<?xml version="1.0" encoding="utf-8"?><html><head><link rel="stylesheet" href="./assets/css/intelltr.css" /><link rel="stylesheet" href="./assets/css/styles.css" /></head><body><h1>NVL-AX 0.2 - Platform Design Guideline</h1><h2>Revision History</h2><table><tr><th>External Rev</th><th>Internal Rev</th><th>Document</th><th>Description</th><th>Date</th><th>Owner</th></tr><tr><td /><td>0.2</td><td><a href="content.html#006A4220-081B-4BD5-ACF2-E2B00E8D646C" target="contentwin">High Speed I/O - CPU USB 3.2 Gen 2 - (Internal Only) USB 3.2 Gen 2x1 Type-A Internal Cable Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Updated the Category to Mainstream and Material to Premium Mid Loss (PML).</td><td>08/22/25 04:12 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#008071A8-DD16-4C4E-8C39-FC1DA6BE3FA1" target="contentwin">High Speed I/O - HDMI - (Internal Only) HDMI Limiting Redriver 12G Topology</a></td><td>Rename topology</td><td>08/05/25 01:39 AM</td><td>Gonzalez Quiros, Fabian</td></tr><tr><td /><td>0.2</td><td><a href="content.html#082ABE19-DFEF-41B8-9471-73BAB69F14E7" target="contentwin">High Speed I/O - TCP DP - TCP DP UHBR20 Barlow Ridge with Retimer/MUX Topology - Mainstream, Premium Mid Loss (PML), Tx, Pre-Channel</a></td><td>Updated the Category to Mainstream and Material to Premium Mid Loss (PML).</td><td>08/22/25 04:15 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#08B02B9A-8ED9-48E1-9B1C-4A2634CE3910" target="contentwin">High Speed I/O - HDMI - (Internal Only) HDMI Limiting Redriver 12G Topology - Mainstream, Premium Mid Loss (PML), Tx, Post-Channel</a></td><td>Updated the Category to Mainstream and Material to Premium Mid Loss (PML).</td><td>08/22/25 04:11 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#08D81C0C-4264-47BF-B156-A1CDB2E84585" target="contentwin">High Speed I/O - CPU PCIe Gen 1-3 - PCIe Gen 3 Device Down Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Updated as mainstream &amp; PML</td><td>08/15/25 06:09 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.2</td><td><a href="content.html#0A3AC1AA-9FC8-45F9-A4E0-BE10622AF0A7" target="contentwin">High Speed I/O - HDMI - HDMI DDC Topology</a></td><td>Rename topology</td><td>08/05/25 01:39 AM</td><td>Gonzalez Quiros, Fabian</td></tr><tr><td /><td>0.2</td><td><a href="content.html#0B4C887D-4653-4AED-9B9E-AEFC618FACED" target="contentwin">High Speed I/O - TCP TBT4 - TCP TBT4 Retimer Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx, Pre-Channel</a></td><td>update max length</td><td>08/21/25 01:38 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.2</td><td><a href="content.html#0B4C887D-4653-4AED-9B9E-AEFC618FACED" target="contentwin">High Speed I/O - TCP TBT4 - TCP TBT4 Retimer Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx, Pre-Channel</a></td><td>Remove T4 10L PML guideline from the Max Length Total Note.</td><td>08/14/25 10:40 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#0D2A0945-371E-4932-B35D-8D69CD9F7699" target="contentwin">High Speed I/O - TCP AUX - TCP AUX With Retimer Internal Cable Topology - Mainstream, Premium Mid Loss (PML), Tx</a></td><td>Updated the Category to Mainstream and Material to Premium Mid Loss (PML).</td><td>08/22/25 04:14 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#108695AD-C054-4172-8B68-0513CFFD46A6" target="contentwin">Electromagnetic Compatibility - NPU and Graphic (GFX) Power Planes RFI Design Guidelines</a></td><td>Update NPU and Graphic (GFX) Power Planes Design Guidelines in EMC section</td><td>07/30/25 06:09 AM</td><td>E, Sun Ye</td></tr><tr><td /><td>0.2</td><td><a href="content.html#118064E5-618B-4BF0-AE18-81080E9C2821" target="contentwin">High Speed I/O - CPU PCIe Gen 1-3 - PCIe Gen 2 M.2 Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Updated as mainstream &amp; PML</td><td>08/15/25 06:09 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.2</td><td><a href="content.html#121CE208-9A3A-45BA-8F88-21B60516F292" target="contentwin">High Speed I/O - CPU USB 3.2 Gen 2 - USB 3.2 Gen 2x1, Gen 1x1 Type-A External With Redriver Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>update material and category</td><td>08/21/25 01:30 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.2</td><td><a href="content.html#13F6B392-8CD8-4203-8116-7F57EBA440E4" target="contentwin">Low Speed I/O - EIO Flexi-PDG for I2C and SMLink</a></td><td>Updated the title to "EIO Flexi-PDG for I2C and SMLink".</td><td>07/11/25 05:38 PM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#16D2B32C-C61F-4914-BBCB-F176C2EA52B1" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE</a></td><td>Name update</td><td>08/06/25 07:32 AM</td><td>Krishnan, Nalini</td></tr><tr><td /><td>0.2</td><td><a href="content.html#16EE428C-B66D-4246-9B5A-3F6EC4FB2DE6" target="contentwin">High Speed I/O - eDP - eDP Auxiliary Main Link Topology - Mainstream, Premium Mid Loss (PML), Tx</a></td><td>Updated the Category to Mainstream and Material to Premium Mid Loss (PML).</td><td>08/22/25 04:03 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#18C394B4-F6BC-47D1-81E2-3EB30CA16B39" target="contentwin">Low Speed I/O - RTC - RTC (Real Time Clock) Topology</a></td><td>Update figure, cap TBD</td><td>08/18/25 02:32 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>0.2</td><td><a href="content.html#18C394B4-F6BC-47D1-81E2-3EB30CA16B39" target="contentwin">Low Speed I/O - RTC - RTC (Real Time Clock) Topology</a></td><td>Update figure TBD</td><td>08/18/25 02:31 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>0.2</td><td><a href="content.html#1AB4C85E-D971-469C-95B0-10B4099A3481" target="contentwin">High Speed I/O - HDMI - HDMI Re-timer 12G Topology - Mainstream, Premium Mid Loss (PML), Tx, Post-Channel</a></td><td>Updated the Category to Mainstream and Material to Premium Mid Loss (PML).</td><td>08/22/25 04:09 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#1AE7DE41-B1F4-427A-BAC1-8BE10BFFE4BE" target="contentwin">High Speed I/O - CNVio3 - CNVio3 M.2 Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Updated the Category to Mainstream and Material to Premium Mid Loss (PML).</td><td>08/22/25 04:00 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#1B56361B-4199-4D46-BBE4-585DEB83176A" target="contentwin">High Speed I/O - eDP - eDP HBR3 Main Link CTLE Topology - Mainstream, Premium Mid Loss (PML), Tx</a></td><td>Updated the Category to Mainstream and Material to Premium Mid Loss (PML).</td><td>08/22/25 04:03 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#1BC0EB7E-0160-4EA8-9A53-3FD3ADC2B0DB" target="contentwin">High Speed I/O - CPU USB 3.2 Gen 1</a></td><td>Renamed to CPU USB 3.2 Gen 1.</td><td>07/12/25 03:59 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#21655FB7-38FD-4C68-BF33-35A09B1ADF44" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A Flex or Internal Cable without Daughter Card Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Updated the Category to Mainstream and Material to Premium Mid Loss (PML).</td><td>08/22/25 04:07 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#23F12F19-B412-449F-8DE4-3A6F13184A80" target="contentwin">High Speed I/O - CPU USB 3.2 Gen 2 - USB 3.2 Gen 2x1, Gen 1x1 Type-A Internal Cable With Redriver Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>update material and category</td><td>08/21/25 01:31 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.2</td><td><a href="content.html#25CFE680-0D5E-4D0A-9682-17CDA4E3C7F6" target="contentwin">High Speed I/O - HDMI - HDMI Limiting Redriver 12G Topology - Mainstream, Premium Mid Loss (PML), Tx, Post-Channel</a></td><td>Updated the Category to Mainstream and Material to Premium Mid Loss (PML).</td><td>08/22/25 04:10 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#2C4AED3B-5382-4048-81E8-B66C197CAE03" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Shielding Ground Contact</a></td><td>Add in Shielding Ground Contact in EMC memory RFI mitigation section</td><td>08/15/25 07:29 AM</td><td>E, Sun Ye</td></tr><tr><td /><td>0.2</td><td><a href="content.html#2D6A415D-6A7B-4D62-911C-933058049C9D" target="contentwin">High Speed I/O - PCH PCIe Gen 1-4</a></td><td>Updated the title from "PCH PCIe Gen1-4" to "PCH PCIe Gen 1-4".</td><td>08/15/25 01:11 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#2EA5E73C-817E-4955-B75B-7189A9F546F0" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML), For MOP</a></td><td>Updated the variant info as "For MOP".</td><td>07/11/25 04:29 PM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#2F3D8336-6ACE-46E3-91DB-FCA72F3F6BE9" target="contentwin">High Speed I/O - HDMI - HDMI DDC Topology - Mainstream, Premium Mid Loss (PML), Tx</a></td><td>Updated the Category to Mainstream and Material to Premium Mid Loss (PML).</td><td>08/22/25 04:10 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#3339263F-AF10-43FD-818F-69848C6A4B80" target="contentwin">Electromagnetic Compatibility - EMC General Considerations - Ground Ring</a></td><td>Update some sentences in Ground Ring</td><td>07/30/25 05:25 AM</td><td>E, Sun Ye</td></tr><tr><td /><td>0.2</td><td><a href="content.html#343F5E54-7BC1-448F-8B04-1CE027DC24E2" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON</a></td><td>Update document name</td><td>08/06/25 10:48 AM</td><td>Foo, Chee Lun</td></tr><tr><td /><td>0.2</td><td><a href="content.html#34FA40B9-A20C-4DD6-9B2C-A908B28F8136" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Native Camera Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Updated the Category to Mainstream and Material to Premium Mid Loss (PML).</td><td>08/22/25 04:05 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#37B3E581-F79C-4C9B-827D-34911A62998C" target="contentwin">High Speed I/O - Differential Clock (Gen 5 support) - CLK PCIe Gen 5 Add-In Card Clock Topology - Mainstream, Premium Mid Loss (PML), Tx</a></td><td>Update category &amp; Material</td><td>08/18/25 02:12 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>0.2</td><td><a href="content.html#38873E31-4B75-449B-A598-2B4C17DA229A" target="contentwin">High Speed I/O - CPU USB 3.2 Gen 2 - USB 3.2 Gen 2x1 Type-A External Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>update material and category</td><td>08/21/25 01:29 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.2</td><td><a href="content.html#3DE747D2-26E8-44CB-A5E0-D53C0737F62C" target="contentwin">High Speed I/O - TCP TBT4 - TCP TBT4 Retimer with Internal Cable Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx, Post-Channel</a></td><td>update category and material</td><td>08/21/25 01:55 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.2</td><td><a href="content.html#468B91DA-ECE8-42BA-ACBD-F98BF1F07307" target="contentwin">High Speed I/O - CSI DPHY - CSI DPHY Main Link Up To 2.0 Gbps Topology - Mainstream, Premium Mid Loss (PML), Rx</a></td><td>Updated the Category to Mainstream and Material to Premium Mid Loss (PML).</td><td>08/22/25 04:01 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#48E6E9FB-12BD-4D90-B1D9-6EB9C9BFCED7" target="contentwin">Electromagnetic Compatibility - HSIO RFI Mitigation - Minimize Exposed High Speed I/O Channel Routing</a></td><td>Update HSIO RFI Mitigation table in EMC section.</td><td>08/19/25 07:47 AM</td><td>E, Sun Ye</td></tr><tr><td /><td>0.2</td><td><a href="content.html#49FF9065-A30D-4B60-8A50-B19C6F3FC264" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Retimer Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx, Post-Channel</a></td><td>update category, material</td><td>08/20/25 08:40 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.2</td><td><a href="content.html#4A5F9088-518B-4505-871A-5C3DD818217D" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A and Type-C Flex or Internal Cable Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Updated the Category to Mainstream and Material to Premium Mid Loss (PML).</td><td>08/22/25 04:06 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#4B83EEDA-13A6-4FB0-A1D8-CCCA6E7F4B13" target="contentwin">High Speed I/O - CPU PCIe Gen 1-3 - PCIe Gen 1 Internal Cable Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Updated as mainstream &amp; PML</td><td>08/15/25 06:07 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.2</td><td><a href="content.html#4C399B66-85E1-4573-94E7-E8468FDEE305" target="contentwin">High Speed I/O - CPU PCIe Gen 1-3 - PCIe Gen 2 Internal Cable Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Updated as mainstream &amp; PML</td><td>08/15/25 06:08 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.2</td><td><a href="content.html#4D6F230A-B28C-4DAF-A210-A46323AD0AA4" target="contentwin">High Speed I/O - Differential Clock (Gen 3 and below support) - CLK PCIe Gen 1-3 Add-In Card Clock Topology - Mainstream, Premium Mid Loss (PML), Tx</a></td><td>Update category &amp; Material</td><td>08/18/25 02:08 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>0.2</td><td><a href="content.html#4DFAD04A-31AB-4FD7-9CEE-A7F5692C153B" target="contentwin">High Speed I/O - CPU PCIe Gen 4 - PCIe Gen 4 Device Down Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Updated as mainstream &amp; PML</td><td>08/15/25 06:11 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.2</td><td><a href="content.html#4E841B5C-D379-4BD7-A016-F681D74CF7CC" target="contentwin">High Speed I/O - TCP USB 3.2 Type-A - (Internal Validation) TCP USB 3.2 Gen 2x1 M.2 Modular Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Updated the Category to Mainstream and Material to Premium Mid Loss (PML).</td><td>08/22/25 04:49 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#4E85B70A-7630-41CE-9B83-6E5B422E111F" target="contentwin">High Speed I/O - (Internal) eUSB2V2 - eUSB2V2 Native Camera Topology Up to 4.8 Gbps - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Updated the Category to Mainstream.</td><td>08/22/25 04:08 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#5561A152-A280-42A4-A489-D9E668254DE1" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel M.2 Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Updated the Category to Mainstream and Material to Premium Mid Loss (PML).</td><td>08/22/25 04:06 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#575BEE9E-0FC1-4844-B263-F2235160B9D9" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Retimer with Internal Cable Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx, Pre-Channel</a></td><td>update max length and cable to use, FFC</td><td>08/20/25 08:37 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.2</td><td><a href="content.html#57EA444C-BD02-4E5C-9CEE-923C5FD99976" target="contentwin">High Speed I/O - TCP USB 3.2 Type-A - (Internal Validation) TCP USB 3.2 Gen 2x1 M.2 Redriver Modular Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx, Pre-Channel</a></td><td>Updated the Category to Mainstream and Material to Premium Mid Loss (PML).</td><td>08/22/25 04:50 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#5A66941C-AC2C-4492-9DAB-021DB4D616DC" target="contentwin">High Speed I/O - CPU PCIe Gen 4 - (Internal Validation) PCIe Gen 4 CEM Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Updated as mainstream &amp; PML</td><td>08/15/25 06:12 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.2</td><td><a href="content.html#5EBE3EC1-1AFB-4FBC-A68E-DAAEC2580D25" target="contentwin">High Speed I/O - Differential Clock (Gen 4 support) - CLK PCIe Gen 4 Device Down Clock Topology - Mainstream, Premium Mid Loss (PML), Tx</a></td><td>Update category &amp; Material</td><td>08/18/25 02:11 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>0.2</td><td><a href="content.html#5FA0399C-734C-4F57-9B7E-CB260C847EF8" target="contentwin">High Speed I/O - CPU PCIe Gen 1-3 - PCIe Gen 1 Device Down Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Updated as mainstream &amp; PML</td><td>08/15/25 06:06 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.2</td><td><a href="content.html#605E0BC7-D52A-48B7-A5B3-436E2CD5A980" target="contentwin">High Speed I/O - HDMI - HDMI Limiting Redriver 12G Topology - Mainstream, Premium Mid Loss (PML), Tx, Pre-Channel</a></td><td>Updated the Category to Mainstream and Material to Premium Mid Loss (PML).</td><td>08/22/25 04:10 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#61BDE592-CBC5-471D-A5BA-EFF187763803" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO</a></td><td>Change Document Name</td><td>08/06/25 10:46 AM</td><td>Foo, Chee Lun</td></tr><tr><td /><td>0.2</td><td><a href="content.html#63580F0E-7242-41DF-8759-5E15A4DD59A6" target="contentwin">High Speed I/O - TCP USB 3.2 Type-A - TCP USB 3.2 Gen 2x1 Type-A Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Updated the Category to Mainstream and Material to Premium Mid Loss (PML).</td><td>08/22/25 04:49 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#63FC8C28-D870-4E7A-86AC-90A80DDEBDDE" target="contentwin">High Speed I/O - HDMI - HDMI Limiting Redriver 12G Topology</a></td><td>Rename topology</td><td>08/05/25 01:40 AM</td><td>Gonzalez Quiros, Fabian</td></tr><tr><td /><td>0.2</td><td><a href="content.html#65EC7299-A5EE-4100-B065-0860BE1553CF" target="contentwin">Electromagnetic Compatibility - EMC Component Selection - Common Mode Choke Selection</a></td><td>Update common mode choke selection criteria in EMC section.</td><td>08/19/25 05:35 AM</td><td>E, Sun Ye</td></tr><tr><td /><td>0.2</td><td><a href="content.html#662405CB-527D-4F5D-A8FC-98BC68CC8055" target="contentwin">High Speed I/O - TCP TBT5 - (Internal Validation) TCP TBT5 Retimer M.2 Modular Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx, Pre-Channel</a></td><td>update max length</td><td>08/20/25 08:43 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.2</td><td><a href="content.html#66C02E27-72E1-4BAC-975A-2259E8892D26" target="contentwin">Power Integrity - Processor Power Rails - Documents - VDD2L</a></td><td>VDD2L for NVL-AX.</td><td>08/05/25 04:17 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#67880CF8-0E5D-49A3-B742-7D0C99E9FE30" target="contentwin">High Speed I/O - TCP DP - TCP DP UHBR20 Barlow Ridge with Retimer/MUX Topology - Mainstream, Premium Mid Loss (PML), Tx, Post-Channel</a></td><td>Updated the Category to Mainstream and Material to Premium Mid Loss (PML).</td><td>08/22/25 04:16 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#69D81A77-980B-46E3-8B57-BF60A2379156" target="contentwin">High Speed I/O - CSI DPHY - CSI DPHY Main Link Up To 1.5 Gbps Topology - Mainstream, Premium Mid Loss (PML), Rx</a></td><td>Updated the Category to Mainstream and Material to Premium Mid Loss (PML).</td><td>08/22/25 04:01 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#6A09BD59-05E9-4322-B709-338BFA2B7D83" target="contentwin">High Speed I/O - CPU PCIe Gen 5 - PCIe Gen 5 M.2 Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>update stack up material</td><td>08/20/25 03:24 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.2</td><td><a href="content.html#6A09BD59-05E9-4322-B709-338BFA2B7D83" target="contentwin">High Speed I/O - CPU PCIe Gen 5 - PCIe Gen 5 M.2 Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>remove stack up related waiver as 8L stackup is not POR for Ax.</td><td>07/25/25 04:31 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.2</td><td><a href="content.html#6D14C51F-B745-4D6E-AFA1-4B020008EF7C" target="contentwin">High Speed I/O - Differential Clock (Gen 3 and below support) - CLK PCIe Gen 1-3 Device Down Clock Topology - Mainstream, Premium Mid Loss (PML), Tx</a></td><td>Update category &amp; Material</td><td>08/18/25 02:09 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>0.2</td><td><a href="content.html#6DCC31A7-58F0-4AFF-812B-384C038E9DFA" target="contentwin">High Speed I/O - TCP DP - (Internal Only) TCP DP UHBR20 Barlow Ridge Topology - Mainstream, Premium Mid Loss (PML), Tx, Post-Channel</a></td><td>Updated the Category to Mainstream and Material to Premium Mid Loss (PML).</td><td>08/22/25 04:16 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#6EE12578-B377-488F-9CDF-B070175C06CC" target="contentwin">High Speed I/O - PCH USB 3.2 Gen 1</a></td><td>Updated the title from "PCH USB3.2 Gen1" to "PCH USB 3.2 Gen 1"</td><td>08/15/25 01:14 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#6F53BA61-FBCD-4BB7-A1CA-1A073C3EE77E" target="contentwin">High Speed I/O - (Internal) eUSB2V2 - eUSB2V2 Native Camera Topology Up to 3.84 Gbps - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Updated the Category to Mainstream and Material to Premium Mid Loss (PML).</td><td>08/22/25 04:07 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#711303CB-64B0-4C2F-A05F-767D2E7D7273" target="contentwin">High Speed I/O - CPU PCIe Gen 5 - PCIe Gen 5 Device Down Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>update stack up material</td><td>08/20/25 03:24 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.2</td><td><a href="content.html#74959C21-DF50-4D1E-88ED-7785EC51B37D" target="contentwin">High Speed I/O - TCP USB 3.2 Type-A - (Internal Validation) TCP USB 3.2 Gen 2x1 M.2 Redriver Modular Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx, Post-Channel</a></td><td>Updated the Category to Mainstream and Material to Premium Mid Loss (PML).</td><td>08/22/25 04:50 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#74DA957B-C402-4C9A-8E22-08B875705B41" target="contentwin">High Speed I/O - TCP DP - TCP DP UHBR20 Barlow Ridge with Retimer/MUX Topology - Mainstream, Premium Mid Loss (PML), Tx, Pre-Channel 2</a></td><td>Updated the Category to Mainstream and Material to Premium Mid Loss (PML).</td><td>08/22/25 04:15 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#74EA3C94-0B5C-454E-9DEF-D3CC172E577E" target="contentwin">High Speed I/O - CPU PCIe Gen 4 - PCIe Gen 4 M.2 Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Updated as mainstream &amp; PML</td><td>08/15/25 06:11 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.2</td><td><a href="content.html#762AAD48-2C79-48A9-B56B-D28D46218E98" target="contentwin">High Speed I/O - TCP TBT4 - TCP TBT4 Retimer with Internal Cable Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx, Pre-Channel</a></td><td>update material and category</td><td>08/21/25 01:32 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.2</td><td><a href="content.html#76535F3F-058B-49A1-B508-A86954E04FFB" target="contentwin">Low Speed I/O - XTAL - Crystal Oscillator Topology</a></td><td>Upload diagram - Cap TBD</td><td>08/18/25 02:25 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>0.2</td><td><a href="content.html#7EA9D3A6-C188-4538-9D64-1A21C288780B" target="contentwin">High Speed I/O - TCP DP AUX - TCP DP AUX Barlow Ridge with Retimer/MUX Topology - Mainstream, Premium Mid Loss (PML), Tx</a></td><td>Updated the Category to Mainstream and Material to Premium Mid Loss (PML).</td><td>08/22/25 04:15 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#7FB9623C-167C-43F3-BB84-6369A6C9E6B8" target="contentwin">High Speed I/O - TCP AUX - TCP AUX Cascaded Retimer Topology - Mainstream, Premium Mid Loss (PML), Tx</a></td><td>Updated the Category to Mainstream and Material to Premium Mid Loss (PML).</td><td>08/22/25 04:13 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#83606369-9793-4163-B1FB-D3B73DD4DBBB" target="contentwin">High Speed I/O - CPU PCIe Gen 1-3</a></td><td>Renamed to CPU PCIe Gen 1-3.</td><td>07/12/25 03:20 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#86001409-6320-4C5F-8BBB-FAE962F7A9C4" target="contentwin">System Memory - LPDDR5/x - MOP - Signals - Mainstream, ZQ, MISC, All</a></td><td>Added guidelines for ZQ</td><td>08/06/25 11:09 PM</td><td>Chen, Qinghua</td></tr><tr><td /><td>0.2</td><td><a href="content.html#89A097A6-455D-40C0-9C97-37B0D72389FF" target="contentwin">High Speed I/O - eDP - eDP HBR3 MUX CTLE+DFE Topology - Mainstream, Premium Mid Loss (PML), Tx</a></td><td>Updated the Category to Mainstream and Material to Premium Mid Loss (PML).</td><td>08/22/25 04:03 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#8CA9F786-7E5B-4177-9EA5-17A4E8D206EA" target="contentwin">High Speed I/O - CPU USB 3.2 Gen 1 - USB 3.2 Gen 1x1 Type-A Internal Cable Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>update material and category</td><td>08/21/25 01:27 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.2</td><td><a href="content.html#8F4529DA-0DFE-4C49-A946-0645C797F724" target="contentwin">High Speed I/O - CPU PCIe Gen 5 - (Internal Validation) PCIe Gen 5 CEM Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>update stack up material</td><td>08/20/25 03:25 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.2</td><td><a href="content.html#8F4529DA-0DFE-4C49-A946-0645C797F724" target="contentwin">High Speed I/O - CPU PCIe Gen 5 - (Internal Validation) PCIe Gen 5 CEM Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>remove stack up related waiver as 8L stackup is not POR for Ax.</td><td>07/25/25 04:31 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.2</td><td><a href="content.html#90B280BC-E282-4401-A52E-B25C7D3D5E5F" target="contentwin">High Speed I/O - Differential Clock (Gen 4 support) - CLK PCIe Gen 4 Add-In Card Clock Topology - Mainstream, Premium Mid Loss (PML), Tx</a></td><td>Update category &amp; Material</td><td>08/18/25 02:10 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>0.2</td><td><a href="content.html#9324AFE2-5187-409C-9102-F1C78F0A73BA" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Cascaded Retimer Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx, Post-Channel</a></td><td>update category and material </td><td>08/20/25 08:41 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.2</td><td><a href="content.html#9499232C-E21E-49B9-B68C-071E5AD993E0" target="contentwin">High Speed I/O - Differential Clock (Gen 5 support) - CLK PCIe Gen 5 Device Down Clock Topology - Mainstream, Premium Mid Loss (PML), Tx</a></td><td>Update category &amp; Material</td><td>08/18/25 02:12 AM</td><td>Abd Aziz, Azniza</td></tr><tr><td /><td>0.2</td><td><a href="content.html#9AFFC432-B587-4457-9875-8450E1F8D8AF" target="contentwin">High Speed I/O - PCH PCIe Gen 5</a></td><td>Updated the title from "PCH PCIe Gen5" to "PCH PCIe Gen 5".</td><td>08/15/25 01:12 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#9B5205E6-4D00-40F0-B19F-A73DEA0834D9" target="contentwin">High Speed I/O - CPU USB 3.2 Gen 2 - USB 3.2 Gen 2x1 Type-A External With Retimer Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>update material and category</td><td>08/21/25 01:30 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.2</td><td><a href="content.html#9B5C991C-2DC0-466B-A346-F2DD6F0F99F8" target="contentwin">High Speed I/O - HDMI - HDMI Re-timer 12G Topology</a></td><td>Rename topology</td><td>08/05/25 01:40 AM</td><td>Gonzalez Quiros, Fabian</td></tr><tr><td /><td>0.2</td><td><a href="content.html#9C128D73-3891-4D6A-BA0A-A2C5953C102A" target="contentwin">High Speed I/O - CPU PCIe Gen 5</a></td><td>remove copy from title</td><td>07/25/25 04:30 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.2</td><td><a href="content.html#9C128D73-3891-4D6A-BA0A-A2C5953C102A" target="contentwin">High Speed I/O - CPU PCIe Gen 5</a></td><td>remove copy</td><td>07/25/25 04:29 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.2</td><td><a href="content.html#9C128D73-3891-4D6A-BA0A-A2C5953C102A" target="contentwin">High Speed I/O - CPU PCIe Gen 5</a></td><td>Renamed to CPU PCIe Gen 5.</td><td>07/12/25 03:22 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#9C21DDE2-A77D-4169-BBCE-345B722F3635" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA</a></td><td>Name update</td><td>08/06/25 07:31 AM</td><td>Krishnan, Nalini</td></tr><tr><td /><td>0.2</td><td><a href="content.html#A2E296E0-D95A-49EF-8293-CB6E8D8C87A2" target="contentwin">Power Integrity - Processor Power Rails - Documents - VDD1</a></td><td>VDD1 for NVL-AX.</td><td>08/05/25 04:17 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#A2E99842-CB12-49CA-B1D8-4B3382A0F993" target="contentwin">High Speed I/O - USB 2.0</a></td><td>Updated the title from "USB2.0" to "USB 2.0".</td><td>08/15/25 01:15 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#A3BB5D65-6C22-45F2-BC66-9B4FC2826565" target="contentwin">High Speed I/O - TCP DP - (Internal only) TCP DP UHBR20 Retimer Mux M.2 Modular Topology - Mainstream, Premium Mid Loss (PML), Tx, Post-Channel</a></td><td>Updated the Category to Mainstream and Material to Premium Mid Loss (PML).</td><td>08/22/25 04:17 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#A4887A6B-80D7-4967-874F-F8A7A987B632" target="contentwin">High Speed I/O - CPU PCIe Gen 5 - PCIe Gen 5 Port Operating at Gen 4 Data Rate Device Down Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>update stack up material</td><td>08/20/25 03:24 AM</td><td>Bhatt, Piyush</td></tr><tr><td /><td>0.2</td><td><a href="content.html#A8CFB4EE-A782-4156-BDC1-446734A5E68F" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-C with Power Switch/ BC1.2 Charger Module/ MUX Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Updated the Category to Mainstream and Material to Premium Mid Loss (PML).</td><td>08/22/25 04:07 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#AA2A47F6-BF95-4B07-A2EE-C22CFB6B4B1F" target="contentwin">High Speed I/O - HDMI - HDMI Re-timer 12G Topology - Mainstream, Premium Mid Loss (PML), Tx, Pre-Channel</a></td><td>Updated the Category to Mainstream and Material to Premium Mid Loss (PML).</td><td>08/22/25 04:09 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#AAFDABFD-5E47-4C29-B9E1-506B249E5C78" target="contentwin">System Memory - LPDDR5/x - MOP</a></td><td>Added guidelines for NVL-Ax MOP</td><td>08/06/25 10:56 PM</td><td>Chen, Qinghua</td></tr><tr><td /><td>0.2</td><td><a href="content.html#AB35566F-742F-4D73-AE3A-09655024E670" target="contentwin">High Speed I/O - HDMI - HDMI Hot Plug Detect Implementation</a></td><td>Rename topology</td><td>08/05/25 01:40 AM</td><td>Gonzalez Quiros, Fabian</td></tr><tr><td /><td>0.2</td><td><a href="content.html#ABC0D473-44C3-471E-BDD7-603F3C04BAC7" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Retimer Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx, Pre-Channel</a></td><td>update max length</td><td>08/20/25 08:16 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.2</td><td><a href="content.html#ABC0D473-44C3-471E-BDD7-603F3C04BAC7" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Retimer Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx, Pre-Channel</a></td><td>Remove T4 10L PML guideline from the Max Length Total Note.</td><td>08/14/25 10:40 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#AC276E98-6022-48AF-BFE8-27BC4B55189D" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Pre-Channel Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Updated the Category to Mainstream and Material to Premium Mid Loss (PML).</td><td>08/22/25 04:05 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#ACCE6C3E-9115-47F0-9DD4-DDDDDB7139BC" target="contentwin">High Speed I/O - CPU PCIe Gen 4 - PCIe Gen 4 Barlow Ridge Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Updated as mainstream &amp; PML</td><td>08/15/25 06:10 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.2</td><td><a href="content.html#ADE496FB-FB25-4746-946F-2995426C8D9A" target="contentwin">High Speed I/O - CPU USB 3.2 Gen 2 - (Internal Validation) USB 3.2 Gen 2x1, Gen 1x1 Type-A External With Redriver Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Updated the Category to Mainstream and Material to Premium Mid Loss (PML).</td><td>08/22/25 04:12 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#B1885ED0-4704-488E-A127-94AB1AE90E0E" target="contentwin">High Speed I/O - CSI DPHY - CSI DPHY Main Link Up To 2.5 Gbps Topology - Mainstream, Premium Mid Loss (PML), Rx</a></td><td>Updated the Category to Mainstream and Material to Premium Mid Loss (PML).</td><td>08/22/25 04:02 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#B400843F-3C4A-4F4E-8069-76C05ADC7F2C" target="contentwin">High Speed I/O - TCP AUX - (Internal Only) TCP AUX No Retimer Internal Cable Topology - Mainstream, Premium Mid Loss (PML), Tx</a></td><td>Updated the Category to Mainstream and Material to Premium Mid Loss (PML).</td><td>08/22/25 04:14 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#B420C6E8-C997-4866-B657-173772B3608C" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Retimer with Internal Cable Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx, Post-Channel</a></td><td>update category and material</td><td>08/20/25 08:40 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.2</td><td><a href="content.html#B4E34430-8944-4898-A980-F01A91FF00E5" target="contentwin">High Speed I/O - CNVio3 - CNVio3 Module Down Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Updated the Category to Mainstream and Material to Premium Mid Loss (PML).</td><td>08/22/25 04:00 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#B5D20480-B318-4E1D-9C31-5C5104247C9F" target="contentwin">High Speed I/O - TCP USB 3.2 Type-A - TCP USB 3.2 Gen 1x1 Type-A Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Updated the Category to Mainstream and Material to Premium Mid Loss (PML).</td><td>08/22/25 04:49 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#B670A695-7353-4ABB-AE0B-D5D5904551B2" target="contentwin">System Memory - LPDDR5/x - MOP - Signals - Mainstream, RCOMP, MISC, All</a></td><td>Added guidelines for RCOMP</td><td>08/06/25 10:59 PM</td><td>Chen, Qinghua</td></tr><tr><td /><td>0.2</td><td><a href="content.html#B7041160-C456-428E-BB45-15C9834C202D" target="contentwin">High Speed I/O - TCP TBT4 - TCP TBT4 Retimer Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx, Post-Channel</a></td><td>update material and category</td><td>08/21/25 01:32 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.2</td><td><a href="content.html#B7756DBC-6B80-4388-836A-E1BBD4D69BB3" target="contentwin">High Speed I/O - CPU USB 3.2 Gen 1 - USB 3.2 Gen 1x1 M.2 Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>update material and category</td><td>08/21/25 01:28 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.2</td><td><a href="content.html#B9A6249D-4111-4041-8E60-40DA55B4986F" target="contentwin">High Speed I/O - CSI DPHY - CSI DPHY Main Link Up To 1.0 Gbps Topology - Mainstream, Premium Mid Loss (PML), Rx</a></td><td>Updated the Category to Mainstream and Material to Premium Mid Loss (PML).</td><td>08/22/25 04:01 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#BE74CC82-492F-49E7-BA4D-7B9603BA2FBF" target="contentwin">High Speed I/O - TCP AUX - TCP AUX Retimer Topology - Mainstream, Premium Mid Loss (PML), Tx</a></td><td>Updated the Category to Mainstream and Material to Premium Mid Loss (PML).</td><td>08/22/25 04:13 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#BFC2CBB5-7019-4E6B-849B-62597100DE8F" target="contentwin">Power Integrity - Processor Power Rails - Documents - VDDQ</a></td><td>VDDQ for NVL-AX.</td><td>08/05/25 04:16 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#C01974BE-54C1-4410-BE21-DDAA897EA55D" target="contentwin">High Speed I/O - CPU USB 3.2 Gen 1 - USB 3.2 Gen 1x1 Type-A External Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>update material and category</td><td>08/21/25 01:25 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.2</td><td><a href="content.html#C1094AE9-F9B5-4FC2-9428-4E31CF5FCF53" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Native Device Down Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Updated the Category to Mainstream and Material to Premium Mid Loss (PML).</td><td>08/22/25 04:05 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#C7BAB06D-DD8A-4269-85C7-7E63447C64D1" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Updated the Category to Mainstream and Material to Premium Mid Loss (PML).</td><td>08/22/25 04:06 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#C801B86E-6557-473D-916A-6E39F88B3E00" target="contentwin">High Speed I/O - CPU PCIe Gen 1-3 - PCIe Gen 1 M.2 Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Updated as mainstream &amp; PML</td><td>08/15/25 06:07 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.2</td><td><a href="content.html#CA210D4F-57EC-4990-BBF2-58F989ECDF5F" target="contentwin">High Speed I/O - eDP - eDP HBR3 Main Link CTLE+DFE Topology - Mainstream, Premium Mid Loss (PML), Tx</a></td><td>Updated the Category to Mainstream and Material to Premium Mid Loss (PML).</td><td>08/22/25 04:04 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#CA668809-C7FE-49CD-8A04-2EF0A8707FB4" target="contentwin">High Speed I/O - TCP TBT5 - TCP TBT5 Cascaded Retimer Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx, Pre-Channel</a></td><td>update max length</td><td>08/20/25 08:39 AM</td><td>Chai, Ming Dak</td></tr><tr><td /><td>0.2</td><td><a href="content.html#CBBB7731-8B5E-4675-B5ED-2B978DC164C8" target="contentwin">Electromagnetic Compatibility - NPU and Graphic (GFX) Power Planes RFI Design Guidelines - RF Decoupling Capacitors on NPU and GFX Power Planes</a></td><td>Update NPU power plane name from VCCSA to VCCNPU in EMC section.</td><td>08/20/25 08:00 AM</td><td>E, Sun Ye</td></tr><tr><td /><td>0.2</td><td><a href="content.html#CBBB7731-8B5E-4675-B5ED-2B978DC164C8" target="contentwin">Electromagnetic Compatibility - NPU and Graphic (GFX) Power Planes RFI Design Guidelines - RF Decoupling Capacitors on NPU and GFX Power Planes</a></td><td>Update figure for RF decoupling caps on NPU and GFX power plane in EMC section.</td><td>08/19/25 04:57 AM</td><td>E, Sun Ye</td></tr><tr><td /><td>0.2</td><td><a href="content.html#CBBB7731-8B5E-4675-B5ED-2B978DC164C8" target="contentwin">Electromagnetic Compatibility - NPU and Graphic (GFX) Power Planes RFI Design Guidelines - RF Decoupling Capacitors on NPU and GFX Power Planes</a></td><td>Update RF Decoupling Capacitors on NPU and GFX Power Planes in EMC section</td><td>07/30/25 06:34 AM</td><td>E, Sun Ye</td></tr><tr><td /><td>0.2</td><td><a href="content.html#CEBD0648-2631-4EC4-B5A8-FDE9AF944A6B" target="contentwin">High Speed I/O - TCP USB 3.2 Type-A - TCP USB 3.2 Gen 2x1 Type-A Redriver Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Updated the Category to Mainstream and Material to Premium Mid Loss (PML).</td><td>08/22/25 04:49 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#D2AB4764-BBB0-44D6-95B1-CC2D3A279890" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT</a></td><td>Name update</td><td>08/06/25 07:30 AM</td><td>Krishnan, Nalini</td></tr><tr><td /><td>0.2</td><td><a href="content.html#D40E3A5D-6361-4CB5-87AF-A3605183927C" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-A with Power Switch/ BC1.2 Charger Module/ MUX Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Updated the Category to Mainstream and Material to Premium Mid Loss (PML).</td><td>08/22/25 04:06 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#D699D984-9A3F-4278-A79F-B41CA98EB87C" target="contentwin">High Speed I/O - CPU PCIe Gen 1-3 - PCIe Gen 2 Device Down Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Updated as mainstream &amp; PML</td><td>08/15/25 06:08 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.2</td><td><a href="content.html#D8DD3193-15C2-498B-8ACA-1396F8257630" target="contentwin">High Speed I/O - TCP DP - (Internal Only) TCP DP UHBR20 Barlow Ridge Topology - Mainstream, Premium Mid Loss (PML), Tx, Pre-Channel</a></td><td>Updated the Category to Mainstream and Material to Premium Mid Loss (PML).</td><td>08/22/25 04:16 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#D976C36C-0E19-4439-A308-ED6CDAEED299" target="contentwin">Power Integrity - Processor Power Rails - Documents - VDD2</a></td><td>VDD2 for NVL-AX.</td><td>08/05/25 04:15 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#DCB7C736-2715-4C5F-879A-6C020F7825A1" target="contentwin">High Speed I/O - eDP - (Internal Validation) eDP HBR3 MUX CTLE Add-In Card Topology - Mainstream, Premium Mid Loss (PML), Tx</a></td><td>Updated the Material to Premium Mid Loss (PML).</td><td>08/22/25 04:04 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#DE33AA52-69B9-4C86-8E53-14592FEAE133" target="contentwin">High Speed I/O - PCH USB 3.2 Gen 2</a></td><td>Updated the title from "PCH USB3.2 Gen2" to "PCH USB 3.2 Gen 2".</td><td>08/15/25 01:14 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#DF13DD02-86ED-404B-A4EA-A462D92FDA1E" target="contentwin">High Speed I/O - CPU USB 3.2 Gen 2</a></td><td>Renamed to CPU USB 3.2 Gen 2.</td><td>07/12/25 04:01 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#E10D71B5-6958-4D75-AD80-B9A9F5D0EA02" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory On Package Shielding Requirements</a></td><td>Update memory rfi mitigation chapter in EMC section.</td><td>08/19/25 04:38 AM</td><td>E, Sun Ye</td></tr><tr><td /><td>0.2</td><td><a href="content.html#E10D71B5-6958-4D75-AD80-B9A9F5D0EA02" target="contentwin">Electromagnetic Compatibility - Memory RFI Mitigation - Memory On Package Shielding Requirements</a></td><td>Remove SODIMM and LPCAMM in EMC sections as not related.</td><td>08/15/25 03:19 AM</td><td>E, Sun Ye</td></tr><tr><td /><td>0.2</td><td><a href="content.html#E16C88BD-8D0C-47CA-9540-B45A5E88AAF8" target="contentwin">High Speed I/O - TCP DP AUX - (Internal Only) TCP DP AUX Barlow Ridge Topology - Mainstream, Premium Mid Loss (PML), Tx</a></td><td>Updated the Category to Mainstream and Material to Premium Mid Loss (PML).</td><td>08/22/25 04:15 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#E2C5D78F-F22B-4E71-A1DF-C7C4DACC1F6D" target="contentwin">High Speed I/O - eUSB2 - eUSB2 Repeater Post-Channel Type-C Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Updated the Category to Mainstream and Material to Premium Mid Loss (PML).</td><td>08/22/25 04:07 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#E3BCC1FE-FD00-4911-A892-D99B4CF357C7" target="contentwin">High Speed I/O - DMI Gen 5</a></td><td>Updated the title from "DMI Gen5" to "DMI Gen 5".</td><td>08/15/25 01:13 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#E596EA51-265F-43DA-991B-1BA816453C1C" target="contentwin">High Speed I/O - TCP DP - (Internal only) TCP DP UHBR20 Retimer Mux M.2 Modular Topology - Mainstream, Premium Mid Loss (PML), Tx, Pre-Channel</a></td><td>Updated the Category to Mainstream and Material to Premium Mid Loss (PML).</td><td>08/22/25 04:16 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#E7608352-0C17-489C-8294-2B9460A928DA" target="contentwin">High Speed I/O - eDP - eDP HBR3 MUX CTLE Topology - Mainstream, Premium Mid Loss (PML), Tx</a></td><td>Updated the Category to Mainstream and Material to Premium Mid Loss (PML).</td><td>08/22/25 04:03 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#E7FCDD4F-F160-4731-A267-AF795D450B02" target="contentwin">High Speed I/O - HDMI - (Internal Only) HDMI Limiting Redriver 12G Topology - Mainstream, Premium Mid Loss (PML), Tx, Pre-Channel</a></td><td>Updated the Category to Mainstream and Material to Premium Mid Loss (PML).</td><td>08/22/25 04:11 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#E9FC20CF-C641-4916-84FC-8E14B4ED3200" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCNPU</a></td><td>VCCNPU</td><td>08/05/25 06:48 AM</td><td>Wong, Yi Ying</td></tr><tr><td /><td>0.2</td><td><a href="content.html#E9FC20CF-C641-4916-84FC-8E14B4ED3200" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCNPU</a></td><td>VCCNPU</td><td>08/05/25 06:47 AM</td><td>Wong, Yi Ying</td></tr><tr><td /><td>0.2</td><td><a href="content.html#EB707196-A465-4DBB-A227-F494A62026A1" target="contentwin">High Speed I/O - TCP AUX - (Internal Only) TCP AUX No Retimer Topology - Mainstream, Premium Mid Loss (PML), Tx</a></td><td>Updated the Category to Mainstream and Material to Premium Mid Loss (PML).</td><td>08/22/25 04:14 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#EC7A68B8-552A-4846-ABF5-A9D2803772FE" target="contentwin">High Speed I/O - HDMI</a></td><td>Save HDMI interface data</td><td>08/05/25 01:32 AM</td><td>Gonzalez Quiros, Fabian</td></tr><tr><td /><td>0.2</td><td><a href="content.html#EC7A68B8-552A-4846-ABF5-A9D2803772FE" target="contentwin">High Speed I/O - HDMI</a></td><td>Create HDMI</td><td>08/05/25 01:28 AM</td><td>Gonzalez Quiros, Fabian</td></tr><tr><td /><td>0.2</td><td><a href="content.html#ED27CBC3-B30C-4EB1-B7CF-FC53B0790815" target="contentwin">High Speed I/O - CPU PCIe Gen 1-3 - PCIe Gen 3 Internal Cable Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Updated as mainstream &amp; PML</td><td>08/15/25 06:09 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.2</td><td><a href="content.html#F0A1FDCF-439C-48D3-AE37-708E4800DC6B" target="contentwin">High Speed I/O - eDP - (Internal Validation) eDP HBR3 Main Link M.2 Modular Topology - Mainstream, Premium Mid Loss (PML), Tx</a></td><td>Updated the Material to Premium Mid Loss (PML).</td><td>08/22/25 04:04 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#F0A1FDCF-439C-48D3-AE37-708E4800DC6B" target="contentwin">High Speed I/O - eDP - (Internal Validation) eDP HBR3 Main Link M.2 Modular Topology - Mainstream, Premium Mid Loss (PML), Tx</a></td><td>Change material type from ML to None. Will verify with HSIO IQT or SI owner to determine the material type for NVL-AX.</td><td>07/17/25 09:28 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#F4C459DE-F41F-48D5-A196-983B592A3925" target="contentwin">High Speed I/O - CNVio3</a></td><td>Remove Copy keywork from document</td><td>07/31/25 04:16 PM</td><td>Gonzalez Quiros, Fabian</td></tr><tr><td /><td>0.2</td><td><a href="content.html#F65B8D01-58F6-407F-8ED6-0B80D913790A" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE</a></td><td>Name update</td><td>08/06/25 07:31 AM</td><td>Krishnan, Nalini</td></tr><tr><td /><td>0.2</td><td><a href="content.html#F68C2E94-723B-44FD-8AB1-C906FDEAC74C" target="contentwin">High Speed I/O - CPU PCIe Gen 4</a></td><td>Renamed to CPU PCIe Gen 4.</td><td>07/12/25 03:21 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#F6FB7EF0-8FF6-45AC-B880-3C22FC196CD6" target="contentwin">Electromagnetic Compatibility - DLVR RFI Design Guidelines - Minimize DLVR Input Power Planes’ Exposure</a></td><td>Update DLVR input rail name in EMC chapter.</td><td>08/19/25 04:49 AM</td><td>E, Sun Ye</td></tr><tr><td /><td>0.2</td><td><a href="content.html#FACEE25C-1FB7-4951-8B68-63FE8E6F294A" target="contentwin">High Speed I/O - CPU PCIe Gen 1-3 - PCIe Gen 3 M.2 Topology - Mainstream, Premium Mid Loss (PML), Rx,Tx</a></td><td>Updated as mainstream &amp; PML</td><td>08/15/25 06:10 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~2EA5E73C-817E-4955-B75B-7189A9F546F0~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Reverted TCP DP MR MS L1/L10 spacing (S – ES) from 800um to 500um and (S - Non-ES) from 800um to 500um.</td><td>08/19/25 07:17 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~2EA5E73C-817E-4955-B75B-7189A9F546F0~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Reverted TCP USB 3.2 Type-A BO spacing (S - ES) from 300um to 200um for MS L1/L10, SL L3/L6/L8, and DSL L5/L6. Reverted TCP USB 3.2 Type-A MR spacing for MS L1/L10 (S - ES) from 750um to 300um and (S - Non-ES) from 500um to 300um, for SL L3/L6/L8 &amp; DSL L5/L6 (S - ES) from 450um to 300um and (S - Non-ES) from 500um to 300um. Reverted HDMI (Post-Channel) MR MS L1/L10 TW from 95um to 75um and TS from 200um to 110um.</td><td>08/18/25 05:33 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~2EA5E73C-817E-4955-B75B-7189A9F546F0~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Corrected TCP USB 3.2 Type-A BO MR L1/L10 TW from 81um to 75um.</td><td>08/13/25 04:52 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~2EA5E73C-817E-4955-B75B-7189A9F546F0~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Updated CNVio3 BO MS L1/L10 &amp; SL L3/L6/L8 spacing (S - ES and S - Non-ES) from 200um to 375um and 300um to 375um. Updated CNVio3 MR SL L3/L6/L8 spacing (S - Non-ES) from 640um to 375um. Updated CNVio3 signal spacing guideline in notes section.</td><td>08/11/25 11:19 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~2EA5E73C-817E-4955-B75B-7189A9F546F0~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Remove UFS 4.0 as it is not POR for NVL-AX/AM platform.</td><td>08/11/25 04:52 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~2EA5E73C-817E-4955-B75B-7189A9F546F0~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Updated CPU PCIe Gen 4 and CPU PCIe Gen 5 MR SL L3/L6/L8 spacing (S - ES) from 230um and 250um.</td><td>08/01/25 08:43 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~2EA5E73C-817E-4955-B75B-7189A9F546F0~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>(1) Updated TCP USB 3.2 Type-A BO spacing (S - ES) from 200um to 300um for MS L1/L10, SL L3/L6/L8, and DSL L5/L6. (2) Updated TCP USB 3.2 Type-A MR spacing for MS L1/L10 (S - ES) from 300um to 750um and (S - Non-ES) from 300um to 500um, for SL L3/L6/L8 &amp; DSL L5/L6 (S - ES) from 300um to 450um and (S - Non-ES) from 300um to 500um. (3) Updated TCP DP MR MS L1/L10 spacing (S – ES) from 500um to 800um and (S - Non-ES) from 500um to 800um. (4) Updated CNVio3 MR MS L1/L10 spacing (S – ES) from 375um to 800um and (S - Non-ES) from 600um to 800um. (5) Updated HDMI (Post-Channel) MR MS L1/L10 TW from 75um to 95um and TS from 110um to 200um. (6) Updated CPU PCIe Gen 5 MR SL L3/L6/L8 spacing (S - ES) from 230um and 375um. (7) Updated TCP TBT4 and TCP TBT5 MR DSL L5/L6 spacing (S - ES) from 375um to 450um and (S - Non-ES) from 375m to 500um.</td><td>07/18/25 05:11 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~2EA5E73C-817E-4955-B75B-7189A9F546F0~Tline Spec (Differential)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Differential)</a></td><td>Added USB 2.0, Differential Clock (PCH-CPU Support), DMI Gen5, PCH PCIe Gen5, PCH PCIe Gen1-4.</td><td>07/14/25 07:20 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~2EA5E73C-817E-4955-B75B-7189A9F546F0~Tline Spec (Single Ended)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Single Ended)</a></td><td>Remove UFS Reference Clock as UFS 4.0 is not POR for NVL-AX/AM platform.</td><td>08/15/25 04:07 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~2EA5E73C-817E-4955-B75B-7189A9F546F0~Tline Spec (Single Ended)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Single Ended)</a></td><td>Added a note that CPU Sideband IO refers to CATERR#, EPD_ON, FORCEPR#, THERMTRIP#, VDD2PWRGOOD signals.</td><td>07/15/25 10:48 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#PCB Stack-up~2EA5E73C-817E-4955-B75B-7189A9F546F0~Tline Spec (Single Ended)" target="contentwin">PCB Stack-up - Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) - Tline Spec (Single Ended)</a></td><td>Added CPU and PCH GPIO.</td><td>07/11/25 05:30 PM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~PCH Power Rails~System Configuration" target="contentwin">Power Integrity - PCH Power Rails - System Configuration</a></td><td>Updated PCB layout count, thickness, assembly notes, and the document mapping order (taking ARL-HX as reference)..</td><td>08/14/25 10:07 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~16D2B32C-C61F-4914-BBCB-F176C2EA52B1~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE - Settings</a></td><td>rev0.2</td><td>08/12/25 07:14 AM</td><td>Roslan, Nik Mohd Syaeran</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~16D2B32C-C61F-4914-BBCB-F176C2EA52B1~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE - Settings</a></td><td>rev0.2</td><td>08/12/25 07:09 AM</td><td>Roslan, Nik Mohd Syaeran</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~16D2B32C-C61F-4914-BBCB-F176C2EA52B1~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE - Settings</a></td><td>rev0.2</td><td>08/11/25 04:18 AM</td><td>Roslan, Nik Mohd Syaeran</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~16D2B32C-C61F-4914-BBCB-F176C2EA52B1~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE - Settings</a></td><td>rev0.2</td><td>08/11/25 04:12 AM</td><td>Roslan, Nik Mohd Syaeran</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~16D2B32C-C61F-4914-BBCB-F176C2EA52B1~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE - Settings (Internal)</a></td><td>1</td><td>08/15/25 08:12 AM</td><td>Krishnan, Nalini</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~16D2B32C-C61F-4914-BBCB-F176C2EA52B1~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE - Settings (Internal)</a></td><td>rev0.2</td><td>08/13/25 09:15 AM</td><td>Roslan, Nik Mohd Syaeran</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~16D2B32C-C61F-4914-BBCB-F176C2EA52B1~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE - Settings (Internal)</a></td><td>rev0.2</td><td>08/12/25 07:13 AM</td><td>Roslan, Nik Mohd Syaeran</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~16D2B32C-C61F-4914-BBCB-F176C2EA52B1~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE - Settings (Internal)</a></td><td>rev0.2</td><td>08/11/25 04:27 AM</td><td>Roslan, Nik Mohd Syaeran</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~16D2B32C-C61F-4914-BBCB-F176C2EA52B1~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_CORE - Settings (Internal)</a></td><td>rev0.2</td><td>08/11/25 04:20 AM</td><td>Roslan, Nik Mohd Syaeran</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~343F5E54-7BC1-448F-8B04-1CE027DC24E2~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON - Settings (Internal)</a></td><td>Update VNNOAN internal content</td><td>08/07/25 07:25 AM</td><td>Foo, Chee Lun</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~5B3CCCBF-B95D-41A3-B7E1-D9074F9EA2B5~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCRTC_PROC - Settings (Internal)</a></td><td>updated notes and images</td><td>08/20/25 06:19 AM</td><td>Prerna</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~61BDE592-CBC5-471D-A5BA-EFF187763803~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO - Settings (Internal)</a></td><td>Input for Rev 0.2</td><td>08/19/25 08:39 AM</td><td>Chin, Po-loong Paul</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~66C02E27-72E1-4BAC-975A-2259E8892D26~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VDD2L - Settings (Internal)</a></td><td>Added content</td><td>08/11/25 10:46 PM</td><td>Kamisetty, Kirankumar</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~6A3E516D-7215-45F7-B53E-28580185C20D~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_1P8_PROC - Settings</a></td><td>Update description</td><td>08/11/25 03:50 AM</td><td>Tan, Diken</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~6A3E516D-7215-45F7-B53E-28580185C20D~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_1P8_PROC - Settings</a></td><td>Update VCCPRIM_1P8_PROC_2 diagram</td><td>08/11/25 12:41 AM</td><td>Tan, Diken</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~6A3E516D-7215-45F7-B53E-28580185C20D~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_1P8_PROC - Settings</a></td><td>update diagram: VCCPRIM_1P8_PROC_3</td><td>08/07/25 08:22 AM</td><td>Tan, Diken</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~6A3E516D-7215-45F7-B53E-28580185C20D~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_1P8_PROC - Settings</a></td><td>Update Reference Layout Design &amp; Decoupling Solution Diagrams</td><td>08/07/25 06:50 AM</td><td>Tan, Diken</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~6A3E516D-7215-45F7-B53E-28580185C20D~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_1P8_PROC - Settings</a></td><td>Added Reference Layout Design Diagram</td><td>08/06/25 08:00 AM</td><td>Tan, Diken</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~6A3E516D-7215-45F7-B53E-28580185C20D~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_1P8_PROC - Settings</a></td><td>Update Decoupling Solution Diagrams (Primary &amp; Secondary Side) </td><td>08/06/25 06:32 AM</td><td>Tan, Diken</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~6A3E516D-7215-45F7-B53E-28580185C20D~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCPRIM_1P8_PROC - Settings (Internal)</a></td><td>Update content</td><td>08/11/25 03:52 AM</td><td>Tan, Diken</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~9C21DDE2-A77D-4169-BBCE-345B722F3635~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA - Settings</a></td><td>Minor modification</td><td>08/12/25 06:14 PM</td><td>K V, Mahesh Kumar</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~9C21DDE2-A77D-4169-BBCE-345B722F3635~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA - Settings</a></td><td>Formatting</td><td>08/12/25 05:54 PM</td><td>K V, Mahesh Kumar</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~9C21DDE2-A77D-4169-BBCE-345B722F3635~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA - Settings</a></td><td>Formatting correction</td><td>08/11/25 04:55 AM</td><td>K V, Mahesh Kumar</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~9C21DDE2-A77D-4169-BBCE-345B722F3635~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA - Settings</a></td><td>Minor update in the image</td><td>08/08/25 10:36 AM</td><td>K V, Mahesh Kumar</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~9C21DDE2-A77D-4169-BBCE-345B722F3635~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA - Settings</a></td><td>Initial update</td><td>08/08/25 10:30 AM</td><td>K V, Mahesh Kumar</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~9C21DDE2-A77D-4169-BBCE-345B722F3635~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA - Settings (Internal)</a></td><td>Added 0805 for socket version</td><td>08/18/25 05:23 AM</td><td>K V, Mahesh Kumar</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~9C21DDE2-A77D-4169-BBCE-345B722F3635~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA - Settings (Internal)</a></td><td>1</td><td>08/15/25 08:11 AM</td><td>Krishnan, Nalini</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~9C21DDE2-A77D-4169-BBCE-345B722F3635~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA - Settings (Internal)</a></td><td>Reference design name corrected</td><td>08/13/25 02:48 AM</td><td>K V, Mahesh Kumar</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~9C21DDE2-A77D-4169-BBCE-345B722F3635~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA - Settings (Internal)</a></td><td>Minor change</td><td>08/12/25 06:13 PM</td><td>K V, Mahesh Kumar</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~9C21DDE2-A77D-4169-BBCE-345B722F3635~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA - Settings (Internal)</a></td><td>Formatting change</td><td>08/12/25 06:11 PM</td><td>K V, Mahesh Kumar</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~9C21DDE2-A77D-4169-BBCE-345B722F3635~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCSA - Settings (Internal)</a></td><td>Initial update</td><td>08/11/25 06:20 AM</td><td>K V, Mahesh Kumar</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~A2E296E0-D95A-49EF-8293-CB6E8D8C87A2~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VDD1 - Settings (Internal)</a></td><td>added content</td><td>08/11/25 10:53 PM</td><td>Kamisetty, Kirankumar</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~BFC2CBB5-7019-4E6B-849B-62597100DE8F~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VDDQ - Settings (Internal)</a></td><td>added note</td><td>08/11/25 10:38 PM</td><td>Kamisetty, Kirankumar</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~BFC2CBB5-7019-4E6B-849B-62597100DE8F~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VDDQ - Settings (Internal)</a></td><td>Added new content</td><td>08/11/25 10:34 PM</td><td>Kamisetty, Kirankumar</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~D2AB4764-BBB0-44D6-95B1-CC2D3A279890~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT - Settings</a></td><td>layout diagram and cap BOM updates</td><td>08/12/25 07:49 AM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~D2AB4764-BBB0-44D6-95B1-CC2D3A279890~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT - Settings</a></td><td>Layout diagram and cap BOM updates</td><td>08/06/25 11:46 AM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~D2AB4764-BBB0-44D6-95B1-CC2D3A279890~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT - Settings (Internal)</a></td><td>Rev0p2</td><td>08/15/25 08:08 AM</td><td>Krishnan, Nalini</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~D2AB4764-BBB0-44D6-95B1-CC2D3A279890~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT - Settings (Internal)</a></td><td>notes update</td><td>08/13/25 07:47 AM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~D2AB4764-BBB0-44D6-95B1-CC2D3A279890~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT - Settings (Internal)</a></td><td>notes updates</td><td>08/13/25 02:02 AM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~D2AB4764-BBB0-44D6-95B1-CC2D3A279890~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT - Settings (Internal)</a></td><td>layout diagram cap BOM update</td><td>08/12/25 07:37 AM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~D2AB4764-BBB0-44D6-95B1-CC2D3A279890~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCGT - Settings (Internal)</a></td><td>layout diagram and cap BOM updates</td><td>08/06/25 11:55 AM</td><td>Mohd Nasran, Luqman Al-Hakim</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~D976C36C-0E19-4439-A308-ED6CDAEED299~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VDD2 - Settings (Internal)</a></td><td>added note</td><td>08/11/25 10:38 PM</td><td>Kamisetty, Kirankumar</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~D976C36C-0E19-4439-A308-ED6CDAEED299~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VDD2 - Settings (Internal)</a></td><td>Updated content</td><td>08/11/25 09:28 PM</td><td>Kamisetty, Kirankumar</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~D976C36C-0E19-4439-A308-ED6CDAEED299~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VDD2 - Settings (Internal)</a></td><td>adding content</td><td>08/11/25 09:22 PM</td><td>Kamisetty, Kirankumar</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~E9FC20CF-C641-4916-84FC-8E14B4ED3200~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCNPU - Settings</a></td><td>NPU_RSB</td><td>08/12/25 10:02 AM</td><td>Wong, Yi Ying</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~E9FC20CF-C641-4916-84FC-8E14B4ED3200~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCNPU - Settings</a></td><td>NPU_BOB</td><td>08/12/25 08:28 AM</td><td>Wong, Yi Ying</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~E9FC20CF-C641-4916-84FC-8E14B4ED3200~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCNPU - Settings</a></td><td>NPU_RSB</td><td>08/11/25 05:37 PM</td><td>Wong, Yi Ying</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~E9FC20CF-C641-4916-84FC-8E14B4ED3200~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCNPU - Settings</a></td><td>NPU_RSB</td><td>08/11/25 10:44 AM</td><td>Wong, Yi Ying</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~E9FC20CF-C641-4916-84FC-8E14B4ED3200~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCNPU - Settings</a></td><td>NPU_RSB</td><td>08/11/25 10:28 AM</td><td>Wong, Yi Ying</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~E9FC20CF-C641-4916-84FC-8E14B4ED3200~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCNPU - Settings</a></td><td>test</td><td>08/11/25 02:42 AM</td><td>Wong, Yi Ying</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~E9FC20CF-C641-4916-84FC-8E14B4ED3200~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCNPU - Settings</a></td><td>test</td><td>08/11/25 02:41 AM</td><td>Wong, Yi Ying</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~E9FC20CF-C641-4916-84FC-8E14B4ED3200~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCNPU - Settings (Internal)</a></td><td>minor</td><td>08/18/25 05:48 AM</td><td>Wong, Yi Ying</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~E9FC20CF-C641-4916-84FC-8E14B4ED3200~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCNPU - Settings (Internal)</a></td><td>NPU RVP</td><td>08/18/25 05:46 AM</td><td>Wong, Yi Ying</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~E9FC20CF-C641-4916-84FC-8E14B4ED3200~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCNPU - Settings (Internal)</a></td><td>1</td><td>08/15/25 08:10 AM</td><td>Krishnan, Nalini</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~E9FC20CF-C641-4916-84FC-8E14B4ED3200~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCNPU - Settings (Internal)</a></td><td>NPU_BOB</td><td>08/12/25 10:05 AM</td><td>Wong, Yi Ying</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~E9FC20CF-C641-4916-84FC-8E14B4ED3200~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCNPU - Settings (Internal)</a></td><td>NPU_BOB</td><td>08/12/25 09:59 AM</td><td>Wong, Yi Ying</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~E9FC20CF-C641-4916-84FC-8E14B4ED3200~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCNPU - Settings (Internal)</a></td><td>NPU_BOB</td><td>08/12/25 08:16 AM</td><td>Wong, Yi Ying</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~E9FC20CF-C641-4916-84FC-8E14B4ED3200~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCCNPU - Settings (Internal)</a></td><td>NPU_BOB</td><td>08/11/25 05:51 PM</td><td>Wong, Yi Ying</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F65B8D01-58F6-407F-8ED6-0B80D913790A~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE - Settings</a></td><td>PIBOM</td><td>08/13/25 12:44 AM</td><td>Ibrahim, Nur Fatihah</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F65B8D01-58F6-407F-8ED6-0B80D913790A~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE - Settings</a></td><td>PIBOM</td><td>08/12/25 02:52 PM</td><td>Ibrahim, Nur Fatihah</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F65B8D01-58F6-407F-8ED6-0B80D913790A~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE - Settings</a></td><td>PIBOM</td><td>08/11/25 07:24 AM</td><td>Ibrahim, Nur Fatihah</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F65B8D01-58F6-407F-8ED6-0B80D913790A~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE - Settings</a></td><td>PIBOM</td><td>08/11/25 06:28 AM</td><td>Ibrahim, Nur Fatihah</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F65B8D01-58F6-407F-8ED6-0B80D913790A~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE - Settings</a></td><td>PIBOM</td><td>08/08/25 03:41 AM</td><td>Ibrahim, Nur Fatihah</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F65B8D01-58F6-407F-8ED6-0B80D913790A~Settings" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE - Settings</a></td><td>PIBOM</td><td>08/08/25 03:40 AM</td><td>Ibrahim, Nur Fatihah</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F65B8D01-58F6-407F-8ED6-0B80D913790A~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE - Settings (Internal)</a></td><td>pibom</td><td>08/18/25 05:59 AM</td><td>Ibrahim, Nur Fatihah</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F65B8D01-58F6-407F-8ED6-0B80D913790A~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE - Settings (Internal)</a></td><td>1</td><td>08/15/25 08:13 AM</td><td>Krishnan, Nalini</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F65B8D01-58F6-407F-8ED6-0B80D913790A~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE - Settings (Internal)</a></td><td>PIBOM</td><td>08/13/25 01:38 PM</td><td>Ibrahim, Nur Fatihah</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F65B8D01-58F6-407F-8ED6-0B80D913790A~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE - Settings (Internal)</a></td><td>PIBOM</td><td>08/13/25 01:19 AM</td><td>Ibrahim, Nur Fatihah</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F65B8D01-58F6-407F-8ED6-0B80D913790A~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE - Settings (Internal)</a></td><td>PIBOM</td><td>08/12/25 02:57 PM</td><td>Ibrahim, Nur Fatihah</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F65B8D01-58F6-407F-8ED6-0B80D913790A~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE - Settings (Internal)</a></td><td>PIBOM</td><td>08/11/25 07:24 AM</td><td>Ibrahim, Nur Fatihah</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~Documents~F65B8D01-58F6-407F-8ED6-0B80D913790A~Settings (Internal)" target="contentwin">Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE - Settings (Internal)</a></td><td>PIBOM</td><td>08/11/25 07:15 AM</td><td>Ibrahim, Nur Fatihah</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~System Configuration" target="contentwin">Power Integrity - Processor Power Rails - System Configuration</a></td><td>Reorder the document mapping (taking NVL-H as reference).</td><td>08/14/25 09:53 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~System Configuration" target="contentwin">Power Integrity - Processor Power Rails - System Configuration</a></td><td>Update Rail Naming</td><td>08/11/25 07:52 AM</td><td>Krishnan, Nalini</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~System Configuration" target="contentwin">Power Integrity - Processor Power Rails - System Configuration</a></td><td>Added VCCNPU rail.</td><td>08/06/25 08:04 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#Power Integrity~Processor Power Rails~System Configuration" target="contentwin">Power Integrity - Processor Power Rails - System Configuration</a></td><td>Remove Type-4. Updated the HC rail and Memory rail mapping.</td><td>08/06/25 08:03 AM</td><td>Ng, Kai Chong</td></tr><tr><td /><td>0.2</td><td><a href="content.html#RCOMP~RCOMP" target="contentwin">RCOMP - RCOMP</a></td><td>Update DDI_RCOMP</td><td>08/11/25 02:21 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.2</td><td><a href="content.html#RCOMP~RCOMP" target="contentwin">RCOMP - RCOMP</a></td><td>Add DDR2_RCOMP</td><td>08/11/25 02:15 AM</td><td>TAN, Stephen</td></tr><tr><td /><td>0.2</td><td><a href="content.html#RCOMP~RCOMP (Internal)" target="contentwin">RCOMP - RCOMP (Internal)</a></td><td>Delete UFS_RCOMP</td><td>08/11/25 02:24 AM</td><td>TAN, Stephen</td></tr></table><section id="2EA5E73C-817E-4955-B75B-7189A9F546F0"><h2>Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML), For MOP</h2><p>Pcb Type: Type-3</p><p>Pcb Thickness: 0.9mm</p><p>Pcb Layer Count: 10</p><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Variant: For MOP</p><table><caption>Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML), For MOP</caption><tr><th>Routing Layer</th><th>Description</th><th>Tline Type</th><th>Description Memory</th><th>Tline Type Memory</th><th>Thickness (um)</th><th>EDW</th><th>Dielectric Constant</th><th>Loss Tangent</th></tr><tr><td /><td>S/M</td><td>None</td><td>S/M</td><td>None</td><td>13</td><td /><td>4</td><td>0.031</td></tr><tr><td>1</td><td>BO, Power</td><td>MS</td><td>BO, Power</td><td>MS</td><td>30</td><td>9.6</td><td /><td /></tr><tr><td /><td>PP</td><td>None</td><td>PP</td><td>None</td><td>60</td><td /><td>3.3</td><td>0.009</td></tr><tr><td>2</td><td>GND</td><td>GND/Power</td><td>GND</td><td>GND/Power</td><td>30</td><td /><td /><td /></tr><tr><td /><td>CORE</td><td>None</td><td>CORE</td><td>None</td><td>64</td><td /><td>3.7</td><td>0.009</td></tr><tr><td>3</td><td>BO, Main Route, Power</td><td>SL</td><td>BO, Main Route</td><td>SL</td><td>30</td><td>9.6</td><td /><td /></tr><tr><td /><td>PP</td><td>None</td><td>PP</td><td>None</td><td>64</td><td /><td>3.3</td><td>0.009</td></tr><tr><td>4</td><td>GND, Power</td><td>GND/Power</td><td>GND</td><td>GND/Power</td><td>30</td><td>9.6</td><td /><td /></tr><tr><td /><td>CORE</td><td>None</td><td>CORE</td><td>None</td><td>64</td><td /><td>3.7</td><td>0.009</td></tr><tr><td>5</td><td>Main Route, Power</td><td>DSL</td><td>BO, Main Route</td><td>SL</td><td>30</td><td>9.6</td><td /><td /></tr><tr><td /><td>PP</td><td>None</td><td>PP</td><td>None</td><td>64</td><td /><td>3.3</td><td>0.009</td></tr><tr><td>6</td><td>Main Route, Power</td><td>DSL</td><td>GND</td><td>GND/Power</td><td>30</td><td>9.6</td><td /><td /></tr><tr><td /><td>CORE</td><td>None</td><td>CORE</td><td>None</td><td>64</td><td /><td>3.7</td><td>0.009</td></tr><tr><td>7</td><td>GND</td><td>GND/Power</td><td>Main Route, Power</td><td>SL</td><td>30</td><td>9.6</td><td /><td /></tr><tr><td /><td>PP</td><td>None</td><td>PP</td><td>None</td><td>64</td><td /><td>3.3</td><td>0.009</td></tr><tr><td>8</td><td>BO, Main Route, Power</td><td>SL</td><td>GND</td><td>GND/Power</td><td>30</td><td>9.6</td><td /><td /></tr><tr><td /><td>CORE</td><td>None</td><td>CORE</td><td>None</td><td>64</td><td /><td>3.7</td><td>0.009</td></tr><tr><td>9</td><td>GND</td><td>GND/Power</td><td>GND, Power</td><td>GND/Power</td><td>30</td><td>9.6</td><td /><td /></tr><tr><td /><td>PP</td><td>None</td><td>PP</td><td>None</td><td>60</td><td /><td>3.3</td><td>0.009</td></tr><tr><td>10</td><td>GND, Power, Main Route</td><td>MS</td><td>GND, Power</td><td>GND/Power</td><td>30</td><td>9.6</td><td /><td /></tr><tr><td /><td>S/M</td><td>None</td><td>S/M</td><td>None</td><td>13</td><td /><td>4</td><td>0.031</td></tr></table><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>Dielectric thickness of 64um has been chosen specifically on SL layers to ensure POR memory speeds are met. Customers following thicker dielectrics will need to ensure cross talk co-efficient are equal to or less than those specified in memory Tline spec.</td></tr></table></section><section id="PCB Stack-up~2EA5E73C-817E-4955-B75B-7189A9F546F0~Tline Spec (Differential)"><h2>Tline Spec (Differential)</h2><table><caption>Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) Tline Spec (Differential)</caption><tr><th>Trace</th><th>Tline Type</th><th>Routing Layers</th><th>I/O</th><th>Trace Width (um)</th><th>Intra-Pair (um)</th><th>S - ES (um)</th><th>S - Non-ES (um)</th><th>Z (Default) (ohm)</th><th>A (dB/inch @ 5GHz)</th><th>K, S - ES (%)</th><th>K, S - Non-ES (%)</th></tr><tr><td>B*</td><td>MS</td><td>1, 10</td><td>CPU PCIe Gen 1-3, Differential Clock (Gen 3 and below support), eUSB2, TCP AUX, TCP DP AUX, TCP USB 3.2 Type-A, USB 2.0</td><td>75</td><td>88</td><td>200</td><td>300</td><td>95</td><td>-0.93</td><td>-0.063</td><td>0.312</td></tr><tr><td>B*</td><td>MS</td><td>1, 10</td><td>CSI DPHY, HDMI, eDP</td><td>75</td><td>88</td><td>250</td><td>375</td><td>95</td><td>-0.93</td><td>-0.134</td><td>0.175</td></tr><tr><td>B*</td><td>MS</td><td>1, 10</td><td>CNVio3</td><td>75</td><td>88</td><td>375</td><td>375</td><td>95</td><td>-0.93</td><td>-0.136</td><td>0.175</td></tr><tr><td>B*</td><td>MS</td><td>1, 10</td><td>Differential Clock (Gen 4 support), Differential Clock (Gen 5 support), Differential Clock (PCH-CPU Support)</td><td>75</td><td>88</td><td>375</td><td>500</td><td>95</td><td>-0.93</td><td>-0.136</td><td>0.082</td></tr><tr><td>B*</td><td>MS</td><td>1, 10</td><td>CSI CPHY</td><td>81</td><td>88</td><td>88</td><td>375</td><td>92</td><td>-0.95</td><td>0.649</td><td>0.18</td></tr><tr><td>B*</td><td>MS</td><td>1, 10</td><td>TCP DP, TCP TBT4, TCP TBT5</td><td>81</td><td>88</td><td>500</td><td>500</td><td>93</td><td>-0.92</td><td>-0.1</td><td>0.086</td></tr><tr><td>B*</td><td>MS</td><td>1, 10</td><td>CPU PCIe Gen 5</td><td>81</td><td>88</td><td>375</td><td>500</td><td>93</td><td>-0.92</td><td>-0.146</td><td>0.086</td></tr><tr><td>B*</td><td>MS</td><td>1, 10</td><td>CPU PCIe Gen 4, DMI Gen 5, PCH PCIe Gen 1-4, PCH PCIe Gen 5</td><td>81</td><td>88</td><td>375</td><td>375</td><td>93</td><td>-0.92</td><td>-0.146</td><td>0.18</td></tr><tr><td>B*</td><td>MS</td><td>1, 10</td><td>CPU USB 3.2 Gen 1, CPU USB 3.2 Gen 2, PCH USB 3.2 Gen 1, PCH USB 3.2 Gen 2</td><td>81</td><td>88</td><td>300</td><td>300</td><td>93</td><td>-0.92</td><td>-0.165</td><td>0.318</td></tr><tr><td>B*</td><td>SL</td><td>3, 6, 8</td><td>CPU PCIe Gen 1-3, Differential Clock (Gen 3 and below support), eUSB2, TCP USB 3.2 Type-A, USB 2.0</td><td>75</td><td>88</td><td>200</td><td>300</td><td>78</td><td>-0.83</td><td>0.189</td><td>0.027</td></tr><tr><td>B*</td><td>SL</td><td>3, 6, 8</td><td>CSI CPHY, CSI DPHY, HDMI, TCP AUX, TCP DP AUX, eDP</td><td>75</td><td>88</td><td>88</td><td>300</td><td>78</td><td>-0.83</td><td>1.725</td><td>0.027</td></tr><tr><td>B*</td><td>SL</td><td>3, 6, 8</td><td>Differential Clock (Gen 4 support), Differential Clock (Gen 5 support), Differential Clock (PCH-CPU Support)</td><td>75</td><td>88</td><td>375</td><td>500</td><td>78</td><td>-0.83</td><td>0.006</td><td>0.001</td></tr><tr><td>B*</td><td>SL</td><td>3, 6, 8</td><td>CNVio3, DMI Gen 5, PCH PCIe Gen 1-4, PCH PCIe Gen 5, PCH USB 3.2 Gen 1, TCP DP, TCP TBT4, TCP TBT5</td><td>75</td><td>88</td><td>375</td><td>375</td><td>78</td><td>-0.83</td><td>0.006</td><td>0.006</td></tr><tr><td>B*</td><td>SL</td><td>3, 6, 8</td><td>CPU PCIe Gen 4, CPU PCIe Gen 5</td><td>75</td><td>88</td><td>230</td><td>500</td><td>78</td><td>-0.83</td><td>0.105</td><td>0.001</td></tr><tr><td>B*</td><td>SL</td><td>3, 6, 8</td><td>CPU USB 3.2 Gen 1, CPU USB 3.2 Gen 2, PCH USB 3.2 Gen 1, PCH USB 3.2 Gen 2</td><td>75</td><td>88</td><td>300</td><td>300</td><td>78</td><td>-0.83</td><td>0.027</td><td>0.027</td></tr><tr><td>B*</td><td>DSL</td><td>5, 6</td><td>CSI DPHY, HDMI, TCP AUX, TCP DP AUX, eDP</td><td>75</td><td>88</td><td>88</td><td>300</td><td>87</td><td>-0.76</td><td>2.67</td><td>0.161</td></tr><tr><td>B*</td><td>DSL</td><td>5, 6</td><td>CPU PCIe Gen 1-3, Differential Clock (Gen 3 and below support), eUSB2, TCP USB 3.2 Type-A, USB 2.0</td><td>75</td><td>88</td><td>200</td><td>300</td><td>87</td><td>-0.75</td><td>0.583</td><td>0.161</td></tr><tr><td>B*</td><td>DSL</td><td>5, 6</td><td>Differential Clock (Gen 4 support), Differential Clock (Gen 5 support), Differential Clock (PCH-CPU Support)</td><td>75</td><td>88</td><td>375</td><td>500</td><td>87</td><td>-0.75</td><td>0.062</td><td>0.013</td></tr><tr><td>B*</td><td>DSL</td><td>5, 6</td><td>CPU PCIe Gen 4, DMI Gen 5, PCH PCIe Gen 1-4, PCH PCIe Gen 5, TCP DP, TCP TBT4, TCP TBT5</td><td>75</td><td>88</td><td>375</td><td>375</td><td>87</td><td>-0.75</td><td>0.062</td><td>0.062</td></tr><tr><td>B*</td><td>DSL</td><td>5, 6</td><td>CPU PCIe Gen 5</td><td>75</td><td>88</td><td>500</td><td>500</td><td>87</td><td>-0.75</td><td>0.013</td><td>0.013</td></tr><tr><td>B*</td><td>DSL</td><td>5, 6</td><td>CPU USB 3.2 Gen 1, CPU USB 3.2 Gen 2, PCH USB 3.2 Gen 1, PCH USB 3.2 Gen 2</td><td>75</td><td>88</td><td>300</td><td>300</td><td>87</td><td>-0.75</td><td>0.161</td><td>0.161</td></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>CPU PCIe Gen 1-3, CSI DPHY, eUSB2, TCP AUX, TCP DP AUX, TCP USB 3.2 Type-A, USB 2.0</td><td>120</td><td>90</td><td>300</td><td>300</td><td>80</td><td>-0.86</td><td>-0.249</td><td>0.352</td></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>Differential Clock (Gen 3 and below support)</td><td>120</td><td>90</td><td>300</td><td>375</td><td>80</td><td>-0.86</td><td>-0.249</td><td>0.212</td></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>Differential Clock (Gen 4 support), Differential Clock (Gen 5 support), Differential Clock (PCH-CPU Support)</td><td>120</td><td>90</td><td>500</td><td>760</td><td>80</td><td>-0.86</td><td>-0.139</td><td>0.039</td></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>CPU PCIe Gen 4, eDP, HDMI, PCH PCIe Gen 1-4, TCP DP</td><td>120</td><td>90</td><td>500</td><td>500</td><td>80</td><td>-0.86</td><td>-0.139</td><td>0.108</td></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>CNVio3, TCP TBT4, TCP TBT5</td><td>120</td><td>90</td><td>800</td><td>800</td><td>80</td><td>-0.86</td><td>-0.055</td><td>0.034</td></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>CPU USB 3.2 Gen 1, CPU USB 3.2 Gen 2, PCH USB 3.2 Gen 1, PCH USB 3.2 Gen 2</td><td>120</td><td>90</td><td>750</td><td>500</td><td>80</td><td>-0.86</td><td>-0.065</td><td>0.108</td></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>CPU PCIe Gen 5, TCP TBT5 (Post-Channel)</td><td>135</td><td>125</td><td>800</td><td>800</td><td>80</td><td>-0.81</td><td>-0.071</td><td>0.044</td></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>DMI Gen 5, PCH PCIe Gen 5</td><td>135</td><td>125</td><td>800</td><td>500</td><td>80</td><td>-0.81</td><td>-0.071</td><td>0.137</td></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>CSI CPHY</td><td>165</td><td>950</td><td>950</td><td>950</td><td>80</td><td>-0.75</td><td>-0.133</td><td>0.073</td></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>HDMI (Post-Channel)</td><td>75</td><td>110</td><td>500</td><td>500</td><td>100</td><td>-0.895</td><td>-0.111</td><td>0.095</td></tr><tr><td>M*</td><td>SL</td><td>3, 6, 8</td><td>CPU PCIe Gen 1-3, CSI DPHY, eDP, eUSB2, HDMI, TCP AUX, TCP DP AUX, TCP USB 3.2 Type-A</td><td>80</td><td>130</td><td>300</td><td>300</td><td>80</td><td>-0.8</td><td>0.026</td><td>0.026</td></tr><tr><td>M*</td><td>SL</td><td>3, 6, 8</td><td>Differential Clock (Gen 3 and below support)</td><td>80</td><td>130</td><td>300</td><td>375</td><td>80</td><td>-0.8</td><td>0.026</td><td>0.006</td></tr><tr><td>M*</td><td>SL</td><td>3, 6, 8</td><td>Differential Clock (Gen 4 support), Differential Clock (Gen 5 support)</td><td>80</td><td>130</td><td>500</td><td>760</td><td>80</td><td>-0.8</td><td>0.001</td><td>0</td></tr><tr><td>M*</td><td>SL</td><td>3, 6, 8</td><td>CNVio3, PCH PCIe Gen 1-4, TCP DP, TCP TBT4, TCP TBT5</td><td>80</td><td>130</td><td>375</td><td>375</td><td>80</td><td>-0.8</td><td>0.006</td><td>0.006</td></tr><tr><td>M*</td><td>SL</td><td>3, 6, 8</td><td>CPU PCIe Gen 4, CPU PCIe Gen 5</td><td>80</td><td>130</td><td>250</td><td>500</td><td>80</td><td>-0.8</td><td>0.073</td><td>0.001</td></tr><tr><td>M*</td><td>SL</td><td>3, 6, 8</td><td>Differential Clock (PCH-CPU Support), DMI Gen 5, PCH PCIe Gen 5</td><td>80</td><td>130</td><td>375</td><td>500</td><td>80</td><td>-0.8</td><td>0.006</td><td>0.001</td></tr><tr><td>M*</td><td>SL</td><td>3, 6, 8</td><td>CPU USB 3.2 Gen 1, CPU USB 3.2 Gen 2, PCH USB 3.2 Gen 1, PCH USB 3.2 Gen 2</td><td>80</td><td>130</td><td>450</td><td>500</td><td>80</td><td>-0.8</td><td>0.001</td><td>0.001</td></tr><tr><td>M*</td><td>SL</td><td>3, 6, 8</td><td>CSI CPHY</td><td>82</td><td>170</td><td>170</td><td>500</td><td>80</td><td>-0.8</td><td>0.351</td><td>0.001</td></tr><tr><td>M*</td><td>DSL</td><td>5, 6</td><td>CPU PCIe Gen 1-3, CSI DPHY, eDP, eUSB2, HDMI, TCP AUX, TCP DP AUX, TCP USB 3.2 Type-A, USB 2.0</td><td>100</td><td>120</td><td>300</td><td>300</td><td>80</td><td>-0.71</td><td>0.162</td><td>0.162</td></tr><tr><td>M*</td><td>DSL</td><td>5, 6</td><td>Differential Clock (Gen 3 and below support)</td><td>100</td><td>120</td><td>300</td><td>375</td><td>80</td><td>-0.71</td><td>0.162</td><td>0.062</td></tr><tr><td>M*</td><td>DSL</td><td>5, 6</td><td>Differential Clock (Gen 4 support), Differential Clock (Gen 5 support)</td><td>100</td><td>120</td><td>500</td><td>760</td><td>80</td><td>-0.71</td><td>0.013</td><td>0.001</td></tr><tr><td>M*</td><td>DSL</td><td>5, 6</td><td>Differential Clock (PCH-CPU Support), DMI Gen 5, PCH PCIe Gen 5</td><td>100</td><td>120</td><td>375</td><td>500</td><td>80</td><td>-0.71</td><td>0.062</td><td>0.013</td></tr><tr><td>M*</td><td>DSL</td><td>5, 6</td><td>CPU PCIe Gen 4, PCH PCIe Gen 1-4, TCP DP</td><td>100</td><td>120</td><td>375</td><td>375</td><td>80</td><td>-0.71</td><td>0.062</td><td>0.062</td></tr><tr><td>M*</td><td>DSL</td><td>5, 6</td><td>CPU PCIe Gen 5</td><td>100</td><td>120</td><td>500</td><td>500</td><td>80</td><td>-0.71</td><td>0.013</td><td>0.013</td></tr><tr><td>M*</td><td>DSL</td><td>5, 6</td><td>CPU USB 3.2 Gen 1, CPU USB 3.2 Gen 2, PCH USB 3.2 Gen 1, PCH USB 3.2 Gen 2, TCP TBT4, TCP TBT5</td><td>100</td><td>120</td><td>450</td><td>500</td><td>80</td><td>-0.71</td><td>0.024</td><td>0.013</td></tr></table><table><caption>Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) Tline Spec (Differential) Notes</caption><tr><th>Note</th></tr><tr><td>Routing Notes for CSI CPHY: (1) CPHY must be routed as a trio (2) If the port is supposed to support both CPHY and DPHY, it must be routed following CPHY guidelines (3) CPHY impedance target is 40 ohms single ended and 80 ohms differential (4) All traces in trio must follow same trace width (5) Intra-Pair guidelines must be used for trace to trace spacing in a trio (6) S-ES guidelines must be used for trio to trio in the same port (7) S-Non-ES must be used for port to port or CPHY to other interface (8) CSI CPHY in Microstrip (MS) routing is not recommended for long length, allowed only for short length (&lt;5 mm) near the connector.</td></tr><tr><td>For CNVio3 signal spacing: CNVio3 to non-CNVio3 pair spacing of 10H (H=Dielectric Thickness) is required. If this cannot be achieved, then GND shielding with proper stitching vias and 3H minimum spacing from GND shielding to CNVio3 is required. Please also refer to "CNVio3 Spacing Recommendation" diagram in CNVio3 section.</td></tr></table></section><section id="PCB Stack-up~2EA5E73C-817E-4955-B75B-7189A9F546F0~Tline Spec (Single Ended)"><h2>Tline Spec (Single Ended)</h2><table><caption>Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) Tline Spec (Single Ended)</caption><tr><th>Trace</th><th>Tline Type</th><th>Routing Layers</th><th>I/O</th><th>Trace Width (um)</th><th>Data - Any (um)</th><th>Clock - Any (um)</th><th>Z (Default) (ohm)</th><th>Z (Min) (ohm)</th><th>Z (Max) (ohm)</th><th>A (dB/inch @ 1GHz)</th><th>K, Data - Any (%)</th><th>K, Clock - Any (%)</th></tr><tr><td>B*</td><td>MS</td><td>1, 10</td><td>CLINK, CNVi BRI and RGI, CPU and PCH GPIO, DMIC, eSPI, GSPI, HDA, I2C, I2S, I3C, ISH-SPI, LSX, SMLink, SoundWire, SPI0 Flash, SVID, THC-SPI, UART</td><td>75</td><td>88</td><td>175</td><td>59</td><td /><td /><td>-0.25</td><td>-1.181</td><td>-2.1</td></tr><tr><td>B*</td><td>MS</td><td>1, 10</td><td>CPU Sideband</td><td>75</td><td>88</td><td>88</td><td>59</td><td /><td /><td>-0.25</td><td>-1.181</td><td>-1.181</td></tr><tr><td>B*</td><td>MS</td><td>1, 10</td><td>Imaging Clock, SUSCLK</td><td>75</td><td>175</td><td>175</td><td>59</td><td /><td /><td>-0.23</td><td>-2.1</td><td>-2.1</td></tr><tr><td>B*</td><td>MS</td><td>1, 10</td><td>XTAL, RTC</td><td>75</td><td>200</td><td>1270</td><td>59</td><td /><td /><td>-0.23</td><td>-2.125</td><td>-0.133</td></tr><tr><td>B*</td><td>SL</td><td>3, 8</td><td>CLINK, CNVi BRI and RGI, CPU and PCH GPIO, DMIC, eSPI, GSPI, HDA, I2C, I2S, I3C, ISH-SPI, LSX, SMLink, SoundWire, SPI0 Flash, SVID, THC-SPI, UART</td><td>75</td><td>88</td><td>175</td><td>43</td><td /><td /><td>-0.25</td><td>3.717</td><td>0.677</td></tr><tr><td>B*</td><td>SL</td><td>3, 8</td><td>CPU Sideband</td><td>75</td><td>88</td><td>88</td><td>43</td><td /><td /><td>-0.25</td><td>3.717</td><td>3.717</td></tr><tr><td>B*</td><td>SL</td><td>3, 8</td><td>Imaging Clock, SUSCLK</td><td>75</td><td>175</td><td>175</td><td>43</td><td /><td /><td>-0.25</td><td>0.677</td><td>0.677</td></tr><tr><td>B*</td><td>SL</td><td>6, 8</td><td>XTAL, RTC</td><td>75</td><td>200</td><td>1270</td><td>43</td><td /><td /><td>-0.25</td><td>0.416</td><td>0.005</td></tr><tr><td>B*</td><td>DSL</td><td>5, 6</td><td>CLINK, CNVi BRI and RGI, CPU and PCH GPIO, DMIC, eSPI, GSPI, HDA, I2C, I2S, I3C, ISH-SPI, LSX, SMLink, SoundWire, SPI0 Flash, SVID, THC-SPI, UART</td><td>75</td><td>88</td><td>175</td><td>51</td><td /><td /><td>-0.23</td><td>6.396</td><td>1.99</td></tr><tr><td>B*</td><td>DSL</td><td>5, 6</td><td>CPU Sideband</td><td>75</td><td>88</td><td>88</td><td>51</td><td /><td /><td>-0.23</td><td>6.396</td><td>6.396</td></tr><tr><td>B*</td><td>DSL</td><td>5, 6</td><td>Imaging Clock, SUSCLK</td><td>75</td><td>175</td><td>175</td><td>51</td><td /><td /><td>-0.22</td><td>1.99</td><td>1.99</td></tr><tr><td>B*</td><td>DSL</td><td>5, 6</td><td>XTAL, RTC</td><td>75</td><td>200</td><td>1270</td><td>51</td><td /><td /><td>-0.22</td><td>1.437</td><td>0.005</td></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>CPU and PCH GPIO, DMIC, eSPI, GSPI, HDA, I2C, I2S, ISH-SPI, LSX, SMLink, SoundWire, SVID, THC-SPI, UART</td><td>165</td><td>125</td><td>375</td><td>40</td><td>36</td><td>44</td><td>-0.21</td><td>-2.527</td><td>-1.667</td></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>CNVi BRI and RGI</td><td>165</td><td>250</td><td>250</td><td>40</td><td>36</td><td>44</td><td>-0.21</td><td>-2.308</td><td>-2.308</td></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>CPU Sideband</td><td>165</td><td>125</td><td>125</td><td>40</td><td>36</td><td>44</td><td>-0.21</td><td>-2.527</td><td>-2.527</td></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>Imaging Clock, SUSCLK</td><td>165</td><td>375</td><td>375</td><td>40</td><td>36</td><td>44</td><td>-0.21</td><td>-1.667</td><td>-1.667</td></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>CLINK, I3C, SPI0 Flash</td><td>165</td><td>250</td><td>375</td><td>40</td><td>36</td><td>44</td><td>-0.21</td><td>-2.308</td><td>-1.667</td></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>XTAL, RTC</td><td>165</td><td>200</td><td>1775</td><td>40</td><td>36</td><td>44</td><td>-0.21</td><td>-2.524</td><td>-0.073</td></tr><tr><td>M*</td><td>SL</td><td>3, 8</td><td>CPU and PCH GPIO, DMIC, eSPI, GSPI, HDA, I2C, I2S, ISH-SPI, LSX, SMLink, SoundWire, SVID, THC-SPI, UART</td><td>85</td><td>125</td><td>375</td><td>40</td><td>36</td><td>44</td><td>-0.25</td><td>1.693</td><td>0.018</td></tr><tr><td>M*</td><td>SL</td><td>3, 8</td><td>CNVi BRI and RGI</td><td>85</td><td>250</td><td>250</td><td>40</td><td>36</td><td>44</td><td>-0.25</td><td>0.148</td><td>0.148</td></tr><tr><td>M*</td><td>SL</td><td>3, 8</td><td>CPU Sideband</td><td>85</td><td>125</td><td>125</td><td>40</td><td>36</td><td>44</td><td>-0.25</td><td>1.693</td><td>1.693</td></tr><tr><td>M*</td><td>SL</td><td>3, 8</td><td>Imaging Clock, SUSCLK</td><td>85</td><td>375</td><td>375</td><td>40</td><td>36</td><td>44</td><td>-0.25</td><td>0.018</td><td>0.018</td></tr><tr><td>M*</td><td>SL</td><td>3, 8</td><td>CLINK, I3C, SPI0 Flash</td><td>85</td><td>250</td><td>375</td><td>40</td><td>36</td><td>44</td><td>-0.25</td><td>0.148</td><td>0.018</td></tr><tr><td>M*</td><td>SL</td><td>6, 8</td><td>XTAL, RTC</td><td>85</td><td>200</td><td>1775</td><td>40</td><td>36</td><td>44</td><td>-0.25</td><td>0.394</td><td>0.006</td></tr><tr><td>M*</td><td>DSL</td><td>5, 6</td><td>CPU and PCH GPIO, DMIC, GSPI, HDA, I2C, I2S, ISH-SPI, LSX, SMLink, SoundWire, SVID, THC-SPI, UART</td><td>120</td><td>125</td><td>375</td><td>40</td><td>36</td><td>44</td><td>-0.21</td><td>3.213</td><td>0.134</td></tr><tr><td>M*</td><td>DSL</td><td>5, 6</td><td>CNVi BRI and RGI</td><td>120</td><td>250</td><td>250</td><td>40</td><td>36</td><td>44</td><td>-0.21</td><td>0.635</td><td>0.635</td></tr><tr><td>M*</td><td>DSL</td><td>5, 6</td><td>CPU Sideband</td><td>120</td><td>125</td><td>125</td><td>40</td><td>36</td><td>44</td><td>-0.21</td><td>3.213</td><td>3.213</td></tr><tr><td>M*</td><td>DSL</td><td>5, 6</td><td>Imaging Clock, SUSCLK</td><td>120</td><td>375</td><td>375</td><td>40</td><td>36</td><td>44</td><td>-0.21</td><td>0.134</td><td>0.134</td></tr><tr><td>M*</td><td>DSL</td><td>5, 6</td><td>CLINK, I3C, SPI0 Flash, eSPI</td><td>120</td><td>250</td><td>375</td><td>40</td><td>36</td><td>44</td><td>-0.21</td><td>0.635</td><td>0.134</td></tr><tr><td>M*</td><td>DSL</td><td>5, 6</td><td>XTAL, RTC</td><td>120</td><td>200</td><td>1775</td><td>40</td><td>36</td><td>44</td><td>-0.21</td><td>1.205</td><td>0.006</td></tr></table><table><caption>Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) Tline Spec (Single Ended) Notes</caption><tr><th>Note</th></tr><tr><td>1) Based on Tline Spec (Single Ended) table recommendation, the CLK - Any (um) spacing requirement shall be applicable for: 	
     a) CLK to DATA signals on similar signaling group.	
     b) CLK to DATA signals from other signaling group.
     c) CLK to CLK signals from other signaling group. 

2) For CLK to pseudo static signals, the spacing between the CLK to others can be relaxed and used the DATA - Any (um) spacing requirement. 

     Example of pseudo static signal: RESET, ALERT, Chip Select (CS), Request (REQ), INTERRUPT, INIT.

3) CPU Sideband IO refers to CATERR#, EPD_ON, FORCEPR#, THERMTRIP#, VDD2PWRGOOD signals.</td></tr></table></section><section id="PCB Stack-up~2EA5E73C-817E-4955-B75B-7189A9F546F0~Tline Spec (Differential, Internal)"><h2>Tline Spec (Differential, Internal)</h2><table><caption>Type-3, 0.9mm, 10L, Mainstream, Premium Mid Loss (PML) Tline Spec (Differential, Internal)</caption><tr><th>Trace</th><th>Tline Type</th><th>Routing</th><th>I/O</th><th>Trace Width (um)</th><th>Intra-Pair (um)</th><th>S - ES</th><th>S - Non-ES</th><th>Z (Default)</th><th>A</th><th>K, S - ES</th><th>K, S - Non-ES</th></tr><tr><td>B*</td><td>MS</td><td>1, 10</td><td>(Internal) eUSB2V2</td><td>81</td><td>88</td><td>300</td><td>300</td><td>93</td><td>-0.92</td><td>-0.17</td><td>0.32</td></tr><tr><td>B*</td><td>SL</td><td>3, 6, 8</td><td>(Internal) eUSB2V2</td><td>75</td><td>88</td><td>300</td><td>300</td><td>78</td><td>-0.83</td><td>0.03</td><td>0.03</td></tr><tr><td>B*</td><td>DSL</td><td>5, 6</td><td>(Internal) eUSB2V2</td><td>75</td><td>88</td><td>300</td><td>300</td><td>87</td><td>-0.75</td><td>0.16</td><td>0.16</td></tr><tr><td>M*</td><td>MS</td><td>1, 10</td><td>(Internal) eUSB2V2</td><td>120</td><td>90</td><td>750</td><td>500</td><td>80</td><td>-0.86</td><td>-0.07</td><td>0.11</td></tr><tr><td>M*</td><td>SL</td><td>3, 6, 8</td><td>(Internal) eUSB2V2</td><td>80</td><td>130</td><td>450</td><td>500</td><td>80</td><td>-0.8</td><td>0.002</td><td>0.001</td></tr><tr><td>M*</td><td>DSL</td><td>5, 6</td><td>(Internal) eUSB2V2</td><td>100</td><td>120</td><td>450</td><td>500</td><td>80</td><td>-0.71</td><td>0.024</td><td>0.013</td></tr></table></section><section id="F4C459DE-F41F-48D5-A196-983B592A3925"><h2>CNVio3</h2><p>Description: Serial Time Encoded Protocol (STEP) is a non-NRZ, non-PAM signaling architecture, which is referred to as CNVio3 in product design guidelines. CNVio3 (STEP) uses pulse width modulation and operates at a lower fundamental frequency than NRZ for similar data rates. It is a DC coupled asynchronous bus having high bandwidth, low power and small exit latency from low power states. The current version of CNVio3 has a data transfer rate of 12 Gbps to support the Intel WiFi7 integrated solution. Reflections and crosstalk are the primary performance limiters and hence CNVio3 requires a very clean channels.</p><div><div>CNVio3 Breakout and Break-in Guideline</div><image src="assets/images/ABBF0706-E3F1-4C1D-890F-EE6B793F724F.png" class="contentImage" /></div><div><div>Module Down Pad Dimension and Voiding Requirements</div><image src="assets/images/B3D5D0BF-3265-4D58-B6F4-9DD5520E38A0.png" class="contentImage" /></div><div><div>M.2 Connector Pad Voiding Recommendation</div><image src="assets/images/EEF30FCF-5D46-4BDF-B6AA-D8246C5587F1.png" class="contentImage" /></div><div><div>Void Above and Below Buried Vias PTH Pads in Type-4 Stackup</div><image src="assets/images/88FE5E5A-79B4-4732-A63B-CDDFCBA027AA.JPG" class="contentImage" /></div><div><div>CNVio3 Spacing Recommendation</div><image src="assets/images/4A84DFDB-8756-487E-A041-EDE0C7227C07.png" class="contentImage" /></div><table><caption>CNVio3 General Guidelines</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Length matching between P and N within a diff. pair</td><td>Within same layer mismatch: 0.178 mm
Total length mismatch: 0.127 mm</td></tr><tr><td>Single ended equivalent impedance of differential channel</td><td>For a differential channel transmission line impedance of 80 Ω, the equivalent required single ended transmission line impedance should be 40 Ω.</td></tr><tr><td>Voiding recommendation for mainstream stackup</td><td>It is recommended to void reference plane for all component pads such as M.2 Connector pads/Module pads to optimize the impedance matching in the channel.
Recommended voiding depth:
  - For M.2 connector pads: &gt;= 230 um to the closest ground reference layer.
  - For module pads: &gt;= 150 um to the closet ground reference layer.</td></tr><tr><td>Number of vias allowed </td><td>Max 2 vias.</td></tr><tr><td>Max via stub length for Type 3 PTH Vias</td><td>Max PTH via stub length is 0.215 mm.</td></tr><tr><td>Reference plane</td><td>Continuous GND is required on both sides.</td></tr><tr><td>Fiberweave</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr><tr><td>CNVio3 BO/BI routing guide</td><td>CNVio3 BO/BI at the device requires the same impedance as main route. No neckdown into pin field. Refer to “CNVio3 BO/BI at Device Guideline” for more details.</td></tr><tr><td>Module pad dimension</td><td>Module pad dimension is 0.4 mm x 0.6 mm. Refer to the “Module Down Pad Dimension and Voiding Requirements” diagram. </td></tr><tr><td>Essential guidelines for routing near switch mode power supply, routing under inductor, routing under phase node, and routing under DrMOS</td><td>Do not route CNVio3 traces on any layer of the PCB under phase nodes, Inductor and DrMOS.</td></tr><tr><td>Differential Via optimization</td><td>Differential Impedance of a via should be centered around the characteristic impedance of the channel (±10 Ω tolerance) for Optimum performance.</td></tr><tr><td>Maximum via stub for Type 4 Buried PTH Via</td><td>0.085 mm</td></tr><tr><td>Voiding for Type4 buried PTH vias</td><td>Need to provide void above and below buried via's PTH pads. Voids need to be 75 um more in radius than pad radius. Void is required as shapes over big pads cause a capacitive dip in impedance which results in lower margins. Please refer to the image provided as a reference.</td></tr><tr><td>RCOMP for CNVio3</td><td>CNV_RCOMP need to connect to external resistor (200 Ω 1%) </td></tr><tr><td>Signal name/ list</td><td>CNV_HSIF_TX_P, CNV_HSIF_TX_N, CNV_HSIF_RX_P, CNV_HSIF_RX_N</td></tr></table><table><caption>CNVio3 Length Matching</caption><tr><th>Matching Group Id</th><th>Matching Groups</th><th>Total/Within Layer</th><th>Length/Delay</th><th>Required</th><th>Maximum Mismatch</th></tr><tr><td>1</td><td>Pair (P-N)</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>0.127</td></tr><tr><td>2</td><td>Pair (P-N)</td><td>Within</td><td>Length (mm)</td><td>Yes</td><td>0.178</td></tr></table></section><section id="5AA837F1-3AD0-4949-B71D-D5F753396AED"><h2>CNVio3 M.2 Topology</h2><div><div>CNVio3 M.2 Topology Diagram</div><image src="assets/images/BD21D469-70AA-4418-BC2B-5C60E031DC4B.png" class="contentImage" /></div><div><div>Ground Plane Voiding Under M.2 Connector Pads</div><image src="assets/images/4EA8100D-AB48-466F-AF4C-E4E744A87694.png" class="contentImage" /></div><div><div>M.2 Connector Pin Assignment</div><image src="assets/images/2087DA77-CB2A-409A-A2A4-434ACB94C13E.png" class="contentImage" /></div><table><caption>CNVio3 M.2 Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>M.2 Connector Pin 18</td><td>Pin 18 of the M.2 connector must be grounded on the motherboard side to prevent common mode coupling from the BRI signal onto CNVio3 signals, possibly resulting in functional failure of the CNVio3 bus.</td></tr><tr><td>Maximum Via stub allowed for Type-3 PTH Via</td><td>215 um</td></tr><tr><td>Maximum via stub allowed for Type-4 Buried PTH via</td><td>85 um. Via optimization is needed for higher via stub. </td></tr><tr><td>Signal name/ list</td><td>CNV_WR_CLK_DN, CNV_WR_CLK_DP, CNV_WT_CLK_DN, CNV_WT_CLK_DP</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th></tr><tr><td>Rx, Tx</td><td>2</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>Via1</td><td>Via</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Via2</td><td>Via</td><td>4</td><td>5</td></tr><tr><td>M2</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>M.2 Connector</td><td>Device</td><td>6</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>Rx</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>Via1</td><td>Via</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Via2</td><td>Via</td><td>4</td><td>5</td></tr><tr><td>M2</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>M.2 Connector</td><td>Device</td><td>6</td><td>-1</td></tr></table></section><section id="1AE7DE41-B1F4-427A-BAC1-8BE10BFFE4BE"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>CNVio3 M.2 Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, SL</td><td>13</td><td /></tr><tr><td>M1</td><td>SL</td><td /><td>BO + M1 + M2 &lt;= 178</td></tr><tr><td>M2</td><td>MS</td><td>17</td><td /></tr></table><p>Max Length Total (mm): 178</p></section><section id="E007BEEE-BF7B-475B-8E70-A3FDD08CC45A"><h2>CNVio3 Module Down Topology</h2><div><div>CNVio3 Module Down Topology Diagram</div><image src="assets/images/0FC939C4-A53F-4F11-AA80-A98809797281.png" class="contentImage" /></div><div><div>Module Down Pad Dimension and Voiding Requirements</div><image src="assets/images/94EE1B34-6166-4A03-B1D8-AF72E6239F20.png" class="contentImage" /></div><table><caption>CNVio3 Module Down Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Module pad dimension</td><td>Module pad dimension is 0.4 mm x 0.6 mm. Refer to the “Module Down Pad Dimension and Voiding Requirements” diagram.</td></tr><tr><td>Maximum Via stub allowed for Type-3 PTH vias</td><td>215 um</td></tr><tr><td>Maximum Via stub allowed for Type-4 Buried PTH Vias</td><td>85 um. Via Optimization is needed for higher via stub requirements.</td></tr><tr><td>Signal name/ list</td><td>CNV_WR_CLK_DN, CNV_WR_CLK_DP, CNV_WT_CLK_DN, CNV_WT_CLK_DP</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th></tr><tr><td>Rx, Tx</td><td>2</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>Via1</td><td>Via</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Via2</td><td>Via</td><td>4</td><td>5</td></tr><tr><td>M2</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>1216 Module</td><td>Device</td><td>6</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>Rx</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>Via1</td><td>Via</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Via2</td><td>Via</td><td>4</td><td>5</td></tr><tr><td>M2</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>1216 Module</td><td>Device</td><td>6</td><td>-1</td></tr></table></section><section id="B4E34430-8944-4898-A980-F01A91FF00E5"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>CNVio3 Module Down Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, SL</td><td>13</td><td /></tr><tr><td>M1</td><td>SL</td><td /><td>BO + M1 + M2 &lt;= 178</td></tr><tr><td>M2</td><td>MS</td><td>17</td><td /></tr></table><p>Max Length Total (mm): 178</p></section><section id="490B1E9C-EF0B-4E4F-A2FF-461CA68C9D4B"><h2>CSI CPHY</h2><div><div>CSI CPHY Cable Guidelines</div><image src="assets/images/B8B60F69-BBC1-4857-8875-940F87A7C4D0.png" class="contentImage" /></div><table><caption>CSI CPHY General Guidelines</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>CPHY configuration routing recommendation </td><td>Recommend each CPHY port to be routed on the same layer.</td></tr><tr><td>Common mode choke (CMC)</td><td>Need is platform/ sensor specific and should be located near sensor. CMC not accounted for in PDG.</td></tr><tr><td>Trio length matching</td><td>125 um for each trio; 1 mm between trios of a port.</td></tr><tr><td>Trio routing arrangement</td><td>All trios should be routed as A-B-C or C-B-A.</td></tr><tr><td>Referencing consideration</td><td>No routing over split planes allowed, or routing over noisy power planes. Only routing over solid planes are permissible. MIPI CSI CPHY signals should be treated as single ended nets.</td></tr><tr><td>Via placement</td><td>Via placement must be uniform within a trio to enable unform routing and transition. During each via transition, it is imperative that return vias are placed symmetrically close to the data vias. Ensure minimal routing imbalances when traces are routed in/out from the via to reduce impedance imbalance i.e uniformity of spacing between wire A,B and C.</td></tr><tr><td>CSI port use preference</td><td>If some of the CSI ports are not used, it must have CSI_A as one of the used ports.</td></tr><tr><td>Loss numbers </td><td>1. PCB Loss number assumed: -0.42 dB/inch (worst case) at 1.25 GHz.
2. FPC cable loss number assumed: -0.316 dB/inch (worst case) at 1.25 GHz.
3. Cable length guideline is based on FPC cable. FPC cable loss should be within the loss number specified above. If micro-Coax is used, cable length can be longer as micro-Coax loss, for example 40 AWG cable has a loss of -0.15 dB/inch at 1.25 GHz. 
Please note that Cable loss numbers are general guidelines and actual numbers may be different due to the dimensions, type of material used.
(Refer to the individual topologies for total loss numbers). These loss number take precedence over length mentioned in individual topologies below specially while using lower loss cable options like micro coaxial cables.</td></tr></table><table><caption>General Guidelines</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Cable assembly impedance</td><td>50 ohms +/- 10% for single ended</td></tr><tr><td>Cable assembly Insertion Loss</td><td>&gt; -0.72 dB/inch; single ended; up to 1.25 Ghz</td></tr><tr><td>Cable assembly Return Loss</td><td>&lt; -28 dB total; single ended; up to 1.25 Ghz</td></tr><tr><td>Cable assembly Near end Crosstalk</td><td>&lt; -25 dB total; single ended; up to 1.25 Ghz</td></tr><tr><td>Cable assembly Far end Crosstalk</td><td>&lt; -26 dB total; single ended; up to 1.25 Ghz</td></tr><tr><td>Cable only impedance</td><td>50 ohms +/- 10% for single ended</td></tr><tr><td>Cable only Insertion Loss</td><td>&gt; -0.041 dB/inch; single ended; up to 1.25 Ghz
</td></tr><tr><td>Cable only Return Loss</td><td>&lt; -50 dB total; single ended; up to 1.25 Ghz</td></tr><tr><td>Cable only Near end Crosstalk</td><td>&lt; -55 dB total; single ended; up to 1.25 Ghz</td></tr><tr><td>Cable only Far end Crosstalk</td><td>&lt; -63 dB  total; single ended; up to 1.25 Ghz</td></tr></table><table><caption>CSI CPHY Length Matching</caption><tr><th>Matching Group Id</th><th>Matching Groups</th><th>Total/Within Layer</th><th>Length/Delay</th><th>Required</th></tr><tr><td>1</td><td>Pair (P-N)</td><td>Total</td><td>Length (mm)</td><td>No</td></tr><tr><td>2</td><td>Pair (P-N)</td><td>Within</td><td>Length (mm)</td><td>No</td></tr><tr><td>3</td><td>TX-TX</td><td>Total</td><td>Length (mm)</td><td>No</td></tr><tr><td>4</td><td>RX-RX</td><td>Total</td><td>Length (mm)</td><td>No</td></tr><tr><td>5</td><td>TX-RX</td><td>Total</td><td>Length (mm)</td><td>No</td></tr><tr><td>6</td><td>DATA-CLK</td><td>Total</td><td>Length (mm)</td><td>No</td></tr></table></section><section id="AF4C85AA-C41C-4A13-A189-A1D98C5E28AF"><h2>CSI CPHY Main Link Up To 1.0 Gsps Topology</h2><div><div>CSI CPHY Main Link Up To 1.0 Gsps Topology Diagram</div><image src="assets/images/202345B2-B0DB-42C5-993B-679F6AB91CA8.jpg" class="contentImage" /></div><table><caption>CSI CPHY Main Link Up To 1.0 Gsps Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Number of vias allowed</td><td>Max 2 vias.</td></tr><tr><td>Reference plane for microstrip route</td><td>Continuous ground or continuous power that has low frequency peak to peak noise, ground preferred.</td></tr><tr><td>Reference plane for stripline route</td><td>Both sides can either be continuous ground or continuous power that has low frequency peak to peak noise, ground preferred.</td></tr><tr><td>Total insertion loss (BO1+M1+M2+Internal Cable)</td><td>For ≤ 1.0 Gsps: up to -10 dB @1.25 GHz.</td></tr><tr><td>Supported stackups</td><td>CSI CPHY is supported only on 10L T3 and 10L T4 stackups</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>SOC Rx</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Connector 1</td><td>Device</td><td>4</td><td>5</td></tr><tr><td>Cable</td><td>Cable</td><td>5</td><td>6</td></tr><tr><td>Connector 2</td><td>Device</td><td>6</td><td>7</td></tr><tr><td>Camera Tx</td><td>Device</td><td>7</td><td>-1</td></tr></table></section><section id="310C3CB7-AA92-4EC3-8A4C-1ECABB0F6A94"><h2>Mainstream, Premium Mid Loss (PML), Rx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx</p><p>Redriver/Retimer: None</p><table><caption>CSI CPHY Main Link Up To 1.0 Gsps Topology Mainstream, Premium Mid Loss (PML), Rx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, SL</td><td>13</td><td /></tr><tr><td>M1</td><td>SL</td><td>305</td><td /></tr><tr><td>M2</td><td>MS, SL</td><td>13</td><td>Microstrip routing should be limited to less than 1 mm near connector</td></tr><tr><td>Cable</td><td>Cable</td><td>510</td><td /></tr></table><p>Max Length Total (mm): 635</p><p>Max Length Total Note: Max length including cable</p></section><section id="7D6E0CF5-C80B-47AD-9E89-1B843B41FF05"><h2>CSI CPHY Main Link Up To 2.0 Gsps Topology</h2><div><div>CSI CPHY Main Link Up To 2.0 Gsps Topology Diagram</div><image src="assets/images/602EE98F-7C1F-497D-8B39-CEC98117EACE.jpg" class="contentImage" /></div><table><caption>CSI CPHY Main Link Up To 2.0 Gsps Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Number of vias allowed</td><td>Max 2 vias.</td></tr><tr><td>Reference plane for microstrip route</td><td>Continuous ground or continuous power that has low frequency peak to peak noise, ground preferred.</td></tr><tr><td>Reference plane for stripline route</td><td>Both sides can either be continuous ground or continuous power that has low frequency peak to peak noise, ground preferred.</td></tr><tr><td>Total insertion loss (BO1+M1+M2+Internal Cable)</td><td>For 2.0 Gsps: up to -7 dB @ 1.25 GHz.</td></tr><tr><td>Supported stackups</td><td>CSI CPHY is supported only on 10L T3 and 10L T4 stackups</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>SOC Rx</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Connector 1</td><td>Device</td><td>4</td><td>5</td></tr><tr><td>Cable</td><td>Cable</td><td>5</td><td>6</td></tr><tr><td>Connector 2</td><td>Device</td><td>6</td><td>7</td></tr><tr><td>Camera Tx</td><td>Device</td><td>7</td><td>-1</td></tr></table></section><section id="E2777274-3FF7-4174-8FD9-6855F9D637F2"><h2>Mainstream, Premium Mid Loss (PML), Rx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx</p><p>Redriver/Retimer: None</p><table><caption>CSI CPHY Main Link Up To 2.0 Gsps Topology Mainstream, Premium Mid Loss (PML), Rx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, SL</td><td>13</td><td /></tr><tr><td>M1</td><td>SL</td><td>305</td><td /></tr><tr><td>M2</td><td>MS, SL</td><td>13</td><td>Microstrip routing must be limited to less than 1 mm near connector</td></tr><tr><td>Cable</td><td>Cable</td><td>305</td><td /></tr></table><p>Max Length Total (mm): 380</p><p>Max Length Total Note: Max length including cable</p></section><section id="0EA90E39-0576-46B2-9765-AD55665B1A28"><h2>CSI CPHY Main Link Up To 2.5 Gsps Topology</h2><div><div>CSI CPHY Main Link Up To 2.5 Gsps Topology Diagram</div><image src="assets/images/EA384425-944B-47E2-ADCF-E568D1BC9785.jpg" class="contentImage" /></div><table><caption>CSI CPHY Main Link Up To 2.5 Gsps Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Number of vias allowed</td><td>Max 2 vias.</td></tr><tr><td>Reference plane for microstrip route</td><td>Continuous ground or continuous power that has low frequency peak to peak noise, ground preferred.</td></tr><tr><td>Reference plane for stripline route</td><td>Both sides can either be continuous ground or continuous power that has low frequency peak to peak noise, ground preferred.</td></tr><tr><td>Total insertion loss (BO1+M1+M2+Internal Cable)</td><td>For 2.5 Gsps: up to -7 dB @ 1.25 GHz.</td></tr><tr><td>Supported stackups</td><td>CSI CPHY is supported only on 10L T3 and 10L T4 stackups</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>SOC Rx</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Connector 1</td><td>Device</td><td>4</td><td>5</td></tr><tr><td>Cable</td><td>Cable</td><td>5</td><td>6</td></tr><tr><td>Connector 2</td><td>Device</td><td>6</td><td>7</td></tr><tr><td>Camera Tx</td><td>Device</td><td>7</td><td>-1</td></tr></table></section><section id="E5B9D26D-48C8-421B-B523-077DB94D49DE"><h2>Mainstream, Premium Mid Loss (PML), Rx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx</p><p>Redriver/Retimer: None</p><table><caption>CSI CPHY Main Link Up To 2.5 Gsps Topology Mainstream, Premium Mid Loss (PML), Rx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, SL</td><td>13</td><td /></tr><tr><td>M1</td><td>SL</td><td>244</td><td /></tr><tr><td>M2</td><td>MS, SL</td><td>13</td><td>Microstrip routing must be limited to less than 1 mm near connector</td></tr><tr><td>Cable</td><td>Cable</td><td>244</td><td /></tr></table><p>Max Length Total (mm): 305</p><p>Max Length Total Note: Max length including cable</p></section><section id="2321D222-5D6E-44BA-9A46-CC437E757705"><h2>CSI DPHY</h2><table><caption>CSI DPHY General Guidelines</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>DPHY configuration routing recommendation </td><td>Recommend each DPHY configuration (example: X4) to be routed on the same layer.</td></tr><tr><td>CSI_RCOMP</td><td>200 Ω +/- 1% pull down to VSS.  Provide good noise isolation.  Platform Rdc &lt; 0.1 Ω, board capacitance &lt;1.5 pF.</td></tr><tr><td>Common mode choke (CMC)</td><td>Need is platform/ sensor specific and should be located near sensor.</td></tr><tr><td>Port connectivity</td><td>It is recommended that CSI A be one of the used ports if all ports are not used. </td></tr><tr><td>Loss numbers</td><td>1. PCB Loss number assumed: -0.36dB/inch (worst case) at 1.25 GHz
2. FPC cable loss number assumed: -0.316dB/inch (worst case) at 1.25 GHz
3. Cable length guideline is based on FPC cable. FPC cable loss should be within the loss number specified above. If micro-Coax is used, cable length can be longer as micro-Coax loss. Ex. 40 AWG cable has loss: -0.15dB/inch at 1.25 GHz. 
Please note that Cable loss numbers are general guidelines and actual numbers may be different due to the dimensions, type of material used.
(Refer to the individual topologies for total loss numbers). These loss number take precedence over length mentioned in individual topologies below specially while using lower loss cable options like micro coaxial cables. </td></tr></table><table><caption>CSI DPHY Length Matching</caption><tr><th>Matching Group Id</th><th>Matching Groups</th><th>Total/Within Layer</th><th>Length/Delay</th><th>Required</th><th>Maximum Mismatch</th></tr><tr><td>1</td><td>Pair (P-N)</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>0.125</td></tr><tr><td>2</td><td>Pair (P-N)</td><td>Within</td><td>Length (mm)</td><td>Yes</td><td>0.25</td></tr><tr><td>6</td><td>DATA-CLK</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>1</td></tr></table></section><section id="71B2E4D2-1DBC-4977-B90D-F0D4AF12CAB9"><h2>CSI DPHY Main Link Up To 1.0 Gbps Topology</h2><div><div>CSI DPHY Main Link Up To 1.0 Gbps Topology Diagram</div><image src="assets/images/528A6DA8-440F-475B-A9D5-12EF2D251BF1.jpg" class="contentImage" /></div><table><caption>CSI DPHY Main Link Up To 1.0 Gbps Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane for microstrip route</td><td>Continuous ground or continuous power that has low frequency peak to peak noise, ground preferred.</td></tr><tr><td>Reference plane for stripline and dual stripline route</td><td>Both sides can either be continuous ground or continuous power that has low frequency peak to peak noise, ground preferred.</td></tr><tr><td>510 mm cable assembly</td><td>Recommend 100 Ω +/- 10% including tolerances. 
Return loss &lt; -15 dB @ ≤ 1.25 GHz. Crosstalk &lt; -50 dB @ ≤ 1.25 GHz.</td></tr><tr><td>Total insertion loss (BO+M1+M2+Internal Cable)</td><td>For ≤ 1.0 Gbps: up to -10 dB @1.25 GHz.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx</td><td>2</td><td>Total Channel</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>VIA1</td><td>Via</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>VIA2</td><td>Via</td><td>4</td><td>5</td></tr><tr><td>M2</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>CABLE</td><td>Cable</td><td>6</td><td>-1</td></tr></table></section><section id="B9A6249D-4111-4041-8E60-40DA55B4986F"><h2>Mainstream, Premium Mid Loss (PML), Rx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx</p><p>Redriver/Retimer: None</p><table><caption>CSI DPHY Main Link Up To 1.0 Gbps Topology Mainstream, Premium Mid Loss (PML), Rx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>13</td></tr><tr><td>M1</td><td>DSL, MS, SL</td><td>305</td></tr><tr><td>M2</td><td>DSL, MS, SL</td><td>13</td></tr><tr><td>Cable</td><td>Cable</td><td>510</td></tr></table><p>Max Length Total (mm): 635</p><p>Max Length Total Note: Max length including PCB and cable.</p></section><section id="0C8ACD84-032A-4AE0-AEAD-7404FD9E5C53"><h2>CSI DPHY Main Link Up To 1.5 Gbps Topology</h2><div><div>CSI DPHY Main Link Up To 1.5 Gbps Topology Diagram</div><image src="assets/images/CDC5855F-9060-4344-9079-62479A4FA794.jpg" class="contentImage" /></div><table><caption>CSI DPHY Main Link Up To 1.5 Gbps Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane for microstrip route</td><td>Continuous ground or continuous power that has low frequency peak to peak noise, ground preferred.</td></tr><tr><td>Reference plane for stripline and dual stripline route</td><td>Both sides can either be continuous ground or continuous power that has low frequency peak to peak noise, ground preferred. </td></tr><tr><td>305 mm cable assembly</td><td>Recommend 100 Ω +/- 10% including tolerances. 
Return loss &lt; -15 dB @ ≤ 1.25 GHz. Crosstalk &lt; -50 dB @ ≤ 1.25 GHz.</td></tr><tr><td>Total insertion loss (BO+M1+M2+Internal Cable)</td><td>For ≤ 1.5 Gbps: up to -7 dB @ 1.25 GHz.</td></tr><tr><td>Solution boundary</td><td>Length limited by DPHY v1.1 sensors that do not support skew calibration.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx</td><td>2</td><td>Total Channel</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>VIA1</td><td>Via</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>VIA2</td><td>Via</td><td>4</td><td>5</td></tr><tr><td>M2</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>CABLE</td><td>Cable</td><td>6</td><td>-1</td></tr></table></section><section id="69D81A77-980B-46E3-8B57-BF60A2379156"><h2>Mainstream, Premium Mid Loss (PML), Rx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx</p><p>Redriver/Retimer: None</p><table><caption>CSI DPHY Main Link Up To 1.5 Gbps Topology Mainstream, Premium Mid Loss (PML), Rx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>13</td></tr><tr><td>M1</td><td>DSL, MS, SL</td><td>305</td></tr><tr><td>M2</td><td>DSL, MS, SL</td><td>13</td></tr><tr><td>Cable</td><td>Cable</td><td>305</td></tr></table><p>Max Length Total (mm): 380</p><p>Max Length Total Note: Max length including PCB and cable.</p></section><section id="438477AB-83B1-45E6-9F0C-8F07E5BFE7A0"><h2>CSI DPHY Main Link Up To 2.0 Gbps Topology</h2><div><div>CSI DPHY Main Link Up To 2.0 Gbps Topology Diagram</div><image src="assets/images/57582382-4CFE-4D40-9594-93A4C0DB25AF.jpg" class="contentImage" /></div><table><caption>CSI DPHY Main Link Up To 2.0 Gbps Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane for microstrip route</td><td>Continuous ground or continuous power that has low frequency peak to peak noise, ground preferred.</td></tr><tr><td>Reference plane for stripline and dual stripline route</td><td>Both sides can either be continuous ground or continuous power that has low frequency peak to peak noise, ground preferred.</td></tr><tr><td>305 mm cable assembly</td><td>Recommend 100 Ω +/- 10% including tolerances. 
Return loss &lt; -15 dB @ ≤ 1.25 GHz. Crosstalk &lt; -50 dB @ ≤ 1.25 GHz.</td></tr><tr><td>Total insertion loss (BO+M1+M2+Internal Cable)</td><td>For ≤ 2.0 Gbps: up to -7 dB @ 1.25 GHz.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx</td><td>2</td><td>Total Channel</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>VIA1</td><td>Via</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>VIA2</td><td>Via</td><td>4</td><td>5</td></tr><tr><td>M2</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>CABLE</td><td>Cable</td><td>6</td><td>-1</td></tr></table></section><section id="468B91DA-ECE8-42BA-ACBD-F98BF1F07307"><h2>Mainstream, Premium Mid Loss (PML), Rx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx</p><p>Redriver/Retimer: None</p><table><caption>CSI DPHY Main Link Up To 2.0 Gbps Topology Mainstream, Premium Mid Loss (PML), Rx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>13</td></tr><tr><td>M1</td><td>DSL, MS, SL</td><td>305</td></tr><tr><td>M2</td><td>DSL, MS, SL</td><td>13</td></tr><tr><td>Cable</td><td>Cable</td><td>305</td></tr></table><p>Max Length Total (mm): 380</p><p>Max Length Total Note: Max length including PCB and cable.</p></section><section id="A5955EBD-87FA-4CAE-A687-CE3EC261A4C1"><h2>CSI DPHY Main Link Up To 2.5 Gbps Topology</h2><div><div>CSI DPHY Main Link Up To 2.5 Gbps Topology Diagram</div><image src="assets/images/FB37BE32-0E81-4810-B6CE-793EAFBDF9E5.jpg" class="contentImage" /></div><table><caption>CSI DPHY Main Link Up To 2.5 Gbps Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane for microstrip route</td><td>Continuous ground or continuous power that has low frequency peak to peak noise, ground preferred.</td></tr><tr><td>Reference plane for stripline and dual stripline route</td><td>Both sides can either be continuous ground or continuous power that has low frequency peak to peak noise, ground preferred. </td></tr><tr><td>305 mm cable assembly</td><td>Recommend 100 Ω +/- 10% including tolerances. 
Return loss &lt; -15 dB @ ≤ 1.25 GHz. Crosstalk &lt; -50 dB @ ≤ 1.25 GHz.</td></tr><tr><td>Total insertion loss (BO+M1+M2+Internal Cable)</td><td>For ≤ 2.5 Gbps: up to -7 dB @ 1.25 GHz.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx</td><td>2</td><td>Total Channel</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>VIA1</td><td>Via</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>VIA2</td><td>Via</td><td>4</td><td>5</td></tr><tr><td>M2</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>CABLE</td><td>Cable</td><td>6</td><td>-1</td></tr></table></section><section id="B1885ED0-4704-488E-A127-94AB1AE90E0E"><h2>Mainstream, Premium Mid Loss (PML), Rx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx</p><p>Redriver/Retimer: None</p><table><caption>CSI DPHY Main Link Up To 2.5 Gbps Topology Mainstream, Premium Mid Loss (PML), Rx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>13</td></tr><tr><td>M1</td><td>DSL, MS, SL</td><td>305</td></tr><tr><td>M2</td><td>DSL, MS, SL</td><td>13</td></tr><tr><td>Cable</td><td>Cable</td><td>305</td></tr></table><p>Max Length Total (mm): 380</p><p>Max Length Total Note: Max length including PCB and cable.</p></section><section id="83606369-9793-4163-B1FB-D3B73DD4DBBB"><h2>CPU PCIe Gen 1-3</h2><div><div>Type-4 PCB Via Stitching Recommendation</div><image src="assets/images/37F7C179-6799-427A-8EBE-001C222088B4.png" class="contentImage" /></div><div><div>Recommended GND Stitching Via Placement</div><image src="assets/images/809F760B-4FA6-4BE9-B979-4217D0C27F27.png" class="contentImage" /></div><div><div>PCIE Board Layout Recommendation Toe Side HSIO Routing</div><image src="assets/images/F38EC109-DFA6-419A-8630-850EFCA4513E.png" class="contentImage" /></div><div><div>PCIE Board Layout Recommendation SMT footprint Voiding Reference</div><image src="assets/images/A448F52C-511D-4162-AC9D-1EED7C5FE740.png" class="contentImage" /></div><div><div>PCIE Board Layout Recommendation AC Cap Voiding </div><image src="assets/images/7BCD4AD2-2786-49D6-BA4B-BA17751E389D.png" class="contentImage" /></div><div><div>PCIE4 M.2 Connector Voiding Recommendation</div><image src="assets/images/6C14BF2E-8F6E-496F-A2A7-39D3F13A85F8.png" class="contentImage" /></div><div><div>PCIE4 M.2 Connector Toe and Heel GND Via Recommendation</div><image src="assets/images/452347D6-AC55-4504-B394-527AB833E9E6.png" class="contentImage" /></div><table><caption>CPU PCIe Gen 1-3 General Guidelines</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane</td><td>(1) Continuous GND is recommended.
(2) If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
(3) If non-continuous power referencing is unavoidable on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt), but stitching caps are required over each plane split and need to be placed within 6 mm of a signal running across the plane split.</td></tr><tr><td>Voiding recommendation for mainstream stackup</td><td>It is recommended to void unused (non-functional) pads for differential vias and pin pads for ESDs, AC caps and connectors to optimize the impedance matching in the channel.</td></tr><tr><td>PCIe1, PCIe2, PCIe3 discrete component part size for mainstream stackup</td><td>It is recommended to use 0402 or smaller component sizes.</td></tr><tr><td>Unused signals</td><td>Unused data signals should be left as no connect at the ball.</td></tr><tr><td>Interleave requirement</td><td>Refer to topology section for details.</td></tr><tr><td>PCIe1, PCIe2, PCIe3 max via stub length</td><td>&lt; 900 um</td></tr><tr><td>Routing and return via requirement near vertical transition</td><td>For all vertical transitions, the differential transmission line should be connected to the two vias symmetrically.  Moreover, Vss return vias should be placed near the signal vias in an equidistant symmetrical manner, and all signal vias should have identical Vss return vias around each of them.</td></tr><tr><td>PTH connector voiding requirement</td><td>Differential Oval Anti Pad required for all layers.</td></tr><tr><td>Voiding under CEM SMT connector pads</td><td>Required</td></tr></table><table><caption>General Guidelines</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>0 Ohm resistor for PCIe1, PCIe2, PCIe3</td><td>0402 or smaller size . Component pads reference plane needs to be voided.</td></tr><tr><td>PCIe1, PCIe2, PCIe3 discrete component part size for thin stackup</td><td>It is required to use 0201.</td></tr><tr><td>Voiding recommendation for thin stackup</td><td>It is required to void unused (non-functional) pads reference plane for differential vias and pin pads for ESDs, AC caps and connectors to optimize the impedance matching in the channel.</td></tr></table><table><caption>CPU PCIe Gen 1-3 Length Matching</caption><tr><th>Matching Group Id</th><th>Matching Groups</th><th>Total/Within Layer</th><th>Length/Delay</th><th>Required</th><th>Maximum Mismatch</th></tr><tr><td>1</td><td>Pair (P-N)</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>0.125</td></tr><tr><td>2</td><td>Pair (P-N)</td><td>Within</td><td>Length (mm)</td><td>Yes</td><td>0.25</td></tr><tr><td>3</td><td>TX-TX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>4</td><td>RX-RX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>5</td><td>TX-RX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>6</td><td>DATA-CLK</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr></table></section><section id="248E609D-3AFF-453A-BF0B-C1A18D8727C6"><h2>PCIe Gen 1 Device Down Topology</h2><div><div>PCIe Gen 1 Device Down Topology Diagram</div><image src="assets/images/AEB3C2A8-32D7-4E32-AE59-2567A5FD659B.png" class="contentImage" /></div><table><caption>PCIe Gen 1 Device Down Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>AC capacitor value</td><td>Gen1: 75 nF - 265 nF 
Gen1 nominal = 100 nF</td></tr><tr><td>Breakout length and spacing</td><td>An initial breakout segment of 4 mm in length with a tighter pair-to-pair spacing of 0.11 mm - 0.16 mm is allowed.
The maximum total breakout length is still 15.2 mm.</td></tr><tr><td>Routing type for mainstream stackup</td><td>Prefer non-interleaved routes in different layers.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th><th>Notes</th></tr><tr><td>Rx, Tx</td><td>6</td><td>Total Channel</td><td>Gen1 (not counting microvia under package)</td></tr></table><p>Signal Group: Rx, Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX, TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>AC Cap</td><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>TX, RX</td><td>Device</td><td>6</td><td>-1</td></tr></table></section><section id="5FA0399C-734C-4F57-9B7E-CB260C847EF8"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>PCIe Gen 1 Device Down Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>15.2</td><td /></tr><tr><td>M1+M2</td><td>DSL, SL</td><td /><td>Max length : BO+M1+M2+M3 &lt; 356 mm</td></tr><tr><td>M3</td><td>MS</td><td>8</td><td /></tr></table><p>Max Length Total (mm): 356</p><p>Max Length Total Note: Max length is BO+M1+M2+M3 &lt; 356 mm</p></section><section id="E0B45A75-C20F-4379-9231-09B560BA8034"><h2>PCIe Gen 1 Internal Cable Topology</h2><div><div>PCIe Gen 1 Internal Cable Topology Diagram</div><image src="assets/images/24098045-CB57-4C59-8DFC-3487169A6C76.png" class="contentImage" /></div><table><caption>PCIe Gen 1 Internal Cable Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Add-in-card (M4 + M5)</td><td>The total length of the add-in card (M4 + M5) is usually 38 mm to 50.4 mm.
The M4 + M5 segment is a combination of MS/ SL/ DSL (MS where required to connect to surface mounted components).
The M4 + M5 segment has a typical via count of 1.</td></tr><tr><td>AC capacitor value</td><td>Gen1: 75 nF - 265 nF
Gen1 nominal = 100 nF</td></tr><tr><td>Cable loss vs channel length trade-off table</td><td>See PCIe with internal cable routing length versus cable loss figure.</td></tr><tr><td>Breakout length and spacing</td><td>An initial breakout segment of 4 mm in length with a tighter pair-to-pair spacing of 0.11 mm - 0.16 mm is allowed.
The total breakout length is still 15.2 mm.</td></tr><tr><td>Clarification on M2 segment for RX</td><td>The M2 segment for RX can also be routed on SL or DSL and not limited to MS.</td></tr><tr><td>Routing type for mainstream stackup</td><td>Prefer non-interleaved routes in different layers.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th><th>Notes</th></tr><tr><td>Tx</td><td>2</td><td>Total Channel</td><td>Gen1 (not counting microvia under package).</td></tr><tr><td>Rx</td><td>1</td><td>Total Channel</td><td>Gen1 (not counting microvia under package).</td></tr><tr><td>Rx, Tx</td><td>1</td><td>Post-Channel</td><td>Daughter Card/ Add-In card.</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>AC Cap</td><td>Capacitor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>Flex Cable and connector</td><td>Cable</td><td>5</td><td>6</td></tr><tr><td>M3</td><td>Trace</td><td>6</td><td>7</td></tr><tr><td>Connector</td><td>Device</td><td>7</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Flex Cable and connector</td><td>Cable</td><td>4</td><td>5</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>Connector</td><td>Device</td><td>6</td><td>-1</td></tr></table></section><section id="4B83EEDA-13A6-4FB0-A1D8-CCCA6E7F4B13"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>PCIe Gen 1 Internal Cable Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>15.2</td><td /></tr><tr><td>M1</td><td>DSL, MS, SL</td><td /><td>See Cable Length vs. MB Length Table to determine segment max length.</td></tr><tr><td>M2</td><td>MS</td><td>8</td><td /></tr><tr><td>M3</td><td>MS</td><td /><td>See Cable Length vs. MB Length Table to determine segment max length.</td></tr></table><p>Max Length Total (mm): 178</p><table><tr><th>Motherboard Length + I/O Card Length (inches)</th><th>Motherboard Length + I/O Card Length (mm)</th><th>Cable Loss up to 2.5 GHz (dB)</th></tr><tr><td>3</td><td>76.2</td><td>3.5</td></tr><tr><td>3.5</td><td>88.9</td><td>3</td></tr><tr><td>4.5</td><td>114.3</td><td>2.5</td></tr><tr><td>5.5</td><td>139.7</td><td>2</td></tr><tr><td>6.5</td><td>165.1</td><td>1.5</td></tr><tr><td>7</td><td>177.8</td><td>1</td></tr><tr /></table></section><section id="35909B75-0D4C-40B7-B383-A02C35736A09"><h2>PCIe Gen 1 M.2 Topology</h2><div><div>PCIe Gen 1 M.2 Topology Diagram</div><image src="assets/images/7A8C38BA-8833-402A-833F-82B2F3EA14A8.png" class="contentImage" /></div><table><caption>PCIe Gen 1 M.2 Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Add-in-card (M4 + M5)</td><td>The total length of the add-in card (M4 + M5) is usually 38 mm to 50.4 mm.
The M4 + M5 segment is a combination of MS/ SL/ DSL (MS where required to connect to surface mounted components).
The M4 + M5 segment has a typical via count of 1.</td></tr><tr><td>AC capacitor value</td><td>Gen1: 75 nF - 265 nF
Gen1 nominal = 100 nF</td></tr><tr><td>Breakout length and spacing</td><td>An initial breakout segment of 4 mm in length with a tighter pair-to-pair spacing of 0.11 mm - 0.16 mm  is allowed. 
The total breakout length is still 15.2 mm.</td></tr><tr><td>Routing type for mainstream stackup</td><td>Prefer non-interleaved routes in different layers.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th><th>Notes</th></tr><tr><td>Rx, Tx</td><td>4</td><td>Total Channel</td><td>Gen1 (not counting microvia under package).</td></tr><tr><td>Rx, Tx</td><td>1</td><td>Post-Channel</td><td>Express Card/ M.2/ Add-In Card.</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>AC Cap</td><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>M.2 Connector</td><td>Device</td><td>6</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>M.2 Connector</td><td>Device</td><td>5</td><td>-1</td></tr></table></section><section id="C801B86E-6557-473D-916A-6E39F88B3E00"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>PCIe Gen 1 M.2 Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>15.2</td><td /></tr><tr><td>M1 + M2</td><td>DSL, MS, SL</td><td /><td>Max length : BO+M1+M2+M3 &lt; 330 mm</td></tr><tr><td>M3</td><td>MS</td><td>8</td><td /></tr></table><p>Max Length Total (mm): 330</p><p>Max Length Total Note: Max length is BO+M1+M2+M3 &lt; 330 mm</p></section><section id="1A9707DA-20B0-4366-BA06-38FD73446351"><h2>PCIe Gen 2 Device Down Topology</h2><div><div>PCIe Gen 2 Device Down Topology Diagram</div><image src="assets/images/0D056E14-16F8-4469-A591-DBB0A72BD158.png" class="contentImage" /></div><table><caption>PCIe Gen 2 Device Down Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>AC capacitor value</td><td>Gen2: 75 nF - 265 nF
Gen2 nominal = 100 nF</td></tr><tr><td>Breakout length and spacing</td><td>An initial breakout segment of 4 mm in length with a tighter pair-to-pair spacing of 0.11 mm - 0.16 mm is allowed.
The total breakout length is still 15.2 mm.</td></tr><tr><td>Routing type for mainstream stackup</td><td>Prefer non-interleaved routes in different layers.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th><th>Notes</th></tr><tr><td>Rx, Tx</td><td>4</td><td>Total Channel</td><td>Gen2 (not counting microvia under package).</td></tr></table><p>Signal Group: Rx, Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX, TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>AC Cap</td><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>TX, RX</td><td>Device</td><td>6</td><td>-1</td></tr></table></section><section id="D699D984-9A3F-4278-A79F-B41CA98EB87C"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>PCIe Gen 2 Device Down Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>15.2</td><td /></tr><tr><td>M1+M2</td><td>DSL, SL</td><td /><td>Max length is BO+M1+M2+M3 &lt; 279 mm</td></tr><tr><td>M3</td><td>MS</td><td>8</td><td /></tr></table><p>Max Length Total (mm): 279</p><p>Max Length Total Note: Max length is BO+M1+M2+M3 &lt; 279 mm</p></section><section id="BCA53E1F-A3B4-49ED-958B-898F83B4B749"><h2>PCIe Gen 2 Internal Cable Topology</h2><div><div>PCIe Gen 2 Internal Cable Topology Diagram</div><image src="assets/images/4037F580-488D-4F05-BC36-A8D6C6B55D05.png" class="contentImage" /></div><table><caption>PCIe Gen 2 Internal Cable Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Add-in-card (M4 + M5)</td><td>The total length of the add-in card (M4 + M5) is usually 38 mm to 50.4 mm.
The M4 + M5 segment is a combination of MS/ SL/ DSL (MS where required to connect to surface mounted components).
The M4 + M5 segment has a typical via count of 1.</td></tr><tr><td>AC capacitor value</td><td>Gen2: 75 nF - 265 nF
Gen2 nominal = 100 nF</td></tr><tr><td>Cable loss vs channel length trade-off table</td><td>See PCIe with internal cable routing length versus cable loss figure.</td></tr><tr><td>Breakout length and spacing</td><td>An initial breakout segment of 4 mm in length with a tighter pair-to-pair spacing of 0.11 mm - 0.16 mm is allowed.
The total breakout length is still 15.2 mm.</td></tr><tr><td>Clarification on M2 segment for RX</td><td>The M2 segment for RX can also be routed on SL or DSL and not limited to MS.</td></tr><tr><td>Routing type for mainstream stackup</td><td>Prefer non-interleaved routes in different layers.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th><th>Notes</th></tr><tr><td>Tx</td><td>2</td><td>Total Channel</td><td>Gen2 (not counting microvia under package).</td></tr><tr><td>Rx</td><td>1</td><td>Total Channel</td><td>Gen2 (not counting microvia under package).</td></tr><tr><td>Rx, Tx</td><td>1</td><td>Post-Channel</td><td>Daughter Card/ Add-In Card.</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>AC Cap</td><td>Capacitor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>Flex Cable and connector</td><td>Cable</td><td>5</td><td>6</td></tr><tr><td>M3</td><td>Trace</td><td>6</td><td>7</td></tr><tr><td>Connector</td><td>Device</td><td>7</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Flex Cable and connector</td><td>Cable</td><td>4</td><td>5</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>Connector</td><td>Device</td><td>6</td><td>-1</td></tr></table></section><section id="4C399B66-85E1-4573-94E7-E8468FDEE305"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>PCIe Gen 2 Internal Cable Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>15.2</td><td /></tr><tr><td>M1</td><td>DSL, MS, SL</td><td /><td>See Cable Length vs. MB Length Table to determine segment max length.</td></tr><tr><td>M2</td><td>MS</td><td>8</td><td /></tr><tr><td>M3</td><td>MS</td><td /><td>See Cable Length vs. MB Length Table to determine segment max length.</td></tr></table><p>Max Length Total (mm): 178</p><table><tr><th>Motherboard Length + I/O Card Length (inches)</th><th>Motherboard Length + I/O Card Length (mm)</th><th>Cable Loss up to 2.5 GHz (dB)</th></tr><tr><td>3</td><td>76.2</td><td>3.5</td></tr><tr><td>3.5</td><td>88.9</td><td>3</td></tr><tr><td>4.5</td><td>114.3</td><td>2.5</td></tr><tr><td>5.5</td><td>139.7</td><td>2</td></tr><tr><td>6.5</td><td>165.1</td><td>1.5</td></tr><tr><td>7</td><td>177.8</td><td>1</td></tr><tr /></table></section><section id="D8607CFB-56B9-4072-8FAD-AA97070F4876"><h2>PCIe Gen 2 M.2 Topology</h2><div><div>PCIe Gen 2 M.2 Topology Diagram</div><image src="assets/images/E2D28D33-03D0-46DF-BF16-2B6866E5E0C9.png" class="contentImage" /></div><table><caption>PCIe Gen 2 M.2 Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Add-in-card (M4 + M5)</td><td>The total length of the add-in card (M4 + M5) is usually 38 mm to 50.4 mm.
The M4 + M5 segment is a combination of MS/ SL/ DSL (MS where required to connect to surface mounted components).
The M4 + M5 segment has a typical via count of 1.</td></tr><tr><td>AC capacitor value</td><td>Gen2: 75 nF - 265 nF
Gen2 nominal = 100 nF</td></tr><tr><td>Breakout length and spacing</td><td>An initial breakout segment of 4 mm in length with a tighter pair-to-pair spacing of 0.11 mm - 0.16 mm  is allowed. 
The total breakout length is still 15.2 mm.</td></tr><tr><td>Routing type for mainstream stackup</td><td>Prefer non-interleaved routes in different layers.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th><th>Notes</th></tr><tr><td>Rx, Tx</td><td>4</td><td>Total Channel</td><td>Gen2 (not counting microvia under package).</td></tr><tr><td>Rx, Tx</td><td>1</td><td>Post-Channel</td><td>Express Card/ M.2/ Add-In Card.</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>AC Cap</td><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>M.2 Connector</td><td>Device</td><td>6</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>M.2 Connector</td><td>Device</td><td>5</td><td>-1</td></tr></table></section><section id="118064E5-618B-4BF0-AE18-81080E9C2821"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>PCIe Gen 2 M.2 Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>15.2</td><td /></tr><tr><td>M1 + M2</td><td>DSL, MS, SL</td><td /><td>Max length is BO+M1+M2+M3 &lt; 229 mm</td></tr><tr><td>M3</td><td>MS</td><td>8</td><td /></tr></table><p>Max Length Total (mm): 229</p><p>Max Length Total Note: Max length is BO+M1+M2+M3 &lt; 229 mm</p></section><section id="FBA34B6D-4841-4AE3-B473-213E20F63AF1"><h2>PCIe Gen 3 Device Down Topology</h2><div><div>PCIe Gen 3 Device Down Topology Diagram</div><image src="assets/images/64332F4D-6152-4A37-881C-5E14AE897F02.png" class="contentImage" /></div><table><caption>PCIe Gen 3 Device Down Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>AC capacitor value</td><td>Gen3: 176 nF - 265 nF
Gen3 nominal = 220 nF</td></tr><tr><td>Breakout length and spacing</td><td>An initial breakout segment of 4 mm in length with a tighter pair-to-pair spacing of 0.11 mm - 0.16 mm is allowed.
The total breakout length is still 15.2 mm.</td></tr><tr><td>Routing type for mainstream stackup</td><td>Prefer non-interleaved routes in different layers.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th><th>Notes</th></tr><tr><td>Rx, Tx</td><td>3</td><td>Total Channel</td><td>Gen3 (not counting microvia under package).</td></tr></table><p>Signal Group: Rx, Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX, TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>AC Cap</td><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>TX, RX</td><td>Device</td><td>6</td><td>-1</td></tr></table></section><section id="08D81C0C-4264-47BF-B156-A1CDB2E84585"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>PCIe Gen 3 Device Down Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>15.2</td><td /></tr><tr><td>M1+M2</td><td>DSL, SL</td><td /><td>Max length is BO+M1+M2+M3 &lt; 355 mm</td></tr><tr><td>M3</td><td>MS</td><td>8</td><td /></tr></table><p>Max Length Total (mm): 355</p><p>Max Length Total Note: Max length is BO+M1+M2+M3 &lt; 355 mm</p></section><section id="1776B697-29F7-404B-9442-F9B9B13EED3D"><h2>PCIe Gen 3 Internal Cable Topology</h2><div><div>PCIe Gen 3 Internal Cable Topology Diagram</div><image src="assets/images/4D0060A2-3802-43DF-B621-071A704F402A.png" class="contentImage" /></div><table><caption>PCIe Gen 3 Internal Cable Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Add-in-card (M4 + M5)</td><td>The total length of the add-in card (M4 + M5) is usually 38 mm to 50.4 mm.
The M4 + M5 segment is a combination of MS/ SL/ DSL (MS where required to connect to surface mounted components).
The M4 + M5 segment has a typical via count of 1.</td></tr><tr><td>AC capacitor value</td><td>Gen3: 176 nF - 265 nF
Gen3 nominal = 220 nF</td></tr><tr><td>Cable loss vs channel length trade-off table</td><td>See PCIe with internal cable routing length versus cable loss figure.</td></tr><tr><td>Breakout length and spacing</td><td>An initial breakout segment of 4 mm in length with a tighter pair-to-pair spacing of 0.11 mm - 0.16 mm is allowed.
The total breakout length is still 15.2 mm.</td></tr><tr><td>Clarification on M2 segment for RX</td><td>The M2 segment for RX can also be routed on SL or DSL and not limited to MS.</td></tr><tr><td>Routing type for mainstream stackup</td><td>Prefer non-interleaved routes in different layers.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th><th>Notes</th></tr><tr><td>Tx</td><td>2</td><td>Total Channel</td><td>Gen3 (not counting microvia under package).</td></tr><tr><td>Rx</td><td>1</td><td>Total Channel</td><td>Gen3 (not counting microvia under package).</td></tr><tr><td>Rx, Tx</td><td>1</td><td>Post-Channel</td><td>Daughter Card/ Add-In Card.</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>AC Cap</td><td>Capacitor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>Flex Cable and connector</td><td>Cable</td><td>5</td><td>6</td></tr><tr><td>M3</td><td>Trace</td><td>6</td><td>7</td></tr><tr><td>Connector</td><td>Device</td><td>7</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Flex Cable and connector</td><td>Cable</td><td>4</td><td>5</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>Connector</td><td>Device</td><td>6</td><td>-1</td></tr></table></section><section id="ED27CBC3-B30C-4EB1-B7CF-FC53B0790815"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>PCIe Gen 3 Internal Cable Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>15.2</td><td /></tr><tr><td>M1</td><td>DSL, MS, SL</td><td /><td>See Cable Length vs. MB Length Table to determine segment max length.</td></tr><tr><td>M2</td><td>MS</td><td>8</td><td /></tr><tr><td>M3</td><td>MS</td><td /><td>See Cable Length vs. MB Length Table to determine segment max length.</td></tr></table><p>Max Length Total (mm): 127</p><table><tr><th>Motherboard Length + I/O Card Length (inches)</th><th>Motherboard Length + I/O Card Length (mm)</th><th>Cable Loss up to 4 GHz (dB)</th></tr><tr><td>3</td><td>76.2</td><td>3</td></tr><tr><td>4</td><td>101.6</td><td>2</td></tr><tr><td>5</td><td>127</td><td>1</td></tr><tr /></table></section><section id="EAB54BBF-91C1-4540-B738-25D9ADC1B9F5"><h2>PCIe Gen 3 M.2 Topology</h2><div><div>PCIe Gen 3 M.2 Topology Diagram</div><image src="assets/images/9548B591-8FC3-47A6-B085-7056FEAC982B.png" class="contentImage" /></div><table><caption>PCIe Gen 3 M.2 Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Add-in-card (M4 + M5)</td><td>The total length of the add-in card (M4 + M5) is usually 38 mm to 50.4 mm.
The M4 + M5 segment is a combination of MS/ SL/ DSL (MS where required to connect to surface mounted components).
The M4 + M5 segment has a typical via count of 1.</td></tr><tr><td>AC capacitor value</td><td>Gen3: 176 nF - 265 nF
Gen3 nominal = 220 nF</td></tr><tr><td>Breakout length and spacing</td><td>An initial breakout segment of 4 mm in length with a tighter pair-to-pair spacing of 0.11 mm - 0.16 mm  is allowed. 
The total breakout length is still 15.2 mm.</td></tr><tr><td>Routing type for mainstream stackup</td><td>Prefer non-interleaved routes in different layers.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th><th>Notes</th></tr><tr><td>Tx</td><td>3</td><td>Total Channel</td><td>Gen3 (not counting microvia under package).</td></tr><tr><td>Rx</td><td>2</td><td>Total Channel</td><td>Gen3 (not counting microvia under package).</td></tr><tr><td>Rx, Tx</td><td>1</td><td>Post-Channel</td><td>Express Card/ M.2/ Add-In Card.</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>AC Cap</td><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>M.2 Connector</td><td>Device</td><td>6</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>M.2 Connector</td><td>Device</td><td>5</td><td>-1</td></tr></table></section><section id="FACEE25C-1FB7-4951-8B68-63FE8E6F294A"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>PCIe Gen 3 M.2 Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>15.2</td><td /></tr><tr><td>M1 + M2</td><td>DSL, MS, SL</td><td /><td>Max length is BO+M1+M2+M3 &lt; 254 mm</td></tr><tr><td>M3</td><td>MS</td><td>8</td><td /></tr></table><p>Max Length Total (mm): 254</p><p>Max Length Total Note: Max length is BO+M1+M2+M3 &lt; 254 mm</p></section><section id="F68C2E94-723B-44FD-8AB1-C906FDEAC74C"><h2>CPU PCIe Gen 4</h2><div><div>Type-4 PCB Via Stitching Recommendation</div><image src="assets/images/EA24BBE3-53FB-4DDC-9E9D-7E222B9A2BDE.png" class="contentImage" /></div><div><div>Recommended GND Stitching Via Placement</div><image src="assets/images/24D2A013-5A23-444C-862B-BECB30500C2A.png" class="contentImage" /></div><div><div>PCIE Board Layout Recommendation SMT footprint Voiding Reference</div><image src="assets/images/ADFB4A43-1A37-4801-AAA6-4597A46526C3.png" class="contentImage" /></div><div><div>PCIE Board Layout Recommendation AC Cap Voiding </div><image src="assets/images/2AC43CC2-21DA-4BFF-82DE-CB6EAD1F68CC.png" class="contentImage" /></div><div><div>PCIE4 M.2 Connector Voiding Recommendation</div><image src="assets/images/9C7F561F-BDC2-4AA3-A25E-502DF7412CA1.png" class="contentImage" /></div><div><div>PCIE4 M.2 Connector Toe and Heel GND Via Recommendation</div><image src="assets/images/7C17B5A9-648D-40F1-A9D3-060D3F255880.png" class="contentImage" /></div><div><div>PCIE Board Layout Recommendation Toe Side HSIO Routing</div><image src="assets/images/F28320E1-A6B8-41A1-AACA-307CCF0FED27.png" class="contentImage" /></div><table><caption>CPU PCIe Gen 4 General Guidelines</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane</td><td>(1) Continuous GND is recommended.
(2) If continuous GND cannot be implemented, a combination of GND on one side and  continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
(3) If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt), but stitching caps are required over each plane split and need to be placed within 6 mm of a signal running across the plane split.</td></tr><tr><td>Voiding recommendation for mainstream stackup</td><td>It is recommended to void unused (non-functional) pads reference plane for differential vias and pin pads for ESDs, AC caps and connectors to optimize the impedance matching in the channel.</td></tr><tr><td>PCIe4 AC capacitor size for mainstream stackup</td><td>It is required to use 0402. 
If routing near maximum length it is recommended to use 0201 component size.</td></tr><tr><td>Unused signals</td><td>Unused data signals should be left as no connect at the ball.</td></tr><tr><td>Interleaved requirement</td><td>Refer to topology section for details.</td></tr><tr><td>PCIe4 max via stub length</td><td>&lt; 250 um</td></tr><tr><td>Via stub length relaxation</td><td>PTH via stub length can be relaxed, refer to "MTL-UH PCIe Gen4 Stub Length Requirement Relaxation White Paper" #723631 for details.</td></tr><tr><td>Routing and return via requirement near vertical transition</td><td>For all vertical transitions, the differential transmission line should be connected to the two vias symmetrically.  Moreover, Vss return vias should be placed near the signal vias in an equidistant symmetrical manner, and all signal vias should have identical Vss return vias around each of them.</td></tr><tr><td>PTH connector voiding requirement</td><td>Differential Oval Anti Pad required for all layers. For PCIe4, see topology specific notes for additional guidance.</td></tr><tr><td>Voiding under CEM SMT connector pads</td><td>Required</td></tr><tr><td>Fiberweave for PCIe4</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr><tr><td>PCIe4 redriver</td><td>Routing length can be extended beyond the PDG guidelines by using redriver. Refer to document #575423 for details.</td></tr></table><table><caption>General Guidelines</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>0 Ohm resistor for PCIe1, PCIe2, PCIe3</td><td>0402 or smaller size . Component pads need to be voided.</td></tr><tr><td>PCIe1, PCIe2, PCIe3 discrete component part size for thin stackup</td><td>It is required to use 0201.</td></tr><tr><td>Voiding recommendation for thin stackup</td><td>It is required to void unused (non-functional) pads for differential vias and pin pads for ESDs, AC caps and connectors to optimize the impedance matching in the channel.</td></tr><tr><td>Backdrill for PCB PTH</td><td>Signals can transition between any PCB layers as long as the maximum via / PTH stub length is &lt; 250 um. Use backdrill to reduce stub length to meet &lt; 250 um requirement.</td></tr></table><table><caption>CPU PCIe Gen 4 Length Matching</caption><tr><th>Matching Group Id</th><th>Matching Groups</th><th>Total/Within Layer</th><th>Length/Delay</th><th>Required</th><th>Maximum Mismatch</th></tr><tr><td>1</td><td>Pair (P-N)</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>0.125</td></tr><tr><td>2</td><td>Pair (P-N)</td><td>Within</td><td>Length (mm)</td><td>Yes</td><td>0.25</td></tr><tr><td>3</td><td>TX-TX</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>25</td></tr><tr><td>4</td><td>RX-RX</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>25</td></tr><tr><td>5</td><td>TX-RX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>6</td><td>DATA-CLK</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr></table></section><section id="D3F77937-61A7-4A86-9077-3EE02F7C02C1"><h2>PCIe Gen 4 Barlow Ridge Topology</h2><div><div>PCIe Gen 4 Barlow Ridge Topology Diagram</div><image src="assets/images/BDB11EB7-0A5C-4380-9095-5720CD64AB69.png" class="contentImage" /></div><table><caption>PCIe Gen 4 Barlow Ridge Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Maximum via stub length for mainstream stackup</td><td>250 um per via.</td></tr><tr><td>Reference plane for microstrip route</td><td>Must be continuous ground.</td></tr><tr><td>Reference plane for stripline route</td><td>One side can be power plane that has low frequency peak-to-peak noise, the other side must be continuous ground. Prefer ground on both sides.</td></tr><tr><td>Reference plane for dual stripline route</td><td>One side can be power plane that has low frequency peak-to-peak noise, the other side must be continuous ground and it is the layer that is closer to the signal route. Prefer ground on both sides.</td></tr><tr><td>AC cap value</td><td>Nominal 220 nF recommended for Gen3 &amp; Gen4 (spec range 75 nF to 265 nF including tolerance).</td></tr><tr><td>Routing type for mainstream stackup</td><td>Prefer non-interleaved routes in different layers.
</td></tr><tr><td>Fiberweave</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr><tr><td>Device / End Point package insertion loss</td><td>Device / End Point needs to be within the 3 dB specification as per the PCIe Base Spec Rev 4.0 Version 1.0. </td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>4</td><td>Total Channel</td></tr></table><p>Signal Group: Rx, Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX, TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>AC Cap</td><td>Capacitor</td><td>5</td><td>6</td></tr><tr><td>M4</td><td>Trace</td><td>6</td><td>7</td></tr><tr><td>TX, RX</td><td>Device</td><td>7</td><td>-1</td></tr></table></section><section id="ACCE6C3E-9115-47F0-9DD4-DDDDDB7139BC"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>PCIe Gen 4 Barlow Ridge Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td><td /></tr><tr><td>M1+M2+M3</td><td>MS, DSL, SL</td><td /><td>Max length is BO+M1+M2+M3+M4 &lt; 292 mm</td></tr><tr><td>M4</td><td>MS</td><td>12.7</td><td /></tr></table><p>Max Length Total (mm): 292</p><p>Max Length Total Note: Max length is BO+M1+M2+M3+M4 &lt; 292 mm</p></section><section id="D01403AB-C9E5-406C-BA83-868F811A52DB"><h2>PCIe Gen 4 Device Down Topology</h2><div><div>PCIe Gen 4 Device Down Topology Diagram</div><image src="assets/images/6C18821D-F523-4EFB-8D18-A76FFA0A8413.png" class="contentImage" /></div><table><caption>PCIe Gen 4 Device Down Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Maximum via stub length for mainstream stackup</td><td>250 um per via.</td></tr><tr><td>Reference plane for microstrip route</td><td>Must be continuous ground.</td></tr><tr><td>Reference plane for stripline route</td><td>One side can be power plane that has low frequency peak-to-peak noise, the other side must be continuous ground. Prefer ground on both sides.</td></tr><tr><td>Reference plane for dual stripline route</td><td>One side can be power plane that has low frequency peak-to-peak noise, the other side must be continuous ground and it is the layer that is closer to the signal route. Prefer ground on both sides.</td></tr><tr><td>AC cap value</td><td>Nominal 220 nF recommended for Gen3 &amp; Gen4 (spec range 75 nF to 265 nF including tolerance).</td></tr><tr><td>Routing type for mainstream stackup</td><td>Prefer non-interleaved routes in different layers.
</td></tr><tr><td>Fiberweave</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr><tr><td>Device / End Point package insertion loss</td><td>Device / End Point needs to be within the 3 dB specification as per the PCIe Base Spec Rev 4.0 Version 1.0. </td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>4</td><td>Total Channel</td></tr></table><p>Signal Group: Rx, Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX, TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>AC Cap</td><td>Capacitor</td><td>5</td><td>6</td></tr><tr><td>M4</td><td>Trace</td><td>6</td><td>7</td></tr><tr><td>TX, RX</td><td>Device</td><td>7</td><td>-1</td></tr></table></section><section id="4DFAD04A-31AB-4FD7-9CEE-A7F5692C153B"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>PCIe Gen 4 Device Down Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td><td /></tr><tr><td>M1+M2+M3</td><td>MS, DSL, SL</td><td /><td>Max length is BO+M1+M2+M3+M4 &lt; 292 mm</td></tr><tr><td>M4</td><td>MS</td><td>12.7</td><td /></tr></table><p>Max Length Total (mm): 292</p><p>Max Length Total Note: Max length is BO+M1+M2+M3+M4 &lt; 292 mm</p></section><section id="93125641-15F9-41E8-9814-2A76FA52C5B5"><h2>PCIe Gen 4 M.2 Topology</h2><div><div>PCIe Gen 4 M.2 Topology Diagram</div><image src="assets/images/15381E13-B02E-4888-B241-F570574E2FFE.png" class="contentImage" /></div><table><caption>PCIe Gen 4 M.2 Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Maximum via stub length for mainstream stackup</td><td>250 um per via.</td></tr><tr><td>Reference plane for microstrip route</td><td>Must be continuous ground.</td></tr><tr><td>Reference plane for stripline route</td><td>One side can be power plane that has low frequency peak-to-peak noise, the other side must be continuous ground. Prefer ground on both sides.</td></tr><tr><td>Reference plane for dual stripline route</td><td>One side can be power plane that has low frequency peak-to-peak noise, the other side must be continuous ground and it is the layer that is closer to the signal route. Prefer ground on both sides.</td></tr><tr><td>AC cap value</td><td>Nominal 220 nF recommended for Gen3 and Gen4 (spec range 75 nF to 265 nF including tolerance).</td></tr><tr><td>Routing type for mainstream stackup</td><td>Prefer non-Interleaved routes in different layers. </td></tr><tr><td>M.2 connector Vss pad to via distance</td><td>Each M.2 connector Vss pad should be connected to its own Vss via. The distance between the edge of the pad and the edge of the via pad should be 0.5mm max.</td></tr><tr><td>Add-in card</td><td>Assuming ~50 mm of PCB routing and 2 vias with spec reference package. The total length matching RX-RX/TX-TX lane to lane (25mm max) include the budget within the module.</td></tr><tr><td>Fiberweave</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr></table><table><caption>Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Backdrilled via</td><td>Allow for exit backdrill via of 250 um with 180 um entry stub. </td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>3</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>AC Cap</td><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>M.2 Connector</td><td>Device</td><td>6</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>M.2 Connector</td><td>Device</td><td>5</td><td>-1</td></tr></table></section><section id="74EA3C94-0B5C-454E-9DEF-D3CC172E577E"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>PCIe Gen 4 M.2 Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td><td /></tr><tr><td>M1+M2</td><td>MS, DSL, SL</td><td /><td>Max length is BO+M1+M2+M3 &lt; 190 mm</td></tr><tr><td>M3</td><td>MS</td><td>12.7</td><td /></tr></table><p>Max Length Total (mm): 190</p><p>Max Length Total Note: Max length is BO+M1+M2+M3 &lt; 190 mm</p></section><section id="C8B7E62B-46BA-46EF-99F0-B34988A36A55"><h2>(Internal Validation) PCIe Gen 4 CEM Topology</h2><div><div>PCIe Gen 4 CEM Topology Diagram</div><image src="assets/images/A2E087AB-93E7-4593-BFE9-04919CDC8F28.png" class="contentImage" /></div><div><div>PCIe Gen 4 CEM Connector Antipad Optimization</div><image src="assets/images/4C906CC7-D77B-4BE5-8A61-79C616017377.png" class="contentImage" /></div><div><div>PCIe Gen 4 CEM Connector Sideband Optimization</div><image src="assets/images/F2514B47-5A80-4263-937F-5DDD30428CAA.png" class="contentImage" /></div><div><div>PCIe Board Layout Recommendation: CEM Connector Voiding</div><image src="assets/images/0FE4391F-4F30-4684-9B63-7B6955FA82B3.png" class="contentImage" /></div><div><div>PCIe Board Layout Recommendation: Toe and Heel GND Via 1 </div><image src="assets/images/648063A6-5EAA-4ED6-A6F1-856D146BA441.png" class="contentImage" /></div><div><div>PCIe Board Layout Recommendation: Toe and Heel GND Via 2</div><image src="assets/images/82A7B216-0BED-4C1C-9966-99C76F7B2430.png" class="contentImage" /></div><div><div>PCIe Board Layout Recommendation: SMT Footprint Voiding Reference</div><image src="assets/images/98C7CF5F-C384-424A-BBE3-4B16A256086E.png" class="contentImage" /></div><div><div>PCIe Board Layout Recommendation: Toe Side HSIO Routing</div><image src="assets/images/7D59DAA0-1941-4845-91F8-CCF8038B8788.png" class="contentImage" /></div><table><caption>(Internal Validation) PCIe Gen 4 CEM Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Maximum via stub length for mainstream stackup</td><td>250 um per via.</td></tr><tr><td>Reference plane for microstrip route</td><td>Must be continuous ground.</td></tr><tr><td>Reference plane for stripline route</td><td>One side can be power plane that has low frequency peak-to-peak noise, the other side must be continuous ground. Prefer ground on both sides.</td></tr><tr><td>Reference plane for dual stripline route</td><td>One side can be power plane that has low frequency peak-to-peak noise, the other side must be continuous ground and it is the layer that is closer to the signal route. Prefer ground on both sides.</td></tr><tr><td>AC cap Value</td><td>Nominal 220 nF recommended for Gen3/ 4 (spec range 75 nF to 265 nF including tolerance).</td></tr><tr><td>Routing type for mainstream stackup</td><td>Prefer non-Interleaved routes in different layers. </td></tr><tr><td>CEM connector Vss pad to via distance</td><td>Each CEM connector Vss pad should be connected to its own Vss via. The distance between the edge of the pad and the edge of the via pad should be 0.5 mm max.</td></tr><tr><td>Add-in card</td><td>Assuming ~76 mm of PCB routing and 2 vias with spec reference package. The total length matching RX-RX/TX-TX lane to lane (25mm max) include the budget within the module.
</td></tr><tr><td>Fiberweave</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr></table><table><caption>Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Backdrilled via</td><td>Allow for exit backdrill via of 250 um with 180 um entry stub. </td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>3</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>AC Cap</td><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>CEM Connector</td><td>Device</td><td>6</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>CEM Connector</td><td>Device</td><td>5</td><td>-1</td></tr></table></section><section id="5A66941C-AC2C-4492-9DAB-021DB4D616DC"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>(Internal Validation) PCIe Gen 4 CEM Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td><td /></tr><tr><td>M1+M2</td><td>MS, DSL, SL</td><td /><td>Max length is BO+M1+M2+M3 &lt; 165 mm</td></tr><tr><td>M3</td><td>MS</td><td>12.7</td><td /></tr></table><p>Max Length Total (mm): 165</p><p>Max Length Total Note: Max length is BO+M1+M2+M3 &lt; 165 mm</p></section><section id="9C128D73-3891-4D6A-BA0A-A2C5953C102A"><h2>CPU PCIe Gen 5</h2><div><div>Board Layout Recommendation: PCIe Gen5 AC Cap Voiding </div><image src="assets/images/2933BC47-D373-40F9-BA44-D559050E48D3.png" class="contentImage" /></div><div><div>Void Above and Below Buried Vias PTH Pads in Type-4 Stackup</div><image src="assets/images/76B0BCFC-A1A0-47AB-8175-71C8D12E01D1.JPG" class="contentImage" /></div><div><div>Voids Under SOC Ball Pads</div><image src="assets/images/9A4D02EF-8472-4551-A385-ABE32911D261.JPG" class="contentImage" /></div><table><caption>CPU PCIe Gen 5 General Guidelines</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Voiding recommendation</td><td>It is recommended to void unused (non-functional) pads for differential vias and pin pads for ESDs, AC caps and connectors to optimize the impedance matching in the channel.</td></tr><tr><td>PCIe5 AC capacitor size</td><td>It is required to use 0201 .
Void reference layer under pad size of differential cap together. 
Extend void by 50 um on all sides of pads. 
Reference example provided per figure.
Ensure spacing between P and N cap is about ~305 um and spacing between caps of different pair caps is more than 762 um.</td></tr><tr><td>Unused signals</td><td>Unused data signals should be left as no connect at the ball.</td></tr><tr><td>Interleaved requirement</td><td>Prefer non-interleaved routing. If Tx to Rx is routed same layer, need S-NES spacing as given in Tlinespec between Tx to Rx.
</td></tr><tr><td>Routing and return via requirement near vertical transition</td><td>For all vertical transitions, the differential transmission line should be connected to the two vias symmetrically.  Moreover, Vss return vias should be placed near the signal vias in an equidistant symmetrical manner, and all signal vias should have identical Vss return vias around each of them.</td></tr><tr><td>Fiberweave for PCIe5</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr><tr><td>Antipad for Via</td><td>800um diameter for anti-pad Via. Please refer to chapter "General Design Considerations", subheading "Differential Transitional Via Recommendations" for image illustrating anti-pad diameter. Bigger Anti-pad should be provided for T4 buried PTH also, follow pad size+175um radius say buried PTH pad size is 200um, anti-pad radius should be 375um (750um diameter).</td></tr><tr><td>Void under SOC ball pads</td><td>Second PCB layer should have void equal to pad size for T3 stackup PCB. And for T4 stackup with Via in pad, need to void around pad in top layer equal to 300 um radius size.</td></tr><tr><td>Void above and below buried via's PTH pads for T4 stackup</td><td>Need to provide void above and below buried via's PTH pads. Voids need to be 75 um more in radius than pad radius. Void is required as shapes over big pads cause a capacitive dip in impedance which results in lower margins. 
The same void should be provided in layers in which via is running through as well i.e., for PTH from L3 to L8, if there is no shape in L2 and L9 already (because of it being signal layer), nothing is required to be done for L2/L9. Void not required in L1/L10.
Ensure no routing below these voids for other signals in L1 &amp; L10.In case surface layers are power, ensure it is symmetric to both p and n.
Refer to the image provided as a reference.</td></tr><tr><td>Reference plane for microstrip route</td><td>Must be continuous ground.</td></tr><tr><td>Reference plane for stripline route</td><td>Ground on both sides strongly preferred.  If necessary, only a single continuous power reference plane is permitted on one side, but the other side must be a continuous ground.  Simulation is needed to ensure electrical requirements are met.</td></tr><tr><td>Reference plane for dual stripline route</td><td>Ground on both sides strongly preferred.  If necessary, only a single continuous power reference plane is permitted on one side, but the other side must be a continuous ground and it is the layer that is closer to the signal route.  Simulation is needed to ensure electrical requirements are met.</td></tr></table><table><caption>General Guidelines</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>0 ohm resistor for PCIe5</td><td>0201 or smaller size . Component pads need to be voided.</td></tr><tr><td>Backdrill for PCB PTH</td><td>Signals can transition between any PCB layers as long as the maximum via / PTH stub length is &lt; 250 um. Use backdrill to reduce stub length to meet &lt; 250 um requirement.</td></tr></table><table><caption>CPU PCIe Gen 5 Length Matching</caption><tr><th>Matching Group Id</th><th>Matching Groups</th><th>Total/Within Layer</th><th>Length/Delay</th><th>Required</th><th>Maximum Mismatch</th></tr><tr><td>1</td><td>Pair (P-N)</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>0.125</td></tr><tr><td>2</td><td>Pair (P-N)</td><td>Within</td><td>Length (mm)</td><td>Yes</td><td>0.125</td></tr><tr><td>3</td><td>TX-TX</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>25</td></tr><tr><td>4</td><td>RX-RX</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>25</td></tr><tr><td>5</td><td>TX-RX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>6</td><td>DATA-CLK</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr></table></section><section id="A6E969BC-8263-4535-B0A3-C70A899CAE24"><h2>PCIe Gen 5 Device Down Topology</h2><div><div>PCIe Gen 5 Device Down Topology Diagram</div><image src="assets/images/A60FE803-BF4D-4BEC-8872-000C455C2A75.png" class="contentImage" /></div><table><caption>PCIe Gen 5 Device Down Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Maximum via stub length</td><td>250 um</td></tr><tr><td>AC cap value</td><td>Nominal 220 nF recommended (spec range 176 nF to 265 nF including tolerance.).</td></tr><tr><td>Fiberweave</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>4</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>Via1</td><td>Via</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>Via2</td><td>Via</td><td>5</td><td>6</td></tr><tr><td>M3</td><td>Trace</td><td>6</td><td>7</td></tr><tr><td>CAP</td><td>Capacitor</td><td>7</td><td>8</td></tr><tr><td>Via3</td><td>Via</td><td>8</td><td>9</td></tr><tr><td>M4</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>Via4</td><td>Via</td><td>10</td><td>12</td></tr><tr><td>M5</td><td>Trace</td><td>12</td><td>13</td></tr><tr><td>EndDevice</td><td>Device</td><td>13</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>Via1</td><td>Via</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>Via2</td><td>Via</td><td>5</td><td>6</td></tr><tr><td>CAP</td><td>Capacitor</td><td>6</td><td>7</td></tr><tr><td>M3</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>Via3</td><td>Via</td><td>8</td><td>9</td></tr><tr><td>M4</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>Via4</td><td>Via</td><td>10</td><td>12</td></tr><tr><td>M5</td><td>Trace</td><td>12</td><td>13</td></tr><tr><td>EndDevice</td><td>Device</td><td>13</td><td>-1</td></tr></table></section><section id="711303CB-64B0-4C2F-A05F-767D2E7D7273"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>PCIe Gen 5 Device Down Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, SL</td><td>13</td><td /></tr><tr><td>M1+M2+M3+M4</td><td>MS, DSL, SL</td><td>200</td><td /></tr><tr><td>M5</td><td>MS, DSL, SL</td><td>13</td><td /></tr></table><p>Max Length Total (mm): 200</p></section><section id="43325A43-02F9-41CC-A31E-EE2B3FCA7D75"><h2>PCIe Gen 5 M.2 Topology</h2><div><div>PCIe Gen 5 M.2 Topology Diagram</div><image src="assets/images/E7F6A001-F462-4797-A8BA-4BF4F36992B8.png" class="contentImage" /></div><div><div>Suggested Ground Void for Main Board M.2 Connector</div><image src="assets/images/DEFD5D77-1887-463C-B68B-3D1763C52D00.png" class="contentImage" /></div><div><div>Suggested Toe and Heel Side Connection</div><image src="assets/images/C78180E4-61E1-442C-B1CE-190924DE0B7B.png" class="contentImage" /></div><table><caption>PCIe Gen 5 M.2 Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Maximum via stub length</td><td>250 um per via.</td></tr><tr><td>AC cap value</td><td>Nominal 220 nF recommended (spec range 75 nF to 265 nF including tolerance).</td></tr><tr><td>M.2 connector</td><td>Each M.2 connector Vss pad should be connected to its own Vss via on both side Toe and edge. The distance between the edge of the pad and the edge of the via pad should be 0.5 mm max.</td></tr><tr><td>Suggested Ground Void for Main Board Mdot2 connector</td><td>Refer to image above. Top layer (or layer in which connector is placed) avoid ground shapes 200 um away from signal pads. Void in Top layer should be bigger than void in L2 layer.</td></tr><tr><td>Fiberweave</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr><tr><td>Gen5 M.2 operating at Gen4</td><td>Please refer to PCIe Gen4 M.2 Topology chapter for lengths.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>2</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>Tx</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>Via1</td><td>Via</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>Via2</td><td>Via</td><td>5</td><td>6</td></tr><tr><td>Cap</td><td>Capacitor</td><td>6</td><td>7</td></tr><tr><td>M3</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>M.2 Connector</td><td>Device</td><td>8</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>Rx</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>Via1</td><td>Via</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>Via2</td><td>Via</td><td>5</td><td>6</td></tr><tr><td>M3</td><td>Trace</td><td>6</td><td>7</td></tr><tr><td>M.2 Connector</td><td>Device</td><td>7</td><td>-1</td></tr></table></section><section id="6A09BD59-05E9-4322-B709-338BFA2B7D83"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>PCIe Gen 5 M.2 Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, SL</td><td>12.7</td></tr><tr><td>M1+M2</td><td>MS, DSL, SL</td><td>160</td></tr><tr><td>M3</td><td>MS, DSL, SL</td><td>12.7</td></tr></table><p>Max Length Total (mm): 160</p></section><section id="32EAB680-A97A-424F-9DE8-3E4D147F7538"><h2>PCIe Gen 5 Port Operating at Gen 4 Data Rate Device Down Topology</h2><p>Description: Platform should avoid using the PCIe Gen 5 capable ports for Gen 4 device. Because even in Gen 4 speed, Gen 5 IP will use more power as compared Gen 4 IP both working at Gen 4 data rate.</p><div><div>PCIe Gen 5 Port Operating at Gen 4 Data Rate Device Down Topology Diagram</div><image src="assets/images/5198F61D-9D87-4831-8110-3B92E1905408.png" class="contentImage" /></div><table><caption>PCIe Gen 5 Port Operating at Gen 4 Data Rate Device Down Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Maximum via stub length</td><td>250 um</td></tr><tr><td>AC cap value</td><td>Nominal 220 nF recommended (spec range 176 nF to 265 nF including tolerance.).</td></tr><tr><td>Fiberweave</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>4</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>Via1</td><td>Via</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>Via2</td><td>Via</td><td>5</td><td>6</td></tr><tr><td>M3</td><td>Trace</td><td>6</td><td>7</td></tr><tr><td>CAP</td><td>Capacitor</td><td>7</td><td>8</td></tr><tr><td>Via3</td><td>Via</td><td>8</td><td>9</td></tr><tr><td>M4</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>Via4</td><td>Via</td><td>10</td><td>12</td></tr><tr><td>M5</td><td>Trace</td><td>12</td><td>13</td></tr><tr><td>EndDevice</td><td>Device</td><td>13</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>Via1</td><td>Via</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>Via2</td><td>Via</td><td>5</td><td>6</td></tr><tr><td>CAP</td><td>Capacitor</td><td>6</td><td>7</td></tr><tr><td>M3</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>Via3</td><td>Via</td><td>8</td><td>9</td></tr><tr><td>M4</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>Via4</td><td>Via</td><td>10</td><td>12</td></tr><tr><td>M5</td><td>Trace</td><td>12</td><td>13</td></tr><tr><td>EndDevice</td><td>Device</td><td>13</td><td>-1</td></tr></table></section><section id="A4887A6B-80D7-4967-874F-F8A7A987B632"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>PCIe Gen 5 Port Operating at Gen 4 Data Rate Device Down Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, SL</td><td>13</td><td /></tr><tr><td>M1+M2+M3+M4</td><td>MS, DSL, SL</td><td>270</td><td /></tr><tr><td>M5</td><td>MS, DSL, SL</td><td>13</td><td /></tr></table><p>Max Length Total (mm): 270</p></section><section id="12C954F3-9964-4F66-959A-7A1319CBE75D"><h2>(Internal Validation) PCIe Gen 5 CEM Topology</h2><div><div>PCIe Gen 5 CEM Topology Diagram</div><image src="assets/images/CA299129-0A32-467C-B817-FC5878F23DFA.png" class="contentImage" /></div><div><div>PCIe Board Layout Recommendation: CEM Connector Voiding</div><image src="assets/images/DC55B297-8F56-412F-B631-F571C57F6EDF.png" class="contentImage" /></div><div><div>PCIe Board Layout Recommendation: Toe and Heel GND Via 1 </div><image src="assets/images/5CC03C5E-A5FB-4867-B7F3-179EBC4246E2.png" class="contentImage" /></div><div><div>PCIe Board Layout Recommendation: Toe and Heel GND Via 2</div><image src="assets/images/5A9B41C5-247B-459B-858C-958E4C076D61.png" class="contentImage" /></div><div><div>PCIe Board Layout Recommendation: Toe Side HSIO Routing</div><image src="assets/images/5D689C74-4A46-4F8B-8529-24839E771528.png" class="contentImage" /></div><div><div>PCIe Board Layout Recommendation: SMT Footprint Voiding Reference</div><image src="assets/images/F4E68CE7-4B2C-4876-B841-6FD3D26BFF47.png" class="contentImage" /></div><table><caption>(Internal Validation) PCIe Gen 5 CEM Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Maximum via stub length</td><td>250 um</td></tr><tr><td>AC cap value</td><td>Nominal 220 nF recommended (spec range 176 nF to 265 nF including tolerance.). Use 0201 component size.
</td></tr><tr><td>Add In Card Connector (CEM)</td><td>Only SMT is supported.</td></tr><tr><td>Fiberweave</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr><tr><td>Voiding under CEM SMT connector pads</td><td>Required. The connector footprint solder pad width for PCIe Gen5 is 0.53 mm. The recommended void in reference plane extends 0.10 mm beyond the edges of the pads on three sides, with dimensions of 2.10 mm × 1.73 mm. Void should not extend from where signal is connected to pad. Attached imaged illustrate this. Please do signal connection only from "toe" side of SMT pad (the side where void is not extended). GND connection to SMT pads near main link should be less than 0.4 mm from SMT pad edge to via pad edge. Routing high speed signals to the "heel" side of the SMT pads introduces a significant capacitive/resonant stub that would seriously degrade channel performance.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>2</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>Tx</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>Via1</td><td>Via</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>Via2</td><td>Via</td><td>5</td><td>6</td></tr><tr><td>Cap</td><td>Capacitor</td><td>6</td><td>7</td></tr><tr><td>M3</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>CEM Connector</td><td>Device</td><td>8</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>Rx</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>Via1</td><td>Via</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>Via2</td><td>Via</td><td>5</td><td>6</td></tr><tr><td>M3</td><td>Trace</td><td>6</td><td>7</td></tr><tr><td>CEM Connector</td><td>Device</td><td>7</td><td>-1</td></tr></table></section><section id="8F4529DA-0DFE-4C49-A946-0645C797F724"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>(Internal Validation) PCIe Gen 5 CEM Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, SL</td><td>13</td><td /></tr><tr><td>M1+M2</td><td>MS, DSL, SL</td><td>142</td><td /></tr><tr><td>M3</td><td>MS, DSL, SL</td><td>13</td><td /></tr></table><p>Max Length Total (mm): 142</p></section><section id="2D6A415D-6A7B-4D62-911C-933058049C9D"><h2>PCH PCIe Gen 1-4</h2><div><div>Recommended GND Stitching Via Placement</div><image src="assets/images/529D7234-1BDD-4748-A164-BE900A853D7D.png" class="contentImage" /></div><div><div>PCIE Board Layout Recommendation SMT footprint Voiding Reference</div><image src="assets/images/5B083FCA-B36B-4B28-8012-3CD3692CF207.png" class="contentImage" /></div><div><div>PCIE Board Layout Recommendation AC Cap Voiding </div><image src="assets/images/1C80143B-FAB7-4DA0-8523-17204BD1D838.png" class="contentImage" /></div><div><div>PCIE4 M.2 Connector Voiding Recommendation</div><image src="assets/images/ACFA792C-FE17-4213-A289-55B9B3F1AC55.png" class="contentImage" /></div><div><div>PCIE4 M.2 Connector Toe and Heel GND Via Recommendation</div><image src="assets/images/0386DBDC-A6E0-4610-B192-803CCCED573C.png" class="contentImage" /></div><div><div>PCIE Board Layout Recommendation Toe Side HSIO Routing</div><image src="assets/images/0813E848-51E2-4D03-9C72-8D424EBF46A6.png" class="contentImage" /></div><table><caption>PCH PCIe Gen 1-4 General Guidelines</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane</td><td>(1) Continuous GND is recommended.
(2) If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
(3) If non-continuous power referencing is unavoidable on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt), but stitching caps are required over each plane split and need to be placed within 6 mm of a signal running across the plane split.</td></tr><tr><td>Voiding recommendation for mainstream stackup</td><td>It is recommended to void unused (non-functional) pads for differential vias and pin pads for ESDs, AC caps and connectors to optimize the impedance matching in the channel.</td></tr><tr><td>PCIe1, PCIe2, PCIe3 discrete component part size for mainstream stackup</td><td>It is recommended to use 0402 or smaller component sizes.</td></tr><tr><td>Unused signals</td><td>Unused data signals should be left as no connect at the ball.</td></tr><tr><td>Interleave requirement</td><td>Refer to topology section for details.</td></tr><tr><td>PCIe1, PCIe2, PCIe3 max via stub length</td><td>&lt; 900 um</td></tr><tr><td>PCIe4 max via stub length</td><td>&lt; 250 um</td></tr><tr><td>Routing and return via requirement near vertical transition</td><td>For all vertical transitions, the differential transmission line should be connected to the two vias symmetrically.  Moreover, Vss return vias should be placed near the signal vias in an equidistant symmetrical manner, and all signal vias should have identical Vss return vias around each of them.</td></tr><tr><td>PTH connector voiding requirement</td><td>Differential Oval Anti Pad required for all layers.</td></tr><tr><td>Voiding under CEM SMT connector pads</td><td>Required</td></tr><tr><td>PCIe4 Redriver</td><td>Routing length can be extended beyond the PDG guidelines by using redriver. Refer to document #575423 for further details.</td></tr><tr><td>Fiberweave for PCIe4</td><td>Must adhere to fiberweave related best routing practices (#406926)</td></tr><tr><td>Recommendations and considerations for routing near switch mode power supply, routing under inductor, routing under phase node, and routing under DrMOS</td><td>Refer to Technical White Paper Doc#:  726825</td></tr></table><table><caption>General Guidelines</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>0 Ohm resistor for PCIe1, PCIe2, PCIe3</td><td>0402 or smaller size . Component pads reference plane needs to be voided.</td></tr><tr><td>Backdrill for PCB PTH</td><td>Signals can transition between any PCB layers as long as the maximum via / PTH stub length is &lt; 250 um.  Use backdrill to reduce stub length to meet &lt; 250 um requirement.
</td></tr></table><table><caption>PCH PCIe Gen 1-4 Length Matching</caption><tr><th>Matching Group Id</th><th>Matching Groups</th><th>Total/Within Layer</th><th>Length/Delay</th><th>Required</th><th>Maximum Mismatch</th></tr><tr><td>1</td><td>Pair (P-N)</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>0.125</td></tr><tr><td>2</td><td>Pair (P-N)</td><td>Within</td><td>Length (mm)</td><td>Yes</td><td>0.25</td></tr><tr><td>3</td><td>TX-TX</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>25</td></tr><tr><td>4</td><td>RX-RX</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>25</td></tr><tr><td>5</td><td>TX-RX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>6</td><td>DATA-CLK</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr></table></section><section id="BA3F184C-EDE2-4B7E-9BEB-928F8C29EDA3"><h2>PCIe Gen1 Device Down Topology</h2><div><div>PCIe Gen1 Device Down Topology Diagram</div><image src="assets/images/F42E3900-A4E3-4905-9B75-8884A1448D50.png" class="contentImage" /></div><table><caption>PCIe Gen1 Device Down Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>AC cap value</td><td>Refer to Base Spec</td></tr><tr><td>Device</td><td>PCIe Gen1 Spec compliant device.</td></tr><tr><td>Routing type for mainstream stackup</td><td>Prefer non-interleaved routes in different layers.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Notes</th></tr><tr><td>Rx, Tx</td><td>6</td><td>PCIe Gen1</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>CAP</td><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>Device</td><td>Device</td><td>6</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>CAP</td><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>Device</td><td>Device</td><td>6</td><td>-1</td></tr></table></section><section id="A20EAAF8-33CE-4F35-9811-FE4D59D6835E"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>PCIe Gen1 Device Down Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td><td /></tr><tr><td>M1+M2</td><td>MS, DSL, SL</td><td /><td>Max length : BO+M1+M2+M3 &lt; 356 mm</td></tr><tr><td>M3</td><td>MS, DSL, SL</td><td>8</td><td /></tr></table><p>Max Length Total (mm): 356</p><p>Max Length Total Note: Max length is BO+M1+M2+M3 &lt; 356 mm</p></section><section id="8E6AC75C-79A7-47CE-B323-7B8D8F0305C4"><h2>PCIe Gen1 Internal Cable Topology</h2><div><div>PCIe Gen1 Internal Cable Topology Diagram</div><image src="assets/images/4C60700B-AA98-439D-8AA0-D2AF239439EB.png" class="contentImage" /></div><div><div>PCIe with internal cable routing length versus cable loss</div><image src="assets/images/0AC289A8-F542-4A71-B4A8-76F7786E27FE.png" class="contentImage" /></div><table><caption>PCIe Gen1 Internal Cable Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Add-in Card Connector</td><td>Connector type: CEM.
Thru-hole connector: Bottom entry to PCIe slot with no stub length (Preferred).</td></tr><tr><td>Add-in Card Device</td><td>PCIe Gen1 CEM Spec compliant add-in card device.</td></tr><tr><td>AC cap value</td><td>Refer to Base Spec</td></tr><tr><td>Cable loss vs channel length trade-off table</td><td>See PCIe with internal cable routing length versus cable loss figure.</td></tr><tr><td>Clarification on M2 segment for RX</td><td>The M2 segment for RX can also be routed on SL or DSL and not limited to MS.</td></tr><tr><td>Routing type for mainstream stackup</td><td>Prefer non-interleaved routes in different layers.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Notes</th></tr><tr><td>Tx</td><td>2</td><td>PCIe Gen1 (not counting microvia under package)</td></tr><tr><td>Rx</td><td>1</td><td>PCIe Gen1 (not counting microvia under package)</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>AC Cap</td><td>Capacitor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>Connector</td><td>Device</td><td>5</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Connector</td><td>Device</td><td>4</td><td>-1</td></tr></table></section><section id="76C2B835-7684-453F-8A9B-9E83D8C7131E"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>PCIe Gen1 Internal Cable Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td><td /></tr><tr><td>M1</td><td>MS, DSL, SL</td><td /><td>See Cable Length vs. MB Length Table to determine segment max length.</td></tr><tr><td>M2</td><td>MS, DSL, SL</td><td>8</td><td /></tr><tr><td>M3</td><td>MS</td><td /><td>See Cable Length vs. MB Length Table to determine segment max length.</td></tr></table><p>Max Length Total (mm): 178</p><table><tr><th>Motherboard Length + I/O Card Length (inches)</th><th>Motherboard Length + I/O Card Length (mm)</th><th>Cable Loss up to 2.5 GHz (dB)</th></tr><tr><td>3</td><td>76.2</td><td>3.5</td></tr><tr><td>3.5</td><td>88.9</td><td>3</td></tr><tr><td>4.5</td><td>114.3</td><td>2.5</td></tr><tr><td>5.5</td><td>139.7</td><td>2</td></tr><tr><td>6.5</td><td>165.1</td><td>1.5</td></tr><tr><td>7</td><td>177.8</td><td>1</td></tr><tr /></table></section><section id="EE8B873F-6E8C-4F5A-8DF8-12CC308B38AD"><h2>PCIe Gen1 M.2 Topology</h2><div><div>PCIe Gen1 M.2 Topology Diagram</div><image src="assets/images/26B669B2-3C2A-4F27-9DF5-B85AADA9E225.png" class="contentImage" /></div><table><caption>PCIe Gen1 M.2 Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Add-in Card Connector</td><td>Connector type: M.2</td></tr><tr><td>Add-in Card Device</td><td>PCIe Gen1 M.2 Spec compliant add-in card device.</td></tr><tr><td>AC capacitor value</td><td>Refer to Base Spec</td></tr><tr><td>Routing type for mainstream stackup</td><td>Prefer non-interleaved routes in different layers.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Notes</th></tr><tr><td>Rx, Tx</td><td>4</td><td>PCIe Gen1 (not counting via under package)</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>CAP</td><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>Add-in Card Connector</td><td>Device</td><td>6</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>Add-in Card Connector</td><td>Device</td><td>5</td><td>-1</td></tr></table></section><section id="CBA88C15-027A-42F7-AEF0-B4FE7266A5EF"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>PCIe Gen1 M.2 Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td><td /></tr><tr><td>M1 + M2</td><td>MS, DSL, SL</td><td /><td>Max length : BO+M1+M2+M3 &lt; 330 mm</td></tr><tr><td>M3</td><td>MS, DSL, SL</td><td>8</td><td /></tr></table><p>Max Length Total (mm): 330</p><p>Max Length Total Note: Max length is BO+M1+M2+M3 &lt; 330 mm</p></section><section id="857CE2E5-4A77-4282-BFA8-273EBB009287"><h2>(Internal) PCIe Gen1 Add-in Card Topology</h2><div><div>PCIe Gen1 Add-in Card Topology Diagram</div><image src="assets/images/C3418A0D-8F91-418A-9537-A10E03ABF083.png" class="contentImage" /></div><table><caption>(Internal) PCIe Gen1 Add-in Card Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Add-in card (M4 + M5)</td><td>The total length of the add-in card (M4 + M5) is usually 38 mm to 50.4 mm. 
The M4 + M5 segment is a combination of MS/SL/DSL (MS where required to connect to surface mounted components). 
The M4 + M5 segment has a typical via count of 1.</td></tr><tr><td>Reference plane</td><td>continuous GND recommended. See Power Referencing tab for power referencing guidelines</td></tr><tr><td>Recommended AC capacitor value for PCIe Gen1</td><td>Nominal 220 nF. (Spec range 176 nF to 265 nF including tolerance).</td></tr><tr><td>Max via stub length</td><td>900 um</td></tr><tr><td>Routing type for mainstream stackup</td><td>Prefer non-interleaved routes in different layers.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Notes</th></tr><tr><td>Rx, Tx</td><td>4</td><td>PCIe Gen1 Motherboard</td></tr><tr><td>Rx, Tx</td><td>1</td><td>Express card / Add-in card</td></tr></table></section><section id="EACE8746-4EB0-4E35-91EA-BB4F747C99FA"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>(Internal) PCIe Gen1 Add-in Card Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td><td /></tr><tr><td>M1 + M2</td><td>MS, DSL, SL</td><td /><td>BO+M1+M2+M3 &lt;= 330 mm</td></tr><tr><td>M3</td><td>MS, DSL, SL</td><td>8</td><td /></tr></table><p>Max Length Total (mm): 330</p></section><section id="57269423-C620-4B8F-8BCB-BCF892C79486"><h2>PCIe Gen2 Device Down Topology</h2><div><div>PCIe Gen2 Device Down Topology Diagram</div><image src="assets/images/C3026999-A788-429B-9DCD-A4859107FF74.png" class="contentImage" /></div><table><caption>PCIe Gen2 Device Down Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Device</td><td>PCIe Gen2 Spec compliant device.</td></tr><tr><td>AC cap value</td><td>Refer to Base Spec</td></tr><tr><td>Routing type for mainstream stackup</td><td>Prefer non-interleaved routes in different layers.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Notes</th></tr><tr><td>Rx, Tx</td><td>4</td><td>PCIe Gen2 (not counting microvia under package)</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>CAP</td><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>Device</td><td>Device</td><td>6</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>CAP</td><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>Device</td><td>Device</td><td>6</td><td>-1</td></tr></table></section><section id="0DE67186-774A-4540-A7C7-818FA775F5C4"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>PCIe Gen2 Device Down Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td><td /></tr><tr><td>M1+M2</td><td>MS, DSL, SL</td><td /><td>Max length is BO+M1+M2+M3 &lt; 279 mm</td></tr><tr><td>M3</td><td>MS, DSL, SL</td><td>8</td><td /></tr></table><p>Max Length Total (mm): 279</p><p>Max Length Total Note: Max length is BO+M1+M2+M3 &lt; 279 mm</p></section><section id="9D40056C-083F-4CF5-B423-83CA3BF3B009"><h2>PCIe Gen2 Internal Cable Topology</h2><div><div>PCIe Gen2 Internal Cable Topology Diagram</div><image src="assets/images/B020ADCC-283F-4FAE-8AF1-F6EB7A3A5A66.png" class="contentImage" /></div><div><div>PCIe with internal cable routing length versus cable loss</div><image src="assets/images/3716E197-8488-46E1-A050-81A170584A7C.png" class="contentImage" /></div><table><caption>PCIe Gen2 Internal Cable Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Add-in Card Connector</td><td>Connector type: CEM.
Thru-hole connector: Bottom entry to PCIe slot with no stub length (Preferred).</td></tr><tr><td>Add-in Card Device</td><td>PCIe Gen2 CEM Spec compliant add-in card device.</td></tr><tr><td>AC cap value</td><td>Refer to Base Spec</td></tr><tr><td>Cable loss vs channel length trade-off table</td><td>See PCIe with internal cable routing length versus cable loss figure.</td></tr><tr><td>Clarification on M2 segment for RX</td><td>The M2 segment for RX can also be routed on SL or DSL and not limited to MS.</td></tr><tr><td>Routing type for mainstream stackup</td><td>Prefer non-interleaved routes in different layers.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Notes</th></tr><tr><td>Tx</td><td>2</td><td>PCIe Gen2 (not counting microvia under package)</td></tr><tr><td>Rx</td><td>1</td><td>PCIe Gen2 (not counting microvia under package)</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>AC Cap</td><td>Capacitor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>Connector</td><td>Device</td><td>5</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Connector</td><td>Device</td><td>4</td><td>-1</td></tr></table></section><section id="0C7C35DD-4105-4CD8-AD2B-5A994D1FA99D"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>PCIe Gen2 Internal Cable Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td><td /></tr><tr><td>M1</td><td>MS, DSL, SL</td><td /><td>See Cable Length vs. MB Length Table to determine segment max length.</td></tr><tr><td>M2</td><td>MS, DSL, SL</td><td>8</td><td /></tr><tr><td>M3</td><td>MS</td><td /><td>See Cable Length vs. MB Length Table to determine segment max length.</td></tr></table><p>Max Length Total (mm): 178</p><table><tr><th>Motherboard Length + I/O Card Length (inches)</th><th>Motherboard Length + I/O Card Length (mm)</th><th>Cable Loss up to 2.5 GHz (dB)</th></tr><tr><td>3</td><td>76.2</td><td>3.5</td></tr><tr><td>3.5</td><td>88.9</td><td>3</td></tr><tr><td>4.5</td><td>114.3</td><td>2.5</td></tr><tr><td>5.5</td><td>139.7</td><td>2</td></tr><tr><td>6.5</td><td>165.1</td><td>1.5</td></tr><tr><td>7</td><td>177.8</td><td>1</td></tr><tr /></table></section><section id="5F6C373A-C52D-450A-A076-99FAADC32DF2"><h2>PCIe Gen2 M.2 Topology</h2><div><div>PCIe Gen2 M.2 Topology Diagram</div><image src="assets/images/D827040E-EDB2-4A29-A3E5-826D14C01FFD.png" class="contentImage" /></div><table><caption>PCIe Gen2 M.2 Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Add-in Card Connector</td><td>Connector type: M.2</td></tr><tr><td>Add-in Card Device</td><td>PCIe Gen2 M.2 Spec compliant add-in card device.</td></tr><tr><td>AC cap value</td><td>Refer to Base Spec.</td></tr><tr><td>Routing type for mainstream stackup</td><td>Prefer non-interleaved routes in different layers.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Notes</th></tr><tr><td>Rx, Tx</td><td>4</td><td>PCIe Gen2 (not counting via under package)</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>CAP</td><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>Add-in Card Connector</td><td>Device</td><td>6</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>Add-in Card Connector</td><td>Device</td><td>5</td><td>-1</td></tr></table></section><section id="7D6E0AC9-F97C-4BFA-9813-1B4AA88E5244"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>PCIe Gen2 M.2 Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td><td /></tr><tr><td>M1 + M2</td><td>MS, DSL, SL</td><td /><td>Max length is BO+M1+M2+M3 &lt; 229 mm</td></tr><tr><td>M3</td><td>MS, DSL, SL</td><td>8</td><td /></tr></table><p>Max Length Total (mm): 229</p><p>Max Length Total Note: Max length is BO+M1+M2+M3 &lt; 229 mm</p></section><section id="E6B00745-DAF6-42AF-8AD0-8C03506584D0"><h2>(Internal) PCIe Gen2 Add-in Card Topology</h2><div><div>PCIe Gen2 Add-in Card Topology Diagram</div><image src="assets/images/3E4FBDF9-282F-4BEA-94D3-3B1234560AC8.png" class="contentImage" /></div><table><caption>(Internal) PCIe Gen2 Add-in Card Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Add-in card (M4 + M5)</td><td>The total length of the add-in card (M4 + M5) is usually 38 mm to 50.4 mm. 
The M4 + M5 segment is a combination of MS/SL/DSL (MS where required to connect to surface mounted components). 
The M4 + M5 segment has a typical via count of 1.</td></tr><tr><td>Reference plane</td><td>Continuous GND recommended. See Power Referencing tab for power referencing guidelines</td></tr><tr><td>Recommended AC capacitor value for PCIe Gen2</td><td>Nominal 220 nF. (Spec range 176 nF to 265 nF including tolerance).</td></tr><tr><td>Maximum via stub length</td><td>900 um</td></tr><tr><td>Routing type for mainstream stackup</td><td>Prefer non-interleaved routes in different layers.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Notes</th></tr><tr><td>Rx, Tx</td><td>4</td><td>PCIe Gen2</td></tr><tr><td>Rx, Tx</td><td>1</td><td>Express card / Add-in card</td></tr></table></section><section id="4094B2F1-90DC-4FA5-89D4-B19FC1259364"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>(Internal) PCIe Gen2 Add-in Card Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td><td /></tr><tr><td>M1 + M2</td><td>MS, DSL, SL</td><td /><td>BO+M1+M2+M3 &lt;= 229 mm</td></tr><tr><td>M3</td><td>MS, DSL, SL</td><td>8</td><td /></tr></table><p>Max Length Total (mm): 229</p></section><section id="91C1E48D-1A4A-469B-9EDF-13DDCAD557B4"><h2>PCIe Gen3 Device Down Topology</h2><div><div>PCIe Gen3 Device Down Topology Diagram</div><image src="assets/images/C291E04A-3786-4EA1-9F6D-446B66840235.png" class="contentImage" /></div><table><caption>PCIe Gen3 Device Down Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Device</td><td>PCIe Gen3 Spec compliant device.</td></tr><tr><td>AC cap value</td><td>Refer to Base Spec</td></tr><tr><td>Routing type for mainstream stackup</td><td>Prefer non-interleaved routes in different layers.</td></tr><tr><td>Fiberweave</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Notes</th></tr><tr><td>Rx, Tx</td><td>3</td><td>PCIe Gen3 (not counting microvia under package)</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>CAP</td><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>Device</td><td>Device</td><td>6</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>CAP</td><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>Device</td><td>Device</td><td>6</td><td>-1</td></tr></table></section><section id="CC976C8B-7A6A-4472-89BF-182E17B56303"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>PCIe Gen3 Device Down Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td><td /></tr><tr><td>M1+M2</td><td>MS, DSL, SL</td><td /><td>Max length is BO+M1+M2+M3 &lt; 229 mm</td></tr><tr><td>M3</td><td>MS, DSL, SL</td><td>8</td><td /></tr></table><p>Max Length Total (mm): 229</p><p>Max Length Total Note: Max length is BO+M1+M2+M3 &lt; 229 mm</p></section><section id="791E2A94-AED5-4A11-B2CB-CA3203A72E34"><h2>PCIe Gen3 Internal Cable Topology</h2><div><div>PCIe Gen3 Internal Cable Topology Diagram</div><image src="assets/images/600D8C08-F08A-4670-AD31-637AAD0486D1.png" class="contentImage" /></div><div><div>PCIe with internal cable routing length versus cable loss</div><image src="assets/images/EA7E2DA7-CDB3-4DBC-AFDA-22F0AF532FAE.png" class="contentImage" /></div><table><caption>PCIe Gen3 Internal Cable Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Add-in Card Connector</td><td>Connector type: CEM.
Thru-hole connector: Bottom entry to PCIe slot with no stub length (Preferred).</td></tr><tr><td>Add-in Card Device</td><td>PCIe Gen3 CEM Spec compliant add-in card device.</td></tr><tr><td>AC cap value</td><td>Refer to Base Spec</td></tr><tr><td>Cable loss vs channel length trade-off table</td><td>See PCIe with internal cable routing length versus cable loss figure.</td></tr><tr><td>Clarification on M2 segment for RX</td><td>The M2 segment for RX can also be routed on SL or DSL and not limited to MS.</td></tr><tr><td>Routing type for mainstream stackup</td><td>Prefer non-interleaved routes in different layers.</td></tr><tr><td>Fiberweave</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Notes</th></tr><tr><td>Tx</td><td>2</td><td>PCIe Gen3 (not counting microvia under package)</td></tr><tr><td>Rx</td><td>1</td><td>PCIe Gen3 (not counting microvia under package)</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>AC Cap</td><td>Capacitor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>Connector</td><td>Device</td><td>5</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Connector</td><td>Device</td><td>4</td><td>-1</td></tr></table></section><section id="1AA4F384-CD76-4B3A-A8C8-E9E66EC3E309"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>PCIe Gen3 Internal Cable Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td><td /></tr><tr><td>M1</td><td>MS, DSL, SL</td><td /><td>See Cable Length vs. MB Length Table to determine segment max length.</td></tr><tr><td>M2</td><td>MS, DSL, SL</td><td>8</td><td /></tr><tr><td>M3</td><td>MS</td><td /><td>See Cable Length vs. MB Length Table to determine segment max length.</td></tr></table><p>Max Length Total (mm): 127</p><table><tr><th>Motherboard Length + I/O Card Length (inches)</th><th>Motherboard Length + I/O Card Length (mm)</th><th>Cable Loss up to 4 GHz (dB)</th></tr><tr><td>3</td><td>76.2</td><td>3</td></tr><tr><td>4</td><td>101.6</td><td>2</td></tr><tr><td>5</td><td>127</td><td>1</td></tr><tr /></table></section><section id="8733E877-B518-4C8E-833D-120556EB36BC"><h2>PCIe Gen3 M.2 Topology</h2><div><div>PCIe Gen3 M.2 Topology Diagram</div><image src="assets/images/85AC8FAD-64AF-4830-8EAC-B0420644A9A5.png" class="contentImage" /></div><table><caption>PCIe Gen3 M.2 Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Add-in Card Connector</td><td>Connector type: M.2</td></tr><tr><td>Add-in Card Device</td><td>PCIe Gen3 M.2 Spec compliant add-in card device.</td></tr><tr><td>AC cap value</td><td>Refer to Base Spec.</td></tr><tr><td>Routing type for mainstream stackup</td><td>Prefer non-interleaved routes in different layers.</td></tr><tr><td>Fiberweave</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Notes</th></tr><tr><td>Tx</td><td>3</td><td>PCIe Gen3 (not counting via under package)</td></tr><tr><td>Rx</td><td>2</td><td>PCIe Gen3 (not counting via under package)</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>CAP</td><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>Add-in Card Connector</td><td>Device</td><td>6</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>Add-in Card Connector</td><td>Device</td><td>5</td><td>-1</td></tr></table></section><section id="B7B81F64-72FF-450A-B93D-41C605C76FC0"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>PCIe Gen3 M.2 Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td><td /></tr><tr><td>M1 + M2</td><td>MS, DSL, SL</td><td /><td>Max length is BO+M1+M2+M3 &lt; 203 mm</td></tr><tr><td>M3</td><td>MS, DSL, SL</td><td>8</td><td /></tr></table><p>Max Length Total (mm): 203</p><p>Max Length Total Note: Max length is BO+M1+M2+M3 &lt; 203mm</p></section><section id="3136B469-8E5D-48BB-9C64-C380E02CDF45"><h2>(Internal) PCIe Gen3 Add-in Card Topology</h2><div><div>PCIe Gen3 Add-in Card Topology Diagram</div><image src="assets/images/6ED1E09F-DB0E-4DE6-9CE8-2AAF93F2CD2C.png" class="contentImage" /></div><table><caption>(Internal) PCIe Gen3 Add-in Card Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Add-in card (M4 + M5)</td><td>The total length of the add-in card (M4 + M5) is usually 38mm to 50.4mm. 
The M4 + M5 segment is a combination of MS/SL/DSL (MS where required to connect to surface mounted components). 
The M4 + M5 segment has a typical via count of 1.</td></tr><tr><td>Reference plane</td><td>Continuous GND recommended. See Power Referencing tab for power referencing guidelines</td></tr><tr><td>Recommended AC Capacitor value for PCIE Gen 3</td><td>Nominal 220 nF. (Spec range 176 nF to 265 nF including tolerance).</td></tr><tr><td>Maximum Via Stub Length</td><td>900 um</td></tr><tr><td>Routing type for mainstream stackup</td><td>Prefer non-interleaved routes in different layers.</td></tr><tr><td>Fiberweave</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Notes</th></tr><tr><td>Rx, Tx</td><td>3</td><td>PCIe Gen3 (not counting microvia under package)</td></tr><tr><td>Rx, Tx</td><td>1</td><td>Express card / Add-in card</td></tr></table></section><section id="842373FF-3A5D-45D2-A334-919FBD4C4FE9"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>(Internal) PCIe Gen3 Add-in Card Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td><td /></tr><tr><td>M1 + M2</td><td>MS, DSL, SL</td><td /><td>BO+M1+M2+M3 &lt;= 203 mm</td></tr><tr><td>M3</td><td>MS, DSL, SL</td><td>8</td><td /></tr></table><p>Max Length Total (mm): 203</p></section><section id="85F3D365-EFAF-4C49-8812-610D14275F88"><h2>PCIe Gen4 Device Down Topology</h2><div><div>PCIe Gen4 Device Down Topology Diagram</div><image src="assets/images/5F29646C-B8BD-41B1-8F30-7DA37B8A429F.png" class="contentImage" /></div><table><caption>PCIe Gen4 Device Down Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Device</td><td>PCIe Gen4 Spec compliant device.</td></tr><tr><td>AC cap value</td><td>Refer to Base Spec</td></tr><tr><td>Maximum via stub length for mainstream stackup</td><td>250 um</td></tr><tr><td>Reference plane for microstrip route</td><td>Must be continuous ground.</td></tr><tr><td>Reference plane for stripline route</td><td>One side can be power plane that has low frequency peak-to-peak noise, the other side must be continuous ground. Prefer ground on both sides.</td></tr><tr><td>Reference plane for dual stripline route</td><td>One side can be power plane that has low frequency peak-to-peak noise, the other side must be continuous ground and it is the layer that is closer to the signal route. Prefer ground on both sides.</td></tr><tr><td>Routing type for mainstream stackup</td><td>Prefer non-interleaved routes in different layers.</td></tr><tr><td>Fiberweave</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Notes</th></tr><tr><td>Rx, Tx</td><td>4</td><td>PCIe Gen4</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>CAP</td><td>Capacitor</td><td>5</td><td>6</td></tr><tr><td>M4</td><td>Trace</td><td>6</td><td>7</td></tr><tr><td>Device</td><td>Device</td><td>7</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>CAP</td><td>Capacitor</td><td>5</td><td>6</td></tr><tr><td>M4</td><td>Trace</td><td>6</td><td>7</td></tr><tr><td>Device</td><td>Device</td><td>7</td><td>-1</td></tr></table></section><section id="2CB0BFF6-F87D-4267-BED8-F2074E811BEB"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>PCIe Gen4 Device Down Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td><td /></tr><tr><td>M1+M2+M3</td><td>MS, DSL, SL</td><td /><td /></tr><tr><td>M4</td><td>MS, DSL, SL</td><td>12.7</td><td /></tr></table><p>Max Length Total (mm): 200</p><p>Max Length Total Note: Max length is BO+M1+M2+M3+M4 &lt; 200 mm (Applies only to devices that support PCIe Gen4 max insertion loss). </p></section><section id="DB927735-3A89-4B1E-BFF8-C2DD2D911CD1"><h2>PCIe Gen4 M.2 Topology</h2><div><div>PCIe Gen4 M.2 Topology Diagram</div><image src="assets/images/6CC93A48-81ED-4C76-AB68-F084FB9E8E60.png" class="contentImage" /></div><div><div>Suggested Toe and Heel Side Connection</div><image src="assets/images/6EF952AD-D24E-47BB-8182-13BB165FFD2D.png" class="contentImage" /></div><div><div>Suggested Ground Void for Main Board M.2 Connector</div><image src="assets/images/5C542DD8-CF7B-4DC7-86E7-442C1E81EE24.png" class="contentImage" /></div><table><caption>PCIe Gen4 M.2 Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Add-in Card Connector</td><td>Connector type: M.2
1. Each M.2 connector Vss pad should be connected to its own Vss via. The distance between the edge of the pad and the edge of the via pad should be 0.5mm max.</td></tr><tr><td>Add-in Card Device</td><td>PCIe Gen4 M.2 Spec compliant add-in card device.</td></tr><tr><td>AC cap value</td><td>Refer to Base Spec</td></tr><tr><td>Maximum via stub length for mainstream stackup</td><td>250 um</td></tr><tr><td>Reference plane for microstrip route</td><td>Must be continuous ground.</td></tr><tr><td>Reference plane for stripline route</td><td>One side can be power plane that has low frequency peak-to-peak noise, the other side must be continuous ground. Prefer ground on both sides.</td></tr><tr><td>Reference plane for dual stripline route</td><td>One side can be power plane that has low frequency peak-to-peak noise, the other side must be continuous ground and it is the layer that is closer to the signal route. Prefer ground on both sides.</td></tr><tr><td>Fiberweave</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr><tr><td>Routing type for mainstream stackup</td><td>Prefer non-interleaved routes in different layers.</td></tr></table><table><caption>Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Backdrilled via</td><td>Allow for exit backdrill via of 250 um with 180 um entry stub. </td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Notes</th></tr><tr><td>Rx, Tx</td><td>3</td><td>PCIe Gen4</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>CAP</td><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>Add-in Card Connector</td><td>Device</td><td>6</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>Add-in Card Connector</td><td>Device</td><td>5</td><td>-1</td></tr></table></section><section id="78EF3721-A1C9-4B0D-A808-9C95B001BECD"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>PCIe Gen4 M.2 Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td><td /></tr><tr><td>M1+M2</td><td>MS, DSL, SL</td><td /><td>Max length is BO+M1+M2+M3 &lt; 152 mm</td></tr><tr><td>M3</td><td>MS, DSL, SL</td><td>12.7</td><td /></tr></table><p>Max Length Total (mm): 152</p><p>Max Length Total Note: Max length is BO+M1+M2+M3 &lt; 152 mm</p></section><section id="11AF1298-CFE5-42AC-A3F1-16417D34F747"><h2>(Internal) PCIe Gen4 Add-in Card Topology</h2><div><div>PCIe Gen4 Add-in Card Topology Diagram</div><image src="assets/images/B10A62FE-5120-444F-BA9A-A54B493A2389.png" class="contentImage" /></div><div><div>PCIe4 CEM Connector Sideband Optimization</div><image src="assets/images/8145F5BB-63A4-467E-B628-0202B09E7D5D.png" class="contentImage" /></div><div><div>PCIE Board Layout Recommendation Connector Voiding</div><image src="assets/images/40D713CF-142A-4C8D-8C93-AFE452B61C7A.png" class="contentImage" /></div><div><div>PCIE Board Layout Recommendation Toe and Heel GND Via 1 </div><image src="assets/images/E1E3FE6E-4D54-4F24-9B99-5EDE40F052F7.png" class="contentImage" /></div><div><div>PCIE Board Layout Recommendation Toe and Heel GND Via 2</div><image src="assets/images/3B287F7F-61ED-4AAA-ABDE-880716CC2B75.png" class="contentImage" /></div><div><div>PCIE Board Layout Recommendation SMT footprint Voiding Reference</div><image src="assets/images/D86FD188-8E15-4F55-9FB2-4683E6DFEB3F.png" class="contentImage" /></div><div><div>PCIe Gen 4 CEM Connector Antipad Optimization</div><image src="assets/images/A65A13C8-E05D-4208-B369-00B3EA9FD2B9.png" class="contentImage" /></div><div><div>PCIe Board Layout Recommendation_ Toe Side HSIO Routing</div><image src="assets/images/59D46FC4-0146-48F3-9EB2-92808A55C81C.png" class="contentImage" /></div><table><caption>(Internal) PCIe Gen4 Add-in Card Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Add-in card (M4 + M5)</td><td>The total length of the add-in card (M4 + M5) is usually 38 mm to 50.4 mm. 
The M4 + M5 segment is a combination of MS/ SL/ DSL (MS where required to connect to surface mounted components). 
The M4 + M5 segment has a typical via count of 1.
The total length matching RX-RX/TX-TX lane to lane (25mm max) include the budget within the module.
</td></tr><tr><td>AC capacitor value</td><td>Nominal 220 nF. (Spec range 176 nF to 265 nF including tolerance).</td></tr><tr><td>Maximum via stub length</td><td>250 um</td></tr><tr><td>Reference plane for microstrip route</td><td>Must be continuous ground.</td></tr><tr><td>Reference plane for dual stripline route</td><td>One side can be power plane that has low frequency peak-to-peak noise, the other side must be continuous ground and it is the layer that is closer to the signal route. Prefer ground on both sides.</td></tr><tr><td>Add-in card connector (CEM)</td><td>Bottom entry to PCIe slot with no stub length (not counted in max vias allowed).</td></tr><tr><td>Routing type for mainstream stackup</td><td>Prefer non-interleaved routes in different layers.</td></tr><tr><td>Fiberweave</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Notes</th></tr><tr><td>Rx, Tx</td><td>2</td><td>PCIe Gen4 (not counting via under package)</td></tr></table></section><section id="5C7C3847-8B6B-44A3-93A3-6F1E3D68D21A"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>(Internal) PCIe Gen4 Add-in Card Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td><td /></tr><tr><td>M1 + M2</td><td>MS, DSL, SL</td><td /><td>BO+M1+M2+M3 &lt;= 127 mm</td></tr><tr><td>M3</td><td>MS, DSL, SL</td><td>8</td><td /></tr></table><p>Max Length Total (mm): 127</p></section><section id="9AFFC432-B587-4457-9875-8450E1F8D8AF"><h2>PCH PCIe Gen 5</h2><div><div>PCIE5 Board Layout Recommendation AC Cap Voiding </div><image src="assets/images/9662357D-4E88-418F-AC54-37B4D423106A.png" class="contentImage" /></div><table><caption>PCH PCIe Gen 5 General Guidelines</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Voiding recommendation for mainstream stackup</td><td>It is recommended to void unused (non-functional) pads for differential vias and pin pads for ESDs, AC caps and connectors to optimize the impedance matching in the channel.</td></tr><tr><td>PCIe5 AC capacitor size</td><td>It is required to use 0201 .
Void reference layer under pad size of differential cap together. 
Extend void by 38 um on all sides of pads. 
Reference example provided per figure.
Ensure spacing between P and N cap is about 305 um and spacing between caps of different pair caps is more than 762 um.</td></tr><tr><td>Unused signals</td><td>Unused data signals should be left as no connect at the ball.</td></tr><tr><td>Interleaved requirement</td><td>Refer to topology section for details.</td></tr><tr><td>Routing and return via requirement near vertical transition</td><td>For all vertical transitions, the differential transmission line should be connected to the two vias symmetrically.  Moreover, Vss return vias should be placed near the signal vias in an equidistant symmetrical manner, and all signal vias should have identical Vss return vias around each of them.</td></tr><tr><td>PTH connector voiding requirement</td><td>Differential Oval Anti Pad required for all layers. For PCIe5, see topology specific notes for additional guidance.</td></tr><tr><td>Voiding under CEM SMT connector pads</td><td>Required</td></tr><tr><td>Fiberweave for PCIe5</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr><tr><td>Recommendations and considerations for routing near switch mode power supply, routing under inductor, routing under phase node, and routing under DrMOS</td><td>Refer to Technical White Paper Doc#:  726825</td></tr></table><table><caption>General Guidelines</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Backdrill for PCB PTH</td><td>Signals can transition between any PCB layers as long as the maximum via / PTH stub length is &lt; 250 um. Use backdrill to reduce stub length to meet &lt; 250 um requirement.</td></tr></table><table><caption>PCH PCIe Gen 5 Length Matching</caption><tr><th>Matching Group Id</th><th>Matching Groups</th><th>Total/Within Layer</th><th>Length/Delay</th><th>Required</th><th>Maximum Mismatch</th></tr><tr><td>1</td><td>Pair (P-N)</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>0.125</td></tr><tr><td>2</td><td>Pair (P-N)</td><td>Within</td><td>Length (mm)</td><td>Yes</td><td>0.125</td></tr><tr><td>3</td><td>TX-TX</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>25</td></tr><tr><td>4</td><td>RX-RX</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>25</td></tr><tr><td>5</td><td>TX-RX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>6</td><td>DATA-CLK</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr></table></section><section id="5F4B6FB6-E086-4EDD-BBE8-F987C14F09AA"><h2>PCIe Gen5 Device Down Topology</h2><div><div>PCIe Gen5 Device Down Topology Diagram</div><image src="assets/images/8F6F8093-F4A0-4DDA-9E89-B4DD62A59FAB.png" class="contentImage" /></div><table><caption>PCIe Gen5 Device Down Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Device</td><td>PCIe Gen5 Spec compliant device.</td></tr><tr><td>AC cap value</td><td>Refer to Base Spec</td></tr><tr><td>Maximum via stub length</td><td>250 um</td></tr><tr><td>Reference plane for microstrip route</td><td>Must be continuous ground.</td></tr><tr><td>Reference plane for stripline route</td><td>Ground on both sides strongly preferred. If necessary, one side can be a power plane that has low amount of low frequency noise, but the other side must be continuous ground. Additional simulations might be required to quantify impact of dual referencing. Multiple split planes on reference layers is not recommended.</td></tr><tr><td>Reference plane for dual stripline route</td><td>Ground on both sides strongly preferred. If necessary, one side can be a power plane that has low amount of low frequency noise, but the other side must be continuous ground. Additional simulations might be required to quantify impact of dual referencing. Multiple split planes on reference layers is not recommended.</td></tr><tr><td>Fiberweave</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Notes</th></tr><tr><td>Rx, Tx</td><td>4</td><td>PCIe Gen5</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>CAP</td><td>Capacitor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>BI</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>Device</td><td>Device</td><td>6</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>CAP</td><td>Capacitor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>BI</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>Device</td><td>Device</td><td>6</td><td>-1</td></tr></table></section><section id="9ADAC6AC-F518-4FED-A0C1-044D57E12E89"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>PCIe Gen5 Device Down Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>13</td><td /></tr><tr><td>M1+M2</td><td>MS, DSL, SL</td><td>152</td><td /></tr><tr><td>BI</td><td>MS, DSL, SL</td><td>13</td><td /></tr></table><p>Max Length Total (mm): 152</p></section><section id="2C2F8A1E-07FE-41E9-B4B9-D854A898FC39"><h2>PCIe Gen5 M.2 Topology</h2><div><div>PCIe Gen5 M.2 Topology Diagram</div><image src="assets/images/49B2B1BD-E056-43E4-A910-8234B26BF9C9.png" class="contentImage" /></div><div><div>PCIe Gen5 M.2 Connector Voiding Recommendation</div><image src="assets/images/BB584C76-EFCA-4D95-B1EF-D4C1B9905694.png" class="contentImage" /></div><div><div>Suggested Toe and Heel Side Connection</div><image src="assets/images/7CD55D97-67A6-44B3-A179-ACA82F4F8D21.png" class="contentImage" /></div><table><caption>PCIe Gen5 M.2 Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Add-in Card Connector</td><td>Connector type: M.2
1. Each M.2 connector Vss pad should be connected to its own Vss via. The distance between the edge of the pad and the edge of the via pad should be 255 um max.
2. Toe-side routing only for SMT connector. </td></tr><tr><td>Add-in Card Device</td><td>PCIe Gen5 M.2 Spec compliant add-in card device.</td></tr><tr><td>AC cap value</td><td>Refer to Base Spec</td></tr><tr><td>Maximum via stub length for mainstream stackup</td><td>250 um</td></tr><tr><td>Reference plane for microstrip route</td><td>Must be continuous ground.</td></tr><tr><td>Reference plane for dual stripline route</td><td>Ground on both sides strongly preferred. If necessary, one side can be a power plane that has low amount of low frequency noise, but the other side must be continuous ground. Additional simulations might be required to quantify impact of dual referencing. Multiple split planes on reference layers is not recommended.</td></tr><tr><td>Fiberweave</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Notes</th></tr><tr><td>Rx, Tx</td><td>2</td><td>PCIe Gen5</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>CAP</td><td>Capacitor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>Add-in Card Connector</td><td>Device</td><td>5</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Add-in Card Connector</td><td>Device</td><td>4</td><td>-1</td></tr></table></section><section id="A92EEAB9-2C95-4400-8A95-917EFD87A648"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>PCIe Gen5 M.2 Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>13</td><td /></tr><tr><td>M1</td><td>MS, DSL, SL</td><td /><td /></tr><tr><td>M2</td><td>MS, DSL, SL</td><td>13</td><td /></tr></table><p>Max Length Total (mm): 152</p><p>Max Length Total Note: Max length is BO+M1+M2</p></section><section id="3187E336-C6CE-405A-9EAF-6D8D7D2F72AE"><h2>(internal) PCIe Gen5 Add-in Card Topology</h2><div><div>PCIe Gen5 Add-in Card Topology Diagram</div><image src="assets/images/FE74BD0C-14C7-4C82-A3A6-5E2F7806D36B.png" class="contentImage" /></div><div><div>PCIE Board Layout Recommendation Connector Voiding</div><image src="assets/images/94A15255-6940-424C-A35C-68550A30AC05.png" class="contentImage" /></div><div><div>PCIE Board Layout Recommendation Toe and Heel GND Via 1 </div><image src="assets/images/DC7A2C7F-4126-4191-96D4-AF12FBFC12CE.png" class="contentImage" /></div><div><div>PCIE Board Layout Recommendation Toe and Heel GND Via 2</div><image src="assets/images/16915FA9-9F43-43CB-A56A-3ED785FF707F.png" class="contentImage" /></div><div><div>PCIE Board Layout Recommendation Toe Side HSIO Routing</div><image src="assets/images/B2121671-D90A-48DB-A915-0BB8379ECBF2.png" class="contentImage" /></div><div><div>PCIe Board Layout Recommendation_ SMT Footprint Voiding Reference</div><image src="assets/images/D687C29F-373A-44DA-B430-F7F4D9C03B8C.png" class="contentImage" /></div><table><caption>(internal) PCIe Gen5 Add-in Card Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Maximum via stub length</td><td>250 um</td></tr><tr><td>Reference plane for microstrip route</td><td>Must be continuous ground.</td></tr><tr><td>Reference plane for stripline route</td><td>Ground on both sides strongly preferred. If necessary, one side can be a power plane that has low amount of low frequency noise, but the other side must be continuous ground. </td></tr><tr><td>Reference plane for dual stripline route</td><td>Ground on both sides strongly preferred. If necessary, one side can be a power plane that has low amount of low frequency noise, but the other side must be continuous ground and it is the layer that is closer to the signal route.</td></tr><tr><td>AC cap value</td><td>Nominal 220 nF recommended (spec range 176 nF to 265 nF including tolerance.). Use 0201 component size.
</td></tr><tr><td>Add-in card connector (CEM)</td><td>Only SMT is supported.</td></tr><tr><td>Fiberweave</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr><tr><td>Connector requirement</td><td>This topology assumes connector insertion loss is &lt; 0.52 dB, FEXT better than -44 dB and NEXT better than -44 dB  up to Nyquist.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Notes</th></tr><tr><td>Rx, Tx</td><td>2</td><td>PCIe Gen5</td></tr></table></section><section id="0D679791-EC76-4F8D-8FB1-D6DE9A4B98BF"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>(internal) PCIe Gen5 Add-in Card Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>13</td><td /></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>127</td><td /></tr><tr><td>M2</td><td>MS, DSL, SL</td><td>13</td><td /></tr></table><p>Max Length Total (mm): 127</p></section><section id="06FB913D-A158-43A2-95C6-FF1A31806FAE"><h2>(Internal) PCIe Gen5 M.2 Topology (Operating at Gen4 Data Rate)</h2><div><div>PCIe Gen5 M.2 Topology (Operating at Gen4 Data Rate) Diagram</div><image src="assets/images/114A88C6-A40B-4B1F-8A97-4E64EBB930B6.png" class="contentImage" /></div><div><div>PCIe Gen5 M.2 Connector Voiding Recommendation</div><image src="assets/images/536D170B-31A8-43E4-A17C-19E57EBB8291.png" class="contentImage" /></div><div><div>Suggested Toe and Heel Side Connection</div><image src="assets/images/09F5B50B-7F5E-4C88-82ED-0D590EF0A982.png" class="contentImage" /></div><table><caption>(Internal) PCIe Gen5 M.2 Topology (Operating at Gen4 Data Rate) Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Maximum via stub length for mainstream stackup</td><td>250 um</td></tr><tr><td>Reference plane for microstrip route</td><td>Must be continuous ground.</td></tr><tr><td>Reference plane for dual stripline route</td><td>One side can be power plane that has low frequency peak-to-peak noise, the other side must be continuous ground and it is the layer that is closer to the signal route. Prefer ground on both sides.</td></tr><tr><td>AC cap value</td><td>Nominal 220 nF recommended (spec range 176 nF to 265 nF including tolerance).</td></tr><tr><td>Routing type</td><td>Main route routing must be interleaved.</td></tr><tr><td>M.2 connector</td><td>1. Each M.2 connector Vss pad should be connected to its own Vss via. The distance between the edge of the pad and the edge of the via pad should be 255 um max.
2. Toe-side routing only for SMT connector. </td></tr><tr><td>Add-in card</td><td>Assuming ~50 mm of PCB routing and 2 vias with spec reference package. The total length matching RX-RX/TX-TX lane to lane (25mm max) include the budget within the module.
</td></tr><tr><td>Fiberweave</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th></tr><tr><td>Rx, Tx</td><td>2</td></tr></table></section><section id="4066F022-7DFC-4282-9636-5E8B2A97C2C2"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>(Internal) PCIe Gen5 M.2 Topology (Operating at Gen4 Data Rate) Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>13</td><td /></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>152</td><td /></tr><tr><td>M2</td><td>MS, DSL, SL</td><td>13</td><td /></tr></table><p>Max Length Total (mm): 152</p><p>Max Length Total Note: Max length is BO+M1+M2</p></section><section id="E3BCC1FE-FD00-4911-A892-D99B4CF357C7"><h2>DMI Gen 5</h2><table><caption>DMI Gen 5 General Guidelines</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane</td><td>(1) Continuous GND is recommended.
(2) If continuous GND cannot be implemented, a combination of GND on one side and  continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
(3) If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt), but stitching caps are required over each plane split and need to be placed within 6 mm of a signal running across the plane split.</td></tr><tr><td>Voiding recommendation for mainstream stackup</td><td>It is recommended to void unused (non-functional) pads reference plane for differential vias and pin pads for ESDs, AC caps and connectors to optimize the impedance matching in the channel.</td></tr><tr><td>Unused signals</td><td>Unused data signals should be left as no connect at the ball.</td></tr><tr><td>Routing and return via requirement near vertical transition</td><td>For all vertical transitions, the differential transmission line should be connected to the two vias symmetrically.  Moreover, Vss return vias should be placed near the signal vias in an equidistant symmetrical manner, and all signal vias should have identical Vss return vias around each of them.</td></tr><tr><td>Fiberweave</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr><tr><td>Recommendations and considerations for routing near switch mode power supply, routing under inductor, routing under phase node, and routing under DrMOS</td><td>Refer to Technical White Paper Doc#:  726825</td></tr><tr><td>Reference plane for microstrip route</td><td>Must be continuous ground.</td></tr><tr><td>Reference plane for stripline route</td><td>Ground on both sides strongly preferred.  If necessary, only a single continuous power reference plane is permitted on one side, but the other side must be a continuous ground.  Simulation is needed to ensure electrical requirements are met.</td></tr><tr><td>Reference plane for dual stripline route</td><td>Ground on both sides strongly preferred.  If necessary, only a single continuous power reference plane is permitted on one side, but the other side must be a continuous ground and it is the layer that is closer to the signal route.  Simulation is needed to ensure electrical requirements are met.</td></tr></table><table><caption>DMI Gen 5 Length Matching</caption><tr><th>Matching Group Id</th><th>Matching Groups</th><th>Total/Within Layer</th><th>Length/Delay</th><th>Required</th><th>Maximum Mismatch</th></tr><tr><td>1</td><td>Pair (P-N)</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>0.125</td></tr><tr><td>2</td><td>Pair (P-N)</td><td>Within</td><td>Length (mm)</td><td>Yes</td><td>0.25</td></tr><tr><td>3</td><td>TX-TX</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>25</td></tr><tr><td>4</td><td>RX-RX</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>25</td></tr><tr><td>5</td><td>TX-RX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>6</td><td>DATA-CLK</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr></table></section><section id="2B8E215F-AA4E-4142-B558-544CA3AEE6F1"><h2>DMI Gen5 Main Link Topology</h2><div><div>DMI Gen5 Main Link Topology Diagram</div><image src="assets/images/90021289-A210-4B7C-909F-5861F0AF16B8.png" class="contentImage" /></div><table><caption>DMI Gen5 Main Link Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Maximum via stub length for mainstream stackup</td><td>250 um</td></tr><tr><td>Fiberweave</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th></tr><tr><td>Rx, Tx</td><td>2</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO1</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>BO2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>RX</td><td>Device</td><td>5</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO1</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>BO2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>TX</td><td>Device</td><td>5</td><td>-1</td></tr></table></section><section id="ED390FED-9750-4CE9-BA05-E19206891A81"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>DMI Gen5 Main Link Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO1</td><td>MS, DSL, SL</td><td>13</td><td /></tr><tr><td>M1+M2</td><td>MS, DSL, SL</td><td>155</td><td /></tr><tr><td>BO2</td><td>MS, DSL, SL</td><td>13</td><td /></tr></table><p>Max Length Total (mm): 155</p></section><section id="5CCF36E0-48EE-49AF-B226-6587E5172659"><h2>(Internal Validation) DMI Gen5 Main Link Topology</h2><div><div>(Internal Validation) DMI Gen5 Main Link Topology Diagram</div><image src="assets/images/4F79122B-6E07-4F3A-9C85-FF5947EE1767.png" class="contentImage" /></div><table><caption>(Internal Validation) DMI Gen5 Main Link Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Maximum via stub length</td><td>250 um</td></tr><tr><td>AC cap value</td><td>Nominal 220 nF recommended (spec range 176 nF to 265 nF including tolerance.)</td></tr><tr><td>Fiberweave</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th></tr><tr><td>Rx, Tx</td><td>4</td></tr></table></section><section id="513A0D11-91E7-48D6-AE24-AD6A255693D2"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>(Internal Validation) DMI Gen5 Main Link Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO1</td><td>MS, DSL, SL</td><td>13</td><td /></tr><tr><td>M1+M2</td><td>MS, DSL, SL</td><td /><td /></tr><tr><td>BO2</td><td>MS, DSL, SL</td><td>13</td><td /></tr></table></section><section id="09FA6BC3-CBC8-46CD-842B-92C4C0CF6672"><h2>Differential Clock (Gen 3 and below support)</h2><table><caption>Differential Clock (Gen 3 and below support) Length Matching</caption><tr><th>Matching Group Id</th><th>Matching Groups</th><th>Total/Within Layer</th><th>Length/Delay</th><th>Required</th><th>Maximum Mismatch</th></tr><tr><td>2</td><td>Pair (P-N)</td><td>Within</td><td>Length (mm)</td><td>Yes</td><td>0.254</td></tr><tr><td>3</td><td>Pair (P-N)</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>0.127</td></tr><tr><td>3</td><td>TX-TX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>4</td><td>RX-RX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>5</td><td>TX-RX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>6</td><td>DATA-CLK</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr></table></section><section id="E256B772-7665-4EE6-8903-7D5072FD245C"><h2>CLK PCIe Gen 1-3 Add-In Card Clock Topology</h2><div><div>PCIe Gen1-3 Add-in Card Clock Topology Diagram</div><image src="assets/images/3364771C-D7C1-44B8-B5D1-4F56E5BA0280.png" class="contentImage" /></div><table><caption>CLK PCIe Gen 1-3 Add-In Card Clock Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane</td><td>Continuous ground only.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Tx</td><td>4</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>M4</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>Connector</td><td>Device</td><td>6</td><td>-1</td></tr></table></section><section id="4D6F230A-B28C-4DAF-A210-A46323AD0AA4"><h2>Mainstream, Premium Mid Loss (PML), Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Tx</p><p>Redriver/Retimer: None</p><table><caption>CLK PCIe Gen 1-3 Add-In Card Clock Topology Mainstream, Premium Mid Loss (PML), Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>12.7</td><td /></tr><tr><td>M1 + M2 + M3</td><td>DSL, MS, SL</td><td /><td /></tr><tr><td>M4</td><td>MS</td><td>25.4</td><td /></tr><tr><td>Mcard</td><td>MS</td><td>76.2</td><td>Assumes an add-in card of 50.4 mm to 76.2 mm.</td></tr></table><p>Min Length Total (mm): 76</p><p>Min Length Total Note: M_MB_TOTAL= BO + M1 + M2 + M3 + M4 (Assumes Mcard is 76.2 mm)</p><p>Max Length Total (mm): 304.8</p><p>Max Length Total Note: M_MB_TOTAL = BO + M1 + M2 + M3 + M4: 76 mm to 229 mm (Assumes Mcard is 76.2 mm).If Mcard increases in length, M_MB_TOTAL must reduce in length accordingly.</p></section><section id="B14C7E21-D74E-407B-8A6A-6A099CD22D98"><h2>CLK PCIe Gen 1-3 Device Down Clock Topology</h2><div><div>PCIe Gen1-3 Device Down Clock Topology Diagram</div><image src="assets/images/09DE9E80-B68D-4035-AB0E-DF0C3AAC9855.png" class="contentImage" /></div><table><caption>CLK PCIe Gen 1-3 Device Down Clock Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane</td><td>Continuous ground only.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Tx</td><td>4</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>Device RX</td><td>Device</td><td>5</td><td>-1</td></tr></table></section><section id="6D14C51F-B745-4D6E-AFA1-4B020008EF7C"><h2>Mainstream, Premium Mid Loss (PML), Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Tx</p><p>Redriver/Retimer: None</p><table><caption>CLK PCIe Gen 1-3 Device Down Clock Topology Mainstream, Premium Mid Loss (PML), Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>12.7</td></tr><tr><td>M1 + M2</td><td>DSL, MS, SL</td><td /></tr><tr><td>M3</td><td>MS</td><td>25.4</td></tr></table><p>Min Length Total (mm): 89</p><p>Max Length Total (mm): 304.8</p></section><section id="92D91BD6-971C-4385-B446-E0ACB921FFAE"><h2>Differential Clock (Gen 4 support)</h2><table><caption>Differential Clock (Gen 4 support) Length Matching</caption><tr><th>Matching Group Id</th><th>Matching Groups</th><th>Total/Within Layer</th><th>Length/Delay</th><th>Required</th><th>Maximum Mismatch</th></tr><tr><td>2</td><td>Pair (P-N)</td><td>Within</td><td>Length (mm)</td><td>Yes</td><td>0.254</td></tr><tr><td>3</td><td>Pair (P-N)</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>0.127</td></tr><tr><td>3</td><td>TX-TX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>4</td><td>RX-RX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>5</td><td>TX-RX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>6</td><td>DATA-CLK</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr></table></section><section id="89D4F896-B469-4FC8-BCD8-45EE3D9A4518"><h2>CLK PCIe Gen 4 Add-In Card Clock Topology</h2><div><div>PCIe Gen4 Add-in Card Clock Topology Diagram</div><image src="assets/images/E2D0654F-5500-4313-8359-31CB4EC6E471.png" class="contentImage" /></div><div><div>Differential Clock Shielding</div><image src="assets/images/18C347D5-3D16-4B07-ADED-0D51806E439E.png" class="contentImage" /></div><table><caption>CLK PCIe Gen 4 Add-In Card Clock Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Signal isolation</td><td>Differential SRC Clocks supporting PCIe Gen4 devices require 0.76 mm isolation to adjacent high speed IOs. Isolation to other Differential Clocks, USB2 and low-speed IOs can be maintained at 0.5 mm.</td></tr><tr><td>Reference plane</td><td>Continuous ground only.</td></tr><tr><td>EMC/ RF noise protection</td><td>[1] For signal sections routed as microstrip on surface layer, a GND ring/ shield is advised to be added with sufficient GND stitching vias for the length of the microstrip trace. 
[2] GND ring/ shield stitching vias should be placed at regular intervals of 4 - 12 mm. 
[3] It is advised to route in inner layer as stripline/ dual stripline routing. Limit microstrip routing and follow above shielding guidelines.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Tx</td><td>4</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>M4</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>Connector</td><td>Device</td><td>6</td><td>-1</td></tr></table></section><section id="90B280BC-E282-4401-A52E-B25C7D3D5E5F"><h2>Mainstream, Premium Mid Loss (PML), Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Tx</p><p>Redriver/Retimer: None</p><table><caption>CLK PCIe Gen 4 Add-In Card Clock Topology Mainstream, Premium Mid Loss (PML), Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>12.7</td><td /></tr><tr><td>M1 + M2 + M3</td><td>DSL, MS, SL</td><td /><td /></tr><tr><td>M4</td><td>MS</td><td>25.4</td><td /></tr><tr><td>Mcard</td><td>MS</td><td>76.2</td><td>Assumes an add-in card of 50.4 mm to 76.2 mm.</td></tr></table><p>Min Length Total (mm): 76</p><p>Min Length Total Note: M_MB_TOTAL = BO + M1 + M2 + M3 + M4: 76 mm (Assumes Mcard is 76.2 mm)</p><p>Max Length Total (mm): 304.8</p><p>Max Length Total Note: M_MB_TOTAL = BO + M1 + M2 + M3 + M4: 76 mm to 229 mm (Assumes Mcard is 76.2 mm).If Mcard increases in length, M_MB_TOTAL must reduce in length accordingly.</p></section><section id="96AD35E2-49A3-428D-8D1F-5B9EDE653462"><h2>CLK PCIe Gen 4 Device Down Clock Topology</h2><div><div>PCIe Gen4 Device Down Clock Topology Diagram</div><image src="assets/images/DBE6750F-DCAE-430E-986E-F13EB6AE3982.png" class="contentImage" /></div><div><div>Differential Clock Shielding</div><image src="assets/images/2E3859D0-56DF-42A7-B15B-FCDD87B10C44.png" class="contentImage" /></div><table><caption>CLK PCIe Gen 4 Device Down Clock Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Signal isolation</td><td>Differential SRC Clocks supporting PCIe Gen4 devices require 0.76 mm isolation to adjacent high speed IOs. Isolation to other Differential Clocks, USB2 and low-speed IOs can be maintained at 0.5 mm.</td></tr><tr><td>Reference plane</td><td>Continuous ground only.</td></tr><tr><td>EMC/ RF noise protection</td><td>[1] For signal sections routed as microstrip on surface layer, a GND ring/ shield is advised to be added with sufficient GND stitching vias for the length of the microstrip trace. 
[2] GND ring/ shield stitching vias should be placed at regular intervals of 4 - 12 mm. 
[3] It is advised to route in inner layer as stripline/ dual stripline routing. Limit microstrip routing and follow above shielding guidelines.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Tx</td><td>4</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>Device RX</td><td>Device</td><td>5</td><td>-1</td></tr></table></section><section id="5EBE3EC1-1AFB-4FBC-A68E-DAAEC2580D25"><h2>Mainstream, Premium Mid Loss (PML), Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Tx</p><p>Redriver/Retimer: None</p><table><caption>CLK PCIe Gen 4 Device Down Clock Topology Mainstream, Premium Mid Loss (PML), Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>12.7</td></tr><tr><td>M1 + M2</td><td>DSL, MS, SL</td><td /></tr><tr><td>M3</td><td>MS</td><td>25.4</td></tr></table><p>Min Length Total (mm): 89</p><p>Max Length Total (mm): 304.8</p></section><section id="C4E0D62D-E110-4A54-A167-D039CF74755A"><h2>Differential Clock (Gen 5 support)</h2><table><caption>Differential Clock (Gen 5 support) Length Matching</caption><tr><th>Matching Group Id</th><th>Matching Groups</th><th>Total/Within Layer</th><th>Length/Delay</th><th>Required</th><th>Maximum Mismatch</th></tr><tr><td>1</td><td>Pair (P-N)</td><td>Within</td><td>Length (mm)</td><td>Yes</td><td>0.127</td></tr><tr><td>3</td><td>Pair (P-N)</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>0.127</td></tr><tr><td>3</td><td>TX-TX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>4</td><td>RX-RX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>5</td><td>TX-RX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>6</td><td>DATA-CLK</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr></table></section><section id="3978B4B2-67D2-48FB-BC0D-582ED5C1231F"><h2>CLK PCIe Gen 5 Add-In Card Clock Topology</h2><div><div>PCIe Gen5 Add-in Card Clock Topology Diagram</div><image src="assets/images/35F92339-8689-4365-9CE6-50F7097DA9D2.png" class="contentImage" /></div><div><div>Differential Clock Shielding</div><image src="assets/images/C9DFC36A-CCDE-4099-A580-4BD39B8481AE.png" class="contentImage" /></div><table><caption>CLK PCIe Gen 5 Add-In Card Clock Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Signal isolation</td><td>Differential SRC Clocks supporting PCIe Gen5 devices require 0.76 mm isolation to adjacent high speed IOs. Isolation to other Differential Clocks, USB2 and low-speed IOs can be maintained at 0.5 mm.</td></tr><tr><td>Reference plane</td><td>Continuous ground only</td></tr><tr><td>EMC/ RF noise protection</td><td>[1] For signal sections routed as microstrip on surface layer, a GND ring/ shield is advised to be added with sufficient GND stitching vias for the length of the microstrip trace. 
[2] GND ring/ shield stitching vias should be placed at regular intervals of 4 - 12 mm. 
[3] It is advised to route in inner layer as stripline/ dual stripline routing. Limit microstrip routing and follow above shielding guidelines.
[4] GND ring/ shield spacing to signal should be 3x-5x the dielectric height of the stackup or approximately 300 um (whichever is larger). Clock signal spacing to other signals should follow the signal isolation guidelines .
[5] GND ring/ shield width should be 2x the dielectric height of the stackup or approximately 140 um (whichever is larger).</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Tx</td><td>4</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>M4</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>Connector</td><td>Device</td><td>6</td><td>-1</td></tr></table></section><section id="37B3E581-F79C-4C9B-827D-34911A62998C"><h2>Mainstream, Premium Mid Loss (PML), Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Tx</p><p>Redriver/Retimer: None</p><table><caption>CLK PCIe Gen 5 Add-In Card Clock Topology Mainstream, Premium Mid Loss (PML), Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>12.7</td><td /></tr><tr><td>M1 + M2 + M3</td><td>DSL, MS, SL</td><td /><td /></tr><tr><td>M4</td><td>MS</td><td>25.4</td><td /></tr><tr><td>Mcard</td><td>MS</td><td>76.2</td><td>Assumes an add-in card of 50.4 mm to 76.2 mm.</td></tr></table><p>Min Length Total (mm): 50.8</p><p>Min Length Total Note: M_MB_TOTAL = BO + M1 + M2 + M3 + M4 : 50.8 mm (assumes Mcard is 76.2 mm)</p><p>Max Length Total (mm): 254</p><p>Max Length Total Note: M_MB_TOTAL = BO + M1 + M2 + M3 + M4: 50.8 mm to 178 mm (assumes Mcard is 76.2 mm).If Mcard increases in length, M_MB_TOTAL must reduce in length accordingly.</p></section><section id="2B1AFD41-A282-42B7-A1F6-5CECD1117D6F"><h2>CLK PCIe Gen 5 Device Down Clock Topology</h2><div><div>PCIe Gen5 Device Down Clock Topology Diagram</div><image src="assets/images/14E162D8-8518-4AC8-972A-2529AA23B4AA.png" class="contentImage" /></div><div><div>Differential Clock Shielding</div><image src="assets/images/6AD383A6-8C9C-4B57-9D67-978819099F58.png" class="contentImage" /></div><table><caption>CLK PCIe Gen 5 Device Down Clock Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Signal isolation</td><td>Differential SRC Clocks supporting PCIe Gen5 devices require 0.76 mm isolation to adjacent high speed IOs. Isolation to other Differential Clocks, USB2 and low-speed IOs can be maintained at 0.5 mm.</td></tr><tr><td>Reference plane</td><td>Continuous ground only</td></tr><tr><td>EMC/ RF noise protection</td><td>[1] For signal sections routed as microstrip on surface layer, a GND ring/ shield is advised to be added with sufficient GND stitching vias for the length of the microstrip trace. 
[2] GND ring/ shield stitching vias should be placed at regular intervals of 4 - 12 mm. 
[3] It is advised to route in inner layer as stripline/ dual stripline routing. Limit microstrip routing and follow above shielding guidelines.
[4] GND ring/ shield spacing to signal should be 3x-5x the dielectric height of the stackup or approximately 300 um (whichever is larger). Clock signal spacing to other signals should follow the signal isolation guidelines .
[5] GND ring/ shield width should be 2x the dielectric height of the stackup or approximately 140 um (whichever is larger).</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Tx</td><td>4</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>Device RX</td><td>Device</td><td>5</td><td>-1</td></tr></table></section><section id="9499232C-E21E-49B9-B68C-071E5AD993E0"><h2>Mainstream, Premium Mid Loss (PML), Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Tx</p><p>Redriver/Retimer: None</p><table><caption>CLK PCIe Gen 5 Device Down Clock Topology Mainstream, Premium Mid Loss (PML), Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>12.7</td></tr><tr><td>M1 + M2</td><td>DSL, MS, SL</td><td /></tr><tr><td>M3</td><td>MS</td><td>25.4</td></tr></table><p>Min Length Total (mm): 76.2</p><p>Max Length Total (mm): 254</p></section><section id="9859BAF3-CB76-43EF-BDF1-2E6FE8287324"><h2>Differential Clock (PCH-CPU Support)</h2><table><caption>Differential Clock (PCH-CPU Support) General Guidelines</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Applicable to PCH and CPU </td><td>All guidelines are applicable to clock signals originating from both the PCH and the CPU.</td></tr><tr><td>Recommendations and considerations for routing near switch mode power supply, routing under inductor, routing under phase node, and routing under DrMOS</td><td>Refer to Technical White Paper Doc#:  726825</td></tr></table><table><caption>Differential Clock (PCH-CPU Support) Length Matching</caption><tr><th>Matching Group Id</th><th>Matching Groups</th><th>Total/Within Layer</th><th>Length/Delay</th><th>Required</th><th>Maximum Mismatch</th></tr><tr><td>1</td><td>Pair (P-N)</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>0.254</td></tr><tr><td>2</td><td>Pair (P-N)</td><td>Within</td><td>Length (mm)</td><td>Yes</td><td>0.254</td></tr><tr><td>3</td><td>TX-TX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>4</td><td>RX-RX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>5</td><td>TX-RX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>6</td><td>DATA-CLK</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr></table></section><section id="BC01A6BB-2932-4C96-B7FC-39518475887E"><h2>(Internal) DMI RefCLK Topology</h2><p>Description: Internal Debug Clocks </p><div><div>(Internal) DMI RefCLK Topology Diagram</div><image src="assets/images/F2EED765-726A-4C0C-A51E-083490CFB149.png" class="contentImage" /></div><table><caption>(Internal) DMI RefCLK Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Max length / Min length</td><td>There is no max length, though a typical estimated length is about 203.2 mm (8"). 
Minimum length of channel is 101.6 mm (4") to mitigate channel overshoot.</td></tr><tr><td>Shunt resistor placement</td><td>Shunt resistors (on each DP/DN signal) should be placed as close as possible to the CPU (receiver point). The max placement should be no further than about 25 mm (1") from the CPU. </td></tr><tr><td>PCH associated signals </td><td>PCIe_ExtRefClk (P/N)
DMI_RefClk (P/N)</td></tr><tr><td>CPU associated signals </td><td>PCIe5_RefClk_Ext [0] (P/N)
PCIe5_RefClk_Ext [1] (P/N)
PCIe5_RefClk_Ext [2] (P/N)
USB4_RefClk_Ext (P/N)</td></tr><tr><td>Signal routing guidelines</td><td>Follow standard differential routing guidelines for impedance and spacing, similar to baseline differential clocks.</td></tr></table></section><section id="C8FDF42A-1829-4FD1-84DE-57B9A8A334BF"><h2>Mainstream, Premium Mid Loss (PML), Rx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx</p><p>Redriver/Retimer: None</p><table><caption>(Internal) DMI RefCLK Topology Mainstream, Premium Mid Loss (PML), Rx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO+M1</td><td>MS, DSL, SL</td><td>25</td></tr><tr><td>M2</td><td>MS, DSL, SL</td><td>203</td></tr></table><p>Max Length Total (mm): 203</p><p>Max Length Total Note: Max length is typical length, but there is no theoretical max length upper bound.</p></section><section id="D1B149DF-6014-4BB9-BDAA-A8DD6B27FC6B"><h2>CPU DMI CLK to PCH Topology</h2><div><div>CPU DMI CLK to PCH Topology Diagram</div><image src="assets/images/0061456E-94A8-44F0-91AE-243B4A78CAD5.png" class="contentImage" /></div><table><caption>CPU DMI CLK to PCH Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>CPU DMI CLK signal name</td><td>CLKOUT_SRC_P/N. Note: DMI CLK can be mapped to any CLKOUT_SRC.</td></tr><tr><td>PCH DMI CLK signal name</td><td>EXT_INJ_PHY P/N</td></tr><tr><td>Signal isolation</td><td>Clock signals require 0.76 mm isolation to adjacent high speed IOs. Isolation to other differential clocks, USB2 and low-speed IOs can be maintained at 0.5 mm.</td></tr><tr><td>EMC/ RF noise protection</td><td>[1] For signal sections of the signals which are routed on MS (surface) layer, a GND ring/ shield is advised to be added (with similar guidelines following a standard GND ring/shield such as for XTAL) with sufficient GND stitching vias for the length of the MS routed layer. 
[2] GND ring/ shield GND stitching vias should be placed at regular intervals of 4 - 12 mm. 
[3] It is advised to route the clock signals in inner layer SL/ DSL routing. Limit MS routed section and follow above shielding guidelines.</td></tr><tr><td>Reference plane</td><td>Continuous ground only.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th></tr><tr><td>Tx</td><td>2</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>BI</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>RX</td><td>Device</td><td>4</td><td>-1</td></tr></table></section><section id="0FE8102A-7E1B-466D-B9A4-4C503F949512"><h2>Mainstream, Premium Mid Loss (PML), Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Tx</p><p>Redriver/Retimer: None</p><table><caption>CPU DMI CLK to PCH Topology Mainstream, Premium Mid Loss (PML), Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO/BI</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>178</td></tr></table><p>Min Length Total (mm): 76</p><p>Max Length Total (mm): 178</p><p>Max Length Total Note: BO+M1+BI = 178mm</p></section><section id="115E4179-05A0-4F7E-BE19-DC1AA7C73EEA"><h2>CPU XTAL CLK to PCH Topology</h2><div><div>CPU XTAL CLK to PCH Topology Diagram</div><image src="assets/images/E2D2CB2C-8BD9-4D68-B3C4-C92FCF6C6418.png" class="contentImage" /></div><table><caption>CPU XTAL CLK to PCH Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>CPU XTAL CLK signal name</td><td>XTAL_OUT_38_P/N</td></tr><tr><td>PCH XTAL CLK signal name</td><td>CLKIN_XTAL_P/N</td></tr><tr><td>Signal isolation</td><td>Clock signals require 0.76 mm isolation to adjacent high speed IOs. Isolation to other differential clocks, USB2 and low-speed IOs can be maintained at 0.5 mm.</td></tr><tr><td>EMC/ RF noise protection</td><td>1] For signal sections of the signals which are routed on MS (surface) layer, a GND ring/ shield is advised to be added with sufficient GND stitching vias for the length of the MS routed layer. 
[2] GND ring/ shield GND stitching vias should be placed at regular intervals of 4 - 12 mm. 
[3] It is advised to route the clock signals in inner layer SL/ DSL routing. Limit MS routed section and follow above shielding guidelines.</td></tr><tr><td>Reference plane</td><td>Continuous ground only.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th></tr><tr><td>Tx</td><td>2</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>BI</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>RX</td><td>Device</td><td>4</td><td>-1</td></tr></table></section><section id="CEFB6C18-2E62-4A41-9782-F32BD16AE676"><h2>Mainstream, Premium Mid Loss (PML), Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Tx</p><p>Redriver/Retimer: None</p><table><caption>CPU XTAL CLK to PCH Topology Mainstream, Premium Mid Loss (PML), Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO/BI</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>178</td></tr></table><p>Min Length Total (mm): 89</p><p>Max Length Total (mm): 178</p><p>Max Length Total Note: BO+M1+BI = 178mm</p></section><section id="832542C6-1376-4151-99F8-5624CE7A9C08"><h2>eDP</h2><p>Description: Guidelines are same for eDP using DDI interface or TCP interface.</p><table><caption>eDP General Guidelines</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Voiding recommendation</td><td>It is recommended to void unused (non-functional) pads for differential vias, and pin pads for CMCs, ESDs and connectors to optimize the impedance matching in the channel.  Voiding of 0402 or smaller AC capacitors pads is not necessary.</td></tr></table><table><caption>eDP Length Matching</caption><tr><th>Matching Group Id</th><th>Matching Groups</th><th>Total/Within Layer</th><th>Length/Delay</th><th>Required</th><th>Maximum Mismatch</th></tr><tr><td>1</td><td>Pair (P-N)</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>0.125</td></tr><tr><td>2</td><td>Pair (P-N)</td><td>Within</td><td>Length (mm)</td><td>Yes</td><td>0.25</td></tr><tr><td>3</td><td>TX-TX</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>25</td></tr></table></section><section id="7F86D15D-0429-42BC-9A6B-E579087ADF41"><h2>eDP Auxiliary Main Link Topology</h2><div><div>eDP Auxilary Main Link Topology Diagram</div><image src="assets/images/486246E1-0EEC-450E-BF3B-D69C7BCFCC73.png" class="contentImage" /></div><table><caption>eDP Auxiliary Main Link Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Number of vias allowed</td><td>No explicit limit, use best known routing practices.</td></tr><tr><td>Transmission line referencing</td><td>Reference planes can be continuous ground or continuous power that have low frequency peak to peak noise. Ground referencing is preferred.</td></tr><tr><td>AC cap value</td><td>75 nF to 200 nF including tolerance.</td></tr><tr><td>Cable assembly</td><td>75 - 100 Ω including tolerance. Insertion loss ≥ -1.0 dB @ 1 MHz.</td></tr></table><p>Signal Group: Rx, Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td /><td>Trace</td><td>3</td><td>4</td></tr><tr><td>AC CAP</td><td /><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>M3</td><td /><td>Trace</td><td>5</td><td>6</td></tr><tr><td>eDP CONNECTOR</td><td>1</td><td>Device</td><td>6</td><td>7</td></tr><tr><td>eDP Cable</td><td /><td>Device</td><td>7</td><td>8</td></tr><tr><td>eDP CONNECTOR</td><td>2</td><td>Device</td><td>8</td><td>-1</td></tr></table></section><section id="16EE428C-B66D-4246-9B5A-3F6EC4FB2DE6"><h2>Mainstream, Premium Mid Loss (PML), Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Tx</p><p>Redriver/Retimer: None</p><table><caption>eDP Auxiliary Main Link Topology Mainstream, Premium Mid Loss (PML), Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>25</td></tr><tr><td>M1+M2+M3</td><td>DSL, MS, SL</td><td>450</td></tr><tr><td>Cable</td><td>Cable</td><td>500</td></tr></table><p>Max Length Total (mm): 450</p></section><section id="A2F644CA-AE47-4717-B815-1E2A620B7421"><h2>eDP HBR3 MUX CTLE Topology</h2><div><div>eDP HBR3 MUX CTLE Topology Diagram</div><image src="assets/images/1BE48AAB-8551-4DF5-8C6A-6ED23CDF77B6.png" class="contentImage" /></div><table><caption>eDP HBR3 MUX CTLE Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane for microstrip route</td><td>Continuous ground or continuous power that has low frequency peak to peak noise, ground preferred.</td></tr><tr><td>Reference plane for stripline and dual stripline route</td><td>Both sides can either be continuous ground or continuous power that has low frequency peak to peak noise, ground preferred.</td></tr><tr><td>CMC</td><td>For recommended part numbers, please refer to the EMC Component Selection section. Optional. Populating will not reduce the supported length.</td></tr><tr><td>AC cap value</td><td>75 nF to 265 nF including tolerance.</td></tr><tr><td>Mux component guidelines</td><td>Use a passive mux with the following parameters:
Differential insertion loss @ 4.05 GHz &gt; -2.2 dB
Differential return loss @ 4.05 GHz &lt; -8.0 dB
Differential FEXT @ 4.05 GHz &lt; -50 dB</td></tr><tr><td>355 mm cable assembly (micro coaxial)</td><td>80-100 Ω  including tolerance. 25 mm assembly insertion loss ≥ -0.62 dB. 355 mm assembly insertion loss ≥ -5.1 dB @ 4.05 GHz.</td></tr><tr><td>Twisted pair cable assembly</td><td>Refer to "ADL_TwistedPair_CableSpec_eDP_TWP_Rev0p7" Document 644925.  This document describes the electrical parameter limits for the twisted pair cables assumed for this topology. It does not consider any EMI/RFI risks.</td></tr><tr><td>TCON RX equalization</td><td>CTLE only.</td></tr><tr><td>Fiberweave</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr><tr><td>eDP HBR2 max length</td><td>Refer to eDP HBR3 MUX CTLE+DFE Topology recommendation for HBR2 max length.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Tx</td><td>3</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td /><td>Trace</td><td>3</td><td>4</td></tr><tr><td>MUX</td><td /><td>Device</td><td>4</td><td>5</td></tr><tr><td>M3</td><td /><td>Trace</td><td>5</td><td>6</td></tr><tr><td>AC CAP</td><td /><td>Capacitor</td><td>6</td><td>7</td></tr><tr><td>M4</td><td /><td>Trace</td><td>7</td><td>8</td></tr><tr><td>CMC</td><td /><td>Device</td><td>8</td><td>9</td></tr><tr><td>M5</td><td /><td>Trace</td><td>9</td><td>10</td></tr><tr><td>eDP CONNECTOR</td><td>1</td><td>Device</td><td>10</td><td>11</td></tr><tr><td>eDP Cable</td><td /><td>Device</td><td>11</td><td>12</td></tr><tr><td>eDP CONNECTOR</td><td>2</td><td>Device</td><td>12</td><td>-1</td></tr></table></section><section id="E7608352-0C17-489C-8294-2B9460A928DA"><h2>Mainstream, Premium Mid Loss (PML), Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Tx</p><p>Redriver/Retimer: None</p><table><caption>eDP HBR3 MUX CTLE Topology Mainstream, Premium Mid Loss (PML), Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>13</td></tr><tr><td>M1+M2</td><td>DSL, MS, SL</td><td>140</td></tr><tr><td>M3+M4+M5</td><td>DSL, MS, SL</td><td>25</td></tr><tr><td>Cable</td><td>Cable</td><td>355</td></tr></table><p>Max Length Total (mm): 140</p><p>Max Length Total Note: 1) Max length not including cable. 2) Refer to eDP HBR3 MUX CTLE+DFE Topology recommendation for HBR2 max length.</p></section><section id="24E54766-2CB5-48D7-B31D-ECEB196EB121"><h2>eDP HBR3 MUX CTLE+DFE Topology</h2><div><div>eDP HBR3 MUX CTLE+DFE Topology Diagram</div><image src="assets/images/9E0773F1-6A31-4235-AABF-997173F0E276.png" class="contentImage" /></div><table><caption>eDP HBR3 MUX CTLE+DFE Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane for microstrip route</td><td>Continuous ground or continuous power that has low frequency peak to peak noise, ground preferred.</td></tr><tr><td>Reference plane for stripline and dual stripline route</td><td>Both sides can either be continuous ground or continuous power that has low frequency peak to peak noise, ground preferred.</td></tr><tr><td>CMC</td><td>For recommended part numbers, please refer to the EMC Component Selection section. Optional. Populating will not reduce the supported length.</td></tr><tr><td>AC cap value</td><td>75 nF to 265 nF including tolerance.</td></tr><tr><td>Mux component guidelines</td><td>Use a passive mux with the following parameters:
Differential insertion loss @ 4.05 GHz &gt; -2.2 dB
Differential return loss @ 4.05 GHz &lt; -8.0 dB
Differential FEXT @ 4.05 GHz &lt; -50 dB
</td></tr><tr><td>355 mm cable assembly (micro coaxial)</td><td>80-100 Ω  including tolerance. 25 mm assembly insertion loss ≥ -0.62 dB. 355 mm assembly insertion loss ≥ -5.1 dB @ 4.05 GHz.</td></tr><tr><td>Twisted pair cable assembly</td><td>Refer to "ADL_TwistedPair_CableSpec_eDP_TWP_Rev0p7" document #644925.  This document describes the electrical parameter limits for the twisted pair cables assumed for this topology. It does not consider any EMI/ RFI risks.</td></tr><tr><td>TCON RX equalization</td><td>CTLE + DFE.</td></tr><tr><td>Fiberweave</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr><tr><td>eDP HBR2 max length</td><td>This recommendation is applicable to eDP HBR2 Mux topology for panels comply to the VESA eDP HBR2 standard equalization.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Tx</td><td>3</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td /><td>Trace</td><td>3</td><td>4</td></tr><tr><td>MUX</td><td /><td>Device</td><td>4</td><td>5</td></tr><tr><td>M3</td><td /><td>Trace</td><td>5</td><td>6</td></tr><tr><td>AC CAP</td><td /><td>Capacitor</td><td>6</td><td>7</td></tr><tr><td>M4</td><td /><td>Trace</td><td>7</td><td>8</td></tr><tr><td>CMC</td><td /><td>Device</td><td>8</td><td>9</td></tr><tr><td>M5</td><td /><td>Trace</td><td>9</td><td>10</td></tr><tr><td>eDP CONNECTOR</td><td>1</td><td>Device</td><td>10</td><td>11</td></tr><tr><td>eDP Cable</td><td /><td>Device</td><td>11</td><td>12</td></tr><tr><td>eDP CONNECTOR</td><td>2</td><td>Device</td><td>12</td><td>-1</td></tr></table></section><section id="89A097A6-455D-40C0-9C97-37B0D72389FF"><h2>Mainstream, Premium Mid Loss (PML), Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Tx</p><p>Redriver/Retimer: None</p><table><caption>eDP HBR3 MUX CTLE+DFE Topology Mainstream, Premium Mid Loss (PML), Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>13</td></tr><tr><td>M1+M2</td><td>DSL, MS, SL</td><td>250</td></tr><tr><td>M3+M4+M5</td><td>DSL, MS, SL</td><td>25</td></tr><tr><td>Cable</td><td>Cable</td><td>355</td></tr></table><p>Max Length Total (mm): 250</p><p>Max Length Total Note: 1) Max length not including cable. 2) This recommendation is applicable to eDP HBR2 data rate for panels comply to the VESA eDP HBR2 standard equalization.</p></section><section id="1C387048-A2F6-4B52-80C6-2BF43182FC36"><h2>eDP HBR3 Main Link CTLE Topology</h2><div><div>eDP HBR3 Main Link CTLE Topology Diagram</div><image src="assets/images/33A1C3BB-576A-44CD-923C-DB46F197F2C3.jpg" class="contentImage" /></div><table><caption>eDP HBR3 Main Link CTLE Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane for microstrip route</td><td>Continuous ground or continuous power that has low frequency peak to peak noise, ground preferred.</td></tr><tr><td>Reference plane for stripline and dual stripline route</td><td>Both sides can either be continuous ground or continuous power that has low frequency peak to peak noise, ground preferred.</td></tr><tr><td>CMC</td><td>Refer to Electromagnetic Compatibility chapter (Common Mode Choke Selection).Optional. Populating will not reduce the supported length.</td></tr><tr><td>AC cap value</td><td>75 nF to 265 nF including tolerance.</td></tr><tr><td>355 mm cable assembly (micro coaxial)</td><td>Cable length: 355 mm for micro-coax with the following assumptions
25 mm assembly insertion loss &gt;= -0.62 dB @ 4.05 GHz
355 mm cable assembly insertion loss &gt;= -5.1 dB @ 4.05 GHz
80 - 100 ohms characteristic impedance including tolerance</td></tr><tr><td>Twisted pair cable assembly</td><td>Refer to "ADL_TwistedPair_CableSpec_eDP_TWP_Rev0p7" document #644925.  This document describes the electrical parameter limits for the twisted pair cables assumed for this topology. It does not consider any EMI/ RFI risks.</td></tr><tr><td>TCON RX equalization</td><td>CTLE only.</td></tr><tr><td>Fiberweave</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr><tr><td>eDP HBR2 max length</td><td>Refer to eDP HBR3 Main Link CTLE+DFE Topology recommendation for HBR2 Main Link Topology max length.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Tx</td><td>3</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td /><td>Trace</td><td>3</td><td>4</td></tr><tr><td>AC CAP</td><td /><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>M3</td><td /><td>Trace</td><td>5</td><td>6</td></tr><tr><td>CMC</td><td /><td>Device</td><td>6</td><td>7</td></tr><tr><td>M4</td><td /><td>Trace</td><td>7</td><td>8</td></tr><tr><td>eDP CONNECTOR</td><td>1</td><td>Device</td><td>8</td><td>9</td></tr><tr><td>eDP Cable</td><td /><td>Device</td><td>9</td><td>10</td></tr><tr><td>eDP CONNECTOR</td><td>2</td><td>Device</td><td>10</td><td>-1</td></tr></table></section><section id="1B56361B-4199-4D46-BBE4-585DEB83176A"><h2>Mainstream, Premium Mid Loss (PML), Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Tx</p><p>Redriver/Retimer: None</p><table><caption>eDP HBR3 Main Link CTLE Topology Mainstream, Premium Mid Loss (PML), Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>13</td></tr><tr><td>M1</td><td>DSL, MS, SL</td><td>200</td></tr><tr><td>M2+M3+M4</td><td>DSL, MS, SL</td><td>25</td></tr><tr><td>Cable</td><td>Cable</td><td>355</td></tr></table><p>Max Length Total (mm): 200</p><p>Max Length Total Note: 1) Max length not including cable. 2) Refer to eDP HBR3 Main Link CTLE+DFE Topology recommendation for HBR2 max length. 3) Above mentioned table is for mid-loss, for T3 premium mid-loss Length of 10 mm can be increased for CTLE.</p></section><section id="7A5798F1-8266-4BD4-BF32-CB4469252173"><h2>eDP HBR3 Main Link CTLE+DFE Topology</h2><div><div>eDP HBR3 Main Link CTLE+DFE Topology Diagram</div><image src="assets/images/F2E1B25F-CC35-451E-AF4A-C57AC256DC98.jpg" class="contentImage" /></div><table><caption>eDP HBR3 Main Link CTLE+DFE Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane for microstrip route</td><td>Continuous ground or continuous power that has low frequency peak to peak noise, ground preferred.</td></tr><tr><td>Reference plane for stripline and dual stripline route</td><td>Both sides can either be continuous ground or continuous power that has low frequency peak to peak noise, ground preferred.</td></tr><tr><td>CMC</td><td>Refer to Electromagnetic Compatibility chapter (Common Mode Choke Selection). Optional. Populating will not reduce the supported length.</td></tr><tr><td>AC cap value</td><td>75 nF to 265 nF including tolerance.</td></tr><tr><td>355 mm cable assembly (micro coaxial)</td><td>80-100 Ω  including tolerance. 25 mm assembly insertion loss ≥ -0.62 dB. 355 mm assembly insertion loss ≥ -5.1 dB @ 4.05 GHz.</td></tr><tr><td>Twisted pair cable assembly</td><td>Refer to "ADL_TwistedPair_CableSpec_eDP_TWP_Rev0p7" document #644925.  This document describes the electrical parameter limits for the twisted pair cables assumed for this topology. It does not consider any EMI/ RFI risks.</td></tr><tr><td>TCON RX equalization</td><td>CTLE + DFE.</td></tr><tr><td>Fiberweave</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr><tr><td>eDP HBR2 max length</td><td>This recommendation is applicable to eDP HBR2 Main Link topology for panels comply to the VESA eDP HBR2 standard equalization.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Tx</td><td>3</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td /><td>Trace</td><td>3</td><td>4</td></tr><tr><td>AC CAP</td><td /><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>M3</td><td /><td>Trace</td><td>5</td><td>6</td></tr><tr><td>CMC</td><td /><td>Device</td><td>6</td><td>7</td></tr><tr><td>M4</td><td /><td>Trace</td><td>7</td><td>8</td></tr><tr><td>eDP CONNECTOR</td><td>1</td><td>Device</td><td>8</td><td>9</td></tr><tr><td>eDP Cable</td><td /><td>Device</td><td>9</td><td>10</td></tr><tr><td>eDP CONNECTOR</td><td>2</td><td>Device</td><td>10</td><td>-1</td></tr></table></section><section id="CA210D4F-57EC-4990-BBF2-58F989ECDF5F"><h2>Mainstream, Premium Mid Loss (PML), Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Tx</p><p>Redriver/Retimer: None</p><table><caption>eDP HBR3 Main Link CTLE+DFE Topology Mainstream, Premium Mid Loss (PML), Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>13</td></tr><tr><td>M1</td><td>DSL, MS, SL</td><td>300</td></tr><tr><td>M2+M3+M4</td><td>DSL, MS, SL</td><td>25</td></tr><tr><td>Cable</td><td>Cable</td><td>355</td></tr></table><p>Max Length Total (mm): 300</p><p>Max Length Total Note: 1) Max length not including cable. 2) This recommendation is applicable to eDP HBR2 data rate for panels comply to the VESA eDP HBR2 standard equalization. 3)  Above table is for Mid-loss, for T3 premium mid-loss 10 mm length can be increased for CTLE+DFE.</p></section><section id="E9101F53-98F8-4910-AB9B-9C3AD0706710"><h2>eDP Hot Plug Detect Implementation</h2><div><div>eDP Hot Plug Detect Implementation Diagram</div><image src="assets/images/08D064F0-BD9F-43FF-97A2-9BA8FCC0CE11.jpg" class="contentImage" /></div><table><caption>eDP Hot Plug Detect Implementation Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Routing</td><td>Recommend 45 Ω nominal trace impedance with reasonable noise isolation.</td></tr><tr><td>VCC</td><td>1.25 V</td></tr><tr><td>R1</td><td>100 kΩ ± 5%</td></tr><tr><td>R2</td><td>100 kΩ ± 5%</td></tr><tr><td>Q1</td><td>For panel implementing eDP HPD: 
BSS138p or equivalent (0.85 V &lt; VGS threshold &lt; 1.95 V, input capacitance &lt; 1 nF)

For panel implementing eDP LVHPD: 
RU1J002YN or equivalent (0.35 V &lt; VGS &lt; 0.8 V, input capacitance &lt; 1 nF)</td></tr><tr><td>Connectivity</td><td>Follow the vendor data sheet for any additional HPD connectivity requirements.</td></tr></table></section><section id="42E9D922-8D23-4634-AC82-00129ECAFBA0"><h2>(Internal Validation) eDP HBR3 MUX CTLE Add-In Card Topology</h2><div><div>eDP HBR3 MUX CTLE Add-In Card Topology Diagram</div><image src="assets/images/E3D5BE7C-4627-422B-BD13-3369F9FB0865.png" class="contentImage" /></div><table><caption>(Internal Validation) eDP HBR3 MUX CTLE Add-In Card Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane for microstrip route</td><td>Continuous ground or continuous power that has low frequency peak to peak noise, ground preferred.</td></tr><tr><td>Reference plane for stripline and dual stripline route</td><td>Both sides can either be continuous ground or continuous power that has low frequency peak to peak noise, ground preferred.</td></tr><tr><td>CMC</td><td>For recommended part numbers, please refer to the EMC Component Selection section. Optional. Populating will not reduce the supported length.</td></tr><tr><td>AC cap value</td><td>75 nF to 265 nF including tolerance.</td></tr><tr><td>Mux component guidelines</td><td>Use a passive mux with the following parameters:
Differential insertion loss @ 4.05 GHz &gt; -2.2 dB
Differential return loss @ 4.05 GHz &lt; -8.0 dB
Differential FEXT @ 4.05 GHz &lt; -50 dB</td></tr><tr><td>355 mm cable assembly (micro coaxial)</td><td>80-100 Ω  including tolerance. 25 mm assembly insertion loss ≥ -0.62 dB. 355 mm assembly insertion loss ≥ -5.1 dB @ 4.05 GHz.</td></tr><tr><td>Twisted pair cable assembly</td><td>Refer to "ADL_TwistedPair_CableSpec_eDP_TWP_Rev0p7" Document 644925.  This document describes the electrical parameter limits for the twisted pair cables assumed for this topology. It does not consider any EMI/RFI risks.</td></tr><tr><td>TCON RX equalization</td><td>CTLE only.</td></tr><tr><td>Fiberweave</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr><tr><td>eDP HBR2 max length</td><td>Refer to eDP HBR3 MUX CTLE+DFE Topology recommendation for HBR2 max length.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Tx</td><td>3</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td /><td>Trace</td><td>3</td><td>4</td></tr><tr><td>MUX</td><td /><td>Device</td><td>4</td><td>5</td></tr><tr><td>M3</td><td /><td>Trace</td><td>5</td><td>6</td></tr><tr><td>AC CAP</td><td /><td>Capacitor</td><td>6</td><td>7</td></tr><tr><td>M4</td><td /><td>Trace</td><td>7</td><td>8</td></tr><tr><td>CMC</td><td /><td>Device</td><td>8</td><td>9</td></tr><tr><td>M5</td><td /><td>Trace</td><td>9</td><td>10</td></tr><tr><td>eDP CONNECTOR</td><td>1</td><td>Device</td><td>10</td><td>11</td></tr><tr><td>eDP Cable</td><td /><td>Device</td><td>11</td><td>12</td></tr><tr><td>eDP CONNECTOR</td><td>2</td><td>Device</td><td>12</td><td>-1</td></tr></table></section><section id="DCB7C736-2715-4C5F-879A-6C020F7825A1"><h2>Mainstream, Premium Mid Loss (PML), Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Tx</p><p>Redriver/Retimer: None</p><table><caption>(Internal Validation) eDP HBR3 MUX CTLE Add-In Card Topology Mainstream, Premium Mid Loss (PML), Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>13</td></tr><tr><td>M1+M2</td><td>DSL, MS, SL</td><td>140</td></tr><tr><td>M3+M4+M5</td><td>DSL, MS, SL</td><td>25</td></tr><tr><td>Cable</td><td>Cable</td><td>355</td></tr></table><p>Max Length Total (mm): 140</p><p>Max Length Total Note: 1) Max length not including cable. 2) Refer to eDP HBR3 MUX CTLE+DFE Topology recommendation for HBR2 max length.</p></section><section id="3FA49E2C-1B33-4977-93A7-3B1F7FB686DD"><h2>(Internal Validation) eDP HBR3 Main Link M.2 Modular Topology</h2><div><div>eDP HBR3 Main Link M.2 Modular Topology Diagram</div><image src="assets/images/20680247-D514-4947-9952-739F1A945688.png" class="contentImage" /></div><table><caption>(Internal Validation) eDP HBR3 Main Link M.2 Modular Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane for microstrip route</td><td>Continuous ground or continuous power that has low frequency peak to peak noise, ground preferred.</td></tr><tr><td>Reference plane for stripline and dual stripline route</td><td>Both sides can either be continuous ground or continuous power that has low frequency peak to peak noise, ground preferred.</td></tr><tr><td>CMC</td><td>Please refer to EMC Component Selection section for more details. Populating will not reduce the supported length.</td></tr><tr><td>AC cap value</td><td>75 nF to 265 nF including tolerance.</td></tr><tr><td>355 mm cable assembly (micro coaxial)</td><td>80-100 Ohm  including tolerance. 25 mm assembly insertion loss ≥ -0.62 dB. 355 mm assembly insertion loss ≥ -5.1 dB @ 4.05 GHz.</td></tr><tr><td>Twisted pair cable assembly</td><td>Refer to "ADL_TwistedPair_CableSpec_eDP_TWP_Rev0p7" document #644925.  This document describes the electrical parameter limits for the twisted pair cables assumed for this topology. It does not consider any EMI/ RFI risks.</td></tr><tr><td>TCON RX equalization</td><td>CTLE EQ or CTLE+DFE EQ can be used.</td></tr><tr><td>Fiberweave</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr><tr><td>Maximum via stub length</td><td>728 um</td></tr><tr><td>Module Information</td><td>Guidelines compatible with: TCSS-500.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th><th>Notes</th></tr><tr><td>Tx</td><td>2</td><td>Total Channel</td><td>This note defines the pre-channel as main board only. </td></tr></table></section><section id="F0A1FDCF-439C-48D3-AE37-708E4800DC6B"><h2>Mainstream, Premium Mid Loss (PML), Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Tx</p><p>Redriver/Retimer: None</p><table><caption>(Internal Validation) eDP HBR3 Main Link M.2 Modular Topology Mainstream, Premium Mid Loss (PML), Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>13</td><td /></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>180</td><td>CTLE only assumed. This solution can be extended if DFE is applied. Contact SI owner if more solution is required.</td></tr></table><p>Max Length Total (mm): 180</p><p>Max Length Total Note: Assuming TCSS 500 eDP Module. If another module is used, this recommendation must be revisted.</p></section><section id="8B7103C8-B990-4D81-B1C7-EF2D33520D8A"><h2>eUSB2</h2><table><caption>eUSB2 General Guidelines</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>USB 2.0 routing shall comply to USB 2.0 DCR ECN for D+ and D- maximum series DC resistance (DCR) specification.</td><td /></tr><tr><td>Recommendations and considerations for routing near switch mode power supply, routing under inductor, routing under phase node, and routing under DrMOS</td><td>Refer to Technical White Paper Doc#:  726825</td></tr></table><table><caption>eUSB2 Length Matching</caption><tr><th>Matching Group Id</th><th>Matching Groups</th><th>Total/Within Layer</th><th>Length/Delay</th><th>Required</th><th>Maximum Mismatch</th></tr><tr><td>1</td><td>Pair (P-N)</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>0.381</td></tr><tr><td>2</td><td>Pair (P-N)</td><td>Within</td><td>Length (mm)</td><td>Yes</td><td>0.254</td></tr><tr><td>3</td><td>TX-TX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>4</td><td>RX-RX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>5</td><td>TX-RX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>6</td><td>DATA-CLK</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr></table></section><section id="3FAEB061-4B58-4DF0-8011-4DBFD8C8CFE3"><h2>eUSB2 Native Camera Topology</h2><div><div>eUSB2 Native Camera Topology Diagram</div><image src="assets/images/89652547-AA7C-487F-B49B-7CDFE8B2BBFC.png" class="contentImage" /></div><table><caption>eUSB2 Native Camera Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Length matching between P and N within a diff. pair</td><td>Within same layer mismatch: 0.254 mm. 
Total length mismatch: 0.381 mm.</td></tr><tr><td>Number of vias allowed</td><td>Max 3 vias.</td></tr><tr><td>Reference plane</td><td>Continuous GND recommended. </td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th></tr><tr><td>Rx, Tx</td><td>3</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>SoC</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td /><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Connector</td><td>1</td><td>Device</td><td>4</td><td>-1</td></tr></table></section><section id="34FA40B9-A20C-4DD6-9B2C-A908B28F8136"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>eUSB2 Native Camera Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, SL</td><td>13</td><td /></tr><tr><td>M1</td><td>MS, SL</td><td>300</td><td>BO+M1+M2 &lt;= 326 mm; 0.1245 dB/in of differential loss at 240 MHz</td></tr><tr><td>M2</td><td>MS</td><td>13</td><td /></tr><tr><td>M3</td><td>Cable</td><td>400</td><td>0.111 dB/in of differential loss at 240 MHz. Cable differential impedance target should be 85 to 90 Ohms with +/- 10 Ohms variation.</td></tr><tr><td>M4</td><td>MS</td><td>38</td><td>Camera module route length 1.5" max</td></tr></table><p>Max Length Total (mm): 764</p><p>Max Length Total Note: M1 and M3 lengths can be traded off according to their loss.</p></section><section id="A832BF04-87DB-4B29-A517-75062EDC40E8"><h2>eUSB2 Native Device Down Topology</h2><div><div>eUSB2 Native Device Down Topology Diagram</div><image src="assets/images/0E52C4A5-9C67-4795-BDDA-E6011483486C.png" class="contentImage" /></div><table><caption>eUSB2 Native Device Down Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Length matching between P and N within a diff. pair</td><td>Within same layer mismatch: 0.254 mm. 
Total length mismatch: 0.381 mm.</td></tr><tr><td>Number of vias allowed</td><td>Max 3 vias.</td></tr><tr><td>Reference plane</td><td>Continuous GND recommended. </td></tr><tr><td>CMC</td><td>Optional.  Refer to Electromagnetic Compatibility chapter (Common Mode Choke Selection) for more details.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th></tr><tr><td>Rx, Tx</td><td>3</td></tr></table><p>Signal Group: Rx, Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>SoC</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>CMC</td><td>Device</td><td>5</td><td>6</td></tr><tr><td>M4</td><td>Trace</td><td>6</td><td>7</td></tr><tr><td>eUSB2 Native Mode Device</td><td>Device</td><td>7</td><td>-1</td></tr></table></section><section id="C1094AE9-F9B5-4FC2-9428-4E31CF5FCF53"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>eUSB2 Native Device Down Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, SL</td><td>15.2</td><td /></tr><tr><td>M1+M2</td><td>MS, SL</td><td>470</td><td>BO+M1+M2+M3+M4 &lt;= 470 mm</td></tr><tr><td>M3</td><td>MS</td><td>3.8</td><td /></tr><tr><td>M4</td><td>MS</td><td>12.7</td><td /></tr></table><p>Max Length Total (mm): 470</p></section><section id="DC7A7BDA-7B2D-4970-A3AA-D529A5C399F9"><h2>eUSB2 Repeater Pre-Channel Topology</h2><div><div>eUSB2 Repeater Pre-Channel Topology Diagram</div><image src="assets/images/6B335080-C99F-4EF7-9BB9-49013F532855.png" class="contentImage" /></div><table><caption>eUSB2 Repeater Pre-Channel Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Length matching between P and N within a diff. pair</td><td>Within same layer mismatch: 0.254 mm. 
Total length mismatch: 0.381 mm.</td></tr><tr><td>Number of vias allowed</td><td>Max 3 vias.</td></tr><tr><td>Reference plane</td><td>Continuous GND recommended. </td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th></tr><tr><td>Rx, Tx</td><td>3</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX_RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>eUSB2 repeater</td><td>Device</td><td>5</td><td>-1</td></tr></table></section><section id="AC276E98-6022-48AF-BFE8-27BC4B55189D"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>eUSB2 Repeater Pre-Channel Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, SL</td><td>15</td><td /></tr><tr><td>M1+M2</td><td>MS, SL</td><td>173</td><td>BO+M1+M2+M3 &lt;= 203 mm</td></tr><tr><td>M3</td><td>MS</td><td>15</td><td /></tr></table><p>Max Length Total (mm): 203</p></section><section id="2CC67D7E-B926-4A2E-9E26-1DDDEAC74C8E"><h2>eUSB2 Repeater Post-Channel M.2 Topology</h2><div><div>eUSB2 Repeater Post-Channel M.2 Topology Diagram</div><image src="assets/images/89BC5F99-B544-4098-94CB-3A97E3A9EF69.png" class="contentImage" /></div><table><caption>eUSB2 Repeater Post-Channel M.2 Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Length matching between P and N within a diff. pair</td><td>Within same layer mismatch: 0.254 mm. 
Total length mismatch: 0.381 mm.</td></tr><tr><td>Number of vias allowed</td><td>Max 3 vias.</td></tr><tr><td>Reference plane</td><td>Continuous GND recommended.</td></tr><tr><td>CMC</td><td>Optional.  Refer to Electromagnetic Compatibility chapter (Common Mode Choke Selection) for more details.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th></tr><tr><td>Rx, Tx</td><td>3</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>eUSB Repeater</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>M4</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>CMC</td><td>Device</td><td>2</td><td>3</td></tr><tr><td>M5</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M.2 Connector</td><td>Device</td><td>4</td><td>-1</td></tr></table></section><section id="5561A152-A280-42A4-A489-D9E668254DE1"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>eUSB2 Repeater Post-Channel M.2 Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>M4</td><td>MS, DSL, SL</td><td>125</td><td>Minimum M4+M5 25.4 mm</td></tr><tr><td>M5</td><td>MS</td><td>25</td><td /></tr></table><p>Min Length Total (mm): 25.4</p><p>Max Length Total (mm): 150</p></section><section id="4A9714D0-1108-437B-9D95-89777B5A2434"><h2>eUSB2 Repeater Post-Channel Type-A Topology</h2><div><div>eUSB2 Repeater Post-Channel Type-A Topology Diagram</div><image src="assets/images/71215BC7-0A69-4AC7-837D-2AC13074D7B5.png" class="contentImage" /></div><table><caption>eUSB2 Repeater Post-Channel Type-A Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Length matching between P and N within a diff. pair</td><td>Within same layer mismatch: 0.254 mm. 
Total length mismatch: 0.381 mm.</td></tr><tr><td>Number of vias allowed</td><td>Max 3 vias.</td></tr><tr><td>Reference plane</td><td>Continuous GND recommended. </td></tr><tr><td>CMC</td><td>Refer to Electromagnetic Compatibility chapter (Common Mode Choke Selection) for more details.</td></tr><tr><td>ESD</td><td>Refer to Electromagnetic Compatibility chapter (ESD Diode Selection) for more details.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th></tr><tr><td>Rx, Tx</td><td>3</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>eUSB Repeater</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>M4</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>CMC</td><td>Device</td><td>2</td><td>3</td></tr><tr><td>M5</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>ESD</td><td>Device</td><td>4</td><td>5</td></tr><tr><td>M6</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>USB Type-A Connector</td><td>Device</td><td>6</td><td>-1</td></tr></table></section><section id="C7BAB06D-DD8A-4269-85C7-7E63447C64D1"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>eUSB2 Repeater Post-Channel Type-A Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>M4</td><td>MS</td><td>178</td><td>Minimum length: 50.8 mm</td></tr><tr><td>M5+M6</td><td>MS</td><td>25</td><td /></tr></table><p>Min Length Total (mm): 50.8</p><p>Max Length Total (mm): 203</p></section><section id="4DBD98BA-DE40-4DD9-9940-F88AF3B347C2"><h2>eUSB2 Repeater Post-Channel Type-A with Power Switch/ BC1.2 Charger Module/ MUX Topology</h2><div><div>eUSB2 Repeater Post-Channel Type-A with Power Switch/ BC1.2 Charger Module/ MUX Topology Diagram</div><image src="assets/images/2F9F8FA4-011A-4802-A3E3-9F772E08667B.png" class="contentImage" /></div><table><caption>eUSB2 Repeater Post-Channel Type-A with Power Switch/ BC1.2 Charger Module/ MUX Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Length matching between P and N within a diff. pair</td><td>Within same layer mismatch: 0.254 mm. 
Total length mismatch: 0.381 mm.</td></tr><tr><td>Number of vias allowed</td><td>Max 3 vias.</td></tr><tr><td>Reference plane</td><td>Continuous GND recommended. </td></tr><tr><td>Component R/C vs. channel length trade-off table</td><td>See Component Restrictions table.</td></tr><tr><td>Typical component R/C</td><td>On-state resistance and capacitance of 6 Ohm and 6 pF. 
Insertion loss &gt;= -0.6 dB; Return loss &lt;= -13 dB.</td></tr><tr><td>CMC</td><td>Refer to Electromagnetic Compatibility chapter (Common Mode Choke Selection) for more details.</td></tr><tr><td>ESD</td><td>Refer to Electromagnetic Compatibility chapter (ESD Diode Selection) for more details.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th></tr><tr><td>Rx, Tx</td><td>3</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>eUSB2 repeater</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>M4</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>BC1.2 Charger Module / MUX / Power Switch</td><td>Device</td><td>2</td><td>3</td></tr><tr><td>M5</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>CMC</td><td>Device</td><td>4</td><td>5</td></tr><tr><td>M6</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>ESD</td><td>Device</td><td>6</td><td>7</td></tr><tr><td>M7</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>USB Type-A Connector</td><td>Device</td><td>8</td><td>-1</td></tr></table></section><section id="D40E3A5D-6361-4CB5-87AF-A3605183927C"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>eUSB2 Repeater Post-Channel Type-A with Power Switch/ BC1.2 Charger Module/ MUX Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>M4</td><td>MS</td><td>102</td><td>Minimum length: 50.8 mm</td></tr><tr><td>M5</td><td>MS</td><td>51</td><td /></tr><tr><td>M6+M7</td><td>MS</td><td>25</td><td /></tr></table><p>Min Length Total (mm): 50.8</p><p>Max Length Total (mm): 178</p><p>Max Length Total Note: See Component Restriction Table for component R/C vs. channel length trade-off recommendation. </p><table><tr><th>Motherboard total trace length (mm)</th><th>Max charger module on-state resistance, Ron</th><th>Max charger module on-state capacitance, Con </th><th>Equivalent charger module insertion loss at 240 MHz</th></tr><tr><td>178</td><td>4 Ω</td><td>4 pF</td><td>-0.45 to -0.46 dB</td></tr><tr><td>152</td><td>5 Ω</td><td>5 pF</td><td>-0.57 to -0.58 dB</td></tr><tr><td>127</td><td>6 Ω</td><td>6 pF</td><td>-0.74 to -0.75 dB</td></tr><tr><td>102</td><td>7 Ω</td><td>7 pF</td><td>-0.88 to -0.89 dB</td></tr><tr /></table></section><section id="EE28EDBB-70D8-4901-9CF9-118FBDED9E51"><h2>eUSB2 Repeater Post-Channel Type-A and Type-C Flex or Internal Cable Topology</h2><div><div>eUSB2 Repeater Post-Channel Type-A Internal Cable Topology Diagram</div><image src="assets/images/C8880682-CBD2-4E07-A6E8-4D9EF93EA028.png" class="contentImage" /></div><div><div>eUSB2 Repeater Post-Channel Type-C Internal Cable Topology Diagram</div><image src="assets/images/4846E965-E602-4D83-9535-3E0090157B45.png" class="contentImage" /></div><table><caption>eUSB2 Repeater Post-Channel Type-A and Type-C Flex or Internal Cable Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Length matching between P and N within a diff. pair</td><td>Within same layer mismatch: 0.254 mm.
Total length mismatch: 0.381 mm.</td></tr><tr><td>Number of vias allowed</td><td>Max 3 vias.</td></tr><tr><td>Reference plane</td><td>Continuous GND recommended. </td></tr><tr><td>Cable loss vs. channel length trade-off table</td><td>See USB2 with Internal Cable Routing Length versus Cable Loss Restrictions figure</td></tr><tr><td>Max stub length to Type-C connector (M9)</td><td>3.6 mm</td></tr><tr><td>CMC</td><td>Refer to Electromagnetic Compatibility chapter (Common Mode Choke Selection) for more details.</td></tr><tr><td>ESD</td><td>Refer to Electromagnetic Compatibility chapter (ESD Diode Selection) for more details.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th></tr><tr><td>Rx, Tx</td><td>3</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>eUSB2 Repeater</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>M2</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>Connector</td><td>1</td><td>Device</td><td>2</td><td>3</td></tr><tr><td>M5_Cable</td><td /><td>Cable</td><td>3</td><td>4</td></tr><tr><td>Connector</td><td>2</td><td>Device</td><td>4</td><td>5</td></tr><tr><td>M6</td><td /><td>Trace</td><td>5</td><td>6</td></tr><tr><td>CMC</td><td /><td>Device</td><td>6</td><td>7</td></tr><tr><td>M7</td><td /><td>Trace</td><td>7</td><td>8</td></tr><tr><td>ESD</td><td /><td>Device</td><td>8</td><td>9</td></tr><tr><td>M8</td><td /><td>Trace</td><td>9</td><td>10</td></tr><tr><td>M9</td><td>1</td><td>Trace</td><td>10</td><td>11</td></tr><tr><td>USB Type-A Connector</td><td /><td>Device</td><td>11</td><td>-1</td></tr></table></section><section id="4A5F9088-518B-4505-871A-5C3DD818217D"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>eUSB2 Repeater Post-Channel Type-A and Type-C Flex or Internal Cable Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>M4</td><td>MS, SL</td><td>127</td><td /></tr><tr><td>M5</td><td>Cable</td><td /><td>Max cable (M5) loss: 2 dB at 2.5 GHz</td></tr><tr><td>M6+M7+M8</td><td>MS</td><td>50.8</td><td /></tr></table><p>Max Length Total (mm): 127</p><p>Max Length Total Note: Motherboard length = 127 mm; Daughter card max length: 50.8 mm.</p></section><section id="6629844C-9FEA-4719-BB96-635CA54CE1D5"><h2>eUSB2 Repeater Post-Channel Type-A Flex or Internal Cable without Daughter Card Topology</h2><div><div>eUSB2 Repeater Post-Channel Type-A Internal Cable without Daughter Card Topology Diagram</div><image src="assets/images/761985E4-5A69-470D-9079-C480339A8D63.png" class="contentImage" /></div><table><caption>eUSB2 Repeater Post-Channel Type-A Flex or Internal Cable without Daughter Card Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Length matching between P and N within a diff. pair</td><td>Within same layer mismatch: 0.254 mm. 
Total length mismatch: 0.381 mm.</td></tr><tr><td>Number of vias allowed</td><td>Max 3 vias.</td></tr><tr><td>Reference plane</td><td>Continuous GND recommended. </td></tr><tr><td>Cable loss vs. channel length trade-off table</td><td>See USB2 with Internal Cable Motherboard Routing Length versus Cable Loss Restrictions figure.</td></tr><tr><td>CMC</td><td>Refer to Electromagnetic Compatibility chapter (Common Mode Choke Selection) for more details.</td></tr><tr><td>ESD</td><td>Refer to Electromagnetic Compatibility chapter (ESD Diode Selection) for more details.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th></tr><tr><td>Rx</td><td>3</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>eUSB2 Repeater</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>M4</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>CMC</td><td>Device</td><td>2</td><td>3</td></tr><tr><td>M5</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>ESD</td><td>Device</td><td>4</td><td>5</td></tr><tr><td>M6</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>Cable Connector</td><td>Device</td><td>6</td><td>7</td></tr><tr><td>M7_Cable</td><td>Cable</td><td>7</td><td>8</td></tr><tr><td>USB Type-A Connector</td><td>Device</td><td>8</td><td>-1</td></tr></table></section><section id="21655FB7-38FD-4C68-BF33-35A09B1ADF44"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>eUSB2 Repeater Post-Channel Type-A Flex or Internal Cable without Daughter Card Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>M4</td><td>MS, SL</td><td>152.8</td><td /></tr><tr><td>M5+M6</td><td>MS</td><td>25</td><td /></tr><tr><td>M7</td><td>Cable</td><td /><td>Max cable (M7) loss: 2 dB at 2.5 GHz </td></tr></table><p>Max Length Total (mm): 177.8</p><p>Max Length Total Note: Mother board length (M4+M5+M6) = 177.8 mm</p></section><section id="15FCDF92-0528-4858-BDCC-B1795F00DD5A"><h2>eUSB2 Repeater Post-Channel Type-C Topology</h2><div><div>eUSB2 Repeater Post-Channel Type-C Topology Diagram</div><image src="assets/images/04C0F80F-98B8-4DB4-888B-264F73B87CA4.png" class="contentImage" /></div><table><caption>eUSB2 Repeater Post-Channel Type-C Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Length matching between P and N within a diff. pair</td><td>Within same layer mismatch: 0.254 mm. 
Total length mismatch: 0.381mm .</td></tr><tr><td>Number of vias allowed</td><td>Max 4 vias (including one implemented to accommodate stub).</td></tr><tr><td>Reference plane</td><td>Continuous GND recommended. </td></tr><tr><td>Max stub length to Type-C connector (M8)</td><td>3.6 mm</td></tr><tr><td>CMC</td><td>Refer to Electromagnetic Compatibility chapter (Common Mode Choke Selection) for more details.</td></tr><tr><td>ESD</td><td>Refer to Electromagnetic Compatibility chapter (ESD Diode Selection) for more details.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th></tr><tr><td>Rx, Tx</td><td>4</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>eUSB2 Repeater</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>M4</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>CMC</td><td>Device</td><td>2</td><td>3</td></tr><tr><td>M5</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>ESD</td><td>Device</td><td>4</td><td>5</td></tr><tr><td>M6</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>M7</td><td>Trace</td><td>6</td><td>7</td></tr><tr><td>USB Type-C Connector</td><td>Device</td><td>7</td><td>-1</td></tr><tr><td>M6</td><td>Trace</td><td>5</td><td>8</td></tr><tr><td>M8</td><td>Trace</td><td>8</td><td>7</td></tr></table></section><section id="E2C5D78F-F22B-4E71-A1DF-C7C4DACC1F6D"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>eUSB2 Repeater Post-Channel Type-C Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>M4</td><td>MS, SL</td><td>178</td><td>Minimum Length: 50.8 mm</td></tr><tr><td>M5+M6+M7</td><td>MS</td><td>25</td><td /></tr><tr><td>M8</td><td>MS</td><td>3.6</td><td /></tr></table><p>Min Length Total (mm): 50.8</p><p>Max Length Total (mm): 203</p></section><section id="8FD13BF4-5078-49EF-B60E-8303389F391E"><h2>eUSB2 Repeater Post-Channel Type-C with Power Switch/ BC1.2 Charger Module/ MUX Topology</h2><div><div>eUSB2 Repeater Post-Channel Type-C with Power Switch/ BC1.2 Charger Module/ MUX Topology Diagram</div><image src="assets/images/E73426F0-8568-456D-9D49-A8F20728908C.png" class="contentImage" /></div><table><caption>eUSB2 Repeater Post-Channel Type-C with Power Switch/ BC1.2 Charger Module/ MUX Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Length matching between P and N within a diff. pair</td><td>Within same layer mismatch: 0.254 mm. 
Total length mismatch: 0.381 mm .</td></tr><tr><td>Number of vias allowed</td><td>Max 4 vias (including one implemented to accommodate stub).</td></tr><tr><td>Reference plane</td><td>Continuous GND recommended. </td></tr><tr><td>Max stub length for Type-C connector (M9)</td><td>3.6 mm</td></tr><tr><td>Component R/C vs. channel length trade-off table</td><td>See Module Component Restrictions figure.</td></tr><tr><td>Typical component R/C</td><td>On-state resistance and capacitance of 6 Ohm and 6 pF; 
Insertion Loss &gt;= -0.6 dB ; Return Loss &lt;= -13 dB.</td></tr><tr><td>CMC</td><td>Refer to Electromagnetic Compatibility chapter (Common Mode Choke Selection) for more details.</td></tr><tr><td>ESD</td><td>Refer to Electromagnetic Compatibility chapter (ESD Diode Selection) for more details.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th></tr><tr><td>Rx, Tx</td><td>4</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>eUSB2 Repeater</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>M4</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>BC1.2 Charger Module/MUX/ Power Switch</td><td>Device</td><td>2</td><td>3</td></tr><tr><td>M5</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>CMC</td><td>Device</td><td>4</td><td>5</td></tr><tr><td>M6</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>ESD</td><td>Device</td><td>6</td><td>7</td></tr><tr><td>M7</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>M7</td><td>Trace</td><td>7</td><td>10</td></tr><tr><td>M8</td><td>Trace</td><td>8</td><td>9</td></tr><tr><td>USB Type-C Connector</td><td>Device</td><td>9</td><td>-1</td></tr><tr><td>M9</td><td>Trace</td><td>10</td><td>9</td></tr></table></section><section id="A8CFB4EE-A782-4156-BDC1-446734A5E68F"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>eUSB2 Repeater Post-Channel Type-C with Power Switch/ BC1.2 Charger Module/ MUX Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>M4</td><td>MS, SL</td><td>102</td><td>Minimum Length: 50.8 mm</td></tr><tr><td>M5</td><td>MS, SL</td><td>51</td><td /></tr><tr><td>M6+M7+M8</td><td>MS</td><td>25</td><td /></tr><tr><td>M9</td><td>MS</td><td>3.6</td><td /></tr></table><p>Min Length Total (mm): 50.8</p><p>Max Length Total (mm): 178</p><p>Max Length Total Note: See Component Restriction Table for component R/C vs. channel length trade-off recommendation. </p><table><tr><th>Motherboard total trace length (mm)</th><th>Max charger module on-state resistance, Ron</th><th>Max charger module on-state capacitance, Con </th><th>Equivalent charger module insertion loss at 240 MHz</th></tr><tr><td>178</td><td>4 Ω</td><td>4 pF</td><td>-0.45 to -0.46 dB</td></tr><tr><td>152</td><td>5 Ω</td><td>5 pF</td><td>-0.57 to -0.58 dB</td></tr><tr><td>127</td><td>6 Ω</td><td>6 pF</td><td>-0.74 to -0.75 dB</td></tr><tr><td>102</td><td>7 Ω</td><td>7 pF</td><td>-0.88 to -0.89 dB</td></tr><tr /></table></section><section id="DD39AE66-508E-4AB6-8A0C-B532AC9246E5"><h2>(Internal) eUSB2V2</h2><table><caption>(Internal) eUSB2V2 General Guidelines</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Recommendations and considerations for routing near switch mode power supply, routing under inductor, routing under phase node, and routing under DrMOS.</td><td>Refer to Technical White Paper Doc#: 726825.</td></tr></table><table><caption>(Internal) eUSB2V2 Length Matching</caption><tr><th>Matching Group Id</th><th>Matching Groups</th><th>Total/Within Layer</th><th>Length/Delay</th><th>Required</th><th>Maximum Mismatch</th></tr><tr><td>1</td><td>Pair (P-N)</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>0.127</td></tr><tr><td>2</td><td>Pair (P-N)</td><td>Within</td><td>Length (mm)</td><td>Yes</td><td>0.254</td></tr><tr><td>3</td><td>TX-TX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>4</td><td>RX-RX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>5</td><td>TX-RX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>6</td><td>DATA-CLK</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr></table></section><section id="9708A5E0-9EB4-4633-8234-86B3502DF899"><h2>eUSB2V2 Native Camera Topology Up to 3.84 Gbps</h2><div><div>eUSB2V2 Native Camera Topology Up to 3.84 Gbps Diagram</div><image src="assets/images/7AC95797-E146-45D6-8BAA-4B25C04F74D3.png" class="contentImage" /></div><table><caption>eUSB2V2 Native Camera Topology Up to 3.84 Gbps Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane</td><td>Continuous GND recommended. </td></tr><tr><td>Total channel insertion loss (BO+M1+M2+Cable+M3)</td><td>For 3.84 Gbps: 15 dB @ 1.9 GHz</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th></tr><tr><td>Rx</td><td>3</td></tr></table><p>Signal Group: Rx, Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td /><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Connector</td><td>1</td><td>Device</td><td>4</td><td>5</td></tr><tr><td>Cable</td><td /><td>Cable</td><td>5</td><td>6</td></tr><tr><td>Connector</td><td>2</td><td>Device</td><td>6</td><td>7</td></tr><tr><td>M4</td><td /><td>Trace</td><td>7</td><td>8</td></tr><tr><td>eUSB2V2 Camera</td><td /><td>Device</td><td>8</td><td>-1</td></tr></table></section><section id="6F53BA61-FBCD-4BB7-A1CA-1A073C3EE77E"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>eUSB2V2 Native Camera Topology Up to 3.84 Gbps Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td><td /></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>139.7</td><td /></tr><tr><td>M2</td><td>MS</td><td>12.7</td><td /></tr><tr><td>M3</td><td>MS</td><td>38.1</td><td>Camera module route length 1.5" max</td></tr><tr><td>Cable</td><td>Cable</td><td>558.8</td><td /></tr></table><p>Max Length Total (mm): 762</p><p>Max Length Total Note: Max length including cable. M1 and cable length can be traded off according to their loss.</p></section><section id="52B582ED-025F-484F-AD66-F4AD2BBD62A9"><h2>eUSB2V2 Native Camera Topology Up to 4.8 Gbps</h2><div><div>eUSB2V2 Native Camera Topology Up to 4.8 Gbps Diagram</div><image src="assets/images/BE3B1376-3588-470F-9587-29F72297D4CA.png" class="contentImage" /></div><table><caption>eUSB2V2 Native Camera Topology Up to 4.8 Gbps Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane</td><td>Continuous GND recommended. </td></tr><tr><td>Total channel insertion loss (BO+M1+M2+Cable+M3)</td><td>For 4.8 Gbps: 13 dB @ 2.5 GHz</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th></tr><tr><td>Rx</td><td>3</td></tr></table><p>Signal Group: Rx, Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td /><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Connector</td><td>1</td><td>Device</td><td>4</td><td>5</td></tr><tr><td>Cable</td><td /><td>Cable</td><td>5</td><td>6</td></tr><tr><td>Connector</td><td>2</td><td>Device</td><td>6</td><td>7</td></tr><tr><td>M4</td><td /><td>Trace</td><td>7</td><td>8</td></tr><tr><td>eUSB2V2 Camera</td><td /><td>Device</td><td>8</td><td>-1</td></tr></table></section><section id="4E85B70A-7630-41CE-9B83-6E5B422E111F"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>eUSB2V2 Native Camera Topology Up to 4.8 Gbps Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td><td /></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>114.3</td><td /></tr><tr><td>M2</td><td>MS</td><td>12.7</td><td /></tr><tr><td>M3</td><td>MS</td><td>38.1</td><td>Camera module route length 1.5" max</td></tr><tr><td>Cable</td><td>Cable</td><td>203.2</td><td /></tr></table><p>Max Length Total (mm): 381</p><p>Max Length Total Note: Max length including cable. M1 and cable length can be traded off according to their loss.</p></section><section id="EC7A68B8-552A-4846-ABF5-A9D2803772FE"><h2>HDMI</h2><table><caption>HDMI General Guidelines</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Length matching between pair to pair (inter pair)</td><td>Within 13 mm (HDMI 2.1); 25 mm (HDMI 1.4).</td></tr><tr><td>Voiding recommendation</td><td>It is recommended to void unused (non-functional) pads for differential vias and pin pads for CMCs, ESDs and connectors to optimize the impedance matching in the channel.  Voiding of 0402 or smaller AC capacitors pads is not necessary.</td></tr><tr><td>Unused signals</td><td>Unused data and AUX signals should be left no connected at the BGA ball.</td></tr><tr><td>Routing and return via requirement near vertical transition</td><td>For all vertical transitions, the differential transmission lines should be connected to the two vias symmetrically.  Moreover, Vss return vias should be placed near the signal vias in an equidistant symmetrical manner and all signal vias should have identical Vss return vias around each of them.</td></tr><tr><td>Fiberweave notes</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr></table><table><caption>HDMI Length Matching</caption><tr><th>Matching Group Id</th><th>Matching Groups</th><th>Total/Within Layer</th><th>Length/Delay</th><th>Required</th><th>Maximum Mismatch</th></tr><tr><td>1</td><td>Pair (P-N)</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>0.125</td></tr><tr><td>2</td><td>Pair (P-N)</td><td>Within</td><td>Length (mm)</td><td>Yes</td><td>0.25</td></tr><tr><td>3</td><td>TX-TX</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>13</td></tr><tr><td>4</td><td>RX-RX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>5</td><td>TX-RX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr></table></section><section id="9B5C991C-2DC0-466B-A346-F2DD6F0F99F8"><h2>HDMI Re-timer 12G Topology</h2><div><div>HDMI Re-timer 12G Topology Diagram</div><image src="assets/images/BBDE33C8-6AED-40E2-ADDC-A2CFAF4940F7.png" class="contentImage" /></div><table><caption>HDMI Re-timer 12G Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Number of vias allowed</td><td>Max 2 vias.</td></tr><tr><td>Maximum via stub length</td><td>250 um per via.</td></tr><tr><td>Reference plane for microstrip route</td><td>Continuous ground or continuous power that has low frequency peak to peak noise, ground preferred.</td></tr><tr><td>Reference plane for stripline and dual stripline route</td><td>Both sides can either be continuous ground or continuous power that has low frequency peak to peak noise, ground preferred.</td></tr><tr><td>CMC</td><td>Optional. For recommended part numbers, please refer to the EMC Component Selection section.  Populating will not reduce the supported length.
</td></tr><tr><td>ESD</td><td>For recommended part numbers, please refer to the EMC Component Selection section. Optional if Retimer has integrated ESD that meets discharge requirements.</td></tr><tr><td>AC cap value</td><td>85 nF to 200 nF including tolerances.</td></tr><tr><td>Re-timer</td><td>Re-timer Rx must be spec compliable for HDMI 2.1a FRL source requirements at TP2_EQ</td></tr><tr><td>Max supported HDMI 1.4b TMDS data rate</td><td>3.4 Gbps</td></tr><tr><td>Max supported HDMI 2.1 TMDS data rate</td><td>6.0 Gbps</td></tr><tr><td>Max supported HDMI 2.1 FRL data rate</td><td>12 Gbps</td></tr><tr><td>Retimer sideband communication</td><td>Any port configured to support HDMI must implement sideband communications via the DDC (I2C) channel associated with that HDMI port as defined in the Video BIOS Table (VBT).</td></tr><tr><td>Connector</td><td>Connector shall meet all Category 3 requirements defined by the HDMI1.4b spec (Pin assignment, contact sequence, mechanical performance, electrical performance, environmental characteristics, connector drawings) in addition to the electrical performance requirements listed in HDMI2.1 spec which are defined by compliance parametric electrical tests HFR6-1 (Mated Connector Differential Impedance), HFR6-2 (Mated Connector Attenuation - Differential Insertion Loss) and HFR6-3 (Mated Connector Attenuation to Far-End Crosstalk Ratio) and must be included within the “Approved Category 3 Connector list” defined by the HDMI Licensing Administrator Inc.</td></tr><tr><td>Routing style</td><td>To reduce system RFI/ EMI, it is recommended to use SL instead of MS. If MS routing is needed, refer to EMC PDG for RFI/ EMI mitigation.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Tx</td><td>2</td><td>Pre-Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>AC CAP</td><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>RETIMER</td><td>Device</td><td>5</td><td>6</td></tr><tr><td>M3</td><td>Trace</td><td>6</td><td>7</td></tr><tr><td>CMC</td><td>Device</td><td>7</td><td>8</td></tr><tr><td>M4</td><td>Trace</td><td>8</td><td>9</td></tr><tr><td>ESD</td><td>Device</td><td>9</td><td>10</td></tr><tr><td>M5</td><td>Trace</td><td>10</td><td>11</td></tr><tr><td>HDMI CONNECTOR</td><td>Device</td><td>11</td><td>-1</td></tr></table></section><section id="AA2A47F6-BF95-4B07-A2EE-C22CFB6B4B1F"><h2>Mainstream, Premium Mid Loss (PML), Tx, Pre-Channel</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Tx</p><p>Redriver/Retimer: Pre-Channel</p><table><caption>HDMI Re-timer 12G Topology Mainstream, Premium Mid Loss (PML), Tx, Pre-Channel Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>13</td></tr><tr><td>M1+M2</td><td>DSL, MS, SL</td><td>220</td></tr></table><p>Max Length Total (mm): 220</p></section><section id="1AB4C85E-D971-469C-95B0-10B4099A3481"><h2>Mainstream, Premium Mid Loss (PML), Tx, Post-Channel</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Tx</p><p>Redriver/Retimer: Post-Channel</p><table><caption>HDMI Re-timer 12G Topology Mainstream, Premium Mid Loss (PML), Tx, Post-Channel Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment Note</th></tr><tr><td>M3+M4+M5</td><td>MS</td><td>Refer Vendor Guidelines</td></tr></table></section><section id="63FC8C28-D870-4E7A-86AC-90A80DDEBDDE"><h2>HDMI Limiting Redriver 12G Topology</h2><div><div>HDMI Limiting Redriver 12G Topology Diagram</div><image src="assets/images/F5C92E86-AC19-4FD7-A18B-0613B4B3CA3F.png" class="contentImage" /></div><table><caption>HDMI Limiting Redriver 12G Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Maximum via stub length</td><td>250um per via</td></tr><tr><td>Reference plane for microstrip route</td><td>Continuous ground or continuous power that has low frequency peak to peak noise, ground preferred.</td></tr><tr><td>Reference plane for stripline and dual stripline route</td><td>Both sides can either be continuous ground or continuous power that has low frequency peak to peak noise, ground preferred.</td></tr><tr><td>CMC</td><td>Refer Electromagnetic Compatibility Chapter (Common Mode Choke Selection) for more details. Populating will not reduce the supported length.</td></tr><tr><td>ESD</td><td>Consult with the redriver vendor to determine the appropriate ESD recommendation. Optional: If Redriver has integrated ESD that meets discharge requirements.</td></tr><tr><td>AC cap value</td><td>85 nF to 200 nF including tolerances.</td></tr><tr><td>Limiting Redriver</td><td>Redriver must be HDMI 2.1a FRL spec compliant.
Redriver part and equalization setting should be selected accordingly to compensate pre-channel losses. Refer to the redriver datasheet for detailed information on EQ settings and performance characteristics to achieve the best results.
The exact pre-channel differential insertion loss for a given port with a specific routing and stackup can have a different maximum routing length limit. These recommendations are intended to ensure designs will have sufficient RX EQ to accommodate the expected worst-case loss.
</td></tr><tr><td>Max supported HDMI 1.4b TMDS data rate</td><td>3.4 Gbps</td></tr><tr><td>Max supported HDMI 2.1 TMDS data rate</td><td>6.0 Gbps</td></tr><tr><td>Max supported HDMI 2.1 FRL data rate</td><td>12 Gbps</td></tr><tr><td>Retimer sideband communication</td><td>Any port configured to support HDMI must implement sideband communications via the DDC (I2C) channel associated with that HDMI port as defined in the Video BIOS Table (VBT).</td></tr><tr><td>Connector</td><td>Connector shall meet all Category 3 requirements defined by the HDMI1.4b spec (Pin assignment, contact sequence, mechanical performance, electrical performance, environmental characteristics, connector drawings) in addition to the electrical performance requirements listed in HDMI2.1 spec which are defined by compliance parametric electrical tests HFR6-1 (Mated Connector Differential Impedance), HFR6-2 (Mated Connector Attenuation - Differential Insertion Loss) and HFR6-3 (Mated Connector Attenuation to Far-End Crosstalk Ratio) and must be included within the “Approved Category 3 Connector list” defined by the HDMI Licensing Administrator Inc.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Tx</td><td>2</td><td>Pre-Channel</td></tr><tr><td>Tx</td><td>1</td><td>Post-Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>AC CAP</td><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>Limiting Redriver</td><td>Device</td><td>5</td><td>6</td></tr><tr><td>M3</td><td>Trace</td><td>6</td><td>7</td></tr><tr><td>CMC</td><td>Device</td><td>7</td><td>8</td></tr><tr><td>M4</td><td>Trace</td><td>8</td><td>9</td></tr><tr><td>ESD</td><td>Device</td><td>9</td><td>10</td></tr><tr><td>M5</td><td>Trace</td><td>10</td><td>11</td></tr><tr><td>HDMI Connector</td><td>Device</td><td>11</td><td>-1</td></tr></table></section><section id="605E0BC7-D52A-48B7-A5B3-436E2CD5A980"><h2>Mainstream, Premium Mid Loss (PML), Tx, Pre-Channel</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Tx</p><p>Redriver/Retimer: Pre-Channel</p><p>Max Length Total Note: Note1*: Max/min routing length for HDMI Limiting Redriver 12G (12 Gbps) depends on redriver performance and its loss compensation capability when used in conjunction with Intel CPU. Work with redriver vendor to ensure the selected part can provide adequate signal integrity for the end device.</p><table><caption>HDMI Limiting Redriver 12G Topology Mainstream, Premium Mid Loss (PML), Tx, Pre-Channel Other Signals</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>0</td><td>Note1*</td></tr><tr><td>M1+M2</td><td>MS, DSL, SL</td><td>0</td><td>Note1*</td></tr></table></section><section id="25CFE680-0D5E-4D0A-9682-17CDA4E3C7F6"><h2>Mainstream, Premium Mid Loss (PML), Tx, Post-Channel</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Tx</p><p>Redriver/Retimer: Post-Channel</p><p>Min Length Total Note: Refer to redriver vendor for minimum post-channel lengths.</p><p>Max Length Total Note: Note1*: Max/min routing length for HDMI Limiting Redriver 12G (12 Gbps) depends on redriver performance and its loss compensation capability when used in conjunction with Intel CPU. Work with redriver vendor to ensure the selected part can provide adequate signal integrity for the end device.</p><table><caption>HDMI Limiting Redriver 12G Topology Mainstream, Premium Mid Loss (PML), Tx, Post-Channel Other Signals</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>M3+M4+M5</td><td>MS, DSL, SL</td><td>0</td><td>Note1*</td></tr></table></section><section id="AB35566F-742F-4D73-AE3A-09655024E670"><h2>HDMI Hot Plug Detect Implementation</h2><div><div>HDMI Hot Plug Detect Implementation Diagram</div><image src="assets/images/5041E208-F4AA-4A22-BA3C-0FBC766F2802.jpg" class="contentImage" /></div><table><caption>HDMI Hot Plug Detect Implementation Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Routing</td><td>Recommend 45 Ω nominal trace impedance with reasonable noise isolation.</td></tr><tr><td>VCC</td><td>1.8 V</td></tr><tr><td>R1</td><td>100 kΩ ±5%</td></tr><tr><td>R2</td><td>100 kΩ ±5%</td></tr><tr><td>Q1</td><td>BSS138p or equivalent, 0.85 V &lt; VGS threshold &lt; 1.95 V, input capacitance &lt; 1 nF.</td></tr><tr><td>Connectivity</td><td>Ensure to follow the vendor data sheet for any additional HPD connectivity requirements.</td></tr><tr><td>ESD</td><td>Optional, 5 V tolerant.</td></tr></table></section><section id="0A3AC1AA-9FC8-45F9-A4E0-BE10622AF0A7"><h2>HDMI DDC Topology</h2><div><div>HDMI DDC Direct Connect Topology Diagram</div><image src="assets/images/BD7C4581-3293-4155-A9A4-713505C30850.jpg" class="contentImage" /></div><div><div>HDMI  DDC Buffered Topology Diagram</div><image src="assets/images/35E5C546-C120-4410-A8C5-1CF04ABBCF7E.jpg" class="contentImage" /></div><table><caption>HDMI DDC Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Routing</td><td>Total length from driver to HDMI connector is limited by spec capacitance limit of 50 pF including trace capacitance and discrete. Please refer to I2C section for calculation details.</td></tr><tr><td>Power rails</td><td>Power rails which will turn off in S3-S5 sleep states.</td></tr><tr><td>VCC-A</td><td>1.8 V</td></tr><tr><td>VCC-B</td><td>5 V</td></tr><tr><td>VCC-C</td><td>3.3 V</td></tr><tr><td>U1 </td><td>I2C Voltage Level Translator, TCA9509 or equivalent.</td></tr><tr><td>R1 resistor</td><td>10 kΩ ± 5%</td></tr><tr><td>R2 resistor</td><td>1.5 kΩ ± 5%</td></tr><tr><td>Back drive current protection</td><td>Max capacitance for back drive current protection Schottky diode is 10 pF.  Must use diode of Schottky type to minimize voltage drop.</td></tr><tr><td>I2C guidance</td><td>DDC signals follow I2C guidelines.</td></tr><tr><td>Alternative implementations </td><td>Depending on the Active Level Shifter implemented the DDC implementation may vary.  Please refer to the vendors requirements for any changes in implementation.</td></tr><tr><td>Active level shifter part</td><td>Follow Active Level Shifter datasheet recommendation as SDA/SCL signals may be optional depending on the part requirements. Component may be removed from the topology diagram if SDA/SCL connections are not required.</td></tr><tr><td>ESD</td><td>For recommended part numbers, please refer to the EMC Component Selection section. </td></tr><tr><td>Cs cap value</td><td>47 pF nominal.</td></tr><tr><td>Edge rate control</td><td>An edge rate reduction mechanism such as a 47 pF capacitor (Cs) terminated to VSS is recommended to comply with DisplayPort maximum Aux slew rate specification .</td></tr></table></section><section id="2F3D8336-6ACE-46E3-91DB-FCA72F3F6BE9"><h2>Mainstream, Premium Mid Loss (PML), Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Tx</p><p>Redriver/Retimer: None</p><table><caption>HDMI DDC Topology Mainstream, Premium Mid Loss (PML), Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>13</td></tr><tr><td>M1</td><td>DSL, MS, SL</td><td>254</td></tr><tr><td>M2</td><td>DSL, MS, SL</td><td>254</td></tr><tr><td>M3</td><td>DSL, MS, SL</td><td>254</td></tr><tr><td>M4+M5</td><td>DSL, MS, SL</td><td>38</td></tr><tr><td>Cable</td><td>Cable</td><td>254</td></tr></table><p>Max Length Total (mm): 254</p><table><caption>HDMI DDC Topology Mainstream, Premium Mid Loss (PML), Tx Other Signals</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>MS</td><td>DSL, MS, SL</td><td>25</td></tr></table></section><section id="008071A8-DD16-4C4E-8C39-FC1DA6BE3FA1"><h2>(Internal Only) HDMI Limiting Redriver 12G Topology</h2><div><div>HDMI Limiting Redriver 12G Topology Diagram</div><image src="assets/images/D20A654A-51AE-41AA-8A3F-43B1D05B5DA3.png" class="contentImage" /></div><table><caption>(Internal Only) HDMI Limiting Redriver 12G Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Number of vias allowed</td><td>Max 3 vias.</td></tr><tr><td>Maximum via stub length</td><td>250 um per via.</td></tr><tr><td>Reference plane for microstrip route</td><td>Continuous ground or continuous power that has low frequency peak to peak noise, ground preferred.</td></tr><tr><td>Reference plane for stripline and dual stripline route</td><td>Both sides can either be continuous ground or continuous power that has low frequency peak to peak noise, ground preferred.</td></tr><tr><td>CMC</td><td>Optional. For recommended part numbers, please refer to the EMC Component Selection section.  Populating will not reduce the supported length.
</td></tr><tr><td>ESD</td><td>Consult with the redriver vendor to determine the appropriate ESD recommendation. Optional: If Redriver has integrated ESD that meets discharge requirements.</td></tr><tr><td>AC cap value</td><td>85 nF to 200 nF including tolerances.</td></tr><tr><td>Limiting Redriver</td><td>Parade PS8219 Re-driver o equivalent ( Re-driver equalization should be selected accordantly to compensate pre-channel losses) 
Refer to the re-driver vendor datasheet for detailed information on EQ settings and performance characteristics to achieve the best results.</td></tr><tr><td>Max supported HDMI 1.4b TMDS data rate</td><td>3.4 Gbps</td></tr><tr><td>Max supported HDMI 2.1 TMDS data rate</td><td>6.0 Gbps</td></tr><tr><td>Max supported HDMI 2.1 FRL data rate</td><td>12 Gbps</td></tr><tr><td>Retimer sideband communication</td><td>Any port configured to support HDMI must implement sideband communications via the DDC (I2C) channel associated with that HDMI port as defined in the Video BIOS Table (VBT).</td></tr><tr><td>Connector</td><td>Connector shall meet all Category 3 requirements defined by the HDMI1.4b spec (Pin assignment, contact sequence, mechanical performance, electrical performance, environmental characteristics, connector drawings) in addition to the electrical performance requirements listed in HDMI2.1 spec which are defined by compliance parametric electrical tests HFR6-1 (Mated Connector Differential Impedance), HFR6-2 (Mated Connector Attenuation - Differential Insertion Loss) and HFR6-3 (Mated Connector Attenuation to Far-End Crosstalk Ratio) and must be included within the “Approved Category 3 Connector list” defined by the HDMI Licensing Administrator Inc.</td></tr><tr><td>Routing style</td><td>To reduce system RFI/ EMI, it is recommended to use SL instead of MS. If MS routing is needed, refer to EMC PDG for RFI/ EMI mitigation.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Tx</td><td>2</td><td>Pre-Channel</td></tr><tr><td>Tx</td><td>1</td><td>Post-Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>AC CAP</td><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>RETIMER</td><td>Device</td><td>5</td><td>6</td></tr><tr><td>M3</td><td>Trace</td><td>6</td><td>7</td></tr><tr><td>CMC</td><td>Device</td><td>7</td><td>8</td></tr><tr><td>M4</td><td>Trace</td><td>8</td><td>9</td></tr><tr><td>ESD</td><td>Device</td><td>9</td><td>10</td></tr><tr><td>M5</td><td>Trace</td><td>10</td><td>11</td></tr><tr><td>HDMI CONNECTOR</td><td>Device</td><td>11</td><td>-1</td></tr></table></section><section id="E7FCDD4F-F160-4731-A267-AF795D450B02"><h2>Mainstream, Premium Mid Loss (PML), Tx, Pre-Channel</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Tx</p><p>Redriver/Retimer: Pre-Channel</p><table><caption>(Internal Only) HDMI Limiting Redriver 12G Topology Mainstream, Premium Mid Loss (PML), Tx, Pre-Channel Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>13</td></tr><tr><td>M1+M2</td><td>DSL, MS, SL</td><td>163</td></tr></table><p>Max Length Total (mm): 163</p></section><section id="08B02B9A-8ED9-48E1-9B1C-4A2634CE3910"><h2>Mainstream, Premium Mid Loss (PML), Tx, Post-Channel</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Tx</p><p>Redriver/Retimer: Post-Channel</p><table><caption>(Internal Only) HDMI Limiting Redriver 12G Topology Mainstream, Premium Mid Loss (PML), Tx, Post-Channel Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment Note</th></tr><tr><td>M3+M4+M5</td><td>MS</td><td>25</td></tr></table><p>Max Length Total (mm): 25</p></section><section id="1BC0EB7E-0160-4EA8-9A53-3FD3ADC2B0DB"><h2>CPU USB 3.2 Gen 1</h2><p>Description: This PHY only supports configuration with standard Type-A connector.</p><div><div>USB 3.2 Stub Requirement</div><image src="assets/images/B10B9156-6638-4DC7-88E4-DD280D6C5845.png" class="contentImage" /></div><div><div>USB 3.2 Component Routing Requirement</div><image src="assets/images/EF15E4BD-7535-4A51-995D-4CEF3C039D89.png" class="contentImage" /></div><div><div>USB 3.2 Component Pad Voiding Requirement</div><image src="assets/images/4BACC1C2-B291-4175-98A2-1BEB9EA9195A.png" class="contentImage" /></div><div><div>USB 3.2 Receptacle Ground Void Dimension Recommendations</div><image src="assets/images/4A0E208B-B70E-4262-A61D-F95D1AD044D3.png" class="contentImage" /></div><div><div>USB 3.2 Signals to PTH Transition Requirement</div><image src="assets/images/8D7E559F-1DC8-4FB2-8BD4-7606E43ACC03.png" class="contentImage" /></div><table><caption>CPU USB 3.2 Gen 1 General Guidelines</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Length matching between P and N within a diff. pair</td><td>Within same layer mismatch &lt; 0.254 mm. Total length mismatch &lt; 0.127 mm.</td></tr><tr><td>Stub requirement</td><td>Channel and via stub requirement must meet &lt; 381 um for both Tx and Rx signal pairs.</td></tr><tr><td>Tx AC cap value for USB 3.2 Gen 1 &amp; Gen 2</td><td>AC capacitor value: 100 nF nominal (75 nF - 265 nF range).</td></tr><tr><td>Short circuit protection for Type-C topology (if applicable)</td><td>Crx cap value: 297 nF to 363 nF including tolerance, 25 V. Rb resistor value: 220 kΩ ± 5%.</td></tr><tr><td>Component size requirement ( CMC, ESD, AC cap, Resistor)</td><td>Strongly recommended to use 0201 components for better impedance control. </td></tr><tr><td>Component voiding</td><td>All component pads must be voided on L2 and with GND reference on L3. Suggest having pad voiding size of 50.8 um overcut. Refer to Component Pad Voiding diagram.</td></tr><tr><td>Component routing</td><td>Signal pair to entry/ exist from components pad symmetrically. Maintain differential routing to meet trace target impedance whenever possible.</td></tr><tr><td>Signal PTH/ via transition</td><td>Differential pair voiding needed for each signal pair transition with recommended antipad size of 0.75 mm. Suggest having two symmetrical GND stitching vias for each signal pair transition.</td></tr><tr><td>Cable and connector recommendation</td><td>Strongly recommended to use SMT connectors. For PTH connectors (assuming connector is on the top), USB3.2 signals need to be routed from the bottom of the board such that there is no stub on for connector entry.
Intel strongly recommends selecting cables and connectors which meet electrical requirements specified in both USB-IF Cable and Connector Specification dated June 2017 and Universal Serial Bus 3.1 Legacy Connectors and Cable Assemblies Compliance dated April 2018. 
The USB-IF does not certify legacy or USB Type-C(tm) Gen2 stacked connectors. The USB-IF does certify legacy or USB Type-C(tm) Gen1 stacked connectors. Refer USB-IF for more details.</td></tr><tr><td>PTH connector voiding requirement</td><td>Differential oval antipad required for all layers. Suggest using differential signal antipad with 2 mm size.</td></tr><tr><td>Repeater pad voiding</td><td>A differential void on L2 that is larger than the repeater with 50.8 um overcut is recommended. GND referencing is needed on L3. Refer to Component Pad Voiding diagram.</td></tr><tr><td>Routing scheme</td><td>Non-interleaved breakout (B0) is required to mitigate near-end crosstalk.
The main route (MR) supports both interleaved routing and non-interleaved routing for maximum flexibility on stripline (SL).
For microstrip (MS), interleaved routing scheme is recommended.</td></tr><tr><td>Reference plane</td><td>Continuous GND is recommended. 
If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
If non-continuous power referencing is unavoidable on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt), but stitching caps are required over each plane split and need to be placed within 6 mm of a signal running across the plane split. </td></tr></table><table><caption>CPU USB 3.2 Gen 1 Length Matching</caption><tr><th>Matching Group Id</th><th>Matching Groups</th><th>Total/Within Layer</th><th>Length/Delay</th><th>Required</th><th>Maximum Mismatch</th></tr><tr><td>1</td><td>Pair (P-N)</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>0.127</td></tr><tr><td>2</td><td>Pair (P-N)</td><td>Within</td><td>Length (mm)</td><td>Yes</td><td>0.254</td></tr><tr><td>3</td><td>TX-TX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>4</td><td>RX-RX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>5</td><td>TX-RX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>6</td><td>DATA-CLK</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr></table></section><section id="3DC0804C-E3DE-4581-93DE-E73EFA72C845"><h2>USB 3.2 Gen 1x1 Type-A External Topology</h2><div><div>USB 3.2 Gen 1x1 Type-A External Topology Diagram</div><image src="assets/images/595FB8EE-08D1-429F-ADD8-17AC0B88B586.JPG" class="contentImage" /></div><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Notes</th></tr><tr><td>Rx, Tx</td><td>2</td><td>Max via count allow</td></tr><tr><td>Rx, Tx</td><td>1</td><td>Additional top-to-bottom via allow access to the connector</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>Tx</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>Via1</td><td>Via</td><td>1</td><td>2</td></tr><tr><td>BO</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Via2</td><td>Via</td><td>4</td><td>5</td></tr><tr><td>M2</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>AC Cap</td><td>Capacitor</td><td>6</td><td>7</td></tr><tr><td>M3</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>CMC</td><td>Inductor</td><td>8</td><td>9</td></tr><tr><td>M4</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>ESD</td><td>Device</td><td>10</td><td>11</td></tr><tr><td>Via3</td><td>Via</td><td>11</td><td>12</td></tr><tr><td>M5</td><td>Trace</td><td>12</td><td>13</td></tr><tr><td>Type-A Connector</td><td>Device</td><td>13</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>Rx</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>Via1</td><td>Via</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Via2</td><td>Via</td><td>4</td><td>5</td></tr><tr><td>M2+M3+M4</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>ESD</td><td>Device</td><td>6</td><td>7</td></tr><tr><td>Via3</td><td>Via</td><td>7</td><td>8</td></tr><tr><td>M5</td><td>Trace</td><td>8</td><td>9</td></tr><tr><td>Type-A Connector</td><td>Device</td><td>9</td><td>-1</td></tr></table></section><section id="C01974BE-54C1-4410-BE21-DDAA897EA55D"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>USB 3.2 Gen 1x1 Type-A External Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.5</td></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>190.6</td></tr><tr><td>M2+M3+M4+M5</td><td>MS</td><td>25.5</td></tr></table><p>Max Length Total (mm): 228.6</p></section><section id="BE150C59-7EE9-4DD2-A7DA-3A0E9C4B0EE2"><h2>USB 3.2 Gen 1x1 Type-A Internal Cable Topology</h2><div><div>USB 3.2 Gen 1x1 Type-A Internal Cable Topology Diagram</div><image src="assets/images/BEC6C948-0E37-4F42-A9BF-A3E647142435.JPG" class="contentImage" /></div><table><caption>USB 3.2 Gen 1x1 Type-A Internal Cable Topology Notes</caption><tr><th>Note</th></tr><tr><td>This assumes internal cable assembly insertion loss of ~2 dB @ 2.5 GHz, ~3 dB @ 5.0 GHz. Refer to USB3.2 "Front-Panel Internal Cable And Connector White Paper" for more details.</td></tr></table><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>Refer to USB 3.2 FRONT-PANEL INTERNAL CABLE AND CONNECTOR White Paper for more details.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Notes</th></tr><tr><td>Rx, Tx</td><td>2</td><td>Max via count allow</td></tr><tr><td>Rx, Tx</td><td>1</td><td>Additional top-to-bottom via allow access to the connector</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>Tx</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>Via1</td><td>Via</td><td>1</td><td>2</td></tr><tr><td>BO</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Via2</td><td>Via</td><td>4</td><td>5</td></tr><tr><td>M2</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>Cable Assembly</td><td>Cable</td><td>6</td><td>7</td></tr><tr><td>M3</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>AC Cap</td><td>Capacitor</td><td>8</td><td>9</td></tr><tr><td>M4</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>CMC</td><td>Inductor</td><td>10</td><td>11</td></tr><tr><td>M5</td><td>Trace</td><td>11</td><td>12</td></tr><tr><td>ESD</td><td>Device</td><td>12</td><td>13</td></tr><tr><td>Via3</td><td>Via</td><td>13</td><td>14</td></tr><tr><td>M6</td><td>Trace</td><td>14</td><td>15</td></tr><tr><td>Type-A Connector</td><td>Device</td><td>15</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>Rx</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>Via1</td><td>Via</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Via2</td><td>Via</td><td>4</td><td>5</td></tr><tr><td>M2</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>Cable Assembly</td><td>Cable</td><td>6</td><td>7</td></tr><tr><td>M3+M4+M5</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>ESD</td><td>Device</td><td>8</td><td>9</td></tr><tr><td>Via3</td><td>Via</td><td>9</td><td>10</td></tr><tr><td>M6</td><td>Trace</td><td>10</td><td>11</td></tr><tr><td>Type-A Connector</td><td>Device</td><td>11</td><td>-1</td></tr></table></section><section id="8CA9F786-7E5B-4177-9EA5-17A4E8D206EA"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>USB 3.2 Gen 1x1 Type-A Internal Cable Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.5</td></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>64</td></tr><tr><td>M2</td><td>MS</td><td>5</td></tr><tr><td>M3+M4+M5+M6</td><td>MS</td><td>50.8</td></tr></table><p>Max Length Total (mm): 132.3</p></section><section id="E42B503C-1540-429B-B8ED-B564FE8D9FC9"><h2>USB 3.2 Gen 1x1 M.2 Topology</h2><div><div>USB 3.2 Gen 1x1 M.2 Topology Diagram</div><image src="assets/images/F7B2B8EF-DB0E-41E5-914C-641D96312643.JPG" class="contentImage" /></div><table><caption>USB 3.2 Gen 1x1 M.2 Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>ESD Component</td><td>For M.2 topology, ESD is optional assuming ESD control is taken care during assembly process.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Notes</th></tr><tr><td>Rx, Tx</td><td>2</td><td>Max via count allow</td></tr><tr><td>Rx, Tx</td><td>1</td><td>Additional top-to-bottom via allow access to the connector</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>Tx</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>Via1</td><td>Via</td><td>1</td><td>2</td></tr><tr><td>BO</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Via2</td><td>Via</td><td>4</td><td>5</td></tr><tr><td>M2</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>AC Cap</td><td>Capacitor</td><td>6</td><td>7</td></tr><tr><td>M3</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>CMC</td><td>Inductor</td><td>8</td><td>9</td></tr><tr><td>M4</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>ESD</td><td>Device</td><td>10</td><td>11</td></tr><tr><td>Via3</td><td>Via</td><td>11</td><td>12</td></tr><tr><td>M5</td><td>Trace</td><td>12</td><td>13</td></tr><tr><td>M.2 Connector</td><td>Device</td><td>13</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>Rx</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>Via1</td><td>Via</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Via2</td><td>Via</td><td>4</td><td>5</td></tr><tr><td>M2+M3+M4</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>ESD</td><td>Device</td><td>6</td><td>7</td></tr><tr><td>Via3</td><td>Via</td><td>7</td><td>8</td></tr><tr><td>M5</td><td>Trace</td><td>8</td><td>9</td></tr><tr><td>M.2 Connector</td><td>Device</td><td>9</td><td>-1</td></tr></table></section><section id="B7756DBC-6B80-4388-836A-E1BBD4D69BB3"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>USB 3.2 Gen 1x1 M.2 Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.5</td></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>190.6</td></tr><tr><td>M2+M3+M4+M5</td><td>MS</td><td>25.5</td></tr></table><p>Max Length Total (mm): 228.6</p></section><section id="4D134C2A-4303-43E3-8DF2-6D086DC9BAF7"><h2>(Internal Only) USB 3.2 Gen 1x1 Traditional Docking Topology</h2><div><div>USB 3.2 Gen 1x1 Traditional Docking Topology Diagram</div><image src="assets/images/5B5EC9AD-ECA9-4C5A-8FB2-D89348A2CD6E.JPG" class="contentImage" /></div></section><section id="DF13DD02-86ED-404B-A4EA-A462D92FDA1E"><h2>CPU USB 3.2 Gen 2</h2><p>Description: This PHY only supports configuration with standard Type-A connector.</p><div><div>USB 3.2 Stub Requirement</div><image src="assets/images/0B6B34CA-447D-4675-AD1D-23E595993E66.png" class="contentImage" /></div><div><div>USB 3.2 Component Routing Requirement</div><image src="assets/images/A997E7CF-D0DB-49FE-8E44-6E0A738DA4C6.png" class="contentImage" /></div><div><div>USB 3.2 Component Pad Voiding Requirement</div><image src="assets/images/9879DEEB-6090-4806-86B8-317E9F7B0259.png" class="contentImage" /></div><div><div>USB 3.2 Receptacle Ground Void Dimension Recommendations</div><image src="assets/images/85211786-2916-4690-94CC-2B9D224CEC0C.png" class="contentImage" /></div><div><div>USB 3.2 Signals to PTH Transition Requirement</div><image src="assets/images/5B0BFB68-8789-4AEB-9DE2-D2655F290FAE.png" class="contentImage" /></div><table><caption>CPU USB 3.2 Gen 2 General Guidelines</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Length matching between P and N within a diff. pair</td><td>Within same layer mismatch &lt; 0.254 mm. Total length mismatch &lt; 0.127 mm.</td></tr><tr><td>Stub requirement</td><td>Channel and via stub requirement must meet &lt; 381 um for both Tx and Rx signal pairs.</td></tr><tr><td>Tx AC cap value for USB 3.2 Gen 1 &amp; Gen 2</td><td>AC capacitor value: 100 nF nominal (75 nF - 265 nF range).</td></tr><tr><td>Short circuit protection for Type-C topology (if applicable)</td><td>Crx cap value: 297 nF to 363 nF including tolerance, 25 V. Rb resistor value: 220 kΩ ± 5%.</td></tr><tr><td>Component size requirement ( CMC, ESD, AC cap, Resistor)</td><td>Strongly recommended to use 0201 components for better impedance control. </td></tr><tr><td>Component voiding</td><td>All component pads must be voided on L2 and with GND reference on L3. Suggest having pad voiding size of 50.8 um overcut. Refer to Component Pad Voiding diagram.</td></tr><tr><td>Component routing</td><td>Signal pair to entry/ exist from components pad symmetrically. Maintain differential routing to meet trace target impedance whenever possible.</td></tr><tr><td>Signal PTH/ via transition</td><td>Differential pair voiding needed for each signal pair transition with recommended antipad size of 0.75 mm. Suggest having two symmetrical GND stitching vias for each signal pair transition.</td></tr><tr><td>Cable and connector recommendation</td><td>Strongly recommended to use SMT connectors. For PTH connectors (assuming connector is on the top), USB3.2 signals need to be routed from the bottom of the board such that there is no stub on for connector entry.
Intel strongly recommends selecting cables and connectors which meet electrical requirements specified in both USB-IF Cable and Connector Specification dated June 2017 and Universal Serial Bus 3.1 Legacy Connectors and Cable Assemblies Compliance dated April 2018. 
The USB-IF does not certify legacy or USB Type-C(tm) Gen2 stacked connectors. The USB-IF does certify legacy or USB Type-C(tm) Gen1 stacked connectors. Refer USB-IF for more details.</td></tr><tr><td>PTH connector voiding requirement</td><td>Differential oval antipad required for all layers. Suggest using differential signal antipad with 2 mm size.</td></tr><tr><td>Repeater pad voiding</td><td>A differential void on L2 that is larger than the repeater with 50.8 um overcut is recommended. GND referencing is needed on L3. Refer to Component Pad Voiding diagram.</td></tr><tr><td>Routing scheme</td><td>Non-interleaved breakout (B0) is required to mitigate near-end crosstalk.
The main route (MR) supports both interleaved routing and non-interleaved routing for maximum flexibility on stripline (SL).
For microstrip (MS), interleaved routing scheme is recommended.</td></tr><tr><td>Reference plane</td><td>Continuous GND is recommended. 
If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
If non-continuous power referencing is unavoidable on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt), but stitching caps are required over each plane split and need to be placed within 6 mm of a signal running across the plane split. </td></tr></table><table><caption>CPU USB 3.2 Gen 2 Length Matching</caption><tr><th>Matching Group Id</th><th>Matching Groups</th><th>Total/Within Layer</th><th>Length/Delay</th><th>Required</th><th>Maximum Mismatch</th></tr><tr><td>1</td><td>Pair (P-N)</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>0.127</td></tr><tr><td>2</td><td>Pair (P-N)</td><td>Within</td><td>Length (mm)</td><td>Yes</td><td>0.254</td></tr><tr><td>3</td><td>TX-TX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>4</td><td>RX-RX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>5</td><td>TX-RX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>6</td><td>DATA-CLK</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr></table></section><section id="7BDFB74F-F061-4716-9066-4F3CA6FA3FA1"><h2>USB 3.2 Gen 2x1 Type-A External Topology</h2><div><div>USB 3.2 Gen 2x1 Type-A External Topology Diagram</div><image src="assets/images/959F449E-F216-4E4E-9A23-9A63B7DCE8D3.JPG" class="contentImage" /></div><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Notes</th></tr><tr><td>Rx, Tx</td><td>2</td><td>Max via count allow</td></tr><tr><td>Rx, Tx</td><td>1</td><td>Additional top-to-bottom via allow access to the connector</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>Tx</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>Via1</td><td>Via</td><td>1</td><td>2</td></tr><tr><td>BO</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Via2</td><td>Via</td><td>4</td><td>5</td></tr><tr><td>M2</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>AC Cap</td><td>Capacitor</td><td>6</td><td>7</td></tr><tr><td>M3</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>CMC</td><td>Inductor</td><td>8</td><td>9</td></tr><tr><td>M4</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>ESD</td><td>Device</td><td>10</td><td>11</td></tr><tr><td>Via3</td><td>Via</td><td>11</td><td>12</td></tr><tr><td>M5</td><td>Trace</td><td>12</td><td>13</td></tr><tr><td>Type-A Connector</td><td>Device</td><td>13</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>Rx</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>Via1</td><td>Via</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Via2</td><td>Via</td><td>4</td><td>5</td></tr><tr><td>M2+M3+M4</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>ESD</td><td>Device</td><td>6</td><td>7</td></tr><tr><td>Via3</td><td>Via</td><td>7</td><td>8</td></tr><tr><td>M5</td><td>Trace</td><td>8</td><td>9</td></tr><tr><td>Type-A Connector</td><td>Device</td><td>9</td><td>-1</td></tr></table></section><section id="38873E31-4B75-449B-A598-2B4C17DA229A"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>USB 3.2 Gen 2x1 Type-A External Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.5</td></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>63.6</td></tr><tr><td>M2+M3+M4+M5</td><td>MS</td><td>25.5</td></tr></table><p>Max Length Total (mm): 101.6</p></section><section id="F1DA3A30-452E-4240-BA54-424715D3098F"><h2>USB 3.2 Gen 2x1 Type-A External With Retimer Topology</h2><div><div>USB 3.2 Gen 2x1 Type-A External With Retimer Topology Diagram</div><image src="assets/images/21FD4401-5A58-420B-83A9-63E0E7472335.png" class="contentImage" /></div><div><div>Requirement for Third Party Active Component</div><image src="assets/images/3FC60BC2-A87D-4896-8FBF-1ECA03726B98.png" class="contentImage" /></div><table><caption>USB 3.2 Gen 2x1 Type-A External With Retimer Topology Notes</caption><tr><th>Note</th></tr><tr><td>Note1*: Max/ min routing length for USB3.2 Gen1 &amp; 2 speeds (5/ 10 Gbps) depends on redriver performance and its loss compensation capability when used in conjunction with Intel CPU. Work with repeater vendor to ensure the selected part can provide adequate signal integrity at the CPU.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th><th>Notes</th></tr><tr><td>Rx, Tx</td><td>0</td><td>Pre-Channel</td><td>Work with the vendor to ensure that the maximum via count is met</td></tr><tr><td>Rx, Tx</td><td>0</td><td>Post-Channel</td><td>Work with the vendor to ensure that the maximum via count is met</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>Tx</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>Via1</td><td>Via</td><td>1</td><td>2</td></tr><tr><td>BO</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Via2</td><td>Via</td><td>4</td><td>5</td></tr><tr><td>M2</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>Via3</td><td>Via</td><td>6</td><td>7</td></tr><tr><td>M3</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>Pre-Cap</td><td>Capacitor</td><td>8</td><td>9</td></tr><tr><td>M4</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>Re-timer</td><td>Device</td><td>10</td><td>11</td></tr><tr><td>M5</td><td>Trace</td><td>11</td><td>12</td></tr><tr><td>Via4</td><td>Via</td><td>12</td><td>13</td></tr><tr><td>M6</td><td>Trace</td><td>13</td><td>14</td></tr><tr><td>Via5</td><td>Via</td><td>14</td><td>15</td></tr><tr><td>M7</td><td>Trace</td><td>15</td><td>16</td></tr><tr><td>AC Cap</td><td>Capacitor</td><td>16</td><td>17</td></tr><tr><td>M8</td><td>Trace</td><td>17</td><td>18</td></tr><tr><td>CMC</td><td>Inductor</td><td>18</td><td>19</td></tr><tr><td>M9</td><td>Trace</td><td>19</td><td>20</td></tr><tr><td>ESD</td><td>Device</td><td>20</td><td>21</td></tr><tr><td>Via6</td><td>Via</td><td>21</td><td>22</td></tr><tr><td>M10</td><td>Trace</td><td>22</td><td>23</td></tr><tr><td>Type-A Connector</td><td>Device</td><td>23</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>Rx</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>Via1</td><td>Via</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Via2</td><td>Via</td><td>4</td><td>5</td></tr><tr><td>M2</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>Via3</td><td>Via</td><td>6</td><td>7</td></tr><tr><td>M3</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>Pre-Cap</td><td>Capacitor</td><td>8</td><td>9</td></tr><tr><td>M4</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>Re-timer</td><td>Device</td><td>10</td><td>11</td></tr><tr><td>M5</td><td>Trace</td><td>11</td><td>12</td></tr><tr><td>Via4</td><td>Via</td><td>12</td><td>13</td></tr><tr><td>M6</td><td>Trace</td><td>13</td><td>14</td></tr><tr><td>Via5</td><td>Via</td><td>14</td><td>15</td></tr><tr><td>M11</td><td>Trace</td><td>15</td><td>16</td></tr><tr><td>ESD</td><td>Device</td><td>16</td><td>17</td></tr><tr><td>Via6</td><td>Via</td><td>17</td><td>18</td></tr><tr><td>M12</td><td>Trace</td><td>18</td><td>19</td></tr><tr><td>Type-A Connector</td><td>Device</td><td>19</td><td>-1</td></tr></table></section><section id="9B5205E6-4D00-40F0-B19F-A73DEA0834D9"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>USB 3.2 Gen 2x1 Type-A External With Retimer Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>0</td><td>Note1*</td></tr><tr><td>M1+M2</td><td>MS, DSL, SL</td><td>0</td><td>Note1*</td></tr><tr><td>M3+M4</td><td>MS</td><td>0</td><td>Note1*</td></tr><tr><td>M5+M6</td><td>MS, DSL, SL</td><td>0</td><td>Note1*</td></tr><tr><td>M7+M8+M9+M10 / M11+M12</td><td>MS</td><td>0</td><td>Note1*</td></tr></table><p>Max Length Total Note: Note1*</p></section><section id="AFBB0C6F-BF56-4E78-BA26-9493330ACFF1"><h2>USB 3.2 Gen 2x1, Gen 1x1 Type-A External With Redriver Topology</h2><div><div>USB 3.2 Gen 2x1, Gen 1x1 Type-A External With Redriver Topology Diagram</div><image src="assets/images/C9058A30-286E-4C88-8B57-A50D8FBF611C.JPG" class="contentImage" /></div><div><div>Requirement for Third Party Active Component</div><image src="assets/images/2EDD326B-ECCE-43EC-9937-7B51B4F25050.png" class="contentImage" /></div><table><caption>USB 3.2 Gen 2x1, Gen 1x1 Type-A External With Redriver Topology Notes</caption><tr><th>Note</th></tr><tr><td>Note1*: Max/ min routing length for USB 3.2 Gen 1 &amp; 2 speeds (5/ 10 Gbps) depends on redriver performance and its loss compensation capability when used in conjunction with Intel CPU. Work with repeater vendor to ensure the selected part can provide adequate signal integrity at the CPU.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th><th>Notes</th></tr><tr><td>Rx, Tx</td><td>0</td><td>Pre-Channel</td><td>Work with the vendor to ensure that the maximum via count is met</td></tr><tr><td>Rx, Tx</td><td>0</td><td>Post-Channel</td><td>Work with the vendor to ensure that the maximum via count is met</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>Tx</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>Via1</td><td>Via</td><td>1</td><td>2</td></tr><tr><td>BO</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Via2</td><td>Via</td><td>4</td><td>5</td></tr><tr><td>M2</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>Pre-Cap</td><td>Capacitor</td><td>6</td><td>7</td></tr><tr><td>M3</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>Re-driver</td><td>Device</td><td>8</td><td>9</td></tr><tr><td>M4</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>Post-Cap</td><td>Capacitor</td><td>10</td><td>11</td></tr><tr><td>M5</td><td>Trace</td><td>11</td><td>12</td></tr><tr><td>CMC</td><td>Inductor</td><td>12</td><td>13</td></tr><tr><td>M6</td><td>Trace</td><td>13</td><td>14</td></tr><tr><td>ESD</td><td>Device</td><td>14</td><td>15</td></tr><tr><td>Via3</td><td>Via</td><td>15</td><td>16</td></tr><tr><td>M7</td><td>Trace</td><td>16</td><td>17</td></tr><tr><td>Type-A Connector</td><td>Device</td><td>17</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>Rx</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>Via1</td><td>Via</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Via2</td><td>Via</td><td>4</td><td>5</td></tr><tr><td>M2</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>Pre-Cap</td><td>Capacitor</td><td>6</td><td>7</td></tr><tr><td>M3</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>Re-driver</td><td>Device</td><td>8</td><td>9</td></tr><tr><td>M8</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>ESD</td><td>Device</td><td>10</td><td>11</td></tr><tr><td>Via3</td><td>Via</td><td>11</td><td>12</td></tr><tr><td>M9</td><td>Trace</td><td>12</td><td>13</td></tr><tr><td>Type-A Connector</td><td>Device</td><td>13</td><td>-1</td></tr></table></section><section id="121CE208-9A3A-45BA-8F88-21B60516F292"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>USB 3.2 Gen 2x1, Gen 1x1 Type-A External With Redriver Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>0</td><td>Note1*</td></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>0</td><td>Note1*</td></tr><tr><td>M2+M3</td><td>MS</td><td>0</td><td>Note1*</td></tr><tr><td>M4+M5+M6+M7 / M8+M9</td><td>MS</td><td>0</td><td>Note1*</td></tr></table><p>Max Length Total Note: Note1*</p></section><section id="EA24B304-EEB8-48E7-88A6-BE9CC7629959"><h2>USB 3.2 Gen 2x1, Gen 1x1 Type-A Internal Cable With Redriver Topology</h2><div><div>USB 3.2 Gen 2x1, Gen 1x1 Type-A Internal Cable With Redriver Topology Diagram</div><image src="assets/images/4F80C712-684F-4E16-B7EB-59D7DD6FB1E7.JPG" class="contentImage" /></div><div><div>Requirement for Third Party Active Component</div><image src="assets/images/8A12AA88-4A61-4E6B-BF66-900F197728BC.png" class="contentImage" /></div><table><caption>USB 3.2 Gen 2x1, Gen 1x1 Type-A Internal Cable With Redriver Topology Notes</caption><tr><th>Note</th></tr><tr><td>This assumes internal cable insertion loss of ~3 dB @ 5 GHz. Refer to USB3.2 "Front-Panel Internal Cable And Connector White Paper" for more details.</td></tr><tr><td>Note1*: Max/ min routing length for USB 3.2 Gen 1 &amp; 2 speeds (5/ 10 Gbps) depends on redriver performance and its loss compensation capability when used in conjunction with Intel CPU. Work with repeater vendor to ensure the selected part can provide adequate signal integrity at the CPU.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th><th>Notes</th></tr><tr><td>Rx, Tx</td><td>0</td><td>Pre-Channel</td><td>Work with the vendor to ensure that the maximum via count is met</td></tr><tr><td>Rx, Tx</td><td>0</td><td>Post-Channel</td><td>Work with the vendor to ensure that the maximum via count is met</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>Tx</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>Via1</td><td>Via</td><td>1</td><td>2</td></tr><tr><td>BO</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Via2</td><td>Via</td><td>4</td><td>5</td></tr><tr><td>M2</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>Cable Assembly</td><td>Cable</td><td>6</td><td>7</td></tr><tr><td>M3</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>Pre-Cap</td><td>Capacitor</td><td>8</td><td>9</td></tr><tr><td>M4</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>Re-driver</td><td>Device</td><td>10</td><td>11</td></tr><tr><td>M5</td><td>Trace</td><td>11</td><td>12</td></tr><tr><td>Post-Cap</td><td>Capacitor</td><td>12</td><td>13</td></tr><tr><td>M6</td><td>Trace</td><td>13</td><td>14</td></tr><tr><td>CMC</td><td>Inductor</td><td>14</td><td>15</td></tr><tr><td>M7</td><td>Trace</td><td>15</td><td>16</td></tr><tr><td>ESD</td><td>Device</td><td>16</td><td>17</td></tr><tr><td>Via3</td><td>Via</td><td>17</td><td>18</td></tr><tr><td>M8</td><td>Trace</td><td>18</td><td>19</td></tr><tr><td>Type-A Connector</td><td>Device</td><td>19</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>Rx</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>Via1</td><td>Via</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Via2</td><td>Via</td><td>4</td><td>5</td></tr><tr><td>M2</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>Cable Assembly</td><td>Cable</td><td>6</td><td>7</td></tr><tr><td>M3</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>Pre-Cap</td><td>Capacitor</td><td>8</td><td>9</td></tr><tr><td>M4</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>Re-driver</td><td>Device</td><td>10</td><td>11</td></tr><tr><td>M9</td><td>Trace</td><td>11</td><td>12</td></tr><tr><td>ESD</td><td>Device</td><td>12</td><td>13</td></tr><tr><td>Via3</td><td>Via</td><td>13</td><td>14</td></tr><tr><td>M10</td><td>Trace</td><td>14</td><td>15</td></tr><tr><td>Type-A Connector</td><td>Device</td><td>15</td><td>-1</td></tr></table></section><section id="23F12F19-B412-449F-8DE4-3A6F13184A80"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>USB 3.2 Gen 2x1, Gen 1x1 Type-A Internal Cable With Redriver Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>0</td><td>Note1*</td></tr><tr><td>M1</td><td>DSL, SL</td><td>0</td><td>Note1*</td></tr><tr><td>M2</td><td>MS</td><td>0</td><td>Note1*</td></tr><tr><td>M3+M4</td><td>MS</td><td>0</td><td>Note1*</td></tr><tr><td>M5+M6+M7+M8 / M9+M10</td><td>MS</td><td>0</td><td>Note1*</td></tr></table></section><section id="5B0EE943-9289-4B1C-BD43-3D8FA113AAB3"><h2>(Internal Validation) USB 3.2 Gen 2x1, Gen 1x1 Type-A External With Redriver Topology</h2><div><div>USB 3.2 Gen 2x1, Gen 1x1 Type-A External With Redriver Topology Diagram</div><image src="assets/images/77DAD515-3E6F-4162-8FB5-9A1501A80811.jpg" class="contentImage" /></div><div><div>Requirement for Third Party Active Component</div><image src="assets/images/B9871923-48E3-4FD7-80FD-995CCC968829.png" class="contentImage" /></div><table><caption>(Internal Validation) USB 3.2 Gen 2x1, Gen 1x1 Type-A External With Redriver Topology Notes</caption><tr><th>Note</th></tr><tr><td>Note1*: Max/ min routing length for USB 3.2 Gen 1 &amp; 2 speeds (5/ 10 Gbps) depends on redriver performance and its loss compensation capability when used in conjunction with Intel CPU. Work with repeater vendor to ensure the selected part can provide adequate signal integrity at the CPU.</td></tr><tr><td>(Internal Validation Only) Please refer to "Diodes PI3EQX100xE2 USB3.x Gen2 Linear Redriver Application Information.pdf" for details on redriver requirements. </td></tr></table></section><section id="ADE496FB-FB25-4746-946F-2995426C8D9A"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>(Internal Validation) USB 3.2 Gen 2x1, Gen 1x1 Type-A External With Redriver Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>12.5</td><td>*Internal RVP validation only for Gen2x1:</td></tr><tr><td>M1</td><td>DSL, MS, SL</td><td>178.2</td><td /></tr><tr><td>M2+M3</td><td>MS</td><td>12.5</td><td>*Total Pre Channel Length 8 inches. BO+M1+M2+M3 IL @ 5 GHz &lt; 12 dB and IL @ 5 GHz &gt; 6 dB</td></tr><tr><td>M4+M5+M6+M7 / M8+M9</td><td>MS</td><td>50.8</td><td>*Total Post Channel Length 2 inches. Recommended Post Channel Length is 1.5 inches</td></tr></table><p>Max Length Total (mm): 254</p><p>Max Length Total Note: Note1*</p></section><section id="ABB254BD-EECA-4FDA-AA41-2F4D2D4B5924"><h2>(Internal Only) USB 3.2 Gen 2x1 Type-A Internal Cable Topology</h2><div><div>USB 3.2 Gen 2x1 Type-A Internal Cable Topology Diagram</div><image src="assets/images/C3B81220-1F4F-4E21-8EDB-760C4BE46107.png" class="contentImage" /></div><table><caption>(Internal Only) USB 3.2 Gen 2x1 Type-A Internal Cable Topology Notes</caption><tr><th>Note</th></tr><tr><td>This assumes internal cable assembly with low insertion loss of ~1 dB @ 5.0 GHz. Refer to "USB3.2 Front Panel Internal Cable and Connector White Paper" for more details.</td></tr></table><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>Refer to USB 3.2 FRONT-PANEL INTERNAL CABLE AND CONNECTOR White Paper for more details.</td></tr></table></section><section id="006A4220-081B-4BD5-ACF2-E2B00E8D646C"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>(Internal Only) USB 3.2 Gen 2x1 Type-A Internal Cable Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.5</td><td /></tr><tr><td>M1</td><td>DSL, SL</td><td>20.8</td><td>This assumes internal cable assembly with low loss ~1dB @ 5.0 GHz.</td></tr><tr><td>M2</td><td>MS</td><td>5</td><td /></tr><tr><td>M3+M4+M5+M6/M7+M8</td><td>MS</td><td>12.5</td><td /></tr></table><p>Max Length Total (mm): 50.8</p></section><section id="6EE12578-B377-488F-9CDF-B070175C06CC"><h2>PCH USB 3.2 Gen 1</h2><div><div>USB3.2 Stub Requirement</div><image src="assets/images/D91DF994-5464-473E-9A67-7BB4E823C54D.png" class="contentImage" /></div><div><div>USB3.2 Component Routing Requirement</div><image src="assets/images/A4989764-9B25-4F10-AEA1-31B6671AA54E.png" class="contentImage" /></div><div><div>USB3.2 Component Pad Voiding Requirement</div><image src="assets/images/B80896E2-2474-478B-ACF8-6432694267CC.png" class="contentImage" /></div><div><div>USB3.2 Receptacle Ground Void Dimension Recommendations</div><image src="assets/images/6DAE5085-23AE-46F8-88DB-DB663715B970.png" class="contentImage" /></div><div><div>USB3.2 Signals to PTH Transition Requirement</div><image src="assets/images/5AC4EE92-E864-4E40-A6EB-DD68D9F4C56F.png" class="contentImage" /></div><table><caption>PCH USB 3.2 Gen 1 General Guidelines</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Stub requirement</td><td>Channel and via stub requirement must meet &lt; 381 um for both Tx and Rx signal pairs.</td></tr><tr><td>Tx AC cap value for USB3.2 Gen1 &amp; Gen2</td><td>AC capacitor value: 100 nF nominal (75 nF - 265 nF range).</td></tr><tr><td>Short circuit protection for Type-C topology (if applicable)</td><td>Crx cap value: 297 nF to 363 nF including tolerance, 25 V. Rb resistor value: 220 kΩ ± 5%.</td></tr><tr><td>Component size requirement ( CMC, ESD, AC cap, Resistor)</td><td>Strongly recommended to use 0201 components for better impedance control. </td></tr><tr><td>Component voiding</td><td>All component pads must be voided on L2 and with GND reference on L3. Suggest having pad voiding size of 50.8 um overcut. Refer to Component Pad Voiding diagram.</td></tr><tr><td>Component routing</td><td>Signal pair to entry/ exist from components pad symmetrically. Maintain differential routing to meet trace target impedance whenever possible.</td></tr><tr><td>Signal PTH/ via transition</td><td>Differential pair voiding needed for each signal pair transition with recommended antipad size of 0.75 mm. Suggest having two symmetrical GND stitching vias for each signal pair transition.</td></tr><tr><td>Cable and connector recommendation</td><td>Strongly recommended to use SMT connectors. For PTH connectors (assuming connector is on the top), USB3.2 signals need to be routed from the bottom of the board such that there is no stub on for connector entry.
Intel strongly recommends selecting cables and connectors which meet electrical requirements specified in both USB-IF Cable and Connector Specification dated June 2017 and Universal Serial Bus 3.1 Legacy Connectors and Cable Assemblies Compliance dated April 2018. 
The USB-IF does not certify legacy or USB Type-C(tm) Gen2 stacked connectors. The USB-IF does certify legacy or USB Type-C(tm) Gen1 stacked connectors. Refer USB-IF for more details.</td></tr><tr><td>PTH connector voiding requirement</td><td>Differential oval antipad required for all layers. Suggest using differential signal antipad with 2 mm size.</td></tr><tr><td>Repeater pad voiding</td><td>A differential void on L2 that is larger than the repeater with 50.8 um overcut is recommended. GND referencing is needed on L3. Refer to Component Pad Voiding diagram.</td></tr><tr><td>Routing scheme</td><td>Non-interleaved breakout (B0) is required to mitigate near-end crosstalk.
The main route (MR) supports both interleaved routing and non-interleaved routing for maximum flexibility on stripline (SL).
For microstrip (MS), interleaved routing scheme is recommended.</td></tr><tr><td>Reference plane</td><td>Continuous GND is recommended. 
If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
If non-continuous power referencing is unavoidable on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt), but stitching caps are required over each plane split and need to be placed within 6 mm of a signal running across the plane split. </td></tr><tr><td>Recommendations and considerations for routing near switch mode power supply, routing under inductor, routing under phase node, and routing under DrMOS</td><td>Refer to Technical White Paper Doc#:  726825</td></tr></table><table><caption>General Guidelines</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Connector</td><td>DO NOT use UDE RUP-GB-0030 with RJ45 Type A connector</td></tr></table><table><caption>PCH USB 3.2 Gen 1 Length Matching</caption><tr><th>Matching Group Id</th><th>Matching Groups</th><th>Total/Within Layer</th><th>Length/Delay</th><th>Required</th><th>Maximum Mismatch</th></tr><tr><td>1</td><td>Pair (P-N)</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>0.127</td></tr><tr><td>2</td><td>Pair (P-N)</td><td>Within</td><td>Length (mm)</td><td>Yes</td><td>0.254</td></tr><tr><td>3</td><td>TX-TX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>4</td><td>RX-RX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>5</td><td>TX-RX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>6</td><td>DATA-CLK</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr></table></section><section id="EAEA9787-587A-4D3C-B858-712CA7F522FB"><h2>USB3.2 Gen1x1 Type-A External Topology</h2><div><div>USB3.2 Gen1x1 Type-A External Topology Diagram</div><image src="assets/images/CAF39628-3D30-4498-8D46-B832522B1286.png" class="contentImage" /></div><table><caption>USB3.2 Gen1x1 Type-A External Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>ESD</td><td>Refer to Electromagnetic Compatibility chapter (ESD Diode Selection).</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>3</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>AC Cap</td><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>CMC</td><td>Device</td><td>6</td><td>7</td></tr><tr><td>M4</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>ESD</td><td>Device</td><td>8</td><td>9</td></tr><tr><td>M5</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>Type-A Connector</td><td>Device</td><td>10</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M6</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>ESD</td><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>M7</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>Type-A Connector</td><td>Device</td><td>6</td><td>-1</td></tr></table></section><section id="3C9F360F-624D-47FA-8114-89C02731CA77"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>USB3.2 Gen1x1 Type-A External Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.5</td></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>190</td></tr><tr><td>M2+M3+M4+M5 / M6+M7</td><td>MS</td><td>25.5</td></tr></table><p>Max Length Total (mm): 228</p></section><section id="D58E5067-E5A7-4445-89B4-FFC3E541B267"><h2>USB3.2 Gen1x1 Type-A Internal Cable Topology</h2><div><div>USB3.2 Gen1x1 Type-A Internal Cable Topology Diagram</div><image src="assets/images/7CC22790-ABCC-490F-ADE4-6FDB3B7F3423.png" class="contentImage" /></div><table><caption>USB3.2 Gen1x1 Type-A Internal Cable Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Cable assumptions</td><td>This assumes internal cable assembly insertion loss of ~2 dB @ 2.5 GHz, ~3 dB @ 5.0 GHz. Refer to USB3.2 "Front-Panel Internal Cable And Connector White Paper" for more details.</td></tr><tr><td>ESD</td><td>Refer to Electromagnetic Compatibility chapter (ESD Diode Selection).</td></tr></table><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>Refer to USB 3.2 FRONT-PANEL INTERNAL CABLE AND CONNECTOR White Paper for more details.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>3</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>AC Cap</td><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>CMC</td><td>Device</td><td>6</td><td>7</td></tr><tr><td>M4</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>ESD</td><td>Device</td><td>8</td><td>9</td></tr><tr><td>M5</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>Internal Cable Header</td><td>Device</td><td>10</td><td>11</td></tr><tr><td>Cable</td><td>Cable</td><td>11</td><td>12</td></tr><tr><td>USB Connector</td><td>Device</td><td>12</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M6</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>ESD</td><td>Device</td><td>4</td><td>5</td></tr><tr><td>M7</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>Internal Cable Header</td><td>Device</td><td>6</td><td>7</td></tr><tr><td>Cable</td><td>Cable</td><td>7</td><td>8</td></tr><tr><td>USB Connector</td><td>Device</td><td>8</td><td>-1</td></tr></table></section><section id="88067EAA-5007-44C1-AF75-A16413DD986A"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>USB3.2 Gen1x1 Type-A Internal Cable Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.5</td></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>114.5</td></tr><tr><td>M2+M3+M4+M5 / M6+M7</td><td>MS</td><td>50.8</td></tr></table><p>Max Length Total (mm): 177.8</p></section><section id="14101460-DCBE-48CB-BA41-0728DBA0478D"><h2>USB3.2 Gen1x1 Type-A Internal Cable with Daughter Card Topology</h2><div><div>USB3.2 Gen1x1 Type-A Internal Cable with Daughter Card Topology Diagram</div><image src="assets/images/72019E1C-C725-4711-BB04-9E8A93000131.png" class="contentImage" /></div><table><caption>USB3.2 Gen1x1 Type-A Internal Cable with Daughter Card Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Cable assumptions</td><td>This assumes internal cable assembly insertion loss of ~2 dB @ 2.5 GHz, ~3 dB @ 5.0 GHz. Refer to USB3.2 "Front-Panel Internal Cable And Connector White Paper" for more details.</td></tr><tr><td>ESD</td><td>Refer to Electromagnetic Compatibility chapter (ESD Diode Selection).</td></tr></table><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>Refer to USB 3.2 FRONT-PANEL INTERNAL CABLE AND CONNECTOR White Paper for more details.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>3</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td /><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Internal Cable Header</td><td>1</td><td>Device</td><td>4</td><td>5</td></tr><tr><td>Cable</td><td /><td>Cable</td><td>5</td><td>6</td></tr><tr><td>Internal Cable Header</td><td>2</td><td>Device</td><td>6</td><td>7</td></tr><tr><td>M3</td><td /><td>Trace</td><td>7</td><td>8</td></tr><tr><td>AC Cap</td><td /><td>Capacitor</td><td>8</td><td>9</td></tr><tr><td>M4</td><td /><td>Trace</td><td>9</td><td>10</td></tr><tr><td>CMC</td><td /><td>Device</td><td>10</td><td>11</td></tr><tr><td>M5</td><td /><td>Trace</td><td>11</td><td>12</td></tr><tr><td>ESD</td><td /><td>Device</td><td>12</td><td>13</td></tr><tr><td>M6</td><td /><td>Trace</td><td>13</td><td>14</td></tr><tr><td>Type-A Connector</td><td /><td>Device</td><td>14</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td /><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Internal Cable Header</td><td>1</td><td>Device</td><td>4</td><td>5</td></tr><tr><td>Cable</td><td /><td>Cable</td><td>5</td><td>6</td></tr><tr><td>Internal Cable Header</td><td>2</td><td>Device</td><td>6</td><td>7</td></tr><tr><td>M7</td><td /><td>Trace</td><td>7</td><td>8</td></tr><tr><td>ESD</td><td /><td>Device</td><td>8</td><td>9</td></tr><tr><td>M8</td><td /><td>Trace</td><td>9</td><td>10</td></tr><tr><td>Type-A Connector</td><td /><td>Device</td><td>10</td><td>-1</td></tr></table></section><section id="7456333C-E6F0-4634-819A-C096FA670F76"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>USB3.2 Gen1x1 Type-A Internal Cable with Daughter Card Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.5</td></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>109.5</td></tr><tr><td>M2</td><td>MS</td><td>5</td></tr><tr><td>M3+M4+M5+M6 / M7+M8</td><td>MS</td><td>50.8</td></tr></table><p>Max Length Total (mm): 177.8</p></section><section id="D3D951A7-F8EE-409E-965B-DAC311BC8F0C"><h2>USB3.2 Gen1x1 Type-A M.2 Topology</h2><div><div>USB3.2 Gen1x1 Type-A M.2 Topology Diagram</div><image src="assets/images/79E5333B-95C8-4BF3-8F44-18D5C9E1F4B6.png" class="contentImage" /></div><table><caption>USB3.2 Gen1x1 Type-A M.2 Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>ESD Component</td><td>For M.2 topology, ESD is optional assuming ESD control is taken care during assembly process.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>3</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>AC Cap</td><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>CMC</td><td>Device</td><td>6</td><td>7</td></tr><tr><td>M4</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>ESD</td><td>Device</td><td>8</td><td>9</td></tr><tr><td>M5</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>M.2 Connector</td><td>Device</td><td>10</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M6</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>ESD</td><td>Device</td><td>4</td><td>5</td></tr><tr><td>M7</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>M.2 Connector</td><td>Device</td><td>6</td><td>-1</td></tr></table></section><section id="6413A0AF-C5AD-4E4C-ABCB-D8B88D3D703A"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>USB3.2 Gen1x1 Type-A M.2 Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.5</td></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>190</td></tr><tr><td>M2+M3+M4+M5 / M6+M7</td><td>MS</td><td>25.5</td></tr></table><p>Max Length Total (mm): 228</p></section><section id="F62E0416-DFE7-4C5F-85DC-8AA9670959AF"><h2>(Internal Validation) USB3.2 Gen1x1 Type-A Redriver Topology</h2><div><div>USB3.2 Gen1x1 Type-A Redriver Topology Diagram</div><image src="assets/images/E782A640-BEA6-4439-B465-C5C93619B3FA.png" class="contentImage" /></div><div><div>Requirement for Third Party Active Component</div><image src="assets/images/ECD1A836-CBF1-47F7-A5C9-E8F1AE82A513.png" class="contentImage" /></div><table><caption>(Internal Validation) USB3.2 Gen1x1 Type-A Redriver Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Implementation guidelines</td><td>Max/min routing length for USB3.2 Gen1 speed (5 Gbps) depends on repeater performance and its loss compensation capability when used in conjunction with Intel PCH. Work with repeater vendor to ensure the selected part can provide adequate signal integrity at the PCH.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th></tr><tr><td>Rx, Tx</td><td>3</td></tr></table></section><section id="413E0DEF-145C-407A-B779-D99DABB3191A"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><p>Max Length Total Note: Note1*: Max/min routing length for USB3.2 Gen1 speed (5 Gbps) depends on repeater performance and its loss compensation capability when used in conjunction with Intel PCH. Work with repeater vendor to ensure the selected part can provide adequate signal integrity at the PCH.</p><table><caption>(Internal Validation) USB3.2 Gen1x1 Type-A Redriver Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Other Signals</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>0</td><td>Note1*</td></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>0</td><td>Note1*</td></tr><tr><td>M2+M3</td><td>MS</td><td>0</td><td>Note1*</td></tr><tr><td>M4+M5+M6+M7 / M8+M9</td><td>MS</td><td>0</td><td>Note1*</td></tr></table></section><section id="DE33AA52-69B9-4C86-8E53-14592FEAE133"><h2>PCH USB 3.2 Gen 2</h2><div><div>USB3.2 Stub Requirement</div><image src="assets/images/1777508D-E183-4A07-9D1F-32315F8A8DE8.png" class="contentImage" /></div><div><div>USB3.2 Component Routing Requirement</div><image src="assets/images/DC818061-1CF7-4C60-A7EB-EE6BE046DBE7.png" class="contentImage" /></div><div><div>USB3.2 Component Pad Voiding Requirement</div><image src="assets/images/0EBFC0D0-B652-4F71-9F7D-52558EB6B630.png" class="contentImage" /></div><div><div>USB3.2 Receptacle Ground Void Dimension Recommendations</div><image src="assets/images/EF608A91-FB92-4A22-A0ED-D14963859636.png" class="contentImage" /></div><div><div>USB3.2 Signals to PTH Transition Requirement</div><image src="assets/images/3F771680-E547-448E-A6A9-D6DAF746CA83.png" class="contentImage" /></div><table><caption>PCH USB 3.2 Gen 2 General Guidelines</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Stub requirement</td><td>Channel and via stub requirement must meet &lt; 381 um for both Tx and Rx signal pairs.</td></tr><tr><td>Tx AC cap value for USB3.2 Gen1 &amp; Gen2</td><td>AC capacitor value: 100 nF nominal (75 nF - 265 nF range).</td></tr><tr><td>Short circuit protection for Type-C topology (if applicable)</td><td>Crx cap value: 297 nF to 363 nF including tolerance, 25 V. Rb resistor value: 220 kΩ ± 5%.</td></tr><tr><td>Component size requirement ( CMC, ESD, AC cap, Resistor)</td><td>Strongly recommended to use 0201 components for better impedance control. </td></tr><tr><td>Component voiding</td><td>All component pads must be voided on L2 and with GND reference on L3. Suggest having pad voiding size of 50.8 um overcut. Refer to Component Pad Voiding diagram.</td></tr><tr><td>Component routing</td><td>Signal pair to entry/ exist from components pad symmetrically. Maintain differential routing to meet trace target impedance whenever possible.</td></tr><tr><td>Signal PTH/ via transition</td><td>Differential pair voiding needed for each signal pair transition with recommended antipad size of 0.75 mm. Suggest having two symmetrical GND stitching vias for each signal pair transition.</td></tr><tr><td>Cable and connector recommendation</td><td>Strongly recommended to use SMT connectors. For PTH connectors (assuming connector is on the top), USB3.2 signals need to be routed from the bottom of the board such that there is no stub on for connector entry.
Intel strongly recommends selecting cables and connectors which meet electrical requirements specified in both USB-IF Cable and Connector Specification dated June 2017 and Universal Serial Bus 3.1 Legacy Connectors and Cable Assemblies Compliance dated April 2018. 
The USB-IF does not certify legacy or USB Type-C(tm) Gen2 stacked connectors. The USB-IF does certify legacy or USB Type-C(tm) Gen1 stacked connectors. Refer USB-IF for more details.</td></tr><tr><td>PTH connector voiding requirement</td><td>Differential oval antipad required for all layers. Suggest using differential signal antipad with 2 mm size.</td></tr><tr><td>Repeater pad voiding</td><td>A differential void on L2 that is larger than the repeater with 50.8 um overcut is recommended. GND referencing is needed on L3. Refer to Component Pad Voiding diagram.</td></tr><tr><td>Routing scheme</td><td>Non-interleaved breakout (B0) is required to mitigate near-end crosstalk.
The main route (MR) supports both interleaved routing and non-interleaved routing for maximum flexibility on stripline (SL).
For microstrip (MS), interleaved routing scheme is recommended.</td></tr><tr><td>Reference plane</td><td>Continuous GND is recommended. 
If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
If non-continuous power referencing is unavoidable on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt), but stitching caps are required over each plane split and need to be placed within 6 mm of a signal running across the plane split. </td></tr><tr><td>Recommendations and considerations for routing near switch mode power supply, routing under inductor, routing under phase node, and routing under DrMOS</td><td>Refer to Technical White Paper Doc#:  726825</td></tr></table><table><caption>General Guidelines</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Connector</td><td>DO NOT use UDE RUP-GB-0030 with RJ45 Type A connector</td></tr></table><table><caption>PCH USB 3.2 Gen 2 Length Matching</caption><tr><th>Matching Group Id</th><th>Matching Groups</th><th>Total/Within Layer</th><th>Length/Delay</th><th>Required</th><th>Maximum Mismatch</th></tr><tr><td>1</td><td>Pair (P-N)</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>0.127</td></tr><tr><td>2</td><td>Pair (P-N)</td><td>Within</td><td>Length (mm)</td><td>Yes</td><td>0.254</td></tr><tr><td>3</td><td>TX-TX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>4</td><td>RX-RX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>5</td><td>TX-RX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>6</td><td>DATA-CLK</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr></table></section><section id="DC856638-DACA-4E19-B658-44490AE99995"><h2>USB3.2 Gen2x1 Type-A External Topology</h2><div><div>USB3.2 Gen2x1 Type-A External Topology Diagram</div><image src="assets/images/B3AD19B9-8DAD-44BA-BCD6-AD2567DA21B1.png" class="contentImage" /></div><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th></tr><tr><td>Rx, Tx</td><td>3</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>AC Cap</td><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>CMC</td><td>Device</td><td>6</td><td>7</td></tr><tr><td>M4</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>ESD</td><td>Device</td><td>8</td><td>9</td></tr><tr><td>M5</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>Type-A Connector</td><td>Device</td><td>10</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M6</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>ESD</td><td>Device</td><td>5</td><td>6</td></tr><tr><td>M7</td><td>Trace</td><td>6</td><td>7</td></tr><tr><td>Type-A Connector</td><td>Device</td><td>7</td><td>-1</td></tr></table></section><section id="7ECCF713-A1C3-43E2-B68E-4CB0EC87ED2A"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>USB3.2 Gen2x1 Type-A External Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.5</td></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>62.5</td></tr><tr><td>M2+M3+M4+M5/M6+M7</td><td>MS</td><td>25.5</td></tr></table><p>Max Length Total (mm): 100.5</p></section><section id="4D37D8B2-B51F-452C-8EC3-3D586B71A81B"><h2>USB3.2 Gen2x1 Type-A Internal Cable Topology</h2><div><div>USB3.2 Gen2x1 Type-A Internal Cable Topology Diagram </div><image src="assets/images/C090098A-DC80-4F50-86ED-FA59C9FCC22E.png" class="contentImage" /></div><table><caption>USB3.2 Gen2x1 Type-A Internal Cable Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Cable assumptions</td><td>This assumes internal cable loss of ~3dB @ 5 GHz. Refer to "USB3.2 Front Panel Internal Cable and Connector White Paper" for more details.</td></tr><tr><td>ESD</td><td>Refer to Electromagnetic Compatibility chapter (ESD Diode Selection).</td></tr></table><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>Refer to USB 3.2 FRONT-PANEL INTERNAL CABLE AND CONNECTOR White Paper for more details.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>3</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>AC Cap</td><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>CMC</td><td>Device</td><td>6</td><td>7</td></tr><tr><td>M4</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>ESD</td><td>Device</td><td>8</td><td>9</td></tr><tr><td>M5</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>Internal Cable Header</td><td>Device</td><td>10</td><td>11</td></tr><tr><td>Cable</td><td>Cable</td><td>11</td><td>12</td></tr><tr><td>Type-A Connector</td><td>Device</td><td>12</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M6</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>ESD</td><td>Device</td><td>4</td><td>5</td></tr><tr><td>M7</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>Internal Cable Header</td><td>Device</td><td>6</td><td>7</td></tr><tr><td>Cable</td><td>Cable</td><td>7</td><td>8</td></tr><tr><td>Type-A Connector</td><td>Device</td><td>8</td><td>-1</td></tr></table></section><section id="DDACDCAB-0013-4EBC-8E7D-A142636707DB"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>USB3.2 Gen2x1 Type-A Internal Cable Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.5</td></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>25.5</td></tr><tr><td>M2+M3+M4+M5 / M6+M7</td><td>MS</td><td>12.5</td></tr></table><p>Max Length Total (mm): 50.5</p></section><section id="B4C8F27A-0915-4560-B1A6-CA9F368FC302"><h2>USB3.2 Gen2x1 Type-A Internal Cable with Daughter Card Topology</h2><div><div>USB3.2 Gen2x1 Type-A Internal Cable with Daughter Card Topology Diagram</div><image src="assets/images/07664AB7-6902-4F36-9731-DB611878C759.png" class="contentImage" /></div><table><caption>USB3.2 Gen2x1 Type-A Internal Cable with Daughter Card Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Cable assumptions</td><td>This assumes internal cable loss of ~3 dB @ 5 GHz. Refer to "USB3.2 Front Panel Internal Cable and Connector White Paper" for more details.</td></tr><tr><td>ESD</td><td>Refer to Electromagnetic Compatibility chapter (ESD Diode Selection).</td></tr></table><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>Refer to USB 3.2 FRONT-PANEL INTERNAL CABLE AND CONNECTOR White Paper for more details.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>3</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td /><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Internal Cable Header</td><td>1</td><td>Device</td><td>4</td><td>5</td></tr><tr><td>Cable</td><td /><td>Cable</td><td>5</td><td>6</td></tr><tr><td>Internal Cable Header</td><td>2</td><td>Device</td><td>6</td><td>7</td></tr><tr><td>M3</td><td /><td>Trace</td><td>7</td><td>8</td></tr><tr><td>AC Cap</td><td /><td>Capacitor</td><td>8</td><td>9</td></tr><tr><td>M4</td><td /><td>Trace</td><td>9</td><td>10</td></tr><tr><td>CMC</td><td /><td>Device</td><td>10</td><td>11</td></tr><tr><td>M5</td><td /><td>Trace</td><td>11</td><td>12</td></tr><tr><td>ESD</td><td /><td>Device</td><td>12</td><td>13</td></tr><tr><td>M6</td><td /><td>Trace</td><td>13</td><td>14</td></tr><tr><td>Type-A Connector</td><td /><td>Device</td><td>14</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td /><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Internal Cable Header</td><td>1</td><td>Device</td><td>4</td><td>5</td></tr><tr><td>Cable</td><td /><td>Cable</td><td>5</td><td>6</td></tr><tr><td>Internal Cable Header</td><td>2</td><td>Device</td><td>6</td><td>7</td></tr><tr><td>M7</td><td /><td>Trace</td><td>7</td><td>8</td></tr><tr><td>ESD</td><td /><td>Device</td><td>8</td><td>9</td></tr><tr><td>M8</td><td /><td>Trace</td><td>9</td><td>10</td></tr><tr><td>Type-A Connector</td><td /><td>Device</td><td>10</td><td>-1</td></tr></table></section><section id="746C60D0-8EDA-4812-9542-E011876554D8"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>USB3.2 Gen2x1 Type-A Internal Cable with Daughter Card Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.5</td><td /></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>20.5</td><td /></tr><tr><td>M2</td><td>MS</td><td>5</td><td /></tr><tr><td>M3+M4+M5+M6/M7+M8</td><td>MS</td><td>12.5</td><td /></tr></table><p>Max Length Total (mm): 50.5</p></section><section id="FA415766-65D1-49BF-94C9-0884108B0F3C"><h2>USB3.2 Gen2x1 Type-A Internal Cable With Redriver Topology</h2><div><div>USB3.2 Gen2x1 Type-A Internal Cable With Redriver Topology Diagram</div><image src="assets/images/C90F944B-E9FD-4063-B6E4-BA73314B0A46.png" class="contentImage" /></div><div><div>Requirement for Third Party Active Component</div><image src="assets/images/8A74A223-7CEB-4058-81C8-3FB4580F9B3B.png" class="contentImage" /></div><table><caption>USB3.2 Gen2x1 Type-A Internal Cable With Redriver Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Cable assumptions</td><td>This assumes internal cable insertion loss of ~3 dB @ 5 GHz. Refer to USB3.2 "Front-Panel Internal Cable And Connector White Paper" for more details.</td></tr><tr><td>Implementation guidelines</td><td>Max/min routing length for USB3.2 Gen2 speed (10 Gbps) depends on repeater performance and its loss compensation capability when used in conjunction with Intel PCH. Work with repeater vendor to ensure the selected part can provide adequate signal integrity at the PCH.
</td></tr><tr><td>ESD</td><td>Please consult with the redriver vendor to determine the appropriate ESD recommendation</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td /><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Internal Cable Header</td><td>1</td><td>Device</td><td>4</td><td>5</td></tr><tr><td>Cable</td><td /><td>Cable</td><td>5</td><td>6</td></tr><tr><td>Internal Cable Header</td><td>2</td><td>Device</td><td>6</td><td>7</td></tr><tr><td>M3</td><td /><td>Trace</td><td>7</td><td>8</td></tr><tr><td>Pre-Cap</td><td /><td>Capacitor</td><td>8</td><td>9</td></tr><tr><td>M4</td><td /><td>Trace</td><td>9</td><td>10</td></tr><tr><td>Redriver</td><td /><td>Device</td><td>10</td><td>11</td></tr><tr><td>M5</td><td /><td>Trace</td><td>11</td><td>12</td></tr><tr><td>Post-Cap</td><td /><td>Capacitor</td><td>12</td><td>13</td></tr><tr><td>M6</td><td /><td>Trace</td><td>13</td><td>14</td></tr><tr><td>CMC</td><td /><td>Device</td><td>14</td><td>15</td></tr><tr><td>M7</td><td /><td>Trace</td><td>15</td><td>16</td></tr><tr><td>ESD</td><td /><td>Device</td><td>16</td><td>17</td></tr><tr><td>M8</td><td /><td>Trace</td><td>17</td><td>18</td></tr><tr><td>Type-A Connector</td><td /><td>Device</td><td>18</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td /><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Internal Cable Header</td><td>1</td><td>Device</td><td>4</td><td>5</td></tr><tr><td>Cable</td><td /><td>Cable</td><td>5</td><td>6</td></tr><tr><td>Internal Cable Header</td><td>2</td><td>Device</td><td>6</td><td>7</td></tr><tr><td>M3</td><td /><td>Trace</td><td>7</td><td>8</td></tr><tr><td>Pre-Cap</td><td /><td>Capacitor</td><td>8</td><td>9</td></tr><tr><td>M4</td><td /><td>Trace</td><td>9</td><td>10</td></tr><tr><td>Redriver</td><td /><td>Device</td><td>10</td><td>11</td></tr><tr><td>M9</td><td /><td>Trace</td><td>11</td><td>12</td></tr><tr><td>ESD</td><td /><td>Device</td><td>12</td><td>13</td></tr><tr><td>M10</td><td /><td>Trace</td><td>13</td><td>14</td></tr><tr><td>Type-A Connector</td><td /><td>Device</td><td>14</td><td>-1</td></tr></table></section><section id="6C1B5DCF-B78A-49EF-A320-65AAB1D04635"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><p>Max Length Total Note: Note1*: Max/min routing length for USB3.2 Gen2 speed (10 Gbps) depends on repeater performance and its loss compensation capability when used in conjunction with Intel PCH. Work with repeater vendor to ensure the selected part can provide adequate signal integrity at the PCH.</p><table><caption>USB3.2 Gen2x1 Type-A Internal Cable With Redriver Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Other Signals</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>0</td><td>Note1*</td></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>0</td><td>Note1*</td></tr><tr><td>M2</td><td>MS</td><td>0</td><td>Note1*</td></tr><tr><td>M3+M4</td><td>MS</td><td>0</td><td>Note1*</td></tr><tr><td>M5+M6+M7+M8 / M9+M10</td><td>MS</td><td>0</td><td>Note1*</td></tr></table></section><section id="63F79775-42A0-4088-AEF2-758C2182FDDA"><h2>USB3.2 Gen2x1 Type-A Retimer Topology</h2><div><div>USB3.2 Gen2x1 Type-A Retimer Topology Diagram</div><image src="assets/images/FE819586-CA82-4ACF-9933-6B90939B759A.png" class="contentImage" /></div><div><div>Requirement for Third Party Active Component</div><image src="assets/images/C55C2B20-0A29-4956-B391-6C1907A5ED4E.png" class="contentImage" /></div><table><caption>USB3.2 Gen2x1 Type-A Retimer Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Implementation guidelines</td><td>Max/min routing length for USB3.2 Gen2 speed (10 Gbps) depends on repeater performance and its loss compensation capability when used in conjunction with Intel PCH. Work with repeater vendor to ensure the selected part can provide adequate signal integrity at the PCH.</td></tr><tr><td>ESD</td><td>Please consult with the retimer vendor to determine the appropriate ESD recommendation</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>Pre-Cap</td><td>Capacitor</td><td>5</td><td>6</td></tr><tr><td>M4</td><td>Trace</td><td>6</td><td>7</td></tr><tr><td>Retimer</td><td>Device</td><td>7</td><td>8</td></tr><tr><td>M5</td><td>Trace</td><td>8</td><td>9</td></tr><tr><td>M6</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>M7</td><td>Trace</td><td>10</td><td>11</td></tr><tr><td>Post-Cap</td><td>Capacitor</td><td>11</td><td>12</td></tr><tr><td>M8</td><td>Trace</td><td>12</td><td>13</td></tr><tr><td>CMC</td><td>Device</td><td>13</td><td>14</td></tr><tr><td>M9</td><td>Trace</td><td>14</td><td>15</td></tr><tr><td>ESD</td><td>Device</td><td>15</td><td>16</td></tr><tr><td>M10</td><td>Trace</td><td>16</td><td>17</td></tr><tr><td>Type-A Connector</td><td>Device</td><td>17</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>Pre-Cap</td><td>Capacitor</td><td>5</td><td>6</td></tr><tr><td>M4</td><td>Trace</td><td>6</td><td>7</td></tr><tr><td>Retimer</td><td>Device</td><td>7</td><td>8</td></tr><tr><td>M5</td><td>Trace</td><td>8</td><td>9</td></tr><tr><td>M6</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>M11</td><td>Trace</td><td>10</td><td>11</td></tr><tr><td>ESD</td><td>Device</td><td>11</td><td>12</td></tr><tr><td>M12</td><td>Trace</td><td>12</td><td>13</td></tr><tr><td>Type-A Connector</td><td>Device</td><td>13</td><td>-1</td></tr></table></section><section id="756BD8BA-BEE8-4A0D-BB9A-FAAEC9DC6876"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><p>Max Length Total Note: Note1*: Max/min routing length for USB3.2 Gen2 speed (10 Gbps) depends on repeater performance and its loss compensation capability when used in conjunction with Intel PCH. Work with repeater vendor to ensure the selected part can provide adequate signal integrity at the PCH.</p><table><caption>USB3.2 Gen2x1 Type-A Retimer Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Other Signals</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>0</td><td>Note1*</td></tr><tr><td>M1+M2</td><td>MS, DSL, SL</td><td>0</td><td>Note1*</td></tr><tr><td>M3+M4</td><td>MS</td><td>0</td><td>Note1*</td></tr><tr><td>M5+M6</td><td>MS, DSL, SL</td><td>0</td><td>Note1*</td></tr><tr><td>M7+M8+M9+M10 / M11+M12</td><td>MS</td><td>0</td><td>Note1*</td></tr></table></section><section id="4B2A1D64-32D8-44EA-993D-CA9F7A1C103D"><h2>(Internal Validation) USB3.2 Gen2x1 Type-A Redriver Topology</h2><div><div>(Internal Validation) USB3.2 Gen2x1 Type-A Redriver Topology Diagram</div><image src="assets/images/13CC0259-E44F-4508-B6A7-49D33D4BC22C.jpg" class="contentImage" /></div><div><div>Requirement for Third Party Active Component</div><image src="assets/images/1475689B-744A-427F-8160-78CDBDCD2515.png" class="contentImage" /></div><table><caption>(Internal Validation) USB3.2 Gen2x1 Type-A Redriver Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Implementation guidelines</td><td>Max/min routing length for USB3.2 Gen2 speed (10 Gbps) depends on repeater performance and its loss compensation capability when used in conjunction with Intel PCH. Work with repeater vendor to ensure the selected part can provide adequate signal integrity at the PCH.</td></tr><tr><td>Redriver</td><td>(Internal Validation Only) Please refer to "Diodes PI3EQX100xE2 USB3.x Gen2 Linear Redriver Application Information.pdf" for details on redriver requirements. </td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>2</td><td>Pre-Channel</td></tr><tr><td>Rx, Tx</td><td>1</td><td>Post-Channel</td></tr></table></section><section id="33E8592A-58E9-4604-938D-905D3A057E09"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>(Internal Validation) USB3.2 Gen2x1 Type-A Redriver Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.5</td><td>*Internal RVP validation only for Gen2x1:</td></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>178.2</td><td /></tr><tr><td>M2+M3</td><td>MS</td><td>12.5</td><td>Minimum Pre-Channel Length is 152 mm. Maximum Pre-Channel Length is 203mm.</td></tr><tr><td>M4+M5+M6+M7 / M8+M9</td><td>MS</td><td>50</td><td>Minimum Post-Channel Length is 25 mm. Maximum Post-Channel Length is 50mm. Recommended to have 38 mm.</td></tr></table><p>Max Length Total (mm): 254</p><p>Max Length Total Note: Note1*</p></section><section id="DE1F55A2-4282-4F1A-AAE9-977E19B4EF64"><h2>TCP AUX</h2><table><caption>TCP AUX Length Matching</caption><tr><th>Matching Group Id</th><th>Matching Groups</th><th>Total/Within Layer</th><th>Length/Delay</th><th>Required</th><th>Maximum Mismatch</th></tr><tr><td>1</td><td>Pair (P-N)</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>0.125</td></tr><tr><td>2</td><td>Pair (P-N)</td><td>Within</td><td>Length (mm)</td><td>Yes</td><td>0.25</td></tr><tr><td>3</td><td>TX-TX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>4</td><td>RX-RX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>5</td><td>TX-RX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>6</td><td>DATA-CLK</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr></table></section><section id="D178EB6B-FB96-49F8-B0AE-699ADF00A228"><h2>TCP AUX Retimer Topology</h2><div><div>TCP AUX Retimer Topology Diagram</div><image src="assets/images/D870497B-623A-453B-AB4A-D53BB2BF826B.png" class="contentImage" /></div><table><caption>TCP AUX Retimer Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Number of vias allowed</td><td>No explicit limit, use best known routing practices.</td></tr><tr><td>Transmission line referencing</td><td>Reference planes can be continuous ground or continuous power that have low frequency peak to peak noise. Ground referencing is preferred.</td></tr><tr><td>ESD</td><td>Refer to USB4 ESD approved list in Barlowridge host router(BR HR) collateral.</td></tr><tr><td>AC cap value</td><td>Nominal 100 nF recommended (75 nF to 200 nF including tolerance).</td></tr><tr><td>Retimer</td><td>Applies to June Bridge topology. Consult re-timer datasheet for exact Aux channel implementation requirements.</td></tr><tr><td>Optional edge rate control</td><td>An edge rate reduction mechanism may be needed to comply with DisplayPort maximum Aux slew rate specification dependent on the retimer's Aux implementation.</td></tr><tr><td>Cs cap value</td><td>47 pF nominal.
</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td /><td>Trace</td><td>3</td><td>4</td></tr><tr><td>AC Cap</td><td>1</td><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>Retimer</td><td /><td>Device</td><td>5</td><td>6</td></tr><tr><td>M3</td><td /><td>Trace</td><td>6</td><td>7</td></tr><tr><td>AC Cap</td><td>2</td><td>Capacitor</td><td>7</td><td>8</td></tr><tr><td>M4</td><td /><td>Trace</td><td>8</td><td>9</td></tr><tr><td>ESD</td><td /><td>Device</td><td>9</td><td>10</td></tr><tr><td>M5</td><td /><td>Trace</td><td>10</td><td>11</td></tr><tr><td>DP Connector</td><td /><td>Device</td><td>11</td><td>-1</td></tr><tr><td>M4</td><td /><td>Trace</td><td>8</td><td>12</td></tr><tr><td>100k</td><td /><td>Resistor</td><td>12</td><td>13</td></tr><tr><td>GND</td><td>1</td><td>Ground</td><td>13</td><td>-1</td></tr><tr><td>M4</td><td /><td>Trace</td><td>8</td><td>14</td></tr><tr><td>Cs</td><td /><td>Capacitor</td><td>14</td><td>15</td></tr><tr><td>GND</td><td>2</td><td>Ground</td><td>15</td><td>-1</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td /><td>Trace</td><td>3</td><td>4</td></tr><tr><td>AC Cap</td><td>1</td><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>Retimer</td><td /><td>Device</td><td>5</td><td>6</td></tr><tr><td>M3</td><td /><td>Trace</td><td>6</td><td>7</td></tr><tr><td>AC Cap</td><td>2</td><td>Capacitor</td><td>7</td><td>8</td></tr><tr><td>M4</td><td /><td>Trace</td><td>8</td><td>9</td></tr><tr><td>ESD</td><td /><td>Device</td><td>9</td><td>10</td></tr><tr><td>M5</td><td /><td>Trace</td><td>10</td><td>11</td></tr><tr><td>DP Connector</td><td /><td>Device</td><td>11</td><td>-1</td></tr><tr><td>M4</td><td /><td>Trace</td><td>8</td><td>12</td></tr><tr><td>100k</td><td /><td>Resistor</td><td>12</td><td>13</td></tr><tr><td>DP-PWR</td><td /><td>Rail</td><td>13</td><td>-1</td></tr><tr><td>M4</td><td /><td>Trace</td><td>8</td><td>14</td></tr><tr><td>Cs</td><td /><td>Capacitor</td><td>14</td><td>15</td></tr><tr><td>GND</td><td /><td>Ground</td><td>15</td><td>-1</td></tr></table></section><section id="BE74CC82-492F-49E7-BA4D-7B9603BA2FBF"><h2>Mainstream, Premium Mid Loss (PML), Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Tx</p><p>Redriver/Retimer: None</p><table><caption>TCP AUX Retimer Topology Mainstream, Premium Mid Loss (PML), Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>25</td></tr><tr><td>M1+M2</td><td>DSL, MS, SL</td><td>450</td></tr><tr><td>M3+M4</td><td>DSL, MS, SL</td><td>127</td></tr></table><p>Max Length Total (mm): 450</p></section><section id="70E05D83-4519-4E23-84B1-D30B1A15AC5E"><h2>TCP AUX Cascaded Retimer Topology</h2><div><div>TCP AUX Cascaded Retimer Topology Diagram</div><image src="assets/images/BAC2F0DD-51ED-4DA0-8750-89D2AEF64462.png" class="contentImage" /></div><table><caption>TCP AUX Cascaded Retimer Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Number of vias allowed</td><td>No explicit limit, use best known routing practices.</td></tr><tr><td>Transmission line referencing</td><td>Reference planes can be continuous ground or continuous power that have low frequency peak to peak noise. Ground referencing is preferred.</td></tr><tr><td>ESD/ EOS</td><td>Refer to USB4 ESD approved list in Barlow Ridge Host Router (BR HR) collateral.   </td></tr><tr><td>Retimer</td><td>June Bridge</td></tr><tr><td>Cs cap value</td><td>47 pF nominal.</td></tr><tr><td>AC CAP value</td><td>Nominal 100 nF recommended (75 nF to 200 nF including tolerance).</td></tr><tr><td>Edge rate control</td><td>An edge rate reduction mechanism such as a 47 pF capacitor (Cs) terminated to VSS is recommended. Cs cap is optional.</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td /><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Retimer</td><td>1</td><td>Device</td><td>4</td><td>5</td></tr><tr><td>M3</td><td /><td>Trace</td><td>5</td><td>6</td></tr><tr><td>Retimer</td><td>2</td><td>Device</td><td>6</td><td>7</td></tr><tr><td>M4</td><td /><td>Trace</td><td>7</td><td>8</td></tr><tr><td>ESD/EOS</td><td /><td>Device</td><td>8</td><td>9</td></tr><tr><td>M5</td><td /><td>Trace</td><td>9</td><td>10</td></tr><tr><td>Type-C connector</td><td /><td>Device</td><td>10</td><td>-1</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td /><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Retimer</td><td>1</td><td>Device</td><td>4</td><td>5</td></tr><tr><td>M3</td><td /><td>Trace</td><td>5</td><td>6</td></tr><tr><td>Retimer</td><td>2</td><td>Device</td><td>6</td><td>7</td></tr><tr><td>M4</td><td /><td>Trace</td><td>7</td><td>8</td></tr><tr><td>ESD/EOS</td><td /><td>Device</td><td>8</td><td>9</td></tr><tr><td>M5</td><td /><td>Trace</td><td>9</td><td>10</td></tr><tr><td>Type-C connector</td><td /><td>Device</td><td>10</td><td>-1</td></tr></table></section><section id="7FB9623C-167C-43F3-BB84-6369A6C9E6B8"><h2>Mainstream, Premium Mid Loss (PML), Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Tx</p><p>Redriver/Retimer: None</p><table><caption>TCP AUX Cascaded Retimer Topology Mainstream, Premium Mid Loss (PML), Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>25</td></tr><tr><td>M1+M2</td><td>DSL, MS, SL</td><td>450</td></tr><tr><td>M3+M4+M5</td><td>DSL, MS, SL</td><td>127</td></tr></table><p>Max Length Total (mm): 450</p><p>Max Length Total Note:  M1+M2+M3+M4+M5 &lt;= 450 mm</p></section><section id="491051D4-3030-4BBF-A418-34FA7ACFA5F0"><h2>TCP AUX With Retimer Internal Cable Topology</h2><div><div>TCP AUX With Retimer Internal Cable Topology Diagram</div><image src="assets/images/42F868AF-334E-4A97-9A56-EE7D7B3725F7.jpg" class="contentImage" /></div><table><caption>TCP AUX With Retimer Internal Cable Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Number of vias allowed</td><td>No explicit limit, use best known routing practices.</td></tr><tr><td>Transmission line referencing</td><td>Reference planes can be continuous ground or continuous power that have low frequency peak to peak noise. Ground referencing is preferred.</td></tr><tr><td>500 mm cable assembly</td><td>75 - 100 Ω including tolerance. Insertion loss ≥ -1.0 dB @ 1 MHz.</td></tr><tr><td>ESD / EOS</td><td>Refer to USB4 ESD approved list in Barlow Ridge Host Router (BR HR) collateral.   </td></tr><tr><td>Retimer</td><td>June Bridge</td></tr><tr><td>Cs cap value</td><td>47 pF nominal.</td></tr><tr><td>AC CAP Value</td><td>Nominal 100 nF recommended (75 nF to 200 nF including tolerance).</td></tr><tr><td>Edge rate control</td><td>An edge rate reduction mechanism such as a 47 pF capacitor (Cs) terminated to VSS is recommended. Cs cap is optional.</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Internal Cable</td><td>Cable</td><td>4</td><td>5</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>Retimer</td><td>Device</td><td>6</td><td>7</td></tr><tr><td>M4</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>ESD/EOS</td><td>Device</td><td>8</td><td>9</td></tr><tr><td>M5</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>Type-C connector</td><td>Device</td><td>10</td><td>-1</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td>11</td></tr><tr><td>Cs</td><td>Capacitor</td><td>11</td><td>12</td></tr><tr><td>GND</td><td>Ground</td><td>12</td><td>-1</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Internal Cable</td><td>Cable</td><td>4</td><td>5</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>Retimer</td><td>Device</td><td>6</td><td>7</td></tr><tr><td>M4</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>ESD/EOS</td><td>Device</td><td>8</td><td>9</td></tr><tr><td>M5</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>Type-C connector</td><td>Device</td><td>10</td><td>-1</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td>11</td></tr><tr><td>Cs</td><td>Capacitor</td><td>11</td><td>12</td></tr><tr><td>GND</td><td>Ground</td><td>12</td><td>-1</td></tr></table></section><section id="0D2A0945-371E-4932-B35D-8D69CD9F7699"><h2>Mainstream, Premium Mid Loss (PML), Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Tx</p><p>Redriver/Retimer: None</p><table><caption>TCP AUX With Retimer Internal Cable Topology Mainstream, Premium Mid Loss (PML), Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>25</td></tr><tr><td>M1+M2+M3</td><td>DSL, MS, SL</td><td>450</td></tr><tr><td>M4+M5</td><td>DSL, MS, SL</td><td>127</td></tr><tr><td>Cable</td><td>Cable</td><td>500</td></tr></table><p>Max Length Total (mm): 450</p></section><section id="39199D37-BD8A-4C5F-B689-EE8F962CEACA"><h2>(Internal Only) TCP AUX No Retimer Topology</h2><div><div>TCP AUX No Retimer Topology Diagram</div><image src="assets/images/D533853C-0B54-4F97-9FCA-4815C7130887.jpg" class="contentImage" /></div><table><caption>(Internal Only) TCP AUX No Retimer Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Number of vias allowed</td><td>No explicit limit, use best known routing practices.</td></tr><tr><td>Transmission line referencing</td><td>Reference planes can be continuous ground or continuous power that have low frequency peak to peak noise. Ground referencing is preferred.</td></tr><tr><td>ESD/ EOS</td><td>Refer to EMC chapter for parts recommendation. Recommend placeholder. Component must be stuffed if EMC tests fail</td></tr><tr><td>AC cap value</td><td>Nominal 100 nF recommended (75 nF to 200 nF including tolerance).</td></tr><tr><td>3.3 V GPIO </td><td>AUX termination set based on USB Type-C plug orientation requirements. Nominal 3.3 V or 0 V.     </td></tr><tr><td>Cs cap value</td><td>47 pF nominal.</td></tr><tr><td>Edge rate control</td><td>An edge rate reduction mechanism such as a 47 pF capacitor (Cs) terminated to VSS is recommended to comply with DisplayPort maximum Aux slew rate specification.</td></tr></table></section><section id="EB707196-A465-4DBB-A227-F494A62026A1"><h2>Mainstream, Premium Mid Loss (PML), Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Tx</p><p>Redriver/Retimer: None</p><table><caption>(Internal Only) TCP AUX No Retimer Topology Mainstream, Premium Mid Loss (PML), Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>25</td></tr><tr><td>M1+M2+M3</td><td>MS, DSL, SL</td><td>450</td></tr><tr><td>M4</td><td>MS, DSL, SL</td><td>25</td></tr></table><p>Max Length Total (mm): 450</p></section><section id="D86087C1-A356-414D-92C5-C9EBAA07C985"><h2>(Internal Only) TCP AUX No Retimer Internal Cable Topology</h2><div><div>TCP AUX No Retimer Internal Cable Topology Diagram</div><image src="assets/images/FCF1C6EF-4294-478D-BCD1-256A2ED8BE1D.jpg" class="contentImage" /></div><table><caption>(Internal Only) TCP AUX No Retimer Internal Cable Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Number of vias allowed</td><td>No explicit limit, use best known routing practices.</td></tr><tr><td>Transmission line referencing</td><td>Reference planes can be continuous ground or continuous power that have low frequency peak to peak noise. Ground referencing is preferred.</td></tr><tr><td>500 mm cable assembly</td><td>75 - 100 Ω including tolerance. Insertion loss ≥ -1.0 dB @ 1 MHz.</td></tr><tr><td>ESD/ EOS</td><td>Refer to EMC chapter for parts recommendation. Recommend placeholder. Component must be stuffed if EMC tests fail</td></tr><tr><td>AC cap value</td><td>Nominal 100 nF recommended (75 nF to 200 nF including tolerance).</td></tr><tr><td>3.3 V GPIO </td><td>AUX termination set based on USB Type-C plug orientation requirements. Nominal 3.3 V or 0 V.     </td></tr><tr><td>Cs cap value</td><td>47 pF nominal.</td></tr><tr><td>Edge rate control</td><td>An edge rate reduction mechanism such as a 47 pF capacitor (Cs) terminated to VSS is recommended to comply with DisplayPort maximum Aux slew rate specification.</td></tr></table></section><section id="B400843F-3C4A-4F4E-8069-76C05ADC7F2C"><h2>Mainstream, Premium Mid Loss (PML), Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Tx</p><p>Redriver/Retimer: None</p><table><caption>(Internal Only) TCP AUX No Retimer Internal Cable Topology Mainstream, Premium Mid Loss (PML), Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>25</td></tr><tr><td>M1+M2+M3+M4</td><td>DSL, MS, SL</td><td>450</td></tr><tr><td>M5</td><td>DSL, MS, SL</td><td>25</td></tr><tr><td>Cable</td><td>Cable</td><td>500</td></tr></table><p>Max Length Total (mm): 450</p></section><section id="CBEE1EDD-13CC-4E8D-B87E-84239425F165"><h2>(Internal Only) DP AUX Dual Mode Protection Circuit</h2><div><div>DP AUX Dual Mode Protection Circuit Diagram</div><image src="assets/images/F3C940DC-12B3-4DFD-AF8C-028A004FB9EA.png" class="contentImage" /></div><table><caption>(Internal Only) DP AUX Dual Mode Protection Circuit Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Power rails</td><td>Power rails which will turn off in S3-S5 sleep states.</td></tr><tr><td>Inverter voltage rails</td><td>Powered from suspend rails.</td></tr><tr><td>VCC-A</td><td>1.8 V</td></tr><tr><td>VCC-C</td><td>3.3 V</td></tr><tr><td>U1</td><td>I2C Voltage Level Translator, TCA9406 or equivalent.</td></tr><tr><td>Pass gate FET</td><td>Ensure the body diode of the FETs are connected as shown in the figure.</td></tr><tr><td>Pass gate FET alternative</td><td>Devices such as a TTL compatible FET multiplexer/ demultiplexer.</td></tr><tr><td>R1 resistor</td><td>Optional, 2.7 kΩ ± 5%.</td></tr><tr><td>Rterm</td><td>10 kΩ for TCA9406. Rterm value is part dependent.</td></tr><tr><td>R2 resistor value</td><td>2.7 kΩ ± 5%. This is with the assumption of Rterm = 10 kΩ for U1, to achieve 2.2 kΩ of effective parallel resistance.  </td></tr><tr><td>Effective parallel resistance of Rterm and R2</td><td>2.2 kΩ ± 10%.</td></tr><tr><td>Inverter leakage current</td><td>Minimize leakage current of inverter closest to DP connector to maintain input voltage level due to 1 Mohm pulldown resistor.</td></tr><tr><td>C1 cap value</td><td>Nominal 100 nF recommended (75 nF to 200 nF including tolerance).</td></tr><tr><td>Cs cap value</td><td>47 pF nominal.</td></tr><tr><td>Edge rate control</td><td>An edge rate reduction mechanism such as a 47 pF capacitor (Cs) terminated to VSS is recommended to comply with DisplayPort maximum Aux slew rate specification .</td></tr></table></section><section id="16EDE061-D6B9-46A8-85C5-E52C0F3E63A3"><h2>(Internal Only) DP Hot Plug Detect Implementation</h2><div><div>DP Hot Plug Detect Implementation Diagram</div><image src="assets/images/2FE76A76-8203-4BE3-A8BC-EDE897D5FDCF.jpg" class="contentImage" /></div><table><caption>(Internal Only) DP Hot Plug Detect Implementation Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Routing</td><td>Recommend 45 Ω nominal trace impedance with reasonable noise isolation.</td></tr><tr><td>VCC</td><td>1.8 V</td></tr><tr><td>R1</td><td>100 kΩ ± 5%</td></tr><tr><td>R2</td><td>100 kΩ ± 5%</td></tr><tr><td>Q1</td><td>BSS138p or equivalent, 0.85 V &lt; VGS threshold &lt; 1.95 V, input capacitance &lt; 1 nF.</td></tr><tr><td>Connectivity</td><td>Ensure to follow the vendor data sheet for any additional HPD connectivity requirements.</td></tr><tr><td>ESD</td><td>Optional, 3.3 V tolerant.</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>Source Pin</th><th>End</th><th>Target Pin</th><th>Transistor Pin Map</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td /><td>1</td><td>D</td><td>Drain</td></tr><tr><td>Q1</td><td>Transistor</td><td>1</td><td>G</td><td>2</td><td /><td>Gate</td></tr><tr><td>Q1</td><td>Transistor</td><td>1</td><td>S</td><td>6</td><td /><td>Source</td></tr><tr><td>ESD</td><td>Device</td><td>3</td><td /><td>4</td><td /><td /></tr><tr><td>DP Connector</td><td>Device</td><td>4</td><td /><td>-1</td><td /><td /></tr><tr><td>GND</td><td>Ground</td><td>6</td><td /><td>-1</td><td /><td /></tr><tr><td>R2</td><td>Resistor</td><td>5</td><td /><td>6</td><td /><td /></tr><tr><td>placeholder</td><td>Device</td><td>2</td><td /><td>5</td><td /><td /></tr><tr><td>placeholder</td><td>Device</td><td>2</td><td /><td>3</td><td /><td /></tr><tr><td>R1</td><td>Resistor</td><td>7</td><td /><td>8</td><td /><td /></tr><tr><td>VCC</td><td>Rail</td><td>8</td><td /><td>-1</td><td /><td /></tr><tr><td>CPU</td><td>Device</td><td>0</td><td /><td>7</td><td /><td /></tr></table></section><section id="B614AC2C-C57A-49A2-B0F8-D46EAF513347"><h2>TCP DP AUX</h2><table><caption>TCP DP AUX Length Matching</caption><tr><th>Matching Group Id</th><th>Matching Groups</th><th>Total/Within Layer</th><th>Length/Delay</th><th>Required</th><th>Maximum Mismatch</th></tr><tr><td>1</td><td>Pair (P-N)</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>0.125</td></tr><tr><td>2</td><td>Pair (P-N)</td><td>Within</td><td>Length (mm)</td><td>Yes</td><td>0.25</td></tr><tr><td>3</td><td>TX-TX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>4</td><td>RX-RX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>5</td><td>TX-RX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>6</td><td>DATA-CLK</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr></table></section><section id="75117582-2C5F-4339-A713-1A0810724A89"><h2>TCP DP AUX Barlow Ridge with Retimer/MUX Topology</h2><div><div>TCP DP AUX Barlow Ridge with MUX Topology</div><image src="assets/images/D7A71AFA-3F4E-454F-9360-377B4E191B50.png" class="contentImage" /></div><table><caption>TCP DP AUX Barlow Ridge with Retimer/MUX Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Number of vias allowed</td><td>No explicit limit, use best known routing practices.</td></tr><tr><td>Transmission line referencing</td><td>Reference planes can be continuous ground or continuous power that have low frequency peak to peak noise. Ground referencing is preferred.</td></tr><tr><td>ESD/ EOS</td><td>Refer to USB4 ESD approved list in Barlow Ridge Host Router (BR HR) collateral.</td></tr><tr><td>Retimer</td><td>Barlow Ridge</td></tr><tr><td>MUX</td><td>MUX retimer should be vesa compliant.</td></tr><tr><td>Cs cap value</td><td>47 pF nominal.</td></tr><tr><td>Edge rate control</td><td>An edge rate reduction mechanism such as a 47 pF capacitor (Cs) terminated to VSS is recommended. Cs cap is optional.</td></tr><tr><td>Pull up voltage for DP_AUX_N</td><td>3.3V</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>MUX</td><td>Device</td><td>4</td><td>5</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>Retimer</td><td>Device</td><td>6</td><td>7</td></tr><tr><td>M4</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>ESD/EOS</td><td>Device</td><td>8</td><td>9</td></tr><tr><td>M5</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>Type-C connector</td><td>Device</td><td>10</td><td>-1</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>MUX</td><td>Device</td><td>4</td><td>5</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>Retimer</td><td>Device</td><td>6</td><td>7</td></tr><tr><td>M4</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>ESD/EOS</td><td>Device</td><td>8</td><td>9</td></tr><tr><td>M5</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>Type-C connector</td><td>Device</td><td>10</td><td>-1</td></tr></table></section><section id="7EA9D3A6-C188-4538-9D64-1A21C288780B"><h2>Mainstream, Premium Mid Loss (PML), Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Tx</p><p>Redriver/Retimer: None</p><table><caption>TCP DP AUX Barlow Ridge with Retimer/MUX Topology Mainstream, Premium Mid Loss (PML), Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>25</td></tr><tr><td>M1+M2</td><td>DSL, MS, SL</td><td>450</td></tr><tr><td>M3+M4</td><td>DSL, MS, SL</td><td>127</td></tr></table><p>Max Length Total (mm): 450</p></section><section id="703EF813-C272-4B49-88C6-5F775CAD81EE"><h2>(Internal Only) TCP DP AUX Barlow Ridge Topology</h2><div><div>TCP DP AUX Barlow Ridge Topology</div><image src="assets/images/87A9D176-BF82-476F-A959-6764C54ACF0F.png" class="contentImage" /></div><table><caption>(Internal Only) TCP DP AUX Barlow Ridge Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Number of vias allowed</td><td>No explicit limit, use best known routing practices.</td></tr><tr><td>Transmission line referencing</td><td>Reference planes can be continuous ground or continuous power that have low frequency peak to peak noise. Ground referencing is preferred.</td></tr><tr><td>ESD</td><td>Refer to USB4 ESD approved list in Barlowridge host router(BR HR) collateral.</td></tr><tr><td>AC cap value</td><td>Nominal 100 nF recommended (75 nF to 200 nF including tolerance).</td></tr><tr><td>Retimer</td><td>Barlow Ridge. Consult re-timer datasheet for exact Aux channel implementation requirements.</td></tr><tr><td>Optional edge rate control</td><td>An edge rate reduction mechanism may be needed to comply with DisplayPort maximum Aux slew rate specification dependent on the retimer's Aux implementation.</td></tr><tr><td>Cs cap value</td><td>47 pF nominal.
</td></tr><tr><td>Pull up voltage for DP_AUX_N</td><td>3.3V</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td /><td>Trace</td><td>3</td><td>4</td></tr><tr><td>AC Cap</td><td>1</td><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>Retimer</td><td /><td>Device</td><td>5</td><td>6</td></tr><tr><td>M3</td><td /><td>Trace</td><td>6</td><td>7</td></tr><tr><td>AC Cap</td><td>2</td><td>Capacitor</td><td>7</td><td>8</td></tr><tr><td>M4</td><td /><td>Trace</td><td>8</td><td>9</td></tr><tr><td>ESD</td><td /><td>Device</td><td>9</td><td>10</td></tr><tr><td>M5</td><td /><td>Trace</td><td>10</td><td>11</td></tr><tr><td>DP Connector</td><td /><td>Device</td><td>11</td><td>-1</td></tr><tr><td>M4</td><td /><td>Trace</td><td>8</td><td>12</td></tr><tr><td>100k</td><td /><td>Resistor</td><td>12</td><td>13</td></tr><tr><td>GND</td><td>1</td><td>Ground</td><td>13</td><td>-1</td></tr><tr><td>M4</td><td /><td>Trace</td><td>8</td><td>14</td></tr><tr><td>Cs</td><td /><td>Capacitor</td><td>14</td><td>15</td></tr><tr><td>GND</td><td>2</td><td>Ground</td><td>15</td><td>-1</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td /><td>Trace</td><td>3</td><td>4</td></tr><tr><td>AC Cap</td><td>1</td><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>Retimer</td><td /><td>Device</td><td>5</td><td>6</td></tr><tr><td>M3</td><td /><td>Trace</td><td>6</td><td>7</td></tr><tr><td>AC Cap</td><td>2</td><td>Capacitor</td><td>7</td><td>8</td></tr><tr><td>M4</td><td /><td>Trace</td><td>8</td><td>9</td></tr><tr><td>ESD</td><td /><td>Device</td><td>9</td><td>10</td></tr><tr><td>M5</td><td /><td>Trace</td><td>10</td><td>11</td></tr><tr><td>DP Connector</td><td /><td>Device</td><td>11</td><td>-1</td></tr><tr><td>M4</td><td /><td>Trace</td><td>8</td><td>12</td></tr><tr><td>100k</td><td /><td>Resistor</td><td>12</td><td>13</td></tr><tr><td>DP-PWR</td><td /><td>Rail</td><td>13</td><td>-1</td></tr><tr><td>M4</td><td /><td>Trace</td><td>8</td><td>14</td></tr><tr><td>Cs</td><td /><td>Capacitor</td><td>14</td><td>15</td></tr><tr><td>GND</td><td /><td>Ground</td><td>15</td><td>-1</td></tr></table></section><section id="E16C88BD-8D0C-47CA-9540-B45A5E88AAF8"><h2>Mainstream, Premium Mid Loss (PML), Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Tx</p><p>Redriver/Retimer: None</p><table><caption>(Internal Only) TCP DP AUX Barlow Ridge Topology Mainstream, Premium Mid Loss (PML), Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>25</td></tr><tr><td>M1+M2</td><td>DSL, MS, SL</td><td>450</td></tr><tr><td>M3+M4</td><td>DSL, MS, SL</td><td>127</td></tr></table><p>Max Length Total (mm): 450</p></section><section id="B51A64FB-8462-45B9-81FC-5D6CEEF90B9D"><h2>TCP DP</h2><table><caption>TCP DP General Guidelines</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Voiding recommendation</td><td>It is recommended to void unused (non-functional) pads for differential vias and pin pads for CMCs, ESDs and connectors to optimize the impedance matching in the channel.  Voiding of 0402 or smaller AC capacitors pads is not necessary.</td></tr><tr><td>Unused signals</td><td>Unused data and AUX signals should be left no connected at the BGA ball.</td></tr></table><table><caption>TCP DP Length Matching</caption><tr><th>Matching Group Id</th><th>Matching Groups</th><th>Total/Within Layer</th><th>Length/Delay</th><th>Required</th><th>Maximum Mismatch</th></tr><tr><td>1</td><td>Pair (P-N)</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>0.125</td></tr><tr><td>2</td><td>Pair (P-N)</td><td>Within</td><td>Length (mm)</td><td>Yes</td><td>0.25</td></tr><tr><td>3</td><td>TX-TX</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>25</td></tr></table></section><section id="7E2A570B-2A57-430F-AA67-504B1FC25840"><h2>TCP DP UHBR20 Barlow Ridge with Retimer/MUX Topology</h2><div><div>TCP DP UHBR20 Cascaded Retimer/ MUX Topology Diagram</div><image src="assets/images/9AAEB4DF-91E4-4E1C-91FA-DDEEFBD2CE95.jpg" class="contentImage" /></div><table><caption>TCP DP UHBR20 Barlow Ridge with Retimer/MUX Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Maximum via stub length</td><td>250 um per via </td></tr><tr><td>Routing style</td><td>Microstrip main route routing must be interleaved.
To reduce system RFI/ EMI, it is recommended to use SL instead of MS. If MS routing is needed, refer to EMC PDG for RFI/ EMI mitigation.</td></tr><tr><td>Reference plane for microstrip route</td><td>Must be continuous ground.</td></tr><tr><td>Reference plane for stripline route</td><td>Ground on both sides strongly preferred. If necessary, one side can be a power plane that has low amount of low frequency noise, but the other side must be continuous ground. </td></tr><tr><td>Reference plane for dual stripline route</td><td>Ground on both sides strongly preferred. If necessary, one side can be a power plane that has low amount of low frequency noise, but the other side must be continuous ground and it is the layer that is closer to the signal route.</td></tr><tr><td>AC cap value</td><td>Nominal 100 nF recommended (75 nF to 265 nF including tolerance).</td></tr><tr><td>Total insertion loss budget from CPU pins to retimer/MUX pins</td><td>17 dB @ 10 GHz. Inclusive of HVM variation.</td></tr><tr><td>Supported interfaces</td><td>DP2.1 (UHBR20).</td></tr><tr><td>Fiberweave</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr><tr><td> RETIMER</td><td>Barlow ridge and Parade mux/retimer. Retimer Rx should meet VESA spec requirements. </td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Tx</td><td>2</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>8</td></tr><tr><td>AC CAP1</td><td>Capacitor</td><td>8</td><td>10</td></tr><tr><td>M2</td><td>Trace</td><td>10</td><td>14</td></tr><tr><td>retimer/mux</td><td>Device</td><td>14</td><td>15</td></tr><tr><td>M3</td><td>Trace</td><td>15</td><td>16</td></tr><tr><td>AC CAP</td><td>Capacitor</td><td>16</td><td>17</td></tr><tr><td>M4</td><td>Trace</td><td>17</td><td>18</td></tr><tr><td>BARLOW RIDGE</td><td>Device</td><td>18</td><td>-1</td></tr></table></section><section id="082ABE19-DFEF-41B8-9471-73BAB69F14E7"><h2>Mainstream, Premium Mid Loss (PML), Tx, Pre-Channel</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Tx</p><p>Redriver/Retimer: Pre-Channel</p><table><caption>TCP DP UHBR20 Barlow Ridge with Retimer/MUX Topology Mainstream, Premium Mid Loss (PML), Tx, Pre-Channel Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>13</td><td /></tr><tr><td>M1+M2</td><td>MS, DSL, SL</td><td>205</td><td /></tr></table><p>Max Length Total (mm): 205</p></section><section id="74DA957B-C402-4C9A-8E22-08B875705B41"><h2>Mainstream, Premium Mid Loss (PML), Tx, Pre-Channel 2</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Tx</p><p>Redriver/Retimer: Pre-Channel 2</p><table><caption>TCP DP UHBR20 Barlow Ridge with Retimer/MUX Topology Mainstream, Premium Mid Loss (PML), Tx, Pre-Channel 2 Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>M</td><td>MS</td><td>0</td><td>0</td></tr></table><p>Max Length Total Note: Depends on retimer/mux vendor recommendations.</p></section><section id="67880CF8-0E5D-49A3-B742-7D0C99E9FE30"><h2>Mainstream, Premium Mid Loss (PML), Tx, Post-Channel</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Tx</p><p>Redriver/Retimer: Post-Channel</p><table><caption>TCP DP UHBR20 Barlow Ridge with Retimer/MUX Topology Mainstream, Premium Mid Loss (PML), Tx, Post-Channel Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment Note</th></tr><tr><td>M3+M4+M5+M6</td><td>MS, DSL, SL</td><td>Refer to Barlow Ridge guidelines.</td></tr></table><p>Max Length Total Note: Refer to Barlow Ridge guidelines</p></section><section id="ABBA04A2-E073-4B2E-BCF9-937A2E36A766"><h2>(Internal Only) TCP DP UHBR20 Barlow Ridge Topology</h2><div><div>TCP DP UHBR20 Barlow Ridge Topology Diagram</div><image src="assets/images/3ADF17DF-3078-4348-BF60-E32C5BE710D2.jpg" class="contentImage" /></div><table><caption>(Internal Only) TCP DP UHBR20 Barlow Ridge Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Maximum via stub length</td><td>250 um per via </td></tr><tr><td>Routing style</td><td>Microstrip main route routing must be interleaved.
To reduce system RFI/ EMI, it is recommended to use SL instead of MS. If MS routing is needed, refer to EMC PDG for RFI/ EMI mitigation.</td></tr><tr><td>Reference plane for microstrip route</td><td>Must be continuous ground.</td></tr><tr><td>Reference plane for stripline route</td><td>Ground on both sides strongly preferred. If necessary, one side can be a power plane that has low amount of low frequency noise, but the other side must be continuous ground. </td></tr><tr><td>Reference plane for dual stripline route</td><td>Ground on both sides strongly preferred. If necessary, one side can be a power plane that has low amount of low frequency noise, but the other side must be continuous ground and it is the layer that is closer to the signal route.</td></tr><tr><td>AC cap value</td><td>Nominal 100 nF recommended (75 nF to 265 nF including tolerance).</td></tr><tr><td>Total insertion loss budget from CPU pins to Barlow Ridge pins</td><td>17 dB @ 10 GHz. Inclusive of HVM variation.</td></tr><tr><td>Supported interfaces</td><td>DP2.1 (UHBR20).</td></tr><tr><td>Fiberweave</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Tx</td><td>2</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>via1</td><td>Via</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>8</td></tr><tr><td>via2</td><td>Via</td><td>8</td><td>9</td></tr><tr><td>M2</td><td>Trace</td><td>9</td><td>4</td></tr><tr><td>AC CAP</td><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>BARLOW RIDGE</td><td>Device</td><td>6</td><td>-1</td></tr></table></section><section id="D8DD3193-15C2-498B-8ACA-1396F8257630"><h2>Mainstream, Premium Mid Loss (PML), Tx, Pre-Channel</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Tx</p><p>Redriver/Retimer: Pre-Channel</p><table><caption>(Internal Only) TCP DP UHBR20 Barlow Ridge Topology Mainstream, Premium Mid Loss (PML), Tx, Pre-Channel Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>13</td><td /></tr><tr><td>M1+M2+M3</td><td>MS, DSL, SL</td><td>205</td><td /></tr></table><p>Max Length Total (mm): 205</p></section><section id="6DCC31A7-58F0-4AFF-812B-384C038E9DFA"><h2>Mainstream, Premium Mid Loss (PML), Tx, Post-Channel</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Tx</p><p>Redriver/Retimer: Post-Channel</p><table><caption>(Internal Only) TCP DP UHBR20 Barlow Ridge Topology Mainstream, Premium Mid Loss (PML), Tx, Post-Channel Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment Note</th></tr><tr><td>M3+M4+M5+M6</td><td>MS, DSL, SL</td><td>Refer to Barlow Ridge guidelines.</td></tr></table><p>Max Length Total Note: Refer to Barlow Ridge guidelines</p></section><section id="C09280F5-EA41-47BE-9D1B-460C777F5F7B"><h2>(Internal only) TCP DP UHBR20 Retimer Mux M.2 Modular Topology</h2><div><div>TCP DP UHBR20 Retimer MUX M.2 Modular Topology Diagram</div><image src="assets/images/BC20E575-D2FA-48F2-B8FF-870B955215F4.png" class="contentImage" /></div><table><caption>(Internal only) TCP DP UHBR20 Retimer Mux M.2 Modular Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Maximum via stub length</td><td>250 um per via between CPU and retimer. Retimer post-channel cannot have via stub.</td></tr><tr><td>Routing style</td><td>Stripline strongly recommended to reduce RFI/ EMI. If microstrip routing is needed, refer to EMC PDG for RFI/ EMI mitigation.</td></tr><tr><td>Reference plane for microstrip route</td><td>Must be continuous ground.</td></tr><tr><td>Reference plane for stripline route</td><td>Ground on both sides strongly preferred. If necessary, one side can be a power plane that has low amount of low frequency noise, but the other side must be continuous ground. </td></tr><tr><td>Reference plane for dual stripline route</td><td>Ground on both sides strongly preferred. If necessary, one side can be a power plane that has low amount of low frequency noise, but the other side must be continuous ground and it is the layer that is closer to the signal route.</td></tr><tr><td>CMC</td><td>For recommended part numbers, please refer to the EMC Component Selection section. Optional. Populating will not reduce the supported length.</td></tr><tr><td>ESD</td><td>For recommended part numbers, please refer to the EMC Component Selection section.</td></tr><tr><td>AC cap value</td><td>75 nF to 265 nF including tolerance.</td></tr><tr><td>Retimer</td><td>Retimer MUX RX must be compliant to VESA DisplayPort (DP) Standard version 2.1.</td></tr><tr><td>Length from retimer to DP connector</td><td>Superseded by retimer vendor recommendations.</td></tr><tr><td>Connector</td><td>Enhanced mDP connector</td></tr><tr><td>Fiberweave</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr><tr><td>Module Information</td><td>Guidelines compatible with: TCSS-401</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Tx</td><td>2</td><td>Pre-Channel</td></tr><tr><td>Tx</td><td>2</td><td>Post-Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>AC CAP</td><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>RETIMER</td><td>Device</td><td>5</td><td>6</td></tr><tr><td>M3</td><td>Trace</td><td>6</td><td>7</td></tr><tr><td>AC CAP1</td><td>Capacitor</td><td>7</td><td>8</td></tr><tr><td>M4</td><td>Trace</td><td>8</td><td>9</td></tr><tr><td>VIA1</td><td>Via</td><td>9</td><td>10</td></tr><tr><td>CMC</td><td>Device</td><td>10</td><td>11</td></tr><tr><td>M5</td><td>Trace</td><td>11</td><td>12</td></tr><tr><td>VIA2</td><td>Via</td><td>12</td><td>13</td></tr><tr><td>ESD</td><td>Device</td><td>13</td><td>14</td></tr><tr><td>M6</td><td>Trace</td><td>14</td><td>15</td></tr><tr><td>ENHANCED mDP CONNECTOR</td><td>Device</td><td>15</td><td>-1</td></tr></table></section><section id="E596EA51-265F-43DA-991B-1BA816453C1C"><h2>Mainstream, Premium Mid Loss (PML), Tx, Pre-Channel</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Tx</p><p>Redriver/Retimer: Pre-Channel</p><table><caption>(Internal only) TCP DP UHBR20 Retimer Mux M.2 Modular Topology Mainstream, Premium Mid Loss (PML), Tx, Pre-Channel Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>13</td><td /></tr><tr><td>M1+M2</td><td>MS, DSL, SL</td><td>190</td><td /></tr></table><p>Max Length Total (mm): 190</p></section><section id="A3BB5D65-6C22-45F2-BC66-9B4FC2826565"><h2>Mainstream, Premium Mid Loss (PML), Tx, Post-Channel</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Tx</p><p>Redriver/Retimer: Post-Channel</p><table><caption>(Internal only) TCP DP UHBR20 Retimer Mux M.2 Modular Topology Mainstream, Premium Mid Loss (PML), Tx, Post-Channel Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>M3+M4+M5+M6</td><td>MS, DSL, SL</td><td>30</td><td /></tr></table><p>Max Length Total (mm): 30</p></section><section id="9B60DE8D-B29B-4457-B38E-BCD62A5DE87D"><h2>TCP TBT4</h2><table><caption>TCP TBT4 General Guidelines</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Voiding recommendation for mainstream stackup</td><td>It is recommended to void unused (non-functional) pads for differential vias and pin pads for ESDs, AC caps and connectors to optimize the impedance matching in the channel.</td></tr><tr><td>Optimal routing</td><td>For optimal performance it is recommended to begin layout with TBT routing, use arc routing and maintain 3H spacing to vias/ void/ splits. It's also recommended that return loss specification of routing from retimer to Type-C connector is met. It is listed in section 5.5.1.1. of Type-C specification (Document #557111).</td></tr><tr><td>Discrete component part size for mainstream stackup</td><td>Recommend 0201 components.  It is OK to use 0402 component between CPU and retimer when NOT routing near maximum length. Strongly recommend 0201 components between retimer and Type-C connector, 0402 components may result in return loss spec violation.</td></tr><tr><td>Recommended short protection circuit</td><td>It is recommended to include this circuit to comply with USB ECN \"RX AC Coupling Capacitor Option\" to provide ESD/ EOS protection and set RX bias at the Type-C connector. See notes on each topology for Intel's recommendation on DC rating of the Crx. The customer should consider short event to VBUS that can be up to 25 V.</td></tr><tr><td>Unused signals</td><td>Unused data and AUX signals should be left unconnected at the BGA ball.</td></tr><tr><td>Routing and return via requirement near vertical transition</td><td>For all vertical transitions, the differential transmission lines should be connected to the two vias symmetrically.  Moreover, Vss return vias should be placed near the signal vias in an equidistant symmetrical manner and all signal vias should have identical Vss return vias around each of them.</td></tr><tr><td>Recommendations and considerations for routing near switch mode power supply, routing under inductor, routing under phase node, and routing under DrMOS</td><td>Refer to "Switching VR Circuit Guidelines" in the "General Design Considerations" section as well as Technical White Paper Doc#:  726825</td></tr><tr><td>Dual-stripline routing recommendation</td><td>Dual-stripline routings refer to "General Dual-Stripline Support" section.  When routing orthogonal or with angle on top of TBT5 DSL tlines, allow maximum of 3 aggressor pairs to route over 1 DSL routing victim pair.</td></tr></table><table><caption>General Guidelines</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>TCP0_dfx_dmonobs_n/p_lv[1:0]</td><td>Do not include in external PDG. Route as 50 Ω single ended impedance traces.  Provide good noise isolation (12 mil minimum). Connect to SMA/ SMP.</td></tr><tr><td>TCP0_dfx_amon_obs_lv</td><td>Do not include in external PDG. Route as 50 Ω single ended impedance traces.  Provide good noise isolation (12 mil minimum). Connect to SMA/ SMP.</td></tr></table><table><caption>TCP TBT4 Length Matching</caption><tr><th>Matching Group Id</th><th>Matching Groups</th><th>Total/Within Layer</th><th>Length/Delay</th><th>Required</th><th>Maximum Mismatch</th></tr><tr><td>1</td><td>Pair (P-N)</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>0.125</td></tr><tr><td>2</td><td>Pair (P-N)</td><td>Within</td><td>Length (mm)</td><td>Yes</td><td>0.125</td></tr><tr><td>3</td><td>TX-TX</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>25</td></tr><tr><td>4</td><td>RX-RX</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>25</td></tr><tr><td>5</td><td>TX-RX</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>25</td></tr><tr><td>6</td><td>DATA-CLK</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr></table></section><section id="DF2856D0-8A3B-472C-B72D-499AAF9A4A78"><h2>TCP TBT4 Retimer Topology</h2><div><div>TCP TBT4 Retimer Topology Diagram</div><image src="assets/images/AFC28C17-17F2-476C-80D3-B65C1E68BEF2.png" class="contentImage" /></div><table><caption>TCP TBT4 Retimer Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Routing style</td><td>Microstrip main route routing must be interleaved.
To reduce system RFI/ EMI, it is recommended to use SL instead of MS. If MS routing is needed, refer to EMC PDG for RFI/ EMI mitigation.</td></tr><tr><td>Reference plane for microstrip route</td><td>Must be continuous ground.</td></tr><tr><td>Reference plane for stripline route</td><td>Full ground reference is required. Dual reference/ Power reference not allowed.
</td></tr><tr><td>Reference plane for dual stripline route</td><td>Full ground reference is required. Dual reference/ Power reference not allowed.
</td></tr><tr><td>ESD</td><td>Please refer to Thunderbolt Retimer documentation for more details. Refer to RDC #843990 forJune Bridge 40 Retimer guidelines.</td></tr><tr><td>AC Cap position</td><td>NA</td></tr><tr><td>AC cap value</td><td>135 nF to 265 nF including tolerance.

For the post-channel cap
- Form factor 0201 required
- Rated voltage: 6.3 V.
- Rated voltage 25V if 60W supported

For the pre-channel cap
- Form factor 0201 recommended 
- Rated voltage: 6.3 V.

When the Extended Power Range Power Delivery (EPR) is implemented:
- Form factor: 0402 recommended.
- Rated voltage: 63 V.</td></tr><tr><td>Crx cap value</td><td>297 nF to 363 nF including tolerance.
- Form factor: 0201 recommended.
- Rated voltage: 25 V.

When the Extended Power Range Power Delivery (EPR) is implemented:
- Form factor: 0402 recommended.
- Rated voltage: 63 V.</td></tr><tr><td>Rb resistor value</td><td>220 kΩ ± 5%
Form factor: 0201 recommended.</td></tr><tr><td>Rc resistor value</td><td>2.2 Ω ± 10%
- Form factor: 0201 recommended.

When the Extended Power Range Power Delivery (EPR) is implemented:
i.	If EPR is @ 28 V, then Rc should be 2.7 Ω ± 5%.
ii.	If EPR is @ 36 V, then Rc should be 3.24 Ω ± 5%.
iii.	If EPR is @ 48 V, then Rc should be 4.02 Ω ± 5%.</td></tr><tr><td>TX bleed resistor placeholder</td><td>Recommend having a placeholder for an 0201 Rb resistor between the AC cap and Type-C connector on the SSTX pairs.</td></tr><tr><td>Retimer</td><td>June Bridge 40</td></tr><tr><td>Total insertion loss budget from retimer pins to Type-C connector pads</td><td>4.5 dB @ 10 GHz on PCB. Inclusive of HVM variation.  Not inclusive of connector.</td></tr><tr><td>Supported interfaces</td><td>Thunderbolt 4.0, USB4.0 Gen3, USB3.2 Gen2x2 and DP2.1 (UHBR20).</td></tr><tr><td>Fiberweave</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th><th>Notes</th></tr><tr><td>Rx, Tx</td><td>2</td><td>Pre-Channel</td><td>Maximum Via Stub Length is 250um</td></tr><tr><td>Rx, Tx</td><td>2</td><td>Post-Channel</td><td>No Via Stub Allowed</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td /><td>Trace</td><td>3</td><td>4</td></tr><tr><td>AC Cap</td><td>1</td><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>Retimer</td><td /><td>Device</td><td>5</td><td>6</td></tr><tr><td>M3</td><td /><td>Trace</td><td>6</td><td>11</td></tr><tr><td>Rc</td><td /><td>Resistor</td><td>11</td><td>12</td></tr><tr><td>ESD</td><td /><td>Device</td><td>12</td><td>13</td></tr><tr><td>M4</td><td /><td>Trace</td><td>13</td><td>14</td></tr><tr><td>AC Cap</td><td>2</td><td>Capacitor</td><td>14</td><td>15</td></tr><tr><td>AC Cap</td><td>2</td><td>Capacitor</td><td>14</td><td>16</td></tr><tr><td>Rb</td><td /><td>Resistor</td><td>16</td><td>17</td></tr><tr><td>GND</td><td /><td>Ground</td><td>17</td><td>-1</td></tr><tr><td>M5</td><td /><td>Trace</td><td>15</td><td>18</td></tr><tr><td>Type-C Connector</td><td /><td>Device</td><td>18</td><td>-1</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX_RX</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td /><td>Trace</td><td>3</td><td>4</td></tr><tr><td>AC Cap</td><td>1</td><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>Retimer</td><td>1</td><td>Device</td><td>5</td><td>6</td></tr><tr><td>M3</td><td /><td>Trace</td><td>6</td><td>7</td></tr><tr><td>M4</td><td /><td>Trace</td><td>7</td><td>8</td></tr><tr><td>AC Cap</td><td>2</td><td>Capacitor</td><td>8</td><td>9</td></tr><tr><td>Retimer</td><td>2</td><td>Device</td><td>9</td><td>10</td></tr><tr><td>M5</td><td /><td>Trace</td><td>10</td><td>11</td></tr><tr><td>Rc</td><td /><td>Resistor</td><td>11</td><td>12</td></tr><tr><td>ESD</td><td /><td>Device</td><td>12</td><td>13</td></tr><tr><td>M6</td><td /><td>Trace</td><td>13</td><td>14</td></tr><tr><td>Crx</td><td /><td>Capacitor</td><td>14</td><td>15</td></tr><tr><td>Crx</td><td /><td>Capacitor</td><td>14</td><td>16</td></tr><tr><td>Rb</td><td /><td>Resistor</td><td>16</td><td>17</td></tr><tr><td>GND</td><td /><td>Ground</td><td>17</td><td>-1</td></tr><tr><td>M7</td><td /><td>Trace</td><td>15</td><td>18</td></tr><tr><td>Type-C Connector</td><td /><td>Device</td><td>18</td><td>-1</td></tr></table></section><section id="0B4C887D-4653-4AED-9B9E-AEFC618FACED"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx, Pre-Channel</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: Pre-Channel</p><table><caption>TCP TBT4 Retimer Topology Mainstream, Premium Mid Loss (PML), Rx,Tx, Pre-Channel Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>8</td><td /></tr><tr><td>M1+M2</td><td>MS, DSL, SL</td><td>197</td><td>Refer to Max length Total Note for details. DSL may cause via stub to be longer than the maximum required 250um. Via stub mitigation routing technique may be employed.</td></tr></table><p>Max Length Total (mm): 205</p><p>Max Length Total Note: Max length can be increased up to 240 mm (M1+M2 = 232 mm), if more than 90% of the routed as stripline or dual-stripline.</p></section><section id="B7041160-C456-428E-BB45-15C9834C202D"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx, Post-Channel</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: Post-Channel</p><table><caption>TCP TBT4 Retimer Topology Mainstream, Premium Mid Loss (PML), Rx,Tx, Post-Channel Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>M3+M4+M5</td><td>MS</td><td>30</td></tr></table><p>Max Length Total (mm): 30</p></section><section id="0B21E1F5-2B9E-401E-89F3-3E6017F9DC73"><h2>TCP TBT4 Retimer with Internal Cable Topology</h2><div><div>TCP TBT4 Retimer with Internal Cable Topology Diagram</div><image src="assets/images/3946F3E1-6227-4002-88FC-650CC1CC41DC.png" class="contentImage" /></div><table><caption>TCP TBT4 Retimer with Internal Cable Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Routing style</td><td>Microstrip main route routing must be interleaved.
To reduce system RFI/ EMI, it is recommended to use SL instead of MS. If MS routing is needed, refer to EMC PDG for RFI/ EMI mitigation.</td></tr><tr><td>Reference plane for microstrip route</td><td>Must be continuous ground.</td></tr><tr><td>Reference plane for stripline route</td><td>Full ground reference is required. Dual reference/ Power reference not allowed.
</td></tr><tr><td>Reference plane for dual stripline route</td><td>Full ground reference is required. Dual reference/ Power reference not allowed.
</td></tr><tr><td>ESD</td><td>Please refer to Thunderbolt Retimer documentation for more details. Refer to RDC #843990 forJune Bridge 40 Retimer guidelines.</td></tr><tr><td>AC Cap position</td><td>NA</td></tr><tr><td>AC cap value</td><td>135 nF to 265 nF including tolerance.

For the post-channel cap
- Form factor 0201 required
- Rated voltage: 6.3 V.
- Rated voltage 25V if 60W supported

For the pre-channel cap
- Form factor 0201 recommended 
- Rated voltage: 6.3 V.

When the Extended Power Range Power Delivery (EPR) is implemented:
- Form factor: 0402 recommended.
- Rated voltage: 63 V.</td></tr><tr><td>Crx cap value</td><td>297 nF to 363 nF including tolerance.
- Form factor: 0201 recommended.
- Rated voltage: 25 V.

When the Extended Power Range Power Delivery (EPR) is implemented:
- Form factor: 0402 recommended.
- Rated voltage: 63 V.</td></tr><tr><td>Rb resistor value</td><td>220 kΩ ± 5%
Form factor: 0201 recommended.</td></tr><tr><td>Rc resistor value</td><td>2.2 Ω ± 10%
- Form factor: 0201 recommended.

When the Extended Power Range Power Delivery (EPR) is implemented:
i.	If EPR is @ 28 V, then Rc should be 2.7 Ω ± 5%.
ii.	If EPR is @ 36 V, then Rc should be 3.24 Ω ± 5%.
iii.	If EPR is @ 48 V, then Rc should be 4.02 Ω ± 5%.</td></tr><tr><td>TX bleed resistor placeholder</td><td>Recommend having a placeholder for an 0201 Rb resistor between the AC cap and Type-C connector on the SSTX pairs.</td></tr><tr><td>Retimer</td><td>June Bridge 40</td></tr><tr><td>Total insertion loss budget from retimer pins to Type-C connector pads</td><td>4.5 dB @ 10 GHz on PCB. Inclusive of HVM variation.  Not inclusive of connector.</td></tr><tr><td>Supported interfaces</td><td>Thunderbolt 4.0, USB4.0 Gen3, USB3.2 Gen2x2 and DP2.1 (UHBR20).</td></tr><tr><td>Fiberweave</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th><th>Notes</th></tr><tr><td>Rx, Tx</td><td>2</td><td>Pre-Channel</td><td>Maximum Via Stub Length is 250um</td></tr><tr><td>Rx, Tx</td><td>2</td><td>Post-Channel</td><td>No Via Stub Allowed</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td /><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Internal cable connector</td><td>1</td><td>Device</td><td>4</td><td>5</td></tr><tr><td>Internal cable </td><td /><td>Cable</td><td>5</td><td>6</td></tr><tr><td>Internal cable connector</td><td>2</td><td>Device</td><td>6</td><td>7</td></tr><tr><td>M3</td><td /><td>Trace</td><td>7</td><td>8</td></tr><tr><td>AC Cap</td><td>1</td><td>Capacitor</td><td>8</td><td>9</td></tr><tr><td>Retimer</td><td /><td>Device</td><td>9</td><td>10</td></tr><tr><td>M4</td><td /><td>Trace</td><td>10</td><td>11</td></tr><tr><td>Rc</td><td /><td>Resistor</td><td>11</td><td>12</td></tr><tr><td>ESD</td><td /><td>Device</td><td>12</td><td>13</td></tr><tr><td>M6</td><td /><td>Trace</td><td>13</td><td>14</td></tr><tr><td>AC Cap</td><td>2</td><td>Capacitor</td><td>14</td><td>15</td></tr><tr><td>AC Cap</td><td>2</td><td>Capacitor</td><td>14</td><td>16</td></tr><tr><td>Rb</td><td /><td>Resistor</td><td>16</td><td>17</td></tr><tr><td>GND</td><td /><td>Ground</td><td>17</td><td>-1</td></tr><tr><td>M7</td><td /><td>Trace</td><td>15</td><td>18</td></tr><tr><td>Type-C Connector</td><td /><td>Device</td><td>18</td><td>-1</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX_RX</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td /><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Internal cable connector</td><td>1</td><td>Device</td><td>4</td><td>5</td></tr><tr><td>Internal cable </td><td /><td>Cable</td><td>5</td><td>6</td></tr><tr><td>Internal cable connector</td><td>2</td><td>Device</td><td>6</td><td>7</td></tr><tr><td>M3</td><td /><td>Trace</td><td>7</td><td>8</td></tr><tr><td>AC Cap</td><td /><td>Capacitor</td><td>8</td><td>9</td></tr><tr><td>Retimer</td><td /><td>Device</td><td>9</td><td>10</td></tr><tr><td>M4</td><td /><td>Trace</td><td>10</td><td>11</td></tr><tr><td>Rc</td><td /><td>Resistor</td><td>11</td><td>12</td></tr><tr><td>ESD</td><td /><td>Device</td><td>12</td><td>13</td></tr><tr><td>M6</td><td /><td>Trace</td><td>13</td><td>14</td></tr><tr><td>Crx</td><td /><td>Capacitor</td><td>14</td><td>15</td></tr><tr><td>Crx</td><td /><td>Capacitor</td><td>14</td><td>16</td></tr><tr><td>Rb</td><td /><td>Resistor</td><td>16</td><td>17</td></tr><tr><td>GND</td><td /><td>Ground</td><td>17</td><td>-1</td></tr><tr><td>M7</td><td /><td>Trace</td><td>15</td><td>18</td></tr><tr><td>Type-C Connector</td><td /><td>Device</td><td>18</td><td>-1</td></tr></table></section><section id="762AAD48-2C79-48A9-B56B-D28D46218E98"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx, Pre-Channel</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: Pre-Channel</p><table><caption>TCP TBT4 Retimer with Internal Cable Topology Mainstream, Premium Mid Loss (PML), Rx,Tx, Pre-Channel Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>8</td><td /></tr><tr><td>M1+M2</td><td>MS, DSL, SL</td><td>87</td><td>DSL may cause via stub to be longer than the maximum required 250um. Via stub mitigation routing technique may be employed.</td></tr><tr><td>M3</td><td>MS, DSL, SL</td><td>20</td><td>DSL may cause via stub to be longer than the maximum required 250um. Via stub mitigation routing technique may be employed.</td></tr><tr><td>Cable</td><td>Cable</td><td>255</td><td>This cable length assumes a micro-coax cable assembly that is electrically compliant with the specification given in document #575032.</td></tr></table><p>Max Length Total (mm): 115</p><p>Max Length Total Note: Max length not including cable.</p></section><section id="3DE747D2-26E8-44CB-A5E0-D53C0737F62C"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx, Post-Channel</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: Post-Channel</p><table><caption>TCP TBT4 Retimer with Internal Cable Topology Mainstream, Premium Mid Loss (PML), Rx,Tx, Post-Channel Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>M4+M5+M6</td><td>MS, SL</td><td>30</td></tr></table><p>Max Length Total (mm): 30</p></section><section id="231FBC6B-0D6C-4D79-81CB-869E13622314"><h2>TCP TBT5</h2><div><div>Void Above and Below Buried Vias PTH Pads in Type-4 Stackup</div><image src="assets/images/6F97CAAE-E0E9-42AF-BEE0-84FC92FA97BD.JPG" class="contentImage" /></div><div><div>Voids Under SOC Ball Pads</div><image src="assets/images/A7C309E0-D171-4292-8F20-F094EF2C8BB2.JPG" class="contentImage" /></div><table><caption>TCP TBT5 General Guidelines</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Voiding recommendation for mainstream stackup</td><td>It is recommended to void unused (non-functional) pads for differential vias and pin pads for ESDs, AC caps and connectors to optimize the impedance matching in the channel.</td></tr><tr><td>Optimal routing</td><td>For optimal performance it is recommended to begin layout with TBT routing, use arc routing and maintain 3H spacing to vias/ void/ splits. It's also recommended that return loss specification of routing from retimer to Type-C connector is met. It is listed in section 5.5.1.1. of Type-C specification (Document #557111).</td></tr><tr><td>Discrete component part size for mainstream stackup</td><td>Recommend 0201 components.  It is OK to use 0402 component between CPU and retimer when NOT routing near maximum length. Strongly recommend 0201 components between retimer and Type-C connector, 0402 components may result in return loss spec violation.</td></tr><tr><td>Recommended short protection circuit</td><td>It is recommended to include this circuit to comply with USB ECN \"RX AC Coupling Capacitor Option\" to provide ESD/ EOS protection and set RX bias at the Type-C connector. See notes on each topology for Intel's recommendation on DC rating of the Crx. The customer should consider short event to VBUS that can be up to 25 V.</td></tr><tr><td>Unused signals</td><td>Unused data and AUX signals should be left unconnected at the BGA ball.</td></tr><tr><td>Routing and return via requirement near vertical transition</td><td>For all vertical transitions, the differential transmission lines should be connected to the two vias symmetrically.  Moreover, Vss return vias should be placed near the signal vias in an equidistant symmetrical manner and all signal vias should have identical Vss return vias around each of them.</td></tr><tr><td>Recommendations and considerations for routing near switch mode power supply, routing under inductor, routing under phase node, and routing under DrMOS</td><td>Refer to "Switching VR Circuit Guidelines" in the "General Design Considerations" section as well as Technical White Paper Doc#:  726825</td></tr><tr><td>Dual-stripline routing recommendation</td><td>Dual-stripline routings refer to "General Dual-Stripline Support" section.  When routing orthogonal or with angle on top of TBT5 DSL tlines, allow maximum of 3 aggressor pairs to route over 1 DSL routing victim pair.</td></tr></table><table><caption>General Guidelines</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>TCP0_dfx_dmonobs_n/p_lv[1:0]</td><td>Do not include in external PDG. Route as 50 Ω single ended impedance traces.  Provide good noise isolation (12 mil minimum). Connect to SMA/ SMP.</td></tr><tr><td>TCP0_dfx_amon_obs_lv</td><td>Do not include in external PDG. Route as 50 Ω single ended impedance traces.  Provide good noise isolation (12 mil minimum). Connect to SMA/ SMP.</td></tr></table><table><caption>TCP TBT5 Length Matching</caption><tr><th>Matching Group Id</th><th>Matching Groups</th><th>Total/Within Layer</th><th>Length/Delay</th><th>Required</th><th>Maximum Mismatch</th></tr><tr><td>1</td><td>Pair (P-N)</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>0.125</td></tr><tr><td>2</td><td>Pair (P-N)</td><td>Within</td><td>Length (mm)</td><td>Yes</td><td>0.125</td></tr><tr><td>3</td><td>TX-TX</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>25</td></tr><tr><td>4</td><td>RX-RX</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>25</td></tr><tr><td>5</td><td>TX-RX</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>25</td></tr><tr><td>6</td><td>DATA-CLK</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr></table></section><section id="53C3CFEA-A90F-4C88-8EFA-B961A998FCE4"><h2>TCP TBT5 Retimer Topology</h2><div><div>TCP TBT5 Retimer Topology Diagram</div><image src="assets/images/06A582C3-40EA-4D79-B73C-8B6F5766DB37.png" class="contentImage" /></div><table><caption>TCP TBT5 Retimer Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Routing style</td><td>Microstrip main route routing must be interleaved.
To reduce system RFI/ EMI, it is recommended to use SL instead of MS. If MS routing is needed, refer to EMC PDG for RFI/ EMI mitigation.</td></tr><tr><td>Reference plane for microstrip route</td><td>Must be continuous ground.</td></tr><tr><td>Reference plane for stripline route</td><td>Full ground reference is required. Dual reference/ Power reference not allowed.
</td></tr><tr><td>Reference plane for dual stripline route</td><td>Full ground reference is required. Dual reference/ Power reference not allowed.
</td></tr><tr><td>ESD</td><td>Please refer to Thunderbolt Retimer documentation for more details. Refer to RDC #843990 for June Bridge 80 Retimer guidelines. </td></tr><tr><td>AC Cap position</td><td>NA</td></tr><tr><td>AC cap value</td><td>135 nF to 265 nF including tolerance.

For the post-channel cap
- Form factor 0201 required
- Rated voltage: 6.3 V.
- Rated voltage 25V if 60W supported

For the pre-channel cap
- Form factor 0201 recommended 
- Rated voltage: 6.3 V.

When the Extended Power Range Power Delivery (EPR) is implemented:
- Form factor: 0402 recommended.
- Rated voltage: 63 V.</td></tr><tr><td>Component Placement</td><td>ESD Diode, AC cap, Rb Resistor and Rc Resistor should be placed as close as possible to USBC connector up to 8mm radius</td></tr><tr><td>Crx cap value</td><td>297 nF to 363 nF including tolerance.
- Form factor: 0201 required.
- Rated voltage: 6.3 V.
- Rated voltage 25V if 60W supported

When the Extended Power Range Power Delivery (EPR) is implemented:
- Form factor: 0402 recommended.
- Rated voltage: 63 V.</td></tr><tr><td>Rb resistor value</td><td>220 kΩ ± 5%
Form factor: 0201 recommended.</td></tr><tr><td>Rc resistor value</td><td>2.2 Ω ± 10%
- Form factor: 0201 recommended.

When the Extended Power Range Power Delivery (EPR) is implemented:
i.	If EPR is @ 28 V, then Rc should be 2.7 Ω ± 5%.
ii.	If EPR is @ 36 V, then Rc should be 3.24 Ω ± 5%.
iii.	If EPR is @ 48 V, then Rc should be 4.02 Ω ± 5%.</td></tr><tr><td>TX bleed resistor placeholder</td><td>Recommend having a placeholder for an 0201 Rb resistor between the AC cap and Type-C connector on the SSTX pairs.</td></tr><tr><td>Retimer</td><td>June Bridge 80</td></tr><tr><td>Total insertion loss budget from retimer pins to Type-C connector pads</td><td>5.8 dB @ 13 GHz on PCB. Inclusive of HVM variation.  Not inclusive of connector.</td></tr><tr><td>Supported interfaces</td><td>Thunderbolt 5.0, Thunderbolt 4.0, USB4 V2 Gen4, USB4.0 Gen3, USB3.2 Gen2x2 and DP2.1 (UHBR20).</td></tr><tr><td>Fiberweave</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th><th>Notes</th></tr><tr><td>Rx, Tx</td><td>2</td><td>Pre-Channel</td><td>Maximum Via Stub Length is 250um</td></tr><tr><td>Rx, Tx</td><td>2</td><td>Post-Channel</td><td>No Via Stub Allowed</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td /><td>Trace</td><td>3</td><td>4</td></tr><tr><td>AC Cap</td><td>1</td><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>Retimer</td><td /><td>Device</td><td>5</td><td>6</td></tr><tr><td>M3</td><td /><td>Trace</td><td>6</td><td>11</td></tr><tr><td>Rc</td><td /><td>Resistor</td><td>11</td><td>12</td></tr><tr><td>ESD</td><td /><td>Device</td><td>12</td><td>13</td></tr><tr><td>M4</td><td /><td>Trace</td><td>13</td><td>14</td></tr><tr><td>AC Cap</td><td>2</td><td>Capacitor</td><td>14</td><td>15</td></tr><tr><td>AC Cap</td><td>2</td><td>Capacitor</td><td>14</td><td>16</td></tr><tr><td>Rb</td><td /><td>Resistor</td><td>16</td><td>17</td></tr><tr><td>GND</td><td /><td>Ground</td><td>17</td><td>-1</td></tr><tr><td>M5</td><td /><td>Trace</td><td>15</td><td>18</td></tr><tr><td>Type-C Connector</td><td /><td>Device</td><td>18</td><td>-1</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX_RX</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td /><td>Trace</td><td>3</td><td>4</td></tr><tr><td>AC Cap</td><td>1</td><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>Retimer</td><td>1</td><td>Device</td><td>5</td><td>6</td></tr><tr><td>M3</td><td /><td>Trace</td><td>6</td><td>7</td></tr><tr><td>M4</td><td /><td>Trace</td><td>7</td><td>8</td></tr><tr><td>AC Cap</td><td>2</td><td>Capacitor</td><td>8</td><td>9</td></tr><tr><td>Retimer</td><td>2</td><td>Device</td><td>9</td><td>10</td></tr><tr><td>M5</td><td /><td>Trace</td><td>10</td><td>11</td></tr><tr><td>Rc</td><td /><td>Resistor</td><td>11</td><td>12</td></tr><tr><td>ESD</td><td /><td>Device</td><td>12</td><td>13</td></tr><tr><td>M6</td><td /><td>Trace</td><td>13</td><td>14</td></tr><tr><td>Crx</td><td /><td>Capacitor</td><td>14</td><td>15</td></tr><tr><td>Crx</td><td /><td>Capacitor</td><td>14</td><td>16</td></tr><tr><td>Rb</td><td /><td>Resistor</td><td>16</td><td>17</td></tr><tr><td>GND</td><td /><td>Ground</td><td>17</td><td>-1</td></tr><tr><td>M7</td><td /><td>Trace</td><td>15</td><td>18</td></tr><tr><td>Type-C Connector</td><td /><td>Device</td><td>18</td><td>-1</td></tr></table></section><section id="ABC0D473-44C3-471E-BDD7-603F3C04BAC7"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx, Pre-Channel</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: Pre-Channel</p><table><caption>TCP TBT5 Retimer Topology Mainstream, Premium Mid Loss (PML), Rx,Tx, Pre-Channel Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>2</td><td>Minimize BO length to less than 2 mm in the escape area near ball for Microstrip lines on Top or Bottom layer. Don't need to consider BO in the inner layer.</td></tr><tr><td>M1+M2</td><td>MS, DSL, SL</td><td>203</td><td>Refer to Max length Total Note for details. DSL may cause via stub to be longer than the maximum required 250um. Via stub mitigation routing technique may be employed.</td></tr></table><p>Max Length Total (mm): 205</p><p>Max Length Total Note: Max length can be increased up to 240 mm (M1+M2 = 232 mm), if more than 90% of the routed as stripline or dual-stripline.</p></section><section id="49FF9065-A30D-4B60-8A50-B19C6F3FC264"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx, Post-Channel</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: Post-Channel</p><table><caption>TCP TBT5 Retimer Topology Mainstream, Premium Mid Loss (PML), Rx,Tx, Post-Channel Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>M3+M4+M5</td><td>MS</td><td>30</td></tr></table><p>Max Length Total (mm): 30</p></section><section id="B990D456-55B8-4E10-BABE-B095D5E71719"><h2>TCP TBT5 Retimer with Internal Cable Topology</h2><div><div>TCP TBT5 Retimer with Internal Cable Topology Diagram</div><image src="assets/images/0CDBE628-6738-487B-A486-CB767502C7FE.png" class="contentImage" /></div><div><div>FPC Connector Reqirement</div><image src="assets/images/AB96A4A4-0CDF-4407-A4E3-D2F902F79EEE.jpg" class="contentImage" /></div><table><caption>TCP TBT5 Retimer with Internal Cable Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Routing style</td><td>Microstrip main route routing must be interleaved.
To reduce system RFI/ EMI, it is recommended to use SL instead of MS. If MS routing is needed, refer to EMC PDG for RFI/ EMI mitigation.</td></tr><tr><td>Reference plane for microstrip route</td><td>Must be continuous ground.</td></tr><tr><td>Reference plane for stripline route</td><td>Full ground reference is required. Dual reference/ Power reference not allowed.
</td></tr><tr><td>Reference plane for dual stripline route</td><td>Full ground reference is required. Dual reference/ Power reference not allowed.
</td></tr><tr><td>ESD</td><td>Please refer to Thunderbolt Retimer documentation for more details. Refer to RDC #843990 for June Bridge 80 Retimer guidelines. </td></tr><tr><td>AC Cap position</td><td>NA</td></tr><tr><td>AC cap value</td><td>135 nF to 265 nF including tolerance.

For the post-channel cap
- Form factor 0201 required
- Rated voltage: 6.3 V.
- Rated voltage 25V if 60W supported

For the pre-channel cap
- Form factor 0201 recommended 
- Rated voltage: 6.3 V.

When the Extended Power Range Power Delivery (EPR) is implemented:
- Form factor: 0402 recommended.
- Rated voltage: 63 V.</td></tr><tr><td>Component Placement</td><td>ESD Diode, AC cap, Rb Resistor and Rc Resistor should be placed as close as possible to USBC connector up to 8mm radius</td></tr><tr><td>Crx cap value</td><td>297 nF to 363 nF including tolerance.
- Form factor: 0201 required.
- Rated voltage: 6.3 V.
- Rated voltage 25V if 60W supported

When the Extended Power Range Power Delivery (EPR) is implemented:
- Form factor: 0402 recommended.
- Rated voltage: 63 V.</td></tr><tr><td>Rb resistor value</td><td>220 kΩ ± 5%
Form factor: 0201 recommended.</td></tr><tr><td>Rc resistor value</td><td>2.2 Ω ± 10%
- Form factor: 0201 recommended.

When the Extended Power Range Power Delivery (EPR) is implemented:
i.	If EPR is @ 28 V, then Rc should be 2.7 Ω ± 5%.
ii.	If EPR is @ 36 V, then Rc should be 3.24 Ω ± 5%.
iii.	If EPR is @ 48 V, then Rc should be 4.02 Ω ± 5%.</td></tr><tr><td>TX bleed resistor placeholder</td><td>Recommend having a placeholder for an 0201 Rb resistor between the AC cap and Type-C connector on the SSTX pairs.</td></tr><tr><td>Retimer</td><td>June Bridge 80</td></tr><tr><td>Total insertion loss budget from retimer pins to Type-C connector pads</td><td>5.8 dB @ 13 GHz on PCB. Inclusive of HVM variation.  Not inclusive of connector.</td></tr><tr><td>Supported interfaces</td><td>Thunderbolt 5.0, Thunderbolt 4.0, USB4 V2 Gen4, USB4.0 Gen3, USB3.2 Gen2x2 and DP2.1 (UHBR20).</td></tr><tr><td>Fiberweave</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th><th>Notes</th></tr><tr><td>Rx, Tx</td><td>2</td><td>Pre-Channel</td><td>Maximum Via Stub Length is 250um</td></tr><tr><td>Rx, Tx</td><td>2</td><td>Post-Channel</td><td>No Via Stub Allowed</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td /><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Internal cable connector</td><td>1</td><td>Device</td><td>4</td><td>5</td></tr><tr><td>Internal cable </td><td /><td>Cable</td><td>5</td><td>6</td></tr><tr><td>Internal cable connector</td><td>2</td><td>Device</td><td>6</td><td>7</td></tr><tr><td>M3</td><td /><td>Trace</td><td>7</td><td>8</td></tr><tr><td>AC Cap</td><td>1</td><td>Capacitor</td><td>8</td><td>9</td></tr><tr><td>Retimer</td><td /><td>Device</td><td>9</td><td>10</td></tr><tr><td>M4</td><td /><td>Trace</td><td>10</td><td>11</td></tr><tr><td>Rc</td><td /><td>Resistor</td><td>11</td><td>12</td></tr><tr><td>ESD</td><td /><td>Device</td><td>12</td><td>13</td></tr><tr><td>M6</td><td /><td>Trace</td><td>13</td><td>14</td></tr><tr><td>AC Cap</td><td>2</td><td>Capacitor</td><td>14</td><td>15</td></tr><tr><td>AC Cap</td><td>2</td><td>Capacitor</td><td>14</td><td>16</td></tr><tr><td>Rb</td><td /><td>Resistor</td><td>16</td><td>17</td></tr><tr><td>GND</td><td /><td>Ground</td><td>17</td><td>-1</td></tr><tr><td>M7</td><td /><td>Trace</td><td>15</td><td>18</td></tr><tr><td>Type-C Connector</td><td /><td>Device</td><td>18</td><td>-1</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX_RX</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td /><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Internal cable connector</td><td>1</td><td>Device</td><td>4</td><td>5</td></tr><tr><td>Internal cable </td><td /><td>Cable</td><td>5</td><td>6</td></tr><tr><td>Internal cable connector</td><td>2</td><td>Device</td><td>6</td><td>7</td></tr><tr><td>M3</td><td /><td>Trace</td><td>7</td><td>8</td></tr><tr><td>AC Cap</td><td /><td>Capacitor</td><td>8</td><td>9</td></tr><tr><td>Retimer</td><td /><td>Device</td><td>9</td><td>10</td></tr><tr><td>M4</td><td /><td>Trace</td><td>10</td><td>11</td></tr><tr><td>Rc</td><td /><td>Resistor</td><td>11</td><td>12</td></tr><tr><td>ESD</td><td /><td>Device</td><td>12</td><td>13</td></tr><tr><td>M6</td><td /><td>Trace</td><td>13</td><td>14</td></tr><tr><td>Crx</td><td /><td>Capacitor</td><td>14</td><td>15</td></tr><tr><td>Crx</td><td /><td>Capacitor</td><td>14</td><td>16</td></tr><tr><td>Rb</td><td /><td>Resistor</td><td>16</td><td>17</td></tr><tr><td>GND</td><td /><td>Ground</td><td>17</td><td>-1</td></tr><tr><td>M7</td><td /><td>Trace</td><td>15</td><td>18</td></tr><tr><td>Type-C Connector</td><td /><td>Device</td><td>18</td><td>-1</td></tr></table></section><section id="575BEE9E-0FC1-4844-B263-F2235160B9D9"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx, Pre-Channel</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: Pre-Channel</p><table><caption>TCP TBT5 Retimer with Internal Cable Topology Mainstream, Premium Mid Loss (PML), Rx,Tx, Pre-Channel Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>2</td><td /></tr><tr><td>M1+M2</td><td>MS, DSL, SL</td><td>113</td><td>DSL may cause via stub to be longer than the maximum required 250um. Via stub mitigation routing technique may be employed.</td></tr><tr><td>M3</td><td>MS, DSL, SL</td><td>20</td><td>DSL may cause via stub to be longer than the maximum required 250um. Via stub mitigation routing technique may be employed.</td></tr><tr><td>Cable</td><td>Cable</td><td>255</td><td>This cable length assumes a FFC cable with the insertion loss of 5.6dB at Nyquist frequency </td></tr></table><p>Max Length Total (mm): 135</p><p>Max Length Total Note: Max length not including cable.</p></section><section id="B420C6E8-C997-4866-B657-173772B3608C"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx, Post-Channel</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: Post-Channel</p><table><caption>TCP TBT5 Retimer with Internal Cable Topology Mainstream, Premium Mid Loss (PML), Rx,Tx, Post-Channel Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>M4+M5+M6</td><td>MS, SL</td><td>30</td></tr></table><p>Max Length Total (mm): 30</p></section><section id="001976DA-142C-4728-9247-02E0033BF439"><h2>TCP TBT5 Cascaded Retimer Topology</h2><div><div>TCP TBT5 Cascaded Retimer Topology Diagram</div><image src="assets/images/7CB1C92D-AF41-4354-84C6-E4111679E51E.png" class="contentImage" /></div><table><caption>TCP TBT5 Cascaded Retimer Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Routing style</td><td>Microstrip main route routing must be interleaved.
To reduce system RFI/ EMI, it is recommended to use SL instead of MS. If MS routing is needed, refer to EMC PDG for RFI/ EMI mitigation.</td></tr><tr><td>Reference plane for microstrip route</td><td>Must be continuous ground.</td></tr><tr><td>Reference plane for stripline route</td><td>Full ground reference is required. Dual reference/ Power reference not allowed.
</td></tr><tr><td>Reference plane for dual stripline route</td><td>Full ground reference is required. Dual reference/ Power reference not allowed.
</td></tr><tr><td>ESD</td><td>Please refer to Thunderbolt Retimer documentation for more details. Refer to RDC #843990 for June Bridge 80 Retimer guidelines. </td></tr><tr><td>AC Cap position</td><td>NA</td></tr><tr><td>AC cap value</td><td>135 nF to 265 nF including tolerance.

For the post-channel cap
- Form factor 0201 required
- Rated voltage: 6.3 V.
- Rated voltage 25V if 60W supported

For the pre-channel cap
- Form factor 0201 recommended 
- Rated voltage: 6.3 V.

When the Extended Power Range Power Delivery (EPR) is implemented:
- Form factor: 0402 recommended.
- Rated voltage: 63 V.</td></tr><tr><td>Component Placement</td><td>ESD Diode, AC cap, Rb Resistor and Rc Resistor should be placed as close as possible to USBC connector up to 8mm radius</td></tr><tr><td>Crx cap value</td><td>297 nF to 363 nF including tolerance.
- Form factor: 0201 required.
- Rated voltage: 6.3 V.
- Rated voltage 25V if 60W supported

When the Extended Power Range Power Delivery (EPR) is implemented:
- Form factor: 0402 recommended.
- Rated voltage: 63 V.</td></tr><tr><td>Rb resistor value</td><td>220 kΩ ± 5%
Form factor: 0201 recommended.</td></tr><tr><td>Rc resistor value</td><td>2.2 Ω ± 10%
- Form factor: 0201 recommended.

When the Extended Power Range Power Delivery (EPR) is implemented:
i.	If EPR is @ 28 V, then Rc should be 2.7 Ω ± 5%.
ii.	If EPR is @ 36 V, then Rc should be 3.24 Ω ± 5%.
iii.	If EPR is @ 48 V, then Rc should be 4.02 Ω ± 5%.</td></tr><tr><td>TX bleed resistor placeholder</td><td>Recommend having a placeholder for an 0201 Rb resistor between the AC cap and Type-C connector on the SSTX pairs.</td></tr><tr><td>Retimer</td><td>June Bridge 80</td></tr><tr><td>Total insertion loss budget from retimer pins to Type-C connector pads</td><td>5.8 dB @ 13 GHz on PCB. Inclusive of HVM variation.  Not inclusive of connector.</td></tr><tr><td>Supported interfaces</td><td>Thunderbolt 5.0, Thunderbolt 4.0, USB4 V2 Gen4, USB4.0 Gen3, USB3.2 Gen2x2 and DP2.1 (UHBR20).</td></tr><tr><td>Fiberweave</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th><th>Notes</th></tr><tr><td>Rx, Tx</td><td>2</td><td>Pre-Channel</td><td>Maximum Via Stub Length is 250um</td></tr><tr><td>Rx, Tx</td><td>2</td><td>Post-Channel</td><td>No Via Stub Allowed</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td /><td>Trace</td><td>3</td><td>4</td></tr><tr><td>AC Cap</td><td>1</td><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>Retimer</td><td>1</td><td>Device</td><td>5</td><td>6</td></tr><tr><td>M3</td><td /><td>Trace</td><td>6</td><td>7</td></tr><tr><td>M4</td><td /><td>Trace</td><td>7</td><td>8</td></tr><tr><td>AC Cap</td><td>2</td><td>Capacitor</td><td>8</td><td>9</td></tr><tr><td>Retimer</td><td>2</td><td>Device</td><td>9</td><td>10</td></tr><tr><td>M5</td><td /><td>Trace</td><td>10</td><td>11</td></tr><tr><td>Rc</td><td /><td>Resistor</td><td>11</td><td>12</td></tr><tr><td>ESD</td><td /><td>Device</td><td>12</td><td>13</td></tr><tr><td>M6</td><td /><td>Trace</td><td>13</td><td>14</td></tr><tr><td>AC Cap</td><td>3</td><td>Capacitor</td><td>14</td><td>15</td></tr><tr><td>AC Cap</td><td>3</td><td>Capacitor</td><td>14</td><td>16</td></tr><tr><td>Rb</td><td /><td>Resistor</td><td>16</td><td>17</td></tr><tr><td>GND</td><td /><td>Ground</td><td>17</td><td>-1</td></tr><tr><td>M7</td><td /><td>Trace</td><td>15</td><td>18</td></tr><tr><td>Type-C Connector</td><td /><td>Device</td><td>18</td><td>-1</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX_RX</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td /><td>Trace</td><td>3</td><td>4</td></tr><tr><td>AC Cap</td><td>1</td><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>Retimer</td><td>1</td><td>Device</td><td>5</td><td>6</td></tr><tr><td>M3</td><td /><td>Trace</td><td>6</td><td>7</td></tr><tr><td>M4</td><td /><td>Trace</td><td>7</td><td>8</td></tr><tr><td>AC Cap</td><td>2</td><td>Capacitor</td><td>8</td><td>9</td></tr><tr><td>Retimer</td><td>2</td><td>Device</td><td>9</td><td>10</td></tr><tr><td>M5</td><td /><td>Trace</td><td>10</td><td>11</td></tr><tr><td>Rc</td><td /><td>Resistor</td><td>11</td><td>12</td></tr><tr><td>ESD</td><td /><td>Device</td><td>12</td><td>13</td></tr><tr><td>M6</td><td /><td>Trace</td><td>13</td><td>14</td></tr><tr><td>Crx</td><td /><td>Capacitor</td><td>14</td><td>15</td></tr><tr><td>Crx</td><td /><td>Capacitor</td><td>14</td><td>16</td></tr><tr><td>Rb</td><td /><td>Resistor</td><td>16</td><td>17</td></tr><tr><td>GND</td><td /><td>Ground</td><td>17</td><td>-1</td></tr><tr><td>M7</td><td /><td>Trace</td><td>15</td><td>18</td></tr><tr><td>Type-C Connector</td><td /><td>Device</td><td>18</td><td>-1</td></tr></table></section><section id="CA668809-C7FE-49CD-8A04-2EF0A8707FB4"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx, Pre-Channel</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: Pre-Channel</p><table><caption>TCP TBT5 Cascaded Retimer Topology Mainstream, Premium Mid Loss (PML), Rx,Tx, Pre-Channel Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>2</td><td /></tr><tr><td>M1+M2</td><td>MS, DSL, SL</td><td>203</td><td>DSL may cause via stub to be longer than the maximum required 250um. Via stub mitigation routing technique may be employed.</td></tr><tr><td>M3+M4</td><td>MS, DSL, SL</td><td>205</td><td /></tr></table><p>Max Length Total (mm): 410</p></section><section id="9324AFE2-5187-409C-9102-F1C78F0A73BA"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx, Post-Channel</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: Post-Channel</p><table><caption>TCP TBT5 Cascaded Retimer Topology Mainstream, Premium Mid Loss (PML), Rx,Tx, Post-Channel Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>M5+M6+M7</td><td>MS, SL</td><td>30</td></tr></table><p>Max Length Total (mm): 30</p></section><section id="3126B259-D880-4344-B0EB-23260061FBDC"><h2>(Internal Validation) TCP TBT5 Retimer M.2 Modular Topology</h2><div><div>TCP TBT5 Retimer M.2 Modular Topology Diagram</div><image src="assets/images/6F1BB3D5-2ECD-44B3-A3D5-6FB5C0D5D952.png" class="contentImage" /></div><table><caption>(Internal Validation) TCP TBT5 Retimer M.2 Modular Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Routing style</td><td>Microstrip main route routing must be interleaved.
To reduce system RFI/ EMI, it is recommended to use SL instead of MS. If MS routing is needed, refer to EMC PDG for RFI/ EMI mitigation.</td></tr><tr><td>Reference plane for microstrip route</td><td>Must be continuous ground.</td></tr><tr><td>Reference plane for stripline route</td><td>Full ground reference is required. Dual reference/ Power reference not allowed.
</td></tr><tr><td>Reference plane for dual stripline route</td><td>Full ground reference is required. Dual reference/ Power reference not allowed.
</td></tr><tr><td>ESD</td><td>Please refer to Thunderbolt Retimer documentation for more details. Refer to RDC #843990 for June Bridge 80 Retimer guidelines. </td></tr><tr><td>AC Cap position</td><td>NA</td></tr><tr><td>AC cap value</td><td>135 nF to 265 nF including tolerance.

For the post-channel cap
- Form factor 0201 required
- Rated voltage: 6.3 V.
- Rated voltage 25V if 60W supported

For the pre-channel cap
- Form factor 0201 recommended 
- Rated voltage: 6.3 V.

When the Extended Power Range Power Delivery (EPR) is implemented:
- Form factor: 0402 recommended.
- Rated voltage: 63 V.</td></tr><tr><td>Component Placement</td><td>ESD Diode, AC cap, Rb Resistor and Rc Resistor should be placed as close as possible to USBC connector up to 8mm radius</td></tr><tr><td>Crx cap value</td><td>297 nF to 363 nF including tolerance.
- Form factor: 0201 required.
- Rated voltage: 6.3 V.
- Rated voltage 25V if 60W supported

When the Extended Power Range Power Delivery (EPR) is implemented:
- Form factor: 0402 recommended.
- Rated voltage: 63 V.</td></tr><tr><td>Rb resistor value</td><td>220 kΩ ± 5%
Form factor: 0201 recommended.</td></tr><tr><td>Rc resistor value</td><td>2.2 Ω ± 10%
- Form factor: 0201 recommended.

When the Extended Power Range Power Delivery (EPR) is implemented:
i.	If EPR is @ 28 V, then Rc should be 2.7 Ω ± 5%.
ii.	If EPR is @ 36 V, then Rc should be 3.24 Ω ± 5%.
iii.	If EPR is @ 48 V, then Rc should be 4.02 Ω ± 5%.</td></tr><tr><td>TX bleed resistor placeholder</td><td>Recommend having a placeholder for an 0201 Rb resistor between the AC cap and Type-C connector on the SSTX pairs.</td></tr><tr><td>Retimer</td><td>June Bridge 80</td></tr><tr><td>Total insertion loss budget from retimer pins to Type-C connector pads</td><td>5.8 dB @ 13 GHz on PCB. Inclusive of HVM variation.  Not inclusive of connector.</td></tr><tr><td>Supported interfaces</td><td>Thunderbolt 5.0, Thunderbolt 4.0, USB4 V2 Gen4, USB4.0 Gen3, USB3.2 Gen2x2 and DP2.1 (UHBR20).</td></tr><tr><td>Fiberweave</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th><th>Notes</th></tr><tr><td>Rx, Tx</td><td>2</td><td>Pre-Channel</td><td>Maximum Via Stub Length is 250um</td></tr><tr><td>Rx, Tx</td><td>2</td><td>Post-Channel</td><td>No Via Stub Allowed</td></tr></table></section><section id="662405CB-527D-4F5D-A8FC-98BC68CC8055"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx, Pre-Channel</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: Pre-Channel</p><table><caption>(Internal Validation) TCP TBT5 Retimer M.2 Modular Topology Mainstream, Premium Mid Loss (PML), Rx,Tx, Pre-Channel Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>2</td><td /></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>173</td><td>Length with HVM variation</td></tr></table><p>Max Length Total (mm): 175</p><p>Max Length Total Note: Please provide RVP stackup for RVP max total length calculation</p></section><section id="5616EC61-E779-4EE8-A3D0-C12F3F7823A6"><h2>TCP USB 3.2 Type-A</h2><table><caption>TCP USB 3.2 Type-A General Guidelines</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Discrete component part size for mainstream stackup</td><td>0402, if routing near maximum length it is recommended to use 0201 component size.</td></tr><tr><td>Voiding recommendation for mainstream stackup</td><td>It is recommended to void unused (non-functional) pads for differential vias and pin pads for CMCs, ESDs, AC cap and connectors to optimize the impedance matching in the channel.</td></tr><tr><td>Unused signals</td><td>Unused data and AUX signals should be left no connected at the BGA ball.</td></tr><tr><td>Fiberweave</td><td>Must adhere to fiberweave related best routing practices (#406926).</td></tr></table><table><caption>TCP USB 3.2 Type-A Length Matching</caption><tr><th>Matching Group Id</th><th>Matching Groups</th><th>Total/Within Layer</th><th>Length/Delay</th><th>Required</th><th>Maximum Mismatch</th></tr><tr><td>1</td><td>Pair (P-N)</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>0.125</td></tr><tr><td>2</td><td>Pair (P-N)</td><td>Within</td><td>Length (mm)</td><td>Yes</td><td>0.25</td></tr><tr><td>3</td><td>TX-TX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>4</td><td>RX-RX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>5</td><td>TX-RX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>6</td><td>DATA-CLK</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr></table></section><section id="78FC58E8-84A5-4813-9A81-AC4E1B45CD3A"><h2>TCP USB 3.2 Gen 1x1 Type-A Topology</h2><div><div>TCP USB 3.2 Gen 1x1 Type-A Topology Diagram</div><image src="assets/images/CA06015A-11DE-440C-8400-2F35AC17F424.png" class="contentImage" /></div><table><caption>TCP USB 3.2 Gen 1x1 Type-A Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Number of vias allowed</td><td>3 (route within 2 layers).</td></tr><tr><td>Maximum via stub length</td><td>375 um per via.</td></tr><tr><td>Reference plane for microstrip route</td><td>Must be continuous ground.</td></tr><tr><td>Reference plane for stripline route</td><td>One side can be power plane that has low frequency peak-to-peak noise, the other side must be continuous ground. Prefer ground on both sides.</td></tr><tr><td>Reference plane for dual stripline route</td><td>One side can be power plane that has low frequency peak-to-peak noise, the other side must be continuous ground and it is the layer that is closer to the signal route. Prefer ground on both sides.</td></tr><tr><td>CMC</td><td>Refer to the EMC Component Selection section of the PDG for CMC recommendation(s).</td></tr><tr><td>ESD</td><td>Refer to the EMC Component Selection section of the PDG for ESD recommendation(s).</td></tr><tr><td>AC cap value</td><td>75 nF to 265 nF including tolerance, 25 V.</td></tr><tr><td>Supported interfaces</td><td>USB3.2 Gen1 (5 Gbps)</td></tr><tr><td>Routing style</td><td>Microstrip main route routing must be interleaved.
To reduce system RFI/ EMI, it is recommended to use SL instead of MS. If MS routing is needed, refer to EMC PDG for RFI/ EMI mitigation.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>3</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>AC Cap</td><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>CMC</td><td>Device</td><td>6</td><td>7</td></tr><tr><td>M4</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>ESD</td><td>Device</td><td>8</td><td>9</td></tr><tr><td>M5</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>Type-A Connector</td><td>Device</td><td>10</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>ESD</td><td>Device</td><td>4</td><td>5</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>Type-A Connector</td><td>Device</td><td>6</td><td>-1</td></tr></table></section><section id="B5D20480-B318-4E1D-9C31-5C5104247C9F"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>TCP USB 3.2 Gen 1x1 Type-A Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>8</td></tr><tr><td>M1+M2</td><td>MS, DSL, SL</td><td>229</td></tr><tr><td>M3+M4+M5</td><td>MS, DSL, SL</td><td>25</td></tr></table><p>Max Length Total (mm): 229</p></section><section id="1EB2C293-423F-4ADB-BF76-5C5954E929F8"><h2>TCP USB 3.2 Gen 2x1 Type-A Topology</h2><div><div>TCP USB 3.2 Gen 2x1 Type-A Topology Diagram</div><image src="assets/images/250F8BA1-B2A8-4945-8D36-2951D94076D1.png" class="contentImage" /></div><table><caption>TCP USB 3.2 Gen 2x1 Type-A Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Number of vias allowed</td><td>4 (route within 2 layers).</td></tr><tr><td>Maximum via stub length</td><td>250 um per via.</td></tr><tr><td>Reference plane for microstrip route</td><td>Must be continuous ground.</td></tr><tr><td>Reference plane for stripline route</td><td>One side can be power plane that has low frequency peak-to-peak noise, the other side must be continuous ground. Prefer ground on both sides.</td></tr><tr><td>Reference plane for dual stripline route</td><td>One side can be power plane that has low frequency peak-to-peak noise, the other side must be continuous ground and it is the layer that is closer to the signal route. Prefer ground on both sides.</td></tr><tr><td>CMC</td><td>Refer to the EMC Component Selection section of the PDG for CMC recommendation(s).</td></tr><tr><td>ESD</td><td>Refer to the EMC Component Selection section of the PDG for ESD recommendation(s).</td></tr><tr><td>AC cap value</td><td>75 nF to 265 nF including tolerance, 25 V.</td></tr><tr><td>Supported interfaces</td><td>USB3.2 Gen2 (10 Gbps)</td></tr><tr><td>Routing style</td><td>Microstrip main route routing must be interleaved.
To reduce system RFI/ EMI, it is recommended to use SL instead of MS. If MS routing is needed, refer to EMC PDG for RFI/ EMI mitigation.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>4</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>AC Cap</td><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>CMC</td><td>Device</td><td>6</td><td>7</td></tr><tr><td>M4</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>ESD</td><td>Device</td><td>8</td><td>9</td></tr><tr><td>M5</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>Type-A Connector</td><td>Device</td><td>10</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>ESD</td><td>Device</td><td>4</td><td>5</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>Type-A Connector</td><td>Device</td><td>6</td><td>-1</td></tr></table></section><section id="63580F0E-7242-41DF-8759-5E15A4DD59A6"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>TCP USB 3.2 Gen 2x1 Type-A Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>8</td></tr><tr><td>M1+M2</td><td>MS, DSL, SL</td><td>118</td></tr><tr><td>M3+M4+M5</td><td>MS, DSL, SL</td><td>25</td></tr></table><p>Max Length Total (mm): 118</p></section><section id="52B19AD7-26F4-4578-BF7F-C21FC67BF83C"><h2>TCP USB 3.2 Gen 2x1 Type-A Redriver Topology</h2><div><div>Requirement for Third Party Active Component</div><image src="assets/images/D2F2E896-4B49-4415-B35F-1C51BFDF7F8B.png" class="contentImage" /></div><div><div>TCP USB 3.2 Gen 2x1 Type-A Redriver Topology Diagram</div><image src="assets/images/B4C38535-A7EB-4105-AC20-C4E617702174.png" class="contentImage" /></div><table><caption>TCP USB 3.2 Gen 2x1 Type-A Redriver Topology Notes</caption><tr><th>Note</th></tr><tr><td>Note1*: Max/ min routing length for USB3.2 Gen1 &amp; 2 speeds (5/ 10 Gbps) depends on redriver performance and its loss compensation capability when used in conjunction with Intel CPU. Work with repeater vendor to ensure the selected part can provide adequate signal integrity at the CPU.</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td /><td>Trace</td><td>3</td><td>4</td></tr><tr><td>AC Capacitor</td><td>1</td><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>M3</td><td /><td>Trace</td><td>5</td><td>6</td></tr><tr><td>Redriver</td><td /><td>Device</td><td>6</td><td>7</td></tr><tr><td>M4</td><td /><td>Trace</td><td>7</td><td>8</td></tr><tr><td>AC Capacitor</td><td>2</td><td>Capacitor</td><td>8</td><td>9</td></tr><tr><td>M5</td><td /><td>Trace</td><td>9</td><td>10</td></tr><tr><td>CMC</td><td /><td>Device</td><td>10</td><td>11</td></tr><tr><td>M6</td><td /><td>Trace</td><td>11</td><td>12</td></tr><tr><td>ESD</td><td /><td>Device</td><td>12</td><td>13</td></tr><tr><td>M7</td><td /><td>Trace</td><td>13</td><td>14</td></tr><tr><td>Type-A Connector</td><td /><td>Device</td><td>14</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>AC Cap</td><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>Redriver</td><td>Device</td><td>6</td><td>7</td></tr><tr><td>M4</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>ESD</td><td>Device</td><td>8</td><td>9</td></tr><tr><td>M5</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>Type-A Connector</td><td>Device</td><td>10</td><td>-1</td></tr></table></section><section id="CEBD0648-2631-4EC4-B5A8-FDE9AF944A6B"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>TCP USB 3.2 Gen 2x1 Type-A Redriver Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>0</td><td>Note1*</td></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>0</td><td>Note1*</td></tr><tr><td>M2+M3</td><td>MS</td><td>0</td><td>Note1*</td></tr><tr><td>M4+M5+M6+M7</td><td>MS</td><td>0</td><td>Note1*</td></tr></table><p>Max Length Total Note: Refer to Note1</p></section><section id="BD5E966B-918C-495D-BACB-1CAC72CC563C"><h2>(Internal Validation) TCP USB 3.2 Gen 2x1 M.2 Modular Topology</h2><div><div>TCP USB 3.2 Gen 2x1 M.2 Modular Topology Diagram</div><image src="assets/images/4F15A081-AC68-4ADD-BB85-6C8801AF28A9.png" class="contentImage" /></div><table><caption>(Internal Validation) TCP USB 3.2 Gen 2x1 M.2 Modular Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Number of vias allowed</td><td>4 (route within 2 layers).</td></tr><tr><td>Maximum via stub length</td><td>250 um per via.</td></tr><tr><td>Reference plane for microstrip route</td><td>Must be continuous ground.</td></tr><tr><td>Reference plane for stripline route</td><td>One side can be power plane that has low frequency peak-to-peak noise, the other side must be continuous ground. Prefer ground on both sides.</td></tr><tr><td>Reference plane for dual stripline route</td><td>One side can be power plane that has low frequency peak-to-peak noise, the other side must be continuous ground and it is the layer that is closer to the signal route. Prefer ground on both sides.</td></tr><tr><td>CMC</td><td>Refer to the EMC Component Selection section of the PDG for CMC recommendation(s).</td></tr><tr><td>ESD</td><td>Refer to the EMC Component Selection section of the PDG for ESD recommendation(s).</td></tr><tr><td>AC cap value</td><td>75 nF to 265 nF including tolerance, 25 V.</td></tr><tr><td>Supported interfaces</td><td>USB3.2 Gen2 (10 Gbps)</td></tr><tr><td>Routing style</td><td>Microstrip main route routing must be interleaved.
To reduce system RFI/ EMI, it is recommended to use SL instead of MS. If MS routing is needed, refer to EMC PDG for RFI/ EMI mitigation.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>4</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>AC Cap</td><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>CMC</td><td>Device</td><td>6</td><td>7</td></tr><tr><td>M4</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>ESD</td><td>Device</td><td>8</td><td>9</td></tr><tr><td>M5</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>Type-A Connector</td><td>Device</td><td>10</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>ESD</td><td>Device</td><td>4</td><td>5</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>Type-A Connector</td><td>Device</td><td>6</td><td>-1</td></tr></table></section><section id="4E841B5C-D379-4BD7-A016-F681D74CF7CC"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>(Internal Validation) TCP USB 3.2 Gen 2x1 M.2 Modular Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>8</td></tr><tr><td>M1+M2</td><td>MS, DSL, SL</td><td>105</td></tr><tr><td>M3+M4+M5</td><td>MS, DSL, SL</td><td>25</td></tr></table><p>Max Length Total (mm): 105</p></section><section id="E2F5135B-25F9-4287-BA8D-E610AED9B578"><h2>(Internal Validation) TCP USB 3.2 Gen 2x1 M.2 Redriver Modular Topology</h2><div><div>Requirement for Third Party Active Component</div><image src="assets/images/825C91E6-549B-463D-BF8E-3664F8F000BA.png" class="contentImage" /></div><div><div>TCP USB 3.2 Gen 2x1 M.2 Redriver Modular Topology Diagram</div><image src="assets/images/E2A9666E-39D2-4A7F-9A0C-CD592FB9D18C.png" class="contentImage" /></div><table><caption>(Internal Validation) TCP USB 3.2 Gen 2x1 M.2 Redriver Modular Topology Notes</caption><tr><th>Note</th></tr><tr><td>Note1*: Max/ min routing length for USB3.2 Gen1 &amp; 2 speeds (5/ 10 Gbps) depends on redriver performance and its loss compensation capability when used in conjunction with Intel CPU. Work with repeater vendor to ensure the selected part can provide adequate signal integrity at the CPU.</td></tr></table></section><section id="57EA444C-BD02-4E5C-9CEE-923C5FD99976"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx, Pre-Channel</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: Pre-Channel</p><table><caption>(Internal Validation) TCP USB 3.2 Gen 2x1 M.2 Redriver Modular Topology Mainstream, Premium Mid Loss (PML), Rx,Tx, Pre-Channel Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>8</td><td>Note1*</td></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>90</td><td>Note1*</td></tr><tr><td>M2+M3</td><td>MS</td><td>85</td><td>Note1*</td></tr></table><p>Min Length Total (mm): 175</p><p>Max Length Total (mm): 175</p></section><section id="74959C21-DF50-4D1E-88ED-7785EC51B37D"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx, Post-Channel</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: Post-Channel</p><table><caption>(Internal Validation) TCP USB 3.2 Gen 2x1 M.2 Redriver Modular Topology Mainstream, Premium Mid Loss (PML), Rx,Tx, Post-Channel Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>M4+M5+M6+M7</td><td>MS</td><td>45</td><td>Note1*</td></tr></table><p>Max Length Total (mm): 45</p></section><section id="A2E99842-CB12-49CA-B1D8-4B3382A0F993"><h2>USB 2.0</h2><table><caption>USB 2.0 General Guidelines</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>USB 2.0 routing shall comply to USB 2.0 DCR ECN for D+ and D- maximum series DC resistance (DCR) specification.</td><td /></tr><tr><td>Recommendations and considerations for routing near switch mode power supply, routing under inductor, routing under phase node, and routing under DrMOS</td><td>Refer to Technical White Paper Doc#:  726825</td></tr></table><table><caption>USB 2.0 Length Matching</caption><tr><th>Matching Group Id</th><th>Matching Groups</th><th>Total/Within Layer</th><th>Length/Delay</th><th>Required</th><th>Maximum Mismatch</th></tr><tr><td>1</td><td>Pair (P-N)</td><td>Total</td><td>Length (mm)</td><td>Yes</td><td>0.381</td></tr><tr><td>2</td><td>Pair (P-N)</td><td>Within</td><td>Length (mm)</td><td>Yes</td><td>0.254</td></tr><tr><td>3</td><td>TX-TX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>4</td><td>RX-RX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>5</td><td>TX-RX</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr><tr><td>6</td><td>DATA-CLK</td><td>Total</td><td>Length (mm)</td><td>No</td><td>0</td></tr></table></section><section id="E9667D3C-478D-4B3D-861D-ADDF5983B79B"><h2>USB2.0 Back Panel or External Topology</h2><div><div>USB2.0 Back Panel or External Topology Diagram</div><image src="assets/images/74AEF5D2-48E8-4C53-8475-14DAE51A61C0.png" class="contentImage" /></div><table><caption>USB2.0 Back Panel or External Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane</td><td>Continuous GND recommended. </td></tr><tr><td>CMC</td><td>Refer to Electromagnetic Compatibility chapter (Common Mode Choke Selection) for more details.</td></tr><tr><td>ESD</td><td>Refer to Electromagnetic Compatibility chapter (ESD Diode Selection) for more details.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>3</td><td>Total Channel</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX_RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>CMC</td><td>Device</td><td>5</td><td>6</td></tr><tr><td>M4</td><td>Trace</td><td>6</td><td>7</td></tr><tr><td>ESD</td><td>Device</td><td>7</td><td>8</td></tr><tr><td>M5</td><td>Trace</td><td>8</td><td>9</td></tr><tr><td>Standard A External Connector</td><td>Device</td><td>9</td><td>-1</td></tr></table></section><section id="D054E038-31AC-4C18-BD55-6CDD56B7667D"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>USB2.0 Back Panel or External Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>15.2</td></tr><tr><td>M1+M2</td><td>MS, DSL, SL</td><td /></tr><tr><td>M3</td><td>MS</td><td>3.8</td></tr><tr><td>M4</td><td>MS</td><td>3.8</td></tr><tr><td>M5</td><td>MS</td><td>12.7</td></tr></table><p>Min Length Total (mm): 76</p><p>Max Length Total (mm): 304.8</p></section><section id="8CDF64C9-01BC-48A7-ACBB-38371AD2B78F"><h2>USB2.0 Device Down Topology</h2><div><div>USB2.0 Device Down Topology Diagram</div><image src="assets/images/42CAC4C1-CCC8-4F6A-8C7D-0E8790F92335.png" class="contentImage" /></div><table><caption>USB2.0 Device Down Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane</td><td>Continuous GND recommended. </td></tr><tr><td>CMC</td><td>Optional. Refer to Electromagnetic Compatibility chapter (Common Mode Choke Selection) for more details.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>3</td><td>Total Channel</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX_RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>CMC</td><td>Device</td><td>5</td><td>6</td></tr><tr><td>M4</td><td>Trace</td><td>6</td><td>7</td></tr><tr><td>Device Down Module / Chip</td><td>Device</td><td>7</td><td>-1</td></tr></table></section><section id="DAA563EE-C152-4719-B859-DF796859CD4E"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>USB2.0 Device Down Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>15.2</td></tr><tr><td>M1+M2</td><td>MS, DSL, SL</td><td /></tr><tr><td>M3</td><td>MS</td><td>3.8</td></tr><tr><td>M4</td><td>MS</td><td>12.7</td></tr></table><p>Min Length Total (mm): 76</p><p>Max Length Total (mm): 304.8</p></section><section id="9D151307-3AF1-4CEA-A400-ACBA1BA6731A"><h2>USB2.0 External / Back Panel with Power Switch / BC1.2 Charger Module / MUX Topology</h2><div><div>USB2.0 External / Back Panel with Power Switch / BC1.2 Charger Module / MUX Topology Diagram </div><image src="assets/images/F202AFF4-A4CA-46A4-BDC2-5999FEAB1B50.png" class="contentImage" /></div><table><caption>USB2.0 External / Back Panel with Power Switch / BC1.2 Charger Module / MUX Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane</td><td>Continuous GND recommended. </td></tr><tr><td>Component R/C vs. channel length trade-off table</td><td>See Component Restrictions table.</td></tr><tr><td>Typical component R/C</td><td>On-state resistance and capacitance of 6 Ohm and 6 pF. 
Insertion loss &gt;= -0.6 dB; Return loss &lt;= -13 dB.</td></tr><tr><td>CMC</td><td>Refer to Electromagnetic Compatibility chapter (Common Mode Choke Selection) for more details.</td></tr><tr><td>ESD</td><td>Refer to Electromagnetic Compatibility chapter (ESD Diode Selection) for more details.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>3</td><td>Total Channel</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX_RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>Power Switch/BC1.2 charger module/MUX</td><td>Device</td><td>5</td><td>6</td></tr><tr><td>M4</td><td>Trace</td><td>6</td><td>7</td></tr><tr><td>CMC</td><td>Device</td><td>7</td><td>8</td></tr><tr><td>M5</td><td>Trace</td><td>8</td><td>9</td></tr><tr><td>ESD</td><td>Device</td><td>9</td><td>10</td></tr><tr><td>M6</td><td>Trace</td><td>10</td><td>11</td></tr><tr><td>External Connector</td><td>Device</td><td>11</td><td>-1</td></tr></table></section><section id="F12352E3-4277-4937-856E-AA8F1C489900"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>USB2.0 External / Back Panel with Power Switch / BC1.2 Charger Module / MUX Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>15.2</td></tr><tr><td>M1+M2</td><td>MS, DSL, SL</td><td /></tr><tr><td>M3</td><td>MS</td><td>3.8</td></tr><tr><td>M4</td><td>MS</td><td>59.7</td></tr><tr><td>M5</td><td>MS</td><td>3.8</td></tr><tr><td>M6</td><td>MS</td><td>12.7</td></tr></table><p>Min Length Total (mm): 76</p><p>Min Length Total Note: CHARGER_LEN (M4+M5+M6): 50.8mm</p><p>Max Length Total (mm): 254</p><p>Max Length Total Note: See Component Restriction Table for component R/C vs. channel length trade-off recommendation. </p><table><tr><th>Motherboard total trace length (mm)</th><th>Max charger module on-state resistance, Ron</th><th>Max charger module on-state capacitance, Con </th><th>Equivalent charger module insertion loss at 240 MHz</th></tr><tr><td>305</td><td>4 Ω</td><td>4 pF</td><td>-0.45 to -0.46 dB</td></tr><tr><td>280</td><td>5 Ω</td><td>5 pF</td><td>-0.57 to -0.58 dB</td></tr><tr><td>254</td><td>6 Ω</td><td>6 pF</td><td>-0.74 to -0.75 dB</td></tr><tr><td>203</td><td>7 Ω</td><td>7 pF</td><td>-0.88 to -0.89 dB</td></tr><tr><td /><td /><td /><td /></tr><tr /></table></section><section id="0D50E10B-B028-41AC-B947-44B9FB20A76F"><h2>USB2.0 Flex or Internal Cable Topology</h2><div><div>USB2.0 Flex or Internal Cable Topology Diagram </div><image src="assets/images/0F91FF8B-52DC-43C1-9971-8AA947C23574.png" class="contentImage" /></div><table><caption>USB2.0 Flex or Internal Cable Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane</td><td>Continuous GND recommended. </td></tr><tr><td>Cable loss vs. channel length trade-off table</td><td>See USB2 with Internal Cable Routing Length versus Cable Loss Restrictions figure</td></tr><tr><td>CMC</td><td>Refer to Electromagnetic Compatibility chapter (Common Mode Choke Selection) for more details.</td></tr><tr><td>ESD</td><td>Refer to Electromagnetic Compatibility chapter (ESD Diode Selection) for more details.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>3</td><td>Total Channel</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX_RX</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td /><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M3</td><td /><td>Trace</td><td>4</td><td>5</td></tr><tr><td>Internal Connector</td><td>1</td><td>Device</td><td>5</td><td>6</td></tr><tr><td>Cable</td><td /><td>Cable</td><td>6</td><td>7</td></tr><tr><td>Internal Connector</td><td>2</td><td>Device</td><td>7</td><td>8</td></tr><tr><td>M4</td><td /><td>Trace</td><td>8</td><td>9</td></tr><tr><td>CMC</td><td /><td>Device</td><td>9</td><td>10</td></tr><tr><td>M5</td><td /><td>Trace</td><td>10</td><td>11</td></tr><tr><td>ESD</td><td /><td>Device</td><td>11</td><td>12</td></tr><tr><td>M6</td><td /><td>Trace</td><td>12</td><td>13</td></tr><tr><td>Connector</td><td /><td>Device</td><td>13</td><td>-1</td></tr></table></section><section id="70187636-DB04-4C68-821F-8B907AB6C0CE"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>USB2.0 Flex or Internal Cable Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>15.2</td></tr><tr><td>M1+M2</td><td>MS, DSL, SL</td><td /></tr><tr><td>M3</td><td>MS</td><td>12.7</td></tr><tr><td>M4</td><td>MS</td><td /></tr><tr><td>M5</td><td>MS</td><td>3.8</td></tr><tr><td>M6</td><td>MS</td><td>12.7</td></tr></table><p>Min Length Total (mm): 76</p><p>Max Length Total (mm): 152.4</p><p>Max Length Total Note: Motherboard max length = 152.4 mm  (Refer to Cable Insertion Loss Table) ; Daughter card max length: 50.8 mm.</p><table><tr><th>Motherboard total trace length (mm)</th><th>Max daughter card trace length (mm)</th><th>Internal cable assembly insertion loss up to 2.5 GHz (dB)</th></tr><tr><td>152</td><td>50.8</td><td>2</td></tr><tr><td>127</td><td>50.8</td><td>2.5</td></tr><tr><td>102</td><td>50.8</td><td>3.5</td></tr><tr><td>76</td><td>50.8</td><td>4</td></tr><tr /></table></section><section id="942572C1-F5FC-4885-B62A-5A70540A0E78"><h2>USB2.0 Flex or Internal Cable without Daughter Card Topology</h2><div><div>USB2.0 Flex or Internal Cable without Daughter Card Topology Diagram </div><image src="assets/images/F0945FE2-9C98-410D-A2D5-5D4CE33C7BAE.png" class="contentImage" /></div><table><caption>USB2.0 Flex or Internal Cable without Daughter Card Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane</td><td>Continuous GND recommended. </td></tr><tr><td>Cable loss vs. channel length trade-off table</td><td>See USB2 with Internal Cable Motherboard Routing Length versus Cable Loss Restrictions figure.</td></tr><tr><td>CMC</td><td>Refer to Electromagnetic Compatibility chapter (Common Mode Choke Selection) for more details.</td></tr><tr><td>ESD</td><td>Refer to Electromagnetic Compatibility chapter (ESD Diode Selection) for more details.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>3</td><td>Total Channel</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX_RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>CMC</td><td>Device</td><td>5</td><td>6</td></tr><tr><td>M4</td><td>Trace</td><td>6</td><td>7</td></tr><tr><td>ESD</td><td>Device</td><td>7</td><td>8</td></tr><tr><td>M5</td><td>Trace</td><td>8</td><td>9</td></tr><tr><td>Internal Connector</td><td>Device</td><td>9</td><td>10</td></tr><tr><td>Cable</td><td>Cable</td><td>10</td><td>11</td></tr><tr><td>External Connector</td><td>Device</td><td>11</td><td>-1</td></tr></table></section><section id="CEAD613A-8F34-461C-B876-B4FF513E228D"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>USB2.0 Flex or Internal Cable without Daughter Card Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>15.2</td></tr><tr><td>M1+M2</td><td>MS, DSL, SL</td><td /></tr><tr><td>M3</td><td>MS</td><td>3.8</td></tr><tr><td>M4</td><td>MS</td><td>3.8</td></tr><tr><td>M5</td><td>MS</td><td>12.7</td></tr></table><p>Min Length Total (mm): 76</p><p>Max Length Total (mm): 177.8</p><p>Max Length Total Note: See Motherboard Routing Length versus Cable Loss Restrictions Table for cable loss vs. motherboard max length trade-off.</p><table><tr><th>Motherboard total trace length (mm)</th><th>Internal cable assembly insertion loss up to 2.5 GHz (dB)</th></tr><tr><td>178</td><td>2</td></tr><tr><td>152</td><td>2.5</td></tr><tr><td>127</td><td>3.5</td></tr><tr><td>102</td><td>4</td></tr><tr><td>76</td><td>4.5</td></tr><tr /></table></section><section id="2632689D-DBC8-4DAE-AEBB-00551314DD79"><h2>USB2.0 M.2 Topology</h2><div><div>USB2.0 M.2 Topology Diagram</div><image src="assets/images/E8D977BF-BF8F-4AB4-919A-C68A65403734.png" class="contentImage" /></div><table><caption>USB2.0 M.2 Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane</td><td>Continuous GND recommended.</td></tr><tr><td>CMC</td><td>Optional. Refer to Electromagnetic Compatibility chapter (Common Mode Choke Selection) for more details.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>3</td><td>Total Channel</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX_RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>CMC</td><td>Device</td><td>5</td><td>6</td></tr><tr><td>M4</td><td>Trace</td><td>6</td><td>7</td></tr><tr><td>M.2 Connector</td><td>Device</td><td>7</td><td>-1</td></tr></table></section><section id="A9E3FF51-62CE-468D-9C43-3266A8D2F6EA"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>USB2.0 M.2 Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>15.2</td></tr><tr><td>M1+M2</td><td>MS, DSL, SL</td><td /></tr><tr><td>M3</td><td>MS</td><td>3.8</td></tr><tr><td>M4</td><td>MS</td><td>12.7</td></tr></table><p>Min Length Total (mm): 76</p><p>Max Length Total (mm): 304.8</p></section><section id="93F75F59-1791-4DDC-A4A8-1A7FED12D11C"><h2>USB2.0 Type-C Topology</h2><div><div>USB2.0 Type-C Topology Diagram</div><image src="assets/images/8A83AFE6-E60A-4C9E-8E72-EB89B0A7DDCB.png" class="contentImage" /></div><table><caption>USB2.0 Type-C Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane</td><td>Continuous GND recommended. </td></tr><tr><td>Max stub length</td><td>3.6 mm</td></tr><tr><td>CMC</td><td>Refer to Electromagnetic Compatibility chapter (Common Mode Choke Selection) for more details.</td></tr><tr><td>ESD</td><td>Refer to Electromagnetic Compatibility chapter (ESD Diode Selection) for more details.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th><th>Notes</th></tr><tr><td>Rx, Tx</td><td>4</td><td>Total Channel</td><td>including one implemented to accommodate stub</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX_RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>CMC</td><td>Device</td><td>5</td><td>6</td></tr><tr><td>M4</td><td>Trace</td><td>6</td><td>7</td></tr><tr><td>ESD</td><td>Device</td><td>7</td><td>8</td></tr><tr><td>M5</td><td>Trace</td><td>8</td><td>9</td></tr><tr><td>M5</td><td>Trace</td><td>8</td><td>11</td></tr><tr><td>M6</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>Type-C Connector</td><td>Device</td><td>10</td><td>-1</td></tr><tr><td>M7</td><td>Trace</td><td>11</td><td>10</td></tr></table></section><section id="930487BE-3383-441B-9687-24F9AA5413D5"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>USB2.0 Type-C Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>15.2</td></tr><tr><td>M1+M2</td><td>MS, DSL, SL</td><td /></tr><tr><td>M3</td><td>MS</td><td>3.8</td></tr><tr><td>M4</td><td>MS</td><td>3.8</td></tr><tr><td>M5</td><td>MS</td><td>14</td></tr><tr><td>M6</td><td>MS</td><td>3.6</td></tr><tr><td>M7</td><td>DSL, SL</td><td>3.6</td></tr></table><p>Min Length Total (mm): 76</p><p>Max Length Total (mm): 304.8</p></section><section id="644BB3E6-ADFD-4454-A6B2-9E8E6F53362B"><h2>USB2.0 Type-C Flex or Internal Cable Topology</h2><div><div>USB2.0 Type-C Flex or Internal Cable Topology Diagram</div><image src="assets/images/2B8F68C6-2ACC-4940-9C94-18C1D5BEB888.png" class="contentImage" /></div><table><caption>USB2.0 Type-C Flex or Internal Cable Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane</td><td>Continuous GND recommended. </td></tr><tr><td>Cable loss vs. channel length trade-off</td><td>See USB2.0 Cable Insertion Loss Table</td></tr><tr><td>Max stub length</td><td>3.6 mm</td></tr><tr><td>CMC</td><td>Refer to Electromagnetic Compatibility chapter (Common Mode Choke Selection) for more details.</td></tr><tr><td>ESD</td><td>Refer to Electromagnetic Compatibility chapter (ESD Diode Selection) for more details.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th><th>Notes</th></tr><tr><td>Rx, Tx</td><td>4</td><td>Total Channel</td><td>including one implemented to accommodate stub</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX_RX</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td /><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M3</td><td /><td>Trace</td><td>4</td><td>5</td></tr><tr><td>Internal Connector</td><td>1</td><td>Device</td><td>5</td><td>6</td></tr><tr><td>Cable</td><td /><td>Cable</td><td>6</td><td>7</td></tr><tr><td>Internal Connector</td><td>2</td><td>Device</td><td>7</td><td>8</td></tr><tr><td>M4</td><td /><td>Trace</td><td>8</td><td>9</td></tr><tr><td>CMC</td><td /><td>Trace</td><td>9</td><td>10</td></tr><tr><td>M5</td><td /><td>Trace</td><td>10</td><td>11</td></tr><tr><td>ESD</td><td /><td>Device</td><td>11</td><td>12</td></tr><tr><td>M6</td><td /><td>Trace</td><td>12</td><td>13</td></tr><tr><td>M6</td><td /><td>Trace</td><td>12</td><td>15</td></tr><tr><td>M7</td><td /><td>Trace</td><td>13</td><td>14</td></tr><tr><td>Type-C Connector</td><td /><td>Device</td><td>14</td><td>-1</td></tr><tr><td>M8</td><td /><td>Trace</td><td>15</td><td>14</td></tr></table></section><section id="C7C04A9A-29FE-4442-B35A-028B66CA0B3E"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>USB2.0 Type-C Flex or Internal Cable Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>15.2</td></tr><tr><td>M1+M2</td><td>MS, DSL, SL</td><td /></tr><tr><td>M3</td><td>MS</td><td>12.7</td></tr><tr><td>M4</td><td>MS</td><td /></tr><tr><td>M5</td><td>MS</td><td>3.8</td></tr><tr><td>M6</td><td>MS</td><td>14</td></tr><tr><td>M7</td><td>MS</td><td>3.6</td></tr><tr><td>M8</td><td>MS, SL</td><td>3.6</td></tr></table><p>Min Length Total (mm): 76</p><p>Max Length Total (mm): 152.4</p><p>Max Length Total Note: Motherboard max length = 152.4 mm  (Refer to Cable Insertion Loss Table) ; Daughter card max length: 50.8 mm.</p><table><tr><th>Motherboard total trace length (mm)</th><th>Max daughter card trace length (mm)</th><th>Internal cable assembly insertion loss at 2.5 GHz (dB)</th><th>Internal cable assembly insertion loss at 240MHz (dB)</th></tr><tr><td>152</td><td>50.8</td><td>2</td><td>0.5</td></tr><tr><td>127</td><td>50.8</td><td>2.5</td><td>0.6</td></tr><tr><td>102</td><td>50.8</td><td>3.5</td><td>0.8</td></tr><tr><td>76</td><td>50.8</td><td>4</td><td>0.9</td></tr><tr /></table></section><section id="022034CC-53AD-4350-BF8F-0C3588015DCD"><h2>USB2.0 Type-C Port with BC1.2 Charger Module / MUX / Power Switch Topology</h2><div><div>USB2.0 Type-C Port with BC1.2 Charger Module/ MUX / Power Switch Topology Diagram </div><image src="assets/images/01EB9474-6F70-4722-B72C-C30FF54CFC80.png" class="contentImage" /></div><table><caption>USB2.0 Type-C Port with BC1.2 Charger Module / MUX / Power Switch Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane</td><td>Continuous GND recommended. </td></tr><tr><td>Max stub length</td><td>3.6 mm</td></tr><tr><td>Component R/C vs. channel length trade-off table</td><td>See Module Component Restrictions figure.</td></tr><tr><td>Typical component R/C</td><td>On-state resistance and capacitance of 6 Ohm and 6 pF; 
Insertion Loss &gt;= -0.6 dB ; Return Loss &lt;= -13 dB.</td></tr><tr><td>CMC</td><td>Refer to Electromagnetic Compatibility chapter (Common Mode Choke Selection) for more details.</td></tr><tr><td>ESD</td><td>Refer to Electromagnetic Compatibility chapter (ESD Diode Selection) for more details.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th><th>Notes</th></tr><tr><td>Rx, Tx</td><td>4</td><td>Total Channel</td><td>including one implemented to accommodate stub</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>TX_RX</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>BC1.2 charger module/MUX</td><td>Device</td><td>5</td><td>6</td></tr><tr><td>M4</td><td>Trace</td><td>6</td><td>7</td></tr><tr><td>CMC</td><td>Device</td><td>7</td><td>8</td></tr><tr><td>M5</td><td>Trace</td><td>8</td><td>9</td></tr><tr><td>ESD</td><td>Device</td><td>9</td><td>10</td></tr><tr><td>M6</td><td>Trace</td><td>10</td><td>11</td></tr><tr><td>M7</td><td>Trace</td><td>11</td><td>12</td></tr><tr><td>External Connector</td><td>Device</td><td>12</td><td>-1</td></tr><tr><td>M8</td><td>Trace</td><td>13</td><td>12</td></tr><tr><td>M6</td><td>Trace</td><td>10</td><td>13</td></tr></table></section><section id="D3995E04-6C22-44EE-AE2F-266D94B8BB72"><h2>Mainstream, Premium Mid Loss (PML), Rx,Tx</h2><p>Category: Mainstream</p><p>Material: Premium Mid Loss (PML)</p><p>Signal Group: Rx, Tx</p><p>Redriver/Retimer: None</p><table><caption>USB2.0 Type-C Port with BC1.2 Charger Module / MUX / Power Switch Topology Mainstream, Premium Mid Loss (PML), Rx,Tx Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>15.2</td></tr><tr><td>M1+M2</td><td>MS, DSL, SL</td><td /></tr><tr><td>M3</td><td>MS</td><td>3.8</td></tr><tr><td>M4</td><td>MS</td><td>54.8</td></tr><tr><td>M5</td><td>MS</td><td>3.8</td></tr><tr><td>M6</td><td>MS</td><td>14</td></tr><tr><td>M7</td><td>MS</td><td>3.6</td></tr><tr><td>M8</td><td>DSL, SL</td><td>3.6</td></tr></table><p>Min Length Total (mm): 76</p><p>Min Length Total Note: CHARGER_LEN (M4+M5+M6+M7 or M4+M5+M6+M8): 50.8mm.</p><p>Max Length Total (mm): 254</p><p>Max Length Total Note: See Component Restriction Table for component R/C vs. channel length trade-off recommendation. </p><table><tr><th>Motherboard total trace length (mm)</th><th>Max charger module on-state resistance, Ron</th><th>Max charger module on-state capacitance, Con </th><th>Equivalent charger module insertion loss at 240 MHz</th></tr><tr><td>305</td><td>4 Ω</td><td>4 pF</td><td>-0.45 to -0.46 dB</td></tr><tr><td>280</td><td>5 Ω</td><td>5 pF</td><td>-0.57 to -0.58 dB</td></tr><tr><td>254</td><td>6 Ω</td><td>6 pF</td><td>-0.74 to -0.75 dB</td></tr><tr><td>203</td><td>7 Ω</td><td>7 pF</td><td>-0.88 to -0.89 dB</td></tr><tr><td /><td /><td /><td /></tr><tr /></table></section><section id="96E34C31-FEF0-4CC5-B123-4F622FE9101D"><h2>CLINK</h2></section><section id="B7168C41-112F-4D80-8BA3-683C9D814342"><h2>CLINK 1-Load (Add-In Card) Topology</h2><div><div>CLINK 1-Load (Add-In Card) Topology Diagram</div><image src="assets/images/BB75ABEC-C44E-4723-80F2-474EE338EF56.jpg" class="contentImage" /></div><table><caption>CLINK 1-Load (Add-In Card) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Maximum trace DC resistance </td><td>11 Ω</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Length matching between CLK and DATA signals</td><td>25.4 mm</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.250 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>Signal name/ list</td><td>CL_CLK, CL_DATA, CL_RST#.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx</td><td>5</td><td>Total Channel</td></tr><tr><td>Tx</td><td>5</td><td>Total Channel</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>CONNECTOR</td><td>Device</td><td>3</td><td>-1</td></tr></table></section><section id="D2A75D8B-7785-47BD-89B5-8555F21F9019"><h2>Segment Lengths</h2><table><caption>CLINK 1-Load (Add-In Card) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td><td /></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>241.3</td><td /></tr><tr><td>M2</td><td>MS, DSL, SL</td><td>38.1</td><td /></tr></table><p>Max Length Total (mm): 292.1</p></section><section id="F1B2A8FE-C1F6-4A14-85DE-54766BC55F05"><h2>CNVi BRI and RGI</h2></section><section id="F56D6403-0BA5-45C7-A2A0-C4D6A172942A"><h2>CNVi BRI and RGI 1-Load Topology</h2><div><div>CNVi BRI and RGI 1-Load M.2 Connector Topology Diagram</div><image src="assets/images/D94E2D1C-D14F-4DF9-9BDB-F7266269DC97.jpg" class="contentImage" /></div><div><div>CNVi BRI and RGI 1-Load Module Down Topology Diagram</div><image src="assets/images/59CA7B19-C24E-4225-A36B-50B0F61BC694.jpg" class="contentImage" /></div><table><caption>CNVi BRI and RGI 1-Load Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Max frequency</td><td>40 MHz</td></tr><tr><td>M4 (BRI_RSP)</td><td>For microstrip and stripline routing only on platform, the total main board trace length can be extended up to 254 mm.
For that, it is recommended to implement M4 &lt; 228.6 mm (max). </td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended for microstrip line.
[2] Dual continuous GND is recommended for strip line.
[3] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[4] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>R1</td><td>10 Ω ± 5% for max total length ≥ 25.4 mm.
To be placed 12.7 mm (can be extended to 25.4 mm) from the CPU for CNV_BRI_DT and CNV_RGI_DT signal.</td></tr><tr><td>R2 (RGI)</td><td>For Wi-Fi 7 BE201, Wi-Fi 7 BE211 and Wi-Fi 7 BE213;
27 Ω ± 5% for max total length ≥ 25.4 mm.
To be placed 12.7 mm from the connector for CNV_RGI_RSP signal.</td></tr><tr><td>R2 (BRI)</td><td>For Wi-Fi 7 BE211 and Wi-Fi 7 BE213;
27 Ω ± 5% for max total length ≥ 25.4 mm. 

For Wi-Fi 7 BE201;
[1] 10 Ω ± 5% for max total length ≥ 101.6 mm
[2] 27 Ω ± 5% for max total length &lt; 101.6 mm 

To be placed 12.7 mm from the connector for CNV_BRI_RSP signal.</td></tr><tr><td>Length restriction for full Dual Stripline routing</td><td>M1 + M2 = 63.5 mm (max). 
M3 + M4 = 63.5 mm (max). </td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.250 mm</td></tr><tr><td>Signal name/ list</td><td>CNV_BRI_DT, CNV_RGI_DT, CNV_BRI_RSP, CNV_RGI_RSP.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th></tr><tr><td>Rx</td><td>4</td></tr><tr><td>Tx</td><td>4</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R1</td><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>Device</td><td>Device</td><td>5</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>M5</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M4</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R2</td><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>Device</td><td>Device</td><td>5</td><td>-1</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R1</td><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>M.2 Connector</td><td>Device</td><td>5</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>M5</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M4</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R2</td><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>M.2 Connector</td><td>Device</td><td>5</td><td>-1</td></tr></table></section><section id="83F001A7-1271-48AF-9190-6BD15E376A24"><h2>Segment Lengths for BRI_DT, RGI_RSP and RGI_DT signals</h2><table><caption>CNVi BRI and RGI 1-Load Topology Segment Lengths for BRI_DT, RGI_RSP and RGI_DT signals Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>M2</td><td>MS, DSL, SL</td><td>228.6</td></tr><tr><td>M3</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>M4</td><td>MS, DSL, SL</td><td>228.6</td></tr><tr><td>M5</td><td>MS, DSL, SL</td><td>12.7</td></tr></table><p>Max Length Total (mm): 254</p></section><section id="34F2B6DF-BEBB-4F90-8596-8ED5E3CB6F72"><h2>Segment Lengths for BRI_RSP signal</h2><table><caption>CNVi BRI and RGI 1-Load Topology Segment Lengths for BRI_RSP signal Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>M3</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>M4</td><td>MS, DSL, SL</td><td>152.4</td></tr><tr><td>M5</td><td>MS, DSL, SL</td><td>12.7</td></tr></table><p>Max Length Total (mm): 177.8</p><p>Max Length Total Note: For routing involving DSL, it need to limit to 177.8 mm max total length. For routing with MS and SL, it can be extended up to 254 mm max total length.</p></section><section id="3BBCBCA1-214A-4112-A3B5-6AF0CA942BCA"><h2>CPU and PCH GPIO</h2></section><section id="0EBDCFCC-1374-46EE-842A-748F2B90ED07"><h2>CPU and PCH GPIO CMOS Buffer Type Topology</h2><div><div>CPU and PCH GPIO 1-Load Topology Diagram</div><image src="assets/images/B7C00823-0566-4721-9B08-84B7C6F2EC16.jpg" class="contentImage" /></div><div><div>CPU and PCH GPIO Multiload Topology Diagram</div><image src="assets/images/223DFA23-E1CE-4136-83CD-A9AF58A2BB13.jpg" class="contentImage" /></div><div><div>Formula for Strapping or Pull-up Resistor</div><image src="assets/images/D15D5F4A-0620-4F41-9403-C47167886E59.jpg" class="contentImage" /></div><div><div>Example of Strapping or Pull-up Resistor Calculation</div><image src="assets/images/A54978E4-4CB7-496D-8D06-C0D07B59249D.jpg" class="contentImage" /></div><table><caption>CPU and PCH GPIO CMOS Buffer Type Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Total trace length</td><td>Total trace length options as below: 
[1] Total trace length BO + M1 + BI =&lt; 177.8 mm, or
[2] Total trace length BO + M2 + BI =&lt; 177.8 mm, or
[3] Total trace length BO + Mn + BI =&lt; 177.8 mm.</td></tr><tr><td>Strapping resistor, R_strap</td><td>20 kΩ on need basis, for strapping purposes.
Resistor can be either pull-up or pull-down depending on strapping design.</td></tr><tr><td>Number of vias allowed</td><td>No restriction.</td></tr><tr><td>Reference plane</td><td>No restriction.</td></tr><tr><td>Note 1</td><td>R_strap resistor is optional depending on signal needs and can be anywhere along M1, M2, Mn lane.
Refer to EDS or device datasheet for the requirement.</td></tr><tr><td>Note 2</td><td>Main route of Mn can start anywhere along M1 as long as the total length of each branch from CPU/ PCH to device is less than 177.8 mm.</td></tr><tr><td>Note 3</td><td>R_strap resistor value depends on power sequence/ strapping's timing and DC voltage level requirement (refer below for calculation details).</td></tr><tr><td>Note 4</td><td>Level shifter may be needed depending on actual device implementation. Generally no length restriction after level shifter.</td></tr><tr><td>Note 5</td><td>For CPU/ PCH input-only signal, if device output is open drain buffer type, then proper pull-up resistor, Rpu is needed and refer to "Rise Time and R_strap or Rpu Calculation" section for details.</td></tr><tr><td>Note 6</td><td>Noise sensitive GPIO pin should be properly shielded/ with sufficient trace spacing (e.g.: 3x of trace width).
This is to prevent undesirable random system reset.</td></tr><tr><td>Rise time and R_strap or Rpu calculation</td><td /></tr><tr><td>R_strap or Rpu formula</td><td>Refer image [Formula for Strapping or Pull-up Resistor].</td></tr><tr><td>Bus capacitance rule of thumb, Cb</td><td>Device = 10 pF per device.
Board trace = 3.3 pF per 25.4 mm of trace length.</td></tr><tr><td>Example</td><td>[1] Total bus length = 10 inches  --&gt; 10 x 3.3pF = 33 pF.
[2] Branch topology with two devices  --&gt;  2 x 10 pF = 20 pF.
[3] With a rise time requirement (tr) = 1 us.
Refer image [Example for Strapping or Pull-up Resistor Calculation].</td></tr></table></section><section id="C893764F-19AE-4A1B-9D7C-48A1FCA39689"><h2>Segment Lengths</h2><table><caption>CPU and PCH GPIO CMOS Buffer Type Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, SL</td><td>12.7</td></tr><tr><td>M1</td><td>MS, SL</td><td>177.6</td></tr><tr><td>BI</td><td>MS, SL</td><td>12.7</td></tr></table><p>Max Length Total (mm): 203</p></section><section id="F09AFCA5-A02C-4B5E-B3ED-5766D0491858"><h2>[For Internal Reference] GPIO Open Drain Buffer Type Topology</h2><p>Description: Note: For internal reference only! Do not publish in external PDG!</p><div><div>Formula for Strapping or Pull-up Resistor</div><image src="assets/images/5115BA85-4A0F-48F6-BDE5-A33554F4CF02.jpg" class="contentImage" /></div><div><div>Example for Strapping or Pull-up Resistor Calculation</div><image src="assets/images/89B536C3-F015-4928-A3FB-2441D9EB6222.jpg" class="contentImage" /></div><table><caption>[For Internal Reference] GPIO Open Drain Buffer Type Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Note 1</td><td>No length/ topology restriction.</td></tr><tr><td>Note 2</td><td>Pull-up resistor, Rpu can be calculated based on rise time requirement (refer to "Rise time and R_strap or Rpu calculation" section for details).
Rise time requirement may varies depending on device requirement (if any), refer to device data sheet.</td></tr><tr><td>Note 3</td><td>Intel input buffer does not have any rise/ fall time requirement.
For device TX open drain signal, refer to device's design guide or Intel reference schematic for pull-up resistor value.</td></tr><tr><td>Rise time and R_strap or Rpu calculation</td><td /></tr><tr><td>R_strap or Rpu formula</td><td>Refer image [Formula for Strapping or Pull-up Resistor].</td></tr><tr><td>Bus capacitance rule of thumb, Cb</td><td>Device = 10 pF per device.
Board trace = 3.3 pF per 25.4 mm of trace length.</td></tr><tr><td>Example</td><td>[1] Total bus length = 10 inches  --&gt; 10 x 3.3pF = 33 pF.
[2] Branch topology with two devices  --&gt;  2 x 10 pF = 20 pF.
[3] With a rise time requirement (tr) = 1 us.
Refer image [Example for Strapping or Pull-up Resistor Calculation].</td></tr></table></section><section id="93952DF2-D77D-4807-AD81-F1DE4C99EDEA"><h2>DMIC</h2></section><section id="610CF0BD-ECED-4F15-90BC-7E3C20C7EC4C"><h2>DMIC 2-Load Branch Topology</h2><div><div>DMIC 2-Load Branch CLK Topology Diagram</div><image src="assets/images/F6C8712D-374C-469B-BB3D-3BD72181D8E2.jpg" class="contentImage" /></div><div><div>DMIC 2-Load Branch DATA Topology Diagram</div><image src="assets/images/D4AC22CD-0994-4042-BBE0-9D0B4D69534B.jpg" class="contentImage" /></div><table><caption>DMIC 2-Load Branch Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>R1 &amp; C1</td><td>[1] EMI RC filter placeholder: Stuff R1 with 0 Ω  and unstuff C1 by default. Refer to EMC section for details.  
[2] To be placed only for DMIC_CLK.
[3] C1 is recommended to be placed close to R1. C1 is recommended to be placed 12.7 mm from the CPU but can be extended to 25.4 mm maximum if required. The length of breakout section (BO) is still 12.7 mm maximum. If M1 is routed on MS, EMI RC filter should be placed at the beginning of the MS routing.</td></tr><tr><td>R2</td><td>50 Ω.
[1] R2 is recommended to be placed immediate after the branches.
[2] If the branches not immediately split after connector, please follow rule [1].</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Length matching between branch</td><td>Branch 1 and branch 2 need to be length matched within 2.54 mm.</td></tr><tr><td>Length matching between CLK and DATA signals</td><td>N/A</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.125 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>CPU buffer driver strength</td><td>[1] GPP_D: 40 Ω.
[2] GPP_S: 50 Ω, slew 11. </td></tr><tr><td>Signal name/ list</td><td>DMIC_CLK_A[0:1], DMICA_CLK_A[0:1], DMIC_DATA[0:1],DMICA_DATA[0:1].</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th></tr><tr><td>Rx</td><td>7</td></tr><tr><td>Tx</td><td>7</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>R1</td><td>Resistor</td><td>2</td><td>3</td></tr><tr><td>R1</td><td>Resistor</td><td>2</td><td>4</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>5</td></tr><tr><td>C1</td><td>Capacitor</td><td>4</td><td>6</td></tr><tr><td>CONNECTOR</td><td>Device</td><td>5</td><td>-1</td></tr><tr><td>GND</td><td>Ground</td><td>6</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>CONNECTOR</td><td>Device</td><td>3</td><td>-1</td></tr></table></section><section id="83998DE5-4CDD-4B4F-8EDA-183194E0F4A1"><h2>Segment Lengths</h2><table><caption>DMIC 2-Load Branch Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>254</td></tr><tr><td>M2</td><td>MS, DSL, SL</td><td>127</td></tr><tr><td>M_cable</td><td>Cable</td><td>508</td></tr></table><p>Max Length Total (mm): 901.7</p><p>Max Length Total Note: 1) Max length between CPU to the furthest end device = 901.7 mm;​  2) Total topology length = 1028.7 mm.</p></section><section id="7FB0DEA6-F39A-4C12-B95C-176304FD6B96"><h2>DMIC 2-Load Daisy Topology</h2><div><div>DMIC 2-Load Daisy CLK Topology Diagram</div><image src="assets/images/9EA4CD96-CF67-4C24-86C7-84ADAE813BED.jpg" class="contentImage" /></div><div><div>DMIC 2-Load Daisy DATA Topology Diagram</div><image src="assets/images/447AE96B-E541-44E8-A6E8-E5E013B09C02.jpg" class="contentImage" /></div><table><caption>DMIC 2-Load Daisy Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>R1 &amp; C1</td><td>[1] EMI RC filter placeholder: Stuff R1 with 0 Ω  and unstuff C1 by default. Refer to EMC section for details.  
[2] To be placed only for DMIC_CLK.
[3] C1 is recommended to be placed close to R1. C1 is recommended to be placed 12.7 mm from the PCH but can be extended to 25.4 mm maximum if required. The length of breakout section (BO) is still 12.7 mm maximum. If M1 is routed on MS, EMI RC filter should be placed at the beginning of the MS routing.</td></tr><tr><td>R2</td><td>50 Ω.
R2 is recommended to be placed immediate after the branches.</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Length matching between CLK and DATA signals</td><td>N/A</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.125 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>CPU buffer driver strength</td><td>[1] GPP_D: 40 Ω.
[2] GPP_S: 50 Ω, slew 11. </td></tr><tr><td>Signal name/ list</td><td>DMIC_CLK_A[0:1], DMICA_CLK_A[0:1], DMIC_DATA[0:1], DMICA_DATA[0:1].</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>R1</td><td>Resistor</td><td>2</td><td>3</td></tr><tr><td>R1</td><td>Resistor</td><td>2</td><td>4</td></tr><tr><td>C1</td><td>Capacitor</td><td>4</td><td>5</td></tr><tr><td>GND</td><td>Ground</td><td>5</td><td>-1</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>6</td></tr><tr><td>CONNECTOR</td><td>Device</td><td>6</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>CONNECTOR</td><td>Device</td><td>3</td><td>-1</td></tr></table></section><section id="AC96F604-1D14-4B8B-865F-5D1A1EEECCD8"><h2>Segment Lengths</h2><table><caption>DMIC 2-Load Daisy Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>254</td></tr><tr><td>M2</td><td>MS, DSL, SL</td><td>10</td></tr><tr><td>M_cable_1</td><td>Cable</td><td>524</td></tr><tr><td>M_cable_2</td><td>Cable</td><td>101</td></tr></table><p>Max Length Total (mm): 901.7</p><p>Max Length Total Note: 1) Max length between CPU to the furthest end device = 901.7 mm;​  2) Total topology length = 911.7 mm.</p></section><section id="CD2255AB-01B4-4E3F-B9A4-86714128D09A"><h2>eSPI</h2></section><section id="9967A492-ED33-4961-84A1-7E6419047CD0"><h2>eSPI 1-Load (Device Down) Topology</h2><div><div>eSPI 1-Load (Device Down) Topology Diagram</div><image src="assets/images/04364940-AA3B-4396-9079-19F7DC7C4433.jpg" class="contentImage" /></div><table><caption>eSPI 1-Load (Device Down) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Max frequency</td><td>50 MHz</td></tr><tr><td>Device assumption</td><td>Compliant to Intel ESPI Base Specification 1.0 (66 MHz and above).</td></tr><tr><td>R1</td><td>30 Ω ± 5% on ESPI_CLK and ESPI_IO[0:3].</td></tr><tr><td>Length matching between CLK and DATA signals</td><td>12.7 mm</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.125 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>CPU Buffer drive strength</td><td>33 Ω.</td></tr><tr><td>Signal name/ list</td><td>ESPI_CLK, ESPI_IO[0:3], ESPI_CS0#, ESPI_ALERT0#, ESPI_RESET#.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>7</td><td>Total Channel</td></tr><tr><td>Tx</td><td>7</td><td>Total Channel</td></tr><tr><td>Rx</td><td>7</td><td>Total Channel</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R1</td><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>DEVICE</td><td>Device</td><td>5</td><td>-1</td></tr></table></section><section id="58EDFAA8-6110-4575-A42D-7AE59A048572"><h2>Segment Lengths</h2><table><caption>eSPI 1-Load (Device Down) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>101.6</td></tr><tr><td>M2</td><td>MS, DSL, SL</td><td>101.6</td></tr></table><p>Min Length Total (mm): 63.5</p><p>Min Length Total Note: BO + M1 + M2 &gt; 63.5mm</p><p>Max Length Total (mm): 215.9</p></section><section id="08596444-0EF9-4A09-A945-E924B35FDD56"><h2>eSPI 2-Load Branch (Device Down) Topology</h2><div><div>eSPI 2-Load Branch (Device Down) Topology Diagram</div><image src="assets/images/40ED1EDD-A735-460F-90E0-3A6ACAAB39D3.jpg" class="contentImage" /></div><table><caption>eSPI 2-Load Branch (Device Down) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Max frequency</td><td>[1] Device 1: EC at 50 MHz.
[2] Device 2: SIO at 33 MHz.</td></tr><tr><td>Device assumption</td><td>Compliant to Intel ESPI Base Specification 1.0 (66 MHz and above).</td></tr><tr><td>R1</td><td>0 Ω placeholder for ESPI_CLK and ESPI_IO[0:3].</td></tr><tr><td>R2</td><td>5 Ω ± 5% for ESPI_CLK and ESPI_IO[0:3].</td></tr><tr><td>R3</td><td>100 Ω ± 5% for ESPI_CLK and ESPI_IO[0:3].</td></tr><tr><td>CPU buffer drive strength</td><td>33 Ω.</td></tr><tr><td>Length matching between CLK and DATA signals</td><td>12.7 mm</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.125 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>Signal name/ list</td><td>ESPI_CLK, ESPI_IO[0:3], ESPI_CS[0:1]#, ESPI_ALERT[0:1]#, ESPI_RESET#.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>6</td><td>Total Channel</td></tr><tr><td>Rx</td><td>6</td><td>Total Channel</td></tr><tr><td>Tx</td><td>6</td><td>Total Channel</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R1</td><td /><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td /><td>Trace</td><td>4</td><td>5</td></tr><tr><td>M2</td><td /><td>Trace</td><td>4</td><td>9</td></tr><tr><td>M3</td><td>1</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>R2</td><td /><td>Resistor</td><td>6</td><td>7</td></tr><tr><td>M4</td><td>1</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>DEVICE 1</td><td /><td>Device</td><td>8</td><td>-1</td></tr><tr><td>M3</td><td>2</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>R3</td><td /><td>Resistor</td><td>10</td><td>11</td></tr><tr><td>M4</td><td>2</td><td>Trace</td><td>11</td><td>12</td></tr><tr><td>DEVICE 2</td><td /><td>Device</td><td>12</td><td>-1</td></tr></table></section><section id="0FD048BD-701B-45B8-9517-F1DB44DB7039"><h2>Segment Lengths</h2><table><caption>eSPI 2-Load Branch (Device Down) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>127</td></tr><tr><td>M2</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>M3</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>M4</td><td>MS, DSL, SL</td><td>50.8</td></tr></table><p>Min Length Total (mm): 88.9</p><p>Min Length Total Note: 1) Min length between CPU to EC (50 MHz) or device 1 = 88.9 mm;​  2) Min length between CPU to SIO (33 MHz) or device 2 = 88.9 mm</p><p>Max Length Total (mm): 215.9</p><p>Max Length Total Note: 1) Max length between CPU to the furthest end device = 215.9 mm;​  2) Total topology length = 279.4 mm</p></section><section id="A71D0055-B73F-47D5-B64E-A51D87B879B6"><h2>eSPI 2-Load Daisy Chain (Device Down) Topology</h2><div><div>eSPI 2-Load Daisy Chain (Device Down) Topology Diagram</div><image src="assets/images/ACF91263-BCB6-477F-9AD3-689F78B4AAC1.jpg" class="contentImage" /></div><table><caption>eSPI 2-Load Daisy Chain (Device Down) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Max frequency</td><td>[1] Device 1: EC at 50 MHz.
[2] Device 2: PCH.IOE at 33 MHz.</td></tr><tr><td>Device assumption</td><td>Compliant to Intel ESPI Base Specification 1.0 (66 MHz and above).</td></tr><tr><td>R1</td><td>0 Ω placeholder for ESPI_CLK and ESPI_IO[0:3].</td></tr><tr><td>R2</td><td>5 Ω ± 5% for ESPI_CLK and ESPI_IO[0:3].</td></tr><tr><td>R3</td><td>100 Ω ± 5% for ESPI_CLK and ESPI_IO[0:3].</td></tr><tr><td>CPU buffer drive strength</td><td>33 Ω.</td></tr><tr><td>Length matching between CLK and DATA signals</td><td>12.7 mm</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.125 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>Signal name/ list</td><td>[1] CPU package ballout name: ESPI_CLK, ESPI_IO[0:3], ESPI_CS0#,  ESPI_CS3#, ESPI_ALERT0#, ESPI_ALERT3#, ESPI_RESET#.
[2] PCH package ballout name: DIR_ESPI_CLK, DIR_eSPI_IO_[0:3], DIR_ESPI_CS0.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>6</td><td>Total Channel</td></tr><tr><td>Rx</td><td>6</td><td>Total Channel</td></tr><tr><td>Tx</td><td>6</td><td>Total Channel</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R1</td><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>9</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>R2</td><td>Resistor</td><td>6</td><td>7</td></tr><tr><td>M4</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>DEVICE 1</td><td>Device</td><td>8</td><td>-1</td></tr><tr><td>M5</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>R3</td><td>Resistor</td><td>10</td><td>11</td></tr><tr><td>M6</td><td>Trace</td><td>11</td><td>12</td></tr><tr><td>PCH.IOE</td><td>Device</td><td>12</td><td>-1</td></tr></table></section><section id="C03A57A0-8DE4-45B2-98E0-17F355A79EE7"><h2>Segment Lengths</h2><table><caption>eSPI 2-Load Daisy Chain (Device Down) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>76.2</td></tr><tr><td>M2</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>M3</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>M4</td><td>MS, DSL, SL</td><td>50.8</td></tr><tr><td>M5</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>M6</td><td>MS, DSL, SL</td><td>317.5</td></tr></table><p>Min Length Total (mm): 88.9</p><p>Min Length Total Note: 1) Min length between CPU to EC (50 MHz) or device 1 = 88.9 mm;​  2) Min length between CPU to PCH.IOE (33 MHz) or device 2 = 88.9 mm</p><p>Max Length Total (mm): 431.8</p><p>Max Length Total Note: 1) Max length between CPU to the furthest end device = 431.8 mm;​  2) Total topology length = 495.3 mm</p></section><section id="8DCE1587-8E21-4392-B7D6-1D67F77DEEB0"><h2>[For Internal Validation] eSPI 2-Load Daisy Chain (Device Down and Add-In Card) Topology</h2><div><div>eSPI 2-Load Branch (Device Down and Add-In Card) Topology Diagram</div><image src="assets/images/EC6734EA-EC85-466A-B4CD-92B3DF6F222B.jpg" class="contentImage" /></div><table><caption>[For Internal Validation] eSPI 2-Load Daisy Chain (Device Down and Add-In Card) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Max frequency</td><td>[1] Device 1: EC at 50 MHz.
[2] Device 2: eSPI Header or Connector at 33 MHz.</td></tr><tr><td>Device assumption</td><td>Compliant to Intel ESPI Base Specification 1.0 (66 MHz and above).</td></tr><tr><td>R1</td><td>0 Ω placeholder for ESPI_CLK and ESPI_IO[0:3].</td></tr><tr><td>R2</td><td>5 Ω ± 5% for ESPI_CLK and ESPI_IO[0:3].</td></tr><tr><td>R3</td><td>100 Ω ± 5% for ESPI_CLK and ESPI_IO[0:3].</td></tr><tr><td>CPU buffer drive strength</td><td>33 Ω.</td></tr><tr><td>Length matching between CLK and DATA signals</td><td>12.7mm</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.125mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375mm</td></tr><tr><td>Signal name/ list</td><td>ESPI_CLK, ESPI_IO[0:3], ESPI_CS[0:1]#, ESPI_ALERT[0:1]#, ESPI_RESET#.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>6</td><td>Total Channel</td></tr><tr><td>Rx</td><td>6</td><td>Total Channel</td></tr><tr><td>Tx</td><td>6</td><td>Total Channel</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>Source Pin</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td /><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td /><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td /><td>3</td></tr><tr><td>R1</td><td>Resistor</td><td>3</td><td /><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td /><td>5</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td /><td>9</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td /><td>6</td></tr><tr><td>R2</td><td>Resistor</td><td>6</td><td /><td>7</td></tr><tr><td>M4</td><td>Trace</td><td>7</td><td /><td>8</td></tr><tr><td>DEVICE 1</td><td>Device</td><td>8</td><td /><td>-1</td></tr><tr><td>M5</td><td>Trace</td><td>9</td><td /><td>10</td></tr><tr><td>R3</td><td>Resistor</td><td>10</td><td /><td>11</td></tr><tr><td>M6</td><td>Trace</td><td>11</td><td /><td>12</td></tr><tr><td>CONNECTOR</td><td>Device</td><td>12</td><td /><td>13</td></tr><tr><td>DEVICE 2</td><td>Device</td><td>13</td><td /><td>-1</td></tr></table></section><section id="FACE298F-7042-4028-A5E0-4C4B6801E463"><h2>Segment Lengths</h2><table><caption>[For Internal Validation] eSPI 2-Load Daisy Chain (Device Down and Add-In Card) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>76.2</td></tr><tr><td>M2</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>M3</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>M4</td><td>MS, DSL, SL</td><td>50.8</td></tr><tr><td>M5</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>M6</td><td>MS, DSL, SL</td><td>317.5</td></tr></table><p>Min Length Total (mm): 88.9</p><p>Min Length Total Note: 1) Min length between CPU to EC (50 MHz) or device 1 = 88.9mm;​  2) Min length between CPU to eSPI Connector or Header (33 MHz) or device 2 = 88.9mm</p><p>Max Length Total (mm): 431.8</p><p>Max Length Total Note: 1) Max length between CPU to the furthest end device = 431.8 mm;​  2) Total topology length = 495.3 mm</p></section><section id="42DDD3C2-94E1-4BD4-B7F8-40BABF922D54"><h2>[For Internal Validation] eSPI 3-Load Daisy Chain (Device Down and Add-In Card) Topology</h2><div><div>eSPI 3-Load Branch (Device Down and Add-In Card) Topology Diagram</div><image src="assets/images/DBEF8EBD-524F-4E5A-907D-9331827E0D43.jpg" class="contentImage" /></div><table><caption>[For Internal Validation] eSPI 3-Load Daisy Chain (Device Down and Add-In Card) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Max frequency</td><td>[1] Device 1: EC at 50 MHz.
[2] Device 2: PCH.IOE at 33 MHz.
[3] eSPI Header or MECC at 33MHz</td></tr><tr><td>Device assumption</td><td>Compliant to Intel ESPI Base Specification 1.0 (66 MHz and above).</td></tr><tr><td>R1</td><td>0 Ω placeholder for ESPI_CLK and ESPI_IO[0:3].</td></tr><tr><td>R2</td><td>5 Ω ± 5% for ESPI_CLK and ESPI_IO[0:3].</td></tr><tr><td>R3</td><td>120 Ω ± 5% for ESPI_CLK and ESPI_IO[0:3].</td></tr><tr><td>R4</td><td>15 Ω ± 5% for ESPI_CLK and ESPI_IO[0:3].</td></tr><tr><td>CPU buffer drive strength</td><td>33 Ω.</td></tr><tr><td>Length matching between CLK and DATA signals</td><td>12.7mm</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.125mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375mm</td></tr><tr><td>Signal name/ list</td><td>ESPI_CLK, ESPI_IO[0:3], ESPI_CS[0:1]#, ESPI_CS3#, ESPI_ALERT[0:1]#, ESPI_ALERT3#, ESPI_RESET#</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>6</td><td>Total Channel</td></tr><tr><td>Rx</td><td>6</td><td>Total Channel</td></tr><tr><td>Tx</td><td>6</td><td>Total Channel</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R1</td><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>9</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>14</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>R2</td><td>Resistor</td><td>6</td><td>7</td></tr><tr><td>M4</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>DEVICE 1</td><td>Device</td><td>8</td><td>-1</td></tr><tr><td>M5</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>R3</td><td>Resistor</td><td>10</td><td>11</td></tr><tr><td>M6</td><td>Trace</td><td>11</td><td>12</td></tr><tr><td>DEVICE 2</td><td>Device</td><td>12</td><td>-1</td></tr><tr><td>R4</td><td>Resistor</td><td>14</td><td>15</td></tr><tr><td>M7</td><td>Trace</td><td>15</td><td>16</td></tr><tr><td>CONNECTOR</td><td>Device</td><td>16</td><td>17</td></tr><tr><td>DEVICE 3</td><td>Device</td><td>17</td><td>-1</td></tr></table></section><section id="87442FF7-737D-44DD-8561-BCCA296ED365"><h2>Segment Lengths</h2><table><caption>[For Internal Validation] eSPI 3-Load Daisy Chain (Device Down and Add-In Card) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td><td /></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>88.9</td><td /></tr><tr><td>M2</td><td>MS, DSL, SL</td><td>7.62</td><td /></tr><tr><td>M3</td><td>MS, DSL, SL</td><td>7.62</td><td /></tr><tr><td>M4</td><td>MS, DSL, SL</td><td>12.7</td><td /></tr><tr><td>M5</td><td>MS, DSL, SL</td><td>7.62</td><td /></tr><tr><td>M6</td><td>MS, DSL, SL</td><td>288</td><td /></tr><tr><td>M7</td><td>MS, DSL, SL</td><td>80.2</td><td /></tr></table><p>Min Length Total (mm): 88.9</p><p>Min Length Total Note: 1) Min length between CPU to EC (50 MHz) or device 1 = 88.9 mm;​  2) Min length between CPU to PCH.IOE (33 MHz) or device 2 = 88.9 mm; 3) Min length between CPU to eSPI Header or Connector (33 MHz) or device 3 = 88.9 mm</p><p>Max Length Total (mm): 404.84</p><p>Max Length Total Note: 1) Max length between CPU to the furthest end device = 404.84 mm;​  2) Total topology length = 505.36 mm</p></section><section id="D208408B-70E6-439E-8041-D871B0080533"><h2>GSPI</h2><p>Description: GSPI</p></section><section id="7AD1F086-71A3-4AB6-AEF9-1A5FB72BE456"><h2>GSPI 1-Load (Add-In Card) Topology</h2><div><div>GSPI 1-Load (Add-In-Card) Topology Diagram</div><image src="assets/images/B6F42055-D83F-4D53-A9D0-6A7D9F521259.jpg" class="contentImage" /></div><table><caption>GSPI 1-Load (Add-In Card) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane</td><td>(1) Continuous GND is recommended.
(2) If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
(3) If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Max frequency</td><td>25 MHz</td></tr><tr><td>R1</td><td>0 Ω placeholder.
To be placed on GSPI[0:1]_CLK, GSPI0A_CLK, GSPI[0:1]_MOSI and GSPI0A_MOSI.</td></tr><tr><td>R2</td><td>22 Ω ± 5%.
To be placed on GSPI[0:1]_MISO and GSPI0A_MISO.</td></tr><tr><td>Device AC electrical and timing characteristics </td><td>[1] Impedance: 50 Ω to 100 Ω.
[2] 0.85 ns &lt; rise/ fall time measured at 20%-80% &lt; 1.9 ns based on 10 pF test load.
[3] 1.6 pF ≤ input capacitance, Cin ≤ 1.75 pF. 
[4] Data input setup time &lt; 9 ns.
[5] Data input hold time &lt; 5 ns.
[6] 0 ns &lt; CLK to DATA output valid time &lt; 14 ns.</td></tr><tr><td>Length matching between CLK and DATA signals</td><td>12.7 mm</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.125 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>CPU buffer driver strength</td><td>50 Ω.</td></tr><tr><td>Signal name/ list</td><td>GSPI[0:1]_CLK, GSPI[0:1]_MISO, GSPI[0:1]_MOSI, GSPI[0:1]_CS0#, GSPI0A_CLK, GSPI0A_MOSI, GSPI0A_MISO, GSPI0A_CS0#.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Tx</td><td>7</td><td>Total Channel</td></tr><tr><td>Rx</td><td>7</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R1</td><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>CONNECTOR</td><td>Device</td><td>5</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M2</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R2</td><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M1</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>CONNECTOR</td><td>Device</td><td>5</td><td>-1</td></tr></table></section><section id="43B520BF-4B03-4907-81D6-BF34324893BD"><h2>Segment Lengths</h2><table><caption>GSPI 1-Load (Add-In Card) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td><td /></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>12.7</td><td /></tr><tr><td>M2</td><td>MS, DSL, SL</td><td>114.3</td><td>M2 can support up to 190.5mm but the frequency needs to be reduced to 20MHz only. M2 length should comprise of M2+AIC lengths.</td></tr></table><p>Min Length Total (mm): 50.8</p><p>Max Length Total (mm): 139.7</p><p>Max Length Total Note: Total length can be further increased to 215.9 mm but the bus frequency needs to reduce to 20 MHz. </p></section><section id="6778B16A-3DC8-476B-A8FC-F203A683006C"><h2>GSPI 1-Load (for Touch Panel) Topology</h2><div><div>GSPI 1-Load (for Touch Panel) Topology Diagram</div><image src="assets/images/1CD84716-F6B0-4316-9CB4-696075A9259F.jpg" class="contentImage" /></div><table><caption>GSPI 1-Load (for Touch Panel) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane</td><td>(1) Continuous GND is recommended.
(2) If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
(3) If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Max frequency</td><td>12 MHz</td></tr><tr><td>R1</td><td>18 Ω ± 5%.
To be placed 12.7 mm from the connector on GSPI[0:1]_CLK, GSPI[0:1]_MOSI, GSPI[0:1]_MISO, GSPI0A_CLK, GSPI0A_MOSI, and GSPI0A_MISO.</td></tr><tr><td>M_cable</td><td>Recommended to use shielded cable.</td></tr><tr><td>Length matching between CLK and DATA/ CS# signals</td><td>12.7 mm</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.125 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>CPU buffer driver strength</td><td>40 Ω.</td></tr><tr><td>Signal name/ list</td><td>GSPI[0:1]_CLK, GSPI[0:1]_MISO, GSPI[0:1]_MOSI, GSPI[0:1]_CS0#, GSPI0A_CLK, GSPI0A_MOSI, GSPI0A_MISO, GSPI0A_CS0#.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx</td><td>7</td><td>Total Channel</td></tr><tr><td>Tx</td><td>7</td><td>Total Channel</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R1</td><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>CONNECTOR</td><td>Device</td><td>5</td><td>-1</td></tr></table></section><section id="E4FB4D09-DDE4-4B53-AB14-1A02859BF9FC"><h2>Segment Lengths</h2><table><caption>GSPI 1-Load (for Touch Panel) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>228.6</td></tr><tr><td>M2</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>M_cable</td><td>Cable</td><td>457.2</td></tr></table><p>Min Length Total (mm): 78.74</p><p>Max Length Total (mm): 711.2</p></section><section id="7702F769-A7D8-44F6-9B66-10637F952DEF"><h2>HDA</h2></section><section id="48C0863F-CB49-45AA-86FA-FB5E2F9A490E"><h2>HDA 1-Load (Device Down) Topology</h2><div><div>HDA 1-Load (Device Down) Topology Diagram</div><image src="assets/images/8285B195-A54D-4988-9542-12B2AC8D6995.jpg" class="contentImage" /></div><table><caption>HDA 1-Load (Device Down) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>R1</td><td>0 Ω placeholder. 
Recommended to be placed 12.7 mm from the CPU, but can be extended to 76.2 mm maximum if required. The length of breakout section (BO) is still 12.7 mm maximum.</td></tr><tr><td>R2</td><td>33 Ω ± 10%.
Recommended to be placed 12.7 mm from device.</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Dual stripline (DSL)</td><td>No parallelism between CLK and DATA signals, as well as DATA and DATA signals.</td></tr><tr><td>Length matching between CLK and DATA signals</td><td>12.7 mm</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.125 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>PCH buffer driver strength</td><td>40 Ω. </td></tr><tr><td>Signal name/ list</td><td>HDA_SDO, HDA_SDI0, HDA_BCLK, HDA_SYNC, HDA_RST#.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>7</td><td>Total Channel</td></tr><tr><td>Tx</td><td>7</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R1</td><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>Device</td><td>Device</td><td>5</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M3</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R2</td><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M4</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>Device</td><td>Device</td><td>5</td><td>-1</td></tr></table></section><section id="CB1695AF-27AD-4E39-B22B-B9EB562F7E2A"><h2>Segment Lengths</h2><table><caption>HDA 1-Load (Device Down) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>25.4</td></tr><tr><td>M2</td><td>MS, DSL, SL</td><td>329.6</td></tr><tr><td>M3</td><td>MS, DSL, SL</td><td>342.3</td></tr><tr><td>M4</td><td>MS, DSL, SL</td><td>12.7</td></tr></table><p>Max Length Total (mm): 367.7</p></section><section id="69948BA4-7444-42D0-92B7-038209DD6FD8"><h2>[For Internal Validation] HDA 1-Load (Add-In Card) Topology</h2><div><div>[For Internal Validation] HDA 1-Load (Add-In Card) Topology Diagram</div><image src="assets/images/6397BAFB-C716-4FC0-A82E-8B43764CE016.jpg" class="contentImage" /></div><table><caption>[For Internal Validation] HDA 1-Load (Add-In Card) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>R1</td><td>10 Ω ± 10%.
Recommended to be placed 12.7 mm from the CPU, but can be extended to 76.2 mm maximum if required. The length of breakout section (BO) is still 12.7 mm maximum.</td></tr><tr><td>R2</td><td>33 Ω ± 10%.
Recommended to be placed 12.7 mm from device.</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Dual stripline (DSL)</td><td>No parallelism between CLK and DATA signals, as well as DATA and DATA signals.</td></tr><tr><td>Length matching between CLK and DATA signals</td><td>12.7mm</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.125mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375mm</td></tr><tr><td>PCH buffer driver strength</td><td>33 Ω. </td></tr><tr><td>Signal name/ list</td><td>HDA_SDO, HDA_SDI0, HDA_BCLK, HDA_SYNC, HDA_RST#.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>7</td><td>Total Channel</td></tr><tr><td>Tx</td><td>7</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>R1</td><td>Resistor</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>Cable Connector</td><td>Device</td><td>5</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R2</td><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>Cable Connector</td><td>Device</td><td>5</td><td>-1</td></tr></table></section><section id="C6299938-0E05-4B7C-A506-FC45362CF07B"><h2>Segment Lengths</h2><table><caption>[For Internal Validation] HDA 1-Load (Add-In Card) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL</td><td>12.7</td><td /></tr><tr><td>M1</td><td>MS, DSL</td><td>284.6</td><td /></tr><tr><td>M2</td><td>MS, DSL</td><td>12.7</td><td /></tr><tr><td>M3</td><td>MS, DSL</td><td /><td>M3 is dependent on the AIC. For ALC274 AIC &lt; 38.1 mm; Gen3 AIC &lt; 355.6 mm; Gen4 AIC &lt; 177.8 mm</td></tr><tr><td>M_Cable</td><td>Cable</td><td>203.2</td><td /></tr></table><p>Max Length Total (mm): 551.3</p><p>Max Length Total Note: 1) Total max length to ALC274 AIC = 551.3 mm; 2) Total max length to Gen3 AIC = 868.8 mm; 3) Total max length to Gen4 AIC = 691 mm.</p></section><section id="36DECB94-17F3-448F-907B-4014E24E445F"><h2>I2C</h2><table><caption>I2C General Guidelines</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Note 1</td><td>Multiple options for pull-up/ pull-down and current assist strengths are provided for a particular total bus capacitance. Choose the optimal value for system based on design considerations like power, BOM and cost.</td></tr><tr><td>Note 2</td><td>Trace capacitance per inch is approximately CL = 85√єr / Zo pF, єr - dielectric constant of material, Zo - trace impedance.</td></tr><tr><td>Note 3</td><td>Bus capacitance calculation assumptions:
[1] Device capacitance = 5 pF to 10 pF per I2C device.
[2] Motherboard board trace capacitance = 2 pF to 5 pF per inch of trace length.
[3] CPU pin capacitance = 8 pF to 10 pF.</td></tr></table></section><section id="7581AAC9-5D9C-4F7D-A564-4D9710EFA022"><h2>I2C Topology</h2><table><caption>I2C Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Stackup layer (microstrip/ stripline/ dual stripline)</td><td>MS/ SL/ DSL.</td></tr><tr><td>Characteristic impedance</td><td>30 Ω to 70 Ω.</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Trace spacing between SCL and other signals </td><td>[1] 0.375 mm: Frequency of other signals &gt; 1 GHz.
[2] 0.250 mm: Frequency of other signals &gt; 100 MHz.
[3] 0.125 mm: Frequency of other signals ≤ 100 MHz.</td></tr><tr><td>Trace spacing between SDA and other signals</td><td>0.125 mm </td></tr><tr><td>Trace segment length</td><td>Refer to bus capacitance table.</td></tr><tr><td>Total trace length (SDA, SCL)</td><td>Individual trace lengths should meet total bus capacitance (Cb) requirements for the mode of operation. Refer to the pull-up/ pull-down tables for the supported bus capacitance.</td></tr><tr><td>Length matching between SDA and SCL signals</td><td>25.4 mm</td></tr><tr><td>Pull-up resistor placement</td><td>No restriction.</td></tr><tr><td>Pull-up resistor value tolerance</td><td>± 5%</td></tr><tr><td>Max stub length to pull-up resistor</td><td>25.4 mm</td></tr><tr><td>Board trace characteristic assumptions for default pull-up recommendation</td><td>Board trace resistance per length = 20 Ω per meter.
Board trace capacitance per length = 208 pF per meter.</td></tr><tr><td>Extended length support</td><td>For extended length support, refer to "xxxxxx_NVL-Hx_I2C_SMLINK_LSIO_Flexi_PDG".

Potential enablers:
[1] Reduced trace resistance.
[2] Reduced trace capacitance.
[3] Optimized pull-up resistor placement.</td></tr><tr><td>Signal name/ list</td><td>I2C[0:5]_SDA, I2C[0:5]_SCL, I2C[3A:5A]_SDA, I2C[3A:5A]_SCL, ISH_I2C[0:2]_SDA, ISH_I2C[0:2]_SCL, ISH_I2C2A_SDA, ISH_I2C2A_SCL, THC_I2C[0:1]_SCL, THC_I2C[0:1]_SDA.</td></tr></table></section><section id="B4CB0176-5EB7-4BB1-AD78-DD5FE3A2A85F"><h2>I2C Standard Mode (100 kHz)</h2><p>Frequency: 100 kHz</p><table><caption>I2C Standard Mode (100 kHz) Settings</caption><tr><th>Total Bus Capacitance (Cb)</th><th>External Pull-up Strength</th><th>Intel Silicon Pull-down Strength</th></tr><tr><td>Up to 50 pF</td><td>8.2 kΩ</td><td>100 Ω</td></tr><tr><td>Up to 100 pF</td><td>4.7 kΩ</td><td>100 Ω</td></tr><tr><td>Up to 200 pF</td><td>2.2 kΩ</td><td>100 Ω</td></tr><tr><td>Up to 300 pF</td><td>1.5 kΩ</td><td>100 Ω</td></tr><tr><td>Up to 400 pF</td><td>1.2 kΩ</td><td>100 Ω</td></tr></table></section><section id="833B5621-4EEE-4098-96CC-8C9301FA9628"><h2>I2C Fast Mode (400 kHz)</h2><p>Frequency: 400 kHz</p><table><caption>I2C Fast Mode (400 kHz) Settings</caption><tr><th>Total Bus Capacitance (Cb)</th><th>External Pull-up Strength</th><th>Intel Silicon Pull-down Strength</th></tr><tr><td>Up to 50 pF</td><td>3.3 kΩ</td><td>100 Ω</td></tr><tr><td>Up to 100 pF</td><td>1.5 kΩ</td><td>100 Ω</td></tr><tr><td>70 pF to 200 pF</td><td>820 Ω</td><td>100 Ω</td></tr><tr><td>70 pF to 400 pF</td><td>620 Ω</td><td>100 Ω</td></tr></table></section><section id="33793B2A-5083-4616-B269-AF7F7E39892B"><h2>I2C Fast Mode Plus (1 MHz)</h2><p>Frequency: 1 MHz</p><table><caption>I2C Fast Mode Plus (1 MHz) Settings</caption><tr><th>Total Bus Capacitance (Cb)</th><th>External Pull-up Strength</th><th>Intel Silicon Pull-down Strength</th></tr><tr><td>Up to 50 pF</td><td>1.2 kΩ</td><td>100 Ω</td></tr><tr><td>Up to 100 pF</td><td>680 Ω</td><td>100 Ω</td></tr><tr><td>60 pF to 300 pF</td><td>300 Ω</td><td>50 Ω</td></tr></table></section><section id="94FCA7EB-54CD-4EF8-AEAA-EEEAA38B60D3"><h2>I2C High Speed Mode (1.7 MHz) - SCL</h2><p>Frequency: 1.7 MHz</p><table><caption>I2C High Speed Mode (1.7 MHz) - SCL Settings</caption><tr><th>Total Bus Capacitance (Cb)</th><th>External Pull-up Strength</th><th>Intel Silicon Pull-down Strength</th><th>Current Assist</th></tr><tr><td>Up to 50 pF</td><td>1.5 kΩ</td><td>100 Ω</td><td>None</td></tr><tr><td>45 pF to 80 pF</td><td>1 kΩ</td><td>100 Ω</td><td>None</td></tr><tr><td>75 pF to 165 pF</td><td>470 Ω</td><td>100 Ω</td><td>None</td></tr><tr><td>130 pF to 210 pF</td><td>360 Ω</td><td>50 Ω</td><td>None</td></tr><tr><td>200 pF to 250 pF</td><td>300 Ω</td><td>50 Ω</td><td>None</td></tr><tr><td>235 pF to 265 pF</td><td>470 Ω</td><td>50 Ω</td><td>010</td></tr><tr><td>263 pF to 310 pF</td><td>470 Ω</td><td>50 Ω</td><td>011</td></tr><tr><td>300 pF to 350 pF</td><td>470 Ω</td><td>50 Ω</td><td>100</td></tr><tr><td>335 pF to 400 pF</td><td>470 Ω</td><td>50 Ω</td><td>110</td></tr></table></section><section id="50809794-DCFD-450B-BB1F-52893A54437A"><h2>I2C High Speed Mode (1.7 MHz) - SDA</h2><p>Frequency: 1.7 MHz</p><table><caption>I2C High Speed Mode (1.7 MHz) - SDA Settings</caption><tr><th>Total Bus Capacitance (Cb)</th><th>External Pull-up Strength</th><th>Intel Silicon Pull-down Strength</th><th>Current Assist</th></tr><tr><td>Up to 50 pF</td><td>1.8 kΩ</td><td>100 Ω</td><td>None</td></tr><tr><td>45 pF to 100 pF</td><td>1.2 kΩ</td><td>100 Ω</td><td>None</td></tr><tr><td>50 pF to 165 pF</td><td>910 Ω</td><td>100 Ω</td><td>None</td></tr><tr><td>130 pF to 350 pF</td><td>430 Ω</td><td>50 Ω</td><td>None</td></tr><tr><td>95 pF to 400 pF</td><td>360 Ω</td><td>50 Ω</td><td>None</td></tr></table></section><section id="1AABC210-9437-4A8C-8F35-B4A53C7845FD"><h2>I2C High Speed Mode (3.4 MHz) - SCL</h2><p>Frequency: 3.4 MHz</p><table><caption>I2C High Speed Mode (3.4 MHz) - SCL Settings</caption><tr><th>Total Bus Capacitance (Cb)</th><th>External Pull-up Strength</th><th>Intel Silicon Pull-down Strength</th><th>Current Assist</th></tr><tr><td>Up to 50 pF</td><td>750 Ω</td><td>100 Ω</td><td>None</td></tr><tr><td>40 pF to 70 pF</td><td>560 Ω</td><td>100 Ω</td><td>None</td></tr><tr><td>55 pF to 100 pF</td><td>390 Ω</td><td>50 Ω</td><td>None</td></tr></table></section><section id="17A5715D-D4DB-45F2-93FC-C5946754AA05"><h2>I2C High Speed Mode (3.4 MHz) - SDA</h2><p>Frequency: 3.4 MHz</p><table><caption>I2C High Speed Mode (3.4 MHz) - SDA Settings</caption><tr><th>Total Bus Capacitance (Cb)</th><th>External Pull-up Strength</th><th>Intel Silicon Pull-down Strength</th><th>Current Assist</th></tr><tr><td>Up to 50 pF</td><td>1.5 kΩ</td><td>100 Ω</td><td>None</td></tr><tr><td>45 pF to 70 pF</td><td>1 kΩ</td><td>100 Ω</td><td>None</td></tr><tr><td>55 pF to 100 pF</td><td>750 Ω</td><td>50 Ω</td><td>None</td></tr></table></section><section id="EA6BAD41-5B0C-4570-907A-7DD7F3FD4C67"><h2>I2C for DDR5 SPD Topology</h2><table><caption>I2C for DDR5 SPD Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Stackup layer (microstrip/ stripline/ dual stripline)</td><td>MS/ SL/ DSL.</td></tr><tr><td>Characteristic impedance</td><td>30 Ω to 70 Ω.</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Trace spacing between SCL and other signals </td><td>[1] 0.375 mm: Frequency of other signals &gt; 1 GHz.
[2] 0.250 mm: Frequency of other signals &gt; 100 MHz.
[3] 0.125 mm: Frequency of other signals ≤ 100 MHz.</td></tr><tr><td>Trace spacing between SDA and other signals</td><td>0.125 mm </td></tr><tr><td>Trace segment length</td><td>Refer to bus capacitance table.</td></tr><tr><td>Total trace length (SDA, SCL)</td><td>Individual trace lengths should meet total bus capacitance (Cb) requirements for the mode of operation. Refer to the pull-up/ pull-down tables for the supported bus capacitance.</td></tr><tr><td>Length matching between SDA and SCL signals</td><td>25.4 mm</td></tr><tr><td>Pull-up resistor placement</td><td>No restriction.</td></tr><tr><td>Pull-up resistor value tolerance</td><td>± 5%</td></tr><tr><td>Max stub length to pull-up resistor</td><td>25.4 mm</td></tr><tr><td>Max stub length to device</td><td>127 mm</td></tr><tr><td>Board trace characteristic assumptions for default pull-up recommendation</td><td>Board trace resistance per length = 20 Ω per meter.
Board trace capacitance per length = 208 pF per meter.</td></tr><tr><td>Extended length support</td><td>For extended length support, refer to "xxxxxx_NVL-Hx_I2C_SMLINK_LSIO_Flexi_PDG".

Potential enablers:
[1] Reduced trace resistance.
[2] Reduced trace capacitance.
[3] Optimized pull-up resistor placement.</td></tr><tr><td>Max SPD device input capacitance</td><td>5 pF</td></tr><tr><td>General recommendations for DDR5 SPD</td><td>[1] It is recommended to have a dedicated bus for DDR5 SPD usage. 
[2] If dedicated bus is not possible, it is recommended to use a voltage translator to shift the signal down to 1V to match the SPD device.</td></tr><tr><td>Signal name/ list</td><td>I2C[0:5]_SDA, I2C[0:5]_SCL, I2C[3A:5A]_SDA, I2C[3A:5A]_SCL, ISH_I2C[0:2]_SDA, ISH_I2C[0:2]_SCL, ISH_I2C2A_SDA, ISH_I2C2A_SCL, THC_I2C[0:1]_SCL, THC_I2C[0:1]_SDA.</td></tr></table></section><section id="E1EC7C56-B549-4879-839A-2562C959EC31"><h2>I2C Standard Mode (100 kHz)</h2><p>Frequency: 100 kHz</p><table><caption>I2C Standard Mode (100 kHz) Settings</caption><tr><th>Total Bus Capacitance (Cb)</th><th>External Pull-up Strength</th><th>Intel Silicon Pull-down Strength</th></tr><tr><td>Up to 50 pF</td><td>8.2 kΩ</td><td>100 Ω</td></tr><tr><td>Up to 100 pF</td><td>4.7 kΩ</td><td>100 Ω</td></tr><tr><td>Up to 200 pF</td><td>2.7 kΩ</td><td>100 Ω</td></tr><tr><td>Up to 300 pF</td><td>1.8 kΩ</td><td>100 Ω</td></tr><tr><td>Up to 400 pF</td><td>1.5 kΩ</td><td>50 Ω</td></tr></table></section><section id="B78C154B-EE90-46B3-9254-3851A9618BA4"><h2>I2C Fast Mode (400 kHz)</h2><p>Frequency: 400 kHz</p><table><caption>I2C Fast Mode (400 kHz) Settings</caption><tr><th>Total Bus Capacitance (Cb)</th><th>External Pull-up Strength</th><th>Intel Silicon Pull-down Strength</th></tr><tr><td>Up to 50 pF</td><td>3.9 kΩ</td><td>100 Ω</td></tr><tr><td>45 pF to 100 pF</td><td>2.7 kΩ</td><td>100 Ω</td></tr><tr><td>85 pF to 250 pF</td><td>1.2 kΩ</td><td>50 Ω</td></tr></table></section><section id="17AD9EB1-9926-455F-B1BC-AA31E866FAFA"><h2>I2C Fast Mode Plus (1 MHz)</h2><p>Frequency: 1 MHz</p><table><caption>I2C Fast Mode Plus (1 MHz) Settings</caption><tr><th>Total Bus Capacitance (Cb)</th><th>External Pull-up Strength</th><th>Intel Silicon Pull-down Strength</th></tr><tr><td>Up to 50 pF</td><td>2.2 kΩ</td><td>100 Ω</td></tr><tr><td>Up to 115 pF</td><td>1 kΩ</td><td>50 Ω</td></tr></table></section><section id="860AC2A8-066F-4567-AE78-E2AA41C105DA"><h2>I2S</h2><table><caption>I2S General Guidelines</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Host/ device mode terminology</td><td>Host Mode refers to the mode where the clock is driven by Intel PCH.
Device Mode refers to the mode where the clock is driven by external device.</td></tr></table></section><section id="3D6064E5-0860-465A-AB80-512791D1F886"><h2>I2S Host Mode: 1-Load (Device Down) Topology</h2><div><div>I2S Host Mode: 1-Load (Device Down) Topology Diagram</div><image src="assets/images/792D5A41-EB15-4859-8172-ADBE2188981F.jpg" class="contentImage" /></div><table><caption>I2S Host Mode: 1-Load (Device Down) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>R1</td><td>15 Ω ± 5%
Recommended to be placed 12.7 mm from CPU, but can be extended to 50.8 mm maximum if required. The length of breakout section (BO) is still 12.7 mm maximum.</td></tr><tr><td>R2</td><td>27 Ω ± 5%.
Recommended to be placed 12.7 mm from device.</td></tr><tr><td>Max frequency</td><td>12.288 MHz</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Device AC timing characteristics </td><td>Data input setup time &lt; 10 ns. 
Data input hold time &lt; 10 ns. 
0 ns &lt; CLK to DATA output valid time &lt; 30 ns.</td></tr><tr><td>Length matching between CLK and DATA signals</td><td>12.7 mm</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.125 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>Trace spacing between port to port</td><td>0.375 mm</td></tr><tr><td>CPU buffer driver strength</td><td>[1] GPP_D (I2S0): 50 Ω.
[2] GPP_S (I2S1/ I2S2): 50 Ω, slew 11. </td></tr><tr><td>Signal name/ list</td><td>I2S[0:2]_SCLK, I2S[0:2]_SFRM, I2S[0:2]_TXD, I2S[0:2]_RXD.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>7</td><td>Total Channel</td></tr><tr><td>Tx</td><td>7</td><td>Total Channel</td></tr><tr><td>Rx</td><td>7</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>R1</td><td>Resistor</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>DEVICE</td><td>Device</td><td>4</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M2</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R2</td><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>DEVICE</td><td>Device</td><td>5</td><td>-1</td></tr></table></section><section id="56F702FC-3AF2-4FE2-90DB-6654245D8DFA"><h2>Segment Lengths</h2><table><caption>I2S Host Mode: 1-Load (Device Down) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>12.7</td></tr><tr><td>M1</td><td>DSL, MS, SL</td><td>368.3</td></tr><tr><td>M2</td><td>DSL, MS, SL</td><td>355.6</td></tr><tr><td>M3</td><td>MS, DSL, SL</td><td>12.7</td></tr></table><p>Min Length Total (mm): 50.8</p><p>Min Length Total Note: Tx: BO + M1= 50.8 mm, Rx: BO + M2 + M3 = 50.8 mm.</p><p>Max Length Total (mm): 381</p></section><section id="D07BFD06-27DB-4063-833E-2981E547C8CD"><h2>I2S Host Mode: 1-Load (Add-In Card) Topology</h2><div><div>I2S Host Mode: 1-Load (Add-In Card) Topology Diagram</div><image src="assets/images/66D5EA8B-65E5-4D62-968F-078A7D168528.jpg" class="contentImage" /></div><div><div>I2S Signal Ganging with CNVi GPIO Topology Diagram</div><image src="assets/images/B036CED2-85A2-4A35-AD79-6FD1DBF2F336.jpg" class="contentImage" /></div><table><caption>I2S Host Mode: 1-Load (Add-In Card) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>R1</td><td>15 Ω ± 5%.
Recommended to be placed 12.7 mm from CPU, but can be extended to 50.8 mm maximum if required. The length of breakout section (BO) is still 12.7 mm maximum.</td></tr><tr><td>R2</td><td>27 Ω ± 5%.
Recommended to be placed 12.7 mm from connector/ header.</td></tr><tr><td>R3 (applicable to I2S to discrete CNV module topology only)</td><td>1k Ω.
Used for ganging I2S signals with CNVi GPIO signals.
Required on the CNVi GPIO signals, to be placed &lt;2" from the ganging point. </td></tr><tr><td>Additional guidelines for I2S to discrete CNV module topology</td><td>[1] For I2S topology connecting to discrete connectivity module, there is a requirement to share/ gang I2S signals with CNVi GPIO signals (RF_RESET_B and CLKREQ) onto the same physical line:
     - I2S_SFRM with RF_RESET_B
     - I2S_TXD with CLKREQ
[2] A 1k Ω resistor (R3) is required on the CNVi GPIO signals, to be placed &lt;2" from the ganging point. 
[3] Location of the ganging is not restricted and can be implemented anywhere along the bus.
[4] Refer to "I2S signal ganging with CNVi GPIO" diagram for guidance on the implementation. Note that the I2S series resistors (R1 and R2) are still needed and considered in a separate topology diagram.</td></tr><tr><td>Max frequency</td><td>12.288 MHz</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Device AC timing characteristics </td><td>Data input setup time &lt; 10 ns. 
Data input hold time &lt; 10 ns. 
0 ns &lt; CLK to DATA output valid time &lt; 30 ns.</td></tr><tr><td>Length matching between CLK and DATA signals</td><td>12.7 mm</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.125 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>Trace spacing between port to port</td><td>0.375 mm</td></tr><tr><td>CPU buffer driver strength</td><td>[1] GPP_D (I2S0): 50 Ω.
[2] GPP_S (I2S1/ I2S2): 50 Ω, slew 11. </td></tr><tr><td>Signal name/ list</td><td>I2S[0:2]_SCLK, I2S[0:2]_SFRM, I2S[0:2]_TXD, I2S[0:2]_RXD.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>7</td><td>Total Channel</td></tr><tr><td>Tx</td><td>7</td><td>Total Channel</td></tr><tr><td>Rx</td><td>7</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>R1</td><td>Resistor</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Connector</td><td>Device</td><td>4</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M2</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R2</td><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>Connector</td><td>Device</td><td>5</td><td>-1</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>6</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>Connector</td><td>Device</td><td>3</td><td>-1</td></tr><tr><td>M5</td><td>Trace</td><td>6</td><td>5</td></tr><tr><td>R3</td><td>Resistor</td><td>5</td><td>2</td></tr></table></section><section id="0B5320E8-2624-44BF-A451-A6A4376641BA"><h2>Segment Lengths</h2><table><caption>I2S Host Mode: 1-Load (Add-In Card) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>12.7</td><td /></tr><tr><td>M1</td><td>DSL, MS, SL</td><td>355.6</td><td /></tr><tr><td>M2</td><td>DSL, MS, SL</td><td>330.2</td><td /></tr><tr><td>M3</td><td>DSL, MS, SL</td><td>25.4</td><td /></tr><tr><td>M4</td><td>MS, DSL, SL</td><td>12.7</td><td /></tr><tr><td>M5</td><td>MS, DSL, SL</td><td /><td>Denotes length of the ganging CNVI GPIO signal for I2S discrete connectivity topology. There is no max length restriction for this segment.</td></tr></table><p>Min Length Total (mm): 50.8</p><p>Min Length Total Note: Tx: BO + M1= 50.8 mm, Rx: BO + M2 + M3 = 50.8 mm.</p><p>Max Length Total (mm): 381</p></section><section id="DF1A3B38-8B22-4C54-A78C-37CDE6F3928A"><h2>I2S Host Mode: 1-Load (Cable and Add-In Card) Topology</h2><div><div>I2S Host Mode: 1-Load (Cable and Add-In Card) Topology Diagram</div><image src="assets/images/D45A6F9A-2A1E-4E77-A538-E544DA62D595.jpg" class="contentImage" /></div><table><caption>I2S Host Mode: 1-Load (Cable and Add-In Card) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>R1</td><td>15 Ω ± 5%.
Recommended to be placed 12.7mm from CPU, but can be extended to 50.8mm maximum if required. The length of Breakout (BO) section is still 12.7mm.</td></tr><tr><td>R2</td><td>33 Ω ± 5%.
Recommended to be placed 12.7 mm from the connector/ header.</td></tr><tr><td>Max frequency</td><td>12.288 MHz</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Device AC timing characteristics </td><td>Data input setup time &lt; 10 ns. 
Data input hold time &lt; 10 ns. 
0 ns &lt; CLK to DATA output valid time &lt; 30 ns.</td></tr><tr><td>Length matching between CLK and DATA signals</td><td>12.7 mm</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.125 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>Trace spacing between port to port</td><td>0.375 mm</td></tr><tr><td>CPU buffer driver strength</td><td>[1] GPP_D (I2S0): 50 Ω.
[2] GPP_S (I2S1/ I2S2): 50 Ω, slew 11. </td></tr><tr><td>Signal name/ list</td><td>I2S[0:2]_SCLK, I2S[0:2]_SFRM, I2S[0:2]_TXD, I2S[0:2]_RXD.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>7</td><td>Total Channel</td></tr><tr><td>Tx</td><td>7</td><td>Total Channel</td></tr><tr><td>Rx</td><td>7</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>R1</td><td>Resistor</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>CONNECTOR</td><td>Device</td><td>4</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>CONNECTOR</td><td>Device</td><td>3</td><td>-1</td></tr></table></section><section id="5A180F6C-2053-4FB8-9B6C-160D5BC97883"><h2>Segment Lengths</h2><table><caption>I2S Host Mode: 1-Load (Cable and Add-In Card) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>12.7</td></tr><tr><td>M1</td><td>DSL, MS, SL</td><td>342.9</td></tr><tr><td>M2</td><td>DSL, MS, SL</td><td>25.4</td></tr><tr><td>M3</td><td>DSL, MS, SL</td><td>12.7</td></tr><tr><td>M4</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>M_Cable</td><td>Cable</td><td>152.4</td></tr></table><p>Min Length Total (mm): 50.8</p><p>Min Length Total Note: Tx: BO + M1 + M_Cable + M2 = 50.8 mm, Rx: BO + M1 + M_Cable + M3 + M4 = 50.8 mm.</p><p>Max Length Total (mm): 533.4</p></section><section id="A9F958F2-ACAB-46DD-9DC3-9B3A34A937A7"><h2>I2S Device Mode: 1-Load (Device Down) Topology</h2><div><div>I2S Device Mode: 1-Load (Device Down) Topology Diagram</div><image src="assets/images/8192F2E8-16BD-4239-8BCC-02BDE79DDBB5.jpg" class="contentImage" /></div><table><caption>I2S Device Mode: 1-Load (Device Down) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>R1</td><td>0 Ω placeholder.
Recommended to be placed 12.7 mm from CPU, but can be extended to 50.8 mm maximum if required. The length of breakout section (BO) is still 12.7 mm maximum.</td></tr><tr><td>R2</td><td>51 Ω ± 5%.
Recommended to be placed 12.7 mm from device.</td></tr><tr><td>Max frequency</td><td>12.288 MHz</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Device AC timing characteristics </td><td>Data input setup time &lt; 10 ns. 
Data input hold time &lt; 10 ns.
0 ns &lt; CLK to DATA output valid time &lt; 30 ns.</td></tr><tr><td>Length matching between CLK and DATA signals</td><td>12.7 mm</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.125 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>Trace spacing between port to port</td><td>0.375 mm</td></tr><tr><td>CPU buffer driver strength</td><td>[1] GPP_D (I2S0): 50 Ω.
[2] GPP_S (I2S1/ I2S2): 50 Ω, slew 11. </td></tr><tr><td>Signal name/ list</td><td>I2S[0:2]_SCLK, I2S[0:2]_SFRM, I2S[0:2]_TXD, I2S[0:2]_RXD.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>7</td><td>Total Channel</td></tr><tr><td>Tx</td><td>7</td><td>Total Channel</td></tr><tr><td>Rx</td><td>7</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>R1</td><td>Resistor</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>DEVICE</td><td>Device</td><td>4</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M2</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R2</td><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>DEVICE</td><td>Device</td><td>5</td><td>-1</td></tr></table></section><section id="CF346411-8B8F-4541-8615-FAF3DB82FA92"><h2>Segment Lengths</h2><table><caption>I2S Device Mode: 1-Load (Device Down) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>12.7</td></tr><tr><td>M1</td><td>DSL, MS, SL</td><td>215.9</td></tr><tr><td>M2</td><td>DSL, MS, SL</td><td>203.2</td></tr><tr><td>M3</td><td>MS, DSL, SL</td><td>12.7</td></tr></table><p>Min Length Total (mm): 50.8</p><p>Min Length Total Note: Tx: BO + M1 = 50.8 mm, Rx: BO + M2 + M3 = 50.8 mm.</p><p>Max Length Total (mm): 228.6</p></section><section id="5AD026DD-CA47-450A-BCEA-FEAA55D02A98"><h2>I2S Device Mode: 1-Load (Add-In Card) Topology</h2><div><div>I2S Device Mode: 1-Load (Add-In Card) Topology Diagram</div><image src="assets/images/C1E7BD50-94DA-40FD-B122-FC740556A652.jpg" class="contentImage" /></div><table><caption>I2S Device Mode: 1-Load (Add-In Card) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>R1</td><td>0 Ω placeholder.
Recommended to be placed 12.7 mm from CPU, but can be extended to 50.8 mm maximum if required. The length of breakout section (BO) is still 12.7 mm maximum.</td></tr><tr><td>R2</td><td>51 Ω ± 5%.
Recommended to be placed 12.7 mm from connector/ header.</td></tr><tr><td>Max frequency</td><td>12.288 MHz</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Device AC timing characteristics </td><td>Data input setup time &lt; 10 ns. 
Data input hold time &lt; 10 ns.
0 ns &lt; CLK to DATA output valid time &lt; 30 ns.</td></tr><tr><td>Length matching between CLK and DATA signals</td><td>12.7 mm</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.125 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>Trace spacing between port to port</td><td>0.375 mm</td></tr><tr><td>CPU buffer driver strength</td><td>[1] GPP_D (I2S0): 50 Ω.
[2] GPP_S (I2S1/ I2S2): 50 Ω, slew 11. </td></tr><tr><td>Signal name/ list</td><td>I2S[0:2]_SCLK, I2S[0:2]_SFRM, I2S[0:2]_TXD, I2S[0:2]_RXD.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>7</td><td>Total Channel</td></tr><tr><td>Tx</td><td>7</td><td>Total Channel</td></tr><tr><td>Rx</td><td>7</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>R1</td><td>Resistor</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>CONNECTOR</td><td>Device</td><td>4</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M2</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R2</td><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>CONNECTOR</td><td>Device</td><td>5</td><td>-1</td></tr></table></section><section id="F40C79DD-218E-4822-81F1-7CF409CFA9EA"><h2>Segment Lengths</h2><table><caption>I2S Device Mode: 1-Load (Add-In Card) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>12.7</td></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>190.5</td></tr><tr><td>M2</td><td>DSL, MS, SL</td><td>177.8</td></tr><tr><td>M3</td><td>DSL, MS, SL</td><td>12.7</td></tr><tr><td>M4</td><td>DSL, MS, SL</td><td>25.4</td></tr></table><p>Min Length Total (mm): 50.8</p><p>Min Length Total Note: Tx: BO + M1 = 50.8 mm, Rx: BO + M2 + M3 = 50.8 mm.</p><p>Max Length Total (mm): 228.6</p></section><section id="C7165DE4-CF5D-4A5A-845D-289009C69A3E"><h2>I2S MCLK: 1-Load (Add-In Card) Topology</h2><div><div>I2S MCLK: 1-Load (Add-In Card) Topology Diagram</div><image src="assets/images/32304DFC-E892-4361-8C12-D661F14421A9.jpg" class="contentImage" /></div><table><caption>I2S MCLK: 1-Load (Add-In Card) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>R1</td><td>33 Ω ± 5%. 
Recommended to be placed 12.7 mm from CPU, but can be extended to 50.8 mm maximum if required. The length of breakout section (BO) is still 12.7 mm maximum.</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Trace spacing between CLK and other signals</td><td>0.375 mm</td></tr><tr><td>Signal name/ list</td><td>I2S_MCLK1_OUT</td></tr><tr><td>CPU buffer driver strength</td><td>50 Ω.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Tx</td><td>7</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>R1</td><td>Resistor</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>CONNECTOR</td><td>Device</td><td>4</td><td>-1</td></tr></table></section><section id="CE361149-75E5-4396-B2A8-08AE43893B80"><h2>Segment Lengths</h2><table><caption>I2S MCLK: 1-Load (Add-In Card) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>12.7</td><td /></tr><tr><td>M1</td><td>DSL, MS, SL</td><td /><td>M1 + M2 &lt; 368.3</td></tr><tr><td>M2</td><td>DSL, MS, SL</td><td /><td>M1 + M2 &lt; 368.3</td></tr></table><p>Min Length Total (mm): 38.1</p><p>Max Length Total (mm): 381</p></section><section id="D9EBF5F1-61F6-49B0-9490-46718B9E43F3"><h2>I3C</h2></section><section id="CDB35A0C-C599-4F56-88E8-2A6F96ABE7E7"><h2>I3C 1-Island (Device Down) Topology</h2><div><div>I3C 1-Island (Device Down) Topology Diagram</div><image src="assets/images/3CD451A6-6A02-42DC-9EA7-100ACE3E394C.jpg" class="contentImage" /></div><table><caption>I3C 1-Island (Device Down) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Mixed bus topology</td><td>This topology supports usages with a mix of I2C and I3C devices. For mixed I2C and I3C bus, routing should follow I3C PDG.</td></tr><tr><td>Reduced max length</td><td>Actual max length for I3C can go up to 1016 mm. Reduced max length is due to legacy I2C Fast Mode Plus (FM+) requirement.</td></tr><tr><td>Island terminology</td><td>'Island' refers to 1 to 3 devices connected and placed near to each other, where the max capacitance per island is 20 pF. For multiple devices within an island, the max stub length to each device is 25.4mm.</td></tr><tr><td>Max frequency</td><td>2 MHz</td></tr><tr><td>Rpu</td><td>1 kΩ.</td></tr><tr><td>R1</td><td>20 Ω.
Placed within 25.4 mm distance from CPU</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Length matching between SDA and SCL signals</td><td>25.4 mm</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.250 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>Max device buffer driver strength</td><td>90 Ω.</td></tr><tr><td>CPU buffer driver strength</td><td>40 Ω.</td></tr><tr><td>Signal name/ list</td><td>I3C[0:3]_SDA, I3C[0:3]_SCL, I3C[0:1]A_SDA, I3C[0:1]A_SCL, I3C3A_SDA, I3C3A_SCL, ISH_I3C[0:1]_SDA, ISH_I3C[0:1]_SCL, I3C1B_SDA, I3C1B_SCL.</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>R1</td><td>Resistor</td><td>2</td><td>3</td></tr><tr><td>R1</td><td>Resistor</td><td>2</td><td>4</td></tr><tr><td>Rpu</td><td>Resistor</td><td>4</td><td>5</td></tr><tr><td>1p8V</td><td>Rail</td><td>5</td><td>-1</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>6</td></tr><tr><td>Island</td><td>Device</td><td>6</td><td>-1</td></tr></table></section><section id="6AAA8C15-D7BF-4B4E-A351-396594318476"><h2>Segment Lengths For Mixed I3C/I2C Bus, Up To I2C Fast Mode </h2><table><caption>I3C 1-Island (Device Down) Topology Segment Lengths For Mixed I3C/I2C Bus, Up To I2C Fast Mode  Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>25.4</td></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>990.6</td></tr></table><p>Max Length Total (mm): 1016</p></section><section id="766B2995-B44F-4CFA-B598-6AA5C9D29A53"><h2>Segment Lengths For Mixed I3C/I2C Bus, Up To I2C Fast Mode Plus</h2><table><caption>I3C 1-Island (Device Down) Topology Segment Lengths For Mixed I3C/I2C Bus, Up To I2C Fast Mode Plus Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>25.4</td></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>533.4</td></tr></table><p>Max Length Total (mm): 558.8</p></section><section id="227EC212-51BE-44F5-AC82-BF6F723FA37E"><h2>I3C 2-Island Daisy Chain (Device Down) Topology</h2><div><div>I3C 2-Island Daisy Chain (Device Down) Topology Diagram</div><image src="assets/images/54B99AC7-3ED0-4705-9B95-4909DBF57330.jpg" class="contentImage" /></div><table><caption>I3C 2-Island Daisy Chain (Device Down) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Mixed bus topology</td><td>This topology supports usages with a mix of I2C and I3C devices. For mixed I2C and I3C bus, the routing needs to follow the I3C PDG.</td></tr><tr><td>Reduced max length</td><td>Actual max length for I3C can go up to 762 mm. Reduced max length is due to legacy I2C Fast Mode Plus (FM+) requirement.</td></tr><tr><td>Island terminology</td><td>‘Island’ refers to 1 to 3 devices connected and placed near to each other, where the max capacitance per island is 20 pF. For multiple devices within an island, the max stub length to each device is 25.4mm.</td></tr><tr><td>Max frequency</td><td>2 MHz</td></tr><tr><td>Rpu</td><td>1 kΩ.</td></tr><tr><td>R1</td><td>20 Ω. 
Placed within 25.4 mm distance to CPU.</td></tr><tr><td>R2</td><td>20 Ω. 
Placed within 25.4 mm distance to device.</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Length matching between SDA and SCL signals</td><td>25.4 mm</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.250 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>Max device buffer driver strength</td><td>90 Ω.</td></tr><tr><td>CPU buffer driver strength</td><td>40 Ω.</td></tr><tr><td>Signal name/ list</td><td>I3C[0:3]_SDA, I3C[0:3]_SCL, I3C[0:1]A_SDA, I3C[0:1]A_SCL, I3C3A_SDA, I3C3A_SCL, ISH_I3C[0:1]_SDA, ISH_I3C[0:1]_SCL, I3C1B_SDA, I3C1B_SCL.</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>R1</td><td /><td>Resistor</td><td>2</td><td>3</td></tr><tr><td>R1</td><td /><td>Resistor</td><td>2</td><td>4</td></tr><tr><td>Rpu</td><td /><td>Resistor</td><td>4</td><td>5</td></tr><tr><td>1p8V</td><td /><td>Rail</td><td>5</td><td>-1</td></tr><tr><td>M1</td><td /><td>Trace</td><td>3</td><td>6</td></tr><tr><td>M1</td><td /><td>Trace</td><td>3</td><td>7</td></tr><tr><td>R2</td><td>1</td><td>Resistor</td><td>6</td><td>8</td></tr><tr><td>BI</td><td>1</td><td>Trace</td><td>8</td><td>9</td></tr><tr><td>Island1</td><td /><td>Device</td><td>9</td><td>-1</td></tr><tr><td>M2</td><td /><td>Trace</td><td>7</td><td>10</td></tr><tr><td>R2</td><td>2</td><td>Resistor</td><td>10</td><td>11</td></tr><tr><td>BI</td><td>2</td><td>Trace</td><td>11</td><td>12</td></tr><tr><td>Island2</td><td /><td>Device</td><td>12</td><td>-1</td></tr></table></section><section id="D39CFF6A-1C84-4B2C-A915-22BC873F016F"><h2>Segment Lengths For Mixed I3C/I2C Bus, Up To I2C Fast Mode</h2><table><caption>I3C 2-Island Daisy Chain (Device Down) Topology Segment Lengths For Mixed I3C/I2C Bus, Up To I2C Fast Mode Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>25.4</td></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>381</td></tr><tr><td>M2</td><td>MS, DSL, SL</td><td>381</td></tr><tr><td>BI</td><td>MS, DSL, SL</td><td>25.4</td></tr></table><p>Max Length Total (mm): 762</p><p>Max Length Total Note: 1) Max length between CPU to the furthest end device = 762 mm;​  2) Total topology length = 787.4 mm.</p></section><section id="B392E764-FF67-438C-968D-11F1A8624A27"><h2>Segment Lengths For Mixed I3C/I2C Bus, Up To I2C Fast Mode Plus</h2><table><caption>I3C 2-Island Daisy Chain (Device Down) Topology Segment Lengths For Mixed I3C/I2C Bus, Up To I2C Fast Mode Plus Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>25.4</td></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>254</td></tr><tr><td>M2</td><td>MS, DSL, SL</td><td>254</td></tr><tr><td>BI</td><td>MS, DSL, SL</td><td>25.4</td></tr></table><p>Max Length Total (mm): 558.8</p><p>Max Length Total Note: 1) Max length between CPU to the furthest end device = 558.8 mm;​  2) Total topology length = 584.2 mm.</p></section><section id="C9B95C22-93EC-4E93-91FC-C3DD47AF9082"><h2>I3C 1-Load 10MHz (Device Down) Topology</h2><div><div>I3C 1-Load 10MHz (Device Down) Topology Diagram</div><image src="assets/images/C8AFE703-B940-4A6C-957C-4C83BA2B850F.png" class="contentImage" /></div><table><caption>I3C 1-Load 10MHz (Device Down) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>R1</td><td>[1] 33 Ω ± 5% for max total length &lt; 127 mm.
[2] 20 Ω ± 5% for max total length ≥ 127mm. 

Placed within 25.4 mm distance from CPU. </td></tr><tr><td>Rpu</td><td>1 kΩ.</td></tr><tr><td>Max frequency</td><td>10 MHz</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Length matching between SDA and SCL signals</td><td>25.4 mm</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.250 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>CPU buffer driver strength</td><td>40 Ω. </td></tr><tr><td>Max device buffer driver strength</td><td>90 Ω</td></tr><tr><td>Signal name/ list</td><td>I3C[0:3]_SDA, I3C[0:3]_SCL, I3C[0:1]A_SDA, I3C[0:1]A_SCL, I3C3A_SDA, I3C3A_SCL, ISH_I3C[0:1]_SDA, ISH_I3C[0:1]_SCL, I3C1B_SDA, I3C1B_SCL.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>7</td><td>Total Channel</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>R1</td><td>Resistor</td><td>2</td><td>3</td></tr><tr><td>R1</td><td>Resistor</td><td>2</td><td>4</td></tr><tr><td>Rpu</td><td>Resistor</td><td>4</td><td>5</td></tr><tr><td>1p8V</td><td>Rail</td><td>5</td><td>-1</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>6</td></tr><tr><td>Device</td><td>Device</td><td>6</td><td>-1</td></tr></table></section><section id="EB0C6B10-C8FA-4253-9AFA-2DFAA2DBB3F9"><h2>Segment Lengths</h2><table><caption>I3C 1-Load 10MHz (Device Down) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>25.4</td></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>355.6</td></tr></table><p>Max Length Total (mm): 381</p></section><section id="B58FC92C-B1A4-43B0-BA89-2246B6307DA0"><h2>[Internal validation only] I3C 1-Load 10MHz (Cable and Add-In Card) Topology</h2><div><div>I3C 1-Load 10MHz (Cable and Add-In Card) Topology Diagram</div><image src="assets/images/70D058C1-75DC-4C62-AE33-1F3C01DA6355.jpg" class="contentImage" /></div><table><caption>[Internal validation only] I3C 1-Load 10MHz (Cable and Add-In Card) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>R1</td><td>33 Ω. 
Placed within 25.4 mm distance from CPU.</td></tr><tr><td>Rpu</td><td>1 kΩ.</td></tr><tr><td>Max frequency</td><td>10 MHz</td></tr><tr><td>M_Cable electrical characteristic target</td><td>[1] 50 Ω ± 5 Ω. (including cable manufacturing tolerance).
[2] Max insertion loss: &gt; -0.75dB @ 200MHz.
[3] Max return loss: &lt; -13dB @ 200MHz.</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Length matching between SDA and SCL signals</td><td>25.4 mm</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.250 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>Max device buffer driver strength</td><td>90 Ω</td></tr><tr><td>Signal name/ list</td><td>I3C[0:3]_SDA, I3C[0:3]_SCL, I3C[0:1]A_SDA, I3C[0:1]A_SCL, I3C3A_SDA, I3C3A_SCL, ISH_I3C[0:1]_SDA, ISH_I3C[0:1]_SCL, I3C1B_SDA, I3C1B_SCL.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th></tr><tr><td>Rx, Tx</td><td>7</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>R1</td><td /><td>Resistor</td><td>2</td><td>3</td></tr><tr><td>R1</td><td /><td>Resistor</td><td>2</td><td>4</td></tr><tr><td>Rpu</td><td /><td>Resistor</td><td>4</td><td>5</td></tr><tr><td>1p8V</td><td /><td>Rail</td><td>5</td><td>-1</td></tr><tr><td>M1</td><td /><td>Trace</td><td>3</td><td>6</td></tr><tr><td>Cable Connector</td><td>1</td><td>Device</td><td>6</td><td>-1</td></tr></table></section><section id="8E62C35B-2D36-4A54-8B4B-2F541AB12417"><h2>Segment Lengths</h2><table><caption>[Internal validation only] I3C 1-Load 10MHz (Cable and Add-In Card) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>25.4</td></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>101.6</td></tr><tr><td>M2</td><td>MS, DSL, SL</td><td>50.8</td></tr><tr><td>M_Cable</td><td>Cable</td><td>220</td></tr></table><p>Max Length Total (mm): 397.8</p></section><section id="77B45FC1-2C3E-4CA5-A6C8-45D101EA8446"><h2>ISH-SPI</h2></section><section id="9513BD7B-CF88-4A4C-9487-CDF051091CEE"><h2>ISH-SPI 1-Load (Add-In Card) Topology</h2><div><div>ISH-SPI 1-Load (Add-In Card) Topology Diagram</div><image src="assets/images/A7DD3731-9D0F-49EF-B4B5-1D34A775AC21.jpg" class="contentImage" /></div><table><caption>ISH-SPI 1-Load (Add-In Card) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Max frequency</td><td>25 MHz</td></tr><tr><td>R1</td><td>0 Ω placeholder.
To be placed on ISH_SPI_CLK, ISH_SPIA_CLK, ISH_SPI_MOSI and ISH_SPIA_MOSI.</td></tr><tr><td>R2</td><td>0 Ω placeholder.
To be placed on ISH_SPI_MISO and ISH_SPIA_MISO.</td></tr><tr><td>Device AC timing characteristics </td><td>Data input setup time &lt; 5 ns.
Data input hold time &lt; 5 ns.
1 ns &lt; CLK to DATA output valid time &lt; 15 ns.</td></tr><tr><td>Length matching between CLK and DATA signals</td><td>12.7 mm</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.125 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>CPU buffer drive strength</td><td>50 Ω.</td></tr><tr><td>Signal name/ list</td><td>ISH_SPI_CLK, ISH_SPI_MISO, ISH_SPI_MOSI, ISH_SPI_CS#, ISH_SPIA_CLK, ISH_SPIA_MISO, ISH_SPIA_MOSI, ISH_SPIA_CS#.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Tx</td><td>7</td><td>Total Channel</td></tr><tr><td>Rx</td><td>7</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R1</td><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>CONNECTOR</td><td>Device</td><td>6</td><td>7</td></tr><tr><td>DEVICE</td><td>Device</td><td>7</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>9</td></tr><tr><td>BO</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>M1</td><td>Trace</td><td>10</td><td>11</td></tr><tr><td>M2</td><td>Trace</td><td>11</td><td>12</td></tr><tr><td>R2</td><td>Resistor</td><td>12</td><td>13</td></tr><tr><td>M3</td><td>Trace</td><td>13</td><td>14</td></tr><tr><td>CONNECTOR</td><td>Device</td><td>14</td><td>15</td></tr><tr><td>DEVICE</td><td>Device</td><td>15</td><td>-1</td></tr></table></section><section id="6DB1B02F-B984-46AD-838D-E72E5F28C450"><h2>Segment Lengths</h2><table><caption>ISH-SPI 1-Load (Add-In Card) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>M2</td><td>MS, DSL, SL</td><td>215.9</td></tr><tr><td>M3</td><td>MS, DSL, SL</td><td>12.7</td></tr></table><p>Min Length Total (mm): 76.2</p><p>Max Length Total (mm): 254</p></section><section id="70D82C18-15EC-452E-A210-B9465E9D666E"><h2>[For Internal Validation] ISH-SPI 1-Load (Add-In Card with Cable) Topology</h2><p>Description: This is a request from RVP to support 1-Load over cabling topology with operating frequency max 16 MHz</p><div><div>ISH-SPI 1-Load (Add-In Card + Cable) Topology Diagram</div><image src="assets/images/ADBB5BFD-C9B0-41CF-85E2-FBA1283F97E2.jpg" class="contentImage" /></div><table><caption>[For Internal Validation] ISH-SPI 1-Load (Add-In Card with Cable) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Max frequency</td><td>16 MHz</td></tr><tr><td>Device AC timing characteristics</td><td>Data input setup time &lt; 5 ns.
Data input hold time &lt; 5 ns.
1 ns &lt; CLK to DATA output valid time &lt; 15 ns.</td></tr><tr><td>R1</td><td>0 Ω placeholder.
To be placed on ISH_SPI_CLK, ISH_SPIA_CLK, ISH_SPI_MOSI and ISH_SPIA_MOSI.</td></tr><tr><td>R2</td><td>0 Ω placeholder.
To be placed on ISH_SPI_MISO and ISH_SPIA_MISO.</td></tr><tr><td>Cable electrical characteristics</td><td>-0.075 dB/inch &lt; Insertion loss &lt; -0.052 dB/inch
-32.8 dB &lt; Return loss &lt; -46.2 dB
-45.4 dB &lt; Crosstalk &lt; -47.2 dB
42 Ω &lt; Impedance &lt; 62 Ω</td></tr><tr><td>CPU buffer drive strength</td><td>50 Ω.</td></tr><tr><td>Length matching between CLK and DATA signals</td><td>12.7 mm</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.125 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>Signal name/ list</td><td>ISH_SPI_CLK, ISH_SPI_MISO, ISH_SPI_MOSI, ISH_SPI_CS#, ISH_SPIA_CLK, ISH_SPIA_MISO, ISH_SPIA_MOSI, ISH_SPIA_CS#.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx</td><td>7</td><td>Total Channel</td></tr><tr><td>Tx</td><td>7</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R1</td><td /><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td /><td>Trace</td><td>4</td><td>5</td></tr><tr><td>M3</td><td /><td>Trace</td><td>5</td><td>6</td></tr><tr><td>CONNECTOR</td><td>1</td><td>Device</td><td>6</td><td>7</td></tr><tr><td>CABLE</td><td /><td>Cable</td><td>7</td><td>8</td></tr><tr><td>CONNECTOR</td><td>2</td><td>Device</td><td>8</td><td>9</td></tr><tr><td>DEVICE</td><td /><td>Device</td><td>9</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td /><td>Device</td><td>0</td><td>9</td></tr><tr><td>BO</td><td /><td>Trace</td><td>9</td><td>10</td></tr><tr><td>M1</td><td /><td>Trace</td><td>10</td><td>11</td></tr><tr><td>M2</td><td /><td>Trace</td><td>11</td><td>12</td></tr><tr><td>R2</td><td /><td>Resistor</td><td>12</td><td>13</td></tr><tr><td>M3</td><td /><td>Trace</td><td>13</td><td>14</td></tr><tr><td>CONNECTOR</td><td>1</td><td>Device</td><td>14</td><td>15</td></tr><tr><td>CABLE</td><td /><td>Cable</td><td>15</td><td>16</td></tr><tr><td>CONNECTOR</td><td>2</td><td>Device</td><td>16</td><td>17</td></tr><tr><td>DEVICE</td><td /><td>Device</td><td>17</td><td>-1</td></tr></table></section><section id="9FD4C07A-F121-43AB-B5A8-1E2259D035CC"><h2>Segment Lengths</h2><table><caption>[For Internal Validation] ISH-SPI 1-Load (Add-In Card with Cable) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td><td /></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>12.7</td><td /></tr><tr><td>M2</td><td>MS, DSL, SL</td><td>292.1</td><td /></tr><tr><td>M3</td><td>MS, DSL, SL</td><td>12.7</td><td /></tr><tr><td>Cable</td><td>Cable</td><td>304.8</td><td /></tr></table><p>Min Length Total (mm): 76.2</p><p>Max Length Total (mm): 635</p><p>Max Length Total Note: Total length of 635 mm can be supported with bus frequency needs to limit to 16 MHz.</p></section><section id="75B46880-C037-405E-AF10-104ED7F475FC"><h2>Imaging Clock</h2><p>Description: Imaging Clock</p></section><section id="347C93CC-78D7-4F99-B64B-1D63766B3D41"><h2>Imaging Clock 1-Load (Add-In Card) Topology</h2><div><div>Imaging Clock 1-Load (Add-In Card) Topology Diagram</div><image src="assets/images/EB57A0D8-FFCE-4DD9-80D4-A188F9A2FBFB.jpg" class="contentImage" /></div><table><caption>Imaging Clock 1-Load (Add-In Card) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Device duty cycle spec</td><td>Input clock duty cycle spec of ± 10% or above (example: ± 15%).
Refer to vendor's datasheet for the device electrical spec. If the information is not published in the device datasheet, do contact the device vendor for more details.</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>R1</td><td>10 Ω ± 5%.
Recommended to be placed 25.4 mm from the CPU.</td></tr><tr><td>Max Length Segment</td><td>Max segment length for M1, M2 and M_cable are interchangeable as long as total max length M1 + M2 + M_cable is &lt; 393.7 mm.</td></tr><tr><td>Trace spacing between CLK and other signals</td><td>0.375 mm</td></tr><tr><td>Signal name/ list</td><td>IMGCLKOUT[0:2].</td></tr><tr><td>CPU buffer driver strength</td><td>33 Ω. </td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Tx</td><td>3</td><td>Total Channel</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>R1</td><td>Resistor</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>CONN</td><td>Device</td><td>4</td><td>-1</td></tr></table></section><section id="1D13BBE2-8A4E-4F10-8613-FF46BBDA6CCC"><h2>Segment Lengths</h2><table><caption>Imaging Clock 1-Load (Add-In Card) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>12.7</td><td /></tr><tr><td>M1</td><td>DSL, MS, SL</td><td>241.3</td><td /></tr><tr><td>M2</td><td>DSL, MS, SL</td><td>25.4</td><td /></tr><tr><td>M_Cable</td><td>Cable</td><td>127</td><td /></tr></table><p>Max Length Total (mm): 406.4</p></section><section id="B0CF09F0-1AEE-417D-84F3-5AF0AC8C79E9"><h2>LSX</h2></section><section id="CF05643D-9633-4A3A-A2CC-BA059F52E24E"><h2>LSX 1-Load to Retimer (Device Down) Topology</h2><div><div>LSX 1-Load to Retimer (Device Down) Topology Diagram</div><image src="assets/images/5CF870AD-109C-4211-88EE-B187813A010E.jpg" class="contentImage" /></div><table><caption>LSX 1-Load to Retimer (Device Down) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Trace spacing between DATA and DATA/ others signals</td><td>0.125 mm</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Signal name/ list</td><td>TBT_LSX[0:2]_TXD, TBT_LSX[0:2]_RXD.</td></tr><tr><td>CPU buffer driver strength</td><td>50 Ω. </td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>Retimer</td><td>Device</td><td>3</td><td>-1</td></tr></table></section><section id="F545DE4D-79E0-4B03-8CA7-1461091ECC7A"><h2>Segment Lengths</h2><table><caption>LSX 1-Load to Retimer (Device Down) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>25.4</td></tr><tr><td>M1</td><td>DSL, MS, SL</td><td>622.3</td></tr></table><p>Max Length Total (mm): 647.7</p></section><section id="CAC8DB60-B615-402E-9FA3-595E6897D03D"><h2>SMLink</h2><table><caption>SMLink General Guidelines</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Note 1</td><td>Multiple options for pull-up/ pull-down and current assist strengths are provided for a particular total bus capacitance. Choose the optimal value for system based on design considerations like power, BOM and cost.</td></tr><tr><td>Note 2</td><td>Trace capacitance per inch is approximately CL = 85√єr / Zo pF, єr - dielectric constant of material, Zo - trace impedance.</td></tr><tr><td>Note 3</td><td>Bus capacitance calculation assumptions:
[1] Device capacitance = 5 pF to 10 pF per SMBus 2.0/ SMLink device.
[2] Motherboard board trace capacitance = 2 pF to 5 pF per inch of trace length.
[3] CPU pin capacitance = 8 pF to 10 pF.</td></tr></table></section><section id="C1AB3494-D7FC-4295-AD03-527BC6209D7A"><h2>SMLink Topology</h2><table><caption>SMLink Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Stackup layer (microstrip/ stripline/ dual stripline)</td><td>MS/ SL/ DSL.</td></tr><tr><td>Characteristic impedance</td><td>30 Ω to 70 Ω.</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Trace spacing between CLK and other signals </td><td>[1] 0.375 mm: Frequency of other signals &gt; 1 GHz.
[2] 0.250 mm: Frequency of other signals &gt; 100 MHz.
[3] 0.125 mm: Frequency of other signals ≤ 100 MHz.</td></tr><tr><td>Trace spacing between DATA and other signals</td><td>0.125 mm </td></tr><tr><td>Trace segment length</td><td>Refer to bus capacitance table.</td></tr><tr><td>Total trace length (DATA, CLK)</td><td>Individual trace lengths should meet total bus capacitance (Cb) requirements for the mode of operation. Refer to the pull-up/ pull-down tables for the supported bus capacitance.</td></tr><tr><td>Length matching between DATA and CLK signals</td><td>25.4 mm</td></tr><tr><td>Pull-up resistor placement</td><td>No restriction.</td></tr><tr><td>Pull-up resistor value tolerance</td><td>± 5%</td></tr><tr><td>Max stub length to pull-up resistor</td><td>25.4 mm</td></tr><tr><td>Board trace characteristic assumptions for default pull-up recommendation</td><td>Board trace resistance per length = 20 Ω per meter.
Board trace capacitance per length = 208 pF per meter.</td></tr><tr><td>Extended length support</td><td>For extended length support, refer to "xxxxxx_NVL-Hx_I2C_SMLINK_LSIO_Flexi_PDG".

Potential enablers:
[1] Reduced trace resistance.
[2] Reduced trace capacitance.
[3] Optimized pull-up resistor placement.
</td></tr><tr><td>Signal name/ list</td><td>SML[0:1]CLK, SML[0:1]DATA, SML[0:1]ALERT#, SML0BCLK, SML0BDATA, SML0BALERT#, PSE_SMLCLK, PSE_SMLDATA, PSE_SMLALERT#, USBC-SMLCLK, USBC-SMLDATA.</td></tr></table></section><section id="6B574B67-9C43-4B42-8F28-3CEEF1E861C0"><h2>SMLink Fast Mode (400 kHz)</h2><p>Frequency: 400 kHz</p><table><caption>SMLink Fast Mode (400 kHz) Settings</caption><tr><th>Total Bus Capacitance (Cb)</th><th>External Pull-up Strength</th><th>Intel Silicon Pull-down Strength</th></tr><tr><td>Up to 50 pF</td><td>1.8 kΩ</td><td>100 Ω</td></tr><tr><td>Up to 100 pF</td><td>1.5 kΩ</td><td>100 Ω</td></tr><tr><td>75pF to 200 pF</td><td>560 Ω</td><td>100 Ω</td></tr><tr><td>85 pF to 300 pF</td><td>430 Ω</td><td>50 Ω</td></tr></table></section><section id="BA4BA051-E7B1-4FD0-BB92-EA26ACC05AC2"><h2>SMLink Fast Mode Plus (1 MHz)</h2><p>Frequency: 1 MHz</p><table><caption>SMLink Fast Mode Plus (1 MHz) Settings</caption><tr><th>Total Bus Capacitance (Cb)</th><th>External Pull-up Strength</th><th>Intel Silicon Pull-down Strength</th></tr><tr><td>Up to 50 pF</td><td>820 Ω</td><td>100 Ω</td></tr><tr><td>Up to 100 pF</td><td>470 Ω</td><td>100 Ω</td></tr><tr><td>Up to 200 pF</td><td>270 Ω</td><td>50 Ω</td></tr></table></section><section id="5BF0CCFD-A34B-4D40-AA04-025602B13BDA"><h2>SMLink Standard Mode (100 kHz)</h2><p>Frequency: 100 kHz</p><table><caption>SMLink Standard Mode (100 kHz) Settings</caption><tr><th>Total Bus Capacitance (Cb)</th><th>External Pull-up Strength</th><th>Intel Silicon Pull-down Strength</th></tr><tr><td>Up to 50 pF</td><td>5.6 kΩ</td><td>100 Ω</td></tr><tr><td>Up to 100 pF</td><td>2.7 kΩ</td><td>100 Ω</td></tr><tr><td>Up to 200 pF</td><td>1.5 kΩ</td><td>100 Ω</td></tr><tr><td>Up to 300 pF</td><td>1 kΩ</td><td>100 Ω</td></tr><tr><td>Up to 400 pF</td><td>820 Ω</td><td>100 Ω</td></tr></table></section><section id="297E90BF-F1C2-4DAE-9A73-D12A56F67B7F"><h2>SPI0 Flash</h2></section><section id="CE7C98F0-9519-470F-B4E8-0C8DC6443E97"><h2>SPI0 Flash 50MHz 1 to 4-Load Branch (Device Down) MAF Topology</h2><div><div>SPI0 50MHz 1-Load MAF (Device Down) Topology Diagram</div><image src="assets/images/55217EFC-1B41-4D8B-9A7C-D565B8A16799.png" class="contentImage" /></div><div><div>SPI0 50MHz 2-Load Branch MAF (Device Down) with 2 Flash Topology Diagram</div><image src="assets/images/8768EE24-8624-4DCB-9C5A-AD20635B1837.png" class="contentImage" /></div><div><div>SPI0 50MHz 2-Load Branch MAF (Device Down) with Flash and TPM Topology Diagram</div><image src="assets/images/BA051C3C-BF38-41DF-B4AE-44B7379D118B.png" class="contentImage" /></div><div><div>SPI0 50MHz 3-Load Branch MAF (Device Down) Topology Diagram</div><image src="assets/images/E5D1A346-7C37-4C16-BE64-0EB651E4E21F.png" class="contentImage" /></div><div><div>SPI0 50MHz 4-Load Branch MAF (Device Down) Topology Diagram</div><image src="assets/images/C9735427-361A-40CD-9F15-206DD40CDAE1.png" class="contentImage" /></div><table><caption>SPI0 Flash 50MHz 1 to 4-Load Branch (Device Down) MAF Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane</td><td>Continuous ground only.</td></tr><tr><td>Max frequency</td><td>Flash 1 &amp; Flash 2: 50 MHz.
TPM: 33 MHz.</td></tr><tr><td>Flash Programmer</td><td>Require additional isolation circuitry to protect CPU from back-feed voltage when connect to flash programmer. </td></tr><tr><td>R1</td><td>24 Ω ± 5%.
To be placed within 5.08 mm from the branch on SPI0_CLK, SPI0_MISO, SPI0_MOSI, SPI0_IO2 and SPI0_IO3.</td></tr><tr><td>R2</td><td>51 Ω ± 5%.
To be placed within 5.08 mm from the branch on SPI0_CLK, SPI0_MISO, SPI0_MOSI, SPI0_IO2 and SPI0_IO3.</td></tr><tr><td>Length from CPU to flash 1 or flash 2</td><td>Length from CPU to flash 1 or flash 2: 
= BO + M1 + M2 + M3</td></tr><tr><td>Flash device electrical characteristics recommendation for 50MHz support: Option 1</td><td>[1] Driver strength spec: 50 Ω or stronger across worse case corners.
[2] 0.4 ns ≤ rise/ fall time measured at 30% to 70% ≤ 1.45 ns based on 30 pF test load. 
[3] Output capacitance, Cout ≤ 16 pF (including RPMC die).
[4] Input capacitance, Cin ≤ 12 pF (including RPMC die).
[5] Data input setup time ≤ 3 ns.
[6] Data input hold time ≤ 3 ns.
[7] CLK to DATA output valid time, min: 1 ns, based on 30 pF test load.
[8] CLK to DATA output valid time, max: 6.5 ns (50% to 50%), based on 30 pF test load.</td></tr><tr><td>Flash device electrical characteristics recommendation for 50MHz support: Option 2</td><td>[1] Driver strength spec: 40 Ω or stronger across worse case corners.
[2] 0.4 ns ≤ rise/ fall time measured at 30% to 70% ≤ 1.25 ns based on 30 pF test load. 
[3] Output capacitance, Cout ≤ 14 pF (including RPMC die).
[4] Input capacitance, Cin ≤ 12 pF (including RPMC die).
[5] Data input setup time ≤ 3 ns.
[6] Data input hold time ≤ 3 ns.
[7] CLK to DATA output valid time, min: 1 ns, based on 30 pF test load.
[8] CLK to DATA output valid time, max: 9 ns (50% to 50%), based on 30 pF test load.</td></tr><tr><td>Minimum length, total</td><td>Min length between CPU to the closest end device = 30.48 mm.</td></tr><tr><td>Stuffing resistor</td><td>If one of devices is unstuffed (rework), treat it as (n -1)-Load topology thus place stuffing resistor as close as possible to the branch to avoid long stub length.</td></tr><tr><td>Length matching between CLK and DATA/ CS# signals</td><td>12.7 mm </td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.250 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>Signal name/ list</td><td>SPI0_CLK, SPI0_MOSI, SPI0_MISO, SPI0_IO2, SPI0_IO3, SPI0_CS0# (for flash), SPI0_CS2# (for TPM)</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>6</td><td>Total Channel</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>R1</td><td>Resistor</td><td>4</td><td>5</td></tr><tr><td>M3</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>Flash1</td><td>Device</td><td>6</td><td>-1</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>4</td></tr><tr><td>M1</td><td /><td>Trace</td><td>4</td><td>5</td></tr><tr><td>M1</td><td /><td>Trace</td><td>4</td><td>9</td></tr><tr><td>M2</td><td>1</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>R1</td><td>1</td><td>Resistor</td><td>6</td><td>7</td></tr><tr><td>M3</td><td>1</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>Flash 1</td><td /><td>Device</td><td>8</td><td>-1</td></tr><tr><td>M2</td><td>2</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>R1</td><td>2</td><td>Resistor</td><td>10</td><td>11</td></tr><tr><td>M3</td><td>2</td><td>Trace</td><td>11</td><td>12</td></tr><tr><td>Flash 2</td><td /><td>Device</td><td>12</td><td>-1</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>4</td></tr><tr><td>M1</td><td /><td>Trace</td><td>4</td><td>5</td></tr><tr><td>M1</td><td /><td>Trace</td><td>4</td><td>13</td></tr><tr><td>M2</td><td>1</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>R1</td><td /><td>Resistor</td><td>6</td><td>7</td></tr><tr><td>M3</td><td /><td>Trace</td><td>7</td><td>8</td></tr><tr><td>Flash 1</td><td /><td>Device</td><td>8</td><td>-1</td></tr><tr><td>M2</td><td>2</td><td>Trace</td><td>13</td><td>14</td></tr><tr><td>R2</td><td /><td>Resistor</td><td>14</td><td>15</td></tr><tr><td>M4</td><td /><td>Trace</td><td>15</td><td>16</td></tr><tr><td>TPM</td><td /><td>Device</td><td>16</td><td>-1</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>4</td></tr><tr><td>M1</td><td /><td>Trace</td><td>4</td><td>5</td></tr><tr><td>M1</td><td /><td>Trace</td><td>4</td><td>9</td></tr><tr><td>M1</td><td /><td>Trace</td><td>4</td><td>13</td></tr><tr><td>M2</td><td>1</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>R1</td><td>1</td><td>Resistor</td><td>6</td><td>7</td></tr><tr><td>M3</td><td>1</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>Flash 1</td><td /><td>Device</td><td>8</td><td>-1</td></tr><tr><td>M2</td><td>2</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>R1</td><td>2</td><td>Resistor</td><td>10</td><td>11</td></tr><tr><td>M3</td><td>2</td><td>Trace</td><td>11</td><td>12</td></tr><tr><td>Flash 2</td><td /><td>Device</td><td>12</td><td>-1</td></tr><tr><td>M2</td><td>3</td><td>Trace</td><td>13</td><td>14</td></tr><tr><td>R2</td><td /><td>Resistor</td><td>14</td><td>15</td></tr><tr><td>M4</td><td /><td>Trace</td><td>15</td><td>16</td></tr><tr><td>TPM</td><td /><td>Device</td><td>16</td><td>-1</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>4</td></tr><tr><td>M1</td><td /><td>Trace</td><td>4</td><td>5</td></tr><tr><td>M1</td><td /><td>Trace</td><td>4</td><td>9</td></tr><tr><td>M1</td><td /><td>Trace</td><td>4</td><td>13</td></tr><tr><td>M1</td><td /><td>Trace</td><td>4</td><td>17</td></tr><tr><td>M2</td><td>1</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>R1</td><td>1</td><td>Resistor</td><td>6</td><td>7</td></tr><tr><td>M3</td><td>1</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>Flash 1</td><td /><td>Device</td><td>8</td><td>-1</td></tr><tr><td>M2</td><td>2</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>R1</td><td>2</td><td>Resistor</td><td>10</td><td>11</td></tr><tr><td>M3</td><td>2</td><td>Trace</td><td>11</td><td>12</td></tr><tr><td>Flash 2</td><td /><td>Device</td><td>12</td><td>-1</td></tr><tr><td>M2</td><td>3</td><td>Trace</td><td>13</td><td>14</td></tr><tr><td>R2</td><td>1</td><td>Resistor</td><td>14</td><td>15</td></tr><tr><td>M4</td><td /><td>Trace</td><td>15</td><td>16</td></tr><tr><td>TPM</td><td /><td>Device</td><td>16</td><td>-1</td></tr><tr><td>M2</td><td>4</td><td>Trace</td><td>17</td><td>18</td></tr><tr><td>R2</td><td>2</td><td>Resistor</td><td>18</td><td>19</td></tr><tr><td>M5</td><td /><td>Trace</td><td>19</td><td>20</td></tr><tr><td>FET/MUX</td><td /><td>Device</td><td>20</td><td>-1</td></tr></table></section><section id="7CF487C2-8EBD-4BE2-B0D0-5EC05877ADD6"><h2>Segment Lengths for Maximum 50MHz</h2><table><caption>SPI0 Flash 50MHz 1 to 4-Load Branch (Device Down) MAF Topology Segment Lengths for Maximum 50MHz Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td><td /></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>124.46</td><td /></tr><tr><td>M2</td><td>MS, DSL, SL</td><td>5.08</td><td /></tr><tr><td>M3</td><td>MS, DSL, SL</td><td>35.56</td><td /></tr><tr><td>M4</td><td>MS, DSL, SL</td><td>50.8</td><td>This length only applicable for TPM branch</td></tr><tr><td>M5</td><td>MS, DSL, SL</td><td>38.1</td><td>This length only applicable for Debug Tool branch</td></tr></table><p>Max Length Total (mm): 177.8</p><p>Max Length Total Note: 1) Max length between CPU to Flash = 177.8 mm;​  2) Total topology length for: 2-load topology with flash and TPM =233.68 mm; 2-load topology with 2 flash = 218.44 mm; 3-load topology = 274.32 mm; 4-load topology = 317.5 mm</p></section><section id="0039ED0A-8377-4B57-90C2-2F3FA5AD0A52"><h2>SPI0 Flash 50MHz 2-Load Branch (PCH.IOE to Flash and TPM) MAF Topology</h2><div><div>SPI0 Flash 50 MHz 2 Load Branch (Device Down) MAF with Flash and TPM Topology Diagram</div><image src="assets/images/EE1997F0-51C1-44D5-9347-A8923AB97A9B.jpg" class="contentImage" /></div><table><caption>SPI0 Flash 50MHz 2-Load Branch (PCH.IOE to Flash and TPM) MAF Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane</td><td>Continuous ground only.</td></tr><tr><td>Max frequency</td><td>Flash 1: 50 MHz.
TPM: 33 MHz.</td></tr><tr><td>Flash Programmer</td><td>Require additional isolation circuitry to protect CPU from back-feed voltage when connect to flash programmer. </td></tr><tr><td>R1</td><td>27 Ω ± 5%.
To be placed within 5.08 mm from the branch on SPI0_CLK, SPI0_MISO, SPI0_MOSI, SPI0_IO2 and SPI0_IO3.</td></tr><tr><td>R2</td><td>51 Ω ± 5%.
To be placed within 5.08 mm from the branch on SPI0_CLK, SPI0_MISO, SPI0_MOSI, SPI0_IO2 and SPI0_IO3.</td></tr><tr><td>Length from CPU to flash 1 or flash 2</td><td>Length from CPU to flash 1: 
= BO + M1 + M2 + M3</td></tr><tr><td>Flash device electrical characteristics recommendation for 50MHz support: Option 1</td><td>[1] Driver strength spec: 40 Ω or stronger across worse case corners.
[2] 0.4 ns ≤ rise/ fall time measured at 30% to 70% ≤ 1.25 ns based on 30 pF test load. 
[3] Output capacitance, Cout ≤ 14 pF (including RPMC die).
[4] Input capacitance, Cin ≤ 12 pF (including RPMC die).
[5] Data input setup time ≤ 3 ns.
[6] Data input hold time ≤ 3 ns.
[7] CLK to DATA output valid time, min: 1 ns, based on 30 pF test load.
[8] CLK to DATA output valid time, max: 9 ns (50% to 50%), based on 30 pF test load.</td></tr><tr><td>Flash device electrical characteristics recommendation for 50MHz support: Option 2</td><td>[1] Driver strength spec: 50 Ω or stronger across worse case corners.
[2] 0.4 ns ≤ rise/ fall time measured at 30% to 70% ≤ 1.45 ns based on 30 pF test load. 
[3] Output capacitance, Cout ≤ 16 pF (including RPMC die).
[4] Input capacitance, Cin ≤ 12 pF (including RPMC die).
[5] Data input setup time ≤ 3 ns.
[6] Data input hold time ≤ 3 ns.
[7] CLK to DATA output valid time, min: 1 ns, based on 30 pF test load.
[8] CLK to DATA output valid time, max: 6.5 ns (50% to 50%), based on 30 pF test load.</td></tr><tr><td>Minimum length, total</td><td>BO + M1 + M2 + M3 = 38.1 mm.</td></tr><tr><td>Length matching between CLK and DATA/ CS# signals</td><td>12.7 mm </td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.250 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>Signal name/ list</td><td>SPI0_CLK, SPI0_MOSI, SPI0_MISO, SPI0_IO2, SPI0_IO3, SPI0_CS0# (for flash), SPI0_CS2# (for TPM)</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>5</td><td>Total Channel</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>PCH</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>4</td></tr><tr><td>M1</td><td /><td>Trace</td><td>4</td><td>5</td></tr><tr><td>M1</td><td /><td>Trace</td><td>4</td><td>13</td></tr><tr><td>M2</td><td>1</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>R1</td><td /><td>Resistor</td><td>6</td><td>7</td></tr><tr><td>M3</td><td /><td>Trace</td><td>7</td><td>8</td></tr><tr><td>Flash 1</td><td /><td>Device</td><td>8</td><td>-1</td></tr><tr><td>M2</td><td>2</td><td>Trace</td><td>13</td><td>14</td></tr><tr><td>R2</td><td /><td>Resistor</td><td>14</td><td>15</td></tr><tr><td>M4</td><td /><td>Trace</td><td>15</td><td>16</td></tr><tr><td>TPM</td><td /><td>Device</td><td>16</td><td>-1</td></tr></table></section><section id="576388F3-5857-4E27-AAE0-8581AC6540DA"><h2>Segment Lengths for Maximum 50MHz</h2><table><caption>SPI0 Flash 50MHz 2-Load Branch (PCH.IOE to Flash and TPM) MAF Topology Segment Lengths for Maximum 50MHz Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td><td /></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>124.46</td><td /></tr><tr><td>M2</td><td>MS, DSL, SL</td><td>2.54</td><td /></tr><tr><td>M3</td><td>MS, DSL, SL</td><td>38.1</td><td /></tr><tr><td>M4</td><td>MS, DSL, SL</td><td>50.8</td><td>This length only applicable for TPM branch</td></tr></table><p>Min Length Total (mm): 38.1</p><p>Min Length Total Note: BO + M1 + M2 + M3 = 38.1 mm.</p><p>Max Length Total (mm): 177.8</p><p>Max Length Total Note: 1) Max length between CPU to Flash = 177.8 mm;​  2) Total topology length =231.14.</p></section><section id="774BEC22-963E-4506-96D8-715083E97638"><h2>SPI0 Flash 50MHz 2 to 5-Load Branch (Device Down) with G3 Flash Sharing Topology</h2><div><div>SPI0 Flash 50MHz 2-Load Branch (Device Down) with G3 Flash Sharing Topology Diagram</div><image src="assets/images/7EAC83C7-9C32-4F1E-A45A-B03844966EF8.png" class="contentImage" /></div><div><div>SPI0 Flash 50MHz 3-Load Branch (Device Down) with G3 Flash Sharing of 2 Flash Topology Diagram</div><image src="assets/images/AD694B2E-4412-43C8-852E-73867AB9E944.png" class="contentImage" /></div><div><div>SPI0 Flash 50MHz 3-Load Branch (Device Down) with G3 Flash Sharing of Flash and TPM Topology Diagram</div><image src="assets/images/530EE968-AFEA-4068-AC84-1D85D4F49A7E.png" class="contentImage" /></div><div><div>SPI0 Flash 50MHz 4-Load Branch (Device Down) with G3 Flash Sharing Topology Diagram</div><image src="assets/images/97FEC4C5-9598-44F0-864D-1833B668BAEF.png" class="contentImage" /></div><div><div>SPI0 Flash 50MHz 5 Load Branch (Device Down) with G3 Flash Sharing Topology Diagram</div><image src="assets/images/CACCF749-0D8E-4227-A444-E8B6B18B1804.png" class="contentImage" /></div><table><caption>SPI0 Flash 50MHz 2 to 5-Load Branch (Device Down) with G3 Flash Sharing Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane</td><td>Continuous ground only.</td></tr><tr><td>Max frequency</td><td>Flash 1 &amp; Flash 2: 50 MHz.
EC: 50 MHz.
TPM: 33 MHz.</td></tr><tr><td>R1</td><td>24 Ω ± 5%.
To be placed within 5.08 mm from the branch on SPI0_CLK, SPI0_MISO, SPI0_MOSI, SPI0_IO2 and SPI0_IO3.</td></tr><tr><td>R2</td><td>51 Ω ± 5%.
To be placed within 5.08 mm from the branch on SPI0_CLK, SPI0_MISO, SPI0_MOSI, SPI0_IO2 and SPI0_IO3.</td></tr><tr><td>Length from CPU to flash 1 or flash 2</td><td>Length from CPU to flash 1 or flash 2: 
= BO + M1 + M2 + M3 + M4</td></tr><tr><td>Minimum length, total</td><td>Min length between CPU to the closest end device = 30.48 mm.</td></tr><tr><td>Flash device electrical characteristics recommendation for 50MHz support: Option 1</td><td>[1] Driver strength spec: 50 Ω or stronger across worse case corners.
[2] 0.4 ns ≤ rise/ fall time measured at 30% to 70% ≤ 1.45 ns based on 30 pF test load. 
[3] Output capacitance, Cout ≤ 16 pF (including RPMC die).
[4] Input capacitance, Cin ≤ 12 pF (including RPMC die).
[5] Data input setup time ≤ 3 ns.
[6] Data input hold time ≤ 3 ns.
[7] CLK to DATA output valid time, min: 1 ns, based on 30 pF test load.
[8] CLK to DATA output valid time, max: 6.5 ns (50% to 50%), based on 30 pF test load.</td></tr><tr><td>Flash device electrical characteristics recommendation for 50MHz support: Option 2</td><td>[1] Driver strength spec: 40 Ω or stronger across worse case corners.
[2] 0.4 ns ≤ rise/ fall time measured at 30% to 70% ≤ 1.25 ns based on 30 pF test load. 
[3] Output capacitance, Cout ≤ 14 pF (including RPMC die).
[4] Input capacitance, Cin ≤ 12 pF (including RPMC die).
[5] Data input setup time ≤ 3 ns.
[6] Data input hold time ≤ 3 ns.
[7] CLK to DATA output valid time, min: 1 ns, based on 30 pF test load.
[8] CLK to DATA output valid time, max: 9 ns (50% to 50%), based on 30 pF test load.</td></tr><tr><td>Stuffing resistor</td><td>If one of devices is unstuffed (rework), treat it as (n - 1)-Load topology thus place stuffing resistor as close as possible to the branch to avoid long stub length.</td></tr><tr><td>FET component criteria</td><td>Ron &lt; 4.5 Ω.
Cin &lt; 6 pF.</td></tr><tr><td>Length matching between CLK and DATA/ CS# signals</td><td>12.7 mm </td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.250 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>Signal name/ list</td><td>SPI0_CLK, SPI0_MOSI, SPI0_MISO, SPI0_IO2, SPI0_IO3, SPI0_CS0# (for flash), SPI0_CS2# (for TPM)</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>6</td><td>Total Channel</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>FET</td><td>1</td><td>Device</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>1</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>M2</td><td>1</td><td>Trace</td><td>4</td><td>9</td></tr><tr><td>M3</td><td /><td>Trace</td><td>5</td><td>6</td></tr><tr><td>R1</td><td /><td>Resistor</td><td>6</td><td>7</td></tr><tr><td>M4</td><td /><td>Trace</td><td>7</td><td>8</td></tr><tr><td>Flash 1</td><td /><td>Device</td><td>8</td><td>-1</td></tr><tr><td>M2</td><td>2</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>FET</td><td>2</td><td>Device</td><td>10</td><td>11</td></tr><tr><td>M7</td><td /><td>Trace</td><td>11</td><td>12</td></tr><tr><td>EC</td><td /><td>Device</td><td>12</td><td>-1</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>FET</td><td>1</td><td>Device</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>1</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>M2</td><td>1</td><td>Trace</td><td>4</td><td>9</td></tr><tr><td>M2</td><td>1</td><td>Trace</td><td>4</td><td>13</td></tr><tr><td>M3</td><td>1</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>R1</td><td>1</td><td>Resistor</td><td>6</td><td>7</td></tr><tr><td>M4</td><td>1</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>Flash 1</td><td /><td>Device</td><td>8</td><td>-1</td></tr><tr><td>M2</td><td>2</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>FET</td><td>2</td><td>Device</td><td>10</td><td>11</td></tr><tr><td>M7</td><td /><td>Trace</td><td>11</td><td>12</td></tr><tr><td>EC</td><td /><td>Device</td><td>12</td><td>-1</td></tr><tr><td>M3</td><td>2</td><td>Trace</td><td>13</td><td>14</td></tr><tr><td>R1</td><td>2</td><td>Resistor</td><td>14</td><td>15</td></tr><tr><td>M4</td><td>2</td><td>Trace</td><td>15</td><td>16</td></tr><tr><td>Flash 2</td><td /><td>Device</td><td>16</td><td>-1</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>FET</td><td>1</td><td>Device</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>1</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>M2</td><td>1</td><td>Trace</td><td>4</td><td>9</td></tr><tr><td>M2</td><td>1</td><td>Trace</td><td>4</td><td>13</td></tr><tr><td>M3</td><td>1</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>R1</td><td /><td>Resistor</td><td>6</td><td>7</td></tr><tr><td>M4</td><td /><td>Trace</td><td>7</td><td>8</td></tr><tr><td>Flash 1</td><td /><td>Device</td><td>8</td><td>-1</td></tr><tr><td>M2</td><td>2</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>FET</td><td>2</td><td>Device</td><td>10</td><td>11</td></tr><tr><td>M7</td><td /><td>Trace</td><td>11</td><td>12</td></tr><tr><td>EC</td><td /><td>Device</td><td>12</td><td>-1</td></tr><tr><td>M3</td><td>2</td><td>Trace</td><td>13</td><td>14</td></tr><tr><td>R2</td><td /><td>Resistor</td><td>14</td><td>15</td></tr><tr><td>M5</td><td /><td>Trace</td><td>15</td><td>16</td></tr><tr><td>TPM</td><td /><td>Device</td><td>16</td><td>-1</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>FET</td><td>1</td><td>Device</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>1</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>M2</td><td>1</td><td>Trace</td><td>4</td><td>9</td></tr><tr><td>M2</td><td>1</td><td>Trace</td><td>4</td><td>13</td></tr><tr><td>M2</td><td>1</td><td>Trace</td><td>4</td><td>17</td></tr><tr><td>M3</td><td>1</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>R1</td><td>1</td><td>Resistor</td><td>6</td><td>7</td></tr><tr><td>M4</td><td>1</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>Flash 1</td><td /><td>Device</td><td>8</td><td>-1</td></tr><tr><td>M2</td><td>2</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>FET</td><td>2</td><td>Device</td><td>10</td><td>11</td></tr><tr><td>M7</td><td /><td>Trace</td><td>11</td><td>12</td></tr><tr><td>EC</td><td /><td>Device</td><td>12</td><td>-1</td></tr><tr><td>M3</td><td>2</td><td>Trace</td><td>13</td><td>14</td></tr><tr><td>R1</td><td>2</td><td>Resistor</td><td>14</td><td>15</td></tr><tr><td>M4</td><td>2</td><td>Trace</td><td>15</td><td>16</td></tr><tr><td>Flash 2</td><td /><td>Device</td><td>16</td><td>-1</td></tr><tr><td>M3</td><td>3</td><td>Trace</td><td>17</td><td>18</td></tr><tr><td>R2</td><td /><td>Resistor</td><td>18</td><td>19</td></tr><tr><td>M5</td><td /><td>Trace</td><td>19</td><td>20</td></tr><tr><td>TPM</td><td /><td>Device</td><td>20</td><td>-1</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>FET</td><td>1</td><td>Device</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>1</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>M2</td><td>1</td><td>Trace</td><td>4</td><td>9</td></tr><tr><td>M2</td><td>1</td><td>Trace</td><td>4</td><td>13</td></tr><tr><td>M2</td><td>1</td><td>Trace</td><td>4</td><td>17</td></tr><tr><td>M2</td><td>1</td><td>Trace</td><td>4</td><td>21</td></tr><tr><td>M3</td><td>1</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>R1</td><td>1</td><td>Resistor</td><td>6</td><td>7</td></tr><tr><td>M4</td><td>1</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>Flash 1</td><td /><td>Device</td><td>8</td><td>-1</td></tr><tr><td>M2</td><td>2</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>FET</td><td>2</td><td>Device</td><td>10</td><td>11</td></tr><tr><td>M7</td><td /><td>Trace</td><td>11</td><td>12</td></tr><tr><td>EC</td><td /><td>Device</td><td>12</td><td>-1</td></tr><tr><td>M3</td><td>2</td><td>Trace</td><td>13</td><td>14</td></tr><tr><td>R1</td><td>2</td><td>Resistor</td><td>14</td><td>15</td></tr><tr><td>M4</td><td>2</td><td>Trace</td><td>15</td><td>16</td></tr><tr><td>Flash 2</td><td /><td>Device</td><td>16</td><td>-1</td></tr><tr><td>M3</td><td>3</td><td>Trace</td><td>17</td><td>18</td></tr><tr><td>R2</td><td /><td>Resistor</td><td>18</td><td>19</td></tr><tr><td>M5</td><td /><td>Trace</td><td>19</td><td>20</td></tr><tr><td>TPM</td><td /><td>Device</td><td>20</td><td>-1</td></tr><tr><td>M3</td><td>4</td><td>Trace</td><td>21</td><td>22</td></tr><tr><td>R1</td><td>3</td><td>Resistor</td><td>22</td><td>23</td></tr><tr><td>M6</td><td /><td>Trace</td><td>23</td><td>24</td></tr><tr><td>FET / MUX</td><td /><td>Device</td><td>24</td><td>-1</td></tr></table></section><section id="FA48D9FD-B147-4D91-89C4-92AF69989516"><h2>Segment Lengths for Maximum 50MHz</h2><table><caption>SPI0 Flash 50MHz 2 to 5-Load Branch (Device Down) with G3 Flash Sharing Topology Segment Lengths for Maximum 50MHz Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td><td /></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>119.38</td><td /></tr><tr><td>M2</td><td>MS, DSL, SL</td><td>5.08</td><td /></tr><tr><td>M3</td><td>MS, DSL, SL</td><td>5.08</td><td /></tr><tr><td>M4</td><td>MS, DSL, SL</td><td>35.56</td><td /></tr><tr><td>M5</td><td>MS, DSL, SL</td><td>50.8</td><td>This length only applicable for TPM branch</td></tr><tr><td>M6</td><td>MS, DSL, SL</td><td>38.1</td><td>This length only applicable for Debug Tool branch</td></tr><tr><td>M7</td><td>MS, DSL, SL</td><td>127</td><td /></tr></table><p>Max Length Total (mm): 177.8</p><p>Max Length Total Note: 1) Max length between CPU to Flash = 177.8 mm;​  2) Total topology length for: 2-load topology = 309.88 mm; 3-load topology with flash and TPM = 365.76 mm; 3-load topology with 2 flash = 350.52 mm; 4-load topology = 406.4 mm; 5-load topology = 449.58 mm</p></section><section id="BCD93535-919B-4753-8B21-E4AE7DDCEBA0"><h2>SPI0 Flash 50MHz 2 to 3-Load Branch (Device Down) with G3 Wired-OR Topology</h2><div><div>SPI0 2-Load Branch (Device Down) with G3 Wired-OR Topology Diagram</div><image src="assets/images/82ED62A0-D120-47A1-ABEE-55EF79142840.png" class="contentImage" /></div><div><div>SPI0 3-Load Branch (Device Down) with G3 Wired-OR of Flash and TPM Topology Diagram</div><image src="assets/images/ECCA065D-745C-41D2-80B0-0C73AD8A6BA3.png" class="contentImage" /></div><div><div>SPI0 3-Load Branch (Device Down) with G3 Wired-OR of Flash Topology Diagram</div><image src="assets/images/7B1E2678-E79B-43B2-8F45-FE93546C9EA9.png" class="contentImage" /></div><table><caption>SPI0 Flash 50MHz 2 to 3-Load Branch (Device Down) with G3 Wired-OR Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane</td><td>Continuous ground only.</td></tr><tr><td>Max frequency</td><td>Flash 1 &amp; Flash 2: 50 MHz.
EC: 50MHz.
TPM: 33 MHz.</td></tr><tr><td>Flash Programmer</td><td>Require additional isolation circuitry to protect CPU from back-feed voltage when connect to flash programmer. </td></tr><tr><td>EC and CPU branch requirement</td><td>Delta between BO + M1 + M2 and M7 + M8 shall not exceed 25.4 mm.</td></tr><tr><td>Flash branch requirement, M3 + M4</td><td>SPI branches of segment M3 + M4 need length matching within 2.54mm.</td></tr><tr><td>R1</td><td>[1] DATA: 18 Ω ± 5%. 
To be placed within 15.24 mm from the branch on SPI0_MISO, SPI0_MOSI, SPI0_IO2 and SPI0_IO3.

[2] CLK: 24 Ω placeholder. 
To be placed within 15.24 mm from the branch on SPI0_CLK.</td></tr><tr><td>R2</td><td>18 Ω ± 5%.
To be placed within 12.7 mm from the branch on SPI0_CLK, SPI0_MISO, SPI0_MOSI, SPI0_IO2 and SPI0_IO3.</td></tr><tr><td>R3</td><td>51 Ω ± 5%.
To be placed within 12.7 mm from the branch on SPI0_CLK, SPI0_MISO, SPI0_MOSI, SPI0_IO2 and SPI0_IO3.</td></tr><tr><td>Minimum length, total</td><td>58.42 mm.
Min length between CPU to the closest end device = 58.42 mm.
</td></tr><tr><td>Flash device electrical characteristics recommendation for 50MHz support: Option 1</td><td>[1] Driver strength spec: 50 Ω or stronger across worse case corners.
[2] 0.4 ns ≤ rise/ fall time measured at 30% to 70% ≤ 1.45 ns based on 30 pF test load. 
[3] Output capacitance, Cout ≤ 16 pF (including RPMC die).
[4] Input capacitance, Cin ≤ 12 pF (including RPMC die).
[5] Data input setup time ≤ 3 ns.
[6] Data input hold time ≤ 3 ns.
[7] CLK to DATA output valid time, min: 1 ns, based on 30 pF test load.
[8] CLK to DATA output valid time, max: 6.5 ns (50% to 50%), based on 30 pF test load.</td></tr><tr><td>Flash device electrical characteristics recommendation for 50MHz support: Option 2</td><td>[1] Driver strength spec: 40 Ω or stronger across worse case corners.
[2] 0.4 ns ≤ rise/ fall time measured at 30% to 70% ≤ 1.25 ns based on 30 pF test load. 
[3] Output capacitance, Cout ≤ 14 pF (including RPMC die).
[4] Input capacitance, Cin ≤ 12 pF (including RPMC die).
[5] Data input setup time ≤ 3 ns.
[6] Data input hold time ≤ 3 ns.
[7] CLK to DATA output valid time, min: 1 ns, based on 30 pF test load.
[8] CLK to DATA output valid time, max: 9 ns (50% to 50%), based on 30 pF test load.</td></tr><tr><td>Length matching between CLK and DATA/ CS# signals</td><td>12.7 mm</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.250 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>Signal name/ list</td><td>SPI0_CLK, SPI0_MOSI, SPI0_MISO, SPI0_IO2, SPI0_IO3, SPI0_CS[0:1]# (for flash), SPI0_CS2# (for TPM).</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>6</td><td>Total Channel</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R1</td><td>1</td><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td /><td>Trace</td><td>4</td><td>5</td></tr><tr><td>M2</td><td /><td>Trace</td><td>4</td><td>9</td></tr><tr><td>M3</td><td /><td>Trace</td><td>5</td><td>6</td></tr><tr><td>R1</td><td>2</td><td>Resistor</td><td>6</td><td>7</td></tr><tr><td>M4</td><td /><td>Trace</td><td>7</td><td>8</td></tr><tr><td>Flash 1</td><td /><td>Device</td><td>8</td><td>-1</td></tr><tr><td>M7</td><td /><td>Trace</td><td>9</td><td>10</td></tr><tr><td>R2</td><td /><td>Resistor</td><td>10</td><td>11</td></tr><tr><td>M8</td><td /><td>Trace</td><td>11</td><td>12</td></tr><tr><td>EC</td><td /><td>Device</td><td>12</td><td>-1</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R1</td><td>1</td><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td /><td>Trace</td><td>4</td><td>5</td></tr><tr><td>M2</td><td /><td>Trace</td><td>4</td><td>9</td></tr><tr><td>M2</td><td /><td>Trace</td><td>4</td><td>13</td></tr><tr><td>M3</td><td /><td>Trace</td><td>5</td><td>6</td></tr><tr><td>R1</td><td>2</td><td>Resistor</td><td>6</td><td>7</td></tr><tr><td>M4</td><td /><td>Trace</td><td>7</td><td>8</td></tr><tr><td>Flash 1</td><td /><td>Device</td><td>8</td><td>-1</td></tr><tr><td>M7</td><td /><td>Trace</td><td>9</td><td>10</td></tr><tr><td>R2</td><td /><td>Resistor</td><td>10</td><td>11</td></tr><tr><td>M8</td><td /><td>Trace</td><td>11</td><td>12</td></tr><tr><td>EC</td><td /><td>Device</td><td>12</td><td>-1</td></tr><tr><td>M5</td><td /><td>Trace</td><td>13</td><td>14</td></tr><tr><td>R3</td><td /><td>Resistor</td><td>14</td><td>15</td></tr><tr><td>M6</td><td /><td>Trace</td><td>15</td><td>16</td></tr><tr><td>TPM</td><td /><td>Device</td><td>16</td><td>-1</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R1</td><td>1</td><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td /><td>Trace</td><td>4</td><td>5</td></tr><tr><td>M2</td><td /><td>Trace</td><td>4</td><td>9</td></tr><tr><td>M2</td><td /><td>Trace</td><td>4</td><td>13</td></tr><tr><td>M3</td><td>1</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>R1</td><td>2</td><td>Resistor</td><td>6</td><td>7</td></tr><tr><td>M4</td><td>1</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>Flash 1</td><td /><td>Device</td><td>8</td><td>-1</td></tr><tr><td>M7</td><td /><td>Trace</td><td>9</td><td>10</td></tr><tr><td>R2</td><td /><td>Resistor</td><td>10</td><td>11</td></tr><tr><td>M8</td><td /><td>Trace</td><td>11</td><td>12</td></tr><tr><td>EC</td><td /><td>Device</td><td>12</td><td>-1</td></tr><tr><td>M3</td><td>2</td><td>Trace</td><td>13</td><td>14</td></tr><tr><td>R1</td><td>3</td><td>Resistor</td><td>14</td><td>15</td></tr><tr><td>M4</td><td>2</td><td>Trace</td><td>15</td><td>16</td></tr><tr><td>Flash 2</td><td /><td>Device</td><td>16</td><td>-1</td></tr></table></section><section id="4829DEAA-E1C2-43A1-BE52-6D7CEE49A7FD"><h2>Segment Lengths for Maximum 50MHz</h2><table><caption>SPI0 Flash 50MHz 2 to 3-Load Branch (Device Down) with G3 Wired-OR Topology Segment Lengths for Maximum 50MHz Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td><td /></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>73.66</td><td /></tr><tr><td>M2</td><td>MS, DSL, SL</td><td>15.24</td><td /></tr><tr><td>M3</td><td>MS, DSL, SL</td><td>12.7</td><td /></tr><tr><td>M4</td><td>MS, DSL, SL</td><td>50.8</td><td /></tr><tr><td>M5</td><td>MS, DSL, SL</td><td>12.7</td><td>This length only applicable for TPM branch only</td></tr><tr><td>M6</td><td>MS, DSL, SL</td><td>76.2</td><td>This length only applicable for TPM branch only</td></tr><tr><td>M7</td><td>MS, DSL, SL</td><td>12.7</td><td /></tr><tr><td>M8</td><td>MS, DSL, SL</td><td>114.3</td><td /></tr></table><p>Min Length Total (mm): 58.42</p><p>Min Length Total Note: 1) Min length between CPU to the closest end device = 58.42 mm; 2) Min length on M3 and M7 shall not be &lt; 12.7 mm &amp; M2 &lt; 15.24 mm</p><p>Max Length Total (mm): 177.8</p><p>Max Length Total Note: 1) Max length between CPU to Flash for: 2-load topology = 177.8 mm; 3-load topology = 165.1 mm;​  2) Total topology length for: 2-load topology = 304.8 mm; 3-load with flash only topology = 355.6 mm; 3-load with flash and TPM topology = 381 mm.</p></section><section id="3AE6A9B7-C5D3-497C-9E3A-1C11499AE0C4"><h2>SPI0 Flash 50MHz 4-Load Branch (Device Down) with G3 Wired-OR Topology</h2><div><div>SPI0 4-Load Branch (Device Down) with G3 Wired-OR Topology Diagram</div><image src="assets/images/DD7E5737-EB5C-40B8-B619-2B02C0D9BF47.png" class="contentImage" /></div><table><caption>SPI0 Flash 50MHz 4-Load Branch (Device Down) with G3 Wired-OR Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane</td><td>Continuous ground only.</td></tr><tr><td>Max frequency</td><td>Flash 1 &amp; Flash 2: 50 MHz.
TPM &amp; EC: 33 MHz.</td></tr><tr><td>Flash Programmer</td><td>Require additional isolation circuitry to protect CPU from back-feed voltage when connect to flash programmer. </td></tr><tr><td>EC and CPU branch requirement</td><td>Delta between BO + M1 + M2 and M7 + M8 shall not exceed 12.7 mm.</td></tr><tr><td>Flash branch requirement, M3 + M4</td><td>SPI branches of segment M3 + M4 need length matching within 2.54mm.</td></tr><tr><td>R1</td><td>[1] DATA: 13 Ω ± 5%.
To be placed within 10.16 mm from the branch on SPI0_MISO, SPI0_MOSI, SPI0_IO2 and SPI0_IO3.

[2] CLK: 24 Ω ± 5%.
To be placed within 10.16 mm from the branch on SPI0_CLK.</td></tr><tr><td>R2</td><td>[1] DATA: 13 Ω ± 5%.
To be placed within 12.7 mm from the branch on SPI0_CLK, SPI0_MISO, SPI0_MOSI, SPI0_IO2 and SPI0_IO3.</td></tr><tr><td>R3</td><td>68 Ω ± 5%. 
To be placed within 12.7 mm from the branch on SPI0_CLK, SPI0_MISO, SPI0_MOSI, SPI0_IO2 and SPI0_IO3.</td></tr><tr><td>Minimum length, total</td><td>45.72 mm.
Min length between CPU to the closest end device = 45.72 mm.
</td></tr><tr><td>Flash device electrical characteristics recommendation for 50MHz support: Option 1</td><td>[1] Driver strength spec: 50 Ω or stronger across worse case corners.
[2] 0.4 ns ≤ rise/ fall time measured at 30% to 70% ≤ 1.45 ns based on 30 pF test load. 
[3] Output capacitance, Cout ≤ 16 pF (including RPMC die).
[4] Input capacitance, Cin ≤ 12 pF (including RPMC die).
[5] Data input setup time ≤ 3 ns.
[6] Data input hold time ≤ 3 ns.
[7] CLK to DATA output valid time, min: 1 ns, based on 30 pF test load.
[8] CLK to DATA output valid time, max: 6.5 ns (50% to 50%), based on 30 pF test load.</td></tr><tr><td>Flash device electrical characteristics recommendation for 50MHz support: Option 2</td><td>[1] Driver strength spec: 40 Ω or stronger across worse case corners.
[2] 0.4 ns ≤ rise/ fall time measured at 30% to 70% ≤ 1.25 ns based on 30 pF test load. 
[3] Output capacitance, Cout ≤ 14 pF (including RPMC die).
[4] Input capacitance, Cin ≤ 12 pF (including RPMC die).
[5] Data input setup time ≤ 3 ns.
[6] Data input hold time ≤ 3 ns.
[7] CLK to DATA output valid time, min: 1 ns, based on 30 pF test load.
[8] CLK to DATA output valid time, max: 9 ns (50% to 50%), based on 30 pF test load.</td></tr><tr><td>Length matching between CLK and DATA/ CS# signals</td><td>12.7 mm</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.250 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>Signal name/ list</td><td>SPI0_CLK, SPI0_MOSI, SPI0_MISO, SPI0_IO2, SPI0_IO3, SPI0_CS[0:1]# (for flash), SPI0_CS2# (for TPM).</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>6</td><td>Total Channel</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R1</td><td /><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td /><td>Trace</td><td>4</td><td>5</td></tr><tr><td>M2</td><td /><td>Trace</td><td>4</td><td>9</td></tr><tr><td>M2</td><td /><td>Trace</td><td>4</td><td>13</td></tr><tr><td>M2</td><td /><td>Trace</td><td>4</td><td>17</td></tr><tr><td>M3</td><td>1</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>R2</td><td>1</td><td>Resistor</td><td>6</td><td>7</td></tr><tr><td>M4</td><td>1</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>Flash 1</td><td /><td>Device</td><td>8</td><td>-1</td></tr><tr><td>M7</td><td /><td>Trace</td><td>9</td><td>10</td></tr><tr><td>R3</td><td>1</td><td>Resistor</td><td>10</td><td>11</td></tr><tr><td>M8</td><td /><td>Trace</td><td>11</td><td>12</td></tr><tr><td>EC</td><td /><td>Device</td><td>12</td><td>-1</td></tr><tr><td>M3</td><td>2</td><td>Trace</td><td>13</td><td>14</td></tr><tr><td>R2</td><td>2</td><td>Resistor</td><td>14</td><td>15</td></tr><tr><td>M4</td><td>2</td><td>Trace</td><td>15</td><td>16</td></tr><tr><td>Flash 2</td><td /><td>Device</td><td>16</td><td>-1</td></tr><tr><td>M5</td><td /><td>Trace</td><td>17</td><td>18</td></tr><tr><td>R3</td><td>2</td><td>Resistor</td><td>18</td><td>19</td></tr><tr><td>M6</td><td /><td>Trace</td><td>19</td><td>20</td></tr><tr><td>TPM</td><td /><td>Device</td><td>20</td><td>-1</td></tr></table></section><section id="4CE6766A-09BC-4FE7-9559-AE35B3133458"><h2>Segment Lengths for Maximum 50MHz</h2><table><caption>SPI0 Flash 50MHz 4-Load Branch (Device Down) with G3 Wired-OR Topology Segment Lengths for Maximum 50MHz Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>66.04</td></tr><tr><td>M2</td><td>MS, DSL, SL</td><td>10.16</td></tr><tr><td>M3</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>M4</td><td>MS, DSL, SL</td><td>50.8</td></tr><tr><td>M5</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>M6</td><td>MS, DSL, SL</td><td>50.8</td></tr><tr><td>M7</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>M8</td><td>MS, DSL, SL</td><td>101.6</td></tr></table><p>Min Length Total (mm): 45.72</p><p>Min Length Total Note: 1) Min length between CPU to the closest end device = 45.72 mm; 2) Min length on M3 and M7 shall not be &lt; 12.7 mm &amp; M2 &lt; 10.16mm</p><p>Max Length Total (mm): 152.4</p><p>Max Length Total Note: 1) Max length between CPU to Flash = 152.4 mm;​  2) Total topology length = 393.7mm.</p></section><section id="35214580-10FE-40B0-9217-AEE9F7181C22"><h2>SPI0 Flash 66MHz and 100MHz 2-Load Branch (PCH.IOE to Flash and TPM) MAF Topology</h2><div><div>SPI0 Flash 66 MHz and 100 MHz 2 Load Branch (Device Down) MAF Topology Diagram</div><image src="assets/images/75A0EB56-7DE6-4EC4-B2B1-E07B1B6913D5.jpg" class="contentImage" /></div><table><caption>SPI0 Flash 66MHz and 100MHz 2-Load Branch (PCH.IOE to Flash and TPM) MAF Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane</td><td>Continuous ground only.</td></tr><tr><td>Max frequency</td><td>Flash 1: 100 MHz.
TPM and Debug Tool:  &lt; 14.3 MHz.</td></tr><tr><td>Flash Programmer</td><td>Require additional isolation circuitry to protect CPU from back-feed voltage when connect to flash programmer. </td></tr><tr><td>R1</td><td>[1] 20 Ω ± 5%.
To be placed within 12.7 mm from flash device on SPI0_MISO, SPI0_MOSI, SPI0_IO2 and SPI0_IO3.
[2] 10 Ω ± 5%.
To be placed within 12.7 mm from flash device on SPI0_CLK.</td></tr><tr><td>R2</td><td>430 Ω ± 5%. 
To be placed within 5.08 mm from the branch on SPI0_CLK, SPI0_MISO, SPI0_MOSI, SPI0_IO2 and SPI0_IO3.</td></tr><tr><td>Length from CPU to Flash 1</td><td>Length from CPU to flash 1: 
= BO + M1 + M2 + M3</td></tr><tr><td>Routing scheme</td><td>Interleave 1 CS with every 2 DATA lanes is recommended. 
Recommend to route DATA and CLK on same layer.</td></tr><tr><td>Flash device electrical characteristics recommendation for 100 MHz and 66 MHz support</td><td>[1] Driver strength spec: 50 Ω or stronger across worse case corners.
[2] 0.4 ns ≤ rise/ fall time measured at 30% to 70% ≤ 2 ns based on 30 pF test load. 
[3] Output capacitance, Cout ≤ 16 pF (including RPMC die).
[4] Input capacitance, Cin ≤ 12 pF (including RPMC die).
[5] Data input setup time ≤ 1.75 ns.
[6] Data input hold time ≤ 2 ns.
[7] CLK to DATA output valid time, min: 1 ns, based on 30 pF test load.
[8] CLK to DATA output valid time, max: 6 ns (50% to 50%), based on 30 pF test load.</td></tr><tr><td>Length matching between CLK and DATA/ CS# signals</td><td>12.7 mm</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.250 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>Signal name/ list</td><td>SPI0_CLK, SPI0_MOSI, SPI0_MISO, SPI0_IO2, SPI0_IO3, SPI0_CS0# (for flash), SPI0_CS2# (for TPM)</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>5</td><td>Total Channel</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>PCH</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>4</td></tr><tr><td>M1</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>M1</td><td>Trace</td><td>4</td><td>13</td></tr><tr><td>M2</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>R1</td><td>Resistor</td><td>6</td><td>7</td></tr><tr><td>M3</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>Flash 1</td><td>Device</td><td>8</td><td>-1</td></tr><tr><td>M4</td><td>Trace</td><td>13</td><td>14</td></tr><tr><td>R2</td><td>Resistor</td><td>14</td><td>15</td></tr><tr><td>M5</td><td>Trace</td><td>15</td><td>16</td></tr><tr><td>TPM</td><td>Device</td><td>16</td><td>-1</td></tr></table></section><section id="FEE73A01-85E3-4A01-88BC-1533424A023F"><h2>Segment Lengths for Maximum 100MHz</h2><table><caption>SPI0 Flash 66MHz and 100MHz 2-Load Branch (PCH.IOE to Flash and TPM) MAF Topology Segment Lengths for Maximum 100MHz Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td><td /></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>50.8</td><td /></tr><tr><td>M2</td><td>MS, DSL, SL</td><td>25.4</td><td /></tr><tr><td>M3</td><td>MS, DSL, SL</td><td>12.7</td><td /></tr><tr><td>M4</td><td>MS, DSL, SL</td><td>2.54</td><td>This length only applicable for TPM branch</td></tr><tr><td>M5</td><td>MS, DSL, SL</td><td>76.2</td><td>This length only applicable for TPM branch</td></tr></table><p>Min Length Total (mm): 50.8</p><p>Min Length Total Note: BO + M1 + M2 + M3 = 50.8 mm.</p><p>Max Length Total (mm): 101.6</p><p>Max Length Total Note: 1) Max length between CPU to Flash = 101.6 mm;​  2) Total topology length = 180.34 mm.</p></section><section id="486CE450-B54A-4D44-AC62-0F6141C5BECB"><h2>Segment Lengths for Maximum 66MHz</h2><table><caption>SPI0 Flash 66MHz and 100MHz 2-Load Branch (PCH.IOE to Flash and TPM) MAF Topology Segment Lengths for Maximum 66MHz Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td><td /></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>88.9</td><td /></tr><tr><td>M2</td><td>MS, DSL, SL</td><td>25.4</td><td /></tr><tr><td>M3</td><td>MS, DSL, SL</td><td>12.7</td><td /></tr><tr><td>M4</td><td>MS, DSL, SL</td><td>2.54</td><td>This length only applicable for TPM branch</td></tr><tr><td>M5</td><td>MS, DSL, SL</td><td>76.2</td><td>This length only applicable for TPM branch</td></tr></table><p>Min Length Total (mm): 50.8</p><p>Min Length Total Note: BO + M1 + M2 + M3 = 50.8 mm.</p><p>Max Length Total (mm): 139.7</p><p>Max Length Total Note: 1) Max length between CPU to Flash = 139.7 mm;​  2) Total topology length = 218.44 mm.</p></section><section id="C29001BC-3A71-453A-8945-5E978D3D486B"><h2>SPI0 Flash 76.8MHz and 100MHz 1 to 3-Load Branch (Device Down) MAF Topology</h2><div><div>SPI0 Flash 100MHz and 76.8MHz 1 Load (Device Down) MAF Topology Diagram</div><image src="assets/images/268632A3-F672-4123-9949-A959BAC9587D.jpg" class="contentImage" /></div><div><div>SPI0 Flash 100MHz and 76.8MHz 2 Load Branch (Device Down) MAF with Flash and TPM Topology Diagram</div><image src="assets/images/29E2D16A-ECB8-4BD5-B451-21BB371AE778.jpg" class="contentImage" /></div><div><div>SPI0 Flash 100MHz and 76.8MHz 3 Load Branch (Device Down) MAF Topology Diagram</div><image src="assets/images/7F56AA80-159A-4FC6-8E52-0FE547383782.png" class="contentImage" /></div><table><caption>SPI0 Flash 76.8MHz and 100MHz 1 to 3-Load Branch (Device Down) MAF Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane</td><td>Continuous ground only.</td></tr><tr><td>Max frequency</td><td>Flash 1: 100 MHz.
TPM and Debug Tool:  &lt; 14.3 MHz.</td></tr><tr><td>Flash Programmer</td><td>Require additional isolation circuitry to protect CPU from back-feed voltage when connect to flash programmer. </td></tr><tr><td>R1</td><td>[1] 22 Ω ± 5%.
To be placed within 12.7 mm from flash device on SPI0_MISO, SPI0_MOSI, SPI0_IO2 and SPI0_IO3.
[2] 10 Ω ± 5%.
To be placed within 12.7 mm from flash device on SPI0_CLK.</td></tr><tr><td>R2</td><td>430 Ω ± 5%. 
To be placed within 2.54 mm from the branch on SPI0_CLK, SPI0_MISO, SPI0_MOSI, SPI0_IO2 and SPI0_IO3.</td></tr><tr><td>Length from CPU to Flash 1</td><td>Length from CPU to flash 1: 
= BO + M1 + M2 + M3 + M4</td></tr><tr><td>Minimum length, total</td><td>BO + M1 + M2 + M3 + M4 = 38.1 mm</td></tr><tr><td>Routing scheme</td><td>Interleave 1 CS with every 2 DATA lanes is recommended. 
Recommend to route DATA and CLK on same layer.</td></tr><tr><td>Flash device electrical characteristics recommendation for 100MHz and 76.8MHz support</td><td>[1] Driver strength spec: 50 Ω or stronger across worse case corners.
[2] 0.4 ns ≤ rise/ fall time measured at 30% to 70% ≤ 2 ns based on 30 pF test load. 
[3] Output capacitance, Cout ≤ 16 pF (including RPMC die).
[4] Input capacitance, Cin ≤ 12 pF (including RPMC die).
[5] Data input setup time ≤ 1.75 ns.
[6] Data input hold time ≤ 2 ns.
[7] CLK to DATA output valid time, min: 1 ns, based on 30 pF test load.
[8] CLK to DATA output valid time, max: 6 ns (50% to 50%), based on 30 pF test load.</td></tr><tr><td>Length matching between CLK and DATA/ CS# signals</td><td>12.7 mm</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.250 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>Signal name/ list</td><td>SPI0_CLK, SPI0_MOSI, SPI0_MISO, SPI0_IO2, SPI0_IO3, SPI0_CS0# (for flash), SPI0_CS2# (for TPM)</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>3</td><td>Total Channel</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>R1</td><td>Resistor</td><td>5</td><td>6</td></tr><tr><td>M4</td><td>Trace</td><td>6</td><td>7</td></tr><tr><td>Flash 1</td><td>Device</td><td>7</td><td>-1</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>8</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>R1</td><td>Resistor</td><td>5</td><td>6</td></tr><tr><td>M4</td><td>Trace</td><td>6</td><td>7</td></tr><tr><td>Flash 1</td><td>Device</td><td>7</td><td>-1</td></tr><tr><td>M5</td><td>Trace</td><td>8</td><td>9</td></tr><tr><td>R2</td><td>Resistor</td><td>9</td><td>10</td></tr><tr><td>M6</td><td>Trace</td><td>10</td><td>11</td></tr><tr><td>TPM</td><td>Device</td><td>11</td><td>-1</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>8</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>R1</td><td>Resistor</td><td>5</td><td>6</td></tr><tr><td>M4</td><td>Trace</td><td>6</td><td>7</td></tr><tr><td>Flash 1</td><td>Device</td><td>7</td><td>-1</td></tr><tr><td>M5</td><td>Trace</td><td>8</td><td>9</td></tr><tr><td>R2</td><td>Resistor</td><td>9</td><td>10</td></tr><tr><td>R2</td><td>Resistor</td><td>9</td><td>12</td></tr><tr><td>M6</td><td>Trace</td><td>10</td><td>11</td></tr><tr><td>TPM</td><td>Device</td><td>11</td><td>-1</td></tr><tr><td>M7</td><td>Trace</td><td>12</td><td>13</td></tr><tr><td>FET/MUX</td><td>Device</td><td>13</td><td>-1</td></tr></table></section><section id="06607229-80F4-4AB6-8A5A-7F4682B45828"><h2>Segment Lengths for Maximum 100MHz</h2><table><caption>SPI0 Flash 76.8MHz and 100MHz 1 to 3-Load Branch (Device Down) MAF Topology Segment Lengths for Maximum 100MHz Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS</td><td>12.7</td><td /></tr><tr><td>M1</td><td>MS</td><td>40.64</td><td>M1 can support up to 78.74 mm for 1-Load topology</td></tr><tr><td>M2</td><td>MS</td><td>10.16</td><td /></tr><tr><td>M3</td><td>MS</td><td>25.4</td><td /></tr><tr><td>M4</td><td>MS</td><td>12.7</td><td /></tr><tr><td>M5</td><td>MS</td><td>2.54</td><td>This length only applicable for TPM and Debug Tool branch</td></tr><tr><td>M6</td><td>MS</td><td>76.2</td><td>This length only applicable for Debug Tool branch</td></tr><tr><td>M7</td><td>MS</td><td>25.4</td><td>This length only applicable for Debug Tool branch</td></tr></table><p>Max Length Total (mm): 101.6</p><p>Max Length Total Note: 1) Max length between CPU to Flash for ; 1-load topology = 139.7 mm; 2 &amp; 3 load topology = 101.6mm​  2) Total topology length for: 1-load topology = 139.7 mm; 2-load topology = 180.34 mm; 3-load topology = 205.74 mm</p></section><section id="0315E07C-487D-4563-800F-4906CAE61E80"><h2>Segment Lengths for Maximum 76.8MHz</h2><table><caption>SPI0 Flash 76.8MHz and 100MHz 1 to 3-Load Branch (Device Down) MAF Topology Segment Lengths for Maximum 76.8MHz Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td><td /></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>40.64</td><td>M1 can support up to 66.04 mm for 1-Load topology</td></tr><tr><td>M2</td><td>MS, DSL, SL</td><td>25.4</td><td /></tr><tr><td>M3</td><td>MS, DSL, SL</td><td>35.56</td><td /></tr><tr><td>M4</td><td>MS, DSL, SL</td><td>12.7</td><td /></tr><tr><td>M5</td><td>MS, DSL, SL</td><td>2.54</td><td>This length only applicable for TPM and Debug Tool branch</td></tr><tr><td>M6</td><td>MS, DSL, SL</td><td>76.2</td><td>This length only applicable for Debug Tool branch</td></tr><tr><td>M7</td><td>MS, DSL, SL</td><td>25.4</td><td>This length only applicable for TPM and Debug Tool branch</td></tr></table><p>Max Length Total (mm): 127</p><p>Max Length Total Note: 1) Max length between CPU to Flash for; 1load = 152.4 mm; 2 &amp; 3 load = 127 mm;​  2) Total topology length for: 1-load topology = 152.4 mm; 2-load topology = 205.74 mm; 3-load topology = 231.14 mm</p></section><section id="0D5A15E5-B893-4104-A860-99BF06CFBF1E"><h2>SPI0 Flash 76.8MHz and 100MHz 2 to 4-Load Branch (Device Down) with G3 Flash Sharing Topology</h2><div><div>SPI0 Flash 100MHz and 76.8MHz 2 Load Branch (Device Down) with G3 Flash Sharing Topology Diagram</div><image src="assets/images/89FB41D0-7DDE-425A-8F9E-E048AA6AE2BC.jpg" class="contentImage" /></div><div><div>SPI0 Flash 100MHz and 76.8MHz 3 Load Branch (Device Down) with G3 Flash Sharing of Flash and TPM Topology Diagram</div><image src="assets/images/D42685B8-BB36-46AA-8AA2-3D7FF0A855FD.jpg" class="contentImage" /></div><div><div>SPI0 Flash 100MHz and 76.8MHz 4 Load Branch (Device Down) with G3 Flash Sharing Topology Diagram</div><image src="assets/images/5D241DCB-D250-423C-B017-2C5D98C07BB2.png" class="contentImage" /></div><table><caption>SPI0 Flash 76.8MHz and 100MHz 2 to 4-Load Branch (Device Down) with G3 Flash Sharing Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane</td><td>Continuous ground only.</td></tr><tr><td>Max frequency</td><td>Flash 1: 100 MHz.
TPM and Debug Tool:  &lt; 14.3 MHz.
EC: 50MHz.</td></tr><tr><td>R1</td><td>10 Ω ± 5%.
To be placed within 12.7 mm (100 MHz) &amp; 15.24 mm (76.8 MHz) from flash device on SPI0_CLK.
16 Ω ± 5%.
To be placed within 12.7 mm (100 MHz) &amp; 15.24 mm (76.8 MHz) from flash device on SPI0_MISO, SPI0_MOSI, SPI0_IO2 and SPI0_IO3.</td></tr><tr><td>R2</td><td>430 Ω ± 5%. 
To be placed within 2.54 mm from the branch on SPI0_CLK, SPI0_MISO, SPI0_MOSI, SPI0_IO2 and SPI0_IO3.</td></tr><tr><td>Length from CPU to Flash 1</td><td>Length from CPU to flash 1: 
= BO + M1 + M2 + M3 + M4</td></tr><tr><td>Minimum length, total</td><td>BO + M1 + M2 + M3 + M4 = 30.48mm</td></tr><tr><td>Routing scheme</td><td>Interleave 1 CS with every 2 DATA lanes is recommended. 
Recommend to route DATA and CLK on same layer.</td></tr><tr><td>Flash device electrical characteristics recommendation for 100MHz support</td><td>[1] Driver strength spec: 40 Ω or stronger across worse case corners.
[2] 0.4 ns ≤ rise/ fall time measured at 30% to 70% ≤ 2 ns based on 30 pF test load. 
[3] Output capacitance, Cout ≤ 16 pF (including RPMC die).
[4] Input capacitance, Cin ≤ 12 pF (including RPMC die).
[5] Data input setup time ≤ 1.75 ns.
[6] Data input hold time ≤ 2 ns.
[7] CLK to DATA output valid time, min: 1 ns, based on 30 pF test load.
[8] CLK to DATA output valid time, max: 6 ns (50% to 50%), based on 30 pF test load.</td></tr><tr><td>Flash device electrical characteristics recommendation for 76.8MHz support</td><td>[1] Driver strength spec: 50 Ω or stronger across worse case corners.
[2] 0.4 ns ≤ rise/ fall time measured at 30% to 70% ≤ 2 ns based on 30 pF test load. 
[3] Output capacitance, Cout ≤ 16 pF (including RPMC die).
[4] Input capacitance, Cin ≤ 12 pF (including RPMC die).
[5] Data input setup time ≤ 1.75 ns.
[6] Data input hold time ≤ 2 ns.
[7] CLK to DATA output valid time, min: 1 ns, based on 30 pF test load.
[8] CLK to DATA output valid time, max: 6 ns (50% to 50%), based on 30 pF test load.</td></tr><tr><td>FET component criteria</td><td>Ron &lt; 4.5 Ω.
Cin &lt; 6 pF.</td></tr><tr><td>Length matching between CLK and DATA/ CS# signals</td><td>12.7 mm</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.250 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>Signal name/ list</td><td>SPI0_CLK, SPI0_MOSI, SPI0_MISO, SPI0_IO2, SPI0_IO3, SPI0_CS0# (for flash), SPI0_CS2# (for TPM)</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>3</td><td>Total Channel</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>FET</td><td>1</td><td>Device</td><td>3</td><td>4</td></tr><tr><td>M2</td><td /><td>Trace</td><td>4</td><td>5</td></tr><tr><td>M2</td><td /><td>Trace</td><td>4</td><td>9</td></tr><tr><td>M3</td><td /><td>Trace</td><td>5</td><td>6</td></tr><tr><td>R1</td><td /><td>Resistor</td><td>6</td><td>7</td></tr><tr><td>M4</td><td /><td>Trace</td><td>7</td><td>8</td></tr><tr><td>Flash 1</td><td /><td>Device</td><td>8</td><td>-1</td></tr><tr><td>M5</td><td /><td>Trace</td><td>9</td><td>10</td></tr><tr><td>FET</td><td>2</td><td>Device</td><td>10</td><td>11</td></tr><tr><td>M6</td><td /><td>Trace</td><td>11</td><td>12</td></tr><tr><td>EC</td><td /><td>Device</td><td>12</td><td>-1</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>FET</td><td>1</td><td>Device</td><td>3</td><td>4</td></tr><tr><td>M2</td><td /><td>Trace</td><td>4</td><td>5</td></tr><tr><td>M2</td><td /><td>Trace</td><td>4</td><td>9</td></tr><tr><td>M2</td><td /><td>Trace</td><td>4</td><td>13</td></tr><tr><td>M3</td><td /><td>Trace</td><td>5</td><td>6</td></tr><tr><td>R1</td><td /><td>Resistor</td><td>6</td><td>7</td></tr><tr><td>M4</td><td /><td>Trace</td><td>7</td><td>8</td></tr><tr><td>Flash 1</td><td /><td>Device</td><td>8</td><td>-1</td></tr><tr><td>M5</td><td /><td>Trace</td><td>9</td><td>10</td></tr><tr><td>FET</td><td>2</td><td>Device</td><td>10</td><td>11</td></tr><tr><td>M6</td><td /><td>Trace</td><td>11</td><td>12</td></tr><tr><td>EC</td><td /><td>Device</td><td>12</td><td>-1</td></tr><tr><td>M7</td><td /><td>Trace</td><td>13</td><td>14</td></tr><tr><td>R2</td><td /><td>Resistor</td><td>14</td><td>15</td></tr><tr><td>M8</td><td /><td>Trace</td><td>15</td><td>16</td></tr><tr><td>TPM</td><td /><td>Device</td><td>16</td><td>-1</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>FET</td><td>1</td><td>Device</td><td>3</td><td>4</td></tr><tr><td>M2</td><td /><td>Trace</td><td>4</td><td>5</td></tr><tr><td>M2</td><td /><td>Trace</td><td>4</td><td>9</td></tr><tr><td>M2</td><td /><td>Trace</td><td>4</td><td>13</td></tr><tr><td>M3</td><td /><td>Trace</td><td>5</td><td>6</td></tr><tr><td>R1</td><td /><td>Resistor</td><td>6</td><td>7</td></tr><tr><td>M4</td><td /><td>Trace</td><td>7</td><td>8</td></tr><tr><td>Flash 1</td><td /><td>Device</td><td>8</td><td>-1</td></tr><tr><td>M5</td><td /><td>Trace</td><td>9</td><td>10</td></tr><tr><td>FET</td><td>2</td><td>Device</td><td>10</td><td>11</td></tr><tr><td>M6</td><td /><td>Trace</td><td>11</td><td>12</td></tr><tr><td>EC</td><td /><td>Device</td><td>12</td><td>-1</td></tr><tr><td>M7</td><td /><td>Trace</td><td>13</td><td>14</td></tr><tr><td>R2</td><td /><td>Resistor</td><td>14</td><td>15</td></tr><tr><td>R2</td><td /><td>Resistor</td><td>14</td><td>17</td></tr><tr><td>M8</td><td /><td>Trace</td><td>15</td><td>16</td></tr><tr><td>TPM</td><td /><td>Device</td><td>16</td><td>-1</td></tr><tr><td>M9</td><td /><td>Trace</td><td>17</td><td>18</td></tr><tr><td>FET / MUX</td><td /><td>Device</td><td>18</td><td>-1</td></tr></table></section><section id="0F6292C8-9AF9-4D72-9C21-358718DD4CBE"><h2>Segment Lengths for Maximum 100MHz</h2><table><caption>SPI0 Flash 76.8MHz and 100MHz 2 to 4-Load Branch (Device Down) with G3 Flash Sharing Topology Segment Lengths for Maximum 100MHz Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td><td /></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>30.48</td><td /></tr><tr><td>M2</td><td>MS, DSL, SL</td><td>5.08</td><td /></tr><tr><td>M3</td><td>MS, DSL, SL</td><td>25.4</td><td /></tr><tr><td>M4</td><td>MS, DSL, SL</td><td>12.7</td><td /></tr><tr><td>M5</td><td>MS, DSL, SL</td><td>2.54</td><td /></tr><tr><td>M6</td><td>MS, DSL, SL</td><td>127</td><td /></tr><tr><td>M7</td><td>MS, DSL, SL</td><td>2.54</td><td>This length only applicable for TPM and Debug Tool branch</td></tr><tr><td>M8</td><td>MS, DSL, SL</td><td>76.2</td><td>This length only applicable for TPM and Debug Tool branch</td></tr><tr><td>M9</td><td>MS, DSL, SL</td><td>25.4</td><td>This length only applicable for Debug Tool branch</td></tr></table><p>Max Length Total (mm): 86.36</p><p>Max Length Total Note: 1) Max length between CPU to Flash = 86.36 mm;​  2) Total topology length for: 2-load topology = 215.9 mm; 3-load topology = 294.64 mm; 4-load topology = 320.04 mm</p></section><section id="2182AC1F-795A-4647-84DE-4EA81642B472"><h2>Segment Lengths for Maximum 76.8MHz</h2><table><caption>SPI0 Flash 76.8MHz and 100MHz 2 to 4-Load Branch (Device Down) with G3 Flash Sharing Topology Segment Lengths for Maximum 76.8MHz Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td><td /></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>55.88</td><td>M1 can support up to 68.58 mm for 2-Load topology</td></tr><tr><td>M2</td><td>MS, DSL, SL</td><td>5.08</td><td /></tr><tr><td>M3</td><td>MS, DSL, SL</td><td>12.7</td><td /></tr><tr><td>M4</td><td>MS, DSL, SL</td><td>15.24</td><td /></tr><tr><td>M5</td><td>MS, DSL, SL</td><td>2.54</td><td /></tr><tr><td>M6</td><td>MS, DSL, SL</td><td>127</td><td /></tr><tr><td>M7</td><td>MS, DSL, SL</td><td>2.54</td><td>This length only applicable for TPM and Debug Tool branch</td></tr><tr><td>M8</td><td>MS, DSL, SL</td><td>76.2</td><td>This length only applicable for TPM and Debug Tool branch</td></tr><tr><td>M9</td><td>MS, DSL, SL</td><td>25.4</td><td>This length only applicable for Debug Tool branch</td></tr></table><p>Max Length Total (mm): 101.6</p><p>Max Length Total Note: 1) Max length between CPU to Flash: 2 load topology = 114.30 mm; 3 &amp; 4 load topology = 101.60 mm;​  2) Total topology length for: 2-load topology = 243.84 mm; 3-load topology = 309.88 mm; 4-load topology = 335.28 mm</p></section><section id="57993CE5-8FC3-4753-86F8-4B45D7AF6354"><h2>[For Internal Validation] SPI0 Flash 100MHz 4-Load Branch (Device Down) with G3 Isolation FET Topology</h2><div><div>SPI0 Flash 100MHz 4 Load Branch (Device Down) with G3 Isolation FET Flash Sharing Topology Diagram</div><image src="assets/images/BD72DBDF-80F2-45B6-B3D5-E3B032B63CFA.jpg" class="contentImage" /></div><table><caption>[For Internal Validation] SPI0 Flash 100MHz 4-Load Branch (Device Down) with G3 Isolation FET Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane</td><td>Continuous ground only.</td></tr><tr><td>Max frequency</td><td>Flash 1: 100 MHz.
TPM and Debug Tool:  &lt; 14.3 MHz.
EC: 50MHz.</td></tr><tr><td>R1</td><td>[1] 9.1 Ω ± 5%.
To be placed within 12.7 mm from flash device on SPI0_MISO, SPI0_MOSI, SPI0_IO2 and SPI0_IO3.

[2] 0 Ω placeholder.
To be placed within 12.7 mm from flash device on SPI0_CLK.</td></tr><tr><td>R2</td><td>430 Ω ± 5%. 
To be placed within 2.54 mm from the branch on SPI0_CLK, SPI0_MISO, SPI0_MOSI, SPI0_IO2 and SPI0_IO3.</td></tr><tr><td>R3</td><td>Placeholder for PPV implementation. Unstuff by default.</td></tr><tr><td>R4</td><td>0 Ω. 
To be placed within 2.54 mm from the FET (for debug) on SPI0_CLK, SPI0_MISO, SPI0_MOSI, SPI0_IO2 and SPI0_IO3.</td></tr><tr><td>R5</td><td>0 Ω. 
To be placed within 2.54 mm from the branch on SPI0_CLK, SPI0_MISO, SPI0_MOSI, SPI0_IO2 and SPI0_IO3.</td></tr><tr><td>Length from CPU to Flash 1</td><td>Length from CPU to flash 1: 
= BO + M1 + M2 + M3 + M4</td></tr><tr><td>Minimum length, total</td><td>BO + M1 + M2 + M3 + M4 = 40.64mm</td></tr><tr><td>Routing scheme</td><td>Interleave 1 CS with every 2 DATA lanes is recommended. 
Recommend to route DATA and CLK on same layer.</td></tr><tr><td>Flash device electrical characteristics recommendation for 100MHz support</td><td>[1] Driver strength spec: 40 Ω or stronger across worse case corners.
[2] 0.4 ns ≤ rise/ fall time measured at 30% to 70% ≤ 1.7 ns based on 30 pF test load. 
[3] Output capacitance, Cout ≤ 16 pF (including RPMC die).
[4] Input capacitance, Cin ≤ 12 pF (including RPMC die).
[5] Data input setup time ≤ 1.75 ns.
[6] Data input hold time ≤ 2 ns.
[7] CLK to DATA output valid time, min: 1 ns, based on 30 pF test load.
[8] CLK to DATA output valid time, max: 6 ns (50% to 50%), based on 30 pF test load.</td></tr><tr><td>FET component criteria</td><td>Ron &lt; 4.5 Ω.
Cin &lt; 6 pF.</td></tr><tr><td>Length matching between CLK and DATA/ CS# signals</td><td>12.7 mm</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.250 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>Signal name/ list</td><td>SPI0_CLK, SPI0_MOSI, SPI0_MISO, SPI0_IO2, SPI0_IO3, SPI0_CS0# (for flash), SPI0_CS2# (for TPM)</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>4</td><td>Total Channel</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>FET</td><td>1</td><td>Device</td><td>3</td><td>4</td></tr><tr><td>M2</td><td /><td>Trace</td><td>4</td><td>5</td></tr><tr><td>M2</td><td /><td>Trace</td><td>4</td><td>9</td></tr><tr><td>M2</td><td /><td>Trace</td><td>4</td><td>13</td></tr><tr><td>M2</td><td /><td>Trace</td><td>4</td><td>17</td></tr><tr><td>M3</td><td /><td>Trace</td><td>5</td><td>6</td></tr><tr><td>R1</td><td /><td>Resistor</td><td>6</td><td>7</td></tr><tr><td>M4</td><td /><td>Trace</td><td>7</td><td>8</td></tr><tr><td>Flash 1</td><td /><td>Device</td><td>8</td><td>-1</td></tr><tr><td>M5</td><td /><td>Trace</td><td>9</td><td>10</td></tr><tr><td>FET</td><td>2</td><td>Device</td><td>10</td><td>11</td></tr><tr><td>FET</td><td>2</td><td>Device</td><td>10</td><td>28</td></tr><tr><td>M6</td><td /><td>Trace</td><td>11</td><td>12</td></tr><tr><td>EC</td><td /><td>Device</td><td>12</td><td>-1</td></tr><tr><td>M7</td><td /><td>Trace</td><td>13</td><td>14</td></tr><tr><td>R2</td><td /><td>Resistor</td><td>14</td><td>15</td></tr><tr><td>M8</td><td /><td>Trace</td><td>15</td><td>16</td></tr><tr><td>TPM</td><td /><td>Device</td><td>16</td><td>-1</td></tr><tr><td>M9</td><td /><td>Trace</td><td>17</td><td>18</td></tr><tr><td>R3</td><td /><td>Resistor</td><td>18</td><td>19</td></tr><tr><td>M10</td><td /><td>Trace</td><td>19</td><td>20</td></tr><tr><td>FET</td><td>3</td><td>Device</td><td>20</td><td>21</td></tr><tr><td>M14</td><td /><td>Trace</td><td>21</td><td>22</td></tr><tr><td>TTK3</td><td /><td>Device</td><td>22</td><td>-1</td></tr><tr><td>M11</td><td /><td>Trace</td><td>28</td><td>27</td></tr><tr><td>R5</td><td /><td>Resistor</td><td>27</td><td>26</td></tr><tr><td>M12</td><td /><td>Trace</td><td>26</td><td>25</td></tr><tr><td>R4</td><td /><td>Resistor</td><td>25</td><td>24</td></tr><tr><td>M13</td><td /><td>Trace</td><td>24</td><td>20</td></tr></table></section><section id="055FDED2-9FB5-4184-84F4-E0DBA58F3EAA"><h2>Segment Lengths for Maximum 100MHz</h2><table><caption>[For Internal Validation] SPI0 Flash 100MHz 4-Load Branch (Device Down) with G3 Isolation FET Topology Segment Lengths for Maximum 100MHz Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL</td><td>12.7</td><td /></tr><tr><td>M1</td><td>MS, DSL</td><td>38.1</td><td /></tr><tr><td>M2</td><td>MS, DSL</td><td>7.62</td><td /></tr><tr><td>M3</td><td>MS, DSL</td><td>12.7</td><td /></tr><tr><td>M4</td><td>MS, DSL</td><td>12.7</td><td /></tr><tr><td>M5</td><td>MS, DSL</td><td>2.54</td><td /></tr><tr><td>M6</td><td>MS, DSL</td><td>127</td><td /></tr><tr><td>M7</td><td>MS, DSL</td><td>2.54</td><td /></tr><tr><td>M8</td><td>MS, DSL</td><td>76.2</td><td /></tr><tr><td>M9</td><td>MS, DSL</td><td>2.54</td><td /></tr><tr><td>M10+M14</td><td>MS, DSL</td><td>101.74</td><td>This segment applicable for PPV usage</td></tr><tr><td>M11</td><td>MS, DSL</td><td>2.54</td><td /></tr><tr><td>M12</td><td>MS, DSL</td><td>36.83</td><td>This segment applicable for TTK3 usage</td></tr><tr><td>M13</td><td>MS, DSL</td><td>2.54</td><td /></tr></table><p>Max Length Total (mm): 83.82</p><p>Max Length Total Note: 1) Max length between CPU to Flash = 83.82 mm;​  2) Total topology length = 438.29 mm</p></section><section id="BD6CC927-F136-4B03-AA56-3E8388427728"><h2>SUSCLK</h2></section><section id="F8457BEB-6133-4C0D-90D2-B25C9434AFCB"><h2>SUSCLK 1-Load (Add-In Card) Topology</h2><div><div>SUSCLK 1-Load (Add-In Card) Topology Diagram</div><image src="assets/images/7B28FD48-BEAD-4F40-96D7-9BEFB1F1FCF6.jpg" class="contentImage" /></div><table><caption>SUSCLK 1-Load (Add-In Card) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>R1</td><td>0 Ω placeholder is recommended, but not mandatory. If failing device overshoot/ undershoot, a 33 Ω resistor can be stuffed. If possible work with device vendor to determine necessity of R1.
Must be placed within 50.8 mm from CPU.</td></tr><tr><td>Signal name/ list</td><td>SUSCLK</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th><th>Notes</th></tr><tr><td>Tx</td><td>6</td><td>Total Channel</td><td>It is recommended to minimize number of vias.</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R1</td><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>AIC Connector</td><td>Device</td><td>5</td><td>-1</td></tr></table></section><section id="21CF4528-8253-48B0-A2D5-EE5150AC11D0"><h2>Segment Lengths</h2><table><caption>SUSCLK 1-Load (Add-In Card) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>12.7</td></tr><tr><td>M1</td><td>DSL, MS, SL</td><td>38.1</td></tr><tr><td>M2</td><td>DSL, MS, SL</td><td>177.8</td></tr><tr><td>M3</td><td>DSL, MS, SL</td><td>50.8</td></tr></table><p>Max Length Total (mm): 279.4</p></section><section id="80177982-0ABA-4388-A633-F2BB6A1331D5"><h2>SUSCLK 1-Load (Device Down) Topology</h2><div><div>SUSCLK 1-Load (Device Down) Topology Diagram</div><image src="assets/images/EC4CBE38-A73E-4555-B39F-8EEE7694129F.png" class="contentImage" /></div><table><caption>SUSCLK 1-Load (Device Down) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>R1</td><td>0 Ω placeholder is recommended, but not mandatory. If failing device overshoot/ undershoot, a 33 Ω resistor can be stuffed. If possible work with device vendor to determine necessity of R1.
Must be placed within 50.8 mm from CPU.</td></tr><tr><td>Signal name/ list</td><td>[1] CPU package ballout name: SUSCLK
[2] PCH package ballout name: RTCX1</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th><th>Notes</th></tr><tr><td>Tx</td><td>6</td><td>Total Channel</td><td>It is recommended to minimize number of vias.</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R1</td><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>SUSCLK Device/ PCH.IOE</td><td>Device</td><td>5</td><td>-1</td></tr></table></section><section id="9E55F748-5CE1-4DDF-9191-A4DC7303AF37"><h2>Segment Lengths</h2><table><caption>SUSCLK 1-Load (Device Down) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>12.7</td></tr><tr><td>M1</td><td>DSL, MS, SL</td><td>38.1</td></tr><tr><td>M2</td><td>DSL, MS, SL</td><td>228.6</td></tr></table><p>Max Length Total (mm): 279.4</p></section><section id="A9585467-003A-499B-B783-6A8F56C424F2"><h2>SUSCLK 2-Load (Device Down and Add-In Card) Topology</h2><div><div>SUSCLK 2-Load (Device Down and Add-In Card) Topology Diagram</div><image src="assets/images/75DADE41-385D-4D1E-BA58-2B443B809C03.png" class="contentImage" /></div><table><caption>SUSCLK 2-Load (Device Down and Add-In Card) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Branch length</td><td>Branch 1 = M2 +  M4 = 228.6 mm.
Branch 2 = M3 = 228.6 mm.</td></tr><tr><td>Length matching between branches</td><td>Length matching is not required between branches.</td></tr><tr><td>R1</td><td>33 Ω.
Must be placed within 50.8 mm from CPU.</td></tr><tr><td>Signal name/ list</td><td>[1] CPU package ballout name: SUSCLK
[2] PCH package ballout name: RTCX1</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th><th>Notes</th></tr><tr><td>Tx</td><td>6</td><td>Total Channel</td><td>It is recommended to minimize number of vias.</td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>8</td></tr><tr><td>R1</td><td>1</td><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td /><td>Trace</td><td>4</td><td>5</td></tr><tr><td>AIC Connector</td><td /><td>Device</td><td>5</td><td>-1</td></tr><tr><td>R1</td><td>2</td><td>Resistor</td><td>8</td><td>9</td></tr><tr><td>M3</td><td /><td>Trace</td><td>9</td><td>10</td></tr><tr><td>SUSCLK Device2/ PCH.IOE</td><td /><td>Device</td><td>10</td><td>-1</td></tr></table></section><section id="2FF781EE-AC67-447B-ABC2-F007B3FD4A85"><h2>Segment Lengths</h2><table><caption>SUSCLK 2-Load (Device Down and Add-In Card) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>12.7</td></tr><tr><td>M1</td><td>DSL, MS, SL</td><td>38.1</td></tr><tr><td>M2</td><td>DSL, MS, SL</td><td>177.8</td></tr><tr><td>M3</td><td>MS, DSL, SL</td><td>228.6</td></tr><tr><td>M4</td><td>DSL, MS, SL</td><td>50.8</td></tr></table><p>Max Length Total (mm): 279.4</p><p>Max Length Total Note: 1) Max length between CPU to the furthest end device = 279.4 mm;​  2) Total topology length = 508 mm.</p></section><section id="C32E5431-7196-4E92-AF42-C362B7C09870"><h2>SVID</h2></section><section id="2FF355D1-7DF4-4E51-B009-EF3FDAFB2E33"><h2>SVID 1-Load (Device Down) Topology</h2><div><div>SVID 1-Load (Device Down) Topology Diagram</div><image src="assets/images/963179FF-F653-4192-8D4C-401F0D62E7F3.png" class="contentImage" /></div><table><caption>SVID 1-Load (Device Down) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>VIDSOUT platform resistors</td><td>Rpu1 = 160 Ω, Rpu2 = 160 Ω, R1 = 10 Ω, R2 = 10 Ω.</td></tr><tr><td>VIDSCK platform resistors</td><td>Rpu1 = Empty, Rpu2 = 82 Ω, R1 = 0 Ω/ Short PAD, R2 = 15 Ω.</td></tr><tr><td>VIDSALERT# platform resistors</td><td>Rpu1 = 100 Ω, Rpu2 = Empty, R1 = 0 Ω/ Short PAD, R2 = 0 Ω/ Short PAD.</td></tr><tr><td>Platform resistor tolerance</td><td>± 5%</td></tr><tr><td>Clarification when Rpu1/ Rpu2/ R1/ R2 = Empty/ 0 Ω/ Short Pad</td><td>[1] Rpu1 or Rpu2 = Empty; The specific side of the trace related to Rpu1 = Empty or Rpu2 = Empty does not need a pull-up resistor to the 1.25V power rail (VCCPRIM_IO_OUT_SVID).
[2] R1 or R2 = 0 Ω/ Short Pad; The signal does not need a series resistor for the specific part on the trace which is being represented by R1 or R2. 
Be aware, the trace still needs to remain connected end to end.
* It is strongly recommended to refer for the implementation on RVP.</td></tr><tr><td>Gen5 VRTT tool validation </td><td>Stuff VIDSOUT R1 with 0 Ω if VIDSOUT signal swing fails VIL with Gen5 VRTT tool. </td></tr><tr><td>Maximum trace DC resistance </td><td>12 Ω</td></tr><tr><td>Signal PTH/ via transition</td><td>Suggest having a GND stitching vias for each signal transition. The GND stitching vias to the signal vias need to be within 5.08 mm from one another.</td></tr><tr><td>Reference plane</td><td>Continuous ground only.</td></tr><tr><td>Essential guidelines for routing near switching voltage regulator circuit</td><td>It is strongly recommended to meet routing near switching voltage regulator guidelines for SVID signals. Refer to "Switching VR Circuit Guideline" chapter in PDG for the details. (Technical White Paper Doc#:  726825)</td></tr><tr><td>Route ordering</td><td>When routing at minimum spacing route ALERT between DATA and CLK.</td></tr><tr><td>Length matching between VIDSOUT and VIDSCK</td><td>± 2.54 mm</td></tr><tr><td>Signal name/ list</td><td>VIDSOUT, VIDSCK, VIDALERT#.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th></tr><tr><td>Rx</td><td>6</td></tr><tr><td>Tx</td><td>6</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R1</td><td /><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>R1</td><td /><td>Resistor</td><td>3</td><td>5</td></tr><tr><td>Rpu1</td><td /><td>Resistor</td><td>5</td><td>6</td></tr><tr><td>VCCPRIM_IO_OUT_SVID</td><td>1</td><td>Rail</td><td>6</td><td>-1</td></tr><tr><td>M2</td><td /><td>Trace</td><td>4</td><td>7</td></tr><tr><td>M2</td><td /><td>Trace</td><td>4</td><td>8</td></tr><tr><td>R2</td><td /><td>Resistor</td><td>7</td><td>10</td></tr><tr><td>Rpu2</td><td /><td>Resistor</td><td>8</td><td>9</td></tr><tr><td>VCCPRIM_IO_OUT_SVID</td><td>2</td><td>Rail</td><td>9</td><td>-1</td></tr><tr><td>M3</td><td /><td>Trace</td><td>10</td><td>11</td></tr><tr><td>IMVP</td><td /><td>Device</td><td>11</td><td>-1</td></tr></table></section><section id="347118E3-5254-47BB-AD8F-19E66C0639A7"><h2>Segment Lengths</h2><table><caption>SVID 1-Load (Device Down) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, SL</td><td>24</td><td /></tr><tr><td>M1</td><td>MS, SL</td><td>52</td><td /></tr><tr><td>M2</td><td>MS, SL</td><td>153.8</td><td /></tr><tr><td>M3</td><td>MS, SL</td><td>75</td><td /></tr></table><p>Max Length Total (mm): 304.8</p></section><section id="9F0A3D25-4985-4014-893F-93F518D5F9AB"><h2>SVID 2-Load (Device Down) Topology</h2><div><div>SVID 2-Load Topology (Device Down) Diagram</div><image src="assets/images/56D944B8-D2C5-47C9-B30B-63D8D3D8154D.png" class="contentImage" /></div><table><caption>SVID 2-Load (Device Down) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>VIDSOUT platform resistors</td><td>Rpu1 = 160 Ω, Rpu2 = 160 Ω, R1 = 10 Ω, R2 = 10 Ω.</td></tr><tr><td>VIDSCK platform resistors</td><td>Rpu1 = Empty, Rpu2 = 82 Ω, R1 = 0 Ω/ Short PAD, R2 = 50 Ω.</td></tr><tr><td>VIDSALERT# platform resistors</td><td>Rpu1 = 100 Ω, Rpu2 = Empty, R1 = 220 Ω, R2 = 0 Ω/ Short PAD.</td></tr><tr><td>Platform resistor tolerance</td><td>± 5%</td></tr><tr><td>Resistor Placement Recommendation (Rpu1, R1, Rpu2, R2)</td><td>The Rpu1 &amp; R1 resistor should be place close to CPU and Rpu2 &amp; R2 resistor should be place close to IMVP. </td></tr><tr><td>Clarification when Rpu1/ Rpu2/ R1/ R2 = Empty/ 0 Ω/ Short Pad</td><td>[1] Rpu1 or Rpu2 = Empty; The specific side of the trace related to Rpu1 = Empty or Rpu2 = Empty does not need a pull-up resistor to the 1.25V power rail (VCCPRIM_IO_OUT_SVID).
[2] R1 or R2 = 0 Ω/ Short Pad; The signal does not need a series resistor for the specific part on the trace which is being represented by R1 or R2. 
Be aware, the trace still needs to remain connected end to end.
* It is strongly recommended to refer for the implementation on RVP.</td></tr><tr><td>Gen5 VRTT tool validation </td><td>Stuff VIDSOUT R1 with 0 Ω if VIDSOUT signal swing fails VIL with Gen5 VRTT tool. </td></tr><tr><td>Maximum trace DC resistance </td><td>12 Ω</td></tr><tr><td>Signal PTH/ via transition</td><td>Suggest having a GND stitching vias for each signal transition. The GND stitching vias to the signal vias need to be within 5.08 mm from one another.</td></tr><tr><td>Reference plane</td><td>Continuous ground only.</td></tr><tr><td>Essential guidelines for routing near switching voltage regulator circuit</td><td>It is strongly recommended to meet routing near switching voltage regulator guidelines for SVID signals. Refer to "Switching VR Circuit Guideline" chapter in PDG for the details. (Technical White Paper Doc#:  726825)</td></tr><tr><td>Route ordering</td><td>When routing at minimum spacing route Alert between Data and Clock.</td></tr><tr><td>Length matching between VIDSOUT and VIDSCK</td><td>± 2.54 mm</td></tr><tr><td>Signal name/ list</td><td>VIDSOUT, VIDSCK, VIDALERT#.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th></tr><tr><td>Rx</td><td>6</td></tr><tr><td>Tx</td><td>6</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R1</td><td /><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>R1</td><td /><td>Resistor</td><td>3</td><td>5</td></tr><tr><td>Rpu1</td><td /><td>Resistor</td><td>4</td><td>6</td></tr><tr><td>VCCPRIM_IO_OUT_SVID</td><td>1</td><td>Rail</td><td>6</td><td>-1</td></tr><tr><td>M2</td><td /><td>Trace</td><td>5</td><td>7</td></tr><tr><td>M2</td><td /><td>Trace</td><td>5</td><td>8</td></tr><tr><td>M4</td><td /><td>Trace</td><td>7</td><td>9</td></tr><tr><td>R2</td><td>1</td><td>Resistor</td><td>9</td><td>10</td></tr><tr><td>M5</td><td /><td>Trace</td><td>10</td><td>11</td></tr><tr><td>IMVP_1</td><td /><td>Device</td><td>11</td><td>-1</td></tr><tr><td>M3</td><td /><td>Trace</td><td>8</td><td>12</td></tr><tr><td>M3</td><td /><td>Trace</td><td>8</td><td>16</td></tr><tr><td>M6</td><td /><td>Trace</td><td>12</td><td>13</td></tr><tr><td>R2</td><td>2</td><td>Resistor</td><td>13</td><td>14</td></tr><tr><td>M7</td><td /><td>Trace</td><td>14</td><td>15</td></tr><tr><td>IMVP_2</td><td /><td>Device</td><td>15</td><td>-1</td></tr><tr><td>Rpu2</td><td /><td>Resistor</td><td>16</td><td>17</td></tr><tr><td>VCCPRIM_IO_OUT_SVID</td><td>2</td><td>Rail</td><td>17</td><td>-1</td></tr></table></section><section id="BFF9D79A-30C5-463E-93CF-D6B5C3C6FEBA"><h2>Segment Lengths</h2><table><caption>SVID 2-Load (Device Down) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, SL</td><td>24</td><td /></tr><tr><td>M1</td><td>MS, SL</td><td>52</td><td /></tr><tr><td>M2</td><td>MS, SL</td><td>114.8</td><td /></tr><tr><td>M3</td><td>MS, SL</td><td>102</td><td /></tr><tr><td>M4</td><td>MS, SL</td><td>3</td><td /></tr><tr><td>M5</td><td>MS, SL</td><td>3</td><td /></tr><tr><td>M6</td><td>MS, SL</td><td>3</td><td /></tr><tr><td>M7</td><td>MS, SL</td><td>3</td><td /></tr></table><p>Max Length Total (mm): 298.8</p><p>Max Length Total Note: Max length between CPU to the furthest end device = 298.8 mm;​ 3) Total topology length = 304.8 mm.</p></section><section id="680017EE-419C-422C-9FEA-CFED48176996"><h2>SoundWire</h2><p>Description: SoundWire </p></section><section id="7D8DF67C-D5C3-4EE8-BF92-082463E1DD66"><h2>SoundWire Large System: 1-Load (Add-In Card) Topology</h2><div><div>SoundWire Large System: 1-Load (Add-In Card) Topology Diagram</div><image src="assets/images/D0955AE3-1055-4F24-AF33-021EFE754F41.jpg" class="contentImage" /></div><table><caption>SoundWire Large System: 1-Load (Add-In Card) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>M_Cable characteristic impedance target</td><td>50 Ω ± 10%.</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).
</td></tr><tr><td>Max frequency</td><td>12.288 MHz</td></tr><tr><td>SoundWire ports supported</td><td>Single-lane: Port #0, Port #1, Port #2, Port #3.
Multi-lane: Port #2 (up to 3 data lane), Port #3 (up to 4 data lane).</td></tr><tr><td>Length matching between CLK and DATA signals</td><td>5.08 mm</td></tr><tr><td>CPU TX &amp; RX timing register configuration</td><td>For total length &lt; 600 mm:
[1] CLDS  = 5 Clock Period
[2] DODS/DODSE/DODSE2 = 7 Clock Period
[3] DOAIS/DOAISE/DOAISE2 = 9 Clock Period

For total length ≥ 600 mm:  
[1] CLDS  = 6 Clock Period
[2] DODS/DODSE/DODSE2 = 7 Clock Period
[3] DOAIS/DOAISE/DOAISE2 = 9 Clock Period

Please refer to "Intel Smart Sound Technology ACPI Configuration" for further details on how to configure timing register. (BIOS Specification Doc#:  609917)</td></tr><tr><td>CPU buffer driver strength</td><td>50 Ω, slew 11.</td></tr><tr><td>Device buffer driver strength &amp; resistor combination</td><td>1) Device buffer driver strength of 20 Ω ± 30% 
2) Device series resistor of 56 Ω ± 5%

Refer to section on "Additional Guidelines - SoundWire* Interface Design Guidelines" for resistor placement to achieve the recommended device drive impedance target.</td></tr><tr><td>Signal name/ list</td><td>SNDW[0:3]_CLK, SNDW[0:3]_DATA.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th></tr><tr><td>Rx, Tx</td><td>4</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>CONN</td><td>Device</td><td>4</td><td>-1</td></tr></table></section><section id="DF053D7E-05CC-4C7E-9162-6C879427A059"><h2>Segment Lengths</h2><table><caption>SoundWire Large System: 1-Load (Add-In Card) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>M1+M2</td><td>MS, DSL, SL</td><td>300</td></tr><tr><td>M3</td><td>MS, DSL, SL</td><td>150</td></tr><tr><td>M_Cable</td><td>Cable</td><td>350</td></tr></table><p>Min Length Total (mm): 98.1</p><p>Max Length Total (mm): 812.7</p></section><section id="EF5906A9-A171-4951-884A-E2E47A949086"><h2>SoundWire Large System: 2-Load Star Topology</h2><div><div>SoundWire Large System: 2-Load Star (Device Down) Topology Diagram</div><image src="assets/images/A242F22A-832D-4CD7-8EB9-1F9A6B8733A4.jpg" class="contentImage" /></div><div><div>SoundWire Large System: 2-Load Star (Add-In Card) Topology Diagram</div><image src="assets/images/B7359ACE-FB95-4368-B5E9-328001DB7F50.jpg" class="contentImage" /></div><table><caption>SoundWire Large System: 2-Load Star Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>M_Cable characteristic impedance target</td><td>50 Ω ± 10%.</td></tr><tr><td>R1</td><td>0 Ω placeholder. 
To be placed 10 mm to 15 mm from the connector before the branch.</td></tr><tr><td>R2</td><td>0 Ω placeholder. 
To be placed 5 mm to 10 mm from the connector.</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).
</td></tr><tr><td>Length matching between branch for Device 1 &amp; 2 (Option 1: M_cable or Option 2: M4)</td><td>10 mm</td></tr><tr><td>Max frequency</td><td>9.6 MHz</td></tr><tr><td>SoundWire ports supported</td><td>Port #0, Port #1, Port #2, Port #3.</td></tr><tr><td>Length matching between CLK and DATA signals</td><td>5.08 mm</td></tr><tr><td>CPU buffer driver strength</td><td>50 Ω, slew 11.</td></tr><tr><td>CPU TX &amp; RX timing register configuration</td><td>For total length &lt; 850. 9 mm:
[1] CLDS  = 5 Clock Period
[2] DODS/DODSE/DODSE2 = 10 Clock Period
[3] DOAIS/DOAISE/DOAISE2 = 10 Clock Period

For total length ≥ 850.9 mm:
[1] CLDS  = 9 Clock Period
[2] DODS/DODSE/DODSE2 = 10 Clock Period
[3] DOAIS/DOAISE/DOAISE2 = 10 Clock Period

Please refer to "Intel Smart Sound Technology ACPI Configuration" for further details on how to configure timing register. (BIOS Specification Doc#:  609917)</td></tr><tr><td>Device buffer driver strength</td><td>1) Device buffer driver strength of 20 Ω ± 30% 
2) Device series resistor of 56 Ω ± 5%

Refer to section on "Additional Guidelines - SoundWire* Interface Design Guidelines" for resistor placement to achieve the recommended device drive impedance target.</td></tr><tr><td>Signal name/ list</td><td>SNDW[0:3]_CLK, SNDW[0:3]_DATA.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th></tr><tr><td>Rx, Tx</td><td>4</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R1</td><td /><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>1</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>R2</td><td>1</td><td>Resistor</td><td>5</td><td>6</td></tr><tr><td>M3</td><td>1</td><td>Trace</td><td>6</td><td>7</td></tr><tr><td>CONN</td><td>1</td><td>Device</td><td>7</td><td>-1</td></tr><tr><td>M2</td><td>2</td><td>Trace</td><td>8</td><td>9</td></tr><tr><td>R2</td><td>2</td><td>Resistor</td><td>9</td><td>10</td></tr><tr><td>M3</td><td>2</td><td>Trace</td><td>10</td><td>11</td></tr><tr><td>CONN</td><td>2</td><td>Device</td><td>11</td><td>-1</td></tr><tr><td>R1</td><td /><td>Resistor</td><td>3</td><td>8</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R1</td><td /><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>1</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>R2</td><td>1</td><td>Resistor</td><td>5</td><td>6</td></tr><tr><td>M3</td><td>1</td><td>Trace</td><td>6</td><td>7</td></tr><tr><td>M4</td><td>1</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>Device 1</td><td /><td>Device</td><td>8</td><td>-1</td></tr><tr><td>R1</td><td /><td>Resistor</td><td>3</td><td>9</td></tr><tr><td>M2</td><td>2</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>R2</td><td>2</td><td>Resistor</td><td>10</td><td>11</td></tr><tr><td>M3</td><td>2</td><td>Trace</td><td>11</td><td>12</td></tr><tr><td>M4</td><td>2</td><td>Trace</td><td>12</td><td>13</td></tr><tr><td>Device 2</td><td /><td>Device</td><td>13</td><td>-1</td></tr></table></section><section id="3934867C-BBBE-462D-B522-7FB63B626104"><h2>Segment Lengths</h2><table><caption>SoundWire Large System: 2-Load Star Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>170</td></tr><tr><td>M2</td><td>MS</td><td>5</td></tr><tr><td>M3</td><td>MS</td><td>10</td></tr><tr><td>M4</td><td>MS, DSL, SL</td><td>550</td></tr><tr><td>M_Cable</td><td>Cable</td><td>550</td></tr></table><p>Min Length Total (mm): 165.1</p><p>Max Length Total (mm): 747.7</p><p>Max Length Total Note: 1) Max length between CPU to the furthest end device = 747.7 mm;​  2) Total topology length = 1312.7 mm. </p></section><section id="D359EA33-37D4-4E70-B380-7DD75A8577E2"><h2>SoundWire Large System: 4-Load Star (Device Down) Topology</h2><div><div>SoundWire Large System: 4-Load Star (Device Down) Topology Diagram</div><image src="assets/images/0AD2557B-2829-4A22-94C4-482640D37A37.jpg" class="contentImage" /></div><table><caption>SoundWire Large System: 4-Load Star (Device Down) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>R1</td><td>0 Ω placeholder. 
To be placed 10 mm to 15 mm from the first branch from CPU.</td></tr><tr><td>R2</td><td>0 Ω placeholder. 
To be placed 5 mm to 10 mm from the device.</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Length matching between branch (M3_1 &amp; M3_2)</td><td>10 mm</td></tr><tr><td>Max frequency</td><td>9.6 MHz</td></tr><tr><td>SoundWire ports supported</td><td>Port #0, Port #1, Port #2, Port #3.</td></tr><tr><td>Length matching between CLK and DATA signals</td><td>5.08 mm</td></tr><tr><td>CPU TX &amp; RX timing register configuration</td><td>For total length &lt; 571.5 mm:
[1] CLDS  = 5 Clock Period
[2] DODS/DODSE/DODSE2 = 10 Clock Period
[3] DOAIS/DOAISE/DOAISE2 = 10 Clock Period

For total length ≥ 571.5 mm:
[1] CLDS  = 9 Clock Period
[2] DODS/DODSE/DODSE2 = 10 Clock Period
[3] DOAIS/DOAISE/DOAISE2 = 10 Clock Period

Please refer to "Intel Smart Sound Technology ACPI Configuration" for further details on how to configure timing register. (BIOS Specification Doc#:  609917)</td></tr><tr><td>CPU buffer driver strength</td><td>50 Ω, slew 11.</td></tr><tr><td>Device buffer driver strength &amp; resistor combination</td><td>1) Device buffer driver strength of 20 Ω ± 30% 
2) Device series resistor of 91 Ω ± 5%

Refer to section on "Additional Guidelines - SoundWire* Interface Design Guidelines" for resistor placement to achieve the recommended device drive impedance target.</td></tr><tr><td>Signal name/ list</td><td>SNDW[0:3]_CLK, SNDW[0:3]_DATA.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>4</td><td>Total Channel</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R1</td><td /><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td /><td>Trace</td><td>4</td><td>5</td></tr><tr><td>M2</td><td /><td>Trace</td><td>4</td><td>6</td></tr><tr><td>M3</td><td>1</td><td>Trace</td><td>5</td><td>7</td></tr><tr><td>M3</td><td>1</td><td>Trace</td><td>5</td><td>8</td></tr><tr><td>M4</td><td>1</td><td>Trace</td><td>7</td><td>9</td></tr><tr><td>R2</td><td>1</td><td>Resistor</td><td>9</td><td>10</td></tr><tr><td>M5</td><td>1</td><td>Trace</td><td>10</td><td>11</td></tr><tr><td>Device 1</td><td /><td>Device</td><td>11</td><td>-1</td></tr><tr><td>M4</td><td>2</td><td>Trace</td><td>8</td><td>12</td></tr><tr><td>R2</td><td>2</td><td>Resistor</td><td>12</td><td>13</td></tr><tr><td>M5</td><td>2</td><td>Trace</td><td>13</td><td>14</td></tr><tr><td>Device 2</td><td /><td>Device</td><td>14</td><td>-1</td></tr><tr><td>M3</td><td>2</td><td>Trace</td><td>6</td><td>15</td></tr><tr><td>M3</td><td>2</td><td>Trace</td><td>6</td><td>16</td></tr><tr><td>M4</td><td>3</td><td>Trace</td><td>15</td><td>17</td></tr><tr><td>R2</td><td>3</td><td>Resistor</td><td>17</td><td>18</td></tr><tr><td>M5</td><td>3</td><td>Trace</td><td>18</td><td>19</td></tr><tr><td>Device 3</td><td /><td>Device</td><td>19</td><td>-1</td></tr><tr><td>M4</td><td>4</td><td>Trace</td><td>16</td><td>20</td></tr><tr><td>R2</td><td>4</td><td>Resistor</td><td>20</td><td>21</td></tr><tr><td>M5</td><td>4</td><td>Trace</td><td>21</td><td>22</td></tr><tr><td>Device 4</td><td /><td>Device</td><td>22</td><td>-1</td></tr></table></section><section id="F31B58F9-A2F0-4DDA-9C0E-0CCFA74F3395"><h2>Segment Lengths</h2><table><caption>SoundWire Large System: 4-Load Star (Device Down) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>12.7</td></tr><tr><td>M1</td><td>DSL, MS, SL</td><td>80</td></tr><tr><td>M2</td><td>DSL, MS, SL</td><td>10</td></tr><tr><td>M3</td><td>DSL, MS, SL</td><td>400</td></tr><tr><td>M4</td><td>DSL, MS, SL</td><td>20</td></tr><tr><td>M5</td><td>DSL, MS, SL</td><td>10</td></tr></table><p>Min Length Total (mm): 127</p><p>Max Length Total (mm): 532.7</p><p>Max Length Total Note: 1) Max length between CPU to the furthest end device = 532.7 mm;​  2) Total topology length = 1022.7 mm.</p></section><section id="C83E3A23-35B2-421A-A2BE-8AD92E06F6B0"><h2>SoundWire Large System: 2-Load Dumbbell Topology</h2><div><div>SoundWire Large System: 2-Load Dumbbell (Device Down) Topology Diagram</div><image src="assets/images/B9B402F3-F77F-4FEC-A397-853DBF82EF1F.jpg" class="contentImage" /></div><div><div>SoundWire Large System: 2-Load Dumbbell (Add-In Card) Topology Diagram</div><image src="assets/images/A8251705-1A08-41AA-A8C1-DC25285DEFF3.jpg" class="contentImage" /></div><table><caption>SoundWire Large System: 2-Load Dumbbell Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>M_Cable characteristic impedance target</td><td>50 Ω ± 10%.</td></tr><tr><td>R1</td><td>Device Down topology:
10 Ω ± 10%. To be placed on SNDW_CLK only, and 10 mm from the branching.

Add-In Card topology:
22 Ω ± 10%. To be placed on SNDW_CLK only, and 10 mm from the branching.</td></tr><tr><td>R2</td><td>Device Down topology:
10 Ω ± 10%. To be placed on SNDW_CLK only, and 10 mm from the branching.

Add-In Card topology:
22 Ω ± 10%. To be placed on SNDW_CLK only, and 10 mm from the branching.</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Max frequency</td><td>9.6 MHz</td></tr><tr><td>SoundWire ports supported</td><td>Port #0, Port #1, Port #2, Port #3.</td></tr><tr><td>Length matching between CLK and DATA signals</td><td>5.08 mm</td></tr><tr><td>CPU TX &amp; RX timing register configuration</td><td>For total length &lt; 1003.3 mm:
[1] CLDS  = 5 Clock Period
[2] DODS/DODSE/DODSE2 = 10 Clock Period
[3] DOAIS/DOAISE/DOAISE2 = 10 Clock Period

For total length ≥ 1003.3 mm:
[1] CLDS  = 9 Clock Period
[2] DODS/DODSE/DODSE2 = 10 Clock Period
[3] DOAIS/DOAISE/DOAISE2 = 10 Clock Period

Please refer to "Intel Smart Sound Technology ACPI Configuration" for further details on how to configure timing register. (BIOS Specification Doc#:  609917)</td></tr><tr><td>CPU buffer driver strength</td><td>50 Ω, slew 11.</td></tr><tr><td>Device buffer driver strength &amp; resistor combination</td><td>1) Device buffer driver strength of 20 Ω ± 30% 
2) Device series resistor of 68 Ω ± 5%

Refer to section on "Additional Guidelines - SoundWire* Interface Design Guidelines" for resistor placement to achieve the recommended device drive impedance target.</td></tr><tr><td>Signal name/ list</td><td>SNDW[0:3]_CLK, SNDW[0:3]_DATA.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>4</td><td>Total Channel</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2_2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>R2</td><td>Resistor</td><td>4</td><td>5</td></tr><tr><td>M4</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>CONN</td><td>Device</td><td>6</td><td>-1</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>7</td></tr><tr><td>M2_1</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>R1</td><td>Resistor</td><td>8</td><td>9</td></tr><tr><td>M6</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>Device 1</td><td>Device</td><td>10</td><td>-1</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2_2</td><td /><td>Trace</td><td>3</td><td>4</td></tr><tr><td>R2</td><td /><td>Resistor</td><td>4</td><td>5</td></tr><tr><td>M4</td><td /><td>Trace</td><td>5</td><td>6</td></tr><tr><td>CONN</td><td>1</td><td>Device</td><td>6</td><td>-1</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>7</td></tr><tr><td>M2_1</td><td /><td>Trace</td><td>7</td><td>8</td></tr><tr><td>R1</td><td /><td>Resistor</td><td>8</td><td>9</td></tr><tr><td>M3</td><td /><td>Trace</td><td>9</td><td>10</td></tr><tr><td>CONN</td><td>2</td><td>Device</td><td>10</td><td>-1</td></tr></table></section><section id="A1827C15-A1A6-48D8-884F-B34B1C94D67E"><h2>Segment Lengths</h2><table><caption>SoundWire Large System: 2-Load Dumbbell Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>12.7</td></tr><tr><td>M1</td><td>DSL, MS, SL</td><td>187.3</td></tr><tr><td>M2_1</td><td>DSL, MS, SL</td><td>10</td></tr><tr><td>M2_2</td><td>DSL, MS, SL</td><td>10</td></tr><tr><td>M3</td><td>DSL, MS, SL</td><td>200</td></tr><tr><td>M4</td><td>DSL, MS, SL</td><td>40</td></tr><tr><td>M5</td><td>DSL, MS, SL</td><td>100</td></tr><tr><td>M6</td><td>DSL, MS, SL</td><td>300</td></tr><tr><td>M7</td><td>DSL, MS, SL</td><td>100</td></tr><tr><td>M_Cable1</td><td>Cable</td><td>500</td></tr></table><p>Min Length Total (mm): 152.4</p><p>Max Length Total (mm): 850</p><p>Max Length Total Note: 1) Max length between CPU to the furthest end device = 850 mm;​  2) Total topology length = 1160 mm. </p></section><section id="CD8DBB20-A12E-45D8-B55C-D1A4493F45BB"><h2>SoundWire Large System: 3 to 4-Load Dumbbell Topology</h2><div><div>SoundWire Large System: 3 to 4-Load Dumbbell Option 1 Topology Diagram</div><image src="assets/images/6726E6C5-D86B-4710-BDE0-35B79679C3C1.jpg" class="contentImage" /></div><div><div>SoundWire Large System: 3 to 4-Load Dumbbell Option 2 Topology Diagram</div><image src="assets/images/B96D1D77-AC94-48B2-9CDA-FEE4AC0A0C49.jpg" class="contentImage" /></div><div><div>SoundWire Large System: 3 to 4-Load Dumbbell Option 3 Topology Diagram</div><image src="assets/images/D09C32EA-9A6D-4659-9405-21D6CBE5024D.jpg" class="contentImage" /></div><table><caption>SoundWire Large System: 3 to 4-Load Dumbbell Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>M_Cable_[1:2] characteristic impedance target</td><td>50 Ω ± 10%.</td></tr><tr><td>R1</td><td>15 Ω ± 10%. 
To be placed on SNDW_CLK only, and 10 mm from the branching.</td></tr><tr><td>R2</td><td>15 Ω ± 10%.
To be placed on SNDW_CLK only, and 10 mm from the branching.</td></tr><tr><td>Multiload support</td><td>This topology supports up to 4 devices. For 3-Load topology, only device 2/ 3/ 4 can be removed.</td></tr><tr><td>Length Extension</td><td>Total length for 3-Load topology can be extended up to 520 mm by increase segment length: 

[1] M4 + M_cable1 = 300 mm
[2] M5 = 300 mm</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Max frequency</td><td>9.6 MHz</td></tr><tr><td>SoundWire ports supported</td><td>Port #0, Port #1, Port #2, Port #3.</td></tr><tr><td>Length matching between CLK and DATA signals</td><td>5.08 mm</td></tr><tr><td>CPU TX &amp; RX timing register configuration</td><td>For total length &lt; 508 mm:
[1] CLDS  = 5 Clock Period
[2] DODS/DODSE/DODSE2 = 10 Clock Period
[3] DOAIS/DOAISE/DOAISE2 = 10 Clock Period

For total length ≥ 508 mm:
[1] CLDS  = 9 Clock Period
[2] DODS/DODSE/DODSE2 = 10 Clock Period
[3] DOAIS/DOAISE/DOAISE2 = 10 Clock Period

Please refer to "Intel Smart Sound Technology ACPI Configuration" for further details on how to configure timing register. (BIOS Specification Doc#:  609917)</td></tr><tr><td>CPU buffer driver strength</td><td>50 Ω, slew 11.</td></tr><tr><td>Device buffer driver strength &amp; resistor combination</td><td>1) Device buffer driver strength of 20 Ω ± 30% 
2) Device series resistor of 91 Ω ± 5%

Refer to section on "Additional Guidelines - SoundWire* Interface Design Guidelines" for resistor placement to achieve the recommended device drive impedance target.</td></tr><tr><td>Signal name/ list</td><td>SNDW[0:3]_CLK, SNDW[0:3]_DATA.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>4</td><td>Total Channel</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2_2</td><td /><td>Trace</td><td>3</td><td>4</td></tr><tr><td>R2</td><td /><td>Resistor</td><td>4</td><td>5</td></tr><tr><td>M4</td><td /><td>Trace</td><td>5</td><td>6</td></tr><tr><td>CONN</td><td>1</td><td>Device</td><td>6</td><td>-1</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>7</td></tr><tr><td>M2_1</td><td /><td>Trace</td><td>7</td><td>8</td></tr><tr><td>R1</td><td /><td>Resistor</td><td>8</td><td>9</td></tr><tr><td>M3</td><td /><td>Trace</td><td>9</td><td>10</td></tr><tr><td>CONN</td><td>2</td><td>Device</td><td>10</td><td>-1</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2_2</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>R2</td><td>Resistor</td><td>4</td><td>5</td></tr><tr><td>M4</td><td>Trace</td><td>5</td><td>6</td></tr><tr><td>CONN</td><td>Device</td><td>6</td><td>-1</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>7</td></tr><tr><td>M2_1</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>R1</td><td>Resistor</td><td>8</td><td>9</td></tr><tr><td>M10</td><td>Trace</td><td>9</td><td>10</td></tr><tr><td>Device 1</td><td>Device</td><td>10</td><td>-1</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>4</td></tr><tr><td>M2_2</td><td>Trace</td><td>3</td><td>5</td></tr><tr><td>R2</td><td>Resistor</td><td>5</td><td>6</td></tr><tr><td>M5</td><td>Trace</td><td>6</td><td>7</td></tr><tr><td>M5</td><td>Trace</td><td>6</td><td>13</td></tr><tr><td>M6</td><td>Trace</td><td>13</td><td>14</td></tr><tr><td>Device 2</td><td>Device</td><td>14</td><td>-1</td></tr><tr><td>M7</td><td>Trace</td><td>7</td><td>8</td></tr><tr><td>M7</td><td>Trace</td><td>7</td><td>15</td></tr><tr><td>M8_2</td><td>Trace</td><td>15</td><td>16</td></tr><tr><td>Device 3</td><td>Trace</td><td>16</td><td>-1</td></tr><tr><td>M8_1</td><td>Trace</td><td>8</td><td>9</td></tr><tr><td>Device 4</td><td>Device</td><td>9</td><td>-1</td></tr><tr><td>M2_1</td><td>Trace</td><td>4</td><td>10</td></tr><tr><td>R1</td><td>Resistor</td><td>10</td><td>11</td></tr><tr><td>M3</td><td>Trace</td><td>11</td><td>12</td></tr><tr><td>CONN</td><td>Device</td><td>12</td><td>-1</td></tr></table></section><section id="85D854F9-EA19-4611-A0E0-EF911DDB2C27"><h2>Segment Lengths</h2><table><caption>SoundWire Large System: 3 to 4-Load Dumbbell Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>137.3</td></tr><tr><td>M2_1</td><td>MS, DSL, SL</td><td>10</td></tr><tr><td>M2_2</td><td>MS, DSL, SL</td><td>10</td></tr><tr><td>M3</td><td>MS, DSL, SL</td><td>150</td></tr><tr><td>M5</td><td>MS, DSL, SL</td><td>200</td></tr><tr><td>M6</td><td>MS, DSL, SL</td><td>50</td></tr><tr><td>M7</td><td>MS, DSL, SL</td><td>30</td></tr><tr><td>M8_1</td><td>MS, DSL, SL</td><td>30</td></tr><tr><td>M8_2</td><td>MS, DSL, SL</td><td>30</td></tr><tr><td>M9</td><td>MS, DSL, SL</td><td>100</td></tr><tr><td>M10</td><td>MS, DSL, SL</td><td>250</td></tr><tr><td>M4 + M_Cable1</td><td>MS, DSL, SL, Cable</td><td>200</td></tr><tr><td>M_Cable2</td><td>Cable</td><td>50</td></tr><tr><td>M_Cable3</td><td>Cable</td><td>30</td></tr><tr><td>M_Cable4_1</td><td>Cable</td><td>30</td></tr><tr><td>M_Cable4_2</td><td>Cable</td><td>30</td></tr></table><p>Min Length Total (mm): 127</p><p>Max Length Total (mm): 420</p><p>Max Length Total Note: 1) Max length between CPU to the furthest end device = 420 mm;​  2) Total topology length = 760 mm.</p></section><section id="2830425A-DFDC-4549-B44F-4380213D9B53"><h2>SoundWire Large System: 1 to 4-Load Daisy Chain Topology</h2><div><div>SoundWire Large System: 1 to 4-Load Daisy Chain Topology Diagram</div><image src="assets/images/799312BF-0004-44C3-A3B0-DCE2B0D03C65.png" class="contentImage" /></div><table><caption>SoundWire Large System: 1 to 4-Load Daisy Chain Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>M_Cable_[1:4] characteristic impedance target</td><td>50 Ω ± 10%.</td></tr><tr><td>R1</td><td>0 Ω placeholder. 
To be placed on SNDW_CLK only, and maximum 10 mm from the connector.</td></tr><tr><td>Multiload support</td><td>This topology supports up to 4 devices where device placements are interchangable.</td></tr><tr><td>M_Cable_1 maximum length</td><td>250 mm</td></tr><tr><td>Max allowable cable length between nearest device and furthest device from CPU</td><td>300 mm</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.

[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).

[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Max frequency</td><td>9.6 MHz</td></tr><tr><td>SoundWire ports supported</td><td>Port #0, Port #1, Port #2, Port #3.</td></tr><tr><td>Length matching between CLK and DATA signals</td><td>5.08 mm</td></tr><tr><td>CPU TX &amp; RX timing register configuration</td><td>[1] CLDS = 5 Clock Period
[2] DODS/DODSE/DODSE2 = 10 Clock Period
[3] DOAIS/DOAISE/DOAISE2 = 10 Clock Period

Please refer to "Intel Smart Sound Technology ACPI Configuration" for further details on how to configure timing register. (BIOS Specification Doc#:  609917)</td></tr><tr><td>CPU buffer driver strength</td><td>50 Ω, slew 01.</td></tr><tr><td>Device buffer driver strength &amp; resistor combination</td><td>1) Device buffer driver strength of 20 Ω ± 30% 
2) Device series resistor of 56 Ω ± 5%

Refer to section on "Additional Guidelines - SoundWire* Interface Design Guidelines" for resistor placement to achieve the recommended device drive impedance target.</td></tr><tr><td>Signal name/ list</td><td>SNDW[0:3]_CLK, SNDW[0:3]_DATA.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>4</td><td>Total Channel</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R1</td><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>CONN</td><td>Device</td><td>5</td><td>-1</td></tr></table></section><section id="836E018C-F459-4024-8141-28088B6EF3C1"><h2>Segment Lengths</h2><table><caption>SoundWire Large System: 1 to 4-Load Daisy Chain Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>12.7</td></tr><tr><td>M1</td><td>DSL, MS, SL</td><td>170</td></tr><tr><td>M2</td><td>MS</td><td>10</td></tr><tr><td>M_Cable_1 + M_Cable_2 + M_Cable_3 + M_Cable_4</td><td>Cable</td><td>400</td></tr></table><p>Min Length Total (mm): 127</p><p>Max Length Total (mm): 592.7</p><p>Max Length Total Note: 1) Max length between CPU to the furthest end device = 592.7 mm;​  2) Total topology length = 592.7 mm. </p></section><section id="197B17F5-0D4C-49C2-BEF2-671C3C0A0DB7"><h2>SoundWire Large System: 3-Load Cable Stick (Add-In Card) Topology</h2><div><div>SoundWire Large System: 3-Load Cable Stick (Add-In Card) Topology Diagram</div><image src="assets/images/5F15CD9C-E665-44DB-9D76-D0667C44D012.png" class="contentImage" /></div><table><caption>SoundWire Large System: 3-Load Cable Stick (Add-In Card) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>M_Cable characteristic impedance target</td><td>50 Ω ± 10%.</td></tr><tr><td>R1</td><td>0 Ω placeholder. 
To be placed on SNDW_CLK only, and maximum 10 mm from the connector.</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.

[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).

[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Max frequency</td><td>9.6 MHz</td></tr><tr><td>SoundWire ports supported</td><td>Port #0, Port #1, Port #2, Port #3.</td></tr><tr><td>Length matching between CLK and DATA signals</td><td>5.08 mm</td></tr><tr><td>CPU TX &amp; RX timing register configuration</td><td>For total length &lt; 850.9 mm:
[1] CLDS  = 5 Clock Period
[2] DODS/DODSE/DODSE2 = 10 Clock Period
[3] DOAIS/DOAISE/DOAISE2 = 10 Clock Period

For total length ≥ 850.9 mm:
[1] CLDS  = 9 Clock Period
[2] DODS/DODSE/DODSE2 = 10 Clock Period
[3] DOAIS/DOAISE/DOAISE2 = 10 Clock Period

Please refer to "Intel Smart Sound Technology ACPI Configuration" for further details on how to configure timing register. (BIOS Specification Doc#:  609917)</td></tr><tr><td>CPU buffer driver strength</td><td>50 Ω, slew 01.</td></tr><tr><td>Device buffer driver strength &amp; resistor combination</td><td>1) Device buffer driver strength of 20 Ω ± 30% 
2) Device series resistor of 56 Ω ± 5%

Refer to section on "Additional Guidelines - SoundWire* Interface Design Guidelines" for resistor placement to achieve the recommended device drive impedance target.</td></tr><tr><td>Signal name/ list</td><td>SNDW[0:3]_CLK, SNDW[0:3]_DATA.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>4</td><td>Total Channel</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R1</td><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>CONN</td><td>Device</td><td>5</td><td>-1</td></tr></table></section><section id="8F172119-D2B8-4B1E-8ECC-E8BAF592218B"><h2>Segment Lengths</h2><table><caption>SoundWire Large System: 3-Load Cable Stick (Add-In Card) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>12.7</td></tr><tr><td>M1</td><td>DSL, MS, SL</td><td>170</td></tr><tr><td>M2</td><td>DSL, MS, SL</td><td>10</td></tr><tr><td>M3</td><td>DSL, MS, SL</td><td>200</td></tr><tr><td>M4</td><td>DSL, MS, SL</td><td>50</td></tr><tr><td>M5</td><td>DSL, MS, SL</td><td>30</td></tr><tr><td>M6</td><td>DSL, MS, SL</td><td>30</td></tr><tr><td>M7</td><td>DSL, MS, SL</td><td>30</td></tr><tr><td>M_Cable_1</td><td>Cable</td><td>500</td></tr></table><p>Min Length Total (mm): 127</p><p>Max Length Total (mm): 952.7</p><p>Max Length Total Note: 1) Max length between CPU to the furthest end device = 952.7 mm;​  2) Total topology length = 1032.7 mm.</p></section><section id="5AFB2208-7109-448F-AB2B-F899A2B2512A"><h2>SoundWire Small System: 1 to 4-Load Daisy Chain (Device Down) Topology</h2><div><div>SoundWire Small System: 1 to 4-Load Daisy Chain (Device Down) Topology Diagram</div><image src="assets/images/53747993-1D1D-4E88-86E0-9FE0CEB191D2.png" class="contentImage" /></div><table><caption>SoundWire Small System: 1 to 4-Load Daisy Chain (Device Down) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Multiload support</td><td>This topology supports up to 4 devices where device placements are interchangable.</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.

[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).

[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Max frequency</td><td>12.288 MHz</td></tr><tr><td>SoundWire ports supported</td><td>1 to 4-Load topology:
Single-lane: Port #0, Port #1, Port #2, Port #3.

1-Load topology:
Multi-lane: Port #2 (up to 3 data lane), Port #3 (up to 4 data lane).</td></tr><tr><td>Length matching between CLK and DATA signals</td><td>5.08 mm</td></tr><tr><td>CPU TX &amp; RX timing register configuration</td><td>[1] CLDS = 5 Clock Period
[2] DODS/DODSE/DODSE2 = 10 Clock Period
[3] DOAIS/DOAISE/DOAISE2 = 10 Clock Period

Please refer to "Intel Smart Sound Technology ACPI Configuration" for further details on how to configure timing register. (BIOS Specification Doc#:  609917)</td></tr><tr><td>CPU buffer driver strength</td><td>50 Ω, slew 11.</td></tr><tr><td>Device buffer driver strength &amp; resistor combination</td><td>1) Device buffer driver strength of 20 Ω ± 30% 
2) Device series resistor of 56 Ω ± 5%

Refer to section on "Additional Guidelines - SoundWire* Interface Design Guidelines" for resistor placement to achieve the recommended device drive impedance target.</td></tr><tr><td>Signal name/ list</td><td>SNDW[0:3]_CLK, SNDW[0:3]_DATA.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>4</td><td>Total Channel</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>M2</td><td /><td>Trace</td><td>3</td><td>4</td></tr><tr><td>M3</td><td /><td>Trace</td><td>4</td><td>5</td></tr><tr><td>M4</td><td /><td>Trace</td><td>5</td><td>6</td></tr><tr><td>BI</td><td>1</td><td>Trace</td><td>6</td><td>7</td></tr><tr><td>Device 1</td><td /><td>Device</td><td>7</td><td>-1</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>8</td></tr><tr><td>BI</td><td>4</td><td>Trace</td><td>8</td><td>9</td></tr><tr><td>Device 4</td><td /><td>Device</td><td>9</td><td>-1</td></tr><tr><td>M2</td><td /><td>Trace</td><td>3</td><td>10</td></tr><tr><td>BI</td><td>3</td><td>Trace</td><td>10</td><td>11</td></tr><tr><td>Device 3</td><td /><td>Device</td><td>11</td><td>-1</td></tr><tr><td>M3</td><td /><td>Trace</td><td>4</td><td>12</td></tr><tr><td>BI</td><td>2</td><td>Trace</td><td>12</td><td>13</td></tr><tr><td>Device 2</td><td /><td>Device</td><td>13</td><td>-1</td></tr></table></section><section id="CAEED3CA-7357-48D8-B9FD-137ED4D4F2A3"><h2>Segment Lengths</h2><table><caption>SoundWire Small System: 1 to 4-Load Daisy Chain (Device Down) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>12.7</td></tr><tr><td>M1</td><td>DSL, MS, SL</td><td>40</td></tr><tr><td>M2</td><td>DSL, MS, SL</td><td>60</td></tr><tr><td>M3</td><td>DSL, MS, SL</td><td>130</td></tr><tr><td>M4</td><td>DSL, MS, SL</td><td>40</td></tr><tr><td>BI</td><td>DSL, MS, SL</td><td>10</td></tr></table><p>Min Length Total (mm): 62.7</p><p>Max Length Total (mm): 292.7</p><p>Max Length Total Note: 1) Max length between CPU to the furthest end device = 292.7 mm;​  2) Total topology length = 322.7 mm.</p></section><section id="B5263A50-1FC1-400C-92C9-961A26FF6F3B"><h2>[For Internal Validation] Additional Guidelines - SoundWire* Interface Design Guidelines</h2><p>Description: In the topology section the device buffer strength target recommendations are different depending on the Topology and its configuration. If devices used do not have buffer strengths that match the target recommendations and do not have the ability to adjust the buffer strengths through software you can adjust the impedance via an external resistor (R1) in series near the device, between the device and processor. To determine R1 the formula is: R1=Device Buffer Impedance Target - Actual Device Buffer Impedance.</p><div><div>[For Internal Validation] SoundWire* Device Drive Impedance Adjustment</div><image src="assets/images/3B2D7D0E-B7C5-4CEA-859D-DD3BDC0EF713.jpg" class="contentImage" /></div><table><caption>[For Internal Validation] Additional Guidelines - SoundWire* Interface Design Guidelines Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>M1</td><td>10 mm</td></tr><tr><td>R1</td><td>R1 = Device Drive Impedance Target - Device Buffer Strength.

For example: 
Device Drive Impedance Target = 80 Ω.
Device Buffer Strength = 45 Ω.
Then R1 = 80 Ω - 45 Ω = 35 Ω.</td></tr></table></section><section id="7D49DD0E-75F8-496E-A3AF-457D1CDCE1FE"><h2>THC-SPI</h2></section><section id="97256F58-7A05-49AD-BA81-B2CB11077498"><h2>THC-SPI 1-Load (for Touch Panel) Topology</h2><div><div>THC-SPI 1-Load (for Touch Panel) Topology Diagram</div><image src="assets/images/AA1ECF90-26E9-42A8-BD06-4A98D0EB371B.jpg" class="contentImage" /></div><table><caption>THC-SPI 1-Load (for Touch Panel) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Max frequency</td><td>42.67 MHz (Please contact Intel for higher frequency enabling)</td></tr><tr><td>R1</td><td>18 Ω ± 5%
To be placed 12.7 mm from the connector on THC[0:1]_SPI_CLK and THC[0:1]_SPI_IO[0:3].</td></tr><tr><td>M_cable</td><td>Recommended to use shielded cable.</td></tr><tr><td>M_cable electrical characteristics</td><td>-0.075 dB/inch &lt; Insertion loss &lt; -0.052 dB/inch
-32.8 dB &lt; Return loss &lt; -46.2 dB
-45.4 dB &lt; Crosstalk &lt; -47.2 dB
42 Ω &lt; Impedance &lt; 62 Ω</td></tr><tr><td>Minimum length, total </td><td>78.74 mm</td></tr><tr><td>Length matching between CLK and DATA/ CS# signals</td><td>12.7 mm</td></tr><tr><td>Trace spacing between DATA and DATA signals</td><td>0.125 mm</td></tr><tr><td>Trace spacing between CLK and DATA/ other signals</td><td>0.375 mm</td></tr><tr><td>Devices Electrical Assumptions</td><td>Please refer to "SPI Interface and Electrical Assumptions for the Touch Device" chapter in Intel Touch Host Controller Integration Guide for further detials. (Touch Integration Guide Doc#: 778513)</td></tr><tr><td>CPU buffer driver strength</td><td>40 Ω. </td></tr><tr><td>Signal name/ list</td><td>THC0_SPI_CLK, THC0_SPI_IO[0:3], THC0_SPI_CS#, THC0_RST#, THC0_INT#, THC1_SPI_CLK, THC1_SPI_IO[0:3], THC1_SPI_CS#, THC1_RST#, THC1_INT#.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th></tr><tr><td>Rx, Tx</td><td>4</td><td>Total Channel</td></tr><tr><td>Rx</td><td>4</td><td>Total Channel</td></tr><tr><td>Tx</td><td>4</td><td>Total Channel</td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Instance</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td /><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td /><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td /><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R1</td><td /><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M2</td><td /><td>Trace</td><td>4</td><td>5</td></tr><tr><td>INTERNAL CABLE HEADER</td><td>1</td><td>Device</td><td>5</td><td>6</td></tr><tr><td>M_CABLE</td><td /><td>Cable</td><td>6</td><td>7</td></tr><tr><td>INTERNAL CABLE HEADER</td><td>2</td><td>Device</td><td>7</td><td>8</td></tr><tr><td>TOUCH PANEL 1</td><td /><td>Device</td><td>8</td><td>-1</td></tr></table></section><section id="1CF29F67-842B-4B95-A590-4641D234E1DD"><h2>Segment Lengths</h2><table><caption>THC-SPI 1-Load (for Touch Panel) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td><td /></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>228.6</td><td /></tr><tr><td>M2</td><td>MS, DSL, SL</td><td>12.7</td><td /></tr><tr><td>M_cable</td><td>Cable</td><td>304.8</td><td>For different frequency option, refer to "THC 1-Load (for Touch Panel) Topology M_cable and CPU Duty Cycle Guideline Table". M_cable length extended from 177.8 mm to 254 mm.</td></tr></table><p>Min Length Total (mm): 78.74</p><p>Max Length Total (mm): 558.8</p><table><tr><th>Max Frequency (MHz)</th><th>M_cable Max Length (mm)</th><th>Low time ratio (%)</th></tr><tr><td>42.67</td><td>304.8</td><td>50</td></tr><tr><td>36.57</td><td>508</td><td>57</td></tr><tr><td>32</td><td>457.2</td><td>50</td></tr><tr><td>25.6</td><td>762</td><td>50</td></tr><tr><td>16</td><td>1219.2</td><td>50</td></tr><tr /></table></section><section id="C7657756-D712-438A-873E-930DB610B537"><h2>UART</h2></section><section id="A8A5E294-4392-4733-89D2-D2408DE69045"><h2>UART0/ UART1 1-Load (Device Down) Topology</h2><div><div>UART0/ UART1 1-Load (Device Down) Topology Diagram</div><image src="assets/images/53308DDD-ECF4-4248-9362-A511BFDFA111.jpg" class="contentImage" /></div><table><caption>UART0/ UART1 1-Load (Device Down) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Trace spacing between DATA and DATA/ others signals</td><td>0.125 mm</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Signal name/ list</td><td>UART[0:1]_RXD, UART[0:1]_TXD, UART0_RTS#, UART0_CTS#, UART1A_RXD, UART1A_TXD, ISH_UART[0:1]_RXD, ISH_UART[0:1]_TXD, ISH_UART0_RTS#, ISH_UART0_CTS#, ISH_UART1A_RXD, ISH_UART1A_TXD.</td></tr><tr><td>CPU buffer driver strength</td><td>50 Ω. </td></tr></table><p>Signal Group: Rx-Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M1</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>DEVICE</td><td>Device</td><td>3</td><td>-1</td></tr></table></section><section id="85162922-5D5D-4EBC-A244-968C38D396EC"><h2>Segment Lengths</h2><table><caption>UART0/ UART1 1-Load (Device Down) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>DSL, MS, SL</td><td>12.7</td></tr><tr><td>M1</td><td>DSL, MS, SL</td><td>622.3</td></tr></table><p>Max Length Total (mm): 635</p></section><section id="E3223776-8B35-48ED-BD5D-DFC4ED76DBA7"><h2>UART2 1-Load (Device Down) Topology</h2><div><div>UART2 1-Load (Device Down) Topology Diagram</div><image src="assets/images/A52C6728-245A-489A-9FD7-C28363A5EE21.jpg" class="contentImage" /></div><table><caption>UART2 1-Load (Device Down) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>R1</td><td>13 Ω. 
Recommended to be placed 12.7 mm from CPU, but can be extended to 50.8 mm maximum if required.</td></tr><tr><td>R2</td><td>0 Ω placeholder. 
If failing device overshoot/ undershoot, a 13 Ω resistor can be stuffed. If possible work with device vendor to determine necessity of R2.</td></tr><tr><td>Trace spacing between DATA and DATA/ others signals</td><td>0.125 mm</td></tr><tr><td>Reference plane</td><td>[1] Continuous GND is recommended.
[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).
[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</td></tr><tr><td>Signal name/ list</td><td>UART2_RXD, UART2_TXD, UART2_RTS#, UART2_CTS#.</td></tr><tr><td>CPU buffer driver strength</td><td>40 Ω. </td></tr></table><p>Signal Group: Tx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>R1</td><td>Resistor</td><td>2</td><td>3</td></tr><tr><td>M1</td><td>Trace</td><td>3</td><td>4</td></tr><tr><td>Device</td><td>Device</td><td>4</td><td>-1</td></tr></table><p>Signal Group: Rx</p><table><caption>Signal MRTS</caption><tr><th>Segment Name</th><th>Category</th><th>Start</th><th>End</th></tr><tr><td>CPU</td><td>Device</td><td>0</td><td>1</td></tr><tr><td>BO</td><td>Trace</td><td>1</td><td>2</td></tr><tr><td>M2</td><td>Trace</td><td>2</td><td>3</td></tr><tr><td>R2</td><td>Resistor</td><td>3</td><td>4</td></tr><tr><td>M3</td><td>Trace</td><td>4</td><td>5</td></tr><tr><td>Device</td><td>Device</td><td>5</td><td>-1</td></tr></table></section><section id="C160AD57-D2B2-42F9-A8E1-02C1DABC014A"><h2>Segment Lengths</h2><table><caption>UART2 1-Load (Device Down) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>M1</td><td>MS, DSL, SL</td><td>622.3</td></tr><tr><td>M2</td><td>MS, DSL, SL</td><td>609.6</td></tr><tr><td>M3</td><td>MS, DSL, SL</td><td>12.7</td></tr></table><p>Max Length Total (mm): 635</p></section><section id="711FD441-25B1-447D-8FA6-007EC0690C72"><h2>RTC</h2></section><section id="18C394B4-F6BC-47D1-81E2-3EB30CA16B39"><h2>RTC (Real Time Clock) Topology</h2><div><div>32.768 kHz RTC Crystal Topology Diagram</div><image src="assets/images/221BF792-F89A-44E1-B17C-C374C3CB968F.png" class="contentImage" /></div><table><caption>RTC (Real Time Clock) Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Length matching between RTC_X1 and RTC_X2</td><td>Total length mismatch: 1.27 mm</td></tr><tr><td>GND shielding</td><td>GND shielding to adjacent signals (especially high speed IO) is recommended.</td></tr><tr><td>Reference plane</td><td>Continuous GND only; do not reference to power planes. 
If routed as stripline or dual stripline, both top and bottom reference/ adjacent planes MUST be solid continuous ground.</td></tr><tr><td>External capacitor values</td><td>External capacitors C1 and C2 must be matched (C1 = C2).
Capacitor values should be tuned accordingly with respect to load capacitance for RTC crystal 
If the crystal load capacitance reduces (per component datasheet information), then C1/C2 should be reduced accordingly as well. 
For example, if the Cload is close to 10pF, then a more optimized C1/C2 value would be closer to 10pF (instead of 14pF)
Due to vendor variation in crystal characteristic, layout variation and PCB trace, calculation is recommended to determine the C1/C2 value. </td></tr><tr><td>Main route (MR)</td><td>Main route (MR) is recommended to be limited to SL/ DSL to limit coupling and impact from EMI/ RFI sources.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th><th>Notes</th></tr><tr><td>Tx</td><td>2</td><td>Total Channel</td><td>recommended to minimize number of vias</td></tr></table></section><section id="3561798D-8E65-487A-9986-BD9A8E229239"><h2>Segment Lengths</h2><table><caption>RTC (Real Time Clock) Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>MR</td><td>DSL, SL</td><td /></tr></table><p>Max Length Total (mm): 20.3</p><p>Max Length Total Note: Max length of 20.3 mm is based on 0402 resistor and capacitor sizes assumption. Max length can be 25.4 mm if component sizes are reduced from 0402 to 0201.</p></section><section id="9EC5B3F9-90EE-48E4-BFB5-0A5DACEF4D5A"><h2>XTAL</h2></section><section id="76535F3F-058B-49A1-B508-A86954E04FFB"><h2>Crystal Oscillator Topology</h2><div><div>Crystal Oscillator (38.4 MHz) Topology Diagram</div><image src="assets/images/F85AE578-8A6C-4A81-B7B4-839C5EC06B5E.png" class="contentImage" /></div><table><caption>Crystal Oscillator Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Length matching between XTAL_IN and XTAL_OUT</td><td>Total length mismatch: 1.27 mm.</td></tr><tr><td>GND shielding</td><td>GND shielding to adjacent signals (especially high speed IO) is recommended.</td></tr><tr><td>Main route (MR)</td><td>Main route (MR) is recommended to be limited to SL/ DSL to limit coupling and impact from EMI/ RFI sources.</td></tr><tr><td>Reference plane</td><td>Continuous GND only; do not reference to power planes. 
If routed as stripline or dual stripline, both top and bottom reference/ adjacent planes MUST be solid continuous ground. 
Avoid routing directly parallel (under/ over/shadow) to high current power planes. If unavoidable route signal orthogonal to power plane.</td></tr><tr><td>External capacitor value</td><td>External capacitors C1 and C2 must be matched (C1 = C2).Capacitor values should be tuned accordingly with respect to load capacitance for crystal. 
If the crystal load capacitance reduces (per component datasheet information), then C1/C2 should be reduced accordingly as well. 
Due to vendor variation in crystal characteristic, layout variation and PCB trace, calculation is recommended to determine the C1/C2 value.</td></tr></table><table><caption>Max Number of vias</caption><tr><th>Signal Group</th><th>Max Number of Vias Allowed</th><th>Via Placement</th><th>Notes</th></tr><tr><td>Tx</td><td>2</td><td>Total Channel</td><td>recommended to minimize number of vias</td></tr></table></section><section id="52972923-4FCD-40E3-9279-7CF98082B3DA"><h2>Segment Lengths</h2><table><caption>Crystal Oscillator Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>BO</td><td>MS, DSL, SL</td><td>12.7</td></tr><tr><td>MR</td><td>DSL, SL</td><td /></tr></table><p>Max Length Total (mm): 25.4</p><p>Max Length Total Note: Maximum length is based on capacitor component sizes 0201</p></section><section id="15BF55C9-001E-46AB-A0E5-3F8C4C8F9A8A"><h2>CATERR#</h2></section><section id="84B1ADB6-2CE0-48FE-BD68-7581AE293554"><h2>CATERR# Topology</h2><div><div>CATERR# Topology Diagram</div><image src="assets/images/4ECF4D20-1CBA-4881-9105-668F61BFA59B.png" class="contentImage" /></div><table><caption>CATERR# Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Rpu</td><td>2.2 kΩ ± 20%.
Total length can be extended up to 1524 mm. Refer to "CATERR# Topology Routing Length vs Rpu Guideline Table" for details.</td></tr><tr><td>Signal name/ list</td><td>CATERR#</td></tr></table></section><section id="B9889963-A6FF-4BE4-A2DB-8840B8A3559B"><h2>Segment Lengths</h2><table><caption>CATERR# Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>B0 + M1 + M2</td><td>MS, DSL, SL</td><td>1016</td><td>Max length for BO &lt; 127 mm. Total length can be extended up to 1524 mm. Refer to "CATERR# Topology Routing Length vs Rpu Guideline Table" for details.</td></tr></table><p>Max Length Total (mm): 1016</p><table><tr><th>Max Total Board Routing Length (mm)</th><th>Max # of Connected Devices</th><th>Max Rpu</th></tr><tr><td>254</td><td>3</td><td>5.6 kΩ ± 10%</td></tr><tr><td>254</td><td>5</td><td>4.7 kΩ ± 10%</td></tr><tr><td>381</td><td>5</td><td>3.9 kΩ ± 10%</td></tr><tr><td>508</td><td>5</td><td>3.3 kΩ ± 10%</td></tr><tr><td>762</td><td>5</td><td>2.7 kΩ ± 10%</td></tr><tr><td>1016</td><td>5</td><td>2.2 kΩ ± 10%</td></tr><tr><td>1270</td><td>5</td><td>1.8 kΩ ± 10%</td></tr><tr><td>1524</td><td>5</td><td>1.5 kΩ ± 10%</td></tr><tr /></table></section><section id="555410AA-CACB-4168-BF86-857D2CE165F8"><h2>FORCEPR#</h2></section><section id="BF865DD7-68FD-4137-A765-5CE905C02970"><h2>FORCEPR# Topology</h2><div><div>FORCEPR# Topology Diagram</div><image src="assets/images/59E9D2FF-D8DD-4BF4-A3C9-9AED7D71C73A.png" class="contentImage" /></div><table><caption>FORCEPR# Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>R-1, R-2, R-n</td><td>75 Ω ≤ R-n + Dev-n drive strength ≤ 200 Ω.
[1] Drive strength of each device should be controlled within 75 Ω to 200 Ω, use an additional resistor if the device drive strength is too strong.
[2] Optionally, if the device drive strength is ≥ 75 Ω (weak), R-n is not needed.
[3] Recommended to be placed &lt; 127 mm from respective device.</td></tr><tr><td>Rpu</td><td>2.2 kΩ ± 20%.
Total length can be extended up to 1524 mm. Refer to "FORCEPR# Topology Routing Length vs Rpu Guideline Table" for details.</td></tr><tr><td>Signal name/ list</td><td>FORCEPR#</td></tr></table></section><section id="64E76FBF-4FB4-420A-B56F-C6A30FC6364E"><h2>Segment Lengths</h2><table><caption>FORCEPR# Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>B0 + M1 + M2</td><td>MS, DSL, SL</td><td>889</td><td>Max length for BO &lt; 127 mm and M2 &lt; 127 mm. Total length can be extended up to 1524 mm. Refer to "FORCEPR# Topology Routing Length vs Rpu Guideline Table" for details.</td></tr></table><p>Max Length Total (mm): 889</p><table><tr><th>Max Total Board Routing Length (mm)</th><th>Max # of Connected Devices</th><th>Max Rpu</th></tr><tr><td>254</td><td>4</td><td>5.6 kΩ ± 10%</td></tr><tr><td>254</td><td>5</td><td>4.7 kΩ ± 10%</td></tr><tr><td>381</td><td>5</td><td>3.9 kΩ ± 10%</td></tr><tr><td>508</td><td>5</td><td>3.3 kΩ ± 10%</td></tr><tr><td>762</td><td>5</td><td>2.7 kΩ ± 10%</td></tr><tr><td>889</td><td>5</td><td>2.2 kΩ ± 10%</td></tr><tr><td>1143</td><td>7</td><td>1.8 kΩ ± 10%</td></tr><tr><td>1524</td><td>7</td><td>1.5 kΩ ± 10%</td></tr><tr /></table></section><section id="1FA84EC8-FEBA-4CA3-A4B8-15D717D86E39"><h2>THERMTRIP#</h2></section><section id="A11E9476-DE9F-422F-840B-6E2D2C5CA2C4"><h2>THERMTRIP# Topology</h2><div><div>THERMTRIP# Topology Diagram</div><image src="assets/images/57B4E79F-2DF4-4CBE-BCBA-C28F9AAFF7D9.png" class="contentImage" /></div><table><caption>THERMTRIP# Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Rpu</td><td>2.2 kΩ ± 20%.
Total length can be extended up to 1524 mm. Refer to "THERMTRIP# Topology Routing Length vs Rpu Guideline Table" for details.</td></tr><tr><td>Signal name/ list</td><td>THERMTRIP#</td></tr></table></section><section id="14EB61E5-1991-417B-AE63-8E0BB1DE5415"><h2>Segment Lengths</h2><table><caption>THERMTRIP# Topology Segment Lengths Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th><th>Max Length Segment Note</th></tr><tr><td>B0 + M1 + M2</td><td>MS, DSL, SL</td><td>1016</td><td>Max length for BO &lt; 127 mm. Total length can be extended up to 1524 mm. Refer to "THERMTRIP# Topology Routing Length vs Rpu Guideline Table" for details.</td></tr></table><p>Max Length Total (mm): 1016</p><table><tr><th>Max Total Board Routing Length (mm)</th><th>Max # of Connected Devices</th><th>Max Rpu</th></tr><tr><td>254</td><td>3</td><td>5.6 kΩ ± 10%</td></tr><tr><td>254</td><td>5</td><td>4.7 kΩ ± 10%</td></tr><tr><td>381</td><td>5</td><td>3.9 kΩ ± 10%</td></tr><tr><td>508</td><td>5</td><td>3.3 kΩ ± 10%</td></tr><tr><td>762</td><td>5</td><td>2.7 kΩ ± 10%</td></tr><tr><td>1016</td><td>5</td><td>2.2 kΩ ± 10%</td></tr><tr><td>1270</td><td>5</td><td>1.8 kΩ ± 10%</td></tr><tr><td>1524</td><td>5</td><td>1.5 kΩ ± 10%</td></tr><tr /></table></section><section id="20E696DC-CC75-44C4-A06D-324D6144C699"><h2>EPD_ON</h2></section><section id="167C9C9B-BDEF-4B29-92CA-1F6572B39ED5"><h2>EPD_ON Topology</h2><div><div>EPD_ON Topology Diagram</div><image src="assets/images/775F6728-F29B-4F88-9FD0-A4149B7F86C8.jpg" class="contentImage" /></div><table><caption>EPD_ON Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Signal name/ list</td><td>EPD_ON</td></tr><tr><td>Routing restriction</td><td>Route the signal far away from the noisy source/signal. Refer to "Switching VR Circuit Guideline" chapter in PDG for the details. (Technical White Paper Doc#:  726825). Follow the small routing length as possible. </td></tr><tr><td>Package pins</td><td>EPD_ON_OUT, EPD_ON_IN</td></tr></table></section><section id="BB1C7DE0-4322-48DA-9418-76BE84060553"><h2>VDD2PWRGOOD</h2></section><section id="A79169A4-29E8-44C3-9053-9EEB1EFE709F"><h2>VDD2PWRGOOD Topology</h2><div><div>VDD2PWRGD Topology Diagram</div><image src="assets/images/F87709BC-6027-4026-A27B-54D7CF004F73.png" class="contentImage" /></div><table><caption>VDD2PWRGOOD Topology Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Package pins</td><td>VDD2PWRGOOD_in, VDD2PWRGOOD_out</td></tr><tr><td>Routing restriction</td><td>Route the signal far away from the noisy source/signal. Refer to "Switching VR Circuit Guideline" chapter in PDG for the details. (Technical White Paper Doc#:  726825). Follow the small routing length as possible. </td></tr><tr><td>Signal name/ list</td><td>VDD2PWRGOOD</td></tr><tr><td>R</td><td>0 Ω </td></tr></table></section><section id="13F6B392-8CD8-4203-8116-7F57EBA440E4"><h2>EIO Flexi-PDG for I2C and SMLink</h2><p>Description: EIO Flexi-PDG for I2C and SMLink</p></section><section id="9F4A1EDA-0E5A-4A92-9C05-7A770FBFAAB5"><h2>LPDDR5/x</h2></section><section id="AAFDABFD-5E47-4C29-B9E1-506B249E5C78"><h2>MOP</h2><div><div>RCOMP_ZQ Topology</div><image src="assets/images/52FB309E-A802-4C10-9D96-D5AD7999D869.png" class="contentImage" /></div><table><caption>MOP Notes</caption><tr><th>Note</th><th>Detail</th></tr><tr><td>Reference plane</td><td>Continuous ground only.</td></tr><tr><td>GND stitching</td><td>For VSS stitching using microvia, target a minimum S:G ratio of 1:1 at signal layer transition.  
For VSS stitching using PTH, target a minimum S:G ratio of 2:1 at signal layer transition.
VSS via stitching pattern to be copied exactly from RVP/Clip files.</td></tr><tr><td>Serpentine routing</td><td>Use 3x of dielectric height for serpentine routing spacing.</td></tr><tr><td>RCOMP value</td><td>100 Ohm</td></tr><tr><td>DDR to non-DDR signal spacing</td><td>Keep min 500 um.</td></tr><tr><td>ZQ Value</td><td>240Ohms to VDDQ</td></tr></table></section><section id="B670A695-7353-4ABB-AE0B-D5D5904551B2"><h2>Mainstream, RCOMP, MISC, All</h2><p>Category: Mainstream</p><p>Material: None</p><p>Signal Group: RCOMP</p><p>Channels: MISC</p><p>Pin group/Location: All</p><table><caption>MOP Mainstream, RCOMP, MISC, All Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>M</td><td>MS, SL</td><td>12.7</td></tr></table><p>Max Length Total (mm): 12.7</p></section><section id="86001409-6320-4C5F-8BBB-FAE962F7A9C4"><h2>Mainstream, ZQ, MISC, All</h2><p>Category: Mainstream</p><p>Material: None</p><p>Signal Group: ZQ</p><p>Channels: MISC</p><p>Pin group/Location: All</p><table><caption>MOP Mainstream, ZQ, MISC, All Routing Guidelines</caption><tr><th>Segment</th><th>Tline Type</th><th>Max Length Segment (mm)</th></tr><tr><td>M</td><td>MS, SL</td><td>12</td></tr></table><p>Max Length Total (mm): 12</p></section><section id="A3F04BA7-B4F4-4947-9B2E-1C8B683FDCCB"><h2>EMC General Considerations</h2></section><section id="273585D0-B4F1-43D7-B68F-BC4820EE8B32"><h2>Connector Decoupling</h2><p>Place a decoupling capacitor (0.1 uF, 0402 or smaller) on the power pins of all internal and external connectors to reduce power noise. These connectors include HDMI, DP, eDP, USB, Type C, FPC connectors, M.2, PCIe edge connector, etc.</p><div><div>Decoupling Capacitors Placement on Connector Power Pins</div><image src="assets/images/8E2DA107-70A0-44C8-A007-76F6B61DC23A.jpg" class="contentImage" /></div></section><section id="118C6B0B-FB79-42ED-A19D-E5DDE98CBE8B"><h2>Crossing Splits in Reference Plane</h2><p>Crossing a split in the reference plane increases emissions from signal traces.  Avoid crossing plane splits by moving the traces or reshape the reference plane.</p><div><div>Avoid Signal Traces Routings Across Split Planes</div><image src="assets/images/136C52B2-11D9-4212-9208-4E1E8494A24D.jpg" class="contentImage" /></div></section><section id="3339263F-AF10-43FD-818F-69848C6A4B80"><h2>Ground Ring</h2><p>PCB ground (GND) rings on all layers with GND PTH vias are recommended along the edge of the board. Multiple mounting holes should be used to connect the PCB GND to chassis ground. It can significantly reduce the PCB edge coupled noise. </p><div><div>Guidelines for PCB GND Ring and GND Stitching Vias</div><image src="assets/images/EA4FBC34-7E8A-4BBE-A350-204D66115F7E.png" class="contentImage" /></div><p>Multiple GND stitching vias are required on all mechanical mounting pads including for internal device modules (e.g. SSD, WiFi module) and I/O connectors (e.g. USB, DP) throughout the platform.</p><div><div>Ground Ring with Ground Vias</div><image src="assets/images/A0682358-DF2F-47CC-B220-17F3D49353DA.png" class="contentImage" /></div></section><section id="15E356C5-7B37-447E-9645-88423793F507"><h2>Reference Discontinuity</h2><p>Changing reference plane from GND to power plane, or from power plane A to power plane B, may significantly increase noise emission. It is recommended to have stitching capacitors (0.1 uF, 0402 or smaller) to bridge the two reference planes and provide current return path and the stitching capacitor must be placed as close as possible to the signal trace.</p><div><div>Reduce Signal Referencing Discontinuities Impact</div><image src="assets/images/2DD90425-BEB7-4E71-919E-1CE98F1C3861.png" class="contentImage" /></div></section><section id="9126B7EF-FEF1-4317-B81C-EC449F3C2AFD"><h2>Crystal RF Immunity</h2><p>The crystal oscillator that provides the input clock to the CPU has been identified to be very sensitive to RF power from nearby radios. Radiated power from internal WWAN and WLAN antennas as well as from external WWAN/ WLAN devices placed near the platform can couple to the crystal and corrupt the clock signal causing issues such as screen flickering and system hang. Similarly, the crystal used with the Thunderbolt retimer is very sensitive to RF power, and noise from nearby antennas can result in connection loss with the device plugged into the Thunderbolt port. Refer to retimer collaterals in the EMC/RF Reference Documents section for XTAL specifications. The following RF Immunity Guidelines apply to both the 38.4 MHz crystal, RTC (real-time clock) crystal as well as the Thunderbolt retimer crystal.</p><ul><li><p>Follow crystal routing guidelines very carefully. (Refer to Platform Clock Associated Signal Guidelines section).</p></li><li><p>Implement a ground ring surrounding crystal and related components. Refer to the figure below. Do not connect external load caps to GND ring, but rather directly to GND plane on adjacent layer.</p></li><li><p>Use a shielded crystal component.</p></li><li><p>Ensure that clock and high-speed I/O traces are not routed in proximity to the crystal components and traces (XTAL_IN/OUT).</p></li><li><p>Place crystal far away from antennas and potential RF power coupling paths such as unshielded/ungrounded cables. The exact distance needed depends on the platform design. Platforms without board shield may have higher risk.</p></li><li><p>Chassis shielding and design plays a critical role in RF immunity. Refer to the EMC Mechanical Considerations section and collateral #602554.</p></li></ul><p>The following RF guidelines apply to RTC (real-time) crystal:</p><ul><li><p>Reserve a placeholder for the RF cap on the power plane for RTC. The capacitance of the stuffed RF cap can be tuned with respect to the potential unintended RF power. The footprint should be as close as possible to CPU side.</p></li></ul><div><div>RF Capacitor Placement Recommendation for RTC Crystal</div><image src="assets/images/2F36177F-5859-40F3-A795-ED7E6C7BCBDE.png" class="contentImage" /></div></section><section id="47EA7D2E-67CB-4C2A-BD8D-0C6F6F6E5E5F"><h2>Crystal Ground Ring Requirements</h2><p>Adding a ground ring surrounding the crystal component, related components and routing can help reduce RF immunity risk.</p><div><div>Guidelines for Crystal Ground Ring Implementation and Components for RF Immunity</div><image src="assets/images/091150BE-549E-4300-BFF8-C712F7D48BAF.png" class="contentImage" /></div></section><section id="D5948BB7-3BC5-4E63-90C3-DA10BD677765"><h2>Memory RFI Mitigation</h2><p>Memory interface and DRAM devices generate narrowband and broadband RFI noise. The noise may interfere with radio bands. The following guidelines help to reduce the RFI risk due to memory.</p></section><section id="2C4AED3B-5382-4048-81E8-B66C197CAE03"><h2>Shielding Ground Contact</h2><p>Platform on-board shielding can be an effective mitigation option for EMC and help to reduce platform noise radiation and reduce susceptibility to external RF noise. Proper ground contact of the shield is critical to ensuring shielding effectiveness. In consideration of (λ/10) @ 7.5 GHz, the following figure shows the maximum recommended spacing between grounding pads and vias. Poor grounding contact or gaps/ seams in the shield can reduce the shielding effectiveness.
</p><div><div>On-Board Shielding Guidelines</div><image src="assets/images/28F7CC36-39D7-4236-97AE-7D0CA9E11C3C.png" class="contentImage" /></div></section><section id="E10D71B5-6958-4D75-AD80-B9A9F5D0EA02"><h2>Memory On Package Shielding Requirements</h2><p>The following Figure illustrates the thermal and EMI shielding on the reference board. The maximum recommended spacing between grounding pads and vias in Shielding Ground Contact section should be followed when implementing the shielding. </p><div><div>Memory On Package Shielding Requirements</div><image src="assets/images/89F8E791-7F38-494B-9F9E-A975EFFB781E.png" class="contentImage" /></div></section><section id="755D81A3-2486-493E-8DF6-4B5B189160BC"><h2>Intel DDR RFI Mitigation (RFIM) Software Feature</h2><p>DDR RFIM is a frequency-shifting RFI-mitigation software feature.  The DDR RFIM feature is primarily aimed at resolving narrowband RFI from memory (DDR and LPDDR technologies and both soldered-down and modules) for the Wi-Fi in high frequency bands (5 to 7GHz). By changing the DDR data rate, using Intel dynamic voltage and frequency scaling (DVFS) technology, the narrowband memory noise at the clock harmonic frequency can be shifted out of a radio band of interest, thus mitigating RFI to the radio. The change of the DDR data rate is dynamic based on the radio channel in use. </p><p>Dynamic DDR data rate selection and control can be done at the request of the Intel integrated Wi-Fi firmware (CNVi) or at the request of Intel’s DTT DDR RFIM policy. In systems with CNVi installed, the feature is enabled by default. In systems with discrete Intel or 3rd party Wi-Fi, the DDR RFIM policy must be enabled in DTT. For both cases, the OEM has the option to customize the DDR RFI table (list of Wi-Fi channels affected by each DDR frequency of the system) based on the measured platform noise. </p><p>Intel also offers a semiautomatic tool to characterize the platform DDR noise and customize the DDR RFI table that is an input to RFIM. It is highly recommended to use the tool to characterize the noise from the different memory DVFS points. Refer to white papers #640438 and #816192 for detailed information. </p></section><section id="AA486C21-46D4-464B-8F4F-57C10235084B"><h2>DLVR RFI Design Guidelines</h2><p>The Digital Linear Voltage Regulator (DLVR) may induce RF noise on input power planes / rails that couple to radio antennas, resulting in RF interference within radio bands.</p><p>The following guidelines help to reduce the RFI risk due to DLVR. </p></section><section id="F6FB7EF0-8FF6-45AC-B880-3C22FC196CD6"><h2>Minimize DLVR Input Power Planes’ Exposure</h2><p>It is recommended that the DLVR input power planes (VCCCORE/VCCIA and VCCSA) size to be minimized on surface layers while considering PI requirements. Refer to power integrity requirement for resistance and VR sense feedback recommendations. </p></section><section id="0EE5F1DB-F9DA-4046-9EA2-ADEFD5ECAAA1"><h2>RF Decoupling Capacitors on DLVR Input Power Planes</h2><p>High-frequency decoupling capacitors on the DLVR input power plane(s) can help in DLVR noise-reduction. Since there are system-level dependencies for the RFI, in certain scenarios (like a system with aggressive antenna placement to DLVR input power plane or WWAN radio), it is recommended to have placeholders for decoupling capacitors. The following table and figures show the recommended values and placement for the decoupling capacitors and an example of layout implementation. </p><div><div>RF Decoupling Capacitor Guideline for DLVR</div><image src="assets/images/7676C517-A3A0-4E7F-89A6-F6C7D984BEBD.png" class="contentImage" /></div><div><div>Example of RF Cap Placement for DLVR power plane</div><image src="assets/images/986C1750-D3D4-4785-85B0-A69F2366AA1D.png" class="contentImage" /></div></section><section id="108695AD-C054-4172-8B68-0513CFFD46A6"><h2>NPU and Graphic (GFX) Power Planes RFI Design Guidelines</h2><p>The Neural Processing Unit (NPU) and Graphics (GFX) may induce RF noise on power planes / rails that couple to radio antennas, resulting in RF interference within radio bands.</p><p>The following guidelines help to reduce the RFI risk due to NPU and GFX power planes.</p></section><section id="CBBB7731-8B5E-4675-B5ED-2B978DC164C8"><h2>RF Decoupling Capacitors on NPU and GFX Power Planes</h2><p>It is recommended to have placeholders for high-frequency decoupling capacitors on the VCCNPU (NPU power plane) and VCCGT (GFX power plane). These decoupling capacitors may help in reducing potential NPU and GFX noise in certain scenarios such as a system with aggressive antenna placement to NPU and GFX power planes. The following table and figure show the recommended values and placement for the decoupling capacitors:</p><div><div>RF Decoupling Capacitor Guideline for NPU and GFX Power Planes</div><image src="assets/images/10B1963F-42E1-4964-8B75-5F3C842FCCB3.png" class="contentImage" /></div><table><tr><th>Case #</th><th>Location of Decoupling Capacitor</th><th>NPU RF Capacitors for 2.4GHz Band</th><th>GFX RF Capacitors for 2.4GHz Band</th><th>Comments</th><th>$[internal]Cap Stuffing Option for Internal Validation</th></tr><tr><td>Case 1</td><td>Directly underneath pair of NPU / GFX power via and GND vias (Directly from BGAs) on the plane</td><td>0201 size: 6 x capacitors (Suggested value: between 22pF to 33pF)</td><td>0201 size: 6 x capacitors (Suggested value: between 22pF to 33pF)</td><td>Preferred placement for RF decoupling capacitors.Capacitors are recommended to be placed directly underneath the pair of NPU / GFX power via - GND vias at bottom layer or at least within the CPU’s shadow area. The value of the RF capacitor may need to be tuned with respect to the potential unintended RF power within Wi-Fi bands. </td><td>Stuffed </td></tr><tr><td>Case 2</td><td>≤ 5mm from NPU / GFX power via BGA </td><td>0201 size: 6 x capacitors (Suggested value: between 22pF to 33pF)</td><td>0201 size: 6 x capacitors (Suggested value: between 22pF to 33pF)</td><td>The value of the RF capacitor may need to be tuned with respect to the potential unintended RF power within Wi-Fi bands.</td><td>Stuffed </td></tr><tr><td>Case 3</td><td>&gt; 5mm away from NPU / GFX power via BGA</td><td>Not recommended</td><td>Not recommended</td><td>RF capacitors are NOT effective for RFI reduction in this location of placement.</td><td>Stuffed </td></tr><tr /></table></section><section id="348B68E3-84ED-424F-8D31-9D75505372A6"><h2>HSIO RFI Mitigation</h2><p>Exposed high speed I/O routing traces are considered as RF interference source. The RF interference level depends on interface signal characteristics such as data rate and distance between antenna and signal trace.</p></section><section id="48E6E9FB-12BD-4D90-B1D9-6EB9C9BFCED7"><h2>Minimize Exposed High Speed I/O Channel Routing</h2><p>It is recommended that the routing of I/O interfaces in the table below be embedded in inner layers and covered by solid ground. Due to routing limitations, full stripline routing may not be possible at breakout and the routing at the connector region. Refer to the table below for maximum microstrip length.  </p><table><tr><th>Interface</th><th>Data Rate</th><th>Max Breakout Length (Microstrip)</th><th>Max Routing Length at Connector Region (Microstrip)</th><th>Cable Shielding</th><th>Note</th></tr><tr><td>eUSB2 </td><td>480 Mbps </td><td>&lt; 38 mm </td><td>&lt; 25 mm </td><td>Shielded FPC/ Shielded FFC/ Coax </td><td /></tr><tr><td>UFS reference clock </td><td>38.4MHz </td><td>&lt; 38 mm </td><td>&lt; 25 mm </td><td>Shielded FPC/ Shielded FFC/ Coax </td><td>Add a placeholder shunt capacitor (0402 or 0201 size) near to UFS device.  
Refer to UFS Reference Clock PDG chapter for more information about capacitor placement.</td></tr><tr><td>UFS 4.0 Gear 5 </td><td>20 Gbps (Rate A),  
23.32 Gbps (Rate B) </td><td>&lt; 38 mm </td><td>&lt; 25 mm </td><td>Shielded FPC/ Shielded FFC/ Coax </td><td /></tr><tr><td>CNVio3 (STEP)</td><td>12 Gbps</td><td>Refer to CNVio3 subsection (under High Speed chapter CNVio Bus section)</td><td>Refer to CNVio3 subsection (under High Speed chapters CNVio Bus section)</td><td>Not applicable</td><td>Keep out distance of CNVio3 signals (microstrip) to Wi-Fi antenna &gt; 15 mm. Refer to Intel document #610694 for the latest Intel Wi-Fi module RFI/EMC recommendations.</td></tr><tr><td>DMIC Clk</td><td /><td>&lt; 38 mm</td><td>&lt; 25 mm</td><td>Shielded FPC/ Shielded FFC/ Coax</td><td /></tr><tr><td>eDP</td><td>8.1 Gbps</td><td>&lt; 38 mm</td><td>&lt; 25 mm</td><td>Shielded FPC/ Shielded FFC/ Coax</td><td /></tr><tr><td>HDMI 2.1</td><td>12 Gbps</td><td>&lt; 38 mm</td><td>&lt; 25 mm</td><td>Shielded FPC/ Shielded FFC/ Coax</td><td /></tr><tr><td>PCIe4</td><td>16 Gbps</td><td>&lt; 38 mm</td><td>&lt; 25 mm</td><td>Shielded FPC/ Shielded FFC/ Coax</td><td>Refer to PCIe Gen4 Add-in Card Clock Topology or PCIe Gen4 Device Down Clock Topology (under High Speed I/Os and PCH I/Os chapter) for more EMC/ RF noise protection recommendations.</td></tr><tr><td>PCIe5</td><td>32 Gbps</td><td>&lt; 38 mm</td><td>&lt; 25 mm</td><td>Shielded FPC/ Shielded FFC/ Coax</td><td>Refer to PCIe Gen5 Add-in Card Clock Topology or PCIe Gen5 Device Down Clock Topology (under High Speed I/Os and PCH I/Os chapter) for more EMC/ RF noise protection recommendations.</td></tr><tr><td>PCIe Differential Clock</td><td>100 MHz</td><td>&lt; 38 mm</td><td>&lt; 25 mm</td><td>Shielded FPC/ Shielded FFC/ Coax</td><td>Refer to PCIe Gen4/Gen5 Add-in Card Clock Topology or PCIe Gen4/Gen5 Device Down Clock Topology (under High Speed I/Os chapter) for more EMC/ RF noise protection recommendations.</td></tr><tr><td>SPI Clk</td><td /><td>&lt; 38 mm</td><td>&lt; 25 mm</td><td>Shielded FPC/ Shielded FFC/ Coax</td><td /></tr><tr><td>Type-C USB+DP</td><td>10 and 20 Gbps</td><td>&lt; 38 mm</td><td>&lt; 25 mm</td><td>Shielded FPC/ Shielded FFC/ Coax</td><td /></tr><tr><td>Type-C USB+DP+TBT4/5</td><td>80 Gbps</td><td>&lt; 38mm</td><td>&lt; 25mm</td></tr><tr><td>USB2.0</td><td>480 Mbps</td><td>&lt; 38 mm</td><td>&lt; 25 mm</td><td>Shielded FPC/ Shielded FFC/ Coax</td><td /></tr><tr><td>USB3.2 Gen1 Type A</td><td>5 Gbps</td><td>&lt; 38 mm</td><td>&lt; 25 mm</td><td>Shielded FPC/ Shielded FFC/ Coax</td><td /></tr><tr><td>USB3.2 Gen2 Type A</td><td>10 Gbps</td><td>&lt; 38 mm</td><td>&lt; 25 mm</td><td>Shielded FPC/ Shielded FFC/ Coax</td><td /></tr><tr /></table><p>For HSIO cable and connector information, refer to EMC Mechanical Considerations section.</p></section><section id="3C553D3C-11A8-41FD-B00F-4E833AB20632"><h2>eDP RFI Mitigation</h2></section><section id="4FAC6177-10FF-4678-B320-9484BE53392C"><h2>RF Interference from Embedded Display Port (eDP) Interface and TCON</h2><p>In designs with small form factors, RF interference from eDP interface has become more problematic due to the increase of thinner and lighter devices, which limit options for effective cable shielding and antenna isolation. While the data rates increase, the high-frequency data and clocks generate RF noise that falls into Wi-Fi radio bands. Besides RF noise from eDP, timing controller (TCON), used to convert the eDP signal and drive the individual pixels of the display, could be another source of interference. </p></section><section id="FBCCE6A6-F637-42ED-B61C-DBE9ACA5CB31"><h2>Narrowband Spur Noise from eDP Data and TCON Clock</h2><p>To prevent interference with radio bands, select the eDP data rates that ensure the fundamental frequencies and harmonics of the eDP signals do not fall into Wi-Fi radio bands. The data rates 2.43 Gbps and 6.75 Gbps should be avoided to mitigate the RF noise impact on Wi-Fi radios. Hence, display panels supporting 2.7/8.1 Gbps should be chosen. Other mitigation solutions such as using high-quality shielding cable for eDP and TCON connection/board or enabling spread spectrum clocking may provide effective but limited noise reduction as an alternative solution. </p><div><div>Mitigate RF interference by preventing using data rate falling into Wi-Fi radios</div><image src="assets/images/82199D2F-EDF9-43F1-BDCD-A79F4294F3F6.png" class="contentImage" /></div><div><div>TCON clock noise falling into Wi-Fi bands</div><image src="assets/images/833CABA1-3F0B-4306-87D3-19BDEB2B41A9.png" class="contentImage" /></div></section><section id="BF7D65F2-8FC9-4132-9CCC-4F4F64A66156"><h2>eUSB2V2 (Internal Validation)</h2><p>It is recommended that eUSB2V2 routing be embedded in inner layers and covered by solid ground. Due to routing limitations, full stripline routing may not be possible at breakout region and the routing at the connector region. Please refer to the table below for maximum microstrip length.</p><table><tr><th>Interface</th><th>Max Routing Length at Breakout Region (Microstrip)</th><th>Max Routing Length at Connector Region (Microstrip)</th><th>Cable Shielding</th></tr><tr><td>eUSB2V2</td><td>&lt; 38 mm</td><td>&lt; 25 mm</td><td>Shielded FPC/ Shielded FFC/ Coax</td></tr><tr /></table></section><section id="83CC164E-ECED-4A9E-8AD7-C16D1E856C53"><h2>EMC Component Selection</h2></section><section id="65EC7299-A5EE-4100-B065-0860BE1553CF"><h2>Common Mode Choke Selection</h2><p>The common mode choke (CMC) selection is shown below. Alternatively, PCB CMC can be also considered for DP 1.4, DP 2.0, eDP, TCP USB+DP (10 Gbps), USB 3.2 Gen 1 and USB3.2 Gen2 signal. Refer to Intel document #546122 for Intel PCB Common Mode Choke License Technology Technical White Paper.</p><table><tr><th>Interface</th><th>Data Rate</th><th>CMC Placement</th><th>CMC Cutoff Frequency (3-dB Bandwidth)</th><th>CMC Insertion Loss</th><th>CM Rejection (10-dB Band)</th><th>$[internal] Reference Part</th></tr><tr><td>DP</td><td>8.1 Gb/s</td><td>&lt;25 mm routing length from connector</td><td>&gt;10 GHz</td><td>&lt; 1.2 dB @ 5 GHz</td><td>1.8-3.8 GHz</td><td>NFG0QHB372HS2</td></tr><tr><td>DP</td><td>10 Gb/s</td><td>&lt;25 mm routing length from connector</td><td>&gt;10 GHz</td><td>&lt; 1.2 dB @ 5 GHz</td><td>1.8-3.8 GHz</td><td>NFG0QHB372HS2</td></tr><tr><td>DP</td><td>20 Gb/s</td><td>&lt;25 mm routing length from connector</td><td>&gt;10 GHz</td><td>&lt; 0.62 dB @ 10GHz</td><td>1.8-3.8 GHz</td><td>NFG0QHB542HS2</td></tr><tr><td>eDP</td><td>8.1 Gb/s</td><td>&lt;25 mm routing length from connector</td><td>&gt; 10 GHz</td><td>&lt; 1.2 dB @ 5 GHz</td><td>1.8 - 3.8 GHz</td><td>NFG0QHB372HS2</td></tr><tr><td>HDMI 2.0#</td><td>&lt; 6 Gb/s</td><td>&lt;25 mm routing length from connector</td><td>&gt;6 GHz</td><td>&lt; 0.35 dB @1.5 GHz </td><td> &lt; 0.5 dB @3.0 GHz</td><td>0.3-3.8 GHz</td><td>NFG0QHB372HS2</td></tr><tr><td>HDMI 2.1</td><td>12 Gb/s</td><td>&lt;25 mm routing length from connector</td><td>&gt;10 GHz</td><td>&lt; 1.0 dB @ 6 GHz</td><td>0.3-3.8 GHz</td><td>NFG0QHB372HS2 </td></tr><tr><td>USB2.0*</td><td>480 Mb/s</td><td>&lt;25 mm routing length from connector</td><td /><td>&lt; 0.2 dB @240 MHz</td><td>0.5-2.0 GHz</td><td>DLW21SN900SQ2L</td></tr><tr><td>eUSB2.0* </td><td>480 Mb/s </td><td>&lt;25 mm routing length from connector </td><td>  </td><td>&lt;0.2 dB @240 MHz </td><td>0.5-2.0 GHz </td><td>DLW21SN900SQ2L </td></tr><tr><td>USB3.2 Gen 1</td><td>5 Gb/s</td><td>&lt;25 mm routing length from connector</td><td>&gt;7.5 GHz</td><td>&lt; 1.5 dB @2.5 GHz</td><td>1.8-3.8 GHz</td><td>NFG0QHB372HS2</td></tr><tr><td>USB3.2 Gen 2</td><td>10 Gb/s</td><td>&lt;25 mm routing length from connector</td><td>&gt;10 GHz</td><td>&lt; 1.2 dB @ 5 GHz</td><td>1.8-3.8 GHz</td><td>NFG0QHB372HS2</td></tr><tr /></table><p># To provide longer channel length the insertion loss criteria for HDMI interface is set to low loss value. The EMI/ RF Interference issues caused by HDMI common mode noise are mitigated using CMC and chassis level mitigations such as connector shell grounding etc.​ </p><p>* Common mode chokes with a target common mode impedance of 80 to 90 Ohm at 100 MHz generally provide adequate noise attenuation for USB 2.0 and eUSB 2.0.</p><p>Higher impedance CMC generally have a greater damaging effect on signal quality. Signal quality must be checked for low-speed, full-speed and high-speed USB operations in case high impedance component is used. </p><table><tr><th>Port Usage Scenario</th><th>CMC Guideline</th></tr><tr><td>USB3 only</td><td>Place Tx CMCs; Rx CMCs are optional</td></tr><tr><td>USB3 &amp; DP</td><td>Place both Tx and Rx CMCs due to emission from DP </td></tr><tr><td>USB3 &amp; TBT</td><td>Do not place either Tx or Rx CMCs</td></tr><tr /></table></section><section id="E6A0BC37-402C-4C9E-A03C-8A1F8115E4FD"><h2>ESD Diode Selection</h2><p>ESD diode selection recommendations below only apply to interfaces with:</p><ul><li><p>Hotplug input/output port application (external ports that exposed to end user)</p></li><li><p>Direct connection between SOC and connector (Eg, without redriver / retimer in between)</p></li></ul><p>For interfaces that require retimer:</p><ul><li><p>Intel retimer: Refer to Thunderbolt retimer or controller documentation for more details, document number can be found in PDG chapter “EMC/RF Reference Documents”.</p></li><li><p>Third party retimer: Customer may contact vendor for necessary ESD protection.</p></li></ul><p>For further ESD design optimization, customers may refer to Chapter “System Efficient ESD Design (SEED)” for more details.</p><table><tr><th>Interface</th><th>Data Rate</th><th> ESD Diode Placement</th><th>ESD Diode Shunt Capacitance</th><th>ESD Diode Rdyn</th><th>ESD Diode Reverse Working Voltage</th><th>$[internal]Reference Part</th></tr><tr><td>HDMI 2.1 Direct Connect Rate ≤ 6 Gbps (Data)</td><td>≤ 6 Gbps  </td><td>&lt; 25 mm routing length from connector  </td><td>&lt; 0.4 pF  </td><td>&lt; 0.5 Ohm  </td><td>4.0 V </td><td>PESD4V0Z1BSF </td></tr><tr><td>HDMI 2.1 Direct Connect Rate &gt; 6Gbps (Data)</td><td>&gt; 6 Gbps  </td><td>&lt; 25 mm routing length from connector  </td><td>&lt; 0.4 pF  </td><td>&lt; 0.5 Ohm  </td><td>4.0 V </td><td>PESD4V0Z1BSF </td></tr><tr><td>HDMI connector HPD/DDC pins</td><td>   </td><td>&lt; 25 mm routing length from connector  </td><td>   </td><td>   </td><td>5.0 V  </td><td>PESD5V0H1BSF  </td></tr><tr><td>USB2.0</td><td>480 Mbps  </td><td>&lt; 25 mm routing length from connector  </td><td>&lt; 1.5 pF  </td><td>&lt; 0.8 Ohm  </td><td>5.5 V  </td><td>ESD131-B1-W0201  </td></tr><tr><td>USB3.2 Gen1/2 Type A </td><td>≤ 10 Gbps  </td><td>&lt; 25 mm routing length from connector  </td><td>&lt; 0.35 pF  </td><td>&lt; 0.5 Ohm  </td><td>3.3 V  </td><td>PESD3V3Z1BSF  </td></tr><tr><td /><td /><td /><td /><td /><td /><td /></tr><tr /></table></section><section id="096190E9-6369-46F5-8F6F-B0422E8AB085"><h2>Other Component Selection</h2><table><tr><th>Interface/ IO Connector</th><th>Component Requirement</th><th>Recommended Details</th><th>$[internal] Reference Part</th></tr><tr><td>Type C Connector ESD Protection (#1)</td><td>ESD protection for Tx/Rx, CC, SBU lines</td><td>Refer ESD Diode Selection chapter for more details.</td><td /></tr><tr><td>Type C Connector D+/- (#2)</td><td>ESD and CMC protection for USB 2 data lines</td><td>Refer ESD diode selection and Common mode choke selection chapter for more details respectively.</td><td /></tr><tr><td>Type-C connector CC pins (#3)</td><td>Decoupling capacitors on CC1 and CC2 pins</td><td>Refer to USB PD controller Specification, if not 200 pF is recommended.</td><td /></tr><tr><td>Type-C connector Tx/ Rx AC caps (#4)</td><td>AC caps for Tx, Rx lanes</td><td>In order to avoid EOS damage due to shorting between VBUS and adjacent pins, AC cap with voltage rating &gt;= 50 V VBUS maximum voltage rating is required for both Tx and Rx lanes; consider EPR requirement if applicable.  The AC cap needs to be next to the connector and followed by ESD diode. Refer to SI PDG for values/placement.</td><td /></tr><tr><td>Type-C connector VBUS pins</td><td>Ferrite bead on VBUS (#5)</td><td>Optional. 
Selection based on current rating requirement of the platform.</td><td /></tr><tr><td>Type-C connector VBUS pins</td><td>Decoupling capacitors on VBUS signal pins (x4) (#6)</td><td>Refer to Type-C Specifications for more details. (If no specific value is given then it is recommended to use 0.1 uF, 0402 or smaller)</td><td /></tr><tr><td>Type-C connector VBUS pins</td><td>VBUS ESD Protection (#7)</td><td>Select the TVS diode as per the VBUS voltage ratings. </td><td /></tr><tr><td>AC JACK (#8)</td><td>Ferrite bead on power and ground pins of AC JACK</td><td>Ferrite bead rated current&gt;=Maximum current rating for the power line.

Selection criteria: &gt;80 Ohm Impedance between 100-300 MHz</td><td>BLM18SG121TN1 (up to 3 A); BLM31SN500SH1 (up to 12 A)</td></tr><tr><td>Touch SPI Interface</td><td>Placeholder for shunt capacitor</td><td>Touch SPI interface nets are single ended nets operating at &gt;=20MHz frequency, so recommended to have shunt capacitor placeholder for clock and IO nets. </td><td>27pF (placeholder)</td></tr><tr><td>Voltage regulator </td><td>EMI filter at the voltage regulator input pin (ferrite bead)</td><td>Optional. 
Switching Voltage regulators can show broadband noise in the LTE low band, adding ferrite bead can help in reducing the noise. Ferrite bead selection is based on the current rating of the voltage regulator input pin.</td><td>ILHB1206ER121V (up to 6A);
BLM31SN500SH1 (up to 12 A)</td></tr><tr /></table></section><section id="B92C7158-991B-4D04-830D-60835B9B0168"><h2>Components for Type-C Interface</h2><p>The image below indicates various components added on the Type C connector for ESD, EMI and EOS protection. For more details about component selection refer “Other Component Selection (#1 to #7)” table.  </p><div><div>Components For Type C Interface</div><image src="assets/images/F712BBF1-1E84-44BC-A6BE-006587A4EEEC.png" class="contentImage" /></div></section><section id="0EC5C173-D1AD-4696-A724-FE604A6033A4"><h2>Ferrite Bead for Power and Ground Pins of AC Jack</h2><p>To prevent EMI noise passing through adapter cable adding ferrite bead at the connector pin can help. For more details refer to AC Jack (#8) details from “Other Component Selection” table. </p><div><div>Ferrite Beads for AC Jack</div><image src="assets/images/1748922B-2024-456C-8E0C-E3744FA938FF.png" class="contentImage" /></div></section><section id="85386260-9C87-4536-949F-E5D90A602E56"><h2>System Efficient ESD Design (SEED)</h2><p>PDG Chapter “ESD Diode Selection” serves as a general recommendation for system level ESD protection. To further optimize selection of ESD diode, customers may consider using SEED simulation concept during system design phase.

SEED defines an ESD robustness design concept that assures matching between PCB protection components and IC IO behavior during system ESD discharges event. It allows selection of ESD diode which is optimized based on IO characteristics and PCB design. It also promotes early assessment using a simulation to achieve first-time-right PCB design.  This design concept applies to hot plug input/output port applications, that includes USB2, USB3, Type-C, DisplayPort, and HDMI.</p><div><div>SEED Block Diagram</div><image src="assets/images/16181EEA-74F7-4E7E-85D5-449EC02FE118.jpg" class="contentImage" /></div><p>SEED simulation deck is available in Advanced Design System (ADS) and HSPICE. Refer to Intel System Efficient ESD Design (SEED) User Guide (#702999) for step-by-step simulation guidance. Customers may contact the Intel representative for platform specific SEED Models.
</p><div><div>Intel® SEED Analysis Template</div><image src="assets/images/FAF1F9FC-7392-4841-A534-BFCC9B2612DC.jpg" class="contentImage" /></div></section><section id="996CC513-679E-4635-9826-762937E84DA8"><h2>EMC Audio</h2></section><section id="1873264E-1D1E-45AB-80C9-DA255B397485"><h2>Audio ESD Protection</h2><p>Audio jack needs to have ESD protection. The ESD diodes need to connect to digital / chassis ground.</p><div><div>Audio Jack ESD Protection</div><image src="assets/images/4BA40CBA-FDF6-4F2B-8F19-8658E815D65B.jpg" class="contentImage" /></div></section><section id="26CF2A14-57EA-4868-962A-C7EA07E3455D"><h2>DMIC EMI/ RFI Risk</h2><p>DMIC clock may have EMI/ RFI risk due to its high-order harmonics.  </p><p>It is recommended to have stripline routing and a placeholder for an RC filter before being routed in microstrip/ cable to reduce high-frequency harmonics. </p><p> The RC value may vary according to the board design to meet the electrical requirements.</p><div><div>Routing Requirements and RC Filter for DMIC Clock</div><image src="assets/images/4C1F9BA6-D754-4F05-9B88-0F22897E7B92.jpg" class="contentImage" /></div></section><section id="959B2697-9D69-403C-BC97-70601B98BD12"><h2>Wi-Fi/WWAN Radios Performance vs. Platform Noise</h2><p>Noise from multiple aggressors, such as switching power supplies, high-speed digital clocks or data can generate harmonics or broadband noise that interferes with the radio bands on the platform. Noise could couple to the platform antenna hence reducing the radios performance like throughput, latency, and sensitivity by reducing the signal-to-noise ratio (SNR).</p><p>This section provides the RF platform noise threshold that can set the baseline for determining if the noise level in the radio bands is tolerable to maintain wireless performance, therefore ensuring the best user experience. To meet the noise requirement, customers could implement the mitigation solutions illustrated in the EMC General Considerations guidelines.</p></section><section id="3445C1D3-0288-4ECE-A849-A394F7C51782"><h2>Platform Noise Threshold Recommendation</h2><p>Each type of noise source has its own characteristic noise profile therefore has its own frequency spectrum that could have a different impact on radio performance. Scrambled data signals for high-speed interfaces (e.g. USB 3.0, DDR5, PCIE) are broadband, covering a wide frequency range and radio band in the GHz range. On the other hand, clock signals are highly periodic and have a relatively narrowband spectrum, which leads to the generation of harmonics. Unlike scrambled data, these harmonics are periodic and predictable.</p><table><tr><th>Noise Profile</th><th>Wi-Fi In-band Noise Threshold (dBm/100 kHz)</th><th>WWAN In-band Noise Threshold (dBm/100 kHz)</th></tr><tr><td>Narrowband noise (&lt;= 600 kHz Bandwidth)</td><td>-106</td><td>-98</td></tr><tr><td>Broadband Noise</td><td>-117</td><td>-117</td></tr><tr /></table><p>The table above shows the recommended noise threshold based on experimental results. By artificially changing the noise profile and level, the figures below represent the throughput and sensitivity impact on Wi-Fi and WWAN. The noise threshold is defined according to the noise level that can ensure radio performance.</p><div><div>Wi-Fi Throughput Degradation by RF Noise Level</div><image src="assets/images/57CFFBDB-3DB6-443F-AAEA-5663E387CC3A.png" class="contentImage" /></div><div><div>WWAN Sensitivity Degradation by RF Noise Level</div><image src="assets/images/0DAC4887-2D8D-4BD6-ACD2-A1855B74F770.png" class="contentImage" /></div></section><section id="9ECFF2ED-26A8-43C6-9BB5-A575EA21DB1E"><h2>On-Board Shielding</h2><p>Platform on-board shielding can be an effective mitigation option against RF interference with Wi-Fi/WWAN/5G antennas. It can help to reduce the platform noise radiation and reduce susceptibility to external RF noise, particularly the memory and SSD.</p><div><div>General On-Board Shielding Consideration</div><image src="assets/images/4998041E-BB92-4BB2-8EB4-645CF2B0D76E.png" class="contentImage" /></div></section><section id="DFB3A11F-0B71-4B1E-B365-5EEAFBE1D0AC"><h2>Shielding Ground Contact</h2><p>To ensure good shielding effectiveness and minimum noise leakage it is critical to have proper electrical contact of the PCB ground layer with the shielding mechanical enclosure, ideally leaving no electrical openings. Poor grounding contact or gaps/seams in the shield can reduce the shielding effectiveness. Also, the size of any aperture and opening in a mechanical shield enclosure needs to be minimized, keeping it smaller than 2.5 mm. A conductive gasket can also be used to ground the shield to the PCB.</p><p>The following figure shows a general recommendation for spacing between grounding vias (S). The general recommendation is to use via spacing ≤ λ/6 (e.g., approximately 4 mm for 7.5 GHz). To improve shielding effectiveness, use closer spacing. </p><div><div>On-Board Shield Grounding General Guideline</div><image src="assets/images/11E94A80-0F32-487E-A200-09D41445FC2E.png" class="contentImage" /></div></section><section id="E16EA31F-3A89-4732-9C4C-A9C11735AF3B"><h2>Thermal and EMI Co-Design Considerations</h2><p>An integrated thermal and EMI shield co-design solution can be implemented in a system. The thermal/EMI shield solution needs to have proper electrical contact to the PCB ground layer to guarantee adequate shielding effectiveness.</p><p>An example of an EMI shield with co-optimized EMC-thermal solution consists of a large metal frame interposer that covers GPU, GDDR devices, GPU voltage regulator, CPU, DDR devices and voltage regulator. The metal frame has an electrically conductive interface and connects to the on-board GND pad opening.</p><div><div>Example Implementation of EMC-Thermal Solution</div><image src="assets/images/BB72B03C-CC59-407C-997A-2D0A3A525061.png" class="contentImage" /></div><div><div>Metal Frame Interposer with Electrically Conductive Interface to Board</div><image src="assets/images/2F81E224-A8D2-4FB7-B5ED-736E98DCC8C1.png" class="contentImage" /></div></section><section id="96BDC127-378C-4067-9E46-865544442998"><h2>EMC Mechanical Considerations</h2><p>Mechanical design of the system plays a critical role in meeting requirements for EMI, ESD, RFI, RF Immunity and EFT. The broad categories of consideration in mechanical design are chassis design, connector selection and grounding, high speed cable design and grounding. </p><ul><li><p>All faces of the chassis should have a conductive EMI coating (in cases where metallic chassis is not used) to provide RF shielding. The sidewalls of the chassis should also have a continuous EMI coating. </p></li><li><p>Conductive contacts between the faces of the chassis are required to reduce the size of the openings along the chassis seams (the faces of the chassis should make continuous electrical contact). </p></li><li><p>Avoid non-conductive coating/paint on screws that are used to secure the motherboard to the chassis or used between chassis faces and expose solder mask on the PCB for the screws to make contact to the PCB ground layers. </p></li><li><p>Large metal parts of the system should be connected to chassis ground at more than one point.  Examples of large metal parts include the PCB ground layers, chassis, metal frame of the display, metal casing of the camera modules, FPC cables, etc. Conductive gaskets or screws may be used to tie large metal structures together at multiple contact points. </p></li><li><p>The thermal solution (heat pipe, cold plate) should be grounded to eliminate or reduce any resonance effects that could couple noise in the vicinity of the thermal solution.  </p></li><li><p>Refer to Intel White Paper #602554 for further guidelines on the EMI coating thickness and selection criteria, conductive contact between chassis faces and thermal solution grounding. </p></li><li><p>The figures below illustrate the guidance for chassis design considerations:</p></li></ul><div><div>EMI Coating on Chassis Covers and Sidewalls</div><image src="assets/images/270CB9A6-E539-414B-AA68-4FD0C1AB79CB.png" class="contentImage" /></div><div><div>Faces of the Chassis should make Continuous Electrical Contact</div><image src="assets/images/1EA7DC36-73EE-4438-9D3F-91B9CD2CDD8B.jpg" class="contentImage" /></div><div><div>Thermal Solution Grounding</div><image src="assets/images/E56D3AB1-4D9C-44CA-B2D9-048A96BBC5D2.jpg" class="contentImage" /></div></section><section id="ECB8CF23-1997-4C3D-87A5-1DC1370F47B9"><h2>Type A Connector Selection</h2><ul><li><p>To minimize RFI, select a type A receptacle shell that has a backside shield with multiple ground contact points to the PCB ground layers. </p></li><li><p>Ensure that the mechanical latches form a ground contact with the plug shell when inserted. </p></li><li><p>Apertures/openings in the receptacle shell should be minimized. </p></li><li><p>The receptacle connectors should be connected to metal chassis or enclosures through grounding fingers, screws, or conductive gaskets</p></li></ul></section><section id="17675436-AAE9-470D-97E9-3FBF9E3D7EB3"><h2>Type C Connector Selection</h2><ul><li><p>The receptacle shell should have  multiple connection points to the PCB ground layers. </p></li><li><p>Apertures in the receptacle should be minimized. If apertures are unavoidable, a maximum aperture size of 1.5 mm is recommended.</p></li><li><p>The receptacle connectors should be connected to metal chassis or enclosures through grounding fingers, screws, or conductive gaskets.</p></li><li><p>The mid-plate in the connector receptacle should be directly connected to system PCB ground layers.</p></li><li><p>Select a connector where the RFI pad in the receptacle has multiple grounding contacts to the receptacle shell. </p></li></ul><p>The following figures illustrate the recommendations for USB Type C connector selection and for further details, refer to the USB Type C Cable and Connector Specification (<a href="https://www.usb.org/cable_connector)" target="_blank">https://www.usb.org/cable_connector)</a></p><div><div>Type-C Connector Selection</div><image src="assets/images/1BE44AFB-4E83-4CF3-966A-B6A361656ED1.jpg" class="contentImage" /></div><div><div>Conductive Gaskets to Ground IO Connectors to Chassis</div><image src="assets/images/2074FDD1-900F-4163-BEF8-64ABB66EDDBB.jpg" class="contentImage" /></div></section><section id="08F8B8A4-AA70-427B-B50D-7325052EA574"><h2>Cable Routing and Shielding, Ground Cables to Chassis</h2><p>Electromagnetic noise can radiate from internal cables carrying high-speed signals causing RF interference or cables can couple noise to sensitive circuits or nets on the PCB and cause RF immunity issues. Internal cables should be well shielded to reduce the noise radiation from it. </p><p>The following are key considerations while selecting and designing with internal cables (FPC/FFC): </p><ul><li><p>The internal cable should be shielded with either full ground layers on top and bottom, or by using an EMI shielding film (silk screening with silver/copper ink, aluminum/copper film lamination). </p></li><li><p>For the shield to be effective, the shield layer should not be floating as a floating shield does not provide a return current path and may even make the noise radiation worse. To improve the ground contact of the shield, a direct PCB ground or chassis ground connection of the shield is recommended. Multiple grounding points may be needed for long FPCs (typically every 50mm) </p></li><li><p>The routing of the internal cables is also critical to reducing the amount of noise that can couple to the sensitive circuits. For further guidelines on cable routing, refer to Intel White Paper #602554.</p></li><li><p>The figures below illustrate the guidance for internal cable shielding and grounding </p></li></ul><div><div>Internal Cable Design Criteria for EMI</div><image src="assets/images/649F16FD-BCDF-47DF-8950-34574E09E706.jpg" class="contentImage" /></div><div><div>Direct PCB or Chassis Ground Connection of the Cable Shield</div><image src="assets/images/D805794A-B23D-4ACE-A46C-E94280F1A6AF.jpg" class="contentImage" /></div></section><section id="B90BE735-CF4A-493C-9C73-F0F3DF9588ED"><h2>Minimize ESD Chassis Entry Points</h2><p>It is recommended to design the chassis/system industrial design to minimize ESD entry and thereby improve the system level ESD protection. Following are two examples of ESD entry points and mitigation methods:</p><ul><li><p>Example 1: Speaker openings - In systems with metal mesh for the speaker openings, the ESD energy can be diverted to the system ground by connecting the metal mesh to system ground. This will minimize the ESD entry through the speaker lines into the PCB. </p></li><li><p>Example 2: SIM/SD trays - SIM/SD cards are very sensitive to ESD. Avoid any air gaps around the tray that otherwise can lead to ESD entry. Divert ESD into system ground by connecting the metal tray of the SIM/SD to the chassis ground or PCB ground layers.  </p></li></ul><div><div>Minimize ESD Entry Points in the Chassis</div><image src="assets/images/F9782649-63A5-4F3E-9774-EAFB3E61816B.jpg" class="contentImage" /></div></section><section id="E236391E-AE12-470E-B5FE-FC424913440D"><h2>Antenna Barricade Technology</h2><p>The chassis design may not be effective enough at higher frequency bands (6 GHz bands). Noise leakage observed in the seams, slots and between metal-to-metal bonding. Antenna barricade, metal enclosure around antenna, is an effective solution to mitigate RFI noise at platform level by physically and electromagnetically isolating the antenna from potential sources of interference. Experimental data shows ~10 dB noise reduction with antenna barricade. To avoid any opening/leakage EMI gasket material between barricade and chassis can be applied at multiple locations. However, antenna barricade needs to be planned upfront as it is part of chassis design. </p><p>Intel has developed a license technology on antenna barricade technology and design. Contact Intel for more information.</p><div><div>Example of Antenna Barricade in Mobile Design</div><image src="assets/images/C8F8B769-3621-4F19-98F9-BA1852D2C3FD.jpg" class="contentImage" /></div></section><section id="235308B0-6696-48B5-8F77-49BDFC268525"><h2>EMC ESD Considerations</h2></section><section id="2FF672A4-0E5B-493D-831A-D1ADB53D2627"><h2>ESD Sensitive Net Mitigation</h2><p>The following net categories may be sensitive to ESD:</p><ul><li><p>Processor-Hot or PCH-Hot: *FORCEPR#*, *PCHHOT*</p></li><li><p>Reset: *RESET*, *RST*, *RSTB*, *DRAM_RESET*</p></li><li><p>Power-Ok, Power-Good: *PWROK*, *PWRGD*</p></li><li><p>Crystal: XTAL_IN, XTAL_OUT, RTC</p></li></ul><p>System-level ESD issues may be mitigated by one of the following:</p><ul><li><p>Routing sensitive nets as stripline.</p></li><li><p>Adding placeholder for decoupling capacitors on the sensitive nets to reduce the ESD level injected into the victim ICs (excluding crystal oscillator). The value of decoupling capacitor varies on different nets and systems. The recommended value is 1-100 nF.</p></li></ul><p>For crystal oscillator, follow the guidelines from “XTAL Topology Guideline” (PCH/IOs chapter), “RTC (Real Time Clock) Topology” (PCH/IOs chapter) and “XTAL Ground Ring Requirement” (Electromagnetic Compatibility Chapter).</p><div><div>ESD Sensitive Net Mitigation</div><image src="assets/images/8626F017-5D16-4769-9ED3-78410D055D42.png" class="contentImage" /></div></section><section id="2AA99C31-77AB-4B77-9E5D-203D8B4644B5"><h2>EMC/ RF Reference Documents</h2><table><tr><th>PDG Sub-section(s)</th><th>Document Number</th><th>Document Name</th></tr><tr><td>(1) Crystal RF Immunity
(2) ESD Diode Selection</td><td>793730</td><td>Thunderbolt Gothic Bridge Collateral</td></tr><tr><td>(1) Memory RFI Mitigation Consideration
(2) Intel DDR RFI Mitigation (RFIM) Software Feature</td><td>640438</td><td>Intel® DDR Memory Radio-Frequency Interference Mitigation (RFIM) Policy Enabling and Validation Technical White Paper </td></tr><tr><td>Intel DDR RFI Mitigation (RFIM) Software Feature</td><td>816192</td><td>Intel® DDR Radio-Frequency Interference Mitigation (RFIM) Feature Semi-Automation of Table Generation Technical White Paper</td></tr><tr><td>Minimize Exposed High Speed I/O Channel Routing</td><td>610694</td><td>Intel® WLAN Module Layout Checklist</td></tr><tr><td>eDP RFI Mitigation</td><td>825912</td><td>LNL_Thin-and-Light_Form_Factors_Design_Guide_Rev1p0</td></tr><tr><td>System Efficient ESD Design</td><td>702999</td><td>Intel System Efficient ESD Design (SEED) Models User Guide</td></tr><tr><td>Common Mode Choke Selection</td><td>546122</td><td>Intel PCB Common Mode Choke License Technology Technical White Paper</td></tr><tr><td>(1) Crystal RF Immunity
(2) EMC Mechanical Consideration</td><td>602554</td><td>Chassis Design Guidelines for Improving RF Immunity and Electromagnetic Compatibility White Paper Revision 1.0</td></tr><tr><td>Antenna Barricade Technology</td><td>636597</td><td>Antenna Barricade Technology</td></tr><tr><td>-</td><td>608288</td><td>System-level Procedure for Identifying Possible RF Immunity Issues Technical Advisory</td></tr><tr><td>-</td><td>621488</td><td>New DRAM Technology and Compelling EMI Shield Mitigation Solutions Radio Frequency Interference (RFI) Analysis Technical White Paper</td></tr><tr><td>-</td><td>611571</td><td>Flexible Flat Cable for High-Speed Signaling Design Technical White Paper </td></tr><tr /></table></section><section id="Power Integrity~Processor Power Rails~System Configuration"><h2>System Configuration</h2><p>PCB Type: Type-3</p><p>PCB Layer Count: 10</p><p>PCB Thickness: 0.9mm</p><p>PCB Assembly: Double Sided</p><table><tr><th>Document Mapping</th></tr><tr><td>VCC_CORE</td></tr><tr><td>VCCGT</td></tr><tr><td>VCCSA</td></tr><tr><td>VCCNPU</td></tr><tr><td>VCC_LP_ECORE</td></tr><tr><td>VCCPRIM_VNNAON</td></tr><tr><td>VCCPRIM_IO</td></tr><tr><td>VCCPRIM_1P8_PROC</td></tr><tr><td>VCCRTC_PROC</td></tr><tr><td>VDD1</td></tr><tr><td>VDD2</td></tr><tr><td>VDD2L</td></tr><tr><td>VDDQ</td></tr></table></section><section id="D2AB4764-BBB0-44D6-95B1-CC2D3A279890"><h2>VCCGT</h2></section><section id="Power Integrity~Processor Power Rails~Documents~D2AB4764-BBB0-44D6-95B1-CC2D3A279890~Settings"><h2>Settings</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Design solid planes for a continuous current flow path from VR output to BGA.
Please see reference image as an example of feasible placement.
</td><td>VCCGT_T3_1</td></tr><tr><td>2</td><td>Adjacent solid ground to power planes for good return path.</td><td /></tr><tr><td>3</td><td>Sense pins routed as differential pair to VR. Avoid routing adjacent to noisy power plane and have adjacent solid ground plane for good return path.</td><td /></tr></table><div><div>VCCGT_T3_1</div><image src="assets/images/CBCD46A6-8174-48E5-A3CB-4A163B572766.png" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>1. Smaller capacitors should be placed closest to the package. For example: Package -&gt; 0201 -&gt; 0402 -&gt;0603 -&gt;Bulk -&gt; VR.</td></tr><tr><td>2. For bottom layer capacitor placement, place 0201, 0402, 0603 capacitors directly under the package and cannot be placed at the edge. </td></tr><tr><td>3. Capacitor recommendation based on VR solution with 150 kHz VR bandwidth or 600 kHz switching frequency, assuming BW=1/4 of Fsw.</td></tr><tr><td>4. Align capacitor pads along current flow path from VR to package. Make sure decoupling capacitors have power/ ground via pairs connected as close as possible to the capacitors pads.</td></tr><tr><td>5. Use MLCC components with 6.3 V voltage rating.</td></tr><tr><td>6. Please refer to acoustic noise mitigation technical advisory document #575216 for more details.</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Quantity</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary side</td><td>0402</td><td>10 uF</td><td>20</td><td /><td>VCCGT_T3_2</td></tr><tr><td>Primary side</td><td>0603</td><td>22 uF</td><td>8</td><td /><td>VCCGT_T3_2</td></tr><tr><td>Secondary side</td><td>0201</td><td>1 uF</td><td>30</td><td /><td>VCCGT_T3_3</td></tr><tr><td>Secondary side</td><td>0402</td><td>10 uF</td><td>73</td><td /><td>VCCGT_T3_3</td></tr><tr><td>Secondary side</td><td>0603</td><td>22 uF</td><td>2</td><td /><td>VCCGT_T3_3</td></tr><tr><td>Secondary side</td><td>7343</td><td>220 uF</td><td>7</td><td>Recommended capacitor ESR = 4.5 mOhm with 2V voltage rating.</td><td>VCCGT_T3_3</td></tr><tr><td>Secondary side</td><td>0201</td><td>Placeholder</td><td>7</td><td /><td>VCCGT_T3_3</td></tr></table><div><div>VCCGT_T3_2</div><image src="assets/images/31FB06EE-1274-456B-847F-C668B251AB51.png" class="contentImage" /></div><div><div>VCCGT_T3_3</div><image src="assets/images/5D543666-C952-4912-8D98-8E37724EB8D5.png" class="contentImage" /></div></section><section id="Power Integrity~Processor Power Rails~Documents~D2AB4764-BBB0-44D6-95B1-CC2D3A279890~Settings (Internal)"><h2>Settings (Internal)</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Design solid planes for a continuous current flow path from VR output to BGA.
Please see reference image as an example of feasible placement.
</td><td>VCCGT_T3_RVP_1</td></tr><tr><td>2</td><td>Adjacent solid ground to power planes for good return path.</td><td /></tr><tr><td>3</td><td>Sense pins routed as differential pair to VR. Avoid routing adjacent to noisy power plane and have adjacent solid ground plane for good return path.</td><td /></tr><tr><td>4</td><td>Request for one additional solid power plane at validation layer for ISC/PPV socket compensation.</td><td /></tr></table><div><div>VCCGT_T3_RVP_1</div><image src="assets/images/98080E38-B117-4B85-AF19-8568EE177503.png" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>1. Smaller capacitors should be placed closest to the package. For example: Package -&gt; 0201 -&gt; 0402 -&gt;0603 -&gt;Bulk -&gt; VR.</td></tr><tr><td>2. For bottom layer capacitor placement, place 0201, 0402 capacitors directly under the package and cannot be placed at the edge. </td></tr><tr><td>3. Capacitor recommendation based on VR solution with 150 kHz VR bandwidth or 600 kHz switching frequency, assuming BW=1/4 of Fsw.</td></tr><tr><td>4. Align capacitor pads along current flow path from VR to package. Make sure decoupling capacitors have power/ ground via pairs connected as close as possible to the capacitors pads.</td></tr><tr><td>5. Use MLCC components with 6.3 V voltage rating.</td></tr><tr><td>6. Please refer to acoustic noise mitigation technical advisory document #575216 for more details.</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Soldered Down</th><th>ISC Socket</th><th>PPV Socket</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary side</td><td>0402</td><td>10 uF</td><td>20</td><td>20</td><td>20</td><td /><td>VCCGT_T3_RVP_2</td></tr><tr><td>Primary side</td><td>0603</td><td>22 uF</td><td>10</td><td>10</td><td>10</td><td /><td>VCCGT_T3_RVP_2</td></tr><tr><td>Primary side</td><td>7343</td><td>220 uF</td><td>2</td><td>2</td><td>2</td><td>Recommended capacitor ESR = 4.5mOhm with 2V voltage rating.</td><td>VCCGT_T3_RVP_2</td></tr><tr><td>Primary side</td><td>0402</td><td>Placeholder</td><td>5</td><td>5</td><td>5</td><td /><td>VCCGT_T3_RVP_2</td></tr><tr><td>Primary side</td><td>0603</td><td>Placeholder</td><td>10</td><td>10</td><td>10</td><td /><td>VCCGT_T3_RVP_2</td></tr><tr><td>Primary side</td><td>7343</td><td>Placeholder</td><td>1</td><td>1</td><td>1</td><td /><td>VCCGT_T3_RVP_2</td></tr><tr><td>Secondary side</td><td>0201</td><td>1 uF</td><td>30</td><td>30</td><td>30</td><td /><td>VCCGT_T3_RVP_3</td></tr><tr><td>Secondary side</td><td>0402</td><td>10 uF</td><td>73</td><td>73</td><td>73</td><td /><td>VCCGT_T3_RVP_3</td></tr><tr><td>Secondary side</td><td>7343</td><td>220 uF</td><td>5</td><td>5</td><td>5</td><td>Recommended capacitor ESR = 4.5mOhm with 2V voltage rating.</td><td>VCCGT_T3_RVP_3</td></tr><tr><td>Secondary side</td><td>0201</td><td>Placeholder</td><td>10</td><td>10</td><td>10</td><td /><td>VCCGT_T3_RVP_3</td></tr><tr><td>Secondary side</td><td>0402</td><td>Placeholder</td><td>5</td><td>5</td><td>5</td><td /><td>VCCGT_T3_RVP_3</td></tr></table><div><div>VCCGT_T3_RVP_2</div><image src="assets/images/26BBC200-A82C-46F7-8E5E-EC44ECC36EAB.png" class="contentImage" /></div><div><div>VCCGT_T3_RVP_3</div><image src="assets/images/25DC32D0-8325-4957-8FDE-02398929F186.png" class="contentImage" /></div></section><section id="E9FC20CF-C641-4916-84FC-8E14B4ED3200"><h2>VCCNPU</h2></section><section id="Power Integrity~Processor Power Rails~Documents~E9FC20CF-C641-4916-84FC-8E14B4ED3200~Settings"><h2>Settings</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Design solid planes for a continuous current flow path from VR output to BGA.
Please see reference image as an example of feasible placement.</td><td>VCCNPU_T3_1</td></tr><tr><td>2</td><td>Adjacent solid ground to power planes for good return path.</td><td /></tr><tr><td>3</td><td>Sense pins routed as differential pair to VR. Avoid routing adjacent to noisy power plane and have adjacent solid ground plane for good return path.</td><td /></tr></table><div><div>VCCNPU_T3_1</div><image src="assets/images/86434881-6B64-4DA4-B96B-049D2F5FB622.png" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>1. Smaller capacitors should be placed closest to the package. For example: Package -&gt; 0201 -&gt; 0402 -&gt; 0603 -&gt; Bulk -&gt; VR.</td></tr><tr><td>2. For bottom layer capacitor placement, place 0402, 0603 capacitors directly under the package and cannot be placed at the edge.</td></tr><tr><td>3. Capacitors recommendation based on VR solution with 150kHz VR bandwidth or 600kHz switching frequency, assuming BW=1/4 of Fsw.</td></tr><tr><td>4. Align capacitor pads along current flow path form VR to package. Make sure decoupling capacitors have power/ ground via pairs connected as close as possible to the capacitor's pads.</td></tr><tr><td>5. Use MLCC components with 6.3V voltage rating.</td></tr><tr><td>6. Please refer to acoustic noise mitigation technical advisory document #575216 for more details.</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Quantity</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary side</td><td>0603</td><td>22 uF</td><td>4</td><td /><td>VCCNPU_T3_2</td></tr><tr><td>Secondary side</td><td>0402</td><td>10 uF</td><td>8</td><td /><td>VCCNPU_T3_3</td></tr><tr><td>Secondary side</td><td>0603</td><td>22 uF</td><td>8</td><td /><td>VCCNPU_T3_3</td></tr><tr><td>Secondary side</td><td>7343</td><td>220 uF</td><td>4</td><td>Recommended capacitor ESR=4.5mohm with 2V voltage rating</td><td>VCCNPU_T3_3</td></tr><tr><td>Secondary side</td><td>0603</td><td>Placeholder</td><td>1</td><td /><td>VCCNPU_T3_3</td></tr></table><div><div>VCCNPU_T3_2</div><image src="assets/images/D79C6305-8EA5-463D-A082-114CB45FB5EA.png" class="contentImage" /></div><div><div>VCCNPU_T3_3</div><image src="assets/images/2E8FD926-46E4-420E-AAE9-D22DA91D8501.png" class="contentImage" /></div></section><section id="Power Integrity~Processor Power Rails~Documents~E9FC20CF-C641-4916-84FC-8E14B4ED3200~Settings (Internal)"><h2>Settings (Internal)</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Design solid planes for a continuous current flow path from VR output to BGA.
Please see reference image as an example of feasible placement.</td><td>VCCNPU_T3_RVP_1</td></tr><tr><td>2</td><td>Adjacent solid ground to power planes for good return path.</td><td /></tr><tr><td>3</td><td>Sense pins routed as differential pair to VR. Avoid routing adjacent to noisy power plane and have adjacent solid ground plane for good return path.</td><td /></tr><tr><td>4</td><td>Request for one additional solid power plane at validation layer for ISC/PPV socket compensation.</td><td /></tr></table><div><div>VCCNPU_T3_RVP_1</div><image src="assets/images/41AE3F31-4523-4B60-9DCE-B5FFDA398107.png" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>1. Smaller capacitors should be placed closest to the package. For example: Package -&gt; 0201 -&gt; 0402 -&gt; 0603 -&gt; 0805 -&gt; Bulk -&gt; VR.</td></tr><tr><td>2. For bottom layer capacitor placement, place 0402, 0603 capacitors directly under the package and cannot be placed at the edge.</td></tr><tr><td>3. Capacitors recommendation based on VR solution with 150kHz VR bandwidth or 600kHz switching frequency, assuming BW=1/4 of Fsw.</td></tr><tr><td>4. Align capacitor pads along current flow path form VR to package. Make sure decoupling capacitors have power/ ground via pairs connected as close as possible to the capacitor's pads.</td></tr><tr><td>5. Use MLCC components with 6.3V voltage rating.</td></tr><tr><td>6. Please refer to acoustic noise mitigation technical advisory document #575216 for more details.</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Soldered Down</th><th>ISC Socket</th><th>PPV Socket</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary side</td><td>0603</td><td>22 uF</td><td>4</td><td>4</td><td>4</td><td /><td>VCCNPU_T3_RVP_2</td></tr><tr><td>Primary side</td><td>7343</td><td>220 uF</td><td>2</td><td>2</td><td>2</td><td>Recommended capacitor ESR=4.5mohm with 2V voltage rating</td><td>VCCNPU_T3_RVP_2</td></tr><tr><td>Primary side</td><td>0603</td><td>Placeholder</td><td>2</td><td>2</td><td>2</td><td /><td>VCCNPU_T3_RVP_2</td></tr><tr><td>Primary side</td><td>0805</td><td>Placeholder</td><td>1</td><td>1</td><td>1</td><td /><td>VCCNPU_T3_RVP_2</td></tr><tr><td>Secondary side</td><td>0402</td><td>10 uF</td><td>8</td><td>8</td><td>8</td><td /><td>VCCNPU_T3_RVP_3</td></tr><tr><td>Secondary side</td><td>0603</td><td>22 uF</td><td>8</td><td>8</td><td>8</td><td /><td>VCCNPU_T3_RVP_3</td></tr><tr><td>Secondary side</td><td>7343</td><td>220 uF</td><td>2</td><td>2</td><td>2</td><td>Recommended capacitor ESR=4.5mohm with 2V voltage rating</td><td>VCCNPU_T3_RVP_3</td></tr><tr><td>Secondary side</td><td>0402</td><td>Placeholder</td><td>4</td><td>4</td><td>4</td><td /><td>VCCNPU_T3_RVP_3</td></tr><tr><td>Secondary side</td><td>0603</td><td>Placeholder</td><td>3</td><td>3</td><td>3</td><td /><td>VCCNPU_T3_RVP_3</td></tr></table><div><div>VCCNPU_T3_RVP_2</div><image src="assets/images/38593F5A-E4ED-47EF-BDDC-FD1A86BA1363.png" class="contentImage" /></div><div><div>VCCNPU_T3_RVP_3</div><image src="assets/images/298980CD-3E14-4CD9-8142-B10001CC70AA.png" class="contentImage" /></div></section><section id="9C21DDE2-A77D-4169-BBCE-345B722F3635"><h2>VCCSA</h2></section><section id="Power Integrity~Processor Power Rails~Documents~9C21DDE2-A77D-4169-BBCE-345B722F3635~Settings"><h2>Settings</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Design solid planes for a continuous current flow path from VR output to BGA.
Please see reference image as an example of feasible placement.
</td><td>VCCSA_T3_1</td></tr><tr><td>2</td><td>Adjacent solid ground to power planes for good return path.</td><td /></tr><tr><td>3</td><td>Sense pins routed as differential pair to VR. Avoid routing adjacent to noisy power plane and have adjacent solid ground plane for good return path.</td><td /></tr></table><div><div>VCCSA_T3_1</div><image src="assets/images/1911833E-377A-4F49-929C-DA6E7935642E.jpg" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>1. Smaller capacitors should be placed closest to the package. For example: Package -&gt; 0201 -&gt; 0402 -&gt;0603 -&gt;Bulk -&gt; VR.</td></tr><tr><td>2. For bottom layer capacitor placement, place 0402, 0603 capacitors directly under the package and cannot be placed at the edge.</td></tr><tr><td>3. Capacitor recommendation based on VR solution with 150 kHz VR bandwidth or 600 kHz switching frequency, assuming BW=1/4 of Fsw.</td></tr><tr><td>4. Align capacitor pads along current flow path from VR to package. Make sure decoupling capacitors have power/ ground via pairs connected as close as possible to the capacitors pads.</td></tr><tr><td>5. Use MLCC components with 6.3 V voltage rating.</td></tr><tr><td>6. Please refer to acoustic noise mitigation technical advisory document #575216 for more details.</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Quantity</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary side</td><td>0603</td><td>47 uF</td><td>4</td><td /><td>VCCSA_T3_2</td></tr><tr><td>Secondary side</td><td>0402</td><td>22 uF</td><td>6</td><td>
</td><td>VCCSA_T3_3</td></tr><tr><td>Secondary side</td><td>0603</td><td>47 uF</td><td>4</td><td /><td>VCCSA_T3_3</td></tr><tr><td>Secondary side</td><td>7343</td><td>220 uF</td><td>1</td><td>Recommended capacitor ESR=4.5mohm with 2V voltage rating</td><td>VCCSA_T3_3</td></tr><tr><td>Secondary side</td><td>0402</td><td>Placeholder</td><td>2</td><td /><td>VCCSA_T3_3</td></tr><tr><td>Secondary side</td><td>0603</td><td>Placeholder</td><td>2</td><td /><td>VCCSA_T3_3</td></tr></table><div><div>VCCSA_T3_2</div><image src="assets/images/DD84D779-B0C4-4143-B2ED-025CC09D8BB0.jpg" class="contentImage" /></div><div><div>VCCSA_T3_3</div><image src="assets/images/8FF9FFBB-8AC3-4B84-AC03-D9628C8AD664.jpg" class="contentImage" /></div></section><section id="Power Integrity~Processor Power Rails~Documents~9C21DDE2-A77D-4169-BBCE-345B722F3635~Settings (Internal)"><h2>Settings (Internal)</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Design solid planes for a continuous current flow path from VR output to BGA.
Please see reference image as an example of feasible placement.</td><td>VCCSA_T3_RVP_1</td></tr><tr><td>2</td><td>Adjacent solid ground to power planes for good return path.
</td><td /></tr><tr><td>3</td><td>Sense pins routed as differential pair to VR. Avoid routing adjacent to noisy power plane and have adjacent solid ground plane for good return path.</td><td /></tr><tr><td>4</td><td>Request for one additional solid power plane at validation layer for ISC/PPV socket compensation.</td><td /></tr></table><div><div>VCCSA_T3_RVP_1</div><image src="assets/images/115C1A0E-2C07-4D7B-8152-93520374EBB7.jpg" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>1. Smaller capacitors should be placed closest to the package. For example: Package -&gt; 0201 -&gt; 0402 -&gt;0603 -&gt;Bulk -&gt; VR.</td></tr><tr><td>2. For bottom layer capacitor placement, place 0402, 0603 capacitors directly under the package and cannot be placed at the edge.</td></tr><tr><td>3. Capacitor recommendation based on VR solution with 150 kHz VR bandwidth or 600 kHz switching frequency, assuming BW=1/4 of Fsw.</td></tr><tr><td>4. Align capacitor pads along current flow path from VR to package. Make sure decoupling capacitors have power/ ground via pairs connected as close as possible to the capacitors pads.</td></tr><tr><td>5. Use MLCC components with 6.3 V voltage rating.</td></tr><tr><td>6. Please refer to acoustic noise mitigation technical advisory document #575216 for more details.</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Soldered Down</th><th>ISC Socket</th><th>PPV Socket</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary side</td><td>0603</td><td>47 uF</td><td>4</td><td>4</td><td>4</td><td /><td>VCCSA_T3_RVP_2</td></tr><tr><td>Primary side</td><td>0402</td><td>Placeholder</td><td>2</td><td>2</td><td>2</td><td /><td>VCCSA_T3_RVP_2</td></tr><tr><td>Primary side</td><td>0603</td><td>Placeholder</td><td>3</td><td>3</td><td>3</td><td /><td>VCCSA_T3_RVP_2</td></tr><tr><td>Primary side</td><td>0805</td><td>Placeholder</td><td>1</td><td>1</td><td>1</td><td /><td>VCCSA_T3_RVP_2</td></tr><tr><td>Secondary side</td><td>0402</td><td>22 uF</td><td>6</td><td>6</td><td>6</td><td /><td>VCCSA_T3_RVP_3</td></tr><tr><td>Secondary side</td><td>0603</td><td>47 uF</td><td>4</td><td>4</td><td>4</td><td /><td>VCCSA_T3_RVP_3</td></tr><tr><td>Secondary side</td><td>7343</td><td>220 uF</td><td>1</td><td>1</td><td>1</td><td>Recommended capacitor ESR = 4.5mOhm with 2V voltage rating.</td><td>VCCSA_T3_RVP_3</td></tr><tr><td>Secondary side</td><td>0402</td><td>Placeholder</td><td>2</td><td>2</td><td>2</td><td /><td>VCCSA_T3_RVP_3</td></tr><tr><td>Secondary side</td><td>0603</td><td>Placeholder</td><td>2</td><td>2</td><td>2</td><td /><td>VCCSA_T3_RVP_3</td></tr></table><div><div>VCCSA_T3_RVP_2</div><image src="assets/images/CD8344F8-F3BA-4A27-8EB4-CB8F67E0CC8F.jpg" class="contentImage" /></div><div><div>VCCSA_T3_RVP_3</div><image src="assets/images/137F32A8-E319-4BE3-B554-6FB0C44F8538.jpg" class="contentImage" /></div></section><section id="16D2B32C-C61F-4914-BBCB-F176C2EA52B1"><h2>VCC_CORE</h2></section><section id="Power Integrity~Processor Power Rails~Documents~16D2B32C-C61F-4914-BBCB-F176C2EA52B1~Settings"><h2>Settings</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Design solid planes for a continuous current flow path from VR output to BGA.
Please see reference image as an example of feasible placement.
</td><td>VCC_CORE_T3_1</td></tr><tr><td>2</td><td>Adjacent solid ground to power planes for good return path.</td><td /></tr><tr><td>3</td><td>Sense pins routed as differential pair to VR. Avoid routing adjacent to noisy power plane and have adjacent solid ground plane for good return path.</td><td /></tr></table><div><div>VCC_CORE_T3_1</div><image src="assets/images/B4A29250-9BEB-47F3-84E0-F28FEE27BFA0.PNG" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>1. Smaller capacitors should be placed closest to the package. For example: Package -&gt; 0201 -&gt; 0402 -&gt;0603 -&gt;Bulk -&gt; VR.</td></tr><tr><td>2. For bottom layer capacitor placement, place 0201, 0402 capacitors directly under the package and cannot be placed at the edge. </td></tr><tr><td>3. Capacitor recommendation based on VR solution with 150 kHz VR bandwidth or 600 kHz switching frequency, assuming BW=1/4 of Fsw.</td></tr><tr><td>4. Align capacitor pads along current flow path from VR to package. Make sure decoupling capacitors have power/ ground via pairs connected as close as possible to the capacitors pads.</td></tr><tr><td>5. Use MLCC components with 6.3 V voltage rating.</td></tr><tr><td>6. Please refer to acoustic noise mitigation technical advisory document #575216 for more details.</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Quantity</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary side</td><td>0603</td><td>22 uF</td><td>8</td><td /><td>VCC_CORE_T3_2</td></tr><tr><td>Primary side</td><td>0402</td><td>Placeholder</td><td>20</td><td /><td>VCC_CORE_T3_2</td></tr><tr><td>Secondary side</td><td>0201</td><td>1 uF</td><td>40</td><td /><td>VCC_CORE_T3_3</td></tr><tr><td>Secondary side</td><td>0402</td><td>10 uF</td><td>41</td><td /><td>VCC_CORE_T3_3</td></tr><tr><td>Secondary side</td><td>7343</td><td>220 uF</td><td>4</td><td>Recommended capacitor ESR = 4.5mOhm with 2V voltage rating.</td><td>VCC_CORE_T3_3</td></tr><tr><td>Secondary side</td><td>7343</td><td>Placeholder</td><td>2</td><td /><td>VCC_CORE_T3_3</td></tr></table><div><div>VCC_CORE_T3_2</div><image src="assets/images/0AE1C89D-7A5E-40C5-AC0F-12F47D721936.PNG" class="contentImage" /></div><div><div>VCC_CORE_T3_3</div><image src="assets/images/698523D6-F24B-4717-8A1D-2836F340550D.PNG" class="contentImage" /></div></section><section id="Power Integrity~Processor Power Rails~Documents~16D2B32C-C61F-4914-BBCB-F176C2EA52B1~Settings (Internal)"><h2>Settings (Internal)</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Design solid planes for a continuous current flow path from VR output to BGA.
Please see reference image as an example of feasible placement.
</td><td>VCC_CORE_T3_RVP_1</td></tr><tr><td>2</td><td>Adjacent solid ground to power planes for good return path.</td><td /></tr><tr><td>3</td><td>Sense pins routed as differential pair to VR. Avoid routing adjacent to noisy power plane and have adjacent solid ground plane for good return path.</td><td /></tr><tr><td>4</td><td>Request for one additional solid power plane at validation layer for ISC/PPV socket compensation.</td><td /></tr></table><div><div>VCC_CORE_T3_RVP_1</div><image src="assets/images/A638A345-927D-423D-ADA2-A04FF999682C.PNG" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>1. Smaller capacitors should be placed closest to the package. For example: Package -&gt; 0201 -&gt; 0402 -&gt;0603 -&gt;Bulk -&gt; VR.</td></tr><tr><td>2. For bottom layer capacitor placement, place 0201, 0402 capacitors directly under the package and cannot be placed at the edge. </td></tr><tr><td>3. Capacitor recommendation based on VR solution with 150 kHz VR bandwidth or 600 kHz switching frequency, assuming BW=1/4 of Fsw.</td></tr><tr><td>4. Align capacitor pads along current flow path from VR to package. Make sure decoupling capacitors have power/ ground via pairs connected as close as possible to the capacitors pads.</td></tr><tr><td>5. Use MLCC components with 6.3 V voltage rating.</td></tr><tr><td>6. Please refer to acoustic noise mitigation technical advisory document #575216 for more details.</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Soldered Down</th><th>ISC Socket</th><th>PPV Socket</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary side</td><td>0603</td><td>22 uF</td><td>8</td><td>8</td><td>8</td><td /><td>VCC_CORE_T3_RVP_2</td></tr><tr><td>Primary side</td><td>7343</td><td>220 uF</td><td>2</td><td>2</td><td>2</td><td>Recommended capacitor ESR = 4.5mOhm with 2V voltage rating.</td><td>VCC_CORE_T3_RVP_2</td></tr><tr><td>Primary side</td><td>0402</td><td>Placeholder</td><td>26</td><td>26</td><td>26</td><td /><td>VCC_CORE_T3_RVP_2</td></tr><tr><td>Primary side</td><td>0603</td><td>Placeholder</td><td>10</td><td>10</td><td>10</td><td /><td>VCC_CORE_T3_RVP_2</td></tr><tr><td>Secondary side</td><td>0201</td><td>1 uF</td><td>40</td><td>40</td><td>40</td><td /><td>VCC_CORE_T3_RVP_3</td></tr><tr><td>Secondary side</td><td>0402</td><td>10 uF</td><td>36</td><td>36</td><td>36</td><td /><td>VCC_CORE_T3_RVP_3</td></tr><tr><td>Secondary side</td><td>7343</td><td>220 uF</td><td>2</td><td>2</td><td>2</td><td>Recommended capacitor ESR = 4.5mOhm with 2V voltage rating.</td><td>VCC_CORE_T3_RVP_3</td></tr><tr><td>Secondary side</td><td>7343</td><td>Placeholder</td><td>2</td><td>2</td><td>2</td><td /><td>VCC_CORE_T3_RVP_3</td></tr></table><div><div>VCC_CORE_T3_RVP_2</div><image src="assets/images/74BAEFD4-2B9A-41CF-9D9B-4DA5CCF1A620.PNG" class="contentImage" /></div><div><div>VCC_CORE_T3_RVP_3</div><image src="assets/images/A5A6453D-97AD-4444-BCBD-11C3B5F6A080.PNG" class="contentImage" /></div></section><section id="F65B8D01-58F6-407F-8ED6-0B80D913790A"><h2>VCC_LP_ECORE</h2></section><section id="Power Integrity~Processor Power Rails~Documents~F65B8D01-58F6-407F-8ED6-0B80D913790A~Settings"><h2>Settings</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Design solid planes for a continuous current flow path from VR output to BGA.
Please see reference image as an example of feasible placement.</td><td>VCC_LP_ECORE_T3_1</td></tr><tr><td>2</td><td>Adjacent solid ground to power planes for good return path.</td><td /></tr><tr><td>3</td><td>Sense pins routed as differential pair to VR. Avoid routing adjacent to noisy power plane and have adjacent solid ground plane for good return path.</td><td /></tr></table><div><div>VCC_LP_ECORE_T3_1</div><image src="assets/images/55786AE9-A76E-4FCC-AB88-7C86912C625C.PNG" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>1. Smaller capacitors should be placed closest to the package. For example: Package -&gt; 0201-&gt; 0402 -&gt;0603 -&gt;Bulk -&gt; VR.</td></tr><tr><td>2. For bottom layer capacitor placement, place 0402, 0603 capacitors directly under the package and cannot be placed at the edge. </td></tr><tr><td>3. Capacitor recommendation based on VR solution with 150 kHz VR bandwidth or 600 kHz switching frequency, assuming BW=1/4 of Fsw.</td></tr><tr><td>4. Align capacitor pads along current flow path from VR to package. Make sure decoupling capacitors have power/ ground via pairs connected as close as possible to the capacitors pads.</td></tr><tr><td>5. Use MLCC components with 6.3 V voltage rating.</td></tr><tr><td>6. Please refer to acoustic noise mitigation technical advisory document #575216 for more details.</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Quantity</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary side</td><td>0603</td><td>47 uF</td><td>2</td><td /><td>VCC_LP_ECORE_T3_2</td></tr><tr><td>Secondary side</td><td>0402</td><td>10uF</td><td>8</td><td /><td>VCC_LP_ECORE_T3_3</td></tr><tr><td>Secondary side</td><td>0603</td><td>22uF</td><td>8</td><td /><td>VCC_LP_ECORE_T3_3</td></tr><tr><td>Secondary side</td><td>0603</td><td>47uF</td><td>2</td><td /><td>VCC_LP_ECORE_T3_3</td></tr><tr><td>Secondary side</td><td>7347</td><td>220uF</td><td>1</td><td>Recommended capacitor ESR=4.5mOhm with 2V voltage rating</td><td>VCC_LP_ECORE_T3_3</td></tr></table><div><div>VCC_LP_ECORE_T3_2</div><image src="assets/images/882D2B82-C12E-41C8-B14E-1FFAE28DD255.PNG" class="contentImage" /></div><div><div>VCC_LP_ECORE_T3_3</div><image src="assets/images/6DE29BCE-4BAC-4934-8A0A-4CFD17605039.PNG" class="contentImage" /></div></section><section id="Power Integrity~Processor Power Rails~Documents~F65B8D01-58F6-407F-8ED6-0B80D913790A~Settings (Internal)"><h2>Settings (Internal)</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Design solid planes for a continuous current flow path from VR output to BGA.
Please see reference image as an example of feasible placement.
</td><td>VCC_LP_ECORE_T3_RVP_1</td></tr><tr><td>2</td><td>Adjacent solid ground to power planes for good return path.</td><td /></tr><tr><td>3</td><td>Sense pins routed as differential pair to VR. Avoid routing adjacent to noisy power plane and have adjacent solid ground plane for good return path.
</td><td /></tr><tr><td>4</td><td>Request for one additional solid power plane at validation layer for ISC/PPV socket compensation.</td><td /></tr></table><div><div>VCC_LP_ECORE_T3_RVP_1</div><image src="assets/images/CA43BC15-2074-44DF-8E99-C6B0A397625D.PNG" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>1. Smaller capacitors should be placed closest to the package. For example: Package -&gt; 0201-&gt; 0402 -&gt;0603 -&gt;Bulk -&gt; VR.</td></tr><tr><td>2. For bottom layer capacitor placement, place 0402, 0603 capacitors directly under the package and cannot be placed at the edge. </td></tr><tr><td>3. Capacitor recommendation based on VR solution with 150 kHz VR bandwidth or 600 kHz switching frequency, assuming BW=1/4 of Fsw.</td></tr><tr><td>4. Align capacitor pads along current flow path from VR to package. Make sure decoupling capacitors have power/ ground via pairs connected as close as possible to the capacitors pads.</td></tr><tr><td>5. Use MLCC components with 6.3 V voltage rating.</td></tr><tr><td>6. Please refer to acoustic noise mitigation technical advisory document #575216 for more details.</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Soldered Down</th><th>ISC Socket</th><th>PPV Socket</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary side</td><td>0603</td><td>22uF</td><td>2</td><td>2</td><td>2</td><td /><td>VCC_LP_ECORE_T3_RVP_2</td></tr><tr><td>Primary side</td><td>0603</td><td>47uF</td><td>4</td><td>4</td><td>4</td><td /><td>VCC_LP_ECORE_T3_RVP_2</td></tr><tr><td>Primary side</td><td>0603</td><td>Placeholder</td><td>3</td><td>3</td><td>3</td><td /><td>VCC_LP_ECORE_T3_RVP_2</td></tr><tr><td>Primary side</td><td>0805</td><td>Placeholder</td><td>1</td><td>1</td><td>1</td><td /><td>VCC_LP_ECORE_T3_RVP_2</td></tr><tr><td>Secondary side</td><td>0402</td><td>10uF</td><td>8</td><td>8</td><td>8</td><td>
</td><td>VCC_LP_ECORE_T3_RVP_3</td></tr><tr><td>Secondary side</td><td>0603</td><td>22uF</td><td>6</td><td>6</td><td>6</td><td>
</td><td>VCC_LP_ECORE_T3_RVP_3</td></tr><tr><td>Secondary side</td><td>7343</td><td>220uF</td><td>1</td><td>1</td><td>1</td><td>Recommended capacitor ESR=4.5mOhm with 2V voltage rating</td><td>VCC_LP_ECORE_T3_RVP_3</td></tr><tr><td>Secondary Side</td><td>0402</td><td>Placeholder</td><td>4</td><td>4</td><td>4</td><td /><td>VCC_LP_ECORE_T3_RVP_3</td></tr><tr><td>Secondary side</td><td>0603</td><td>Placeholder</td><td>3</td><td>3</td><td>3</td><td /><td>VCC_LP_ECORE_T3_RVP_3</td></tr></table><div><div>VCC_LP_ECORE_T3_RVP_2</div><image src="assets/images/027795B2-1F32-4ADF-8A5C-15BBF237F318.png" class="contentImage" /></div><div><div>VCC_LP_ECORE_T3_RVP_3</div><image src="assets/images/C1441678-9B11-4ED0-9D79-A573C0A67FDD.PNG" class="contentImage" /></div></section><section id="343F5E54-7BC1-448F-8B04-1CE027DC24E2"><h2>VCCPRIM_VNNAON</h2></section><section id="Power Integrity~Processor Power Rails~Documents~343F5E54-7BC1-448F-8B04-1CE027DC24E2~Settings"><h2>Settings</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Design at least two solid and wide power planes as continuous current path from VR output all the way to BGAs.  Advise to use 30um copper thickness layer for these two main routing layers.  Ensure solid ground reference plane in nearby layers.  Connect BGA pins when possible</td><td>VCCPRIM_VNNAON_1, VCCPRIM_VNNAON_2</td></tr><tr><td>2</td><td>The VCCPRIM_VNNAON_FLTR rail require very clean supply, isolated from VCCPRIM_VNNAON in package and advise merge back to VCCPRIM_VNNAON only on board secondary side through an LC filter. VCCPRIM_VNNAON has two power pins CM16 and CM18.</td><td>VCCPRIM_VNNAON_3</td></tr><tr><td>3</td><td>VCCPRIM_VNNAON VRM uses differential sensing BP14 (SENSE_VCCPRIM_VNNAON) and BP12(SENSE_VSS_VCCPRIM_VNNAON).
</td><td /></tr><tr><td /><td>Maximum Rpath from VRM output inductor location to VCCPRIM_VNNAON BGA groups is 3.85mOhm.</td><td /></tr></table><div><div>VCCPRIM_VNNAON_1</div><image src="assets/images/910FB887-F916-4D16-9242-3C2A226B6107.png" class="contentImage" /></div><div><div>VCCPRIM_VNNAON_2</div><image src="assets/images/64965C9C-B614-4C12-AF4D-B7E808BBB08A.png" class="contentImage" /></div><div><div>VCCPRIM_VNNAON_3</div><image src="assets/images/BD2EA230-2230-4955-8662-92EA9A2188E3.png" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>Bulk caps and extra MLCC caps added to meet PD requirements to keep voltage below limit at sense point.</td></tr><tr><td>Place smaller capacitors closer to the package  (i.e. placement from package to VR: 0402 → 0603 → 0805 →bulk capacitors).  Align capacitors pads along current flow path from VR to package.</td></tr><tr><td>Make sure decoupling capacitors have power/ground via pairs connected as close as possible to the capacitor pads. Minimize the distance between these power/ground vias as much as possible.</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Quantity</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary Side</td><td>7343</td><td>330uF</td><td>1</td><td>Place near VRM. ESR = 4.5 mΩ</td><td>VCCPRIM_VNNAON_4</td></tr><tr><td>Primary/Secondary Side</td><td>0603</td><td>22uF</td><td>12</td><td>Place near VRM</td><td>VCCPRIM_VNNAON_4, VCCPRIM_VNNAON_5</td></tr><tr><td>Secondary side</td><td>0603</td><td>47uF</td><td>3</td><td>Place 3 x 0603 47uF caps under VCCPRIM_VNNAON BGA region. One of the cap place need to place in CPU die area.</td><td>VCCPRIM_VNNAON_5</td></tr><tr><td>Secondary Side</td><td>0603</td><td>22uF</td><td>5</td><td>Place 5 x 0603 22uF with distance &lt;10mm from Package edge.
</td><td>VCCPRIM_VNNAON_5</td></tr><tr><td>Secondary Side</td><td>0402</td><td>10uF</td><td>4</td><td>Place 4 x 0402 10uF caps  under VCCPRIM_VNNAON BGA region.</td><td>VCCPRIM_VNNAON_5</td></tr><tr><td>Secondary Side</td><td>0603</td><td>22uF</td><td>1</td><td>Capacitor of LC filter</td><td>VCCPRIM_VNNAON_5</td></tr><tr><td>Secondary Side</td><td>0402/0603</td><td>1 uH_120mΩ DCR</td><td>1</td><td>Inductor of LC filter. Electrical requirement of the inductor: rated current &gt; 200mA, DCR &lt; 0.12Ω</td><td>VCCPRIM_VNNAON_5</td></tr></table><div><div>VCCPRIM_VNNAON_4</div><image src="assets/images/3C15B2BA-DB88-40E9-B713-72B52D6749E5.png" class="contentImage" /></div><div><div>VCCPRIM_VNNAON_5</div><image src="assets/images/182749A1-30BB-4773-823C-F667AF89C13A.png" class="contentImage" /></div></section><section id="Power Integrity~Processor Power Rails~Documents~343F5E54-7BC1-448F-8B04-1CE027DC24E2~Settings (Internal)"><h2>Settings (Internal)</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>"To meet Rpath of &lt;2.5mΩ from VRM to pkg sense point, VCCPRIM_VNNAON plane is routed on at least three 30um-thick copper layers from VRM output to processor BGA with the following conditions :
► When routing on the top or bottom layer, keep plane width at least 15mm at VRM region &amp; not lesser than 9mm upon approaching BGA region 
► When routing on buildup layers (minimum 2 layers), keep plane width at least 17mm at VRM region &amp; not lesser than 12mm upon approaching BGA region "
</td><td>VCCPRIM_VNNAON_1</td></tr><tr><td>2</td><td>Short all VCCPRIM_VNNAON BGAs with plane on at least of two 30um-thick copper layers</td><td>VCCPRIM_VNNAON_2</td></tr><tr><td>3</td><td>VCCPRIM_VNNAON VRM uses pseudo differential sensing to compensate for voltage drops along the power delivery path. The PWR &amp; GND sense lines are connected to L53 &amp; K53 BGAs respectively</td><td>VCCPRIM_VNNAON_3</td></tr><tr><td>4</td><td>Short both VCCPRIM_VNNAON_FLTR BGAs (W53 &amp; W51) with plane</td><td>VCCPRIM_VNNAON_4</td></tr><tr><td>5</td><td>Merge both VCCPRIM_VNNAON_FLTR &amp; VCCPRIM_VNNAON power planes using 1 x 0603 1uH (120mΩ max DCR) inductor &amp; 1 x 0603 22uF cap to form an LC-filter with the following conditions :
► Place the LC-filter &lt;1mm distance from or underneath VCCPRIM_VNNAON &amp; VCCPRIM_VNNAON_FLTR BGAs
► Ensure the merging point for both VCCPRIM_VNNAON &amp; VCCPRIM_VNNAON_FLTR planes are  &lt;1mm distance from or underneath VCCPRIM_VNNAON_FLTR BGAs 
Note : Refer diagram for design implementation guidance</td><td>VCCPRIM_VNNAON_5</td></tr><tr><td /><td /><td /></tr></table><div><div>VCCPRIM_VNNAON_1</div><image src="assets/images/FDCCC92D-9281-4F21-B6F3-E2B314CE8D4B.png" class="contentImage" /></div><div><div>VCCPRIM_VNNAON_2</div><image src="assets/images/ACC59207-ABCF-42F5-B53E-4974977BE3BB.png" class="contentImage" /></div><div><div>VCCPRIM_VNNAON_3</div><image src="assets/images/CAE31108-CAC5-43A3-8D72-BB79E73A17A2.png" class="contentImage" /></div><div><div>VCCPRIM_VNNAON_4</div><image src="assets/images/FF61BC24-E98C-43E4-BB93-A4D02D5A2EBE.png" class="contentImage" /></div><div><div>VCCPRIM_VNNAON_5</div><image src="assets/images/828D5D98-C1D5-479D-B141-30E3E2E73A3A.png" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>Place VRM bulk cap or additional MLCC caps to keep sense voltage below threshold limit &amp; to fulfill PD requirements</td></tr><tr><td>Heighten capacitor effectiveness by placing them from VRM output to package in the following order : 0402 → 0603 → 0805 → Bulk</td></tr><tr><td>Establish robust return path for decoupling capacitor by minimizing the distance between power &amp; ground via pairs as well as placing the via pairs as close as possible to the capacitor pads</td></tr><tr><td>When placing capacitors, align their pads to the current path flowing from VR to package</td></tr><tr><td>Customers can choose capacitors of any form factor provided the caps meet the recommended parasitic capacitance. </td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Soldered Down</th><th>ISC Socket</th><th>PPV Socket</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary/Secondary side</td><td>7343</td><td>470 uF</td><td>1</td><td>1</td><td>1</td><td>Place bulk cap near to VRM output
</td><td>VCCPRIM_VNNAON_6</td></tr><tr><td>Primary/Secondary</td><td>7343</td><td>220 uF</td><td>1</td><td>1</td><td>1</td><td>Place bulk cap near to VRM output
</td><td>VCCPRIM_VNNAON_6</td></tr><tr><td>Primary</td><td>0603</td><td>47 uF</td><td>6</td><td>6</td><td>6</td><td>Place caps near to VRM output
</td><td>VCCPRIM_VNNAON_6</td></tr><tr><td>Secondary</td><td>0603</td><td>47 uF</td><td>6</td><td>6</td><td>6</td><td>Place caps near to VRM output
</td><td>VCCPRIM_VNNAON_6</td></tr><tr><td>Secondary</td><td>0603</td><td>47 uF</td><td>6</td><td>6</td><td>6</td><td>Place caps at the center between VRM output and BGA

</td><td>VCCPRIM_VNNAON_7</td></tr><tr><td>Secondary</td><td>0603</td><td>47 uF</td><td>6</td><td>6</td><td>6</td><td>Place 6 x 0603 47uF caps &lt;10mm from package edge. Make sure PWR-GND PTH pair is placed very close to cap terminals</td><td>VCCPRIM_VNNAON_6</td></tr><tr><td>Secondary</td><td>0402</td><td>22 uF</td><td>4</td><td>4</td><td>4</td><td>Place 4 x 0402 22uF caps underneath BGA or &lt;1mm from package edge. Make sure PWR-GND PTH pair is placed very close to cap terminals

</td><td>VCCPRIM_VNNAON_6</td></tr><tr><td>Secondary</td><td>0603</td><td>22 uF</td><td>1</td><td>1</td><td>1</td><td>Pair 1 x 0603 22uF VCCPRIM_VNNAON_FLTR cap with 1 x 0603 1uH (120mΩ max DCR) inductor  &lt;1mm from or underneath VCCPRIM_VNNAON_FLTR BGAs to form an LC-filter
</td><td>VCCPRIM_VNNAON_6</td></tr><tr><td>Secondary</td><td>0603</td><td>1 uH_120mΩ</td><td>1</td><td>1</td><td>1</td><td>"Merge both VCCPRIM_VNNAON_FLTR &amp; VCCPRIM_VNNAON power planes using 1 x 0603 1uH (120mΩ max DCR) inductor &amp; 1 x 0603 22uF cap to form an LC-filter with the following conditions :
► Place the LC-filter &lt;1mm distance from or underneath VCCPRIM_VNNAON &amp; VCCPRIM_VNNAON_FLTR BGAs
► Ensure the merging point for both VCCPRIM_VNNAON &amp; VCCPRIM_VNNAON_FLTR planes are  &lt;1mm distance from or underneath VCCPRIM_VNNAON_FLTR BGAs "
</td><td>VCCPRIM_VNNAON_6</td></tr></table><div><div>VCCPRIM_VNNAON_6</div><image src="assets/images/48BD96DE-E9E9-4AD1-82DD-5811A806CFE5.png" class="contentImage" /></div><div><div>VCCPRIM_VNNAON_7</div><image src="assets/images/92C7DE56-030C-476E-94DD-59FC4E559BA3.png" class="contentImage" /></div></section><section id="61BDE592-CBC5-471D-A5BA-EFF187763803"><h2>VCCPRIM_IO</h2></section><section id="Power Integrity~Processor Power Rails~Documents~61BDE592-CBC5-471D-A5BA-EFF187763803~Settings"><h2>Settings</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Design at least one solid power planes from pin field to VRM, if possible, place two planes in parallel. Place the immediate adjacent layers as vss plane.  Connect BGA pins when possible.</td><td>VCCPRIM_IO_1</td></tr><tr><td>2</td><td>VCCPRIM_IO requires an LC filter for the CLKs, VCCPRIM_IO_FLTR  has two pins CM14/CP14 and merge back to VCCPRIM_IO on board through LC filter.
</td><td>VCCPRIM_IO_3, VCCPRIM_IO_4</td></tr><tr><td>3</td><td>VCCPRIM_IO requires differential sense, use pin DF8/DF9</td><td>VCCPRIM_IO_2</td></tr><tr><td>4</td><td>Maximum Rpath from VRM location to VCCPRIM_IO BGA group is 5.53mOhm</td><td>VCCPRIM_IO_1</td></tr></table><div><div>VCCPRIM_IO_1</div><image src="assets/images/5D7DF78E-718E-40E2-A8B2-2831E4B86E79.png" class="contentImage" /></div><div><div>VCCPRIM_IO_2</div><image src="assets/images/E9ED1494-6B4B-4089-AC0D-F404C354AF37.png" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>Additional capacitors may be required for meeting other PD requirements, please refer to recommendations from VR vendors.</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Quantity</th><th>Note</th><th>Reference Design</th></tr><tr><td>Secondary side</td><td>0201</td><td>1uF</td><td>4</td><td>Place right below the VCCPRIM_IO BGA</td><td>VCCPRIM_IO_3, VCCPRIM_IO_4</td></tr><tr><td>Secondary side</td><td>0402</td><td>10uF</td><td>3</td><td>Place right below the VCCPRIM_IO BGA</td><td>VCCPRIM_IO_3, VCCPRIM_IO_4</td></tr><tr><td>Secondary side</td><td>0603</td><td>22uF</td><td>3</td><td>Place right below the VCCPRIM_IO BGA</td><td>VCCPRIM_IO_3, VCCPRIM_IO_4</td></tr><tr><td>Secondary side</td><td>0805</td><td>47uF</td><td>4</td><td>Could place after BO or near VRM</td><td>VCCPRIM_IO_3, VCCPRIM_IO_4</td></tr><tr><td>Primary/Secondary side</td><td>7343</td><td>330uF</td><td /><td>Place near VRM</td><td>VCCPRIM_IO_3, VCCPRIM_IO_4</td></tr><tr><td>Secondary side</td><td>0603</td><td>1uH</td><td>1</td><td>Inductor of LC filter. The following requirements for the inductor must be met:  
- DCR: 350mOhm </td><td>VCCPRIM_IO_3, VCCPRIM_IO_4</td></tr><tr><td>Secondary  side</td><td>0402/0603</td><td>22uF</td><td>1</td><td>Decoupling capacitor placed on VCCPRIM_IO_FLTR rail for LC filtering purpose</td><td>VCCPRIM_IO_3, VCCPRIM_IO_4</td></tr><tr><td>Secondary  side</td><td>0201</td><td>1uF</td><td>1</td><td>Place right below the VCCPRIM_IO_FLTR BGA</td><td /></tr></table><div><div>VCCPRIM_IO_3</div><image src="assets/images/3266B868-73F7-44A6-B669-1B9FCB70CD9B.png" class="contentImage" /></div><div><div>VCCPRIM_IO_4</div><image src="assets/images/75FFAC92-E646-4099-A73F-36EC39FFAB5F.png" class="contentImage" /></div></section><section id="Power Integrity~Processor Power Rails~Documents~61BDE592-CBC5-471D-A5BA-EFF187763803~Settings (Internal)"><h2>Settings (Internal)</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Route VCCPRIM_IO power plane from VR output inductor to the BGA on the bottom layer (L10).</td><td>VCCPRIM_IO_1</td></tr><tr><td>2</td><td>VCCPRIM_IO_FLTR should be merged with VCCPRIM_IO after the LC filter on the bottom layer (L10).</td><td>VCCPRIM_IO_1</td></tr></table><div><div>VCCPRIM_IO_1</div><image src="assets/images/B06225B1-1FD1-4A05-A01A-E74F626194B1.png" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>Place VRM bulk cap or additional MLCC caps to keep sense voltage below threshold limit &amp; to fulfill PD requirements.</td></tr><tr><td>Improve capacitor effectiveness by placing them from package to VRM in the following order : 0402, 0603, 0805, Bulk.</td></tr><tr><td>Establish robust return path for decoupling capacitor by minimizing the distance between power &amp; ground via pairs as well as placing the via pairs as close as possible to the capacitor pads.</td></tr><tr><td>Align capacitor pads to the current path flowing from VR to package.</td></tr><tr><td>Customers can choose capacitors of any form factor if the capacitors meet the recommended parasitic capacitance. </td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Soldered Down</th><th>ISC Socket</th><th>PPV Socket</th><th>Note</th></tr><tr><td>Primary/Secondary side</td><td>0805</td><td>47uF</td><td>4</td><td>4</td><td>4</td><td>Place near VRM</td></tr><tr><td>Secondayr side</td><td>0603</td><td>22uF</td><td>3</td><td>3</td><td>3</td><td>PI caps near BGAs
</td></tr><tr><td>Secondary side</td><td>0402</td><td>10uF</td><td>3</td><td>3</td><td>3</td><td>PI caps near BGAs</td></tr><tr><td>Secondary side</td><td>0201</td><td>1uF</td><td>4</td><td>4</td><td>4</td><td>PI caps near BGAs</td></tr><tr><td>Secondary side (inductor)</td><td>0603</td><td>1uH</td><td>1</td><td>1</td><td>1</td><td>Inductor component of the LC filter from VCCPRIM_IO_FLTR rail with ESR = 350mO</td></tr><tr><td>Secondary</td><td>0402</td><td>22uH</td><td>1</td><td>1</td><td>1</td><td>Decoupling capacitor placed on VCCPRIM_IO_FLTR rail for LC filtering purpose</td></tr><tr><td>Secondary</td><td>0201</td><td>1uF</td><td>1</td><td>1</td><td>1</td><td>Place right below the VCCPRIM_IO_FLTR BGAs.</td></tr></table></section><section id="6A3E516D-7215-45F7-B53E-28580185C20D"><h2>VCCPRIM_1P8_PROC</h2></section><section id="Power Integrity~Processor Power Rails~Documents~6A3E516D-7215-45F7-B53E-28580185C20D~Settings"><h2>Settings</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Route the VCCPRIM_1P8_PROC, VCCPRIM_1P8_PROC_FLTRA and VCCPRIM_1P8_PROC_FLTRB on 2 layers, with immediate ground reference. VCCPRIM_1P8_PROC_FLTRA should be merged with VCCPRIM_1P8_PROC after LC filter on Primary Layer. VCCPRIM_1P8_PROC_FLTRB can be merged with VCCPRIM_1P8_PROC on Layer 4.</td><td>VCCPRIM_1P8_PROC_1</td></tr></table><div><div>VCCPRIM_1P8_PROC_1</div><image src="assets/images/5E840531-8EF2-40DF-A6F2-B6F514C689C9.png" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>Power and ground via pairs should be placed close to capacitor pads to provide proper vertical connections when placing capacitor on the secondary side.</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Quantity</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary side</td><td>0603 / 0805</td><td>1uH</td><td>1</td><td>Inductor component of the LC filter from VCCPRIM_1P8_PROC rail to VCCPRIM_1P8_PROC_FLTRA rail. It must meet electrical requirements: max DCR &lt; 100mOhm and rated current &gt;200 mA.</td><td>VCCPRIM_1P8_PROC_2, VCCPRIM_1P8_PROC_3</td></tr><tr><td>Primary side</td><td>0603</td><td>22uF</td><td>2</td><td>Decoupling capacitor placed on VCCPRIM_1P8_PROC_FLTRA rail for LC filtering purpose.</td><td>VCCPRIM_1P8_PROC_2, VCCPRIM_1P8_PROC_3</td></tr><tr><td>Secondary side</td><td>0201 / 0402</td><td>Placeholder</td><td>1</td><td>Place under VCCPRIM_1P8_PROC BGAs</td><td>VCCPRIM_1P8_PROC_2, VCCPRIM_1P8_PROC_4</td></tr><tr><td>Secondary side</td><td>0201</td><td>Placeholder</td><td>1</td><td>Place under VCCPRIM_1P8_PROC_FLTRA BGAs.</td><td>VCCPRIM_1P8_PROC_2, VCCPRIM_1P8_PROC_4</td></tr><tr><td>Secondary side</td><td>0201</td><td>Placeholder</td><td>1</td><td>Place under VCCPRIM_1P8_PROC_FLTRB BGAs.</td><td>VCCPRIM_1P8_PROC_2, VCCPRIM_1P8_PROC_4</td></tr><tr><td>Secondary side</td><td>0603</td><td>Placeholder</td><td>1</td><td>Place under VCCPRIM_1P8_PROC_FLTRB BGAs.
</td><td>VCCPRIM_1P8_PROC_2, VCCPRIM_1P8_PROC_4</td></tr></table><div><div>VCCPRIM_1P8_PROC_2</div><image src="assets/images/799AF552-D238-4617-A71A-DB9145DE9452.png" class="contentImage" /></div><div><div>VCCPRIM_1P8_PROC_3</div><image src="assets/images/7E94DA6A-F122-4D7F-9338-749193F3FD85.png" class="contentImage" /></div><div><div>VCCPRIM_1P8_PROC_4</div><image src="assets/images/18A35392-0687-4A0F-AAD6-F3DAB9E8EE19.png" class="contentImage" /></div></section><section id="Power Integrity~Processor Power Rails~Documents~6A3E516D-7215-45F7-B53E-28580185C20D~Settings (Internal)"><h2>Settings (Internal)</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Route the VCCPRIM_1P8_PROC, VCCPRIM_1P8_PROC_FLTRA and VCCPRIM_1P8_PROC_FLTRB on 2 layers, with immediate ground reference. VCCPRIM_1P8_PROC_FLTRA should be merged with VCCPRIM_1P8_PROC after LC filter on Primary Layer. VCCPRIM_1P8_PROC_FLTRB can be merged with VCCPRIM_1P8_PROC on Layer 4.</td><td>VCCPRIM_1P8_PROC_1</td></tr></table><div><div>VCCPRIM_1P8_PROC_1</div><image src="assets/images/96FDFE80-68E0-4230-8E8A-4016D8DA712C.png" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>Power and ground via pairs should be placed close to capacitor pads to provide proper vertical connections when placing capacitor on the secondary side.</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Soldered Down</th><th>ISC Socket</th><th>PPV Socket</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary/Secondary side</td><td>0603/0805</td><td>1 uH</td><td>1</td><td>1</td><td>1</td><td>Inductor component of the LC filter from VCCPRIM_1P8_PROC rail to VCCPRIM_1P8_PROC_FLTRA rail. It must meet electrical requirements: max DCR &lt; 100mOhm and rated current &gt;200 mA.</td><td>VCCPRIM_1P8_PROC_2, VCCPRIM_1P8_PROC_3</td></tr><tr><td>Primary/Secondary side</td><td>0603</td><td>22 uF</td><td>2</td><td>2</td><td>2</td><td>Decoupling capacitor placed on VCCPRIM_1P8_PROC_FLTRA rail for LC filtering purpose.</td><td>VCCPRIM_1P8_PROC_2, VCCPRIM_1P8_PROC_3</td></tr><tr><td>Secondary side</td><td>0201/0402</td><td>Placeholder</td><td>1</td><td>1</td><td>1</td><td>Place under VCCPRIM_1P8_PROC BGAs</td><td>VCCPRIM_1P8_PROC_2, VCCPRIM_1P8_PROC_4</td></tr><tr><td>Secondary side</td><td>0201/0402</td><td>Placeholder</td><td>1</td><td>1</td><td>1</td><td>Place under VCCPRIM_1P8_PROC_FLTRA BGAs</td><td>VCCPRIM_1P8_PROC_2, VCCPRIM_1P8_PROC_4</td></tr><tr><td>Secondary side</td><td>0201/0402</td><td>Placeholder</td><td>1</td><td>1</td><td>1</td><td>Place under VCCPRIM_1P8_PROC_FLTRB BGAs</td><td>VCCPRIM_1P8_PROC_2, VCCPRIM_1P8_PROC_4</td></tr><tr><td>Secondary side</td><td>0603</td><td>Placeholder</td><td>1</td><td>1</td><td>1</td><td>Place under VCCRPIM_1P8_PROC_FLTRB BGAs</td><td>VCCPRIM_1P8_PROC_2, VCCPRIM_1P8_PROC_4</td></tr></table><div><div>VCCPRIM_1P8_PROC_2</div><image src="assets/images/734CFCEF-EA5A-4E65-A0B5-51319F2514C2.png" class="contentImage" /></div><div><div>VCCPRIM_1P8_PROC_3</div><image src="assets/images/9FC32CF0-9784-4E24-AC33-8E2F613DE5D7.png" class="contentImage" /></div><div><div>VCCPRIM_1P8_PROC_4</div><image src="assets/images/AEF25C76-EDE8-4743-B7A8-FCA450BF80EC.png" class="contentImage" /></div></section><section id="5B3CCCBF-B95D-41A3-B7E1-D9074F9EA2B5"><h2>VCCRTC_PROC</h2></section><section id="Power Integrity~Processor Power Rails~Documents~5B3CCCBF-B95D-41A3-B7E1-D9074F9EA2B5~Settings"><h2>Settings</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Require 1 layer of VCCRTC_PROC plane from VRM to board pin with immediate GND reference on one of the adjacent layers, can route on different layers.</td><td>VCCRTC_PROC_1</td></tr></table><div><div>VCCRTC_PROC_1</div><image src="assets/images/FE679E93-B488-4D94-8691-A460237DE3FC.png" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>Customers can choose capacitors of any form factor if the capacitors meet the recommended parasitic capacitance.</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Quantity</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary/Secondary side</td><td>0201</td><td>0.1 uF</td><td>1</td><td>Place within 6mm from package edge</td><td>VCCRTC_PROC_2</td></tr><tr><td>Primary/Secondary side</td><td>0201/0402</td><td>1 uF</td><td>1</td><td>Place within 6mm from package edge.</td><td>VCCRTC_PROC_2</td></tr></table><div><div>VCCRTC_PROC_2</div><image src="assets/images/19503DBF-1D17-4974-8AD1-21B1F0D079EB.png" class="contentImage" /></div></section><section id="Power Integrity~Processor Power Rails~Documents~5B3CCCBF-B95D-41A3-B7E1-D9074F9EA2B5~Settings (Internal)"><h2>Settings (Internal)</h2><table><tr><th>Design Note</th><th>Reference Design</th></tr><tr><td>Require 1 layer of VCCRTC_PROC plane from VRM to board pin with immediate GND reference on one of the adjacent layers, can route on different layers.</td><td>VCCRTC_PROC_1</td></tr></table><div><div>VCCRTC_PROC_1</div><image src="assets/images/4E282198-3124-4410-9B10-B25EB0895140.png" class="contentImage" /></div><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Soldered Down</th><th>ISC Socket</th><th>PPV Socket</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary/Secondary side</td><td>0201</td><td>0.1 uF</td><td>1</td><td>1</td><td>1</td><td>Place within 6mm from package edge.</td><td>VCCRTC_PROC_2</td></tr><tr><td>Primary/Secondary side</td><td>0201/ 0402</td><td>1 uF</td><td>1</td><td>1</td><td>1</td><td>Place within 6mm from package edge.</td><td>VCCRTC_PROC_2</td></tr></table><div><div>VCCRTC_PROC_2</div><image src="assets/images/5FC0E297-95EC-431F-976E-9504C34DE1EA.png" class="contentImage" /></div></section><section id="A2E296E0-D95A-49EF-8293-CB6E8D8C87A2"><h2>VDD1</h2></section><section id="Power Integrity~Processor Power Rails~Documents~A2E296E0-D95A-49EF-8293-CB6E8D8C87A2~Settings (Internal)"><h2>Settings (Internal)</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>For the Decoupling &amp; layer assignment follow the reference design</td><td>NVL-AX_56p5x37p5mm_0p65mm_4326_BOB_Rev0p12_ww20p5_V1P8UMEM-VDD2L_bga_bsc.brd</td></tr></table><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>V1P8U_MEM_EDGECAP_0 and V1P8U_MEM_CAP are part of the VDD1/V1P8U_MEM.</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary side</td><td>0603`</td><td>47uF</td><td>Follow the cap count and placement as shown in the reference design.</td><td>NVL-AX_56p5x37p5mm_0p65mm_4326_BOB_Rev0p12_ww20p5_V1P8UMEM-VDD2L_bga_bsc.brd</td></tr><tr><td>Primary side</td><td>0402</td><td>10uF</td><td>Follow the cap count and placement as shown in the reference design.</td><td>NVL-AX_56p5x37p5mm_0p65mm_4326_BOB_Rev0p12_ww20p5_V1P8UMEM-VDD2L_bga_bsc.brd</td></tr><tr><td>Primary side</td><td>0201</td><td>1uF</td><td>Follow the cap count and placement as shown in the reference design.</td><td>NVL-AX_56p5x37p5mm_0p65mm_4326_BOB_Rev0p12_ww20p5_V1P8UMEM-VDD2L_bga_bsc.brd</td></tr><tr><td>Secondary side</td><td>0201</td><td>1uF</td><td>Follow the cap count and placement as shown in the reference design.</td><td>NVL-AX_56p5x37p5mm_0p65mm_4326_BOB_Rev0p12_ww20p5_V1P8UMEM-VDD2L_bga_bsc.brd</td></tr></table></section><section id="D976C36C-0E19-4439-A308-ED6CDAEED299"><h2>VDD2</h2></section><section id="Power Integrity~Processor Power Rails~Documents~D976C36C-0E19-4439-A308-ED6CDAEED299~Settings (Internal)"><h2>Settings (Internal)</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>For the Decoupling &amp; layer assignment follow the reference design</td><td>NVL-AX_56p5x37p5mm_0p65mm_4326_BOB_Rev0p12_ww20p5_V1P8UMEM-VDD2L_bga_bsc.brd</td></tr></table><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>VDD2_EDGECAP_0 and VDD2_EDGECAP_1 are part of the VDD2.</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary side</td><td>0603</td><td>47uF</td><td>Follow the cap count and placement as shown in the reference design.</td><td>NVL-AX_56p5x37p5mm_0p65mm_4326_BOB_Rev0p12_ww20p5_V1P8UMEM-VDD2L_bga_bsc.brd</td></tr><tr><td>Primary side</td><td>0402</td><td>10uF</td><td>Follow the cap count and placement as shown in the reference design.</td><td>NVL-AX_56p5x37p5mm_0p65mm_4326_BOB_Rev0p12_ww20p5_V1P8UMEM-VDD2L_bga_bsc.brd</td></tr><tr><td>Primary side</td><td>0201</td><td>1uF</td><td>Follow the cap count and placement as shown in the reference design.</td><td>NVL-AX_56p5x37p5mm_0p65mm_4326_BOB_Rev0p12_ww20p5_V1P8UMEM-VDD2L_bga_bsc.brd</td></tr><tr><td>Secondary side</td><td>0201</td><td>1uF</td><td>Follow the cap count and placement as shown in the reference design.</td><td>NVL-AX_56p5x37p5mm_0p65mm_4326_BOB_Rev0p12_ww20p5_V1P8UMEM-VDD2L_bga_bsc.brd</td></tr></table></section><section id="66C02E27-72E1-4BAC-975A-2259E8892D26"><h2>VDD2L</h2></section><section id="Power Integrity~Processor Power Rails~Documents~66C02E27-72E1-4BAC-975A-2259E8892D26~Settings (Internal)"><h2>Settings (Internal)</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>For the Decoupling &amp; layer assignment follow the reference design</td><td>NVL-AX_56p5x37p5mm_0p65mm_4326_BOB_Rev0p12_ww20p5_V1P8UMEM-VDD2L_bga_bsc.brd</td></tr></table><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>VDD2L_EDGECAP_0 and VDD2L_CAP are part of the VDD2L.</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary side</td><td>0603</td><td>47uF</td><td>Follow the cap count and placement as shown in the reference design.</td><td>NVL-AX_56p5x37p5mm_0p65mm_4326_BOB_Rev0p12_ww20p5_V1P8UMEM-VDD2L_bga_bsc.brd</td></tr><tr><td>Primary side</td><td>0402</td><td>10uF</td><td>Follow the cap count and placement as shown in the reference design.</td><td>NVL-AX_56p5x37p5mm_0p65mm_4326_BOB_Rev0p12_ww20p5_V1P8UMEM-VDD2L_bga_bsc.brd</td></tr><tr><td>Primary side</td><td>0201</td><td>1uF</td><td>Follow the cap count and placement as shown in the reference design.</td><td>NVL-AX_56p5x37p5mm_0p65mm_4326_BOB_Rev0p12_ww20p5_V1P8UMEM-VDD2L_bga_bsc.brd</td></tr><tr><td>Secondary side</td><td>0201</td><td>1uF</td><td>Follow the cap count and placement as shown in the reference design.</td><td>NVL-AX_56p5x37p5mm_0p65mm_4326_BOB_Rev0p12_ww20p5_V1P8UMEM-VDD2L_bga_bsc.brd</td></tr></table></section><section id="BFC2CBB5-7019-4E6B-849B-62597100DE8F"><h2>VDDQ</h2></section><section id="Power Integrity~Processor Power Rails~Documents~BFC2CBB5-7019-4E6B-849B-62597100DE8F~Settings (Internal)"><h2>Settings (Internal)</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>For the Decoupling &amp; layer assignment follow the reference design</td><td>NVL-AX_56p5x37p5mm_0p65mm_4326_BOB_Rev0p12_ww20p5_V1P8UMEM-VDD2L_bga_bsc.brd</td></tr></table><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>VDDQ_EDGECAP_0 and VDDQ_EDGECAP_1 are part of the VDDQ</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary side</td><td>0603</td><td>47uF</td><td>Follow the cap count and placement as shown in the reference design.</td><td>NVL-AX_56p5x37p5mm_0p65mm_4326_BOB_Rev0p12_ww20p5_V1P8UMEM-VDD2L_bga_bsc.brd</td></tr><tr><td>Primary side</td><td>0402</td><td>10uF</td><td>Follow the cap count and placement as shown in the reference design.</td><td>NVL-AX_56p5x37p5mm_0p65mm_4326_BOB_Rev0p12_ww20p5_V1P8UMEM-VDD2L_bga_bsc.brd</td></tr><tr><td>Primary side</td><td>0201</td><td>1uF</td><td>Follow the cap count and placement as shown in the reference design.</td><td>NVL-AX_56p5x37p5mm_0p65mm_4326_BOB_Rev0p12_ww20p5_V1P8UMEM-VDD2L_bga_bsc.brd</td></tr><tr><td>Secondary side</td><td>0201</td><td>1uF</td><td>Follow the cap count and placement as shown in the reference design.</td><td>NVL-AX_56p5x37p5mm_0p65mm_4326_BOB_Rev0p12_ww20p5_V1P8UMEM-VDD2L_bga_bsc.brd</td></tr></table></section><section id="Power Integrity~PCH Power Rails~System Configuration"><h2>System Configuration</h2><p>PCB Type: Type-3</p><p>PCB Layer Count: 10</p><p>PCB Thickness: 0.9mm</p><p>PCB Assembly: Double Sided</p><table><tr><th>Document Mapping</th></tr><tr><td>DCPRTC</td></tr><tr><td>VCCHSIO_0P85</td></tr><tr><td>VCCAHSIOPLL_1P8</td></tr><tr><td>VCCA_PLL_1P25</td></tr><tr><td>VCCA_XTAL_PLL_0P85</td></tr><tr><td>VCCA_XTAL_PLL_1P8</td></tr><tr><td>VCCDSW_3P3</td></tr><tr><td>VCCPGPPA</td></tr><tr><td>VCCPGPPBC</td></tr><tr><td>VCCPGPPDR</td></tr><tr><td>VCCPGPPEFHK</td></tr><tr><td>VCCPGPPI</td></tr><tr><td>VCCPRIM_CORE_0P85</td></tr><tr><td>VCCPRIM_1P05_1P25</td></tr><tr><td>VCCPRIM_1P25</td></tr><tr><td>VCCPRIM_1P8_PCH</td></tr><tr><td>VCCPRIM_3P3</td></tr><tr><td>VCCRTC_PCH</td></tr><tr><td>VCCSPI</td></tr></table></section><section id="F6E18CA8-8166-4A77-B4BB-B9B8128303B0"><h2>VCCAHSIOPLL_1P8</h2></section><section id="Power Integrity~PCH Power Rails~Documents~F6E18CA8-8166-4A77-B4BB-B9B8128303B0~Settings"><h2>Settings</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>VCCAHSIOPLL_1P8 can be merged with VCCPRIM_1P8_PCH after LC filter. </td><td>VCCAHSIOPLL_1P8_1, VCCAHSIOPLL_1P8_2</td></tr><tr><td>2</td><td>Recommended minimum VCCAHSIOPLL_1P8 power plane width of 1 mm on Breakout pins region and more than 2mm after PKG edge, with immediate GND reference. Wherever possible, it is recommended to provide GND trace shielding along VCCAHSIOPLLL_1P8 power plane to further minimize coupling noise from adjacent power/ signals.</td><td>VCCAHSIOPLL_1P8_1</td></tr><tr><td>3</td><td>Merge pin V17 and pin T14 together on Layer 1.</td><td>VCCAHSIOPLL_1P8_1</td></tr></table><div><div>VCCAHSIOPLL_1P8_1</div><image src="assets/images/51DAAAFC-B163-4AF1-B3DE-FEF394CD2F54.png" class="contentImage" /></div><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Quantity</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary side</td><td>0402</td><td>0  Ohm / 100 mOhm</td><td>1</td><td>This Resistor_1 must be placed in series with Capacitor_1

Default = 0 Ohm;
If inductor is stuffed = 100 mOhm</td><td>VCCAHSIOPLL_1P8_1, VCCAHSIOPLL_1P8_2</td></tr><tr><td>Primary side</td><td>0402</td><td>2.2uF</td><td>1</td><td>Place Capacitor_2 &lt;10 mm from package edge, with immediate GND reference.</td><td>VCCAHSIOPLL_1P8_1, VCCAHSIOPLL_1P8_2</td></tr><tr><td>Primary side</td><td>0603</td><td>10 uF</td><td>1</td><td>Place Capacitor_1 &lt;10 mm from package edge, with immediate GND reference.</td><td>VCCAHSIOPLL_1P8_1, VCCAHSIOPLL_1P8_2</td></tr><tr><td>Primary side</td><td>0603 / 0805</td><td>Placeholder</td><td>1</td><td>Inductor by default is a placeholder. 
If inductor not stuffed, place a 0 Ohm resistor as default.
If inductor stuffed, inductor must meet the following requirements: 
Rated at least 2000 mA
Max DCR = 10 mOhm
Minimum inductance = 250 nH</td><td>VCCAHSIOPLL_1P8_1, VCCAHSIOPLL_1P8_2</td></tr></table><div><div>VCCAHSIOPLL_1P8_2</div><image src="assets/images/B934485A-574A-408F-8CF4-45EC517FD9AE.png" class="contentImage" /></div></section><section id="Power Integrity~PCH Power Rails~Documents~F6E18CA8-8166-4A77-B4BB-B9B8128303B0~Settings (Internal)"><h2>Settings (Internal)</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>VCCAHSIOPLL_1P8 can be merged with VCCPRIM_1P8_PCH after LC filter. </td><td>VCCAHSIOPLL_1P8_1, VCCAHSIOPLL_1P8_2</td></tr><tr><td>2</td><td>Recommended minimum VCCAHSIOPLL_1P8 power plane width of 1 mm on Breakout pins region and more than 2mm after PKG edge, with immediate GND reference. Wherever possible, it is recommended to provide GND trace shielding along VCCAHSIOPLLL_1P8 power plane to further minimize coupling noise from adjacent power/ signals.</td><td>VCCAHSIOPLL_1P8_1</td></tr><tr><td>3</td><td>Merge pin V17 and pin T14 together on Layer 1.</td><td>VCCAHSIOPLL_1P8_1</td></tr></table><div><div>VCCAHSIOPLL_1P8_1</div><image src="assets/images/6F6B771D-ABBD-45D6-975A-9D14A8543CBC.png" class="contentImage" /></div><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Soldered Down</th><th>ISC Socket</th><th>PPV Socket</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary side</td><td>0402</td><td>0  Ohm / 100 mOhm</td><td>1</td><td>1</td><td>1</td><td>This Resistor_1 must be placed in series with Capacitor_1

Default = 0 Ohm;
If inductor is stuffed = 100 mOhm</td><td>VCCAHSIOPLL_1P8_1, VCCAHSIOPLL_1P8_2</td></tr><tr><td>Primary side</td><td>0402</td><td>2.2 uF</td><td>1</td><td>1</td><td>1</td><td>Place Capacitor_2 &lt;10 mm from package edge, with immediate GND reference.</td><td>VCCAHSIOPLL_1P8_1, VCCAHSIOPLL_1P8_2</td></tr><tr><td>Primary side</td><td>0603</td><td>10 uF</td><td>1</td><td>1</td><td>1</td><td>Place Capacitor_1 &lt;10 mm from package edge, with immediate GND reference.</td><td>VCCAHSIOPLL_1P8_1, VCCAHSIOPLL_1P8_2</td></tr><tr><td>Primary side</td><td>0603 / 0805</td><td>Placeholder</td><td>1</td><td>1</td><td>1</td><td>Inductor by default is a placeholder. 
If inductor not stuffed, place a 0 Ohm resistor as default.
If inductor stuffed, inductor must meet the following requirements: 
Rated at least 2000 mA
Max DCR = 10 mOhm
Minimum inductance = 250 nH</td><td>VCCAHSIOPLL_1P8_1, VCCAHSIOPLL_1P8_2</td></tr></table><div><div>VCCAHSIOPLL_1P8_2</div><image src="assets/images/1810CCBE-AF76-47EB-887E-D81F931755BC.png" class="contentImage" /></div></section><section id="DC711797-E831-430B-9A5B-E097A175CB0A"><h2>VCCA_XTAL_PLL_1P8</h2></section><section id="Power Integrity~PCH Power Rails~Documents~DC711797-E831-430B-9A5B-E097A175CB0A~Settings"><h2>Settings</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>All 3 pins, i.e. Y15, Y17, V15 can be shorted together at surface layer, and share common power rail, called VCCA_XTAL_PLL_1P8.</td><td>VCCA_XTAL_PLL_1P8_1</td></tr><tr><td>2</td><td>Recommended minimum VCCA_XTAL_PLL_1P8 power plane width of 2 mm, with immediate GND reference. Wherever possible, it is recommended to provide GND shielding along VCCA_XTAL_PLL_1P8 power plane to further minimize coupling noise from adjacent power rail/ signals.</td><td>VCCA_XTAL_PLL_1P8_1</td></tr><tr><td>3</td><td>VCCA_XTAL_PLL_1P8 can be merged with VCCPRIM_1P8_PCH after LC filter.</td><td>VCCA_XTAL_PLL_1P8_1, VCCA_XTAL_PLL_1P8_2</td></tr></table><div><div>VCCA_XTAL_PLL_1P8_1</div><image src="assets/images/9BC2238D-7321-4E3A-A62C-21B3680EC28E.png" class="contentImage" /></div><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Quantity</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary side</td><td>0603 / 0805</td><td>47 uF</td><td>1</td><td>Place Capacitor_1 &lt;10 mm from package edge, with immediate GND reference.</td><td>VCCA_XTAL_PLL_1P8_1, VCCA_XTAL_PLL_1P8_2</td></tr><tr><td>Primary side</td><td>0402</td><td>Placeholder</td><td>1</td><td>Place Capacitor_2 &lt;10 mm from package edge, with immediate GND reference.</td><td>VCCA_XTAL_PLL_1P8_1, VCCA_XTAL_PLL_1P8_2</td></tr><tr><td>Primary side</td><td>0603 / 0805</td><td>2.2uH</td><td>1</td><td>If inductor is not stuffed, place a 0 Ohm resistor.

If inductor is stuffed, the following requirements must be met:  
- Rated at least 150 mA .
- Minimum inductance = 2.2 uH.</td><td>VCCA_XTAL_PLL_1P8_1VCCA_XTAL_PLL_1P8_1, VCCA_XTAL_PLL_1P8_2</td></tr></table><div><div>VCCA_XTAL_PLL_1P8_2</div><image src="assets/images/622B35D0-765A-4649-AD23-EFFFE301BF32.png" class="contentImage" /></div></section><section id="Power Integrity~PCH Power Rails~Documents~DC711797-E831-430B-9A5B-E097A175CB0A~Settings (Internal)"><h2>Settings (Internal)</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>All 3 pins, i.e. Y15, Y17, V15 can be shorted together at surface layer, and share common power rail, called VCCA_XTAL_PLL_1P8.</td><td>VCCA_XTAL_PLL_1P8_1</td></tr><tr><td>2</td><td>Recommended minimum VCCA_XTAL_PLL_1P8 power plane width of 2 mm, with immediate GND reference. Wherever possible, it is recommended to provide GND shielding along VCCA_XTAL_PLL_1P8 power plane to further minimize coupling noise from adjacent power rail/signals.</td><td>VCCA_XTAL_PLL_1P8_1</td></tr><tr><td>3</td><td>VCCA_XTAL_PLL_1P8 can be merged with VCCPRIM_1P8_PCH after LC filter.</td><td>VCCA_XTAL_PLL_1P8_1, VCCA_XTAL_PLL_1P8_2</td></tr></table><div><div>VCCA_XTAL_PLL_1P8_1</div><image src="assets/images/C080BF4E-4B4C-412F-B9CE-5AC8A13EB843.png" class="contentImage" /></div><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Soldered Down</th><th>ISC Socket</th><th>PPV Socket</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary side</td><td>0805</td><td>47 uF</td><td>1</td><td>1</td><td>1</td><td>Place Capacitor_1 &lt;10 mm from package edge, with immediate GND reference. Recommended to use 0805 FF to evaluate the worst-case capacitor FF; in case there is no space, change it to 0603</td><td>VCCA_XTAL_PLL_1P8_1, VCCA_XTAL_PLL_1P8_2</td></tr><tr><td>Primary side</td><td>0402</td><td>Placeholder</td><td>1</td><td>2</td><td>2</td><td>Place Capacitor_2 &lt;10 mm from package edge, with immediate GND reference.</td><td>VCCA_XTAL_PLL_1P8_1, VCCA_XTAL_PLL_1P8_2</td></tr><tr><td>Primary side</td><td>0603 / 0805</td><td>Placeholder</td><td>1</td><td>1</td><td>1</td><td>If inductor is not stuffed, place a 0 Ohm resistor.

If inductor is stuffed, the following requirements must be met: 
- Rated at least 150 mA.
- Minimum inductance = 2.2 uH.</td><td>VCCA_XTAL_PLL_1P8_1, VCCA_XTAL_PLL_1P8_2</td></tr></table><div><div>VCCA_XTAL_PLL_1P8_2</div><image src="assets/images/D08C8434-CDC6-4B5B-A5B3-2B4C348ED8D7.png" class="contentImage" /></div></section><section id="816AA9F5-CE97-4DFE-9278-14DE29B79A93"><h2>VCCA_PLL_1P25</h2></section><section id="Power Integrity~PCH Power Rails~Documents~816AA9F5-CE97-4DFE-9278-14DE29B79A93~Settings"><h2>Settings</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Recommended  minimum VCCA_PLL_1P25 power  plane width of 2 mm, with immediate GND reference. Wherever possible, widen the plane width to minimize DC drop.</td><td>VCCA_PLL_1P25_1</td></tr><tr><td>2</td><td>Merge with VCCPRIM_1P25 and VCCPRIM_1P05_1P25 after BO; keep the power rail isolated from VCCPRIM_1P05_1P25 along 12.35mm from the BO.</td><td>VCCA_PLL_1P25_2</td></tr><tr><td>3</td><td>Merge with VCCPRIM_1P25 and VCCPRIM_1P05_1P25 after BO; keep the power rail isolated from VCCPRIM_1P25 along 4.6mm from the BO.</td><td>VCCA_PLL_1P25_2</td></tr></table><div><div>VCCA_PLL_1P25_1</div><image src="assets/images/52FF4C09-25FF-4DED-9560-E6780B39837D.png" class="contentImage" /></div><div><div>VCCA_PLL_1P25_2</div><image src="assets/images/710938E5-4B20-446E-BF52-652EB98913D2.png" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>Merge with VCCPRIM_1P25 &amp; VCCPRIM_1P05_1P25 after BO.</td></tr></table><table><tr><th>Component Placement</th></tr><tr><td>N/A</td></tr></table></section><section id="Power Integrity~PCH Power Rails~Documents~816AA9F5-CE97-4DFE-9278-14DE29B79A93~Settings (Internal)"><h2>Settings (Internal)</h2><table><tr><th>Design Note</th></tr><tr><td>Please refer to notes in the external section.</td></tr></table><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>Merge with VCCPRIM_1p25 and VCCPRIM_1p05_1p25 after BO.</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Soldered Down</th><th>ISC Socket</th><th>PPV Socket</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary side</td><td>0402</td><td>1uF</td><td>1</td><td>1</td><td>1</td><td>Place Cap_1 &lt;5 mm from the package edge. It can be placed either at primary or secondary side. However, when placed at secondary side, VCC and VSS vias need to be adjacent to each other.</td><td>VCC_PLL_1p25_3</td></tr></table><div><div>VCC_PLL_1P25_3</div><image src="assets/images/135A1D82-09A9-4558-9FC6-280D385F3633.png" class="contentImage" /></div></section><section id="BF4EBB94-8390-4E02-969F-D7E4CE12662F"><h2>VCCA_XTAL_PLL_0P85</h2></section><section id="Power Integrity~PCH Power Rails~Documents~BF4EBB94-8390-4E02-969F-D7E4CE12662F~Settings"><h2>Settings</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>All 4 pins should be shorted together at Layer 1 and 2, and share common power rail, called VCCA_XTAL_PLL_0P85.</td><td>VCCA_XTAL_PLL_0P85_1</td></tr><tr><td>2</td><td>Recommended minimum VCCA_XTAL_PLL_0P85 power plane width of 1.65 mm, with immediate GND reference. Wherever possible, it is recommended to provide GND shielding along VCCA_XTAL_PLL_0P85 power plane to further minimize coupling noise from adjacent power rail/ signals.</td><td>VCCA_XTAL_PLL_0P85_2</td></tr><tr><td>3</td><td>VCCA_XTAL_PLL_0P85 can be merged with VCCPRIM_CORE_0P85 after LC filter.</td><td>VCCA_XTAL_PLL_0P85_3</td></tr></table><div><div>VCCA_XTAL_PLL_0P85_1</div><image src="assets/images/01C73B1F-F179-4874-B5B9-810F4434FB0A.PNG" class="contentImage" /></div><div><div>VCCA_XTAL_PLL_0P85_2</div><image src="assets/images/886D68D0-7F38-4DF5-BD1F-B39F2D1400A7.PNG" class="contentImage" /></div><div><div>VCCA_XTAL_PLL_0P85_3</div><image src="assets/images/55189E7C-8479-4DC8-9531-D7D34FA920C6.PNG" class="contentImage" /></div><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Quantity</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary side</td><td>0603</td><td>47 uF</td><td>1</td><td>Place Capacitor_1 &lt;9 mm from package edge, with immediate GND reference.</td><td>VCCA_XTAL_PLL_0P85_3</td></tr><tr><td>Primary side</td><td>0603 / 0805</td><td>Placeholder</td><td>1</td><td>If inductor is not stuffed, place a 120mΩ resistor.

If inductor stuffed, the following requirements must be met:  
- Rated at least 310 mA.
- Minimum inductance = 2.2 uH.
-RDC = 120 mΩ</td><td>VCCA_XTAL_PLL_0P85_3</td></tr></table></section><section id="Power Integrity~PCH Power Rails~Documents~BF4EBB94-8390-4E02-969F-D7E4CE12662F~Settings (Internal)"><h2>Settings (Internal)</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>All 4 pins should be shorted together at Layer 1 and 2, and share common power rail, called VCCA_XTAL_PLL_0P85.</td><td>VCCA_XTAL_PLL_0P85_1</td></tr><tr><td>2</td><td>Recommended minimum VCCA_XTAL_PLL_0P85 power plane width of 1.65 mm, with immediate GND reference. Wherever possible, it is recommended to provide GND shielding along VCCA_XTAL_PLL_0P85 power plane to further minimize coupling noise from adjacent power rail/ signals.</td><td>VCCA_XTAL_PLL_0P85_2</td></tr><tr><td>3</td><td>VCCA_XTAL_PLL_0P85 can be merged with VCCPRIM_CORE_0P85 after LC filter.</td><td>VCCA_XTAL_PLL_0P85_3</td></tr></table><div><div>VCCA_XTAL_PLL_0P85_1</div><image src="assets/images/4F3E8F02-3280-43F3-9776-EE51F3715B42.PNG" class="contentImage" /></div><div><div>VCCA_XTAL_PLL_0P85_2</div><image src="assets/images/A4ADF80A-403B-4F1F-9262-B8243A76F2CF.PNG" class="contentImage" /></div><div><div>VCCA_XTAL_PLL_0P85_3</div><image src="assets/images/93B8C623-63BF-4D32-9ED5-DD69F2DDC46D.PNG" class="contentImage" /></div><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Soldered Down</th><th>ISC Socket</th><th>PPV Socket</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary side</td><td>0603</td><td>47 uF</td><td>1</td><td>1</td><td>1</td><td>Place Capacitor_1 &lt;9 mm from package edge, with immediate GND reference.</td><td>VCCA_XTAL_PLL_0P85_3</td></tr><tr><td>Primary side</td><td>0603 / 0805</td><td>2.2uH</td><td>1</td><td>1</td><td>1</td><td>Inductor requirements must be met:  
- Rated at least 310 mA.
- Minimum inductance = 2.2 uH.
-RDC = 120 mΩ</td><td>VCCA_XTAL_PLL_0P85_3</td></tr></table></section><section id="5D4D9A53-A4AA-4034-8A99-4160531F7D10"><h2>VCCPRIM_3P3</h2></section><section id="Power Integrity~PCH Power Rails~Documents~5D4D9A53-A4AA-4034-8A99-4160531F7D10~Settings"><h2>Settings</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Require minimum plane width of ≥1.4 mm for VCCPRIM_3P3 power plane, with immediate GND reference.</td><td>VCCPRIM_3P3_1</td></tr><tr><td>2</td><td>Require a Bridge plane extension on secondary side to connect to the secondary side VCCPGPP power rails.</td><td>VCCPRIM_3P3_1</td></tr></table><div><div>VCCPRIM_3P3_1</div><image src="assets/images/AA32D39B-6C7C-4632-B415-A00E0C07D0BE.png" class="contentImage" /></div><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary / Secondary side</td><td>0402</td><td>Placeholder</td><td>Place capacitor &lt;5 mm from the package edge. It can be placed either at primary or secondary side. However, when placed at secondary side, VCC and VSS vias need to be adjacent to each other.</td><td>VCCPRIM_3P3_1</td></tr></table></section><section id="Power Integrity~PCH Power Rails~Documents~5D4D9A53-A4AA-4034-8A99-4160531F7D10~Settings (Internal)"><h2>Settings (Internal)</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Require minimum plane width of ≥1.4 mm for VCCPRIM_3P3 power plane, with immediate GND reference.</td><td>VCCPRIM_3P3_1</td></tr><tr><td>2</td><td>Require a Bridge plane extension on secondary side to connect to the secondary side VCCPGPP power rails.</td><td>VCCPRIM_3P3_1</td></tr></table><div><div>VCCPRIM_3P3_1</div><image src="assets/images/539DE9FF-7C11-4BF4-8F18-D007A956AAF2.png" class="contentImage" /></div><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Soldered Down</th><th>ISC Socket</th><th>PPV Socket</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary / Secondary side</td><td>0402</td><td>Placeholder</td><td>1</td><td>2</td><td>2</td><td>Place Cap_1 &lt;5 mm from the package edge. It can be placed either at primary or secondary side. However, when placed at secondary side, VCC and VSS vias need to be adjacent to each other.</td><td>PRIM_3P3_1</td></tr></table></section><section id="7BEF6567-C8CB-445D-AC58-E5F6672A497E"><h2>VCCDSW_3P3</h2></section><section id="Power Integrity~PCH Power Rails~Documents~7BEF6567-C8CB-445D-AC58-E5F6672A497E~Settings"><h2>Settings</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Require minimum power plane width of 0.85 mm for VCCDSW_3P3. Require immediate GND reference.</td><td>VCCDSW_3P3_1</td></tr></table><div><div>VCCDSW_3P3_1</div><image src="assets/images/88E1D01D-4E7E-46DE-8A76-D9D239CB892F.png" class="contentImage" /></div><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Quantity</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary / Secondary side</td><td>0201 / 0402</td><td>Placeholder</td><td>1</td><td>Place capacitor &lt;6.5 mm away from the package pins. The Cap can be placed either at primary or secondary side. However, when placed at secondary side, VCC and VSS vias should be closed to each other.</td><td>VCCDSW_3P3_1</td></tr></table></section><section id="Power Integrity~PCH Power Rails~Documents~7BEF6567-C8CB-445D-AC58-E5F6672A497E~Settings (Internal)"><h2>Settings (Internal)</h2><table><tr><th>Design Note</th><th>Reference Design</th></tr><tr><td>Require minimum power plane width of 0.85 mm for VCCDSW_3P3. Require immediate GND reference.</td><td>VCCDSW_3P3_1</td></tr></table><div><div>VCCDSW_3P3_1</div><image src="assets/images/CA616EC4-7E44-4F3F-AFCF-678699EBB99D.png" class="contentImage" /></div><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Soldered Down</th><th>ISC Socket</th><th>PPV Socket</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary / Secondary side</td><td>0201 / 0402</td><td>Placeholder</td><td>1</td><td>2</td><td>2</td><td>Place Cap_1 &lt;6.5 mm away from the package edge. The Cap can be placed either at primary or secondary side. However, when placed at secondary side, VCC and VSS vias should be closed to each other.</td><td>VCCDSW_3P3_1</td></tr></table></section><section id="D7CA96C8-C6BD-413C-B812-AA718A5DFC8F"><h2>VCCHSIO_0P85</h2></section><section id="Power Integrity~PCH Power Rails~Documents~D7CA96C8-C6BD-413C-B812-AA718A5DFC8F~Settings"><h2>Settings</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Short all VCCHSIO_0P85 BGAs at surface layer. Recommended to place VCC &amp; VSS vias adjacent to each other.</td><td>VCCHSIO_0P85_1</td></tr><tr><td>2</td><td>Recommended minimum VCCHSIO_0P85 power plane width of 0.24 mm, with immediate GND reference.</td><td>VCCHSIO_0P85_2</td></tr><tr><td>3</td><td>VCCHSIO_0P85 can be merged with VCCPRIM_CORE_0P85 in Layer 4.</td><td>VCCHSIO_0P85_3</td></tr><tr><td>4</td><td>Recommended dimensions for isolation cut in VCCHSIO_0P85 Layer 4.</td><td>VCCHSIO_0P85_3</td></tr><tr><td>5</td><td>Recommend trace width for merging AE21, AG17 &amp; AH15 pins in Layer 4 to VCCHSIO_0P85 plane is 0.15mm.
</td><td>VCCHSIO_0P85_3</td></tr></table><div><div>VCCHSIO_0P85_1</div><image src="assets/images/62668F48-B7A5-486F-8221-5F8E4CE595B3.PNG" class="contentImage" /></div><div><div>VCCHSIO_0P85_2</div><image src="assets/images/3DF5EB36-1145-4605-A10D-A15CAB12AF5B.PNG" class="contentImage" /></div><div><div>VCCHSIO_0P85_3</div><image src="assets/images/6BB1FD42-52C9-4635-8738-06B8DB53FB79.png" class="contentImage" /></div><div><div>VCCHSIO_0P85_4</div><image src="assets/images/C34CE577-223A-4569-B988-9A3C13950979.PNG" class="contentImage" /></div><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Quantity</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary side</td><td>0603</td><td>22 uF</td><td>4</td><td>Place Capacitor &lt;4.8 mm from package edge.</td><td>VCCHSIO_0P85_4</td></tr></table></section><section id="Power Integrity~PCH Power Rails~Documents~D7CA96C8-C6BD-413C-B812-AA718A5DFC8F~Settings (Internal)"><h2>Settings (Internal)</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Short all VCCHSIO_0P85 BGAs at surface layer. Recommended to place VCC &amp; VSS vias adjacent to each other.</td><td>VCCHSIO_0P85_1</td></tr><tr><td>2</td><td>Recommended minimum VCCHSIO_0P85 power plane width of 0.24 mm, with immediate GND reference.</td><td>VCCHSIO_0P85_2</td></tr><tr><td>3</td><td>VCCHSIO_0P85 can be merged with VCCPRIM_CORE_0P85 in Layer 4.</td><td>VCCHSIO_0P85_3</td></tr><tr><td>4</td><td>Recommended dimensions for isolation cut in VCCHSIO_0P85 Layer 4.</td><td>VCCHSIO_0P85_3</td></tr></table><div><div>VCCHSIO_0P85_1</div><image src="assets/images/1610F1BC-85DE-4DB7-A823-F92716BC8DF2.PNG" class="contentImage" /></div><div><div>VCCHSIO_0P85_2</div><image src="assets/images/B6E004DC-1D9A-44B6-8023-8CFAB1BF4125.PNG" class="contentImage" /></div><div><div>VCCHSIO_0P85_3</div><image src="assets/images/6DAC2C7D-2584-43FF-B8DA-80BDB90481B7.PNG" class="contentImage" /></div><div><div>VCCHSIO_0P85_4</div><image src="assets/images/77C9FE36-1CE7-4D8D-981D-A0BF4CAF8058.PNG" class="contentImage" /></div><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Soldered Down</th><th>ISC Socket</th><th>PPV Socket</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary side</td><td>0603</td><td>22 uF</td><td>4</td><td>4</td><td>4</td><td>Place Capacitor &lt;4.2 mm from package edge.</td><td>VCCHSIO_0P85_4</td></tr><tr><td>Primary side</td><td>0603</td><td>Placeholder</td><td>0</td><td>1</td><td>1</td><td>Place Capacitor &lt;4.2 mm from package edge.</td><td>VCCHSIO_0P85_4</td></tr></table></section><section id="62D107C3-A2AC-4A6F-91B8-26CF6620B915"><h2>VCCPGPPA</h2></section><section id="Power Integrity~PCH Power Rails~Documents~62D107C3-A2AC-4A6F-91B8-26CF6620B915~Settings"><h2>Settings</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>VCCPGPPA can be merged directly to either VCCPRIM_3P3 or VCCPRIM_1P8_PCH power plane depending on the operating voltage. Require immediate ground reference for VCCPGPPA power plane.</td><td>VCCPGPPA_1</td></tr><tr><td>2</td><td>This power plane require 30um copper thickness. If operating at 1.8 V,  extend VCCPGPPA plane to merge with VCCPRIM_1P8_PCH plane. </td><td>VCCPGPPA_1</td></tr><tr><td>3</td><td>This power plane require 30um copper thickness. If operating at 3.3 V, extend VCCPGPPA plane to merge with VCCPRIM_3P3 plane.</td><td>VCCPGPPA_1</td></tr></table><div><div>VCCPGPPA_1</div><image src="assets/images/066A8BC2-AE3D-4C44-B4A4-F2839A961E69.png" class="contentImage" /></div><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th></tr><tr><td>N/A</td><td /><td /></tr></table></section><section id="Power Integrity~PCH Power Rails~Documents~62D107C3-A2AC-4A6F-91B8-26CF6620B915~Settings (Internal)"><h2>Settings (Internal)</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>VCCPGPPA can be merged directly to either VCCPRIM_3P3 or VCCPRIM_1P8_PCH power plane depending on the operating voltage. Require immediate ground reference for VCCPGPPA power plane.</td><td /></tr><tr><td>2</td><td>This power plane requires 30um copper thickness. If operating at 1.8 V, extend VCCPGPPA plane to merge with VCCPRIM_1P8 plane. </td><td>VCCPGPPA_1</td></tr><tr><td>3</td><td>This power plane requires 30um copper thickness. If operating at 3.3 V, extend VCCPGPPA plane to merge with VCCPRIM_3P3 plane.</td><td>VCCPGPPA_1</td></tr></table><div><div>VCCPGPPA_1</div><image src="assets/images/A7B2DDFD-7631-4AF6-8676-83444AED410A.png" class="contentImage" /></div><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Soldered Down</th><th>ISC Socket</th><th>PPV Socket</th><th>Note</th></tr><tr><td>Primary/Secondary</td><td>0402</td><td>Placeholder</td><td>0</td><td>1</td><td>1</td><td>Place Cap_1 &lt;5 mm from the package edge. It can be placed either at the primary or secondary side. However, when placed at secondary side, VCC and VSS vias need to be adjacent to each other.</td></tr></table></section><section id="E78DAAFF-CBCD-40FD-BA86-C414CD5F3604"><h2>VCCPGPPBC</h2></section><section id="Power Integrity~PCH Power Rails~Documents~E78DAAFF-CBCD-40FD-BA86-C414CD5F3604~Settings"><h2>Settings</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>VCCPGPPBC plane can be merged directly to either VCCPRIM_1P8_PCH or VCCPRIM_3P3 depending on the operating voltage. Require immediate GND reference for VCCPGPPBC power plane.</td><td>VCCPGPPBC_1</td></tr><tr><td>2</td><td>Merge the VCCPGPPBC plane to VCCPRIM_1P8_PCH if the operating voltage is 1.8 V. This power plane require 30um copper thickness.</td><td>VCCPGPPBC_1</td></tr><tr><td>3</td><td>Merge the VCCPGPPBC plane to VCCPRIM_3P3 if the operating voltage is 3.3 V. This power plane require 30um copper thickness.
</td><td>VCCPGPPBC_1</td></tr></table><div><div>VCCPGPPBC_1</div><image src="assets/images/B1FAD476-2F70-4622-809B-EC8F64BFB01D.png" class="contentImage" /></div><table><tr><th>Component Placement</th></tr><tr><td>N/A</td></tr></table></section><section id="Power Integrity~PCH Power Rails~Documents~E78DAAFF-CBCD-40FD-BA86-C414CD5F3604~Settings (Internal)"><h2>Settings (Internal)</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>VCCPGPPBC plane can be merged directly to either VCCPRIM_1P8_PCH or VCCPRIM_3P3 depending on the operating voltage. Require immediate GND reference for VCCPGPPBC power plane.</td><td /></tr><tr><td>2</td><td>Merge the VCCPGPPBC plane to VCCPRIM_1P8_PCH if the operating voltage is 1.8 V. This power plane requires 30um copper thickness.</td><td>VCCPGPPBC_1</td></tr><tr><td>3</td><td>Merge the VCCPGPPBC plane to VCCPRIM_3P3 if the operating voltage is 3.3 V. This power plane requires 30um copper thickness.</td><td>VCCPGPPBC_1</td></tr></table><div><div>VCCPGPPBC_1</div><image src="assets/images/98C1FBC4-E270-44E7-AEEA-995920EF184D.png" class="contentImage" /></div><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Soldered Down</th><th>ISC Socket</th><th>PPV Socket</th><th>Note</th></tr><tr><td>Primary/Secondary</td><td>0402</td><td>Placeholder</td><td>0</td><td>1</td><td>1</td><td>Place Cap_1 &lt;5 mm from the package edge. It can be placed either at the primary or secondary side. However, when placed at secondary side, VCC and VSS vias need to be adjacent to each other.</td></tr></table></section><section id="DA2A77EF-74E3-43AC-B357-CB2345990AF4"><h2>VCCPGPPDR</h2></section><section id="Power Integrity~PCH Power Rails~Documents~DA2A77EF-74E3-43AC-B357-CB2345990AF4~Settings"><h2>Settings</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>VCCPGPPDR plane can be merged directly to either VCCPRIM_1P8_PCH or VCCPRIM_3P3 depending on the operating voltage. Require immediate GND reference for VCCPGPPDR power plane.</td><td>VCCPGPPDR_1</td></tr><tr><td>2</td><td>Merge the VCCPGPPDR plane to VCCPRIM_1P8_PCH if the operating voltage is 1.8 V.</td><td>VCCPGPPDR_1</td></tr><tr><td>3</td><td>Merge the VCCPGPPDR plane to VCCPRIM_3P3 if the operating voltage is 3.3 V.</td><td>VCCPGPPDR_1</td></tr></table><div><div>VCCPGPPDR_1</div><image src="assets/images/98D360BE-EB47-422B-95C9-9BC0BC7BC1A5.png" class="contentImage" /></div><table><tr><th>Component Placement</th></tr><tr><td>N/A</td></tr></table></section><section id="Power Integrity~PCH Power Rails~Documents~DA2A77EF-74E3-43AC-B357-CB2345990AF4~Settings (Internal)"><h2>Settings (Internal)</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>VCCPGPPDR plane can be merged directly to either VCCPRIM_1P8_PCH or VCCPRIM_3P3 depending on the operating voltage. Require immediate GND reference for VCCPGPPDR power plane.</td><td /></tr><tr><td>2</td><td>Merge the VCCPGPPDR plane to VCCPRIM_1P8_PCH if the operating voltage is 1.8 V.</td><td>VCCPGPPDR_1</td></tr><tr><td>3</td><td>Merge the VCCPGPPDR plane to VCCPRIM_3P3 if the operating voltage is 3.3 V.</td><td>VCCPGPPDR_2</td></tr></table><div><div>VCCPGPPDR_1</div><image src="assets/images/8BF7F16F-A962-4F16-AE68-887603AA9B89.png" class="contentImage" /></div><div><div>VCCPGPPDR_2</div><image src="assets/images/A972CA8F-9285-4B0D-8A4C-093F3DC44EA2.png" class="contentImage" /></div><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Soldered Down</th><th>ISC Socket</th><th>PPV Socket</th><th>Note</th></tr><tr><td>Primary / Secondary side</td><td>0402</td><td>Placeholder</td><td>0</td><td>1</td><td>1</td><td>Place Cap_1 &lt;5 mm from the package edge. It can be placed either at the primary or secondary side. However, when placed at secondary side, VCC and VSS vias need to be adjacent to each other.</td></tr></table></section><section id="3A7D343E-9C13-40BB-8CCA-AF1833896009"><h2>VCCPGPPEFHK</h2></section><section id="Power Integrity~PCH Power Rails~Documents~3A7D343E-9C13-40BB-8CCA-AF1833896009~Settings"><h2>Settings</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>VCCPGPPEFHK plane can be merged directly to either VCCPRIM_1P8_PCH or VCCPRIM_3P3 depending on the operating voltage.  Require immediate GND reference for VCCPGPPEFHK power plane.</td><td>VCCPGPPEFHK_1</td></tr><tr><td>2</td><td>Merge the VCCPGPPEFHK plane to VCCPRIM_1P8_PCH if the operating voltage is 1.8 V.</td><td>VCCPGPPEFHK_1</td></tr><tr><td>3</td><td>Merge the VCCPGPPEFHK plane to VCCPRIM_3P3 if the operating voltage is 3.3 V.</td><td>VCCPGPPEFHK_1</td></tr></table><div><div>VCCPGPPEFHK_1</div><image src="assets/images/840893AE-5613-4C66-90FF-04F4B781904B.png" class="contentImage" /></div><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th></tr><tr><td>N/A</td><td /><td /></tr></table></section><section id="Power Integrity~PCH Power Rails~Documents~3A7D343E-9C13-40BB-8CCA-AF1833896009~Settings (Internal)"><h2>Settings (Internal)</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>VCCPGPPEFHK plane can be merged directly to either VCCPRIM_1P8_PCH or VCCPRIM_3P3 depending on the operating voltage.  Require immediate GND reference for VCCPGPPEFHK power plane.</td><td /></tr><tr><td>2</td><td>Merge the VCCPGPPEFHK plane to VCCPRIM_1P8_PCH if the operating voltage is 1.8 V.</td><td>VCCPGPPEFHK_1</td></tr><tr><td>3</td><td>Merge the VCCPGPPEFHK plane to VCCPRIM_3P3 if the operating voltage is 3.3 V.</td><td>VCCPGPPEFHK_1</td></tr></table><div><div>VCCPGPPEFHK_1</div><image src="assets/images/FA1B3CC0-3501-4707-AEF3-9DB37545988D.png" class="contentImage" /></div><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Soldered Down</th><th>ISC Socket</th><th>PPV Socket</th><th>Note</th></tr><tr><td>Primary / Secondary side</td><td>0402</td><td>Placeholder</td><td>0</td><td>1</td><td>1</td><td>Place Cap_1 &lt;5 mm from the package edge. It can be placed either at the primary or secondary side. However, when placed at secondary side, VCC and VSS vias need to be adjacent to each other.</td></tr></table></section><section id="C134C883-446B-4E1A-9754-90896FC4A7BA"><h2>VCCPGPPI</h2></section><section id="Power Integrity~PCH Power Rails~Documents~C134C883-446B-4E1A-9754-90896FC4A7BA~Settings"><h2>Settings</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>VCCPGPPI plane can be merged directly to either VCCPRIM_1P8_PCH or VCCPRIM_3P3 depending on the operating voltage. Require immediate GND reference for VCCPGPPI power plane.</td><td>VCCPGPPI_1</td></tr><tr><td>2</td><td>Merge the VCCPGPPI plane to VCCPRIM_1P8_PCH if the operating voltage is 1.8 V.</td><td>VCCPGPPI_1</td></tr><tr><td>3</td><td>Merge the VCCPGPPI plane to VCCPRIM_3P3 if the operating voltage is 3.3 V.</td><td>VCCPGPPI_1</td></tr></table><div><div>VCCPGPPI_1</div><image src="assets/images/1E2DE221-D2DB-4B8C-872C-B346816EE7C6.png" class="contentImage" /></div><table><tr><th>Component Placement</th></tr><tr><td>N/A</td></tr></table></section><section id="Power Integrity~PCH Power Rails~Documents~C134C883-446B-4E1A-9754-90896FC4A7BA~Settings (Internal)"><h2>Settings (Internal)</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>VCCPGPPI plane can be merged directly to either VCCPRIM_1P8_PCH or VCCPRIM_3P3 depending on the operating voltage. Require immediate GND reference for VCCPGPPI power plane.</td><td /></tr><tr><td>2</td><td>Merge the VCCPGPPI plane to VCCPRIM_1P8_PCH if the operating voltage is 1.8 V.</td><td>VCCPGPPI_1</td></tr><tr><td>3</td><td>Merge the VCCPGPPI plane to VCCPRIM_3P3 if the operating voltage is 3.3 V.</td><td>VCCPGPPI_2</td></tr></table><div><div>VCCPGPPI_1</div><image src="assets/images/AE83A137-3C9F-4DE8-AA9D-D71D9CAB2EF9.png" class="contentImage" /></div><div><div>VCCPGPPI_2</div><image src="assets/images/A16DB50E-72FA-4A6E-A591-9CC3FC1DB736.png" class="contentImage" /></div><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Soldered Down</th><th>ISC Socket</th><th>PPV Socket</th><th>Note</th></tr><tr><td>Primary / Secondary side</td><td>0402</td><td>Placeholder</td><td>0</td><td>1</td><td>1</td><td>Place Cap_1 &lt;5 mm from the package edge. It can be placed either at the primary or secondary side. However, when placed at secondary side, VCC and VSS vias need to be adjacent to each other.</td></tr></table></section><section id="C2FDA0D4-E541-4D21-9BF0-551B52EB8919"><h2>VCCPRIM_1P05_1P25</h2></section><section id="Power Integrity~PCH Power Rails~Documents~C2FDA0D4-E541-4D21-9BF0-551B52EB8919~Settings"><h2>Settings</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Recommended  minimum VCCPRIM_1P05_1P25 power  plane width of 2 mm, with immediate GND reference. Wherever possible, widen the plane width to minimize DC drop.</td><td>VCCPRIM_1P05_1P25_1</td></tr><tr><td>2</td><td>Merge with VCCPRIM_1P25 and VCCA_PLL_1P25 after BO; keep the power rail isolated from VCCA_PLL_1P25 along 12.35mm from the BO.</td><td>VCCPRIM_1P05_1P25_2</td></tr></table><div><div>VCCPRIM_1P05_1P25_1</div><image src="assets/images/D0EB685D-D95E-4D56-AF9C-3C7754E48A0C.png" class="contentImage" /></div><div><div>VCCPRIM_1P05_1P25_2</div><image src="assets/images/F74A6CF5-B408-43D4-82EE-C985BF47CD14.png" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>Merge with VCCPRIM_1P25 and VCCA_PLL_1P25 after BO.</td></tr><tr><td>Place Cap_1 &lt;5mm from the package edge.</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Quantity</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary/Secondary</td><td>0402</td><td>1 uF</td><td>1</td><td>Place Cap_1 &lt;5 mm from the package edge. It can be placed either at primary or secondary side. However, when placed at secondary side, VCC and VSS vias need to be adjacent to each other.</td><td>VCCPRIM_1P05_1P25_3</td></tr></table><div><div>VCCPRIM_1P05_1P25_3</div><image src="assets/images/59F29EDF-143F-46F4-BEC2-BD361DEBDB2F.png" class="contentImage" /></div></section><section id="Power Integrity~PCH Power Rails~Documents~C2FDA0D4-E541-4D21-9BF0-551B52EB8919~Settings (Internal)"><h2>Settings (Internal)</h2><table><tr><th>Design Note</th></tr><tr><td>Please refer to notes in the external section.</td></tr></table><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>Merge with VCCPRIM_1p25 and VCCA_PLL_1p25 after BO.</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Soldered Down</th><th>ISC Socket</th><th>PPV Socket</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary/Secondary</td><td>0402</td><td>1uF</td><td>2</td><td>2</td><td>2</td><td>Place Cap_1 &lt;5 mm from the package edge. It can be placed either at primary or secondary side. However, when placed at secondary side, VCC and VSS vias need to be adjacent to each other.</td><td>VCCPRIM_1p05_1p25_4</td></tr></table><div><div>VCCPRIM_1P05_1P25_4</div><image src="assets/images/00B5AE75-815B-4F7A-BF33-6F12634E13F4.png" class="contentImage" /></div></section><section id="B5A91B86-9213-4BE4-BD79-9DB982DED3ED"><h2>VCCPRIM_1P25</h2></section><section id="Power Integrity~PCH Power Rails~Documents~B5A91B86-9213-4BE4-BD79-9DB982DED3ED~Settings"><h2>Settings</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Recommended  minimum VCCPRIM_1P25 power  plane width of 2 mm, with immediate GND reference. Wherever possible, widen the plane width to minimize DC drop.</td><td>VCCPRIM_1P25_1</td></tr><tr><td>2</td><td>Merge with VCCA_PLL_1P25 and VCCPRIM_1P05_1P25 after BO; keep power rail isolated along 4.6mm from the BO.</td><td>VCCPRIM_1P25_2</td></tr><tr><td>3</td><td>Place single-ended sense 2.4mm from the edge and 8.3mm from the BO.</td><td>VCCPRIM_1P25_3</td></tr><tr><td>4</td><td>This rail requires a dedicated VRM for 1.25V PCH </td><td /></tr></table><div><div>VCCPRIM_1P25_1</div><image src="assets/images/454D9A87-341B-449A-B6DD-CB7624C00D16.png" class="contentImage" /></div><div><div>VCCPRIM_1P25_2</div><image src="assets/images/6487717F-DC9F-4DD6-B193-046F54DD4C8F.png" class="contentImage" /></div><div><div>VCCPRIM_1P25_3</div><image src="assets/images/5F03B361-BC30-48B5-8CAB-CFC6908C0DA9.png" class="contentImage" /></div><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>Merge with VCCA_PLL_1P25 and VCCPRIM_1P05_1P25 after BO.</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Quantity</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary/Secondary</td><td>0603</td><td>22uF</td><td>1</td><td>Place Cap_1 &lt;5mm from package edge. It can be placed either at primary or secondary side. However, when placed at secondary side, VCC and VSS vias need, to be adjacent to each other.</td><td>VCCPRIM_1P25_4</td></tr></table><div><div>VCCPRIM_1P25_4</div><image src="assets/images/4A2B1A3C-84C4-4A59-9832-B8FA7C700A87.png" class="contentImage" /></div></section><section id="Power Integrity~PCH Power Rails~Documents~B5A91B86-9213-4BE4-BD79-9DB982DED3ED~Settings (Internal)"><h2>Settings (Internal)</h2><table><tr><th>Design Note</th></tr><tr><td>Please refer to notes in the external section.</td></tr></table><table><caption>Notes</caption><tr><th>Note</th></tr><tr><td>Merge with VCCA_PLL_1p25 and VCCPRIM_1p05_1p25 after BO.</td></tr></table><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Soldered Down</th><th>ISC Socket</th><th>PPV Socket</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary/Secondary</td><td>0603</td><td>22</td><td>2</td><td>2</td><td>2</td><td>Place Cap_1 &lt;5 mm from the package edge. It can be placed either at primary or secondary side. However, when placed at secondary side, VCC and VSS vias need to be adjacent to each other.</td><td>VCCPRIM_1p25_5</td></tr></table><div><div>VCCPRIM_1P25_5</div><image src="assets/images/6F4D72D9-404B-4B86-9655-02850482FA26.png" class="contentImage" /></div></section><section id="F1F9CD01-0EB5-456D-AD48-D881BF616094"><h2>VCCPRIM_1P8_PCH</h2></section><section id="Power Integrity~PCH Power Rails~Documents~F1F9CD01-0EB5-456D-AD48-D881BF616094~Settings"><h2>Settings</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>All 3 pins (AB17, AK27, AK28) can be shorted together at Layer 2.</td><td>VCCPRIM_1P8_PCH_1</td></tr><tr><td>2</td><td>Recommended  minimum VCCPRIM_1P8_PCH power  plane width of 2 mm, with immediate GND reference. Wherever possible, widen the plane width to minimize DC drop.</td><td>VCCPRIM_1P8_PCH_1</td></tr><tr><td>3</td><td>Require a Bridge plane extension on secondary side to connect to the secondary side GPP power rails.</td><td>VCCPRIM_1P8_PCH_1</td></tr></table><div><div>VCCPRIM_1P8_PCH_1</div><image src="assets/images/DBF7C00F-8051-4C68-A546-9BB595C80C72.png" class="contentImage" /></div><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary / Secondary side</td><td>0402</td><td>Placeholder</td><td>Place Cap_1 &lt;5 mm from the package edge. It can be placed either at the primary or secondary side. However, when placed at secondary side, VCC and VSS vias need to be adjacent to each other.</td><td>VCCPRIM_1P8_PCH_1</td></tr></table></section><section id="Power Integrity~PCH Power Rails~Documents~F1F9CD01-0EB5-456D-AD48-D881BF616094~Settings (Internal)"><h2>Settings (Internal)</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>All 3 pins (AB17, AK27, AK28) can be shorted together at Layer 2.</td><td>VCCPRIM_1P8_PCH_1</td></tr><tr><td>2</td><td>Recommended  minimum VCCPRIM_1P8 power  plane width of 2 mm, with immediate GND reference. Wherever possible, widen the plane width to minimize DC drop.</td><td>VCCPRIM_1P8_PCH_1</td></tr><tr><td>3</td><td>Require a Bridge plane extension on secondary side to connect to the secondary side GPP power rails.</td><td>VCCPRIM_1P8_PCH_2</td></tr></table><div><div>VCCPRIM_1P8_PCH_1</div><image src="assets/images/11B8CA18-9F34-46D3-B68A-91884993E0D6.png" class="contentImage" /></div><div><div>VCCPRIM_1P8_PCH_2</div><image src="assets/images/CAB82AF2-B2DE-490C-A564-E949DF08B880.png" class="contentImage" /></div><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Soldered Down</th><th>ISC Socket</th><th>PPV Socket</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary / Secondary side</td><td>0402</td><td>Placeholder</td><td>1</td><td>2</td><td>2</td><td>Place Cap_1 &lt;5 mm from the package edge. It can be placed either at the primary or secondary side. However, when placed at secondary side, VCC and VSS vias need to be adjacent to each other.</td><td>PRIM_1P8_1</td></tr></table></section><section id="E7505AD6-3D5A-4C8A-8F91-D8F6CFA5B42C"><h2>VCCPRIM_CORE_0P85</h2></section><section id="Power Integrity~PCH Power Rails~Documents~E7505AD6-3D5A-4C8A-8F91-D8F6CFA5B42C~Settings"><h2>Settings</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Short all VCCPRIM_CORE_0P85 pins on Layer 1 to VCCPRIM_CORE_0P85 power rail. Recommended to place VCC &amp; VSS Vias adjacent to each others.</td><td>VCCPRIM_CORE_0P85_1</td></tr><tr><td>2</td><td>Recommended VCCPRIM_CORE_0P85 minimum power plane width of 1.18 mm, with immediate GND reference.</td><td>VCCPRIM_CORE_0P85_2</td></tr><tr><td>3</td><td>Place 0.85 V voltage regulator feedback sense point (i.e. differential pair) close to VCCPRIM_CORE_0P85 BGAs.</td><td>VCCPRIM_CORE_0P85_2</td></tr><tr><td>4</td><td>Power entry for VCCA_XTAL_PLL_0P85 is through VCCPRIM_CORE_0P85 &amp; is sensitive.  Isolation recommendation as in reference design.</td><td>VCCPRIM_CORE_0P85_3</td></tr><tr><td>5</td><td>High level platform merging scheme.</td><td>VCCPRIM_CORE_0P85_4</td></tr></table><div><div>VCCPRIM_CORE_0P85_1</div><image src="assets/images/BA219351-14B6-452D-92E8-87CF93096DE2.PNG" class="contentImage" /></div><div><div>VCCPRIM_CORE_0P85_2</div><image src="assets/images/0D0D6AC2-54A5-4D46-A9C3-4ECA6C436684.PNG" class="contentImage" /></div><div><div>VCCPRIM_CORE_0P85_3</div><image src="assets/images/BBDFD2FB-CF21-488F-B773-EA335BECA0DD.PNG" class="contentImage" /></div><div><div>VCCPRIM_CORE_0P85_4</div><image src="assets/images/195113A7-2DB5-46D7-AB53-8749FEFBC9E1.PNG" class="contentImage" /></div><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Quantity</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary side</td><td>0603</td><td>47uF</td><td>1</td><td>Place Cap_1 &lt; 8 mm from package edge.</td><td>VCCPRIM_CORE_0P85_1</td></tr><tr><td>Primary side</td><td>0603</td><td>Placeholder</td><td>1</td><td>Place Cap_2 &lt; 13 mm from package edge.</td><td>VCCPRIM_CORE_0P85_1</td></tr></table></section><section id="Power Integrity~PCH Power Rails~Documents~E7505AD6-3D5A-4C8A-8F91-D8F6CFA5B42C~Settings (Internal)"><h2>Settings (Internal)</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Short all VCCPRIM_CORE_0P85 pins on Layer 1 to VCCPRIM_CORE_0P85 power rail. Recommended to place VCC &amp; VSS Vias adjacent to each other's.</td><td>VCCPRIM_CORE_0P85_1</td></tr><tr><td>2</td><td>Recommended VCCPRIM_CORE_0P85 minimum power plane width of 1.9 mm, with immediate GND reference.</td><td>VCCPRIM_CORE_0P85_2</td></tr><tr><td>3</td><td>Place 0.85 V voltage regulator feedback sense point (i.e. differential pair) close to VCCPRIM_CORE_0P85 BGAs.</td><td>VCCPRIM_CORE_0P85_2</td></tr><tr><td>4</td><td>Power entry for VCCA_XTAL_PLL_0P85 is through VCCPRIM_CORE_0P85 &amp; is sensitive.  Isolation recommendation as in reference design.</td><td>VCCPRIM_CORE_0P85_2</td></tr></table><div><div>VCCPRIM_CORE_0P85_1</div><image src="assets/images/ACC9CDE0-125F-4181-9BC3-98C5CBAB480F.PNG" class="contentImage" /></div><div><div>VCCPRIM_CORE_0P85_2</div><image src="assets/images/F48739F5-E632-4226-9342-FDC31B553A98.PNG" class="contentImage" /></div><div><div>VCCPRIM_CORE_0P85_3</div><image src="assets/images/247A6D95-5BB2-4091-8CB4-FCD88B602BBC.PNG" class="contentImage" /></div><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Soldered Down</th><th>ISC Socket</th><th>PPV Socket</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary side</td><td>0603</td><td>47uF</td><td>1</td><td>1</td><td>1</td><td>Place Cap_1 &lt; 8 mm from package edge.</td><td>VCCPRIM_CORE_0P85_1</td></tr><tr><td>Primary side</td><td>0603</td><td>Placeholder</td><td>1</td><td>2</td><td>2</td><td>Place Cap_2&amp;3 &lt; 13 mm from package edge.</td><td>VCCPRIM_CORE_0P85_1</td></tr></table></section><section id="F960523C-911F-4113-B2A0-418B85FD481B"><h2>VCCSPI</h2></section><section id="Power Integrity~PCH Power Rails~Documents~F960523C-911F-4113-B2A0-418B85FD481B~Settings"><h2>Settings</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>VCCSPI plane can be merged directly to either VCCPRIM_1P8_PCH or VCCPRIM_3P3 depending on the operating voltage. Require immediate GND reference for VCCSPI power plane.</td><td /></tr><tr><td>2</td><td>Merge the VCCSPI plane to VCCPRIM_1P8_PCH if the operating voltage is 1.8 V.</td><td>VCCSPI_1</td></tr><tr><td>3</td><td>Merge the VCCSPI plane to VCCPRIM_3P3 if the operating voltage is 3.3 V.</td><td>VCCSPI_1</td></tr></table><div><div>VCCSPI_1</div><image src="assets/images/924F5547-499B-4E1F-81E3-96BCB339F9D3.png" class="contentImage" /></div><table><tr><th>Component Placement</th></tr><tr><td>N/A</td></tr></table></section><section id="Power Integrity~PCH Power Rails~Documents~F960523C-911F-4113-B2A0-418B85FD481B~Settings (Internal)"><h2>Settings (Internal)</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>VCCSPI plane can be merged directly to either VCCPRIM_1P8_PCH or VCCPRIM_3P3 depending on the operating voltage. Require immediate GND reference for VCCSPI power plane.</td><td /></tr><tr><td>2</td><td>Merge the VCCSPI plane to VCCPRIM_1P8_PCH if the operating voltage is 1.8 V.</td><td>VCCSPI_1</td></tr><tr><td>3</td><td>Merge the VCCSPI plane to VCCPRIM_3P3 if the operating voltage is 3.3 V.</td><td>VCCSPI_1</td></tr></table><div><div>VCCSPI_1</div><image src="assets/images/27EA80C6-D759-4360-8159-B372D08E34B5.png" class="contentImage" /></div><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th></tr><tr><td>Primary / Secondary side</td><td>0201 / 0402</td><td>Placeholder</td></tr></table></section><section id="2F22ECC8-149E-47EA-A33E-EF9A04F88702"><h2>VCCRTC_PCH</h2></section><section id="Power Integrity~PCH Power Rails~Documents~2F22ECC8-149E-47EA-A33E-EF9A04F88702~Settings"><h2>Settings</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Require minimum power plane width of 1 mm for VCCRTC_PCH.</td><td>VCCRTC_PCH_1</td></tr><tr><td>2</td><td>Require immediate GND reference.
</td><td /></tr></table><div><div>VCCRTC_PCH_1</div><image src="assets/images/CE54F049-BE8A-46B4-9C65-6078F2B72712.png" class="contentImage" /></div><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary / Secondary side</td><td>0201 / 0402</td><td>0.1 uF</td><td>Place the capacitor &lt;5 mm away from the package edge. The capacitor can be placed either at primary or secondary side. However, when placed at secondary side, VCC and VSS vias need to be adjacent to each other.</td><td>VCCRTC_PCH_1</td></tr><tr><td>Primary / Secondary side</td><td>0201 / 0402</td><td>1 uF</td><td>Place the capacitor &lt;5 mm away from the package edge. The capacitor can be placed either at primary or secondary side. However, when placed at secondary side, VCC and VSS vias need to be adjacent to each other.</td><td>VCCRTC_PCH_1</td></tr></table></section><section id="Power Integrity~PCH Power Rails~Documents~2F22ECC8-149E-47EA-A33E-EF9A04F88702~Settings (Internal)"><h2>Settings (Internal)</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Require minimum power plane width of 1 mm for VCCRTC. </td><td>VCCRTC_1</td></tr><tr><td>2</td><td>Require immediate GND reference.</td><td /></tr></table><div><div>VCCRTC_PCH_1</div><image src="assets/images/05D7C1A2-ADAC-4639-99DC-B935784954C6.png" class="contentImage" /></div><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Soldered Down</th><th>ISC Socket</th><th>PPV Socket</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary / Secondary side</td><td>0201 / 0402</td><td>0.1 uF</td><td>1</td><td>1</td><td>1</td><td>Place the Cap_1 &lt;12 mm away from the package edge. The Cap_1 can be placed either at primary or secondary side. However, when placed at secondary side, VCC and VSS vias need to be adjacent to each other.</td><td>VCCRTC_1</td></tr><tr><td>Primary / Secondary side</td><td>0201 / 0402</td><td>1 uF</td><td>1</td><td>2</td><td>2</td><td>Place the Cap_2 &lt;12 mm away from the package edge. The Cap_2 can be placed either at primary or secondary side. However, when placed at secondary side, VCC and VSS vias need to be adjacent to each other.</td><td>VCCRTC_1</td></tr></table></section><section id="4F0334E0-AAB1-47B9-AB88-712E3CE98BCF"><h2>DCPRTC</h2></section><section id="Power Integrity~PCH Power Rails~Documents~4F0334E0-AAB1-47B9-AB88-712E3CE98BCF~Settings"><h2>Settings</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Require minimum power plane width of 1 mm from BGA to capacitor. </td><td>DCPRTC_1</td></tr><tr><td>2</td><td>Require immediate GND reference.</td><td /></tr></table><div><div>DCPRTC_1</div><image src="assets/images/88D43356-3DCD-464F-9FAC-373A9C42208E.png" class="contentImage" /></div><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Quantity</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary/ Secondary side</td><td>0201 / 0402</td><td>0.1 uF</td><td>1</td><td>Place capacitor  &lt;7 mm away from the package edge on the primary side. The capacitor can be placed either at the primary or secondary side. However, when placed at secondary side, VCC and VSS vias need to be adjacent to each other.</td><td>DCPRTC_1</td></tr></table></section><section id="Power Integrity~PCH Power Rails~Documents~4F0334E0-AAB1-47B9-AB88-712E3CE98BCF~Settings (Internal)"><h2>Settings (Internal)</h2><table><tr><th>Index</th><th>Design Note</th><th>Reference Design</th></tr><tr><td>1</td><td>Require minimum power plane width of 1 mm from BGA to capacitor. </td><td>DCRTC_1</td></tr><tr><td>2</td><td>Require immediate GND reference.</td><td /></tr></table><div><div>DCRTC_1</div><image src="assets/images/4FCD926E-E47C-48DF-9C20-D6F155354C59.png" class="contentImage" /></div><table><tr><th>Component Placement</th><th>Form Factor</th><th>Value</th><th>Soldered Down</th><th>ISC Socket</th><th>PPV Socket</th><th>Note</th><th>Reference Design</th></tr><tr><td>Primary / Secondary side</td><td>0201 / 0402</td><td>0.1 uF</td><td>1</td><td>2</td><td>2</td><td>Place Capacitor_1  &lt;4.5 mm away from the package edge on the primary side. The capacitor can be placed either at primary or secondary side. However, when placed at secondary side, VCC and VSS vias need to be adjacent to each other.</td><td>DCRTC_1</td></tr></table></section><section id="RCOMP~RCOMP"><h2>RCOMP</h2><div><div>RCOMP Connection Diagram</div><image src="assets/images/62CEBA3F-563E-41C5-A823-50EECA5EFB87.png" class="contentImage" /></div><div><div>Example_RCOMP_with_GND_shield</div><image src="assets/images/A8F06F6C-04BB-4250-9E89-2AAB1083D2AE.png" class="contentImage" /></div><table><caption>RCOMP General Guidelines</caption><tr><th>Detail</th></tr><tr><td>Trace width 75um with min trace spacing 100um.</td></tr><tr><td>Max total length on board = 9 mm. Max number of vias 1.</td></tr><tr><td>GND shield to any high speed IO with VSS trace/ strip. This is not required if the adjacent signal is another RCOMP signal. PTH vias are required to be punched from this GND shield to the referenced GND plane.</td></tr><tr><td>GND reference required. Noisy or switching references should be avoided.</td></tr><tr><td>Board external resistor size=0201(recommended). </td></tr><tr><td>Strongly recommended to follow breakout board placement.</td></tr></table><table><caption>RCOMP Configuration</caption><tr><th>Interface</th><th>Signal Name</th><th>Board RTerm (Ohm)</th><th>Max Board DC resistance (Ohm)</th><th>Tolerance (+/-)%</th><th>Connection on other Side</th><th>Max Board Parasitic Capacitance (pF)</th><th>Resistor Stuffing</th><th>Routing Guide</th></tr><tr><td>CNVi</td><td>STEP_REXT (PCH)</td><td>200</td><td>0.1</td><td>1</td><td>GND</td><td>1.5</td><td>Mandatory</td><td>refer to the RCOMP General Guidelines.</td></tr><tr><td>Display</td><td>DMI_RCOMP (PCH)</td><td>200</td><td>0.1</td><td>1</td><td>GND</td><td>1.5</td><td>Mandatory</td><td>refer to the RCOMP General Guidelines.</td></tr><tr><td>PCIe</td><td>PCIE_RCOMP2 (PCH)</td><td>200</td><td>0.1</td><td>1</td><td>GND</td><td>1.5</td><td>Mandatory</td><td>refer to the RCOMP General Guidelines.</td></tr><tr><td>PCIe</td><td>PCIE_RCOMP5 (PCH)</td><td>200</td><td>0.1</td><td>1</td><td>GND</td><td>1.5</td><td>Mandatory</td><td>refer to the RCOMP General Guidelines.</td></tr><tr><td>USB2.0</td><td>USB2_RCOMP1 (PCH)</td><td>200</td><td>0.1</td><td>1</td><td>GND</td><td>1.5</td><td>Mandatory</td><td>refer to the RCOMP General Guidelines.</td></tr><tr><td>USB2.0</td><td>USB2_RCOMP2 (PCH)</td><td>200</td><td>0.1</td><td>1</td><td>GND</td><td>1.5</td><td>Mandatory</td><td>refer to the RCOMP General Guidelines.</td></tr><tr><td>USB3.2</td><td>USB3_RCOMP (PCH)</td><td>200</td><td>0.1</td><td>1</td><td>GND</td><td>1.5</td><td>Mandatory</td><td>refer to the RCOMP General Guidelines.</td></tr><tr><td>Soundwire</td><td>SNDW_RCOMP (PCH)</td><td>200</td><td>0.1</td><td>1</td><td>GND</td><td>1.5</td><td>Mandatory</td><td>refer to the RCOMP General Guidelines.</td></tr><tr><td>CNVi</td><td>CNV_RCOMP (CPU)</td><td>200</td><td>0.1</td><td>1</td><td>GND</td><td>1.5</td><td>Mandatory</td><td>refer to the RCOMP General Guidelines.</td></tr><tr><td>CSI</td><td>CSI_RCOMP (CPU)</td><td>200</td><td>0.1</td><td>1</td><td>GND</td><td>1.5</td><td>Mandatory</td><td>refer to the RCOMP General Guidelines.</td></tr><tr><td>Display</td><td>DDI_RCOMP (CPU)</td><td>150</td><td>0.1</td><td>1</td><td>GND</td><td>1.5</td><td>Floating</td><td>a) Unused RCOMP can be left as not connected.
refer to the RCOMP General Guidelines.</td></tr><tr><td>PCIe</td><td>PCIE_A_RCOMP (CPU)</td><td>200</td><td>0.1</td><td>1</td><td>GND</td><td>1.5</td><td>Mandatory</td><td>refer to the RCOMP General Guidelines.</td></tr><tr><td>PCIe</td><td>PCIE_B_RCOMP (CPU)</td><td>200</td><td>0.1</td><td>1</td><td>GND</td><td>1.5</td><td>Mandatory</td><td>refer to the RCOMP General Guidelines.</td></tr><tr><td>Clock</td><td>CLK_S_RCOMP (CPU)</td><td>180</td><td>0.1</td><td>1</td><td>GND</td><td>1.5</td><td>Mandatory</td><td>a) If 178 Ohm +/- 1% tolerance is also acceptable.
b) Unused RCOMP can be left as not connected.
refer to the RCOMP General Guidelines.</td></tr><tr><td>EUSB2</td><td>EUSB2_RCOMP (CPU)</td><td>200</td><td>0.1</td><td>1</td><td>GND</td><td>1.5</td><td>Mandatory</td><td>refer to the RCOMP General Guidelines.</td></tr><tr><td>EUSB2V2</td><td>EUSB2V2_RCOMP (CPU)</td><td>3010</td><td>0.1</td><td>1</td><td>GND</td><td>1.5</td><td>Mandatory</td><td>refer to the RCOMP General Guidelines.</td></tr><tr><td>USB3.2</td><td>USB32_RCOMP (CPU)</td><td>200</td><td>0.1</td><td>1</td><td>GND</td><td>1.5</td><td>Mandatory</td><td>refer to the RCOMP General Guidelines.</td></tr><tr><td>Soundwire</td><td>SNDW_RCOMP (CPU)</td><td>200</td><td>0.1</td><td>1</td><td>GND</td><td>1.5</td><td>Mandatory</td><td>refer to the RCOMP General Guidelines.</td></tr><tr><td>DDR Interface</td><td>DDR_RCOMP (CPU)</td><td>100</td><td>0.1</td><td>1</td><td>GND</td><td>1.5</td><td>Mandatory</td><td>refer to the RCOMP General Guidelines.</td></tr><tr><td>DDR Interface</td><td>DDR2_RCOMP (CPU)</td><td>100</td><td>0.1</td><td>1</td><td>GND</td><td>1.5</td><td>Mandatory</td><td>refer to the RCOMP General Guidelines.</td></tr></table></section><section id="RCOMP~RCOMP (Internal)"><h2>RCOMP (Internal)</h2><div><div>RCOMP Connection Diagram</div><image src="assets/images/787B1942-130E-4854-8F5C-C857B0D020EF.png" class="contentImage" /></div><div><div>Example_RCOMP_with_GND_shield</div><image src="assets/images/198DEEF1-FDFF-4AE4-95A2-1797E5050910.png" class="contentImage" /></div><div><div>RCOMP_with_floating</div><image src="assets/images/7072B2E1-8973-48AB-9800-415E0257915B.png" class="contentImage" /></div><table><caption>RCOMP General Guidelines</caption><tr><th>Detail</th></tr><tr><td>Trace width 75um with min trace spacing 100um.</td></tr><tr><td>Max total length on board = 9 mm. Max number of vias 1.</td></tr><tr><td>GND shield to any high speed IO with VSS trace/ strip. This is not required if the adjacent signal is another RCOMP signal. PTH vias are required to be punched from this GND shield to the referenced GND plane.</td></tr><tr><td>GND reference required. Noisy or switching references should be avoided.</td></tr><tr><td>Board external resistor size=0201(recommended). </td></tr><tr><td>Strongly recommended to follow breakout board placement.</td></tr></table><table><caption>RCOMP Configuration</caption><tr><th>Interface</th><th>Signal Name</th><th>Board RTerm (Ohm)</th><th>Max Board DC resistance (Ohm)</th><th>Tolerance (+/-)%</th><th>Connection on other Side</th><th>Max Board Parasitic Capacitance (pF)</th><th>Resistor Stuffing</th><th>Routing Guide</th></tr><tr><td>CNVi</td><td>STEP_REXT (PCH)</td><td>200</td><td>0.1</td><td>1</td><td>GND</td><td>1.5</td><td>Mandatory</td><td>a) TIU/SV/DV testing need to apply external resistor 200 Ohm +/- "0.1"% tolerance.
refer to the RCOMP General Guidelines.</td></tr><tr><td>CNVi</td><td>CNV_RCOMP (CPU)</td><td>200</td><td>0.1</td><td>1</td><td>GND</td><td>1.5</td><td>Mandatory</td><td>a) TIU/SV/DV testing need to apply external resistor 200 Ohm +/- "0.1"% tolerance.
refer to the RCOMP General Guidelines.</td></tr><tr><td>Display</td><td>DDI_RCOMP (CPU)</td><td>150</td><td>0.1</td><td>1</td><td>GND</td><td>1.5</td><td>Mandatory</td><td>refer to the RCOMP General Guidelines.</td></tr><tr><td>Type C</td><td>PCD_TC_2_GRCOMP (CPU)</td><td>0</td><td>0.1</td><td>0</td><td>N/A</td><td>1.5</td><td>Floating</td><td>a) Leave it floating and no connect after PTH via
refer to the RCOMP_with_floating picture and apply the RCOMP General Guidelines.</td></tr><tr><td>Type C</td><td>PCD_TC_2_GRCOMPV (CPU)</td><td>0</td><td>0.1</td><td>0</td><td>N/A</td><td>1.5</td><td>Floating</td><td>a) Leave it floating and no connect after PTH via
refer to the RCOMP_with_floating picture and apply the RCOMP General Guidelines.</td></tr></table></section></body></html>