{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1677889294406 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1677889294415 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 03 18:21:34 2023 " "Processing started: Fri Mar 03 18:21:34 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1677889294415 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677889294415 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UART_TX_3 -c UART_TX_3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off UART_TX_3 -c UART_TX_3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677889294415 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1677889295170 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1677889295171 ""}
{ "Warning" "WSGN_SEARCH_FILE" "uart_tx_3.vhd 2 1 " "Using design file uart_tx_3.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_TX_3-behavior " "Found design unit 1: UART_TX_3-behavior" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677889310928 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_TX_3 " "Found entity 1: UART_TX_3" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677889310928 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1677889310928 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "UART_TX_3 " "Elaborating entity \"UART_TX_3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1677889310935 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "present_state uart_tx_3.vhd(52) " "VHDL Process Statement warning at uart_tx_3.vhd(52): signal \"present_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677889310938 "|UART_TX_3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tx_start uart_tx_3.vhd(54) " "VHDL Process Statement warning at uart_tx_3.vhd(54): signal \"tx_start\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677889310938 "|UART_TX_3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_sw uart_tx_3.vhd(63) " "VHDL Process Statement warning at uart_tx_3.vhd(63): signal \"in_sw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677889310938 "|UART_TX_3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count uart_tx_3.vhd(68) " "VHDL Process Statement warning at uart_tx_3.vhd(68): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677889310938 "|UART_TX_3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count uart_tx_3.vhd(70) " "VHDL Process Statement warning at uart_tx_3.vhd(70): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677889310938 "|UART_TX_3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count uart_tx_3.vhd(71) " "VHDL Process Statement warning at uart_tx_3.vhd(71): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677889310938 "|UART_TX_3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_state uart_tx_3.vhd(51) " "VHDL Process Statement warning at uart_tx_3.vhd(51): inferring latch(es) for signal or variable \"next_state\", which holds its previous value in one or more paths through the process" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1677889310938 "|UART_TX_3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data uart_tx_3.vhd(51) " "VHDL Process Statement warning at uart_tx_3.vhd(51): inferring latch(es) for signal or variable \"data\", which holds its previous value in one or more paths through the process" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1677889310938 "|UART_TX_3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "count uart_tx_3.vhd(51) " "VHDL Process Statement warning at uart_tx_3.vhd(51): inferring latch(es) for signal or variable \"count\", which holds its previous value in one or more paths through the process" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1677889310938 "|UART_TX_3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data uart_tx_3.vhd(97) " "VHDL Process Statement warning at uart_tx_3.vhd(97): signal \"data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677889310938 "|UART_TX_3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "tx_done_tick uart_tx_3.vhd(85) " "VHDL Process Statement warning at uart_tx_3.vhd(85): inferring latch(es) for signal or variable \"tx_done_tick\", which holds its previous value in one or more paths through the process" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 85 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1677889310938 "|UART_TX_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_done_tick uart_tx_3.vhd(85) " "Inferred latch for \"tx_done_tick\" at uart_tx_3.vhd(85)" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677889310938 "|UART_TX_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[0\] uart_tx_3.vhd(51) " "Inferred latch for \"count\[0\]\" at uart_tx_3.vhd(51)" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677889310938 "|UART_TX_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[1\] uart_tx_3.vhd(51) " "Inferred latch for \"count\[1\]\" at uart_tx_3.vhd(51)" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677889310939 "|UART_TX_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[2\] uart_tx_3.vhd(51) " "Inferred latch for \"count\[2\]\" at uart_tx_3.vhd(51)" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677889310939 "|UART_TX_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[3\] uart_tx_3.vhd(51) " "Inferred latch for \"count\[3\]\" at uart_tx_3.vhd(51)" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677889310939 "|UART_TX_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[4\] uart_tx_3.vhd(51) " "Inferred latch for \"count\[4\]\" at uart_tx_3.vhd(51)" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677889310939 "|UART_TX_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[5\] uart_tx_3.vhd(51) " "Inferred latch for \"count\[5\]\" at uart_tx_3.vhd(51)" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677889310939 "|UART_TX_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[6\] uart_tx_3.vhd(51) " "Inferred latch for \"count\[6\]\" at uart_tx_3.vhd(51)" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677889310939 "|UART_TX_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[7\] uart_tx_3.vhd(51) " "Inferred latch for \"count\[7\]\" at uart_tx_3.vhd(51)" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677889310939 "|UART_TX_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[8\] uart_tx_3.vhd(51) " "Inferred latch for \"count\[8\]\" at uart_tx_3.vhd(51)" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677889310939 "|UART_TX_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[9\] uart_tx_3.vhd(51) " "Inferred latch for \"count\[9\]\" at uart_tx_3.vhd(51)" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677889310939 "|UART_TX_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[10\] uart_tx_3.vhd(51) " "Inferred latch for \"count\[10\]\" at uart_tx_3.vhd(51)" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677889310939 "|UART_TX_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[11\] uart_tx_3.vhd(51) " "Inferred latch for \"count\[11\]\" at uart_tx_3.vhd(51)" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677889310939 "|UART_TX_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[12\] uart_tx_3.vhd(51) " "Inferred latch for \"count\[12\]\" at uart_tx_3.vhd(51)" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677889310939 "|UART_TX_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[13\] uart_tx_3.vhd(51) " "Inferred latch for \"count\[13\]\" at uart_tx_3.vhd(51)" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677889310939 "|UART_TX_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[14\] uart_tx_3.vhd(51) " "Inferred latch for \"count\[14\]\" at uart_tx_3.vhd(51)" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677889310939 "|UART_TX_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[15\] uart_tx_3.vhd(51) " "Inferred latch for \"count\[15\]\" at uart_tx_3.vhd(51)" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677889310939 "|UART_TX_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[16\] uart_tx_3.vhd(51) " "Inferred latch for \"count\[16\]\" at uart_tx_3.vhd(51)" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677889310939 "|UART_TX_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[17\] uart_tx_3.vhd(51) " "Inferred latch for \"count\[17\]\" at uart_tx_3.vhd(51)" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677889310939 "|UART_TX_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[18\] uart_tx_3.vhd(51) " "Inferred latch for \"count\[18\]\" at uart_tx_3.vhd(51)" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677889310939 "|UART_TX_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[19\] uart_tx_3.vhd(51) " "Inferred latch for \"count\[19\]\" at uart_tx_3.vhd(51)" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677889310939 "|UART_TX_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[20\] uart_tx_3.vhd(51) " "Inferred latch for \"count\[20\]\" at uart_tx_3.vhd(51)" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677889310939 "|UART_TX_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[21\] uart_tx_3.vhd(51) " "Inferred latch for \"count\[21\]\" at uart_tx_3.vhd(51)" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677889310939 "|UART_TX_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[22\] uart_tx_3.vhd(51) " "Inferred latch for \"count\[22\]\" at uart_tx_3.vhd(51)" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677889310939 "|UART_TX_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[23\] uart_tx_3.vhd(51) " "Inferred latch for \"count\[23\]\" at uart_tx_3.vhd(51)" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677889310939 "|UART_TX_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[24\] uart_tx_3.vhd(51) " "Inferred latch for \"count\[24\]\" at uart_tx_3.vhd(51)" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677889310939 "|UART_TX_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[25\] uart_tx_3.vhd(51) " "Inferred latch for \"count\[25\]\" at uart_tx_3.vhd(51)" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677889310939 "|UART_TX_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[26\] uart_tx_3.vhd(51) " "Inferred latch for \"count\[26\]\" at uart_tx_3.vhd(51)" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677889310940 "|UART_TX_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[27\] uart_tx_3.vhd(51) " "Inferred latch for \"count\[27\]\" at uart_tx_3.vhd(51)" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677889310940 "|UART_TX_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[28\] uart_tx_3.vhd(51) " "Inferred latch for \"count\[28\]\" at uart_tx_3.vhd(51)" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677889310940 "|UART_TX_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[29\] uart_tx_3.vhd(51) " "Inferred latch for \"count\[29\]\" at uart_tx_3.vhd(51)" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677889310940 "|UART_TX_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[30\] uart_tx_3.vhd(51) " "Inferred latch for \"count\[30\]\" at uart_tx_3.vhd(51)" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677889310940 "|UART_TX_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[31\] uart_tx_3.vhd(51) " "Inferred latch for \"count\[31\]\" at uart_tx_3.vhd(51)" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677889310940 "|UART_TX_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[0\] uart_tx_3.vhd(51) " "Inferred latch for \"data\[0\]\" at uart_tx_3.vhd(51)" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677889310940 "|UART_TX_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[1\] uart_tx_3.vhd(51) " "Inferred latch for \"data\[1\]\" at uart_tx_3.vhd(51)" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677889310940 "|UART_TX_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\] uart_tx_3.vhd(51) " "Inferred latch for \"data\[2\]\" at uart_tx_3.vhd(51)" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677889310940 "|UART_TX_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[3\] uart_tx_3.vhd(51) " "Inferred latch for \"data\[3\]\" at uart_tx_3.vhd(51)" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677889310940 "|UART_TX_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[4\] uart_tx_3.vhd(51) " "Inferred latch for \"data\[4\]\" at uart_tx_3.vhd(51)" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677889310940 "|UART_TX_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[5\] uart_tx_3.vhd(51) " "Inferred latch for \"data\[5\]\" at uart_tx_3.vhd(51)" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677889310940 "|UART_TX_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[6\] uart_tx_3.vhd(51) " "Inferred latch for \"data\[6\]\" at uart_tx_3.vhd(51)" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677889310940 "|UART_TX_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[7\] uart_tx_3.vhd(51) " "Inferred latch for \"data\[7\]\" at uart_tx_3.vhd(51)" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677889310940 "|UART_TX_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s_stop uart_tx_3.vhd(51) " "Inferred latch for \"next_state.s_stop\" at uart_tx_3.vhd(51)" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677889310940 "|UART_TX_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s_data uart_tx_3.vhd(51) " "Inferred latch for \"next_state.s_data\" at uart_tx_3.vhd(51)" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677889310940 "|UART_TX_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s_start uart_tx_3.vhd(51) " "Inferred latch for \"next_state.s_start\" at uart_tx_3.vhd(51)" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677889310940 "|UART_TX_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.s_idle uart_tx_3.vhd(51) " "Inferred latch for \"next_state.s_idle\" at uart_tx_3.vhd(51)" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677889310940 "|UART_TX_3"}
{ "Warning" "WSGN_SEARCH_FILE" "baudrate_gen.vhd 2 1 " "Using design file baudrate_gen.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 baudrate_gen-Behavior " "Found design unit 1: baudrate_gen-Behavior" {  } { { "baudrate_gen.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/baudrate_gen.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677889310960 ""} { "Info" "ISGN_ENTITY_NAME" "1 baudrate_gen " "Found entity 1: baudrate_gen" {  } { { "baudrate_gen.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/baudrate_gen.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677889310960 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1677889310960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baudrate_gen baudrate_gen:UART_BAUD " "Elaborating entity \"baudrate_gen\" for hierarchy \"baudrate_gen:UART_BAUD\"" {  } { { "uart_tx_3.vhd" "UART_BAUD" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677889310961 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[1\] " "Latch count\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.s_stop " "Ports D and ENA on the latch are fed by the same signal present_state.s_stop" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677889311532 ""}  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677889311532 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[0\] " "Latch count\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.s_stop " "Ports D and ENA on the latch are fed by the same signal present_state.s_stop" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677889311533 ""}  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677889311533 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[2\] " "Latch count\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.s_stop " "Ports D and ENA on the latch are fed by the same signal present_state.s_stop" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677889311533 ""}  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677889311533 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_state.s_data_594 " "Latch next_state.s_data_594 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.s_data " "Ports D and ENA on the latch are fed by the same signal present_state.s_data" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677889311533 ""}  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677889311533 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[31\] " "Latch count\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.s_stop " "Ports D and ENA on the latch are fed by the same signal present_state.s_stop" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677889311533 ""}  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677889311533 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[3\] " "Latch count\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.s_stop " "Ports D and ENA on the latch are fed by the same signal present_state.s_stop" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677889311533 ""}  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677889311533 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[4\] " "Latch count\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.s_stop " "Ports D and ENA on the latch are fed by the same signal present_state.s_stop" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677889311534 ""}  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677889311534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[5\] " "Latch count\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.s_stop " "Ports D and ENA on the latch are fed by the same signal present_state.s_stop" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677889311534 ""}  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677889311534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[6\] " "Latch count\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.s_stop " "Ports D and ENA on the latch are fed by the same signal present_state.s_stop" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677889311534 ""}  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677889311534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[7\] " "Latch count\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.s_stop " "Ports D and ENA on the latch are fed by the same signal present_state.s_stop" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677889311534 ""}  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677889311534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[8\] " "Latch count\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.s_stop " "Ports D and ENA on the latch are fed by the same signal present_state.s_stop" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677889311534 ""}  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677889311534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[9\] " "Latch count\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.s_stop " "Ports D and ENA on the latch are fed by the same signal present_state.s_stop" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677889311534 ""}  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677889311534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[10\] " "Latch count\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.s_stop " "Ports D and ENA on the latch are fed by the same signal present_state.s_stop" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677889311534 ""}  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677889311534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[11\] " "Latch count\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.s_stop " "Ports D and ENA on the latch are fed by the same signal present_state.s_stop" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677889311534 ""}  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677889311534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[12\] " "Latch count\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.s_stop " "Ports D and ENA on the latch are fed by the same signal present_state.s_stop" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677889311535 ""}  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677889311535 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[13\] " "Latch count\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.s_stop " "Ports D and ENA on the latch are fed by the same signal present_state.s_stop" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677889311535 ""}  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677889311535 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[14\] " "Latch count\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.s_stop " "Ports D and ENA on the latch are fed by the same signal present_state.s_stop" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677889311535 ""}  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677889311535 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[15\] " "Latch count\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.s_stop " "Ports D and ENA on the latch are fed by the same signal present_state.s_stop" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677889311535 ""}  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677889311535 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[16\] " "Latch count\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.s_stop " "Ports D and ENA on the latch are fed by the same signal present_state.s_stop" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677889311535 ""}  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677889311535 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[17\] " "Latch count\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.s_stop " "Ports D and ENA on the latch are fed by the same signal present_state.s_stop" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677889311536 ""}  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677889311536 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[18\] " "Latch count\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.s_stop " "Ports D and ENA on the latch are fed by the same signal present_state.s_stop" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677889311536 ""}  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677889311536 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[19\] " "Latch count\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.s_stop " "Ports D and ENA on the latch are fed by the same signal present_state.s_stop" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677889311536 ""}  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677889311536 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[20\] " "Latch count\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.s_stop " "Ports D and ENA on the latch are fed by the same signal present_state.s_stop" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677889311536 ""}  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677889311536 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[21\] " "Latch count\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.s_stop " "Ports D and ENA on the latch are fed by the same signal present_state.s_stop" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677889311536 ""}  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677889311536 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[22\] " "Latch count\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.s_stop " "Ports D and ENA on the latch are fed by the same signal present_state.s_stop" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677889311536 ""}  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677889311536 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[23\] " "Latch count\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.s_stop " "Ports D and ENA on the latch are fed by the same signal present_state.s_stop" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677889311536 ""}  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677889311536 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[24\] " "Latch count\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.s_stop " "Ports D and ENA on the latch are fed by the same signal present_state.s_stop" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677889311537 ""}  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677889311537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[25\] " "Latch count\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.s_stop " "Ports D and ENA on the latch are fed by the same signal present_state.s_stop" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677889311537 ""}  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677889311537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[26\] " "Latch count\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.s_stop " "Ports D and ENA on the latch are fed by the same signal present_state.s_stop" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677889311537 ""}  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677889311537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[27\] " "Latch count\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.s_stop " "Ports D and ENA on the latch are fed by the same signal present_state.s_stop" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677889311537 ""}  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677889311537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[28\] " "Latch count\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.s_stop " "Ports D and ENA on the latch are fed by the same signal present_state.s_stop" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677889311537 ""}  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677889311537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[29\] " "Latch count\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.s_stop " "Ports D and ENA on the latch are fed by the same signal present_state.s_stop" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677889311537 ""}  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677889311537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "count\[30\] " "Latch count\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.s_stop " "Ports D and ENA on the latch are fed by the same signal present_state.s_stop" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677889311537 ""}  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677889311537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_state.s_idle_616 " "Latch next_state.s_idle_616 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA baudrate_gen:UART_BAUD\|clk16_reg\[8\] " "Ports D and ENA on the latch are fed by the same signal baudrate_gen:UART_BAUD\|clk16_reg\[8\]" {  } { { "baudrate_gen.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/baudrate_gen.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677889311537 ""}  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677889311537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_state.s_stop_583 " "Latch next_state.s_stop_583 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA present_state.s_data " "Ports D and ENA on the latch are fed by the same signal present_state.s_data" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 29 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677889311537 ""}  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677889311537 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_state.s_start_605 " "Latch next_state.s_start_605 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA baudrate_gen:UART_BAUD\|clk16_reg\[8\] " "Ports D and ENA on the latch are fed by the same signal baudrate_gen:UART_BAUD\|clk16_reg\[8\]" {  } { { "baudrate_gen.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/baudrate_gen.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1677889311538 ""}  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1677889311538 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1677889311670 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1677889312294 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677889312294 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "174 " "Implemented 174 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1677889312352 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1677889312352 ""} { "Info" "ICUT_CUT_TM_LCELLS" "159 " "Implemented 159 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1677889312352 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1677889312352 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 86 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 86 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4803 " "Peak virtual memory: 4803 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1677889312380 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 03 18:21:52 2023 " "Processing ended: Fri Mar 03 18:21:52 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1677889312380 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1677889312380 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1677889312380 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1677889312380 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1677889313869 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1677889313878 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 03 18:21:53 2023 " "Processing started: Fri Mar 03 18:21:53 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1677889313878 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1677889313878 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off UART_TX_3 -c UART_TX_3 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off UART_TX_3 -c UART_TX_3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1677889313878 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1677889314090 ""}
{ "Info" "0" "" "Project  = UART_TX_3" {  } {  } 0 0 "Project  = UART_TX_3" 0 0 "Fitter" 0 0 1677889314091 ""}
{ "Info" "0" "" "Revision = UART_TX_3" {  } {  } 0 0 "Revision = UART_TX_3" 0 0 "Fitter" 0 0 1677889314091 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1677889314218 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1677889314219 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "UART_TX_3 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"UART_TX_3\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1677889314230 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1677889314287 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1677889314287 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1677889314583 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1677889314599 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1677889315007 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1677889315007 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1677889315007 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1677889315007 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1677889315007 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1677889315007 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1677889315007 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1677889315007 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1677889315007 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1677889315007 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1677889315007 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1677889315007 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/" { { 0 { 0 ""} 0 281 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1677889315010 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/" { { 0 { 0 ""} 0 283 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1677889315010 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/" { { 0 { 0 ""} 0 285 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1677889315010 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/" { { 0 { 0 ""} 0 287 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1677889315010 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/" { { 0 { 0 ""} 0 289 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1677889315010 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/" { { 0 { 0 ""} 0 291 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1677889315010 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/" { { 0 { 0 ""} 0 293 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1677889315010 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/" { { 0 { 0 ""} 0 295 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1677889315010 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1677889315010 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1677889315013 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1677889315013 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1677889315013 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1677889315013 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1677889315014 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "15 15 " "No exact pin location assignment(s) for 15 pins of 15 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1677889315333 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "45 " "The Timing Analyzer is analyzing 45 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1677889315839 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "UART_TX_3.sdc " "Synopsys Design Constraints File file not found: 'UART_TX_3.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1677889315840 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1677889315840 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1677889315843 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1677889315844 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1677889315845 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN M8 (CLK1n, DIFFIO_RX_L36n, DIFFOUT_L36n, High_Speed)) " "Automatically promoted node clk~input (placed in PIN M8 (CLK1n, DIFFIO_RX_L36n, DIFFOUT_L36n, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1677889315882 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "present_state.s_start " "Destination node present_state.s_start" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1677889315882 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "present_state.s_stop " "Destination node present_state.s_stop" {  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/" { { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1677889315882 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "baudrate_gen:UART_BAUD\|clk16_reg\[6\] " "Destination node baudrate_gen:UART_BAUD\|clk16_reg\[6\]" {  } { { "baudrate_gen.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/baudrate_gen.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1677889315882 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "baudrate_gen:UART_BAUD\|clk16_reg\[3\] " "Destination node baudrate_gen:UART_BAUD\|clk16_reg\[3\]" {  } { { "baudrate_gen.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/baudrate_gen.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1677889315882 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "baudrate_gen:UART_BAUD\|clk16_reg\[2\] " "Destination node baudrate_gen:UART_BAUD\|clk16_reg\[2\]" {  } { { "baudrate_gen.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/baudrate_gen.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1677889315882 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "baudrate_gen:UART_BAUD\|clk16_reg\[1\] " "Destination node baudrate_gen:UART_BAUD\|clk16_reg\[1\]" {  } { { "baudrate_gen.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/baudrate_gen.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1677889315882 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "baudrate_gen:UART_BAUD\|clk16_reg\[8\] " "Destination node baudrate_gen:UART_BAUD\|clk16_reg\[8\]" {  } { { "baudrate_gen.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/baudrate_gen.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1677889315882 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "baudrate_gen:UART_BAUD\|clk16_reg\[7\] " "Destination node baudrate_gen:UART_BAUD\|clk16_reg\[7\]" {  } { { "baudrate_gen.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/baudrate_gen.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1677889315882 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "baudrate_gen:UART_BAUD\|clk16_reg\[5\] " "Destination node baudrate_gen:UART_BAUD\|clk16_reg\[5\]" {  } { { "baudrate_gen.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/baudrate_gen.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1677889315882 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "baudrate_gen:UART_BAUD\|clk16_reg\[4\] " "Destination node baudrate_gen:UART_BAUD\|clk16_reg\[4\]" {  } { { "baudrate_gen.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/baudrate_gen.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1677889315882 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1677889315882 ""}  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/" { { 0 { 0 ""} 0 265 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1677889315882 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "data\[0\]~0  " "Automatically promoted node data\[0\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1677889315883 ""}  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 51 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/" { { 0 { 0 ""} 0 137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1677889315883 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Selector41~0  " "Automatically promoted node Selector41~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1677889315883 ""}  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 52 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/" { { 0 { 0 ""} 0 143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1677889315883 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst~input (placed in PIN M9 (CLK1p, DIFFIO_RX_L36p, DIFFOUT_L36p, High_Speed)) " "Automatically promoted node rst~input (placed in PIN M9 (CLK1p, DIFFIO_RX_L36p, DIFFOUT_L36p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1677889315883 ""}  } { { "uart_tx_3.vhd" "" { Text "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/uart_tx_3.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/" { { 0 { 0 ""} 0 266 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1677889315883 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1677889316375 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1677889316375 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1677889316375 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1677889316376 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1677889316377 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1677889316377 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1677889316377 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1677889316377 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1677889316378 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1677889316378 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1677889316378 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "13 unused 2.5V 9 4 0 " "Number of I/O pins in group: 13 (unused VREF, 2.5V VCCIO, 9 input, 4 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1677889316381 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1677889316381 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1677889316381 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1677889316382 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 20 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1677889316382 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 34 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  34 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1677889316382 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 48 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1677889316382 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 48 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1677889316382 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 40 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1677889316382 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 60 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  60 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1677889316382 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 52 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1677889316382 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1677889316382 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1677889316382 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1677889316382 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1677889316425 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1677889316431 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1677889318892 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1677889319029 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1677889319061 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1677889323451 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1677889323452 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1677889324225 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X22_Y33 X32_Y43 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X22_Y33 to location X32_Y43" {  } { { "loc" "" { Generic "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X22_Y33 to location X32_Y43"} { { 12 { 0 ""} 22 33 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1677889326677 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1677889326677 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1677889328245 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1677889328245 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1677889328250 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.62 " "Total time spent on timing analysis during the Fitter is 0.62 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1677889328549 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1677889328558 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1677889329030 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1677889329031 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1677889329703 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1677889330467 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/output_files/UART_TX_3.fit.smsg " "Generated suppressed messages file C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/output_files/UART_TX_3.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1677889330846 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5636 " "Peak virtual memory: 5636 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1677889331495 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 03 18:22:11 2023 " "Processing ended: Fri Mar 03 18:22:11 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1677889331495 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1677889331495 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1677889331495 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1677889331495 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1677889332800 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1677889332811 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 03 18:22:12 2023 " "Processing started: Fri Mar 03 18:22:12 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1677889332811 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1677889332811 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off UART_TX_3 -c UART_TX_3 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off UART_TX_3 -c UART_TX_3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1677889332811 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1677889333262 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1677889335835 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1677889336023 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4682 " "Peak virtual memory: 4682 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1677889337271 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 03 18:22:17 2023 " "Processing ended: Fri Mar 03 18:22:17 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1677889337271 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1677889337271 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1677889337271 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1677889337271 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1677889337869 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1677889338724 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1677889338733 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 03 18:22:18 2023 " "Processing started: Fri Mar 03 18:22:18 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1677889338733 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1677889338733 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta UART_TX_3 -c UART_TX_3 " "Command: quartus_sta UART_TX_3 -c UART_TX_3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1677889338733 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1677889338994 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1677889339475 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1677889339475 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1677889339533 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1677889339533 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "45 " "The Timing Analyzer is analyzing 45 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1677889339876 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "UART_TX_3.sdc " "Synopsys Design Constraints File file not found: 'UART_TX_3.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1677889339896 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1677889339897 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name baudrate_gen:UART_BAUD\|clk16_reg\[0\] baudrate_gen:UART_BAUD\|clk16_reg\[0\] " "create_clock -period 1.000 -name baudrate_gen:UART_BAUD\|clk16_reg\[0\] baudrate_gen:UART_BAUD\|clk16_reg\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1677889339898 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1677889339898 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name present_state.s_data present_state.s_data " "create_clock -period 1.000 -name present_state.s_data present_state.s_data" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1677889339898 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1677889339898 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1677889339900 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1677889339901 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1677889339901 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1677889339916 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1677889339925 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1677889339930 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.023 " "Worst-case setup slack is -8.023" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677889339934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677889339934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.023            -216.244 present_state.s_data  " "   -8.023            -216.244 present_state.s_data " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677889339934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.896            -166.697 baudrate_gen:UART_BAUD\|clk16_reg\[0\]  " "   -6.896            -166.697 baudrate_gen:UART_BAUD\|clk16_reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677889339934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.595             -26.571 clk  " "   -2.595             -26.571 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677889339934 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1677889339934 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.243 " "Worst-case hold slack is 0.243" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677889339942 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677889339942 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.243               0.000 baudrate_gen:UART_BAUD\|clk16_reg\[0\]  " "    0.243               0.000 baudrate_gen:UART_BAUD\|clk16_reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677889339942 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.580               0.000 clk  " "    0.580               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677889339942 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.916               0.000 present_state.s_data  " "    0.916               0.000 present_state.s_data " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677889339942 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1677889339942 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1677889339946 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1677889339950 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677889339953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677889339953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -21.239 clk  " "   -3.000             -21.239 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677889339953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.061               0.000 baudrate_gen:UART_BAUD\|clk16_reg\[0\]  " "    0.061               0.000 baudrate_gen:UART_BAUD\|clk16_reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677889339953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.417               0.000 present_state.s_data  " "    0.417               0.000 present_state.s_data " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677889339953 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1677889339953 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1677889339971 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1677889340001 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1677889340664 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1677889340781 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1677889340797 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.575 " "Worst-case setup slack is -7.575" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677889340801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677889340801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.575            -197.232 present_state.s_data  " "   -7.575            -197.232 present_state.s_data " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677889340801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.542            -150.319 baudrate_gen:UART_BAUD\|clk16_reg\[0\]  " "   -6.542            -150.319 baudrate_gen:UART_BAUD\|clk16_reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677889340801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.205             -22.334 clk  " "   -2.205             -22.334 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677889340801 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1677889340801 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.190 " "Worst-case hold slack is 0.190" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677889340813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677889340813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.190               0.000 baudrate_gen:UART_BAUD\|clk16_reg\[0\]  " "    0.190               0.000 baudrate_gen:UART_BAUD\|clk16_reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677889340813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.468               0.000 clk  " "    0.468               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677889340813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.779               0.000 present_state.s_data  " "    0.779               0.000 present_state.s_data " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677889340813 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1677889340813 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1677889340817 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1677889340824 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677889340829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677889340829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -21.239 clk  " "   -3.000             -21.239 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677889340829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.000               0.000 baudrate_gen:UART_BAUD\|clk16_reg\[0\]  " "    0.000               0.000 baudrate_gen:UART_BAUD\|clk16_reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677889340829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.307               0.000 present_state.s_data  " "    0.307               0.000 present_state.s_data " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677889340829 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1677889340829 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1677889340851 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1677889341112 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1677889341116 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.936 " "Worst-case setup slack is -2.936" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677889341120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677889341120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.936             -77.463 present_state.s_data  " "   -2.936             -77.463 present_state.s_data " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677889341120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.480             -55.662 baudrate_gen:UART_BAUD\|clk16_reg\[0\]  " "   -2.480             -55.662 baudrate_gen:UART_BAUD\|clk16_reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677889341120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.857              -7.548 clk  " "   -0.857              -7.548 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677889341120 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1677889341120 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.179 " "Worst-case hold slack is 0.179" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677889341128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677889341128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 baudrate_gen:UART_BAUD\|clk16_reg\[0\]  " "    0.179               0.000 baudrate_gen:UART_BAUD\|clk16_reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677889341128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.199               0.000 clk  " "    0.199               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677889341128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.567               0.000 present_state.s_data  " "    0.567               0.000 present_state.s_data " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677889341128 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1677889341128 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1677889341132 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1677889341135 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677889341139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677889341139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -16.081 clk  " "   -3.000             -16.081 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677889341139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.216               0.000 baudrate_gen:UART_BAUD\|clk16_reg\[0\]  " "    0.216               0.000 baudrate_gen:UART_BAUD\|clk16_reg\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677889341139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.345               0.000 present_state.s_data  " "    0.345               0.000 present_state.s_data " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677889341139 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1677889341139 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1677889342243 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1677889342243 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4822 " "Peak virtual memory: 4822 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1677889342306 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 03 18:22:22 2023 " "Processing ended: Fri Mar 03 18:22:22 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1677889342306 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1677889342306 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1677889342306 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1677889342306 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1677889343458 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1677889343467 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 03 18:22:23 2023 " "Processing started: Fri Mar 03 18:22:23 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1677889343467 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1677889343467 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off UART_TX_3 -c UART_TX_3 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off UART_TX_3 -c UART_TX_3" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1677889343467 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1677889344282 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1677889344309 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "UART_TX_3.vho C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/simulation/modelsim/ simulation " "Generated file UART_TX_3.vho in folder \"C:/Users/joemi/Documents/Quartus_GP3/TE2002B-GP_3/Acitividad4-1_Equipo3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1677889344435 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4644 " "Peak virtual memory: 4644 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1677889344494 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 03 18:22:24 2023 " "Processing ended: Fri Mar 03 18:22:24 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1677889344494 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1677889344494 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1677889344494 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1677889344494 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 101 s " "Quartus Prime Full Compilation was successful. 0 errors, 101 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1677889345118 ""}
