RISCV XLr_rmw_XSc_po_R_Rfi_PosRW_PodWR_Fre_Fence_rw_rwdWR_Fre
 {0:x6=x; 0:x10=y; 1:x6=y; 1:x8=x; }
        P0         |      P1       ;
ori x5, x0, 1      | ori x5, x0, 1 ;
sw x5, 0(x6)       | sw x5, 0(x6)  ;
lr.w x7, 0(x6)     | fence rw, rw  ;
ori x8, x0, 2      | lw x7, 0(x8)  ;
sc.w x11, x8, (x6) |               ;
lw x9, 0(x10)      |               ;

exists (0:x7=1/\0:x9=0/\1:x7=0) /\ 0:x11=1

