//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-31968024
// Cuda compilation tools, release 12.0, V12.0.76
// Based on NVVM 7.0.1
//

.version 8.0
.target sm_52
.address_size 64

	// .globl	__raygen__oxMain
.const .align 16 .b8 params[1184];
.global .align 4 .b8 __cudart_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.visible .entry __raygen__oxMain()
{
	.local .align 4 .b8 	__local_depot0[28];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<195>;
	.reg .b16 	%rs<62>;
	.reg .f32 	%f<1245>;
	.reg .b32 	%r<457>;
	.reg .f64 	%fd<5>;
	.reg .b64 	%rd<103>;


	mov.u64 	%SPL, __local_depot0;
	add.u64 	%rd1, %SPL, 0;
	// begin inline asm
	call (%r58), _optix_get_launch_index_x, ();
	// end inline asm
	// begin inline asm
	call (%r59), _optix_get_launch_index_y, ();
	// end inline asm
	ld.const.u32 	%r3, [params+616];
	abs.s32 	%r4, %r3;
	ld.const.u32 	%r5, [params+540];
	ld.const.u64 	%rd26, [params+400];
	cvta.to.global.u64 	%rd27, %rd26;
	ld.const.u32 	%r64, [params+392];
	mad.lo.s32 	%r65, %r64, %r59, %r58;
	mul.wide.u32 	%rd28, %r65, 4;
	add.s64 	%rd2, %rd27, %rd28;
	ld.global.v2.u8 	{%rs7, %rs61}, [%rd2];
	or.b16  	%rs9, %rs7, %rs61;
	and.b16  	%rs10, %rs9, 255;
	setp.eq.s16 	%p10, %rs10, 0;
	@%p10 bra 	$L__BB0_2;

	ld.global.u8 	%rs60, [%rd2+2];
	bra.uni 	$L__BB0_3;

$L__BB0_2:
	ld.global.u8 	%rs60, [%rd2+2];
	setp.eq.s16 	%p11, %rs60, 0;
	mov.f32 	%f1172, 0f00000000;
	mov.u16 	%rs61, 0;
	mov.f32 	%f1173, %f1172;
	mov.f32 	%f1174, %f1172;
	@%p11 bra 	$L__BB0_4;

$L__BB0_3:
	cvt.rn.f32.u16 	%f227, %rs7;
	div.rn.f32 	%f228, %f227, 0f437F0000;
	fma.rn.f32 	%f229, %f228, 0f40000000, 0fBF800000;
	and.b16  	%rs13, %rs61, 255;
	cvt.rn.f32.u16 	%f230, %rs13;
	div.rn.f32 	%f231, %f230, 0f437F0000;
	fma.rn.f32 	%f232, %f231, 0f40000000, 0fBF800000;
	cvt.rn.f32.u16 	%f233, %rs60;
	div.rn.f32 	%f234, %f233, 0f437F0000;
	fma.rn.f32 	%f235, %f234, 0f40000000, 0fBF800000;
	mul.f32 	%f236, %f232, %f232;
	fma.rn.f32 	%f237, %f229, %f229, %f236;
	fma.rn.f32 	%f238, %f235, %f235, %f237;
	sqrt.rn.f32 	%f239, %f238;
	rcp.rn.f32 	%f240, %f239;
	mul.f32 	%f1174, %f240, %f235;
	mul.f32 	%f1173, %f240, %f232;
	mul.f32 	%f1172, %f229, %f240;

$L__BB0_4:
	ld.const.v2.u32 	{%r66, %r67}, [params];
	add.s32 	%r6, %r66, %r58;
	add.s32 	%r7, %r67, %r59;
	setp.eq.f32 	%p12, %f1172, 0f00000000;
	setp.eq.f32 	%p13, %f1173, 0f00000000;
	and.pred  	%p14, %p12, %p13;
	setp.eq.f32 	%p15, %f1174, 0f00000000;
	and.pred  	%p16, %p15, %p14;
	@%p16 bra 	$L__BB0_150;
	bra.uni 	$L__BB0_5;

$L__BB0_150:
	ld.const.u32 	%r57, [params+104];
	and.b32  	%r426, %r57, 1;
	setp.eq.b32 	%p186, %r426, 1;
	mov.pred 	%p187, 0;
	xor.pred  	%p188, %p186, %p187;
	not.pred 	%p189, %p188;
	@%p189 bra 	$L__BB0_152;

	ld.const.u64 	%rd81, [params+144];
	cvta.to.global.u64 	%rd82, %rd81;
	ld.const.u32 	%r427, [params+136];
	mad.lo.s32 	%r428, %r427, %r7, %r6;
	mul.wide.u32 	%rd83, %r428, 4;
	add.s64 	%rd84, %rd82, %rd83;
	mov.u16 	%rs41, 0;
	st.global.v4.u8 	[%rd84], {%rs41, %rs41, %rs41, %rs41};

$L__BB0_152:
	and.b32  	%r429, %r57, 8;
	setp.eq.s32 	%p190, %r429, 0;
	@%p190 bra 	$L__BB0_154;

	ld.const.u64 	%rd85, [params+192];
	cvta.to.global.u64 	%rd86, %rd85;
	ld.const.u32 	%r430, [params+184];
	mad.lo.s32 	%r431, %r430, %r7, %r6;
	mov.f32 	%f1154, 0f00000000;
	cvt.rzi.u32.f32 	%r432, %f1154;
	mul.wide.u32 	%rd87, %r431, 2;
	add.s64 	%rd88, %rd86, %rd87;
	mov.u16 	%rs42, 0;
	cvt.u16.u32 	%rs43, %r432;
	st.global.v2.u8 	[%rd88], {%rs43, %rs42};

$L__BB0_154:
	and.b32  	%r433, %r57, 4;
	setp.eq.s32 	%p191, %r433, 0;
	@%p191 bra 	$L__BB0_158;

	ld.const.u32 	%r434, [params+108];
	setp.eq.s32 	%p192, %r434, 0;
	ld.const.u64 	%rd89, [params+224];
	cvta.to.global.u64 	%rd90, %rd89;
	ld.const.u32 	%r435, [params+216];
	mad.lo.s32 	%r436, %r435, %r7, %r6;
	mul.wide.u32 	%rd91, %r436, 8;
	add.s64 	%rd24, %rd90, %rd91;
	@%p192 bra 	$L__BB0_157;

	ld.global.v4.u16 	{%rs50, %rs51, %rs52, %rs53}, [%rd24];
	// begin inline asm
	{  cvt.f32.f16 %f1155, %rs50;}

	// end inline asm
	// begin inline asm
	{  cvt.f32.f16 %f1156, %rs51;}

	// end inline asm
	// begin inline asm
	{  cvt.f32.f16 %f1157, %rs52;}

	// end inline asm
	add.f32 	%f1158, %f1155, 0f00000000;
	add.f32 	%f1159, %f1156, 0f00000000;
	add.f32 	%f1160, %f1157, 0f00000000;
	// begin inline asm
	{  cvt.rn.f16.f32 %rs49, %f1160;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs48, %f1159;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs47, %f1158;}

	// end inline asm
	mov.u16 	%rs54, 0;
	st.global.v4.u16 	[%rd24], {%rs47, %rs48, %rs49, %rs54};
	bra.uni 	$L__BB0_158;

$L__BB0_5:
	ld.const.u64 	%rd29, [params+432];
	cvta.to.global.u64 	%rd30, %rd29;
	ld.const.u32 	%r71, [params+424];
	mad.lo.s32 	%r72, %r71, %r59, %r58;
	mul.wide.u32 	%rd31, %r72, 12;
	add.s64 	%rd32, %rd30, %rd31;
	ld.global.f32 	%f10, [%rd32];
	mul.f32 	%f246, %f10, 0f3456BF95;
	ld.global.f32 	%f11, [%rd32+4];
	mul.f32 	%f247, %f11, 0f3456BF95;
	ld.global.f32 	%f12, [%rd32+8];
	mul.f32 	%f248, %f12, 0f3456BF95;
	abs.f32 	%f13, %f1172;
	div.rn.f32 	%f249, %f246, %f13;
	abs.f32 	%f250, %f1173;
	div.rn.f32 	%f251, %f247, %f250;
	abs.f32 	%f14, %f1174;
	div.rn.f32 	%f252, %f248, %f14;
	abs.f32 	%f253, %f249;
	abs.f32 	%f254, %f251;
	abs.f32 	%f255, %f252;
	mov.f32 	%f256, 0f38D1B717;
	max.f32 	%f257, %f253, %f256;
	max.f32 	%f258, %f254, %f256;
	max.f32 	%f259, %f255, %f256;
	fma.rn.f32 	%f15, %f1172, %f257, %f10;
	fma.rn.f32 	%f16, %f1173, %f258, %f11;
	fma.rn.f32 	%f17, %f1174, %f259, %f12;
	ld.const.u64 	%rd33, [params+128];
	cvta.to.global.u64 	%rd34, %rd33;
	ld.const.u32 	%r73, [params+120];
	mad.lo.s32 	%r74, %r73, %r59, %r58;
	mul.wide.u32 	%rd35, %r74, 4;
	add.s64 	%rd36, %rd34, %rd35;
	ld.global.u32 	%r449, [%rd36];
	setp.lt.s32 	%p18, %r4, 1;
	mov.pred 	%p17, 0;
	mov.u32 	%r445, 0;
	mov.f32 	%f1183, 0f00000000;
	mov.f32 	%f1184, %f1183;
	mov.f32 	%f1185, %f1183;
	mov.f32 	%f1186, %f1183;
	mov.f32 	%f1187, %f1183;
	mov.pred 	%p194, %p17;
	@%p18 bra 	$L__BB0_25;

	ld.const.f32 	%f18, [params+620];
	ld.const.u64 	%rd37, [params+624];
	cvta.to.global.u64 	%rd3, %rd37;
	ld.const.u64 	%rd38, [params+640];
	cvta.to.global.u64 	%rd39, %rd38;
	ld.const.u32 	%r77, [params+632];
	and.b32  	%r78, %r59, 255;
	and.b32  	%r79, %r58, 255;
	mad.lo.s32 	%r80, %r77, %r78, %r79;
	mul.wide.u32 	%rd40, %r80, 3;
	add.s64 	%rd4, %rd39, %rd40;
	ld.const.f32 	%f19, [params+660];
	mul.f32 	%f20, %f15, 0f3456BF95;
	mul.f32 	%f21, %f16, 0f3456BF95;
	mul.f32 	%f22, %f17, 0f3456BF95;
	ld.const.u64 	%rd5, [params+96];
	abs.f32 	%f393, %f21;
	abs.f32 	%f394, %f20;
	max.f32 	%f395, %f394, %f393;
	abs.f32 	%f396, %f22;
	max.f32 	%f397, %f395, %f396;
	mov.u32 	%r442, %r445;

$L__BB0_7:
	shl.b32 	%r81, %r442, 1;
	mul.wide.s32 	%rd41, %r81, 12;
	add.s64 	%rd6, %rd3, %rd41;
	ld.global.f32 	%f265, [%rd6];
	sub.f32 	%f266, %f265, %f10;
	ld.global.f32 	%f267, [%rd6+4];
	sub.f32 	%f268, %f267, %f11;
	ld.global.f32 	%f269, [%rd6+8];
	sub.f32 	%f270, %f269, %f12;
	mul.f32 	%f271, %f268, %f268;
	fma.rn.f32 	%f272, %f266, %f266, %f271;
	fma.rn.f32 	%f273, %f270, %f270, %f272;
	sqrt.rn.f32 	%f28, %f273;
	rcp.rn.f32 	%f274, %f28;
	mul.f32 	%f29, %f266, %f274;
	mul.f32 	%f30, %f268, %f274;
	mul.f32 	%f31, %f270, %f274;
	mul.f32 	%f275, %f1173, %f30;
	fma.rn.f32 	%f276, %f1172, %f29, %f275;
	fma.rn.f32 	%f32, %f1174, %f31, %f276;
	setp.leu.f32 	%p19, %f32, 0f00000000;
	@%p19 bra 	$L__BB0_24;

	setp.ne.s32 	%p21, %r5, 0;
	mul.f32 	%f277, %f28, %f28;
	div.rn.f32 	%f33, %f18, %f277;
	ld.global.u8 	%rs15, [%rd4];
	cvt.rn.f32.u16 	%f278, %rs15;
	div.rn.f32 	%f279, %f278, 0fC37F0000;
	fma.rn.f32 	%f280, %f279, 0f3F333333, 0f3F800000;
	setp.gt.f32 	%p22, %f33, %f280;
	and.pred  	%p23, %p21, %p22;
	mov.pred 	%p194, -1;
	@%p23 bra 	$L__BB0_25;

	mul.f32 	%f34, %f28, %f19;
	mov.f32 	%f285, 0f40800000;
	abs.f32 	%f36, %f34;
	setp.lt.f32 	%p24, %f36, 0f00800000;
	mul.f32 	%f287, %f36, 0f4B800000;
	selp.f32 	%f288, %f287, %f36, %p24;
	selp.f32 	%f289, 0fC3170000, 0fC2FE0000, %p24;
	mov.b32 	%r82, %f288;
	and.b32  	%r83, %r82, 8388607;
	or.b32  	%r84, %r83, 1065353216;
	mov.b32 	%f290, %r84;
	shr.u32 	%r85, %r82, 23;
	cvt.rn.f32.u32 	%f291, %r85;
	add.f32 	%f292, %f289, %f291;
	setp.gt.f32 	%p25, %f290, 0f3FB504F3;
	mul.f32 	%f293, %f290, 0f3F000000;
	add.f32 	%f294, %f292, 0f3F800000;
	selp.f32 	%f295, %f294, %f292, %p25;
	selp.f32 	%f296, %f293, %f290, %p25;
	add.f32 	%f297, %f296, 0fBF800000;
	add.f32 	%f298, %f296, 0f3F800000;
	rcp.approx.ftz.f32 	%f299, %f298;
	add.f32 	%f300, %f297, %f297;
	mul.f32 	%f301, %f300, %f299;
	mul.f32 	%f302, %f301, %f301;
	mov.f32 	%f303, 0f3C4CAF63;
	mov.f32 	%f304, 0f3B18F0FE;
	fma.rn.f32 	%f305, %f304, %f302, %f303;
	mov.f32 	%f306, 0f3DAAAABD;
	fma.rn.f32 	%f307, %f305, %f302, %f306;
	mul.rn.f32 	%f308, %f307, %f302;
	mul.rn.f32 	%f309, %f308, %f301;
	sub.f32 	%f310, %f297, %f301;
	add.f32 	%f311, %f310, %f310;
	neg.f32 	%f312, %f301;
	fma.rn.f32 	%f313, %f312, %f297, %f311;
	mul.rn.f32 	%f314, %f299, %f313;
	add.f32 	%f315, %f309, %f301;
	sub.f32 	%f316, %f301, %f315;
	add.f32 	%f317, %f309, %f316;
	add.f32 	%f318, %f314, %f317;
	add.f32 	%f319, %f315, %f318;
	sub.f32 	%f320, %f315, %f319;
	add.f32 	%f321, %f318, %f320;
	mov.f32 	%f322, 0f3F317200;
	mul.rn.f32 	%f323, %f295, %f322;
	mov.f32 	%f324, 0f35BFBE8E;
	mul.rn.f32 	%f325, %f295, %f324;
	add.f32 	%f326, %f323, %f319;
	sub.f32 	%f327, %f323, %f326;
	add.f32 	%f328, %f319, %f327;
	add.f32 	%f329, %f321, %f328;
	add.f32 	%f330, %f325, %f329;
	add.f32 	%f331, %f326, %f330;
	sub.f32 	%f332, %f326, %f331;
	add.f32 	%f333, %f330, %f332;
	mul.rn.f32 	%f334, %f285, %f331;
	neg.f32 	%f335, %f334;
	fma.rn.f32 	%f336, %f285, %f331, %f335;
	fma.rn.f32 	%f337, %f285, %f333, %f336;
	mov.f32 	%f338, 0f00000000;
	fma.rn.f32 	%f339, %f338, %f331, %f337;
	add.rn.f32 	%f340, %f334, %f339;
	neg.f32 	%f341, %f340;
	add.rn.f32 	%f342, %f334, %f341;
	add.rn.f32 	%f343, %f342, %f339;
	mov.b32 	%r86, %f340;
	setp.eq.s32 	%p26, %r86, 1118925336;
	add.s32 	%r87, %r86, -1;
	mov.b32 	%f344, %r87;
	add.f32 	%f345, %f343, 0f37000000;
	selp.f32 	%f37, %f345, %f343, %p26;
	selp.f32 	%f346, %f344, %f340, %p26;
	mov.f32 	%f347, 0f3FB8AA3B;
	mul.rn.f32 	%f348, %f346, %f347;
	cvt.rzi.f32.f32 	%f349, %f348;
	abs.f32 	%f350, %f349;
	setp.gt.f32 	%p27, %f350, 0f42FC0000;
	mov.b32 	%r88, %f349;
	and.b32  	%r89, %r88, -2147483648;
	or.b32  	%r90, %r89, 1123811328;
	mov.b32 	%f351, %r90;
	selp.f32 	%f352, %f351, %f349, %p27;
	mov.f32 	%f353, 0fBF317218;
	fma.rn.f32 	%f354, %f352, %f353, %f346;
	mov.f32 	%f355, 0f3102E308;
	fma.rn.f32 	%f356, %f352, %f355, %f354;
	mul.f32 	%f357, %f356, 0f3FB8AA3B;
	add.f32 	%f358, %f352, 0f4B40007F;
	mov.b32 	%r91, %f358;
	shl.b32 	%r92, %r91, 23;
	mov.b32 	%f359, %r92;
	ex2.approx.ftz.f32 	%f360, %f357;
	mul.f32 	%f38, %f360, %f359;
	setp.eq.f32 	%p28, %f38, 0f7F800000;
	mov.f32 	%f1180, 0f7F800000;
	@%p28 bra 	$L__BB0_11;

	fma.rn.f32 	%f1180, %f38, %f37, %f38;

$L__BB0_11:
	mov.f32 	%f1169, 0f40000000;
	cvt.rzi.f32.f32 	%f1168, %f1169;
	add.f32 	%f1167, %f1168, %f1168;
	mov.f32 	%f1166, 0f40800000;
	sub.f32 	%f1165, %f1166, %f1167;
	abs.f32 	%f1164, %f1165;
	setp.lt.f32 	%p29, %f34, 0f00000000;
	setp.eq.f32 	%p30, %f1164, 0f3F800000;
	and.pred  	%p1, %p29, %p30;
	setp.eq.f32 	%p31, %f34, 0f00000000;
	@%p31 bra 	$L__BB0_15;
	bra.uni 	$L__BB0_12;

$L__BB0_15:
	add.f32 	%f365, %f34, %f34;
	selp.f32 	%f1182, %f365, 0f00000000, %p30;
	bra.uni 	$L__BB0_16;

$L__BB0_12:
	mov.b32 	%r93, %f1180;
	xor.b32  	%r94, %r93, -2147483648;
	mov.b32 	%f361, %r94;
	selp.f32 	%f1182, %f361, %f1180, %p1;
	setp.geu.f32 	%p32, %f34, 0f00000000;
	@%p32 bra 	$L__BB0_16;

	mov.f32 	%f362, 0f40800000;
	cvt.rzi.f32.f32 	%f363, %f362;
	setp.eq.f32 	%p33, %f363, 0f40800000;
	@%p33 bra 	$L__BB0_16;

	mov.f32 	%f1182, 0f7FFFFFFF;

$L__BB0_16:
	add.f32 	%f366, %f36, 0f40800000;
	mov.b32 	%r95, %f366;
	setp.lt.s32 	%p35, %r95, 2139095040;
	@%p35 bra 	$L__BB0_21;

	setp.gtu.f32 	%p36, %f36, 0f7F800000;
	@%p36 bra 	$L__BB0_20;
	bra.uni 	$L__BB0_18;

$L__BB0_20:
	add.f32 	%f1182, %f34, 0f40800000;
	bra.uni 	$L__BB0_21;

$L__BB0_18:
	setp.neu.f32 	%p37, %f36, 0f7F800000;
	@%p37 bra 	$L__BB0_21;

	selp.f32 	%f1182, 0fFF800000, 0f7F800000, %p1;

$L__BB0_21:
	shl.b32 	%r440, %r442, 1;
	mul.wide.s32 	%rd97, %r440, 12;
	add.s64 	%rd96, %rd3, %rd97;
	mov.f32 	%f367, 0f3F800000;
	sub.f32 	%f368, %f367, %f1182;
	setp.eq.f32 	%p38, %f34, 0f3F800000;
	selp.f32 	%f369, 0f00000000, %f368, %p38;
	cvt.sat.f32.f32 	%f370, %f369;
	mul.f32 	%f371, %f33, %f370;
	ld.global.f32 	%f372, [%rd96+12];
	mul.f32 	%f373, %f29, %f372;
	ld.global.f32 	%f374, [%rd96+16];
	mul.f32 	%f375, %f30, %f374;
	neg.f32 	%f376, %f375;
	sub.f32 	%f377, %f376, %f373;
	ld.global.f32 	%f378, [%rd96+20];
	mul.f32 	%f379, %f31, %f378;
	sub.f32 	%f380, %f377, %f379;
	cvt.sat.f32.f32 	%f381, %f380;
	mul.f32 	%f47, %f371, %f381;
	cvt.sat.f32.f32 	%f48, %f32;
	mul.f32 	%f382, %f47, %f48;
	setp.leu.f32 	%p39, %f382, 0f3727C5AC;
	@%p39 bra 	$L__BB0_23;

	mul.f32 	%f392, %f47, 0f3EA2F983;
	mov.f32 	%f398, 0f38D1B717;
	max.f32 	%f389, %f397, %f398;
	sub.f32 	%f390, %f28, %f389;
	mov.f32 	%f391, 0f00000000;
	mov.u32 	%r132, 2;
	mov.u32 	%r134, 1;
	mov.u32 	%r135, 1065353216;
	mov.u32 	%r166, 0;
	// begin inline asm
	call(%r96,%r97,%r98,%r99,%r100,%r101,%r102,%r103,%r104,%r105,%r106,%r107,%r108,%r109,%r110,%r111,%r112,%r113,%r114,%r115,%r116,%r117,%r118,%r119,%r120,%r121,%r122,%r123,%r124,%r125,%r126,%r127),_optix_trace_typed_32,(%r166,%rd5,%f15,%f16,%f17,%f29,%f30,%f31,%f389,%f390,%f391,%r134,%r166,%r134,%r132,%r134,%r134,%r135,%r166,%r166,%r166,%r166,%r166,%r166,%r166,%r166,%r166,%r166,%r166,%r166,%r166,%r166,%r166,%r166,%r166,%r166,%r166,%r166,%r166,%r166,%r166,%r166,%r166,%r166,%r166,%r166,%r166,%r166,%r166);
	// end inline asm
	mov.b32 	%f399, %r96;
	mul.f32 	%f400, %f392, %f399;
	fma.rn.f32 	%f1187, %f48, %f400, %f1187;
	add.f32 	%f1186, %f1186, %f399;
	fma.rn.f32 	%f1183, %f29, %f399, %f1183;
	fma.rn.f32 	%f1184, %f30, %f399, %f1184;
	fma.rn.f32 	%f1185, %f31, %f399, %f1185;

$L__BB0_23:
	add.s32 	%r445, %r445, 1;

$L__BB0_24:
	add.s32 	%r442, %r442, 1;
	setp.lt.s32 	%p41, %r442, %r4;
	mov.pred 	%p194, %p17;
	@%p41 bra 	$L__BB0_7;

$L__BB0_25:
	cvt.rn.f32.s32 	%f401, %r445;
	mov.f32 	%f402, 0f3F800000;
	max.f32 	%f403, %f401, %f402;
	div.rn.f32 	%f1223, %f1187, %f403;
	div.rn.f32 	%f1222, %f1186, %f403;
	not.pred 	%p42, %p194;
	@%p42 bra 	$L__BB0_56;

	abs.f32 	%f1171, %f1174;
	abs.f32 	%f1170, %f1172;
	setp.gt.f32 	%p43, %f1170, %f1171;
	selp.f32 	%f409, 0f00000000, %f1173, %p43;
	mov.f32 	%f1183, 0f00000000;
	neg.f32 	%f410, %f1174;
	selp.f32 	%f411, %f1172, %f410, %p43;
	neg.f32 	%f412, %f1173;
	selp.f32 	%f413, %f412, 0f00000000, %p43;
	mul.f32 	%f414, %f411, %f411;
	fma.rn.f32 	%f415, %f413, %f413, %f414;
	fma.rn.f32 	%f416, %f409, %f409, %f415;
	sqrt.rn.f32 	%f417, %f416;
	rcp.rn.f32 	%f418, %f417;
	mul.f32 	%f71, %f413, %f418;
	mul.f32 	%f72, %f411, %f418;
	mul.f32 	%f73, %f409, %f418;
	setp.lt.s32 	%p44, %r5, 1;
	mov.f32 	%f1184, %f1183;
	mov.f32 	%f1185, %f1183;
	mov.f32 	%f1204, %f1183;
	mov.f32 	%f1203, %f1183;
	@%p44 bra 	$L__BB0_55;

	cvt.rn.f32.s32 	%f424, %r5;
	rcp.rn.f32 	%f74, %f424;
	mul.f32 	%f75, %f15, 0f3456BF95;
	mul.f32 	%f76, %f16, 0f3456BF95;
	mul.f32 	%f77, %f17, 0f3456BF95;
	ld.const.u64 	%rd7, [params+96];
	mul.f32 	%f425, %f1172, %f72;
	mul.f32 	%f426, %f1173, %f71;
	sub.f32 	%f78, %f426, %f425;
	mul.f32 	%f427, %f1174, %f71;
	mul.f32 	%f428, %f1172, %f73;
	sub.f32 	%f79, %f428, %f427;
	mul.f32 	%f429, %f1173, %f73;
	mul.f32 	%f430, %f1174, %f72;
	sub.f32 	%f80, %f430, %f429;
	mov.u32 	%r167, 0;
	add.s64 	%rd8, %rd1, 24;
	mov.u64 	%rd43, __cudart_i2opi_f;
	abs.f32 	%f493, %f76;
	abs.f32 	%f494, %f75;
	max.f32 	%f495, %f494, %f493;
	abs.f32 	%f496, %f77;
	max.f32 	%f497, %f495, %f496;
	mov.u32 	%r446, %r167;

$L__BB0_28:
	cvt.rn.f32.s32 	%f86, %r446;
	mov.u32 	%r448, %r167;

$L__BB0_29:
	mad.lo.s32 	%r169, %r449, 1664525, 1013904223;
	and.b32  	%r170, %r169, 16777215;
	cvt.rn.f32.u32 	%f431, %r170;
	fma.rn.f32 	%f432, %f431, 0f33800000, %f86;
	mul.f32 	%f92, %f74, %f432;
	mad.lo.s32 	%r449, %r169, 1664525, 1013904223;
	and.b32  	%r171, %r449, 16777215;
	cvt.rn.f32.u32 	%f433, %r171;
	cvt.rn.f32.s32 	%f434, %r448;
	fma.rn.f32 	%f435, %f433, 0f33800000, %f434;
	mul.f32 	%f436, %f74, %f435;
	mul.f32 	%f437, %f92, %f92;
	mov.f32 	%f438, 0f3F800000;
	sub.f32 	%f439, %f438, %f437;
	mov.f32 	%f440, 0f00000000;
	max.f32 	%f441, %f440, %f439;
	sqrt.rn.f32 	%f93, %f441;
	mul.f32 	%f94, %f436, 0f40C90FDB;
	mul.f32 	%f442, %f94, 0f3F22F983;
	cvt.rni.s32.f32 	%r456, %f442;
	cvt.rn.f32.s32 	%f443, %r456;
	mov.f32 	%f444, 0fBFC90FDA;
	fma.rn.f32 	%f445, %f443, %f444, %f94;
	mov.f32 	%f446, 0fB3A22168;
	fma.rn.f32 	%f447, %f443, %f446, %f445;
	mov.f32 	%f448, 0fA7C234C5;
	fma.rn.f32 	%f1211, %f443, %f448, %f447;
	abs.f32 	%f96, %f94;
	setp.ltu.f32 	%p45, %f96, 0f47CE4780;
	mov.u32 	%r453, %r456;
	mov.f32 	%f1208, %f1211;
	@%p45 bra 	$L__BB0_37;

	setp.eq.f32 	%p46, %f96, 0f7F800000;
	@%p46 bra 	$L__BB0_36;
	bra.uni 	$L__BB0_31;

$L__BB0_36:
	mov.f32 	%f451, 0f00000000;
	mul.rn.f32 	%f1208, %f94, %f451;
	mov.u32 	%r453, 0;
	bra.uni 	$L__BB0_37;

$L__BB0_31:
	mov.b32 	%r21, %f94;
	bfe.u32 	%r173, %r21, 23, 8;
	add.s32 	%r22, %r173, -128;
	shl.b32 	%r174, %r21, 8;
	or.b32  	%r23, %r174, -2147483648;
	shr.u32 	%r24, %r22, 5;
	mov.u64 	%rd100, 0;
	mov.u32 	%r450, 0;
	mov.u64 	%rd98, %rd1;
	mov.u64 	%rd99, %rd43;

$L__BB0_32:
	.pragma "nounroll";
	ld.global.nc.u32 	%r175, [%rd99];
	mad.wide.u32 	%rd45, %r175, %r23, %rd100;
	shr.u64 	%rd100, %rd45, 32;
	st.local.u32 	[%rd98], %rd45;
	add.s64 	%rd99, %rd99, 4;
	add.s64 	%rd98, %rd98, 4;
	add.s32 	%r450, %r450, 1;
	setp.ne.s32 	%p47, %r450, 6;
	@%p47 bra 	$L__BB0_32;

	st.local.u32 	[%rd8], %rd100;
	mov.u32 	%r176, 4;
	sub.s32 	%r27, %r176, %r24;
	mov.u32 	%r177, 6;
	sub.s32 	%r178, %r177, %r24;
	mul.wide.s32 	%rd46, %r178, 4;
	add.s64 	%rd47, %rd1, %rd46;
	ld.local.u32 	%r451, [%rd47];
	ld.local.u32 	%r452, [%rd47+-4];
	and.b32  	%r30, %r22, 31;
	setp.eq.s32 	%p48, %r30, 0;
	@%p48 bra 	$L__BB0_35;

	mov.u32 	%r179, 32;
	sub.s32 	%r180, %r179, %r30;
	shr.u32 	%r181, %r452, %r180;
	shl.b32 	%r182, %r451, %r30;
	add.s32 	%r451, %r181, %r182;
	mul.wide.s32 	%rd48, %r27, 4;
	add.s64 	%rd49, %rd1, %rd48;
	ld.local.u32 	%r183, [%rd49];
	shr.u32 	%r184, %r183, %r180;
	shl.b32 	%r185, %r452, %r30;
	add.s32 	%r452, %r184, %r185;

$L__BB0_35:
	and.b32  	%r186, %r21, -2147483648;
	shr.u32 	%r187, %r452, 30;
	shl.b32 	%r188, %r451, 2;
	or.b32  	%r189, %r187, %r188;
	shr.u32 	%r190, %r189, 31;
	shr.u32 	%r191, %r451, 30;
	add.s32 	%r192, %r190, %r191;
	neg.s32 	%r193, %r192;
	setp.eq.s32 	%p49, %r186, 0;
	selp.b32 	%r453, %r192, %r193, %p49;
	setp.ne.s32 	%p50, %r190, 0;
	xor.b32  	%r194, %r186, -2147483648;
	selp.b32 	%r195, %r194, %r186, %p50;
	selp.b32 	%r196, -1, 0, %p50;
	xor.b32  	%r197, %r189, %r196;
	shl.b32 	%r198, %r452, 2;
	xor.b32  	%r199, %r198, %r196;
	cvt.u64.u32 	%rd50, %r197;
	cvt.u64.u32 	%rd51, %r199;
	bfi.b64 	%rd52, %rd50, %rd51, 32, 32;
	cvt.rn.f64.s64 	%fd1, %rd52;
	mul.f64 	%fd2, %fd1, 0d3BF921FB54442D19;
	cvt.rn.f32.f64 	%f449, %fd2;
	setp.eq.s32 	%p51, %r195, 0;
	neg.f32 	%f450, %f449;
	selp.f32 	%f1208, %f449, %f450, %p51;

$L__BB0_37:
	add.s32 	%r37, %r453, 1;
	and.b32  	%r38, %r37, 1;
	setp.eq.s32 	%p52, %r38, 0;
	selp.f32 	%f100, %f1208, 0f3F800000, %p52;
	mul.rn.f32 	%f101, %f1208, %f1208;
	mov.f32 	%f1209, 0fB94D4153;
	@%p52 bra 	$L__BB0_39;

	mov.f32 	%f453, 0fBAB607ED;
	mov.f32 	%f454, 0f37CBAC00;
	fma.rn.f32 	%f1209, %f454, %f101, %f453;

$L__BB0_39:
	selp.f32 	%f455, 0f3C0885E4, 0f3D2AAABB, %p52;
	fma.rn.f32 	%f456, %f1209, %f101, %f455;
	selp.f32 	%f457, 0fBE2AAAA8, 0fBEFFFFFF, %p52;
	fma.rn.f32 	%f458, %f456, %f101, %f457;
	mov.f32 	%f459, 0f00000000;
	fma.rn.f32 	%f460, %f101, %f100, %f459;
	fma.rn.f32 	%f1210, %f458, %f460, %f100;
	and.b32  	%r201, %r37, 2;
	setp.eq.s32 	%p54, %r201, 0;
	@%p54 bra 	$L__BB0_41;

	mov.f32 	%f462, 0fBF800000;
	fma.rn.f32 	%f1210, %f1210, %f462, %f459;

$L__BB0_41:
	@%p45 bra 	$L__BB0_49;

	setp.eq.f32 	%p56, %f96, 0f7F800000;
	@%p56 bra 	$L__BB0_48;
	bra.uni 	$L__BB0_43;

$L__BB0_48:
	mov.f32 	%f465, 0f00000000;
	mul.rn.f32 	%f1211, %f94, %f465;
	mov.u32 	%r456, 0;
	bra.uni 	$L__BB0_49;

$L__BB0_43:
	mov.b32 	%r39, %f94;
	bfe.u32 	%r202, %r39, 23, 8;
	add.s32 	%r40, %r202, -128;
	shl.b32 	%r203, %r39, 8;
	or.b32  	%r41, %r203, -2147483648;
	shr.u32 	%r42, %r40, 5;
	mov.u64 	%rd101, 0;
	mov.u64 	%rd102, %rd101;

$L__BB0_44:
	.pragma "nounroll";
	shl.b64 	%rd55, %rd101, 2;
	mov.u64 	%rd56, __cudart_i2opi_f;
	add.s64 	%rd57, %rd56, %rd55;
	ld.global.nc.u32 	%r204, [%rd57];
	mad.wide.u32 	%rd58, %r204, %r41, %rd102;
	shr.u64 	%rd102, %rd58, 32;
	add.s64 	%rd59, %rd1, %rd55;
	st.local.u32 	[%rd59], %rd58;
	cvt.u32.u64 	%r205, %rd101;
	add.s32 	%r206, %r205, 1;
	cvt.s64.s32 	%rd101, %r206;
	setp.ne.s32 	%p57, %r206, 6;
	@%p57 bra 	$L__BB0_44;

	st.local.u32 	[%rd8], %rd102;
	mov.u32 	%r207, 4;
	sub.s32 	%r43, %r207, %r42;
	mov.u32 	%r208, 6;
	sub.s32 	%r209, %r208, %r42;
	mul.wide.s32 	%rd60, %r209, 4;
	add.s64 	%rd61, %rd1, %rd60;
	ld.local.u32 	%r454, [%rd61];
	ld.local.u32 	%r455, [%rd61+-4];
	and.b32  	%r46, %r40, 31;
	setp.eq.s32 	%p58, %r46, 0;
	@%p58 bra 	$L__BB0_47;

	mov.u32 	%r210, 32;
	sub.s32 	%r211, %r210, %r46;
	shr.u32 	%r212, %r455, %r211;
	shl.b32 	%r213, %r454, %r46;
	add.s32 	%r454, %r212, %r213;
	mul.wide.s32 	%rd62, %r43, 4;
	add.s64 	%rd63, %rd1, %rd62;
	ld.local.u32 	%r214, [%rd63];
	shr.u32 	%r215, %r214, %r211;
	shl.b32 	%r216, %r455, %r46;
	add.s32 	%r455, %r215, %r216;

$L__BB0_47:
	and.b32  	%r217, %r39, -2147483648;
	shr.u32 	%r218, %r455, 30;
	shl.b32 	%r219, %r454, 2;
	or.b32  	%r220, %r218, %r219;
	shr.u32 	%r221, %r220, 31;
	shr.u32 	%r222, %r454, 30;
	add.s32 	%r223, %r221, %r222;
	neg.s32 	%r224, %r223;
	setp.eq.s32 	%p59, %r217, 0;
	selp.b32 	%r456, %r223, %r224, %p59;
	setp.ne.s32 	%p60, %r221, 0;
	xor.b32  	%r225, %r217, -2147483648;
	selp.b32 	%r226, %r225, %r217, %p60;
	selp.b32 	%r227, -1, 0, %p60;
	xor.b32  	%r228, %r220, %r227;
	shl.b32 	%r229, %r455, 2;
	xor.b32  	%r230, %r229, %r227;
	cvt.u64.u32 	%rd64, %r228;
	cvt.u64.u32 	%rd65, %r230;
	bfi.b64 	%rd66, %rd64, %rd65, 32, 32;
	cvt.rn.f64.s64 	%fd3, %rd66;
	mul.f64 	%fd4, %fd3, 0d3BF921FB54442D19;
	cvt.rn.f32.f64 	%f463, %fd4;
	setp.eq.s32 	%p61, %r226, 0;
	neg.f32 	%f464, %f463;
	selp.f32 	%f1211, %f463, %f464, %p61;

$L__BB0_49:
	mul.f32 	%f110, %f93, %f1210;
	and.b32  	%r53, %r456, 1;
	setp.eq.s32 	%p62, %r53, 0;
	selp.f32 	%f111, %f1211, 0f3F800000, %p62;
	mul.rn.f32 	%f112, %f1211, %f1211;
	mov.f32 	%f1212, 0fB94D4153;
	@%p62 bra 	$L__BB0_51;

	mov.f32 	%f467, 0fBAB607ED;
	mov.f32 	%f468, 0f37CBAC00;
	fma.rn.f32 	%f1212, %f468, %f112, %f467;

$L__BB0_51:
	selp.f32 	%f469, 0f3C0885E4, 0f3D2AAABB, %p62;
	fma.rn.f32 	%f470, %f1212, %f112, %f469;
	selp.f32 	%f471, 0fBE2AAAA8, 0fBEFFFFFF, %p62;
	fma.rn.f32 	%f472, %f470, %f112, %f471;
	mov.f32 	%f473, 0f00000000;
	fma.rn.f32 	%f474, %f112, %f111, %f473;
	fma.rn.f32 	%f1213, %f472, %f474, %f111;
	and.b32  	%r232, %r456, 2;
	setp.eq.s32 	%p64, %r232, 0;
	@%p64 bra 	$L__BB0_53;

	mov.f32 	%f476, 0fBF800000;
	fma.rn.f32 	%f1213, %f1213, %f476, %f473;

$L__BB0_53:
	mul.f32 	%f486, %f93, %f1213;
	mul.f32 	%f487, %f71, %f486;
	mul.f32 	%f488, %f72, %f486;
	mul.f32 	%f489, %f73, %f486;
	fma.rn.f32 	%f490, %f80, %f110, %f487;
	fma.rn.f32 	%f491, %f79, %f110, %f488;
	fma.rn.f32 	%f492, %f78, %f110, %f489;
	fma.rn.f32 	%f480, %f1172, %f92, %f490;
	fma.rn.f32 	%f481, %f1173, %f92, %f491;
	fma.rn.f32 	%f482, %f1174, %f92, %f492;
	mov.f32 	%f498, 0f38D1B717;
	max.f32 	%f483, %f497, %f498;
	mov.f32 	%f484, 0f6C4ECB8F;
	mov.u32 	%r269, 2;
	mov.u32 	%r271, 1;
	mov.u32 	%r303, 0;
	// begin inline asm
	call(%r233,%r234,%r235,%r236,%r237,%r238,%r239,%r240,%r241,%r242,%r243,%r244,%r245,%r246,%r247,%r248,%r249,%r250,%r251,%r252,%r253,%r254,%r255,%r256,%r257,%r258,%r259,%r260,%r261,%r262,%r263,%r264),_optix_trace_typed_32,(%r303,%rd7,%f15,%f16,%f17,%f480,%f481,%f482,%f483,%f484,%f473,%r271,%r303,%r303,%r269,%r303,%r271,%r303,%r303,%r303,%r303,%r303,%r303,%r303,%r303,%r303,%r303,%r303,%r303,%r303,%r303,%r303,%r303,%r303,%r303,%r303,%r303,%r303,%r303,%r303,%r303,%r303,%r303,%r303,%r303,%r303,%r303,%r303,%r303);
	// end inline asm
	mov.b32 	%f499, %r233;
	setp.lt.f32 	%p65, %f499, 0f00000000;
	selp.f32 	%f500, 0f00000000, %f499, %p65;
	setp.geu.f32 	%p66, %f499, 0f00000000;
	selp.f32 	%f501, 0f3F800000, 0f00000000, %p66;
	fma.rn.f32 	%f1183, %f480, %f501, %f1183;
	fma.rn.f32 	%f1184, %f481, %f501, %f1184;
	fma.rn.f32 	%f1185, %f482, %f501, %f1185;
	add.f32 	%f1204, %f1204, %f501;
	mul.f32 	%f502, %f1173, %f481;
	fma.rn.f32 	%f503, %f1172, %f480, %f502;
	fma.rn.f32 	%f504, %f1174, %f482, %f503;
	cvt.sat.f32.f32 	%f505, %f504;
	fma.rn.f32 	%f1203, %f505, %f500, %f1203;
	add.s32 	%r448, %r448, 1;
	setp.lt.s32 	%p67, %r448, %r5;
	@%p67 bra 	$L__BB0_29;

	add.s32 	%r446, %r446, 1;
	setp.lt.s32 	%p68, %r446, %r5;
	@%p68 bra 	$L__BB0_28;

$L__BB0_55:
	mul.lo.s32 	%r304, %r5, %r5;
	cvt.rn.f32.s32 	%f506, %r304;
	div.rn.f32 	%f507, %f1203, %f506;
	div.rn.f32 	%f1222, %f1204, %f506;
	add.f32 	%f1223, %f507, %f507;

$L__BB0_56:
	ld.const.u32 	%r441, [params+616];
	setp.lt.s32 	%p69, %r441, 0;
	selp.f32 	%f135, %f1223, %f1222, %p69;
	ld.const.u32 	%r56, [params+104];
	and.b32  	%r305, %r56, 8;
	setp.eq.s32 	%p70, %r305, 0;
	@%p70 bra 	$L__BB0_70;

	ld.const.u64 	%rd68, [params+192];
	cvta.to.global.u64 	%rd19, %rd68;
	ld.const.u32 	%r306, [params+184];
	mad.lo.s32 	%r307, %r306, %r7, %r6;
	cvt.u64.u32 	%rd20, %r307;
	mov.f32 	%f509, 0f3E68BA2E;
	cvt.rzi.f32.f32 	%f510, %f509;
	add.f32 	%f511, %f510, %f510;
	mov.f32 	%f512, 0f3EE8BA2E;
	sub.f32 	%f513, %f512, %f511;
	abs.f32 	%f136, %f513;
	abs.f32 	%f137, %f135;
	setp.lt.f32 	%p71, %f137, 0f00800000;
	mul.f32 	%f514, %f137, 0f4B800000;
	selp.f32 	%f515, %f514, %f137, %p71;
	selp.f32 	%f516, 0fC3170000, 0fC2FE0000, %p71;
	mov.b32 	%r308, %f515;
	and.b32  	%r309, %r308, 8388607;
	or.b32  	%r310, %r309, 1065353216;
	mov.b32 	%f517, %r310;
	shr.u32 	%r311, %r308, 23;
	cvt.rn.f32.u32 	%f518, %r311;
	add.f32 	%f519, %f516, %f518;
	setp.gt.f32 	%p72, %f517, 0f3FB504F3;
	mul.f32 	%f520, %f517, 0f3F000000;
	add.f32 	%f521, %f519, 0f3F800000;
	selp.f32 	%f522, %f521, %f519, %p72;
	selp.f32 	%f523, %f520, %f517, %p72;
	add.f32 	%f524, %f523, 0fBF800000;
	add.f32 	%f525, %f523, 0f3F800000;
	rcp.approx.ftz.f32 	%f526, %f525;
	add.f32 	%f527, %f524, %f524;
	mul.f32 	%f528, %f527, %f526;
	mul.f32 	%f529, %f528, %f528;
	mov.f32 	%f530, 0f3C4CAF63;
	mov.f32 	%f531, 0f3B18F0FE;
	fma.rn.f32 	%f532, %f531, %f529, %f530;
	mov.f32 	%f533, 0f3DAAAABD;
	fma.rn.f32 	%f534, %f532, %f529, %f533;
	mul.rn.f32 	%f535, %f534, %f529;
	mul.rn.f32 	%f536, %f535, %f528;
	sub.f32 	%f537, %f524, %f528;
	add.f32 	%f538, %f537, %f537;
	neg.f32 	%f539, %f528;
	fma.rn.f32 	%f540, %f539, %f524, %f538;
	mul.rn.f32 	%f541, %f526, %f540;
	add.f32 	%f542, %f536, %f528;
	sub.f32 	%f543, %f528, %f542;
	add.f32 	%f544, %f536, %f543;
	add.f32 	%f545, %f541, %f544;
	add.f32 	%f546, %f542, %f545;
	sub.f32 	%f547, %f542, %f546;
	add.f32 	%f548, %f545, %f547;
	mov.f32 	%f549, 0f3F317200;
	mul.rn.f32 	%f550, %f522, %f549;
	mov.f32 	%f551, 0f35BFBE8E;
	mul.rn.f32 	%f552, %f522, %f551;
	add.f32 	%f553, %f550, %f546;
	sub.f32 	%f554, %f550, %f553;
	add.f32 	%f555, %f546, %f554;
	add.f32 	%f556, %f548, %f555;
	add.f32 	%f557, %f552, %f556;
	add.f32 	%f558, %f553, %f557;
	sub.f32 	%f559, %f553, %f558;
	add.f32 	%f560, %f557, %f559;
	mul.rn.f32 	%f561, %f512, %f558;
	neg.f32 	%f562, %f561;
	fma.rn.f32 	%f563, %f512, %f558, %f562;
	fma.rn.f32 	%f564, %f512, %f560, %f563;
	mov.f32 	%f565, 0f00000000;
	fma.rn.f32 	%f566, %f565, %f558, %f564;
	add.rn.f32 	%f567, %f561, %f566;
	neg.f32 	%f568, %f567;
	add.rn.f32 	%f569, %f561, %f568;
	add.rn.f32 	%f570, %f569, %f566;
	mov.b32 	%r312, %f567;
	setp.eq.s32 	%p73, %r312, 1118925336;
	add.s32 	%r313, %r312, -1;
	mov.b32 	%f571, %r313;
	add.f32 	%f572, %f570, 0f37000000;
	selp.f32 	%f138, %f572, %f570, %p73;
	selp.f32 	%f573, %f571, %f567, %p73;
	mov.f32 	%f574, 0f3FB8AA3B;
	mul.rn.f32 	%f575, %f573, %f574;
	cvt.rzi.f32.f32 	%f576, %f575;
	abs.f32 	%f577, %f576;
	setp.gt.f32 	%p74, %f577, 0f42FC0000;
	mov.b32 	%r314, %f576;
	and.b32  	%r315, %r314, -2147483648;
	or.b32  	%r316, %r315, 1123811328;
	mov.b32 	%f578, %r316;
	selp.f32 	%f579, %f578, %f576, %p74;
	mov.f32 	%f580, 0fBF317218;
	fma.rn.f32 	%f581, %f579, %f580, %f573;
	mov.f32 	%f582, 0f3102E308;
	fma.rn.f32 	%f583, %f579, %f582, %f581;
	mul.f32 	%f584, %f583, 0f3FB8AA3B;
	add.f32 	%f585, %f579, 0f4B40007F;
	mov.b32 	%r317, %f585;
	shl.b32 	%r318, %r317, 23;
	mov.b32 	%f586, %r318;
	ex2.approx.ftz.f32 	%f587, %f584;
	mul.f32 	%f139, %f587, %f586;
	setp.eq.f32 	%p75, %f139, 0f7F800000;
	mov.f32 	%f1224, 0f7F800000;
	@%p75 bra 	$L__BB0_59;

	fma.rn.f32 	%f1224, %f139, %f138, %f139;

$L__BB0_59:
	setp.lt.f32 	%p76, %f135, 0f00000000;
	setp.eq.f32 	%p77, %f136, 0f3F800000;
	and.pred  	%p3, %p76, %p77;
	setp.eq.f32 	%p78, %f135, 0f00000000;
	@%p78 bra 	$L__BB0_63;
	bra.uni 	$L__BB0_60;

$L__BB0_63:
	add.f32 	%f592, %f135, %f135;
	selp.f32 	%f1226, %f592, 0f00000000, %p77;
	bra.uni 	$L__BB0_64;

$L__BB0_157:
	mov.f32 	%f1163, 0f00000000;
	// begin inline asm
	{  cvt.rn.f16.f32 %rs57, %f1163;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs56, %f1163;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs55, %f1163;}

	// end inline asm
	mov.u16 	%rs58, 0;
	st.global.v4.u16 	[%rd24], {%rs55, %rs56, %rs57, %rs58};

$L__BB0_158:
	and.b32  	%r437, %r57, 64;
	setp.eq.s32 	%p193, %r437, 0;
	@%p193 bra 	$L__BB0_160;

	ld.const.u64 	%rd92, [params+208];
	cvta.to.global.u64 	%rd93, %rd92;
	ld.const.u32 	%r438, [params+200];
	mad.lo.s32 	%r439, %r438, %r7, %r6;
	mul.wide.u32 	%rd94, %r439, 4;
	add.s64 	%rd95, %rd93, %rd94;
	mov.u16 	%rs59, 0;
	st.global.v4.u8 	[%rd95], {%rs59, %rs59, %rs59, %rs59};
	bra.uni 	$L__BB0_160;

$L__BB0_60:
	mov.b32 	%r319, %f1224;
	xor.b32  	%r320, %r319, -2147483648;
	mov.b32 	%f588, %r320;
	selp.f32 	%f1226, %f588, %f1224, %p3;
	setp.geu.f32 	%p79, %f135, 0f00000000;
	@%p79 bra 	$L__BB0_64;

	mov.f32 	%f589, 0f3EE8BA2E;
	cvt.rzi.f32.f32 	%f590, %f589;
	setp.eq.f32 	%p80, %f590, 0f3EE8BA2E;
	@%p80 bra 	$L__BB0_64;

	mov.f32 	%f1226, 0f7FFFFFFF;

$L__BB0_64:
	add.f32 	%f593, %f137, 0f3EE8BA2E;
	mov.b32 	%r321, %f593;
	setp.lt.s32 	%p82, %r321, 2139095040;
	@%p82 bra 	$L__BB0_69;

	setp.gtu.f32 	%p83, %f137, 0f7F800000;
	@%p83 bra 	$L__BB0_68;
	bra.uni 	$L__BB0_66;

$L__BB0_68:
	add.f32 	%f1226, %f135, 0f3EE8BA2E;
	bra.uni 	$L__BB0_69;

$L__BB0_66:
	setp.neu.f32 	%p84, %f137, 0f7F800000;
	@%p84 bra 	$L__BB0_69;

	selp.f32 	%f1226, 0fFF800000, 0f7F800000, %p3;

$L__BB0_69:
	mul.f32 	%f594, %f1226, 0f437F0000;
	setp.eq.f32 	%p85, %f135, 0f3F800000;
	selp.f32 	%f595, 0f437F0000, %f594, %p85;
	cvt.rzi.u32.f32 	%r322, %f595;
	shl.b64 	%rd69, %rd20, 1;
	add.s64 	%rd70, %rd19, %rd69;
	cvt.u16.u32 	%rs16, %r322;
	mov.u16 	%rs17, 255;
	st.global.v2.u8 	[%rd70], {%rs16, %rs17};

$L__BB0_70:
	ld.const.v2.f32 	{%f596, %f597}, [params+648];
	mul.f32 	%f148, %f1223, %f596;
	mul.f32 	%f149, %f1223, %f597;
	ld.const.f32 	%f600, [params+656];
	mul.f32 	%f150, %f1223, %f600;
	and.b32  	%r323, %r56, 1;
	setp.eq.b32 	%p86, %r323, 1;
	mov.pred 	%p87, 0;
	xor.pred  	%p88, %p86, %p87;
	not.pred 	%p89, %p88;
	@%p89 bra 	$L__BB0_144;

	mov.f32 	%f602, 0f3E666666;
	cvt.rzi.f32.f32 	%f603, %f602;
	add.f32 	%f604, %f603, %f603;
	mov.f32 	%f605, 0f3EE66666;
	sub.f32 	%f606, %f605, %f604;
	abs.f32 	%f151, %f606;
	abs.f32 	%f152, %f148;
	setp.lt.f32 	%p90, %f152, 0f00800000;
	mul.f32 	%f607, %f152, 0f4B800000;
	selp.f32 	%f608, %f607, %f152, %p90;
	selp.f32 	%f609, 0fC3170000, 0fC2FE0000, %p90;
	mov.b32 	%r324, %f608;
	and.b32  	%r325, %r324, 8388607;
	or.b32  	%r326, %r325, 1065353216;
	mov.b32 	%f610, %r326;
	shr.u32 	%r327, %r324, 23;
	cvt.rn.f32.u32 	%f611, %r327;
	add.f32 	%f612, %f609, %f611;
	setp.gt.f32 	%p91, %f610, 0f3FB504F3;
	mul.f32 	%f613, %f610, 0f3F000000;
	add.f32 	%f614, %f612, 0f3F800000;
	selp.f32 	%f615, %f614, %f612, %p91;
	selp.f32 	%f616, %f613, %f610, %p91;
	add.f32 	%f617, %f616, 0fBF800000;
	add.f32 	%f618, %f616, 0f3F800000;
	rcp.approx.ftz.f32 	%f619, %f618;
	add.f32 	%f620, %f617, %f617;
	mul.f32 	%f621, %f620, %f619;
	mul.f32 	%f622, %f621, %f621;
	mov.f32 	%f623, 0f3C4CAF63;
	mov.f32 	%f624, 0f3B18F0FE;
	fma.rn.f32 	%f625, %f624, %f622, %f623;
	mov.f32 	%f626, 0f3DAAAABD;
	fma.rn.f32 	%f627, %f625, %f622, %f626;
	mul.rn.f32 	%f628, %f627, %f622;
	mul.rn.f32 	%f629, %f628, %f621;
	sub.f32 	%f630, %f617, %f621;
	add.f32 	%f631, %f630, %f630;
	neg.f32 	%f632, %f621;
	fma.rn.f32 	%f633, %f632, %f617, %f631;
	mul.rn.f32 	%f634, %f619, %f633;
	add.f32 	%f635, %f629, %f621;
	sub.f32 	%f636, %f621, %f635;
	add.f32 	%f637, %f629, %f636;
	add.f32 	%f638, %f634, %f637;
	add.f32 	%f639, %f635, %f638;
	sub.f32 	%f640, %f635, %f639;
	add.f32 	%f641, %f638, %f640;
	mov.f32 	%f642, 0f3F317200;
	mul.rn.f32 	%f643, %f615, %f642;
	mov.f32 	%f644, 0f35BFBE8E;
	mul.rn.f32 	%f645, %f615, %f644;
	add.f32 	%f646, %f643, %f639;
	sub.f32 	%f647, %f643, %f646;
	add.f32 	%f648, %f639, %f647;
	add.f32 	%f649, %f641, %f648;
	add.f32 	%f650, %f645, %f649;
	add.f32 	%f651, %f646, %f650;
	sub.f32 	%f652, %f646, %f651;
	add.f32 	%f653, %f650, %f652;
	mul.rn.f32 	%f654, %f605, %f651;
	neg.f32 	%f655, %f654;
	fma.rn.f32 	%f656, %f605, %f651, %f655;
	fma.rn.f32 	%f657, %f605, %f653, %f656;
	mov.f32 	%f658, 0f00000000;
	fma.rn.f32 	%f659, %f658, %f651, %f657;
	add.rn.f32 	%f660, %f654, %f659;
	neg.f32 	%f661, %f660;
	add.rn.f32 	%f662, %f654, %f661;
	add.rn.f32 	%f663, %f662, %f659;
	mov.b32 	%r328, %f660;
	setp.eq.s32 	%p92, %r328, 1118925336;
	add.s32 	%r329, %r328, -1;
	mov.b32 	%f664, %r329;
	add.f32 	%f665, %f663, 0f37000000;
	selp.f32 	%f153, %f665, %f663, %p92;
	selp.f32 	%f666, %f664, %f660, %p92;
	mov.f32 	%f667, 0f3FB8AA3B;
	mul.rn.f32 	%f668, %f666, %f667;
	cvt.rzi.f32.f32 	%f669, %f668;
	abs.f32 	%f670, %f669;
	setp.gt.f32 	%p93, %f670, 0f42FC0000;
	mov.b32 	%r330, %f669;
	and.b32  	%r331, %r330, -2147483648;
	or.b32  	%r332, %r331, 1123811328;
	mov.b32 	%f671, %r332;
	selp.f32 	%f672, %f671, %f669, %p93;
	mov.f32 	%f673, 0fBF317218;
	fma.rn.f32 	%f674, %f672, %f673, %f666;
	mov.f32 	%f675, 0f3102E308;
	fma.rn.f32 	%f676, %f672, %f675, %f674;
	mul.f32 	%f677, %f676, 0f3FB8AA3B;
	add.f32 	%f678, %f672, 0f4B40007F;
	mov.b32 	%r333, %f678;
	shl.b32 	%r334, %r333, 23;
	mov.b32 	%f679, %r334;
	ex2.approx.ftz.f32 	%f680, %f677;
	mul.f32 	%f154, %f680, %f679;
	setp.eq.f32 	%p94, %f154, 0f7F800000;
	mov.f32 	%f1227, 0f7F800000;
	@%p94 bra 	$L__BB0_73;

	fma.rn.f32 	%f1227, %f154, %f153, %f154;

$L__BB0_73:
	setp.lt.f32 	%p95, %f148, 0f00000000;
	setp.eq.f32 	%p96, %f151, 0f3F800000;
	and.pred  	%p4, %p95, %p96;
	setp.eq.f32 	%p97, %f148, 0f00000000;
	@%p97 bra 	$L__BB0_77;
	bra.uni 	$L__BB0_74;

$L__BB0_77:
	add.f32 	%f685, %f148, %f148;
	selp.f32 	%f1229, %f685, 0f00000000, %p96;
	bra.uni 	$L__BB0_78;

$L__BB0_74:
	mov.b32 	%r335, %f1227;
	xor.b32  	%r336, %r335, -2147483648;
	mov.b32 	%f681, %r336;
	selp.f32 	%f1229, %f681, %f1227, %p4;
	setp.geu.f32 	%p98, %f148, 0f00000000;
	@%p98 bra 	$L__BB0_78;

	mov.f32 	%f682, 0f3EE66666;
	cvt.rzi.f32.f32 	%f683, %f682;
	setp.eq.f32 	%p99, %f683, 0f3EE66666;
	@%p99 bra 	$L__BB0_78;

	mov.f32 	%f1229, 0f7FFFFFFF;

$L__BB0_78:
	add.f32 	%f686, %f152, 0f3EE66666;
	mov.b32 	%r337, %f686;
	setp.lt.s32 	%p101, %r337, 2139095040;
	@%p101 bra 	$L__BB0_83;

	setp.gtu.f32 	%p102, %f152, 0f7F800000;
	@%p102 bra 	$L__BB0_82;
	bra.uni 	$L__BB0_80;

$L__BB0_82:
	add.f32 	%f1229, %f148, 0f3EE66666;
	bra.uni 	$L__BB0_83;

$L__BB0_80:
	setp.neu.f32 	%p103, %f152, 0f7F800000;
	@%p103 bra 	$L__BB0_83;

	selp.f32 	%f1229, 0fFF800000, 0f7F800000, %p4;

$L__BB0_83:
	setp.eq.f32 	%p104, %f148, 0f3F800000;
	selp.f32 	%f163, 0f3F800000, %f1229, %p104;
	abs.f32 	%f164, %f149;
	setp.lt.f32 	%p105, %f164, 0f00800000;
	mul.f32 	%f688, %f164, 0f4B800000;
	selp.f32 	%f689, %f688, %f164, %p105;
	selp.f32 	%f690, 0fC3170000, 0fC2FE0000, %p105;
	mov.b32 	%r338, %f689;
	and.b32  	%r339, %r338, 8388607;
	or.b32  	%r340, %r339, 1065353216;
	mov.b32 	%f691, %r340;
	shr.u32 	%r341, %r338, 23;
	cvt.rn.f32.u32 	%f692, %r341;
	add.f32 	%f693, %f690, %f692;
	setp.gt.f32 	%p106, %f691, 0f3FB504F3;
	mul.f32 	%f694, %f691, 0f3F000000;
	add.f32 	%f695, %f693, 0f3F800000;
	selp.f32 	%f696, %f695, %f693, %p106;
	selp.f32 	%f697, %f694, %f691, %p106;
	add.f32 	%f698, %f697, 0fBF800000;
	add.f32 	%f699, %f697, 0f3F800000;
	rcp.approx.ftz.f32 	%f700, %f699;
	add.f32 	%f701, %f698, %f698;
	mul.f32 	%f702, %f701, %f700;
	mul.f32 	%f703, %f702, %f702;
	mov.f32 	%f704, 0f3C4CAF63;
	mov.f32 	%f705, 0f3B18F0FE;
	fma.rn.f32 	%f706, %f705, %f703, %f704;
	mov.f32 	%f707, 0f3DAAAABD;
	fma.rn.f32 	%f708, %f706, %f703, %f707;
	mul.rn.f32 	%f709, %f708, %f703;
	mul.rn.f32 	%f710, %f709, %f702;
	sub.f32 	%f711, %f698, %f702;
	add.f32 	%f712, %f711, %f711;
	neg.f32 	%f713, %f702;
	fma.rn.f32 	%f714, %f713, %f698, %f712;
	mul.rn.f32 	%f715, %f700, %f714;
	add.f32 	%f716, %f710, %f702;
	sub.f32 	%f717, %f702, %f716;
	add.f32 	%f718, %f710, %f717;
	add.f32 	%f719, %f715, %f718;
	add.f32 	%f720, %f716, %f719;
	sub.f32 	%f721, %f716, %f720;
	add.f32 	%f722, %f719, %f721;
	mov.f32 	%f723, 0f3F317200;
	mul.rn.f32 	%f724, %f696, %f723;
	mov.f32 	%f725, 0f35BFBE8E;
	mul.rn.f32 	%f726, %f696, %f725;
	add.f32 	%f727, %f724, %f720;
	sub.f32 	%f728, %f724, %f727;
	add.f32 	%f729, %f720, %f728;
	add.f32 	%f730, %f722, %f729;
	add.f32 	%f731, %f726, %f730;
	add.f32 	%f732, %f727, %f731;
	sub.f32 	%f733, %f727, %f732;
	add.f32 	%f734, %f731, %f733;
	mov.f32 	%f735, 0f3EE66666;
	mul.rn.f32 	%f736, %f735, %f732;
	neg.f32 	%f737, %f736;
	fma.rn.f32 	%f738, %f735, %f732, %f737;
	fma.rn.f32 	%f739, %f735, %f734, %f738;
	mov.f32 	%f740, 0f00000000;
	fma.rn.f32 	%f741, %f740, %f732, %f739;
	add.rn.f32 	%f742, %f736, %f741;
	neg.f32 	%f743, %f742;
	add.rn.f32 	%f744, %f736, %f743;
	add.rn.f32 	%f745, %f744, %f741;
	mov.b32 	%r342, %f742;
	setp.eq.s32 	%p107, %r342, 1118925336;
	add.s32 	%r343, %r342, -1;
	mov.b32 	%f746, %r343;
	add.f32 	%f747, %f745, 0f37000000;
	selp.f32 	%f165, %f747, %f745, %p107;
	selp.f32 	%f748, %f746, %f742, %p107;
	mov.f32 	%f749, 0f3FB8AA3B;
	mul.rn.f32 	%f750, %f748, %f749;
	cvt.rzi.f32.f32 	%f751, %f750;
	abs.f32 	%f752, %f751;
	setp.gt.f32 	%p108, %f752, 0f42FC0000;
	mov.b32 	%r344, %f751;
	and.b32  	%r345, %r344, -2147483648;
	or.b32  	%r346, %r345, 1123811328;
	mov.b32 	%f753, %r346;
	selp.f32 	%f754, %f753, %f751, %p108;
	mov.f32 	%f755, 0fBF317218;
	fma.rn.f32 	%f756, %f754, %f755, %f748;
	mov.f32 	%f757, 0f3102E308;
	fma.rn.f32 	%f758, %f754, %f757, %f756;
	mul.f32 	%f759, %f758, 0f3FB8AA3B;
	add.f32 	%f760, %f754, 0f4B40007F;
	mov.b32 	%r347, %f760;
	shl.b32 	%r348, %r347, 23;
	mov.b32 	%f761, %r348;
	ex2.approx.ftz.f32 	%f762, %f759;
	mul.f32 	%f166, %f762, %f761;
	setp.eq.f32 	%p109, %f166, 0f7F800000;
	mov.f32 	%f1230, 0f7F800000;
	@%p109 bra 	$L__BB0_85;

	fma.rn.f32 	%f1230, %f166, %f165, %f166;

$L__BB0_85:
	setp.lt.f32 	%p110, %f149, 0f00000000;
	and.pred  	%p5, %p110, %p96;
	setp.eq.f32 	%p112, %f149, 0f00000000;
	@%p112 bra 	$L__BB0_89;
	bra.uni 	$L__BB0_86;

$L__BB0_89:
	add.f32 	%f767, %f149, %f149;
	selp.f32 	%f1232, %f767, 0f00000000, %p96;
	bra.uni 	$L__BB0_90;

$L__BB0_86:
	mov.b32 	%r349, %f1230;
	xor.b32  	%r350, %r349, -2147483648;
	mov.b32 	%f763, %r350;
	selp.f32 	%f1232, %f763, %f1230, %p5;
	setp.geu.f32 	%p113, %f149, 0f00000000;
	@%p113 bra 	$L__BB0_90;

	mov.f32 	%f764, 0f3EE66666;
	cvt.rzi.f32.f32 	%f765, %f764;
	setp.eq.f32 	%p114, %f765, 0f3EE66666;
	@%p114 bra 	$L__BB0_90;

	mov.f32 	%f1232, 0f7FFFFFFF;

$L__BB0_90:
	add.f32 	%f768, %f164, 0f3EE66666;
	mov.b32 	%r351, %f768;
	setp.lt.s32 	%p116, %r351, 2139095040;
	@%p116 bra 	$L__BB0_95;

	setp.gtu.f32 	%p117, %f164, 0f7F800000;
	@%p117 bra 	$L__BB0_94;
	bra.uni 	$L__BB0_92;

$L__BB0_94:
	add.f32 	%f1232, %f149, 0f3EE66666;
	bra.uni 	$L__BB0_95;

$L__BB0_92:
	setp.neu.f32 	%p118, %f164, 0f7F800000;
	@%p118 bra 	$L__BB0_95;

	selp.f32 	%f1232, 0fFF800000, 0f7F800000, %p5;

$L__BB0_95:
	setp.eq.f32 	%p119, %f149, 0f3F800000;
	selp.f32 	%f175, 0f3F800000, %f1232, %p119;
	abs.f32 	%f176, %f150;
	setp.lt.f32 	%p120, %f176, 0f00800000;
	mul.f32 	%f770, %f176, 0f4B800000;
	selp.f32 	%f771, %f770, %f176, %p120;
	selp.f32 	%f772, 0fC3170000, 0fC2FE0000, %p120;
	mov.b32 	%r352, %f771;
	and.b32  	%r353, %r352, 8388607;
	or.b32  	%r354, %r353, 1065353216;
	mov.b32 	%f773, %r354;
	shr.u32 	%r355, %r352, 23;
	cvt.rn.f32.u32 	%f774, %r355;
	add.f32 	%f775, %f772, %f774;
	setp.gt.f32 	%p121, %f773, 0f3FB504F3;
	mul.f32 	%f776, %f773, 0f3F000000;
	add.f32 	%f777, %f775, 0f3F800000;
	selp.f32 	%f778, %f777, %f775, %p121;
	selp.f32 	%f779, %f776, %f773, %p121;
	add.f32 	%f780, %f779, 0fBF800000;
	add.f32 	%f781, %f779, 0f3F800000;
	rcp.approx.ftz.f32 	%f782, %f781;
	add.f32 	%f783, %f780, %f780;
	mul.f32 	%f784, %f783, %f782;
	mul.f32 	%f785, %f784, %f784;
	mov.f32 	%f786, 0f3C4CAF63;
	mov.f32 	%f787, 0f3B18F0FE;
	fma.rn.f32 	%f788, %f787, %f785, %f786;
	mov.f32 	%f789, 0f3DAAAABD;
	fma.rn.f32 	%f790, %f788, %f785, %f789;
	mul.rn.f32 	%f791, %f790, %f785;
	mul.rn.f32 	%f792, %f791, %f784;
	sub.f32 	%f793, %f780, %f784;
	add.f32 	%f794, %f793, %f793;
	neg.f32 	%f795, %f784;
	fma.rn.f32 	%f796, %f795, %f780, %f794;
	mul.rn.f32 	%f797, %f782, %f796;
	add.f32 	%f798, %f792, %f784;
	sub.f32 	%f799, %f784, %f798;
	add.f32 	%f800, %f792, %f799;
	add.f32 	%f801, %f797, %f800;
	add.f32 	%f802, %f798, %f801;
	sub.f32 	%f803, %f798, %f802;
	add.f32 	%f804, %f801, %f803;
	mov.f32 	%f805, 0f3F317200;
	mul.rn.f32 	%f806, %f778, %f805;
	mov.f32 	%f807, 0f35BFBE8E;
	mul.rn.f32 	%f808, %f778, %f807;
	add.f32 	%f809, %f806, %f802;
	sub.f32 	%f810, %f806, %f809;
	add.f32 	%f811, %f802, %f810;
	add.f32 	%f812, %f804, %f811;
	add.f32 	%f813, %f808, %f812;
	add.f32 	%f814, %f809, %f813;
	sub.f32 	%f815, %f809, %f814;
	add.f32 	%f816, %f813, %f815;
	mov.f32 	%f817, 0f3EE66666;
	mul.rn.f32 	%f818, %f817, %f814;
	neg.f32 	%f819, %f818;
	fma.rn.f32 	%f820, %f817, %f814, %f819;
	fma.rn.f32 	%f821, %f817, %f816, %f820;
	mov.f32 	%f822, 0f00000000;
	fma.rn.f32 	%f823, %f822, %f814, %f821;
	add.rn.f32 	%f824, %f818, %f823;
	neg.f32 	%f825, %f824;
	add.rn.f32 	%f826, %f818, %f825;
	add.rn.f32 	%f827, %f826, %f823;
	mov.b32 	%r356, %f824;
	setp.eq.s32 	%p122, %r356, 1118925336;
	add.s32 	%r357, %r356, -1;
	mov.b32 	%f828, %r357;
	add.f32 	%f829, %f827, 0f37000000;
	selp.f32 	%f177, %f829, %f827, %p122;
	selp.f32 	%f830, %f828, %f824, %p122;
	mov.f32 	%f831, 0f3FB8AA3B;
	mul.rn.f32 	%f832, %f830, %f831;
	cvt.rzi.f32.f32 	%f833, %f832;
	abs.f32 	%f834, %f833;
	setp.gt.f32 	%p123, %f834, 0f42FC0000;
	mov.b32 	%r358, %f833;
	and.b32  	%r359, %r358, -2147483648;
	or.b32  	%r360, %r359, 1123811328;
	mov.b32 	%f835, %r360;
	selp.f32 	%f836, %f835, %f833, %p123;
	mov.f32 	%f837, 0fBF317218;
	fma.rn.f32 	%f838, %f836, %f837, %f830;
	mov.f32 	%f839, 0f3102E308;
	fma.rn.f32 	%f840, %f836, %f839, %f838;
	mul.f32 	%f841, %f840, 0f3FB8AA3B;
	add.f32 	%f842, %f836, 0f4B40007F;
	mov.b32 	%r361, %f842;
	shl.b32 	%r362, %r361, 23;
	mov.b32 	%f843, %r362;
	ex2.approx.ftz.f32 	%f844, %f841;
	mul.f32 	%f178, %f844, %f843;
	setp.eq.f32 	%p124, %f178, 0f7F800000;
	mov.f32 	%f1233, 0f7F800000;
	@%p124 bra 	$L__BB0_97;

	fma.rn.f32 	%f1233, %f178, %f177, %f178;

$L__BB0_97:
	setp.lt.f32 	%p125, %f150, 0f00000000;
	and.pred  	%p6, %p125, %p96;
	setp.eq.f32 	%p127, %f150, 0f00000000;
	@%p127 bra 	$L__BB0_101;
	bra.uni 	$L__BB0_98;

$L__BB0_101:
	add.f32 	%f849, %f150, %f150;
	selp.f32 	%f1235, %f849, 0f00000000, %p96;
	bra.uni 	$L__BB0_102;

$L__BB0_98:
	mov.b32 	%r363, %f1233;
	xor.b32  	%r364, %r363, -2147483648;
	mov.b32 	%f845, %r364;
	selp.f32 	%f1235, %f845, %f1233, %p6;
	setp.geu.f32 	%p128, %f150, 0f00000000;
	@%p128 bra 	$L__BB0_102;

	mov.f32 	%f846, 0f3EE66666;
	cvt.rzi.f32.f32 	%f847, %f846;
	setp.eq.f32 	%p129, %f847, 0f3EE66666;
	@%p129 bra 	$L__BB0_102;

	mov.f32 	%f1235, 0f7FFFFFFF;

$L__BB0_102:
	add.f32 	%f850, %f176, 0f3EE66666;
	mov.b32 	%r365, %f850;
	setp.lt.s32 	%p131, %r365, 2139095040;
	@%p131 bra 	$L__BB0_107;

	setp.gtu.f32 	%p132, %f176, 0f7F800000;
	@%p132 bra 	$L__BB0_106;
	bra.uni 	$L__BB0_104;

$L__BB0_106:
	add.f32 	%f1235, %f150, 0f3EE66666;
	bra.uni 	$L__BB0_107;

$L__BB0_104:
	setp.neu.f32 	%p133, %f176, 0f7F800000;
	@%p133 bra 	$L__BB0_107;

	selp.f32 	%f1235, 0fFF800000, 0f7F800000, %p6;

$L__BB0_107:
	setp.eq.f32 	%p134, %f150, 0f3F800000;
	mov.f32 	%f852, 0f3F800000;
	selp.f32 	%f853, 0f3F800000, %f1235, %p134;
	ld.const.u64 	%rd71, [params+144];
	cvta.to.global.u64 	%rd21, %rd71;
	ld.const.u32 	%r366, [params+136];
	mad.lo.s32 	%r367, %r366, %r7, %r6;
	cvt.u64.u32 	%rd22, %r367;
	min.f32 	%f854, %f163, %f852;
	mov.f32 	%f855, 0f00000000;
	max.f32 	%f187, %f855, %f854;
	min.f32 	%f856, %f175, %f852;
	max.f32 	%f188, %f855, %f856;
	min.f32 	%f857, %f853, %f852;
	max.f32 	%f189, %f855, %f857;
	mov.f32 	%f858, 0f3E555555;
	cvt.rzi.f32.f32 	%f859, %f858;
	add.f32 	%f860, %f859, %f859;
	mov.f32 	%f861, 0f3ED55555;
	sub.f32 	%f862, %f861, %f860;
	abs.f32 	%f190, %f862;
	abs.f32 	%f191, %f187;
	setp.lt.f32 	%p135, %f191, 0f00800000;
	mul.f32 	%f863, %f191, 0f4B800000;
	selp.f32 	%f864, %f863, %f191, %p135;
	selp.f32 	%f865, 0fC3170000, 0fC2FE0000, %p135;
	mov.b32 	%r368, %f864;
	and.b32  	%r369, %r368, 8388607;
	or.b32  	%r370, %r369, 1065353216;
	mov.b32 	%f866, %r370;
	shr.u32 	%r371, %r368, 23;
	cvt.rn.f32.u32 	%f867, %r371;
	add.f32 	%f868, %f865, %f867;
	setp.gt.f32 	%p136, %f866, 0f3FB504F3;
	mul.f32 	%f869, %f866, 0f3F000000;
	add.f32 	%f870, %f868, 0f3F800000;
	selp.f32 	%f871, %f870, %f868, %p136;
	selp.f32 	%f872, %f869, %f866, %p136;
	add.f32 	%f873, %f872, 0fBF800000;
	add.f32 	%f874, %f872, 0f3F800000;
	rcp.approx.ftz.f32 	%f875, %f874;
	add.f32 	%f876, %f873, %f873;
	mul.f32 	%f877, %f876, %f875;
	mul.f32 	%f878, %f877, %f877;
	mov.f32 	%f879, 0f3C4CAF63;
	mov.f32 	%f880, 0f3B18F0FE;
	fma.rn.f32 	%f881, %f880, %f878, %f879;
	mov.f32 	%f882, 0f3DAAAABD;
	fma.rn.f32 	%f883, %f881, %f878, %f882;
	mul.rn.f32 	%f884, %f883, %f878;
	mul.rn.f32 	%f885, %f884, %f877;
	sub.f32 	%f886, %f873, %f877;
	add.f32 	%f887, %f886, %f886;
	neg.f32 	%f888, %f877;
	fma.rn.f32 	%f889, %f888, %f873, %f887;
	mul.rn.f32 	%f890, %f875, %f889;
	add.f32 	%f891, %f885, %f877;
	sub.f32 	%f892, %f877, %f891;
	add.f32 	%f893, %f885, %f892;
	add.f32 	%f894, %f890, %f893;
	add.f32 	%f895, %f891, %f894;
	sub.f32 	%f896, %f891, %f895;
	add.f32 	%f897, %f894, %f896;
	mov.f32 	%f898, 0f3F317200;
	mul.rn.f32 	%f899, %f871, %f898;
	mov.f32 	%f900, 0f35BFBE8E;
	mul.rn.f32 	%f901, %f871, %f900;
	add.f32 	%f902, %f899, %f895;
	sub.f32 	%f903, %f899, %f902;
	add.f32 	%f904, %f895, %f903;
	add.f32 	%f905, %f897, %f904;
	add.f32 	%f906, %f901, %f905;
	add.f32 	%f907, %f902, %f906;
	sub.f32 	%f908, %f902, %f907;
	add.f32 	%f909, %f906, %f908;
	mul.rn.f32 	%f910, %f861, %f907;
	neg.f32 	%f911, %f910;
	fma.rn.f32 	%f912, %f861, %f907, %f911;
	fma.rn.f32 	%f913, %f861, %f909, %f912;
	fma.rn.f32 	%f914, %f855, %f907, %f913;
	add.rn.f32 	%f915, %f910, %f914;
	neg.f32 	%f916, %f915;
	add.rn.f32 	%f917, %f910, %f916;
	add.rn.f32 	%f918, %f917, %f914;
	mov.b32 	%r372, %f915;
	setp.eq.s32 	%p137, %r372, 1118925336;
	add.s32 	%r373, %r372, -1;
	mov.b32 	%f919, %r373;
	add.f32 	%f920, %f918, 0f37000000;
	selp.f32 	%f192, %f920, %f918, %p137;
	selp.f32 	%f921, %f919, %f915, %p137;
	mov.f32 	%f922, 0f3FB8AA3B;
	mul.rn.f32 	%f923, %f921, %f922;
	cvt.rzi.f32.f32 	%f924, %f923;
	abs.f32 	%f925, %f924;
	setp.gt.f32 	%p138, %f925, 0f42FC0000;
	mov.b32 	%r374, %f924;
	and.b32  	%r375, %r374, -2147483648;
	or.b32  	%r376, %r375, 1123811328;
	mov.b32 	%f926, %r376;
	selp.f32 	%f927, %f926, %f924, %p138;
	mov.f32 	%f928, 0fBF317218;
	fma.rn.f32 	%f929, %f927, %f928, %f921;
	mov.f32 	%f930, 0f3102E308;
	fma.rn.f32 	%f931, %f927, %f930, %f929;
	mul.f32 	%f932, %f931, 0f3FB8AA3B;
	add.f32 	%f933, %f927, 0f4B40007F;
	mov.b32 	%r377, %f933;
	shl.b32 	%r378, %r377, 23;
	mov.b32 	%f934, %r378;
	ex2.approx.ftz.f32 	%f935, %f932;
	mul.f32 	%f193, %f935, %f934;
	setp.eq.f32 	%p139, %f193, 0f7F800000;
	mov.f32 	%f1236, 0f7F800000;
	@%p139 bra 	$L__BB0_109;

	fma.rn.f32 	%f1236, %f193, %f192, %f193;

$L__BB0_109:
	setp.lt.f32 	%p140, %f187, 0f00000000;
	setp.eq.f32 	%p141, %f190, 0f3F800000;
	and.pred  	%p7, %p140, %p141;
	setp.eq.f32 	%p142, %f187, 0f00000000;
	@%p142 bra 	$L__BB0_113;
	bra.uni 	$L__BB0_110;

$L__BB0_113:
	add.f32 	%f940, %f187, %f187;
	selp.f32 	%f1238, %f940, 0f00000000, %p141;
	bra.uni 	$L__BB0_114;

$L__BB0_110:
	mov.b32 	%r379, %f1236;
	xor.b32  	%r380, %r379, -2147483648;
	mov.b32 	%f936, %r380;
	selp.f32 	%f1238, %f936, %f1236, %p7;
	setp.geu.f32 	%p143, %f187, 0f00000000;
	@%p143 bra 	$L__BB0_114;

	mov.f32 	%f937, 0f3ED55555;
	cvt.rzi.f32.f32 	%f938, %f937;
	setp.eq.f32 	%p144, %f938, 0f3ED55555;
	@%p144 bra 	$L__BB0_114;

	mov.f32 	%f1238, 0f7FFFFFFF;

$L__BB0_114:
	add.f32 	%f941, %f191, 0f3ED55555;
	mov.b32 	%r381, %f941;
	setp.lt.s32 	%p146, %r381, 2139095040;
	@%p146 bra 	$L__BB0_119;

	setp.gtu.f32 	%p147, %f191, 0f7F800000;
	@%p147 bra 	$L__BB0_118;
	bra.uni 	$L__BB0_116;

$L__BB0_118:
	add.f32 	%f1238, %f187, 0f3ED55555;
	bra.uni 	$L__BB0_119;

$L__BB0_116:
	setp.neu.f32 	%p148, %f191, 0f7F800000;
	@%p148 bra 	$L__BB0_119;

	selp.f32 	%f1238, 0fFF800000, 0f7F800000, %p7;

$L__BB0_119:
	abs.f32 	%f202, %f188;
	setp.lt.f32 	%p149, %f202, 0f00800000;
	mul.f32 	%f943, %f202, 0f4B800000;
	selp.f32 	%f944, %f943, %f202, %p149;
	selp.f32 	%f945, 0fC3170000, 0fC2FE0000, %p149;
	mov.b32 	%r382, %f944;
	and.b32  	%r383, %r382, 8388607;
	or.b32  	%r384, %r383, 1065353216;
	mov.b32 	%f946, %r384;
	shr.u32 	%r385, %r382, 23;
	cvt.rn.f32.u32 	%f947, %r385;
	add.f32 	%f948, %f945, %f947;
	setp.gt.f32 	%p150, %f946, 0f3FB504F3;
	mul.f32 	%f949, %f946, 0f3F000000;
	add.f32 	%f950, %f948, 0f3F800000;
	selp.f32 	%f951, %f950, %f948, %p150;
	selp.f32 	%f952, %f949, %f946, %p150;
	add.f32 	%f953, %f952, 0fBF800000;
	add.f32 	%f954, %f952, 0f3F800000;
	rcp.approx.ftz.f32 	%f955, %f954;
	add.f32 	%f956, %f953, %f953;
	mul.f32 	%f957, %f956, %f955;
	mul.f32 	%f958, %f957, %f957;
	mov.f32 	%f959, 0f3C4CAF63;
	mov.f32 	%f960, 0f3B18F0FE;
	fma.rn.f32 	%f961, %f960, %f958, %f959;
	mov.f32 	%f962, 0f3DAAAABD;
	fma.rn.f32 	%f963, %f961, %f958, %f962;
	mul.rn.f32 	%f964, %f963, %f958;
	mul.rn.f32 	%f965, %f964, %f957;
	sub.f32 	%f966, %f953, %f957;
	add.f32 	%f967, %f966, %f966;
	neg.f32 	%f968, %f957;
	fma.rn.f32 	%f969, %f968, %f953, %f967;
	mul.rn.f32 	%f970, %f955, %f969;
	add.f32 	%f971, %f965, %f957;
	sub.f32 	%f972, %f957, %f971;
	add.f32 	%f973, %f965, %f972;
	add.f32 	%f974, %f970, %f973;
	add.f32 	%f975, %f971, %f974;
	sub.f32 	%f976, %f971, %f975;
	add.f32 	%f977, %f974, %f976;
	mov.f32 	%f978, 0f3F317200;
	mul.rn.f32 	%f979, %f951, %f978;
	mov.f32 	%f980, 0f35BFBE8E;
	mul.rn.f32 	%f981, %f951, %f980;
	add.f32 	%f982, %f979, %f975;
	sub.f32 	%f983, %f979, %f982;
	add.f32 	%f984, %f975, %f983;
	add.f32 	%f985, %f977, %f984;
	add.f32 	%f986, %f981, %f985;
	add.f32 	%f987, %f982, %f986;
	sub.f32 	%f988, %f982, %f987;
	add.f32 	%f989, %f986, %f988;
	mov.f32 	%f990, 0f3ED55555;
	mul.rn.f32 	%f991, %f990, %f987;
	neg.f32 	%f992, %f991;
	fma.rn.f32 	%f993, %f990, %f987, %f992;
	fma.rn.f32 	%f994, %f990, %f989, %f993;
	mov.f32 	%f995, 0f00000000;
	fma.rn.f32 	%f996, %f995, %f987, %f994;
	add.rn.f32 	%f997, %f991, %f996;
	neg.f32 	%f998, %f997;
	add.rn.f32 	%f999, %f991, %f998;
	add.rn.f32 	%f1000, %f999, %f996;
	mov.b32 	%r386, %f997;
	setp.eq.s32 	%p151, %r386, 1118925336;
	add.s32 	%r387, %r386, -1;
	mov.b32 	%f1001, %r387;
	add.f32 	%f1002, %f1000, 0f37000000;
	selp.f32 	%f203, %f1002, %f1000, %p151;
	selp.f32 	%f1003, %f1001, %f997, %p151;
	mov.f32 	%f1004, 0f3FB8AA3B;
	mul.rn.f32 	%f1005, %f1003, %f1004;
	cvt.rzi.f32.f32 	%f1006, %f1005;
	abs.f32 	%f1007, %f1006;
	setp.gt.f32 	%p152, %f1007, 0f42FC0000;
	mov.b32 	%r388, %f1006;
	and.b32  	%r389, %r388, -2147483648;
	or.b32  	%r390, %r389, 1123811328;
	mov.b32 	%f1008, %r390;
	selp.f32 	%f1009, %f1008, %f1006, %p152;
	mov.f32 	%f1010, 0fBF317218;
	fma.rn.f32 	%f1011, %f1009, %f1010, %f1003;
	mov.f32 	%f1012, 0f3102E308;
	fma.rn.f32 	%f1013, %f1009, %f1012, %f1011;
	mul.f32 	%f1014, %f1013, 0f3FB8AA3B;
	add.f32 	%f1015, %f1009, 0f4B40007F;
	mov.b32 	%r391, %f1015;
	shl.b32 	%r392, %r391, 23;
	mov.b32 	%f1016, %r392;
	ex2.approx.ftz.f32 	%f1017, %f1014;
	mul.f32 	%f204, %f1017, %f1016;
	setp.eq.f32 	%p153, %f204, 0f7F800000;
	mov.f32 	%f1239, 0f7F800000;
	@%p153 bra 	$L__BB0_121;

	fma.rn.f32 	%f1239, %f204, %f203, %f204;

$L__BB0_121:
	setp.lt.f32 	%p154, %f188, 0f00000000;
	and.pred  	%p8, %p154, %p141;
	setp.eq.f32 	%p156, %f188, 0f00000000;
	@%p156 bra 	$L__BB0_125;
	bra.uni 	$L__BB0_122;

$L__BB0_125:
	add.f32 	%f1022, %f188, %f188;
	selp.f32 	%f1241, %f1022, 0f00000000, %p141;
	bra.uni 	$L__BB0_126;

$L__BB0_122:
	mov.b32 	%r393, %f1239;
	xor.b32  	%r394, %r393, -2147483648;
	mov.b32 	%f1018, %r394;
	selp.f32 	%f1241, %f1018, %f1239, %p8;
	setp.geu.f32 	%p157, %f188, 0f00000000;
	@%p157 bra 	$L__BB0_126;

	mov.f32 	%f1019, 0f3ED55555;
	cvt.rzi.f32.f32 	%f1020, %f1019;
	setp.eq.f32 	%p158, %f1020, 0f3ED55555;
	@%p158 bra 	$L__BB0_126;

	mov.f32 	%f1241, 0f7FFFFFFF;

$L__BB0_126:
	add.f32 	%f1023, %f202, 0f3ED55555;
	mov.b32 	%r395, %f1023;
	setp.lt.s32 	%p160, %r395, 2139095040;
	@%p160 bra 	$L__BB0_131;

	setp.gtu.f32 	%p161, %f202, 0f7F800000;
	@%p161 bra 	$L__BB0_130;
	bra.uni 	$L__BB0_128;

$L__BB0_130:
	add.f32 	%f1241, %f188, 0f3ED55555;
	bra.uni 	$L__BB0_131;

$L__BB0_128:
	setp.neu.f32 	%p162, %f202, 0f7F800000;
	@%p162 bra 	$L__BB0_131;

	selp.f32 	%f1241, 0fFF800000, 0f7F800000, %p8;

$L__BB0_131:
	abs.f32 	%f213, %f189;
	setp.lt.f32 	%p163, %f213, 0f00800000;
	mul.f32 	%f1025, %f213, 0f4B800000;
	selp.f32 	%f1026, %f1025, %f213, %p163;
	selp.f32 	%f1027, 0fC3170000, 0fC2FE0000, %p163;
	mov.b32 	%r396, %f1026;
	and.b32  	%r397, %r396, 8388607;
	or.b32  	%r398, %r397, 1065353216;
	mov.b32 	%f1028, %r398;
	shr.u32 	%r399, %r396, 23;
	cvt.rn.f32.u32 	%f1029, %r399;
	add.f32 	%f1030, %f1027, %f1029;
	setp.gt.f32 	%p164, %f1028, 0f3FB504F3;
	mul.f32 	%f1031, %f1028, 0f3F000000;
	add.f32 	%f1032, %f1030, 0f3F800000;
	selp.f32 	%f1033, %f1032, %f1030, %p164;
	selp.f32 	%f1034, %f1031, %f1028, %p164;
	add.f32 	%f1035, %f1034, 0fBF800000;
	add.f32 	%f1036, %f1034, 0f3F800000;
	rcp.approx.ftz.f32 	%f1037, %f1036;
	add.f32 	%f1038, %f1035, %f1035;
	mul.f32 	%f1039, %f1038, %f1037;
	mul.f32 	%f1040, %f1039, %f1039;
	mov.f32 	%f1041, 0f3C4CAF63;
	mov.f32 	%f1042, 0f3B18F0FE;
	fma.rn.f32 	%f1043, %f1042, %f1040, %f1041;
	mov.f32 	%f1044, 0f3DAAAABD;
	fma.rn.f32 	%f1045, %f1043, %f1040, %f1044;
	mul.rn.f32 	%f1046, %f1045, %f1040;
	mul.rn.f32 	%f1047, %f1046, %f1039;
	sub.f32 	%f1048, %f1035, %f1039;
	add.f32 	%f1049, %f1048, %f1048;
	neg.f32 	%f1050, %f1039;
	fma.rn.f32 	%f1051, %f1050, %f1035, %f1049;
	mul.rn.f32 	%f1052, %f1037, %f1051;
	add.f32 	%f1053, %f1047, %f1039;
	sub.f32 	%f1054, %f1039, %f1053;
	add.f32 	%f1055, %f1047, %f1054;
	add.f32 	%f1056, %f1052, %f1055;
	add.f32 	%f1057, %f1053, %f1056;
	sub.f32 	%f1058, %f1053, %f1057;
	add.f32 	%f1059, %f1056, %f1058;
	mov.f32 	%f1060, 0f3F317200;
	mul.rn.f32 	%f1061, %f1033, %f1060;
	mov.f32 	%f1062, 0f35BFBE8E;
	mul.rn.f32 	%f1063, %f1033, %f1062;
	add.f32 	%f1064, %f1061, %f1057;
	sub.f32 	%f1065, %f1061, %f1064;
	add.f32 	%f1066, %f1057, %f1065;
	add.f32 	%f1067, %f1059, %f1066;
	add.f32 	%f1068, %f1063, %f1067;
	add.f32 	%f1069, %f1064, %f1068;
	sub.f32 	%f1070, %f1064, %f1069;
	add.f32 	%f1071, %f1068, %f1070;
	mov.f32 	%f1072, 0f3ED55555;
	mul.rn.f32 	%f1073, %f1072, %f1069;
	neg.f32 	%f1074, %f1073;
	fma.rn.f32 	%f1075, %f1072, %f1069, %f1074;
	fma.rn.f32 	%f1076, %f1072, %f1071, %f1075;
	mov.f32 	%f1077, 0f00000000;
	fma.rn.f32 	%f1078, %f1077, %f1069, %f1076;
	add.rn.f32 	%f1079, %f1073, %f1078;
	neg.f32 	%f1080, %f1079;
	add.rn.f32 	%f1081, %f1073, %f1080;
	add.rn.f32 	%f1082, %f1081, %f1078;
	mov.b32 	%r400, %f1079;
	setp.eq.s32 	%p165, %r400, 1118925336;
	add.s32 	%r401, %r400, -1;
	mov.b32 	%f1083, %r401;
	add.f32 	%f1084, %f1082, 0f37000000;
	selp.f32 	%f214, %f1084, %f1082, %p165;
	selp.f32 	%f1085, %f1083, %f1079, %p165;
	mov.f32 	%f1086, 0f3FB8AA3B;
	mul.rn.f32 	%f1087, %f1085, %f1086;
	cvt.rzi.f32.f32 	%f1088, %f1087;
	abs.f32 	%f1089, %f1088;
	setp.gt.f32 	%p166, %f1089, 0f42FC0000;
	mov.b32 	%r402, %f1088;
	and.b32  	%r403, %r402, -2147483648;
	or.b32  	%r404, %r403, 1123811328;
	mov.b32 	%f1090, %r404;
	selp.f32 	%f1091, %f1090, %f1088, %p166;
	mov.f32 	%f1092, 0fBF317218;
	fma.rn.f32 	%f1093, %f1091, %f1092, %f1085;
	mov.f32 	%f1094, 0f3102E308;
	fma.rn.f32 	%f1095, %f1091, %f1094, %f1093;
	mul.f32 	%f1096, %f1095, 0f3FB8AA3B;
	add.f32 	%f1097, %f1091, 0f4B40007F;
	mov.b32 	%r405, %f1097;
	shl.b32 	%r406, %r405, 23;
	mov.b32 	%f1098, %r406;
	ex2.approx.ftz.f32 	%f1099, %f1096;
	mul.f32 	%f215, %f1099, %f1098;
	setp.eq.f32 	%p167, %f215, 0f7F800000;
	mov.f32 	%f1242, 0f7F800000;
	@%p167 bra 	$L__BB0_133;

	fma.rn.f32 	%f1242, %f215, %f214, %f215;

$L__BB0_133:
	setp.lt.f32 	%p168, %f189, 0f00000000;
	and.pred  	%p9, %p168, %p141;
	setp.eq.f32 	%p170, %f189, 0f00000000;
	@%p170 bra 	$L__BB0_137;
	bra.uni 	$L__BB0_134;

$L__BB0_137:
	add.f32 	%f1104, %f189, %f189;
	selp.f32 	%f1244, %f1104, 0f00000000, %p141;
	bra.uni 	$L__BB0_138;

$L__BB0_134:
	mov.b32 	%r407, %f1242;
	xor.b32  	%r408, %r407, -2147483648;
	mov.b32 	%f1100, %r408;
	selp.f32 	%f1244, %f1100, %f1242, %p9;
	setp.geu.f32 	%p171, %f189, 0f00000000;
	@%p171 bra 	$L__BB0_138;

	mov.f32 	%f1101, 0f3ED55555;
	cvt.rzi.f32.f32 	%f1102, %f1101;
	setp.eq.f32 	%p172, %f1102, 0f3ED55555;
	@%p172 bra 	$L__BB0_138;

	mov.f32 	%f1244, 0f7FFFFFFF;

$L__BB0_138:
	add.f32 	%f1105, %f213, 0f3ED55555;
	mov.b32 	%r409, %f1105;
	setp.lt.s32 	%p174, %r409, 2139095040;
	@%p174 bra 	$L__BB0_143;

	setp.gtu.f32 	%p175, %f213, 0f7F800000;
	@%p175 bra 	$L__BB0_142;
	bra.uni 	$L__BB0_140;

$L__BB0_142:
	add.f32 	%f1244, %f189, 0f3ED55555;
	bra.uni 	$L__BB0_143;

$L__BB0_140:
	setp.neu.f32 	%p176, %f213, 0f7F800000;
	@%p176 bra 	$L__BB0_143;

	selp.f32 	%f1244, 0fFF800000, 0f7F800000, %p9;

$L__BB0_143:
	fma.rn.f32 	%f1106, %f1238, 0f3F870A3D, 0fBD6147AE;
	setp.eq.f32 	%p177, %f187, 0f3F800000;
	mov.f32 	%f1107, 0f3F800000;
	selp.f32 	%f1108, 0f3F7FFFFF, %f1106, %p177;
	mul.f32 	%f1109, %f187, 0f414EB852;
	setp.lt.f32 	%p178, %f187, 0f3B4D2E1C;
	selp.f32 	%f1110, %f1109, %f1108, %p178;
	fma.rn.f32 	%f1111, %f1241, 0f3F870A3D, 0fBD6147AE;
	setp.eq.f32 	%p179, %f188, 0f3F800000;
	selp.f32 	%f1112, 0f3F7FFFFF, %f1111, %p179;
	mul.f32 	%f1113, %f188, 0f414EB852;
	setp.lt.f32 	%p180, %f188, 0f3B4D2E1C;
	selp.f32 	%f1114, %f1113, %f1112, %p180;
	fma.rn.f32 	%f1115, %f1244, 0f3F870A3D, 0fBD6147AE;
	setp.eq.f32 	%p181, %f189, 0f3F800000;
	selp.f32 	%f1116, 0f3F7FFFFF, %f1115, %p181;
	mul.f32 	%f1117, %f189, 0f414EB852;
	setp.lt.f32 	%p182, %f189, 0f3B4D2E1C;
	selp.f32 	%f1118, %f1117, %f1116, %p182;
	min.f32 	%f1119, %f1110, %f1107;
	mov.f32 	%f1120, 0f00000000;
	max.f32 	%f1121, %f1120, %f1119;
	mul.f32 	%f1122, %f1121, 0f43800000;
	cvt.rzi.u32.f32 	%r410, %f1122;
	min.u32 	%r411, %r410, 255;
	min.f32 	%f1123, %f1114, %f1107;
	max.f32 	%f1124, %f1120, %f1123;
	mul.f32 	%f1125, %f1124, 0f43800000;
	cvt.rzi.u32.f32 	%r412, %f1125;
	min.u32 	%r413, %r412, 255;
	min.f32 	%f1126, %f1118, %f1107;
	max.f32 	%f1127, %f1120, %f1126;
	mul.f32 	%f1128, %f1127, 0f43800000;
	cvt.rzi.u32.f32 	%r414, %f1128;
	min.u32 	%r415, %r414, 255;
	shl.b64 	%rd72, %rd22, 2;
	add.s64 	%rd73, %rd21, %rd72;
	cvt.u16.u32 	%rs18, %r415;
	cvt.u16.u32 	%rs19, %r413;
	cvt.u16.u32 	%rs20, %r411;
	mov.u16 	%rs21, 255;
	st.global.v4.u8 	[%rd73], {%rs20, %rs19, %rs18, %rs21};

$L__BB0_144:
	and.b32  	%r416, %r56, 4;
	setp.eq.s32 	%p183, %r416, 0;
	@%p183 bra 	$L__BB0_148;

	ld.const.u32 	%r417, [params+108];
	setp.eq.s32 	%p184, %r417, 0;
	ld.const.u64 	%rd74, [params+224];
	cvta.to.global.u64 	%rd75, %rd74;
	ld.const.u32 	%r418, [params+216];
	mad.lo.s32 	%r419, %r418, %r7, %r6;
	mul.wide.u32 	%rd76, %r419, 8;
	add.s64 	%rd23, %rd75, %rd76;
	@%p184 bra 	$L__BB0_147;

	ld.global.v4.u16 	{%rs29, %rs30, %rs31, %rs32}, [%rd23];
	// begin inline asm
	{  cvt.f32.f16 %f1129, %rs29;}

	// end inline asm
	// begin inline asm
	{  cvt.f32.f16 %f1130, %rs30;}

	// end inline asm
	// begin inline asm
	{  cvt.f32.f16 %f1131, %rs31;}

	// end inline asm
	add.f32 	%f1132, %f148, %f1129;
	add.f32 	%f1133, %f149, %f1130;
	add.f32 	%f1134, %f150, %f1131;
	mov.f32 	%f1135, 0f3F800000;
	// begin inline asm
	{  cvt.rn.f16.f32 %rs27, %f1134;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs26, %f1133;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs25, %f1132;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs28, %f1135;}

	// end inline asm
	st.global.v4.u16 	[%rd23], {%rs25, %rs26, %rs27, %rs28};
	bra.uni 	$L__BB0_148;

$L__BB0_147:
	mov.f32 	%f1139, 0f3F800000;
	// begin inline asm
	{  cvt.rn.f16.f32 %rs36, %f1139;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs35, %f150;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs34, %f149;}

	// end inline asm
	// begin inline asm
	{  cvt.rn.f16.f32 %rs33, %f148;}

	// end inline asm
	st.global.v4.u16 	[%rd23], {%rs33, %rs34, %rs35, %rs36};

$L__BB0_148:
	and.b32  	%r420, %r56, 64;
	setp.eq.s32 	%p185, %r420, 0;
	@%p185 bra 	$L__BB0_160;

	mul.f32 	%f1140, %f1184, %f1184;
	fma.rn.f32 	%f1141, %f1183, %f1183, %f1140;
	fma.rn.f32 	%f1142, %f1185, %f1185, %f1141;
	sqrt.rn.f32 	%f1143, %f1142;
	rcp.rn.f32 	%f1144, %f1143;
	mul.f32 	%f1145, %f1183, %f1144;
	mul.f32 	%f1146, %f1184, %f1144;
	mul.f32 	%f1147, %f1185, %f1144;
	ld.const.u64 	%rd77, [params+208];
	cvta.to.global.u64 	%rd78, %rd77;
	ld.const.u32 	%r421, [params+200];
	mad.lo.s32 	%r422, %r421, %r7, %r6;
	fma.rn.f32 	%f1148, %f1145, 0f3F000000, 0f3F000000;
	mul.f32 	%f1149, %f1148, 0f437F0000;
	cvt.rzi.u32.f32 	%r423, %f1149;
	fma.rn.f32 	%f1150, %f1146, 0f3F000000, 0f3F000000;
	mul.f32 	%f1151, %f1150, 0f437F0000;
	cvt.rzi.u32.f32 	%r424, %f1151;
	fma.rn.f32 	%f1152, %f1147, 0f3F000000, 0f3F000000;
	mul.f32 	%f1153, %f1152, 0f437F0000;
	cvt.rzi.u32.f32 	%r425, %f1153;
	mul.wide.u32 	%rd79, %r422, 4;
	add.s64 	%rd80, %rd78, %rd79;
	cvt.u16.u32 	%rs37, %r425;
	cvt.u16.u32 	%rs38, %r424;
	cvt.u16.u32 	%rs39, %r423;
	mov.u16 	%rs40, 255;
	st.global.v4.u8 	[%rd80], {%rs39, %rs38, %rs37, %rs40};

$L__BB0_160:
	ret;

}

