TimeQuest Timing Analyzer report for omsp430_demo_tmct
Fri Aug 19 12:15:33 2022
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'm_mediapll0|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Hold: 'm_mediapll0|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Recovery: 'm_mediapll0|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Removal: 'm_mediapll0|altpll_component|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Minimum Pulse Width: 'I_CLK'
 18. Slow 1200mV 85C Model Minimum Pulse Width: 'm_mediapll0|altpll_component|auto_generated|pll1|clk[0]'
 19. Setup Times
 20. Hold Times
 21. Clock to Output Times
 22. Minimum Clock to Output Times
 23. Output Enable Times
 24. Minimum Output Enable Times
 25. Output Disable Times
 26. Minimum Output Disable Times
 27. Slow 1200mV 85C Model Metastability Report
 28. Slow 1200mV 0C Model Fmax Summary
 29. Slow 1200mV 0C Model Setup Summary
 30. Slow 1200mV 0C Model Hold Summary
 31. Slow 1200mV 0C Model Recovery Summary
 32. Slow 1200mV 0C Model Removal Summary
 33. Slow 1200mV 0C Model Minimum Pulse Width Summary
 34. Slow 1200mV 0C Model Setup: 'm_mediapll0|altpll_component|auto_generated|pll1|clk[0]'
 35. Slow 1200mV 0C Model Hold: 'm_mediapll0|altpll_component|auto_generated|pll1|clk[0]'
 36. Slow 1200mV 0C Model Recovery: 'm_mediapll0|altpll_component|auto_generated|pll1|clk[0]'
 37. Slow 1200mV 0C Model Removal: 'm_mediapll0|altpll_component|auto_generated|pll1|clk[0]'
 38. Slow 1200mV 0C Model Minimum Pulse Width: 'I_CLK'
 39. Slow 1200mV 0C Model Minimum Pulse Width: 'm_mediapll0|altpll_component|auto_generated|pll1|clk[0]'
 40. Setup Times
 41. Hold Times
 42. Clock to Output Times
 43. Minimum Clock to Output Times
 44. Output Enable Times
 45. Minimum Output Enable Times
 46. Output Disable Times
 47. Minimum Output Disable Times
 48. Slow 1200mV 0C Model Metastability Report
 49. Fast 1200mV 0C Model Setup Summary
 50. Fast 1200mV 0C Model Hold Summary
 51. Fast 1200mV 0C Model Recovery Summary
 52. Fast 1200mV 0C Model Removal Summary
 53. Fast 1200mV 0C Model Minimum Pulse Width Summary
 54. Fast 1200mV 0C Model Setup: 'm_mediapll0|altpll_component|auto_generated|pll1|clk[0]'
 55. Fast 1200mV 0C Model Hold: 'm_mediapll0|altpll_component|auto_generated|pll1|clk[0]'
 56. Fast 1200mV 0C Model Recovery: 'm_mediapll0|altpll_component|auto_generated|pll1|clk[0]'
 57. Fast 1200mV 0C Model Removal: 'm_mediapll0|altpll_component|auto_generated|pll1|clk[0]'
 58. Fast 1200mV 0C Model Minimum Pulse Width: 'I_CLK'
 59. Fast 1200mV 0C Model Minimum Pulse Width: 'm_mediapll0|altpll_component|auto_generated|pll1|clk[0]'
 60. Setup Times
 61. Hold Times
 62. Clock to Output Times
 63. Minimum Clock to Output Times
 64. Output Enable Times
 65. Minimum Output Enable Times
 66. Output Disable Times
 67. Minimum Output Disable Times
 68. Fast 1200mV 0C Model Metastability Report
 69. Multicorner Timing Analysis Summary
 70. Setup Times
 71. Hold Times
 72. Clock to Output Times
 73. Minimum Clock to Output Times
 74. Board Trace Model Assignments
 75. Input Transition Times
 76. Slow Corner Signal Integrity Metrics
 77. Fast Corner Signal Integrity Metrics
 78. Setup Transfers
 79. Hold Transfers
 80. Recovery Transfers
 81. Removal Transfers
 82. Report TCCS
 83. Report RSKM
 84. Unconstrained Paths
 85. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name      ; omsp430_demo_tmct                                  ;
; Device Family      ; Cyclone III                                        ;
; Device Name        ; EP3C16F484C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------+
; SDC File List                                                 ;
+---------------------------+--------+--------------------------+
; SDC File Path             ; Status ; Read at                  ;
+---------------------------+--------+--------------------------+
; sdc/omsp430_demo_tmct.sdc ; OK     ; Fri Aug 19 12:15:30 2022 ;
+---------------------------+--------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------------+-------------------------------------------------------------+
; Clock Name                                              ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                    ; Targets                                                     ;
+---------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------------+-------------------------------------------------------------+
; I_CLK                                                   ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                           ; { I_CLK }                                                   ;
; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; I_CLK  ; m_mediapll0|altpll_component|auto_generated|pll1|inclk[0] ; { m_mediapll0|altpll_component|auto_generated|pll1|clk[0] } ;
+---------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                           ;
+-----------+-----------------+---------------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                              ; Note ;
+-----------+-----------------+---------------------------------------------------------+------+
; 38.49 MHz ; 38.49 MHz       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+---------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                              ;
+---------------------------------------------------------+--------+---------------+
; Clock                                                   ; Slack  ; End Point TNS ;
+---------------------------------------------------------+--------+---------------+
; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 14.020 ; 0.000         ;
+---------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                              ;
+---------------------------------------------------------+-------+---------------+
; Clock                                                   ; Slack ; End Point TNS ;
+---------------------------------------------------------+-------+---------------+
; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.358 ; 0.000         ;
+---------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                           ;
+---------------------------------------------------------+--------+---------------+
; Clock                                                   ; Slack  ; End Point TNS ;
+---------------------------------------------------------+--------+---------------+
; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 35.759 ; 0.000         ;
+---------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                           ;
+---------------------------------------------------------+-------+---------------+
; Clock                                                   ; Slack ; End Point TNS ;
+---------------------------------------------------------+-------+---------------+
; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 1.606 ; 0.000         ;
+---------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                ;
+---------------------------------------------------------+--------+---------------+
; Clock                                                   ; Slack  ; End Point TNS ;
+---------------------------------------------------------+--------+---------------+
; I_CLK                                                   ; 9.740  ; 0.000         ;
; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 19.734 ; 0.000         ;
+---------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'm_mediapll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                 ;
+--------+-------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                   ; To Node                                                                                                            ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 14.020 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_so[7]       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a15~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.249      ; 26.257     ;
; 14.020 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_type[1]     ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a15~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.242      ; 26.250     ;
; 14.036 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_so[7]       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a12~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.235      ; 26.227     ;
; 14.036 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_type[1]     ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a12~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.228      ; 26.220     ;
; 14.066 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_so[5]       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a15~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.249      ; 26.211     ;
; 14.082 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_so[5]       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a12~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.235      ; 26.181     ;
; 14.083 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_type[2]     ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a15~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.242      ; 26.187     ;
; 14.099 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_type[2]     ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a12~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.228      ; 26.157     ;
; 14.194 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_so[7]       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a14~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.231      ; 26.065     ;
; 14.194 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_type[1]     ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a14~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.224      ; 26.058     ;
; 14.196 ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_addr[2]                ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a15~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.235      ; 26.067     ;
; 14.212 ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_addr[2]                ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a12~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.221      ; 26.037     ;
; 14.214 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_type[0]     ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a15~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.242      ; 26.056     ;
; 14.230 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_type[0]     ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a12~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.228      ; 26.026     ;
; 14.240 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_so[5]       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a14~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.231      ; 26.019     ;
; 14.253 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_so[6]       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a15~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.249      ; 26.024     ;
; 14.257 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_type[2]     ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a14~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.224      ; 25.995     ;
; 14.269 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_so[6]       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a12~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.235      ; 25.994     ;
; 14.288 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_so[4]       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a15~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.249      ; 25.989     ;
; 14.304 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_so[4]       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a12~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.235      ; 25.959     ;
; 14.323 ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_addr[0]                ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a15~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.235      ; 25.940     ;
; 14.334 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_so[7]       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a6~porta_address_reg0  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.273      ; 25.967     ;
; 14.334 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_type[1]     ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a6~porta_address_reg0  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.266      ; 25.960     ;
; 14.336 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_so[7]       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a7~porta_address_reg0  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.233      ; 25.925     ;
; 14.336 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_type[1]     ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a7~porta_address_reg0  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.226      ; 25.918     ;
; 14.339 ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_addr[0]                ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a12~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.221      ; 25.910     ;
; 14.370 ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_addr[2]                ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a14~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.217      ; 25.875     ;
; 14.380 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_so[5]       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a6~porta_address_reg0  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.273      ; 25.921     ;
; 14.382 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_so[5]       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a7~porta_address_reg0  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.233      ; 25.879     ;
; 14.388 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_type[0]     ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a14~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.224      ; 25.864     ;
; 14.397 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_type[2]     ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a6~porta_address_reg0  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.266      ; 25.897     ;
; 14.399 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_type[2]     ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a7~porta_address_reg0  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.226      ; 25.855     ;
; 14.400 ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_addr[1]                ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a15~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.235      ; 25.863     ;
; 14.416 ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_addr[1]                ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a12~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.221      ; 25.833     ;
; 14.427 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_so[6]       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a14~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.231      ; 25.832     ;
; 14.446 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|e_state[2]       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a15~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.252      ; 25.834     ;
; 14.462 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_so[4]       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a14~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.231      ; 25.797     ;
; 14.462 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|e_state[2]       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a12~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.238      ; 25.804     ;
; 14.467 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_so[7]       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a8~porta_address_reg0  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.228      ; 25.789     ;
; 14.467 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_type[1]     ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a8~porta_address_reg0  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.221      ; 25.782     ;
; 14.471 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|e_state[1]       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a15~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.252      ; 25.809     ;
; 14.478 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_so[7]       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a1~porta_address_reg0  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.241      ; 25.791     ;
; 14.478 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_type[1]     ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a1~porta_address_reg0  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.234      ; 25.784     ;
; 14.484 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_so[7]       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a13~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.248      ; 25.792     ;
; 14.484 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_type[1]     ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a13~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.241      ; 25.785     ;
; 14.487 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|e_state[1]       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a12~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.238      ; 25.779     ;
; 14.497 ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_addr[0]                ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a14~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.217      ; 25.748     ;
; 14.508 ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_addr[3]                ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a15~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.235      ; 25.755     ;
; 14.510 ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_addr[2]                ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a6~porta_address_reg0  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.259      ; 25.777     ;
; 14.512 ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_addr[2]                ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a7~porta_address_reg0  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.219      ; 25.735     ;
; 14.513 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_so[5]       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a8~porta_address_reg0  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.228      ; 25.743     ;
; 14.524 ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_addr[3]                ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a12~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.221      ; 25.725     ;
; 14.524 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_so[5]       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a1~porta_address_reg0  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.241      ; 25.745     ;
; 14.528 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_type[0]     ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a6~porta_address_reg0  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.266      ; 25.766     ;
; 14.530 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_type[0]     ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a7~porta_address_reg0  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.226      ; 25.724     ;
; 14.530 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_type[2]     ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a8~porta_address_reg0  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.221      ; 25.719     ;
; 14.530 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_so[5]       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a13~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.248      ; 25.746     ;
; 14.541 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_type[2]     ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a1~porta_address_reg0  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.234      ; 25.721     ;
; 14.547 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_type[2]     ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a13~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.241      ; 25.722     ;
; 14.548 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_so[7]       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a10~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.272      ; 25.752     ;
; 14.548 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_type[1]     ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a10~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.265      ; 25.745     ;
; 14.565 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|e_state[3]       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a15~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.252      ; 25.715     ;
; 14.567 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_so[6]       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a6~porta_address_reg0  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.273      ; 25.734     ;
; 14.569 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_so[6]       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a7~porta_address_reg0  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.233      ; 25.692     ;
; 14.574 ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_addr[1]                ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a14~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.217      ; 25.671     ;
; 14.581 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|e_state[3]       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a12~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.238      ; 25.685     ;
; 14.591 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_dest_bin[1] ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a15~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.249      ; 25.686     ;
; 14.594 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_so[5]       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a10~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.272      ; 25.706     ;
; 14.595 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_so[7]       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a9~porta_address_reg0  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.262      ; 25.695     ;
; 14.595 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_dest_bin[0] ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a15~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.249      ; 25.682     ;
; 14.595 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_type[1]     ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a9~porta_address_reg0  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.255      ; 25.688     ;
; 14.602 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_so[4]       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a6~porta_address_reg0  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.273      ; 25.699     ;
; 14.604 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_so[4]       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a7~porta_address_reg0  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.233      ; 25.657     ;
; 14.607 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_dest_bin[1] ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a12~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.235      ; 25.656     ;
; 14.611 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|cpu_halt_st      ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a15~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.252      ; 25.669     ;
; 14.611 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_dest_bin[0] ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a12~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.235      ; 25.652     ;
; 14.611 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_type[2]     ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a10~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.265      ; 25.682     ;
; 14.619 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_dest_bin[3] ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a15~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.249      ; 25.658     ;
; 14.620 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|e_state[2]       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a14~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.234      ; 25.642     ;
; 14.624 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_so[7]       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a4~porta_address_reg0  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.272      ; 25.676     ;
; 14.624 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_type[1]     ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a4~porta_address_reg0  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.265      ; 25.669     ;
; 14.627 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|cpu_halt_st      ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a12~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.238      ; 25.639     ;
; 14.629 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_src_bin[1]  ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a15~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.247      ; 25.646     ;
; 14.635 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_dest_bin[3] ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a12~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.235      ; 25.628     ;
; 14.637 ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_addr[0]                ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a6~porta_address_reg0  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.259      ; 25.650     ;
; 14.639 ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_addr[0]                ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a7~porta_address_reg0  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.219      ; 25.608     ;
; 14.641 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_so[5]       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a9~porta_address_reg0  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.262      ; 25.649     ;
; 14.643 ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_addr[2]                ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a8~porta_address_reg0  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.214      ; 25.599     ;
; 14.645 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_src_bin[1]  ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a12~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.233      ; 25.616     ;
; 14.645 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|e_state[1]       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a14~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.234      ; 25.617     ;
; 14.651 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_so[7]       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a0~porta_address_reg0  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.249      ; 25.626     ;
; 14.651 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_type[1]     ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a0~porta_address_reg0  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.242      ; 25.619     ;
; 14.654 ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_addr[2]                ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a1~porta_address_reg0  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.227      ; 25.601     ;
; 14.658 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_type[2]     ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a9~porta_address_reg0  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.255      ; 25.625     ;
; 14.660 ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_addr[2]                ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a13~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.234      ; 25.602     ;
; 14.661 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_type[0]     ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a8~porta_address_reg0  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.221      ; 25.588     ;
; 14.670 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_so[5]       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a4~porta_address_reg0  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.272      ; 25.630     ;
; 14.672 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_type[0]     ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a1~porta_address_reg0  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.234      ; 25.590     ;
; 14.678 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_type[0]     ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a13~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.241      ; 25.591     ;
; 14.682 ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_addr[3]                ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a14~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.217      ; 25.563     ;
+--------+-------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'm_mediapll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                    ;
+-------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                ; To Node                                                                                                  ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 0.358 ; regs_i2c:m_regs_i2c0|o_ack                                                                               ; regs_i2c:m_regs_i2c0|o_ack                                                                               ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; regs_i2c:m_regs_i2c0|al                                                                                  ; regs_i2c:m_regs_i2c0|al                                                                                  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|busy                               ; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|busy                               ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; regs_i2c:m_regs_i2c0|irq_flag                                                                            ; regs_i2c:m_regs_i2c0|irq_flag                                                                            ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|cmd_stop                           ; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|cmd_stop                           ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|slave_wait                         ; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|slave_wait                         ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|dout                               ; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|dout                               ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_tmct_top:m_uart0|uart_rx:uart_rx0|currentState[3]                                                   ; uart_tmct_top:m_uart0|uart_rx:uart_rx0|currentState[3]                                                   ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_tmct_top:m_uart0|uart_rx:uart_rx0|currentState[2]                                                   ; uart_tmct_top:m_uart0|uart_rx:uart_rx0|currentState[2]                                                   ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_tmct_top:m_uart0|uart_tx:uart_tx0|o_txdone                                                          ; uart_tmct_top:m_uart0|uart_tx:uart_tx0|o_txdone                                                          ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_tmct_top:m_uart0|uart_tx:uart_tx0|currentState.1011                                                 ; uart_tmct_top:m_uart0|uart_tx:uart_tx0|currentState.1011                                                 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_tmct_top:m_uart0|uart_tx:uart_tx0|currentState.0000                                                 ; uart_tmct_top:m_uart0|uart_tx:uart_tx0|currentState.0000                                                 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; i2c_master_byte_ctrl:m_i2c_master0|dcnt[1]                                                               ; i2c_master_byte_ctrl:m_i2c_master0|dcnt[1]                                                               ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_uart_txd                                   ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_uart_txd                                   ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[3]                                    ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[3]                                    ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[2]                                    ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[2]                                    ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[0]                                    ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[0]                                    ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[1]                                    ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[1]                                    ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|exec_jmp                                                      ; openMSP430:m_cpu0|omsp_frontend:frontend_0|exec_jmp                                                      ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_busy                                      ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_busy                                      ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[0]                                    ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[0]                                    ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[8]          ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[8]          ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; uart_tmct_top:m_uart0|uart_rx:uart_rx0|o_rxdata[5]                                                       ; uart_tmct_top:m_uart0|uart_rx:uart_rx0|o_rxdata[5]                                                       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; uart_tmct_top:m_uart0|uart_brgene:uart_brgene0|txcnt[0]                                                  ; uart_tmct_top:m_uart0|uart_brgene:uart_brgene0|txcnt[0]                                                  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; uart_tmct_top:m_uart0|uart_brgene:uart_brgene0|txcnt[1]                                                  ; uart_tmct_top:m_uart0|uart_brgene:uart_brgene0|txcnt[1]                                                  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; uart_tmct_top:m_uart0|uart_rx:uart_rx0|o_rxdata[6]                                                       ; uart_tmct_top:m_uart0|uart_rx:uart_rx0|o_rxdata[6]                                                       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; uart_tmct_top:m_uart0|uart_rx:uart_rx0|o_rxdata[2]                                                       ; uart_tmct_top:m_uart0|uart_rx:uart_rx0|o_rxdata[2]                                                       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; uart_tmct_top:m_uart0|uart_rx:uart_rx0|o_rxdata[7]                                                       ; uart_tmct_top:m_uart0|uart_rx:uart_rx0|o_rxdata[7]                                                       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; i2c_master_byte_ctrl:m_i2c_master0|c_state.ST_ACK                                                        ; i2c_master_byte_ctrl:m_i2c_master0|c_state.ST_ACK                                                        ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; i2c_master_byte_ctrl:m_i2c_master0|core_cmd[1]                                                           ; i2c_master_byte_ctrl:m_i2c_master0|core_cmd[1]                                                           ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; i2c_master_byte_ctrl:m_i2c_master0|c_state.ST_STOP                                                       ; i2c_master_byte_ctrl:m_i2c_master0|c_state.ST_STOP                                                       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; uart_tmct_top:m_uart0|uart_rx:uart_rx0|o_rxdata[0]                                                       ; uart_tmct_top:m_uart0|uart_rx:uart_rx0|o_rxdata[0]                                                       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; uart_tmct_top:m_uart0|uart_rx:uart_rx0|o_rxdata[4]                                                       ; uart_tmct_top:m_uart0|uart_rx:uart_rx0|o_rxdata[4]                                                       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; uart_tmct_top:m_uart0|uart_rx:uart_rx0|o_rxerr                                                           ; uart_tmct_top:m_uart0|uart_rx:uart_rx0|o_rxerr                                                           ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; uart_tmct_top:m_uart0|uart_rx:uart_rx0|o_rxdata[1]                                                       ; uart_tmct_top:m_uart0|uart_rx:uart_rx0|o_rxdata[1]                                                       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; uart_tmct_top:m_uart0|uart_rx:uart_rx0|clockCount[1]                                                     ; uart_tmct_top:m_uart0|uart_rx:uart_rx0|clockCount[1]                                                     ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; uart_tmct_top:m_uart0|uart_rx:uart_rx0|o_rxdata[3]                                                       ; uart_tmct_top:m_uart0|uart_rx:uart_rx0|o_rxdata[3]                                                       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; openMSP430:m_cpu0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup_sel                                   ; openMSP430:m_cpu0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup_sel                                   ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[4]          ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[4]          ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|i_state.I_IDLE                                                ; openMSP430:m_cpu0|omsp_frontend:frontend_0|i_state.I_IDLE                                                ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; openMSP430:m_cpu0|omsp_dbg:dbg_0|cpu_stat[3]                                                             ; openMSP430:m_cpu0|omsp_dbg:dbg_0|cpu_stat[3]                                                             ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; openMSP430:m_cpu0|omsp_dbg:dbg_0|cpu_stat[2]                                                             ; openMSP430:m_cpu0|omsp_dbg:dbg_0|cpu_stat[2]                                                             ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_state.M_SET_BRK                                                     ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_state.M_SET_BRK                                                     ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|mab_lsb                                           ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|mab_lsb                                           ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|exec_src_wr                                                   ; openMSP430:m_cpu0|omsp_frontend:frontend_0|exec_src_wr                                                   ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|exec_dst_wr                                                   ; openMSP430:m_cpu0|omsp_frontend:frontend_0|exec_dst_wr                                                   ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_irq_rst                                                  ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_irq_rst                                                  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|exec_dext_rdy                                                 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|exec_dext_rdy                                                 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|mdb_in_buf_valid                                  ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|mdb_in_buf_valid                                  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.360 ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[1]          ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[1]          ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.577      ;
; 0.361 ; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|c_state[7]                         ; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|c_state[7]                         ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.580      ;
; 0.361 ; i2c_master_byte_ctrl:m_i2c_master0|dcnt[0]                                                               ; i2c_master_byte_ctrl:m_i2c_master0|dcnt[0]                                                               ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.580      ;
; 0.362 ; uart_tmct_top:m_uart0|uart_rx:uart_rx0|clockCount[0]                                                     ; uart_tmct_top:m_uart0|uart_rx:uart_rx0|clockCount[0]                                                     ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.580      ;
; 0.370 ; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|dSCL                               ; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|dout                               ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.589      ;
; 0.371 ; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|cSCL[1]                            ; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|fSCL[0]                            ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.590      ;
; 0.373 ; uart_tmct_top:m_uart0|uart_brgene:uart_brgene0|txcnt[1]                                                  ; uart_tmct_top:m_uart0|uart_brgene:uart_brgene0|o_txclken                                                 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.591      ;
; 0.373 ; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|cSCL[0]                            ; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|cSCL[1]                            ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[0]           ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1]           ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.374 ; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|cSDA[0]                            ; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|cSDA[1]                            ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|sta_condition                      ; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|busy                               ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|omsp_sync_cell:sync_cell_uart_rxd|data_sync[0] ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|omsp_sync_cell:sync_cell_uart_rxd|data_sync[1] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.592      ;
; 0.375 ; openMSP430:m_cpu0|omsp_dbg:dbg_0|inc_step[0]                                                             ; openMSP430:m_cpu0|omsp_dbg:dbg_0|inc_step[1]                                                             ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_state.M_SET_BRK                                                     ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_state.M_ACCESS_BRK                                                  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.376 ; regs_i2c:m_regs_i2c0|iack                                                                                ; regs_i2c:m_regs_i2c0|irq_flag                                                                            ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.595      ;
; 0.378 ; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|dSDA                               ; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|sta_condition                      ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.597      ;
; 0.379 ; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|dSDA                               ; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|sto_condition                      ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.598      ;
; 0.379 ; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|fSDA[1]                            ; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|fSDA[2]                            ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.598      ;
; 0.379 ; uart_tmct_top:m_uart0|uart_brgene:uart_brgene0|txcnt[0]                                                  ; uart_tmct_top:m_uart0|uart_brgene:uart_brgene0|txcnt[1]                                                  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.597      ;
; 0.381 ; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|fSDA[1]                            ; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|sSDA                               ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|fSCL[0]                            ; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|sSCL                               ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|fSCL[0]                            ; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|fSCL[1]                            ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.600      ;
; 0.382 ; uart_tmct_top:m_uart0|uart_tx:uart_tx0|currentState.1010                                                 ; uart_tmct_top:m_uart0|uart_tx:uart_tx0|currentState.1011                                                 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.601      ;
; 0.383 ; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|fSDA[0]                            ; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|fSDA[1]                            ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.602      ;
; 0.383 ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|omsp_sync_cell:sync_cell_uart_rxd|data_sync[1] ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|rxd_buf[0]                                     ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.601      ;
; 0.386 ; uart_tmct_top:m_uart0|uart_tx:uart_tx0|currentState.0000                                                 ; uart_tmct_top:m_uart0|uart_tx:uart_tx0|currentState.0001                                                 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.605      ;
; 0.386 ; i2c_master_byte_ctrl:m_i2c_master0|dcnt[0]                                                               ; i2c_master_byte_ctrl:m_i2c_master0|dcnt[1]                                                               ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.605      ;
; 0.387 ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[13]                                   ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[9]                                    ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.606      ;
; 0.387 ; uart_tmct_top:m_uart0|uart_tx:uart_tx0|currentState.1011                                                 ; uart_tmct_top:m_uart0|uart_tx:uart_tx0|o_txdone                                                          ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.606      ;
; 0.387 ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[2]                                    ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[0]                                    ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.605      ;
; 0.391 ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[18]                                   ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[18]                                   ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.610      ;
; 0.392 ; i2c_master_byte_ctrl:m_i2c_master0|sr[3]                                                                 ; i2c_master_byte_ctrl:m_i2c_master0|sr[4]                                                                 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.611      ;
; 0.393 ; i2c_master_byte_ctrl:m_i2c_master0|sr[6]                                                                 ; i2c_master_byte_ctrl:m_i2c_master0|sr[7]                                                                 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.612      ;
; 0.393 ; i2c_master_byte_ctrl:m_i2c_master0|sr[4]                                                                 ; i2c_master_byte_ctrl:m_i2c_master0|sr[5]                                                                 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.612      ;
; 0.393 ; i2c_master_byte_ctrl:m_i2c_master0|sr[2]                                                                 ; i2c_master_byte_ctrl:m_i2c_master0|sr[3]                                                                 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.612      ;
; 0.393 ; i2c_master_byte_ctrl:m_i2c_master0|sr[1]                                                                 ; i2c_master_byte_ctrl:m_i2c_master0|sr[2]                                                                 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.612      ;
; 0.393 ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_state.M_ACCESS_BRK                                                  ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_state.M_IDLE                                                        ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.611      ;
; 0.395 ; i2c_master_byte_ctrl:m_i2c_master0|sr[5]                                                                 ; i2c_master_byte_ctrl:m_i2c_master0|sr[6]                                                                 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.614      ;
; 0.396 ; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|c_state[7]                         ; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|c_state[8]                         ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.615      ;
; 0.396 ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[0]                                    ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[1]                                    ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.615      ;
; 0.407 ; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|c_state[0]                         ; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|c_state[1]                         ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.626      ;
; 0.408 ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|uart_state.TX_DATA2                            ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|uart_state.RX_CMD                              ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.627      ;
; 0.436 ; i2c_master_byte_ctrl:m_i2c_master0|c_state.ST_START                                                      ; i2c_master_byte_ctrl:m_i2c_master0|ld                                                                    ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.654      ;
; 0.467 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|e_state[1]                                                    ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|mdb_in_buf_en                                     ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.685      ;
; 0.474 ; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|cSDA[1]                            ; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|fSDA[0]                            ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.693      ;
; 0.478 ; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|fSDA[2]                            ; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|sSDA                               ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.697      ;
; 0.481 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_sz[0]                                                    ; openMSP430:m_cpu0|omsp_frontend:frontend_0|i_state.I_EXT2                                                ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.699      ;
; 0.484 ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|rxd_buf[0]                                     ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|rxd_maj                                        ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.702      ;
; 0.486 ; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|fSCL[1]                            ; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|sSCL                               ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.705      ;
; 0.490 ; uart_tmct_top:m_uart0|uart_rx:uart_rx0|currentState[3]                                                   ; uart_tmct_top:m_uart0|uart_rx:uart_rx0|currentState[2]                                                   ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.709      ;
; 0.496 ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_state.M_ACCESS                                                      ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_state.M_IDLE                                                        ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.714      ;
+-------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'm_mediapll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                          ;
+--------+-------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                                                                                  ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 35.759 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_data[4]                                                             ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 4.177      ;
; 35.759 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_data[6]                                                             ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 4.177      ;
; 35.759 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_data[14]                                                            ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 4.177      ;
; 36.144 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[9]                                    ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.085     ; 3.766      ;
; 36.144 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[8]                                    ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.085     ; 3.766      ;
; 36.144 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[10]                                   ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.085     ; 3.766      ;
; 36.144 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[11]                                   ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 3.767      ;
; 36.144 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[12]                                   ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 3.767      ;
; 36.144 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[13]                                   ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 3.767      ;
; 36.144 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[14]                                   ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 3.767      ;
; 36.144 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[15]                                   ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 3.767      ;
; 36.144 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[11]                                   ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.085     ; 3.766      ;
; 36.144 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[10]                                   ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.085     ; 3.766      ;
; 36.144 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[13]                                   ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.085     ; 3.766      ;
; 36.144 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[12]                                   ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.085     ; 3.766      ;
; 36.144 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[14]                                   ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.085     ; 3.766      ;
; 36.144 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[15]                                   ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.085     ; 3.766      ;
; 36.144 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[16]                                   ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.085     ; 3.766      ;
; 36.144 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[18]                                   ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.085     ; 3.766      ;
; 36.144 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[17]                                   ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.085     ; 3.766      ;
; 36.145 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[7]                                    ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 3.767      ;
; 36.145 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[2]                                    ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 3.767      ;
; 36.145 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[3]                                    ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 3.767      ;
; 36.145 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[4]                                    ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 3.767      ;
; 36.145 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[5]                                    ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 3.767      ;
; 36.145 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[6]                                    ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 3.767      ;
; 36.146 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[0]                                    ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 3.766      ;
; 36.146 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[1]                                    ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 3.766      ;
; 36.146 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[2]                                    ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 3.766      ;
; 36.146 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[1]                                    ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 3.766      ;
; 36.146 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[3]                                    ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 3.766      ;
; 36.146 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[4]                                    ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 3.766      ;
; 36.146 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[5]                                    ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 3.766      ;
; 36.146 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[6]                                    ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 3.766      ;
; 36.146 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[7]                                    ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 3.766      ;
; 36.146 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[8]                                    ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 3.766      ;
; 36.146 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[9]                                    ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 3.766      ;
; 36.146 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[0]                                    ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 3.766      ;
; 36.147 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_uart_txd                                   ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 3.786      ;
; 36.147 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[0]                                    ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 3.786      ;
; 36.147 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[1]                                    ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 3.786      ;
; 36.147 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[3]                                    ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 3.786      ;
; 36.147 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[3]                                    ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 3.775      ;
; 36.147 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[2]                                    ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 3.775      ;
; 36.147 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[0]                                    ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 3.775      ;
; 36.147 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[1]                                    ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 3.775      ;
; 36.147 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[4]                                    ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 3.786      ;
; 36.147 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[2]                                    ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 3.786      ;
; 36.147 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_ctl[2]                                                              ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 3.785      ;
; 36.147 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_ctl[1]                                                              ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 3.785      ;
; 36.147 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_ctl[3]                                                              ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 3.785      ;
; 36.147 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|uart_state.RX_CMD                              ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 3.784      ;
; 36.147 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|uart_state.RX_SYNC                             ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 3.784      ;
; 36.147 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|uart_state.TX_DATA2                            ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 3.784      ;
; 36.147 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|uart_state.TX_DATA1                            ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 3.784      ;
; 36.147 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|uart_state.RX_DATA2                            ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 3.784      ;
; 36.147 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|uart_state.RX_DATA1                            ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 3.784      ;
; 36.147 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|cpu_ctl[3]                                                              ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 3.785      ;
; 36.147 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_busy                                      ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 3.784      ;
; 36.148 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|dbg_rd_rdy                                                              ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 3.774      ;
; 36.148 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_addr[0]                                                             ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 3.785      ;
; 36.148 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_addr[11]                                                            ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 3.785      ;
; 36.148 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_addr[14]                                                            ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 3.785      ;
; 36.148 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_addr[15]                                                            ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 3.785      ;
; 36.148 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_addr[13]                                                            ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 3.785      ;
; 36.148 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_addr[12]                                                            ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 3.785      ;
; 36.148 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_addr[10]                                                            ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 3.785      ;
; 36.148 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_addr[9]                                                             ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 3.785      ;
; 36.148 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_addr[8]                                                             ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 3.785      ;
; 36.148 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_addr[7]                                                             ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 3.785      ;
; 36.148 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_addr[6]                                                             ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 3.785      ;
; 36.148 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_addr[5]                                                             ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 3.785      ;
; 36.148 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_addr[4]                                                             ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 3.785      ;
; 36.148 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_addr[3]                                                             ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 3.785      ;
; 36.148 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_addr[2]                                                             ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 3.785      ;
; 36.148 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_addr[1]                                                             ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 3.785      ;
; 36.148 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[12]                                   ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 3.783      ;
; 36.148 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[18]                                   ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 3.783      ;
; 36.148 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[19]                                   ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 3.783      ;
; 36.148 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[8]                                    ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 3.783      ;
; 36.148 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[9]                                    ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 3.783      ;
; 36.148 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[10]                                   ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 3.783      ;
; 36.148 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[11]                                   ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 3.783      ;
; 36.148 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[13]                                   ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 3.783      ;
; 36.148 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[14]                                   ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 3.783      ;
; 36.148 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[15]                                   ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 3.783      ;
; 36.148 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[16]                                   ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 3.783      ;
; 36.148 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[17]                                   ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 3.783      ;
; 36.148 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_bw                                         ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 3.774      ;
; 36.148 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|halt_flag                                                               ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 3.786      ;
; 36.148 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|inc_step[0]                                                             ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 3.786      ;
; 36.148 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_start                                                               ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 3.786      ;
; 36.148 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|inc_step[1]                                                             ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 3.786      ;
; 36.148 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|cpu_stat[3]                                                             ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 3.786      ;
; 36.148 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|cpu_stat[2]                                                             ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 3.786      ;
; 36.148 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|rxd_maj                                        ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 3.786      ;
; 36.148 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|rxd_buf[1]                                     ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 3.786      ;
; 36.148 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|rxd_buf[0]                                     ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 3.786      ;
; 36.148 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|omsp_sync_cell:sync_cell_uart_rxd|data_sync[1] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 3.786      ;
; 36.148 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|omsp_sync_cell:sync_cell_uart_rxd|data_sync[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 3.786      ;
+--------+-------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'm_mediapll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                ;
+-------+------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                      ; To Node                                                                                           ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 1.606 ; regs_uart:m_regs_uart0|o_txrun                                                                 ; uart_tmct_top:m_uart0|uart_tx:uart_tx0|o_tx                                                       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.825      ;
; 1.606 ; regs_uart:m_regs_uart0|o_txrun                                                                 ; uart_tmct_top:m_uart0|uart_tx:uart_tx0|o_txdone                                                   ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.825      ;
; 1.606 ; regs_uart:m_regs_uart0|o_txrun                                                                 ; uart_tmct_top:m_uart0|uart_tx:uart_tx0|currentState.1011                                          ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.825      ;
; 1.606 ; regs_uart:m_regs_uart0|o_txrun                                                                 ; uart_tmct_top:m_uart0|uart_tx:uart_tx0|currentState.0000                                          ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.825      ;
; 1.606 ; regs_uart:m_regs_uart0|o_txrun                                                                 ; uart_tmct_top:m_uart0|uart_tx:uart_tx0|currentState.1010                                          ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.825      ;
; 1.606 ; regs_uart:m_regs_uart0|o_txrun                                                                 ; uart_tmct_top:m_uart0|uart_tx:uart_tx0|currentState.1001                                          ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.825      ;
; 1.606 ; regs_uart:m_regs_uart0|o_txrun                                                                 ; uart_tmct_top:m_uart0|uart_tx:uart_tx0|currentState.1000                                          ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.825      ;
; 1.606 ; regs_uart:m_regs_uart0|o_txrun                                                                 ; uart_tmct_top:m_uart0|uart_tx:uart_tx0|currentState.0111                                          ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.825      ;
; 1.606 ; regs_uart:m_regs_uart0|o_txrun                                                                 ; uart_tmct_top:m_uart0|uart_tx:uart_tx0|currentState.0110                                          ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.825      ;
; 1.606 ; regs_uart:m_regs_uart0|o_txrun                                                                 ; uart_tmct_top:m_uart0|uart_tx:uart_tx0|currentState.0101                                          ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.825      ;
; 1.606 ; regs_uart:m_regs_uart0|o_txrun                                                                 ; uart_tmct_top:m_uart0|uart_tx:uart_tx0|currentState.0100                                          ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.825      ;
; 1.606 ; regs_uart:m_regs_uart0|o_txrun                                                                 ; uart_tmct_top:m_uart0|uart_tx:uart_tx0|currentState.0011                                          ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.825      ;
; 1.606 ; regs_uart:m_regs_uart0|o_txrun                                                                 ; uart_tmct_top:m_uart0|uart_tx:uart_tx0|currentState.0010                                          ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.825      ;
; 1.606 ; regs_uart:m_regs_uart0|o_txrun                                                                 ; uart_tmct_top:m_uart0|uart_tx:uart_tx0|currentState.0001                                          ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.825      ;
; 1.898 ; regs_uart:m_regs_uart0|o_rxclear                                                               ; uart_tmct_top:m_uart0|uart_rx:uart_rx0|o_rxdata[5]                                                ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 2.113      ;
; 1.898 ; regs_uart:m_regs_uart0|o_rxclear                                                               ; uart_tmct_top:m_uart0|uart_rx:uart_rx0|o_rxdata[6]                                                ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 2.113      ;
; 1.898 ; regs_uart:m_regs_uart0|o_rxclear                                                               ; uart_tmct_top:m_uart0|uart_rx:uart_rx0|o_rxdata[7]                                                ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 2.113      ;
; 1.898 ; regs_uart:m_regs_uart0|o_rxclear                                                               ; uart_tmct_top:m_uart0|uart_rx:uart_rx0|o_rxdone                                                   ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 2.113      ;
; 1.898 ; regs_uart:m_regs_uart0|o_rxclear                                                               ; uart_tmct_top:m_uart0|uart_rx:uart_rx0|o_rxerr                                                    ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 2.113      ;
; 1.898 ; regs_uart:m_regs_uart0|o_rxclear                                                               ; uart_tmct_top:m_uart0|uart_rx:uart_rx0|i_rx_l                                                     ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 2.113      ;
; 2.064 ; regs_uart:m_regs_uart0|o_rxclear                                                               ; uart_tmct_top:m_uart0|uart_rx:uart_rx0|currentState[1]                                            ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 2.280      ;
; 2.064 ; regs_uart:m_regs_uart0|o_rxclear                                                               ; uart_tmct_top:m_uart0|uart_rx:uart_rx0|clockCount[0]                                              ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 2.280      ;
; 2.064 ; regs_uart:m_regs_uart0|o_rxclear                                                               ; uart_tmct_top:m_uart0|uart_rx:uart_rx0|clockCount[1]                                              ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 2.280      ;
; 2.064 ; regs_uart:m_regs_uart0|o_rxclear                                                               ; uart_tmct_top:m_uart0|uart_rx:uart_rx0|startBit[0]                                                ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 2.280      ;
; 2.064 ; regs_uart:m_regs_uart0|o_rxclear                                                               ; uart_tmct_top:m_uart0|uart_rx:uart_rx0|startBit[1]                                                ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 2.280      ;
; 2.064 ; regs_uart:m_regs_uart0|o_rxclear                                                               ; uart_tmct_top:m_uart0|uart_rx:uart_rx0|startBit[2]                                                ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 2.280      ;
; 2.064 ; regs_uart:m_regs_uart0|o_rxclear                                                               ; uart_tmct_top:m_uart0|uart_rx:uart_rx0|currentState[0]                                            ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 2.280      ;
; 2.228 ; regs_uart:m_regs_uart0|o_rxclear                                                               ; uart_tmct_top:m_uart0|uart_rx:uart_rx0|currentState[3]                                            ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 2.445      ;
; 2.228 ; regs_uart:m_regs_uart0|o_rxclear                                                               ; uart_tmct_top:m_uart0|uart_rx:uart_rx0|currentState[2]                                            ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 2.445      ;
; 2.229 ; regs_uart:m_regs_uart0|o_rxclear                                                               ; uart_tmct_top:m_uart0|uart_rx:uart_rx0|o_rxdata[2]                                                ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 2.446      ;
; 2.229 ; regs_uart:m_regs_uart0|o_rxclear                                                               ; uart_tmct_top:m_uart0|uart_rx:uart_rx0|o_rxdata[0]                                                ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 2.446      ;
; 2.229 ; regs_uart:m_regs_uart0|o_rxclear                                                               ; uart_tmct_top:m_uart0|uart_rx:uart_rx0|o_rxdata[4]                                                ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 2.446      ;
; 2.229 ; regs_uart:m_regs_uart0|o_rxclear                                                               ; uart_tmct_top:m_uart0|uart_rx:uart_rx0|o_rxdata[1]                                                ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 2.446      ;
; 2.229 ; regs_uart:m_regs_uart0|o_rxclear                                                               ; uart_tmct_top:m_uart0|uart_rx:uart_rx0|o_rxdata[3]                                                ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 2.446      ;
; 2.517 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]      ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.756      ;
; 2.517 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[0]      ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.756      ;
; 2.517 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan                                 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.756      ;
; 2.908 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r15[14] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.137      ;
; 2.908 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r15[9]  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.137      ;
; 2.908 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r15[12] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.137      ;
; 2.908 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r15[13] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.137      ;
; 2.908 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r15[8]  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.137      ;
; 2.908 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r10[10] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.137      ;
; 2.908 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r10[6]  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.137      ;
; 2.908 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r10[11] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.137      ;
; 2.908 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r10[9]  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.137      ;
; 2.908 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r10[7]  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.137      ;
; 2.908 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r10[12] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.137      ;
; 2.908 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r10[15] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.137      ;
; 2.908 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r10[14] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.137      ;
; 2.908 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r10[13] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.137      ;
; 2.908 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r10[8]  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.137      ;
; 2.908 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r14[12] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.137      ;
; 2.908 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r14[14] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.137      ;
; 2.908 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r13[0]  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 3.138      ;
; 2.908 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r13[15] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.137      ;
; 2.908 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r13[13] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.137      ;
; 2.908 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r11[0]  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 3.138      ;
; 2.908 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r11[3]  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 3.138      ;
; 2.908 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r11[2]  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 3.138      ;
; 2.908 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r11[5]  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 3.138      ;
; 2.908 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r5[15]  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.137      ;
; 2.908 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r5[13]  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.137      ;
; 2.908 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r4[15]  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.137      ;
; 2.909 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; regs_i2c:m_regs_i2c0|o_prer[12]                                                                   ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 3.137      ;
; 2.909 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; regs_i2c:m_regs_i2c0|o_prer[13]                                                                   ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 3.137      ;
; 2.909 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|bcsctl1[4]                                     ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 3.137      ;
; 2.909 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|bcsctl1[5]                                     ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 3.137      ;
; 2.909 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r15[10] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 3.137      ;
; 2.909 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r15[11] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 3.137      ;
; 2.909 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r15[15] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 3.137      ;
; 2.909 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r14[10] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 3.137      ;
; 2.909 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r14[11] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 3.137      ;
; 2.909 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r14[9]  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 3.137      ;
; 2.909 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r14[15] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 3.137      ;
; 2.909 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r14[13] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 3.137      ;
; 2.909 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r14[8]  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 3.137      ;
; 2.909 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r6[10]  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 3.136      ;
; 2.909 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r6[15]  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 3.136      ;
; 2.909 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r6[8]   ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 3.136      ;
; 2.909 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r7[10]  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 3.136      ;
; 2.909 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r7[15]  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 3.136      ;
; 2.909 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r7[8]   ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 3.136      ;
; 2.909 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r4[3]   ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 3.131      ;
; 2.909 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r4[9]   ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 3.129      ;
; 2.909 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r4[13]  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 3.130      ;
; 2.909 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r4[2]   ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 3.131      ;
; 2.909 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r3[3]   ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 3.131      ;
; 2.909 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r3[10]  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 3.130      ;
; 2.909 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r3[11]  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 3.130      ;
; 2.909 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r3[9]   ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 3.129      ;
; 2.909 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r3[15]  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 3.130      ;
; 2.909 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r3[13]  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 3.130      ;
; 2.909 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r3[2]   ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 3.131      ;
; 2.909 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r1[6]   ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 3.130      ;
; 2.909 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r1[10]  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 3.130      ;
; 2.909 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r1[11]  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 3.130      ;
; 2.909 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r1[7]   ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 3.130      ;
; 2.909 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r1[15]  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 3.130      ;
; 2.910 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:m_cpu0|omsp_mem_backbone:mem_backbone_0|per_dout_val[12]                               ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 3.137      ;
+-------+------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'I_CLK'                                                                                                 ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                            ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------+
; 9.740  ; 9.740        ; 0.000          ; Low Pulse Width  ; I_CLK ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.740  ; 9.740        ; 0.000          ; Low Pulse Width  ; I_CLK ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.745  ; 9.745        ; 0.000          ; Low Pulse Width  ; I_CLK ; Rise       ; I_CLK~input|o                                                     ;
; 9.766  ; 9.766        ; 0.000          ; Low Pulse Width  ; I_CLK ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; I_CLK ; Rise       ; I_CLK~input|i                                                     ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; I_CLK ; Rise       ; I_CLK~input|i                                                     ;
; 10.234 ; 10.234       ; 0.000          ; High Pulse Width ; I_CLK ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.255 ; 10.255       ; 0.000          ; High Pulse Width ; I_CLK ; Rise       ; I_CLK~input|o                                                     ;
; 10.258 ; 10.258       ; 0.000          ; High Pulse Width ; I_CLK ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.258 ; 10.258       ; 0.000          ; High Pulse Width ; I_CLK ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; I_CLK ; Rise       ; I_CLK                                                             ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'm_mediapll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                  ;
+--------+--------------+----------------+------------------+---------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                   ; Clock Edge ; Target                                                                                                             ;
+--------+--------------+----------------+------------------+---------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------+
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a13~porta_address_reg0 ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a13~porta_bytena_reg0  ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a13~porta_datain_reg0  ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a13~porta_we_reg       ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a1~porta_address_reg0  ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a1~porta_bytena_reg0   ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a1~porta_datain_reg0   ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a1~porta_we_reg        ;
; 19.735 ; 19.965       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; datamem:m_datamem0|altsyncram:altsyncram_component|altsyncram_q2j1:auto_generated|ram_block1a1~porta_address_reg0  ;
; 19.735 ; 19.965       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; datamem:m_datamem0|altsyncram:altsyncram_component|altsyncram_q2j1:auto_generated|ram_block1a1~porta_bytena_reg0   ;
; 19.735 ; 19.965       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; datamem:m_datamem0|altsyncram:altsyncram_component|altsyncram_q2j1:auto_generated|ram_block1a1~porta_datain_reg0   ;
; 19.735 ; 19.965       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; datamem:m_datamem0|altsyncram:altsyncram_component|altsyncram_q2j1:auto_generated|ram_block1a1~porta_we_reg        ;
; 19.735 ; 19.965       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a10~porta_address_reg0 ;
; 19.735 ; 19.965       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a10~porta_bytena_reg0  ;
; 19.735 ; 19.965       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a10~porta_datain_reg0  ;
; 19.735 ; 19.965       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a10~porta_we_reg       ;
; 19.735 ; 19.965       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a11~porta_address_reg0 ;
; 19.735 ; 19.965       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a11~porta_bytena_reg0  ;
; 19.735 ; 19.965       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a11~porta_datain_reg0  ;
; 19.735 ; 19.965       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a11~porta_we_reg       ;
; 19.735 ; 19.965       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a12~porta_address_reg0 ;
; 19.735 ; 19.965       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a12~porta_bytena_reg0  ;
; 19.735 ; 19.965       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a12~porta_datain_reg0  ;
; 19.735 ; 19.965       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a12~porta_we_reg       ;
; 19.735 ; 19.965       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a7~porta_address_reg0  ;
; 19.735 ; 19.965       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a7~porta_bytena_reg0   ;
; 19.735 ; 19.965       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a7~porta_datain_reg0   ;
; 19.735 ; 19.965       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a7~porta_we_reg        ;
; 19.735 ; 19.965       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a8~porta_address_reg0  ;
; 19.735 ; 19.965       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a8~porta_bytena_reg0   ;
; 19.735 ; 19.965       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a8~porta_datain_reg0   ;
; 19.735 ; 19.965       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a8~porta_we_reg        ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; datamem:m_datamem0|altsyncram:altsyncram_component|altsyncram_q2j1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; datamem:m_datamem0|altsyncram:altsyncram_component|altsyncram_q2j1:auto_generated|ram_block1a0~porta_bytena_reg0   ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; datamem:m_datamem0|altsyncram:altsyncram_component|altsyncram_q2j1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; datamem:m_datamem0|altsyncram:altsyncram_component|altsyncram_q2j1:auto_generated|ram_block1a0~porta_we_reg        ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; datamem:m_datamem0|altsyncram:altsyncram_component|altsyncram_q2j1:auto_generated|ram_block1a8~porta_address_reg0  ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; datamem:m_datamem0|altsyncram:altsyncram_component|altsyncram_q2j1:auto_generated|ram_block1a8~porta_bytena_reg0   ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; datamem:m_datamem0|altsyncram:altsyncram_component|altsyncram_q2j1:auto_generated|ram_block1a8~porta_datain_reg0   ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; datamem:m_datamem0|altsyncram:altsyncram_component|altsyncram_q2j1:auto_generated|ram_block1a8~porta_we_reg        ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; datamem:m_datamem0|altsyncram:altsyncram_component|altsyncram_q2j1:auto_generated|ram_block1a9~porta_address_reg0  ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; datamem:m_datamem0|altsyncram:altsyncram_component|altsyncram_q2j1:auto_generated|ram_block1a9~porta_bytena_reg0   ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; datamem:m_datamem0|altsyncram:altsyncram_component|altsyncram_q2j1:auto_generated|ram_block1a9~porta_datain_reg0   ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; datamem:m_datamem0|altsyncram:altsyncram_component|altsyncram_q2j1:auto_generated|ram_block1a9~porta_we_reg        ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a0~porta_bytena_reg0   ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a0~porta_we_reg        ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a14~porta_address_reg0 ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a14~porta_bytena_reg0  ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a14~porta_datain_reg0  ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a14~porta_we_reg       ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a15~porta_address_reg0 ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a15~porta_bytena_reg0  ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a15~porta_datain_reg0  ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a15~porta_we_reg       ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a2~porta_address_reg0  ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a2~porta_bytena_reg0   ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a2~porta_datain_reg0   ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a2~porta_we_reg        ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a4~porta_address_reg0  ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a4~porta_bytena_reg0   ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a4~porta_datain_reg0   ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a4~porta_we_reg        ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a5~porta_address_reg0  ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a5~porta_bytena_reg0   ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a5~porta_datain_reg0   ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a5~porta_we_reg        ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a6~porta_address_reg0  ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a6~porta_bytena_reg0   ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a6~porta_datain_reg0   ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a6~porta_we_reg        ;
; 19.737 ; 19.967       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a3~porta_address_reg0  ;
; 19.737 ; 19.967       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a3~porta_bytena_reg0   ;
; 19.737 ; 19.967       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a3~porta_datain_reg0   ;
; 19.737 ; 19.967       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a3~porta_we_reg        ;
; 19.737 ; 19.967       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a9~porta_address_reg0  ;
; 19.737 ; 19.967       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a9~porta_bytena_reg0   ;
; 19.737 ; 19.967       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a9~porta_datain_reg0   ;
; 19.737 ; 19.967       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a9~porta_we_reg        ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2c_master_byte_ctrl:m_i2c_master0|c_state.ST_ACK                                                                  ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2c_master_byte_ctrl:m_i2c_master0|c_state.ST_IDLE                                                                 ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2c_master_byte_ctrl:m_i2c_master0|c_state.ST_READ                                                                 ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2c_master_byte_ctrl:m_i2c_master0|c_state.ST_START                                                                ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2c_master_byte_ctrl:m_i2c_master0|c_state.ST_STOP                                                                 ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2c_master_byte_ctrl:m_i2c_master0|c_state.ST_WRITE                                                                ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2c_master_byte_ctrl:m_i2c_master0|cmd_ack                                                                         ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2c_master_byte_ctrl:m_i2c_master0|core_cmd[0]                                                                     ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2c_master_byte_ctrl:m_i2c_master0|core_cmd[1]                                                                     ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2c_master_byte_ctrl:m_i2c_master0|core_cmd[2]                                                                     ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2c_master_byte_ctrl:m_i2c_master0|ld                                                                              ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2c_master_byte_ctrl:m_i2c_master0|shift                                                                           ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|bcsctl2[1]                                                      ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|bcsctl2[2]                                                      ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|bcsctl2[3]                                                      ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; openMSP430:m_cpu0|omsp_dbg:dbg_0|cpu_ctl[4]                                                                        ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; openMSP430:m_cpu0|omsp_dbg:dbg_0|cpu_ctl[5]                                                                        ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; openMSP430:m_cpu0|omsp_dbg:dbg_0|cpu_ctl[6]                                                                        ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_cnt[0]                                                                        ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_cnt[10]                                                                       ;
+--------+--------------+----------------+------------------+---------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                       ;
+-------------+------------+--------+--------+------------+---------------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                         ;
+-------------+------------+--------+--------+------------+---------------------------------------------------------+
; B_I2C_SCL   ; I_CLK      ; 4.712  ; 5.338  ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
; B_I2C_SDA   ; I_CLK      ; 4.380  ; 4.859  ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
; B_PORT0[*]  ; I_CLK      ; 5.278  ; 5.883  ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[0] ; I_CLK      ; 4.444  ; 4.977  ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[1] ; I_CLK      ; 4.614  ; 5.196  ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[2] ; I_CLK      ; 4.546  ; 5.070  ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[3] ; I_CLK      ; 4.870  ; 5.450  ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[4] ; I_CLK      ; 4.947  ; 5.537  ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[5] ; I_CLK      ; 5.278  ; 5.883  ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[6] ; I_CLK      ; 4.720  ; 5.273  ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[7] ; I_CLK      ; 5.143  ; 5.754  ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
; B_PORT1[*]  ; I_CLK      ; 5.525  ; 6.121  ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[0] ; I_CLK      ; 4.808  ; 5.390  ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[1] ; I_CLK      ; 5.079  ; 5.623  ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[2] ; I_CLK      ; 4.469  ; 5.006  ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[3] ; I_CLK      ; 5.115  ; 5.679  ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[4] ; I_CLK      ; 4.501  ; 5.046  ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[5] ; I_CLK      ; 4.794  ; 5.364  ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[6] ; I_CLK      ; 5.221  ; 5.799  ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[7] ; I_CLK      ; 5.525  ; 6.121  ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
; I_DEBUG_RXD ; I_CLK      ; 4.392  ; 5.017  ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
; I_IRQ0_N    ; I_CLK      ; 18.330 ; 18.676 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
; I_IRQ1_N    ; I_CLK      ; 18.740 ; 19.073 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
; I_RESET_N   ; I_CLK      ; 8.050  ; 8.581  ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
; I_UART_RXD  ; I_CLK      ; 4.768  ; 5.417  ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+--------+--------+------------+---------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                        ;
+-------------+------------+--------+--------+------------+---------------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                         ;
+-------------+------------+--------+--------+------------+---------------------------------------------------------+
; B_I2C_SCL   ; I_CLK      ; -4.003 ; -4.615 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
; B_I2C_SDA   ; I_CLK      ; -3.674 ; -4.135 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
; B_PORT0[*]  ; I_CLK      ; -3.738 ; -4.250 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[0] ; I_CLK      ; -3.738 ; -4.250 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[1] ; I_CLK      ; -3.890 ; -4.432 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[2] ; I_CLK      ; -3.825 ; -4.311 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[3] ; I_CLK      ; -4.113 ; -4.642 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[4] ; I_CLK      ; -4.188 ; -4.729 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[5] ; I_CLK      ; -4.455 ; -4.996 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[6] ; I_CLK      ; -3.970 ; -4.475 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[7] ; I_CLK      ; -4.361 ; -4.941 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
; B_PORT1[*]  ; I_CLK      ; -3.765 ; -4.281 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[0] ; I_CLK      ; -4.054 ; -4.588 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[1] ; I_CLK      ; -4.335 ; -4.851 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[2] ; I_CLK      ; -3.765 ; -4.281 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[3] ; I_CLK      ; -4.383 ; -4.925 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[4] ; I_CLK      ; -3.796 ; -4.318 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[5] ; I_CLK      ; -4.017 ; -4.540 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[6] ; I_CLK      ; -4.487 ; -5.042 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[7] ; I_CLK      ; -4.743 ; -5.291 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
; I_DEBUG_RXD ; I_CLK      ; -3.676 ; -4.297 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
; I_IRQ0_N    ; I_CLK      ; -3.809 ; -4.312 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
; I_IRQ1_N    ; I_CLK      ; -3.747 ; -4.235 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
; I_RESET_N   ; I_CLK      ; -3.538 ; -4.089 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
; I_UART_RXD  ; I_CLK      ; -4.038 ; -4.682 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+--------+--------+------------+---------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                              ;
+----------------+------------+-------+-------+------------+---------------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                         ;
+----------------+------------+-------+-------+------------+---------------------------------------------------------+
; B_I2C_SCL      ; I_CLK      ; 5.024 ; 5.041 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
; B_I2C_SDA      ; I_CLK      ; 4.871 ; 4.884 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
; B_PORT0[*]     ; I_CLK      ; 5.328 ; 5.056 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[0]    ; I_CLK      ; 3.745 ; 3.626 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[1]    ; I_CLK      ; 3.607 ; 3.516 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[2]    ; I_CLK      ; 3.452 ; 3.344 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[3]    ; I_CLK      ; 3.763 ; 3.673 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[4]    ; I_CLK      ; 3.662 ; 3.592 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[5]    ; I_CLK      ; 3.742 ; 3.652 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[6]    ; I_CLK      ; 5.328 ; 5.056 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[7]    ; I_CLK      ; 3.763 ; 3.657 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
; B_PORT1[*]     ; I_CLK      ; 6.114 ; 5.877 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[0]    ; I_CLK      ; 4.079 ; 4.001 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[1]    ; I_CLK      ; 4.246 ; 4.164 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[2]    ; I_CLK      ; 6.114 ; 5.877 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[3]    ; I_CLK      ; 4.164 ; 4.090 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[4]    ; I_CLK      ; 4.623 ; 4.519 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[5]    ; I_CLK      ; 4.425 ; 4.340 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[6]    ; I_CLK      ; 4.297 ; 4.199 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[7]    ; I_CLK      ; 4.317 ; 4.220 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
; O_DEBUG_FREEZE ; I_CLK      ; 6.510 ; 6.521 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
; O_DEBUG_TXD    ; I_CLK      ; 4.332 ; 4.320 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
; O_UART_TXD     ; I_CLK      ; 4.644 ; 4.711 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
+----------------+------------+-------+-------+------------+---------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                      ;
+----------------+------------+-------+-------+------------+---------------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                         ;
+----------------+------------+-------+-------+------------+---------------------------------------------------------+
; B_I2C_SCL      ; I_CLK      ; 4.517 ; 4.538 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
; B_I2C_SDA      ; I_CLK      ; 4.371 ; 4.388 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
; B_PORT0[*]     ; I_CLK      ; 3.023 ; 2.913 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[0]    ; I_CLK      ; 3.303 ; 3.184 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[1]    ; I_CLK      ; 3.167 ; 3.074 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[2]    ; I_CLK      ; 3.023 ; 2.913 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[3]    ; I_CLK      ; 3.322 ; 3.230 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[4]    ; I_CLK      ; 3.219 ; 3.147 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[5]    ; I_CLK      ; 3.301 ; 3.209 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[6]    ; I_CLK      ; 4.899 ; 4.625 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[7]    ; I_CLK      ; 3.321 ; 3.214 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
; B_PORT1[*]     ; I_CLK      ; 3.626 ; 3.546 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[0]    ; I_CLK      ; 3.626 ; 3.546 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[1]    ; I_CLK      ; 3.786 ; 3.702 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[2]    ; I_CLK      ; 5.654 ; 5.415 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[3]    ; I_CLK      ; 3.707 ; 3.630 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[4]    ; I_CLK      ; 4.148 ; 4.043 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[5]    ; I_CLK      ; 3.957 ; 3.871 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[6]    ; I_CLK      ; 3.836 ; 3.737 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[7]    ; I_CLK      ; 3.856 ; 3.757 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
; O_DEBUG_FREEZE ; I_CLK      ; 5.105 ; 4.941 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
; O_DEBUG_TXD    ; I_CLK      ; 3.853 ; 3.847 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
; O_UART_TXD     ; I_CLK      ; 4.152 ; 4.221 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
+----------------+------------+-------+-------+------------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                             ;
+-------------+------------+-------+-------+------------+---------------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                         ;
+-------------+------------+-------+-------+------------+---------------------------------------------------------+
; B_PORT0[*]  ; I_CLK      ; 3.447 ; 3.447 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[0] ; I_CLK      ; 4.090 ; 4.090 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[1] ; I_CLK      ; 4.140 ; 4.140 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[2] ; I_CLK      ; 3.447 ; 3.447 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[3] ; I_CLK      ; 3.941 ; 3.941 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[4] ; I_CLK      ; 4.085 ; 4.085 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[5] ; I_CLK      ; 4.067 ; 4.067 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[6] ; I_CLK      ; 4.206 ; 4.206 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[7] ; I_CLK      ; 3.841 ; 3.841 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
; B_PORT1[*]  ; I_CLK      ; 3.495 ; 3.495 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[0] ; I_CLK      ; 4.298 ; 4.298 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[1] ; I_CLK      ; 4.170 ; 4.170 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[2] ; I_CLK      ; 4.137 ; 4.137 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[3] ; I_CLK      ; 4.180 ; 4.180 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[4] ; I_CLK      ; 3.495 ; 3.495 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[5] ; I_CLK      ; 4.038 ; 4.038 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[6] ; I_CLK      ; 3.675 ; 3.675 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[7] ; I_CLK      ; 3.517 ; 3.517 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+-------+-------+------------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                     ;
+-------------+------------+-------+-------+------------+---------------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                         ;
+-------------+------------+-------+-------+------------+---------------------------------------------------------+
; B_PORT0[*]  ; I_CLK      ; 2.743 ; 2.743 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[0] ; I_CLK      ; 3.360 ; 3.360 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[1] ; I_CLK      ; 3.409 ; 3.409 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[2] ; I_CLK      ; 2.743 ; 2.743 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[3] ; I_CLK      ; 3.218 ; 3.218 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[4] ; I_CLK      ; 3.356 ; 3.356 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[5] ; I_CLK      ; 3.338 ; 3.338 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[6] ; I_CLK      ; 3.472 ; 3.472 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[7] ; I_CLK      ; 3.122 ; 3.122 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
; B_PORT1[*]  ; I_CLK      ; 2.789 ; 2.789 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[0] ; I_CLK      ; 3.559 ; 3.559 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[1] ; I_CLK      ; 3.436 ; 3.436 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[2] ; I_CLK      ; 3.405 ; 3.405 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[3] ; I_CLK      ; 3.446 ; 3.446 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[4] ; I_CLK      ; 2.789 ; 2.789 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[5] ; I_CLK      ; 3.311 ; 3.311 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[6] ; I_CLK      ; 2.962 ; 2.962 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[7] ; I_CLK      ; 2.811 ; 2.811 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+-------+-------+------------+---------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                    ;
+-------------+------------+-----------+-----------+------------+---------------------------------------------------------+
; Data Port   ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                         ;
+-------------+------------+-----------+-----------+------------+---------------------------------------------------------+
; B_PORT0[*]  ; I_CLK      ; 3.441     ; 3.515     ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[0] ; I_CLK      ; 4.053     ; 4.127     ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[1] ; I_CLK      ; 4.127     ; 4.201     ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[2] ; I_CLK      ; 3.441     ; 3.515     ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[3] ; I_CLK      ; 3.913     ; 3.987     ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[4] ; I_CLK      ; 4.059     ; 4.133     ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[5] ; I_CLK      ; 4.068     ; 4.142     ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[6] ; I_CLK      ; 4.180     ; 4.254     ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[7] ; I_CLK      ; 3.791     ; 3.865     ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
; B_PORT1[*]  ; I_CLK      ; 3.478     ; 3.552     ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[0] ; I_CLK      ; 4.282     ; 4.356     ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[1] ; I_CLK      ; 4.161     ; 4.235     ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[2] ; I_CLK      ; 4.124     ; 4.198     ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[3] ; I_CLK      ; 4.160     ; 4.234     ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[4] ; I_CLK      ; 3.478     ; 3.552     ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[5] ; I_CLK      ; 4.031     ; 4.105     ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[6] ; I_CLK      ; 3.647     ; 3.721     ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[7] ; I_CLK      ; 3.515     ; 3.589     ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+-----------+-----------+------------+---------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                            ;
+-------------+------------+-----------+-----------+------------+---------------------------------------------------------+
; Data Port   ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                         ;
+-------------+------------+-----------+-----------+------------+---------------------------------------------------------+
; B_PORT0[*]  ; I_CLK      ; 2.808     ; 2.912     ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[0] ; I_CLK      ; 3.396     ; 3.500     ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[1] ; I_CLK      ; 3.467     ; 3.571     ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[2] ; I_CLK      ; 2.808     ; 2.912     ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[3] ; I_CLK      ; 3.262     ; 3.366     ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[4] ; I_CLK      ; 3.401     ; 3.505     ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[5] ; I_CLK      ; 3.410     ; 3.514     ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[6] ; I_CLK      ; 3.518     ; 3.622     ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[7] ; I_CLK      ; 3.145     ; 3.249     ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
; B_PORT1[*]  ; I_CLK      ; 2.844     ; 2.948     ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[0] ; I_CLK      ; 3.615     ; 3.719     ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[1] ; I_CLK      ; 3.499     ; 3.603     ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[2] ; I_CLK      ; 3.463     ; 3.567     ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[3] ; I_CLK      ; 3.498     ; 3.602     ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[4] ; I_CLK      ; 2.844     ; 2.948     ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[5] ; I_CLK      ; 3.376     ; 3.480     ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[6] ; I_CLK      ; 3.006     ; 3.110     ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[7] ; I_CLK      ; 2.880     ; 2.984     ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+-----------+-----------+------------+---------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                            ;
+-----------+-----------------+---------------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                              ; Note ;
+-----------+-----------------+---------------------------------------------------------+------+
; 42.76 MHz ; 42.76 MHz       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+---------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                               ;
+---------------------------------------------------------+--------+---------------+
; Clock                                                   ; Slack  ; End Point TNS ;
+---------------------------------------------------------+--------+---------------+
; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 16.613 ; 0.000         ;
+---------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                               ;
+---------------------------------------------------------+-------+---------------+
; Clock                                                   ; Slack ; End Point TNS ;
+---------------------------------------------------------+-------+---------------+
; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.312 ; 0.000         ;
+---------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                            ;
+---------------------------------------------------------+--------+---------------+
; Clock                                                   ; Slack  ; End Point TNS ;
+---------------------------------------------------------+--------+---------------+
; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 36.210 ; 0.000         ;
+---------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                            ;
+---------------------------------------------------------+-------+---------------+
; Clock                                                   ; Slack ; End Point TNS ;
+---------------------------------------------------------+-------+---------------+
; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 1.455 ; 0.000         ;
+---------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                 ;
+---------------------------------------------------------+--------+---------------+
; Clock                                                   ; Slack  ; End Point TNS ;
+---------------------------------------------------------+--------+---------------+
; I_CLK                                                   ; 9.713  ; 0.000         ;
; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 19.739 ; 0.000         ;
+---------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'm_mediapll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                  ;
+--------+-------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                   ; To Node                                                                                                            ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 16.613 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_type[1]     ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a15~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.210      ; 23.617     ;
; 16.623 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_so[7]       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a15~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.217      ; 23.614     ;
; 16.628 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_type[1]     ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a12~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.198      ; 23.590     ;
; 16.638 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_so[7]       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a12~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.205      ; 23.587     ;
; 16.647 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_so[5]       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a15~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.217      ; 23.590     ;
; 16.662 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_so[5]       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a12~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.205      ; 23.563     ;
; 16.740 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_type[2]     ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a15~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.210      ; 23.490     ;
; 16.755 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_type[2]     ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a12~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.198      ; 23.463     ;
; 16.776 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_type[1]     ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a14~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.195      ; 23.439     ;
; 16.786 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_so[7]       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a14~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.202      ; 23.436     ;
; 16.810 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_so[5]       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a14~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.202      ; 23.412     ;
; 16.832 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_so[4]       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a15~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.217      ; 23.405     ;
; 16.847 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_so[4]       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a12~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.205      ; 23.378     ;
; 16.878 ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_addr[0]                ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a15~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.204      ; 23.346     ;
; 16.880 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_so[6]       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a15~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.217      ; 23.357     ;
; 16.891 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_type[0]     ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a15~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.210      ; 23.339     ;
; 16.893 ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_addr[0]                ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a12~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.192      ; 23.319     ;
; 16.895 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_so[6]       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a12~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.205      ; 23.330     ;
; 16.903 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_type[2]     ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a14~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.195      ; 23.312     ;
; 16.906 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_type[1]     ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a6~porta_address_reg0  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.231      ; 23.345     ;
; 16.906 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_type[0]     ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a12~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.198      ; 23.312     ;
; 16.916 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_so[7]       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a6~porta_address_reg0  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.238      ; 23.342     ;
; 16.919 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_type[1]     ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a7~porta_address_reg0  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.196      ; 23.297     ;
; 16.920 ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_addr[1]                ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a15~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.204      ; 23.304     ;
; 16.929 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_so[7]       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a7~porta_address_reg0  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.203      ; 23.294     ;
; 16.932 ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_addr[2]                ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a15~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.204      ; 23.292     ;
; 16.935 ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_addr[1]                ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a12~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.192      ; 23.277     ;
; 16.940 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_so[5]       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a6~porta_address_reg0  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.238      ; 23.318     ;
; 16.947 ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_addr[2]                ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a12~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.192      ; 23.265     ;
; 16.953 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_so[5]       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a7~porta_address_reg0  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.203      ; 23.270     ;
; 16.995 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_so[4]       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a14~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.202      ; 23.227     ;
; 17.012 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|e_state[2]       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a15~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.219      ; 23.227     ;
; 17.021 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_type[1]     ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a8~porta_address_reg0  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.192      ; 23.191     ;
; 17.027 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|e_state[2]       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a12~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.207      ; 23.200     ;
; 17.031 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_so[7]       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a8~porta_address_reg0  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.199      ; 23.188     ;
; 17.032 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_type[1]     ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a1~porta_address_reg0  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.204      ; 23.192     ;
; 17.033 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_type[2]     ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a6~porta_address_reg0  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.231      ; 23.218     ;
; 17.041 ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_addr[0]                ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a14~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.189      ; 23.168     ;
; 17.042 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_so[7]       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a1~porta_address_reg0  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.211      ; 23.189     ;
; 17.043 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_so[6]       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a14~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.202      ; 23.179     ;
; 17.043 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|e_state[1]       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a15~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.219      ; 23.196     ;
; 17.046 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_type[2]     ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a7~porta_address_reg0  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.196      ; 23.170     ;
; 17.048 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_type[1]     ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a13~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.212      ; 23.184     ;
; 17.052 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_dest_bin[1] ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a15~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.216      ; 23.184     ;
; 17.054 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_type[0]     ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a14~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.195      ; 23.161     ;
; 17.055 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_so[5]       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a8~porta_address_reg0  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.199      ; 23.164     ;
; 17.058 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|e_state[1]       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a12~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.207      ; 23.169     ;
; 17.058 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_so[7]       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a13~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.219      ; 23.181     ;
; 17.066 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_so[5]       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a1~porta_address_reg0  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.211      ; 23.165     ;
; 17.067 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_dest_bin[1] ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a12~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.204      ; 23.157     ;
; 17.078 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_dest_bin[0] ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a15~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.216      ; 23.158     ;
; 17.082 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_type[1]     ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a10~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.234      ; 23.172     ;
; 17.082 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_so[5]       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a13~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.219      ; 23.157     ;
; 17.083 ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_addr[1]                ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a14~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.189      ; 23.126     ;
; 17.092 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_so[7]       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a10~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.241      ; 23.169     ;
; 17.093 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_dest_bin[0] ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a12~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.204      ; 23.131     ;
; 17.095 ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_addr[2]                ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a14~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.189      ; 23.114     ;
; 17.116 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_so[5]       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a10~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.241      ; 23.145     ;
; 17.125 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_so[4]       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a6~porta_address_reg0  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.238      ; 23.133     ;
; 17.128 ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_addr[3]                ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a15~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.204      ; 23.096     ;
; 17.128 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|e_state[3]       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a15~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.219      ; 23.111     ;
; 17.138 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_so[4]       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a7~porta_address_reg0  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.203      ; 23.085     ;
; 17.143 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|cpu_halt_st      ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a15~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.219      ; 23.096     ;
; 17.143 ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_addr[3]                ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a12~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.192      ; 23.069     ;
; 17.143 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|e_state[3]       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a12~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.207      ; 23.084     ;
; 17.148 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_type[2]     ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a8~porta_address_reg0  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.192      ; 23.064     ;
; 17.158 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|cpu_halt_st      ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a12~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.207      ; 23.069     ;
; 17.159 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_type[2]     ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a1~porta_address_reg0  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.204      ; 23.065     ;
; 17.166 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_type[1]     ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a9~porta_address_reg0  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.221      ; 23.075     ;
; 17.171 ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_addr[0]                ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a6~porta_address_reg0  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.225      ; 23.074     ;
; 17.173 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_so[6]       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a6~porta_address_reg0  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.238      ; 23.085     ;
; 17.175 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|e_state[2]       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a14~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.204      ; 23.049     ;
; 17.175 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_type[2]     ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a13~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.212      ; 23.057     ;
; 17.175 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_dest_bin[3] ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a15~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.216      ; 23.061     ;
; 17.176 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_so[7]       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a9~porta_address_reg0  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.228      ; 23.072     ;
; 17.184 ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_addr[0]                ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a7~porta_address_reg0  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.190      ; 23.026     ;
; 17.184 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_type[0]     ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a6~porta_address_reg0  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.231      ; 23.067     ;
; 17.186 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_so[6]       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a7~porta_address_reg0  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.203      ; 23.037     ;
; 17.190 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_dest_bin[3] ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a12~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.204      ; 23.034     ;
; 17.191 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_type[1]     ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a4~porta_address_reg0  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.230      ; 23.059     ;
; 17.197 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_type[0]     ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a7~porta_address_reg0  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.196      ; 23.019     ;
; 17.200 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_so[5]       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a9~porta_address_reg0  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.228      ; 23.048     ;
; 17.201 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_so[7]       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a4~porta_address_reg0  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.237      ; 23.056     ;
; 17.203 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_type[1]     ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a0~porta_address_reg0  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.210      ; 23.027     ;
; 17.206 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|e_state[1]       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a14~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.204      ; 23.018     ;
; 17.209 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_type[2]     ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a10~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.234      ; 23.045     ;
; 17.213 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|e_state[0]       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a15~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.219      ; 23.026     ;
; 17.213 ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_addr[1]                ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a6~porta_address_reg0  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.225      ; 23.032     ;
; 17.213 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_so[7]       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a0~porta_address_reg0  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.217      ; 23.024     ;
; 17.215 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_dest_bin[1] ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a14~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.201      ; 23.006     ;
; 17.225 ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_addr[2]                ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a6~porta_address_reg0  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.225      ; 23.020     ;
; 17.225 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_so[5]       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a4~porta_address_reg0  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.237      ; 23.032     ;
; 17.226 ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_addr[1]                ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a7~porta_address_reg0  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.190      ; 22.984     ;
; 17.228 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|e_state[0]       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a12~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.207      ; 22.999     ;
; 17.237 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_type[1]     ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a11~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.207      ; 22.990     ;
; 17.237 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_so[5]       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a0~porta_address_reg0  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.217      ; 23.000     ;
; 17.238 ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_addr[2]                ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a7~porta_address_reg0  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.190      ; 22.972     ;
; 17.240 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_so[4]       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a8~porta_address_reg0  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.199      ; 22.979     ;
; 17.241 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_dest_bin[0] ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a14~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.201      ; 22.980     ;
; 17.247 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_so[7]       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a11~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.214      ; 22.987     ;
+--------+-------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'm_mediapll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                     ;
+-------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                ; To Node                                                                                                  ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 0.312 ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[0]                                    ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[0]                                    ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; regs_i2c:m_regs_i2c0|al                                                                                  ; regs_i2c:m_regs_i2c0|al                                                                                  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_tmct_top:m_uart0|uart_brgene:uart_brgene0|txcnt[0]                                                  ; uart_tmct_top:m_uart0|uart_brgene:uart_brgene0|txcnt[0]                                                  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_tmct_top:m_uart0|uart_brgene:uart_brgene0|txcnt[1]                                                  ; uart_tmct_top:m_uart0|uart_brgene:uart_brgene0|txcnt[1]                                                  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|busy                               ; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|busy                               ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_tmct_top:m_uart0|uart_rx:uart_rx0|o_rxdata[2]                                                       ; uart_tmct_top:m_uart0|uart_rx:uart_rx0|o_rxdata[2]                                                       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; i2c_master_byte_ctrl:m_i2c_master0|c_state.ST_ACK                                                        ; i2c_master_byte_ctrl:m_i2c_master0|c_state.ST_ACK                                                        ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; i2c_master_byte_ctrl:m_i2c_master0|core_cmd[1]                                                           ; i2c_master_byte_ctrl:m_i2c_master0|core_cmd[1]                                                           ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; i2c_master_byte_ctrl:m_i2c_master0|c_state.ST_STOP                                                       ; i2c_master_byte_ctrl:m_i2c_master0|c_state.ST_STOP                                                       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; regs_i2c:m_regs_i2c0|irq_flag                                                                            ; regs_i2c:m_regs_i2c0|irq_flag                                                                            ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|cmd_stop                           ; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|cmd_stop                           ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|slave_wait                         ; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|slave_wait                         ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|dout                               ; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|dout                               ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_tmct_top:m_uart0|uart_rx:uart_rx0|o_rxdata[0]                                                       ; uart_tmct_top:m_uart0|uart_rx:uart_rx0|o_rxdata[0]                                                       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_tmct_top:m_uart0|uart_rx:uart_rx0|o_rxdata[4]                                                       ; uart_tmct_top:m_uart0|uart_rx:uart_rx0|o_rxdata[4]                                                       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_tmct_top:m_uart0|uart_rx:uart_rx0|o_rxdata[1]                                                       ; uart_tmct_top:m_uart0|uart_rx:uart_rx0|o_rxdata[1]                                                       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_tmct_top:m_uart0|uart_rx:uart_rx0|currentState[3]                                                   ; uart_tmct_top:m_uart0|uart_rx:uart_rx0|currentState[3]                                                   ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_tmct_top:m_uart0|uart_rx:uart_rx0|currentState[2]                                                   ; uart_tmct_top:m_uart0|uart_rx:uart_rx0|currentState[2]                                                   ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_tmct_top:m_uart0|uart_rx:uart_rx0|clockCount[1]                                                     ; uart_tmct_top:m_uart0|uart_rx:uart_rx0|clockCount[1]                                                     ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_tmct_top:m_uart0|uart_rx:uart_rx0|o_rxdata[3]                                                       ; uart_tmct_top:m_uart0|uart_rx:uart_rx0|o_rxdata[3]                                                       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_tmct_top:m_uart0|uart_tx:uart_tx0|o_txdone                                                          ; uart_tmct_top:m_uart0|uart_tx:uart_tx0|o_txdone                                                          ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_tmct_top:m_uart0|uart_tx:uart_tx0|currentState.1011                                                 ; uart_tmct_top:m_uart0|uart_tx:uart_tx0|currentState.1011                                                 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_tmct_top:m_uart0|uart_tx:uart_tx0|currentState.0000                                                 ; uart_tmct_top:m_uart0|uart_tx:uart_tx0|currentState.0000                                                 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_uart_txd                                   ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_uart_txd                                   ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:m_cpu0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup_sel                                   ; openMSP430:m_cpu0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup_sel                                   ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[4]          ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[4]          ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|i_state.I_IDLE                                                ; openMSP430:m_cpu0|omsp_frontend:frontend_0|i_state.I_IDLE                                                ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[3]                                    ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[3]                                    ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[2]                                    ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[2]                                    ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[0]                                    ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[0]                                    ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[1]                                    ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[1]                                    ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|exec_jmp                                                      ; openMSP430:m_cpu0|omsp_frontend:frontend_0|exec_jmp                                                      ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:m_cpu0|omsp_dbg:dbg_0|cpu_stat[3]                                                             ; openMSP430:m_cpu0|omsp_dbg:dbg_0|cpu_stat[3]                                                             ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:m_cpu0|omsp_dbg:dbg_0|cpu_stat[2]                                                             ; openMSP430:m_cpu0|omsp_dbg:dbg_0|cpu_stat[2]                                                             ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|mab_lsb                                           ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|mab_lsb                                           ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|exec_dst_wr                                                   ; openMSP430:m_cpu0|omsp_frontend:frontend_0|exec_dst_wr                                                   ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_irq_rst                                                  ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_irq_rst                                                  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|exec_dext_rdy                                                 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|exec_dext_rdy                                                 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|mdb_in_buf_valid                                  ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|mdb_in_buf_valid                                  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_busy                                      ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_busy                                      ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[1]          ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[1]          ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[8]          ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[8]          ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; regs_i2c:m_regs_i2c0|o_ack                                                                               ; regs_i2c:m_regs_i2c0|o_ack                                                                               ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; uart_tmct_top:m_uart0|uart_rx:uart_rx0|o_rxdata[5]                                                       ; uart_tmct_top:m_uart0|uart_rx:uart_rx0|o_rxdata[5]                                                       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; uart_tmct_top:m_uart0|uart_rx:uart_rx0|o_rxdata[6]                                                       ; uart_tmct_top:m_uart0|uart_rx:uart_rx0|o_rxdata[6]                                                       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; uart_tmct_top:m_uart0|uart_rx:uart_rx0|o_rxdata[7]                                                       ; uart_tmct_top:m_uart0|uart_rx:uart_rx0|o_rxdata[7]                                                       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; uart_tmct_top:m_uart0|uart_rx:uart_rx0|o_rxerr                                                           ; uart_tmct_top:m_uart0|uart_rx:uart_rx0|o_rxerr                                                           ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; i2c_master_byte_ctrl:m_i2c_master0|dcnt[1]                                                               ; i2c_master_byte_ctrl:m_i2c_master0|dcnt[1]                                                               ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_state.M_SET_BRK                                                     ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_state.M_SET_BRK                                                     ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|exec_src_wr                                                   ; openMSP430:m_cpu0|omsp_frontend:frontend_0|exec_src_wr                                                   ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.320 ; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|c_state[7]                         ; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|c_state[7]                         ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; uart_tmct_top:m_uart0|uart_rx:uart_rx0|clockCount[0]                                                     ; uart_tmct_top:m_uart0|uart_rx:uart_rx0|clockCount[0]                                                     ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.519      ;
; 0.321 ; i2c_master_byte_ctrl:m_i2c_master0|dcnt[0]                                                               ; i2c_master_byte_ctrl:m_i2c_master0|dcnt[0]                                                               ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.519      ;
; 0.330 ; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|dSCL                               ; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|dout                               ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.529      ;
; 0.331 ; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|cSCL[1]                            ; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|fSCL[0]                            ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.530      ;
; 0.332 ; uart_tmct_top:m_uart0|uart_brgene:uart_brgene0|txcnt[1]                                                  ; uart_tmct_top:m_uart0|uart_brgene:uart_brgene0|o_txclken                                                 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.531      ;
; 0.335 ; regs_i2c:m_regs_i2c0|iack                                                                                ; regs_i2c:m_regs_i2c0|irq_flag                                                                            ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.534      ;
; 0.337 ; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|dSDA                               ; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|sta_condition                      ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.536      ;
; 0.337 ; uart_tmct_top:m_uart0|uart_brgene:uart_brgene0|txcnt[0]                                                  ; uart_tmct_top:m_uart0|uart_brgene:uart_brgene0|txcnt[1]                                                  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.536      ;
; 0.338 ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|omsp_sync_cell:sync_cell_uart_rxd|data_sync[0] ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|omsp_sync_cell:sync_cell_uart_rxd|data_sync[1] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.537      ;
; 0.339 ; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|cSCL[0]                            ; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|cSCL[1]                            ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[0]           ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1]           ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|sta_condition                      ; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|busy                               ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.340 ; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|cSDA[0]                            ; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|cSDA[1]                            ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; openMSP430:m_cpu0|omsp_dbg:dbg_0|inc_step[0]                                                             ; openMSP430:m_cpu0|omsp_dbg:dbg_0|inc_step[1]                                                             ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.341 ; uart_tmct_top:m_uart0|uart_tx:uart_tx0|currentState.0000                                                 ; uart_tmct_top:m_uart0|uart_tx:uart_tx0|currentState.0001                                                 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_state.M_SET_BRK                                                     ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_state.M_ACCESS_BRK                                                  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.539      ;
; 0.342 ; i2c_master_byte_ctrl:m_i2c_master0|dcnt[0]                                                               ; i2c_master_byte_ctrl:m_i2c_master0|dcnt[1]                                                               ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.540      ;
; 0.343 ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[2]                                    ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[0]                                    ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.542      ;
; 0.344 ; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|fSDA[1]                            ; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|fSDA[2]                            ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.543      ;
; 0.345 ; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|dSDA                               ; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|sto_condition                      ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.544      ;
; 0.345 ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|omsp_sync_cell:sync_cell_uart_rxd|data_sync[1] ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|rxd_buf[0]                                     ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.544      ;
; 0.346 ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[13]                                   ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[9]                                    ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.545      ;
; 0.346 ; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|fSDA[1]                            ; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|sSDA                               ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.545      ;
; 0.346 ; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|fSDA[0]                            ; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|fSDA[1]                            ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.545      ;
; 0.346 ; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|fSCL[0]                            ; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|sSCL                               ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.545      ;
; 0.346 ; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|fSCL[0]                            ; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|fSCL[1]                            ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.545      ;
; 0.347 ; uart_tmct_top:m_uart0|uart_tx:uart_tx0|currentState.1010                                                 ; uart_tmct_top:m_uart0|uart_tx:uart_tx0|currentState.1011                                                 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.546      ;
; 0.348 ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[18]                                   ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[18]                                   ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.547      ;
; 0.350 ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_state.M_ACCESS_BRK                                                  ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_state.M_IDLE                                                        ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.548      ;
; 0.351 ; uart_tmct_top:m_uart0|uart_tx:uart_tx0|currentState.1011                                                 ; uart_tmct_top:m_uart0|uart_tx:uart_tx0|o_txdone                                                          ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.550      ;
; 0.353 ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[0]                                    ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[1]                                    ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.552      ;
; 0.356 ; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|c_state[7]                         ; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|c_state[8]                         ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.555      ;
; 0.356 ; i2c_master_byte_ctrl:m_i2c_master0|sr[3]                                                                 ; i2c_master_byte_ctrl:m_i2c_master0|sr[4]                                                                 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.554      ;
; 0.358 ; i2c_master_byte_ctrl:m_i2c_master0|sr[6]                                                                 ; i2c_master_byte_ctrl:m_i2c_master0|sr[7]                                                                 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.556      ;
; 0.358 ; i2c_master_byte_ctrl:m_i2c_master0|sr[4]                                                                 ; i2c_master_byte_ctrl:m_i2c_master0|sr[5]                                                                 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.556      ;
; 0.358 ; i2c_master_byte_ctrl:m_i2c_master0|sr[2]                                                                 ; i2c_master_byte_ctrl:m_i2c_master0|sr[3]                                                                 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.556      ;
; 0.358 ; i2c_master_byte_ctrl:m_i2c_master0|sr[1]                                                                 ; i2c_master_byte_ctrl:m_i2c_master0|sr[2]                                                                 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.556      ;
; 0.359 ; i2c_master_byte_ctrl:m_i2c_master0|sr[5]                                                                 ; i2c_master_byte_ctrl:m_i2c_master0|sr[6]                                                                 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.557      ;
; 0.364 ; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|c_state[0]                         ; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|c_state[1]                         ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.563      ;
; 0.367 ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|uart_state.TX_DATA2                            ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|uart_state.RX_CMD                              ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.566      ;
; 0.395 ; i2c_master_byte_ctrl:m_i2c_master0|c_state.ST_START                                                      ; i2c_master_byte_ctrl:m_i2c_master0|ld                                                                    ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.594      ;
; 0.420 ; uart_tmct_top:m_uart0|uart_rx:uart_rx0|currentState[3]                                                   ; uart_tmct_top:m_uart0|uart_rx:uart_rx0|currentState[2]                                                   ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.619      ;
; 0.421 ; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|cSDA[1]                            ; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|fSDA[0]                            ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.620      ;
; 0.424 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|e_state[1]                                                    ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|mdb_in_buf_en                                     ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.623      ;
; 0.427 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_sz[0]                                                    ; openMSP430:m_cpu0|omsp_frontend:frontend_0|i_state.I_EXT2                                                ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.625      ;
; 0.431 ; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|fSDA[2]                            ; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|sSDA                               ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.630      ;
; 0.435 ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|rxd_buf[0]                                     ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|rxd_maj                                        ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.634      ;
; 0.438 ; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|fSCL[1]                            ; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|sSCL                               ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.637      ;
; 0.441 ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_state.M_ACCESS                                                      ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_state.M_IDLE                                                        ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.639      ;
+-------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'm_mediapll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                         ;
+--------+-------------------------------------------------------------------+------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                                                ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 36.210 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_data[4]                           ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 3.728      ;
; 36.210 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_data[6]                           ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 3.728      ;
; 36.210 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_data[14]                          ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 3.728      ;
; 36.547 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[7]  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.078     ; 3.370      ;
; 36.547 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[0]  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 3.369      ;
; 36.547 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[1]  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 3.369      ;
; 36.547 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[2]  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.078     ; 3.370      ;
; 36.547 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[3]  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.078     ; 3.370      ;
; 36.547 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[4]  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.078     ; 3.370      ;
; 36.547 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[5]  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.078     ; 3.370      ;
; 36.547 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[6]  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.078     ; 3.370      ;
; 36.547 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[2]  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 3.369      ;
; 36.547 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[1]  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 3.369      ;
; 36.547 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[3]  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 3.369      ;
; 36.547 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[4]  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 3.369      ;
; 36.547 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[5]  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 3.369      ;
; 36.547 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[6]  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 3.369      ;
; 36.547 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[7]  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 3.369      ;
; 36.547 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[8]  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 3.369      ;
; 36.547 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[9]  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 3.369      ;
; 36.547 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[0]  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 3.369      ;
; 36.548 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|dbg_rd_rdy                            ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.070     ; 3.377      ;
; 36.548 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_addr[0]                           ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 3.388      ;
; 36.548 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_addr[11]                          ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 3.388      ;
; 36.548 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_addr[14]                          ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 3.388      ;
; 36.548 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_addr[15]                          ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 3.388      ;
; 36.548 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_addr[13]                          ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 3.388      ;
; 36.548 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_addr[12]                          ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 3.388      ;
; 36.548 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_addr[10]                          ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 3.388      ;
; 36.548 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_addr[9]                           ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 3.388      ;
; 36.548 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_addr[8]                           ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 3.388      ;
; 36.548 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_addr[7]                           ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 3.388      ;
; 36.548 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_addr[6]                           ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 3.388      ;
; 36.548 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_addr[5]                           ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 3.388      ;
; 36.548 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_addr[4]                           ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 3.388      ;
; 36.548 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_addr[3]                           ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 3.388      ;
; 36.548 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_addr[2]                           ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 3.388      ;
; 36.548 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_addr[1]                           ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 3.388      ;
; 36.548 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[12] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 3.385      ;
; 36.548 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[18] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 3.385      ;
; 36.548 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[19] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 3.385      ;
; 36.548 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[6]  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.060     ; 3.387      ;
; 36.548 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[7]  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.060     ; 3.387      ;
; 36.548 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[8]  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 3.385      ;
; 36.548 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[9]  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 3.385      ;
; 36.548 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[10] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 3.385      ;
; 36.548 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[11] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 3.385      ;
; 36.548 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[13] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 3.385      ;
; 36.548 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[14] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 3.385      ;
; 36.548 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[15] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 3.385      ;
; 36.548 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[16] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 3.385      ;
; 36.548 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[17] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.062     ; 3.385      ;
; 36.548 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[5]  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.060     ; 3.387      ;
; 36.548 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_cnt[11]                           ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 3.386      ;
; 36.548 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_cnt[15]                           ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 3.386      ;
; 36.548 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_cnt[14]                           ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 3.386      ;
; 36.548 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_cnt[0]                            ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 3.386      ;
; 36.548 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_cnt[4]                            ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 3.386      ;
; 36.548 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_cnt[1]                            ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 3.386      ;
; 36.548 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_cnt[2]                            ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 3.386      ;
; 36.548 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_cnt[3]                            ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 3.386      ;
; 36.548 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_cnt[5]                            ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 3.386      ;
; 36.548 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_cnt[6]                            ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 3.386      ;
; 36.548 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_cnt[7]                            ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 3.386      ;
; 36.548 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_cnt[8]                            ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 3.386      ;
; 36.548 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_cnt[9]                            ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 3.386      ;
; 36.548 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_cnt[10]                           ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 3.386      ;
; 36.548 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_cnt[12]                           ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 3.386      ;
; 36.548 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_cnt[13]                           ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.061     ; 3.386      ;
; 36.548 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_bw       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.070     ; 3.377      ;
; 36.548 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|cpu_ctl[4]                            ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.060     ; 3.387      ;
; 36.549 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[9]  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.076     ; 3.370      ;
; 36.549 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[8]  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.076     ; 3.370      ;
; 36.549 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[10] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.076     ; 3.370      ;
; 36.549 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[11] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.076     ; 3.370      ;
; 36.549 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[10] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.076     ; 3.370      ;
; 36.549 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[13] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.076     ; 3.370      ;
; 36.549 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[12] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.076     ; 3.370      ;
; 36.549 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[14] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.076     ; 3.370      ;
; 36.549 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[15] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.076     ; 3.370      ;
; 36.549 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[16] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.076     ; 3.370      ;
; 36.549 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[18] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.076     ; 3.370      ;
; 36.549 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[17] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.076     ; 3.370      ;
; 36.550 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|dbg_mem_rd_dly                        ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 3.386      ;
; 36.550 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_data[7]                           ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 3.390      ;
; 36.550 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_data[11]                          ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 3.387      ;
; 36.550 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_data[15]                          ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 3.390      ;
; 36.550 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_data[2]                           ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 3.387      ;
; 36.550 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_data[10]                          ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 3.387      ;
; 36.550 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_data[5]                           ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 3.387      ;
; 36.550 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_data[0]                           ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 3.390      ;
; 36.550 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_data[1]                           ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 3.387      ;
; 36.550 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_data[3]                           ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 3.387      ;
; 36.550 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_data[9]                           ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 3.387      ;
; 36.550 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_data[12]                          ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 3.387      ;
; 36.550 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_data[13]                          ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 3.387      ;
; 36.550 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_data[8]                           ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.055     ; 3.390      ;
; 36.550 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[11] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 3.370      ;
; 36.550 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[12] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 3.370      ;
; 36.550 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[13] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 3.370      ;
+--------+-------------------------------------------------------------------+------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'm_mediapll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                 ;
+-------+------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                      ; To Node                                                                                           ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 1.455 ; regs_uart:m_regs_uart0|o_txrun                                                                 ; uart_tmct_top:m_uart0|uart_tx:uart_tx0|o_tx                                                       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.658      ;
; 1.455 ; regs_uart:m_regs_uart0|o_txrun                                                                 ; uart_tmct_top:m_uart0|uart_tx:uart_tx0|o_txdone                                                   ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.658      ;
; 1.455 ; regs_uart:m_regs_uart0|o_txrun                                                                 ; uart_tmct_top:m_uart0|uart_tx:uart_tx0|currentState.1011                                          ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.658      ;
; 1.455 ; regs_uart:m_regs_uart0|o_txrun                                                                 ; uart_tmct_top:m_uart0|uart_tx:uart_tx0|currentState.0000                                          ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.658      ;
; 1.455 ; regs_uart:m_regs_uart0|o_txrun                                                                 ; uart_tmct_top:m_uart0|uart_tx:uart_tx0|currentState.1010                                          ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.658      ;
; 1.455 ; regs_uart:m_regs_uart0|o_txrun                                                                 ; uart_tmct_top:m_uart0|uart_tx:uart_tx0|currentState.1001                                          ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.658      ;
; 1.455 ; regs_uart:m_regs_uart0|o_txrun                                                                 ; uart_tmct_top:m_uart0|uart_tx:uart_tx0|currentState.1000                                          ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.658      ;
; 1.455 ; regs_uart:m_regs_uart0|o_txrun                                                                 ; uart_tmct_top:m_uart0|uart_tx:uart_tx0|currentState.0111                                          ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.658      ;
; 1.455 ; regs_uart:m_regs_uart0|o_txrun                                                                 ; uart_tmct_top:m_uart0|uart_tx:uart_tx0|currentState.0110                                          ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.658      ;
; 1.455 ; regs_uart:m_regs_uart0|o_txrun                                                                 ; uart_tmct_top:m_uart0|uart_tx:uart_tx0|currentState.0101                                          ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.658      ;
; 1.455 ; regs_uart:m_regs_uart0|o_txrun                                                                 ; uart_tmct_top:m_uart0|uart_tx:uart_tx0|currentState.0100                                          ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.658      ;
; 1.455 ; regs_uart:m_regs_uart0|o_txrun                                                                 ; uart_tmct_top:m_uart0|uart_tx:uart_tx0|currentState.0011                                          ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.658      ;
; 1.455 ; regs_uart:m_regs_uart0|o_txrun                                                                 ; uart_tmct_top:m_uart0|uart_tx:uart_tx0|currentState.0010                                          ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.658      ;
; 1.455 ; regs_uart:m_regs_uart0|o_txrun                                                                 ; uart_tmct_top:m_uart0|uart_tx:uart_tx0|currentState.0001                                          ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.658      ;
; 1.726 ; regs_uart:m_regs_uart0|o_rxclear                                                               ; uart_tmct_top:m_uart0|uart_rx:uart_rx0|o_rxdata[5]                                                ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.922      ;
; 1.726 ; regs_uart:m_regs_uart0|o_rxclear                                                               ; uart_tmct_top:m_uart0|uart_rx:uart_rx0|o_rxdata[6]                                                ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.922      ;
; 1.726 ; regs_uart:m_regs_uart0|o_rxclear                                                               ; uart_tmct_top:m_uart0|uart_rx:uart_rx0|o_rxdata[7]                                                ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.922      ;
; 1.726 ; regs_uart:m_regs_uart0|o_rxclear                                                               ; uart_tmct_top:m_uart0|uart_rx:uart_rx0|o_rxdone                                                   ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.922      ;
; 1.726 ; regs_uart:m_regs_uart0|o_rxclear                                                               ; uart_tmct_top:m_uart0|uart_rx:uart_rx0|o_rxerr                                                    ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.922      ;
; 1.726 ; regs_uart:m_regs_uart0|o_rxclear                                                               ; uart_tmct_top:m_uart0|uart_rx:uart_rx0|i_rx_l                                                     ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.922      ;
; 1.887 ; regs_uart:m_regs_uart0|o_rxclear                                                               ; uart_tmct_top:m_uart0|uart_rx:uart_rx0|currentState[1]                                            ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 2.085      ;
; 1.887 ; regs_uart:m_regs_uart0|o_rxclear                                                               ; uart_tmct_top:m_uart0|uart_rx:uart_rx0|clockCount[0]                                              ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 2.085      ;
; 1.887 ; regs_uart:m_regs_uart0|o_rxclear                                                               ; uart_tmct_top:m_uart0|uart_rx:uart_rx0|clockCount[1]                                              ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 2.085      ;
; 1.887 ; regs_uart:m_regs_uart0|o_rxclear                                                               ; uart_tmct_top:m_uart0|uart_rx:uart_rx0|startBit[0]                                                ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 2.085      ;
; 1.887 ; regs_uart:m_regs_uart0|o_rxclear                                                               ; uart_tmct_top:m_uart0|uart_rx:uart_rx0|startBit[1]                                                ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 2.085      ;
; 1.887 ; regs_uart:m_regs_uart0|o_rxclear                                                               ; uart_tmct_top:m_uart0|uart_rx:uart_rx0|startBit[2]                                                ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 2.085      ;
; 1.887 ; regs_uart:m_regs_uart0|o_rxclear                                                               ; uart_tmct_top:m_uart0|uart_rx:uart_rx0|currentState[0]                                            ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 2.085      ;
; 2.044 ; regs_uart:m_regs_uart0|o_rxclear                                                               ; uart_tmct_top:m_uart0|uart_rx:uart_rx0|o_rxdata[2]                                                ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 2.243      ;
; 2.044 ; regs_uart:m_regs_uart0|o_rxclear                                                               ; uart_tmct_top:m_uart0|uart_rx:uart_rx0|o_rxdata[0]                                                ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 2.243      ;
; 2.044 ; regs_uart:m_regs_uart0|o_rxclear                                                               ; uart_tmct_top:m_uart0|uart_rx:uart_rx0|o_rxdata[4]                                                ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 2.243      ;
; 2.044 ; regs_uart:m_regs_uart0|o_rxclear                                                               ; uart_tmct_top:m_uart0|uart_rx:uart_rx0|o_rxdata[1]                                                ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 2.243      ;
; 2.044 ; regs_uart:m_regs_uart0|o_rxclear                                                               ; uart_tmct_top:m_uart0|uart_rx:uart_rx0|o_rxdata[3]                                                ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 2.243      ;
; 2.045 ; regs_uart:m_regs_uart0|o_rxclear                                                               ; uart_tmct_top:m_uart0|uart_rx:uart_rx0|currentState[3]                                            ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 2.243      ;
; 2.045 ; regs_uart:m_regs_uart0|o_rxclear                                                               ; uart_tmct_top:m_uart0|uart_rx:uart_rx0|currentState[2]                                            ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 2.243      ;
; 2.298 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]      ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.518      ;
; 2.298 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[0]      ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.518      ;
; 2.298 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan                                 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 2.518      ;
; 2.600 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; regs_i2c:m_regs_i2c0|o_prer[12]                                                                   ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.807      ;
; 2.600 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; regs_i2c:m_regs_i2c0|o_prer[13]                                                                   ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.807      ;
; 2.600 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|bcsctl1[4]                                     ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.807      ;
; 2.600 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|bcsctl1[5]                                     ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.807      ;
; 2.600 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r15[10] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.807      ;
; 2.600 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r15[11] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.807      ;
; 2.600 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r15[15] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.807      ;
; 2.600 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r14[10] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.807      ;
; 2.600 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r14[11] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.807      ;
; 2.600 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r14[9]  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.807      ;
; 2.600 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r14[15] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.807      ;
; 2.600 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r14[13] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.807      ;
; 2.600 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r14[8]  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.807      ;
; 2.600 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r13[10] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.808      ;
; 2.600 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r13[11] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.808      ;
; 2.600 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r13[9]  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.808      ;
; 2.600 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r13[12] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.808      ;
; 2.600 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r13[14] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.808      ;
; 2.600 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r13[8]  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.808      ;
; 2.600 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r11[10] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.808      ;
; 2.600 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r11[11] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.808      ;
; 2.600 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r11[9]  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.808      ;
; 2.600 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r11[12] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.808      ;
; 2.600 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r11[8]  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.808      ;
; 2.601 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:m_cpu0|omsp_mem_backbone:mem_backbone_0|per_dout_val[12]                               ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.807      ;
; 2.601 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:m_cpu0|omsp_mem_backbone:mem_backbone_0|per_dout_val[10]                               ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.807      ;
; 2.601 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; regs_gpio:m_regs_gpio0|o_dir1[6]                                                                  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.807      ;
; 2.601 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; regs_gpio:m_regs_gpio0|o_dir1[7]                                                                  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.807      ;
; 2.601 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; regs_i2c:m_regs_i2c0|o_txd[0]                                                                     ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.807      ;
; 2.601 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; regs_i2c:m_regs_i2c0|o_txd[4]                                                                     ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.807      ;
; 2.601 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; regs_i2c:m_regs_i2c0|o_txd[6]                                                                     ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.807      ;
; 2.601 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; regs_i2c:m_regs_i2c0|o_txd[3]                                                                     ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.807      ;
; 2.601 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; regs_i2c:m_regs_i2c0|o_txd[1]                                                                     ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.807      ;
; 2.601 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; regs_i2c:m_regs_i2c0|o_txd[2]                                                                     ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.807      ;
; 2.601 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; regs_i2c:m_regs_i2c0|o_txd[5]                                                                     ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.807      ;
; 2.601 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; regs_i2c:m_regs_i2c0|o_txd[7]                                                                     ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.807      ;
; 2.601 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; regs_uart:m_regs_uart0|o_txdata[0]                                                                ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.807      ;
; 2.601 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; regs_uart:m_regs_uart0|o_txdata[4]                                                                ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.807      ;
; 2.601 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; regs_uart:m_regs_uart0|o_txdata[6]                                                                ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.807      ;
; 2.601 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; regs_uart:m_regs_uart0|o_txdata[3]                                                                ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.807      ;
; 2.601 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; regs_uart:m_regs_uart0|o_txdata[5]                                                                ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.807      ;
; 2.601 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; regs_uart:m_regs_uart0|o_txdata[2]                                                                ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.807      ;
; 2.601 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; regs_uart:m_regs_uart0|o_txdata[7]                                                                ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.807      ;
; 2.601 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; regs_uart:m_regs_uart0|o_txdata[1]                                                                ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.807      ;
; 2.601 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r15[14] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 2.805      ;
; 2.601 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r15[9]  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 2.805      ;
; 2.601 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r15[12] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 2.805      ;
; 2.601 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r15[13] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 2.805      ;
; 2.601 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r15[8]  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 2.805      ;
; 2.601 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r10[10] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 2.805      ;
; 2.601 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r10[6]  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 2.805      ;
; 2.601 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r10[11] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 2.805      ;
; 2.601 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r10[9]  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 2.805      ;
; 2.601 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r10[7]  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 2.805      ;
; 2.601 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r10[12] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 2.805      ;
; 2.601 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r10[15] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 2.805      ;
; 2.601 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r10[14] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 2.805      ;
; 2.601 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r10[13] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 2.805      ;
; 2.601 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r10[8]  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 2.805      ;
; 2.601 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r14[7]  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.807      ;
; 2.601 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r14[12] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 2.805      ;
; 2.601 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r14[14] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 2.805      ;
; 2.601 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r13[0]  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 2.806      ;
+-------+------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'I_CLK'                                                                                                  ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                            ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------+
; 9.713  ; 9.713        ; 0.000          ; Low Pulse Width  ; I_CLK ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.713  ; 9.713        ; 0.000          ; Low Pulse Width  ; I_CLK ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.745  ; 9.745        ; 0.000          ; Low Pulse Width  ; I_CLK ; Rise       ; I_CLK~input|o                                                     ;
; 9.766  ; 9.766        ; 0.000          ; Low Pulse Width  ; I_CLK ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; I_CLK ; Rise       ; I_CLK~input|i                                                     ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; I_CLK ; Rise       ; I_CLK~input|i                                                     ;
; 10.233 ; 10.233       ; 0.000          ; High Pulse Width ; I_CLK ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.255 ; 10.255       ; 0.000          ; High Pulse Width ; I_CLK ; Rise       ; I_CLK~input|o                                                     ;
; 10.286 ; 10.286       ; 0.000          ; High Pulse Width ; I_CLK ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.286 ; 10.286       ; 0.000          ; High Pulse Width ; I_CLK ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; I_CLK ; Rise       ; I_CLK                                                             ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'm_mediapll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                   ;
+--------+--------------+----------------+------------------+---------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                   ; Clock Edge ; Target                                                                                                             ;
+--------+--------------+----------------+------------------+---------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------+
; 19.739 ; 19.969       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a2~porta_address_reg0  ;
; 19.739 ; 19.969       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a2~porta_we_reg        ;
; 19.740 ; 19.970       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 19.740 ; 19.970       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a0~porta_we_reg        ;
; 19.740 ; 19.970       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a11~porta_address_reg0 ;
; 19.740 ; 19.970       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a11~porta_we_reg       ;
; 19.740 ; 19.970       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a15~porta_address_reg0 ;
; 19.740 ; 19.970       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a15~porta_we_reg       ;
; 19.740 ; 19.970       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a4~porta_address_reg0  ;
; 19.740 ; 19.970       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a4~porta_we_reg        ;
; 19.740 ; 19.970       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a6~porta_address_reg0  ;
; 19.740 ; 19.970       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a6~porta_we_reg        ;
; 19.741 ; 19.971       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; datamem:m_datamem0|altsyncram:altsyncram_component|altsyncram_q2j1:auto_generated|ram_block1a1~porta_address_reg0  ;
; 19.741 ; 19.971       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; datamem:m_datamem0|altsyncram:altsyncram_component|altsyncram_q2j1:auto_generated|ram_block1a1~porta_we_reg        ;
; 19.741 ; 19.971       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a10~porta_address_reg0 ;
; 19.741 ; 19.971       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a10~porta_we_reg       ;
; 19.741 ; 19.971       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a13~porta_address_reg0 ;
; 19.741 ; 19.971       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a13~porta_we_reg       ;
; 19.741 ; 19.971       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a1~porta_address_reg0  ;
; 19.741 ; 19.971       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a1~porta_we_reg        ;
; 19.741 ; 19.971       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a2~porta_bytena_reg0   ;
; 19.741 ; 19.971       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a2~porta_datain_reg0   ;
; 19.741 ; 19.971       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a7~porta_address_reg0  ;
; 19.741 ; 19.971       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a7~porta_we_reg        ;
; 19.742 ; 19.972       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; datamem:m_datamem0|altsyncram:altsyncram_component|altsyncram_q2j1:auto_generated|ram_block1a8~porta_address_reg0  ;
; 19.742 ; 19.972       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; datamem:m_datamem0|altsyncram:altsyncram_component|altsyncram_q2j1:auto_generated|ram_block1a8~porta_we_reg        ;
; 19.742 ; 19.972       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a0~porta_bytena_reg0   ;
; 19.742 ; 19.972       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 19.742 ; 19.972       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a11~porta_bytena_reg0  ;
; 19.742 ; 19.972       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a11~porta_datain_reg0  ;
; 19.742 ; 19.972       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a12~porta_address_reg0 ;
; 19.742 ; 19.972       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a12~porta_we_reg       ;
; 19.742 ; 19.972       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a14~porta_address_reg0 ;
; 19.742 ; 19.972       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a14~porta_we_reg       ;
; 19.742 ; 19.972       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a15~porta_bytena_reg0  ;
; 19.742 ; 19.972       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a15~porta_datain_reg0  ;
; 19.742 ; 19.972       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a3~porta_address_reg0  ;
; 19.742 ; 19.972       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a3~porta_we_reg        ;
; 19.742 ; 19.972       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a4~porta_bytena_reg0   ;
; 19.742 ; 19.972       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a4~porta_datain_reg0   ;
; 19.742 ; 19.972       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a5~porta_address_reg0  ;
; 19.742 ; 19.972       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a5~porta_we_reg        ;
; 19.742 ; 19.972       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a6~porta_bytena_reg0   ;
; 19.742 ; 19.972       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a6~porta_datain_reg0   ;
; 19.742 ; 19.972       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a9~porta_address_reg0  ;
; 19.742 ; 19.972       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a9~porta_we_reg        ;
; 19.743 ; 19.973       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; datamem:m_datamem0|altsyncram:altsyncram_component|altsyncram_q2j1:auto_generated|ram_block1a1~porta_bytena_reg0   ;
; 19.743 ; 19.973       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; datamem:m_datamem0|altsyncram:altsyncram_component|altsyncram_q2j1:auto_generated|ram_block1a1~porta_datain_reg0   ;
; 19.743 ; 19.973       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; datamem:m_datamem0|altsyncram:altsyncram_component|altsyncram_q2j1:auto_generated|ram_block1a9~porta_address_reg0  ;
; 19.743 ; 19.973       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; datamem:m_datamem0|altsyncram:altsyncram_component|altsyncram_q2j1:auto_generated|ram_block1a9~porta_we_reg        ;
; 19.743 ; 19.973       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a10~porta_bytena_reg0  ;
; 19.743 ; 19.973       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a10~porta_datain_reg0  ;
; 19.743 ; 19.973       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a13~porta_bytena_reg0  ;
; 19.743 ; 19.973       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a13~porta_datain_reg0  ;
; 19.743 ; 19.973       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a1~porta_bytena_reg0   ;
; 19.743 ; 19.973       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a1~porta_datain_reg0   ;
; 19.743 ; 19.973       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a7~porta_bytena_reg0   ;
; 19.743 ; 19.973       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a7~porta_datain_reg0   ;
; 19.744 ; 19.974       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; datamem:m_datamem0|altsyncram:altsyncram_component|altsyncram_q2j1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 19.744 ; 19.974       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; datamem:m_datamem0|altsyncram:altsyncram_component|altsyncram_q2j1:auto_generated|ram_block1a0~porta_we_reg        ;
; 19.744 ; 19.974       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; datamem:m_datamem0|altsyncram:altsyncram_component|altsyncram_q2j1:auto_generated|ram_block1a8~porta_bytena_reg0   ;
; 19.744 ; 19.974       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; datamem:m_datamem0|altsyncram:altsyncram_component|altsyncram_q2j1:auto_generated|ram_block1a8~porta_datain_reg0   ;
; 19.744 ; 19.974       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a12~porta_bytena_reg0  ;
; 19.744 ; 19.974       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a12~porta_datain_reg0  ;
; 19.744 ; 19.974       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a14~porta_bytena_reg0  ;
; 19.744 ; 19.974       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a14~porta_datain_reg0  ;
; 19.744 ; 19.974       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a3~porta_bytena_reg0   ;
; 19.744 ; 19.974       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a3~porta_datain_reg0   ;
; 19.744 ; 19.974       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a5~porta_bytena_reg0   ;
; 19.744 ; 19.974       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a5~porta_datain_reg0   ;
; 19.744 ; 19.974       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a8~porta_address_reg0  ;
; 19.744 ; 19.974       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a8~porta_we_reg        ;
; 19.744 ; 19.974       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a9~porta_bytena_reg0   ;
; 19.744 ; 19.974       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a9~porta_datain_reg0   ;
; 19.745 ; 19.975       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; datamem:m_datamem0|altsyncram:altsyncram_component|altsyncram_q2j1:auto_generated|ram_block1a9~porta_bytena_reg0   ;
; 19.745 ; 19.975       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; datamem:m_datamem0|altsyncram:altsyncram_component|altsyncram_q2j1:auto_generated|ram_block1a9~porta_datain_reg0   ;
; 19.746 ; 19.976       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; datamem:m_datamem0|altsyncram:altsyncram_component|altsyncram_q2j1:auto_generated|ram_block1a0~porta_bytena_reg0   ;
; 19.746 ; 19.976       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; datamem:m_datamem0|altsyncram:altsyncram_component|altsyncram_q2j1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 19.746 ; 19.976       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a8~porta_bytena_reg0   ;
; 19.746 ; 19.976       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a8~porta_datain_reg0   ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|mdb_in_buf_valid                                            ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|mdb_out_nxt[12]                                             ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|mdb_out_nxt[4]                                              ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|mdb_out_nxt[6]                                              ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|mdb_out_nxt[7]                                              ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r10[2]                   ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[0]                    ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[2]                    ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[4]                    ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_dext[10]                                                           ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_dext[11]                                                           ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_dext[12]                                                           ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_dext[13]                                                           ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_dext[14]                                                           ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_dext[15]                                                           ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_dext[4]                                                            ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_dext[5]                                                            ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_dext[6]                                                            ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_dext[7]                                                            ;
; 19.747 ; 19.963       ; 0.216          ; High Pulse Width ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_dext[8]                                                            ;
+--------+--------------+----------------+------------------+---------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                       ;
+-------------+------------+--------+--------+------------+---------------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                         ;
+-------------+------------+--------+--------+------------+---------------------------------------------------------+
; B_I2C_SCL   ; I_CLK      ; 4.091  ; 4.599  ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
; B_I2C_SDA   ; I_CLK      ; 3.782  ; 4.172  ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
; B_PORT0[*]  ; I_CLK      ; 4.597  ; 5.097  ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[0] ; I_CLK      ; 3.837  ; 4.287  ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[1] ; I_CLK      ; 3.986  ; 4.466  ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[2] ; I_CLK      ; 3.930  ; 4.358  ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[3] ; I_CLK      ; 4.224  ; 4.701  ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[4] ; I_CLK      ; 4.303  ; 4.774  ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[5] ; I_CLK      ; 4.597  ; 5.097  ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[6] ; I_CLK      ; 4.098  ; 4.549  ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[7] ; I_CLK      ; 4.477  ; 4.979  ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
; B_PORT1[*]  ; I_CLK      ; 4.846  ; 5.310  ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[0] ; I_CLK      ; 4.164  ; 4.640  ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[1] ; I_CLK      ; 4.423  ; 4.862  ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[2] ; I_CLK      ; 3.858  ; 4.316  ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[3] ; I_CLK      ; 4.459  ; 4.935  ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[4] ; I_CLK      ; 3.903  ; 4.349  ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[5] ; I_CLK      ; 4.158  ; 4.622  ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[6] ; I_CLK      ; 4.551  ; 5.030  ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[7] ; I_CLK      ; 4.846  ; 5.310  ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
; I_DEBUG_RXD ; I_CLK      ; 3.790  ; 4.319  ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
; I_IRQ0_N    ; I_CLK      ; 16.284 ; 16.689 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
; I_IRQ1_N    ; I_CLK      ; 16.665 ; 17.017 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
; I_RESET_N   ; I_CLK      ; 7.115  ; 7.545  ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
; I_UART_RXD  ; I_CLK      ; 4.145  ; 4.690  ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+--------+--------+------------+---------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                        ;
+-------------+------------+--------+--------+------------+---------------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                         ;
+-------------+------------+--------+--------+------------+---------------------------------------------------------+
; B_I2C_SCL   ; I_CLK      ; -3.467 ; -3.964 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
; B_I2C_SDA   ; I_CLK      ; -3.159 ; -3.538 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
; B_PORT0[*]  ; I_CLK      ; -3.214 ; -3.648 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[0] ; I_CLK      ; -3.214 ; -3.648 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[1] ; I_CLK      ; -3.345 ; -3.797 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[2] ; I_CLK      ; -3.291 ; -3.695 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[3] ; I_CLK      ; -3.556 ; -3.989 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[4] ; I_CLK      ; -3.631 ; -4.067 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[5] ; I_CLK      ; -3.869 ; -4.315 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[6] ; I_CLK      ; -3.434 ; -3.850 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[7] ; I_CLK      ; -3.789 ; -4.263 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
; B_PORT1[*]  ; I_CLK      ; -3.238 ; -3.678 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[0] ; I_CLK      ; -3.498 ; -3.937 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[1] ; I_CLK      ; -3.764 ; -4.183 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[2] ; I_CLK      ; -3.238 ; -3.678 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[3] ; I_CLK      ; -3.815 ; -4.273 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[4] ; I_CLK      ; -3.281 ; -3.711 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[5] ; I_CLK      ; -3.470 ; -3.900 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[6] ; I_CLK      ; -3.902 ; -4.364 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[7] ; I_CLK      ; -4.155 ; -4.584 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
; I_DEBUG_RXD ; I_CLK      ; -3.160 ; -3.684 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
; I_IRQ0_N    ; I_CLK      ; -3.281 ; -3.706 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
; I_IRQ1_N    ; I_CLK      ; -3.221 ; -3.636 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
; I_RESET_N   ; I_CLK      ; -3.034 ; -3.502 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
; I_UART_RXD  ; I_CLK      ; -3.502 ; -4.042 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+--------+--------+------------+---------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                              ;
+----------------+------------+-------+-------+------------+---------------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                         ;
+----------------+------------+-------+-------+------------+---------------------------------------------------------+
; B_I2C_SCL      ; I_CLK      ; 4.823 ; 4.943 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
; B_I2C_SDA      ; I_CLK      ; 4.691 ; 4.792 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
; B_PORT0[*]     ; I_CLK      ; 5.355 ; 5.054 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[0]    ; I_CLK      ; 3.747 ; 3.594 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[1]    ; I_CLK      ; 3.611 ; 3.498 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[2]    ; I_CLK      ; 3.480 ; 3.342 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[3]    ; I_CLK      ; 3.763 ; 3.644 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[4]    ; I_CLK      ; 3.659 ; 3.559 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[5]    ; I_CLK      ; 3.744 ; 3.610 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[6]    ; I_CLK      ; 5.355 ; 5.054 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[7]    ; I_CLK      ; 3.764 ; 3.612 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
; B_PORT1[*]     ; I_CLK      ; 6.089 ; 5.776 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[0]    ; I_CLK      ; 4.061 ; 3.919 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[1]    ; I_CLK      ; 4.225 ; 4.070 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[2]    ; I_CLK      ; 6.089 ; 5.776 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[3]    ; I_CLK      ; 4.142 ; 4.035 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[4]    ; I_CLK      ; 4.556 ; 4.403 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[5]    ; I_CLK      ; 4.405 ; 4.227 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[6]    ; I_CLK      ; 4.275 ; 4.122 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[7]    ; I_CLK      ; 4.283 ; 4.120 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
; O_DEBUG_FREEZE ; I_CLK      ; 6.308 ; 6.158 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
; O_DEBUG_TXD    ; I_CLK      ; 4.200 ; 4.263 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
; O_UART_TXD     ; I_CLK      ; 4.460 ; 4.629 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
+----------------+------------+-------+-------+------------+---------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                      ;
+----------------+------------+-------+-------+------------+---------------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                         ;
+----------------+------------+-------+-------+------------+---------------------------------------------------------+
; B_I2C_SCL      ; I_CLK      ; 4.374 ; 4.494 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
; B_I2C_SDA      ; I_CLK      ; 4.248 ; 4.350 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
; B_PORT0[*]     ; I_CLK      ; 3.100 ; 2.963 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[0]    ; I_CLK      ; 3.356 ; 3.204 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[1]    ; I_CLK      ; 3.221 ; 3.108 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[2]    ; I_CLK      ; 3.100 ; 2.963 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[3]    ; I_CLK      ; 3.372 ; 3.252 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[4]    ; I_CLK      ; 3.267 ; 3.167 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[5]    ; I_CLK      ; 3.354 ; 3.220 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[6]    ; I_CLK      ; 4.975 ; 4.675 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[7]    ; I_CLK      ; 3.373 ; 3.222 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
; B_PORT1[*]     ; I_CLK      ; 3.659 ; 3.516 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[0]    ; I_CLK      ; 3.659 ; 3.516 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[1]    ; I_CLK      ; 3.815 ; 3.661 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[2]    ; I_CLK      ; 5.680 ; 5.367 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[3]    ; I_CLK      ; 3.736 ; 3.628 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[4]    ; I_CLK      ; 4.135 ; 3.983 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[5]    ; I_CLK      ; 3.990 ; 3.813 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[6]    ; I_CLK      ; 3.865 ; 3.712 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[7]    ; I_CLK      ; 3.873 ; 3.711 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
; O_DEBUG_FREEZE ; I_CLK      ; 5.017 ; 4.757 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
; O_DEBUG_TXD    ; I_CLK      ; 3.777 ; 3.843 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
; O_UART_TXD     ; I_CLK      ; 4.026 ; 4.193 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
+----------------+------------+-------+-------+------------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                             ;
+-------------+------------+-------+-------+------------+---------------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                         ;
+-------------+------------+-------+-------+------------+---------------------------------------------------------+
; B_PORT0[*]  ; I_CLK      ; 3.404 ; 3.389 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[0] ; I_CLK      ; 4.013 ; 3.998 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[1] ; I_CLK      ; 4.065 ; 4.050 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[2] ; I_CLK      ; 3.404 ; 3.389 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[3] ; I_CLK      ; 3.873 ; 3.858 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[4] ; I_CLK      ; 4.014 ; 3.999 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[5] ; I_CLK      ; 4.001 ; 3.986 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[6] ; I_CLK      ; 4.116 ; 4.101 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[7] ; I_CLK      ; 3.792 ; 3.777 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
; B_PORT1[*]  ; I_CLK      ; 3.459 ; 3.444 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[0] ; I_CLK      ; 4.216 ; 4.201 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[1] ; I_CLK      ; 4.085 ; 4.070 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[2] ; I_CLK      ; 4.057 ; 4.042 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[3] ; I_CLK      ; 4.094 ; 4.079 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[4] ; I_CLK      ; 3.459 ; 3.444 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[5] ; I_CLK      ; 3.953 ; 3.938 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[6] ; I_CLK      ; 3.634 ; 3.619 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[7] ; I_CLK      ; 3.479 ; 3.464 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+-------+-------+------------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                     ;
+-------------+------------+-------+-------+------------+---------------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                         ;
+-------------+------------+-------+-------+------------+---------------------------------------------------------+
; B_PORT0[*]  ; I_CLK      ; 2.516 ; 2.516 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[0] ; I_CLK      ; 3.102 ; 3.102 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[1] ; I_CLK      ; 3.151 ; 3.151 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[2] ; I_CLK      ; 2.516 ; 2.516 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[3] ; I_CLK      ; 2.967 ; 2.967 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[4] ; I_CLK      ; 3.103 ; 3.103 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[5] ; I_CLK      ; 3.090 ; 3.090 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[6] ; I_CLK      ; 3.201 ; 3.201 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[7] ; I_CLK      ; 2.890 ; 2.890 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
; B_PORT1[*]  ; I_CLK      ; 2.570 ; 2.570 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[0] ; I_CLK      ; 3.296 ; 3.296 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[1] ; I_CLK      ; 3.171 ; 3.171 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[2] ; I_CLK      ; 3.144 ; 3.144 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[3] ; I_CLK      ; 3.180 ; 3.180 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[4] ; I_CLK      ; 2.570 ; 2.570 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[5] ; I_CLK      ; 3.045 ; 3.045 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[6] ; I_CLK      ; 2.739 ; 2.739 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[7] ; I_CLK      ; 2.591 ; 2.591 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+-------+-------+------------+---------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                    ;
+-------------+------------+-----------+-----------+------------+---------------------------------------------------------+
; Data Port   ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                         ;
+-------------+------------+-----------+-----------+------------+---------------------------------------------------------+
; B_PORT0[*]  ; I_CLK      ; 3.427     ; 3.427     ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[0] ; I_CLK      ; 3.980     ; 3.980     ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[1] ; I_CLK      ; 4.040     ; 4.040     ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[2] ; I_CLK      ; 3.427     ; 3.427     ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[3] ; I_CLK      ; 3.877     ; 3.877     ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[4] ; I_CLK      ; 3.974     ; 3.974     ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[5] ; I_CLK      ; 3.985     ; 3.985     ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[6] ; I_CLK      ; 4.096     ; 4.096     ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[7] ; I_CLK      ; 3.758     ; 3.758     ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
; B_PORT1[*]  ; I_CLK      ; 3.468     ; 3.468     ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[0] ; I_CLK      ; 4.173     ; 4.173     ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[1] ; I_CLK      ; 4.074     ; 4.074     ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[2] ; I_CLK      ; 4.025     ; 4.025     ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[3] ; I_CLK      ; 4.071     ; 4.071     ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[4] ; I_CLK      ; 3.468     ; 3.468     ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[5] ; I_CLK      ; 3.976     ; 3.976     ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[6] ; I_CLK      ; 3.629     ; 3.629     ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[7] ; I_CLK      ; 3.503     ; 3.503     ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+-----------+-----------+------------+---------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                            ;
+-------------+------------+-----------+-----------+------------+---------------------------------------------------------+
; Data Port   ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                         ;
+-------------+------------+-----------+-----------+------------+---------------------------------------------------------+
; B_PORT0[*]  ; I_CLK      ; 2.539     ; 2.709     ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[0] ; I_CLK      ; 3.070     ; 3.240     ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[1] ; I_CLK      ; 3.127     ; 3.297     ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[2] ; I_CLK      ; 2.539     ; 2.709     ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[3] ; I_CLK      ; 2.972     ; 3.142     ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[4] ; I_CLK      ; 3.064     ; 3.234     ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[5] ; I_CLK      ; 3.075     ; 3.245     ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[6] ; I_CLK      ; 3.181     ; 3.351     ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[7] ; I_CLK      ; 2.857     ; 3.027     ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
; B_PORT1[*]  ; I_CLK      ; 2.579     ; 2.749     ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[0] ; I_CLK      ; 3.256     ; 3.426     ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[1] ; I_CLK      ; 3.160     ; 3.330     ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[2] ; I_CLK      ; 3.113     ; 3.283     ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[3] ; I_CLK      ; 3.158     ; 3.328     ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[4] ; I_CLK      ; 2.579     ; 2.749     ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[5] ; I_CLK      ; 3.067     ; 3.237     ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[6] ; I_CLK      ; 2.735     ; 2.905     ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[7] ; I_CLK      ; 2.614     ; 2.784     ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+-----------+-----------+------------+---------------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                               ;
+---------------------------------------------------------+--------+---------------+
; Clock                                                   ; Slack  ; End Point TNS ;
+---------------------------------------------------------+--------+---------------+
; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 24.980 ; 0.000         ;
+---------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                               ;
+---------------------------------------------------------+-------+---------------+
; Clock                                                   ; Slack ; End Point TNS ;
+---------------------------------------------------------+-------+---------------+
; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.187 ; 0.000         ;
+---------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                            ;
+---------------------------------------------------------+--------+---------------+
; Clock                                                   ; Slack  ; End Point TNS ;
+---------------------------------------------------------+--------+---------------+
; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 37.453 ; 0.000         ;
+---------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                            ;
+---------------------------------------------------------+-------+---------------+
; Clock                                                   ; Slack ; End Point TNS ;
+---------------------------------------------------------+-------+---------------+
; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.891 ; 0.000         ;
+---------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                 ;
+---------------------------------------------------------+--------+---------------+
; Clock                                                   ; Slack  ; End Point TNS ;
+---------------------------------------------------------+--------+---------------+
; I_CLK                                                   ; 9.425  ; 0.000         ;
; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 19.746 ; 0.000         ;
+---------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'm_mediapll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                  ;
+--------+-------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                   ; To Node                                                                                                            ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 24.980 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_type[1]     ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a15~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.132      ; 15.161     ;
; 24.982 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_so[7]       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a15~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.136      ; 15.163     ;
; 24.992 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_type[1]     ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a12~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.125      ; 15.142     ;
; 24.994 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_so[7]       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a12~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.129      ; 15.144     ;
; 24.998 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_so[5]       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a15~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.136      ; 15.147     ;
; 25.010 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_so[5]       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a12~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.129      ; 15.128     ;
; 25.011 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_type[2]     ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a15~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.132      ; 15.130     ;
; 25.011 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_type[0]     ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a15~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.132      ; 15.130     ;
; 25.023 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_type[2]     ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a12~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.125      ; 15.111     ;
; 25.023 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_type[0]     ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a12~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.125      ; 15.111     ;
; 25.082 ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_addr[2]                ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a15~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.127      ; 15.054     ;
; 25.094 ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_addr[2]                ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a12~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.120      ; 15.035     ;
; 25.102 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_type[1]     ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a14~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.120      ; 15.027     ;
; 25.104 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_so[7]       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a14~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.124      ; 15.029     ;
; 25.109 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_so[6]       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a15~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.136      ; 15.036     ;
; 25.120 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_so[5]       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a14~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.124      ; 15.013     ;
; 25.121 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_so[6]       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a12~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.129      ; 15.017     ;
; 25.132 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_so[4]       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a15~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.136      ; 15.013     ;
; 25.133 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_type[2]     ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a14~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.120      ; 14.996     ;
; 25.133 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_type[0]     ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a14~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.120      ; 14.996     ;
; 25.144 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_so[4]       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a12~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.129      ; 14.994     ;
; 25.176 ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_addr[0]                ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a15~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.127      ; 14.960     ;
; 25.182 ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_addr[3]                ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a15~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.127      ; 14.954     ;
; 25.188 ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_addr[0]                ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a12~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.120      ; 14.941     ;
; 25.194 ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_addr[3]                ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a12~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.120      ; 14.935     ;
; 25.201 ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_addr[1]                ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a15~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.127      ; 14.935     ;
; 25.204 ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_addr[2]                ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a14~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.115      ; 14.920     ;
; 25.213 ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_addr[1]                ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a12~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.120      ; 14.916     ;
; 25.224 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_type[1]     ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a6~porta_address_reg0  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.148      ; 14.933     ;
; 25.225 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_type[1]     ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a7~porta_address_reg0  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.122      ; 14.906     ;
; 25.226 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_so[7]       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a6~porta_address_reg0  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.152      ; 14.935     ;
; 25.227 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_so[7]       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a7~porta_address_reg0  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.126      ; 14.908     ;
; 25.231 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_so[6]       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a14~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.124      ; 14.902     ;
; 25.242 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_so[5]       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a6~porta_address_reg0  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.152      ; 14.919     ;
; 25.243 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_so[5]       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a7~porta_address_reg0  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.126      ; 14.892     ;
; 25.247 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|cpu_halt_st      ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a15~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.137      ; 14.899     ;
; 25.254 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_so[4]       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a14~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.124      ; 14.879     ;
; 25.255 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_type[2]     ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a6~porta_address_reg0  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.148      ; 14.902     ;
; 25.255 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_type[0]     ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a6~porta_address_reg0  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.148      ; 14.902     ;
; 25.256 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_type[2]     ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a7~porta_address_reg0  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.122      ; 14.875     ;
; 25.256 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_type[0]     ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a7~porta_address_reg0  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.122      ; 14.875     ;
; 25.259 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|cpu_halt_st      ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a12~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.130      ; 14.880     ;
; 25.265 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|e_state[2]       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a15~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.137      ; 14.881     ;
; 25.277 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|e_state[2]       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a12~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.130      ; 14.862     ;
; 25.279 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_type[1]     ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a8~porta_address_reg0  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.117      ; 14.847     ;
; 25.280 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|e_state[1]       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a15~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.137      ; 14.866     ;
; 25.281 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_so[7]       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a8~porta_address_reg0  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.121      ; 14.849     ;
; 25.287 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_type[1]     ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a1~porta_address_reg0  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.126      ; 14.848     ;
; 25.289 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_so[7]       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a1~porta_address_reg0  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.130      ; 14.850     ;
; 25.292 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|e_state[1]       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a12~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.130      ; 14.847     ;
; 25.295 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_dest_bin[1] ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a15~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.135      ; 14.849     ;
; 25.295 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_dest_bin[0] ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a15~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.135      ; 14.849     ;
; 25.297 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_so[5]       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a8~porta_address_reg0  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.121      ; 14.833     ;
; 25.298 ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_addr[0]                ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a14~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.115      ; 14.826     ;
; 25.304 ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_addr[3]                ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a14~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.115      ; 14.820     ;
; 25.305 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_so[5]       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a1~porta_address_reg0  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.130      ; 14.834     ;
; 25.306 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_src_bin[1]  ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a15~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.133      ; 14.836     ;
; 25.307 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_dest_bin[1] ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a12~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.128      ; 14.830     ;
; 25.307 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_dest_bin[0] ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a12~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.128      ; 14.830     ;
; 25.310 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_type[1]     ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a13~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.133      ; 14.832     ;
; 25.310 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_type[2]     ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a8~porta_address_reg0  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.117      ; 14.816     ;
; 25.310 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_dest_bin[3] ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a15~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.135      ; 14.834     ;
; 25.310 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_type[0]     ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a8~porta_address_reg0  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.117      ; 14.816     ;
; 25.312 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_so[7]       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a13~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.137      ; 14.834     ;
; 25.318 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_src_bin[1]  ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a12~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.126      ; 14.817     ;
; 25.318 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_type[2]     ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a1~porta_address_reg0  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.126      ; 14.817     ;
; 25.318 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_type[0]     ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a1~porta_address_reg0  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.126      ; 14.817     ;
; 25.322 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_dest_bin[3] ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a12~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.128      ; 14.815     ;
; 25.323 ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_addr[1]                ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a14~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.115      ; 14.801     ;
; 25.326 ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_addr[2]                ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a6~porta_address_reg0  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.143      ; 14.826     ;
; 25.326 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|e_state[3]       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a15~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.137      ; 14.820     ;
; 25.327 ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_addr[2]                ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a7~porta_address_reg0  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.117      ; 14.799     ;
; 25.328 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_so[5]       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a13~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.137      ; 14.818     ;
; 25.334 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|e_state[0]       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a15~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.137      ; 14.812     ;
; 25.338 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|e_state[3]       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a12~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.130      ; 14.801     ;
; 25.341 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_type[1]     ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a10~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.149      ; 14.817     ;
; 25.341 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_type[2]     ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a13~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.133      ; 14.801     ;
; 25.341 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_type[0]     ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a13~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.133      ; 14.801     ;
; 25.343 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_so[7]       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a10~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.153      ; 14.819     ;
; 25.346 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|e_state[0]       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a12~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.130      ; 14.793     ;
; 25.353 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_so[6]       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a6~porta_address_reg0  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.152      ; 14.808     ;
; 25.354 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_so[6]       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a7~porta_address_reg0  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.126      ; 14.781     ;
; 25.359 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_so[5]       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a10~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.153      ; 14.803     ;
; 25.368 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_src_bin[0]  ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a15~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.133      ; 14.774     ;
; 25.369 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|cpu_halt_st      ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a14~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.125      ; 14.765     ;
; 25.372 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_type[2]     ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a10~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.149      ; 14.786     ;
; 25.372 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_type[0]     ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a10~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.149      ; 14.786     ;
; 25.376 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_so[4]       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a6~porta_address_reg0  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.152      ; 14.785     ;
; 25.377 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_so[4]       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a7~porta_address_reg0  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.126      ; 14.758     ;
; 25.380 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_src_bin[0]  ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a12~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.126      ; 14.755     ;
; 25.381 ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_addr[2]                ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a8~porta_address_reg0  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.112      ; 14.740     ;
; 25.383 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_jmp_bin[1]  ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a15~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.133      ; 14.759     ;
; 25.387 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|e_state[2]       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a14~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.125      ; 14.747     ;
; 25.389 ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_addr[2]                ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a1~porta_address_reg0  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.121      ; 14.741     ;
; 25.392 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_type[1]     ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a9~porta_address_reg0  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.142      ; 14.759     ;
; 25.394 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_so[7]       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a9~porta_address_reg0  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.146      ; 14.761     ;
; 25.395 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_jmp_bin[1]  ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a12~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.126      ; 14.740     ;
; 25.402 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|e_state[1]       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a14~porta_address_reg0 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.125      ; 14.732     ;
; 25.408 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_so[6]       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a8~porta_address_reg0  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.121      ; 14.722     ;
; 25.410 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_so[5]       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a9~porta_address_reg0  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.146      ; 14.745     ;
+--------+-------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'm_mediapll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                     ;
+-------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                ; To Node                                                                                                  ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 0.187 ; regs_i2c:m_regs_i2c0|al                                                                                  ; regs_i2c:m_regs_i2c0|al                                                                                  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|busy                               ; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|busy                               ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; regs_i2c:m_regs_i2c0|irq_flag                                                                            ; regs_i2c:m_regs_i2c0|irq_flag                                                                            ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|cmd_stop                           ; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|cmd_stop                           ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|slave_wait                         ; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|slave_wait                         ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|dout                               ; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|dout                               ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_uart_txd                                   ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_uart_txd                                   ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|i_state.I_IDLE                                                ; openMSP430:m_cpu0|omsp_frontend:frontend_0|i_state.I_IDLE                                                ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|exec_jmp                                                      ; openMSP430:m_cpu0|omsp_frontend:frontend_0|exec_jmp                                                      ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openMSP430:m_cpu0|omsp_dbg:dbg_0|cpu_stat[3]                                                             ; openMSP430:m_cpu0|omsp_dbg:dbg_0|cpu_stat[3]                                                             ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openMSP430:m_cpu0|omsp_dbg:dbg_0|cpu_stat[2]                                                             ; openMSP430:m_cpu0|omsp_dbg:dbg_0|cpu_stat[2]                                                             ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_busy                                      ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_busy                                      ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[0]                                    ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[0]                                    ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[1]          ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[1]          ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[8]          ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[8]          ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; regs_i2c:m_regs_i2c0|o_ack                                                                               ; regs_i2c:m_regs_i2c0|o_ack                                                                               ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; uart_tmct_top:m_uart0|uart_rx:uart_rx0|o_rxdata[5]                                                       ; uart_tmct_top:m_uart0|uart_rx:uart_rx0|o_rxdata[5]                                                       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; uart_tmct_top:m_uart0|uart_brgene:uart_brgene0|txcnt[0]                                                  ; uart_tmct_top:m_uart0|uart_brgene:uart_brgene0|txcnt[0]                                                  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; uart_tmct_top:m_uart0|uart_brgene:uart_brgene0|txcnt[1]                                                  ; uart_tmct_top:m_uart0|uart_brgene:uart_brgene0|txcnt[1]                                                  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; uart_tmct_top:m_uart0|uart_rx:uart_rx0|o_rxdata[6]                                                       ; uart_tmct_top:m_uart0|uart_rx:uart_rx0|o_rxdata[6]                                                       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; uart_tmct_top:m_uart0|uart_rx:uart_rx0|o_rxdata[2]                                                       ; uart_tmct_top:m_uart0|uart_rx:uart_rx0|o_rxdata[2]                                                       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; uart_tmct_top:m_uart0|uart_rx:uart_rx0|o_rxdata[7]                                                       ; uart_tmct_top:m_uart0|uart_rx:uart_rx0|o_rxdata[7]                                                       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; i2c_master_byte_ctrl:m_i2c_master0|c_state.ST_ACK                                                        ; i2c_master_byte_ctrl:m_i2c_master0|c_state.ST_ACK                                                        ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; i2c_master_byte_ctrl:m_i2c_master0|core_cmd[1]                                                           ; i2c_master_byte_ctrl:m_i2c_master0|core_cmd[1]                                                           ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; i2c_master_byte_ctrl:m_i2c_master0|c_state.ST_STOP                                                       ; i2c_master_byte_ctrl:m_i2c_master0|c_state.ST_STOP                                                       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; uart_tmct_top:m_uart0|uart_rx:uart_rx0|o_rxdata[0]                                                       ; uart_tmct_top:m_uart0|uart_rx:uart_rx0|o_rxdata[0]                                                       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; uart_tmct_top:m_uart0|uart_rx:uart_rx0|o_rxdata[4]                                                       ; uart_tmct_top:m_uart0|uart_rx:uart_rx0|o_rxdata[4]                                                       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; uart_tmct_top:m_uart0|uart_rx:uart_rx0|o_rxerr                                                           ; uart_tmct_top:m_uart0|uart_rx:uart_rx0|o_rxerr                                                           ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; uart_tmct_top:m_uart0|uart_rx:uart_rx0|o_rxdata[1]                                                       ; uart_tmct_top:m_uart0|uart_rx:uart_rx0|o_rxdata[1]                                                       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; uart_tmct_top:m_uart0|uart_rx:uart_rx0|currentState[3]                                                   ; uart_tmct_top:m_uart0|uart_rx:uart_rx0|currentState[3]                                                   ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; uart_tmct_top:m_uart0|uart_rx:uart_rx0|currentState[2]                                                   ; uart_tmct_top:m_uart0|uart_rx:uart_rx0|currentState[2]                                                   ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; uart_tmct_top:m_uart0|uart_rx:uart_rx0|clockCount[1]                                                     ; uart_tmct_top:m_uart0|uart_rx:uart_rx0|clockCount[1]                                                     ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; uart_tmct_top:m_uart0|uart_rx:uart_rx0|o_rxdata[3]                                                       ; uart_tmct_top:m_uart0|uart_rx:uart_rx0|o_rxdata[3]                                                       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; uart_tmct_top:m_uart0|uart_tx:uart_tx0|o_txdone                                                          ; uart_tmct_top:m_uart0|uart_tx:uart_tx0|o_txdone                                                          ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; uart_tmct_top:m_uart0|uart_tx:uart_tx0|currentState.1011                                                 ; uart_tmct_top:m_uart0|uart_tx:uart_tx0|currentState.1011                                                 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; uart_tmct_top:m_uart0|uart_tx:uart_tx0|currentState.0000                                                 ; uart_tmct_top:m_uart0|uart_tx:uart_tx0|currentState.0000                                                 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; i2c_master_byte_ctrl:m_i2c_master0|dcnt[1]                                                               ; i2c_master_byte_ctrl:m_i2c_master0|dcnt[1]                                                               ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openMSP430:m_cpu0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup_sel                                   ; openMSP430:m_cpu0|omsp_mem_backbone:mem_backbone_0|pmem_dout_bckup_sel                                   ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[4]          ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[4]          ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[3]                                    ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[3]                                    ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[2]                                    ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[2]                                    ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[0]                                    ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[0]                                    ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[1]                                    ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[1]                                    ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_state.M_SET_BRK                                                     ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_state.M_SET_BRK                                                     ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|mab_lsb                                           ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|mab_lsb                                           ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|exec_src_wr                                                   ; openMSP430:m_cpu0|omsp_frontend:frontend_0|exec_src_wr                                                   ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|exec_dst_wr                                                   ; openMSP430:m_cpu0|omsp_frontend:frontend_0|exec_dst_wr                                                   ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_irq_rst                                                  ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_irq_rst                                                  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|exec_dext_rdy                                                 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|exec_dext_rdy                                                 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|mdb_in_buf_valid                                  ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|mdb_in_buf_valid                                  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.193 ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|omsp_sync_cell:sync_cell_uart_rxd|data_sync[0] ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|omsp_sync_cell:sync_cell_uart_rxd|data_sync[1] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.194 ; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|cSCL[0]                            ; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|cSCL[1]                            ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|dSCL                               ; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|dout                               ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; openMSP430:m_cpu0|omsp_dbg:dbg_0|inc_step[0]                                                             ; openMSP430:m_cpu0|omsp_dbg:dbg_0|inc_step[1]                                                             ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|c_state[7]                         ; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|c_state[7]                         ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|cSDA[0]                            ; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|cSDA[1]                            ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; uart_tmct_top:m_uart0|uart_rx:uart_rx0|clockCount[0]                                                     ; uart_tmct_top:m_uart0|uart_rx:uart_rx0|clockCount[0]                                                     ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; i2c_master_byte_ctrl:m_i2c_master0|dcnt[0]                                                               ; i2c_master_byte_ctrl:m_i2c_master0|dcnt[0]                                                               ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[0]           ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1]           ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|sta_condition                      ; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|busy                               ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.197 ; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|dSDA                               ; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|sto_condition                      ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_state.M_SET_BRK                                                     ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_state.M_ACCESS_BRK                                                  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.316      ;
; 0.198 ; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|fSDA[1]                            ; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|fSDA[2]                            ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.317      ;
; 0.199 ; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|fSCL[0]                            ; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|sSCL                               ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|fSCL[0]                            ; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|fSCL[1]                            ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|cSCL[1]                            ; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|fSCL[0]                            ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.318      ;
; 0.200 ; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|fSDA[1]                            ; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|sSDA                               ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.319      ;
; 0.200 ; uart_tmct_top:m_uart0|uart_brgene:uart_brgene0|txcnt[0]                                                  ; uart_tmct_top:m_uart0|uart_brgene:uart_brgene0|txcnt[1]                                                  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.319      ;
; 0.200 ; uart_tmct_top:m_uart0|uart_tx:uart_tx0|currentState.1010                                                 ; uart_tmct_top:m_uart0|uart_tx:uart_tx0|currentState.1011                                                 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.319      ;
; 0.201 ; uart_tmct_top:m_uart0|uart_brgene:uart_brgene0|txcnt[1]                                                  ; uart_tmct_top:m_uart0|uart_brgene:uart_brgene0|o_txclken                                                 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.320      ;
; 0.201 ; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|fSDA[0]                            ; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|fSDA[1]                            ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.320      ;
; 0.201 ; regs_i2c:m_regs_i2c0|iack                                                                                ; regs_i2c:m_regs_i2c0|irq_flag                                                                            ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.321      ;
; 0.201 ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|omsp_sync_cell:sync_cell_uart_rxd|data_sync[1] ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|rxd_buf[0]                                     ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.321      ;
; 0.202 ; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|dSDA                               ; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|sta_condition                      ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.322      ;
; 0.202 ; uart_tmct_top:m_uart0|uart_tx:uart_tx0|currentState.1011                                                 ; uart_tmct_top:m_uart0|uart_tx:uart_tx0|o_txdone                                                          ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.321      ;
; 0.203 ; i2c_master_byte_ctrl:m_i2c_master0|dcnt[0]                                                               ; i2c_master_byte_ctrl:m_i2c_master0|dcnt[1]                                                               ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.322      ;
; 0.205 ; i2c_master_byte_ctrl:m_i2c_master0|sr[3]                                                                 ; i2c_master_byte_ctrl:m_i2c_master0|sr[4]                                                                 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.324      ;
; 0.205 ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[2]                                    ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[0]                                    ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.324      ;
; 0.206 ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[18]                                   ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[18]                                   ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.325      ;
; 0.206 ; i2c_master_byte_ctrl:m_i2c_master0|sr[6]                                                                 ; i2c_master_byte_ctrl:m_i2c_master0|sr[7]                                                                 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.325      ;
; 0.206 ; i2c_master_byte_ctrl:m_i2c_master0|sr[2]                                                                 ; i2c_master_byte_ctrl:m_i2c_master0|sr[3]                                                                 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.325      ;
; 0.206 ; i2c_master_byte_ctrl:m_i2c_master0|sr[1]                                                                 ; i2c_master_byte_ctrl:m_i2c_master0|sr[2]                                                                 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.325      ;
; 0.207 ; i2c_master_byte_ctrl:m_i2c_master0|sr[5]                                                                 ; i2c_master_byte_ctrl:m_i2c_master0|sr[6]                                                                 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.326      ;
; 0.207 ; i2c_master_byte_ctrl:m_i2c_master0|sr[4]                                                                 ; i2c_master_byte_ctrl:m_i2c_master0|sr[5]                                                                 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.326      ;
; 0.208 ; uart_tmct_top:m_uart0|uart_tx:uart_tx0|currentState.0000                                                 ; uart_tmct_top:m_uart0|uart_tx:uart_tx0|currentState.0001                                                 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.327      ;
; 0.209 ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[0]                                    ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[1]                                    ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.328      ;
; 0.211 ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[13]                                   ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[9]                                    ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.330      ;
; 0.211 ; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|c_state[7]                         ; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|c_state[8]                         ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.330      ;
; 0.211 ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_state.M_ACCESS_BRK                                                  ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_state.M_IDLE                                                        ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.330      ;
; 0.214 ; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|c_state[0]                         ; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|c_state[1]                         ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.333      ;
; 0.214 ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|uart_state.TX_DATA2                            ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|uart_state.RX_CMD                              ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.334      ;
; 0.232 ; i2c_master_byte_ctrl:m_i2c_master0|c_state.ST_START                                                      ; i2c_master_byte_ctrl:m_i2c_master0|ld                                                                    ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.352      ;
; 0.251 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|e_state[1]                                                    ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|mdb_in_buf_en                                     ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.371      ;
; 0.253 ; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|cSDA[1]                            ; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|fSDA[0]                            ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.372      ;
; 0.254 ; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|fSDA[2]                            ; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|sSDA                               ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.373      ;
; 0.256 ; openMSP430:m_cpu0|omsp_frontend:frontend_0|inst_sz[0]                                                    ; openMSP430:m_cpu0|omsp_frontend:frontend_0|i_state.I_EXT2                                                ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.375      ;
; 0.256 ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|rxd_buf[0]                                     ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|rxd_maj                                        ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.376      ;
; 0.259 ; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|fSCL[1]                            ; i2c_master_byte_ctrl:m_i2c_master0|i2c_master_bit_ctrl:bit_controller|sSCL                               ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.378      ;
; 0.266 ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_state.M_ACCESS                                                      ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_state.M_IDLE                                                        ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.385      ;
; 0.267 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[0]             ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]             ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.387      ;
+-------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'm_mediapll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                                                       ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 37.453 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_data[4]                                  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 2.498      ;
; 37.453 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_data[6]                                  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 2.498      ;
; 37.453 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_data[14]                                 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 2.498      ;
; 37.678 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_addr[0]                                  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 2.270      ;
; 37.678 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_addr[11]                                 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 2.270      ;
; 37.678 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_addr[14]                                 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 2.270      ;
; 37.678 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_addr[15]                                 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 2.270      ;
; 37.678 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_addr[13]                                 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 2.270      ;
; 37.678 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_addr[12]                                 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 2.270      ;
; 37.678 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_addr[10]                                 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 2.270      ;
; 37.678 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_addr[9]                                  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 2.270      ;
; 37.678 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_addr[8]                                  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 2.270      ;
; 37.678 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_addr[7]                                  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 2.270      ;
; 37.678 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_addr[6]                                  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 2.270      ;
; 37.678 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_addr[5]                                  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 2.270      ;
; 37.678 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_addr[4]                                  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 2.270      ;
; 37.678 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_addr[3]                                  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 2.270      ;
; 37.678 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_addr[2]                                  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 2.270      ;
; 37.678 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_addr[1]                                  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 2.270      ;
; 37.678 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[7]         ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.052     ; 2.257      ;
; 37.678 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[2]         ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.052     ; 2.257      ;
; 37.678 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[3]         ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.052     ; 2.257      ;
; 37.678 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[4]         ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.052     ; 2.257      ;
; 37.678 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[5]         ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.052     ; 2.257      ;
; 37.678 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[6]         ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.052     ; 2.257      ;
; 37.678 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[11]        ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.051     ; 2.258      ;
; 37.678 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[12]        ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.051     ; 2.258      ;
; 37.678 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[13]        ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.051     ; 2.258      ;
; 37.678 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[14]        ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.051     ; 2.258      ;
; 37.678 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[15]        ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.051     ; 2.258      ;
; 37.679 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_uart_txd        ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 2.271      ;
; 37.679 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[0]         ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 2.271      ;
; 37.679 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[1]         ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 2.271      ;
; 37.679 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[3]         ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 2.271      ;
; 37.679 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|dbg_mem_rd_dly                               ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 2.270      ;
; 37.679 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_data[7]                                  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 2.273      ;
; 37.679 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_data[11]                                 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 2.270      ;
; 37.679 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_data[15]                                 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 2.273      ;
; 37.679 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_data[2]                                  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 2.271      ;
; 37.679 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_data[10]                                 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 2.270      ;
; 37.679 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_data[5]                                  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 2.270      ;
; 37.679 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_data[0]                                  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 2.273      ;
; 37.679 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_data[1]                                  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 2.271      ;
; 37.679 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_data[3]                                  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 2.271      ;
; 37.679 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_data[9]                                  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 2.270      ;
; 37.679 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_data[12]                                 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 2.270      ;
; 37.679 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_data[13]                                 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 2.270      ;
; 37.679 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_data[8]                                  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.035     ; 2.273      ;
; 37.679 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|dbg_rd_rdy                                   ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.046     ; 2.262      ;
; 37.679 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[12]        ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 2.268      ;
; 37.679 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[18]        ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 2.268      ;
; 37.679 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[19]        ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 2.268      ;
; 37.679 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[6]         ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 2.269      ;
; 37.679 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[7]         ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 2.269      ;
; 37.679 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[8]         ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 2.268      ;
; 37.679 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[9]         ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 2.268      ;
; 37.679 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[10]        ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 2.268      ;
; 37.679 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[11]        ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 2.268      ;
; 37.679 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[13]        ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 2.268      ;
; 37.679 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[14]        ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 2.268      ;
; 37.679 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[15]        ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 2.268      ;
; 37.679 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[16]        ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 2.268      ;
; 37.679 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[17]        ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 2.268      ;
; 37.679 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[5]         ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 2.269      ;
; 37.679 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[4]         ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 2.271      ;
; 37.679 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[0]         ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.052     ; 2.256      ;
; 37.679 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[1]         ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.052     ; 2.256      ;
; 37.679 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[9]         ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.051     ; 2.257      ;
; 37.679 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[8]         ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.051     ; 2.257      ;
; 37.679 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[10]        ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.051     ; 2.257      ;
; 37.679 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[2]         ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 2.271      ;
; 37.679 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_ctl[2]                                   ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 2.271      ;
; 37.679 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_ctl[1]                                   ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 2.271      ;
; 37.679 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_ctl[3]                                   ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 2.271      ;
; 37.679 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|uart_state.RX_CMD   ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 2.270      ;
; 37.679 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|uart_state.RX_SYNC  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 2.270      ;
; 37.679 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|uart_state.TX_DATA2 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 2.270      ;
; 37.679 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|uart_state.TX_DATA1 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 2.270      ;
; 37.679 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|uart_state.RX_DATA2 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 2.270      ;
; 37.679 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|uart_state.RX_DATA1 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 2.270      ;
; 37.679 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_cnt[11]                                  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 2.269      ;
; 37.679 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_cnt[15]                                  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 2.269      ;
; 37.679 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_cnt[14]                                  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 2.269      ;
; 37.679 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_cnt[0]                                   ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 2.269      ;
; 37.679 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_cnt[4]                                   ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 2.269      ;
; 37.679 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_cnt[1]                                   ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 2.269      ;
; 37.679 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_cnt[2]                                   ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 2.269      ;
; 37.679 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_cnt[3]                                   ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 2.269      ;
; 37.679 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_cnt[5]                                   ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 2.269      ;
; 37.679 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_cnt[6]                                   ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 2.269      ;
; 37.679 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_cnt[7]                                   ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 2.269      ;
; 37.679 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_cnt[8]                                   ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 2.269      ;
; 37.679 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_cnt[9]                                   ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 2.269      ;
; 37.679 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_cnt[10]                                  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 2.269      ;
; 37.679 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_cnt[12]                                  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 2.269      ;
; 37.679 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|mem_cnt[13]                                  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 2.269      ;
; 37.679 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_addr[5]         ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 2.269      ;
; 37.679 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_bw              ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.046     ; 2.262      ;
; 37.679 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_addr[1]         ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 2.269      ;
; 37.679 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan ; openMSP430:m_cpu0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_addr[0]         ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 2.269      ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'm_mediapll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                 ;
+-------+------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                      ; To Node                                                                                           ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 0.891 ; regs_uart:m_regs_uart0|o_txrun                                                                 ; uart_tmct_top:m_uart0|uart_tx:uart_tx0|o_tx                                                       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.013      ;
; 0.891 ; regs_uart:m_regs_uart0|o_txrun                                                                 ; uart_tmct_top:m_uart0|uart_tx:uart_tx0|o_txdone                                                   ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.013      ;
; 0.891 ; regs_uart:m_regs_uart0|o_txrun                                                                 ; uart_tmct_top:m_uart0|uart_tx:uart_tx0|currentState.1011                                          ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.013      ;
; 0.891 ; regs_uart:m_regs_uart0|o_txrun                                                                 ; uart_tmct_top:m_uart0|uart_tx:uart_tx0|currentState.0000                                          ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.013      ;
; 0.891 ; regs_uart:m_regs_uart0|o_txrun                                                                 ; uart_tmct_top:m_uart0|uart_tx:uart_tx0|currentState.1010                                          ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.013      ;
; 0.891 ; regs_uart:m_regs_uart0|o_txrun                                                                 ; uart_tmct_top:m_uart0|uart_tx:uart_tx0|currentState.1001                                          ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.013      ;
; 0.891 ; regs_uart:m_regs_uart0|o_txrun                                                                 ; uart_tmct_top:m_uart0|uart_tx:uart_tx0|currentState.1000                                          ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.013      ;
; 0.891 ; regs_uart:m_regs_uart0|o_txrun                                                                 ; uart_tmct_top:m_uart0|uart_tx:uart_tx0|currentState.0111                                          ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.013      ;
; 0.891 ; regs_uart:m_regs_uart0|o_txrun                                                                 ; uart_tmct_top:m_uart0|uart_tx:uart_tx0|currentState.0110                                          ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.013      ;
; 0.891 ; regs_uart:m_regs_uart0|o_txrun                                                                 ; uart_tmct_top:m_uart0|uart_tx:uart_tx0|currentState.0101                                          ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.013      ;
; 0.891 ; regs_uart:m_regs_uart0|o_txrun                                                                 ; uart_tmct_top:m_uart0|uart_tx:uart_tx0|currentState.0100                                          ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.013      ;
; 0.891 ; regs_uart:m_regs_uart0|o_txrun                                                                 ; uart_tmct_top:m_uart0|uart_tx:uart_tx0|currentState.0011                                          ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.013      ;
; 0.891 ; regs_uart:m_regs_uart0|o_txrun                                                                 ; uart_tmct_top:m_uart0|uart_tx:uart_tx0|currentState.0010                                          ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.013      ;
; 0.891 ; regs_uart:m_regs_uart0|o_txrun                                                                 ; uart_tmct_top:m_uart0|uart_tx:uart_tx0|currentState.0001                                          ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.013      ;
; 1.060 ; regs_uart:m_regs_uart0|o_rxclear                                                               ; uart_tmct_top:m_uart0|uart_rx:uart_rx0|o_rxdata[5]                                                ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.176      ;
; 1.060 ; regs_uart:m_regs_uart0|o_rxclear                                                               ; uart_tmct_top:m_uart0|uart_rx:uart_rx0|o_rxdata[6]                                                ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.176      ;
; 1.060 ; regs_uart:m_regs_uart0|o_rxclear                                                               ; uart_tmct_top:m_uart0|uart_rx:uart_rx0|o_rxdata[7]                                                ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.176      ;
; 1.060 ; regs_uart:m_regs_uart0|o_rxclear                                                               ; uart_tmct_top:m_uart0|uart_rx:uart_rx0|o_rxdone                                                   ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.176      ;
; 1.060 ; regs_uart:m_regs_uart0|o_rxclear                                                               ; uart_tmct_top:m_uart0|uart_rx:uart_rx0|o_rxerr                                                    ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.176      ;
; 1.060 ; regs_uart:m_regs_uart0|o_rxclear                                                               ; uart_tmct_top:m_uart0|uart_rx:uart_rx0|i_rx_l                                                     ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 1.176      ;
; 1.143 ; regs_uart:m_regs_uart0|o_rxclear                                                               ; uart_tmct_top:m_uart0|uart_rx:uart_rx0|currentState[1]                                            ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.260      ;
; 1.143 ; regs_uart:m_regs_uart0|o_rxclear                                                               ; uart_tmct_top:m_uart0|uart_rx:uart_rx0|clockCount[0]                                              ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.260      ;
; 1.143 ; regs_uart:m_regs_uart0|o_rxclear                                                               ; uart_tmct_top:m_uart0|uart_rx:uart_rx0|clockCount[1]                                              ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.260      ;
; 1.143 ; regs_uart:m_regs_uart0|o_rxclear                                                               ; uart_tmct_top:m_uart0|uart_rx:uart_rx0|startBit[0]                                                ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.260      ;
; 1.143 ; regs_uart:m_regs_uart0|o_rxclear                                                               ; uart_tmct_top:m_uart0|uart_rx:uart_rx0|startBit[1]                                                ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.260      ;
; 1.143 ; regs_uart:m_regs_uart0|o_rxclear                                                               ; uart_tmct_top:m_uart0|uart_rx:uart_rx0|startBit[2]                                                ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.260      ;
; 1.143 ; regs_uart:m_regs_uart0|o_rxclear                                                               ; uart_tmct_top:m_uart0|uart_rx:uart_rx0|currentState[0]                                            ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.260      ;
; 1.234 ; regs_uart:m_regs_uart0|o_rxclear                                                               ; uart_tmct_top:m_uart0|uart_rx:uart_rx0|currentState[3]                                            ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.351      ;
; 1.234 ; regs_uart:m_regs_uart0|o_rxclear                                                               ; uart_tmct_top:m_uart0|uart_rx:uart_rx0|currentState[2]                                            ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.351      ;
; 1.237 ; regs_uart:m_regs_uart0|o_rxclear                                                               ; uart_tmct_top:m_uart0|uart_rx:uart_rx0|o_rxdata[2]                                                ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.355      ;
; 1.237 ; regs_uart:m_regs_uart0|o_rxclear                                                               ; uart_tmct_top:m_uart0|uart_rx:uart_rx0|o_rxdata[0]                                                ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.355      ;
; 1.237 ; regs_uart:m_regs_uart0|o_rxclear                                                               ; uart_tmct_top:m_uart0|uart_rx:uart_rx0|o_rxdata[4]                                                ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.355      ;
; 1.237 ; regs_uart:m_regs_uart0|o_rxclear                                                               ; uart_tmct_top:m_uart0|uart_rx:uart_rx0|o_rxdata[1]                                                ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.355      ;
; 1.237 ; regs_uart:m_regs_uart0|o_rxclear                                                               ; uart_tmct_top:m_uart0|uart_rx:uart_rx0|o_rxdata[3]                                                ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.355      ;
; 1.414 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]      ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.550      ;
; 1.414 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[0]      ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.550      ;
; 1.414 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|dbg_rst_noscan                                 ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.550      ;
; 1.650 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:m_cpu0|omsp_mem_backbone:mem_backbone_0|per_dout_val[12]                               ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.777      ;
; 1.650 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:m_cpu0|omsp_mem_backbone:mem_backbone_0|per_dout_val[10]                               ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.777      ;
; 1.650 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; regs_i2c:m_regs_i2c0|o_txd[0]                                                                     ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.777      ;
; 1.650 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; regs_i2c:m_regs_i2c0|o_txd[4]                                                                     ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.777      ;
; 1.650 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; regs_i2c:m_regs_i2c0|o_txd[6]                                                                     ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.777      ;
; 1.650 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; regs_i2c:m_regs_i2c0|o_txd[3]                                                                     ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.777      ;
; 1.650 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; regs_i2c:m_regs_i2c0|o_txd[1]                                                                     ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.777      ;
; 1.650 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; regs_i2c:m_regs_i2c0|o_txd[2]                                                                     ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.777      ;
; 1.650 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; regs_i2c:m_regs_i2c0|o_txd[5]                                                                     ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.777      ;
; 1.650 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; regs_i2c:m_regs_i2c0|o_txd[7]                                                                     ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.777      ;
; 1.650 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r10[10] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.776      ;
; 1.650 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r10[6]  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.776      ;
; 1.650 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r10[11] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.776      ;
; 1.650 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r10[9]  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.776      ;
; 1.650 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r10[7]  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.776      ;
; 1.650 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r10[12] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.776      ;
; 1.650 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r10[15] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.776      ;
; 1.650 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r10[14] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.776      ;
; 1.650 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r10[13] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.776      ;
; 1.650 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r10[8]  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.776      ;
; 1.650 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r14[7]  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.777      ;
; 1.650 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r13[10] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 1.778      ;
; 1.650 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r13[11] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 1.778      ;
; 1.650 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r13[7]  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.777      ;
; 1.650 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r13[9]  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 1.778      ;
; 1.650 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r13[12] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 1.778      ;
; 1.650 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r13[15] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.776      ;
; 1.650 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r13[14] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 1.778      ;
; 1.650 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r13[13] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.776      ;
; 1.650 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r13[8]  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 1.778      ;
; 1.650 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r11[10] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 1.778      ;
; 1.650 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r11[11] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 1.778      ;
; 1.650 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r11[9]  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 1.778      ;
; 1.650 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r11[12] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 1.778      ;
; 1.650 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r11[8]  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 1.778      ;
; 1.650 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r4[3]   ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.771      ;
; 1.650 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r4[9]   ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.769      ;
; 1.650 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r4[13]  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.770      ;
; 1.650 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r4[2]   ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.771      ;
; 1.650 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r3[3]   ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.771      ;
; 1.650 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r3[10]  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.770      ;
; 1.650 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r3[11]  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.770      ;
; 1.650 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r3[9]   ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.769      ;
; 1.650 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r3[15]  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.770      ;
; 1.650 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r3[13]  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.770      ;
; 1.650 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r3[2]   ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.771      ;
; 1.650 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r1[6]   ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.770      ;
; 1.650 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r1[10]  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.770      ;
; 1.650 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r1[11]  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.770      ;
; 1.650 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r1[7]   ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.770      ;
; 1.650 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r1[15]  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.770      ;
; 1.651 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; regs_gpio:m_regs_gpio0|o_dir1[6]                                                                  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.777      ;
; 1.651 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; regs_gpio:m_regs_gpio0|o_dir1[7]                                                                  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.777      ;
; 1.651 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; regs_i2c:m_regs_i2c0|o_prer[12]                                                                   ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.778      ;
; 1.651 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; regs_i2c:m_regs_i2c0|o_prer[13]                                                                   ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.778      ;
; 1.651 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; regs_uart:m_regs_uart0|o_txdata[0]                                                                ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.777      ;
; 1.651 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; regs_uart:m_regs_uart0|o_txdata[4]                                                                ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.777      ;
; 1.651 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; regs_uart:m_regs_uart0|o_txdata[6]                                                                ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.777      ;
; 1.651 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; regs_uart:m_regs_uart0|o_txdata[3]                                                                ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.777      ;
; 1.651 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; regs_uart:m_regs_uart0|o_txdata[5]                                                                ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.777      ;
; 1.651 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; regs_uart:m_regs_uart0|o_txdata[2]                                                                ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.777      ;
; 1.651 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; regs_uart:m_regs_uart0|o_txdata[7]                                                                ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.777      ;
; 1.651 ; openMSP430:m_cpu0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc|data_sync[1]   ; regs_uart:m_regs_uart0|o_txdata[1]                                                                ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.777      ;
+-------+------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'I_CLK'                                                                                                  ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                            ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------+
; 9.425  ; 9.425        ; 0.000          ; Low Pulse Width  ; I_CLK ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.425  ; 9.425        ; 0.000          ; Low Pulse Width  ; I_CLK ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.441  ; 9.441        ; 0.000          ; Low Pulse Width  ; I_CLK ; Rise       ; I_CLK~input|o                                                     ;
; 9.451  ; 9.451        ; 0.000          ; Low Pulse Width  ; I_CLK ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; I_CLK ; Rise       ; I_CLK~input|i                                                     ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; I_CLK ; Rise       ; I_CLK~input|i                                                     ;
; 10.548 ; 10.548       ; 0.000          ; High Pulse Width ; I_CLK ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.559 ; 10.559       ; 0.000          ; High Pulse Width ; I_CLK ; Rise       ; I_CLK~input|o                                                     ;
; 10.573 ; 10.573       ; 0.000          ; High Pulse Width ; I_CLK ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.573 ; 10.573       ; 0.000          ; High Pulse Width ; I_CLK ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; I_CLK ; Rise       ; I_CLK                                                             ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'm_mediapll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                   ;
+--------+--------------+----------------+------------------+---------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                   ; Clock Edge ; Target                                                                                                             ;
+--------+--------------+----------------+------------------+---------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------+
; 19.746 ; 19.976       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; datamem:m_datamem0|altsyncram:altsyncram_component|altsyncram_q2j1:auto_generated|ram_block1a1~porta_address_reg0  ;
; 19.746 ; 19.976       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; datamem:m_datamem0|altsyncram:altsyncram_component|altsyncram_q2j1:auto_generated|ram_block1a1~porta_we_reg        ;
; 19.746 ; 19.976       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 19.746 ; 19.976       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a0~porta_we_reg        ;
; 19.746 ; 19.976       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a10~porta_address_reg0 ;
; 19.746 ; 19.976       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a10~porta_we_reg       ;
; 19.746 ; 19.976       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a13~porta_address_reg0 ;
; 19.746 ; 19.976       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a13~porta_we_reg       ;
; 19.746 ; 19.976       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a15~porta_address_reg0 ;
; 19.746 ; 19.976       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a15~porta_we_reg       ;
; 19.746 ; 19.976       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a1~porta_address_reg0  ;
; 19.746 ; 19.976       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a1~porta_we_reg        ;
; 19.746 ; 19.976       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a4~porta_address_reg0  ;
; 19.746 ; 19.976       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a4~porta_we_reg        ;
; 19.746 ; 19.976       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a6~porta_address_reg0  ;
; 19.746 ; 19.976       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a6~porta_we_reg        ;
; 19.747 ; 19.977       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a11~porta_address_reg0 ;
; 19.747 ; 19.977       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a11~porta_we_reg       ;
; 19.747 ; 19.977       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a2~porta_address_reg0  ;
; 19.747 ; 19.977       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a2~porta_we_reg        ;
; 19.748 ; 19.978       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; datamem:m_datamem0|altsyncram:altsyncram_component|altsyncram_q2j1:auto_generated|ram_block1a1~porta_bytena_reg0   ;
; 19.748 ; 19.978       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; datamem:m_datamem0|altsyncram:altsyncram_component|altsyncram_q2j1:auto_generated|ram_block1a1~porta_datain_reg0   ;
; 19.748 ; 19.978       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a0~porta_bytena_reg0   ;
; 19.748 ; 19.978       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 19.748 ; 19.978       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a10~porta_bytena_reg0  ;
; 19.748 ; 19.978       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a10~porta_datain_reg0  ;
; 19.748 ; 19.978       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a13~porta_bytena_reg0  ;
; 19.748 ; 19.978       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a13~porta_datain_reg0  ;
; 19.748 ; 19.978       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a15~porta_bytena_reg0  ;
; 19.748 ; 19.978       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a15~porta_datain_reg0  ;
; 19.748 ; 19.978       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a1~porta_bytena_reg0   ;
; 19.748 ; 19.978       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a1~porta_datain_reg0   ;
; 19.748 ; 19.978       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a4~porta_bytena_reg0   ;
; 19.748 ; 19.978       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a4~porta_datain_reg0   ;
; 19.748 ; 19.978       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a6~porta_bytena_reg0   ;
; 19.748 ; 19.978       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a6~porta_datain_reg0   ;
; 19.748 ; 19.978       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a9~porta_address_reg0  ;
; 19.748 ; 19.978       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a9~porta_we_reg        ;
; 19.749 ; 19.979       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; datamem:m_datamem0|altsyncram:altsyncram_component|altsyncram_q2j1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 19.749 ; 19.979       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; datamem:m_datamem0|altsyncram:altsyncram_component|altsyncram_q2j1:auto_generated|ram_block1a0~porta_we_reg        ;
; 19.749 ; 19.979       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; datamem:m_datamem0|altsyncram:altsyncram_component|altsyncram_q2j1:auto_generated|ram_block1a8~porta_address_reg0  ;
; 19.749 ; 19.979       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; datamem:m_datamem0|altsyncram:altsyncram_component|altsyncram_q2j1:auto_generated|ram_block1a8~porta_we_reg        ;
; 19.749 ; 19.979       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; datamem:m_datamem0|altsyncram:altsyncram_component|altsyncram_q2j1:auto_generated|ram_block1a9~porta_address_reg0  ;
; 19.749 ; 19.979       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; datamem:m_datamem0|altsyncram:altsyncram_component|altsyncram_q2j1:auto_generated|ram_block1a9~porta_we_reg        ;
; 19.749 ; 19.979       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a11~porta_bytena_reg0  ;
; 19.749 ; 19.979       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a11~porta_datain_reg0  ;
; 19.749 ; 19.979       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a12~porta_address_reg0 ;
; 19.749 ; 19.979       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a12~porta_we_reg       ;
; 19.749 ; 19.979       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a14~porta_address_reg0 ;
; 19.749 ; 19.979       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a14~porta_we_reg       ;
; 19.749 ; 19.979       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a2~porta_bytena_reg0   ;
; 19.749 ; 19.979       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a2~porta_datain_reg0   ;
; 19.749 ; 19.979       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a3~porta_address_reg0  ;
; 19.749 ; 19.979       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a3~porta_we_reg        ;
; 19.749 ; 19.979       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a5~porta_address_reg0  ;
; 19.749 ; 19.979       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a5~porta_we_reg        ;
; 19.749 ; 19.979       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a7~porta_address_reg0  ;
; 19.749 ; 19.979       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a7~porta_we_reg        ;
; 19.749 ; 19.979       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a8~porta_address_reg0  ;
; 19.749 ; 19.979       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a8~porta_we_reg        ;
; 19.750 ; 19.980       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a9~porta_bytena_reg0   ;
; 19.750 ; 19.980       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a9~porta_datain_reg0   ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; datamem:m_datamem0|altsyncram:altsyncram_component|altsyncram_q2j1:auto_generated|ram_block1a0~porta_bytena_reg0   ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; datamem:m_datamem0|altsyncram:altsyncram_component|altsyncram_q2j1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; datamem:m_datamem0|altsyncram:altsyncram_component|altsyncram_q2j1:auto_generated|ram_block1a8~porta_bytena_reg0   ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; datamem:m_datamem0|altsyncram:altsyncram_component|altsyncram_q2j1:auto_generated|ram_block1a8~porta_datain_reg0   ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; datamem:m_datamem0|altsyncram:altsyncram_component|altsyncram_q2j1:auto_generated|ram_block1a9~porta_bytena_reg0   ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; datamem:m_datamem0|altsyncram:altsyncram_component|altsyncram_q2j1:auto_generated|ram_block1a9~porta_datain_reg0   ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a12~porta_bytena_reg0  ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a12~porta_datain_reg0  ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a14~porta_bytena_reg0  ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a14~porta_datain_reg0  ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a3~porta_bytena_reg0   ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a3~porta_datain_reg0   ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a5~porta_bytena_reg0   ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a5~porta_datain_reg0   ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a7~porta_bytena_reg0   ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a7~porta_datain_reg0   ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a8~porta_bytena_reg0   ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width  ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; progmem:m_progmem0|altsyncram:altsyncram_component|altsyncram_5bn1:auto_generated|ram_block1a8~porta_datain_reg0   ;
; 19.785 ; 20.001       ; 0.216          ; High Pulse Width ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|mab_lsb                                                     ;
; 19.785 ; 20.001       ; 0.216          ; High Pulse Width ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|mdb_in_buf[10]                                              ;
; 19.785 ; 20.001       ; 0.216          ; High Pulse Width ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|mdb_in_buf[11]                                              ;
; 19.785 ; 20.001       ; 0.216          ; High Pulse Width ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|mdb_in_buf[12]                                              ;
; 19.785 ; 20.001       ; 0.216          ; High Pulse Width ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|mdb_in_buf[13]                                              ;
; 19.785 ; 20.001       ; 0.216          ; High Pulse Width ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|mdb_in_buf[14]                                              ;
; 19.785 ; 20.001       ; 0.216          ; High Pulse Width ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|mdb_in_buf[2]                                               ;
; 19.785 ; 20.001       ; 0.216          ; High Pulse Width ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|mdb_in_buf[3]                                               ;
; 19.785 ; 20.001       ; 0.216          ; High Pulse Width ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|mdb_in_buf[4]                                               ;
; 19.785 ; 20.001       ; 0.216          ; High Pulse Width ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|mdb_in_buf[5]                                               ;
; 19.785 ; 20.001       ; 0.216          ; High Pulse Width ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|mdb_in_buf[6]                                               ;
; 19.785 ; 20.001       ; 0.216          ; High Pulse Width ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|mdb_in_buf_en                                               ;
; 19.785 ; 20.001       ; 0.216          ; High Pulse Width ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|mdb_in_buf_valid                                            ;
; 19.785 ; 20.001       ; 0.216          ; High Pulse Width ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|mdb_out_nxt[0]                                              ;
; 19.785 ; 20.001       ; 0.216          ; High Pulse Width ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|mdb_out_nxt[11]                                             ;
; 19.785 ; 20.001       ; 0.216          ; High Pulse Width ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|mdb_out_nxt[12]                                             ;
; 19.785 ; 20.001       ; 0.216          ; High Pulse Width ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|mdb_out_nxt[14]                                             ;
; 19.785 ; 20.001       ; 0.216          ; High Pulse Width ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|mdb_out_nxt[15]                                             ;
; 19.785 ; 20.001       ; 0.216          ; High Pulse Width ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|mdb_out_nxt[1]                                              ;
; 19.785 ; 20.001       ; 0.216          ; High Pulse Width ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; openMSP430:m_cpu0|omsp_execution_unit:execution_unit_0|mdb_out_nxt[3]                                              ;
+--------+--------------+----------------+------------------+---------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                       ;
+-------------+------------+--------+--------+------------+---------------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                         ;
+-------------+------------+--------+--------+------------+---------------------------------------------------------+
; B_I2C_SCL   ; I_CLK      ; 2.705  ; 3.535  ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
; B_I2C_SDA   ; I_CLK      ; 2.507  ; 3.285  ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
; B_PORT0[*]  ; I_CLK      ; 2.991  ; 3.855  ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[0] ; I_CLK      ; 2.505  ; 3.292  ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[1] ; I_CLK      ; 2.620  ; 3.426  ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[2] ; I_CLK      ; 2.570  ; 3.369  ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[3] ; I_CLK      ; 2.773  ; 3.590  ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[4] ; I_CLK      ; 2.813  ; 3.638  ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[5] ; I_CLK      ; 2.991  ; 3.855  ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[6] ; I_CLK      ; 2.681  ; 3.510  ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[7] ; I_CLK      ; 2.932  ; 3.785  ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
; B_PORT1[*]  ; I_CLK      ; 3.156  ; 4.018  ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[0] ; I_CLK      ; 2.733  ; 3.539  ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[1] ; I_CLK      ; 2.878  ; 3.703  ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[2] ; I_CLK      ; 2.545  ; 3.347  ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[3] ; I_CLK      ; 2.918  ; 3.757  ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[4] ; I_CLK      ; 2.565  ; 3.364  ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[5] ; I_CLK      ; 2.728  ; 3.532  ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[6] ; I_CLK      ; 2.987  ; 3.852  ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[7] ; I_CLK      ; 3.156  ; 4.018  ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
; I_DEBUG_RXD ; I_CLK      ; 2.566  ; 3.392  ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
; I_IRQ0_N    ; I_CLK      ; 10.628 ; 11.239 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
; I_IRQ1_N    ; I_CLK      ; 10.867 ; 11.487 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
; I_RESET_N   ; I_CLK      ; 4.524  ; 5.461  ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
; I_UART_RXD  ; I_CLK      ; 2.775  ; 3.651  ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+--------+--------+------------+---------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                        ;
+-------------+------------+--------+--------+------------+---------------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                         ;
+-------------+------------+--------+--------+------------+---------------------------------------------------------+
; B_I2C_SCL   ; I_CLK      ; -2.294 ; -3.113 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
; B_I2C_SDA   ; I_CLK      ; -2.101 ; -2.863 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
; B_PORT0[*]  ; I_CLK      ; -2.097 ; -2.869 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[0] ; I_CLK      ; -2.097 ; -2.869 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[1] ; I_CLK      ; -2.201 ; -2.979 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[2] ; I_CLK      ; -2.152 ; -2.923 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[3] ; I_CLK      ; -2.335 ; -3.122 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[4] ; I_CLK      ; -2.373 ; -3.168 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[5] ; I_CLK      ; -2.514 ; -3.341 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[6] ; I_CLK      ; -2.246 ; -3.042 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[7] ; I_CLK      ; -2.480 ; -3.314 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
; B_PORT1[*]  ; I_CLK      ; -2.135 ; -2.921 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[0] ; I_CLK      ; -2.297 ; -3.072 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[1] ; I_CLK      ; -2.449 ; -3.251 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[2] ; I_CLK      ; -2.135 ; -2.921 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[3] ; I_CLK      ; -2.496 ; -3.316 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[4] ; I_CLK      ; -2.156 ; -2.940 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[5] ; I_CLK      ; -2.278 ; -3.052 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[6] ; I_CLK      ; -2.562 ; -3.408 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[7] ; I_CLK      ; -2.705 ; -3.533 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
; I_DEBUG_RXD ; I_CLK      ; -2.149 ; -2.971 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
; I_IRQ0_N    ; I_CLK      ; -2.173 ; -2.966 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
; I_IRQ1_N    ; I_CLK      ; -2.145 ; -2.929 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
; I_RESET_N   ; I_CLK      ; -2.042 ; -2.812 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
; I_UART_RXD  ; I_CLK      ; -2.351 ; -3.221 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+--------+--------+------------+---------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                              ;
+----------------+------------+-------+-------+------------+---------------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                         ;
+----------------+------------+-------+-------+------------+---------------------------------------------------------+
; B_I2C_SCL      ; I_CLK      ; 3.174 ; 3.061 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
; B_I2C_SDA      ; I_CLK      ; 3.089 ; 2.977 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
; B_PORT0[*]     ; I_CLK      ; 3.548 ; 3.333 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[0]    ; I_CLK      ; 2.243 ; 2.232 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[1]    ; I_CLK      ; 2.168 ; 2.158 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[2]    ; I_CLK      ; 2.083 ; 2.057 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[3]    ; I_CLK      ; 2.268 ; 2.263 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[4]    ; I_CLK      ; 2.193 ; 2.196 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[5]    ; I_CLK      ; 2.247 ; 2.244 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[6]    ; I_CLK      ; 3.548 ; 3.333 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[7]    ; I_CLK      ; 2.259 ; 2.248 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
; B_PORT1[*]     ; I_CLK      ; 4.010 ; 3.861 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[0]    ; I_CLK      ; 2.443 ; 2.484 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[1]    ; I_CLK      ; 2.550 ; 2.580 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[2]    ; I_CLK      ; 4.010 ; 3.861 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[3]    ; I_CLK      ; 2.501 ; 2.544 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[4]    ; I_CLK      ; 2.721 ; 2.810 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[5]    ; I_CLK      ; 2.641 ; 2.699 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[6]    ; I_CLK      ; 2.581 ; 2.623 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[7]    ; I_CLK      ; 2.593 ; 2.618 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
; O_DEBUG_FREEZE ; I_CLK      ; 3.804 ; 4.034 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
; O_DEBUG_TXD    ; I_CLK      ; 2.686 ; 2.600 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
; O_UART_TXD     ; I_CLK      ; 2.865 ; 2.791 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
+----------------+------------+-------+-------+------------+---------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                      ;
+----------------+------------+-------+-------+------------+---------------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                         ;
+----------------+------------+-------+-------+------------+---------------------------------------------------------+
; B_I2C_SCL      ; I_CLK      ; 2.865 ; 2.759 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
; B_I2C_SDA      ; I_CLK      ; 2.784 ; 2.680 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
; B_PORT0[*]     ; I_CLK      ; 1.827 ; 1.799 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[0]    ; I_CLK      ; 1.981 ; 1.967 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[1]    ; I_CLK      ; 1.906 ; 1.893 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[2]    ; I_CLK      ; 1.827 ; 1.799 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[3]    ; I_CLK      ; 2.005 ; 1.998 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[4]    ; I_CLK      ; 1.929 ; 1.929 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[5]    ; I_CLK      ; 1.985 ; 1.979 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[6]    ; I_CLK      ; 3.292 ; 3.075 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[7]    ; I_CLK      ; 1.996 ; 1.983 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
; B_PORT1[*]     ; I_CLK      ; 2.174 ; 2.210 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[0]    ; I_CLK      ; 2.174 ; 2.210 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[1]    ; I_CLK      ; 2.277 ; 2.302 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[2]    ; I_CLK      ; 3.736 ; 3.583 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[3]    ; I_CLK      ; 2.229 ; 2.267 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[4]    ; I_CLK      ; 2.441 ; 2.524 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[5]    ; I_CLK      ; 2.364 ; 2.416 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[6]    ; I_CLK      ; 2.307 ; 2.345 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[7]    ; I_CLK      ; 2.319 ; 2.340 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
; O_DEBUG_FREEZE ; I_CLK      ; 3.013 ; 3.082 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
; O_DEBUG_TXD    ; I_CLK      ; 2.398 ; 2.319 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
; O_UART_TXD     ; I_CLK      ; 2.570 ; 2.502 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
+----------------+------------+-------+-------+------------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                             ;
+-------------+------------+-------+-------+------------+---------------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                         ;
+-------------+------------+-------+-------+------------+---------------------------------------------------------+
; B_PORT0[*]  ; I_CLK      ; 2.779 ; 2.752 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[0] ; I_CLK      ; 3.149 ; 3.122 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[1] ; I_CLK      ; 3.179 ; 3.152 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[2] ; I_CLK      ; 2.779 ; 2.752 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[3] ; I_CLK      ; 3.075 ; 3.048 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[4] ; I_CLK      ; 3.141 ; 3.114 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[5] ; I_CLK      ; 3.154 ; 3.127 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[6] ; I_CLK      ; 3.216 ; 3.189 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[7] ; I_CLK      ; 3.004 ; 2.977 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
; B_PORT1[*]  ; I_CLK      ; 2.827 ; 2.800 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[0] ; I_CLK      ; 3.269 ; 3.242 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[1] ; I_CLK      ; 3.207 ; 3.180 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[2] ; I_CLK      ; 3.188 ; 3.161 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[3] ; I_CLK      ; 3.228 ; 3.201 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[4] ; I_CLK      ; 2.827 ; 2.800 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[5] ; I_CLK      ; 3.134 ; 3.107 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[6] ; I_CLK      ; 2.934 ; 2.907 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[7] ; I_CLK      ; 2.843 ; 2.816 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+-------+-------+------------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                     ;
+-------------+------------+-------+-------+------------+---------------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                         ;
+-------------+------------+-------+-------+------------+---------------------------------------------------------+
; B_PORT0[*]  ; I_CLK      ; 1.626 ; 1.626 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[0] ; I_CLK      ; 1.981 ; 1.981 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[1] ; I_CLK      ; 2.010 ; 2.010 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[2] ; I_CLK      ; 1.626 ; 1.626 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[3] ; I_CLK      ; 1.910 ; 1.910 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[4] ; I_CLK      ; 1.973 ; 1.973 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[5] ; I_CLK      ; 1.986 ; 1.986 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[6] ; I_CLK      ; 2.045 ; 2.045 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[7] ; I_CLK      ; 1.842 ; 1.842 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
; B_PORT1[*]  ; I_CLK      ; 1.673 ; 1.673 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[0] ; I_CLK      ; 2.097 ; 2.097 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[1] ; I_CLK      ; 2.037 ; 2.037 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[2] ; I_CLK      ; 2.018 ; 2.018 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[3] ; I_CLK      ; 2.057 ; 2.057 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[4] ; I_CLK      ; 1.673 ; 1.673 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[5] ; I_CLK      ; 1.968 ; 1.968 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[6] ; I_CLK      ; 1.777 ; 1.777 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[7] ; I_CLK      ; 1.690 ; 1.690 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+-------+-------+------------+---------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                    ;
+-------------+------------+-----------+-----------+------------+---------------------------------------------------------+
; Data Port   ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                         ;
+-------------+------------+-----------+-----------+------------+---------------------------------------------------------+
; B_PORT0[*]  ; I_CLK      ; 2.853     ; 2.853     ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[0] ; I_CLK      ; 3.253     ; 3.253     ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[1] ; I_CLK      ; 3.297     ; 3.297     ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[2] ; I_CLK      ; 2.853     ; 2.853     ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[3] ; I_CLK      ; 3.184     ; 3.184     ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[4] ; I_CLK      ; 3.258     ; 3.258     ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[5] ; I_CLK      ; 3.259     ; 3.259     ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[6] ; I_CLK      ; 3.338     ; 3.338     ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[7] ; I_CLK      ; 3.092     ; 3.092     ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
; B_PORT1[*]  ; I_CLK      ; 2.918     ; 2.918     ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[0] ; I_CLK      ; 3.396     ; 3.396     ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[1] ; I_CLK      ; 3.332     ; 3.332     ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[2] ; I_CLK      ; 3.304     ; 3.304     ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[3] ; I_CLK      ; 3.344     ; 3.344     ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[4] ; I_CLK      ; 2.918     ; 2.918     ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[5] ; I_CLK      ; 3.248     ; 3.248     ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[6] ; I_CLK      ; 3.021     ; 3.021     ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[7] ; I_CLK      ; 2.920     ; 2.920     ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+-----------+-----------+------------+---------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                            ;
+-------------+------------+-----------+-----------+------------+---------------------------------------------------------+
; Data Port   ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                         ;
+-------------+------------+-----------+-----------+------------+---------------------------------------------------------+
; B_PORT0[*]  ; I_CLK      ; 1.696     ; 1.813     ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[0] ; I_CLK      ; 2.080     ; 2.197     ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[1] ; I_CLK      ; 2.122     ; 2.239     ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[2] ; I_CLK      ; 1.696     ; 1.813     ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[3] ; I_CLK      ; 2.015     ; 2.132     ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[4] ; I_CLK      ; 2.085     ; 2.202     ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[5] ; I_CLK      ; 2.086     ; 2.203     ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[6] ; I_CLK      ; 2.162     ; 2.279     ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[7] ; I_CLK      ; 1.926     ; 2.043     ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
; B_PORT1[*]  ; I_CLK      ; 1.760     ; 1.877     ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[0] ; I_CLK      ; 2.218     ; 2.335     ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[1] ; I_CLK      ; 2.156     ; 2.273     ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[2] ; I_CLK      ; 2.130     ; 2.247     ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[3] ; I_CLK      ; 2.169     ; 2.286     ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[4] ; I_CLK      ; 1.760     ; 1.877     ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[5] ; I_CLK      ; 2.077     ; 2.194     ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[6] ; I_CLK      ; 1.860     ; 1.977     ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[7] ; I_CLK      ; 1.763     ; 1.880     ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+-----------+-----------+------------+---------------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                  ;
+----------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                    ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                         ; 14.020 ; 0.187 ; 35.759   ; 0.891   ; 9.425               ;
;  I_CLK                                                   ; N/A    ; N/A   ; N/A      ; N/A     ; 9.425               ;
;  m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 14.020 ; 0.187 ; 35.759   ; 0.891   ; 19.734              ;
; Design-wide TNS                                          ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  I_CLK                                                   ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+----------------------------------------------------------+--------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                       ;
+-------------+------------+--------+--------+------------+---------------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                         ;
+-------------+------------+--------+--------+------------+---------------------------------------------------------+
; B_I2C_SCL   ; I_CLK      ; 4.712  ; 5.338  ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
; B_I2C_SDA   ; I_CLK      ; 4.380  ; 4.859  ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
; B_PORT0[*]  ; I_CLK      ; 5.278  ; 5.883  ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[0] ; I_CLK      ; 4.444  ; 4.977  ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[1] ; I_CLK      ; 4.614  ; 5.196  ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[2] ; I_CLK      ; 4.546  ; 5.070  ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[3] ; I_CLK      ; 4.870  ; 5.450  ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[4] ; I_CLK      ; 4.947  ; 5.537  ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[5] ; I_CLK      ; 5.278  ; 5.883  ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[6] ; I_CLK      ; 4.720  ; 5.273  ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[7] ; I_CLK      ; 5.143  ; 5.754  ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
; B_PORT1[*]  ; I_CLK      ; 5.525  ; 6.121  ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[0] ; I_CLK      ; 4.808  ; 5.390  ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[1] ; I_CLK      ; 5.079  ; 5.623  ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[2] ; I_CLK      ; 4.469  ; 5.006  ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[3] ; I_CLK      ; 5.115  ; 5.679  ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[4] ; I_CLK      ; 4.501  ; 5.046  ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[5] ; I_CLK      ; 4.794  ; 5.364  ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[6] ; I_CLK      ; 5.221  ; 5.799  ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[7] ; I_CLK      ; 5.525  ; 6.121  ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
; I_DEBUG_RXD ; I_CLK      ; 4.392  ; 5.017  ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
; I_IRQ0_N    ; I_CLK      ; 18.330 ; 18.676 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
; I_IRQ1_N    ; I_CLK      ; 18.740 ; 19.073 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
; I_RESET_N   ; I_CLK      ; 8.050  ; 8.581  ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
; I_UART_RXD  ; I_CLK      ; 4.768  ; 5.417  ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+--------+--------+------------+---------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                        ;
+-------------+------------+--------+--------+------------+---------------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                         ;
+-------------+------------+--------+--------+------------+---------------------------------------------------------+
; B_I2C_SCL   ; I_CLK      ; -2.294 ; -3.113 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
; B_I2C_SDA   ; I_CLK      ; -2.101 ; -2.863 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
; B_PORT0[*]  ; I_CLK      ; -2.097 ; -2.869 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[0] ; I_CLK      ; -2.097 ; -2.869 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[1] ; I_CLK      ; -2.201 ; -2.979 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[2] ; I_CLK      ; -2.152 ; -2.923 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[3] ; I_CLK      ; -2.335 ; -3.122 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[4] ; I_CLK      ; -2.373 ; -3.168 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[5] ; I_CLK      ; -2.514 ; -3.341 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[6] ; I_CLK      ; -2.246 ; -3.042 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[7] ; I_CLK      ; -2.480 ; -3.314 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
; B_PORT1[*]  ; I_CLK      ; -2.135 ; -2.921 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[0] ; I_CLK      ; -2.297 ; -3.072 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[1] ; I_CLK      ; -2.449 ; -3.251 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[2] ; I_CLK      ; -2.135 ; -2.921 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[3] ; I_CLK      ; -2.496 ; -3.316 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[4] ; I_CLK      ; -2.156 ; -2.940 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[5] ; I_CLK      ; -2.278 ; -3.052 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[6] ; I_CLK      ; -2.562 ; -3.408 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[7] ; I_CLK      ; -2.705 ; -3.533 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
; I_DEBUG_RXD ; I_CLK      ; -2.149 ; -2.971 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
; I_IRQ0_N    ; I_CLK      ; -2.173 ; -2.966 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
; I_IRQ1_N    ; I_CLK      ; -2.145 ; -2.929 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
; I_RESET_N   ; I_CLK      ; -2.042 ; -2.812 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
; I_UART_RXD  ; I_CLK      ; -2.351 ; -3.221 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+--------+--------+------------+---------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                              ;
+----------------+------------+-------+-------+------------+---------------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                         ;
+----------------+------------+-------+-------+------------+---------------------------------------------------------+
; B_I2C_SCL      ; I_CLK      ; 5.024 ; 5.041 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
; B_I2C_SDA      ; I_CLK      ; 4.871 ; 4.884 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
; B_PORT0[*]     ; I_CLK      ; 5.355 ; 5.056 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[0]    ; I_CLK      ; 3.747 ; 3.626 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[1]    ; I_CLK      ; 3.611 ; 3.516 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[2]    ; I_CLK      ; 3.480 ; 3.344 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[3]    ; I_CLK      ; 3.763 ; 3.673 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[4]    ; I_CLK      ; 3.662 ; 3.592 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[5]    ; I_CLK      ; 3.744 ; 3.652 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[6]    ; I_CLK      ; 5.355 ; 5.056 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[7]    ; I_CLK      ; 3.764 ; 3.657 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
; B_PORT1[*]     ; I_CLK      ; 6.114 ; 5.877 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[0]    ; I_CLK      ; 4.079 ; 4.001 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[1]    ; I_CLK      ; 4.246 ; 4.164 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[2]    ; I_CLK      ; 6.114 ; 5.877 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[3]    ; I_CLK      ; 4.164 ; 4.090 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[4]    ; I_CLK      ; 4.623 ; 4.519 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[5]    ; I_CLK      ; 4.425 ; 4.340 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[6]    ; I_CLK      ; 4.297 ; 4.199 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[7]    ; I_CLK      ; 4.317 ; 4.220 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
; O_DEBUG_FREEZE ; I_CLK      ; 6.510 ; 6.521 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
; O_DEBUG_TXD    ; I_CLK      ; 4.332 ; 4.320 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
; O_UART_TXD     ; I_CLK      ; 4.644 ; 4.711 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
+----------------+------------+-------+-------+------------+---------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                      ;
+----------------+------------+-------+-------+------------+---------------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                         ;
+----------------+------------+-------+-------+------------+---------------------------------------------------------+
; B_I2C_SCL      ; I_CLK      ; 2.865 ; 2.759 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
; B_I2C_SDA      ; I_CLK      ; 2.784 ; 2.680 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
; B_PORT0[*]     ; I_CLK      ; 1.827 ; 1.799 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[0]    ; I_CLK      ; 1.981 ; 1.967 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[1]    ; I_CLK      ; 1.906 ; 1.893 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[2]    ; I_CLK      ; 1.827 ; 1.799 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[3]    ; I_CLK      ; 2.005 ; 1.998 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[4]    ; I_CLK      ; 1.929 ; 1.929 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[5]    ; I_CLK      ; 1.985 ; 1.979 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[6]    ; I_CLK      ; 3.292 ; 3.075 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT0[7]    ; I_CLK      ; 1.996 ; 1.983 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
; B_PORT1[*]     ; I_CLK      ; 2.174 ; 2.210 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[0]    ; I_CLK      ; 2.174 ; 2.210 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[1]    ; I_CLK      ; 2.277 ; 2.302 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[2]    ; I_CLK      ; 3.736 ; 3.583 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[3]    ; I_CLK      ; 2.229 ; 2.267 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[4]    ; I_CLK      ; 2.441 ; 2.524 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[5]    ; I_CLK      ; 2.364 ; 2.416 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[6]    ; I_CLK      ; 2.307 ; 2.345 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
;  B_PORT1[7]    ; I_CLK      ; 2.319 ; 2.340 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
; O_DEBUG_FREEZE ; I_CLK      ; 3.013 ; 3.082 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
; O_DEBUG_TXD    ; I_CLK      ; 2.398 ; 2.319 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
; O_UART_TXD     ; I_CLK      ; 2.570 ; 2.502 ; Rise       ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ;
+----------------+------------+-------+-------+------------+---------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin            ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; O_DEBUG_FREEZE ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_DEBUG_TXD    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_PLL_LOCKED   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_UART_TXD     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; B_PORT0[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; B_PORT0[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; B_PORT0[2]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; B_PORT0[3]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; B_PORT0[4]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; B_PORT0[5]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; B_PORT0[6]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; B_PORT0[7]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; B_PORT1[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; B_PORT1[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; B_PORT1[2]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; B_PORT1[3]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; B_PORT1[4]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; B_PORT1[5]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; B_PORT1[6]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; B_PORT1[7]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; B_I2C_SCL      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; B_I2C_SDA      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; B_PORT0[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; B_PORT0[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; B_PORT0[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; B_PORT0[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; B_PORT0[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; B_PORT0[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; B_PORT0[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; B_PORT0[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; B_PORT1[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; B_PORT1[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; B_PORT1[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; B_PORT1[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; B_PORT1[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; B_PORT1[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; B_PORT1[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; B_PORT1[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; B_I2C_SCL               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; B_I2C_SDA               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I_IRQ0_N                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I_IRQ1_N                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I_RESET_N               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I_CLK                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I_DEBUG_RXD             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I_UART_RXD              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; O_DEBUG_FREEZE ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_DEBUG_TXD    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; O_PLL_LOCKED   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_UART_TXD     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; B_PORT0[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; B_PORT0[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0394 V           ; 0.292 V                              ; 0.189 V                              ; 9.15e-10 s                  ; 8.34e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0394 V          ; 0.292 V                             ; 0.189 V                             ; 9.15e-10 s                 ; 8.34e-10 s                 ; No                        ; Yes                       ;
; B_PORT0[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; B_PORT0[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; B_PORT0[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0394 V           ; 0.292 V                              ; 0.189 V                              ; 9.15e-10 s                  ; 8.34e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0394 V          ; 0.292 V                             ; 0.189 V                             ; 9.15e-10 s                 ; 8.34e-10 s                 ; No                        ; Yes                       ;
; B_PORT0[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; B_PORT0[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.08 V              ; -0.00513 V          ; 0.274 V                              ; 0.267 V                              ; 5.67e-09 s                  ; 4.62e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.08 V             ; -0.00513 V         ; 0.274 V                             ; 0.267 V                             ; 5.67e-09 s                 ; 4.62e-09 s                 ; No                        ; Yes                       ;
; B_PORT0[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; B_PORT1[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; B_PORT1[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; B_PORT1[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.08 V              ; -0.00513 V          ; 0.274 V                              ; 0.267 V                              ; 5.67e-09 s                  ; 4.62e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.08 V             ; -0.00513 V         ; 0.274 V                             ; 0.267 V                             ; 5.67e-09 s                 ; 4.62e-09 s                 ; No                        ; Yes                       ;
; B_PORT1[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; B_PORT1[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; B_PORT1[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; B_PORT1[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; B_PORT1[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; B_I2C_SCL      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; B_I2C_SDA      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-06 V                   ; 3.14 V              ; -0.0402 V           ; 0.146 V                              ; 0.156 V                              ; 4.62e-10 s                  ; 4.36e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-06 V                  ; 3.14 V             ; -0.0402 V          ; 0.146 V                             ; 0.156 V                             ; 4.62e-10 s                 ; 4.36e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; O_DEBUG_FREEZE ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_DEBUG_TXD    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; O_PLL_LOCKED   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_UART_TXD     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; B_PORT0[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; B_PORT0[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.57 V              ; -0.0645 V           ; 0.332 V                              ; 0.165 V                              ; 6.78e-10 s                  ; 6.19e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.29e-07 V                  ; 3.57 V             ; -0.0645 V          ; 0.332 V                             ; 0.165 V                             ; 6.78e-10 s                 ; 6.19e-10 s                 ; No                        ; Yes                       ;
; B_PORT0[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; B_PORT0[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; B_PORT0[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.57 V              ; -0.0645 V           ; 0.332 V                              ; 0.165 V                              ; 6.78e-10 s                  ; 6.19e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.29e-07 V                  ; 3.57 V             ; -0.0645 V          ; 0.332 V                             ; 0.165 V                             ; 6.78e-10 s                 ; 6.19e-10 s                 ; No                        ; Yes                       ;
; B_PORT0[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; B_PORT0[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.48 V              ; -0.0136 V           ; 0.352 V                              ; 0.346 V                              ; 4.12e-09 s                  ; 3.34e-09 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.29e-07 V                  ; 3.48 V             ; -0.0136 V          ; 0.352 V                             ; 0.346 V                             ; 4.12e-09 s                 ; 3.34e-09 s                 ; No                        ; Yes                       ;
; B_PORT0[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; B_PORT1[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; B_PORT1[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; B_PORT1[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.48 V              ; -0.0136 V           ; 0.352 V                              ; 0.346 V                              ; 4.12e-09 s                  ; 3.34e-09 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.29e-07 V                  ; 3.48 V             ; -0.0136 V          ; 0.352 V                             ; 0.346 V                             ; 4.12e-09 s                 ; 3.34e-09 s                 ; No                        ; Yes                       ;
; B_PORT1[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; B_PORT1[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; B_PORT1[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; B_PORT1[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; B_PORT1[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; B_I2C_SCL      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; B_I2C_SDA      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; ~ALTERA_DCLK~  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.52e-08 V                   ; 3.58 V              ; -0.064 V            ; 0.234 V                              ; 0.085 V                              ; 2.93e-10 s                  ; 3.07e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 6.52e-08 V                  ; 3.58 V             ; -0.064 V           ; 0.234 V                             ; 0.085 V                             ; 2.93e-10 s                 ; 3.07e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                   ;
+---------------------------------------------------------+---------------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                              ; To Clock                                                ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------+---------------------------------------------------------+--------------+----------+----------+----------+
; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; > 2147483647 ; 0        ; 0        ; 0        ;
+---------------------------------------------------------+---------------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                    ;
+---------------------------------------------------------+---------------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                              ; To Clock                                                ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------+---------------------------------------------------------+--------------+----------+----------+----------+
; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; > 2147483647 ; 0        ; 0        ; 0        ;
+---------------------------------------------------------+---------------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                            ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                              ; To Clock                                                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 702      ; 0        ; 0        ; 0        ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                             ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                              ; To Clock                                                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; m_mediapll0|altpll_component|auto_generated|pll1|clk[0] ; 702      ; 0        ; 0        ; 0        ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 23    ; 23   ;
; Unconstrained Input Port Paths  ; 552   ; 552  ;
; Unconstrained Output Ports      ; 22    ; 22   ;
; Unconstrained Output Port Paths ; 39    ; 39   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Fri Aug 19 12:15:29 2022
Info: Command: quartus_sta omsp430_demo_tmct -c omsp430_demo_tmct
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'sdc/omsp430_demo_tmct.sdc'
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 14.020
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    14.020               0.000 m_mediapll0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.358
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.358               0.000 m_mediapll0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 35.759
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    35.759               0.000 m_mediapll0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 1.606
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.606               0.000 m_mediapll0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.740
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.740               0.000 I_CLK 
    Info (332119):    19.734               0.000 m_mediapll0|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332146): Worst-case setup slack is 16.613
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    16.613               0.000 m_mediapll0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.312
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.312               0.000 m_mediapll0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 36.210
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    36.210               0.000 m_mediapll0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 1.455
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.455               0.000 m_mediapll0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.713
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.713               0.000 I_CLK 
    Info (332119):    19.739               0.000 m_mediapll0|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332146): Worst-case setup slack is 24.980
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    24.980               0.000 m_mediapll0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.187
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.187               0.000 m_mediapll0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 37.453
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    37.453               0.000 m_mediapll0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 0.891
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.891               0.000 m_mediapll0|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.425
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.425               0.000 I_CLK 
    Info (332119):    19.746               0.000 m_mediapll0|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4653 megabytes
    Info: Processing ended: Fri Aug 19 12:15:33 2022
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


