{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651502358244 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651502358244 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 02 16:39:18 2022 " "Processing started: Mon May 02 16:39:18 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651502358244 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1651502358244 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off experiment5 -c experiment5 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off experiment5 -c experiment5 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1651502358244 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1651502358816 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1651502358816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "setfixtimeanddate.v 1 1 " "Found 1 design units, including 1 entities, in source file setfixtimeanddate.v" { { "Info" "ISGN_ENTITY_NAME" "1 setFixTimeAndDate " "Found entity 1: setFixTimeAndDate" {  } { { "setFixTimeAndDate.v" "" { Text "F:/FPGA_Lab/FPGA_Lab/experiment5/setFixTimeAndDate.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651502372546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1651502372546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcdsteuerung.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcdsteuerung.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCDsteuerung-a " "Found design unit 1: LCDsteuerung-a" {  } { { "LCDsteuerung.vhd" "" { Text "F:/FPGA_Lab/FPGA_Lab/experiment5/LCDsteuerung.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651502373031 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCDsteuerung " "Found entity 1: LCDsteuerung" {  } { { "LCDsteuerung.vhd" "" { Text "F:/FPGA_Lab/FPGA_Lab/experiment5/LCDsteuerung.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651502373031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1651502373031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcddriver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcddriver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcddriver-communicate " "Found design unit 1: lcddriver-communicate" {  } { { "lcddriver.vhd" "" { Text "F:/FPGA_Lab/FPGA_Lab/experiment5/lcddriver.vhd" 79 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651502373031 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcddriver " "Found entity 1: lcddriver" {  } { { "lcddriver.vhd" "" { Text "F:/FPGA_Lab/FPGA_Lab/experiment5/lcddriver.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651502373031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1651502373031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "genclockdcf.v 1 1 " "Found 1 design units, including 1 entities, in source file genclockdcf.v" { { "Info" "ISGN_ENTITY_NAME" "1 GenClockDCF " "Found entity 1: GenClockDCF" {  } { { "GenClockDCF.v" "" { Text "F:/FPGA_Lab/FPGA_Lab/experiment5/GenClockDCF.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651502373031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1651502373031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo-SYN " "Found design unit 1: fifo-SYN" {  } { { "FIFO.vhd" "" { Text "F:/FPGA_Lab/FPGA_Lab/experiment5/FIFO.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651502373031 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIFO " "Found entity 1: FIFO" {  } { { "FIFO.vhd" "" { Text "F:/FPGA_Lab/FPGA_Lab/experiment5/FIFO.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651502373031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1651502373031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "experiment5.bdf 1 1 " "Found 1 design units, including 1 entities, in source file experiment5.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Experiment5 " "Found entity 1: Experiment5" {  } { { "experiment5.bdf" "" { Schematic "F:/FPGA_Lab/FPGA_Lab/experiment5/experiment5.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651502373031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1651502373031 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "setClock.v(274) " "Verilog HDL information at setClock.v(274): always construct contains both blocking and non-blocking assignments" {  } { { "setClock.v" "" { Text "F:/FPGA_Lab/FPGA_Lab/experiment5/setClock.v" 274 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1651502373031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "setclock.v 1 1 " "Found 1 design units, including 1 entities, in source file setclock.v" { { "Info" "ISGN_ENTITY_NAME" "1 setClock " "Found entity 1: setClock" {  } { { "setClock.v" "" { Text "F:/FPGA_Lab/FPGA_Lab/experiment5/setClock.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651502373031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1651502373031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dcf77_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file dcf77_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 dcf77_decoder " "Found entity 1: dcf77_decoder" {  } { { "dcf77_decoder.v" "" { Text "F:/FPGA_Lab/FPGA_Lab/experiment5/dcf77_decoder.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651502373031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1651502373031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.v" "" { Text "F:/FPGA_Lab/FPGA_Lab/experiment5/control_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651502373031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1651502373031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkgen_verilog.v 1 1 " "Found 1 design units, including 1 entities, in source file clkgen_verilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkGen_verilog " "Found entity 1: clkGen_verilog" {  } { { "clkGen_verilog.v" "" { Text "F:/FPGA_Lab/FPGA_Lab/experiment5/clkGen_verilog.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651502373031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1651502373031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pllexp5.v 1 1 " "Found 1 design units, including 1 entities, in source file pllexp5.v" { { "Info" "ISGN_ENTITY_NAME" "1 pllexp5 " "Found entity 1: pllexp5" {  } { { "pllexp5.v" "" { Text "F:/FPGA_Lab/FPGA_Lab/experiment5/pllexp5.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651502373031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1651502373031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_statemachines.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_statemachines.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_statemachines " "Found entity 1: tb_statemachines" {  } { { "tb_statemachines.v" "" { Text "F:/FPGA_Lab/FPGA_Lab/experiment5/tb_statemachines.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651502373031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1651502373031 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Experiment5 " "Elaborating entity \"Experiment5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1651502373109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcddriver lcddriver:inst4 " "Elaborating entity \"lcddriver\" for hierarchy \"lcddriver:inst4\"" {  } { { "experiment5.bdf" "inst4" { Schematic "F:/FPGA_Lab/FPGA_Lab/experiment5/experiment5.bdf" { { 136 1800 2064 376 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1651502373109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO lcddriver:inst4\|FIFO:MAP_FIFO " "Elaborating entity \"FIFO\" for hierarchy \"lcddriver:inst4\|FIFO:MAP_FIFO\"" {  } { { "lcddriver.vhd" "MAP_FIFO" { Text "F:/FPGA_Lab/FPGA_Lab/experiment5/lcddriver.vhd" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1651502373125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo lcddriver:inst4\|FIFO:MAP_FIFO\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"lcddriver:inst4\|FIFO:MAP_FIFO\|scfifo:scfifo_component\"" {  } { { "fifo.vhd" "scfifo_component" { Text "F:/FPGA_Lab/FPGA_Lab/experiment5/fifo.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1651502373328 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lcddriver:inst4\|FIFO:MAP_FIFO\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"lcddriver:inst4\|FIFO:MAP_FIFO\|scfifo:scfifo_component\"" {  } { { "fifo.vhd" "" { Text "F:/FPGA_Lab/FPGA_Lab/experiment5/fifo.vhd" 101 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1651502373328 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lcddriver:inst4\|FIFO:MAP_FIFO\|scfifo:scfifo_component " "Instantiated megafunction \"lcddriver:inst4\|FIFO:MAP_FIFO\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family APEX20KE " "Parameter \"intended_device_family\" = \"APEX20KE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651502373328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651502373328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 32 " "Parameter \"lpm_numwords\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651502373328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 5 " "Parameter \"lpm_widthu\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651502373328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651502373328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651502373328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651502373328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651502373328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651502373328 ""}  } { { "fifo.vhd" "" { Text "F:/FPGA_Lab/FPGA_Lab/experiment5/fifo.vhd" 101 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1651502373328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_so01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_so01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_so01 " "Found entity 1: scfifo_so01" {  } { { "db/scfifo_so01.tdf" "" { Text "F:/FPGA_Lab/FPGA_Lab/experiment5/db/scfifo_so01.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651502373374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1651502373374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_so01 lcddriver:inst4\|FIFO:MAP_FIFO\|scfifo:scfifo_component\|scfifo_so01:auto_generated " "Elaborating entity \"scfifo_so01\" for hierarchy \"lcddriver:inst4\|FIFO:MAP_FIFO\|scfifo:scfifo_component\|scfifo_so01:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1651502373374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_3v01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_3v01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_3v01 " "Found entity 1: a_dpfifo_3v01" {  } { { "db/a_dpfifo_3v01.tdf" "" { Text "F:/FPGA_Lab/FPGA_Lab/experiment5/db/a_dpfifo_3v01.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651502373390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1651502373390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_3v01 lcddriver:inst4\|FIFO:MAP_FIFO\|scfifo:scfifo_component\|scfifo_so01:auto_generated\|a_dpfifo_3v01:dpfifo " "Elaborating entity \"a_dpfifo_3v01\" for hierarchy \"lcddriver:inst4\|FIFO:MAP_FIFO\|scfifo:scfifo_component\|scfifo_so01:auto_generated\|a_dpfifo_3v01:dpfifo\"" {  } { { "db/scfifo_so01.tdf" "dpfifo" { Text "F:/FPGA_Lab/FPGA_Lab/experiment5/db/scfifo_so01.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1651502373390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rpb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rpb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rpb1 " "Found entity 1: altsyncram_rpb1" {  } { { "db/altsyncram_rpb1.tdf" "" { Text "F:/FPGA_Lab/FPGA_Lab/experiment5/db/altsyncram_rpb1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651502373453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1651502373453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rpb1 lcddriver:inst4\|FIFO:MAP_FIFO\|scfifo:scfifo_component\|scfifo_so01:auto_generated\|a_dpfifo_3v01:dpfifo\|altsyncram_rpb1:FIFOram " "Elaborating entity \"altsyncram_rpb1\" for hierarchy \"lcddriver:inst4\|FIFO:MAP_FIFO\|scfifo:scfifo_component\|scfifo_so01:auto_generated\|a_dpfifo_3v01:dpfifo\|altsyncram_rpb1:FIFOram\"" {  } { { "db/a_dpfifo_3v01.tdf" "FIFOram" { Text "F:/FPGA_Lab/FPGA_Lab/experiment5/db/a_dpfifo_3v01.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1651502373453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_is8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_is8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_is8 " "Found entity 1: cmpr_is8" {  } { { "db/cmpr_is8.tdf" "" { Text "F:/FPGA_Lab/FPGA_Lab/experiment5/db/cmpr_is8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651502373500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1651502373500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_is8 lcddriver:inst4\|FIFO:MAP_FIFO\|scfifo:scfifo_component\|scfifo_so01:auto_generated\|a_dpfifo_3v01:dpfifo\|cmpr_is8:almost_full_comparer " "Elaborating entity \"cmpr_is8\" for hierarchy \"lcddriver:inst4\|FIFO:MAP_FIFO\|scfifo:scfifo_component\|scfifo_so01:auto_generated\|a_dpfifo_3v01:dpfifo\|cmpr_is8:almost_full_comparer\"" {  } { { "db/a_dpfifo_3v01.tdf" "almost_full_comparer" { Text "F:/FPGA_Lab/FPGA_Lab/experiment5/db/a_dpfifo_3v01.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1651502373500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_is8 lcddriver:inst4\|FIFO:MAP_FIFO\|scfifo:scfifo_component\|scfifo_so01:auto_generated\|a_dpfifo_3v01:dpfifo\|cmpr_is8:three_comparison " "Elaborating entity \"cmpr_is8\" for hierarchy \"lcddriver:inst4\|FIFO:MAP_FIFO\|scfifo:scfifo_component\|scfifo_so01:auto_generated\|a_dpfifo_3v01:dpfifo\|cmpr_is8:three_comparison\"" {  } { { "db/a_dpfifo_3v01.tdf" "three_comparison" { Text "F:/FPGA_Lab/FPGA_Lab/experiment5/db/a_dpfifo_3v01.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1651502373500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vnb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vnb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vnb " "Found entity 1: cntr_vnb" {  } { { "db/cntr_vnb.tdf" "" { Text "F:/FPGA_Lab/FPGA_Lab/experiment5/db/cntr_vnb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651502373546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1651502373546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vnb lcddriver:inst4\|FIFO:MAP_FIFO\|scfifo:scfifo_component\|scfifo_so01:auto_generated\|a_dpfifo_3v01:dpfifo\|cntr_vnb:rd_ptr_msb " "Elaborating entity \"cntr_vnb\" for hierarchy \"lcddriver:inst4\|FIFO:MAP_FIFO\|scfifo:scfifo_component\|scfifo_so01:auto_generated\|a_dpfifo_3v01:dpfifo\|cntr_vnb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_3v01.tdf" "rd_ptr_msb" { Text "F:/FPGA_Lab/FPGA_Lab/experiment5/db/a_dpfifo_3v01.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1651502373546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_co7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_co7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_co7 " "Found entity 1: cntr_co7" {  } { { "db/cntr_co7.tdf" "" { Text "F:/FPGA_Lab/FPGA_Lab/experiment5/db/cntr_co7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651502373593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1651502373593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_co7 lcddriver:inst4\|FIFO:MAP_FIFO\|scfifo:scfifo_component\|scfifo_so01:auto_generated\|a_dpfifo_3v01:dpfifo\|cntr_co7:usedw_counter " "Elaborating entity \"cntr_co7\" for hierarchy \"lcddriver:inst4\|FIFO:MAP_FIFO\|scfifo:scfifo_component\|scfifo_so01:auto_generated\|a_dpfifo_3v01:dpfifo\|cntr_co7:usedw_counter\"" {  } { { "db/a_dpfifo_3v01.tdf" "usedw_counter" { Text "F:/FPGA_Lab/FPGA_Lab/experiment5/db/a_dpfifo_3v01.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1651502373593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0ob " "Found entity 1: cntr_0ob" {  } { { "db/cntr_0ob.tdf" "" { Text "F:/FPGA_Lab/FPGA_Lab/experiment5/db/cntr_0ob.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651502373640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1651502373640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0ob lcddriver:inst4\|FIFO:MAP_FIFO\|scfifo:scfifo_component\|scfifo_so01:auto_generated\|a_dpfifo_3v01:dpfifo\|cntr_0ob:wr_ptr " "Elaborating entity \"cntr_0ob\" for hierarchy \"lcddriver:inst4\|FIFO:MAP_FIFO\|scfifo:scfifo_component\|scfifo_so01:auto_generated\|a_dpfifo_3v01:dpfifo\|cntr_0ob:wr_ptr\"" {  } { { "db/a_dpfifo_3v01.tdf" "wr_ptr" { Text "F:/FPGA_Lab/FPGA_Lab/experiment5/db/a_dpfifo_3v01.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1651502373640 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pll10.v 1 1 " "Using design file pll10.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 pll10 " "Found entity 1: pll10" {  } { { "pll10.v" "" { Text "F:/FPGA_Lab/FPGA_Lab/experiment5/pll10.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651502373656 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1651502373656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll10 pll10:inst " "Elaborating entity \"pll10\" for hierarchy \"pll10:inst\"" {  } { { "experiment5.bdf" "inst" { Schematic "F:/FPGA_Lab/FPGA_Lab/experiment5/experiment5.bdf" { { 112 224 504 288 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1651502373656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll10:inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll10:inst\|altpll:altpll_component\"" {  } { { "pll10.v" "altpll_component" { Text "F:/FPGA_Lab/FPGA_Lab/experiment5/pll10.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1651502373703 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll10:inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll10:inst\|altpll:altpll_component\"" {  } { { "pll10.v" "" { Text "F:/FPGA_Lab/FPGA_Lab/experiment5/pll10.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1651502373703 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll10:inst\|altpll:altpll_component " "Instantiated megafunction \"pll10:inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651502373703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651502373703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651502373703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651502373703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651502373703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651502373703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651502373703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651502373703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll10 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651502373703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651502373703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651502373703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651502373703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651502373703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651502373703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651502373703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651502373703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651502373703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651502373703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651502373703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651502373703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651502373703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651502373703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651502373703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651502373703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651502373703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651502373703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651502373703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651502373703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651502373703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651502373703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651502373703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651502373703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651502373703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651502373703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651502373703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651502373703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651502373703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651502373703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651502373703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651502373703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651502373703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651502373703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651502373703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651502373703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651502373703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651502373703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651502373703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651502373703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651502373703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651502373703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651502373703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651502373703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651502373703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651502373703 ""}  } { { "pll10.v" "" { Text "F:/FPGA_Lab/FPGA_Lab/experiment5/pll10.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1651502373703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll10_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll10_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll10_altpll " "Found entity 1: pll10_altpll" {  } { { "db/pll10_altpll.v" "" { Text "F:/FPGA_Lab/FPGA_Lab/experiment5/db/pll10_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651502373750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1651502373750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll10_altpll pll10:inst\|altpll:altpll_component\|pll10_altpll:auto_generated " "Elaborating entity \"pll10_altpll\" for hierarchy \"pll10:inst\|altpll:altpll_component\|pll10_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1651502373750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCDsteuerung LCDsteuerung:inst3 " "Elaborating entity \"LCDsteuerung\" for hierarchy \"LCDsteuerung:inst3\"" {  } { { "experiment5.bdf" "inst3" { Schematic "F:/FPGA_Lab/FPGA_Lab/experiment5/experiment5.bdf" { { 144 1336 1624 352 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1651502373750 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DCF_Enable_in lcdsteuerung.vhd(274) " "VHDL Process Statement warning at lcdsteuerung.vhd(274): signal \"DCF_Enable_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcdsteuerung.vhd" "" { Text "F:/FPGA_Lab/FPGA_Lab/experiment5/lcdsteuerung.vhd" 274 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651502373750 "|experiment5|LCDsteuerung:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GenClockDCF GenClockDCF:inst10 " "Elaborating entity \"GenClockDCF\" for hierarchy \"GenClockDCF:inst10\"" {  } { { "experiment5.bdf" "inst10" { Schematic "F:/FPGA_Lab/FPGA_Lab/experiment5/experiment5.bdf" { { 464 112 408 576 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1651502373750 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DCF_SIGNAL_out genclockdcf.v(34) " "Verilog HDL or VHDL warning at genclockdcf.v(34): object \"DCF_SIGNAL_out\" assigned a value but never read" {  } { { "genclockdcf.v" "" { Text "F:/FPGA_Lab/FPGA_Lab/experiment5/genclockdcf.v" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651502373765 "|experiment5|GenClockDCF:inst10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:inst1 " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:inst1\"" {  } { { "experiment5.bdf" "inst1" { Schematic "F:/FPGA_Lab/FPGA_Lab/experiment5/experiment5.bdf" { { 496 1336 1696 704 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1651502373765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcf77_decoder dcf77_decoder:inst9 " "Elaborating entity \"dcf77_decoder\" for hierarchy \"dcf77_decoder:inst9\"" {  } { { "experiment5.bdf" "inst9" { Schematic "F:/FPGA_Lab/FPGA_Lab/experiment5/experiment5.bdf" { { 448 568 824 592 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1651502373765 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 dcf77_decoder.v(73) " "Verilog HDL assignment warning at dcf77_decoder.v(73): truncated value with size 32 to match size of target (8)" {  } { { "dcf77_decoder.v" "" { Text "F:/FPGA_Lab/FPGA_Lab/experiment5/dcf77_decoder.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651502373765 "|Experiment5|dcf77_decoder:inst9"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "timeAndDate_out dcf77_decoder.v(80) " "Verilog HDL Always Construct warning at dcf77_decoder.v(80): inferring latch(es) for variable \"timeAndDate_out\", which holds its previous value in one or more paths through the always construct" {  } { { "dcf77_decoder.v" "" { Text "F:/FPGA_Lab/FPGA_Lab/experiment5/dcf77_decoder.v" 80 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651502373765 "|Experiment5|dcf77_decoder:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timeAndDate_out\[0\] dcf77_decoder.v(80) " "Inferred latch for \"timeAndDate_out\[0\]\" at dcf77_decoder.v(80)" {  } { { "dcf77_decoder.v" "" { Text "F:/FPGA_Lab/FPGA_Lab/experiment5/dcf77_decoder.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651502373765 "|Experiment5|dcf77_decoder:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timeAndDate_out\[1\] dcf77_decoder.v(80) " "Inferred latch for \"timeAndDate_out\[1\]\" at dcf77_decoder.v(80)" {  } { { "dcf77_decoder.v" "" { Text "F:/FPGA_Lab/FPGA_Lab/experiment5/dcf77_decoder.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651502373765 "|Experiment5|dcf77_decoder:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timeAndDate_out\[2\] dcf77_decoder.v(80) " "Inferred latch for \"timeAndDate_out\[2\]\" at dcf77_decoder.v(80)" {  } { { "dcf77_decoder.v" "" { Text "F:/FPGA_Lab/FPGA_Lab/experiment5/dcf77_decoder.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651502373765 "|Experiment5|dcf77_decoder:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timeAndDate_out\[3\] dcf77_decoder.v(80) " "Inferred latch for \"timeAndDate_out\[3\]\" at dcf77_decoder.v(80)" {  } { { "dcf77_decoder.v" "" { Text "F:/FPGA_Lab/FPGA_Lab/experiment5/dcf77_decoder.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651502373765 "|Experiment5|dcf77_decoder:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timeAndDate_out\[4\] dcf77_decoder.v(80) " "Inferred latch for \"timeAndDate_out\[4\]\" at dcf77_decoder.v(80)" {  } { { "dcf77_decoder.v" "" { Text "F:/FPGA_Lab/FPGA_Lab/experiment5/dcf77_decoder.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651502373765 "|Experiment5|dcf77_decoder:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timeAndDate_out\[5\] dcf77_decoder.v(80) " "Inferred latch for \"timeAndDate_out\[5\]\" at dcf77_decoder.v(80)" {  } { { "dcf77_decoder.v" "" { Text "F:/FPGA_Lab/FPGA_Lab/experiment5/dcf77_decoder.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651502373765 "|Experiment5|dcf77_decoder:inst9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timeAndDate_out\[6\] dcf77_decoder.v(80) " "Inferred latch for \"timeAndDate_out\[6\]\" at dcf77_decoder.v(80)" {  } { { "dcf77_decoder.v" "" { Text "F:/FPGA_Lab/FPGA_Lab/experiment5/dcf77_decoder.v" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651502373765 "|Experiment5|dcf77_decoder:inst9"}
{ "Warning" "WSGN_SEARCH_FILE" "timeanddateclock.v 1 1 " "Using design file timeanddateclock.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 timeAndDateClock " "Found entity 1: timeAndDateClock" {  } { { "timeanddateclock.v" "" { Text "F:/FPGA_Lab/FPGA_Lab/experiment5/timeanddateclock.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651502373781 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1651502373781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timeAndDateClock timeAndDateClock:inst2 " "Elaborating entity \"timeAndDateClock\" for hierarchy \"timeAndDateClock:inst2\"" {  } { { "experiment5.bdf" "inst2" { Schematic "F:/FPGA_Lab/FPGA_Lab/experiment5/experiment5.bdf" { { 152 920 1216 296 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1651502373781 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "timeAndDate_Out timeanddateclock.v(30) " "Verilog HDL Always Construct warning at timeanddateclock.v(30): inferring latch(es) for variable \"timeAndDate_Out\", which holds its previous value in one or more paths through the always construct" {  } { { "timeanddateclock.v" "" { Text "F:/FPGA_Lab/FPGA_Lab/experiment5/timeanddateclock.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1651502373781 "|Experiment5|timeAndDateClock:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timeAndDate_Out\[39\] timeanddateclock.v(30) " "Inferred latch for \"timeAndDate_Out\[39\]\" at timeanddateclock.v(30)" {  } { { "timeanddateclock.v" "" { Text "F:/FPGA_Lab/FPGA_Lab/experiment5/timeanddateclock.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651502373781 "|Experiment5|timeAndDateClock:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timeAndDate_Out\[40\] timeanddateclock.v(30) " "Inferred latch for \"timeAndDate_Out\[40\]\" at timeanddateclock.v(30)" {  } { { "timeanddateclock.v" "" { Text "F:/FPGA_Lab/FPGA_Lab/experiment5/timeanddateclock.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651502373781 "|Experiment5|timeAndDateClock:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timeAndDate_Out\[41\] timeanddateclock.v(30) " "Inferred latch for \"timeAndDate_Out\[41\]\" at timeanddateclock.v(30)" {  } { { "timeanddateclock.v" "" { Text "F:/FPGA_Lab/FPGA_Lab/experiment5/timeanddateclock.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651502373781 "|Experiment5|timeAndDateClock:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timeAndDate_Out\[42\] timeanddateclock.v(30) " "Inferred latch for \"timeAndDate_Out\[42\]\" at timeanddateclock.v(30)" {  } { { "timeanddateclock.v" "" { Text "F:/FPGA_Lab/FPGA_Lab/experiment5/timeanddateclock.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651502373781 "|Experiment5|timeAndDateClock:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "timeAndDate_Out\[43\] timeanddateclock.v(30) " "Inferred latch for \"timeAndDate_Out\[43\]\" at timeanddateclock.v(30)" {  } { { "timeanddateclock.v" "" { Text "F:/FPGA_Lab/FPGA_Lab/experiment5/timeanddateclock.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651502373781 "|Experiment5|timeAndDateClock:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "setClock setClock:inst5 " "Elaborating entity \"setClock\" for hierarchy \"setClock:inst5\"" {  } { { "experiment5.bdf" "inst5" { Schematic "F:/FPGA_Lab/FPGA_Lab/experiment5/experiment5.bdf" { { 792 1336 1632 936 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1651502373781 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "nReset setClock.v(148) " "Verilog HDL Always Construct warning at setClock.v(148): variable \"nReset\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "setClock.v" "" { Text "F:/FPGA_Lab/FPGA_Lab/experiment5/setClock.v" 148 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1651502373781 "|experiment5|setClock:inst5"}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/FPGA_Lab/FPGA_Lab/experiment5/output_files/experiment5.map.smsg " "Generated suppressed messages file F:/FPGA_Lab/FPGA_Lab/experiment5/output_files/experiment5.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1651502374032 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4800 " "Peak virtual memory: 4800 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651502374048 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 02 16:39:34 2022 " "Processing ended: Mon May 02 16:39:34 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651502374048 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651502374048 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651502374048 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1651502374048 ""}
