// Seed: 965176212
module module_0 ();
  tri id_2 = id_1 ? id_2 < 1'b0 : id_1;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input  logic id_0,
    input  tri1  id_1,
    output logic id_2,
    input  tri0  id_3
);
  module_0 modCall_1 ();
  initial begin : LABEL_0
    id_2 <= id_0;
    $display;
  end
  assign id_2 = 1;
  logic id_5;
  wire  id_6;
  assign id_2 = id_5;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  module_0 modCall_1 ();
endmodule
