{
    "schema": {
        "name": "register-description-format",
        "version": "v1"
    },
    "root": {
        "desc": "AT91SAM9CN11",
        "version": "20130208",
        "children": [
            "spi0",
            "spi1",
            "hsmci",
            "aes",
            "ssc",
            "sha",
            "tc0",
            "tc1",
            "twi0",
            "twi1",
            "usart0",
            "usart1",
            "usart2",
            "usart3",
            "pwm",
            "lcdc",
            "udp",
            "uart0",
            "uart1",
            "trng",
            "adc",
            "fuse",
            "matrix",
            "pmecc",
            "pmerrloc",
            "ddrsdrc",
            "smc",
            "dmac",
            "aic",
            "dbgu",
            "pioa",
            "piob",
            "pioc",
            "piod",
            "pmc",
            "rstc",
            "shdwc",
            "pit",
            "wdt",
            "sckc",
            "bsc",
            "gpbr",
            "rtc"
        ]
    },
    "elements": {
        "spi0": {
            "type": "blk",
            "children": [
                "spi0.cr",
                "spi0.mr",
                "spi0.rdr",
                "spi0.tdr",
                "spi0.sr",
                "spi0.ier",
                "spi0.idr",
                "spi0.imr",
                "spi0.csr0",
                "spi0.csr1",
                "spi0.csr2",
                "spi0.csr3",
                "spi0.wpmr",
                "spi0.wpsr"
            ],
            "id": "spi0",
            "name": "spi0",
            "offset": "0xf0000000",
            "doc": "Serial Peripheral Interface 0"
        },
        "spi0.cr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd2",
                    "lsb": 25,
                    "nbits": 7,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "lastxfer",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Last Transfer"
                },
                {
                    "name": "rsvd1",
                    "lsb": 8,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "swrst",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "SPI Software Reset"
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 5,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "spidis",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "SPI Disable"
                },
                {
                    "name": "spien",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "SPI Enable"
                }
            ],
            "id": "spi0.cr",
            "name": "cr",
            "offset": "0x0",
            "doc": "Control Register"
        },
        "spi0.mr": {
            "type": "reg",
            "fields": [
                {
                    "name": "dlybcs",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Delay Between Chip Selects"
                },
                {
                    "name": "rsvd3",
                    "lsb": 20,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "pcs",
                    "lsb": 16,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Chip Select"
                },
                {
                    "name": "rsvd2",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "llb",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Local Loopback Enable"
                },
                {
                    "name": "rsvd1",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "wdrbt",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Wait Data Read Before Transfer"
                },
                {
                    "name": "modfdis",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Mode Fault Detection"
                },
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "pcsdec",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Chip Select Decode"
                },
                {
                    "name": "ps",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select"
                },
                {
                    "name": "mstr",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Master/Slave Mode"
                }
            ],
            "id": "spi0.mr",
            "name": "mr",
            "offset": "0x4",
            "doc": "Mode Register"
        },
        "spi0.rdr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 20,
                    "nbits": 12,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "pcs",
                    "lsb": 16,
                    "nbits": 4,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral Chip Select"
                },
                {
                    "name": "rd",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Receive Data"
                }
            ],
            "id": "spi0.rdr",
            "name": "rdr",
            "offset": "0x8",
            "doc": "Receive Data Register"
        },
        "spi0.tdr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 25,
                    "nbits": 7,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "lastxfer",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Last Transfer"
                },
                {
                    "name": "rsvd0",
                    "lsb": 20,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "pcs",
                    "lsb": 16,
                    "nbits": 4,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Peripheral Chip Select"
                },
                {
                    "name": "td",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Transmit Data"
                }
            ],
            "id": "spi0.tdr",
            "name": "tdr",
            "offset": "0xc",
            "doc": "Transmit Data Register"
        },
        "spi0.sr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd2",
                    "lsb": 17,
                    "nbits": 15,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "spiens",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "SPI Enable Status"
                },
                {
                    "name": "rsvd1",
                    "lsb": 10,
                    "nbits": 6,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "txempty",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Transmission Registers Empty"
                },
                {
                    "name": "nssr",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "NSS Rising"
                },
                {
                    "name": "rsvd0",
                    "lsb": 4,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ovres",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Overrun Error Status"
                },
                {
                    "name": "modf",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Mode Fault Error"
                },
                {
                    "name": "tdre",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Transmit Data Register Empty"
                },
                {
                    "name": "rdrf",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Receive Data Register Full"
                }
            ],
            "id": "spi0.sr",
            "name": "sr",
            "offset": "0x10",
            "doc": "Status Register"
        },
        "spi0.ier": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 10,
                    "nbits": 22,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "txempty",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Transmission Registers Empty Enable"
                },
                {
                    "name": "nssr",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "NSS Rising Interrupt Enable"
                },
                {
                    "name": "rsvd0",
                    "lsb": 4,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ovres",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Overrun Error Interrupt Enable"
                },
                {
                    "name": "modf",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Mode Fault Error Interrupt Enable"
                },
                {
                    "name": "tdre",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "SPI Transmit Data Register Empty Interrupt Enable"
                },
                {
                    "name": "rdrf",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Receive Data Register Full Interrupt Enable"
                }
            ],
            "id": "spi0.ier",
            "name": "ier",
            "offset": "0x14",
            "doc": "Interrupt Enable Register"
        },
        "spi0.idr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 10,
                    "nbits": 22,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "txempty",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Transmission Registers Empty Disable"
                },
                {
                    "name": "nssr",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "NSS Rising Interrupt Disable"
                },
                {
                    "name": "rsvd0",
                    "lsb": 4,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ovres",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Overrun Error Interrupt Disable"
                },
                {
                    "name": "modf",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Mode Fault Error Interrupt Disable"
                },
                {
                    "name": "tdre",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "SPI Transmit Data Register Empty Interrupt Disable"
                },
                {
                    "name": "rdrf",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Receive Data Register Full Interrupt Disable"
                }
            ],
            "id": "spi0.idr",
            "name": "idr",
            "offset": "0x18",
            "doc": "Interrupt Disable Register"
        },
        "spi0.imr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 10,
                    "nbits": 22,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "txempty",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Transmission Registers Empty Mask"
                },
                {
                    "name": "nssr",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "NSS Rising Interrupt Mask"
                },
                {
                    "name": "rsvd0",
                    "lsb": 4,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ovres",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Overrun Error Interrupt Mask"
                },
                {
                    "name": "modf",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Mode Fault Error Interrupt Mask"
                },
                {
                    "name": "tdre",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "SPI Transmit Data Register Empty Interrupt Mask"
                },
                {
                    "name": "rdrf",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Receive Data Register Full Interrupt Mask"
                }
            ],
            "id": "spi0.imr",
            "name": "imr",
            "offset": "0x1c",
            "doc": "Interrupt Mask Register"
        },
        "spi0.csr0": {
            "type": "reg",
            "fields": [
                {
                    "name": "dlybct",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Delay Between Consecutive Transfers"
                },
                {
                    "name": "dlybs",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Delay Before SPCK"
                },
                {
                    "name": "scbr",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Serial Clock Baud Rate"
                },
                {
                    "name": "bits",
                    "lsb": 4,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bits Per Transfer"
                },
                {
                    "name": "csaat",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Chip Select Active After Transfer"
                },
                {
                    "name": "csnaat",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Chip Select Not Active After Transfer (Ignored if CSAAT = 1)"
                },
                {
                    "name": "ncpha",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Clock Phase"
                },
                {
                    "name": "cpol",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Clock Polarity"
                }
            ],
            "id": "spi0.csr0",
            "name": "csr0",
            "offset": "0x30",
            "doc": "Chip Select Register"
        },
        "spi0.csr1": {
            "type": "reg",
            "fields": [
                {
                    "name": "dlybct",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Delay Between Consecutive Transfers"
                },
                {
                    "name": "dlybs",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Delay Before SPCK"
                },
                {
                    "name": "scbr",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Serial Clock Baud Rate"
                },
                {
                    "name": "bits",
                    "lsb": 4,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bits Per Transfer"
                },
                {
                    "name": "csaat",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Chip Select Active After Transfer"
                },
                {
                    "name": "csnaat",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Chip Select Not Active After Transfer (Ignored if CSAAT = 1)"
                },
                {
                    "name": "ncpha",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Clock Phase"
                },
                {
                    "name": "cpol",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Clock Polarity"
                }
            ],
            "id": "spi0.csr1",
            "name": "csr1",
            "offset": "0x34",
            "doc": "Chip Select Register"
        },
        "spi0.csr2": {
            "type": "reg",
            "fields": [
                {
                    "name": "dlybct",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Delay Between Consecutive Transfers"
                },
                {
                    "name": "dlybs",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Delay Before SPCK"
                },
                {
                    "name": "scbr",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Serial Clock Baud Rate"
                },
                {
                    "name": "bits",
                    "lsb": 4,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bits Per Transfer"
                },
                {
                    "name": "csaat",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Chip Select Active After Transfer"
                },
                {
                    "name": "csnaat",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Chip Select Not Active After Transfer (Ignored if CSAAT = 1)"
                },
                {
                    "name": "ncpha",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Clock Phase"
                },
                {
                    "name": "cpol",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Clock Polarity"
                }
            ],
            "id": "spi0.csr2",
            "name": "csr2",
            "offset": "0x38",
            "doc": "Chip Select Register"
        },
        "spi0.csr3": {
            "type": "reg",
            "fields": [
                {
                    "name": "dlybct",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Delay Between Consecutive Transfers"
                },
                {
                    "name": "dlybs",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Delay Before SPCK"
                },
                {
                    "name": "scbr",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Serial Clock Baud Rate"
                },
                {
                    "name": "bits",
                    "lsb": 4,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bits Per Transfer"
                },
                {
                    "name": "csaat",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Chip Select Active After Transfer"
                },
                {
                    "name": "csnaat",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Chip Select Not Active After Transfer (Ignored if CSAAT = 1)"
                },
                {
                    "name": "ncpha",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Clock Phase"
                },
                {
                    "name": "cpol",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Clock Polarity"
                }
            ],
            "id": "spi0.csr3",
            "name": "csr3",
            "offset": "0x3c",
            "doc": "Chip Select Register"
        },
        "spi0.wpmr": {
            "type": "reg",
            "fields": [
                {
                    "name": "spiwpkey",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "SPI Write Protection Key Password"
                },
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 7,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "spiwpen",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "SPI Write Protection Enable"
                }
            ],
            "id": "spi0.wpmr",
            "name": "wpmr",
            "offset": "0xe4",
            "doc": "Write Protection Control Register"
        },
        "spi0.wpsr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "spiwpvsrc",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "SPI Write Protection Violation Source"
                },
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 5,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "spiwpvs",
                    "lsb": 0,
                    "nbits": 3,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "SPI Write Protection Violation Status"
                }
            ],
            "id": "spi0.wpsr",
            "name": "wpsr",
            "offset": "0xe8",
            "doc": "Write Protection Status Register"
        },
        "spi1": {
            "type": "blk",
            "children": [
                "spi1.cr",
                "spi1.mr",
                "spi1.rdr",
                "spi1.tdr",
                "spi1.sr",
                "spi1.ier",
                "spi1.idr",
                "spi1.imr",
                "spi1.csr0",
                "spi1.csr1",
                "spi1.csr2",
                "spi1.csr3",
                "spi1.wpmr",
                "spi1.wpsr"
            ],
            "id": "spi1",
            "name": "spi1",
            "offset": "0xf0004000",
            "doc": "Serial Peripheral Interface 1"
        },
        "spi1.cr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd2",
                    "lsb": 25,
                    "nbits": 7,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "lastxfer",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Last Transfer"
                },
                {
                    "name": "rsvd1",
                    "lsb": 8,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "swrst",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "SPI Software Reset"
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 5,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "spidis",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "SPI Disable"
                },
                {
                    "name": "spien",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "SPI Enable"
                }
            ],
            "id": "spi1.cr",
            "name": "cr",
            "offset": "0x0",
            "doc": "Control Register"
        },
        "spi1.mr": {
            "type": "reg",
            "fields": [
                {
                    "name": "dlybcs",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Delay Between Chip Selects"
                },
                {
                    "name": "rsvd3",
                    "lsb": 20,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "pcs",
                    "lsb": 16,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Chip Select"
                },
                {
                    "name": "rsvd2",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "llb",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Local Loopback Enable"
                },
                {
                    "name": "rsvd1",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "wdrbt",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Wait Data Read Before Transfer"
                },
                {
                    "name": "modfdis",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Mode Fault Detection"
                },
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "pcsdec",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Chip Select Decode"
                },
                {
                    "name": "ps",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select"
                },
                {
                    "name": "mstr",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Master/Slave Mode"
                }
            ],
            "id": "spi1.mr",
            "name": "mr",
            "offset": "0x4",
            "doc": "Mode Register"
        },
        "spi1.rdr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 20,
                    "nbits": 12,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "pcs",
                    "lsb": 16,
                    "nbits": 4,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral Chip Select"
                },
                {
                    "name": "rd",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Receive Data"
                }
            ],
            "id": "spi1.rdr",
            "name": "rdr",
            "offset": "0x8",
            "doc": "Receive Data Register"
        },
        "spi1.tdr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 25,
                    "nbits": 7,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "lastxfer",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Last Transfer"
                },
                {
                    "name": "rsvd0",
                    "lsb": 20,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "pcs",
                    "lsb": 16,
                    "nbits": 4,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Peripheral Chip Select"
                },
                {
                    "name": "td",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Transmit Data"
                }
            ],
            "id": "spi1.tdr",
            "name": "tdr",
            "offset": "0xc",
            "doc": "Transmit Data Register"
        },
        "spi1.sr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd2",
                    "lsb": 17,
                    "nbits": 15,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "spiens",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "SPI Enable Status"
                },
                {
                    "name": "rsvd1",
                    "lsb": 10,
                    "nbits": 6,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "txempty",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Transmission Registers Empty"
                },
                {
                    "name": "nssr",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "NSS Rising"
                },
                {
                    "name": "rsvd0",
                    "lsb": 4,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ovres",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Overrun Error Status"
                },
                {
                    "name": "modf",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Mode Fault Error"
                },
                {
                    "name": "tdre",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Transmit Data Register Empty"
                },
                {
                    "name": "rdrf",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Receive Data Register Full"
                }
            ],
            "id": "spi1.sr",
            "name": "sr",
            "offset": "0x10",
            "doc": "Status Register"
        },
        "spi1.ier": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 10,
                    "nbits": 22,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "txempty",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Transmission Registers Empty Enable"
                },
                {
                    "name": "nssr",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "NSS Rising Interrupt Enable"
                },
                {
                    "name": "rsvd0",
                    "lsb": 4,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ovres",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Overrun Error Interrupt Enable"
                },
                {
                    "name": "modf",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Mode Fault Error Interrupt Enable"
                },
                {
                    "name": "tdre",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "SPI Transmit Data Register Empty Interrupt Enable"
                },
                {
                    "name": "rdrf",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Receive Data Register Full Interrupt Enable"
                }
            ],
            "id": "spi1.ier",
            "name": "ier",
            "offset": "0x14",
            "doc": "Interrupt Enable Register"
        },
        "spi1.idr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 10,
                    "nbits": 22,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "txempty",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Transmission Registers Empty Disable"
                },
                {
                    "name": "nssr",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "NSS Rising Interrupt Disable"
                },
                {
                    "name": "rsvd0",
                    "lsb": 4,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ovres",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Overrun Error Interrupt Disable"
                },
                {
                    "name": "modf",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Mode Fault Error Interrupt Disable"
                },
                {
                    "name": "tdre",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "SPI Transmit Data Register Empty Interrupt Disable"
                },
                {
                    "name": "rdrf",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Receive Data Register Full Interrupt Disable"
                }
            ],
            "id": "spi1.idr",
            "name": "idr",
            "offset": "0x18",
            "doc": "Interrupt Disable Register"
        },
        "spi1.imr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 10,
                    "nbits": 22,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "txempty",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Transmission Registers Empty Mask"
                },
                {
                    "name": "nssr",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "NSS Rising Interrupt Mask"
                },
                {
                    "name": "rsvd0",
                    "lsb": 4,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ovres",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Overrun Error Interrupt Mask"
                },
                {
                    "name": "modf",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Mode Fault Error Interrupt Mask"
                },
                {
                    "name": "tdre",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "SPI Transmit Data Register Empty Interrupt Mask"
                },
                {
                    "name": "rdrf",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Receive Data Register Full Interrupt Mask"
                }
            ],
            "id": "spi1.imr",
            "name": "imr",
            "offset": "0x1c",
            "doc": "Interrupt Mask Register"
        },
        "spi1.csr0": {
            "type": "reg",
            "fields": [
                {
                    "name": "dlybct",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Delay Between Consecutive Transfers"
                },
                {
                    "name": "dlybs",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Delay Before SPCK"
                },
                {
                    "name": "scbr",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Serial Clock Baud Rate"
                },
                {
                    "name": "bits",
                    "lsb": 4,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bits Per Transfer"
                },
                {
                    "name": "csaat",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Chip Select Active After Transfer"
                },
                {
                    "name": "csnaat",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Chip Select Not Active After Transfer (Ignored if CSAAT = 1)"
                },
                {
                    "name": "ncpha",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Clock Phase"
                },
                {
                    "name": "cpol",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Clock Polarity"
                }
            ],
            "id": "spi1.csr0",
            "name": "csr0",
            "offset": "0x30",
            "doc": "Chip Select Register"
        },
        "spi1.csr1": {
            "type": "reg",
            "fields": [
                {
                    "name": "dlybct",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Delay Between Consecutive Transfers"
                },
                {
                    "name": "dlybs",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Delay Before SPCK"
                },
                {
                    "name": "scbr",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Serial Clock Baud Rate"
                },
                {
                    "name": "bits",
                    "lsb": 4,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bits Per Transfer"
                },
                {
                    "name": "csaat",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Chip Select Active After Transfer"
                },
                {
                    "name": "csnaat",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Chip Select Not Active After Transfer (Ignored if CSAAT = 1)"
                },
                {
                    "name": "ncpha",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Clock Phase"
                },
                {
                    "name": "cpol",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Clock Polarity"
                }
            ],
            "id": "spi1.csr1",
            "name": "csr1",
            "offset": "0x34",
            "doc": "Chip Select Register"
        },
        "spi1.csr2": {
            "type": "reg",
            "fields": [
                {
                    "name": "dlybct",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Delay Between Consecutive Transfers"
                },
                {
                    "name": "dlybs",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Delay Before SPCK"
                },
                {
                    "name": "scbr",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Serial Clock Baud Rate"
                },
                {
                    "name": "bits",
                    "lsb": 4,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bits Per Transfer"
                },
                {
                    "name": "csaat",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Chip Select Active After Transfer"
                },
                {
                    "name": "csnaat",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Chip Select Not Active After Transfer (Ignored if CSAAT = 1)"
                },
                {
                    "name": "ncpha",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Clock Phase"
                },
                {
                    "name": "cpol",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Clock Polarity"
                }
            ],
            "id": "spi1.csr2",
            "name": "csr2",
            "offset": "0x38",
            "doc": "Chip Select Register"
        },
        "spi1.csr3": {
            "type": "reg",
            "fields": [
                {
                    "name": "dlybct",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Delay Between Consecutive Transfers"
                },
                {
                    "name": "dlybs",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Delay Before SPCK"
                },
                {
                    "name": "scbr",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Serial Clock Baud Rate"
                },
                {
                    "name": "bits",
                    "lsb": 4,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bits Per Transfer"
                },
                {
                    "name": "csaat",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Chip Select Active After Transfer"
                },
                {
                    "name": "csnaat",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Chip Select Not Active After Transfer (Ignored if CSAAT = 1)"
                },
                {
                    "name": "ncpha",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Clock Phase"
                },
                {
                    "name": "cpol",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Clock Polarity"
                }
            ],
            "id": "spi1.csr3",
            "name": "csr3",
            "offset": "0x3c",
            "doc": "Chip Select Register"
        },
        "spi1.wpmr": {
            "type": "reg",
            "fields": [
                {
                    "name": "spiwpkey",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "SPI Write Protection Key Password"
                },
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 7,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "spiwpen",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "SPI Write Protection Enable"
                }
            ],
            "id": "spi1.wpmr",
            "name": "wpmr",
            "offset": "0xe4",
            "doc": "Write Protection Control Register"
        },
        "spi1.wpsr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "spiwpvsrc",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "SPI Write Protection Violation Source"
                },
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 5,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "spiwpvs",
                    "lsb": 0,
                    "nbits": 3,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "SPI Write Protection Violation Status"
                }
            ],
            "id": "spi1.wpsr",
            "name": "wpsr",
            "offset": "0xe8",
            "doc": "Write Protection Status Register"
        },
        "hsmci": {
            "type": "blk",
            "children": [
                "hsmci.cr",
                "hsmci.mr",
                "hsmci.dtor",
                "hsmci.sdcr",
                "hsmci.argr",
                "hsmci.cmdr",
                "hsmci.blkr",
                "hsmci.cstor",
                "hsmci.rspr0",
                "hsmci.rspr1",
                "hsmci.rspr2",
                "hsmci.rspr3",
                "hsmci.rdr",
                "hsmci.tdr",
                "hsmci.sr",
                "hsmci.ier",
                "hsmci.idr",
                "hsmci.imr",
                "hsmci.dma",
                "hsmci.cfg",
                "hsmci.wpmr",
                "hsmci.wpsr",
                "hsmci.fifo0",
                "hsmci.fifo1",
                "hsmci.fifo2",
                "hsmci.fifo3",
                "hsmci.fifo4",
                "hsmci.fifo5",
                "hsmci.fifo6",
                "hsmci.fifo7",
                "hsmci.fifo8",
                "hsmci.fifo9",
                "hsmci.fifo10",
                "hsmci.fifo11",
                "hsmci.fifo12",
                "hsmci.fifo13",
                "hsmci.fifo14",
                "hsmci.fifo15",
                "hsmci.fifo16",
                "hsmci.fifo17",
                "hsmci.fifo18",
                "hsmci.fifo19",
                "hsmci.fifo20",
                "hsmci.fifo21",
                "hsmci.fifo22",
                "hsmci.fifo23",
                "hsmci.fifo24",
                "hsmci.fifo25",
                "hsmci.fifo26",
                "hsmci.fifo27",
                "hsmci.fifo28",
                "hsmci.fifo29",
                "hsmci.fifo30",
                "hsmci.fifo31",
                "hsmci.fifo32",
                "hsmci.fifo33",
                "hsmci.fifo34",
                "hsmci.fifo35",
                "hsmci.fifo36",
                "hsmci.fifo37",
                "hsmci.fifo38",
                "hsmci.fifo39",
                "hsmci.fifo40",
                "hsmci.fifo41",
                "hsmci.fifo42",
                "hsmci.fifo43",
                "hsmci.fifo44",
                "hsmci.fifo45",
                "hsmci.fifo46",
                "hsmci.fifo47",
                "hsmci.fifo48",
                "hsmci.fifo49",
                "hsmci.fifo50",
                "hsmci.fifo51",
                "hsmci.fifo52",
                "hsmci.fifo53",
                "hsmci.fifo54",
                "hsmci.fifo55",
                "hsmci.fifo56",
                "hsmci.fifo57",
                "hsmci.fifo58",
                "hsmci.fifo59",
                "hsmci.fifo60",
                "hsmci.fifo61",
                "hsmci.fifo62",
                "hsmci.fifo63",
                "hsmci.fifo64",
                "hsmci.fifo65",
                "hsmci.fifo66",
                "hsmci.fifo67",
                "hsmci.fifo68",
                "hsmci.fifo69",
                "hsmci.fifo70",
                "hsmci.fifo71",
                "hsmci.fifo72",
                "hsmci.fifo73",
                "hsmci.fifo74",
                "hsmci.fifo75",
                "hsmci.fifo76",
                "hsmci.fifo77",
                "hsmci.fifo78",
                "hsmci.fifo79",
                "hsmci.fifo80",
                "hsmci.fifo81",
                "hsmci.fifo82",
                "hsmci.fifo83",
                "hsmci.fifo84",
                "hsmci.fifo85",
                "hsmci.fifo86",
                "hsmci.fifo87",
                "hsmci.fifo88",
                "hsmci.fifo89",
                "hsmci.fifo90",
                "hsmci.fifo91",
                "hsmci.fifo92",
                "hsmci.fifo93",
                "hsmci.fifo94",
                "hsmci.fifo95",
                "hsmci.fifo96",
                "hsmci.fifo97",
                "hsmci.fifo98",
                "hsmci.fifo99",
                "hsmci.fifo100",
                "hsmci.fifo101",
                "hsmci.fifo102",
                "hsmci.fifo103",
                "hsmci.fifo104",
                "hsmci.fifo105",
                "hsmci.fifo106",
                "hsmci.fifo107",
                "hsmci.fifo108",
                "hsmci.fifo109",
                "hsmci.fifo110",
                "hsmci.fifo111",
                "hsmci.fifo112",
                "hsmci.fifo113",
                "hsmci.fifo114",
                "hsmci.fifo115",
                "hsmci.fifo116",
                "hsmci.fifo117",
                "hsmci.fifo118",
                "hsmci.fifo119",
                "hsmci.fifo120",
                "hsmci.fifo121",
                "hsmci.fifo122",
                "hsmci.fifo123",
                "hsmci.fifo124",
                "hsmci.fifo125",
                "hsmci.fifo126",
                "hsmci.fifo127",
                "hsmci.fifo128",
                "hsmci.fifo129",
                "hsmci.fifo130",
                "hsmci.fifo131",
                "hsmci.fifo132",
                "hsmci.fifo133",
                "hsmci.fifo134",
                "hsmci.fifo135",
                "hsmci.fifo136",
                "hsmci.fifo137",
                "hsmci.fifo138",
                "hsmci.fifo139",
                "hsmci.fifo140",
                "hsmci.fifo141",
                "hsmci.fifo142",
                "hsmci.fifo143",
                "hsmci.fifo144",
                "hsmci.fifo145",
                "hsmci.fifo146",
                "hsmci.fifo147",
                "hsmci.fifo148",
                "hsmci.fifo149",
                "hsmci.fifo150",
                "hsmci.fifo151",
                "hsmci.fifo152",
                "hsmci.fifo153",
                "hsmci.fifo154",
                "hsmci.fifo155",
                "hsmci.fifo156",
                "hsmci.fifo157",
                "hsmci.fifo158",
                "hsmci.fifo159",
                "hsmci.fifo160",
                "hsmci.fifo161",
                "hsmci.fifo162",
                "hsmci.fifo163",
                "hsmci.fifo164",
                "hsmci.fifo165",
                "hsmci.fifo166",
                "hsmci.fifo167",
                "hsmci.fifo168",
                "hsmci.fifo169",
                "hsmci.fifo170",
                "hsmci.fifo171",
                "hsmci.fifo172",
                "hsmci.fifo173",
                "hsmci.fifo174",
                "hsmci.fifo175",
                "hsmci.fifo176",
                "hsmci.fifo177",
                "hsmci.fifo178",
                "hsmci.fifo179",
                "hsmci.fifo180",
                "hsmci.fifo181",
                "hsmci.fifo182",
                "hsmci.fifo183",
                "hsmci.fifo184",
                "hsmci.fifo185",
                "hsmci.fifo186",
                "hsmci.fifo187",
                "hsmci.fifo188",
                "hsmci.fifo189",
                "hsmci.fifo190",
                "hsmci.fifo191",
                "hsmci.fifo192",
                "hsmci.fifo193",
                "hsmci.fifo194",
                "hsmci.fifo195",
                "hsmci.fifo196",
                "hsmci.fifo197",
                "hsmci.fifo198",
                "hsmci.fifo199",
                "hsmci.fifo200",
                "hsmci.fifo201",
                "hsmci.fifo202",
                "hsmci.fifo203",
                "hsmci.fifo204",
                "hsmci.fifo205",
                "hsmci.fifo206",
                "hsmci.fifo207",
                "hsmci.fifo208",
                "hsmci.fifo209",
                "hsmci.fifo210",
                "hsmci.fifo211",
                "hsmci.fifo212",
                "hsmci.fifo213",
                "hsmci.fifo214",
                "hsmci.fifo215",
                "hsmci.fifo216",
                "hsmci.fifo217",
                "hsmci.fifo218",
                "hsmci.fifo219",
                "hsmci.fifo220",
                "hsmci.fifo221",
                "hsmci.fifo222",
                "hsmci.fifo223",
                "hsmci.fifo224",
                "hsmci.fifo225",
                "hsmci.fifo226",
                "hsmci.fifo227",
                "hsmci.fifo228",
                "hsmci.fifo229",
                "hsmci.fifo230",
                "hsmci.fifo231",
                "hsmci.fifo232",
                "hsmci.fifo233",
                "hsmci.fifo234",
                "hsmci.fifo235",
                "hsmci.fifo236",
                "hsmci.fifo237",
                "hsmci.fifo238",
                "hsmci.fifo239",
                "hsmci.fifo240",
                "hsmci.fifo241",
                "hsmci.fifo242",
                "hsmci.fifo243",
                "hsmci.fifo244",
                "hsmci.fifo245",
                "hsmci.fifo246",
                "hsmci.fifo247",
                "hsmci.fifo248",
                "hsmci.fifo249",
                "hsmci.fifo250",
                "hsmci.fifo251",
                "hsmci.fifo252",
                "hsmci.fifo253",
                "hsmci.fifo254",
                "hsmci.fifo255"
            ],
            "id": "hsmci",
            "name": "hsmci",
            "offset": "0xf0008000",
            "doc": "High Speed MultiMedia Card Interface"
        },
        "hsmci.cr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "swrst",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Software Reset"
                },
                {
                    "name": "rsvd0",
                    "lsb": 4,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "pwsdis",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Power Save Mode Disable"
                },
                {
                    "name": "pwsen",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Power Save Mode Enable"
                },
                {
                    "name": "mcidis",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi-Media Interface Disable"
                },
                {
                    "name": "mcien",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi-Media Interface Enable"
                }
            ],
            "id": "hsmci.cr",
            "name": "cr",
            "offset": "0x0",
            "doc": "Control Register"
        },
        "hsmci.mr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 17,
                    "nbits": 15,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "clkodd",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Clock divider is odd"
                },
                {
                    "name": "rsvd0",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "padv",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Padding Value"
                },
                {
                    "name": "fbyte",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Force Byte Transfer"
                },
                {
                    "name": "wrproof",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Write Proof Enable"
                },
                {
                    "name": "rdproof",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Read Proof Enable"
                },
                {
                    "name": "pwsdiv",
                    "lsb": 8,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Power Saving Divider"
                },
                {
                    "name": "clkdiv",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Clock Divider"
                }
            ],
            "id": "hsmci.mr",
            "name": "mr",
            "offset": "0x4",
            "doc": "Mode Register"
        },
        "hsmci.dtor": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 7,
                    "nbits": 25,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "dtomul",
                    "lsb": 4,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data Timeout Multiplier"
                },
                {
                    "name": "dtocyc",
                    "lsb": 0,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data Timeout Cycle Number"
                }
            ],
            "id": "hsmci.dtor",
            "name": "dtor",
            "offset": "0x8",
            "doc": "Data Timeout Register"
        },
        "hsmci.sdcr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sdcbus",
                    "lsb": 6,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "SDCard/SDIO Bus Width"
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sdcsel",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "SDCard/SDIO Slot"
                }
            ],
            "id": "hsmci.sdcr",
            "name": "sdcr",
            "offset": "0xc",
            "doc": "SD/SDIO Card Register"
        },
        "hsmci.argr": {
            "type": "reg",
            "fields": [
                {
                    "name": "arg",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Command Argument"
                }
            ],
            "id": "hsmci.argr",
            "name": "argr",
            "offset": "0x10",
            "doc": "Argument Register"
        },
        "hsmci.cmdr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd2",
                    "lsb": 28,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "boot_ack",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Boot Operation Acknowledge."
                },
                {
                    "name": "atacs",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "ATA with Command Completion Signal"
                },
                {
                    "name": "iospcmd",
                    "lsb": 24,
                    "nbits": 2,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "SDIO Special Command"
                },
                {
                    "name": "rsvd1",
                    "lsb": 22,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "trtyp",
                    "lsb": 19,
                    "nbits": 3,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Transfer Type"
                },
                {
                    "name": "trdir",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Transfer Direction"
                },
                {
                    "name": "trcmd",
                    "lsb": 16,
                    "nbits": 2,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Transfer Command"
                },
                {
                    "name": "rsvd0",
                    "lsb": 13,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "maxlat",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Max Latency for Command to Response"
                },
                {
                    "name": "opdcmd",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Open Drain Command"
                },
                {
                    "name": "spcmd",
                    "lsb": 8,
                    "nbits": 3,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Special Command"
                },
                {
                    "name": "rsptyp",
                    "lsb": 6,
                    "nbits": 2,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Response Type"
                },
                {
                    "name": "cmdnb",
                    "lsb": 0,
                    "nbits": 6,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Command Number"
                }
            ],
            "id": "hsmci.cmdr",
            "name": "cmdr",
            "offset": "0x14",
            "doc": "Command Register"
        },
        "hsmci.blkr": {
            "type": "reg",
            "fields": [
                {
                    "name": "blklen",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data Block Length"
                },
                {
                    "name": "bcnt",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "MMC/SDIO Block Count - SDIO Byte Count"
                }
            ],
            "id": "hsmci.blkr",
            "name": "blkr",
            "offset": "0x18",
            "doc": "Block Register"
        },
        "hsmci.cstor": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 7,
                    "nbits": 25,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "cstomul",
                    "lsb": 4,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Completion Signal Timeout Multiplier"
                },
                {
                    "name": "cstocyc",
                    "lsb": 0,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Completion Signal Timeout Cycle Number"
                }
            ],
            "id": "hsmci.cstor",
            "name": "cstor",
            "offset": "0x1c",
            "doc": "Completion Signal Timeout Register"
        },
        "hsmci.rspr0": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsp",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Response"
                }
            ],
            "id": "hsmci.rspr0",
            "name": "rspr0",
            "offset": "0x20",
            "doc": "Response Register"
        },
        "hsmci.rspr1": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsp",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Response"
                }
            ],
            "id": "hsmci.rspr1",
            "name": "rspr1",
            "offset": "0x24",
            "doc": "Response Register"
        },
        "hsmci.rspr2": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsp",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Response"
                }
            ],
            "id": "hsmci.rspr2",
            "name": "rspr2",
            "offset": "0x28",
            "doc": "Response Register"
        },
        "hsmci.rspr3": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsp",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Response"
                }
            ],
            "id": "hsmci.rspr3",
            "name": "rspr3",
            "offset": "0x2c",
            "doc": "Response Register"
        },
        "hsmci.rdr": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Data to Read"
                }
            ],
            "id": "hsmci.rdr",
            "name": "rdr",
            "offset": "0x30",
            "doc": "Receive Data Register"
        },
        "hsmci.tdr": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Data to Write"
                }
            ],
            "id": "hsmci.tdr",
            "name": "tdr",
            "offset": "0x34",
            "doc": "Transmit Data Register"
        },
        "hsmci.sr": {
            "type": "reg",
            "fields": [
                {
                    "name": "unre",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Underrun"
                },
                {
                    "name": "ovre",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Overrun"
                },
                {
                    "name": "ackrcve",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Boot Operation Acknowledge Error"
                },
                {
                    "name": "ackrcv",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Boot Operation Acknowledge Received"
                },
                {
                    "name": "xfrdone",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Transfer Done flag"
                },
                {
                    "name": "fifoempty",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "FIFO empty flag"
                },
                {
                    "name": "dmadone",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "DMA Transfer done"
                },
                {
                    "name": "blkovre",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "DMA Block Overrun Error"
                },
                {
                    "name": "cstoe",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Completion Signal Time-out Error"
                },
                {
                    "name": "dtoe",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Data Time-out Error"
                },
                {
                    "name": "dcrce",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Data CRC Error"
                },
                {
                    "name": "rtoe",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Response Time-out Error"
                },
                {
                    "name": "rende",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Response End Bit Error"
                },
                {
                    "name": "rcrce",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Response CRC Error"
                },
                {
                    "name": "rdire",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Response Direction Error"
                },
                {
                    "name": "rinde",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Response Index Error"
                },
                {
                    "name": "rsvd2",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "csrcv",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "CE-ATA Completion Signal Received"
                },
                {
                    "name": "sdiowait",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "SDIO Read Wait Operation Status"
                },
                {
                    "name": "rsvd1",
                    "lsb": 9,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sdioirqa",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "SDIO Interrupt for Slot A"
                },
                {
                    "name": "rsvd0",
                    "lsb": 6,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "notbusy",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "1",
                    "doc": "HSMCI Not Busy"
                },
                {
                    "name": "dtip",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Data Transfer in Progress"
                },
                {
                    "name": "blke",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Data Block Ended"
                },
                {
                    "name": "txrdy",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "1",
                    "doc": "Transmit Ready"
                },
                {
                    "name": "rxrdy",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Receiver Ready"
                },
                {
                    "name": "cmdrdy",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "1",
                    "doc": "Command Ready"
                }
            ],
            "id": "hsmci.sr",
            "name": "sr",
            "offset": "0x40",
            "doc": "Status Register"
        },
        "hsmci.ier": {
            "type": "reg",
            "fields": [
                {
                    "name": "unre",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Underrun Interrupt Enable"
                },
                {
                    "name": "ovre",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Overrun Interrupt Enable"
                },
                {
                    "name": "ackrcve",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Boot Acknowledge Error Interrupt Enable"
                },
                {
                    "name": "ackrcv",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Boot Acknowledge Interrupt Enable"
                },
                {
                    "name": "xfrdone",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Transfer Done Interrupt enable"
                },
                {
                    "name": "fifoempty",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "FIFO empty Interrupt enable"
                },
                {
                    "name": "dmadone",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "DMA Transfer completed Interrupt Enable"
                },
                {
                    "name": "blkovre",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "DMA Block Overrun Error Interrupt Enable"
                },
                {
                    "name": "cstoe",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Completion Signal Timeout Error Interrupt Enable"
                },
                {
                    "name": "dtoe",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Data Time-out Error Interrupt Enable"
                },
                {
                    "name": "dcrce",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Data CRC Error Interrupt Enable"
                },
                {
                    "name": "rtoe",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Response Time-out Error Interrupt Enable"
                },
                {
                    "name": "rende",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Response End Bit Error Interrupt Enable"
                },
                {
                    "name": "rcrce",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Response CRC Error Interrupt Enable"
                },
                {
                    "name": "rdire",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Response Direction Error Interrupt Enable"
                },
                {
                    "name": "rinde",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Response Index Error Interrupt Enable"
                },
                {
                    "name": "rsvd2",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "csrcv",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Completion Signal Received Interrupt Enable"
                },
                {
                    "name": "sdiowait",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "SDIO Read Wait Operation Status Interrupt Enable"
                },
                {
                    "name": "rsvd1",
                    "lsb": 9,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sdioirqa",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "SDIO Interrupt for Slot A Interrupt Enable"
                },
                {
                    "name": "rsvd0",
                    "lsb": 6,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "notbusy",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Data Not Busy Interrupt Enable"
                },
                {
                    "name": "dtip",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Data Transfer in Progress Interrupt Enable"
                },
                {
                    "name": "blke",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Data Block Ended Interrupt Enable"
                },
                {
                    "name": "txrdy",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Transmit Ready Interrupt Enable"
                },
                {
                    "name": "rxrdy",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Receiver Ready Interrupt Enable"
                },
                {
                    "name": "cmdrdy",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Command Ready Interrupt Enable"
                }
            ],
            "id": "hsmci.ier",
            "name": "ier",
            "offset": "0x44",
            "doc": "Interrupt Enable Register"
        },
        "hsmci.idr": {
            "type": "reg",
            "fields": [
                {
                    "name": "unre",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Underrun Interrupt Disable"
                },
                {
                    "name": "ovre",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Overrun Interrupt Disable"
                },
                {
                    "name": "ackrcve",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Boot Acknowledge Error Interrupt Disable"
                },
                {
                    "name": "ackrcv",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Boot Acknowledge Interrupt Disable"
                },
                {
                    "name": "xfrdone",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Transfer Done Interrupt Disable"
                },
                {
                    "name": "fifoempty",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "FIFO empty Interrupt Disable"
                },
                {
                    "name": "dmadone",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "DMA Transfer completed Interrupt Disable"
                },
                {
                    "name": "blkovre",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "DMA Block Overrun Error Interrupt Disable"
                },
                {
                    "name": "cstoe",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Completion Signal Time out Error Interrupt Disable"
                },
                {
                    "name": "dtoe",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Data Time-out Error Interrupt Disable"
                },
                {
                    "name": "dcrce",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Data CRC Error Interrupt Disable"
                },
                {
                    "name": "rtoe",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Response Time-out Error Interrupt Disable"
                },
                {
                    "name": "rende",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Response End Bit Error Interrupt Disable"
                },
                {
                    "name": "rcrce",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Response CRC Error Interrupt Disable"
                },
                {
                    "name": "rdire",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Response Direction Error Interrupt Disable"
                },
                {
                    "name": "rinde",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Response Index Error Interrupt Disable"
                },
                {
                    "name": "rsvd2",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "csrcv",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Completion Signal received interrupt Disable"
                },
                {
                    "name": "sdiowait",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "SDIO Read Wait Operation Status Interrupt Disable"
                },
                {
                    "name": "rsvd1",
                    "lsb": 9,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sdioirqa",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "SDIO Interrupt for Slot A Interrupt Disable"
                },
                {
                    "name": "rsvd0",
                    "lsb": 6,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "notbusy",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Data Not Busy Interrupt Disable"
                },
                {
                    "name": "dtip",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Data Transfer in Progress Interrupt Disable"
                },
                {
                    "name": "blke",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Data Block Ended Interrupt Disable"
                },
                {
                    "name": "txrdy",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Transmit Ready Interrupt Disable"
                },
                {
                    "name": "rxrdy",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Receiver Ready Interrupt Disable"
                },
                {
                    "name": "cmdrdy",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Command Ready Interrupt Disable"
                }
            ],
            "id": "hsmci.idr",
            "name": "idr",
            "offset": "0x48",
            "doc": "Interrupt Disable Register"
        },
        "hsmci.imr": {
            "type": "reg",
            "fields": [
                {
                    "name": "unre",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Underrun Interrupt Mask"
                },
                {
                    "name": "ovre",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Overrun Interrupt Mask"
                },
                {
                    "name": "ackrcve",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Boot Operation Acknowledge Error Interrupt Mask"
                },
                {
                    "name": "ackrcv",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Boot Operation Acknowledge Received Interrupt Mask"
                },
                {
                    "name": "xfrdone",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Transfer Done Interrupt Mask"
                },
                {
                    "name": "fifoempty",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "FIFO Empty Interrupt Mask"
                },
                {
                    "name": "dmadone",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "DMA Transfer Completed Interrupt Mask"
                },
                {
                    "name": "blkovre",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "DMA Block Overrun Error Interrupt Mask"
                },
                {
                    "name": "cstoe",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Completion Signal Time-out Error Interrupt Mask"
                },
                {
                    "name": "dtoe",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Data Time-out Error Interrupt Mask"
                },
                {
                    "name": "dcrce",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Data CRC Error Interrupt Mask"
                },
                {
                    "name": "rtoe",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Response Time-out Error Interrupt Mask"
                },
                {
                    "name": "rende",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Response End Bit Error Interrupt Mask"
                },
                {
                    "name": "rcrce",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Response CRC Error Interrupt Mask"
                },
                {
                    "name": "rdire",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Response Direction Error Interrupt Mask"
                },
                {
                    "name": "rinde",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Response Index Error Interrupt Mask"
                },
                {
                    "name": "rsvd2",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "csrcv",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Completion Signal Received Interrupt Mask"
                },
                {
                    "name": "sdiowait",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "SDIO Read Wait Operation Status Interrupt Mask"
                },
                {
                    "name": "rsvd1",
                    "lsb": 9,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sdioirqa",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "SDIO Interrupt for Slot A Interrupt Mask"
                },
                {
                    "name": "rsvd0",
                    "lsb": 6,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "notbusy",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Data Not Busy Interrupt Mask"
                },
                {
                    "name": "dtip",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Data Transfer in Progress Interrupt Mask"
                },
                {
                    "name": "blke",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Data Block Ended Interrupt Mask"
                },
                {
                    "name": "txrdy",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Transmit Ready Interrupt Mask"
                },
                {
                    "name": "rxrdy",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Receiver Ready Interrupt Mask"
                },
                {
                    "name": "cmdrdy",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Command Ready Interrupt Mask"
                }
            ],
            "id": "hsmci.imr",
            "name": "imr",
            "offset": "0x4c",
            "doc": "Interrupt Mask Register"
        },
        "hsmci.dma": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd3",
                    "lsb": 13,
                    "nbits": 19,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ropt",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Read Optimization with padding"
                },
                {
                    "name": "rsvd2",
                    "lsb": 9,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "dmaen",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "DMA Hardware Handshaking Enable"
                },
                {
                    "name": "rsvd1",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "chksize",
                    "lsb": 4,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "DMA Channel Read and Write Chunk Size"
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "offset",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "DMA Write Buffer Offset"
                }
            ],
            "id": "hsmci.dma",
            "name": "dma",
            "offset": "0x50",
            "doc": "DMA Configuration Register"
        },
        "hsmci.cfg": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd3",
                    "lsb": 13,
                    "nbits": 19,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "lsync",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Synchronize on the last block"
                },
                {
                    "name": "rsvd2",
                    "lsb": 9,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "hsmode",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "High Speed Mode"
                },
                {
                    "name": "rsvd1",
                    "lsb": 5,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ferrctrl",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Flow Error flag reset control mode"
                },
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "fifomode",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "HSMCI Internal FIFO control mode"
                }
            ],
            "id": "hsmci.cfg",
            "name": "cfg",
            "offset": "0x54",
            "doc": "Configuration Register"
        },
        "hsmci.wpmr": {
            "type": "reg",
            "fields": [
                {
                    "name": "wp_key",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Write Protection Key password"
                },
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 7,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "wp_en",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Write Protection Enable"
                }
            ],
            "id": "hsmci.wpmr",
            "name": "wpmr",
            "offset": "0xe4",
            "doc": "Write Protection Mode Register"
        },
        "hsmci.wpsr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "wp_vsrc",
                    "lsb": 8,
                    "nbits": 16,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Write Protection Violation SouRCe"
                },
                {
                    "name": "rsvd0",
                    "lsb": 4,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "wp_vs",
                    "lsb": 0,
                    "nbits": 4,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Write Protection Violation Status"
                }
            ],
            "id": "hsmci.wpsr",
            "name": "wpsr",
            "offset": "0xe8",
            "doc": "Write Protection Status Register"
        },
        "hsmci.fifo0": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo0",
            "name": "fifo0",
            "offset": "0x200",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo1": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo1",
            "name": "fifo1",
            "offset": "0x204",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo2": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo2",
            "name": "fifo2",
            "offset": "0x208",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo3": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo3",
            "name": "fifo3",
            "offset": "0x20c",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo4": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo4",
            "name": "fifo4",
            "offset": "0x210",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo5": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo5",
            "name": "fifo5",
            "offset": "0x214",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo6": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo6",
            "name": "fifo6",
            "offset": "0x218",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo7": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo7",
            "name": "fifo7",
            "offset": "0x21c",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo8": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo8",
            "name": "fifo8",
            "offset": "0x220",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo9": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo9",
            "name": "fifo9",
            "offset": "0x224",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo10": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo10",
            "name": "fifo10",
            "offset": "0x228",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo11": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo11",
            "name": "fifo11",
            "offset": "0x22c",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo12": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo12",
            "name": "fifo12",
            "offset": "0x230",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo13": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo13",
            "name": "fifo13",
            "offset": "0x234",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo14": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo14",
            "name": "fifo14",
            "offset": "0x238",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo15": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo15",
            "name": "fifo15",
            "offset": "0x23c",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo16": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo16",
            "name": "fifo16",
            "offset": "0x240",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo17": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo17",
            "name": "fifo17",
            "offset": "0x244",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo18": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo18",
            "name": "fifo18",
            "offset": "0x248",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo19": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo19",
            "name": "fifo19",
            "offset": "0x24c",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo20": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo20",
            "name": "fifo20",
            "offset": "0x250",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo21": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo21",
            "name": "fifo21",
            "offset": "0x254",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo22": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo22",
            "name": "fifo22",
            "offset": "0x258",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo23": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo23",
            "name": "fifo23",
            "offset": "0x25c",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo24": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo24",
            "name": "fifo24",
            "offset": "0x260",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo25": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo25",
            "name": "fifo25",
            "offset": "0x264",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo26": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo26",
            "name": "fifo26",
            "offset": "0x268",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo27": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo27",
            "name": "fifo27",
            "offset": "0x26c",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo28": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo28",
            "name": "fifo28",
            "offset": "0x270",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo29": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo29",
            "name": "fifo29",
            "offset": "0x274",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo30": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo30",
            "name": "fifo30",
            "offset": "0x278",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo31": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo31",
            "name": "fifo31",
            "offset": "0x27c",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo32": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo32",
            "name": "fifo32",
            "offset": "0x280",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo33": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo33",
            "name": "fifo33",
            "offset": "0x284",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo34": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo34",
            "name": "fifo34",
            "offset": "0x288",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo35": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo35",
            "name": "fifo35",
            "offset": "0x28c",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo36": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo36",
            "name": "fifo36",
            "offset": "0x290",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo37": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo37",
            "name": "fifo37",
            "offset": "0x294",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo38": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo38",
            "name": "fifo38",
            "offset": "0x298",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo39": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo39",
            "name": "fifo39",
            "offset": "0x29c",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo40": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo40",
            "name": "fifo40",
            "offset": "0x2a0",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo41": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo41",
            "name": "fifo41",
            "offset": "0x2a4",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo42": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo42",
            "name": "fifo42",
            "offset": "0x2a8",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo43": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo43",
            "name": "fifo43",
            "offset": "0x2ac",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo44": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo44",
            "name": "fifo44",
            "offset": "0x2b0",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo45": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo45",
            "name": "fifo45",
            "offset": "0x2b4",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo46": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo46",
            "name": "fifo46",
            "offset": "0x2b8",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo47": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo47",
            "name": "fifo47",
            "offset": "0x2bc",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo48": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo48",
            "name": "fifo48",
            "offset": "0x2c0",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo49": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo49",
            "name": "fifo49",
            "offset": "0x2c4",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo50": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo50",
            "name": "fifo50",
            "offset": "0x2c8",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo51": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo51",
            "name": "fifo51",
            "offset": "0x2cc",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo52": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo52",
            "name": "fifo52",
            "offset": "0x2d0",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo53": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo53",
            "name": "fifo53",
            "offset": "0x2d4",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo54": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo54",
            "name": "fifo54",
            "offset": "0x2d8",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo55": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo55",
            "name": "fifo55",
            "offset": "0x2dc",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo56": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo56",
            "name": "fifo56",
            "offset": "0x2e0",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo57": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo57",
            "name": "fifo57",
            "offset": "0x2e4",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo58": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo58",
            "name": "fifo58",
            "offset": "0x2e8",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo59": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo59",
            "name": "fifo59",
            "offset": "0x2ec",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo60": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo60",
            "name": "fifo60",
            "offset": "0x2f0",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo61": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo61",
            "name": "fifo61",
            "offset": "0x2f4",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo62": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo62",
            "name": "fifo62",
            "offset": "0x2f8",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo63": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo63",
            "name": "fifo63",
            "offset": "0x2fc",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo64": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo64",
            "name": "fifo64",
            "offset": "0x300",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo65": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo65",
            "name": "fifo65",
            "offset": "0x304",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo66": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo66",
            "name": "fifo66",
            "offset": "0x308",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo67": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo67",
            "name": "fifo67",
            "offset": "0x30c",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo68": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo68",
            "name": "fifo68",
            "offset": "0x310",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo69": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo69",
            "name": "fifo69",
            "offset": "0x314",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo70": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo70",
            "name": "fifo70",
            "offset": "0x318",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo71": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo71",
            "name": "fifo71",
            "offset": "0x31c",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo72": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo72",
            "name": "fifo72",
            "offset": "0x320",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo73": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo73",
            "name": "fifo73",
            "offset": "0x324",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo74": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo74",
            "name": "fifo74",
            "offset": "0x328",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo75": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo75",
            "name": "fifo75",
            "offset": "0x32c",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo76": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo76",
            "name": "fifo76",
            "offset": "0x330",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo77": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo77",
            "name": "fifo77",
            "offset": "0x334",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo78": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo78",
            "name": "fifo78",
            "offset": "0x338",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo79": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo79",
            "name": "fifo79",
            "offset": "0x33c",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo80": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo80",
            "name": "fifo80",
            "offset": "0x340",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo81": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo81",
            "name": "fifo81",
            "offset": "0x344",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo82": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo82",
            "name": "fifo82",
            "offset": "0x348",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo83": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo83",
            "name": "fifo83",
            "offset": "0x34c",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo84": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo84",
            "name": "fifo84",
            "offset": "0x350",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo85": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo85",
            "name": "fifo85",
            "offset": "0x354",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo86": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo86",
            "name": "fifo86",
            "offset": "0x358",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo87": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo87",
            "name": "fifo87",
            "offset": "0x35c",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo88": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo88",
            "name": "fifo88",
            "offset": "0x360",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo89": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo89",
            "name": "fifo89",
            "offset": "0x364",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo90": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo90",
            "name": "fifo90",
            "offset": "0x368",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo91": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo91",
            "name": "fifo91",
            "offset": "0x36c",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo92": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo92",
            "name": "fifo92",
            "offset": "0x370",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo93": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo93",
            "name": "fifo93",
            "offset": "0x374",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo94": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo94",
            "name": "fifo94",
            "offset": "0x378",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo95": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo95",
            "name": "fifo95",
            "offset": "0x37c",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo96": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo96",
            "name": "fifo96",
            "offset": "0x380",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo97": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo97",
            "name": "fifo97",
            "offset": "0x384",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo98": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo98",
            "name": "fifo98",
            "offset": "0x388",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo99": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo99",
            "name": "fifo99",
            "offset": "0x38c",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo100": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo100",
            "name": "fifo100",
            "offset": "0x390",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo101": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo101",
            "name": "fifo101",
            "offset": "0x394",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo102": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo102",
            "name": "fifo102",
            "offset": "0x398",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo103": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo103",
            "name": "fifo103",
            "offset": "0x39c",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo104": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo104",
            "name": "fifo104",
            "offset": "0x3a0",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo105": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo105",
            "name": "fifo105",
            "offset": "0x3a4",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo106": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo106",
            "name": "fifo106",
            "offset": "0x3a8",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo107": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo107",
            "name": "fifo107",
            "offset": "0x3ac",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo108": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo108",
            "name": "fifo108",
            "offset": "0x3b0",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo109": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo109",
            "name": "fifo109",
            "offset": "0x3b4",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo110": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo110",
            "name": "fifo110",
            "offset": "0x3b8",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo111": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo111",
            "name": "fifo111",
            "offset": "0x3bc",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo112": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo112",
            "name": "fifo112",
            "offset": "0x3c0",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo113": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo113",
            "name": "fifo113",
            "offset": "0x3c4",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo114": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo114",
            "name": "fifo114",
            "offset": "0x3c8",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo115": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo115",
            "name": "fifo115",
            "offset": "0x3cc",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo116": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo116",
            "name": "fifo116",
            "offset": "0x3d0",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo117": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo117",
            "name": "fifo117",
            "offset": "0x3d4",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo118": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo118",
            "name": "fifo118",
            "offset": "0x3d8",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo119": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo119",
            "name": "fifo119",
            "offset": "0x3dc",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo120": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo120",
            "name": "fifo120",
            "offset": "0x3e0",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo121": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo121",
            "name": "fifo121",
            "offset": "0x3e4",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo122": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo122",
            "name": "fifo122",
            "offset": "0x3e8",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo123": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo123",
            "name": "fifo123",
            "offset": "0x3ec",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo124": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo124",
            "name": "fifo124",
            "offset": "0x3f0",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo125": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo125",
            "name": "fifo125",
            "offset": "0x3f4",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo126": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo126",
            "name": "fifo126",
            "offset": "0x3f8",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo127": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo127",
            "name": "fifo127",
            "offset": "0x3fc",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo128": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo128",
            "name": "fifo128",
            "offset": "0x400",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo129": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo129",
            "name": "fifo129",
            "offset": "0x404",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo130": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo130",
            "name": "fifo130",
            "offset": "0x408",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo131": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo131",
            "name": "fifo131",
            "offset": "0x40c",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo132": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo132",
            "name": "fifo132",
            "offset": "0x410",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo133": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo133",
            "name": "fifo133",
            "offset": "0x414",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo134": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo134",
            "name": "fifo134",
            "offset": "0x418",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo135": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo135",
            "name": "fifo135",
            "offset": "0x41c",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo136": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo136",
            "name": "fifo136",
            "offset": "0x420",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo137": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo137",
            "name": "fifo137",
            "offset": "0x424",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo138": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo138",
            "name": "fifo138",
            "offset": "0x428",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo139": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo139",
            "name": "fifo139",
            "offset": "0x42c",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo140": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo140",
            "name": "fifo140",
            "offset": "0x430",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo141": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo141",
            "name": "fifo141",
            "offset": "0x434",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo142": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo142",
            "name": "fifo142",
            "offset": "0x438",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo143": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo143",
            "name": "fifo143",
            "offset": "0x43c",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo144": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo144",
            "name": "fifo144",
            "offset": "0x440",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo145": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo145",
            "name": "fifo145",
            "offset": "0x444",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo146": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo146",
            "name": "fifo146",
            "offset": "0x448",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo147": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo147",
            "name": "fifo147",
            "offset": "0x44c",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo148": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo148",
            "name": "fifo148",
            "offset": "0x450",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo149": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo149",
            "name": "fifo149",
            "offset": "0x454",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo150": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo150",
            "name": "fifo150",
            "offset": "0x458",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo151": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo151",
            "name": "fifo151",
            "offset": "0x45c",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo152": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo152",
            "name": "fifo152",
            "offset": "0x460",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo153": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo153",
            "name": "fifo153",
            "offset": "0x464",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo154": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo154",
            "name": "fifo154",
            "offset": "0x468",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo155": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo155",
            "name": "fifo155",
            "offset": "0x46c",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo156": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo156",
            "name": "fifo156",
            "offset": "0x470",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo157": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo157",
            "name": "fifo157",
            "offset": "0x474",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo158": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo158",
            "name": "fifo158",
            "offset": "0x478",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo159": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo159",
            "name": "fifo159",
            "offset": "0x47c",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo160": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo160",
            "name": "fifo160",
            "offset": "0x480",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo161": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo161",
            "name": "fifo161",
            "offset": "0x484",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo162": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo162",
            "name": "fifo162",
            "offset": "0x488",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo163": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo163",
            "name": "fifo163",
            "offset": "0x48c",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo164": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo164",
            "name": "fifo164",
            "offset": "0x490",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo165": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo165",
            "name": "fifo165",
            "offset": "0x494",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo166": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo166",
            "name": "fifo166",
            "offset": "0x498",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo167": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo167",
            "name": "fifo167",
            "offset": "0x49c",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo168": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo168",
            "name": "fifo168",
            "offset": "0x4a0",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo169": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo169",
            "name": "fifo169",
            "offset": "0x4a4",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo170": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo170",
            "name": "fifo170",
            "offset": "0x4a8",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo171": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo171",
            "name": "fifo171",
            "offset": "0x4ac",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo172": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo172",
            "name": "fifo172",
            "offset": "0x4b0",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo173": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo173",
            "name": "fifo173",
            "offset": "0x4b4",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo174": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo174",
            "name": "fifo174",
            "offset": "0x4b8",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo175": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo175",
            "name": "fifo175",
            "offset": "0x4bc",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo176": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo176",
            "name": "fifo176",
            "offset": "0x4c0",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo177": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo177",
            "name": "fifo177",
            "offset": "0x4c4",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo178": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo178",
            "name": "fifo178",
            "offset": "0x4c8",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo179": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo179",
            "name": "fifo179",
            "offset": "0x4cc",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo180": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo180",
            "name": "fifo180",
            "offset": "0x4d0",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo181": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo181",
            "name": "fifo181",
            "offset": "0x4d4",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo182": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo182",
            "name": "fifo182",
            "offset": "0x4d8",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo183": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo183",
            "name": "fifo183",
            "offset": "0x4dc",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo184": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo184",
            "name": "fifo184",
            "offset": "0x4e0",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo185": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo185",
            "name": "fifo185",
            "offset": "0x4e4",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo186": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo186",
            "name": "fifo186",
            "offset": "0x4e8",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo187": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo187",
            "name": "fifo187",
            "offset": "0x4ec",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo188": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo188",
            "name": "fifo188",
            "offset": "0x4f0",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo189": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo189",
            "name": "fifo189",
            "offset": "0x4f4",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo190": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo190",
            "name": "fifo190",
            "offset": "0x4f8",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo191": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo191",
            "name": "fifo191",
            "offset": "0x4fc",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo192": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo192",
            "name": "fifo192",
            "offset": "0x500",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo193": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo193",
            "name": "fifo193",
            "offset": "0x504",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo194": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo194",
            "name": "fifo194",
            "offset": "0x508",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo195": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo195",
            "name": "fifo195",
            "offset": "0x50c",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo196": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo196",
            "name": "fifo196",
            "offset": "0x510",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo197": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo197",
            "name": "fifo197",
            "offset": "0x514",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo198": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo198",
            "name": "fifo198",
            "offset": "0x518",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo199": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo199",
            "name": "fifo199",
            "offset": "0x51c",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo200": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo200",
            "name": "fifo200",
            "offset": "0x520",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo201": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo201",
            "name": "fifo201",
            "offset": "0x524",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo202": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo202",
            "name": "fifo202",
            "offset": "0x528",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo203": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo203",
            "name": "fifo203",
            "offset": "0x52c",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo204": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo204",
            "name": "fifo204",
            "offset": "0x530",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo205": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo205",
            "name": "fifo205",
            "offset": "0x534",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo206": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo206",
            "name": "fifo206",
            "offset": "0x538",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo207": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo207",
            "name": "fifo207",
            "offset": "0x53c",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo208": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo208",
            "name": "fifo208",
            "offset": "0x540",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo209": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo209",
            "name": "fifo209",
            "offset": "0x544",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo210": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo210",
            "name": "fifo210",
            "offset": "0x548",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo211": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo211",
            "name": "fifo211",
            "offset": "0x54c",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo212": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo212",
            "name": "fifo212",
            "offset": "0x550",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo213": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo213",
            "name": "fifo213",
            "offset": "0x554",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo214": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo214",
            "name": "fifo214",
            "offset": "0x558",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo215": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo215",
            "name": "fifo215",
            "offset": "0x55c",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo216": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo216",
            "name": "fifo216",
            "offset": "0x560",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo217": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo217",
            "name": "fifo217",
            "offset": "0x564",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo218": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo218",
            "name": "fifo218",
            "offset": "0x568",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo219": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo219",
            "name": "fifo219",
            "offset": "0x56c",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo220": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo220",
            "name": "fifo220",
            "offset": "0x570",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo221": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo221",
            "name": "fifo221",
            "offset": "0x574",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo222": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo222",
            "name": "fifo222",
            "offset": "0x578",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo223": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo223",
            "name": "fifo223",
            "offset": "0x57c",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo224": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo224",
            "name": "fifo224",
            "offset": "0x580",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo225": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo225",
            "name": "fifo225",
            "offset": "0x584",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo226": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo226",
            "name": "fifo226",
            "offset": "0x588",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo227": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo227",
            "name": "fifo227",
            "offset": "0x58c",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo228": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo228",
            "name": "fifo228",
            "offset": "0x590",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo229": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo229",
            "name": "fifo229",
            "offset": "0x594",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo230": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo230",
            "name": "fifo230",
            "offset": "0x598",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo231": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo231",
            "name": "fifo231",
            "offset": "0x59c",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo232": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo232",
            "name": "fifo232",
            "offset": "0x5a0",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo233": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo233",
            "name": "fifo233",
            "offset": "0x5a4",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo234": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo234",
            "name": "fifo234",
            "offset": "0x5a8",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo235": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo235",
            "name": "fifo235",
            "offset": "0x5ac",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo236": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo236",
            "name": "fifo236",
            "offset": "0x5b0",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo237": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo237",
            "name": "fifo237",
            "offset": "0x5b4",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo238": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo238",
            "name": "fifo238",
            "offset": "0x5b8",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo239": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo239",
            "name": "fifo239",
            "offset": "0x5bc",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo240": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo240",
            "name": "fifo240",
            "offset": "0x5c0",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo241": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo241",
            "name": "fifo241",
            "offset": "0x5c4",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo242": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo242",
            "name": "fifo242",
            "offset": "0x5c8",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo243": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo243",
            "name": "fifo243",
            "offset": "0x5cc",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo244": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo244",
            "name": "fifo244",
            "offset": "0x5d0",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo245": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo245",
            "name": "fifo245",
            "offset": "0x5d4",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo246": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo246",
            "name": "fifo246",
            "offset": "0x5d8",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo247": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo247",
            "name": "fifo247",
            "offset": "0x5dc",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo248": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo248",
            "name": "fifo248",
            "offset": "0x5e0",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo249": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo249",
            "name": "fifo249",
            "offset": "0x5e4",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo250": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo250",
            "name": "fifo250",
            "offset": "0x5e8",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo251": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo251",
            "name": "fifo251",
            "offset": "0x5ec",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo252": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo252",
            "name": "fifo252",
            "offset": "0x5f0",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo253": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo253",
            "name": "fifo253",
            "offset": "0x5f4",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo254": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo254",
            "name": "fifo254",
            "offset": "0x5f8",
            "doc": "FIFO Memory Aperture0"
        },
        "hsmci.fifo255": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Read or Data to Write"
                }
            ],
            "id": "hsmci.fifo255",
            "name": "fifo255",
            "offset": "0x5fc",
            "doc": "FIFO Memory Aperture0"
        },
        "aes": {
            "type": "blk",
            "children": [
                "aes.cr",
                "aes.mr",
                "aes.ier",
                "aes.idr",
                "aes.imr",
                "aes.isr",
                "aes.keywr0",
                "aes.keywr1",
                "aes.keywr2",
                "aes.keywr3",
                "aes.keywr4",
                "aes.keywr5",
                "aes.keywr6",
                "aes.keywr7",
                "aes.idatar0",
                "aes.idatar1",
                "aes.idatar2",
                "aes.idatar3",
                "aes.odatar0",
                "aes.odatar1",
                "aes.odatar2",
                "aes.odatar3",
                "aes.ivr0",
                "aes.ivr1",
                "aes.ivr2",
                "aes.ivr3"
            ],
            "id": "aes",
            "name": "aes",
            "offset": "0xf000c000",
            "doc": "Advanced Encryption Standard"
        },
        "aes.cr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 9,
                    "nbits": 23,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "swrst",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Software Reset"
                },
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 7,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "start",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Start Processing"
                }
            ],
            "id": "aes.cr",
            "name": "cr",
            "offset": "0x0",
            "doc": "Control Register"
        },
        "aes.mr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd2",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ckey",
                    "lsb": 20,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Key"
                },
                {
                    "name": "rsvd1",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "cfbs",
                    "lsb": 16,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Cipher Feedback Data Size"
                },
                {
                    "name": "lod",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Last Output Data Mode"
                },
                {
                    "name": "opmod",
                    "lsb": 12,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Operation Mode"
                },
                {
                    "name": "keysize",
                    "lsb": 10,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Key Size"
                },
                {
                    "name": "smod",
                    "lsb": 8,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Start Mode"
                },
                {
                    "name": "procdly",
                    "lsb": 4,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Processing Delay"
                },
                {
                    "name": "dualbuff",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Dual Input BUFFer"
                },
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "cipher",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Processing Mode"
                }
            ],
            "id": "aes.mr",
            "name": "mr",
            "offset": "0x4",
            "doc": "Mode Register"
        },
        "aes.ier": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 9,
                    "nbits": 23,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "urad",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Unspecified Register Access Detection Interrupt Enable"
                },
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 7,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "datrdy",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Data Ready Interrupt Enable"
                }
            ],
            "id": "aes.ier",
            "name": "ier",
            "offset": "0x10",
            "doc": "Interrupt Enable Register"
        },
        "aes.idr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 9,
                    "nbits": 23,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "urad",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Unspecified Register Access Detection Interrupt Disable"
                },
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 7,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "datrdy",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Data Ready Interrupt Disable"
                }
            ],
            "id": "aes.idr",
            "name": "idr",
            "offset": "0x14",
            "doc": "Interrupt Disable Register"
        },
        "aes.imr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 9,
                    "nbits": 23,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "urad",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Unspecified Register Access Detection Interrupt Mask"
                },
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 7,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "datrdy",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Data Ready Interrupt Mask"
                }
            ],
            "id": "aes.imr",
            "name": "imr",
            "offset": "0x18",
            "doc": "Interrupt Mask Register"
        },
        "aes.isr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd2",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "urat",
                    "lsb": 12,
                    "nbits": 4,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Unspecified Register Access:"
                },
                {
                    "name": "rsvd1",
                    "lsb": 9,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "urad",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Unspecified Register Access Detection Status"
                },
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 7,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "datrdy",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Data Ready"
                }
            ],
            "id": "aes.isr",
            "name": "isr",
            "offset": "0x1c",
            "doc": "Interrupt Status Register"
        },
        "aes.keywr0": {
            "type": "reg",
            "fields": [
                {
                    "name": "keyw",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Key Word"
                }
            ],
            "id": "aes.keywr0",
            "name": "keywr0",
            "offset": "0x20",
            "doc": "Key Word Register"
        },
        "aes.keywr1": {
            "type": "reg",
            "fields": [
                {
                    "name": "keyw",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Key Word"
                }
            ],
            "id": "aes.keywr1",
            "name": "keywr1",
            "offset": "0x24",
            "doc": "Key Word Register"
        },
        "aes.keywr2": {
            "type": "reg",
            "fields": [
                {
                    "name": "keyw",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Key Word"
                }
            ],
            "id": "aes.keywr2",
            "name": "keywr2",
            "offset": "0x28",
            "doc": "Key Word Register"
        },
        "aes.keywr3": {
            "type": "reg",
            "fields": [
                {
                    "name": "keyw",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Key Word"
                }
            ],
            "id": "aes.keywr3",
            "name": "keywr3",
            "offset": "0x2c",
            "doc": "Key Word Register"
        },
        "aes.keywr4": {
            "type": "reg",
            "fields": [
                {
                    "name": "keyw",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Key Word"
                }
            ],
            "id": "aes.keywr4",
            "name": "keywr4",
            "offset": "0x30",
            "doc": "Key Word Register"
        },
        "aes.keywr5": {
            "type": "reg",
            "fields": [
                {
                    "name": "keyw",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Key Word"
                }
            ],
            "id": "aes.keywr5",
            "name": "keywr5",
            "offset": "0x34",
            "doc": "Key Word Register"
        },
        "aes.keywr6": {
            "type": "reg",
            "fields": [
                {
                    "name": "keyw",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Key Word"
                }
            ],
            "id": "aes.keywr6",
            "name": "keywr6",
            "offset": "0x38",
            "doc": "Key Word Register"
        },
        "aes.keywr7": {
            "type": "reg",
            "fields": [
                {
                    "name": "keyw",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Key Word"
                }
            ],
            "id": "aes.keywr7",
            "name": "keywr7",
            "offset": "0x3c",
            "doc": "Key Word Register"
        },
        "aes.idatar0": {
            "type": "reg",
            "fields": [
                {
                    "name": "idata",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Data Word"
                }
            ],
            "id": "aes.idatar0",
            "name": "idatar0",
            "offset": "0x40",
            "doc": "Input Data Register"
        },
        "aes.idatar1": {
            "type": "reg",
            "fields": [
                {
                    "name": "idata",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Data Word"
                }
            ],
            "id": "aes.idatar1",
            "name": "idatar1",
            "offset": "0x44",
            "doc": "Input Data Register"
        },
        "aes.idatar2": {
            "type": "reg",
            "fields": [
                {
                    "name": "idata",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Data Word"
                }
            ],
            "id": "aes.idatar2",
            "name": "idatar2",
            "offset": "0x48",
            "doc": "Input Data Register"
        },
        "aes.idatar3": {
            "type": "reg",
            "fields": [
                {
                    "name": "idata",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Data Word"
                }
            ],
            "id": "aes.idatar3",
            "name": "idatar3",
            "offset": "0x4c",
            "doc": "Input Data Register"
        },
        "aes.odatar0": {
            "type": "reg",
            "fields": [
                {
                    "name": "odata",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Data"
                }
            ],
            "id": "aes.odatar0",
            "name": "odatar0",
            "offset": "0x50",
            "doc": "Output Data Register"
        },
        "aes.odatar1": {
            "type": "reg",
            "fields": [
                {
                    "name": "odata",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Data"
                }
            ],
            "id": "aes.odatar1",
            "name": "odatar1",
            "offset": "0x54",
            "doc": "Output Data Register"
        },
        "aes.odatar2": {
            "type": "reg",
            "fields": [
                {
                    "name": "odata",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Data"
                }
            ],
            "id": "aes.odatar2",
            "name": "odatar2",
            "offset": "0x58",
            "doc": "Output Data Register"
        },
        "aes.odatar3": {
            "type": "reg",
            "fields": [
                {
                    "name": "odata",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Data"
                }
            ],
            "id": "aes.odatar3",
            "name": "odatar3",
            "offset": "0x5c",
            "doc": "Output Data Register"
        },
        "aes.ivr0": {
            "type": "reg",
            "fields": [
                {
                    "name": "iv",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Initialization Vector"
                }
            ],
            "id": "aes.ivr0",
            "name": "ivr0",
            "offset": "0x60",
            "doc": "Initialization Vector Register"
        },
        "aes.ivr1": {
            "type": "reg",
            "fields": [
                {
                    "name": "iv",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Initialization Vector"
                }
            ],
            "id": "aes.ivr1",
            "name": "ivr1",
            "offset": "0x64",
            "doc": "Initialization Vector Register"
        },
        "aes.ivr2": {
            "type": "reg",
            "fields": [
                {
                    "name": "iv",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Initialization Vector"
                }
            ],
            "id": "aes.ivr2",
            "name": "ivr2",
            "offset": "0x68",
            "doc": "Initialization Vector Register"
        },
        "aes.ivr3": {
            "type": "reg",
            "fields": [
                {
                    "name": "iv",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Initialization Vector"
                }
            ],
            "id": "aes.ivr3",
            "name": "ivr3",
            "offset": "0x6c",
            "doc": "Initialization Vector Register"
        },
        "ssc": {
            "type": "blk",
            "children": [
                "ssc.cr",
                "ssc.cmr",
                "ssc.rcmr",
                "ssc.rfmr",
                "ssc.tcmr",
                "ssc.tfmr",
                "ssc.rhr",
                "ssc.thr",
                "ssc.rshr",
                "ssc.tshr",
                "ssc.rc0r",
                "ssc.rc1r",
                "ssc.sr",
                "ssc.ier",
                "ssc.idr",
                "ssc.imr",
                "ssc.wpmr",
                "ssc.wpsr"
            ],
            "id": "ssc",
            "name": "ssc",
            "offset": "0xf0010000",
            "doc": "Synchronous Serial Controller"
        },
        "ssc.cr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd2",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "swrst",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Software Reset"
                },
                {
                    "name": "rsvd1",
                    "lsb": 10,
                    "nbits": 5,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "txdis",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Transmit Disable"
                },
                {
                    "name": "txen",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Transmit Enable"
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 6,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rxdis",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Receive Disable"
                },
                {
                    "name": "rxen",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Receive Enable"
                }
            ],
            "id": "ssc.cr",
            "name": "cr",
            "offset": "0x0",
            "doc": "Control Register"
        },
        "ssc.cmr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 12,
                    "nbits": 20,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "div",
                    "lsb": 0,
                    "nbits": 12,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Clock Divider"
                }
            ],
            "id": "ssc.cmr",
            "name": "cmr",
            "offset": "0x4",
            "doc": "Clock Mode Register"
        },
        "ssc.rcmr": {
            "type": "reg",
            "fields": [
                {
                    "name": "period",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Receive Period Divider Selection"
                },
                {
                    "name": "sttdly",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Receive Start Delay"
                },
                {
                    "name": "rsvd0",
                    "lsb": 13,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "stop",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Receive Stop Selection"
                },
                {
                    "name": "start",
                    "lsb": 8,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Receive Start Selection"
                },
                {
                    "name": "ckg",
                    "lsb": 6,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Receive Clock Gating Selection"
                },
                {
                    "name": "cki",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Receive Clock Inversion"
                },
                {
                    "name": "cko",
                    "lsb": 2,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Receive Clock Output Mode Selection"
                },
                {
                    "name": "cks",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Receive Clock Selection"
                }
            ],
            "id": "ssc.rcmr",
            "name": "rcmr",
            "offset": "0x10",
            "doc": "Receive Clock Mode Register"
        },
        "ssc.rfmr": {
            "type": "reg",
            "fields": [
                {
                    "name": "fslen_ext",
                    "lsb": 28,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "FSLEN Field Extension"
                },
                {
                    "name": "rsvd3",
                    "lsb": 25,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "fsedge",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Frame Sync Edge Detection"
                },
                {
                    "name": "rsvd2",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "fsos",
                    "lsb": 20,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Receive Frame Sync Output Selection"
                },
                {
                    "name": "fslen",
                    "lsb": 16,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Receive Frame Sync Length"
                },
                {
                    "name": "rsvd1",
                    "lsb": 12,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "datnb",
                    "lsb": 8,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data Number per Frame"
                },
                {
                    "name": "msbf",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Most Significant Bit First"
                },
                {
                    "name": "rsvd0",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "loop",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Loop Mode"
                },
                {
                    "name": "datlen",
                    "lsb": 0,
                    "nbits": 5,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data Length"
                }
            ],
            "id": "ssc.rfmr",
            "name": "rfmr",
            "offset": "0x14",
            "doc": "Receive Frame Mode Register"
        },
        "ssc.tcmr": {
            "type": "reg",
            "fields": [
                {
                    "name": "period",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Transmit Period Divider Selection"
                },
                {
                    "name": "sttdly",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Transmit Start Delay"
                },
                {
                    "name": "rsvd0",
                    "lsb": 12,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "start",
                    "lsb": 8,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Transmit Start Selection"
                },
                {
                    "name": "ckg",
                    "lsb": 6,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Transmit Clock Gating Selection"
                },
                {
                    "name": "cki",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Transmit Clock Inversion"
                },
                {
                    "name": "cko",
                    "lsb": 2,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Transmit Clock Output Mode Selection"
                },
                {
                    "name": "cks",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Transmit Clock Selection"
                }
            ],
            "id": "ssc.tcmr",
            "name": "tcmr",
            "offset": "0x18",
            "doc": "Transmit Clock Mode Register"
        },
        "ssc.tfmr": {
            "type": "reg",
            "fields": [
                {
                    "name": "fslen_ext",
                    "lsb": 28,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "FSLEN Field Extension"
                },
                {
                    "name": "rsvd2",
                    "lsb": 25,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "fsedge",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Frame Sync Edge Detection"
                },
                {
                    "name": "fsden",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Frame Sync Data Enable"
                },
                {
                    "name": "fsos",
                    "lsb": 20,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Transmit Frame Sync Output Selection"
                },
                {
                    "name": "fslen",
                    "lsb": 16,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Transmit Frame Sync Length"
                },
                {
                    "name": "rsvd1",
                    "lsb": 12,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "datnb",
                    "lsb": 8,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data Number per frame"
                },
                {
                    "name": "msbf",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Most Significant Bit First"
                },
                {
                    "name": "rsvd0",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "datdef",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data Default Value"
                },
                {
                    "name": "datlen",
                    "lsb": 0,
                    "nbits": 5,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data Length"
                }
            ],
            "id": "ssc.tfmr",
            "name": "tfmr",
            "offset": "0x1c",
            "doc": "Transmit Frame Mode Register"
        },
        "ssc.rhr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rdat",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Receive Data"
                }
            ],
            "id": "ssc.rhr",
            "name": "rhr",
            "offset": "0x20",
            "doc": "Receive Holding Register"
        },
        "ssc.thr": {
            "type": "reg",
            "fields": [
                {
                    "name": "tdat",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Transmit Data"
                }
            ],
            "id": "ssc.thr",
            "name": "thr",
            "offset": "0x24",
            "doc": "Transmit Holding Register"
        },
        "ssc.rshr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rsdat",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Receive Synchronization Data"
                }
            ],
            "id": "ssc.rshr",
            "name": "rshr",
            "offset": "0x30",
            "doc": "Receive Sync. Holding Register"
        },
        "ssc.tshr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "tsdat",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Transmit Synchronization Data"
                }
            ],
            "id": "ssc.tshr",
            "name": "tshr",
            "offset": "0x34",
            "doc": "Transmit Sync. Holding Register"
        },
        "ssc.rc0r": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "cp0",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Receive Compare Data 0"
                }
            ],
            "id": "ssc.rc0r",
            "name": "rc0r",
            "offset": "0x38",
            "doc": "Receive Compare 0 Register"
        },
        "ssc.rc1r": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "cp1",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Receive Compare Data 1"
                }
            ],
            "id": "ssc.rc1r",
            "name": "rc1r",
            "offset": "0x3c",
            "doc": "Receive Compare 1 Register"
        },
        "ssc.sr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd3",
                    "lsb": 18,
                    "nbits": 14,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rxen",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Receive Enable"
                },
                {
                    "name": "txen",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Transmit Enable"
                },
                {
                    "name": "rsvd2",
                    "lsb": 12,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rxsyn",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Receive Sync"
                },
                {
                    "name": "txsyn",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Transmit Sync"
                },
                {
                    "name": "cp1",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Compare 1"
                },
                {
                    "name": "cp0",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Compare 0"
                },
                {
                    "name": "rsvd1",
                    "lsb": 6,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ovrun",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Receive Overrun"
                },
                {
                    "name": "rxrdy",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Receive Ready"
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "txempty",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Transmit Empty"
                },
                {
                    "name": "txrdy",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Transmit Ready"
                }
            ],
            "id": "ssc.sr",
            "name": "sr",
            "offset": "0x40",
            "doc": "Status Register"
        },
        "ssc.ier": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd2",
                    "lsb": 12,
                    "nbits": 20,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rxsyn",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Rx Sync Interrupt Enable"
                },
                {
                    "name": "txsyn",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Tx Sync Interrupt Enable"
                },
                {
                    "name": "cp1",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Compare 1 Interrupt Enable"
                },
                {
                    "name": "cp0",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Compare 0 Interrupt Enable"
                },
                {
                    "name": "rsvd1",
                    "lsb": 6,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ovrun",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Receive Overrun Interrupt Enable"
                },
                {
                    "name": "rxrdy",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Receive Ready Interrupt Enable"
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "txempty",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Transmit Empty Interrupt Enable"
                },
                {
                    "name": "txrdy",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Transmit Ready Interrupt Enable"
                }
            ],
            "id": "ssc.ier",
            "name": "ier",
            "offset": "0x44",
            "doc": "Interrupt Enable Register"
        },
        "ssc.idr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd2",
                    "lsb": 12,
                    "nbits": 20,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rxsyn",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Rx Sync Interrupt Enable"
                },
                {
                    "name": "txsyn",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Tx Sync Interrupt Enable"
                },
                {
                    "name": "cp1",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Compare 1 Interrupt Disable"
                },
                {
                    "name": "cp0",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Compare 0 Interrupt Disable"
                },
                {
                    "name": "rsvd1",
                    "lsb": 6,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ovrun",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Receive Overrun Interrupt Disable"
                },
                {
                    "name": "rxrdy",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Receive Ready Interrupt Disable"
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "txempty",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Transmit Empty Interrupt Disable"
                },
                {
                    "name": "txrdy",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Transmit Ready Interrupt Disable"
                }
            ],
            "id": "ssc.idr",
            "name": "idr",
            "offset": "0x48",
            "doc": "Interrupt Disable Register"
        },
        "ssc.imr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd2",
                    "lsb": 12,
                    "nbits": 20,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rxsyn",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Rx Sync Interrupt Mask"
                },
                {
                    "name": "txsyn",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Tx Sync Interrupt Mask"
                },
                {
                    "name": "cp1",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Compare 1 Interrupt Mask"
                },
                {
                    "name": "cp0",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Compare 0 Interrupt Mask"
                },
                {
                    "name": "rsvd1",
                    "lsb": 6,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ovrun",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Receive Overrun Interrupt Mask"
                },
                {
                    "name": "rxrdy",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Receive Ready Interrupt Mask"
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "txempty",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Transmit Empty Interrupt Mask"
                },
                {
                    "name": "txrdy",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Transmit Ready Interrupt Mask"
                }
            ],
            "id": "ssc.imr",
            "name": "imr",
            "offset": "0x4c",
            "doc": "Interrupt Mask Register"
        },
        "ssc.wpmr": {
            "type": "reg",
            "fields": [
                {
                    "name": "wpkey",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Write Protect KEY"
                },
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 7,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "wpen",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Write Protect Enable"
                }
            ],
            "id": "ssc.wpmr",
            "name": "wpmr",
            "offset": "0xe4",
            "doc": "Write Protect Mode Register"
        },
        "ssc.wpsr": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "ssc.wpsr",
            "name": "wpsr",
            "offset": "0xe8",
            "doc": "Write Protect Status Register"
        },
        "sha": {
            "type": "blk",
            "children": [
                "sha.cr",
                "sha.mr",
                "sha.ier",
                "sha.idr",
                "sha.imr",
                "sha.isr",
                "sha.idatar0",
                "sha.idatar1",
                "sha.idatar2",
                "sha.idatar3",
                "sha.idatar4",
                "sha.idatar5",
                "sha.idatar6",
                "sha.idatar7",
                "sha.idatar8",
                "sha.idatar9",
                "sha.idatar10",
                "sha.idatar11",
                "sha.idatar12",
                "sha.idatar13",
                "sha.idatar14",
                "sha.idatar15",
                "sha.odatar0",
                "sha.odatar1",
                "sha.odatar2",
                "sha.odatar3",
                "sha.odatar4",
                "sha.odatar5",
                "sha.odatar6",
                "sha.odatar7"
            ],
            "id": "sha",
            "name": "sha",
            "offset": "0xf0014000",
            "doc": "Secure Hash Algorithm"
        },
        "sha.cr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd2",
                    "lsb": 9,
                    "nbits": 23,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "swrst",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Software Reset"
                },
                {
                    "name": "rsvd1",
                    "lsb": 5,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "first",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "First Block of a Message"
                },
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "start",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Start Processing"
                }
            ],
            "id": "sha.cr",
            "name": "cr",
            "offset": "0x0",
            "doc": "Control Register"
        },
        "sha.mr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd3",
                    "lsb": 17,
                    "nbits": 15,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "dualbuff",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Dual Input BUFFer"
                },
                {
                    "name": "rsvd2",
                    "lsb": 11,
                    "nbits": 5,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "algo",
                    "lsb": 8,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "SHA Algorithm."
                },
                {
                    "name": "rsvd1",
                    "lsb": 5,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "procdly",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Processing Delay"
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "smod",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Start Mode"
                }
            ],
            "id": "sha.mr",
            "name": "mr",
            "offset": "0x4",
            "doc": "Mode Register"
        },
        "sha.ier": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 9,
                    "nbits": 23,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "urad",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Unspecified Register Access Detection Interrupt Enable"
                },
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 7,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "datrdy",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Data Ready Interrupt Enable"
                }
            ],
            "id": "sha.ier",
            "name": "ier",
            "offset": "0x10",
            "doc": "Interrupt Enable Register"
        },
        "sha.idr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 9,
                    "nbits": 23,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "urad",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Unspecified Register Access Detection Interrupt Disable"
                },
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 7,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "datrdy",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Data Ready Interrupt Disable"
                }
            ],
            "id": "sha.idr",
            "name": "idr",
            "offset": "0x14",
            "doc": "Interrupt Disable Register"
        },
        "sha.imr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 9,
                    "nbits": 23,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "urad",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Unspecified Register Access Detection Interrupt Mask"
                },
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 7,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "datrdy",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Data Ready Interrupt Mask"
                }
            ],
            "id": "sha.imr",
            "name": "imr",
            "offset": "0x18",
            "doc": "Interrupt Mask Register"
        },
        "sha.isr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd2",
                    "lsb": 15,
                    "nbits": 17,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "urat",
                    "lsb": 12,
                    "nbits": 3,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Unspecified Register Access Type"
                },
                {
                    "name": "rsvd1",
                    "lsb": 9,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "urad",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Unspecified Register Access Detection Status"
                },
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 7,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "datrdy",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Data Ready"
                }
            ],
            "id": "sha.isr",
            "name": "isr",
            "offset": "0x1c",
            "doc": "Interrupt Status Register"
        },
        "sha.idatar0": {
            "type": "reg",
            "fields": [
                {
                    "name": "idata",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Data"
                }
            ],
            "id": "sha.idatar0",
            "name": "idatar0",
            "offset": "0x40",
            "doc": "Input Data 0 Register"
        },
        "sha.idatar1": {
            "type": "reg",
            "fields": [
                {
                    "name": "idata",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Data"
                }
            ],
            "id": "sha.idatar1",
            "name": "idatar1",
            "offset": "0x44",
            "doc": "Input Data 0 Register"
        },
        "sha.idatar2": {
            "type": "reg",
            "fields": [
                {
                    "name": "idata",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Data"
                }
            ],
            "id": "sha.idatar2",
            "name": "idatar2",
            "offset": "0x48",
            "doc": "Input Data 0 Register"
        },
        "sha.idatar3": {
            "type": "reg",
            "fields": [
                {
                    "name": "idata",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Data"
                }
            ],
            "id": "sha.idatar3",
            "name": "idatar3",
            "offset": "0x4c",
            "doc": "Input Data 0 Register"
        },
        "sha.idatar4": {
            "type": "reg",
            "fields": [
                {
                    "name": "idata",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Data"
                }
            ],
            "id": "sha.idatar4",
            "name": "idatar4",
            "offset": "0x50",
            "doc": "Input Data 0 Register"
        },
        "sha.idatar5": {
            "type": "reg",
            "fields": [
                {
                    "name": "idata",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Data"
                }
            ],
            "id": "sha.idatar5",
            "name": "idatar5",
            "offset": "0x54",
            "doc": "Input Data 0 Register"
        },
        "sha.idatar6": {
            "type": "reg",
            "fields": [
                {
                    "name": "idata",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Data"
                }
            ],
            "id": "sha.idatar6",
            "name": "idatar6",
            "offset": "0x58",
            "doc": "Input Data 0 Register"
        },
        "sha.idatar7": {
            "type": "reg",
            "fields": [
                {
                    "name": "idata",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Data"
                }
            ],
            "id": "sha.idatar7",
            "name": "idatar7",
            "offset": "0x5c",
            "doc": "Input Data 0 Register"
        },
        "sha.idatar8": {
            "type": "reg",
            "fields": [
                {
                    "name": "idata",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Data"
                }
            ],
            "id": "sha.idatar8",
            "name": "idatar8",
            "offset": "0x60",
            "doc": "Input Data 0 Register"
        },
        "sha.idatar9": {
            "type": "reg",
            "fields": [
                {
                    "name": "idata",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Data"
                }
            ],
            "id": "sha.idatar9",
            "name": "idatar9",
            "offset": "0x64",
            "doc": "Input Data 0 Register"
        },
        "sha.idatar10": {
            "type": "reg",
            "fields": [
                {
                    "name": "idata",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Data"
                }
            ],
            "id": "sha.idatar10",
            "name": "idatar10",
            "offset": "0x68",
            "doc": "Input Data 0 Register"
        },
        "sha.idatar11": {
            "type": "reg",
            "fields": [
                {
                    "name": "idata",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Data"
                }
            ],
            "id": "sha.idatar11",
            "name": "idatar11",
            "offset": "0x6c",
            "doc": "Input Data 0 Register"
        },
        "sha.idatar12": {
            "type": "reg",
            "fields": [
                {
                    "name": "idata",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Data"
                }
            ],
            "id": "sha.idatar12",
            "name": "idatar12",
            "offset": "0x70",
            "doc": "Input Data 0 Register"
        },
        "sha.idatar13": {
            "type": "reg",
            "fields": [
                {
                    "name": "idata",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Data"
                }
            ],
            "id": "sha.idatar13",
            "name": "idatar13",
            "offset": "0x74",
            "doc": "Input Data 0 Register"
        },
        "sha.idatar14": {
            "type": "reg",
            "fields": [
                {
                    "name": "idata",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Data"
                }
            ],
            "id": "sha.idatar14",
            "name": "idatar14",
            "offset": "0x78",
            "doc": "Input Data 0 Register"
        },
        "sha.idatar15": {
            "type": "reg",
            "fields": [
                {
                    "name": "idata",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Data"
                }
            ],
            "id": "sha.idatar15",
            "name": "idatar15",
            "offset": "0x7c",
            "doc": "Input Data 0 Register"
        },
        "sha.odatar0": {
            "type": "reg",
            "fields": [
                {
                    "name": "odata",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Data"
                }
            ],
            "id": "sha.odatar0",
            "name": "odatar0",
            "offset": "0x80",
            "doc": "Output Data 0 Register"
        },
        "sha.odatar1": {
            "type": "reg",
            "fields": [
                {
                    "name": "odata",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Data"
                }
            ],
            "id": "sha.odatar1",
            "name": "odatar1",
            "offset": "0x84",
            "doc": "Output Data 0 Register"
        },
        "sha.odatar2": {
            "type": "reg",
            "fields": [
                {
                    "name": "odata",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Data"
                }
            ],
            "id": "sha.odatar2",
            "name": "odatar2",
            "offset": "0x88",
            "doc": "Output Data 0 Register"
        },
        "sha.odatar3": {
            "type": "reg",
            "fields": [
                {
                    "name": "odata",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Data"
                }
            ],
            "id": "sha.odatar3",
            "name": "odatar3",
            "offset": "0x8c",
            "doc": "Output Data 0 Register"
        },
        "sha.odatar4": {
            "type": "reg",
            "fields": [
                {
                    "name": "odata",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Data"
                }
            ],
            "id": "sha.odatar4",
            "name": "odatar4",
            "offset": "0x90",
            "doc": "Output Data 0 Register"
        },
        "sha.odatar5": {
            "type": "reg",
            "fields": [
                {
                    "name": "odata",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Data"
                }
            ],
            "id": "sha.odatar5",
            "name": "odatar5",
            "offset": "0x94",
            "doc": "Output Data 0 Register"
        },
        "sha.odatar6": {
            "type": "reg",
            "fields": [
                {
                    "name": "odata",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Data"
                }
            ],
            "id": "sha.odatar6",
            "name": "odatar6",
            "offset": "0x98",
            "doc": "Output Data 0 Register"
        },
        "sha.odatar7": {
            "type": "reg",
            "fields": [
                {
                    "name": "odata",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Data"
                }
            ],
            "id": "sha.odatar7",
            "name": "odatar7",
            "offset": "0x9c",
            "doc": "Output Data 0 Register"
        },
        "tc0": {
            "type": "blk",
            "children": [
                "tc0.ccr0",
                "tc0.cmr0",
                "tc0.cmr0_wave_eq_1",
                "tc0.rab0",
                "tc0.cv0",
                "tc0.ra0",
                "tc0.rb0",
                "tc0.rc0",
                "tc0.sr0",
                "tc0.ier0",
                "tc0.idr0",
                "tc0.imr0",
                "tc0.ccr1",
                "tc0.cmr1",
                "tc0.cmr1_wave_eq_1",
                "tc0.rab1",
                "tc0.cv1",
                "tc0.ra1",
                "tc0.rb1",
                "tc0.rc1",
                "tc0.sr1",
                "tc0.ier1",
                "tc0.idr1",
                "tc0.imr1",
                "tc0.ccr2",
                "tc0.cmr2",
                "tc0.cmr2_wave_eq_1",
                "tc0.rab2",
                "tc0.cv2",
                "tc0.ra2",
                "tc0.rb2",
                "tc0.rc2",
                "tc0.sr2",
                "tc0.ier2",
                "tc0.idr2",
                "tc0.imr2",
                "tc0.bcr",
                "tc0.bmr"
            ],
            "id": "tc0",
            "name": "tc0",
            "offset": "0xf8008000",
            "doc": "Timer Counter 0"
        },
        "tc0.ccr0": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 29,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "swtrg",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Software Trigger Command"
                },
                {
                    "name": "clkdis",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Counter Clock Disable Command"
                },
                {
                    "name": "clken",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Counter Clock Enable Command"
                }
            ],
            "id": "tc0.ccr0",
            "name": "ccr0",
            "offset": "0x0",
            "doc": "Channel Control Register (channel = 0)"
        },
        "tc0.cmr0": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 20,
                    "nbits": 12,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ldrb",
                    "lsb": 18,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "RB Loading Edge Selection"
                },
                {
                    "name": "ldra",
                    "lsb": 16,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "RA Loading Edge Selection"
                },
                {
                    "name": "wave",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Waveform Mode"
                },
                {
                    "name": "cpctrg",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "RC Compare Trigger Enable"
                },
                {
                    "name": "rsvd0",
                    "lsb": 11,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "abetrg",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "TIOA or TIOB External Trigger Selection"
                },
                {
                    "name": "etrgedg",
                    "lsb": 8,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "External Trigger Edge Selection"
                },
                {
                    "name": "ldbdis",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Counter Clock Disable with RB Loading"
                },
                {
                    "name": "ldbstop",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Counter Clock Stopped with RB Loading"
                },
                {
                    "name": "burst",
                    "lsb": 4,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Burst Signal Selection"
                },
                {
                    "name": "clki",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Clock Invert"
                },
                {
                    "name": "tcclks",
                    "lsb": 0,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Clock Selection"
                }
            ],
            "id": "tc0.cmr0",
            "name": "cmr0",
            "offset": "0x4",
            "doc": "Channel Mode Register (channel = 0)"
        },
        "tc0.cmr0_wave_eq_1": {
            "type": "reg",
            "fields": [
                {
                    "name": "bswtrg",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Software Trigger Effect on TIOB"
                },
                {
                    "name": "beevt",
                    "lsb": 28,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "External Event Effect on TIOB"
                },
                {
                    "name": "bcpc",
                    "lsb": 26,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "RC Compare Effect on TIOB"
                },
                {
                    "name": "bcpb",
                    "lsb": 24,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "RB Compare Effect on TIOB"
                },
                {
                    "name": "aswtrg",
                    "lsb": 22,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Software Trigger Effect on TIOA"
                },
                {
                    "name": "aeevt",
                    "lsb": 20,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "External Event Effect on TIOA"
                },
                {
                    "name": "acpc",
                    "lsb": 18,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "RC Compare Effect on TIOA"
                },
                {
                    "name": "acpa",
                    "lsb": 16,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "RA Compare Effect on TIOA"
                },
                {
                    "name": "wave",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Waveform Mode"
                },
                {
                    "name": "wavsel",
                    "lsb": 13,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Waveform Selection"
                },
                {
                    "name": "enetrg",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "External Event Trigger Enable"
                },
                {
                    "name": "eevt",
                    "lsb": 10,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "External Event Selection"
                },
                {
                    "name": "eevtedg",
                    "lsb": 8,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "External Event Edge Selection"
                },
                {
                    "name": "cpcdis",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Counter Clock Disable with RC Compare"
                },
                {
                    "name": "cpcstop",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Counter Clock Stopped with RC Compare"
                },
                {
                    "name": "burst",
                    "lsb": 4,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Burst Signal Selection"
                },
                {
                    "name": "clki",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Clock Invert"
                },
                {
                    "name": "tcclks",
                    "lsb": 0,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Clock Selection"
                }
            ],
            "id": "tc0.cmr0_wave_eq_1",
            "name": "cmr0_wave_eq_1",
            "offset": "0x4",
            "doc": "Channel Mode Register (channel = 0)"
        },
        "tc0.rab0": {
            "type": "reg",
            "fields": [
                {
                    "name": "rab",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Register A or Register B"
                }
            ],
            "id": "tc0.rab0",
            "name": "rab0",
            "offset": "0xc",
            "doc": "Register AB (channel = 0)"
        },
        "tc0.cv0": {
            "type": "reg",
            "fields": [
                {
                    "name": "cv",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Counter Value"
                }
            ],
            "id": "tc0.cv0",
            "name": "cv0",
            "offset": "0x10",
            "doc": "Counter Value (channel = 0)"
        },
        "tc0.ra0": {
            "type": "reg",
            "fields": [
                {
                    "name": "ra",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Register A"
                }
            ],
            "id": "tc0.ra0",
            "name": "ra0",
            "offset": "0x14",
            "doc": "Register A (channel = 0)"
        },
        "tc0.rb0": {
            "type": "reg",
            "fields": [
                {
                    "name": "rb",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Register B"
                }
            ],
            "id": "tc0.rb0",
            "name": "rb0",
            "offset": "0x18",
            "doc": "Register B (channel = 0)"
        },
        "tc0.rc0": {
            "type": "reg",
            "fields": [
                {
                    "name": "rc",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Register C"
                }
            ],
            "id": "tc0.rc0",
            "name": "rc0",
            "offset": "0x1c",
            "doc": "Register C (channel = 0)"
        },
        "tc0.sr0": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 19,
                    "nbits": 13,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "mtiob",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "TIOB Mirror"
                },
                {
                    "name": "mtioa",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "TIOA Mirror"
                },
                {
                    "name": "clksta",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Clock Enabling Status"
                },
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "etrgs",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "External Trigger Status"
                },
                {
                    "name": "ldrbs",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "RB Loading Status"
                },
                {
                    "name": "ldras",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "RA Loading Status"
                },
                {
                    "name": "cpcs",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "RC Compare Status"
                },
                {
                    "name": "cpbs",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "RB Compare Status"
                },
                {
                    "name": "cpas",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "RA Compare Status"
                },
                {
                    "name": "lovrs",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Load Overrun Status"
                },
                {
                    "name": "covfs",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Counter Overflow Status"
                }
            ],
            "id": "tc0.sr0",
            "name": "sr0",
            "offset": "0x20",
            "doc": "Status Register (channel = 0)"
        },
        "tc0.ier0": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "etrgs",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "External Trigger"
                },
                {
                    "name": "ldrbs",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "RB Loading"
                },
                {
                    "name": "ldras",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "RA Loading"
                },
                {
                    "name": "cpcs",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "RC Compare"
                },
                {
                    "name": "cpbs",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "RB Compare"
                },
                {
                    "name": "cpas",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "RA Compare"
                },
                {
                    "name": "lovrs",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Load Overrun"
                },
                {
                    "name": "covfs",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Counter Overflow"
                }
            ],
            "id": "tc0.ier0",
            "name": "ier0",
            "offset": "0x24",
            "doc": "Interrupt Enable Register (channel = 0)"
        },
        "tc0.idr0": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "etrgs",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "External Trigger"
                },
                {
                    "name": "ldrbs",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "RB Loading"
                },
                {
                    "name": "ldras",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "RA Loading"
                },
                {
                    "name": "cpcs",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "RC Compare"
                },
                {
                    "name": "cpbs",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "RB Compare"
                },
                {
                    "name": "cpas",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "RA Compare"
                },
                {
                    "name": "lovrs",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Load Overrun"
                },
                {
                    "name": "covfs",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Counter Overflow"
                }
            ],
            "id": "tc0.idr0",
            "name": "idr0",
            "offset": "0x28",
            "doc": "Interrupt Disable Register (channel = 0)"
        },
        "tc0.imr0": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "etrgs",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "External Trigger"
                },
                {
                    "name": "ldrbs",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "RB Loading"
                },
                {
                    "name": "ldras",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "RA Loading"
                },
                {
                    "name": "cpcs",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "RC Compare"
                },
                {
                    "name": "cpbs",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "RB Compare"
                },
                {
                    "name": "cpas",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "RA Compare"
                },
                {
                    "name": "lovrs",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Load Overrun"
                },
                {
                    "name": "covfs",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Counter Overflow"
                }
            ],
            "id": "tc0.imr0",
            "name": "imr0",
            "offset": "0x2c",
            "doc": "Interrupt Mask Register (channel = 0)"
        },
        "tc0.ccr1": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 29,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "swtrg",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Software Trigger Command"
                },
                {
                    "name": "clkdis",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Counter Clock Disable Command"
                },
                {
                    "name": "clken",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Counter Clock Enable Command"
                }
            ],
            "id": "tc0.ccr1",
            "name": "ccr1",
            "offset": "0x40",
            "doc": "Channel Control Register (channel = 1)"
        },
        "tc0.cmr1": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 20,
                    "nbits": 12,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ldrb",
                    "lsb": 18,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "RB Loading Edge Selection"
                },
                {
                    "name": "ldra",
                    "lsb": 16,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "RA Loading Edge Selection"
                },
                {
                    "name": "wave",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Waveform Mode"
                },
                {
                    "name": "cpctrg",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "RC Compare Trigger Enable"
                },
                {
                    "name": "rsvd0",
                    "lsb": 11,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "abetrg",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "TIOA or TIOB External Trigger Selection"
                },
                {
                    "name": "etrgedg",
                    "lsb": 8,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "External Trigger Edge Selection"
                },
                {
                    "name": "ldbdis",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Counter Clock Disable with RB Loading"
                },
                {
                    "name": "ldbstop",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Counter Clock Stopped with RB Loading"
                },
                {
                    "name": "burst",
                    "lsb": 4,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Burst Signal Selection"
                },
                {
                    "name": "clki",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Clock Invert"
                },
                {
                    "name": "tcclks",
                    "lsb": 0,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Clock Selection"
                }
            ],
            "id": "tc0.cmr1",
            "name": "cmr1",
            "offset": "0x44",
            "doc": "Channel Mode Register (channel = 1)"
        },
        "tc0.cmr1_wave_eq_1": {
            "type": "reg",
            "fields": [
                {
                    "name": "bswtrg",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Software Trigger Effect on TIOB"
                },
                {
                    "name": "beevt",
                    "lsb": 28,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "External Event Effect on TIOB"
                },
                {
                    "name": "bcpc",
                    "lsb": 26,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "RC Compare Effect on TIOB"
                },
                {
                    "name": "bcpb",
                    "lsb": 24,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "RB Compare Effect on TIOB"
                },
                {
                    "name": "aswtrg",
                    "lsb": 22,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Software Trigger Effect on TIOA"
                },
                {
                    "name": "aeevt",
                    "lsb": 20,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "External Event Effect on TIOA"
                },
                {
                    "name": "acpc",
                    "lsb": 18,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "RC Compare Effect on TIOA"
                },
                {
                    "name": "acpa",
                    "lsb": 16,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "RA Compare Effect on TIOA"
                },
                {
                    "name": "wave",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Waveform Mode"
                },
                {
                    "name": "wavsel",
                    "lsb": 13,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Waveform Selection"
                },
                {
                    "name": "enetrg",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "External Event Trigger Enable"
                },
                {
                    "name": "eevt",
                    "lsb": 10,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "External Event Selection"
                },
                {
                    "name": "eevtedg",
                    "lsb": 8,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "External Event Edge Selection"
                },
                {
                    "name": "cpcdis",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Counter Clock Disable with RC Compare"
                },
                {
                    "name": "cpcstop",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Counter Clock Stopped with RC Compare"
                },
                {
                    "name": "burst",
                    "lsb": 4,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Burst Signal Selection"
                },
                {
                    "name": "clki",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Clock Invert"
                },
                {
                    "name": "tcclks",
                    "lsb": 0,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Clock Selection"
                }
            ],
            "id": "tc0.cmr1_wave_eq_1",
            "name": "cmr1_wave_eq_1",
            "offset": "0x44",
            "doc": "Channel Mode Register (channel = 1)"
        },
        "tc0.rab1": {
            "type": "reg",
            "fields": [
                {
                    "name": "rab",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Register A or Register B"
                }
            ],
            "id": "tc0.rab1",
            "name": "rab1",
            "offset": "0x4c",
            "doc": "Register AB (channel = 1)"
        },
        "tc0.cv1": {
            "type": "reg",
            "fields": [
                {
                    "name": "cv",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Counter Value"
                }
            ],
            "id": "tc0.cv1",
            "name": "cv1",
            "offset": "0x50",
            "doc": "Counter Value (channel = 1)"
        },
        "tc0.ra1": {
            "type": "reg",
            "fields": [
                {
                    "name": "ra",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Register A"
                }
            ],
            "id": "tc0.ra1",
            "name": "ra1",
            "offset": "0x54",
            "doc": "Register A (channel = 1)"
        },
        "tc0.rb1": {
            "type": "reg",
            "fields": [
                {
                    "name": "rb",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Register B"
                }
            ],
            "id": "tc0.rb1",
            "name": "rb1",
            "offset": "0x58",
            "doc": "Register B (channel = 1)"
        },
        "tc0.rc1": {
            "type": "reg",
            "fields": [
                {
                    "name": "rc",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Register C"
                }
            ],
            "id": "tc0.rc1",
            "name": "rc1",
            "offset": "0x5c",
            "doc": "Register C (channel = 1)"
        },
        "tc0.sr1": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 19,
                    "nbits": 13,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "mtiob",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "TIOB Mirror"
                },
                {
                    "name": "mtioa",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "TIOA Mirror"
                },
                {
                    "name": "clksta",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Clock Enabling Status"
                },
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "etrgs",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "External Trigger Status"
                },
                {
                    "name": "ldrbs",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "RB Loading Status"
                },
                {
                    "name": "ldras",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "RA Loading Status"
                },
                {
                    "name": "cpcs",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "RC Compare Status"
                },
                {
                    "name": "cpbs",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "RB Compare Status"
                },
                {
                    "name": "cpas",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "RA Compare Status"
                },
                {
                    "name": "lovrs",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Load Overrun Status"
                },
                {
                    "name": "covfs",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Counter Overflow Status"
                }
            ],
            "id": "tc0.sr1",
            "name": "sr1",
            "offset": "0x60",
            "doc": "Status Register (channel = 1)"
        },
        "tc0.ier1": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "etrgs",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "External Trigger"
                },
                {
                    "name": "ldrbs",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "RB Loading"
                },
                {
                    "name": "ldras",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "RA Loading"
                },
                {
                    "name": "cpcs",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "RC Compare"
                },
                {
                    "name": "cpbs",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "RB Compare"
                },
                {
                    "name": "cpas",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "RA Compare"
                },
                {
                    "name": "lovrs",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Load Overrun"
                },
                {
                    "name": "covfs",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Counter Overflow"
                }
            ],
            "id": "tc0.ier1",
            "name": "ier1",
            "offset": "0x64",
            "doc": "Interrupt Enable Register (channel = 1)"
        },
        "tc0.idr1": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "etrgs",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "External Trigger"
                },
                {
                    "name": "ldrbs",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "RB Loading"
                },
                {
                    "name": "ldras",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "RA Loading"
                },
                {
                    "name": "cpcs",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "RC Compare"
                },
                {
                    "name": "cpbs",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "RB Compare"
                },
                {
                    "name": "cpas",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "RA Compare"
                },
                {
                    "name": "lovrs",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Load Overrun"
                },
                {
                    "name": "covfs",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Counter Overflow"
                }
            ],
            "id": "tc0.idr1",
            "name": "idr1",
            "offset": "0x68",
            "doc": "Interrupt Disable Register (channel = 1)"
        },
        "tc0.imr1": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "etrgs",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "External Trigger"
                },
                {
                    "name": "ldrbs",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "RB Loading"
                },
                {
                    "name": "ldras",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "RA Loading"
                },
                {
                    "name": "cpcs",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "RC Compare"
                },
                {
                    "name": "cpbs",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "RB Compare"
                },
                {
                    "name": "cpas",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "RA Compare"
                },
                {
                    "name": "lovrs",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Load Overrun"
                },
                {
                    "name": "covfs",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Counter Overflow"
                }
            ],
            "id": "tc0.imr1",
            "name": "imr1",
            "offset": "0x6c",
            "doc": "Interrupt Mask Register (channel = 1)"
        },
        "tc0.ccr2": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 29,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "swtrg",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Software Trigger Command"
                },
                {
                    "name": "clkdis",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Counter Clock Disable Command"
                },
                {
                    "name": "clken",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Counter Clock Enable Command"
                }
            ],
            "id": "tc0.ccr2",
            "name": "ccr2",
            "offset": "0x80",
            "doc": "Channel Control Register (channel = 2)"
        },
        "tc0.cmr2": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 20,
                    "nbits": 12,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ldrb",
                    "lsb": 18,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "RB Loading Edge Selection"
                },
                {
                    "name": "ldra",
                    "lsb": 16,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "RA Loading Edge Selection"
                },
                {
                    "name": "wave",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Waveform Mode"
                },
                {
                    "name": "cpctrg",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "RC Compare Trigger Enable"
                },
                {
                    "name": "rsvd0",
                    "lsb": 11,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "abetrg",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "TIOA or TIOB External Trigger Selection"
                },
                {
                    "name": "etrgedg",
                    "lsb": 8,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "External Trigger Edge Selection"
                },
                {
                    "name": "ldbdis",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Counter Clock Disable with RB Loading"
                },
                {
                    "name": "ldbstop",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Counter Clock Stopped with RB Loading"
                },
                {
                    "name": "burst",
                    "lsb": 4,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Burst Signal Selection"
                },
                {
                    "name": "clki",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Clock Invert"
                },
                {
                    "name": "tcclks",
                    "lsb": 0,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Clock Selection"
                }
            ],
            "id": "tc0.cmr2",
            "name": "cmr2",
            "offset": "0x84",
            "doc": "Channel Mode Register (channel = 2)"
        },
        "tc0.cmr2_wave_eq_1": {
            "type": "reg",
            "fields": [
                {
                    "name": "bswtrg",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Software Trigger Effect on TIOB"
                },
                {
                    "name": "beevt",
                    "lsb": 28,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "External Event Effect on TIOB"
                },
                {
                    "name": "bcpc",
                    "lsb": 26,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "RC Compare Effect on TIOB"
                },
                {
                    "name": "bcpb",
                    "lsb": 24,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "RB Compare Effect on TIOB"
                },
                {
                    "name": "aswtrg",
                    "lsb": 22,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Software Trigger Effect on TIOA"
                },
                {
                    "name": "aeevt",
                    "lsb": 20,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "External Event Effect on TIOA"
                },
                {
                    "name": "acpc",
                    "lsb": 18,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "RC Compare Effect on TIOA"
                },
                {
                    "name": "acpa",
                    "lsb": 16,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "RA Compare Effect on TIOA"
                },
                {
                    "name": "wave",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Waveform Mode"
                },
                {
                    "name": "wavsel",
                    "lsb": 13,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Waveform Selection"
                },
                {
                    "name": "enetrg",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "External Event Trigger Enable"
                },
                {
                    "name": "eevt",
                    "lsb": 10,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "External Event Selection"
                },
                {
                    "name": "eevtedg",
                    "lsb": 8,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "External Event Edge Selection"
                },
                {
                    "name": "cpcdis",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Counter Clock Disable with RC Compare"
                },
                {
                    "name": "cpcstop",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Counter Clock Stopped with RC Compare"
                },
                {
                    "name": "burst",
                    "lsb": 4,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Burst Signal Selection"
                },
                {
                    "name": "clki",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Clock Invert"
                },
                {
                    "name": "tcclks",
                    "lsb": 0,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Clock Selection"
                }
            ],
            "id": "tc0.cmr2_wave_eq_1",
            "name": "cmr2_wave_eq_1",
            "offset": "0x84",
            "doc": "Channel Mode Register (channel = 2)"
        },
        "tc0.rab2": {
            "type": "reg",
            "fields": [
                {
                    "name": "rab",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Register A or Register B"
                }
            ],
            "id": "tc0.rab2",
            "name": "rab2",
            "offset": "0x8c",
            "doc": "Register AB (channel = 2)"
        },
        "tc0.cv2": {
            "type": "reg",
            "fields": [
                {
                    "name": "cv",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Counter Value"
                }
            ],
            "id": "tc0.cv2",
            "name": "cv2",
            "offset": "0x90",
            "doc": "Counter Value (channel = 2)"
        },
        "tc0.ra2": {
            "type": "reg",
            "fields": [
                {
                    "name": "ra",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Register A"
                }
            ],
            "id": "tc0.ra2",
            "name": "ra2",
            "offset": "0x94",
            "doc": "Register A (channel = 2)"
        },
        "tc0.rb2": {
            "type": "reg",
            "fields": [
                {
                    "name": "rb",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Register B"
                }
            ],
            "id": "tc0.rb2",
            "name": "rb2",
            "offset": "0x98",
            "doc": "Register B (channel = 2)"
        },
        "tc0.rc2": {
            "type": "reg",
            "fields": [
                {
                    "name": "rc",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Register C"
                }
            ],
            "id": "tc0.rc2",
            "name": "rc2",
            "offset": "0x9c",
            "doc": "Register C (channel = 2)"
        },
        "tc0.sr2": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 19,
                    "nbits": 13,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "mtiob",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "TIOB Mirror"
                },
                {
                    "name": "mtioa",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "TIOA Mirror"
                },
                {
                    "name": "clksta",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Clock Enabling Status"
                },
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "etrgs",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "External Trigger Status"
                },
                {
                    "name": "ldrbs",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "RB Loading Status"
                },
                {
                    "name": "ldras",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "RA Loading Status"
                },
                {
                    "name": "cpcs",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "RC Compare Status"
                },
                {
                    "name": "cpbs",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "RB Compare Status"
                },
                {
                    "name": "cpas",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "RA Compare Status"
                },
                {
                    "name": "lovrs",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Load Overrun Status"
                },
                {
                    "name": "covfs",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Counter Overflow Status"
                }
            ],
            "id": "tc0.sr2",
            "name": "sr2",
            "offset": "0xa0",
            "doc": "Status Register (channel = 2)"
        },
        "tc0.ier2": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "etrgs",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "External Trigger"
                },
                {
                    "name": "ldrbs",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "RB Loading"
                },
                {
                    "name": "ldras",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "RA Loading"
                },
                {
                    "name": "cpcs",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "RC Compare"
                },
                {
                    "name": "cpbs",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "RB Compare"
                },
                {
                    "name": "cpas",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "RA Compare"
                },
                {
                    "name": "lovrs",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Load Overrun"
                },
                {
                    "name": "covfs",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Counter Overflow"
                }
            ],
            "id": "tc0.ier2",
            "name": "ier2",
            "offset": "0xa4",
            "doc": "Interrupt Enable Register (channel = 2)"
        },
        "tc0.idr2": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "etrgs",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "External Trigger"
                },
                {
                    "name": "ldrbs",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "RB Loading"
                },
                {
                    "name": "ldras",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "RA Loading"
                },
                {
                    "name": "cpcs",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "RC Compare"
                },
                {
                    "name": "cpbs",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "RB Compare"
                },
                {
                    "name": "cpas",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "RA Compare"
                },
                {
                    "name": "lovrs",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Load Overrun"
                },
                {
                    "name": "covfs",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Counter Overflow"
                }
            ],
            "id": "tc0.idr2",
            "name": "idr2",
            "offset": "0xa8",
            "doc": "Interrupt Disable Register (channel = 2)"
        },
        "tc0.imr2": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "etrgs",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "External Trigger"
                },
                {
                    "name": "ldrbs",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "RB Loading"
                },
                {
                    "name": "ldras",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "RA Loading"
                },
                {
                    "name": "cpcs",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "RC Compare"
                },
                {
                    "name": "cpbs",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "RB Compare"
                },
                {
                    "name": "cpas",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "RA Compare"
                },
                {
                    "name": "lovrs",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Load Overrun"
                },
                {
                    "name": "covfs",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Counter Overflow"
                }
            ],
            "id": "tc0.imr2",
            "name": "imr2",
            "offset": "0xac",
            "doc": "Interrupt Mask Register (channel = 2)"
        },
        "tc0.bcr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 31,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sync",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Synchro Command"
                }
            ],
            "id": "tc0.bcr",
            "name": "bcr",
            "offset": "0xc0",
            "doc": "Block Control Register"
        },
        "tc0.bmr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 6,
                    "nbits": 26,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "tc2xc2s",
                    "lsb": 4,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "External Clock Signal 2 Selection"
                },
                {
                    "name": "tc1xc1s",
                    "lsb": 2,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "External Clock Signal 1 Selection"
                },
                {
                    "name": "tc0xc0s",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "External Clock Signal 0 Selection"
                }
            ],
            "id": "tc0.bmr",
            "name": "bmr",
            "offset": "0xc4",
            "doc": "Block Mode Register"
        },
        "tc1": {
            "type": "blk",
            "children": [
                "tc1.ccr0",
                "tc1.cmr0",
                "tc1.cmr0_wave_eq_1",
                "tc1.rab0",
                "tc1.cv0",
                "tc1.ra0",
                "tc1.rb0",
                "tc1.rc0",
                "tc1.sr0",
                "tc1.ier0",
                "tc1.idr0",
                "tc1.imr0",
                "tc1.ccr1",
                "tc1.cmr1",
                "tc1.cmr1_wave_eq_1",
                "tc1.rab1",
                "tc1.cv1",
                "tc1.ra1",
                "tc1.rb1",
                "tc1.rc1",
                "tc1.sr1",
                "tc1.ier1",
                "tc1.idr1",
                "tc1.imr1",
                "tc1.ccr2",
                "tc1.cmr2",
                "tc1.cmr2_wave_eq_1",
                "tc1.rab2",
                "tc1.cv2",
                "tc1.ra2",
                "tc1.rb2",
                "tc1.rc2",
                "tc1.sr2",
                "tc1.ier2",
                "tc1.idr2",
                "tc1.imr2",
                "tc1.bcr",
                "tc1.bmr"
            ],
            "id": "tc1",
            "name": "tc1",
            "offset": "0xf800c000",
            "doc": "Timer Counter 1"
        },
        "tc1.ccr0": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 29,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "swtrg",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Software Trigger Command"
                },
                {
                    "name": "clkdis",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Counter Clock Disable Command"
                },
                {
                    "name": "clken",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Counter Clock Enable Command"
                }
            ],
            "id": "tc1.ccr0",
            "name": "ccr0",
            "offset": "0x0",
            "doc": "Channel Control Register (channel = 0)"
        },
        "tc1.cmr0": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 20,
                    "nbits": 12,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ldrb",
                    "lsb": 18,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "RB Loading Edge Selection"
                },
                {
                    "name": "ldra",
                    "lsb": 16,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "RA Loading Edge Selection"
                },
                {
                    "name": "wave",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Waveform Mode"
                },
                {
                    "name": "cpctrg",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "RC Compare Trigger Enable"
                },
                {
                    "name": "rsvd0",
                    "lsb": 11,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "abetrg",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "TIOA or TIOB External Trigger Selection"
                },
                {
                    "name": "etrgedg",
                    "lsb": 8,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "External Trigger Edge Selection"
                },
                {
                    "name": "ldbdis",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Counter Clock Disable with RB Loading"
                },
                {
                    "name": "ldbstop",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Counter Clock Stopped with RB Loading"
                },
                {
                    "name": "burst",
                    "lsb": 4,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Burst Signal Selection"
                },
                {
                    "name": "clki",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Clock Invert"
                },
                {
                    "name": "tcclks",
                    "lsb": 0,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Clock Selection"
                }
            ],
            "id": "tc1.cmr0",
            "name": "cmr0",
            "offset": "0x4",
            "doc": "Channel Mode Register (channel = 0)"
        },
        "tc1.cmr0_wave_eq_1": {
            "type": "reg",
            "fields": [
                {
                    "name": "bswtrg",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Software Trigger Effect on TIOB"
                },
                {
                    "name": "beevt",
                    "lsb": 28,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "External Event Effect on TIOB"
                },
                {
                    "name": "bcpc",
                    "lsb": 26,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "RC Compare Effect on TIOB"
                },
                {
                    "name": "bcpb",
                    "lsb": 24,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "RB Compare Effect on TIOB"
                },
                {
                    "name": "aswtrg",
                    "lsb": 22,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Software Trigger Effect on TIOA"
                },
                {
                    "name": "aeevt",
                    "lsb": 20,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "External Event Effect on TIOA"
                },
                {
                    "name": "acpc",
                    "lsb": 18,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "RC Compare Effect on TIOA"
                },
                {
                    "name": "acpa",
                    "lsb": 16,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "RA Compare Effect on TIOA"
                },
                {
                    "name": "wave",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Waveform Mode"
                },
                {
                    "name": "wavsel",
                    "lsb": 13,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Waveform Selection"
                },
                {
                    "name": "enetrg",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "External Event Trigger Enable"
                },
                {
                    "name": "eevt",
                    "lsb": 10,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "External Event Selection"
                },
                {
                    "name": "eevtedg",
                    "lsb": 8,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "External Event Edge Selection"
                },
                {
                    "name": "cpcdis",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Counter Clock Disable with RC Compare"
                },
                {
                    "name": "cpcstop",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Counter Clock Stopped with RC Compare"
                },
                {
                    "name": "burst",
                    "lsb": 4,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Burst Signal Selection"
                },
                {
                    "name": "clki",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Clock Invert"
                },
                {
                    "name": "tcclks",
                    "lsb": 0,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Clock Selection"
                }
            ],
            "id": "tc1.cmr0_wave_eq_1",
            "name": "cmr0_wave_eq_1",
            "offset": "0x4",
            "doc": "Channel Mode Register (channel = 0)"
        },
        "tc1.rab0": {
            "type": "reg",
            "fields": [
                {
                    "name": "rab",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Register A or Register B"
                }
            ],
            "id": "tc1.rab0",
            "name": "rab0",
            "offset": "0xc",
            "doc": "Register AB (channel = 0)"
        },
        "tc1.cv0": {
            "type": "reg",
            "fields": [
                {
                    "name": "cv",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Counter Value"
                }
            ],
            "id": "tc1.cv0",
            "name": "cv0",
            "offset": "0x10",
            "doc": "Counter Value (channel = 0)"
        },
        "tc1.ra0": {
            "type": "reg",
            "fields": [
                {
                    "name": "ra",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Register A"
                }
            ],
            "id": "tc1.ra0",
            "name": "ra0",
            "offset": "0x14",
            "doc": "Register A (channel = 0)"
        },
        "tc1.rb0": {
            "type": "reg",
            "fields": [
                {
                    "name": "rb",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Register B"
                }
            ],
            "id": "tc1.rb0",
            "name": "rb0",
            "offset": "0x18",
            "doc": "Register B (channel = 0)"
        },
        "tc1.rc0": {
            "type": "reg",
            "fields": [
                {
                    "name": "rc",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Register C"
                }
            ],
            "id": "tc1.rc0",
            "name": "rc0",
            "offset": "0x1c",
            "doc": "Register C (channel = 0)"
        },
        "tc1.sr0": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 19,
                    "nbits": 13,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "mtiob",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "TIOB Mirror"
                },
                {
                    "name": "mtioa",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "TIOA Mirror"
                },
                {
                    "name": "clksta",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Clock Enabling Status"
                },
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "etrgs",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "External Trigger Status"
                },
                {
                    "name": "ldrbs",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "RB Loading Status"
                },
                {
                    "name": "ldras",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "RA Loading Status"
                },
                {
                    "name": "cpcs",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "RC Compare Status"
                },
                {
                    "name": "cpbs",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "RB Compare Status"
                },
                {
                    "name": "cpas",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "RA Compare Status"
                },
                {
                    "name": "lovrs",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Load Overrun Status"
                },
                {
                    "name": "covfs",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Counter Overflow Status"
                }
            ],
            "id": "tc1.sr0",
            "name": "sr0",
            "offset": "0x20",
            "doc": "Status Register (channel = 0)"
        },
        "tc1.ier0": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "etrgs",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "External Trigger"
                },
                {
                    "name": "ldrbs",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "RB Loading"
                },
                {
                    "name": "ldras",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "RA Loading"
                },
                {
                    "name": "cpcs",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "RC Compare"
                },
                {
                    "name": "cpbs",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "RB Compare"
                },
                {
                    "name": "cpas",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "RA Compare"
                },
                {
                    "name": "lovrs",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Load Overrun"
                },
                {
                    "name": "covfs",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Counter Overflow"
                }
            ],
            "id": "tc1.ier0",
            "name": "ier0",
            "offset": "0x24",
            "doc": "Interrupt Enable Register (channel = 0)"
        },
        "tc1.idr0": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "etrgs",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "External Trigger"
                },
                {
                    "name": "ldrbs",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "RB Loading"
                },
                {
                    "name": "ldras",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "RA Loading"
                },
                {
                    "name": "cpcs",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "RC Compare"
                },
                {
                    "name": "cpbs",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "RB Compare"
                },
                {
                    "name": "cpas",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "RA Compare"
                },
                {
                    "name": "lovrs",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Load Overrun"
                },
                {
                    "name": "covfs",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Counter Overflow"
                }
            ],
            "id": "tc1.idr0",
            "name": "idr0",
            "offset": "0x28",
            "doc": "Interrupt Disable Register (channel = 0)"
        },
        "tc1.imr0": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "etrgs",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "External Trigger"
                },
                {
                    "name": "ldrbs",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "RB Loading"
                },
                {
                    "name": "ldras",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "RA Loading"
                },
                {
                    "name": "cpcs",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "RC Compare"
                },
                {
                    "name": "cpbs",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "RB Compare"
                },
                {
                    "name": "cpas",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "RA Compare"
                },
                {
                    "name": "lovrs",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Load Overrun"
                },
                {
                    "name": "covfs",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Counter Overflow"
                }
            ],
            "id": "tc1.imr0",
            "name": "imr0",
            "offset": "0x2c",
            "doc": "Interrupt Mask Register (channel = 0)"
        },
        "tc1.ccr1": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 29,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "swtrg",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Software Trigger Command"
                },
                {
                    "name": "clkdis",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Counter Clock Disable Command"
                },
                {
                    "name": "clken",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Counter Clock Enable Command"
                }
            ],
            "id": "tc1.ccr1",
            "name": "ccr1",
            "offset": "0x40",
            "doc": "Channel Control Register (channel = 1)"
        },
        "tc1.cmr1": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 20,
                    "nbits": 12,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ldrb",
                    "lsb": 18,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "RB Loading Edge Selection"
                },
                {
                    "name": "ldra",
                    "lsb": 16,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "RA Loading Edge Selection"
                },
                {
                    "name": "wave",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Waveform Mode"
                },
                {
                    "name": "cpctrg",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "RC Compare Trigger Enable"
                },
                {
                    "name": "rsvd0",
                    "lsb": 11,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "abetrg",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "TIOA or TIOB External Trigger Selection"
                },
                {
                    "name": "etrgedg",
                    "lsb": 8,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "External Trigger Edge Selection"
                },
                {
                    "name": "ldbdis",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Counter Clock Disable with RB Loading"
                },
                {
                    "name": "ldbstop",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Counter Clock Stopped with RB Loading"
                },
                {
                    "name": "burst",
                    "lsb": 4,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Burst Signal Selection"
                },
                {
                    "name": "clki",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Clock Invert"
                },
                {
                    "name": "tcclks",
                    "lsb": 0,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Clock Selection"
                }
            ],
            "id": "tc1.cmr1",
            "name": "cmr1",
            "offset": "0x44",
            "doc": "Channel Mode Register (channel = 1)"
        },
        "tc1.cmr1_wave_eq_1": {
            "type": "reg",
            "fields": [
                {
                    "name": "bswtrg",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Software Trigger Effect on TIOB"
                },
                {
                    "name": "beevt",
                    "lsb": 28,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "External Event Effect on TIOB"
                },
                {
                    "name": "bcpc",
                    "lsb": 26,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "RC Compare Effect on TIOB"
                },
                {
                    "name": "bcpb",
                    "lsb": 24,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "RB Compare Effect on TIOB"
                },
                {
                    "name": "aswtrg",
                    "lsb": 22,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Software Trigger Effect on TIOA"
                },
                {
                    "name": "aeevt",
                    "lsb": 20,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "External Event Effect on TIOA"
                },
                {
                    "name": "acpc",
                    "lsb": 18,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "RC Compare Effect on TIOA"
                },
                {
                    "name": "acpa",
                    "lsb": 16,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "RA Compare Effect on TIOA"
                },
                {
                    "name": "wave",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Waveform Mode"
                },
                {
                    "name": "wavsel",
                    "lsb": 13,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Waveform Selection"
                },
                {
                    "name": "enetrg",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "External Event Trigger Enable"
                },
                {
                    "name": "eevt",
                    "lsb": 10,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "External Event Selection"
                },
                {
                    "name": "eevtedg",
                    "lsb": 8,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "External Event Edge Selection"
                },
                {
                    "name": "cpcdis",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Counter Clock Disable with RC Compare"
                },
                {
                    "name": "cpcstop",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Counter Clock Stopped with RC Compare"
                },
                {
                    "name": "burst",
                    "lsb": 4,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Burst Signal Selection"
                },
                {
                    "name": "clki",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Clock Invert"
                },
                {
                    "name": "tcclks",
                    "lsb": 0,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Clock Selection"
                }
            ],
            "id": "tc1.cmr1_wave_eq_1",
            "name": "cmr1_wave_eq_1",
            "offset": "0x44",
            "doc": "Channel Mode Register (channel = 1)"
        },
        "tc1.rab1": {
            "type": "reg",
            "fields": [
                {
                    "name": "rab",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Register A or Register B"
                }
            ],
            "id": "tc1.rab1",
            "name": "rab1",
            "offset": "0x4c",
            "doc": "Register AB (channel = 1)"
        },
        "tc1.cv1": {
            "type": "reg",
            "fields": [
                {
                    "name": "cv",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Counter Value"
                }
            ],
            "id": "tc1.cv1",
            "name": "cv1",
            "offset": "0x50",
            "doc": "Counter Value (channel = 1)"
        },
        "tc1.ra1": {
            "type": "reg",
            "fields": [
                {
                    "name": "ra",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Register A"
                }
            ],
            "id": "tc1.ra1",
            "name": "ra1",
            "offset": "0x54",
            "doc": "Register A (channel = 1)"
        },
        "tc1.rb1": {
            "type": "reg",
            "fields": [
                {
                    "name": "rb",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Register B"
                }
            ],
            "id": "tc1.rb1",
            "name": "rb1",
            "offset": "0x58",
            "doc": "Register B (channel = 1)"
        },
        "tc1.rc1": {
            "type": "reg",
            "fields": [
                {
                    "name": "rc",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Register C"
                }
            ],
            "id": "tc1.rc1",
            "name": "rc1",
            "offset": "0x5c",
            "doc": "Register C (channel = 1)"
        },
        "tc1.sr1": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 19,
                    "nbits": 13,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "mtiob",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "TIOB Mirror"
                },
                {
                    "name": "mtioa",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "TIOA Mirror"
                },
                {
                    "name": "clksta",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Clock Enabling Status"
                },
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "etrgs",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "External Trigger Status"
                },
                {
                    "name": "ldrbs",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "RB Loading Status"
                },
                {
                    "name": "ldras",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "RA Loading Status"
                },
                {
                    "name": "cpcs",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "RC Compare Status"
                },
                {
                    "name": "cpbs",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "RB Compare Status"
                },
                {
                    "name": "cpas",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "RA Compare Status"
                },
                {
                    "name": "lovrs",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Load Overrun Status"
                },
                {
                    "name": "covfs",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Counter Overflow Status"
                }
            ],
            "id": "tc1.sr1",
            "name": "sr1",
            "offset": "0x60",
            "doc": "Status Register (channel = 1)"
        },
        "tc1.ier1": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "etrgs",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "External Trigger"
                },
                {
                    "name": "ldrbs",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "RB Loading"
                },
                {
                    "name": "ldras",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "RA Loading"
                },
                {
                    "name": "cpcs",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "RC Compare"
                },
                {
                    "name": "cpbs",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "RB Compare"
                },
                {
                    "name": "cpas",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "RA Compare"
                },
                {
                    "name": "lovrs",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Load Overrun"
                },
                {
                    "name": "covfs",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Counter Overflow"
                }
            ],
            "id": "tc1.ier1",
            "name": "ier1",
            "offset": "0x64",
            "doc": "Interrupt Enable Register (channel = 1)"
        },
        "tc1.idr1": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "etrgs",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "External Trigger"
                },
                {
                    "name": "ldrbs",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "RB Loading"
                },
                {
                    "name": "ldras",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "RA Loading"
                },
                {
                    "name": "cpcs",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "RC Compare"
                },
                {
                    "name": "cpbs",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "RB Compare"
                },
                {
                    "name": "cpas",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "RA Compare"
                },
                {
                    "name": "lovrs",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Load Overrun"
                },
                {
                    "name": "covfs",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Counter Overflow"
                }
            ],
            "id": "tc1.idr1",
            "name": "idr1",
            "offset": "0x68",
            "doc": "Interrupt Disable Register (channel = 1)"
        },
        "tc1.imr1": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "etrgs",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "External Trigger"
                },
                {
                    "name": "ldrbs",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "RB Loading"
                },
                {
                    "name": "ldras",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "RA Loading"
                },
                {
                    "name": "cpcs",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "RC Compare"
                },
                {
                    "name": "cpbs",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "RB Compare"
                },
                {
                    "name": "cpas",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "RA Compare"
                },
                {
                    "name": "lovrs",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Load Overrun"
                },
                {
                    "name": "covfs",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Counter Overflow"
                }
            ],
            "id": "tc1.imr1",
            "name": "imr1",
            "offset": "0x6c",
            "doc": "Interrupt Mask Register (channel = 1)"
        },
        "tc1.ccr2": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 29,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "swtrg",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Software Trigger Command"
                },
                {
                    "name": "clkdis",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Counter Clock Disable Command"
                },
                {
                    "name": "clken",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Counter Clock Enable Command"
                }
            ],
            "id": "tc1.ccr2",
            "name": "ccr2",
            "offset": "0x80",
            "doc": "Channel Control Register (channel = 2)"
        },
        "tc1.cmr2": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 20,
                    "nbits": 12,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ldrb",
                    "lsb": 18,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "RB Loading Edge Selection"
                },
                {
                    "name": "ldra",
                    "lsb": 16,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "RA Loading Edge Selection"
                },
                {
                    "name": "wave",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Waveform Mode"
                },
                {
                    "name": "cpctrg",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "RC Compare Trigger Enable"
                },
                {
                    "name": "rsvd0",
                    "lsb": 11,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "abetrg",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "TIOA or TIOB External Trigger Selection"
                },
                {
                    "name": "etrgedg",
                    "lsb": 8,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "External Trigger Edge Selection"
                },
                {
                    "name": "ldbdis",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Counter Clock Disable with RB Loading"
                },
                {
                    "name": "ldbstop",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Counter Clock Stopped with RB Loading"
                },
                {
                    "name": "burst",
                    "lsb": 4,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Burst Signal Selection"
                },
                {
                    "name": "clki",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Clock Invert"
                },
                {
                    "name": "tcclks",
                    "lsb": 0,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Clock Selection"
                }
            ],
            "id": "tc1.cmr2",
            "name": "cmr2",
            "offset": "0x84",
            "doc": "Channel Mode Register (channel = 2)"
        },
        "tc1.cmr2_wave_eq_1": {
            "type": "reg",
            "fields": [
                {
                    "name": "bswtrg",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Software Trigger Effect on TIOB"
                },
                {
                    "name": "beevt",
                    "lsb": 28,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "External Event Effect on TIOB"
                },
                {
                    "name": "bcpc",
                    "lsb": 26,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "RC Compare Effect on TIOB"
                },
                {
                    "name": "bcpb",
                    "lsb": 24,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "RB Compare Effect on TIOB"
                },
                {
                    "name": "aswtrg",
                    "lsb": 22,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Software Trigger Effect on TIOA"
                },
                {
                    "name": "aeevt",
                    "lsb": 20,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "External Event Effect on TIOA"
                },
                {
                    "name": "acpc",
                    "lsb": 18,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "RC Compare Effect on TIOA"
                },
                {
                    "name": "acpa",
                    "lsb": 16,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "RA Compare Effect on TIOA"
                },
                {
                    "name": "wave",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Waveform Mode"
                },
                {
                    "name": "wavsel",
                    "lsb": 13,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Waveform Selection"
                },
                {
                    "name": "enetrg",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "External Event Trigger Enable"
                },
                {
                    "name": "eevt",
                    "lsb": 10,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "External Event Selection"
                },
                {
                    "name": "eevtedg",
                    "lsb": 8,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "External Event Edge Selection"
                },
                {
                    "name": "cpcdis",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Counter Clock Disable with RC Compare"
                },
                {
                    "name": "cpcstop",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Counter Clock Stopped with RC Compare"
                },
                {
                    "name": "burst",
                    "lsb": 4,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Burst Signal Selection"
                },
                {
                    "name": "clki",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Clock Invert"
                },
                {
                    "name": "tcclks",
                    "lsb": 0,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Clock Selection"
                }
            ],
            "id": "tc1.cmr2_wave_eq_1",
            "name": "cmr2_wave_eq_1",
            "offset": "0x84",
            "doc": "Channel Mode Register (channel = 2)"
        },
        "tc1.rab2": {
            "type": "reg",
            "fields": [
                {
                    "name": "rab",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Register A or Register B"
                }
            ],
            "id": "tc1.rab2",
            "name": "rab2",
            "offset": "0x8c",
            "doc": "Register AB (channel = 2)"
        },
        "tc1.cv2": {
            "type": "reg",
            "fields": [
                {
                    "name": "cv",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Counter Value"
                }
            ],
            "id": "tc1.cv2",
            "name": "cv2",
            "offset": "0x90",
            "doc": "Counter Value (channel = 2)"
        },
        "tc1.ra2": {
            "type": "reg",
            "fields": [
                {
                    "name": "ra",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Register A"
                }
            ],
            "id": "tc1.ra2",
            "name": "ra2",
            "offset": "0x94",
            "doc": "Register A (channel = 2)"
        },
        "tc1.rb2": {
            "type": "reg",
            "fields": [
                {
                    "name": "rb",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Register B"
                }
            ],
            "id": "tc1.rb2",
            "name": "rb2",
            "offset": "0x98",
            "doc": "Register B (channel = 2)"
        },
        "tc1.rc2": {
            "type": "reg",
            "fields": [
                {
                    "name": "rc",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Register C"
                }
            ],
            "id": "tc1.rc2",
            "name": "rc2",
            "offset": "0x9c",
            "doc": "Register C (channel = 2)"
        },
        "tc1.sr2": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 19,
                    "nbits": 13,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "mtiob",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "TIOB Mirror"
                },
                {
                    "name": "mtioa",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "TIOA Mirror"
                },
                {
                    "name": "clksta",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Clock Enabling Status"
                },
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "etrgs",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "External Trigger Status"
                },
                {
                    "name": "ldrbs",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "RB Loading Status"
                },
                {
                    "name": "ldras",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "RA Loading Status"
                },
                {
                    "name": "cpcs",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "RC Compare Status"
                },
                {
                    "name": "cpbs",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "RB Compare Status"
                },
                {
                    "name": "cpas",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "RA Compare Status"
                },
                {
                    "name": "lovrs",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Load Overrun Status"
                },
                {
                    "name": "covfs",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Counter Overflow Status"
                }
            ],
            "id": "tc1.sr2",
            "name": "sr2",
            "offset": "0xa0",
            "doc": "Status Register (channel = 2)"
        },
        "tc1.ier2": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "etrgs",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "External Trigger"
                },
                {
                    "name": "ldrbs",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "RB Loading"
                },
                {
                    "name": "ldras",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "RA Loading"
                },
                {
                    "name": "cpcs",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "RC Compare"
                },
                {
                    "name": "cpbs",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "RB Compare"
                },
                {
                    "name": "cpas",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "RA Compare"
                },
                {
                    "name": "lovrs",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Load Overrun"
                },
                {
                    "name": "covfs",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Counter Overflow"
                }
            ],
            "id": "tc1.ier2",
            "name": "ier2",
            "offset": "0xa4",
            "doc": "Interrupt Enable Register (channel = 2)"
        },
        "tc1.idr2": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "etrgs",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "External Trigger"
                },
                {
                    "name": "ldrbs",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "RB Loading"
                },
                {
                    "name": "ldras",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "RA Loading"
                },
                {
                    "name": "cpcs",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "RC Compare"
                },
                {
                    "name": "cpbs",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "RB Compare"
                },
                {
                    "name": "cpas",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "RA Compare"
                },
                {
                    "name": "lovrs",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Load Overrun"
                },
                {
                    "name": "covfs",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Counter Overflow"
                }
            ],
            "id": "tc1.idr2",
            "name": "idr2",
            "offset": "0xa8",
            "doc": "Interrupt Disable Register (channel = 2)"
        },
        "tc1.imr2": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "etrgs",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "External Trigger"
                },
                {
                    "name": "ldrbs",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "RB Loading"
                },
                {
                    "name": "ldras",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "RA Loading"
                },
                {
                    "name": "cpcs",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "RC Compare"
                },
                {
                    "name": "cpbs",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "RB Compare"
                },
                {
                    "name": "cpas",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "RA Compare"
                },
                {
                    "name": "lovrs",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Load Overrun"
                },
                {
                    "name": "covfs",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Counter Overflow"
                }
            ],
            "id": "tc1.imr2",
            "name": "imr2",
            "offset": "0xac",
            "doc": "Interrupt Mask Register (channel = 2)"
        },
        "tc1.bcr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 31,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sync",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Synchro Command"
                }
            ],
            "id": "tc1.bcr",
            "name": "bcr",
            "offset": "0xc0",
            "doc": "Block Control Register"
        },
        "tc1.bmr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 6,
                    "nbits": 26,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "tc2xc2s",
                    "lsb": 4,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "External Clock Signal 2 Selection"
                },
                {
                    "name": "tc1xc1s",
                    "lsb": 2,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "External Clock Signal 1 Selection"
                },
                {
                    "name": "tc0xc0s",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "External Clock Signal 0 Selection"
                }
            ],
            "id": "tc1.bmr",
            "name": "bmr",
            "offset": "0xc4",
            "doc": "Block Mode Register"
        },
        "twi0": {
            "type": "blk",
            "children": [
                "twi0.cr",
                "twi0.mmr",
                "twi0.smr",
                "twi0.iadr",
                "twi0.cwgr",
                "twi0.sr",
                "twi0.ier",
                "twi0.idr",
                "twi0.imr",
                "twi0.rhr",
                "twi0.thr",
                "twi0.wprot_mode",
                "twi0.wprot_status"
            ],
            "id": "twi0",
            "name": "twi0",
            "offset": "0xf8010000",
            "doc": "Two-wire Interface 0"
        },
        "twi0.cr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "swrst",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Software Reset"
                },
                {
                    "name": "quick",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "SMBUS Quick Command"
                },
                {
                    "name": "svdis",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "TWI Slave Mode Disabled"
                },
                {
                    "name": "sven",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "TWI Slave Mode Enabled"
                },
                {
                    "name": "msdis",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "TWI Master Mode Disabled"
                },
                {
                    "name": "msen",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "TWI Master Mode Enabled"
                },
                {
                    "name": "stop",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Send a STOP Condition"
                },
                {
                    "name": "start",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Send a START Condition"
                }
            ],
            "id": "twi0.cr",
            "name": "cr",
            "offset": "0x0",
            "doc": "Control Register"
        },
        "twi0.mmr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd3",
                    "lsb": 23,
                    "nbits": 9,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "dadr",
                    "lsb": 16,
                    "nbits": 7,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Device Address"
                },
                {
                    "name": "rsvd1",
                    "lsb": 13,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "mread",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Master Read Direction"
                },
                {
                    "name": "rsvd0",
                    "lsb": 10,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "iadrsz",
                    "lsb": 8,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Internal Device Address Size"
                },
                {
                    "name": "rsvd2",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                }
            ],
            "id": "twi0.mmr",
            "name": "mmr",
            "offset": "0x4",
            "doc": "Master Mode Register"
        },
        "twi0.smr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 23,
                    "nbits": 9,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sadr",
                    "lsb": 16,
                    "nbits": 7,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Slave Address"
                },
                {
                    "name": "rsvd0",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                }
            ],
            "id": "twi0.smr",
            "name": "smr",
            "offset": "0x8",
            "doc": "Slave Mode Register"
        },
        "twi0.iadr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "iadr",
                    "lsb": 0,
                    "nbits": 24,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Internal Address"
                }
            ],
            "id": "twi0.iadr",
            "name": "iadr",
            "offset": "0xc",
            "doc": "Internal Address Register"
        },
        "twi0.cwgr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 19,
                    "nbits": 13,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ckdiv",
                    "lsb": 16,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Clock Divider"
                },
                {
                    "name": "chdiv",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Clock High Divider"
                },
                {
                    "name": "cldiv",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Clock Low Divider"
                }
            ],
            "id": "twi0.cwgr",
            "name": "cwgr",
            "offset": "0x10",
            "doc": "Clock Waveform Generator Register"
        },
        "twi0.sr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 12,
                    "nbits": 20,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "eosacc",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "End Of Slave Access (clear on read)"
                },
                {
                    "name": "sclws",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Clock Wait State (automatically set / reset)"
                },
                {
                    "name": "arblst",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Arbitration Lost (clear on read)"
                },
                {
                    "name": "nack",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Not Acknowledged (clear on read)"
                },
                {
                    "name": "rsvd0",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ovre",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Overrun Error (clear on read)"
                },
                {
                    "name": "gacc",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "General Call Access (clear on read)"
                },
                {
                    "name": "svacc",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Slave Access (automatically set / reset)"
                },
                {
                    "name": "svread",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "1",
                    "doc": "Slave Read (automatically set / reset)"
                },
                {
                    "name": "txrdy",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Transmit Holding Register Ready (automatically set / reset)"
                },
                {
                    "name": "rxrdy",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Receive Holding Register Ready (automatically set / reset)"
                },
                {
                    "name": "txcomp",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "1",
                    "doc": "Transmission Completed (automatically set / reset)"
                }
            ],
            "id": "twi0.sr",
            "name": "sr",
            "offset": "0x20",
            "doc": "Status Register"
        },
        "twi0.ier": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd2",
                    "lsb": 12,
                    "nbits": 20,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "eosacc",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "End Of Slave Access Interrupt Enable"
                },
                {
                    "name": "scl_ws",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clock Wait State Interrupt Enable"
                },
                {
                    "name": "arblst",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Arbitration Lost Interrupt Enable"
                },
                {
                    "name": "nack",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Not Acknowledge Interrupt Enable"
                },
                {
                    "name": "rsvd1",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ovre",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Overrun Error Interrupt Enable"
                },
                {
                    "name": "gacc",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "General Call Access Interrupt Enable"
                },
                {
                    "name": "svacc",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Slave Access Interrupt Enable"
                },
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "txrdy",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Transmit Holding Register Ready Interrupt Enable"
                },
                {
                    "name": "rxrdy",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Receive Holding Register Ready Interrupt Enable"
                },
                {
                    "name": "txcomp",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Transmission Completed Interrupt Enable"
                }
            ],
            "id": "twi0.ier",
            "name": "ier",
            "offset": "0x24",
            "doc": "Interrupt Enable Register"
        },
        "twi0.idr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd2",
                    "lsb": 12,
                    "nbits": 20,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "eosacc",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "End Of Slave Access Interrupt Disable"
                },
                {
                    "name": "scl_ws",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clock Wait State Interrupt Disable"
                },
                {
                    "name": "arblst",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Arbitration Lost Interrupt Disable"
                },
                {
                    "name": "nack",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Not Acknowledge Interrupt Disable"
                },
                {
                    "name": "rsvd1",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ovre",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Overrun Error Interrupt Disable"
                },
                {
                    "name": "gacc",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "General Call Access Interrupt Disable"
                },
                {
                    "name": "svacc",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Slave Access Interrupt Disable"
                },
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "txrdy",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Transmit Holding Register Ready Interrupt Disable"
                },
                {
                    "name": "rxrdy",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Receive Holding Register Ready Interrupt Disable"
                },
                {
                    "name": "txcomp",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Transmission Completed Interrupt Disable"
                }
            ],
            "id": "twi0.idr",
            "name": "idr",
            "offset": "0x28",
            "doc": "Interrupt Disable Register"
        },
        "twi0.imr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd2",
                    "lsb": 12,
                    "nbits": 20,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "eosacc",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "End Of Slave Access Interrupt Mask"
                },
                {
                    "name": "scl_ws",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Clock Wait State Interrupt Mask"
                },
                {
                    "name": "arblst",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Arbitration Lost Interrupt Mask"
                },
                {
                    "name": "nack",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Not Acknowledge Interrupt Mask"
                },
                {
                    "name": "rsvd1",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ovre",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Overrun Error Interrupt Mask"
                },
                {
                    "name": "gacc",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "General Call Access Interrupt Mask"
                },
                {
                    "name": "svacc",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Slave Access Interrupt Mask"
                },
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "txrdy",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Transmit Holding Register Ready Interrupt Mask"
                },
                {
                    "name": "rxrdy",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Receive Holding Register Ready Interrupt Mask"
                },
                {
                    "name": "txcomp",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Transmission Completed Interrupt Mask"
                }
            ],
            "id": "twi0.imr",
            "name": "imr",
            "offset": "0x2c",
            "doc": "Interrupt Mask Register"
        },
        "twi0.rhr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rxdata",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Master or Slave Receive Holding Data"
                }
            ],
            "id": "twi0.rhr",
            "name": "rhr",
            "offset": "0x30",
            "doc": "Receive Holding Register"
        },
        "twi0.thr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "txdata",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Master or Slave Transmit Holding Data"
                }
            ],
            "id": "twi0.thr",
            "name": "thr",
            "offset": "0x34",
            "doc": "Transmit Holding Register"
        },
        "twi0.wprot_mode": {
            "type": "reg",
            "fields": [
                {
                    "name": "security_code",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Write protection mode security code"
                },
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 7,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "wprot",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Write protection bit"
                }
            ],
            "id": "twi0.wprot_mode",
            "name": "wprot_mode",
            "offset": "0xe4",
            "doc": "Protection Mode Register"
        },
        "twi0.wprot_status": {
            "type": "reg",
            "fields": [
                {
                    "name": "wprotaddr",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Write Protection Error Address"
                },
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 7,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "wproterr",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Write Protection Error"
                }
            ],
            "id": "twi0.wprot_status",
            "name": "wprot_status",
            "offset": "0xe8",
            "doc": "Protection Status Register"
        },
        "twi1": {
            "type": "blk",
            "children": [
                "twi1.cr",
                "twi1.mmr",
                "twi1.smr",
                "twi1.iadr",
                "twi1.cwgr",
                "twi1.sr",
                "twi1.ier",
                "twi1.idr",
                "twi1.imr",
                "twi1.rhr",
                "twi1.thr",
                "twi1.wprot_mode",
                "twi1.wprot_status"
            ],
            "id": "twi1",
            "name": "twi1",
            "offset": "0xf8014000",
            "doc": "Two-wire Interface 1"
        },
        "twi1.cr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "swrst",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Software Reset"
                },
                {
                    "name": "quick",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "SMBUS Quick Command"
                },
                {
                    "name": "svdis",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "TWI Slave Mode Disabled"
                },
                {
                    "name": "sven",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "TWI Slave Mode Enabled"
                },
                {
                    "name": "msdis",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "TWI Master Mode Disabled"
                },
                {
                    "name": "msen",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "TWI Master Mode Enabled"
                },
                {
                    "name": "stop",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Send a STOP Condition"
                },
                {
                    "name": "start",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Send a START Condition"
                }
            ],
            "id": "twi1.cr",
            "name": "cr",
            "offset": "0x0",
            "doc": "Control Register"
        },
        "twi1.mmr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd3",
                    "lsb": 23,
                    "nbits": 9,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "dadr",
                    "lsb": 16,
                    "nbits": 7,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Device Address"
                },
                {
                    "name": "rsvd1",
                    "lsb": 13,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "mread",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Master Read Direction"
                },
                {
                    "name": "rsvd0",
                    "lsb": 10,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "iadrsz",
                    "lsb": 8,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Internal Device Address Size"
                },
                {
                    "name": "rsvd2",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                }
            ],
            "id": "twi1.mmr",
            "name": "mmr",
            "offset": "0x4",
            "doc": "Master Mode Register"
        },
        "twi1.smr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 23,
                    "nbits": 9,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sadr",
                    "lsb": 16,
                    "nbits": 7,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Slave Address"
                },
                {
                    "name": "rsvd0",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                }
            ],
            "id": "twi1.smr",
            "name": "smr",
            "offset": "0x8",
            "doc": "Slave Mode Register"
        },
        "twi1.iadr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "iadr",
                    "lsb": 0,
                    "nbits": 24,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Internal Address"
                }
            ],
            "id": "twi1.iadr",
            "name": "iadr",
            "offset": "0xc",
            "doc": "Internal Address Register"
        },
        "twi1.cwgr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 19,
                    "nbits": 13,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ckdiv",
                    "lsb": 16,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Clock Divider"
                },
                {
                    "name": "chdiv",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Clock High Divider"
                },
                {
                    "name": "cldiv",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Clock Low Divider"
                }
            ],
            "id": "twi1.cwgr",
            "name": "cwgr",
            "offset": "0x10",
            "doc": "Clock Waveform Generator Register"
        },
        "twi1.sr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 12,
                    "nbits": 20,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "eosacc",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "End Of Slave Access (clear on read)"
                },
                {
                    "name": "sclws",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Clock Wait State (automatically set / reset)"
                },
                {
                    "name": "arblst",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Arbitration Lost (clear on read)"
                },
                {
                    "name": "nack",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Not Acknowledged (clear on read)"
                },
                {
                    "name": "rsvd0",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ovre",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Overrun Error (clear on read)"
                },
                {
                    "name": "gacc",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "General Call Access (clear on read)"
                },
                {
                    "name": "svacc",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Slave Access (automatically set / reset)"
                },
                {
                    "name": "svread",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "1",
                    "doc": "Slave Read (automatically set / reset)"
                },
                {
                    "name": "txrdy",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Transmit Holding Register Ready (automatically set / reset)"
                },
                {
                    "name": "rxrdy",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Receive Holding Register Ready (automatically set / reset)"
                },
                {
                    "name": "txcomp",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "1",
                    "doc": "Transmission Completed (automatically set / reset)"
                }
            ],
            "id": "twi1.sr",
            "name": "sr",
            "offset": "0x20",
            "doc": "Status Register"
        },
        "twi1.ier": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd2",
                    "lsb": 12,
                    "nbits": 20,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "eosacc",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "End Of Slave Access Interrupt Enable"
                },
                {
                    "name": "scl_ws",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clock Wait State Interrupt Enable"
                },
                {
                    "name": "arblst",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Arbitration Lost Interrupt Enable"
                },
                {
                    "name": "nack",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Not Acknowledge Interrupt Enable"
                },
                {
                    "name": "rsvd1",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ovre",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Overrun Error Interrupt Enable"
                },
                {
                    "name": "gacc",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "General Call Access Interrupt Enable"
                },
                {
                    "name": "svacc",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Slave Access Interrupt Enable"
                },
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "txrdy",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Transmit Holding Register Ready Interrupt Enable"
                },
                {
                    "name": "rxrdy",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Receive Holding Register Ready Interrupt Enable"
                },
                {
                    "name": "txcomp",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Transmission Completed Interrupt Enable"
                }
            ],
            "id": "twi1.ier",
            "name": "ier",
            "offset": "0x24",
            "doc": "Interrupt Enable Register"
        },
        "twi1.idr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd2",
                    "lsb": 12,
                    "nbits": 20,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "eosacc",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "End Of Slave Access Interrupt Disable"
                },
                {
                    "name": "scl_ws",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clock Wait State Interrupt Disable"
                },
                {
                    "name": "arblst",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Arbitration Lost Interrupt Disable"
                },
                {
                    "name": "nack",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Not Acknowledge Interrupt Disable"
                },
                {
                    "name": "rsvd1",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ovre",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Overrun Error Interrupt Disable"
                },
                {
                    "name": "gacc",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "General Call Access Interrupt Disable"
                },
                {
                    "name": "svacc",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Slave Access Interrupt Disable"
                },
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "txrdy",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Transmit Holding Register Ready Interrupt Disable"
                },
                {
                    "name": "rxrdy",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Receive Holding Register Ready Interrupt Disable"
                },
                {
                    "name": "txcomp",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Transmission Completed Interrupt Disable"
                }
            ],
            "id": "twi1.idr",
            "name": "idr",
            "offset": "0x28",
            "doc": "Interrupt Disable Register"
        },
        "twi1.imr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd2",
                    "lsb": 12,
                    "nbits": 20,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "eosacc",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "End Of Slave Access Interrupt Mask"
                },
                {
                    "name": "scl_ws",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Clock Wait State Interrupt Mask"
                },
                {
                    "name": "arblst",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Arbitration Lost Interrupt Mask"
                },
                {
                    "name": "nack",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Not Acknowledge Interrupt Mask"
                },
                {
                    "name": "rsvd1",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ovre",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Overrun Error Interrupt Mask"
                },
                {
                    "name": "gacc",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "General Call Access Interrupt Mask"
                },
                {
                    "name": "svacc",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Slave Access Interrupt Mask"
                },
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "txrdy",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Transmit Holding Register Ready Interrupt Mask"
                },
                {
                    "name": "rxrdy",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Receive Holding Register Ready Interrupt Mask"
                },
                {
                    "name": "txcomp",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Transmission Completed Interrupt Mask"
                }
            ],
            "id": "twi1.imr",
            "name": "imr",
            "offset": "0x2c",
            "doc": "Interrupt Mask Register"
        },
        "twi1.rhr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rxdata",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Master or Slave Receive Holding Data"
                }
            ],
            "id": "twi1.rhr",
            "name": "rhr",
            "offset": "0x30",
            "doc": "Receive Holding Register"
        },
        "twi1.thr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "txdata",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Master or Slave Transmit Holding Data"
                }
            ],
            "id": "twi1.thr",
            "name": "thr",
            "offset": "0x34",
            "doc": "Transmit Holding Register"
        },
        "twi1.wprot_mode": {
            "type": "reg",
            "fields": [
                {
                    "name": "security_code",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Write protection mode security code"
                },
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 7,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "wprot",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Write protection bit"
                }
            ],
            "id": "twi1.wprot_mode",
            "name": "wprot_mode",
            "offset": "0xe4",
            "doc": "Protection Mode Register"
        },
        "twi1.wprot_status": {
            "type": "reg",
            "fields": [
                {
                    "name": "wprotaddr",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Write Protection Error Address"
                },
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 7,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "wproterr",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Write Protection Error"
                }
            ],
            "id": "twi1.wprot_status",
            "name": "wprot_status",
            "offset": "0xe8",
            "doc": "Protection Status Register"
        },
        "usart0": {
            "type": "blk",
            "children": [
                "usart0.cr",
                "usart0.cr_spi_mode",
                "usart0.mr",
                "usart0.mr_spi_mode",
                "usart0.ier",
                "usart0.ier_spi_mode",
                "usart0.ier_lin_mode",
                "usart0.idr",
                "usart0.idr_spi_mode",
                "usart0.idr_lin_mode",
                "usart0.imr",
                "usart0.imr_spi_mode",
                "usart0.imr_lin_mode",
                "usart0.csr",
                "usart0.csr_spi_mode",
                "usart0.csr_lin_mode",
                "usart0.rhr",
                "usart0.thr",
                "usart0.brgr",
                "usart0.rtor",
                "usart0.ttgr",
                "usart0.fidi",
                "usart0.ner",
                "usart0.if",
                "usart0.man",
                "usart0.linmr",
                "usart0.linir",
                "usart0.wpmr",
                "usart0.wpsr"
            ],
            "id": "usart0",
            "name": "usart0",
            "offset": "0xf801c000",
            "doc": "Universal Synchronous Asynchronous Receiver Transmitter 0"
        },
        "usart0.cr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd2",
                    "lsb": 22,
                    "nbits": 10,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "linwkup",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Send LIN Wakeup Signal"
                },
                {
                    "name": "linabt",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Abort LIN Transmission"
                },
                {
                    "name": "rtsdis",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Request to Send Disable"
                },
                {
                    "name": "rtsen",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Request to Send Enable"
                },
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "retto",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Rearm Time-out"
                },
                {
                    "name": "rstnack",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Reset Non Acknowledge"
                },
                {
                    "name": "rstit",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Reset Iterations"
                },
                {
                    "name": "senda",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Send Address"
                },
                {
                    "name": "sttto",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Start Time-out"
                },
                {
                    "name": "stpbrk",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Stop Break"
                },
                {
                    "name": "sttbrk",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Start Break"
                },
                {
                    "name": "rststa",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Reset Status Bits"
                },
                {
                    "name": "txdis",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Transmitter Disable"
                },
                {
                    "name": "txen",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Transmitter Enable"
                },
                {
                    "name": "rxdis",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Receiver Disable"
                },
                {
                    "name": "rxen",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Receiver Enable"
                },
                {
                    "name": "rsttx",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Reset Transmitter"
                },
                {
                    "name": "rstrx",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Reset Receiver"
                },
                {
                    "name": "rsvd1",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                }
            ],
            "id": "usart0.cr",
            "name": "cr",
            "offset": "0x0",
            "doc": "Control Register"
        },
        "usart0.cr_spi_mode": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd2",
                    "lsb": 20,
                    "nbits": 12,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rcs",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Release SPI Chip Select"
                },
                {
                    "name": "fcs",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Force SPI Chip Select"
                },
                {
                    "name": "rsvd0",
                    "lsb": 9,
                    "nbits": 9,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rststa",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Reset Status Bits"
                },
                {
                    "name": "txdis",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Transmitter Disable"
                },
                {
                    "name": "txen",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Transmitter Enable"
                },
                {
                    "name": "rxdis",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Receiver Disable"
                },
                {
                    "name": "rxen",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Receiver Enable"
                },
                {
                    "name": "rsttx",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Reset Transmitter"
                },
                {
                    "name": "rstrx",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Reset Receiver"
                },
                {
                    "name": "rsvd1",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                }
            ],
            "id": "usart0.cr_spi_mode",
            "name": "cr_spi_mode",
            "offset": "0x0",
            "doc": "Control Register"
        },
        "usart0.mr": {
            "type": "reg",
            "fields": [
                {
                    "name": "onebit",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Start Frame Delimiter Selector"
                },
                {
                    "name": "modsync",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Manchester Synchronization Mode"
                },
                {
                    "name": "man",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Manchester Encoder/Decoder Enable"
                },
                {
                    "name": "filter",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Infrared Receive Line Filter"
                },
                {
                    "name": "rsvd0",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "max_iteration",
                    "lsb": 24,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Maximum Number of Automatic Iteration"
                },
                {
                    "name": "invdata",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "INverted Data"
                },
                {
                    "name": "var_sync",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Variable Synchronization of Command/Data Sync Start Frame Delimiter"
                },
                {
                    "name": "dsnack",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Disable Successive NACK"
                },
                {
                    "name": "inack",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Inhibit Non Acknowledge"
                },
                {
                    "name": "over",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Oversampling Mode"
                },
                {
                    "name": "clko",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Clock Output Select"
                },
                {
                    "name": "mode9",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "9-bit Character Length"
                },
                {
                    "name": "msbf",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit Order"
                },
                {
                    "name": "chmode",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel Mode"
                },
                {
                    "name": "nbstop",
                    "lsb": 12,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Number of Stop Bits"
                },
                {
                    "name": "par",
                    "lsb": 9,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Parity Type"
                },
                {
                    "name": "sync",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Synchronous Mode Select"
                },
                {
                    "name": "chrl",
                    "lsb": 6,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Character Length."
                },
                {
                    "name": "usclks",
                    "lsb": 4,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Clock Selection"
                },
                {
                    "name": "usart_mode",
                    "lsb": 0,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "USART Mode of Operation"
                }
            ],
            "id": "usart0.mr",
            "name": "mr",
            "offset": "0x4",
            "doc": "Mode Register"
        },
        "usart0.mr_spi_mode": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd2",
                    "lsb": 21,
                    "nbits": 11,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "wrdbt",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Wait Read Data Before Transfer"
                },
                {
                    "name": "rsvd1",
                    "lsb": 17,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "cpol",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "SPI Clock Polarity"
                },
                {
                    "name": "rsvd0",
                    "lsb": 9,
                    "nbits": 7,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "cpha",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "SPI Clock Phase"
                },
                {
                    "name": "chrl",
                    "lsb": 6,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Character Length."
                },
                {
                    "name": "usclks",
                    "lsb": 4,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Clock Selection"
                },
                {
                    "name": "usart_mode",
                    "lsb": 0,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "USART Mode of Operation"
                }
            ],
            "id": "usart0.mr_spi_mode",
            "name": "mr_spi_mode",
            "offset": "0x4",
            "doc": "Mode Register"
        },
        "usart0.ier": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd4",
                    "lsb": 25,
                    "nbits": 7,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "mane",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Manchester Error Interrupt Enable"
                },
                {
                    "name": "rsvd3",
                    "lsb": 20,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ctsic",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear to Send Input Change Interrupt Enable"
                },
                {
                    "name": "rsvd2",
                    "lsb": 14,
                    "nbits": 5,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "nack",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Non Acknowledge Interrupt Enable"
                },
                {
                    "name": "rsvd1",
                    "lsb": 11,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "iter",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Max number of Repetitions Reached Interrupt Enable"
                },
                {
                    "name": "txempty",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "TXEMPTY Interrupt Enable"
                },
                {
                    "name": "timeout",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Time-out Interrupt Enable"
                },
                {
                    "name": "pare",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Parity Error Interrupt Enable"
                },
                {
                    "name": "frame",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Framing Error Interrupt Enable"
                },
                {
                    "name": "ovre",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Overrun Error Interrupt Enable"
                },
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rxbrk",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Receiver Break Interrupt Enable"
                },
                {
                    "name": "txrdy",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "TXRDY Interrupt Enable"
                },
                {
                    "name": "rxrdy",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "RXRDY Interrupt Enable"
                }
            ],
            "id": "usart0.ier",
            "name": "ier",
            "offset": "0x8",
            "doc": "Interrupt Enable Register"
        },
        "usart0.ier_spi_mode": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd2",
                    "lsb": 11,
                    "nbits": 21,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "unre",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "SPI Underrun Error Interrupt Enable"
                },
                {
                    "name": "txempty",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "TXEMPTY Interrupt Enable"
                },
                {
                    "name": "rsvd1",
                    "lsb": 6,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ovre",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Overrun Error Interrupt Enable"
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "txrdy",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "TXRDY Interrupt Enable"
                },
                {
                    "name": "rxrdy",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "RXRDY Interrupt Enable"
                }
            ],
            "id": "usart0.ier_spi_mode",
            "name": "ier_spi_mode",
            "offset": "0x8",
            "doc": "Interrupt Enable Register"
        },
        "usart0.ier_lin_mode": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd3",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "linsnre",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "LIN Slave Not Responding Error Interrupt Enable"
                },
                {
                    "name": "lince",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "LIN Checksum Error Interrupt Enable"
                },
                {
                    "name": "linipe",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "LIN Identifier Parity Interrupt Enable"
                },
                {
                    "name": "linisfe",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "LIN Inconsistent Synch Field Error Interrupt Enable"
                },
                {
                    "name": "linbe",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "LIN Bus Error Interrupt Enable"
                },
                {
                    "name": "rsvd2",
                    "lsb": 16,
                    "nbits": 9,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "lintc",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "LIN Transfer Completed Interrupt Enable"
                },
                {
                    "name": "linid",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "LIN Identifier Sent or LIN Identifier Received Interrupt Enable"
                },
                {
                    "name": "linbk",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "LIN Break Sent or LIN Break Received Interrupt Enable"
                },
                {
                    "name": "rsvd1",
                    "lsb": 10,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "txempty",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "TXEMPTY Interrupt Enable"
                },
                {
                    "name": "timeout",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Time-out Interrupt Enable"
                },
                {
                    "name": "pare",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Parity Error Interrupt Enable"
                },
                {
                    "name": "frame",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Framing Error Interrupt Enable"
                },
                {
                    "name": "ovre",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Overrun Error Interrupt Enable"
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "txrdy",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "TXRDY Interrupt Enable"
                },
                {
                    "name": "rxrdy",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "RXRDY Interrupt Enable"
                }
            ],
            "id": "usart0.ier_lin_mode",
            "name": "ier_lin_mode",
            "offset": "0x8",
            "doc": "Interrupt Enable Register"
        },
        "usart0.idr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd4",
                    "lsb": 25,
                    "nbits": 7,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "mane",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Manchester Error Interrupt Disable"
                },
                {
                    "name": "rsvd3",
                    "lsb": 20,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ctsic",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear to Send Input Change Interrupt Disable"
                },
                {
                    "name": "rsvd2",
                    "lsb": 14,
                    "nbits": 5,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "nack",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Non Acknowledge Interrupt Disable"
                },
                {
                    "name": "rsvd1",
                    "lsb": 11,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "iter",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Max number of Repetitions Reached Interrupt Disable"
                },
                {
                    "name": "txempty",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "TXEMPTY Interrupt Disable"
                },
                {
                    "name": "timeout",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Time-out Interrupt Disable"
                },
                {
                    "name": "pare",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Parity Error Interrupt Disable"
                },
                {
                    "name": "frame",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Framing Error Interrupt Disable"
                },
                {
                    "name": "ovre",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Overrun Error Interrupt Enable"
                },
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rxbrk",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Receiver Break Interrupt Disable"
                },
                {
                    "name": "txrdy",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "TXRDY Interrupt Disable"
                },
                {
                    "name": "rxrdy",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "RXRDY Interrupt Disable"
                }
            ],
            "id": "usart0.idr",
            "name": "idr",
            "offset": "0xc",
            "doc": "Interrupt Disable Register"
        },
        "usart0.idr_spi_mode": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd2",
                    "lsb": 11,
                    "nbits": 21,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "unre",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "SPI Underrun Error Interrupt Disable"
                },
                {
                    "name": "txempty",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "TXEMPTY Interrupt Disable"
                },
                {
                    "name": "rsvd1",
                    "lsb": 6,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ovre",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Overrun Error Interrupt Disable"
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "txrdy",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "TXRDY Interrupt Disable"
                },
                {
                    "name": "rxrdy",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "RXRDY Interrupt Disable"
                }
            ],
            "id": "usart0.idr_spi_mode",
            "name": "idr_spi_mode",
            "offset": "0xc",
            "doc": "Interrupt Disable Register"
        },
        "usart0.idr_lin_mode": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd3",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "linsnre",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "LIN Slave Not Responding Error Interrupt Disable"
                },
                {
                    "name": "lince",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "LIN Checksum Error Interrupt Disable"
                },
                {
                    "name": "linipe",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "LIN Identifier Parity Interrupt Disable"
                },
                {
                    "name": "linisfe",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "LIN Inconsistent Synch Field Error Interrupt Disable"
                },
                {
                    "name": "linbe",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "LIN Bus Error Interrupt Disable"
                },
                {
                    "name": "rsvd2",
                    "lsb": 16,
                    "nbits": 9,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "lintc",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "LIN Transfer Completed Interrupt Disable"
                },
                {
                    "name": "linid",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "LIN Identifier Sent or LIN Identifier Received Interrupt Disable"
                },
                {
                    "name": "linbk",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "LIN Break Sent or LIN Break Received Interrupt Disable"
                },
                {
                    "name": "rsvd1",
                    "lsb": 10,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "txempty",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "TXEMPTY Interrupt Disable"
                },
                {
                    "name": "timeout",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Time-out Interrupt Disable"
                },
                {
                    "name": "pare",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Parity Error Interrupt Disable"
                },
                {
                    "name": "frame",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Framing Error Interrupt Disable"
                },
                {
                    "name": "ovre",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Overrun Error Interrupt Disable"
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "txrdy",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "TXRDY Interrupt Disable"
                },
                {
                    "name": "rxrdy",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "RXRDY Interrupt Disable"
                }
            ],
            "id": "usart0.idr_lin_mode",
            "name": "idr_lin_mode",
            "offset": "0xc",
            "doc": "Interrupt Disable Register"
        },
        "usart0.imr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd4",
                    "lsb": 25,
                    "nbits": 7,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "mane",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Manchester Error Interrupt Mask"
                },
                {
                    "name": "rsvd3",
                    "lsb": 20,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ctsic",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Clear to Send Input Change Interrupt Mask"
                },
                {
                    "name": "rsvd2",
                    "lsb": 14,
                    "nbits": 5,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "nack",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Non Acknowledge Interrupt Mask"
                },
                {
                    "name": "rsvd1",
                    "lsb": 11,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "iter",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Max number of Repetitions Reached Interrupt Mask"
                },
                {
                    "name": "txempty",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "TXEMPTY Interrupt Mask"
                },
                {
                    "name": "timeout",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Time-out Interrupt Mask"
                },
                {
                    "name": "pare",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Parity Error Interrupt Mask"
                },
                {
                    "name": "frame",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Framing Error Interrupt Mask"
                },
                {
                    "name": "ovre",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Overrun Error Interrupt Mask"
                },
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rxbrk",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Receiver Break Interrupt Mask"
                },
                {
                    "name": "txrdy",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "TXRDY Interrupt Mask"
                },
                {
                    "name": "rxrdy",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "RXRDY Interrupt Mask"
                }
            ],
            "id": "usart0.imr",
            "name": "imr",
            "offset": "0x10",
            "doc": "Interrupt Mask Register"
        },
        "usart0.imr_spi_mode": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd2",
                    "lsb": 11,
                    "nbits": 21,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "unre",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "SPI Underrun Error Interrupt Mask"
                },
                {
                    "name": "txempty",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "TXEMPTY Interrupt Mask"
                },
                {
                    "name": "rsvd1",
                    "lsb": 6,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ovre",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Overrun Error Interrupt Mask"
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "txrdy",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "TXRDY Interrupt Mask"
                },
                {
                    "name": "rxrdy",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "RXRDY Interrupt Mask"
                }
            ],
            "id": "usart0.imr_spi_mode",
            "name": "imr_spi_mode",
            "offset": "0x10",
            "doc": "Interrupt Mask Register"
        },
        "usart0.imr_lin_mode": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd3",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "linsnre",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "LIN Slave Not Responding Error Interrupt Mask"
                },
                {
                    "name": "lince",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "LIN Checksum Error Interrupt Mask"
                },
                {
                    "name": "linipe",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "LIN Identifier Parity Interrupt Mask"
                },
                {
                    "name": "linisfe",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "LIN Inconsistent Synch Field Error Interrupt Mask"
                },
                {
                    "name": "linbe",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "LIN Bus Error Interrupt Mask"
                },
                {
                    "name": "rsvd2",
                    "lsb": 16,
                    "nbits": 9,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "lintc",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "LIN Transfer Completed Interrupt Mask"
                },
                {
                    "name": "linid",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "LIN Identifier Sent or LIN Identifier Received Interrupt Mask"
                },
                {
                    "name": "linbk",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "LIN Break Sent or LIN Break Received Interrupt Mask"
                },
                {
                    "name": "rsvd1",
                    "lsb": 10,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "txempty",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "TXEMPTY Interrupt Mask"
                },
                {
                    "name": "timeout",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Time-out Interrupt Mask"
                },
                {
                    "name": "pare",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Parity Error Interrupt Mask"
                },
                {
                    "name": "frame",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Framing Error Interrupt Mask"
                },
                {
                    "name": "ovre",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Overrun Error Interrupt Mask"
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "txrdy",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "TXRDY Interrupt Mask"
                },
                {
                    "name": "rxrdy",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "RXRDY Interrupt Mask"
                }
            ],
            "id": "usart0.imr_lin_mode",
            "name": "imr_lin_mode",
            "offset": "0x10",
            "doc": "Interrupt Mask Register"
        },
        "usart0.csr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd4",
                    "lsb": 25,
                    "nbits": 7,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "manerr",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Manchester Error"
                },
                {
                    "name": "cts",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Image of CTS Input"
                },
                {
                    "name": "rsvd3",
                    "lsb": 20,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ctsic",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Clear to Send Input Change Flag"
                },
                {
                    "name": "rsvd2",
                    "lsb": 14,
                    "nbits": 5,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "nack",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Non Acknowledge Interrupt"
                },
                {
                    "name": "rsvd1",
                    "lsb": 11,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "iter",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Max number of Repetitions Reached"
                },
                {
                    "name": "txempty",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Transmitter Empty"
                },
                {
                    "name": "timeout",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Receiver Time-out"
                },
                {
                    "name": "pare",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Parity Error"
                },
                {
                    "name": "frame",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Framing Error"
                },
                {
                    "name": "ovre",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Overrun Error"
                },
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rxbrk",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Break Received/End of Break"
                },
                {
                    "name": "txrdy",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Transmitter Ready"
                },
                {
                    "name": "rxrdy",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Receiver Ready"
                }
            ],
            "id": "usart0.csr",
            "name": "csr",
            "offset": "0x14",
            "doc": "Channel Status Register"
        },
        "usart0.csr_spi_mode": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd2",
                    "lsb": 11,
                    "nbits": 21,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "unre",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Underrun Error"
                },
                {
                    "name": "txempty",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Transmitter Empty"
                },
                {
                    "name": "rsvd1",
                    "lsb": 6,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ovre",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Overrun Error"
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "txrdy",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Transmitter Ready"
                },
                {
                    "name": "rxrdy",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Receiver Ready"
                }
            ],
            "id": "usart0.csr_spi_mode",
            "name": "csr_spi_mode",
            "offset": "0x14",
            "doc": "Channel Status Register"
        },
        "usart0.csr_lin_mode": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd4",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "linsnre",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "LIN Slave Not Responding Error"
                },
                {
                    "name": "lince",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "LIN Checksum Error"
                },
                {
                    "name": "linipe",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "LIN Identifier Parity Error"
                },
                {
                    "name": "linisfe",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "LIN Inconsistent Synch Field Error"
                },
                {
                    "name": "linbe",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "LIN Bit Error"
                },
                {
                    "name": "rsvd3",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "linbls",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "LIN Bus Line Status"
                },
                {
                    "name": "rsvd2",
                    "lsb": 16,
                    "nbits": 7,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "lintc",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "LIN Transfer Completed"
                },
                {
                    "name": "linid",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "LIN Identifier Sent or LIN Identifier Received"
                },
                {
                    "name": "linbk",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "LIN Break Sent or LIN Break Received"
                },
                {
                    "name": "rsvd1",
                    "lsb": 10,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "txempty",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Transmitter Empty"
                },
                {
                    "name": "timeout",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Receiver Time-out"
                },
                {
                    "name": "pare",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Parity Error"
                },
                {
                    "name": "frame",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Framing Error"
                },
                {
                    "name": "ovre",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Overrun Error"
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "txrdy",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Transmitter Ready"
                },
                {
                    "name": "rxrdy",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Receiver Ready"
                }
            ],
            "id": "usart0.csr_lin_mode",
            "name": "csr_lin_mode",
            "offset": "0x14",
            "doc": "Channel Status Register"
        },
        "usart0.rhr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rxsynh",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Received Sync"
                },
                {
                    "name": "rsvd0",
                    "lsb": 9,
                    "nbits": 6,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rxchr",
                    "lsb": 0,
                    "nbits": 9,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Received Character"
                }
            ],
            "id": "usart0.rhr",
            "name": "rhr",
            "offset": "0x18",
            "doc": "Receiver Holding Register"
        },
        "usart0.thr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "txsynh",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Sync Field to be transmitted"
                },
                {
                    "name": "rsvd0",
                    "lsb": 9,
                    "nbits": 6,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "txchr",
                    "lsb": 0,
                    "nbits": 9,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Character to be Transmitted"
                }
            ],
            "id": "usart0.thr",
            "name": "thr",
            "offset": "0x1c",
            "doc": "Transmitter Holding Register"
        },
        "usart0.brgr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 19,
                    "nbits": 13,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "fp",
                    "lsb": 16,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Fractional Part"
                },
                {
                    "name": "cd",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Clock Divider"
                }
            ],
            "id": "usart0.brgr",
            "name": "brgr",
            "offset": "0x20",
            "doc": "Baud Rate Generator Register"
        },
        "usart0.rtor": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 17,
                    "nbits": 15,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "to",
                    "lsb": 0,
                    "nbits": 17,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Time-out Value"
                }
            ],
            "id": "usart0.rtor",
            "name": "rtor",
            "offset": "0x24",
            "doc": "Receiver Time-out Register"
        },
        "usart0.ttgr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "tg",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Timeguard Value"
                }
            ],
            "id": "usart0.ttgr",
            "name": "ttgr",
            "offset": "0x28",
            "doc": "Transmitter Timeguard Register"
        },
        "usart0.fidi": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 11,
                    "nbits": 21,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "fi_di_ratio",
                    "lsb": 0,
                    "nbits": 11,
                    "access": "read-write",
                    "reset": "372",
                    "doc": "FI Over DI Ratio Value"
                }
            ],
            "id": "usart0.fidi",
            "name": "fidi",
            "offset": "0x40",
            "doc": "FI DI Ratio Register"
        },
        "usart0.ner": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "nb_errors",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Number of Errors"
                }
            ],
            "id": "usart0.ner",
            "name": "ner",
            "offset": "0x44",
            "doc": "Number of Errors Register"
        },
        "usart0.if": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "irda_filter",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "IrDA Filter"
                }
            ],
            "id": "usart0.if",
            "name": "if",
            "offset": "0x4c",
            "doc": "IrDA Filter Register"
        },
        "usart0.man": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd5",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "drift",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Drift compensation"
                },
                {
                    "name": "one",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Must Be Set to 1"
                },
                {
                    "name": "rx_mpol",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Receiver Manchester Polarity"
                },
                {
                    "name": "rsvd4",
                    "lsb": 26,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rx_pp",
                    "lsb": 24,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Receiver Preamble Pattern detected"
                },
                {
                    "name": "rsvd3",
                    "lsb": 20,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rx_pl",
                    "lsb": 16,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Receiver Preamble Length"
                },
                {
                    "name": "rsvd2",
                    "lsb": 13,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "tx_mpol",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Transmitter Manchester Polarity"
                },
                {
                    "name": "rsvd1",
                    "lsb": 10,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "tx_pp",
                    "lsb": 8,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Transmitter Preamble Pattern"
                },
                {
                    "name": "rsvd0",
                    "lsb": 4,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "tx_pl",
                    "lsb": 0,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "4",
                    "doc": "Transmitter Preamble Length"
                }
            ],
            "id": "usart0.man",
            "name": "man",
            "offset": "0x50",
            "doc": "Manchester Encoder Decoder Register"
        },
        "usart0.linmr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 17,
                    "nbits": 15,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "pdcm",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "DMAC Mode"
                },
                {
                    "name": "dlc",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data Length Control"
                },
                {
                    "name": "wkuptyp",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Wakeup Signal Type"
                },
                {
                    "name": "fsdis",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Frame Slot Mode Disable"
                },
                {
                    "name": "dlm",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data Length Mode"
                },
                {
                    "name": "chktyp",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Checksum Type"
                },
                {
                    "name": "chkdis",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Checksum Disable"
                },
                {
                    "name": "pardis",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Parity Disable"
                },
                {
                    "name": "nact",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "LIN Node Action"
                }
            ],
            "id": "usart0.linmr",
            "name": "linmr",
            "offset": "0x54",
            "doc": "LIN Mode Register"
        },
        "usart0.linir": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "idchr",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Identifier Character"
                }
            ],
            "id": "usart0.linir",
            "name": "linir",
            "offset": "0x58",
            "doc": "LIN Identifier Register"
        },
        "usart0.wpmr": {
            "type": "reg",
            "fields": [
                {
                    "name": "wpkey",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Write Protect KEY"
                },
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 7,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "wpen",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Write Protect Enable"
                }
            ],
            "id": "usart0.wpmr",
            "name": "wpmr",
            "offset": "0xe4",
            "doc": "Write Protect Mode Register"
        },
        "usart0.wpsr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "wpvsrc",
                    "lsb": 8,
                    "nbits": 16,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Write Protect Violation Source"
                },
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 7,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "wpvs",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Write Protect Violation Status"
                }
            ],
            "id": "usart0.wpsr",
            "name": "wpsr",
            "offset": "0xe8",
            "doc": "Write Protect Status Register"
        },
        "usart1": {
            "type": "blk",
            "children": [
                "usart1.cr",
                "usart1.cr_spi_mode",
                "usart1.mr",
                "usart1.mr_spi_mode",
                "usart1.ier",
                "usart1.ier_spi_mode",
                "usart1.ier_lin_mode",
                "usart1.idr",
                "usart1.idr_spi_mode",
                "usart1.idr_lin_mode",
                "usart1.imr",
                "usart1.imr_spi_mode",
                "usart1.imr_lin_mode",
                "usart1.csr",
                "usart1.csr_spi_mode",
                "usart1.csr_lin_mode",
                "usart1.rhr",
                "usart1.thr",
                "usart1.brgr",
                "usart1.rtor",
                "usart1.ttgr",
                "usart1.fidi",
                "usart1.ner",
                "usart1.if",
                "usart1.man",
                "usart1.linmr",
                "usart1.linir",
                "usart1.wpmr",
                "usart1.wpsr"
            ],
            "id": "usart1",
            "name": "usart1",
            "offset": "0xf8020000",
            "doc": "Universal Synchronous Asynchronous Receiver Transmitter 1"
        },
        "usart1.cr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd2",
                    "lsb": 22,
                    "nbits": 10,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "linwkup",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Send LIN Wakeup Signal"
                },
                {
                    "name": "linabt",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Abort LIN Transmission"
                },
                {
                    "name": "rtsdis",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Request to Send Disable"
                },
                {
                    "name": "rtsen",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Request to Send Enable"
                },
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "retto",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Rearm Time-out"
                },
                {
                    "name": "rstnack",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Reset Non Acknowledge"
                },
                {
                    "name": "rstit",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Reset Iterations"
                },
                {
                    "name": "senda",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Send Address"
                },
                {
                    "name": "sttto",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Start Time-out"
                },
                {
                    "name": "stpbrk",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Stop Break"
                },
                {
                    "name": "sttbrk",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Start Break"
                },
                {
                    "name": "rststa",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Reset Status Bits"
                },
                {
                    "name": "txdis",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Transmitter Disable"
                },
                {
                    "name": "txen",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Transmitter Enable"
                },
                {
                    "name": "rxdis",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Receiver Disable"
                },
                {
                    "name": "rxen",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Receiver Enable"
                },
                {
                    "name": "rsttx",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Reset Transmitter"
                },
                {
                    "name": "rstrx",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Reset Receiver"
                },
                {
                    "name": "rsvd1",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                }
            ],
            "id": "usart1.cr",
            "name": "cr",
            "offset": "0x0",
            "doc": "Control Register"
        },
        "usart1.cr_spi_mode": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd2",
                    "lsb": 20,
                    "nbits": 12,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rcs",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Release SPI Chip Select"
                },
                {
                    "name": "fcs",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Force SPI Chip Select"
                },
                {
                    "name": "rsvd0",
                    "lsb": 9,
                    "nbits": 9,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rststa",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Reset Status Bits"
                },
                {
                    "name": "txdis",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Transmitter Disable"
                },
                {
                    "name": "txen",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Transmitter Enable"
                },
                {
                    "name": "rxdis",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Receiver Disable"
                },
                {
                    "name": "rxen",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Receiver Enable"
                },
                {
                    "name": "rsttx",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Reset Transmitter"
                },
                {
                    "name": "rstrx",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Reset Receiver"
                },
                {
                    "name": "rsvd1",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                }
            ],
            "id": "usart1.cr_spi_mode",
            "name": "cr_spi_mode",
            "offset": "0x0",
            "doc": "Control Register"
        },
        "usart1.mr": {
            "type": "reg",
            "fields": [
                {
                    "name": "onebit",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Start Frame Delimiter Selector"
                },
                {
                    "name": "modsync",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Manchester Synchronization Mode"
                },
                {
                    "name": "man",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Manchester Encoder/Decoder Enable"
                },
                {
                    "name": "filter",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Infrared Receive Line Filter"
                },
                {
                    "name": "rsvd0",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "max_iteration",
                    "lsb": 24,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Maximum Number of Automatic Iteration"
                },
                {
                    "name": "invdata",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "INverted Data"
                },
                {
                    "name": "var_sync",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Variable Synchronization of Command/Data Sync Start Frame Delimiter"
                },
                {
                    "name": "dsnack",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Disable Successive NACK"
                },
                {
                    "name": "inack",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Inhibit Non Acknowledge"
                },
                {
                    "name": "over",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Oversampling Mode"
                },
                {
                    "name": "clko",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Clock Output Select"
                },
                {
                    "name": "mode9",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "9-bit Character Length"
                },
                {
                    "name": "msbf",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit Order"
                },
                {
                    "name": "chmode",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel Mode"
                },
                {
                    "name": "nbstop",
                    "lsb": 12,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Number of Stop Bits"
                },
                {
                    "name": "par",
                    "lsb": 9,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Parity Type"
                },
                {
                    "name": "sync",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Synchronous Mode Select"
                },
                {
                    "name": "chrl",
                    "lsb": 6,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Character Length."
                },
                {
                    "name": "usclks",
                    "lsb": 4,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Clock Selection"
                },
                {
                    "name": "usart_mode",
                    "lsb": 0,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "USART Mode of Operation"
                }
            ],
            "id": "usart1.mr",
            "name": "mr",
            "offset": "0x4",
            "doc": "Mode Register"
        },
        "usart1.mr_spi_mode": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd2",
                    "lsb": 21,
                    "nbits": 11,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "wrdbt",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Wait Read Data Before Transfer"
                },
                {
                    "name": "rsvd1",
                    "lsb": 17,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "cpol",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "SPI Clock Polarity"
                },
                {
                    "name": "rsvd0",
                    "lsb": 9,
                    "nbits": 7,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "cpha",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "SPI Clock Phase"
                },
                {
                    "name": "chrl",
                    "lsb": 6,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Character Length."
                },
                {
                    "name": "usclks",
                    "lsb": 4,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Clock Selection"
                },
                {
                    "name": "usart_mode",
                    "lsb": 0,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "USART Mode of Operation"
                }
            ],
            "id": "usart1.mr_spi_mode",
            "name": "mr_spi_mode",
            "offset": "0x4",
            "doc": "Mode Register"
        },
        "usart1.ier": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd4",
                    "lsb": 25,
                    "nbits": 7,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "mane",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Manchester Error Interrupt Enable"
                },
                {
                    "name": "rsvd3",
                    "lsb": 20,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ctsic",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear to Send Input Change Interrupt Enable"
                },
                {
                    "name": "rsvd2",
                    "lsb": 14,
                    "nbits": 5,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "nack",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Non Acknowledge Interrupt Enable"
                },
                {
                    "name": "rsvd1",
                    "lsb": 11,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "iter",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Max number of Repetitions Reached Interrupt Enable"
                },
                {
                    "name": "txempty",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "TXEMPTY Interrupt Enable"
                },
                {
                    "name": "timeout",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Time-out Interrupt Enable"
                },
                {
                    "name": "pare",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Parity Error Interrupt Enable"
                },
                {
                    "name": "frame",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Framing Error Interrupt Enable"
                },
                {
                    "name": "ovre",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Overrun Error Interrupt Enable"
                },
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rxbrk",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Receiver Break Interrupt Enable"
                },
                {
                    "name": "txrdy",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "TXRDY Interrupt Enable"
                },
                {
                    "name": "rxrdy",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "RXRDY Interrupt Enable"
                }
            ],
            "id": "usart1.ier",
            "name": "ier",
            "offset": "0x8",
            "doc": "Interrupt Enable Register"
        },
        "usart1.ier_spi_mode": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd2",
                    "lsb": 11,
                    "nbits": 21,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "unre",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "SPI Underrun Error Interrupt Enable"
                },
                {
                    "name": "txempty",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "TXEMPTY Interrupt Enable"
                },
                {
                    "name": "rsvd1",
                    "lsb": 6,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ovre",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Overrun Error Interrupt Enable"
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "txrdy",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "TXRDY Interrupt Enable"
                },
                {
                    "name": "rxrdy",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "RXRDY Interrupt Enable"
                }
            ],
            "id": "usart1.ier_spi_mode",
            "name": "ier_spi_mode",
            "offset": "0x8",
            "doc": "Interrupt Enable Register"
        },
        "usart1.ier_lin_mode": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd3",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "linsnre",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "LIN Slave Not Responding Error Interrupt Enable"
                },
                {
                    "name": "lince",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "LIN Checksum Error Interrupt Enable"
                },
                {
                    "name": "linipe",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "LIN Identifier Parity Interrupt Enable"
                },
                {
                    "name": "linisfe",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "LIN Inconsistent Synch Field Error Interrupt Enable"
                },
                {
                    "name": "linbe",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "LIN Bus Error Interrupt Enable"
                },
                {
                    "name": "rsvd2",
                    "lsb": 16,
                    "nbits": 9,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "lintc",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "LIN Transfer Completed Interrupt Enable"
                },
                {
                    "name": "linid",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "LIN Identifier Sent or LIN Identifier Received Interrupt Enable"
                },
                {
                    "name": "linbk",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "LIN Break Sent or LIN Break Received Interrupt Enable"
                },
                {
                    "name": "rsvd1",
                    "lsb": 10,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "txempty",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "TXEMPTY Interrupt Enable"
                },
                {
                    "name": "timeout",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Time-out Interrupt Enable"
                },
                {
                    "name": "pare",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Parity Error Interrupt Enable"
                },
                {
                    "name": "frame",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Framing Error Interrupt Enable"
                },
                {
                    "name": "ovre",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Overrun Error Interrupt Enable"
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "txrdy",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "TXRDY Interrupt Enable"
                },
                {
                    "name": "rxrdy",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "RXRDY Interrupt Enable"
                }
            ],
            "id": "usart1.ier_lin_mode",
            "name": "ier_lin_mode",
            "offset": "0x8",
            "doc": "Interrupt Enable Register"
        },
        "usart1.idr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd4",
                    "lsb": 25,
                    "nbits": 7,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "mane",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Manchester Error Interrupt Disable"
                },
                {
                    "name": "rsvd3",
                    "lsb": 20,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ctsic",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear to Send Input Change Interrupt Disable"
                },
                {
                    "name": "rsvd2",
                    "lsb": 14,
                    "nbits": 5,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "nack",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Non Acknowledge Interrupt Disable"
                },
                {
                    "name": "rsvd1",
                    "lsb": 11,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "iter",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Max number of Repetitions Reached Interrupt Disable"
                },
                {
                    "name": "txempty",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "TXEMPTY Interrupt Disable"
                },
                {
                    "name": "timeout",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Time-out Interrupt Disable"
                },
                {
                    "name": "pare",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Parity Error Interrupt Disable"
                },
                {
                    "name": "frame",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Framing Error Interrupt Disable"
                },
                {
                    "name": "ovre",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Overrun Error Interrupt Enable"
                },
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rxbrk",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Receiver Break Interrupt Disable"
                },
                {
                    "name": "txrdy",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "TXRDY Interrupt Disable"
                },
                {
                    "name": "rxrdy",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "RXRDY Interrupt Disable"
                }
            ],
            "id": "usart1.idr",
            "name": "idr",
            "offset": "0xc",
            "doc": "Interrupt Disable Register"
        },
        "usart1.idr_spi_mode": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd2",
                    "lsb": 11,
                    "nbits": 21,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "unre",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "SPI Underrun Error Interrupt Disable"
                },
                {
                    "name": "txempty",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "TXEMPTY Interrupt Disable"
                },
                {
                    "name": "rsvd1",
                    "lsb": 6,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ovre",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Overrun Error Interrupt Disable"
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "txrdy",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "TXRDY Interrupt Disable"
                },
                {
                    "name": "rxrdy",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "RXRDY Interrupt Disable"
                }
            ],
            "id": "usart1.idr_spi_mode",
            "name": "idr_spi_mode",
            "offset": "0xc",
            "doc": "Interrupt Disable Register"
        },
        "usart1.idr_lin_mode": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd3",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "linsnre",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "LIN Slave Not Responding Error Interrupt Disable"
                },
                {
                    "name": "lince",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "LIN Checksum Error Interrupt Disable"
                },
                {
                    "name": "linipe",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "LIN Identifier Parity Interrupt Disable"
                },
                {
                    "name": "linisfe",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "LIN Inconsistent Synch Field Error Interrupt Disable"
                },
                {
                    "name": "linbe",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "LIN Bus Error Interrupt Disable"
                },
                {
                    "name": "rsvd2",
                    "lsb": 16,
                    "nbits": 9,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "lintc",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "LIN Transfer Completed Interrupt Disable"
                },
                {
                    "name": "linid",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "LIN Identifier Sent or LIN Identifier Received Interrupt Disable"
                },
                {
                    "name": "linbk",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "LIN Break Sent or LIN Break Received Interrupt Disable"
                },
                {
                    "name": "rsvd1",
                    "lsb": 10,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "txempty",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "TXEMPTY Interrupt Disable"
                },
                {
                    "name": "timeout",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Time-out Interrupt Disable"
                },
                {
                    "name": "pare",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Parity Error Interrupt Disable"
                },
                {
                    "name": "frame",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Framing Error Interrupt Disable"
                },
                {
                    "name": "ovre",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Overrun Error Interrupt Disable"
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "txrdy",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "TXRDY Interrupt Disable"
                },
                {
                    "name": "rxrdy",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "RXRDY Interrupt Disable"
                }
            ],
            "id": "usart1.idr_lin_mode",
            "name": "idr_lin_mode",
            "offset": "0xc",
            "doc": "Interrupt Disable Register"
        },
        "usart1.imr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd4",
                    "lsb": 25,
                    "nbits": 7,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "mane",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Manchester Error Interrupt Mask"
                },
                {
                    "name": "rsvd3",
                    "lsb": 20,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ctsic",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Clear to Send Input Change Interrupt Mask"
                },
                {
                    "name": "rsvd2",
                    "lsb": 14,
                    "nbits": 5,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "nack",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Non Acknowledge Interrupt Mask"
                },
                {
                    "name": "rsvd1",
                    "lsb": 11,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "iter",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Max number of Repetitions Reached Interrupt Mask"
                },
                {
                    "name": "txempty",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "TXEMPTY Interrupt Mask"
                },
                {
                    "name": "timeout",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Time-out Interrupt Mask"
                },
                {
                    "name": "pare",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Parity Error Interrupt Mask"
                },
                {
                    "name": "frame",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Framing Error Interrupt Mask"
                },
                {
                    "name": "ovre",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Overrun Error Interrupt Mask"
                },
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rxbrk",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Receiver Break Interrupt Mask"
                },
                {
                    "name": "txrdy",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "TXRDY Interrupt Mask"
                },
                {
                    "name": "rxrdy",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "RXRDY Interrupt Mask"
                }
            ],
            "id": "usart1.imr",
            "name": "imr",
            "offset": "0x10",
            "doc": "Interrupt Mask Register"
        },
        "usart1.imr_spi_mode": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd2",
                    "lsb": 11,
                    "nbits": 21,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "unre",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "SPI Underrun Error Interrupt Mask"
                },
                {
                    "name": "txempty",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "TXEMPTY Interrupt Mask"
                },
                {
                    "name": "rsvd1",
                    "lsb": 6,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ovre",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Overrun Error Interrupt Mask"
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "txrdy",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "TXRDY Interrupt Mask"
                },
                {
                    "name": "rxrdy",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "RXRDY Interrupt Mask"
                }
            ],
            "id": "usart1.imr_spi_mode",
            "name": "imr_spi_mode",
            "offset": "0x10",
            "doc": "Interrupt Mask Register"
        },
        "usart1.imr_lin_mode": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd3",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "linsnre",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "LIN Slave Not Responding Error Interrupt Mask"
                },
                {
                    "name": "lince",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "LIN Checksum Error Interrupt Mask"
                },
                {
                    "name": "linipe",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "LIN Identifier Parity Interrupt Mask"
                },
                {
                    "name": "linisfe",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "LIN Inconsistent Synch Field Error Interrupt Mask"
                },
                {
                    "name": "linbe",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "LIN Bus Error Interrupt Mask"
                },
                {
                    "name": "rsvd2",
                    "lsb": 16,
                    "nbits": 9,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "lintc",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "LIN Transfer Completed Interrupt Mask"
                },
                {
                    "name": "linid",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "LIN Identifier Sent or LIN Identifier Received Interrupt Mask"
                },
                {
                    "name": "linbk",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "LIN Break Sent or LIN Break Received Interrupt Mask"
                },
                {
                    "name": "rsvd1",
                    "lsb": 10,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "txempty",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "TXEMPTY Interrupt Mask"
                },
                {
                    "name": "timeout",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Time-out Interrupt Mask"
                },
                {
                    "name": "pare",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Parity Error Interrupt Mask"
                },
                {
                    "name": "frame",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Framing Error Interrupt Mask"
                },
                {
                    "name": "ovre",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Overrun Error Interrupt Mask"
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "txrdy",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "TXRDY Interrupt Mask"
                },
                {
                    "name": "rxrdy",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "RXRDY Interrupt Mask"
                }
            ],
            "id": "usart1.imr_lin_mode",
            "name": "imr_lin_mode",
            "offset": "0x10",
            "doc": "Interrupt Mask Register"
        },
        "usart1.csr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd4",
                    "lsb": 25,
                    "nbits": 7,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "manerr",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Manchester Error"
                },
                {
                    "name": "cts",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Image of CTS Input"
                },
                {
                    "name": "rsvd3",
                    "lsb": 20,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ctsic",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Clear to Send Input Change Flag"
                },
                {
                    "name": "rsvd2",
                    "lsb": 14,
                    "nbits": 5,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "nack",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Non Acknowledge Interrupt"
                },
                {
                    "name": "rsvd1",
                    "lsb": 11,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "iter",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Max number of Repetitions Reached"
                },
                {
                    "name": "txempty",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Transmitter Empty"
                },
                {
                    "name": "timeout",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Receiver Time-out"
                },
                {
                    "name": "pare",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Parity Error"
                },
                {
                    "name": "frame",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Framing Error"
                },
                {
                    "name": "ovre",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Overrun Error"
                },
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rxbrk",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Break Received/End of Break"
                },
                {
                    "name": "txrdy",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Transmitter Ready"
                },
                {
                    "name": "rxrdy",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Receiver Ready"
                }
            ],
            "id": "usart1.csr",
            "name": "csr",
            "offset": "0x14",
            "doc": "Channel Status Register"
        },
        "usart1.csr_spi_mode": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd2",
                    "lsb": 11,
                    "nbits": 21,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "unre",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Underrun Error"
                },
                {
                    "name": "txempty",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Transmitter Empty"
                },
                {
                    "name": "rsvd1",
                    "lsb": 6,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ovre",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Overrun Error"
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "txrdy",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Transmitter Ready"
                },
                {
                    "name": "rxrdy",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Receiver Ready"
                }
            ],
            "id": "usart1.csr_spi_mode",
            "name": "csr_spi_mode",
            "offset": "0x14",
            "doc": "Channel Status Register"
        },
        "usart1.csr_lin_mode": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd4",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "linsnre",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "LIN Slave Not Responding Error"
                },
                {
                    "name": "lince",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "LIN Checksum Error"
                },
                {
                    "name": "linipe",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "LIN Identifier Parity Error"
                },
                {
                    "name": "linisfe",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "LIN Inconsistent Synch Field Error"
                },
                {
                    "name": "linbe",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "LIN Bit Error"
                },
                {
                    "name": "rsvd3",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "linbls",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "LIN Bus Line Status"
                },
                {
                    "name": "rsvd2",
                    "lsb": 16,
                    "nbits": 7,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "lintc",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "LIN Transfer Completed"
                },
                {
                    "name": "linid",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "LIN Identifier Sent or LIN Identifier Received"
                },
                {
                    "name": "linbk",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "LIN Break Sent or LIN Break Received"
                },
                {
                    "name": "rsvd1",
                    "lsb": 10,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "txempty",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Transmitter Empty"
                },
                {
                    "name": "timeout",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Receiver Time-out"
                },
                {
                    "name": "pare",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Parity Error"
                },
                {
                    "name": "frame",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Framing Error"
                },
                {
                    "name": "ovre",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Overrun Error"
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "txrdy",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Transmitter Ready"
                },
                {
                    "name": "rxrdy",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Receiver Ready"
                }
            ],
            "id": "usart1.csr_lin_mode",
            "name": "csr_lin_mode",
            "offset": "0x14",
            "doc": "Channel Status Register"
        },
        "usart1.rhr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rxsynh",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Received Sync"
                },
                {
                    "name": "rsvd0",
                    "lsb": 9,
                    "nbits": 6,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rxchr",
                    "lsb": 0,
                    "nbits": 9,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Received Character"
                }
            ],
            "id": "usart1.rhr",
            "name": "rhr",
            "offset": "0x18",
            "doc": "Receiver Holding Register"
        },
        "usart1.thr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "txsynh",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Sync Field to be transmitted"
                },
                {
                    "name": "rsvd0",
                    "lsb": 9,
                    "nbits": 6,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "txchr",
                    "lsb": 0,
                    "nbits": 9,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Character to be Transmitted"
                }
            ],
            "id": "usart1.thr",
            "name": "thr",
            "offset": "0x1c",
            "doc": "Transmitter Holding Register"
        },
        "usart1.brgr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 19,
                    "nbits": 13,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "fp",
                    "lsb": 16,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Fractional Part"
                },
                {
                    "name": "cd",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Clock Divider"
                }
            ],
            "id": "usart1.brgr",
            "name": "brgr",
            "offset": "0x20",
            "doc": "Baud Rate Generator Register"
        },
        "usart1.rtor": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 17,
                    "nbits": 15,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "to",
                    "lsb": 0,
                    "nbits": 17,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Time-out Value"
                }
            ],
            "id": "usart1.rtor",
            "name": "rtor",
            "offset": "0x24",
            "doc": "Receiver Time-out Register"
        },
        "usart1.ttgr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "tg",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Timeguard Value"
                }
            ],
            "id": "usart1.ttgr",
            "name": "ttgr",
            "offset": "0x28",
            "doc": "Transmitter Timeguard Register"
        },
        "usart1.fidi": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 11,
                    "nbits": 21,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "fi_di_ratio",
                    "lsb": 0,
                    "nbits": 11,
                    "access": "read-write",
                    "reset": "372",
                    "doc": "FI Over DI Ratio Value"
                }
            ],
            "id": "usart1.fidi",
            "name": "fidi",
            "offset": "0x40",
            "doc": "FI DI Ratio Register"
        },
        "usart1.ner": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "nb_errors",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Number of Errors"
                }
            ],
            "id": "usart1.ner",
            "name": "ner",
            "offset": "0x44",
            "doc": "Number of Errors Register"
        },
        "usart1.if": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "irda_filter",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "IrDA Filter"
                }
            ],
            "id": "usart1.if",
            "name": "if",
            "offset": "0x4c",
            "doc": "IrDA Filter Register"
        },
        "usart1.man": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd5",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "drift",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Drift compensation"
                },
                {
                    "name": "one",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Must Be Set to 1"
                },
                {
                    "name": "rx_mpol",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Receiver Manchester Polarity"
                },
                {
                    "name": "rsvd4",
                    "lsb": 26,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rx_pp",
                    "lsb": 24,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Receiver Preamble Pattern detected"
                },
                {
                    "name": "rsvd3",
                    "lsb": 20,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rx_pl",
                    "lsb": 16,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Receiver Preamble Length"
                },
                {
                    "name": "rsvd2",
                    "lsb": 13,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "tx_mpol",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Transmitter Manchester Polarity"
                },
                {
                    "name": "rsvd1",
                    "lsb": 10,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "tx_pp",
                    "lsb": 8,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Transmitter Preamble Pattern"
                },
                {
                    "name": "rsvd0",
                    "lsb": 4,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "tx_pl",
                    "lsb": 0,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "4",
                    "doc": "Transmitter Preamble Length"
                }
            ],
            "id": "usart1.man",
            "name": "man",
            "offset": "0x50",
            "doc": "Manchester Encoder Decoder Register"
        },
        "usart1.linmr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 17,
                    "nbits": 15,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "pdcm",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "DMAC Mode"
                },
                {
                    "name": "dlc",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data Length Control"
                },
                {
                    "name": "wkuptyp",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Wakeup Signal Type"
                },
                {
                    "name": "fsdis",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Frame Slot Mode Disable"
                },
                {
                    "name": "dlm",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data Length Mode"
                },
                {
                    "name": "chktyp",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Checksum Type"
                },
                {
                    "name": "chkdis",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Checksum Disable"
                },
                {
                    "name": "pardis",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Parity Disable"
                },
                {
                    "name": "nact",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "LIN Node Action"
                }
            ],
            "id": "usart1.linmr",
            "name": "linmr",
            "offset": "0x54",
            "doc": "LIN Mode Register"
        },
        "usart1.linir": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "idchr",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Identifier Character"
                }
            ],
            "id": "usart1.linir",
            "name": "linir",
            "offset": "0x58",
            "doc": "LIN Identifier Register"
        },
        "usart1.wpmr": {
            "type": "reg",
            "fields": [
                {
                    "name": "wpkey",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Write Protect KEY"
                },
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 7,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "wpen",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Write Protect Enable"
                }
            ],
            "id": "usart1.wpmr",
            "name": "wpmr",
            "offset": "0xe4",
            "doc": "Write Protect Mode Register"
        },
        "usart1.wpsr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "wpvsrc",
                    "lsb": 8,
                    "nbits": 16,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Write Protect Violation Source"
                },
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 7,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "wpvs",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Write Protect Violation Status"
                }
            ],
            "id": "usart1.wpsr",
            "name": "wpsr",
            "offset": "0xe8",
            "doc": "Write Protect Status Register"
        },
        "usart2": {
            "type": "blk",
            "children": [
                "usart2.cr",
                "usart2.cr_spi_mode",
                "usart2.mr",
                "usart2.mr_spi_mode",
                "usart2.ier",
                "usart2.ier_spi_mode",
                "usart2.ier_lin_mode",
                "usart2.idr",
                "usart2.idr_spi_mode",
                "usart2.idr_lin_mode",
                "usart2.imr",
                "usart2.imr_spi_mode",
                "usart2.imr_lin_mode",
                "usart2.csr",
                "usart2.csr_spi_mode",
                "usart2.csr_lin_mode",
                "usart2.rhr",
                "usart2.thr",
                "usart2.brgr",
                "usart2.rtor",
                "usart2.ttgr",
                "usart2.fidi",
                "usart2.ner",
                "usart2.if",
                "usart2.man",
                "usart2.linmr",
                "usart2.linir",
                "usart2.wpmr",
                "usart2.wpsr"
            ],
            "id": "usart2",
            "name": "usart2",
            "offset": "0xf8024000",
            "doc": "Universal Synchronous Asynchronous Receiver Transmitter 2"
        },
        "usart2.cr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd2",
                    "lsb": 22,
                    "nbits": 10,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "linwkup",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Send LIN Wakeup Signal"
                },
                {
                    "name": "linabt",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Abort LIN Transmission"
                },
                {
                    "name": "rtsdis",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Request to Send Disable"
                },
                {
                    "name": "rtsen",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Request to Send Enable"
                },
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "retto",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Rearm Time-out"
                },
                {
                    "name": "rstnack",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Reset Non Acknowledge"
                },
                {
                    "name": "rstit",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Reset Iterations"
                },
                {
                    "name": "senda",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Send Address"
                },
                {
                    "name": "sttto",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Start Time-out"
                },
                {
                    "name": "stpbrk",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Stop Break"
                },
                {
                    "name": "sttbrk",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Start Break"
                },
                {
                    "name": "rststa",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Reset Status Bits"
                },
                {
                    "name": "txdis",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Transmitter Disable"
                },
                {
                    "name": "txen",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Transmitter Enable"
                },
                {
                    "name": "rxdis",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Receiver Disable"
                },
                {
                    "name": "rxen",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Receiver Enable"
                },
                {
                    "name": "rsttx",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Reset Transmitter"
                },
                {
                    "name": "rstrx",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Reset Receiver"
                },
                {
                    "name": "rsvd1",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                }
            ],
            "id": "usart2.cr",
            "name": "cr",
            "offset": "0x0",
            "doc": "Control Register"
        },
        "usart2.cr_spi_mode": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd2",
                    "lsb": 20,
                    "nbits": 12,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rcs",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Release SPI Chip Select"
                },
                {
                    "name": "fcs",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Force SPI Chip Select"
                },
                {
                    "name": "rsvd0",
                    "lsb": 9,
                    "nbits": 9,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rststa",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Reset Status Bits"
                },
                {
                    "name": "txdis",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Transmitter Disable"
                },
                {
                    "name": "txen",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Transmitter Enable"
                },
                {
                    "name": "rxdis",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Receiver Disable"
                },
                {
                    "name": "rxen",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Receiver Enable"
                },
                {
                    "name": "rsttx",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Reset Transmitter"
                },
                {
                    "name": "rstrx",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Reset Receiver"
                },
                {
                    "name": "rsvd1",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                }
            ],
            "id": "usart2.cr_spi_mode",
            "name": "cr_spi_mode",
            "offset": "0x0",
            "doc": "Control Register"
        },
        "usart2.mr": {
            "type": "reg",
            "fields": [
                {
                    "name": "onebit",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Start Frame Delimiter Selector"
                },
                {
                    "name": "modsync",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Manchester Synchronization Mode"
                },
                {
                    "name": "man",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Manchester Encoder/Decoder Enable"
                },
                {
                    "name": "filter",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Infrared Receive Line Filter"
                },
                {
                    "name": "rsvd0",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "max_iteration",
                    "lsb": 24,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Maximum Number of Automatic Iteration"
                },
                {
                    "name": "invdata",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "INverted Data"
                },
                {
                    "name": "var_sync",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Variable Synchronization of Command/Data Sync Start Frame Delimiter"
                },
                {
                    "name": "dsnack",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Disable Successive NACK"
                },
                {
                    "name": "inack",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Inhibit Non Acknowledge"
                },
                {
                    "name": "over",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Oversampling Mode"
                },
                {
                    "name": "clko",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Clock Output Select"
                },
                {
                    "name": "mode9",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "9-bit Character Length"
                },
                {
                    "name": "msbf",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit Order"
                },
                {
                    "name": "chmode",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel Mode"
                },
                {
                    "name": "nbstop",
                    "lsb": 12,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Number of Stop Bits"
                },
                {
                    "name": "par",
                    "lsb": 9,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Parity Type"
                },
                {
                    "name": "sync",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Synchronous Mode Select"
                },
                {
                    "name": "chrl",
                    "lsb": 6,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Character Length."
                },
                {
                    "name": "usclks",
                    "lsb": 4,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Clock Selection"
                },
                {
                    "name": "usart_mode",
                    "lsb": 0,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "USART Mode of Operation"
                }
            ],
            "id": "usart2.mr",
            "name": "mr",
            "offset": "0x4",
            "doc": "Mode Register"
        },
        "usart2.mr_spi_mode": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd2",
                    "lsb": 21,
                    "nbits": 11,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "wrdbt",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Wait Read Data Before Transfer"
                },
                {
                    "name": "rsvd1",
                    "lsb": 17,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "cpol",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "SPI Clock Polarity"
                },
                {
                    "name": "rsvd0",
                    "lsb": 9,
                    "nbits": 7,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "cpha",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "SPI Clock Phase"
                },
                {
                    "name": "chrl",
                    "lsb": 6,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Character Length."
                },
                {
                    "name": "usclks",
                    "lsb": 4,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Clock Selection"
                },
                {
                    "name": "usart_mode",
                    "lsb": 0,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "USART Mode of Operation"
                }
            ],
            "id": "usart2.mr_spi_mode",
            "name": "mr_spi_mode",
            "offset": "0x4",
            "doc": "Mode Register"
        },
        "usart2.ier": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd4",
                    "lsb": 25,
                    "nbits": 7,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "mane",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Manchester Error Interrupt Enable"
                },
                {
                    "name": "rsvd3",
                    "lsb": 20,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ctsic",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear to Send Input Change Interrupt Enable"
                },
                {
                    "name": "rsvd2",
                    "lsb": 14,
                    "nbits": 5,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "nack",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Non Acknowledge Interrupt Enable"
                },
                {
                    "name": "rsvd1",
                    "lsb": 11,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "iter",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Max number of Repetitions Reached Interrupt Enable"
                },
                {
                    "name": "txempty",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "TXEMPTY Interrupt Enable"
                },
                {
                    "name": "timeout",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Time-out Interrupt Enable"
                },
                {
                    "name": "pare",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Parity Error Interrupt Enable"
                },
                {
                    "name": "frame",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Framing Error Interrupt Enable"
                },
                {
                    "name": "ovre",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Overrun Error Interrupt Enable"
                },
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rxbrk",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Receiver Break Interrupt Enable"
                },
                {
                    "name": "txrdy",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "TXRDY Interrupt Enable"
                },
                {
                    "name": "rxrdy",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "RXRDY Interrupt Enable"
                }
            ],
            "id": "usart2.ier",
            "name": "ier",
            "offset": "0x8",
            "doc": "Interrupt Enable Register"
        },
        "usart2.ier_spi_mode": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd2",
                    "lsb": 11,
                    "nbits": 21,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "unre",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "SPI Underrun Error Interrupt Enable"
                },
                {
                    "name": "txempty",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "TXEMPTY Interrupt Enable"
                },
                {
                    "name": "rsvd1",
                    "lsb": 6,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ovre",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Overrun Error Interrupt Enable"
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "txrdy",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "TXRDY Interrupt Enable"
                },
                {
                    "name": "rxrdy",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "RXRDY Interrupt Enable"
                }
            ],
            "id": "usart2.ier_spi_mode",
            "name": "ier_spi_mode",
            "offset": "0x8",
            "doc": "Interrupt Enable Register"
        },
        "usart2.ier_lin_mode": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd3",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "linsnre",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "LIN Slave Not Responding Error Interrupt Enable"
                },
                {
                    "name": "lince",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "LIN Checksum Error Interrupt Enable"
                },
                {
                    "name": "linipe",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "LIN Identifier Parity Interrupt Enable"
                },
                {
                    "name": "linisfe",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "LIN Inconsistent Synch Field Error Interrupt Enable"
                },
                {
                    "name": "linbe",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "LIN Bus Error Interrupt Enable"
                },
                {
                    "name": "rsvd2",
                    "lsb": 16,
                    "nbits": 9,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "lintc",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "LIN Transfer Completed Interrupt Enable"
                },
                {
                    "name": "linid",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "LIN Identifier Sent or LIN Identifier Received Interrupt Enable"
                },
                {
                    "name": "linbk",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "LIN Break Sent or LIN Break Received Interrupt Enable"
                },
                {
                    "name": "rsvd1",
                    "lsb": 10,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "txempty",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "TXEMPTY Interrupt Enable"
                },
                {
                    "name": "timeout",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Time-out Interrupt Enable"
                },
                {
                    "name": "pare",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Parity Error Interrupt Enable"
                },
                {
                    "name": "frame",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Framing Error Interrupt Enable"
                },
                {
                    "name": "ovre",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Overrun Error Interrupt Enable"
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "txrdy",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "TXRDY Interrupt Enable"
                },
                {
                    "name": "rxrdy",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "RXRDY Interrupt Enable"
                }
            ],
            "id": "usart2.ier_lin_mode",
            "name": "ier_lin_mode",
            "offset": "0x8",
            "doc": "Interrupt Enable Register"
        },
        "usart2.idr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd4",
                    "lsb": 25,
                    "nbits": 7,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "mane",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Manchester Error Interrupt Disable"
                },
                {
                    "name": "rsvd3",
                    "lsb": 20,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ctsic",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear to Send Input Change Interrupt Disable"
                },
                {
                    "name": "rsvd2",
                    "lsb": 14,
                    "nbits": 5,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "nack",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Non Acknowledge Interrupt Disable"
                },
                {
                    "name": "rsvd1",
                    "lsb": 11,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "iter",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Max number of Repetitions Reached Interrupt Disable"
                },
                {
                    "name": "txempty",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "TXEMPTY Interrupt Disable"
                },
                {
                    "name": "timeout",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Time-out Interrupt Disable"
                },
                {
                    "name": "pare",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Parity Error Interrupt Disable"
                },
                {
                    "name": "frame",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Framing Error Interrupt Disable"
                },
                {
                    "name": "ovre",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Overrun Error Interrupt Enable"
                },
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rxbrk",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Receiver Break Interrupt Disable"
                },
                {
                    "name": "txrdy",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "TXRDY Interrupt Disable"
                },
                {
                    "name": "rxrdy",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "RXRDY Interrupt Disable"
                }
            ],
            "id": "usart2.idr",
            "name": "idr",
            "offset": "0xc",
            "doc": "Interrupt Disable Register"
        },
        "usart2.idr_spi_mode": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd2",
                    "lsb": 11,
                    "nbits": 21,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "unre",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "SPI Underrun Error Interrupt Disable"
                },
                {
                    "name": "txempty",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "TXEMPTY Interrupt Disable"
                },
                {
                    "name": "rsvd1",
                    "lsb": 6,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ovre",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Overrun Error Interrupt Disable"
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "txrdy",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "TXRDY Interrupt Disable"
                },
                {
                    "name": "rxrdy",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "RXRDY Interrupt Disable"
                }
            ],
            "id": "usart2.idr_spi_mode",
            "name": "idr_spi_mode",
            "offset": "0xc",
            "doc": "Interrupt Disable Register"
        },
        "usart2.idr_lin_mode": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd3",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "linsnre",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "LIN Slave Not Responding Error Interrupt Disable"
                },
                {
                    "name": "lince",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "LIN Checksum Error Interrupt Disable"
                },
                {
                    "name": "linipe",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "LIN Identifier Parity Interrupt Disable"
                },
                {
                    "name": "linisfe",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "LIN Inconsistent Synch Field Error Interrupt Disable"
                },
                {
                    "name": "linbe",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "LIN Bus Error Interrupt Disable"
                },
                {
                    "name": "rsvd2",
                    "lsb": 16,
                    "nbits": 9,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "lintc",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "LIN Transfer Completed Interrupt Disable"
                },
                {
                    "name": "linid",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "LIN Identifier Sent or LIN Identifier Received Interrupt Disable"
                },
                {
                    "name": "linbk",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "LIN Break Sent or LIN Break Received Interrupt Disable"
                },
                {
                    "name": "rsvd1",
                    "lsb": 10,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "txempty",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "TXEMPTY Interrupt Disable"
                },
                {
                    "name": "timeout",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Time-out Interrupt Disable"
                },
                {
                    "name": "pare",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Parity Error Interrupt Disable"
                },
                {
                    "name": "frame",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Framing Error Interrupt Disable"
                },
                {
                    "name": "ovre",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Overrun Error Interrupt Disable"
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "txrdy",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "TXRDY Interrupt Disable"
                },
                {
                    "name": "rxrdy",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "RXRDY Interrupt Disable"
                }
            ],
            "id": "usart2.idr_lin_mode",
            "name": "idr_lin_mode",
            "offset": "0xc",
            "doc": "Interrupt Disable Register"
        },
        "usart2.imr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd4",
                    "lsb": 25,
                    "nbits": 7,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "mane",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Manchester Error Interrupt Mask"
                },
                {
                    "name": "rsvd3",
                    "lsb": 20,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ctsic",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Clear to Send Input Change Interrupt Mask"
                },
                {
                    "name": "rsvd2",
                    "lsb": 14,
                    "nbits": 5,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "nack",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Non Acknowledge Interrupt Mask"
                },
                {
                    "name": "rsvd1",
                    "lsb": 11,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "iter",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Max number of Repetitions Reached Interrupt Mask"
                },
                {
                    "name": "txempty",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "TXEMPTY Interrupt Mask"
                },
                {
                    "name": "timeout",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Time-out Interrupt Mask"
                },
                {
                    "name": "pare",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Parity Error Interrupt Mask"
                },
                {
                    "name": "frame",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Framing Error Interrupt Mask"
                },
                {
                    "name": "ovre",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Overrun Error Interrupt Mask"
                },
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rxbrk",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Receiver Break Interrupt Mask"
                },
                {
                    "name": "txrdy",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "TXRDY Interrupt Mask"
                },
                {
                    "name": "rxrdy",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "RXRDY Interrupt Mask"
                }
            ],
            "id": "usart2.imr",
            "name": "imr",
            "offset": "0x10",
            "doc": "Interrupt Mask Register"
        },
        "usart2.imr_spi_mode": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd2",
                    "lsb": 11,
                    "nbits": 21,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "unre",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "SPI Underrun Error Interrupt Mask"
                },
                {
                    "name": "txempty",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "TXEMPTY Interrupt Mask"
                },
                {
                    "name": "rsvd1",
                    "lsb": 6,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ovre",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Overrun Error Interrupt Mask"
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "txrdy",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "TXRDY Interrupt Mask"
                },
                {
                    "name": "rxrdy",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "RXRDY Interrupt Mask"
                }
            ],
            "id": "usart2.imr_spi_mode",
            "name": "imr_spi_mode",
            "offset": "0x10",
            "doc": "Interrupt Mask Register"
        },
        "usart2.imr_lin_mode": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd3",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "linsnre",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "LIN Slave Not Responding Error Interrupt Mask"
                },
                {
                    "name": "lince",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "LIN Checksum Error Interrupt Mask"
                },
                {
                    "name": "linipe",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "LIN Identifier Parity Interrupt Mask"
                },
                {
                    "name": "linisfe",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "LIN Inconsistent Synch Field Error Interrupt Mask"
                },
                {
                    "name": "linbe",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "LIN Bus Error Interrupt Mask"
                },
                {
                    "name": "rsvd2",
                    "lsb": 16,
                    "nbits": 9,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "lintc",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "LIN Transfer Completed Interrupt Mask"
                },
                {
                    "name": "linid",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "LIN Identifier Sent or LIN Identifier Received Interrupt Mask"
                },
                {
                    "name": "linbk",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "LIN Break Sent or LIN Break Received Interrupt Mask"
                },
                {
                    "name": "rsvd1",
                    "lsb": 10,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "txempty",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "TXEMPTY Interrupt Mask"
                },
                {
                    "name": "timeout",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Time-out Interrupt Mask"
                },
                {
                    "name": "pare",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Parity Error Interrupt Mask"
                },
                {
                    "name": "frame",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Framing Error Interrupt Mask"
                },
                {
                    "name": "ovre",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Overrun Error Interrupt Mask"
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "txrdy",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "TXRDY Interrupt Mask"
                },
                {
                    "name": "rxrdy",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "RXRDY Interrupt Mask"
                }
            ],
            "id": "usart2.imr_lin_mode",
            "name": "imr_lin_mode",
            "offset": "0x10",
            "doc": "Interrupt Mask Register"
        },
        "usart2.csr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd4",
                    "lsb": 25,
                    "nbits": 7,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "manerr",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Manchester Error"
                },
                {
                    "name": "cts",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Image of CTS Input"
                },
                {
                    "name": "rsvd3",
                    "lsb": 20,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ctsic",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Clear to Send Input Change Flag"
                },
                {
                    "name": "rsvd2",
                    "lsb": 14,
                    "nbits": 5,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "nack",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Non Acknowledge Interrupt"
                },
                {
                    "name": "rsvd1",
                    "lsb": 11,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "iter",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Max number of Repetitions Reached"
                },
                {
                    "name": "txempty",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Transmitter Empty"
                },
                {
                    "name": "timeout",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Receiver Time-out"
                },
                {
                    "name": "pare",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Parity Error"
                },
                {
                    "name": "frame",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Framing Error"
                },
                {
                    "name": "ovre",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Overrun Error"
                },
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rxbrk",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Break Received/End of Break"
                },
                {
                    "name": "txrdy",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Transmitter Ready"
                },
                {
                    "name": "rxrdy",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Receiver Ready"
                }
            ],
            "id": "usart2.csr",
            "name": "csr",
            "offset": "0x14",
            "doc": "Channel Status Register"
        },
        "usart2.csr_spi_mode": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd2",
                    "lsb": 11,
                    "nbits": 21,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "unre",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Underrun Error"
                },
                {
                    "name": "txempty",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Transmitter Empty"
                },
                {
                    "name": "rsvd1",
                    "lsb": 6,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ovre",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Overrun Error"
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "txrdy",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Transmitter Ready"
                },
                {
                    "name": "rxrdy",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Receiver Ready"
                }
            ],
            "id": "usart2.csr_spi_mode",
            "name": "csr_spi_mode",
            "offset": "0x14",
            "doc": "Channel Status Register"
        },
        "usart2.csr_lin_mode": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd4",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "linsnre",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "LIN Slave Not Responding Error"
                },
                {
                    "name": "lince",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "LIN Checksum Error"
                },
                {
                    "name": "linipe",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "LIN Identifier Parity Error"
                },
                {
                    "name": "linisfe",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "LIN Inconsistent Synch Field Error"
                },
                {
                    "name": "linbe",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "LIN Bit Error"
                },
                {
                    "name": "rsvd3",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "linbls",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "LIN Bus Line Status"
                },
                {
                    "name": "rsvd2",
                    "lsb": 16,
                    "nbits": 7,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "lintc",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "LIN Transfer Completed"
                },
                {
                    "name": "linid",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "LIN Identifier Sent or LIN Identifier Received"
                },
                {
                    "name": "linbk",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "LIN Break Sent or LIN Break Received"
                },
                {
                    "name": "rsvd1",
                    "lsb": 10,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "txempty",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Transmitter Empty"
                },
                {
                    "name": "timeout",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Receiver Time-out"
                },
                {
                    "name": "pare",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Parity Error"
                },
                {
                    "name": "frame",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Framing Error"
                },
                {
                    "name": "ovre",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Overrun Error"
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "txrdy",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Transmitter Ready"
                },
                {
                    "name": "rxrdy",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Receiver Ready"
                }
            ],
            "id": "usart2.csr_lin_mode",
            "name": "csr_lin_mode",
            "offset": "0x14",
            "doc": "Channel Status Register"
        },
        "usart2.rhr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rxsynh",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Received Sync"
                },
                {
                    "name": "rsvd0",
                    "lsb": 9,
                    "nbits": 6,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rxchr",
                    "lsb": 0,
                    "nbits": 9,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Received Character"
                }
            ],
            "id": "usart2.rhr",
            "name": "rhr",
            "offset": "0x18",
            "doc": "Receiver Holding Register"
        },
        "usart2.thr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "txsynh",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Sync Field to be transmitted"
                },
                {
                    "name": "rsvd0",
                    "lsb": 9,
                    "nbits": 6,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "txchr",
                    "lsb": 0,
                    "nbits": 9,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Character to be Transmitted"
                }
            ],
            "id": "usart2.thr",
            "name": "thr",
            "offset": "0x1c",
            "doc": "Transmitter Holding Register"
        },
        "usart2.brgr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 19,
                    "nbits": 13,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "fp",
                    "lsb": 16,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Fractional Part"
                },
                {
                    "name": "cd",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Clock Divider"
                }
            ],
            "id": "usart2.brgr",
            "name": "brgr",
            "offset": "0x20",
            "doc": "Baud Rate Generator Register"
        },
        "usart2.rtor": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 17,
                    "nbits": 15,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "to",
                    "lsb": 0,
                    "nbits": 17,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Time-out Value"
                }
            ],
            "id": "usart2.rtor",
            "name": "rtor",
            "offset": "0x24",
            "doc": "Receiver Time-out Register"
        },
        "usart2.ttgr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "tg",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Timeguard Value"
                }
            ],
            "id": "usart2.ttgr",
            "name": "ttgr",
            "offset": "0x28",
            "doc": "Transmitter Timeguard Register"
        },
        "usart2.fidi": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 11,
                    "nbits": 21,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "fi_di_ratio",
                    "lsb": 0,
                    "nbits": 11,
                    "access": "read-write",
                    "reset": "372",
                    "doc": "FI Over DI Ratio Value"
                }
            ],
            "id": "usart2.fidi",
            "name": "fidi",
            "offset": "0x40",
            "doc": "FI DI Ratio Register"
        },
        "usart2.ner": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "nb_errors",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Number of Errors"
                }
            ],
            "id": "usart2.ner",
            "name": "ner",
            "offset": "0x44",
            "doc": "Number of Errors Register"
        },
        "usart2.if": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "irda_filter",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "IrDA Filter"
                }
            ],
            "id": "usart2.if",
            "name": "if",
            "offset": "0x4c",
            "doc": "IrDA Filter Register"
        },
        "usart2.man": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd5",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "drift",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Drift compensation"
                },
                {
                    "name": "one",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Must Be Set to 1"
                },
                {
                    "name": "rx_mpol",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Receiver Manchester Polarity"
                },
                {
                    "name": "rsvd4",
                    "lsb": 26,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rx_pp",
                    "lsb": 24,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Receiver Preamble Pattern detected"
                },
                {
                    "name": "rsvd3",
                    "lsb": 20,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rx_pl",
                    "lsb": 16,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Receiver Preamble Length"
                },
                {
                    "name": "rsvd2",
                    "lsb": 13,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "tx_mpol",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Transmitter Manchester Polarity"
                },
                {
                    "name": "rsvd1",
                    "lsb": 10,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "tx_pp",
                    "lsb": 8,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Transmitter Preamble Pattern"
                },
                {
                    "name": "rsvd0",
                    "lsb": 4,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "tx_pl",
                    "lsb": 0,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "4",
                    "doc": "Transmitter Preamble Length"
                }
            ],
            "id": "usart2.man",
            "name": "man",
            "offset": "0x50",
            "doc": "Manchester Encoder Decoder Register"
        },
        "usart2.linmr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 17,
                    "nbits": 15,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "pdcm",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "DMAC Mode"
                },
                {
                    "name": "dlc",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data Length Control"
                },
                {
                    "name": "wkuptyp",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Wakeup Signal Type"
                },
                {
                    "name": "fsdis",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Frame Slot Mode Disable"
                },
                {
                    "name": "dlm",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data Length Mode"
                },
                {
                    "name": "chktyp",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Checksum Type"
                },
                {
                    "name": "chkdis",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Checksum Disable"
                },
                {
                    "name": "pardis",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Parity Disable"
                },
                {
                    "name": "nact",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "LIN Node Action"
                }
            ],
            "id": "usart2.linmr",
            "name": "linmr",
            "offset": "0x54",
            "doc": "LIN Mode Register"
        },
        "usart2.linir": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "idchr",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Identifier Character"
                }
            ],
            "id": "usart2.linir",
            "name": "linir",
            "offset": "0x58",
            "doc": "LIN Identifier Register"
        },
        "usart2.wpmr": {
            "type": "reg",
            "fields": [
                {
                    "name": "wpkey",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Write Protect KEY"
                },
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 7,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "wpen",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Write Protect Enable"
                }
            ],
            "id": "usart2.wpmr",
            "name": "wpmr",
            "offset": "0xe4",
            "doc": "Write Protect Mode Register"
        },
        "usart2.wpsr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "wpvsrc",
                    "lsb": 8,
                    "nbits": 16,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Write Protect Violation Source"
                },
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 7,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "wpvs",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Write Protect Violation Status"
                }
            ],
            "id": "usart2.wpsr",
            "name": "wpsr",
            "offset": "0xe8",
            "doc": "Write Protect Status Register"
        },
        "usart3": {
            "type": "blk",
            "children": [
                "usart3.cr",
                "usart3.cr_spi_mode",
                "usart3.mr",
                "usart3.mr_spi_mode",
                "usart3.ier",
                "usart3.ier_spi_mode",
                "usart3.ier_lin_mode",
                "usart3.idr",
                "usart3.idr_spi_mode",
                "usart3.idr_lin_mode",
                "usart3.imr",
                "usart3.imr_spi_mode",
                "usart3.imr_lin_mode",
                "usart3.csr",
                "usart3.csr_spi_mode",
                "usart3.csr_lin_mode",
                "usart3.rhr",
                "usart3.thr",
                "usart3.brgr",
                "usart3.rtor",
                "usart3.ttgr",
                "usart3.fidi",
                "usart3.ner",
                "usart3.if",
                "usart3.man",
                "usart3.linmr",
                "usart3.linir",
                "usart3.wpmr",
                "usart3.wpsr"
            ],
            "id": "usart3",
            "name": "usart3",
            "offset": "0xf8028000",
            "doc": "Universal Synchronous Asynchronous Receiver Transmitter 3"
        },
        "usart3.cr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd2",
                    "lsb": 22,
                    "nbits": 10,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "linwkup",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Send LIN Wakeup Signal"
                },
                {
                    "name": "linabt",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Abort LIN Transmission"
                },
                {
                    "name": "rtsdis",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Request to Send Disable"
                },
                {
                    "name": "rtsen",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Request to Send Enable"
                },
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "retto",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Rearm Time-out"
                },
                {
                    "name": "rstnack",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Reset Non Acknowledge"
                },
                {
                    "name": "rstit",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Reset Iterations"
                },
                {
                    "name": "senda",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Send Address"
                },
                {
                    "name": "sttto",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Start Time-out"
                },
                {
                    "name": "stpbrk",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Stop Break"
                },
                {
                    "name": "sttbrk",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Start Break"
                },
                {
                    "name": "rststa",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Reset Status Bits"
                },
                {
                    "name": "txdis",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Transmitter Disable"
                },
                {
                    "name": "txen",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Transmitter Enable"
                },
                {
                    "name": "rxdis",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Receiver Disable"
                },
                {
                    "name": "rxen",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Receiver Enable"
                },
                {
                    "name": "rsttx",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Reset Transmitter"
                },
                {
                    "name": "rstrx",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Reset Receiver"
                },
                {
                    "name": "rsvd1",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                }
            ],
            "id": "usart3.cr",
            "name": "cr",
            "offset": "0x0",
            "doc": "Control Register"
        },
        "usart3.cr_spi_mode": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd2",
                    "lsb": 20,
                    "nbits": 12,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rcs",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Release SPI Chip Select"
                },
                {
                    "name": "fcs",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Force SPI Chip Select"
                },
                {
                    "name": "rsvd0",
                    "lsb": 9,
                    "nbits": 9,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rststa",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Reset Status Bits"
                },
                {
                    "name": "txdis",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Transmitter Disable"
                },
                {
                    "name": "txen",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Transmitter Enable"
                },
                {
                    "name": "rxdis",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Receiver Disable"
                },
                {
                    "name": "rxen",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Receiver Enable"
                },
                {
                    "name": "rsttx",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Reset Transmitter"
                },
                {
                    "name": "rstrx",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Reset Receiver"
                },
                {
                    "name": "rsvd1",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                }
            ],
            "id": "usart3.cr_spi_mode",
            "name": "cr_spi_mode",
            "offset": "0x0",
            "doc": "Control Register"
        },
        "usart3.mr": {
            "type": "reg",
            "fields": [
                {
                    "name": "onebit",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Start Frame Delimiter Selector"
                },
                {
                    "name": "modsync",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Manchester Synchronization Mode"
                },
                {
                    "name": "man",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Manchester Encoder/Decoder Enable"
                },
                {
                    "name": "filter",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Infrared Receive Line Filter"
                },
                {
                    "name": "rsvd0",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "max_iteration",
                    "lsb": 24,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Maximum Number of Automatic Iteration"
                },
                {
                    "name": "invdata",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "INverted Data"
                },
                {
                    "name": "var_sync",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Variable Synchronization of Command/Data Sync Start Frame Delimiter"
                },
                {
                    "name": "dsnack",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Disable Successive NACK"
                },
                {
                    "name": "inack",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Inhibit Non Acknowledge"
                },
                {
                    "name": "over",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Oversampling Mode"
                },
                {
                    "name": "clko",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Clock Output Select"
                },
                {
                    "name": "mode9",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "9-bit Character Length"
                },
                {
                    "name": "msbf",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bit Order"
                },
                {
                    "name": "chmode",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel Mode"
                },
                {
                    "name": "nbstop",
                    "lsb": 12,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Number of Stop Bits"
                },
                {
                    "name": "par",
                    "lsb": 9,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Parity Type"
                },
                {
                    "name": "sync",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Synchronous Mode Select"
                },
                {
                    "name": "chrl",
                    "lsb": 6,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Character Length."
                },
                {
                    "name": "usclks",
                    "lsb": 4,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Clock Selection"
                },
                {
                    "name": "usart_mode",
                    "lsb": 0,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "USART Mode of Operation"
                }
            ],
            "id": "usart3.mr",
            "name": "mr",
            "offset": "0x4",
            "doc": "Mode Register"
        },
        "usart3.mr_spi_mode": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd2",
                    "lsb": 21,
                    "nbits": 11,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "wrdbt",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Wait Read Data Before Transfer"
                },
                {
                    "name": "rsvd1",
                    "lsb": 17,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "cpol",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "SPI Clock Polarity"
                },
                {
                    "name": "rsvd0",
                    "lsb": 9,
                    "nbits": 7,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "cpha",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "SPI Clock Phase"
                },
                {
                    "name": "chrl",
                    "lsb": 6,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Character Length."
                },
                {
                    "name": "usclks",
                    "lsb": 4,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Clock Selection"
                },
                {
                    "name": "usart_mode",
                    "lsb": 0,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "USART Mode of Operation"
                }
            ],
            "id": "usart3.mr_spi_mode",
            "name": "mr_spi_mode",
            "offset": "0x4",
            "doc": "Mode Register"
        },
        "usart3.ier": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd4",
                    "lsb": 25,
                    "nbits": 7,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "mane",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Manchester Error Interrupt Enable"
                },
                {
                    "name": "rsvd3",
                    "lsb": 20,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ctsic",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear to Send Input Change Interrupt Enable"
                },
                {
                    "name": "rsvd2",
                    "lsb": 14,
                    "nbits": 5,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "nack",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Non Acknowledge Interrupt Enable"
                },
                {
                    "name": "rsvd1",
                    "lsb": 11,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "iter",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Max number of Repetitions Reached Interrupt Enable"
                },
                {
                    "name": "txempty",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "TXEMPTY Interrupt Enable"
                },
                {
                    "name": "timeout",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Time-out Interrupt Enable"
                },
                {
                    "name": "pare",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Parity Error Interrupt Enable"
                },
                {
                    "name": "frame",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Framing Error Interrupt Enable"
                },
                {
                    "name": "ovre",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Overrun Error Interrupt Enable"
                },
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rxbrk",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Receiver Break Interrupt Enable"
                },
                {
                    "name": "txrdy",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "TXRDY Interrupt Enable"
                },
                {
                    "name": "rxrdy",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "RXRDY Interrupt Enable"
                }
            ],
            "id": "usart3.ier",
            "name": "ier",
            "offset": "0x8",
            "doc": "Interrupt Enable Register"
        },
        "usart3.ier_spi_mode": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd2",
                    "lsb": 11,
                    "nbits": 21,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "unre",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "SPI Underrun Error Interrupt Enable"
                },
                {
                    "name": "txempty",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "TXEMPTY Interrupt Enable"
                },
                {
                    "name": "rsvd1",
                    "lsb": 6,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ovre",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Overrun Error Interrupt Enable"
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "txrdy",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "TXRDY Interrupt Enable"
                },
                {
                    "name": "rxrdy",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "RXRDY Interrupt Enable"
                }
            ],
            "id": "usart3.ier_spi_mode",
            "name": "ier_spi_mode",
            "offset": "0x8",
            "doc": "Interrupt Enable Register"
        },
        "usart3.ier_lin_mode": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd3",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "linsnre",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "LIN Slave Not Responding Error Interrupt Enable"
                },
                {
                    "name": "lince",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "LIN Checksum Error Interrupt Enable"
                },
                {
                    "name": "linipe",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "LIN Identifier Parity Interrupt Enable"
                },
                {
                    "name": "linisfe",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "LIN Inconsistent Synch Field Error Interrupt Enable"
                },
                {
                    "name": "linbe",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "LIN Bus Error Interrupt Enable"
                },
                {
                    "name": "rsvd2",
                    "lsb": 16,
                    "nbits": 9,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "lintc",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "LIN Transfer Completed Interrupt Enable"
                },
                {
                    "name": "linid",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "LIN Identifier Sent or LIN Identifier Received Interrupt Enable"
                },
                {
                    "name": "linbk",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "LIN Break Sent or LIN Break Received Interrupt Enable"
                },
                {
                    "name": "rsvd1",
                    "lsb": 10,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "txempty",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "TXEMPTY Interrupt Enable"
                },
                {
                    "name": "timeout",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Time-out Interrupt Enable"
                },
                {
                    "name": "pare",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Parity Error Interrupt Enable"
                },
                {
                    "name": "frame",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Framing Error Interrupt Enable"
                },
                {
                    "name": "ovre",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Overrun Error Interrupt Enable"
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "txrdy",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "TXRDY Interrupt Enable"
                },
                {
                    "name": "rxrdy",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "RXRDY Interrupt Enable"
                }
            ],
            "id": "usart3.ier_lin_mode",
            "name": "ier_lin_mode",
            "offset": "0x8",
            "doc": "Interrupt Enable Register"
        },
        "usart3.idr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd4",
                    "lsb": 25,
                    "nbits": 7,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "mane",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Manchester Error Interrupt Disable"
                },
                {
                    "name": "rsvd3",
                    "lsb": 20,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ctsic",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear to Send Input Change Interrupt Disable"
                },
                {
                    "name": "rsvd2",
                    "lsb": 14,
                    "nbits": 5,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "nack",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Non Acknowledge Interrupt Disable"
                },
                {
                    "name": "rsvd1",
                    "lsb": 11,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "iter",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Max number of Repetitions Reached Interrupt Disable"
                },
                {
                    "name": "txempty",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "TXEMPTY Interrupt Disable"
                },
                {
                    "name": "timeout",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Time-out Interrupt Disable"
                },
                {
                    "name": "pare",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Parity Error Interrupt Disable"
                },
                {
                    "name": "frame",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Framing Error Interrupt Disable"
                },
                {
                    "name": "ovre",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Overrun Error Interrupt Enable"
                },
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rxbrk",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Receiver Break Interrupt Disable"
                },
                {
                    "name": "txrdy",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "TXRDY Interrupt Disable"
                },
                {
                    "name": "rxrdy",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "RXRDY Interrupt Disable"
                }
            ],
            "id": "usart3.idr",
            "name": "idr",
            "offset": "0xc",
            "doc": "Interrupt Disable Register"
        },
        "usart3.idr_spi_mode": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd2",
                    "lsb": 11,
                    "nbits": 21,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "unre",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "SPI Underrun Error Interrupt Disable"
                },
                {
                    "name": "txempty",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "TXEMPTY Interrupt Disable"
                },
                {
                    "name": "rsvd1",
                    "lsb": 6,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ovre",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Overrun Error Interrupt Disable"
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "txrdy",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "TXRDY Interrupt Disable"
                },
                {
                    "name": "rxrdy",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "RXRDY Interrupt Disable"
                }
            ],
            "id": "usart3.idr_spi_mode",
            "name": "idr_spi_mode",
            "offset": "0xc",
            "doc": "Interrupt Disable Register"
        },
        "usart3.idr_lin_mode": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd3",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "linsnre",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "LIN Slave Not Responding Error Interrupt Disable"
                },
                {
                    "name": "lince",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "LIN Checksum Error Interrupt Disable"
                },
                {
                    "name": "linipe",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "LIN Identifier Parity Interrupt Disable"
                },
                {
                    "name": "linisfe",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "LIN Inconsistent Synch Field Error Interrupt Disable"
                },
                {
                    "name": "linbe",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "LIN Bus Error Interrupt Disable"
                },
                {
                    "name": "rsvd2",
                    "lsb": 16,
                    "nbits": 9,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "lintc",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "LIN Transfer Completed Interrupt Disable"
                },
                {
                    "name": "linid",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "LIN Identifier Sent or LIN Identifier Received Interrupt Disable"
                },
                {
                    "name": "linbk",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "LIN Break Sent or LIN Break Received Interrupt Disable"
                },
                {
                    "name": "rsvd1",
                    "lsb": 10,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "txempty",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "TXEMPTY Interrupt Disable"
                },
                {
                    "name": "timeout",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Time-out Interrupt Disable"
                },
                {
                    "name": "pare",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Parity Error Interrupt Disable"
                },
                {
                    "name": "frame",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Framing Error Interrupt Disable"
                },
                {
                    "name": "ovre",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Overrun Error Interrupt Disable"
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "txrdy",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "TXRDY Interrupt Disable"
                },
                {
                    "name": "rxrdy",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "RXRDY Interrupt Disable"
                }
            ],
            "id": "usart3.idr_lin_mode",
            "name": "idr_lin_mode",
            "offset": "0xc",
            "doc": "Interrupt Disable Register"
        },
        "usart3.imr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd4",
                    "lsb": 25,
                    "nbits": 7,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "mane",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Manchester Error Interrupt Mask"
                },
                {
                    "name": "rsvd3",
                    "lsb": 20,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ctsic",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Clear to Send Input Change Interrupt Mask"
                },
                {
                    "name": "rsvd2",
                    "lsb": 14,
                    "nbits": 5,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "nack",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Non Acknowledge Interrupt Mask"
                },
                {
                    "name": "rsvd1",
                    "lsb": 11,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "iter",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Max number of Repetitions Reached Interrupt Mask"
                },
                {
                    "name": "txempty",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "TXEMPTY Interrupt Mask"
                },
                {
                    "name": "timeout",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Time-out Interrupt Mask"
                },
                {
                    "name": "pare",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Parity Error Interrupt Mask"
                },
                {
                    "name": "frame",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Framing Error Interrupt Mask"
                },
                {
                    "name": "ovre",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Overrun Error Interrupt Mask"
                },
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rxbrk",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Receiver Break Interrupt Mask"
                },
                {
                    "name": "txrdy",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "TXRDY Interrupt Mask"
                },
                {
                    "name": "rxrdy",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "RXRDY Interrupt Mask"
                }
            ],
            "id": "usart3.imr",
            "name": "imr",
            "offset": "0x10",
            "doc": "Interrupt Mask Register"
        },
        "usart3.imr_spi_mode": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd2",
                    "lsb": 11,
                    "nbits": 21,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "unre",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "SPI Underrun Error Interrupt Mask"
                },
                {
                    "name": "txempty",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "TXEMPTY Interrupt Mask"
                },
                {
                    "name": "rsvd1",
                    "lsb": 6,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ovre",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Overrun Error Interrupt Mask"
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "txrdy",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "TXRDY Interrupt Mask"
                },
                {
                    "name": "rxrdy",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "RXRDY Interrupt Mask"
                }
            ],
            "id": "usart3.imr_spi_mode",
            "name": "imr_spi_mode",
            "offset": "0x10",
            "doc": "Interrupt Mask Register"
        },
        "usart3.imr_lin_mode": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd3",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "linsnre",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "LIN Slave Not Responding Error Interrupt Mask"
                },
                {
                    "name": "lince",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "LIN Checksum Error Interrupt Mask"
                },
                {
                    "name": "linipe",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "LIN Identifier Parity Interrupt Mask"
                },
                {
                    "name": "linisfe",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "LIN Inconsistent Synch Field Error Interrupt Mask"
                },
                {
                    "name": "linbe",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "LIN Bus Error Interrupt Mask"
                },
                {
                    "name": "rsvd2",
                    "lsb": 16,
                    "nbits": 9,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "lintc",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "LIN Transfer Completed Interrupt Mask"
                },
                {
                    "name": "linid",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "LIN Identifier Sent or LIN Identifier Received Interrupt Mask"
                },
                {
                    "name": "linbk",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "LIN Break Sent or LIN Break Received Interrupt Mask"
                },
                {
                    "name": "rsvd1",
                    "lsb": 10,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "txempty",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "TXEMPTY Interrupt Mask"
                },
                {
                    "name": "timeout",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Time-out Interrupt Mask"
                },
                {
                    "name": "pare",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Parity Error Interrupt Mask"
                },
                {
                    "name": "frame",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Framing Error Interrupt Mask"
                },
                {
                    "name": "ovre",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Overrun Error Interrupt Mask"
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "txrdy",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "TXRDY Interrupt Mask"
                },
                {
                    "name": "rxrdy",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "RXRDY Interrupt Mask"
                }
            ],
            "id": "usart3.imr_lin_mode",
            "name": "imr_lin_mode",
            "offset": "0x10",
            "doc": "Interrupt Mask Register"
        },
        "usart3.csr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd4",
                    "lsb": 25,
                    "nbits": 7,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "manerr",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Manchester Error"
                },
                {
                    "name": "cts",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Image of CTS Input"
                },
                {
                    "name": "rsvd3",
                    "lsb": 20,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ctsic",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Clear to Send Input Change Flag"
                },
                {
                    "name": "rsvd2",
                    "lsb": 14,
                    "nbits": 5,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "nack",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Non Acknowledge Interrupt"
                },
                {
                    "name": "rsvd1",
                    "lsb": 11,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "iter",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Max number of Repetitions Reached"
                },
                {
                    "name": "txempty",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Transmitter Empty"
                },
                {
                    "name": "timeout",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Receiver Time-out"
                },
                {
                    "name": "pare",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Parity Error"
                },
                {
                    "name": "frame",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Framing Error"
                },
                {
                    "name": "ovre",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Overrun Error"
                },
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rxbrk",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Break Received/End of Break"
                },
                {
                    "name": "txrdy",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Transmitter Ready"
                },
                {
                    "name": "rxrdy",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Receiver Ready"
                }
            ],
            "id": "usart3.csr",
            "name": "csr",
            "offset": "0x14",
            "doc": "Channel Status Register"
        },
        "usart3.csr_spi_mode": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd2",
                    "lsb": 11,
                    "nbits": 21,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "unre",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Underrun Error"
                },
                {
                    "name": "txempty",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Transmitter Empty"
                },
                {
                    "name": "rsvd1",
                    "lsb": 6,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ovre",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Overrun Error"
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "txrdy",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Transmitter Ready"
                },
                {
                    "name": "rxrdy",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Receiver Ready"
                }
            ],
            "id": "usart3.csr_spi_mode",
            "name": "csr_spi_mode",
            "offset": "0x14",
            "doc": "Channel Status Register"
        },
        "usart3.csr_lin_mode": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd4",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "linsnre",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "LIN Slave Not Responding Error"
                },
                {
                    "name": "lince",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "LIN Checksum Error"
                },
                {
                    "name": "linipe",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "LIN Identifier Parity Error"
                },
                {
                    "name": "linisfe",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "LIN Inconsistent Synch Field Error"
                },
                {
                    "name": "linbe",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "LIN Bit Error"
                },
                {
                    "name": "rsvd3",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "linbls",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "LIN Bus Line Status"
                },
                {
                    "name": "rsvd2",
                    "lsb": 16,
                    "nbits": 7,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "lintc",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "LIN Transfer Completed"
                },
                {
                    "name": "linid",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "LIN Identifier Sent or LIN Identifier Received"
                },
                {
                    "name": "linbk",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "LIN Break Sent or LIN Break Received"
                },
                {
                    "name": "rsvd1",
                    "lsb": 10,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "txempty",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Transmitter Empty"
                },
                {
                    "name": "timeout",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Receiver Time-out"
                },
                {
                    "name": "pare",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Parity Error"
                },
                {
                    "name": "frame",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Framing Error"
                },
                {
                    "name": "ovre",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Overrun Error"
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "txrdy",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Transmitter Ready"
                },
                {
                    "name": "rxrdy",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Receiver Ready"
                }
            ],
            "id": "usart3.csr_lin_mode",
            "name": "csr_lin_mode",
            "offset": "0x14",
            "doc": "Channel Status Register"
        },
        "usart3.rhr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rxsynh",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Received Sync"
                },
                {
                    "name": "rsvd0",
                    "lsb": 9,
                    "nbits": 6,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rxchr",
                    "lsb": 0,
                    "nbits": 9,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Received Character"
                }
            ],
            "id": "usart3.rhr",
            "name": "rhr",
            "offset": "0x18",
            "doc": "Receiver Holding Register"
        },
        "usart3.thr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "txsynh",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Sync Field to be transmitted"
                },
                {
                    "name": "rsvd0",
                    "lsb": 9,
                    "nbits": 6,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "txchr",
                    "lsb": 0,
                    "nbits": 9,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Character to be Transmitted"
                }
            ],
            "id": "usart3.thr",
            "name": "thr",
            "offset": "0x1c",
            "doc": "Transmitter Holding Register"
        },
        "usart3.brgr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 19,
                    "nbits": 13,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "fp",
                    "lsb": 16,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Fractional Part"
                },
                {
                    "name": "cd",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Clock Divider"
                }
            ],
            "id": "usart3.brgr",
            "name": "brgr",
            "offset": "0x20",
            "doc": "Baud Rate Generator Register"
        },
        "usart3.rtor": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 17,
                    "nbits": 15,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "to",
                    "lsb": 0,
                    "nbits": 17,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Time-out Value"
                }
            ],
            "id": "usart3.rtor",
            "name": "rtor",
            "offset": "0x24",
            "doc": "Receiver Time-out Register"
        },
        "usart3.ttgr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "tg",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Timeguard Value"
                }
            ],
            "id": "usart3.ttgr",
            "name": "ttgr",
            "offset": "0x28",
            "doc": "Transmitter Timeguard Register"
        },
        "usart3.fidi": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 11,
                    "nbits": 21,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "fi_di_ratio",
                    "lsb": 0,
                    "nbits": 11,
                    "access": "read-write",
                    "reset": "372",
                    "doc": "FI Over DI Ratio Value"
                }
            ],
            "id": "usart3.fidi",
            "name": "fidi",
            "offset": "0x40",
            "doc": "FI DI Ratio Register"
        },
        "usart3.ner": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "nb_errors",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Number of Errors"
                }
            ],
            "id": "usart3.ner",
            "name": "ner",
            "offset": "0x44",
            "doc": "Number of Errors Register"
        },
        "usart3.if": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "irda_filter",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "IrDA Filter"
                }
            ],
            "id": "usart3.if",
            "name": "if",
            "offset": "0x4c",
            "doc": "IrDA Filter Register"
        },
        "usart3.man": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd5",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "drift",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Drift compensation"
                },
                {
                    "name": "one",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Must Be Set to 1"
                },
                {
                    "name": "rx_mpol",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Receiver Manchester Polarity"
                },
                {
                    "name": "rsvd4",
                    "lsb": 26,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rx_pp",
                    "lsb": 24,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Receiver Preamble Pattern detected"
                },
                {
                    "name": "rsvd3",
                    "lsb": 20,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rx_pl",
                    "lsb": 16,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Receiver Preamble Length"
                },
                {
                    "name": "rsvd2",
                    "lsb": 13,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "tx_mpol",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Transmitter Manchester Polarity"
                },
                {
                    "name": "rsvd1",
                    "lsb": 10,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "tx_pp",
                    "lsb": 8,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Transmitter Preamble Pattern"
                },
                {
                    "name": "rsvd0",
                    "lsb": 4,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "tx_pl",
                    "lsb": 0,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "4",
                    "doc": "Transmitter Preamble Length"
                }
            ],
            "id": "usart3.man",
            "name": "man",
            "offset": "0x50",
            "doc": "Manchester Encoder Decoder Register"
        },
        "usart3.linmr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 17,
                    "nbits": 15,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "pdcm",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "DMAC Mode"
                },
                {
                    "name": "dlc",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data Length Control"
                },
                {
                    "name": "wkuptyp",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Wakeup Signal Type"
                },
                {
                    "name": "fsdis",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Frame Slot Mode Disable"
                },
                {
                    "name": "dlm",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data Length Mode"
                },
                {
                    "name": "chktyp",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Checksum Type"
                },
                {
                    "name": "chkdis",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Checksum Disable"
                },
                {
                    "name": "pardis",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Parity Disable"
                },
                {
                    "name": "nact",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "LIN Node Action"
                }
            ],
            "id": "usart3.linmr",
            "name": "linmr",
            "offset": "0x54",
            "doc": "LIN Mode Register"
        },
        "usart3.linir": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "idchr",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Identifier Character"
                }
            ],
            "id": "usart3.linir",
            "name": "linir",
            "offset": "0x58",
            "doc": "LIN Identifier Register"
        },
        "usart3.wpmr": {
            "type": "reg",
            "fields": [
                {
                    "name": "wpkey",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Write Protect KEY"
                },
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 7,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "wpen",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Write Protect Enable"
                }
            ],
            "id": "usart3.wpmr",
            "name": "wpmr",
            "offset": "0xe4",
            "doc": "Write Protect Mode Register"
        },
        "usart3.wpsr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "wpvsrc",
                    "lsb": 8,
                    "nbits": 16,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Write Protect Violation Source"
                },
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 7,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "wpvs",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Write Protect Violation Status"
                }
            ],
            "id": "usart3.wpsr",
            "name": "wpsr",
            "offset": "0xe8",
            "doc": "Write Protect Status Register"
        },
        "pwm": {
            "type": "blk",
            "children": [
                "pwm.mr",
                "pwm.ena",
                "pwm.dis",
                "pwm.sr",
                "pwm.ier",
                "pwm.idr",
                "pwm.imr",
                "pwm.isr",
                "pwm.cmr0",
                "pwm.cdty0",
                "pwm.cprd0",
                "pwm.ccnt0",
                "pwm.cupd0",
                "pwm.cmr1",
                "pwm.cdty1",
                "pwm.cprd1",
                "pwm.ccnt1",
                "pwm.cupd1",
                "pwm.cmr2",
                "pwm.cdty2",
                "pwm.cprd2",
                "pwm.ccnt2",
                "pwm.cupd2",
                "pwm.cmr3",
                "pwm.cdty3",
                "pwm.cprd3",
                "pwm.ccnt3",
                "pwm.cupd3"
            ],
            "id": "pwm",
            "name": "pwm",
            "offset": "0xf8034000",
            "doc": "Pulse Width Modulation Controller"
        },
        "pwm.mr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 28,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "preb",
                    "lsb": 24,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "divb",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "CLKA, CLKB Divide Factor"
                },
                {
                    "name": "rsvd0",
                    "lsb": 12,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "prea",
                    "lsb": 8,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "diva",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "CLKA, CLKB Divide Factor"
                }
            ],
            "id": "pwm.mr",
            "name": "mr",
            "offset": "0x0",
            "doc": "PWM Mode Register"
        },
        "pwm.ena": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 4,
                    "nbits": 28,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "chid3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Channel ID"
                },
                {
                    "name": "chid2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Channel ID"
                },
                {
                    "name": "chid1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Channel ID"
                },
                {
                    "name": "chid0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Channel ID"
                }
            ],
            "id": "pwm.ena",
            "name": "ena",
            "offset": "0x4",
            "doc": "PWM Enable Register"
        },
        "pwm.dis": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 4,
                    "nbits": 28,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "chid3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Channel ID"
                },
                {
                    "name": "chid2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Channel ID"
                },
                {
                    "name": "chid1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Channel ID"
                },
                {
                    "name": "chid0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Channel ID"
                }
            ],
            "id": "pwm.dis",
            "name": "dis",
            "offset": "0x8",
            "doc": "PWM Disable Register"
        },
        "pwm.sr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 4,
                    "nbits": 28,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "chid3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Channel ID"
                },
                {
                    "name": "chid2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Channel ID"
                },
                {
                    "name": "chid1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Channel ID"
                },
                {
                    "name": "chid0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Channel ID"
                }
            ],
            "id": "pwm.sr",
            "name": "sr",
            "offset": "0xc",
            "doc": "PWM Status Register"
        },
        "pwm.ier": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 4,
                    "nbits": 28,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "chid3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Channel ID."
                },
                {
                    "name": "chid2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Channel ID."
                },
                {
                    "name": "chid1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Channel ID."
                },
                {
                    "name": "chid0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Channel ID."
                }
            ],
            "id": "pwm.ier",
            "name": "ier",
            "offset": "0x10",
            "doc": "PWM Interrupt Enable Register"
        },
        "pwm.idr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 4,
                    "nbits": 28,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "chid3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Channel ID."
                },
                {
                    "name": "chid2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Channel ID."
                },
                {
                    "name": "chid1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Channel ID."
                },
                {
                    "name": "chid0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Channel ID."
                }
            ],
            "id": "pwm.idr",
            "name": "idr",
            "offset": "0x14",
            "doc": "PWM Interrupt Disable Register"
        },
        "pwm.imr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 4,
                    "nbits": 28,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "chid3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Channel ID."
                },
                {
                    "name": "chid2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Channel ID."
                },
                {
                    "name": "chid1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Channel ID."
                },
                {
                    "name": "chid0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Channel ID."
                }
            ],
            "id": "pwm.imr",
            "name": "imr",
            "offset": "0x18",
            "doc": "PWM Interrupt Mask Register"
        },
        "pwm.isr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 4,
                    "nbits": 28,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "chid3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Channel ID"
                },
                {
                    "name": "chid2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Channel ID"
                },
                {
                    "name": "chid1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Channel ID"
                },
                {
                    "name": "chid0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Channel ID"
                }
            ],
            "id": "pwm.isr",
            "name": "isr",
            "offset": "0x1c",
            "doc": "PWM Interrupt Status Register"
        },
        "pwm.cmr0": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 11,
                    "nbits": 21,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "cpd",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel Update Period"
                },
                {
                    "name": "cpol",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel Polarity"
                },
                {
                    "name": "calg",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel Alignment"
                },
                {
                    "name": "rsvd0",
                    "lsb": 4,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "cpre",
                    "lsb": 0,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel Pre-scaler"
                }
            ],
            "id": "pwm.cmr0",
            "name": "cmr0",
            "offset": "0x200",
            "doc": "PWM Channel Mode Register (ch_num = 0)"
        },
        "pwm.cdty0": {
            "type": "reg",
            "fields": [
                {
                    "name": "cdty",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel Duty Cycle"
                }
            ],
            "id": "pwm.cdty0",
            "name": "cdty0",
            "offset": "0x204",
            "doc": "PWM Channel Duty Cycle Register (ch_num = 0)"
        },
        "pwm.cprd0": {
            "type": "reg",
            "fields": [
                {
                    "name": "cprd",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel Period"
                }
            ],
            "id": "pwm.cprd0",
            "name": "cprd0",
            "offset": "0x208",
            "doc": "PWM Channel Period Register (ch_num = 0)"
        },
        "pwm.ccnt0": {
            "type": "reg",
            "fields": [
                {
                    "name": "cnt",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Channel Counter Register"
                }
            ],
            "id": "pwm.ccnt0",
            "name": "ccnt0",
            "offset": "0x20c",
            "doc": "PWM Channel Counter Register (ch_num = 0)"
        },
        "pwm.cupd0": {
            "type": "reg",
            "fields": [
                {
                    "name": "cupd",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "write-only",
                    "reset": "0",
                    "doc": ""
                }
            ],
            "id": "pwm.cupd0",
            "name": "cupd0",
            "offset": "0x210",
            "doc": "PWM Channel Update Register (ch_num = 0)"
        },
        "pwm.cmr1": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 11,
                    "nbits": 21,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "cpd",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel Update Period"
                },
                {
                    "name": "cpol",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel Polarity"
                },
                {
                    "name": "calg",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel Alignment"
                },
                {
                    "name": "rsvd0",
                    "lsb": 4,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "cpre",
                    "lsb": 0,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel Pre-scaler"
                }
            ],
            "id": "pwm.cmr1",
            "name": "cmr1",
            "offset": "0x220",
            "doc": "PWM Channel Mode Register (ch_num = 1)"
        },
        "pwm.cdty1": {
            "type": "reg",
            "fields": [
                {
                    "name": "cdty",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel Duty Cycle"
                }
            ],
            "id": "pwm.cdty1",
            "name": "cdty1",
            "offset": "0x224",
            "doc": "PWM Channel Duty Cycle Register (ch_num = 1)"
        },
        "pwm.cprd1": {
            "type": "reg",
            "fields": [
                {
                    "name": "cprd",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel Period"
                }
            ],
            "id": "pwm.cprd1",
            "name": "cprd1",
            "offset": "0x228",
            "doc": "PWM Channel Period Register (ch_num = 1)"
        },
        "pwm.ccnt1": {
            "type": "reg",
            "fields": [
                {
                    "name": "cnt",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Channel Counter Register"
                }
            ],
            "id": "pwm.ccnt1",
            "name": "ccnt1",
            "offset": "0x22c",
            "doc": "PWM Channel Counter Register (ch_num = 1)"
        },
        "pwm.cupd1": {
            "type": "reg",
            "fields": [
                {
                    "name": "cupd",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "write-only",
                    "reset": "0",
                    "doc": ""
                }
            ],
            "id": "pwm.cupd1",
            "name": "cupd1",
            "offset": "0x230",
            "doc": "PWM Channel Update Register (ch_num = 1)"
        },
        "pwm.cmr2": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 11,
                    "nbits": 21,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "cpd",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel Update Period"
                },
                {
                    "name": "cpol",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel Polarity"
                },
                {
                    "name": "calg",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel Alignment"
                },
                {
                    "name": "rsvd0",
                    "lsb": 4,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "cpre",
                    "lsb": 0,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel Pre-scaler"
                }
            ],
            "id": "pwm.cmr2",
            "name": "cmr2",
            "offset": "0x240",
            "doc": "PWM Channel Mode Register (ch_num = 2)"
        },
        "pwm.cdty2": {
            "type": "reg",
            "fields": [
                {
                    "name": "cdty",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel Duty Cycle"
                }
            ],
            "id": "pwm.cdty2",
            "name": "cdty2",
            "offset": "0x244",
            "doc": "PWM Channel Duty Cycle Register (ch_num = 2)"
        },
        "pwm.cprd2": {
            "type": "reg",
            "fields": [
                {
                    "name": "cprd",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel Period"
                }
            ],
            "id": "pwm.cprd2",
            "name": "cprd2",
            "offset": "0x248",
            "doc": "PWM Channel Period Register (ch_num = 2)"
        },
        "pwm.ccnt2": {
            "type": "reg",
            "fields": [
                {
                    "name": "cnt",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Channel Counter Register"
                }
            ],
            "id": "pwm.ccnt2",
            "name": "ccnt2",
            "offset": "0x24c",
            "doc": "PWM Channel Counter Register (ch_num = 2)"
        },
        "pwm.cupd2": {
            "type": "reg",
            "fields": [
                {
                    "name": "cupd",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "write-only",
                    "reset": "0",
                    "doc": ""
                }
            ],
            "id": "pwm.cupd2",
            "name": "cupd2",
            "offset": "0x250",
            "doc": "PWM Channel Update Register (ch_num = 2)"
        },
        "pwm.cmr3": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 11,
                    "nbits": 21,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "cpd",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel Update Period"
                },
                {
                    "name": "cpol",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel Polarity"
                },
                {
                    "name": "calg",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel Alignment"
                },
                {
                    "name": "rsvd0",
                    "lsb": 4,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "cpre",
                    "lsb": 0,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel Pre-scaler"
                }
            ],
            "id": "pwm.cmr3",
            "name": "cmr3",
            "offset": "0x260",
            "doc": "PWM Channel Mode Register (ch_num = 3)"
        },
        "pwm.cdty3": {
            "type": "reg",
            "fields": [
                {
                    "name": "cdty",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel Duty Cycle"
                }
            ],
            "id": "pwm.cdty3",
            "name": "cdty3",
            "offset": "0x264",
            "doc": "PWM Channel Duty Cycle Register (ch_num = 3)"
        },
        "pwm.cprd3": {
            "type": "reg",
            "fields": [
                {
                    "name": "cprd",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel Period"
                }
            ],
            "id": "pwm.cprd3",
            "name": "cprd3",
            "offset": "0x268",
            "doc": "PWM Channel Period Register (ch_num = 3)"
        },
        "pwm.ccnt3": {
            "type": "reg",
            "fields": [
                {
                    "name": "cnt",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Channel Counter Register"
                }
            ],
            "id": "pwm.ccnt3",
            "name": "ccnt3",
            "offset": "0x26c",
            "doc": "PWM Channel Counter Register (ch_num = 3)"
        },
        "pwm.cupd3": {
            "type": "reg",
            "fields": [
                {
                    "name": "cupd",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "write-only",
                    "reset": "0",
                    "doc": ""
                }
            ],
            "id": "pwm.cupd3",
            "name": "cupd3",
            "offset": "0x270",
            "doc": "PWM Channel Update Register (ch_num = 3)"
        },
        "lcdc": {
            "type": "blk",
            "children": [
                "lcdc.lcdcfg0",
                "lcdc.lcdcfg1",
                "lcdc.lcdcfg2",
                "lcdc.lcdcfg3",
                "lcdc.lcdcfg4",
                "lcdc.lcdcfg5",
                "lcdc.lcdcfg6",
                "lcdc.lcden",
                "lcdc.lcddis",
                "lcdc.lcdsr",
                "lcdc.lcdier",
                "lcdc.lcdidr",
                "lcdc.lcdimr",
                "lcdc.lcdisr",
                "lcdc.basecher",
                "lcdc.basechdr",
                "lcdc.basechsr",
                "lcdc.baseier",
                "lcdc.baseidr",
                "lcdc.baseimr",
                "lcdc.baseisr",
                "lcdc.basehead",
                "lcdc.baseaddr",
                "lcdc.basectrl",
                "lcdc.basenext",
                "lcdc.basecfg0",
                "lcdc.basecfg1",
                "lcdc.basecfg2",
                "lcdc.basecfg3",
                "lcdc.basecfg4",
                "lcdc.baseclut0",
                "lcdc.baseclut1",
                "lcdc.baseclut2",
                "lcdc.baseclut3",
                "lcdc.baseclut4",
                "lcdc.baseclut5",
                "lcdc.baseclut6",
                "lcdc.baseclut7",
                "lcdc.baseclut8",
                "lcdc.baseclut9",
                "lcdc.baseclut10",
                "lcdc.baseclut11",
                "lcdc.baseclut12",
                "lcdc.baseclut13",
                "lcdc.baseclut14",
                "lcdc.baseclut15",
                "lcdc.baseclut16",
                "lcdc.baseclut17",
                "lcdc.baseclut18",
                "lcdc.baseclut19",
                "lcdc.baseclut20",
                "lcdc.baseclut21",
                "lcdc.baseclut22",
                "lcdc.baseclut23",
                "lcdc.baseclut24",
                "lcdc.baseclut25",
                "lcdc.baseclut26",
                "lcdc.baseclut27",
                "lcdc.baseclut28",
                "lcdc.baseclut29",
                "lcdc.baseclut30",
                "lcdc.baseclut31",
                "lcdc.baseclut32",
                "lcdc.baseclut33",
                "lcdc.baseclut34",
                "lcdc.baseclut35",
                "lcdc.baseclut36",
                "lcdc.baseclut37",
                "lcdc.baseclut38",
                "lcdc.baseclut39",
                "lcdc.baseclut40",
                "lcdc.baseclut41",
                "lcdc.baseclut42",
                "lcdc.baseclut43",
                "lcdc.baseclut44",
                "lcdc.baseclut45",
                "lcdc.baseclut46",
                "lcdc.baseclut47",
                "lcdc.baseclut48",
                "lcdc.baseclut49",
                "lcdc.baseclut50",
                "lcdc.baseclut51",
                "lcdc.baseclut52",
                "lcdc.baseclut53",
                "lcdc.baseclut54",
                "lcdc.baseclut55",
                "lcdc.baseclut56",
                "lcdc.baseclut57",
                "lcdc.baseclut58",
                "lcdc.baseclut59",
                "lcdc.baseclut60",
                "lcdc.baseclut61",
                "lcdc.baseclut62",
                "lcdc.baseclut63",
                "lcdc.baseclut64",
                "lcdc.baseclut65",
                "lcdc.baseclut66",
                "lcdc.baseclut67",
                "lcdc.baseclut68",
                "lcdc.baseclut69",
                "lcdc.baseclut70",
                "lcdc.baseclut71",
                "lcdc.baseclut72",
                "lcdc.baseclut73",
                "lcdc.baseclut74",
                "lcdc.baseclut75",
                "lcdc.baseclut76",
                "lcdc.baseclut77",
                "lcdc.baseclut78",
                "lcdc.baseclut79",
                "lcdc.baseclut80",
                "lcdc.baseclut81",
                "lcdc.baseclut82",
                "lcdc.baseclut83",
                "lcdc.baseclut84",
                "lcdc.baseclut85",
                "lcdc.baseclut86",
                "lcdc.baseclut87",
                "lcdc.baseclut88",
                "lcdc.baseclut89",
                "lcdc.baseclut90",
                "lcdc.baseclut91",
                "lcdc.baseclut92",
                "lcdc.baseclut93",
                "lcdc.baseclut94",
                "lcdc.baseclut95",
                "lcdc.baseclut96",
                "lcdc.baseclut97",
                "lcdc.baseclut98",
                "lcdc.baseclut99",
                "lcdc.baseclut100",
                "lcdc.baseclut101",
                "lcdc.baseclut102",
                "lcdc.baseclut103",
                "lcdc.baseclut104",
                "lcdc.baseclut105",
                "lcdc.baseclut106",
                "lcdc.baseclut107",
                "lcdc.baseclut108",
                "lcdc.baseclut109",
                "lcdc.baseclut110",
                "lcdc.baseclut111",
                "lcdc.baseclut112",
                "lcdc.baseclut113",
                "lcdc.baseclut114",
                "lcdc.baseclut115",
                "lcdc.baseclut116",
                "lcdc.baseclut117",
                "lcdc.baseclut118",
                "lcdc.baseclut119",
                "lcdc.baseclut120",
                "lcdc.baseclut121",
                "lcdc.baseclut122",
                "lcdc.baseclut123",
                "lcdc.baseclut124",
                "lcdc.baseclut125",
                "lcdc.baseclut126",
                "lcdc.baseclut127",
                "lcdc.baseclut128",
                "lcdc.baseclut129",
                "lcdc.baseclut130",
                "lcdc.baseclut131",
                "lcdc.baseclut132",
                "lcdc.baseclut133",
                "lcdc.baseclut134",
                "lcdc.baseclut135",
                "lcdc.baseclut136",
                "lcdc.baseclut137",
                "lcdc.baseclut138",
                "lcdc.baseclut139",
                "lcdc.baseclut140",
                "lcdc.baseclut141",
                "lcdc.baseclut142",
                "lcdc.baseclut143",
                "lcdc.baseclut144",
                "lcdc.baseclut145",
                "lcdc.baseclut146",
                "lcdc.baseclut147",
                "lcdc.baseclut148",
                "lcdc.baseclut149",
                "lcdc.baseclut150",
                "lcdc.baseclut151",
                "lcdc.baseclut152",
                "lcdc.baseclut153",
                "lcdc.baseclut154",
                "lcdc.baseclut155",
                "lcdc.baseclut156",
                "lcdc.baseclut157",
                "lcdc.baseclut158",
                "lcdc.baseclut159",
                "lcdc.baseclut160",
                "lcdc.baseclut161",
                "lcdc.baseclut162",
                "lcdc.baseclut163",
                "lcdc.baseclut164",
                "lcdc.baseclut165",
                "lcdc.baseclut166",
                "lcdc.baseclut167",
                "lcdc.baseclut168",
                "lcdc.baseclut169",
                "lcdc.baseclut170",
                "lcdc.baseclut171",
                "lcdc.baseclut172",
                "lcdc.baseclut173",
                "lcdc.baseclut174",
                "lcdc.baseclut175",
                "lcdc.baseclut176",
                "lcdc.baseclut177",
                "lcdc.baseclut178",
                "lcdc.baseclut179",
                "lcdc.baseclut180",
                "lcdc.baseclut181",
                "lcdc.baseclut182",
                "lcdc.baseclut183",
                "lcdc.baseclut184",
                "lcdc.baseclut185",
                "lcdc.baseclut186",
                "lcdc.baseclut187",
                "lcdc.baseclut188",
                "lcdc.baseclut189",
                "lcdc.baseclut190",
                "lcdc.baseclut191",
                "lcdc.baseclut192",
                "lcdc.baseclut193",
                "lcdc.baseclut194",
                "lcdc.baseclut195",
                "lcdc.baseclut196",
                "lcdc.baseclut197",
                "lcdc.baseclut198",
                "lcdc.baseclut199",
                "lcdc.baseclut200",
                "lcdc.baseclut201",
                "lcdc.baseclut202",
                "lcdc.baseclut203",
                "lcdc.baseclut204",
                "lcdc.baseclut205",
                "lcdc.baseclut206",
                "lcdc.baseclut207",
                "lcdc.baseclut208",
                "lcdc.baseclut209",
                "lcdc.baseclut210",
                "lcdc.baseclut211",
                "lcdc.baseclut212",
                "lcdc.baseclut213",
                "lcdc.baseclut214",
                "lcdc.baseclut215",
                "lcdc.baseclut216",
                "lcdc.baseclut217",
                "lcdc.baseclut218",
                "lcdc.baseclut219",
                "lcdc.baseclut220",
                "lcdc.baseclut221",
                "lcdc.baseclut222",
                "lcdc.baseclut223",
                "lcdc.baseclut224",
                "lcdc.baseclut225",
                "lcdc.baseclut226",
                "lcdc.baseclut227",
                "lcdc.baseclut228",
                "lcdc.baseclut229",
                "lcdc.baseclut230",
                "lcdc.baseclut231",
                "lcdc.baseclut232",
                "lcdc.baseclut233",
                "lcdc.baseclut234",
                "lcdc.baseclut235",
                "lcdc.baseclut236",
                "lcdc.baseclut237",
                "lcdc.baseclut238",
                "lcdc.baseclut239",
                "lcdc.baseclut240",
                "lcdc.baseclut241",
                "lcdc.baseclut242",
                "lcdc.baseclut243",
                "lcdc.baseclut244",
                "lcdc.baseclut245",
                "lcdc.baseclut246",
                "lcdc.baseclut247",
                "lcdc.baseclut248",
                "lcdc.baseclut249",
                "lcdc.baseclut250",
                "lcdc.baseclut251",
                "lcdc.baseclut252",
                "lcdc.baseclut253",
                "lcdc.baseclut254",
                "lcdc.baseclut255",
                "lcdc.addrsize",
                "lcdc.ipname0",
                "lcdc.ipname1",
                "lcdc.features",
                "lcdc.version"
            ],
            "id": "lcdc",
            "name": "lcdc",
            "offset": "0xf8038000",
            "doc": "LCD Controller"
        },
        "lcdc.lcdcfg0": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd3",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "clkdiv",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "LCD Controller Clock Divider"
                },
                {
                    "name": "rsvd2",
                    "lsb": 9,
                    "nbits": 7,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "cgdisbase",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Clock Gating Disable Control for the Base Layer"
                },
                {
                    "name": "rsvd1",
                    "lsb": 4,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "clkpwmsel",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "LCD Controller PWM Clock Source Selection"
                },
                {
                    "name": "clksel",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "LCD Controller Clock Source Selection"
                },
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "clkpol",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "LCD Controller Clock Polarity"
                }
            ],
            "id": "lcdc.lcdcfg0",
            "name": "lcdcfg0",
            "offset": "0x0",
            "doc": "LCD Controller Configuration Register 0"
        },
        "lcdc.lcdcfg1": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 22,
                    "nbits": 10,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "vspw",
                    "lsb": 16,
                    "nbits": 6,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Vertical Synchronization Pulse Width"
                },
                {
                    "name": "rsvd0",
                    "lsb": 6,
                    "nbits": 10,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "hspw",
                    "lsb": 0,
                    "nbits": 6,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Horizontal Synchronization Pulse Width"
                }
            ],
            "id": "lcdc.lcdcfg1",
            "name": "lcdcfg1",
            "offset": "0x4",
            "doc": "LCD Controller Configuration Register 1"
        },
        "lcdc.lcdcfg2": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 22,
                    "nbits": 10,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "vbpw",
                    "lsb": 16,
                    "nbits": 6,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Vertical Back Porch Width"
                },
                {
                    "name": "rsvd0",
                    "lsb": 6,
                    "nbits": 10,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "vfpw",
                    "lsb": 0,
                    "nbits": 6,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Vertical Front Porch Width"
                }
            ],
            "id": "lcdc.lcdcfg2",
            "name": "lcdcfg2",
            "offset": "0x8",
            "doc": "LCD Controller Configuration Register 2"
        },
        "lcdc.lcdcfg3": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "hbpw",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Horizontal Back Porch Width"
                },
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "hfpw",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Horizontal Front Porch Width"
                }
            ],
            "id": "lcdc.lcdcfg3",
            "name": "lcdcfg3",
            "offset": "0xc",
            "doc": "LCD Controller Configuration Register 3"
        },
        "lcdc.lcdcfg4": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 27,
                    "nbits": 5,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rpf",
                    "lsb": 16,
                    "nbits": 11,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Number of Active Rows Per Frame"
                },
                {
                    "name": "rsvd0",
                    "lsb": 11,
                    "nbits": 5,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ppl",
                    "lsb": 0,
                    "nbits": 11,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Number of Pixels Per Line"
                }
            ],
            "id": "lcdc.lcdcfg4",
            "name": "lcdcfg4",
            "offset": "0x10",
            "doc": "LCD Controller Configuration Register 4"
        },
        "lcdc.lcdcfg5": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd3",
                    "lsb": 21,
                    "nbits": 11,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "guardtime",
                    "lsb": 16,
                    "nbits": 5,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "LCD DISPLAY Guard Time"
                },
                {
                    "name": "rsvd2",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "vspho",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "LCD Controller Vertical Synchronization Pulse Hold Configuration"
                },
                {
                    "name": "vspsu",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "LCD Controller Vertical Synchronization Pulse Setup Configuration"
                },
                {
                    "name": "rsvd1",
                    "lsb": 10,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "mode",
                    "lsb": 8,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "LCD Controller Output Mode"
                },
                {
                    "name": "dispdly",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "LCD Controller Display Power Signal Synchronization"
                },
                {
                    "name": "dither",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "LCD Controller Dithering"
                },
                {
                    "name": "rsvd0",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "disppol",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Display Signal Polarity"
                },
                {
                    "name": "vspdlye",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Vertical Synchronization Pulse End"
                },
                {
                    "name": "vspdlys",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Vertical Synchronization Pulse Start"
                },
                {
                    "name": "vspol",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Vertical Synchronization Pulse Polarity"
                },
                {
                    "name": "hspol",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Horizontal Synchronization Pulse Polarity"
                }
            ],
            "id": "lcdc.lcdcfg5",
            "name": "lcdcfg5",
            "offset": "0x14",
            "doc": "LCD Controller Configuration Register 5"
        },
        "lcdc.lcdcfg6": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd2",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "pwmcval",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "LCD Controller PWM Compare Value"
                },
                {
                    "name": "rsvd1",
                    "lsb": 5,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "pwmpol",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "LCD Controller PWM Signal Polarity"
                },
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "pwmps",
                    "lsb": 0,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "PWM Clock Prescaler"
                }
            ],
            "id": "lcdc.lcdcfg6",
            "name": "lcdcfg6",
            "offset": "0x18",
            "doc": "LCD Controller Configuration Register 6"
        },
        "lcdc.lcden": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 4,
                    "nbits": 28,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "pwmen",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "LCD Controller Pulse Width Modulation Enable"
                },
                {
                    "name": "dispen",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "LCD Controller DISP Signal Enable"
                },
                {
                    "name": "syncen",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "LCD Controller Horizontal and Vertical Synchronization Enable"
                },
                {
                    "name": "clken",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "LCD Controller Pixel Clock Enable"
                }
            ],
            "id": "lcdc.lcden",
            "name": "lcden",
            "offset": "0x20",
            "doc": "LCD Controller Enable Register"
        },
        "lcdc.lcddis": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 12,
                    "nbits": 20,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "pwmrst",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "LCD Controller PWM Reset"
                },
                {
                    "name": "disprst",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "LCD Controller DISP Signal Reset"
                },
                {
                    "name": "syncrst",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "LCD Controller Horizontal and Vertical Synchronization Reset"
                },
                {
                    "name": "clkrst",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "LCD Controller Clock Reset"
                },
                {
                    "name": "rsvd0",
                    "lsb": 4,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "pwmdis",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "LCD Controller Pulse Width Modulation Disable"
                },
                {
                    "name": "dispdis",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "LCD Controller DISP Signal Disable"
                },
                {
                    "name": "syncdis",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "LCD Controller Horizontal and Vertical Synchronization Disable"
                },
                {
                    "name": "clkdis",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "LCD Controller Pixel Clock Disable"
                }
            ],
            "id": "lcdc.lcddis",
            "name": "lcddis",
            "offset": "0x24",
            "doc": "LCD Controller Disable Register"
        },
        "lcdc.lcdsr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 5,
                    "nbits": 27,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sipsts",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Synchronization In Progress"
                },
                {
                    "name": "pwmsts",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "LCD Controller PWM Signal Status"
                },
                {
                    "name": "dispsts",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "LCD Controller DISP Signal Status"
                },
                {
                    "name": "lcdsts",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "LCD Controller Synchronization status"
                },
                {
                    "name": "clksts",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Clock Status"
                }
            ],
            "id": "lcdc.lcdsr",
            "name": "lcdsr",
            "offset": "0x28",
            "doc": "LCD Controller Status Register"
        },
        "lcdc.lcdier": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd2",
                    "lsb": 9,
                    "nbits": 23,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "baseie",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Base Layer Interrupt Enable Register"
                },
                {
                    "name": "rsvd1",
                    "lsb": 5,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "fifoerrie",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output FIFO Error Interrupt Enable Register"
                },
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "dispie",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Power UP/Down Sequence Terminated Interrupt Enable Register"
                },
                {
                    "name": "disie",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "LCD Disable Interrupt Enable Register"
                },
                {
                    "name": "sofie",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Start of Frame Interrupt Enable Register"
                }
            ],
            "id": "lcdc.lcdier",
            "name": "lcdier",
            "offset": "0x2c",
            "doc": "LCD Controller Interrupt Enable Register"
        },
        "lcdc.lcdidr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd2",
                    "lsb": 9,
                    "nbits": 23,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "baseid",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Base Layer Interrupt Disable Register"
                },
                {
                    "name": "rsvd1",
                    "lsb": 5,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "fifoerrid",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output FIFO Error Interrupt Disable Register"
                },
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "dispid",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Power UP/Down Sequence Terminated Interrupt Disable Register"
                },
                {
                    "name": "disid",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "LCD Disable Interrupt Disable Register"
                },
                {
                    "name": "sofid",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Start of Frame Interrupt Disable Register"
                }
            ],
            "id": "lcdc.lcdidr",
            "name": "lcdidr",
            "offset": "0x30",
            "doc": "LCD Controller Interrupt Disable Register"
        },
        "lcdc.lcdimr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd2",
                    "lsb": 9,
                    "nbits": 23,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "baseim",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Base Layer Interrupt Mask Register"
                },
                {
                    "name": "rsvd1",
                    "lsb": 5,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "fifoerrim",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output FIFO Error Interrupt Mask Register"
                },
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "dispim",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Power UP/Down Sequence Terminated Interrupt Mask Register"
                },
                {
                    "name": "disim",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "LCD Disable Interrupt Mask Register"
                },
                {
                    "name": "sofim",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Start of Frame Interrupt Mask Register"
                }
            ],
            "id": "lcdc.lcdimr",
            "name": "lcdimr",
            "offset": "0x34",
            "doc": "LCD Controller Interrupt Mask Register"
        },
        "lcdc.lcdisr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd2",
                    "lsb": 9,
                    "nbits": 23,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "base",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Base Layer Raw Interrupt Status Register"
                },
                {
                    "name": "rsvd1",
                    "lsb": 5,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "fifoerr",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output FIFO Error"
                },
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "disp",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Power-up/Power-down Sequence Terminated Interrupt Status Register"
                },
                {
                    "name": "dis",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "LCD Disable Interrupt Status Register"
                },
                {
                    "name": "sof",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Start of Frame Interrupt Status Register"
                }
            ],
            "id": "lcdc.lcdisr",
            "name": "lcdisr",
            "offset": "0x38",
            "doc": "LCD Controller Interrupt Status Register"
        },
        "lcdc.basecher": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 29,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "a2qen",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Add Head Pointer Enable Register"
                },
                {
                    "name": "updateen",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Update Overlay Attributes Enable Register"
                },
                {
                    "name": "chen",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Channel Enable Register"
                }
            ],
            "id": "lcdc.basecher",
            "name": "basecher",
            "offset": "0x40",
            "doc": "Base Layer Channel Enable Register"
        },
        "lcdc.basechdr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 9,
                    "nbits": 23,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "chrst",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Channel Reset Register"
                },
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 7,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "chdis",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Channel Disable Register"
                }
            ],
            "id": "lcdc.basechdr",
            "name": "basechdr",
            "offset": "0x44",
            "doc": "Base Layer Channel Disable Register"
        },
        "lcdc.basechsr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 29,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "a2qsr",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Add To Queue Pending Register"
                },
                {
                    "name": "updatesr",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Update Overlay Attributes In Progress"
                },
                {
                    "name": "chsr",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Channel Status Register"
                }
            ],
            "id": "lcdc.basechsr",
            "name": "basechsr",
            "offset": "0x48",
            "doc": "Base Layer Channel Status Register"
        },
        "lcdc.baseier": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 7,
                    "nbits": 25,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ovr",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Overflow Interrupt Enable Register"
                },
                {
                    "name": "done",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "End of List Interrupt Enable Register"
                },
                {
                    "name": "add",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Head Descriptor Loaded Interrupt Enable Register"
                },
                {
                    "name": "dscr",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Descriptor Loaded Interrupt Enable Register"
                },
                {
                    "name": "dma",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "End of DMA Transfer Interrupt Enable Register"
                },
                {
                    "name": "rsvd0",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                }
            ],
            "id": "lcdc.baseier",
            "name": "baseier",
            "offset": "0x4c",
            "doc": "Base Layer Interrupt Enable Register"
        },
        "lcdc.baseidr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 7,
                    "nbits": 25,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ovr",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Overflow Interrupt Disable Register"
                },
                {
                    "name": "done",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "End of List Interrupt Disable Register"
                },
                {
                    "name": "add",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Head Descriptor Loaded Interrupt Disable Register"
                },
                {
                    "name": "dscr",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Descriptor Loaded Interrupt Disable Register"
                },
                {
                    "name": "dma",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "End of DMA Transfer Interrupt Disable Register"
                },
                {
                    "name": "rsvd0",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                }
            ],
            "id": "lcdc.baseidr",
            "name": "baseidr",
            "offset": "0x50",
            "doc": "Base Layer Interrupt Disabled Register"
        },
        "lcdc.baseimr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 7,
                    "nbits": 25,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ovr",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Overflow Interrupt Mask Register"
                },
                {
                    "name": "done",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "End of List Interrupt Mask Register"
                },
                {
                    "name": "add",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Head Descriptor Loaded Interrupt Mask Register"
                },
                {
                    "name": "dscr",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Descriptor Loaded Interrupt Mask Register"
                },
                {
                    "name": "dma",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "End of DMA Transfer Interrupt Mask Register"
                },
                {
                    "name": "rsvd0",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                }
            ],
            "id": "lcdc.baseimr",
            "name": "baseimr",
            "offset": "0x54",
            "doc": "Base Layer Interrupt Mask Register"
        },
        "lcdc.baseisr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 7,
                    "nbits": 25,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ovr",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Overflow Detected"
                },
                {
                    "name": "done",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "End of List Detected"
                },
                {
                    "name": "add",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Head Descriptor Loaded"
                },
                {
                    "name": "dscr",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "DMA Descriptor Loaded"
                },
                {
                    "name": "dma",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "End of DMA Transfer"
                },
                {
                    "name": "rsvd0",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                }
            ],
            "id": "lcdc.baseisr",
            "name": "baseisr",
            "offset": "0x58",
            "doc": "Base Layer Interrupt status Register"
        },
        "lcdc.basehead": {
            "type": "reg",
            "fields": [
                {
                    "name": "head",
                    "lsb": 2,
                    "nbits": 30,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "DMA Head Pointer"
                },
                {
                    "name": "rsvd0",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                }
            ],
            "id": "lcdc.basehead",
            "name": "basehead",
            "offset": "0x5c",
            "doc": "Base Layer DMA Head Register"
        },
        "lcdc.baseaddr": {
            "type": "reg",
            "fields": [
                {
                    "name": "addr",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "DMA Transfer Start Address"
                }
            ],
            "id": "lcdc.baseaddr",
            "name": "baseaddr",
            "offset": "0x60",
            "doc": "Base Layer DMA Address Register"
        },
        "lcdc.basectrl": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 6,
                    "nbits": 26,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "doneien",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "End of List Interrupt Enable"
                },
                {
                    "name": "addien",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Add Head Descriptor to Queue Interrupt Enable"
                },
                {
                    "name": "dscrien",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Descriptor Loaded Interrupt Enable"
                },
                {
                    "name": "dmaien",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "End of DMA Transfer Interrupt Enable"
                },
                {
                    "name": "lfetch",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Lookup Table Fetch Enable"
                },
                {
                    "name": "dfetch",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Transfer Descriptor Fetch Enable"
                }
            ],
            "id": "lcdc.basectrl",
            "name": "basectrl",
            "offset": "0x64",
            "doc": "Base Layer DMA Control Register"
        },
        "lcdc.basenext": {
            "type": "reg",
            "fields": [
                {
                    "name": "next",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "DMA Descriptor Next Address"
                }
            ],
            "id": "lcdc.basenext",
            "name": "basenext",
            "offset": "0x68",
            "doc": "Base Layer DMA Next Register"
        },
        "lcdc.basecfg0": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd2",
                    "lsb": 9,
                    "nbits": 23,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "dlbo",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Defined Length Burst Only For Channel Bus Transaction."
                },
                {
                    "name": "rsvd0",
                    "lsb": 6,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "blen",
                    "lsb": 4,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "AHB Burst Length"
                },
                {
                    "name": "rsvd1",
                    "lsb": 0,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                }
            ],
            "id": "lcdc.basecfg0",
            "name": "basecfg0",
            "offset": "0x6c",
            "doc": "Base Layer Configuration Register 0"
        },
        "lcdc.basecfg1": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 10,
                    "nbits": 22,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "clutmode",
                    "lsb": 8,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Color Lookup Table Input Mode Selection"
                },
                {
                    "name": "rgbmode",
                    "lsb": 4,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "RGB Input Mode Selection"
                },
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "cluten",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Color Lookup Table Enable"
                }
            ],
            "id": "lcdc.basecfg1",
            "name": "basecfg1",
            "offset": "0x70",
            "doc": "Base Layer Configuration Register 1"
        },
        "lcdc.basecfg2": {
            "type": "reg",
            "fields": [
                {
                    "name": "xstride",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Horizontal Stride"
                }
            ],
            "id": "lcdc.basecfg2",
            "name": "basecfg2",
            "offset": "0x74",
            "doc": "Base Layer Configuration Register 2"
        },
        "lcdc.basecfg3": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rdef",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Default"
                },
                {
                    "name": "gdef",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Default"
                },
                {
                    "name": "bdef",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Default"
                }
            ],
            "id": "lcdc.basecfg3",
            "name": "basecfg3",
            "offset": "0x78",
            "doc": "Base Layer Configuration Register 3"
        },
        "lcdc.basecfg4": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 10,
                    "nbits": 22,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rep",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Use Replication logic to expand RGB color to 24 bits"
                },
                {
                    "name": "dma",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Use DMA Data Path"
                },
                {
                    "name": "rsvd0",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                }
            ],
            "id": "lcdc.basecfg4",
            "name": "basecfg4",
            "offset": "0x7c",
            "doc": "Base Layer Configuration Register 4"
        },
        "lcdc.baseclut0": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut0",
            "name": "baseclut0",
            "offset": "0x400",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut1": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut1",
            "name": "baseclut1",
            "offset": "0x404",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut2": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut2",
            "name": "baseclut2",
            "offset": "0x408",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut3": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut3",
            "name": "baseclut3",
            "offset": "0x40c",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut4": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut4",
            "name": "baseclut4",
            "offset": "0x410",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut5": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut5",
            "name": "baseclut5",
            "offset": "0x414",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut6": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut6",
            "name": "baseclut6",
            "offset": "0x418",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut7": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut7",
            "name": "baseclut7",
            "offset": "0x41c",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut8": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut8",
            "name": "baseclut8",
            "offset": "0x420",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut9": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut9",
            "name": "baseclut9",
            "offset": "0x424",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut10": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut10",
            "name": "baseclut10",
            "offset": "0x428",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut11": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut11",
            "name": "baseclut11",
            "offset": "0x42c",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut12": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut12",
            "name": "baseclut12",
            "offset": "0x430",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut13": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut13",
            "name": "baseclut13",
            "offset": "0x434",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut14": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut14",
            "name": "baseclut14",
            "offset": "0x438",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut15": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut15",
            "name": "baseclut15",
            "offset": "0x43c",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut16": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut16",
            "name": "baseclut16",
            "offset": "0x440",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut17": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut17",
            "name": "baseclut17",
            "offset": "0x444",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut18": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut18",
            "name": "baseclut18",
            "offset": "0x448",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut19": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut19",
            "name": "baseclut19",
            "offset": "0x44c",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut20": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut20",
            "name": "baseclut20",
            "offset": "0x450",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut21": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut21",
            "name": "baseclut21",
            "offset": "0x454",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut22": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut22",
            "name": "baseclut22",
            "offset": "0x458",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut23": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut23",
            "name": "baseclut23",
            "offset": "0x45c",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut24": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut24",
            "name": "baseclut24",
            "offset": "0x460",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut25": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut25",
            "name": "baseclut25",
            "offset": "0x464",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut26": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut26",
            "name": "baseclut26",
            "offset": "0x468",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut27": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut27",
            "name": "baseclut27",
            "offset": "0x46c",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut28": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut28",
            "name": "baseclut28",
            "offset": "0x470",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut29": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut29",
            "name": "baseclut29",
            "offset": "0x474",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut30": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut30",
            "name": "baseclut30",
            "offset": "0x478",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut31": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut31",
            "name": "baseclut31",
            "offset": "0x47c",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut32": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut32",
            "name": "baseclut32",
            "offset": "0x480",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut33": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut33",
            "name": "baseclut33",
            "offset": "0x484",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut34": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut34",
            "name": "baseclut34",
            "offset": "0x488",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut35": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut35",
            "name": "baseclut35",
            "offset": "0x48c",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut36": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut36",
            "name": "baseclut36",
            "offset": "0x490",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut37": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut37",
            "name": "baseclut37",
            "offset": "0x494",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut38": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut38",
            "name": "baseclut38",
            "offset": "0x498",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut39": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut39",
            "name": "baseclut39",
            "offset": "0x49c",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut40": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut40",
            "name": "baseclut40",
            "offset": "0x4a0",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut41": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut41",
            "name": "baseclut41",
            "offset": "0x4a4",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut42": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut42",
            "name": "baseclut42",
            "offset": "0x4a8",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut43": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut43",
            "name": "baseclut43",
            "offset": "0x4ac",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut44": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut44",
            "name": "baseclut44",
            "offset": "0x4b0",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut45": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut45",
            "name": "baseclut45",
            "offset": "0x4b4",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut46": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut46",
            "name": "baseclut46",
            "offset": "0x4b8",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut47": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut47",
            "name": "baseclut47",
            "offset": "0x4bc",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut48": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut48",
            "name": "baseclut48",
            "offset": "0x4c0",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut49": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut49",
            "name": "baseclut49",
            "offset": "0x4c4",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut50": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut50",
            "name": "baseclut50",
            "offset": "0x4c8",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut51": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut51",
            "name": "baseclut51",
            "offset": "0x4cc",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut52": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut52",
            "name": "baseclut52",
            "offset": "0x4d0",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut53": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut53",
            "name": "baseclut53",
            "offset": "0x4d4",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut54": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut54",
            "name": "baseclut54",
            "offset": "0x4d8",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut55": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut55",
            "name": "baseclut55",
            "offset": "0x4dc",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut56": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut56",
            "name": "baseclut56",
            "offset": "0x4e0",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut57": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut57",
            "name": "baseclut57",
            "offset": "0x4e4",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut58": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut58",
            "name": "baseclut58",
            "offset": "0x4e8",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut59": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut59",
            "name": "baseclut59",
            "offset": "0x4ec",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut60": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut60",
            "name": "baseclut60",
            "offset": "0x4f0",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut61": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut61",
            "name": "baseclut61",
            "offset": "0x4f4",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut62": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut62",
            "name": "baseclut62",
            "offset": "0x4f8",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut63": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut63",
            "name": "baseclut63",
            "offset": "0x4fc",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut64": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut64",
            "name": "baseclut64",
            "offset": "0x500",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut65": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut65",
            "name": "baseclut65",
            "offset": "0x504",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut66": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut66",
            "name": "baseclut66",
            "offset": "0x508",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut67": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut67",
            "name": "baseclut67",
            "offset": "0x50c",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut68": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut68",
            "name": "baseclut68",
            "offset": "0x510",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut69": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut69",
            "name": "baseclut69",
            "offset": "0x514",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut70": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut70",
            "name": "baseclut70",
            "offset": "0x518",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut71": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut71",
            "name": "baseclut71",
            "offset": "0x51c",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut72": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut72",
            "name": "baseclut72",
            "offset": "0x520",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut73": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut73",
            "name": "baseclut73",
            "offset": "0x524",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut74": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut74",
            "name": "baseclut74",
            "offset": "0x528",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut75": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut75",
            "name": "baseclut75",
            "offset": "0x52c",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut76": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut76",
            "name": "baseclut76",
            "offset": "0x530",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut77": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut77",
            "name": "baseclut77",
            "offset": "0x534",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut78": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut78",
            "name": "baseclut78",
            "offset": "0x538",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut79": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut79",
            "name": "baseclut79",
            "offset": "0x53c",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut80": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut80",
            "name": "baseclut80",
            "offset": "0x540",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut81": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut81",
            "name": "baseclut81",
            "offset": "0x544",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut82": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut82",
            "name": "baseclut82",
            "offset": "0x548",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut83": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut83",
            "name": "baseclut83",
            "offset": "0x54c",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut84": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut84",
            "name": "baseclut84",
            "offset": "0x550",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut85": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut85",
            "name": "baseclut85",
            "offset": "0x554",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut86": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut86",
            "name": "baseclut86",
            "offset": "0x558",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut87": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut87",
            "name": "baseclut87",
            "offset": "0x55c",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut88": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut88",
            "name": "baseclut88",
            "offset": "0x560",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut89": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut89",
            "name": "baseclut89",
            "offset": "0x564",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut90": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut90",
            "name": "baseclut90",
            "offset": "0x568",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut91": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut91",
            "name": "baseclut91",
            "offset": "0x56c",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut92": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut92",
            "name": "baseclut92",
            "offset": "0x570",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut93": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut93",
            "name": "baseclut93",
            "offset": "0x574",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut94": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut94",
            "name": "baseclut94",
            "offset": "0x578",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut95": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut95",
            "name": "baseclut95",
            "offset": "0x57c",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut96": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut96",
            "name": "baseclut96",
            "offset": "0x580",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut97": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut97",
            "name": "baseclut97",
            "offset": "0x584",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut98": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut98",
            "name": "baseclut98",
            "offset": "0x588",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut99": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut99",
            "name": "baseclut99",
            "offset": "0x58c",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut100": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut100",
            "name": "baseclut100",
            "offset": "0x590",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut101": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut101",
            "name": "baseclut101",
            "offset": "0x594",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut102": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut102",
            "name": "baseclut102",
            "offset": "0x598",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut103": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut103",
            "name": "baseclut103",
            "offset": "0x59c",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut104": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut104",
            "name": "baseclut104",
            "offset": "0x5a0",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut105": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut105",
            "name": "baseclut105",
            "offset": "0x5a4",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut106": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut106",
            "name": "baseclut106",
            "offset": "0x5a8",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut107": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut107",
            "name": "baseclut107",
            "offset": "0x5ac",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut108": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut108",
            "name": "baseclut108",
            "offset": "0x5b0",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut109": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut109",
            "name": "baseclut109",
            "offset": "0x5b4",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut110": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut110",
            "name": "baseclut110",
            "offset": "0x5b8",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut111": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut111",
            "name": "baseclut111",
            "offset": "0x5bc",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut112": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut112",
            "name": "baseclut112",
            "offset": "0x5c0",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut113": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut113",
            "name": "baseclut113",
            "offset": "0x5c4",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut114": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut114",
            "name": "baseclut114",
            "offset": "0x5c8",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut115": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut115",
            "name": "baseclut115",
            "offset": "0x5cc",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut116": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut116",
            "name": "baseclut116",
            "offset": "0x5d0",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut117": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut117",
            "name": "baseclut117",
            "offset": "0x5d4",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut118": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut118",
            "name": "baseclut118",
            "offset": "0x5d8",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut119": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut119",
            "name": "baseclut119",
            "offset": "0x5dc",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut120": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut120",
            "name": "baseclut120",
            "offset": "0x5e0",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut121": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut121",
            "name": "baseclut121",
            "offset": "0x5e4",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut122": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut122",
            "name": "baseclut122",
            "offset": "0x5e8",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut123": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut123",
            "name": "baseclut123",
            "offset": "0x5ec",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut124": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut124",
            "name": "baseclut124",
            "offset": "0x5f0",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut125": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut125",
            "name": "baseclut125",
            "offset": "0x5f4",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut126": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut126",
            "name": "baseclut126",
            "offset": "0x5f8",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut127": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut127",
            "name": "baseclut127",
            "offset": "0x5fc",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut128": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut128",
            "name": "baseclut128",
            "offset": "0x600",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut129": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut129",
            "name": "baseclut129",
            "offset": "0x604",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut130": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut130",
            "name": "baseclut130",
            "offset": "0x608",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut131": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut131",
            "name": "baseclut131",
            "offset": "0x60c",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut132": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut132",
            "name": "baseclut132",
            "offset": "0x610",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut133": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut133",
            "name": "baseclut133",
            "offset": "0x614",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut134": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut134",
            "name": "baseclut134",
            "offset": "0x618",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut135": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut135",
            "name": "baseclut135",
            "offset": "0x61c",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut136": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut136",
            "name": "baseclut136",
            "offset": "0x620",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut137": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut137",
            "name": "baseclut137",
            "offset": "0x624",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut138": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut138",
            "name": "baseclut138",
            "offset": "0x628",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut139": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut139",
            "name": "baseclut139",
            "offset": "0x62c",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut140": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut140",
            "name": "baseclut140",
            "offset": "0x630",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut141": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut141",
            "name": "baseclut141",
            "offset": "0x634",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut142": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut142",
            "name": "baseclut142",
            "offset": "0x638",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut143": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut143",
            "name": "baseclut143",
            "offset": "0x63c",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut144": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut144",
            "name": "baseclut144",
            "offset": "0x640",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut145": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut145",
            "name": "baseclut145",
            "offset": "0x644",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut146": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut146",
            "name": "baseclut146",
            "offset": "0x648",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut147": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut147",
            "name": "baseclut147",
            "offset": "0x64c",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut148": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut148",
            "name": "baseclut148",
            "offset": "0x650",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut149": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut149",
            "name": "baseclut149",
            "offset": "0x654",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut150": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut150",
            "name": "baseclut150",
            "offset": "0x658",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut151": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut151",
            "name": "baseclut151",
            "offset": "0x65c",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut152": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut152",
            "name": "baseclut152",
            "offset": "0x660",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut153": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut153",
            "name": "baseclut153",
            "offset": "0x664",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut154": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut154",
            "name": "baseclut154",
            "offset": "0x668",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut155": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut155",
            "name": "baseclut155",
            "offset": "0x66c",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut156": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut156",
            "name": "baseclut156",
            "offset": "0x670",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut157": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut157",
            "name": "baseclut157",
            "offset": "0x674",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut158": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut158",
            "name": "baseclut158",
            "offset": "0x678",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut159": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut159",
            "name": "baseclut159",
            "offset": "0x67c",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut160": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut160",
            "name": "baseclut160",
            "offset": "0x680",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut161": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut161",
            "name": "baseclut161",
            "offset": "0x684",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut162": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut162",
            "name": "baseclut162",
            "offset": "0x688",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut163": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut163",
            "name": "baseclut163",
            "offset": "0x68c",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut164": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut164",
            "name": "baseclut164",
            "offset": "0x690",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut165": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut165",
            "name": "baseclut165",
            "offset": "0x694",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut166": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut166",
            "name": "baseclut166",
            "offset": "0x698",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut167": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut167",
            "name": "baseclut167",
            "offset": "0x69c",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut168": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut168",
            "name": "baseclut168",
            "offset": "0x6a0",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut169": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut169",
            "name": "baseclut169",
            "offset": "0x6a4",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut170": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut170",
            "name": "baseclut170",
            "offset": "0x6a8",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut171": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut171",
            "name": "baseclut171",
            "offset": "0x6ac",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut172": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut172",
            "name": "baseclut172",
            "offset": "0x6b0",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut173": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut173",
            "name": "baseclut173",
            "offset": "0x6b4",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut174": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut174",
            "name": "baseclut174",
            "offset": "0x6b8",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut175": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut175",
            "name": "baseclut175",
            "offset": "0x6bc",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut176": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut176",
            "name": "baseclut176",
            "offset": "0x6c0",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut177": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut177",
            "name": "baseclut177",
            "offset": "0x6c4",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut178": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut178",
            "name": "baseclut178",
            "offset": "0x6c8",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut179": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut179",
            "name": "baseclut179",
            "offset": "0x6cc",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut180": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut180",
            "name": "baseclut180",
            "offset": "0x6d0",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut181": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut181",
            "name": "baseclut181",
            "offset": "0x6d4",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut182": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut182",
            "name": "baseclut182",
            "offset": "0x6d8",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut183": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut183",
            "name": "baseclut183",
            "offset": "0x6dc",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut184": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut184",
            "name": "baseclut184",
            "offset": "0x6e0",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut185": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut185",
            "name": "baseclut185",
            "offset": "0x6e4",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut186": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut186",
            "name": "baseclut186",
            "offset": "0x6e8",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut187": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut187",
            "name": "baseclut187",
            "offset": "0x6ec",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut188": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut188",
            "name": "baseclut188",
            "offset": "0x6f0",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut189": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut189",
            "name": "baseclut189",
            "offset": "0x6f4",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut190": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut190",
            "name": "baseclut190",
            "offset": "0x6f8",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut191": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut191",
            "name": "baseclut191",
            "offset": "0x6fc",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut192": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut192",
            "name": "baseclut192",
            "offset": "0x700",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut193": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut193",
            "name": "baseclut193",
            "offset": "0x704",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut194": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut194",
            "name": "baseclut194",
            "offset": "0x708",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut195": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut195",
            "name": "baseclut195",
            "offset": "0x70c",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut196": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut196",
            "name": "baseclut196",
            "offset": "0x710",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut197": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut197",
            "name": "baseclut197",
            "offset": "0x714",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut198": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut198",
            "name": "baseclut198",
            "offset": "0x718",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut199": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut199",
            "name": "baseclut199",
            "offset": "0x71c",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut200": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut200",
            "name": "baseclut200",
            "offset": "0x720",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut201": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut201",
            "name": "baseclut201",
            "offset": "0x724",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut202": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut202",
            "name": "baseclut202",
            "offset": "0x728",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut203": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut203",
            "name": "baseclut203",
            "offset": "0x72c",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut204": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut204",
            "name": "baseclut204",
            "offset": "0x730",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut205": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut205",
            "name": "baseclut205",
            "offset": "0x734",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut206": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut206",
            "name": "baseclut206",
            "offset": "0x738",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut207": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut207",
            "name": "baseclut207",
            "offset": "0x73c",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut208": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut208",
            "name": "baseclut208",
            "offset": "0x740",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut209": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut209",
            "name": "baseclut209",
            "offset": "0x744",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut210": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut210",
            "name": "baseclut210",
            "offset": "0x748",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut211": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut211",
            "name": "baseclut211",
            "offset": "0x74c",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut212": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut212",
            "name": "baseclut212",
            "offset": "0x750",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut213": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut213",
            "name": "baseclut213",
            "offset": "0x754",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut214": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut214",
            "name": "baseclut214",
            "offset": "0x758",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut215": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut215",
            "name": "baseclut215",
            "offset": "0x75c",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut216": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut216",
            "name": "baseclut216",
            "offset": "0x760",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut217": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut217",
            "name": "baseclut217",
            "offset": "0x764",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut218": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut218",
            "name": "baseclut218",
            "offset": "0x768",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut219": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut219",
            "name": "baseclut219",
            "offset": "0x76c",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut220": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut220",
            "name": "baseclut220",
            "offset": "0x770",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut221": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut221",
            "name": "baseclut221",
            "offset": "0x774",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut222": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut222",
            "name": "baseclut222",
            "offset": "0x778",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut223": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut223",
            "name": "baseclut223",
            "offset": "0x77c",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut224": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut224",
            "name": "baseclut224",
            "offset": "0x780",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut225": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut225",
            "name": "baseclut225",
            "offset": "0x784",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut226": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut226",
            "name": "baseclut226",
            "offset": "0x788",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut227": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut227",
            "name": "baseclut227",
            "offset": "0x78c",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut228": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut228",
            "name": "baseclut228",
            "offset": "0x790",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut229": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut229",
            "name": "baseclut229",
            "offset": "0x794",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut230": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut230",
            "name": "baseclut230",
            "offset": "0x798",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut231": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut231",
            "name": "baseclut231",
            "offset": "0x79c",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut232": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut232",
            "name": "baseclut232",
            "offset": "0x7a0",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut233": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut233",
            "name": "baseclut233",
            "offset": "0x7a4",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut234": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut234",
            "name": "baseclut234",
            "offset": "0x7a8",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut235": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut235",
            "name": "baseclut235",
            "offset": "0x7ac",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut236": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut236",
            "name": "baseclut236",
            "offset": "0x7b0",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut237": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut237",
            "name": "baseclut237",
            "offset": "0x7b4",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut238": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut238",
            "name": "baseclut238",
            "offset": "0x7b8",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut239": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut239",
            "name": "baseclut239",
            "offset": "0x7bc",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut240": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut240",
            "name": "baseclut240",
            "offset": "0x7c0",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut241": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut241",
            "name": "baseclut241",
            "offset": "0x7c4",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut242": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut242",
            "name": "baseclut242",
            "offset": "0x7c8",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut243": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut243",
            "name": "baseclut243",
            "offset": "0x7cc",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut244": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut244",
            "name": "baseclut244",
            "offset": "0x7d0",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut245": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut245",
            "name": "baseclut245",
            "offset": "0x7d4",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut246": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut246",
            "name": "baseclut246",
            "offset": "0x7d8",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut247": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut247",
            "name": "baseclut247",
            "offset": "0x7dc",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut248": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut248",
            "name": "baseclut248",
            "offset": "0x7e0",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut249": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut249",
            "name": "baseclut249",
            "offset": "0x7e4",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut250": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut250",
            "name": "baseclut250",
            "offset": "0x7e8",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut251": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut251",
            "name": "baseclut251",
            "offset": "0x7ec",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut252": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut252",
            "name": "baseclut252",
            "offset": "0x7f0",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut253": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut253",
            "name": "baseclut253",
            "offset": "0x7f4",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut254": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut254",
            "name": "baseclut254",
            "offset": "0x7f8",
            "doc": "Base CLUT Register"
        },
        "lcdc.baseclut255": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rclut",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Red Color entry"
                },
                {
                    "name": "gclut",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Green Color entry"
                },
                {
                    "name": "bclut",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Blue Color entry"
                }
            ],
            "id": "lcdc.baseclut255",
            "name": "baseclut255",
            "offset": "0x7fc",
            "doc": "Base CLUT Register"
        },
        "lcdc.addrsize": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "lcdc.addrsize",
            "name": "addrsize",
            "offset": "0x1fec",
            "doc": "Address Size Register"
        },
        "lcdc.ipname0": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "lcdc.ipname0",
            "name": "ipname0",
            "offset": "0x1ff0",
            "doc": "IP Name1 Register"
        },
        "lcdc.ipname1": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "lcdc.ipname1",
            "name": "ipname1",
            "offset": "0x1ff4",
            "doc": "IP Name1 Register"
        },
        "lcdc.features": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "lcdc.features",
            "name": "features",
            "offset": "0x1ff8",
            "doc": "Features Register"
        },
        "lcdc.version": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "lcdc.version",
            "name": "version",
            "offset": "0x1ffc",
            "doc": "Version Register"
        },
        "udp": {
            "type": "blk",
            "children": [
                "udp.frm_num",
                "udp.glb_stat",
                "udp.faddr",
                "udp.ier",
                "udp.idr",
                "udp.imr",
                "udp.isr",
                "udp.icr",
                "udp.rst_ep",
                "udp.csr0",
                "udp.csr1",
                "udp.csr2",
                "udp.csr3",
                "udp.csr4",
                "udp.csr5",
                "udp.csr0_isoendpt",
                "udp.fdr0",
                "udp.fdr1",
                "udp.fdr2",
                "udp.fdr3",
                "udp.fdr4",
                "udp.fdr5",
                "udp.txvc"
            ],
            "id": "udp",
            "name": "udp",
            "offset": "0xf803c000",
            "doc": "USB Device Port"
        },
        "udp.frm_num": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 18,
                    "nbits": 14,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "frm_ok",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Frame OK"
                },
                {
                    "name": "frm_err",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Frame Error"
                },
                {
                    "name": "rsvd0",
                    "lsb": 11,
                    "nbits": 5,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "frm_num",
                    "lsb": 0,
                    "nbits": 11,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Frame Number as Defined in the Packet Field Formats"
                }
            ],
            "id": "udp.frm_num",
            "name": "frm_num",
            "offset": "0x0",
            "doc": "Frame Number Register"
        },
        "udp.glb_stat": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 5,
                    "nbits": 27,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rmwupe",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "1",
                    "doc": ""
                },
                {
                    "name": "rsminpr",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "esr",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "confg",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Configured"
                },
                {
                    "name": "fadden",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Function Address Enable"
                }
            ],
            "id": "udp.glb_stat",
            "name": "glb_stat",
            "offset": "0x4",
            "doc": "Global State Register"
        },
        "udp.faddr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 9,
                    "nbits": 23,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "fen",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Function Enable"
                },
                {
                    "name": "rsvd0",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "fadd",
                    "lsb": 0,
                    "nbits": 7,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Function Address Value"
                }
            ],
            "id": "udp.faddr",
            "name": "faddr",
            "offset": "0x8",
            "doc": "Function Address Register"
        },
        "udp.ier": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd2",
                    "lsb": 14,
                    "nbits": 18,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "wakeup",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Enable UDP bus Wakeup Interrupt"
                },
                {
                    "name": "rsvd1",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sofint",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Enable Start Of Frame Interrupt"
                },
                {
                    "name": "extrsm",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "rxrsm",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Enable UDP Resume Interrupt"
                },
                {
                    "name": "rxsusp",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Enable UDP Suspend Interrupt"
                },
                {
                    "name": "rsvd0",
                    "lsb": 6,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ep5int",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Enable Endpoint 5 Interrupt"
                },
                {
                    "name": "ep4int",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Enable Endpoint 4 Interrupt"
                },
                {
                    "name": "ep3int",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Enable Endpoint 3 Interrupt"
                },
                {
                    "name": "ep2int",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Enable Endpoint 2Interrupt"
                },
                {
                    "name": "ep1int",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Enable Endpoint 1 Interrupt"
                },
                {
                    "name": "ep0int",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Enable Endpoint 0 Interrupt"
                }
            ],
            "id": "udp.ier",
            "name": "ier",
            "offset": "0x10",
            "doc": "Interrupt Enable Register"
        },
        "udp.idr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd2",
                    "lsb": 14,
                    "nbits": 18,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "wakeup",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Disable USB Bus Interrupt"
                },
                {
                    "name": "rsvd1",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sofint",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Disable Start Of Frame Interrupt"
                },
                {
                    "name": "extrsm",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "rxrsm",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Disable UDP Resume Interrupt"
                },
                {
                    "name": "rxsusp",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Disable UDP Suspend Interrupt"
                },
                {
                    "name": "rsvd0",
                    "lsb": 6,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ep5int",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Disable Endpoint 5 Interrupt"
                },
                {
                    "name": "ep4int",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Disable Endpoint 4 Interrupt"
                },
                {
                    "name": "ep3int",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Disable Endpoint 3 Interrupt"
                },
                {
                    "name": "ep2int",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Disable Endpoint 2 Interrupt"
                },
                {
                    "name": "ep1int",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Disable Endpoint 1 Interrupt"
                },
                {
                    "name": "ep0int",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Disable Endpoint 0 Interrupt"
                }
            ],
            "id": "udp.idr",
            "name": "idr",
            "offset": "0x14",
            "doc": "Interrupt Disable Register"
        },
        "udp.imr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 14,
                    "nbits": 18,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "wakeup",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "USB Bus WAKEUP Interrupt"
                },
                {
                    "name": "bit12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "1",
                    "doc": "UDP_IMR Bit 12"
                },
                {
                    "name": "sofint",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Mask Start Of Frame Interrupt"
                },
                {
                    "name": "extrsm",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "rxrsm",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "1",
                    "doc": "Mask UDP Resume Interrupt."
                },
                {
                    "name": "rxsusp",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Mask UDP Suspend Interrupt"
                },
                {
                    "name": "rsvd0",
                    "lsb": 6,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ep5int",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Mask Endpoint 5 Interrupt"
                },
                {
                    "name": "ep4int",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Mask Endpoint 4 Interrupt"
                },
                {
                    "name": "ep3int",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Mask Endpoint 3 Interrupt"
                },
                {
                    "name": "ep2int",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Mask Endpoint 2 Interrupt"
                },
                {
                    "name": "ep1int",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Mask Endpoint 1 Interrupt"
                },
                {
                    "name": "ep0int",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Mask Endpoint 0 Interrupt"
                }
            ],
            "id": "udp.imr",
            "name": "imr",
            "offset": "0x18",
            "doc": "Interrupt Mask Register"
        },
        "udp.isr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 14,
                    "nbits": 18,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "wakeup",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "UDP Resume Interrupt Status"
                },
                {
                    "name": "endbusres",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "End of BUS Reset Interrupt Status"
                },
                {
                    "name": "sofint",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Start of Frame Interrupt Status"
                },
                {
                    "name": "extrsm",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "rxrsm",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "UDP Resume Interrupt Status"
                },
                {
                    "name": "rxsusp",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "UDP Suspend Interrupt Status"
                },
                {
                    "name": "rsvd0",
                    "lsb": 6,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ep5int",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Endpoint 5 Interrupt Status"
                },
                {
                    "name": "ep4int",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Endpoint 4 Interrupt Status"
                },
                {
                    "name": "ep3int",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Endpoint 3 Interrupt Status"
                },
                {
                    "name": "ep2int",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Endpoint 2 Interrupt Status"
                },
                {
                    "name": "ep1int",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Endpoint 1 Interrupt Status"
                },
                {
                    "name": "ep0int",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Endpoint 0 Interrupt Status"
                }
            ],
            "id": "udp.isr",
            "name": "isr",
            "offset": "0x1c",
            "doc": "Interrupt Status Register"
        },
        "udp.icr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 14,
                    "nbits": 18,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "wakeup",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Wakeup Interrupt"
                },
                {
                    "name": "endbusres",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear End of Bus Reset Interrupt"
                },
                {
                    "name": "sofint",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Start Of Frame Interrupt"
                },
                {
                    "name": "extrsm",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "rxrsm",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear UDP Resume Interrupt"
                },
                {
                    "name": "rxsusp",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear UDP Suspend Interrupt"
                },
                {
                    "name": "rsvd0",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                }
            ],
            "id": "udp.icr",
            "name": "icr",
            "offset": "0x20",
            "doc": "Interrupt Clear Register"
        },
        "udp.rst_ep": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 6,
                    "nbits": 26,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ep5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Reset Endpoint 5"
                },
                {
                    "name": "ep4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Reset Endpoint 4"
                },
                {
                    "name": "ep3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Reset Endpoint 3"
                },
                {
                    "name": "ep2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Reset Endpoint 2"
                },
                {
                    "name": "ep1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Reset Endpoint 1"
                },
                {
                    "name": "ep0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Reset Endpoint 0"
                }
            ],
            "id": "udp.rst_ep",
            "name": "rst_ep",
            "offset": "0x28",
            "doc": "Reset Endpoint Register"
        },
        "udp.csr0": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 27,
                    "nbits": 5,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rxbytecnt",
                    "lsb": 16,
                    "nbits": 11,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Number of Bytes Available in the FIFO"
                },
                {
                    "name": "epeds",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Endpoint Enable Disable"
                },
                {
                    "name": "rsvd0",
                    "lsb": 12,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "dtgle",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data Toggle"
                },
                {
                    "name": "eptype",
                    "lsb": 8,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Endpoint Type"
                },
                {
                    "name": "dir",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Transfer Direction (only available for control endpoints)"
                },
                {
                    "name": "rx_data_bk1",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Receive Data Bank 1 (only used by endpoints with ping-pong attributes)"
                },
                {
                    "name": "forcestall",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Force Stall (used by Control, Bulk and Isochronous Endpoints)"
                },
                {
                    "name": "txpktrdy",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Transmit Packet Ready"
                },
                {
                    "name": "stallsent",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Stall Sent"
                },
                {
                    "name": "rxsetup",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Received Setup"
                },
                {
                    "name": "rx_data_bk0",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Receive Data Bank 0"
                },
                {
                    "name": "txcomp",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Generates an IN Packet with Data Previously Written in the DPR"
                }
            ],
            "id": "udp.csr0",
            "name": "csr0",
            "offset": "0x30",
            "doc": "Endpoint Control and Status Register"
        },
        "udp.csr1": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 27,
                    "nbits": 5,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rxbytecnt",
                    "lsb": 16,
                    "nbits": 11,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Number of Bytes Available in the FIFO"
                },
                {
                    "name": "epeds",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Endpoint Enable Disable"
                },
                {
                    "name": "rsvd0",
                    "lsb": 12,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "dtgle",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data Toggle"
                },
                {
                    "name": "eptype",
                    "lsb": 8,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Endpoint Type"
                },
                {
                    "name": "dir",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Transfer Direction (only available for control endpoints)"
                },
                {
                    "name": "rx_data_bk1",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Receive Data Bank 1 (only used by endpoints with ping-pong attributes)"
                },
                {
                    "name": "forcestall",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Force Stall (used by Control, Bulk and Isochronous Endpoints)"
                },
                {
                    "name": "txpktrdy",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Transmit Packet Ready"
                },
                {
                    "name": "stallsent",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Stall Sent"
                },
                {
                    "name": "rxsetup",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Received Setup"
                },
                {
                    "name": "rx_data_bk0",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Receive Data Bank 0"
                },
                {
                    "name": "txcomp",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Generates an IN Packet with Data Previously Written in the DPR"
                }
            ],
            "id": "udp.csr1",
            "name": "csr1",
            "offset": "0x34",
            "doc": "Endpoint Control and Status Register"
        },
        "udp.csr2": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 27,
                    "nbits": 5,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rxbytecnt",
                    "lsb": 16,
                    "nbits": 11,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Number of Bytes Available in the FIFO"
                },
                {
                    "name": "epeds",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Endpoint Enable Disable"
                },
                {
                    "name": "rsvd0",
                    "lsb": 12,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "dtgle",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data Toggle"
                },
                {
                    "name": "eptype",
                    "lsb": 8,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Endpoint Type"
                },
                {
                    "name": "dir",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Transfer Direction (only available for control endpoints)"
                },
                {
                    "name": "rx_data_bk1",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Receive Data Bank 1 (only used by endpoints with ping-pong attributes)"
                },
                {
                    "name": "forcestall",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Force Stall (used by Control, Bulk and Isochronous Endpoints)"
                },
                {
                    "name": "txpktrdy",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Transmit Packet Ready"
                },
                {
                    "name": "stallsent",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Stall Sent"
                },
                {
                    "name": "rxsetup",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Received Setup"
                },
                {
                    "name": "rx_data_bk0",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Receive Data Bank 0"
                },
                {
                    "name": "txcomp",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Generates an IN Packet with Data Previously Written in the DPR"
                }
            ],
            "id": "udp.csr2",
            "name": "csr2",
            "offset": "0x38",
            "doc": "Endpoint Control and Status Register"
        },
        "udp.csr3": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 27,
                    "nbits": 5,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rxbytecnt",
                    "lsb": 16,
                    "nbits": 11,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Number of Bytes Available in the FIFO"
                },
                {
                    "name": "epeds",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Endpoint Enable Disable"
                },
                {
                    "name": "rsvd0",
                    "lsb": 12,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "dtgle",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data Toggle"
                },
                {
                    "name": "eptype",
                    "lsb": 8,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Endpoint Type"
                },
                {
                    "name": "dir",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Transfer Direction (only available for control endpoints)"
                },
                {
                    "name": "rx_data_bk1",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Receive Data Bank 1 (only used by endpoints with ping-pong attributes)"
                },
                {
                    "name": "forcestall",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Force Stall (used by Control, Bulk and Isochronous Endpoints)"
                },
                {
                    "name": "txpktrdy",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Transmit Packet Ready"
                },
                {
                    "name": "stallsent",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Stall Sent"
                },
                {
                    "name": "rxsetup",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Received Setup"
                },
                {
                    "name": "rx_data_bk0",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Receive Data Bank 0"
                },
                {
                    "name": "txcomp",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Generates an IN Packet with Data Previously Written in the DPR"
                }
            ],
            "id": "udp.csr3",
            "name": "csr3",
            "offset": "0x3c",
            "doc": "Endpoint Control and Status Register"
        },
        "udp.csr4": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 27,
                    "nbits": 5,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rxbytecnt",
                    "lsb": 16,
                    "nbits": 11,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Number of Bytes Available in the FIFO"
                },
                {
                    "name": "epeds",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Endpoint Enable Disable"
                },
                {
                    "name": "rsvd0",
                    "lsb": 12,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "dtgle",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data Toggle"
                },
                {
                    "name": "eptype",
                    "lsb": 8,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Endpoint Type"
                },
                {
                    "name": "dir",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Transfer Direction (only available for control endpoints)"
                },
                {
                    "name": "rx_data_bk1",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Receive Data Bank 1 (only used by endpoints with ping-pong attributes)"
                },
                {
                    "name": "forcestall",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Force Stall (used by Control, Bulk and Isochronous Endpoints)"
                },
                {
                    "name": "txpktrdy",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Transmit Packet Ready"
                },
                {
                    "name": "stallsent",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Stall Sent"
                },
                {
                    "name": "rxsetup",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Received Setup"
                },
                {
                    "name": "rx_data_bk0",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Receive Data Bank 0"
                },
                {
                    "name": "txcomp",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Generates an IN Packet with Data Previously Written in the DPR"
                }
            ],
            "id": "udp.csr4",
            "name": "csr4",
            "offset": "0x40",
            "doc": "Endpoint Control and Status Register"
        },
        "udp.csr5": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 27,
                    "nbits": 5,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rxbytecnt",
                    "lsb": 16,
                    "nbits": 11,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Number of Bytes Available in the FIFO"
                },
                {
                    "name": "epeds",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Endpoint Enable Disable"
                },
                {
                    "name": "rsvd0",
                    "lsb": 12,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "dtgle",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data Toggle"
                },
                {
                    "name": "eptype",
                    "lsb": 8,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Endpoint Type"
                },
                {
                    "name": "dir",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Transfer Direction (only available for control endpoints)"
                },
                {
                    "name": "rx_data_bk1",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Receive Data Bank 1 (only used by endpoints with ping-pong attributes)"
                },
                {
                    "name": "forcestall",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Force Stall (used by Control, Bulk and Isochronous Endpoints)"
                },
                {
                    "name": "txpktrdy",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Transmit Packet Ready"
                },
                {
                    "name": "stallsent",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Stall Sent"
                },
                {
                    "name": "rxsetup",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Received Setup"
                },
                {
                    "name": "rx_data_bk0",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Receive Data Bank 0"
                },
                {
                    "name": "txcomp",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Generates an IN Packet with Data Previously Written in the DPR"
                }
            ],
            "id": "udp.csr5",
            "name": "csr5",
            "offset": "0x44",
            "doc": "Endpoint Control and Status Register"
        },
        "udp.csr0_isoendpt": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 27,
                    "nbits": 5,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rxbytecnt",
                    "lsb": 16,
                    "nbits": 11,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Number of Bytes Available in the FIFO"
                },
                {
                    "name": "epeds",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Endpoint Enable Disable"
                },
                {
                    "name": "rsvd0",
                    "lsb": 12,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "dtgle",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data Toggle"
                },
                {
                    "name": "eptype",
                    "lsb": 8,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Endpoint Type"
                },
                {
                    "name": "dir",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Transfer Direction (only available for control endpoints)"
                },
                {
                    "name": "rx_data_bk1",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Receive Data Bank 1 (only used by endpoints with ping-pong attributes)"
                },
                {
                    "name": "forcestall",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Force Stall (used by Control, Bulk and Isochronous Endpoints)"
                },
                {
                    "name": "txpktrdy",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Transmit Packet Ready"
                },
                {
                    "name": "isoerror",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "A CRC error has been detected in an isochronous transfer"
                },
                {
                    "name": "rxsetup",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Received Setup"
                },
                {
                    "name": "rx_data_bk0",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Receive Data Bank 0"
                },
                {
                    "name": "txcomp",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Generates an IN Packet with Data Previously Written in the DPR"
                }
            ],
            "id": "udp.csr0_isoendpt",
            "name": "csr0_isoendpt",
            "offset": "0x30",
            "doc": "Endpoint Control and Status Register"
        },
        "udp.fdr0": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "fifo_data",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "FIFO Data Value"
                }
            ],
            "id": "udp.fdr0",
            "name": "fdr0",
            "offset": "0x50",
            "doc": "Endpoint FIFO Data Register"
        },
        "udp.fdr1": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "fifo_data",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "FIFO Data Value"
                }
            ],
            "id": "udp.fdr1",
            "name": "fdr1",
            "offset": "0x54",
            "doc": "Endpoint FIFO Data Register"
        },
        "udp.fdr2": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "fifo_data",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "FIFO Data Value"
                }
            ],
            "id": "udp.fdr2",
            "name": "fdr2",
            "offset": "0x58",
            "doc": "Endpoint FIFO Data Register"
        },
        "udp.fdr3": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "fifo_data",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "FIFO Data Value"
                }
            ],
            "id": "udp.fdr3",
            "name": "fdr3",
            "offset": "0x5c",
            "doc": "Endpoint FIFO Data Register"
        },
        "udp.fdr4": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "fifo_data",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "FIFO Data Value"
                }
            ],
            "id": "udp.fdr4",
            "name": "fdr4",
            "offset": "0x60",
            "doc": "Endpoint FIFO Data Register"
        },
        "udp.fdr5": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "fifo_data",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "FIFO Data Value"
                }
            ],
            "id": "udp.fdr5",
            "name": "fdr5",
            "offset": "0x64",
            "doc": "Endpoint FIFO Data Register"
        },
        "udp.txvc": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 10,
                    "nbits": 22,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "puon",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Pull-up On"
                },
                {
                    "name": "txvdis",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Transceiver Disable"
                },
                {
                    "name": "rsvd0",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                }
            ],
            "id": "udp.txvc",
            "name": "txvc",
            "offset": "0x74",
            "doc": "Transceiver Control Register"
        },
        "uart0": {
            "type": "blk",
            "children": [
                "uart0.cr",
                "uart0.mr",
                "uart0.ier",
                "uart0.idr",
                "uart0.imr",
                "uart0.sr",
                "uart0.rhr",
                "uart0.thr",
                "uart0.brgr"
            ],
            "id": "uart0",
            "name": "uart0",
            "offset": "0xf8040000",
            "doc": "Universal Asynchronous Receiver Transmitter 0"
        },
        "uart0.cr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 9,
                    "nbits": 23,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rststa",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Reset Status Bits"
                },
                {
                    "name": "txdis",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Transmitter Disable"
                },
                {
                    "name": "txen",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Transmitter Enable"
                },
                {
                    "name": "rxdis",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Receiver Disable"
                },
                {
                    "name": "rxen",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Receiver Enable"
                },
                {
                    "name": "rsttx",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Reset Transmitter"
                },
                {
                    "name": "rstrx",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Reset Receiver"
                },
                {
                    "name": "rsvd0",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                }
            ],
            "id": "uart0.cr",
            "name": "cr",
            "offset": "0x0",
            "doc": "Control Register"
        },
        "uart0.mr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd2",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "chmode",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel Mode"
                },
                {
                    "name": "rsvd0",
                    "lsb": 12,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "par",
                    "lsb": 9,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Parity Type"
                },
                {
                    "name": "rsvd1",
                    "lsb": 0,
                    "nbits": 9,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                }
            ],
            "id": "uart0.mr",
            "name": "mr",
            "offset": "0x4",
            "doc": "Mode Register"
        },
        "uart0.ier": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd2",
                    "lsb": 10,
                    "nbits": 22,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "txempty",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Enable TXEMPTY Interrupt"
                },
                {
                    "name": "rsvd1",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "pare",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Enable Parity Error Interrupt"
                },
                {
                    "name": "frame",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Enable Framing Error Interrupt"
                },
                {
                    "name": "ovre",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Enable Overrun Error Interrupt"
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "txrdy",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Enable TXRDY Interrupt"
                },
                {
                    "name": "rxrdy",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Enable RXRDY Interrupt"
                }
            ],
            "id": "uart0.ier",
            "name": "ier",
            "offset": "0x8",
            "doc": "Interrupt Enable Register"
        },
        "uart0.idr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd2",
                    "lsb": 10,
                    "nbits": 22,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "txempty",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Disable TXEMPTY Interrupt"
                },
                {
                    "name": "rsvd1",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "pare",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Disable Parity Error Interrupt"
                },
                {
                    "name": "frame",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Disable Framing Error Interrupt"
                },
                {
                    "name": "ovre",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Disable Overrun Error Interrupt"
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "txrdy",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Disable TXRDY Interrupt"
                },
                {
                    "name": "rxrdy",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Disable RXRDY Interrupt"
                }
            ],
            "id": "uart0.idr",
            "name": "idr",
            "offset": "0xc",
            "doc": "Interrupt Disable Register"
        },
        "uart0.imr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd2",
                    "lsb": 10,
                    "nbits": 22,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "txempty",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Mask TXEMPTY Interrupt"
                },
                {
                    "name": "rsvd1",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "pare",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Mask Parity Error Interrupt"
                },
                {
                    "name": "frame",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Mask Framing Error Interrupt"
                },
                {
                    "name": "ovre",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Mask Overrun Error Interrupt"
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "txrdy",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Disable TXRDY Interrupt"
                },
                {
                    "name": "rxrdy",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Mask RXRDY Interrupt"
                }
            ],
            "id": "uart0.imr",
            "name": "imr",
            "offset": "0x10",
            "doc": "Interrupt Mask Register"
        },
        "uart0.sr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd2",
                    "lsb": 10,
                    "nbits": 22,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "txempty",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Transmitter Empty"
                },
                {
                    "name": "rsvd1",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "pare",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Parity Error"
                },
                {
                    "name": "frame",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Framing Error"
                },
                {
                    "name": "ovre",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Overrun Error"
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "txrdy",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Transmitter Ready"
                },
                {
                    "name": "rxrdy",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Receiver Ready"
                }
            ],
            "id": "uart0.sr",
            "name": "sr",
            "offset": "0x14",
            "doc": "Status Register"
        },
        "uart0.rhr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rxchr",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Received Character"
                }
            ],
            "id": "uart0.rhr",
            "name": "rhr",
            "offset": "0x18",
            "doc": "Receive Holding Register"
        },
        "uart0.thr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "txchr",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Character to be Transmitted"
                }
            ],
            "id": "uart0.thr",
            "name": "thr",
            "offset": "0x1c",
            "doc": "Transmit Holding Register"
        },
        "uart0.brgr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "cd",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Clock Divisor"
                }
            ],
            "id": "uart0.brgr",
            "name": "brgr",
            "offset": "0x20",
            "doc": "Baud Rate Generator Register"
        },
        "uart1": {
            "type": "blk",
            "children": [
                "uart1.cr",
                "uart1.mr",
                "uart1.ier",
                "uart1.idr",
                "uart1.imr",
                "uart1.sr",
                "uart1.rhr",
                "uart1.thr",
                "uart1.brgr"
            ],
            "id": "uart1",
            "name": "uart1",
            "offset": "0xf8044000",
            "doc": "Universal Asynchronous Receiver Transmitter 1"
        },
        "uart1.cr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 9,
                    "nbits": 23,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rststa",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Reset Status Bits"
                },
                {
                    "name": "txdis",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Transmitter Disable"
                },
                {
                    "name": "txen",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Transmitter Enable"
                },
                {
                    "name": "rxdis",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Receiver Disable"
                },
                {
                    "name": "rxen",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Receiver Enable"
                },
                {
                    "name": "rsttx",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Reset Transmitter"
                },
                {
                    "name": "rstrx",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Reset Receiver"
                },
                {
                    "name": "rsvd0",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                }
            ],
            "id": "uart1.cr",
            "name": "cr",
            "offset": "0x0",
            "doc": "Control Register"
        },
        "uart1.mr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd2",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "chmode",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel Mode"
                },
                {
                    "name": "rsvd0",
                    "lsb": 12,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "par",
                    "lsb": 9,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Parity Type"
                },
                {
                    "name": "rsvd1",
                    "lsb": 0,
                    "nbits": 9,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                }
            ],
            "id": "uart1.mr",
            "name": "mr",
            "offset": "0x4",
            "doc": "Mode Register"
        },
        "uart1.ier": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd2",
                    "lsb": 10,
                    "nbits": 22,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "txempty",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Enable TXEMPTY Interrupt"
                },
                {
                    "name": "rsvd1",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "pare",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Enable Parity Error Interrupt"
                },
                {
                    "name": "frame",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Enable Framing Error Interrupt"
                },
                {
                    "name": "ovre",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Enable Overrun Error Interrupt"
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "txrdy",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Enable TXRDY Interrupt"
                },
                {
                    "name": "rxrdy",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Enable RXRDY Interrupt"
                }
            ],
            "id": "uart1.ier",
            "name": "ier",
            "offset": "0x8",
            "doc": "Interrupt Enable Register"
        },
        "uart1.idr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd2",
                    "lsb": 10,
                    "nbits": 22,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "txempty",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Disable TXEMPTY Interrupt"
                },
                {
                    "name": "rsvd1",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "pare",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Disable Parity Error Interrupt"
                },
                {
                    "name": "frame",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Disable Framing Error Interrupt"
                },
                {
                    "name": "ovre",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Disable Overrun Error Interrupt"
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "txrdy",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Disable TXRDY Interrupt"
                },
                {
                    "name": "rxrdy",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Disable RXRDY Interrupt"
                }
            ],
            "id": "uart1.idr",
            "name": "idr",
            "offset": "0xc",
            "doc": "Interrupt Disable Register"
        },
        "uart1.imr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd2",
                    "lsb": 10,
                    "nbits": 22,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "txempty",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Mask TXEMPTY Interrupt"
                },
                {
                    "name": "rsvd1",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "pare",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Mask Parity Error Interrupt"
                },
                {
                    "name": "frame",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Mask Framing Error Interrupt"
                },
                {
                    "name": "ovre",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Mask Overrun Error Interrupt"
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "txrdy",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Disable TXRDY Interrupt"
                },
                {
                    "name": "rxrdy",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Mask RXRDY Interrupt"
                }
            ],
            "id": "uart1.imr",
            "name": "imr",
            "offset": "0x10",
            "doc": "Interrupt Mask Register"
        },
        "uart1.sr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd2",
                    "lsb": 10,
                    "nbits": 22,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "txempty",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Transmitter Empty"
                },
                {
                    "name": "rsvd1",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "pare",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Parity Error"
                },
                {
                    "name": "frame",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Framing Error"
                },
                {
                    "name": "ovre",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Overrun Error"
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "txrdy",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Transmitter Ready"
                },
                {
                    "name": "rxrdy",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Receiver Ready"
                }
            ],
            "id": "uart1.sr",
            "name": "sr",
            "offset": "0x14",
            "doc": "Status Register"
        },
        "uart1.rhr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rxchr",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Received Character"
                }
            ],
            "id": "uart1.rhr",
            "name": "rhr",
            "offset": "0x18",
            "doc": "Receive Holding Register"
        },
        "uart1.thr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "txchr",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Character to be Transmitted"
                }
            ],
            "id": "uart1.thr",
            "name": "thr",
            "offset": "0x1c",
            "doc": "Transmit Holding Register"
        },
        "uart1.brgr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "cd",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Clock Divisor"
                }
            ],
            "id": "uart1.brgr",
            "name": "brgr",
            "offset": "0x20",
            "doc": "Baud Rate Generator Register"
        },
        "trng": {
            "type": "blk",
            "children": [
                "trng.cr",
                "trng.ier",
                "trng.idr",
                "trng.imr",
                "trng.isr",
                "trng.odata"
            ],
            "id": "trng",
            "name": "trng",
            "offset": "0xf8048000",
            "doc": "True Random Number Generator"
        },
        "trng.cr": {
            "type": "reg",
            "fields": [
                {
                    "name": "key",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Security Key"
                },
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 7,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "enable",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Enables the TRNG to provide random values"
                }
            ],
            "id": "trng.cr",
            "name": "cr",
            "offset": "0x0",
            "doc": "Control Register"
        },
        "trng.ier": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 31,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "datrdy",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Data Ready Interrupt Enable"
                }
            ],
            "id": "trng.ier",
            "name": "ier",
            "offset": "0x10",
            "doc": "Interrupt Enable Register"
        },
        "trng.idr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 31,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "datrdy",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Data Ready Interrupt Disable"
                }
            ],
            "id": "trng.idr",
            "name": "idr",
            "offset": "0x14",
            "doc": "Interrupt Disable Register"
        },
        "trng.imr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 31,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "datrdy",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Data Ready Interrupt Mask"
                }
            ],
            "id": "trng.imr",
            "name": "imr",
            "offset": "0x18",
            "doc": "Interrupt Mask Register"
        },
        "trng.isr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 31,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "datrdy",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Data Ready"
                }
            ],
            "id": "trng.isr",
            "name": "isr",
            "offset": "0x1c",
            "doc": "Interrupt Status Register"
        },
        "trng.odata": {
            "type": "reg",
            "fields": [
                {
                    "name": "odata",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Data"
                }
            ],
            "id": "trng.odata",
            "name": "odata",
            "offset": "0x50",
            "doc": "Output Data Register"
        },
        "adc": {
            "type": "blk",
            "children": [
                "adc.cr",
                "adc.mr",
                "adc.seqr1",
                "adc.seqr2",
                "adc.cher",
                "adc.chdr",
                "adc.chsr",
                "adc.lcdr",
                "adc.ier",
                "adc.idr",
                "adc.imr",
                "adc.isr",
                "adc.over",
                "adc.emr",
                "adc.cwr",
                "adc.cdr0",
                "adc.cdr1",
                "adc.cdr2",
                "adc.cdr3",
                "adc.cdr4",
                "adc.cdr5",
                "adc.cdr6",
                "adc.cdr7",
                "adc.cdr8",
                "adc.cdr9",
                "adc.cdr10",
                "adc.cdr11",
                "adc.acr",
                "adc.tsmr",
                "adc.xposr",
                "adc.yposr",
                "adc.pressr",
                "adc.trgr",
                "adc.wpmr",
                "adc.wpsr"
            ],
            "id": "adc",
            "name": "adc",
            "offset": "0xf804c000",
            "doc": "Analog-to-Digital Converter"
        },
        "adc.cr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 29,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "tscalib",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Touchscreen Calibration"
                },
                {
                    "name": "start",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Start Conversion"
                },
                {
                    "name": "swrst",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Software Reset"
                }
            ],
            "id": "adc.cr",
            "name": "cr",
            "offset": "0x0",
            "doc": "Control Register"
        },
        "adc.mr": {
            "type": "reg",
            "fields": [
                {
                    "name": "useq",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Use Sequence Enable"
                },
                {
                    "name": "rsvd2",
                    "lsb": 28,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "tracktim",
                    "lsb": 24,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Tracking Time"
                },
                {
                    "name": "rsvd1",
                    "lsb": 20,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "startup",
                    "lsb": 16,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Start Up Time"
                },
                {
                    "name": "prescal",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Prescaler Rate Selection"
                },
                {
                    "name": "rsvd0",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "fwup",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Fast Wake Up"
                },
                {
                    "name": "sleep",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Sleep Mode"
                },
                {
                    "name": "lowres",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Resolution"
                },
                {
                    "name": "rsvd3",
                    "lsb": 0,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                }
            ],
            "id": "adc.mr",
            "name": "mr",
            "offset": "0x4",
            "doc": "Mode Register"
        },
        "adc.seqr1": {
            "type": "reg",
            "fields": [
                {
                    "name": "usch8",
                    "lsb": 28,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "User Sequence Number 8"
                },
                {
                    "name": "usch7",
                    "lsb": 24,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "User Sequence Number 7"
                },
                {
                    "name": "usch6",
                    "lsb": 20,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "User Sequence Number 6"
                },
                {
                    "name": "usch5",
                    "lsb": 16,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "User Sequence Number 5"
                },
                {
                    "name": "usch4",
                    "lsb": 12,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "User Sequence Number 4"
                },
                {
                    "name": "usch3",
                    "lsb": 8,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "User Sequence Number 3"
                },
                {
                    "name": "usch2",
                    "lsb": 4,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "User Sequence Number 2"
                },
                {
                    "name": "usch1",
                    "lsb": 0,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "User Sequence Number 1"
                }
            ],
            "id": "adc.seqr1",
            "name": "seqr1",
            "offset": "0x8",
            "doc": "Channel Sequence Register 1"
        },
        "adc.seqr2": {
            "type": "reg",
            "fields": [
                {
                    "name": "usch16",
                    "lsb": 28,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "User Sequence Number 16"
                },
                {
                    "name": "usch15",
                    "lsb": 24,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "User Sequence Number 15"
                },
                {
                    "name": "usch14",
                    "lsb": 20,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "User Sequence Number 14"
                },
                {
                    "name": "usch13",
                    "lsb": 16,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "User Sequence Number 13"
                },
                {
                    "name": "usch12",
                    "lsb": 12,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "User Sequence Number 12"
                },
                {
                    "name": "usch11",
                    "lsb": 8,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "User Sequence Number 11"
                },
                {
                    "name": "usch10",
                    "lsb": 4,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "User Sequence Number 10"
                },
                {
                    "name": "usch9",
                    "lsb": 0,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "User Sequence Number 9"
                }
            ],
            "id": "adc.seqr2",
            "name": "seqr2",
            "offset": "0xc",
            "doc": "Channel Sequence Register 2"
        },
        "adc.cher": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 12,
                    "nbits": 20,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ch11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Channel 11 Enable"
                },
                {
                    "name": "ch10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Channel 10 Enable"
                },
                {
                    "name": "ch9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Channel 9 Enable"
                },
                {
                    "name": "ch8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Channel 8 Enable"
                },
                {
                    "name": "ch7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Channel 7 Enable"
                },
                {
                    "name": "ch6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Channel 6 Enable"
                },
                {
                    "name": "ch5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Channel 5 Enable"
                },
                {
                    "name": "ch4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Channel 4 Enable"
                },
                {
                    "name": "ch3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Channel 3 Enable"
                },
                {
                    "name": "ch2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Channel 2 Enable"
                },
                {
                    "name": "ch1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Channel 1 Enable"
                },
                {
                    "name": "ch0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Channel 0 Enable"
                }
            ],
            "id": "adc.cher",
            "name": "cher",
            "offset": "0x10",
            "doc": "Channel Enable Register"
        },
        "adc.chdr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 12,
                    "nbits": 20,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ch11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Channel 11 Disable"
                },
                {
                    "name": "ch10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Channel 10 Disable"
                },
                {
                    "name": "ch9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Channel 9 Disable"
                },
                {
                    "name": "ch8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Channel 8 Disable"
                },
                {
                    "name": "ch7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Channel 7 Disable"
                },
                {
                    "name": "ch6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Channel 6 Disable"
                },
                {
                    "name": "ch5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Channel 5 Disable"
                },
                {
                    "name": "ch4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Channel 4 Disable"
                },
                {
                    "name": "ch3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Channel 3 Disable"
                },
                {
                    "name": "ch2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Channel 2 Disable"
                },
                {
                    "name": "ch1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Channel 1 Disable"
                },
                {
                    "name": "ch0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Channel 0 Disable"
                }
            ],
            "id": "adc.chdr",
            "name": "chdr",
            "offset": "0x14",
            "doc": "Channel Disable Register"
        },
        "adc.chsr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 12,
                    "nbits": 20,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ch11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Channel 11 Status"
                },
                {
                    "name": "ch10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Channel 10 Status"
                },
                {
                    "name": "ch9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Channel 9 Status"
                },
                {
                    "name": "ch8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Channel 8 Status"
                },
                {
                    "name": "ch7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Channel 7 Status"
                },
                {
                    "name": "ch6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Channel 6 Status"
                },
                {
                    "name": "ch5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Channel 5 Status"
                },
                {
                    "name": "ch4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Channel 4 Status"
                },
                {
                    "name": "ch3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Channel 3 Status"
                },
                {
                    "name": "ch2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Channel 2 Status"
                },
                {
                    "name": "ch1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Channel 1 Status"
                },
                {
                    "name": "ch0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Channel 0 Status"
                }
            ],
            "id": "adc.chsr",
            "name": "chsr",
            "offset": "0x18",
            "doc": "Channel Status Register"
        },
        "adc.lcdr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "chnb",
                    "lsb": 12,
                    "nbits": 4,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Channel Number"
                },
                {
                    "name": "ldata",
                    "lsb": 0,
                    "nbits": 12,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Last Data Converted"
                }
            ],
            "id": "adc.lcdr",
            "name": "lcdr",
            "offset": "0x20",
            "doc": "Last Converted Data Register"
        },
        "adc.ier": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd3",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "nopen",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "No Pen Contact Interrupt Enable"
                },
                {
                    "name": "pen",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pen Contact Interrupt Enable"
                },
                {
                    "name": "rsvd2",
                    "lsb": 27,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "compe",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Comparison Event Interrupt Enable"
                },
                {
                    "name": "govre",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "General Overrun Error Interrupt Enable"
                },
                {
                    "name": "drdy",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Data Ready Interrupt Enable"
                },
                {
                    "name": "rsvd1",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "prdy",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Touchscreen Measure Pressure Ready Interrupt Enable"
                },
                {
                    "name": "yrdy",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Touchscreen Measure YPOS Ready Interrupt Enable"
                },
                {
                    "name": "xrdy",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Touchscreen Measure XPOS Ready Interrupt Enable"
                },
                {
                    "name": "rsvd0",
                    "lsb": 12,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "eoc11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "End of Conversion Interrupt Enable 11"
                },
                {
                    "name": "eoc10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "End of Conversion Interrupt Enable 10"
                },
                {
                    "name": "eoc9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "End of Conversion Interrupt Enable 9"
                },
                {
                    "name": "eoc8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "End of Conversion Interrupt Enable 8"
                },
                {
                    "name": "eoc7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "End of Conversion Interrupt Enable 7"
                },
                {
                    "name": "eoc6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "End of Conversion Interrupt Enable 6"
                },
                {
                    "name": "eoc5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "End of Conversion Interrupt Enable 5"
                },
                {
                    "name": "eoc4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "End of Conversion Interrupt Enable 4"
                },
                {
                    "name": "eoc3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "End of Conversion Interrupt Enable 3"
                },
                {
                    "name": "eoc2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "End of Conversion Interrupt Enable 2"
                },
                {
                    "name": "eoc1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "End of Conversion Interrupt Enable 1"
                },
                {
                    "name": "eoc0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "End of Conversion Interrupt Enable 0"
                }
            ],
            "id": "adc.ier",
            "name": "ier",
            "offset": "0x24",
            "doc": "Interrupt Enable Register"
        },
        "adc.idr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd3",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "nopen",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "No Pen Contact Interrupt Disable"
                },
                {
                    "name": "pen",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pen Contact Interrupt Disable"
                },
                {
                    "name": "rsvd2",
                    "lsb": 27,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "compe",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Comparison Event Interrupt Disable"
                },
                {
                    "name": "govre",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "General Overrun Error Interrupt Disable"
                },
                {
                    "name": "drdy",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Data Ready Interrupt Disable"
                },
                {
                    "name": "rsvd1",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "prdy",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Touchscreen Measure Pressure Ready Interrupt Disable"
                },
                {
                    "name": "yrdy",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Touchscreen Measure YPOS Ready Interrupt Disable"
                },
                {
                    "name": "xrdy",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Touchscreen Measure XPOS Ready Interrupt Disable"
                },
                {
                    "name": "rsvd0",
                    "lsb": 12,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "eoc11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "End of Conversion Interrupt Disable 11"
                },
                {
                    "name": "eoc10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "End of Conversion Interrupt Disable 10"
                },
                {
                    "name": "eoc9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "End of Conversion Interrupt Disable 9"
                },
                {
                    "name": "eoc8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "End of Conversion Interrupt Disable 8"
                },
                {
                    "name": "eoc7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "End of Conversion Interrupt Disable 7"
                },
                {
                    "name": "eoc6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "End of Conversion Interrupt Disable 6"
                },
                {
                    "name": "eoc5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "End of Conversion Interrupt Disable 5"
                },
                {
                    "name": "eoc4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "End of Conversion Interrupt Disable 4"
                },
                {
                    "name": "eoc3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "End of Conversion Interrupt Disable 3"
                },
                {
                    "name": "eoc2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "End of Conversion Interrupt Disable 2"
                },
                {
                    "name": "eoc1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "End of Conversion Interrupt Disable 1"
                },
                {
                    "name": "eoc0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "End of Conversion Interrupt Disable 0"
                }
            ],
            "id": "adc.idr",
            "name": "idr",
            "offset": "0x28",
            "doc": "Interrupt Disable Register"
        },
        "adc.imr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd3",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "nopen",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "No Pen Contact Interrupt Mask"
                },
                {
                    "name": "pen",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pen Contact Interrupt Mask"
                },
                {
                    "name": "rsvd2",
                    "lsb": 27,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "compe",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Comparison Event Interrupt Mask"
                },
                {
                    "name": "govre",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "General Overrun Error Interrupt Mask"
                },
                {
                    "name": "drdy",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Data Ready Interrupt Mask"
                },
                {
                    "name": "rsvd1",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "prdy",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Touchscreen Measure Pressure Ready Interrupt Mask"
                },
                {
                    "name": "yrdy",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Touchscreen Measure YPOS Ready Interrupt Mask"
                },
                {
                    "name": "xrdy",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Touchscreen Measure XPOS Ready Interrupt Mask"
                },
                {
                    "name": "rsvd0",
                    "lsb": 12,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "eoc11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "End of Conversion Interrupt Mask 11"
                },
                {
                    "name": "eoc10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "End of Conversion Interrupt Mask 10"
                },
                {
                    "name": "eoc9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "End of Conversion Interrupt Mask 9"
                },
                {
                    "name": "eoc8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "End of Conversion Interrupt Mask 8"
                },
                {
                    "name": "eoc7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "End of Conversion Interrupt Mask 7"
                },
                {
                    "name": "eoc6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "End of Conversion Interrupt Mask 6"
                },
                {
                    "name": "eoc5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "End of Conversion Interrupt Mask 5"
                },
                {
                    "name": "eoc4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "End of Conversion Interrupt Mask 4"
                },
                {
                    "name": "eoc3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "End of Conversion Interrupt Mask 3"
                },
                {
                    "name": "eoc2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "End of Conversion Interrupt Mask 2"
                },
                {
                    "name": "eoc1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "End of Conversion Interrupt Mask 1"
                },
                {
                    "name": "eoc0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "End of Conversion Interrupt Mask 0"
                }
            ],
            "id": "adc.imr",
            "name": "imr",
            "offset": "0x2c",
            "doc": "Interrupt Mask Register"
        },
        "adc.isr": {
            "type": "reg",
            "fields": [
                {
                    "name": "pens",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pen detect Status"
                },
                {
                    "name": "nopen",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "No Pen contact"
                },
                {
                    "name": "pen",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pen contact"
                },
                {
                    "name": "rsvd2",
                    "lsb": 27,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "compe",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Comparison Error"
                },
                {
                    "name": "govre",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "General Overrun Error"
                },
                {
                    "name": "drdy",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Data Ready"
                },
                {
                    "name": "rsvd1",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "prdy",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Touchscreen Pressure Measure Ready"
                },
                {
                    "name": "yrdy",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Touchscreen YPOS Measure Ready"
                },
                {
                    "name": "xrdy",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Touchscreen XPOS Measure Ready"
                },
                {
                    "name": "rsvd0",
                    "lsb": 12,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "eoc11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "End of Conversion 11"
                },
                {
                    "name": "eoc10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "End of Conversion 10"
                },
                {
                    "name": "eoc9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "End of Conversion 9"
                },
                {
                    "name": "eoc8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "End of Conversion 8"
                },
                {
                    "name": "eoc7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "End of Conversion 7"
                },
                {
                    "name": "eoc6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "End of Conversion 6"
                },
                {
                    "name": "eoc5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "End of Conversion 5"
                },
                {
                    "name": "eoc4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "End of Conversion 4"
                },
                {
                    "name": "eoc3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "End of Conversion 3"
                },
                {
                    "name": "eoc2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "End of Conversion 2"
                },
                {
                    "name": "eoc1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "End of Conversion 1"
                },
                {
                    "name": "eoc0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "End of Conversion 0"
                }
            ],
            "id": "adc.isr",
            "name": "isr",
            "offset": "0x30",
            "doc": "Interrupt Status Register"
        },
        "adc.over": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 12,
                    "nbits": 20,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ovre11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Overrun Error 11"
                },
                {
                    "name": "ovre10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Overrun Error 10"
                },
                {
                    "name": "ovre9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Overrun Error 9"
                },
                {
                    "name": "ovre8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Overrun Error 8"
                },
                {
                    "name": "ovre7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Overrun Error 7"
                },
                {
                    "name": "ovre6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Overrun Error 6"
                },
                {
                    "name": "ovre5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Overrun Error 5"
                },
                {
                    "name": "ovre4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Overrun Error 4"
                },
                {
                    "name": "ovre3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Overrun Error 3"
                },
                {
                    "name": "ovre2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Overrun Error 2"
                },
                {
                    "name": "ovre1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Overrun Error 1"
                },
                {
                    "name": "ovre0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Overrun Error 0"
                }
            ],
            "id": "adc.over",
            "name": "over",
            "offset": "0x3c",
            "doc": "Overrun Status Register"
        },
        "adc.emr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd3",
                    "lsb": 25,
                    "nbits": 7,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "tag",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "TAG of ADC_LDCR register"
                },
                {
                    "name": "rsvd2",
                    "lsb": 10,
                    "nbits": 14,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "cmpall",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Compare All Channels"
                },
                {
                    "name": "rsvd1",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "cmpsel",
                    "lsb": 4,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Comparison Selected Channel"
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "cmpmode",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Comparison Mode"
                }
            ],
            "id": "adc.emr",
            "name": "emr",
            "offset": "0x40",
            "doc": "Extended Mode Register"
        },
        "adc.cwr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 28,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "highthres",
                    "lsb": 16,
                    "nbits": 12,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "High Threshold"
                },
                {
                    "name": "rsvd0",
                    "lsb": 12,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "lowthres",
                    "lsb": 0,
                    "nbits": 12,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Low Threshold"
                }
            ],
            "id": "adc.cwr",
            "name": "cwr",
            "offset": "0x44",
            "doc": "Compare Window Register"
        },
        "adc.cdr0": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 12,
                    "nbits": 20,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 12,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Converted Data"
                }
            ],
            "id": "adc.cdr0",
            "name": "cdr0",
            "offset": "0x50",
            "doc": "Channel Data Register"
        },
        "adc.cdr1": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 12,
                    "nbits": 20,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 12,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Converted Data"
                }
            ],
            "id": "adc.cdr1",
            "name": "cdr1",
            "offset": "0x54",
            "doc": "Channel Data Register"
        },
        "adc.cdr2": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 12,
                    "nbits": 20,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 12,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Converted Data"
                }
            ],
            "id": "adc.cdr2",
            "name": "cdr2",
            "offset": "0x58",
            "doc": "Channel Data Register"
        },
        "adc.cdr3": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 12,
                    "nbits": 20,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 12,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Converted Data"
                }
            ],
            "id": "adc.cdr3",
            "name": "cdr3",
            "offset": "0x5c",
            "doc": "Channel Data Register"
        },
        "adc.cdr4": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 12,
                    "nbits": 20,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 12,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Converted Data"
                }
            ],
            "id": "adc.cdr4",
            "name": "cdr4",
            "offset": "0x60",
            "doc": "Channel Data Register"
        },
        "adc.cdr5": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 12,
                    "nbits": 20,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 12,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Converted Data"
                }
            ],
            "id": "adc.cdr5",
            "name": "cdr5",
            "offset": "0x64",
            "doc": "Channel Data Register"
        },
        "adc.cdr6": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 12,
                    "nbits": 20,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 12,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Converted Data"
                }
            ],
            "id": "adc.cdr6",
            "name": "cdr6",
            "offset": "0x68",
            "doc": "Channel Data Register"
        },
        "adc.cdr7": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 12,
                    "nbits": 20,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 12,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Converted Data"
                }
            ],
            "id": "adc.cdr7",
            "name": "cdr7",
            "offset": "0x6c",
            "doc": "Channel Data Register"
        },
        "adc.cdr8": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 12,
                    "nbits": 20,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 12,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Converted Data"
                }
            ],
            "id": "adc.cdr8",
            "name": "cdr8",
            "offset": "0x70",
            "doc": "Channel Data Register"
        },
        "adc.cdr9": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 12,
                    "nbits": 20,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 12,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Converted Data"
                }
            ],
            "id": "adc.cdr9",
            "name": "cdr9",
            "offset": "0x74",
            "doc": "Channel Data Register"
        },
        "adc.cdr10": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 12,
                    "nbits": 20,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 12,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Converted Data"
                }
            ],
            "id": "adc.cdr10",
            "name": "cdr10",
            "offset": "0x78",
            "doc": "Channel Data Register"
        },
        "adc.cdr11": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 12,
                    "nbits": 20,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 12,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Converted Data"
                }
            ],
            "id": "adc.cdr11",
            "name": "cdr11",
            "offset": "0x7c",
            "doc": "Channel Data Register"
        },
        "adc.acr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 30,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "pendetsens",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Pen Detection Sensitivity"
                }
            ],
            "id": "adc.acr",
            "name": "acr",
            "offset": "0x94",
            "doc": "Analog Control Register"
        },
        "adc.tsmr": {
            "type": "reg",
            "fields": [
                {
                    "name": "pendbc",
                    "lsb": 28,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Pen Detect Debouncing Period"
                },
                {
                    "name": "rsvd5",
                    "lsb": 25,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "pendet",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Pen Contact Detection Enable"
                },
                {
                    "name": "rsvd4",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "notsdma",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "No TouchScreen DMA"
                },
                {
                    "name": "rsvd3",
                    "lsb": 20,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "tssctim",
                    "lsb": 16,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Touchscreen Switches Closure Time"
                },
                {
                    "name": "rsvd2",
                    "lsb": 12,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "tsfreq",
                    "lsb": 8,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Touchscreen Frequency"
                },
                {
                    "name": "rsvd1",
                    "lsb": 6,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "tsav",
                    "lsb": 4,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Touchscreen Average"
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "tsmode",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Touchscreen Mode"
                }
            ],
            "id": "adc.tsmr",
            "name": "tsmr",
            "offset": "0xb0",
            "doc": "Touchscreen Mode Register"
        },
        "adc.xposr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 26,
                    "nbits": 6,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "xscale",
                    "lsb": 16,
                    "nbits": 10,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Scale of XPOS"
                },
                {
                    "name": "rsvd0",
                    "lsb": 10,
                    "nbits": 6,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "xpos",
                    "lsb": 0,
                    "nbits": 10,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "X Position"
                }
            ],
            "id": "adc.xposr",
            "name": "xposr",
            "offset": "0xb4",
            "doc": "Touchscreen X Position Register"
        },
        "adc.yposr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 26,
                    "nbits": 6,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "yscale",
                    "lsb": 16,
                    "nbits": 10,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Scale of YPOS"
                },
                {
                    "name": "rsvd0",
                    "lsb": 10,
                    "nbits": 6,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ypos",
                    "lsb": 0,
                    "nbits": 10,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Y Position"
                }
            ],
            "id": "adc.yposr",
            "name": "yposr",
            "offset": "0xb8",
            "doc": "Touchscreen Y Position Register"
        },
        "adc.pressr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 26,
                    "nbits": 6,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "z2",
                    "lsb": 16,
                    "nbits": 10,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Data of Z2 Measurement"
                },
                {
                    "name": "rsvd0",
                    "lsb": 10,
                    "nbits": 6,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "z1",
                    "lsb": 0,
                    "nbits": 10,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Data of Z1 Measurement"
                }
            ],
            "id": "adc.pressr",
            "name": "pressr",
            "offset": "0xbc",
            "doc": "Touchscreen Pressure Register"
        },
        "adc.trgr": {
            "type": "reg",
            "fields": [
                {
                    "name": "trgper",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Trigger Period"
                },
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 13,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "trgmod",
                    "lsb": 0,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Trigger Mode"
                }
            ],
            "id": "adc.trgr",
            "name": "trgr",
            "offset": "0xc0",
            "doc": "Trigger Register"
        },
        "adc.wpmr": {
            "type": "reg",
            "fields": [
                {
                    "name": "wpkey",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Write Protect KEY"
                },
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 7,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "wpen",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Write Protect Enable"
                }
            ],
            "id": "adc.wpmr",
            "name": "wpmr",
            "offset": "0xe4",
            "doc": "Write Protect Mode Register"
        },
        "adc.wpsr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "wpvsrc",
                    "lsb": 8,
                    "nbits": 16,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Write Protect Violation Source"
                },
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 7,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "wpvs",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Write Protect Violation Status"
                }
            ],
            "id": "adc.wpsr",
            "name": "wpsr",
            "offset": "0xe8",
            "doc": "Write Protect Status Register"
        },
        "fuse": {
            "type": "blk",
            "children": [
                "fuse.cr",
                "fuse.mr",
                "fuse.ir",
                "fuse.dr",
                "fuse.sr0",
                "fuse.sr1",
                "fuse.sr2",
                "fuse.sr3",
                "fuse.sr4",
                "fuse.sr5",
                "fuse.sr6",
                "fuse.sr7",
                "fuse.sr8",
                "fuse.sr9"
            ],
            "id": "fuse",
            "name": "fuse",
            "offset": "0xffffdc00",
            "doc": "Fuse Controller"
        },
        "fuse.cr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "key",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Key code"
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 6,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rrq",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Read Request"
                },
                {
                    "name": "wrq",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Write Request"
                }
            ],
            "id": "fuse.cr",
            "name": "cr",
            "offset": "0x0",
            "doc": "Fuse Control Register"
        },
        "fuse.mr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 31,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "msk",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Mask Fuse Status Registers"
                }
            ],
            "id": "fuse.mr",
            "name": "mr",
            "offset": "0x4",
            "doc": "Fuse Mode Register"
        },
        "fuse.ir": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 12,
                    "nbits": 20,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "wsel",
                    "lsb": 8,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Word Selection"
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 6,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rs",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Read Status"
                },
                {
                    "name": "ws",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Write Status"
                }
            ],
            "id": "fuse.ir",
            "name": "ir",
            "offset": "0x8",
            "doc": "Fuse Index Register"
        },
        "fuse.dr": {
            "type": "reg",
            "fields": [
                {
                    "name": "data",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data to Program"
                }
            ],
            "id": "fuse.dr",
            "name": "dr",
            "offset": "0xc",
            "doc": "Fuse Data Register"
        },
        "fuse.sr0": {
            "type": "reg",
            "fields": [
                {
                    "name": "fuse",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Fuse Status"
                }
            ],
            "id": "fuse.sr0",
            "name": "sr0",
            "offset": "0x10",
            "doc": "Fuse Status Register"
        },
        "fuse.sr1": {
            "type": "reg",
            "fields": [
                {
                    "name": "fuse",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Fuse Status"
                }
            ],
            "id": "fuse.sr1",
            "name": "sr1",
            "offset": "0x14",
            "doc": "Fuse Status Register"
        },
        "fuse.sr2": {
            "type": "reg",
            "fields": [
                {
                    "name": "fuse",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Fuse Status"
                }
            ],
            "id": "fuse.sr2",
            "name": "sr2",
            "offset": "0x18",
            "doc": "Fuse Status Register"
        },
        "fuse.sr3": {
            "type": "reg",
            "fields": [
                {
                    "name": "fuse",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Fuse Status"
                }
            ],
            "id": "fuse.sr3",
            "name": "sr3",
            "offset": "0x1c",
            "doc": "Fuse Status Register"
        },
        "fuse.sr4": {
            "type": "reg",
            "fields": [
                {
                    "name": "fuse",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Fuse Status"
                }
            ],
            "id": "fuse.sr4",
            "name": "sr4",
            "offset": "0x20",
            "doc": "Fuse Status Register"
        },
        "fuse.sr5": {
            "type": "reg",
            "fields": [
                {
                    "name": "fuse",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Fuse Status"
                }
            ],
            "id": "fuse.sr5",
            "name": "sr5",
            "offset": "0x24",
            "doc": "Fuse Status Register"
        },
        "fuse.sr6": {
            "type": "reg",
            "fields": [
                {
                    "name": "fuse",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Fuse Status"
                }
            ],
            "id": "fuse.sr6",
            "name": "sr6",
            "offset": "0x28",
            "doc": "Fuse Status Register"
        },
        "fuse.sr7": {
            "type": "reg",
            "fields": [
                {
                    "name": "fuse",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Fuse Status"
                }
            ],
            "id": "fuse.sr7",
            "name": "sr7",
            "offset": "0x2c",
            "doc": "Fuse Status Register"
        },
        "fuse.sr8": {
            "type": "reg",
            "fields": [
                {
                    "name": "fuse",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Fuse Status"
                }
            ],
            "id": "fuse.sr8",
            "name": "sr8",
            "offset": "0x30",
            "doc": "Fuse Status Register"
        },
        "fuse.sr9": {
            "type": "reg",
            "fields": [
                {
                    "name": "fuse",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Fuse Status"
                }
            ],
            "id": "fuse.sr9",
            "name": "sr9",
            "offset": "0x34",
            "doc": "Fuse Status Register"
        },
        "matrix": {
            "type": "blk",
            "children": [
                "matrix.mcfg0",
                "matrix.mcfg1",
                "matrix.mcfg2",
                "matrix.mcfg3",
                "matrix.mcfg4",
                "matrix.mcfg5",
                "matrix.scfg0",
                "matrix.scfg1",
                "matrix.scfg2",
                "matrix.scfg3",
                "matrix.scfg4",
                "matrix.pras0",
                "matrix.pras1",
                "matrix.pras2",
                "matrix.pras3",
                "matrix.pras4",
                "matrix.mrcr",
                "matrix.wpmr",
                "matrix.wpsr"
            ],
            "id": "matrix",
            "name": "matrix",
            "offset": "0xffffde00",
            "doc": "AHB Bus Matrix"
        },
        "matrix.mcfg0": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 29,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ulbt",
                    "lsb": 0,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Undefined Length Burst Type"
                }
            ],
            "id": "matrix.mcfg0",
            "name": "mcfg0",
            "offset": "0x0",
            "doc": "Master Configuration Register"
        },
        "matrix.mcfg1": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 29,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ulbt",
                    "lsb": 0,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Undefined Length Burst Type"
                }
            ],
            "id": "matrix.mcfg1",
            "name": "mcfg1",
            "offset": "0x4",
            "doc": "Master Configuration Register"
        },
        "matrix.mcfg2": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 29,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ulbt",
                    "lsb": 0,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Undefined Length Burst Type"
                }
            ],
            "id": "matrix.mcfg2",
            "name": "mcfg2",
            "offset": "0x8",
            "doc": "Master Configuration Register"
        },
        "matrix.mcfg3": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 29,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ulbt",
                    "lsb": 0,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Undefined Length Burst Type"
                }
            ],
            "id": "matrix.mcfg3",
            "name": "mcfg3",
            "offset": "0xc",
            "doc": "Master Configuration Register"
        },
        "matrix.mcfg4": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 29,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ulbt",
                    "lsb": 0,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Undefined Length Burst Type"
                }
            ],
            "id": "matrix.mcfg4",
            "name": "mcfg4",
            "offset": "0x10",
            "doc": "Master Configuration Register"
        },
        "matrix.mcfg5": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 29,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ulbt",
                    "lsb": 0,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Undefined Length Burst Type"
                }
            ],
            "id": "matrix.mcfg5",
            "name": "mcfg5",
            "offset": "0x14",
            "doc": "Master Configuration Register"
        },
        "matrix.scfg0": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 22,
                    "nbits": 10,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "fixed_defmstr",
                    "lsb": 18,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Fixed Default Master"
                },
                {
                    "name": "defmstr_type",
                    "lsb": 16,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Default Master Type"
                },
                {
                    "name": "rsvd0",
                    "lsb": 9,
                    "nbits": 7,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "slot_cycle",
                    "lsb": 0,
                    "nbits": 9,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Maximum Bus Grant Duration for Masters"
                }
            ],
            "id": "matrix.scfg0",
            "name": "scfg0",
            "offset": "0x40",
            "doc": "Slave Configuration Register"
        },
        "matrix.scfg1": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 22,
                    "nbits": 10,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "fixed_defmstr",
                    "lsb": 18,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Fixed Default Master"
                },
                {
                    "name": "defmstr_type",
                    "lsb": 16,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Default Master Type"
                },
                {
                    "name": "rsvd0",
                    "lsb": 9,
                    "nbits": 7,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "slot_cycle",
                    "lsb": 0,
                    "nbits": 9,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Maximum Bus Grant Duration for Masters"
                }
            ],
            "id": "matrix.scfg1",
            "name": "scfg1",
            "offset": "0x44",
            "doc": "Slave Configuration Register"
        },
        "matrix.scfg2": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 22,
                    "nbits": 10,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "fixed_defmstr",
                    "lsb": 18,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Fixed Default Master"
                },
                {
                    "name": "defmstr_type",
                    "lsb": 16,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Default Master Type"
                },
                {
                    "name": "rsvd0",
                    "lsb": 9,
                    "nbits": 7,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "slot_cycle",
                    "lsb": 0,
                    "nbits": 9,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Maximum Bus Grant Duration for Masters"
                }
            ],
            "id": "matrix.scfg2",
            "name": "scfg2",
            "offset": "0x48",
            "doc": "Slave Configuration Register"
        },
        "matrix.scfg3": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 22,
                    "nbits": 10,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "fixed_defmstr",
                    "lsb": 18,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Fixed Default Master"
                },
                {
                    "name": "defmstr_type",
                    "lsb": 16,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Default Master Type"
                },
                {
                    "name": "rsvd0",
                    "lsb": 9,
                    "nbits": 7,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "slot_cycle",
                    "lsb": 0,
                    "nbits": 9,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Maximum Bus Grant Duration for Masters"
                }
            ],
            "id": "matrix.scfg3",
            "name": "scfg3",
            "offset": "0x4c",
            "doc": "Slave Configuration Register"
        },
        "matrix.scfg4": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 22,
                    "nbits": 10,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "fixed_defmstr",
                    "lsb": 18,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Fixed Default Master"
                },
                {
                    "name": "defmstr_type",
                    "lsb": 16,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Default Master Type"
                },
                {
                    "name": "rsvd0",
                    "lsb": 9,
                    "nbits": 7,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "slot_cycle",
                    "lsb": 0,
                    "nbits": 9,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Maximum Bus Grant Duration for Masters"
                }
            ],
            "id": "matrix.scfg4",
            "name": "scfg4",
            "offset": "0x50",
            "doc": "Slave Configuration Register"
        },
        "matrix.pras0": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd5",
                    "lsb": 22,
                    "nbits": 10,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "m5pr",
                    "lsb": 20,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Master 5 Priority"
                },
                {
                    "name": "rsvd4",
                    "lsb": 18,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "m4pr",
                    "lsb": 16,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Master 4 Priority"
                },
                {
                    "name": "rsvd3",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "m3pr",
                    "lsb": 12,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Master 3 Priority"
                },
                {
                    "name": "rsvd2",
                    "lsb": 10,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "m2pr",
                    "lsb": 8,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Master 2 Priority"
                },
                {
                    "name": "rsvd1",
                    "lsb": 6,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "m1pr",
                    "lsb": 4,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Master 1 Priority"
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "m0pr",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Master 0 Priority"
                }
            ],
            "id": "matrix.pras0",
            "name": "pras0",
            "offset": "0x80",
            "doc": "Priority Register A for Slave 0"
        },
        "matrix.pras1": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd5",
                    "lsb": 22,
                    "nbits": 10,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "m5pr",
                    "lsb": 20,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Master 5 Priority"
                },
                {
                    "name": "rsvd4",
                    "lsb": 18,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "m4pr",
                    "lsb": 16,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Master 4 Priority"
                },
                {
                    "name": "rsvd3",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "m3pr",
                    "lsb": 12,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Master 3 Priority"
                },
                {
                    "name": "rsvd2",
                    "lsb": 10,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "m2pr",
                    "lsb": 8,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Master 2 Priority"
                },
                {
                    "name": "rsvd1",
                    "lsb": 6,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "m1pr",
                    "lsb": 4,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Master 1 Priority"
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "m0pr",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Master 0 Priority"
                }
            ],
            "id": "matrix.pras1",
            "name": "pras1",
            "offset": "0x88",
            "doc": "Priority Register A for Slave 1"
        },
        "matrix.pras2": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd5",
                    "lsb": 22,
                    "nbits": 10,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "m5pr",
                    "lsb": 20,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Master 5 Priority"
                },
                {
                    "name": "rsvd4",
                    "lsb": 18,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "m4pr",
                    "lsb": 16,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Master 4 Priority"
                },
                {
                    "name": "rsvd3",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "m3pr",
                    "lsb": 12,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Master 3 Priority"
                },
                {
                    "name": "rsvd2",
                    "lsb": 10,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "m2pr",
                    "lsb": 8,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Master 2 Priority"
                },
                {
                    "name": "rsvd1",
                    "lsb": 6,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "m1pr",
                    "lsb": 4,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Master 1 Priority"
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "m0pr",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Master 0 Priority"
                }
            ],
            "id": "matrix.pras2",
            "name": "pras2",
            "offset": "0x90",
            "doc": "Priority Register A for Slave 2"
        },
        "matrix.pras3": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd5",
                    "lsb": 22,
                    "nbits": 10,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "m5pr",
                    "lsb": 20,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Master 5 Priority"
                },
                {
                    "name": "rsvd4",
                    "lsb": 18,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "m4pr",
                    "lsb": 16,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Master 4 Priority"
                },
                {
                    "name": "rsvd3",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "m3pr",
                    "lsb": 12,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Master 3 Priority"
                },
                {
                    "name": "rsvd2",
                    "lsb": 10,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "m2pr",
                    "lsb": 8,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Master 2 Priority"
                },
                {
                    "name": "rsvd1",
                    "lsb": 6,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "m1pr",
                    "lsb": 4,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Master 1 Priority"
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "m0pr",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Master 0 Priority"
                }
            ],
            "id": "matrix.pras3",
            "name": "pras3",
            "offset": "0x98",
            "doc": "Priority Register A for Slave 3"
        },
        "matrix.pras4": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd5",
                    "lsb": 22,
                    "nbits": 10,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "m5pr",
                    "lsb": 20,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Master 5 Priority"
                },
                {
                    "name": "rsvd4",
                    "lsb": 18,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "m4pr",
                    "lsb": 16,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Master 4 Priority"
                },
                {
                    "name": "rsvd3",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "m3pr",
                    "lsb": 12,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Master 3 Priority"
                },
                {
                    "name": "rsvd2",
                    "lsb": 10,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "m2pr",
                    "lsb": 8,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Master 2 Priority"
                },
                {
                    "name": "rsvd1",
                    "lsb": 6,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "m1pr",
                    "lsb": 4,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Master 1 Priority"
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "m0pr",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Master 0 Priority"
                }
            ],
            "id": "matrix.pras4",
            "name": "pras4",
            "offset": "0xa0",
            "doc": "Priority Register A for Slave 4"
        },
        "matrix.mrcr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 6,
                    "nbits": 26,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rcb5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Remap Command Bit for Master 5"
                },
                {
                    "name": "rcb4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Remap Command Bit for Master 4"
                },
                {
                    "name": "rcb3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Remap Command Bit for Master 3"
                },
                {
                    "name": "rcb2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Remap Command Bit for Master 2"
                },
                {
                    "name": "rcb1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Remap Command Bit for Master 1"
                },
                {
                    "name": "rcb0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Remap Command Bit for Master 0"
                }
            ],
            "id": "matrix.mrcr",
            "name": "mrcr",
            "offset": "0x100",
            "doc": "Master Remap Control Register"
        },
        "matrix.wpmr": {
            "type": "reg",
            "fields": [
                {
                    "name": "wpkey",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Write Protect KEY (Write-only)"
                },
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 7,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "wpen",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Write Protect ENable"
                }
            ],
            "id": "matrix.wpmr",
            "name": "wpmr",
            "offset": "0x1e4",
            "doc": "Write Protect Mode Register"
        },
        "matrix.wpsr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "wpvsrc",
                    "lsb": 8,
                    "nbits": 16,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Write Protect Violation Source"
                },
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 7,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "wpvs",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Write Protect Violation Status"
                }
            ],
            "id": "matrix.wpsr",
            "name": "wpsr",
            "offset": "0x1e8",
            "doc": "Write Protect Status Register"
        },
        "pmecc": {
            "type": "blk",
            "children": [
                "pmecc.cfg",
                "pmecc.sarea",
                "pmecc.saddr",
                "pmecc.eaddr",
                "pmecc.clk",
                "pmecc.ctrl",
                "pmecc.sr",
                "pmecc.ier",
                "pmecc.idr",
                "pmecc.imr",
                "pmecc.isr",
                "pmecc.ecc0_0",
                "pmecc.ecc1_0",
                "pmecc.ecc2_0",
                "pmecc.ecc3_0",
                "pmecc.ecc4_0",
                "pmecc.ecc5_0",
                "pmecc.ecc6_0",
                "pmecc.ecc7_0",
                "pmecc.ecc8_0",
                "pmecc.ecc9_0",
                "pmecc.ecc10_0",
                "pmecc.ecc0_1",
                "pmecc.ecc1_1",
                "pmecc.ecc2_1",
                "pmecc.ecc3_1",
                "pmecc.ecc4_1",
                "pmecc.ecc5_1",
                "pmecc.ecc6_1",
                "pmecc.ecc7_1",
                "pmecc.ecc8_1",
                "pmecc.ecc9_1",
                "pmecc.ecc10_1",
                "pmecc.ecc0_2",
                "pmecc.ecc1_2",
                "pmecc.ecc2_2",
                "pmecc.ecc3_2",
                "pmecc.ecc4_2",
                "pmecc.ecc5_2",
                "pmecc.ecc6_2",
                "pmecc.ecc7_2",
                "pmecc.ecc8_2",
                "pmecc.ecc9_2",
                "pmecc.ecc10_2",
                "pmecc.ecc0_3",
                "pmecc.ecc1_3",
                "pmecc.ecc2_3",
                "pmecc.ecc3_3",
                "pmecc.ecc4_3",
                "pmecc.ecc5_3",
                "pmecc.ecc6_3",
                "pmecc.ecc7_3",
                "pmecc.ecc8_3",
                "pmecc.ecc9_3",
                "pmecc.ecc10_3",
                "pmecc.ecc0_4",
                "pmecc.ecc1_4",
                "pmecc.ecc2_4",
                "pmecc.ecc3_4",
                "pmecc.ecc4_4",
                "pmecc.ecc5_4",
                "pmecc.ecc6_4",
                "pmecc.ecc7_4",
                "pmecc.ecc8_4",
                "pmecc.ecc9_4",
                "pmecc.ecc10_4",
                "pmecc.ecc0_5",
                "pmecc.ecc1_5",
                "pmecc.ecc2_5",
                "pmecc.ecc3_5",
                "pmecc.ecc4_5",
                "pmecc.ecc5_5",
                "pmecc.ecc6_5",
                "pmecc.ecc7_5",
                "pmecc.ecc8_5",
                "pmecc.ecc9_5",
                "pmecc.ecc10_5",
                "pmecc.ecc0_6",
                "pmecc.ecc1_6",
                "pmecc.ecc2_6",
                "pmecc.ecc3_6",
                "pmecc.ecc4_6",
                "pmecc.ecc5_6",
                "pmecc.ecc6_6",
                "pmecc.ecc7_6",
                "pmecc.ecc8_6",
                "pmecc.ecc9_6",
                "pmecc.ecc10_6",
                "pmecc.ecc0_7",
                "pmecc.ecc1_7",
                "pmecc.ecc2_7",
                "pmecc.ecc3_7",
                "pmecc.ecc4_7",
                "pmecc.ecc5_7",
                "pmecc.ecc6_7",
                "pmecc.ecc7_7",
                "pmecc.ecc8_7",
                "pmecc.ecc9_7",
                "pmecc.ecc10_7",
                "pmecc.rem0_0",
                "pmecc.rem1_0",
                "pmecc.rem2_0",
                "pmecc.rem3_0",
                "pmecc.rem4_0",
                "pmecc.rem5_0",
                "pmecc.rem6_0",
                "pmecc.rem7_0",
                "pmecc.rem8_0",
                "pmecc.rem9_0",
                "pmecc.rem10_0",
                "pmecc.rem11_0",
                "pmecc.rem0_1",
                "pmecc.rem1_1",
                "pmecc.rem2_1",
                "pmecc.rem3_1",
                "pmecc.rem4_1",
                "pmecc.rem5_1",
                "pmecc.rem6_1",
                "pmecc.rem7_1",
                "pmecc.rem8_1",
                "pmecc.rem9_1",
                "pmecc.rem10_1",
                "pmecc.rem11_1",
                "pmecc.rem0_2",
                "pmecc.rem1_2",
                "pmecc.rem2_2",
                "pmecc.rem3_2",
                "pmecc.rem4_2",
                "pmecc.rem5_2",
                "pmecc.rem6_2",
                "pmecc.rem7_2",
                "pmecc.rem8_2",
                "pmecc.rem9_2",
                "pmecc.rem10_2",
                "pmecc.rem11_2",
                "pmecc.rem0_3",
                "pmecc.rem1_3",
                "pmecc.rem2_3",
                "pmecc.rem3_3",
                "pmecc.rem4_3",
                "pmecc.rem5_3",
                "pmecc.rem6_3",
                "pmecc.rem7_3",
                "pmecc.rem8_3",
                "pmecc.rem9_3",
                "pmecc.rem10_3",
                "pmecc.rem11_3",
                "pmecc.rem0_4",
                "pmecc.rem1_4",
                "pmecc.rem2_4",
                "pmecc.rem3_4",
                "pmecc.rem4_4",
                "pmecc.rem5_4",
                "pmecc.rem6_4",
                "pmecc.rem7_4",
                "pmecc.rem8_4",
                "pmecc.rem9_4",
                "pmecc.rem10_4",
                "pmecc.rem11_4",
                "pmecc.rem0_5",
                "pmecc.rem1_5",
                "pmecc.rem2_5",
                "pmecc.rem3_5",
                "pmecc.rem4_5",
                "pmecc.rem5_5",
                "pmecc.rem6_5",
                "pmecc.rem7_5",
                "pmecc.rem8_5",
                "pmecc.rem9_5",
                "pmecc.rem10_5",
                "pmecc.rem11_5",
                "pmecc.rem0_6",
                "pmecc.rem1_6",
                "pmecc.rem2_6",
                "pmecc.rem3_6",
                "pmecc.rem4_6",
                "pmecc.rem5_6",
                "pmecc.rem6_6",
                "pmecc.rem7_6",
                "pmecc.rem8_6",
                "pmecc.rem9_6",
                "pmecc.rem10_6",
                "pmecc.rem11_6",
                "pmecc.rem0_7",
                "pmecc.rem1_7",
                "pmecc.rem2_7",
                "pmecc.rem3_7",
                "pmecc.rem4_7",
                "pmecc.rem5_7",
                "pmecc.rem6_7",
                "pmecc.rem7_7",
                "pmecc.rem8_7",
                "pmecc.rem9_7",
                "pmecc.rem10_7",
                "pmecc.rem11_7"
            ],
            "id": "pmecc",
            "name": "pmecc",
            "offset": "0xffffe000",
            "doc": "Programmable Multibit Error Corrected Code Controller"
        },
        "pmecc.cfg": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd5",
                    "lsb": 21,
                    "nbits": 11,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "auto",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Automatic Mode Enable"
                },
                {
                    "name": "rsvd4",
                    "lsb": 17,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "spareen",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Spare Enable"
                },
                {
                    "name": "rsvd3",
                    "lsb": 13,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "nandwr",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "NAND Write Access"
                },
                {
                    "name": "rsvd2",
                    "lsb": 10,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "pagesize",
                    "lsb": 8,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Number of Sectors in the Page"
                },
                {
                    "name": "rsvd1",
                    "lsb": 5,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sectorsz",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Sector Size"
                },
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "bch_err",
                    "lsb": 0,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Error Correct Capability"
                }
            ],
            "id": "pmecc.cfg",
            "name": "cfg",
            "offset": "0x0",
            "doc": "PMECC Configuration Register"
        },
        "pmecc.sarea": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 9,
                    "nbits": 23,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sparesize",
                    "lsb": 0,
                    "nbits": 9,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Spare Area Size"
                }
            ],
            "id": "pmecc.sarea",
            "name": "sarea",
            "offset": "0x4",
            "doc": "PMECC Spare Area Size Register"
        },
        "pmecc.saddr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 9,
                    "nbits": 23,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "startaddr",
                    "lsb": 0,
                    "nbits": 9,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "ECC Area Start Address (byte oriented address)"
                }
            ],
            "id": "pmecc.saddr",
            "name": "saddr",
            "offset": "0x8",
            "doc": "PMECC Start Address Register"
        },
        "pmecc.eaddr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 9,
                    "nbits": 23,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "endaddr",
                    "lsb": 0,
                    "nbits": 9,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "ECC Area End Address (byte oriented address)"
                }
            ],
            "id": "pmecc.eaddr",
            "name": "eaddr",
            "offset": "0xc",
            "doc": "PMECC End Address Register"
        },
        "pmecc.clk": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 29,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "clkctrl",
                    "lsb": 0,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Clock Control Register"
                }
            ],
            "id": "pmecc.clk",
            "name": "clk",
            "offset": "0x10",
            "doc": "PMECC Clock Control Register"
        },
        "pmecc.ctrl": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 6,
                    "nbits": 26,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "disable",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PMECC Module Disable"
                },
                {
                    "name": "enable",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PMECC Module Enable"
                },
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "user",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Start a User Mode Phase"
                },
                {
                    "name": "data",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Start a Data Phase"
                },
                {
                    "name": "rst",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Reset the PMECC Module"
                }
            ],
            "id": "pmecc.ctrl",
            "name": "ctrl",
            "offset": "0x14",
            "doc": "PMECC Control Register"
        },
        "pmecc.sr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 5,
                    "nbits": 27,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "enable",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "PMECC Module Status"
                },
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "busy",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "The Kernel of the PMECC is Busy"
                }
            ],
            "id": "pmecc.sr",
            "name": "sr",
            "offset": "0x18",
            "doc": "PMECC Status Register"
        },
        "pmecc.ier": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 31,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "errie",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Error Interrupt Enable"
                }
            ],
            "id": "pmecc.ier",
            "name": "ier",
            "offset": "0x1c",
            "doc": "PMECC Interrupt Enable register"
        },
        "pmecc.idr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 31,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "errid",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Error Interrupt Disable"
                }
            ],
            "id": "pmecc.idr",
            "name": "idr",
            "offset": "0x20",
            "doc": "PMECC Interrupt Disable Register"
        },
        "pmecc.imr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 31,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "errim",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Error Interrupt Enable"
                }
            ],
            "id": "pmecc.imr",
            "name": "imr",
            "offset": "0x24",
            "doc": "PMECC Interrupt Mask Register"
        },
        "pmecc.isr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "erris",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Error Interrupt Status Register"
                }
            ],
            "id": "pmecc.isr",
            "name": "isr",
            "offset": "0x28",
            "doc": "PMECC Interrupt Status Register"
        },
        "pmecc.ecc0_0": {
            "type": "reg",
            "fields": [
                {
                    "name": "ecc",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Redundancy"
                }
            ],
            "id": "pmecc.ecc0_0",
            "name": "ecc0_0",
            "offset": "0x40",
            "doc": "PMECC ECC 0 Register (sec_num = 0)"
        },
        "pmecc.ecc1_0": {
            "type": "reg",
            "fields": [
                {
                    "name": "ecc",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Redundancy"
                }
            ],
            "id": "pmecc.ecc1_0",
            "name": "ecc1_0",
            "offset": "0x44",
            "doc": "PMECC ECC 1 Register (sec_num = 0)"
        },
        "pmecc.ecc2_0": {
            "type": "reg",
            "fields": [
                {
                    "name": "ecc",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Redundancy"
                }
            ],
            "id": "pmecc.ecc2_0",
            "name": "ecc2_0",
            "offset": "0x48",
            "doc": "PMECC ECC 2 Register (sec_num = 0)"
        },
        "pmecc.ecc3_0": {
            "type": "reg",
            "fields": [
                {
                    "name": "ecc",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Redundancy"
                }
            ],
            "id": "pmecc.ecc3_0",
            "name": "ecc3_0",
            "offset": "0x4c",
            "doc": "PMECC ECC 3 Register (sec_num = 0)"
        },
        "pmecc.ecc4_0": {
            "type": "reg",
            "fields": [
                {
                    "name": "ecc",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Redundancy"
                }
            ],
            "id": "pmecc.ecc4_0",
            "name": "ecc4_0",
            "offset": "0x50",
            "doc": "PMECC ECC 4 Register (sec_num = 0)"
        },
        "pmecc.ecc5_0": {
            "type": "reg",
            "fields": [
                {
                    "name": "ecc",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Redundancy"
                }
            ],
            "id": "pmecc.ecc5_0",
            "name": "ecc5_0",
            "offset": "0x54",
            "doc": "PMECC ECC 5 Register (sec_num = 0)"
        },
        "pmecc.ecc6_0": {
            "type": "reg",
            "fields": [
                {
                    "name": "ecc",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Redundancy"
                }
            ],
            "id": "pmecc.ecc6_0",
            "name": "ecc6_0",
            "offset": "0x58",
            "doc": "PMECC ECC 6 Register (sec_num = 0)"
        },
        "pmecc.ecc7_0": {
            "type": "reg",
            "fields": [
                {
                    "name": "ecc",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Redundancy"
                }
            ],
            "id": "pmecc.ecc7_0",
            "name": "ecc7_0",
            "offset": "0x5c",
            "doc": "PMECC ECC 7 Register (sec_num = 0)"
        },
        "pmecc.ecc8_0": {
            "type": "reg",
            "fields": [
                {
                    "name": "ecc",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Redundancy"
                }
            ],
            "id": "pmecc.ecc8_0",
            "name": "ecc8_0",
            "offset": "0x60",
            "doc": "PMECC ECC 8 Register (sec_num = 0)"
        },
        "pmecc.ecc9_0": {
            "type": "reg",
            "fields": [
                {
                    "name": "ecc",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Redundancy"
                }
            ],
            "id": "pmecc.ecc9_0",
            "name": "ecc9_0",
            "offset": "0x64",
            "doc": "PMECC ECC 9 Register (sec_num = 0)"
        },
        "pmecc.ecc10_0": {
            "type": "reg",
            "fields": [
                {
                    "name": "ecc",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Redundancy"
                }
            ],
            "id": "pmecc.ecc10_0",
            "name": "ecc10_0",
            "offset": "0x68",
            "doc": "PMECC ECC 10 Register (sec_num = 0)"
        },
        "pmecc.ecc0_1": {
            "type": "reg",
            "fields": [
                {
                    "name": "ecc",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Redundancy"
                }
            ],
            "id": "pmecc.ecc0_1",
            "name": "ecc0_1",
            "offset": "0x80",
            "doc": "PMECC ECC 0 Register (sec_num = 1)"
        },
        "pmecc.ecc1_1": {
            "type": "reg",
            "fields": [
                {
                    "name": "ecc",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Redundancy"
                }
            ],
            "id": "pmecc.ecc1_1",
            "name": "ecc1_1",
            "offset": "0x84",
            "doc": "PMECC ECC 1 Register (sec_num = 1)"
        },
        "pmecc.ecc2_1": {
            "type": "reg",
            "fields": [
                {
                    "name": "ecc",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Redundancy"
                }
            ],
            "id": "pmecc.ecc2_1",
            "name": "ecc2_1",
            "offset": "0x88",
            "doc": "PMECC ECC 2 Register (sec_num = 1)"
        },
        "pmecc.ecc3_1": {
            "type": "reg",
            "fields": [
                {
                    "name": "ecc",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Redundancy"
                }
            ],
            "id": "pmecc.ecc3_1",
            "name": "ecc3_1",
            "offset": "0x8c",
            "doc": "PMECC ECC 3 Register (sec_num = 1)"
        },
        "pmecc.ecc4_1": {
            "type": "reg",
            "fields": [
                {
                    "name": "ecc",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Redundancy"
                }
            ],
            "id": "pmecc.ecc4_1",
            "name": "ecc4_1",
            "offset": "0x90",
            "doc": "PMECC ECC 4 Register (sec_num = 1)"
        },
        "pmecc.ecc5_1": {
            "type": "reg",
            "fields": [
                {
                    "name": "ecc",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Redundancy"
                }
            ],
            "id": "pmecc.ecc5_1",
            "name": "ecc5_1",
            "offset": "0x94",
            "doc": "PMECC ECC 5 Register (sec_num = 1)"
        },
        "pmecc.ecc6_1": {
            "type": "reg",
            "fields": [
                {
                    "name": "ecc",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Redundancy"
                }
            ],
            "id": "pmecc.ecc6_1",
            "name": "ecc6_1",
            "offset": "0x98",
            "doc": "PMECC ECC 6 Register (sec_num = 1)"
        },
        "pmecc.ecc7_1": {
            "type": "reg",
            "fields": [
                {
                    "name": "ecc",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Redundancy"
                }
            ],
            "id": "pmecc.ecc7_1",
            "name": "ecc7_1",
            "offset": "0x9c",
            "doc": "PMECC ECC 7 Register (sec_num = 1)"
        },
        "pmecc.ecc8_1": {
            "type": "reg",
            "fields": [
                {
                    "name": "ecc",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Redundancy"
                }
            ],
            "id": "pmecc.ecc8_1",
            "name": "ecc8_1",
            "offset": "0xa0",
            "doc": "PMECC ECC 8 Register (sec_num = 1)"
        },
        "pmecc.ecc9_1": {
            "type": "reg",
            "fields": [
                {
                    "name": "ecc",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Redundancy"
                }
            ],
            "id": "pmecc.ecc9_1",
            "name": "ecc9_1",
            "offset": "0xa4",
            "doc": "PMECC ECC 9 Register (sec_num = 1)"
        },
        "pmecc.ecc10_1": {
            "type": "reg",
            "fields": [
                {
                    "name": "ecc",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Redundancy"
                }
            ],
            "id": "pmecc.ecc10_1",
            "name": "ecc10_1",
            "offset": "0xa8",
            "doc": "PMECC ECC 10 Register (sec_num = 1)"
        },
        "pmecc.ecc0_2": {
            "type": "reg",
            "fields": [
                {
                    "name": "ecc",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Redundancy"
                }
            ],
            "id": "pmecc.ecc0_2",
            "name": "ecc0_2",
            "offset": "0xc0",
            "doc": "PMECC ECC 0 Register (sec_num = 2)"
        },
        "pmecc.ecc1_2": {
            "type": "reg",
            "fields": [
                {
                    "name": "ecc",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Redundancy"
                }
            ],
            "id": "pmecc.ecc1_2",
            "name": "ecc1_2",
            "offset": "0xc4",
            "doc": "PMECC ECC 1 Register (sec_num = 2)"
        },
        "pmecc.ecc2_2": {
            "type": "reg",
            "fields": [
                {
                    "name": "ecc",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Redundancy"
                }
            ],
            "id": "pmecc.ecc2_2",
            "name": "ecc2_2",
            "offset": "0xc8",
            "doc": "PMECC ECC 2 Register (sec_num = 2)"
        },
        "pmecc.ecc3_2": {
            "type": "reg",
            "fields": [
                {
                    "name": "ecc",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Redundancy"
                }
            ],
            "id": "pmecc.ecc3_2",
            "name": "ecc3_2",
            "offset": "0xcc",
            "doc": "PMECC ECC 3 Register (sec_num = 2)"
        },
        "pmecc.ecc4_2": {
            "type": "reg",
            "fields": [
                {
                    "name": "ecc",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Redundancy"
                }
            ],
            "id": "pmecc.ecc4_2",
            "name": "ecc4_2",
            "offset": "0xd0",
            "doc": "PMECC ECC 4 Register (sec_num = 2)"
        },
        "pmecc.ecc5_2": {
            "type": "reg",
            "fields": [
                {
                    "name": "ecc",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Redundancy"
                }
            ],
            "id": "pmecc.ecc5_2",
            "name": "ecc5_2",
            "offset": "0xd4",
            "doc": "PMECC ECC 5 Register (sec_num = 2)"
        },
        "pmecc.ecc6_2": {
            "type": "reg",
            "fields": [
                {
                    "name": "ecc",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Redundancy"
                }
            ],
            "id": "pmecc.ecc6_2",
            "name": "ecc6_2",
            "offset": "0xd8",
            "doc": "PMECC ECC 6 Register (sec_num = 2)"
        },
        "pmecc.ecc7_2": {
            "type": "reg",
            "fields": [
                {
                    "name": "ecc",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Redundancy"
                }
            ],
            "id": "pmecc.ecc7_2",
            "name": "ecc7_2",
            "offset": "0xdc",
            "doc": "PMECC ECC 7 Register (sec_num = 2)"
        },
        "pmecc.ecc8_2": {
            "type": "reg",
            "fields": [
                {
                    "name": "ecc",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Redundancy"
                }
            ],
            "id": "pmecc.ecc8_2",
            "name": "ecc8_2",
            "offset": "0xe0",
            "doc": "PMECC ECC 8 Register (sec_num = 2)"
        },
        "pmecc.ecc9_2": {
            "type": "reg",
            "fields": [
                {
                    "name": "ecc",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Redundancy"
                }
            ],
            "id": "pmecc.ecc9_2",
            "name": "ecc9_2",
            "offset": "0xe4",
            "doc": "PMECC ECC 9 Register (sec_num = 2)"
        },
        "pmecc.ecc10_2": {
            "type": "reg",
            "fields": [
                {
                    "name": "ecc",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Redundancy"
                }
            ],
            "id": "pmecc.ecc10_2",
            "name": "ecc10_2",
            "offset": "0xe8",
            "doc": "PMECC ECC 10 Register (sec_num = 2)"
        },
        "pmecc.ecc0_3": {
            "type": "reg",
            "fields": [
                {
                    "name": "ecc",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Redundancy"
                }
            ],
            "id": "pmecc.ecc0_3",
            "name": "ecc0_3",
            "offset": "0x100",
            "doc": "PMECC ECC 0 Register (sec_num = 3)"
        },
        "pmecc.ecc1_3": {
            "type": "reg",
            "fields": [
                {
                    "name": "ecc",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Redundancy"
                }
            ],
            "id": "pmecc.ecc1_3",
            "name": "ecc1_3",
            "offset": "0x104",
            "doc": "PMECC ECC 1 Register (sec_num = 3)"
        },
        "pmecc.ecc2_3": {
            "type": "reg",
            "fields": [
                {
                    "name": "ecc",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Redundancy"
                }
            ],
            "id": "pmecc.ecc2_3",
            "name": "ecc2_3",
            "offset": "0x108",
            "doc": "PMECC ECC 2 Register (sec_num = 3)"
        },
        "pmecc.ecc3_3": {
            "type": "reg",
            "fields": [
                {
                    "name": "ecc",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Redundancy"
                }
            ],
            "id": "pmecc.ecc3_3",
            "name": "ecc3_3",
            "offset": "0x10c",
            "doc": "PMECC ECC 3 Register (sec_num = 3)"
        },
        "pmecc.ecc4_3": {
            "type": "reg",
            "fields": [
                {
                    "name": "ecc",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Redundancy"
                }
            ],
            "id": "pmecc.ecc4_3",
            "name": "ecc4_3",
            "offset": "0x110",
            "doc": "PMECC ECC 4 Register (sec_num = 3)"
        },
        "pmecc.ecc5_3": {
            "type": "reg",
            "fields": [
                {
                    "name": "ecc",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Redundancy"
                }
            ],
            "id": "pmecc.ecc5_3",
            "name": "ecc5_3",
            "offset": "0x114",
            "doc": "PMECC ECC 5 Register (sec_num = 3)"
        },
        "pmecc.ecc6_3": {
            "type": "reg",
            "fields": [
                {
                    "name": "ecc",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Redundancy"
                }
            ],
            "id": "pmecc.ecc6_3",
            "name": "ecc6_3",
            "offset": "0x118",
            "doc": "PMECC ECC 6 Register (sec_num = 3)"
        },
        "pmecc.ecc7_3": {
            "type": "reg",
            "fields": [
                {
                    "name": "ecc",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Redundancy"
                }
            ],
            "id": "pmecc.ecc7_3",
            "name": "ecc7_3",
            "offset": "0x11c",
            "doc": "PMECC ECC 7 Register (sec_num = 3)"
        },
        "pmecc.ecc8_3": {
            "type": "reg",
            "fields": [
                {
                    "name": "ecc",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Redundancy"
                }
            ],
            "id": "pmecc.ecc8_3",
            "name": "ecc8_3",
            "offset": "0x120",
            "doc": "PMECC ECC 8 Register (sec_num = 3)"
        },
        "pmecc.ecc9_3": {
            "type": "reg",
            "fields": [
                {
                    "name": "ecc",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Redundancy"
                }
            ],
            "id": "pmecc.ecc9_3",
            "name": "ecc9_3",
            "offset": "0x124",
            "doc": "PMECC ECC 9 Register (sec_num = 3)"
        },
        "pmecc.ecc10_3": {
            "type": "reg",
            "fields": [
                {
                    "name": "ecc",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Redundancy"
                }
            ],
            "id": "pmecc.ecc10_3",
            "name": "ecc10_3",
            "offset": "0x128",
            "doc": "PMECC ECC 10 Register (sec_num = 3)"
        },
        "pmecc.ecc0_4": {
            "type": "reg",
            "fields": [
                {
                    "name": "ecc",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Redundancy"
                }
            ],
            "id": "pmecc.ecc0_4",
            "name": "ecc0_4",
            "offset": "0x140",
            "doc": "PMECC ECC 0 Register (sec_num = 4)"
        },
        "pmecc.ecc1_4": {
            "type": "reg",
            "fields": [
                {
                    "name": "ecc",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Redundancy"
                }
            ],
            "id": "pmecc.ecc1_4",
            "name": "ecc1_4",
            "offset": "0x144",
            "doc": "PMECC ECC 1 Register (sec_num = 4)"
        },
        "pmecc.ecc2_4": {
            "type": "reg",
            "fields": [
                {
                    "name": "ecc",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Redundancy"
                }
            ],
            "id": "pmecc.ecc2_4",
            "name": "ecc2_4",
            "offset": "0x148",
            "doc": "PMECC ECC 2 Register (sec_num = 4)"
        },
        "pmecc.ecc3_4": {
            "type": "reg",
            "fields": [
                {
                    "name": "ecc",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Redundancy"
                }
            ],
            "id": "pmecc.ecc3_4",
            "name": "ecc3_4",
            "offset": "0x14c",
            "doc": "PMECC ECC 3 Register (sec_num = 4)"
        },
        "pmecc.ecc4_4": {
            "type": "reg",
            "fields": [
                {
                    "name": "ecc",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Redundancy"
                }
            ],
            "id": "pmecc.ecc4_4",
            "name": "ecc4_4",
            "offset": "0x150",
            "doc": "PMECC ECC 4 Register (sec_num = 4)"
        },
        "pmecc.ecc5_4": {
            "type": "reg",
            "fields": [
                {
                    "name": "ecc",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Redundancy"
                }
            ],
            "id": "pmecc.ecc5_4",
            "name": "ecc5_4",
            "offset": "0x154",
            "doc": "PMECC ECC 5 Register (sec_num = 4)"
        },
        "pmecc.ecc6_4": {
            "type": "reg",
            "fields": [
                {
                    "name": "ecc",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Redundancy"
                }
            ],
            "id": "pmecc.ecc6_4",
            "name": "ecc6_4",
            "offset": "0x158",
            "doc": "PMECC ECC 6 Register (sec_num = 4)"
        },
        "pmecc.ecc7_4": {
            "type": "reg",
            "fields": [
                {
                    "name": "ecc",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Redundancy"
                }
            ],
            "id": "pmecc.ecc7_4",
            "name": "ecc7_4",
            "offset": "0x15c",
            "doc": "PMECC ECC 7 Register (sec_num = 4)"
        },
        "pmecc.ecc8_4": {
            "type": "reg",
            "fields": [
                {
                    "name": "ecc",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Redundancy"
                }
            ],
            "id": "pmecc.ecc8_4",
            "name": "ecc8_4",
            "offset": "0x160",
            "doc": "PMECC ECC 8 Register (sec_num = 4)"
        },
        "pmecc.ecc9_4": {
            "type": "reg",
            "fields": [
                {
                    "name": "ecc",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Redundancy"
                }
            ],
            "id": "pmecc.ecc9_4",
            "name": "ecc9_4",
            "offset": "0x164",
            "doc": "PMECC ECC 9 Register (sec_num = 4)"
        },
        "pmecc.ecc10_4": {
            "type": "reg",
            "fields": [
                {
                    "name": "ecc",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Redundancy"
                }
            ],
            "id": "pmecc.ecc10_4",
            "name": "ecc10_4",
            "offset": "0x168",
            "doc": "PMECC ECC 10 Register (sec_num = 4)"
        },
        "pmecc.ecc0_5": {
            "type": "reg",
            "fields": [
                {
                    "name": "ecc",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Redundancy"
                }
            ],
            "id": "pmecc.ecc0_5",
            "name": "ecc0_5",
            "offset": "0x180",
            "doc": "PMECC ECC 0 Register (sec_num = 5)"
        },
        "pmecc.ecc1_5": {
            "type": "reg",
            "fields": [
                {
                    "name": "ecc",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Redundancy"
                }
            ],
            "id": "pmecc.ecc1_5",
            "name": "ecc1_5",
            "offset": "0x184",
            "doc": "PMECC ECC 1 Register (sec_num = 5)"
        },
        "pmecc.ecc2_5": {
            "type": "reg",
            "fields": [
                {
                    "name": "ecc",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Redundancy"
                }
            ],
            "id": "pmecc.ecc2_5",
            "name": "ecc2_5",
            "offset": "0x188",
            "doc": "PMECC ECC 2 Register (sec_num = 5)"
        },
        "pmecc.ecc3_5": {
            "type": "reg",
            "fields": [
                {
                    "name": "ecc",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Redundancy"
                }
            ],
            "id": "pmecc.ecc3_5",
            "name": "ecc3_5",
            "offset": "0x18c",
            "doc": "PMECC ECC 3 Register (sec_num = 5)"
        },
        "pmecc.ecc4_5": {
            "type": "reg",
            "fields": [
                {
                    "name": "ecc",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Redundancy"
                }
            ],
            "id": "pmecc.ecc4_5",
            "name": "ecc4_5",
            "offset": "0x190",
            "doc": "PMECC ECC 4 Register (sec_num = 5)"
        },
        "pmecc.ecc5_5": {
            "type": "reg",
            "fields": [
                {
                    "name": "ecc",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Redundancy"
                }
            ],
            "id": "pmecc.ecc5_5",
            "name": "ecc5_5",
            "offset": "0x194",
            "doc": "PMECC ECC 5 Register (sec_num = 5)"
        },
        "pmecc.ecc6_5": {
            "type": "reg",
            "fields": [
                {
                    "name": "ecc",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Redundancy"
                }
            ],
            "id": "pmecc.ecc6_5",
            "name": "ecc6_5",
            "offset": "0x198",
            "doc": "PMECC ECC 6 Register (sec_num = 5)"
        },
        "pmecc.ecc7_5": {
            "type": "reg",
            "fields": [
                {
                    "name": "ecc",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Redundancy"
                }
            ],
            "id": "pmecc.ecc7_5",
            "name": "ecc7_5",
            "offset": "0x19c",
            "doc": "PMECC ECC 7 Register (sec_num = 5)"
        },
        "pmecc.ecc8_5": {
            "type": "reg",
            "fields": [
                {
                    "name": "ecc",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Redundancy"
                }
            ],
            "id": "pmecc.ecc8_5",
            "name": "ecc8_5",
            "offset": "0x1a0",
            "doc": "PMECC ECC 8 Register (sec_num = 5)"
        },
        "pmecc.ecc9_5": {
            "type": "reg",
            "fields": [
                {
                    "name": "ecc",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Redundancy"
                }
            ],
            "id": "pmecc.ecc9_5",
            "name": "ecc9_5",
            "offset": "0x1a4",
            "doc": "PMECC ECC 9 Register (sec_num = 5)"
        },
        "pmecc.ecc10_5": {
            "type": "reg",
            "fields": [
                {
                    "name": "ecc",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Redundancy"
                }
            ],
            "id": "pmecc.ecc10_5",
            "name": "ecc10_5",
            "offset": "0x1a8",
            "doc": "PMECC ECC 10 Register (sec_num = 5)"
        },
        "pmecc.ecc0_6": {
            "type": "reg",
            "fields": [
                {
                    "name": "ecc",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Redundancy"
                }
            ],
            "id": "pmecc.ecc0_6",
            "name": "ecc0_6",
            "offset": "0x1c0",
            "doc": "PMECC ECC 0 Register (sec_num = 6)"
        },
        "pmecc.ecc1_6": {
            "type": "reg",
            "fields": [
                {
                    "name": "ecc",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Redundancy"
                }
            ],
            "id": "pmecc.ecc1_6",
            "name": "ecc1_6",
            "offset": "0x1c4",
            "doc": "PMECC ECC 1 Register (sec_num = 6)"
        },
        "pmecc.ecc2_6": {
            "type": "reg",
            "fields": [
                {
                    "name": "ecc",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Redundancy"
                }
            ],
            "id": "pmecc.ecc2_6",
            "name": "ecc2_6",
            "offset": "0x1c8",
            "doc": "PMECC ECC 2 Register (sec_num = 6)"
        },
        "pmecc.ecc3_6": {
            "type": "reg",
            "fields": [
                {
                    "name": "ecc",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Redundancy"
                }
            ],
            "id": "pmecc.ecc3_6",
            "name": "ecc3_6",
            "offset": "0x1cc",
            "doc": "PMECC ECC 3 Register (sec_num = 6)"
        },
        "pmecc.ecc4_6": {
            "type": "reg",
            "fields": [
                {
                    "name": "ecc",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Redundancy"
                }
            ],
            "id": "pmecc.ecc4_6",
            "name": "ecc4_6",
            "offset": "0x1d0",
            "doc": "PMECC ECC 4 Register (sec_num = 6)"
        },
        "pmecc.ecc5_6": {
            "type": "reg",
            "fields": [
                {
                    "name": "ecc",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Redundancy"
                }
            ],
            "id": "pmecc.ecc5_6",
            "name": "ecc5_6",
            "offset": "0x1d4",
            "doc": "PMECC ECC 5 Register (sec_num = 6)"
        },
        "pmecc.ecc6_6": {
            "type": "reg",
            "fields": [
                {
                    "name": "ecc",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Redundancy"
                }
            ],
            "id": "pmecc.ecc6_6",
            "name": "ecc6_6",
            "offset": "0x1d8",
            "doc": "PMECC ECC 6 Register (sec_num = 6)"
        },
        "pmecc.ecc7_6": {
            "type": "reg",
            "fields": [
                {
                    "name": "ecc",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Redundancy"
                }
            ],
            "id": "pmecc.ecc7_6",
            "name": "ecc7_6",
            "offset": "0x1dc",
            "doc": "PMECC ECC 7 Register (sec_num = 6)"
        },
        "pmecc.ecc8_6": {
            "type": "reg",
            "fields": [
                {
                    "name": "ecc",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Redundancy"
                }
            ],
            "id": "pmecc.ecc8_6",
            "name": "ecc8_6",
            "offset": "0x1e0",
            "doc": "PMECC ECC 8 Register (sec_num = 6)"
        },
        "pmecc.ecc9_6": {
            "type": "reg",
            "fields": [
                {
                    "name": "ecc",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Redundancy"
                }
            ],
            "id": "pmecc.ecc9_6",
            "name": "ecc9_6",
            "offset": "0x1e4",
            "doc": "PMECC ECC 9 Register (sec_num = 6)"
        },
        "pmecc.ecc10_6": {
            "type": "reg",
            "fields": [
                {
                    "name": "ecc",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Redundancy"
                }
            ],
            "id": "pmecc.ecc10_6",
            "name": "ecc10_6",
            "offset": "0x1e8",
            "doc": "PMECC ECC 10 Register (sec_num = 6)"
        },
        "pmecc.ecc0_7": {
            "type": "reg",
            "fields": [
                {
                    "name": "ecc",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Redundancy"
                }
            ],
            "id": "pmecc.ecc0_7",
            "name": "ecc0_7",
            "offset": "0x200",
            "doc": "PMECC ECC 0 Register (sec_num = 7)"
        },
        "pmecc.ecc1_7": {
            "type": "reg",
            "fields": [
                {
                    "name": "ecc",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Redundancy"
                }
            ],
            "id": "pmecc.ecc1_7",
            "name": "ecc1_7",
            "offset": "0x204",
            "doc": "PMECC ECC 1 Register (sec_num = 7)"
        },
        "pmecc.ecc2_7": {
            "type": "reg",
            "fields": [
                {
                    "name": "ecc",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Redundancy"
                }
            ],
            "id": "pmecc.ecc2_7",
            "name": "ecc2_7",
            "offset": "0x208",
            "doc": "PMECC ECC 2 Register (sec_num = 7)"
        },
        "pmecc.ecc3_7": {
            "type": "reg",
            "fields": [
                {
                    "name": "ecc",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Redundancy"
                }
            ],
            "id": "pmecc.ecc3_7",
            "name": "ecc3_7",
            "offset": "0x20c",
            "doc": "PMECC ECC 3 Register (sec_num = 7)"
        },
        "pmecc.ecc4_7": {
            "type": "reg",
            "fields": [
                {
                    "name": "ecc",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Redundancy"
                }
            ],
            "id": "pmecc.ecc4_7",
            "name": "ecc4_7",
            "offset": "0x210",
            "doc": "PMECC ECC 4 Register (sec_num = 7)"
        },
        "pmecc.ecc5_7": {
            "type": "reg",
            "fields": [
                {
                    "name": "ecc",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Redundancy"
                }
            ],
            "id": "pmecc.ecc5_7",
            "name": "ecc5_7",
            "offset": "0x214",
            "doc": "PMECC ECC 5 Register (sec_num = 7)"
        },
        "pmecc.ecc6_7": {
            "type": "reg",
            "fields": [
                {
                    "name": "ecc",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Redundancy"
                }
            ],
            "id": "pmecc.ecc6_7",
            "name": "ecc6_7",
            "offset": "0x218",
            "doc": "PMECC ECC 6 Register (sec_num = 7)"
        },
        "pmecc.ecc7_7": {
            "type": "reg",
            "fields": [
                {
                    "name": "ecc",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Redundancy"
                }
            ],
            "id": "pmecc.ecc7_7",
            "name": "ecc7_7",
            "offset": "0x21c",
            "doc": "PMECC ECC 7 Register (sec_num = 7)"
        },
        "pmecc.ecc8_7": {
            "type": "reg",
            "fields": [
                {
                    "name": "ecc",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Redundancy"
                }
            ],
            "id": "pmecc.ecc8_7",
            "name": "ecc8_7",
            "offset": "0x220",
            "doc": "PMECC ECC 8 Register (sec_num = 7)"
        },
        "pmecc.ecc9_7": {
            "type": "reg",
            "fields": [
                {
                    "name": "ecc",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Redundancy"
                }
            ],
            "id": "pmecc.ecc9_7",
            "name": "ecc9_7",
            "offset": "0x224",
            "doc": "PMECC ECC 9 Register (sec_num = 7)"
        },
        "pmecc.ecc10_7": {
            "type": "reg",
            "fields": [
                {
                    "name": "ecc",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Redundancy"
                }
            ],
            "id": "pmecc.ecc10_7",
            "name": "ecc10_7",
            "offset": "0x228",
            "doc": "PMECC ECC 10 Register (sec_num = 7)"
        },
        "pmecc.rem0_0": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np3",
                    "lsb": 16,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 3"
                },
                {
                    "name": "rsvd0",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np1",
                    "lsb": 0,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 1"
                }
            ],
            "id": "pmecc.rem0_0",
            "name": "rem0_0",
            "offset": "0x240",
            "doc": "PMECC REM 0 Register (sec_num = 0)"
        },
        "pmecc.rem1_0": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np3",
                    "lsb": 16,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 3"
                },
                {
                    "name": "rsvd0",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np1",
                    "lsb": 0,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 1"
                }
            ],
            "id": "pmecc.rem1_0",
            "name": "rem1_0",
            "offset": "0x244",
            "doc": "PMECC REM 1 Register (sec_num = 0)"
        },
        "pmecc.rem2_0": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np3",
                    "lsb": 16,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 3"
                },
                {
                    "name": "rsvd0",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np1",
                    "lsb": 0,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 1"
                }
            ],
            "id": "pmecc.rem2_0",
            "name": "rem2_0",
            "offset": "0x248",
            "doc": "PMECC REM 2 Register (sec_num = 0)"
        },
        "pmecc.rem3_0": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np3",
                    "lsb": 16,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 3"
                },
                {
                    "name": "rsvd0",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np1",
                    "lsb": 0,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 1"
                }
            ],
            "id": "pmecc.rem3_0",
            "name": "rem3_0",
            "offset": "0x24c",
            "doc": "PMECC REM 3 Register (sec_num = 0)"
        },
        "pmecc.rem4_0": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np3",
                    "lsb": 16,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 3"
                },
                {
                    "name": "rsvd0",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np1",
                    "lsb": 0,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 1"
                }
            ],
            "id": "pmecc.rem4_0",
            "name": "rem4_0",
            "offset": "0x250",
            "doc": "PMECC REM 4 Register (sec_num = 0)"
        },
        "pmecc.rem5_0": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np3",
                    "lsb": 16,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 3"
                },
                {
                    "name": "rsvd0",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np1",
                    "lsb": 0,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 1"
                }
            ],
            "id": "pmecc.rem5_0",
            "name": "rem5_0",
            "offset": "0x254",
            "doc": "PMECC REM 5 Register (sec_num = 0)"
        },
        "pmecc.rem6_0": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np3",
                    "lsb": 16,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 3"
                },
                {
                    "name": "rsvd0",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np1",
                    "lsb": 0,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 1"
                }
            ],
            "id": "pmecc.rem6_0",
            "name": "rem6_0",
            "offset": "0x258",
            "doc": "PMECC REM 6 Register (sec_num = 0)"
        },
        "pmecc.rem7_0": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np3",
                    "lsb": 16,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 3"
                },
                {
                    "name": "rsvd0",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np1",
                    "lsb": 0,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 1"
                }
            ],
            "id": "pmecc.rem7_0",
            "name": "rem7_0",
            "offset": "0x25c",
            "doc": "PMECC REM 7 Register (sec_num = 0)"
        },
        "pmecc.rem8_0": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np3",
                    "lsb": 16,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 3"
                },
                {
                    "name": "rsvd0",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np1",
                    "lsb": 0,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 1"
                }
            ],
            "id": "pmecc.rem8_0",
            "name": "rem8_0",
            "offset": "0x260",
            "doc": "PMECC REM 8 Register (sec_num = 0)"
        },
        "pmecc.rem9_0": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np3",
                    "lsb": 16,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 3"
                },
                {
                    "name": "rsvd0",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np1",
                    "lsb": 0,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 1"
                }
            ],
            "id": "pmecc.rem9_0",
            "name": "rem9_0",
            "offset": "0x264",
            "doc": "PMECC REM 9 Register (sec_num = 0)"
        },
        "pmecc.rem10_0": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np3",
                    "lsb": 16,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 3"
                },
                {
                    "name": "rsvd0",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np1",
                    "lsb": 0,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 1"
                }
            ],
            "id": "pmecc.rem10_0",
            "name": "rem10_0",
            "offset": "0x268",
            "doc": "PMECC REM 10 Register (sec_num = 0)"
        },
        "pmecc.rem11_0": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np3",
                    "lsb": 16,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 3"
                },
                {
                    "name": "rsvd0",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np1",
                    "lsb": 0,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 1"
                }
            ],
            "id": "pmecc.rem11_0",
            "name": "rem11_0",
            "offset": "0x26c",
            "doc": "PMECC REM 11 Register (sec_num = 0)"
        },
        "pmecc.rem0_1": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np3",
                    "lsb": 16,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 3"
                },
                {
                    "name": "rsvd0",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np1",
                    "lsb": 0,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 1"
                }
            ],
            "id": "pmecc.rem0_1",
            "name": "rem0_1",
            "offset": "0x280",
            "doc": "PMECC REM 0 Register (sec_num = 1)"
        },
        "pmecc.rem1_1": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np3",
                    "lsb": 16,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 3"
                },
                {
                    "name": "rsvd0",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np1",
                    "lsb": 0,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 1"
                }
            ],
            "id": "pmecc.rem1_1",
            "name": "rem1_1",
            "offset": "0x284",
            "doc": "PMECC REM 1 Register (sec_num = 1)"
        },
        "pmecc.rem2_1": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np3",
                    "lsb": 16,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 3"
                },
                {
                    "name": "rsvd0",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np1",
                    "lsb": 0,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 1"
                }
            ],
            "id": "pmecc.rem2_1",
            "name": "rem2_1",
            "offset": "0x288",
            "doc": "PMECC REM 2 Register (sec_num = 1)"
        },
        "pmecc.rem3_1": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np3",
                    "lsb": 16,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 3"
                },
                {
                    "name": "rsvd0",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np1",
                    "lsb": 0,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 1"
                }
            ],
            "id": "pmecc.rem3_1",
            "name": "rem3_1",
            "offset": "0x28c",
            "doc": "PMECC REM 3 Register (sec_num = 1)"
        },
        "pmecc.rem4_1": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np3",
                    "lsb": 16,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 3"
                },
                {
                    "name": "rsvd0",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np1",
                    "lsb": 0,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 1"
                }
            ],
            "id": "pmecc.rem4_1",
            "name": "rem4_1",
            "offset": "0x290",
            "doc": "PMECC REM 4 Register (sec_num = 1)"
        },
        "pmecc.rem5_1": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np3",
                    "lsb": 16,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 3"
                },
                {
                    "name": "rsvd0",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np1",
                    "lsb": 0,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 1"
                }
            ],
            "id": "pmecc.rem5_1",
            "name": "rem5_1",
            "offset": "0x294",
            "doc": "PMECC REM 5 Register (sec_num = 1)"
        },
        "pmecc.rem6_1": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np3",
                    "lsb": 16,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 3"
                },
                {
                    "name": "rsvd0",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np1",
                    "lsb": 0,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 1"
                }
            ],
            "id": "pmecc.rem6_1",
            "name": "rem6_1",
            "offset": "0x298",
            "doc": "PMECC REM 6 Register (sec_num = 1)"
        },
        "pmecc.rem7_1": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np3",
                    "lsb": 16,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 3"
                },
                {
                    "name": "rsvd0",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np1",
                    "lsb": 0,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 1"
                }
            ],
            "id": "pmecc.rem7_1",
            "name": "rem7_1",
            "offset": "0x29c",
            "doc": "PMECC REM 7 Register (sec_num = 1)"
        },
        "pmecc.rem8_1": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np3",
                    "lsb": 16,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 3"
                },
                {
                    "name": "rsvd0",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np1",
                    "lsb": 0,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 1"
                }
            ],
            "id": "pmecc.rem8_1",
            "name": "rem8_1",
            "offset": "0x2a0",
            "doc": "PMECC REM 8 Register (sec_num = 1)"
        },
        "pmecc.rem9_1": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np3",
                    "lsb": 16,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 3"
                },
                {
                    "name": "rsvd0",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np1",
                    "lsb": 0,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 1"
                }
            ],
            "id": "pmecc.rem9_1",
            "name": "rem9_1",
            "offset": "0x2a4",
            "doc": "PMECC REM 9 Register (sec_num = 1)"
        },
        "pmecc.rem10_1": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np3",
                    "lsb": 16,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 3"
                },
                {
                    "name": "rsvd0",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np1",
                    "lsb": 0,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 1"
                }
            ],
            "id": "pmecc.rem10_1",
            "name": "rem10_1",
            "offset": "0x2a8",
            "doc": "PMECC REM 10 Register (sec_num = 1)"
        },
        "pmecc.rem11_1": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np3",
                    "lsb": 16,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 3"
                },
                {
                    "name": "rsvd0",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np1",
                    "lsb": 0,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 1"
                }
            ],
            "id": "pmecc.rem11_1",
            "name": "rem11_1",
            "offset": "0x2ac",
            "doc": "PMECC REM 11 Register (sec_num = 1)"
        },
        "pmecc.rem0_2": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np3",
                    "lsb": 16,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 3"
                },
                {
                    "name": "rsvd0",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np1",
                    "lsb": 0,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 1"
                }
            ],
            "id": "pmecc.rem0_2",
            "name": "rem0_2",
            "offset": "0x2c0",
            "doc": "PMECC REM 0 Register (sec_num = 2)"
        },
        "pmecc.rem1_2": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np3",
                    "lsb": 16,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 3"
                },
                {
                    "name": "rsvd0",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np1",
                    "lsb": 0,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 1"
                }
            ],
            "id": "pmecc.rem1_2",
            "name": "rem1_2",
            "offset": "0x2c4",
            "doc": "PMECC REM 1 Register (sec_num = 2)"
        },
        "pmecc.rem2_2": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np3",
                    "lsb": 16,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 3"
                },
                {
                    "name": "rsvd0",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np1",
                    "lsb": 0,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 1"
                }
            ],
            "id": "pmecc.rem2_2",
            "name": "rem2_2",
            "offset": "0x2c8",
            "doc": "PMECC REM 2 Register (sec_num = 2)"
        },
        "pmecc.rem3_2": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np3",
                    "lsb": 16,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 3"
                },
                {
                    "name": "rsvd0",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np1",
                    "lsb": 0,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 1"
                }
            ],
            "id": "pmecc.rem3_2",
            "name": "rem3_2",
            "offset": "0x2cc",
            "doc": "PMECC REM 3 Register (sec_num = 2)"
        },
        "pmecc.rem4_2": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np3",
                    "lsb": 16,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 3"
                },
                {
                    "name": "rsvd0",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np1",
                    "lsb": 0,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 1"
                }
            ],
            "id": "pmecc.rem4_2",
            "name": "rem4_2",
            "offset": "0x2d0",
            "doc": "PMECC REM 4 Register (sec_num = 2)"
        },
        "pmecc.rem5_2": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np3",
                    "lsb": 16,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 3"
                },
                {
                    "name": "rsvd0",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np1",
                    "lsb": 0,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 1"
                }
            ],
            "id": "pmecc.rem5_2",
            "name": "rem5_2",
            "offset": "0x2d4",
            "doc": "PMECC REM 5 Register (sec_num = 2)"
        },
        "pmecc.rem6_2": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np3",
                    "lsb": 16,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 3"
                },
                {
                    "name": "rsvd0",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np1",
                    "lsb": 0,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 1"
                }
            ],
            "id": "pmecc.rem6_2",
            "name": "rem6_2",
            "offset": "0x2d8",
            "doc": "PMECC REM 6 Register (sec_num = 2)"
        },
        "pmecc.rem7_2": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np3",
                    "lsb": 16,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 3"
                },
                {
                    "name": "rsvd0",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np1",
                    "lsb": 0,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 1"
                }
            ],
            "id": "pmecc.rem7_2",
            "name": "rem7_2",
            "offset": "0x2dc",
            "doc": "PMECC REM 7 Register (sec_num = 2)"
        },
        "pmecc.rem8_2": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np3",
                    "lsb": 16,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 3"
                },
                {
                    "name": "rsvd0",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np1",
                    "lsb": 0,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 1"
                }
            ],
            "id": "pmecc.rem8_2",
            "name": "rem8_2",
            "offset": "0x2e0",
            "doc": "PMECC REM 8 Register (sec_num = 2)"
        },
        "pmecc.rem9_2": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np3",
                    "lsb": 16,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 3"
                },
                {
                    "name": "rsvd0",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np1",
                    "lsb": 0,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 1"
                }
            ],
            "id": "pmecc.rem9_2",
            "name": "rem9_2",
            "offset": "0x2e4",
            "doc": "PMECC REM 9 Register (sec_num = 2)"
        },
        "pmecc.rem10_2": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np3",
                    "lsb": 16,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 3"
                },
                {
                    "name": "rsvd0",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np1",
                    "lsb": 0,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 1"
                }
            ],
            "id": "pmecc.rem10_2",
            "name": "rem10_2",
            "offset": "0x2e8",
            "doc": "PMECC REM 10 Register (sec_num = 2)"
        },
        "pmecc.rem11_2": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np3",
                    "lsb": 16,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 3"
                },
                {
                    "name": "rsvd0",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np1",
                    "lsb": 0,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 1"
                }
            ],
            "id": "pmecc.rem11_2",
            "name": "rem11_2",
            "offset": "0x2ec",
            "doc": "PMECC REM 11 Register (sec_num = 2)"
        },
        "pmecc.rem0_3": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np3",
                    "lsb": 16,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 3"
                },
                {
                    "name": "rsvd0",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np1",
                    "lsb": 0,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 1"
                }
            ],
            "id": "pmecc.rem0_3",
            "name": "rem0_3",
            "offset": "0x300",
            "doc": "PMECC REM 0 Register (sec_num = 3)"
        },
        "pmecc.rem1_3": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np3",
                    "lsb": 16,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 3"
                },
                {
                    "name": "rsvd0",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np1",
                    "lsb": 0,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 1"
                }
            ],
            "id": "pmecc.rem1_3",
            "name": "rem1_3",
            "offset": "0x304",
            "doc": "PMECC REM 1 Register (sec_num = 3)"
        },
        "pmecc.rem2_3": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np3",
                    "lsb": 16,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 3"
                },
                {
                    "name": "rsvd0",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np1",
                    "lsb": 0,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 1"
                }
            ],
            "id": "pmecc.rem2_3",
            "name": "rem2_3",
            "offset": "0x308",
            "doc": "PMECC REM 2 Register (sec_num = 3)"
        },
        "pmecc.rem3_3": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np3",
                    "lsb": 16,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 3"
                },
                {
                    "name": "rsvd0",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np1",
                    "lsb": 0,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 1"
                }
            ],
            "id": "pmecc.rem3_3",
            "name": "rem3_3",
            "offset": "0x30c",
            "doc": "PMECC REM 3 Register (sec_num = 3)"
        },
        "pmecc.rem4_3": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np3",
                    "lsb": 16,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 3"
                },
                {
                    "name": "rsvd0",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np1",
                    "lsb": 0,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 1"
                }
            ],
            "id": "pmecc.rem4_3",
            "name": "rem4_3",
            "offset": "0x310",
            "doc": "PMECC REM 4 Register (sec_num = 3)"
        },
        "pmecc.rem5_3": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np3",
                    "lsb": 16,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 3"
                },
                {
                    "name": "rsvd0",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np1",
                    "lsb": 0,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 1"
                }
            ],
            "id": "pmecc.rem5_3",
            "name": "rem5_3",
            "offset": "0x314",
            "doc": "PMECC REM 5 Register (sec_num = 3)"
        },
        "pmecc.rem6_3": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np3",
                    "lsb": 16,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 3"
                },
                {
                    "name": "rsvd0",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np1",
                    "lsb": 0,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 1"
                }
            ],
            "id": "pmecc.rem6_3",
            "name": "rem6_3",
            "offset": "0x318",
            "doc": "PMECC REM 6 Register (sec_num = 3)"
        },
        "pmecc.rem7_3": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np3",
                    "lsb": 16,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 3"
                },
                {
                    "name": "rsvd0",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np1",
                    "lsb": 0,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 1"
                }
            ],
            "id": "pmecc.rem7_3",
            "name": "rem7_3",
            "offset": "0x31c",
            "doc": "PMECC REM 7 Register (sec_num = 3)"
        },
        "pmecc.rem8_3": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np3",
                    "lsb": 16,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 3"
                },
                {
                    "name": "rsvd0",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np1",
                    "lsb": 0,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 1"
                }
            ],
            "id": "pmecc.rem8_3",
            "name": "rem8_3",
            "offset": "0x320",
            "doc": "PMECC REM 8 Register (sec_num = 3)"
        },
        "pmecc.rem9_3": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np3",
                    "lsb": 16,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 3"
                },
                {
                    "name": "rsvd0",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np1",
                    "lsb": 0,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 1"
                }
            ],
            "id": "pmecc.rem9_3",
            "name": "rem9_3",
            "offset": "0x324",
            "doc": "PMECC REM 9 Register (sec_num = 3)"
        },
        "pmecc.rem10_3": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np3",
                    "lsb": 16,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 3"
                },
                {
                    "name": "rsvd0",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np1",
                    "lsb": 0,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 1"
                }
            ],
            "id": "pmecc.rem10_3",
            "name": "rem10_3",
            "offset": "0x328",
            "doc": "PMECC REM 10 Register (sec_num = 3)"
        },
        "pmecc.rem11_3": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np3",
                    "lsb": 16,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 3"
                },
                {
                    "name": "rsvd0",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np1",
                    "lsb": 0,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 1"
                }
            ],
            "id": "pmecc.rem11_3",
            "name": "rem11_3",
            "offset": "0x32c",
            "doc": "PMECC REM 11 Register (sec_num = 3)"
        },
        "pmecc.rem0_4": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np3",
                    "lsb": 16,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 3"
                },
                {
                    "name": "rsvd0",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np1",
                    "lsb": 0,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 1"
                }
            ],
            "id": "pmecc.rem0_4",
            "name": "rem0_4",
            "offset": "0x340",
            "doc": "PMECC REM 0 Register (sec_num = 4)"
        },
        "pmecc.rem1_4": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np3",
                    "lsb": 16,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 3"
                },
                {
                    "name": "rsvd0",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np1",
                    "lsb": 0,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 1"
                }
            ],
            "id": "pmecc.rem1_4",
            "name": "rem1_4",
            "offset": "0x344",
            "doc": "PMECC REM 1 Register (sec_num = 4)"
        },
        "pmecc.rem2_4": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np3",
                    "lsb": 16,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 3"
                },
                {
                    "name": "rsvd0",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np1",
                    "lsb": 0,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 1"
                }
            ],
            "id": "pmecc.rem2_4",
            "name": "rem2_4",
            "offset": "0x348",
            "doc": "PMECC REM 2 Register (sec_num = 4)"
        },
        "pmecc.rem3_4": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np3",
                    "lsb": 16,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 3"
                },
                {
                    "name": "rsvd0",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np1",
                    "lsb": 0,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 1"
                }
            ],
            "id": "pmecc.rem3_4",
            "name": "rem3_4",
            "offset": "0x34c",
            "doc": "PMECC REM 3 Register (sec_num = 4)"
        },
        "pmecc.rem4_4": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np3",
                    "lsb": 16,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 3"
                },
                {
                    "name": "rsvd0",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np1",
                    "lsb": 0,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 1"
                }
            ],
            "id": "pmecc.rem4_4",
            "name": "rem4_4",
            "offset": "0x350",
            "doc": "PMECC REM 4 Register (sec_num = 4)"
        },
        "pmecc.rem5_4": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np3",
                    "lsb": 16,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 3"
                },
                {
                    "name": "rsvd0",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np1",
                    "lsb": 0,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 1"
                }
            ],
            "id": "pmecc.rem5_4",
            "name": "rem5_4",
            "offset": "0x354",
            "doc": "PMECC REM 5 Register (sec_num = 4)"
        },
        "pmecc.rem6_4": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np3",
                    "lsb": 16,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 3"
                },
                {
                    "name": "rsvd0",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np1",
                    "lsb": 0,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 1"
                }
            ],
            "id": "pmecc.rem6_4",
            "name": "rem6_4",
            "offset": "0x358",
            "doc": "PMECC REM 6 Register (sec_num = 4)"
        },
        "pmecc.rem7_4": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np3",
                    "lsb": 16,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 3"
                },
                {
                    "name": "rsvd0",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np1",
                    "lsb": 0,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 1"
                }
            ],
            "id": "pmecc.rem7_4",
            "name": "rem7_4",
            "offset": "0x35c",
            "doc": "PMECC REM 7 Register (sec_num = 4)"
        },
        "pmecc.rem8_4": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np3",
                    "lsb": 16,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 3"
                },
                {
                    "name": "rsvd0",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np1",
                    "lsb": 0,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 1"
                }
            ],
            "id": "pmecc.rem8_4",
            "name": "rem8_4",
            "offset": "0x360",
            "doc": "PMECC REM 8 Register (sec_num = 4)"
        },
        "pmecc.rem9_4": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np3",
                    "lsb": 16,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 3"
                },
                {
                    "name": "rsvd0",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np1",
                    "lsb": 0,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 1"
                }
            ],
            "id": "pmecc.rem9_4",
            "name": "rem9_4",
            "offset": "0x364",
            "doc": "PMECC REM 9 Register (sec_num = 4)"
        },
        "pmecc.rem10_4": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np3",
                    "lsb": 16,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 3"
                },
                {
                    "name": "rsvd0",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np1",
                    "lsb": 0,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 1"
                }
            ],
            "id": "pmecc.rem10_4",
            "name": "rem10_4",
            "offset": "0x368",
            "doc": "PMECC REM 10 Register (sec_num = 4)"
        },
        "pmecc.rem11_4": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np3",
                    "lsb": 16,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 3"
                },
                {
                    "name": "rsvd0",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np1",
                    "lsb": 0,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 1"
                }
            ],
            "id": "pmecc.rem11_4",
            "name": "rem11_4",
            "offset": "0x36c",
            "doc": "PMECC REM 11 Register (sec_num = 4)"
        },
        "pmecc.rem0_5": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np3",
                    "lsb": 16,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 3"
                },
                {
                    "name": "rsvd0",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np1",
                    "lsb": 0,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 1"
                }
            ],
            "id": "pmecc.rem0_5",
            "name": "rem0_5",
            "offset": "0x380",
            "doc": "PMECC REM 0 Register (sec_num = 5)"
        },
        "pmecc.rem1_5": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np3",
                    "lsb": 16,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 3"
                },
                {
                    "name": "rsvd0",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np1",
                    "lsb": 0,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 1"
                }
            ],
            "id": "pmecc.rem1_5",
            "name": "rem1_5",
            "offset": "0x384",
            "doc": "PMECC REM 1 Register (sec_num = 5)"
        },
        "pmecc.rem2_5": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np3",
                    "lsb": 16,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 3"
                },
                {
                    "name": "rsvd0",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np1",
                    "lsb": 0,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 1"
                }
            ],
            "id": "pmecc.rem2_5",
            "name": "rem2_5",
            "offset": "0x388",
            "doc": "PMECC REM 2 Register (sec_num = 5)"
        },
        "pmecc.rem3_5": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np3",
                    "lsb": 16,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 3"
                },
                {
                    "name": "rsvd0",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np1",
                    "lsb": 0,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 1"
                }
            ],
            "id": "pmecc.rem3_5",
            "name": "rem3_5",
            "offset": "0x38c",
            "doc": "PMECC REM 3 Register (sec_num = 5)"
        },
        "pmecc.rem4_5": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np3",
                    "lsb": 16,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 3"
                },
                {
                    "name": "rsvd0",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np1",
                    "lsb": 0,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 1"
                }
            ],
            "id": "pmecc.rem4_5",
            "name": "rem4_5",
            "offset": "0x390",
            "doc": "PMECC REM 4 Register (sec_num = 5)"
        },
        "pmecc.rem5_5": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np3",
                    "lsb": 16,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 3"
                },
                {
                    "name": "rsvd0",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np1",
                    "lsb": 0,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 1"
                }
            ],
            "id": "pmecc.rem5_5",
            "name": "rem5_5",
            "offset": "0x394",
            "doc": "PMECC REM 5 Register (sec_num = 5)"
        },
        "pmecc.rem6_5": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np3",
                    "lsb": 16,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 3"
                },
                {
                    "name": "rsvd0",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np1",
                    "lsb": 0,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 1"
                }
            ],
            "id": "pmecc.rem6_5",
            "name": "rem6_5",
            "offset": "0x398",
            "doc": "PMECC REM 6 Register (sec_num = 5)"
        },
        "pmecc.rem7_5": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np3",
                    "lsb": 16,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 3"
                },
                {
                    "name": "rsvd0",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np1",
                    "lsb": 0,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 1"
                }
            ],
            "id": "pmecc.rem7_5",
            "name": "rem7_5",
            "offset": "0x39c",
            "doc": "PMECC REM 7 Register (sec_num = 5)"
        },
        "pmecc.rem8_5": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np3",
                    "lsb": 16,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 3"
                },
                {
                    "name": "rsvd0",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np1",
                    "lsb": 0,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 1"
                }
            ],
            "id": "pmecc.rem8_5",
            "name": "rem8_5",
            "offset": "0x3a0",
            "doc": "PMECC REM 8 Register (sec_num = 5)"
        },
        "pmecc.rem9_5": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np3",
                    "lsb": 16,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 3"
                },
                {
                    "name": "rsvd0",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np1",
                    "lsb": 0,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 1"
                }
            ],
            "id": "pmecc.rem9_5",
            "name": "rem9_5",
            "offset": "0x3a4",
            "doc": "PMECC REM 9 Register (sec_num = 5)"
        },
        "pmecc.rem10_5": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np3",
                    "lsb": 16,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 3"
                },
                {
                    "name": "rsvd0",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np1",
                    "lsb": 0,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 1"
                }
            ],
            "id": "pmecc.rem10_5",
            "name": "rem10_5",
            "offset": "0x3a8",
            "doc": "PMECC REM 10 Register (sec_num = 5)"
        },
        "pmecc.rem11_5": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np3",
                    "lsb": 16,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 3"
                },
                {
                    "name": "rsvd0",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np1",
                    "lsb": 0,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 1"
                }
            ],
            "id": "pmecc.rem11_5",
            "name": "rem11_5",
            "offset": "0x3ac",
            "doc": "PMECC REM 11 Register (sec_num = 5)"
        },
        "pmecc.rem0_6": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np3",
                    "lsb": 16,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 3"
                },
                {
                    "name": "rsvd0",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np1",
                    "lsb": 0,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 1"
                }
            ],
            "id": "pmecc.rem0_6",
            "name": "rem0_6",
            "offset": "0x3c0",
            "doc": "PMECC REM 0 Register (sec_num = 6)"
        },
        "pmecc.rem1_6": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np3",
                    "lsb": 16,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 3"
                },
                {
                    "name": "rsvd0",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np1",
                    "lsb": 0,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 1"
                }
            ],
            "id": "pmecc.rem1_6",
            "name": "rem1_6",
            "offset": "0x3c4",
            "doc": "PMECC REM 1 Register (sec_num = 6)"
        },
        "pmecc.rem2_6": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np3",
                    "lsb": 16,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 3"
                },
                {
                    "name": "rsvd0",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np1",
                    "lsb": 0,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 1"
                }
            ],
            "id": "pmecc.rem2_6",
            "name": "rem2_6",
            "offset": "0x3c8",
            "doc": "PMECC REM 2 Register (sec_num = 6)"
        },
        "pmecc.rem3_6": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np3",
                    "lsb": 16,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 3"
                },
                {
                    "name": "rsvd0",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np1",
                    "lsb": 0,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 1"
                }
            ],
            "id": "pmecc.rem3_6",
            "name": "rem3_6",
            "offset": "0x3cc",
            "doc": "PMECC REM 3 Register (sec_num = 6)"
        },
        "pmecc.rem4_6": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np3",
                    "lsb": 16,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 3"
                },
                {
                    "name": "rsvd0",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np1",
                    "lsb": 0,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 1"
                }
            ],
            "id": "pmecc.rem4_6",
            "name": "rem4_6",
            "offset": "0x3d0",
            "doc": "PMECC REM 4 Register (sec_num = 6)"
        },
        "pmecc.rem5_6": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np3",
                    "lsb": 16,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 3"
                },
                {
                    "name": "rsvd0",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np1",
                    "lsb": 0,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 1"
                }
            ],
            "id": "pmecc.rem5_6",
            "name": "rem5_6",
            "offset": "0x3d4",
            "doc": "PMECC REM 5 Register (sec_num = 6)"
        },
        "pmecc.rem6_6": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np3",
                    "lsb": 16,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 3"
                },
                {
                    "name": "rsvd0",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np1",
                    "lsb": 0,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 1"
                }
            ],
            "id": "pmecc.rem6_6",
            "name": "rem6_6",
            "offset": "0x3d8",
            "doc": "PMECC REM 6 Register (sec_num = 6)"
        },
        "pmecc.rem7_6": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np3",
                    "lsb": 16,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 3"
                },
                {
                    "name": "rsvd0",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np1",
                    "lsb": 0,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 1"
                }
            ],
            "id": "pmecc.rem7_6",
            "name": "rem7_6",
            "offset": "0x3dc",
            "doc": "PMECC REM 7 Register (sec_num = 6)"
        },
        "pmecc.rem8_6": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np3",
                    "lsb": 16,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 3"
                },
                {
                    "name": "rsvd0",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np1",
                    "lsb": 0,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 1"
                }
            ],
            "id": "pmecc.rem8_6",
            "name": "rem8_6",
            "offset": "0x3e0",
            "doc": "PMECC REM 8 Register (sec_num = 6)"
        },
        "pmecc.rem9_6": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np3",
                    "lsb": 16,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 3"
                },
                {
                    "name": "rsvd0",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np1",
                    "lsb": 0,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 1"
                }
            ],
            "id": "pmecc.rem9_6",
            "name": "rem9_6",
            "offset": "0x3e4",
            "doc": "PMECC REM 9 Register (sec_num = 6)"
        },
        "pmecc.rem10_6": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np3",
                    "lsb": 16,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 3"
                },
                {
                    "name": "rsvd0",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np1",
                    "lsb": 0,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 1"
                }
            ],
            "id": "pmecc.rem10_6",
            "name": "rem10_6",
            "offset": "0x3e8",
            "doc": "PMECC REM 10 Register (sec_num = 6)"
        },
        "pmecc.rem11_6": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np3",
                    "lsb": 16,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 3"
                },
                {
                    "name": "rsvd0",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np1",
                    "lsb": 0,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 1"
                }
            ],
            "id": "pmecc.rem11_6",
            "name": "rem11_6",
            "offset": "0x3ec",
            "doc": "PMECC REM 11 Register (sec_num = 6)"
        },
        "pmecc.rem0_7": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np3",
                    "lsb": 16,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 3"
                },
                {
                    "name": "rsvd0",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np1",
                    "lsb": 0,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 1"
                }
            ],
            "id": "pmecc.rem0_7",
            "name": "rem0_7",
            "offset": "0x400",
            "doc": "PMECC REM 0 Register (sec_num = 7)"
        },
        "pmecc.rem1_7": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np3",
                    "lsb": 16,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 3"
                },
                {
                    "name": "rsvd0",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np1",
                    "lsb": 0,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 1"
                }
            ],
            "id": "pmecc.rem1_7",
            "name": "rem1_7",
            "offset": "0x404",
            "doc": "PMECC REM 1 Register (sec_num = 7)"
        },
        "pmecc.rem2_7": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np3",
                    "lsb": 16,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 3"
                },
                {
                    "name": "rsvd0",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np1",
                    "lsb": 0,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 1"
                }
            ],
            "id": "pmecc.rem2_7",
            "name": "rem2_7",
            "offset": "0x408",
            "doc": "PMECC REM 2 Register (sec_num = 7)"
        },
        "pmecc.rem3_7": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np3",
                    "lsb": 16,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 3"
                },
                {
                    "name": "rsvd0",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np1",
                    "lsb": 0,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 1"
                }
            ],
            "id": "pmecc.rem3_7",
            "name": "rem3_7",
            "offset": "0x40c",
            "doc": "PMECC REM 3 Register (sec_num = 7)"
        },
        "pmecc.rem4_7": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np3",
                    "lsb": 16,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 3"
                },
                {
                    "name": "rsvd0",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np1",
                    "lsb": 0,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 1"
                }
            ],
            "id": "pmecc.rem4_7",
            "name": "rem4_7",
            "offset": "0x410",
            "doc": "PMECC REM 4 Register (sec_num = 7)"
        },
        "pmecc.rem5_7": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np3",
                    "lsb": 16,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 3"
                },
                {
                    "name": "rsvd0",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np1",
                    "lsb": 0,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 1"
                }
            ],
            "id": "pmecc.rem5_7",
            "name": "rem5_7",
            "offset": "0x414",
            "doc": "PMECC REM 5 Register (sec_num = 7)"
        },
        "pmecc.rem6_7": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np3",
                    "lsb": 16,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 3"
                },
                {
                    "name": "rsvd0",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np1",
                    "lsb": 0,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 1"
                }
            ],
            "id": "pmecc.rem6_7",
            "name": "rem6_7",
            "offset": "0x418",
            "doc": "PMECC REM 6 Register (sec_num = 7)"
        },
        "pmecc.rem7_7": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np3",
                    "lsb": 16,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 3"
                },
                {
                    "name": "rsvd0",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np1",
                    "lsb": 0,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 1"
                }
            ],
            "id": "pmecc.rem7_7",
            "name": "rem7_7",
            "offset": "0x41c",
            "doc": "PMECC REM 7 Register (sec_num = 7)"
        },
        "pmecc.rem8_7": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np3",
                    "lsb": 16,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 3"
                },
                {
                    "name": "rsvd0",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np1",
                    "lsb": 0,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 1"
                }
            ],
            "id": "pmecc.rem8_7",
            "name": "rem8_7",
            "offset": "0x420",
            "doc": "PMECC REM 8 Register (sec_num = 7)"
        },
        "pmecc.rem9_7": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np3",
                    "lsb": 16,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 3"
                },
                {
                    "name": "rsvd0",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np1",
                    "lsb": 0,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 1"
                }
            ],
            "id": "pmecc.rem9_7",
            "name": "rem9_7",
            "offset": "0x424",
            "doc": "PMECC REM 9 Register (sec_num = 7)"
        },
        "pmecc.rem10_7": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np3",
                    "lsb": 16,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 3"
                },
                {
                    "name": "rsvd0",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np1",
                    "lsb": 0,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 1"
                }
            ],
            "id": "pmecc.rem10_7",
            "name": "rem10_7",
            "offset": "0x428",
            "doc": "PMECC REM 10 Register (sec_num = 7)"
        },
        "pmecc.rem11_7": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np3",
                    "lsb": 16,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 3"
                },
                {
                    "name": "rsvd0",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rem2np1",
                    "lsb": 0,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "BCH Remainder 2 * N + 1"
                }
            ],
            "id": "pmecc.rem11_7",
            "name": "rem11_7",
            "offset": "0x42c",
            "doc": "PMECC REM 11 Register (sec_num = 7)"
        },
        "pmerrloc": {
            "type": "blk",
            "children": [
                "pmerrloc.elcfg",
                "pmerrloc.elprim",
                "pmerrloc.elen",
                "pmerrloc.eldis",
                "pmerrloc.elsr",
                "pmerrloc.elier",
                "pmerrloc.elidr",
                "pmerrloc.elimr",
                "pmerrloc.elisr",
                "pmerrloc.sigma0",
                "pmerrloc.sigma1",
                "pmerrloc.sigma2",
                "pmerrloc.sigma3",
                "pmerrloc.sigma4",
                "pmerrloc.sigma5",
                "pmerrloc.sigma6",
                "pmerrloc.sigma7",
                "pmerrloc.sigma8",
                "pmerrloc.sigma9",
                "pmerrloc.sigma10",
                "pmerrloc.sigma11",
                "pmerrloc.sigma12",
                "pmerrloc.sigma13",
                "pmerrloc.sigma14",
                "pmerrloc.sigma15",
                "pmerrloc.sigma16",
                "pmerrloc.sigma17",
                "pmerrloc.sigma18",
                "pmerrloc.sigma19",
                "pmerrloc.sigma20",
                "pmerrloc.sigma21",
                "pmerrloc.sigma22",
                "pmerrloc.sigma23",
                "pmerrloc.sigma24",
                "pmerrloc.el0",
                "pmerrloc.el1",
                "pmerrloc.el2",
                "pmerrloc.el3",
                "pmerrloc.el4",
                "pmerrloc.el5",
                "pmerrloc.el6",
                "pmerrloc.el7",
                "pmerrloc.el8",
                "pmerrloc.el9",
                "pmerrloc.el10",
                "pmerrloc.el11",
                "pmerrloc.el12",
                "pmerrloc.el13",
                "pmerrloc.el14",
                "pmerrloc.el15",
                "pmerrloc.el16",
                "pmerrloc.el17",
                "pmerrloc.el18",
                "pmerrloc.el19",
                "pmerrloc.el20",
                "pmerrloc.el21",
                "pmerrloc.el22",
                "pmerrloc.el23"
            ],
            "id": "pmerrloc",
            "name": "pmerrloc",
            "offset": "0xffffe600",
            "doc": "Programmable Multibit ECC Error Location"
        },
        "pmerrloc.elcfg": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 21,
                    "nbits": 11,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "errnum",
                    "lsb": 16,
                    "nbits": 5,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Number of Errors"
                },
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 15,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sectorsz",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Sector Size"
                }
            ],
            "id": "pmerrloc.elcfg",
            "name": "elcfg",
            "offset": "0x0",
            "doc": "Error Location Configuration Register"
        },
        "pmerrloc.elprim": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "primitiv",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Primitive Polynomial"
                }
            ],
            "id": "pmerrloc.elprim",
            "name": "elprim",
            "offset": "0x4",
            "doc": "Error Location Primitive Register"
        },
        "pmerrloc.elen": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 14,
                    "nbits": 18,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "eninit",
                    "lsb": 0,
                    "nbits": 14,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Initial Number of Bits in the Codeword"
                }
            ],
            "id": "pmerrloc.elen",
            "name": "elen",
            "offset": "0x8",
            "doc": "Error Location Enable Register"
        },
        "pmerrloc.eldis": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 31,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "dis",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Disable Error Location Engine"
                }
            ],
            "id": "pmerrloc.eldis",
            "name": "eldis",
            "offset": "0xc",
            "doc": "Error Location Disable Register"
        },
        "pmerrloc.elsr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 31,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "busy",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Error Location Engine Busy"
                }
            ],
            "id": "pmerrloc.elsr",
            "name": "elsr",
            "offset": "0x10",
            "doc": "Error Location Status Register"
        },
        "pmerrloc.elier": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 31,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "done",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Computation Terminated Interrupt Enable"
                }
            ],
            "id": "pmerrloc.elier",
            "name": "elier",
            "offset": "0x14",
            "doc": "Error Location Interrupt Enable register"
        },
        "pmerrloc.elidr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 31,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "done",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Computation Terminated Interrupt Disable"
                }
            ],
            "id": "pmerrloc.elidr",
            "name": "elidr",
            "offset": "0x18",
            "doc": "Error Location Interrupt Disable Register"
        },
        "pmerrloc.elimr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 31,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "done",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Computation Terminated Interrupt Mask"
                }
            ],
            "id": "pmerrloc.elimr",
            "name": "elimr",
            "offset": "0x1c",
            "doc": "Error Location Interrupt Mask Register"
        },
        "pmerrloc.elisr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 13,
                    "nbits": 19,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "err_cnt",
                    "lsb": 8,
                    "nbits": 5,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Error Counter value"
                },
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 7,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "done",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Computation Terminated Interrupt Status"
                }
            ],
            "id": "pmerrloc.elisr",
            "name": "elisr",
            "offset": "0x20",
            "doc": "Error Location Interrupt Status Register"
        },
        "pmerrloc.sigma0": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 14,
                    "nbits": 18,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sigman",
                    "lsb": 0,
                    "nbits": 14,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                }
            ],
            "id": "pmerrloc.sigma0",
            "name": "sigma0",
            "offset": "0x28",
            "doc": "PMECC SIGMA 0 Register"
        },
        "pmerrloc.sigma1": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 14,
                    "nbits": 18,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sigman",
                    "lsb": 0,
                    "nbits": 14,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                }
            ],
            "id": "pmerrloc.sigma1",
            "name": "sigma1",
            "offset": "0x2c",
            "doc": "PMECC SIGMA 0 Register"
        },
        "pmerrloc.sigma2": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 14,
                    "nbits": 18,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sigman",
                    "lsb": 0,
                    "nbits": 14,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                }
            ],
            "id": "pmerrloc.sigma2",
            "name": "sigma2",
            "offset": "0x30",
            "doc": "PMECC SIGMA 0 Register"
        },
        "pmerrloc.sigma3": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 14,
                    "nbits": 18,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sigman",
                    "lsb": 0,
                    "nbits": 14,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                }
            ],
            "id": "pmerrloc.sigma3",
            "name": "sigma3",
            "offset": "0x34",
            "doc": "PMECC SIGMA 0 Register"
        },
        "pmerrloc.sigma4": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 14,
                    "nbits": 18,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sigman",
                    "lsb": 0,
                    "nbits": 14,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                }
            ],
            "id": "pmerrloc.sigma4",
            "name": "sigma4",
            "offset": "0x38",
            "doc": "PMECC SIGMA 0 Register"
        },
        "pmerrloc.sigma5": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 14,
                    "nbits": 18,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sigman",
                    "lsb": 0,
                    "nbits": 14,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                }
            ],
            "id": "pmerrloc.sigma5",
            "name": "sigma5",
            "offset": "0x3c",
            "doc": "PMECC SIGMA 0 Register"
        },
        "pmerrloc.sigma6": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 14,
                    "nbits": 18,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sigman",
                    "lsb": 0,
                    "nbits": 14,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                }
            ],
            "id": "pmerrloc.sigma6",
            "name": "sigma6",
            "offset": "0x40",
            "doc": "PMECC SIGMA 0 Register"
        },
        "pmerrloc.sigma7": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 14,
                    "nbits": 18,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sigman",
                    "lsb": 0,
                    "nbits": 14,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                }
            ],
            "id": "pmerrloc.sigma7",
            "name": "sigma7",
            "offset": "0x44",
            "doc": "PMECC SIGMA 0 Register"
        },
        "pmerrloc.sigma8": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 14,
                    "nbits": 18,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sigman",
                    "lsb": 0,
                    "nbits": 14,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                }
            ],
            "id": "pmerrloc.sigma8",
            "name": "sigma8",
            "offset": "0x48",
            "doc": "PMECC SIGMA 0 Register"
        },
        "pmerrloc.sigma9": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 14,
                    "nbits": 18,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sigman",
                    "lsb": 0,
                    "nbits": 14,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                }
            ],
            "id": "pmerrloc.sigma9",
            "name": "sigma9",
            "offset": "0x4c",
            "doc": "PMECC SIGMA 0 Register"
        },
        "pmerrloc.sigma10": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 14,
                    "nbits": 18,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sigman",
                    "lsb": 0,
                    "nbits": 14,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                }
            ],
            "id": "pmerrloc.sigma10",
            "name": "sigma10",
            "offset": "0x50",
            "doc": "PMECC SIGMA 0 Register"
        },
        "pmerrloc.sigma11": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 14,
                    "nbits": 18,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sigman",
                    "lsb": 0,
                    "nbits": 14,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                }
            ],
            "id": "pmerrloc.sigma11",
            "name": "sigma11",
            "offset": "0x54",
            "doc": "PMECC SIGMA 0 Register"
        },
        "pmerrloc.sigma12": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 14,
                    "nbits": 18,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sigman",
                    "lsb": 0,
                    "nbits": 14,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                }
            ],
            "id": "pmerrloc.sigma12",
            "name": "sigma12",
            "offset": "0x58",
            "doc": "PMECC SIGMA 0 Register"
        },
        "pmerrloc.sigma13": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 14,
                    "nbits": 18,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sigman",
                    "lsb": 0,
                    "nbits": 14,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                }
            ],
            "id": "pmerrloc.sigma13",
            "name": "sigma13",
            "offset": "0x5c",
            "doc": "PMECC SIGMA 0 Register"
        },
        "pmerrloc.sigma14": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 14,
                    "nbits": 18,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sigman",
                    "lsb": 0,
                    "nbits": 14,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                }
            ],
            "id": "pmerrloc.sigma14",
            "name": "sigma14",
            "offset": "0x60",
            "doc": "PMECC SIGMA 0 Register"
        },
        "pmerrloc.sigma15": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 14,
                    "nbits": 18,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sigman",
                    "lsb": 0,
                    "nbits": 14,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                }
            ],
            "id": "pmerrloc.sigma15",
            "name": "sigma15",
            "offset": "0x64",
            "doc": "PMECC SIGMA 0 Register"
        },
        "pmerrloc.sigma16": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 14,
                    "nbits": 18,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sigman",
                    "lsb": 0,
                    "nbits": 14,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                }
            ],
            "id": "pmerrloc.sigma16",
            "name": "sigma16",
            "offset": "0x68",
            "doc": "PMECC SIGMA 0 Register"
        },
        "pmerrloc.sigma17": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 14,
                    "nbits": 18,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sigman",
                    "lsb": 0,
                    "nbits": 14,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                }
            ],
            "id": "pmerrloc.sigma17",
            "name": "sigma17",
            "offset": "0x6c",
            "doc": "PMECC SIGMA 0 Register"
        },
        "pmerrloc.sigma18": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 14,
                    "nbits": 18,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sigman",
                    "lsb": 0,
                    "nbits": 14,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                }
            ],
            "id": "pmerrloc.sigma18",
            "name": "sigma18",
            "offset": "0x70",
            "doc": "PMECC SIGMA 0 Register"
        },
        "pmerrloc.sigma19": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 14,
                    "nbits": 18,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sigman",
                    "lsb": 0,
                    "nbits": 14,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                }
            ],
            "id": "pmerrloc.sigma19",
            "name": "sigma19",
            "offset": "0x74",
            "doc": "PMECC SIGMA 0 Register"
        },
        "pmerrloc.sigma20": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 14,
                    "nbits": 18,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sigman",
                    "lsb": 0,
                    "nbits": 14,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                }
            ],
            "id": "pmerrloc.sigma20",
            "name": "sigma20",
            "offset": "0x78",
            "doc": "PMECC SIGMA 0 Register"
        },
        "pmerrloc.sigma21": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 14,
                    "nbits": 18,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sigman",
                    "lsb": 0,
                    "nbits": 14,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                }
            ],
            "id": "pmerrloc.sigma21",
            "name": "sigma21",
            "offset": "0x7c",
            "doc": "PMECC SIGMA 0 Register"
        },
        "pmerrloc.sigma22": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 14,
                    "nbits": 18,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sigman",
                    "lsb": 0,
                    "nbits": 14,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                }
            ],
            "id": "pmerrloc.sigma22",
            "name": "sigma22",
            "offset": "0x80",
            "doc": "PMECC SIGMA 0 Register"
        },
        "pmerrloc.sigma23": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 14,
                    "nbits": 18,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sigman",
                    "lsb": 0,
                    "nbits": 14,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                }
            ],
            "id": "pmerrloc.sigma23",
            "name": "sigma23",
            "offset": "0x84",
            "doc": "PMECC SIGMA 0 Register"
        },
        "pmerrloc.sigma24": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 14,
                    "nbits": 18,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sigman",
                    "lsb": 0,
                    "nbits": 14,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                }
            ],
            "id": "pmerrloc.sigma24",
            "name": "sigma24",
            "offset": "0x88",
            "doc": "PMECC SIGMA 0 Register"
        },
        "pmerrloc.el0": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 14,
                    "nbits": 18,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "errlocn",
                    "lsb": 0,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Error Position within the set {sector area, spare area}."
                }
            ],
            "id": "pmerrloc.el0",
            "name": "el0",
            "offset": "0x8c",
            "doc": "PMECC Error Location 0 Register"
        },
        "pmerrloc.el1": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 14,
                    "nbits": 18,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "errlocn",
                    "lsb": 0,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Error Position within the set {sector area, spare area}."
                }
            ],
            "id": "pmerrloc.el1",
            "name": "el1",
            "offset": "0x90",
            "doc": "PMECC Error Location 0 Register"
        },
        "pmerrloc.el2": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 14,
                    "nbits": 18,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "errlocn",
                    "lsb": 0,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Error Position within the set {sector area, spare area}."
                }
            ],
            "id": "pmerrloc.el2",
            "name": "el2",
            "offset": "0x94",
            "doc": "PMECC Error Location 0 Register"
        },
        "pmerrloc.el3": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 14,
                    "nbits": 18,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "errlocn",
                    "lsb": 0,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Error Position within the set {sector area, spare area}."
                }
            ],
            "id": "pmerrloc.el3",
            "name": "el3",
            "offset": "0x98",
            "doc": "PMECC Error Location 0 Register"
        },
        "pmerrloc.el4": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 14,
                    "nbits": 18,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "errlocn",
                    "lsb": 0,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Error Position within the set {sector area, spare area}."
                }
            ],
            "id": "pmerrloc.el4",
            "name": "el4",
            "offset": "0x9c",
            "doc": "PMECC Error Location 0 Register"
        },
        "pmerrloc.el5": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 14,
                    "nbits": 18,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "errlocn",
                    "lsb": 0,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Error Position within the set {sector area, spare area}."
                }
            ],
            "id": "pmerrloc.el5",
            "name": "el5",
            "offset": "0xa0",
            "doc": "PMECC Error Location 0 Register"
        },
        "pmerrloc.el6": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 14,
                    "nbits": 18,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "errlocn",
                    "lsb": 0,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Error Position within the set {sector area, spare area}."
                }
            ],
            "id": "pmerrloc.el6",
            "name": "el6",
            "offset": "0xa4",
            "doc": "PMECC Error Location 0 Register"
        },
        "pmerrloc.el7": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 14,
                    "nbits": 18,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "errlocn",
                    "lsb": 0,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Error Position within the set {sector area, spare area}."
                }
            ],
            "id": "pmerrloc.el7",
            "name": "el7",
            "offset": "0xa8",
            "doc": "PMECC Error Location 0 Register"
        },
        "pmerrloc.el8": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 14,
                    "nbits": 18,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "errlocn",
                    "lsb": 0,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Error Position within the set {sector area, spare area}."
                }
            ],
            "id": "pmerrloc.el8",
            "name": "el8",
            "offset": "0xac",
            "doc": "PMECC Error Location 0 Register"
        },
        "pmerrloc.el9": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 14,
                    "nbits": 18,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "errlocn",
                    "lsb": 0,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Error Position within the set {sector area, spare area}."
                }
            ],
            "id": "pmerrloc.el9",
            "name": "el9",
            "offset": "0xb0",
            "doc": "PMECC Error Location 0 Register"
        },
        "pmerrloc.el10": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 14,
                    "nbits": 18,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "errlocn",
                    "lsb": 0,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Error Position within the set {sector area, spare area}."
                }
            ],
            "id": "pmerrloc.el10",
            "name": "el10",
            "offset": "0xb4",
            "doc": "PMECC Error Location 0 Register"
        },
        "pmerrloc.el11": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 14,
                    "nbits": 18,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "errlocn",
                    "lsb": 0,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Error Position within the set {sector area, spare area}."
                }
            ],
            "id": "pmerrloc.el11",
            "name": "el11",
            "offset": "0xb8",
            "doc": "PMECC Error Location 0 Register"
        },
        "pmerrloc.el12": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 14,
                    "nbits": 18,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "errlocn",
                    "lsb": 0,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Error Position within the set {sector area, spare area}."
                }
            ],
            "id": "pmerrloc.el12",
            "name": "el12",
            "offset": "0xbc",
            "doc": "PMECC Error Location 0 Register"
        },
        "pmerrloc.el13": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 14,
                    "nbits": 18,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "errlocn",
                    "lsb": 0,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Error Position within the set {sector area, spare area}."
                }
            ],
            "id": "pmerrloc.el13",
            "name": "el13",
            "offset": "0xc0",
            "doc": "PMECC Error Location 0 Register"
        },
        "pmerrloc.el14": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 14,
                    "nbits": 18,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "errlocn",
                    "lsb": 0,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Error Position within the set {sector area, spare area}."
                }
            ],
            "id": "pmerrloc.el14",
            "name": "el14",
            "offset": "0xc4",
            "doc": "PMECC Error Location 0 Register"
        },
        "pmerrloc.el15": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 14,
                    "nbits": 18,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "errlocn",
                    "lsb": 0,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Error Position within the set {sector area, spare area}."
                }
            ],
            "id": "pmerrloc.el15",
            "name": "el15",
            "offset": "0xc8",
            "doc": "PMECC Error Location 0 Register"
        },
        "pmerrloc.el16": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 14,
                    "nbits": 18,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "errlocn",
                    "lsb": 0,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Error Position within the set {sector area, spare area}."
                }
            ],
            "id": "pmerrloc.el16",
            "name": "el16",
            "offset": "0xcc",
            "doc": "PMECC Error Location 0 Register"
        },
        "pmerrloc.el17": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 14,
                    "nbits": 18,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "errlocn",
                    "lsb": 0,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Error Position within the set {sector area, spare area}."
                }
            ],
            "id": "pmerrloc.el17",
            "name": "el17",
            "offset": "0xd0",
            "doc": "PMECC Error Location 0 Register"
        },
        "pmerrloc.el18": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 14,
                    "nbits": 18,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "errlocn",
                    "lsb": 0,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Error Position within the set {sector area, spare area}."
                }
            ],
            "id": "pmerrloc.el18",
            "name": "el18",
            "offset": "0xd4",
            "doc": "PMECC Error Location 0 Register"
        },
        "pmerrloc.el19": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 14,
                    "nbits": 18,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "errlocn",
                    "lsb": 0,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Error Position within the set {sector area, spare area}."
                }
            ],
            "id": "pmerrloc.el19",
            "name": "el19",
            "offset": "0xd8",
            "doc": "PMECC Error Location 0 Register"
        },
        "pmerrloc.el20": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 14,
                    "nbits": 18,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "errlocn",
                    "lsb": 0,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Error Position within the set {sector area, spare area}."
                }
            ],
            "id": "pmerrloc.el20",
            "name": "el20",
            "offset": "0xdc",
            "doc": "PMECC Error Location 0 Register"
        },
        "pmerrloc.el21": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 14,
                    "nbits": 18,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "errlocn",
                    "lsb": 0,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Error Position within the set {sector area, spare area}."
                }
            ],
            "id": "pmerrloc.el21",
            "name": "el21",
            "offset": "0xe0",
            "doc": "PMECC Error Location 0 Register"
        },
        "pmerrloc.el22": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 14,
                    "nbits": 18,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "errlocn",
                    "lsb": 0,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Error Position within the set {sector area, spare area}."
                }
            ],
            "id": "pmerrloc.el22",
            "name": "el22",
            "offset": "0xe4",
            "doc": "PMECC Error Location 0 Register"
        },
        "pmerrloc.el23": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 14,
                    "nbits": 18,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "errlocn",
                    "lsb": 0,
                    "nbits": 14,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Error Position within the set {sector area, spare area}."
                }
            ],
            "id": "pmerrloc.el23",
            "name": "el23",
            "offset": "0xe8",
            "doc": "PMECC Error Location 0 Register"
        },
        "ddrsdrc": {
            "type": "blk",
            "children": [
                "ddrsdrc.mr",
                "ddrsdrc.rtr",
                "ddrsdrc.cr",
                "ddrsdrc.tpr0",
                "ddrsdrc.tpr1",
                "ddrsdrc.tpr2",
                "ddrsdrc.lpr",
                "ddrsdrc.md",
                "ddrsdrc.dll",
                "ddrsdrc.hs",
                "ddrsdrc.wpmr",
                "ddrsdrc.wpsr"
            ],
            "id": "ddrsdrc",
            "name": "ddrsdrc",
            "offset": "0xffffe800",
            "doc": "DDR_SDR SDRAM Controller"
        },
        "ddrsdrc.mr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 29,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "mode",
                    "lsb": 0,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "DDRSDRC Command Mode"
                }
            ],
            "id": "ddrsdrc.mr",
            "name": "mr",
            "offset": "0x0",
            "doc": "DDRSDRC Mode Register"
        },
        "ddrsdrc.rtr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 12,
                    "nbits": 20,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "count",
                    "lsb": 0,
                    "nbits": 12,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "DDRSDRC Refresh Timer Count"
                }
            ],
            "id": "ddrsdrc.rtr",
            "name": "rtr",
            "offset": "0x4",
            "doc": "DDRSDRC Refresh Timer Register"
        },
        "ddrsdrc.cr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd5",
                    "lsb": 23,
                    "nbits": 9,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "decod",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Type of Decoding"
                },
                {
                    "name": "rsvd4",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "nb",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Number of Banks"
                },
                {
                    "name": "rsvd3",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "actbst",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "ACTIVE Bank X to Burst Stop Read Access Bank Y"
                },
                {
                    "name": "rsvd2",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ebishare",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "External Bus Interface is Shared"
                },
                {
                    "name": "rsvd1",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ocd",
                    "lsb": 12,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "7",
                    "doc": "Off-chip Driver"
                },
                {
                    "name": "rsvd0",
                    "lsb": 10,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "dis_dll",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Disable DLL"
                },
                {
                    "name": "dic",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Output Driver Impedance Control"
                },
                {
                    "name": "dll",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Reset DLL"
                },
                {
                    "name": "cas",
                    "lsb": 4,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "2",
                    "doc": "CAS Latency"
                },
                {
                    "name": "nr",
                    "lsb": 2,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Number of Row Bits"
                },
                {
                    "name": "nc",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Number of Column Bits"
                }
            ],
            "id": "ddrsdrc.cr",
            "name": "cr",
            "offset": "0x8",
            "doc": "DDRSDRC Configuration Register"
        },
        "ddrsdrc.tpr0": {
            "type": "reg",
            "fields": [
                {
                    "name": "tmrd",
                    "lsb": 28,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "2",
                    "doc": "Load Mode Register Command to Active or Refresh Command"
                },
                {
                    "name": "reduce_wrrd",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Reduce Write to Read Delay"
                },
                {
                    "name": "twtr",
                    "lsb": 24,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Internal Write to Read Delay"
                },
                {
                    "name": "trrd",
                    "lsb": 20,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "2",
                    "doc": "Active bankA to Active bankB"
                },
                {
                    "name": "trp",
                    "lsb": 16,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "2",
                    "doc": "Row Precharge Delay"
                },
                {
                    "name": "trc",
                    "lsb": 12,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "7",
                    "doc": "Row Cycle Delay"
                },
                {
                    "name": "twr",
                    "lsb": 8,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "2",
                    "doc": "Write Recovery Delay"
                },
                {
                    "name": "trcd",
                    "lsb": 4,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "2",
                    "doc": "Row to Column Delay"
                },
                {
                    "name": "tras",
                    "lsb": 0,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "5",
                    "doc": "Active to Precharge Delay"
                }
            ],
            "id": "ddrsdrc.tpr0",
            "name": "tpr0",
            "offset": "0xc",
            "doc": "DDRSDRC Timing Parameter 0 Register"
        },
        "ddrsdrc.tpr1": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 28,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "txp",
                    "lsb": 24,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "3",
                    "doc": "Exit Power-down Delay to First Command"
                },
                {
                    "name": "txsrd",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "200",
                    "doc": "ExiT Self Refresh Delay to Read Command"
                },
                {
                    "name": "txsnr",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "8",
                    "doc": "Exit Self Refresh Delay to Non-read Command"
                },
                {
                    "name": "rsvd0",
                    "lsb": 5,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "trfc",
                    "lsb": 0,
                    "nbits": 5,
                    "access": "read-write",
                    "reset": "8",
                    "doc": "Row Cycle Delay"
                }
            ],
            "id": "ddrsdrc.tpr1",
            "name": "tpr1",
            "offset": "0x10",
            "doc": "DDRSDRC Timing Parameter 1 Register"
        },
        "ddrsdrc.tpr2": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 20,
                    "nbits": 12,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "tfaw",
                    "lsb": 16,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Four Active window"
                },
                {
                    "name": "rsvd0",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "trtp",
                    "lsb": 12,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "2",
                    "doc": "Read to Precharge"
                },
                {
                    "name": "trpa",
                    "lsb": 8,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Row Precharge All Delay"
                },
                {
                    "name": "txards",
                    "lsb": 4,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "6",
                    "doc": "Exit Active Power Down Delay to Read Command in Mode \"Slow Exit\"."
                },
                {
                    "name": "txard",
                    "lsb": 0,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "2",
                    "doc": "Exit Active Power Down Delay to Read Command in Mode \"Fast Exit\"."
                }
            ],
            "id": "ddrsdrc.tpr2",
            "name": "tpr2",
            "offset": "0x14",
            "doc": "DDRSDRC Timing Parameter 2 Register"
        },
        "ddrsdrc.lpr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd5",
                    "lsb": 22,
                    "nbits": 10,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "upd_mr",
                    "lsb": 20,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Update Load Mode Register and Extended Mode Register"
                },
                {
                    "name": "rsvd4",
                    "lsb": 17,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "apde",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Active Power Down Exit Time"
                },
                {
                    "name": "rsvd3",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "timeout",
                    "lsb": 12,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Low Power Mode"
                },
                {
                    "name": "rsvd2",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ds",
                    "lsb": 8,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Drive Strength"
                },
                {
                    "name": "rsvd1",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "pasr",
                    "lsb": 4,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Partial Array Self Refresh"
                },
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "clk_fr",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Clock Frozen Command Bit"
                },
                {
                    "name": "lpcb",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Low-power Command Bit"
                }
            ],
            "id": "ddrsdrc.lpr",
            "name": "lpr",
            "offset": "0x1c",
            "doc": "DDRSDRC Low-power Register"
        },
        "ddrsdrc.md": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 5,
                    "nbits": 27,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "dbw",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Data Bus Width"
                },
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "md",
                    "lsb": 0,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Memory Device"
                }
            ],
            "id": "ddrsdrc.md",
            "name": "md",
            "offset": "0x20",
            "doc": "DDRSDRC Memory Device Register"
        },
        "ddrsdrc.dll": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "mdval",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "DLL Master Delay Value"
                },
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 5,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "mdovf",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "DLL Master Delay Overflow Flag"
                },
                {
                    "name": "mddec",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "DLL Master Delay Decrement"
                },
                {
                    "name": "mdinc",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "1",
                    "doc": "DLL Master Delay Increment"
                }
            ],
            "id": "ddrsdrc.dll",
            "name": "dll",
            "offset": "0x24",
            "doc": "DDRSDRC DLL Information Register"
        },
        "ddrsdrc.hs": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 3,
                    "nbits": 29,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "dis_anticip_read",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Anticip Read Access"
                },
                {
                    "name": "rsvd0",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                }
            ],
            "id": "ddrsdrc.hs",
            "name": "hs",
            "offset": "0x2c",
            "doc": "DDRSDRC High Speed Register"
        },
        "ddrsdrc.wpmr": {
            "type": "reg",
            "fields": [
                {
                    "name": "wpkey",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Write Protect KEY"
                },
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 7,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "wpen",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Write Protect Enable"
                }
            ],
            "id": "ddrsdrc.wpmr",
            "name": "wpmr",
            "offset": "0xe4",
            "doc": "DDRSDRC Write Protect Mode Register"
        },
        "ddrsdrc.wpsr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "wpvsrc",
                    "lsb": 8,
                    "nbits": 16,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Write Protect Violation Source"
                },
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 7,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "wpvs",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Write Protect Violation Status"
                }
            ],
            "id": "ddrsdrc.wpsr",
            "name": "wpsr",
            "offset": "0xe8",
            "doc": "DDRSDRC Write Protect Status Register"
        },
        "smc": {
            "type": "blk",
            "children": [
                "smc.setup0",
                "smc.pulse0",
                "smc.cycle0",
                "smc.mode0",
                "smc.setup1",
                "smc.pulse1",
                "smc.cycle1",
                "smc.mode1",
                "smc.setup2",
                "smc.pulse2",
                "smc.cycle2",
                "smc.mode2",
                "smc.setup3",
                "smc.pulse3",
                "smc.cycle3",
                "smc.mode3",
                "smc.setup4",
                "smc.pulse4",
                "smc.cycle4",
                "smc.mode4",
                "smc.setup5",
                "smc.pulse5",
                "smc.cycle5",
                "smc.mode5",
                "smc.delay1",
                "smc.delay2",
                "smc.delay3",
                "smc.delay4",
                "smc.delay5",
                "smc.delay6",
                "smc.delay7",
                "smc.delay8",
                "smc.wpmr",
                "smc.wpsr"
            ],
            "id": "smc",
            "name": "smc",
            "offset": "0xffffea00",
            "doc": "Static Memory Controller"
        },
        "smc.setup0": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd3",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ncs_rd_setup",
                    "lsb": 24,
                    "nbits": 6,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "NCS Setup Length in READ Access"
                },
                {
                    "name": "rsvd2",
                    "lsb": 22,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "nrd_setup",
                    "lsb": 16,
                    "nbits": 6,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "NRD Setup Length"
                },
                {
                    "name": "rsvd1",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ncs_wr_setup",
                    "lsb": 8,
                    "nbits": 6,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "NCS Setup Length in WRITE Access"
                },
                {
                    "name": "rsvd0",
                    "lsb": 6,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "nwe_setup",
                    "lsb": 0,
                    "nbits": 6,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "NWE Setup Length"
                }
            ],
            "id": "smc.setup0",
            "name": "setup0",
            "offset": "0x0",
            "doc": "SMC Setup Register (CS_number = 0)"
        },
        "smc.pulse0": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd3",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ncs_rd_pulse",
                    "lsb": 24,
                    "nbits": 7,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "NCS Pulse Length in READ Access"
                },
                {
                    "name": "rsvd2",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "nrd_pulse",
                    "lsb": 16,
                    "nbits": 7,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "NRD Pulse Length"
                },
                {
                    "name": "rsvd1",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ncs_wr_pulse",
                    "lsb": 8,
                    "nbits": 7,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "NCS Pulse Length in WRITE Access"
                },
                {
                    "name": "rsvd0",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "nwe_pulse",
                    "lsb": 0,
                    "nbits": 7,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "NWE Pulse Length"
                }
            ],
            "id": "smc.pulse0",
            "name": "pulse0",
            "offset": "0x4",
            "doc": "SMC Pulse Register (CS_number = 0)"
        },
        "smc.cycle0": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 25,
                    "nbits": 7,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "nrd_cycle",
                    "lsb": 16,
                    "nbits": 9,
                    "access": "read-write",
                    "reset": "3",
                    "doc": "Total Read Cycle Length"
                },
                {
                    "name": "rsvd0",
                    "lsb": 9,
                    "nbits": 7,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "nwe_cycle",
                    "lsb": 0,
                    "nbits": 9,
                    "access": "read-write",
                    "reset": "3",
                    "doc": "Total Write Cycle Length"
                }
            ],
            "id": "smc.cycle0",
            "name": "cycle0",
            "offset": "0x8",
            "doc": "SMC Cycle Register (CS_number = 0)"
        },
        "smc.mode0": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd6",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ps",
                    "lsb": 28,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Page Size"
                },
                {
                    "name": "rsvd5",
                    "lsb": 25,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "pmen",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Page Mode Enabled"
                },
                {
                    "name": "rsvd4",
                    "lsb": 21,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "tdf_mode",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "TDF Optimization"
                },
                {
                    "name": "tdf_cycles",
                    "lsb": 16,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data Float Time"
                },
                {
                    "name": "rsvd3",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "dbw",
                    "lsb": 12,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Data Bus Width"
                },
                {
                    "name": "rsvd2",
                    "lsb": 9,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "bat",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Byte Access Type"
                },
                {
                    "name": "rsvd1",
                    "lsb": 6,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "exnw_mode",
                    "lsb": 4,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "NWAIT Mode"
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "write_mode",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "read_mode",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                }
            ],
            "id": "smc.mode0",
            "name": "mode0",
            "offset": "0xc",
            "doc": "SMC Mode Register (CS_number = 0)"
        },
        "smc.setup1": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd3",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ncs_rd_setup",
                    "lsb": 24,
                    "nbits": 6,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "NCS Setup Length in READ Access"
                },
                {
                    "name": "rsvd2",
                    "lsb": 22,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "nrd_setup",
                    "lsb": 16,
                    "nbits": 6,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "NRD Setup Length"
                },
                {
                    "name": "rsvd1",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ncs_wr_setup",
                    "lsb": 8,
                    "nbits": 6,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "NCS Setup Length in WRITE Access"
                },
                {
                    "name": "rsvd0",
                    "lsb": 6,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "nwe_setup",
                    "lsb": 0,
                    "nbits": 6,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "NWE Setup Length"
                }
            ],
            "id": "smc.setup1",
            "name": "setup1",
            "offset": "0x10",
            "doc": "SMC Setup Register (CS_number = 1)"
        },
        "smc.pulse1": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd3",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ncs_rd_pulse",
                    "lsb": 24,
                    "nbits": 7,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "NCS Pulse Length in READ Access"
                },
                {
                    "name": "rsvd2",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "nrd_pulse",
                    "lsb": 16,
                    "nbits": 7,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "NRD Pulse Length"
                },
                {
                    "name": "rsvd1",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ncs_wr_pulse",
                    "lsb": 8,
                    "nbits": 7,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "NCS Pulse Length in WRITE Access"
                },
                {
                    "name": "rsvd0",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "nwe_pulse",
                    "lsb": 0,
                    "nbits": 7,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "NWE Pulse Length"
                }
            ],
            "id": "smc.pulse1",
            "name": "pulse1",
            "offset": "0x14",
            "doc": "SMC Pulse Register (CS_number = 1)"
        },
        "smc.cycle1": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 25,
                    "nbits": 7,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "nrd_cycle",
                    "lsb": 16,
                    "nbits": 9,
                    "access": "read-write",
                    "reset": "3",
                    "doc": "Total Read Cycle Length"
                },
                {
                    "name": "rsvd0",
                    "lsb": 9,
                    "nbits": 7,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "nwe_cycle",
                    "lsb": 0,
                    "nbits": 9,
                    "access": "read-write",
                    "reset": "3",
                    "doc": "Total Write Cycle Length"
                }
            ],
            "id": "smc.cycle1",
            "name": "cycle1",
            "offset": "0x18",
            "doc": "SMC Cycle Register (CS_number = 1)"
        },
        "smc.mode1": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd6",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ps",
                    "lsb": 28,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Page Size"
                },
                {
                    "name": "rsvd5",
                    "lsb": 25,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "pmen",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Page Mode Enabled"
                },
                {
                    "name": "rsvd4",
                    "lsb": 21,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "tdf_mode",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "TDF Optimization"
                },
                {
                    "name": "tdf_cycles",
                    "lsb": 16,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data Float Time"
                },
                {
                    "name": "rsvd3",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "dbw",
                    "lsb": 12,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Data Bus Width"
                },
                {
                    "name": "rsvd2",
                    "lsb": 9,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "bat",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Byte Access Type"
                },
                {
                    "name": "rsvd1",
                    "lsb": 6,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "exnw_mode",
                    "lsb": 4,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "NWAIT Mode"
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "write_mode",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "read_mode",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                }
            ],
            "id": "smc.mode1",
            "name": "mode1",
            "offset": "0x1c",
            "doc": "SMC Mode Register (CS_number = 1)"
        },
        "smc.setup2": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd3",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ncs_rd_setup",
                    "lsb": 24,
                    "nbits": 6,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "NCS Setup Length in READ Access"
                },
                {
                    "name": "rsvd2",
                    "lsb": 22,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "nrd_setup",
                    "lsb": 16,
                    "nbits": 6,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "NRD Setup Length"
                },
                {
                    "name": "rsvd1",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ncs_wr_setup",
                    "lsb": 8,
                    "nbits": 6,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "NCS Setup Length in WRITE Access"
                },
                {
                    "name": "rsvd0",
                    "lsb": 6,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "nwe_setup",
                    "lsb": 0,
                    "nbits": 6,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "NWE Setup Length"
                }
            ],
            "id": "smc.setup2",
            "name": "setup2",
            "offset": "0x20",
            "doc": "SMC Setup Register (CS_number = 2)"
        },
        "smc.pulse2": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd3",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ncs_rd_pulse",
                    "lsb": 24,
                    "nbits": 7,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "NCS Pulse Length in READ Access"
                },
                {
                    "name": "rsvd2",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "nrd_pulse",
                    "lsb": 16,
                    "nbits": 7,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "NRD Pulse Length"
                },
                {
                    "name": "rsvd1",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ncs_wr_pulse",
                    "lsb": 8,
                    "nbits": 7,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "NCS Pulse Length in WRITE Access"
                },
                {
                    "name": "rsvd0",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "nwe_pulse",
                    "lsb": 0,
                    "nbits": 7,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "NWE Pulse Length"
                }
            ],
            "id": "smc.pulse2",
            "name": "pulse2",
            "offset": "0x24",
            "doc": "SMC Pulse Register (CS_number = 2)"
        },
        "smc.cycle2": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 25,
                    "nbits": 7,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "nrd_cycle",
                    "lsb": 16,
                    "nbits": 9,
                    "access": "read-write",
                    "reset": "3",
                    "doc": "Total Read Cycle Length"
                },
                {
                    "name": "rsvd0",
                    "lsb": 9,
                    "nbits": 7,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "nwe_cycle",
                    "lsb": 0,
                    "nbits": 9,
                    "access": "read-write",
                    "reset": "3",
                    "doc": "Total Write Cycle Length"
                }
            ],
            "id": "smc.cycle2",
            "name": "cycle2",
            "offset": "0x28",
            "doc": "SMC Cycle Register (CS_number = 2)"
        },
        "smc.mode2": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd6",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ps",
                    "lsb": 28,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Page Size"
                },
                {
                    "name": "rsvd5",
                    "lsb": 25,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "pmen",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Page Mode Enabled"
                },
                {
                    "name": "rsvd4",
                    "lsb": 21,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "tdf_mode",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "TDF Optimization"
                },
                {
                    "name": "tdf_cycles",
                    "lsb": 16,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data Float Time"
                },
                {
                    "name": "rsvd3",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "dbw",
                    "lsb": 12,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Data Bus Width"
                },
                {
                    "name": "rsvd2",
                    "lsb": 9,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "bat",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Byte Access Type"
                },
                {
                    "name": "rsvd1",
                    "lsb": 6,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "exnw_mode",
                    "lsb": 4,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "NWAIT Mode"
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "write_mode",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "read_mode",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                }
            ],
            "id": "smc.mode2",
            "name": "mode2",
            "offset": "0x2c",
            "doc": "SMC Mode Register (CS_number = 2)"
        },
        "smc.setup3": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd3",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ncs_rd_setup",
                    "lsb": 24,
                    "nbits": 6,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "NCS Setup Length in READ Access"
                },
                {
                    "name": "rsvd2",
                    "lsb": 22,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "nrd_setup",
                    "lsb": 16,
                    "nbits": 6,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "NRD Setup Length"
                },
                {
                    "name": "rsvd1",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ncs_wr_setup",
                    "lsb": 8,
                    "nbits": 6,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "NCS Setup Length in WRITE Access"
                },
                {
                    "name": "rsvd0",
                    "lsb": 6,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "nwe_setup",
                    "lsb": 0,
                    "nbits": 6,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "NWE Setup Length"
                }
            ],
            "id": "smc.setup3",
            "name": "setup3",
            "offset": "0x30",
            "doc": "SMC Setup Register (CS_number = 3)"
        },
        "smc.pulse3": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd3",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ncs_rd_pulse",
                    "lsb": 24,
                    "nbits": 7,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "NCS Pulse Length in READ Access"
                },
                {
                    "name": "rsvd2",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "nrd_pulse",
                    "lsb": 16,
                    "nbits": 7,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "NRD Pulse Length"
                },
                {
                    "name": "rsvd1",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ncs_wr_pulse",
                    "lsb": 8,
                    "nbits": 7,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "NCS Pulse Length in WRITE Access"
                },
                {
                    "name": "rsvd0",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "nwe_pulse",
                    "lsb": 0,
                    "nbits": 7,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "NWE Pulse Length"
                }
            ],
            "id": "smc.pulse3",
            "name": "pulse3",
            "offset": "0x34",
            "doc": "SMC Pulse Register (CS_number = 3)"
        },
        "smc.cycle3": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 25,
                    "nbits": 7,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "nrd_cycle",
                    "lsb": 16,
                    "nbits": 9,
                    "access": "read-write",
                    "reset": "3",
                    "doc": "Total Read Cycle Length"
                },
                {
                    "name": "rsvd0",
                    "lsb": 9,
                    "nbits": 7,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "nwe_cycle",
                    "lsb": 0,
                    "nbits": 9,
                    "access": "read-write",
                    "reset": "3",
                    "doc": "Total Write Cycle Length"
                }
            ],
            "id": "smc.cycle3",
            "name": "cycle3",
            "offset": "0x38",
            "doc": "SMC Cycle Register (CS_number = 3)"
        },
        "smc.mode3": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd6",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ps",
                    "lsb": 28,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Page Size"
                },
                {
                    "name": "rsvd5",
                    "lsb": 25,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "pmen",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Page Mode Enabled"
                },
                {
                    "name": "rsvd4",
                    "lsb": 21,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "tdf_mode",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "TDF Optimization"
                },
                {
                    "name": "tdf_cycles",
                    "lsb": 16,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data Float Time"
                },
                {
                    "name": "rsvd3",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "dbw",
                    "lsb": 12,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Data Bus Width"
                },
                {
                    "name": "rsvd2",
                    "lsb": 9,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "bat",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Byte Access Type"
                },
                {
                    "name": "rsvd1",
                    "lsb": 6,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "exnw_mode",
                    "lsb": 4,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "NWAIT Mode"
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "write_mode",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "read_mode",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                }
            ],
            "id": "smc.mode3",
            "name": "mode3",
            "offset": "0x3c",
            "doc": "SMC Mode Register (CS_number = 3)"
        },
        "smc.setup4": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd3",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ncs_rd_setup",
                    "lsb": 24,
                    "nbits": 6,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "NCS Setup Length in READ Access"
                },
                {
                    "name": "rsvd2",
                    "lsb": 22,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "nrd_setup",
                    "lsb": 16,
                    "nbits": 6,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "NRD Setup Length"
                },
                {
                    "name": "rsvd1",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ncs_wr_setup",
                    "lsb": 8,
                    "nbits": 6,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "NCS Setup Length in WRITE Access"
                },
                {
                    "name": "rsvd0",
                    "lsb": 6,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "nwe_setup",
                    "lsb": 0,
                    "nbits": 6,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "NWE Setup Length"
                }
            ],
            "id": "smc.setup4",
            "name": "setup4",
            "offset": "0x40",
            "doc": "SMC Setup Register (CS_number = 4)"
        },
        "smc.pulse4": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd3",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ncs_rd_pulse",
                    "lsb": 24,
                    "nbits": 7,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "NCS Pulse Length in READ Access"
                },
                {
                    "name": "rsvd2",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "nrd_pulse",
                    "lsb": 16,
                    "nbits": 7,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "NRD Pulse Length"
                },
                {
                    "name": "rsvd1",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ncs_wr_pulse",
                    "lsb": 8,
                    "nbits": 7,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "NCS Pulse Length in WRITE Access"
                },
                {
                    "name": "rsvd0",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "nwe_pulse",
                    "lsb": 0,
                    "nbits": 7,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "NWE Pulse Length"
                }
            ],
            "id": "smc.pulse4",
            "name": "pulse4",
            "offset": "0x44",
            "doc": "SMC Pulse Register (CS_number = 4)"
        },
        "smc.cycle4": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 25,
                    "nbits": 7,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "nrd_cycle",
                    "lsb": 16,
                    "nbits": 9,
                    "access": "read-write",
                    "reset": "3",
                    "doc": "Total Read Cycle Length"
                },
                {
                    "name": "rsvd0",
                    "lsb": 9,
                    "nbits": 7,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "nwe_cycle",
                    "lsb": 0,
                    "nbits": 9,
                    "access": "read-write",
                    "reset": "3",
                    "doc": "Total Write Cycle Length"
                }
            ],
            "id": "smc.cycle4",
            "name": "cycle4",
            "offset": "0x48",
            "doc": "SMC Cycle Register (CS_number = 4)"
        },
        "smc.mode4": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd6",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ps",
                    "lsb": 28,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Page Size"
                },
                {
                    "name": "rsvd5",
                    "lsb": 25,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "pmen",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Page Mode Enabled"
                },
                {
                    "name": "rsvd4",
                    "lsb": 21,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "tdf_mode",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "TDF Optimization"
                },
                {
                    "name": "tdf_cycles",
                    "lsb": 16,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data Float Time"
                },
                {
                    "name": "rsvd3",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "dbw",
                    "lsb": 12,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Data Bus Width"
                },
                {
                    "name": "rsvd2",
                    "lsb": 9,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "bat",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Byte Access Type"
                },
                {
                    "name": "rsvd1",
                    "lsb": 6,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "exnw_mode",
                    "lsb": 4,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "NWAIT Mode"
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "write_mode",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "read_mode",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                }
            ],
            "id": "smc.mode4",
            "name": "mode4",
            "offset": "0x4c",
            "doc": "SMC Mode Register (CS_number = 4)"
        },
        "smc.setup5": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd3",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ncs_rd_setup",
                    "lsb": 24,
                    "nbits": 6,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "NCS Setup Length in READ Access"
                },
                {
                    "name": "rsvd2",
                    "lsb": 22,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "nrd_setup",
                    "lsb": 16,
                    "nbits": 6,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "NRD Setup Length"
                },
                {
                    "name": "rsvd1",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ncs_wr_setup",
                    "lsb": 8,
                    "nbits": 6,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "NCS Setup Length in WRITE Access"
                },
                {
                    "name": "rsvd0",
                    "lsb": 6,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "nwe_setup",
                    "lsb": 0,
                    "nbits": 6,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "NWE Setup Length"
                }
            ],
            "id": "smc.setup5",
            "name": "setup5",
            "offset": "0x50",
            "doc": "SMC Setup Register (CS_number = 5)"
        },
        "smc.pulse5": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd3",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ncs_rd_pulse",
                    "lsb": 24,
                    "nbits": 7,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "NCS Pulse Length in READ Access"
                },
                {
                    "name": "rsvd2",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "nrd_pulse",
                    "lsb": 16,
                    "nbits": 7,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "NRD Pulse Length"
                },
                {
                    "name": "rsvd1",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ncs_wr_pulse",
                    "lsb": 8,
                    "nbits": 7,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "NCS Pulse Length in WRITE Access"
                },
                {
                    "name": "rsvd0",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "nwe_pulse",
                    "lsb": 0,
                    "nbits": 7,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "NWE Pulse Length"
                }
            ],
            "id": "smc.pulse5",
            "name": "pulse5",
            "offset": "0x54",
            "doc": "SMC Pulse Register (CS_number = 5)"
        },
        "smc.cycle5": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 25,
                    "nbits": 7,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "nrd_cycle",
                    "lsb": 16,
                    "nbits": 9,
                    "access": "read-write",
                    "reset": "3",
                    "doc": "Total Read Cycle Length"
                },
                {
                    "name": "rsvd0",
                    "lsb": 9,
                    "nbits": 7,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "nwe_cycle",
                    "lsb": 0,
                    "nbits": 9,
                    "access": "read-write",
                    "reset": "3",
                    "doc": "Total Write Cycle Length"
                }
            ],
            "id": "smc.cycle5",
            "name": "cycle5",
            "offset": "0x58",
            "doc": "SMC Cycle Register (CS_number = 5)"
        },
        "smc.mode5": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd6",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ps",
                    "lsb": 28,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Page Size"
                },
                {
                    "name": "rsvd5",
                    "lsb": 25,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "pmen",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Page Mode Enabled"
                },
                {
                    "name": "rsvd4",
                    "lsb": 21,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "tdf_mode",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "TDF Optimization"
                },
                {
                    "name": "tdf_cycles",
                    "lsb": 16,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Data Float Time"
                },
                {
                    "name": "rsvd3",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "dbw",
                    "lsb": 12,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Data Bus Width"
                },
                {
                    "name": "rsvd2",
                    "lsb": 9,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "bat",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Byte Access Type"
                },
                {
                    "name": "rsvd1",
                    "lsb": 6,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "exnw_mode",
                    "lsb": 4,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "NWAIT Mode"
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "write_mode",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "read_mode",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                }
            ],
            "id": "smc.mode5",
            "name": "mode5",
            "offset": "0x5c",
            "doc": "SMC Mode Register (CS_number = 5)"
        },
        "smc.delay1": {
            "type": "reg",
            "fields": [
                {
                    "name": "delay8",
                    "lsb": 28,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "delay7",
                    "lsb": 24,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "delay6",
                    "lsb": 20,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "delay5",
                    "lsb": 16,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "delay4",
                    "lsb": 12,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "delay3",
                    "lsb": 8,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "delay2",
                    "lsb": 4,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "delay1",
                    "lsb": 0,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                }
            ],
            "id": "smc.delay1",
            "name": "delay1",
            "offset": "0xc0",
            "doc": "SMC Delay on I/O"
        },
        "smc.delay2": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "smc.delay2",
            "name": "delay2",
            "offset": "0xc4",
            "doc": "SMC Delay on I/O"
        },
        "smc.delay3": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "smc.delay3",
            "name": "delay3",
            "offset": "0xc8",
            "doc": "SMC Delay on I/O"
        },
        "smc.delay4": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "smc.delay4",
            "name": "delay4",
            "offset": "0xcc",
            "doc": "SMC Delay on I/O"
        },
        "smc.delay5": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "smc.delay5",
            "name": "delay5",
            "offset": "0xd0",
            "doc": "SMC Delay on I/O"
        },
        "smc.delay6": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "smc.delay6",
            "name": "delay6",
            "offset": "0xd4",
            "doc": "SMC Delay on I/O"
        },
        "smc.delay7": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "smc.delay7",
            "name": "delay7",
            "offset": "0xd8",
            "doc": "SMC Delay on I/O"
        },
        "smc.delay8": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "smc.delay8",
            "name": "delay8",
            "offset": "0xdc",
            "doc": "SMC Delay on I/O"
        },
        "smc.wpmr": {
            "type": "reg",
            "fields": [
                {
                    "name": "wpkey",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Write Protect KEY"
                },
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 7,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "wpen",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Write Protect Enable"
                }
            ],
            "id": "smc.wpmr",
            "name": "wpmr",
            "offset": "0xe4",
            "doc": "SMC Write Protect Mode Register"
        },
        "smc.wpsr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "wpvsrc",
                    "lsb": 8,
                    "nbits": 16,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Write Protect Violation Source"
                },
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 7,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "wpvs",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Write Protect Enable"
                }
            ],
            "id": "smc.wpsr",
            "name": "wpsr",
            "offset": "0xe8",
            "doc": "SMC Write Protect Status Register"
        },
        "dmac": {
            "type": "blk",
            "children": [
                "dmac.gcfg",
                "dmac.en",
                "dmac.sreq",
                "dmac.creq",
                "dmac.last",
                "dmac.ebcier",
                "dmac.ebcidr",
                "dmac.ebcimr",
                "dmac.ebcisr",
                "dmac.cher",
                "dmac.chdr",
                "dmac.chsr",
                "dmac.saddr0",
                "dmac.daddr0",
                "dmac.dscr0",
                "dmac.ctrla0",
                "dmac.ctrlb0",
                "dmac.cfg0",
                "dmac.spip0",
                "dmac.dpip0",
                "dmac.saddr1",
                "dmac.daddr1",
                "dmac.dscr1",
                "dmac.ctrla1",
                "dmac.ctrlb1",
                "dmac.cfg1",
                "dmac.spip1",
                "dmac.dpip1",
                "dmac.saddr2",
                "dmac.daddr2",
                "dmac.dscr2",
                "dmac.ctrla2",
                "dmac.ctrlb2",
                "dmac.cfg2",
                "dmac.spip2",
                "dmac.dpip2",
                "dmac.saddr3",
                "dmac.daddr3",
                "dmac.dscr3",
                "dmac.ctrla3",
                "dmac.ctrlb3",
                "dmac.cfg3",
                "dmac.spip3",
                "dmac.dpip3",
                "dmac.saddr4",
                "dmac.daddr4",
                "dmac.dscr4",
                "dmac.ctrla4",
                "dmac.ctrlb4",
                "dmac.cfg4",
                "dmac.spip4",
                "dmac.dpip4",
                "dmac.saddr5",
                "dmac.daddr5",
                "dmac.dscr5",
                "dmac.ctrla5",
                "dmac.ctrlb5",
                "dmac.cfg5",
                "dmac.spip5",
                "dmac.dpip5",
                "dmac.saddr6",
                "dmac.daddr6",
                "dmac.dscr6",
                "dmac.ctrla6",
                "dmac.ctrlb6",
                "dmac.cfg6",
                "dmac.spip6",
                "dmac.dpip6",
                "dmac.saddr7",
                "dmac.daddr7",
                "dmac.dscr7",
                "dmac.ctrla7",
                "dmac.ctrlb7",
                "dmac.cfg7",
                "dmac.spip7",
                "dmac.dpip7",
                "dmac.wpmr",
                "dmac.wpsr"
            ],
            "id": "dmac",
            "name": "dmac",
            "offset": "0xffffec00",
            "doc": "DMA Controller"
        },
        "dmac.gcfg": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd2",
                    "lsb": 9,
                    "nbits": 23,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "dicen",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Descriptor Integrity Check"
                },
                {
                    "name": "rsvd0",
                    "lsb": 5,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "arb_cfg",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Arbiter Configuration"
                },
                {
                    "name": "rsvd1",
                    "lsb": 0,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                }
            ],
            "id": "dmac.gcfg",
            "name": "gcfg",
            "offset": "0x0",
            "doc": "DMAC Global Configuration Register"
        },
        "dmac.en": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 31,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "enable",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                }
            ],
            "id": "dmac.en",
            "name": "en",
            "offset": "0x4",
            "doc": "DMAC Enable Register"
        },
        "dmac.sreq": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "dsreq7",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Destination Request"
                },
                {
                    "name": "ssreq7",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Source Request"
                },
                {
                    "name": "dsreq6",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Destination Request"
                },
                {
                    "name": "ssreq6",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Source Request"
                },
                {
                    "name": "dsreq5",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Destination Request"
                },
                {
                    "name": "ssreq5",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Source Request"
                },
                {
                    "name": "dsreq4",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Destination Request"
                },
                {
                    "name": "ssreq4",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Source Request"
                },
                {
                    "name": "dsreq3",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Destination Request"
                },
                {
                    "name": "ssreq3",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Source Request"
                },
                {
                    "name": "dsreq2",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Destination Request"
                },
                {
                    "name": "ssreq2",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Source Request"
                },
                {
                    "name": "dsreq1",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Destination Request"
                },
                {
                    "name": "ssreq1",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Source Request"
                },
                {
                    "name": "dsreq0",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Destination Request"
                },
                {
                    "name": "ssreq0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Source Request"
                }
            ],
            "id": "dmac.sreq",
            "name": "sreq",
            "offset": "0x8",
            "doc": "DMAC Software Single Request Register"
        },
        "dmac.creq": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "dcreq7",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Destination Chunk Request"
                },
                {
                    "name": "screq7",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Source Chunk Request"
                },
                {
                    "name": "dcreq6",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Destination Chunk Request"
                },
                {
                    "name": "screq6",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Source Chunk Request"
                },
                {
                    "name": "dcreq5",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Destination Chunk Request"
                },
                {
                    "name": "screq5",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Source Chunk Request"
                },
                {
                    "name": "dcreq4",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Destination Chunk Request"
                },
                {
                    "name": "screq4",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Source Chunk Request"
                },
                {
                    "name": "dcreq3",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Destination Chunk Request"
                },
                {
                    "name": "screq3",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Source Chunk Request"
                },
                {
                    "name": "dcreq2",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Destination Chunk Request"
                },
                {
                    "name": "screq2",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Source Chunk Request"
                },
                {
                    "name": "dcreq1",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Destination Chunk Request"
                },
                {
                    "name": "screq1",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Source Chunk Request"
                },
                {
                    "name": "dcreq0",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Destination Chunk Request"
                },
                {
                    "name": "screq0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Source Chunk Request"
                }
            ],
            "id": "dmac.creq",
            "name": "creq",
            "offset": "0xc",
            "doc": "DMAC Software Chunk Transfer Request Register"
        },
        "dmac.last": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "dlast7",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Destination Last"
                },
                {
                    "name": "slast7",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Source Last"
                },
                {
                    "name": "dlast6",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Destination Last"
                },
                {
                    "name": "slast6",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Source Last"
                },
                {
                    "name": "dlast5",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Destination Last"
                },
                {
                    "name": "slast5",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Source Last"
                },
                {
                    "name": "dlast4",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Destination Last"
                },
                {
                    "name": "slast4",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Source Last"
                },
                {
                    "name": "dlast3",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Destination Last"
                },
                {
                    "name": "slast3",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Source Last"
                },
                {
                    "name": "dlast2",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Destination Last"
                },
                {
                    "name": "slast2",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Source Last"
                },
                {
                    "name": "dlast1",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Destination Last"
                },
                {
                    "name": "slast1",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Source Last"
                },
                {
                    "name": "dlast0",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Destination Last"
                },
                {
                    "name": "slast0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Source Last"
                }
            ],
            "id": "dmac.last",
            "name": "last",
            "offset": "0x10",
            "doc": "DMAC Software Last Transfer Flag Register"
        },
        "dmac.ebcier": {
            "type": "reg",
            "fields": [
                {
                    "name": "dicerr7",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Descriptor Integrity Check Error [7:0]"
                },
                {
                    "name": "dicerr6",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Descriptor Integrity Check Error [7:0]"
                },
                {
                    "name": "dicerr5",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Descriptor Integrity Check Error [7:0]"
                },
                {
                    "name": "dicerr4",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Descriptor Integrity Check Error [7:0]"
                },
                {
                    "name": "dicerr3",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Descriptor Integrity Check Error [7:0]"
                },
                {
                    "name": "dicerr2",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Descriptor Integrity Check Error [7:0]"
                },
                {
                    "name": "dicerr1",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Descriptor Integrity Check Error [7:0]"
                },
                {
                    "name": "dicerr0",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Descriptor Integrity Check Error [7:0]"
                },
                {
                    "name": "err7",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Access Error [7:0]"
                },
                {
                    "name": "err6",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Access Error [7:0]"
                },
                {
                    "name": "err5",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Access Error [7:0]"
                },
                {
                    "name": "err4",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Access Error [7:0]"
                },
                {
                    "name": "err3",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Access Error [7:0]"
                },
                {
                    "name": "err2",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Access Error [7:0]"
                },
                {
                    "name": "err1",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Access Error [7:0]"
                },
                {
                    "name": "err0",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Access Error [7:0]"
                },
                {
                    "name": "cbtc7",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Chained Buffer Transfer Completed [7:0]"
                },
                {
                    "name": "cbtc6",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Chained Buffer Transfer Completed [7:0]"
                },
                {
                    "name": "cbtc5",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Chained Buffer Transfer Completed [7:0]"
                },
                {
                    "name": "cbtc4",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Chained Buffer Transfer Completed [7:0]"
                },
                {
                    "name": "cbtc3",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Chained Buffer Transfer Completed [7:0]"
                },
                {
                    "name": "cbtc2",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Chained Buffer Transfer Completed [7:0]"
                },
                {
                    "name": "cbtc1",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Chained Buffer Transfer Completed [7:0]"
                },
                {
                    "name": "cbtc0",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Chained Buffer Transfer Completed [7:0]"
                },
                {
                    "name": "btc7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Buffer Transfer Completed [7:0]"
                },
                {
                    "name": "btc6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Buffer Transfer Completed [7:0]"
                },
                {
                    "name": "btc5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Buffer Transfer Completed [7:0]"
                },
                {
                    "name": "btc4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Buffer Transfer Completed [7:0]"
                },
                {
                    "name": "btc3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Buffer Transfer Completed [7:0]"
                },
                {
                    "name": "btc2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Buffer Transfer Completed [7:0]"
                },
                {
                    "name": "btc1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Buffer Transfer Completed [7:0]"
                },
                {
                    "name": "btc0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Buffer Transfer Completed [7:0]"
                }
            ],
            "id": "dmac.ebcier",
            "name": "ebcier",
            "offset": "0x18",
            "doc": "DMAC Error, Chained Buffer Transfer Completed Interrupt and Buffer Transfer Completed Interrupt Enable register."
        },
        "dmac.ebcidr": {
            "type": "reg",
            "fields": [
                {
                    "name": "dicerr7",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Descriptor Integrity Check Error [7:0]"
                },
                {
                    "name": "dicerr6",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Descriptor Integrity Check Error [7:0]"
                },
                {
                    "name": "dicerr5",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Descriptor Integrity Check Error [7:0]"
                },
                {
                    "name": "dicerr4",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Descriptor Integrity Check Error [7:0]"
                },
                {
                    "name": "dicerr3",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Descriptor Integrity Check Error [7:0]"
                },
                {
                    "name": "dicerr2",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Descriptor Integrity Check Error [7:0]"
                },
                {
                    "name": "dicerr1",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Descriptor Integrity Check Error [7:0]"
                },
                {
                    "name": "dicerr0",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Descriptor Integrity Check Error [7:0]"
                },
                {
                    "name": "err7",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Access Error [7:0]"
                },
                {
                    "name": "err6",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Access Error [7:0]"
                },
                {
                    "name": "err5",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Access Error [7:0]"
                },
                {
                    "name": "err4",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Access Error [7:0]"
                },
                {
                    "name": "err3",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Access Error [7:0]"
                },
                {
                    "name": "err2",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Access Error [7:0]"
                },
                {
                    "name": "err1",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Access Error [7:0]"
                },
                {
                    "name": "err0",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Access Error [7:0]"
                },
                {
                    "name": "cbtc7",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Chained Buffer Transfer Completed [7:0]"
                },
                {
                    "name": "cbtc6",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Chained Buffer Transfer Completed [7:0]"
                },
                {
                    "name": "cbtc5",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Chained Buffer Transfer Completed [7:0]"
                },
                {
                    "name": "cbtc4",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Chained Buffer Transfer Completed [7:0]"
                },
                {
                    "name": "cbtc3",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Chained Buffer Transfer Completed [7:0]"
                },
                {
                    "name": "cbtc2",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Chained Buffer Transfer Completed [7:0]"
                },
                {
                    "name": "cbtc1",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Chained Buffer Transfer Completed [7:0]"
                },
                {
                    "name": "cbtc0",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Chained Buffer Transfer Completed [7:0]"
                },
                {
                    "name": "btc7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Buffer Transfer Completed [7:0]"
                },
                {
                    "name": "btc6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Buffer Transfer Completed [7:0]"
                },
                {
                    "name": "btc5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Buffer Transfer Completed [7:0]"
                },
                {
                    "name": "btc4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Buffer Transfer Completed [7:0]"
                },
                {
                    "name": "btc3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Buffer Transfer Completed [7:0]"
                },
                {
                    "name": "btc2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Buffer Transfer Completed [7:0]"
                },
                {
                    "name": "btc1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Buffer Transfer Completed [7:0]"
                },
                {
                    "name": "btc0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Buffer Transfer Completed [7:0]"
                }
            ],
            "id": "dmac.ebcidr",
            "name": "ebcidr",
            "offset": "0x1c",
            "doc": "DMAC Error, Chained Buffer Transfer Completed Interrupt and Buffer Transfer Completed Interrupt Disable register."
        },
        "dmac.ebcimr": {
            "type": "reg",
            "fields": [
                {
                    "name": "dicerr7",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Descriptor Integrity Check Error [7:0]"
                },
                {
                    "name": "dicerr6",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Descriptor Integrity Check Error [7:0]"
                },
                {
                    "name": "dicerr5",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Descriptor Integrity Check Error [7:0]"
                },
                {
                    "name": "dicerr4",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Descriptor Integrity Check Error [7:0]"
                },
                {
                    "name": "dicerr3",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Descriptor Integrity Check Error [7:0]"
                },
                {
                    "name": "dicerr2",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Descriptor Integrity Check Error [7:0]"
                },
                {
                    "name": "dicerr1",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Descriptor Integrity Check Error [7:0]"
                },
                {
                    "name": "dicerr0",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Descriptor Integrity Check Error [7:0]"
                },
                {
                    "name": "err7",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Access Error [7:0]"
                },
                {
                    "name": "err6",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Access Error [7:0]"
                },
                {
                    "name": "err5",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Access Error [7:0]"
                },
                {
                    "name": "err4",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Access Error [7:0]"
                },
                {
                    "name": "err3",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Access Error [7:0]"
                },
                {
                    "name": "err2",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Access Error [7:0]"
                },
                {
                    "name": "err1",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Access Error [7:0]"
                },
                {
                    "name": "err0",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Access Error [7:0]"
                },
                {
                    "name": "cbtc7",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Chained Buffer Transfer Completed [7:0]"
                },
                {
                    "name": "cbtc6",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Chained Buffer Transfer Completed [7:0]"
                },
                {
                    "name": "cbtc5",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Chained Buffer Transfer Completed [7:0]"
                },
                {
                    "name": "cbtc4",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Chained Buffer Transfer Completed [7:0]"
                },
                {
                    "name": "cbtc3",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Chained Buffer Transfer Completed [7:0]"
                },
                {
                    "name": "cbtc2",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Chained Buffer Transfer Completed [7:0]"
                },
                {
                    "name": "cbtc1",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Chained Buffer Transfer Completed [7:0]"
                },
                {
                    "name": "cbtc0",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Chained Buffer Transfer Completed [7:0]"
                },
                {
                    "name": "btc7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Buffer Transfer Completed [7:0]"
                },
                {
                    "name": "btc6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Buffer Transfer Completed [7:0]"
                },
                {
                    "name": "btc5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Buffer Transfer Completed [7:0]"
                },
                {
                    "name": "btc4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Buffer Transfer Completed [7:0]"
                },
                {
                    "name": "btc3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Buffer Transfer Completed [7:0]"
                },
                {
                    "name": "btc2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Buffer Transfer Completed [7:0]"
                },
                {
                    "name": "btc1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Buffer Transfer Completed [7:0]"
                },
                {
                    "name": "btc0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Buffer Transfer Completed [7:0]"
                }
            ],
            "id": "dmac.ebcimr",
            "name": "ebcimr",
            "offset": "0x20",
            "doc": "DMAC Error, Chained Buffer Transfer Completed Interrupt and Buffer transfer completed Mask Register."
        },
        "dmac.ebcisr": {
            "type": "reg",
            "fields": [
                {
                    "name": "dicerr7",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Descriptor Integrity Check Error [7:0]"
                },
                {
                    "name": "dicerr6",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Descriptor Integrity Check Error [7:0]"
                },
                {
                    "name": "dicerr5",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Descriptor Integrity Check Error [7:0]"
                },
                {
                    "name": "dicerr4",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Descriptor Integrity Check Error [7:0]"
                },
                {
                    "name": "dicerr3",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Descriptor Integrity Check Error [7:0]"
                },
                {
                    "name": "dicerr2",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Descriptor Integrity Check Error [7:0]"
                },
                {
                    "name": "dicerr1",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Descriptor Integrity Check Error [7:0]"
                },
                {
                    "name": "dicerr0",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Descriptor Integrity Check Error [7:0]"
                },
                {
                    "name": "err7",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Access Error [7:0]"
                },
                {
                    "name": "err6",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Access Error [7:0]"
                },
                {
                    "name": "err5",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Access Error [7:0]"
                },
                {
                    "name": "err4",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Access Error [7:0]"
                },
                {
                    "name": "err3",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Access Error [7:0]"
                },
                {
                    "name": "err2",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Access Error [7:0]"
                },
                {
                    "name": "err1",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Access Error [7:0]"
                },
                {
                    "name": "err0",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Access Error [7:0]"
                },
                {
                    "name": "cbtc7",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Chained Buffer Transfer Completed [7:0]"
                },
                {
                    "name": "cbtc6",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Chained Buffer Transfer Completed [7:0]"
                },
                {
                    "name": "cbtc5",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Chained Buffer Transfer Completed [7:0]"
                },
                {
                    "name": "cbtc4",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Chained Buffer Transfer Completed [7:0]"
                },
                {
                    "name": "cbtc3",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Chained Buffer Transfer Completed [7:0]"
                },
                {
                    "name": "cbtc2",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Chained Buffer Transfer Completed [7:0]"
                },
                {
                    "name": "cbtc1",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Chained Buffer Transfer Completed [7:0]"
                },
                {
                    "name": "cbtc0",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Chained Buffer Transfer Completed [7:0]"
                },
                {
                    "name": "btc7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Buffer Transfer Completed [7:0]"
                },
                {
                    "name": "btc6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Buffer Transfer Completed [7:0]"
                },
                {
                    "name": "btc5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Buffer Transfer Completed [7:0]"
                },
                {
                    "name": "btc4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Buffer Transfer Completed [7:0]"
                },
                {
                    "name": "btc3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Buffer Transfer Completed [7:0]"
                },
                {
                    "name": "btc2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Buffer Transfer Completed [7:0]"
                },
                {
                    "name": "btc1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Buffer Transfer Completed [7:0]"
                },
                {
                    "name": "btc0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Buffer Transfer Completed [7:0]"
                }
            ],
            "id": "dmac.ebcisr",
            "name": "ebcisr",
            "offset": "0x24",
            "doc": "DMAC Error, Chained Buffer Transfer Completed Interrupt and Buffer transfer completed Status Register."
        },
        "dmac.cher": {
            "type": "reg",
            "fields": [
                {
                    "name": "keep7",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Keep on [7:0]"
                },
                {
                    "name": "keep6",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Keep on [7:0]"
                },
                {
                    "name": "keep5",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Keep on [7:0]"
                },
                {
                    "name": "keep4",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Keep on [7:0]"
                },
                {
                    "name": "keep3",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Keep on [7:0]"
                },
                {
                    "name": "keep2",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Keep on [7:0]"
                },
                {
                    "name": "keep1",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Keep on [7:0]"
                },
                {
                    "name": "keep0",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Keep on [7:0]"
                },
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "susp7",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Suspend [7:0]"
                },
                {
                    "name": "susp6",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Suspend [7:0]"
                },
                {
                    "name": "susp5",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Suspend [7:0]"
                },
                {
                    "name": "susp4",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Suspend [7:0]"
                },
                {
                    "name": "susp3",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Suspend [7:0]"
                },
                {
                    "name": "susp2",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Suspend [7:0]"
                },
                {
                    "name": "susp1",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Suspend [7:0]"
                },
                {
                    "name": "susp0",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Suspend [7:0]"
                },
                {
                    "name": "ena7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Enable [7:0]"
                },
                {
                    "name": "ena6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Enable [7:0]"
                },
                {
                    "name": "ena5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Enable [7:0]"
                },
                {
                    "name": "ena4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Enable [7:0]"
                },
                {
                    "name": "ena3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Enable [7:0]"
                },
                {
                    "name": "ena2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Enable [7:0]"
                },
                {
                    "name": "ena1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Enable [7:0]"
                },
                {
                    "name": "ena0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Enable [7:0]"
                }
            ],
            "id": "dmac.cher",
            "name": "cher",
            "offset": "0x28",
            "doc": "DMAC Channel Handler Enable Register"
        },
        "dmac.chdr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "res7",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Resume [7:0]"
                },
                {
                    "name": "res6",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Resume [7:0]"
                },
                {
                    "name": "res5",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Resume [7:0]"
                },
                {
                    "name": "res4",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Resume [7:0]"
                },
                {
                    "name": "res3",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Resume [7:0]"
                },
                {
                    "name": "res2",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Resume [7:0]"
                },
                {
                    "name": "res1",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Resume [7:0]"
                },
                {
                    "name": "res0",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Resume [7:0]"
                },
                {
                    "name": "dis7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Disable [7:0]"
                },
                {
                    "name": "dis6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Disable [7:0]"
                },
                {
                    "name": "dis5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Disable [7:0]"
                },
                {
                    "name": "dis4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Disable [7:0]"
                },
                {
                    "name": "dis3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Disable [7:0]"
                },
                {
                    "name": "dis2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Disable [7:0]"
                },
                {
                    "name": "dis1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Disable [7:0]"
                },
                {
                    "name": "dis0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Disable [7:0]"
                }
            ],
            "id": "dmac.chdr",
            "name": "chdr",
            "offset": "0x2c",
            "doc": "DMAC Channel Handler Disable Register"
        },
        "dmac.chsr": {
            "type": "reg",
            "fields": [
                {
                    "name": "stal7",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Stalled [7:0]"
                },
                {
                    "name": "stal6",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Stalled [7:0]"
                },
                {
                    "name": "stal5",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Stalled [7:0]"
                },
                {
                    "name": "stal4",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Stalled [7:0]"
                },
                {
                    "name": "stal3",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Stalled [7:0]"
                },
                {
                    "name": "stal2",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Stalled [7:0]"
                },
                {
                    "name": "stal1",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Stalled [7:0]"
                },
                {
                    "name": "stal0",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Stalled [7:0]"
                },
                {
                    "name": "empt7",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "1",
                    "doc": "Empty [7:0]"
                },
                {
                    "name": "empt6",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "1",
                    "doc": "Empty [7:0]"
                },
                {
                    "name": "empt5",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "1",
                    "doc": "Empty [7:0]"
                },
                {
                    "name": "empt4",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "1",
                    "doc": "Empty [7:0]"
                },
                {
                    "name": "empt3",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "1",
                    "doc": "Empty [7:0]"
                },
                {
                    "name": "empt2",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "1",
                    "doc": "Empty [7:0]"
                },
                {
                    "name": "empt1",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "1",
                    "doc": "Empty [7:0]"
                },
                {
                    "name": "empt0",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "1",
                    "doc": "Empty [7:0]"
                },
                {
                    "name": "susp7",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Suspend [7:0]"
                },
                {
                    "name": "susp6",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Suspend [7:0]"
                },
                {
                    "name": "susp5",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Suspend [7:0]"
                },
                {
                    "name": "susp4",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Suspend [7:0]"
                },
                {
                    "name": "susp3",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Suspend [7:0]"
                },
                {
                    "name": "susp2",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Suspend [7:0]"
                },
                {
                    "name": "susp1",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Suspend [7:0]"
                },
                {
                    "name": "susp0",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Suspend [7:0]"
                },
                {
                    "name": "ena7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Enable [7:0]"
                },
                {
                    "name": "ena6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Enable [7:0]"
                },
                {
                    "name": "ena5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Enable [7:0]"
                },
                {
                    "name": "ena4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Enable [7:0]"
                },
                {
                    "name": "ena3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Enable [7:0]"
                },
                {
                    "name": "ena2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Enable [7:0]"
                },
                {
                    "name": "ena1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Enable [7:0]"
                },
                {
                    "name": "ena0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Enable [7:0]"
                }
            ],
            "id": "dmac.chsr",
            "name": "chsr",
            "offset": "0x30",
            "doc": "DMAC Channel Handler Status Register"
        },
        "dmac.saddr0": {
            "type": "reg",
            "fields": [
                {
                    "name": "saddr",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel x Source Address"
                }
            ],
            "id": "dmac.saddr0",
            "name": "saddr0",
            "offset": "0x3c",
            "doc": "DMAC Channel Source Address Register (ch_num = 0)"
        },
        "dmac.daddr0": {
            "type": "reg",
            "fields": [
                {
                    "name": "daddr",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel x Destination Address"
                }
            ],
            "id": "dmac.daddr0",
            "name": "daddr0",
            "offset": "0x40",
            "doc": "DMAC Channel Destination Address Register (ch_num = 0)"
        },
        "dmac.dscr0": {
            "type": "reg",
            "fields": [
                {
                    "name": "dscr",
                    "lsb": 2,
                    "nbits": 30,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Buffer Transfer Descriptor Address"
                },
                {
                    "name": "dscr_if",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                }
            ],
            "id": "dmac.dscr0",
            "name": "dscr0",
            "offset": "0x44",
            "doc": "DMAC Channel Descriptor Address Register (ch_num = 0)"
        },
        "dmac.ctrla0": {
            "type": "reg",
            "fields": [
                {
                    "name": "done",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "rsvd3",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "dst_width",
                    "lsb": 28,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Transfer Width for the Destination"
                },
                {
                    "name": "rsvd2",
                    "lsb": 26,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "src_width",
                    "lsb": 24,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Transfer Width for the Source"
                },
                {
                    "name": "rsvd1",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "dcsize",
                    "lsb": 20,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Destination Chunk Transfer Size"
                },
                {
                    "name": "rsvd0",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "scsize",
                    "lsb": 16,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Source Chunk Transfer Size."
                },
                {
                    "name": "btsize",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Buffer Transfer Size"
                }
            ],
            "id": "dmac.ctrla0",
            "name": "ctrla0",
            "offset": "0x48",
            "doc": "DMAC Channel Control A Register (ch_num = 0)"
        },
        "dmac.ctrlb0": {
            "type": "reg",
            "fields": [
                {
                    "name": "auto",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Automatic Multiple Buffer Transfer"
                },
                {
                    "name": "ien",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "dst_incr",
                    "lsb": 28,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Incrementing, Decrementing or Fixed Address for the Destination"
                },
                {
                    "name": "rsvd5",
                    "lsb": 26,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "src_incr",
                    "lsb": 24,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Incrementing, Decrementing or Fixed Address for the Source"
                },
                {
                    "name": "fc",
                    "lsb": 21,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Flow Control"
                },
                {
                    "name": "dst_dscr",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Destination Address Descriptor"
                },
                {
                    "name": "rsvd4",
                    "lsb": 17,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "src_dscr",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Source Address Descriptor"
                },
                {
                    "name": "rsvd3",
                    "lsb": 13,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "dst_pip",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Destination Picture-in-Picture Mode"
                },
                {
                    "name": "rsvd2",
                    "lsb": 9,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "src_pip",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Source Picture-in-Picture Mode"
                },
                {
                    "name": "rsvd1",
                    "lsb": 6,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "dif",
                    "lsb": 4,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Destination Interface Selection Field"
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sif",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Source Interface Selection Field"
                }
            ],
            "id": "dmac.ctrlb0",
            "name": "ctrlb0",
            "offset": "0x4c",
            "doc": "DMAC Channel Control B Register (ch_num = 0)"
        },
        "dmac.cfg0": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd3",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "fifocfg",
                    "lsb": 28,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "FIFO Configuration"
                },
                {
                    "name": "rsvd2",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ahb_prot",
                    "lsb": 24,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "AHB Protection"
                },
                {
                    "name": "rsvd1",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "lock_if_l",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Master Interface Arbiter Lock"
                },
                {
                    "name": "lock_b",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bus Lock"
                },
                {
                    "name": "lock_if",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Interface Lock"
                },
                {
                    "name": "rsvd0",
                    "lsb": 17,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sod",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Stop On Done"
                },
                {
                    "name": "dst_per_msb",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "DST_PER Most Significant Bits"
                },
                {
                    "name": "dst_h2sel",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Software or Hardware Selection for the Destination"
                },
                {
                    "name": "dst_rep",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Destination Reloaded from Previous"
                },
                {
                    "name": "src_per_msb",
                    "lsb": 10,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "SRC_PER Most Significant Bits"
                },
                {
                    "name": "src_h2sel",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Software or Hardware Selection for the Source"
                },
                {
                    "name": "src_rep",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Source Reloaded from Previous"
                },
                {
                    "name": "dst_per",
                    "lsb": 4,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Destination with Peripheral identifier"
                },
                {
                    "name": "src_per",
                    "lsb": 0,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Source with Peripheral identifier"
                }
            ],
            "id": "dmac.cfg0",
            "name": "cfg0",
            "offset": "0x50",
            "doc": "DMAC Channel Configuration Register (ch_num = 0)"
        },
        "dmac.spip0": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 26,
                    "nbits": 6,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "spip_boundary",
                    "lsb": 16,
                    "nbits": 10,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Source Picture-in-Picture Boundary"
                },
                {
                    "name": "spip_hole",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Source Picture-in-Picture Hole"
                }
            ],
            "id": "dmac.spip0",
            "name": "spip0",
            "offset": "0x54",
            "doc": "DMAC Channel Source Picture-in-Picture Configuration Register (ch_num = 0)"
        },
        "dmac.dpip0": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 26,
                    "nbits": 6,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "dpip_boundary",
                    "lsb": 16,
                    "nbits": 10,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Destination Picture-in-Picture Boundary"
                },
                {
                    "name": "dpip_hole",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Destination Picture-in-Picture Hole"
                }
            ],
            "id": "dmac.dpip0",
            "name": "dpip0",
            "offset": "0x58",
            "doc": "DMAC Channel Destination Picture-in-Picture Configuration Register (ch_num = 0)"
        },
        "dmac.saddr1": {
            "type": "reg",
            "fields": [
                {
                    "name": "saddr",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel x Source Address"
                }
            ],
            "id": "dmac.saddr1",
            "name": "saddr1",
            "offset": "0x64",
            "doc": "DMAC Channel Source Address Register (ch_num = 1)"
        },
        "dmac.daddr1": {
            "type": "reg",
            "fields": [
                {
                    "name": "daddr",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel x Destination Address"
                }
            ],
            "id": "dmac.daddr1",
            "name": "daddr1",
            "offset": "0x68",
            "doc": "DMAC Channel Destination Address Register (ch_num = 1)"
        },
        "dmac.dscr1": {
            "type": "reg",
            "fields": [
                {
                    "name": "dscr",
                    "lsb": 2,
                    "nbits": 30,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Buffer Transfer Descriptor Address"
                },
                {
                    "name": "dscr_if",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                }
            ],
            "id": "dmac.dscr1",
            "name": "dscr1",
            "offset": "0x6c",
            "doc": "DMAC Channel Descriptor Address Register (ch_num = 1)"
        },
        "dmac.ctrla1": {
            "type": "reg",
            "fields": [
                {
                    "name": "done",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "rsvd3",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "dst_width",
                    "lsb": 28,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Transfer Width for the Destination"
                },
                {
                    "name": "rsvd2",
                    "lsb": 26,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "src_width",
                    "lsb": 24,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Transfer Width for the Source"
                },
                {
                    "name": "rsvd1",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "dcsize",
                    "lsb": 20,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Destination Chunk Transfer Size"
                },
                {
                    "name": "rsvd0",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "scsize",
                    "lsb": 16,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Source Chunk Transfer Size."
                },
                {
                    "name": "btsize",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Buffer Transfer Size"
                }
            ],
            "id": "dmac.ctrla1",
            "name": "ctrla1",
            "offset": "0x70",
            "doc": "DMAC Channel Control A Register (ch_num = 1)"
        },
        "dmac.ctrlb1": {
            "type": "reg",
            "fields": [
                {
                    "name": "auto",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Automatic Multiple Buffer Transfer"
                },
                {
                    "name": "ien",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "dst_incr",
                    "lsb": 28,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Incrementing, Decrementing or Fixed Address for the Destination"
                },
                {
                    "name": "rsvd5",
                    "lsb": 26,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "src_incr",
                    "lsb": 24,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Incrementing, Decrementing or Fixed Address for the Source"
                },
                {
                    "name": "fc",
                    "lsb": 21,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Flow Control"
                },
                {
                    "name": "dst_dscr",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Destination Address Descriptor"
                },
                {
                    "name": "rsvd4",
                    "lsb": 17,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "src_dscr",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Source Address Descriptor"
                },
                {
                    "name": "rsvd3",
                    "lsb": 13,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "dst_pip",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Destination Picture-in-Picture Mode"
                },
                {
                    "name": "rsvd2",
                    "lsb": 9,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "src_pip",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Source Picture-in-Picture Mode"
                },
                {
                    "name": "rsvd1",
                    "lsb": 6,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "dif",
                    "lsb": 4,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Destination Interface Selection Field"
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sif",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Source Interface Selection Field"
                }
            ],
            "id": "dmac.ctrlb1",
            "name": "ctrlb1",
            "offset": "0x74",
            "doc": "DMAC Channel Control B Register (ch_num = 1)"
        },
        "dmac.cfg1": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd3",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "fifocfg",
                    "lsb": 28,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "FIFO Configuration"
                },
                {
                    "name": "rsvd2",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ahb_prot",
                    "lsb": 24,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "AHB Protection"
                },
                {
                    "name": "rsvd1",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "lock_if_l",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Master Interface Arbiter Lock"
                },
                {
                    "name": "lock_b",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bus Lock"
                },
                {
                    "name": "lock_if",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Interface Lock"
                },
                {
                    "name": "rsvd0",
                    "lsb": 17,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sod",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Stop On Done"
                },
                {
                    "name": "dst_per_msb",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "DST_PER Most Significant Bits"
                },
                {
                    "name": "dst_h2sel",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Software or Hardware Selection for the Destination"
                },
                {
                    "name": "dst_rep",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Destination Reloaded from Previous"
                },
                {
                    "name": "src_per_msb",
                    "lsb": 10,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "SRC_PER Most Significant Bits"
                },
                {
                    "name": "src_h2sel",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Software or Hardware Selection for the Source"
                },
                {
                    "name": "src_rep",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Source Reloaded from Previous"
                },
                {
                    "name": "dst_per",
                    "lsb": 4,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Destination with Peripheral identifier"
                },
                {
                    "name": "src_per",
                    "lsb": 0,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Source with Peripheral identifier"
                }
            ],
            "id": "dmac.cfg1",
            "name": "cfg1",
            "offset": "0x78",
            "doc": "DMAC Channel Configuration Register (ch_num = 1)"
        },
        "dmac.spip1": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 26,
                    "nbits": 6,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "spip_boundary",
                    "lsb": 16,
                    "nbits": 10,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Source Picture-in-Picture Boundary"
                },
                {
                    "name": "spip_hole",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Source Picture-in-Picture Hole"
                }
            ],
            "id": "dmac.spip1",
            "name": "spip1",
            "offset": "0x7c",
            "doc": "DMAC Channel Source Picture-in-Picture Configuration Register (ch_num = 1)"
        },
        "dmac.dpip1": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 26,
                    "nbits": 6,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "dpip_boundary",
                    "lsb": 16,
                    "nbits": 10,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Destination Picture-in-Picture Boundary"
                },
                {
                    "name": "dpip_hole",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Destination Picture-in-Picture Hole"
                }
            ],
            "id": "dmac.dpip1",
            "name": "dpip1",
            "offset": "0x80",
            "doc": "DMAC Channel Destination Picture-in-Picture Configuration Register (ch_num = 1)"
        },
        "dmac.saddr2": {
            "type": "reg",
            "fields": [
                {
                    "name": "saddr",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel x Source Address"
                }
            ],
            "id": "dmac.saddr2",
            "name": "saddr2",
            "offset": "0x8c",
            "doc": "DMAC Channel Source Address Register (ch_num = 2)"
        },
        "dmac.daddr2": {
            "type": "reg",
            "fields": [
                {
                    "name": "daddr",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel x Destination Address"
                }
            ],
            "id": "dmac.daddr2",
            "name": "daddr2",
            "offset": "0x90",
            "doc": "DMAC Channel Destination Address Register (ch_num = 2)"
        },
        "dmac.dscr2": {
            "type": "reg",
            "fields": [
                {
                    "name": "dscr",
                    "lsb": 2,
                    "nbits": 30,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Buffer Transfer Descriptor Address"
                },
                {
                    "name": "dscr_if",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                }
            ],
            "id": "dmac.dscr2",
            "name": "dscr2",
            "offset": "0x94",
            "doc": "DMAC Channel Descriptor Address Register (ch_num = 2)"
        },
        "dmac.ctrla2": {
            "type": "reg",
            "fields": [
                {
                    "name": "done",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "rsvd3",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "dst_width",
                    "lsb": 28,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Transfer Width for the Destination"
                },
                {
                    "name": "rsvd2",
                    "lsb": 26,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "src_width",
                    "lsb": 24,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Transfer Width for the Source"
                },
                {
                    "name": "rsvd1",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "dcsize",
                    "lsb": 20,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Destination Chunk Transfer Size"
                },
                {
                    "name": "rsvd0",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "scsize",
                    "lsb": 16,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Source Chunk Transfer Size."
                },
                {
                    "name": "btsize",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Buffer Transfer Size"
                }
            ],
            "id": "dmac.ctrla2",
            "name": "ctrla2",
            "offset": "0x98",
            "doc": "DMAC Channel Control A Register (ch_num = 2)"
        },
        "dmac.ctrlb2": {
            "type": "reg",
            "fields": [
                {
                    "name": "auto",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Automatic Multiple Buffer Transfer"
                },
                {
                    "name": "ien",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "dst_incr",
                    "lsb": 28,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Incrementing, Decrementing or Fixed Address for the Destination"
                },
                {
                    "name": "rsvd5",
                    "lsb": 26,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "src_incr",
                    "lsb": 24,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Incrementing, Decrementing or Fixed Address for the Source"
                },
                {
                    "name": "fc",
                    "lsb": 21,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Flow Control"
                },
                {
                    "name": "dst_dscr",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Destination Address Descriptor"
                },
                {
                    "name": "rsvd4",
                    "lsb": 17,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "src_dscr",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Source Address Descriptor"
                },
                {
                    "name": "rsvd3",
                    "lsb": 13,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "dst_pip",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Destination Picture-in-Picture Mode"
                },
                {
                    "name": "rsvd2",
                    "lsb": 9,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "src_pip",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Source Picture-in-Picture Mode"
                },
                {
                    "name": "rsvd1",
                    "lsb": 6,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "dif",
                    "lsb": 4,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Destination Interface Selection Field"
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sif",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Source Interface Selection Field"
                }
            ],
            "id": "dmac.ctrlb2",
            "name": "ctrlb2",
            "offset": "0x9c",
            "doc": "DMAC Channel Control B Register (ch_num = 2)"
        },
        "dmac.cfg2": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd3",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "fifocfg",
                    "lsb": 28,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "FIFO Configuration"
                },
                {
                    "name": "rsvd2",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ahb_prot",
                    "lsb": 24,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "AHB Protection"
                },
                {
                    "name": "rsvd1",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "lock_if_l",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Master Interface Arbiter Lock"
                },
                {
                    "name": "lock_b",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bus Lock"
                },
                {
                    "name": "lock_if",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Interface Lock"
                },
                {
                    "name": "rsvd0",
                    "lsb": 17,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sod",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Stop On Done"
                },
                {
                    "name": "dst_per_msb",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "DST_PER Most Significant Bits"
                },
                {
                    "name": "dst_h2sel",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Software or Hardware Selection for the Destination"
                },
                {
                    "name": "dst_rep",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Destination Reloaded from Previous"
                },
                {
                    "name": "src_per_msb",
                    "lsb": 10,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "SRC_PER Most Significant Bits"
                },
                {
                    "name": "src_h2sel",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Software or Hardware Selection for the Source"
                },
                {
                    "name": "src_rep",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Source Reloaded from Previous"
                },
                {
                    "name": "dst_per",
                    "lsb": 4,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Destination with Peripheral identifier"
                },
                {
                    "name": "src_per",
                    "lsb": 0,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Source with Peripheral identifier"
                }
            ],
            "id": "dmac.cfg2",
            "name": "cfg2",
            "offset": "0xa0",
            "doc": "DMAC Channel Configuration Register (ch_num = 2)"
        },
        "dmac.spip2": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 26,
                    "nbits": 6,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "spip_boundary",
                    "lsb": 16,
                    "nbits": 10,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Source Picture-in-Picture Boundary"
                },
                {
                    "name": "spip_hole",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Source Picture-in-Picture Hole"
                }
            ],
            "id": "dmac.spip2",
            "name": "spip2",
            "offset": "0xa4",
            "doc": "DMAC Channel Source Picture-in-Picture Configuration Register (ch_num = 2)"
        },
        "dmac.dpip2": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 26,
                    "nbits": 6,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "dpip_boundary",
                    "lsb": 16,
                    "nbits": 10,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Destination Picture-in-Picture Boundary"
                },
                {
                    "name": "dpip_hole",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Destination Picture-in-Picture Hole"
                }
            ],
            "id": "dmac.dpip2",
            "name": "dpip2",
            "offset": "0xa8",
            "doc": "DMAC Channel Destination Picture-in-Picture Configuration Register (ch_num = 2)"
        },
        "dmac.saddr3": {
            "type": "reg",
            "fields": [
                {
                    "name": "saddr",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel x Source Address"
                }
            ],
            "id": "dmac.saddr3",
            "name": "saddr3",
            "offset": "0xb4",
            "doc": "DMAC Channel Source Address Register (ch_num = 3)"
        },
        "dmac.daddr3": {
            "type": "reg",
            "fields": [
                {
                    "name": "daddr",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel x Destination Address"
                }
            ],
            "id": "dmac.daddr3",
            "name": "daddr3",
            "offset": "0xb8",
            "doc": "DMAC Channel Destination Address Register (ch_num = 3)"
        },
        "dmac.dscr3": {
            "type": "reg",
            "fields": [
                {
                    "name": "dscr",
                    "lsb": 2,
                    "nbits": 30,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Buffer Transfer Descriptor Address"
                },
                {
                    "name": "dscr_if",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                }
            ],
            "id": "dmac.dscr3",
            "name": "dscr3",
            "offset": "0xbc",
            "doc": "DMAC Channel Descriptor Address Register (ch_num = 3)"
        },
        "dmac.ctrla3": {
            "type": "reg",
            "fields": [
                {
                    "name": "done",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "rsvd3",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "dst_width",
                    "lsb": 28,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Transfer Width for the Destination"
                },
                {
                    "name": "rsvd2",
                    "lsb": 26,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "src_width",
                    "lsb": 24,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Transfer Width for the Source"
                },
                {
                    "name": "rsvd1",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "dcsize",
                    "lsb": 20,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Destination Chunk Transfer Size"
                },
                {
                    "name": "rsvd0",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "scsize",
                    "lsb": 16,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Source Chunk Transfer Size."
                },
                {
                    "name": "btsize",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Buffer Transfer Size"
                }
            ],
            "id": "dmac.ctrla3",
            "name": "ctrla3",
            "offset": "0xc0",
            "doc": "DMAC Channel Control A Register (ch_num = 3)"
        },
        "dmac.ctrlb3": {
            "type": "reg",
            "fields": [
                {
                    "name": "auto",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Automatic Multiple Buffer Transfer"
                },
                {
                    "name": "ien",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "dst_incr",
                    "lsb": 28,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Incrementing, Decrementing or Fixed Address for the Destination"
                },
                {
                    "name": "rsvd5",
                    "lsb": 26,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "src_incr",
                    "lsb": 24,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Incrementing, Decrementing or Fixed Address for the Source"
                },
                {
                    "name": "fc",
                    "lsb": 21,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Flow Control"
                },
                {
                    "name": "dst_dscr",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Destination Address Descriptor"
                },
                {
                    "name": "rsvd4",
                    "lsb": 17,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "src_dscr",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Source Address Descriptor"
                },
                {
                    "name": "rsvd3",
                    "lsb": 13,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "dst_pip",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Destination Picture-in-Picture Mode"
                },
                {
                    "name": "rsvd2",
                    "lsb": 9,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "src_pip",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Source Picture-in-Picture Mode"
                },
                {
                    "name": "rsvd1",
                    "lsb": 6,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "dif",
                    "lsb": 4,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Destination Interface Selection Field"
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sif",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Source Interface Selection Field"
                }
            ],
            "id": "dmac.ctrlb3",
            "name": "ctrlb3",
            "offset": "0xc4",
            "doc": "DMAC Channel Control B Register (ch_num = 3)"
        },
        "dmac.cfg3": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd3",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "fifocfg",
                    "lsb": 28,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "FIFO Configuration"
                },
                {
                    "name": "rsvd2",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ahb_prot",
                    "lsb": 24,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "AHB Protection"
                },
                {
                    "name": "rsvd1",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "lock_if_l",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Master Interface Arbiter Lock"
                },
                {
                    "name": "lock_b",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bus Lock"
                },
                {
                    "name": "lock_if",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Interface Lock"
                },
                {
                    "name": "rsvd0",
                    "lsb": 17,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sod",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Stop On Done"
                },
                {
                    "name": "dst_per_msb",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "DST_PER Most Significant Bits"
                },
                {
                    "name": "dst_h2sel",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Software or Hardware Selection for the Destination"
                },
                {
                    "name": "dst_rep",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Destination Reloaded from Previous"
                },
                {
                    "name": "src_per_msb",
                    "lsb": 10,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "SRC_PER Most Significant Bits"
                },
                {
                    "name": "src_h2sel",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Software or Hardware Selection for the Source"
                },
                {
                    "name": "src_rep",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Source Reloaded from Previous"
                },
                {
                    "name": "dst_per",
                    "lsb": 4,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Destination with Peripheral identifier"
                },
                {
                    "name": "src_per",
                    "lsb": 0,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Source with Peripheral identifier"
                }
            ],
            "id": "dmac.cfg3",
            "name": "cfg3",
            "offset": "0xc8",
            "doc": "DMAC Channel Configuration Register (ch_num = 3)"
        },
        "dmac.spip3": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 26,
                    "nbits": 6,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "spip_boundary",
                    "lsb": 16,
                    "nbits": 10,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Source Picture-in-Picture Boundary"
                },
                {
                    "name": "spip_hole",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Source Picture-in-Picture Hole"
                }
            ],
            "id": "dmac.spip3",
            "name": "spip3",
            "offset": "0xcc",
            "doc": "DMAC Channel Source Picture-in-Picture Configuration Register (ch_num = 3)"
        },
        "dmac.dpip3": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 26,
                    "nbits": 6,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "dpip_boundary",
                    "lsb": 16,
                    "nbits": 10,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Destination Picture-in-Picture Boundary"
                },
                {
                    "name": "dpip_hole",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Destination Picture-in-Picture Hole"
                }
            ],
            "id": "dmac.dpip3",
            "name": "dpip3",
            "offset": "0xd0",
            "doc": "DMAC Channel Destination Picture-in-Picture Configuration Register (ch_num = 3)"
        },
        "dmac.saddr4": {
            "type": "reg",
            "fields": [
                {
                    "name": "saddr",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel x Source Address"
                }
            ],
            "id": "dmac.saddr4",
            "name": "saddr4",
            "offset": "0xdc",
            "doc": "DMAC Channel Source Address Register (ch_num = 4)"
        },
        "dmac.daddr4": {
            "type": "reg",
            "fields": [
                {
                    "name": "daddr",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel x Destination Address"
                }
            ],
            "id": "dmac.daddr4",
            "name": "daddr4",
            "offset": "0xe0",
            "doc": "DMAC Channel Destination Address Register (ch_num = 4)"
        },
        "dmac.dscr4": {
            "type": "reg",
            "fields": [
                {
                    "name": "dscr",
                    "lsb": 2,
                    "nbits": 30,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Buffer Transfer Descriptor Address"
                },
                {
                    "name": "dscr_if",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                }
            ],
            "id": "dmac.dscr4",
            "name": "dscr4",
            "offset": "0xe4",
            "doc": "DMAC Channel Descriptor Address Register (ch_num = 4)"
        },
        "dmac.ctrla4": {
            "type": "reg",
            "fields": [
                {
                    "name": "done",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "rsvd3",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "dst_width",
                    "lsb": 28,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Transfer Width for the Destination"
                },
                {
                    "name": "rsvd2",
                    "lsb": 26,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "src_width",
                    "lsb": 24,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Transfer Width for the Source"
                },
                {
                    "name": "rsvd1",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "dcsize",
                    "lsb": 20,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Destination Chunk Transfer Size"
                },
                {
                    "name": "rsvd0",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "scsize",
                    "lsb": 16,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Source Chunk Transfer Size."
                },
                {
                    "name": "btsize",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Buffer Transfer Size"
                }
            ],
            "id": "dmac.ctrla4",
            "name": "ctrla4",
            "offset": "0xe8",
            "doc": "DMAC Channel Control A Register (ch_num = 4)"
        },
        "dmac.ctrlb4": {
            "type": "reg",
            "fields": [
                {
                    "name": "auto",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Automatic Multiple Buffer Transfer"
                },
                {
                    "name": "ien",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "dst_incr",
                    "lsb": 28,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Incrementing, Decrementing or Fixed Address for the Destination"
                },
                {
                    "name": "rsvd5",
                    "lsb": 26,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "src_incr",
                    "lsb": 24,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Incrementing, Decrementing or Fixed Address for the Source"
                },
                {
                    "name": "fc",
                    "lsb": 21,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Flow Control"
                },
                {
                    "name": "dst_dscr",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Destination Address Descriptor"
                },
                {
                    "name": "rsvd4",
                    "lsb": 17,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "src_dscr",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Source Address Descriptor"
                },
                {
                    "name": "rsvd3",
                    "lsb": 13,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "dst_pip",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Destination Picture-in-Picture Mode"
                },
                {
                    "name": "rsvd2",
                    "lsb": 9,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "src_pip",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Source Picture-in-Picture Mode"
                },
                {
                    "name": "rsvd1",
                    "lsb": 6,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "dif",
                    "lsb": 4,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Destination Interface Selection Field"
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sif",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Source Interface Selection Field"
                }
            ],
            "id": "dmac.ctrlb4",
            "name": "ctrlb4",
            "offset": "0xec",
            "doc": "DMAC Channel Control B Register (ch_num = 4)"
        },
        "dmac.cfg4": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd3",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "fifocfg",
                    "lsb": 28,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "FIFO Configuration"
                },
                {
                    "name": "rsvd2",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ahb_prot",
                    "lsb": 24,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "AHB Protection"
                },
                {
                    "name": "rsvd1",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "lock_if_l",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Master Interface Arbiter Lock"
                },
                {
                    "name": "lock_b",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bus Lock"
                },
                {
                    "name": "lock_if",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Interface Lock"
                },
                {
                    "name": "rsvd0",
                    "lsb": 17,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sod",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Stop On Done"
                },
                {
                    "name": "dst_per_msb",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "DST_PER Most Significant Bits"
                },
                {
                    "name": "dst_h2sel",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Software or Hardware Selection for the Destination"
                },
                {
                    "name": "dst_rep",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Destination Reloaded from Previous"
                },
                {
                    "name": "src_per_msb",
                    "lsb": 10,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "SRC_PER Most Significant Bits"
                },
                {
                    "name": "src_h2sel",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Software or Hardware Selection for the Source"
                },
                {
                    "name": "src_rep",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Source Reloaded from Previous"
                },
                {
                    "name": "dst_per",
                    "lsb": 4,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Destination with Peripheral identifier"
                },
                {
                    "name": "src_per",
                    "lsb": 0,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Source with Peripheral identifier"
                }
            ],
            "id": "dmac.cfg4",
            "name": "cfg4",
            "offset": "0xf0",
            "doc": "DMAC Channel Configuration Register (ch_num = 4)"
        },
        "dmac.spip4": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 26,
                    "nbits": 6,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "spip_boundary",
                    "lsb": 16,
                    "nbits": 10,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Source Picture-in-Picture Boundary"
                },
                {
                    "name": "spip_hole",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Source Picture-in-Picture Hole"
                }
            ],
            "id": "dmac.spip4",
            "name": "spip4",
            "offset": "0xf4",
            "doc": "DMAC Channel Source Picture-in-Picture Configuration Register (ch_num = 4)"
        },
        "dmac.dpip4": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 26,
                    "nbits": 6,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "dpip_boundary",
                    "lsb": 16,
                    "nbits": 10,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Destination Picture-in-Picture Boundary"
                },
                {
                    "name": "dpip_hole",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Destination Picture-in-Picture Hole"
                }
            ],
            "id": "dmac.dpip4",
            "name": "dpip4",
            "offset": "0xf8",
            "doc": "DMAC Channel Destination Picture-in-Picture Configuration Register (ch_num = 4)"
        },
        "dmac.saddr5": {
            "type": "reg",
            "fields": [
                {
                    "name": "saddr",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel x Source Address"
                }
            ],
            "id": "dmac.saddr5",
            "name": "saddr5",
            "offset": "0x104",
            "doc": "DMAC Channel Source Address Register (ch_num = 5)"
        },
        "dmac.daddr5": {
            "type": "reg",
            "fields": [
                {
                    "name": "daddr",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel x Destination Address"
                }
            ],
            "id": "dmac.daddr5",
            "name": "daddr5",
            "offset": "0x108",
            "doc": "DMAC Channel Destination Address Register (ch_num = 5)"
        },
        "dmac.dscr5": {
            "type": "reg",
            "fields": [
                {
                    "name": "dscr",
                    "lsb": 2,
                    "nbits": 30,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Buffer Transfer Descriptor Address"
                },
                {
                    "name": "dscr_if",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                }
            ],
            "id": "dmac.dscr5",
            "name": "dscr5",
            "offset": "0x10c",
            "doc": "DMAC Channel Descriptor Address Register (ch_num = 5)"
        },
        "dmac.ctrla5": {
            "type": "reg",
            "fields": [
                {
                    "name": "done",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "rsvd3",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "dst_width",
                    "lsb": 28,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Transfer Width for the Destination"
                },
                {
                    "name": "rsvd2",
                    "lsb": 26,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "src_width",
                    "lsb": 24,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Transfer Width for the Source"
                },
                {
                    "name": "rsvd1",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "dcsize",
                    "lsb": 20,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Destination Chunk Transfer Size"
                },
                {
                    "name": "rsvd0",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "scsize",
                    "lsb": 16,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Source Chunk Transfer Size."
                },
                {
                    "name": "btsize",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Buffer Transfer Size"
                }
            ],
            "id": "dmac.ctrla5",
            "name": "ctrla5",
            "offset": "0x110",
            "doc": "DMAC Channel Control A Register (ch_num = 5)"
        },
        "dmac.ctrlb5": {
            "type": "reg",
            "fields": [
                {
                    "name": "auto",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Automatic Multiple Buffer Transfer"
                },
                {
                    "name": "ien",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "dst_incr",
                    "lsb": 28,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Incrementing, Decrementing or Fixed Address for the Destination"
                },
                {
                    "name": "rsvd5",
                    "lsb": 26,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "src_incr",
                    "lsb": 24,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Incrementing, Decrementing or Fixed Address for the Source"
                },
                {
                    "name": "fc",
                    "lsb": 21,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Flow Control"
                },
                {
                    "name": "dst_dscr",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Destination Address Descriptor"
                },
                {
                    "name": "rsvd4",
                    "lsb": 17,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "src_dscr",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Source Address Descriptor"
                },
                {
                    "name": "rsvd3",
                    "lsb": 13,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "dst_pip",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Destination Picture-in-Picture Mode"
                },
                {
                    "name": "rsvd2",
                    "lsb": 9,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "src_pip",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Source Picture-in-Picture Mode"
                },
                {
                    "name": "rsvd1",
                    "lsb": 6,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "dif",
                    "lsb": 4,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Destination Interface Selection Field"
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sif",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Source Interface Selection Field"
                }
            ],
            "id": "dmac.ctrlb5",
            "name": "ctrlb5",
            "offset": "0x114",
            "doc": "DMAC Channel Control B Register (ch_num = 5)"
        },
        "dmac.cfg5": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd3",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "fifocfg",
                    "lsb": 28,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "FIFO Configuration"
                },
                {
                    "name": "rsvd2",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ahb_prot",
                    "lsb": 24,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "AHB Protection"
                },
                {
                    "name": "rsvd1",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "lock_if_l",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Master Interface Arbiter Lock"
                },
                {
                    "name": "lock_b",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bus Lock"
                },
                {
                    "name": "lock_if",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Interface Lock"
                },
                {
                    "name": "rsvd0",
                    "lsb": 17,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sod",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Stop On Done"
                },
                {
                    "name": "dst_per_msb",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "DST_PER Most Significant Bits"
                },
                {
                    "name": "dst_h2sel",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Software or Hardware Selection for the Destination"
                },
                {
                    "name": "dst_rep",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Destination Reloaded from Previous"
                },
                {
                    "name": "src_per_msb",
                    "lsb": 10,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "SRC_PER Most Significant Bits"
                },
                {
                    "name": "src_h2sel",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Software or Hardware Selection for the Source"
                },
                {
                    "name": "src_rep",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Source Reloaded from Previous"
                },
                {
                    "name": "dst_per",
                    "lsb": 4,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Destination with Peripheral identifier"
                },
                {
                    "name": "src_per",
                    "lsb": 0,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Source with Peripheral identifier"
                }
            ],
            "id": "dmac.cfg5",
            "name": "cfg5",
            "offset": "0x118",
            "doc": "DMAC Channel Configuration Register (ch_num = 5)"
        },
        "dmac.spip5": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 26,
                    "nbits": 6,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "spip_boundary",
                    "lsb": 16,
                    "nbits": 10,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Source Picture-in-Picture Boundary"
                },
                {
                    "name": "spip_hole",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Source Picture-in-Picture Hole"
                }
            ],
            "id": "dmac.spip5",
            "name": "spip5",
            "offset": "0x11c",
            "doc": "DMAC Channel Source Picture-in-Picture Configuration Register (ch_num = 5)"
        },
        "dmac.dpip5": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 26,
                    "nbits": 6,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "dpip_boundary",
                    "lsb": 16,
                    "nbits": 10,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Destination Picture-in-Picture Boundary"
                },
                {
                    "name": "dpip_hole",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Destination Picture-in-Picture Hole"
                }
            ],
            "id": "dmac.dpip5",
            "name": "dpip5",
            "offset": "0x120",
            "doc": "DMAC Channel Destination Picture-in-Picture Configuration Register (ch_num = 5)"
        },
        "dmac.saddr6": {
            "type": "reg",
            "fields": [
                {
                    "name": "saddr",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel x Source Address"
                }
            ],
            "id": "dmac.saddr6",
            "name": "saddr6",
            "offset": "0x12c",
            "doc": "DMAC Channel Source Address Register (ch_num = 6)"
        },
        "dmac.daddr6": {
            "type": "reg",
            "fields": [
                {
                    "name": "daddr",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel x Destination Address"
                }
            ],
            "id": "dmac.daddr6",
            "name": "daddr6",
            "offset": "0x130",
            "doc": "DMAC Channel Destination Address Register (ch_num = 6)"
        },
        "dmac.dscr6": {
            "type": "reg",
            "fields": [
                {
                    "name": "dscr",
                    "lsb": 2,
                    "nbits": 30,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Buffer Transfer Descriptor Address"
                },
                {
                    "name": "dscr_if",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                }
            ],
            "id": "dmac.dscr6",
            "name": "dscr6",
            "offset": "0x134",
            "doc": "DMAC Channel Descriptor Address Register (ch_num = 6)"
        },
        "dmac.ctrla6": {
            "type": "reg",
            "fields": [
                {
                    "name": "done",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "rsvd3",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "dst_width",
                    "lsb": 28,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Transfer Width for the Destination"
                },
                {
                    "name": "rsvd2",
                    "lsb": 26,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "src_width",
                    "lsb": 24,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Transfer Width for the Source"
                },
                {
                    "name": "rsvd1",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "dcsize",
                    "lsb": 20,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Destination Chunk Transfer Size"
                },
                {
                    "name": "rsvd0",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "scsize",
                    "lsb": 16,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Source Chunk Transfer Size."
                },
                {
                    "name": "btsize",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Buffer Transfer Size"
                }
            ],
            "id": "dmac.ctrla6",
            "name": "ctrla6",
            "offset": "0x138",
            "doc": "DMAC Channel Control A Register (ch_num = 6)"
        },
        "dmac.ctrlb6": {
            "type": "reg",
            "fields": [
                {
                    "name": "auto",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Automatic Multiple Buffer Transfer"
                },
                {
                    "name": "ien",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "dst_incr",
                    "lsb": 28,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Incrementing, Decrementing or Fixed Address for the Destination"
                },
                {
                    "name": "rsvd5",
                    "lsb": 26,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "src_incr",
                    "lsb": 24,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Incrementing, Decrementing or Fixed Address for the Source"
                },
                {
                    "name": "fc",
                    "lsb": 21,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Flow Control"
                },
                {
                    "name": "dst_dscr",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Destination Address Descriptor"
                },
                {
                    "name": "rsvd4",
                    "lsb": 17,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "src_dscr",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Source Address Descriptor"
                },
                {
                    "name": "rsvd3",
                    "lsb": 13,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "dst_pip",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Destination Picture-in-Picture Mode"
                },
                {
                    "name": "rsvd2",
                    "lsb": 9,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "src_pip",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Source Picture-in-Picture Mode"
                },
                {
                    "name": "rsvd1",
                    "lsb": 6,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "dif",
                    "lsb": 4,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Destination Interface Selection Field"
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sif",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Source Interface Selection Field"
                }
            ],
            "id": "dmac.ctrlb6",
            "name": "ctrlb6",
            "offset": "0x13c",
            "doc": "DMAC Channel Control B Register (ch_num = 6)"
        },
        "dmac.cfg6": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd3",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "fifocfg",
                    "lsb": 28,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "FIFO Configuration"
                },
                {
                    "name": "rsvd2",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ahb_prot",
                    "lsb": 24,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "AHB Protection"
                },
                {
                    "name": "rsvd1",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "lock_if_l",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Master Interface Arbiter Lock"
                },
                {
                    "name": "lock_b",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bus Lock"
                },
                {
                    "name": "lock_if",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Interface Lock"
                },
                {
                    "name": "rsvd0",
                    "lsb": 17,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sod",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Stop On Done"
                },
                {
                    "name": "dst_per_msb",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "DST_PER Most Significant Bits"
                },
                {
                    "name": "dst_h2sel",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Software or Hardware Selection for the Destination"
                },
                {
                    "name": "dst_rep",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Destination Reloaded from Previous"
                },
                {
                    "name": "src_per_msb",
                    "lsb": 10,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "SRC_PER Most Significant Bits"
                },
                {
                    "name": "src_h2sel",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Software or Hardware Selection for the Source"
                },
                {
                    "name": "src_rep",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Source Reloaded from Previous"
                },
                {
                    "name": "dst_per",
                    "lsb": 4,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Destination with Peripheral identifier"
                },
                {
                    "name": "src_per",
                    "lsb": 0,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Source with Peripheral identifier"
                }
            ],
            "id": "dmac.cfg6",
            "name": "cfg6",
            "offset": "0x140",
            "doc": "DMAC Channel Configuration Register (ch_num = 6)"
        },
        "dmac.spip6": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 26,
                    "nbits": 6,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "spip_boundary",
                    "lsb": 16,
                    "nbits": 10,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Source Picture-in-Picture Boundary"
                },
                {
                    "name": "spip_hole",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Source Picture-in-Picture Hole"
                }
            ],
            "id": "dmac.spip6",
            "name": "spip6",
            "offset": "0x144",
            "doc": "DMAC Channel Source Picture-in-Picture Configuration Register (ch_num = 6)"
        },
        "dmac.dpip6": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 26,
                    "nbits": 6,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "dpip_boundary",
                    "lsb": 16,
                    "nbits": 10,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Destination Picture-in-Picture Boundary"
                },
                {
                    "name": "dpip_hole",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Destination Picture-in-Picture Hole"
                }
            ],
            "id": "dmac.dpip6",
            "name": "dpip6",
            "offset": "0x148",
            "doc": "DMAC Channel Destination Picture-in-Picture Configuration Register (ch_num = 6)"
        },
        "dmac.saddr7": {
            "type": "reg",
            "fields": [
                {
                    "name": "saddr",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel x Source Address"
                }
            ],
            "id": "dmac.saddr7",
            "name": "saddr7",
            "offset": "0x154",
            "doc": "DMAC Channel Source Address Register (ch_num = 7)"
        },
        "dmac.daddr7": {
            "type": "reg",
            "fields": [
                {
                    "name": "daddr",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel x Destination Address"
                }
            ],
            "id": "dmac.daddr7",
            "name": "daddr7",
            "offset": "0x158",
            "doc": "DMAC Channel Destination Address Register (ch_num = 7)"
        },
        "dmac.dscr7": {
            "type": "reg",
            "fields": [
                {
                    "name": "dscr",
                    "lsb": 2,
                    "nbits": 30,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Buffer Transfer Descriptor Address"
                },
                {
                    "name": "dscr_if",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                }
            ],
            "id": "dmac.dscr7",
            "name": "dscr7",
            "offset": "0x15c",
            "doc": "DMAC Channel Descriptor Address Register (ch_num = 7)"
        },
        "dmac.ctrla7": {
            "type": "reg",
            "fields": [
                {
                    "name": "done",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "rsvd3",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "dst_width",
                    "lsb": 28,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Transfer Width for the Destination"
                },
                {
                    "name": "rsvd2",
                    "lsb": 26,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "src_width",
                    "lsb": 24,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Transfer Width for the Source"
                },
                {
                    "name": "rsvd1",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "dcsize",
                    "lsb": 20,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Destination Chunk Transfer Size"
                },
                {
                    "name": "rsvd0",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "scsize",
                    "lsb": 16,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Source Chunk Transfer Size."
                },
                {
                    "name": "btsize",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Buffer Transfer Size"
                }
            ],
            "id": "dmac.ctrla7",
            "name": "ctrla7",
            "offset": "0x160",
            "doc": "DMAC Channel Control A Register (ch_num = 7)"
        },
        "dmac.ctrlb7": {
            "type": "reg",
            "fields": [
                {
                    "name": "auto",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Automatic Multiple Buffer Transfer"
                },
                {
                    "name": "ien",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "dst_incr",
                    "lsb": 28,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Incrementing, Decrementing or Fixed Address for the Destination"
                },
                {
                    "name": "rsvd5",
                    "lsb": 26,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "src_incr",
                    "lsb": 24,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Incrementing, Decrementing or Fixed Address for the Source"
                },
                {
                    "name": "fc",
                    "lsb": 21,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Flow Control"
                },
                {
                    "name": "dst_dscr",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Destination Address Descriptor"
                },
                {
                    "name": "rsvd4",
                    "lsb": 17,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "src_dscr",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Source Address Descriptor"
                },
                {
                    "name": "rsvd3",
                    "lsb": 13,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "dst_pip",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Destination Picture-in-Picture Mode"
                },
                {
                    "name": "rsvd2",
                    "lsb": 9,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "src_pip",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Source Picture-in-Picture Mode"
                },
                {
                    "name": "rsvd1",
                    "lsb": 6,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "dif",
                    "lsb": 4,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Destination Interface Selection Field"
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sif",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Source Interface Selection Field"
                }
            ],
            "id": "dmac.ctrlb7",
            "name": "ctrlb7",
            "offset": "0x164",
            "doc": "DMAC Channel Control B Register (ch_num = 7)"
        },
        "dmac.cfg7": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd3",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "fifocfg",
                    "lsb": 28,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "FIFO Configuration"
                },
                {
                    "name": "rsvd2",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ahb_prot",
                    "lsb": 24,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "AHB Protection"
                },
                {
                    "name": "rsvd1",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "lock_if_l",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Master Interface Arbiter Lock"
                },
                {
                    "name": "lock_b",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Bus Lock"
                },
                {
                    "name": "lock_if",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Interface Lock"
                },
                {
                    "name": "rsvd0",
                    "lsb": 17,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sod",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Stop On Done"
                },
                {
                    "name": "dst_per_msb",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "DST_PER Most Significant Bits"
                },
                {
                    "name": "dst_h2sel",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Software or Hardware Selection for the Destination"
                },
                {
                    "name": "dst_rep",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Destination Reloaded from Previous"
                },
                {
                    "name": "src_per_msb",
                    "lsb": 10,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "SRC_PER Most Significant Bits"
                },
                {
                    "name": "src_h2sel",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Software or Hardware Selection for the Source"
                },
                {
                    "name": "src_rep",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Source Reloaded from Previous"
                },
                {
                    "name": "dst_per",
                    "lsb": 4,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Destination with Peripheral identifier"
                },
                {
                    "name": "src_per",
                    "lsb": 0,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Source with Peripheral identifier"
                }
            ],
            "id": "dmac.cfg7",
            "name": "cfg7",
            "offset": "0x168",
            "doc": "DMAC Channel Configuration Register (ch_num = 7)"
        },
        "dmac.spip7": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 26,
                    "nbits": 6,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "spip_boundary",
                    "lsb": 16,
                    "nbits": 10,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Source Picture-in-Picture Boundary"
                },
                {
                    "name": "spip_hole",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Source Picture-in-Picture Hole"
                }
            ],
            "id": "dmac.spip7",
            "name": "spip7",
            "offset": "0x16c",
            "doc": "DMAC Channel Source Picture-in-Picture Configuration Register (ch_num = 7)"
        },
        "dmac.dpip7": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 26,
                    "nbits": 6,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "dpip_boundary",
                    "lsb": 16,
                    "nbits": 10,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Destination Picture-in-Picture Boundary"
                },
                {
                    "name": "dpip_hole",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Destination Picture-in-Picture Hole"
                }
            ],
            "id": "dmac.dpip7",
            "name": "dpip7",
            "offset": "0x170",
            "doc": "DMAC Channel Destination Picture-in-Picture Configuration Register (ch_num = 7)"
        },
        "dmac.wpmr": {
            "type": "reg",
            "fields": [
                {
                    "name": "wpkey",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Write Protect KEY"
                },
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 7,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "wpen",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Write Protect Enable"
                }
            ],
            "id": "dmac.wpmr",
            "name": "wpmr",
            "offset": "0x1e4",
            "doc": "DMAC Write Protect Mode Register"
        },
        "dmac.wpsr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "wpvsrc",
                    "lsb": 8,
                    "nbits": 16,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Write Protect Violation Source"
                },
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 7,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "wpvs",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Write Protect Violation Status"
                }
            ],
            "id": "dmac.wpsr",
            "name": "wpsr",
            "offset": "0x1e8",
            "doc": "DMAC Write Protect Status Register"
        },
        "aic": {
            "type": "blk",
            "children": [
                "aic.smr0",
                "aic.smr1",
                "aic.smr2",
                "aic.smr3",
                "aic.smr4",
                "aic.smr5",
                "aic.smr6",
                "aic.smr7",
                "aic.smr8",
                "aic.smr9",
                "aic.smr10",
                "aic.smr11",
                "aic.smr12",
                "aic.smr13",
                "aic.smr14",
                "aic.smr15",
                "aic.smr16",
                "aic.smr17",
                "aic.smr18",
                "aic.smr19",
                "aic.smr20",
                "aic.smr21",
                "aic.smr22",
                "aic.smr23",
                "aic.smr24",
                "aic.smr25",
                "aic.smr26",
                "aic.smr27",
                "aic.smr28",
                "aic.smr29",
                "aic.smr30",
                "aic.smr31",
                "aic.svr0",
                "aic.svr1",
                "aic.svr2",
                "aic.svr3",
                "aic.svr4",
                "aic.svr5",
                "aic.svr6",
                "aic.svr7",
                "aic.svr8",
                "aic.svr9",
                "aic.svr10",
                "aic.svr11",
                "aic.svr12",
                "aic.svr13",
                "aic.svr14",
                "aic.svr15",
                "aic.svr16",
                "aic.svr17",
                "aic.svr18",
                "aic.svr19",
                "aic.svr20",
                "aic.svr21",
                "aic.svr22",
                "aic.svr23",
                "aic.svr24",
                "aic.svr25",
                "aic.svr26",
                "aic.svr27",
                "aic.svr28",
                "aic.svr29",
                "aic.svr30",
                "aic.svr31",
                "aic.ivr",
                "aic.fvr",
                "aic.isr",
                "aic.ipr",
                "aic.imr",
                "aic.cisr",
                "aic.iecr",
                "aic.idcr",
                "aic.iccr",
                "aic.iscr",
                "aic.eoicr",
                "aic.spu",
                "aic.dcr",
                "aic.ffer",
                "aic.ffdr",
                "aic.ffsr",
                "aic.wpmr",
                "aic.wpsr"
            ],
            "id": "aic",
            "name": "aic",
            "offset": "0xfffff000",
            "doc": "Advanced Interrupt Controller"
        },
        "aic.smr0": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 7,
                    "nbits": 25,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "srctype",
                    "lsb": 5,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Interrupt Source Type"
                },
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "prior",
                    "lsb": 0,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Priority Level"
                }
            ],
            "id": "aic.smr0",
            "name": "smr0",
            "offset": "0x0",
            "doc": "Source Mode Register"
        },
        "aic.smr1": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 7,
                    "nbits": 25,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "srctype",
                    "lsb": 5,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Interrupt Source Type"
                },
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "prior",
                    "lsb": 0,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Priority Level"
                }
            ],
            "id": "aic.smr1",
            "name": "smr1",
            "offset": "0x4",
            "doc": "Source Mode Register"
        },
        "aic.smr2": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 7,
                    "nbits": 25,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "srctype",
                    "lsb": 5,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Interrupt Source Type"
                },
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "prior",
                    "lsb": 0,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Priority Level"
                }
            ],
            "id": "aic.smr2",
            "name": "smr2",
            "offset": "0x8",
            "doc": "Source Mode Register"
        },
        "aic.smr3": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 7,
                    "nbits": 25,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "srctype",
                    "lsb": 5,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Interrupt Source Type"
                },
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "prior",
                    "lsb": 0,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Priority Level"
                }
            ],
            "id": "aic.smr3",
            "name": "smr3",
            "offset": "0xc",
            "doc": "Source Mode Register"
        },
        "aic.smr4": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 7,
                    "nbits": 25,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "srctype",
                    "lsb": 5,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Interrupt Source Type"
                },
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "prior",
                    "lsb": 0,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Priority Level"
                }
            ],
            "id": "aic.smr4",
            "name": "smr4",
            "offset": "0x10",
            "doc": "Source Mode Register"
        },
        "aic.smr5": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 7,
                    "nbits": 25,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "srctype",
                    "lsb": 5,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Interrupt Source Type"
                },
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "prior",
                    "lsb": 0,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Priority Level"
                }
            ],
            "id": "aic.smr5",
            "name": "smr5",
            "offset": "0x14",
            "doc": "Source Mode Register"
        },
        "aic.smr6": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 7,
                    "nbits": 25,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "srctype",
                    "lsb": 5,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Interrupt Source Type"
                },
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "prior",
                    "lsb": 0,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Priority Level"
                }
            ],
            "id": "aic.smr6",
            "name": "smr6",
            "offset": "0x18",
            "doc": "Source Mode Register"
        },
        "aic.smr7": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 7,
                    "nbits": 25,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "srctype",
                    "lsb": 5,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Interrupt Source Type"
                },
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "prior",
                    "lsb": 0,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Priority Level"
                }
            ],
            "id": "aic.smr7",
            "name": "smr7",
            "offset": "0x1c",
            "doc": "Source Mode Register"
        },
        "aic.smr8": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 7,
                    "nbits": 25,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "srctype",
                    "lsb": 5,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Interrupt Source Type"
                },
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "prior",
                    "lsb": 0,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Priority Level"
                }
            ],
            "id": "aic.smr8",
            "name": "smr8",
            "offset": "0x20",
            "doc": "Source Mode Register"
        },
        "aic.smr9": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 7,
                    "nbits": 25,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "srctype",
                    "lsb": 5,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Interrupt Source Type"
                },
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "prior",
                    "lsb": 0,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Priority Level"
                }
            ],
            "id": "aic.smr9",
            "name": "smr9",
            "offset": "0x24",
            "doc": "Source Mode Register"
        },
        "aic.smr10": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 7,
                    "nbits": 25,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "srctype",
                    "lsb": 5,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Interrupt Source Type"
                },
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "prior",
                    "lsb": 0,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Priority Level"
                }
            ],
            "id": "aic.smr10",
            "name": "smr10",
            "offset": "0x28",
            "doc": "Source Mode Register"
        },
        "aic.smr11": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 7,
                    "nbits": 25,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "srctype",
                    "lsb": 5,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Interrupt Source Type"
                },
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "prior",
                    "lsb": 0,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Priority Level"
                }
            ],
            "id": "aic.smr11",
            "name": "smr11",
            "offset": "0x2c",
            "doc": "Source Mode Register"
        },
        "aic.smr12": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 7,
                    "nbits": 25,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "srctype",
                    "lsb": 5,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Interrupt Source Type"
                },
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "prior",
                    "lsb": 0,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Priority Level"
                }
            ],
            "id": "aic.smr12",
            "name": "smr12",
            "offset": "0x30",
            "doc": "Source Mode Register"
        },
        "aic.smr13": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 7,
                    "nbits": 25,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "srctype",
                    "lsb": 5,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Interrupt Source Type"
                },
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "prior",
                    "lsb": 0,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Priority Level"
                }
            ],
            "id": "aic.smr13",
            "name": "smr13",
            "offset": "0x34",
            "doc": "Source Mode Register"
        },
        "aic.smr14": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 7,
                    "nbits": 25,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "srctype",
                    "lsb": 5,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Interrupt Source Type"
                },
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "prior",
                    "lsb": 0,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Priority Level"
                }
            ],
            "id": "aic.smr14",
            "name": "smr14",
            "offset": "0x38",
            "doc": "Source Mode Register"
        },
        "aic.smr15": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 7,
                    "nbits": 25,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "srctype",
                    "lsb": 5,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Interrupt Source Type"
                },
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "prior",
                    "lsb": 0,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Priority Level"
                }
            ],
            "id": "aic.smr15",
            "name": "smr15",
            "offset": "0x3c",
            "doc": "Source Mode Register"
        },
        "aic.smr16": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 7,
                    "nbits": 25,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "srctype",
                    "lsb": 5,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Interrupt Source Type"
                },
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "prior",
                    "lsb": 0,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Priority Level"
                }
            ],
            "id": "aic.smr16",
            "name": "smr16",
            "offset": "0x40",
            "doc": "Source Mode Register"
        },
        "aic.smr17": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 7,
                    "nbits": 25,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "srctype",
                    "lsb": 5,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Interrupt Source Type"
                },
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "prior",
                    "lsb": 0,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Priority Level"
                }
            ],
            "id": "aic.smr17",
            "name": "smr17",
            "offset": "0x44",
            "doc": "Source Mode Register"
        },
        "aic.smr18": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 7,
                    "nbits": 25,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "srctype",
                    "lsb": 5,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Interrupt Source Type"
                },
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "prior",
                    "lsb": 0,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Priority Level"
                }
            ],
            "id": "aic.smr18",
            "name": "smr18",
            "offset": "0x48",
            "doc": "Source Mode Register"
        },
        "aic.smr19": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 7,
                    "nbits": 25,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "srctype",
                    "lsb": 5,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Interrupt Source Type"
                },
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "prior",
                    "lsb": 0,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Priority Level"
                }
            ],
            "id": "aic.smr19",
            "name": "smr19",
            "offset": "0x4c",
            "doc": "Source Mode Register"
        },
        "aic.smr20": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 7,
                    "nbits": 25,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "srctype",
                    "lsb": 5,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Interrupt Source Type"
                },
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "prior",
                    "lsb": 0,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Priority Level"
                }
            ],
            "id": "aic.smr20",
            "name": "smr20",
            "offset": "0x50",
            "doc": "Source Mode Register"
        },
        "aic.smr21": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 7,
                    "nbits": 25,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "srctype",
                    "lsb": 5,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Interrupt Source Type"
                },
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "prior",
                    "lsb": 0,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Priority Level"
                }
            ],
            "id": "aic.smr21",
            "name": "smr21",
            "offset": "0x54",
            "doc": "Source Mode Register"
        },
        "aic.smr22": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 7,
                    "nbits": 25,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "srctype",
                    "lsb": 5,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Interrupt Source Type"
                },
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "prior",
                    "lsb": 0,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Priority Level"
                }
            ],
            "id": "aic.smr22",
            "name": "smr22",
            "offset": "0x58",
            "doc": "Source Mode Register"
        },
        "aic.smr23": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 7,
                    "nbits": 25,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "srctype",
                    "lsb": 5,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Interrupt Source Type"
                },
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "prior",
                    "lsb": 0,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Priority Level"
                }
            ],
            "id": "aic.smr23",
            "name": "smr23",
            "offset": "0x5c",
            "doc": "Source Mode Register"
        },
        "aic.smr24": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 7,
                    "nbits": 25,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "srctype",
                    "lsb": 5,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Interrupt Source Type"
                },
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "prior",
                    "lsb": 0,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Priority Level"
                }
            ],
            "id": "aic.smr24",
            "name": "smr24",
            "offset": "0x60",
            "doc": "Source Mode Register"
        },
        "aic.smr25": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 7,
                    "nbits": 25,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "srctype",
                    "lsb": 5,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Interrupt Source Type"
                },
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "prior",
                    "lsb": 0,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Priority Level"
                }
            ],
            "id": "aic.smr25",
            "name": "smr25",
            "offset": "0x64",
            "doc": "Source Mode Register"
        },
        "aic.smr26": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 7,
                    "nbits": 25,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "srctype",
                    "lsb": 5,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Interrupt Source Type"
                },
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "prior",
                    "lsb": 0,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Priority Level"
                }
            ],
            "id": "aic.smr26",
            "name": "smr26",
            "offset": "0x68",
            "doc": "Source Mode Register"
        },
        "aic.smr27": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 7,
                    "nbits": 25,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "srctype",
                    "lsb": 5,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Interrupt Source Type"
                },
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "prior",
                    "lsb": 0,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Priority Level"
                }
            ],
            "id": "aic.smr27",
            "name": "smr27",
            "offset": "0x6c",
            "doc": "Source Mode Register"
        },
        "aic.smr28": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 7,
                    "nbits": 25,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "srctype",
                    "lsb": 5,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Interrupt Source Type"
                },
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "prior",
                    "lsb": 0,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Priority Level"
                }
            ],
            "id": "aic.smr28",
            "name": "smr28",
            "offset": "0x70",
            "doc": "Source Mode Register"
        },
        "aic.smr29": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 7,
                    "nbits": 25,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "srctype",
                    "lsb": 5,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Interrupt Source Type"
                },
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "prior",
                    "lsb": 0,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Priority Level"
                }
            ],
            "id": "aic.smr29",
            "name": "smr29",
            "offset": "0x74",
            "doc": "Source Mode Register"
        },
        "aic.smr30": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 7,
                    "nbits": 25,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "srctype",
                    "lsb": 5,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Interrupt Source Type"
                },
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "prior",
                    "lsb": 0,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Priority Level"
                }
            ],
            "id": "aic.smr30",
            "name": "smr30",
            "offset": "0x78",
            "doc": "Source Mode Register"
        },
        "aic.smr31": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 7,
                    "nbits": 25,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "srctype",
                    "lsb": 5,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Interrupt Source Type"
                },
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "prior",
                    "lsb": 0,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Priority Level"
                }
            ],
            "id": "aic.smr31",
            "name": "smr31",
            "offset": "0x7c",
            "doc": "Source Mode Register"
        },
        "aic.svr0": {
            "type": "reg",
            "fields": [
                {
                    "name": "vector",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Source Vector"
                }
            ],
            "id": "aic.svr0",
            "name": "svr0",
            "offset": "0x80",
            "doc": "Source Vector Register"
        },
        "aic.svr1": {
            "type": "reg",
            "fields": [
                {
                    "name": "vector",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Source Vector"
                }
            ],
            "id": "aic.svr1",
            "name": "svr1",
            "offset": "0x84",
            "doc": "Source Vector Register"
        },
        "aic.svr2": {
            "type": "reg",
            "fields": [
                {
                    "name": "vector",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Source Vector"
                }
            ],
            "id": "aic.svr2",
            "name": "svr2",
            "offset": "0x88",
            "doc": "Source Vector Register"
        },
        "aic.svr3": {
            "type": "reg",
            "fields": [
                {
                    "name": "vector",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Source Vector"
                }
            ],
            "id": "aic.svr3",
            "name": "svr3",
            "offset": "0x8c",
            "doc": "Source Vector Register"
        },
        "aic.svr4": {
            "type": "reg",
            "fields": [
                {
                    "name": "vector",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Source Vector"
                }
            ],
            "id": "aic.svr4",
            "name": "svr4",
            "offset": "0x90",
            "doc": "Source Vector Register"
        },
        "aic.svr5": {
            "type": "reg",
            "fields": [
                {
                    "name": "vector",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Source Vector"
                }
            ],
            "id": "aic.svr5",
            "name": "svr5",
            "offset": "0x94",
            "doc": "Source Vector Register"
        },
        "aic.svr6": {
            "type": "reg",
            "fields": [
                {
                    "name": "vector",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Source Vector"
                }
            ],
            "id": "aic.svr6",
            "name": "svr6",
            "offset": "0x98",
            "doc": "Source Vector Register"
        },
        "aic.svr7": {
            "type": "reg",
            "fields": [
                {
                    "name": "vector",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Source Vector"
                }
            ],
            "id": "aic.svr7",
            "name": "svr7",
            "offset": "0x9c",
            "doc": "Source Vector Register"
        },
        "aic.svr8": {
            "type": "reg",
            "fields": [
                {
                    "name": "vector",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Source Vector"
                }
            ],
            "id": "aic.svr8",
            "name": "svr8",
            "offset": "0xa0",
            "doc": "Source Vector Register"
        },
        "aic.svr9": {
            "type": "reg",
            "fields": [
                {
                    "name": "vector",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Source Vector"
                }
            ],
            "id": "aic.svr9",
            "name": "svr9",
            "offset": "0xa4",
            "doc": "Source Vector Register"
        },
        "aic.svr10": {
            "type": "reg",
            "fields": [
                {
                    "name": "vector",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Source Vector"
                }
            ],
            "id": "aic.svr10",
            "name": "svr10",
            "offset": "0xa8",
            "doc": "Source Vector Register"
        },
        "aic.svr11": {
            "type": "reg",
            "fields": [
                {
                    "name": "vector",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Source Vector"
                }
            ],
            "id": "aic.svr11",
            "name": "svr11",
            "offset": "0xac",
            "doc": "Source Vector Register"
        },
        "aic.svr12": {
            "type": "reg",
            "fields": [
                {
                    "name": "vector",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Source Vector"
                }
            ],
            "id": "aic.svr12",
            "name": "svr12",
            "offset": "0xb0",
            "doc": "Source Vector Register"
        },
        "aic.svr13": {
            "type": "reg",
            "fields": [
                {
                    "name": "vector",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Source Vector"
                }
            ],
            "id": "aic.svr13",
            "name": "svr13",
            "offset": "0xb4",
            "doc": "Source Vector Register"
        },
        "aic.svr14": {
            "type": "reg",
            "fields": [
                {
                    "name": "vector",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Source Vector"
                }
            ],
            "id": "aic.svr14",
            "name": "svr14",
            "offset": "0xb8",
            "doc": "Source Vector Register"
        },
        "aic.svr15": {
            "type": "reg",
            "fields": [
                {
                    "name": "vector",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Source Vector"
                }
            ],
            "id": "aic.svr15",
            "name": "svr15",
            "offset": "0xbc",
            "doc": "Source Vector Register"
        },
        "aic.svr16": {
            "type": "reg",
            "fields": [
                {
                    "name": "vector",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Source Vector"
                }
            ],
            "id": "aic.svr16",
            "name": "svr16",
            "offset": "0xc0",
            "doc": "Source Vector Register"
        },
        "aic.svr17": {
            "type": "reg",
            "fields": [
                {
                    "name": "vector",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Source Vector"
                }
            ],
            "id": "aic.svr17",
            "name": "svr17",
            "offset": "0xc4",
            "doc": "Source Vector Register"
        },
        "aic.svr18": {
            "type": "reg",
            "fields": [
                {
                    "name": "vector",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Source Vector"
                }
            ],
            "id": "aic.svr18",
            "name": "svr18",
            "offset": "0xc8",
            "doc": "Source Vector Register"
        },
        "aic.svr19": {
            "type": "reg",
            "fields": [
                {
                    "name": "vector",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Source Vector"
                }
            ],
            "id": "aic.svr19",
            "name": "svr19",
            "offset": "0xcc",
            "doc": "Source Vector Register"
        },
        "aic.svr20": {
            "type": "reg",
            "fields": [
                {
                    "name": "vector",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Source Vector"
                }
            ],
            "id": "aic.svr20",
            "name": "svr20",
            "offset": "0xd0",
            "doc": "Source Vector Register"
        },
        "aic.svr21": {
            "type": "reg",
            "fields": [
                {
                    "name": "vector",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Source Vector"
                }
            ],
            "id": "aic.svr21",
            "name": "svr21",
            "offset": "0xd4",
            "doc": "Source Vector Register"
        },
        "aic.svr22": {
            "type": "reg",
            "fields": [
                {
                    "name": "vector",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Source Vector"
                }
            ],
            "id": "aic.svr22",
            "name": "svr22",
            "offset": "0xd8",
            "doc": "Source Vector Register"
        },
        "aic.svr23": {
            "type": "reg",
            "fields": [
                {
                    "name": "vector",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Source Vector"
                }
            ],
            "id": "aic.svr23",
            "name": "svr23",
            "offset": "0xdc",
            "doc": "Source Vector Register"
        },
        "aic.svr24": {
            "type": "reg",
            "fields": [
                {
                    "name": "vector",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Source Vector"
                }
            ],
            "id": "aic.svr24",
            "name": "svr24",
            "offset": "0xe0",
            "doc": "Source Vector Register"
        },
        "aic.svr25": {
            "type": "reg",
            "fields": [
                {
                    "name": "vector",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Source Vector"
                }
            ],
            "id": "aic.svr25",
            "name": "svr25",
            "offset": "0xe4",
            "doc": "Source Vector Register"
        },
        "aic.svr26": {
            "type": "reg",
            "fields": [
                {
                    "name": "vector",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Source Vector"
                }
            ],
            "id": "aic.svr26",
            "name": "svr26",
            "offset": "0xe8",
            "doc": "Source Vector Register"
        },
        "aic.svr27": {
            "type": "reg",
            "fields": [
                {
                    "name": "vector",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Source Vector"
                }
            ],
            "id": "aic.svr27",
            "name": "svr27",
            "offset": "0xec",
            "doc": "Source Vector Register"
        },
        "aic.svr28": {
            "type": "reg",
            "fields": [
                {
                    "name": "vector",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Source Vector"
                }
            ],
            "id": "aic.svr28",
            "name": "svr28",
            "offset": "0xf0",
            "doc": "Source Vector Register"
        },
        "aic.svr29": {
            "type": "reg",
            "fields": [
                {
                    "name": "vector",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Source Vector"
                }
            ],
            "id": "aic.svr29",
            "name": "svr29",
            "offset": "0xf4",
            "doc": "Source Vector Register"
        },
        "aic.svr30": {
            "type": "reg",
            "fields": [
                {
                    "name": "vector",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Source Vector"
                }
            ],
            "id": "aic.svr30",
            "name": "svr30",
            "offset": "0xf8",
            "doc": "Source Vector Register"
        },
        "aic.svr31": {
            "type": "reg",
            "fields": [
                {
                    "name": "vector",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Source Vector"
                }
            ],
            "id": "aic.svr31",
            "name": "svr31",
            "offset": "0xfc",
            "doc": "Source Vector Register"
        },
        "aic.ivr": {
            "type": "reg",
            "fields": [
                {
                    "name": "irqv",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Interrupt Vector Register"
                }
            ],
            "id": "aic.ivr",
            "name": "ivr",
            "offset": "0x100",
            "doc": "Interrupt Vector Register"
        },
        "aic.fvr": {
            "type": "reg",
            "fields": [
                {
                    "name": "fiqv",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "FIQ Vector Register"
                }
            ],
            "id": "aic.fvr",
            "name": "fvr",
            "offset": "0x104",
            "doc": "FIQ Interrupt Vector Register"
        },
        "aic.isr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 5,
                    "nbits": 27,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "irqid",
                    "lsb": 0,
                    "nbits": 5,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Current Interrupt Identifier"
                }
            ],
            "id": "aic.isr",
            "name": "isr",
            "offset": "0x108",
            "doc": "Interrupt Status Register"
        },
        "aic.ipr": {
            "type": "reg",
            "fields": [
                {
                    "name": "pid31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Interrupt Pending"
                },
                {
                    "name": "pid30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Interrupt Pending"
                },
                {
                    "name": "pid29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Interrupt Pending"
                },
                {
                    "name": "pid28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Interrupt Pending"
                },
                {
                    "name": "pid27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Interrupt Pending"
                },
                {
                    "name": "pid26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Interrupt Pending"
                },
                {
                    "name": "pid25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Interrupt Pending"
                },
                {
                    "name": "pid24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Interrupt Pending"
                },
                {
                    "name": "pid23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Interrupt Pending"
                },
                {
                    "name": "pid22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Interrupt Pending"
                },
                {
                    "name": "pid21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Interrupt Pending"
                },
                {
                    "name": "pid20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Interrupt Pending"
                },
                {
                    "name": "pid19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Interrupt Pending"
                },
                {
                    "name": "pid18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Interrupt Pending"
                },
                {
                    "name": "pid17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Interrupt Pending"
                },
                {
                    "name": "pid16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Interrupt Pending"
                },
                {
                    "name": "pid15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Interrupt Pending"
                },
                {
                    "name": "pid14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Interrupt Pending"
                },
                {
                    "name": "pid13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Interrupt Pending"
                },
                {
                    "name": "pid12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Interrupt Pending"
                },
                {
                    "name": "pid11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Interrupt Pending"
                },
                {
                    "name": "pid10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Interrupt Pending"
                },
                {
                    "name": "pid9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Interrupt Pending"
                },
                {
                    "name": "pid8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Interrupt Pending"
                },
                {
                    "name": "pid7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Interrupt Pending"
                },
                {
                    "name": "pid6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Interrupt Pending"
                },
                {
                    "name": "pid5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Interrupt Pending"
                },
                {
                    "name": "pid4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Interrupt Pending"
                },
                {
                    "name": "pid3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Interrupt Pending"
                },
                {
                    "name": "pid2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Interrupt Pending"
                },
                {
                    "name": "sys",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Interrupt Pending"
                },
                {
                    "name": "fiq",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Interrupt Pending"
                }
            ],
            "id": "aic.ipr",
            "name": "ipr",
            "offset": "0x10c",
            "doc": "Interrupt Pending Register"
        },
        "aic.imr": {
            "type": "reg",
            "fields": [
                {
                    "name": "pid31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Interrupt Mask"
                },
                {
                    "name": "pid30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Interrupt Mask"
                },
                {
                    "name": "pid29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Interrupt Mask"
                },
                {
                    "name": "pid28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Interrupt Mask"
                },
                {
                    "name": "pid27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Interrupt Mask"
                },
                {
                    "name": "pid26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Interrupt Mask"
                },
                {
                    "name": "pid25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Interrupt Mask"
                },
                {
                    "name": "pid24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Interrupt Mask"
                },
                {
                    "name": "pid23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Interrupt Mask"
                },
                {
                    "name": "pid22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Interrupt Mask"
                },
                {
                    "name": "pid21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Interrupt Mask"
                },
                {
                    "name": "pid20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Interrupt Mask"
                },
                {
                    "name": "pid19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Interrupt Mask"
                },
                {
                    "name": "pid18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Interrupt Mask"
                },
                {
                    "name": "pid17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Interrupt Mask"
                },
                {
                    "name": "pid16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Interrupt Mask"
                },
                {
                    "name": "pid15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Interrupt Mask"
                },
                {
                    "name": "pid14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Interrupt Mask"
                },
                {
                    "name": "pid13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Interrupt Mask"
                },
                {
                    "name": "pid12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Interrupt Mask"
                },
                {
                    "name": "pid11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Interrupt Mask"
                },
                {
                    "name": "pid10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Interrupt Mask"
                },
                {
                    "name": "pid9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Interrupt Mask"
                },
                {
                    "name": "pid8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Interrupt Mask"
                },
                {
                    "name": "pid7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Interrupt Mask"
                },
                {
                    "name": "pid6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Interrupt Mask"
                },
                {
                    "name": "pid5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Interrupt Mask"
                },
                {
                    "name": "pid4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Interrupt Mask"
                },
                {
                    "name": "pid3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Interrupt Mask"
                },
                {
                    "name": "pid2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Interrupt Mask"
                },
                {
                    "name": "sys",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Interrupt Mask"
                },
                {
                    "name": "fiq",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Interrupt Mask"
                }
            ],
            "id": "aic.imr",
            "name": "imr",
            "offset": "0x110",
            "doc": "Interrupt Mask Register"
        },
        "aic.cisr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 30,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "nirq",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "NIRQ Status"
                },
                {
                    "name": "nfiq",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "NFIQ Status"
                }
            ],
            "id": "aic.cisr",
            "name": "cisr",
            "offset": "0x114",
            "doc": "Core Interrupt Status Register"
        },
        "aic.iecr": {
            "type": "reg",
            "fields": [
                {
                    "name": "pid31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Interrupt Enable"
                },
                {
                    "name": "pid30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Interrupt Enable"
                },
                {
                    "name": "pid29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Interrupt Enable"
                },
                {
                    "name": "pid28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Interrupt Enable"
                },
                {
                    "name": "pid27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Interrupt Enable"
                },
                {
                    "name": "pid26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Interrupt Enable"
                },
                {
                    "name": "pid25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Interrupt Enable"
                },
                {
                    "name": "pid24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Interrupt Enable"
                },
                {
                    "name": "pid23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Interrupt Enable"
                },
                {
                    "name": "pid22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Interrupt Enable"
                },
                {
                    "name": "pid21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Interrupt Enable"
                },
                {
                    "name": "pid20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Interrupt Enable"
                },
                {
                    "name": "pid19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Interrupt Enable"
                },
                {
                    "name": "pid18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Interrupt Enable"
                },
                {
                    "name": "pid17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Interrupt Enable"
                },
                {
                    "name": "pid16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Interrupt Enable"
                },
                {
                    "name": "pid15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Interrupt Enable"
                },
                {
                    "name": "pid14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Interrupt Enable"
                },
                {
                    "name": "pid13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Interrupt Enable"
                },
                {
                    "name": "pid12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Interrupt Enable"
                },
                {
                    "name": "pid11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Interrupt Enable"
                },
                {
                    "name": "pid10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Interrupt Enable"
                },
                {
                    "name": "pid9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Interrupt Enable"
                },
                {
                    "name": "pid8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Interrupt Enable"
                },
                {
                    "name": "pid7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Interrupt Enable"
                },
                {
                    "name": "pid6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Interrupt Enable"
                },
                {
                    "name": "pid5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Interrupt Enable"
                },
                {
                    "name": "pid4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Interrupt Enable"
                },
                {
                    "name": "pid3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Interrupt Enable"
                },
                {
                    "name": "pid2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Interrupt Enable"
                },
                {
                    "name": "sys",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Interrupt Enable"
                },
                {
                    "name": "fiq",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Interrupt Enable"
                }
            ],
            "id": "aic.iecr",
            "name": "iecr",
            "offset": "0x120",
            "doc": "Interrupt Enable Command Register"
        },
        "aic.idcr": {
            "type": "reg",
            "fields": [
                {
                    "name": "pid31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Interrupt Disable"
                },
                {
                    "name": "pid30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Interrupt Disable"
                },
                {
                    "name": "pid29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Interrupt Disable"
                },
                {
                    "name": "pid28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Interrupt Disable"
                },
                {
                    "name": "pid27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Interrupt Disable"
                },
                {
                    "name": "pid26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Interrupt Disable"
                },
                {
                    "name": "pid25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Interrupt Disable"
                },
                {
                    "name": "pid24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Interrupt Disable"
                },
                {
                    "name": "pid23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Interrupt Disable"
                },
                {
                    "name": "pid22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Interrupt Disable"
                },
                {
                    "name": "pid21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Interrupt Disable"
                },
                {
                    "name": "pid20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Interrupt Disable"
                },
                {
                    "name": "pid19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Interrupt Disable"
                },
                {
                    "name": "pid18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Interrupt Disable"
                },
                {
                    "name": "pid17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Interrupt Disable"
                },
                {
                    "name": "pid16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Interrupt Disable"
                },
                {
                    "name": "pid15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Interrupt Disable"
                },
                {
                    "name": "pid14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Interrupt Disable"
                },
                {
                    "name": "pid13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Interrupt Disable"
                },
                {
                    "name": "pid12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Interrupt Disable"
                },
                {
                    "name": "pid11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Interrupt Disable"
                },
                {
                    "name": "pid10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Interrupt Disable"
                },
                {
                    "name": "pid9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Interrupt Disable"
                },
                {
                    "name": "pid8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Interrupt Disable"
                },
                {
                    "name": "pid7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Interrupt Disable"
                },
                {
                    "name": "pid6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Interrupt Disable"
                },
                {
                    "name": "pid5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Interrupt Disable"
                },
                {
                    "name": "pid4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Interrupt Disable"
                },
                {
                    "name": "pid3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Interrupt Disable"
                },
                {
                    "name": "pid2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Interrupt Disable"
                },
                {
                    "name": "sys",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Interrupt Disable"
                },
                {
                    "name": "fiq",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Interrupt Disable"
                }
            ],
            "id": "aic.idcr",
            "name": "idcr",
            "offset": "0x124",
            "doc": "Interrupt Disable Command Register"
        },
        "aic.iccr": {
            "type": "reg",
            "fields": [
                {
                    "name": "pid31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Interrupt Clear"
                },
                {
                    "name": "pid30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Interrupt Clear"
                },
                {
                    "name": "pid29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Interrupt Clear"
                },
                {
                    "name": "pid28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Interrupt Clear"
                },
                {
                    "name": "pid27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Interrupt Clear"
                },
                {
                    "name": "pid26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Interrupt Clear"
                },
                {
                    "name": "pid25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Interrupt Clear"
                },
                {
                    "name": "pid24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Interrupt Clear"
                },
                {
                    "name": "pid23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Interrupt Clear"
                },
                {
                    "name": "pid22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Interrupt Clear"
                },
                {
                    "name": "pid21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Interrupt Clear"
                },
                {
                    "name": "pid20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Interrupt Clear"
                },
                {
                    "name": "pid19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Interrupt Clear"
                },
                {
                    "name": "pid18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Interrupt Clear"
                },
                {
                    "name": "pid17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Interrupt Clear"
                },
                {
                    "name": "pid16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Interrupt Clear"
                },
                {
                    "name": "pid15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Interrupt Clear"
                },
                {
                    "name": "pid14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Interrupt Clear"
                },
                {
                    "name": "pid13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Interrupt Clear"
                },
                {
                    "name": "pid12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Interrupt Clear"
                },
                {
                    "name": "pid11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Interrupt Clear"
                },
                {
                    "name": "pid10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Interrupt Clear"
                },
                {
                    "name": "pid9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Interrupt Clear"
                },
                {
                    "name": "pid8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Interrupt Clear"
                },
                {
                    "name": "pid7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Interrupt Clear"
                },
                {
                    "name": "pid6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Interrupt Clear"
                },
                {
                    "name": "pid5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Interrupt Clear"
                },
                {
                    "name": "pid4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Interrupt Clear"
                },
                {
                    "name": "pid3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Interrupt Clear"
                },
                {
                    "name": "pid2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Interrupt Clear"
                },
                {
                    "name": "sys",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Interrupt Clear"
                },
                {
                    "name": "fiq",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Interrupt Clear"
                }
            ],
            "id": "aic.iccr",
            "name": "iccr",
            "offset": "0x128",
            "doc": "Interrupt Clear Command Register"
        },
        "aic.iscr": {
            "type": "reg",
            "fields": [
                {
                    "name": "pid31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Interrupt Set"
                },
                {
                    "name": "pid30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Interrupt Set"
                },
                {
                    "name": "pid29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Interrupt Set"
                },
                {
                    "name": "pid28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Interrupt Set"
                },
                {
                    "name": "pid27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Interrupt Set"
                },
                {
                    "name": "pid26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Interrupt Set"
                },
                {
                    "name": "pid25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Interrupt Set"
                },
                {
                    "name": "pid24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Interrupt Set"
                },
                {
                    "name": "pid23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Interrupt Set"
                },
                {
                    "name": "pid22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Interrupt Set"
                },
                {
                    "name": "pid21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Interrupt Set"
                },
                {
                    "name": "pid20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Interrupt Set"
                },
                {
                    "name": "pid19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Interrupt Set"
                },
                {
                    "name": "pid18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Interrupt Set"
                },
                {
                    "name": "pid17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Interrupt Set"
                },
                {
                    "name": "pid16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Interrupt Set"
                },
                {
                    "name": "pid15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Interrupt Set"
                },
                {
                    "name": "pid14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Interrupt Set"
                },
                {
                    "name": "pid13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Interrupt Set"
                },
                {
                    "name": "pid12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Interrupt Set"
                },
                {
                    "name": "pid11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Interrupt Set"
                },
                {
                    "name": "pid10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Interrupt Set"
                },
                {
                    "name": "pid9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Interrupt Set"
                },
                {
                    "name": "pid8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Interrupt Set"
                },
                {
                    "name": "pid7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Interrupt Set"
                },
                {
                    "name": "pid6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Interrupt Set"
                },
                {
                    "name": "pid5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Interrupt Set"
                },
                {
                    "name": "pid4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Interrupt Set"
                },
                {
                    "name": "pid3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Interrupt Set"
                },
                {
                    "name": "pid2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Interrupt Set"
                },
                {
                    "name": "sys",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Interrupt Set"
                },
                {
                    "name": "fiq",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Interrupt Set"
                }
            ],
            "id": "aic.iscr",
            "name": "iscr",
            "offset": "0x12c",
            "doc": "Interrupt Set Command Register"
        },
        "aic.eoicr": {
            "type": "reg",
            "fields": [
                {
                    "name": "inferred",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "inferred",
                    "reset": "0",
                    "doc": "inferred"
                }
            ],
            "id": "aic.eoicr",
            "name": "eoicr",
            "offset": "0x130",
            "doc": "End of Interrupt Command Register"
        },
        "aic.spu": {
            "type": "reg",
            "fields": [
                {
                    "name": "sivr",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Spurious Interrupt Vector Register"
                }
            ],
            "id": "aic.spu",
            "name": "spu",
            "offset": "0x134",
            "doc": "Spurious Interrupt Vector Register"
        },
        "aic.dcr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 30,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "gmsk",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "General Mask"
                },
                {
                    "name": "prot",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Protection Mode"
                }
            ],
            "id": "aic.dcr",
            "name": "dcr",
            "offset": "0x138",
            "doc": "Debug Control Register"
        },
        "aic.ffer": {
            "type": "reg",
            "fields": [
                {
                    "name": "pid31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Fast Forcing Enable"
                },
                {
                    "name": "pid30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Fast Forcing Enable"
                },
                {
                    "name": "pid29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Fast Forcing Enable"
                },
                {
                    "name": "pid28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Fast Forcing Enable"
                },
                {
                    "name": "pid27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Fast Forcing Enable"
                },
                {
                    "name": "pid26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Fast Forcing Enable"
                },
                {
                    "name": "pid25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Fast Forcing Enable"
                },
                {
                    "name": "pid24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Fast Forcing Enable"
                },
                {
                    "name": "pid23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Fast Forcing Enable"
                },
                {
                    "name": "pid22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Fast Forcing Enable"
                },
                {
                    "name": "pid21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Fast Forcing Enable"
                },
                {
                    "name": "pid20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Fast Forcing Enable"
                },
                {
                    "name": "pid19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Fast Forcing Enable"
                },
                {
                    "name": "pid18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Fast Forcing Enable"
                },
                {
                    "name": "pid17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Fast Forcing Enable"
                },
                {
                    "name": "pid16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Fast Forcing Enable"
                },
                {
                    "name": "pid15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Fast Forcing Enable"
                },
                {
                    "name": "pid14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Fast Forcing Enable"
                },
                {
                    "name": "pid13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Fast Forcing Enable"
                },
                {
                    "name": "pid12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Fast Forcing Enable"
                },
                {
                    "name": "pid11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Fast Forcing Enable"
                },
                {
                    "name": "pid10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Fast Forcing Enable"
                },
                {
                    "name": "pid9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Fast Forcing Enable"
                },
                {
                    "name": "pid8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Fast Forcing Enable"
                },
                {
                    "name": "pid7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Fast Forcing Enable"
                },
                {
                    "name": "pid6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Fast Forcing Enable"
                },
                {
                    "name": "pid5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Fast Forcing Enable"
                },
                {
                    "name": "pid4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Fast Forcing Enable"
                },
                {
                    "name": "pid3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Fast Forcing Enable"
                },
                {
                    "name": "pid2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Fast Forcing Enable"
                },
                {
                    "name": "sys",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Fast Forcing Enable"
                },
                {
                    "name": "rsvd0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                }
            ],
            "id": "aic.ffer",
            "name": "ffer",
            "offset": "0x140",
            "doc": "Fast Forcing Enable Register"
        },
        "aic.ffdr": {
            "type": "reg",
            "fields": [
                {
                    "name": "pid31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Fast Forcing Disable"
                },
                {
                    "name": "pid30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Fast Forcing Disable"
                },
                {
                    "name": "pid29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Fast Forcing Disable"
                },
                {
                    "name": "pid28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Fast Forcing Disable"
                },
                {
                    "name": "pid27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Fast Forcing Disable"
                },
                {
                    "name": "pid26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Fast Forcing Disable"
                },
                {
                    "name": "pid25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Fast Forcing Disable"
                },
                {
                    "name": "pid24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Fast Forcing Disable"
                },
                {
                    "name": "pid23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Fast Forcing Disable"
                },
                {
                    "name": "pid22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Fast Forcing Disable"
                },
                {
                    "name": "pid21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Fast Forcing Disable"
                },
                {
                    "name": "pid20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Fast Forcing Disable"
                },
                {
                    "name": "pid19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Fast Forcing Disable"
                },
                {
                    "name": "pid18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Fast Forcing Disable"
                },
                {
                    "name": "pid17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Fast Forcing Disable"
                },
                {
                    "name": "pid16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Fast Forcing Disable"
                },
                {
                    "name": "pid15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Fast Forcing Disable"
                },
                {
                    "name": "pid14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Fast Forcing Disable"
                },
                {
                    "name": "pid13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Fast Forcing Disable"
                },
                {
                    "name": "pid12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Fast Forcing Disable"
                },
                {
                    "name": "pid11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Fast Forcing Disable"
                },
                {
                    "name": "pid10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Fast Forcing Disable"
                },
                {
                    "name": "pid9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Fast Forcing Disable"
                },
                {
                    "name": "pid8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Fast Forcing Disable"
                },
                {
                    "name": "pid7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Fast Forcing Disable"
                },
                {
                    "name": "pid6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Fast Forcing Disable"
                },
                {
                    "name": "pid5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Fast Forcing Disable"
                },
                {
                    "name": "pid4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Fast Forcing Disable"
                },
                {
                    "name": "pid3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Fast Forcing Disable"
                },
                {
                    "name": "pid2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Fast Forcing Disable"
                },
                {
                    "name": "sys",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Fast Forcing Disable"
                },
                {
                    "name": "rsvd0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                }
            ],
            "id": "aic.ffdr",
            "name": "ffdr",
            "offset": "0x144",
            "doc": "Fast Forcing Disable Register"
        },
        "aic.ffsr": {
            "type": "reg",
            "fields": [
                {
                    "name": "pid31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Fast Forcing Status"
                },
                {
                    "name": "pid30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Fast Forcing Status"
                },
                {
                    "name": "pid29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Fast Forcing Status"
                },
                {
                    "name": "pid28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Fast Forcing Status"
                },
                {
                    "name": "pid27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Fast Forcing Status"
                },
                {
                    "name": "pid26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Fast Forcing Status"
                },
                {
                    "name": "pid25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Fast Forcing Status"
                },
                {
                    "name": "pid24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Fast Forcing Status"
                },
                {
                    "name": "pid23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Fast Forcing Status"
                },
                {
                    "name": "pid22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Fast Forcing Status"
                },
                {
                    "name": "pid21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Fast Forcing Status"
                },
                {
                    "name": "pid20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Fast Forcing Status"
                },
                {
                    "name": "pid19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Fast Forcing Status"
                },
                {
                    "name": "pid18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Fast Forcing Status"
                },
                {
                    "name": "pid17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Fast Forcing Status"
                },
                {
                    "name": "pid16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Fast Forcing Status"
                },
                {
                    "name": "pid15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Fast Forcing Status"
                },
                {
                    "name": "pid14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Fast Forcing Status"
                },
                {
                    "name": "pid13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Fast Forcing Status"
                },
                {
                    "name": "pid12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Fast Forcing Status"
                },
                {
                    "name": "pid11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Fast Forcing Status"
                },
                {
                    "name": "pid10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Fast Forcing Status"
                },
                {
                    "name": "pid9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Fast Forcing Status"
                },
                {
                    "name": "pid8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Fast Forcing Status"
                },
                {
                    "name": "pid7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Fast Forcing Status"
                },
                {
                    "name": "pid6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Fast Forcing Status"
                },
                {
                    "name": "pid5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Fast Forcing Status"
                },
                {
                    "name": "pid4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Fast Forcing Status"
                },
                {
                    "name": "pid3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Fast Forcing Status"
                },
                {
                    "name": "pid2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Fast Forcing Status"
                },
                {
                    "name": "sys",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Fast Forcing Status"
                },
                {
                    "name": "rsvd0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                }
            ],
            "id": "aic.ffsr",
            "name": "ffsr",
            "offset": "0x148",
            "doc": "Fast Forcing Status Register"
        },
        "aic.wpmr": {
            "type": "reg",
            "fields": [
                {
                    "name": "wpkey",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Write Protect KEY"
                },
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 7,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "wpen",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Write Protect Enable"
                }
            ],
            "id": "aic.wpmr",
            "name": "wpmr",
            "offset": "0x1e4",
            "doc": "Write Protect Mode Register"
        },
        "aic.wpsr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "wpvsrc",
                    "lsb": 8,
                    "nbits": 16,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Write Protect Violation Source"
                },
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 7,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "wpvs",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Write Protect Violation Status"
                }
            ],
            "id": "aic.wpsr",
            "name": "wpsr",
            "offset": "0x1e8",
            "doc": "Write Protect Status Register"
        },
        "dbgu": {
            "type": "blk",
            "children": [
                "dbgu.cr",
                "dbgu.mr",
                "dbgu.ier",
                "dbgu.idr",
                "dbgu.imr",
                "dbgu.sr",
                "dbgu.rhr",
                "dbgu.thr",
                "dbgu.brgr",
                "dbgu.cidr",
                "dbgu.exid",
                "dbgu.fnr"
            ],
            "id": "dbgu",
            "name": "dbgu",
            "offset": "0xfffff200",
            "doc": "Debug Unit"
        },
        "dbgu.cr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 9,
                    "nbits": 23,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rststa",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Reset Status Bits"
                },
                {
                    "name": "txdis",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Transmitter Disable"
                },
                {
                    "name": "txen",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Transmitter Enable"
                },
                {
                    "name": "rxdis",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Receiver Disable"
                },
                {
                    "name": "rxen",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Receiver Enable"
                },
                {
                    "name": "rsttx",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Reset Transmitter"
                },
                {
                    "name": "rstrx",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Reset Receiver"
                },
                {
                    "name": "rsvd0",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                }
            ],
            "id": "dbgu.cr",
            "name": "cr",
            "offset": "0x0",
            "doc": "Control Register"
        },
        "dbgu.mr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd2",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "chmode",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Channel Mode"
                },
                {
                    "name": "rsvd0",
                    "lsb": 12,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "par",
                    "lsb": 9,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Parity Type"
                },
                {
                    "name": "rsvd1",
                    "lsb": 0,
                    "nbits": 9,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                }
            ],
            "id": "dbgu.mr",
            "name": "mr",
            "offset": "0x4",
            "doc": "Mode Register"
        },
        "dbgu.ier": {
            "type": "reg",
            "fields": [
                {
                    "name": "commrx",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Enable COMMRX (from ARM) Interrupt"
                },
                {
                    "name": "commtx",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Enable COMMTX (from ARM) Interrupt"
                },
                {
                    "name": "rsvd2",
                    "lsb": 10,
                    "nbits": 20,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "txempty",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Enable TXEMPTY Interrupt"
                },
                {
                    "name": "rsvd1",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "pare",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Enable Parity Error Interrupt"
                },
                {
                    "name": "frame",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Enable Framing Error Interrupt"
                },
                {
                    "name": "ovre",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Enable Overrun Error Interrupt"
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "txrdy",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Enable TXRDY Interrupt"
                },
                {
                    "name": "rxrdy",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Enable RXRDY Interrupt"
                }
            ],
            "id": "dbgu.ier",
            "name": "ier",
            "offset": "0x8",
            "doc": "Interrupt Enable Register"
        },
        "dbgu.idr": {
            "type": "reg",
            "fields": [
                {
                    "name": "commrx",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Disable COMMRX (from ARM) Interrupt"
                },
                {
                    "name": "commtx",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Disable COMMTX (from ARM) Interrupt"
                },
                {
                    "name": "rsvd2",
                    "lsb": 10,
                    "nbits": 20,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "txempty",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Disable TXEMPTY Interrupt"
                },
                {
                    "name": "rsvd1",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "pare",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Disable Parity Error Interrupt"
                },
                {
                    "name": "frame",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Disable Framing Error Interrupt"
                },
                {
                    "name": "ovre",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Disable Overrun Error Interrupt"
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "txrdy",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Disable TXRDY Interrupt"
                },
                {
                    "name": "rxrdy",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Disable RXRDY Interrupt"
                }
            ],
            "id": "dbgu.idr",
            "name": "idr",
            "offset": "0xc",
            "doc": "Interrupt Disable Register"
        },
        "dbgu.imr": {
            "type": "reg",
            "fields": [
                {
                    "name": "commrx",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Mask COMMRX Interrupt"
                },
                {
                    "name": "commtx",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Mask COMMTX Interrupt"
                },
                {
                    "name": "rsvd2",
                    "lsb": 10,
                    "nbits": 20,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "txempty",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Mask TXEMPTY Interrupt"
                },
                {
                    "name": "rsvd1",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "pare",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Mask Parity Error Interrupt"
                },
                {
                    "name": "frame",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Mask Framing Error Interrupt"
                },
                {
                    "name": "ovre",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Mask Overrun Error Interrupt"
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "txrdy",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Disable TXRDY Interrupt"
                },
                {
                    "name": "rxrdy",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Mask RXRDY Interrupt"
                }
            ],
            "id": "dbgu.imr",
            "name": "imr",
            "offset": "0x10",
            "doc": "Interrupt Mask Register"
        },
        "dbgu.sr": {
            "type": "reg",
            "fields": [
                {
                    "name": "commrx",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Debug Communication Channel Read Status"
                },
                {
                    "name": "commtx",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Debug Communication Channel Write Status"
                },
                {
                    "name": "rsvd2",
                    "lsb": 10,
                    "nbits": 20,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "txempty",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Transmitter Empty"
                },
                {
                    "name": "rsvd1",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "pare",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Parity Error"
                },
                {
                    "name": "frame",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Framing Error"
                },
                {
                    "name": "ovre",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Overrun Error"
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "txrdy",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Transmitter Ready"
                },
                {
                    "name": "rxrdy",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Receiver Ready"
                }
            ],
            "id": "dbgu.sr",
            "name": "sr",
            "offset": "0x14",
            "doc": "Status Register"
        },
        "dbgu.rhr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rxchr",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Received Character"
                }
            ],
            "id": "dbgu.rhr",
            "name": "rhr",
            "offset": "0x18",
            "doc": "Receive Holding Register"
        },
        "dbgu.thr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "txchr",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Character to be Transmitted"
                }
            ],
            "id": "dbgu.thr",
            "name": "thr",
            "offset": "0x1c",
            "doc": "Transmit Holding Register"
        },
        "dbgu.brgr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "cd",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Clock Divisor"
                }
            ],
            "id": "dbgu.brgr",
            "name": "brgr",
            "offset": "0x20",
            "doc": "Baud Rate Generator Register"
        },
        "dbgu.cidr": {
            "type": "reg",
            "fields": [
                {
                    "name": "ext",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Extension Flag"
                },
                {
                    "name": "nvptyp",
                    "lsb": 28,
                    "nbits": 3,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Nonvolatile Program Memory Type"
                },
                {
                    "name": "arch",
                    "lsb": 20,
                    "nbits": 8,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Architecture Identifier"
                },
                {
                    "name": "sramsiz",
                    "lsb": 16,
                    "nbits": 4,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Internal SRAM Size"
                },
                {
                    "name": "nvpsiz2",
                    "lsb": 12,
                    "nbits": 4,
                    "access": "read-only",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "nvpsiz",
                    "lsb": 8,
                    "nbits": 4,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Nonvolatile Program Memory Size"
                },
                {
                    "name": "eproc",
                    "lsb": 5,
                    "nbits": 3,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Embedded Processor"
                },
                {
                    "name": "version",
                    "lsb": 0,
                    "nbits": 5,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Version of the Device"
                }
            ],
            "id": "dbgu.cidr",
            "name": "cidr",
            "offset": "0x40",
            "doc": "Chip ID Register"
        },
        "dbgu.exid": {
            "type": "reg",
            "fields": [
                {
                    "name": "exid",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Chip ID Extension"
                }
            ],
            "id": "dbgu.exid",
            "name": "exid",
            "offset": "0x44",
            "doc": "Chip ID Extension Register"
        },
        "dbgu.fnr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 31,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "fntrst",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Force NTRST"
                }
            ],
            "id": "dbgu.fnr",
            "name": "fnr",
            "offset": "0x48",
            "doc": "Force NTRST Register"
        },
        "pioa": {
            "type": "blk",
            "children": [
                "pioa.per",
                "pioa.pdr",
                "pioa.psr",
                "pioa.oer",
                "pioa.odr",
                "pioa.osr",
                "pioa.ifer",
                "pioa.ifdr",
                "pioa.ifsr",
                "pioa.sodr",
                "pioa.codr",
                "pioa.odsr",
                "pioa.pdsr",
                "pioa.ier",
                "pioa.idr",
                "pioa.imr",
                "pioa.isr",
                "pioa.mder",
                "pioa.mddr",
                "pioa.mdsr",
                "pioa.pudr",
                "pioa.puer",
                "pioa.pusr",
                "pioa.abcdsr0",
                "pioa.abcdsr1",
                "pioa.ifscdr",
                "pioa.ifscer",
                "pioa.ifscsr",
                "pioa.scdr",
                "pioa.ppddr",
                "pioa.ppder",
                "pioa.ppdsr",
                "pioa.ower",
                "pioa.owdr",
                "pioa.owsr",
                "pioa.aimer",
                "pioa.aimdr",
                "pioa.aimmr",
                "pioa.esr",
                "pioa.lsr",
                "pioa.elsr",
                "pioa.fellsr",
                "pioa.rehlsr",
                "pioa.frlhsr",
                "pioa.locksr",
                "pioa.wpmr",
                "pioa.wpsr",
                "pioa.schmitt",
                "pioa.delayr",
                "pioa.driver1",
                "pioa.driver2"
            ],
            "id": "pioa",
            "name": "pioa",
            "offset": "0xfffff400",
            "doc": "Parallel Input/Output Controller A"
        },
        "pioa.per": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Enable"
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Enable"
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Enable"
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Enable"
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Enable"
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Enable"
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Enable"
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Enable"
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Enable"
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Enable"
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Enable"
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Enable"
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Enable"
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Enable"
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Enable"
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Enable"
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Enable"
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Enable"
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Enable"
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Enable"
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Enable"
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Enable"
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Enable"
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Enable"
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Enable"
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Enable"
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Enable"
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Enable"
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Enable"
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Enable"
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Enable"
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Enable"
                }
            ],
            "id": "pioa.per",
            "name": "per",
            "offset": "0x0",
            "doc": "PIO Enable Register"
        },
        "pioa.pdr": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Disable"
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Disable"
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Disable"
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Disable"
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Disable"
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Disable"
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Disable"
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Disable"
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Disable"
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Disable"
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Disable"
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Disable"
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Disable"
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Disable"
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Disable"
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Disable"
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Disable"
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Disable"
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Disable"
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Disable"
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Disable"
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Disable"
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Disable"
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Disable"
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Disable"
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Disable"
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Disable"
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Disable"
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Disable"
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Disable"
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Disable"
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Disable"
                }
            ],
            "id": "pioa.pdr",
            "name": "pdr",
            "offset": "0x4",
            "doc": "PIO Disable Register"
        },
        "pioa.psr": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "PIO Status"
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "PIO Status"
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "PIO Status"
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "PIO Status"
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "PIO Status"
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "PIO Status"
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "PIO Status"
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "PIO Status"
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "PIO Status"
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "PIO Status"
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "PIO Status"
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "PIO Status"
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "PIO Status"
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "PIO Status"
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "PIO Status"
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "PIO Status"
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "PIO Status"
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "PIO Status"
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "PIO Status"
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "PIO Status"
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "PIO Status"
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "PIO Status"
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "PIO Status"
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "PIO Status"
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "PIO Status"
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "PIO Status"
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "PIO Status"
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "PIO Status"
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "PIO Status"
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "PIO Status"
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "PIO Status"
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "PIO Status"
                }
            ],
            "id": "pioa.psr",
            "name": "psr",
            "offset": "0x8",
            "doc": "PIO Status Register"
        },
        "pioa.oer": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Enable"
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Enable"
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Enable"
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Enable"
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Enable"
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Enable"
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Enable"
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Enable"
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Enable"
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Enable"
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Enable"
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Enable"
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Enable"
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Enable"
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Enable"
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Enable"
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Enable"
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Enable"
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Enable"
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Enable"
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Enable"
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Enable"
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Enable"
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Enable"
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Enable"
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Enable"
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Enable"
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Enable"
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Enable"
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Enable"
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Enable"
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Enable"
                }
            ],
            "id": "pioa.oer",
            "name": "oer",
            "offset": "0x10",
            "doc": "Output Enable Register"
        },
        "pioa.odr": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Disable"
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Disable"
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Disable"
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Disable"
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Disable"
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Disable"
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Disable"
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Disable"
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Disable"
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Disable"
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Disable"
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Disable"
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Disable"
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Disable"
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Disable"
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Disable"
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Disable"
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Disable"
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Disable"
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Disable"
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Disable"
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Disable"
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Disable"
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Disable"
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Disable"
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Disable"
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Disable"
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Disable"
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Disable"
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Disable"
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Disable"
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Disable"
                }
            ],
            "id": "pioa.odr",
            "name": "odr",
            "offset": "0x14",
            "doc": "Output Disable Register"
        },
        "pioa.osr": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Status"
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Status"
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Status"
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Status"
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Status"
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Status"
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Status"
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Status"
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Status"
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Status"
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Status"
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Status"
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Status"
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Status"
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Status"
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Status"
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Status"
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Status"
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Status"
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Status"
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Status"
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Status"
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Status"
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Status"
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Status"
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Status"
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Status"
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Status"
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Status"
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Status"
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Status"
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Status"
                }
            ],
            "id": "pioa.osr",
            "name": "osr",
            "offset": "0x18",
            "doc": "Output Status Register"
        },
        "pioa.ifer": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Enable"
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Enable"
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Enable"
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Enable"
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Enable"
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Enable"
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Enable"
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Enable"
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Enable"
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Enable"
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Enable"
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Enable"
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Enable"
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Enable"
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Enable"
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Enable"
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Enable"
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Enable"
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Enable"
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Enable"
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Enable"
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Enable"
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Enable"
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Enable"
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Enable"
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Enable"
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Enable"
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Enable"
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Enable"
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Enable"
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Enable"
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Enable"
                }
            ],
            "id": "pioa.ifer",
            "name": "ifer",
            "offset": "0x20",
            "doc": "Glitch Input Filter Enable Register"
        },
        "pioa.ifdr": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Disable"
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Disable"
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Disable"
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Disable"
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Disable"
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Disable"
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Disable"
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Disable"
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Disable"
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Disable"
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Disable"
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Disable"
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Disable"
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Disable"
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Disable"
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Disable"
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Disable"
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Disable"
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Disable"
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Disable"
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Disable"
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Disable"
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Disable"
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Disable"
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Disable"
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Disable"
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Disable"
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Disable"
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Disable"
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Disable"
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Disable"
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Disable"
                }
            ],
            "id": "pioa.ifdr",
            "name": "ifdr",
            "offset": "0x24",
            "doc": "Glitch Input Filter Disable Register"
        },
        "pioa.ifsr": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Filer Status"
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Filer Status"
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Filer Status"
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Filer Status"
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Filer Status"
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Filer Status"
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Filer Status"
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Filer Status"
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Filer Status"
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Filer Status"
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Filer Status"
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Filer Status"
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Filer Status"
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Filer Status"
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Filer Status"
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Filer Status"
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Filer Status"
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Filer Status"
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Filer Status"
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Filer Status"
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Filer Status"
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Filer Status"
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Filer Status"
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Filer Status"
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Filer Status"
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Filer Status"
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Filer Status"
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Filer Status"
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Filer Status"
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Filer Status"
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Filer Status"
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Filer Status"
                }
            ],
            "id": "pioa.ifsr",
            "name": "ifsr",
            "offset": "0x28",
            "doc": "Glitch Input Filter Status Register"
        },
        "pioa.sodr": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Output Data"
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Output Data"
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Output Data"
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Output Data"
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Output Data"
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Output Data"
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Output Data"
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Output Data"
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Output Data"
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Output Data"
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Output Data"
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Output Data"
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Output Data"
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Output Data"
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Output Data"
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Output Data"
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Output Data"
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Output Data"
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Output Data"
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Output Data"
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Output Data"
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Output Data"
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Output Data"
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Output Data"
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Output Data"
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Output Data"
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Output Data"
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Output Data"
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Output Data"
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Output Data"
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Output Data"
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Output Data"
                }
            ],
            "id": "pioa.sodr",
            "name": "sodr",
            "offset": "0x30",
            "doc": "Set Output Data Register"
        },
        "pioa.codr": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Output Data"
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Output Data"
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Output Data"
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Output Data"
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Output Data"
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Output Data"
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Output Data"
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Output Data"
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Output Data"
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Output Data"
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Output Data"
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Output Data"
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Output Data"
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Output Data"
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Output Data"
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Output Data"
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Output Data"
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Output Data"
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Output Data"
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Output Data"
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Output Data"
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Output Data"
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Output Data"
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Output Data"
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Output Data"
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Output Data"
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Output Data"
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Output Data"
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Output Data"
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Output Data"
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Output Data"
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Output Data"
                }
            ],
            "id": "pioa.codr",
            "name": "codr",
            "offset": "0x34",
            "doc": "Clear Output Data Register"
        },
        "pioa.odsr": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Output Data Status"
                }
            ],
            "id": "pioa.odsr",
            "name": "odsr",
            "offset": "0x38",
            "doc": "Output Data Status Register"
        },
        "pioa.pdsr": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Data Status"
                }
            ],
            "id": "pioa.pdsr",
            "name": "pdsr",
            "offset": "0x3c",
            "doc": "Pin Data Status Register"
        },
        "pioa.ier": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Enable"
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Enable"
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Enable"
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Enable"
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Enable"
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Enable"
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Enable"
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Enable"
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Enable"
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Enable"
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Enable"
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Enable"
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Enable"
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Enable"
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Enable"
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Enable"
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Enable"
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Enable"
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Enable"
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Enable"
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Enable"
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Enable"
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Enable"
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Enable"
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Enable"
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Enable"
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Enable"
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Enable"
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Enable"
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Enable"
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Enable"
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Enable"
                }
            ],
            "id": "pioa.ier",
            "name": "ier",
            "offset": "0x40",
            "doc": "Interrupt Enable Register"
        },
        "pioa.idr": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Disable"
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Disable"
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Disable"
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Disable"
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Disable"
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Disable"
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Disable"
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Disable"
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Disable"
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Disable"
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Disable"
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Disable"
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Disable"
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Disable"
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Disable"
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Disable"
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Disable"
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Disable"
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Disable"
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Disable"
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Disable"
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Disable"
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Disable"
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Disable"
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Disable"
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Disable"
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Disable"
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Disable"
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Disable"
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Disable"
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Disable"
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Disable"
                }
            ],
            "id": "pioa.idr",
            "name": "idr",
            "offset": "0x44",
            "doc": "Interrupt Disable Register"
        },
        "pioa.imr": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Mask"
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Mask"
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Mask"
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Mask"
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Mask"
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Mask"
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Mask"
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Mask"
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Mask"
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Mask"
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Mask"
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Mask"
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Mask"
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Mask"
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Mask"
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Mask"
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Mask"
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Mask"
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Mask"
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Mask"
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Mask"
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Mask"
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Mask"
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Mask"
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Mask"
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Mask"
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Mask"
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Mask"
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Mask"
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Mask"
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Mask"
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Mask"
                }
            ],
            "id": "pioa.imr",
            "name": "imr",
            "offset": "0x48",
            "doc": "Interrupt Mask Register"
        },
        "pioa.isr": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Status"
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Status"
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Status"
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Status"
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Status"
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Status"
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Status"
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Status"
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Status"
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Status"
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Status"
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Status"
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Status"
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Status"
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Status"
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Status"
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Status"
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Status"
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Status"
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Status"
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Status"
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Status"
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Status"
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Status"
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Status"
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Status"
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Status"
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Status"
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Status"
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Status"
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Status"
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Status"
                }
            ],
            "id": "pioa.isr",
            "name": "isr",
            "offset": "0x4c",
            "doc": "Interrupt Status Register"
        },
        "pioa.mder": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Enable."
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Enable."
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Enable."
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Enable."
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Enable."
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Enable."
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Enable."
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Enable."
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Enable."
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Enable."
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Enable."
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Enable."
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Enable."
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Enable."
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Enable."
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Enable."
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Enable."
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Enable."
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Enable."
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Enable."
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Enable."
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Enable."
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Enable."
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Enable."
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Enable."
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Enable."
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Enable."
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Enable."
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Enable."
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Enable."
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Enable."
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Enable."
                }
            ],
            "id": "pioa.mder",
            "name": "mder",
            "offset": "0x50",
            "doc": "Multi-driver Enable Register"
        },
        "pioa.mddr": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Disable."
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Disable."
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Disable."
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Disable."
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Disable."
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Disable."
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Disable."
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Disable."
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Disable."
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Disable."
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Disable."
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Disable."
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Disable."
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Disable."
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Disable."
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Disable."
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Disable."
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Disable."
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Disable."
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Disable."
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Disable."
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Disable."
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Disable."
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Disable."
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Disable."
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Disable."
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Disable."
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Disable."
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Disable."
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Disable."
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Disable."
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Disable."
                }
            ],
            "id": "pioa.mddr",
            "name": "mddr",
            "offset": "0x54",
            "doc": "Multi-driver Disable Register"
        },
        "pioa.mdsr": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Multi Drive Status."
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Multi Drive Status."
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Multi Drive Status."
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Multi Drive Status."
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Multi Drive Status."
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Multi Drive Status."
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Multi Drive Status."
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Multi Drive Status."
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Multi Drive Status."
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Multi Drive Status."
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Multi Drive Status."
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Multi Drive Status."
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Multi Drive Status."
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Multi Drive Status."
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Multi Drive Status."
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Multi Drive Status."
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Multi Drive Status."
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Multi Drive Status."
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Multi Drive Status."
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Multi Drive Status."
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Multi Drive Status."
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Multi Drive Status."
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Multi Drive Status."
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Multi Drive Status."
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Multi Drive Status."
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Multi Drive Status."
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Multi Drive Status."
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Multi Drive Status."
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Multi Drive Status."
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Multi Drive Status."
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Multi Drive Status."
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Multi Drive Status."
                }
            ],
            "id": "pioa.mdsr",
            "name": "mdsr",
            "offset": "0x58",
            "doc": "Multi-driver Status Register"
        },
        "pioa.pudr": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Disable."
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Disable."
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Disable."
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Disable."
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Disable."
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Disable."
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Disable."
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Disable."
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Disable."
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Disable."
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Disable."
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Disable."
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Disable."
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Disable."
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Disable."
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Disable."
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Disable."
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Disable."
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Disable."
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Disable."
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Disable."
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Disable."
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Disable."
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Disable."
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Disable."
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Disable."
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Disable."
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Disable."
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Disable."
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Disable."
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Disable."
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Disable."
                }
            ],
            "id": "pioa.pudr",
            "name": "pudr",
            "offset": "0x60",
            "doc": "Pull-up Disable Register"
        },
        "pioa.puer": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Enable."
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Enable."
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Enable."
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Enable."
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Enable."
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Enable."
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Enable."
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Enable."
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Enable."
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Enable."
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Enable."
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Enable."
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Enable."
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Enable."
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Enable."
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Enable."
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Enable."
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Enable."
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Enable."
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Enable."
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Enable."
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Enable."
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Enable."
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Enable."
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Enable."
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Enable."
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Enable."
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Enable."
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Enable."
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Enable."
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Enable."
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Enable."
                }
            ],
            "id": "pioa.puer",
            "name": "puer",
            "offset": "0x64",
            "doc": "Pull-up Enable Register"
        },
        "pioa.pusr": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Up Status."
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Up Status."
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Up Status."
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Up Status."
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Up Status."
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Up Status."
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Up Status."
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Up Status."
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Up Status."
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Up Status."
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Up Status."
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Up Status."
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Up Status."
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Up Status."
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Up Status."
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Up Status."
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Up Status."
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Up Status."
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Up Status."
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Up Status."
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Up Status."
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Up Status."
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Up Status."
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Up Status."
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Up Status."
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Up Status."
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Up Status."
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Up Status."
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Up Status."
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Up Status."
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Up Status."
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Up Status."
                }
            ],
            "id": "pioa.pusr",
            "name": "pusr",
            "offset": "0x68",
            "doc": "Pad Pull-up Status Register"
        },
        "pioa.abcdsr0": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                }
            ],
            "id": "pioa.abcdsr0",
            "name": "abcdsr0",
            "offset": "0x70",
            "doc": "Peripheral Select Register"
        },
        "pioa.abcdsr1": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                }
            ],
            "id": "pioa.abcdsr1",
            "name": "abcdsr1",
            "offset": "0x74",
            "doc": "Peripheral Select Register"
        },
        "pioa.ifscdr": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Clock Glitch Filtering Select."
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Clock Glitch Filtering Select."
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Clock Glitch Filtering Select."
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Clock Glitch Filtering Select."
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Clock Glitch Filtering Select."
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Clock Glitch Filtering Select."
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Clock Glitch Filtering Select."
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Clock Glitch Filtering Select."
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Clock Glitch Filtering Select."
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Clock Glitch Filtering Select."
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Clock Glitch Filtering Select."
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Clock Glitch Filtering Select."
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Clock Glitch Filtering Select."
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Clock Glitch Filtering Select."
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Clock Glitch Filtering Select."
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Clock Glitch Filtering Select."
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Clock Glitch Filtering Select."
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Clock Glitch Filtering Select."
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Clock Glitch Filtering Select."
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Clock Glitch Filtering Select."
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Clock Glitch Filtering Select."
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Clock Glitch Filtering Select."
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Clock Glitch Filtering Select."
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Clock Glitch Filtering Select."
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Clock Glitch Filtering Select."
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Clock Glitch Filtering Select."
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Clock Glitch Filtering Select."
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Clock Glitch Filtering Select."
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Clock Glitch Filtering Select."
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Clock Glitch Filtering Select."
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Clock Glitch Filtering Select."
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Clock Glitch Filtering Select."
                }
            ],
            "id": "pioa.ifscdr",
            "name": "ifscdr",
            "offset": "0x80",
            "doc": "Input Filter Slow Clock Disable Register"
        },
        "pioa.ifscer": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Debouncing Filtering Select."
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Debouncing Filtering Select."
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Debouncing Filtering Select."
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Debouncing Filtering Select."
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Debouncing Filtering Select."
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Debouncing Filtering Select."
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Debouncing Filtering Select."
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Debouncing Filtering Select."
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Debouncing Filtering Select."
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Debouncing Filtering Select."
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Debouncing Filtering Select."
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Debouncing Filtering Select."
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Debouncing Filtering Select."
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Debouncing Filtering Select."
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Debouncing Filtering Select."
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Debouncing Filtering Select."
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Debouncing Filtering Select."
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Debouncing Filtering Select."
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Debouncing Filtering Select."
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Debouncing Filtering Select."
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Debouncing Filtering Select."
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Debouncing Filtering Select."
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Debouncing Filtering Select."
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Debouncing Filtering Select."
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Debouncing Filtering Select."
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Debouncing Filtering Select."
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Debouncing Filtering Select."
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Debouncing Filtering Select."
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Debouncing Filtering Select."
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Debouncing Filtering Select."
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Debouncing Filtering Select."
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Debouncing Filtering Select."
                }
            ],
            "id": "pioa.ifscer",
            "name": "ifscer",
            "offset": "0x84",
            "doc": "Input Filter Slow Clock Enable Register"
        },
        "pioa.ifscsr": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Glitch or Debouncing Filter Selection Status"
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Glitch or Debouncing Filter Selection Status"
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Glitch or Debouncing Filter Selection Status"
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Glitch or Debouncing Filter Selection Status"
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Glitch or Debouncing Filter Selection Status"
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Glitch or Debouncing Filter Selection Status"
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Glitch or Debouncing Filter Selection Status"
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Glitch or Debouncing Filter Selection Status"
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Glitch or Debouncing Filter Selection Status"
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Glitch or Debouncing Filter Selection Status"
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Glitch or Debouncing Filter Selection Status"
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Glitch or Debouncing Filter Selection Status"
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Glitch or Debouncing Filter Selection Status"
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Glitch or Debouncing Filter Selection Status"
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Glitch or Debouncing Filter Selection Status"
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Glitch or Debouncing Filter Selection Status"
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Glitch or Debouncing Filter Selection Status"
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Glitch or Debouncing Filter Selection Status"
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Glitch or Debouncing Filter Selection Status"
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Glitch or Debouncing Filter Selection Status"
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Glitch or Debouncing Filter Selection Status"
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Glitch or Debouncing Filter Selection Status"
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Glitch or Debouncing Filter Selection Status"
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Glitch or Debouncing Filter Selection Status"
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Glitch or Debouncing Filter Selection Status"
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Glitch or Debouncing Filter Selection Status"
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Glitch or Debouncing Filter Selection Status"
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Glitch or Debouncing Filter Selection Status"
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Glitch or Debouncing Filter Selection Status"
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Glitch or Debouncing Filter Selection Status"
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Glitch or Debouncing Filter Selection Status"
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Glitch or Debouncing Filter Selection Status"
                }
            ],
            "id": "pioa.ifscsr",
            "name": "ifscsr",
            "offset": "0x88",
            "doc": "Input Filter Slow Clock Status Register"
        },
        "pioa.scdr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 14,
                    "nbits": 18,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "div",
                    "lsb": 0,
                    "nbits": 14,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                }
            ],
            "id": "pioa.scdr",
            "name": "scdr",
            "offset": "0x8c",
            "doc": "Slow Clock Divider Debouncing Register"
        },
        "pioa.ppddr": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Disable."
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Disable."
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Disable."
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Disable."
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Disable."
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Disable."
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Disable."
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Disable."
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Disable."
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Disable."
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Disable."
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Disable."
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Disable."
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Disable."
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Disable."
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Disable."
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Disable."
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Disable."
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Disable."
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Disable."
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Disable."
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Disable."
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Disable."
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Disable."
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Disable."
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Disable."
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Disable."
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Disable."
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Disable."
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Disable."
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Disable."
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Disable."
                }
            ],
            "id": "pioa.ppddr",
            "name": "ppddr",
            "offset": "0x90",
            "doc": "Pad Pull-down Disable Register"
        },
        "pioa.ppder": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Enable."
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Enable."
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Enable."
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Enable."
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Enable."
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Enable."
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Enable."
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Enable."
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Enable."
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Enable."
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Enable."
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Enable."
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Enable."
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Enable."
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Enable."
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Enable."
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Enable."
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Enable."
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Enable."
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Enable."
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Enable."
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Enable."
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Enable."
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Enable."
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Enable."
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Enable."
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Enable."
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Enable."
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Enable."
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Enable."
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Enable."
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Enable."
                }
            ],
            "id": "pioa.ppder",
            "name": "ppder",
            "offset": "0x94",
            "doc": "Pad Pull-down Enable Register"
        },
        "pioa.ppdsr": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Down Status."
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Down Status."
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Down Status."
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Down Status."
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Down Status."
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Down Status."
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Down Status."
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Down Status."
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Down Status."
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Down Status."
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Down Status."
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Down Status."
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Down Status."
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Down Status."
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Down Status."
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Down Status."
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Down Status."
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Down Status."
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Down Status."
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Down Status."
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Down Status."
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Down Status."
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Down Status."
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Down Status."
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Down Status."
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Down Status."
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Down Status."
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Down Status."
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Down Status."
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Down Status."
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Down Status."
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Down Status."
                }
            ],
            "id": "pioa.ppdsr",
            "name": "ppdsr",
            "offset": "0x98",
            "doc": "Pad Pull-down Status Register"
        },
        "pioa.ower": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Enable."
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Enable."
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Enable."
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Enable."
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Enable."
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Enable."
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Enable."
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Enable."
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Enable."
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Enable."
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Enable."
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Enable."
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Enable."
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Enable."
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Enable."
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Enable."
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Enable."
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Enable."
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Enable."
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Enable."
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Enable."
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Enable."
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Enable."
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Enable."
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Enable."
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Enable."
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Enable."
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Enable."
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Enable."
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Enable."
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Enable."
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Enable."
                }
            ],
            "id": "pioa.ower",
            "name": "ower",
            "offset": "0xa0",
            "doc": "Output Write Enable"
        },
        "pioa.owdr": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Disable."
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Disable."
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Disable."
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Disable."
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Disable."
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Disable."
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Disable."
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Disable."
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Disable."
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Disable."
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Disable."
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Disable."
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Disable."
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Disable."
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Disable."
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Disable."
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Disable."
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Disable."
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Disable."
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Disable."
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Disable."
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Disable."
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Disable."
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Disable."
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Disable."
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Disable."
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Disable."
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Disable."
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Disable."
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Disable."
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Disable."
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Disable."
                }
            ],
            "id": "pioa.owdr",
            "name": "owdr",
            "offset": "0xa4",
            "doc": "Output Write Disable"
        },
        "pioa.owsr": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Write Status."
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Write Status."
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Write Status."
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Write Status."
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Write Status."
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Write Status."
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Write Status."
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Write Status."
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Write Status."
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Write Status."
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Write Status."
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Write Status."
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Write Status."
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Write Status."
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Write Status."
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Write Status."
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Write Status."
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Write Status."
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Write Status."
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Write Status."
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Write Status."
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Write Status."
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Write Status."
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Write Status."
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Write Status."
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Write Status."
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Write Status."
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Write Status."
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Write Status."
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Write Status."
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Write Status."
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Write Status."
                }
            ],
            "id": "pioa.owsr",
            "name": "owsr",
            "offset": "0xa8",
            "doc": "Output Write Status Register"
        },
        "pioa.aimer": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Enable."
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Enable."
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Enable."
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Enable."
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Enable."
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Enable."
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Enable."
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Enable."
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Enable."
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Enable."
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Enable."
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Enable."
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Enable."
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Enable."
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Enable."
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Enable."
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Enable."
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Enable."
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Enable."
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Enable."
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Enable."
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Enable."
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Enable."
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Enable."
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Enable."
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Enable."
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Enable."
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Enable."
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Enable."
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Enable."
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Enable."
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Enable."
                }
            ],
            "id": "pioa.aimer",
            "name": "aimer",
            "offset": "0xb0",
            "doc": "Additional Interrupt Modes Enable Register"
        },
        "pioa.aimdr": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Disable."
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Disable."
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Disable."
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Disable."
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Disable."
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Disable."
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Disable."
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Disable."
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Disable."
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Disable."
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Disable."
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Disable."
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Disable."
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Disable."
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Disable."
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Disable."
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Disable."
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Disable."
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Disable."
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Disable."
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Disable."
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Disable."
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Disable."
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Disable."
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Disable."
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Disable."
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Disable."
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Disable."
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Disable."
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Disable."
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Disable."
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Disable."
                }
            ],
            "id": "pioa.aimdr",
            "name": "aimdr",
            "offset": "0xb4",
            "doc": "Additional Interrupt Modes Disables Register"
        },
        "pioa.aimmr": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral CD Status."
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral CD Status."
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral CD Status."
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral CD Status."
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral CD Status."
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral CD Status."
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral CD Status."
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral CD Status."
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral CD Status."
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral CD Status."
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral CD Status."
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral CD Status."
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral CD Status."
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral CD Status."
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral CD Status."
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral CD Status."
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral CD Status."
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral CD Status."
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral CD Status."
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral CD Status."
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral CD Status."
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral CD Status."
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral CD Status."
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral CD Status."
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral CD Status."
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral CD Status."
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral CD Status."
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral CD Status."
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral CD Status."
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral CD Status."
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral CD Status."
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral CD Status."
                }
            ],
            "id": "pioa.aimmr",
            "name": "aimmr",
            "offset": "0xb8",
            "doc": "Additional Interrupt Modes Mask Register"
        },
        "pioa.esr": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Edge Interrupt Selection."
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Edge Interrupt Selection."
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Edge Interrupt Selection."
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Edge Interrupt Selection."
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Edge Interrupt Selection."
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Edge Interrupt Selection."
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Edge Interrupt Selection."
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Edge Interrupt Selection."
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Edge Interrupt Selection."
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Edge Interrupt Selection."
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Edge Interrupt Selection."
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Edge Interrupt Selection."
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Edge Interrupt Selection."
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Edge Interrupt Selection."
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Edge Interrupt Selection."
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Edge Interrupt Selection."
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Edge Interrupt Selection."
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Edge Interrupt Selection."
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Edge Interrupt Selection."
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Edge Interrupt Selection."
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Edge Interrupt Selection."
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Edge Interrupt Selection."
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Edge Interrupt Selection."
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Edge Interrupt Selection."
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Edge Interrupt Selection."
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Edge Interrupt Selection."
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Edge Interrupt Selection."
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Edge Interrupt Selection."
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Edge Interrupt Selection."
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Edge Interrupt Selection."
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Edge Interrupt Selection."
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Edge Interrupt Selection."
                }
            ],
            "id": "pioa.esr",
            "name": "esr",
            "offset": "0xc0",
            "doc": "Edge Select Register"
        },
        "pioa.lsr": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Level Interrupt Selection."
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Level Interrupt Selection."
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Level Interrupt Selection."
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Level Interrupt Selection."
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Level Interrupt Selection."
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Level Interrupt Selection."
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Level Interrupt Selection."
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Level Interrupt Selection."
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Level Interrupt Selection."
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Level Interrupt Selection."
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Level Interrupt Selection."
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Level Interrupt Selection."
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Level Interrupt Selection."
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Level Interrupt Selection."
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Level Interrupt Selection."
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Level Interrupt Selection."
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Level Interrupt Selection."
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Level Interrupt Selection."
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Level Interrupt Selection."
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Level Interrupt Selection."
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Level Interrupt Selection."
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Level Interrupt Selection."
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Level Interrupt Selection."
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Level Interrupt Selection."
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Level Interrupt Selection."
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Level Interrupt Selection."
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Level Interrupt Selection."
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Level Interrupt Selection."
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Level Interrupt Selection."
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Level Interrupt Selection."
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Level Interrupt Selection."
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Level Interrupt Selection."
                }
            ],
            "id": "pioa.lsr",
            "name": "lsr",
            "offset": "0xc4",
            "doc": "Level Select Register"
        },
        "pioa.elsr": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge/Level Interrupt source selection."
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge/Level Interrupt source selection."
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge/Level Interrupt source selection."
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge/Level Interrupt source selection."
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge/Level Interrupt source selection."
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge/Level Interrupt source selection."
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge/Level Interrupt source selection."
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge/Level Interrupt source selection."
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge/Level Interrupt source selection."
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge/Level Interrupt source selection."
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge/Level Interrupt source selection."
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge/Level Interrupt source selection."
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge/Level Interrupt source selection."
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge/Level Interrupt source selection."
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge/Level Interrupt source selection."
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge/Level Interrupt source selection."
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge/Level Interrupt source selection."
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge/Level Interrupt source selection."
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge/Level Interrupt source selection."
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge/Level Interrupt source selection."
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge/Level Interrupt source selection."
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge/Level Interrupt source selection."
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge/Level Interrupt source selection."
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge/Level Interrupt source selection."
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge/Level Interrupt source selection."
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge/Level Interrupt source selection."
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge/Level Interrupt source selection."
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge/Level Interrupt source selection."
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge/Level Interrupt source selection."
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge/Level Interrupt source selection."
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge/Level Interrupt source selection."
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge/Level Interrupt source selection."
                }
            ],
            "id": "pioa.elsr",
            "name": "elsr",
            "offset": "0xc8",
            "doc": "Edge/Level Status Register"
        },
        "pioa.fellsr": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Falling Edge/Low Level Interrupt Selection."
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Falling Edge/Low Level Interrupt Selection."
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Falling Edge/Low Level Interrupt Selection."
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Falling Edge/Low Level Interrupt Selection."
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Falling Edge/Low Level Interrupt Selection."
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Falling Edge/Low Level Interrupt Selection."
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Falling Edge/Low Level Interrupt Selection."
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Falling Edge/Low Level Interrupt Selection."
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Falling Edge/Low Level Interrupt Selection."
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Falling Edge/Low Level Interrupt Selection."
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Falling Edge/Low Level Interrupt Selection."
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Falling Edge/Low Level Interrupt Selection."
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Falling Edge/Low Level Interrupt Selection."
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Falling Edge/Low Level Interrupt Selection."
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Falling Edge/Low Level Interrupt Selection."
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Falling Edge/Low Level Interrupt Selection."
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Falling Edge/Low Level Interrupt Selection."
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Falling Edge/Low Level Interrupt Selection."
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Falling Edge/Low Level Interrupt Selection."
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Falling Edge/Low Level Interrupt Selection."
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Falling Edge/Low Level Interrupt Selection."
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Falling Edge/Low Level Interrupt Selection."
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Falling Edge/Low Level Interrupt Selection."
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Falling Edge/Low Level Interrupt Selection."
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Falling Edge/Low Level Interrupt Selection."
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Falling Edge/Low Level Interrupt Selection."
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Falling Edge/Low Level Interrupt Selection."
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Falling Edge/Low Level Interrupt Selection."
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Falling Edge/Low Level Interrupt Selection."
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Falling Edge/Low Level Interrupt Selection."
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Falling Edge/Low Level Interrupt Selection."
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Falling Edge/Low Level Interrupt Selection."
                }
            ],
            "id": "pioa.fellsr",
            "name": "fellsr",
            "offset": "0xd0",
            "doc": "Falling Edge/Low Level Select Register"
        },
        "pioa.rehlsr": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Rising Edge /High Level Interrupt Selection."
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Rising Edge /High Level Interrupt Selection."
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Rising Edge /High Level Interrupt Selection."
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Rising Edge /High Level Interrupt Selection."
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Rising Edge /High Level Interrupt Selection."
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Rising Edge /High Level Interrupt Selection."
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Rising Edge /High Level Interrupt Selection."
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Rising Edge /High Level Interrupt Selection."
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Rising Edge /High Level Interrupt Selection."
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Rising Edge /High Level Interrupt Selection."
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Rising Edge /High Level Interrupt Selection."
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Rising Edge /High Level Interrupt Selection."
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Rising Edge /High Level Interrupt Selection."
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Rising Edge /High Level Interrupt Selection."
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Rising Edge /High Level Interrupt Selection."
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Rising Edge /High Level Interrupt Selection."
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Rising Edge /High Level Interrupt Selection."
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Rising Edge /High Level Interrupt Selection."
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Rising Edge /High Level Interrupt Selection."
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Rising Edge /High Level Interrupt Selection."
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Rising Edge /High Level Interrupt Selection."
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Rising Edge /High Level Interrupt Selection."
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Rising Edge /High Level Interrupt Selection."
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Rising Edge /High Level Interrupt Selection."
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Rising Edge /High Level Interrupt Selection."
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Rising Edge /High Level Interrupt Selection."
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Rising Edge /High Level Interrupt Selection."
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Rising Edge /High Level Interrupt Selection."
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Rising Edge /High Level Interrupt Selection."
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Rising Edge /High Level Interrupt Selection."
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Rising Edge /High Level Interrupt Selection."
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Rising Edge /High Level Interrupt Selection."
                }
            ],
            "id": "pioa.rehlsr",
            "name": "rehlsr",
            "offset": "0xd4",
            "doc": "Rising Edge/ High Level Select Register"
        },
        "pioa.frlhsr": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge /Level Interrupt Source Selection."
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge /Level Interrupt Source Selection."
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge /Level Interrupt Source Selection."
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge /Level Interrupt Source Selection."
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge /Level Interrupt Source Selection."
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge /Level Interrupt Source Selection."
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge /Level Interrupt Source Selection."
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge /Level Interrupt Source Selection."
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge /Level Interrupt Source Selection."
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge /Level Interrupt Source Selection."
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge /Level Interrupt Source Selection."
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge /Level Interrupt Source Selection."
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge /Level Interrupt Source Selection."
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge /Level Interrupt Source Selection."
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge /Level Interrupt Source Selection."
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge /Level Interrupt Source Selection."
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge /Level Interrupt Source Selection."
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge /Level Interrupt Source Selection."
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge /Level Interrupt Source Selection."
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge /Level Interrupt Source Selection."
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge /Level Interrupt Source Selection."
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge /Level Interrupt Source Selection."
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge /Level Interrupt Source Selection."
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge /Level Interrupt Source Selection."
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge /Level Interrupt Source Selection."
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge /Level Interrupt Source Selection."
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge /Level Interrupt Source Selection."
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge /Level Interrupt Source Selection."
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge /Level Interrupt Source Selection."
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge /Level Interrupt Source Selection."
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge /Level Interrupt Source Selection."
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge /Level Interrupt Source Selection."
                }
            ],
            "id": "pioa.frlhsr",
            "name": "frlhsr",
            "offset": "0xd8",
            "doc": "Fall/Rise - Low/High Status Register"
        },
        "pioa.locksr": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Lock Status."
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Lock Status."
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Lock Status."
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Lock Status."
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Lock Status."
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Lock Status."
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Lock Status."
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Lock Status."
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Lock Status."
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Lock Status."
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Lock Status."
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Lock Status."
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Lock Status."
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Lock Status."
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Lock Status."
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Lock Status."
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Lock Status."
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Lock Status."
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Lock Status."
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Lock Status."
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Lock Status."
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Lock Status."
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Lock Status."
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Lock Status."
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Lock Status."
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Lock Status."
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Lock Status."
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Lock Status."
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Lock Status."
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Lock Status."
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Lock Status."
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Lock Status."
                }
            ],
            "id": "pioa.locksr",
            "name": "locksr",
            "offset": "0xe0",
            "doc": "Lock Status"
        },
        "pioa.wpmr": {
            "type": "reg",
            "fields": [
                {
                    "name": "wpkey",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Write Protect KEY"
                },
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 7,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "wpen",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Write Protect Enable"
                }
            ],
            "id": "pioa.wpmr",
            "name": "wpmr",
            "offset": "0xe4",
            "doc": "Write Protect Mode Register"
        },
        "pioa.wpsr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "wpvsrc",
                    "lsb": 8,
                    "nbits": 16,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Write Protect Violation Source"
                },
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 7,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "wpvs",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Write Protect Violation Status"
                }
            ],
            "id": "pioa.wpsr",
            "name": "wpsr",
            "offset": "0xe8",
            "doc": "Write Protect Status Register"
        },
        "pioa.schmitt": {
            "type": "reg",
            "fields": [
                {
                    "name": "schmitt31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "schmitt30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "schmitt29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "schmitt28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "schmitt27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "schmitt26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "schmitt25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "schmitt24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "schmitt23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "schmitt22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "schmitt21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "schmitt20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "schmitt19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "schmitt18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "schmitt17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "schmitt16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "schmitt15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "schmitt14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "schmitt13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "schmitt12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "schmitt11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "schmitt10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "schmitt9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "schmitt8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "schmitt7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "schmitt6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "schmitt5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "schmitt4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "schmitt3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "schmitt2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "schmitt1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "schmitt0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                }
            ],
            "id": "pioa.schmitt",
            "name": "schmitt",
            "offset": "0x100",
            "doc": "Schmitt Trigger Register"
        },
        "pioa.delayr": {
            "type": "reg",
            "fields": [
                {
                    "name": "delay7",
                    "lsb": 28,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "delay6",
                    "lsb": 24,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "delay5",
                    "lsb": 20,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "delay4",
                    "lsb": 16,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "delay3",
                    "lsb": 12,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "delay2",
                    "lsb": 8,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "delay1",
                    "lsb": 4,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "delay0",
                    "lsb": 0,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                }
            ],
            "id": "pioa.delayr",
            "name": "delayr",
            "offset": "0x110",
            "doc": "IO Delay Register"
        },
        "pioa.driver1": {
            "type": "reg",
            "fields": [
                {
                    "name": "line15",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Drive of PIO line 15"
                },
                {
                    "name": "line14",
                    "lsb": 28,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Drive of PIO line 14"
                },
                {
                    "name": "line13",
                    "lsb": 26,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Drive of PIO line 13"
                },
                {
                    "name": "line12",
                    "lsb": 24,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Drive of PIO line 12"
                },
                {
                    "name": "line11",
                    "lsb": 22,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Drive of PIO line 11"
                },
                {
                    "name": "line10",
                    "lsb": 20,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Drive of PIO line 10"
                },
                {
                    "name": "line9",
                    "lsb": 18,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Drive of PIO line 9"
                },
                {
                    "name": "line8",
                    "lsb": 16,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Drive of PIO line 8"
                },
                {
                    "name": "line7",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Drive of PIO line 7"
                },
                {
                    "name": "line6",
                    "lsb": 12,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Drive of PIO line 6"
                },
                {
                    "name": "line5",
                    "lsb": 10,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Drive of PIO line 5"
                },
                {
                    "name": "line4",
                    "lsb": 8,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Drive of PIO line 4"
                },
                {
                    "name": "line3",
                    "lsb": 6,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Drive of PIO line 3"
                },
                {
                    "name": "line2",
                    "lsb": 4,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Drive of PIO line 2"
                },
                {
                    "name": "line1",
                    "lsb": 2,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Drive of PIO line 1"
                },
                {
                    "name": "line0",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Drive of PIO line 0"
                }
            ],
            "id": "pioa.driver1",
            "name": "driver1",
            "offset": "0x114",
            "doc": "I/O Drive Register 1"
        },
        "pioa.driver2": {
            "type": "reg",
            "fields": [
                {
                    "name": "line31",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Drive of PIO line 31"
                },
                {
                    "name": "line30",
                    "lsb": 28,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Drive of PIO line 30"
                },
                {
                    "name": "line29",
                    "lsb": 26,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Drive of PIO line 29"
                },
                {
                    "name": "line28",
                    "lsb": 24,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Drive of PIO line 28"
                },
                {
                    "name": "line27",
                    "lsb": 22,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Drive of PIO line 27"
                },
                {
                    "name": "line26",
                    "lsb": 20,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Drive of PIO line 26"
                },
                {
                    "name": "line25",
                    "lsb": 18,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Drive of PIO line 25"
                },
                {
                    "name": "line24",
                    "lsb": 16,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Drive of PIO line 24"
                },
                {
                    "name": "line23",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Drive of PIO line 23"
                },
                {
                    "name": "line22",
                    "lsb": 12,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Drive of PIO line 22"
                },
                {
                    "name": "line21",
                    "lsb": 10,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Drive of PIO line 21"
                },
                {
                    "name": "line20",
                    "lsb": 8,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Drive of PIO line 20"
                },
                {
                    "name": "line19",
                    "lsb": 6,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Drive of PIO line 19"
                },
                {
                    "name": "line18",
                    "lsb": 4,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Drive of PIO line 18"
                },
                {
                    "name": "line17",
                    "lsb": 2,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Drive of PIO line 17"
                },
                {
                    "name": "line16",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Drive of PIO line 16"
                }
            ],
            "id": "pioa.driver2",
            "name": "driver2",
            "offset": "0x118",
            "doc": "I/O Drive Register 2"
        },
        "piob": {
            "type": "blk",
            "children": [
                "piob.per",
                "piob.pdr",
                "piob.psr",
                "piob.oer",
                "piob.odr",
                "piob.osr",
                "piob.ifer",
                "piob.ifdr",
                "piob.ifsr",
                "piob.sodr",
                "piob.codr",
                "piob.odsr",
                "piob.pdsr",
                "piob.ier",
                "piob.idr",
                "piob.imr",
                "piob.isr",
                "piob.mder",
                "piob.mddr",
                "piob.mdsr",
                "piob.pudr",
                "piob.puer",
                "piob.pusr",
                "piob.abcdsr0",
                "piob.abcdsr1",
                "piob.ifscdr",
                "piob.ifscer",
                "piob.ifscsr",
                "piob.scdr",
                "piob.ppddr",
                "piob.ppder",
                "piob.ppdsr",
                "piob.ower",
                "piob.owdr",
                "piob.owsr",
                "piob.aimer",
                "piob.aimdr",
                "piob.aimmr",
                "piob.esr",
                "piob.lsr",
                "piob.elsr",
                "piob.fellsr",
                "piob.rehlsr",
                "piob.frlhsr",
                "piob.locksr",
                "piob.wpmr",
                "piob.wpsr",
                "piob.schmitt",
                "piob.delayr",
                "piob.driver1",
                "piob.driver2"
            ],
            "id": "piob",
            "name": "piob",
            "offset": "0xfffff600",
            "doc": "Parallel Input/Output Controller B"
        },
        "piob.per": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Enable"
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Enable"
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Enable"
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Enable"
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Enable"
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Enable"
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Enable"
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Enable"
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Enable"
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Enable"
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Enable"
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Enable"
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Enable"
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Enable"
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Enable"
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Enable"
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Enable"
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Enable"
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Enable"
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Enable"
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Enable"
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Enable"
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Enable"
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Enable"
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Enable"
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Enable"
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Enable"
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Enable"
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Enable"
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Enable"
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Enable"
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Enable"
                }
            ],
            "id": "piob.per",
            "name": "per",
            "offset": "0x0",
            "doc": "PIO Enable Register"
        },
        "piob.pdr": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Disable"
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Disable"
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Disable"
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Disable"
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Disable"
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Disable"
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Disable"
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Disable"
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Disable"
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Disable"
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Disable"
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Disable"
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Disable"
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Disable"
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Disable"
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Disable"
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Disable"
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Disable"
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Disable"
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Disable"
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Disable"
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Disable"
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Disable"
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Disable"
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Disable"
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Disable"
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Disable"
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Disable"
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Disable"
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Disable"
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Disable"
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Disable"
                }
            ],
            "id": "piob.pdr",
            "name": "pdr",
            "offset": "0x4",
            "doc": "PIO Disable Register"
        },
        "piob.psr": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "PIO Status"
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "PIO Status"
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "PIO Status"
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "PIO Status"
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "PIO Status"
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "PIO Status"
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "PIO Status"
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "PIO Status"
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "PIO Status"
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "PIO Status"
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "PIO Status"
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "PIO Status"
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "PIO Status"
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "PIO Status"
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "PIO Status"
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "PIO Status"
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "PIO Status"
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "PIO Status"
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "PIO Status"
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "PIO Status"
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "PIO Status"
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "PIO Status"
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "PIO Status"
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "PIO Status"
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "PIO Status"
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "PIO Status"
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "PIO Status"
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "PIO Status"
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "PIO Status"
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "PIO Status"
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "PIO Status"
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "PIO Status"
                }
            ],
            "id": "piob.psr",
            "name": "psr",
            "offset": "0x8",
            "doc": "PIO Status Register"
        },
        "piob.oer": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Enable"
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Enable"
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Enable"
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Enable"
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Enable"
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Enable"
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Enable"
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Enable"
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Enable"
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Enable"
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Enable"
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Enable"
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Enable"
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Enable"
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Enable"
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Enable"
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Enable"
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Enable"
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Enable"
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Enable"
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Enable"
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Enable"
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Enable"
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Enable"
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Enable"
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Enable"
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Enable"
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Enable"
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Enable"
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Enable"
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Enable"
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Enable"
                }
            ],
            "id": "piob.oer",
            "name": "oer",
            "offset": "0x10",
            "doc": "Output Enable Register"
        },
        "piob.odr": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Disable"
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Disable"
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Disable"
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Disable"
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Disable"
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Disable"
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Disable"
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Disable"
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Disable"
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Disable"
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Disable"
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Disable"
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Disable"
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Disable"
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Disable"
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Disable"
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Disable"
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Disable"
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Disable"
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Disable"
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Disable"
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Disable"
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Disable"
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Disable"
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Disable"
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Disable"
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Disable"
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Disable"
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Disable"
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Disable"
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Disable"
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Disable"
                }
            ],
            "id": "piob.odr",
            "name": "odr",
            "offset": "0x14",
            "doc": "Output Disable Register"
        },
        "piob.osr": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Status"
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Status"
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Status"
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Status"
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Status"
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Status"
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Status"
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Status"
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Status"
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Status"
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Status"
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Status"
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Status"
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Status"
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Status"
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Status"
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Status"
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Status"
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Status"
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Status"
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Status"
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Status"
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Status"
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Status"
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Status"
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Status"
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Status"
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Status"
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Status"
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Status"
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Status"
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Status"
                }
            ],
            "id": "piob.osr",
            "name": "osr",
            "offset": "0x18",
            "doc": "Output Status Register"
        },
        "piob.ifer": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Enable"
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Enable"
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Enable"
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Enable"
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Enable"
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Enable"
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Enable"
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Enable"
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Enable"
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Enable"
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Enable"
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Enable"
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Enable"
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Enable"
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Enable"
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Enable"
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Enable"
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Enable"
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Enable"
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Enable"
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Enable"
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Enable"
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Enable"
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Enable"
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Enable"
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Enable"
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Enable"
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Enable"
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Enable"
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Enable"
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Enable"
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Enable"
                }
            ],
            "id": "piob.ifer",
            "name": "ifer",
            "offset": "0x20",
            "doc": "Glitch Input Filter Enable Register"
        },
        "piob.ifdr": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Disable"
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Disable"
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Disable"
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Disable"
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Disable"
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Disable"
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Disable"
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Disable"
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Disable"
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Disable"
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Disable"
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Disable"
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Disable"
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Disable"
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Disable"
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Disable"
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Disable"
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Disable"
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Disable"
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Disable"
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Disable"
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Disable"
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Disable"
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Disable"
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Disable"
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Disable"
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Disable"
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Disable"
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Disable"
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Disable"
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Disable"
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Disable"
                }
            ],
            "id": "piob.ifdr",
            "name": "ifdr",
            "offset": "0x24",
            "doc": "Glitch Input Filter Disable Register"
        },
        "piob.ifsr": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Filer Status"
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Filer Status"
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Filer Status"
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Filer Status"
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Filer Status"
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Filer Status"
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Filer Status"
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Filer Status"
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Filer Status"
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Filer Status"
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Filer Status"
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Filer Status"
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Filer Status"
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Filer Status"
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Filer Status"
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Filer Status"
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Filer Status"
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Filer Status"
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Filer Status"
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Filer Status"
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Filer Status"
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Filer Status"
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Filer Status"
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Filer Status"
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Filer Status"
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Filer Status"
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Filer Status"
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Filer Status"
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Filer Status"
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Filer Status"
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Filer Status"
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Filer Status"
                }
            ],
            "id": "piob.ifsr",
            "name": "ifsr",
            "offset": "0x28",
            "doc": "Glitch Input Filter Status Register"
        },
        "piob.sodr": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Output Data"
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Output Data"
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Output Data"
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Output Data"
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Output Data"
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Output Data"
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Output Data"
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Output Data"
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Output Data"
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Output Data"
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Output Data"
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Output Data"
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Output Data"
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Output Data"
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Output Data"
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Output Data"
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Output Data"
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Output Data"
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Output Data"
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Output Data"
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Output Data"
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Output Data"
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Output Data"
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Output Data"
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Output Data"
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Output Data"
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Output Data"
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Output Data"
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Output Data"
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Output Data"
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Output Data"
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Output Data"
                }
            ],
            "id": "piob.sodr",
            "name": "sodr",
            "offset": "0x30",
            "doc": "Set Output Data Register"
        },
        "piob.codr": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Output Data"
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Output Data"
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Output Data"
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Output Data"
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Output Data"
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Output Data"
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Output Data"
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Output Data"
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Output Data"
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Output Data"
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Output Data"
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Output Data"
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Output Data"
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Output Data"
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Output Data"
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Output Data"
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Output Data"
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Output Data"
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Output Data"
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Output Data"
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Output Data"
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Output Data"
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Output Data"
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Output Data"
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Output Data"
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Output Data"
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Output Data"
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Output Data"
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Output Data"
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Output Data"
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Output Data"
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Output Data"
                }
            ],
            "id": "piob.codr",
            "name": "codr",
            "offset": "0x34",
            "doc": "Clear Output Data Register"
        },
        "piob.odsr": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Output Data Status"
                }
            ],
            "id": "piob.odsr",
            "name": "odsr",
            "offset": "0x38",
            "doc": "Output Data Status Register"
        },
        "piob.pdsr": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Data Status"
                }
            ],
            "id": "piob.pdsr",
            "name": "pdsr",
            "offset": "0x3c",
            "doc": "Pin Data Status Register"
        },
        "piob.ier": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Enable"
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Enable"
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Enable"
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Enable"
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Enable"
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Enable"
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Enable"
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Enable"
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Enable"
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Enable"
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Enable"
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Enable"
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Enable"
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Enable"
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Enable"
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Enable"
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Enable"
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Enable"
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Enable"
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Enable"
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Enable"
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Enable"
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Enable"
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Enable"
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Enable"
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Enable"
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Enable"
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Enable"
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Enable"
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Enable"
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Enable"
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Enable"
                }
            ],
            "id": "piob.ier",
            "name": "ier",
            "offset": "0x40",
            "doc": "Interrupt Enable Register"
        },
        "piob.idr": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Disable"
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Disable"
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Disable"
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Disable"
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Disable"
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Disable"
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Disable"
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Disable"
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Disable"
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Disable"
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Disable"
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Disable"
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Disable"
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Disable"
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Disable"
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Disable"
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Disable"
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Disable"
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Disable"
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Disable"
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Disable"
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Disable"
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Disable"
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Disable"
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Disable"
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Disable"
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Disable"
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Disable"
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Disable"
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Disable"
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Disable"
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Disable"
                }
            ],
            "id": "piob.idr",
            "name": "idr",
            "offset": "0x44",
            "doc": "Interrupt Disable Register"
        },
        "piob.imr": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Mask"
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Mask"
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Mask"
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Mask"
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Mask"
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Mask"
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Mask"
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Mask"
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Mask"
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Mask"
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Mask"
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Mask"
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Mask"
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Mask"
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Mask"
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Mask"
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Mask"
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Mask"
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Mask"
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Mask"
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Mask"
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Mask"
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Mask"
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Mask"
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Mask"
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Mask"
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Mask"
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Mask"
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Mask"
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Mask"
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Mask"
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Mask"
                }
            ],
            "id": "piob.imr",
            "name": "imr",
            "offset": "0x48",
            "doc": "Interrupt Mask Register"
        },
        "piob.isr": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Status"
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Status"
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Status"
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Status"
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Status"
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Status"
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Status"
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Status"
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Status"
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Status"
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Status"
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Status"
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Status"
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Status"
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Status"
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Status"
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Status"
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Status"
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Status"
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Status"
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Status"
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Status"
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Status"
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Status"
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Status"
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Status"
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Status"
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Status"
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Status"
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Status"
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Status"
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Status"
                }
            ],
            "id": "piob.isr",
            "name": "isr",
            "offset": "0x4c",
            "doc": "Interrupt Status Register"
        },
        "piob.mder": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Enable."
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Enable."
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Enable."
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Enable."
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Enable."
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Enable."
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Enable."
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Enable."
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Enable."
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Enable."
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Enable."
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Enable."
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Enable."
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Enable."
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Enable."
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Enable."
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Enable."
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Enable."
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Enable."
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Enable."
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Enable."
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Enable."
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Enable."
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Enable."
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Enable."
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Enable."
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Enable."
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Enable."
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Enable."
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Enable."
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Enable."
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Enable."
                }
            ],
            "id": "piob.mder",
            "name": "mder",
            "offset": "0x50",
            "doc": "Multi-driver Enable Register"
        },
        "piob.mddr": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Disable."
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Disable."
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Disable."
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Disable."
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Disable."
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Disable."
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Disable."
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Disable."
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Disable."
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Disable."
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Disable."
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Disable."
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Disable."
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Disable."
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Disable."
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Disable."
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Disable."
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Disable."
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Disable."
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Disable."
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Disable."
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Disable."
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Disable."
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Disable."
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Disable."
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Disable."
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Disable."
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Disable."
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Disable."
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Disable."
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Disable."
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Disable."
                }
            ],
            "id": "piob.mddr",
            "name": "mddr",
            "offset": "0x54",
            "doc": "Multi-driver Disable Register"
        },
        "piob.mdsr": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Multi Drive Status."
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Multi Drive Status."
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Multi Drive Status."
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Multi Drive Status."
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Multi Drive Status."
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Multi Drive Status."
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Multi Drive Status."
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Multi Drive Status."
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Multi Drive Status."
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Multi Drive Status."
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Multi Drive Status."
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Multi Drive Status."
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Multi Drive Status."
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Multi Drive Status."
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Multi Drive Status."
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Multi Drive Status."
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Multi Drive Status."
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Multi Drive Status."
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Multi Drive Status."
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Multi Drive Status."
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Multi Drive Status."
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Multi Drive Status."
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Multi Drive Status."
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Multi Drive Status."
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Multi Drive Status."
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Multi Drive Status."
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Multi Drive Status."
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Multi Drive Status."
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Multi Drive Status."
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Multi Drive Status."
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Multi Drive Status."
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Multi Drive Status."
                }
            ],
            "id": "piob.mdsr",
            "name": "mdsr",
            "offset": "0x58",
            "doc": "Multi-driver Status Register"
        },
        "piob.pudr": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Disable."
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Disable."
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Disable."
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Disable."
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Disable."
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Disable."
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Disable."
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Disable."
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Disable."
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Disable."
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Disable."
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Disable."
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Disable."
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Disable."
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Disable."
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Disable."
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Disable."
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Disable."
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Disable."
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Disable."
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Disable."
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Disable."
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Disable."
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Disable."
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Disable."
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Disable."
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Disable."
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Disable."
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Disable."
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Disable."
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Disable."
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Disable."
                }
            ],
            "id": "piob.pudr",
            "name": "pudr",
            "offset": "0x60",
            "doc": "Pull-up Disable Register"
        },
        "piob.puer": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Enable."
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Enable."
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Enable."
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Enable."
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Enable."
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Enable."
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Enable."
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Enable."
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Enable."
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Enable."
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Enable."
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Enable."
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Enable."
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Enable."
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Enable."
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Enable."
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Enable."
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Enable."
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Enable."
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Enable."
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Enable."
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Enable."
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Enable."
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Enable."
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Enable."
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Enable."
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Enable."
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Enable."
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Enable."
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Enable."
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Enable."
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Enable."
                }
            ],
            "id": "piob.puer",
            "name": "puer",
            "offset": "0x64",
            "doc": "Pull-up Enable Register"
        },
        "piob.pusr": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Up Status."
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Up Status."
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Up Status."
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Up Status."
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Up Status."
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Up Status."
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Up Status."
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Up Status."
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Up Status."
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Up Status."
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Up Status."
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Up Status."
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Up Status."
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Up Status."
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Up Status."
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Up Status."
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Up Status."
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Up Status."
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Up Status."
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Up Status."
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Up Status."
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Up Status."
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Up Status."
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Up Status."
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Up Status."
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Up Status."
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Up Status."
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Up Status."
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Up Status."
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Up Status."
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Up Status."
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Up Status."
                }
            ],
            "id": "piob.pusr",
            "name": "pusr",
            "offset": "0x68",
            "doc": "Pad Pull-up Status Register"
        },
        "piob.abcdsr0": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                }
            ],
            "id": "piob.abcdsr0",
            "name": "abcdsr0",
            "offset": "0x70",
            "doc": "Peripheral Select Register"
        },
        "piob.abcdsr1": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                }
            ],
            "id": "piob.abcdsr1",
            "name": "abcdsr1",
            "offset": "0x74",
            "doc": "Peripheral Select Register"
        },
        "piob.ifscdr": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Clock Glitch Filtering Select."
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Clock Glitch Filtering Select."
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Clock Glitch Filtering Select."
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Clock Glitch Filtering Select."
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Clock Glitch Filtering Select."
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Clock Glitch Filtering Select."
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Clock Glitch Filtering Select."
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Clock Glitch Filtering Select."
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Clock Glitch Filtering Select."
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Clock Glitch Filtering Select."
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Clock Glitch Filtering Select."
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Clock Glitch Filtering Select."
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Clock Glitch Filtering Select."
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Clock Glitch Filtering Select."
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Clock Glitch Filtering Select."
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Clock Glitch Filtering Select."
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Clock Glitch Filtering Select."
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Clock Glitch Filtering Select."
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Clock Glitch Filtering Select."
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Clock Glitch Filtering Select."
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Clock Glitch Filtering Select."
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Clock Glitch Filtering Select."
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Clock Glitch Filtering Select."
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Clock Glitch Filtering Select."
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Clock Glitch Filtering Select."
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Clock Glitch Filtering Select."
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Clock Glitch Filtering Select."
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Clock Glitch Filtering Select."
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Clock Glitch Filtering Select."
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Clock Glitch Filtering Select."
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Clock Glitch Filtering Select."
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Clock Glitch Filtering Select."
                }
            ],
            "id": "piob.ifscdr",
            "name": "ifscdr",
            "offset": "0x80",
            "doc": "Input Filter Slow Clock Disable Register"
        },
        "piob.ifscer": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Debouncing Filtering Select."
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Debouncing Filtering Select."
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Debouncing Filtering Select."
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Debouncing Filtering Select."
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Debouncing Filtering Select."
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Debouncing Filtering Select."
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Debouncing Filtering Select."
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Debouncing Filtering Select."
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Debouncing Filtering Select."
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Debouncing Filtering Select."
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Debouncing Filtering Select."
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Debouncing Filtering Select."
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Debouncing Filtering Select."
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Debouncing Filtering Select."
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Debouncing Filtering Select."
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Debouncing Filtering Select."
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Debouncing Filtering Select."
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Debouncing Filtering Select."
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Debouncing Filtering Select."
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Debouncing Filtering Select."
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Debouncing Filtering Select."
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Debouncing Filtering Select."
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Debouncing Filtering Select."
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Debouncing Filtering Select."
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Debouncing Filtering Select."
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Debouncing Filtering Select."
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Debouncing Filtering Select."
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Debouncing Filtering Select."
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Debouncing Filtering Select."
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Debouncing Filtering Select."
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Debouncing Filtering Select."
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Debouncing Filtering Select."
                }
            ],
            "id": "piob.ifscer",
            "name": "ifscer",
            "offset": "0x84",
            "doc": "Input Filter Slow Clock Enable Register"
        },
        "piob.ifscsr": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Glitch or Debouncing Filter Selection Status"
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Glitch or Debouncing Filter Selection Status"
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Glitch or Debouncing Filter Selection Status"
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Glitch or Debouncing Filter Selection Status"
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Glitch or Debouncing Filter Selection Status"
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Glitch or Debouncing Filter Selection Status"
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Glitch or Debouncing Filter Selection Status"
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Glitch or Debouncing Filter Selection Status"
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Glitch or Debouncing Filter Selection Status"
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Glitch or Debouncing Filter Selection Status"
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Glitch or Debouncing Filter Selection Status"
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Glitch or Debouncing Filter Selection Status"
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Glitch or Debouncing Filter Selection Status"
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Glitch or Debouncing Filter Selection Status"
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Glitch or Debouncing Filter Selection Status"
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Glitch or Debouncing Filter Selection Status"
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Glitch or Debouncing Filter Selection Status"
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Glitch or Debouncing Filter Selection Status"
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Glitch or Debouncing Filter Selection Status"
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Glitch or Debouncing Filter Selection Status"
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Glitch or Debouncing Filter Selection Status"
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Glitch or Debouncing Filter Selection Status"
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Glitch or Debouncing Filter Selection Status"
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Glitch or Debouncing Filter Selection Status"
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Glitch or Debouncing Filter Selection Status"
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Glitch or Debouncing Filter Selection Status"
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Glitch or Debouncing Filter Selection Status"
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Glitch or Debouncing Filter Selection Status"
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Glitch or Debouncing Filter Selection Status"
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Glitch or Debouncing Filter Selection Status"
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Glitch or Debouncing Filter Selection Status"
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Glitch or Debouncing Filter Selection Status"
                }
            ],
            "id": "piob.ifscsr",
            "name": "ifscsr",
            "offset": "0x88",
            "doc": "Input Filter Slow Clock Status Register"
        },
        "piob.scdr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 14,
                    "nbits": 18,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "div",
                    "lsb": 0,
                    "nbits": 14,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                }
            ],
            "id": "piob.scdr",
            "name": "scdr",
            "offset": "0x8c",
            "doc": "Slow Clock Divider Debouncing Register"
        },
        "piob.ppddr": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Disable."
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Disable."
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Disable."
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Disable."
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Disable."
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Disable."
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Disable."
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Disable."
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Disable."
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Disable."
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Disable."
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Disable."
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Disable."
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Disable."
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Disable."
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Disable."
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Disable."
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Disable."
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Disable."
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Disable."
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Disable."
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Disable."
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Disable."
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Disable."
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Disable."
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Disable."
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Disable."
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Disable."
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Disable."
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Disable."
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Disable."
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Disable."
                }
            ],
            "id": "piob.ppddr",
            "name": "ppddr",
            "offset": "0x90",
            "doc": "Pad Pull-down Disable Register"
        },
        "piob.ppder": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Enable."
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Enable."
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Enable."
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Enable."
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Enable."
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Enable."
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Enable."
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Enable."
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Enable."
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Enable."
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Enable."
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Enable."
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Enable."
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Enable."
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Enable."
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Enable."
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Enable."
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Enable."
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Enable."
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Enable."
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Enable."
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Enable."
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Enable."
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Enable."
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Enable."
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Enable."
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Enable."
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Enable."
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Enable."
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Enable."
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Enable."
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Enable."
                }
            ],
            "id": "piob.ppder",
            "name": "ppder",
            "offset": "0x94",
            "doc": "Pad Pull-down Enable Register"
        },
        "piob.ppdsr": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Down Status."
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Down Status."
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Down Status."
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Down Status."
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Down Status."
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Down Status."
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Down Status."
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Down Status."
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Down Status."
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Down Status."
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Down Status."
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Down Status."
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Down Status."
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Down Status."
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Down Status."
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Down Status."
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Down Status."
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Down Status."
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Down Status."
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Down Status."
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Down Status."
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Down Status."
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Down Status."
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Down Status."
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Down Status."
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Down Status."
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Down Status."
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Down Status."
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Down Status."
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Down Status."
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Down Status."
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Down Status."
                }
            ],
            "id": "piob.ppdsr",
            "name": "ppdsr",
            "offset": "0x98",
            "doc": "Pad Pull-down Status Register"
        },
        "piob.ower": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Enable."
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Enable."
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Enable."
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Enable."
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Enable."
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Enable."
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Enable."
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Enable."
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Enable."
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Enable."
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Enable."
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Enable."
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Enable."
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Enable."
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Enable."
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Enable."
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Enable."
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Enable."
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Enable."
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Enable."
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Enable."
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Enable."
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Enable."
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Enable."
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Enable."
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Enable."
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Enable."
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Enable."
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Enable."
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Enable."
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Enable."
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Enable."
                }
            ],
            "id": "piob.ower",
            "name": "ower",
            "offset": "0xa0",
            "doc": "Output Write Enable"
        },
        "piob.owdr": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Disable."
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Disable."
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Disable."
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Disable."
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Disable."
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Disable."
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Disable."
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Disable."
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Disable."
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Disable."
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Disable."
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Disable."
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Disable."
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Disable."
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Disable."
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Disable."
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Disable."
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Disable."
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Disable."
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Disable."
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Disable."
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Disable."
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Disable."
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Disable."
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Disable."
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Disable."
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Disable."
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Disable."
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Disable."
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Disable."
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Disable."
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Disable."
                }
            ],
            "id": "piob.owdr",
            "name": "owdr",
            "offset": "0xa4",
            "doc": "Output Write Disable"
        },
        "piob.owsr": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Write Status."
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Write Status."
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Write Status."
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Write Status."
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Write Status."
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Write Status."
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Write Status."
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Write Status."
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Write Status."
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Write Status."
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Write Status."
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Write Status."
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Write Status."
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Write Status."
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Write Status."
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Write Status."
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Write Status."
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Write Status."
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Write Status."
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Write Status."
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Write Status."
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Write Status."
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Write Status."
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Write Status."
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Write Status."
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Write Status."
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Write Status."
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Write Status."
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Write Status."
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Write Status."
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Write Status."
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Write Status."
                }
            ],
            "id": "piob.owsr",
            "name": "owsr",
            "offset": "0xa8",
            "doc": "Output Write Status Register"
        },
        "piob.aimer": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Enable."
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Enable."
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Enable."
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Enable."
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Enable."
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Enable."
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Enable."
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Enable."
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Enable."
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Enable."
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Enable."
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Enable."
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Enable."
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Enable."
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Enable."
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Enable."
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Enable."
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Enable."
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Enable."
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Enable."
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Enable."
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Enable."
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Enable."
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Enable."
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Enable."
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Enable."
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Enable."
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Enable."
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Enable."
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Enable."
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Enable."
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Enable."
                }
            ],
            "id": "piob.aimer",
            "name": "aimer",
            "offset": "0xb0",
            "doc": "Additional Interrupt Modes Enable Register"
        },
        "piob.aimdr": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Disable."
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Disable."
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Disable."
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Disable."
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Disable."
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Disable."
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Disable."
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Disable."
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Disable."
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Disable."
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Disable."
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Disable."
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Disable."
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Disable."
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Disable."
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Disable."
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Disable."
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Disable."
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Disable."
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Disable."
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Disable."
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Disable."
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Disable."
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Disable."
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Disable."
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Disable."
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Disable."
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Disable."
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Disable."
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Disable."
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Disable."
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Disable."
                }
            ],
            "id": "piob.aimdr",
            "name": "aimdr",
            "offset": "0xb4",
            "doc": "Additional Interrupt Modes Disables Register"
        },
        "piob.aimmr": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral CD Status."
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral CD Status."
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral CD Status."
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral CD Status."
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral CD Status."
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral CD Status."
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral CD Status."
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral CD Status."
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral CD Status."
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral CD Status."
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral CD Status."
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral CD Status."
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral CD Status."
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral CD Status."
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral CD Status."
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral CD Status."
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral CD Status."
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral CD Status."
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral CD Status."
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral CD Status."
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral CD Status."
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral CD Status."
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral CD Status."
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral CD Status."
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral CD Status."
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral CD Status."
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral CD Status."
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral CD Status."
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral CD Status."
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral CD Status."
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral CD Status."
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral CD Status."
                }
            ],
            "id": "piob.aimmr",
            "name": "aimmr",
            "offset": "0xb8",
            "doc": "Additional Interrupt Modes Mask Register"
        },
        "piob.esr": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Edge Interrupt Selection."
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Edge Interrupt Selection."
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Edge Interrupt Selection."
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Edge Interrupt Selection."
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Edge Interrupt Selection."
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Edge Interrupt Selection."
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Edge Interrupt Selection."
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Edge Interrupt Selection."
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Edge Interrupt Selection."
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Edge Interrupt Selection."
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Edge Interrupt Selection."
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Edge Interrupt Selection."
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Edge Interrupt Selection."
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Edge Interrupt Selection."
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Edge Interrupt Selection."
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Edge Interrupt Selection."
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Edge Interrupt Selection."
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Edge Interrupt Selection."
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Edge Interrupt Selection."
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Edge Interrupt Selection."
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Edge Interrupt Selection."
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Edge Interrupt Selection."
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Edge Interrupt Selection."
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Edge Interrupt Selection."
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Edge Interrupt Selection."
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Edge Interrupt Selection."
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Edge Interrupt Selection."
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Edge Interrupt Selection."
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Edge Interrupt Selection."
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Edge Interrupt Selection."
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Edge Interrupt Selection."
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Edge Interrupt Selection."
                }
            ],
            "id": "piob.esr",
            "name": "esr",
            "offset": "0xc0",
            "doc": "Edge Select Register"
        },
        "piob.lsr": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Level Interrupt Selection."
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Level Interrupt Selection."
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Level Interrupt Selection."
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Level Interrupt Selection."
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Level Interrupt Selection."
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Level Interrupt Selection."
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Level Interrupt Selection."
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Level Interrupt Selection."
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Level Interrupt Selection."
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Level Interrupt Selection."
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Level Interrupt Selection."
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Level Interrupt Selection."
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Level Interrupt Selection."
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Level Interrupt Selection."
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Level Interrupt Selection."
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Level Interrupt Selection."
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Level Interrupt Selection."
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Level Interrupt Selection."
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Level Interrupt Selection."
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Level Interrupt Selection."
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Level Interrupt Selection."
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Level Interrupt Selection."
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Level Interrupt Selection."
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Level Interrupt Selection."
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Level Interrupt Selection."
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Level Interrupt Selection."
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Level Interrupt Selection."
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Level Interrupt Selection."
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Level Interrupt Selection."
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Level Interrupt Selection."
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Level Interrupt Selection."
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Level Interrupt Selection."
                }
            ],
            "id": "piob.lsr",
            "name": "lsr",
            "offset": "0xc4",
            "doc": "Level Select Register"
        },
        "piob.elsr": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge/Level Interrupt source selection."
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge/Level Interrupt source selection."
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge/Level Interrupt source selection."
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge/Level Interrupt source selection."
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge/Level Interrupt source selection."
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge/Level Interrupt source selection."
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge/Level Interrupt source selection."
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge/Level Interrupt source selection."
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge/Level Interrupt source selection."
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge/Level Interrupt source selection."
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge/Level Interrupt source selection."
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge/Level Interrupt source selection."
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge/Level Interrupt source selection."
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge/Level Interrupt source selection."
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge/Level Interrupt source selection."
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge/Level Interrupt source selection."
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge/Level Interrupt source selection."
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge/Level Interrupt source selection."
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge/Level Interrupt source selection."
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge/Level Interrupt source selection."
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge/Level Interrupt source selection."
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge/Level Interrupt source selection."
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge/Level Interrupt source selection."
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge/Level Interrupt source selection."
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge/Level Interrupt source selection."
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge/Level Interrupt source selection."
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge/Level Interrupt source selection."
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge/Level Interrupt source selection."
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge/Level Interrupt source selection."
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge/Level Interrupt source selection."
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge/Level Interrupt source selection."
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge/Level Interrupt source selection."
                }
            ],
            "id": "piob.elsr",
            "name": "elsr",
            "offset": "0xc8",
            "doc": "Edge/Level Status Register"
        },
        "piob.fellsr": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Falling Edge/Low Level Interrupt Selection."
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Falling Edge/Low Level Interrupt Selection."
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Falling Edge/Low Level Interrupt Selection."
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Falling Edge/Low Level Interrupt Selection."
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Falling Edge/Low Level Interrupt Selection."
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Falling Edge/Low Level Interrupt Selection."
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Falling Edge/Low Level Interrupt Selection."
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Falling Edge/Low Level Interrupt Selection."
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Falling Edge/Low Level Interrupt Selection."
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Falling Edge/Low Level Interrupt Selection."
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Falling Edge/Low Level Interrupt Selection."
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Falling Edge/Low Level Interrupt Selection."
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Falling Edge/Low Level Interrupt Selection."
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Falling Edge/Low Level Interrupt Selection."
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Falling Edge/Low Level Interrupt Selection."
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Falling Edge/Low Level Interrupt Selection."
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Falling Edge/Low Level Interrupt Selection."
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Falling Edge/Low Level Interrupt Selection."
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Falling Edge/Low Level Interrupt Selection."
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Falling Edge/Low Level Interrupt Selection."
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Falling Edge/Low Level Interrupt Selection."
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Falling Edge/Low Level Interrupt Selection."
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Falling Edge/Low Level Interrupt Selection."
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Falling Edge/Low Level Interrupt Selection."
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Falling Edge/Low Level Interrupt Selection."
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Falling Edge/Low Level Interrupt Selection."
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Falling Edge/Low Level Interrupt Selection."
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Falling Edge/Low Level Interrupt Selection."
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Falling Edge/Low Level Interrupt Selection."
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Falling Edge/Low Level Interrupt Selection."
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Falling Edge/Low Level Interrupt Selection."
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Falling Edge/Low Level Interrupt Selection."
                }
            ],
            "id": "piob.fellsr",
            "name": "fellsr",
            "offset": "0xd0",
            "doc": "Falling Edge/Low Level Select Register"
        },
        "piob.rehlsr": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Rising Edge /High Level Interrupt Selection."
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Rising Edge /High Level Interrupt Selection."
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Rising Edge /High Level Interrupt Selection."
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Rising Edge /High Level Interrupt Selection."
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Rising Edge /High Level Interrupt Selection."
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Rising Edge /High Level Interrupt Selection."
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Rising Edge /High Level Interrupt Selection."
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Rising Edge /High Level Interrupt Selection."
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Rising Edge /High Level Interrupt Selection."
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Rising Edge /High Level Interrupt Selection."
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Rising Edge /High Level Interrupt Selection."
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Rising Edge /High Level Interrupt Selection."
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Rising Edge /High Level Interrupt Selection."
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Rising Edge /High Level Interrupt Selection."
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Rising Edge /High Level Interrupt Selection."
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Rising Edge /High Level Interrupt Selection."
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Rising Edge /High Level Interrupt Selection."
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Rising Edge /High Level Interrupt Selection."
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Rising Edge /High Level Interrupt Selection."
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Rising Edge /High Level Interrupt Selection."
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Rising Edge /High Level Interrupt Selection."
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Rising Edge /High Level Interrupt Selection."
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Rising Edge /High Level Interrupt Selection."
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Rising Edge /High Level Interrupt Selection."
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Rising Edge /High Level Interrupt Selection."
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Rising Edge /High Level Interrupt Selection."
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Rising Edge /High Level Interrupt Selection."
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Rising Edge /High Level Interrupt Selection."
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Rising Edge /High Level Interrupt Selection."
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Rising Edge /High Level Interrupt Selection."
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Rising Edge /High Level Interrupt Selection."
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Rising Edge /High Level Interrupt Selection."
                }
            ],
            "id": "piob.rehlsr",
            "name": "rehlsr",
            "offset": "0xd4",
            "doc": "Rising Edge/ High Level Select Register"
        },
        "piob.frlhsr": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge /Level Interrupt Source Selection."
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge /Level Interrupt Source Selection."
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge /Level Interrupt Source Selection."
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge /Level Interrupt Source Selection."
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge /Level Interrupt Source Selection."
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge /Level Interrupt Source Selection."
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge /Level Interrupt Source Selection."
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge /Level Interrupt Source Selection."
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge /Level Interrupt Source Selection."
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge /Level Interrupt Source Selection."
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge /Level Interrupt Source Selection."
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge /Level Interrupt Source Selection."
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge /Level Interrupt Source Selection."
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge /Level Interrupt Source Selection."
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge /Level Interrupt Source Selection."
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge /Level Interrupt Source Selection."
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge /Level Interrupt Source Selection."
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge /Level Interrupt Source Selection."
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge /Level Interrupt Source Selection."
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge /Level Interrupt Source Selection."
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge /Level Interrupt Source Selection."
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge /Level Interrupt Source Selection."
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge /Level Interrupt Source Selection."
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge /Level Interrupt Source Selection."
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge /Level Interrupt Source Selection."
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge /Level Interrupt Source Selection."
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge /Level Interrupt Source Selection."
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge /Level Interrupt Source Selection."
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge /Level Interrupt Source Selection."
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge /Level Interrupt Source Selection."
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge /Level Interrupt Source Selection."
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge /Level Interrupt Source Selection."
                }
            ],
            "id": "piob.frlhsr",
            "name": "frlhsr",
            "offset": "0xd8",
            "doc": "Fall/Rise - Low/High Status Register"
        },
        "piob.locksr": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Lock Status."
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Lock Status."
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Lock Status."
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Lock Status."
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Lock Status."
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Lock Status."
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Lock Status."
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Lock Status."
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Lock Status."
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Lock Status."
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Lock Status."
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Lock Status."
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Lock Status."
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Lock Status."
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Lock Status."
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Lock Status."
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Lock Status."
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Lock Status."
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Lock Status."
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Lock Status."
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Lock Status."
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Lock Status."
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Lock Status."
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Lock Status."
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Lock Status."
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Lock Status."
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Lock Status."
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Lock Status."
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Lock Status."
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Lock Status."
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Lock Status."
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Lock Status."
                }
            ],
            "id": "piob.locksr",
            "name": "locksr",
            "offset": "0xe0",
            "doc": "Lock Status"
        },
        "piob.wpmr": {
            "type": "reg",
            "fields": [
                {
                    "name": "wpkey",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Write Protect KEY"
                },
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 7,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "wpen",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Write Protect Enable"
                }
            ],
            "id": "piob.wpmr",
            "name": "wpmr",
            "offset": "0xe4",
            "doc": "Write Protect Mode Register"
        },
        "piob.wpsr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "wpvsrc",
                    "lsb": 8,
                    "nbits": 16,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Write Protect Violation Source"
                },
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 7,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "wpvs",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Write Protect Violation Status"
                }
            ],
            "id": "piob.wpsr",
            "name": "wpsr",
            "offset": "0xe8",
            "doc": "Write Protect Status Register"
        },
        "piob.schmitt": {
            "type": "reg",
            "fields": [
                {
                    "name": "schmitt31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "schmitt30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "schmitt29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "schmitt28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "schmitt27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "schmitt26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "schmitt25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "schmitt24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "schmitt23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "schmitt22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "schmitt21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "schmitt20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "schmitt19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "schmitt18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "schmitt17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "schmitt16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "schmitt15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "schmitt14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "schmitt13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "schmitt12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "schmitt11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "schmitt10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "schmitt9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "schmitt8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "schmitt7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "schmitt6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "schmitt5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "schmitt4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "schmitt3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "schmitt2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "schmitt1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "schmitt0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                }
            ],
            "id": "piob.schmitt",
            "name": "schmitt",
            "offset": "0x100",
            "doc": "Schmitt Trigger Register"
        },
        "piob.delayr": {
            "type": "reg",
            "fields": [
                {
                    "name": "delay7",
                    "lsb": 28,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "delay6",
                    "lsb": 24,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "delay5",
                    "lsb": 20,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "delay4",
                    "lsb": 16,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "delay3",
                    "lsb": 12,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "delay2",
                    "lsb": 8,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "delay1",
                    "lsb": 4,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "delay0",
                    "lsb": 0,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                }
            ],
            "id": "piob.delayr",
            "name": "delayr",
            "offset": "0x110",
            "doc": "IO Delay Register"
        },
        "piob.driver1": {
            "type": "reg",
            "fields": [
                {
                    "name": "line15",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Drive of PIO line 15"
                },
                {
                    "name": "line14",
                    "lsb": 28,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Drive of PIO line 14"
                },
                {
                    "name": "line13",
                    "lsb": 26,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Drive of PIO line 13"
                },
                {
                    "name": "line12",
                    "lsb": 24,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Drive of PIO line 12"
                },
                {
                    "name": "line11",
                    "lsb": 22,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Drive of PIO line 11"
                },
                {
                    "name": "line10",
                    "lsb": 20,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Drive of PIO line 10"
                },
                {
                    "name": "line9",
                    "lsb": 18,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Drive of PIO line 9"
                },
                {
                    "name": "line8",
                    "lsb": 16,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Drive of PIO line 8"
                },
                {
                    "name": "line7",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Drive of PIO line 7"
                },
                {
                    "name": "line6",
                    "lsb": 12,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Drive of PIO line 6"
                },
                {
                    "name": "line5",
                    "lsb": 10,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Drive of PIO line 5"
                },
                {
                    "name": "line4",
                    "lsb": 8,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Drive of PIO line 4"
                },
                {
                    "name": "line3",
                    "lsb": 6,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Drive of PIO line 3"
                },
                {
                    "name": "line2",
                    "lsb": 4,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Drive of PIO line 2"
                },
                {
                    "name": "line1",
                    "lsb": 2,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Drive of PIO line 1"
                },
                {
                    "name": "line0",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Drive of PIO line 0"
                }
            ],
            "id": "piob.driver1",
            "name": "driver1",
            "offset": "0x114",
            "doc": "I/O Drive Register 1"
        },
        "piob.driver2": {
            "type": "reg",
            "fields": [
                {
                    "name": "line31",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Drive of PIO line 31"
                },
                {
                    "name": "line30",
                    "lsb": 28,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Drive of PIO line 30"
                },
                {
                    "name": "line29",
                    "lsb": 26,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Drive of PIO line 29"
                },
                {
                    "name": "line28",
                    "lsb": 24,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Drive of PIO line 28"
                },
                {
                    "name": "line27",
                    "lsb": 22,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Drive of PIO line 27"
                },
                {
                    "name": "line26",
                    "lsb": 20,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Drive of PIO line 26"
                },
                {
                    "name": "line25",
                    "lsb": 18,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Drive of PIO line 25"
                },
                {
                    "name": "line24",
                    "lsb": 16,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Drive of PIO line 24"
                },
                {
                    "name": "line23",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Drive of PIO line 23"
                },
                {
                    "name": "line22",
                    "lsb": 12,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Drive of PIO line 22"
                },
                {
                    "name": "line21",
                    "lsb": 10,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Drive of PIO line 21"
                },
                {
                    "name": "line20",
                    "lsb": 8,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Drive of PIO line 20"
                },
                {
                    "name": "line19",
                    "lsb": 6,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Drive of PIO line 19"
                },
                {
                    "name": "line18",
                    "lsb": 4,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Drive of PIO line 18"
                },
                {
                    "name": "line17",
                    "lsb": 2,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Drive of PIO line 17"
                },
                {
                    "name": "line16",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Drive of PIO line 16"
                }
            ],
            "id": "piob.driver2",
            "name": "driver2",
            "offset": "0x118",
            "doc": "I/O Drive Register 2"
        },
        "pioc": {
            "type": "blk",
            "children": [
                "pioc.per",
                "pioc.pdr",
                "pioc.psr",
                "pioc.oer",
                "pioc.odr",
                "pioc.osr",
                "pioc.ifer",
                "pioc.ifdr",
                "pioc.ifsr",
                "pioc.sodr",
                "pioc.codr",
                "pioc.odsr",
                "pioc.pdsr",
                "pioc.ier",
                "pioc.idr",
                "pioc.imr",
                "pioc.isr",
                "pioc.mder",
                "pioc.mddr",
                "pioc.mdsr",
                "pioc.pudr",
                "pioc.puer",
                "pioc.pusr",
                "pioc.abcdsr0",
                "pioc.abcdsr1",
                "pioc.ifscdr",
                "pioc.ifscer",
                "pioc.ifscsr",
                "pioc.scdr",
                "pioc.ppddr",
                "pioc.ppder",
                "pioc.ppdsr",
                "pioc.ower",
                "pioc.owdr",
                "pioc.owsr",
                "pioc.aimer",
                "pioc.aimdr",
                "pioc.aimmr",
                "pioc.esr",
                "pioc.lsr",
                "pioc.elsr",
                "pioc.fellsr",
                "pioc.rehlsr",
                "pioc.frlhsr",
                "pioc.locksr",
                "pioc.wpmr",
                "pioc.wpsr",
                "pioc.schmitt",
                "pioc.delayr",
                "pioc.driver1",
                "pioc.driver2"
            ],
            "id": "pioc",
            "name": "pioc",
            "offset": "0xfffff800",
            "doc": "Parallel Input/Output Controller C"
        },
        "pioc.per": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Enable"
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Enable"
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Enable"
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Enable"
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Enable"
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Enable"
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Enable"
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Enable"
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Enable"
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Enable"
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Enable"
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Enable"
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Enable"
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Enable"
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Enable"
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Enable"
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Enable"
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Enable"
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Enable"
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Enable"
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Enable"
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Enable"
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Enable"
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Enable"
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Enable"
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Enable"
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Enable"
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Enable"
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Enable"
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Enable"
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Enable"
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Enable"
                }
            ],
            "id": "pioc.per",
            "name": "per",
            "offset": "0x0",
            "doc": "PIO Enable Register"
        },
        "pioc.pdr": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Disable"
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Disable"
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Disable"
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Disable"
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Disable"
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Disable"
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Disable"
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Disable"
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Disable"
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Disable"
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Disable"
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Disable"
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Disable"
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Disable"
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Disable"
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Disable"
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Disable"
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Disable"
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Disable"
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Disable"
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Disable"
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Disable"
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Disable"
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Disable"
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Disable"
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Disable"
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Disable"
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Disable"
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Disable"
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Disable"
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Disable"
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Disable"
                }
            ],
            "id": "pioc.pdr",
            "name": "pdr",
            "offset": "0x4",
            "doc": "PIO Disable Register"
        },
        "pioc.psr": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "PIO Status"
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "PIO Status"
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "PIO Status"
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "PIO Status"
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "PIO Status"
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "PIO Status"
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "PIO Status"
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "PIO Status"
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "PIO Status"
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "PIO Status"
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "PIO Status"
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "PIO Status"
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "PIO Status"
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "PIO Status"
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "PIO Status"
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "PIO Status"
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "PIO Status"
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "PIO Status"
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "PIO Status"
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "PIO Status"
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "PIO Status"
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "PIO Status"
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "PIO Status"
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "PIO Status"
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "PIO Status"
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "PIO Status"
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "PIO Status"
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "PIO Status"
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "PIO Status"
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "PIO Status"
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "PIO Status"
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "PIO Status"
                }
            ],
            "id": "pioc.psr",
            "name": "psr",
            "offset": "0x8",
            "doc": "PIO Status Register"
        },
        "pioc.oer": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Enable"
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Enable"
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Enable"
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Enable"
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Enable"
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Enable"
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Enable"
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Enable"
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Enable"
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Enable"
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Enable"
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Enable"
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Enable"
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Enable"
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Enable"
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Enable"
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Enable"
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Enable"
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Enable"
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Enable"
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Enable"
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Enable"
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Enable"
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Enable"
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Enable"
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Enable"
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Enable"
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Enable"
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Enable"
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Enable"
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Enable"
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Enable"
                }
            ],
            "id": "pioc.oer",
            "name": "oer",
            "offset": "0x10",
            "doc": "Output Enable Register"
        },
        "pioc.odr": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Disable"
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Disable"
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Disable"
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Disable"
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Disable"
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Disable"
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Disable"
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Disable"
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Disable"
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Disable"
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Disable"
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Disable"
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Disable"
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Disable"
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Disable"
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Disable"
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Disable"
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Disable"
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Disable"
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Disable"
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Disable"
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Disable"
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Disable"
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Disable"
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Disable"
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Disable"
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Disable"
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Disable"
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Disable"
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Disable"
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Disable"
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Disable"
                }
            ],
            "id": "pioc.odr",
            "name": "odr",
            "offset": "0x14",
            "doc": "Output Disable Register"
        },
        "pioc.osr": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Status"
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Status"
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Status"
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Status"
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Status"
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Status"
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Status"
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Status"
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Status"
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Status"
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Status"
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Status"
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Status"
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Status"
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Status"
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Status"
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Status"
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Status"
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Status"
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Status"
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Status"
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Status"
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Status"
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Status"
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Status"
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Status"
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Status"
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Status"
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Status"
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Status"
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Status"
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Status"
                }
            ],
            "id": "pioc.osr",
            "name": "osr",
            "offset": "0x18",
            "doc": "Output Status Register"
        },
        "pioc.ifer": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Enable"
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Enable"
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Enable"
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Enable"
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Enable"
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Enable"
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Enable"
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Enable"
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Enable"
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Enable"
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Enable"
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Enable"
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Enable"
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Enable"
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Enable"
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Enable"
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Enable"
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Enable"
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Enable"
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Enable"
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Enable"
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Enable"
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Enable"
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Enable"
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Enable"
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Enable"
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Enable"
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Enable"
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Enable"
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Enable"
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Enable"
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Enable"
                }
            ],
            "id": "pioc.ifer",
            "name": "ifer",
            "offset": "0x20",
            "doc": "Glitch Input Filter Enable Register"
        },
        "pioc.ifdr": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Disable"
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Disable"
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Disable"
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Disable"
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Disable"
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Disable"
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Disable"
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Disable"
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Disable"
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Disable"
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Disable"
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Disable"
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Disable"
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Disable"
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Disable"
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Disable"
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Disable"
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Disable"
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Disable"
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Disable"
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Disable"
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Disable"
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Disable"
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Disable"
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Disable"
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Disable"
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Disable"
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Disable"
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Disable"
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Disable"
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Disable"
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Disable"
                }
            ],
            "id": "pioc.ifdr",
            "name": "ifdr",
            "offset": "0x24",
            "doc": "Glitch Input Filter Disable Register"
        },
        "pioc.ifsr": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Filer Status"
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Filer Status"
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Filer Status"
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Filer Status"
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Filer Status"
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Filer Status"
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Filer Status"
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Filer Status"
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Filer Status"
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Filer Status"
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Filer Status"
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Filer Status"
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Filer Status"
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Filer Status"
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Filer Status"
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Filer Status"
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Filer Status"
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Filer Status"
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Filer Status"
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Filer Status"
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Filer Status"
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Filer Status"
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Filer Status"
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Filer Status"
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Filer Status"
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Filer Status"
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Filer Status"
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Filer Status"
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Filer Status"
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Filer Status"
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Filer Status"
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Filer Status"
                }
            ],
            "id": "pioc.ifsr",
            "name": "ifsr",
            "offset": "0x28",
            "doc": "Glitch Input Filter Status Register"
        },
        "pioc.sodr": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Output Data"
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Output Data"
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Output Data"
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Output Data"
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Output Data"
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Output Data"
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Output Data"
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Output Data"
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Output Data"
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Output Data"
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Output Data"
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Output Data"
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Output Data"
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Output Data"
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Output Data"
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Output Data"
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Output Data"
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Output Data"
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Output Data"
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Output Data"
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Output Data"
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Output Data"
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Output Data"
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Output Data"
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Output Data"
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Output Data"
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Output Data"
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Output Data"
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Output Data"
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Output Data"
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Output Data"
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Output Data"
                }
            ],
            "id": "pioc.sodr",
            "name": "sodr",
            "offset": "0x30",
            "doc": "Set Output Data Register"
        },
        "pioc.codr": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Output Data"
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Output Data"
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Output Data"
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Output Data"
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Output Data"
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Output Data"
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Output Data"
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Output Data"
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Output Data"
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Output Data"
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Output Data"
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Output Data"
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Output Data"
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Output Data"
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Output Data"
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Output Data"
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Output Data"
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Output Data"
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Output Data"
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Output Data"
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Output Data"
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Output Data"
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Output Data"
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Output Data"
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Output Data"
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Output Data"
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Output Data"
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Output Data"
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Output Data"
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Output Data"
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Output Data"
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Output Data"
                }
            ],
            "id": "pioc.codr",
            "name": "codr",
            "offset": "0x34",
            "doc": "Clear Output Data Register"
        },
        "pioc.odsr": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Output Data Status"
                }
            ],
            "id": "pioc.odsr",
            "name": "odsr",
            "offset": "0x38",
            "doc": "Output Data Status Register"
        },
        "pioc.pdsr": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Data Status"
                }
            ],
            "id": "pioc.pdsr",
            "name": "pdsr",
            "offset": "0x3c",
            "doc": "Pin Data Status Register"
        },
        "pioc.ier": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Enable"
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Enable"
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Enable"
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Enable"
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Enable"
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Enable"
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Enable"
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Enable"
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Enable"
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Enable"
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Enable"
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Enable"
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Enable"
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Enable"
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Enable"
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Enable"
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Enable"
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Enable"
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Enable"
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Enable"
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Enable"
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Enable"
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Enable"
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Enable"
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Enable"
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Enable"
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Enable"
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Enable"
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Enable"
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Enable"
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Enable"
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Enable"
                }
            ],
            "id": "pioc.ier",
            "name": "ier",
            "offset": "0x40",
            "doc": "Interrupt Enable Register"
        },
        "pioc.idr": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Disable"
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Disable"
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Disable"
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Disable"
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Disable"
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Disable"
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Disable"
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Disable"
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Disable"
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Disable"
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Disable"
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Disable"
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Disable"
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Disable"
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Disable"
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Disable"
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Disable"
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Disable"
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Disable"
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Disable"
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Disable"
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Disable"
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Disable"
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Disable"
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Disable"
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Disable"
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Disable"
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Disable"
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Disable"
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Disable"
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Disable"
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Disable"
                }
            ],
            "id": "pioc.idr",
            "name": "idr",
            "offset": "0x44",
            "doc": "Interrupt Disable Register"
        },
        "pioc.imr": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Mask"
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Mask"
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Mask"
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Mask"
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Mask"
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Mask"
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Mask"
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Mask"
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Mask"
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Mask"
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Mask"
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Mask"
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Mask"
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Mask"
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Mask"
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Mask"
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Mask"
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Mask"
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Mask"
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Mask"
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Mask"
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Mask"
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Mask"
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Mask"
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Mask"
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Mask"
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Mask"
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Mask"
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Mask"
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Mask"
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Mask"
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Mask"
                }
            ],
            "id": "pioc.imr",
            "name": "imr",
            "offset": "0x48",
            "doc": "Interrupt Mask Register"
        },
        "pioc.isr": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Status"
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Status"
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Status"
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Status"
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Status"
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Status"
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Status"
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Status"
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Status"
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Status"
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Status"
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Status"
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Status"
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Status"
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Status"
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Status"
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Status"
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Status"
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Status"
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Status"
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Status"
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Status"
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Status"
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Status"
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Status"
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Status"
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Status"
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Status"
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Status"
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Status"
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Status"
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Status"
                }
            ],
            "id": "pioc.isr",
            "name": "isr",
            "offset": "0x4c",
            "doc": "Interrupt Status Register"
        },
        "pioc.mder": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Enable."
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Enable."
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Enable."
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Enable."
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Enable."
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Enable."
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Enable."
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Enable."
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Enable."
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Enable."
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Enable."
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Enable."
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Enable."
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Enable."
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Enable."
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Enable."
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Enable."
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Enable."
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Enable."
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Enable."
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Enable."
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Enable."
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Enable."
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Enable."
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Enable."
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Enable."
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Enable."
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Enable."
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Enable."
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Enable."
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Enable."
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Enable."
                }
            ],
            "id": "pioc.mder",
            "name": "mder",
            "offset": "0x50",
            "doc": "Multi-driver Enable Register"
        },
        "pioc.mddr": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Disable."
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Disable."
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Disable."
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Disable."
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Disable."
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Disable."
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Disable."
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Disable."
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Disable."
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Disable."
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Disable."
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Disable."
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Disable."
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Disable."
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Disable."
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Disable."
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Disable."
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Disable."
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Disable."
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Disable."
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Disable."
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Disable."
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Disable."
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Disable."
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Disable."
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Disable."
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Disable."
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Disable."
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Disable."
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Disable."
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Disable."
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Disable."
                }
            ],
            "id": "pioc.mddr",
            "name": "mddr",
            "offset": "0x54",
            "doc": "Multi-driver Disable Register"
        },
        "pioc.mdsr": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Multi Drive Status."
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Multi Drive Status."
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Multi Drive Status."
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Multi Drive Status."
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Multi Drive Status."
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Multi Drive Status."
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Multi Drive Status."
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Multi Drive Status."
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Multi Drive Status."
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Multi Drive Status."
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Multi Drive Status."
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Multi Drive Status."
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Multi Drive Status."
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Multi Drive Status."
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Multi Drive Status."
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Multi Drive Status."
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Multi Drive Status."
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Multi Drive Status."
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Multi Drive Status."
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Multi Drive Status."
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Multi Drive Status."
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Multi Drive Status."
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Multi Drive Status."
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Multi Drive Status."
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Multi Drive Status."
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Multi Drive Status."
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Multi Drive Status."
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Multi Drive Status."
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Multi Drive Status."
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Multi Drive Status."
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Multi Drive Status."
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Multi Drive Status."
                }
            ],
            "id": "pioc.mdsr",
            "name": "mdsr",
            "offset": "0x58",
            "doc": "Multi-driver Status Register"
        },
        "pioc.pudr": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Disable."
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Disable."
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Disable."
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Disable."
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Disable."
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Disable."
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Disable."
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Disable."
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Disable."
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Disable."
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Disable."
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Disable."
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Disable."
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Disable."
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Disable."
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Disable."
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Disable."
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Disable."
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Disable."
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Disable."
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Disable."
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Disable."
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Disable."
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Disable."
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Disable."
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Disable."
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Disable."
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Disable."
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Disable."
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Disable."
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Disable."
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Disable."
                }
            ],
            "id": "pioc.pudr",
            "name": "pudr",
            "offset": "0x60",
            "doc": "Pull-up Disable Register"
        },
        "pioc.puer": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Enable."
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Enable."
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Enable."
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Enable."
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Enable."
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Enable."
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Enable."
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Enable."
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Enable."
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Enable."
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Enable."
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Enable."
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Enable."
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Enable."
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Enable."
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Enable."
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Enable."
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Enable."
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Enable."
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Enable."
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Enable."
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Enable."
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Enable."
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Enable."
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Enable."
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Enable."
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Enable."
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Enable."
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Enable."
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Enable."
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Enable."
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Enable."
                }
            ],
            "id": "pioc.puer",
            "name": "puer",
            "offset": "0x64",
            "doc": "Pull-up Enable Register"
        },
        "pioc.pusr": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Up Status."
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Up Status."
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Up Status."
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Up Status."
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Up Status."
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Up Status."
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Up Status."
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Up Status."
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Up Status."
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Up Status."
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Up Status."
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Up Status."
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Up Status."
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Up Status."
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Up Status."
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Up Status."
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Up Status."
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Up Status."
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Up Status."
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Up Status."
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Up Status."
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Up Status."
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Up Status."
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Up Status."
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Up Status."
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Up Status."
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Up Status."
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Up Status."
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Up Status."
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Up Status."
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Up Status."
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Up Status."
                }
            ],
            "id": "pioc.pusr",
            "name": "pusr",
            "offset": "0x68",
            "doc": "Pad Pull-up Status Register"
        },
        "pioc.abcdsr0": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                }
            ],
            "id": "pioc.abcdsr0",
            "name": "abcdsr0",
            "offset": "0x70",
            "doc": "Peripheral Select Register"
        },
        "pioc.abcdsr1": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                }
            ],
            "id": "pioc.abcdsr1",
            "name": "abcdsr1",
            "offset": "0x74",
            "doc": "Peripheral Select Register"
        },
        "pioc.ifscdr": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Clock Glitch Filtering Select."
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Clock Glitch Filtering Select."
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Clock Glitch Filtering Select."
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Clock Glitch Filtering Select."
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Clock Glitch Filtering Select."
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Clock Glitch Filtering Select."
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Clock Glitch Filtering Select."
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Clock Glitch Filtering Select."
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Clock Glitch Filtering Select."
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Clock Glitch Filtering Select."
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Clock Glitch Filtering Select."
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Clock Glitch Filtering Select."
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Clock Glitch Filtering Select."
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Clock Glitch Filtering Select."
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Clock Glitch Filtering Select."
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Clock Glitch Filtering Select."
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Clock Glitch Filtering Select."
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Clock Glitch Filtering Select."
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Clock Glitch Filtering Select."
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Clock Glitch Filtering Select."
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Clock Glitch Filtering Select."
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Clock Glitch Filtering Select."
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Clock Glitch Filtering Select."
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Clock Glitch Filtering Select."
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Clock Glitch Filtering Select."
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Clock Glitch Filtering Select."
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Clock Glitch Filtering Select."
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Clock Glitch Filtering Select."
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Clock Glitch Filtering Select."
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Clock Glitch Filtering Select."
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Clock Glitch Filtering Select."
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Clock Glitch Filtering Select."
                }
            ],
            "id": "pioc.ifscdr",
            "name": "ifscdr",
            "offset": "0x80",
            "doc": "Input Filter Slow Clock Disable Register"
        },
        "pioc.ifscer": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Debouncing Filtering Select."
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Debouncing Filtering Select."
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Debouncing Filtering Select."
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Debouncing Filtering Select."
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Debouncing Filtering Select."
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Debouncing Filtering Select."
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Debouncing Filtering Select."
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Debouncing Filtering Select."
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Debouncing Filtering Select."
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Debouncing Filtering Select."
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Debouncing Filtering Select."
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Debouncing Filtering Select."
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Debouncing Filtering Select."
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Debouncing Filtering Select."
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Debouncing Filtering Select."
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Debouncing Filtering Select."
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Debouncing Filtering Select."
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Debouncing Filtering Select."
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Debouncing Filtering Select."
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Debouncing Filtering Select."
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Debouncing Filtering Select."
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Debouncing Filtering Select."
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Debouncing Filtering Select."
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Debouncing Filtering Select."
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Debouncing Filtering Select."
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Debouncing Filtering Select."
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Debouncing Filtering Select."
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Debouncing Filtering Select."
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Debouncing Filtering Select."
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Debouncing Filtering Select."
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Debouncing Filtering Select."
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Debouncing Filtering Select."
                }
            ],
            "id": "pioc.ifscer",
            "name": "ifscer",
            "offset": "0x84",
            "doc": "Input Filter Slow Clock Enable Register"
        },
        "pioc.ifscsr": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Glitch or Debouncing Filter Selection Status"
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Glitch or Debouncing Filter Selection Status"
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Glitch or Debouncing Filter Selection Status"
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Glitch or Debouncing Filter Selection Status"
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Glitch or Debouncing Filter Selection Status"
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Glitch or Debouncing Filter Selection Status"
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Glitch or Debouncing Filter Selection Status"
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Glitch or Debouncing Filter Selection Status"
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Glitch or Debouncing Filter Selection Status"
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Glitch or Debouncing Filter Selection Status"
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Glitch or Debouncing Filter Selection Status"
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Glitch or Debouncing Filter Selection Status"
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Glitch or Debouncing Filter Selection Status"
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Glitch or Debouncing Filter Selection Status"
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Glitch or Debouncing Filter Selection Status"
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Glitch or Debouncing Filter Selection Status"
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Glitch or Debouncing Filter Selection Status"
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Glitch or Debouncing Filter Selection Status"
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Glitch or Debouncing Filter Selection Status"
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Glitch or Debouncing Filter Selection Status"
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Glitch or Debouncing Filter Selection Status"
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Glitch or Debouncing Filter Selection Status"
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Glitch or Debouncing Filter Selection Status"
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Glitch or Debouncing Filter Selection Status"
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Glitch or Debouncing Filter Selection Status"
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Glitch or Debouncing Filter Selection Status"
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Glitch or Debouncing Filter Selection Status"
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Glitch or Debouncing Filter Selection Status"
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Glitch or Debouncing Filter Selection Status"
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Glitch or Debouncing Filter Selection Status"
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Glitch or Debouncing Filter Selection Status"
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Glitch or Debouncing Filter Selection Status"
                }
            ],
            "id": "pioc.ifscsr",
            "name": "ifscsr",
            "offset": "0x88",
            "doc": "Input Filter Slow Clock Status Register"
        },
        "pioc.scdr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 14,
                    "nbits": 18,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "div",
                    "lsb": 0,
                    "nbits": 14,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                }
            ],
            "id": "pioc.scdr",
            "name": "scdr",
            "offset": "0x8c",
            "doc": "Slow Clock Divider Debouncing Register"
        },
        "pioc.ppddr": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Disable."
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Disable."
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Disable."
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Disable."
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Disable."
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Disable."
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Disable."
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Disable."
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Disable."
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Disable."
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Disable."
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Disable."
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Disable."
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Disable."
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Disable."
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Disable."
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Disable."
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Disable."
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Disable."
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Disable."
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Disable."
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Disable."
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Disable."
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Disable."
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Disable."
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Disable."
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Disable."
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Disable."
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Disable."
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Disable."
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Disable."
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Disable."
                }
            ],
            "id": "pioc.ppddr",
            "name": "ppddr",
            "offset": "0x90",
            "doc": "Pad Pull-down Disable Register"
        },
        "pioc.ppder": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Enable."
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Enable."
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Enable."
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Enable."
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Enable."
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Enable."
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Enable."
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Enable."
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Enable."
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Enable."
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Enable."
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Enable."
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Enable."
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Enable."
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Enable."
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Enable."
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Enable."
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Enable."
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Enable."
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Enable."
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Enable."
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Enable."
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Enable."
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Enable."
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Enable."
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Enable."
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Enable."
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Enable."
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Enable."
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Enable."
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Enable."
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Enable."
                }
            ],
            "id": "pioc.ppder",
            "name": "ppder",
            "offset": "0x94",
            "doc": "Pad Pull-down Enable Register"
        },
        "pioc.ppdsr": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Down Status."
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Down Status."
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Down Status."
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Down Status."
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Down Status."
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Down Status."
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Down Status."
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Down Status."
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Down Status."
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Down Status."
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Down Status."
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Down Status."
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Down Status."
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Down Status."
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Down Status."
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Down Status."
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Down Status."
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Down Status."
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Down Status."
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Down Status."
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Down Status."
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Down Status."
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Down Status."
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Down Status."
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Down Status."
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Down Status."
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Down Status."
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Down Status."
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Down Status."
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Down Status."
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Down Status."
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Down Status."
                }
            ],
            "id": "pioc.ppdsr",
            "name": "ppdsr",
            "offset": "0x98",
            "doc": "Pad Pull-down Status Register"
        },
        "pioc.ower": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Enable."
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Enable."
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Enable."
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Enable."
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Enable."
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Enable."
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Enable."
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Enable."
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Enable."
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Enable."
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Enable."
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Enable."
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Enable."
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Enable."
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Enable."
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Enable."
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Enable."
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Enable."
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Enable."
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Enable."
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Enable."
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Enable."
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Enable."
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Enable."
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Enable."
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Enable."
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Enable."
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Enable."
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Enable."
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Enable."
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Enable."
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Enable."
                }
            ],
            "id": "pioc.ower",
            "name": "ower",
            "offset": "0xa0",
            "doc": "Output Write Enable"
        },
        "pioc.owdr": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Disable."
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Disable."
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Disable."
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Disable."
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Disable."
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Disable."
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Disable."
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Disable."
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Disable."
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Disable."
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Disable."
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Disable."
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Disable."
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Disable."
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Disable."
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Disable."
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Disable."
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Disable."
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Disable."
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Disable."
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Disable."
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Disable."
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Disable."
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Disable."
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Disable."
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Disable."
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Disable."
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Disable."
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Disable."
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Disable."
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Disable."
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Disable."
                }
            ],
            "id": "pioc.owdr",
            "name": "owdr",
            "offset": "0xa4",
            "doc": "Output Write Disable"
        },
        "pioc.owsr": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Write Status."
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Write Status."
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Write Status."
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Write Status."
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Write Status."
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Write Status."
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Write Status."
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Write Status."
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Write Status."
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Write Status."
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Write Status."
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Write Status."
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Write Status."
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Write Status."
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Write Status."
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Write Status."
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Write Status."
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Write Status."
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Write Status."
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Write Status."
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Write Status."
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Write Status."
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Write Status."
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Write Status."
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Write Status."
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Write Status."
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Write Status."
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Write Status."
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Write Status."
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Write Status."
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Write Status."
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Write Status."
                }
            ],
            "id": "pioc.owsr",
            "name": "owsr",
            "offset": "0xa8",
            "doc": "Output Write Status Register"
        },
        "pioc.aimer": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Enable."
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Enable."
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Enable."
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Enable."
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Enable."
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Enable."
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Enable."
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Enable."
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Enable."
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Enable."
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Enable."
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Enable."
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Enable."
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Enable."
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Enable."
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Enable."
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Enable."
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Enable."
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Enable."
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Enable."
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Enable."
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Enable."
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Enable."
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Enable."
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Enable."
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Enable."
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Enable."
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Enable."
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Enable."
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Enable."
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Enable."
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Enable."
                }
            ],
            "id": "pioc.aimer",
            "name": "aimer",
            "offset": "0xb0",
            "doc": "Additional Interrupt Modes Enable Register"
        },
        "pioc.aimdr": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Disable."
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Disable."
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Disable."
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Disable."
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Disable."
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Disable."
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Disable."
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Disable."
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Disable."
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Disable."
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Disable."
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Disable."
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Disable."
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Disable."
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Disable."
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Disable."
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Disable."
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Disable."
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Disable."
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Disable."
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Disable."
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Disable."
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Disable."
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Disable."
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Disable."
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Disable."
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Disable."
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Disable."
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Disable."
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Disable."
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Disable."
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Disable."
                }
            ],
            "id": "pioc.aimdr",
            "name": "aimdr",
            "offset": "0xb4",
            "doc": "Additional Interrupt Modes Disables Register"
        },
        "pioc.aimmr": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral CD Status."
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral CD Status."
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral CD Status."
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral CD Status."
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral CD Status."
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral CD Status."
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral CD Status."
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral CD Status."
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral CD Status."
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral CD Status."
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral CD Status."
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral CD Status."
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral CD Status."
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral CD Status."
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral CD Status."
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral CD Status."
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral CD Status."
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral CD Status."
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral CD Status."
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral CD Status."
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral CD Status."
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral CD Status."
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral CD Status."
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral CD Status."
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral CD Status."
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral CD Status."
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral CD Status."
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral CD Status."
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral CD Status."
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral CD Status."
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral CD Status."
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral CD Status."
                }
            ],
            "id": "pioc.aimmr",
            "name": "aimmr",
            "offset": "0xb8",
            "doc": "Additional Interrupt Modes Mask Register"
        },
        "pioc.esr": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Edge Interrupt Selection."
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Edge Interrupt Selection."
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Edge Interrupt Selection."
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Edge Interrupt Selection."
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Edge Interrupt Selection."
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Edge Interrupt Selection."
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Edge Interrupt Selection."
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Edge Interrupt Selection."
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Edge Interrupt Selection."
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Edge Interrupt Selection."
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Edge Interrupt Selection."
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Edge Interrupt Selection."
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Edge Interrupt Selection."
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Edge Interrupt Selection."
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Edge Interrupt Selection."
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Edge Interrupt Selection."
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Edge Interrupt Selection."
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Edge Interrupt Selection."
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Edge Interrupt Selection."
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Edge Interrupt Selection."
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Edge Interrupt Selection."
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Edge Interrupt Selection."
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Edge Interrupt Selection."
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Edge Interrupt Selection."
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Edge Interrupt Selection."
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Edge Interrupt Selection."
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Edge Interrupt Selection."
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Edge Interrupt Selection."
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Edge Interrupt Selection."
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Edge Interrupt Selection."
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Edge Interrupt Selection."
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Edge Interrupt Selection."
                }
            ],
            "id": "pioc.esr",
            "name": "esr",
            "offset": "0xc0",
            "doc": "Edge Select Register"
        },
        "pioc.lsr": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Level Interrupt Selection."
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Level Interrupt Selection."
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Level Interrupt Selection."
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Level Interrupt Selection."
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Level Interrupt Selection."
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Level Interrupt Selection."
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Level Interrupt Selection."
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Level Interrupt Selection."
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Level Interrupt Selection."
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Level Interrupt Selection."
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Level Interrupt Selection."
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Level Interrupt Selection."
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Level Interrupt Selection."
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Level Interrupt Selection."
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Level Interrupt Selection."
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Level Interrupt Selection."
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Level Interrupt Selection."
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Level Interrupt Selection."
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Level Interrupt Selection."
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Level Interrupt Selection."
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Level Interrupt Selection."
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Level Interrupt Selection."
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Level Interrupt Selection."
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Level Interrupt Selection."
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Level Interrupt Selection."
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Level Interrupt Selection."
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Level Interrupt Selection."
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Level Interrupt Selection."
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Level Interrupt Selection."
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Level Interrupt Selection."
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Level Interrupt Selection."
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Level Interrupt Selection."
                }
            ],
            "id": "pioc.lsr",
            "name": "lsr",
            "offset": "0xc4",
            "doc": "Level Select Register"
        },
        "pioc.elsr": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge/Level Interrupt source selection."
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge/Level Interrupt source selection."
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge/Level Interrupt source selection."
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge/Level Interrupt source selection."
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge/Level Interrupt source selection."
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge/Level Interrupt source selection."
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge/Level Interrupt source selection."
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge/Level Interrupt source selection."
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge/Level Interrupt source selection."
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge/Level Interrupt source selection."
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge/Level Interrupt source selection."
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge/Level Interrupt source selection."
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge/Level Interrupt source selection."
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge/Level Interrupt source selection."
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge/Level Interrupt source selection."
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge/Level Interrupt source selection."
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge/Level Interrupt source selection."
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge/Level Interrupt source selection."
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge/Level Interrupt source selection."
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge/Level Interrupt source selection."
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge/Level Interrupt source selection."
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge/Level Interrupt source selection."
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge/Level Interrupt source selection."
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge/Level Interrupt source selection."
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge/Level Interrupt source selection."
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge/Level Interrupt source selection."
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge/Level Interrupt source selection."
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge/Level Interrupt source selection."
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge/Level Interrupt source selection."
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge/Level Interrupt source selection."
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge/Level Interrupt source selection."
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge/Level Interrupt source selection."
                }
            ],
            "id": "pioc.elsr",
            "name": "elsr",
            "offset": "0xc8",
            "doc": "Edge/Level Status Register"
        },
        "pioc.fellsr": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Falling Edge/Low Level Interrupt Selection."
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Falling Edge/Low Level Interrupt Selection."
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Falling Edge/Low Level Interrupt Selection."
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Falling Edge/Low Level Interrupt Selection."
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Falling Edge/Low Level Interrupt Selection."
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Falling Edge/Low Level Interrupt Selection."
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Falling Edge/Low Level Interrupt Selection."
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Falling Edge/Low Level Interrupt Selection."
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Falling Edge/Low Level Interrupt Selection."
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Falling Edge/Low Level Interrupt Selection."
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Falling Edge/Low Level Interrupt Selection."
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Falling Edge/Low Level Interrupt Selection."
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Falling Edge/Low Level Interrupt Selection."
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Falling Edge/Low Level Interrupt Selection."
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Falling Edge/Low Level Interrupt Selection."
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Falling Edge/Low Level Interrupt Selection."
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Falling Edge/Low Level Interrupt Selection."
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Falling Edge/Low Level Interrupt Selection."
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Falling Edge/Low Level Interrupt Selection."
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Falling Edge/Low Level Interrupt Selection."
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Falling Edge/Low Level Interrupt Selection."
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Falling Edge/Low Level Interrupt Selection."
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Falling Edge/Low Level Interrupt Selection."
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Falling Edge/Low Level Interrupt Selection."
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Falling Edge/Low Level Interrupt Selection."
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Falling Edge/Low Level Interrupt Selection."
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Falling Edge/Low Level Interrupt Selection."
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Falling Edge/Low Level Interrupt Selection."
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Falling Edge/Low Level Interrupt Selection."
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Falling Edge/Low Level Interrupt Selection."
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Falling Edge/Low Level Interrupt Selection."
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Falling Edge/Low Level Interrupt Selection."
                }
            ],
            "id": "pioc.fellsr",
            "name": "fellsr",
            "offset": "0xd0",
            "doc": "Falling Edge/Low Level Select Register"
        },
        "pioc.rehlsr": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Rising Edge /High Level Interrupt Selection."
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Rising Edge /High Level Interrupt Selection."
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Rising Edge /High Level Interrupt Selection."
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Rising Edge /High Level Interrupt Selection."
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Rising Edge /High Level Interrupt Selection."
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Rising Edge /High Level Interrupt Selection."
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Rising Edge /High Level Interrupt Selection."
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Rising Edge /High Level Interrupt Selection."
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Rising Edge /High Level Interrupt Selection."
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Rising Edge /High Level Interrupt Selection."
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Rising Edge /High Level Interrupt Selection."
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Rising Edge /High Level Interrupt Selection."
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Rising Edge /High Level Interrupt Selection."
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Rising Edge /High Level Interrupt Selection."
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Rising Edge /High Level Interrupt Selection."
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Rising Edge /High Level Interrupt Selection."
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Rising Edge /High Level Interrupt Selection."
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Rising Edge /High Level Interrupt Selection."
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Rising Edge /High Level Interrupt Selection."
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Rising Edge /High Level Interrupt Selection."
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Rising Edge /High Level Interrupt Selection."
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Rising Edge /High Level Interrupt Selection."
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Rising Edge /High Level Interrupt Selection."
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Rising Edge /High Level Interrupt Selection."
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Rising Edge /High Level Interrupt Selection."
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Rising Edge /High Level Interrupt Selection."
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Rising Edge /High Level Interrupt Selection."
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Rising Edge /High Level Interrupt Selection."
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Rising Edge /High Level Interrupt Selection."
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Rising Edge /High Level Interrupt Selection."
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Rising Edge /High Level Interrupt Selection."
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Rising Edge /High Level Interrupt Selection."
                }
            ],
            "id": "pioc.rehlsr",
            "name": "rehlsr",
            "offset": "0xd4",
            "doc": "Rising Edge/ High Level Select Register"
        },
        "pioc.frlhsr": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge /Level Interrupt Source Selection."
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge /Level Interrupt Source Selection."
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge /Level Interrupt Source Selection."
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge /Level Interrupt Source Selection."
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge /Level Interrupt Source Selection."
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge /Level Interrupt Source Selection."
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge /Level Interrupt Source Selection."
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge /Level Interrupt Source Selection."
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge /Level Interrupt Source Selection."
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge /Level Interrupt Source Selection."
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge /Level Interrupt Source Selection."
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge /Level Interrupt Source Selection."
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge /Level Interrupt Source Selection."
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge /Level Interrupt Source Selection."
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge /Level Interrupt Source Selection."
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge /Level Interrupt Source Selection."
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge /Level Interrupt Source Selection."
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge /Level Interrupt Source Selection."
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge /Level Interrupt Source Selection."
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge /Level Interrupt Source Selection."
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge /Level Interrupt Source Selection."
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge /Level Interrupt Source Selection."
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge /Level Interrupt Source Selection."
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge /Level Interrupt Source Selection."
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge /Level Interrupt Source Selection."
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge /Level Interrupt Source Selection."
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge /Level Interrupt Source Selection."
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge /Level Interrupt Source Selection."
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge /Level Interrupt Source Selection."
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge /Level Interrupt Source Selection."
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge /Level Interrupt Source Selection."
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge /Level Interrupt Source Selection."
                }
            ],
            "id": "pioc.frlhsr",
            "name": "frlhsr",
            "offset": "0xd8",
            "doc": "Fall/Rise - Low/High Status Register"
        },
        "pioc.locksr": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Lock Status."
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Lock Status."
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Lock Status."
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Lock Status."
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Lock Status."
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Lock Status."
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Lock Status."
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Lock Status."
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Lock Status."
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Lock Status."
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Lock Status."
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Lock Status."
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Lock Status."
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Lock Status."
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Lock Status."
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Lock Status."
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Lock Status."
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Lock Status."
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Lock Status."
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Lock Status."
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Lock Status."
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Lock Status."
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Lock Status."
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Lock Status."
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Lock Status."
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Lock Status."
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Lock Status."
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Lock Status."
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Lock Status."
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Lock Status."
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Lock Status."
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Lock Status."
                }
            ],
            "id": "pioc.locksr",
            "name": "locksr",
            "offset": "0xe0",
            "doc": "Lock Status"
        },
        "pioc.wpmr": {
            "type": "reg",
            "fields": [
                {
                    "name": "wpkey",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Write Protect KEY"
                },
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 7,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "wpen",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Write Protect Enable"
                }
            ],
            "id": "pioc.wpmr",
            "name": "wpmr",
            "offset": "0xe4",
            "doc": "Write Protect Mode Register"
        },
        "pioc.wpsr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "wpvsrc",
                    "lsb": 8,
                    "nbits": 16,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Write Protect Violation Source"
                },
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 7,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "wpvs",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Write Protect Violation Status"
                }
            ],
            "id": "pioc.wpsr",
            "name": "wpsr",
            "offset": "0xe8",
            "doc": "Write Protect Status Register"
        },
        "pioc.schmitt": {
            "type": "reg",
            "fields": [
                {
                    "name": "schmitt31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "schmitt30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "schmitt29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "schmitt28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "schmitt27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "schmitt26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "schmitt25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "schmitt24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "schmitt23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "schmitt22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "schmitt21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "schmitt20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "schmitt19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "schmitt18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "schmitt17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "schmitt16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "schmitt15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "schmitt14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "schmitt13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "schmitt12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "schmitt11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "schmitt10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "schmitt9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "schmitt8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "schmitt7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "schmitt6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "schmitt5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "schmitt4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "schmitt3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "schmitt2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "schmitt1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "schmitt0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                }
            ],
            "id": "pioc.schmitt",
            "name": "schmitt",
            "offset": "0x100",
            "doc": "Schmitt Trigger Register"
        },
        "pioc.delayr": {
            "type": "reg",
            "fields": [
                {
                    "name": "delay7",
                    "lsb": 28,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "delay6",
                    "lsb": 24,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "delay5",
                    "lsb": 20,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "delay4",
                    "lsb": 16,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "delay3",
                    "lsb": 12,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "delay2",
                    "lsb": 8,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "delay1",
                    "lsb": 4,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "delay0",
                    "lsb": 0,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                }
            ],
            "id": "pioc.delayr",
            "name": "delayr",
            "offset": "0x110",
            "doc": "IO Delay Register"
        },
        "pioc.driver1": {
            "type": "reg",
            "fields": [
                {
                    "name": "line15",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Drive of PIO line 15"
                },
                {
                    "name": "line14",
                    "lsb": 28,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Drive of PIO line 14"
                },
                {
                    "name": "line13",
                    "lsb": 26,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Drive of PIO line 13"
                },
                {
                    "name": "line12",
                    "lsb": 24,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Drive of PIO line 12"
                },
                {
                    "name": "line11",
                    "lsb": 22,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Drive of PIO line 11"
                },
                {
                    "name": "line10",
                    "lsb": 20,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Drive of PIO line 10"
                },
                {
                    "name": "line9",
                    "lsb": 18,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Drive of PIO line 9"
                },
                {
                    "name": "line8",
                    "lsb": 16,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Drive of PIO line 8"
                },
                {
                    "name": "line7",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Drive of PIO line 7"
                },
                {
                    "name": "line6",
                    "lsb": 12,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Drive of PIO line 6"
                },
                {
                    "name": "line5",
                    "lsb": 10,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Drive of PIO line 5"
                },
                {
                    "name": "line4",
                    "lsb": 8,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Drive of PIO line 4"
                },
                {
                    "name": "line3",
                    "lsb": 6,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Drive of PIO line 3"
                },
                {
                    "name": "line2",
                    "lsb": 4,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Drive of PIO line 2"
                },
                {
                    "name": "line1",
                    "lsb": 2,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Drive of PIO line 1"
                },
                {
                    "name": "line0",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Drive of PIO line 0"
                }
            ],
            "id": "pioc.driver1",
            "name": "driver1",
            "offset": "0x114",
            "doc": "I/O Drive Register 1"
        },
        "pioc.driver2": {
            "type": "reg",
            "fields": [
                {
                    "name": "line31",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Drive of PIO line 31"
                },
                {
                    "name": "line30",
                    "lsb": 28,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Drive of PIO line 30"
                },
                {
                    "name": "line29",
                    "lsb": 26,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Drive of PIO line 29"
                },
                {
                    "name": "line28",
                    "lsb": 24,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Drive of PIO line 28"
                },
                {
                    "name": "line27",
                    "lsb": 22,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Drive of PIO line 27"
                },
                {
                    "name": "line26",
                    "lsb": 20,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Drive of PIO line 26"
                },
                {
                    "name": "line25",
                    "lsb": 18,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Drive of PIO line 25"
                },
                {
                    "name": "line24",
                    "lsb": 16,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Drive of PIO line 24"
                },
                {
                    "name": "line23",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Drive of PIO line 23"
                },
                {
                    "name": "line22",
                    "lsb": 12,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Drive of PIO line 22"
                },
                {
                    "name": "line21",
                    "lsb": 10,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Drive of PIO line 21"
                },
                {
                    "name": "line20",
                    "lsb": 8,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Drive of PIO line 20"
                },
                {
                    "name": "line19",
                    "lsb": 6,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Drive of PIO line 19"
                },
                {
                    "name": "line18",
                    "lsb": 4,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Drive of PIO line 18"
                },
                {
                    "name": "line17",
                    "lsb": 2,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Drive of PIO line 17"
                },
                {
                    "name": "line16",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Drive of PIO line 16"
                }
            ],
            "id": "pioc.driver2",
            "name": "driver2",
            "offset": "0x118",
            "doc": "I/O Drive Register 2"
        },
        "piod": {
            "type": "blk",
            "children": [
                "piod.per",
                "piod.pdr",
                "piod.psr",
                "piod.oer",
                "piod.odr",
                "piod.osr",
                "piod.ifer",
                "piod.ifdr",
                "piod.ifsr",
                "piod.sodr",
                "piod.codr",
                "piod.odsr",
                "piod.pdsr",
                "piod.ier",
                "piod.idr",
                "piod.imr",
                "piod.isr",
                "piod.mder",
                "piod.mddr",
                "piod.mdsr",
                "piod.pudr",
                "piod.puer",
                "piod.pusr",
                "piod.abcdsr0",
                "piod.abcdsr1",
                "piod.ifscdr",
                "piod.ifscer",
                "piod.ifscsr",
                "piod.scdr",
                "piod.ppddr",
                "piod.ppder",
                "piod.ppdsr",
                "piod.ower",
                "piod.owdr",
                "piod.owsr",
                "piod.aimer",
                "piod.aimdr",
                "piod.aimmr",
                "piod.esr",
                "piod.lsr",
                "piod.elsr",
                "piod.fellsr",
                "piod.rehlsr",
                "piod.frlhsr",
                "piod.locksr",
                "piod.wpmr",
                "piod.wpsr",
                "piod.schmitt",
                "piod.delayr",
                "piod.driver1",
                "piod.driver2"
            ],
            "id": "piod",
            "name": "piod",
            "offset": "0xfffffa00",
            "doc": "Parallel Input/Output Controller D"
        },
        "piod.per": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Enable"
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Enable"
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Enable"
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Enable"
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Enable"
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Enable"
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Enable"
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Enable"
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Enable"
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Enable"
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Enable"
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Enable"
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Enable"
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Enable"
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Enable"
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Enable"
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Enable"
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Enable"
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Enable"
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Enable"
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Enable"
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Enable"
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Enable"
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Enable"
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Enable"
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Enable"
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Enable"
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Enable"
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Enable"
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Enable"
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Enable"
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Enable"
                }
            ],
            "id": "piod.per",
            "name": "per",
            "offset": "0x0",
            "doc": "PIO Enable Register"
        },
        "piod.pdr": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Disable"
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Disable"
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Disable"
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Disable"
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Disable"
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Disable"
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Disable"
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Disable"
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Disable"
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Disable"
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Disable"
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Disable"
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Disable"
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Disable"
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Disable"
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Disable"
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Disable"
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Disable"
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Disable"
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Disable"
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Disable"
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Disable"
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Disable"
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Disable"
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Disable"
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Disable"
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Disable"
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Disable"
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Disable"
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Disable"
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Disable"
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Disable"
                }
            ],
            "id": "piod.pdr",
            "name": "pdr",
            "offset": "0x4",
            "doc": "PIO Disable Register"
        },
        "piod.psr": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "PIO Status"
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "PIO Status"
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "PIO Status"
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "PIO Status"
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "PIO Status"
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "PIO Status"
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "PIO Status"
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "PIO Status"
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "PIO Status"
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "PIO Status"
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "PIO Status"
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "PIO Status"
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "PIO Status"
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "PIO Status"
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "PIO Status"
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "PIO Status"
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "PIO Status"
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "PIO Status"
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "PIO Status"
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "PIO Status"
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "PIO Status"
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "PIO Status"
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "PIO Status"
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "PIO Status"
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "PIO Status"
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "PIO Status"
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "PIO Status"
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "PIO Status"
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "PIO Status"
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "PIO Status"
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "PIO Status"
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "PIO Status"
                }
            ],
            "id": "piod.psr",
            "name": "psr",
            "offset": "0x8",
            "doc": "PIO Status Register"
        },
        "piod.oer": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Enable"
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Enable"
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Enable"
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Enable"
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Enable"
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Enable"
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Enable"
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Enable"
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Enable"
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Enable"
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Enable"
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Enable"
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Enable"
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Enable"
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Enable"
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Enable"
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Enable"
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Enable"
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Enable"
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Enable"
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Enable"
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Enable"
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Enable"
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Enable"
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Enable"
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Enable"
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Enable"
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Enable"
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Enable"
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Enable"
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Enable"
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Enable"
                }
            ],
            "id": "piod.oer",
            "name": "oer",
            "offset": "0x10",
            "doc": "Output Enable Register"
        },
        "piod.odr": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Disable"
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Disable"
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Disable"
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Disable"
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Disable"
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Disable"
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Disable"
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Disable"
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Disable"
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Disable"
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Disable"
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Disable"
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Disable"
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Disable"
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Disable"
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Disable"
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Disable"
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Disable"
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Disable"
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Disable"
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Disable"
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Disable"
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Disable"
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Disable"
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Disable"
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Disable"
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Disable"
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Disable"
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Disable"
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Disable"
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Disable"
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Disable"
                }
            ],
            "id": "piod.odr",
            "name": "odr",
            "offset": "0x14",
            "doc": "Output Disable Register"
        },
        "piod.osr": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Status"
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Status"
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Status"
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Status"
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Status"
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Status"
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Status"
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Status"
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Status"
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Status"
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Status"
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Status"
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Status"
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Status"
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Status"
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Status"
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Status"
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Status"
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Status"
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Status"
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Status"
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Status"
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Status"
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Status"
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Status"
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Status"
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Status"
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Status"
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Status"
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Status"
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Status"
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Status"
                }
            ],
            "id": "piod.osr",
            "name": "osr",
            "offset": "0x18",
            "doc": "Output Status Register"
        },
        "piod.ifer": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Enable"
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Enable"
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Enable"
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Enable"
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Enable"
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Enable"
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Enable"
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Enable"
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Enable"
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Enable"
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Enable"
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Enable"
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Enable"
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Enable"
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Enable"
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Enable"
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Enable"
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Enable"
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Enable"
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Enable"
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Enable"
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Enable"
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Enable"
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Enable"
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Enable"
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Enable"
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Enable"
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Enable"
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Enable"
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Enable"
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Enable"
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Enable"
                }
            ],
            "id": "piod.ifer",
            "name": "ifer",
            "offset": "0x20",
            "doc": "Glitch Input Filter Enable Register"
        },
        "piod.ifdr": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Disable"
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Disable"
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Disable"
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Disable"
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Disable"
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Disable"
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Disable"
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Disable"
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Disable"
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Disable"
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Disable"
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Disable"
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Disable"
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Disable"
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Disable"
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Disable"
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Disable"
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Disable"
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Disable"
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Disable"
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Disable"
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Disable"
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Disable"
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Disable"
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Disable"
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Disable"
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Disable"
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Disable"
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Disable"
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Disable"
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Disable"
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Filter Disable"
                }
            ],
            "id": "piod.ifdr",
            "name": "ifdr",
            "offset": "0x24",
            "doc": "Glitch Input Filter Disable Register"
        },
        "piod.ifsr": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Filer Status"
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Filer Status"
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Filer Status"
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Filer Status"
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Filer Status"
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Filer Status"
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Filer Status"
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Filer Status"
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Filer Status"
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Filer Status"
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Filer Status"
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Filer Status"
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Filer Status"
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Filer Status"
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Filer Status"
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Filer Status"
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Filer Status"
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Filer Status"
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Filer Status"
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Filer Status"
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Filer Status"
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Filer Status"
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Filer Status"
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Filer Status"
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Filer Status"
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Filer Status"
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Filer Status"
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Filer Status"
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Filer Status"
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Filer Status"
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Filer Status"
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Filer Status"
                }
            ],
            "id": "piod.ifsr",
            "name": "ifsr",
            "offset": "0x28",
            "doc": "Glitch Input Filter Status Register"
        },
        "piod.sodr": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Output Data"
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Output Data"
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Output Data"
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Output Data"
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Output Data"
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Output Data"
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Output Data"
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Output Data"
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Output Data"
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Output Data"
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Output Data"
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Output Data"
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Output Data"
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Output Data"
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Output Data"
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Output Data"
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Output Data"
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Output Data"
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Output Data"
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Output Data"
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Output Data"
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Output Data"
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Output Data"
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Output Data"
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Output Data"
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Output Data"
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Output Data"
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Output Data"
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Output Data"
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Output Data"
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Output Data"
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Set Output Data"
                }
            ],
            "id": "piod.sodr",
            "name": "sodr",
            "offset": "0x30",
            "doc": "Set Output Data Register"
        },
        "piod.codr": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Output Data"
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Output Data"
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Output Data"
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Output Data"
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Output Data"
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Output Data"
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Output Data"
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Output Data"
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Output Data"
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Output Data"
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Output Data"
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Output Data"
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Output Data"
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Output Data"
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Output Data"
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Output Data"
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Output Data"
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Output Data"
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Output Data"
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Output Data"
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Output Data"
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Output Data"
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Output Data"
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Output Data"
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Output Data"
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Output Data"
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Output Data"
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Output Data"
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Output Data"
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Output Data"
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Output Data"
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clear Output Data"
                }
            ],
            "id": "piod.codr",
            "name": "codr",
            "offset": "0x34",
            "doc": "Clear Output Data Register"
        },
        "piod.odsr": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Output Data Status"
                }
            ],
            "id": "piod.odsr",
            "name": "odsr",
            "offset": "0x38",
            "doc": "Output Data Status Register"
        },
        "piod.pdsr": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Data Status"
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Data Status"
                }
            ],
            "id": "piod.pdsr",
            "name": "pdsr",
            "offset": "0x3c",
            "doc": "Pin Data Status Register"
        },
        "piod.ier": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Enable"
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Enable"
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Enable"
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Enable"
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Enable"
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Enable"
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Enable"
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Enable"
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Enable"
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Enable"
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Enable"
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Enable"
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Enable"
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Enable"
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Enable"
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Enable"
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Enable"
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Enable"
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Enable"
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Enable"
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Enable"
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Enable"
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Enable"
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Enable"
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Enable"
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Enable"
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Enable"
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Enable"
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Enable"
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Enable"
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Enable"
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Enable"
                }
            ],
            "id": "piod.ier",
            "name": "ier",
            "offset": "0x40",
            "doc": "Interrupt Enable Register"
        },
        "piod.idr": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Disable"
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Disable"
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Disable"
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Disable"
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Disable"
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Disable"
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Disable"
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Disable"
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Disable"
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Disable"
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Disable"
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Disable"
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Disable"
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Disable"
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Disable"
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Disable"
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Disable"
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Disable"
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Disable"
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Disable"
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Disable"
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Disable"
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Disable"
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Disable"
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Disable"
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Disable"
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Disable"
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Disable"
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Disable"
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Disable"
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Disable"
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Disable"
                }
            ],
            "id": "piod.idr",
            "name": "idr",
            "offset": "0x44",
            "doc": "Interrupt Disable Register"
        },
        "piod.imr": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Mask"
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Mask"
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Mask"
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Mask"
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Mask"
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Mask"
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Mask"
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Mask"
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Mask"
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Mask"
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Mask"
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Mask"
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Mask"
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Mask"
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Mask"
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Mask"
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Mask"
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Mask"
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Mask"
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Mask"
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Mask"
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Mask"
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Mask"
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Mask"
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Mask"
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Mask"
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Mask"
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Mask"
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Mask"
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Mask"
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Mask"
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Mask"
                }
            ],
            "id": "piod.imr",
            "name": "imr",
            "offset": "0x48",
            "doc": "Interrupt Mask Register"
        },
        "piod.isr": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Status"
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Status"
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Status"
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Status"
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Status"
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Status"
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Status"
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Status"
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Status"
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Status"
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Status"
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Status"
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Status"
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Status"
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Status"
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Status"
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Status"
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Status"
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Status"
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Status"
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Status"
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Status"
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Status"
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Status"
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Status"
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Status"
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Status"
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Status"
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Status"
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Status"
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Status"
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Input Change Interrupt Status"
                }
            ],
            "id": "piod.isr",
            "name": "isr",
            "offset": "0x4c",
            "doc": "Interrupt Status Register"
        },
        "piod.mder": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Enable."
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Enable."
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Enable."
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Enable."
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Enable."
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Enable."
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Enable."
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Enable."
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Enable."
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Enable."
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Enable."
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Enable."
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Enable."
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Enable."
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Enable."
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Enable."
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Enable."
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Enable."
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Enable."
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Enable."
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Enable."
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Enable."
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Enable."
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Enable."
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Enable."
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Enable."
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Enable."
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Enable."
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Enable."
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Enable."
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Enable."
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Enable."
                }
            ],
            "id": "piod.mder",
            "name": "mder",
            "offset": "0x50",
            "doc": "Multi-driver Enable Register"
        },
        "piod.mddr": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Disable."
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Disable."
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Disable."
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Disable."
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Disable."
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Disable."
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Disable."
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Disable."
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Disable."
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Disable."
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Disable."
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Disable."
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Disable."
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Disable."
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Disable."
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Disable."
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Disable."
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Disable."
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Disable."
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Disable."
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Disable."
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Disable."
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Disable."
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Disable."
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Disable."
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Disable."
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Disable."
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Disable."
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Disable."
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Disable."
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Disable."
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Multi Drive Disable."
                }
            ],
            "id": "piod.mddr",
            "name": "mddr",
            "offset": "0x54",
            "doc": "Multi-driver Disable Register"
        },
        "piod.mdsr": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Multi Drive Status."
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Multi Drive Status."
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Multi Drive Status."
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Multi Drive Status."
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Multi Drive Status."
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Multi Drive Status."
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Multi Drive Status."
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Multi Drive Status."
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Multi Drive Status."
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Multi Drive Status."
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Multi Drive Status."
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Multi Drive Status."
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Multi Drive Status."
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Multi Drive Status."
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Multi Drive Status."
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Multi Drive Status."
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Multi Drive Status."
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Multi Drive Status."
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Multi Drive Status."
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Multi Drive Status."
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Multi Drive Status."
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Multi Drive Status."
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Multi Drive Status."
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Multi Drive Status."
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Multi Drive Status."
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Multi Drive Status."
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Multi Drive Status."
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Multi Drive Status."
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Multi Drive Status."
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Multi Drive Status."
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Multi Drive Status."
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Multi Drive Status."
                }
            ],
            "id": "piod.mdsr",
            "name": "mdsr",
            "offset": "0x58",
            "doc": "Multi-driver Status Register"
        },
        "piod.pudr": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Disable."
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Disable."
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Disable."
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Disable."
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Disable."
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Disable."
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Disable."
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Disable."
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Disable."
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Disable."
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Disable."
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Disable."
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Disable."
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Disable."
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Disable."
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Disable."
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Disable."
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Disable."
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Disable."
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Disable."
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Disable."
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Disable."
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Disable."
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Disable."
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Disable."
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Disable."
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Disable."
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Disable."
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Disable."
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Disable."
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Disable."
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Disable."
                }
            ],
            "id": "piod.pudr",
            "name": "pudr",
            "offset": "0x60",
            "doc": "Pull-up Disable Register"
        },
        "piod.puer": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Enable."
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Enable."
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Enable."
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Enable."
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Enable."
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Enable."
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Enable."
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Enable."
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Enable."
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Enable."
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Enable."
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Enable."
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Enable."
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Enable."
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Enable."
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Enable."
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Enable."
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Enable."
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Enable."
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Enable."
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Enable."
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Enable."
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Enable."
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Enable."
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Enable."
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Enable."
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Enable."
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Enable."
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Enable."
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Enable."
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Enable."
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Up Enable."
                }
            ],
            "id": "piod.puer",
            "name": "puer",
            "offset": "0x64",
            "doc": "Pull-up Enable Register"
        },
        "piod.pusr": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Up Status."
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Up Status."
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Up Status."
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Up Status."
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Up Status."
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Up Status."
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Up Status."
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Up Status."
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Up Status."
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Up Status."
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Up Status."
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Up Status."
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Up Status."
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Up Status."
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Up Status."
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Up Status."
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Up Status."
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Up Status."
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Up Status."
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Up Status."
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Up Status."
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Up Status."
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Up Status."
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Up Status."
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Up Status."
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Up Status."
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Up Status."
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Up Status."
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Up Status."
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Up Status."
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Up Status."
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Up Status."
                }
            ],
            "id": "piod.pusr",
            "name": "pusr",
            "offset": "0x68",
            "doc": "Pad Pull-up Status Register"
        },
        "piod.abcdsr0": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                }
            ],
            "id": "piod.abcdsr0",
            "name": "abcdsr0",
            "offset": "0x70",
            "doc": "Peripheral Select Register"
        },
        "piod.abcdsr1": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral Select."
                }
            ],
            "id": "piod.abcdsr1",
            "name": "abcdsr1",
            "offset": "0x74",
            "doc": "Peripheral Select Register"
        },
        "piod.ifscdr": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Clock Glitch Filtering Select."
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Clock Glitch Filtering Select."
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Clock Glitch Filtering Select."
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Clock Glitch Filtering Select."
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Clock Glitch Filtering Select."
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Clock Glitch Filtering Select."
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Clock Glitch Filtering Select."
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Clock Glitch Filtering Select."
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Clock Glitch Filtering Select."
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Clock Glitch Filtering Select."
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Clock Glitch Filtering Select."
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Clock Glitch Filtering Select."
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Clock Glitch Filtering Select."
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Clock Glitch Filtering Select."
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Clock Glitch Filtering Select."
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Clock Glitch Filtering Select."
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Clock Glitch Filtering Select."
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Clock Glitch Filtering Select."
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Clock Glitch Filtering Select."
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Clock Glitch Filtering Select."
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Clock Glitch Filtering Select."
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Clock Glitch Filtering Select."
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Clock Glitch Filtering Select."
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Clock Glitch Filtering Select."
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Clock Glitch Filtering Select."
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Clock Glitch Filtering Select."
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Clock Glitch Filtering Select."
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Clock Glitch Filtering Select."
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Clock Glitch Filtering Select."
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Clock Glitch Filtering Select."
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Clock Glitch Filtering Select."
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PIO Clock Glitch Filtering Select."
                }
            ],
            "id": "piod.ifscdr",
            "name": "ifscdr",
            "offset": "0x80",
            "doc": "Input Filter Slow Clock Disable Register"
        },
        "piod.ifscer": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Debouncing Filtering Select."
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Debouncing Filtering Select."
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Debouncing Filtering Select."
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Debouncing Filtering Select."
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Debouncing Filtering Select."
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Debouncing Filtering Select."
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Debouncing Filtering Select."
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Debouncing Filtering Select."
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Debouncing Filtering Select."
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Debouncing Filtering Select."
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Debouncing Filtering Select."
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Debouncing Filtering Select."
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Debouncing Filtering Select."
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Debouncing Filtering Select."
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Debouncing Filtering Select."
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Debouncing Filtering Select."
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Debouncing Filtering Select."
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Debouncing Filtering Select."
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Debouncing Filtering Select."
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Debouncing Filtering Select."
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Debouncing Filtering Select."
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Debouncing Filtering Select."
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Debouncing Filtering Select."
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Debouncing Filtering Select."
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Debouncing Filtering Select."
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Debouncing Filtering Select."
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Debouncing Filtering Select."
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Debouncing Filtering Select."
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Debouncing Filtering Select."
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Debouncing Filtering Select."
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Debouncing Filtering Select."
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Debouncing Filtering Select."
                }
            ],
            "id": "piod.ifscer",
            "name": "ifscer",
            "offset": "0x84",
            "doc": "Input Filter Slow Clock Enable Register"
        },
        "piod.ifscsr": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Glitch or Debouncing Filter Selection Status"
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Glitch or Debouncing Filter Selection Status"
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Glitch or Debouncing Filter Selection Status"
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Glitch or Debouncing Filter Selection Status"
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Glitch or Debouncing Filter Selection Status"
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Glitch or Debouncing Filter Selection Status"
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Glitch or Debouncing Filter Selection Status"
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Glitch or Debouncing Filter Selection Status"
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Glitch or Debouncing Filter Selection Status"
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Glitch or Debouncing Filter Selection Status"
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Glitch or Debouncing Filter Selection Status"
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Glitch or Debouncing Filter Selection Status"
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Glitch or Debouncing Filter Selection Status"
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Glitch or Debouncing Filter Selection Status"
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Glitch or Debouncing Filter Selection Status"
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Glitch or Debouncing Filter Selection Status"
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Glitch or Debouncing Filter Selection Status"
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Glitch or Debouncing Filter Selection Status"
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Glitch or Debouncing Filter Selection Status"
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Glitch or Debouncing Filter Selection Status"
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Glitch or Debouncing Filter Selection Status"
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Glitch or Debouncing Filter Selection Status"
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Glitch or Debouncing Filter Selection Status"
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Glitch or Debouncing Filter Selection Status"
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Glitch or Debouncing Filter Selection Status"
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Glitch or Debouncing Filter Selection Status"
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Glitch or Debouncing Filter Selection Status"
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Glitch or Debouncing Filter Selection Status"
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Glitch or Debouncing Filter Selection Status"
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Glitch or Debouncing Filter Selection Status"
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Glitch or Debouncing Filter Selection Status"
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Glitch or Debouncing Filter Selection Status"
                }
            ],
            "id": "piod.ifscsr",
            "name": "ifscsr",
            "offset": "0x88",
            "doc": "Input Filter Slow Clock Status Register"
        },
        "piod.scdr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 14,
                    "nbits": 18,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "div",
                    "lsb": 0,
                    "nbits": 14,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                }
            ],
            "id": "piod.scdr",
            "name": "scdr",
            "offset": "0x8c",
            "doc": "Slow Clock Divider Debouncing Register"
        },
        "piod.ppddr": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Disable."
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Disable."
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Disable."
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Disable."
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Disable."
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Disable."
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Disable."
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Disable."
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Disable."
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Disable."
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Disable."
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Disable."
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Disable."
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Disable."
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Disable."
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Disable."
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Disable."
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Disable."
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Disable."
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Disable."
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Disable."
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Disable."
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Disable."
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Disable."
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Disable."
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Disable."
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Disable."
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Disable."
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Disable."
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Disable."
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Disable."
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Disable."
                }
            ],
            "id": "piod.ppddr",
            "name": "ppddr",
            "offset": "0x90",
            "doc": "Pad Pull-down Disable Register"
        },
        "piod.ppder": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Enable."
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Enable."
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Enable."
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Enable."
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Enable."
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Enable."
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Enable."
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Enable."
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Enable."
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Enable."
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Enable."
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Enable."
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Enable."
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Enable."
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Enable."
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Enable."
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Enable."
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Enable."
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Enable."
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Enable."
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Enable."
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Enable."
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Enable."
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Enable."
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Enable."
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Enable."
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Enable."
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Enable."
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Enable."
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Enable."
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Enable."
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Pull Down Enable."
                }
            ],
            "id": "piod.ppder",
            "name": "ppder",
            "offset": "0x94",
            "doc": "Pad Pull-down Enable Register"
        },
        "piod.ppdsr": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Down Status."
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Down Status."
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Down Status."
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Down Status."
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Down Status."
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Down Status."
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Down Status."
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Down Status."
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Down Status."
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Down Status."
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Down Status."
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Down Status."
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Down Status."
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Down Status."
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Down Status."
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Down Status."
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Down Status."
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Down Status."
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Down Status."
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Down Status."
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Down Status."
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Down Status."
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Down Status."
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Down Status."
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Down Status."
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Down Status."
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Down Status."
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Down Status."
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Down Status."
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Down Status."
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Down Status."
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Pull Down Status."
                }
            ],
            "id": "piod.ppdsr",
            "name": "ppdsr",
            "offset": "0x98",
            "doc": "Pad Pull-down Status Register"
        },
        "piod.ower": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Enable."
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Enable."
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Enable."
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Enable."
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Enable."
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Enable."
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Enable."
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Enable."
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Enable."
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Enable."
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Enable."
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Enable."
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Enable."
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Enable."
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Enable."
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Enable."
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Enable."
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Enable."
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Enable."
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Enable."
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Enable."
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Enable."
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Enable."
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Enable."
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Enable."
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Enable."
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Enable."
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Enable."
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Enable."
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Enable."
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Enable."
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Enable."
                }
            ],
            "id": "piod.ower",
            "name": "ower",
            "offset": "0xa0",
            "doc": "Output Write Enable"
        },
        "piod.owdr": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Disable."
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Disable."
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Disable."
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Disable."
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Disable."
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Disable."
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Disable."
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Disable."
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Disable."
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Disable."
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Disable."
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Disable."
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Disable."
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Disable."
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Disable."
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Disable."
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Disable."
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Disable."
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Disable."
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Disable."
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Disable."
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Disable."
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Disable."
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Disable."
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Disable."
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Disable."
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Disable."
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Disable."
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Disable."
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Disable."
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Disable."
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Output Write Disable."
                }
            ],
            "id": "piod.owdr",
            "name": "owdr",
            "offset": "0xa4",
            "doc": "Output Write Disable"
        },
        "piod.owsr": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Write Status."
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Write Status."
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Write Status."
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Write Status."
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Write Status."
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Write Status."
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Write Status."
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Write Status."
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Write Status."
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Write Status."
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Write Status."
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Write Status."
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Write Status."
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Write Status."
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Write Status."
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Write Status."
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Write Status."
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Write Status."
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Write Status."
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Write Status."
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Write Status."
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Write Status."
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Write Status."
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Write Status."
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Write Status."
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Write Status."
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Write Status."
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Write Status."
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Write Status."
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Write Status."
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Write Status."
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Output Write Status."
                }
            ],
            "id": "piod.owsr",
            "name": "owsr",
            "offset": "0xa8",
            "doc": "Output Write Status Register"
        },
        "piod.aimer": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Enable."
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Enable."
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Enable."
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Enable."
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Enable."
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Enable."
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Enable."
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Enable."
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Enable."
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Enable."
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Enable."
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Enable."
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Enable."
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Enable."
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Enable."
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Enable."
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Enable."
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Enable."
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Enable."
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Enable."
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Enable."
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Enable."
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Enable."
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Enable."
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Enable."
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Enable."
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Enable."
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Enable."
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Enable."
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Enable."
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Enable."
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Enable."
                }
            ],
            "id": "piod.aimer",
            "name": "aimer",
            "offset": "0xb0",
            "doc": "Additional Interrupt Modes Enable Register"
        },
        "piod.aimdr": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Disable."
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Disable."
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Disable."
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Disable."
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Disable."
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Disable."
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Disable."
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Disable."
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Disable."
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Disable."
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Disable."
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Disable."
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Disable."
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Disable."
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Disable."
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Disable."
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Disable."
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Disable."
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Disable."
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Disable."
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Disable."
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Disable."
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Disable."
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Disable."
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Disable."
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Disable."
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Disable."
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Disable."
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Disable."
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Disable."
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Disable."
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Additional Interrupt Modes Disable."
                }
            ],
            "id": "piod.aimdr",
            "name": "aimdr",
            "offset": "0xb4",
            "doc": "Additional Interrupt Modes Disables Register"
        },
        "piod.aimmr": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral CD Status."
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral CD Status."
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral CD Status."
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral CD Status."
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral CD Status."
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral CD Status."
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral CD Status."
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral CD Status."
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral CD Status."
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral CD Status."
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral CD Status."
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral CD Status."
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral CD Status."
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral CD Status."
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral CD Status."
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral CD Status."
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral CD Status."
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral CD Status."
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral CD Status."
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral CD Status."
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral CD Status."
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral CD Status."
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral CD Status."
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral CD Status."
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral CD Status."
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral CD Status."
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral CD Status."
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral CD Status."
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral CD Status."
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral CD Status."
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral CD Status."
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral CD Status."
                }
            ],
            "id": "piod.aimmr",
            "name": "aimmr",
            "offset": "0xb8",
            "doc": "Additional Interrupt Modes Mask Register"
        },
        "piod.esr": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Edge Interrupt Selection."
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Edge Interrupt Selection."
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Edge Interrupt Selection."
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Edge Interrupt Selection."
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Edge Interrupt Selection."
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Edge Interrupt Selection."
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Edge Interrupt Selection."
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Edge Interrupt Selection."
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Edge Interrupt Selection."
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Edge Interrupt Selection."
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Edge Interrupt Selection."
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Edge Interrupt Selection."
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Edge Interrupt Selection."
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Edge Interrupt Selection."
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Edge Interrupt Selection."
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Edge Interrupt Selection."
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Edge Interrupt Selection."
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Edge Interrupt Selection."
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Edge Interrupt Selection."
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Edge Interrupt Selection."
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Edge Interrupt Selection."
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Edge Interrupt Selection."
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Edge Interrupt Selection."
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Edge Interrupt Selection."
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Edge Interrupt Selection."
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Edge Interrupt Selection."
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Edge Interrupt Selection."
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Edge Interrupt Selection."
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Edge Interrupt Selection."
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Edge Interrupt Selection."
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Edge Interrupt Selection."
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Edge Interrupt Selection."
                }
            ],
            "id": "piod.esr",
            "name": "esr",
            "offset": "0xc0",
            "doc": "Edge Select Register"
        },
        "piod.lsr": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Level Interrupt Selection."
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Level Interrupt Selection."
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Level Interrupt Selection."
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Level Interrupt Selection."
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Level Interrupt Selection."
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Level Interrupt Selection."
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Level Interrupt Selection."
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Level Interrupt Selection."
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Level Interrupt Selection."
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Level Interrupt Selection."
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Level Interrupt Selection."
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Level Interrupt Selection."
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Level Interrupt Selection."
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Level Interrupt Selection."
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Level Interrupt Selection."
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Level Interrupt Selection."
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Level Interrupt Selection."
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Level Interrupt Selection."
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Level Interrupt Selection."
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Level Interrupt Selection."
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Level Interrupt Selection."
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Level Interrupt Selection."
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Level Interrupt Selection."
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Level Interrupt Selection."
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Level Interrupt Selection."
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Level Interrupt Selection."
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Level Interrupt Selection."
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Level Interrupt Selection."
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Level Interrupt Selection."
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Level Interrupt Selection."
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Level Interrupt Selection."
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Level Interrupt Selection."
                }
            ],
            "id": "piod.lsr",
            "name": "lsr",
            "offset": "0xc4",
            "doc": "Level Select Register"
        },
        "piod.elsr": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge/Level Interrupt source selection."
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge/Level Interrupt source selection."
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge/Level Interrupt source selection."
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge/Level Interrupt source selection."
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge/Level Interrupt source selection."
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge/Level Interrupt source selection."
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge/Level Interrupt source selection."
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge/Level Interrupt source selection."
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge/Level Interrupt source selection."
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge/Level Interrupt source selection."
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge/Level Interrupt source selection."
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge/Level Interrupt source selection."
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge/Level Interrupt source selection."
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge/Level Interrupt source selection."
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge/Level Interrupt source selection."
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge/Level Interrupt source selection."
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge/Level Interrupt source selection."
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge/Level Interrupt source selection."
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge/Level Interrupt source selection."
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge/Level Interrupt source selection."
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge/Level Interrupt source selection."
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge/Level Interrupt source selection."
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge/Level Interrupt source selection."
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge/Level Interrupt source selection."
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge/Level Interrupt source selection."
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge/Level Interrupt source selection."
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge/Level Interrupt source selection."
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge/Level Interrupt source selection."
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge/Level Interrupt source selection."
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge/Level Interrupt source selection."
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge/Level Interrupt source selection."
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge/Level Interrupt source selection."
                }
            ],
            "id": "piod.elsr",
            "name": "elsr",
            "offset": "0xc8",
            "doc": "Edge/Level Status Register"
        },
        "piod.fellsr": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Falling Edge/Low Level Interrupt Selection."
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Falling Edge/Low Level Interrupt Selection."
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Falling Edge/Low Level Interrupt Selection."
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Falling Edge/Low Level Interrupt Selection."
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Falling Edge/Low Level Interrupt Selection."
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Falling Edge/Low Level Interrupt Selection."
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Falling Edge/Low Level Interrupt Selection."
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Falling Edge/Low Level Interrupt Selection."
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Falling Edge/Low Level Interrupt Selection."
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Falling Edge/Low Level Interrupt Selection."
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Falling Edge/Low Level Interrupt Selection."
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Falling Edge/Low Level Interrupt Selection."
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Falling Edge/Low Level Interrupt Selection."
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Falling Edge/Low Level Interrupt Selection."
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Falling Edge/Low Level Interrupt Selection."
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Falling Edge/Low Level Interrupt Selection."
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Falling Edge/Low Level Interrupt Selection."
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Falling Edge/Low Level Interrupt Selection."
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Falling Edge/Low Level Interrupt Selection."
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Falling Edge/Low Level Interrupt Selection."
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Falling Edge/Low Level Interrupt Selection."
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Falling Edge/Low Level Interrupt Selection."
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Falling Edge/Low Level Interrupt Selection."
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Falling Edge/Low Level Interrupt Selection."
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Falling Edge/Low Level Interrupt Selection."
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Falling Edge/Low Level Interrupt Selection."
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Falling Edge/Low Level Interrupt Selection."
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Falling Edge/Low Level Interrupt Selection."
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Falling Edge/Low Level Interrupt Selection."
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Falling Edge/Low Level Interrupt Selection."
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Falling Edge/Low Level Interrupt Selection."
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Falling Edge/Low Level Interrupt Selection."
                }
            ],
            "id": "piod.fellsr",
            "name": "fellsr",
            "offset": "0xd0",
            "doc": "Falling Edge/Low Level Select Register"
        },
        "piod.rehlsr": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Rising Edge /High Level Interrupt Selection."
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Rising Edge /High Level Interrupt Selection."
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Rising Edge /High Level Interrupt Selection."
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Rising Edge /High Level Interrupt Selection."
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Rising Edge /High Level Interrupt Selection."
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Rising Edge /High Level Interrupt Selection."
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Rising Edge /High Level Interrupt Selection."
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Rising Edge /High Level Interrupt Selection."
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Rising Edge /High Level Interrupt Selection."
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Rising Edge /High Level Interrupt Selection."
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Rising Edge /High Level Interrupt Selection."
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Rising Edge /High Level Interrupt Selection."
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Rising Edge /High Level Interrupt Selection."
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Rising Edge /High Level Interrupt Selection."
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Rising Edge /High Level Interrupt Selection."
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Rising Edge /High Level Interrupt Selection."
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Rising Edge /High Level Interrupt Selection."
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Rising Edge /High Level Interrupt Selection."
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Rising Edge /High Level Interrupt Selection."
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Rising Edge /High Level Interrupt Selection."
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Rising Edge /High Level Interrupt Selection."
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Rising Edge /High Level Interrupt Selection."
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Rising Edge /High Level Interrupt Selection."
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Rising Edge /High Level Interrupt Selection."
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Rising Edge /High Level Interrupt Selection."
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Rising Edge /High Level Interrupt Selection."
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Rising Edge /High Level Interrupt Selection."
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Rising Edge /High Level Interrupt Selection."
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Rising Edge /High Level Interrupt Selection."
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Rising Edge /High Level Interrupt Selection."
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Rising Edge /High Level Interrupt Selection."
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Rising Edge /High Level Interrupt Selection."
                }
            ],
            "id": "piod.rehlsr",
            "name": "rehlsr",
            "offset": "0xd4",
            "doc": "Rising Edge/ High Level Select Register"
        },
        "piod.frlhsr": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge /Level Interrupt Source Selection."
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge /Level Interrupt Source Selection."
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge /Level Interrupt Source Selection."
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge /Level Interrupt Source Selection."
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge /Level Interrupt Source Selection."
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge /Level Interrupt Source Selection."
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge /Level Interrupt Source Selection."
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge /Level Interrupt Source Selection."
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge /Level Interrupt Source Selection."
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge /Level Interrupt Source Selection."
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge /Level Interrupt Source Selection."
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge /Level Interrupt Source Selection."
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge /Level Interrupt Source Selection."
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge /Level Interrupt Source Selection."
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge /Level Interrupt Source Selection."
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge /Level Interrupt Source Selection."
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge /Level Interrupt Source Selection."
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge /Level Interrupt Source Selection."
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge /Level Interrupt Source Selection."
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge /Level Interrupt Source Selection."
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge /Level Interrupt Source Selection."
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge /Level Interrupt Source Selection."
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge /Level Interrupt Source Selection."
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge /Level Interrupt Source Selection."
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge /Level Interrupt Source Selection."
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge /Level Interrupt Source Selection."
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge /Level Interrupt Source Selection."
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge /Level Interrupt Source Selection."
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge /Level Interrupt Source Selection."
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge /Level Interrupt Source Selection."
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge /Level Interrupt Source Selection."
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Edge /Level Interrupt Source Selection."
                }
            ],
            "id": "piod.frlhsr",
            "name": "frlhsr",
            "offset": "0xd8",
            "doc": "Fall/Rise - Low/High Status Register"
        },
        "piod.locksr": {
            "type": "reg",
            "fields": [
                {
                    "name": "p31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Lock Status."
                },
                {
                    "name": "p30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Lock Status."
                },
                {
                    "name": "p29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Lock Status."
                },
                {
                    "name": "p28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Lock Status."
                },
                {
                    "name": "p27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Lock Status."
                },
                {
                    "name": "p26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Lock Status."
                },
                {
                    "name": "p25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Lock Status."
                },
                {
                    "name": "p24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Lock Status."
                },
                {
                    "name": "p23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Lock Status."
                },
                {
                    "name": "p22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Lock Status."
                },
                {
                    "name": "p21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Lock Status."
                },
                {
                    "name": "p20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Lock Status."
                },
                {
                    "name": "p19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Lock Status."
                },
                {
                    "name": "p18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Lock Status."
                },
                {
                    "name": "p17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Lock Status."
                },
                {
                    "name": "p16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Lock Status."
                },
                {
                    "name": "p15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Lock Status."
                },
                {
                    "name": "p14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Lock Status."
                },
                {
                    "name": "p13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Lock Status."
                },
                {
                    "name": "p12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Lock Status."
                },
                {
                    "name": "p11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Lock Status."
                },
                {
                    "name": "p10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Lock Status."
                },
                {
                    "name": "p9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Lock Status."
                },
                {
                    "name": "p8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Lock Status."
                },
                {
                    "name": "p7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Lock Status."
                },
                {
                    "name": "p6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Lock Status."
                },
                {
                    "name": "p5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Lock Status."
                },
                {
                    "name": "p4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Lock Status."
                },
                {
                    "name": "p3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Lock Status."
                },
                {
                    "name": "p2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Lock Status."
                },
                {
                    "name": "p1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Lock Status."
                },
                {
                    "name": "p0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Lock Status."
                }
            ],
            "id": "piod.locksr",
            "name": "locksr",
            "offset": "0xe0",
            "doc": "Lock Status"
        },
        "piod.wpmr": {
            "type": "reg",
            "fields": [
                {
                    "name": "wpkey",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Write Protect KEY"
                },
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 7,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "wpen",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Write Protect Enable"
                }
            ],
            "id": "piod.wpmr",
            "name": "wpmr",
            "offset": "0xe4",
            "doc": "Write Protect Mode Register"
        },
        "piod.wpsr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "wpvsrc",
                    "lsb": 8,
                    "nbits": 16,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Write Protect Violation Source"
                },
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 7,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "wpvs",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Write Protect Violation Status"
                }
            ],
            "id": "piod.wpsr",
            "name": "wpsr",
            "offset": "0xe8",
            "doc": "Write Protect Status Register"
        },
        "piod.schmitt": {
            "type": "reg",
            "fields": [
                {
                    "name": "schmitt31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "schmitt30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "schmitt29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "schmitt28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "schmitt27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "schmitt26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "schmitt25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "schmitt24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "schmitt23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "schmitt22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "schmitt21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "schmitt20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "schmitt19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "schmitt18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "schmitt17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "schmitt16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "schmitt15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "schmitt14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "schmitt13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "schmitt12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "schmitt11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "schmitt10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "schmitt9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "schmitt8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "schmitt7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "schmitt6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "schmitt5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "schmitt4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "schmitt3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "schmitt2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "schmitt1",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "schmitt0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                }
            ],
            "id": "piod.schmitt",
            "name": "schmitt",
            "offset": "0x100",
            "doc": "Schmitt Trigger Register"
        },
        "piod.delayr": {
            "type": "reg",
            "fields": [
                {
                    "name": "delay7",
                    "lsb": 28,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "delay6",
                    "lsb": 24,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "delay5",
                    "lsb": 20,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "delay4",
                    "lsb": 16,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "delay3",
                    "lsb": 12,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "delay2",
                    "lsb": 8,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "delay1",
                    "lsb": 4,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "delay0",
                    "lsb": 0,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                }
            ],
            "id": "piod.delayr",
            "name": "delayr",
            "offset": "0x110",
            "doc": "IO Delay Register"
        },
        "piod.driver1": {
            "type": "reg",
            "fields": [
                {
                    "name": "line15",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Drive of PIO line 15"
                },
                {
                    "name": "line14",
                    "lsb": 28,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Drive of PIO line 14"
                },
                {
                    "name": "line13",
                    "lsb": 26,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Drive of PIO line 13"
                },
                {
                    "name": "line12",
                    "lsb": 24,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Drive of PIO line 12"
                },
                {
                    "name": "line11",
                    "lsb": 22,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Drive of PIO line 11"
                },
                {
                    "name": "line10",
                    "lsb": 20,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Drive of PIO line 10"
                },
                {
                    "name": "line9",
                    "lsb": 18,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Drive of PIO line 9"
                },
                {
                    "name": "line8",
                    "lsb": 16,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Drive of PIO line 8"
                },
                {
                    "name": "line7",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Drive of PIO line 7"
                },
                {
                    "name": "line6",
                    "lsb": 12,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Drive of PIO line 6"
                },
                {
                    "name": "line5",
                    "lsb": 10,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Drive of PIO line 5"
                },
                {
                    "name": "line4",
                    "lsb": 8,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Drive of PIO line 4"
                },
                {
                    "name": "line3",
                    "lsb": 6,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Drive of PIO line 3"
                },
                {
                    "name": "line2",
                    "lsb": 4,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Drive of PIO line 2"
                },
                {
                    "name": "line1",
                    "lsb": 2,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Drive of PIO line 1"
                },
                {
                    "name": "line0",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Drive of PIO line 0"
                }
            ],
            "id": "piod.driver1",
            "name": "driver1",
            "offset": "0x114",
            "doc": "I/O Drive Register 1"
        },
        "piod.driver2": {
            "type": "reg",
            "fields": [
                {
                    "name": "line31",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Drive of PIO line 31"
                },
                {
                    "name": "line30",
                    "lsb": 28,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Drive of PIO line 30"
                },
                {
                    "name": "line29",
                    "lsb": 26,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Drive of PIO line 29"
                },
                {
                    "name": "line28",
                    "lsb": 24,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Drive of PIO line 28"
                },
                {
                    "name": "line27",
                    "lsb": 22,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Drive of PIO line 27"
                },
                {
                    "name": "line26",
                    "lsb": 20,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Drive of PIO line 26"
                },
                {
                    "name": "line25",
                    "lsb": 18,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Drive of PIO line 25"
                },
                {
                    "name": "line24",
                    "lsb": 16,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Drive of PIO line 24"
                },
                {
                    "name": "line23",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Drive of PIO line 23"
                },
                {
                    "name": "line22",
                    "lsb": 12,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Drive of PIO line 22"
                },
                {
                    "name": "line21",
                    "lsb": 10,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Drive of PIO line 21"
                },
                {
                    "name": "line20",
                    "lsb": 8,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Drive of PIO line 20"
                },
                {
                    "name": "line19",
                    "lsb": 6,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Drive of PIO line 19"
                },
                {
                    "name": "line18",
                    "lsb": 4,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Drive of PIO line 18"
                },
                {
                    "name": "line17",
                    "lsb": 2,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Drive of PIO line 17"
                },
                {
                    "name": "line16",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Drive of PIO line 16"
                }
            ],
            "id": "piod.driver2",
            "name": "driver2",
            "offset": "0x118",
            "doc": "I/O Drive Register 2"
        },
        "pmc": {
            "type": "blk",
            "children": [
                "pmc.pmc_scer",
                "pmc.pmc_scdr",
                "pmc.pmc_scsr",
                "pmc.pmc_pcer",
                "pmc.pmc_pcdr",
                "pmc.pmc_pcsr",
                "pmc.ckgr_mor",
                "pmc.ckgr_mcfr",
                "pmc.ckgr_pllar",
                "pmc.ckgr_pllbr",
                "pmc.pmc_mckr",
                "pmc.pmc_usb",
                "pmc.pmc_pck0",
                "pmc.pmc_pck1",
                "pmc.pmc_ier",
                "pmc.pmc_idr",
                "pmc.pmc_sr",
                "pmc.pmc_imr",
                "pmc.pmc_pllicpr",
                "pmc.pmc_wpmr",
                "pmc.pmc_wpsr",
                "pmc.pmc_pcr"
            ],
            "id": "pmc",
            "name": "pmc",
            "offset": "0xfffffc00",
            "doc": "Power Management Controller"
        },
        "pmc.pmc_scer": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd2",
                    "lsb": 10,
                    "nbits": 22,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "pck1",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Programmable Clock 1 Output Enable"
                },
                {
                    "name": "pck0",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Programmable Clock 0 Output Enable"
                },
                {
                    "name": "udp",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "USB Device Clock Enable"
                },
                {
                    "name": "uhp",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "USB Host OHCI Clocks Enable"
                },
                {
                    "name": "rsvd0",
                    "lsb": 4,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "lcdck",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "LCD Clock Enable"
                },
                {
                    "name": "ddrck",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "DDR Clock Enable"
                },
                {
                    "name": "rsvd1",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                }
            ],
            "id": "pmc.pmc_scer",
            "name": "pmc_scer",
            "offset": "0x0",
            "doc": "System Clock Enable Register"
        },
        "pmc.pmc_scdr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd2",
                    "lsb": 10,
                    "nbits": 22,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "pck1",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Programmable Clock 1 Output Disable"
                },
                {
                    "name": "pck0",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Programmable Clock 0 Output Disable"
                },
                {
                    "name": "udp",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "USB Device Clock Enable"
                },
                {
                    "name": "uhp",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "USB Host OHCI Clock Disable"
                },
                {
                    "name": "rsvd1",
                    "lsb": 4,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "lcdck",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "LCD Clock Disable"
                },
                {
                    "name": "ddrck",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "DDR Clock Disable"
                },
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "pck",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Processor Clock Disable"
                }
            ],
            "id": "pmc.pmc_scdr",
            "name": "pmc_scdr",
            "offset": "0x4",
            "doc": "System Clock Disable Register"
        },
        "pmc.pmc_scsr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd2",
                    "lsb": 10,
                    "nbits": 22,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "pck1",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Programmable Clock 1 Output Status"
                },
                {
                    "name": "pck0",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Programmable Clock 0 Output Status"
                },
                {
                    "name": "udp",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "USB Device Port Clock Status"
                },
                {
                    "name": "uhp",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "USB Host Port Clock Status"
                },
                {
                    "name": "rsvd1",
                    "lsb": 4,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "lcdck",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "LCD Clock Status"
                },
                {
                    "name": "ddrck",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "1",
                    "doc": "DDR Clock Status"
                },
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "pck",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "1",
                    "doc": "Processor Clock Status"
                }
            ],
            "id": "pmc.pmc_scsr",
            "name": "pmc_scsr",
            "offset": "0x8",
            "doc": "System Clock Status Register"
        },
        "pmc.pmc_pcer": {
            "type": "reg",
            "fields": [
                {
                    "name": "pid31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Peripheral Clock 31 Enable"
                },
                {
                    "name": "pid30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Peripheral Clock 30 Enable"
                },
                {
                    "name": "pid29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Peripheral Clock 29 Enable"
                },
                {
                    "name": "pid28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Peripheral Clock 28 Enable"
                },
                {
                    "name": "pid27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Peripheral Clock 27 Enable"
                },
                {
                    "name": "pid26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Peripheral Clock 26 Enable"
                },
                {
                    "name": "pid25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Peripheral Clock 25 Enable"
                },
                {
                    "name": "pid24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Peripheral Clock 24 Enable"
                },
                {
                    "name": "pid23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Peripheral Clock 23 Enable"
                },
                {
                    "name": "pid22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Peripheral Clock 22 Enable"
                },
                {
                    "name": "pid21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Peripheral Clock 21 Enable"
                },
                {
                    "name": "pid20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Peripheral Clock 20 Enable"
                },
                {
                    "name": "pid19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Peripheral Clock 19 Enable"
                },
                {
                    "name": "pid18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Peripheral Clock 18 Enable"
                },
                {
                    "name": "pid17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Peripheral Clock 17 Enable"
                },
                {
                    "name": "pid16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Peripheral Clock 16 Enable"
                },
                {
                    "name": "pid15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Peripheral Clock 15 Enable"
                },
                {
                    "name": "pid14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Peripheral Clock 14 Enable"
                },
                {
                    "name": "pid13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Peripheral Clock 13 Enable"
                },
                {
                    "name": "pid12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Peripheral Clock 12 Enable"
                },
                {
                    "name": "pid11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Peripheral Clock 11 Enable"
                },
                {
                    "name": "pid10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Peripheral Clock 10 Enable"
                },
                {
                    "name": "pid9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Peripheral Clock 9 Enable"
                },
                {
                    "name": "pid8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Peripheral Clock 8 Enable"
                },
                {
                    "name": "pid7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Peripheral Clock 7 Enable"
                },
                {
                    "name": "pid6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Peripheral Clock 6 Enable"
                },
                {
                    "name": "pid5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Peripheral Clock 5 Enable"
                },
                {
                    "name": "pid4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Peripheral Clock 4 Enable"
                },
                {
                    "name": "pid3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Peripheral Clock 3 Enable"
                },
                {
                    "name": "pid2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Peripheral Clock 2 Enable"
                },
                {
                    "name": "rsvd0",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                }
            ],
            "id": "pmc.pmc_pcer",
            "name": "pmc_pcer",
            "offset": "0x10",
            "doc": "Peripheral Clock Enable Register"
        },
        "pmc.pmc_pcdr": {
            "type": "reg",
            "fields": [
                {
                    "name": "pid31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Peripheral Clock 31 Disable"
                },
                {
                    "name": "pid30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Peripheral Clock 30 Disable"
                },
                {
                    "name": "pid29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Peripheral Clock 29 Disable"
                },
                {
                    "name": "pid28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Peripheral Clock 28 Disable"
                },
                {
                    "name": "pid27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Peripheral Clock 27 Disable"
                },
                {
                    "name": "pid26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Peripheral Clock 26 Disable"
                },
                {
                    "name": "pid25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Peripheral Clock 25 Disable"
                },
                {
                    "name": "pid24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Peripheral Clock 24 Disable"
                },
                {
                    "name": "pid23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Peripheral Clock 23 Disable"
                },
                {
                    "name": "pid22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Peripheral Clock 22 Disable"
                },
                {
                    "name": "pid21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Peripheral Clock 21 Disable"
                },
                {
                    "name": "pid20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Peripheral Clock 20 Disable"
                },
                {
                    "name": "pid19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Peripheral Clock 19 Disable"
                },
                {
                    "name": "pid18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Peripheral Clock 18 Disable"
                },
                {
                    "name": "pid17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Peripheral Clock 17 Disable"
                },
                {
                    "name": "pid16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Peripheral Clock 16 Disable"
                },
                {
                    "name": "pid15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Peripheral Clock 15 Disable"
                },
                {
                    "name": "pid14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Peripheral Clock 14 Disable"
                },
                {
                    "name": "pid13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Peripheral Clock 13 Disable"
                },
                {
                    "name": "pid12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Peripheral Clock 12 Disable"
                },
                {
                    "name": "pid11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Peripheral Clock 11 Disable"
                },
                {
                    "name": "pid10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Peripheral Clock 10 Disable"
                },
                {
                    "name": "pid9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Peripheral Clock 9 Disable"
                },
                {
                    "name": "pid8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Peripheral Clock 8 Disable"
                },
                {
                    "name": "pid7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Peripheral Clock 7 Disable"
                },
                {
                    "name": "pid6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Peripheral Clock 6 Disable"
                },
                {
                    "name": "pid5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Peripheral Clock 5 Disable"
                },
                {
                    "name": "pid4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Peripheral Clock 4 Disable"
                },
                {
                    "name": "pid3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Peripheral Clock 3 Disable"
                },
                {
                    "name": "pid2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Peripheral Clock 2 Disable"
                },
                {
                    "name": "rsvd0",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                }
            ],
            "id": "pmc.pmc_pcdr",
            "name": "pmc_pcdr",
            "offset": "0x14",
            "doc": "Peripheral Clock Disable Register"
        },
        "pmc.pmc_pcsr": {
            "type": "reg",
            "fields": [
                {
                    "name": "pid31",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral Clock 31 Status"
                },
                {
                    "name": "pid30",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral Clock 30 Status"
                },
                {
                    "name": "pid29",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral Clock 29 Status"
                },
                {
                    "name": "pid28",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral Clock 28 Status"
                },
                {
                    "name": "pid27",
                    "lsb": 27,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral Clock 27 Status"
                },
                {
                    "name": "pid26",
                    "lsb": 26,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral Clock 26 Status"
                },
                {
                    "name": "pid25",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral Clock 25 Status"
                },
                {
                    "name": "pid24",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral Clock 24 Status"
                },
                {
                    "name": "pid23",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral Clock 23 Status"
                },
                {
                    "name": "pid22",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral Clock 22 Status"
                },
                {
                    "name": "pid21",
                    "lsb": 21,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral Clock 21 Status"
                },
                {
                    "name": "pid20",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral Clock 20 Status"
                },
                {
                    "name": "pid19",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral Clock 19 Status"
                },
                {
                    "name": "pid18",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral Clock 18 Status"
                },
                {
                    "name": "pid17",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral Clock 17 Status"
                },
                {
                    "name": "pid16",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral Clock 16 Status"
                },
                {
                    "name": "pid15",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral Clock 15 Status"
                },
                {
                    "name": "pid14",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral Clock 14 Status"
                },
                {
                    "name": "pid13",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral Clock 13 Status"
                },
                {
                    "name": "pid12",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral Clock 12 Status"
                },
                {
                    "name": "pid11",
                    "lsb": 11,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral Clock 11 Status"
                },
                {
                    "name": "pid10",
                    "lsb": 10,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral Clock 10 Status"
                },
                {
                    "name": "pid9",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral Clock 9 Status"
                },
                {
                    "name": "pid8",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral Clock 8 Status"
                },
                {
                    "name": "pid7",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral Clock 7 Status"
                },
                {
                    "name": "pid6",
                    "lsb": 6,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral Clock 6 Status"
                },
                {
                    "name": "pid5",
                    "lsb": 5,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral Clock 5 Status"
                },
                {
                    "name": "pid4",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral Clock 4 Status"
                },
                {
                    "name": "pid3",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral Clock 3 Status"
                },
                {
                    "name": "pid2",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Peripheral Clock 2 Status"
                },
                {
                    "name": "rsvd0",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                }
            ],
            "id": "pmc.pmc_pcsr",
            "name": "pmc_pcsr",
            "offset": "0x18",
            "doc": "Peripheral Clock Status Register"
        },
        "pmc.ckgr_mor": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd2",
                    "lsb": 26,
                    "nbits": 6,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "cfden",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Clock Failure Detector Enable"
                },
                {
                    "name": "moscsel",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Main Oscillator Selection"
                },
                {
                    "name": "key",
                    "lsb": 16,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Password"
                },
                {
                    "name": "moscxtst",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Main Crystal Oscillator Start-up Time"
                },
                {
                    "name": "rsvd1",
                    "lsb": 4,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "moscrcen",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Main On-Chip RC Oscillator Enable"
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "moscxtby",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Main Crystal Oscillator Bypass"
                },
                {
                    "name": "moscxten",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Main Crystal Oscillator Enable"
                }
            ],
            "id": "pmc.ckgr_mor",
            "name": "ckgr_mor",
            "offset": "0x20",
            "doc": "Main Oscillator Register"
        },
        "pmc.ckgr_mcfr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 21,
                    "nbits": 11,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rcmeas",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "RC Measure"
                },
                {
                    "name": "rsvd0",
                    "lsb": 17,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "mainfrdy",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Main Clock Ready"
                },
                {
                    "name": "mainf",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Main Clock Frequency"
                }
            ],
            "id": "pmc.ckgr_mcfr",
            "name": "ckgr_mcfr",
            "offset": "0x24",
            "doc": "Main Clock Frequency Register"
        },
        "pmc.ckgr_pllar": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "stuckto1",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "rsvd0",
                    "lsb": 27,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "mula",
                    "lsb": 16,
                    "nbits": 11,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "PLLA Multiplier"
                },
                {
                    "name": "outa",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "PLLA Clock Frequency Range"
                },
                {
                    "name": "pllacount",
                    "lsb": 8,
                    "nbits": 6,
                    "access": "read-write",
                    "reset": "63",
                    "doc": "PLLA Counter"
                },
                {
                    "name": "diva",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Divider A"
                }
            ],
            "id": "pmc.ckgr_pllar",
            "name": "ckgr_pllar",
            "offset": "0x28",
            "doc": "PLLA Register"
        },
        "pmc.ckgr_pllbr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 27,
                    "nbits": 5,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "mulb",
                    "lsb": 16,
                    "nbits": 11,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "PLLB Multiplier"
                },
                {
                    "name": "outb",
                    "lsb": 14,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "PLLB Clock Frequency Range"
                },
                {
                    "name": "pllbcount",
                    "lsb": 8,
                    "nbits": 6,
                    "access": "read-write",
                    "reset": "63",
                    "doc": "PLLB Counter"
                },
                {
                    "name": "divb",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Divider B"
                }
            ],
            "id": "pmc.ckgr_pllbr",
            "name": "ckgr_pllbr",
            "offset": "0x2c",
            "doc": "PLLB Register"
        },
        "pmc.pmc_mckr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd3",
                    "lsb": 13,
                    "nbits": 19,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "plladiv2",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "PLLA divisor by 2"
                },
                {
                    "name": "rsvd2",
                    "lsb": 10,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "mdiv",
                    "lsb": 8,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Master Clock Division"
                },
                {
                    "name": "rsvd1",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "pres",
                    "lsb": 4,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Master/Processor Clock Prescaler"
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "css",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Master/Processor Clock Source Selection"
                }
            ],
            "id": "pmc.pmc_mckr",
            "name": "pmc_mckr",
            "offset": "0x30",
            "doc": "Master Clock Register"
        },
        "pmc.pmc_usb": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 12,
                    "nbits": 20,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "usbdiv",
                    "lsb": 8,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Divider for USB Clock"
                },
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 7,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "usbs",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "USB OHCI Input Clock Selection"
                }
            ],
            "id": "pmc.pmc_usb",
            "name": "pmc_usb",
            "offset": "0x38",
            "doc": "USB Clock Register"
        },
        "pmc.pmc_pck0": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 7,
                    "nbits": 25,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "pres",
                    "lsb": 4,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Programmable Clock Prescaler"
                },
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "css",
                    "lsb": 0,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Master Clock Source Selection"
                }
            ],
            "id": "pmc.pmc_pck0",
            "name": "pmc_pck0",
            "offset": "0x40",
            "doc": "Programmable Clock 0 Register"
        },
        "pmc.pmc_pck1": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 7,
                    "nbits": 25,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "pres",
                    "lsb": 4,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Programmable Clock Prescaler"
                },
                {
                    "name": "rsvd0",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "css",
                    "lsb": 0,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Master Clock Source Selection"
                }
            ],
            "id": "pmc.pmc_pck1",
            "name": "pmc_pck1",
            "offset": "0x44",
            "doc": "Programmable Clock 0 Register"
        },
        "pmc.pmc_ier": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd2",
                    "lsb": 19,
                    "nbits": 13,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "cfdev",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clock Failure Detector Event Interrupt Enable"
                },
                {
                    "name": "moscrcs",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Main On-Chip RC Status Interrupt Enable"
                },
                {
                    "name": "moscsels",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Main Oscillator Selection Status Interrupt Enable"
                },
                {
                    "name": "rsvd1",
                    "lsb": 10,
                    "nbits": 6,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "pckrdy1",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Programmable Clock Ready 1 Interrupt Enable"
                },
                {
                    "name": "pckrdy0",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Programmable Clock Ready 0 Interrupt Enable"
                },
                {
                    "name": "rsvd0",
                    "lsb": 4,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "mckrdy",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Master Clock Ready Interrupt Enable"
                },
                {
                    "name": "lockb",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PLLB Lock Interrupt Enable"
                },
                {
                    "name": "locka",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PLLA Lock Interrupt Enable"
                },
                {
                    "name": "moscxts",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Main Crystal Oscillator Status Interrupt Enable"
                }
            ],
            "id": "pmc.pmc_ier",
            "name": "pmc_ier",
            "offset": "0x60",
            "doc": "Interrupt Enable Register"
        },
        "pmc.pmc_idr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd2",
                    "lsb": 19,
                    "nbits": 13,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "cfdev",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Clock Failure Detector Event Interrupt Disable"
                },
                {
                    "name": "moscrcs",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Main On-Chip RC Status Interrupt Disable"
                },
                {
                    "name": "moscsels",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Main Oscillator Selection Status Interrupt Disable"
                },
                {
                    "name": "rsvd1",
                    "lsb": 10,
                    "nbits": 6,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "pckrdy1",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Programmable Clock Ready 1 Interrupt Disable"
                },
                {
                    "name": "pckrdy0",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Programmable Clock Ready 0 Interrupt Disable"
                },
                {
                    "name": "rsvd0",
                    "lsb": 4,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "mckrdy",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Master Clock Ready Interrupt Disable"
                },
                {
                    "name": "lockb",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PLLB Lock Interrupt Disable"
                },
                {
                    "name": "locka",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "PLLA Lock Interrupt Disable"
                },
                {
                    "name": "moscxts",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Main Crystal Oscillator Status Interrupt Disable"
                }
            ],
            "id": "pmc.pmc_idr",
            "name": "pmc_idr",
            "offset": "0x64",
            "doc": "Interrupt Disable Register"
        },
        "pmc.pmc_sr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd2",
                    "lsb": 21,
                    "nbits": 11,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "fos",
                    "lsb": 20,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Clock Failure Detector Fault Output Status"
                },
                {
                    "name": "cfds",
                    "lsb": 19,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Clock Failure Detector Status"
                },
                {
                    "name": "cfdev",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Clock Failure Detector Event"
                },
                {
                    "name": "moscrcs",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Main On-Chip RC Oscillator Status"
                },
                {
                    "name": "moscsels",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "1",
                    "doc": "Main Oscillator Selection Status"
                },
                {
                    "name": "rsvd1",
                    "lsb": 10,
                    "nbits": 6,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "pckrdy1",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Programmable Clock Ready Status"
                },
                {
                    "name": "pckrdy0",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Programmable Clock Ready Status"
                },
                {
                    "name": "oscsels",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Slow Clock Oscillator Selection"
                },
                {
                    "name": "rsvd0",
                    "lsb": 4,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "mckrdy",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "1",
                    "doc": "Master Clock Status"
                },
                {
                    "name": "lockb",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "PLLB Lock Status"
                },
                {
                    "name": "locka",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "PLLA Lock Status"
                },
                {
                    "name": "moscxts",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Main XTAL Oscillator Status"
                }
            ],
            "id": "pmc.pmc_sr",
            "name": "pmc_sr",
            "offset": "0x68",
            "doc": "Status Register"
        },
        "pmc.pmc_imr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd2",
                    "lsb": 19,
                    "nbits": 13,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "cfdev",
                    "lsb": 18,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Clock Failure Detector Event Interrupt Mask"
                },
                {
                    "name": "moscrcs",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Main On-Chip RC Status Interrupt Mask"
                },
                {
                    "name": "moscsels",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Main Oscillator Selection Status Interrupt Mask"
                },
                {
                    "name": "rsvd1",
                    "lsb": 10,
                    "nbits": 6,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "pckrdy1",
                    "lsb": 9,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Programmable Clock Ready 1 Interrupt Mask"
                },
                {
                    "name": "pckrdy0",
                    "lsb": 8,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Programmable Clock Ready 0 Interrupt Mask"
                },
                {
                    "name": "rsvd0",
                    "lsb": 4,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "mckrdy",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Master Clock Ready Interrupt Mask"
                },
                {
                    "name": "lockb",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "PLLB Lock Interrupt Mask"
                },
                {
                    "name": "locka",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "PLLA Lock Interrupt Mask"
                },
                {
                    "name": "moscxts",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Main Crystal Oscillator Status Interrupt Mask"
                }
            ],
            "id": "pmc.pmc_imr",
            "name": "pmc_imr",
            "offset": "0x6c",
            "doc": "Interrupt Mask Register"
        },
        "pmc.pmc_pllicpr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 31,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "icplla",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Charge Pump Current"
                }
            ],
            "id": "pmc.pmc_pllicpr",
            "name": "pmc_pllicpr",
            "offset": "0x80",
            "doc": "PLL Charge Pump Current Register"
        },
        "pmc.pmc_wpmr": {
            "type": "reg",
            "fields": [
                {
                    "name": "wpkey",
                    "lsb": 8,
                    "nbits": 24,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Write Protect KEY"
                },
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 7,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "wpen",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Write Protect Enable"
                }
            ],
            "id": "pmc.pmc_wpmr",
            "name": "pmc_wpmr",
            "offset": "0xe4",
            "doc": "Write Protect Mode Register"
        },
        "pmc.pmc_wpsr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "wpvsrc",
                    "lsb": 8,
                    "nbits": 16,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Write Protect Violation Source"
                },
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 7,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "wpvs",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Write Protect Violation Status"
                }
            ],
            "id": "pmc.pmc_wpsr",
            "name": "pmc_wpsr",
            "offset": "0xe8",
            "doc": "Write Protect Status Register"
        },
        "pmc.pmc_pcr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd3",
                    "lsb": 29,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "en",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Enable"
                },
                {
                    "name": "rsvd2",
                    "lsb": 18,
                    "nbits": 10,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "div",
                    "lsb": 16,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Divisor value"
                },
                {
                    "name": "rsvd1",
                    "lsb": 13,
                    "nbits": 3,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "cmd",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Command"
                },
                {
                    "name": "rsvd0",
                    "lsb": 6,
                    "nbits": 6,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "pid",
                    "lsb": 0,
                    "nbits": 6,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Peripheral ID"
                }
            ],
            "id": "pmc.pmc_pcr",
            "name": "pmc_pcr",
            "offset": "0x10c",
            "doc": "Peripheral Control Register"
        },
        "rstc": {
            "type": "blk",
            "children": [
                "rstc.cr",
                "rstc.sr",
                "rstc.mr"
            ],
            "id": "rstc",
            "name": "rstc",
            "offset": "0xfffffe00",
            "doc": "Reset Controller"
        },
        "rstc.cr": {
            "type": "reg",
            "fields": [
                {
                    "name": "key",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Password"
                },
                {
                    "name": "rsvd1",
                    "lsb": 4,
                    "nbits": 20,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "extrst",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "External Reset"
                },
                {
                    "name": "perrst",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Peripheral Reset"
                },
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "procrst",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Processor Reset"
                }
            ],
            "id": "rstc.cr",
            "name": "cr",
            "offset": "0x0",
            "doc": "Control Register"
        },
        "rstc.sr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd2",
                    "lsb": 18,
                    "nbits": 14,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "srcmp",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Software Reset Command in Progress"
                },
                {
                    "name": "nrstl",
                    "lsb": 16,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "NRST Pin Level"
                },
                {
                    "name": "rsvd1",
                    "lsb": 11,
                    "nbits": 5,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rsttyp",
                    "lsb": 8,
                    "nbits": 3,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Reset Type"
                },
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 7,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ursts",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "1",
                    "doc": "User Reset Status"
                }
            ],
            "id": "rstc.sr",
            "name": "sr",
            "offset": "0x4",
            "doc": "Status Register"
        },
        "rstc.mr": {
            "type": "reg",
            "fields": [
                {
                    "name": "key",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Password"
                },
                {
                    "name": "rsvd0",
                    "lsb": 12,
                    "nbits": 12,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "erstl",
                    "lsb": 8,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "External Reset Length"
                },
                {
                    "name": "rsvd1",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                }
            ],
            "id": "rstc.mr",
            "name": "mr",
            "offset": "0x8",
            "doc": "Mode Register"
        },
        "shdwc": {
            "type": "blk",
            "children": [
                "shdwc.cr",
                "shdwc.mr",
                "shdwc.sr"
            ],
            "id": "shdwc",
            "name": "shdwc",
            "offset": "0xfffffe10",
            "doc": "Shutdown Controller"
        },
        "shdwc.cr": {
            "type": "reg",
            "fields": [
                {
                    "name": "key",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Password"
                },
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 23,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "shdw",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Shutdown Command"
                }
            ],
            "id": "shdwc.cr",
            "name": "cr",
            "offset": "0x0",
            "doc": "Shutdown Control Register"
        },
        "shdwc.mr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd2",
                    "lsb": 18,
                    "nbits": 14,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rtcwken",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Real-time Clock Wake-up Enable"
                },
                {
                    "name": "rsvd1",
                    "lsb": 8,
                    "nbits": 9,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "cptwk0",
                    "lsb": 4,
                    "nbits": 4,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Counter on Wake-up 0"
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "wkmode0",
                    "lsb": 0,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "3",
                    "doc": "Wake-up Mode 0"
                }
            ],
            "id": "shdwc.mr",
            "name": "mr",
            "offset": "0x4",
            "doc": "Shutdown Mode Register"
        },
        "shdwc.sr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 18,
                    "nbits": 14,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "rtcwk",
                    "lsb": 17,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Real-time Clock Wake-up"
                },
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "wakeup0",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Wake-up 0 Status"
                }
            ],
            "id": "shdwc.sr",
            "name": "sr",
            "offset": "0x8",
            "doc": "Shutdown Status Register"
        },
        "pit": {
            "type": "blk",
            "children": [
                "pit.mr",
                "pit.sr",
                "pit.pivr",
                "pit.piir"
            ],
            "id": "pit",
            "name": "pit",
            "offset": "0xfffffe30",
            "doc": "Periodic Interval Timer"
        },
        "pit.mr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 26,
                    "nbits": 6,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "pitien",
                    "lsb": 25,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Periodic Interval Timer Interrupt Enable"
                },
                {
                    "name": "piten",
                    "lsb": 24,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Period Interval Timer Enabled"
                },
                {
                    "name": "rsvd0",
                    "lsb": 20,
                    "nbits": 4,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "piv",
                    "lsb": 0,
                    "nbits": 20,
                    "access": "read-write",
                    "reset": "1048575",
                    "doc": "Periodic Interval Value"
                }
            ],
            "id": "pit.mr",
            "name": "mr",
            "offset": "0x0",
            "doc": "Mode Register"
        },
        "pit.sr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 31,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "pits",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Periodic Interval Timer Status"
                }
            ],
            "id": "pit.sr",
            "name": "sr",
            "offset": "0x4",
            "doc": "Status Register"
        },
        "pit.pivr": {
            "type": "reg",
            "fields": [
                {
                    "name": "picnt",
                    "lsb": 20,
                    "nbits": 12,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Periodic Interval Counter"
                },
                {
                    "name": "cpiv",
                    "lsb": 0,
                    "nbits": 20,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Current Periodic Interval Value"
                }
            ],
            "id": "pit.pivr",
            "name": "pivr",
            "offset": "0x8",
            "doc": "Periodic Interval Value Register"
        },
        "pit.piir": {
            "type": "reg",
            "fields": [
                {
                    "name": "picnt",
                    "lsb": 20,
                    "nbits": 12,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Periodic Interval Counter"
                },
                {
                    "name": "cpiv",
                    "lsb": 0,
                    "nbits": 20,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Current Periodic Interval Value"
                }
            ],
            "id": "pit.piir",
            "name": "piir",
            "offset": "0xc",
            "doc": "Periodic Interval Image Register"
        },
        "wdt": {
            "type": "blk",
            "children": [
                "wdt.cr",
                "wdt.mr",
                "wdt.sr"
            ],
            "id": "wdt",
            "name": "wdt",
            "offset": "0xfffffe40",
            "doc": "Watchdog Timer"
        },
        "wdt.cr": {
            "type": "reg",
            "fields": [
                {
                    "name": "key",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Password"
                },
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 23,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "wdrstt",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Watchdog Restart"
                }
            ],
            "id": "wdt.cr",
            "name": "cr",
            "offset": "0x0",
            "doc": "Control Register"
        },
        "wdt.mr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "wdidlehlt",
                    "lsb": 29,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Watchdog Idle Halt"
                },
                {
                    "name": "wddbghlt",
                    "lsb": 28,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Watchdog Debug Halt"
                },
                {
                    "name": "wdd",
                    "lsb": 16,
                    "nbits": 12,
                    "access": "read-write",
                    "reset": "4095",
                    "doc": "Watchdog Delta Value"
                },
                {
                    "name": "wddis",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Watchdog Disable"
                },
                {
                    "name": "wdrproc",
                    "lsb": 14,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Watchdog Reset Processor"
                },
                {
                    "name": "wdrsten",
                    "lsb": 13,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Watchdog Reset Enable"
                },
                {
                    "name": "wdfien",
                    "lsb": 12,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Watchdog Fault Interrupt Enable"
                },
                {
                    "name": "wdv",
                    "lsb": 0,
                    "nbits": 12,
                    "access": "read-write",
                    "reset": "4095",
                    "doc": "Watchdog Counter Value"
                }
            ],
            "id": "wdt.mr",
            "name": "mr",
            "offset": "0x4",
            "doc": "Mode Register"
        },
        "wdt.sr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 30,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "wderr",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Watchdog Error"
                },
                {
                    "name": "wdunf",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Watchdog Underflow"
                }
            ],
            "id": "wdt.sr",
            "name": "sr",
            "offset": "0x8",
            "doc": "Status Register"
        },
        "sckc": {
            "type": "blk",
            "children": [
                "sckc.cr"
            ],
            "id": "sckc",
            "name": "sckc",
            "offset": "0xfffffe50",
            "doc": "Slow Clock Controller"
        },
        "sckc.cr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 4,
                    "nbits": 28,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "oscsel",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Slow Clock Selector"
                },
                {
                    "name": "osc32byp",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "32,768Hz Oscillator Bypass"
                },
                {
                    "name": "osc32en",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "32,768 Hz Oscillator"
                },
                {
                    "name": "rcen",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Internal 32 kHz RC Oscillator"
                }
            ],
            "id": "sckc.cr",
            "name": "cr",
            "offset": "0x0",
            "doc": "Slow Clock Configuration Register"
        },
        "bsc": {
            "type": "blk",
            "children": [
                "bsc.cr"
            ],
            "id": "bsc",
            "name": "bsc",
            "offset": "0xfffffe54",
            "doc": "Boot Sequence Controller"
        },
        "bsc.cr": {
            "type": "reg",
            "fields": [
                {
                    "name": "bootkey",
                    "lsb": 16,
                    "nbits": 16,
                    "access": "read-write",
                    "reset": "0",
                    "doc": ""
                },
                {
                    "name": "rsvd0",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "boot",
                    "lsb": 0,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Boot media sequence"
                }
            ],
            "id": "bsc.cr",
            "name": "cr",
            "offset": "0x0",
            "doc": "Boot Sequence Configuration Register"
        },
        "gpbr": {
            "type": "blk",
            "children": [
                "gpbr.gpbr0",
                "gpbr.gpbr1",
                "gpbr.gpbr2",
                "gpbr.gpbr3"
            ],
            "id": "gpbr",
            "name": "gpbr",
            "offset": "0xfffffe60",
            "doc": "General Purpose Backup Register"
        },
        "gpbr.gpbr0": {
            "type": "reg",
            "fields": [
                {
                    "name": "gpbr_value",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Value of GPBR x"
                }
            ],
            "id": "gpbr.gpbr0",
            "name": "gpbr0",
            "offset": "0x0",
            "doc": "General Purpose Backup Register"
        },
        "gpbr.gpbr1": {
            "type": "reg",
            "fields": [
                {
                    "name": "gpbr_value",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Value of GPBR x"
                }
            ],
            "id": "gpbr.gpbr1",
            "name": "gpbr1",
            "offset": "0x4",
            "doc": "General Purpose Backup Register"
        },
        "gpbr.gpbr2": {
            "type": "reg",
            "fields": [
                {
                    "name": "gpbr_value",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Value of GPBR x"
                }
            ],
            "id": "gpbr.gpbr2",
            "name": "gpbr2",
            "offset": "0x8",
            "doc": "General Purpose Backup Register"
        },
        "gpbr.gpbr3": {
            "type": "reg",
            "fields": [
                {
                    "name": "gpbr_value",
                    "lsb": 0,
                    "nbits": 32,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Value of GPBR x"
                }
            ],
            "id": "gpbr.gpbr3",
            "name": "gpbr3",
            "offset": "0xc",
            "doc": "General Purpose Backup Register"
        },
        "rtc": {
            "type": "blk",
            "children": [
                "rtc.cr",
                "rtc.mr",
                "rtc.timr",
                "rtc.calr",
                "rtc.timalr",
                "rtc.calalr",
                "rtc.sr",
                "rtc.sccr",
                "rtc.ier",
                "rtc.idr",
                "rtc.imr",
                "rtc.ver"
            ],
            "id": "rtc",
            "name": "rtc",
            "offset": "0xfffffeb0",
            "doc": "Real-time Clock"
        },
        "rtc.cr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd2",
                    "lsb": 18,
                    "nbits": 14,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "calevsel",
                    "lsb": 16,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Calendar Event Selection"
                },
                {
                    "name": "rsvd1",
                    "lsb": 10,
                    "nbits": 6,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "timevsel",
                    "lsb": 8,
                    "nbits": 2,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Time Event Selection"
                },
                {
                    "name": "rsvd0",
                    "lsb": 2,
                    "nbits": 6,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "updcal",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Update Request Calendar Register"
                },
                {
                    "name": "updtim",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Update Request Time Register"
                }
            ],
            "id": "rtc.cr",
            "name": "cr",
            "offset": "0x0",
            "doc": "Control Register"
        },
        "rtc.mr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 1,
                    "nbits": 31,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "hrmod",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "12-/24-hour Mode"
                }
            ],
            "id": "rtc.mr",
            "name": "mr",
            "offset": "0x4",
            "doc": "Mode Register"
        },
        "rtc.timr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd2",
                    "lsb": 23,
                    "nbits": 9,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "ampm",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Ante Meridiem Post Meridiem Indicator"
                },
                {
                    "name": "hour",
                    "lsb": 16,
                    "nbits": 6,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Current Hour"
                },
                {
                    "name": "rsvd1",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "min",
                    "lsb": 8,
                    "nbits": 7,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Current Minute"
                },
                {
                    "name": "rsvd0",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "sec",
                    "lsb": 0,
                    "nbits": 7,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Current Second"
                }
            ],
            "id": "rtc.timr",
            "name": "timr",
            "offset": "0x8",
            "doc": "Time Register"
        },
        "rtc.calr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd1",
                    "lsb": 30,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "date",
                    "lsb": 24,
                    "nbits": 6,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Current Day in Current Month"
                },
                {
                    "name": "day",
                    "lsb": 21,
                    "nbits": 3,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Current Day in Current Week"
                },
                {
                    "name": "month",
                    "lsb": 16,
                    "nbits": 5,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Current Month"
                },
                {
                    "name": "year",
                    "lsb": 8,
                    "nbits": 8,
                    "access": "read-write",
                    "reset": "7",
                    "doc": "Current Year"
                },
                {
                    "name": "rsvd0",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "cent",
                    "lsb": 0,
                    "nbits": 7,
                    "access": "read-write",
                    "reset": "32",
                    "doc": "Current Century"
                }
            ],
            "id": "rtc.calr",
            "name": "calr",
            "offset": "0xc",
            "doc": "Calendar Register"
        },
        "rtc.timalr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 24,
                    "nbits": 8,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "houren",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Hour Alarm Enable"
                },
                {
                    "name": "ampm",
                    "lsb": 22,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "AM/PM Indicator"
                },
                {
                    "name": "hour",
                    "lsb": 16,
                    "nbits": 6,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Hour Alarm"
                },
                {
                    "name": "minen",
                    "lsb": 15,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Minute Alarm Enable"
                },
                {
                    "name": "min",
                    "lsb": 8,
                    "nbits": 7,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Minute Alarm"
                },
                {
                    "name": "secen",
                    "lsb": 7,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Second Alarm Enable"
                },
                {
                    "name": "sec",
                    "lsb": 0,
                    "nbits": 7,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Second Alarm"
                }
            ],
            "id": "rtc.timalr",
            "name": "timalr",
            "offset": "0x10",
            "doc": "Time Alarm Register"
        },
        "rtc.calalr": {
            "type": "reg",
            "fields": [
                {
                    "name": "dateen",
                    "lsb": 31,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Date Alarm Enable"
                },
                {
                    "name": "rsvd1",
                    "lsb": 30,
                    "nbits": 1,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "date",
                    "lsb": 24,
                    "nbits": 6,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Date Alarm"
                },
                {
                    "name": "mthen",
                    "lsb": 23,
                    "nbits": 1,
                    "access": "read-write",
                    "reset": "0",
                    "doc": "Month Alarm Enable"
                },
                {
                    "name": "rsvd0",
                    "lsb": 21,
                    "nbits": 2,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "month",
                    "lsb": 16,
                    "nbits": 5,
                    "access": "read-write",
                    "reset": "1",
                    "doc": "Month Alarm"
                },
                {
                    "name": "rsvd2",
                    "lsb": 0,
                    "nbits": 16,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                }
            ],
            "id": "rtc.calalr",
            "name": "calalr",
            "offset": "0x14",
            "doc": "Calendar Alarm Register"
        },
        "rtc.sr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 5,
                    "nbits": 27,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "calev",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Calendar Event"
                },
                {
                    "name": "timev",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Time Event"
                },
                {
                    "name": "sec",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Second Event"
                },
                {
                    "name": "alarm",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Alarm Flag"
                },
                {
                    "name": "ackupd",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Acknowledge for Update"
                }
            ],
            "id": "rtc.sr",
            "name": "sr",
            "offset": "0x18",
            "doc": "Status Register"
        },
        "rtc.sccr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 5,
                    "nbits": 27,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "calclr",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Calendar Clear"
                },
                {
                    "name": "timclr",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Time Clear"
                },
                {
                    "name": "secclr",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Second Clear"
                },
                {
                    "name": "alrclr",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Alarm Clear"
                },
                {
                    "name": "ackclr",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Acknowledge Clear"
                }
            ],
            "id": "rtc.sccr",
            "name": "sccr",
            "offset": "0x1c",
            "doc": "Status Clear Command Register"
        },
        "rtc.ier": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 5,
                    "nbits": 27,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "calen",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Calendar Event Interrupt Enable"
                },
                {
                    "name": "timen",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Time Event Interrupt Enable"
                },
                {
                    "name": "secen",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Second Event Interrupt Enable"
                },
                {
                    "name": "alren",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Alarm Interrupt Enable"
                },
                {
                    "name": "acken",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Acknowledge Update Interrupt Enable"
                }
            ],
            "id": "rtc.ier",
            "name": "ier",
            "offset": "0x20",
            "doc": "Interrupt Enable Register"
        },
        "rtc.idr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 5,
                    "nbits": 27,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "caldis",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Calendar Event Interrupt Disable"
                },
                {
                    "name": "timdis",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Time Event Interrupt Disable"
                },
                {
                    "name": "secdis",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Second Event Interrupt Disable"
                },
                {
                    "name": "alrdis",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Alarm Interrupt Disable"
                },
                {
                    "name": "ackdis",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "write-only",
                    "reset": "0",
                    "doc": "Acknowledge Update Interrupt Disable"
                }
            ],
            "id": "rtc.idr",
            "name": "idr",
            "offset": "0x24",
            "doc": "Interrupt Disable Register"
        },
        "rtc.imr": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 5,
                    "nbits": 27,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "cal",
                    "lsb": 4,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Calendar Event Interrupt Mask"
                },
                {
                    "name": "tim",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Time Event Interrupt Mask"
                },
                {
                    "name": "sec",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Second Event Interrupt Mask"
                },
                {
                    "name": "alr",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Alarm Interrupt Mask"
                },
                {
                    "name": "ack",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Acknowledge Update Interrupt Mask"
                }
            ],
            "id": "rtc.imr",
            "name": "imr",
            "offset": "0x28",
            "doc": "Interrupt Mask Register"
        },
        "rtc.ver": {
            "type": "reg",
            "fields": [
                {
                    "name": "rsvd0",
                    "lsb": 4,
                    "nbits": 28,
                    "access": "rsvd",
                    "reset": "0",
                    "doc": "Reserved"
                },
                {
                    "name": "nvcalalr",
                    "lsb": 3,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Non-valid Calendar Alarm"
                },
                {
                    "name": "nvtimalr",
                    "lsb": 2,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Non-valid Time Alarm"
                },
                {
                    "name": "nvcal",
                    "lsb": 1,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Non-valid Calendar"
                },
                {
                    "name": "nvtim",
                    "lsb": 0,
                    "nbits": 1,
                    "access": "read-only",
                    "reset": "0",
                    "doc": "Non-valid Time"
                }
            ],
            "id": "rtc.ver",
            "name": "ver",
            "offset": "0x2c",
            "doc": "Valid Entry Register"
        }
    }
}