{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.09506,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.09824,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.00493828,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.0147269,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.00436991,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.0147269,
	"finish__design__instance__count__class:buffer": 49,
	"finish__design__instance__area__class:buffer": 80.864,
	"finish__design__instance__count__class:clock_buffer": 17,
	"finish__design__instance__area__class:clock_buffer": 22.61,
	"finish__design__instance__count__class:timing_repair_buffer": 19,
	"finish__design__instance__area__class:timing_repair_buffer": 15.162,
	"finish__design__instance__count__class:inverter": 13,
	"finish__design__instance__area__class:inverter": 8.512,
	"finish__design__instance__count__class:clock_inverter": 15,
	"finish__design__instance__area__class:clock_inverter": 20.482,
	"finish__design__instance__count__class:sequential_cell": 149,
	"finish__design__instance__area__class:sequential_cell": 676.97,
	"finish__design__instance__count__class:multi_input_combinational_cell": 363,
	"finish__design__instance__area__class:multi_input_combinational_cell": 669.522,
	"finish__design__instance__count": 625,
	"finish__design__instance__area": 1494.12,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 0.357907,
	"finish__clock__skew__setup": 0.0059653,
	"finish__clock__skew__hold": 0.0059653,
	"finish__timing__drv__max_slew_limit": 0.535007,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.895199,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.0025947,
	"finish__power__switching__total": 0.00103633,
	"finish__power__leakage__total": 2.92812e-05,
	"finish__power__total": 0.00366031,
	"finish__design__io": 29,
	"finish__design__die__area": 3035.46,
	"finish__design__core__area": 2736.08,
	"finish__design__instance__count": 699,
	"finish__design__instance__area": 1513.81,
	"finish__design__instance__count__stdcell": 699,
	"finish__design__instance__area__stdcell": 1513.81,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.553276,
	"finish__design__instance__utilization__stdcell": 0.553276,
	"finish__design__rows": 37,
	"finish__design__rows:FreePDK45_38x28_10R_NP_162NW_34O": 37,
	"finish__design__sites": 10286,
	"finish__design__sites:FreePDK45_38x28_10R_NP_162NW_34O": 10286,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}