<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>MVBAR</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><hr /><h1 class="register-section">MVBAR, Monitor Vector Base Address Register</h1><p>The MVBAR characteristics are:</p><h2>Purpose</h2>
          <p>When EL3 is implemented and can use AArch32, holds the vector base address for any exception that is taken to Monitor mode.</p>
        
          <p>Secure software must program the MVBAR with the required initial value as part of the PE boot sequence.</p>
        <p>This 
        register
       is part of:</p><ul><li>The Exception and fault handling registers functional group.</li><li>The Security registers functional group.</li></ul><h2>Usage constraints</h2><p>If EL3 is implemented and is using AArch32, this register is accessible as follows:</p><table class="register_access"><tr><th>EL0 (NS)</th><th>EL0 (S)</th><th>EL1 (NS)</th><th>EL2 (NS)</th><th>EL3 (SCR.NS=1)</th><th>EL3 (SCR.NS=0)</th></tr><tr><td>-</td><td>-</td><td>-</td><td>-</td><td>RW</td><td>RW</td></tr></table><p>If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:</p><table class="register_access"><tr><th>EL0</th><th>EL1 (NS)</th><th>EL1 (S)</th><th>EL2 (NS)</th></tr><tr><td>-</td><td>-</td><td>Trap</td><td>-</td></tr></table>
          <p>If EL3 is implemented and is using AArch64, any read or write to MVBAR from Secure EL1 using AArch32 is trapped as an exception to EL3.</p>
        <h2>Traps and Enables</h2><p>For a description of the prioritization of any generated exceptions, see section G1.11.2 (Exception priority order) in the <i>ARM<sup>®</sup> Architecture Reference Manual, ARMv8, for ARMv8-A architecture profile</i> for exceptions taken to AArch32 state, and section D1.13.2 (Synchronous exception prioritization) for exceptions taken to AArch64 state. Subject to the prioritization rules:</p>
          <p>If <a href="AArch32-hstr.html">HSTR</a>.T12==1, Non-secure accesses to this register from EL1 are trapped to Hyp mode.</p>
        
          <p>If <a href="AArch64-hstr_el2.html">HSTR_EL2</a>.T12==1, Non-secure accesses to this register from EL1 are trapped to EL2.</p>
        <h2>Configuration</h2>
        <p>This register is only accessible in Secure state.</p>
      
          <p>It is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> whether MVBAR[0] has a fixed value and ignored writes, or takes the last value written to it.</p>
        
          <p>Write access to MVBAR is disabled when the CP15SDISABLE signal is asserted HIGH.</p>
        
          <p>On a reset into EL3 using AArch32, the reset value of MVBAR is an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> choice between:</p>
          <ul>
            <li>
              MVBAR[31:5] = an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> value, which might be <span class="arm-defined-word">UNKNOWN</span>.
            </li>
            <li>
              MVBAR[4:1] = <span class="arm-defined-word">RES0</span>.
            </li>
            <li>
              MVBAR[0] = 0.
            </li>
          </ul>
          <p>And:</p>
          <ul>
            <li>
              MVBAR[31:1] = an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> value that is bits[31:1] of the AArch32 reset address.
            </li>
            <li>
              MVBAR[0] = 1.
            </li>
          </ul>
        <h2>Attributes</h2>
          <p>MVBAR is a 32-bit register.</p>
        <h2>Field descriptions</h2><p>The MVBAR bit assignments are:</p><h3>When programmed with a vector base address:</h3><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="27"><a href="#programmedwithavectorbaseaddress_">Vector Base Address</a></td><td class="lr" colspan="5"><a href="#programmedwithavectorbaseaddress_Reserved">Reserved</a></td></tr></tbody></table><h4 id="programmedwithavectorbaseaddress_VectorBaseAddress">
                Bits [31:5]
              </h4>
              <p>Vector Base Address. Bits[31:5] of the base address of the exception vectors for exceptions taken to this Exception level. Bits[4:0] of an exception vector are the exception offset.</p>
            <h4 id="programmedwithavectorbaseaddress_Reserved">Reserved, bits [4:0]
                  </h4>
              <p>Reserved, see Configurations.</p>
            <h2>Accessing the MVBAR</h2><p>To access the MVBAR:</p><p class="asm-code">MRC p15,0,&lt;Rt&gt;,c12,c0,1 ; Read MVBAR into Rt</p><p class="asm-code">MCR p15,0,&lt;Rt&gt;,c12,c0,1 ; Write Rt to MVBAR</p><p>Register access is encoded as follows:</p><table class="info"><tr><th>coproc</th><th>opc1</th><th>CRn</th><th>CRm</th><th>opc2</th></tr><tr><td>1111</td><td>000</td><td>1100</td><td>0000</td><td>001</td></tr></table><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><p class="versions">24/03/2017 15:40</p><p class="copyconf">Copyright © 2010-2017 ARM Limited or its affiliates. All rights reserved. This document is Confidential.</p></body>
</html>
