// Seed: 1382996549
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  tri id_3, id_4;
  id_5(
      .id_0(id_3), .id_1(1), .id_2(id_3 && 1'b0)
  );
  supply0 id_6 = 1'b0;
endmodule
module module_1 (
    output wor id_0,
    input uwire id_1,
    output wor id_2,
    input tri1 id_3
    , id_7,
    input tri1 id_4,
    output supply1 id_5
);
  generate
    integer id_8;
    assign id_0 = 1;
    assign id_2 = 1;
  endgenerate
  module_0(
      id_8, id_7
  );
endmodule
