
ubuntu-preinstalled/boltctl:     file format elf32-littlearm


Disassembly of section .init:

000037e8 <.init>:
    37e8:	push	{r3, lr}
    37ec:	bl	46ec <g_param_spec_ref@plt+0x24c>
    37f0:	pop	{r3, pc}

Disassembly of section .plt:

000037f4 <g_utf8_validate@plt-0x14>:
    37f4:	push	{lr}		; (str lr, [sp, #-4]!)
    37f8:	ldr	lr, [pc, #4]	; 3804 <g_utf8_validate@plt-0x4>
    37fc:	add	lr, pc, lr
    3800:	ldr	pc, [lr, #8]!
    3804:	andeq	r3, r2, ip, lsl #7

00003808 <g_utf8_validate@plt>:
    3808:	add	ip, pc, #0, 12
    380c:	add	ip, ip, #143360	; 0x23000
    3810:	ldr	pc, [ip, #908]!	; 0x38c

00003814 <g_checksum_update@plt>:
    3814:	add	ip, pc, #0, 12
    3818:	add	ip, ip, #143360	; 0x23000
    381c:	ldr	pc, [ip, #900]!	; 0x384

00003820 <g_free@plt>:
    3820:			; <UNDEFINED> instruction: 0xe7fd4778
    3824:	add	ip, pc, #0, 12
    3828:	add	ip, ip, #143360	; 0x23000
    382c:	ldr	pc, [ip, #888]!	; 0x378

00003830 <g_dbus_error_is_remote_error@plt>:
    3830:	add	ip, pc, #0, 12
    3834:	add	ip, ip, #143360	; 0x23000
    3838:	ldr	pc, [ip, #880]!	; 0x370

0000383c <g_flags_get_first_value@plt>:
    383c:	add	ip, pc, #0, 12
    3840:	add	ip, ip, #143360	; 0x23000
    3844:	ldr	pc, [ip, #872]!	; 0x368

00003848 <g_checksum_get_string@plt>:
    3848:	add	ip, pc, #0, 12
    384c:	add	ip, ip, #143360	; 0x23000
    3850:	ldr	pc, [ip, #864]!	; 0x360

00003854 <g_async_result_get_type@plt>:
    3854:	add	ip, pc, #0, 12
    3858:	add	ip, ip, #143360	; 0x23000
    385c:	ldr	pc, [ip, #856]!	; 0x358

00003860 <g_value_unset@plt>:
    3860:	add	ip, pc, #0, 12
    3864:	add	ip, ip, #143360	; 0x23000
    3868:	ldr	pc, [ip, #848]!	; 0x350

0000386c <g_dbus_interface_info_unref@plt>:
    386c:	add	ip, pc, #0, 12
    3870:	add	ip, ip, #143360	; 0x23000
    3874:	ldr	pc, [ip, #840]!	; 0x348

00003878 <g_param_spec_string@plt>:
    3878:	add	ip, pc, #0, 12
    387c:	add	ip, ip, #143360	; 0x23000
    3880:	ldr	pc, [ip, #832]!	; 0x340

00003884 <g_bytes_get_data@plt>:
    3884:	add	ip, pc, #0, 12
    3888:	add	ip, ip, #143360	; 0x23000
    388c:	ldr	pc, [ip, #824]!	; 0x338

00003890 <abort@plt>:
    3890:	add	ip, pc, #0, 12
    3894:	add	ip, ip, #143360	; 0x23000
    3898:	ldr	pc, [ip, #816]!	; 0x330

0000389c <g_checksum_new@plt>:
    389c:	add	ip, pc, #0, 12
    38a0:	add	ip, ip, #143360	; 0x23000
    38a4:	ldr	pc, [ip, #808]!	; 0x328

000038a8 <g_queue_push_tail@plt>:
    38a8:	add	ip, pc, #0, 12
    38ac:	add	ip, ip, #143360	; 0x23000
    38b0:	ldr	pc, [ip, #800]!	; 0x320

000038b4 <g_intern_static_string@plt>:
    38b4:	add	ip, pc, #0, 12
    38b8:	add	ip, ip, #143360	; 0x23000
    38bc:	ldr	pc, [ip, #792]!	; 0x318

000038c0 <g_param_spec_unref@plt>:
    38c0:	add	ip, pc, #0, 12
    38c4:	add	ip, ip, #143360	; 0x23000
    38c8:	ldr	pc, [ip, #784]!	; 0x310

000038cc <g_dbus_proxy_get_type@plt>:
    38cc:	add	ip, pc, #0, 12
    38d0:	add	ip, ip, #143360	; 0x23000
    38d4:	ldr	pc, [ip, #776]!	; 0x308

000038d8 <g_bus_get_finish@plt>:
    38d8:	add	ip, pc, #0, 12
    38dc:	add	ip, ip, #143360	; 0x23000
    38e0:	ldr	pc, [ip, #768]!	; 0x300

000038e4 <g_value_dup_string@plt>:
    38e4:	add	ip, pc, #0, 12
    38e8:	add	ip, ip, #143360	; 0x23000
    38ec:	ldr	pc, [ip, #760]!	; 0x2f8

000038f0 <g_variant_ref_sink@plt>:
    38f0:	add	ip, pc, #0, 12
    38f4:	add	ip, ip, #143360	; 0x23000
    38f8:	ldr	pc, [ip, #752]!	; 0x2f0

000038fc <g_type_parent@plt>:
    38fc:	add	ip, pc, #0, 12
    3900:	add	ip, ip, #143360	; 0x23000
    3904:	ldr	pc, [ip, #744]!	; 0x2e8

00003908 <g_flags_register_static@plt>:
    3908:	add	ip, pc, #0, 12
    390c:	add	ip, ip, #143360	; 0x23000
    3910:	ldr	pc, [ip, #736]!	; 0x2e0

00003914 <__libc_start_main@plt>:
    3914:	add	ip, pc, #0, 12
    3918:	add	ip, ip, #143360	; 0x23000
    391c:	ldr	pc, [ip, #728]!	; 0x2d8

00003920 <g_async_initable_get_type@plt>:
    3920:	add	ip, pc, #0, 12
    3924:	add	ip, ip, #143360	; 0x23000
    3928:	ldr	pc, [ip, #720]!	; 0x2d0

0000392c <g_ascii_strtoll@plt>:
    392c:	add	ip, pc, #0, 12
    3930:	add	ip, ip, #143360	; 0x23000
    3934:	ldr	pc, [ip, #712]!	; 0x2c8

00003938 <g_dbus_error_strip_remote_error@plt>:
    3938:	add	ip, pc, #0, 12
    393c:	add	ip, ip, #143360	; 0x23000
    3940:	ldr	pc, [ip, #704]!	; 0x2c0

00003944 <g_type_check_class_is_a@plt>:
    3944:	add	ip, pc, #0, 12
    3948:	add	ip, ip, #143360	; 0x23000
    394c:	ldr	pc, [ip, #696]!	; 0x2b8

00003950 <g_value_get_string@plt>:
    3950:	add	ip, pc, #0, 12
    3954:	add	ip, ip, #143360	; 0x23000
    3958:	ldr	pc, [ip, #688]!	; 0x2b0

0000395c <g_main_loop_quit@plt>:
    395c:			; <UNDEFINED> instruction: 0xe7fd4778
    3960:	add	ip, pc, #0, 12
    3964:	add	ip, ip, #143360	; 0x23000
    3968:	ldr	pc, [ip, #676]!	; 0x2a4

0000396c <g_task_get_task_data@plt>:
    396c:	add	ip, pc, #0, 12
    3970:	add	ip, ip, #143360	; 0x23000
    3974:	ldr	pc, [ip, #668]!	; 0x29c

00003978 <g_ptr_array_new_with_free_func@plt>:
    3978:	add	ip, pc, #0, 12
    397c:	add	ip, ip, #143360	; 0x23000
    3980:	ldr	pc, [ip, #660]!	; 0x294

00003984 <g_error_new_valist@plt>:
    3984:	add	ip, pc, #0, 12
    3988:	add	ip, ip, #143360	; 0x23000
    398c:	ldr	pc, [ip, #652]!	; 0x28c

00003990 <g_print@plt>:
    3990:			; <UNDEFINED> instruction: 0xe7fd4778
    3994:	add	ip, pc, #0, 12
    3998:	add	ip, ip, #143360	; 0x23000
    399c:	ldr	pc, [ip, #640]!	; 0x280

000039a0 <g_dbus_error_register_error_domain@plt>:
    39a0:	add	ip, pc, #0, 12
    39a4:	add	ip, ip, #143360	; 0x23000
    39a8:	ldr	pc, [ip, #632]!	; 0x278

000039ac <g_option_context_free@plt>:
    39ac:	add	ip, pc, #0, 12
    39b0:	add	ip, ip, #143360	; 0x23000
    39b4:	ldr	pc, [ip, #624]!	; 0x270

000039b8 <g_async_initable_new_finish@plt>:
    39b8:	add	ip, pc, #0, 12
    39bc:	add	ip, ip, #143360	; 0x23000
    39c0:	ldr	pc, [ip, #616]!	; 0x268

000039c4 <g_signal_emit@plt>:
    39c4:	add	ip, pc, #0, 12
    39c8:	add	ip, ip, #143360	; 0x23000
    39cc:	ldr	pc, [ip, #608]!	; 0x260

000039d0 <g_task_set_return_on_cancel@plt>:
    39d0:	add	ip, pc, #0, 12
    39d4:	add	ip, ip, #143360	; 0x23000
    39d8:	ldr	pc, [ip, #600]!	; 0x258

000039dc <__gmon_start__@plt>:
    39dc:	add	ip, pc, #0, 12
    39e0:	add	ip, ip, #143360	; 0x23000
    39e4:	ldr	pc, [ip, #592]!	; 0x250

000039e8 <g_object_unref@plt>:
    39e8:	add	ip, pc, #0, 12
    39ec:	add	ip, ip, #143360	; 0x23000
    39f0:	ldr	pc, [ip, #584]!	; 0x248

000039f4 <g_param_spec_enum@plt>:
    39f4:	add	ip, pc, #0, 12
    39f8:	add	ip, ip, #143360	; 0x23000
    39fc:	ldr	pc, [ip, #576]!	; 0x240

00003a00 <g_strcmp0@plt>:
    3a00:			; <UNDEFINED> instruction: 0xe7fd4778
    3a04:	add	ip, pc, #0, 12
    3a08:	add	ip, ip, #143360	; 0x23000
    3a0c:	ldr	pc, [ip, #564]!	; 0x234

00003a10 <g_strdup@plt>:
    3a10:			; <UNDEFINED> instruction: 0xe7fd4778
    3a14:	add	ip, pc, #0, 12
    3a18:	add	ip, ip, #143360	; 0x23000
    3a1c:	ldr	pc, [ip, #552]!	; 0x228

00003a20 <g_clear_error@plt>:
    3a20:	add	ip, pc, #0, 12
    3a24:	add	ip, ip, #143360	; 0x23000
    3a28:	ldr	pc, [ip, #544]!	; 0x220

00003a2c <g_value_set_boolean@plt>:
    3a2c:	add	ip, pc, #0, 12
    3a30:	add	ip, ip, #143360	; 0x23000
    3a34:	ldr	pc, [ip, #536]!	; 0x218

00003a38 <g_bus_get@plt>:
    3a38:			; <UNDEFINED> instruction: 0xe7fd4778
    3a3c:	add	ip, pc, #0, 12
    3a40:	add	ip, ip, #143360	; 0x23000
    3a44:	ldr	pc, [ip, #524]!	; 0x20c

00003a48 <g_dbus_node_info_new_for_xml@plt>:
    3a48:	add	ip, pc, #0, 12
    3a4c:	add	ip, ip, #143360	; 0x23000
    3a50:	ldr	pc, [ip, #516]!	; 0x204

00003a54 <g_value_get_enum@plt>:
    3a54:	add	ip, pc, #0, 12
    3a58:	add	ip, ip, #143360	; 0x23000
    3a5c:	ldr	pc, [ip, #508]!	; 0x1fc

00003a60 <g_object_get_property@plt>:
    3a60:	add	ip, pc, #0, 12
    3a64:	add	ip, ip, #143360	; 0x23000
    3a68:	ldr	pc, [ip, #500]!	; 0x1f4

00003a6c <g_resources_lookup_data@plt>:
    3a6c:	add	ip, pc, #0, 12
    3a70:	add	ip, ip, #143360	; 0x23000
    3a74:	ldr	pc, [ip, #492]!	; 0x1ec

00003a78 <__cxa_atexit@plt>:
    3a78:			; <UNDEFINED> instruction: 0xe7fd4778
    3a7c:	add	ip, pc, #0, 12
    3a80:	add	ip, ip, #143360	; 0x23000
    3a84:	ldr	pc, [ip, #480]!	; 0x1e0

00003a88 <g_hash_table_insert@plt>:
    3a88:	add	ip, pc, #0, 12
    3a8c:	add	ip, ip, #143360	; 0x23000
    3a90:	ldr	pc, [ip, #472]!	; 0x1d8

00003a94 <g_strconcat@plt>:
    3a94:	add	ip, pc, #0, 12
    3a98:	add	ip, ip, #143360	; 0x23000
    3a9c:	ldr	pc, [ip, #464]!	; 0x1d0

00003aa0 <g_variant_type_copy@plt>:
    3aa0:	add	ip, pc, #0, 12
    3aa4:	add	ip, ip, #143360	; 0x23000
    3aa8:	ldr	pc, [ip, #456]!	; 0x1c8

00003aac <g_printerr@plt>:
    3aac:	add	ip, pc, #0, 12
    3ab0:	add	ip, ip, #143360	; 0x23000
    3ab4:	ldr	pc, [ip, #448]!	; 0x1c0

00003ab8 <g_dbus_gvalue_to_gvariant@plt>:
    3ab8:			; <UNDEFINED> instruction: 0xe7fd4778
    3abc:	add	ip, pc, #0, 12
    3ac0:	add	ip, ip, #143360	; 0x23000
    3ac4:	ldr	pc, [ip, #436]!	; 0x1b4

00003ac8 <g_object_interface_find_property@plt>:
    3ac8:	add	ip, pc, #0, 12
    3acc:	add	ip, ip, #143360	; 0x23000
    3ad0:	ldr	pc, [ip, #428]!	; 0x1ac

00003ad4 <g_value_get_uint@plt>:
    3ad4:	add	ip, pc, #0, 12
    3ad8:	add	ip, ip, #143360	; 0x23000
    3adc:	ldr	pc, [ip, #420]!	; 0x1a4

00003ae0 <memset@plt>:
    3ae0:	add	ip, pc, #0, 12
    3ae4:	add	ip, ip, #143360	; 0x23000
    3ae8:	ldr	pc, [ip, #412]!	; 0x19c

00003aec <g_async_initable_new_async@plt>:
    3aec:	add	ip, pc, #0, 12
    3af0:	add	ip, ip, #143360	; 0x23000
    3af4:	ldr	pc, [ip, #404]!	; 0x194

00003af8 <g_param_spec_uint@plt>:
    3af8:	add	ip, pc, #0, 12
    3afc:	add	ip, ip, #143360	; 0x23000
    3b00:	ldr	pc, [ip, #396]!	; 0x18c

00003b04 <g_dbus_proxy_call_sync@plt>:
    3b04:	add	ip, pc, #0, 12
    3b08:	add	ip, ip, #143360	; 0x23000
    3b0c:	ldr	pc, [ip, #388]!	; 0x184

00003b10 <g_queue_free_full@plt>:
    3b10:			; <UNDEFINED> instruction: 0xe7fd4778
    3b14:	add	ip, pc, #0, 12
    3b18:	add	ip, ip, #143360	; 0x23000
    3b1c:	ldr	pc, [ip, #376]!	; 0x178

00003b20 <g_enum_register_static@plt>:
    3b20:	add	ip, pc, #0, 12
    3b24:	add	ip, ip, #143360	; 0x23000
    3b28:	ldr	pc, [ip, #368]!	; 0x170

00003b2c <g_task_return_boolean@plt>:
    3b2c:	add	ip, pc, #0, 12
    3b30:	add	ip, ip, #143360	; 0x23000
    3b34:	ldr	pc, [ip, #360]!	; 0x168

00003b38 <g_malloc@plt>:
    3b38:	add	ip, pc, #0, 12
    3b3c:	add	ip, ip, #143360	; 0x23000
    3b40:	ldr	pc, [ip, #352]!	; 0x160

00003b44 <g_param_spec_get_blurb@plt>:
    3b44:	add	ip, pc, #0, 12
    3b48:	add	ip, ip, #143360	; 0x23000
    3b4c:	ldr	pc, [ip, #344]!	; 0x158

00003b50 <g_dbus_proxy_get_object_path@plt>:
    3b50:			; <UNDEFINED> instruction: 0xe7fd4778
    3b54:	add	ip, pc, #0, 12
    3b58:	add	ip, ip, #143360	; 0x23000
    3b5c:	ldr	pc, [ip, #332]!	; 0x14c

00003b60 <g_option_context_add_main_entries@plt>:
    3b60:	add	ip, pc, #0, 12
    3b64:	add	ip, ip, #143360	; 0x23000
    3b68:	ldr	pc, [ip, #324]!	; 0x144

00003b6c <g_string_new@plt>:
    3b6c:	add	ip, pc, #0, 12
    3b70:	add	ip, ip, #143360	; 0x23000
    3b74:	ldr	pc, [ip, #316]!	; 0x13c

00003b78 <g_hash_table_remove@plt>:
    3b78:	add	ip, pc, #0, 12
    3b7c:	add	ip, ip, #143360	; 0x23000
    3b80:	ldr	pc, [ip, #308]!	; 0x134

00003b84 <g_object_notify@plt>:
    3b84:	add	ip, pc, #0, 12
    3b88:	add	ip, ip, #143360	; 0x23000
    3b8c:	ldr	pc, [ip, #300]!	; 0x12c

00003b90 <g_main_loop_new@plt>:
    3b90:	add	ip, pc, #0, 12
    3b94:	add	ip, ip, #143360	; 0x23000
    3b98:	ldr	pc, [ip, #292]!	; 0x124

00003b9c <g_task_propagate_boolean@plt>:
    3b9c:	add	ip, pc, #0, 12
    3ba0:	add	ip, ip, #143360	; 0x23000
    3ba4:	ldr	pc, [ip, #284]!	; 0x11c

00003ba8 <g_type_add_class_private@plt>:
    3ba8:	add	ip, pc, #0, 12
    3bac:	add	ip, ip, #143360	; 0x23000
    3bb0:	ldr	pc, [ip, #276]!	; 0x114

00003bb4 <g_variant_type_equal@plt>:
    3bb4:	add	ip, pc, #0, 12
    3bb8:	add	ip, ip, #143360	; 0x23000
    3bbc:	ldr	pc, [ip, #268]!	; 0x10c

00003bc0 <g_strv_length@plt>:
    3bc0:	add	ip, pc, #0, 12
    3bc4:	add	ip, ip, #143360	; 0x23000
    3bc8:	ldr	pc, [ip, #260]!	; 0x104

00003bcc <g_option_context_set_strict_posix@plt>:
    3bcc:	add	ip, pc, #0, 12
    3bd0:	add	ip, ip, #143360	; 0x23000
    3bd4:	ldr	pc, [ip, #252]!	; 0xfc

00003bd8 <g_value_get_boolean@plt>:
    3bd8:	add	ip, pc, #0, 12
    3bdc:	add	ip, ip, #143360	; 0x23000
    3be0:	ldr	pc, [ip, #244]!	; 0xf4

00003be4 <g_unix_fd_list_get_length@plt>:
    3be4:	add	ip, pc, #0, 12
    3be8:	add	ip, ip, #143360	; 0x23000
    3bec:	ldr	pc, [ip, #236]!	; 0xec

00003bf0 <g_ptr_array_add@plt>:
    3bf0:	add	ip, pc, #0, 12
    3bf4:	add	ip, ip, #143360	; 0x23000
    3bf8:	ldr	pc, [ip, #228]!	; 0xe4

00003bfc <g_malloc0_n@plt>:
    3bfc:	add	ip, pc, #0, 12
    3c00:	add	ip, ip, #143360	; 0x23000
    3c04:	ldr	pc, [ip, #220]!	; 0xdc

00003c08 <g_dbus_proxy_call_with_unix_fd_list_sync@plt>:
    3c08:	add	ip, pc, #0, 12
    3c0c:	add	ip, ip, #143360	; 0x23000
    3c10:	ldr	pc, [ip, #212]!	; 0xd4

00003c14 <g_variant_iter_next@plt>:
    3c14:	add	ip, pc, #0, 12
    3c18:	add	ip, ip, #143360	; 0x23000
    3c1c:	ldr	pc, [ip, #204]!	; 0xcc

00003c20 <g_variant_is_floating@plt>:
    3c20:	add	ip, pc, #0, 12
    3c24:	add	ip, ip, #143360	; 0x23000
    3c28:	ldr	pc, [ip, #196]!	; 0xc4

00003c2c <g_enum_get_value@plt>:
    3c2c:	add	ip, pc, #0, 12
    3c30:	add	ip, ip, #143360	; 0x23000
    3c34:	ldr	pc, [ip, #188]!	; 0xbc

00003c38 <g_value_set_uint64@plt>:
    3c38:	add	ip, pc, #0, 12
    3c3c:	add	ip, ip, #143360	; 0x23000
    3c40:	ldr	pc, [ip, #180]!	; 0xb4

00003c44 <g_object_ref@plt>:
    3c44:			; <UNDEFINED> instruction: 0xe7fd4778
    3c48:	add	ip, pc, #0, 12
    3c4c:	add	ip, ip, #143360	; 0x23000
    3c50:	ldr	pc, [ip, #168]!	; 0xa8

00003c54 <g_param_spec_override@plt>:
    3c54:	add	ip, pc, #0, 12
    3c58:	add	ip, ip, #143360	; 0x23000
    3c5c:	ldr	pc, [ip, #160]!	; 0xa0

00003c60 <g_type_check_instance_is_fundamentally_a@plt>:
    3c60:	add	ip, pc, #0, 12
    3c64:	add	ip, ip, #143360	; 0x23000
    3c68:	ldr	pc, [ip, #152]!	; 0x98

00003c6c <g_checksum_free@plt>:
    3c6c:	add	ip, pc, #0, 12
    3c70:	add	ip, ip, #143360	; 0x23000
    3c74:	ldr	pc, [ip, #144]!	; 0x90

00003c78 <g_variant_new_string@plt>:
    3c78:			; <UNDEFINED> instruction: 0xe7fd4778
    3c7c:	add	ip, pc, #0, 12
    3c80:	add	ip, ip, #143360	; 0x23000
    3c84:	ldr	pc, [ip, #132]!	; 0x84

00003c88 <g_strdup_printf@plt>:
    3c88:			; <UNDEFINED> instruction: 0xe7fd4778
    3c8c:	add	ip, pc, #0, 12
    3c90:	add	ip, ip, #143360	; 0x23000
    3c94:	ldr	pc, [ip, #120]!	; 0x78

00003c98 <g_signal_handlers_disconnect_matched@plt>:
    3c98:	add	ip, pc, #0, 12
    3c9c:	add	ip, ip, #143360	; 0x23000
    3ca0:	ldr	pc, [ip, #112]!	; 0x70

00003ca4 <g_value_set_string@plt>:
    3ca4:	add	ip, pc, #0, 12
    3ca8:	add	ip, ip, #143360	; 0x23000
    3cac:	ldr	pc, [ip, #104]!	; 0x68

00003cb0 <g_string_free@plt>:
    3cb0:			; <UNDEFINED> instruction: 0xe7fd4778
    3cb4:	add	ip, pc, #0, 12
    3cb8:	add	ip, ip, #143360	; 0x23000
    3cbc:	ldr	pc, [ip, #92]!	; 0x5c

00003cc0 <g_ptr_array_remove_fast@plt>:
    3cc0:			; <UNDEFINED> instruction: 0xe7fd4778
    3cc4:	add	ip, pc, #0, 12
    3cc8:	add	ip, ip, #143360	; 0x23000
    3ccc:	ldr	pc, [ip, #80]!	; 0x50

00003cd0 <g_value_copy@plt>:
    3cd0:	add	ip, pc, #0, 12
    3cd4:	add	ip, ip, #143360	; 0x23000
    3cd8:	ldr	pc, [ip, #72]!	; 0x48

00003cdc <g_variant_type_checked_@plt>:
    3cdc:	add	ip, pc, #0, 12
    3ce0:	add	ip, ip, #143360	; 0x23000
    3ce4:	ldr	pc, [ip, #64]!	; 0x40

00003ce8 <g_static_resource_get_resource@plt>:
    3ce8:			; <UNDEFINED> instruction: 0xe7fd4778
    3cec:	add	ip, pc, #0, 12
    3cf0:	add	ip, ip, #143360	; 0x23000
    3cf4:	ldr	pc, [ip, #52]!	; 0x34

00003cf8 <g_type_check_class_cast@plt>:
    3cf8:	add	ip, pc, #0, 12
    3cfc:	add	ip, ip, #143360	; 0x23000
    3d00:	ldr	pc, [ip, #44]!	; 0x2c

00003d04 <g_param_spec_get_nick@plt>:
    3d04:	add	ip, pc, #0, 12
    3d08:	add	ip, ip, #143360	; 0x23000
    3d0c:	ldr	pc, [ip, #36]!	; 0x24

00003d10 <g_ptr_array_free@plt>:
    3d10:			; <UNDEFINED> instruction: 0xe7fd4778
    3d14:	add	ip, pc, #0, 12
    3d18:	add	ip, ip, #143360	; 0x23000
    3d1c:	ldr	pc, [ip, #24]!

00003d20 <g_object_class_list_properties@plt>:
    3d20:	add	ip, pc, #0, 12
    3d24:	add	ip, ip, #143360	; 0x23000
    3d28:	ldr	pc, [ip, #16]!

00003d2c <g_option_context_set_summary@plt>:
    3d2c:	add	ip, pc, #0, 12
    3d30:	add	ip, ip, #143360	; 0x23000
    3d34:	ldr	pc, [ip, #8]!

00003d38 <g_type_fundamental@plt>:
    3d38:	add	ip, pc, #0, 12
    3d3c:	add	ip, ip, #143360	; 0x23000
    3d40:	ldr	pc, [ip, #0]!

00003d44 <g_hash_table_new_full@plt>:
    3d44:	add	ip, pc, #0, 12
    3d48:	add	ip, ip, #139264	; 0x22000
    3d4c:	ldr	pc, [ip, #4088]!	; 0xff8

00003d50 <g_dbus_proxy_call@plt>:
    3d50:	add	ip, pc, #0, 12
    3d54:	add	ip, ip, #139264	; 0x22000
    3d58:	ldr	pc, [ip, #4080]!	; 0xff0

00003d5c <isatty@plt>:
    3d5c:	add	ip, pc, #0, 12
    3d60:	add	ip, ip, #139264	; 0x22000
    3d64:	ldr	pc, [ip, #4072]!	; 0xfe8

00003d68 <g_dbus_interface_info_ref@plt>:
    3d68:	add	ip, pc, #0, 12
    3d6c:	add	ip, ip, #139264	; 0x22000
    3d70:	ldr	pc, [ip, #4064]!	; 0xfe0

00003d74 <g_task_is_valid@plt>:
    3d74:	add	ip, pc, #0, 12
    3d78:	add	ip, ip, #139264	; 0x22000
    3d7c:	ldr	pc, [ip, #4056]!	; 0xfd8

00003d80 <g_get_application_name@plt>:
    3d80:	add	ip, pc, #0, 12
    3d84:	add	ip, ip, #139264	; 0x22000
    3d88:	ldr	pc, [ip, #4048]!	; 0xfd0

00003d8c <g_flags_get_value_by_nick@plt>:
    3d8c:	add	ip, pc, #0, 12
    3d90:	add	ip, ip, #139264	; 0x22000
    3d94:	ldr	pc, [ip, #4040]!	; 0xfc8

00003d98 <g_param_spec_boolean@plt>:
    3d98:	add	ip, pc, #0, 12
    3d9c:	add	ip, ip, #139264	; 0x22000
    3da0:	ldr	pc, [ip, #4032]!	; 0xfc0

00003da4 <strlen@plt>:
    3da4:	add	ip, pc, #0, 12
    3da8:	add	ip, ip, #139264	; 0x22000
    3dac:	ldr	pc, [ip, #4024]!	; 0xfb8

00003db0 <g_propagate_error@plt>:
    3db0:	add	ip, pc, #0, 12
    3db4:	add	ip, ip, #139264	; 0x22000
    3db8:	ldr	pc, [ip, #4016]!	; 0xfb0

00003dbc <g_variant_iter_loop@plt>:
    3dbc:	add	ip, pc, #0, 12
    3dc0:	add	ip, ip, #139264	; 0x22000
    3dc4:	ldr	pc, [ip, #4008]!	; 0xfa8

00003dc8 <g_object_class_install_properties@plt>:
    3dc8:			; <UNDEFINED> instruction: 0xe7fd4778
    3dcc:	add	ip, pc, #0, 12
    3dd0:	add	ip, ip, #139264	; 0x22000
    3dd4:	ldr	pc, [ip, #3996]!	; 0xf9c

00003dd8 <g_variant_iter_free@plt>:
    3dd8:	add	ip, pc, #0, 12
    3ddc:	add	ip, ip, #139264	; 0x22000
    3de0:	ldr	pc, [ip, #3988]!	; 0xf94

00003de4 <g_type_class_peek@plt>:
    3de4:	add	ip, pc, #0, 12
    3de8:	add	ip, ip, #139264	; 0x22000
    3dec:	ldr	pc, [ip, #3980]!	; 0xf8c

00003df0 <g_task_report_error@plt>:
    3df0:	add	ip, pc, #0, 12
    3df4:	add	ip, ip, #139264	; 0x22000
    3df8:	ldr	pc, [ip, #3972]!	; 0xf84

00003dfc <g_option_context_parse@plt>:
    3dfc:	add	ip, pc, #0, 12
    3e00:	add	ip, ip, #139264	; 0x22000
    3e04:	ldr	pc, [ip, #3964]!	; 0xf7c

00003e08 <g_object_get@plt>:
    3e08:	add	ip, pc, #0, 12
    3e0c:	add	ip, ip, #139264	; 0x22000
    3e10:	ldr	pc, [ip, #3956]!	; 0xf74

00003e14 <g_strdup_vprintf@plt>:
    3e14:	add	ip, pc, #0, 12
    3e18:	add	ip, ip, #139264	; 0x22000
    3e1c:	ldr	pc, [ip, #3948]!	; 0xf6c

00003e20 <memcpy@plt>:
    3e20:	add	ip, pc, #0, 12
    3e24:	add	ip, ip, #139264	; 0x22000
    3e28:	ldr	pc, [ip, #3940]!	; 0xf64

00003e2c <setlocale@plt>:
    3e2c:	add	ip, pc, #0, 12
    3e30:	add	ip, ip, #139264	; 0x22000
    3e34:	ldr	pc, [ip, #3932]!	; 0xf5c

00003e38 <g_value_set_enum@plt>:
    3e38:	add	ip, pc, #0, 12
    3e3c:	add	ip, ip, #139264	; 0x22000
    3e40:	ldr	pc, [ip, #3924]!	; 0xf54

00003e44 <g_ascii_strtoull@plt>:
    3e44:	add	ip, pc, #0, 12
    3e48:	add	ip, ip, #139264	; 0x22000
    3e4c:	ldr	pc, [ip, #3916]!	; 0xf4c

00003e50 <g_return_if_fail_warning@plt>:
    3e50:			; <UNDEFINED> instruction: 0xe7fd4778
    3e54:	add	ip, pc, #0, 12
    3e58:	add	ip, ip, #139264	; 0x22000
    3e5c:	ldr	pc, [ip, #3904]!	; 0xf40

00003e60 <g_variant_get@plt>:
    3e60:	add	ip, pc, #0, 12
    3e64:	add	ip, ip, #139264	; 0x22000
    3e68:	ldr	pc, [ip, #3896]!	; 0xf38

00003e6c <g_async_result_get_source_object@plt>:
    3e6c:	add	ip, pc, #0, 12
    3e70:	add	ip, ip, #139264	; 0x22000
    3e74:	ldr	pc, [ip, #3888]!	; 0xf30

00003e78 <__explicit_bzero_chk@plt>:
    3e78:			; <UNDEFINED> instruction: 0xe7fd4778
    3e7c:	add	ip, pc, #0, 12
    3e80:	add	ip, ip, #139264	; 0x22000
    3e84:	ldr	pc, [ip, #3876]!	; 0xf24

00003e88 <g_type_register_static@plt>:
    3e88:	add	ip, pc, #0, 12
    3e8c:	add	ip, ip, #139264	; 0x22000
    3e90:	ldr	pc, [ip, #3868]!	; 0xf1c

00003e94 <g_value_dup_boxed@plt>:
    3e94:	add	ip, pc, #0, 12
    3e98:	add	ip, ip, #139264	; 0x22000
    3e9c:	ldr	pc, [ip, #3860]!	; 0xf14

00003ea0 <g_param_spec_get_default_value@plt>:
    3ea0:	add	ip, pc, #0, 12
    3ea4:	add	ip, ip, #139264	; 0x22000
    3ea8:	ldr	pc, [ip, #3852]!	; 0xf0c

00003eac <g_set_error@plt>:
    3eac:	add	ip, pc, #0, 12
    3eb0:	add	ip, ip, #139264	; 0x22000
    3eb4:	ldr	pc, [ip, #3844]!	; 0xf04

00003eb8 <g_variant_type_free@plt>:
    3eb8:	add	ip, pc, #0, 12
    3ebc:	add	ip, ip, #139264	; 0x22000
    3ec0:	ldr	pc, [ip, #3836]!	; 0xefc

00003ec4 <g_value_get_object@plt>:
    3ec4:	add	ip, pc, #0, 12
    3ec8:	add	ip, ip, #139264	; 0x22000
    3ecc:	ldr	pc, [ip, #3828]!	; 0xef4

00003ed0 <g_value_get_uint64@plt>:
    3ed0:	add	ip, pc, #0, 12
    3ed4:	add	ip, ip, #139264	; 0x22000
    3ed8:	ldr	pc, [ip, #3820]!	; 0xeec

00003edc <raise@plt>:
    3edc:	add	ip, pc, #0, 12
    3ee0:	add	ip, ip, #139264	; 0x22000
    3ee4:	ldr	pc, [ip, #3812]!	; 0xee4

00003ee8 <g_getenv@plt>:
    3ee8:	add	ip, pc, #0, 12
    3eec:	add	ip, ip, #139264	; 0x22000
    3ef0:	ldr	pc, [ip, #3804]!	; 0xedc

00003ef4 <g_type_name_from_class@plt>:
    3ef4:	add	ip, pc, #0, 12
    3ef8:	add	ip, ip, #139264	; 0x22000
    3efc:	ldr	pc, [ip, #3796]!	; 0xed4

00003f00 <g_error_matches@plt>:
    3f00:			; <UNDEFINED> instruction: 0xe7fd4778
    3f04:	add	ip, pc, #0, 12
    3f08:	add	ip, ip, #139264	; 0x22000
    3f0c:	ldr	pc, [ip, #3784]!	; 0xec8

00003f10 <g_slice_alloc@plt>:
    3f10:	add	ip, pc, #0, 12
    3f14:	add	ip, ip, #139264	; 0x22000
    3f18:	ldr	pc, [ip, #3776]!	; 0xec0

00003f1c <g_task_return_error@plt>:
    3f1c:	add	ip, pc, #0, 12
    3f20:	add	ip, ip, #139264	; 0x22000
    3f24:	ldr	pc, [ip, #3768]!	; 0xeb8

00003f28 <g_task_get_source_object@plt>:
    3f28:	add	ip, pc, #0, 12
    3f2c:	add	ip, ip, #139264	; 0x22000
    3f30:	ldr	pc, [ip, #3760]!	; 0xeb0

00003f34 <g_once_impl@plt>:
    3f34:			; <UNDEFINED> instruction: 0xe7fd4778
    3f38:	add	ip, pc, #0, 12
    3f3c:	add	ip, ip, #139264	; 0x22000
    3f40:	ldr	pc, [ip, #3748]!	; 0xea4

00003f44 <g_signal_new@plt>:
    3f44:	add	ip, pc, #0, 12
    3f48:	add	ip, ip, #139264	; 0x22000
    3f4c:	ldr	pc, [ip, #3740]!	; 0xe9c

00003f50 <g_ptr_array_new_full@plt>:
    3f50:	add	ip, pc, #0, 12
    3f54:	add	ip, ip, #139264	; 0x22000
    3f58:	ldr	pc, [ip, #3732]!	; 0xe94

00003f5c <g_type_default_interface_peek@plt>:
    3f5c:	add	ip, pc, #0, 12
    3f60:	add	ip, ip, #139264	; 0x22000
    3f64:	ldr	pc, [ip, #3724]!	; 0xe8c

00003f68 <g_utf8_strncpy@plt>:
    3f68:	add	ip, pc, #0, 12
    3f6c:	add	ip, ip, #139264	; 0x22000
    3f70:	ldr	pc, [ip, #3716]!	; 0xe84

00003f74 <g_date_time_unref@plt>:
    3f74:	add	ip, pc, #0, 12
    3f78:	add	ip, ip, #139264	; 0x22000
    3f7c:	ldr	pc, [ip, #3708]!	; 0xe7c

00003f80 <g_initable_new@plt>:
    3f80:	add	ip, pc, #0, 12
    3f84:	add	ip, ip, #139264	; 0x22000
    3f88:	ldr	pc, [ip, #3700]!	; 0xe74

00003f8c <g_strchomp@plt>:
    3f8c:	add	ip, pc, #0, 12
    3f90:	add	ip, ip, #139264	; 0x22000
    3f94:	ldr	pc, [ip, #3692]!	; 0xe6c

00003f98 <g_type_check_instance_is_a@plt>:
    3f98:	add	ip, pc, #0, 12
    3f9c:	add	ip, ip, #139264	; 0x22000
    3fa0:	ldr	pc, [ip, #3684]!	; 0xe64

00003fa4 <g_dbus_connection_get_type@plt>:
    3fa4:	add	ip, pc, #0, 12
    3fa8:	add	ip, ip, #139264	; 0x22000
    3fac:	ldr	pc, [ip, #3676]!	; 0xe5c

00003fb0 <close@plt>:
    3fb0:	add	ip, pc, #0, 12
    3fb4:	add	ip, ip, #139264	; 0x22000
    3fb8:	ldr	pc, [ip, #3668]!	; 0xe54

00003fbc <g_get_prgname@plt>:
    3fbc:	add	ip, pc, #0, 12
    3fc0:	add	ip, ip, #139264	; 0x22000
    3fc4:	ldr	pc, [ip, #3660]!	; 0xe4c

00003fc8 <g_value_get_flags@plt>:
    3fc8:	add	ip, pc, #0, 12
    3fcc:	add	ip, ip, #139264	; 0x22000
    3fd0:	ldr	pc, [ip, #3652]!	; 0xe44

00003fd4 <g_date_time_format@plt>:
    3fd4:	add	ip, pc, #0, 12
    3fd8:	add	ip, ip, #139264	; 0x22000
    3fdc:	ldr	pc, [ip, #3644]!	; 0xe3c

00003fe0 <g_task_new@plt>:
    3fe0:	add	ip, pc, #0, 12
    3fe4:	add	ip, ip, #139264	; 0x22000
    3fe8:	ldr	pc, [ip, #3636]!	; 0xe34

00003fec <g_task_set_task_data@plt>:
    3fec:	add	ip, pc, #0, 12
    3ff0:	add	ip, ip, #139264	; 0x22000
    3ff4:	ldr	pc, [ip, #3628]!	; 0xe2c

00003ff8 <g_type_name@plt>:
    3ff8:	add	ip, pc, #0, 12
    3ffc:	add	ip, ip, #139264	; 0x22000
    4000:	ldr	pc, [ip, #3620]!	; 0xe24

00004004 <g_variant_get_child@plt>:
    4004:	add	ip, pc, #0, 12
    4008:	add	ip, ip, #139264	; 0x22000
    400c:	ldr	pc, [ip, #3612]!	; 0xe1c

00004010 <g_param_spec_get_name@plt>:
    4010:	add	ip, pc, #0, 12
    4014:	add	ip, ip, #139264	; 0x22000
    4018:	ldr	pc, [ip, #3604]!	; 0xe14

0000401c <g_strchug@plt>:
    401c:	add	ip, pc, #0, 12
    4020:	add	ip, ip, #139264	; 0x22000
    4024:	ldr	pc, [ip, #3596]!	; 0xe0c

00004028 <g_signal_connect_data@plt>:
    4028:	add	ip, pc, #0, 12
    402c:	add	ip, ip, #139264	; 0x22000
    4030:	ldr	pc, [ip, #3588]!	; 0xe04

00004034 <g_strv_get_type@plt>:
    4034:	add	ip, pc, #0, 12
    4038:	add	ip, ip, #139264	; 0x22000
    403c:	ldr	pc, [ip, #3580]!	; 0xdfc

00004040 <g_io_error_quark@plt>:
    4040:	add	ip, pc, #0, 12
    4044:	add	ip, ip, #139264	; 0x22000
    4048:	ldr	pc, [ip, #3572]!	; 0xdf4

0000404c <g_io_error_from_errno@plt>:
    404c:	add	ip, pc, #0, 12
    4050:	add	ip, ip, #139264	; 0x22000
    4054:	ldr	pc, [ip, #3564]!	; 0xdec

00004058 <g_type_check_instance_cast@plt>:
    4058:	add	ip, pc, #0, 12
    405c:	add	ip, ip, #139264	; 0x22000
    4060:	ldr	pc, [ip, #3556]!	; 0xde4

00004064 <__stack_chk_fail@plt>:
    4064:	add	ip, pc, #0, 12
    4068:	add	ip, ip, #139264	; 0x22000
    406c:	ldr	pc, [ip, #3548]!	; 0xddc

00004070 <g_param_spec_boxed@plt>:
    4070:	add	ip, pc, #0, 12
    4074:	add	ip, ip, #139264	; 0x22000
    4078:	ldr	pc, [ip, #3540]!	; 0xdd4

0000407c <g_task_propagate_pointer@plt>:
    407c:			; <UNDEFINED> instruction: 0xe7fd4778
    4080:	add	ip, pc, #0, 12
    4084:	add	ip, ip, #139264	; 0x22000
    4088:	ldr	pc, [ip, #3528]!	; 0xdc8

0000408c <g_hash_table_contains@plt>:
    408c:	add	ip, pc, #0, 12
    4090:	add	ip, ip, #139264	; 0x22000
    4094:	ldr	pc, [ip, #3520]!	; 0xdc0

00004098 <g_dbus_gvariant_to_gvalue@plt>:
    4098:	add	ip, pc, #0, 12
    409c:	add	ip, ip, #139264	; 0x22000
    40a0:	ldr	pc, [ip, #3512]!	; 0xdb8

000040a4 <g_dbus_proxy_get_interface_info@plt>:
    40a4:	add	ip, pc, #0, 12
    40a8:	add	ip, ip, #139264	; 0x22000
    40ac:	ldr	pc, [ip, #3504]!	; 0xdb0

000040b0 <g_variant_unref@plt>:
    40b0:	add	ip, pc, #0, 12
    40b4:	add	ip, ip, #139264	; 0x22000
    40b8:	ldr	pc, [ip, #3496]!	; 0xda8

000040bc <g_enum_get_value_by_nick@plt>:
    40bc:	add	ip, pc, #0, 12
    40c0:	add	ip, ip, #139264	; 0x22000
    40c4:	ldr	pc, [ip, #3488]!	; 0xda0

000040c8 <g_param_spec_uint64@plt>:
    40c8:	add	ip, pc, #0, 12
    40cc:	add	ip, ip, #139264	; 0x22000
    40d0:	ldr	pc, [ip, #3480]!	; 0xd98

000040d4 <g_dbus_proxy_get_interface_name@plt>:
    40d4:	add	ip, pc, #0, 12
    40d8:	add	ip, ip, #139264	; 0x22000
    40dc:	ldr	pc, [ip, #3472]!	; 0xd90

000040e0 <g_dbus_error_quark@plt>:
    40e0:	add	ip, pc, #0, 12
    40e4:	add	ip, ip, #139264	; 0x22000
    40e8:	ldr	pc, [ip, #3464]!	; 0xd88

000040ec <g_type_register_static_simple@plt>:
    40ec:	add	ip, pc, #0, 12
    40f0:	add	ip, ip, #139264	; 0x22000
    40f4:	ldr	pc, [ip, #3456]!	; 0xd80

000040f8 <g_date_time_new_from_unix_utc@plt>:
    40f8:	add	ip, pc, #0, 12
    40fc:	add	ip, ip, #139264	; 0x22000
    4100:	ldr	pc, [ip, #3448]!	; 0xd78

00004104 <g_signal_handlers_block_matched@plt>:
    4104:	add	ip, pc, #0, 12
    4108:	add	ip, ip, #139264	; 0x22000
    410c:	ldr	pc, [ip, #3440]!	; 0xd70

00004110 <g_type_class_get_private@plt>:
    4110:	add	ip, pc, #0, 12
    4114:	add	ip, ip, #139264	; 0x22000
    4118:	ldr	pc, [ip, #3432]!	; 0xd68

0000411c <g_strsplit@plt>:
    411c:	add	ip, pc, #0, 12
    4120:	add	ip, ip, #139264	; 0x22000
    4124:	ldr	pc, [ip, #3424]!	; 0xd60

00004128 <g_hash_table_lookup@plt>:
    4128:	add	ip, pc, #0, 12
    412c:	add	ip, ip, #139264	; 0x22000
    4130:	ldr	pc, [ip, #3416]!	; 0xd58

00004134 <g_value_transform@plt>:
    4134:	add	ip, pc, #0, 12
    4138:	add	ip, ip, #139264	; 0x22000
    413c:	ldr	pc, [ip, #3408]!	; 0xd50

00004140 <g_random_int_range@plt>:
    4140:	add	ip, pc, #0, 12
    4144:	add	ip, ip, #139264	; 0x22000
    4148:	ldr	pc, [ip, #3400]!	; 0xd48

0000414c <g_value_set_flags@plt>:
    414c:	add	ip, pc, #0, 12
    4150:	add	ip, ip, #139264	; 0x22000
    4154:	ldr	pc, [ip, #3392]!	; 0xd40

00004158 <g_object_class_find_property@plt>:
    4158:	add	ip, pc, #0, 12
    415c:	add	ip, ip, #139264	; 0x22000
    4160:	ldr	pc, [ip, #3384]!	; 0xd38

00004164 <g_value_take_boxed@plt>:
    4164:	add	ip, pc, #0, 12
    4168:	add	ip, ip, #139264	; 0x22000
    416c:	ldr	pc, [ip, #3376]!	; 0xd30

00004170 <g_unix_fd_list_get@plt>:
    4170:	add	ip, pc, #0, 12
    4174:	add	ip, ip, #139264	; 0x22000
    4178:	ldr	pc, [ip, #3368]!	; 0xd28

0000417c <g_bytes_unref@plt>:
    417c:	add	ip, pc, #0, 12
    4180:	add	ip, ip, #139264	; 0x22000
    4184:	ldr	pc, [ip, #3360]!	; 0xd20

00004188 <g_dbus_proxy_set_interface_info@plt>:
    4188:	add	ip, pc, #0, 12
    418c:	add	ip, ip, #139264	; 0x22000
    4190:	ldr	pc, [ip, #3352]!	; 0xd18

00004194 <g_type_class_unref@plt>:
    4194:	add	ip, pc, #0, 12
    4198:	add	ip, ip, #139264	; 0x22000
    419c:	ldr	pc, [ip, #3344]!	; 0xd10

000041a0 <g_dbus_proxy_get_connection@plt>:
    41a0:	add	ip, pc, #0, 12
    41a4:	add	ip, ip, #139264	; 0x22000
    41a8:	ldr	pc, [ip, #3336]!	; 0xd08

000041ac <g_task_get_type@plt>:
    41ac:	add	ip, pc, #0, 12
    41b0:	add	ip, ip, #139264	; 0x22000
    41b4:	ldr	pc, [ip, #3328]!	; 0xd00

000041b8 <g_value_init@plt>:
    41b8:	add	ip, pc, #0, 12
    41bc:	add	ip, ip, #139264	; 0x22000
    41c0:	ldr	pc, [ip, #3320]!	; 0xcf8

000041c4 <g_strdup_value_contents@plt>:
    41c4:	add	ip, pc, #0, 12
    41c8:	add	ip, ip, #139264	; 0x22000
    41cc:	ldr	pc, [ip, #3312]!	; 0xcf0

000041d0 <g_set_error_literal@plt>:
    41d0:	add	ip, pc, #0, 12
    41d4:	add	ip, ip, #139264	; 0x22000
    41d8:	ldr	pc, [ip, #3304]!	; 0xce8

000041dc <g_main_loop_unref@plt>:
    41dc:	add	ip, pc, #0, 12
    41e0:	add	ip, ip, #139264	; 0x22000
    41e4:	ldr	pc, [ip, #3296]!	; 0xce0

000041e8 <g_file_get_contents@plt>:
    41e8:	add	ip, pc, #0, 12
    41ec:	add	ip, ip, #139264	; 0x22000
    41f0:	ldr	pc, [ip, #3288]!	; 0xcd8

000041f4 <g_bus_get_sync@plt>:
    41f4:	add	ip, pc, #0, 12
    41f8:	add	ip, ip, #139264	; 0x22000
    41fc:	ldr	pc, [ip, #3280]!	; 0xcd0

00004200 <g_once_init_enter@plt>:
    4200:	add	ip, pc, #0, 12
    4204:	add	ip, ip, #139264	; 0x22000
    4208:	ldr	pc, [ip, #3272]!	; 0xcc8

0000420c <g_dbus_connection_call_finish@plt>:
    420c:	add	ip, pc, #0, 12
    4210:	add	ip, ip, #139264	; 0x22000
    4214:	ldr	pc, [ip, #3264]!	; 0xcc0

00004218 <g_value_set_uint@plt>:
    4218:	add	ip, pc, #0, 12
    421c:	add	ip, ip, #139264	; 0x22000
    4220:	ldr	pc, [ip, #3256]!	; 0xcb8

00004224 <g_build_path@plt>:
    4224:	add	ip, pc, #0, 12
    4228:	add	ip, ip, #139264	; 0x22000
    422c:	ldr	pc, [ip, #3248]!	; 0xcb0

00004230 <g_dbus_proxy_get_cached_property@plt>:
    4230:	add	ip, pc, #0, 12
    4234:	add	ip, ip, #139264	; 0x22000
    4238:	ldr	pc, [ip, #3240]!	; 0xca8

0000423c <g_option_context_new@plt>:
    423c:	add	ip, pc, #0, 12
    4240:	add	ip, ip, #139264	; 0x22000
    4244:	ldr	pc, [ip, #3232]!	; 0xca0

00004248 <g_hash_table_unref@plt>:
    4248:			; <UNDEFINED> instruction: 0xe7fd4778
    424c:	add	ip, pc, #0, 12
    4250:	add	ip, ip, #139264	; 0x22000
    4254:	ldr	pc, [ip, #3220]!	; 0xc94

00004258 <g_type_class_ref@plt>:
    4258:	add	ip, pc, #0, 12
    425c:	add	ip, ip, #139264	; 0x22000
    4260:	ldr	pc, [ip, #3212]!	; 0xc8c

00004264 <g_key_file_error_quark@plt>:
    4264:	add	ip, pc, #0, 12
    4268:	add	ip, ip, #139264	; 0x22000
    426c:	ldr	pc, [ip, #3204]!	; 0xc84

00004270 <g_error_free@plt>:
    4270:	add	ip, pc, #0, 12
    4274:	add	ip, ip, #139264	; 0x22000
    4278:	ldr	pc, [ip, #3196]!	; 0xc7c

0000427c <g_strfreev@plt>:
    427c:	add	ip, pc, #0, 12
    4280:	add	ip, ip, #139264	; 0x22000
    4284:	ldr	pc, [ip, #3188]!	; 0xc74

00004288 <g_static_resource_init@plt>:
    4288:			; <UNDEFINED> instruction: 0xe7fd4778
    428c:	add	ip, pc, #0, 12
    4290:	add	ip, ip, #139264	; 0x22000
    4294:	ldr	pc, [ip, #3176]!	; 0xc68

00004298 <g_ptr_array_unref@plt>:
    4298:			; <UNDEFINED> instruction: 0xe7fd4778
    429c:	add	ip, pc, #0, 12
    42a0:	add	ip, ip, #139264	; 0x22000
    42a4:	ldr	pc, [ip, #3164]!	; 0xc5c

000042a8 <g_type_interfaces@plt>:
    42a8:	add	ip, pc, #0, 12
    42ac:	add	ip, ip, #139264	; 0x22000
    42b0:	ldr	pc, [ip, #3156]!	; 0xc54

000042b4 <g_variant_new_take_string@plt>:
    42b4:	add	ip, pc, #0, 12
    42b8:	add	ip, ip, #139264	; 0x22000
    42bc:	ldr	pc, [ip, #3148]!	; 0xc4c

000042c0 <g_timeout_add@plt>:
    42c0:	add	ip, pc, #0, 12
    42c4:	add	ip, ip, #139264	; 0x22000
    42c8:	ldr	pc, [ip, #3140]!	; 0xc44

000042cc <g_value_get_int64@plt>:
    42cc:	add	ip, pc, #0, 12
    42d0:	add	ip, ip, #139264	; 0x22000
    42d4:	ldr	pc, [ip, #3132]!	; 0xc3c

000042d8 <g_type_check_value@plt>:
    42d8:	add	ip, pc, #0, 12
    42dc:	add	ip, ip, #139264	; 0x22000
    42e0:	ldr	pc, [ip, #3124]!	; 0xc34

000042e4 <g_task_return_pointer@plt>:
    42e4:	add	ip, pc, #0, 12
    42e8:	add	ip, ip, #139264	; 0x22000
    42ec:	ldr	pc, [ip, #3116]!	; 0xc2c

000042f0 <g_task_get_cancellable@plt>:
    42f0:	add	ip, pc, #0, 12
    42f4:	add	ip, ip, #139264	; 0x22000
    42f8:	ldr	pc, [ip, #3108]!	; 0xc24

000042fc <g_once_init_leave@plt>:
    42fc:	add	ip, pc, #0, 12
    4300:	add	ip, ip, #139264	; 0x22000
    4304:	ldr	pc, [ip, #3100]!	; 0xc1c

00004308 <g_dbus_proxy_call_finish@plt>:
    4308:	add	ip, pc, #0, 12
    430c:	add	ip, ip, #139264	; 0x22000
    4310:	ldr	pc, [ip, #3092]!	; 0xc14

00004314 <g_log_structured_standard@plt>:
    4314:	add	ip, pc, #0, 12
    4318:	add	ip, ip, #139264	; 0x22000
    431c:	ldr	pc, [ip, #3084]!	; 0xc0c

00004320 <g_ptr_array_sort_with_data@plt>:
    4320:			; <UNDEFINED> instruction: 0xe7fd4778
    4324:	add	ip, pc, #0, 12
    4328:	add	ip, ip, #139264	; 0x22000
    432c:	ldr	pc, [ip, #3072]!	; 0xc00

00004330 <g_file_error_quark@plt>:
    4330:	add	ip, pc, #0, 12
    4334:	add	ip, ip, #139264	; 0x22000
    4338:	ldr	pc, [ip, #3064]!	; 0xbf8

0000433c <g_main_loop_run@plt>:
    433c:	add	ip, pc, #0, 12
    4340:	add	ip, ip, #139264	; 0x22000
    4344:	ldr	pc, [ip, #3056]!	; 0xbf0

00004348 <g_dbus_connection_call@plt>:
    4348:	add	ip, pc, #0, 12
    434c:	add	ip, ip, #139264	; 0x22000
    4350:	ldr	pc, [ip, #3048]!	; 0xbe8

00004354 <g_prefix_error@plt>:
    4354:	add	ip, pc, #0, 12
    4358:	add	ip, ip, #139264	; 0x22000
    435c:	ldr	pc, [ip, #3040]!	; 0xbe0

00004360 <g_dbus_proxy_get_name_owner@plt>:
    4360:	add	ip, pc, #0, 12
    4364:	add	ip, ip, #139264	; 0x22000
    4368:	ldr	pc, [ip, #3032]!	; 0xbd8

0000436c <g_resources_register@plt>:
    436c:	add	ip, pc, #0, 12
    4370:	add	ip, ip, #139264	; 0x22000
    4374:	ldr	pc, [ip, #3024]!	; 0xbd0

00004378 <g_slice_free1@plt>:
    4378:			; <UNDEFINED> instruction: 0xe7fd4778
    437c:	add	ip, pc, #0, 12
    4380:	add	ip, ip, #139264	; 0x22000
    4384:	ldr	pc, [ip, #3012]!	; 0xbc4

00004388 <g_queue_new@plt>:
    4388:	add	ip, pc, #0, 12
    438c:	add	ip, ip, #139264	; 0x22000
    4390:	ldr	pc, [ip, #3004]!	; 0xbbc

00004394 <g_string_append@plt>:
    4394:	add	ip, pc, #0, 12
    4398:	add	ip, ip, #139264	; 0x22000
    439c:	ldr	pc, [ip, #2996]!	; 0xbb4

000043a0 <g_type_class_peek_parent@plt>:
    43a0:	add	ip, pc, #0, 12
    43a4:	add	ip, ip, #139264	; 0x22000
    43a8:	ldr	pc, [ip, #2988]!	; 0xbac

000043ac <g_string_append_printf@plt>:
    43ac:	add	ip, pc, #0, 12
    43b0:	add	ip, ip, #139264	; 0x22000
    43b4:	ldr	pc, [ip, #2980]!	; 0xba4

000043b8 <g_log@plt>:
    43b8:	add	ip, pc, #0, 12
    43bc:	add	ip, ip, #139264	; 0x22000
    43c0:	ldr	pc, [ip, #2972]!	; 0xb9c

000043c4 <g_set_prgname@plt>:
    43c4:	add	ip, pc, #0, 12
    43c8:	add	ip, ip, #139264	; 0x22000
    43cc:	ldr	pc, [ip, #2964]!	; 0xb94

000043d0 <g_str_equal@plt>:
    43d0:	add	ip, pc, #0, 12
    43d4:	add	ip, ip, #139264	; 0x22000
    43d8:	ldr	pc, [ip, #2956]!	; 0xb8c

000043dc <g_variant_new@plt>:
    43dc:	add	ip, pc, #0, 12
    43e0:	add	ip, ip, #139264	; 0x22000
    43e4:	ldr	pc, [ip, #2948]!	; 0xb84

000043e8 <exit@plt>:
    43e8:	add	ip, pc, #0, 12
    43ec:	add	ip, ip, #139264	; 0x22000
    43f0:	ldr	pc, [ip, #2940]!	; 0xb7c

000043f4 <g_dbus_node_info_unref@plt>:
    43f4:	add	ip, pc, #0, 12
    43f8:	add	ip, ip, #139264	; 0x22000
    43fc:	ldr	pc, [ip, #2932]!	; 0xb74

00004400 <__errno_location@plt>:
    4400:	add	ip, pc, #0, 12
    4404:	add	ip, ip, #139264	; 0x22000
    4408:	ldr	pc, [ip, #2924]!	; 0xb6c

0000440c <g_variant_get_string@plt>:
    440c:	add	ip, pc, #0, 12
    4410:	add	ip, ip, #139264	; 0x22000
    4414:	ldr	pc, [ip, #2916]!	; 0xb64

00004418 <g_type_class_adjust_private_offset@plt>:
    4418:	add	ip, pc, #0, 12
    441c:	add	ip, ip, #139264	; 0x22000
    4420:	ldr	pc, [ip, #2908]!	; 0xb5c

00004424 <g_cancellable_get_type@plt>:
    4424:	add	ip, pc, #0, 12
    4428:	add	ip, ip, #139264	; 0x22000
    442c:	ldr	pc, [ip, #2900]!	; 0xb54

00004430 <g_dbus_interface_info_lookup_property@plt>:
    4430:	add	ip, pc, #0, 12
    4434:	add	ip, ip, #139264	; 0x22000
    4438:	ldr	pc, [ip, #2892]!	; 0xb4c

0000443c <__cxa_finalize@plt>:
    443c:	add	ip, pc, #0, 12
    4440:	add	ip, ip, #139264	; 0x22000
    4444:	ldr	pc, [ip, #2884]!	; 0xb44

00004448 <g_value_set_static_string@plt>:
    4448:	add	ip, pc, #0, 12
    444c:	add	ip, ip, #139264	; 0x22000
    4450:	ldr	pc, [ip, #2876]!	; 0xb3c

00004454 <g_ascii_strcasecmp@plt>:
    4454:	add	ip, pc, #0, 12
    4458:	add	ip, ip, #139264	; 0x22000
    445c:	ldr	pc, [ip, #2868]!	; 0xb34

00004460 <g_queue_pop_head@plt>:
    4460:	add	ip, pc, #0, 12
    4464:	add	ip, ip, #139264	; 0x22000
    4468:	ldr	pc, [ip, #2860]!	; 0xb2c

0000446c <g_static_resource_fini@plt>:
    446c:			; <UNDEFINED> instruction: 0xe7fd4778
    4470:	add	ip, pc, #0, 12
    4474:	add	ip, ip, #139264	; 0x22000
    4478:	ldr	pc, [ip, #2848]!	; 0xb20

0000447c <g_param_spec_flags@plt>:
    447c:	add	ip, pc, #0, 12
    4480:	add	ip, ip, #139264	; 0x22000
    4484:	ldr	pc, [ip, #2840]!	; 0xb18

00004488 <g_strcanon@plt>:
    4488:	add	ip, pc, #0, 12
    448c:	add	ip, ip, #139264	; 0x22000
    4490:	ldr	pc, [ip, #2832]!	; 0xb10

00004494 <g_get_real_time@plt>:
    4494:	add	ip, pc, #0, 12
    4498:	add	ip, ip, #139264	; 0x22000
    449c:	ldr	pc, [ip, #2824]!	; 0xb08

000044a0 <g_param_spec_ref@plt>:
    44a0:	add	ip, pc, #0, 12
    44a4:	add	ip, ip, #139264	; 0x22000
    44a8:	ldr	pc, [ip, #2816]!	; 0xb00

Disassembly of section .text:

000044ac <.text>:
    44ac:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    44b0:	svclt	0x00dcf7ff
    44b4:	andeq	r2, r2, r6, ror ip
    44b8:	mvnsmi	lr, sp, lsr #18
    44bc:	cdpmi	0, 6, cr11, cr1, cr0, {5}
    44c0:	cfstrdmi	mvd2, [r1, #-0]
    44c4:	ldrbtmi	r2, [lr], #-592	; 0xfffffdb0
    44c8:	tstls	r4, r5
    44cc:	ldmdbpl	r5!, {r0, r1, r3, fp, sp, pc}^
    44d0:	blmi	1795d5c <g_param_spec_ref@plt+0x17918bc>
    44d4:	stmdavs	sp!, {r0, r2, r4, r6, r8, r9, sl, sp}
    44d8:			; <UNDEFINED> instruction: 0xf04f951f
    44dc:	strls	r0, [r7], #-1280	; 0xfffffb00
    44e0:	strls	r4, [r9], #-1147	; 0xfffffb85
    44e4:			; <UNDEFINED> instruction: 0xf7ff9308
    44e8:	ldmdbmi	r9, {r2, r3, r4, r5, r6, r7, r9, fp, sp, lr, pc}^
    44ec:	ldclmi	0, cr2, [r9, #-24]	; 0xffffffe8
    44f0:	ldrbtmi	r2, [r9], #-1537	; 0xfffff9ff
    44f4:	ldmdbmi	r8, {r0, r1, r2, r3, r8, ip, pc}^
    44f8:	bmi	16156f4 <g_param_spec_ref@plt+0x1611254>
    44fc:	ldmdaeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}
    4500:	ldrbtmi	r4, [r9], #-2903	; 0xfffff4a9
    4504:	strls	r4, [sl, #-1146]	; 0xfffffb86
    4508:	ldrbtmi	r9, [fp], #-529	; 0xfffffdef
    450c:	subvc	pc, r8, sp, lsl #17
    4510:	blge	269170 <g_param_spec_ref@plt+0x264cd0>
    4514:	movwls	r9, #58900	; 0xe614
    4518:	tstls	r5, #8, 22	; 0x2000
    451c:	stc	7, cr15, [r6], {255}	; 0xff
    4520:	ldrbtmi	r4, [r8], #-2128	; 0xfffff7b0
    4524:	mcr	7, 4, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
    4528:	stmdbge	sl, {r1, r5, r9, sl, lr}
    452c:			; <UNDEFINED> instruction: 0xf7ff4605
    4530:	stmdami	sp, {r3, r4, r8, r9, fp, sp, lr, pc}^
    4534:			; <UNDEFINED> instruction: 0xf0084478
    4538:	strmi	pc, [r7], -r7, lsl #16
    453c:	ldrtmi	r4, [r9], -r8, lsr #12
    4540:	bl	ffd42544 <g_param_spec_ref@plt+0xffd3e0a4>
    4544:			; <UNDEFINED> instruction: 0x46284631
    4548:	bl	104254c <g_param_spec_ref@plt+0x103e0ac>
    454c:	stmdbge	r5, {r2, r9, fp, sp, pc}
    4550:	strbmi	r4, [r3], -r8, lsr #12
    4554:	mrrc	7, 15, pc, r2, cr15	; <UNPREDICTABLE>
    4558:	suble	r2, fp, r0, lsl #16
    455c:	blcs	2b188 <g_param_spec_ref@plt+0x26ce8>
    4560:	blls	178a5c <g_param_spec_ref@plt+0x1745bc>
    4564:	fldmdbxle	r7!, {d2-d1}	;@ Deprecated
    4568:	ldmdavs	ip, {r2, r8, r9, fp, ip, pc}^
    456c:	strbmi	r9, [r1], -r8, lsl #16
    4570:	blx	1bc0596 <g_param_spec_ref@plt+0x1bbc0f6>
    4574:	eorsle	r3, sp, r1
    4578:			; <UNDEFINED> instruction: 0xf0004640
    457c:	strmi	pc, [r6], -r9, asr #26
    4580:	suble	r2, r4, r0, lsl #16
    4584:			; <UNDEFINED> instruction: 0x46424839
    4588:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
    458c:			; <UNDEFINED> instruction: 0xf82af008
    4590:	suble	r2, pc, r0, lsl #16
    4594:	ldrtmi	r9, [r1], -r4, lsl #22
    4598:			; <UNDEFINED> instruction: 0xf0089a05
    459c:	strmi	pc, [r4], -r7, asr #16
    45a0:			; <UNDEFINED> instruction: 0xf7ff4638
    45a4:	stmdals	r7, {r6, r8, fp, sp, lr, pc}
    45a8:			; <UNDEFINED> instruction: 0xf7ffb108
    45ac:	ldrtmi	lr, [r0], -r2, ror #28
    45b0:	b	6c25b4 <g_param_spec_ref@plt+0x6be114>
    45b4:			; <UNDEFINED> instruction: 0x4628b115
    45b8:	ldmib	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    45bc:	blmi	896e74 <g_param_spec_ref@plt+0x8929d4>
    45c0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    45c4:	blls	7de634 <g_param_spec_ref@plt+0x7da194>
    45c8:			; <UNDEFINED> instruction: 0xf04f405a
    45cc:	teqle	r6, r0, lsl #6
    45d0:	eorlt	r4, r0, r0, lsr #12
    45d4:	ldrhhi	lr, [r0, #141]!	; 0x8d
    45d8:	ldrbtmi	r4, [ip], #-3110	; 0xfffff3da
    45dc:	bmi	9be4fc <g_param_spec_ref@plt+0x9ba05c>
    45e0:	stmdami	r7!, {r1, r2, r5, r8, fp, lr}
    45e4:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    45e8:			; <UNDEFINED> instruction: 0xf7ff4478
    45ec:			; <UNDEFINED> instruction: 0x4620e9d4
    45f0:	mrc	7, 7, APSR_nzcv, cr10, cr15, {7}
    45f4:			; <UNDEFINED> instruction: 0xf0079807
    45f8:			; <UNDEFINED> instruction: 0x4604fcdb
    45fc:			; <UNDEFINED> instruction: 0xf7ff4638
    4600:	stmdals	r7, {r1, r4, r8, fp, sp, lr, pc}
    4604:	sbcsle	r2, r5, r0, lsl #16
    4608:	mrc	7, 1, APSR_nzcv, cr2, cr15, {7}
    460c:	blls	1fe55c <g_param_spec_ref@plt+0x1fa0bc>
    4610:	ldmdami	ip, {r2, r8, sp}
    4614:	ldmvs	ip, {r2, r3, r4, r9, fp, lr}
    4618:	ldrbtmi	r4, [sl], #-1144	; 0xfffffb88
    461c:	andls	r4, r0, #27648	; 0x6c00
    4620:	streq	lr, [r1], #-2509	; 0xfffff633
    4624:	bmi	695818 <g_param_spec_ref@plt+0x691378>
    4628:	ldrbtmi	r4, [sl], #-2074	; 0xfffff7e6
    462c:			; <UNDEFINED> instruction: 0xf7ff4478
    4630:			; <UNDEFINED> instruction: 0xe7feee72
    4634:			; <UNDEFINED> instruction: 0xf0079807
    4638:			; <UNDEFINED> instruction: 0x4604fcbb
    463c:			; <UNDEFINED> instruction: 0xf7ffe7b0
    4640:	svclt	0x0000ed12
    4644:	andeq	r2, r2, r6, asr #13
    4648:	andeq	r0, r0, r4, asr r4
    464c:	andeq	ip, r0, ip, lsr #16
    4650:			; <UNDEFINED> instruction: 0x0000ccb6
    4654:	andeq	sl, r0, r8, ror #19
    4658:	andeq	ip, r0, r6, lsr #7
    465c:	andeq	ip, r0, r8, asr #25
    4660:	andeq	ip, r0, sl, asr #25
    4664:	ldrdeq	ip, [r0], -lr
    4668:	andeq	r2, r2, r4, lsl fp
    466c:			; <UNDEFINED> instruction: 0x00022abe
    4670:	andeq	r2, r2, ip, asr #11
    4674:	andeq	ip, r0, r6, asr #23
    4678:	andeq	ip, r0, ip, lsl r8
    467c:	andeq	sl, r0, sl, lsr #21
    4680:	andeq	ip, r0, r4, lsr #24
    4684:	andeq	ip, r0, r4, lsl ip
    4688:			; <UNDEFINED> instruction: 0x0000cdba
    468c:	strdeq	ip, [r0], -r0
    4690:	andeq	ip, r0, lr, ror #23
    4694:	andeq	sl, r0, r4, ror #20
    4698:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    469c:	ldcllt	7, cr15, [r4, #1020]!	; 0x3fc
    46a0:	andeq	r2, r2, sl, lsl #21
    46a4:	bleq	407e8 <g_param_spec_ref@plt+0x3c348>
    46a8:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    46ac:	strbtmi	fp, [sl], -r2, lsl #24
    46b0:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    46b4:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    46b8:	ldrmi	sl, [sl], #776	; 0x308
    46bc:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    46c0:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    46c4:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    46c8:			; <UNDEFINED> instruction: 0xf85a4b06
    46cc:	stmdami	r6, {r0, r1, ip, sp}
    46d0:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    46d4:	ldmdb	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    46d8:	ldm	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    46dc:			; <UNDEFINED> instruction: 0x000224b4
    46e0:	andeq	r0, r0, r4, lsr #8
    46e4:	andeq	r0, r0, r0, asr r4
    46e8:	andeq	r0, r0, ip, ror #8
    46ec:	ldr	r3, [pc, #20]	; 4708 <g_param_spec_ref@plt+0x268>
    46f0:	ldr	r2, [pc, #20]	; 470c <g_param_spec_ref@plt+0x26c>
    46f4:	add	r3, pc, r3
    46f8:	ldr	r2, [r3, r2]
    46fc:	cmp	r2, #0
    4700:	bxeq	lr
    4704:	b	39dc <__gmon_start__@plt>
    4708:	muleq	r2, r4, r4
    470c:	andeq	r0, r0, r4, lsr r4
    4710:	blmi	1d6730 <g_param_spec_ref@plt+0x1d2290>
    4714:	bmi	1d58fc <g_param_spec_ref@plt+0x1d145c>
    4718:	addmi	r4, r3, #2063597568	; 0x7b000000
    471c:	andle	r4, r3, sl, ror r4
    4720:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    4724:	ldrmi	fp, [r8, -r3, lsl #2]
    4728:	svclt	0x00004770
    472c:	andeq	r2, r2, r4, lsr #20
    4730:	andeq	r2, r2, r0, lsr #20
    4734:	andeq	r2, r2, r0, ror r4
    4738:	andeq	r0, r0, ip, lsr r4
    473c:	stmdbmi	r9, {r3, fp, lr}
    4740:	bmi	255928 <g_param_spec_ref@plt+0x251488>
    4744:	bne	255930 <g_param_spec_ref@plt+0x251490>
    4748:	svceq	0x00cb447a
    474c:			; <UNDEFINED> instruction: 0x01a1eb03
    4750:	andle	r1, r3, r9, asr #32
    4754:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    4758:	ldrmi	fp, [r8, -r3, lsl #2]
    475c:	svclt	0x00004770
    4760:	strdeq	r2, [r2], -r8
    4764:	strdeq	r2, [r2], -r4
    4768:	andeq	r2, r2, r4, asr #8
    476c:	andeq	r0, r0, r4, asr #8
    4770:	blmi	2b1b98 <g_param_spec_ref@plt+0x2ad6f8>
    4774:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    4778:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    477c:	blmi	272d30 <g_param_spec_ref@plt+0x26e890>
    4780:	ldrdlt	r5, [r3, -r3]!
    4784:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    4788:			; <UNDEFINED> instruction: 0xf7ff6818
    478c:			; <UNDEFINED> instruction: 0xf7ffee58
    4790:	blmi	1c4694 <g_param_spec_ref@plt+0x1c01f4>
    4794:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    4798:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    479c:	andeq	r2, r2, r2, asr #19
    47a0:	andeq	r2, r2, r4, lsl r4
    47a4:	andeq	r0, r0, r8, ror #8
    47a8:	andeq	r2, r2, sl, ror r8
    47ac:	andeq	r2, r2, r2, lsr #19
    47b0:	svclt	0x0000e7c4
    47b4:	stmdami	r2, {r0, r1, r9, sl, lr}
    47b8:	andsvs	r2, sl, r4, lsl #4
    47bc:			; <UNDEFINED> instruction: 0x47704478
    47c0:	andeq	r2, r2, r8, asr #16
    47c4:	addlt	fp, r4, r0, lsl r5
    47c8:	blx	18c07e0 <g_param_spec_ref@plt+0x18bc340>
    47cc:	stmdami	sl, {r2, r9, sl, lr}
    47d0:			; <UNDEFINED> instruction: 0xf7ff4478
    47d4:	blmi	27e99c <g_param_spec_ref@plt+0x27a4fc>
    47d8:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
    47dc:	andcc	lr, r1, #3358720	; 0x334000
    47e0:	rscscs	r4, ip, #7168	; 0x1c00
    47e4:			; <UNDEFINED> instruction: 0x4601447b
    47e8:	ldrcs	r4, [r0], #-1568	; 0xfffff9e0
    47ec:			; <UNDEFINED> instruction: 0xf7ff9400
    47f0:	andlt	lr, r4, lr, ror ip
    47f4:	svclt	0x0000bd10
    47f8:	andeq	sl, r0, r8, ror #13
    47fc:	andeq	r0, r0, r7, lsr #32
    4800:	andeq	r0, r0, r1, lsr r0
    4804:	addlt	fp, r3, r0, lsl #10
    4808:	cdp2	0, 2, cr15, cr6, cr8, {0}
    480c:	blls	68818 <g_param_spec_ref@plt+0x64378>
    4810:			; <UNDEFINED> instruction: 0xf85db003
    4814:	svclt	0x0000fb04
    4818:	ldrbmi	lr, [r0, sp, lsr #18]!
    481c:	strmi	fp, [r4], -r6, lsl #1
    4820:	ldc	7, cr15, [lr, #1020]!	; 0x3fc
    4824:			; <UNDEFINED> instruction: 0xf8df4968
    4828:	ldrbtmi	r9, [r9], #-420	; 0xfffffe5c
    482c:	stmdavs	fp, {r0, r3, r4, r5, r6, r7, sl, lr}
    4830:			; <UNDEFINED> instruction: 0xf0402b00
    4834:	cmpcs	r0, r4, asr #1
    4838:			; <UNDEFINED> instruction: 0xf7ff4620
    483c:			; <UNDEFINED> instruction: 0xf04fea5e
    4840:			; <UNDEFINED> instruction: 0xf04f08e1
    4844:	vstmdbmi	r2!, {s7-s261}
    4848:	ldrbtmi	r2, [sp], #-1793	; 0xfffff8ff
    484c:			; <UNDEFINED> instruction: 0xf0044606
    4850:			; <UNDEFINED> instruction: 0x4601fa1f
    4854:			; <UNDEFINED> instruction: 0xf7ff4620
    4858:	bmi	17bf1a0 <g_param_spec_ref@plt+0x17bad00>
    485c:	ldrsbgt	pc, [r8, #-143]!	; 0xffffff71	; <UNPREDICTABLE>
    4860:			; <UNDEFINED> instruction: 0xf8df2400
    4864:			; <UNDEFINED> instruction: 0x4623e178
    4868:	andcs	pc, r2, r9, asr r8	; <UNPREDICTABLE>
    486c:	teqvs	r2, lr	; <illegal shifter operand>
    4870:	andcs	pc, ip, r9, asr r8	; <UNPREDICTABLE>
    4874:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^
    4878:	bmi	16560c4 <g_param_spec_ref@plt+0x1651c24>
    487c:	ldmdbmi	r9, {r0, r4, r5, r6, r7, sp, lr}^
    4880:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    4884:	sbcs	pc, r0, r0, asr #17
    4888:	stmib	sp, {r0, r1, r2, r4, r6, fp, lr}^
    488c:			; <UNDEFINED> instruction: 0xf8cd4801
    4890:	ldrbtmi	sl, [r8], #-0
    4894:	ldmdb	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4898:	andhi	pc, r0, sp, asr #17
    489c:			; <UNDEFINED> instruction: 0x46234a53
    48a0:	ldrbtmi	r4, [sl], #-2387	; 0xfffff6ad
    48a4:	adcvs	r4, r8, r9, ror r4
    48a8:	ldrbtmi	r4, [r8], #-2130	; 0xfffff7ae
    48ac:	b	1d428b0 <g_param_spec_ref@plt+0x1d3e410>
    48b0:			; <UNDEFINED> instruction: 0xf00760e8
    48b4:	bmi	1444778 <g_param_spec_ref@plt+0x14402d8>
    48b8:	ldrbtmi	r4, [sl], #-2384	; 0xfffff6b0
    48bc:	stmdage	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    48c0:			; <UNDEFINED> instruction: 0x46034479
    48c4:	ldrbtmi	r4, [r8], #-2126	; 0xfffff7b2
    48c8:	ldm	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    48cc:			; <UNDEFINED> instruction: 0xf0076128
    48d0:	bmi	134469c <g_param_spec_ref@plt+0x13401fc>
    48d4:	ldrbtmi	r4, [sl], #-2380	; 0xfffff6b4
    48d8:	stmdage	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    48dc:			; <UNDEFINED> instruction: 0x46034479
    48e0:	ldrbtmi	r4, [r8], #-2122	; 0xfffff7b6
    48e4:	stm	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    48e8:			; <UNDEFINED> instruction: 0xf0086168
    48ec:	rsccs	pc, r3, #2293760	; 0x230000
    48f0:	stmib	sp, {r0, r1, r2, r6, r8, fp, lr}^
    48f4:	bmi	11e10fc <g_param_spec_ref@plt+0x11dcc5c>
    48f8:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    48fc:	stmdami	r6, {r0, r1, r9, sl, lr}^
    4900:			; <UNDEFINED> instruction: 0xf7ff4478
    4904:			; <UNDEFINED> instruction: 0x61a8edbc
    4908:			; <UNDEFINED> instruction: 0xf844f008
    490c:	stmdbmi	r4, {r0, r1, r6, r9, fp, lr}^
    4910:	stmdage	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    4914:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    4918:	stmdaeq	r4, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    491c:	stmdami	r1, {r0, r1, r9, sl, lr}^
    4920:			; <UNDEFINED> instruction: 0xf7ff4478
    4924:	bl	17eacc <g_param_spec_ref@plt+0x17a62c>
    4928:	tstcs	r7, r8, lsl #4
    492c:	ldrtmi	r4, [r0], -r3, lsl #12
    4930:			; <UNDEFINED> instruction: 0xf7ff61eb
    4934:	ldmdami	ip!, {r2, r3, r6, r9, fp, sp, lr, pc}
    4938:	ldmdavs	r1!, {r0, r1, r5, r9, sl, lr}
    493c:	strls	r2, [r4, -r2, lsl #4]
    4940:	strls	r4, [r2], #-1144	; 0xfffffb88
    4944:	strmi	lr, [r0], #-2509	; 0xfffff633
    4948:	andsls	pc, r4, sp, asr #17
    494c:	andhi	pc, ip, sp, asr #17
    4950:	b	ffe42954 <g_param_spec_ref@plt+0xffe3e4b4>
    4954:			; <UNDEFINED> instruction: 0x46236831
    4958:	andsls	pc, r4, sp, asr #17
    495c:	strhi	lr, [r3, -sp, asr #19]
    4960:	stmib	sp, {r1, r9, sp}^
    4964:	strls	r4, [r0], #-1025	; 0xfffffbff
    4968:	ldmdami	r0!, {r2, r7, r9, sl, lr}
    496c:	eorgt	pc, r0, r5, asr #17
    4970:			; <UNDEFINED> instruction: 0xf7ff4478
    4974:	ldmdavs	r1!, {r3, r5, r6, r7, r9, fp, sp, lr, pc}
    4978:	stmib	sp, {r0, r1, r5, r9, sl, lr}^
    497c:	stmib	sp, {r2, r8, fp, ip, sp, lr}^
    4980:	andcs	r4, r2, #131072	; 0x20000
    4984:	strmi	lr, [r0], #-2509	; 0xfffff633
    4988:	stmdami	r9!, {r2, r7, r9, sl, lr}
    498c:	eorgt	pc, r4, r5, asr #17
    4990:			; <UNDEFINED> instruction: 0xf7ff4478
    4994:	ldmdavs	r1!, {r3, r4, r6, r7, r9, fp, sp, lr, pc}
    4998:	stmib	sp, {r0, r1, r5, r9, sl, lr}^
    499c:	stmib	sp, {r2, r8, fp, ip, sp, lr}^
    49a0:	andcs	r4, r2, #131072	; 0x20000
    49a4:	strmi	lr, [r0], #-2509	; 0xfffff633
    49a8:	stmdami	r2!, {r2, r7, r9, sl, lr}
    49ac:	eorgt	pc, r8, r5, asr #17
    49b0:			; <UNDEFINED> instruction: 0xf7ff4478
    49b4:	rscvs	lr, r8, #200, 20	; 0xc8000
    49b8:	pop	{r1, r2, ip, sp, pc}
    49bc:			; <UNDEFINED> instruction: 0x462087f0
    49c0:	stc	7, cr15, [sl, #-1020]!	; 0xfffffc04
    49c4:	svclt	0x0000e737
    49c8:	andeq	r2, r2, r2, lsl r9
    49cc:	andeq	r2, r2, r0, ror #6
    49d0:	strdeq	r2, [r2], -r2	; <UNPREDICTABLE>
    49d4:	andeq	r0, r0, r0, asr #8
    49d8:	andeq	r0, r0, r8, asr r4
    49dc:			; <UNDEFINED> instruction: 0xffffff45
    49e0:	andeq	sl, r0, r4, asr #12
    49e4:	andeq	sl, r0, r6, asr r6
    49e8:	andeq	sl, r0, lr, asr #12
    49ec:	andeq	sl, r0, r6, asr #12
    49f0:	andeq	sl, r0, ip, ror #12
    49f4:	andeq	ip, r0, sl, lsl #4
    49f8:	andeq	sl, r0, lr, asr r6
    49fc:	andeq	sl, r0, r0, lsl #13
    4a00:	andeq	sl, r0, sl, lsl #13
    4a04:	andeq	sl, r0, sl, lsl #13
    4a08:	andeq	sl, r0, r0, lsr #13
    4a0c:	andeq	sl, r0, sl, lsr #13
    4a10:	andeq	ip, r0, r0, asr fp
    4a14:	andeq	sl, r0, r2, lsr #13
    4a18:			; <UNDEFINED> instruction: 0x0000a6bc
    4a1c:			; <UNDEFINED> instruction: 0x0000a6b4
    4a20:	andeq	ip, r0, r2, asr #22
    4a24:	andeq	sl, r0, r4, asr #13
    4a28:			; <UNDEFINED> instruction: 0x0000a6b0
    4a2c:	muleq	r0, r0, r6
    4a30:	andeq	sl, r0, r0, lsl #13
    4a34:	andeq	sl, r0, r0, ror r6
    4a38:			; <UNDEFINED> instruction: 0x4614b570
    4a3c:	addlt	r4, r2, sl, lsl sl
    4a40:			; <UNDEFINED> instruction: 0x46064b1a
    4a44:			; <UNDEFINED> instruction: 0x460d447a
    4a48:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    4a4c:			; <UNDEFINED> instruction: 0xf04f9301
    4a50:	movwcs	r0, #768	; 0x300
    4a54:			; <UNDEFINED> instruction: 0xf7fe9300
    4a58:	strmi	lr, [r1], -r4, ror #30
    4a5c:	mrcmi	6, 0, r4, cr4, cr0, {1}
    4a60:	b	ffec2a64 <g_param_spec_ref@plt+0xffebe5c4>
    4a64:	strbtmi	r4, [sl], -r9, lsr #12
    4a68:			; <UNDEFINED> instruction: 0xf7fe447e
    4a6c:	lsrlt	lr, r6, #31
    4a70:			; <UNDEFINED> instruction: 0x46014b10
    4a74:	ldmpl	r2!, {r5, r9, sl, lr}^
    4a78:	ldc	7, cr15, [r4], #-1020	; 0xfffffc04
    4a7c:			; <UNDEFINED> instruction: 0xf7fe4620
    4a80:	bmi	380958 <g_param_spec_ref@plt+0x37c4b8>
    4a84:	ldrbtmi	r4, [sl], #-2825	; 0xfffff4f7
    4a88:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4a8c:	subsmi	r9, sl, r1, lsl #22
    4a90:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4a94:	andlt	sp, r2, r6, lsl #2
    4a98:	stmdbls	r0, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    4a9c:			; <UNDEFINED> instruction: 0xf7ff4620
    4aa0:			; <UNDEFINED> instruction: 0xe7eeea3e
    4aa4:	b	ff7c2aa8 <g_param_spec_ref@plt+0xff7be608>
    4aa8:	andeq	r2, r2, r8, asr #2
    4aac:	andeq	r0, r0, r4, asr r4
    4ab0:	andeq	r2, r2, r4, lsr #2
    4ab4:	andeq	r0, r0, r8, lsr r4
    4ab8:	andeq	r2, r2, r6, lsl #2
    4abc:	ldrbtmi	r4, [r9], #-2305	; 0xfffff6ff
    4ac0:	stmdalt	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4ac4:	andeq	r0, r0, r7
    4ac8:			; <UNDEFINED> instruction: 0x4604b510
    4acc:	movwcs	r6, #2240	; 0x8c0
    4ad0:	smlattlt	r8, r3, r0, r6
    4ad4:	b	ffb42ad8 <g_param_spec_ref@plt+0xffb3e638>
    4ad8:	movwcs	r6, #2208	; 0x8a0
    4adc:	smlatblt	r8, r3, r0, r6
    4ae0:	mcr	7, 5, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
    4ae4:	andscs	r4, r0, r1, lsr #12
    4ae8:			; <UNDEFINED> instruction: 0x4010e8bd
    4aec:	mcrrlt	7, 15, pc, r4, cr15	; <UNPREDICTABLE>
    4af0:			; <UNDEFINED> instruction: 0x460cb538
    4af4:	stmdami	pc, {r0, r9, sl, lr}	; <UNPREDICTABLE>
    4af8:			; <UNDEFINED> instruction: 0x46224613
    4afc:			; <UNDEFINED> instruction: 0xf7ff4478
    4b00:	strmi	lr, [r5], -lr, ror #24
    4b04:			; <UNDEFINED> instruction: 0xf7ff2010
    4b08:	bmi	2ff320 <g_param_spec_ref@plt+0x2fae80>
    4b0c:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
    4b10:			; <UNDEFINED> instruction: 0x4604447b
    4b14:	stmib	r4, {r3, r5, r9, sl, lr}^
    4b18:			; <UNDEFINED> instruction: 0xf7fe2300
    4b1c:	strmi	lr, [r3], -sl, ror #29
    4b20:	rscvs	r4, r3, r7, lsl #16
    4b24:			; <UNDEFINED> instruction: 0xf7fe4478
    4b28:			; <UNDEFINED> instruction: 0x4603ef76
    4b2c:	adcvs	r4, r3, r0, lsr #12
    4b30:	svclt	0x0000bd38
    4b34:	andeq	sl, r0, r4, lsr r5
    4b38:	andeq	sl, r0, sl, lsr #10
    4b3c:	andeq	sl, r0, r8, asr #10
    4b40:	andeq	sl, r0, r4, asr #10
    4b44:	strdlt	fp, [fp], r0
    4b48:			; <UNDEFINED> instruction: 0x460e4614
    4b4c:	smlabteq	r8, sp, r9, lr
    4b50:	stcls	6, cr4, [r8, #-32]	; 0xffffffe0
    4b54:	bl	ff342b58 <g_param_spec_ref@plt+0xff33e6b8>
    4b58:			; <UNDEFINED> instruction: 0xf7fe4607
    4b5c:			; <UNDEFINED> instruction: 0x4601eeb8
    4b60:			; <UNDEFINED> instruction: 0xf7ff4628
    4b64:			; <UNDEFINED> instruction: 0xf7ffea7a
    4b68:			; <UNDEFINED> instruction: 0x4605eb1c
    4b6c:			; <UNDEFINED> instruction: 0xf7ff4620
    4b70:	mvnlt	lr, r8, ror ip
    4b74:	strmi	r4, [r4], -pc, lsl #18
    4b78:			; <UNDEFINED> instruction: 0xf04f6803
    4b7c:	stmiavs	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, sl, fp, ip, sp}
    4b80:	stmib	sp, {r3, r5, r9, sl, lr}^
    4b84:	strcs	ip, [r0, #-1796]	; 0xfffff8fc
    4b88:	ldrbtmi	r9, [r9], #-1543	; 0xfffff9f9
    4b8c:	strpl	lr, [r2, #-2509]	; 0xfffff633
    4b90:	stmiavs	r6!, {r1, r2, r8, ip, pc}^
    4b94:	strls	r4, [r1], -r8, lsl #18
    4b98:	stmdavs	r6!, {r0, r3, r4, r5, r6, sl, lr}^
    4b9c:			; <UNDEFINED> instruction: 0xf7ff9600
    4ba0:			; <UNDEFINED> instruction: 0x4620ebd4
    4ba4:			; <UNDEFINED> instruction: 0xff90f7ff
    4ba8:	andlt	r4, fp, r8, lsr #12
    4bac:	strdcs	fp, [r1], -r0
    4bb0:	ldcllt	0, cr11, [r0, #44]!	; 0x2c
    4bb4:	andeq	r0, r0, pc, lsr #32
    4bb8:	andeq	sl, r0, r8, ror #9
    4bbc:			; <UNDEFINED> instruction: 0x4614b5f0
    4bc0:	addlt	r4, r3, r7, lsr #20
    4bc4:	strmi	r4, [sp], -r7, lsr #22
    4bc8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4bcc:	movwls	r6, #6171	; 0x181b
    4bd0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4bd4:	movwls	r2, #768	; 0x300
    4bd8:	b	ffa42bdc <g_param_spec_ref@plt+0xffa3e73c>
    4bdc:	strtmi	r4, [r0], -r1, lsl #12
    4be0:	b	ec2be4 <g_param_spec_ref@plt+0xebe744>
    4be4:			; <UNDEFINED> instruction: 0xf7fe4604
    4be8:	strmi	lr, [r7], -r2, asr #29
    4bec:			; <UNDEFINED> instruction: 0xf7ff4620
    4bf0:			; <UNDEFINED> instruction: 0x4606e99c
    4bf4:	mcr	7, 3, pc, cr10, cr14, {7}	; <UNPREDICTABLE>
    4bf8:	ldrtmi	r4, [r0], -r1, lsl #12
    4bfc:	b	b42c00 <g_param_spec_ref@plt+0xb3e760>
    4c00:	b	ff3c2c04 <g_param_spec_ref@plt+0xff3be764>
    4c04:	strbtmi	r4, [sl], -r9, lsr #12
    4c08:	bl	42c0c <g_param_spec_ref@plt+0x3e76c>
    4c0c:	strmi	fp, [r5], -r8, ror #3
    4c10:			; <UNDEFINED> instruction: 0x4630463a
    4c14:			; <UNDEFINED> instruction: 0xf7ff4621
    4c18:	ldmdblt	r0!, {r0, r2, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
    4c1c:			; <UNDEFINED> instruction: 0xf7ff4628
    4c20:	bmi	47f548 <g_param_spec_ref@plt+0x47b0a8>
    4c24:	ldrbtmi	r4, [sl], #-2831	; 0xfffff4f1
    4c28:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4c2c:	subsmi	r9, sl, r1, lsl #22
    4c30:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4c34:	andlt	sp, r3, r1, lsl r1
    4c38:			; <UNDEFINED> instruction: 0x4620bdf0
    4c3c:			; <UNDEFINED> instruction: 0xf7fe2101
    4c40:	qsub16mi	lr, r0, r6
    4c44:	mrc	7, 6, APSR_nzcv, cr0, cr14, {7}
    4c48:	strtmi	lr, [r0], -r8, ror #15
    4c4c:			; <UNDEFINED> instruction: 0xf7ff9900
    4c50:	strtmi	lr, [r0], -r6, ror #18
    4c54:	mcr	7, 6, pc, cr8, cr14, {7}	; <UNPREDICTABLE>
    4c58:			; <UNDEFINED> instruction: 0xf7ffe7e3
    4c5c:	svclt	0x0000ea04
    4c60:	andeq	r1, r2, r4, asr #31
    4c64:	andeq	r0, r0, r4, asr r4
    4c68:	andeq	r1, r2, r6, ror #30
    4c6c:			; <UNDEFINED> instruction: 0x460cb570
    4c70:	stmdami	lr, {r0, r9, sl, lr}
    4c74:			; <UNDEFINED> instruction: 0xf0094478
    4c78:	strtmi	pc, [r1], -r9, lsl #24
    4c7c:	stmdami	ip, {r0, r2, r9, sl, lr}
    4c80:			; <UNDEFINED> instruction: 0xf7ff4478
    4c84:	strmi	lr, [r6], -ip, lsr #23
    4c88:			; <UNDEFINED> instruction: 0xf7ff2010
    4c8c:	bmi	27f19c <g_param_spec_ref@plt+0x27acfc>
    4c90:	ldrbtmi	r4, [sl], #-2825	; 0xfffff4f7
    4c94:			; <UNDEFINED> instruction: 0x4604447b
    4c98:	stmib	r4, {r4, r5, r9, sl, lr}^
    4c9c:			; <UNDEFINED> instruction: 0xf7fe2300
    4ca0:	stmib	r4, {r3, r5, r9, sl, fp, sp, lr, pc}^
    4ca4:	strtmi	r5, [r0], -r2
    4ca8:	svclt	0x0000bd70
    4cac:	andeq	sl, r0, r4, lsr #8
    4cb0:	andeq	sl, r0, r8, lsr r4
    4cb4:	andeq	sl, r0, sl, lsr #8
    4cb8:	andeq	sl, r0, r8, asr #8
    4cbc:	addlt	fp, r2, r0, ror r5
    4cc0:			; <UNDEFINED> instruction: 0x460d4614
    4cc4:			; <UNDEFINED> instruction: 0xf0026806
    4cc8:	strmi	pc, [r1], -r3, ror #20
    4ccc:			; <UNDEFINED> instruction: 0xf7ff4630
    4cd0:	stmdavs	lr!, {r2, r6, r7, r8, fp, sp, lr, pc}
    4cd4:			; <UNDEFINED> instruction: 0xf0024605
    4cd8:			; <UNDEFINED> instruction: 0x4601fa5b
    4cdc:			; <UNDEFINED> instruction: 0xf7ff4630
    4ce0:			; <UNDEFINED> instruction: 0x4606e9bc
    4ce4:			; <UNDEFINED> instruction: 0xf0024628
    4ce8:			; <UNDEFINED> instruction: 0x4605fe35
    4cec:	ldrtmi	r9, [r0], -r1
    4cf0:	cdp2	0, 3, cr15, cr0, cr2, {0}
    4cf4:	strtmi	r4, [r8], -r1, lsl #12
    4cf8:	mcr	7, 4, pc, cr4, cr14, {7}	; <UNPREDICTABLE>
    4cfc:			; <UNDEFINED> instruction: 0xf000fb04
    4d00:	ldcllt	0, cr11, [r0, #-8]!
    4d04:	ldrlt	r4, [r0, #-2063]	; 0xfffff7f1
    4d08:	svchi	0x005bf3bf
    4d0c:	addlt	r4, r2, r8, ror r4
    4d10:	vtbl.8	d6, {d15-d18}, d3
    4d14:	movwls	r8, #8027	; 0x1f5b
    4d18:			; <UNDEFINED> instruction: 0xb1239b01
    4d1c:	ldrbtmi	r4, [fp], #-2826	; 0xfffff4f6
    4d20:	andlt	r6, r2, r8, lsl fp
    4d24:			; <UNDEFINED> instruction: 0xf100bd10
    4d28:			; <UNDEFINED> instruction: 0x46200430
    4d2c:	b	1a42d30 <g_param_spec_ref@plt+0x1a3e890>
    4d30:	rscsle	r2, r3, r0, lsl #16
    4d34:	stc2l	7, cr15, [r6, #-1020]	; 0xfffffc04
    4d38:	strtmi	r4, [r0], -r1, lsl #12
    4d3c:	b	ff7c2d40 <g_param_spec_ref@plt+0xff7be8a0>
    4d40:	svclt	0x0000e7ec
    4d44:	andeq	r2, r2, r0, lsr r4
    4d48:	andeq	r2, r2, lr, lsl r4
    4d4c:			; <UNDEFINED> instruction: 0x4616b570
    4d50:	addlt	r4, r2, r7, lsl sl
    4d54:			; <UNDEFINED> instruction: 0x46054b17
    4d58:	strcs	r4, [r0], #-1146	; 0xfffffb86
    4d5c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    4d60:			; <UNDEFINED> instruction: 0xf04f9301
    4d64:			; <UNDEFINED> instruction: 0xf7ff0300
    4d68:	strmi	pc, [r1], -sp, asr #31
    4d6c:			; <UNDEFINED> instruction: 0xf7ff4628
    4d70:	bmi	47f348 <g_param_spec_ref@plt+0x47aea8>
    4d74:	strbtmi	r4, [fp], -r1, lsr #12
    4d78:	strls	r4, [r0], #-1146	; 0xfffffb86
    4d7c:	ldrtmi	r4, [r0], -r5, lsl #12
    4d80:	stmdb	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4d84:	blls	171c0 <g_param_spec_ref@plt+0x12d20>
    4d88:	ldrbtmi	r4, [r9], #-1570	; 0xfffff9de
    4d8c:	bvs	ff256634 <g_param_spec_ref@plt+0xff252194>
    4d90:	mrc	7, 0, APSR_nzcv, cr8, cr14, {7}
    4d94:	blmi	1d75c4 <g_param_spec_ref@plt+0x1d3124>
    4d98:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4d9c:	blls	5ee0c <g_param_spec_ref@plt+0x5a96c>
    4da0:			; <UNDEFINED> instruction: 0xf04f405a
    4da4:	mrsle	r0, SP_irq
    4da8:	ldcllt	0, cr11, [r0, #-8]!
    4dac:	ldmdb	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4db0:	andeq	r1, r2, r4, lsr lr
    4db4:	andeq	r0, r0, r4, asr r4
    4db8:	andeq	sl, r0, r0, ror r3
    4dbc:			; <UNDEFINED> instruction: 0x000223b2
    4dc0:	strdeq	r1, [r2], -r4
    4dc4:			; <UNDEFINED> instruction: 0x4616b570
    4dc8:	addlt	r4, r2, r7, lsl sl
    4dcc:			; <UNDEFINED> instruction: 0x46054b17
    4dd0:	strcs	r4, [r0], #-1146	; 0xfffffb86
    4dd4:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    4dd8:			; <UNDEFINED> instruction: 0xf04f9301
    4ddc:			; <UNDEFINED> instruction: 0xf7ff0300
    4de0:			; <UNDEFINED> instruction: 0x4601ff91
    4de4:			; <UNDEFINED> instruction: 0xf7ff4628
    4de8:	bmi	47f2d0 <g_param_spec_ref@plt+0x47ae30>
    4dec:	strbtmi	r4, [fp], -r1, lsr #12
    4df0:	strls	r4, [r0], #-1146	; 0xfffffb86
    4df4:	ldrtmi	r4, [r0], -r5, lsl #12
    4df8:	stmdb	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4dfc:	blls	17238 <g_param_spec_ref@plt+0x12d98>
    4e00:	ldrbtmi	r4, [r9], #-1570	; 0xfffff9de
    4e04:	bvs	fe2566ac <g_param_spec_ref@plt+0xfe25220c>
    4e08:	ldcl	7, cr15, [ip, #1016]	; 0x3f8
    4e0c:	blmi	1d763c <g_param_spec_ref@plt+0x1d319c>
    4e10:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4e14:	blls	5ee84 <g_param_spec_ref@plt+0x5a9e4>
    4e18:			; <UNDEFINED> instruction: 0xf04f405a
    4e1c:	mrsle	r0, SP_irq
    4e20:	ldcllt	0, cr11, [r0, #-8]!
    4e24:	ldmdb	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4e28:			; <UNDEFINED> instruction: 0x00021dbc
    4e2c:	andeq	r0, r0, r4, asr r4
    4e30:	strdeq	sl, [r0], -r8
    4e34:	andeq	r2, r2, sl, lsr r3
    4e38:	andeq	r1, r2, ip, ror sp
    4e3c:			; <UNDEFINED> instruction: 0x4616b570
    4e40:	addlt	r4, r2, r7, lsl sl
    4e44:			; <UNDEFINED> instruction: 0x46054b17
    4e48:	strcs	r4, [r0], #-1146	; 0xfffffb86
    4e4c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    4e50:			; <UNDEFINED> instruction: 0xf04f9301
    4e54:			; <UNDEFINED> instruction: 0xf7ff0300
    4e58:			; <UNDEFINED> instruction: 0x4601ff55
    4e5c:			; <UNDEFINED> instruction: 0xf7ff4628
    4e60:	bmi	47f258 <g_param_spec_ref@plt+0x47adb8>
    4e64:	strbtmi	r4, [fp], -r1, lsr #12
    4e68:	strls	r4, [r0], #-1146	; 0xfffffb86
    4e6c:	ldrtmi	r4, [r0], -r5, lsl #12
    4e70:	stmia	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4e74:	blls	172b0 <g_param_spec_ref@plt+0x12e10>
    4e78:	ldrbtmi	r4, [r9], #-1570	; 0xfffff9de
    4e7c:	bvs	1256724 <g_param_spec_ref@plt+0x1252284>
    4e80:	stc	7, cr15, [r0, #1016]!	; 0x3f8
    4e84:	blmi	1d76b4 <g_param_spec_ref@plt+0x1d3214>
    4e88:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4e8c:	blls	5eefc <g_param_spec_ref@plt+0x5aa5c>
    4e90:			; <UNDEFINED> instruction: 0xf04f405a
    4e94:	mrsle	r0, SP_irq
    4e98:	ldcllt	0, cr11, [r0, #-8]!
    4e9c:	stmia	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4ea0:	andeq	r1, r2, r4, asr #26
    4ea4:	andeq	r0, r0, r4, asr r4
    4ea8:	andeq	sl, r0, r0, lsl #5
    4eac:	andeq	r2, r2, r2, asr #5
    4eb0:	andeq	r1, r2, r4, lsl #26
    4eb4:			; <UNDEFINED> instruction: 0x4616b570
    4eb8:	addlt	r4, r2, r7, lsl sl
    4ebc:			; <UNDEFINED> instruction: 0x46054b17
    4ec0:	strcs	r4, [r0], #-1146	; 0xfffffb86
    4ec4:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    4ec8:			; <UNDEFINED> instruction: 0xf04f9301
    4ecc:			; <UNDEFINED> instruction: 0xf7ff0300
    4ed0:			; <UNDEFINED> instruction: 0x4601ff19
    4ed4:			; <UNDEFINED> instruction: 0xf7ff4628
    4ed8:	bmi	47f1e0 <g_param_spec_ref@plt+0x47ad40>
    4edc:	strbtmi	r4, [fp], -r1, lsr #12
    4ee0:	strls	r4, [r0], #-1146	; 0xfffffb86
    4ee4:	ldrtmi	r4, [r0], -r5, lsl #12
    4ee8:	stm	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4eec:	blls	17328 <g_param_spec_ref@plt+0x12e88>
    4ef0:	ldrbtmi	r4, [r9], #-1570	; 0xfffff9de
    4ef4:	bvs	25679c <g_param_spec_ref@plt+0x2522fc>
    4ef8:	stcl	7, cr15, [r4, #-1016]!	; 0xfffffc08
    4efc:	blmi	1d772c <g_param_spec_ref@plt+0x1d328c>
    4f00:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4f04:	blls	5ef74 <g_param_spec_ref@plt+0x5aad4>
    4f08:			; <UNDEFINED> instruction: 0xf04f405a
    4f0c:	mrsle	r0, SP_irq
    4f10:	ldcllt	0, cr11, [r0, #-8]!
    4f14:	stmia	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4f18:	andeq	r1, r2, ip, asr #25
    4f1c:	andeq	r0, r0, r4, asr r4
    4f20:	andeq	sl, r0, r8, lsl #4
    4f24:	andeq	r2, r2, sl, asr #4
    4f28:	andeq	r1, r2, ip, lsl #25
    4f2c:			; <UNDEFINED> instruction: 0x4615b5f0
    4f30:	addslt	r4, r1, sl, lsr #20
    4f34:	svcge	0x000e4b2a
    4f38:			; <UNDEFINED> instruction: 0x4608447a
    4f3c:			; <UNDEFINED> instruction: 0x26004639
    4f40:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    4f44:			; <UNDEFINED> instruction: 0xf04f930f
    4f48:	strls	r0, [lr], -r0, lsl #6
    4f4c:	stcl	7, cr15, [r4], {254}	; 0xfe
    4f50:	eorsle	r2, r7, r0, lsl #16
    4f54:	strtmi	r4, [r8], -r4, lsl #12
    4f58:	stmib	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4f5c:	ldrbtmi	r4, [pc], #-3873	; 4f64 <g_param_spec_ref@plt+0xac4>
    4f60:			; <UNDEFINED> instruction: 0xf7ff900d
    4f64:	blmi	844aa8 <g_param_spec_ref@plt+0x840608>
    4f68:			; <UNDEFINED> instruction: 0x960b4631
    4f6c:	movwls	r4, #38011	; 0x947b
    4f70:			; <UNDEFINED> instruction: 0x96024b1e
    4f74:	strls	r4, [r0, #-1147]	; 0xfffffb85
    4f78:	cdpmi	3, 1, cr9, cr13, cr6, {0}
    4f7c:	blmi	7983f8 <g_param_spec_ref@plt+0x793f58>
    4f80:	ldrbtmi	r4, [sp], #-1150	; 0xfffffb82
    4f84:	ldrbtmi	r9, [fp], #-1544	; 0xfffff9f8
    4f88:	movwls	r9, #5383	; 0x1507
    4f8c:	ldcmi	14, cr4, [ip, #-108]	; 0xffffff94
    4f90:	ldrbtmi	r4, [lr], #-2844	; 0xfffff4e4
    4f94:	ldrbtmi	r9, [sp], #-2573	; 0xfffff5f3
    4f98:	strls	r4, [r4], #-1147	; 0xfffffb85
    4f9c:	strls	r9, [r5], -sl, lsl #14
    4fa0:			; <UNDEFINED> instruction: 0xf7fe9503
    4fa4:	strtmi	lr, [r0], -r4, lsr #27
    4fa8:	ldc	7, cr15, [lr, #-1016]	; 0xfffffc08
    4fac:	blmi	31780c <g_param_spec_ref@plt+0x31336c>
    4fb0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4fb4:	blls	3df024 <g_param_spec_ref@plt+0x3dab84>
    4fb8:			; <UNDEFINED> instruction: 0xf04f405a
    4fbc:	mrsle	r0, (UNDEF: 59)
    4fc0:	ldcllt	0, cr11, [r0, #68]!	; 0x44
    4fc4:			; <UNDEFINED> instruction: 0x46384911
    4fc8:			; <UNDEFINED> instruction: 0xf7ff4479
    4fcc:	stmdbls	lr, {r2, r6, r7, r8, fp, sp, lr, pc}
    4fd0:			; <UNDEFINED> instruction: 0xf7fe4628
    4fd4:	strb	lr, [r9, r4, lsr #31]!
    4fd8:	stmda	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4fdc:	andeq	r1, r2, r4, asr ip
    4fe0:	andeq	r0, r0, r4, asr r4
    4fe4:	ldrdeq	sl, [r0], -sl	; <UNPREDICTABLE>
    4fe8:	andeq	sl, r0, r0, lsr #3
    4fec:	andeq	sl, r0, ip, lsl #2
    4ff0:	andeq	sl, r0, r8, ror #1
    4ff4:	muleq	r0, lr, r1
    4ff8:	andeq	sl, r0, r2, asr #3
    4ffc:	muleq	r0, lr, r1
    5000:	andeq	sl, r0, r2, lsr #3
    5004:			; <UNDEFINED> instruction: 0xfffffa9d
    5008:	ldrdeq	r1, [r2], -ip
    500c:	andeq	sl, r0, r4, lsr #2
    5010:			; <UNDEFINED> instruction: 0x4604b5f0
    5014:	cmnlt	r8, fp, lsl #1
    5018:	cmplt	fp, r3, lsl #16
    501c:	strcs	r4, [r0, #-2592]	; 0xfffff5e0
    5020:	stmdami	r1!, {r5, r8, fp, lr}
    5024:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    5028:			; <UNDEFINED> instruction: 0xf7fe4478
    502c:	qadd16mi	lr, r8, r4
    5030:	ldcllt	0, cr11, [r0, #44]!	; 0x2c
    5034:	tstcs	r0, r2, lsr #12
    5038:			; <UNDEFINED> instruction: 0xf7ff2001
    503c:			; <UNDEFINED> instruction: 0x4605e8dc
    5040:			; <UNDEFINED> instruction: 0xf7ffb338
    5044:	blmi	6849c8 <g_param_spec_ref@plt+0x680528>
    5048:			; <UNDEFINED> instruction: 0x46224e19
    504c:	movwls	r4, #33915	; 0x847b
    5050:	ldrbtmi	r4, [lr], #-2840	; 0xfffff4e8
    5054:	tstcs	r0, r8, lsl pc
    5058:	movwls	r4, #21627	; 0x547b
    505c:	ldrbtmi	r4, [pc], #-2839	; 5064 <g_param_spec_ref@plt+0xbc4>
    5060:	ldrbtmi	r9, [fp], #-1543	; 0xfffff9f9
    5064:	movwls	r4, #7702	; 0x1e16
    5068:	ldrbtmi	r4, [lr], #-3094	; 0xfffff3ea
    506c:	strls	r4, [r2, #-2838]	; 0xfffff4ea
    5070:	ldrbtmi	r4, [fp], #-1148	; 0xfffffb84
    5074:	stmib	sp, {r1, r2, r8, r9, sl, ip, pc}^
    5078:	tstls	r9, r3, lsl #12
    507c:			; <UNDEFINED> instruction: 0xf7fe9100
    5080:	strmi	lr, [r3], -r0, lsl #31
    5084:	ldrmi	r4, [sp], -r8, lsr #12
    5088:	stc	7, cr15, [lr], #1016	; 0x3f8
    508c:	andlt	r4, fp, r8, lsr #12
    5090:	stmdbmi	lr, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    5094:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    5098:	ldmdb	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    509c:	svclt	0x0000e7f6
    50a0:	andeq	sl, r0, ip, lsr #2
    50a4:	andeq	sl, r0, sl, ror #6
    50a8:	andeq	sl, r0, r8, rrx
    50ac:	andeq	r9, r0, ip, ror #31
    50b0:	strheq	sl, [r0], -sl	; <UNPREDICTABLE>
    50b4:	andeq	sl, r0, r8, asr #1
    50b8:	andeq	sl, r0, sl
    50bc:	ldrdeq	sl, [r0], -r6
    50c0:	andeq	sl, r0, r6, lsl r0
    50c4:	andeq	sl, r0, r0, asr #1
    50c8:	ldrdeq	sl, [r0], -r6
    50cc:	ldrdeq	sl, [r0], -sl	; <UNPREDICTABLE>
    50d0:			; <UNDEFINED> instruction: 0x460eb570
    50d4:			; <UNDEFINED> instruction: 0x46044615
    50d8:			; <UNDEFINED> instruction: 0xf7ffb158
    50dc:	stmdavs	r3!, {r2, r5, r7, r8, fp, sp, lr, pc}
    50e0:	tstlt	r3, r1, lsl #12
    50e4:	addmi	r6, r3, #1769472	; 0x1b0000
    50e8:	strtmi	sp, [r0], -r3
    50ec:	svc	0x0054f7fe
    50f0:	ldrsblt	fp, [r6, #-16]
    50f4:	bmi	4d7544 <g_param_spec_ref@plt+0x4d30a4>
    50f8:	ldrbtmi	r4, [r9], #-2067	; 0xfffff7ed
    50fc:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    5100:	tstcc	r0, sl, ror r4
    5104:			; <UNDEFINED> instruction: 0xf7fe4478
    5108:	strtmi	fp, [fp], -r3, lsr #29
    510c:			; <UNDEFINED> instruction: 0x46214632
    5110:			; <UNDEFINED> instruction: 0xf7fe4630
    5114:	bmi	380eb4 <g_param_spec_ref@plt+0x37ca14>
    5118:	ldrbtmi	r4, [sl], #-1569	; 0xfffff9df
    511c:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    5120:	andcs	r4, r1, r3, lsl #12
    5124:	stclt	7, cr15, [r8], {254}	; 0xfe
    5128:	bmi	297554 <g_param_spec_ref@plt+0x2930b4>
    512c:	ldrbtmi	r4, [r9], #-2058	; 0xfffff7f6
    5130:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    5134:	tstcc	r0, sl, ror r4
    5138:			; <UNDEFINED> instruction: 0xf7fe4478
    513c:	svclt	0x0000be89
    5140:	muleq	r0, r6, r2
    5144:	strheq	sl, [r0], -ip
    5148:	andeq	r9, r0, ip, lsl #31
    514c:			; <UNDEFINED> instruction: 0xfffffe0f
    5150:	andeq	sl, r0, r2, ror #4
    5154:	andeq	sl, r0, r8, asr r0
    5158:	andeq	r9, r0, r8, asr pc
    515c:	addlt	fp, r3, r0, lsr r5
    5160:			; <UNDEFINED> instruction: 0x460db1f0
    5164:			; <UNDEFINED> instruction: 0xf7ff4604
    5168:	stmdavs	r3!, {r1, r5, fp, sp, lr, pc}
    516c:	tstlt	r3, r1, lsl #12
    5170:	addmi	r6, r3, #1769472	; 0x1b0000
    5174:	strtmi	sp, [r0], -r5
    5178:			; <UNDEFINED> instruction: 0xf7fe9101
    517c:	stmdbls	r1, {r1, r2, r3, r8, r9, sl, fp, sp, lr, pc}
    5180:	biclt	fp, sp, r0, ror r1
    5184:			; <UNDEFINED> instruction: 0xb1bb682b
    5188:	bmi	4575d0 <g_param_spec_ref@plt+0x453130>
    518c:	ldrbtmi	r4, [r9], #-2065	; 0xfffff7ef
    5190:			; <UNDEFINED> instruction: 0x3128447a
    5194:			; <UNDEFINED> instruction: 0xf7fe4478
    5198:	andcs	lr, r0, lr, asr lr
    519c:	ldclt	0, cr11, [r0, #-12]!
    51a0:	bmi	3975dc <g_param_spec_ref@plt+0x39313c>
    51a4:	ldrbtmi	r4, [r9], #-2062	; 0xfffff7f2
    51a8:			; <UNDEFINED> instruction: 0x3128447a
    51ac:			; <UNDEFINED> instruction: 0xf7fe4478
    51b0:	andcs	lr, r0, r2, asr lr
    51b4:	ldclt	0, cr11, [r0, #-12]!
    51b8:			; <UNDEFINED> instruction: 0xf7fe4620
    51bc:	strtmi	lr, [r9], -lr, asr #30
    51c0:	pop	{r0, r1, ip, sp, pc}
    51c4:			; <UNDEFINED> instruction: 0xf7fe4030
    51c8:	svclt	0x0000bf59
    51cc:	andeq	sl, r0, r2, lsl #4
    51d0:	andeq	r9, r0, r0, asr #31
    51d4:	strdeq	r9, [r0], -ip
    51d8:	andeq	sl, r0, sl, ror #3
    51dc:	andeq	sl, r0, r8, lsr #32
    51e0:	andeq	r9, r0, r4, ror #29
    51e4:	svcmi	0x00f0e92d
    51e8:	bmi	16d6a48 <g_param_spec_ref@plt+0x16d25a8>
    51ec:	blmi	16f1418 <g_param_spec_ref@plt+0x16ecf78>
    51f0:	ldrbtmi	r4, [sl], #-1540	; 0xfffff9fc
    51f4:			; <UNDEFINED> instruction: 0x460d4f5a
    51f8:	ldrbtmi	r5, [pc], #-2259	; 5200 <g_param_spec_ref@plt+0xd60>
    51fc:	movwls	r6, #30747	; 0x781b
    5200:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    5204:	movwls	r2, #21248	; 0x5300
    5208:	ldc2l	7, cr15, [ip, #-1020]!	; 0xfffffc04
    520c:			; <UNDEFINED> instruction: 0xf0002c00
    5210:	stmdavs	r3!, {r0, r2, r3, r7, pc}
    5214:	tstlt	r3, r1, lsl #12
    5218:	addsmi	r6, r8, #1769472	; 0x1b0000
    521c:	strtmi	sp, [r0], -r5
    5220:	mrc	7, 5, APSR_nzcv, cr10, cr14, {7}
    5224:			; <UNDEFINED> instruction: 0xf0002800
    5228:	movtlt	r8, #20609	; 0x5081
    522c:	ldm	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5230:	strmi	r6, [r1], -fp, lsr #16
    5234:	ldmdavs	fp, {r0, r1, r4, r8, ip, sp, pc}
    5238:	eorle	r4, r0, r3, lsl #5
    523c:			; <UNDEFINED> instruction: 0xf7fe4628
    5240:	stmiblt	r0!, {r2, r3, r5, r7, r9, sl, fp, sp, lr, pc}^
    5244:	bmi	1217768 <g_param_spec_ref@plt+0x12132c8>
    5248:	ldrbtmi	r4, [r9], #-2120	; 0xfffff7b8
    524c:	hvccc	1098	; 0x44a
    5250:			; <UNDEFINED> instruction: 0xf7fe4478
    5254:	stcls	14, cr14, [r5], {-0}
    5258:			; <UNDEFINED> instruction: 0x4620b11c
    525c:			; <UNDEFINED> instruction: 0xf7fe2400
    5260:	bmi	1100958 <g_param_spec_ref@plt+0x10fc4b8>
    5264:	ldrbtmi	r4, [sl], #-2877	; 0xfffff4c3
    5268:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    526c:	subsmi	r9, sl, r7, lsl #22
    5270:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    5274:	strtmi	sp, [r0], -r4, ror #2
    5278:	pop	{r0, r3, ip, sp, pc}
    527c:	ldrshlt	r8, [lr, #-240]	; 0xffffff10
    5280:	cmplt	fp, r3, lsr r8
    5284:	bmi	f17778 <g_param_spec_ref@plt+0xf132d8>
    5288:	ldrbtmi	r4, [r9], #-2108	; 0xfffff7c4
    528c:	hvccc	1098	; 0x44a
    5290:			; <UNDEFINED> instruction: 0xf7fe4478
    5294:	ldrb	lr, [lr, r0, ror #27]
    5298:	bl	643298 <g_param_spec_ref@plt+0x63edf8>
    529c:	strtmi	r4, [r0], -r0, lsl #13
    52a0:			; <UNDEFINED> instruction: 0xf7fe4641
    52a4:			; <UNDEFINED> instruction: 0xf04feeda
    52a8:	strdls	r3, [r0, -pc]
    52ac:	ldmdbmi	r4!, {r8, r9, sp}
    52b0:			; <UNDEFINED> instruction: 0x9602461a
    52b4:	strls	r4, [r1, #-1145]	; 0xfffffb87
    52b8:	stc	7, cr15, [r4], #-1016	; 0xfffffc08
    52bc:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
    52c0:	strbmi	sp, [r1], -r9, asr #1
    52c4:			; <UNDEFINED> instruction: 0xf7fe4620
    52c8:			; <UNDEFINED> instruction: 0xf8dfeec8
    52cc:			; <UNDEFINED> instruction: 0xf7fe90b8
    52d0:	blmi	b81078 <g_param_spec_ref@plt+0xb7cbd8>
    52d4:	beq	641710 <g_param_spec_ref@plt+0x63d270>
    52d8:			; <UNDEFINED> instruction: 0x468044f9
    52dc:			; <UNDEFINED> instruction: 0xf7fe58f8
    52e0:	stmdbmi	sl!, {r2, r3, r6, r8, r9, fp, sp, lr, pc}
    52e4:	ldrbtmi	sl, [r9], #-2565	; 0xfffff5fb
    52e8:	ldrbmi	r4, [r8], -r7, lsl #12
    52ec:	ldc	7, cr15, [r8, #1016]!	; 0x3f8
    52f0:	stmdbls	r6, {r0, r1, r3, sp, lr, pc}
    52f4:			; <UNDEFINED> instruction: 0x462a4633
    52f8:			; <UNDEFINED> instruction: 0xf0024640
    52fc:			; <UNDEFINED> instruction: 0x4604fddf
    5300:	strmi	fp, [r1], -r0, lsl #6
    5304:			; <UNDEFINED> instruction: 0xf7fe4638
    5308:	stmdals	r5, {r2, r4, r5, r6, sl, fp, sp, lr, pc}
    530c:	ldrbmi	r2, [r2], -r0, lsl #6
    5310:			; <UNDEFINED> instruction: 0xf7fe4649
    5314:	stmdacs	r0, {r2, r4, r6, r8, sl, fp, sp, lr, pc}
    5318:	stmdals	r5, {r0, r1, r3, r5, r6, r7, r8, ip, lr, pc}
    531c:	tstlt	r8, ip, lsr r6
    5320:	ldcl	7, cr15, [sl, #-1016]	; 0xfffffc08
    5324:			; <UNDEFINED> instruction: 0xf7fe4658
    5328:	ldr	lr, [sl, r4, asr #29]
    532c:	bmi	657794 <g_param_spec_ref@plt+0x6532f4>
    5330:	ldrbtmi	r4, [r9], #-2073	; 0xfffff7e7
    5334:	hvccc	1098	; 0x44a
    5338:			; <UNDEFINED> instruction: 0xf7fe4478
    533c:	str	lr, [sl, ip, lsl #27]
    5340:	mrc	7, 4, APSR_nzcv, cr0, cr14, {7}
    5344:	tstlt	r8, r5, lsl #16
    5348:	stcl	7, cr15, [r6, #-1016]	; 0xfffffc08
    534c:	rscle	r2, r9, r0, lsl #30
    5350:			; <UNDEFINED> instruction: 0xf7fe4638
    5354:	strb	lr, [r5, r4, lsr #31]!
    5358:	muleq	r2, sl, r9
    535c:	andeq	r0, r0, r4, asr r4
    5360:	muleq	r2, r2, r9
    5364:	andeq	sl, r0, r6, asr #2
    5368:	andeq	r9, r0, ip, lsr #31
    536c:	andeq	r9, r0, r0, asr #28
    5370:	andeq	r1, r2, r6, lsr #18
    5374:	andeq	sl, r0, r6, lsl #2
    5378:	andeq	r9, r0, r4, asr #29
    537c:	andeq	r9, r0, r0, lsl #28
    5380:	andeq	r9, r0, ip, ror #30
    5384:	andeq	r9, r0, r0, lsl lr
    5388:	andeq	r0, r0, r8, lsr r4
    538c:	andeq	r9, r0, r6, asr #30
    5390:	andeq	sl, r0, lr, asr r0
    5394:	andeq	r9, r0, ip, lsr #29
    5398:	andeq	r9, r0, r8, asr sp
    539c:	mvnsmi	lr, sp, lsr #18
    53a0:	addlt	r4, r2, pc, lsl #12
    53a4:	ldrmi	r2, [r0], r0, lsl #2
    53a8:			; <UNDEFINED> instruction: 0xff1cf7ff
    53ac:	orrslt	r4, r8, #6291456	; 0x600000
    53b0:			; <UNDEFINED> instruction: 0xb32b6843
    53b4:	and	r2, r9, r0, lsl #8
    53b8:	cdp2	0, 4, cr15, cr10, cr2, {0}
    53bc:	ldrtmi	r4, [r8], -r1, lsl #12
    53c0:	bl	8433c0 <g_param_spec_ref@plt+0x83ef20>
    53c4:	ldmdavs	r3!, {r3, r7, r8, ip, sp, pc}^
    53c8:	ldmdble	r9, {r0, r1, r5, r7, r9, lr}
    53cc:			; <UNDEFINED> instruction: 0xf8536833
    53d0:	strcc	r5, [r1], #-36	; 0xffffffdc
    53d4:			; <UNDEFINED> instruction: 0xf0024628
    53d8:			; <UNDEFINED> instruction: 0x4601fe11
    53dc:			; <UNDEFINED> instruction: 0xf7fe4638
    53e0:			; <UNDEFINED> instruction: 0x4603eb12
    53e4:	blcs	16c8c <g_param_spec_ref@plt+0x127ec>
    53e8:	strtmi	sp, [r8], -r6, ror #3
    53ec:	stc	7, cr15, [ip], #-1016	; 0xfffffc08
    53f0:	ldrtmi	r4, [r0], -r4, lsl #12
    53f4:	svc	0x0052f7fe
    53f8:	andlt	r4, r2, r0, lsr #12
    53fc:	ldrhhi	lr, [r0, #141]!	; 0x8d
    5400:	mrc	7, 0, APSR_nzcv, cr14, cr14, {7}
    5404:	andcs	r4, sp, #5120	; 0x1400
    5408:	ldrbtmi	r9, [fp], #-1792	; 0xfffff900
    540c:	strmi	r2, [r1], -r0, lsl #8
    5410:			; <UNDEFINED> instruction: 0xf7fe4640
    5414:	strb	lr, [ip, ip, asr #26]!
    5418:	strb	r4, [sp, r4, lsl #12]!
    541c:	andeq	r9, r0, sl, lsr #28
    5420:	svcmi	0x00f0e92d
    5424:	bmi	16d6c84 <g_param_spec_ref@plt+0x16d27e4>
    5428:	blmi	16f1654 <g_param_spec_ref@plt+0x16ed1b4>
    542c:	ldrbtmi	r4, [sl], #-1540	; 0xfffff9fc
    5430:			; <UNDEFINED> instruction: 0x460d4f5a
    5434:	ldrbtmi	r5, [pc], #-2259	; 543c <g_param_spec_ref@plt+0xf9c>
    5438:	movwls	r6, #30747	; 0x781b
    543c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    5440:	movwls	r2, #21248	; 0x5300
    5444:	mrrc2	7, 15, pc, lr, cr15	; <UNPREDICTABLE>
    5448:			; <UNDEFINED> instruction: 0xf0002c00
    544c:	stmdavs	r3!, {r0, r2, r3, r7, pc}
    5450:	tstlt	r3, r1, lsl #12
    5454:	addsmi	r6, r8, #1769472	; 0x1b0000
    5458:	strtmi	sp, [r0], -r5
    545c:	ldc	7, cr15, [ip, #1016]	; 0x3f8
    5460:			; <UNDEFINED> instruction: 0xf0002800
    5464:	movtlt	r8, #20609	; 0x5081
    5468:	svc	0x00dcf7fe
    546c:	strmi	r6, [r1], -fp, lsr #16
    5470:	ldmdavs	fp, {r0, r1, r4, r8, ip, sp, pc}
    5474:	eorle	r4, r0, r3, lsl #5
    5478:			; <UNDEFINED> instruction: 0xf7fe4628
    547c:	stmiblt	r0!, {r1, r2, r3, r7, r8, sl, fp, sp, lr, pc}^
    5480:	bmi	12179a4 <g_param_spec_ref@plt+0x1213504>
    5484:	ldrbtmi	r4, [r9], #-2120	; 0xfffff7b8
    5488:	cmpcc	ip, sl, ror r4
    548c:			; <UNDEFINED> instruction: 0xf7fe4478
    5490:	stcls	12, cr14, [r5], {226}	; 0xe2
    5494:			; <UNDEFINED> instruction: 0x4620b11c
    5498:			; <UNDEFINED> instruction: 0xf7fe2400
    549c:	bmi	110071c <g_param_spec_ref@plt+0x10fc27c>
    54a0:	ldrbtmi	r4, [sl], #-2877	; 0xfffff4c3
    54a4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    54a8:	subsmi	r9, sl, r7, lsl #22
    54ac:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    54b0:	strtmi	sp, [r0], -r4, ror #2
    54b4:	pop	{r0, r3, ip, sp, pc}
    54b8:	ldrshlt	r8, [lr, #-240]	; 0xffffff10
    54bc:	cmplt	fp, r3, lsr r8
    54c0:	bmi	f179b4 <g_param_spec_ref@plt+0xf13514>
    54c4:	ldrbtmi	r4, [r9], #-2108	; 0xfffff7c4
    54c8:	cmpcc	ip, sl, ror r4
    54cc:			; <UNDEFINED> instruction: 0xf7fe4478
    54d0:	ldrb	lr, [lr, r2, asr #25]
    54d4:	ldmib	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    54d8:	strtmi	r4, [r0], -r0, lsl #13
    54dc:			; <UNDEFINED> instruction: 0xf7fe4641
    54e0:			; <UNDEFINED> instruction: 0xf04fedbc
    54e4:	strdls	r3, [r0, -pc]
    54e8:	ldmdbmi	r4!, {r8, r9, sp}
    54ec:			; <UNDEFINED> instruction: 0x9602461a
    54f0:	strls	r4, [r1, #-1145]	; 0xfffffb87
    54f4:	bl	1c34f4 <g_param_spec_ref@plt+0x1bf054>
    54f8:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
    54fc:	strbmi	sp, [r1], -r9, asr #1
    5500:			; <UNDEFINED> instruction: 0xf7fe4620
    5504:			; <UNDEFINED> instruction: 0xf8dfedaa
    5508:			; <UNDEFINED> instruction: 0xf7fe90b8
    550c:	blmi	b80e3c <g_param_spec_ref@plt+0xb7c99c>
    5510:	beq	64194c <g_param_spec_ref@plt+0x63d4ac>
    5514:			; <UNDEFINED> instruction: 0x468044f9
    5518:			; <UNDEFINED> instruction: 0xf7fe58f8
    551c:	stmdbmi	sl!, {r1, r2, r3, r5, r9, fp, sp, lr, pc}
    5520:	ldrbtmi	sl, [r9], #-2565	; 0xfffff5fb
    5524:	ldrbmi	r4, [r8], -r7, lsl #12
    5528:	ldc	7, cr15, [sl], {254}	; 0xfe
    552c:	stmdbls	r6, {r0, r1, r3, sp, lr, pc}
    5530:			; <UNDEFINED> instruction: 0x462a4633
    5534:			; <UNDEFINED> instruction: 0xf0014640
    5538:	strmi	pc, [r4], -pc, asr #28
    553c:	strmi	fp, [r1], -r0, lsl #6
    5540:			; <UNDEFINED> instruction: 0xf7fe4638
    5544:	stmdals	r5, {r1, r2, r4, r6, r8, r9, fp, sp, lr, pc}
    5548:	ldrbmi	r2, [r2], -r0, lsl #6
    554c:			; <UNDEFINED> instruction: 0xf7fe4649
    5550:	stmdacs	r0, {r1, r2, r4, r5, sl, fp, sp, lr, pc}
    5554:	stmdals	r5, {r0, r1, r3, r5, r6, r7, r8, ip, lr, pc}
    5558:	tstlt	r8, ip, lsr r6
    555c:	ldc	7, cr15, [ip], #-1016	; 0xfffffc08
    5560:			; <UNDEFINED> instruction: 0xf7fe4658
    5564:	ldr	lr, [sl, r6, lsr #27]
    5568:	bmi	6579d0 <g_param_spec_ref@plt+0x653530>
    556c:	ldrbtmi	r4, [r9], #-2073	; 0xfffff7e7
    5570:	cmpcc	ip, sl, ror r4
    5574:			; <UNDEFINED> instruction: 0xf7fe4478
    5578:	str	lr, [sl, lr, ror #24]
    557c:	ldcl	7, cr15, [r2, #-1016]!	; 0xfffffc08
    5580:	tstlt	r8, r5, lsl #16
    5584:	stc	7, cr15, [r8], #-1016	; 0xfffffc08
    5588:	rscle	r2, r9, r0, lsl #30
    558c:			; <UNDEFINED> instruction: 0xf7fe4638
    5590:	strb	lr, [r5, r6, lsl #29]!
    5594:	andeq	r1, r2, lr, asr r7
    5598:	andeq	r0, r0, r4, asr r4
    559c:	andeq	r1, r2, r6, asr r7
    55a0:	andeq	r9, r0, sl, lsl #30
    55a4:	andeq	r9, r0, r0, ror sp
    55a8:	andeq	r9, r0, r4, lsl #24
    55ac:	andeq	r1, r2, sl, ror #13
    55b0:	andeq	r9, r0, sl, asr #29
    55b4:	andeq	r9, r0, r8, lsl #25
    55b8:	andeq	r9, r0, r4, asr #23
    55bc:	andeq	r9, r0, r8, ror #26
    55c0:	ldrdeq	r9, [r0], -r4
    55c4:	andeq	r0, r0, r8, lsr r4
    55c8:	andeq	r9, r0, sl, lsl #26
    55cc:	andeq	r9, r0, r2, lsr #28
    55d0:	andeq	r9, r0, r0, ror ip
    55d4:	andeq	r9, r0, ip, lsl fp
    55d8:	mvnsmi	lr, #737280	; 0xb4000
    55dc:	bmi	15d6e38 <g_param_spec_ref@plt+0x15d2998>
    55e0:	blmi	15d6e60 <g_param_spec_ref@plt+0x15d29c0>
    55e4:	ldrbtmi	fp, [sl], #-137	; 0xffffff77
    55e8:	strmi	r4, [pc], -r4, lsl #12
    55ec:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    55f0:			; <UNDEFINED> instruction: 0xf04f9307
    55f4:	movwcs	r0, #768	; 0x300
    55f8:	movwcc	lr, #22989	; 0x59cd
    55fc:	blx	fe0c3602 <g_param_spec_ref@plt+0xfe0bf162>
    5600:	stmdavs	r3!, {r2, r3, r4, r8, r9, ip, sp, pc}
    5604:	tstlt	r3, r1, lsl #12
    5608:	addsmi	r6, r8, #1769472	; 0x1b0000
    560c:	strtmi	sp, [r0], -r3
    5610:	stcl	7, cr15, [r2], {254}	; 0xfe
    5614:	svccs	0x0000b1c8
    5618:	stccs	0, cr13, [r0, #-504]	; 0xfffffe08
    561c:			; <UNDEFINED> instruction: 0xf7fed032
    5620:	stmdavs	fp!, {r1, r8, r9, sl, fp, sp, lr, pc}
    5624:	tstlt	r3, r1, lsl #12
    5628:	addmi	r6, r3, #1769472	; 0x1b0000
    562c:	strtmi	sp, [r8], -sl, lsr #32
    5630:	ldc	7, cr15, [r2], #1016	; 0x3f8
    5634:	stmdbmi	r3, {r4, r5, r8, r9, fp, ip, sp, pc}^
    5638:	stmdami	r4, {r0, r1, r6, r9, fp, lr}^
    563c:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    5640:	ldrbtmi	r3, [r8], #-376	; 0xfffffe88
    5644:	stc	7, cr15, [r6], {254}	; 0xfe
    5648:	stmdbmi	r1, {r3, sp, lr, pc}^
    564c:	stmdami	r2, {r0, r6, r9, fp, lr}^
    5650:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    5654:	ldrbtmi	r3, [r8], #-376	; 0xfffffe88
    5658:	bl	fff43658 <g_param_spec_ref@plt+0xfff3f1b8>
    565c:	tstlt	ip, r5, lsl #24
    5660:	strcs	r4, [r0], #-1568	; 0xfffff9e0
    5664:	mcr	7, 0, pc, cr4, cr14, {7}	; <UNPREDICTABLE>
    5668:	blmi	d57f60 <g_param_spec_ref@plt+0xd53ac0>
    566c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    5670:	blls	1df6e0 <g_param_spec_ref@plt+0x1db240>
    5674:			; <UNDEFINED> instruction: 0xf04f405a
    5678:	cmple	ip, r0, lsl #6
    567c:	andlt	r4, r9, r0, lsr #12
    5680:	mvnshi	lr, #12386304	; 0xbd0000
    5684:	ldmdavs	r3!, {r1, r2, r3, r4, r6, r8, ip, sp, pc}
    5688:	ldmdbmi	r5!, {r0, r1, r3, r6, r8, ip, sp, pc}
    568c:	ldmdami	r6!, {r0, r2, r4, r5, r9, fp, lr}
    5690:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    5694:	ldrbtmi	r3, [r8], #-376	; 0xfffffe88
    5698:	bl	ff743698 <g_param_spec_ref@plt+0xff73f1f8>
    569c:			; <UNDEFINED> instruction: 0xf7fee7de
    56a0:			; <UNDEFINED> instruction: 0xf10de916
    56a4:	pkhbtmi	r0, r0, r4, lsl #18
    56a8:	strbmi	r4, [r1], -r0, lsr #12
    56ac:	ldcl	7, cr15, [r4], {254}	; 0xfe
    56b0:			; <UNDEFINED> instruction: 0x46034639
    56b4:	ldrmi	r4, [pc], -sp, lsr #16
    56b8:			; <UNDEFINED> instruction: 0xf7fe4478
    56bc:			; <UNDEFINED> instruction: 0xf04fee90
    56c0:	strdls	r3, [r0, -pc]
    56c4:	stmdbmi	sl!, {r8, r9, sp}
    56c8:	ldrbtmi	r9, [r9], #-1281	; 0xfffffaff
    56cc:	andls	pc, r8, sp, asr #17
    56d0:	ldrtmi	r4, [r8], -r2, lsl #12
    56d4:	b	5c36d4 <g_param_spec_ref@plt+0x5bf234>
    56d8:	teqlt	r8, #7340032	; 0x700000
    56dc:	strtmi	r4, [r0], -r1, asr #12
    56e0:	ldc	7, cr15, [sl], #1016	; 0x3f8
    56e4:	ldcl	7, cr15, [ip, #-1016]	; 0xfffffc08
    56e8:	bge	197b78 <g_param_spec_ref@plt+0x1936d8>
    56ec:	sxtab16mi	r4, r0, r9, ror #8
    56f0:			; <UNDEFINED> instruction: 0xf7fe4638
    56f4:			; <UNDEFINED> instruction: 0x9c06ebb6
    56f8:			; <UNDEFINED> instruction: 0x4621b134
    56fc:			; <UNDEFINED> instruction: 0x462a4633
    5700:			; <UNDEFINED> instruction: 0xf0014640
    5704:	strmi	pc, [r4], -r9, ror #26
    5708:	tstlt	r8, r5, lsl #16
    570c:	ldc	7, cr15, [r0, #1016]!	; 0x3f8
    5710:			; <UNDEFINED> instruction: 0xf7fe4638
    5714:	str	lr, [r7, lr, asr #25]!
    5718:	bmi	617b7c <g_param_spec_ref@plt+0x6136dc>
    571c:	ldrbtmi	r4, [r9], #-2072	; 0xfffff7e8
    5720:	cmncc	r8, sl, ror r4
    5724:			; <UNDEFINED> instruction: 0xf7fe4478
    5728:			; <UNDEFINED> instruction: 0xe797eb96
    572c:	ldrtmi	r4, [r0], -r9, asr #12
    5730:			; <UNDEFINED> instruction: 0xff38f007
    5734:			; <UNDEFINED> instruction: 0xf7fee792
    5738:	svclt	0x0000ec96
    573c:	andeq	r1, r2, r6, lsr #11
    5740:	andeq	r0, r0, r4, asr r4
    5744:	andeq	r9, r0, r4, asr sp
    5748:			; <UNDEFINED> instruction: 0x00009bba
    574c:	andeq	r9, r0, lr, asr #20
    5750:	andeq	r9, r0, r0, asr #26
    5754:	andeq	r9, r0, lr, lsl #23
    5758:	andeq	r9, r0, sl, lsr sl
    575c:	andeq	r1, r2, r0, lsr #10
    5760:	andeq	r9, r0, r0, lsl #26
    5764:			; <UNDEFINED> instruction: 0x00009abe
    5768:	strdeq	r9, [r0], -sl
    576c:	andeq	r9, r0, r0, lsl #20
    5770:	andeq	r9, r0, r6, lsr #23
    5774:	muleq	r0, r0, fp
    5778:	andeq	r9, r0, r2, ror ip
    577c:	andeq	r9, r0, r4, asr #22
    5780:	andeq	r9, r0, ip, ror #18
    5784:	push	{r0, r5, r9, fp, lr}
    5788:	ldrbtmi	r4, [sl], #-496	; 0xfffffe10
    578c:	strmi	r4, [ip], -r0, lsr #26
    5790:	andscs	r4, r0, r0, lsl #13
    5794:			; <UNDEFINED> instruction: 0x4613461f
    5798:			; <UNDEFINED> instruction: 0xf7fe5951
    579c:			; <UNDEFINED> instruction: 0x4606ebda
    57a0:			; <UNDEFINED> instruction: 0xf7fe4620
    57a4:			; <UNDEFINED> instruction: 0x4604ea52
    57a8:			; <UNDEFINED> instruction: 0xf7fee017
    57ac:			; <UNDEFINED> instruction: 0x4605e934
    57b0:	tstlt	ip, r0, lsr #12
    57b4:	ldmdb	r8, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    57b8:	andcs	r4, r0, #61865984	; 0x3b00000
    57bc:	strbmi	r4, [r0], -r9, lsr #12
    57c0:			; <UNDEFINED> instruction: 0xff0af7ff
    57c4:	lsllt	r4, r4, #12
    57c8:	b	fc37c8 <g_param_spec_ref@plt+0xfbf328>
    57cc:	ldrtmi	r4, [r0], -r1, lsl #12
    57d0:	b	3c37d0 <g_param_spec_ref@plt+0x3bf330>
    57d4:			; <UNDEFINED> instruction: 0xf7fe4628
    57d8:	strtmi	lr, [r0], -r6, lsr #16
    57dc:			; <UNDEFINED> instruction: 0xf88ef002
    57e0:	mvnle	r2, r0, lsl #16
    57e4:			; <UNDEFINED> instruction: 0x4620b114
    57e8:	ldm	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    57ec:	pop	{r4, r5, r9, sl, lr}
    57f0:			; <UNDEFINED> instruction: 0x462881f0
    57f4:	ldmda	r6, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    57f8:	rscsle	r2, r7, r0, lsl #28
    57fc:			; <UNDEFINED> instruction: 0x46264630
    5800:	stcl	7, cr15, [ip, #-1016]	; 0xfffffc08
    5804:	pop	{r4, r5, r9, sl, lr}
    5808:	svclt	0x000081f0
    580c:	andeq	r1, r2, r2, lsl #8
    5810:	andeq	r0, r0, r8, lsr r4
    5814:	mvnsmi	lr, sp, lsr #18
    5818:	addlt	r4, r4, pc, lsl #12
    581c:	ldrmi	r2, [r0], r0, lsl #2
    5820:	ldc2l	7, cr15, [lr, #1020]!	; 0x3fc
    5824:	andls	r4, r3, r6, lsl #12
    5828:	stmdavs	r3, {r3, r4, r7, r8, r9, ip, sp, pc}^
    582c:	strcs	fp, [r0], #-811	; 0xfffffcd5
    5830:			; <UNDEFINED> instruction: 0xf001e009
    5834:	strmi	pc, [r1], -r7, lsl #31
    5838:			; <UNDEFINED> instruction: 0xf7fe4638
    583c:	orrlt	lr, r8, r4, ror #17
    5840:	adcmi	r6, r3, #7536640	; 0x730000
    5844:	ldmdavs	r3!, {r0, r3, r4, r8, fp, ip, lr, pc}
    5848:	eorpl	pc, r4, r3, asr r8	; <UNPREDICTABLE>
    584c:	strtmi	r3, [r8], -r1, lsl #8
    5850:			; <UNDEFINED> instruction: 0xff4ef001
    5854:	ldrtmi	r4, [r8], -r1, lsl #12
    5858:	ldm	r4, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    585c:	strtmi	r4, [r8], -r3, lsl #12
    5860:	mvnle	r2, r0, lsl #22
    5864:			; <UNDEFINED> instruction: 0xf7fe4628
    5868:			; <UNDEFINED> instruction: 0x4604e9f0
    586c:			; <UNDEFINED> instruction: 0xf7fe4630
    5870:			; <UNDEFINED> instruction: 0x4620ed16
    5874:	pop	{r2, ip, sp, pc}
    5878:			; <UNDEFINED> instruction: 0xf7fe81f0
    587c:	blmi	1c080c <g_param_spec_ref@plt+0x1bc36c>
    5880:	strls	r2, [r0, -sp, lsl #4]
    5884:	strcs	r4, [r0], #-1147	; 0xfffffb85
    5888:	strbmi	r4, [r0], -r1, lsl #12
    588c:	bl	3c388c <g_param_spec_ref@plt+0x3bf3ec>
    5890:	strmi	lr, [r4], -ip, ror #15
    5894:	svclt	0x0000e7ed
    5898:	andeq	r9, r0, r0, lsl #20
    589c:	ldrbmi	lr, [r0, sp, lsr #18]!
    58a0:	bmi	1757104 <g_param_spec_ref@plt+0x1752c64>
    58a4:	blmi	175730c <g_param_spec_ref@plt+0x1752e6c>
    58a8:	ldrbtmi	fp, [sl], #-138	; 0xffffff76
    58ac:	cfmsub32ls	mvax0, mvfx4, mvfx2, mvfx5
    58b0:	ldmpl	r3, {r2, r3, r9, sl, lr}^
    58b4:	movwls	r6, #38939	; 0x981b
    58b8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    58bc:	stmib	sp, {r8, r9, sp}^
    58c0:			; <UNDEFINED> instruction: 0xf7ff3307
    58c4:	vstrcs	s30, [r0, #-124]	; 0xffffff84
    58c8:	stmdavs	fp!, {r0, r4, r5, r6, ip, lr, pc}
    58cc:	tstlt	r3, r1, lsl #12
    58d0:	addsmi	r6, r8, #1769472	; 0x1b0000
    58d4:	strtmi	sp, [r8], -r4
    58d8:	bl	17c38d8 <g_param_spec_ref@plt+0x17bf438>
    58dc:	rsble	r2, r6, r0, lsl #16
    58e0:			; <UNDEFINED> instruction: 0xf0002c00
    58e4:	cmnlt	r6, r5, lsl #1
    58e8:	cmplt	r3, r3, lsr r8
    58ec:	strcs	r4, [r0], #-2380	; 0xfffff6b4
    58f0:	stmdami	sp, {r2, r3, r6, r9, fp, lr}^
    58f4:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    58f8:	ldrbtmi	r3, [r8], #-400	; 0xfffffe70
    58fc:	b	feac38fc <g_param_spec_ref@plt+0xfeabf45c>
    5900:			; <UNDEFINED> instruction: 0xf006e05f
    5904:	ldrtmi	pc, [r9], -r7, lsl #31	; <UNPREDICTABLE>
    5908:			; <UNDEFINED> instruction: 0xf0074632
    590c:	strmi	pc, [r7], -r5, ror #20
    5910:	rsbsle	r2, r7, r0, lsl #16
    5914:			; <UNDEFINED> instruction: 0xffaef006
    5918:	ldrtmi	r4, [r2], -r1, asr #12
    591c:	stc2	0, cr15, [ip], #-28	; 0xffffffe4
    5920:	stmdacs	r0, {r7, r9, sl, lr}
    5924:	strmi	sp, [r3], -lr, rrx
    5928:	ldrtmi	r4, [sl], -r0, asr #16
    592c:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
    5930:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    5934:	ldcl	7, cr15, [r2, #-1016]	; 0xfffffc08
    5938:	beq	741d74 <g_param_spec_ref@plt+0x73d8d4>
    593c:			; <UNDEFINED> instruction: 0xf7fd9005
    5940:	strmi	lr, [r4], -r6, asr #31
    5944:	strtmi	r4, [r1], -r8, lsr #12
    5948:	bl	fe1c3948 <g_param_spec_ref@plt+0xfe1bf4a8>
    594c:	mvnscc	pc, pc, asr #32
    5950:	strbmi	r9, [fp], -r0, lsl #2
    5954:	bls	157e34 <g_param_spec_ref@plt+0x153994>
    5958:			; <UNDEFINED> instruction: 0xf8cd4479
    595c:			; <UNDEFINED> instruction: 0xf8cd9004
    5960:			; <UNDEFINED> instruction: 0xf7fea008
    5964:			; <UNDEFINED> instruction: 0x4607e8d0
    5968:	suble	r2, sp, r0, lsl #16
    596c:	strtmi	r4, [r8], -r1, lsr #12
    5970:	bl	1cc3970 <g_param_spec_ref@plt+0x1cbf4d0>
    5974:	ldc	7, cr15, [r4], {254}	; 0xfe
    5978:	bge	217e38 <g_param_spec_ref@plt+0x213998>
    597c:			; <UNDEFINED> instruction: 0x46054479
    5980:			; <UNDEFINED> instruction: 0xf7fe4638
    5984:			; <UNDEFINED> instruction: 0x9c08ea6e
    5988:			; <UNDEFINED> instruction: 0x4621b134
    598c:			; <UNDEFINED> instruction: 0x464a4633
    5990:			; <UNDEFINED> instruction: 0xf0014628
    5994:	strmi	pc, [r4], -r1, lsr #24
    5998:			; <UNDEFINED> instruction: 0xf7fd4640
    599c:	stmdals	r7, {r2, r6, r8, r9, sl, fp, sp, lr, pc}
    59a0:			; <UNDEFINED> instruction: 0xf7feb108
    59a4:	ldrtmi	lr, [r8], -r6, ror #24
    59a8:	bl	fe0c39a8 <g_param_spec_ref@plt+0xfe0bf508>
    59ac:	stmdbmi	r2!, {r1, r4, sp, lr, pc}
    59b0:	bmi	88e9b8 <g_param_spec_ref@plt+0x88a518>
    59b4:	ldrbtmi	r4, [r9], #-2082	; 0xfffff7de
    59b8:	orrscc	r4, r0, sl, ror r4
    59bc:			; <UNDEFINED> instruction: 0xf7fe4478
    59c0:	strtmi	lr, [r0], -sl, asr #20
    59c4:	svc	0x002ef7fd
    59c8:	tstlt	ip, r7, lsl #24
    59cc:	strcs	r4, [r0], #-1568	; 0xfffff9e0
    59d0:	mcrr	7, 15, pc, lr, cr14	; <UNPREDICTABLE>
    59d4:	blmi	458248 <g_param_spec_ref@plt+0x453da8>
    59d8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    59dc:	blls	25fa4c <g_param_spec_ref@plt+0x25b5ac>
    59e0:			; <UNDEFINED> instruction: 0xf04f405a
    59e4:	tstle	r5, r0, lsl #6
    59e8:	andlt	r4, sl, r0, lsr #12
    59ec:			; <UNDEFINED> instruction: 0x87f0e8bd
    59f0:	bmi	597e4c <g_param_spec_ref@plt+0x5939ac>
    59f4:	ldrbtmi	r4, [r9], #-2070	; 0xfffff7ea
    59f8:	orrscc	r4, r0, sl, ror r4
    59fc:			; <UNDEFINED> instruction: 0xf7fe4478
    5a00:	ldrb	lr, [lr, sl, lsr #20]
    5a04:	ldrb	r2, [ip, r0, lsl #8]
    5a08:			; <UNDEFINED> instruction: 0x46304651
    5a0c:	stc2l	0, cr15, [sl, #28]
    5a10:	ldrb	r4, [r6, r4, asr #12]
    5a14:	bl	9c3a14 <g_param_spec_ref@plt+0x9bf574>
    5a18:	andeq	r1, r2, r2, ror #5
    5a1c:	andeq	r0, r0, r4, asr r4
    5a20:	muleq	r0, ip, sl
    5a24:	andeq	r9, r0, sl, asr r8
    5a28:	muleq	r0, r6, r7
    5a2c:	andeq	r9, r0, r2, lsl #14
    5a30:	andeq	r9, r0, r0, lsl #14
    5a34:	andeq	r9, r0, r0, lsl #18
    5a38:	ldrdeq	r9, [r0], -sl
    5a3c:	andeq	r9, r0, r8, lsr #16
    5a40:	ldrdeq	r9, [r0], -r4
    5a44:			; <UNDEFINED> instruction: 0x000211b4
    5a48:	muleq	r0, sl, r9
    5a4c:	andeq	r9, r0, ip, ror #16
    5a50:	muleq	r0, r4, r6
    5a54:	svcmi	0x00f0e92d
    5a58:	bmi	15572b8 <g_param_spec_ref@plt+0x1552e18>
    5a5c:	blmi	15572e0 <g_param_spec_ref@plt+0x1552e40>
    5a60:	ldrbtmi	fp, [sl], #-137	; 0xffffff77
    5a64:			; <UNDEFINED> instruction: 0xf8dd4604
    5a68:	strmi	r8, [sp], -r8, asr #32
    5a6c:	ldmib	sp, {r0, r1, r4, r6, r7, fp, ip, lr}^
    5a70:	ldmdavs	fp, {r0, r1, r4, r9, fp, ip, pc}
    5a74:			; <UNDEFINED> instruction: 0xf04f9307
    5a78:	movwcs	r0, #768	; 0x300
    5a7c:			; <UNDEFINED> instruction: 0xf7ff9306
    5a80:	msrlt	CPSR_fs, #1064960	; 0x104000
    5a84:	strmi	r6, [r1], -r3, lsr #16
    5a88:	ldmdavs	fp, {r0, r1, r4, r8, ip, sp, pc}
    5a8c:	mulle	r3, r8, r2
    5a90:			; <UNDEFINED> instruction: 0xf7fe4620
    5a94:	bicslt	lr, r8, r2, lsl #21
    5a98:	rsbsle	r2, ip, r0, lsl #26
    5a9c:	svceq	0x0000f1b8
    5aa0:			; <UNDEFINED> instruction: 0xf7fed02f
    5aa4:			; <UNDEFINED> instruction: 0xf8d8ecc0
    5aa8:	strmi	r3, [r1], -r0
    5aac:	ldmdavs	fp, {r0, r1, r4, r8, ip, sp, pc}
    5ab0:	eorle	r4, r6, r3, lsl #5
    5ab4:			; <UNDEFINED> instruction: 0xf7fe4640
    5ab8:	bllt	440480 <g_param_spec_ref@plt+0x43bfe0>
    5abc:	bmi	fd7fbc <g_param_spec_ref@plt+0xfd3b1c>
    5ac0:	ldrbtmi	r4, [r9], #-2111	; 0xfffff7c1
    5ac4:			; <UNDEFINED> instruction: 0x31ac447a
    5ac8:			; <UNDEFINED> instruction: 0xf7fe4478
    5acc:	and	lr, r8, r4, asr #19
    5ad0:	bmi	f57fc8 <g_param_spec_ref@plt+0xf53b28>
    5ad4:	ldrbtmi	r4, [r9], #-2109	; 0xfffff7c3
    5ad8:			; <UNDEFINED> instruction: 0x31ac447a
    5adc:			; <UNDEFINED> instruction: 0xf7fe4478
    5ae0:			; <UNDEFINED> instruction: 0x2000e9ba
    5ae4:	mrc	7, 4, APSR_nzcv, cr14, cr13, {7}
    5ae8:	blmi	c983d4 <g_param_spec_ref@plt+0xc93f34>
    5aec:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    5af0:	blls	1dfb60 <g_param_spec_ref@plt+0x1db6c0>
    5af4:			; <UNDEFINED> instruction: 0xf04f405a
    5af8:	cmple	r6, r0, lsl #6
    5afc:	pop	{r0, r3, ip, sp, pc}
    5b00:			; <UNDEFINED> instruction: 0xf1b98ff0
    5b04:	andle	r0, r9, r0, lsl #30
    5b08:	bmi	cd7fd8 <g_param_spec_ref@plt+0xcd3b38>
    5b0c:	ldrbtmi	r4, [r9], #-2099	; 0xfffff7cd
    5b10:			; <UNDEFINED> instruction: 0x31ac447a
    5b14:			; <UNDEFINED> instruction: 0xf7fe4478
    5b18:			; <UNDEFINED> instruction: 0xe7e2e99e
    5b1c:	bleq	641f58 <g_param_spec_ref@plt+0x63dab8>
    5b20:	cdp2	0, 7, cr15, cr8, cr6, {0}
    5b24:			; <UNDEFINED> instruction: 0x465a4631
    5b28:			; <UNDEFINED> instruction: 0xf956f007
    5b2c:	andls	r4, r5, r6, lsl #12
    5b30:			; <UNDEFINED> instruction: 0xf006b340
    5b34:			; <UNDEFINED> instruction: 0x4639fe9f
    5b38:			; <UNDEFINED> instruction: 0xf007465a
    5b3c:			; <UNDEFINED> instruction: 0x4607fb1d
    5b40:	mvnslt	r9, r5
    5b44:	stmdami	r6!, {r0, r1, r9, sl, lr}
    5b48:			; <UNDEFINED> instruction: 0x46294632
    5b4c:			; <UNDEFINED> instruction: 0xf7fe4478
    5b50:	andls	lr, r5, r6, asr #24
    5b54:	mrc	7, 5, APSR_nzcv, cr10, cr13, {7}
    5b58:	strtmi	r4, [r0], -r1, lsl #12
    5b5c:	b	1f43b5c <g_param_spec_ref@plt+0x1f3f6bc>
    5b60:	mvnscc	pc, pc, asr #32
    5b64:	stmdane	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    5b68:	ldmdbmi	lr, {r0, r1, r3, r6, r9, sl, lr}
    5b6c:	ldrbtmi	r9, [r9], #-2565	; 0xfffff5fb
    5b70:	andge	pc, ip, sp, asr #17
    5b74:	andls	pc, r8, sp, asr #17
    5b78:	stmia	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5b7c:			; <UNDEFINED> instruction: 0xf7fd4638
    5b80:	sbfx	lr, r2, #28, #18
    5b84:	ldrbmi	r9, [r2], -r6, lsl #26
    5b88:	strbmi	r4, [fp], -r0, lsr #12
    5b8c:	strls	r4, [r0, #-1609]	; 0xfffff9b7
    5b90:	stmdb	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5b94:	ldmdbmi	r4, {r0, r2, r5, r7, r8, r9, sl, sp, lr, pc}
    5b98:	ldmdami	r5, {r2, r4, r9, fp, lr}
    5b9c:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    5ba0:	ldrbtmi	r3, [r8], #-428	; 0xfffffe54
    5ba4:	ldmdb	r6, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5ba8:			; <UNDEFINED> instruction: 0xf7fee79b
    5bac:	svclt	0x0000ea5c
    5bb0:	andeq	r1, r2, sl, lsr #2
    5bb4:	andeq	r0, r0, r4, asr r4
    5bb8:	andeq	r9, r0, lr, asr #17
    5bbc:	andeq	r9, r0, r8, asr #13
    5bc0:	andeq	r9, r0, r8, asr #11
    5bc4:			; <UNDEFINED> instruction: 0x000098ba
    5bc8:	andeq	r9, r0, r8, lsl #14
    5bcc:			; <UNDEFINED> instruction: 0x000095b4
    5bd0:	andeq	r1, r2, r0, lsr #1
    5bd4:	andeq	r9, r0, r2, lsl #17
    5bd8:	andeq	r9, r0, ip, lsr #13
    5bdc:	andeq	r9, r0, ip, ror r5
    5be0:	andeq	r9, r0, r4, ror #9
    5be4:	andeq	r9, r0, sl, ror #9
    5be8:	strdeq	r9, [r0], -r4
    5bec:	andeq	r9, r0, r6, asr #13
    5bf0:	andeq	r9, r0, lr, ror #9
    5bf4:	mvnsmi	lr, sp, lsr #18
    5bf8:	bmi	fd745c <g_param_spec_ref@plt+0xfd2fbc>
    5bfc:	blmi	fd747c <g_param_spec_ref@plt+0xfd2fdc>
    5c00:	ldrbtmi	fp, [sl], #-130	; 0xffffff7e
    5c04:	strmi	r4, [sp], -r4, lsl #12
    5c08:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    5c0c:			; <UNDEFINED> instruction: 0xf04f9301
    5c10:	movwcs	r0, #768	; 0x300
    5c14:			; <UNDEFINED> instruction: 0xf7ff9300
    5c18:	teqlt	ip, #7667712	; 0x750000	; <UNPREDICTABLE>
    5c1c:	strmi	r6, [r1], -r3, lsr #16
    5c20:	ldmdavs	fp, {r0, r1, r4, r8, ip, sp, pc}
    5c24:	mulle	r3, r8, r2
    5c28:			; <UNDEFINED> instruction: 0xf7fe4620
    5c2c:	strhlt	lr, [r8, #150]!	; 0x96
    5c30:	eorsle	r2, r7, r0, lsl #26
    5c34:	mcr	7, 0, pc, cr14, cr13, {7}	; <UNPREDICTABLE>
    5c38:	strmi	r6, [r1], -fp, lsr #16
    5c3c:	ldmdavs	fp, {r0, r1, r4, r8, ip, sp, pc}
    5c40:	andle	r4, r3, r3, lsl #5
    5c44:			; <UNDEFINED> instruction: 0xf7fe4628
    5c48:	cmplt	r8, #168, 18	; 0x2a0000
    5c4c:	eorsle	r2, r4, r0, lsl #28
    5c50:	blcs	1fd24 <g_param_spec_ref@plt+0x1b884>
    5c54:	stmdbmi	sl!, {r0, r4, r5, ip, lr, pc}
    5c58:	bmi	a8ec60 <g_param_spec_ref@plt+0xa8a7c0>
    5c5c:	ldrbtmi	r4, [r9], #-2090	; 0xfffff7d6
    5c60:	biccc	r4, ip, sl, ror r4
    5c64:			; <UNDEFINED> instruction: 0xf7fe4478
    5c68:	strd	lr, [r9], -r6
    5c6c:	strcs	r4, [r0], #-2343	; 0xfffff6d9
    5c70:	stmdami	r8!, {r0, r1, r2, r5, r9, fp, lr}
    5c74:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    5c78:	ldrbtmi	r3, [r8], #-460	; 0xfffffe34
    5c7c:	stmia	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5c80:	tstlt	r8, r0, lsl #16
    5c84:	b	ffd43c84 <g_param_spec_ref@plt+0xffd3f7e4>
    5c88:	blmi	71851c <g_param_spec_ref@plt+0x71407c>
    5c8c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    5c90:	blls	5fd00 <g_param_spec_ref@plt+0x5b860>
    5c94:			; <UNDEFINED> instruction: 0xf04f405a
    5c98:			; <UNDEFINED> instruction: 0xd12b0300
    5c9c:	andlt	r4, r2, r0, lsr #12
    5ca0:	ldrhhi	lr, [r0, #141]!	; 0x8d
    5ca4:	strcs	r4, [r0], #-2333	; 0xfffff6e3
    5ca8:	ldmdami	lr, {r0, r2, r3, r4, r9, fp, lr}
    5cac:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    5cb0:	ldrbtmi	r3, [r8], #-460	; 0xfffffe34
    5cb4:	stmia	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5cb8:			; <UNDEFINED> instruction: 0xf7fde7e2
    5cbc:	strbtmi	lr, [r8], r8, lsl #28
    5cc0:	strtmi	r4, [r0], -r1, lsl #12
    5cc4:	stmib	r8, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5cc8:	strbmi	r4, [r2], -r9, lsr #12
    5ccc:	bl	743ccc <g_param_spec_ref@plt+0x73f82c>
    5cd0:	cmplt	r0, r4, lsl #12
    5cd4:	ldmdbmi	r4, {r0, r1, r2, r5, r8, ip, sp, pc}
    5cd8:	ldrbtmi	r4, [r9], #-1594	; 0xfffff9c6
    5cdc:	stmia	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5ce0:	strcs	r4, [r1], #-1568	; 0xfffff9e0
    5ce4:	stmib	r4!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5ce8:	strbmi	lr, [r1], -sl, asr #15
    5cec:			; <UNDEFINED> instruction: 0xf0074630
    5cf0:			; <UNDEFINED> instruction: 0xe7c5fc59
    5cf4:	ldmib	r6!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5cf8:	andeq	r0, r2, sl, lsl #31
    5cfc:	andeq	r0, r0, r4, asr r4
    5d00:	andeq	r9, r0, r2, lsr r7
    5d04:	strdeq	r9, [r0], -r0
    5d08:	andeq	r9, r0, ip, lsr #8
    5d0c:	andeq	r9, r0, ip, lsl r7
    5d10:	andeq	r9, r0, sl, ror #10
    5d14:	andeq	r9, r0, r6, lsl r4
    5d18:	andeq	r0, r2, r0, lsl #30
    5d1c:	andeq	r9, r0, r4, ror #13
    5d20:	strdeq	r9, [r0], -sl
    5d24:	ldrdeq	r9, [r0], -lr
    5d28:	andeq	r9, r0, r6, ror #11
    5d2c:	svcmi	0x00f0e92d
    5d30:	bmi	17d7594 <g_param_spec_ref@plt+0x17d30f4>
    5d34:	blmi	17d779c <g_param_spec_ref@plt+0x17d32fc>
    5d38:	ldrbtmi	fp, [sl], #-133	; 0xffffff7b
    5d3c:			; <UNDEFINED> instruction: 0xf8dd4606
    5d40:			; <UNDEFINED> instruction: 0x460da038
    5d44:	ldmib	sp, {r0, r1, r4, r6, r7, fp, ip, lr}^
    5d48:	ldmdavs	fp, {r0, r1, r2, r3, r8, fp, lr}
    5d4c:			; <UNDEFINED> instruction: 0xf04f9303
    5d50:	movwcs	r0, #768	; 0x300
    5d54:			; <UNDEFINED> instruction: 0xf7fe9302
    5d58:	mcrcs	15, 0, pc, cr0, cr5, {6}	; <UNPREDICTABLE>
    5d5c:	addhi	pc, r6, r0
    5d60:			; <UNDEFINED> instruction: 0x46016833
    5d64:	ldmdavs	fp, {r0, r1, r4, r8, ip, sp, pc}
    5d68:	mulle	r4, r8, r2
    5d6c:			; <UNDEFINED> instruction: 0xf7fe4630
    5d70:	stmdacs	r0, {r2, r4, r8, fp, sp, lr, pc}
    5d74:	tstlt	sp, sl, ror r0
    5d78:	stmiblt	fp, {r0, r1, r3, r5, r6, fp, sp, lr}^
    5d7c:	bmi	13d82bc <g_param_spec_ref@plt+0x13d3e1c>
    5d80:	ldrbtmi	r4, [r9], #-2127	; 0xfffff7b1
    5d84:	mvnscc	r4, sl, ror r4
    5d88:			; <UNDEFINED> instruction: 0xf7fe4478
    5d8c:	andcs	lr, r0, r4, ror #16
    5d90:	stcl	7, cr15, [r8, #-1012]	; 0xfffffc0c
    5d94:	blmi	11d86c8 <g_param_spec_ref@plt+0x11d4228>
    5d98:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    5d9c:	blls	dfe0c <g_param_spec_ref@plt+0xdb96c>
    5da0:			; <UNDEFINED> instruction: 0xf04f405a
    5da4:			; <UNDEFINED> instruction: 0xf0400300
    5da8:	andlt	r8, r5, r1, lsl #1
    5dac:	svchi	0x00f0e8bd
    5db0:	svceq	0x0000f1ba
    5db4:			; <UNDEFINED> instruction: 0xf7fed016
    5db8:			; <UNDEFINED> instruction: 0xf8daeb36
    5dbc:	strmi	r3, [r1], -r0
    5dc0:	ldmdavs	fp, {r0, r1, r4, r8, ip, sp, pc}
    5dc4:	andle	r4, sp, r3, lsl #5
    5dc8:			; <UNDEFINED> instruction: 0xf7fe4650
    5dcc:	stmdblt	r8, {r1, r2, r5, r6, r7, fp, sp, lr, pc}^
    5dd0:	bmi	f982cc <g_param_spec_ref@plt+0xf93e2c>
    5dd4:	ldrbtmi	r4, [r9], #-2110	; 0xfffff7c2
    5dd8:	mvnscc	r4, sl, ror r4
    5ddc:			; <UNDEFINED> instruction: 0xf7fe4478
    5de0:			; <UNDEFINED> instruction: 0xe7d4e83a
    5de4:	suble	r2, fp, r0, lsl #24
    5de8:	bleq	242224 <g_param_spec_ref@plt+0x23dd84>
    5dec:	ldc2	0, cr15, [r2, #-24]	; 0xffffffe8
    5df0:			; <UNDEFINED> instruction: 0x465a4639
    5df4:			; <UNDEFINED> instruction: 0xfff0f006
    5df8:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    5dfc:			; <UNDEFINED> instruction: 0xf006d053
    5e00:			; <UNDEFINED> instruction: 0x4641fd39
    5e04:			; <UNDEFINED> instruction: 0xf007465a
    5e08:			; <UNDEFINED> instruction: 0x4680f9b7
    5e0c:	suble	r2, r1, r0, lsl #16
    5e10:	strtmi	r4, [r2], -fp, asr #12
    5e14:			; <UNDEFINED> instruction: 0x46304651
    5e18:	stmia	r2!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5e1c:	strmi	r2, [r2], r1, lsl #2
    5e20:	ldcl	7, cr15, [r6, #1012]	; 0x3f4
    5e24:	b	fec43e24 <g_param_spec_ref@plt+0xfec3f984>
    5e28:	ldrbtmi	r4, [sl], #-2602	; 0xfffff5d6
    5e2c:	ldrbmi	r4, [r0], -r1, lsl #13
    5e30:			; <UNDEFINED> instruction: 0xf7fe4649
    5e34:	stmdavs	fp!, {r2, r3, r4, r6, r7, fp, sp, lr, pc}^
    5e38:	strcs	fp, [r0], #-379	; 0xfffffe85
    5e3c:	strbmi	r6, [r2], -fp, lsr #16
    5e40:			; <UNDEFINED> instruction: 0xf8534639
    5e44:	strcc	r0, [r1], #-36	; 0xffffffdc
    5e48:	mrc2	7, 2, pc, cr2, cr14, {7}
    5e4c:	strbmi	r4, [r8], -r1, lsl #12
    5e50:	stc	7, cr15, [sl, #-1012]!	; 0xfffffc0c
    5e54:	adcmi	r6, r3, #7012352	; 0x6b0000
    5e58:			; <UNDEFINED> instruction: 0x464ad8f0
    5e5c:			; <UNDEFINED> instruction: 0x46304651
    5e60:	mrc2	7, 3, pc, cr0, cr14, {7}
    5e64:			; <UNDEFINED> instruction: 0xf7fd4640
    5e68:			; <UNDEFINED> instruction: 0xe793ecde
    5e6c:	bmi	6d82dc <g_param_spec_ref@plt+0x6d3e3c>
    5e70:	ldrbtmi	r4, [r9], #-2075	; 0xfffff7e5
    5e74:	mvnscc	r4, sl, ror r4
    5e78:			; <UNDEFINED> instruction: 0xf7fd4478
    5e7c:	str	lr, [r6, ip, ror #31]
    5e80:	bmi	6582e8 <g_param_spec_ref@plt+0x653e48>
    5e84:	ldrbtmi	r4, [r9], #-2073	; 0xfffff7e7
    5e88:	mvnscc	r4, sl, ror r4
    5e8c:			; <UNDEFINED> instruction: 0xf7fd4478
    5e90:	ldrb	lr, [ip, -r2, ror #31]!
    5e94:	strmi	r9, [r3], -r2, lsl #26
    5e98:	strtmi	r4, [r1], -sl, asr #12
    5e9c:	strls	r4, [r0, #-1584]	; 0xfffff9d0
    5ea0:	svc	0x00a6f7fd
    5ea4:	stcls	7, cr14, [r2, #-460]	; 0xfffffe34
    5ea8:	ldrb	r4, [r5, r3, lsl #12]!
    5eac:	ldm	sl, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5eb0:	andeq	r0, r2, r2, asr lr
    5eb4:	andeq	r0, r0, r4, asr r4
    5eb8:	andeq	r9, r0, lr, lsl #12
    5ebc:	andeq	r9, r0, r0, asr #10
    5ec0:	andeq	r9, r0, r8, lsl #6
    5ec4:	strdeq	r0, [r2], -r4
    5ec8:			; <UNDEFINED> instruction: 0x000095ba
    5ecc:			; <UNDEFINED> instruction: 0x000093b4
    5ed0:			; <UNDEFINED> instruction: 0x000092b4
    5ed4:			; <UNDEFINED> instruction: 0xffffec8f
    5ed8:	andeq	r9, r0, lr, lsl r5
    5edc:	andeq	r9, r0, ip, ror #6
    5ee0:	andeq	r9, r0, r8, lsl r2
    5ee4:	andeq	r9, r0, sl, lsl #10
    5ee8:	andeq	r9, r0, ip, asr r4
    5eec:	andeq	r9, r0, r4, lsl #4
    5ef0:			; <UNDEFINED> instruction: 0x4616b5f0
    5ef4:	addlt	r4, r3, r6, lsr sl
    5ef8:			; <UNDEFINED> instruction: 0x46044b36
    5efc:			; <UNDEFINED> instruction: 0x460d447a
    5f00:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    5f04:			; <UNDEFINED> instruction: 0xf04f9301
    5f08:	movwcs	r0, #768	; 0x300
    5f0c:			; <UNDEFINED> instruction: 0xf7fe9300
    5f10:	stccs	14, cr15, [r0], {249}	; 0xf9
    5f14:	stmdavs	r3!, {r1, r6, ip, lr, pc}
    5f18:	tstlt	r3, r1, lsl #12
    5f1c:	addsmi	r6, r8, #1769472	; 0x1b0000
    5f20:	strtmi	sp, [r0], -r4
    5f24:	ldmda	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5f28:	eorsle	r2, r7, r0, lsl #16
    5f2c:	strtmi	r4, [r8], -r1, lsr #12
    5f30:	svc	0x0020f7fd
    5f34:	stmdacs	r0, {r2, r9, sl, lr}
    5f38:	mvnlt	sp, ip, lsr r0
    5f3c:	bicslt	r6, fp, r3, lsr r8
    5f40:	strcs	r4, [r0], #-2341	; 0xfffff6db
    5f44:	stmdami	r6!, {r0, r2, r5, r9, fp, lr}
    5f48:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    5f4c:	orrvc	pc, r8, r1, lsl #10
    5f50:			; <UNDEFINED> instruction: 0xf7fd4478
    5f54:	stmdals	r0, {r7, r8, r9, sl, fp, sp, lr, pc}
    5f58:			; <UNDEFINED> instruction: 0xf7feb108
    5f5c:	bmi	88058c <g_param_spec_ref@plt+0x87c0ec>
    5f60:	ldrbtmi	r4, [sl], #-2844	; 0xfffff4e4
    5f64:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5f68:	subsmi	r9, sl, r1, lsl #22
    5f6c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    5f70:	strtmi	sp, [r0], -fp, lsr #2
    5f74:	ldcllt	0, cr11, [r0, #12]!
    5f78:	ldmdb	r8, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5f7c:	strmi	r4, [r1], -pc, ror #12
    5f80:			; <UNDEFINED> instruction: 0xf7fe4628
    5f84:	ldrtmi	lr, [r9], -sl, ror #16
    5f88:	mcr	7, 0, pc, cr8, cr13, {7}	; <UNPREDICTABLE>
    5f8c:	stmdacs	r0, {r2, r9, sl, lr}
    5f90:	ldrtmi	sp, [r9], -r1, ror #3
    5f94:			; <UNDEFINED> instruction: 0xf0074630
    5f98:	ldrb	pc, [ip, r5, lsl #22]	; <UNPREDICTABLE>
    5f9c:	strcs	r4, [r0], #-2322	; 0xfffff6ee
    5fa0:	ldmdami	r3, {r1, r4, r9, fp, lr}
    5fa4:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    5fa8:	orrvc	pc, r8, r1, lsl #10
    5fac:			; <UNDEFINED> instruction: 0xf7fd4478
    5fb0:			; <UNDEFINED> instruction: 0xe7d0ef52
    5fb4:	bmi	4183f8 <g_param_spec_ref@plt+0x413f58>
    5fb8:	ldrbtmi	r4, [r9], #-2064	; 0xfffff7f0
    5fbc:			; <UNDEFINED> instruction: 0xf501447a
    5fc0:	ldrbtmi	r7, [r8], #-392	; 0xfffffe78
    5fc4:	svc	0x0046f7fd
    5fc8:			; <UNDEFINED> instruction: 0xf7fee7c5
    5fcc:	svclt	0x0000e84c
    5fd0:	muleq	r2, r0, ip
    5fd4:	andeq	r0, r0, r4, asr r4
    5fd8:	andeq	r9, r0, r8, asr #8
    5fdc:	andeq	r9, r0, r6, lsl #4
    5fe0:	andeq	r9, r0, r0, asr #2
    5fe4:	andeq	r0, r2, sl, lsr #24
    5fe8:	andeq	r9, r0, ip, ror #7
    5fec:	andeq	r9, r0, sl, lsr r2
    5ff0:	andeq	r9, r0, r4, ror #1
    5ff4:	ldrdeq	r9, [r0], -r6
    5ff8:	andeq	r9, r0, ip, lsr r3
    5ffc:	andeq	r9, r0, lr, asr #1
    6000:	mvnsmi	lr, #737280	; 0xb4000
    6004:	bmi	15d7864 <g_param_spec_ref@plt+0x15d33c4>
    6008:	blmi	15d7880 <g_param_spec_ref@plt+0x15d33e0>
    600c:	ldrbtmi	fp, [sl], #-133	; 0xffffff7b
    6010:	svcls	0x000c4680
    6014:	ldmpl	r3, {r0, r2, r3, r9, sl, lr}^
    6018:	ldrsbtls	pc, [r4], -sp	; <UNPREDICTABLE>
    601c:	movwls	r6, #14363	; 0x381b
    6020:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    6024:	movwls	r2, #8960	; 0x2300
    6028:	mcr2	7, 3, pc, cr12, cr14, {7}	; <UNPREDICTABLE>
    602c:	svceq	0x0000f1b8
    6030:			; <UNDEFINED> instruction: 0xf8d8d040
    6034:	strmi	r3, [r1], -r0
    6038:	ldmdavs	fp, {r0, r1, r4, r8, ip, sp, pc}
    603c:	mulle	r4, r8, r2
    6040:			; <UNDEFINED> instruction: 0xf7fd4640
    6044:	stmdacs	r0, {r1, r3, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    6048:	tstlt	sp, r4, lsr r0
    604c:	stmiblt	fp, {r0, r1, r3, r5, r6, fp, sp, lr}^
    6050:	bmi	11d8570 <g_param_spec_ref@plt+0x11d40d0>
    6054:	ldrbtmi	r4, [r9], #-2119	; 0xfffff7b9
    6058:			; <UNDEFINED> instruction: 0xf501447a
    605c:	ldrbtmi	r7, [r8], #-408	; 0xfffffe68
    6060:	mrc	7, 7, APSR_nzcv, cr8, cr13, {7}
    6064:			; <UNDEFINED> instruction: 0xf7fd2000
    6068:	bmi	1100fe8 <g_param_spec_ref@plt+0x10fcb48>
    606c:	ldrbtmi	r4, [sl], #-2878	; 0xfffff4c2
    6070:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    6074:	subsmi	r9, sl, r3, lsl #22
    6078:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    607c:	andlt	sp, r5, pc, ror #2
    6080:	mvnshi	lr, #12386304	; 0xbd0000
    6084:			; <UNDEFINED> instruction: 0xf7feb30c
    6088:	stmdavs	r3!, {r1, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    608c:	tstlt	r3, r1, lsl #12
    6090:	addmi	r6, r3, #1769472	; 0x1b0000
    6094:			; <UNDEFINED> instruction: 0x4620d019
    6098:	svc	0x007ef7fd
    609c:	ldmdbmi	r7!, {r3, r5, r7, r8, fp, ip, sp, pc}
    60a0:	ldmdami	r8!, {r0, r1, r2, r4, r5, r9, fp, lr}
    60a4:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    60a8:	orrsvc	pc, r8, r1, lsl #10
    60ac:			; <UNDEFINED> instruction: 0xf7fd4478
    60b0:			; <UNDEFINED> instruction: 0xe7d7eed2
    60b4:	bmi	d5858c <g_param_spec_ref@plt+0xd540ec>
    60b8:	ldrbtmi	r4, [r9], #-2101	; 0xfffff7cb
    60bc:			; <UNDEFINED> instruction: 0xf501447a
    60c0:	ldrbtmi	r7, [r8], #-408	; 0xfffffe68
    60c4:	mcr	7, 6, pc, cr6, cr13, {7}	; <UNPREDICTABLE>
    60c8:			; <UNDEFINED> instruction: 0xb3a7e7cc
    60cc:	blx	ff4c20ee <g_param_spec_ref@plt+0xff4bdc4e>
    60d0:	bge	9799c <g_param_spec_ref@plt+0x934fc>
    60d4:			; <UNDEFINED> instruction: 0xf850f007
    60d8:			; <UNDEFINED> instruction: 0xb3b84606
    60dc:	ldrtmi	r4, [sl], -fp, asr #12
    60e0:	strbmi	r4, [r0], -r1, lsr #12
    60e4:	svc	0x007cf7fd
    60e8:	strmi	r2, [r1], r1, lsl #2
    60ec:	ldcl	7, cr15, [r0], #-1012	; 0xfffffc0c
    60f0:	stmdb	sl, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    60f4:	ldrbtmi	r4, [sl], #-2599	; 0xfffff5d9
    60f8:	strbmi	r4, [r8], -r7, lsl #12
    60fc:			; <UNDEFINED> instruction: 0xf7fd4639
    6100:	stmdavs	fp!, {r1, r2, r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}^
    6104:	strcs	fp, [r0], #-371	; 0xfffffe8d
    6108:	ldrtmi	r6, [r1], -fp, lsr #16
    610c:	eoreq	pc, r4, r3, asr r8	; <UNPREDICTABLE>
    6110:			; <UNDEFINED> instruction: 0xf7fe3401
    6114:	strmi	pc, [r1], -fp, lsr #27
    6118:			; <UNDEFINED> instruction: 0xf7fd4638
    611c:	stmdavs	fp!, {r1, r2, r6, r7, r8, r9, fp, sp, lr, pc}^
    6120:	ldmle	r1!, {r0, r1, r5, r7, r9, lr}^
    6124:			; <UNDEFINED> instruction: 0x4649463a
    6128:			; <UNDEFINED> instruction: 0xf7fe4640
    612c:	ldrtmi	pc, [r0], -fp, lsl #26	; <UNPREDICTABLE>
    6130:	bl	1e4412c <g_param_spec_ref@plt+0x1e3fc8c>
    6134:	ldmdbmi	r8, {r0, r3, r4, r7, r8, r9, sl, sp, lr, pc}
    6138:	ldmdami	r9, {r3, r4, r9, fp, lr}
    613c:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    6140:	orrsvc	pc, r8, r1, lsl #10
    6144:			; <UNDEFINED> instruction: 0xf7fd4478
    6148:	str	lr, [fp, r6, lsl #29]
    614c:	strmi	r9, [r3], -r2, lsl #24
    6150:	ldrtmi	r4, [r9], -sl, asr #12
    6154:	strls	r4, [r0], #-1600	; 0xfffff9c0
    6158:	mcr	7, 2, pc, cr10, cr13, {7}	; <UNPREDICTABLE>
    615c:			; <UNDEFINED> instruction: 0xf7fde782
    6160:	svclt	0x0000ef82
    6164:	andeq	r0, r2, lr, ror fp
    6168:	andeq	r0, r0, r4, asr r4
    616c:	andeq	r9, r0, sl, lsr r3
    6170:	andeq	r9, r0, ip, ror #4
    6174:	andeq	r9, r0, r2, lsr r0
    6178:	andeq	r0, r2, lr, lsl fp
    617c:	andeq	r9, r0, ip, ror #5
    6180:	andeq	r9, r0, r6, ror #1
    6184:	andeq	r8, r0, r4, ror #31
    6188:	ldrdeq	r9, [r0], -r6
    618c:	andeq	r9, r0, r4, lsr #2
    6190:	andeq	r8, r0, lr, asr #31
    6194:			; <UNDEFINED> instruction: 0xffffe9c3
    6198:	andeq	r9, r0, r4, asr r2
    619c:	andeq	r9, r0, r6, lsr #3
    61a0:	andeq	r8, r0, ip, asr #30
    61a4:			; <UNDEFINED> instruction: 0x4616b5f0
    61a8:	addlt	r4, r3, r6, lsr sl
    61ac:			; <UNDEFINED> instruction: 0x46044b36
    61b0:			; <UNDEFINED> instruction: 0x460d447a
    61b4:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    61b8:			; <UNDEFINED> instruction: 0xf04f9301
    61bc:	movwcs	r0, #768	; 0x300
    61c0:			; <UNDEFINED> instruction: 0xf7fe9300
    61c4:	stccs	13, cr15, [r0], {159}	; 0x9f
    61c8:	stmdavs	r3!, {r1, r6, ip, lr, pc}
    61cc:	tstlt	r3, r1, lsl #12
    61d0:	addsmi	r6, r8, #1769472	; 0x1b0000
    61d4:	strtmi	sp, [r0], -r4
    61d8:	mrc	7, 6, APSR_nzcv, cr14, cr13, {7}
    61dc:	eorsle	r2, r7, r0, lsl #16
    61e0:	strtmi	r4, [r8], -r1, lsr #12
    61e4:	stcl	7, cr15, [r6, #1012]	; 0x3f4
    61e8:	stmdacs	r0, {r2, r9, sl, lr}
    61ec:	mvnlt	sp, ip, lsr r0
    61f0:	bicslt	r6, fp, r3, lsr r8
    61f4:	strcs	r4, [r0], #-2341	; 0xfffff6db
    61f8:	stmdami	r6!, {r0, r2, r5, r9, fp, lr}
    61fc:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    6200:			; <UNDEFINED> instruction: 0x71a8f501
    6204:			; <UNDEFINED> instruction: 0xf7fd4478
    6208:	stmdals	r0, {r1, r2, r5, r9, sl, fp, sp, lr, pc}
    620c:			; <UNDEFINED> instruction: 0xf7feb108
    6210:	bmi	8802d8 <g_param_spec_ref@plt+0x87be38>
    6214:	ldrbtmi	r4, [sl], #-2844	; 0xfffff4e4
    6218:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    621c:	subsmi	r9, sl, r1, lsl #22
    6220:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    6224:	strtmi	sp, [r0], -fp, lsr #2
    6228:	ldcllt	0, cr11, [r0, #12]!
    622c:	svc	0x00bef7fd
    6230:	strmi	r4, [r1], -pc, ror #12
    6234:			; <UNDEFINED> instruction: 0xf7fd4628
    6238:	shadd16mi	lr, r9, r0
    623c:	stc	7, cr15, [lr], #1012	; 0x3f4
    6240:	stmdacs	r0, {r2, r9, sl, lr}
    6244:	ldrtmi	sp, [r9], -r1, ror #3
    6248:			; <UNDEFINED> instruction: 0xf0074630
    624c:	ldrb	pc, [ip, fp, lsr #19]	; <UNPREDICTABLE>
    6250:	strcs	r4, [r0], #-2322	; 0xfffff6ee
    6254:	ldmdami	r3, {r1, r4, r9, fp, lr}
    6258:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    625c:			; <UNDEFINED> instruction: 0x71a8f501
    6260:			; <UNDEFINED> instruction: 0xf7fd4478
    6264:			; <UNDEFINED> instruction: 0xe7d0edf8
    6268:	bmi	4186ac <g_param_spec_ref@plt+0x41420c>
    626c:	ldrbtmi	r4, [r9], #-2064	; 0xfffff7f0
    6270:			; <UNDEFINED> instruction: 0xf501447a
    6274:	ldrbtmi	r7, [r8], #-424	; 0xfffffe58
    6278:	stcl	7, cr15, [ip, #1012]!	; 0x3f4
    627c:			; <UNDEFINED> instruction: 0xf7fde7c5
    6280:	svclt	0x0000eef2
    6284:	ldrdeq	r0, [r2], -ip
    6288:	andeq	r0, r0, r4, asr r4
    628c:	muleq	r0, r4, r1
    6290:	andeq	r8, r0, r2, asr pc
    6294:	andeq	r8, r0, ip, lsl #29
    6298:	andeq	r0, r2, r6, ror r9
    629c:	andeq	r9, r0, r8, lsr r1
    62a0:	andeq	r8, r0, r6, lsl #31
    62a4:	andeq	r8, r0, r0, lsr lr
    62a8:	andeq	r9, r0, r2, lsr #2
    62ac:	andeq	r9, r0, r8, lsl #1
    62b0:	andeq	r8, r0, sl, lsl lr
    62b4:	svcmi	0x00f0e92d
    62b8:	stc	6, cr4, [sp, #-580]!	; 0xfffffdbc
    62bc:	ldrmi	r8, [pc], -r2, lsl #22
    62c0:	strmi	r4, [r6], -ip, ror #20
    62c4:	strmi	r4, [sp], -ip, ror #22
    62c8:	addlt	r4, r5, sl, ror r4
    62cc:			; <UNDEFINED> instruction: 0xf8dd58d3
    62d0:	ldmdavs	fp, {r6, sp, pc}
    62d4:			; <UNDEFINED> instruction: 0xf04f9303
    62d8:	ldmib	sp, {r8, r9}^
    62dc:	movwcs	r4, #2065	; 0x811
    62e0:			; <UNDEFINED> instruction: 0xf7fe9302
    62e4:	cdpcs	13, 0, cr15, cr0, cr15, {0}
    62e8:	addshi	pc, r5, r0
    62ec:			; <UNDEFINED> instruction: 0x46016833
    62f0:	ldmdavs	fp, {r0, r1, r4, r8, ip, sp, pc}
    62f4:	mulle	r5, r8, r2
    62f8:			; <UNDEFINED> instruction: 0xf7fd4630
    62fc:	stmdacs	r0, {r1, r2, r3, r6, r9, sl, fp, sp, lr, pc}
    6300:	addhi	pc, r9, r0
    6304:	stmdavs	fp!, {r0, r2, r3, r8, ip, sp, pc}^
    6308:	ldmdbmi	ip, {r0, r1, r5, r6, r7, r8, fp, ip, sp, pc}^
    630c:	ldmdami	sp, {r2, r3, r4, r6, r9, fp, lr}^
    6310:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    6314:			; <UNDEFINED> instruction: 0x71baf501
    6318:			; <UNDEFINED> instruction: 0xf7fd4478
    631c:	mulcs	r0, ip, sp
    6320:	b	fe04431c <g_param_spec_ref@plt+0xfe03fe7c>
    6324:	blmi	1518c8c <g_param_spec_ref@plt+0x15147ec>
    6328:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    632c:	blls	e039c <g_param_spec_ref@plt+0xdbefc>
    6330:			; <UNDEFINED> instruction: 0xf04f405a
    6334:			; <UNDEFINED> instruction: 0xf0400300
    6338:	mullt	r5, sl, r0
    633c:	blhi	c1638 <g_param_spec_ref@plt+0xbd198>
    6340:	svchi	0x00f0e8bd
    6344:	svceq	0x0000f1ba
    6348:			; <UNDEFINED> instruction: 0xf7fed017
    634c:			; <UNDEFINED> instruction: 0xf8dae86c
    6350:	strmi	r3, [r1], -r0
    6354:	ldmdavs	fp, {r0, r1, r4, r8, ip, sp, pc}
    6358:	andle	r4, lr, r3, lsl #5
    635c:			; <UNDEFINED> instruction: 0xf7fd4650
    6360:	ldmdblt	r0, {r2, r3, r4, r9, sl, fp, sp, lr, pc}^
    6364:	bmi	1298890 <g_param_spec_ref@plt+0x12943f0>
    6368:	ldrbtmi	r4, [r9], #-2122	; 0xfffff7b6
    636c:			; <UNDEFINED> instruction: 0xf501447a
    6370:	ldrbtmi	r7, [r8], #-442	; 0xfffffe46
    6374:	stcl	7, cr15, [lr, #-1012]!	; 0xfffffc0c
    6378:	stccs	7, cr14, [r0], {209}	; 0xd1
    637c:			; <UNDEFINED> instruction: 0xf10dd060
    6380:			; <UNDEFINED> instruction: 0xf0060b08
    6384:	strbmi	pc, [r9], -r7, asr #20	; <UNPREDICTABLE>
    6388:			; <UNDEFINED> instruction: 0xf006465a
    638c:	strmi	pc, [r1], r5, lsr #26
    6390:	rsble	r2, r9, r0, lsl #16
    6394:	blx	1bc23b4 <g_param_spec_ref@plt+0x1bbdf14>
    6398:			; <UNDEFINED> instruction: 0x465a4639
    639c:	cdp2	0, 14, cr15, cr12, cr6, {0}
    63a0:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    63a4:			; <UNDEFINED> instruction: 0x4643d057
    63a8:	ldrbmi	r4, [r1], -r2, lsr #12
    63ac:			; <UNDEFINED> instruction: 0xf7fd4630
    63b0:	tstcs	r1, r8, lsl lr
    63b4:	cfmadd32	mvax0, mvfx4, mvfx8, mvfx4
    63b8:			; <UNDEFINED> instruction: 0xf7fd0a10
    63bc:			; <UNDEFINED> instruction: 0xf7fdeb0a
    63c0:	bmi	d82358 <g_param_spec_ref@plt+0xd7deb8>
    63c4:	sxtab16mi	r4, r0, sl, ror #8
    63c8:	strbmi	r4, [r1], -r0, lsr #12
    63cc:	mcr	7, 0, pc, cr14, cr13, {7}	; <UNPREDICTABLE>
    63d0:	cmplt	fp, #7012352	; 0x6b0000
    63d4:	and	r2, fp, r0, lsl #8
    63d8:			; <UNDEFINED> instruction: 0x46584639
    63dc:	mcrr2	7, 15, pc, r6, cr14	; <UNPREDICTABLE>
    63e0:	strbmi	r4, [r0], -r1, lsl #12
    63e4:			; <UNDEFINED> instruction: 0xf7fd3401
    63e8:	stmdavs	fp!, {r5, r6, r9, fp, sp, lr, pc}^
    63ec:	ldmdble	sp, {r0, r1, r5, r7, r9, lr}
    63f0:			; <UNDEFINED> instruction: 0xf853682b
    63f4:	ldrbmi	sl, [r0], -r4, lsr #32
    63f8:			; <UNDEFINED> instruction: 0xf97af001
    63fc:	ldrbmi	r4, [r0], -r3, lsl #13
    6400:	blx	164240e <g_param_spec_ref@plt+0x163df6e>
    6404:	mvnle	r2, r0, lsl #16
    6408:	ldrbmi	r4, [r8], -r9, asr #12
    640c:			; <UNDEFINED> instruction: 0xf7fe463a
    6410:	strmi	pc, [r1], -pc, ror #22
    6414:	stmdbmi	r1!, {r0, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    6418:	stmdami	r2!, {r0, r5, r9, fp, lr}
    641c:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    6420:			; <UNDEFINED> instruction: 0x71baf501
    6424:			; <UNDEFINED> instruction: 0xf7fd4478
    6428:			; <UNDEFINED> instruction: 0xe778ed16
    642c:	bne	441c94 <g_param_spec_ref@plt+0x43d7f4>
    6430:	ldrtmi	r4, [r0], -r2, asr #12
    6434:	blx	fe1c4436 <g_param_spec_ref@plt+0xfe1bff96>
    6438:			; <UNDEFINED> instruction: 0xf7fd4638
    643c:			; <UNDEFINED> instruction: 0xe771e9f4
    6440:	bmi	6988ac <g_param_spec_ref@plt+0x69440c>
    6444:	ldrbtmi	r4, [r9], #-2074	; 0xfffff7e6
    6448:			; <UNDEFINED> instruction: 0xf501447a
    644c:	ldrbtmi	r7, [r8], #-442	; 0xfffffe46
    6450:	stc	7, cr15, [r0, #-1012]	; 0xfffffc0c
    6454:	stcls	7, cr14, [r2, #-396]	; 0xfffffe74
    6458:	strbmi	r4, [r2], -r3, lsl #12
    645c:	ldrtmi	r4, [r0], -r1, lsr #12
    6460:			; <UNDEFINED> instruction: 0xf7fd9500
    6464:	ldrb	lr, [sl, -r6, asr #25]
    6468:	strmi	r9, [r3], -r2, lsl #26
    646c:			; <UNDEFINED> instruction: 0xf7fde7f5
    6470:	svclt	0x0000edfa
    6474:	andeq	r0, r2, r4, asr #17
    6478:	andeq	r0, r0, r4, asr r4
    647c:	andeq	r9, r0, r0, lsl #1
    6480:	andeq	r9, r0, r6
    6484:	andeq	r8, r0, r8, ror sp
    6488:	andeq	r0, r2, r4, ror #16
    648c:	andeq	r9, r0, r6, lsr #32
    6490:	andeq	r8, r0, r0, lsr #28
    6494:	andeq	r8, r0, lr, lsl sp
    6498:			; <UNDEFINED> instruction: 0xffffe6f5
    649c:	andeq	r8, r0, r4, ror pc
    64a0:	andeq	r8, r0, r2, asr #27
    64a4:	andeq	r8, r0, ip, ror #24
    64a8:	andeq	r8, r0, sl, asr #30
    64ac:	muleq	r0, ip, lr
    64b0:	andeq	r8, r0, r2, asr #24
    64b4:			; <UNDEFINED> instruction: 0x4616b5f0
    64b8:	addlt	r4, r3, r6, lsr sl
    64bc:			; <UNDEFINED> instruction: 0x46044b36
    64c0:			; <UNDEFINED> instruction: 0x460d447a
    64c4:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    64c8:			; <UNDEFINED> instruction: 0xf04f9301
    64cc:	movwcs	r0, #768	; 0x300
    64d0:			; <UNDEFINED> instruction: 0xf7fe9300
    64d4:	stccs	12, cr15, [r0], {23}
    64d8:	stmdavs	r3!, {r1, r6, ip, lr, pc}
    64dc:	tstlt	r3, r1, lsl #12
    64e0:	addsmi	r6, r8, #1769472	; 0x1b0000
    64e4:	strtmi	sp, [r0], -r4
    64e8:	ldcl	7, cr15, [r6, #-1012]	; 0xfffffc0c
    64ec:	eorsle	r2, r7, r0, lsl #16
    64f0:	strtmi	r4, [r8], -r1, lsr #12
    64f4:	ldc	7, cr15, [lr], #-1012	; 0xfffffc0c
    64f8:	stmdacs	r0, {r2, r9, sl, lr}
    64fc:	mvnlt	sp, ip, lsr r0
    6500:	bicslt	r6, fp, r3, lsr r8
    6504:	strcs	r4, [r0], #-2341	; 0xfffff6db
    6508:	stmdami	r6!, {r0, r2, r5, r9, fp, lr}
    650c:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    6510:	bicvc	pc, sl, r1, lsl #10
    6514:			; <UNDEFINED> instruction: 0xf7fd4478
    6518:	stmdals	r0, {r1, r2, r3, r4, r7, sl, fp, sp, lr, pc}
    651c:			; <UNDEFINED> instruction: 0xf7fdb108
    6520:	bmi	881fc8 <g_param_spec_ref@plt+0x87db28>
    6524:	ldrbtmi	r4, [sl], #-2844	; 0xfffff4e4
    6528:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    652c:	subsmi	r9, sl, r1, lsl #22
    6530:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    6534:	strtmi	sp, [r0], -fp, lsr #2
    6538:	ldcllt	0, cr11, [r0, #12]!
    653c:	mrc	7, 1, APSR_nzcv, cr6, cr13, {7}
    6540:	strmi	r4, [r1], -pc, ror #12
    6544:			; <UNDEFINED> instruction: 0xf7fd4628
    6548:	ldrtmi	lr, [r9], -r8, lsl #27
    654c:	bl	9c4548 <g_param_spec_ref@plt+0x9c00a8>
    6550:	stmdacs	r0, {r2, r9, sl, lr}
    6554:	ldrtmi	sp, [r9], -r1, ror #3
    6558:			; <UNDEFINED> instruction: 0xf0074630
    655c:	ldrb	pc, [ip, r3, lsr #16]	; <UNPREDICTABLE>
    6560:	strcs	r4, [r0], #-2322	; 0xfffff6ee
    6564:	ldmdami	r3, {r1, r4, r9, fp, lr}
    6568:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    656c:	bicvc	pc, sl, r1, lsl #10
    6570:			; <UNDEFINED> instruction: 0xf7fd4478
    6574:			; <UNDEFINED> instruction: 0xe7d0ec70
    6578:	bmi	4189bc <g_param_spec_ref@plt+0x41451c>
    657c:	ldrbtmi	r4, [r9], #-2064	; 0xfffff7f0
    6580:			; <UNDEFINED> instruction: 0xf501447a
    6584:	ldrbtmi	r7, [r8], #-458	; 0xfffffe36
    6588:	stcl	7, cr15, [r4], #-1012	; 0xfffffc0c
    658c:			; <UNDEFINED> instruction: 0xf7fde7c5
    6590:	svclt	0x0000ed6a
    6594:	andeq	r0, r2, ip, asr #13
    6598:	andeq	r0, r0, r4, asr r4
    659c:	andeq	r8, r0, r4, lsl #29
    65a0:	andeq	r8, r0, r2, asr #24
    65a4:	andeq	r8, r0, ip, ror fp
    65a8:	andeq	r0, r2, r6, ror #12
    65ac:	andeq	r8, r0, r8, lsr #28
    65b0:	andeq	r8, r0, r6, ror ip
    65b4:	andeq	r8, r0, r0, lsr #22
    65b8:	andeq	r8, r0, r2, lsl lr
    65bc:	andeq	r8, r0, r8, ror sp
    65c0:	andeq	r8, r0, sl, lsl #22
    65c4:	addlt	fp, r8, r0, ror r5
    65c8:			; <UNDEFINED> instruction: 0x46044b3f
    65cc:	smlabteq	r4, sp, r9, lr
    65d0:	ldmdbmi	lr!, {r1, r2, r4, r9, sl, lr}
    65d4:	ldrbtmi	r9, [r9], #-3333	; 0xfffff2fb
    65d8:	ldmdavs	fp, {r0, r1, r3, r6, r7, fp, ip, lr}
    65dc:			; <UNDEFINED> instruction: 0xf04f9307
    65e0:	movwcs	r0, #768	; 0x300
    65e4:			; <UNDEFINED> instruction: 0xf7fe9306
    65e8:			; <UNDEFINED> instruction: 0x2c00fb8d
    65ec:	stmdavs	r3!, {r1, r2, r3, r4, r5, ip, lr, pc}
    65f0:	tstlt	r3, r1, lsl #12
    65f4:	addsmi	r6, r8, #1769472	; 0x1b0000
    65f8:	strtmi	sp, [r0], -r4
    65fc:	stcl	7, cr15, [ip], {253}	; 0xfd
    6600:	eorsle	r2, r3, r0, lsl #16
    6604:	suble	r2, ip, r0, lsl #26
    6608:	ldmdavs	r3!, {r1, r2, r5, r6, r8, ip, sp, pc}
    660c:	ldmdbmi	r0!, {r0, r1, r4, r6, r8, ip, sp, pc}
    6610:	ldmdami	r1!, {r4, r5, r9, fp, lr}
    6614:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    6618:	bicsvc	pc, sl, r1, lsl #10
    661c:			; <UNDEFINED> instruction: 0xf7fd4478
    6620:	eor	lr, sp, sl, lsl ip
    6624:	ldmdb	r2, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6628:	strtmi	r4, [r0], -r1, lsl #12
    662c:	ldc	7, cr15, [r4, #-1012]	; 0xfffffc0c
    6630:	stcge	6, cr4, [r6, #-164]	; 0xffffff5c
    6634:	stmdami	r9!, {r2, r9, sl, lr}
    6638:			; <UNDEFINED> instruction: 0xf7fd4478
    663c:			; <UNDEFINED> instruction: 0xf04feed0
    6640:	strdls	r3, [r0, -pc]
    6644:	stmdbmi	r6!, {r8, r9, sp}
    6648:	ldrbtmi	r9, [r9], #-769	; 0xfffffcff
    664c:	strmi	r9, [r2], -r2, lsl #10
    6650:			; <UNDEFINED> instruction: 0xf7fd4620
    6654:			; <UNDEFINED> instruction: 0x4604ea58
    6658:	stmdals	r6, {r4, r5, r6, r8, r9, ip, sp, pc}
    665c:			; <UNDEFINED> instruction: 0xf7fdb108
    6660:	strtmi	lr, [r0], -r8, lsl #28
    6664:	stc	7, cr15, [r4, #-1012]!	; 0xfffffc0c
    6668:	and	r2, lr, r1
    666c:	bmi	798ae8 <g_param_spec_ref@plt+0x794648>
    6670:	ldrbtmi	r4, [r9], #-2078	; 0xfffff7e2
    6674:			; <UNDEFINED> instruction: 0xf501447a
    6678:	ldrbtmi	r7, [r8], #-474	; 0xfffffe26
    667c:	bl	ffac4678 <g_param_spec_ref@plt+0xffac01d8>
    6680:	tstlt	r0, r6, lsl #16
    6684:	ldcl	7, cr15, [r4, #1012]!	; 0x3f4
    6688:	bmi	64e690 <g_param_spec_ref@plt+0x64a1f0>
    668c:	ldrbtmi	r4, [sl], #-2830	; 0xfffff4f2
    6690:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    6694:	subsmi	r9, sl, r7, lsl #22
    6698:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    669c:	andlt	sp, r8, r1, lsl r1
    66a0:	ldmdbmi	r4, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    66a4:	ldmdami	r5, {r2, r4, r9, fp, lr}
    66a8:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    66ac:	bicsvc	pc, sl, r1, lsl #10
    66b0:			; <UNDEFINED> instruction: 0xf7fd4478
    66b4:	ubfx	lr, r0, #23, #4
    66b8:	ldrtmi	r4, [r0], -r9, lsr #12
    66bc:			; <UNDEFINED> instruction: 0xff72f006
    66c0:			; <UNDEFINED> instruction: 0xf7fde7de
    66c4:	svclt	0x0000ecd0
    66c8:	andeq	r0, r0, r4, asr r4
    66cc:			; <UNDEFINED> instruction: 0x000205b6
    66d0:	andeq	r8, r0, ip, ror sp
    66d4:	andeq	r8, r0, sl, lsr fp
    66d8:	andeq	r8, r0, r4, ror sl
    66dc:	andeq	r8, r0, r0, lsl #21
    66e0:	strdeq	r8, [r0], -r2
    66e4:	andeq	r8, r0, lr, lsl sp
    66e8:	andeq	r8, r0, ip, ror #22
    66ec:	andeq	r8, r0, r6, lsl sl
    66f0:	strdeq	r0, [r2], -lr
    66f4:	andeq	r8, r0, r8, ror #25
    66f8:			; <UNDEFINED> instruction: 0x00008bba
    66fc:	andeq	r8, r0, r0, ror #19
    6700:	mvnsmi	lr, sp, lsr #18
    6704:	strmi	fp, [r4], -r6, lsl #1
    6708:			; <UNDEFINED> instruction: 0xf8dd460f
    670c:			; <UNDEFINED> instruction: 0x46168030
    6710:			; <UNDEFINED> instruction: 0xf7fe461d
    6714:			; <UNDEFINED> instruction: 0xb1bcfaf7
    6718:	strmi	r6, [r1], -r3, lsr #16
    671c:	ldmdavs	fp, {r0, r1, r4, r8, ip, sp, pc}
    6720:	mulle	r3, r8, r2
    6724:			; <UNDEFINED> instruction: 0xf7fd4620
    6728:	cmnlt	r8, r8, lsr ip
    672c:	ldmdbmi	r0!, {r0, r1, r2, r3, r6, r7, r8, ip, sp, pc}
    6730:	ldmdami	r1!, {r4, r5, r9, fp, lr}
    6734:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    6738:	mvnvc	pc, r1, lsl #10
    673c:	andlt	r4, r6, r8, ror r4
    6740:	ldrhmi	lr, [r0, #141]!	; 0x8d
    6744:	bllt	fe144740 <g_param_spec_ref@plt+0xfe1402a0>
    6748:	bmi	b58c00 <g_param_spec_ref@plt+0xb54760>
    674c:	ldrbtmi	r4, [r9], #-2093	; 0xfffff7d3
    6750:			; <UNDEFINED> instruction: 0xf501447a
    6754:	ldrbtmi	r7, [r8], #-488	; 0xfffffe18
    6758:	pop	{r1, r2, ip, sp, pc}
    675c:			; <UNDEFINED> instruction: 0xf7fd41f0
    6760:	biclt	fp, lr, r7, ror fp
    6764:	mrc	7, 2, APSR_nzcv, cr14, cr13, {7}
    6768:			; <UNDEFINED> instruction: 0x46016833
    676c:	tstlt	r3, r5
    6770:	addmi	r6, r3, #1769472	; 0x1b0000
    6774:			; <UNDEFINED> instruction: 0x4630d010
    6778:	stc	7, cr15, [lr], {253}	; 0xfd
    677c:	stmdbmi	r2!, {r5, r6, r8, fp, ip, sp, pc}
    6780:	stmdami	r3!, {r1, r5, r9, fp, lr}
    6784:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    6788:	mvnvc	pc, r1, lsl #10
    678c:	andlt	r4, r6, r8, ror r4
    6790:	ldrhmi	lr, [r0, #141]!	; 0x8d
    6794:	bllt	1744790 <g_param_spec_ref@plt+0x17402f0>
    6798:	ldmdbmi	lr, {r0, r2, r5, r6, r8, ip, sp, pc}
    679c:	ldmdami	pc, {r1, r2, r3, r4, r9, fp, lr}	; <UNPREDICTABLE>
    67a0:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    67a4:	mvnvc	pc, r1, lsl #10
    67a8:	andlt	r4, r6, r8, ror r4
    67ac:	ldrhmi	lr, [r0, #141]!	; 0x8d
    67b0:	bllt	13c47ac <g_param_spec_ref@plt+0x13c030c>
    67b4:	stm	sl, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    67b8:	strtmi	r4, [r0], -r1, lsl #12
    67bc:	mcrr	7, 15, pc, ip, cr13	; <UNPREDICTABLE>
    67c0:	strmi	r4, [r4], -r9, lsr #12
    67c4:	ldrbtmi	r4, [r8], #-2070	; 0xfffff7ea
    67c8:	mcr	7, 0, pc, cr8, cr13, {7}	; <UNPREDICTABLE>
    67cc:			; <UNDEFINED> instruction: 0x462b4915
    67d0:	andhi	pc, ip, sp, asr #17
    67d4:	strls	r4, [r2, #-1145]	; 0xfffffb87
    67d8:	strmi	r9, [r2], -r1, lsl #12
    67dc:			; <UNDEFINED> instruction: 0xf04f4620
    67e0:	strls	r3, [r0], #-1279	; 0xfffffb01
    67e4:	b	fed447e0 <g_param_spec_ref@plt+0xfed40340>
    67e8:	pop	{r1, r2, ip, sp, pc}
    67ec:	svclt	0x000081f0
    67f0:	andeq	r8, r0, ip, asr ip
    67f4:	andeq	r8, r0, r6, lsl ip
    67f8:	andeq	r8, r0, r4, asr r9
    67fc:	andeq	r8, r0, r2, asr #24
    6800:	muleq	r0, r0, sl
    6804:	andeq	r8, r0, sl, lsr r9
    6808:	andeq	r8, r0, ip, lsl #24
    680c:	andeq	r8, r0, r6, lsl #20
    6810:	andeq	r8, r0, r4, lsl #18
    6814:	strdeq	r8, [r0], -r0
    6818:	andeq	r8, r0, sl, lsl sl
    681c:	andeq	r8, r0, r8, ror #17
    6820:	strdeq	r8, [r0], -r2
    6824:	andeq	r8, r0, r8, ror #22
    6828:			; <UNDEFINED> instruction: 0x4616b5f0
    682c:	addlt	r4, r3, ip, lsr sl
    6830:			; <UNDEFINED> instruction: 0x46044b3c
    6834:			; <UNDEFINED> instruction: 0x460d447a
    6838:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    683c:			; <UNDEFINED> instruction: 0xf04f9301
    6840:	movwcs	r0, #768	; 0x300
    6844:			; <UNDEFINED> instruction: 0xf7fe9300
    6848:	teqlt	r4, #380928	; 0x5d000	; <UNPREDICTABLE>
    684c:	strmi	r6, [r1], -r3, lsr #16
    6850:	ldmdavs	fp, {r0, r1, r4, r8, ip, sp, pc}
    6854:	mulle	r3, r8, r2
    6858:			; <UNDEFINED> instruction: 0xf7fd4620
    685c:			; <UNDEFINED> instruction: 0xb1e0eb9e
    6860:	eorsle	r2, r5, r0, lsl #26
    6864:	svc	0x00f6f7fc
    6868:	strmi	r6, [r1], -fp, lsr #16
    686c:	ldmdavs	fp, {r0, r1, r4, r8, ip, sp, pc}
    6870:	andle	r4, r3, r3, lsl #5
    6874:			; <UNDEFINED> instruction: 0xf7fd4628
    6878:	movtlt	lr, #35728	; 0x8b90
    687c:	eorsle	r2, r2, r0, lsl #28
    6880:	orrlt	r6, r3, #3342336	; 0x330000
    6884:	bmi	a58d2c <g_param_spec_ref@plt+0xa5488c>
    6888:	ldrbtmi	r4, [r9], #-2089	; 0xfffff7d7
    688c:			; <UNDEFINED> instruction: 0xf501447a
    6890:	ldrbtmi	r7, [r8], #-504	; 0xfffffe08
    6894:	b	ff7c4890 <g_param_spec_ref@plt+0xff7c03f0>
    6898:	stmdbmi	r6!, {r0, r3, sp, lr, pc}
    689c:	stmdami	r7!, {r1, r2, r5, r9, fp, lr}
    68a0:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    68a4:	mvnsvc	pc, r1, lsl #10
    68a8:			; <UNDEFINED> instruction: 0xf7fd4478
    68ac:	stmdals	r0, {r2, r4, r6, r7, r9, fp, sp, lr, pc}
    68b0:			; <UNDEFINED> instruction: 0xf7fdb110
    68b4:	ldrdcs	lr, [r0], -lr	; <UNPREDICTABLE>
    68b8:	blmi	699144 <g_param_spec_ref@plt+0x694ca4>
    68bc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    68c0:	blls	60930 <g_param_spec_ref@plt+0x5c490>
    68c4:			; <UNDEFINED> instruction: 0xf04f405a
    68c8:			; <UNDEFINED> instruction: 0xd1270300
    68cc:	ldcllt	0, cr11, [r0, #12]!
    68d0:	bmi	758d48 <g_param_spec_ref@plt+0x7548a8>
    68d4:	ldrbtmi	r4, [r9], #-2077	; 0xfffff7e3
    68d8:			; <UNDEFINED> instruction: 0xf501447a
    68dc:	ldrbtmi	r7, [r8], #-504	; 0xfffffe08
    68e0:	b	fee448dc <g_param_spec_ref@plt+0xfee4043c>
    68e4:			; <UNDEFINED> instruction: 0xf7fce7e3
    68e8:	uqsub8mi	lr, pc, r2	; <UNPREDICTABLE>
    68ec:	strtmi	r4, [r0], -r1, lsl #12
    68f0:	bl	fecc48ec <g_param_spec_ref@plt+0xfecc044c>
    68f4:	ldrtmi	r4, [sl], -r9, lsr #12
    68f8:	stc	7, cr15, [r6, #-1012]	; 0xfffffc0c
    68fc:	cmplt	r0, r4, lsl #12
    6900:	tstlt	r8, r0, lsl #16
    6904:	ldc	7, cr15, [r4], #1012	; 0x3f4
    6908:			; <UNDEFINED> instruction: 0xf7fd4620
    690c:	ldrdcs	lr, [r1], -r2
    6910:			; <UNDEFINED> instruction: 0x4639e7d2
    6914:			; <UNDEFINED> instruction: 0xf0064630
    6918:	strb	pc, [r8, r5, asr #28]	; <UNPREDICTABLE>
    691c:	bl	fe8c4918 <g_param_spec_ref@plt+0xfe8c0478>
    6920:	andeq	r0, r2, r8, asr r3
    6924:	andeq	r0, r0, r4, asr r4
    6928:	andeq	r8, r0, r6, lsl #22
    692c:	andeq	r8, r0, r4, asr #17
    6930:	strdeq	r8, [r0], -lr
    6934:	strdeq	r8, [r0], -r0
    6938:	andeq	r8, r0, lr, lsr r9
    693c:	andeq	r8, r0, r8, ror #15
    6940:	ldrdeq	r0, [r2], -r0	; <UNPREDICTABLE>
    6944:			; <UNDEFINED> instruction: 0x00008aba
    6948:	ldrdeq	r8, [r0], -r0
    694c:			; <UNDEFINED> instruction: 0x000087b2
    6950:			; <UNDEFINED> instruction: 0x4604b570
    6954:	ldrmi	r4, [r6], -sp, lsl #12
    6958:			; <UNDEFINED> instruction: 0xf9d4f7fe
    695c:	stmdavs	r3!, {r2, r4, r8, r9, ip, sp, pc}
    6960:	tstlt	r3, r1, lsl #12
    6964:	addsmi	r6, r8, #1769472	; 0x1b0000
    6968:	strtmi	sp, [r0], -r3
    696c:	bl	544968 <g_param_spec_ref@plt+0x5404c8>
    6970:	tstlt	sp, #192, 2	; 0x30
    6974:	ldcl	7, cr15, [r6, #-1012]	; 0xfffffc0c
    6978:	strmi	r6, [r1], -fp, lsr #16
    697c:	ldmdavs	fp, {r0, r1, r4, r8, ip, sp, pc}
    6980:	andsle	r4, fp, r3, lsl #5
    6984:			; <UNDEFINED> instruction: 0xf7fd4628
    6988:	ldmiblt	r8!, {r3, r8, r9, fp, sp, lr, pc}
    698c:	bmi	6d8dfc <g_param_spec_ref@plt+0x6d495c>
    6990:	ldrbtmi	r4, [r9], #-2075	; 0xfffff7e5
    6994:			; <UNDEFINED> instruction: 0xf501447a
    6998:	ldrbtmi	r7, [r8], #-261	; 0xfffffefb
    699c:	b	16c4998 <g_param_spec_ref@plt+0x16c04f8>
    69a0:	ldcllt	0, cr2, [r0, #-0]
    69a4:	bmi	618e08 <g_param_spec_ref@plt+0x614968>
    69a8:	ldrbtmi	r4, [r9], #-2072	; 0xfffff7e8
    69ac:			; <UNDEFINED> instruction: 0xf501447a
    69b0:	ldrbtmi	r7, [r8], #-261	; 0xfffffefb
    69b4:	b	13c49b0 <g_param_spec_ref@plt+0x13c0510>
    69b8:	ldcllt	0, cr2, [r0, #-0]
    69bc:	ldmdavs	r3!, {r1, r2, r3, r5, r6, r8, ip, sp, pc}
    69c0:	ldmdbmi	r3, {r0, r1, r3, r4, r6, r8, ip, sp, pc}
    69c4:	ldmdami	r4, {r0, r1, r4, r9, fp, lr}
    69c8:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    69cc:	tstvc	r5, r1, lsl #10	; <UNPREDICTABLE>
    69d0:			; <UNDEFINED> instruction: 0xf7fd4478
    69d4:	andcs	lr, r0, r0, asr #20
    69d8:			; <UNDEFINED> instruction: 0xf7fcbd70
    69dc:			; <UNDEFINED> instruction: 0x4601ef78
    69e0:			; <UNDEFINED> instruction: 0xf7fd4620
    69e4:			; <UNDEFINED> instruction: 0xf7fdeb3a
    69e8:			; <UNDEFINED> instruction: 0x4632ebdc
    69ec:	pop	{r0, r3, r5, r9, sl, lr}
    69f0:			; <UNDEFINED> instruction: 0xf0014070
    69f4:	svclt	0x0000bcd9
    69f8:	strdeq	r8, [r0], -lr
    69fc:	strdeq	r8, [r0], -r8	; <UNPREDICTABLE>
    6a00:	strdeq	r8, [r0], -r6
    6a04:	andeq	r8, r0, r6, ror #19
    6a08:	andeq	r8, r0, r4, lsr r8
    6a0c:	ldrdeq	r8, [r0], -lr
    6a10:	andeq	r8, r0, r8, asr #19
    6a14:	andeq	r8, r0, r6, lsl #15
    6a18:	andeq	r8, r0, r0, asr #13
    6a1c:			; <UNDEFINED> instruction: 0x4604b510
    6a20:			; <UNDEFINED> instruction: 0xf970f7fe
    6a24:	stmdavs	r3!, {r2, r3, r7, r8, ip, sp, pc}
    6a28:	tstlt	r3, r1, lsl #12
    6a2c:	addsmi	r6, r8, #1769472	; 0x1b0000
    6a30:	strtmi	sp, [r0], -r3
    6a34:	b	fec44a30 <g_param_spec_ref@plt+0xfec40590>
    6a38:	blmi	2b2f20 <g_param_spec_ref@plt+0x2aea80>
    6a3c:	pop	{r5, r9, sl, lr}
    6a40:	ldrbtmi	r4, [fp], #-16
    6a44:			; <UNDEFINED> instruction: 0xf0026899
    6a48:	stmdbmi	r7, {r0, r1, r3, r7, r8, r9, fp, ip, sp, pc}
    6a4c:	stmdami	r8, {r0, r1, r2, r9, fp, lr}
    6a50:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    6a54:	tstvc	sp, r1, lsl #10	; <UNPREDICTABLE>
    6a58:			; <UNDEFINED> instruction: 0xf7fd4478
    6a5c:	strdcs	lr, [r0], -ip
    6a60:	svclt	0x0000bd10
    6a64:	strdeq	r0, [r2], -sl
    6a68:	andeq	r8, r0, r0, asr #18
    6a6c:	andeq	r8, r0, lr, lsl #15
    6a70:	andeq	r8, r0, r8, lsr r6
    6a74:			; <UNDEFINED> instruction: 0x4604b510
    6a78:			; <UNDEFINED> instruction: 0xf944f7fe
    6a7c:	stmdavs	r3!, {r2, r3, r7, r8, ip, sp, pc}
    6a80:	tstlt	r3, r1, lsl #12
    6a84:	addsmi	r6, r8, #1769472	; 0x1b0000
    6a88:	strtmi	sp, [r0], -r3
    6a8c:	b	fe144a88 <g_param_spec_ref@plt+0xfe1405e8>
    6a90:	blmi	2b2f78 <g_param_spec_ref@plt+0x2aead8>
    6a94:	pop	{r5, r9, sl, lr}
    6a98:	ldrbtmi	r4, [fp], #-16
    6a9c:			; <UNDEFINED> instruction: 0xf00268d9
    6aa0:	stmdbmi	r7, {r0, r1, r5, r6, r9, fp, ip, sp, pc}
    6aa4:	stmdami	r8, {r0, r1, r2, r9, fp, lr}
    6aa8:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    6aac:	tstvc	r3, r1, lsl #10	; <UNPREDICTABLE>
    6ab0:			; <UNDEFINED> instruction: 0xf7fd4478
    6ab4:	ldrdcs	lr, [r0], -r0
    6ab8:	svclt	0x0000bd10
    6abc:	andeq	r0, r2, r2, lsr #13
    6ac0:	andeq	r8, r0, r8, ror #17
    6ac4:	andeq	r8, r0, r6, lsr r7
    6ac8:	andeq	r8, r0, r0, ror #11
    6acc:			; <UNDEFINED> instruction: 0x4604b510
    6ad0:			; <UNDEFINED> instruction: 0xf918f7fe
    6ad4:	stmdavs	r3!, {r2, r3, r7, r8, ip, sp, pc}
    6ad8:	tstlt	r3, r1, lsl #12
    6adc:	addsmi	r6, r8, #1769472	; 0x1b0000
    6ae0:	strtmi	sp, [r0], -r3
    6ae4:	b	1644ae0 <g_param_spec_ref@plt+0x1640640>
    6ae8:	blmi	2b2fd0 <g_param_spec_ref@plt+0x2aeb30>
    6aec:	pop	{r5, r9, sl, lr}
    6af0:	ldrbtmi	r4, [fp], #-16
    6af4:			; <UNDEFINED> instruction: 0xf0026919
    6af8:	stmdbmi	r7, {r0, r1, r3, r7, r9, fp, ip, sp, pc}
    6afc:	stmdami	r8, {r0, r1, r2, r9, fp, lr}
    6b00:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    6b04:	tstvc	r9, r1, lsl #10	; <UNPREDICTABLE>
    6b08:			; <UNDEFINED> instruction: 0xf7fd4478
    6b0c:			; <UNDEFINED> instruction: 0xf04fe9a4
    6b10:	ldclt	0, cr3, [r0, #-1020]	; 0xfffffc04
    6b14:	andeq	r0, r2, sl, asr #12
    6b18:	muleq	r0, r0, r8
    6b1c:	ldrdeq	r8, [r0], -lr
    6b20:	andeq	r8, r0, r8, lsl #11
    6b24:			; <UNDEFINED> instruction: 0x4604b510
    6b28:			; <UNDEFINED> instruction: 0xf8ecf7fe
    6b2c:	stmdavs	r3!, {r2, r3, r7, r8, ip, sp, pc}
    6b30:	tstlt	r3, r1, lsl #12
    6b34:	addsmi	r6, r8, #1769472	; 0x1b0000
    6b38:	strtmi	sp, [r0], -r3
    6b3c:	b	b44b38 <g_param_spec_ref@plt+0xb40698>
    6b40:	blmi	2b3028 <g_param_spec_ref@plt+0x2aeb88>
    6b44:	pop	{r5, r9, sl, lr}
    6b48:	ldrbtmi	r4, [fp], #-16
    6b4c:			; <UNDEFINED> instruction: 0xf0026959
    6b50:	stmdbmi	r7, {r0, r1, r2, r3, r4, r6, r9, fp, ip, sp, pc}
    6b54:	stmdami	r8, {r0, r1, r2, r9, fp, lr}
    6b58:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    6b5c:	tstvc	pc, r1, lsl #10	; <UNPREDICTABLE>
    6b60:			; <UNDEFINED> instruction: 0xf7fd4478
    6b64:			; <UNDEFINED> instruction: 0xf04fe978
    6b68:	ldclt	0, cr3, [r0, #-1020]	; 0xfffffc04
    6b6c:	strdeq	r0, [r2], -r2
    6b70:	andeq	r8, r0, r8, lsr r8
    6b74:	andeq	r8, r0, r6, lsl #13
    6b78:	andeq	r8, r0, r0, lsr r5
    6b7c:			; <UNDEFINED> instruction: 0x4604b510
    6b80:			; <UNDEFINED> instruction: 0xf8c0f7fe
    6b84:	stmdavs	r3!, {r2, r3, r7, r8, ip, sp, pc}
    6b88:	tstlt	r3, r1, lsl #12
    6b8c:	addsmi	r6, r8, #1769472	; 0x1b0000
    6b90:	strtmi	sp, [r0], -r3
    6b94:	b	44b90 <g_param_spec_ref@plt+0x406f0>
    6b98:	blmi	2b3080 <g_param_spec_ref@plt+0x2aebe0>
    6b9c:	pop	{r5, r9, sl, lr}
    6ba0:	ldrbtmi	r4, [fp], #-16
    6ba4:			; <UNDEFINED> instruction: 0xf0026999
    6ba8:	stmdbmi	r7, {r0, r1, r2, r7, r9, fp, ip, sp, pc}
    6bac:	stmdami	r8, {r0, r1, r2, r9, fp, lr}
    6bb0:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    6bb4:	msrvc	CPSR_sx, r1, lsl #10
    6bb8:			; <UNDEFINED> instruction: 0xf7fd4478
    6bbc:	andcs	lr, r0, ip, asr #18
    6bc0:	svclt	0x0000bd10
    6bc4:	muleq	r2, sl, r5
    6bc8:	andeq	r8, r0, r0, ror #15
    6bcc:	andeq	r8, r0, lr, lsr #12
    6bd0:	ldrdeq	r8, [r0], -r8	; <UNPREDICTABLE>
    6bd4:			; <UNDEFINED> instruction: 0x4604b510
    6bd8:			; <UNDEFINED> instruction: 0xf894f7fe
    6bdc:	stmdavs	r3!, {r2, r3, r7, r8, ip, sp, pc}
    6be0:	tstlt	r3, r1, lsl #12
    6be4:	addsmi	r6, r8, #1769472	; 0x1b0000
    6be8:	strtmi	sp, [r0], -r3
    6bec:	ldmib	r4, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6bf0:	blmi	2b30d8 <g_param_spec_ref@plt+0x2aec38>
    6bf4:	pop	{r5, r9, sl, lr}
    6bf8:	ldrbtmi	r4, [fp], #-16
    6bfc:			; <UNDEFINED> instruction: 0xf00269d9
    6c00:	stmdbmi	r7, {r0, r1, r2, r9, fp, ip, sp, pc}
    6c04:	stmdami	r8, {r0, r1, r2, r9, fp, lr}
    6c08:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    6c0c:	msrvc	CPSR_fsc, r1, lsl #10
    6c10:			; <UNDEFINED> instruction: 0xf7fd4478
    6c14:			; <UNDEFINED> instruction: 0xf04fe920
    6c18:	ldclt	0, cr3, [r0, #-1020]	; 0xfffffc04
    6c1c:	andeq	r0, r2, r2, asr #10
    6c20:	andeq	r8, r0, r8, lsl #15
    6c24:	ldrdeq	r8, [r0], -r6
    6c28:	andeq	r8, r0, r0, lsl #9
    6c2c:	ldrbmi	lr, [r0, sp, lsr #18]!
    6c30:	bmi	1098494 <g_param_spec_ref@plt+0x1093ff4>
    6c34:	blmi	109869c <g_param_spec_ref@plt+0x10941fc>
    6c38:	ldrbtmi	fp, [sl], #-138	; 0xffffff76
    6c3c:	strmi	sl, [r6], -r2, lsl #24
    6c40:	ldmpl	r3, {r8, sl, sp}^
    6c44:			; <UNDEFINED> instruction: 0xf8dd4689
    6c48:	ldmdavs	fp, {r3, r6, sp, pc}
    6c4c:			; <UNDEFINED> instruction: 0xf04f9309
    6c50:	rsbvs	r0, r5, r0, lsl #6
    6c54:	stmib	r4, {r1, r8, sl, ip, pc}^
    6c58:	stmib	r4, {r1, r8, sl, ip, lr}^
    6c5c:			; <UNDEFINED> instruction: 0xf7fe5504
    6c60:	movwlt	pc, #59473	; 0xe851	; <UNPREDICTABLE>
    6c64:			; <UNDEFINED> instruction: 0x46016833
    6c68:	ldmdavs	fp, {r0, r1, r4, r8, ip, sp, pc}
    6c6c:	mulle	r3, r8, r2
    6c70:			; <UNDEFINED> instruction: 0xf7fd4630
    6c74:			; <UNDEFINED> instruction: 0xb1b8e992
    6c78:			; <UNDEFINED> instruction: 0xf7fdb387
    6c7c:	ldmdavs	fp!, {r2, r4, r6, r7, r8, r9, fp, sp, lr, pc}
    6c80:	tstlt	r3, r1, lsl #12
    6c84:	addmi	r6, r3, #1769472	; 0x1b0000
    6c88:	ldrtmi	sp, [r8], -r8, lsr #32
    6c8c:	stmib	r4, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6c90:	stmdbmi	ip!, {r5, r8, r9, fp, ip, sp, pc}
    6c94:	stmdami	sp!, {r2, r3, r5, r9, fp, lr}
    6c98:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    6c9c:	teqvc	r4, r1, lsl #10	; <UNPREDICTABLE>
    6ca0:			; <UNDEFINED> instruction: 0xf7fd4478
    6ca4:	ldrd	lr, [r9], -r8
    6ca8:	bmi	a99154 <g_param_spec_ref@plt+0xa94cb4>
    6cac:	ldrbtmi	r4, [r9], #-2090	; 0xfffff7d6
    6cb0:			; <UNDEFINED> instruction: 0xf501447a
    6cb4:	ldrbtmi	r7, [r8], #-308	; 0xfffffecc
    6cb8:	stmia	ip, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6cbc:			; <UNDEFINED> instruction: 0xf7fc4620
    6cc0:	bmi	9c2408 <g_param_spec_ref@plt+0x9bdf68>
    6cc4:	ldrbtmi	r4, [sl], #-2846	; 0xfffff4e2
    6cc8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    6ccc:	subsmi	r9, sl, r9, lsl #22
    6cd0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    6cd4:	andlt	sp, sl, pc, lsr #2
    6cd8:			; <UNDEFINED> instruction: 0x87f0e8bd
    6cdc:	svceq	0x0000f1b8
    6ce0:			; <UNDEFINED> instruction: 0xf005d01e
    6ce4:	strmi	pc, [r1], -r7, lsr #28
    6ce8:			; <UNDEFINED> instruction: 0xf7fd4620
    6cec:	strbmi	lr, [r9], -r6, ror #20
    6cf0:			; <UNDEFINED> instruction: 0xf7fd4620
    6cf4:			; <UNDEFINED> instruction: 0xf001ea2c
    6cf8:	strmi	pc, [r1], -fp, asr #31
    6cfc:			; <UNDEFINED> instruction: 0xf7fd4630
    6d00:	ldmdbmi	r7, {r2, r3, r5, r7, r8, fp, sp, lr, pc}
    6d04:	andge	pc, r4, sp, asr #17
    6d08:	ldrbtmi	r4, [r9], #-1595	; 0xfffff9c5
    6d0c:	andhi	pc, r0, sp, asr #17
    6d10:	stmibvs	r9, {r1, r5, r9, sl, lr}
    6d14:	stc2l	0, cr15, [r0, #-8]
    6d18:			; <UNDEFINED> instruction: 0xf7fc4620
    6d1c:	ldrb	lr, [r0, r2, lsr #27]
    6d20:	bmi	459168 <g_param_spec_ref@plt+0x454cc8>
    6d24:	ldrbtmi	r4, [r9], #-2065	; 0xfffff7ef
    6d28:			; <UNDEFINED> instruction: 0xf501447a
    6d2c:	ldrbtmi	r7, [r8], #-308	; 0xfffffecc
    6d30:	ldm	r0, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6d34:			; <UNDEFINED> instruction: 0xf7fde7c2
    6d38:	svclt	0x0000e996
    6d3c:	andeq	pc, r1, r2, asr pc	; <UNPREDICTABLE>
    6d40:	andeq	r0, r0, r4, asr r4
    6d44:	strdeq	r8, [r0], -r8	; <UNPREDICTABLE>
    6d48:	strdeq	r8, [r0], -r2
    6d4c:	strdeq	r8, [r0], -r0
    6d50:	andeq	r8, r0, r2, ror #13
    6d54:	andeq	r8, r0, r0, lsr r5
    6d58:	ldrdeq	r8, [r0], -sl
    6d5c:	andeq	pc, r1, r6, asr #29
    6d60:	andeq	r0, r2, r2, lsr r4
    6d64:	andeq	r8, r0, sl, ror #12
    6d68:			; <UNDEFINED> instruction: 0x000085bc
    6d6c:	andeq	r8, r0, r2, ror #6
    6d70:			; <UNDEFINED> instruction: 0x4605b570
    6d74:	ldrmi	r4, [r6], -ip, lsl #12
    6d78:			; <UNDEFINED> instruction: 0xffc4f7fd
    6d7c:	stmdavs	fp!, {r0, r2, r3, r5, r8, r9, ip, sp, pc}
    6d80:	tstlt	r3, r1, lsl #12
    6d84:	addsmi	r6, r8, #1769472	; 0x1b0000
    6d88:	strtmi	sp, [r8], -r3
    6d8c:	stmdb	r4, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6d90:	teqlt	r4, #216, 2	; 0x36
    6d94:	ldcl	7, cr15, [lr, #-1008]	; 0xfffffc10
    6d98:	strmi	r6, [r1], -r3, lsr #16
    6d9c:	ldmdavs	fp, {r0, r1, r4, r8, ip, sp, pc}
    6da0:	andle	r4, r3, r3, lsl #5
    6da4:			; <UNDEFINED> instruction: 0xf7fd4620
    6da8:	ldrshlt	lr, [r0, #136]	; 0x88
    6dac:	ldmdavs	r3!, {r1, r2, r5, r8, r9, ip, sp, pc}
    6db0:	ldmdbmi	r4, {r0, r1, r4, r8, r9, ip, sp, pc}
    6db4:	ldmdami	r5, {r2, r4, r9, fp, lr}
    6db8:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    6dbc:	teqvc	ip, r1, lsl #10	; <UNPREDICTABLE>
    6dc0:			; <UNDEFINED> instruction: 0xf7fd4478
    6dc4:	andcs	lr, r0, r8, asr #16
    6dc8:	ldmdbmi	r1, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    6dcc:	ldmdami	r2, {r0, r4, r9, fp, lr}
    6dd0:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    6dd4:	teqvc	ip, r1, lsl #10	; <UNPREDICTABLE>
    6dd8:			; <UNDEFINED> instruction: 0xf7fd4478
    6ddc:	andcs	lr, r0, ip, lsr r8
    6de0:	stmdbmi	lr, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    6de4:	stmdami	pc, {r1, r2, r3, r9, fp, lr}	; <UNPREDICTABLE>
    6de8:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    6dec:	teqvc	ip, r1, lsl #10	; <UNPREDICTABLE>
    6df0:			; <UNDEFINED> instruction: 0xf7fd4478
    6df4:			; <UNDEFINED> instruction: 0xe7f2e830
    6df8:			; <UNDEFINED> instruction: 0x46204631
    6dfc:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    6e00:	bllt	ff3c2e10 <g_param_spec_ref@plt+0xff3be970>
    6e04:	ldrdeq	r8, [r0], -r8	; <UNPREDICTABLE>
    6e08:	muleq	r0, r6, r3
    6e0c:	ldrdeq	r8, [r0], -r0
    6e10:	andeq	r8, r0, r0, asr #11
    6e14:	andeq	r8, r0, lr, lsl #8
    6e18:			; <UNDEFINED> instruction: 0x000082b8
    6e1c:	andeq	r8, r0, r8, lsr #11
    6e20:			; <UNDEFINED> instruction: 0x000084be
    6e24:	andeq	r8, r0, r0, lsr #5
    6e28:	svclt	0x00142900
    6e2c:	rscscc	pc, pc, #79	; 0x4f
    6e30:	tstlt	r8, r1, lsl #4
    6e34:	ldrbtmi	r4, [r9], #-2306	; 0xfffff6fe
    6e38:	blt	1cc4e34 <g_param_spec_ref@plt+0x1cc0994>
    6e3c:	svclt	0x00004770
    6e40:			; <UNDEFINED> instruction: 0xffffde83
    6e44:	svclt	0x00004770
    6e48:	addlt	fp, r4, r0, lsl r5
    6e4c:			; <UNDEFINED> instruction: 0xff20f001
    6e50:	stmdami	sl, {r2, r9, sl, lr}
    6e54:			; <UNDEFINED> instruction: 0xf7fc4478
    6e58:	blmi	282318 <g_param_spec_ref@plt+0x27de78>
    6e5c:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
    6e60:	andcc	lr, r1, #3358720	; 0x334000
    6e64:	rscscs	r4, ip, #7168	; 0x1c00
    6e68:			; <UNDEFINED> instruction: 0x4601447b
    6e6c:	ldrcs	r4, [r0], #-1568	; 0xfffff9e0
    6e70:			; <UNDEFINED> instruction: 0xf7fd9400
    6e74:	andlt	lr, r4, ip, lsr r9
    6e78:	svclt	0x0000bd10
    6e7c:	andeq	r8, r0, ip, asr #16
    6e80:			; <UNDEFINED> instruction: 0xffffffe3
    6e84:	andeq	r0, r0, sp, lsl r0
    6e88:	svcmi	0x00f0e92d
    6e8c:	strmi	fp, [r4], -r9, lsl #1
    6e90:	b	fe1c4e8c <g_param_spec_ref@plt+0xfe1c09ec>
    6e94:			; <UNDEFINED> instruction: 0xf8df4988
    6e98:	ldrbtmi	fp, [r9], #-548	; 0xfffffddc
    6e9c:	stmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, sl, lr}
    6ea0:			; <UNDEFINED> instruction: 0xf0402b00
    6ea4:	strtmi	r8, [r0], -r4, lsl #2
    6ea8:			; <UNDEFINED> instruction: 0xf7fc2150
    6eac:	blmi	fe142b4c <g_param_spec_ref@plt+0xfe13e6ac>
    6eb0:	strbcs	r4, [r1, #2692]!	; 0xa84
    6eb4:	strcs	r4, [r0, -r4, lsl #29]
    6eb8:	andne	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    6ebc:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    6ec0:	cfstrsmi	mvf4, [r2], {126}	; 0x7e
    6ec4:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    6ec8:	ldrbtmi	r4, [ip], #-1587	; 0xfffff9cd
    6ecc:	strmi	r6, [r2], r1, lsl #2
    6ed0:	andeq	pc, r2, fp, asr r8	; <UNPREDICTABLE>
    6ed4:	bmi	1fd94d4 <g_param_spec_ref@plt+0x1fd5034>
    6ed8:	andeq	pc, ip, sl, asr #17
    6edc:	ldmdami	lr!, {r0, r3, r4, r5, r6, sl, lr}^
    6ee0:	strls	r4, [r0, #-1146]	; 0xfffffb86
    6ee4:			; <UNDEFINED> instruction: 0xf7fc4478
    6ee8:	strls	lr, [r0, #-3272]	; 0xfffff338
    6eec:			; <UNDEFINED> instruction: 0x46334a7b
    6ef0:	ldrbtmi	r4, [sl], #-2427	; 0xfffff685
    6ef4:	adcvs	r4, r0, r9, ror r4
    6ef8:	ldrbtmi	r4, [r8], #-2170	; 0xfffff786
    6efc:	ldc	7, cr15, [ip], #1008	; 0x3f0
    6f00:	bmi	1e6c308 <g_param_spec_ref@plt+0x1e67e68>
    6f04:	ldmdbmi	r9!, {r0, r1, r4, r5, r9, sl, lr}^
    6f08:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    6f0c:	ldmdami	r8!, {r5, r6, r7, sp, lr}^
    6f10:			; <UNDEFINED> instruction: 0xf7fc4478
    6f14:			; <UNDEFINED> instruction: 0x6120ecb2
    6f18:	ldc2l	0, cr15, [ip], {5}
    6f1c:	bmi	1d4f328 <g_param_spec_ref@plt+0x1d4ae88>
    6f20:	ldmdbmi	r5!, {r8, ip, pc}^
    6f24:	strls	r4, [r1, #-1146]	; 0xfffffb86
    6f28:			; <UNDEFINED> instruction: 0x46034479
    6f2c:	ldrbtmi	r4, [r8], #-2163	; 0xfffff78d
    6f30:	stcl	7, cr15, [r0, #-1008]!	; 0xfffffc10
    6f34:			; <UNDEFINED> instruction: 0xf0056160
    6f38:	bmi	1c85e14 <g_param_spec_ref@plt+0x1c81974>
    6f3c:	ldrbtmi	r4, [sl], #-2417	; 0xfffff68f
    6f40:	strvc	lr, [r0, #-2509]	; 0xfffff633
    6f44:			; <UNDEFINED> instruction: 0x46034479
    6f48:	ldrbtmi	r4, [r8], #-2159	; 0xfffff791
    6f4c:	ldcl	7, cr15, [r2, #-1008]	; 0xfffffc10
    6f50:			; <UNDEFINED> instruction: 0xf00561a0
    6f54:	bmi	1b85ea8 <g_param_spec_ref@plt+0x1b81a08>
    6f58:	stmib	sp, {r0, r2, r3, r5, r6, r8, fp, lr}^
    6f5c:	ldrbtmi	r7, [sl], #-1280	; 0xfffffb00
    6f60:			; <UNDEFINED> instruction: 0x46034479
    6f64:	ldrbtmi	r4, [r8], #-2155	; 0xfffff795
    6f68:	b	fe244f64 <g_param_spec_ref@plt+0xfe240ac4>
    6f6c:	bmi	1aac374 <g_param_spec_ref@plt+0x1aa7ed4>
    6f70:	stmdbmi	sl!, {r0, r1, r4, r5, r9, sl, lr}^
    6f74:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    6f78:	stmdami	r9!, {r5, r6, r7, r8, sp, lr}^
    6f7c:			; <UNDEFINED> instruction: 0xf7fc4478
    6f80:	strls	lr, [r0, #-3196]	; 0xfffff384
    6f84:	ldrtmi	r4, [r3], -r7, ror #20
    6f88:	ldrbtmi	r4, [sl], #-2407	; 0xfffff699
    6f8c:	eorvs	r4, r0, #2030043136	; 0x79000000
    6f90:	ldrbtmi	r4, [r8], #-2150	; 0xfffff79a
    6f94:	ldcl	7, cr15, [r0], #-1008	; 0xfffffc10
    6f98:	stmdbmi	r6!, {r0, r2, r5, r6, r9, fp, lr}^
    6f9c:	strls	r4, [r0, #-1587]	; 0xfffff9cd
    6fa0:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    6fa4:	stmdami	r4!, {r2, r7, r9, sl, lr}^
    6fa8:	eorgt	pc, r4, r4, asr #17
    6fac:			; <UNDEFINED> instruction: 0xf7fc4478
    6fb0:			; <UNDEFINED> instruction: 0xf04fec64
    6fb4:			; <UNDEFINED> instruction: 0xf04f31ff
    6fb8:	stmib	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r9, ip, sp}^
    6fbc:	bmi	17cb7cc <g_param_spec_ref@plt+0x17c732c>
    6fc0:	strls	r4, [r6, #-2399]	; 0xfffff6a1
    6fc4:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    6fc8:	ldrbtmi	r8, [r9], #-2308	; 0xfffff6fc
    6fcc:	stmdbhi	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    6fd0:	ldmdami	ip, {r0, r1, r9, sl, lr}^
    6fd4:	ldrbtmi	r6, [r8], #-675	; 0xfffffd5d
    6fd8:	ldmda	r6!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6fdc:	mvnscc	pc, pc, asr #32
    6fe0:	rscscc	pc, pc, #79	; 0x4f
    6fe4:	andne	lr, r2, #3358720	; 0x334000
    6fe8:	ldmdbmi	r8, {r0, r1, r2, r4, r6, r9, fp, lr}^
    6fec:	ldrbtmi	r9, [sl], #-1286	; 0xfffffafa
    6ff0:	stmdbhi	r4, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    6ff4:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
    6ff8:	strmi	r8, [r3], -r0, lsl #18
    6ffc:	rscvs	r4, r3, #84, 16	; 0x540000
    7000:			; <UNDEFINED> instruction: 0xf7fd4478
    7004:	bmi	1501194 <g_param_spec_ref@plt+0x14fccf4>
    7008:			; <UNDEFINED> instruction: 0x463b4953
    700c:	ldrbtmi	r9, [sl], #-1280	; 0xfffffb00
    7010:			; <UNDEFINED> instruction: 0x46064479
    7014:			; <UNDEFINED> instruction: 0x63264851
    7018:			; <UNDEFINED> instruction: 0xf7fc4478
    701c:	cmnvs	r0, #3040	; 0xbe0
    7020:	blx	ffe4303e <g_param_spec_ref@plt+0xffe3eb9e>
    7024:	stmdbmi	pc, {r1, r2, r3, r6, r9, fp, lr}^	; <UNPREDICTABLE>
    7028:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    702c:	ldrbtmi	r7, [r9], #-1280	; 0xfffffb00
    7030:	stmdami	sp, {r0, r1, r9, sl, lr}^
    7034:			; <UNDEFINED> instruction: 0xf7fc4478
    7038:	movvs	lr, #56832	; 0xde00
    703c:	blx	fe34305a <g_param_spec_ref@plt+0xfe33ebba>
    7040:	stmdbmi	fp, {r1, r3, r6, r9, fp, lr}^
    7044:	strvc	lr, [r0, #-2509]	; 0xfffff633
    7048:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    704c:	stmdami	r9, {r0, r1, r9, sl, lr}^
    7050:			; <UNDEFINED> instruction: 0xf7fc4478
    7054:			; <UNDEFINED> instruction: 0xf04fecd0
    7058:			; <UNDEFINED> instruction: 0xf04f31ff
    705c:	stmib	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r9, ip, sp}^
    7060:	bmi	114b870 <g_param_spec_ref@plt+0x11473d0>
    7064:	strls	r4, [r6, #-2373]	; 0xfffff6bb
    7068:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    706c:	ldrbtmi	r8, [r9], #-2308	; 0xfffff6fc
    7070:	stmdbhi	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    7074:	stmdami	r2, {r0, r1, r9, sl, lr}^
    7078:	ldrbtmi	r6, [r8], #-995	; 0xfffffc1d
    707c:	stmda	r4!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7080:	bmi	100f814 <g_param_spec_ref@plt+0x100b374>
    7084:	tstls	r0, fp, lsr r6
    7088:	ldrbtmi	r4, [sl], #-2367	; 0xfffff6c1
    708c:			; <UNDEFINED> instruction: 0x46054479
    7090:	strtvs	r4, [r5], #-2110	; 0xfffff7c2
    7094:			; <UNDEFINED> instruction: 0xf7fc4478
    7098:	vstmdbne	r2!, {d14-<overflow reg d69>}
    709c:			; <UNDEFINED> instruction: 0x46032111
    70a0:	strbtvs	r4, [r3], #-1616	; 0xfffff9b0
    70a4:	pop	{r0, r3, ip, sp, pc}
    70a8:			; <UNDEFINED> instruction: 0xf7fc4ff0
    70ac:	strtmi	fp, [r0], -sp, lsl #29
    70b0:	ldmib	r2!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    70b4:	svclt	0x0000e6f7
    70b8:	ldrdeq	r0, [r2], -r6
    70bc:	strdeq	pc, [r1], -r0
    70c0:	andeq	r0, r0, r0, asr #8
    70c4:	andeq	r0, r0, r8, asr r4
    70c8:	andeq	r8, r0, ip, ror #15
    70cc:	andeq	r0, r2, r6, lsr #5
    70d0:	muleq	r0, ip, r3
    70d4:	ldrdeq	r8, [r0], -r4
    70d8:	andeq	r8, r0, r8, ror #15
    70dc:	ldrdeq	r8, [r0], -lr
    70e0:	strdeq	r8, [r0], -r8	; <UNPREDICTABLE>
    70e4:	andeq	r8, r0, lr, lsl r2
    70e8:	andeq	r8, r0, ip, ror #15
    70ec:	andeq	r8, r0, sl, lsl #16
    70f0:	andeq	r8, r0, ip, lsl #16
    70f4:	andeq	r8, r0, r0, lsl #16
    70f8:	andeq	r8, r0, r0, lsr #16
    70fc:	andeq	sl, r0, r6, lsl #12
    7100:	andeq	r8, r0, r2, lsl r8
    7104:	muleq	r0, ip, r4
    7108:	andeq	r8, r0, sl, lsl r8
    710c:	andeq	r8, r0, lr, lsl #16
    7110:	andeq	sl, r0, ip, lsl #9
    7114:	andeq	r8, r0, r2, lsr r8
    7118:	andeq	r8, r0, r0, lsr r8
    711c:	andeq	r8, r0, r2, asr r8
    7120:	andeq	r8, r0, r4, asr r8
    7124:	andeq	r8, r0, lr, asr #16
    7128:	andeq	r8, r0, r0, ror r8
    712c:	andeq	r8, r0, r6, ror r8
    7130:	andeq	r8, r0, r0, ror r8
    7134:	andeq	r8, r0, sl, asr ip
    7138:	andeq	r8, r0, ip, lsl #17
    713c:	andeq	r8, r0, ip, ror r8
    7140:	muleq	r0, r6, r8
    7144:	muleq	r0, r6, r8
    7148:	andeq	r8, r0, sl, lsl #17
    714c:	andeq	r8, r0, r4, lsr #17
    7150:	andeq	r8, r0, r8, lsr #17
    7154:	andeq	r8, r0, r6, lsr #17
    7158:	andeq	r8, r0, ip, asr #17
    715c:	andeq	r8, r0, ip, asr #17
    7160:	andeq	r8, r0, r4, asr #17
    7164:	andeq	sl, r0, lr, ror #7
    7168:	andeq	r7, r0, r4, lsr #30
    716c:	ldrdeq	r8, [r0], -r0
    7170:	andeq	r8, r0, sl, ror #17
    7174:	andeq	r8, r0, r8, ror #17
    7178:	ldrdeq	r8, [r0], -r4
    717c:	andeq	r8, r0, sl, ror #17
    7180:	andeq	r8, r0, sl, ror #17
    7184:	andeq	r8, r0, r6, ror #17
    7188:	andeq	r8, r0, r8, lsl #18
    718c:	andeq	r8, r0, r8, lsl #18
    7190:	ldrlt	r4, [r0, #-2063]	; 0xfffff7f1
    7194:	svchi	0x005bf3bf
    7198:	addlt	r4, r2, r8, ror r4
    719c:	vmull.u<illegal width 64>	q3, d31, d3
    71a0:	movwls	r8, #8027	; 0x1f5b
    71a4:			; <UNDEFINED> instruction: 0xb1239b01
    71a8:	ldrbtmi	r4, [fp], #-2826	; 0xfffff4f6
    71ac:	mullt	r2, r8, ip
    71b0:			; <UNDEFINED> instruction: 0xf100bd10
    71b4:	strtmi	r0, [r0], -r8, asr #8
    71b8:	stmda	r2!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    71bc:	rscsle	r2, r3, r0, lsl #16
    71c0:	mcr2	7, 2, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
    71c4:	strtmi	r4, [r0], -r1, lsl #12
    71c8:	ldm	r8, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    71cc:	svclt	0x0000e7ec
    71d0:	ldrdeq	pc, [r1], -r8
    71d4:	andeq	pc, r1, r6, asr #31
    71d8:	mvnsmi	lr, sp, lsr #18
    71dc:	cmplt	r8, #138	; 0x8a
    71e0:	ldrmi	r4, [pc], -ip, lsl #12
    71e4:	ldrmi	r4, [r6], -r5, lsl #12
    71e8:	mrc	7, 6, APSR_nzcv, cr12, cr12, {7}
    71ec:	strmi	r6, [r1], -fp, lsr #16
    71f0:	ldmdavs	fp, {r0, r1, r4, r8, ip, sp, pc}
    71f4:	andle	r4, r3, r3, lsl #5
    71f8:			; <UNDEFINED> instruction: 0xf7fc4628
    71fc:	bicslt	lr, r8, lr, asr #29
    7200:	subsle	r2, r8, r0, lsl #24
    7204:			; <UNDEFINED> instruction: 0xf7fdb326
    7208:	ldmdavs	r3!, {r1, r2, r3, r8, fp, sp, lr, pc}
    720c:	tstlt	r3, r1, lsl #12
    7210:	addmi	r6, r3, #1769472	; 0x1b0000
    7214:			; <UNDEFINED> instruction: 0x4630d01c
    7218:	mrc	7, 5, APSR_nzcv, cr14, cr12, {7}
    721c:	ldmiblt	r8!, {r7, r9, sl, lr}
    7220:	stmdbmi	fp!, {r1, r3, r5, r9, fp, lr}
    7224:	ldrbtmi	r4, [sl], #-2091	; 0xfffff7d5
    7228:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    722c:	mrc	7, 0, APSR_nzcv, cr2, cr12, {7}
    7230:	andlt	r4, sl, r0, asr #12
    7234:	ldrhhi	lr, [r0, #141]!	; 0x8d
    7238:	stmdbmi	r8!, {r0, r1, r2, r5, r9, fp, lr}
    723c:	ldrbtmi	r4, [sl], #-2088	; 0xfffff7d8
    7240:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    7244:	mcr	7, 0, pc, cr6, cr12, {7}	; <UNPREDICTABLE>
    7248:	andlt	r2, sl, r0
    724c:	ldrhhi	lr, [r0, #141]!	; 0x8d
    7250:	ldmdavs	fp!, {r0, r1, r2, r3, r5, r6, r8, ip, sp, pc}
    7254:	bmi	8f37c8 <g_param_spec_ref@plt+0x8ef328>
    7258:	stmdami	r4!, {r0, r1, r5, r8, fp, lr}
    725c:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    7260:			; <UNDEFINED> instruction: 0xf7fc4478
    7264:	strdcs	lr, [r0], -r8
    7268:	pop	{r1, r3, ip, sp, pc}
    726c:			; <UNDEFINED> instruction: 0xf7ff81f0
    7270:	blmi	8070b4 <g_param_spec_ref@plt+0x802c14>
    7274:	strls	r4, [r6], #-1585	; 0xfffff9cf
    7278:	movwls	r4, #29819	; 0x747b
    727c:			; <UNDEFINED> instruction: 0x463a4b1d
    7280:	ldrbtmi	r9, [fp], #-1282	; 0xfffffafe
    7284:	ldrsbtgt	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    7288:	cdpmi	3, 1, cr9, cr12, cr1, {0}
    728c:	cfldrsmi	mvf4, [ip, #-1008]	; 0xfffffc10
    7290:	ldrbtmi	r4, [lr], #-3100	; 0xfffff3e4
    7294:	ldrbtmi	r4, [sp], #-2844	; 0xfffff4e4
    7298:	stmib	sp, {r2, r3, r4, r5, r6, sl, lr}^
    729c:	ldrbtmi	r5, [fp], #-1540	; 0xfffff9fc
    72a0:			; <UNDEFINED> instruction: 0xf8cd2500
    72a4:	strls	ip, [r3], #-32	; 0xffffffe0
    72a8:	strls	r9, [r0, #-1289]	; 0xfffffaf7
    72ac:	mcr	7, 3, pc, cr8, cr12, {7}	; <UNPREDICTABLE>
    72b0:	pop	{r1, r3, ip, sp, pc}
    72b4:	bmi	567a7c <g_param_spec_ref@plt+0x5635dc>
    72b8:	ldmdami	r6, {r0, r2, r4, r8, fp, lr}
    72bc:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    72c0:			; <UNDEFINED> instruction: 0xf7fc4478
    72c4:	strtmi	lr, [r0], -r8, asr #27
    72c8:	svclt	0x0000e7bf
    72cc:	ldrdeq	r7, [r0], -r2
    72d0:	andeq	r8, r0, r8, asr #15
    72d4:	andeq	r7, r0, r6, ror #28
    72d8:	andeq	r8, r0, r6, ror #14
    72dc:			; <UNDEFINED> instruction: 0x000087b0
    72e0:	andeq	r7, r0, lr, asr #28
    72e4:	strdeq	r7, [r0], -r4
    72e8:	muleq	r0, r2, r7
    72ec:	andeq	r7, r0, r0, lsr lr
    72f0:	muleq	r0, r4, lr
    72f4:			; <UNDEFINED> instruction: 0x00007eb6
    72f8:	andeq	r7, r0, r0, lsr lr
    72fc:	andeq	r7, r0, lr, lsl #29
    7300:	andeq	r7, r0, sl, ror #27
    7304:	muleq	r0, r8, lr
    7308:	andeq	r7, r0, sl, lsr #29
    730c:	andeq	r8, r0, r4, lsl #14
    7310:	andeq	r8, r0, r2, lsr r7
    7314:	ldrdeq	r7, [r0], -r0
    7318:	mvnsmi	lr, sp, lsr #18
    731c:	bmi	1298b7c <g_param_spec_ref@plt+0x12946dc>
    7320:	blmi	1298ba4 <g_param_spec_ref@plt+0x1294704>
    7324:	ldrbtmi	fp, [sl], #-134	; 0xffffff7a
    7328:	strmi	r4, [ip], -r5, lsl #12
    732c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    7330:			; <UNDEFINED> instruction: 0xf04f9305
    7334:	movwcs	r0, #768	; 0x300
    7338:			; <UNDEFINED> instruction: 0xf7ff9304
    733c:	tstlt	sp, #41, 30	; 0xa4	; <UNPREDICTABLE>
    7340:	strmi	r6, [r1], -fp, lsr #16
    7344:	ldmdavs	fp, {r0, r1, r4, r8, ip, sp, pc}
    7348:	mulle	r3, r8, r2
    734c:			; <UNDEFINED> instruction: 0xf7fc4628
    7350:	biclt	lr, r8, r4, lsr #28
    7354:	eorsle	r2, r7, r0, lsl #28
    7358:	stmda	r4!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    735c:			; <UNDEFINED> instruction: 0x46016833
    7360:	ldmdavs	fp, {r0, r1, r4, r8, ip, sp, pc}
    7364:	eorle	r4, pc, r3, lsl #5
    7368:			; <UNDEFINED> instruction: 0xf7fc4630
    736c:	pkhbtmi	lr, r0, r6, lsl #28
    7370:	ldmdbmi	r7!, {r4, r6, r8, r9, fp, ip, sp, pc}
    7374:	bmi	dd8b8c <g_param_spec_ref@plt+0xdd46ec>
    7378:	ldrbtmi	r4, [r9], #-2103	; 0xfffff7c9
    737c:			; <UNDEFINED> instruction: 0x3120447a
    7380:			; <UNDEFINED> instruction: 0xf7fc4478
    7384:	and	lr, sl, r8, ror #26
    7388:	strcs	r4, [r0], #-2356	; 0xfffff6cc
    738c:			; <UNDEFINED> instruction: 0x46a04a34
    7390:	ldrbtmi	r4, [r9], #-2100	; 0xfffff7cc
    7394:			; <UNDEFINED> instruction: 0x3120447a
    7398:			; <UNDEFINED> instruction: 0xf7fc4478
    739c:			; <UNDEFINED> instruction: 0x4620ed5c
    73a0:	b	1045398 <g_param_spec_ref@plt+0x1040ef8>
    73a4:	tstlt	r8, r4, lsl #16
    73a8:	svc	0x0062f7fc
    73ac:	blmi	9d9c6c <g_param_spec_ref@plt+0x9d57cc>
    73b0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    73b4:	blls	161424 <g_param_spec_ref@plt+0x15cf84>
    73b8:			; <UNDEFINED> instruction: 0xf04f405a
    73bc:	mrsle	r0, SPSR_irq
    73c0:	andlt	r4, r6, r0, asr #12
    73c4:	ldrhhi	lr, [r0, #141]!	; 0x8d
    73c8:	ldmdavs	fp!, {r0, r1, r2, r3, r5, r6, r8, ip, sp, pc}
    73cc:	stmdbmi	r7!, {r0, r1, r3, r4, r6, r8, ip, sp, pc}
    73d0:	bmi	9d03d8 <g_param_spec_ref@plt+0x9cbf38>
    73d4:	stmdami	r7!, {r5, r7, r9, sl, lr}
    73d8:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    73dc:	ldrbtmi	r3, [r8], #-288	; 0xfffffee0
    73e0:	ldc	7, cr15, [r8, #-1008]!	; 0xfffffc10
    73e4:			; <UNDEFINED> instruction: 0xf005e7db
    73e8:	strtmi	pc, [r1], -r5, asr #20
    73ec:			; <UNDEFINED> instruction: 0xf005463a
    73f0:	strmi	pc, [r4], -r3, asr #29
    73f4:	stmdacs	r0, {r7, r9, sl, lr}
    73f8:			; <UNDEFINED> instruction: 0xf7fcd0d1
    73fc:			; <UNDEFINED> instruction: 0xf04fea68
    7400:	strmi	r0, [r1], -r1, lsl #16
    7404:			; <UNDEFINED> instruction: 0xf7fc4628
    7408:	strtmi	lr, [r1], -r8, lsr #28
    740c:	ldmdami	sl, {r0, r2, r9, sl, lr}
    7410:			; <UNDEFINED> instruction: 0xf7fc4478
    7414:			; <UNDEFINED> instruction: 0xf04fefe4
    7418:	strdls	r3, [r0, -pc]
    741c:	ldmdbmi	r7, {r8, r9, sp}
    7420:	ldrbtmi	r9, [r9], #-1537	; 0xfffff9ff
    7424:	strtmi	r4, [r8], -r2, lsl #12
    7428:	strls	sl, [r2, #-3332]	; 0xfffff2fc
    742c:	bl	1ac5424 <g_param_spec_ref@plt+0x1ac0f84>
    7430:	blcs	2e048 <g_param_spec_ref@plt+0x29ba8>
    7434:			; <UNDEFINED> instruction: 0x4629d0b3
    7438:			; <UNDEFINED> instruction: 0xf0064638
    743c:			; <UNDEFINED> instruction: 0x4680f8b3
    7440:			; <UNDEFINED> instruction: 0xf7fce7ad
    7444:	svclt	0x0000ee10
    7448:	andeq	pc, r1, r6, ror #16
    744c:	andeq	r0, r0, r4, asr r4
    7450:	andeq	r8, r0, r6, ror r6
    7454:	andeq	r7, r0, ip, ror lr
    7458:	andeq	r7, r0, r0, lsl sp
    745c:	andeq	r8, r0, lr, asr r6
    7460:	andeq	r8, r0, ip, lsr r6
    7464:	strdeq	r7, [r0], -r8
    7468:	ldrdeq	pc, [r1], -ip
    746c:	andeq	r8, r0, r8, lsl r6
    7470:	andeq	r7, r0, r6, ror sp
    7474:			; <UNDEFINED> instruction: 0x00007cb2
    7478:	andeq	r7, r0, r8, lsr #25
    747c:			; <UNDEFINED> instruction: 0x00007cba
    7480:	mvnsmi	lr, sp, lsr #18
    7484:	bmi	1118ce0 <g_param_spec_ref@plt+0x1114840>
    7488:	blmi	1118d08 <g_param_spec_ref@plt+0x1114868>
    748c:	ldrbtmi	fp, [sl], #-134	; 0xffffff7a
    7490:			; <UNDEFINED> instruction: 0xf8dd4604
    7494:			; <UNDEFINED> instruction: 0x460f8030
    7498:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    749c:			; <UNDEFINED> instruction: 0xf04f9305
    74a0:	movwcs	r0, #768	; 0x300
    74a4:			; <UNDEFINED> instruction: 0xf7ff9304
    74a8:	movwlt	pc, #20083	; 0x4e73	; <UNPREDICTABLE>
    74ac:	strmi	r6, [r1], -r3, lsr #16
    74b0:	ldmdavs	fp, {r0, r1, r4, r8, ip, sp, pc}
    74b4:	mulle	r3, r8, r2
    74b8:			; <UNDEFINED> instruction: 0xf7fc4620
    74bc:	rorslt	lr, lr, #26
    74c0:			; <UNDEFINED> instruction: 0xf7fcb375
    74c4:	stmdavs	fp!, {r4, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    74c8:	tstlt	r3, r1, lsl #12
    74cc:	addmi	r6, r3, #1769472	; 0x1b0000
    74d0:	strtmi	sp, [r8], -r6, lsr #32
    74d4:	stcl	7, cr15, [r0, #-1008]!	; 0xfffffc10
    74d8:	ldmdbmi	r1!, {r4, r8, r9, fp, ip, sp, pc}
    74dc:	ldmdami	r2!, {r0, r4, r5, r9, fp, lr}
    74e0:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    74e4:	ldrbtmi	r3, [r8], #-312	; 0xfffffec8
    74e8:	ldc	7, cr15, [r4], #1008	; 0x3f0
    74ec:	stmdbmi	pc!, {r3, sp, lr, pc}	; <UNPREDICTABLE>
    74f0:	ldmdami	r0!, {r0, r1, r2, r3, r5, r9, fp, lr}
    74f4:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    74f8:	ldrbtmi	r3, [r8], #-312	; 0xfffffec8
    74fc:	stc	7, cr15, [sl], #1008	; 0x3f0
    7500:			; <UNDEFINED> instruction: 0xf7fc2000
    7504:	bmi	b41b4c <g_param_spec_ref@plt+0xb3d6ac>
    7508:	ldrbtmi	r4, [sl], #-2852	; 0xfffff4dc
    750c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    7510:	subsmi	r9, sl, r5, lsl #22
    7514:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    7518:	andlt	sp, r6, ip, lsr r1
    751c:	ldrhhi	lr, [r0, #141]!	; 0x8d
    7520:			; <UNDEFINED> instruction: 0xf005b32e
    7524:	ldrtmi	pc, [r9], -r7, lsr #19	; <UNPREDICTABLE>
    7528:			; <UNDEFINED> instruction: 0xf005aa04
    752c:	strmi	pc, [r7], -r5, lsr #28
    7530:			; <UNDEFINED> instruction: 0xf7fcb338
    7534:	strmi	lr, [r1], -ip, asr #19
    7538:			; <UNDEFINED> instruction: 0xf7fc4620
    753c:	ldrtmi	lr, [r9], -lr, lsl #27
    7540:	ldmdami	lr, {r2, r9, sl, lr}
    7544:			; <UNDEFINED> instruction: 0xf7fc4478
    7548:			; <UNDEFINED> instruction: 0xf04fef4a
    754c:	strdls	r3, [r0, -pc]
    7550:	ldmdbmi	fp, {r8, r9, sp}
    7554:	andhi	pc, ip, sp, asr #17
    7558:			; <UNDEFINED> instruction: 0x96024479
    755c:	strmi	r9, [r2], -r1, lsl #10
    7560:			; <UNDEFINED> instruction: 0xf7fc4620
    7564:			; <UNDEFINED> instruction: 0x4638ebf6
    7568:	ldmdb	ip, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    756c:	ldmdbmi	r5, {r0, r1, r3, r6, r7, r8, r9, sl, sp, lr, pc}
    7570:	ldmdami	r6, {r0, r2, r4, r9, fp, lr}
    7574:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    7578:	ldrbtmi	r3, [r8], #-312	; 0xfffffec8
    757c:	stcl	7, cr15, [sl], #-1008	; 0xfffffc10
    7580:	stcls	7, cr14, [r4, #-760]	; 0xfffffd08
    7584:	strbmi	r4, [r2], -r3, lsl #12
    7588:			; <UNDEFINED> instruction: 0x46204631
    758c:			; <UNDEFINED> instruction: 0xf7fc9500
    7590:			; <UNDEFINED> instruction: 0xe7b5ec30
    7594:	stcl	7, cr15, [r6, #-1008]!	; 0xfffffc10
    7598:	strdeq	pc, [r1], -lr
    759c:	andeq	r0, r0, r4, asr r4
    75a0:	andeq	r8, r0, r0, lsl r5
    75a4:	andeq	r7, r0, sl, lsr #25
    75a8:	andeq	r7, r0, sl, lsr #23
    75ac:	strdeq	r8, [r0], -ip
    75b0:	ldrdeq	r8, [r0], -sl
    75b4:	muleq	r0, r6, fp
    75b8:	andeq	pc, r1, r2, lsl #13
    75bc:	andeq	r7, r0, r4, ror fp
    75c0:	andeq	r7, r0, r4, lsl #23
    75c4:	andeq	r8, r0, ip, ror r4
    75c8:	andeq	r7, r0, lr, ror #26
    75cc:	andeq	r7, r0, r6, lsl fp
    75d0:			; <UNDEFINED> instruction: 0x4616b5f0
    75d4:	addlt	r4, r3, sl, lsr sl
    75d8:			; <UNDEFINED> instruction: 0x46044b3a
    75dc:			; <UNDEFINED> instruction: 0x460d447a
    75e0:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    75e4:			; <UNDEFINED> instruction: 0xf04f9301
    75e8:	movwcs	r0, #768	; 0x300
    75ec:			; <UNDEFINED> instruction: 0xf7ff9300
    75f0:	teqlt	r4, #13248	; 0x33c0	; <UNPREDICTABLE>
    75f4:	strmi	r6, [r1], -r3, lsr #16
    75f8:	ldmdavs	fp, {r0, r1, r4, r8, ip, sp, pc}
    75fc:	mulle	r3, r8, r2
    7600:			; <UNDEFINED> instruction: 0xf7fc4620
    7604:	mvnlt	lr, sl, asr #25
    7608:	eorsle	r2, r5, r0, lsl #26
    760c:	stmdb	r2!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7610:	strmi	r6, [r1], -fp, lsr #16
    7614:	ldmdavs	fp, {r0, r1, r4, r8, ip, sp, pc}
    7618:	andle	r4, r3, r3, lsl #5
    761c:			; <UNDEFINED> instruction: 0xf7fc4628
    7620:	movtlt	lr, #36028	; 0x8cbc
    7624:	eorsle	r2, r2, r0, lsl #28
    7628:	orrlt	r6, r3, #3342336	; 0x330000
    762c:	strcs	r4, [r0], #-2342	; 0xfffff6da
    7630:	stmdami	r7!, {r1, r2, r5, r9, fp, lr}
    7634:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    7638:	ldrbtmi	r3, [r8], #-340	; 0xfffffeac
    763c:	stc	7, cr15, [sl], {252}	; 0xfc
    7640:	stmdbmi	r4!, {r0, r3, sp, lr, pc}
    7644:	bmi	91064c <g_param_spec_ref@plt+0x90c1ac>
    7648:	ldrbtmi	r4, [r9], #-2084	; 0xfffff7dc
    764c:	cmpcc	r4, sl, ror r4
    7650:			; <UNDEFINED> instruction: 0xf7fc4478
    7654:	stmdals	r0, {sl, fp, sp, lr, pc}
    7658:			; <UNDEFINED> instruction: 0xf7fcb108
    765c:	bmi	842e8c <g_param_spec_ref@plt+0x83e9ec>
    7660:	ldrbtmi	r4, [sl], #-2840	; 0xfffff4e8
    7664:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    7668:	subsmi	r9, sl, r1, lsl #22
    766c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    7670:	strtmi	sp, [r0], -r3, lsr #2
    7674:	ldcllt	0, cr11, [r0, #12]!
    7678:	strcs	r4, [r0], #-2330	; 0xfffff6e6
    767c:	ldmdami	fp, {r1, r3, r4, r9, fp, lr}
    7680:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    7684:	ldrbtmi	r3, [r8], #-340	; 0xfffffeac
    7688:	bl	ff945680 <g_param_spec_ref@plt+0xff9411e0>
    768c:			; <UNDEFINED> instruction: 0xf7fce7e3
    7690:			; <UNDEFINED> instruction: 0x466fe91e
    7694:	strtmi	r4, [r0], -r1, lsl #12
    7698:	ldcl	7, cr15, [lr], {252}	; 0xfc
    769c:	ldrtmi	r4, [sl], -r9, lsr #12
    76a0:	mrc	7, 1, APSR_nzcv, cr2, cr12, {7}
    76a4:	tstlt	r8, r4, lsl #12
    76a8:	stc	7, cr15, [r2, #-1008]	; 0xfffffc10
    76ac:	ldrb	r2, [r2, r1, lsl #8]
    76b0:			; <UNDEFINED> instruction: 0x46304639
    76b4:			; <UNDEFINED> instruction: 0xff76f005
    76b8:			; <UNDEFINED> instruction: 0xf7fce7cd
    76bc:	svclt	0x0000ecd4
    76c0:			; <UNDEFINED> instruction: 0x0001f5b0
    76c4:	andeq	r0, r0, r4, asr r4
    76c8:			; <UNDEFINED> instruction: 0x000083bc
    76cc:	andeq	r7, r0, sl, lsl fp
    76d0:	andeq	r7, r0, r6, asr sl
    76d4:	andeq	r8, r0, r6, lsr #7
    76d8:	andeq	r8, r0, r4, lsl #7
    76dc:	andeq	r7, r0, r0, asr #20
    76e0:	andeq	pc, r1, sl, lsr #10
    76e4:	andeq	r8, r0, r0, ror r3
    76e8:	andeq	r7, r0, r6, lsr #24
    76ec:	andeq	r7, r0, sl, lsl #20
    76f0:			; <UNDEFINED> instruction: 0x4604b510
    76f4:	stc2l	7, cr15, [ip, #-1020]	; 0xfffffc04
    76f8:	stmdavs	r3!, {r2, r3, r7, r8, ip, sp, pc}
    76fc:	tstlt	r3, r1, lsl #12
    7700:	addsmi	r6, r8, #1769472	; 0x1b0000
    7704:	strtmi	sp, [r0], -r3
    7708:	mcrr	7, 15, pc, r6, cr12	; <UNPREDICTABLE>
    770c:	blmi	273bf4 <g_param_spec_ref@plt+0x26f754>
    7710:	pop	{r5, r9, sl, lr}
    7714:	ldrbtmi	r4, [fp], #-16
    7718:			; <UNDEFINED> instruction: 0xf0016899
    771c:	stmdbmi	r6, {r0, r1, r5, r9, sl, fp, ip, sp, pc}
    7720:	stmdami	r7, {r1, r2, r9, fp, lr}
    7724:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    7728:	ldrbtmi	r3, [r8], #-372	; 0xfffffe8c
    772c:	bl	fe4c5724 <g_param_spec_ref@plt+0xfe4c1284>
    7730:	ldclt	0, cr2, [r0, #-0]
    7734:	andeq	pc, r1, sl, asr sl	; <UNPREDICTABLE>
    7738:	andeq	r8, r0, ip, asr #5
    773c:	andeq	r8, r0, sl, lsr #5
    7740:	andeq	r7, r0, r6, ror #18
    7744:			; <UNDEFINED> instruction: 0x4604b510
    7748:	stc2	7, cr15, [r2, #-1020]!	; 0xfffffc04
    774c:	stmdavs	r3!, {r2, r3, r7, r8, ip, sp, pc}
    7750:	tstlt	r3, r1, lsl #12
    7754:	addsmi	r6, r8, #1769472	; 0x1b0000
    7758:	strtmi	sp, [r0], -r3
    775c:	ldc	7, cr15, [ip], {252}	; 0xfc
    7760:	blmi	273c48 <g_param_spec_ref@plt+0x26f7a8>
    7764:	pop	{r5, r9, sl, lr}
    7768:	ldrbtmi	r4, [fp], #-16
    776c:			; <UNDEFINED> instruction: 0xf00168d9
    7770:	stmdbmi	r6, {r0, r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    7774:	stmdami	r7, {r1, r2, r9, fp, lr}
    7778:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    777c:	ldrbtmi	r3, [r8], #-392	; 0xfffffe78
    7780:	bl	1a45778 <g_param_spec_ref@plt+0x1a412d8>
    7784:	ldclt	0, cr2, [r0, #-0]
    7788:	andeq	pc, r1, r6, lsl #20
    778c:	andeq	r8, r0, r8, ror r2
    7790:	andeq	r8, r0, r6, asr r2
    7794:	andeq	r7, r0, r2, lsl r9
    7798:			; <UNDEFINED> instruction: 0x4604b510
    779c:	ldc2l	7, cr15, [r8], #1020	; 0x3fc
    77a0:	stmdavs	r3!, {r2, r3, r7, r8, ip, sp, pc}
    77a4:	tstlt	r3, r1, lsl #12
    77a8:	addsmi	r6, r8, #1769472	; 0x1b0000
    77ac:	strtmi	sp, [r0], -r3
    77b0:	bl	ffcc57a8 <g_param_spec_ref@plt+0xffcc1308>
    77b4:	blmi	273c9c <g_param_spec_ref@plt+0x26f7fc>
    77b8:	pop	{r5, r9, sl, lr}
    77bc:	ldrbtmi	r4, [fp], #-16
    77c0:			; <UNDEFINED> instruction: 0xf0016919
    77c4:	stmdbmi	r6, {r0, r1, r2, r3, r6, r7, r8, sl, fp, ip, sp, pc}
    77c8:	stmdami	r7, {r1, r2, r9, fp, lr}
    77cc:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    77d0:	ldrbtmi	r3, [r8], #-416	; 0xfffffe60
    77d4:	bl	fc57cc <g_param_spec_ref@plt+0xfc132c>
    77d8:	ldclt	0, cr2, [r0, #-0]
    77dc:			; <UNDEFINED> instruction: 0x0001f9b2
    77e0:	andeq	r8, r0, r4, lsr #4
    77e4:	andeq	r8, r0, r2, lsl #4
    77e8:			; <UNDEFINED> instruction: 0x000078be
    77ec:			; <UNDEFINED> instruction: 0x4604b510
    77f0:	stc2l	7, cr15, [lr], {255}	; 0xff
    77f4:	stmdavs	r3!, {r2, r3, r7, r8, ip, sp, pc}
    77f8:	tstlt	r3, r1, lsl #12
    77fc:	addsmi	r6, r8, #1769472	; 0x1b0000
    7800:	strtmi	sp, [r0], -r3
    7804:	bl	ff2457fc <g_param_spec_ref@plt+0xff24135c>
    7808:	blmi	273cf0 <g_param_spec_ref@plt+0x26f850>
    780c:	pop	{r5, r9, sl, lr}
    7810:	ldrbtmi	r4, [fp], #-16
    7814:			; <UNDEFINED> instruction: 0xf0016959
    7818:	stmdbmi	r6, {r0, r1, r3, r4, r5, r6, r7, r8, r9, fp, ip, sp, pc}
    781c:	stmdami	r7, {r1, r2, r9, fp, lr}
    7820:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    7824:	ldrbtmi	r3, [r8], #-440	; 0xfffffe48
    7828:	bl	545820 <g_param_spec_ref@plt+0x541380>
    782c:	ldclt	0, cr2, [r0, #-4]
    7830:	andeq	pc, r1, lr, asr r9	; <UNPREDICTABLE>
    7834:	ldrdeq	r8, [r0], -r0
    7838:	andeq	r8, r0, lr, lsr #3
    783c:	andeq	r7, r0, sl, ror #16
    7840:			; <UNDEFINED> instruction: 0xf7ffb508
    7844:	blx	fec47798 <g_param_spec_ref@plt+0xfec432f8>
    7848:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    784c:	svclt	0x0000bd08
    7850:			; <UNDEFINED> instruction: 0x4604b510
    7854:	ldc2	7, cr15, [ip], {255}	; 0xff
    7858:	stmdavs	r3!, {r2, r3, r7, r8, ip, sp, pc}
    785c:	tstlt	r3, r1, lsl #12
    7860:	addsmi	r6, r8, #1769472	; 0x1b0000
    7864:	strtmi	sp, [r0], -r3
    7868:	bl	fe5c5860 <g_param_spec_ref@plt+0xfe5c13c0>
    786c:	blmi	2b3d54 <g_param_spec_ref@plt+0x2af8b4>
    7870:	pop	{r5, r9, sl, lr}
    7874:	ldrbtmi	r4, [fp], #-16
    7878:			; <UNDEFINED> instruction: 0xf0016999
    787c:	stmdbmi	r7, {r0, r3, r6, r7, r8, r9, fp, ip, sp, pc}
    7880:	stmdami	r8, {r0, r1, r2, r9, fp, lr}
    7884:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    7888:	ldrbtmi	r3, [r8], #-468	; 0xfffffe2c
    788c:	b	ff8c5884 <g_param_spec_ref@plt+0xff8c13e4>
    7890:	rscscc	pc, pc, pc, asr #32
    7894:	svclt	0x0000bd10
    7898:	strdeq	pc, [r1], -sl
    789c:	andeq	r8, r0, ip, ror #2
    78a0:	andeq	r8, r0, sl, asr #2
    78a4:	andeq	r7, r0, r6, lsl #16
    78a8:			; <UNDEFINED> instruction: 0x4604b510
    78ac:	ldc2l	7, cr15, [r0], #-1020	; 0xfffffc04
    78b0:	stmdavs	r3!, {r2, r3, r7, r8, ip, sp, pc}
    78b4:	tstlt	r3, r1, lsl #12
    78b8:	addsmi	r6, r8, #1769472	; 0x1b0000
    78bc:	strtmi	sp, [r0], -r3
    78c0:	bl	1ac58b8 <g_param_spec_ref@plt+0x1ac1418>
    78c4:	blmi	273dac <g_param_spec_ref@plt+0x26f90c>
    78c8:	pop	{r5, r9, sl, lr}
    78cc:	ldrbtmi	r4, [fp], #-16
    78d0:			; <UNDEFINED> instruction: 0xf00169d9
    78d4:	stmdbmi	r6, {r0, r4, r5, r6, r7, r8, r9, fp, ip, sp, pc}
    78d8:	stmdami	r7, {r1, r2, r9, fp, lr}
    78dc:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    78e0:	ldrbtmi	r3, [r8], #-492	; 0xfffffe14
    78e4:	b	fedc58dc <g_param_spec_ref@plt+0xfedc143c>
    78e8:	ldclt	0, cr2, [r0, #-0]
    78ec:	andeq	pc, r1, r2, lsr #17
    78f0:	andeq	r8, r0, r4, lsl r1
    78f4:	strdeq	r8, [r0], -r2
    78f8:	andeq	r7, r0, lr, lsr #15
    78fc:			; <UNDEFINED> instruction: 0x4604b510
    7900:	mcrr2	7, 15, pc, r6, cr15	; <UNPREDICTABLE>
    7904:	stmdavs	r3!, {r2, r3, r7, r8, ip, sp, pc}
    7908:	tstlt	r3, r1, lsl #12
    790c:	addsmi	r6, r8, #1769472	; 0x1b0000
    7910:	strtmi	sp, [r0], -r3
    7914:	bl	104590c <g_param_spec_ref@plt+0x104146c>
    7918:	blmi	2b3e00 <g_param_spec_ref@plt+0x2af960>
    791c:	pop	{r5, r9, sl, lr}
    7920:	ldrbtmi	r4, [fp], #-16
    7924:			; <UNDEFINED> instruction: 0xf0016a19
    7928:	stmdbmi	r7, {r0, r2, r3, r4, r8, sl, fp, ip, sp, pc}
    792c:	stmdami	r8, {r0, r1, r2, r9, fp, lr}
    7930:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    7934:	orrvc	pc, r4, r1, lsl #10
    7938:			; <UNDEFINED> instruction: 0xf7fc4478
    793c:	andcs	lr, r0, ip, lsl #21
    7940:	svclt	0x0000bd10
    7944:	andeq	pc, r1, lr, asr #16
    7948:	andeq	r8, r0, r0, asr #1
    794c:	muleq	r0, lr, r0
    7950:	andeq	r7, r0, r8, asr r7
    7954:			; <UNDEFINED> instruction: 0x4604b510
    7958:	ldc2	7, cr15, [sl], {255}	; 0xff
    795c:	stmdavs	r3!, {r2, r3, r7, r8, ip, sp, pc}
    7960:	tstlt	r3, r1, lsl #12
    7964:	addsmi	r6, r8, #1769472	; 0x1b0000
    7968:	strtmi	sp, [r0], -r3
    796c:	bl	545964 <g_param_spec_ref@plt+0x5414c4>
    7970:	blmi	2b3e58 <g_param_spec_ref@plt+0x2af9b8>
    7974:	pop	{r5, r9, sl, lr}
    7978:	ldrbtmi	r4, [fp], #-16
    797c:			; <UNDEFINED> instruction: 0xf0016a59
    7980:	stmdbmi	r7, {r0, r4, r5, r6, r7, sl, fp, ip, sp, pc}
    7984:	stmdami	r8, {r0, r1, r2, r9, fp, lr}
    7988:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    798c:	orrsvc	pc, r0, r1, lsl #10
    7990:			; <UNDEFINED> instruction: 0xf7fc4478
    7994:	andcs	lr, r0, r0, ror #20
    7998:	svclt	0x0000bd10
    799c:	strdeq	pc, [r1], -r6
    79a0:	andeq	r8, r0, r8, rrx
    79a4:	andeq	r8, r0, r6, asr #32
    79a8:	andeq	r7, r0, r0, lsl #14
    79ac:			; <UNDEFINED> instruction: 0x4604b510
    79b0:	blx	ffbc59b6 <g_param_spec_ref@plt+0xffbc1516>
    79b4:	stmdavs	r3!, {r2, r3, r7, r8, ip, sp, pc}
    79b8:	tstlt	r3, r1, lsl #12
    79bc:	addsmi	r6, r8, #1769472	; 0x1b0000
    79c0:	strtmi	sp, [r0], -r3
    79c4:	b	ffa459bc <g_param_spec_ref@plt+0xffa4151c>
    79c8:	blmi	2b3eb0 <g_param_spec_ref@plt+0x2afa10>
    79cc:	pop	{r5, r9, sl, lr}
    79d0:	ldrbtmi	r4, [fp], #-16
    79d4:			; <UNDEFINED> instruction: 0xf0016a99
    79d8:	stmdbmi	r7, {r0, r2, r6, r7, sl, fp, ip, sp, pc}
    79dc:	stmdami	r8, {r0, r1, r2, r9, fp, lr}
    79e0:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    79e4:	orrsvc	pc, ip, r1, lsl #10
    79e8:			; <UNDEFINED> instruction: 0xf7fc4478
    79ec:	andcs	lr, r0, r4, lsr sl
    79f0:	svclt	0x0000bd10
    79f4:	muleq	r1, lr, r7
    79f8:	andeq	r8, r0, r0, lsl r0
    79fc:	andeq	r7, r0, lr, ror #31
    7a00:	andeq	r7, r0, r8, lsr #13
    7a04:			; <UNDEFINED> instruction: 0x4604b510
    7a08:	blx	ff0c5a0e <g_param_spec_ref@plt+0xff0c156e>
    7a0c:	stmdavs	r3!, {r2, r3, r7, r8, ip, sp, pc}
    7a10:	tstlt	r3, r1, lsl #12
    7a14:	addsmi	r6, r8, #1769472	; 0x1b0000
    7a18:	strtmi	sp, [r0], -r3
    7a1c:	b	fef45a14 <g_param_spec_ref@plt+0xfef41574>
    7a20:	blmi	2b3f08 <g_param_spec_ref@plt+0x2afa68>
    7a24:	pop	{r5, r9, sl, lr}
    7a28:	ldrbtmi	r4, [fp], #-16
    7a2c:			; <UNDEFINED> instruction: 0xf0016ad9
    7a30:	stmdbmi	r7, {r0, r1, r6, sl, fp, ip, sp, pc}
    7a34:	stmdami	r8, {r0, r1, r2, r9, fp, lr}
    7a38:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    7a3c:			; <UNDEFINED> instruction: 0x71a8f501
    7a40:			; <UNDEFINED> instruction: 0xf7fc4478
    7a44:	andcs	lr, r0, r8, lsl #20
    7a48:	ldflts	f2, [r0, #-0]
    7a4c:	andeq	pc, r1, r6, asr #14
    7a50:			; <UNDEFINED> instruction: 0x00007fb8
    7a54:	muleq	r0, r6, pc	; <UNPREDICTABLE>
    7a58:	andeq	r7, r0, r0, asr r6
    7a5c:			; <UNDEFINED> instruction: 0x4604b510
    7a60:	blx	fe5c5a66 <g_param_spec_ref@plt+0xfe5c15c6>
    7a64:	stmdavs	r3!, {r2, r3, r7, r8, ip, sp, pc}
    7a68:	tstlt	r3, r1, lsl #12
    7a6c:	addsmi	r6, r8, #1769472	; 0x1b0000
    7a70:	strtmi	sp, [r0], -r3
    7a74:	b	fe445a6c <g_param_spec_ref@plt+0xfe4415cc>
    7a78:	blmi	2b3f60 <g_param_spec_ref@plt+0x2afac0>
    7a7c:	pop	{r5, r9, sl, lr}
    7a80:	ldrbtmi	r4, [fp], #-16
    7a84:			; <UNDEFINED> instruction: 0xf0016b19
    7a88:	stmdbmi	r7, {r0, r1, r2, r4, sl, fp, ip, sp, pc}
    7a8c:	stmdami	r8, {r0, r1, r2, r9, fp, lr}
    7a90:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    7a94:			; <UNDEFINED> instruction: 0x71b6f501
    7a98:			; <UNDEFINED> instruction: 0xf7fc4478
    7a9c:	ldrdcs	lr, [r0], -ip
    7aa0:	ldflts	f2, [r0, #-0]
    7aa4:	andeq	pc, r1, lr, ror #13
    7aa8:	andeq	r7, r0, r0, ror #30
    7aac:	andeq	r7, r0, lr, lsr pc
    7ab0:	strdeq	r7, [r0], -r8
    7ab4:			; <UNDEFINED> instruction: 0x4604b510
    7ab8:	blx	1ac5abe <g_param_spec_ref@plt+0x1ac161e>
    7abc:	stmdavs	r3!, {r2, r3, r7, r8, ip, sp, pc}
    7ac0:	tstlt	r3, r1, lsl #12
    7ac4:	addsmi	r6, r8, #1769472	; 0x1b0000
    7ac8:	strtmi	sp, [r0], -r3
    7acc:	b	1945ac4 <g_param_spec_ref@plt+0x1941624>
    7ad0:	blmi	2b3fb8 <g_param_spec_ref@plt+0x2afb18>
    7ad4:	pop	{r5, r9, sl, lr}
    7ad8:	ldrbtmi	r4, [fp], #-16
    7adc:			; <UNDEFINED> instruction: 0xf0016b59
    7ae0:	stmdbmi	r7, {r0, r1, r6, r9, fp, ip, sp, pc}
    7ae4:	stmdami	r8, {r0, r1, r2, r9, fp, lr}
    7ae8:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    7aec:	bicvc	pc, r4, r1, lsl #10
    7af0:			; <UNDEFINED> instruction: 0xf7fc4478
    7af4:			; <UNDEFINED> instruction: 0x2000e9b0
    7af8:	svclt	0x0000bd10
    7afc:	muleq	r1, r6, r6
    7b00:	andeq	r7, r0, r8, lsl #30
    7b04:	andeq	r7, r0, r6, ror #29
    7b08:	andeq	r7, r0, r0, lsr #11
    7b0c:			; <UNDEFINED> instruction: 0x4604b510
    7b10:	blx	fc5b16 <g_param_spec_ref@plt+0xfc1676>
    7b14:	stmdavs	r3!, {r2, r3, r7, r8, ip, sp, pc}
    7b18:	tstlt	r3, r1, lsl #12
    7b1c:	addsmi	r6, r8, #1769472	; 0x1b0000
    7b20:	strtmi	sp, [r0], -r3
    7b24:	b	e45b1c <g_param_spec_ref@plt+0xe4167c>
    7b28:	blmi	2b4010 <g_param_spec_ref@plt+0x2afb70>
    7b2c:	pop	{r5, r9, sl, lr}
    7b30:	ldrbtmi	r4, [fp], #-16
    7b34:			; <UNDEFINED> instruction: 0xf0016b99
    7b38:	stmdbmi	r7, {r0, r1, r3, r5, r6, r9, fp, ip, sp, pc}
    7b3c:	stmdami	r8, {r0, r1, r2, r9, fp, lr}
    7b40:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    7b44:	bicsvc	pc, r0, r1, lsl #10
    7b48:			; <UNDEFINED> instruction: 0xf7fc4478
    7b4c:	andcs	lr, r0, r4, lsl #19
    7b50:	svclt	0x0000bd10
    7b54:	andeq	pc, r1, lr, lsr r6	; <UNPREDICTABLE>
    7b58:			; <UNDEFINED> instruction: 0x00007eb0
    7b5c:	andeq	r7, r0, lr, lsl #29
    7b60:	andeq	r7, r0, r8, asr #10
    7b64:			; <UNDEFINED> instruction: 0x4604b510
    7b68:	blx	4c5b6e <g_param_spec_ref@plt+0x4c16ce>
    7b6c:	stmdavs	r3!, {r2, r3, r7, r8, ip, sp, pc}
    7b70:	tstlt	r3, r1, lsl #12
    7b74:	addsmi	r6, r8, #1769472	; 0x1b0000
    7b78:	strtmi	sp, [r0], -r3
    7b7c:	b	345b74 <g_param_spec_ref@plt+0x3416d4>
    7b80:	blmi	2b4068 <g_param_spec_ref@plt+0x2afbc8>
    7b84:	pop	{r5, r9, sl, lr}
    7b88:	ldrbtmi	r4, [fp], #-16
    7b8c:			; <UNDEFINED> instruction: 0xf0016bd9
    7b90:	stmdbmi	r7, {r0, r1, r2, r3, r4, r5, r9, fp, ip, sp, pc}
    7b94:	stmdami	r8, {r0, r1, r2, r9, fp, lr}
    7b98:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    7b9c:	bicsvc	pc, ip, r1, lsl #10
    7ba0:			; <UNDEFINED> instruction: 0xf7fc4478
    7ba4:	andcs	lr, r0, r8, asr r9
    7ba8:	svclt	0x0000bd10
    7bac:	andeq	pc, r1, r6, ror #11
    7bb0:	andeq	r7, r0, r8, asr lr
    7bb4:	andeq	r7, r0, r6, lsr lr
    7bb8:	strdeq	r7, [r0], -r0
    7bbc:			; <UNDEFINED> instruction: 0x4604b510
    7bc0:	blx	ff9c5bc4 <g_param_spec_ref@plt+0xff9c1724>
    7bc4:	stmdavs	r3!, {r2, r3, r7, r8, ip, sp, pc}
    7bc8:	tstlt	r3, r1, lsl #12
    7bcc:	addsmi	r6, r8, #1769472	; 0x1b0000
    7bd0:	strtmi	sp, [r0], -r3
    7bd4:	stmib	r0!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7bd8:	blmi	2b40c0 <g_param_spec_ref@plt+0x2afc20>
    7bdc:	pop	{r5, r9, sl, lr}
    7be0:	ldrbtmi	r4, [fp], #-16
    7be4:			; <UNDEFINED> instruction: 0xf0016c19
    7be8:	stmdbmi	r7, {r0, r1, r2, r5, r6, r8, r9, fp, ip, sp, pc}
    7bec:	stmdami	r8, {r0, r1, r2, r9, fp, lr}
    7bf0:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    7bf4:	mvnvc	pc, r1, lsl #10
    7bf8:			; <UNDEFINED> instruction: 0xf7fc4478
    7bfc:	andcs	lr, r0, ip, lsr #18
    7c00:	ldflts	f2, [r0, #-0]
    7c04:	andeq	pc, r1, lr, lsl #11
    7c08:	andeq	r7, r0, r0, lsl #28
    7c0c:	ldrdeq	r7, [r0], -lr
    7c10:	muleq	r0, r8, r4
    7c14:			; <UNDEFINED> instruction: 0x4604b510
    7c18:	blx	feec5c1c <g_param_spec_ref@plt+0xfeec177c>
    7c1c:	stmdavs	r3!, {r2, r3, r7, r8, ip, sp, pc}
    7c20:	tstlt	r3, r1, lsl #12
    7c24:	addsmi	r6, r8, #1769472	; 0x1b0000
    7c28:	strtmi	sp, [r0], -r3
    7c2c:	ldmib	r4!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7c30:	blmi	2b4118 <g_param_spec_ref@plt+0x2afc78>
    7c34:	pop	{r5, r9, sl, lr}
    7c38:	ldrbtmi	r4, [fp], #-16
    7c3c:			; <UNDEFINED> instruction: 0xf0016c59
    7c40:	stmdbmi	r7, {r0, r4, r7, r8, r9, fp, ip, sp, pc}
    7c44:	stmdami	r8, {r0, r1, r2, r9, fp, lr}
    7c48:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    7c4c:	mvnsvc	pc, r1, lsl #10
    7c50:			; <UNDEFINED> instruction: 0xf7fc4478
    7c54:	andcs	lr, r0, r0, lsl #18
    7c58:	svclt	0x0000bd10
    7c5c:	andeq	pc, r1, r6, lsr r5	; <UNPREDICTABLE>
    7c60:	andeq	r7, r0, r8, lsr #27
    7c64:	andeq	r7, r0, r6, lsl #27
    7c68:	andeq	r7, r0, r0, asr #8
    7c6c:	addlt	fp, r2, r0, lsl r5
    7c70:			; <UNDEFINED> instruction: 0xf7ff4604
    7c74:	smlawtlt	r0, pc, pc, pc	; <UNPREDICTABLE>
    7c78:	pop	{r1, ip, sp, pc}
    7c7c:			; <UNDEFINED> instruction: 0xf7fb4010
    7c80:	strtmi	fp, [r0], -r7, asr #29
    7c84:	ldc2l	7, cr15, [lr, #-1020]	; 0xfffffc04
    7c88:	strtmi	r9, [r0], -r1
    7c8c:	stc2	7, cr15, [r4, #1020]	; 0x3fc
    7c90:	strmi	r9, [r1], -r1, lsl #20
    7c94:	ldrbtmi	r4, [r8], #-2051	; 0xfffff7fd
    7c98:	pop	{r1, ip, sp, pc}
    7c9c:			; <UNDEFINED> instruction: 0xf7fb4010
    7ca0:	svclt	0x0000bff3
    7ca4:	andeq	r7, r0, r2, asr sp
    7ca8:			; <UNDEFINED> instruction: 0x4604b510
    7cac:	ldc2l	7, cr15, [r0, #1020]	; 0x3fc
    7cb0:	stcle	8, cr2, [r7], {4}
    7cb4:	stcle	8, cr2, [sp], {-0}
    7cb8:			; <UNDEFINED> instruction: 0x4620d111
    7cbc:			; <UNDEFINED> instruction: 0x4010e8bd
    7cc0:	svclt	0x007cf7ff
    7cc4:	blcs	cf9d8 <g_param_spec_ref@plt+0xcb538>
    7cc8:	strtmi	sp, [r0], -r9, lsl #16
    7ccc:			; <UNDEFINED> instruction: 0x4010e8bd
    7cd0:	mcrlt	7, 6, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    7cd4:	pop	{r5, r9, sl, lr}
    7cd8:			; <UNDEFINED> instruction: 0xf7ff4010
    7cdc:	mulcs	r0, r3, lr
    7ce0:	ldflts	f2, [r0, #-0]
    7ce4:	svclt	0x00004770
    7ce8:	addlt	fp, r4, r0, lsl r5
    7cec:			; <UNDEFINED> instruction: 0xffd0f000
    7cf0:	stmdami	sl, {r2, r9, sl, lr}
    7cf4:			; <UNDEFINED> instruction: 0xf7fb4478
    7cf8:	blmi	283478 <g_param_spec_ref@plt+0x27efd8>
    7cfc:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
    7d00:	andcc	lr, r1, #3358720	; 0x334000
    7d04:	rscscs	r4, ip, #7168	; 0x1c00
    7d08:			; <UNDEFINED> instruction: 0x4601447b
    7d0c:	ldrcs	r4, [r0], #-1568	; 0xfffff9e0
    7d10:			; <UNDEFINED> instruction: 0xf7fc9400
    7d14:	andlt	lr, r4, ip, ror #19
    7d18:	svclt	0x0000bd10
    7d1c:	andeq	r7, r0, r4, lsl #30
    7d20:			; <UNDEFINED> instruction: 0xffffffe3
    7d24:	andeq	r0, r0, sp, lsl r0
    7d28:	strdlt	fp, [r5], r0
    7d2c:			; <UNDEFINED> instruction: 0xf7fc4604
    7d30:	ldmdbmi	r8!, {r3, r4, r5, r8, r9, fp, sp, lr, pc}
    7d34:	ldrbtmi	r4, [r9], #-3896	; 0xfffff0c8
    7d38:	stmdavs	fp, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
    7d3c:	cmnle	r4, r0, lsl #22
    7d40:	cmpcs	r0, r0, lsr #12
    7d44:	svc	0x00d8f7fb
    7d48:	blmi	d5a620 <g_param_spec_ref@plt+0xd56180>
    7d4c:	cfldr32mi	mvfx2, [r5], #-900	; 0xfffffc7c
    7d50:	ldrbtmi	r5, [fp], #-2233	; 0xfffff747
    7d54:	ldrbtmi	r9, [ip], #-771	; 0xfffffcfd
    7d58:	ldrbtmi	r4, [sl], #-2611	; 0xfffff5cd
    7d5c:	ldmdami	r3!, {r1, r2, r9, sl, lr}
    7d60:	ldmdbmi	r3!, {r0, r4, r5, r8, sp, lr}
    7d64:	ldmdami	r3!, {r0, r1, r2, r3, r4, r5, fp, ip, lr}
    7d68:	rscsvs	r4, r7, r9, ror r4
    7d6c:	strls	r4, [r0, #-1144]	; 0xfffffb88
    7d70:	stc	7, cr15, [r2, #1004]	; 0x3ec
    7d74:	ldmdbmi	r1!, {r4, r5, r9, fp, lr}
    7d78:	ldrbtmi	r9, [sl], #-2819	; 0xfffff4fd
    7d7c:	ldrbtmi	r9, [r9], #-1280	; 0xfffffb00
    7d80:	stmdami	pc!, {r0, r1, r2, r9, sl, lr}	; <UNPREDICTABLE>
    7d84:	ldrbtmi	r6, [r8], #-167	; 0xffffff59
    7d88:	ldcl	7, cr15, [r6, #-1004]!	; 0xfffffc14
    7d8c:	stmdbmi	lr!, {r0, r2, r3, r5, r9, fp, lr}
    7d90:	ldrbtmi	r9, [sl], #-2819	; 0xfffff4fd
    7d94:	strls	r4, [r0, #-1145]	; 0xfffffb87
    7d98:	stmdami	ip!, {r0, r1, r2, r9, sl, lr}
    7d9c:	ldrbtmi	r6, [r8], #-231	; 0xffffff19
    7da0:	stcl	7, cr15, [sl, #-1004]!	; 0xfffffc14
    7da4:			; <UNDEFINED> instruction: 0xf0046120
    7da8:			; <UNDEFINED> instruction: 0xf04ffd05
    7dac:	bmi	a145b0 <g_param_spec_ref@plt+0xa10110>
    7db0:	stmdbmi	r8!, {r8, ip, pc}
    7db4:	strls	r4, [r1, #-1146]	; 0xfffffb86
    7db8:			; <UNDEFINED> instruction: 0x46034479
    7dbc:	ldrbtmi	r4, [r8], #-2086	; 0xfffff7da
    7dc0:	mrc	7, 0, APSR_nzcv, cr8, cr11, {7}
    7dc4:			; <UNDEFINED> instruction: 0xf7fc6160
    7dc8:	bmi	9422a8 <g_param_spec_ref@plt+0x93de08>
    7dcc:	ldrbtmi	r4, [sl], #-2340	; 0xfffff6dc
    7dd0:	ldrbtmi	r9, [r9], #-1280	; 0xfffffb00
    7dd4:	stmdami	r3!, {r0, r1, r9, sl, lr}
    7dd8:			; <UNDEFINED> instruction: 0xf7fc4478
    7ddc:	bmi	8c230c <g_param_spec_ref@plt+0x8bde6c>
    7de0:	movwcs	r4, #2338	; 0x922
    7de4:	ldrbtmi	r9, [sl], #-1280	; 0xfffffb00
    7de8:			; <UNDEFINED> instruction: 0x46074479
    7dec:			; <UNDEFINED> instruction: 0x61a74820
    7df0:			; <UNDEFINED> instruction: 0xf7fb4478
    7df4:	stcne	15, cr14, [r2, #-840]!	; 0xfffffcb8
    7df8:	strmi	r2, [r3], -r7, lsl #2
    7dfc:	mvnvs	r4, r0, lsr r6
    7e00:	pop	{r0, r2, ip, sp, pc}
    7e04:			; <UNDEFINED> instruction: 0xf7fb40f0
    7e08:			; <UNDEFINED> instruction: 0x4620bfdf
    7e0c:	bl	145e04 <g_param_spec_ref@plt+0x141964>
    7e10:	svclt	0x0000e796
    7e14:	andeq	pc, r1, r6, lsl #9
    7e18:	andeq	lr, r1, r4, asr lr
    7e1c:	andeq	r0, r0, r0, asr #8
    7e20:	andeq	r7, r0, sl, asr r9
    7e24:	andeq	pc, r1, r6, ror #8
    7e28:	andeq	r7, r0, sl, lsr #29
    7e2c:	andeq	r0, r0, r8, asr r4
    7e30:	andeq	r7, r0, r0, lsl r5
    7e34:	andeq	r7, r0, r0, ror #18
    7e38:	andeq	r7, r0, r2, lsr #29
    7e3c:	andeq	r7, r0, lr, lsr #29
    7e40:	andeq	r7, r0, sl, lsr #29
    7e44:	andeq	r7, r0, r2, lsr #29
    7e48:	andeq	r7, r0, r8, ror #20
    7e4c:	andeq	r7, r0, sl, ror #20
    7e50:	andeq	r7, r0, r0, lsr #29
    7e54:	andeq	r7, r0, r4, asr #3
    7e58:			; <UNDEFINED> instruction: 0x00007eba
    7e5c:			; <UNDEFINED> instruction: 0x00007eb6
    7e60:	ldrdeq	r7, [r0], -sl
    7e64:	ldrdeq	r7, [r0], -ip
    7e68:	ldrdeq	r7, [r0], -r6
    7e6c:	andeq	r9, r0, ip, lsl r8
    7e70:	strdeq	r7, [r0], -r4
    7e74:	ldrlt	r4, [r0, #-2063]	; 0xfffff7f1
    7e78:	svchi	0x005bf3bf
    7e7c:	addlt	r4, r2, r8, ror r4
    7e80:	vtbl.8	d6, {d15-d17}, d3
    7e84:	movwls	r8, #8027	; 0x1f5b
    7e88:			; <UNDEFINED> instruction: 0xb1239b01
    7e8c:	ldrbtmi	r4, [fp], #-2826	; 0xfffff4f6
    7e90:	andlt	r6, r2, r8, lsl sl
    7e94:			; <UNDEFINED> instruction: 0xf100bd10
    7e98:	strtmi	r0, [r0], -r0, lsr #8
    7e9c:	ldmib	r0!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7ea0:	rscsle	r2, r3, r0, lsl #16
    7ea4:			; <UNDEFINED> instruction: 0xff20f7ff
    7ea8:	strtmi	r4, [r0], -r1, lsl #12
    7eac:	b	9c5ea4 <g_param_spec_ref@plt+0x9c1a04>
    7eb0:	svclt	0x0000e7ec
    7eb4:	andeq	pc, r1, r0, asr #6
    7eb8:	andeq	pc, r1, lr, lsr #6
    7ebc:	mvnsmi	lr, sp, lsr #18
    7ec0:	cmplt	r8, #138	; 0x8a
    7ec4:	ldrmi	r4, [pc], -ip, lsl #12
    7ec8:	ldrmi	r4, [r6], -r5, lsl #12
    7ecc:	stmda	sl!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7ed0:	strmi	r6, [r1], -fp, lsr #16
    7ed4:	ldmdavs	fp, {r0, r1, r4, r8, ip, sp, pc}
    7ed8:	andle	r4, r3, r3, lsl #5
    7edc:			; <UNDEFINED> instruction: 0xf7fc4628
    7ee0:	bicslt	lr, r8, ip, asr r8
    7ee4:	subsle	r2, r8, r0, lsl #24
    7ee8:			; <UNDEFINED> instruction: 0xf7fcb326
    7eec:	ldmdavs	r3!, {r2, r3, r4, r7, r9, fp, sp, lr, pc}
    7ef0:	tstlt	r3, r1, lsl #12
    7ef4:	addmi	r6, r3, #1769472	; 0x1b0000
    7ef8:			; <UNDEFINED> instruction: 0x4630d01c
    7efc:	stmda	ip, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7f00:	ldmiblt	r8!, {r7, r9, sl, lr}
    7f04:	stmdbmi	fp!, {r1, r3, r5, r9, fp, lr}
    7f08:	ldrbtmi	r4, [sl], #-2091	; 0xfffff7d5
    7f0c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    7f10:	svc	0x00a0f7fb
    7f14:	andlt	r4, sl, r0, asr #12
    7f18:	ldrhhi	lr, [r0, #141]!	; 0x8d
    7f1c:	stmdbmi	r8!, {r0, r1, r2, r5, r9, fp, lr}
    7f20:	ldrbtmi	r4, [sl], #-2088	; 0xfffff7d8
    7f24:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    7f28:	svc	0x0094f7fb
    7f2c:	andlt	r2, sl, r0
    7f30:	ldrhhi	lr, [r0, #141]!	; 0x8d
    7f34:	ldmdavs	fp!, {r0, r1, r2, r3, r5, r6, r8, ip, sp, pc}
    7f38:	bmi	8f44ac <g_param_spec_ref@plt+0x8f000c>
    7f3c:	stmdami	r4!, {r0, r1, r5, r8, fp, lr}
    7f40:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    7f44:			; <UNDEFINED> instruction: 0xf7fb4478
    7f48:	andcs	lr, r0, r6, lsl #31
    7f4c:	pop	{r1, r3, ip, sp, pc}
    7f50:			; <UNDEFINED> instruction: 0xf7ff81f0
    7f54:	blmi	807d98 <g_param_spec_ref@plt+0x8038f8>
    7f58:	strls	r4, [r6], #-1585	; 0xfffff9cf
    7f5c:	movwls	r4, #29819	; 0x747b
    7f60:			; <UNDEFINED> instruction: 0x463a4b1d
    7f64:	ldrbtmi	r9, [fp], #-1282	; 0xfffffafe
    7f68:	ldrsbtgt	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    7f6c:	cdpmi	3, 1, cr9, cr12, cr1, {0}
    7f70:	cfldrsmi	mvf4, [ip, #-1008]	; 0xfffffc10
    7f74:	ldrbtmi	r4, [lr], #-3100	; 0xfffff3e4
    7f78:	ldrbtmi	r4, [sp], #-2844	; 0xfffff4e4
    7f7c:	stmib	sp, {r2, r3, r4, r5, r6, sl, lr}^
    7f80:	ldrbtmi	r5, [fp], #-1540	; 0xfffff9fc
    7f84:			; <UNDEFINED> instruction: 0xf8cd2500
    7f88:	strls	ip, [r3], #-32	; 0xffffffe0
    7f8c:	strls	r9, [r0, #-1289]	; 0xfffffaf7
    7f90:	svc	0x00f6f7fb
    7f94:	pop	{r1, r3, ip, sp, pc}
    7f98:	bmi	568760 <g_param_spec_ref@plt+0x5642c0>
    7f9c:	ldmdami	r6, {r0, r2, r4, r8, fp, lr}
    7fa0:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    7fa4:			; <UNDEFINED> instruction: 0xf7fb4478
    7fa8:	qsaxmi	lr, r0, r6
    7fac:	svclt	0x0000e7bf
    7fb0:	andeq	r7, r0, lr, ror #5
    7fb4:	andeq	r7, r0, r8, lsl lr
    7fb8:	andeq	r7, r0, r2, lsl #3
    7fbc:	andeq	r7, r0, r2, lsl #21
    7fc0:	andeq	r7, r0, r0, lsl #28
    7fc4:	andeq	r7, r0, sl, ror #2
    7fc8:	andeq	r7, r0, r0, lsl r2
    7fcc:	andeq	r7, r0, r2, ror #27
    7fd0:	andeq	r7, r0, ip, asr #2
    7fd4:			; <UNDEFINED> instruction: 0x000071b0
    7fd8:	ldrdeq	r7, [r0], -r2
    7fdc:	andeq	r7, r0, ip, ror sp
    7fe0:	andeq	r7, r0, sl, lsr #3
    7fe4:	andeq	r7, r0, r6, lsl #2
    7fe8:			; <UNDEFINED> instruction: 0x000071b4
    7fec:	andeq	r7, r0, r6, asr #3
    7ff0:	andeq	r7, r0, r0, lsr #20
    7ff4:	andeq	r7, r0, r2, lsl #27
    7ff8:	andeq	r7, r0, ip, ror #1
    7ffc:			; <UNDEFINED> instruction: 0x4604b510
    8000:			; <UNDEFINED> instruction: 0xff38f7ff
    8004:	stmdavs	r3!, {r2, r3, r7, r8, ip, sp, pc}
    8008:	tstlt	r3, r1, lsl #12
    800c:	addsmi	r6, r8, #1769472	; 0x1b0000
    8010:	strtmi	sp, [r0], -r3
    8014:	svc	0x00c0f7fb
    8018:	blmi	274500 <g_param_spec_ref@plt+0x270060>
    801c:	pop	{r5, r9, sl, lr}
    8020:	ldrbtmi	r4, [fp], #-16
    8024:			; <UNDEFINED> instruction: 0xf0016899
    8028:	stmdbmi	r6, {r0, r2, r3, r4, r7, r8, fp, ip, sp, pc}
    802c:	stmdami	r7, {r1, r2, r9, fp, lr}
    8030:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    8034:	ldrbtmi	r3, [r8], #-288	; 0xfffffee0
    8038:	svc	0x000cf7fb
    803c:	ldclt	0, cr2, [r0, #-0]
    8040:	muleq	r1, sl, r1
    8044:	strdeq	r7, [r0], -r4
    8048:	ldrdeq	r7, [r0], -sl
    804c:	andeq	r7, r0, sl, asr r0
    8050:			; <UNDEFINED> instruction: 0x4604b510
    8054:			; <UNDEFINED> instruction: 0xff0ef7ff
    8058:	stmdavs	r3!, {r2, r3, r7, r8, ip, sp, pc}
    805c:	tstlt	r3, r1, lsl #12
    8060:	addsmi	r6, r8, #1769472	; 0x1b0000
    8064:	strtmi	sp, [r0], -r3
    8068:	svc	0x0096f7fb
    806c:	blmi	274554 <g_param_spec_ref@plt+0x2700b4>
    8070:	pop	{r5, r9, sl, lr}
    8074:	ldrbtmi	r4, [fp], #-16
    8078:			; <UNDEFINED> instruction: 0xf00168d9
    807c:	stmdbmi	r6, {r0, r1, r4, r5, r6, r8, fp, ip, sp, pc}
    8080:	stmdami	r7, {r1, r2, r9, fp, lr}
    8084:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    8088:	ldrbtmi	r3, [r8], #-308	; 0xfffffecc
    808c:	mcr	7, 7, pc, cr2, cr11, {7}	; <UNPREDICTABLE>
    8090:	ldclt	0, cr2, [r0, #-0]
    8094:	andeq	pc, r1, r6, asr #2
    8098:	andeq	r7, r0, r0, lsr #25
    809c:	andeq	r7, r0, r6, lsl #25
    80a0:	andeq	r7, r0, r6
    80a4:			; <UNDEFINED> instruction: 0x4604b510
    80a8:	mcr2	7, 7, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    80ac:	stmdavs	r3!, {r2, r3, r7, r8, ip, sp, pc}
    80b0:	tstlt	r3, r1, lsl #12
    80b4:	addsmi	r6, r8, #1769472	; 0x1b0000
    80b8:	strtmi	sp, [r0], -r3
    80bc:	svc	0x006cf7fb
    80c0:	blmi	2745a8 <g_param_spec_ref@plt+0x270108>
    80c4:	pop	{r5, r9, sl, lr}
    80c8:	ldrbtmi	r4, [fp], #-16
    80cc:			; <UNDEFINED> instruction: 0xf0016919
    80d0:	stmdbmi	r6, {r0, r3, r6, r8, fp, ip, sp, pc}
    80d4:	stmdami	r7, {r1, r2, r9, fp, lr}
    80d8:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    80dc:	ldrbtmi	r3, [r8], #-328	; 0xfffffeb8
    80e0:	mrc	7, 5, APSR_nzcv, cr8, cr11, {7}
    80e4:	ldclt	0, cr2, [r0, #-0]
    80e8:	strdeq	pc, [r1], -r2
    80ec:	andeq	r7, r0, ip, asr #24
    80f0:	andeq	r7, r0, r2, lsr ip
    80f4:			; <UNDEFINED> instruction: 0x00006fb2
    80f8:			; <UNDEFINED> instruction: 0x4604b510
    80fc:	mrc2	7, 5, pc, cr10, cr15, {7}
    8100:	stmdavs	r3!, {r2, r3, r7, r8, ip, sp, pc}
    8104:	tstlt	r3, r1, lsl #12
    8108:	addsmi	r6, r8, #1769472	; 0x1b0000
    810c:	strtmi	sp, [r0], -r3
    8110:	svc	0x0042f7fb
    8114:	blmi	2b45fc <g_param_spec_ref@plt+0x2b015c>
    8118:	pop	{r5, r9, sl, lr}
    811c:	ldrbtmi	r4, [fp], #-16
    8120:			; <UNDEFINED> instruction: 0xf0006959
    8124:	stmdbmi	r7, {r0, r2, r4, r5, r6, r8, r9, sl, fp, ip, sp, pc}
    8128:	stmdami	r8, {r0, r1, r2, r9, fp, lr}
    812c:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    8130:	ldrbtmi	r3, [r8], #-352	; 0xfffffea0
    8134:	mcr	7, 4, pc, cr14, cr11, {7}	; <UNPREDICTABLE>
    8138:	rscscc	pc, pc, pc, asr #32
    813c:	svclt	0x0000bd10
    8140:	muleq	r1, lr, r0
    8144:	strdeq	r7, [r0], -r8
    8148:	ldrdeq	r7, [r0], -lr
    814c:	andeq	r6, r0, lr, asr pc
    8150:			; <UNDEFINED> instruction: 0x4604b510
    8154:	mcr2	7, 4, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
    8158:	stmdavs	r3!, {r2, r3, r7, r8, ip, sp, pc}
    815c:	tstlt	r3, r1, lsl #12
    8160:	addsmi	r6, r8, #1769472	; 0x1b0000
    8164:	strtmi	sp, [r0], -r3
    8168:	svc	0x0016f7fb
    816c:	blmi	274654 <g_param_spec_ref@plt+0x2701b4>
    8170:	pop	{r5, r9, sl, lr}
    8174:	ldrbtmi	r4, [fp], #-16
    8178:			; <UNDEFINED> instruction: 0xf0016999
    817c:	stmdbmi	r6, {r0, r1, r2, r6, r8, fp, ip, sp, pc}
    8180:	stmdami	r7, {r1, r2, r9, fp, lr}
    8184:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    8188:	ldrbtmi	r3, [r8], #-380	; 0xfffffe84
    818c:	mcr	7, 3, pc, cr2, cr11, {7}	; <UNPREDICTABLE>
    8190:	ldclt	0, cr2, [r0, #-0]
    8194:	andeq	pc, r1, r6, asr #32
    8198:	andeq	r7, r0, r0, lsr #23
    819c:	andeq	r7, r0, r6, lsl #23
    81a0:	andeq	r6, r0, r6, lsl #30
    81a4:			; <UNDEFINED> instruction: 0xf7ffb508
    81a8:	stmdacc	r0, {r0, r2, r3, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    81ac:	andcs	fp, r1, r8, lsl pc
    81b0:	svclt	0x0000bd08
    81b4:			; <UNDEFINED> instruction: 0x4604b510
    81b8:	mrc2	7, 2, pc, cr12, cr15, {7}
    81bc:	stmdavs	r3!, {r2, r3, r7, r8, ip, sp, pc}
    81c0:	tstlt	r3, r1, lsl #12
    81c4:	addsmi	r6, r8, #1769472	; 0x1b0000
    81c8:	strtmi	sp, [r0], -r3
    81cc:	mcr	7, 7, pc, cr4, cr11, {7}	; <UNPREDICTABLE>
    81d0:	blmi	2746b8 <g_param_spec_ref@plt+0x270218>
    81d4:	pop	{r5, r9, sl, lr}
    81d8:	ldrbtmi	r4, [fp], #-16
    81dc:			; <UNDEFINED> instruction: 0xf00069d9
    81e0:	stmdbmi	r6, {r0, r1, r6, r7, r9, sl, fp, ip, sp, pc}
    81e4:	stmdami	r7, {r1, r2, r9, fp, lr}
    81e8:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    81ec:	ldrbtmi	r3, [r8], #-404	; 0xfffffe6c
    81f0:	mrc	7, 1, APSR_nzcv, cr0, cr11, {7}
    81f4:	ldclt	0, cr2, [r0, #-0]
    81f8:	andeq	lr, r1, r2, ror #31
    81fc:	andeq	r7, r0, ip, lsr fp
    8200:	andeq	r7, r0, r2, lsr #22
    8204:	andeq	r6, r0, r2, lsr #29
    8208:	svclt	0x00004770
    820c:	addlt	fp, r4, r0, lsl r5
    8210:	ldc2	0, cr15, [lr, #-0]
    8214:	stmdami	sl, {r2, r9, sl, lr}
    8218:			; <UNDEFINED> instruction: 0xf7fb4478
    821c:	blmi	282f54 <g_param_spec_ref@plt+0x27eab4>
    8220:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
    8224:	andcc	lr, r1, #3358720	; 0x334000
    8228:	rscscs	r4, ip, #7168	; 0x1c00
    822c:			; <UNDEFINED> instruction: 0x4601447b
    8230:	ldrcs	r4, [r0], #-1568	; 0xfffff9e0
    8234:			; <UNDEFINED> instruction: 0xf7fb9400
    8238:	andlt	lr, r4, sl, asr pc
    823c:	svclt	0x0000bd10
    8240:			; <UNDEFINED> instruction: 0x00007bb8
    8244:			; <UNDEFINED> instruction: 0xffffffe3
    8248:	andeq	r0, r0, sp, lsl r0
    824c:	strdlt	fp, [r5], r0
    8250:			; <UNDEFINED> instruction: 0xf7fc4604
    8254:	stmdbmi	r6!, {r1, r2, r5, r7, fp, sp, lr, pc}
    8258:	ldrbtmi	r4, [r9], #-3878	; 0xfffff0da
    825c:	stmdavs	fp, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
    8260:	cmple	r1, r0, lsl #22
    8264:	cmpcs	r0, r0, lsr #12
    8268:	stcl	7, cr15, [r6, #-1004]	; 0xfffffc14
    826c:	stmdbmi	r3!, {r1, r5, r9, fp, lr}
    8270:	movwcs	r2, #1761	; 0x6e1
    8274:	ldrbtmi	r4, [sp], #-3362	; 0xfffff2de
    8278:	ldmpl	r8!, {r2, r9, sl, lr}
    827c:			; <UNDEFINED> instruction: 0x61204a21
    8280:	ldmdapl	pc!, {r1, r3, r4, r5, r6, sl, lr}^	; <UNPREDICTABLE>
    8284:	stmdbmi	r1!, {r5, fp, lr}
    8288:	ldrbtmi	r6, [r8], #-231	; 0xffffff19
    828c:			; <UNDEFINED> instruction: 0x96004479
    8290:	stc	7, cr15, [r2, #1004]	; 0x3ec
    8294:			; <UNDEFINED> instruction: 0xf00460a8
    8298:			; <UNDEFINED> instruction: 0xf04ffb7d
    829c:	bmi	714aa0 <g_param_spec_ref@plt+0x710600>
    82a0:	ldmdbmi	ip, {r8, ip, pc}
    82a4:			; <UNDEFINED> instruction: 0x9601447a
    82a8:			; <UNDEFINED> instruction: 0x46034479
    82ac:	ldrbtmi	r4, [r8], #-2074	; 0xfffff7e6
    82b0:	bl	fe8462a4 <g_param_spec_ref@plt+0xfe841e04>
    82b4:	tstmi	r0, pc, rrx	; <UNPREDICTABLE>
    82b8:	movwcs	r4, #2584	; 0xa18
    82bc:	ldmdbmi	r8, {r8, ip, pc}
    82c0:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    82c4:	ldrbtmi	r3, [r9], #-1537	; 0xfffff9ff
    82c8:	ldmdami	r6, {r0, r1, r2, r9, sl, lr}
    82cc:	ldrbtmi	r6, [r8], #-239	; 0xffffff11
    82d0:	ldc	7, cr15, [r2], {251}	; 0xfb
    82d4:	tstcs	r4, sl, lsr #26
    82d8:	strtmi	r4, [r0], -r3, lsl #12
    82dc:	andlt	r6, r5, fp, lsr #2
    82e0:	ldrhtmi	lr, [r0], #141	; 0x8d
    82e4:	ldcllt	7, cr15, [r0, #-1004]!	; 0xfffffc14
    82e8:			; <UNDEFINED> instruction: 0xf7fc4620
    82ec:			; <UNDEFINED> instruction: 0xe7b9e896
    82f0:	andeq	lr, r1, r6, lsl #31
    82f4:	andeq	lr, r1, r0, lsr r9
    82f8:	andeq	r0, r0, r0, asr #8
    82fc:	andeq	r0, r0, r8, asr r4
    8300:	andeq	lr, r1, sl, ror #30
    8304:	andeq	r7, r0, ip, asr fp
    8308:	andeq	r7, r0, sl, ror fp
    830c:	andeq	r7, r0, ip, ror #22
    8310:	andeq	r6, r0, r4, lsr #26
    8314:	andeq	r7, r0, r8, ror #22
    8318:	andeq	r7, r0, sl, ror #22
    831c:	andeq	r7, r0, r0, ror #22
    8320:	andeq	r7, r0, r2, ror fp
    8324:	andeq	r7, r0, r2, ror fp
    8328:	ldrlt	fp, [r0, #-352]	; 0xfffffea0
    832c:	stmdavs	r0, {r2, r9, sl, lr}
    8330:	b	1e46324 <g_param_spec_ref@plt+0x1e41e84>
    8334:			; <UNDEFINED> instruction: 0xf7fb6860
    8338:			; <UNDEFINED> instruction: 0x4620ea76
    833c:			; <UNDEFINED> instruction: 0x4010e8bd
    8340:	blt	1bc6334 <g_param_spec_ref@plt+0x1bc1e94>
    8344:	stmdbmi	r4, {r0, r1, r9, fp, lr}
    8348:	ldrbtmi	r4, [sl], #-2052	; 0xfffff7fc
    834c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    8350:	ldcllt	7, cr15, [lr, #-1004]!	; 0xfffffc14
    8354:	strdeq	r7, [r0], -lr
    8358:	andeq	r7, r0, ip, lsr #23
    835c:	andeq	r6, r0, r2, asr #26
    8360:	ldrlt	r4, [r0, #-2063]	; 0xfffff7f1
    8364:	svchi	0x005bf3bf
    8368:	addlt	r4, r2, r8, ror r4
    836c:	vtbx.8	d6, {d15-d16}, d3
    8370:	movwls	r8, #8027	; 0x1f5b
    8374:			; <UNDEFINED> instruction: 0xb1239b01
    8378:	ldrbtmi	r4, [fp], #-2826	; 0xfffff4f6
    837c:	andlt	r6, r2, r8, asr r9
    8380:			; <UNDEFINED> instruction: 0xf100bd10
    8384:			; <UNDEFINED> instruction: 0x46200414
    8388:	svc	0x003af7fb
    838c:	rscsle	r2, r3, r0, lsl #16
    8390:			; <UNDEFINED> instruction: 0xff3cf7ff
    8394:	strtmi	r4, [r0], -r1, lsl #12
    8398:	svc	0x00b0f7fb
    839c:	svclt	0x0000e7ec
    83a0:	andeq	lr, r1, r8, ror lr
    83a4:	andeq	lr, r1, r6, ror #28
    83a8:	strdlt	fp, [fp], r0
    83ac:	strmi	fp, [lr], -r0, asr #6
    83b0:	ldrmi	r4, [r7], -r5, lsl #12
    83b4:	ldcl	7, cr15, [r6, #1004]!	; 0x3ec
    83b8:	strmi	r6, [r1], -fp, lsr #16
    83bc:	ldmdavs	fp, {r0, r1, r4, r8, ip, sp, pc}
    83c0:	andle	r4, r3, r3, lsl #5
    83c4:			; <UNDEFINED> instruction: 0xf7fb4628
    83c8:	biclt	lr, r8, r8, ror #27
    83cc:			; <UNDEFINED> instruction: 0xf7fcb326
    83d0:	ldmdavs	r3!, {r1, r3, r5, fp, sp, lr, pc}
    83d4:	tstlt	r3, r1, lsl #12
    83d8:	addmi	r6, r3, #1769472	; 0x1b0000
    83dc:			; <UNDEFINED> instruction: 0x4630d01c
    83e0:	ldcl	7, cr15, [sl, #1004]	; 0x3ec
    83e4:	ldmiblt	r8!, {r2, r9, sl, lr}
    83e8:	bmi	99a884 <g_param_spec_ref@plt+0x9963e4>
    83ec:	ldrbtmi	r4, [r9], #-2086	; 0xfffff7da
    83f0:	tstcc	r8, sl, ror r4
    83f4:			; <UNDEFINED> instruction: 0xf7fb4478
    83f8:	strtmi	lr, [r0], -lr, lsr #26
    83fc:	ldcllt	0, cr11, [r0, #44]!	; 0x2c
    8400:	bmi	8da890 <g_param_spec_ref@plt+0x8d63f0>
    8404:	ldrbtmi	r4, [r9], #-2083	; 0xfffff7dd
    8408:	tstcc	r8, sl, ror r4
    840c:			; <UNDEFINED> instruction: 0xf7fb4478
    8410:	andcs	lr, r0, r2, lsr #26
    8414:	ldcllt	0, cr11, [r0, #44]!	; 0x2c
    8418:	ldmdavs	fp!, {r0, r1, r2, r3, r5, r6, r8, ip, sp, pc}
    841c:	ldmdbmi	lr, {r0, r1, r3, r4, r6, r8, ip, sp, pc}
    8420:	ldmdami	pc, {r1, r2, r3, r4, r9, fp, lr}	; <UNPREDICTABLE>
    8424:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    8428:	ldrbtmi	r3, [r8], #-280	; 0xfffffee8
    842c:	ldc	7, cr15, [r2, #-1004]	; 0xfffffc14
    8430:	andlt	r2, fp, r0
    8434:			; <UNDEFINED> instruction: 0xf7ffbdf0
    8438:	blmi	6c828c <g_param_spec_ref@plt+0x6c3dec>
    843c:			; <UNDEFINED> instruction: 0x46314c1a
    8440:	movwls	r4, #25723	; 0x647b
    8444:	ldrbtmi	r4, [ip], #-2841	; 0xfffff4e7
    8448:	ldrtmi	r9, [sl], -r2, lsl #10
    844c:	ldrbtmi	r9, [fp], #-1031	; 0xfffffbf9
    8450:	ldrsbgt	pc, [ip], #-143	; 0xffffff71	; <UNPREDICTABLE>
    8454:	cdpmi	3, 1, cr9, cr7, cr1, {0}
    8458:	cfldrsmi	mvf4, [r7, #-1008]	; 0xfffffc10
    845c:	ldrbtmi	r4, [lr], #-3095	; 0xfffff3e9
    8460:	ldrbtmi	r4, [sp], #-2839	; 0xfffff4e9
    8464:	stmib	sp, {r2, r3, r4, r5, r6, sl, lr}^
    8468:	ldrbtmi	r5, [fp], #-1540	; 0xfffff9fc
    846c:			; <UNDEFINED> instruction: 0xf8cd2500
    8470:	strls	ip, [r3], #-32	; 0xffffffe0
    8474:	strls	r9, [r0, #-1289]	; 0xfffffaf7
    8478:	stc	7, cr15, [r2, #1004]	; 0x3ec
    847c:	ldcllt	0, cr11, [r0, #44]!	; 0x2c
    8480:	andeq	r7, r0, sl, lsl #22
    8484:	andeq	r6, r0, r8, lsl #28
    8488:	muleq	r0, ip, ip
    848c:	strdeq	r7, [r0], -r2
    8490:	muleq	r0, ip, r5
    8494:	andeq	r6, r0, r4, lsl #25
    8498:	ldrdeq	r7, [r0], -r4
    849c:	andeq	r6, r0, sl, lsr #26
    84a0:	andeq	r6, r0, r6, ror #24
    84a4:	andeq	r6, r0, r8, lsr #24
    84a8:	andeq	r6, r0, r6, asr #25
    84ac:	andeq	r6, r0, sl, ror #25
    84b0:	andeq	r7, r0, r0, lsl #20
    84b4:	andeq	r6, r0, r2, asr #25
    84b8:	andeq	r6, r0, lr, lsl ip
    84bc:	andeq	r6, r0, ip, asr #25
    84c0:	ldrdeq	r6, [r0], -lr
    84c4:	blmi	139ae00 <g_param_spec_ref@plt+0x1396960>
    84c8:	push	{r1, r3, r4, r5, r6, sl, lr}
    84cc:	strdlt	r4, [sp], r0
    84d0:			; <UNDEFINED> instruction: 0x460458d3
    84d4:	ldmdavs	fp, {r1, r2, r3, r9, sl, lr}
    84d8:			; <UNDEFINED> instruction: 0xf04f930b
    84dc:	movwcs	r0, #768	; 0x300
    84e0:	movwcc	lr, #39373	; 0x99cd
    84e4:			; <UNDEFINED> instruction: 0xff3cf7ff
    84e8:	subsle	r2, r0, r0, lsl #24
    84ec:	strmi	r6, [r1], -r3, lsr #16
    84f0:	ldmdavs	fp, {r0, r1, r4, r8, ip, sp, pc}
    84f4:	mulle	r4, r8, r2
    84f8:			; <UNDEFINED> instruction: 0xf7fb4620
    84fc:	stmdacs	r0, {r1, r2, r3, r6, r8, sl, fp, sp, lr, pc}
    8500:	cmplt	lr, r5, asr #32
    8504:	cmplt	fp, r3, lsr r8
    8508:	bmi	fdaa08 <g_param_spec_ref@plt+0xfd6568>
    850c:	ldrbtmi	r4, [r9], #-2111	; 0xfffff7c1
    8510:	teqcc	r8, sl, ror r4
    8514:			; <UNDEFINED> instruction: 0xf7fb4478
    8518:	umaal	lr, r1, lr, ip
    851c:	smladxcs	r0, ip, sl, r4
    8520:			; <UNDEFINED> instruction: 0xf10d493c
    8524:	ldmdami	ip!, {r3, r5, r8, fp}
    8528:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    852c:	ldrbcc	pc, [pc, #79]!	; 8583 <g_param_spec_ref@plt+0x40e3>	; <UNPREDICTABLE>
    8530:			; <UNDEFINED> instruction: 0xf7fb4478
    8534:	andls	lr, r7, r4, asr pc
    8538:	stmib	r8, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    853c:	strtmi	r4, [r0], -r1, lsl #12
    8540:	stc	7, cr15, [sl, #1004]	; 0x3ec
    8544:	tstls	r2, r9, lsl #18
    8548:	ldmdbmi	r4!, {r0, r1, r3, r4, r5, r9, sl, lr}
    854c:	ldrbtmi	r9, [r9], #-2567	; 0xfffff5f9
    8550:	strls	r9, [r1, -r3, lsl #14]
    8554:	andsls	pc, r0, sp, asr #17
    8558:			; <UNDEFINED> instruction: 0xf7fb9500
    855c:	pkhtbmi	lr, r0, r6, asr #22
    8560:	stmdacs	r0, {r0, r1, r2, ip, pc}
    8564:	stmdals	r9, {r0, r1, r6, ip, lr, pc}
    8568:	bl	f4655c <g_param_spec_ref@plt+0xf420bc>
    856c:			; <UNDEFINED> instruction: 0xd12f2801
    8570:	ldrtmi	r9, [sl], -r9, lsl #16
    8574:			; <UNDEFINED> instruction: 0xf7fb4639
    8578:			; <UNDEFINED> instruction: 0x4605edfc
    857c:	stmdals	sl, {r0, r1, r2, ip, pc}
    8580:			; <UNDEFINED> instruction: 0xf7fbb108
    8584:			; <UNDEFINED> instruction: 0x4640ee76
    8588:	ldc	7, cr15, [r2, #1004]	; 0x3ec
    858c:	stmdbmi	r4!, {r1, r2, r3, sp, lr, pc}
    8590:	stmdami	r5!, {r2, r5, r9, fp, lr}
    8594:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    8598:	ldrbtmi	r3, [r8], #-312	; 0xfffffec8
    859c:	mrrc	7, 15, pc, sl, cr11	; <UNPREDICTABLE>
    85a0:			; <UNDEFINED> instruction: 0xf04f980a
    85a4:	strdlt	r3, [r8, -pc]
    85a8:	mcr	7, 3, pc, cr2, cr11, {7}	; <UNPREDICTABLE>
    85ac:	tstlt	r8, r9, lsl #16
    85b0:	b	6c65a4 <g_param_spec_ref@plt+0x6c2104>
    85b4:	blmi	49ae30 <g_param_spec_ref@plt+0x496990>
    85b8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    85bc:	blls	2e262c <g_param_spec_ref@plt+0x2de18c>
    85c0:			; <UNDEFINED> instruction: 0xf04f405a
    85c4:	tstle	r7, r0, lsl #6
    85c8:	andlt	r4, sp, r8, lsr #12
    85cc:	mvnshi	lr, #12386304	; 0xbd0000
    85d0:	ldc	7, cr15, [r6, #-1004]!	; 0xfffffc14
    85d4:	stmdals	r9, {r0, r1, r2, ip, pc}
    85d8:	bl	1465cc <g_param_spec_ref@plt+0x14212c>
    85dc:	stmdbls	r7, {r2, r4, r8, r9, fp, lr}
    85e0:	ldrbtmi	r2, [fp], #-525	; 0xfffffdf3
    85e4:	ldrtmi	r9, [r0], -r0
    85e8:	stcl	7, cr15, [r0], #-1004	; 0xfffffc14
    85ec:	strbmi	lr, [r9], -r7, asr #15
    85f0:			; <UNDEFINED> instruction: 0xf0044630
    85f4:			; <UNDEFINED> instruction: 0xe7d3ffd7
    85f8:	ldc	7, cr15, [r4, #-1004]!	; 0xfffffc14
    85fc:	andeq	lr, r1, r4, asr #13
    8600:	andeq	r0, r0, r4, asr r4
    8604:	andeq	r7, r0, sl, ror #19
    8608:	andeq	r6, r0, r0, asr #24
    860c:	andeq	r6, r0, ip, ror fp
    8610:	andeq	r8, r0, r0, lsl #7
    8614:	andeq	r7, r0, r2, ror #18
    8618:	andeq	r7, r0, r4, ror #18
    861c:	andeq	r7, r0, lr, asr #18
    8620:	andeq	r7, r0, r4, ror #18
    8624:	ldrdeq	r7, [r0], -lr
    8628:	strdeq	r6, [r0], -r6	; <UNPREDICTABLE>
    862c:	ldrdeq	lr, [r1], -r4
    8630:	andeq	r7, r0, r6, asr #17
    8634:	mvnsmi	lr, sp, lsr #18
    8638:	bmi	1559e98 <g_param_spec_ref@plt+0x15559f8>
    863c:	blmi	1574874 <g_param_spec_ref@plt+0x15703d4>
    8640:	ldrbtmi	r4, [sl], #-1540	; 0xfffff9fc
    8644:	ldmpl	r3, {r0, r2, r3, r9, sl, lr}^
    8648:	movwls	r6, #47131	; 0xb81b
    864c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    8650:	movwls	r2, #29440	; 0x7300
    8654:	mcr2	7, 4, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    8658:	stmdavs	r3!, {r2, r3, r8, r9, ip, sp, pc}
    865c:	tstlt	r3, r1, lsl #12
    8660:	addsmi	r6, r8, #1769472	; 0x1b0000
    8664:	strtmi	sp, [r0], -r3
    8668:	ldc	7, cr15, [r6], {251}	; 0xfb
    866c:	stfcsd	f3, [r0, #-736]	; 0xfffffd20
    8670:			; <UNDEFINED> instruction: 0xf7fbd032
    8674:	stmdavs	fp!, {r3, r4, r6, r7, r9, sl, fp, sp, lr, pc}
    8678:	tstlt	r3, r1, lsl #12
    867c:	addmi	r6, r3, #1769472	; 0x1b0000
    8680:	strtmi	sp, [r8], -sl, lsr #32
    8684:	stc	7, cr15, [r8], {251}	; 0xfb
    8688:	stmdbmi	r3, {r4, r5, r8, r9, fp, ip, sp, pc}^
    868c:	stmdami	r4, {r0, r1, r6, r9, fp, lr}^
    8690:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    8694:	ldrbtmi	r3, [r8], #-336	; 0xfffffeb0
    8698:	bl	ff74668c <g_param_spec_ref@plt+0xff7421ec>
    869c:	stmdbmi	r1, {r3, sp, lr, pc}^
    86a0:	stmdami	r2, {r0, r6, r9, fp, lr}^
    86a4:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    86a8:	ldrbtmi	r3, [r8], #-336	; 0xfffffeb0
    86ac:	bl	ff4c66a0 <g_param_spec_ref@plt+0xff4c2200>
    86b0:	tstlt	sp, r7, lsl #26
    86b4:	strcs	r4, [r0, #-1576]	; 0xfffff9d8
    86b8:	bl	fe3c66ac <g_param_spec_ref@plt+0xfe3c220c>
    86bc:	blmi	d5afb4 <g_param_spec_ref@plt+0xd56b14>
    86c0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    86c4:	blls	2e2734 <g_param_spec_ref@plt+0x2de294>
    86c8:			; <UNDEFINED> instruction: 0xf04f405a
    86cc:	cmple	ip, r0, lsl #6
    86d0:	andlt	r4, ip, r8, lsr #12
    86d4:	ldrhhi	lr, [r0, #141]!	; 0x8d
    86d8:	ldmdavs	r3!, {r1, r2, r3, r4, r6, r8, ip, sp, pc}
    86dc:	ldmdbmi	r5!, {r0, r1, r3, r6, r8, ip, sp, pc}
    86e0:	ldmdami	r6!, {r0, r2, r4, r5, r9, fp, lr}
    86e4:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    86e8:	ldrbtmi	r3, [r8], #-336	; 0xfffffeb0
    86ec:	bl	fecc66e0 <g_param_spec_ref@plt+0xfecc2240>
    86f0:			; <UNDEFINED> instruction: 0xf7fbe7de
    86f4:	strmi	lr, [r1], -ip, ror #17
    86f8:			; <UNDEFINED> instruction: 0xf7fb4620
    86fc:	ldmdbmi	r0!, {r1, r2, r3, r5, r7, sl, fp, sp, lr, pc}
    8700:			; <UNDEFINED> instruction: 0xf04f2300
    8704:	ldrbtmi	r3, [r9], #-1279	; 0xfffffb01
    8708:			; <UNDEFINED> instruction: 0x9602461a
    870c:	strls	r9, [r0], #-1281	; 0xfffffaff
    8710:	ldmib	r8!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8714:	stmdacs	r0, {r7, r9, sl, lr}
    8718:	stmdami	sl!, {r1, r3, r6, r7, ip, lr, pc}
    871c:	movwls	sl, #23305	; 0x5b09
    8720:	ldrbtmi	sl, [r8], #-3850	; 0xfffff0f6
    8724:			; <UNDEFINED> instruction: 0xf7fb4e28
    8728:	stmdbmi	r8!, {r3, r5, r8, fp, sp, lr, pc}
    872c:	blge	232f50 <g_param_spec_ref@plt+0x22eab0>
    8730:	movwls	r4, #17529	; 0x4479
    8734:			; <UNDEFINED> instruction: 0x4605447e
    8738:			; <UNDEFINED> instruction: 0xf7fb4640
    873c:	muls	r3, r2, fp
    8740:			; <UNDEFINED> instruction: 0xf7fb200c
    8744:			; <UNDEFINED> instruction: 0x4604e9fa
    8748:			; <UNDEFINED> instruction: 0xf7fb9808
    874c:	strmi	lr, [r3], -r4, ror #18
    8750:	eorvs	r9, r3, r9, lsl #16
    8754:	ldmdb	lr, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8758:	strtmi	r9, [r1], -sl, lsl #22
    875c:	strtmi	r4, [r8], -r2, lsl #12
    8760:	movwcs	lr, #6596	; 0x19c4
    8764:	b	1146758 <g_param_spec_ref@plt+0x11422b8>
    8768:	movwcs	lr, #18909	; 0x49dd
    876c:	stmdals	r7, {r0, r4, r5, r9, sl, lr}
    8770:			; <UNDEFINED> instruction: 0xf7fb9700
    8774:	stmdacs	r0, {r2, r5, r8, r9, fp, sp, lr, pc}
    8778:	stmdals	r7, {r1, r5, r6, r7, r8, ip, lr, pc}
    877c:			; <UNDEFINED> instruction: 0xf7fbb108
    8780:	strbmi	lr, [r0], -ip, lsr #22
    8784:	ldc	7, cr15, [r4], {251}	; 0xfb
    8788:			; <UNDEFINED> instruction: 0xf7fbe798
    878c:	svclt	0x0000ec6c
    8790:	andeq	lr, r1, sl, asr #10
    8794:	andeq	r0, r0, r4, asr r4
    8798:	andeq	r7, r0, r8, ror #16
    879c:	andeq	r6, r0, r6, ror #22
    87a0:	strdeq	r6, [r0], -sl
    87a4:	andeq	r7, r0, r4, asr r8
    87a8:	andeq	r7, r0, lr, asr #15
    87ac:	andeq	r6, r0, r6, ror #19
    87b0:	andeq	lr, r1, ip, asr #9
    87b4:	andeq	r7, r0, r4, lsl r8
    87b8:	andeq	r6, r0, sl, ror #20
    87bc:	andeq	r6, r0, r6, lsr #19
    87c0:	ldrdeq	r7, [r0], -r2
    87c4:			; <UNDEFINED> instruction: 0xfffffc03
    87c8:			; <UNDEFINED> instruction: 0x000077bc
    87cc:			; <UNDEFINED> instruction: 0x000077b4
    87d0:			; <UNDEFINED> instruction: 0x4604b510
    87d4:	stc2l	7, cr15, [r4, #1020]	; 0x3fc
    87d8:	stmdavs	r3!, {r2, r3, r7, r8, ip, sp, pc}
    87dc:	tstlt	r3, r1, lsl #12
    87e0:	addsmi	r6, r8, #1769472	; 0x1b0000
    87e4:	strtmi	sp, [r0], -r3
    87e8:	bl	ff5c67dc <g_param_spec_ref@plt+0xff5c233c>
    87ec:	blmi	274cd4 <g_param_spec_ref@plt+0x270834>
    87f0:	pop	{r5, r9, sl, lr}
    87f4:	ldrbtmi	r4, [fp], #-16
    87f8:			; <UNDEFINED> instruction: 0xf0006899
    87fc:	stmdbmi	r6, {r0, r2, r4, r5, r7, r8, r9, fp, ip, sp, pc}
    8800:	stmdami	r7, {r1, r2, r9, fp, lr}
    8804:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    8808:	ldrbtmi	r3, [r8], #-360	; 0xfffffe98
    880c:	bl	8c6800 <g_param_spec_ref@plt+0x8c2360>
    8810:	ldclt	0, cr2, [r0, #-0]
    8814:	andeq	lr, r1, sl, ror #19
    8818:	strdeq	r7, [r0], -r4
    881c:	andeq	r7, r0, lr, ror #12
    8820:	andeq	r6, r0, r6, lsl #17
    8824:			; <UNDEFINED> instruction: 0x4604b510
    8828:	ldc2	7, cr15, [sl, #1020]	; 0x3fc
    882c:	stmdavs	r3!, {r2, r3, r7, r8, ip, sp, pc}
    8830:	tstlt	r3, r1, lsl #12
    8834:	addsmi	r6, r8, #1769472	; 0x1b0000
    8838:	strtmi	sp, [r0], -r3
    883c:	bl	feb46830 <g_param_spec_ref@plt+0xfeb42390>
    8840:	blmi	2b4d28 <g_param_spec_ref@plt+0x2b0888>
    8844:	pop	{r5, r9, sl, lr}
    8848:	ldrbtmi	r4, [fp], #-16
    884c:			; <UNDEFINED> instruction: 0xf00068d9
    8850:	stmdbmi	r7, {r0, r1, r2, r3, r4, r6, r7, r8, r9, fp, ip, sp, pc}
    8854:	stmdami	r8, {r0, r1, r2, r9, fp, lr}
    8858:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    885c:	ldrbtmi	r3, [r8], #-384	; 0xfffffe80
    8860:	b	ffe46854 <g_param_spec_ref@plt+0xffe423b4>
    8864:	rscscc	pc, pc, pc, asr #32
    8868:	svclt	0x0000bd10
    886c:	muleq	r1, r6, r9
    8870:	andeq	r7, r0, r0, lsr #13
    8874:	andeq	r7, r0, sl, lsl r6
    8878:	andeq	r6, r0, r2, lsr r8
    887c:	strmi	r2, [r3], -r0, lsl #4
    8880:			; <UNDEFINED> instruction: 0x4610601a
    8884:	svclt	0x00004770
    8888:	svclt	0x00004770
    888c:	cmpcs	r0, r8, lsr r5
    8890:			; <UNDEFINED> instruction: 0xf7fb4604
    8894:			; <UNDEFINED> instruction: 0x4605ea32
    8898:			; <UNDEFINED> instruction: 0xf7fb4620
    889c:	blmi	183eac <g_param_spec_ref@plt+0x17fa0c>
    88a0:	bmi	19acbc <g_param_spec_ref@plt+0x19681c>
    88a4:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    88a8:	ldrbtmi	r6, [sl], #-617	; 0xfffffd97
    88ac:	sbcscs	pc, r0, r4, asr #17
    88b0:	ldclt	0, cr6, [r8, #-96]!	; 0xffffffa0
    88b4:	andeq	lr, r1, r4, asr r9
    88b8:	andeq	r0, r0, r7, ror r1
    88bc:			; <UNDEFINED> instruction: 0xffffffcf
    88c0:	mvnsmi	lr, sp, lsr #18
    88c4:	ldrmi	fp, [r8], r4, lsl #1
    88c8:	andls	r4, r1, #28, 22	; 0x7000
    88cc:	ldrbtmi	r4, [sl], #-2588	; 0xfffff5e4
    88d0:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    88d4:			; <UNDEFINED> instruction: 0xf04f9303
    88d8:	blls	494e0 <g_param_spec_ref@plt+0x45040>
    88dc:	stmdavs	r3, {r0, r1, r3, r4, r5, r6, r7, r8, ip, sp, pc}
    88e0:	stmdage	r2, {r0, r1, r2, r9, sl, lr}
    88e4:	ldrsbcc	pc, [r0], #131	; 0x83	; <UNPREDICTABLE>
    88e8:	blls	9a750 <g_param_spec_ref@plt+0x962b0>
    88ec:			; <UNDEFINED> instruction: 0xb1b34606
    88f0:	strcs	r4, [r0], #-1541	; 0xfffff9fb
    88f4:	bls	c090c <g_param_spec_ref@plt+0xbc46c>
    88f8:	strcc	r3, [r8, #-1025]	; 0xfffffbff
    88fc:	stmdble	lr, {r1, r5, r7, r9, lr}
    8900:			; <UNDEFINED> instruction: 0xf8569901
    8904:			; <UNDEFINED> instruction: 0xf7fb0034
    8908:	stmdacs	r0, {r2, r5, r6, r8, sl, fp, sp, lr, pc}
    890c:	ldrshcs	sp, [r0, #-3]
    8910:	stmdavs	ip!, {r3, r4, r5, r9, sl, lr}^
    8914:	bl	fe846908 <g_param_spec_ref@plt+0xfe842468>
    8918:	ldrtmi	r4, [r9], -r2, asr #12
    891c:	bmi	25a7a4 <g_param_spec_ref@plt+0x256304>
    8920:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
    8924:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    8928:	subsmi	r9, sl, r3, lsl #22
    892c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    8930:	andlt	sp, r4, r2, lsl #2
    8934:	ldrhhi	lr, [r0, #141]!	; 0x8d
    8938:	bl	fe54692c <g_param_spec_ref@plt+0xfe54248c>
    893c:	andeq	r0, r0, r4, asr r4
    8940:			; <UNDEFINED> instruction: 0x0001e2be
    8944:	andeq	lr, r1, sl, ror #4
    8948:	push	{r4, r5, r9, fp, lr}
    894c:	ssub8mi	r4, sp, r0
    8950:	ldrbtmi	r4, [sl], #-2863	; 0xfffff4d1
    8954:	strmi	fp, [ip], -r5, lsl #1
    8958:	stmdbge	r2, {fp, sp, lr}
    895c:			; <UNDEFINED> instruction: 0xf10d58d3
    8960:	svcmi	0x002c0804
    8964:	movwls	r6, #14363	; 0x381b
    8968:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    896c:	movwls	r2, #768	; 0x300
    8970:	ldmib	r6, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8974:	strbtmi	r4, [sl], -r8, lsr #18
    8978:	ldrbtmi	r4, [r9], #-1151	; 0xfffffb81
    897c:	strtmi	r4, [r0], -r6, lsl #12
    8980:	b	1bc6974 <g_param_spec_ref@plt+0x1bc24d4>
    8984:	stmdals	r0, {r0, r1, r4, r5, r7, r9, sl, lr}
    8988:	strbmi	r2, [r2], -r0, lsl #6
    898c:			; <UNDEFINED> instruction: 0xf7fb4639
    8990:			; <UNDEFINED> instruction: 0xb320e942
    8994:			; <UNDEFINED> instruction: 0xf04f9b02
    8998:			; <UNDEFINED> instruction: 0xf1ab0900
    899c:	strbmi	r0, [fp, #-2564]	; 0xfffff5fc
    89a0:			; <UNDEFINED> instruction: 0xf85ad9f1
    89a4:	ldrtmi	r6, [r0], -r4, lsl #30
    89a8:	stmib	ip!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    89ac:	ldrtmi	r4, [r0], -r4, lsl #12
    89b0:	bl	bc69a4 <g_param_spec_ref@plt+0xbc2504>
    89b4:	strmi	r9, [r2], -r1, lsl #18
    89b8:	ldrmi	r4, [r4], -r0, lsr #12
    89bc:	stmda	r2!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    89c0:	blls	b4e68 <g_param_spec_ref@plt+0xb09c8>
    89c4:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    89c8:	stmiale	sl!, {r0, r1, r3, r6, r8, sl, lr}^
    89cc:	ldrsbcs	lr, [r0, #-123]	; 0xffffff85
    89d0:			; <UNDEFINED> instruction: 0xf7fb4628
    89d4:	strtmi	lr, [r1], -r2, asr #22
    89d8:	ldm	r4, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    89dc:			; <UNDEFINED> instruction: 0x4658e7d3
    89e0:	svc	0x0020f7fa
    89e4:	tstlt	r8, r0, lsl #16
    89e8:	ldmib	r6!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    89ec:	blmi	21b220 <g_param_spec_ref@plt+0x216d80>
    89f0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    89f4:	blls	e2a64 <g_param_spec_ref@plt+0xde5c4>
    89f8:			; <UNDEFINED> instruction: 0xf04f405a
    89fc:	mrsle	r0, LR_svc
    8a00:	pop	{r0, r2, ip, sp, pc}
    8a04:			; <UNDEFINED> instruction: 0xf7fb8ff0
    8a08:	svclt	0x0000eb2e
    8a0c:	andeq	lr, r1, sl, lsr r2
    8a10:	andeq	r0, r0, r4, asr r4
    8a14:	andeq	r7, r0, r0, lsr #12
    8a18:	andeq	r7, r0, r6, lsl r6
    8a1c:	muleq	r1, ip, r1
    8a20:			; <UNDEFINED> instruction: 0x4604b570
    8a24:	addlt	r4, r4, r7, lsr r8
    8a28:	cmpcs	r0, r7, lsr sl
    8a2c:	ldrbtmi	r4, [r8], #-2871	; 0xfffff4c9
    8a30:	strcs	r4, [r0, #-1146]	; 0xfffffb86
    8a34:	ldmdavs	r0, {r0, r1, r6, r7, fp, ip, lr}
    8a38:	movwls	r6, #14363	; 0x381b
    8a3c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    8a40:			; <UNDEFINED> instruction: 0xf7fb9502
    8a44:			; <UNDEFINED> instruction: 0x4603e95a
    8a48:	bvs	16da2d0 <g_param_spec_ref@plt+0x16d5e30>
    8a4c:	bmi	c1a8b4 <g_param_spec_ref@plt+0xc16414>
    8a50:			; <UNDEFINED> instruction: 0x46234930
    8a54:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    8a58:	ldrbtmi	r5, [r9], #-1280	; 0xfffffb00
    8a5c:			; <UNDEFINED> instruction: 0xf7fb4620
    8a60:	bmi	b835f8 <g_param_spec_ref@plt+0xb7f158>
    8a64:	strtmi	r4, [r3], -sp, lsr #18
    8a68:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    8a6c:	ldrbtmi	r5, [r9], #-1280	; 0xfffffb00
    8a70:			; <UNDEFINED> instruction: 0xf7fb4620
    8a74:			; <UNDEFINED> instruction: 0xf7faeada
    8a78:	strmi	lr, [r5], -sl, lsr #30
    8a7c:	strtmi	r4, [r9], -r0, lsr #12
    8a80:	b	ffac6a74 <g_param_spec_ref@plt+0xffac25d4>
    8a84:	bl	3c6a78 <g_param_spec_ref@plt+0x3c25d8>
    8a88:	stmdals	r2, {r3, r4, r5, r6, r8, ip, sp, pc}
    8a8c:			; <UNDEFINED> instruction: 0xf7fbb108
    8a90:	bmi	903a58 <g_param_spec_ref@plt+0x8ff5b8>
    8a94:	ldrbtmi	r4, [sl], #-2845	; 0xfffff4e3
    8a98:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    8a9c:	subsmi	r9, sl, r3, lsl #22
    8aa0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    8aa4:	andlt	sp, r4, ip, lsr #2
    8aa8:			; <UNDEFINED> instruction: 0x4629bd70
    8aac:			; <UNDEFINED> instruction: 0xf7fb4620
    8ab0:			; <UNDEFINED> instruction: 0xf7fbead4
    8ab4:			; <UNDEFINED> instruction: 0x4606eb10
    8ab8:	rscle	r2, r6, r0, lsl #16
    8abc:			; <UNDEFINED> instruction: 0xffa2f003
    8ac0:			; <UNDEFINED> instruction: 0x46314818
    8ac4:	ldrbtmi	sl, [r8], #-2562	; 0xfffff5fe
    8ac8:			; <UNDEFINED> instruction: 0xf80af004
    8acc:	cmnlt	r8, r6, lsl #12
    8ad0:	strtmi	r4, [r0], -r9, lsr #12
    8ad4:	b	ff046ac8 <g_param_spec_ref@plt+0xff042628>
    8ad8:			; <UNDEFINED> instruction: 0xf7fb4631
    8adc:			; <UNDEFINED> instruction: 0x4630eb56
    8ae0:	mcr	7, 6, pc, cr4, cr10, {7}	; <UNPREDICTABLE>
    8ae4:	stmdacs	r0, {r1, fp, ip, pc}
    8ae8:			; <UNDEFINED> instruction: 0xe7d2d1d1
    8aec:	tstcs	r0, r2, lsl #22
    8af0:	stmdami	lr, {r0, r2, r3, r9, fp, lr}
    8af4:	ldrbtmi	r6, [sl], #-2203	; 0xfffff765
    8af8:			; <UNDEFINED> instruction: 0xf7fb4478
    8afc:			; <UNDEFINED> instruction: 0xe7c4ec5e
    8b00:	b	fec46af4 <g_param_spec_ref@plt+0xfec42654>
    8b04:	andeq	lr, r1, lr, asr r1
    8b08:	andeq	lr, r1, r8, asr #15
    8b0c:	andeq	r0, r0, r4, asr r4
    8b10:			; <UNDEFINED> instruction: 0xfffffef1
    8b14:	andeq	r7, r0, r6, asr #10
    8b18:			; <UNDEFINED> instruction: 0xfffffe55
    8b1c:	andeq	r7, r0, sl, asr #10
    8b20:	strdeq	lr, [r1], -r6
    8b24:	strdeq	r7, [r0], -lr
    8b28:	andeq	r7, r0, lr, ror #9
    8b2c:	muleq	r0, r8, r5
    8b30:	ldrdcc	pc, [ip], #128	; 0x80
    8b34:			; <UNDEFINED> instruction: 0xf7fb6818
    8b38:	svclt	0x0000bb87
    8b3c:	mvnsmi	lr, #737280	; 0xb4000
    8b40:	stmdavs	r7, {r0, r2, r9, sl, lr}
    8b44:	strmi	r4, [lr], -r8, lsl #12
    8b48:			; <UNDEFINED> instruction: 0xf7fb4690
    8b4c:			; <UNDEFINED> instruction: 0xf8d7e8dc
    8b50:	strmi	r3, [r1], -ip, asr #1
    8b54:	ldmdavs	r8, {r0, r7, r9, sl, lr}
    8b58:	b	ff9c6b4c <g_param_spec_ref@plt+0xff9c26ac>
    8b5c:	tstlt	r0, r4, lsl #12
    8b60:	pop	{r5, r9, sl, lr}
    8b64:			; <UNDEFINED> instruction: 0xf7fa83f8
    8b68:			; <UNDEFINED> instruction: 0x4601eeb2
    8b6c:			; <UNDEFINED> instruction: 0xf7fb4628
    8b70:			; <UNDEFINED> instruction: 0xf7fbea74
    8b74:			; <UNDEFINED> instruction: 0x4604ea98
    8b78:			; <UNDEFINED> instruction: 0x4649b1b0
    8b7c:	mrrc	7, 15, pc, r8, cr11	; <UNPREDICTABLE>
    8b80:	bicslt	r4, r8, r4, lsl #12
    8b84:			; <UNDEFINED> instruction: 0xf7fb6880
    8b88:	ldrtmi	lr, [r1], -sl, lsr #17
    8b8c:	blx	144baa <g_param_spec_ref@plt+0x14070a>
    8b90:	mvnlt	r4, r4, lsl #12
    8b94:	ldrdcc	pc, [ip], #135	; 0x87
    8b98:	strbmi	r4, [r9], -r2, lsl #12
    8b9c:			; <UNDEFINED> instruction: 0xf7fa6818
    8ba0:	qsub16mi	lr, r0, r4
    8ba4:	mvnshi	lr, #12386304	; 0xbd0000
    8ba8:	b	12c6b9c <g_param_spec_ref@plt+0x12c26fc>
    8bac:	strtmi	r4, [r2], -sp, lsl #22
    8bb0:			; <UNDEFINED> instruction: 0x4601447b
    8bb4:			; <UNDEFINED> instruction: 0xf7fb4640
    8bb8:			; <UNDEFINED> instruction: 0xe7d1e97a
    8bbc:	b	1046bb0 <g_param_spec_ref@plt+0x1042710>
    8bc0:	andcs	r4, r1, #9216	; 0x2400
    8bc4:			; <UNDEFINED> instruction: 0x4601447b
    8bc8:			; <UNDEFINED> instruction: 0xf7fb4640
    8bcc:			; <UNDEFINED> instruction: 0xe7c7e970
    8bd0:	b	dc6bc4 <g_param_spec_ref@plt+0xdc2724>
    8bd4:	strtmi	r4, [r2], -r5, lsl #22
    8bd8:			; <UNDEFINED> instruction: 0x4601447b
    8bdc:			; <UNDEFINED> instruction: 0xf7fb4640
    8be0:	ldr	lr, [sp, r6, ror #18]!
    8be4:	andeq	r7, r0, r8, asr r4
    8be8:	andeq	r7, r0, r8, ror #8
    8bec:	andeq	r7, r0, r8, ror r4
    8bf0:	blmi	91b484 <g_param_spec_ref@plt+0x916fe4>
    8bf4:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    8bf8:	mvnsmi	lr, sp, lsr #18
    8bfc:	ldmpl	r3, {r2, r7, ip, sp, pc}^
    8c00:	stmdbge	r2, {r0, r1, r2, r3, r9, sl, lr}
    8c04:	movwls	r6, #14363	; 0x381b
    8c08:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    8c0c:	stm	r8, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8c10:	strmi	r9, [r0], r2, lsl #22
    8c14:	svcne	0x0006b313
    8c18:	and	r2, r3, r0, lsl #8
    8c1c:	strcc	r9, [r1], #-2818	; 0xfffff4fe
    8c20:	andsle	r4, fp, #156, 4	; 0xc0000009
    8c24:	svcpl	0x0004f856
    8c28:	stmdavs	r8!, {r0, r3, r4, r5, r9, sl, lr}^
    8c2c:	mcr	7, 7, pc, cr10, cr10, {7}	; <UNPREDICTABLE>
    8c30:	mvnsle	r2, r0, lsl #16
    8c34:	svceq	0x0000f1b8
    8c38:			; <UNDEFINED> instruction: 0x4640d014
    8c3c:	ldcl	7, cr15, [r2, #1000]!	; 0x3e8
    8c40:	blmi	41b48c <g_param_spec_ref@plt+0x416fec>
    8c44:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    8c48:	blls	e2cb8 <g_param_spec_ref@plt+0xde818>
    8c4c:			; <UNDEFINED> instruction: 0xf04f405a
    8c50:	tstle	r2, r0, lsl #6
    8c54:	andlt	r4, r4, r8, lsr #12
    8c58:	ldrhhi	lr, [r0, #141]!	; 0x8d
    8c5c:			; <UNDEFINED> instruction: 0xf1b82500
    8c60:	mvnle	r0, r0, lsl #30
    8c64:	b	f46c58 <g_param_spec_ref@plt+0xf427b8>
    8c68:	eorcs	r4, fp, #8, 22	; 0x2000
    8c6c:	ldrbtmi	r9, [fp], #-1792	; 0xfffff900
    8c70:	strbmi	r4, [r0], -r1, lsl #12
    8c74:	ldmdb	sl, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8c78:			; <UNDEFINED> instruction: 0xf7fbe7df
    8c7c:	svclt	0x0000e9f4
    8c80:	muleq	r1, r8, pc	; <UNPREDICTABLE>
    8c84:	andeq	r0, r0, r4, asr r4
    8c88:	andeq	sp, r1, r8, asr #30
    8c8c:	andeq	r7, r0, r2, lsl #8
    8c90:	blmi	8db520 <g_param_spec_ref@plt+0x8d7080>
    8c94:	stmdami	r3!, {r1, r3, r4, r5, r6, sl, lr}
    8c98:	addlt	fp, ip, r0, ror r5
    8c9c:	ldrbtmi	r5, [r8], #-2259	; 0xfffff72d
    8ca0:	movwls	r6, #47131	; 0xb81b
    8ca4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    8ca8:	svchi	0x005bf3bf
    8cac:	vtbx.8	d6, {d15}, d3
    8cb0:	movwls	r8, #8027	; 0x1f5b
    8cb4:	cmnlt	r3, r1, lsl #22
    8cb8:	bmi	71b92c <g_param_spec_ref@plt+0x71748c>
    8cbc:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    8cc0:	blmi	5e2e28 <g_param_spec_ref@plt+0x5de988>
    8cc4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    8cc8:	subsmi	r9, sl, fp, lsl #22
    8ccc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    8cd0:	andlt	sp, ip, r1, lsr #2
    8cd4:	stcne	13, cr11, [r4, #-448]	; 0xfffffe40
    8cd8:			; <UNDEFINED> instruction: 0xf7fb4620
    8cdc:	stmdacs	r0, {r1, r4, r7, r9, fp, sp, lr, pc}
    8ce0:	cdpmi	0, 1, cr13, cr3, cr10, {7}
    8ce4:	ldrbtmi	sl, [lr], #-3330	; 0xfffff2fe
    8ce8:	strgt	ip, [pc, #-3599]	; 7ee1 <g_param_spec_ref@plt+0x3a41>
    8cec:	ldmdavs	r6!, {r0, r1, r2, r3, r9, sl, fp, lr, pc}
    8cf0:	eorvs	ip, lr, pc, lsl #10
    8cf4:	stcl	7, cr15, [sl, #1000]!	; 0x3e8
    8cf8:	bge	9b138 <g_param_spec_ref@plt+0x96c98>
    8cfc:	ldrbtmi	r2, [r9], #-784	; 0xfffffcf0
    8d00:	stmia	r2, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8d04:	strmi	r2, [r5], -r4, lsl #2
    8d08:	svc	0x004ef7fa
    8d0c:	strtmi	r4, [r0], -r9, lsr #12
    8d10:	b	ffd46d04 <g_param_spec_ref@plt+0xffd42864>
    8d14:			; <UNDEFINED> instruction: 0xf7fbe7d0
    8d18:	svclt	0x0000e9a6
    8d1c:	strdeq	sp, [r1], -r8
    8d20:	andeq	r0, r0, r4, asr r4
    8d24:	andeq	lr, r1, sl, asr r5
    8d28:	andeq	lr, r1, ip, lsr r5
    8d2c:	andeq	sp, r1, lr, asr #29
    8d30:	andeq	lr, r1, lr, lsr r3
    8d34:	muleq	r0, r2, r3
    8d38:			; <UNDEFINED> instruction: 0x4605b570
    8d3c:			; <UNDEFINED> instruction: 0xffa8f7ff
    8d40:	cdpmi	12, 0, cr4, cr11, cr10, {0}
    8d44:			; <UNDEFINED> instruction: 0x4601447c
    8d48:			; <UNDEFINED> instruction: 0xf7fb4628
    8d4c:	blmi	2834dc <g_param_spec_ref@plt+0x27f03c>
    8d50:	andcs	r4, r0, #147456	; 0x24000
    8d54:	sbceq	pc, ip, r5, asr #17
    8d58:	stmiapl	r3!, {r1, sp, lr}^
    8d5c:	stmibpl	r0!, {r0, r5, r6, fp, ip, lr}
    8d60:	ldrdmi	pc, [ip], #133	; 0x85
    8d64:	svc	0x00eef7fa
    8d68:	ldcllt	0, cr6, [r0, #-128]!	; 0xffffff80
    8d6c:	andeq	sp, r1, r8, asr #28
    8d70:	andeq	r0, r0, r0, lsr r4
    8d74:	andeq	r0, r0, ip, asr #8
    8d78:	andeq	r0, r0, r4, ror #8
    8d7c:	mvnsmi	lr, sp, lsr #18
    8d80:	bmi	109a7c8 <g_param_spec_ref@plt+0x1096328>
    8d84:	blmi	10b4fa4 <g_param_spec_ref@plt+0x10b0b04>
    8d88:	ldrbtmi	r4, [sl], #-1542	; 0xfffff9fa
    8d8c:	strmi	r4, [ip], -r8, lsl #12
    8d90:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    8d94:			; <UNDEFINED> instruction: 0xf04f9305
    8d98:	movwcs	r0, #768	; 0x300
    8d9c:			; <UNDEFINED> instruction: 0xf7fa9304
    8da0:			; <UNDEFINED> instruction: 0x4607efb2
    8da4:	ldc	7, cr15, [r2, #1000]	; 0x3e8
    8da8:	ldrtmi	r4, [r0], -r1, lsl #12
    8dac:	ldmdb	r4, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8db0:			; <UNDEFINED> instruction: 0xf7fb4639
    8db4:	stmdacs	r0, {r1, r2, r3, r4, r5, r9, fp, sp, lr, pc}
    8db8:	blge	13ce94 <g_param_spec_ref@plt+0x1389f4>
    8dbc:	strmi	r4, [r5], -r1, lsr #12
    8dc0:			; <UNDEFINED> instruction: 0x461a4630
    8dc4:			; <UNDEFINED> instruction: 0xf7ff9303
    8dc8:	blls	1088b4 <g_param_spec_ref@plt+0x104414>
    8dcc:	stmdacs	r0, {r2, r9, sl, lr}
    8dd0:	strbmi	sp, [r2], -r5, asr #32
    8dd4:			; <UNDEFINED> instruction: 0xf0054629
    8dd8:			; <UNDEFINED> instruction: 0x4604fafd
    8ddc:	stmdals	r4, {r5, r7, r8, ip, sp, pc}
    8de0:			; <UNDEFINED> instruction: 0xf7fbb108
    8de4:	strtmi	lr, [r8], -r6, asr #20
    8de8:	stmdb	r2!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8dec:	blmi	a1b698 <g_param_spec_ref@plt+0xa171f8>
    8df0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    8df4:	blls	162e64 <g_param_spec_ref@plt+0x15e9c4>
    8df8:			; <UNDEFINED> instruction: 0xf04f405a
    8dfc:	mrsle	r0, SPSR_svc
    8e00:	andlt	r4, r6, r0, lsr #12
    8e04:	ldrhhi	lr, [r0, #141]!	; 0x8d
    8e08:	ldrtmi	r9, [fp], -r4, lsl #28
    8e0c:	tstcs	r0, r2, lsr #20
    8e10:	ldmvs	r6!, {r1, r5, fp, lr}
    8e14:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    8e18:			; <UNDEFINED> instruction: 0xf7fb9600
    8e1c:	stmdals	r4, {r1, r2, r3, r6, r7, r9, fp, sp, lr, pc}
    8e20:	bicsle	r2, lr, r0, lsl #16
    8e24:			; <UNDEFINED> instruction: 0x4620e7df
    8e28:	ldmda	sl!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8e2c:	ldrdcc	pc, [r0], -r8
    8e30:	tstlt	fp, #5242880	; 0x500000
    8e34:	strtmi	r4, [r8], -r1, asr #12
    8e38:	svc	0x004af7fa
    8e3c:	ldmdami	r9, {r3, r4, r9, fp, lr}
    8e40:	smladls	r0, r0, r1, r2
    8e44:	stmdavs	r3!, {r1, r3, r4, r5, r6, sl, lr}^
    8e48:			; <UNDEFINED> instruction: 0xf7fb4478
    8e4c:	stmdals	r4, {r1, r2, r4, r5, r7, r9, fp, sp, lr, pc}
    8e50:	stmdacs	r0, {r2, r9, sl, lr}
    8e54:	strcs	sp, [r0], #-202	; 0xffffff36
    8e58:	b	2c6e4c <g_param_spec_ref@plt+0x2c29ac>
    8e5c:	cdpls	7, 0, cr14, cr4, cr6, {6}
    8e60:	bmi	45a754 <g_param_spec_ref@plt+0x4562b4>
    8e64:	ldmdami	r1, {r4, r8, sp}
    8e68:	ldrbtmi	r6, [sl], #-2230	; 0xfffff74a
    8e6c:			; <UNDEFINED> instruction: 0x96004478
    8e70:	b	fe8c6e64 <g_param_spec_ref@plt+0xfe8c29c4>
    8e74:	stmdacs	r0, {r2, fp, ip, pc}
    8e78:			; <UNDEFINED> instruction: 0xe7b4d1b3
    8e7c:	strbmi	r6, [r0], -r1, ror #17
    8e80:	ldmib	sl, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8e84:			; <UNDEFINED> instruction: 0xf7fbe7d6
    8e88:	svclt	0x0000e8ee
    8e8c:	andeq	sp, r1, r2, lsl #28
    8e90:	andeq	r0, r0, r4, asr r4
    8e94:	muleq	r1, ip, sp
    8e98:	ldrdeq	r7, [r0], -r8
    8e9c:	andeq	r6, r0, sl, ror r2
    8ea0:	andeq	r7, r0, r8, asr r2
    8ea4:	andeq	r6, r0, r8, asr #4
    8ea8:	andeq	r7, r0, lr, asr #4
    8eac:	andeq	r6, r0, r4, lsr #4
    8eb0:	addlt	fp, r3, r0, lsr r5
    8eb4:			; <UNDEFINED> instruction: 0x4605461c
    8eb8:			; <UNDEFINED> instruction: 0xf7ff9201
    8ebc:	strmi	pc, [r1], -r9, ror #29
    8ec0:			; <UNDEFINED> instruction: 0xf7fb4628
    8ec4:	bls	831f4 <g_param_spec_ref@plt+0x7ed54>
    8ec8:	andlt	r4, r3, r1, lsr #12
    8ecc:	ldrhtmi	lr, [r0], -sp
    8ed0:	svclt	0x0054f7ff
    8ed4:			; <UNDEFINED> instruction: 0x4604b510
    8ed8:	ldcl	7, cr15, [r8], #1000	; 0x3e8
    8edc:	strtmi	r4, [r0], -r1, lsl #12
    8ee0:	ldm	sl!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8ee4:			; <UNDEFINED> instruction: 0x4010e8bd
    8ee8:	mrclt	7, 1, APSR_nzcv, cr2, cr10, {7}
    8eec:			; <UNDEFINED> instruction: 0x4604b538
    8ef0:			; <UNDEFINED> instruction: 0xf7ffb318
    8ef4:	stmdavs	r3!, {r0, r2, r3, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    8ef8:	tstlt	r3, r1, lsl #12
    8efc:	addsmi	r6, r8, #1769472	; 0x1b0000
    8f00:	strtmi	sp, [r0], -r4
    8f04:	stmda	r8, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8f08:	cmnlt	r0, r5, lsl #12
    8f0c:	ldcl	7, cr15, [lr], {250}	; 0xfa
    8f10:	strtmi	r4, [r0], -r1, lsl #12
    8f14:	stmia	r0!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8f18:	b	8c6f0c <g_param_spec_ref@plt+0x8c2a6c>
    8f1c:	svclt	0x00181e05
    8f20:	strtmi	r2, [r8], -r1, lsl #10
    8f24:	bmi	2b840c <g_param_spec_ref@plt+0x2b3f6c>
    8f28:	stmdami	fp, {r1, r3, r8, fp, lr}
    8f2c:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    8f30:			; <UNDEFINED> instruction: 0xf7fa4478
    8f34:	qadd8mi	lr, r8, r0
    8f38:			; <UNDEFINED> instruction: 0x4605bd38
    8f3c:	stmdbmi	r8, {r0, r1, r2, r9, fp, lr}
    8f40:	ldrbtmi	r4, [sl], #-2056	; 0xfffff7f8
    8f44:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    8f48:	svc	0x0084f7fa
    8f4c:	ldclt	6, cr4, [r8, #-160]!	; 0xffffff60
    8f50:	strdeq	r7, [r0], -ip
    8f54:			; <UNDEFINED> instruction: 0x000072b2
    8f58:	andeq	r6, r0, r0, ror #2
    8f5c:	ldrdeq	r7, [r0], -r6
    8f60:	muleq	r0, ip, r2
    8f64:	andeq	r6, r0, sl, asr #2
    8f68:	blmi	91b7fc <g_param_spec_ref@plt+0x91735c>
    8f6c:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
    8f70:	ldmpl	r3, {r3, r7, ip, sp, pc}^
    8f74:	strbtmi	r4, [ip], -r5, lsl #12
    8f78:	ldmdavs	fp, {r1, r2, r3, r9, sl, lr}
    8f7c:			; <UNDEFINED> instruction: 0xf04f9307
    8f80:	movwcs	r0, #768	; 0x300
    8f84:	movwls	r6, #99	; 0x63
    8f88:	movwcc	lr, #10692	; 0x29c4
    8f8c:	movwcc	lr, #18884	; 0x49c4
    8f90:	mrc2	7, 3, pc, cr14, cr15, {7}
    8f94:	stmdavs	fp!, {r0, r2, r4, r8, r9, ip, sp, pc}
    8f98:	tstlt	r3, r1, lsl #12
    8f9c:	addsmi	r6, r8, #1769472	; 0x1b0000
    8fa0:	strtmi	sp, [r8], -r3
    8fa4:	svc	0x00f8f7fa
    8fa8:	ldrtmi	fp, [r1], -r0, asr #3
    8fac:	strtmi	r4, [r2], -r8, lsr #12
    8fb0:	mcr2	7, 7, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    8fb4:			; <UNDEFINED> instruction: 0xf7fa4620
    8fb8:			; <UNDEFINED> instruction: 0x4605ee10
    8fbc:			; <UNDEFINED> instruction: 0xf7fa4620
    8fc0:	bmi	404108 <g_param_spec_ref@plt+0x3ffc68>
    8fc4:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
    8fc8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    8fcc:	subsmi	r9, sl, r7, lsl #22
    8fd0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    8fd4:	strtmi	sp, [r8], -sp, lsl #2
    8fd8:	ldcllt	0, cr11, [r0, #-32]!	; 0xffffffe0
    8fdc:	strcs	r4, [r0, #-2313]	; 0xfffff6f7
    8fe0:	stmdami	sl, {r0, r3, r9, fp, lr}
    8fe4:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    8fe8:	ldrbtmi	r3, [r8], #-284	; 0xfffffee4
    8fec:	svc	0x0032f7fa
    8ff0:			; <UNDEFINED> instruction: 0xf7fbe7e4
    8ff4:	svclt	0x0000e838
    8ff8:	andeq	sp, r1, r0, lsr #24
    8ffc:	andeq	r0, r0, r4, asr r4
    9000:	andeq	sp, r1, r6, asr #23
    9004:	strdeq	r7, [r0], -ip
    9008:	andeq	r7, r0, r2, asr #2
    900c:	andeq	r6, r0, r6, lsr #1
    9010:	blmi	91b8a4 <g_param_spec_ref@plt+0x917404>
    9014:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
    9018:	ldmpl	r3, {r3, r7, ip, sp, pc}^
    901c:	strbtmi	r4, [ip], -r5, lsl #12
    9020:	ldmdavs	fp, {r1, r2, r3, r9, sl, lr}
    9024:			; <UNDEFINED> instruction: 0xf04f9307
    9028:	movwcs	r0, #768	; 0x300
    902c:	movwls	r6, #99	; 0x63
    9030:	movwcc	lr, #10692	; 0x29c4
    9034:	movwcc	lr, #18884	; 0x49c4
    9038:	mcr2	7, 1, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
    903c:	stmdavs	fp!, {r0, r2, r4, r8, r9, ip, sp, pc}
    9040:	tstlt	r3, r1, lsl #12
    9044:	addsmi	r6, r8, #1769472	; 0x1b0000
    9048:	strtmi	sp, [r8], -r3
    904c:	svc	0x00a4f7fa
    9050:	ldrtmi	fp, [r1], -r0, asr #3
    9054:	strtmi	r4, [r2], -r8, lsr #12
    9058:	mrc2	7, 4, pc, cr0, cr15, {7}
    905c:			; <UNDEFINED> instruction: 0xf7fa4620
    9060:			; <UNDEFINED> instruction: 0x4605ecfa
    9064:			; <UNDEFINED> instruction: 0xf7fa4620
    9068:	bmi	404060 <g_param_spec_ref@plt+0x3ffbc0>
    906c:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
    9070:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    9074:	subsmi	r9, sl, r7, lsl #22
    9078:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    907c:	strtmi	sp, [r8], -sp, lsl #2
    9080:	ldcllt	0, cr11, [r0, #-32]!	; 0xffffffe0
    9084:	strcs	r4, [r0, #-2313]	; 0xfffff6f7
    9088:	stmdami	sl, {r0, r3, r9, fp, lr}
    908c:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    9090:	ldrbtmi	r3, [r8], #-316	; 0xfffffec4
    9094:	mrc	7, 6, APSR_nzcv, cr14, cr10, {7}
    9098:			; <UNDEFINED> instruction: 0xf7fae7e4
    909c:	svclt	0x0000efe4
    90a0:	andeq	sp, r1, r8, ror fp
    90a4:	andeq	r0, r0, r4, asr r4
    90a8:	andeq	sp, r1, lr, lsl fp
    90ac:	andeq	r7, r0, r4, asr r1
    90b0:	muleq	r0, sl, r0
    90b4:	strdeq	r5, [r0], -lr
    90b8:	blmi	91b94c <g_param_spec_ref@plt+0x9174ac>
    90bc:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
    90c0:	ldmpl	r3, {r3, r7, ip, sp, pc}^
    90c4:	strbtmi	r4, [ip], -r5, lsl #12
    90c8:	ldmdavs	fp, {r1, r2, r3, r9, sl, lr}
    90cc:			; <UNDEFINED> instruction: 0xf04f9307
    90d0:	movwcs	r0, #768	; 0x300
    90d4:	movwls	r6, #99	; 0x63
    90d8:	movwcc	lr, #10692	; 0x29c4
    90dc:	movwcc	lr, #18884	; 0x49c4
    90e0:	ldc2l	7, cr15, [r6, #1020]	; 0x3fc
    90e4:	stmdavs	fp!, {r0, r2, r4, r8, r9, ip, sp, pc}
    90e8:	tstlt	r3, r1, lsl #12
    90ec:	addsmi	r6, r8, #1769472	; 0x1b0000
    90f0:	strtmi	sp, [r8], -r3
    90f4:	svc	0x0050f7fa
    90f8:	ldrtmi	fp, [r1], -r0, asr #3
    90fc:	strtmi	r4, [r2], -r8, lsr #12
    9100:	mrc2	7, 1, pc, cr12, cr15, {7}
    9104:			; <UNDEFINED> instruction: 0xf7fa4620
    9108:	strmi	lr, [r5], -r0, ror #30
    910c:			; <UNDEFINED> instruction: 0xf7fa4620
    9110:	bmi	403fb8 <g_param_spec_ref@plt+0x3ffb18>
    9114:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
    9118:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    911c:	subsmi	r9, sl, r7, lsl #22
    9120:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    9124:	strtmi	sp, [r8], -sp, lsl #2
    9128:	ldcllt	0, cr11, [r0, #-32]!	; 0xffffffe0
    912c:	strcs	r4, [r0, #-2313]	; 0xfffff6f7
    9130:	stmdami	sl, {r0, r3, r9, fp, lr}
    9134:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    9138:	ldrbtmi	r3, [r8], #-348	; 0xfffffea4
    913c:	mcr	7, 4, pc, cr10, cr10, {7}	; <UNPREDICTABLE>
    9140:			; <UNDEFINED> instruction: 0xf7fae7e4
    9144:	svclt	0x0000ef90
    9148:	ldrdeq	sp, [r1], -r0
    914c:	andeq	r0, r0, r4, asr r4
    9150:	andeq	sp, r1, r6, ror sl
    9154:	andeq	r7, r0, ip, lsr #1
    9158:	strdeq	r6, [r0], -r2
    915c:	andeq	r5, r0, r6, asr pc
    9160:	blmi	91b9f4 <g_param_spec_ref@plt+0x917554>
    9164:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
    9168:	ldmpl	r3, {r3, r7, ip, sp, pc}^
    916c:	strbtmi	r4, [ip], -r5, lsl #12
    9170:	ldmdavs	fp, {r1, r2, r3, r9, sl, lr}
    9174:			; <UNDEFINED> instruction: 0xf04f9307
    9178:	movwcs	r0, #768	; 0x300
    917c:	movwls	r6, #99	; 0x63
    9180:	movwcc	lr, #10692	; 0x29c4
    9184:	movwcc	lr, #18884	; 0x49c4
    9188:	stc2	7, cr15, [r2, #1020]	; 0x3fc
    918c:	stmdavs	fp!, {r0, r2, r4, r8, r9, ip, sp, pc}
    9190:	tstlt	r3, r1, lsl #12
    9194:	addsmi	r6, r8, #1769472	; 0x1b0000
    9198:	strtmi	sp, [r8], -r3
    919c:	mrc	7, 7, APSR_nzcv, cr12, cr10, {7}
    91a0:	ldrtmi	fp, [r1], -r0, asr #3
    91a4:	strtmi	r4, [r2], -r8, lsr #12
    91a8:	stc2l	7, cr15, [r8, #1020]!	; 0x3fc
    91ac:			; <UNDEFINED> instruction: 0xf7fa4620
    91b0:			; <UNDEFINED> instruction: 0x4605ec92
    91b4:			; <UNDEFINED> instruction: 0xf7fa4620
    91b8:	bmi	403f10 <g_param_spec_ref@plt+0x3ffa70>
    91bc:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
    91c0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    91c4:	subsmi	r9, sl, r7, lsl #22
    91c8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    91cc:	strtmi	sp, [r8], -sp, lsl #2
    91d0:	ldcllt	0, cr11, [r0, #-32]!	; 0xffffffe0
    91d4:	strcs	r4, [r0, #-2313]	; 0xfffff6f7
    91d8:	stmdami	sl, {r0, r3, r9, fp, lr}
    91dc:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    91e0:	ldrbtmi	r3, [r8], #-380	; 0xfffffe84
    91e4:	mrc	7, 1, APSR_nzcv, cr6, cr10, {7}
    91e8:			; <UNDEFINED> instruction: 0xf7fae7e4
    91ec:	svclt	0x0000ef3c
    91f0:	andeq	sp, r1, r8, lsr #20
    91f4:	andeq	r0, r0, r4, asr r4
    91f8:	andeq	sp, r1, lr, asr #19
    91fc:	andeq	r7, r0, r4
    9200:	andeq	r6, r0, sl, asr #30
    9204:	andeq	r5, r0, lr, lsr #29
    9208:	blmi	99baa4 <g_param_spec_ref@plt+0x997604>
    920c:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
    9210:	ldmpl	r3, {r1, r3, r7, ip, sp, pc}^
    9214:	strmi	sl, [r5], -r2, lsl #24
    9218:	ldmdavs	fp, {r1, r2, r3, r9, sl, lr}
    921c:			; <UNDEFINED> instruction: 0xf04f9309
    9220:	movwcs	r0, #768	; 0x300
    9224:	movwls	r6, #8291	; 0x2063
    9228:	movwcc	lr, #10692	; 0x29c4
    922c:	movwcc	lr, #18884	; 0x49c4
    9230:	stc2	7, cr15, [lr, #-1020]!	; 0xfffffc04
    9234:	stmdavs	fp!, {r0, r2, r5, r8, r9, ip, sp, pc}
    9238:	tstlt	r3, r1, lsl #12
    923c:	addsmi	r6, r8, #1769472	; 0x1b0000
    9240:	strtmi	sp, [r8], -r3
    9244:	mcr	7, 5, pc, cr8, cr10, {7}	; <UNPREDICTABLE>
    9248:			; <UNDEFINED> instruction: 0x4631b1d0
    924c:	strtmi	r4, [r2], -r8, lsr #12
    9250:	ldc2	7, cr15, [r4, #1020]	; 0x3fc
    9254:			; <UNDEFINED> instruction: 0xf7fb4620
    9258:			; <UNDEFINED> instruction: 0x460de83a
    925c:	strtmi	r9, [r0], -r1
    9260:	b	fffc7250 <g_param_spec_ref@plt+0xfffc2db0>
    9264:	blmi	3dbaac <g_param_spec_ref@plt+0x3d760c>
    9268:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    926c:	blls	2632dc <g_param_spec_ref@plt+0x25ee3c>
    9270:			; <UNDEFINED> instruction: 0xf04f405a
    9274:	tstle	r0, r0, lsl #6
    9278:	strtmi	r9, [r9], -r1, lsl #16
    927c:	ldcllt	0, cr11, [r0, #-40]!	; 0xffffffd8
    9280:	movwcs	r4, #2314	; 0x90a
    9284:	ldrmi	r4, [sp], -sl, lsl #20
    9288:	ldrbtmi	r4, [r9], #-2058	; 0xfffff7f6
    928c:	orrscc	r4, ip, sl, ror r4
    9290:	movwls	r4, #5240	; 0x1478
    9294:	ldcl	7, cr15, [lr, #1000]	; 0x3e8
    9298:			; <UNDEFINED> instruction: 0xf7fae7e1
    929c:	svclt	0x0000eee4
    92a0:	andeq	sp, r1, r0, lsl #19
    92a4:	andeq	r0, r0, r4, asr r4
    92a8:	andeq	sp, r1, r4, lsr #18
    92ac:	andeq	r6, r0, r6, asr pc
    92b0:	muleq	r0, ip, lr
    92b4:	andeq	r5, r0, r0, lsl #28
    92b8:	blmi	95bb50 <g_param_spec_ref@plt+0x9576b0>
    92bc:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
    92c0:	ldmpl	r3, {r3, r7, ip, sp, pc}^
    92c4:	strbtmi	r4, [ip], -r5, lsl #12
    92c8:	ldmdavs	fp, {r1, r2, r3, r9, sl, lr}
    92cc:			; <UNDEFINED> instruction: 0xf04f9307
    92d0:	movwcs	r0, #768	; 0x300
    92d4:	movwls	r6, #99	; 0x63
    92d8:	movwcc	lr, #10692	; 0x29c4
    92dc:	movwcc	lr, #18884	; 0x49c4
    92e0:	ldc2l	7, cr15, [r6], {255}	; 0xff
    92e4:	stmdavs	fp!, {r0, r2, r5, r8, r9, ip, sp, pc}
    92e8:	tstlt	r3, r1, lsl #12
    92ec:	addsmi	r6, r8, #1769472	; 0x1b0000
    92f0:	strtmi	sp, [r8], -r3
    92f4:	mrc	7, 2, APSR_nzcv, cr0, cr10, {7}
    92f8:			; <UNDEFINED> instruction: 0x4631b1d0
    92fc:	strtmi	r4, [r2], -r8, lsr #12
    9300:	ldc2	7, cr15, [ip, #-1020]!	; 0xfffffc04
    9304:			; <UNDEFINED> instruction: 0xf7fa4620
    9308:	strmi	lr, [r6], -r4, ror #27
    930c:	strtmi	r4, [r0], -sp, lsl #12
    9310:	b	fe9c7300 <g_param_spec_ref@plt+0xfe9c2e60>
    9314:	blmi	39bb58 <g_param_spec_ref@plt+0x3976b8>
    9318:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    931c:	blls	1e338c <g_param_spec_ref@plt+0x1deeec>
    9320:			; <UNDEFINED> instruction: 0xf04f405a
    9324:	mrsle	r0, SP_hyp
    9328:			; <UNDEFINED> instruction: 0x46294630
    932c:	ldcllt	0, cr11, [r0, #-32]!	; 0xffffffe0
    9330:	strcs	r4, [r0], -r9, lsl #18
    9334:	ldrtmi	r4, [r5], -r9, lsl #20
    9338:	ldrbtmi	r4, [r9], #-2057	; 0xfffff7f7
    933c:			; <UNDEFINED> instruction: 0x31bc447a
    9340:			; <UNDEFINED> instruction: 0xf7fa4478
    9344:	strb	lr, [r2, r8, lsl #27]!
    9348:	mcr	7, 4, pc, cr12, cr10, {7}	; <UNPREDICTABLE>
    934c:	ldrdeq	sp, [r1], -r0
    9350:	andeq	r0, r0, r4, asr r4
    9354:	andeq	sp, r1, r4, ror r8
    9358:	andeq	r6, r0, r6, lsr #29
    935c:	andeq	r6, r0, ip, ror #27
    9360:	andeq	r5, r0, r0, asr sp
    9364:	blmi	91bbf8 <g_param_spec_ref@plt+0x917758>
    9368:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
    936c:	ldmpl	r3, {r3, r7, ip, sp, pc}^
    9370:	strbtmi	r4, [ip], -r5, lsl #12
    9374:	ldmdavs	fp, {r1, r2, r3, r9, sl, lr}
    9378:			; <UNDEFINED> instruction: 0xf04f9307
    937c:	movwcs	r0, #768	; 0x300
    9380:	movwls	r6, #99	; 0x63
    9384:	movwcc	lr, #10692	; 0x29c4
    9388:	movwcc	lr, #18884	; 0x49c4
    938c:	stc2	7, cr15, [r0], {255}	; 0xff
    9390:	stmdavs	fp!, {r0, r2, r4, r8, r9, ip, sp, pc}
    9394:	tstlt	r3, r1, lsl #12
    9398:	addsmi	r6, r8, #1769472	; 0x1b0000
    939c:	strtmi	sp, [r8], -r3
    93a0:	ldcl	7, cr15, [sl, #1000]!	; 0x3e8
    93a4:	ldrtmi	fp, [r1], -r0, asr #3
    93a8:	strtmi	r4, [r2], -r8, lsr #12
    93ac:	stc2l	7, cr15, [r6], #1020	; 0x3fc
    93b0:			; <UNDEFINED> instruction: 0xf7fa4620
    93b4:	strmi	lr, [r5], -lr, asr #21
    93b8:			; <UNDEFINED> instruction: 0xf7fa4620
    93bc:	bmi	403d0c <g_param_spec_ref@plt+0x3ff86c>
    93c0:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
    93c4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    93c8:	subsmi	r9, sl, r7, lsl #22
    93cc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    93d0:	strtmi	sp, [r8], -sp, lsl #2
    93d4:	ldcllt	0, cr11, [r0, #-32]!	; 0xffffffe0
    93d8:	strcs	r4, [r0, #-2313]	; 0xfffff6f7
    93dc:	stmdami	sl, {r0, r3, r9, fp, lr}
    93e0:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    93e4:	ldrbtmi	r3, [r8], #-476	; 0xfffffe24
    93e8:	ldc	7, cr15, [r4, #-1000]!	; 0xfffffc18
    93ec:			; <UNDEFINED> instruction: 0xf7fae7e4
    93f0:	svclt	0x0000ee3a
    93f4:	andeq	sp, r1, r4, lsr #16
    93f8:	andeq	r0, r0, r4, asr r4
    93fc:	andeq	sp, r1, sl, asr #15
    9400:	andeq	r6, r0, r0, lsl #28
    9404:	andeq	r6, r0, r6, asr #26
    9408:	andeq	r5, r0, sl, lsr #25
    940c:	blmi	91bca0 <g_param_spec_ref@plt+0x917800>
    9410:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
    9414:	ldmpl	r3, {r3, r7, ip, sp, pc}^
    9418:	strbtmi	r4, [ip], -r5, lsl #12
    941c:	ldmdavs	fp, {r1, r2, r3, r9, sl, lr}
    9420:			; <UNDEFINED> instruction: 0xf04f9307
    9424:	movwcs	r0, #768	; 0x300
    9428:	movwls	r6, #99	; 0x63
    942c:	movwcc	lr, #10692	; 0x29c4
    9430:	movwcc	lr, #18884	; 0x49c4
    9434:	stc2	7, cr15, [ip], #-1020	; 0xfffffc04
    9438:	stmdavs	fp!, {r0, r2, r4, r8, r9, ip, sp, pc}
    943c:	tstlt	r3, r1, lsl #12
    9440:	addsmi	r6, r8, #1769472	; 0x1b0000
    9444:	strtmi	sp, [r8], -r3
    9448:	stc	7, cr15, [r6, #1000]!	; 0x3e8
    944c:	ldrtmi	fp, [r1], -r0, asr #3
    9450:	strtmi	r4, [r2], -r8, lsr #12
    9454:	ldc2	7, cr15, [r2], {255}	; 0xff
    9458:			; <UNDEFINED> instruction: 0xf7fa4620
    945c:			; <UNDEFINED> instruction: 0x4605ed1c
    9460:			; <UNDEFINED> instruction: 0xf7fa4620
    9464:	bmi	403c64 <g_param_spec_ref@plt+0x3ff7c4>
    9468:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
    946c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    9470:	subsmi	r9, sl, r7, lsl #22
    9474:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    9478:	strtmi	sp, [r8], -sp, lsl #2
    947c:	ldcllt	0, cr11, [r0, #-32]!	; 0xffffffe0
    9480:	strcs	r4, [r0, #-2313]	; 0xfffff6f7
    9484:	stmdami	sl, {r0, r3, r9, fp, lr}
    9488:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    948c:	ldrbtmi	r3, [r8], #-508	; 0xfffffe04
    9490:	stcl	7, cr15, [r0], #1000	; 0x3e8
    9494:			; <UNDEFINED> instruction: 0xf7fae7e4
    9498:	svclt	0x0000ede6
    949c:	andeq	sp, r1, ip, ror r7
    94a0:	andeq	r0, r0, r4, asr r4
    94a4:	andeq	sp, r1, r2, lsr #14
    94a8:	andeq	r6, r0, r8, asr sp
    94ac:	muleq	r0, lr, ip
    94b0:	andeq	r5, r0, r2, lsl #24
    94b4:	mvnsmi	lr, #737280	; 0xb4000
    94b8:	ldrmi	fp, [r0], r7, lsl #1
    94bc:	mcrls	6, 0, r4, cr14, cr15, {0}
    94c0:	strmi	r4, [ip], -r5, lsl #12
    94c4:	blx	fe5474ca <g_param_spec_ref@plt+0xfe54302a>
    94c8:			; <UNDEFINED> instruction: 0xf7fab110
    94cc:			; <UNDEFINED> instruction: 0x4604ec1c
    94d0:	ldmib	ip!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    94d4:	strtmi	r4, [r8], -r1, lsl #12
    94d8:			; <UNDEFINED> instruction: 0xf7fa9105
    94dc:			; <UNDEFINED> instruction: 0xf7faedbe
    94e0:	stmdbls	r5, {r1, r3, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}
    94e4:	strtmi	r4, [r8], -r1, lsl #13
    94e8:	ldc	7, cr15, [r6, #1000]!	; 0x3e8
    94ec:	strbmi	r4, [r9], -r2, lsr #12
    94f0:	andls	r4, r5, r3, asr #12
    94f4:	stcls	8, cr4, [r5], {11}
    94f8:			; <UNDEFINED> instruction: 0xf7fa4478
    94fc:			; <UNDEFINED> instruction: 0xf04fef70
    9500:	strdls	r3, [r0, -pc]
    9504:	stmdbmi	r8, {r8, r9, sp}
    9508:	ldrbtmi	r9, [r9], #-1538	; 0xfffff9fe
    950c:	strmi	r9, [r2], -r1, lsl #14
    9510:			; <UNDEFINED> instruction: 0xf7fa4620
    9514:			; <UNDEFINED> instruction: 0xb110eaf8
    9518:	stcl	7, cr15, [sl, #1000]	; 0x3e8
    951c:	andlt	r2, r7, r1
    9520:	mvnshi	lr, #12386304	; 0xbd0000
    9524:	andeq	r6, r0, r8, asr #24
    9528:	andeq	r6, r0, lr, lsr ip
    952c:	ldrbtmi	lr, [r0], sp, lsr #18
    9530:	ldrmi	fp, [r1], r7, lsl #1
    9534:	svcls	0x000f461e
    9538:	strmi	r4, [ip], -r5, lsl #12
    953c:	blx	1647542 <g_param_spec_ref@plt+0x16430a2>
    9540:			; <UNDEFINED> instruction: 0xf7fab110
    9544:	strmi	lr, [r4], -r0, ror #23
    9548:	stmib	r0, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    954c:	strtmi	r4, [r8], -r1, lsl #12
    9550:			; <UNDEFINED> instruction: 0xf7fa9105
    9554:			; <UNDEFINED> instruction: 0xf7faed82
    9558:	stmdbls	r5, {r1, r2, r3, r4, r5, r7, r8, sl, fp, sp, lr, pc}
    955c:	strtmi	r4, [r8], -r2, lsl #13
    9560:	ldcl	7, cr15, [sl, #-1000]!	; 0xfffffc18
    9564:			; <UNDEFINED> instruction: 0x464b4651
    9568:	strmi	r4, [r5], -r2, lsr #12
    956c:	ldrbtmi	r4, [r8], #-2058	; 0xfffff7f6
    9570:	svc	0x0034f7fa
    9574:			; <UNDEFINED> instruction: 0xf04f9b0e
    9578:	strdls	r3, [r0, -pc]
    957c:	movwls	r4, #10503	; 0x2907
    9580:	ldrbtmi	r2, [r9], #-768	; 0xfffffd00
    9584:	strls	r9, [r1], -r3, lsl #14
    9588:	strtmi	r4, [r8], -r2, lsl #12
    958c:	bl	ff84757c <g_param_spec_ref@plt+0xff8430dc>
    9590:	pop	{r0, r1, r2, ip, sp, pc}
    9594:	svclt	0x000086f0
    9598:	ldrdeq	r6, [r0], -r2
    959c:	andeq	r6, r0, r6, asr #23
    95a0:	addlt	fp, r3, r0, lsr r5
    95a4:	tstls	r1, r4, lsl #12
    95a8:	stcl	7, cr15, [r0], #-1000	; 0xfffffc18
    95ac:			; <UNDEFINED> instruction: 0xf7fa4605
    95b0:	strmi	lr, [r1], -lr, lsl #19
    95b4:			; <UNDEFINED> instruction: 0xf7fa4628
    95b8:	bls	84b00 <g_param_spec_ref@plt+0x80660>
    95bc:			; <UNDEFINED> instruction: 0xf7fa4621
    95c0:	tstlt	r0, r4, lsr #29
    95c4:	ldcl	7, cr15, [r4, #-1000]!	; 0xfffffc18
    95c8:	andlt	r2, r3, r1
    95cc:	svclt	0x0000bd30
    95d0:	mvnsmi	lr, #737280	; 0xb4000
    95d4:	strmi	fp, [r5], -r7, lsl #1
    95d8:			; <UNDEFINED> instruction: 0xf8dd460f
    95dc:			; <UNDEFINED> instruction: 0x46909038
    95e0:			; <UNDEFINED> instruction: 0xf7ff461e
    95e4:	vstrcs	d15, [r0, #-340]	; 0xfffffeac
    95e8:	stmdavs	fp!, {r2, r3, r4, r5, ip, lr, pc}
    95ec:	tstlt	r3, r1, lsl #12
    95f0:	addsmi	r6, r8, #1769472	; 0x1b0000
    95f4:	strtmi	sp, [r8], -r3
    95f8:	stcl	7, cr15, [lr], {250}	; 0xfa
    95fc:			; <UNDEFINED> instruction: 0x214cb390
    9600:			; <UNDEFINED> instruction: 0xf7fa4638
    9604:	strmi	lr, [r4], -lr, lsr #22
    9608:	rsbsle	r2, sp, r0, lsl #16
    960c:			; <UNDEFINED> instruction: 0xf7fa4640
    9610:	strmi	lr, [r4], -r4, ror #28
    9614:			; <UNDEFINED> instruction: 0xf0002800
    9618:	cmnlt	r6, r5, lsl #1
    961c:	svc	0x0002f7fa
    9620:			; <UNDEFINED> instruction: 0x46016833
    9624:	ldmdavs	fp, {r0, r1, r4, r8, ip, sp, pc}
    9628:	andle	r4, r6, r3, lsl #5
    962c:			; <UNDEFINED> instruction: 0xf7fa4630
    9630:			; <UNDEFINED> instruction: 0x4604ecb4
    9634:			; <UNDEFINED> instruction: 0xf0002800
    9638:			; <UNDEFINED> instruction: 0xf1b98082
    963c:	eorle	r0, r0, r0, lsl #30
    9640:	ldrdcc	pc, [r0], -r9
    9644:	stmdbmi	r3, {r0, r1, r3, r5, r6, r7, r8, ip, sp, pc}^
    9648:	bmi	10d2650 <g_param_spec_ref@plt+0x10ce1b0>
    964c:	ldrbtmi	r4, [r9], #-2115	; 0xfffff7bd
    9650:			; <UNDEFINED> instruction: 0xf501447a
    9654:	ldrbtmi	r7, [r8], #-398	; 0xfffffe72
    9658:	bl	fff47648 <g_param_spec_ref@plt+0xfff431a8>
    965c:	andlt	r4, r7, r0, lsr #12
    9660:	mvnshi	lr, #12386304	; 0xbd0000
    9664:	strcs	r4, [r0], #-2366	; 0xfffff6c2
    9668:	ldmdami	pc!, {r1, r2, r3, r4, r5, r9, fp, lr}	; <UNPREDICTABLE>
    966c:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    9670:	orrvc	pc, lr, r1, lsl #10
    9674:			; <UNDEFINED> instruction: 0xf7fa4478
    9678:	strtmi	lr, [r0], -lr, ror #23
    967c:	pop	{r0, r1, r2, ip, sp, pc}
    9680:			; <UNDEFINED> instruction: 0x464a83f0
    9684:			; <UNDEFINED> instruction: 0x46284639
    9688:	blx	164768c <g_param_spec_ref@plt+0x16431ec>
    968c:	subsle	r2, r4, r0, lsl #16
    9690:	strbmi	r4, [sl], -r1, asr #12
    9694:	cdp2	0, 4, cr15, cr4, cr4, {0}
    9698:	stmdacs	r0, {r7, r9, sl, lr}
    969c:	ldrtmi	sp, [r8], -sp, asr #32
    96a0:	bl	c47690 <g_param_spec_ref@plt+0xc431f0>
    96a4:			; <UNDEFINED> instruction: 0xf7fa9005
    96a8:			; <UNDEFINED> instruction: 0x4601e912
    96ac:	tstls	r4, r8, lsr #12
    96b0:	ldcl	7, cr15, [r2], {250}	; 0xfa
    96b4:	stc	7, cr15, [lr, #-1000]	; 0xfffffc18
    96b8:	strmi	r9, [r7], -r4, lsl #18
    96bc:			; <UNDEFINED> instruction: 0xf7fa4628
    96c0:	bls	1849f8 <g_param_spec_ref@plt+0x180558>
    96c4:			; <UNDEFINED> instruction: 0x46434639
    96c8:	stmdami	r8!, {r2, r9, sl, lr}
    96cc:			; <UNDEFINED> instruction: 0xf7fa4478
    96d0:			; <UNDEFINED> instruction: 0xf04fee86
    96d4:	strdls	r3, [r0, -pc]
    96d8:	stmdbmi	r5!, {r8, r9, sp}
    96dc:	andls	pc, r8, sp, asr #17
    96e0:			; <UNDEFINED> instruction: 0x96014479
    96e4:	strtmi	r4, [r0], -r2, lsl #12
    96e8:	b	3476d8 <g_param_spec_ref@plt+0x343238>
    96ec:	svclt	0x00142800
    96f0:	strcs	r2, [r0], #-1025	; 0xfffffbff
    96f4:			; <UNDEFINED> instruction: 0xf7fad001
    96f8:			; <UNDEFINED> instruction: 0x4640ecdc
    96fc:	ldcl	7, cr15, [r8], {250}	; 0xfa
    9700:	andlt	r4, r7, r0, lsr #12
    9704:	mvnshi	lr, #12386304	; 0xbd0000
    9708:	bmi	6dbb78 <g_param_spec_ref@plt+0x6d76d8>
    970c:	ldrbtmi	r4, [r9], #-2075	; 0xfffff7e5
    9710:			; <UNDEFINED> instruction: 0xf501447a
    9714:	ldrbtmi	r7, [r8], #-398	; 0xfffffe72
    9718:	bl	fe747708 <g_param_spec_ref@plt+0xfe743268>
    971c:	andlt	r4, r7, r0, lsr #12
    9720:	mvnshi	lr, #12386304	; 0xbd0000
    9724:	bmi	5dbb84 <g_param_spec_ref@plt+0x5d76e4>
    9728:	ldrbtmi	r4, [r9], #-2071	; 0xfffff7e9
    972c:			; <UNDEFINED> instruction: 0xf501447a
    9730:	ldrbtmi	r7, [r8], #-398	; 0xfffffe72
    9734:	bl	fe3c7724 <g_param_spec_ref@plt+0xfe3c3284>
    9738:	strcs	lr, [r0], #-1951	; 0xfffff861
    973c:	ldmdbmi	r3, {r0, r2, r3, r4, r7, r8, r9, sl, sp, lr, pc}
    9740:	ldmdami	r4, {r0, r1, r4, r9, fp, lr}
    9744:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    9748:	orrvc	pc, lr, r1, lsl #10
    974c:			; <UNDEFINED> instruction: 0xf7fa4478
    9750:	ldr	lr, [r2, r2, lsl #23]
    9754:	muleq	r0, r2, fp
    9758:	andeq	r5, r0, r0, lsl #22
    975c:	andeq	r5, r0, sl, lsr sl
    9760:	andeq	r6, r0, r4, ror fp
    9764:			; <UNDEFINED> instruction: 0x00006aba
    9768:	andeq	r5, r0, ip, lsl sl
    976c:	andeq	r6, r0, r4, ror sl
    9770:	andeq	r6, r0, r8, ror #20
    9774:	ldrdeq	r6, [r0], -r2
    9778:	andeq	r6, r0, ip, asr sl
    977c:	andeq	r5, r0, sl, ror r9
    9780:			; <UNDEFINED> instruction: 0x00006ab6
    9784:	andeq	r6, r0, r8, asr sl
    9788:	andeq	r5, r0, lr, asr r9
    978c:	muleq	r0, ip, sl
    9790:	andeq	r5, r0, r6, asr #20
    9794:	andeq	r5, r0, r4, asr #18
    9798:	mvnsmi	lr, #737280	; 0xb4000
    979c:	bmi	171b000 <g_param_spec_ref@plt+0x1716b60>
    97a0:	blmi	171b01c <g_param_spec_ref@plt+0x1716b7c>
    97a4:	ldrbtmi	fp, [sl], #-137	; 0xffffff77
    97a8:	ldmib	sp, {r2, r9, sl, lr}^
    97ac:			; <UNDEFINED> instruction: 0x460e8910
    97b0:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    97b4:			; <UNDEFINED> instruction: 0xf04f9307
    97b8:			; <UNDEFINED> instruction: 0xf7ff0300
    97bc:			; <UNDEFINED> instruction: 0x2c00fa69
    97c0:	stmdavs	r3!, {r5, r6, ip, lr, pc}
    97c4:	tstlt	r3, r1, lsl #12
    97c8:	addsmi	r6, r8, #1769472	; 0x1b0000
    97cc:	strtmi	sp, [r0], -r4
    97d0:	bl	ff8c77c0 <g_param_spec_ref@plt+0xff8c3320>
    97d4:	subsle	r2, r5, r0, lsl #16
    97d8:	ldrtmi	r2, [r0], -ip, asr #2
    97dc:	b	10477cc <g_param_spec_ref@plt+0x104332c>
    97e0:	rsble	r2, r6, r0, lsl #16
    97e4:			; <UNDEFINED> instruction: 0xf7fa4638
    97e8:	stmdacs	r0, {r3, r4, r5, r6, r8, sl, fp, sp, lr, pc}
    97ec:	cmnlt	r5, ip, rrx
    97f0:	mrc	7, 0, APSR_nzcv, cr8, cr10, {7}
    97f4:	strmi	r6, [r1], -fp, lsr #16
    97f8:	ldmdavs	fp, {r0, r1, r4, r8, ip, sp, pc}
    97fc:	andle	r4, r4, r3, lsl #5
    9800:			; <UNDEFINED> instruction: 0xf7fa4628
    9804:	stmdacs	r0, {r1, r3, r6, r7, r8, r9, fp, sp, lr, pc}
    9808:	bge	1bd9b4 <g_param_spec_ref@plt+0x1b9514>
    980c:			; <UNDEFINED> instruction: 0x46204631
    9810:			; <UNDEFINED> instruction: 0xf7ff9204
    9814:	bls	147e68 <g_param_spec_ref@plt+0x1439c8>
    9818:	stmdacs	r0, {r0, r1, r9, sl, lr}
    981c:			; <UNDEFINED> instruction: 0x4639d073
    9820:	ldc2l	0, cr15, [lr, #-16]!
    9824:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    9828:	ldrtmi	sp, [r0], -r4, rrx
    982c:	b	1ac781c <g_param_spec_ref@plt+0x1ac337c>
    9830:			; <UNDEFINED> instruction: 0xf7fa9005
    9834:	strmi	lr, [r1], -ip, asr #16
    9838:	tstls	r4, r0, lsr #12
    983c:	stc	7, cr15, [ip], {250}	; 0xfa
    9840:	mcrr	7, 15, pc, r8, cr10	; <UNPREDICTABLE>
    9844:	strmi	r9, [r6], -r4, lsl #18
    9848:			; <UNDEFINED> instruction: 0xf7fa4620
    984c:	bls	18486c <g_param_spec_ref@plt+0x1803cc>
    9850:			; <UNDEFINED> instruction: 0x463b4631
    9854:	ldmdami	r0!, {r2, r9, sl, lr}
    9858:			; <UNDEFINED> instruction: 0xf7fa4478
    985c:			; <UNDEFINED> instruction: 0xf04fedc0
    9860:	strdls	r3, [r0, -pc]
    9864:	pushmi	{r8, r9, sp}
    9868:	andls	pc, ip, sp, asr #17
    986c:			; <UNDEFINED> instruction: 0xf8cd4479
    9870:	strls	r8, [r1, #-8]
    9874:	strtmi	r4, [r0], -r2, lsl #12
    9878:	b	1ac7868 <g_param_spec_ref@plt+0x1ac33c8>
    987c:			; <UNDEFINED> instruction: 0xf7fa4638
    9880:	and	lr, r9, r8, lsl ip
    9884:	bmi	9dbd24 <g_param_spec_ref@plt+0x9d7884>
    9888:	ldrbtmi	r4, [r9], #-2087	; 0xfffff7d9
    988c:			; <UNDEFINED> instruction: 0xf501447a
    9890:	ldrbtmi	r7, [r8], #-406	; 0xfffffe6a
    9894:	b	ff7c7884 <g_param_spec_ref@plt+0xff7c33e4>
    9898:	blmi	79c130 <g_param_spec_ref@plt+0x797c90>
    989c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    98a0:	blls	1e3910 <g_param_spec_ref@plt+0x1df470>
    98a4:			; <UNDEFINED> instruction: 0xf04f405a
    98a8:			; <UNDEFINED> instruction: 0xd12e0300
    98ac:	pop	{r0, r3, ip, sp, pc}
    98b0:	ldmdbmi	pc, {r4, r5, r6, r7, r8, r9, pc}	; <UNPREDICTABLE>
    98b4:	stmdami	r0!, {r0, r1, r2, r3, r4, r9, fp, lr}
    98b8:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    98bc:	orrsvc	pc, r6, r1, lsl #10
    98c0:			; <UNDEFINED> instruction: 0xf7fa4478
    98c4:	strb	lr, [r7, r8, asr #21]!
    98c8:	bmi	75bd40 <g_param_spec_ref@plt+0x7578a0>
    98cc:	ldrbtmi	r4, [r9], #-2077	; 0xfffff7e3
    98d0:			; <UNDEFINED> instruction: 0xf501447a
    98d4:	ldrbtmi	r7, [r8], #-406	; 0xfffffe6a
    98d8:	b	fef478c8 <g_param_spec_ref@plt+0xfef43428>
    98dc:	ldmdbmi	sl, {r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    98e0:	ldmdami	fp, {r1, r3, r4, r9, fp, lr}
    98e4:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    98e8:	orrsvc	pc, r6, r1, lsl #10
    98ec:			; <UNDEFINED> instruction: 0xf7fa4478
    98f0:			; <UNDEFINED> instruction: 0xe7d1eab2
    98f4:	strmi	r9, [r3], -r6, lsl #26
    98f8:	strbmi	r4, [r1], -sl, asr #12
    98fc:	strls	r4, [r0, #-1568]	; 0xfffff9e0
    9900:	b	1dc78f0 <g_param_spec_ref@plt+0x1dc3450>
    9904:	stcls	7, cr14, [r6, #-800]	; 0xfffffce0
    9908:			; <UNDEFINED> instruction: 0xf7fae7f6
    990c:	svclt	0x0000ebac
    9910:	andeq	sp, r1, r6, ror #7
    9914:	andeq	r0, r0, r4, asr r4
    9918:	andeq	r6, r0, r8, ror #17
    991c:	ldrdeq	r6, [r0], -ip
    9920:	andeq	r6, r0, r6, asr r9
    9924:	muleq	r0, ip, r8
    9928:	strdeq	r5, [r0], -lr
    992c:	strdeq	sp, [r1], -r0
    9930:	andeq	r6, r0, r8, lsr #18
    9934:			; <UNDEFINED> instruction: 0x000068b2
    9938:	ldrdeq	r5, [r0], -r0
    993c:	andeq	r6, r0, r2, lsl r9
    9940:			; <UNDEFINED> instruction: 0x000068b4
    9944:			; <UNDEFINED> instruction: 0x000057ba
    9948:	strdeq	r6, [r0], -ip
    994c:	andeq	r5, r0, r6, lsr #17
    9950:	andeq	r5, r0, r4, lsr #15
    9954:	addlt	fp, r3, r0, lsr r5
    9958:	tstls	r1, r4, lsl #12
    995c:	b	fe1c794c <g_param_spec_ref@plt+0xfe1c34ac>
    9960:			; <UNDEFINED> instruction: 0xf7f94605
    9964:			; <UNDEFINED> instruction: 0x4601efb4
    9968:			; <UNDEFINED> instruction: 0xf7fa4628
    996c:			; <UNDEFINED> instruction: 0x4621eb76
    9970:			; <UNDEFINED> instruction: 0xf7fa9a01
    9974:	stmdacs	r0, {r1, r3, r6, r7, sl, fp, sp, lr, pc}
    9978:	strcs	fp, [r1], #-3860	; 0xfffff0ec
    997c:	andle	r2, r1, r0, lsl #8
    9980:	bl	fe5c7970 <g_param_spec_ref@plt+0xfe5c34d0>
    9984:	andlt	r4, r3, r0, lsr #12
    9988:	svclt	0x0000bd30
    998c:			; <UNDEFINED> instruction: 0x4614b530
    9990:	addlt	r4, r5, r8, lsl sl
    9994:			; <UNDEFINED> instruction: 0x46084b18
    9998:	stmdbge	r2, {r1, r3, r4, r5, r6, sl, lr}
    999c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    99a0:			; <UNDEFINED> instruction: 0xf04f9303
    99a4:	movwcs	r0, #768	; 0x300
    99a8:			; <UNDEFINED> instruction: 0xf7ff9302
    99ac:	ldrdlt	pc, [r0, r3]
    99b0:	stmdals	r2, {r2, r4, r6, r7, r8, fp, ip, sp, pc}
    99b4:			; <UNDEFINED> instruction: 0xf7fab108
    99b8:	bmi	444b30 <g_param_spec_ref@plt+0x440690>
    99bc:	ldrbtmi	r4, [sl], #-2830	; 0xfffff4f2
    99c0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    99c4:	subsmi	r9, sl, r3, lsl #22
    99c8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    99cc:	andlt	sp, r5, r0, lsl r1
    99d0:	stmdals	r2, {r4, r5, r8, sl, fp, ip, sp, pc}
    99d4:	bmi	291e1c <g_param_spec_ref@plt+0x28d97c>
    99d8:	stmvs	r5, {r0, r1, r5, r6, fp, sp, lr}
    99dc:	stmdami	r9, {r1, r3, r4, r5, r6, sl, lr}
    99e0:	ldrbtmi	r9, [r8], #-1280	; 0xfffffb00
    99e4:	stcl	7, cr15, [r8], #1000	; 0x3e8
    99e8:			; <UNDEFINED> instruction: 0xf7f94620
    99ec:	strb	lr, [r0, sl, ror #30]!
    99f0:	bl	e479e0 <g_param_spec_ref@plt+0xe43540>
    99f4:	strdeq	sp, [r1], -r4
    99f8:	andeq	r0, r0, r4, asr r4
    99fc:	andeq	sp, r1, lr, asr #3
    9a00:			; <UNDEFINED> instruction: 0x000067bc
    9a04:	andeq	r5, r0, lr, lsr #13
    9a08:			; <UNDEFINED> instruction: 0x4604b5f0
    9a0c:	ldrmi	fp, [r6], -r3, lsl #1
    9a10:			; <UNDEFINED> instruction: 0xf7ff461f
    9a14:	teqlt	ip, #999424	; 0xf4000	; <UNPREDICTABLE>
    9a18:	strmi	r6, [r1], -r3, lsr #16
    9a1c:	ldmdavs	fp, {r0, r1, r4, r8, ip, sp, pc}
    9a20:	mulle	r3, r8, r2
    9a24:			; <UNDEFINED> instruction: 0xf7fa4620
    9a28:	strhlt	lr, [r8, #168]!	; 0xa8
    9a2c:	eorsle	r2, r5, r0, lsl #28
    9a30:	ldrtmi	r2, [r8], -ip, asr #2
    9a34:	ldmdb	r4, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9a38:			; <UNDEFINED> instruction: 0xf7ffb318
    9a3c:	strmi	pc, [r1], -r9, lsr #18
    9a40:			; <UNDEFINED> instruction: 0xf7fa4620
    9a44:			; <UNDEFINED> instruction: 0x4c1ceb0a
    9a48:			; <UNDEFINED> instruction: 0x4605447c
    9a4c:			; <UNDEFINED> instruction: 0xf7fa4638
    9a50:	ldrtmi	lr, [r2], -r8, lsr #26
    9a54:	strls	r4, [r0], #-1593	; 0xfffff9c7
    9a58:	strtmi	r4, [r8], -r3, lsl #12
    9a5c:	movwcs	r9, #769	; 0x301
    9a60:	mrc2	7, 4, pc, cr10, cr15, {7}
    9a64:	ldcllt	0, cr11, [r0, #12]!
    9a68:	bmi	55bec0 <g_param_spec_ref@plt+0x557a20>
    9a6c:	ldrbtmi	r4, [r9], #-2069	; 0xfffff7eb
    9a70:			; <UNDEFINED> instruction: 0xf501447a
    9a74:	ldrbtmi	r7, [r8], #-418	; 0xfffffe5e
    9a78:	pop	{r0, r1, ip, sp, pc}
    9a7c:			; <UNDEFINED> instruction: 0xf7fa40f0
    9a80:	ldmdbmi	r1, {r0, r1, r2, r5, r6, r7, r8, fp, ip, sp, pc}
    9a84:	ldmdami	r2, {r0, r4, r9, fp, lr}
    9a88:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    9a8c:			; <UNDEFINED> instruction: 0x71a2f501
    9a90:	andlt	r4, r3, r8, ror r4
    9a94:	ldrhtmi	lr, [r0], #141	; 0x8d
    9a98:	ldmiblt	sl, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9a9c:	bmi	39bed8 <g_param_spec_ref@plt+0x397a38>
    9aa0:	ldrbtmi	r4, [r9], #-2062	; 0xfffff7f2
    9aa4:			; <UNDEFINED> instruction: 0xf501447a
    9aa8:	ldrbtmi	r7, [r8], #-418	; 0xfffffe5e
    9aac:	pop	{r0, r1, ip, sp, pc}
    9ab0:			; <UNDEFINED> instruction: 0xf7fa40f0
    9ab4:	svclt	0x0000b9cd
    9ab8:			; <UNDEFINED> instruction: 0xffffff41
    9abc:	andeq	r6, r0, r2, ror r7
    9ac0:	andeq	r6, r0, r8, asr #14
    9ac4:	andeq	r5, r0, sl, lsl r6
    9ac8:	andeq	r6, r0, r8, asr r7
    9acc:	andeq	r6, r0, r2, ror #13
    9ad0:	andeq	r5, r0, r0, lsl #12
    9ad4:	andeq	r6, r0, lr, lsr r7
    9ad8:	andeq	r6, r0, ip, lsr #14
    9adc:	andeq	r5, r0, r6, ror #11
    9ae0:			; <UNDEFINED> instruction: 0x4614b570
    9ae4:	strmi	r4, [r6], -sp, lsl #12
    9ae8:			; <UNDEFINED> instruction: 0xf90cf7fb
    9aec:	ldrtmi	r4, [r0], -r1, lsl #12
    9af0:	b	fecc7ae0 <g_param_spec_ref@plt+0xfecc3640>
    9af4:	strtmi	r6, [r9], -r2, ror #17
    9af8:	blx	1547af2 <g_param_spec_ref@plt+0x1543652>
    9afc:	stmib	r4, {r0, r8, r9, sp}^
    9b00:	stmdavs	r0!, {r0, ip, sp}
    9b04:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    9b08:	svclt	0x0028f7f9
    9b0c:	svcmi	0x00f0e92d
    9b10:	ldcmi	0, cr11, [r8, #668]	; 0x29c
    9b14:	blmi	fe612b1c <g_param_spec_ref@plt+0xfe60e67c>
    9b18:	ldrbtmi	r4, [sp], #-1542	; 0xfffff9fa
    9b1c:	andls	r9, r6, #-1073741823	; 0xc0000001
    9b20:	stmiapl	fp!, {r0, r5, r9, sl, lr}^
    9b24:	ldmdage	r1, {r4, r6, r9, sp}
    9b28:	ldmdavs	fp, {r1, r2, r6, r8, sl, sp}
    9b2c:			; <UNDEFINED> instruction: 0xf04f9325
    9b30:	stmib	sp, {r8, r9}^
    9b34:	strls	r4, [sl], #-1032	; 0xfffffbf8
    9b38:	svc	0x00d2f7f9
    9b3c:			; <UNDEFINED> instruction: 0xf10d488f
    9b40:	stmibmi	pc, {r5, fp}	; <UNPREDICTABLE>
    9b44:	andsls	r4, r0, r8, ror r4
    9b48:	ldrbtmi	r4, [r9], #-2190	; 0xfffff772
    9b4c:	blmi	fe3dc58c <g_param_spec_ref@plt+0xfe3d80ec>
    9b50:	ldrbtmi	r4, [sl], #-1144	; 0xfffffb88
    9b54:	ldrbtmi	r9, [fp], #-277	; 0xfffffeeb
    9b58:	tstls	ip, #1879048193	; 0x70000001
    9b5c:			; <UNDEFINED> instruction: 0xf88dab09
    9b60:	tstls	r4, #68	; 0x44
    9b64:	tstls	fp, #10240	; 0x2800
    9b68:	bl	1a47b58 <g_param_spec_ref@plt+0x1a436b8>
    9b6c:			; <UNDEFINED> instruction: 0x4622a910
    9b70:			; <UNDEFINED> instruction: 0xf7f94605
    9b74:	bge	1c5b54 <g_param_spec_ref@plt+0x1c16b4>
    9b78:	strtmi	sl, [r8], -r7, lsl #18
    9b7c:			; <UNDEFINED> instruction: 0xf7fa4643
    9b80:	stmdacs	r0, {r1, r2, r3, r4, r5, r8, fp, sp, lr, pc}
    9b84:	sbchi	pc, r3, r0
    9b88:	blcs	707ac <g_param_spec_ref@plt+0x6c30c>
    9b8c:	adcshi	pc, r4, r0, asr #6
    9b90:	strbmi	r9, [r3], -r6, lsl #18
    9b94:	ldrtmi	r4, [r0], -r2, lsr #12
    9b98:	ldrdge	pc, [r4], -r1
    9b9c:			; <UNDEFINED> instruction: 0xf7fb4651
    9ba0:			; <UNDEFINED> instruction: 0x4607fd1b
    9ba4:			; <UNDEFINED> instruction: 0xf0002800
    9ba8:			; <UNDEFINED> instruction: 0xf7fd80b7
    9bac:	bls	2c94f8 <g_param_spec_ref@plt+0x2c5058>
    9bb0:	bcs	2dbcc <g_param_spec_ref@plt+0x2972c>
    9bb4:	addshi	pc, r4, r0
    9bb8:	strtmi	sl, [r2], -fp, lsl #22
    9bbc:			; <UNDEFINED> instruction: 0x46304651
    9bc0:	strls	r9, [fp], #-771	; 0xfffffcfd
    9bc4:	stc2	7, cr15, [r8, #-1004]	; 0xfffffc14
    9bc8:	andls	r9, r4, r3, lsl #22
    9bcc:			; <UNDEFINED> instruction: 0xf0002800
    9bd0:	stmdbls	r4, {r0, r1, r2, r3, r5, r7, pc}
    9bd4:	ldrtmi	r4, [r0], -r2, lsr #12
    9bd8:	ldc2l	7, cr15, [r4, #1004]	; 0x3ec
    9bdc:	stmdacs	r0, {r0, r7, r9, sl, lr}
    9be0:	adcshi	pc, r7, r0
    9be4:	stmdavs	r0, {r0, r5, r9, sl, lr}^
    9be8:	ldmib	r2!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9bec:	ldrdcc	pc, [r4], -r9
    9bf0:	blcc	6004 <g_param_spec_ref@plt+0x1b64>
    9bf4:			; <UNDEFINED> instruction: 0xb1bb4604
    9bf8:	ldrdcs	pc, [r0], -r9
    9bfc:	eorcs	pc, fp, r2, asr r8	; <UNPREDICTABLE>
    9c00:	andls	r4, r3, #16, 12	; 0x1000000
    9c04:	ldc2l	7, cr15, [r4, #-1012]!	; 0xfffffc0c
    9c08:	strmi	r9, [r1], -r3, lsl #20
    9c0c:	tstls	r3, r0, lsl r6
    9c10:	mrc2	7, 0, pc, cr14, cr13, {7}
    9c14:	blx	1ac5c2a <g_param_spec_ref@plt+0x1ac178a>
    9c18:	stmdbls	r3, {r3, r4, r8, ip, sp, pc}
    9c1c:			; <UNDEFINED> instruction: 0xf7f94620
    9c20:			; <UNDEFINED> instruction: 0xf1bbefe8
    9c24:	rscle	r0, r7, #1024	; 0x400
    9c28:			; <UNDEFINED> instruction: 0x46204651
    9c2c:	svc	0x00e0f7f9
    9c30:	strmi	r2, [r8], -r0, lsl #2
    9c34:	svc	0x00acf7f9
    9c38:	movwcs	r4, #2645	; 0xa55
    9c3c:	eorshi	pc, ip, sp, asr #17
    9c40:	andls	r4, r0, #2046820352	; 0x7a000000
    9c44:			; <UNDEFINED> instruction: 0x4601461a
    9c48:			; <UNDEFINED> instruction: 0x460e4630
    9c4c:	tstls	r1, ip, lsl #18
    9c50:	stmib	sp, {r0, r5, r9, sl, lr}^
    9c54:			; <UNDEFINED> instruction: 0xf7fc630c
    9c58:	blls	3883ac <g_param_spec_ref@plt+0x383f0c>
    9c5c:	rsble	r2, r3, r0, lsl #22
    9c60:			; <UNDEFINED> instruction: 0xf8dd980b
    9c64:	tstlt	r8, r8, lsr r0
    9c68:	bl	c7c58 <g_param_spec_ref@plt+0xc37b8>
    9c6c:			; <UNDEFINED> instruction: 0x4630b116
    9c70:	b	fed47c60 <g_param_spec_ref@plt+0xfed437c0>
    9c74:			; <UNDEFINED> instruction: 0x4620b114
    9c78:	bl	447c68 <g_param_spec_ref@plt+0x4437c8>
    9c7c:			; <UNDEFINED> instruction: 0xf7fa4648
    9c80:	stmdals	r4, {r1, r2, r3, r8, r9, fp, sp, lr, pc}
    9c84:	mrc	7, 5, APSR_nzcv, cr0, cr9, {7}
    9c88:			; <UNDEFINED> instruction: 0xf1b89808
    9c8c:	teqle	r1, r0, lsl #30
    9c90:	mrrc2	0, 0, pc, r2, cr3	; <UNPREDICTABLE>
    9c94:	stmdals	r5, {r5, r8, ip, sp, pc}
    9c98:	blx	8c5cae <g_param_spec_ref@plt+0x8c180e>
    9c9c:	cmple	r3, r0, lsl #16
    9ca0:	stmvs	r1, {r3, fp, ip, pc}
    9ca4:	ldmdami	fp!, {r0, sl, sp}
    9ca8:			; <UNDEFINED> instruction: 0xf7f94478
    9cac:	stmdals	r8, {r8, r9, sl, fp, sp, lr, pc}
    9cb0:			; <UNDEFINED> instruction: 0xf7fab108
    9cb4:			; <UNDEFINED> instruction: 0x4638eade
    9cb8:	mrc	7, 4, APSR_nzcv, cr6, cr9, {7}
    9cbc:			; <UNDEFINED> instruction: 0x4628b115
    9cc0:	mrc	7, 3, APSR_nzcv, cr4, cr9, {7}
    9cc4:	blmi	b1c59c <g_param_spec_ref@plt+0xb180fc>
    9cc8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    9ccc:	blls	963d3c <g_param_spec_ref@plt+0x95f89c>
    9cd0:			; <UNDEFINED> instruction: 0xf04f405a
    9cd4:	mrsle	r0, (UNDEF: 122)
    9cd8:	eorlt	r4, r7, r0, lsr #12
    9cdc:	svchi	0x00f0e8bd
    9ce0:	ldrmi	r4, [r1], -r3, asr #12
    9ce4:			; <UNDEFINED> instruction: 0xf7fd4638
    9ce8:	pkhbtmi	pc, r0, r7, lsl #22	; <UNPREDICTABLE>
    9cec:			; <UNDEFINED> instruction: 0xf1b89808
    9cf0:	sbcle	r0, sp, r0, lsl #30
    9cf4:	ldrb	r2, [fp, r0, lsl #8]
    9cf8:	ldrbtmi	r4, [r8], #-2088	; 0xfffff7d8
    9cfc:			; <UNDEFINED> instruction: 0xf998f002
    9d00:	stmdals	r8, {r2, r9, sl, lr}
    9d04:	sbcsle	r2, r9, r0, lsl #16
    9d08:	b	fecc7cf8 <g_param_spec_ref@plt+0xfecc3858>
    9d0c:	stmdals	r8, {r1, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    9d10:			; <UNDEFINED> instruction: 0xf94ef002
    9d14:	ldrb	r4, [r4, r4, lsl #12]!
    9d18:	strcs	r9, [r1], #-2824	; 0xfffff4f8
    9d1c:	ldmvs	r9, {r5, fp, lr}
    9d20:			; <UNDEFINED> instruction: 0xf7f94478
    9d24:	strb	lr, [ip, r4, asr #29]!
    9d28:			; <UNDEFINED> instruction: 0xf7fa4630
    9d2c:	ldr	lr, [r7, r8, lsl #22]
    9d30:	ldmdami	ip, {r0, r1, r3, r8, r9, fp, ip, pc}
    9d34:	ldrbtmi	r6, [r8], #-2201	; 0xfffff767
    9d38:	mrc	7, 5, APSR_nzcv, cr8, cr9, {7}
    9d3c:	tstlt	r8, fp, lsl #16
    9d40:	b	fe5c7d30 <g_param_spec_ref@plt+0xfe5c3890>
    9d44:	ldrb	r9, [r5, r8, lsl #16]
    9d48:	streq	lr, [r8], #-2525	; 0xfffff623
    9d4c:	adcle	r2, pc, r0, lsl #24
    9d50:	blls	303bf4 <g_param_spec_ref@plt+0x2ff754>
    9d54:	ldmvs	r9, {r2, r4, fp, lr}
    9d58:			; <UNDEFINED> instruction: 0xf7f94478
    9d5c:	stmdals	fp, {r3, r5, r7, r9, sl, fp, sp, lr, pc}
    9d60:			; <UNDEFINED> instruction: 0xf7fab108
    9d64:	stmdals	r4, {r1, r2, r7, r9, fp, sp, lr, pc}
    9d68:	mrc	7, 1, APSR_nzcv, cr14, cr9, {7}
    9d6c:			; <UNDEFINED> instruction: 0xf7fae7ea
    9d70:	svclt	0x0000e97a
    9d74:	andeq	sp, r1, r2, ror r0
    9d78:	andeq	r0, r0, r4, asr r4
    9d7c:	strdeq	r6, [r0], -ip
    9d80:	andeq	r6, r0, r2, lsl #16
    9d84:	andeq	r6, r0, r4, asr r8
    9d88:	andeq	r6, r0, r2, lsr #16
    9d8c:	andeq	r6, r0, r6, lsr #16
    9d90:			; <UNDEFINED> instruction: 0xfffffe9d
    9d94:	andeq	r6, r0, r0, ror #14
    9d98:	andeq	ip, r1, r4, asr #29
    9d9c:	andeq	r6, r0, r6, asr #13
    9da0:	andeq	r6, r0, r0, asr #19
    9da4:	muleq	r0, r2, r6
    9da8:	muleq	r0, r0, r6
    9dac:	ldrbmi	lr, [r0, sp, lsr #18]!
    9db0:	strmi	fp, [r4], -r2, lsl #1
    9db4:			; <UNDEFINED> instruction: 0xffa6f7fa
    9db8:	eorsle	r4, r8, r4, lsl #5
    9dbc:			; <UNDEFINED> instruction: 0xf85af7fe
    9dc0:	eorsle	r4, r1, r4, lsl #5
    9dc4:			; <UNDEFINED> instruction: 0xf9e4f7fd
    9dc8:	eorsle	r4, r3, r4, lsl #5
    9dcc:	ldrbtmi	r4, [lr], #-3611	; 0xfffff1e5
    9dd0:			; <UNDEFINED> instruction: 0xf0044620
    9dd4:	stmdavs	r3, {r0, r1, r2, r4, r5, fp, ip, sp, lr, pc}^
    9dd8:	mvnslt	r4, r5, lsl #12
    9ddc:	ldrdhi	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    9de0:			; <UNDEFINED> instruction: 0xf8df2400
    9de4:	svcmi	0x00189060
    9de8:	ldrbtmi	r4, [r9], #1272	; 0x4f8
    9dec:	stmdavs	fp!, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
    9df0:	eorge	pc, r4, r3, asr r8	; <UNPREDICTABLE>
    9df4:	ldrbmi	r3, [r0], -r1, lsl #8
    9df8:	mcr	7, 5, pc, cr4, cr9, {7}	; <UNPREDICTABLE>
    9dfc:	ldrdcc	pc, [r8], -sl
    9e00:	ldrtmi	r4, [r2], -r1, asr #12
    9e04:			; <UNDEFINED> instruction: 0xf8da079b
    9e08:	svclt	0x00583004
    9e0c:	andls	r4, r0, r9, asr #12
    9e10:			; <UNDEFINED> instruction: 0xf7f94638
    9e14:	stmdavs	fp!, {r6, r7, r8, sl, fp, sp, lr, pc}^
    9e18:	stmiale	r8!, {r0, r1, r5, r7, r9, lr}^
    9e1c:	andlt	r4, r2, r8, lsr #12
    9e20:			; <UNDEFINED> instruction: 0x47f0e8bd
    9e24:	blt	e47e14 <g_param_spec_ref@plt+0xe43974>
    9e28:	ldrbtmi	r4, [lr], #-3592	; 0xfffff1f8
    9e2c:	mcrmi	7, 0, lr, cr8, cr0, {6}
    9e30:			; <UNDEFINED> instruction: 0xe7cd447e
    9e34:	ldrbtmi	r4, [lr], #-3591	; 0xfffff1f9
    9e38:	svclt	0x0000e7ca
    9e3c:	ldrdeq	r5, [r0], -lr
    9e40:	andeq	r6, r0, r4, asr #12
    9e44:	andeq	r6, r0, r6, asr #12
    9e48:	andeq	r6, r0, r8, asr #12
    9e4c:	andeq	r5, r0, lr, lsl #20
    9e50:	strdeq	r6, [r0], -r4
    9e54:	andeq	r7, r0, sl, lsr #8
    9e58:			; <UNDEFINED> instruction: 0x460eb570
    9e5c:	addlt	r4, r2, sp, lsl r9
    9e60:			; <UNDEFINED> instruction: 0x46044615
    9e64:			; <UNDEFINED> instruction: 0xf7fa4479
    9e68:	strdlt	lr, [r8, -r6]!
    9e6c:			; <UNDEFINED> instruction: 0x4620491a
    9e70:			; <UNDEFINED> instruction: 0xf7fa4479
    9e74:	ldmdblt	r0!, {r4, r5, r6, r7, r9, fp, sp, lr, pc}
    9e78:			; <UNDEFINED> instruction: 0xff44f7fa
    9e7c:	andcs	r4, r1, r3, lsl #12
    9e80:	andlt	r6, r2, r3, lsr r0
    9e84:	ldmdbmi	r5, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    9e88:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    9e8c:	b	ff8c7e7c <g_param_spec_ref@plt+0xff8c39dc>
    9e90:	ldmdbmi	r3, {r6, r7, r8, ip, sp, pc}
    9e94:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    9e98:	b	ff747e88 <g_param_spec_ref@plt+0xff7439e8>
    9e9c:			; <UNDEFINED> instruction: 0xf003b160
    9ea0:	blmi	448a14 <g_param_spec_ref@plt+0x444574>
    9ea4:	strls	r2, [r0], #-512	; 0xfffffe00
    9ea8:			; <UNDEFINED> instruction: 0x4601447b
    9eac:			; <UNDEFINED> instruction: 0xf7f94628
    9eb0:	strdcs	lr, [r0], -lr	; <UNPREDICTABLE>
    9eb4:	ldcllt	0, cr11, [r0, #-8]!
    9eb8:			; <UNDEFINED> instruction: 0xf96af7fd
    9ebc:	andcs	r4, r1, r3, lsl #12
    9ec0:			; <UNDEFINED> instruction: 0xe7de6033
    9ec4:			; <UNDEFINED> instruction: 0xffd6f7fd
    9ec8:	andcs	r4, r1, r3, lsl #12
    9ecc:	andlt	r6, r2, r3, lsr r0
    9ed0:	svclt	0x0000bd70
    9ed4:	andeq	r6, r0, r0, asr #11
    9ed8:	ldrdeq	r6, [r0], -r4
    9edc:	andeq	r5, r0, lr, lsr #19
    9ee0:	andeq	r7, r0, sl, asr #7
    9ee4:	andeq	r6, r0, r4, lsr #11
    9ee8:	strdlt	fp, [r3], r0
    9eec:	strmi	r4, [r7], -ip, lsl #12
    9ef0:			; <UNDEFINED> instruction: 0x461d4616
    9ef4:			; <UNDEFINED> instruction: 0xff06f7fa
    9ef8:	andsle	r4, r7, r0, lsr #5
    9efc:			; <UNDEFINED> instruction: 0xffbaf7fd
    9f00:	andle	r4, fp, r0, lsr #5
    9f04:			; <UNDEFINED> instruction: 0xf944f7fd
    9f08:	tstle	sl, r0, lsr #5
    9f0c:	ldrtmi	r4, [r1], -sl, lsr #12
    9f10:	andlt	r4, r3, r8, lsr r6
    9f14:	ldrhtmi	lr, [r0], #141	; 0x8d
    9f18:	ldcllt	7, cr15, [ip], #-1004	; 0xfffffc14
    9f1c:	ldrtmi	r4, [r1], -sl, lsr #12
    9f20:	andlt	r4, r3, r8, lsr r6
    9f24:	ldrhtmi	lr, [r0], #141	; 0x8d
    9f28:	blt	e47f1c <g_param_spec_ref@plt+0xe43a7c>
    9f2c:	mrc2	7, 5, pc, cr0, cr14, {7}
    9f30:	ldrtmi	r4, [r8], -r1, lsl #12
    9f34:	ldm	r0, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9f38:	pop	{r0, r1, ip, sp, pc}
    9f3c:			; <UNDEFINED> instruction: 0xf7f940f0
    9f40:			; <UNDEFINED> instruction: 0xf003be81
    9f44:	blmi	188970 <g_param_spec_ref@plt+0x1844d0>
    9f48:	strls	r2, [r0], -r0, lsl #4
    9f4c:			; <UNDEFINED> instruction: 0x4601447b
    9f50:			; <UNDEFINED> instruction: 0xf7f94628
    9f54:	andcs	lr, r0, ip, lsr #31
    9f58:	ldcllt	0, cr11, [r0, #12]!
    9f5c:	andeq	r6, r0, r4, lsl r5
    9f60:	svcmi	0x00f0e92d
    9f64:			; <UNDEFINED> instruction: 0xf8dfb0a9
    9f68:			; <UNDEFINED> instruction: 0xf04f44d4
    9f6c:			; <UNDEFINED> instruction: 0xf8df0a00
    9f70:	pkhtbmi	r3, r1, r0, asr #9
    9f74:	tstls	r7, ip, ror r4
    9f78:	ldrbmi	r9, [r1], -r6, lsl #4
    9f7c:	eorscs	r5, r4, #14876672	; 0xe30000
    9f80:	mcrge	8, 0, sl, cr8, cr10, {0}
    9f84:			; <UNDEFINED> instruction: 0x9327681b
    9f88:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    9f8c:	bge	2446c8 <g_param_spec_ref@plt+0x240228>
    9f90:	stc	7, cr15, [r6, #996]!	; 0x3e4
    9f94:	strteq	pc, [ip], #2271	; 0x8df
    9f98:	strtcs	pc, [ip], #2271	; 0x8df
    9f9c:			; <UNDEFINED> instruction: 0xf8df2164
    9fa0:	ldrbtmi	r3, [r8], #-1196	; 0xfffffb54
    9fa4:			; <UNDEFINED> instruction: 0xf88d447a
    9fa8:	ldrbtmi	r1, [fp], #-104	; 0xffffff98
    9fac:	tstls	lr, #-1879048191	; 0x90000001
    9fb0:	tstls	sp, #9216	; 0x2400
    9fb4:	stmdb	r2, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9fb8:	ldmdbge	r9, {r1, r4, r6, r9, sl, lr}
    9fbc:	ldrvc	pc, [r0], #2271	; 0x8df
    9fc0:			; <UNDEFINED> instruction: 0x4604447f
    9fc4:	stcl	7, cr15, [ip, #996]	; 0x3e4
    9fc8:	strne	pc, [r8], #2271	; 0x8df
    9fcc:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    9fd0:	mcr	7, 5, pc, cr12, cr9, {7}	; <UNPREDICTABLE>
    9fd4:	tstcs	r1, r0, lsr #12
    9fd8:	ldcl	7, cr15, [r8, #996]!	; 0x3e4
    9fdc:	stmdbge	r7, {r1, r2, r9, fp, sp, pc}
    9fe0:	ldrtmi	r4, [r3], -r0, lsr #12
    9fe4:	svc	0x000af7f9
    9fe8:			; <UNDEFINED> instruction: 0xf0002800
    9fec:	stcls	0, cr8, [r9, #-612]	; 0xfffffd9c
    9ff0:			; <UNDEFINED> instruction: 0x801cf8dd
    9ff4:	cmnle	r8, r0, lsl #26
    9ff8:	ldrtmi	r4, [r3], -r0, asr #12
    9ffc:	tstcs	r1, r3, lsl #4
    a000:			; <UNDEFINED> instruction: 0xff8af001
    a004:	stmdacs	r0, {r7, r9, sl, lr}
    a008:	blls	1be198 <g_param_spec_ref@plt+0x1b9cf8>
    a00c:			; <UNDEFINED> instruction: 0xf8df2202
    a010:			; <UNDEFINED> instruction: 0xf8d31448
    a014:	ldrbtmi	sl, [r9], #-4
    a018:	ldrbmi	r9, [r0], -fp, lsl #10
    a01c:	ldmda	lr!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a020:			; <UNDEFINED> instruction: 0xf7f94680
    a024:	stmdacs	r1, {r1, r2, r3, r6, r7, r8, sl, fp, sp, lr, pc}
    a028:	addshi	pc, r3, r0
    a02c:	cmnle	sp, r2, lsl #16
    a030:	ldrtmi	sl, [r2], -fp, lsl #18
    a034:	ldrdeq	pc, [r0], -r8
    a038:			; <UNDEFINED> instruction: 0xf7ff9104
    a03c:			; <UNDEFINED> instruction: 0xf8d8ff0d
    a040:			; <UNDEFINED> instruction: 0xf8c8a004
    a044:			; <UNDEFINED> instruction: 0xf8dd5004
    a048:	andls	fp, r3, ip, lsr #32
    a04c:			; <UNDEFINED> instruction: 0xf7fa4640
    a050:	ldmib	sp, {r1, r2, r4, r8, fp, sp, lr, pc}^
    a054:	blcs	16468 <g_param_spec_ref@plt+0x11fc8>
    a058:			; <UNDEFINED> instruction: 0x4658d039
    a05c:			; <UNDEFINED> instruction: 0xf0039103
    a060:	stmdbls	r3, {r0, r4, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    a064:			; <UNDEFINED> instruction: 0x460a4633
    a068:	pkhtbmi	r4, r0, r1, asr #12
    a06c:			; <UNDEFINED> instruction: 0xff36f003
    a070:	blls	1f6598 <g_param_spec_ref@plt+0x1f20f8>
    a074:			; <UNDEFINED> instruction: 0xf0002b02
    a078:	blcs	ea2b8 <g_param_spec_ref@plt+0xe5e18>
    a07c:	tsthi	pc, r0	; <UNPREDICTABLE>
    a080:			; <UNDEFINED> instruction: 0xf0002b04
    a084:	stmdals	r8, {r0, r1, r2, r4, r5, r8, pc}
    a088:			; <UNDEFINED> instruction: 0xff92f001
    a08c:	ldrbmi	r4, [r0], -r5, lsl #12
    a090:	bl	ff24807c <g_param_spec_ref@plt+0xff243bdc>
    a094:	tstlt	r8, r8, lsl #16
    a098:	stmia	sl!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a09c:	svceq	0x0000f1b8
    a0a0:	strbmi	sp, [r0], -r2
    a0a4:	ldm	sl!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a0a8:			; <UNDEFINED> instruction: 0x4620b114
    a0ac:	ldcl	7, cr15, [lr], #-996	; 0xfffffc1c
    a0b0:	blmi	ff8dcc60 <g_param_spec_ref@plt+0xff8d87c0>
    a0b4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    a0b8:	blls	9e4128 <g_param_spec_ref@plt+0x9dfc88>
    a0bc:			; <UNDEFINED> instruction: 0xf04f405a
    a0c0:			; <UNDEFINED> instruction: 0xf0400300
    a0c4:			; <UNDEFINED> instruction: 0x462881b8
    a0c8:	pop	{r0, r3, r5, ip, sp, pc}
    a0cc:			; <UNDEFINED> instruction: 0x46d08ff0
    a0d0:			; <UNDEFINED> instruction: 0xf0019808
    a0d4:	strmi	pc, [r5], -sp, ror #30
    a0d8:			; <UNDEFINED> instruction: 0xf7f94640
    a0dc:	stmdals	r8, {r2, r5, r7, r8, r9, fp, sp, lr, pc}
    a0e0:	rscle	r2, r1, r0, lsl #16
    a0e4:	stmia	r4, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a0e8:	stcge	7, cr14, [sl, #-888]	; 0xfffffc88
    a0ec:	ldrbmi	r2, [r1], -r1, lsl #4
    a0f0:	strtmi	r4, [fp], -r0, asr #12
    a0f4:			; <UNDEFINED> instruction: 0xf8cd9e06
    a0f8:			; <UNDEFINED> instruction: 0xf001a028
    a0fc:			; <UNDEFINED> instruction: 0xb3b8ff0d
    a100:	svceq	0x0001f1b8
    a104:			; <UNDEFINED> instruction: 0xf1b8d039
    a108:	svclt	0x00180f02
    a10c:			; <UNDEFINED> instruction: 0xf0004655
    a110:	stmdals	sl, {r0, r3, r6, r7, pc}
    a114:			; <UNDEFINED> instruction: 0xf7fab108
    a118:			; <UNDEFINED> instruction: 0xf04fe8ac
    a11c:	ldrb	r0, [fp, r0, lsl #16]
    a120:	stmdals	r8, {r7, r9, sl, lr}
    a124:			; <UNDEFINED> instruction: 0xff44f001
    a128:	ldrb	r4, [r5, r5, lsl #12]
    a12c:			; <UNDEFINED> instruction: 0xf994f003
    a130:	strtmi	r4, [sl], -fp, asr #23
    a134:	andge	pc, r0, sp, asr #17
    a138:			; <UNDEFINED> instruction: 0x4601447b
    a13c:			; <UNDEFINED> instruction: 0xf7f94630
    a140:			; <UNDEFINED> instruction: 0xf1b8eeb6
    a144:	sbcle	r0, r3, r0, lsl #30
    a148:	strtmi	r4, [r8], r0, asr #12
    a14c:	ldm	r6, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a150:			; <UNDEFINED> instruction: 0xf7fae7be
    a154:			; <UNDEFINED> instruction: 0xf8d8fdd7
    a158:	stmdbge	fp, {sp, pc}
    a15c:	andls	r9, fp, r3, lsl #2
    a160:			; <UNDEFINED> instruction: 0xf8c84683
    a164:	strbmi	r5, [r0], -r0
    a168:	stm	r8, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a16c:	ldrb	r9, [r4, -r3, lsl #18]!
    a170:			; <UNDEFINED> instruction: 0xf001980a
    a174:			; <UNDEFINED> instruction: 0x4605ff1d
    a178:			; <UNDEFINED> instruction: 0xf7fae7cb
    a17c:	ldrbmi	pc, [r5], -r3, asr #27	; <UNPREDICTABLE>
    a180:	mrc2	7, 0, pc, cr4, cr15, {7}
    a184:	mrc2	7, 3, pc, cr6, cr13, {7}
    a188:	mrc2	7, 0, pc, cr0, cr15, {7}
    a18c:			; <UNDEFINED> instruction: 0xf800f7fd
    a190:	mcr2	7, 0, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    a194:			; <UNDEFINED> instruction: 0xf7fee7bd
    a198:			; <UNDEFINED> instruction: 0x4601fd7b
    a19c:			; <UNDEFINED> instruction: 0xf7f94648
    a1a0:			; <UNDEFINED> instruction: 0xf7f9ef5c
    a1a4:	pkhtbmi	lr, r1, r2, asr #26
    a1a8:			; <UNDEFINED> instruction: 0xf43f2800
    a1ac:	blls	2f5f64 <g_param_spec_ref@plt+0x2f1ac4>
    a1b0:	bleq	c465ec <g_param_spec_ref@plt+0xc4214c>
    a1b4:			; <UNDEFINED> instruction: 0xf04f214c
    a1b8:	bge	48d1c0 <g_param_spec_ref@plt+0x488d20>
    a1bc:	andgt	pc, r4, fp, asr #17
    a1c0:	movwls	r4, #17944	; 0x4618
    a1c4:	eorsgt	pc, r0, sp, asr #17
    a1c8:			; <UNDEFINED> instruction: 0xcc02e9cb
    a1cc:			; <UNDEFINED> instruction: 0xcc04e9cb
    a1d0:	subgt	pc, r8, sp, asr #17
    a1d4:			; <UNDEFINED> instruction: 0xcc13e9cd
    a1d8:			; <UNDEFINED> instruction: 0xcc15e9cd
    a1dc:	subsgt	pc, ip, sp, asr #17
    a1e0:			; <UNDEFINED> instruction: 0xf7f99203
    a1e4:			; <UNDEFINED> instruction: 0x4602ef3a
    a1e8:	ldmvs	r1, {r3, r4, r6, r9, sl, lr}^
    a1ec:	svc	0x00e4f7f9
    a1f0:	stmdals	r3, {r6, r8, sp}
    a1f4:	svc	0x00e0f7f9
    a1f8:	ldrbmi	r9, [sl], -r4, lsl #22
    a1fc:	ldrmi	r4, [r9], -r8, asr #12
    a200:	ldc2	7, cr15, [ip, #1016]!	; 0x3f8
    a204:	stmdacs	r0, {r2, r8, r9, fp, ip, pc}
    a208:	sbchi	pc, r3, r0
    a20c:			; <UNDEFINED> instruction: 0xf0002b00
    a210:	bmi	fe52a5d8 <g_param_spec_ref@plt+0xfe526138>
    a214:	ldmpl	sl!, {r3, r4, fp, sp, lr}
    a218:	bvs	fee6427c <g_param_spec_ref@plt+0xfee5fddc>
    a21c:			; <UNDEFINED> instruction: 0xf0002800
    a220:	stmdavs	r2, {r0, r2, r6, r7, pc}
    a224:			; <UNDEFINED> instruction: 0xf0004291
    a228:			; <UNDEFINED> instruction: 0x4618809d
    a22c:	andls	r9, r5, #4, 6	; 0x10000000
    a230:	mrc	7, 5, APSR_nzcv, cr2, cr9, {7}
    a234:	stmdacs	r0, {r2, r8, r9, fp, ip, pc}
    a238:	addshi	pc, r4, r0, asr #32
    a23c:	bvs	ffe70a58 <g_param_spec_ref@plt+0xffe6c5b8>
    a240:	mulle	r9, r1, r2
    a244:	andls	r4, r5, #24, 12	; 0x1800000
    a248:			; <UNDEFINED> instruction: 0xf7f99304
    a24c:	ldmib	sp, {r1, r2, r5, r7, r9, sl, fp, sp, lr, pc}^
    a250:	stmdacs	r0, {r2, r9, ip, sp}
    a254:	sbchi	pc, r9, r0
    a258:	ldmvs	pc, {r3, r4, r6, r9, sl, lr}^	; <UNPREDICTABLE>
    a25c:	mrc	7, 5, APSR_nzcv, cr4, cr9, {7}
    a260:			; <UNDEFINED> instruction: 0x46014632
    a264:			; <UNDEFINED> instruction: 0xf0024638
    a268:	strmi	pc, [r6], -r7, lsl #31
    a26c:			; <UNDEFINED> instruction: 0xf0002e00
    a270:	ldmdami	sp!, {r1, r2, r7, pc}^
    a274:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
    a278:	bl	fe348264 <g_param_spec_ref@plt+0xfe343dc4>
    a27c:			; <UNDEFINED> instruction: 0xf7f94630
    a280:	stmdals	r3, {r1, r4, r6, r7, r9, fp, sp, lr, pc}
    a284:	b	ffb48270 <g_param_spec_ref@plt+0xffb43dd0>
    a288:			; <UNDEFINED> instruction: 0xf7f94658
    a28c:	ldrbmi	lr, [r0], -sl, ror #21
    a290:	b	ff24827c <g_param_spec_ref@plt+0xff243ddc>
    a294:	tstlt	r8, r8, lsl #16
    a298:	svc	0x00eaf7f9
    a29c:			; <UNDEFINED> instruction: 0xf7f94648
    a2a0:	ldrbt	lr, [fp], r4, lsr #23
    a2a4:	stmdbge	fp, {r4, r5, r6, fp, sp, lr}
    a2a8:			; <UNDEFINED> instruction: 0xf7ff462a
    a2ac:	stmdacs	r0, {r0, r2, r4, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    a2b0:	svcge	0x005ef43f
    a2b4:	ldrbmi	r9, [r5], -fp, lsl #16
    a2b8:	ldc2l	7, cr15, [r8, #-1020]!	; 0xfffffc04
    a2bc:			; <UNDEFINED> instruction: 0xf7fae729
    a2c0:	ldrbmi	pc, [r8, #-3361]	; 0xfffff2df	; <UNPREDICTABLE>
    a2c4:	bls	1be2f8 <g_param_spec_ref@plt+0x1b9e58>
    a2c8:	ldrbmi	r4, [r9], -r8, asr #12
    a2cc:	ldmvs	r2, {r0, r1, r4, r5, r9, sl, lr}
    a2d0:	mcr2	7, 0, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
    a2d4:	stmdacs	r0, {r0, r7, r9, sl, lr}
    a2d8:	svcge	0x0069f47f
    a2dc:	blls	203e30 <g_param_spec_ref@plt+0x1ff990>
    a2e0:			; <UNDEFINED> instruction: 0xf47f2b03
    a2e4:			; <UNDEFINED> instruction: 0xf7faaecd
    a2e8:	ldrbmi	pc, [r8, #-3341]	; 0xfffff2f3	; <UNPREDICTABLE>
    a2ec:	addhi	pc, ip, r0
    a2f0:	strb	r9, [r5], r7, lsl #22
    a2f4:	ldrbmi	r9, [r9], -r6, lsl #20
    a2f8:	ldrtmi	r4, [r3], -r8, asr #12
    a2fc:			; <UNDEFINED> instruction: 0xf7ff6892
    a300:	blls	1c9ad4 <g_param_spec_ref@plt+0x1c5634>
    a304:	pkhtbmi	r6, r1, r9, asr #17
    a308:			; <UNDEFINED> instruction: 0xf43f2800
    a30c:			; <UNDEFINED> instruction: 0xf8ddaebc
    a310:	bge	4b63c8 <g_param_spec_ref@plt+0x4b1f28>
    a314:	smladxcs	r0, r3, r6, r4
    a318:	ldrbmi	r9, [r8], -r3, lsl #4
    a31c:	stmib	r2, {r0, r1, r2, r4, r6, sp, lr}^
    a320:	stmib	r2, {r1, r8, r9, sl, ip, sp, lr}^
    a324:	ldrls	r7, [r2, -r4, lsl #14]
    a328:	stc2	0, cr15, [r0], {3}
    a32c:	ldmdblt	r0, {r0, r1, r9, fp, ip, pc}^
    a330:			; <UNDEFINED> instruction: 0xf7f94610
    a334:	blls	244d94 <g_param_spec_ref@plt+0x2408f4>
    a338:	stmdami	ip, {r0, r8, sl, sp}^
    a33c:	ldrbtmi	r6, [r8], #-2201	; 0xfffff767
    a340:	bl	fed4832c <g_param_spec_ref@plt+0xfed43e8c>
    a344:	strls	lr, [r0], -r3, lsr #15
    a348:			; <UNDEFINED> instruction: 0x4659463b
    a34c:	andls	r4, r3, #72, 12	; 0x4800000
    a350:			; <UNDEFINED> instruction: 0xf93ef7ff
    a354:	strmi	r9, [r6], -r3, lsl #20
    a358:			; <UNDEFINED> instruction: 0xf7f94610
    a35c:	vmlacs.f32	s28, s1, s4
    a360:			; <UNDEFINED> instruction: 0xe7e8d195
    a364:	ldmvs	pc, {r3, r4, r6, r9, sl, lr}^	; <UNPREDICTABLE>
    a368:	bl	1d48354 <g_param_spec_ref@plt+0x1d43eb4>
    a36c:			; <UNDEFINED> instruction: 0x46014632
    a370:			; <UNDEFINED> instruction: 0xf0024638
    a374:			; <UNDEFINED> instruction: 0xf7f9fd31
    a378:	strmi	lr, [r6], -lr, asr #22
    a37c:			; <UNDEFINED> instruction: 0x4630e776
    a380:	b	144836c <g_param_spec_ref@plt+0x1443ecc>
    a384:			; <UNDEFINED> instruction: 0xf7f99803
    a388:	ldrbmi	lr, [r8], -ip, ror #20
    a38c:	b	1a48378 <g_param_spec_ref@plt+0x1a43ed8>
    a390:	ldrdls	lr, [r4], -r1
    a394:			; <UNDEFINED> instruction: 0xf860f003
    a398:	bls	11d074 <g_param_spec_ref@plt+0x118bd4>
    a39c:			; <UNDEFINED> instruction: 0x4601447b
    a3a0:			; <UNDEFINED> instruction: 0xf7f94630
    a3a4:	bls	1459bc <g_param_spec_ref@plt+0x14151c>
    a3a8:			; <UNDEFINED> instruction: 0xe7e94610
    a3ac:	movwls	r4, #17944	; 0x4618
    a3b0:	ldcl	7, cr15, [r2, #996]!	; 0x3e4
    a3b4:	stmdacs	r0, {r2, r8, r9, fp, ip, pc}
    a3b8:			; <UNDEFINED> instruction: 0x4618d1d4
    a3bc:	movwls	r6, #19193	; 0x4af9
    a3c0:	stcl	7, cr15, [sl, #996]!	; 0x3e4
    a3c4:	stmdacs	r0, {r2, r8, r9, fp, ip, pc}
    a3c8:	svcge	0x0046f47f
    a3cc:			; <UNDEFINED> instruction: 0x461868b9
    a3d0:	stcl	7, cr15, [r2, #996]!	; 0x3e4
    a3d4:	ldrbmi	fp, [r8], -r8, ror #2
    a3d8:	bl	fffc83c4 <g_param_spec_ref@plt+0xfffc3f24>
    a3dc:	stmdami	r5!, {r3, r4, r8, r9, fp, ip, sp, pc}
    a3e0:			; <UNDEFINED> instruction: 0xf7f94478
    a3e4:			; <UNDEFINED> instruction: 0x4606eb18
    a3e8:	ldmvs	r9!, {r6, r8, r9, sl, sp, lr, pc}
    a3ec:	mvnle	r4, sl, lsl #5
    a3f0:	mcrls	7, 0, lr, cr3, cr1, {7}
    a3f4:			; <UNDEFINED> instruction: 0x46314658
    a3f8:	mrc	7, 4, APSR_nzcv, cr12, cr9, {7}
    a3fc:			; <UNDEFINED> instruction: 0x4630b1b0
    a400:	b	1c483ec <g_param_spec_ref@plt+0x1c43f4c>
    a404:	ldr	r4, [r1, -r6, lsl #12]!
    a408:	mcrr2	7, 15, pc, r2, cr14	; <UNPREDICTABLE>
    a40c:	strbmi	r4, [r8], -r1, lsl #12
    a410:	mcr	7, 1, pc, cr2, cr9, {7}	; <UNPREDICTABLE>
    a414:	ldc	7, cr15, [r8], {249}	; 0xf9
    a418:	ldmvs	r9, {r1, r2, r8, r9, fp, ip, pc}
    a41c:	stmdacs	r0, {r0, r7, r9, sl, lr}
    a420:	svcge	0x0075f47f
    a424:	ldmdami	r4, {r0, r1, r2, r3, r5, r9, sl, sp, lr, pc}
    a428:			; <UNDEFINED> instruction: 0xe7da4478
    a42c:			; <UNDEFINED> instruction: 0xf7f94658
    a430:	strmi	lr, [r6], -sl, asr #29
    a434:			; <UNDEFINED> instruction: 0xf7f9e71a
    a438:	svclt	0x0000ee16
    a43c:	andeq	ip, r1, r8, lsl ip
    a440:	andeq	r0, r0, r4, asr r4
    a444:	strdeq	r6, [r0], -sl
    a448:	ldrdeq	r6, [r0], -r8
    a44c:	ldrdeq	r6, [r0], -lr
    a450:	andeq	ip, r1, ip, asr #23
    a454:	andeq	r6, r0, lr, ror #9
    a458:	muleq	r0, r2, ip
    a45c:	ldrdeq	ip, [r1], -r8
    a460:	andeq	r6, r0, ip, asr r4
    a464:	andeq	r0, r0, r0, ror #8
    a468:	andeq	r6, r0, sl, ror #8
    a46c:	andeq	r6, r0, r2, lsr #7
    a470:	andeq	r6, r0, r4, lsl r2
    a474:	muleq	r0, r8, r0
    a478:	andeq	r6, r0, ip, asr #32
    a47c:	svcmi	0x00f0e92d
    a480:	cfstrs	mvf2, [sp, #-0]
    a484:	strmi	r8, [r5], -sl, lsl #22
    a488:	blmi	ffa5e030 <g_param_spec_ref@plt+0xffa59b90>
    a48c:	adclt	r4, r1, lr, ror r4
    a490:	tstls	sp, r2, lsl r8
    a494:	andls	r4, ip, #34603008	; 0x2100000
    a498:	ldmpl	r3!, {r2, r4, r5, r9, sp}^
    a49c:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, fp, sp, pc}
    a4a0:			; <UNDEFINED> instruction: 0xf04f931f
    a4a4:	stmib	sp, {r8, r9}^
    a4a8:			; <UNDEFINED> instruction: 0xf7f9440f
    a4ac:	stmiami	r1!, {r1, r3, r4, r8, r9, fp, sp, lr, pc}^
    a4b0:	cmncs	r6, #3686400	; 0x384000
    a4b4:	ldrbtmi	r4, [r8], #-2785	; 0xfffff51f
    a4b8:			; <UNDEFINED> instruction: 0xf88d4479
    a4bc:	ldrbtmi	r3, [sl], #-72	; 0xffffffb8
    a4c0:	andsls	r9, r6, #1073741828	; 0x40000004
    a4c4:	andsls	sl, r5, #16, 20	; 0x10000
    a4c8:	mrc	7, 5, APSR_nzcv, cr8, cr9, {7}
    a4cc:			; <UNDEFINED> instruction: 0x4622a911
    a4d0:	andls	r4, fp, r7, lsl #12
    a4d4:	bl	11484c0 <g_param_spec_ref@plt+0x1144020>
    a4d8:	svcmi	0x00d94638
    a4dc:	stmdbge	sp, {r2, r3, r9, fp, sp, pc}
    a4e0:	ldrbtmi	r4, [pc], #-1587	; a4e8 <g_param_spec_ref@plt+0x6048>
    a4e4:	stc	7, cr15, [sl], {249}	; 0xf9
    a4e8:			; <UNDEFINED> instruction: 0xf0002800
    a4ec:			; <UNDEFINED> instruction: 0x46328178
    a4f0:	strtmi	r4, [r8], -r1, lsr #12
    a4f4:	mrc2	7, 3, pc, cr6, cr10, {7}
    a4f8:	stmdacs	r0, {r3, ip, pc}
    a4fc:	cmnhi	ip, r0	; <UNPREDICTABLE>
    a500:	ldmdavs	fp, {r3, r8, r9, fp, ip, pc}^
    a504:			; <UNDEFINED> instruction: 0xf0002b00
    a508:	blmi	ff3aa950 <g_param_spec_ref@plt+0xff3a64b0>
    a50c:	mcr	4, 0, r4, cr12, cr11, {3}
    a510:	movwcs	r3, #2576	; 0xa10
    a514:	blmi	ff32f134 <g_param_spec_ref@plt+0xff32ac94>
    a518:	mcr	4, 0, r4, cr10, cr11, {3}
    a51c:	blmi	ff2d8f64 <g_param_spec_ref@plt+0xff2d4ac4>
    a520:	mcr	4, 0, r4, cr11, cr11, {3}
    a524:	blmi	ff298d6c <g_param_spec_ref@plt+0xff2948cc>
    a528:	mcr	4, 0, r4, cr11, cr11, {3}
    a52c:	bls	418f74 <g_param_spec_ref@plt+0x414ad4>
    a530:	blls	21253c <g_param_spec_ref@plt+0x20e09c>
    a534:	ldmdavs	fp, {r0, r1, r2, r9, ip, pc}
    a538:			; <UNDEFINED> instruction: 0xf8539a06
    a53c:			; <UNDEFINED> instruction: 0xf0045022
    a540:			; <UNDEFINED> instruction: 0x4607fb79
    a544:			; <UNDEFINED> instruction: 0xf0042002
    a548:			; <UNDEFINED> instruction: 0x4603fb75
    a54c:	movwls	r2, #20480	; 0x5000
    a550:	blx	1c4656a <g_param_spec_ref@plt+0x1c420ca>
    a554:	andcs	r4, r3, r3, lsl #12
    a558:	bcc	fe445d80 <g_param_spec_ref@plt+0xfe4418e0>
    a55c:	blx	1ac6576 <g_param_spec_ref@plt+0x1ac20d6>
    a560:	strtmi	r4, [r8], -r3, lsl #12
    a564:	bcc	445d8c <g_param_spec_ref@plt+0x4418ec>
    a568:	stc2l	7, cr15, [r8, #-1012]	; 0xfffffc0c
    a56c:	strtmi	r4, [r8], -r3, lsl #13
    a570:	stc2l	7, cr15, [lr, #-1012]!	; 0xfffffc0c
    a574:	strtmi	r4, [r8], -r6, lsl #12
    a578:	ldc2	7, cr15, [lr, #1012]!	; 0x3f4
    a57c:	strtmi	r4, [r8], -r0, lsl #13
    a580:	ldc2	7, cr15, [r0, #1012]	; 0x3f4
    a584:	strbmi	r4, [r0], -r1, lsl #13
    a588:	cdp2	0, 12, cr15, cr10, cr2, {0}
    a58c:	strtmi	r4, [r8], -r2, lsl #13
    a590:	ldc2l	7, cr15, [lr, #1012]	; 0x3f4
    a594:			; <UNDEFINED> instruction: 0xf1b94604
    a598:			; <UNDEFINED> instruction: 0xf0000f00
    a59c:	mrc	0, 0, r8, cr10, cr10, {7}
    a5a0:			; <UNDEFINED> instruction: 0xf0040a90
    a5a4:			; <UNDEFINED> instruction: 0x4601fb33
    a5a8:	tstls	sl, r4
    a5ac:	blx	10c65c6 <g_param_spec_ref@plt+0x10c2126>
    a5b0:	stmiami	r8!, {r0, r3, ip, pc}
    a5b4:			; <UNDEFINED> instruction: 0xf0044478
    a5b8:	ldmib	sp, {r0, r3, r5, r8, r9, fp, ip, sp, lr, pc}^
    a5bc:	strmi	r2, [r3], -r9, lsl #2
    a5c0:	ldrbtmi	r4, [r8], #-2213	; 0xfffff75b
    a5c4:	stmib	r6!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a5c8:			; <UNDEFINED> instruction: 0xf0002e00
    a5cc:			; <UNDEFINED> instruction: 0x465880df
    a5d0:	stc2	0, cr15, [r2], #-4
    a5d4:			; <UNDEFINED> instruction: 0x46024631
    a5d8:	ldrbtmi	r4, [r8], #-2208	; 0xfffff760
    a5dc:	ldmib	sl, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a5e0:	ldrbtmi	r4, [r8], #-2207	; 0xfffff761
    a5e4:	ldmib	r6, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a5e8:	orrlt	r9, r3, r7, lsl #22
    a5ec:	svceq	0x0000f1b9
    a5f0:	sbcshi	pc, lr, r0
    a5f4:			; <UNDEFINED> instruction: 0x46394a9b
    a5f8:	ldrbtmi	r4, [sl], #-2203	; 0xfffff765
    a5fc:			; <UNDEFINED> instruction: 0xf7f94478
    a600:	ldmmi	sl, {r1, r3, r6, r7, r8, fp, sp, lr, pc}
    a604:	ldrtmi	r4, [r9], -sl, asr #12
    a608:			; <UNDEFINED> instruction: 0xf7f94478
    a60c:			; <UNDEFINED> instruction: 0x2c00e9c4
    a610:	strtmi	sp, [r0], -ip, asr #32
    a614:	b	ff548600 <g_param_spec_ref@plt+0xff544160>
    a618:	stmdacs	r0, {r0, r7, r9, sl, lr}
    a61c:	rschi	pc, r4, r0
    a620:	orreq	lr, r0, r4, lsl #22
    a624:	strcs	r4, [r0], -r3, lsr #12
    a628:	blcs	14877c <g_param_spec_ref@plt+0x1442dc>
    a62c:	ldmdavc	r2, {r1, r4, r8, ip, sp, pc}
    a630:	strcc	fp, [r1], -r2, lsl #2
    a634:	mvnsle	r4, fp, lsl #5
    a638:	strbmi	r4, [fp], -sp, lsl #17
    a63c:			; <UNDEFINED> instruction: 0x46394632
    a640:			; <UNDEFINED> instruction: 0xf1a44478
    a644:			; <UNDEFINED> instruction: 0xf7f90b04
    a648:	vmla.f16	s28, s19, s13
    a64c:	vmov	s21, r8
    a650:	strls	sl, [r9], #-2576	; 0xfffff5f0
    a654:	bhi	445ec8 <g_param_spec_ref@plt+0x441a28>
    a658:	cfmsub32	mvax2, mvfx4, mvfx11, mvfx12
    a65c:	movwcs	sl, #2704	; 0xa90
    a660:	bls	fe445ec8 <g_param_spec_ref@plt+0xfe441a28>
    a664:	bpl	445e90 <g_param_spec_ref@plt+0x4419f0>
    a668:			; <UNDEFINED> instruction: 0xf85b461d
    a66c:	bls	15a284 <g_param_spec_ref@plt+0x155de4>
    a670:	svclt	0x00882e01
    a674:	cmnlt	fp, sl, lsr r6
    a678:	cmnlt	fp, fp, lsl r8
    a67c:	strbmi	r4, [r9], -fp, lsr #12
    a680:	cfmadd32cc	mvax2, mvfx4, mvfx1, mvfx0
    a684:	stmib	r6, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a688:	ldrdeq	pc, [r0], -fp
    a68c:	blx	ff14669a <g_param_spec_ref@plt+0xff1421fa>
    a690:	ldrbmi	r4, [r0], -r1, lsl #12
    a694:	ldmdb	lr!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a698:	adcmi	r3, ip, #4194304	; 0x400000
    a69c:	mnf<illegal precision>z	f5, f5
    a6a0:	vmov	r5, s18
    a6a4:	vmov	r8, s21
    a6a8:			; <UNDEFINED> instruction: 0x9c09aa10
    a6ac:			; <UNDEFINED> instruction: 0xf7fd4628
    a6b0:	stmdbls	r5, {r0, r7, r8, sl, fp, ip, sp, lr, pc}
    a6b4:	stmdami	pc!, {r0, r2, r9, sl, lr}^	; <UNPREDICTABLE>
    a6b8:			; <UNDEFINED> instruction: 0xf7f94478
    a6bc:	strbmi	lr, [r0], -ip, ror #18
    a6c0:	cdp2	0, 4, cr15, cr4, cr2, {0}
    a6c4:	suble	r2, sp, r0, lsl #16
    a6c8:	cmnle	fp, r0, lsl #26
    a6cc:			; <UNDEFINED> instruction: 0xf0024640
    a6d0:	stmdami	r9!, {r0, r1, r4, r5, r9, sl, fp, ip, sp, lr, pc}^
    a6d4:	ldrbtmi	r4, [r8], #-1617	; 0xfffff9af
    a6d8:	ldmdb	ip, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a6dc:	ldrbtmi	r4, [r8], #-2151	; 0xfffff799
    a6e0:	ldmdb	r8, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a6e4:	orrlt	r9, r3, r7, lsl #22
    a6e8:	ldrbtmi	r4, [fp], #-2917	; 0xfffff49b
    a6ec:	ldrtmi	r4, [sl], -r5, ror #16
    a6f0:	bne	445f58 <g_param_spec_ref@plt+0x441ab8>
    a6f4:			; <UNDEFINED> instruction: 0xf7f94478
    a6f8:	stmdami	r3!, {r1, r2, r3, r6, r8, fp, sp, lr, pc}^
    a6fc:	bne	445f64 <g_param_spec_ref@plt+0x441ac4>
    a700:	bls	15c054 <g_param_spec_ref@plt+0x157bb4>
    a704:			; <UNDEFINED> instruction: 0xf7f94478
    a708:	stmdami	r0!, {r1, r2, r6, r8, fp, sp, lr, pc}^
    a70c:			; <UNDEFINED> instruction: 0xf7f94478
    a710:	tstlt	r4, r2, asr #18
    a714:			; <UNDEFINED> instruction: 0xf7f94620
    a718:	blls	245de8 <g_param_spec_ref@plt+0x241948>
    a71c:	ldmdavs	fp, {r1, r2, r9, fp, ip, pc}^
    a720:	andls	r3, r6, #268435456	; 0x10000000
    a724:			; <UNDEFINED> instruction: 0xf63f4293
    a728:	stmdals	r8, {r1, r8, r9, sl, fp, sp, pc}
    a72c:			; <UNDEFINED> instruction: 0xf7f92400
    a730:	stmdals	pc, {r1, r2, r4, r5, r7, r8, sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
    a734:			; <UNDEFINED> instruction: 0xf7f9b108
    a738:	blls	305db0 <g_param_spec_ref@plt+0x301910>
    a73c:			; <UNDEFINED> instruction: 0x4618b113
    a740:	ldmdb	r4!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a744:	blmi	e9d094 <g_param_spec_ref@plt+0xe98bf4>
    a748:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    a74c:	blls	7e47bc <g_param_spec_ref@plt+0x7e031c>
    a750:			; <UNDEFINED> instruction: 0xf04f405a
    a754:	cmnle	r7, r0, lsl #6
    a758:	eorlt	r4, r1, r0, lsr #12
    a75c:	blhi	2c5a58 <g_param_spec_ref@plt+0x2c15b8>
    a760:	svchi	0x00f0e8bd
    a764:			; <UNDEFINED> instruction: 0xf0024640
    a768:	movtlt	pc, #36327	; 0x8de7	; <UNPREDICTABLE>
    a76c:	adcsle	r2, r0, r0, lsl #26
    a770:	ldrbtmi	r4, [r8], #-2120	; 0xfffff7b8
    a774:	stmdb	lr, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a778:	ldrbtmi	r4, [r8], #-2119	; 0xfffff7b9
    a77c:	stmdb	sl, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a780:	blcs	313a4 <g_param_spec_ref@plt+0x2cf04>
    a784:	blmi	117ea90 <g_param_spec_ref@plt+0x117a5f0>
    a788:			; <UNDEFINED> instruction: 0xe7af447b
    a78c:	ldrbtmi	r4, [lr], #-3652	; 0xfffff1bc
    a790:	andcs	lr, r5, sp, lsl r7
    a794:	blx	13c67ac <g_param_spec_ref@plt+0x13c230c>
    a798:	cfmsub32	mvax0, mvfx4, mvfx12, mvfx1
    a79c:			; <UNDEFINED> instruction: 0xf7f90a10
    a7a0:			; <UNDEFINED> instruction: 0xe711e8fa
    a7a4:			; <UNDEFINED> instruction: 0x4651483f
    a7a8:			; <UNDEFINED> instruction: 0xf7f94478
    a7ac:			; <UNDEFINED> instruction: 0xe7e3e8f4
    a7b0:			; <UNDEFINED> instruction: 0x46394a3d
    a7b4:	ldrbtmi	r4, [sl], #-2109	; 0xfffff7c3
    a7b8:			; <UNDEFINED> instruction: 0xf7f94478
    a7bc:	str	lr, [r6, -ip, ror #17]!
    a7c0:			; <UNDEFINED> instruction: 0x4651483b
    a7c4:			; <UNDEFINED> instruction: 0xf7f94478
    a7c8:	ldmdami	sl!, {r1, r2, r5, r6, r7, fp, sp, lr, pc}
    a7cc:			; <UNDEFINED> instruction: 0xf7f94478
    a7d0:	blls	204b60 <g_param_spec_ref@plt+0x2006c0>
    a7d4:	addsle	r2, r8, r0, lsl #22
    a7d8:	bicsle	r2, r4, r0, lsl #26
    a7dc:	stmdals	pc, {r2, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
    a7e0:	blx	ff9c67ee <g_param_spec_ref@plt+0xff9c234e>
    a7e4:	str	r4, [r4, r4, lsl #12]!
    a7e8:	strmi	r4, [r2], -r3, lsl #12
    a7ec:			; <UNDEFINED> instruction: 0x46394832
    a7f0:			; <UNDEFINED> instruction: 0xf7f94478
    a7f4:	smmls	r9, r0, r8, lr
    a7f8:	tstcs	r0, pc, lsl #16
    a7fc:	blmi	c1d0c0 <g_param_spec_ref@plt+0xc18c20>
    a800:	ldrbtmi	r6, [sl], #-2176	; 0xfffff780
    a804:	stmib	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    a808:	blmi	b97010 <g_param_spec_ref@plt+0xb92b70>
    a80c:	bmi	bae81c <g_param_spec_ref@plt+0xbaa37c>
    a810:	stmdami	lr!, {r0, r1, r3, r4, r5, r6, sl, lr}
    a814:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    a818:	ldcl	7, cr15, [ip, #-996]!	; 0xfffffc1c
    a81c:	ldmpl	r8!, {r2, r3, r5, r8, r9, fp, lr}^
    a820:	stmia	sl!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a824:	strbt	r9, [fp], -r8
    a828:	ldc	7, cr15, [ip], {249}	; 0xf9
    a82c:	andeq	ip, r1, r0, lsl #14
    a830:	andeq	r0, r0, r4, asr r4
    a834:	andeq	r6, r0, lr, lsr #2
    a838:	andeq	r6, r0, r0, lsl r1
    a83c:	andeq	r6, r0, r2, lsl r1
    a840:	andeq	ip, r1, sl, lsr #13
    a844:	andeq	r6, r0, ip, asr #2
    a848:	andeq	r6, r0, r4, lsr #2
    a84c:	andeq	r6, r0, r0, asr #2
    a850:	andeq	r6, r0, r8, lsl #22
    a854:	muleq	r0, r0, r0
    a858:	andeq	r6, r0, sl, lsl #1
    a85c:	andeq	r5, r0, lr, lsl #8
    a860:	andeq	r6, r0, r6, lsl r6
    a864:	andeq	r5, r0, sl, ror lr
    a868:	ldrdeq	r6, [r0], -r4
    a86c:	ldrdeq	r6, [r0], -ip
    a870:	andeq	r6, r0, r8, ror r0
    a874:			; <UNDEFINED> instruction: 0x00005fb8
    a878:	andeq	r5, r0, r2, lsl sl
    a87c:	andeq	r6, r0, sl, lsl r5
    a880:	andeq	r5, r0, lr, lsl #27
    a884:	muleq	r0, ip, pc	; <UNPREDICTABLE>
    a888:	andeq	r5, r0, r0, lsr #31
    a88c:	andeq	r6, r0, ip, ror #9
    a890:	andeq	ip, r1, r4, asr #8
    a894:	andeq	r5, r0, r2, ror r5
    a898:	andeq	r6, r0, lr, ror r4
    a89c:	andeq	r5, r0, ip, ror #25
    a8a0:	andeq	r5, r0, sl, lsr #1
    a8a4:	ldrdeq	r5, [r0], -ip
    a8a8:	andeq	r5, r0, r2, asr #25
    a8ac:	andeq	r5, r0, r8, lsl pc
    a8b0:	andeq	r5, r0, r4, lsr #18
    a8b4:	andeq	r6, r0, ip, lsr #8
    a8b8:	andeq	r5, r0, r8, asr #29
    a8bc:	andeq	r5, r0, lr, lsl lr
    a8c0:	strdeq	r5, [r0], -r4
    a8c4:	strdeq	r5, [r0], -r0
    a8c8:	strdeq	r5, [r0], -r0
    a8cc:	andeq	r4, r0, sl, ror r8
    a8d0:	andeq	r0, r0, r8, lsr r4
    a8d4:			; <UNDEFINED> instruction: 0x4614b570
    a8d8:	addlt	r4, r2, fp, lsl sl
    a8dc:			; <UNDEFINED> instruction: 0x460d4b1b
    a8e0:			; <UNDEFINED> instruction: 0x4606447a
    a8e4:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    a8e8:			; <UNDEFINED> instruction: 0xf04f9301
    a8ec:	movwcs	r0, #768	; 0x300
    a8f0:			; <UNDEFINED> instruction: 0xf7fa9300
    a8f4:	strmi	pc, [r1], -r7, lsl #20
    a8f8:			; <UNDEFINED> instruction: 0xf7f94630
    a8fc:	strtmi	lr, [r9], -lr, lsr #23
    a900:			; <UNDEFINED> instruction: 0xf7fb466a
    a904:			; <UNDEFINED> instruction: 0x4605faf5
    a908:	stmdavs	r0!, {r3, r5, r7, r8, ip, sp, pc}
    a90c:	adcvs	r2, r5, r1, lsl #6
    a910:			; <UNDEFINED> instruction: 0xf7f96063
    a914:	stmdals	r0, {r1, r2, r5, fp, sp, lr, pc}
    a918:			; <UNDEFINED> instruction: 0xf7f9b108
    a91c:	bmi	345bcc <g_param_spec_ref@plt+0x34172c>
    a920:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
    a924:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    a928:	subsmi	r9, sl, r1, lsl #22
    a92c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    a930:	andlt	sp, r2, r8, lsl #2
    a934:	blls	39efc <g_param_spec_ref@plt+0x35a5c>
    a938:	ldmvs	r9, {r1, r2, fp, lr}
    a93c:			; <UNDEFINED> instruction: 0xf7f94478
    a940:			; <UNDEFINED> instruction: 0xe7e2e8b6
    a944:	bl	fe3c8930 <g_param_spec_ref@plt+0xfe3c4490>
    a948:	andeq	ip, r1, ip, lsr #5
    a94c:	andeq	r0, r0, r4, asr r4
    a950:	andeq	ip, r1, sl, ror #4
    a954:	andeq	r5, r0, ip, asr #27
    a958:	svcmi	0x00f0e92d
    a95c:	cfstrs	mvf2, [sp, #-0]
    a960:	strmi	r8, [r7], -r2, lsl #22
    a964:			; <UNDEFINED> instruction: 0xf04f4e95
    a968:	ldcmi	8, cr0, [r5, #4]
    a96c:	blmi	fe55bb6c <g_param_spec_ref@plt+0xfe5576cc>
    a970:	ldmdage	r1, {r0, r1, r2, r5, r7, ip, sp, pc}
    a974:	stmib	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    a978:	strtmi	r2, [r1], -r6, lsl #2
    a97c:	subscs	r5, r0, #1916928	; 0x1d4000
    a980:	beq	946dbc <g_param_spec_ref@plt+0x94291c>
    a984:	strls	r6, [r5, #-2093]!	; 0xfffff7d3
    a988:	streq	pc, [r0, #-79]	; 0xffffffb1
    a98c:	strls	r9, [r9], #-778	; 0xfffffcf6
    a990:			; <UNDEFINED> instruction: 0xf7f9940b
    a994:	stmmi	ip, {r1, r2, r5, r7, fp, sp, lr, pc}
    a998:	ldrbtmi	r4, [r8], #-3468	; 0xfffff274
    a99c:	stmmi	ip, {r0, r2, r4, ip, pc}
    a9a0:	stmibmi	ip, {r0, r2, r3, r4, r5, r6, sl, lr}
    a9a4:	ldrbtmi	r4, [r8], #-2700	; 0xfffff574
    a9a8:	ldrbtmi	r4, [r9], #-2956	; 0xfffff474
    a9ac:	ldrls	r4, [r0, #-1146]	; 0xfffffb86
    a9b0:	andsne	lr, r6, #3358720	; 0x334000
    a9b4:			; <UNDEFINED> instruction: 0xf8cd447b
    a9b8:	tstls	ip, #76	; 0x4c
    a9bc:	tstls	r4, #10240	; 0x2800
    a9c0:	tstls	fp, #11264	; 0x2c00
    a9c4:	ldc	7, cr15, [sl], #-996	; 0xfffffc1c
    a9c8:			; <UNDEFINED> instruction: 0x4622a910
    a9cc:			; <UNDEFINED> instruction: 0xf7f94605
    a9d0:	bge	1c4cf8 <g_param_spec_ref@plt+0x1c0858>
    a9d4:	strtmi	sl, [r8], -r7, lsl #18
    a9d8:			; <UNDEFINED> instruction: 0xf7f94653
    a9dc:	stmdacs	r0, {r4, r9, fp, sp, lr, pc}
    a9e0:	blls	1feafc <g_param_spec_ref@plt+0x1fa65c>
    a9e4:	vstrle	d18, [ip, #-4]
    a9e8:			; <UNDEFINED> instruction: 0xf002980a
    a9ec:	pkhtbmi	pc, r1, sp, asr #25	; <UNPREDICTABLE>
    a9f0:	ldc2l	0, cr15, [r2], #8
    a9f4:	blls	1b77fc <g_param_spec_ref@plt+0x1b335c>
    a9f8:			; <UNDEFINED> instruction: 0xf8d39e0b
    a9fc:	cdpcs	0, 0, cr11, cr0, cr4, {0}
    aa00:	strbmi	sp, [sl], -r5, asr #2
    aa04:			; <UNDEFINED> instruction: 0x46384659
    aa08:			; <UNDEFINED> instruction: 0xf8cd4633
    aa0c:			; <UNDEFINED> instruction: 0xf7faa000
    aa10:	strmi	pc, [r4], -r5, asr #30
    aa14:			; <UNDEFINED> instruction: 0xf0002800
    aa18:	strbmi	r8, [r1], -r7, lsr #1
    aa1c:	blx	1dc6a2a <g_param_spec_ref@plt+0x1dc258a>
    aa20:	tstlt	r8, r9, lsl #16
    aa24:	stc	7, cr15, [r4], #-996	; 0xfffffc1c
    aa28:			; <UNDEFINED> instruction: 0xf7f84620
    aa2c:			; <UNDEFINED> instruction: 0xb115efde
    aa30:			; <UNDEFINED> instruction: 0xf7f84628
    aa34:	bmi	1ac692c <g_param_spec_ref@plt+0x1ac248c>
    aa38:	ldrbtmi	r4, [sl], #-2913	; 0xfffff49f
    aa3c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    aa40:	subsmi	r9, sl, r5, lsr #22
    aa44:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    aa48:	adcshi	pc, r5, r0, asr #32
    aa4c:	eorlt	r4, r7, r0, lsr r6
    aa50:	blhi	c5d4c <g_param_spec_ref@plt+0xc18ac>
    aa54:	svchi	0x00f0e8bd
    aa58:	b	ffcc8a44 <g_param_spec_ref@plt+0xffcc45a4>
    aa5c:	blmi	1871a8c <g_param_spec_ref@plt+0x186d5ec>
    aa60:	ldrbtmi	r2, [fp], #-527	; 0xfffffdf1
    aa64:	strmi	r9, [r1], -r0, lsl #8
    aa68:			; <UNDEFINED> instruction: 0xf7f94650
    aa6c:	stmdals	r9, {r5, r9, fp, sp, lr, pc}
    aa70:	blx	fe7c6a7c <g_param_spec_ref@plt+0xfe7c25dc>
    aa74:	stmdals	r9, {r1, r2, r9, sl, lr}
    aa78:	sbcsle	r2, r8, r0, lsl #16
    aa7c:	bl	ffe48a68 <g_param_spec_ref@plt+0xffe445c8>
    aa80:	ldmdami	r9, {r0, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
    aa84:			; <UNDEFINED> instruction: 0xf0014478
    aa88:			; <UNDEFINED> instruction: 0x4606fad3
    aa8c:	blge	344a60 <g_param_spec_ref@plt+0x3405c0>
    aa90:	ldrbmi	r4, [r9], -r2, lsr #12
    aa94:	movwls	r4, #22072	; 0x5638
    aa98:			; <UNDEFINED> instruction: 0xf7fa940c
    aa9c:	blls	18a118 <g_param_spec_ref@plt+0x185c78>
    aaa0:	stmdacs	r0, {r2, ip, pc}
    aaa4:	stmdbls	r4, {r2, r3, r5, r6, ip, lr, pc}
    aaa8:	ldrtmi	r4, [r8], -r2, lsr #12
    aaac:	mcr2	7, 3, pc, cr10, cr10, {7}	; <UNPREDICTABLE>
    aab0:	stmdacs	r0, {r1, r7, r9, sl, lr}
    aab4:	stmdavs	r0, {r1, r4, r5, r6, ip, lr, pc}^
    aab8:			; <UNDEFINED> instruction: 0xf7f94621
    aabc:			; <UNDEFINED> instruction: 0xf8daea4a
    aac0:	cdp	0, 0, cr3, cr8, cr4, {0}
    aac4:	biclt	r0, fp, r0, lsl sl
    aac8:	ldmcc	pc!, {r0, r1, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    aacc:	ldrdcc	pc, [r0], -sl
    aad0:	eormi	pc, r8, r3, asr r8	; <UNPREDICTABLE>
    aad4:			; <UNDEFINED> instruction: 0xf7fc4620
    aad8:	strmi	pc, [r6], -fp, lsl #28
    aadc:			; <UNDEFINED> instruction: 0xf7fc4620
    aae0:	stmdblt	r0, {r0, r3, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
    aae4:			; <UNDEFINED> instruction: 0xf7fc4620
    aae8:	stmdblt	r0!, {r0, r1, r3, r5, r7, r9, sl, fp, ip, sp, lr, pc}
    aaec:	beq	446354 <g_param_spec_ref@plt+0x441eb4>
    aaf0:			; <UNDEFINED> instruction: 0xf7f94631
    aaf4:			; <UNDEFINED> instruction: 0xf1b8e87e
    aaf8:	rscle	r0, r7, #65536	; 0x10000
    aafc:	beq	446364 <g_param_spec_ref@plt+0x441ec4>
    ab00:			; <UNDEFINED> instruction: 0xf7f94659
    ab04:	tstcs	r0, r6, ror r8
    ab08:			; <UNDEFINED> instruction: 0xf7f94608
    ab0c:	ldmdbmi	r7!, {r1, r6, fp, sp, lr, pc}
    ab10:	strbmi	r2, [sl], -r0, lsl #6
    ab14:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
    ab18:	stmdbge	sp, {r8, ip, sp}
    ab1c:	mnfe	f1, f2
    ab20:			; <UNDEFINED> instruction: 0x46061a10
    ab24:	stmib	sp, {r3, r4, r5, r9, sl, lr}^
    ab28:			; <UNDEFINED> instruction: 0xf7fb630d
    ab2c:	blls	3c8f30 <g_param_spec_ref@plt+0x3c4a90>
    ab30:	movwlt	r4, #46647	; 0xb637
    ab34:	stmdals	ip, {r0, r1, r2, r3, r9, sl, fp, ip, pc}
    ab38:			; <UNDEFINED> instruction: 0xf686fab6
    ab3c:	tstlt	r8, r6, ror r9
    ab40:	bl	fe5c8b2c <g_param_spec_ref@plt+0xfe5c468c>
    ab44:			; <UNDEFINED> instruction: 0x4638b117
    ab48:	bl	1248b34 <g_param_spec_ref@plt+0x1244694>
    ab4c:	bcc	4463b4 <g_param_spec_ref@plt+0x441f14>
    ab50:	mrc	1, 0, fp, cr8, cr11, {0}
    ab54:			; <UNDEFINED> instruction: 0xf7f90a10
    ab58:	ldrbmi	lr, [r0], -r2, lsr #23
    ab5c:	bl	fe7c8b48 <g_param_spec_ref@plt+0xfe7c46a8>
    ab60:			; <UNDEFINED> instruction: 0xf7f89804
    ab64:	str	lr, [r6, r2, asr #30]
    ab68:	strbmi	r9, [r6], -r9, lsl #22
    ab6c:	ldmvs	r9, {r5, fp, lr}
    ab70:			; <UNDEFINED> instruction: 0xf7f84478
    ab74:			; <UNDEFINED> instruction: 0xe77eef9c
    ab78:			; <UNDEFINED> instruction: 0xf7f94630
    ab7c:	ldrb	lr, [r9, r0, ror #23]
    ab80:	strbmi	r9, [r6], -ip, lsl #22
    ab84:	ldmvs	r9, {r0, r1, r3, r4, fp, lr}
    ab88:			; <UNDEFINED> instruction: 0xf7f84478
    ab8c:	stmdals	ip, {r4, r7, r8, r9, sl, fp, sp, lr, pc}
    ab90:			; <UNDEFINED> instruction: 0xf43f2800
    ab94:			; <UNDEFINED> instruction: 0xf7f9af70
    ab98:	strb	lr, [ip, -ip, ror #22]!
    ab9c:	strbmi	r9, [r6], -ip, lsl #22
    aba0:	ldmvs	r9, {r0, r2, r4, fp, lr}
    aba4:			; <UNDEFINED> instruction: 0xf7f84478
    aba8:	stmdals	ip, {r1, r7, r8, r9, sl, fp, sp, lr, pc}
    abac:	sbcsle	r2, r7, r0, lsl #16
    abb0:	bl	17c8b9c <g_param_spec_ref@plt+0x17c46fc>
    abb4:			; <UNDEFINED> instruction: 0xf7f9e7d4
    abb8:	svclt	0x0000ea56
    abbc:	andeq	ip, r1, r0, lsr #4
    abc0:	andeq	r0, r0, r4, asr r4
    abc4:			; <UNDEFINED> instruction: 0x00005db8
    abc8:	muleq	r0, sl, sp
    abcc:			; <UNDEFINED> instruction: 0x000045b8
    abd0:	andeq	r5, r0, lr, asr #27
    abd4:	andeq	r5, r0, r2, asr #27
    abd8:	andeq	r5, r0, r8, asr #19
    abdc:	andeq	r5, r0, r8, asr #19
    abe0:	andeq	ip, r1, r2, asr r1
    abe4:	andeq	r5, r0, sl, asr #26
    abe8:	andeq	r5, r0, ip, lsr r9
    abec:			; <UNDEFINED> instruction: 0xfffffdbd
    abf0:	andeq	r5, r0, r0, ror fp
    abf4:	andeq	r5, r0, r0, asr #16
    abf8:	andeq	r5, r0, r4, asr #16
    abfc:	mvnsmi	lr, #737280	; 0xb4000
    ac00:	ldclmi	0, cr11, [r1, #-596]	; 0xfffffdac
    ac04:	blmi	1453c0c <g_param_spec_ref@plt+0x144f76c>
    ac08:	ldrbtmi	r4, [sp], #-1664	; 0xfffff980
    ac0c:	andls	r9, r0, #1073741824	; 0x40000000
    ac10:	stmiapl	fp!, {r0, r5, r9, sl, lr}^
    ac14:	stmdage	r6, {r2, r4, r5, r9, sp}
    ac18:	stmdbeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}
    ac1c:	tstls	r3, #1769472	; 0x1b0000
    ac20:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    ac24:	strmi	lr, [r3], #-2509	; 0xfffff633
    ac28:	svc	0x005af7f8
    ac2c:	bmi	125cd54 <g_param_spec_ref@plt+0x12588b4>
    ac30:	blmi	12531bc <g_param_spec_ref@plt+0x124ed1c>
    ac34:	ldrbtmi	r4, [sl], #-1144	; 0xfffffb88
    ac38:	andsne	pc, r8, sp, lsl #17
    ac3c:	andls	r4, r5, #2063597568	; 0x7b000000
    ac40:	blge	12f870 <g_param_spec_ref@plt+0x12b3d0>
    ac44:			; <UNDEFINED> instruction: 0xf7f99309
    ac48:	stmdbge	r5, {r1, r3, r4, r5, r6, r7, r9, fp, sp, lr, pc}
    ac4c:	strmi	r4, [r5], -r2, lsr #12
    ac50:	svc	0x0086f7f8
    ac54:	strtmi	sl, [r8], -r1, lsl #18
    ac58:	strbtmi	r4, [sl], -fp, asr #12
    ac5c:	stmia	lr, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ac60:	svcls	0x0004b340
    ac64:	ldmiblt	pc!, {r0, fp, ip, pc}^	; <UNPREDICTABLE>
    ac68:	stclle	8, cr2, [sl, #-4]
    ac6c:	strbmi	r9, [sl], -r0, lsl #22
    ac70:	ldmdavs	r9, {r6, r9, sl, lr}^
    ac74:	stc2	7, cr15, [r6], #1004	; 0x3ec
    ac78:	suble	r2, r8, r0, lsl #16
    ac7c:	tstlt	r8, r3, lsl #16
    ac80:	b	ffdc8c6c <g_param_spec_ref@plt+0xffdc47cc>
    ac84:			; <UNDEFINED> instruction: 0x4628b115
    ac88:	mrc	7, 4, APSR_nzcv, cr0, cr8, {7}
    ac8c:	blmi	bdd560 <g_param_spec_ref@plt+0xbd90c0>
    ac90:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    ac94:	blls	4e4d04 <g_param_spec_ref@plt+0x4e0864>
    ac98:			; <UNDEFINED> instruction: 0xf04f405a
    ac9c:	cmple	r1, r0, lsl #6
    aca0:	andslt	r4, r5, r8, lsr r6
    aca4:	mvnshi	lr, #12386304	; 0xbd0000
    aca8:	strtmi	r4, [r2], -fp, asr #12
    acac:			; <UNDEFINED> instruction: 0xf0014621
    acb0:	stmdblt	r0!, {r0, r1, r4, r5, r8, fp, ip, sp, lr, pc}
    acb4:			; <UNDEFINED> instruction: 0xf0019803
    acb8:			; <UNDEFINED> instruction: 0x4607f97b
    acbc:			; <UNDEFINED> instruction: 0x464ae7de
    acc0:	strbmi	r4, [r0], -r1, lsr #12
    acc4:	blx	feb48cb6 <g_param_spec_ref@plt+0xfeb44816>
    acc8:	orrslt	r4, r8, #6291456	; 0x600000
    accc:	orrslt	r6, fp, r3, asr #16
    acd0:			; <UNDEFINED> instruction: 0xf8536833
    acd4:	ldrtmi	r7, [r8], -r4, lsr #32
    acd8:	mcr2	7, 7, pc, cr12, cr12, {7}	; <UNPREDICTABLE>
    acdc:	ldrtmi	fp, [r8], -r0, asr #2
    ace0:	stc2	7, cr15, [r6, #-1008]	; 0xfffffc10
    ace4:	strmi	r4, [r1], -sl, asr #12
    ace8:			; <UNDEFINED> instruction: 0xf7fb4640
    acec:	rorslt	pc, fp, #24	; <UNPREDICTABLE>
    acf0:	strcc	r6, [r1], #-2163	; 0xfffff78d
    acf4:	stmiale	fp!, {r0, r1, r5, r7, r9, lr}^
    acf8:	smladxcs	r0, r0, r6, r4
    acfc:	b	ff3c8ce8 <g_param_spec_ref@plt+0xff3c4848>
    ad00:	ldmdami	r7, {r2, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    ad04:			; <UNDEFINED> instruction: 0xf0014478
    ad08:			; <UNDEFINED> instruction: 0x4607f993
    ad0c:	blls	104bec <g_param_spec_ref@plt+0x10074c>
    ad10:	ldmdami	r4, {r0, r8, r9, sl, sp}
    ad14:	ldrbtmi	r6, [r8], #-2201	; 0xfffff767
    ad18:	mcr	7, 6, pc, cr8, cr8, {7}	; <UNPREDICTABLE>
    ad1c:	blls	104bdc <g_param_spec_ref@plt+0x10073c>
    ad20:	ldmdami	r1, {r0, r8, r9, sl, sp}
    ad24:	ldrbtmi	r6, [r8], #-2201	; 0xfffff767
    ad28:	mcr	7, 6, pc, cr0, cr8, {7}	; <UNPREDICTABLE>
    ad2c:			; <UNDEFINED> instruction: 0xf7f94630
    ad30:			; <UNDEFINED> instruction: 0xe7a3eab6
    ad34:	strcs	r9, [r1, -r3, lsl #22]
    ad38:	ldmvs	r9, {r2, r3, fp, lr}
    ad3c:			; <UNDEFINED> instruction: 0xf7f84478
    ad40:			; <UNDEFINED> instruction: 0xe79beeb6
    ad44:	stmib	lr, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ad48:	andeq	fp, r1, r2, lsl #31
    ad4c:	andeq	r0, r0, r4, asr r4
    ad50:	andeq	r5, r0, r4, lsr #23
    ad54:	andeq	r5, r0, sl, lsl #23
    ad58:	andeq	r5, r0, r8, lsl #23
    ad5c:	strdeq	fp, [r1], -ip
    ad60:			; <UNDEFINED> instruction: 0x000056bc
    ad64:	andeq	r5, r0, r6, lsl #22
    ad68:	strdeq	r5, [r0], -r6
    ad6c:	andeq	r5, r0, r4, asr #21
    ad70:	strdlt	fp, [r5], r0
    ad74:	strmi	r4, [r5], -sp, lsr #22
    ad78:	strcs	r9, [r0], -r1, lsl #2
    ad7c:	svcge	0x0002492c
    ad80:	ldrbtmi	r4, [r9], #-2092	; 0xfffff7d4
    ad84:	stmiapl	fp, {r3, r4, r5, r6, sl, lr}^
    ad88:	movwls	r6, #14363	; 0x381b
    ad8c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    ad90:	strls	r9, [r2], -r0, lsl #4
    ad94:	b	14c8d80 <g_param_spec_ref@plt+0x14c48e0>
    ad98:	ldrtmi	sl, [fp], -r1, lsl #18
    ad9c:	strmi	r4, [r4], -sl, ror #12
    ada0:	stmda	ip!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ada4:	blls	77bec <g_param_spec_ref@plt+0x7374c>
    ada8:	fstmdbxle	r4!, {d2-d1}	;@ Deprecated
    adac:	strtmi	r9, [r8], -r0, lsl #18
    adb0:			; <UNDEFINED> instruction: 0x4632463b
    adb4:			; <UNDEFINED> instruction: 0xf7fa6849
    adb8:	strmi	pc, [r5], -pc, lsl #24
    adbc:	tstcs	r1, r8, asr r3
    adc0:			; <UNDEFINED> instruction: 0xf9a4f001
    adc4:	tstlt	r8, r2, lsl #16
    adc8:	b	14c8db4 <g_param_spec_ref@plt+0x14c4914>
    adcc:	strcs	r4, [r0, #-1576]	; 0xfffff9d8
    add0:	mcr	7, 0, pc, cr10, cr8, {7}	; <UNPREDICTABLE>
    add4:			; <UNDEFINED> instruction: 0x4620b114
    add8:	stcl	7, cr15, [r8, #992]!	; 0x3e0
    addc:	blmi	4dd63c <g_param_spec_ref@plt+0x4d919c>
    ade0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    ade4:	blls	e4e54 <g_param_spec_ref@plt+0xe09b4>
    ade8:			; <UNDEFINED> instruction: 0xf04f405a
    adec:	tstle	sl, r0, lsl #6
    adf0:	andlt	r4, r5, r8, lsr #12
    adf4:	ldmdami	r1, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    adf8:			; <UNDEFINED> instruction: 0xf0014478
    adfc:			; <UNDEFINED> instruction: 0x4605f919
    ae00:	stmdacs	r0, {r1, fp, ip, pc}
    ae04:			; <UNDEFINED> instruction: 0xf7f9d0e6
    ae08:			; <UNDEFINED> instruction: 0xe7e3ea34
    ae0c:			; <UNDEFINED> instruction: 0xf0019802
    ae10:	strmi	pc, [r5], -pc, asr #17
    ae14:	blls	c4dec <g_param_spec_ref@plt+0xc094c>
    ae18:	stmdami	r9, {r0, r8, sl, sp}
    ae1c:	ldrbtmi	r6, [r8], #-2201	; 0xfffff767
    ae20:	mcr	7, 2, pc, cr4, cr8, {7}	; <UNPREDICTABLE>
    ae24:			; <UNDEFINED> instruction: 0xf7f9e7ec
    ae28:	svclt	0x0000e91e
    ae2c:	andeq	r0, r0, r4, asr r4
    ae30:	andeq	fp, r1, sl, lsl #28
    ae34:			; <UNDEFINED> instruction: 0x00005ab8
    ae38:	andeq	fp, r1, ip, lsr #27
    ae3c:	andeq	r5, r0, r8, asr #11
    ae40:	andeq	r5, r0, r2, asr #17
    ae44:			; <UNDEFINED> instruction: 0xb095b5f0
    ae48:	strcs	r4, [r0], #-3642	; 0xfffff1c6
    ae4c:			; <UNDEFINED> instruction: 0x46054b3a
    ae50:	tstls	r1, lr, ror r4
    ae54:	strtmi	r9, [r1], -r0, lsl #4
    ae58:	eorscs	r5, r4, #15925248	; 0xf30000
    ae5c:	cdpge	8, 0, cr10, cr3, cr6, {0}
    ae60:	tstls	r3, #1769472	; 0x1b0000
    ae64:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    ae68:	strmi	lr, [r3], #-2509	; 0xfffff633
    ae6c:	mrc	7, 1, APSR_nzcv, cr8, cr8, {7}
    ae70:	ldmdbmi	r3!, {r1, r4, r5, fp, lr}
    ae74:	bmi	cd3c00 <g_param_spec_ref@plt+0xccf760>
    ae78:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
    ae7c:	andscc	pc, r8, sp, lsl #17
    ae80:	tstls	r5, sl, ror r4
    ae84:	bge	12f6b4 <g_param_spec_ref@plt+0x12b214>
    ae88:			; <UNDEFINED> instruction: 0xf7f99209
    ae8c:	stmdbge	r5, {r3, r4, r6, r7, r8, fp, sp, lr, pc}
    ae90:	strmi	r4, [r7], -r2, lsr #12
    ae94:	mcr	7, 3, pc, cr4, cr8, {7}	; <UNPREDICTABLE>
    ae98:	ldrtmi	sl, [r8], -r1, lsl #18
    ae9c:			; <UNDEFINED> instruction: 0x466a4633
    aea0:	svc	0x00acf7f8
    aea4:	eorsle	r2, r6, r0, lsl #16
    aea8:	ldrtmi	r4, [r2], -r8, lsr #12
    aeac:			; <UNDEFINED> instruction: 0xf7fa4621
    aeb0:			; <UNDEFINED> instruction: 0x4605fab7
    aeb4:	strtmi	fp, [r1], -r0, lsr #7
    aeb8:			; <UNDEFINED> instruction: 0xffb6f7fb
    aebc:	orrlt	r6, fp, fp, ror #16
    aec0:	blls	124f70 <g_param_spec_ref@plt+0x120ad0>
    aec4:	eorvs	pc, r4, r2, asr r8	; <UNPREDICTABLE>
    aec8:	ldrtmi	fp, [r0], -r3, lsr #18
    aecc:	stc2	7, cr15, [lr], {252}	; 0xfc
    aed0:	tstle	r3, r1, lsl #16
    aed4:	tstcs	r0, r0, lsr r6
    aed8:			; <UNDEFINED> instruction: 0xf918f001
    aedc:	strcc	r6, [r1], #-2155	; 0xfffff795
    aee0:	stmiale	sp!, {r0, r1, r5, r7, r9, lr}^
    aee4:	strcs	r4, [r0], #-1576	; 0xfffff9d8
    aee8:	ldmib	r8, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    aeec:	tstlt	r8, r3, lsl #16
    aef0:	ldmib	lr!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    aef4:			; <UNDEFINED> instruction: 0x4638b117
    aef8:	ldcl	7, cr15, [r8, #-992]	; 0xfffffc20
    aefc:	blmi	39d74c <g_param_spec_ref@plt+0x3992ac>
    af00:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    af04:	blls	4e4f74 <g_param_spec_ref@plt+0x4e0ad4>
    af08:			; <UNDEFINED> instruction: 0xf04f405a
    af0c:	mrsle	r0, SP_hyp
    af10:	andslt	r4, r5, r0, lsr #12
    af14:	stmdals	r3, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    af18:			; <UNDEFINED> instruction: 0xf84af001
    af1c:	strb	r4, [r5, r4, lsl #12]!
    af20:	strcs	r9, [r1], #-2819	; 0xfffff4fd
    af24:	ldmvs	r9, {r0, r3, fp, lr}
    af28:			; <UNDEFINED> instruction: 0xf7f84478
    af2c:	ldrb	lr, [sp, r0, asr #27]
    af30:	ldm	r8, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    af34:	andeq	fp, r1, ip, lsr sp
    af38:	andeq	r0, r0, r4, asr r4
    af3c:	andeq	r5, r0, r4, lsl #20
    af40:	andeq	r5, r0, r6, asr #18
    af44:	andeq	r5, r0, r8, ror #19
    af48:	andeq	fp, r1, ip, lsl #25
    af4c:	ldrdeq	r5, [r0], -r8
    af50:			; <UNDEFINED> instruction: 0xf7fbb508
    af54:	smlawblt	r8, pc, sp, pc	; <UNPREDICTABLE>
    af58:	pop	{r0, r2, fp, lr}
    af5c:	ldrbtmi	r4, [r8], #-8
    af60:	ldclt	7, cr15, [r6, #-992]	; 0xfffffc20
    af64:	pop	{r0, r1, fp, lr}
    af68:	ldrbtmi	r4, [r8], #-8
    af6c:	ldclt	7, cr15, [r0, #-992]	; 0xfffffc20
    af70:	andeq	r5, r0, sl, lsr r9
    af74:	andeq	r5, r0, r2, asr #18
    af78:	push	{r2, r5, fp, lr}
    af7c:	ldrbtmi	r4, [r8], #-496	; 0xfffffe10
    af80:	addlt	r4, r4, r5, lsl r6
    af84:			; <UNDEFINED> instruction: 0xf7f8460f
    af88:	stmdavs	fp!, {r1, r2, r8, sl, fp, sp, lr, pc}^
    af8c:			; <UNDEFINED> instruction: 0xf7f8b353
    af90:	strcs	lr, [r0], #-3230	; 0xfffff362
    af94:	and	r4, r2, r0, lsl #13
    af98:	adcmi	r6, r3, #7012352	; 0x6b0000
    af9c:	stmdavs	fp!, {r1, r5, r8, fp, ip, lr, pc}
    afa0:			; <UNDEFINED> instruction: 0xf8534641
    afa4:	strcc	r6, [r1], #-36	; 0xffffffdc
    afa8:			; <UNDEFINED> instruction: 0xf7f94630
    afac:			; <UNDEFINED> instruction: 0xf7f8e856
    afb0:			; <UNDEFINED> instruction: 0x4601edd2
    afb4:			; <UNDEFINED> instruction: 0xf7f84638
    afb8:	stmdacs	r0, {r1, r2, r5, r8, sl, fp, sp, lr, pc}
    afbc:	orrlt	sp, lr, ip, ror #3
    afc0:			; <UNDEFINED> instruction: 0x46034c13
    afc4:	andls	r4, r0, r2, lsl #12
    afc8:	tstcs	r8, ip, ror r4
    afcc:	strls	r4, [r2, #-1584]	; 0xfffff9d0
    afd0:			; <UNDEFINED> instruction: 0xf7f99401
    afd4:			; <UNDEFINED> instruction: 0x4631e898
    afd8:	andlt	r4, r4, r8, lsr #12
    afdc:	ldrhmi	lr, [r0, #141]!	; 0x8d
    afe0:	mcrlt	7, 3, pc, cr14, cr8, {7}	; <UNPREDICTABLE>
    afe4:	tstcs	r0, fp, lsl #20
    afe8:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
    afec:	stmib	sp, {r0, r1, r3, fp, lr}^
    aff0:	ldrbtmi	r2, [fp], #-1793	; 0xfffff8ff
    aff4:	ldrbtmi	r4, [r8], #-2570	; 0xfffff5f6
    aff8:	blmi	2afc00 <g_param_spec_ref@plt+0x2ab760>
    affc:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
    b000:	stmib	r8, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b004:	pop	{r2, ip, sp, pc}
    b008:	svclt	0x000081f0
    b00c:	andeq	r5, r0, lr, lsr r9
    b010:	andeq	r0, r0, sp, asr r0
    b014:	andeq	r5, r0, r6, lsl #18
    b018:	andeq	r5, r0, sl, asr #21
    b01c:	muleq	r0, sl, r0
    b020:	ldrdeq	r5, [r0], -r8
    b024:	ldrdeq	r5, [r0], -r2
    b028:	blmi	fdd928 <g_param_spec_ref@plt+0xfd9488>
    b02c:	push	{r1, r3, r4, r5, r6, sl, lr}
    b030:			; <UNDEFINED> instruction: 0xb09047f0
    b034:			; <UNDEFINED> instruction: 0x460458d3
    b038:	stcge	6, cr4, [r8, #-544]	; 0xfffffde0
    b03c:	movwls	r6, #63515	; 0xf81b
    b040:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    b044:			; <UNDEFINED> instruction: 0xf8a4f7fc
    b048:	strtmi	r4, [r0], -r1, lsl #12
    b04c:	stmda	r4, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b050:	movwcs	sl, #3074	; 0xc02
    b054:	rsbvs	r9, r3, r2, lsl #6
    b058:	movwcc	lr, #10692	; 0x29c4
    b05c:	movwcc	lr, #18884	; 0x49c4
    b060:	stmib	r5, {r3, r8, r9, ip, pc}^
    b064:	stmib	r5, {r0, r8, r9, ip, sp}^
    b068:	cmnvs	fp, r3, lsl #6
    b06c:	andls	r4, r1, r7, lsl #12
    b070:	blx	fc906a <g_param_spec_ref@plt+0xfc4bca>
    b074:	ldrtmi	r9, [r8], -r1
    b078:	ldrdls	pc, [r4], -sp
    b07c:	blx	18c9076 <g_param_spec_ref@plt+0x18c4bd6>
    b080:	strbmi	r4, [r0], -r2, lsl #13
    b084:	svc	0x00c4f7f8
    b088:	strmi	r2, [r6], -ip, asr #2
    b08c:			; <UNDEFINED> instruction: 0xf7f84640
    b090:	stmiavs	r1, {r2, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}^
    b094:			; <UNDEFINED> instruction: 0xf7f94620
    b098:			; <UNDEFINED> instruction: 0x2140e890
    b09c:			; <UNDEFINED> instruction: 0xf7f94628
    b0a0:	cmpcs	r0, ip, lsl #17
    b0a4:			; <UNDEFINED> instruction: 0xf7f84638
    b0a8:			; <UNDEFINED> instruction: 0x4622efd8
    b0ac:			; <UNDEFINED> instruction: 0xf7f84631
    b0b0:	ldmdami	lr, {r3, r4, r6, r7, sl, fp, sp, lr, pc}
    b0b4:	ldrtmi	r4, [r3], -r9, asr #12
    b0b8:			; <UNDEFINED> instruction: 0x46524478
    b0bc:	stcl	7, cr15, [sl], #-992	; 0xfffffc20
    b0c0:	strtmi	r4, [r0], -r9, lsr #12
    b0c4:	ldmda	r6!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b0c8:			; <UNDEFINED> instruction: 0x4628b1f8
    b0cc:	stc	7, cr15, [sl], {248}	; 0xf8
    b0d0:	ldrtmi	r4, [r1], -r6, lsl #12
    b0d4:	ldmdami	r6, {r1, r2, r8, r9, ip, sp, pc}
    b0d8:			; <UNDEFINED> instruction: 0xf7f84478
    b0dc:			; <UNDEFINED> instruction: 0x4628ec5c
    b0e0:	bl	fefc90c8 <g_param_spec_ref@plt+0xfefc4c28>
    b0e4:			; <UNDEFINED> instruction: 0xf7f84620
    b0e8:			; <UNDEFINED> instruction: 0x4630ebbc
    b0ec:	bl	fe6c90d4 <g_param_spec_ref@plt+0xfe6c4c34>
    b0f0:	blmi	35d938 <g_param_spec_ref@plt+0x359498>
    b0f4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    b0f8:	blls	3e5168 <g_param_spec_ref@plt+0x3e0cc8>
    b0fc:			; <UNDEFINED> instruction: 0xf04f405a
    b100:	mrsle	r0, LR_mon
    b104:	pop	{r4, ip, sp, pc}
    b108:			; <UNDEFINED> instruction: 0x462087f0
    b10c:	ldmda	sl, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b110:	ldrtmi	r4, [r1], -r6, lsl #12
    b114:	bicsle	r2, lr, r0, lsl #28
    b118:	ldrbtmi	r4, [r9], #-2311	; 0xfffff6f9
    b11c:			; <UNDEFINED> instruction: 0xf7f8e7db
    b120:	svclt	0x0000efa2
    b124:	andeq	fp, r1, r0, ror #22
    b128:	andeq	r0, r0, r4, asr r4
    b12c:	andeq	r5, r0, r4, ror #16
    b130:	andeq	r5, r0, r8, lsl #12
    b134:	muleq	r1, r8, sl
    b138:	andeq	r5, r0, lr, lsl #15
    b13c:			; <UNDEFINED> instruction: 0x4616b5f0
    b140:	strmi	r4, [r5], -sl, lsr #20
    b144:	addlt	r4, r7, sl, lsr #22
    b148:	stmdami	sl!, {r1, r3, r4, r5, r6, sl, lr}
    b14c:	strcs	r4, [r0, -ip, lsl #12]
    b150:	ldrbtmi	r5, [r8], #-2259	; 0xfffff72d
    b154:	movwls	r6, #22555	; 0x581b
    b158:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    b15c:			; <UNDEFINED> instruction: 0xf7f89704
    b160:			; <UNDEFINED> instruction: 0xf7f8ec1a
    b164:			; <UNDEFINED> instruction: 0x4601ebb4
    b168:			; <UNDEFINED> instruction: 0xf7f84628
    b16c:			; <UNDEFINED> instruction: 0xf7f9ef76
    b170:			; <UNDEFINED> instruction: 0x463ae818
    b174:	strtmi	sl, [r1], -r4, lsl #22
    b178:			; <UNDEFINED> instruction: 0xf82ef7fc
    b17c:	movwlt	r9, #32516	; 0x7f04
    b180:	tstcs	r0, sp, lsl fp
    b184:	ldrbtmi	r4, [fp], #-2589	; 0xfffff5e3
    b188:	ldrbtmi	r4, [sl], #-2077	; 0xfffff7e3
    b18c:	stmib	sp, {r3, r4, r8, r9, ip, sp}^
    b190:	ldrbtmi	r3, [r8], #-512	; 0xfffffe00
    b194:	bmi	71de08 <g_param_spec_ref@plt+0x719968>
    b198:	strls	r4, [r2], #-1147	; 0xfffffb85
    b19c:			; <UNDEFINED> instruction: 0xf7f9447a
    b1a0:	stmdals	r4, {r1, r3, r4, r5, r7, fp, sp, lr, pc}
    b1a4:			; <UNDEFINED> instruction: 0xf7f9b108
    b1a8:	bmi	645340 <g_param_spec_ref@plt+0x640ea0>
    b1ac:	ldrbtmi	r4, [sl], #-2832	; 0xfffff4f0
    b1b0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    b1b4:	subsmi	r9, sl, r5, lsl #22
    b1b8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    b1bc:	andlt	sp, r7, r4, lsl r1
    b1c0:			; <UNDEFINED> instruction: 0x4605bdf0
    b1c4:			; <UNDEFINED> instruction: 0x46294630
    b1c8:	ldc	7, cr15, [r2, #-992]	; 0xfffffc20
    b1cc:	ldmdbmi	r1, {r4, r9, fp, lr}
    b1d0:	ldrbtmi	r4, [sl], #-1595	; 0xfffff9c5
    b1d4:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    b1d8:	strvc	lr, [r0, -sp, asr #19]
    b1dc:	svc	0x0024f7f8
    b1e0:	stmdacs	r0, {r2, fp, ip, pc}
    b1e4:	ubfx	sp, pc, #3, #1
    b1e8:	svc	0x003cf7f8
    b1ec:	andeq	fp, r1, r4, asr #20
    b1f0:	andeq	r0, r0, r4, asr r4
    b1f4:	andeq	r5, r0, r2, ror #15
    b1f8:	andeq	r5, r0, r6, lsr r9
    b1fc:	andeq	r5, r0, r2, asr #15
    b200:	strdeq	r3, [r0], -lr
    b204:			; <UNDEFINED> instruction: 0x000057b0
    b208:	andeq	r5, r0, r8, lsr r7
    b20c:	ldrdeq	fp, [r1], -lr
    b210:			; <UNDEFINED> instruction: 0xfffffe53
    b214:	muleq	r0, lr, r7
    b218:			; <UNDEFINED> instruction: 0x4616b5f0
    b21c:	addlt	r4, r7, r6, lsr #20
    b220:	strmi	r4, [ip], -r6, lsr #22
    b224:			; <UNDEFINED> instruction: 0x4605447a
    b228:	ldmpl	r3, {r8, r9, sl, sp}^
    b22c:	movwls	r6, #22555	; 0x581b
    b230:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    b234:			; <UNDEFINED> instruction: 0xf7f89704
    b238:	strmi	lr, [r1], -sl, asr #22
    b23c:			; <UNDEFINED> instruction: 0xf7f84628
    b240:			; <UNDEFINED> instruction: 0xf7f8ef0c
    b244:	blge	147104 <g_param_spec_ref@plt+0x142c64>
    b248:			; <UNDEFINED> instruction: 0x4621463a
    b24c:	mrc2	7, 1, pc, cr6, cr12, {7}
    b250:	movwlt	r9, #15108	; 0x3b04
    b254:	tstcs	r0, sl, lsl fp
    b258:	ldrbtmi	r4, [fp], #-2586	; 0xfffff5e6
    b25c:	ldrbtmi	r4, [sl], #-2074	; 0xfffff7e6
    b260:	stmib	sp, {r2, r3, r5, r8, r9, ip, sp}^
    b264:	ldrbtmi	r3, [r8], #-512	; 0xfffffe00
    b268:	bmi	65ded0 <g_param_spec_ref@plt+0x659a30>
    b26c:	strls	r4, [r2], #-1147	; 0xfffffb85
    b270:			; <UNDEFINED> instruction: 0xf7f9447a
    b274:	stmdals	r4, {r4, r6, fp, sp, lr, pc}
    b278:			; <UNDEFINED> instruction: 0xf7f8b108
    b27c:	bmi	58726c <g_param_spec_ref@plt+0x582dcc>
    b280:	ldrbtmi	r4, [sl], #-2830	; 0xfffff4f2
    b284:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    b288:	subsmi	r9, sl, r5, lsl #22
    b28c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    b290:	andlt	sp, r7, pc, lsl #2
    b294:			; <UNDEFINED> instruction: 0x4605bdf0
    b298:	strtmi	r4, [r1], -pc, lsl #16
    b29c:			; <UNDEFINED> instruction: 0xf7f84478
    b2a0:			; <UNDEFINED> instruction: 0x4630eb7a
    b2a4:			; <UNDEFINED> instruction: 0xf7f84629
    b2a8:	stmdals	r4, {r2, r5, r7, sl, fp, sp, lr, pc}
    b2ac:	mvnle	r2, r0, lsl #16
    b2b0:			; <UNDEFINED> instruction: 0xf7f8e7e5
    b2b4:	svclt	0x0000eed8
    b2b8:	andeq	fp, r1, r8, ror #18
    b2bc:	andeq	r0, r0, r4, asr r4
    b2c0:	andeq	r5, r0, r2, ror #16
    b2c4:	andeq	r5, r0, lr, ror #13
    b2c8:	andeq	r3, r0, sl, lsr #28
    b2cc:	andeq	r5, r0, r0, lsl r7
    b2d0:	andeq	r5, r0, r4, ror #12
    b2d4:	andeq	fp, r1, sl, lsl #18
    b2d8:	andeq	r5, r0, r4, ror #13
    b2dc:	push	{r0, r1, r4, r6, fp, sp, lr}
    b2e0:	strdlt	r4, [r6], r0
    b2e4:	andls	r4, r5, #15728640	; 0xf00000
    b2e8:			; <UNDEFINED> instruction: 0x4615b333
    b2ec:	b	ffbc92d4 <g_param_spec_ref@plt+0xffbc4e34>
    b2f0:	strmi	r2, [r0], r0, lsl #8
    b2f4:	and	r9, r2, r5
    b2f8:	adcmi	r6, r3, #7012352	; 0x6b0000
    b2fc:	stmdavs	fp!, {r2, r3, r4, r8, fp, ip, lr, pc}
    b300:			; <UNDEFINED> instruction: 0xf8534641
    b304:	strcc	r6, [r1], #-36	; 0xffffffdc
    b308:			; <UNDEFINED> instruction: 0xf7f84630
    b30c:			; <UNDEFINED> instruction: 0xf7f8eea6
    b310:	strmi	lr, [r1], -r2, lsr #24
    b314:			; <UNDEFINED> instruction: 0xf7f84638
    b318:	stmdacs	r0, {r1, r2, r4, r5, r6, r8, r9, fp, sp, lr, pc}
    b31c:	cmplt	lr, ip, ror #3
    b320:	ldrtmi	r4, [r9], -pc, lsl #16
    b324:			; <UNDEFINED> instruction: 0xf7f84478
    b328:			; <UNDEFINED> instruction: 0x4631eb36
    b32c:	andlt	r4, r6, r8, lsr #12
    b330:	ldrhmi	lr, [r0, #141]!	; 0x8d
    b334:	stcllt	7, cr15, [r4], {248}	; 0xf8
    b338:	tstcs	r0, sl, lsl #22
    b33c:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    b340:	ldrbtmi	r4, [sl], #-2058	; 0xfffff7f6
    b344:	stmib	sp, {r6, r8, r9, ip, sp}^
    b348:	ldrbtmi	r3, [r8], #-512	; 0xfffffe00
    b34c:	bmi	25df74 <g_param_spec_ref@plt+0x259ad4>
    b350:	smlsdxls	r2, fp, r4, r4
    b354:			; <UNDEFINED> instruction: 0xf7f8447a
    b358:	ldrdlt	lr, [r6], -lr	; <UNPREDICTABLE>
    b35c:	ldrhhi	lr, [r0, #141]!	; 0x8d
    b360:	andeq	r5, r0, r0, lsr #13
    b364:	andeq	r5, r0, lr, ror r7
    b368:	andeq	r5, r0, r6, asr r6
    b36c:	andeq	r3, r0, r6, asr #26
    b370:	andeq	r5, r0, r4, asr #12
    b374:	andeq	r5, r0, r0, lsl #11
    b378:	svcmi	0x00f0e92d
    b37c:	blmi	fe9375b0 <g_param_spec_ref@plt+0xfe933110>
    b380:	tstls	r7, r7, lsl #12
    b384:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    b388:			; <UNDEFINED> instruction: 0xac0849a2
    b38c:	ldrbtmi	r4, [r9], #-2210	; 0xfffff75e
    b390:	ldrbtmi	r4, [r8], #-3746	; 0xfffff15e
    b394:	ldrbtmi	r5, [lr], #-2251	; 0xfffff735
    b398:	movwls	r6, #38939	; 0x981b
    b39c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    b3a0:			; <UNDEFINED> instruction: 0xf8cd9206
    b3a4:			; <UNDEFINED> instruction: 0xf7f88020
    b3a8:	bge	1c70d8 <g_param_spec_ref@plt+0x1c2c38>
    b3ac:	strtmi	sl, [r3], -r7, lsl #18
    b3b0:			; <UNDEFINED> instruction: 0xf7f89004
    b3b4:	stmdacs	r0, {r2, r5, r8, sl, fp, sp, lr, pc}
    b3b8:	rschi	pc, r6, r0
    b3bc:			; <UNDEFINED> instruction: 0xf7fb4638
    b3c0:	strmi	pc, [r1], sp, lsr #22
    b3c4:			; <UNDEFINED> instruction: 0xf7fb4638
    b3c8:	strmi	pc, [r5], -sp, lsr #23
    b3cc:			; <UNDEFINED> instruction: 0xf7fb4638
    b3d0:	ldrdls	pc, [r5], -r5
    b3d4:	blx	febc73e0 <g_param_spec_ref@plt+0xfebc2f40>
    b3d8:	strbmi	r9, [r2], -r5, lsl #18
    b3dc:	cdp2	0, 12, cr15, cr12, cr1, {0}
    b3e0:			; <UNDEFINED> instruction: 0xf7fd4682
    b3e4:			; <UNDEFINED> instruction: 0x4601fc55
    b3e8:			; <UNDEFINED> instruction: 0xf7f84638
    b3ec:			; <UNDEFINED> instruction: 0xf7fdee36
    b3f0:	stmdacs	r0, {r0, r2, r3, r4, r5, r6, r8, sl, fp, ip, sp, lr, pc}
    b3f4:	adcshi	pc, pc, r0
    b3f8:	andcs	r4, r8, #8978432	; 0x890000
    b3fc:	ldrbtmi	r2, [r8], #-256	; 0xffffff00
    b400:	b	ff2493e8 <g_param_spec_ref@plt+0xff244f48>
    b404:	strbmi	r4, [r9], -r7, lsl #17
    b408:			; <UNDEFINED> instruction: 0xf7f84478
    b40c:	stmmi	r6, {r2, r6, r7, r9, fp, sp, lr, pc}
    b410:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    b414:	b	fefc93fc <g_param_spec_ref@plt+0xfefc4f5c>
    b418:			; <UNDEFINED> instruction: 0xf0014628
    b41c:	strmi	pc, [r1], -r1, lsl #31
    b420:	ldrbtmi	r4, [r8], #-2178	; 0xfffff77e
    b424:	b	fedc940c <g_param_spec_ref@plt+0xfedc4f6c>
    b428:	ldrbmi	r4, [r1], -r1, lsl #17
    b42c:			; <UNDEFINED> instruction: 0xf7f84478
    b430:	stmmi	r0, {r1, r4, r5, r7, r9, fp, sp, lr, pc}
    b434:			; <UNDEFINED> instruction: 0xf7f84478
    b438:	strtmi	lr, [r2], -lr, lsr #21
    b43c:	ldrtmi	r2, [r8], -r0, lsl #2
    b440:	mrc2	7, 6, pc, cr0, cr9, {7}
    b444:	stmdacs	r0, {r0, r7, r9, sl, lr}
    b448:	sbchi	pc, r3, r0
    b44c:	strcs	r4, [r0, #-2682]	; 0xfffff586
    b450:			; <UNDEFINED> instruction: 0x464b497a
    b454:	strls	r4, [r1, #-1146]	; 0xfffffb86
    b458:	strls	r4, [r0, #-1145]	; 0xfffffb87
    b45c:			; <UNDEFINED> instruction: 0xf7f84638
    b460:	bmi	1e06bf8 <g_param_spec_ref@plt+0x1e02758>
    b464:			; <UNDEFINED> instruction: 0x464b4977
    b468:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    b46c:	ldrbtmi	r5, [r9], #-1280	; 0xfffffb00
    b470:			; <UNDEFINED> instruction: 0xf7f84638
    b474:			; <UNDEFINED> instruction: 0x4629edda
    b478:	ldrtmi	r4, [r8], -r2, lsr #12
    b47c:			; <UNDEFINED> instruction: 0xffd0f7f9
    b480:	stmdacs	r0, {r0, r2, r9, sl, lr}
    b484:	addhi	pc, r9, r0
    b488:	strtmi	r2, [r8], -r0, lsl #2
    b48c:	stc2l	7, cr15, [ip], {251}	; 0xfb
    b490:			; <UNDEFINED> instruction: 0xb1ab686b
    b494:	asrslt	pc, pc	; <illegal shifter operand>	; <UNPREDICTABLE>
    b498:			; <UNDEFINED> instruction: 0xf8df2400
    b49c:			; <UNDEFINED> instruction: 0x462681b0
    b4a0:	ldrbtmi	r4, [r8], #1275	; 0x4fb
    b4a4:	movwcs	r6, #2088	; 0x828
    b4a8:			; <UNDEFINED> instruction: 0x4641465a
    b4ac:	eoreq	pc, r4, r0, asr r8	; <UNPREDICTABLE>
    b4b0:	stmib	sp, {r0, sl, ip, sp}^
    b4b4:			; <UNDEFINED> instruction: 0xf7f86600
    b4b8:	stmdavs	fp!, {r3, r4, r5, r7, r8, sl, fp, sp, lr, pc}^
    b4bc:	ldmle	r1!, {r0, r1, r5, r7, r9, lr}^
    b4c0:	strcs	r4, [r0], #-2659	; 0xfffff59d
    b4c4:	strtmi	r4, [fp], -r3, ror #18
    b4c8:			; <UNDEFINED> instruction: 0x4638447a
    b4cc:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
    b4d0:			; <UNDEFINED> instruction: 0xf7f84400
    b4d4:	bmi	1846b84 <g_param_spec_ref@plt+0x18426e4>
    b4d8:	strtmi	r4, [fp], -r0, ror #18
    b4dc:	ldrdhi	pc, [r0, pc]
    b4e0:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    b4e4:	stmib	sp, {r3, r4, r5, r9, sl, lr}^
    b4e8:	ldrbtmi	r4, [r8], #1024	; 0x400
    b4ec:	ldc	7, cr15, [ip, #992]	; 0x3e0
    b4f0:			; <UNDEFINED> instruction: 0x4623495c
    b4f4:	ldrbtmi	r4, [r9], #-1602	; 0xfffff9be
    b4f8:	stmib	sp, {r3, r4, r5, r9, sl, lr}^
    b4fc:			; <UNDEFINED> instruction: 0xf7f84400
    b500:			; <UNDEFINED> instruction: 0x4621ed94
    b504:			; <UNDEFINED> instruction: 0xf7f84620
    b508:	strmi	lr, [r6], -r4, asr #22
    b50c:	svc	0x0016f7f8
    b510:			; <UNDEFINED> instruction: 0x46234638
    b514:	tstcs	r8, r2, lsr #12
    b518:	andhi	pc, r4, sp, asr #17
    b51c:	strls	r9, [r0], #-1026	; 0xfffffbfe
    b520:	bl	feec9508 <g_param_spec_ref@plt+0xfeec5068>
    b524:			; <UNDEFINED> instruction: 0xf7f84650
    b528:			; <UNDEFINED> instruction: 0xf1b9e97e
    b52c:	andle	r0, r2, r0, lsl #30
    b530:			; <UNDEFINED> instruction: 0xf7f84648
    b534:			; <UNDEFINED> instruction: 0x4628eeb4
    b538:			; <UNDEFINED> instruction: 0xf7f84634
    b53c:			; <UNDEFINED> instruction: 0xb11eeeb0
    b540:	strcs	r4, [r0], #-1584	; 0xfffff9d0
    b544:	mcr	7, 2, pc, cr10, cr8, {7}	; <UNPREDICTABLE>
    b548:	tstlt	r8, r8, lsl #16
    b54c:	mrc	7, 4, APSR_nzcv, cr0, cr8, {7}
    b550:	tstlt	r3, r4, lsl #22
    b554:			; <UNDEFINED> instruction: 0xf7f84618
    b558:	bmi	1105e08 <g_param_spec_ref@plt+0x1101968>
    b55c:	ldrbtmi	r4, [sl], #-2860	; 0xfffff4d4
    b560:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    b564:	subsmi	r9, sl, r9, lsl #22
    b568:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    b56c:	strtmi	sp, [r0], -sp, asr #2
    b570:	pop	{r0, r1, r3, ip, sp, pc}
    b574:	strdcs	r8, [r9], -r0
    b578:	blx	174758e <g_param_spec_ref@plt+0x17430ee>
    b57c:	ldmdami	fp!, {r0, r9, sl, lr}
    b580:			; <UNDEFINED> instruction: 0xf7f84478
    b584:	ldr	lr, [r7, -r8, lsl #20]!
    b588:	stmdals	r8, {r0, r2, r9, sl, lr}
    b58c:	ldc2	0, cr15, [r0, #-0]
    b590:	strtmi	r4, [r8], -r4, lsl #12
    b594:	stmdb	r6, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b598:	bls	2454f8 <g_param_spec_ref@plt+0x241058>
    b59c:	blmi	d139e4 <g_param_spec_ref@plt+0xd0f544>
    b5a0:	ldmvs	r2, {r2, r4, r5, fp, lr}
    b5a4:	ldrbtmi	r4, [r8], #-1147	; 0xfffffb85
    b5a8:	stmib	sp, {r3, r4, r6, r8, r9, ip, sp}^
    b5ac:	andls	r3, r2, #0
    b5b0:	bmi	c9e27c <g_param_spec_ref@plt+0xc99ddc>
    b5b4:	ldrbtmi	r4, [fp], #-2098	; 0xfffff7ce
    b5b8:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    b5bc:	mcr	7, 5, pc, cr10, cr8, {7}	; <UNPREDICTABLE>
    b5c0:	ldmpl	r0!, {r4, r5, r8, r9, fp, lr}^
    b5c4:	ldmib	r8, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b5c8:	strtmi	r4, [r0], -r5, lsl #12
    b5cc:	b	a495b4 <g_param_spec_ref@plt+0xa45114>
    b5d0:	bls	245340 <g_param_spec_ref@plt+0x240ea0>
    b5d4:	blmi	b13a1c <g_param_spec_ref@plt+0xb0f57c>
    b5d8:	ldmvs	r2, {r2, r3, r5, fp, lr}
    b5dc:	ldrbtmi	r4, [r8], #-1147	; 0xfffffb85
    b5e0:	stmib	sp, {r3, r4, r6, r8, r9, ip, sp}^
    b5e4:	andls	r3, r2, #0
    b5e8:	bmi	a9e294 <g_param_spec_ref@plt+0xa99df4>
    b5ec:	ldrbtmi	r4, [fp], #-2090	; 0xfffff7d6
    b5f0:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    b5f4:	mcr	7, 4, pc, cr14, cr8, {7}	; <UNPREDICTABLE>
    b5f8:	ldmpl	r0!, {r1, r5, r8, r9, fp, lr}^
    b5fc:	ldmib	ip!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b600:	strtmi	r4, [r0], -r1, lsl #13
    b604:	b	3495ec <g_param_spec_ref@plt+0x34514c>
    b608:			; <UNDEFINED> instruction: 0xf7f8e720
    b60c:	svclt	0x0000ed2c
    b610:	andeq	r0, r0, r4, asr r4
    b614:	strdeq	fp, [r1], -lr
    b618:	andeq	r5, r0, r6, asr #12
    b61c:	strdeq	fp, [r1], -r6
    b620:	andeq	r5, r0, sl, lsl r6
    b624:	andeq	r5, r0, r8, lsr #12
    b628:	andeq	r5, r0, r2, lsr r6
    b62c:	andeq	r5, r0, r6, lsr r6
    b630:	andeq	r5, r0, r0, asr #12
    b634:	andeq	r5, r0, ip, asr #12
    b638:			; <UNDEFINED> instruction: 0xfffffdc1
    b63c:			; <UNDEFINED> instruction: 0x00003bb8
    b640:			; <UNDEFINED> instruction: 0xfffffe71
    b644:			; <UNDEFINED> instruction: 0x00003bb2
    b648:			; <UNDEFINED> instruction: 0xfffffb85
    b64c:	ldrdeq	r5, [r0], -r2
    b650:			; <UNDEFINED> instruction: 0xfffffc71
    b654:	andeq	r3, r0, r4, lsr #22
    b658:			; <UNDEFINED> instruction: 0xfffffa95
    b65c:	andeq	r3, r0, lr, lsl fp
    b660:			; <UNDEFINED> instruction: 0xfffffa63
    b664:			; <UNDEFINED> instruction: 0x000055b6
    b668:	andeq	fp, r1, lr, lsr #12
    b66c:	andeq	r5, r0, ip, ror #8
    b670:	andeq	r5, r0, r8, lsl r5
    b674:	andeq	r5, r0, sl, ror #9
    b678:	ldrdeq	r5, [r0], -r6
    b67c:	andeq	r5, r0, ip, lsl r3
    b680:	ldrdeq	r3, [r0], -r6
    b684:	andeq	r0, r0, r8, lsr r4
    b688:	andeq	r5, r0, r0, ror #9
    b68c:	andeq	r5, r0, r2, asr #32
    b690:	muleq	r0, sl, r4
    b694:	andeq	r5, r0, r4, ror #5
    b698:	muleq	r0, lr, sl
    b69c:			; <UNDEFINED> instruction: 0xf7f8b508
    b6a0:	andcs	lr, r0, r0, ror #18
    b6a4:	svclt	0x0000bd08
    b6a8:	svcmi	0x00f0e92d
    b6ac:	stcmi	0, cr11, [ip], #652	; 0x28c
    b6b0:	blmi	feb14eb8 <g_param_spec_ref@plt+0xfeb10a18>
    b6b4:	ldrbtmi	r4, [ip], #-1541	; 0xfffff9fb
    b6b8:	smlabtcs	r6, sp, r9, lr
    b6bc:	ldrtmi	sl, [r1], -sp, lsl #16
    b6c0:	subscs	r5, r0, #14876672	; 0xe30000
    b6c4:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    b6c8:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    b6cc:			; <UNDEFINED> instruction: 0x9321681b
    b6d0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    b6d4:	stmdbhi	sl, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    b6d8:	strvs	lr, [r8], -sp, asr #19
    b6dc:	b	496c4 <g_param_spec_ref@plt+0x45224>
    b6e0:	ldrbcs	r4, [r1, -r1, lsr #17]!
    b6e4:	ldrbtcs	r4, [r4], #-2465	; 0xfffff65f
    b6e8:	andls	r4, ip, r8, ror r4
    b6ec:	ldrbtmi	r4, [r9], #-2208	; 0xfffff760
    b6f0:			; <UNDEFINED> instruction: 0xf10d4ba0
    b6f4:	bmi	fe80d77c <g_param_spec_ref@plt+0xfe8092dc>
    b6f8:	ldrbtmi	r4, [fp], #-1144	; 0xfffffb88
    b6fc:	tstls	r3, #1073741828	; 0x40000004
    b700:	ldrbtmi	r2, [sl], #-263	; 0xfffffef9
    b704:	subsmi	pc, r0, sp, lsl #17
    b708:	bge	26ff70 <g_param_spec_ref@plt+0x26bad0>
    b70c:	andsls	r9, r0, #-2147483643	; 0x80000005
    b710:			; <UNDEFINED> instruction: 0xf88daa0a
    b714:	andsls	r7, r7, #52	; 0x34
    b718:	ldc	7, cr15, [r0, #992]	; 0x3e0
    b71c:	ldrtmi	sl, [r2], -ip, lsl #18
    b720:			; <UNDEFINED> instruction: 0xf7f84604
    b724:	bge	1c5fa4 <g_param_spec_ref@plt+0x1c1b04>
    b728:	strtmi	sl, [r0], -r7, lsl #18
    b72c:			; <UNDEFINED> instruction: 0xf7f84643
    b730:	stmdacs	r0, {r1, r2, r5, r6, r8, r9, fp, sp, lr, pc}
    b734:	adchi	pc, lr, r0
    b738:	strbmi	r4, [r2], -r8, lsr #12
    b73c:			; <UNDEFINED> instruction: 0xf7fb4631
    b740:	strmi	pc, [r5], -r7, lsl #18
    b744:			; <UNDEFINED> instruction: 0xf0002800
    b748:	svcls	0x000980cb
    b74c:	teqle	ip, r0, lsl #30
    b750:			; <UNDEFINED> instruction: 0xf7fc4641
    b754:			; <UNDEFINED> instruction: 0xf1b0feb7
    b758:			; <UNDEFINED> instruction: 0x46803fff
    b75c:	sbcshi	pc, r4, r0
    b760:	stmmi	r6, {r0, r9, sl, lr}
    b764:			; <UNDEFINED> instruction: 0xf7f84478
    b768:			; <UNDEFINED> instruction: 0x4639e916
    b76c:			; <UNDEFINED> instruction: 0xf7f84638
    b770:	vldr	s28, [sp, #64]	; 0x40
    b774:	vmov.f64	d7, #90	; 0x3ed00000  0.4062500
    b778:	vsqrt.f64	d23, d0
    b77c:			; <UNDEFINED> instruction: 0x4606fa10
    b780:	adchi	pc, r0, r0, lsl #6
    b784:			; <UNDEFINED> instruction: 0xf7f84630
    b788:			; <UNDEFINED> instruction: 0x4640edda
    b78c:	ldc	7, cr15, [r0], {248}	; 0xf8
    b790:	stmdacs	r0, {r3, fp, ip, pc}
    b794:			; <UNDEFINED> instruction: 0x4628d17b
    b798:	stmdb	r6!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b79c:			; <UNDEFINED> instruction: 0x4630b116
    b7a0:	ldc	7, cr15, [ip, #-992]	; 0xfffffc20
    b7a4:			; <UNDEFINED> instruction: 0x4620b114
    b7a8:	stmdb	r0, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b7ac:	blmi	1b5e184 <g_param_spec_ref@plt+0x1b59ce4>
    b7b0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    b7b4:	blls	865824 <g_param_spec_ref@plt+0x861384>
    b7b8:			; <UNDEFINED> instruction: 0xf04f405a
    b7bc:			; <UNDEFINED> instruction: 0xf0400300
    b7c0:	ldrtmi	r8, [r8], -sp, asr #1
    b7c4:	pop	{r0, r1, r5, ip, sp, pc}
    b7c8:			; <UNDEFINED> instruction: 0xf7fd8ff0
    b7cc:	strmi	pc, [r7], -r1, lsl #16
    b7d0:	rsble	r2, r9, r0, lsl #16
    b7d4:	stmdami	ip!, {r0, r1, r3, r5, r6, r8, fp, lr}^
    b7d8:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    b7dc:	ldm	sl, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b7e0:			; <UNDEFINED> instruction: 0xf7fd4628
    b7e4:			; <UNDEFINED> instruction: 0xf001f81f
    b7e8:	strmi	pc, [r1], -fp, lsr #28
    b7ec:	ldrbtmi	r4, [r8], #-2151	; 0xfffff799
    b7f0:	ldm	r0, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b7f4:	ldrtmi	r4, [r1], -r2, asr #12
    b7f8:			; <UNDEFINED> instruction: 0xf7fc4628
    b7fc:	pkhbtmi	pc, r2, fp, lsl #30	; <UNPREDICTABLE>
    b800:			; <UNDEFINED> instruction: 0xf0002800
    b804:	mulcs	r1, r7, r0
    b808:	blx	54781c <g_param_spec_ref@plt+0x54337c>
    b80c:	andcs	r4, r2, r0, lsl #13
    b810:	blx	447824 <g_param_spec_ref@plt+0x443384>
    b814:	ldrdne	pc, [r4], -sl
    b818:	stmdbcs	r0, {r0, r7, r9, sl, lr}
    b81c:	addhi	pc, r7, r0, asr #32
    b820:	ldrbtmi	r4, [sl], #-2651	; 0xfffff5a5
    b824:	ldrbtmi	r4, [r8], #-2139	; 0xfffff7a5
    b828:	ldm	r4!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b82c:	ldrdcs	pc, [r4], -sl
    b830:	blmi	1678500 <g_param_spec_ref@plt+0x1674060>
    b834:			; <UNDEFINED> instruction: 0xf8df2700
    b838:	logmiez	f3, f4
    b83c:	ldrbtmi	r4, [fp], #1147	; 0x47b
    b840:	strmi	lr, [r4, #-2509]	; 0xfffff633
    b844:			; <UNDEFINED> instruction: 0x461d447e
    b848:	ldrdcs	pc, [r0], -sl
    b84c:	smlsdcc	r1, r8, r6, r4
    b850:	stmdavs	r1!, {r2, r4, fp, sp, lr}
    b854:	ldm	lr, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b858:	strbmi	r6, [r1], -r2, ror #16
    b85c:			; <UNDEFINED> instruction: 0xf7f84630
    b860:	stmiavs	r2!, {r1, r3, r4, r7, fp, sp, lr, pc}
    b864:	strtmi	r4, [r8], -r9, asr #12
    b868:	ldm	r4, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b86c:	ldrbtmi	r4, [r8], #-2125	; 0xfffff7b3
    b870:	ldm	r0, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b874:	ldrdcs	pc, [r4], -sl
    b878:	stmiale	r5!, {r1, r3, r4, r5, r7, r9, lr}^
    b87c:	strmi	lr, [r4, #-2525]	; 0xfffff623
    b880:	smlsdcs	r0, r0, r6, r4
    b884:	stc	7, cr15, [sl, #-992]	; 0xfffffc20
    b888:	strcs	r9, [r0], -r8, lsl #16
    b88c:			; <UNDEFINED> instruction: 0xf7f8b1b0
    b890:			; <UNDEFINED> instruction: 0xe780ecf0
    b894:			; <UNDEFINED> instruction: 0xf0009808
    b898:	strmi	pc, [r7], -fp, lsl #23
    b89c:	stmdacs	r0, {r3, fp, ip, pc}
    b8a0:			; <UNDEFINED> instruction: 0xf7f8d080
    b8a4:	ldrb	lr, [sp, -r6, ror #25]!
    b8a8:	stmdami	r0, {r0, r1, r2, r3, r4, r5, r8, fp, lr}^
    b8ac:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    b8b0:	ldmda	r0!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b8b4:	strcs	r9, [r0], -r8, lsl #16
    b8b8:	mvnle	r2, r0, lsl #16
    b8bc:			; <UNDEFINED> instruction: 0xf7f84628
    b8c0:			; <UNDEFINED> instruction: 0xe76fe894
    b8c4:	blvc	ff2073bc <g_param_spec_ref@plt+0xff202f1c>
    b8c8:	vst2.8	{d20,d22}, [pc :256], r9
    b8cc:			; <UNDEFINED> instruction: 0x4632707a
    b8d0:	mrc	4, 0, r4, cr7, cr9, {3}
    b8d4:	blx	1a11e <g_param_spec_ref@plt+0x15c7e>
    b8d8:			; <UNDEFINED> instruction: 0xf7f8f003
    b8dc:	smmlsr	r1, r2, ip, lr
    b8e0:	tstcs	r0, r8, lsl #16
    b8e4:	smladxcs	r1, r3, sl, r4
    b8e8:	stmvs	r0, {r0, r1, r4, r5, r8, r9, fp, lr}
    b8ec:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
    b8f0:	andcc	lr, r0, #3358720	; 0x334000
    b8f4:	andls	r4, r2, r1, lsr fp
    b8f8:	ldrbtmi	r4, [fp], #-2609	; 0xfffff5cf
    b8fc:	ldrbtmi	r4, [sl], #-2097	; 0xfffff7cf
    b900:			; <UNDEFINED> instruction: 0xf7f84478
    b904:	strb	lr, [r9, r8, lsl #26]
    b908:	tstcs	r0, r8, lsl #16
    b90c:	blmi	bde1cc <g_param_spec_ref@plt+0xbd9d2c>
    b910:	ldrbtmi	r6, [sl], #-2176	; 0xfffff780
    b914:	stmib	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    b918:	blmi	b58120 <g_param_spec_ref@plt+0xb53c80>
    b91c:	bmi	b6f92c <g_param_spec_ref@plt+0xb6b48c>
    b920:	stmdami	sp!, {r0, r1, r3, r4, r5, r6, sl, lr}
    b924:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    b928:	ldcl	7, cr15, [r4], #992	; 0x3e0
    b92c:	bmi	b0583c <g_param_spec_ref@plt+0xb0139c>
    b930:			; <UNDEFINED> instruction: 0xe777447a
    b934:	tstcs	r0, r8, lsl #16
    b938:	strcs	r4, [r1, -r9, lsr #20]
    b93c:	stmvs	r0, {r0, r3, r5, r8, r9, fp, lr}
    b940:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
    b944:	andcc	lr, r0, #3358720	; 0x334000
    b948:	andls	r4, r2, r7, lsr #22
    b94c:	ldrbtmi	r4, [fp], #-2599	; 0xfffff5d9
    b950:	ldrbtmi	r4, [sl], #-2087	; 0xfffff7d9
    b954:			; <UNDEFINED> instruction: 0xf7f84478
    b958:	sbfx	lr, lr, #25, #12
    b95c:	bl	fe0c9944 <g_param_spec_ref@plt+0xfe0c54a4>
    b960:	ldrdeq	fp, [r1], -r6
    b964:	andeq	r0, r0, r4, asr r4
    b968:	andeq	r5, r0, r4, lsr r4
    b96c:	andeq	r5, r0, r6, lsr r4
    b970:	andeq	r5, r0, r8, asr r4
    b974:	andeq	r4, r0, r6, asr #14
    b978:	andeq	r5, r0, r6, lsr r4
    b97c:	andeq	r5, r0, r0, ror #9
    b980:	ldrdeq	fp, [r1], -ip
    b984:	muleq	r0, ip, ip
    b988:	andeq	r5, r0, r6, lsl #9
    b98c:	andeq	r5, r0, r2, lsl #9
    b990:	andeq	r5, r0, r6, lsl #1
    b994:	andeq	r5, r0, sl, lsr #7
    b998:	ldrdeq	r5, [r0], -r0
    b99c:	andeq	r5, r0, lr, lsr #7
    b9a0:			; <UNDEFINED> instruction: 0x000053b8
    b9a4:	andeq	r5, r0, sl, lsl #7
    b9a8:	andeq	r4, r0, ip, asr #23
    b9ac:			; <UNDEFINED> instruction: 0x000053b2
    b9b0:			; <UNDEFINED> instruction: 0xfffffdc9
    b9b4:	muleq	r0, ip, r2
    b9b8:	muleq	r0, r6, r3
    b9bc:	andeq	r5, r0, r2, ror r2
    b9c0:	andeq	r5, r0, r2, ror r2
    b9c4:	muleq	r0, r0, r7
    b9c8:	andeq	r5, r0, lr, lsl #6
    b9cc:	andeq	r5, r0, r0, ror r3
    b9d0:	strdeq	r5, [r0], -ip
    b9d4:	andeq	r5, r0, ip, asr #4
    b9d8:	andeq	r3, r0, sl, ror #14
    b9dc:	andeq	r5, r0, r4, asr #16
    b9e0:	andeq	r5, r0, r4, ror r2
    b9e4:	andeq	r5, r0, r2, asr #6
    b9e8:	andeq	r5, r0, r2, ror #4
    b9ec:	andeq	r5, r0, lr, lsl r2
    b9f0:	andeq	r3, r0, ip, lsr r7
    b9f4:	andcs	fp, r0, #16, 10	; 0x4000000
    b9f8:	blmi	2dea28 <g_param_spec_ref@plt+0x2da588>
    b9fc:	stmiapl	r3!, {r2, r3, r4, r5, r6, sl, lr}^
    ba00:	andsvs	r6, sl, r8, lsl r8
    ba04:			; <UNDEFINED> instruction: 0xf7f8b108
    ba08:	blmi	246a98 <g_param_spec_ref@plt+0x2425f8>
    ba0c:	stmiapl	r3!, {r9, sp}^
    ba10:	andsvs	r6, sl, r8, lsl r8
    ba14:			; <UNDEFINED> instruction: 0xf7f7b108
    ba18:	blmi	187638 <g_param_spec_ref@plt+0x183198>
    ba1c:	stmiapl	r3!, {r9, sp}^
    ba20:	ldclt	0, cr6, [r0, #-104]	; 0xffffff98
    ba24:	muleq	r1, r0, r1
    ba28:	andeq	r0, r0, r8, asr #8
    ba2c:	andeq	r0, r0, ip, asr r4
    ba30:	andeq	r0, r0, r0, lsr #8
    ba34:			; <UNDEFINED> instruction: 0x4604b570
    ba38:	stmdacs	r0, {r1, r2, r7, ip, sp, pc}
    ba3c:	bcs	3fb84 <g_param_spec_ref@plt+0x3b6e4>
    ba40:	sbcslt	sp, r3, #82944	; 0x14400
    ba44:	eorle	r2, r3, r2, lsl #22
    ba48:	blcs	41a8c <g_param_spec_ref@plt+0x3d5ec>
    ba4c:	blcs	7fbb0 <g_param_spec_ref@plt+0x7b710>
    ba50:	andcs	sp, r8, r1, ror #2
    ba54:			; <UNDEFINED> instruction: 0xf8eef003
    ba58:	strmi	r4, [r2], -r1, lsr #12
    ba5c:	ldrbtmi	r4, [r8], #-2104	; 0xfffff7c8
    ba60:	pop	{r1, r2, ip, sp, pc}
    ba64:			; <UNDEFINED> instruction: 0xf7f84070
    ba68:	blcs	ffff9eac <g_param_spec_ref@plt+0xffff5a0c>
    ba6c:	andsne	sp, r2, #-1073741804	; 0xc0000014
    ba70:	ldrmi	r2, [r1], -r4, lsr #20
    ba74:			; <UNDEFINED> instruction: 0x2124bfa8
    ba78:	vstrle	s5, [r5, #-140]	; 0xffffff74
    ba7c:	ldrbtmi	r4, [fp], #-2865	; 0xfffff4cf
    ba80:			; <UNDEFINED> instruction: 0x46224831
    ba84:	andlt	r4, r6, r8, ror r4
    ba88:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    ba8c:	ldmlt	ip!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ba90:	strmi	r2, [lr], -r1
    ba94:	svc	0x0002f7f7
    ba98:			; <UNDEFINED> instruction: 0xb1264605
    ba9c:			; <UNDEFINED> instruction: 0xf04f4631
    baa0:			; <UNDEFINED> instruction: 0xf7f732ff
    baa4:			; <UNDEFINED> instruction: 0x4621eeb8
    baa8:	rscscc	pc, pc, #79	; 0x4f
    baac:			; <UNDEFINED> instruction: 0xf7f74628
    bab0:			; <UNDEFINED> instruction: 0x4628eeb2
    bab4:	mcr	7, 6, pc, cr8, cr7, {7}	; <UNPREDICTABLE>
    bab8:	stmdami	r4!, {r0, r9, sl, lr}
    babc:	tsteq	r4, #1073741824	; 0x40000000	; <UNPREDICTABLE>
    bac0:	andseq	pc, r0, #1073741824	; 0x40000000
    bac4:	ldrbtmi	r9, [r8], #-769	; 0xfffffcff
    bac8:			; <UNDEFINED> instruction: 0xf1019200
    bacc:	setend	be
    bad0:			; <UNDEFINED> instruction: 0xf7f80208
    bad4:			; <UNDEFINED> instruction: 0x4604e8dc
    bad8:			; <UNDEFINED> instruction: 0x4628b115
    badc:	stmia	r6, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    bae0:	andlt	r4, r6, r0, lsr #12
    bae4:	bmi	6bb0ac <g_param_spec_ref@plt+0x6b6c0c>
    bae8:	ldmdbmi	sl, {sl, sp}
    baec:	ldrbtmi	r4, [sl], #-2074	; 0xfffff7e6
    baf0:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    baf4:	stmib	lr!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    baf8:	andlt	r4, r6, r0, lsr #12
    bafc:	andlt	fp, r6, r0, ror sp
    bb00:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    bb04:	svclt	0x0084f7f7
    bb08:	tstls	r5, r8
    bb0c:			; <UNDEFINED> instruction: 0xf892f003
    bb10:	strmi	r9, [r3], -r5, lsl #18
    bb14:	ldmdami	r1, {r2, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    bb18:	blmi	453f60 <g_param_spec_ref@plt+0x44fac0>
    bb1c:	ldrbtmi	r2, [r8], #-1024	; 0xfffffc00
    bb20:	andeq	lr, r1, #3358720	; 0x334000
    bb24:	bmi	3dcd18 <g_param_spec_ref@plt+0x3d8878>
    bb28:	stmdami	pc, {r8, r9, ip, pc}	; <UNPREDICTABLE>
    bb2c:	blmi	3dcd1c <g_param_spec_ref@plt+0x3d887c>
    bb30:	ldrbtmi	r4, [fp], #-1144	; 0xfffffb88
    bb34:	bl	ffbc9b1c <g_param_spec_ref@plt+0xffbc567c>
    bb38:	andlt	r4, r6, r0, lsr #12
    bb3c:	svclt	0x0000bd70
    bb40:	andeq	r5, r0, sl, lsr r2
    bb44:	andeq	r4, r0, sl, lsr #28
    bb48:	andeq	r5, r0, r8, lsr r2
    bb4c:	ldrdeq	r5, [r0], -sl
    bb50:	muleq	r0, lr, r1
    bb54:	andeq	r5, r0, ip, lsl r3
    bb58:	muleq	r0, lr, r5
    bb5c:	andeq	r5, r0, r2, asr #3
    bb60:	andeq	r5, r0, r8, ror #5
    bb64:	muleq	r0, ip, r1
    bb68:	andeq	r3, r0, r0, ror #10
    bb6c:	muleq	r0, r2, r1
    bb70:	blmi	c1e434 <g_param_spec_ref@plt+0xc19f94>
    bb74:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
    bb78:	stmdbmi	pc!, {r0, r2, r3, r9, sl, lr}	; <UNPREDICTABLE>
    bb7c:	ldmpl	r3, {r2, r7, ip, sp, pc}^
    bb80:	ldrbtmi	r4, [r9], #-1540	; 0xfffff9fc
    bb84:	movwls	r6, #14363	; 0x381b
    bb88:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    bb8c:	svc	0x003af7f7
    bb90:	andcs	fp, r1, r0, ror #18
    bb94:	blmi	9de440 <g_param_spec_ref@plt+0x9d9fa0>
    bb98:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    bb9c:	blls	e5c0c <g_param_spec_ref@plt+0xe176c>
    bba0:			; <UNDEFINED> instruction: 0xf04f405a
    bba4:	teqle	r4, r0, lsl #6
    bba8:	ldcllt	0, cr11, [r0, #-16]!
    bbac:	strtmi	r4, [r0], -r4, lsr #18
    bbb0:			; <UNDEFINED> instruction: 0xf7f74479
    bbb4:	stmdacs	r0, {r3, r5, r8, r9, sl, fp, sp, lr, pc}
    bbb8:	stmdbmi	r2!, {r2, r3, r5, r6, r7, ip, lr, pc}
    bbbc:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    bbc0:	svc	0x0020f7f7
    bbc4:	andcs	fp, sl, #176, 2	; 0x2c
    bbc8:	strtmi	sl, [r0], -r2, lsl #18
    bbcc:	mcr	7, 5, pc, cr14, cr7, {7}	; <UNPREDICTABLE>
    bbd0:	adcsmi	r9, r4, #2, 28
    bbd4:	strmi	r4, [fp], -r2, lsl #12
    bbd8:	stmdacs	r1, {r0, r2, r3, r4, ip, lr, pc}
    bbdc:	tsteq	r0, r3, ror r1	; <UNPREDICTABLE>
    bbe0:	bcs	982810 <g_param_spec_ref@plt+0x97e370>
    bbe4:	tsteq	r0, r3, ror r1	; <UNPREDICTABLE>
    bbe8:	andseq	fp, r0, #744	; 0x2e8
    bbec:	rscseq	pc, pc, r0, asr #32
    bbf0:	strb	r2, [pc, r0]
    bbf4:	strb	r2, [sp, r2]
    bbf8:	b	8c9be0 <g_param_spec_ref@plt+0x8c5740>
    bbfc:	andcs	r4, sp, #18432	; 0x4800
    bc00:	ldrbtmi	r9, [fp], #-1024	; 0xfffffc00
    bc04:	strtmi	r4, [r8], -r1, lsl #12
    bc08:	ldmdb	r0, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    bc0c:	rscscc	pc, pc, pc, asr #32
    bc10:			; <UNDEFINED> instruction: 0xf7f8e7c0
    bc14:			; <UNDEFINED> instruction: 0xf7f8ea28
    bc18:	blmi	346470 <g_param_spec_ref@plt+0x341fd0>
    bc1c:	strls	r2, [r0], #-525	; 0xfffffdf3
    bc20:			; <UNDEFINED> instruction: 0x4601447b
    bc24:			; <UNDEFINED> instruction: 0xf7f84628
    bc28:			; <UNDEFINED> instruction: 0xf04fe942
    bc2c:			; <UNDEFINED> instruction: 0xe7b130ff
    bc30:	andeq	fp, r1, r8, lsl r0
    bc34:	andeq	r0, r0, r4, asr r4
    bc38:	andeq	r5, r0, r2, lsl #3
    bc3c:	strdeq	sl, [r1], -r4
    bc40:	andeq	r5, r0, ip, asr r1
    bc44:	andeq	r5, r0, r6, asr r1
    bc48:	andeq	r5, r0, sl, lsr r1
    bc4c:	strdeq	r5, [r0], -ip
    bc50:	blmi	145e598 <g_param_spec_ref@plt+0x145a0f8>
    bc54:	ldrblt	r4, [r0, #1146]!	; 0x47a
    bc58:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
    bc5c:	ldmdavs	fp, {r0, r1, r2, r3, r6, sl, fp, lr}
    bc60:			; <UNDEFINED> instruction: 0xf04f9303
    bc64:	ldrbtmi	r0, [ip], #-768	; 0xfffffd00
    bc68:	rsble	r2, r1, r0, lsl #16
    bc6c:			; <UNDEFINED> instruction: 0xff80f7ff
    bc70:	blle	125348c <g_param_spec_ref@plt+0x124efec>
    bc74:	blmi	12de5a4 <g_param_spec_ref@plt+0x12da104>
    bc78:	andsvs	r5, r5, r2, lsr #17
    bc7c:	ldmdavs	r0!, {r1, r2, r5, r6, r7, fp, ip, lr}
    bc80:			; <UNDEFINED> instruction: 0xf7f8b108
    bc84:	blmi	124681c <g_param_spec_ref@plt+0x124237c>
    bc88:	bmi	1237898 <g_param_spec_ref@plt+0x12333f8>
    bc8c:	stmiapl	r3!, {r3, r6, r8, fp, lr}^
    bc90:	stmdapl	r1!, {r5, r7, fp, ip, lr}^
    bc94:			; <UNDEFINED> instruction: 0xf7f8461a
    bc98:	movwcs	lr, #2134	; 0x856
    bc9c:			; <UNDEFINED> instruction: 0x461a4639
    bca0:	eorsvs	r9, r0, r2, lsl #6
    bca4:	ldrbtmi	r4, [r8], #-2115	; 0xfffff7bd
    bca8:	b	fe7c9c90 <g_param_spec_ref@plt+0xfe7c57f0>
    bcac:	blls	b8134 <g_param_spec_ref@plt+0xb3c94>
    bcb0:	ldmdavc	fp, {r0, r1, r4, r8, ip, sp, pc}
    bcb4:	cmple	r7, r0, lsl #22
    bcb8:	movwcs	r4, #2111	; 0x83f
    bcbc:			; <UNDEFINED> instruction: 0x461a4639
    bcc0:			; <UNDEFINED> instruction: 0xf7f84478
    bcc4:			; <UNDEFINED> instruction: 0xb120ea92
    bcc8:	tstlt	r3, r2, lsl #22
    bccc:	blcs	29d40 <g_param_spec_ref@plt+0x258a0>
    bcd0:	bmi	ec0208 <g_param_spec_ref@plt+0xebbd68>
    bcd4:	ldmdami	sl!, {r7, r8, sp}
    bcd8:	blmi	e9cec8 <g_param_spec_ref@plt+0xe98a28>
    bcdc:	eorcc	r4, r4, #120, 8	; 0x78000000
    bce0:	andcs	lr, r0, sp, asr #19
    bce4:	bmi	e1ced8 <g_param_spec_ref@plt+0xe18a38>
    bce8:	ldrbtmi	r4, [sl], #-2104	; 0xfffff7c8
    bcec:			; <UNDEFINED> instruction: 0xf7f84478
    bcf0:	ldmdami	r7!, {r1, r4, r8, r9, fp, sp, lr, pc}
    bcf4:			; <UNDEFINED> instruction: 0xf7f74478
    bcf8:	bmi	dc7738 <g_param_spec_ref@plt+0xdc3298>
    bcfc:	stmiapl	r2!, {r1, r2, r4, r5, r8, r9, fp, lr}
    bd00:	stmiapl	r3!, {r4, sp, lr}^
    bd04:	cmnlt	r2, sl, lsl r8
    bd08:	blmi	8de5e0 <g_param_spec_ref@plt+0x8da140>
    bd0c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    bd10:	blls	e5d80 <g_param_spec_ref@plt+0xe18e0>
    bd14:			; <UNDEFINED> instruction: 0xf04f405a
    bd18:	teqle	r9, r0, lsl #6
    bd1c:	andlt	r4, r5, r8, lsr #12
    bd20:	stmdami	pc!, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}	; <UNPREDICTABLE>
    bd24:	andsvs	r2, sl, r1, lsl #4
    bd28:			; <UNDEFINED> instruction: 0xf0034478
    bd2c:			; <UNDEFINED> instruction: 0xe7ebf8b9
    bd30:			; <UNDEFINED> instruction: 0xf04f492c
    bd34:	bmi	b19538 <g_param_spec_ref@plt+0xb15098>
    bd38:	ldrbtmi	r4, [r9], #-2092	; 0xfffff7d4
    bd3c:	tstcc	r4, sl, ror r4
    bd40:			; <UNDEFINED> instruction: 0xf7f84478
    bd44:	ldrb	lr, [pc, r8, lsl #17]
    bd48:	orrcs	r4, r0, r9, lsr #20
    bd4c:	ldrbtmi	r4, [sl], #-2089	; 0xfffff7d7
    bd50:	ldrbtmi	r4, [r8], #-2857	; 0xfffff4d7
    bd54:	stmib	sp, {r2, r5, r9, ip, sp}^
    bd58:	ldrbtmi	r2, [fp], #-0
    bd5c:	stmdami	r8!, {r0, r1, r2, r5, r9, fp, lr}
    bd60:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    bd64:	b	ff5c9d4c <g_param_spec_ref@plt+0xff5c58ac>
    bd68:	strb	r9, [r6, r2, lsl #16]
    bd6c:	orrcs	r4, r0, r5, lsr #20
    bd70:	ldrbtmi	r4, [sl], #-2085	; 0xfffff7db
    bd74:	ldrbtmi	r4, [r8], #-2853	; 0xfffff4db
    bd78:	stmib	sp, {r2, r5, r9, ip, sp}^
    bd7c:	ldrbtmi	r2, [fp], #-0
    bd80:	stmdami	r4!, {r0, r1, r5, r9, fp, lr}
    bd84:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    bd88:	b	ff149d70 <g_param_spec_ref@plt+0xff1458d0>
    bd8c:	ldr	r9, [r4, r2, lsl #16]!
    bd90:	stmdb	r8!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    bd94:	andeq	sl, r1, r8, lsr pc
    bd98:	andeq	r0, r0, r4, asr r4
    bd9c:	andeq	sl, r1, r6, lsr #30
    bda0:	andeq	r0, r0, r0, lsr #8
    bda4:	andeq	r0, r0, r8, asr #8
    bda8:	andeq	r0, r0, ip, lsl r4
    bdac:	andeq	r0, r0, r0, lsr r4
    bdb0:	andeq	r0, r0, r4, ror #8
    bdb4:	andeq	r5, r0, r2, asr #1
    bdb8:	ldrdeq	r5, [r0], -r8
    bdbc:	andeq	r5, r0, r4, lsr r1
    bdc0:	strdeq	r5, [r0], -ip
    bdc4:	strdeq	r5, [r0], -r0
    bdc8:	ldrdeq	r4, [r0], -lr
    bdcc:	andeq	r3, r0, r4, lsr #7
    bdd0:	andeq	r5, r0, ip, lsl #2
    bdd4:	andeq	r0, r0, ip, asr r4
    bdd8:	andeq	r0, r0, ip, lsr #8
    bddc:	andeq	sl, r1, r0, lsl #29
    bde0:			; <UNDEFINED> instruction: 0xfffffcc9
    bde4:	ldrdeq	r5, [r0], -r2
    bde8:	andeq	r5, r0, r0, lsr #32
    bdec:	andeq	r3, r0, r0, asr r3
    bdf0:	strheq	r5, [r0], -lr
    bdf4:	andeq	r5, r0, sl, lsr #32
    bdf8:	andeq	r5, r0, lr, lsl r0
    bdfc:	andeq	r4, r0, r8, ror #30
    be00:	andeq	r3, r0, lr, lsr #6
    be04:	muleq	r0, sl, r0
    be08:	andeq	r5, r0, r6, asr #32
    be0c:	andeq	r5, r0, sl, lsr r0
    be10:	andeq	r4, r0, r4, asr #30
    be14:	andeq	r3, r0, sl, lsl #6
    be18:			; <UNDEFINED> instruction: 0x4605b5f8
    be1c:	ldrbtmi	r4, [lr], #-3602	; 0xfffff1ee
    be20:	blmi	4b8348 <g_param_spec_ref@plt+0x4b3ea8>
    be24:	ldmpl	r7!, {r0, r3, r5, r9, sl, lr}^
    be28:			; <UNDEFINED> instruction: 0xf7f86838
    be2c:			; <UNDEFINED> instruction: 0x4604e97e
    be30:	strtmi	fp, [r0], -r0, lsr #2
    be34:	stcmi	13, cr11, [lr, #-992]	; 0xfffffc20
    be38:			; <UNDEFINED> instruction: 0xe7f2447d
    be3c:			; <UNDEFINED> instruction: 0xf7f74628
    be40:	bmi	3475f0 <g_param_spec_ref@plt+0x343150>
    be44:	ldmpl	r2!, {r2, r3, r8, r9, fp, lr}
    be48:	ldmdavs	r2, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    be4c:	strtmi	r4, [r8], -r1, lsl #12
    be50:	ldmdavs	r9, {r0, r2, r3, r9, sl, lr}
    be54:	stc2l	7, cr15, [lr, #1020]!	; 0x3fc
    be58:	strmi	r4, [r4], -r9, lsr #12
    be5c:			; <UNDEFINED> instruction: 0x46226838
    be60:	mrc	7, 0, APSR_nzcv, cr2, cr7, {7}
    be64:	ldcllt	6, cr4, [r8, #128]!	; 0x80
    be68:	andeq	sl, r1, lr, ror #26
    be6c:	andeq	r0, r0, r8, asr #8
    be70:	andeq	r4, r0, ip, asr #31
    be74:	andeq	r0, r0, r0, lsr #8
    be78:	andeq	r0, r0, ip, asr r4
    be7c:	ldrdgt	pc, [r4], pc	; <UNPREDICTABLE>
    be80:	ldrlt	r2, [r0, #-768]!	; 0xfffffd00
    be84:	cfstrsmi	mvf4, [r0, #-1008]!	; 0xfffffc10
    be88:	strmi	fp, [ip], -r5, lsl #1
    be8c:			; <UNDEFINED> instruction: 0x466a4611
    be90:	andpl	pc, r5, ip, asr r8	; <UNPREDICTABLE>
    be94:	strls	r6, [r3, #-2093]	; 0xfffff7d3
    be98:	streq	pc, [r0, #-79]	; 0xffffffb1
    be9c:	svc	0x00b4f7f7
    bea0:	ldrdeq	lr, [r0, -sp]
    bea4:	movweq	lr, #6736	; 0x1a50
    bea8:	bmi	63ff30 <g_param_spec_ref@plt+0x63ba90>
    beac:			; <UNDEFINED> instruction: 0xf002447a
    beb0:			; <UNDEFINED> instruction: 0xf44ffef3
    beb4:	strmi	r7, [r5], -r0, lsl #5
    beb8:	strtmi	r4, [r9], -r0, lsr #12
    bebc:	ldmda	r4, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    bec0:	strtmi	r9, [r8], -r0, lsl #20
    bec4:	tstmi	r3, #1024	; 0x400
    bec8:	strcs	fp, [r1], #-3860	; 0xfffff0ec
    becc:			; <UNDEFINED> instruction: 0xf7f72400
    bed0:	bmi	407180 <g_param_spec_ref@plt+0x402ce0>
    bed4:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
    bed8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    bedc:	subsmi	r9, sl, r3, lsl #22
    bee0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    bee4:	strtmi	sp, [r0], -fp, lsl #2
    bee8:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
    beec:	strtmi	r4, [r0], -r9, lsl #18
    bef0:	addvc	pc, r0, #1325400064	; 0x4f000000
    bef4:	ldrbtmi	r2, [r9], #-1280	; 0xfffffb00
    bef8:	ldmda	r6!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    befc:			; <UNDEFINED> instruction: 0xf7f8e7e0
    bf00:	svclt	0x0000e8b2
    bf04:	andeq	sl, r1, r8, lsl #26
    bf08:	andeq	r0, r0, r4, asr r4
    bf0c:	muleq	r0, r0, pc	; <UNPREDICTABLE>
    bf10:			; <UNDEFINED> instruction: 0x0001acb6
    bf14:	andeq	r4, r0, r2, lsl #11
    bf18:	mvnsmi	lr, sp, lsr #18
    bf1c:	vmlane.f32	s3, s9, s30
    bf20:			; <UNDEFINED> instruction: 0xf787fab7
    bf24:	umulllt	r4, r2, r4, r2
    bf28:	ldrbne	lr, [r7, -pc, asr #20]
    bf2c:	svclt	0x00084615
    bf30:	ldrmi	r2, [r8], r0, lsl #14
    bf34:	addmi	fp, ip, #1294336	; 0x13c000
    bf38:	blle	55d778 <g_param_spec_ref@plt+0x5592d8>
    bf3c:	svclt	0x00d84294
    bf40:	stcle	0, cr2, [r0], #-4
    bf44:	pop	{r1, ip, sp, pc}
    bf48:			; <UNDEFINED> instruction: 0xf00181f0
    bf4c:	blmi	58a968 <g_param_spec_ref@plt+0x5864c8>
    bf50:	stmib	sp, {r9, sp}^
    bf54:	ldrbtmi	r4, [fp], #-1280	; 0xfffffb00
    bf58:	strbmi	r4, [r0], -r1, lsl #12
    bf5c:	svc	0x00a6f7f7
    bf60:	andlt	r2, r2, r0
    bf64:	ldrhhi	lr, [r0, #141]!	; 0x8d
    bf68:	blx	1dc7f74 <g_param_spec_ref@plt+0x1dc3ad4>
    bf6c:	ldrtmi	r4, [sl], -lr, lsl #22
    bf70:	strmi	lr, [r0], -sp, asr #19
    bf74:			; <UNDEFINED> instruction: 0x4601447b
    bf78:			; <UNDEFINED> instruction: 0xf7f74640
    bf7c:	shadd8mi	lr, r8, r8
    bf80:	pop	{r1, ip, sp, pc}
    bf84:			; <UNDEFINED> instruction: 0xf00181f0
    bf88:	blmi	24a92c <g_param_spec_ref@plt+0x24648c>
    bf8c:	stmib	sp, {r1, r3, r4, r5, r9, sl, lr}^
    bf90:	ldrbtmi	r4, [fp], #-1536	; 0xfffffa00
    bf94:	strbmi	r4, [r0], -r1, lsl #12
    bf98:	svc	0x0088f7f7
    bf9c:	andlt	r4, r2, r8, lsr r6
    bfa0:	ldrhhi	lr, [r0, #141]!	; 0x8d
    bfa4:	andeq	r4, r0, sl, ror #29
    bfa8:	strdeq	r4, [r0], -ip
    bfac:	andeq	r4, r0, lr, lsl #30
    bfb0:	addlt	fp, r2, r0, lsl r5
    bfb4:			; <UNDEFINED> instruction: 0xf7f74604
    bfb8:	strmi	lr, [r1], -r4, ror #29
    bfbc:	ldrbtmi	r4, [r8], #-2069	; 0xfffff7eb
    bfc0:	ldcl	7, cr15, [r4, #-988]!	; 0xfffffc24
    bfc4:	ldrbtmi	r4, [r8], #-2068	; 0xfffff7ec
    bfc8:	cdp2	0, 2, cr15, cr0, cr2, {0}
    bfcc:	ldmdami	r3, {r0, ip, pc}
    bfd0:			; <UNDEFINED> instruction: 0xf0024478
    bfd4:	stmdbls	r1, {r0, r1, r3, r4, r9, sl, fp, ip, sp, lr, pc}
    bfd8:	ldmdami	r1, {r1, r9, sl, lr}
    bfdc:			; <UNDEFINED> instruction: 0xf7f74478
    bfe0:			; <UNDEFINED> instruction: 0xb124ed66
    bfe4:	stmiavs	r1!, {r0, r1, r2, r3, fp, lr}
    bfe8:			; <UNDEFINED> instruction: 0xf7f74478
    bfec:	stcmi	13, cr14, [lr], {96}	; 0x60
    bff0:			; <UNDEFINED> instruction: 0x4620447c
    bff4:	ldcl	7, cr15, [sl, #-988]	; 0xfffffc24
    bff8:	svc	0x00e0f7f7
    bffc:	stmdami	fp, {r0, r9, sl, lr}
    c000:			; <UNDEFINED> instruction: 0xf7f74478
    c004:			; <UNDEFINED> instruction: 0x4620ed54
    c008:	ldcl	7, cr15, [r0, #-988]	; 0xfffffc24
    c00c:	andlt	r2, r2, r1
    c010:	svclt	0x0000bd10
    c014:	andeq	r4, r0, lr, lsl #30
    c018:	andeq	r4, r0, sl, lsl #30
    c01c:	andeq	r4, r0, r4, ror r6
    c020:	strdeq	r4, [r0], -ip
    c024:	andeq	r4, r0, r0, lsl #2
    c028:	andeq	r4, r0, r8, lsl #24
    c02c:	andeq	r4, r0, r8, ror #29
    c030:	blmi	61e894 <g_param_spec_ref@plt+0x61a3f4>
    c034:	ldrlt	r4, [r0, #-1146]	; 0xfffffb86
    c038:	ldmpl	r3, {r2, r7, ip, sp, pc}^
    c03c:	ldmdavs	fp, {r2, r9, sl, lr}
    c040:			; <UNDEFINED> instruction: 0xf04f9303
    c044:	movwcs	r0, #768	; 0x300
    c048:			; <UNDEFINED> instruction: 0xf7f79302
    c04c:	blmi	4c803c <g_param_spec_ref@plt+0x4c3b9c>
    c050:	strls	r2, [r0], #-527	; 0xfffffdf1
    c054:			; <UNDEFINED> instruction: 0x4601447b
    c058:			; <UNDEFINED> instruction: 0xf7f7a802
    c05c:	stmdals	r2, {r3, r5, r8, r9, sl, fp, sp, lr, pc}
    c060:			; <UNDEFINED> instruction: 0xffa6f7ff
    c064:	strmi	r9, [r4], -r2, lsl #22
    c068:			; <UNDEFINED> instruction: 0x4618b113
    c06c:	stmdb	r0, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c070:	blmi	21e8a0 <g_param_spec_ref@plt+0x21a400>
    c074:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    c078:	blls	e60e8 <g_param_spec_ref@plt+0xe1c48>
    c07c:			; <UNDEFINED> instruction: 0xf04f405a
    c080:	mrsle	r0, LR_svc
    c084:	andlt	r4, r4, r0, lsr #12
    c088:			; <UNDEFINED> instruction: 0xf7f7bd10
    c08c:	svclt	0x0000efec
    c090:	andeq	sl, r1, r8, asr fp
    c094:	andeq	r0, r0, r4, asr r4
    c098:			; <UNDEFINED> instruction: 0x00004ebc
    c09c:	andeq	sl, r1, r8, lsl fp
    c0a0:	blmi	5de900 <g_param_spec_ref@plt+0x5da460>
    c0a4:	ldrlt	r4, [r0, #-1146]	; 0xfffffb86
    c0a8:	ldmpl	r3, {r1, r7, ip, sp, pc}^
    c0ac:	movwls	r6, #6171	; 0x181b
    c0b0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    c0b4:	movwls	r2, #768	; 0x300
    c0b8:	svc	0x00c2f7f7
    c0bc:	andcs	r4, pc, #17408	; 0x4400
    c0c0:			; <UNDEFINED> instruction: 0x4601447b
    c0c4:			; <UNDEFINED> instruction: 0xf7f74668
    c0c8:	stmdals	r0, {r1, r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}
    c0cc:			; <UNDEFINED> instruction: 0xff70f7ff
    c0d0:	strmi	r9, [r4], -r0, lsl #22
    c0d4:			; <UNDEFINED> instruction: 0x4618b113
    c0d8:	stmia	sl, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    c0dc:	blmi	21e90c <g_param_spec_ref@plt+0x21a46c>
    c0e0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    c0e4:	blls	66154 <g_param_spec_ref@plt+0x61cb4>
    c0e8:			; <UNDEFINED> instruction: 0xf04f405a
    c0ec:	mrsle	r0, LR_svc
    c0f0:	andlt	r4, r2, r0, lsr #12
    c0f4:			; <UNDEFINED> instruction: 0xf7f7bd10
    c0f8:	svclt	0x0000efb6
    c0fc:	andeq	sl, r1, r8, ror #21
    c100:	andeq	r0, r0, r4, asr r4
    c104:	andeq	r4, r0, r8, ror #28
    c108:	andeq	sl, r1, ip, lsr #21
    c10c:	svcmi	0x00f0e92d
    c110:	stc	6, cr4, [sp, #-16]!
    c114:	bmi	ff82ed24 <g_param_spec_ref@plt+0xff82a884>
    c118:	ldrbtmi	r4, [sl], #-3040	; 0xfffff420
    c11c:	ldrdls	fp, [r3, -r1]
    c120:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    c124:			; <UNDEFINED> instruction: 0xf04f934f
    c128:			; <UNDEFINED> instruction: 0xf7f70300
    c12c:			; <UNDEFINED> instruction: 0x4601ebd0
    c130:			; <UNDEFINED> instruction: 0xf7f74620
    c134:			; <UNDEFINED> instruction: 0xf7f7ef92
    c138:	strmi	lr, [r3], -lr, lsl #26
    c13c:	movwls	r4, #34336	; 0x8620
    c140:	blx	ff5ca134 <g_param_spec_ref@plt+0xff5c5c94>
    c144:	strtmi	r4, [r0], -r0, lsl #13
    c148:	blx	fff4a13c <g_param_spec_ref@plt+0xfff45c9c>
    c14c:	bhi	447974 <g_param_spec_ref@plt+0x4434d4>
    c150:	strtmi	r4, [r0], -r0, lsl #13
    c154:	blx	84a14a <g_param_spec_ref@plt+0x845caa>
    c158:	strtmi	r4, [r0], -r1, lsl #13
    c15c:	blx	11ca152 <g_param_spec_ref@plt+0x11c5cb2>
    c160:	strtmi	r4, [r0], -r2, lsl #13
    c164:	blx	1d4a15a <g_param_spec_ref@plt+0x1d45cba>
    c168:	strtmi	r4, [r0], -r3, lsl #13
    c16c:	blx	fe74a162 <g_param_spec_ref@plt+0xfe745cc2>
    c170:	strtmi	r4, [r0], -r3, lsl #12
    c174:			; <UNDEFINED> instruction: 0xf7fb9307
    c178:	strmi	pc, [r3], -r1, asr #23
    c17c:	movwls	r4, #50720	; 0xc620
    c180:	blx	ffa4a176 <g_param_spec_ref@plt+0xffa45cd6>
    c184:	strtmi	r4, [r0], -r3, lsl #12
    c188:			; <UNDEFINED> instruction: 0xf7fb930d
    c18c:			; <UNDEFINED> instruction: 0x4603fc93
    c190:	movwls	r4, #26144	; 0x6620
    c194:	ldc2	7, cr15, [sl], #1004	; 0x3ec
    c198:	strtmi	r4, [r0], -r3, lsl #12
    c19c:			; <UNDEFINED> instruction: 0xf7fb9309
    c1a0:	strmi	pc, [r3], -r1, ror #25
    c1a4:	movwls	r2, #40964	; 0xa004
    c1a8:	stc2l	0, cr15, [r4, #-8]
    c1ac:	andcs	r4, r1, r3, lsl #12
    c1b0:			; <UNDEFINED> instruction: 0xf0029304
    c1b4:			; <UNDEFINED> instruction: 0x4605fd3f
    c1b8:			; <UNDEFINED> instruction: 0xf0022002
    c1bc:			; <UNDEFINED> instruction: 0x4607fd3b
    c1c0:			; <UNDEFINED> instruction: 0xf0022003
    c1c4:	andls	pc, fp, r7, lsr sp	; <UNPREDICTABLE>
    c1c8:	svceq	0x0008f1bb
    c1cc:	adcshi	pc, pc, r0, lsl #4
    c1d0:			; <UNDEFINED> instruction: 0xf00be8df
    c1d4:	stclt	15, cr9, [r9, #576]!	; 0x240
    c1d8:	streq	r0, [r5, #-1459]	; 0xfffffa4d
    c1dc:	blls	1cc1f8 <g_param_spec_ref@plt+0x1c7d58>
    c1e0:			; <UNDEFINED> instruction: 0xf10007db
    c1e4:	stmiami	lr!, {r1, r2, r6, r8, pc}
    c1e8:			; <UNDEFINED> instruction: 0xf0024478
    c1ec:	blmi	feb8b630 <g_param_spec_ref@plt+0xfeb87190>
    c1f0:	mcr	4, 0, r4, cr8, cr11, {3}
    c1f4:			; <UNDEFINED> instruction: 0x46013a90
    c1f8:	tstls	r5, r0, lsr #12
    c1fc:	ldc2	7, cr15, [r6, #-1004]!	; 0xfffffc14
    c200:	stmiami	r9!, {r1, r2, r9, sl, lr}
    c204:			; <UNDEFINED> instruction: 0xf0024478
    c208:	ldmib	sp, {r0, r8, sl, fp, ip, sp, lr, pc}^
    c20c:	strmi	r2, [r3], -r4, lsl #2
    c210:	svclt	0x00142e00
    c214:			; <UNDEFINED> instruction: 0x46404630
    c218:	stmiami	r4!, {ip, pc}
    c21c:			; <UNDEFINED> instruction: 0xf7f74478
    c220:			; <UNDEFINED> instruction: 0x4650ebba
    c224:			; <UNDEFINED> instruction: 0xf8f0f001
    c228:	strmi	r4, [r2], -r9, lsr #12
    c22c:	ldrbtmi	r4, [r8], #-2208	; 0xfffff760
    c230:	bl	fec4a214 <g_param_spec_ref@plt+0xfec45d74>
    c234:			; <UNDEFINED> instruction: 0x4642489f
    c238:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
    c23c:	bl	feaca220 <g_param_spec_ref@plt+0xfeac5d80>
    c240:			; <UNDEFINED> instruction: 0x464a489d
    c244:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
    c248:	bl	fe94a22c <g_param_spec_ref@plt+0xfe945d8c>
    c24c:	beq	447ab4 <g_param_spec_ref@plt+0x443614>
    c250:	stc2l	7, cr15, [r2, #1020]!	; 0x3fc
    c254:	strmi	r4, [r2], -r9, lsr #12
    c258:	ldrbtmi	r4, [r8], #-2200	; 0xfffff768
    c25c:	bl	fe6ca240 <g_param_spec_ref@plt+0xfe6c5da0>
    c260:	blcs	32e74 <g_param_spec_ref@plt+0x2e9d4>
    c264:	adchi	pc, r9, r0, asr #32
    c268:			; <UNDEFINED> instruction: 0x46294895
    c26c:	bcs	fe447ad4 <g_param_spec_ref@plt+0xfe443634>
    c270:			; <UNDEFINED> instruction: 0xf7f74478
    c274:			; <UNDEFINED> instruction: 0x4658eb90
    c278:			; <UNDEFINED> instruction: 0xf840f001
    c27c:			; <UNDEFINED> instruction: 0xf0402800
    c280:	bmi	fe42c620 <g_param_spec_ref@plt+0xfe428180>
    c284:	ldmdaeq	ip!, {r0, r2, r3, r8, ip, sp, lr, pc}
    c288:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    c28c:			; <UNDEFINED> instruction: 0xf7ff4641
    c290:	stmdacs	r0, {r0, r2, r4, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    c294:	addhi	pc, sl, r0, asr #32
    c298:	strbmi	r4, [r1], -fp, lsl #21
    c29c:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    c2a0:	stc2l	7, cr15, [ip, #1020]!	; 0x3fc
    c2a4:	cmnle	sl, r0, lsl #16
    c2a8:	strbmi	r4, [r1], -r8, lsl #21
    c2ac:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    c2b0:	stc2l	7, cr15, [r4, #1020]!	; 0x3fc
    c2b4:	strbmi	r4, [r2], -r6, lsl #17
    c2b8:	ldrbtmi	r4, [r8], #-1593	; 0xfffff9c7
    c2bc:	bl	1aca2a0 <g_param_spec_ref@plt+0x1ac5e00>
    c2c0:	blcs	32ee0 <g_param_spec_ref@plt+0x2ea40>
    c2c4:	stmmi	r3, {r0, r2, r3, r6, r8, ip, lr, pc}
    c2c8:			; <UNDEFINED> instruction: 0xf7f74478
    c2cc:	ldrtmi	lr, [r0], -r4, ror #22
    c2d0:	b	fea4a2b4 <g_param_spec_ref@plt+0xfea45e14>
    c2d4:	blmi	1c5ecdc <g_param_spec_ref@plt+0x1c5a83c>
    c2d8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    c2dc:	blls	13e634c <g_param_spec_ref@plt+0x13e1eac>
    c2e0:			; <UNDEFINED> instruction: 0xf04f405a
    c2e4:			; <UNDEFINED> instruction: 0xf0400300
    c2e8:	ldrsblt	r8, [r1], #-4
    c2ec:	blhi	c75e8 <g_param_spec_ref@plt+0xc3148>
    c2f0:	svchi	0x00f0e8bd
    c2f4:	andcs	r4, r5, r9, ror fp
    c2f8:	mcr	4, 0, r4, cr8, cr11, {3}
    c2fc:			; <UNDEFINED> instruction: 0xf0023a90
    c300:			; <UNDEFINED> instruction: 0x4603fc99
    c304:	movwls	r4, #18550	; 0x4876
    c308:			; <UNDEFINED> instruction: 0xf0024478
    c30c:			; <UNDEFINED> instruction: 0x4601fc7f
    c310:	ldmdami	r4!, {r1, r4, r5, r6, r8, r9, sl, sp, lr, pc}^
    c314:			; <UNDEFINED> instruction: 0xf0024478
    c318:	blmi	1d0b504 <g_param_spec_ref@plt+0x1d07064>
    c31c:	mcr	4, 0, r4, cr8, cr11, {3}
    c320:			; <UNDEFINED> instruction: 0x46013a90
    c324:	ldmdami	r1!, {r3, r5, r6, r8, r9, sl, sp, lr, pc}^
    c328:			; <UNDEFINED> instruction: 0xf0024478
    c32c:	blmi	1c4b4f0 <g_param_spec_ref@plt+0x1c47050>
    c330:	mcr	4, 0, r4, cr8, cr11, {3}
    c334:			; <UNDEFINED> instruction: 0x46013a90
    c338:	stmdami	lr!, {r1, r2, r3, r4, r6, r8, r9, sl, sp, lr, pc}^
    c33c:			; <UNDEFINED> instruction: 0xf0024478
    c340:	blmi	1b8b4dc <g_param_spec_ref@plt+0x1b8703c>
    c344:	mcr	4, 0, r4, cr8, cr11, {3}
    c348:			; <UNDEFINED> instruction: 0x46013a90
    c34c:	blmi	1b060a4 <g_param_spec_ref@plt+0x1b01c04>
    c350:	ldrbtmi	r4, [fp], #-2155	; 0xfffff795
    c354:	mcr	4, 0, r4, cr8, cr8, {3}
    c358:			; <UNDEFINED> instruction: 0xf0023a90
    c35c:			; <UNDEFINED> instruction: 0x4601fc57
    c360:	stmdals	r9, {r1, r3, r6, r8, r9, sl, sp, lr, pc}
    c364:			; <UNDEFINED> instruction: 0xf82cf001
    c368:	strmi	r9, [r3], -sl, lsl #20
    c36c:	rsbsle	r2, sp, r0, lsl #20
    c370:			; <UNDEFINED> instruction: 0xf0002a01
    c374:	bcs	ac59c <g_param_spec_ref@plt+0xa80fc>
    c378:	addhi	pc, r8, r0
    c37c:	ldrbtmi	r4, [ip], #-3169	; 0xfffff39f
    c380:	stcls	6, cr4, [fp, #-168]	; 0xffffff58
    c384:	strtmi	r4, [r9], -r0, ror #16
    c388:			; <UNDEFINED> instruction: 0xf7f74478
    c38c:	ldmdami	pc, {r2, r8, r9, fp, sp, lr, pc}^	; <UNPREDICTABLE>
    c390:	ldrtmi	r4, [sl], -r3, lsr #12
    c394:			; <UNDEFINED> instruction: 0x46294478
    c398:	b	fff4a37c <g_param_spec_ref@plt+0xfff45edc>
    c39c:	ldmdami	ip, {r0, r1, r4, r7, r8, r9, sl, sp, lr, pc}^
    c3a0:	strtmi	r4, [r9], -r2, asr #12
    c3a4:			; <UNDEFINED> instruction: 0xf7f74478
    c3a8:			; <UNDEFINED> instruction: 0xe77deaf6
    c3ac:			; <UNDEFINED> instruction: 0x46424859
    c3b0:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
    c3b4:	b	ffbca398 <g_param_spec_ref@plt+0xffbc5ef8>
    c3b8:	ldmdami	r7, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr, pc}^
    c3bc:	bls	21dc68 <g_param_spec_ref@plt+0x2197c8>
    c3c0:			; <UNDEFINED> instruction: 0xf7f74478
    c3c4:	ldmdami	r5, {r3, r5, r6, r7, r9, fp, sp, lr, pc}^
    c3c8:	bcs	fe447c30 <g_param_spec_ref@plt+0xfe443790>
    c3cc:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
    c3d0:	b	ff84a3b4 <g_param_spec_ref@plt+0xff845f14>
    c3d4:			; <UNDEFINED> instruction: 0xf0004658
    c3d8:	stmdacs	r0, {r0, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    c3dc:	svcge	0x0051f43f
    c3e0:			; <UNDEFINED> instruction: 0xf7fb4620
    c3e4:	andls	pc, r3, r3, ror #21
    c3e8:			; <UNDEFINED> instruction: 0xf0022000
    c3ec:	blls	10b480 <g_param_spec_ref@plt+0x106fe0>
    c3f0:	strmi	r4, [r1], -sl, lsr #12
    c3f4:	ldrbtmi	r4, [r8], #-2122	; 0xfffff7b6
    c3f8:	b	ff34a3dc <g_param_spec_ref@plt+0xff345f3c>
    c3fc:			; <UNDEFINED> instruction: 0xf0022000
    c400:	blls	34b46c <g_param_spec_ref@plt+0x346fcc>
    c404:	strmi	r4, [r1], -sl, lsr #12
    c408:	ldrbtmi	r4, [r8], #-2118	; 0xfffff7ba
    c40c:	b	ff0ca3f0 <g_param_spec_ref@plt+0xff0c5f50>
    c410:			; <UNDEFINED> instruction: 0xf0022000
    c414:	blls	38b458 <g_param_spec_ref@plt+0x386fb8>
    c418:	strmi	r4, [r1], -sl, lsr #12
    c41c:	ldrbtmi	r4, [r8], #-2114	; 0xfffff7be
    c420:	b	fee4a404 <g_param_spec_ref@plt+0xfee45f64>
    c424:			; <UNDEFINED> instruction: 0xf96af000
    c428:	andcs	r9, r0, #114688	; 0x1c000
    c42c:	cdp2	0, 10, cr15, cr4, cr0, {0}
    c430:	andcs	r4, r0, r0, lsl #13
    c434:	blx	fffc8446 <g_param_spec_ref@plt+0xfffc3fa6>
    c438:	ldrtmi	r4, [sl], -r3, asr #12
    c43c:	ldmdami	fp!, {r0, r9, sl, lr}
    c440:			; <UNDEFINED> instruction: 0xf7f74478
    c444:	strbmi	lr, [r0], -r8, lsr #21
    c448:	stmib	ip!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    c44c:			; <UNDEFINED> instruction: 0x4620e719
    c450:	blx	feb4a444 <g_param_spec_ref@plt+0xfeb45fa4>
    c454:	stmdals	r3, {r2, ip, pc}
    c458:	blx	ffb4846a <g_param_spec_ref@plt+0xffb43fca>
    c45c:	strtmi	r9, [sl], -r4, lsl #22
    c460:	ldmdami	r3!, {r0, r9, sl, lr}
    c464:			; <UNDEFINED> instruction: 0xf7f74478
    c468:	bfi	lr, r6, #21, #7
    c46c:	ldrbtmi	r4, [ip], #-3121	; 0xfffff3cf
    c470:	ldmdami	r1!, {r1, r2, r7, r8, r9, sl, sp, lr, pc}
    c474:			; <UNDEFINED> instruction: 0xf0024478
    c478:	blmi	c4b3a4 <g_param_spec_ref@plt+0xc46f04>
    c47c:	mcr	4, 0, r4, cr8, cr11, {3}
    c480:			; <UNDEFINED> instruction: 0x46013a90
    c484:	stcmi	6, cr14, [lr], #-736	; 0xfffffd20
    c488:			; <UNDEFINED> instruction: 0xe779447c
    c48c:	ldrbtmi	r4, [ip], #-3117	; 0xfffff3d3
    c490:			; <UNDEFINED> instruction: 0xf7f7e776
    c494:	svclt	0x0000ede8
    c498:	andeq	sl, r1, r2, ror sl
    c49c:	andeq	r0, r0, r4, asr r4
    c4a0:	andeq	r4, r0, r4, asr r4
    c4a4:	andeq	r4, r0, r4, lsr #27
    c4a8:	andeq	r4, r0, r0, asr #8
    c4ac:	andeq	r4, r0, r0, lsr #27
    c4b0:	muleq	r0, sl, sp
    c4b4:	andeq	r4, r0, sl, lsr #27
    c4b8:			; <UNDEFINED> instruction: 0x00004dba
    c4bc:	andeq	r4, r0, r2, asr #27
    c4c0:	andeq	r4, r0, r4, ror #27
    c4c4:	andeq	r3, r0, lr, lsl r6
    c4c8:	andeq	r3, r0, lr, asr #11
    c4cc:			; <UNDEFINED> instruction: 0x000036b6
    c4d0:	andeq	r4, r0, sl, lsl #28
    c4d4:	andeq	r4, r0, r0, lsr r9
    c4d8:			; <UNDEFINED> instruction: 0x0001a8b4
    c4dc:	andeq	r4, r0, r4, asr #24
    c4e0:	andeq	r4, r0, ip, lsr r3
    c4e4:	muleq	r0, r8, ip
    c4e8:	andeq	r4, r0, r0, lsr ip
    c4ec:	andeq	r4, r0, r4, lsl #25
    c4f0:	andeq	r4, r0, r8, lsr #24
    c4f4:	muleq	r0, r4, fp
    c4f8:	andeq	r4, r0, ip, lsr ip
    c4fc:	andeq	r3, r0, sl, asr r3
    c500:	strdeq	r4, [r0], -r0
    c504:	andeq	r3, r0, lr, lsr #6
    c508:	andeq	r4, r0, r8, asr sp
    c50c:	andeq	r4, r0, r8, ror #26
    c510:	andeq	r4, r0, r4, lsl #26
    c514:	ldrdeq	r4, [r0], -sl
    c518:	andeq	r4, r0, r8, ror ip
    c51c:	andeq	r4, r0, r6, lsl #25
    c520:	andeq	r4, r0, r2, lsr #26
    c524:	andeq	r4, r0, sl, lsr #26
    c528:	andeq	r4, r0, r2, lsr sp
    c52c:	andeq	r4, r0, r0, lsr ip
    c530:			; <UNDEFINED> instruction: 0x00004cb4
    c534:	andeq	r4, r0, sl
    c538:	andeq	r4, r0, r0, asr #22
    c53c:	andeq	r4, r0, r8, ror #21
    c540:	andeq	r3, r0, ip, ror #31
    c544:	andeq	r4, r0, r2, lsl fp
    c548:	svcmi	0x00f0e92d
    c54c:	stmdami	r1!, {r2, r9, sl, lr}
    c550:	ldrbtmi	fp, [r8], #-131	; 0xffffff7d
    c554:	bl	2ca538 <g_param_spec_ref@plt+0x2c6098>
    c558:	orrslt	r4, ip, #7340032	; 0x700000
    c55c:	strcs	r3, [r0], -ip, lsl #8
    c560:	and	r4, r4, r5, lsr #12
    c564:	ldc	7, cr15, [lr], {247}	; 0xf7
    c568:	svclt	0x00384286
    c56c:			; <UNDEFINED> instruction: 0xf8554606
    c570:	strcc	r0, [ip, #-3084]	; 0xfffff3f4
    c574:	mvnsle	r2, r0, lsl #16
    c578:			; <UNDEFINED> instruction: 0xf8df2e0f
    c57c:			; <UNDEFINED> instruction: 0xf8dfa05c
    c580:			; <UNDEFINED> instruction: 0xf8df905c
    c584:	svclt	0x0038805c
    c588:	ldrbtmi	r2, [sl], #1551	; 0x60f
    c58c:	ldrbtmi	r3, [r9], #1538	; 0x602
    c590:			; <UNDEFINED> instruction: 0xe01144f8
    c594:	stc	7, cr15, [r6], {247}	; 0xf7
    c598:	ldrbmi	r4, [r1], -sl, lsr #12
    c59c:	ldrtmi	r4, [r8], -r3, lsl #13
    c5a0:	svc	0x0004f7f7
    c5a4:	ldcpl	8, cr15, [r0], {84}	; 0x54
    c5a8:	andeq	lr, fp, #169984	; 0x29800
    c5ac:	strbmi	r4, [r1], -fp, asr #12
    c5b0:	strls	r4, [r0, #-1592]	; 0xfffff9c8
    c5b4:	mrc	7, 7, APSR_nzcv, cr10, cr7, {7}
    c5b8:	stcpl	8, cr15, [ip], {84}	; 0x54
    c5bc:	strtmi	r3, [r8], -ip, lsl #8
    c5c0:	mvnle	r2, r0, lsl #26
    c5c4:	tstcs	r0, r8, lsr r6
    c5c8:	pop	{r0, r1, ip, sp, pc}
    c5cc:			; <UNDEFINED> instruction: 0xf7f74ff0
    c5d0:	svclt	0x0000bb6f
    c5d4:	andeq	r4, r0, sl, lsl ip
    c5d8:	andeq	r4, r0, lr, ror #23
    c5dc:	andeq	r4, r0, sl, lsl r3
    c5e0:	strdeq	r4, [r0], -r0
    c5e4:			; <UNDEFINED> instruction: 0x460db570
    c5e8:	ldrmi	fp, [r6], -r2, lsl #1
    c5ec:	cmnlt	r8, r4, lsl #12
    c5f0:	strtmi	r6, [r8], -r1, lsr #16
    c5f4:			; <UNDEFINED> instruction: 0xf7f7b151
    c5f8:	tstlt	r0, ip, ror #29
    c5fc:	andlt	r4, r2, r0, lsr #12
    c600:	stmiavs	r1!, {r4, r5, r6, r8, sl, fp, ip, sp, pc}^
    c604:	strtmi	r3, [r8], -ip, lsl #8
    c608:	mvnsle	r2, r0, lsl #18
    c60c:	ldc	7, cr15, [r8, #-988]	; 0xfffffc24
    c610:	andcs	r4, pc, #5120	; 0x1400
    c614:	ldrbtmi	r9, [fp], #-1280	; 0xfffffb00
    c618:	strmi	r2, [r1], -r0, lsl #8
    c61c:			; <UNDEFINED> instruction: 0xf7f74630
    c620:	strtmi	lr, [r0], -r6, asr #24
    c624:	ldcllt	0, cr11, [r0, #-8]!
    c628:	andeq	r4, r0, r2, ror fp
    c62c:	push	{r1, r9, fp, sp}
    c630:	svclt	0x00b847f0
    c634:	ldrmi	r2, [r5], -r2, lsl #4
    c638:	strmi	r4, [r8], r7, lsl #12
    c63c:			; <UNDEFINED> instruction: 0xf7f7461c
    c640:	ldmdbmi	r7, {r1, r2, r3, r4, r5, r7, sl, fp, sp, lr, pc}
    c644:	movwcs	r6, #2106	; 0x83a
    c648:			; <UNDEFINED> instruction: 0xf1054479
    c64c:			; <UNDEFINED> instruction: 0xf7f739ff
    c650:	strmi	lr, [r6], -r2, lsr #20
    c654:	mrc	7, 5, APSR_nzcv, cr6, cr7, {7}
    c658:	tstcs	r4, r8, lsr #12
    c65c:	b	ff3ca640 <g_param_spec_ref@plt+0xff3c61a0>
    c660:	svceq	0x0001f1b9
    c664:	andvs	r4, r6, r2, lsl #13
    c668:	bl	140698 <g_param_spec_ref@plt+0x13c1f8>
    c66c:	cps	#5
    c670:	strmi	r0, [r4], -r8, lsl #6
    c674:	blpl	14a7c8 <g_param_spec_ref@plt+0x146328>
    c678:			; <UNDEFINED> instruction: 0xf844428b
    c67c:	mvnsle	r5, r4, lsl #30
    c680:			; <UNDEFINED> instruction: 0x4649687b
    c684:			; <UNDEFINED> instruction: 0x46404652
    c688:			; <UNDEFINED> instruction: 0x46044798
    c68c:			; <UNDEFINED> instruction: 0xf7f74650
    c690:	ldrtmi	lr, [r0], -sl, asr #17
    c694:	stmia	r6, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    c698:	pop	{r5, r9, sl, lr}
    c69c:	svclt	0x000087f0
    c6a0:	andeq	r4, r0, r4, asr fp
    c6a4:	vsli.32	d11, d0, #31
    c6a8:	addlt	r8, r2, fp, asr pc
    c6ac:	ldrbtmi	r4, [ip], #-3087	; 0xfffff3f1
    c6b0:	vtbl.8	d6, {d15}, d19
    c6b4:	movwls	r8, #8027	; 0x1f5b
    c6b8:			; <UNDEFINED> instruction: 0xb1239b01
    c6bc:	ldrbtmi	r4, [fp], #-2828	; 0xfffff4f4
    c6c0:	andlt	r6, r2, r8, lsl r8
    c6c4:			; <UNDEFINED> instruction: 0x4620bd10
    c6c8:	ldc	7, cr15, [sl, #988]	; 0x3dc
    c6cc:	rscsle	r2, r5, r0, lsl #16
    c6d0:	ldrbtmi	r4, [r8], #-2056	; 0xfffff7f8
    c6d4:	stmia	lr!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    c6d8:	ldrbtmi	r4, [r9], #-2311	; 0xfffff6f9
    c6dc:	b	84a6c0 <g_param_spec_ref@plt+0x846220>
    c6e0:	strtmi	r4, [r0], -r1, lsl #12
    c6e4:	mcr	7, 0, pc, cr10, cr7, {7}	; <UNPREDICTABLE>
    c6e8:	svclt	0x0000e7e8
    c6ec:	andeq	sl, r1, r2, asr fp
    c6f0:	andeq	sl, r1, r2, asr #22
    c6f4:	andeq	r4, r0, sl, lsl #26
    c6f8:	strheq	sl, [r1], -lr
    c6fc:	ldrlt	r4, [r0, #-2066]	; 0xfffff7ee
    c700:	svchi	0x005bf3bf
    c704:	addlt	r4, r2, r8, ror r4
    c708:	vtbx.8	d6, {d15}, d3
    c70c:	movwls	r8, #8027	; 0x1f5b
    c710:			; <UNDEFINED> instruction: 0xb1239b01
    c714:	ldrbtmi	r4, [fp], #-2829	; 0xfffff4f3
    c718:	andlt	r6, r2, r8, asr r8
    c71c:	stcne	13, cr11, [r4, #-64]	; 0xffffffc0
    c720:			; <UNDEFINED> instruction: 0xf7f74620
    c724:	stmdacs	r0, {r1, r2, r3, r5, r6, r8, sl, fp, sp, lr, pc}
    c728:	stmdami	r9, {r2, r4, r5, r6, r7, ip, lr, pc}
    c72c:			; <UNDEFINED> instruction: 0xf7f74478
    c730:	stmdbmi	r8, {r1, r6, r7, fp, sp, lr, pc}
    c734:	orrcc	r4, r4, r9, ror r4
    c738:	stmia	r6!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    c73c:	strtmi	r4, [r0], -r1, lsl #12
    c740:	ldcl	7, cr15, [ip, #988]	; 0x3dc
    c744:	svclt	0x0000e7e6
    c748:	strdeq	sl, [r1], -ip
    c74c:	andeq	sl, r1, sl, ror #21
    c750:			; <UNDEFINED> instruction: 0x00004cbc
    c754:	andeq	sl, r1, r4, rrx
    c758:	ldrlt	r4, [r0, #-2066]	; 0xfffff7ee
    c75c:	svchi	0x005bf3bf
    c760:	addlt	r4, r2, r8, ror r4
    c764:	vtbl.8	d6, {d31}, d3
    c768:	movwls	r8, #8027	; 0x1f5b
    c76c:			; <UNDEFINED> instruction: 0xb1239b01
    c770:	ldrbtmi	r4, [fp], #-2829	; 0xfffff4f3
    c774:	mullt	r2, r8, r8
    c778:			; <UNDEFINED> instruction: 0xf100bd10
    c77c:	strtmi	r0, [r0], -r8, lsl #8
    c780:	ldc	7, cr15, [lr, #-988]!	; 0xfffffc24
    c784:	rscsle	r2, r3, r0, lsl #16
    c788:	ldrbtmi	r4, [r8], #-2056	; 0xfffff7f8
    c78c:	ldm	r2, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c790:	ldrbtmi	r4, [r9], #-2311	; 0xfffff6f9
    c794:			; <UNDEFINED> instruction: 0xf7f731cc
    c798:	strmi	lr, [r1], -r4, asr #19
    c79c:			; <UNDEFINED> instruction: 0xf7f74620
    c7a0:	strb	lr, [r5, lr, lsr #27]!
    c7a4:	andeq	sl, r1, r0, lsr #21
    c7a8:	andeq	sl, r1, lr, lsl #21
    c7ac:	andeq	r4, r0, lr, ror #24
    c7b0:	andeq	sl, r1, r6
    c7b4:	ldrlt	r4, [r0, #-2067]	; 0xfffff7ed
    c7b8:	svchi	0x005bf3bf
    c7bc:	addlt	r4, r2, r8, ror r4
    c7c0:	vtbx.8	d6, {d31}, d3
    c7c4:	movwls	r8, #8027	; 0x1f5b
    c7c8:			; <UNDEFINED> instruction: 0xb1239b01
    c7cc:	ldrbtmi	r4, [fp], #-2830	; 0xfffff4f2
    c7d0:	ldrdlt	r6, [r2], -r8
    c7d4:			; <UNDEFINED> instruction: 0xf100bd10
    c7d8:	strtmi	r0, [r0], -ip, lsl #8
    c7dc:	ldc	7, cr15, [r0, #-988]	; 0xfffffc24
    c7e0:	rscsle	r2, r3, r0, lsl #16
    c7e4:	ldrbtmi	r4, [r8], #-2057	; 0xfffff7f7
    c7e8:	stmda	r4!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    c7ec:	ldrbtmi	r4, [r9], #-2312	; 0xfffff6f8
    c7f0:	orrvc	pc, r4, r1, lsl #10
    c7f4:	ldmib	r4, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c7f8:	strtmi	r4, [r0], -r1, lsl #12
    c7fc:	ldcl	7, cr15, [lr, #-988]!	; 0xfffffc24
    c800:	svclt	0x0000e7e4
    c804:	andeq	sl, r1, r4, asr #20
    c808:	andeq	sl, r1, r2, lsr sl
    c80c:	andeq	r4, r0, r2, lsr #24
    c810:	andeq	r9, r1, sl, lsr #31
    c814:	ldrlt	r4, [r0, #-2067]	; 0xfffff7ed
    c818:	svchi	0x005bf3bf
    c81c:	addlt	r4, r2, r8, ror r4
    c820:	vtbl.8	d6, {d15-d16}, d3
    c824:	movwls	r8, #8027	; 0x1f5b
    c828:			; <UNDEFINED> instruction: 0xb1239b01
    c82c:	ldrbtmi	r4, [fp], #-2830	; 0xfffff4f2
    c830:	andlt	r6, r2, r8, lsl r9
    c834:			; <UNDEFINED> instruction: 0xf100bd10
    c838:			; <UNDEFINED> instruction: 0x46200410
    c83c:	stcl	7, cr15, [r0], #988	; 0x3dc
    c840:	rscsle	r2, r3, r0, lsl #16
    c844:	ldrbtmi	r4, [r8], #-2057	; 0xfffff7f7
    c848:	ldmda	r4!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c84c:	ldrbtmi	r4, [r9], #-2312	; 0xfffff6f8
    c850:			; <UNDEFINED> instruction: 0x71aef501
    c854:	stmdb	r4!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    c858:	strtmi	r4, [r0], -r1, lsl #12
    c85c:	stcl	7, cr15, [lr, #-988]	; 0xfffffc24
    c860:	svclt	0x0000e7e4
    c864:	andeq	sl, r1, r4, ror #19
    c868:	ldrdeq	sl, [r1], -r2
    c86c:	ldrdeq	r4, [r0], -r2
    c870:	andeq	r9, r1, sl, asr #30
    c874:	ldrlt	r4, [r0, #-2067]	; 0xfffff7ed
    c878:	svchi	0x005bf3bf
    c87c:	addlt	r4, r2, r8, ror r4
    c880:	vtbx.8	d6, {d15-d16}, d3
    c884:	movwls	r8, #8027	; 0x1f5b
    c888:			; <UNDEFINED> instruction: 0xb1239b01
    c88c:	ldrbtmi	r4, [fp], #-2830	; 0xfffff4f2
    c890:	andlt	r6, r2, r8, asr r9
    c894:			; <UNDEFINED> instruction: 0xf100bd10
    c898:			; <UNDEFINED> instruction: 0x46200414
    c89c:	ldc	7, cr15, [r0], #988	; 0x3dc
    c8a0:	rscsle	r2, r3, r0, lsl #16
    c8a4:	ldrbtmi	r4, [r8], #-2057	; 0xfffff7f7
    c8a8:	stmda	r4, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c8ac:	ldrbtmi	r4, [r9], #-2312	; 0xfffff6f8
    c8b0:	bicsvc	pc, r2, r1, lsl #10
    c8b4:	stmda	r8!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c8b8:	strtmi	r4, [r0], -r1, lsl #12
    c8bc:	ldc	7, cr15, [lr, #-988]	; 0xfffffc24
    c8c0:	svclt	0x0000e7e4
    c8c4:	andeq	sl, r1, r4, lsl #19
    c8c8:	andeq	sl, r1, r2, ror r9
    c8cc:	andeq	r4, r0, lr, ror fp
    c8d0:	andeq	r9, r1, sl, ror #29
    c8d4:	ldrlt	r4, [r0, #-2067]	; 0xfffff7ed
    c8d8:	svchi	0x005bf3bf
    c8dc:	addlt	r4, r2, r8, ror r4
    c8e0:	vtbl.8	d6, {d31-<overflow reg d32}, d3
    c8e4:	movwls	r8, #8027	; 0x1f5b
    c8e8:			; <UNDEFINED> instruction: 0xb1239b01
    c8ec:	ldrbtmi	r4, [fp], #-2830	; 0xfffff4f2
    c8f0:	mullt	r2, r8, r9
    c8f4:			; <UNDEFINED> instruction: 0xf100bd10
    c8f8:			; <UNDEFINED> instruction: 0x46200418
    c8fc:	stc	7, cr15, [r0], {247}	; 0xf7
    c900:	rscsle	r2, r3, r0, lsl #16
    c904:	ldrbtmi	r4, [r8], #-2057	; 0xfffff7f7
    c908:	svc	0x00d4f7f6
    c90c:	ldrbtmi	r4, [r9], #-2312	; 0xfffff6f8
    c910:	bicsvc	pc, lr, r1, lsl #10
    c914:	stmdb	r4, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c918:	strtmi	r4, [r0], -r1, lsl #12
    c91c:	stcl	7, cr15, [lr], #988	; 0x3dc
    c920:	svclt	0x0000e7e4
    c924:	andeq	sl, r1, r4, lsr #18
    c928:	andeq	sl, r1, r2, lsl r9
    c92c:	andeq	r4, r0, lr, lsr #22
    c930:	andeq	r9, r1, sl, lsl #29
    c934:	ldrlt	r4, [r0, #-2067]	; 0xfffff7ed
    c938:	svchi	0x005bf3bf
    c93c:	addlt	r4, r2, r8, ror r4
    c940:	vtbx.8	d6, {d31-<overflow reg d32}, d3
    c944:	movwls	r8, #8027	; 0x1f5b
    c948:			; <UNDEFINED> instruction: 0xb1239b01
    c94c:	ldrbtmi	r4, [fp], #-2830	; 0xfffff4f2
    c950:	ldrdlt	r6, [r2], -r8
    c954:			; <UNDEFINED> instruction: 0xf100bd10
    c958:			; <UNDEFINED> instruction: 0x4620041c
    c95c:	mrrc	7, 15, pc, r0, cr7	; <UNPREDICTABLE>
    c960:	rscsle	r2, r3, r0, lsl #16
    c964:	ldrbtmi	r4, [r8], #-2057	; 0xfffff7f7
    c968:	svc	0x00a4f7f6
    c96c:	ldrbtmi	r4, [r9], #-2312	; 0xfffff6f8
    c970:	mvnsvc	pc, r1, lsl #10
    c974:	svc	0x00c8f7f6
    c978:	strtmi	r4, [r0], -r1, lsl #12
    c97c:	ldc	7, cr15, [lr], #988	; 0x3dc
    c980:	svclt	0x0000e7e4
    c984:	andeq	sl, r1, r4, asr #17
    c988:			; <UNDEFINED> instruction: 0x0001a8b2
    c98c:	ldrdeq	r4, [r0], -lr
    c990:	andeq	r9, r1, sl, lsr #28
    c994:	ldrlt	r4, [r0, #-2067]	; 0xfffff7ed
    c998:	svchi	0x005bf3bf
    c99c:	addlt	r4, r2, r8, ror r4
    c9a0:	vtbl.8	d6, {d15-d17}, d3
    c9a4:	movwls	r8, #8027	; 0x1f5b
    c9a8:			; <UNDEFINED> instruction: 0xb1239b01
    c9ac:	ldrbtmi	r4, [fp], #-2830	; 0xfffff4f2
    c9b0:	andlt	r6, r2, r8, lsl sl
    c9b4:			; <UNDEFINED> instruction: 0xf100bd10
    c9b8:	strtmi	r0, [r0], -r0, lsr #8
    c9bc:	stc	7, cr15, [r0], #-988	; 0xfffffc24
    c9c0:	rscsle	r2, r3, r0, lsl #16
    c9c4:	ldrbtmi	r4, [r8], #-2057	; 0xfffff7f7
    c9c8:	svc	0x0074f7f6
    c9cc:	ldrbtmi	r4, [r9], #-2312	; 0xfffff6f8
    c9d0:	tstvc	r4, r1, lsl #10	; <UNPREDICTABLE>
    c9d4:	stmia	r4!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c9d8:	strtmi	r4, [r0], -r1, lsl #12
    c9dc:	stc	7, cr15, [lr], {247}	; 0xf7
    c9e0:	svclt	0x0000e7e4
    c9e4:	andeq	sl, r1, r4, ror #16
    c9e8:	andeq	sl, r1, r2, asr r8
    c9ec:	andeq	r4, r0, lr, lsl #21
    c9f0:	andeq	r9, r1, sl, asr #27
    c9f4:			; <UNDEFINED> instruction: 0xf002b508
    c9f8:			; <UNDEFINED> instruction: 0xf7f7f97f
    c9fc:			; <UNDEFINED> instruction: 0x2000ecb8
    ca00:	svclt	0x0000bd08
    ca04:	ldrbtmi	r4, [r8], #-2053	; 0xfffff7fb
    ca08:	blcs	a6a1c <g_param_spec_ref@plt+0xa257c>
    ca0c:	stmdavs	r3, {r0, r8, ip, lr, pc}^
    ca10:	stmdbmi	r3, {r4, r5, r6, r8, r9, sl, lr}
    ca14:	ldrbtmi	r2, [r9], #-512	; 0xfffffe00
    ca18:	blt	fe34a9fc <g_param_spec_ref@plt+0xfe34655c>
    ca1c:	andeq	sl, r1, lr, lsl r8
    ca20:			; <UNDEFINED> instruction: 0xffffffdb
    ca24:	mvnsmi	lr, sp, lsr #18
    ca28:	cmnlt	r8, #130	; 0x82
    ca2c:	stmdbcs	r0, {r1, r2, r3, r9, sl, lr}
    ca30:			; <UNDEFINED> instruction: 0x4611d037
    ca34:			; <UNDEFINED> instruction: 0xf7f74617
    ca38:	strmi	lr, [r0], r8, lsl #16
    ca3c:	eorsle	r2, ip, r0, lsl #16
    ca40:	cmplt	r5, r5, lsl #17
    ca44:	and	r3, r3, r4, lsl #26
    ca48:			; <UNDEFINED> instruction: 0xf7f66860
    ca4c:	ldrdlt	lr, [r0, ip]
    ca50:	svcmi	0x0004f855
    ca54:	stccs	6, cr4, [r0], {49}	; 0x31
    ca58:			; <UNDEFINED> instruction: 0xf7f7d1f6
    ca5c:	blmi	68762c <g_param_spec_ref@plt+0x68318c>
    ca60:	andcs	r9, r1, #0, 12
    ca64:			; <UNDEFINED> instruction: 0x2600447b
    ca68:	ldrtmi	r4, [r8], -r1, lsl #12
    ca6c:	b	7caa50 <g_param_spec_ref@plt+0x7c65b0>
    ca70:	strtmi	lr, [r0], -r3
    ca74:	ldmdb	r8!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ca78:	strbmi	r4, [r0], -r6, lsl #12
    ca7c:	ldc	7, cr15, [sl], #988	; 0x3dc
    ca80:	andlt	r4, r2, r0, lsr r6
    ca84:	ldrhhi	lr, [r0, #141]!	; 0x8d
    ca88:	bmi	3de2a8 <g_param_spec_ref@plt+0x3d9e08>
    ca8c:	ldmdami	r0, {r0, r1, r2, r3, r8, fp, lr}
    ca90:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    ca94:			; <UNDEFINED> instruction: 0xf7f74478
    ca98:			; <UNDEFINED> instruction: 0x4630e9de
    ca9c:	pop	{r1, ip, sp, pc}
    caa0:	bmi	32d268 <g_param_spec_ref@plt+0x328dc8>
    caa4:	stmdami	sp, {r2, r3, r8, fp, lr}
    caa8:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    caac:			; <UNDEFINED> instruction: 0xf7f74478
    cab0:			; <UNDEFINED> instruction: 0x4630e9d2
    cab4:	pop	{r1, ip, sp, pc}
    cab8:			; <UNDEFINED> instruction: 0x460681f0
    cabc:	andlt	r4, r2, r0, lsr r6
    cac0:	ldrhhi	lr, [r0, #141]!	; 0x8d
    cac4:	andeq	r4, r0, r8, lsr #29
    cac8:	andeq	r4, r0, ip, asr #28
    cacc:			; <UNDEFINED> instruction: 0x00004eba
    cad0:	strdeq	r2, [r0], -ip
    cad4:	andeq	r4, r0, ip, asr #28
    cad8:	andeq	r4, r0, r2, lsr #29
    cadc:	andeq	r2, r0, r4, ror #11
    cae0:	strdlt	fp, [r8, r8]!
    cae4:	mvnslt	r4, sp, lsl #12
    cae8:	ldrmi	r2, [r7], -r0, lsl #2
    caec:	svc	0x00bef7f6
    caf0:	strmi	r4, [r4], -r6, lsl #12
    caf4:	tstcs	r0, r0, asr r1
    caf8:	mcr	7, 6, pc, cr4, cr6, {7}	; <UNPREDICTABLE>
    cafc:			; <UNDEFINED> instruction: 0x4629463a
    cb00:			; <UNDEFINED> instruction: 0xff90f7ff
    cb04:	ldrtmi	r4, [r0], -r4, lsl #12
    cb08:	bl	e4aaec <g_param_spec_ref@plt+0xe4664c>
    cb0c:	ldcllt	6, cr4, [r8, #128]!	; 0x80
    cb10:	strmi	r4, [r4], -fp, lsl #18
    cb14:	stmdami	ip, {r0, r1, r3, r9, fp, lr}
    cb18:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    cb1c:	ldrbtmi	r3, [r8], #-288	; 0xfffffee0
    cb20:	ldmib	r8, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    cb24:	ldcllt	6, cr4, [r8, #128]!	; 0x80
    cb28:	strtmi	r4, [ip], -r8, lsl #18
    cb2c:	stmdami	r9, {r3, r9, fp, lr}
    cb30:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    cb34:	ldrbtmi	r3, [r8], #-288	; 0xfffffee0
    cb38:	stmib	ip, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    cb3c:	ldcllt	6, cr4, [r8, #128]!	; 0x80
    cb40:	andeq	r4, r0, r4, lsr lr
    cb44:	andeq	r4, r0, sl, lsl lr
    cb48:	andeq	r2, r0, r2, ror r5
    cb4c:	andeq	r4, r0, ip, lsl lr
    cb50:	andeq	r4, r0, r2, asr #27
    cb54:	andeq	r2, r0, sl, asr r5
    cb58:	addlt	fp, r2, r0, ror r5
    cb5c:	stmdavs	r3, {r3, r7, r8, r9, ip, sp, pc}
    cb60:	ldrmi	r4, [r5], -lr, lsl #12
    cb64:	blcs	c1e37c <g_param_spec_ref@plt+0xc19edc>
    cb68:	teqcs	r0, r3
    cb6c:	mcr	7, 7, pc, cr10, cr6, {7}	; <UNPREDICTABLE>
    cb70:	cmnlt	r5, r8, lsr r3
    cb74:	cmplt	r3, fp, lsr #16
    cb78:	ldmdbmi	r8, {r0, r1, r2, r4, r9, fp, lr}
    cb7c:	ldrbtmi	r4, [sl], #-2072	; 0xfffff7e8
    cb80:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    cb84:	stmdb	r6!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    cb88:	andlt	r2, r2, r0
    cb8c:	stmdavs	r3!, {r4, r5, r6, r8, sl, fp, ip, sp, pc}^
    cb90:	sfmle	f4, 4, [r4], {179}	; 0xb3
    cb94:	adcsmi	r6, r3, #10682368	; 0xa30000
    cb98:	andcs	fp, r1, r8, lsr #31
    cb9c:			; <UNDEFINED> instruction: 0x4620daf5
    cba0:	stmib	r8!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    cba4:			; <UNDEFINED> instruction: 0xf7f74604
    cba8:	blmi	3c7620 <g_param_spec_ref@plt+0x3c3180>
    cbac:	stmib	sp, {r4, r9, sp}^
    cbb0:	ldrbtmi	r6, [fp], #-1024	; 0xfffffc00
    cbb4:	strtmi	r4, [r8], -r1, lsl #12
    cbb8:	ldmdb	r8!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    cbbc:	andlt	r2, r2, r0
    cbc0:	bmi	27c188 <g_param_spec_ref@plt+0x277ce8>
    cbc4:	stmdami	sl, {r0, r3, r8, fp, lr}
    cbc8:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    cbcc:			; <UNDEFINED> instruction: 0xf7f74478
    cbd0:	andcs	lr, r0, r2, asr #18
    cbd4:	ldcllt	0, cr11, [r0, #-8]!
    cbd8:	ldrdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    cbdc:	andeq	r4, r0, r8, ror #31
    cbe0:	andeq	r2, r0, lr, lsl #10
    cbe4:	strdeq	r4, [r0], -sl
    cbe8:	andeq	r4, r0, r4, asr #27
    cbec:	muleq	r0, lr, pc	; <UNPREDICTABLE>
    cbf0:	andeq	r2, r0, r4, asr #9
    cbf4:			; <UNDEFINED> instruction: 0x460db570
    cbf8:			; <UNDEFINED> instruction: 0x46064614
    cbfc:	ldm	ip, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    cc00:	andle	r2, fp, r0, lsr r8
    cc04:	strcs	r4, [r0], #-2325	; 0xfffff6eb
    cc08:	ldmdami	r6, {r0, r2, r4, r9, fp, lr}
    cc0c:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    cc10:	ldrbtmi	r3, [r8], #-284	; 0xfffffee4
    cc14:	ldmdb	lr, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    cc18:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    cc1c:	stmdavs	r3!, {r2, r3, r5, r6, r8, ip, sp, pc}
    cc20:	ldmdbmi	r1, {r0, r1, r3, r4, r6, r8, ip, sp, pc}
    cc24:	bmi	455c2c <g_param_spec_ref@plt+0x45178c>
    cc28:	ldrbtmi	r4, [r9], #-2065	; 0xfffff7ef
    cc2c:	tstcc	ip, sl, ror r4
    cc30:			; <UNDEFINED> instruction: 0xf7f74478
    cc34:			; <UNDEFINED> instruction: 0x4620e910
    cc38:			; <UNDEFINED> instruction: 0x4630bd70
    cc3c:	bl	34ac20 <g_param_spec_ref@plt+0x346780>
    cc40:	strtmi	r4, [r9], -r2, lsr #12
    cc44:			; <UNDEFINED> instruction: 0xf7ff4605
    cc48:	strmi	pc, [r4], -r7, lsl #31
    cc4c:	rscle	r2, r3, r0, lsl #26
    cc50:			; <UNDEFINED> instruction: 0xf7f74628
    cc54:	strtmi	lr, [r0], -r0, lsr #21
    cc58:	svclt	0x0000bd70
    cc5c:	andeq	r4, r0, ip, asr pc
    cc60:	andeq	r4, r0, sl, asr #27
    cc64:	andeq	r2, r0, lr, ror r4
    cc68:	andeq	r4, r0, lr, lsr pc
    cc6c:	andeq	r2, r0, r4, lsr #10
    cc70:	andeq	r2, r0, r0, ror #8
    cc74:	addlt	fp, r2, r0, ror r5
    cc78:	stmdavs	r3, {r4, r5, r8, r9, ip, sp, pc}
    cc7c:	ldrmi	r4, [r5], -lr, lsl #12
    cc80:	blcs	c1e498 <g_param_spec_ref@plt+0xc19ff8>
    cc84:	teqcs	r0, r3
    cc88:	mrc	7, 2, APSR_nzcv, cr12, cr6, {7}
    cc8c:	cmnlt	sp, r0, ror #3
    cc90:	cmplt	fp, fp, lsr #16
    cc94:	bmi	4df0e4 <g_param_spec_ref@plt+0x4dac44>
    cc98:	ldrbtmi	r4, [r9], #-2067	; 0xfffff7ed
    cc9c:	teqcc	r0, sl, ror r4
    cca0:			; <UNDEFINED> instruction: 0xf7f74478
    cca4:	ldrdcs	lr, [r0], -r8
    cca8:	ldcllt	0, cr11, [r0, #-8]!
    ccac:	ldrtmi	r4, [r1], -sl, lsr #12
    ccb0:			; <UNDEFINED> instruction: 0xf7ff4620
    ccb4:	andls	pc, r1, r1, asr pc	; <UNPREDICTABLE>
    ccb8:	ldrtmi	fp, [r1], -r0, lsr #2
    ccbc:			; <UNDEFINED> instruction: 0xf7f64620
    ccc0:	stmvs	r0, {r1, r2, r4, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    ccc4:	ldcllt	0, cr11, [r0, #-8]!
    ccc8:	bmi	25f0f0 <g_param_spec_ref@plt+0x25ac50>
    cccc:	ldrbtmi	r4, [r9], #-2057	; 0xfffff7f7
    ccd0:	teqcc	r0, sl, ror r4
    ccd4:			; <UNDEFINED> instruction: 0xf7f74478
    ccd8:			; <UNDEFINED> instruction: 0x2000e8be
    ccdc:	ldcllt	0, cr11, [r0, #-8]!
    cce0:	andeq	r4, r0, lr, asr #29
    cce4:			; <UNDEFINED> instruction: 0x000024b4
    cce8:	strdeq	r2, [r0], -r0
    ccec:	muleq	r0, sl, lr
    ccf0:	andeq	r4, r0, r4, lsr #26
    ccf4:			; <UNDEFINED> instruction: 0x000023bc
    ccf8:	mvnsmi	lr, sp, lsr #18
    ccfc:	cmplt	r8, #130	; 0x82
    cd00:	stmdavs	r3, {r1, r2, r3, r4, r9, sl, lr}
    cd04:	ldrmi	r4, [r7], -sp, lsl #12
    cd08:			; <UNDEFINED> instruction: 0x46042b30
    cd0c:	teqcs	r0, r3
    cd10:	mrc	7, 0, APSR_nzcv, cr8, cr6, {7}
    cd14:	cmnlt	r6, r0, lsl #6
    cd18:	cmnlt	r3, r3, lsr r8
    cd1c:	bmi	9df1bc <g_param_spec_ref@plt+0x9dad1c>
    cd20:	ldrbtmi	r4, [r9], #-2087	; 0xfffff7d9
    cd24:	hvccc	50250	; 0xc44a
    cd28:			; <UNDEFINED> instruction: 0xf7f74478
    cd2c:	mulcs	r0, r4, r8
    cd30:	pop	{r1, ip, sp, pc}
    cd34:	strdlt	r8, [r5, #16]!
    cd38:	strtmi	r4, [r0], -r9, lsr #12
    cd3c:	ldmib	lr!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    cd40:	movtlt	r4, #1664	; 0x680
    cd44:	svccs	0x00002001
    cd48:			; <UNDEFINED> instruction: 0xf8d8d0f2
    cd4c:	andcs	r3, r1, r0
    cd50:	andlt	r6, r2, fp, lsr r0
    cd54:	ldrhhi	lr, [r0, #141]!	; 0x8d
    cd58:	bmi	6df1c8 <g_param_spec_ref@plt+0x6dad28>
    cd5c:	ldrbtmi	r4, [r9], #-2075	; 0xfffff7e5
    cd60:	hvccc	50250	; 0xc44a
    cd64:			; <UNDEFINED> instruction: 0xf7f74478
    cd68:	andcs	lr, r0, r6, ror r8
    cd6c:	pop	{r1, ip, sp, pc}
    cd70:			; <UNDEFINED> instruction: 0x462081f0
    cd74:	ldm	lr!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    cd78:			; <UNDEFINED> instruction: 0xf7f74604
    cd7c:	blmi	54744c <g_param_spec_ref@plt+0x542fac>
    cd80:	strls	r2, [r0], #-528	; 0xfffffdf0
    cd84:			; <UNDEFINED> instruction: 0x4601447b
    cd88:			; <UNDEFINED> instruction: 0xf7f74630
    cd8c:			; <UNDEFINED> instruction: 0x4628e890
    cd90:	pop	{r1, ip, sp, pc}
    cd94:			; <UNDEFINED> instruction: 0x462081f0
    cd98:	stmia	ip!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    cd9c:			; <UNDEFINED> instruction: 0xf7f74604
    cda0:	blmi	347428 <g_param_spec_ref@plt+0x342f88>
    cda4:	stmib	sp, {r4, r9, sp}^
    cda8:	ldrbtmi	r5, [fp], #-1024	; 0xfffffc00
    cdac:	ldrtmi	r4, [r0], -r1, lsl #12
    cdb0:	ldmda	ip!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    cdb4:	ldr	r4, [fp, r0, asr #12]!
    cdb8:	andeq	r4, r0, r6, asr #28
    cdbc:	andeq	r2, r0, ip, lsr #8
    cdc0:	andeq	r2, r0, r8, ror #6
    cdc4:	andeq	r4, r0, sl, lsl #28
    cdc8:	muleq	r0, r4, ip
    cdcc:	andeq	r2, r0, ip, lsr #6
    cdd0:	andeq	r4, r0, r8, lsl #25
    cdd4:	andeq	r4, r0, lr, lsl #25
    cdd8:			; <UNDEFINED> instruction: 0x460db570
    cddc:			; <UNDEFINED> instruction: 0x46064614
    cde0:	svc	0x00aaf7f6
    cde4:	andle	r2, fp, r0, lsr r8
    cde8:	strcs	r4, [r0], #-2325	; 0xfffff6eb
    cdec:	ldmdami	r6, {r0, r2, r4, r9, fp, lr}
    cdf0:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    cdf4:	ldrbtmi	r3, [r8], #-360	; 0xfffffe98
    cdf8:	stmda	ip!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    cdfc:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    ce00:	stmdavs	r3!, {r2, r3, r5, r6, r8, ip, sp, pc}
    ce04:	ldmdbmi	r1, {r0, r1, r3, r4, r6, r8, ip, sp, pc}
    ce08:	bmi	455e10 <g_param_spec_ref@plt+0x451970>
    ce0c:	ldrbtmi	r4, [r9], #-2065	; 0xfffff7ef
    ce10:	smccc	33866	; 0x844a
    ce14:			; <UNDEFINED> instruction: 0xf7f74478
    ce18:			; <UNDEFINED> instruction: 0x4620e81e
    ce1c:			; <UNDEFINED> instruction: 0x4630bd70
    ce20:	b	6cae04 <g_param_spec_ref@plt+0x6c6964>
    ce24:	strtmi	r4, [r9], -r2, lsr #12
    ce28:			; <UNDEFINED> instruction: 0xf7ff4605
    ce2c:	strmi	pc, [r4], -r3, lsr #30
    ce30:	rscle	r2, r3, r0, lsl #26
    ce34:			; <UNDEFINED> instruction: 0xf7f74628
    ce38:	strtmi	lr, [r0], -lr, lsr #19
    ce3c:	svclt	0x0000bd70
    ce40:	andeq	r4, r0, r8, ror sp
    ce44:	andeq	r4, r0, r6, ror #23
    ce48:	muleq	r0, sl, r2
    ce4c:	andeq	r4, r0, sl, asr sp
    ce50:	andeq	r2, r0, r0, asr #6
    ce54:	andeq	r2, r0, ip, ror r2
    ce58:			; <UNDEFINED> instruction: 0x4615b5f0
    ce5c:	addlt	r4, r5, r3, lsr #20
    ce60:	strmi	r4, [lr], -r3, lsr #22
    ce64:			; <UNDEFINED> instruction: 0x4607447a
    ce68:	ldrbtcc	pc, [pc], #79	; ce70 <g_param_spec_ref@plt+0x89d0>	; <UNPREDICTABLE>
    ce6c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    ce70:			; <UNDEFINED> instruction: 0xf04f9303
    ce74:	strls	r0, [r2], #-768	; 0xfffffd00
    ce78:	svc	0x005ef7f6
    ce7c:	andsle	r2, r5, r0, lsr r8
    ce80:	bmi	75f2f8 <g_param_spec_ref@plt+0x75ae58>
    ce84:	ldrbtmi	r4, [r9], #-2077	; 0xfffff7e3
    ce88:	cmncc	ip, sl, ror r4
    ce8c:			; <UNDEFINED> instruction: 0xf7f64478
    ce90:	bmi	708e20 <g_param_spec_ref@plt+0x704980>
    ce94:	ldrbtmi	r4, [sl], #-2838	; 0xfffff4ea
    ce98:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    ce9c:	subsmi	r9, sl, r3, lsl #22
    cea0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    cea4:	strtmi	sp, [r0], -r0, lsr #2
    cea8:	ldcllt	0, cr11, [r0, #20]!
    ceac:	stmdavs	fp!, {r0, r2, r3, r4, r6, r8, ip, sp, pc}
    ceb0:	ldmdbmi	r4, {r0, r1, r3, r6, r8, ip, sp, pc}
    ceb4:	ldmdami	r5, {r2, r4, r9, fp, lr}
    ceb8:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    cebc:	ldrbtmi	r3, [r8], #-380	; 0xfffffe84
    cec0:	svc	0x00c8f7f6
    cec4:	ldrtmi	lr, [r8], -r5, ror #15
    cec8:	stmib	r6, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    cecc:	bge	9e780 <g_param_spec_ref@plt+0x9a2e0>
    ced0:			; <UNDEFINED> instruction: 0x46054631
    ced4:			; <UNDEFINED> instruction: 0xf7ff9001
    ced8:	stcls	15, cr15, [r2], {15}
    cedc:	sbcsle	r2, r8, r0, lsl #26
    cee0:			; <UNDEFINED> instruction: 0xf7f74628
    cee4:			; <UNDEFINED> instruction: 0xe7d4e958
    cee8:	ldm	ip!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ceec:	andeq	r9, r1, r8, lsr #26
    cef0:	andeq	r0, r0, r4, asr r4
    cef4:	andeq	r4, r0, r2, ror #25
    cef8:	andeq	r4, r0, r0, asr fp
    cefc:	andeq	r2, r0, r4, lsl #4
    cf00:	strdeq	r9, [r1], -r6
    cf04:			; <UNDEFINED> instruction: 0x00004cb0
    cf08:	muleq	r0, r6, r2
    cf0c:	ldrdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    cf10:	mvnsmi	lr, #737280	; 0xb4000
    cf14:	stmdacs	r0, {r0, r1, r7, ip, sp, pc}
    cf18:	stmdavs	r3, {r0, r1, r2, r4, r6, ip, lr, pc}
    cf1c:	ldrmi	r4, [r0], sp, lsl #12
    cf20:	blcs	d1e744 <g_param_spec_ref@plt+0xd1a2a4>
    cf24:	teqcs	r4, r4
    cf28:	stc	7, cr15, [ip, #-984]	; 0xfffffc28
    cf2c:	suble	r2, ip, r0, lsl #16
    cf30:	svceq	0x0000f1b8
    cf34:			; <UNDEFINED> instruction: 0xf8d8d00f
    cf38:	cmnlt	r3, r0
    cf3c:	bmi	edf42c <g_param_spec_ref@plt+0xedaf8c>
    cf40:	ldrbtmi	r4, [r9], #-2107	; 0xfffff7c5
    cf44:	orrscc	r4, r4, sl, ror r4
    cf48:			; <UNDEFINED> instruction: 0xf7f64478
    cf4c:	andcs	lr, r0, r4, lsl #31
    cf50:	pop	{r0, r1, ip, sp, pc}
    cf54:			; <UNDEFINED> instruction: 0x462983f0
    cf58:			; <UNDEFINED> instruction: 0xf7f64638
    cf5c:	stmdacs	r0, {r4, r5, r6, sl, fp, sp, lr, pc}
    cf60:	stmdavs	r1, {r6, ip, lr, pc}
    cf64:	b	96716c <g_param_spec_ref@plt+0x962ccc>
    cf68:			; <UNDEFINED> instruction: 0xf7f60501
    cf6c:	strmi	lr, [r6], -r0, lsl #28
    cf70:	eorsle	r2, pc, r0, lsl #26
    cf74:	ldrsbtls	pc, [ip], pc	; <UNPREDICTABLE>
    cf78:	strd	r4, [r8], -r9
    cf7c:	b	2caf60 <g_param_spec_ref@plt+0x2c6ac0>
    cf80:	ldrtmi	r6, [r0], -r1, lsr #17
    cf84:	b	1caf68 <g_param_spec_ref@plt+0x1c6ac8>
    cf88:	orrsmi	r6, sp, #2293760	; 0x230000
    cf8c:			; <UNDEFINED> instruction: 0x4629d032
    cf90:			; <UNDEFINED> instruction: 0xf7f64638
    cf94:			; <UNDEFINED> instruction: 0x4649ec54
    cf98:	ldrtmi	r4, [r0], -r4, lsl #12
    cf9c:	mvnle	r2, r0, lsl #24
    cfa0:			; <UNDEFINED> instruction: 0xf7f64638
    cfa4:	strmi	lr, [r4], -r8, lsr #31
    cfa8:	ldm	sl, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    cfac:	andscs	r4, r0, #34816	; 0x8800
    cfb0:	strpl	lr, [r0], #-2509	; 0xfffff633
    cfb4:			; <UNDEFINED> instruction: 0x4601447b
    cfb8:			; <UNDEFINED> instruction: 0xf7f64640
    cfbc:	smclt	61176	; 0xeef8
    cfc0:	tstcs	r1, r0, lsr r6
    cfc4:	mrc	7, 3, APSR_nzcv, cr6, cr6, {7}
    cfc8:	ldmdbmi	ip, {r3, sp, lr, pc}
    cfcc:	ldmdami	sp, {r2, r3, r4, r9, fp, lr}
    cfd0:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    cfd4:	ldrbtmi	r3, [r8], #-404	; 0xfffffe6c
    cfd8:	svc	0x003cf7f6
    cfdc:	andlt	r2, r3, r0
    cfe0:	mvnshi	lr, #12386304	; 0xbd0000
    cfe4:	ldmdami	r8, {r0, r2, r3, r5, r6, r8, fp, ip, sp, pc}
    cfe8:	andlt	r4, r3, r8, ror r4
    cfec:	mvnsmi	lr, #12386304	; 0xbd0000
    cff0:	stclt	7, cr15, [lr, #-984]	; 0xfffffc28
    cff4:	tstcs	r0, r0, lsr r6
    cff8:	pop	{r0, r1, ip, sp, pc}
    cffc:			; <UNDEFINED> instruction: 0xf7f643f0
    d000:			; <UNDEFINED> instruction: 0x4638be57
    d004:	svc	0x0076f7f6
    d008:			; <UNDEFINED> instruction: 0xf7f74604
    d00c:	blmi	4071bc <g_param_spec_ref@plt+0x402d1c>
    d010:	stmib	sp, {r4, r9, sp}^
    d014:	ldrbtmi	r5, [fp], #-1024	; 0xfffffc00
    d018:	strbmi	r4, [r0], -r1, lsl #12
    d01c:	svc	0x0046f7f6
    d020:	andlt	r2, r3, r0
    d024:	mvnshi	lr, #12386304	; 0xbd0000
    d028:	andeq	r4, r0, r6, lsr #24
    d02c:	andeq	r2, r0, ip, lsl #4
    d030:	andeq	r2, r0, r8, asr #2
    d034:	andeq	r4, r0, r8, lsr #22
    d038:	strdeq	r4, [r0], -r0
    d03c:	muleq	r0, r8, fp
    d040:	andeq	r4, r0, sl, lsl #21
    d044:	strheq	r2, [r0], -sl
    d048:	andeq	r3, r0, r0, asr #17
    d04c:	andeq	r4, r0, r6, ror #20
    d050:	svcmi	0x00f0e92d
    d054:	stmdacs	r0, {r0, r1, r7, ip, sp, pc}
    d058:			; <UNDEFINED> instruction: 0x461fd055
    d05c:	strmi	r6, [r8], r3, lsl #16
    d060:	blcs	d1eab0 <g_param_spec_ref@plt+0xd1a610>
    d064:	andle	r4, r4, r6, lsl #12
    d068:			; <UNDEFINED> instruction: 0xf7f62134
    d06c:	stmdacs	r0, {r2, r3, r5, r6, sl, fp, sp, lr, pc}
    d070:	cmnlt	pc, r9, asr #32
    d074:	cmnlt	fp, fp, lsr r8
    d078:	strcs	r4, [r0], #-2358	; 0xfffff6ca
    d07c:	ldmdami	r7!, {r1, r2, r4, r5, r9, fp, lr}
    d080:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    d084:	ldrbtmi	r3, [r8], #-432	; 0xfffffe50
    d088:	mcr	7, 7, pc, cr4, cr6, {7}	; <UNPREDICTABLE>
    d08c:	andlt	r4, r3, r0, lsr #12
    d090:	svchi	0x00f0e8bd
    d094:	svceq	0x0000f1b8
    d098:	ldmdbmi	r1!, {r2, r3, r6, ip, lr, pc}
    d09c:	rscscc	pc, pc, #79	; 0x4f
    d0a0:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
    d0a4:	ldmda	sl!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d0a8:	stmdavs	r0, {r0, r7, r9, sl, lr}
    d0ac:	eorsle	r2, r8, r0, lsl #16
    d0b0:			; <UNDEFINED> instruction: 0xf04f464d
    d0b4:	and	r0, r5, r0, lsl #22
    d0b8:	svceq	0x0004f855
    d0bc:	b	12e7150 <g_param_spec_ref@plt+0x12e2cb0>
    d0c0:	cmnlt	r8, #3072	; 0xc00
    d0c4:	svc	0x00aaf7f6
    d0c8:	svc	0x0060f7f6
    d0cc:	ldrtmi	r4, [r0], -r1, lsl #12
    d0d0:	mrc	7, 2, APSR_nzcv, cr12, cr6, {7}
    d0d4:	stmdacs	r0, {r2, r9, sl, lr}
    d0d8:	ldrtmi	sp, [r0], -lr, ror #3
    d0dc:	svc	0x000af7f6
    d0e0:			; <UNDEFINED> instruction: 0xf7f64605
    d0e4:	blmi	8090e4 <g_param_spec_ref@plt+0x804c44>
    d0e8:	stmib	sp, {r4, r9, sp}^
    d0ec:	ldrbtmi	r8, [fp], #-1280	; 0xfffffb00
    d0f0:	ldrtmi	r4, [r8], -r1, lsl #12
    d0f4:	mrc	7, 6, APSR_nzcv, cr10, cr6, {7}
    d0f8:			; <UNDEFINED> instruction: 0xf7f74648
    d0fc:	strtmi	lr, [r0], -r0, asr #17
    d100:	pop	{r0, r1, ip, sp, pc}
    d104:	ldmdbmi	r8, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    d108:	bmi	616110 <g_param_spec_ref@plt+0x611c70>
    d10c:	ldrbtmi	r4, [r9], #-2072	; 0xfffff7e8
    d110:	rorscc	r4, sl, r4
    d114:			; <UNDEFINED> instruction: 0xf7f64478
    d118:			; <UNDEFINED> instruction: 0x4620ee9e
    d11c:	pop	{r0, r1, ip, sp, pc}
    d120:			; <UNDEFINED> instruction: 0x46838ff0
    d124:			; <UNDEFINED> instruction: 0xf1ba2401
    d128:	rscle	r0, r5, r0, lsl #30
    d12c:			; <UNDEFINED> instruction: 0xf8ca2401
    d130:	strb	fp, [r1, r0]!
    d134:			; <UNDEFINED> instruction: 0x46444630
    d138:	mrc	7, 6, APSR_nzcv, cr12, cr6, {7}
    d13c:			; <UNDEFINED> instruction: 0xf7f64605
    d140:	blmi	349088 <g_param_spec_ref@plt+0x344be8>
    d144:	strls	r2, [r0, #-528]	; 0xfffffdf0
    d148:			; <UNDEFINED> instruction: 0x4601447b
    d14c:			; <UNDEFINED> instruction: 0xf7f64638
    d150:	strb	lr, [r2, lr, lsr #29]!
    d154:	andeq	r4, r0, r8, ror #21
    d158:	andeq	r2, r0, lr, asr #1
    d15c:	andeq	r2, r0, sl
    d160:	andeq	r4, r0, r6, asr sl
    d164:	andeq	r4, r0, lr, lsl #20
    d168:	andeq	r4, r0, sl, asr sl
    d16c:	andeq	r4, r0, ip, asr #18
    d170:	andeq	r1, r0, ip, ror pc
    d174:	andeq	r4, r0, r0, lsl #19
    d178:			; <UNDEFINED> instruction: 0x460db570
    d17c:			; <UNDEFINED> instruction: 0x46064614
    d180:	ldcl	7, cr15, [sl, #984]	; 0x3d8
    d184:	andle	r2, fp, r4, lsr r8
    d188:	strcs	r4, [r0], #-2325	; 0xfffff6eb
    d18c:	ldmdami	r6, {r0, r2, r4, r9, fp, lr}
    d190:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    d194:	ldrbtmi	r3, [r8], #-464	; 0xfffffe30
    d198:	mrc	7, 2, APSR_nzcv, cr12, cr6, {7}
    d19c:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    d1a0:	stmdavs	r3!, {r2, r3, r5, r6, r8, ip, sp, pc}
    d1a4:	ldmdbmi	r1, {r0, r1, r3, r4, r6, r8, ip, sp, pc}
    d1a8:	bmi	4561b0 <g_param_spec_ref@plt+0x451d10>
    d1ac:	ldrbtmi	r4, [r9], #-2065	; 0xfffff7ef
    d1b0:	bicscc	r4, r0, sl, ror r4
    d1b4:			; <UNDEFINED> instruction: 0xf7f64478
    d1b8:	strtmi	lr, [r0], -lr, asr #28
    d1bc:			; <UNDEFINED> instruction: 0x4630bd70
    d1c0:	stmda	sl, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d1c4:	strtmi	r4, [r9], -r2, lsr #12
    d1c8:			; <UNDEFINED> instruction: 0xf7ff4605
    d1cc:	strmi	pc, [r4], -r1, lsr #29
    d1d0:	rscle	r2, r3, r0, lsl #26
    d1d4:			; <UNDEFINED> instruction: 0xf7f64628
    d1d8:			; <UNDEFINED> instruction: 0x4620efde
    d1dc:	svclt	0x0000bd70
    d1e0:	ldrdeq	r4, [r0], -r8
    d1e4:	andeq	r4, r0, lr, lsl #19
    d1e8:	strdeq	r1, [r0], -sl
    d1ec:			; <UNDEFINED> instruction: 0x000049ba
    d1f0:	andeq	r1, r0, r0, lsr #31
    d1f4:	ldrdeq	r1, [r0], -ip
    d1f8:	strdlt	fp, [r3], r0
    d1fc:	ldrmi	r4, [r5], -pc, lsl #12
    d200:			; <UNDEFINED> instruction: 0x4606461c
    d204:	ldc	7, cr15, [r8, #984]	; 0x3d8
    d208:	andle	r2, ip, r4, lsr r8
    d20c:	strcs	r4, [r0], #-2328	; 0xfffff6e8
    d210:	ldmdami	r9, {r3, r4, r9, fp, lr}
    d214:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    d218:	ldrbtmi	r3, [r8], #-488	; 0xfffffe18
    d21c:	mrc	7, 0, APSR_nzcv, cr10, cr6, {7}
    d220:	andlt	r4, r3, r0, lsr #12
    d224:	ldrshlt	fp, [r4, #-208]!	; 0xffffff30
    d228:	cmnlt	r3, r3, lsr #16
    d22c:	strcs	r4, [r0], #-2323	; 0xfffff6ed
    d230:	ldmdami	r4, {r0, r1, r4, r9, fp, lr}
    d234:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    d238:	ldrbtmi	r3, [r8], #-488	; 0xfffffe18
    d23c:	mcr	7, 0, pc, cr10, cr6, {7}	; <UNPREDICTABLE>
    d240:	andlt	r4, r3, r0, lsr #12
    d244:			; <UNDEFINED> instruction: 0x4630bdf0
    d248:	stmda	r6, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d24c:	strtmi	r4, [sl], -r3, lsr #12
    d250:			; <UNDEFINED> instruction: 0x46054639
    d254:			; <UNDEFINED> instruction: 0xf7ff9001
    d258:			; <UNDEFINED> instruction: 0x4604fefb
    d25c:	stccs	0, cr9, [r0, #-4]
    d260:			; <UNDEFINED> instruction: 0x4628d0de
    d264:	svc	0x0096f7f6
    d268:	andlt	r4, r3, r0, lsr #12
    d26c:	svclt	0x0000bdf0
    d270:	andeq	r4, r0, r4, asr r9
    d274:	andeq	r4, r0, sl, lsl #18
    d278:	andeq	r1, r0, r6, ror lr
    d27c:	andeq	r4, r0, r4, lsr r9
    d280:	andeq	r1, r0, sl, lsl pc
    d284:	andeq	r1, r0, r6, asr lr
    d288:			; <UNDEFINED> instruction: 0x460cb510
    d28c:	stmdavs	fp, {r0, r3, r6, r8, ip, sp, pc}
    d290:	andmi	r4, r2, r8, asr r0
    d294:	andeq	lr, r3, #532480	; 0x82000
    d298:	svclt	0x0014600a
    d29c:	andcs	r2, r0, r1
    d2a0:	stmdbmi	r6, {r4, r8, sl, fp, ip, sp, pc}
    d2a4:	stmdami	r7, {r1, r2, r9, fp, lr}
    d2a8:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    d2ac:	orrvc	pc, r0, r1, lsl #10
    d2b0:			; <UNDEFINED> instruction: 0xf7f64478
    d2b4:			; <UNDEFINED> instruction: 0x4620edd0
    d2b8:	svclt	0x0000bd10
    d2bc:	andeq	r4, r0, r0, asr #17
    d2c0:	muleq	r0, r6, r8
    d2c4:	andeq	r1, r0, r0, ror #27
    d2c8:	addlt	fp, r3, r0, lsl #10
    d2cc:			; <UNDEFINED> instruction: 0xf7ff9001
    d2d0:	stmdbls	r1, {r0, r3, r5, r6, r7, r8, fp, ip, sp, lr, pc}
    d2d4:	andlt	r2, r3, r0, lsl #4
    d2d8:	bl	14b454 <g_param_spec_ref@plt+0x146fb4>
    d2dc:	ldcllt	7, cr15, [ip, #-1020]!	; 0xfffffc04
    d2e0:	stmdacs	r2, {r0, r2, fp, ip, sp}
    d2e4:	andcs	fp, r0, ip, lsl #31
    d2e8:	ldrbmi	r2, [r0, -r1]!
    d2ec:			; <UNDEFINED> instruction: 0xf0303802
    d2f0:	svclt	0x000c0302
    d2f4:	andcs	r2, r0, r1
    d2f8:	svclt	0x00004770
    d2fc:	svclt	0x00d42800
    d300:	andcs	r2, r1, r0
    d304:	svclt	0x00004770
    d308:	addlt	fp, r3, r0, lsl #10
    d30c:			; <UNDEFINED> instruction: 0xf7ff9001
    d310:	stmdbls	r1, {r0, r4, r6, r9, fp, ip, sp, lr, pc}
    d314:	andlt	r2, r3, r0, lsl #4
    d318:	bl	14b494 <g_param_spec_ref@plt+0x146ff4>
    d31c:	ldclt	7, cr15, [ip, #1020]	; 0x3fc
    d320:	addlt	fp, r3, r0, lsl #10
    d324:			; <UNDEFINED> instruction: 0xf7ff9001
    d328:	stmdbls	r1, {r0, r2, r6, r9, fp, ip, sp, lr, pc}
    d32c:	andlt	r2, r3, r0, lsl #4
    d330:	bl	14b4ac <g_param_spec_ref@plt+0x14700c>
    d334:	ldcllt	7, cr15, [r0, #-1020]	; 0xfffffc04
    d338:	ldmdacc	r1!, {r3, r5, r8, ip, sp, pc}
    d33c:	svclt	0x008c2801
    d340:	andcs	r2, r1, r0
    d344:	andcs	r4, r1, r0, ror r7
    d348:	svclt	0x00004770
    d34c:	stmdacs	r1, {r0, r4, r5, fp, ip, sp}
    d350:	andcs	fp, r0, ip, lsl #31
    d354:	ldrbmi	r2, [r0, -r1]!
    d358:	andle	r2, r4, r1, lsr r8
    d35c:	andle	r2, sl, r2, lsr r8
    d360:			; <UNDEFINED> instruction: 0xf7ffb128
    d364:	ldrdlt	fp, [r1, sp]
    d368:	ldrbtmi	r4, [r8], #-2057	; 0xfffff7f7
    d36c:	hvclt	38000	; 0x9470
    d370:	ldrbtmi	r4, [r8], #-2056	; 0xfffff7f8
    d374:	tstlt	r1, r0, ror r7
    d378:	ldrbtmi	r4, [r8], #-2055	; 0xfffff7f9
    d37c:	stmdami	r7, {r4, r5, r6, r8, r9, sl, lr}
    d380:			; <UNDEFINED> instruction: 0x47704478
    d384:	ldrbtmi	r4, [r8], #-2054	; 0xfffff7fa
    d388:	stmdami	r6, {r4, r5, r6, r8, r9, sl, lr}
    d38c:			; <UNDEFINED> instruction: 0x47704478
    d390:	strdeq	r4, [r0], -r2
    d394:	andeq	r2, r0, r2, ror r9
    d398:	ldrdeq	r4, [r0], -r2
    d39c:	andeq	r4, r0, ip, lsl #6
    d3a0:	andeq	r4, r0, sl, lsl #4
    d3a4:	andeq	r4, r0, r0, ror #5
    d3a8:	addlt	fp, r3, r0, lsl #10
    d3ac:			; <UNDEFINED> instruction: 0xf7ff9001
    d3b0:	stmdbls	r1, {r0, r4, r5, r9, fp, ip, sp, lr, pc}
    d3b4:	andlt	r2, r3, r0, lsl #4
    d3b8:	bl	14b534 <g_param_spec_ref@plt+0x147094>
    d3bc:	stcllt	7, cr15, [ip, #-1020]	; 0xfffffc04
    d3c0:	addlt	fp, r3, r0, lsl #10
    d3c4:			; <UNDEFINED> instruction: 0xf7ff9001
    d3c8:	stmdbls	r1, {r0, r2, r5, r9, fp, ip, sp, lr, pc}
    d3cc:	andlt	r2, r3, r0, lsl #4
    d3d0:	bl	14b54c <g_param_spec_ref@plt+0x1470ac>
    d3d4:	stclt	7, cr15, [r0, #-1020]	; 0xfffffc04
    d3d8:	addlt	fp, r3, r0, lsl #10
    d3dc:			; <UNDEFINED> instruction: 0xf7ff9001
    d3e0:	stmdbls	r1, {r0, r3, r4, r9, fp, ip, sp, lr, pc}
    d3e4:	andlt	r2, r3, r0, lsl #4
    d3e8:	bl	14b564 <g_param_spec_ref@plt+0x1470c4>
    d3ec:	stclt	7, cr15, [r2], {255}	; 0xff
    d3f0:	addlt	fp, r3, r0, lsl #10
    d3f4:			; <UNDEFINED> instruction: 0xf7ff9001
    d3f8:	stmdbls	r1, {r0, r2, r3, r5, r6, r9, fp, ip, sp, lr, pc}
    d3fc:	andlt	r2, r3, r0, lsl #4
    d400:	bl	14b57c <g_param_spec_ref@plt+0x1470dc>
    d404:	stclt	7, cr15, [r8, #-1020]!	; 0xfffffc04
    d408:	addlt	fp, r3, r0, lsl #10
    d40c:			; <UNDEFINED> instruction: 0xf7ff9001
    d410:	stmdbls	r1, {r0, r5, r6, r9, fp, ip, sp, lr, pc}
    d414:	andlt	r2, r3, r0, lsl #4
    d418:	bl	14b594 <g_param_spec_ref@plt+0x1470f4>
    d41c:	ldcllt	7, cr15, [ip], {255}	; 0xff
    d420:			; <UNDEFINED> instruction: 0xf080fab0
    d424:	ldrbmi	r0, [r0, -r0, asr #18]!
    d428:	addlt	fp, r3, r0, lsl #10
    d42c:			; <UNDEFINED> instruction: 0xf7ff9001
    d430:	stmdbls	r1, {r0, r7, r9, fp, ip, sp, lr, pc}
    d434:	andlt	r2, r3, r0, lsl #4
    d438:	bl	14b5b4 <g_param_spec_ref@plt+0x147114>
    d43c:	mrclt	7, 4, APSR_nzcv, cr12, cr15, {7}
    d440:	addlt	fp, r3, r0, lsl #10
    d444:			; <UNDEFINED> instruction: 0xf7ff9001
    d448:	stmdbls	r1, {r0, r2, r5, r7, r9, fp, ip, sp, lr, pc}
    d44c:	andlt	r2, r3, r0, lsl #4
    d450:	bl	14b5cc <g_param_spec_ref@plt+0x14712c>
    d454:	stcllt	7, cr15, [r0], {255}	; 0xff
    d458:	movwcs	fp, #29968	; 0x7510
    d45c:	bmi	1a0478 <g_param_spec_ref@plt+0x19bfd8>
    d460:	stmdami	r6, {r2, r3, r4, r5, r6, sl, lr}
    d464:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    d468:			; <UNDEFINED> instruction: 0xf7f64621
    d46c:	stmdavs	r0!, {r1, r3, r4, r7, r9, fp, sp, lr, pc}
    d470:	svclt	0x0000bd10
    d474:	andeq	r9, r1, ip, asr #27
    d478:	andeq	r9, r1, r0, lsl #11
    d47c:	andeq	r4, r0, r6, lsl r8
    d480:	addlt	fp, r3, r0, lsl #10
    d484:			; <UNDEFINED> instruction: 0xf7f69001
    d488:	andcs	lr, r1, #220, 26	; 0x3700
    d48c:	stmdals	r1, {r0, r9, sl, lr}
    d490:	ldc	7, cr15, [r8, #-984]!	; 0xfffffc28
    d494:	andcs	fp, r1, r8, lsl r1
    d498:			; <UNDEFINED> instruction: 0xf85db003
    d49c:			; <UNDEFINED> instruction: 0xf7f6fb04
    d4a0:	andcs	lr, r4, #72, 30	; 0x120
    d4a4:	stmdals	r1, {r0, r9, sl, lr}
    d4a8:	stc	7, cr15, [ip, #-984]!	; 0xfffffc28
    d4ac:	mvnsle	r2, r0, lsl #16
    d4b0:	mrc	7, 6, APSR_nzcv, cr8, cr6, {7}
    d4b4:	strmi	r2, [r1], -r3, lsl #4
    d4b8:			; <UNDEFINED> instruction: 0xf7f69801
    d4bc:	stmdacs	r0, {r2, r5, r8, sl, fp, sp, lr, pc}
    d4c0:			; <UNDEFINED> instruction: 0xf7f6d1e9
    d4c4:	andcs	lr, r4, #208, 28	; 0xd00
    d4c8:	stmdals	r1, {r0, r9, sl, lr}
    d4cc:	ldc	7, cr15, [sl, #-984]	; 0xfffffc28
    d4d0:	svclt	0x00183800
    d4d4:	ldrb	r2, [pc, r1]
    d4d8:			; <UNDEFINED> instruction: 0x4604b538
    d4dc:	ldc	7, cr15, [r0, #984]!	; 0x3d8
    d4e0:	strmi	r2, [r1], -r2, lsl #4
    d4e4:			; <UNDEFINED> instruction: 0xf7f64620
    d4e8:	tstlt	r8, lr, lsl #26
    d4ec:	ldclt	0, cr2, [r8, #-4]!
    d4f0:			; <UNDEFINED> instruction: 0xf7f64605
    d4f4:	qadd16mi	lr, sl, lr
    d4f8:	strtmi	r4, [r0], -r1, lsl #12
    d4fc:	stc	7, cr15, [r2, #-984]	; 0xfffffc28
    d500:	svclt	0x00183800
    d504:	ldclt	0, cr2, [r8, #-4]!
    d508:			; <UNDEFINED> instruction: 0x4604b510
    d50c:	ldc	7, cr15, [r8, #984]	; 0x3d8
    d510:	strmi	r2, [r1], -sp, lsl #4
    d514:	pop	{r5, r9, sl, lr}
    d518:			; <UNDEFINED> instruction: 0xf7f64010
    d51c:	svclt	0x0000bcf1
    d520:			; <UNDEFINED> instruction: 0x4604b510
    d524:	stc	7, cr15, [ip, #984]	; 0x3d8
    d528:			; <UNDEFINED> instruction: 0x46012213
    d52c:	pop	{r5, r9, sl, lr}
    d530:			; <UNDEFINED> instruction: 0xf7f64010
    d534:	svclt	0x0000bce5
    d538:			; <UNDEFINED> instruction: 0x4604b510
    d53c:			; <UNDEFINED> instruction: 0xff8cf7ff
    d540:	strmi	r2, [r1], -r5, lsl #4
    d544:	pop	{r5, r9, sl, lr}
    d548:			; <UNDEFINED> instruction: 0xf7f64010
    d54c:	svclt	0x0000bcd9
    d550:			; <UNDEFINED> instruction: 0x4604b510
    d554:			; <UNDEFINED> instruction: 0xff80f7ff
    d558:	strmi	r2, [r1], -r2, lsl #4
    d55c:	pop	{r5, r9, sl, lr}
    d560:			; <UNDEFINED> instruction: 0xf7f64010
    d564:	svclt	0x0000bccd
    d568:			; <UNDEFINED> instruction: 0x460cb510
    d56c:	stmdavs	r9, {r0, r3, r4, r5, r8, ip, sp, pc}
    d570:			; <UNDEFINED> instruction: 0xf7f6b179
    d574:	movwcs	lr, #3102	; 0xc1e
    d578:	eorvs	r4, r3, r8, lsl r6
    d57c:	bmi	1bc9c4 <g_param_spec_ref@plt+0x1b8524>
    d580:	stmdami	r7, {r1, r2, r8, fp, lr}
    d584:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    d588:			; <UNDEFINED> instruction: 0xf7f64478
    d58c:	strtmi	lr, [r0], -r4, ror #24
    d590:	andcs	fp, r1, r0, lsl sp
    d594:	svclt	0x0000bd10
    d598:	andeq	r4, r0, ip, lsl #14
    d59c:	andeq	r4, r0, r2, lsr #16
    d5a0:	andeq	r1, r0, r8, lsl #22
    d5a4:			; <UNDEFINED> instruction: 0x460cb570
    d5a8:	stmdavs	lr, {r0, r4, r7, r8, ip, sp, pc}
    d5ac:			; <UNDEFINED> instruction: 0x4605b1de
    d5b0:			; <UNDEFINED> instruction: 0xf7f64630
    d5b4:	ldmdblt	r8!, {r1, r2, r3, r4, r5, r8, fp, sp, lr, pc}
    d5b8:	strtmi	r6, [r8], -r1, lsr #16
    d5bc:	eorvs	r2, r5, r0, lsl #10
    d5c0:	bl	ffdcb5a0 <g_param_spec_ref@plt+0xffdc7100>
    d5c4:	ldcllt	6, cr4, [r0, #-160]!	; 0xffffff60
    d5c8:			; <UNDEFINED> instruction: 0xf7f64630
    d5cc:			; <UNDEFINED> instruction: 0xe7f3e9b6
    d5d0:	bmi	1df9f0 <g_param_spec_ref@plt+0x1db550>
    d5d4:	ldrbtmi	r4, [r9], #-2055	; 0xfffff7f9
    d5d8:	tstcc	r8, sl, ror r4
    d5dc:			; <UNDEFINED> instruction: 0xf7f64478
    d5e0:			; <UNDEFINED> instruction: 0x4620ec3a
    d5e4:	andcs	fp, r1, r0, ror sp
    d5e8:	svclt	0x0000bd70
    d5ec:	ldrdeq	r4, [r0], -r2
    d5f0:			; <UNDEFINED> instruction: 0x000046b8
    d5f4:			; <UNDEFINED> instruction: 0x00001ab4
    d5f8:	bmi	9ba630 <g_param_spec_ref@plt+0x9b6190>
    d5fc:	ldrbtmi	r4, [sl], #-2854	; 0xfffff4da
    d600:	addlt	fp, r5, r0, lsr r5
    d604:			; <UNDEFINED> instruction: 0x460458d3
    d608:	ldmdavs	fp, {r3, r8, sl, fp, ip, pc}
    d60c:			; <UNDEFINED> instruction: 0xf04f9303
    d610:	bicslt	r0, r8, r0, lsl #6
    d614:	biclt	r6, fp, r3, lsl #16
    d618:	strcs	r4, [r0, #-2336]	; 0xfffff6e0
    d61c:	stmdami	r1!, {r5, r9, fp, lr}
    d620:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    d624:	ldrbtmi	r3, [r8], #-312	; 0xfffffec8
    d628:	ldc	7, cr15, [r4], {246}	; 0xf6
    d62c:	blmi	69feac <g_param_spec_ref@plt+0x69ba0c>
    d630:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    d634:	blls	e76a4 <g_param_spec_ref@plt+0xe3204>
    d638:			; <UNDEFINED> instruction: 0xf04f405a
    d63c:			; <UNDEFINED> instruction: 0xd1260300
    d640:	andlt	r4, r5, r8, lsr #12
    d644:	ldrhtmi	lr, [r0], -sp
    d648:	ldrbmi	fp, [r0, -r2]!
    d64c:			; <UNDEFINED> instruction: 0xb181b19d
    d650:			; <UNDEFINED> instruction: 0x4608b1dc
    d654:	ldcl	7, cr15, [sl], #984	; 0x3d8
    d658:	movwls	sl, #11017	; 0x2b09
    d65c:			; <UNDEFINED> instruction: 0xf7f69001
    d660:			; <UNDEFINED> instruction: 0x462aecf0
    d664:	blls	b3a70 <g_param_spec_ref@plt+0xaf5d0>
    d668:			; <UNDEFINED> instruction: 0xf7f62500
    d66c:	eorvs	lr, r0, ip, lsl #19
    d670:	strcs	lr, [r1, #-2012]	; 0xfffff824
    d674:	stmdbmi	sp, {r1, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    d678:	stmdami	lr, {r0, r2, r3, r9, fp, lr}
    d67c:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    d680:	ldrbtmi	r3, [r8], #-312	; 0xfffffec8
    d684:	bl	ff9cb664 <g_param_spec_ref@plt+0xff9c71c4>
    d688:			; <UNDEFINED> instruction: 0x4625e7d0
    d68c:			; <UNDEFINED> instruction: 0xf7f6e7ce
    d690:	svclt	0x0000ecea
    d694:	andeq	r9, r1, lr, lsl #11
    d698:	andeq	r0, r0, r4, asr r4
    d69c:	andeq	r4, r0, r8, lsl #15
    d6a0:	andeq	r1, r0, lr, lsr #22
    d6a4:	andeq	r1, r0, sl, ror #20
    d6a8:	andeq	r9, r1, ip, asr r5
    d6ac:	andeq	r4, r0, ip, lsr #14
    d6b0:	andeq	r4, r0, r2, lsr #12
    d6b4:	andeq	r1, r0, lr, lsl #20
    d6b8:			; <UNDEFINED> instruction: 0x4608b570
    d6bc:	addlt	r6, r4, r5, lsl r8
    d6c0:			; <UNDEFINED> instruction: 0x46144611
    d6c4:			; <UNDEFINED> instruction: 0xf7f6461e
    d6c8:	tstlt	r5, r8, ror #25
    d6cc:	adcmi	r6, fp, #2293760	; 0x230000
    d6d0:	andcs	sp, r1, r2, lsl #2
    d6d4:	ldcllt	0, cr11, [r0, #-16]!
    d6d8:	ldc	7, cr15, [r2], #984	; 0x3d8
    d6dc:	stmdavs	r0!, {r0, r9, sl, lr}
    d6e0:			; <UNDEFINED> instruction: 0xf7f69103
    d6e4:	strmi	lr, [r4], -sl, lsl #25
    d6e8:			; <UNDEFINED> instruction: 0xf7f64628
    d6ec:	blmi	1c890c <g_param_spec_ref@plt+0x1c446c>
    d6f0:	andcs	r9, sp, #49152	; 0xc000
    d6f4:	strls	r4, [r0], #-1147	; 0xfffffb85
    d6f8:	ldrtmi	r9, [r0], -r1
    d6fc:	bl	ff5cb6dc <g_param_spec_ref@plt+0xff5c723c>
    d700:	andlt	r2, r4, r0
    d704:	svclt	0x0000bd70
    d708:	andeq	r4, r0, r4, lsl #14
    d70c:	strmi	r4, [r8], -r3, lsl #12
    d710:			; <UNDEFINED> instruction: 0xf7f66859
    d714:	svclt	0x0000b9d1
    d718:	strmi	fp, [r8], -r8, lsl #10
    d71c:	ldmdb	r8, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d720:	pop	{r3, r4, r8, ip, sp, pc}
    d724:			; <UNDEFINED> instruction: 0xf7f64008
    d728:	stmdami	r3, {r0, r1, r2, r5, r7, r9, fp, ip, sp, pc}
    d72c:			; <UNDEFINED> instruction: 0x4008e8bd
    d730:			; <UNDEFINED> instruction: 0xf7f64478
    d734:	svclt	0x0000baa1
    d738:	andeq	r3, r0, r8, ror r1
    d73c:			; <UNDEFINED> instruction: 0x461cb510
    d740:	stcl	7, cr15, [lr], {246}	; 0xf6
    d744:	andscs	r4, r0, #4, 22	; 0x1000
    d748:			; <UNDEFINED> instruction: 0x4601447b
    d74c:			; <UNDEFINED> instruction: 0xf7f64620
    d750:	andcs	lr, r0, lr, lsr #23
    d754:	svclt	0x0000bd10
    d758:	ldrdeq	r4, [r0], -r4	; <UNPREDICTABLE>
    d75c:			; <UNDEFINED> instruction: 0x4614b530
    d760:	addlt	r4, r3, ip, lsl sl
    d764:			; <UNDEFINED> instruction: 0x46084b1c
    d768:	strcs	r4, [r0, #-1146]	; 0xfffffb86
    d76c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    d770:			; <UNDEFINED> instruction: 0xf04f9301
    d774:	strls	r0, [r0, #-768]	; 0xfffffd00
    d778:	bl	fe94b758 <g_param_spec_ref@plt+0xfe9472b8>
    d77c:	ldmdbmi	r7, {r3, r8, r9, ip, sp, pc}
    d780:	strbtmi	r4, [sl], -fp, lsr #12
    d784:			; <UNDEFINED> instruction: 0xf7f64479
    d788:	stmdals	r0, {r6, r8, r9, fp, sp, lr, pc}
    d78c:			; <UNDEFINED> instruction: 0xf7f6b170
    d790:			; <UNDEFINED> instruction: 0xb158ed92
    d794:	blmi	41ffe4 <g_param_spec_ref@plt+0x41bb44>
    d798:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    d79c:	blls	6780c <g_param_spec_ref@plt+0x6336c>
    d7a0:			; <UNDEFINED> instruction: 0xf04f405a
    d7a4:	tstle	r2, r0, lsl #6
    d7a8:	ldclt	0, cr11, [r0, #-12]!
    d7ac:	ldc	7, cr15, [r8], {246}	; 0xf6
    d7b0:	andscs	r4, r0, #12, 22	; 0x3000
    d7b4:			; <UNDEFINED> instruction: 0x4601447b
    d7b8:			; <UNDEFINED> instruction: 0xf7f64620
    d7bc:	andcs	lr, r0, sl, lsl #26
    d7c0:	stmdami	r9, {r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    d7c4:			; <UNDEFINED> instruction: 0xf7f64478
    d7c8:	andls	lr, r0, r6, lsr #18
    d7cc:			; <UNDEFINED> instruction: 0xf7f6e7de
    d7d0:	svclt	0x0000ec4a
    d7d4:	andeq	r9, r1, r4, lsr #8
    d7d8:	andeq	r0, r0, r4, asr r4
    d7dc:	andeq	r4, r0, r0, asr #13
    d7e0:	strdeq	r9, [r1], -r4
    d7e4:	muleq	r0, ip, r6
    d7e8:	andeq	r3, r0, r4, ror #1
    d7ec:	ldrlt	r4, [r0, #-2830]!	; 0xfffff4f2
    d7f0:	cfstrsmi	mvf4, [lr], {123}	; 0x7b
    d7f4:	strmi	fp, [sp], -r3, lsl #1
    d7f8:	andls	r6, r1, #128, 16	; 0x800000
    d7fc:	stmdavs	fp, {r0, r3, r4, r8, fp, ip, lr}
    d800:			; <UNDEFINED> instruction: 0xf7f66ad9
    d804:	strmi	lr, [r4], -sl, lsr #24
    d808:			; <UNDEFINED> instruction: 0xf7f64628
    d80c:	bls	8878c <g_param_spec_ref@plt+0x842ec>
    d810:	bvs	fe81f01c <g_param_spec_ref@plt+0xfe81ab7c>
    d814:	blx	1f4b81a <g_param_spec_ref@plt+0x1f4737a>
    d818:	andlt	fp, r3, r0, lsr #2
    d81c:	ldrhtmi	lr, [r0], -sp
    d820:	blt	acb800 <g_param_spec_ref@plt+0xac7360>
    d824:	ldclt	0, cr11, [r0, #-12]!
    d828:	muleq	r1, ip, r3
    d82c:	andeq	r0, r0, r0, ror #8
    d830:	ldrlt	r4, [r0, #-2830]!	; 0xfffff4f2
    d834:	cfstrsmi	mvf4, [lr], {123}	; 0x7b
    d838:	strmi	fp, [sp], -r3, lsl #1
    d83c:	andls	r6, r1, #128, 16	; 0x800000
    d840:	stmdavs	fp, {r0, r3, r4, r8, fp, ip, lr}
    d844:			; <UNDEFINED> instruction: 0xf7f66a99
    d848:	strmi	lr, [r4], -r8, lsl #24
    d84c:			; <UNDEFINED> instruction: 0xf7f64628
    d850:	bls	87c60 <g_param_spec_ref@plt+0x837c0>
    d854:	bvs	fe81f060 <g_param_spec_ref@plt+0xfe81abc0>
    d858:	blx	34b85c <g_param_spec_ref@plt+0x3473bc>
    d85c:	andlt	fp, r3, r0, lsr #2
    d860:	ldrhtmi	lr, [r0], -sp
    d864:	blt	24b844 <g_param_spec_ref@plt+0x2473a4>
    d868:	ldclt	0, cr11, [r0, #-12]!
    d86c:	andeq	r9, r1, r8, asr r3
    d870:	andeq	r0, r0, r0, ror #8
    d874:			; <UNDEFINED> instruction: 0x4605b5f0
    d878:	strmi	r4, [pc], -r1, lsr #16
    d87c:	ldrmi	r4, [r4], -r1, lsr #18
    d880:	ldmdavs	r2, {r3, r4, r5, r6, sl, lr}
    d884:	addlt	r4, r5, r0, lsr #28
    d888:	ldrbtmi	r5, [lr], #-2113	; 0xfffff7bf
    d88c:	stmdavs	r9, {r3, r5, r7, fp, sp, lr}
    d890:			; <UNDEFINED> instruction: 0xf04f9103
    d894:	movtlt	r0, #41216	; 0xa100
    d898:	movwls	r4, #6684	; 0x1a1c
    d89c:	ldmdavs	r2, {r1, r4, r5, r7, fp, ip, lr}
    d8a0:			; <UNDEFINED> instruction: 0xf7f66ad1
    d8a4:	ldrdcs	lr, [r0, -sl]
    d8a8:	ldrtmi	r4, [r8], -r6, lsl #12
    d8ac:	stc	7, cr15, [lr, #984]!	; 0x3d8
    d8b0:	bge	b44bc <g_param_spec_ref@plt+0xb001c>
    d8b4:	bvs	fec1f0c0 <g_param_spec_ref@plt+0xfec1ac20>
    d8b8:	blx	ff2cb8be <g_param_spec_ref@plt+0xff2c741e>
    d8bc:	orrlt	r4, r0, r5, lsl #12
    d8c0:	strtmi	r9, [r0], -r2, lsl #18
    d8c4:	mcrr	7, 15, pc, r2, cr6	; <UNPREDICTABLE>
    d8c8:	blmi	3a0114 <g_param_spec_ref@plt+0x39bc74>
    d8cc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    d8d0:	blls	e7940 <g_param_spec_ref@plt+0xe34a0>
    d8d4:			; <UNDEFINED> instruction: 0xf04f405a
    d8d8:	mrsle	r0, SP_hyp
    d8dc:	andlt	r4, r5, r8, lsr #12
    d8e0:	bvs	ffc7d0a8 <g_param_spec_ref@plt+0xffc78c08>
    d8e4:			; <UNDEFINED> instruction: 0xf7f64620
    d8e8:			; <UNDEFINED> instruction: 0xe7edec32
    d8ec:	strtmi	r6, [r0], -r1, asr #17
    d8f0:			; <UNDEFINED> instruction: 0xf7f69301
    d8f4:	stmiavs	r8!, {r1, r5, r6, sl, fp, sp, lr, pc}
    d8f8:	strb	r9, [sp, r1, lsl #22]
    d8fc:	bl	feccb8dc <g_param_spec_ref@plt+0xfecc743c>
    d900:	andeq	r9, r1, ip, lsl #6
    d904:	andeq	r0, r0, r4, asr r4
    d908:	andeq	r9, r1, r2, lsl #6
    d90c:	andeq	r0, r0, r0, ror #8
    d910:	andeq	r9, r1, r0, asr #5
    d914:			; <UNDEFINED> instruction: 0x460cb570
    d918:	tstcs	r0, r6, lsl #12
    d91c:	ldrmi	r4, [r5], -r0, lsr #12
    d920:	ldcl	7, cr15, [r4, #-984]!	; 0xfffffc28
    d924:	strmi	r6, [r4], -fp, lsr #16
    d928:	tstlt	ip, r3, asr r1
    d92c:	blcs	2b9c0 <g_param_spec_ref@plt+0x27520>
    d930:	strcs	fp, [r0], #-3848	; 0xfffff0f8
    d934:	strtmi	r4, [r1], -r8, lsr #12
    d938:	stc	7, cr15, [r6, #984]	; 0x3d8
    d93c:	ldcllt	0, cr2, [r0, #-4]!
    d940:			; <UNDEFINED> instruction: 0x462868b3
    d944:			; <UNDEFINED> instruction: 0xf7f668d9
    d948:			; <UNDEFINED> instruction: 0xe7eeec38
    d94c:			; <UNDEFINED> instruction: 0x4605b5f0
    d950:	strmi	r4, [pc], -r1, lsr #16
    d954:	ldrmi	r4, [r4], -r1, lsr #18
    d958:	ldmdavs	r2, {r3, r4, r5, r6, sl, lr}
    d95c:	addlt	r4, r5, r0, lsr #28
    d960:	ldrbtmi	r5, [lr], #-2113	; 0xfffff7bf
    d964:	stmdavs	r9, {r3, r5, r7, fp, sp, lr}
    d968:			; <UNDEFINED> instruction: 0xf04f9103
    d96c:	movtlt	r0, #41216	; 0xa100
    d970:	movwls	r4, #6684	; 0x1a1c
    d974:	ldmdavs	r2, {r1, r4, r5, r7, fp, ip, lr}
    d978:			; <UNDEFINED> instruction: 0xf7f66a91
    d97c:	tstcs	r0, lr, ror #22
    d980:	ldrtmi	r4, [r8], -r6, lsl #12
    d984:	stcl	7, cr15, [r2, #-984]	; 0xfffffc28
    d988:	bge	b4594 <g_param_spec_ref@plt+0xb00f4>
    d98c:	bvs	fec1f198 <g_param_spec_ref@plt+0xfec1acf8>
    d990:			; <UNDEFINED> instruction: 0xf9b2f7ff
    d994:	orrlt	r4, r0, r5, lsl #12
    d998:	strtmi	r9, [r0], -r2, lsl #18
    d99c:	b	134b97c <g_param_spec_ref@plt+0x13474dc>
    d9a0:	blmi	3a01ec <g_param_spec_ref@plt+0x39bd4c>
    d9a4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    d9a8:	blls	e7a18 <g_param_spec_ref@plt+0xe3578>
    d9ac:			; <UNDEFINED> instruction: 0xf04f405a
    d9b0:	mrsle	r0, SP_hyp
    d9b4:	andlt	r4, r5, r8, lsr #12
    d9b8:	bvs	ffc7d180 <g_param_spec_ref@plt+0xffc78ce0>
    d9bc:			; <UNDEFINED> instruction: 0xf7f64620
    d9c0:			; <UNDEFINED> instruction: 0xe7edea3c
    d9c4:	strtmi	r6, [r0], -r1, asr #17
    d9c8:			; <UNDEFINED> instruction: 0xf7f69301
    d9cc:	stmiavs	r8!, {r1, r2, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    d9d0:	strb	r9, [sp, r1, lsl #22]
    d9d4:	bl	11cb9b4 <g_param_spec_ref@plt+0x11c7514>
    d9d8:	andeq	r9, r1, r4, lsr r2
    d9dc:	andeq	r0, r0, r4, asr r4
    d9e0:	andeq	r9, r1, sl, lsr #4
    d9e4:	andeq	r0, r0, r0, ror #8
    d9e8:	andeq	r9, r1, r8, ror #3
    d9ec:	blmi	10a02f8 <g_param_spec_ref@plt+0x109be58>
    d9f0:	push	{r1, r3, r4, r5, r6, sl, lr}
    d9f4:	strdlt	r4, [r6], r0
    d9f8:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    d9fc:			; <UNDEFINED> instruction: 0xf04f9305
    da00:	movtlt	r0, #768	; 0x300
    da04:	strmi	r6, [pc], -r5, lsl #16
    da08:	ldclcs	6, cr4, [r0, #-512]	; 0xfffffe00
    da0c:	cmpcs	r0, r3
    da10:	svc	0x0098f7f5
    da14:	svccs	0x0000b1f8
    da18:			; <UNDEFINED> instruction: 0x4628d05a
    da1c:	svc	0x006ef7f5
    da20:	stmib	r0!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    da24:	ldrtmi	fp, [r9], -r8, lsl #6
    da28:	bl	fe5cba08 <g_param_spec_ref@plt+0xfe5c7568>
    da2c:	mvnlt	r4, r4, lsl #12
    da30:	ldrtmi	r4, [r8], -r1, lsr #12
    da34:	stmdb	lr, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    da38:	bmi	c1f250 <g_param_spec_ref@plt+0xc1adb0>
    da3c:	ldrbtmi	r4, [sl], #-2862	; 0xfffff4d2
    da40:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    da44:	subsmi	r9, sl, r5, lsl #22
    da48:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    da4c:	strtmi	sp, [r0], -pc, asr #2
    da50:	pop	{r1, r2, ip, sp, pc}
    da54:	bmi	aae21c <g_param_spec_ref@plt+0xaa9d7c>
    da58:	stmdbmi	sl!, {sl, sp}
    da5c:	ldrbtmi	r4, [sl], #-2090	; 0xfffff7d6
    da60:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    da64:	ldmib	r6!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    da68:	stmdbge	r4, {r0, r1, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    da6c:			; <UNDEFINED> instruction: 0xf7f64628
    da70:	strcs	lr, [r0], #-3100	; 0xfffff3e4
    da74:	and	r4, r5, r6, lsl #12
    da78:	eoreq	pc, r5, r6, asr r8	; <UNPREDICTABLE>
    da7c:	b	1bcba5c <g_param_spec_ref@plt+0x1bc75bc>
    da80:	bllt	1e1f298 <g_param_spec_ref@plt+0x1e1adf8>
    da84:			; <UNDEFINED> instruction: 0xf384fab4
    da88:	ldmdbeq	fp, {r2, r9, fp, ip, pc}^
    da8c:	bcs	153e8 <g_param_spec_ref@plt+0x10f48>
    da90:	movwcs	fp, #3848	; 0xf08
    da94:	blcs	32eac <g_param_spec_ref@plt+0x2ea0c>
    da98:	ldrtmi	sp, [r0], -lr, ror #3
    da9c:	mcr	7, 6, pc, cr2, cr5, {7}	; <UNPREDICTABLE>
    daa0:	bicle	r2, r5, r0, lsl #24
    daa4:	ldrdeq	pc, [r0], -r8
    daa8:	b	fe9cba88 <g_param_spec_ref@plt+0xfe9c75e8>
    daac:	blmi	620310 <g_param_spec_ref@plt+0x61be70>
    dab0:	ldrbtmi	r2, [sl], #-264	; 0xfffffef8
    dab4:	stmib	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    dab8:	blmi	59a2c0 <g_param_spec_ref@plt+0x595e20>
    dabc:	ldrbtmi	r4, [fp], #-2582	; 0xfffff5ea
    dac0:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    dac4:	ldmdami	r5, {r1, r8, r9, sl}
    dac8:			; <UNDEFINED> instruction: 0xf7f64478
    dacc:	ldr	lr, [r4, r4, lsr #24]!
    dad0:			; <UNDEFINED> instruction: 0x463c4a13
    dad4:	ldmdami	r4, {r0, r1, r4, r8, fp, lr}
    dad8:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    dadc:			; <UNDEFINED> instruction: 0xf7f64478
    dae0:			; <UNDEFINED> instruction: 0xe7aae9ba
    dae4:			; <UNDEFINED> instruction: 0xf7f54639
    dae8:			; <UNDEFINED> instruction: 0x4604eff0
    daec:			; <UNDEFINED> instruction: 0xf7f6e7ca
    daf0:	svclt	0x0000eaba
    daf4:	muleq	r1, ip, r1
    daf8:	andeq	r0, r0, r4, asr r4
    dafc:	andeq	r9, r1, lr, asr #2
    db00:	andeq	r4, r0, r6, lsl r4
    db04:	andeq	r4, r0, r0, asr #11
    db08:	andeq	r1, r0, lr, lsr #12
    db0c:	andeq	r4, r0, sl, lsl #8
    db10:	andeq	r4, r0, ip, ror #10
    db14:	andeq	r4, r0, r2, ror #7
    db18:	andeq	r4, r0, r4, ror #7
    db1c:	andeq	r1, r0, r8, asr #11
    db20:			; <UNDEFINED> instruction: 0x000043b8
    db24:	andeq	r4, r0, r6, asr #10
    db28:			; <UNDEFINED> instruction: 0x000015b4
    db2c:	svcmi	0x00f0e92d
    db30:	ldrmi	r4, [r5], -r4, lsl #12
    db34:	bmi	fede7b7c <g_param_spec_ref@plt+0xfede36dc>
    db38:	blmi	feddf3b8 <g_param_spec_ref@plt+0xfeddaf18>
    db3c:	ldrbtmi	fp, [sl], #-137	; 0xffffff77
    db40:	sbcshi	pc, r8, #14614528	; 0xdf0000
    db44:			; <UNDEFINED> instruction: 0xf8d4460f
    db48:	ldmpl	r3, {r2, r3, ip, pc}^
    db4c:	ldmdavs	fp, {r3, r4, r5, r6, r7, sl, lr}
    db50:			; <UNDEFINED> instruction: 0xf04f9307
    db54:	stmdacs	r0, {r8, r9}
    db58:	adcshi	pc, sp, r0
    db5c:	andsle	r4, r7, r8, asr #10
    db60:	bmi	fec20224 <g_param_spec_ref@plt+0xfec1bd84>
    db64:	ldrbtmi	r4, [r9], #-2224	; 0xfffff750
    db68:	tstcc	ip, sl, ror r4
    db6c:			; <UNDEFINED> instruction: 0xf7f64478
    db70:	andcs	lr, r0, r2, ror r9
    db74:	blmi	fea20630 <g_param_spec_ref@plt+0xfea1c190>
    db78:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    db7c:	blls	1e7bec <g_param_spec_ref@plt+0x1e374c>
    db80:			; <UNDEFINED> instruction: 0xf04f405a
    db84:			; <UNDEFINED> instruction: 0xf0400300
    db88:	andlt	r8, r9, r2, asr #2
    db8c:	svchi	0x00f0e8bd
    db90:	stmdavs	r2!, {r0, r1, r2, r5, r7, r8, r9, fp, lr}
    db94:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    db98:	ldrdhi	pc, [r0], -r3
    db9c:	ldrdne	pc, [r8], -r8
    dba0:	subsle	r2, lr, r0, lsl #20
    dba4:	ldrdge	pc, [r0], -r2
    dba8:	subsle	r4, lr, sl, lsl #11
    dbac:			; <UNDEFINED> instruction: 0xf7f64620
    dbb0:	stmdacs	r0, {r2, r4, r5, r6, r7, r8, fp, sp, lr, pc}
    dbb4:			; <UNDEFINED> instruction: 0xf8d8d159
    dbb8:	ldrbmi	fp, [sl, #16]
    dbbc:	ldrbmi	sp, [r9], -fp, rrx
    dbc0:			; <UNDEFINED> instruction: 0xf7f64620
    dbc4:	stmdacs	r0, {r1, r3, r5, r6, r7, r8, fp, sp, lr, pc}
    dbc8:			; <UNDEFINED> instruction: 0xf8d8d165
    dbcc:	ldrbmi	fp, [sl, #32]
    dbd0:	addhi	pc, r9, r0
    dbd4:			; <UNDEFINED> instruction: 0x46204659
    dbd8:	ldmib	lr, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    dbdc:			; <UNDEFINED> instruction: 0xf0402800
    dbe0:			; <UNDEFINED> instruction: 0xf8d88082
    dbe4:	ldrbmi	fp, [sl, #40]	; 0x28
    dbe8:	adcshi	pc, r9, r0
    dbec:			; <UNDEFINED> instruction: 0x46204659
    dbf0:	ldmib	r2, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    dbf4:			; <UNDEFINED> instruction: 0xf0402800
    dbf8:			; <UNDEFINED> instruction: 0xf8d880b2
    dbfc:	ldrbmi	fp, [sl, #44]	; 0x2c
    dc00:	sbchi	pc, lr, r0
    dc04:			; <UNDEFINED> instruction: 0x46204659
    dc08:	stmib	r6, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    dc0c:			; <UNDEFINED> instruction: 0xf0402800
    dc10:			; <UNDEFINED> instruction: 0xf8d880c7
    dc14:	strmi	r1, [sl, #56]	; 0x38
    dc18:	rschi	pc, r3, r0
    dc1c:			; <UNDEFINED> instruction: 0xf7f64620
    dc20:	stmdacs	r0, {r2, r3, r4, r5, r7, r8, fp, sp, lr, pc}
    dc24:	sbcshi	pc, sp, r0, asr #32
    dc28:	ldrdne	pc, [r0], #-136	; 0xffffff78
    dc2c:	andle	r4, r3, sl, lsl #11
    dc30:			; <UNDEFINED> instruction: 0xf7f64620
    dc34:			; <UNDEFINED> instruction: 0xb120e9b2
    dc38:	ldmib	ip!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    dc3c:			; <UNDEFINED> instruction: 0xf0004581
    dc40:			; <UNDEFINED> instruction: 0xf7f680d9
    dc44:	strdls	lr, [r3], -lr	; <UNPREDICTABLE>
    dc48:			; <UNDEFINED> instruction: 0xf7f668e0
    dc4c:	blmi	1e883ac <g_param_spec_ref@plt+0x1e83f0c>
    dc50:	andcs	r9, sp, #49152	; 0xc000
    dc54:	andls	r4, r0, fp, ror r4
    dc58:			; <UNDEFINED> instruction: 0xf7f64630
    dc5c:	andcs	lr, r0, r8, lsr #18
    dc60:	strtmi	lr, [r0], -r8, lsl #15
    dc64:	ldmib	r8, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    dc68:	stmdbge	r4, {r3, r5, r6, r8, ip, sp, pc}
    dc6c:			; <UNDEFINED> instruction: 0x46384632
    dc70:	cdp2	0, 15, cr15, cr0, cr0, {0}
    dc74:			; <UNDEFINED> instruction: 0xf43f2800
    dc78:	qsub16mi	sl, r8, sp
    dc7c:			; <UNDEFINED> instruction: 0xf7f59904
    dc80:	ldrdcs	lr, [r1], -r6
    dc84:			; <UNDEFINED> instruction: 0xf8d8e776
    dc88:			; <UNDEFINED> instruction: 0x4620b010
    dc8c:			; <UNDEFINED> instruction: 0xf7f64659
    dc90:	stmdacs	r0, {r2, r7, r8, fp, sp, lr, pc}
    dc94:			; <UNDEFINED> instruction: 0x4659d054
    dc98:			; <UNDEFINED> instruction: 0xf7f64620
    dc9c:	stmdbge	r4, {r1, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
    dca0:			; <UNDEFINED> instruction: 0x46044632
    dca4:			; <UNDEFINED> instruction: 0xf0004638
    dca8:	stmdacs	r0, {r0, r1, r3, r4, r6, r9, sl, fp, ip, sp, lr, pc}
    dcac:	ldmib	sp, {r0, r1, r2, r4, r6, r7, ip, lr, pc}^
    dcb0:	movwcs	r0, #260	; 0x104
    dcb4:	addsmi	r6, r9, #663552	; 0xa2000
    dcb8:	addsmi	fp, r0, #8, 30
    dcbc:	bvs	ff8c298c <g_param_spec_ref@plt+0xff8be4ec>
    dcc0:	addmi	r2, fp, #0, 6
    dcc4:	addmi	fp, r2, #8, 30
    dcc8:	strmi	sp, [r1], -ip, lsr #6
    dccc:			; <UNDEFINED> instruction: 0xf7f64628
    dcd0:	andcs	lr, r1, r4, lsr #21
    dcd4:	strbmi	lr, [r9], -lr, asr #14
    dcd8:			; <UNDEFINED> instruction: 0xf7f64628
    dcdc:	stmdavs	r8!, {r1, r2, r3, r5, r6, r9, fp, sp, lr, pc}
    dce0:	ldrdls	pc, [ip], -r4
    dce4:			; <UNDEFINED> instruction: 0x4659e73a
    dce8:			; <UNDEFINED> instruction: 0xf7f64620
    dcec:	stmdbge	r4, {r1, r2, r4, r5, r7, r8, fp, sp, lr, pc}
    dcf0:			; <UNDEFINED> instruction: 0x46044632
    dcf4:			; <UNDEFINED> instruction: 0xf0004638
    dcf8:	stmdacs	r0, {r0, r1, r4, r5, r9, sl, fp, ip, sp, lr, pc}
    dcfc:	ldmib	sp, {r0, r1, r2, r3, r5, r7, ip, lr, pc}^
    dd00:	ldmib	r4, {r2, r8, r9, sp}^
    dd04:	addmi	r0, fp, #-2147483646	; 0x80000002
    dd08:	addmi	fp, r2, #8, 30
    dd0c:	ldmib	r4, {r1, r3, r4, r5, r8, r9, ip, lr, pc}^
    dd10:	addsmi	r0, r9, #12, 2
    dd14:	addsmi	fp, r0, #8, 30
    dd18:			; <UNDEFINED> instruction: 0x4628d334
    dd1c:	svc	0x008cf7f5
    dd20:	str	r2, [r7, -r1]!
    dd24:	stmib	ip, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    dd28:	strmi	lr, [r4, #-2525]	; 0xfffff623
    dd2c:	andcs	r4, sp, #67584	; 0x10800
    dd30:	stmib	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    dd34:	strmi	r4, [r1], -r0, lsl #10
    dd38:			; <UNDEFINED> instruction: 0xf7f64630
    dd3c:			; <UNDEFINED> instruction: 0xe78ee8b8
    dd40:	ldrdlt	pc, [r0], -r8	; <UNPREDICTABLE>
    dd44:	ldrbmi	r4, [r9], -r0, lsr #12
    dd48:	stmdb	r6!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    dd4c:	bicle	r2, sl, r0, lsl #16
    dd50:	ldrdlt	pc, [r8], -r8	; <UNPREDICTABLE>
    dd54:	ldrbmi	r4, [r9], -r0, lsr #12
    dd58:	ldmdb	lr, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    dd5c:			; <UNDEFINED> instruction: 0x4659b398
    dd60:			; <UNDEFINED> instruction: 0xf7f64620
    dd64:	bge	148354 <g_param_spec_ref@plt+0x143eb4>
    dd68:			; <UNDEFINED> instruction: 0x46394633
    dd6c:			; <UNDEFINED> instruction: 0xf7fe6a80
    dd70:	stmdacs	r0, {r0, r1, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    dd74:	mrcge	4, 7, APSR_nzcv, cr14, cr15, {1}
    dd78:	stmdbls	r4, {r3, r5, r9, sl, lr}
    dd7c:	ldmda	ip, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    dd80:	ldrbt	r2, [r7], r1
    dd84:	ldmdb	ip, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    dd88:	strmi	lr, [r4, #-2525]	; 0xfffff623
    dd8c:	andcs	r4, sp, #44032	; 0xac00
    dd90:	stmib	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    dd94:	strmi	r4, [r1], -r0, lsl #10
    dd98:			; <UNDEFINED> instruction: 0xf7f64630
    dd9c:	ldrb	lr, [lr, -r8, lsl #17]
    dda0:			; <UNDEFINED> instruction: 0x46204659
    dda4:	ldmdb	r8, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    dda8:	ldrtmi	sl, [r3], -r4, lsl #20
    ddac:	bvs	fe01f698 <g_param_spec_ref@plt+0xfe01b1f8>
    ddb0:			; <UNDEFINED> instruction: 0xf94ef7ff
    ddb4:			; <UNDEFINED> instruction: 0xf43f2800
    ddb8:			; <UNDEFINED> instruction: 0x4628aedd
    ddbc:			; <UNDEFINED> instruction: 0xf7f69904
    ddc0:	andcs	lr, r1, r6, asr #19
    ddc4:			; <UNDEFINED> instruction: 0xf8d8e6d6
    ddc8:	strtmi	fp, [r0], -ip, lsr #32
    ddcc:			; <UNDEFINED> instruction: 0xf7f64659
    ddd0:	stmdacs	r0, {r2, r5, r6, r7, fp, sp, lr, pc}
    ddd4:			; <UNDEFINED> instruction: 0xf8d8d1e4
    ddd8:			; <UNDEFINED> instruction: 0x46201038
    dddc:	ldm	ip, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    dde0:	strtmi	fp, [r8], -r8, lsr #2
    dde4:			; <UNDEFINED> instruction: 0xf7f54639
    dde8:	andcs	lr, r1, lr, asr pc
    ddec:			; <UNDEFINED> instruction: 0xf8d8e6c2
    ddf0:	ldr	r1, [sp, -r0, asr #32]
    ddf4:			; <UNDEFINED> instruction: 0xf04f4912
    ddf8:			; <UNDEFINED> instruction: 0x463832ff
    ddfc:			; <UNDEFINED> instruction: 0xf7f64479
    de00:	strmi	lr, [r1], -lr, lsl #19
    de04:			; <UNDEFINED> instruction: 0xf7f64628
    de08:	andcs	lr, r1, lr, lsr #19
    de0c:			; <UNDEFINED> instruction: 0xf7f6e6b2
    de10:	svclt	0x0000e92a
    de14:	andeq	r9, r1, lr, asr #32
    de18:	andeq	r0, r0, r4, asr r4
    de1c:	andeq	r9, r1, r0, asr #32
    de20:			; <UNDEFINED> instruction: 0x000044ba
    de24:	andeq	r4, r0, r4, lsl #7
    de28:	andeq	r1, r0, r4, lsr #10
    de2c:	andeq	r9, r1, r4, lsl r0
    de30:	andeq	r0, r0, r0, ror #8
    de34:	andeq	r4, r0, r0, ror #5
    de38:	ldrdeq	r4, [r0], -ip
    de3c:	andeq	r4, r0, ip, ror r1
    de40:	andeq	r4, r0, r4, lsr r1
    de44:	blmi	8606cc <g_param_spec_ref@plt+0x85c22c>
    de48:	push	{r1, r3, r4, r5, r6, sl, lr}
    de4c:	strdlt	r4, [r2], r0
    de50:			; <UNDEFINED> instruction: 0x460658d3
    de54:	ldmdavs	fp, {r1, r2, r3, r4, sl, fp, lr}
    de58:			; <UNDEFINED> instruction: 0xf04f9301
    de5c:			; <UNDEFINED> instruction: 0xf7f60300
    de60:			; <UNDEFINED> instruction: 0x4669e9fc
    de64:			; <UNDEFINED> instruction: 0xf7f5447c
    de68:	bmi	6c9be0 <g_param_spec_ref@plt+0x6c5740>
    de6c:	stmiapl	r1!, {r0, r1, r5, r9, sl, lr}
    de70:	stmdals	r0, {r7, r9, sl, lr}
    de74:	stmda	ip!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    de78:	strmi	r9, [r7], -r0, lsl #20
    de7c:			; <UNDEFINED> instruction: 0xf1a8b18a
    de80:	strcs	r0, [r0], #-1284	; 0xfffffafc
    de84:	svceq	0x0004f855
    de88:	adcsmi	r6, r3, #49152	; 0xc000
    de8c:			; <UNDEFINED> instruction: 0xf7f6d106
    de90:	strmi	lr, [r1], -r8, lsl #22
    de94:			; <UNDEFINED> instruction: 0xf7f54638
    de98:	bls	49950 <g_param_spec_ref@plt+0x454b0>
    de9c:	adcmi	r3, r2, #16777216	; 0x1000000
    dea0:			; <UNDEFINED> instruction: 0x4640d8f0
    dea4:	ldc	7, cr15, [lr], #980	; 0x3d4
    dea8:	blmi	2206dc <g_param_spec_ref@plt+0x21c23c>
    deac:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    deb0:	blls	67f20 <g_param_spec_ref@plt+0x63a80>
    deb4:			; <UNDEFINED> instruction: 0xf04f405a
    deb8:	mrsle	r0, SP_svc
    debc:	andlt	r4, r2, r8, lsr r6
    dec0:	ldrhhi	lr, [r0, #141]!	; 0x8d
    dec4:	stmia	lr, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    dec8:	andeq	r8, r1, r4, asr #26
    decc:	andeq	r0, r0, r4, asr r4
    ded0:	andeq	r8, r1, r8, lsr #26
    ded4:	andeq	r0, r0, r8, lsr #8
    ded8:	andeq	r8, r1, r0, ror #25
    dedc:	mvnsmi	lr, #737280	; 0xb4000
    dee0:	vst3.32			; <UNDEFINED> instruction: 0xf480fab0
    dee4:	stmdbeq	r4!, {r0, r1, r7, ip, sp, pc}^
    dee8:	svclt	0x00082900
    deec:	bllt	516ef8 <g_param_spec_ref@plt+0x512a58>
    def0:	stmdavs	r3, {r0, r3, r4, r7, r9, sl, lr}^
    def4:			; <UNDEFINED> instruction: 0x460f4690
    def8:	ldmdblt	r3, {r1, r2, r9, sl, lr}^
    defc:			; <UNDEFINED> instruction: 0xf7f5e01f
    df00:	strmi	lr, [r1], -r2, lsl #30
    df04:			; <UNDEFINED> instruction: 0xf7f54638
    df08:	cmnlt	r0, lr, ror sp
    df0c:	adcmi	r6, r3, #7536640	; 0x730000
    df10:	ldmdavs	r1!, {r0, r2, r4, r8, fp, ip, lr, pc}
    df14:			; <UNDEFINED> instruction: 0xf8514638
    df18:	strcc	r5, [r1], #-36	; 0xffffffdc
    df1c:			; <UNDEFINED> instruction: 0xf7f66869
    df20:			; <UNDEFINED> instruction: 0x4601ea58
    df24:	stmdbcs	r0, {r3, r5, r9, sl, lr}
    df28:	andcs	sp, r1, r9, ror #1
    df2c:	andpl	pc, r0, r8, asr #17
    df30:	pop	{r0, r1, ip, sp, pc}
    df34:	strdcs	r8, [r0], -r0
    df38:	pop	{r0, r1, ip, sp, pc}
    df3c:			; <UNDEFINED> instruction: 0xf7f683f0
    df40:	blmi	1c8148 <g_param_spec_ref@plt+0x1c3ca8>
    df44:	strls	r2, [r0, -r1, lsl #4]
    df48:			; <UNDEFINED> instruction: 0x4601447b
    df4c:			; <UNDEFINED> instruction: 0xf7f54648
    df50:	andcs	lr, r0, lr, lsr #31
    df54:	pop	{r0, r1, ip, sp, pc}
    df58:	svclt	0x000083f0
    df5c:	andeq	r4, r0, r0, lsl r0
    df60:			; <UNDEFINED> instruction: 0x4604b510
    df64:	stmdavs	r3, {r3, r4, r6, r7, r8, ip, sp, pc}
    df68:	vstrle	d2, [ip, #-0]
    df6c:	svchi	0x005bf3bf
    df70:	svccc	0x0000e854
    df74:	stmda	r4, {r0, r8, r9, ip, sp}^
    df78:	bcs	1a780 <g_param_spec_ref@plt+0x162e0>
    df7c:			; <UNDEFINED> instruction: 0x4620d1f8
    df80:	svchi	0x005bf3bf
    df84:	stmdbmi	fp, {r4, r8, sl, fp, ip, sp, pc}
    df88:	bmi	2d6f90 <g_param_spec_ref@plt+0x2d2af0>
    df8c:	ldrbtmi	r4, [r9], #-2059	; 0xfffff7f5
    df90:	teqcc	r4, sl, ror r4
    df94:			; <UNDEFINED> instruction: 0xf7f54478
    df98:	qsaxmi	lr, r0, lr
    df9c:	stmdbmi	r8, {r4, r8, sl, fp, ip, sp, pc}
    dfa0:	stmdami	r9, {r3, r9, fp, lr}
    dfa4:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    dfa8:	ldrbtmi	r3, [r8], #-308	; 0xfffffecc
    dfac:	svc	0x0052f7f5
    dfb0:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    dfb4:	muleq	r0, r2, r0
    dfb8:	strdeq	r3, [r0], -r0
    dfbc:	strdeq	r1, [r0], -ip
    dfc0:	andeq	r4, r0, ip, ror r0
    dfc4:	andeq	r3, r0, sl, asr #31
    dfc8:	andeq	r1, r0, r6, ror #1
    dfcc:	stmdavs	r3, {r3, r5, r6, r7, r8, ip, sp, pc}
    dfd0:	blcs	3b418 <g_param_spec_ref@plt+0x36f78>
    dfd4:	stcle	6, cr4, [sp, #-16]
    dfd8:	svchi	0x005bf3bf
    dfdc:	svccc	0x0000e854
    dfe0:	stmda	r4, {r1, r3, r4, r6, r9, sl, fp, ip}^
    dfe4:	stmdbcs	r0, {r8, sp}
    dfe8:	blcs	827d0 <g_param_spec_ref@plt+0x7e330>
    dfec:	svchi	0x005bf3bf
    dff0:	ldclt	0, cr13, [r0, #-80]	; 0xffffffb0
    dff4:	bmi	420438 <g_param_spec_ref@plt+0x41bf98>
    dff8:	ldrbtmi	r4, [r9], #-2064	; 0xfffff7f0
    dffc:			; <UNDEFINED> instruction: 0x4010e8bd
    e000:	hvccc	33866	; 0x844a
    e004:			; <UNDEFINED> instruction: 0xf7f54478
    e008:	stmdbmi	sp, {r0, r1, r5, r8, r9, sl, fp, ip, sp, pc}
    e00c:	stmdami	lr, {r0, r2, r3, r9, fp, lr}
    e010:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    e014:	ldrbtmi	r3, [r8], #-328	; 0xfffffeb8
    e018:	svclt	0x001af7f5
    e01c:			; <UNDEFINED> instruction: 0xf7f56860
    e020:	stmiavs	r0!, {r2, r3, r6, r8, r9, sl, fp, sp, lr, pc}
    e024:	mcrr	7, 15, pc, ip, cr5	; <UNPREDICTABLE>
    e028:	pop	{r5, r9, sl, lr}
    e02c:			; <UNDEFINED> instruction: 0xf7f54010
    e030:	svclt	0x0000bbf7
    e034:	andeq	r4, r0, r6, lsr #32
    e038:	andeq	r3, r0, r0, lsl #31
    e03c:	andeq	r1, r0, ip, lsl #1
    e040:	andeq	r4, r0, r0, lsl r0
    e044:	andeq	r3, r0, lr, asr pc
    e048:	andeq	r1, r0, sl, ror r0
    e04c:			; <UNDEFINED> instruction: 0x4604b510
    e050:	stmdavs	r3, {r7, r8, ip, sp, pc}
    e054:	svclt	0x00c82b00
    e058:	stcle	8, cr6, [r0, #-256]	; 0xffffff00
    e05c:	stmdbmi	fp, {r4, r8, sl, fp, ip, sp, pc}
    e060:	stmdami	ip, {r0, r1, r3, r9, fp, lr}
    e064:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    e068:	ldrbtmi	r3, [r8], #-352	; 0xfffffea0
    e06c:	mrc	7, 7, APSR_nzcv, cr2, cr5, {7}
    e070:	ldclt	0, cr2, [r0, #-0]
    e074:	bmi	26049c <g_param_spec_ref@plt+0x25bffc>
    e078:	ldrbtmi	r4, [r9], #-2057	; 0xfffff7f7
    e07c:	smccc	1098	; 0x44a
    e080:			; <UNDEFINED> instruction: 0xf7f54478
    e084:	strtmi	lr, [r0], -r8, ror #29
    e088:	svclt	0x0000bd10
    e08c:			; <UNDEFINED> instruction: 0x00003fbc
    e090:	andeq	r3, r0, sl, lsl pc
    e094:	andeq	r1, r0, r6, lsr #32
    e098:	andeq	r3, r0, r6, lsr #31
    e09c:	strdeq	r3, [r0], -r4
    e0a0:	andeq	r1, r0, r0, lsl r0
    e0a4:			; <UNDEFINED> instruction: 0x4604b510
    e0a8:	stmdavs	r3, {r7, r8, ip, sp, pc}
    e0ac:	svclt	0x00c82b00
    e0b0:	stcle	8, cr6, [r0, #-512]	; 0xfffffe00
    e0b4:	stmdbmi	fp, {r4, r8, sl, fp, ip, sp, pc}
    e0b8:	stmdami	ip, {r0, r1, r3, r9, fp, lr}
    e0bc:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    e0c0:	ldrbtmi	r3, [r8], #-384	; 0xfffffe80
    e0c4:	mcr	7, 6, pc, cr6, cr5, {7}	; <UNPREDICTABLE>
    e0c8:	ldclt	0, cr2, [r0, #-0]
    e0cc:	bmi	2604f4 <g_param_spec_ref@plt+0x25c054>
    e0d0:	ldrbtmi	r4, [r9], #-2057	; 0xfffff7f7
    e0d4:	orrcc	r4, r0, sl, ror r4
    e0d8:			; <UNDEFINED> instruction: 0xf7f54478
    e0dc:			; <UNDEFINED> instruction: 0x4620eebc
    e0e0:	svclt	0x0000bd10
    e0e4:	andeq	r3, r0, r4, ror #30
    e0e8:	andeq	r3, r0, r2, asr #29
    e0ec:	andeq	r0, r0, lr, asr #31
    e0f0:	andeq	r3, r0, lr, asr #30
    e0f4:	muleq	r0, ip, lr
    e0f8:			; <UNDEFINED> instruction: 0x00000fb8
    e0fc:	stmiavs	r0, {r5, r8, ip, sp, pc}^
    e100:			; <UNDEFINED> instruction: 0xf080fab0
    e104:	ldrbmi	r0, [r0, -r0, asr #18]!
    e108:	bmi	1a0524 <g_param_spec_ref@plt+0x19c084>
    e10c:	ldrbtmi	r4, [r9], #-2054	; 0xfffff7fa
    e110:	rorcc	r4, sl, r4
    e114:	strlt	r4, [r8, #-1144]	; 0xfffffb88
    e118:	mrc	7, 4, APSR_nzcv, cr12, cr5, {7}
    e11c:	stclt	0, cr2, [r8, #-4]
    e120:	andeq	r3, r0, r2, lsl pc
    e124:	andeq	r3, r0, r0, ror #28
    e128:	andeq	r0, r0, ip, ror pc
    e12c:	cmnlt	r0, r8, lsl #10
    e130:	blcs	e8444 <g_param_spec_ref@plt+0xe3fa4>
    e134:	ldm	pc, {r0, r1, r3, r4, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    e138:	andeq	pc, r5, #3
    e13c:	stmdami	sp, {r0, r1, r2, r4, sl, ip}
    e140:	cfstrslt	mvf4, [r8, #-480]	; 0xfffffe20
    e144:	ldrbtmi	r4, [r8], #-2060	; 0xfffff7f4
    e148:	stmdbmi	ip, {r3, r8, sl, fp, ip, sp, pc}
    e14c:	stmdami	sp, {r2, r3, r9, fp, lr}
    e150:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    e154:	ldrbtmi	r3, [r8], #-444	; 0xfffffe44
    e158:	mrc	7, 3, APSR_nzcv, cr12, cr5, {7}
    e15c:	ldrbtmi	r4, [r8], #-2058	; 0xfffff7f6
    e160:	stmdami	sl, {r3, r8, sl, fp, ip, sp, pc}
    e164:	cfstrslt	mvf4, [r8, #-480]	; 0xfffffe20
    e168:	ldrbtmi	r4, [r8], #-2057	; 0xfffff7f7
    e16c:	stmdami	r9, {r3, r8, sl, fp, ip, sp, pc}
    e170:	cfstrslt	mvf4, [r8, #-480]	; 0xfffffe20
    e174:	muleq	r0, r8, lr
    e178:	andeq	r3, r0, r6, ror #28
    e17c:	ldrdeq	r3, [r0], -r0
    e180:	andeq	r3, r0, lr, lsl lr
    e184:	andeq	r0, r0, sl, lsr pc
    e188:	andeq	r3, r0, r6, lsr lr
    e18c:	andeq	r3, r0, r0, ror #28
    e190:	andeq	r3, r0, sl, asr #28
    e194:	andeq	r3, r0, r0, lsr lr
    e198:			; <UNDEFINED> instruction: 0x4606b5f8
    e19c:	ldrbtmi	r4, [pc], #-3917	; e1a4 <g_param_spec_ref@plt+0x9d04>
    e1a0:	eorsle	r2, sl, r0, lsl #16
    e1a4:	stmdbcs	r0, {r0, r2, r3, r9, sl, lr}
    e1a8:	andscs	sp, r8, r3, asr #32
    e1ac:	stcl	7, cr15, [r4], {245}	; 0xf5
    e1b0:	strmi	r2, [r4], -r1, lsl #6
    e1b4:	eorvs	r4, r3, r0, lsr r6
    e1b8:	ldcl	7, cr15, [r2], #-980	; 0xfffffc2c
    e1bc:	strtmi	r4, [r8], -r3, lsl #12
    e1c0:			; <UNDEFINED> instruction: 0xf7f66063
    e1c4:	stmdbmi	r4, {r1, r2, r3, r5, r6, r8, fp, sp, lr, pc}^
    e1c8:			; <UNDEFINED> instruction: 0x46034479
    e1cc:	adcvs	r4, r3, r0, lsr r6
    e1d0:	ldcl	7, cr15, [r0], #980	; 0x3d4
    e1d4:	blmi	107a8bc <g_param_spec_ref@plt+0x107641c>
    e1d8:	ldmpl	fp!, {r1, r3, r5, fp, sp, lr}^
    e1dc:	bvs	fec6825c <g_param_spec_ref@plt+0xfec63dbc>
    e1e0:	subsle	r2, r1, r0, lsl #20
    e1e4:	addmi	r6, pc, #1507328	; 0x170000
    e1e8:	strtmi	sp, [r8], -r3
    e1ec:	mrc	7, 6, APSR_nzcv, cr4, cr5, {7}
    e1f0:	bmi	efaf58 <g_param_spec_ref@plt+0xef6ab8>
    e1f4:	blmi	ed6600 <g_param_spec_ref@plt+0xed2160>
    e1f8:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    e1fc:	andne	lr, r3, #196, 18	; 0x310000
    e200:	smcvs	13387	; 0x344b
    e204:	bmi	e3d9ec <g_param_spec_ref@plt+0xe3954c>
    e208:	blmi	e16610 <g_param_spec_ref@plt+0xe12170>
    e20c:	stmib	r4, {r1, r3, r4, r5, r6, sl, lr}^
    e210:	ldrbtmi	r1, [fp], #-515	; 0xfffffdfd
    e214:	strtmi	r6, [r0], -r3, ror #2
    e218:	ldmdbmi	r5!, {r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    e21c:	bmi	d5fa34 <g_param_spec_ref@plt+0xd5b594>
    e220:	ldrbtmi	r4, [r9], #-2101	; 0xfffff7cb
    e224:	bicscc	r4, r4, sl, ror r4
    e228:			; <UNDEFINED> instruction: 0xf7f54478
    e22c:			; <UNDEFINED> instruction: 0x4620ee14
    e230:	ldmdbmi	r2!, {r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    e234:	bmi	c9faec <g_param_spec_ref@plt+0xc9b64c>
    e238:	ldrbtmi	r4, [r9], #-2098	; 0xfffff7ce
    e23c:	bicscc	r4, r4, sl, ror r4
    e240:			; <UNDEFINED> instruction: 0xf7f54478
    e244:	strtmi	lr, [r0], -r8, lsl #28
    e248:	bvs	ffc7da30 <g_param_spec_ref@plt+0xffc79590>
    e24c:	eorle	r4, r5, pc, lsl #5
    e250:			; <UNDEFINED> instruction: 0xf7f54628
    e254:	bllt	249ce4 <g_param_spec_ref@plt+0x245844>
    e258:	addmi	r6, pc, #61696	; 0xf100
    e25c:	strtmi	sp, [r8], -sp, lsr #32
    e260:	mrc	7, 4, APSR_nzcv, cr10, cr5, {7}
    e264:	blvs	fec7cf8c <g_param_spec_ref@plt+0xfec78aec>
    e268:	andle	r4, r4, pc, lsl #5
    e26c:			; <UNDEFINED> instruction: 0xf7f54628
    e270:	stmdacs	r0, {r2, r4, r7, r9, sl, fp, sp, lr, pc}
    e274:	bmi	942598 <g_param_spec_ref@plt+0x93e0f8>
    e278:	blmi	916680 <g_param_spec_ref@plt+0x9121e0>
    e27c:	stmib	r4, {r1, r3, r4, r5, r6, sl, lr}^
    e280:	ldrbtmi	r1, [fp], #-515	; 0xfffffdfd
    e284:	strb	r6, [r6, r3, ror #2]
    e288:			; <UNDEFINED> instruction: 0xf7f54628
    e28c:	stmdacs	r0, {r1, r2, r7, r9, sl, fp, sp, lr, pc}
    e290:	bvs	ffc82954 <g_param_spec_ref@plt+0xffc7e4b4>
    e294:			; <UNDEFINED> instruction: 0xf7f54628
    e298:	smlalbblt	lr, r8, r0, lr
    e29c:	tstcs	r2, ip, lsl sl
    e2a0:			; <UNDEFINED> instruction: 0x46204b1c
    e2a4:	stmib	r4, {r1, r3, r4, r5, r6, sl, lr}^
    e2a8:	ldrbtmi	r1, [fp], #-515	; 0xfffffdfd
    e2ac:	ldflte	f6, [r8, #396]!	; 0x18c
    e2b0:			; <UNDEFINED> instruction: 0x46286cf1
    e2b4:	mrc	7, 3, APSR_nzcv, cr0, cr5, {7}
    e2b8:	bmi	5fa7e0 <g_param_spec_ref@plt+0x5f6340>
    e2bc:	blmi	5d66d0 <g_param_spec_ref@plt+0x5d2230>
    e2c0:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    e2c4:	andne	lr, r3, #196, 18	; 0x310000
    e2c8:	smcvs	13387	; 0x344b
    e2cc:	blvs	fec7dab4 <g_param_spec_ref@plt+0xfec79614>
    e2d0:	svclt	0x0000e7cc
    e2d4:	andeq	r8, r1, lr, ror #19
    e2d8:			; <UNDEFINED> instruction: 0x00002fb4
    e2dc:	andeq	r0, r0, r0, ror #8
    e2e0:			; <UNDEFINED> instruction: 0xfffff633
    e2e4:			; <UNDEFINED> instruction: 0xfffff749
    e2e8:			; <UNDEFINED> instruction: 0xfffff4fd
    e2ec:			; <UNDEFINED> instruction: 0xfffff4a3
    e2f0:	strdeq	r3, [r0], -lr
    e2f4:	andeq	r3, r0, r4, asr #27
    e2f8:	andeq	r0, r0, r8, ror #28
    e2fc:	andeq	r3, r0, r6, ror #27
    e300:	andeq	r3, r0, r0, asr #27
    e304:	andeq	r0, r0, r0, asr lr
    e308:			; <UNDEFINED> instruction: 0xfffff499
    e30c:			; <UNDEFINED> instruction: 0xfffff68f
    e310:			; <UNDEFINED> instruction: 0xfffff545
    e314:			; <UNDEFINED> instruction: 0xfffff5c7
    e318:			; <UNDEFINED> instruction: 0xfffff497
    e31c:			; <UNDEFINED> instruction: 0xfffff471
    e320:			; <UNDEFINED> instruction: 0x4605b570
    e324:	stmdacs	r0, {r1, r7, ip, sp, pc}
    e328:			; <UNDEFINED> instruction: 0x4608d034
    e32c:	ldrmi	r9, [r6], -r1, lsl #2
    e330:	svc	0x00d2f7f5
    e334:	strmi	r9, [r4], -r1, lsl #18
    e338:	cmnlt	r6, r0, lsl #6
    e33c:	cmnlt	r3, r3, lsr r8
    e340:	strcs	r4, [r0], #-2331	; 0xfffff6e5
    e344:	ldmdami	ip, {r0, r1, r3, r4, r9, fp, lr}
    e348:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    e34c:	ldrbtmi	r3, [r8], #-488	; 0xfffffe18
    e350:	stc	7, cr15, [r0, #980]	; 0x3d4
    e354:	andlt	r4, r2, r0, lsr #12
    e358:	stmdbvs	fp!, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    e35c:			; <UNDEFINED> instruction: 0x46284632
    e360:			; <UNDEFINED> instruction: 0x46044798
    e364:	rscsle	r2, r5, r0, lsl #16
    e368:	mrrc	7, 15, pc, sl, cr5	; <UNPREDICTABLE>
    e36c:	rscsle	r2, r1, r0, lsl #16
    e370:			; <UNDEFINED> instruction: 0xf7f54620
    e374:			; <UNDEFINED> instruction: 0x4620eabe
    e378:	ldcllt	0, cr11, [r0, #-8]!
    e37c:	bmi	4207c0 <g_param_spec_ref@plt+0x41c320>
    e380:	ldrbtmi	r4, [r9], #-2064	; 0xfffff7f0
    e384:	mvncc	r4, sl, ror r4
    e388:			; <UNDEFINED> instruction: 0xf7f54478
    e38c:	strtmi	lr, [r0], -r4, ror #26
    e390:	ldcllt	0, cr11, [r0, #-8]!
    e394:	strmi	r4, [r4], -ip, lsl #18
    e398:	stmdami	sp, {r2, r3, r9, fp, lr}
    e39c:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    e3a0:	ldrbtmi	r3, [r8], #-488	; 0xfffffe18
    e3a4:	ldcl	7, cr15, [r6, #-980]	; 0xfffffc2c
    e3a8:	andlt	r4, r2, r0, lsr #12
    e3ac:	svclt	0x0000bd70
    e3b0:	ldrdeq	r3, [r0], -r8
    e3b4:	andeq	r0, r0, r6, lsl #28
    e3b8:	andeq	r0, r0, r2, asr #26
    e3bc:	muleq	r0, lr, ip
    e3c0:	andeq	r1, r0, r0, lsl #28
    e3c4:	andeq	r0, r0, r8, lsl #26
    e3c8:	andeq	r3, r0, r4, lsl #25
    e3cc:	ldrdeq	r3, [r0], -r2
    e3d0:	andeq	r0, r0, lr, ror #25
    e3d4:	addlt	fp, r4, r0, lsl r5
    e3d8:	smlabteq	r1, sp, r9, lr
    e3dc:			; <UNDEFINED> instruction: 0xb1b89203
    e3e0:	cmnlt	sl, #1677721600	; 0x64000000
    e3e4:	ldmdavs	ip, {r0, r1, r4, r5, r6, r8, ip, sp, pc}
    e3e8:	ldmdbmi	ip, {r2, r5, r6, r8, ip, sp, pc}
    e3ec:	ldmdami	sp, {r2, r3, r4, r9, fp, lr}
    e3f0:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    e3f4:	orrvc	pc, r0, r1, lsl #10
    e3f8:			; <UNDEFINED> instruction: 0xf7f54478
    e3fc:	andcs	lr, r0, ip, lsr #26
    e400:	ldclt	0, cr11, [r0, #-16]
    e404:	strtmi	r6, [r4], r4, asr #18
    e408:	pop	{r2, ip, sp, pc}
    e40c:			; <UNDEFINED> instruction: 0x47604010
    e410:	bmi	5a086c <g_param_spec_ref@plt+0x59c3cc>
    e414:	ldrbtmi	r4, [r9], #-2070	; 0xfffff7ea
    e418:			; <UNDEFINED> instruction: 0xf501447a
    e41c:	ldrbtmi	r7, [r8], #-384	; 0xfffffe80
    e420:	ldc	7, cr15, [r8, #-980]	; 0xfffffc2c
    e424:	andlt	r2, r4, r0
    e428:	ldmdbmi	r2, {r4, r8, sl, fp, ip, sp, pc}
    e42c:	ldmdami	r3, {r1, r4, r9, fp, lr}
    e430:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    e434:	orrvc	pc, r0, r1, lsl #10
    e438:			; <UNDEFINED> instruction: 0xf7f54478
    e43c:	andcs	lr, r0, ip, lsl #26
    e440:	ldclt	0, cr11, [r0, #-16]
    e444:	bmi	3e0884 <g_param_spec_ref@plt+0x3dc3e4>
    e448:	ldrbtmi	r4, [r9], #-2063	; 0xfffff7f1
    e44c:			; <UNDEFINED> instruction: 0xf501447a
    e450:	ldrbtmi	r7, [r8], #-384	; 0xfffffe80
    e454:	ldcl	7, cr15, [lr], #980	; 0x3d4
    e458:	svclt	0x0000e7d1
    e45c:	andeq	r3, r0, r0, lsr ip
    e460:	andeq	r0, r0, lr, asr sp
    e464:	muleq	r0, r8, ip
    e468:	andeq	r3, r0, sl, lsl #24
    e46c:	andeq	r3, r0, r8, asr fp
    e470:	andeq	r0, r0, r2, ror ip
    e474:	strdeq	r3, [r0], -r0
    e478:	ldrdeq	r3, [r0], -lr
    e47c:	andeq	r0, r0, r8, asr ip
    e480:	ldrdeq	r3, [r0], -r6
    e484:	andeq	r1, r0, r4, lsl #27
    e488:	andeq	r0, r0, lr, lsr ip
    e48c:			; <UNDEFINED> instruction: 0x4604b530
    e490:	movtlt	fp, #36995	; 0x9083
    e494:			; <UNDEFINED> instruction: 0xf7f54608
    e498:	stmdbmi	r1!, {r1, r2, r3, r4, r5, r7, r9, fp, sp, lr, pc}
    e49c:	ldrbtmi	r2, [r9], #-607	; 0xfffffda1
    e4a0:			; <UNDEFINED> instruction: 0xf7f54605
    e4a4:	strdlt	lr, [r4, r2]
    e4a8:	ldmdbmi	lr, {r0, r2, r3, r4, r5, r6, r7, r8, ip, sp, pc}
    e4ac:	movwcs	r4, #1570	; 0x622
    e4b0:	ldrbtmi	r9, [r9], #-768	; 0xfffffd00
    e4b4:	strmi	r4, [r8], -fp, lsr #12
    e4b8:	mrc	7, 5, APSR_nzcv, cr4, cr5, {7}
    e4bc:	strtmi	r4, [r8], -r4, lsl #12
    e4c0:	ldmib	r0!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    e4c4:	andlt	r4, r3, r0, lsr #12
    e4c8:	mvnlt	fp, r0, lsr sp
    e4cc:			; <UNDEFINED> instruction: 0x46234916
    e4d0:	ldrbtmi	r4, [r9], #-1578	; 0xfffff9d6
    e4d4:			; <UNDEFINED> instruction: 0xf7f54608
    e4d8:	strmi	lr, [r4], -r6, lsr #29
    e4dc:			; <UNDEFINED> instruction: 0xf7f54628
    e4e0:	strtmi	lr, [r0], -r2, lsr #19
    e4e4:	ldclt	0, cr11, [r0, #-12]!
    e4e8:	ldmdbmi	r0, {r4, r5, r6, r8, ip, sp, pc}
    e4ec:	movwcs	r4, #1570	; 0x622
    e4f0:			; <UNDEFINED> instruction: 0x461d4479
    e4f4:			; <UNDEFINED> instruction: 0xf7f54608
    e4f8:			; <UNDEFINED> instruction: 0x4604ee96
    e4fc:			; <UNDEFINED> instruction: 0xf7f54628
    e500:			; <UNDEFINED> instruction: 0x4620e992
    e504:	ldclt	0, cr11, [r0, #-12]!
    e508:	strcs	r4, [r0, #-2057]	; 0xfffff7f7
    e50c:			; <UNDEFINED> instruction: 0xf7f54478
    e510:	strmi	lr, [r4], -r2, lsl #21
    e514:			; <UNDEFINED> instruction: 0xf7f54628
    e518:	strtmi	lr, [r0], -r6, lsl #19
    e51c:	ldclt	0, cr11, [r0, #-12]!
    e520:	muleq	r0, lr, ip
    e524:	andeq	r3, r0, sl, asr #25
    e528:	andeq	r3, r0, sl, lsr #25
    e52c:	andeq	r3, r0, ip, lsl #25
    e530:	andeq	r3, r0, r0, ror ip
    e534:	rscscc	pc, pc, #79	; 0x4f
    e538:	ldclt	7, cr15, [lr], {245}	; 0xf5
    e53c:	ldrlt	fp, [r0, #-328]	; 0xfffffeb8
    e540:			; <UNDEFINED> instruction: 0xf7f54604
    e544:			; <UNDEFINED> instruction: 0x4601ec30
    e548:	pop	{r5, r9, sl, lr}
    e54c:			; <UNDEFINED> instruction: 0xf7ff4010
    e550:			; <UNDEFINED> instruction: 0x4770bff1
    e554:	ldrlt	fp, [r0, #-344]	; 0xfffffea8
    e558:	stmdavs	r0, {r2, r9, sl, lr}
    e55c:			; <UNDEFINED> instruction: 0xf7ffb130
    e560:	stmdavs	r0!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    e564:	ldmdb	lr, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    e568:	eorvs	r2, r3, r0, lsl #6
    e56c:	bmi	13d9b4 <g_param_spec_ref@plt+0x139514>
    e570:	stmdami	r5, {r2, r8, fp, lr}
    e574:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    e578:			; <UNDEFINED> instruction: 0xf7f54478
    e57c:	svclt	0x0000bc69
    e580:	andeq	r2, r0, r8, ror #15
    e584:	andeq	r3, r0, sl, asr #25
    e588:	andeq	r0, r0, r8, lsl fp
    e58c:	ldrlt	fp, [r8, #-456]!	; 0xfffffe38
    e590:	stmdavs	r5, {r2, r9, sl, lr}
    e594:	stmdavs	fp!, {r0, r2, r3, r4, r7, r8, ip, sp, pc}^
    e598:	stmdavs	sl!, {r0, r1, r4, r5, r8, ip, sp, pc}
    e59c:	orrmi	pc, r0, #-1073741824	; 0xc0000000
    e5a0:			; <UNDEFINED> instruction: 0xf8523b01
    e5a4:	tstlt	fp, r3, lsr #32
    e5a8:	strtmi	r2, [r8], -r0, lsl #2
    e5ac:	bl	84c588 <g_param_spec_ref@plt+0x8480e8>
    e5b0:	strtmi	r2, [r8], -r0, lsl #2
    e5b4:	pop	{r0, r5, sp, lr}
    e5b8:			; <UNDEFINED> instruction: 0xf7f54038
    e5bc:	andcs	fp, r0, r9, lsr #23
    e5c0:	andcs	fp, r0, r8, lsr sp
    e5c4:	svclt	0x00004770
    e5c8:	strmi	fp, [r3], -r8, asr #2
    e5cc:	bleq	14c720 <g_param_spec_ref@plt+0x148280>
    e5d0:	andcs	fp, r0, r8, lsr #2
    e5d4:	blcs	14c728 <g_param_spec_ref@plt+0x148288>
    e5d8:	bcs	1a5e4 <g_param_spec_ref@plt+0x16144>
    e5dc:			; <UNDEFINED> instruction: 0x4770d1fa
    e5e0:			; <UNDEFINED> instruction: 0x460db538
    e5e4:	strmi	fp, [r4], -r1, lsl #3
    e5e8:	stmdavs	r0, {r5, r6, r8, ip, sp, pc}
    e5ec:	and	fp, r9, r8, lsl r9
    e5f0:	svceq	0x0004f854
    e5f4:			; <UNDEFINED> instruction: 0x4629b130
    e5f8:	b	14c5d4 <g_param_spec_ref@plt+0x148134>
    e5fc:	mvnsle	r2, r0, lsl #16
    e600:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
    e604:	ldclt	0, cr2, [r8, #-0]
    e608:	bmi	1a0a24 <g_param_spec_ref@plt+0x19c584>
    e60c:	ldrbtmi	r4, [r9], #-2054	; 0xfffff7fa
    e610:	tstcc	r8, sl, ror r4
    e614:			; <UNDEFINED> instruction: 0xf7f54478
    e618:			; <UNDEFINED> instruction: 0x4628ec1e
    e61c:	svclt	0x0000bd38
    e620:	andeq	r3, r0, r2, lsr ip
    e624:	andeq	r3, r0, r8, lsl #23
    e628:	andeq	r0, r0, ip, ror sl
    e62c:	eorle	r4, r9, r8, lsl #5
    e630:			; <UNDEFINED> instruction: 0x460cb5f8
    e634:	teqlt	r0, r5, lsl #12
    e638:	b	ff0cc614 <g_param_spec_ref@plt+0xff0c8174>
    e63c:	ldmdblt	r4, {r0, r1, r2, r9, sl, lr}^
    e640:	andcs	fp, r0, r8, lsr r1
    e644:	strdlt	fp, [r1, -r8]!
    e648:			; <UNDEFINED> instruction: 0xf7f54608
    e64c:	stmdacs	r0, {r1, r3, r4, r5, r7, r9, fp, sp, lr, pc}
    e650:	strdcs	sp, [r1], -r7
    e654:			; <UNDEFINED> instruction: 0x4620bdf8
    e658:	b	feccc634 <g_param_spec_ref@plt+0xfecc8194>
    e65c:	mvnsle	r4, r7, lsl #5
    e660:	rscsle	r2, r6, r0, lsl #30
    e664:	stccc	13, cr3, [r4], {4}
    e668:			; <UNDEFINED> instruction: 0xf8542600
    e66c:	strcc	r1, [r1], -r4, lsl #30
    e670:	svceq	0x0004f855
    e674:	stmib	r6, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    e678:	mvnle	r2, r0, lsl #16
    e67c:	ldrhle	r4, [r4, #39]!	; 0x27
    e680:	strb	r2, [r7, r1]!
    e684:	ldrbmi	r2, [r0, -r1]!
    e688:			; <UNDEFINED> instruction: 0x4604b5f8
    e68c:	strmi	r4, [sp], -r2, lsr #22
    e690:	ldrbtmi	r4, [fp], #-3618	; 0xfffff1de
    e694:	svcmi	0x00234a22
    e698:	ldmpl	sl, {r3, r4, r9, sl, lr}
    e69c:	stmibpl	r1, {r8, r9, sp}^
    e6a0:			; <UNDEFINED> instruction: 0xf7f55980
    e6a4:			; <UNDEFINED> instruction: 0x4606eb50
    e6a8:	stfccd	f3, [r4], {156}	; 0x9c
    e6ac:	svccc	0x0004f854
    e6b0:	cmnlt	r3, r8, lsl r6
    e6b4:	blcs	2c728 <g_param_spec_ref@plt+0x28288>
    e6b8:			; <UNDEFINED> instruction: 0xf7f5d0f8
    e6bc:	eorcs	lr, sp, #172, 18	; 0x2b0000
    e6c0:	ldrtmi	r4, [r0], -r1, lsl #12
    e6c4:	stmib	r0!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    e6c8:	svccc	0x0004f854
    e6cc:	blcs	1ff34 <g_param_spec_ref@plt+0x1ba94>
    e6d0:			; <UNDEFINED> instruction: 0xb1bdd1f0
    e6d4:			; <UNDEFINED> instruction: 0xf8553d04
    e6d8:	ldrtmi	r4, [r0], -r4, lsl #30
    e6dc:	orrlt	r4, ip, r1, lsr #12
    e6e0:	blcs	2c774 <g_param_spec_ref@plt+0x282d4>
    e6e4:			; <UNDEFINED> instruction: 0xf7f5d0f7
    e6e8:			; <UNDEFINED> instruction: 0x4621ecd2
    e6ec:	strtmi	r4, [r0], -r3, lsl #12
    e6f0:			; <UNDEFINED> instruction: 0x4630b153
    e6f4:	b	104c6d0 <g_param_spec_ref@plt+0x1048230>
    e6f8:	svcmi	0x0004f855
    e6fc:			; <UNDEFINED> instruction: 0x46214630
    e700:	mvnle	r2, r0, lsl #24
    e704:	ldcllt	6, cr4, [r8, #192]!	; 0xc0
    e708:	stmib	r4, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    e70c:	strmi	r2, [r1], -fp, lsr #4
    e710:			; <UNDEFINED> instruction: 0xf7f54630
    e714:			; <UNDEFINED> instruction: 0xe7dee9ba
    e718:	strdeq	r8, [r1], -sl
    e71c:	andeq	r0, r0, r0, lsr r4
    e720:	andeq	r0, r0, ip, lsl r4
    e724:	andeq	r0, r0, r4, ror #8
    e728:	stmdavs	r1, {r4, r5, r6, r8, ip, sp, pc}
    e72c:	stmdavs	r2, {r0, r3, r4, r6, r8, ip, sp, pc}^
    e730:	teqlt	r2, r3, lsl #26
    e734:			; <UNDEFINED> instruction: 0xf8434618
    e738:			; <UNDEFINED> instruction: 0xf8532c04
    e73c:	bcs	1a354 <g_param_spec_ref@plt+0x15eb4>
    e740:	strdvs	sp, [r1], -r8
    e744:			; <UNDEFINED> instruction: 0x46084770
    e748:	svclt	0x00004770
    e74c:	stmdavs	r3, {r3, r4, r6, r8, r9, ip, sp, pc}
    e750:	mvnsmi	lr, sp, lsr #18
    e754:	biclt	r4, fp, r6, lsl #12
    e758:			; <UNDEFINED> instruction: 0xff36f7ff
    e75c:			; <UNDEFINED> instruction: 0xb1b84680
    e760:	andsle	r1, r3, r7, asr #28
    e764:	strcs	r1, [r0], #-3893	; 0xfffff0cb
    e768:			; <UNDEFINED> instruction: 0xf7f5e009
    e76c:	stmdavs	fp!, {r1, r3, r5, r6, r7, sl, fp, sp, lr, pc}
    e770:			; <UNDEFINED> instruction: 0xf85642a7
    e774:	eorvs	r2, sl, r0, lsr #32
    e778:	eorcc	pc, r0, r6, asr #16
    e77c:			; <UNDEFINED> instruction: 0xf855d006
    e780:	strtmi	r3, [r0], -r4, lsl #30
    e784:	strcc	r4, [r1], #-1601	; 0xfffff9bf
    e788:	mvnle	r2, r0, lsl #22
    e78c:	ldrhhi	lr, [r0, #141]!	; 0x8d
    e790:	bmi	1a0bac <g_param_spec_ref@plt+0x19c70c>
    e794:	ldrbtmi	r4, [r9], #-2054	; 0xfffff7fa
    e798:	ldrhmi	lr, [r0, #141]!	; 0x8d
    e79c:			; <UNDEFINED> instruction: 0x312c447a
    e7a0:			; <UNDEFINED> instruction: 0xf7f54478
    e7a4:			; <UNDEFINED> instruction: 0x4770bb55
    e7a8:	andeq	r3, r0, sl, lsr #21
    e7ac:	andeq	r3, r0, ip, lsl #20
    e7b0:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    e7b4:	tstlt	r8, #16, 10	; 0x4000000
    e7b8:	stmdb	ip!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    e7bc:	stc	7, cr15, [lr], #-980	; 0xfffffc2c
    e7c0:	bl	ff94c79c <g_param_spec_ref@plt+0xff9482fc>
    e7c4:			; <UNDEFINED> instruction: 0xf7f54604
    e7c8:	strmi	lr, [r1], -lr, ror #21
    e7cc:	andcs	fp, r0, #80, 2
    e7d0:			; <UNDEFINED> instruction: 0xf7f54620
    e7d4:	movwcs	lr, #2074	; 0x81a
    e7d8:			; <UNDEFINED> instruction: 0x4618b158
    e7dc:	stmda	r2!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    e7e0:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    e7e4:	strmi	r4, [r4], -r3, lsr #12
    e7e8:			; <UNDEFINED> instruction: 0xf7f54618
    e7ec:			; <UNDEFINED> instruction: 0x4620e81c
    e7f0:			; <UNDEFINED> instruction: 0x4623bd10
    e7f4:	ldrmi	r4, [r8], -r4, lsl #12
    e7f8:	ldmda	r4, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    e7fc:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    e800:	strmi	r4, [r4], -r3, lsl #12
    e804:			; <UNDEFINED> instruction: 0xf7f54618
    e808:	strtmi	lr, [r0], -lr, lsl #16
    e80c:	svclt	0x0000bd10
    e810:	ldrlt	fp, [r0, #-328]	; 0xfffffeb8
    e814:	stc	7, cr15, [r2], {245}	; 0xf5
    e818:	bl	fee4c7f4 <g_param_spec_ref@plt+0xfee48354>
    e81c:	strmi	r7, [r3], -r4, lsl #16
    e820:			; <UNDEFINED> instruction: 0x4618b114
    e824:			; <UNDEFINED> instruction: 0x4770bd10
    e828:	svc	0x00fcf7f4
    e82c:	ldrmi	r4, [r8], -r3, lsr #12
    e830:	svclt	0x0000bd10
    e834:	svcmi	0x00f0e92d
    e838:	bmi	1060284 <g_param_spec_ref@plt+0x105bde4>
    e83c:	blmi	107aa60 <g_param_spec_ref@plt+0x10765c0>
    e840:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    e844:	movwls	r6, #22555	; 0x581b
    e848:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    e84c:	suble	r2, fp, r0, lsl #16
    e850:	strmi	r4, [r6], -r8, lsl #13
    e854:	ldcl	7, cr15, [r4, #980]	; 0x3d4
    e858:	stmdbge	r4, {r9, sp}
    e85c:	strmi	r6, [r7], -r2
    e860:			; <UNDEFINED> instruction: 0xf7f54630
    e864:	strmi	lr, [r4], -r4, ror #16
    e868:	b	15200a4 <g_param_spec_ref@plt+0x151bc04>
    e86c:	tstle	r9, r5, lsl #6
    e870:	blcs	28964 <g_param_spec_ref@plt+0x244c4>
    e874:	blls	142d94 <g_param_spec_ref@plt+0x13e8f4>
    e878:	strhle	r4, [r1], #-35	; 0xffffffdd
    e87c:			; <UNDEFINED> instruction: 0xf1b82001
    e880:	andle	r0, r2, r0, lsl #30
    e884:			; <UNDEFINED> instruction: 0xf8c82001
    e888:	bmi	bde890 <g_param_spec_ref@plt+0xbda3f0>
    e88c:	ldrbtmi	r4, [sl], #-2861	; 0xfffff4d3
    e890:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    e894:	subsmi	r9, sl, r5, lsl #22
    e898:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    e89c:	andlt	sp, r7, lr, asr #2
    e8a0:	svchi	0x00f0e8bd
    e8a4:	mvnscc	pc, #79	; 0x4f
    e8a8:	beq	1094f0 <g_param_spec_ref@plt+0x105050>
    e8ac:	movwmi	pc, #111	; 0x6f	; <UNPREDICTABLE>
    e8b0:	bleq	1095bc <g_param_spec_ref@plt+0x10511c>
    e8b4:	mvnscc	pc, #79	; 0x4f
    e8b8:			; <UNDEFINED> instruction: 0xf06f455b
    e8bc:	svclt	0x00080202
    e8c0:	eorle	r4, fp, #343932928	; 0x14800000
    e8c4:	blcs	8a89b8 <g_param_spec_ref@plt+0x8a4518>
    e8c8:	stmdblt	fp, {r1, ip, lr, pc}
    e8cc:	eorsvs	r2, fp, r2, lsr #6
    e8d0:	bl	fedcc8ac <g_param_spec_ref@plt+0xfedc840c>
    e8d4:	andcs	r4, sp, #29696	; 0x7400
    e8d8:	ldrbtmi	r9, [fp], #-1536	; 0xfffffa00
    e8dc:	strbmi	r4, [r8], -r1, lsl #12
    e8e0:	b	ff94c8bc <g_param_spec_ref@plt+0xff94841c>
    e8e4:	ldrb	r2, [r0, r0]
    e8e8:	bmi	6a0d54 <g_param_spec_ref@plt+0x69c8b4>
    e8ec:	ldrbtmi	r4, [r9], #-2074	; 0xfffff7e6
    e8f0:	hvccc	1098	; 0x44a
    e8f4:			; <UNDEFINED> instruction: 0xf7f54478
    e8f8:			; <UNDEFINED> instruction: 0xf04feaae
    e8fc:			; <UNDEFINED> instruction: 0xe7c430ff
    e900:	eorsvs	r2, fp, r6, lsl r3
    e904:	bl	fe74c8e0 <g_param_spec_ref@plt+0xfe748440>
    e908:	andcs	r4, sp, #20, 22	; 0x5000
    e90c:	ldrbtmi	r9, [fp], #-1536	; 0xfffffa00
    e910:	strbmi	r4, [r8], -r1, lsl #12
    e914:	b	ff2cc8f0 <g_param_spec_ref@plt+0xff2c8450>
    e918:	ldr	r2, [r6, r0]!
    e91c:	movwmi	pc, #272	; 0x110	; <UNPREDICTABLE>
    e920:			; <UNDEFINED> instruction: 0xf1419302
    e924:	movwls	r0, #13056	; 0x3300
    e928:	movwcs	lr, #10717	; 0x29dd
    e92c:	svclt	0x00082b01
    e930:			; <UNDEFINED> instruction: 0xd3a32a00
    e934:	blcs	28a28 <g_param_spec_ref@plt+0x24588>
    e938:	strb	sp, [r9, r8, asr #1]
    e93c:	bl	fe4cc918 <g_param_spec_ref@plt+0xfe4c8478>
    e940:	andeq	r8, r1, ip, asr #6
    e944:	andeq	r0, r0, r4, asr r4
    e948:	strdeq	r8, [r1], -lr
    e94c:	andeq	r3, r0, r2, lsl #18
    e950:	andeq	r3, r0, r2, asr r9
    e954:	andeq	r2, r0, ip, ror #8
    e958:	muleq	r0, ip, r7
    e95c:	andeq	r3, r0, r2, lsr #17
    e960:	ldrbmi	lr, [r0, sp, lsr #18]!
    e964:	bmi	ce03b4 <g_param_spec_ref@plt+0xcdbf14>
    e968:	blmi	cfab80 <g_param_spec_ref@plt+0xcf66e0>
    e96c:	ldrbtmi	r4, [sl], #-1540	; 0xfffff9fc
    e970:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    e974:			; <UNDEFINED> instruction: 0xf04f9303
    e978:	stmdacs	r0, {r8, r9}
    e97c:	strmi	sp, [r9], r0, asr #32
    e980:	ldc	7, cr15, [lr, #-980]!	; 0xfffffc2c
    e984:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    e988:	strbmi	sl, [r2], -r2, lsl #18
    e98c:	andhi	pc, r0, r0, asr #17
    e990:	strtmi	r4, [r0], -r5, lsl #12
    e994:	b	15cc970 <g_param_spec_ref@plt+0x15c84d0>
    e998:	strmi	r4, [pc], -r6, lsl #12
    e99c:	movweq	lr, #31318	; 0x7a56
    e9a0:	mcrrne	0, 1, sp, fp, cr11
    e9a4:			; <UNDEFINED> instruction: 0xf1b0bf08
    e9a8:	strdle	r3, [r2, -pc]
    e9ac:	blcs	8a8a60 <g_param_spec_ref@plt+0x8a45c0>
    e9b0:	andcs	sp, r1, r1, lsr r0
    e9b4:	svceq	0x0000f1b9
    e9b8:	andcs	sp, r1, r2
    e9bc:	strvs	lr, [r0, -r9, asr #19]
    e9c0:	blmi	761240 <g_param_spec_ref@plt+0x75cda0>
    e9c4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    e9c8:	blls	e8a38 <g_param_spec_ref@plt+0xe4598>
    e9cc:			; <UNDEFINED> instruction: 0xf04f405a
    e9d0:			; <UNDEFINED> instruction: 0xd12c0300
    e9d4:	pop	{r2, ip, sp, pc}
    e9d8:	stmdavs	fp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    e9dc:	blls	bce70 <g_param_spec_ref@plt+0xb89d0>
    e9e0:	mvnle	r4, r3, lsr #5
    e9e4:	eorvs	r2, fp, r6, lsl r3
    e9e8:	bl	acc9c4 <g_param_spec_ref@plt+0xac8524>
    e9ec:	andcs	r4, sp, #20, 22	; 0x5000
    e9f0:	ldrbtmi	r9, [fp], #-1024	; 0xfffffc00
    e9f4:	ldrbmi	r4, [r0], -r1, lsl #12
    e9f8:	b	164c9d4 <g_param_spec_ref@plt+0x1648534>
    e9fc:	ldrb	r2, [pc, r0]
    ea00:	bmi	460e48 <g_param_spec_ref@plt+0x45c9a8>
    ea04:	ldrbtmi	r4, [r9], #-2065	; 0xfffff7ef
    ea08:	cmpcc	r8, sl, ror r4
    ea0c:			; <UNDEFINED> instruction: 0xf7f54478
    ea10:	strtmi	lr, [r0], -r2, lsr #20
    ea14:			; <UNDEFINED> instruction: 0xf7f5e7d4
    ea18:	blmi	389670 <g_param_spec_ref@plt+0x3851d0>
    ea1c:	strls	r2, [r0], #-525	; 0xfffffdf3
    ea20:			; <UNDEFINED> instruction: 0x4601447b
    ea24:			; <UNDEFINED> instruction: 0xf7f54650
    ea28:	strbmi	lr, [r0], -r2, asr #20
    ea2c:			; <UNDEFINED> instruction: 0xf7f5e7c8
    ea30:	svclt	0x0000eb1a
    ea34:	andeq	r8, r1, lr, lsl r2
    ea38:	andeq	r0, r0, r4, asr r4
    ea3c:	andeq	r8, r1, r8, asr #3
    ea40:			; <UNDEFINED> instruction: 0x000037be
    ea44:	andeq	r3, r0, sl, lsr r8
    ea48:	andeq	r2, r0, r4, asr r3
    ea4c:	andeq	r0, r0, r4, lsl #13
    ea50:			; <UNDEFINED> instruction: 0x000037bc
    ea54:	mvnsmi	lr, #737280	; 0xb4000
    ea58:	stcmi	0, cr11, [r9], #-628	; 0xfffffd8c
    ea5c:	blmi	a7a270 <g_param_spec_ref@plt+0xa75dd0>
    ea60:	ldrbtmi	r4, [ip], #-1672	; 0xfffff978
    ea64:	strmi	r4, [r5], -r8, lsr #18
    ea68:	stmiapl	r3!, {r0, r4, r7, r9, sl, lr}^
    ea6c:			; <UNDEFINED> instruction: 0x46304479
    ea70:	ldmdavs	fp, {r5, r6, r9, sp}
    ea74:			; <UNDEFINED> instruction: 0xf04f931b
    ea78:			; <UNDEFINED> instruction: 0xf7f50300
    ea7c:	strcs	lr, [r1], #-2514	; 0xfffff62e
    ea80:	bl	1bb89c <g_param_spec_ref@plt+0x1b73fc>
    ea84:	strtmi	r0, [r9], -r4, asr #7
    ea88:			; <UNDEFINED> instruction: 0xf8531e67
    ea8c:			; <UNDEFINED> instruction: 0xf7f50c08
    ea90:	bicslt	lr, r0, r2, ror #25
    ea94:	cfstrscs	mvf3, [sp], {1}
    ea98:			; <UNDEFINED> instruction: 0xf7f5d1f3
    ea9c:	blmi	7095ec <g_param_spec_ref@plt+0x70514c>
    eaa0:	strls	r4, [r0, #-1570]	; 0xfffff9de
    eaa4:			; <UNDEFINED> instruction: 0x4601447b
    eaa8:			; <UNDEFINED> instruction: 0xf7f54648
    eaac:	andcs	lr, r0, r0, lsl #20
    eab0:	blmi	521314 <g_param_spec_ref@plt+0x51ce74>
    eab4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    eab8:	blls	6e8b28 <g_param_spec_ref@plt+0x6e4688>
    eabc:			; <UNDEFINED> instruction: 0xf04f405a
    eac0:	tstle	sl, r0, lsl #6
    eac4:	pop	{r0, r2, r3, r4, ip, sp, pc}
    eac8:	strdcs	r8, [r1], -r0
    eacc:	svceq	0x0000f1b8
    ead0:	blge	742e90 <g_param_spec_ref@plt+0x73e9f0>
    ead4:	bl	d6ae0 <g_param_spec_ref@plt+0xd2640>
    ead8:			; <UNDEFINED> instruction: 0xf85707c7
    eadc:			; <UNDEFINED> instruction: 0xf8c83c60
    eae0:	strb	r3, [r5, r0]!
    eae4:	bmi	320f18 <g_param_spec_ref@plt+0x31ca78>
    eae8:	ldrbtmi	r4, [r9], #-2060	; 0xfffff7f4
    eaec:	cmncc	r4, sl, ror r4
    eaf0:			; <UNDEFINED> instruction: 0xf7f54478
    eaf4:			; <UNDEFINED> instruction: 0x4628e9b0
    eaf8:			; <UNDEFINED> instruction: 0xf7f5e7da
    eafc:	svclt	0x0000eab4
    eb00:	andeq	r8, r1, sl, lsr #2
    eb04:	andeq	r0, r0, r4, asr r4
    eb08:	andeq	r8, r1, r4, asr r6
    eb0c:	andeq	r3, r0, r0, ror #14
    eb10:	ldrdeq	r8, [r1], -r8	; <UNPREDICTABLE>
    eb14:	andeq	r3, r0, r6, asr r7
    eb18:	andeq	r2, r0, r0, ror r2
    eb1c:	andeq	r0, r0, r0, lsr #11
    eb20:	bmi	8bbb60 <g_param_spec_ref@plt+0x8b76c0>
    eb24:	ldrbtmi	r4, [sl], #-2850	; 0xfffff4de
    eb28:	addlt	fp, r2, r0, lsr r5
    eb2c:			; <UNDEFINED> instruction: 0x460458d3
    eb30:	ldmdavs	fp, {r0, r2, r8, sl, fp, ip, pc}
    eb34:			; <UNDEFINED> instruction: 0xf04f9301
    eb38:	mvnslt	r0, r0, lsl #6
    eb3c:	stmdbge	r6, {r0, r2, r3, r6, r8, r9, ip, sp, pc}
    eb40:	tstls	r0, r8, lsr #12
    eb44:	stmdb	r6!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    eb48:	addsmi	r6, r8, #2293760	; 0x230000
    eb4c:	svclt	0x00084605
    eb50:	andle	r2, r4, r0
    eb54:			; <UNDEFINED> instruction: 0xf7f44618
    eb58:	andcs	lr, r1, r6, ror #28
    eb5c:	bmi	566bf8 <g_param_spec_ref@plt+0x562758>
    eb60:	ldrbtmi	r4, [sl], #-2835	; 0xfffff4ed
    eb64:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    eb68:	subsmi	r9, sl, r1, lsl #22
    eb6c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    eb70:	andlt	sp, r2, sl, lsl r1
    eb74:	ldrhtmi	lr, [r0], -sp
    eb78:	ldrbmi	fp, [r0, -r3]!
    eb7c:	bmi	3e0fbc <g_param_spec_ref@plt+0x3dcb1c>
    eb80:	ldrbtmi	r4, [r9], #-2063	; 0xfffff7f1
    eb84:	orrscc	r4, r0, sl, ror r4
    eb88:			; <UNDEFINED> instruction: 0xf7f54478
    eb8c:	strtmi	lr, [r0], -r4, ror #18
    eb90:	stmdbmi	ip, {r0, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    eb94:	stmdami	sp, {r2, r3, r9, fp, lr}
    eb98:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    eb9c:	ldrbtmi	r3, [r8], #-400	; 0xfffffe70
    eba0:	ldmdb	r8, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    eba4:	ldrb	r4, [sl, r8, lsr #12]
    eba8:	b	174cb84 <g_param_spec_ref@plt+0x17486e4>
    ebac:	andeq	r8, r1, r6, rrx
    ebb0:	andeq	r0, r0, r4, asr r4
    ebb4:	andeq	r8, r1, sl, lsr #32
    ebb8:			; <UNDEFINED> instruction: 0x000036be
    ebbc:	andeq	r3, r0, r0, lsr #13
    ebc0:	andeq	r0, r0, r8, lsl #10
    ebc4:	andeq	r3, r0, r8, lsr #13
    ebc8:	muleq	r0, sl, r6
    ebcc:	strdeq	r0, [r0], -r2
    ebd0:	stmdavs	r9, {fp, sp, lr}
    ebd4:	svclt	0x0014f7f4
    ebd8:	andcs	fp, r1, r8, lsl #10
    ebdc:	ldm	lr!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ebe0:	vstrlt.16	s22, [r8, #-0]	; <UNPREDICTABLE>
    ebe4:	ldrbtmi	r4, [r8], #-2055	; 0xfffff7f9
    ebe8:	ldmdb	lr!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ebec:	stmdbmi	r6, {r3, r4, r5, r8, ip, sp, pc}
    ebf0:			; <UNDEFINED> instruction: 0xf7f54479
    ebf4:	stmdacc	r0, {r4, r5, sl, fp, sp, lr, pc}
    ebf8:	andcs	fp, r1, r8, lsl pc
    ebfc:	andcs	fp, r1, r8, lsl #26
    ec00:	svclt	0x0000bd08
    ec04:	andeq	r3, r0, r2, lsl #14
    ec08:	andeq	r3, r0, r0, lsl #14
    ec0c:			; <UNDEFINED> instruction: 0x4604b538
    ec10:	ldrbtmi	r4, [sp], #-3334	; 0xfffff2fa
    ec14:	mcrrne	8, 2, r6, r3, cr8
    ec18:	stmdblt	r8, {r2, ip, lr, pc}
    ec1c:	ldrbtmi	r4, [ip], #-3076	; 0xfffff3fc
    ec20:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
    ec24:			; <UNDEFINED> instruction: 0xffd8f7ff
    ec28:	ldrb	r6, [r6, r8, lsr #32]!
    ec2c:	andeq	r8, r1, lr, lsl #10
    ec30:	andeq	r1, r0, sl, lsl #25
    ec34:	ldrlt	r2, [r8, #-2057]!	; 0xfffff7f7
    ec38:	bmi	445068 <g_param_spec_ref@plt+0x440bc8>
    ec3c:	ldmdami	r1, {r4, r8, fp, lr}
    ec40:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    ec44:			; <UNDEFINED> instruction: 0xf7f54478
    ec48:	stmdami	pc, {r1, r2, r8, fp, sp, lr, pc}	; <UNPREDICTABLE>
    ec4c:	cfldrslt	mvf4, [r8, #-480]!	; 0xfffffe20
    ec50:	strmi	r4, [r4], -lr, lsl #26
    ec54:	stmdavs	fp!, {r0, r2, r3, r4, r5, r6, sl, lr}
    ec58:			; <UNDEFINED> instruction: 0xf853b113
    ec5c:	ldclt	0, cr0, [r8, #-144]!	; 0xffffff70
    ec60:			; <UNDEFINED> instruction: 0xffbaf7ff
    ec64:	blmi	2bb0ec <g_param_spec_ref@plt+0x2b6c4c>
    ec68:			; <UNDEFINED> instruction: 0x3328447b
    ec6c:	ldrb	r6, [r4, fp, lsr #32]!
    ec70:	ldrbtmi	r4, [sl], #-2568	; 0xfffff5f8
    ec74:	ldrmi	r6, [r3], -sl, lsr #32
    ec78:	svclt	0x0000e7ef
    ec7c:			; <UNDEFINED> instruction: 0x000036b8
    ec80:	andeq	r3, r0, sl, lsl r7
    ec84:	andeq	r0, r0, ip, asr #8
    ec88:	muleq	r0, r4, r0
    ec8c:	ldrdeq	r8, [r1], -ip
    ec90:			; <UNDEFINED> instruction: 0x00017db4
    ec94:	andeq	r7, r1, sl, lsr #27
    ec98:			; <UNDEFINED> instruction: 0x4614b538
    ec9c:			; <UNDEFINED> instruction: 0xf7f5b162
    eca0:	strmi	lr, [r5], -ip, lsr #20
    eca4:			; <UNDEFINED> instruction: 0x4621b190
    eca8:	ldmib	r4, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ecac:	strtmi	r4, [r8], -r4, lsl #12
    ecb0:	stmdb	r0!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ecb4:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
    ecb8:	stmdbmi	r7, {r1, r2, r9, fp, lr}
    ecbc:	ldrbtmi	r4, [sl], #-2055	; 0xfffff7f9
    ecc0:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    ecc4:	stmia	r6, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ecc8:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
    eccc:	strtmi	r4, [r0], -r4, lsl #12
    ecd0:	svclt	0x0000bd38
    ecd4:	andeq	r2, r0, r2, ror #31
    ecd8:	andeq	r3, r0, r8, lsr #13
    ecdc:	andeq	r0, r0, lr, asr #7
    ece0:			; <UNDEFINED> instruction: 0xf7f5b508
    ece4:	vpadd.i8	q15, q10, q4
    ece8:	movwcs	r2, #576	; 0x240
    ecec:	andeq	pc, pc, #192, 4
    ecf0:			; <UNDEFINED> instruction: 0xf808f000
    ecf4:	svclt	0x0000bd08
    ecf8:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    ecfc:	svclt	0x00f4f7f4
    ed00:	andeq	r8, r1, sl, lsr #8
    ed04:	stmdblt	sl, {r0, r1, r4, r6, r8, fp, ip, sp, pc}^
    ed08:	svclt	0x00082900
    ed0c:	svclt	0x001c2800
    ed10:	mvnscc	pc, pc, asr #32
    ed14:	rscscc	pc, pc, pc, asr #32
    ed18:	stmdalt	ip, {ip, sp, lr, pc}
    ed1c:	stfeqd	f7, [r8], {173}	; 0xad
    ed20:	vmlsgt.f16	s28, s8, s27	; <UNPREDICTABLE>
    ed24:			; <UNDEFINED> instruction: 0xf80cf000
    ed28:	ldrd	pc, [r4], -sp
    ed2c:	movwcs	lr, #10717	; 0x29dd
    ed30:	ldrbmi	fp, [r0, -r4]!
    ed34:			; <UNDEFINED> instruction: 0xf04fb502
    ed38:			; <UNDEFINED> instruction: 0xf7f50008
    ed3c:	stclt	8, cr14, [r2, #-832]	; 0xfffffcc0
    ed40:	svclt	0x00084299
    ed44:	push	{r4, r7, r9, lr}
    ed48:			; <UNDEFINED> instruction: 0x46044ff0
    ed4c:	andcs	fp, r0, r8, lsr pc
    ed50:			; <UNDEFINED> instruction: 0xf8dd460d
    ed54:	svclt	0x0038c024
    ed58:	cmnle	fp, #1048576	; 0x100000
    ed5c:			; <UNDEFINED> instruction: 0x46994690
    ed60:			; <UNDEFINED> instruction: 0xf283fab3
    ed64:	rsbsle	r2, r0, r0, lsl #22
    ed68:			; <UNDEFINED> instruction: 0xf385fab5
    ed6c:	rsble	r2, r8, r0, lsl #26
    ed70:			; <UNDEFINED> instruction: 0xf1a21ad2
    ed74:	blx	2525fc <g_param_spec_ref@plt+0x24e15c>
    ed78:	blx	24d988 <g_param_spec_ref@plt+0x2494e8>
    ed7c:			; <UNDEFINED> instruction: 0xf1c2f30e
    ed80:	b	12d0a08 <g_param_spec_ref@plt+0x12cc568>
    ed84:	blx	a11998 <g_param_spec_ref@plt+0xa0d4f8>
    ed88:	b	130b9ac <g_param_spec_ref@plt+0x130750c>
    ed8c:	blx	2119a0 <g_param_spec_ref@plt+0x20d500>
    ed90:	ldrbmi	pc, [sp, #-2562]	; 0xfffff5fe	; <UNPREDICTABLE>
    ed94:	ldrbmi	fp, [r4, #-3848]	; 0xfffff0f8
    ed98:	andcs	fp, r0, ip, lsr pc
    ed9c:	movwle	r4, #42497	; 0xa601
    eda0:	bl	fed16dac <g_param_spec_ref@plt+0xfed1290c>
    eda4:	blx	fdd4 <g_param_spec_ref@plt+0xb934>
    eda8:	blx	84b1e8 <g_param_spec_ref@plt+0x846d48>
    edac:	bl	198b9d0 <g_param_spec_ref@plt+0x1987530>
    edb0:	tstmi	r9, #46137344	; 0x2c00000
    edb4:	bcs	1effc <g_param_spec_ref@plt+0x1ab5c>
    edb8:	b	1402eb0 <g_param_spec_ref@plt+0x13fea10>
    edbc:	b	13d0f2c <g_param_spec_ref@plt+0x13cca8c>
    edc0:	b	1211334 <g_param_spec_ref@plt+0x120ce94>
    edc4:	ldrmi	r7, [r6], -fp, asr #17
    edc8:	bl	fed46dfc <g_param_spec_ref@plt+0xfed4295c>
    edcc:	bl	194f9f4 <g_param_spec_ref@plt+0x194b554>
    edd0:	ldmne	fp, {r0, r3, r9, fp}^
    edd4:	beq	2c9b04 <g_param_spec_ref@plt+0x2c5664>
    edd8:			; <UNDEFINED> instruction: 0xf14a1c5c
    eddc:	cfsh32cc	mvfx0, mvfx1, #0
    ede0:	strbmi	sp, [sp, #-7]
    ede4:	strbmi	fp, [r4, #-3848]	; 0xfffff0f8
    ede8:	stmdbne	r4!, {r0, r1, r2, r3, r5, r6, r7, r9, ip, lr, pc}
    edec:	adfccsz	f4, f1, #5.0
    edf0:	blx	1835d4 <g_param_spec_ref@plt+0x17f134>
    edf4:	blx	94ca18 <g_param_spec_ref@plt+0x948578>
    edf8:	teqmi	fp, #134217728	; 0x8000000	; <UNPREDICTABLE>
    edfc:	vseleq.f32	s30, s28, s11
    ee00:	blx	955208 <g_param_spec_ref@plt+0x950d68>
    ee04:	b	110ce14 <g_param_spec_ref@plt+0x1108974>
    ee08:			; <UNDEFINED> instruction: 0xf1a2040e
    ee0c:			; <UNDEFINED> instruction: 0xf1c20720
    ee10:	blx	210698 <g_param_spec_ref@plt+0x20c1f8>
    ee14:	blx	14ba24 <g_param_spec_ref@plt+0x147584>
    ee18:	blx	14ca3c <g_param_spec_ref@plt+0x14859c>
    ee1c:	b	110b62c <g_param_spec_ref@plt+0x110718c>
    ee20:	blx	90fa44 <g_param_spec_ref@plt+0x90b5a4>
    ee24:	bl	118c644 <g_param_spec_ref@plt+0x11881a4>
    ee28:	teqmi	r3, #1073741824	; 0x40000000
    ee2c:	strbmi	r1, [r5], -r0, lsl #21
    ee30:	tsteq	r3, r1, ror #22
    ee34:	svceq	0x0000f1bc
    ee38:	stmib	ip, {r0, ip, lr, pc}^
    ee3c:	pop	{r8, sl, lr}
    ee40:	blx	fed32e08 <g_param_spec_ref@plt+0xfed2e968>
    ee44:	msrcc	CPSR_, #132, 6	; 0x10000002
    ee48:	blx	fee48c98 <g_param_spec_ref@plt+0xfee447f8>
    ee4c:	blx	fed8b874 <g_param_spec_ref@plt+0xfed873d4>
    ee50:	eorcc	pc, r0, #335544322	; 0x14000002
    ee54:	orrle	r2, fp, r0, lsl #26
    ee58:	svclt	0x0000e7f3
    ee5c:	mvnsmi	lr, #737280	; 0xb4000
    ee60:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    ee64:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    ee68:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    ee6c:	ldc	7, cr15, [ip], #976	; 0x3d0
    ee70:	blne	1da006c <g_param_spec_ref@plt+0x1d9bbcc>
    ee74:	strhle	r1, [sl], -r6
    ee78:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    ee7c:	svccc	0x0004f855
    ee80:	strbmi	r3, [sl], -r1, lsl #8
    ee84:	ldrtmi	r4, [r8], -r1, asr #12
    ee88:	adcmi	r4, r6, #152, 14	; 0x2600000
    ee8c:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    ee90:	svclt	0x000083f8
    ee94:	andeq	r7, r1, r6, lsr #18
    ee98:	andeq	r7, r1, r8, lsl r9
    ee9c:	svclt	0x00004770
    eea0:	tstcs	r0, r2, lsl #22
    eea4:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    eea8:	stcllt	7, cr15, [r6, #976]!	; 0x3d0
    eeac:	andeq	r8, r1, ip, asr r1

Disassembly of section .fini:

0000eeb0 <.fini>:
    eeb0:	push	{r3, lr}
    eeb4:	pop	{r3, pc}
