// Seed: 2689873575
module module_0 (
    output uwire id_0,
    output wire  id_1,
    input  wand  id_2,
    output wand  id_3
);
  assign module_1._id_1 = 0;
endmodule
module module_1 #(
    parameter id_1  = 32'd13,
    parameter id_11 = 32'd26
) (
    output tri id_0,
    input wire _id_1,
    input supply0 id_2,
    output tri1 id_3,
    output wor id_4,
    input wand id_5,
    input tri1 id_6,
    input supply1 id_7,
    input supply1 id_8,
    input uwire id_9,
    output tri id_10,
    input tri _id_11,
    input supply1 id_12,
    input tri id_13,
    input supply0 id_14,
    output wire id_15
);
  assign id_0.id_6 = -1;
  module_0 modCall_1 (
      id_3,
      id_4,
      id_6,
      id_3
  );
  wire [1 'b0 : !  id_11] id_17;
  logic [id_1 : 1] id_18;
endmodule
