export const fakeRes = {
  totalCount: 140,
  totalCountFiltered: 140,
  duration: 48,
  indexDuration: 642,
  requestDuration: 2,
  searchUid: '09963c12-498a-4953-a468-b5fd3f8fb3b1',
  pipeline: 'Dev_2.0_QA',
  apiVersion: 2,
  warnings: [
    'The searchHub in the query parameters was overridden by the searchHub in the token.',
  ],
  index: 'cache',
  refinedKeywords: [],
  triggers: [],
  termsToHighlight: {},
  phrasesToHighlight: {},
  queryCorrections: [],
  groupByResults: [],
  facets: [],
  suggestedFacets: [],
  categoryFacets: [],
  results: [
    {
      title: 'Interfaces',
      uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Interfaces',
      printableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Interfaces',
      clickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Interfaces?lang=en',
      uniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Interfaces',
      excerpt:
        'Interfaces This chapter describes the functional interfaces of the AHB Cache.',
      firstSentences: null,
      summary: null,
      flags: 'IsAttachment;HasHtmlVersion;SkipSentencesScoring',
      hasHtmlVersion: true,
      hasMobileHtmlVersion: false,
      score: 10475,
      percentScore: 100.0,
      rankingInfo: null,
      rating: 0.0,
      isTopResult: false,
      isRecommendation: false,
      isUserActionView: false,
      titleHighlights: [],
      firstSentencesHighlights: [],
      excerptHighlights: [],
      printableUriHighlights: [],
      summaryHighlights: [],
      parentResult: null,
      childResults: [],
      totalNumberOfChildResults: 0,
      absentTerms: [],
      raw: {
        systitle: 'Interfaces ',
        document_number: 'ARMDC28JEZ1',
        document_version: '0002',
        content_type: 'technicalReferenceManual',
        systopparent: '29274137',
        sysurihash: 'DZUgIXkMqñ0FX3wð',
        urihash: 'DZUgIXkMqñ0FX3wð',
        sysuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Interfaces',
        systransactionid: 664549,
        is_confidential: 0,
        z95xtemplatename: 'Document',
        validityscore: 0.75,
        published: 1625097600000,
        topparentid: 29274137,
        z95xtemplate: 'f322b88bf5e04c4abe6274e9375c2ff6',
        created: 1625136476000,
        sysconcepts: 'interfaces ; AHB Cache',
        navigationhierarchies: ['NoMatchingHierarchies'],
        attachmentparentid: 29274137,
        parentitem: '60dd9d5cfc902f3f580e7b0e',
        concepts: 'interfaces ; AHB Cache',
        documenttype: 'html',
        isattachment: '29274137',
        sysindexeddate: 1625136546000,
        syslanguage: ['English'],
        docshuburi: 'https://test-sitecore.developer.arm.com/documentation',
        itemid: '60dd9d5ffc902f3f580e7b1f',
        transactionid: 664549,
        title: 'Interfaces ',
        products: ['Corelink AHB Cache'],
        date: 1625136546000,
        confidentiality: 'Non-Confidential',
        document_id: 'ARMDC28JEZ1:0002:en',
        is_topic: 1,
        navigationhierarchiesaudience: ['SoC Designers', 'Hardware Engineers'],
        audience: ['socDesigners', 'hardwareEngineers'],
        product_quality: 'REL',
        sourcetype: 'Push',
        rowid: 1625136532365809768,
        sysisattachment: '29274137',
        navigationhierarchiescontenttype: 'Technical Reference Manual',
        sysattachmentparentid: 29274137,
        size: 98,
        sysdocumenttype: 'html',
        clickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Interfaces?lang=en',
        syssource: 'qa-document-service-index',
        orderingid: 1625136528191,
        syssize: 98,
        sysdate: 1625136546000,
        haslayout: '1',
        topparent: '29274137',
        label_version: '2.0',
        language_code: 'en',
        z95xpath: [
          '110d559fdea542ea9c1c8a5df7e70ef9',
          'ef82176369c34c2388bffd3138cd26f8',
        ],
        systopparentid: 29274137,
        navigationhierarchiescategories: ['IoT'],
        content_description:
          'This book describes the functionality of the components in the Arm CoreLink AHB Cache . It also provides the programming information and the signal descriptions.',
        source: 'qa-document-service-index',
        navigationhierarchiesnames: ['NoMatchingHierarchies'],
        document_revision: '0002-01',
        body_content:
          'Interfaces This chapter describes the functional interfaces of the AHB Cache.',
        collection: 'default',
        syssourcetype: 'Push',
        indexeddate: 1625136546000,
        filetype: 'html',
        sysclickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Interfaces?lang=en',
        templateid: 'f322b88bf5e04c4abe6274e9375c2ff6',
        sysfiletype: 'html',
        path: '/ARMDC28JEZ1/0002/Interfaces?lang=en',
        modified: 1625136476000,
        latest_version: 'true',
        language: ['English'],
        sysrowid: 1625136532365809768,
        uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Interfaces',
        syscollection: 'default',
      },
      Title: 'Interfaces',
      Uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Interfaces',
      PrintableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Interfaces',
      ClickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Interfaces?lang=en',
      UniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Interfaces',
      Excerpt:
        'Interfaces This chapter describes the functional interfaces of the AHB Cache.',
      FirstSentences: null,
    },
    {
      title: 'Operation',
      uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Operation',
      printableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Operation',
      clickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Operation?lang=en',
      uniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Operation',
      excerpt:
        'Operation This chapter describes the operation of the AHB Cache.',
      firstSentences: null,
      summary: null,
      flags: 'IsAttachment;HasHtmlVersion;SkipSentencesScoring',
      hasHtmlVersion: true,
      hasMobileHtmlVersion: false,
      score: 10475,
      percentScore: 100.0,
      rankingInfo: null,
      rating: 0.0,
      isTopResult: false,
      isRecommendation: false,
      isUserActionView: false,
      titleHighlights: [],
      firstSentencesHighlights: [],
      excerptHighlights: [],
      printableUriHighlights: [],
      summaryHighlights: [],
      parentResult: null,
      childResults: [],
      totalNumberOfChildResults: 0,
      absentTerms: [],
      raw: {
        systitle: 'Operation ',
        document_number: 'ARMDC28JEZ1',
        document_version: '0002',
        content_type: 'technicalReferenceManual',
        systopparent: '29274137',
        sysurihash: 'AðlPJ5T13LtGyEi2',
        urihash: 'AðlPJ5T13LtGyEi2',
        sysuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Operation',
        systransactionid: 664549,
        is_confidential: 0,
        z95xtemplatename: 'Document',
        validityscore: 0.75,
        published: 1625097600000,
        topparentid: 29274137,
        z95xtemplate: 'f322b88bf5e04c4abe6274e9375c2ff6',
        created: 1625136476000,
        sysconcepts: 'AHB Cache',
        navigationhierarchies: ['NoMatchingHierarchies'],
        attachmentparentid: 29274137,
        parentitem: '60dd9d5cfc902f3f580e7b0e',
        concepts: 'AHB Cache',
        documenttype: 'html',
        isattachment: '29274137',
        sysindexeddate: 1625136546000,
        syslanguage: ['English'],
        docshuburi: 'https://test-sitecore.developer.arm.com/documentation',
        itemid: '60dd9d60fc902f3f580e7b31',
        transactionid: 664549,
        title: 'Operation ',
        products: ['Corelink AHB Cache'],
        date: 1625136546000,
        confidentiality: 'Non-Confidential',
        document_id: 'ARMDC28JEZ1:0002:en',
        is_topic: 1,
        navigationhierarchiesaudience: ['SoC Designers', 'Hardware Engineers'],
        audience: ['socDesigners', 'hardwareEngineers'],
        product_quality: 'REL',
        sourcetype: 'Push',
        rowid: 1625136532362536773,
        sysisattachment: '29274137',
        navigationhierarchiescontenttype: 'Technical Reference Manual',
        sysattachmentparentid: 29274137,
        size: 84,
        sysdocumenttype: 'html',
        clickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Operation?lang=en',
        syssource: 'qa-document-service-index',
        orderingid: 1625136528172,
        syssize: 84,
        sysdate: 1625136546000,
        haslayout: '1',
        topparent: '29274137',
        label_version: '2.0',
        language_code: 'en',
        z95xpath: [
          '110d559fdea542ea9c1c8a5df7e70ef9',
          'ef82176369c34c2388bffd3138cd26f8',
        ],
        systopparentid: 29274137,
        navigationhierarchiescategories: ['IoT'],
        content_description:
          'This book describes the functionality of the components in the Arm CoreLink AHB Cache . It also provides the programming information and the signal descriptions.',
        source: 'qa-document-service-index',
        navigationhierarchiesnames: ['NoMatchingHierarchies'],
        document_revision: '0002-01',
        body_content:
          'Operation This chapter describes the operation of the AHB Cache.',
        collection: 'default',
        syssourcetype: 'Push',
        indexeddate: 1625136546000,
        filetype: 'html',
        sysclickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Operation?lang=en',
        templateid: 'f322b88bf5e04c4abe6274e9375c2ff6',
        sysfiletype: 'html',
        path: '/ARMDC28JEZ1/0002/Operation?lang=en',
        modified: 1625136476000,
        latest_version: 'true',
        language: ['English'],
        sysrowid: 1625136532362536773,
        uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Operation',
        syscollection: 'default',
      },
      Title: 'Operation',
      Uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Operation',
      PrintableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Operation',
      ClickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Operation?lang=en',
      UniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Operation',
      Excerpt:
        'Operation This chapter describes the operation of the AHB Cache.',
      FirstSentences: null,
    },
    {
      title: 'Basic operations',
      uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Operation/Basic-operations',
      printableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Operation/Basic-operations',
      clickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Operation/Basic-operations?lang=en',
      uniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Operation/Basic-operations',
      excerpt:
        'Basic operations This section describes some of the basic operations performed by the AHB Cache. ... Basic operations AHB Cache',
      firstSentences: null,
      summary: null,
      flags: 'IsAttachment;HasHtmlVersion;SkipSentencesScoring',
      hasHtmlVersion: true,
      hasMobileHtmlVersion: false,
      score: 10475,
      percentScore: 100.0,
      rankingInfo: null,
      rating: 0.0,
      isTopResult: false,
      isRecommendation: false,
      isUserActionView: false,
      titleHighlights: [],
      firstSentencesHighlights: [],
      excerptHighlights: [],
      printableUriHighlights: [],
      summaryHighlights: [],
      parentResult: null,
      childResults: [],
      totalNumberOfChildResults: 0,
      absentTerms: [],
      raw: {
        systitle: 'Basic operations ',
        document_number: 'ARMDC28JEZ1',
        document_version: '0002',
        content_type: 'technicalReferenceManual',
        systopparent: '29274137',
        sysurihash: 'HOpjvA9Zg4kDqKop',
        urihash: 'HOpjvA9Zg4kDqKop',
        sysuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Operation/Basic-operations',
        systransactionid: 664549,
        is_confidential: 0,
        z95xtemplatename: 'Document',
        validityscore: 0.75,
        published: 1625097600000,
        topparentid: 29274137,
        z95xtemplate: 'f322b88bf5e04c4abe6274e9375c2ff6',
        created: 1625136476000,
        sysconcepts: 'basic operations ; AHB Cache',
        navigationhierarchies: ['NoMatchingHierarchies'],
        attachmentparentid: 29274137,
        parentitem: '60dd9d5cfc902f3f580e7b0e',
        concepts: 'basic operations ; AHB Cache',
        documenttype: 'html',
        isattachment: '29274137',
        sysindexeddate: 1625136545000,
        syslanguage: ['English'],
        docshuburi: 'https://test-sitecore.developer.arm.com/documentation',
        itemid: '60dd9d60fc902f3f580e7b32',
        transactionid: 664549,
        title: 'Basic operations ',
        products: ['Corelink AHB Cache'],
        date: 1625136545000,
        confidentiality: 'Non-Confidential',
        document_id: 'ARMDC28JEZ1:0002:en',
        is_topic: 1,
        navigationhierarchiesaudience: ['SoC Designers', 'Hardware Engineers'],
        audience: ['socDesigners', 'hardwareEngineers'],
        product_quality: 'REL',
        sourcetype: 'Push',
        rowid: 1625136532317655715,
        sysisattachment: '29274137',
        navigationhierarchiescontenttype: 'Technical Reference Manual',
        sysattachmentparentid: 29274137,
        size: 123,
        sysdocumenttype: 'html',
        clickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Operation/Basic-operations?lang=en',
        syssource: 'qa-document-service-index',
        orderingid: 1625136528172,
        syssize: 123,
        sysdate: 1625136545000,
        haslayout: '1',
        topparent: '29274137',
        label_version: '2.0',
        language_code: 'en',
        z95xpath: [
          '110d559fdea542ea9c1c8a5df7e70ef9',
          'ef82176369c34c2388bffd3138cd26f8',
        ],
        systopparentid: 29274137,
        navigationhierarchiescategories: ['IoT'],
        content_description:
          'This book describes the functionality of the components in the Arm CoreLink AHB Cache . It also provides the programming information and the signal descriptions.',
        source: 'qa-document-service-index',
        navigationhierarchiesnames: ['NoMatchingHierarchies'],
        document_revision: '0002-01',
        body_content:
          'Basic operations This section describes some of the basic operations performed by the AHB Cache.',
        collection: 'default',
        syssourcetype: 'Push',
        indexeddate: 1625136545000,
        filetype: 'html',
        sysclickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Operation/Basic-operations?lang=en',
        templateid: 'f322b88bf5e04c4abe6274e9375c2ff6',
        sysfiletype: 'html',
        path: '/ARMDC28JEZ1/0002/Operation/Basic-operations?lang=en',
        modified: 1625136476000,
        latest_version: 'true',
        language: ['English'],
        sysrowid: 1625136532317655715,
        uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Operation/Basic-operations',
        syscollection: 'default',
      },
      Title: 'Basic operations',
      Uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Operation/Basic-operations',
      PrintableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Operation/Basic-operations',
      ClickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Operation/Basic-operations?lang=en',
      UniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Operation/Basic-operations',
      Excerpt:
        'Basic operations This section describes some of the basic operations performed by the AHB Cache. ... Basic operations AHB Cache',
      FirstSentences: null,
    },
    {
      title: 'Overview',
      uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Overview',
      printableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Overview',
      clickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Overview?lang=en',
      uniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Overview',
      excerpt: 'Overview This chapter introduces the AHB Cache.',
      firstSentences: null,
      summary: null,
      flags: 'IsAttachment;HasHtmlVersion;SkipSentencesScoring',
      hasHtmlVersion: true,
      hasMobileHtmlVersion: false,
      score: 10475,
      percentScore: 100.0,
      rankingInfo: null,
      rating: 0.0,
      isTopResult: false,
      isRecommendation: false,
      isUserActionView: false,
      titleHighlights: [],
      firstSentencesHighlights: [],
      excerptHighlights: [],
      printableUriHighlights: [],
      summaryHighlights: [],
      parentResult: null,
      childResults: [],
      totalNumberOfChildResults: 0,
      absentTerms: [],
      raw: {
        systitle: 'Overview ',
        document_number: 'ARMDC28JEZ1',
        document_version: '0002',
        content_type: 'technicalReferenceManual',
        systopparent: '29274137',
        sysurihash: 'eEzX1CndvIMBQkEj',
        urihash: 'eEzX1CndvIMBQkEj',
        sysuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Overview',
        systransactionid: 664549,
        is_confidential: 0,
        z95xtemplatename: 'Document',
        validityscore: 0.25,
        published: 1625097600000,
        topparentid: 29274137,
        z95xtemplate: 'f322b88bf5e04c4abe6274e9375c2ff6',
        created: 1625136476000,
        navigationhierarchies: ['NoMatchingHierarchies'],
        attachmentparentid: 29274137,
        parentitem: '60dd9d5cfc902f3f580e7b0e',
        documenttype: 'html',
        isattachment: '29274137',
        sysindexeddate: 1625136545000,
        syslanguage: ['English'],
        docshuburi: 'https://test-sitecore.developer.arm.com/documentation',
        itemid: '60dd9d5ffc902f3f580e7b16',
        transactionid: 664549,
        title: 'Overview ',
        products: ['Corelink AHB Cache'],
        date: 1625136545000,
        confidentiality: 'Non-Confidential',
        document_id: 'ARMDC28JEZ1:0002:en',
        is_topic: 1,
        navigationhierarchiesaudience: ['SoC Designers', 'Hardware Engineers'],
        audience: ['socDesigners', 'hardwareEngineers'],
        product_quality: 'REL',
        sourcetype: 'Push',
        rowid: 1625136532067295637,
        sysisattachment: '29274137',
        navigationhierarchiescontenttype: 'Technical Reference Manual',
        sysattachmentparentid: 29274137,
        size: 66,
        sysdocumenttype: 'html',
        clickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Overview?lang=en',
        syssource: 'qa-document-service-index',
        orderingid: 1625136528143,
        syssize: 66,
        sysdate: 1625136545000,
        haslayout: '1',
        topparent: '29274137',
        label_version: '2.0',
        language_code: 'en',
        z95xpath: [
          '110d559fdea542ea9c1c8a5df7e70ef9',
          'ef82176369c34c2388bffd3138cd26f8',
        ],
        systopparentid: 29274137,
        navigationhierarchiescategories: ['IoT'],
        content_description:
          'This book describes the functionality of the components in the Arm CoreLink AHB Cache . It also provides the programming information and the signal descriptions.',
        source: 'qa-document-service-index',
        navigationhierarchiesnames: ['NoMatchingHierarchies'],
        document_revision: '0002-01',
        body_content: 'Overview This chapter introduces the AHB Cache.',
        collection: 'default',
        syssourcetype: 'Push',
        indexeddate: 1625136545000,
        filetype: 'html',
        sysclickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Overview?lang=en',
        templateid: 'f322b88bf5e04c4abe6274e9375c2ff6',
        sysfiletype: 'html',
        path: '/ARMDC28JEZ1/0002/Overview?lang=en',
        modified: 1625136476000,
        latest_version: 'true',
        language: ['English'],
        sysrowid: 1625136532067295637,
        uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Overview',
        syscollection: 'default',
      },
      Title: 'Overview',
      Uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Overview',
      PrintableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Overview',
      ClickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Overview?lang=en',
      UniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Overview',
      Excerpt: 'Overview This chapter introduces the AHB Cache.',
      FirstSentences: null,
    },
    {
      title: 'Product revisions',
      uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Overview/Product-revisions',
      printableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Overview/Product-revisions',
      clickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Overview/Product-revisions?lang=en',
      uniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Overview/Product-revisions',
      excerpt:
        'Product revisions This section describes the differences in functionality between product revisions. ... r0p0 First release. ... Product revisions AHB Cache',
      firstSentences: null,
      summary: null,
      flags: 'IsAttachment;HasHtmlVersion;SkipSentencesScoring',
      hasHtmlVersion: true,
      hasMobileHtmlVersion: false,
      score: 10475,
      percentScore: 100.0,
      rankingInfo: null,
      rating: 0.0,
      isTopResult: false,
      isRecommendation: false,
      isUserActionView: false,
      titleHighlights: [],
      firstSentencesHighlights: [],
      excerptHighlights: [],
      printableUriHighlights: [],
      summaryHighlights: [],
      parentResult: null,
      childResults: [],
      totalNumberOfChildResults: 0,
      absentTerms: [],
      raw: {
        systitle: 'Product revisions ',
        document_number: 'ARMDC28JEZ1',
        document_version: '0002',
        content_type: 'technicalReferenceManual',
        systopparent: '29274137',
        sysurihash: 'K9tweKLefpCyqGgy',
        urihash: 'K9tweKLefpCyqGgy',
        sysuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Overview/Product-revisions',
        systransactionid: 664549,
        is_confidential: 0,
        z95xtemplatename: 'Document',
        validityscore: 0.75,
        published: 1625097600000,
        topparentid: 29274137,
        z95xtemplate: 'f322b88bf5e04c4abe6274e9375c2ff6',
        created: 1625136476000,
        sysconcepts: 'product revisions ; functionality',
        navigationhierarchies: ['NoMatchingHierarchies'],
        attachmentparentid: 29274137,
        parentitem: '60dd9d5cfc902f3f580e7b0e',
        concepts: 'product revisions ; functionality',
        documenttype: 'html',
        isattachment: '29274137',
        sysindexeddate: 1625136545000,
        syslanguage: ['English'],
        docshuburi: 'https://test-sitecore.developer.arm.com/documentation',
        itemid: '60dd9d5ffc902f3f580e7b1e',
        transactionid: 664549,
        title: 'Product revisions ',
        products: ['Corelink AHB Cache'],
        date: 1625136545000,
        confidentiality: 'Non-Confidential',
        document_id: 'ARMDC28JEZ1:0002:en',
        is_topic: 1,
        navigationhierarchiesaudience: ['SoC Designers', 'Hardware Engineers'],
        audience: ['socDesigners', 'hardwareEngineers'],
        product_quality: 'REL',
        sourcetype: 'Push',
        rowid: 1625136531986310317,
        sysisattachment: '29274137',
        navigationhierarchiescontenttype: 'Technical Reference Manual',
        sysattachmentparentid: 29274137,
        size: 148,
        sysdocumenttype: 'html',
        clickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Overview/Product-revisions?lang=en',
        syssource: 'qa-document-service-index',
        orderingid: 1625136528143,
        syssize: 148,
        sysdate: 1625136545000,
        haslayout: '1',
        topparent: '29274137',
        label_version: '2.0',
        language_code: 'en',
        z95xpath: [
          '110d559fdea542ea9c1c8a5df7e70ef9',
          'ef82176369c34c2388bffd3138cd26f8',
        ],
        systopparentid: 29274137,
        navigationhierarchiescategories: ['IoT'],
        content_description:
          'This book describes the functionality of the components in the Arm CoreLink AHB Cache . It also provides the programming information and the signal descriptions.',
        source: 'qa-document-service-index',
        navigationhierarchiesnames: ['NoMatchingHierarchies'],
        document_revision: '0002-01',
        body_content:
          'Product revisions This section describes the differences in functionality between product revisions. r0p0 First release.',
        collection: 'default',
        syssourcetype: 'Push',
        indexeddate: 1625136545000,
        filetype: 'html',
        sysclickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Overview/Product-revisions?lang=en',
        templateid: 'f322b88bf5e04c4abe6274e9375c2ff6',
        sysfiletype: 'html',
        path: '/ARMDC28JEZ1/0002/Overview/Product-revisions?lang=en',
        modified: 1625136476000,
        latest_version: 'true',
        language: ['English'],
        sysrowid: 1625136531986310317,
        uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Overview/Product-revisions',
        syscollection: 'default',
      },
      Title: 'Product revisions',
      Uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Overview/Product-revisions',
      PrintableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Overview/Product-revisions',
      ClickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Overview/Product-revisions?lang=en',
      UniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Overview/Product-revisions',
      Excerpt:
        'Product revisions This section describes the differences in functionality between product revisions. ... r0p0 First release. ... Product revisions AHB Cache',
      FirstSentences: null,
    },
    {
      title: 'Programmers model',
      uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model',
      printableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model',
      clickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Programmers-model?lang=en',
      uniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model',
      excerpt:
        'Programmers model This chapter describes the functionality of the AHB Cache from a programming perspective.',
      firstSentences: null,
      summary: null,
      flags: 'IsAttachment;HasHtmlVersion;SkipSentencesScoring',
      hasHtmlVersion: true,
      hasMobileHtmlVersion: false,
      score: 10475,
      percentScore: 100.0,
      rankingInfo: null,
      rating: 0.0,
      isTopResult: false,
      isRecommendation: false,
      isUserActionView: false,
      titleHighlights: [],
      firstSentencesHighlights: [],
      excerptHighlights: [],
      printableUriHighlights: [],
      summaryHighlights: [],
      parentResult: null,
      childResults: [],
      totalNumberOfChildResults: 0,
      absentTerms: [],
      raw: {
        systitle: 'Programmers model ',
        document_number: 'ARMDC28JEZ1',
        document_version: '0002',
        content_type: 'technicalReferenceManual',
        systopparent: '29274137',
        sysurihash: 'C4NhEYjP6Krxj11j',
        urihash: 'C4NhEYjP6Krxj11j',
        sysuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model',
        systransactionid: 664549,
        is_confidential: 0,
        z95xtemplatename: 'Document',
        validityscore: 0.25,
        published: 1625097600000,
        topparentid: 29274137,
        z95xtemplate: 'f322b88bf5e04c4abe6274e9375c2ff6',
        created: 1625136476000,
        sysconcepts: 'programming perspective ; AHB Cache ; Programmers',
        navigationhierarchies: ['NoMatchingHierarchies'],
        attachmentparentid: 29274137,
        parentitem: '60dd9d5cfc902f3f580e7b0e',
        concepts: 'programming perspective ; AHB Cache ; Programmers',
        documenttype: 'html',
        isattachment: '29274137',
        sysindexeddate: 1625136545000,
        syslanguage: ['English'],
        docshuburi: 'https://test-sitecore.developer.arm.com/documentation',
        itemid: '60dd9d60fc902f3f580e7b48',
        transactionid: 664549,
        title: 'Programmers model ',
        products: ['Corelink AHB Cache'],
        date: 1625136545000,
        confidentiality: 'Non-Confidential',
        document_id: 'ARMDC28JEZ1:0002:en',
        is_topic: 1,
        navigationhierarchiesaudience: ['SoC Designers', 'Hardware Engineers'],
        audience: ['socDesigners', 'hardwareEngineers'],
        product_quality: 'REL',
        sourcetype: 'Push',
        rowid: 1625136531766216113,
        sysisattachment: '29274137',
        navigationhierarchiescontenttype: 'Technical Reference Manual',
        sysattachmentparentid: 29274137,
        size: 135,
        sysdocumenttype: 'html',
        clickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Programmers-model?lang=en',
        syssource: 'qa-document-service-index',
        orderingid: 1625136528143,
        syssize: 135,
        sysdate: 1625136545000,
        haslayout: '1',
        topparent: '29274137',
        label_version: '2.0',
        language_code: 'en',
        z95xpath: [
          '110d559fdea542ea9c1c8a5df7e70ef9',
          'ef82176369c34c2388bffd3138cd26f8',
        ],
        systopparentid: 29274137,
        navigationhierarchiescategories: ['IoT'],
        content_description:
          'This book describes the functionality of the components in the Arm CoreLink AHB Cache . It also provides the programming information and the signal descriptions.',
        source: 'qa-document-service-index',
        navigationhierarchiesnames: ['NoMatchingHierarchies'],
        document_revision: '0002-01',
        body_content:
          'Programmers model This chapter describes the functionality of the AHB Cache from a programming perspective.',
        collection: 'default',
        syssourcetype: 'Push',
        indexeddate: 1625136545000,
        filetype: 'html',
        sysclickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Programmers-model?lang=en',
        templateid: 'f322b88bf5e04c4abe6274e9375c2ff6',
        sysfiletype: 'html',
        path: '/ARMDC28JEZ1/0002/Programmers-model?lang=en',
        modified: 1625136476000,
        latest_version: 'true',
        language: ['English'],
        sysrowid: 1625136531766216113,
        uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model',
        syscollection: 'default',
      },
      Title: 'Programmers model',
      Uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model',
      PrintableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model',
      ClickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Programmers-model?lang=en',
      UniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model',
      Excerpt:
        'Programmers model This chapter describes the functionality of the AHB Cache from a programming perspective.',
      FirstSentences: null,
    },
    {
      title: 'Register descriptions',
      uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions',
      printableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions',
      clickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions?lang=en',
      uniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions',
      excerpt:
        'Register descriptions This section describes the AHB Cache registers. ... Register summary provides cross references to individual registers.',
      firstSentences: null,
      summary: null,
      flags: 'IsAttachment;HasHtmlVersion;SkipSentencesScoring',
      hasHtmlVersion: true,
      hasMobileHtmlVersion: false,
      score: 10475,
      percentScore: 100.0,
      rankingInfo: null,
      rating: 0.0,
      isTopResult: false,
      isRecommendation: false,
      isUserActionView: false,
      titleHighlights: [],
      firstSentencesHighlights: [],
      excerptHighlights: [],
      printableUriHighlights: [],
      summaryHighlights: [],
      parentResult: null,
      childResults: [],
      totalNumberOfChildResults: 0,
      absentTerms: [],
      raw: {
        systitle: 'Register descriptions ',
        document_number: 'ARMDC28JEZ1',
        document_version: '0002',
        content_type: 'technicalReferenceManual',
        systopparent: '29274137',
        sysurihash: '1aO6vPyNpU6gysae',
        urihash: '1aO6vPyNpU6gysae',
        sysuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions',
        systransactionid: 664549,
        is_confidential: 0,
        z95xtemplatename: 'Document',
        validityscore: 0.25,
        published: 1625097600000,
        topparentid: 29274137,
        z95xtemplate: 'f322b88bf5e04c4abe6274e9375c2ff6',
        created: 1625136476000,
        sysconcepts: 'registers ; cross references',
        navigationhierarchies: ['NoMatchingHierarchies'],
        attachmentparentid: 29274137,
        parentitem: '60dd9d5cfc902f3f580e7b0e',
        concepts: 'registers ; cross references',
        documenttype: 'html',
        isattachment: '29274137',
        sysindexeddate: 1625136544000,
        syslanguage: ['English'],
        docshuburi: 'https://test-sitecore.developer.arm.com/documentation',
        itemid: '60dd9d60fc902f3f580e7b4c',
        transactionid: 664549,
        title: 'Register descriptions ',
        products: ['Corelink AHB Cache'],
        date: 1625136544000,
        confidentiality: 'Non-Confidential',
        document_id: 'ARMDC28JEZ1:0002:en',
        is_topic: 1,
        navigationhierarchiesaudience: ['SoC Designers', 'Hardware Engineers'],
        audience: ['socDesigners', 'hardwareEngineers'],
        product_quality: 'REL',
        sourcetype: 'Push',
        rowid: 1625136531636830962,
        sysisattachment: '29274137',
        navigationhierarchiescontenttype: 'Technical Reference Manual',
        sysattachmentparentid: 29274137,
        size: 169,
        sysdocumenttype: 'html',
        clickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions?lang=en',
        syssource: 'qa-document-service-index',
        orderingid: 1625136528143,
        syssize: 169,
        sysdate: 1625136544000,
        haslayout: '1',
        topparent: '29274137',
        label_version: '2.0',
        language_code: 'en',
        z95xpath: [
          '110d559fdea542ea9c1c8a5df7e70ef9',
          'ef82176369c34c2388bffd3138cd26f8',
        ],
        systopparentid: 29274137,
        navigationhierarchiescategories: ['IoT'],
        content_description:
          'This book describes the functionality of the components in the Arm CoreLink AHB Cache . It also provides the programming information and the signal descriptions.',
        source: 'qa-document-service-index',
        navigationhierarchiesnames: ['NoMatchingHierarchies'],
        document_revision: '0002-01',
        body_content:
          'Register descriptions This section describes the AHB Cache registers. Register summary provides cross references to individual registers.',
        collection: 'default',
        syssourcetype: 'Push',
        indexeddate: 1625136544000,
        filetype: 'html',
        sysclickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions?lang=en',
        templateid: 'f322b88bf5e04c4abe6274e9375c2ff6',
        sysfiletype: 'html',
        path: '/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions?lang=en',
        modified: 1625136476000,
        latest_version: 'true',
        language: ['English'],
        sysrowid: 1625136531636830962,
        uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions',
        syscollection: 'default',
      },
      Title: 'Register descriptions',
      Uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions',
      PrintableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions',
      ClickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions?lang=en',
      UniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions',
      Excerpt:
        'Register descriptions This section describes the AHB Cache registers. ... Register summary provides cross references to individual registers.',
      FirstSentences: null,
    },
    {
      title: 'Use software for manual maintenance on the AHB Cache',
      uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Using-software-to-program-the-AHB-Cache/Use-software-for-manual-maintenance-on-the-AHB-Cache--',
      printableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Using-software-to-program-the-AHB-Cache/Use-software-for-manual-maintenance-on-the-AHB-Cache--',
      clickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Using-software-to-program-the-AHB-Cache/Use-software-for-manual-maintenance-on-the-AHB-Cache--?lang=en',
      uniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Using-software-to-program-the-AHB-Cache/Use-software-for-manual-maintenance-on-the-AHB-Cache--',
      excerpt:
        'Use software for manual maintenance on the AHB Cache Secure and Non-secure software can perform manual maintenance on the AHB Cache.',
      firstSentences: null,
      summary: null,
      flags: 'IsAttachment;HasHtmlVersion;SkipSentencesScoring',
      hasHtmlVersion: true,
      hasMobileHtmlVersion: false,
      score: 10475,
      percentScore: 100.0,
      rankingInfo: null,
      rating: 0.0,
      isTopResult: false,
      isRecommendation: false,
      isUserActionView: false,
      titleHighlights: [],
      firstSentencesHighlights: [],
      excerptHighlights: [],
      printableUriHighlights: [],
      summaryHighlights: [],
      parentResult: null,
      childResults: [],
      totalNumberOfChildResults: 0,
      absentTerms: [],
      raw: {
        systitle: 'Use software for manual maintenance on the AHB Cache   ',
        document_number: 'ARMDC28JEZ1',
        document_version: '0002',
        content_type: 'technicalReferenceManual',
        systopparent: '29274137',
        sysurihash: 'I0GvTlGoFywOjlTq',
        urihash: 'I0GvTlGoFywOjlTq',
        sysuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Using-software-to-program-the-AHB-Cache/Use-software-for-manual-maintenance-on-the-AHB-Cache--',
        systransactionid: 664549,
        is_confidential: 0,
        z95xtemplatename: 'Document',
        validityscore: 0.75,
        published: 1625097600000,
        topparentid: 29274137,
        z95xtemplate: 'f322b88bf5e04c4abe6274e9375c2ff6',
        created: 1625136476000,
        sysconcepts: 'Cache Secure ; manual maintenance',
        navigationhierarchies: ['NoMatchingHierarchies'],
        attachmentparentid: 29274137,
        parentitem: '60dd9d5cfc902f3f580e7b0e',
        concepts: 'Cache Secure ; manual maintenance',
        documenttype: 'html',
        isattachment: '29274137',
        sysindexeddate: 1625136544000,
        syslanguage: ['English'],
        docshuburi: 'https://test-sitecore.developer.arm.com/documentation',
        itemid: '60dd9d61fc902f3f580e7b80',
        transactionid: 664549,
        title: 'Use software for manual maintenance on the AHB Cache   ',
        products: ['Corelink AHB Cache'],
        date: 1625136544000,
        confidentiality: 'Non-Confidential',
        document_id: 'ARMDC28JEZ1:0002:en',
        is_topic: 1,
        navigationhierarchiesaudience: ['SoC Designers', 'Hardware Engineers'],
        audience: ['socDesigners', 'hardwareEngineers'],
        product_quality: 'REL',
        sourcetype: 'Push',
        rowid: 1625136531136531039,
        sysisattachment: '29274137',
        navigationhierarchiescontenttype: 'Technical Reference Manual',
        sysattachmentparentid: 29274137,
        size: 197,
        sysdocumenttype: 'html',
        clickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Using-software-to-program-the-AHB-Cache/Use-software-for-manual-maintenance-on-the-AHB-Cache--?lang=en',
        syssource: 'qa-document-service-index',
        orderingid: 1625136527983,
        syssize: 197,
        sysdate: 1625136544000,
        haslayout: '1',
        topparent: '29274137',
        label_version: '2.0',
        language_code: 'en',
        z95xpath: [
          '110d559fdea542ea9c1c8a5df7e70ef9',
          'ef82176369c34c2388bffd3138cd26f8',
        ],
        systopparentid: 29274137,
        navigationhierarchiescategories: ['IoT'],
        content_description:
          'This book describes the functionality of the components in the Arm CoreLink AHB Cache . It also provides the programming information and the signal descriptions.',
        source: 'qa-document-service-index',
        navigationhierarchiesnames: ['NoMatchingHierarchies'],
        document_revision: '0002-01',
        body_content:
          'Use software for manual maintenance on the AHB Cache Secure and Non-secure software can perform manual maintenance on the AHB Cache.',
        collection: 'default',
        syssourcetype: 'Push',
        indexeddate: 1625136544000,
        filetype: 'html',
        sysclickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Using-software-to-program-the-AHB-Cache/Use-software-for-manual-maintenance-on-the-AHB-Cache--?lang=en',
        templateid: 'f322b88bf5e04c4abe6274e9375c2ff6',
        sysfiletype: 'html',
        path: '/ARMDC28JEZ1/0002/Using-software-to-program-the-AHB-Cache/Use-software-for-manual-maintenance-on-the-AHB-Cache--?lang=en',
        modified: 1625136476000,
        latest_version: 'true',
        language: ['English'],
        sysrowid: 1625136531136531039,
        uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Using-software-to-program-the-AHB-Cache/Use-software-for-manual-maintenance-on-the-AHB-Cache--',
        syscollection: 'default',
      },
      Title: 'Use software for manual maintenance on the AHB Cache',
      Uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Using-software-to-program-the-AHB-Cache/Use-software-for-manual-maintenance-on-the-AHB-Cache--',
      PrintableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Using-software-to-program-the-AHB-Cache/Use-software-for-manual-maintenance-on-the-AHB-Cache--',
      ClickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Using-software-to-program-the-AHB-Cache/Use-software-for-manual-maintenance-on-the-AHB-Cache--?lang=en',
      UniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Using-software-to-program-the-AHB-Cache/Use-software-for-manual-maintenance-on-the-AHB-Cache--',
      Excerpt:
        'Use software for manual maintenance on the AHB Cache Secure and Non-secure software can perform manual maintenance on the AHB Cache.',
      FirstSentences: null,
    },
    {
      title: 'Power control',
      uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Using-software-to-program-the-AHB-Cache/Power-control',
      printableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Using-software-to-program-the-AHB-Cache/Power-control',
      clickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Using-software-to-program-the-AHB-Cache/Power-control?lang=en',
      uniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Using-software-to-program-the-AHB-Cache/Power-control',
      excerpt:
        'Power control The AHB Cache supports various low-power features such as clock or power gating.',
      firstSentences: null,
      summary: null,
      flags: 'IsAttachment;HasHtmlVersion;SkipSentencesScoring',
      hasHtmlVersion: true,
      hasMobileHtmlVersion: false,
      score: 10475,
      percentScore: 100.0,
      rankingInfo: null,
      rating: 0.0,
      isTopResult: false,
      isRecommendation: false,
      isUserActionView: false,
      titleHighlights: [],
      firstSentencesHighlights: [],
      excerptHighlights: [],
      printableUriHighlights: [],
      summaryHighlights: [],
      parentResult: null,
      childResults: [],
      totalNumberOfChildResults: 0,
      absentTerms: [],
      raw: {
        systitle: 'Power control ',
        document_number: 'ARMDC28JEZ1',
        document_version: '0002',
        content_type: 'technicalReferenceManual',
        systopparent: '29274137',
        sysurihash: '9YoquhqhCC2SðYOT',
        urihash: '9YoquhqhCC2SðYOT',
        sysuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Using-software-to-program-the-AHB-Cache/Power-control',
        systransactionid: 664549,
        is_confidential: 0,
        z95xtemplatename: 'Document',
        validityscore: 0.75,
        published: 1625097600000,
        topparentid: 29274137,
        z95xtemplate: 'f322b88bf5e04c4abe6274e9375c2ff6',
        created: 1625136476000,
        sysconcepts: 'power ; low-power features ; Cache supports ; clock',
        navigationhierarchies: ['NoMatchingHierarchies'],
        attachmentparentid: 29274137,
        parentitem: '60dd9d5cfc902f3f580e7b0e',
        concepts: 'power ; low-power features ; Cache supports ; clock',
        documenttype: 'html',
        isattachment: '29274137',
        sysindexeddate: 1625136544000,
        syslanguage: ['English'],
        docshuburi: 'https://test-sitecore.developer.arm.com/documentation',
        itemid: '60dd9d61fc902f3f580e7b88',
        transactionid: 664549,
        title: 'Power control ',
        products: ['Corelink AHB Cache'],
        date: 1625136544000,
        confidentiality: 'Non-Confidential',
        document_id: 'ARMDC28JEZ1:0002:en',
        is_topic: 1,
        navigationhierarchiesaudience: ['SoC Designers', 'Hardware Engineers'],
        audience: ['socDesigners', 'hardwareEngineers'],
        product_quality: 'REL',
        sourcetype: 'Push',
        rowid: 1625136531086076553,
        sysisattachment: '29274137',
        navigationhierarchiescontenttype: 'Technical Reference Manual',
        sysattachmentparentid: 29274137,
        size: 118,
        sysdocumenttype: 'html',
        clickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Using-software-to-program-the-AHB-Cache/Power-control?lang=en',
        syssource: 'qa-document-service-index',
        orderingid: 1625136527983,
        syssize: 118,
        sysdate: 1625136544000,
        haslayout: '1',
        topparent: '29274137',
        label_version: '2.0',
        language_code: 'en',
        z95xpath: [
          '110d559fdea542ea9c1c8a5df7e70ef9',
          'ef82176369c34c2388bffd3138cd26f8',
        ],
        systopparentid: 29274137,
        navigationhierarchiescategories: ['IoT'],
        content_description:
          'This book describes the functionality of the components in the Arm CoreLink AHB Cache . It also provides the programming information and the signal descriptions.',
        source: 'qa-document-service-index',
        navigationhierarchiesnames: ['NoMatchingHierarchies'],
        document_revision: '0002-01',
        body_content:
          'Power control The AHB Cache supports various low-power features such as clock or power gating.',
        collection: 'default',
        syssourcetype: 'Push',
        indexeddate: 1625136544000,
        filetype: 'html',
        sysclickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Using-software-to-program-the-AHB-Cache/Power-control?lang=en',
        templateid: 'f322b88bf5e04c4abe6274e9375c2ff6',
        sysfiletype: 'html',
        path: '/ARMDC28JEZ1/0002/Using-software-to-program-the-AHB-Cache/Power-control?lang=en',
        modified: 1625136476000,
        latest_version: 'true',
        language: ['English'],
        sysrowid: 1625136531086076553,
        uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Using-software-to-program-the-AHB-Cache/Power-control',
        syscollection: 'default',
      },
      Title: 'Power control',
      Uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Using-software-to-program-the-AHB-Cache/Power-control',
      PrintableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Using-software-to-program-the-AHB-Cache/Power-control',
      ClickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Using-software-to-program-the-AHB-Cache/Power-control?lang=en',
      UniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Using-software-to-program-the-AHB-Cache/Power-control',
      Excerpt:
        'Power control The AHB Cache supports various low-power features such as clock or power gating.',
      FirstSentences: null,
    },
    {
      title: 'Memory interface signals',
      uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Signal-descriptions/Memory-interface-signals',
      printableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Signal-descriptions/Memory-interface-signals',
      clickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Signal-descriptions/Memory-interface-signals?lang=en',
      uniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Signal-descriptions/Memory-interface-signals',
      excerpt:
        'Memory interface signals Each type of memory interface has a dedicated set of signals. ... Memory interface signals AHB Cache',
      firstSentences: null,
      summary: null,
      flags: 'IsAttachment;HasHtmlVersion;SkipSentencesScoring',
      hasHtmlVersion: true,
      hasMobileHtmlVersion: false,
      score: 10475,
      percentScore: 100.0,
      rankingInfo: null,
      rating: 0.0,
      isTopResult: false,
      isRecommendation: false,
      isUserActionView: false,
      titleHighlights: [],
      firstSentencesHighlights: [],
      excerptHighlights: [],
      printableUriHighlights: [],
      summaryHighlights: [],
      parentResult: null,
      childResults: [],
      totalNumberOfChildResults: 0,
      absentTerms: [],
      raw: {
        systitle: 'Memory interface signals ',
        document_number: 'ARMDC28JEZ1',
        document_version: '0002',
        content_type: 'technicalReferenceManual',
        systopparent: '29274137',
        sysurihash: 'qmsFZOgv47ðWhH42',
        urihash: 'qmsFZOgv47ðWhH42',
        sysuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Signal-descriptions/Memory-interface-signals',
        systransactionid: 664549,
        is_confidential: 0,
        z95xtemplatename: 'Document',
        validityscore: 0.75,
        published: 1625097600000,
        topparentid: 29274137,
        z95xtemplate: 'f322b88bf5e04c4abe6274e9375c2ff6',
        created: 1625136476000,
        sysconcepts: 'memory interface ; signals ; dedicated set',
        navigationhierarchies: ['NoMatchingHierarchies'],
        attachmentparentid: 29274137,
        parentitem: '60dd9d5cfc902f3f580e7b0e',
        concepts: 'memory interface ; signals ; dedicated set',
        documenttype: 'html',
        isattachment: '29274137',
        sysindexeddate: 1625136543000,
        syslanguage: ['English'],
        docshuburi: 'https://test-sitecore.developer.arm.com/documentation',
        itemid: '60dd9d62fc902f3f580e7b94',
        transactionid: 664549,
        title: 'Memory interface signals ',
        products: ['Corelink AHB Cache'],
        date: 1625136543000,
        confidentiality: 'Non-Confidential',
        document_id: 'ARMDC28JEZ1:0002:en',
        is_topic: 1,
        navigationhierarchiesaudience: ['SoC Designers', 'Hardware Engineers'],
        audience: ['socDesigners', 'hardwareEngineers'],
        product_quality: 'REL',
        sourcetype: 'Push',
        rowid: 1625136531038293408,
        sysisattachment: '29274137',
        navigationhierarchiescontenttype: 'Technical Reference Manual',
        sysattachmentparentid: 29274137,
        size: 121,
        sysdocumenttype: 'html',
        clickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Signal-descriptions/Memory-interface-signals?lang=en',
        syssource: 'qa-document-service-index',
        orderingid: 1625136527999,
        syssize: 121,
        sysdate: 1625136543000,
        haslayout: '1',
        topparent: '29274137',
        label_version: '2.0',
        language_code: 'en',
        z95xpath: [
          '110d559fdea542ea9c1c8a5df7e70ef9',
          'ef82176369c34c2388bffd3138cd26f8',
        ],
        systopparentid: 29274137,
        navigationhierarchiescategories: ['IoT'],
        content_description:
          'This book describes the functionality of the components in the Arm CoreLink AHB Cache . It also provides the programming information and the signal descriptions.',
        source: 'qa-document-service-index',
        navigationhierarchiesnames: ['NoMatchingHierarchies'],
        document_revision: '0002-01',
        body_content:
          'Memory interface signals Each type of memory interface has a dedicated set of signals.',
        collection: 'default',
        syssourcetype: 'Push',
        indexeddate: 1625136543000,
        filetype: 'html',
        sysclickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Signal-descriptions/Memory-interface-signals?lang=en',
        templateid: 'f322b88bf5e04c4abe6274e9375c2ff6',
        sysfiletype: 'html',
        path: '/ARMDC28JEZ1/0002/Signal-descriptions/Memory-interface-signals?lang=en',
        modified: 1625136476000,
        latest_version: 'true',
        language: ['English'],
        sysrowid: 1625136531038293408,
        uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Signal-descriptions/Memory-interface-signals',
        syscollection: 'default',
      },
      Title: 'Memory interface signals',
      Uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Signal-descriptions/Memory-interface-signals',
      PrintableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Signal-descriptions/Memory-interface-signals',
      ClickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Signal-descriptions/Memory-interface-signals?lang=en',
      UniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Signal-descriptions/Memory-interface-signals',
      Excerpt:
        'Memory interface signals Each type of memory interface has a dedicated set of signals. ... Memory interface signals AHB Cache',
      FirstSentences: null,
    },
    {
      title: 'Disable the AHB Cache using software',
      uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Using-software-to-program-the-AHB-Cache/Disable-the-AHB-Cache-using-software',
      printableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Using-software-to-program-the-AHB-Cache/Disable-the-AHB-Cache-using-software',
      clickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Using-software-to-program-the-AHB-Cache/Disable-the-AHB-Cache-using-software?lang=en',
      uniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Using-software-to-program-the-AHB-Cache/Disable-the-AHB-Cache-using-software',
      excerpt:
        'Disable the AHB Cache using software Non-secure software cannot disable the cache. ... Secure software can disable the AHB Cache using the APB configuration interface.',
      firstSentences: null,
      summary: null,
      flags: 'IsAttachment;HasHtmlVersion;SkipSentencesScoring',
      hasHtmlVersion: true,
      hasMobileHtmlVersion: false,
      score: 10475,
      percentScore: 100.0,
      rankingInfo: null,
      rating: 0.0,
      isTopResult: false,
      isRecommendation: false,
      isUserActionView: false,
      titleHighlights: [],
      firstSentencesHighlights: [],
      excerptHighlights: [],
      printableUriHighlights: [],
      summaryHighlights: [],
      parentResult: null,
      childResults: [],
      totalNumberOfChildResults: 0,
      absentTerms: [],
      raw: {
        systitle: 'Disable the AHB Cache using software ',
        document_number: 'ARMDC28JEZ1',
        document_version: '0002',
        content_type: 'technicalReferenceManual',
        systopparent: '29274137',
        sysurihash: 'Ty0Zg93q2xTPOðOH',
        urihash: 'Ty0Zg93q2xTPOðOH',
        sysuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Using-software-to-program-the-AHB-Cache/Disable-the-AHB-Cache-using-software',
        systransactionid: 664549,
        is_confidential: 0,
        z95xtemplatename: 'Document',
        validityscore: 0.75,
        published: 1625097600000,
        topparentid: 29274137,
        z95xtemplate: 'f322b88bf5e04c4abe6274e9375c2ff6',
        created: 1625136476000,
        sysconcepts: 'AHB Cache ; configuration interface',
        navigationhierarchies: ['NoMatchingHierarchies'],
        attachmentparentid: 29274137,
        parentitem: '60dd9d5cfc902f3f580e7b0e',
        concepts: 'AHB Cache ; configuration interface',
        documenttype: 'html',
        isattachment: '29274137',
        sysindexeddate: 1625136543000,
        syslanguage: ['English'],
        docshuburi: 'https://test-sitecore.developer.arm.com/documentation',
        itemid: '60dd9d61fc902f3f580e7b7b',
        transactionid: 664549,
        title: 'Disable the AHB Cache using software ',
        products: ['Corelink AHB Cache'],
        date: 1625136543000,
        confidentiality: 'Non-Confidential',
        document_id: 'ARMDC28JEZ1:0002:en',
        is_topic: 1,
        navigationhierarchiesaudience: ['SoC Designers', 'Hardware Engineers'],
        audience: ['socDesigners', 'hardwareEngineers'],
        product_quality: 'REL',
        sourcetype: 'Push',
        rowid: 1625136531030745009,
        sysisattachment: '29274137',
        navigationhierarchiescontenttype: 'Technical Reference Manual',
        sysattachmentparentid: 29274137,
        size: 210,
        sysdocumenttype: 'html',
        clickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Using-software-to-program-the-AHB-Cache/Disable-the-AHB-Cache-using-software?lang=en',
        syssource: 'qa-document-service-index',
        orderingid: 1625136527999,
        syssize: 210,
        sysdate: 1625136543000,
        haslayout: '1',
        topparent: '29274137',
        label_version: '2.0',
        language_code: 'en',
        z95xpath: [
          '110d559fdea542ea9c1c8a5df7e70ef9',
          'ef82176369c34c2388bffd3138cd26f8',
        ],
        systopparentid: 29274137,
        navigationhierarchiescategories: ['IoT'],
        content_description:
          'This book describes the functionality of the components in the Arm CoreLink AHB Cache . It also provides the programming information and the signal descriptions.',
        source: 'qa-document-service-index',
        navigationhierarchiesnames: ['NoMatchingHierarchies'],
        document_revision: '0002-01',
        body_content:
          'Disable the AHB Cache using software Non-secure software cannot disable the cache. Secure software can disable the AHB Cache using the APB configuration interface.',
        collection: 'default',
        syssourcetype: 'Push',
        indexeddate: 1625136543000,
        filetype: 'html',
        sysclickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Using-software-to-program-the-AHB-Cache/Disable-the-AHB-Cache-using-software?lang=en',
        templateid: 'f322b88bf5e04c4abe6274e9375c2ff6',
        sysfiletype: 'html',
        path: '/ARMDC28JEZ1/0002/Using-software-to-program-the-AHB-Cache/Disable-the-AHB-Cache-using-software?lang=en',
        modified: 1625136476000,
        latest_version: 'true',
        language: ['English'],
        sysrowid: 1625136531030745009,
        uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Using-software-to-program-the-AHB-Cache/Disable-the-AHB-Cache-using-software',
        syscollection: 'default',
      },
      Title: 'Disable the AHB Cache using software',
      Uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Using-software-to-program-the-AHB-Cache/Disable-the-AHB-Cache-using-software',
      PrintableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Using-software-to-program-the-AHB-Cache/Disable-the-AHB-Cache-using-software',
      ClickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Using-software-to-program-the-AHB-Cache/Disable-the-AHB-Cache-using-software?lang=en',
      UniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Using-software-to-program-the-AHB-Cache/Disable-the-AHB-Cache-using-software',
      Excerpt:
        'Disable the AHB Cache using software Non-secure software cannot disable the cache. ... Secure software can disable the AHB Cache using the APB configuration interface.',
      FirstSentences: null,
    },
    {
      title: 'Signal descriptions',
      uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Signal-descriptions',
      printableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Signal-descriptions',
      clickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Signal-descriptions?lang=en',
      uniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Signal-descriptions',
      excerpt:
        'Signal descriptions This appendix describes the AHB Cache interface signals.',
      firstSentences: null,
      summary: null,
      flags: 'IsAttachment;HasHtmlVersion;SkipSentencesScoring',
      hasHtmlVersion: true,
      hasMobileHtmlVersion: false,
      score: 10475,
      percentScore: 100.0,
      rankingInfo: null,
      rating: 0.0,
      isTopResult: false,
      isRecommendation: false,
      isUserActionView: false,
      titleHighlights: [],
      firstSentencesHighlights: [],
      excerptHighlights: [],
      printableUriHighlights: [],
      summaryHighlights: [],
      parentResult: null,
      childResults: [],
      totalNumberOfChildResults: 0,
      absentTerms: [],
      raw: {
        systitle: 'Signal descriptions ',
        document_number: 'ARMDC28JEZ1',
        document_version: '0002',
        content_type: 'technicalReferenceManual',
        systopparent: '29274137',
        sysurihash: 'lð0Yñvvp9xQD2x5j',
        urihash: 'lð0Yñvvp9xQD2x5j',
        sysuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Signal-descriptions',
        systransactionid: 664549,
        is_confidential: 0,
        z95xtemplatename: 'Document',
        validityscore: 0.25,
        published: 1625097600000,
        topparentid: 29274137,
        z95xtemplate: 'f322b88bf5e04c4abe6274e9375c2ff6',
        created: 1625136476000,
        sysconcepts: 'signals ; Cache interface',
        navigationhierarchies: ['NoMatchingHierarchies'],
        attachmentparentid: 29274137,
        parentitem: '60dd9d5cfc902f3f580e7b0e',
        concepts: 'signals ; Cache interface',
        documenttype: 'html',
        isattachment: '29274137',
        sysindexeddate: 1625136543000,
        syslanguage: ['English'],
        docshuburi: 'https://test-sitecore.developer.arm.com/documentation',
        itemid: '60dd9d61fc902f3f580e7b8d',
        transactionid: 664549,
        title: 'Signal descriptions ',
        products: ['Corelink AHB Cache'],
        date: 1625136543000,
        confidentiality: 'Non-Confidential',
        document_id: 'ARMDC28JEZ1:0002:en',
        is_topic: 1,
        navigationhierarchiesaudience: ['SoC Designers', 'Hardware Engineers'],
        audience: ['socDesigners', 'hardwareEngineers'],
        product_quality: 'REL',
        sourcetype: 'Push',
        rowid: 1625136530884756561,
        sysisattachment: '29274137',
        navigationhierarchiescontenttype: 'Technical Reference Manual',
        sysattachmentparentid: 29274137,
        size: 106,
        sysdocumenttype: 'html',
        clickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Signal-descriptions?lang=en',
        syssource: 'qa-document-service-index',
        orderingid: 1625136528017,
        syssize: 106,
        sysdate: 1625136543000,
        haslayout: '1',
        topparent: '29274137',
        label_version: '2.0',
        language_code: 'en',
        z95xpath: [
          '110d559fdea542ea9c1c8a5df7e70ef9',
          'ef82176369c34c2388bffd3138cd26f8',
        ],
        systopparentid: 29274137,
        navigationhierarchiescategories: ['IoT'],
        content_description:
          'This book describes the functionality of the components in the Arm CoreLink AHB Cache . It also provides the programming information and the signal descriptions.',
        source: 'qa-document-service-index',
        navigationhierarchiesnames: ['NoMatchingHierarchies'],
        document_revision: '0002-01',
        body_content:
          'Signal descriptions This appendix describes the AHB Cache interface signals.',
        collection: 'default',
        syssourcetype: 'Push',
        indexeddate: 1625136543000,
        filetype: 'html',
        sysclickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Signal-descriptions?lang=en',
        templateid: 'f322b88bf5e04c4abe6274e9375c2ff6',
        sysfiletype: 'html',
        path: '/ARMDC28JEZ1/0002/Signal-descriptions?lang=en',
        modified: 1625136476000,
        latest_version: 'true',
        language: ['English'],
        sysrowid: 1625136530884756561,
        uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Signal-descriptions',
        syscollection: 'default',
      },
      Title: 'Signal descriptions',
      Uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Signal-descriptions',
      PrintableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Signal-descriptions',
      ClickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Signal-descriptions?lang=en',
      UniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Signal-descriptions',
      Excerpt:
        'Signal descriptions This appendix describes the AHB Cache interface signals.',
      FirstSentences: null,
    },
    {
      title: 'Introduction',
      uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Introduction',
      printableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Introduction',
      clickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Introduction?lang=en',
      uniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Introduction',
      excerpt:
        'Introduction Documentation conventions and product specifics are described in the following topics. ... Product revision status Intended audience Conventions Additional Reading Feedback ...',
      firstSentences: null,
      summary: null,
      flags: 'IsAttachment;HasHtmlVersion;SkipSentencesScoring',
      hasHtmlVersion: true,
      hasMobileHtmlVersion: false,
      score: 10413,
      percentScore: 100.0,
      rankingInfo: null,
      rating: 0.0,
      isTopResult: false,
      isRecommendation: false,
      isUserActionView: false,
      titleHighlights: [],
      firstSentencesHighlights: [],
      excerptHighlights: [],
      printableUriHighlights: [],
      summaryHighlights: [],
      parentResult: null,
      childResults: [],
      totalNumberOfChildResults: 0,
      absentTerms: [],
      raw: {
        systitle: 'Introduction ',
        document_number: 'ARMDC28JEZ1',
        document_version: '0002',
        content_type: 'technicalReferenceManual',
        systopparent: '29274137',
        sysurihash: 'SJ9LvJbñU76aSAGc',
        urihash: 'SJ9LvJbñU76aSAGc',
        sysuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Introduction',
        systransactionid: 664549,
        is_confidential: 0,
        z95xtemplatename: 'Document',
        validityscore: 0.25,
        published: 1625097600000,
        topparentid: 29274137,
        z95xtemplate: 'f322b88bf5e04c4abe6274e9375c2ff6',
        created: 1625136476000,
        sysconcepts: 'product specifics ; Documentation conventions',
        navigationhierarchies: ['NoMatchingHierarchies'],
        attachmentparentid: 29274137,
        parentitem: '60dd9d5cfc902f3f580e7b0e',
        concepts: 'product specifics ; Documentation conventions',
        documenttype: 'html',
        isattachment: '29274137',
        sysindexeddate: 1625136546000,
        syslanguage: ['English'],
        docshuburi: 'https://test-sitecore.developer.arm.com/documentation',
        itemid: '60dd9d5ffc902f3f580e7b10',
        transactionid: 664549,
        title: 'Introduction ',
        products: ['Corelink AHB Cache'],
        date: 1625136546000,
        confidentiality: 'Non-Confidential',
        document_id: 'ARMDC28JEZ1:0002:en',
        is_topic: 1,
        navigationhierarchiesaudience: ['SoC Designers', 'Hardware Engineers'],
        audience: ['socDesigners', 'hardwareEngineers'],
        product_quality: 'REL',
        sourcetype: 'Push',
        rowid: 1625136532672910590,
        sysisattachment: '29274137',
        navigationhierarchiescontenttype: 'Technical Reference Manual',
        sysattachmentparentid: 29274137,
        size: 204,
        sysdocumenttype: 'html',
        clickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Introduction?lang=en',
        syssource: 'qa-document-service-index',
        orderingid: 1625136528172,
        syssize: 204,
        sysdate: 1625136546000,
        haslayout: '1',
        topparent: '29274137',
        label_version: '2.0',
        language_code: 'en',
        z95xpath: [
          '110d559fdea542ea9c1c8a5df7e70ef9',
          'ef82176369c34c2388bffd3138cd26f8',
        ],
        systopparentid: 29274137,
        navigationhierarchiescategories: ['IoT'],
        content_description:
          'This book describes the functionality of the components in the Arm CoreLink AHB Cache . It also provides the programming information and the signal descriptions.',
        source: 'qa-document-service-index',
        navigationhierarchiesnames: ['NoMatchingHierarchies'],
        document_revision: '0002-01',
        body_content:
          'Introduction Documentation conventions and product specifics are described in the following topics. Product revision status Intended audience Conventions Additional Reading Feedback',
        collection: 'default',
        syssourcetype: 'Push',
        indexeddate: 1625136546000,
        filetype: 'html',
        sysclickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Introduction?lang=en',
        templateid: 'f322b88bf5e04c4abe6274e9375c2ff6',
        sysfiletype: 'html',
        path: '/ARMDC28JEZ1/0002/Introduction?lang=en',
        modified: 1625136476000,
        latest_version: 'true',
        language: ['English'],
        sysrowid: 1625136532672910590,
        uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Introduction',
        syscollection: 'default',
      },
      Title: 'Introduction',
      Uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Introduction',
      PrintableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Introduction',
      ClickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Introduction?lang=en',
      UniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Introduction',
      Excerpt:
        'Introduction Documentation conventions and product specifics are described in the following topics. ... Product revision status Intended audience Conventions Additional Reading Feedback ...',
      FirstSentences: null,
    },
    {
      title: 'Using software to program the AHB Cache',
      uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Using-software-to-program-the-AHB-Cache',
      printableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Using-software-to-program-the-AHB-Cache',
      clickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Using-software-to-program-the-AHB-Cache?lang=en',
      uniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Using-software-to-program-the-AHB-Cache',
      excerpt:
        'Using software to program the AHB Cache This chapter provides details on programming the AHB Cache by exploring typical scenarios.',
      firstSentences: null,
      summary: null,
      flags: 'IsAttachment;HasHtmlVersion;SkipSentencesScoring',
      hasHtmlVersion: true,
      hasMobileHtmlVersion: false,
      score: 10413,
      percentScore: 100.0,
      rankingInfo: null,
      rating: 0.0,
      isTopResult: false,
      isRecommendation: false,
      isUserActionView: false,
      titleHighlights: [],
      firstSentencesHighlights: [],
      excerptHighlights: [],
      printableUriHighlights: [],
      summaryHighlights: [],
      parentResult: null,
      childResults: [],
      totalNumberOfChildResults: 0,
      absentTerms: [],
      raw: {
        systitle: 'Using software to program the AHB Cache ',
        document_number: 'ARMDC28JEZ1',
        document_version: '0002',
        content_type: 'technicalReferenceManual',
        systopparent: '29274137',
        sysurihash: 'lLUZ4ðYu8qC4Lwt4',
        urihash: 'lLUZ4ðYu8qC4Lwt4',
        sysuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Using-software-to-program-the-AHB-Cache',
        systransactionid: 664549,
        is_confidential: 0,
        z95xtemplatename: 'Document',
        validityscore: 0.75,
        published: 1625097600000,
        topparentid: 29274137,
        z95xtemplate: 'f322b88bf5e04c4abe6274e9375c2ff6',
        created: 1625136476000,
        sysconcepts: 'AHB Cache ; typical scenarios ; Using software',
        navigationhierarchies: ['NoMatchingHierarchies'],
        attachmentparentid: 29274137,
        parentitem: '60dd9d5cfc902f3f580e7b0e',
        concepts: 'AHB Cache ; typical scenarios ; Using software',
        documenttype: 'html',
        isattachment: '29274137',
        sysindexeddate: 1625136544000,
        syslanguage: ['English'],
        docshuburi: 'https://test-sitecore.developer.arm.com/documentation',
        itemid: '60dd9d61fc902f3f580e7b76',
        transactionid: 664549,
        title: 'Using software to program the AHB Cache ',
        products: ['Corelink AHB Cache'],
        date: 1625136544000,
        confidentiality: 'Non-Confidential',
        document_id: 'ARMDC28JEZ1:0002:en',
        is_topic: 1,
        navigationhierarchiesaudience: ['SoC Designers', 'Hardware Engineers'],
        audience: ['socDesigners', 'hardwareEngineers'],
        product_quality: 'REL',
        sourcetype: 'Push',
        rowid: 1625136531317715392,
        sysisattachment: '29274137',
        navigationhierarchiescontenttype: 'Technical Reference Manual',
        sysattachmentparentid: 29274137,
        size: 180,
        sysdocumenttype: 'html',
        clickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Using-software-to-program-the-AHB-Cache?lang=en',
        syssource: 'qa-document-service-index',
        orderingid: 1625136527999,
        syssize: 180,
        sysdate: 1625136544000,
        haslayout: '1',
        topparent: '29274137',
        label_version: '2.0',
        language_code: 'en',
        z95xpath: [
          '110d559fdea542ea9c1c8a5df7e70ef9',
          'ef82176369c34c2388bffd3138cd26f8',
        ],
        systopparentid: 29274137,
        navigationhierarchiescategories: ['IoT'],
        content_description:
          'This book describes the functionality of the components in the Arm CoreLink AHB Cache . It also provides the programming information and the signal descriptions.',
        source: 'qa-document-service-index',
        navigationhierarchiesnames: ['NoMatchingHierarchies'],
        document_revision: '0002-01',
        body_content:
          'Using software to program the AHB Cache This chapter provides details on programming the AHB Cache by exploring typical scenarios.',
        collection: 'default',
        syssourcetype: 'Push',
        indexeddate: 1625136544000,
        filetype: 'html',
        sysclickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Using-software-to-program-the-AHB-Cache?lang=en',
        templateid: 'f322b88bf5e04c4abe6274e9375c2ff6',
        sysfiletype: 'html',
        path: '/ARMDC28JEZ1/0002/Using-software-to-program-the-AHB-Cache?lang=en',
        modified: 1625136476000,
        latest_version: 'true',
        language: ['English'],
        sysrowid: 1625136531317715392,
        uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Using-software-to-program-the-AHB-Cache',
        syscollection: 'default',
      },
      Title: 'Using software to program the AHB Cache',
      Uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Using-software-to-program-the-AHB-Cache',
      PrintableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Using-software-to-program-the-AHB-Cache',
      ClickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Using-software-to-program-the-AHB-Cache?lang=en',
      UniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Using-software-to-program-the-AHB-Cache',
      Excerpt:
        'Using software to program the AHB Cache This chapter provides details on programming the AHB Cache by exploring typical scenarios.',
      FirstSentences: null,
    },
    {
      title: 'Enable the AHB Cache by using software',
      uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Using-software-to-program-the-AHB-Cache/Enable-the-AHB-Cache-by-using-software',
      printableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Using-software-to-program-the-AHB-Cache/Enable-the-AHB-Cache-by-using-software',
      clickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Using-software-to-program-the-AHB-Cache/Enable-the-AHB-Cache-by-using-software?lang=en',
      uniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Using-software-to-program-the-AHB-Cache/Enable-the-AHB-Cache-by-using-software',
      excerpt:
        'Enable the AHB Cache by using software Non-secure software cannot enable the cache. ... Secure software can enable the cache by setting the ENABLE field of the CTRL register using the APB ...',
      firstSentences: null,
      summary: null,
      flags: 'IsAttachment;HasHtmlVersion;SkipSentencesScoring',
      hasHtmlVersion: true,
      hasMobileHtmlVersion: false,
      score: 10413,
      percentScore: 100.0,
      rankingInfo: null,
      rating: 0.0,
      isTopResult: false,
      isRecommendation: false,
      isUserActionView: false,
      titleHighlights: [],
      firstSentencesHighlights: [],
      excerptHighlights: [],
      printableUriHighlights: [],
      summaryHighlights: [],
      parentResult: null,
      childResults: [],
      totalNumberOfChildResults: 0,
      absentTerms: [],
      raw: {
        systitle: 'Enable the AHB Cache by using software ',
        document_number: 'ARMDC28JEZ1',
        document_version: '0002',
        content_type: 'technicalReferenceManual',
        systopparent: '29274137',
        sysurihash: 'gFCBGTa0UD2t8sV7',
        urihash: 'gFCBGTa0UD2t8sV7',
        sysuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Using-software-to-program-the-AHB-Cache/Enable-the-AHB-Cache-by-using-software',
        systransactionid: 664549,
        is_confidential: 0,
        z95xtemplatename: 'Document',
        validityscore: 0.75,
        published: 1625097600000,
        topparentid: 29274137,
        z95xtemplate: 'f322b88bf5e04c4abe6274e9375c2ff6',
        created: 1625136476000,
        sysconcepts: 'cache ; configuration interface ; register',
        navigationhierarchies: ['NoMatchingHierarchies'],
        attachmentparentid: 29274137,
        parentitem: '60dd9d5cfc902f3f580e7b0e',
        concepts: 'cache ; configuration interface ; register',
        documenttype: 'html',
        isattachment: '29274137',
        sysindexeddate: 1625136544000,
        syslanguage: ['English'],
        docshuburi: 'https://test-sitecore.developer.arm.com/documentation',
        itemid: '60dd9d61fc902f3f580e7b77',
        transactionid: 664549,
        title: 'Enable the AHB Cache by using software ',
        products: ['Corelink AHB Cache'],
        date: 1625136544000,
        confidentiality: 'Non-Confidential',
        document_id: 'ARMDC28JEZ1:0002:en',
        is_topic: 1,
        navigationhierarchiesaudience: ['SoC Designers', 'Hardware Engineers'],
        audience: ['socDesigners', 'hardwareEngineers'],
        product_quality: 'REL',
        sourcetype: 'Push',
        rowid: 1625136531183644910,
        sysisattachment: '29274137',
        navigationhierarchiescontenttype: 'Technical Reference Manual',
        sysattachmentparentid: 29274137,
        size: 257,
        sysdocumenttype: 'html',
        clickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Using-software-to-program-the-AHB-Cache/Enable-the-AHB-Cache-by-using-software?lang=en',
        syssource: 'qa-document-service-index',
        orderingid: 1625136527983,
        syssize: 257,
        sysdate: 1625136544000,
        haslayout: '1',
        topparent: '29274137',
        label_version: '2.0',
        language_code: 'en',
        z95xpath: [
          '110d559fdea542ea9c1c8a5df7e70ef9',
          'ef82176369c34c2388bffd3138cd26f8',
        ],
        systopparentid: 29274137,
        navigationhierarchiescategories: ['IoT'],
        content_description:
          'This book describes the functionality of the components in the Arm CoreLink AHB Cache . It also provides the programming information and the signal descriptions.',
        source: 'qa-document-service-index',
        navigationhierarchiesnames: ['NoMatchingHierarchies'],
        document_revision: '0002-01',
        body_content:
          'Enable the AHB Cache by using software Non-secure software cannot enable the cache. Secure software can enable the cache by setting the ENABLE field of the CTRL register using the APB configuration interface.',
        collection: 'default',
        syssourcetype: 'Push',
        indexeddate: 1625136544000,
        filetype: 'html',
        sysclickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Using-software-to-program-the-AHB-Cache/Enable-the-AHB-Cache-by-using-software?lang=en',
        templateid: 'f322b88bf5e04c4abe6274e9375c2ff6',
        sysfiletype: 'html',
        path: '/ARMDC28JEZ1/0002/Using-software-to-program-the-AHB-Cache/Enable-the-AHB-Cache-by-using-software?lang=en',
        modified: 1625136476000,
        latest_version: 'true',
        language: ['English'],
        sysrowid: 1625136531183644910,
        uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Using-software-to-program-the-AHB-Cache/Enable-the-AHB-Cache-by-using-software',
        syscollection: 'default',
      },
      Title: 'Enable the AHB Cache by using software',
      Uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Using-software-to-program-the-AHB-Cache/Enable-the-AHB-Cache-by-using-software',
      PrintableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Using-software-to-program-the-AHB-Cache/Enable-the-AHB-Cache-by-using-software',
      ClickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Using-software-to-program-the-AHB-Cache/Enable-the-AHB-Cache-by-using-software?lang=en',
      UniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Using-software-to-program-the-AHB-Cache/Enable-the-AHB-Cache-by-using-software',
      Excerpt:
        'Enable the AHB Cache by using software Non-secure software cannot enable the cache. ... Secure software can enable the cache by setting the ENABLE field of the CTRL register using the APB ...',
      FirstSentences: null,
    },
    {
      title: 'Use software to access the statistics counters in the AHB Cache',
      uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Using-software-to-program-the-AHB-Cache/Use-software-to-access-the-statistics-counters-in-the-AHB-Cache',
      printableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Using-software-to-program-the-AHB-Cache/Use-software-to-access-the-statistics-counters-in-the-AHB-Cache',
      clickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Using-software-to-program-the-AHB-Cache/Use-software-to-access-the-statistics-counters-in-the-AHB-Cache?lang=en',
      uniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Using-software-to-program-the-AHB-Cache/Use-software-to-access-the-statistics-counters-in-the-AHB-Cache',
      excerpt:
        'Use software to access the statistics counters in the AHB Cache The AHB Cache provides four statistics counters: Secure hit and miss, and Non-secure hit and miss counters.',
      firstSentences: null,
      summary: null,
      flags: 'IsAttachment;HasHtmlVersion;SkipSentencesScoring',
      hasHtmlVersion: true,
      hasMobileHtmlVersion: false,
      score: 10413,
      percentScore: 100.0,
      rankingInfo: null,
      rating: 0.0,
      isTopResult: false,
      isRecommendation: false,
      isUserActionView: false,
      titleHighlights: [],
      firstSentencesHighlights: [],
      excerptHighlights: [],
      printableUriHighlights: [],
      summaryHighlights: [],
      parentResult: null,
      childResults: [],
      totalNumberOfChildResults: 0,
      absentTerms: [],
      raw: {
        systitle:
          'Use software to access the statistics counters in the AHB Cache ',
        document_number: 'ARMDC28JEZ1',
        document_version: '0002',
        content_type: 'technicalReferenceManual',
        systopparent: '29274137',
        sysurihash: 'BDñHtymn9UE5y5gZ',
        urihash: 'BDñHtymn9UE5y5gZ',
        sysuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Using-software-to-program-the-AHB-Cache/Use-software-to-access-the-statistics-counters-in-the-AHB-Cache',
        systransactionid: 664549,
        is_confidential: 0,
        z95xtemplatename: 'Document',
        validityscore: 0.75,
        published: 1625097600000,
        topparentid: 29274137,
        z95xtemplate: 'f322b88bf5e04c4abe6274e9375c2ff6',
        created: 1625136476000,
        sysconcepts: 'AHB Cache ; hit ; counters ; statistics ; Use software',
        navigationhierarchies: ['NoMatchingHierarchies'],
        attachmentparentid: 29274137,
        parentitem: '60dd9d5cfc902f3f580e7b0e',
        concepts: 'AHB Cache ; hit ; counters ; statistics ; Use software',
        documenttype: 'html',
        isattachment: '29274137',
        sysindexeddate: 1625136543000,
        syslanguage: ['English'],
        docshuburi: 'https://test-sitecore.developer.arm.com/documentation',
        itemid: '60dd9d61fc902f3f580e7b84',
        transactionid: 664549,
        title:
          'Use software to access the statistics counters in the AHB Cache ',
        products: ['Corelink AHB Cache'],
        date: 1625136543000,
        confidentiality: 'Non-Confidential',
        document_id: 'ARMDC28JEZ1:0002:en',
        is_topic: 1,
        navigationhierarchiesaudience: ['SoC Designers', 'Hardware Engineers'],
        audience: ['socDesigners', 'hardwareEngineers'],
        product_quality: 'REL',
        sourcetype: 'Push',
        rowid: 1625136531047060744,
        sysisattachment: '29274137',
        navigationhierarchiescontenttype: 'Technical Reference Manual',
        sysattachmentparentid: 29274137,
        size: 245,
        sysdocumenttype: 'html',
        clickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Using-software-to-program-the-AHB-Cache/Use-software-to-access-the-statistics-counters-in-the-AHB-Cache?lang=en',
        syssource: 'qa-document-service-index',
        orderingid: 1625136527983,
        syssize: 245,
        sysdate: 1625136543000,
        haslayout: '1',
        topparent: '29274137',
        label_version: '2.0',
        language_code: 'en',
        z95xpath: [
          '110d559fdea542ea9c1c8a5df7e70ef9',
          'ef82176369c34c2388bffd3138cd26f8',
        ],
        systopparentid: 29274137,
        navigationhierarchiescategories: ['IoT'],
        content_description:
          'This book describes the functionality of the components in the Arm CoreLink AHB Cache . It also provides the programming information and the signal descriptions.',
        source: 'qa-document-service-index',
        navigationhierarchiesnames: ['NoMatchingHierarchies'],
        document_revision: '0002-01',
        body_content:
          'Use software to access the statistics counters in the AHB Cache The AHB Cache provides four statistics counters: Secure hit and miss, and Non-secure hit and miss counters.',
        collection: 'default',
        syssourcetype: 'Push',
        indexeddate: 1625136543000,
        filetype: 'html',
        sysclickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Using-software-to-program-the-AHB-Cache/Use-software-to-access-the-statistics-counters-in-the-AHB-Cache?lang=en',
        templateid: 'f322b88bf5e04c4abe6274e9375c2ff6',
        sysfiletype: 'html',
        path: '/ARMDC28JEZ1/0002/Using-software-to-program-the-AHB-Cache/Use-software-to-access-the-statistics-counters-in-the-AHB-Cache?lang=en',
        modified: 1625136476000,
        latest_version: 'true',
        language: ['English'],
        sysrowid: 1625136531047060744,
        uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Using-software-to-program-the-AHB-Cache/Use-software-to-access-the-statistics-counters-in-the-AHB-Cache',
        syscollection: 'default',
      },
      Title: 'Use software to access the statistics counters in the AHB Cache',
      Uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Using-software-to-program-the-AHB-Cache/Use-software-to-access-the-statistics-counters-in-the-AHB-Cache',
      PrintableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Using-software-to-program-the-AHB-Cache/Use-software-to-access-the-statistics-counters-in-the-AHB-Cache',
      ClickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Using-software-to-program-the-AHB-Cache/Use-software-to-access-the-statistics-counters-in-the-AHB-Cache?lang=en',
      UniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Using-software-to-program-the-AHB-Cache/Use-software-to-access-the-statistics-counters-in-the-AHB-Cache',
      Excerpt:
        'Use software to access the statistics counters in the AHB Cache The AHB Cache provides four statistics counters: Secure hit and miss, and Non-secure hit and miss counters.',
      FirstSentences: null,
    },
    {
      title: 'Intended audience',
      uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Introduction/Intended-audience',
      printableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Introduction/Intended-audience',
      clickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Introduction/Intended-audience?lang=en',
      uniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Introduction/Intended-audience',
      excerpt:
        'Intended audience This book is written for system designers and programmers who are designing or programming a System on Chip (SoC) that uses the AHB Cache. ... Intended audience AHB Cache',
      firstSentences: null,
      summary: null,
      flags: 'IsAttachment;HasHtmlVersion;SkipSentencesScoring',
      hasHtmlVersion: true,
      hasMobileHtmlVersion: false,
      score: 10300,
      percentScore: 100.0,
      rankingInfo: null,
      rating: 0.0,
      isTopResult: false,
      isRecommendation: false,
      isUserActionView: false,
      titleHighlights: [],
      firstSentencesHighlights: [],
      excerptHighlights: [],
      printableUriHighlights: [],
      summaryHighlights: [],
      parentResult: null,
      childResults: [],
      totalNumberOfChildResults: 0,
      absentTerms: [],
      raw: {
        systitle: 'Intended audience ',
        document_number: 'ARMDC28JEZ1',
        document_version: '0002',
        content_type: 'technicalReferenceManual',
        systopparent: '29274137',
        sysurihash: 'gd7XCmzzBdcplotr',
        urihash: 'gd7XCmzzBdcplotr',
        sysuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Introduction/Intended-audience',
        systransactionid: 664549,
        is_confidential: 0,
        z95xtemplatename: 'Document',
        validityscore: 0.25,
        published: 1625097600000,
        topparentid: 29274137,
        z95xtemplate: 'f322b88bf5e04c4abe6274e9375c2ff6',
        created: 1625136476000,
        sysconcepts:
          'designers ; AHB Cache ; Intended audience ; SoC ; Chip ; programmers',
        navigationhierarchies: ['NoMatchingHierarchies'],
        attachmentparentid: 29274137,
        parentitem: '60dd9d5cfc902f3f580e7b0e',
        concepts:
          'designers ; AHB Cache ; Intended audience ; SoC ; Chip ; programmers',
        documenttype: 'html',
        isattachment: '29274137',
        sysindexeddate: 1625136549000,
        syslanguage: ['English'],
        docshuburi: 'https://test-sitecore.developer.arm.com/documentation',
        itemid: '60dd9d5ffc902f3f580e7b12',
        transactionid: 664549,
        title: 'Intended audience ',
        products: ['Corelink AHB Cache'],
        date: 1625136549000,
        confidentiality: 'Non-Confidential',
        document_id: 'ARMDC28JEZ1:0002:en',
        is_topic: 1,
        navigationhierarchiesaudience: ['SoC Designers', 'Hardware Engineers'],
        audience: ['socDesigners', 'hardwareEngineers'],
        product_quality: 'REL',
        sourcetype: 'Push',
        rowid: 1625136536636655329,
        sysisattachment: '29274137',
        navigationhierarchiescontenttype: 'Technical Reference Manual',
        sysattachmentparentid: 29274137,
        size: 184,
        sysdocumenttype: 'html',
        clickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Introduction/Intended-audience?lang=en',
        syssource: 'qa-document-service-index',
        orderingid: 1625136528172,
        syssize: 184,
        sysdate: 1625136549000,
        haslayout: '1',
        topparent: '29274137',
        label_version: '2.0',
        language_code: 'en',
        z95xpath: [
          '110d559fdea542ea9c1c8a5df7e70ef9',
          'ef82176369c34c2388bffd3138cd26f8',
        ],
        systopparentid: 29274137,
        navigationhierarchiescategories: ['IoT'],
        content_description:
          'This book describes the functionality of the components in the Arm CoreLink AHB Cache . It also provides the programming information and the signal descriptions.',
        source: 'qa-document-service-index',
        navigationhierarchiesnames: ['NoMatchingHierarchies'],
        document_revision: '0002-01',
        body_content:
          'Intended audience This book is written for system designers and programmers who are designing or programming a System on Chip (SoC) that uses the AHB Cache.',
        collection: 'default',
        syssourcetype: 'Push',
        indexeddate: 1625136549000,
        filetype: 'html',
        sysclickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Introduction/Intended-audience?lang=en',
        templateid: 'f322b88bf5e04c4abe6274e9375c2ff6',
        sysfiletype: 'html',
        path: '/ARMDC28JEZ1/0002/Introduction/Intended-audience?lang=en',
        modified: 1625136476000,
        latest_version: 'true',
        language: ['English'],
        sysrowid: 1625136536636655329,
        uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Introduction/Intended-audience',
        syscollection: 'default',
      },
      Title: 'Intended audience',
      Uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Introduction/Intended-audience',
      PrintableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Introduction/Intended-audience',
      ClickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Introduction/Intended-audience?lang=en',
      UniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Introduction/Intended-audience',
      Excerpt:
        'Intended audience This book is written for system designers and programmers who are designing or programming a System on Chip (SoC) that uses the AHB Cache. ... Intended audience AHB Cache',
      FirstSentences: null,
    },
    {
      title: 'Product revision status',
      uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Introduction/Product-revision-status',
      printableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Introduction/Product-revision-status',
      clickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Introduction/Product-revision-status?lang=en',
      uniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Introduction/Product-revision-status',
      excerpt:
        'Product revision status The rxpy identifier indicates the revision status of the product described in this manual, for example, r1p2, where: r x ... Product revision status AHB Cache',
      firstSentences: null,
      summary: null,
      flags: 'IsAttachment;HasHtmlVersion;SkipSentencesScoring',
      hasHtmlVersion: true,
      hasMobileHtmlVersion: false,
      score: 10300,
      percentScore: 100.0,
      rankingInfo: null,
      rating: 0.0,
      isTopResult: false,
      isRecommendation: false,
      isUserActionView: false,
      titleHighlights: [],
      firstSentencesHighlights: [],
      excerptHighlights: [],
      printableUriHighlights: [],
      summaryHighlights: [],
      parentResult: null,
      childResults: [],
      totalNumberOfChildResults: 0,
      absentTerms: [],
      raw: {
        systitle: 'Product revision status ',
        document_number: 'ARMDC28JEZ1',
        document_version: '0002',
        content_type: 'technicalReferenceManual',
        systopparent: '29274137',
        sysurihash: 'cð8QjDN7eRppfEq2',
        urihash: 'cð8QjDN7eRppfEq2',
        sysuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Introduction/Product-revision-status',
        systransactionid: 664549,
        is_confidential: 0,
        z95xtemplatename: 'Document',
        validityscore: 1.0,
        published: 1625097600000,
        topparentid: 29274137,
        z95xtemplate: 'f322b88bf5e04c4abe6274e9375c2ff6',
        created: 1625136476000,
        sysconcepts: 'rxpy identifier ; p2 ; r1 ; r1p2',
        navigationhierarchies: ['NoMatchingHierarchies'],
        attachmentparentid: 29274137,
        parentitem: '60dd9d5cfc902f3f580e7b0e',
        concepts: 'rxpy identifier ; p2 ; r1 ; r1p2',
        documenttype: 'html',
        isattachment: '29274137',
        sysindexeddate: 1625136549000,
        syslanguage: ['English'],
        docshuburi: 'https://test-sitecore.developer.arm.com/documentation',
        itemid: '60dd9d5ffc902f3f580e7b11',
        transactionid: 664549,
        title: 'Product revision status ',
        products: ['Corelink AHB Cache'],
        date: 1625136549000,
        confidentiality: 'Non-Confidential',
        document_id: 'ARMDC28JEZ1:0002:en',
        is_topic: 1,
        navigationhierarchiesaudience: ['SoC Designers', 'Hardware Engineers'],
        audience: ['socDesigners', 'hardwareEngineers'],
        product_quality: 'REL',
        sourcetype: 'Push',
        rowid: 1625136536491303564,
        sysisattachment: '29274137',
        navigationhierarchiescontenttype: 'Technical Reference Manual',
        sysattachmentparentid: 29274137,
        size: 331,
        sysdocumenttype: 'html',
        clickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Introduction/Product-revision-status?lang=en',
        syssource: 'qa-document-service-index',
        orderingid: 1625136528172,
        syssize: 331,
        sysdate: 1625136549000,
        haslayout: '1',
        topparent: '29274137',
        label_version: '2.0',
        language_code: 'en',
        z95xpath: [
          '110d559fdea542ea9c1c8a5df7e70ef9',
          'ef82176369c34c2388bffd3138cd26f8',
        ],
        systopparentid: 29274137,
        navigationhierarchiescategories: ['IoT'],
        content_description:
          'This book describes the functionality of the components in the Arm CoreLink AHB Cache . It also provides the programming information and the signal descriptions.',
        source: 'qa-document-service-index',
        navigationhierarchiesnames: ['NoMatchingHierarchies'],
        document_revision: '0002-01',
        body_content:
          'Product revision status The rxpy identifier indicates the revision status of the product described in this manual, for example, r1p2, where: r x Identifies the major revision of the product, for example, r1. p y Identifies the minor revision or modification status of the product, for example, p2.',
        collection: 'default',
        syssourcetype: 'Push',
        indexeddate: 1625136549000,
        filetype: 'html',
        sysclickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Introduction/Product-revision-status?lang=en',
        templateid: 'f322b88bf5e04c4abe6274e9375c2ff6',
        sysfiletype: 'html',
        path: '/ARMDC28JEZ1/0002/Introduction/Product-revision-status?lang=en',
        modified: 1625136476000,
        latest_version: 'true',
        language: ['English'],
        sysrowid: 1625136536491303564,
        uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Introduction/Product-revision-status',
        syscollection: 'default',
      },
      Title: 'Product revision status',
      Uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Introduction/Product-revision-status',
      PrintableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Introduction/Product-revision-status',
      ClickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Introduction/Product-revision-status?lang=en',
      UniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Introduction/Product-revision-status',
      Excerpt:
        'Product revision status The rxpy identifier indicates the revision status of the product described in this manual, for example, r1p2, where: r x ... Product revision status AHB Cache',
      FirstSentences: null,
    },
    {
      title: 'Low-Power Interface',
      uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Interfaces/Low-Power-Interface',
      printableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Interfaces/Low-Power-Interface',
      clickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Interfaces/Low-Power-Interface?lang=en',
      uniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Interfaces/Low-Power-Interface',
      excerpt:
        'Low-Power Interface The AHB Cache has two LPI Q-Channel interfaces to support low-power applications: ... For a description of the signals that are used by the LPI Q-Channel, see LPI signals.',
      firstSentences: null,
      summary: null,
      flags: 'IsAttachment;HasHtmlVersion;SkipSentencesScoring',
      hasHtmlVersion: true,
      hasMobileHtmlVersion: false,
      score: 10300,
      percentScore: 100.0,
      rankingInfo: null,
      rating: 0.0,
      isTopResult: false,
      isRecommendation: false,
      isUserActionView: false,
      titleHighlights: [],
      firstSentencesHighlights: [],
      excerptHighlights: [],
      printableUriHighlights: [],
      summaryHighlights: [],
      parentResult: null,
      childResults: [],
      totalNumberOfChildResults: 0,
      absentTerms: [],
      raw: {
        systitle: 'Low-Power Interface ',
        document_number: 'ARMDC28JEZ1',
        document_version: '0002',
        content_type: 'technicalReferenceManual',
        systopparent: '29274137',
        sysurihash: 'b6SWBuONpioXHc7N',
        urihash: 'b6SWBuONpioXHc7N',
        sysuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Interfaces/Low-Power-Interface',
        systransactionid: 664549,
        is_confidential: 0,
        z95xtemplatename: 'Document',
        validityscore: 0.75,
        published: 1625097600000,
        topparentid: 29274137,
        z95xtemplate: 'f322b88bf5e04c4abe6274e9375c2ff6',
        created: 1625136476000,
        sysconcepts:
          'LPI ; signals ; interfaces ; low-power ; power management ; AHB Cache ; clock',
        navigationhierarchies: ['NoMatchingHierarchies'],
        attachmentparentid: 29274137,
        parentitem: '60dd9d5cfc902f3f580e7b0e',
        concepts:
          'LPI ; signals ; interfaces ; low-power ; power management ; AHB Cache ; clock',
        documenttype: 'html',
        isattachment: '29274137',
        sysindexeddate: 1625136546000,
        syslanguage: ['English'],
        docshuburi: 'https://test-sitecore.developer.arm.com/documentation',
        itemid: '60dd9d5ffc902f3f580e7b2c',
        transactionid: 664549,
        title: 'Low-Power Interface ',
        products: ['Corelink AHB Cache'],
        date: 1625136546000,
        confidentiality: 'Non-Confidential',
        document_id: 'ARMDC28JEZ1:0002:en',
        is_topic: 1,
        navigationhierarchiesaudience: ['SoC Designers', 'Hardware Engineers'],
        audience: ['socDesigners', 'hardwareEngineers'],
        product_quality: 'REL',
        sourcetype: 'Push',
        rowid: 1625136532657785036,
        sysisattachment: '29274137',
        navigationhierarchiescontenttype: 'Technical Reference Manual',
        sysattachmentparentid: 29274137,
        size: 291,
        sysdocumenttype: 'html',
        clickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Interfaces/Low-Power-Interface?lang=en',
        syssource: 'qa-document-service-index',
        orderingid: 1625136528172,
        syssize: 291,
        sysdate: 1625136546000,
        haslayout: '1',
        topparent: '29274137',
        label_version: '2.0',
        language_code: 'en',
        z95xpath: [
          '110d559fdea542ea9c1c8a5df7e70ef9',
          'ef82176369c34c2388bffd3138cd26f8',
        ],
        systopparentid: 29274137,
        navigationhierarchiescategories: ['IoT'],
        content_description:
          'This book describes the functionality of the components in the Arm CoreLink AHB Cache . It also provides the programming information and the signal descriptions.',
        source: 'qa-document-service-index',
        navigationhierarchiesnames: ['NoMatchingHierarchies'],
        document_revision: '0002-01',
        body_content:
          'Low-Power Interface The AHB Cache has two LPI Q-Channel interfaces to support low-power applications: one for clock and one for power management. For a description of the signals that are used by the LPI Q-Channel, see LPI signals. Related reference LPI signals',
        collection: 'default',
        syssourcetype: 'Push',
        indexeddate: 1625136546000,
        filetype: 'html',
        sysclickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Interfaces/Low-Power-Interface?lang=en',
        templateid: 'f322b88bf5e04c4abe6274e9375c2ff6',
        sysfiletype: 'html',
        path: '/ARMDC28JEZ1/0002/Interfaces/Low-Power-Interface?lang=en',
        modified: 1625136476000,
        latest_version: 'true',
        language: ['English'],
        sysrowid: 1625136532657785036,
        uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Interfaces/Low-Power-Interface',
        syscollection: 'default',
      },
      Title: 'Low-Power Interface',
      Uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Interfaces/Low-Power-Interface',
      PrintableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Interfaces/Low-Power-Interface',
      ClickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Interfaces/Low-Power-Interface?lang=en',
      UniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Interfaces/Low-Power-Interface',
      Excerpt:
        'Low-Power Interface The AHB Cache has two LPI Q-Channel interfaces to support low-power applications: ... For a description of the signals that are used by the LPI Q-Channel, see LPI signals.',
      FirstSentences: null,
    },
    {
      title: 'Sleep mode with cache RAMs in power down state',
      uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Using-software-to-program-the-AHB-Cache/Power-control/Sleep-mode-with-cache-RAMs-in-power-down-state-',
      printableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Using-software-to-program-the-AHB-Cache/Power-control/Sleep-mode-with-cache-RAMs-in-power-down-state-',
      clickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Using-software-to-program-the-AHB-Cache/Power-control/Sleep-mode-with-cache-RAMs-in-power-down-state-?lang=en',
      uniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Using-software-to-program-the-AHB-Cache/Power-control/Sleep-mode-with-cache-RAMs-in-power-down-state-',
      excerpt:
        'Sleep mode with cache RAMs in power down state As the LPI Q-Channel supports only a single power domain, the individual management ... Sleep mode with cache RAMs in power down state AHB Cache',
      firstSentences: null,
      summary: null,
      flags: 'IsAttachment;HasHtmlVersion;SkipSentencesScoring',
      hasHtmlVersion: true,
      hasMobileHtmlVersion: false,
      score: 10300,
      percentScore: 100.0,
      rankingInfo: null,
      rating: 0.0,
      isTopResult: false,
      isRecommendation: false,
      isUserActionView: false,
      titleHighlights: [],
      firstSentencesHighlights: [],
      excerptHighlights: [],
      printableUriHighlights: [],
      summaryHighlights: [],
      parentResult: null,
      childResults: [],
      totalNumberOfChildResults: 0,
      absentTerms: [],
      raw: {
        systitle: 'Sleep mode with cache RAMs in power down state  ',
        document_number: 'ARMDC28JEZ1',
        document_version: '0002',
        content_type: 'technicalReferenceManual',
        systopparent: '29274137',
        sysurihash: 'OdedJKNlR9ñTNNwg',
        urihash: 'OdedJKNlR9ñTNNwg',
        sysuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Using-software-to-program-the-AHB-Cache/Power-control/Sleep-mode-with-cache-RAMs-in-power-down-state-',
        systransactionid: 664549,
        is_confidential: 0,
        z95xtemplatename: 'Document',
        validityscore: 0.75,
        published: 1625097600000,
        topparentid: 29274137,
        z95xtemplate: 'f322b88bf5e04c4abe6274e9375c2ff6',
        created: 1625136476000,
        sysconcepts:
          'individual management ; Sleep mode ; supports ; LPI ; cache',
        navigationhierarchies: ['NoMatchingHierarchies'],
        attachmentparentid: 29274137,
        parentitem: '60dd9d5cfc902f3f580e7b0e',
        concepts: 'individual management ; Sleep mode ; supports ; LPI ; cache',
        documenttype: 'html',
        isattachment: '29274137',
        sysindexeddate: 1625136543000,
        syslanguage: ['English'],
        docshuburi: 'https://test-sitecore.developer.arm.com/documentation',
        itemid: '60dd9d61fc902f3f580e7b8b',
        transactionid: 664549,
        title: 'Sleep mode with cache RAMs in power down state  ',
        products: ['Corelink AHB Cache'],
        date: 1625136543000,
        confidentiality: 'Non-Confidential',
        document_id: 'ARMDC28JEZ1:0002:en',
        is_topic: 1,
        navigationhierarchiesaudience: ['SoC Designers', 'Hardware Engineers'],
        audience: ['socDesigners', 'hardwareEngineers'],
        product_quality: 'REL',
        sourcetype: 'Push',
        rowid: 1625136530958583215,
        sysisattachment: '29274137',
        navigationhierarchiescontenttype: 'Technical Reference Manual',
        sysattachmentparentid: 29274137,
        size: 231,
        sysdocumenttype: 'html',
        clickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Using-software-to-program-the-AHB-Cache/Power-control/Sleep-mode-with-cache-RAMs-in-power-down-state-?lang=en',
        syssource: 'qa-document-service-index',
        orderingid: 1625136527983,
        syssize: 231,
        sysdate: 1625136543000,
        haslayout: '1',
        topparent: '29274137',
        label_version: '2.0',
        language_code: 'en',
        z95xpath: [
          '110d559fdea542ea9c1c8a5df7e70ef9',
          'ef82176369c34c2388bffd3138cd26f8',
        ],
        systopparentid: 29274137,
        navigationhierarchiescategories: ['IoT'],
        content_description:
          'This book describes the functionality of the components in the Arm CoreLink AHB Cache . It also provides the programming information and the signal descriptions.',
        source: 'qa-document-service-index',
        navigationhierarchiesnames: ['NoMatchingHierarchies'],
        document_revision: '0002-01',
        body_content:
          'Sleep mode with cache RAMs in power down state As the LPI Q-Channel supports only a single power domain, the individual management of logic and RAM domains is not supported.',
        collection: 'default',
        syssourcetype: 'Push',
        indexeddate: 1625136543000,
        filetype: 'html',
        sysclickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Using-software-to-program-the-AHB-Cache/Power-control/Sleep-mode-with-cache-RAMs-in-power-down-state-?lang=en',
        templateid: 'f322b88bf5e04c4abe6274e9375c2ff6',
        sysfiletype: 'html',
        path: '/ARMDC28JEZ1/0002/Using-software-to-program-the-AHB-Cache/Power-control/Sleep-mode-with-cache-RAMs-in-power-down-state-?lang=en',
        modified: 1625136476000,
        latest_version: 'true',
        language: ['English'],
        sysrowid: 1625136530958583215,
        uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Using-software-to-program-the-AHB-Cache/Power-control/Sleep-mode-with-cache-RAMs-in-power-down-state-',
        syscollection: 'default',
      },
      Title: 'Sleep mode with cache RAMs in power down state',
      Uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Using-software-to-program-the-AHB-Cache/Power-control/Sleep-mode-with-cache-RAMs-in-power-down-state-',
      PrintableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Using-software-to-program-the-AHB-Cache/Power-control/Sleep-mode-with-cache-RAMs-in-power-down-state-',
      ClickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Using-software-to-program-the-AHB-Cache/Power-control/Sleep-mode-with-cache-RAMs-in-power-down-state-?lang=en',
      UniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Using-software-to-program-the-AHB-Cache/Power-control/Sleep-mode-with-cache-RAMs-in-power-down-state-',
      Excerpt:
        'Sleep mode with cache RAMs in power down state As the LPI Q-Channel supports only a single power domain, the individual management ... Sleep mode with cache RAMs in power down state AHB Cache',
      FirstSentences: null,
    },
    {
      title: 'Debug accesses',
      uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Interfaces/AHB-interface/Debug-accesses',
      printableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Interfaces/AHB-interface/Debug-accesses',
      clickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Interfaces/AHB-interface/Debug-accesses?lang=en',
      uniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Interfaces/AHB-interface/Debug-accesses',
      excerpt:
        'Debug accesses The AHB Cache supports debug accesses. ... Debug accesses must be flagged using the hdebug_s input port.',
      firstSentences: null,
      summary: null,
      flags: 'IsAttachment;HasHtmlVersion;SkipSentencesScoring',
      hasHtmlVersion: true,
      hasMobileHtmlVersion: false,
      score: 10162,
      percentScore: 100.0,
      rankingInfo: null,
      rating: 0.0,
      isTopResult: false,
      isRecommendation: false,
      isUserActionView: false,
      titleHighlights: [],
      firstSentencesHighlights: [],
      excerptHighlights: [],
      printableUriHighlights: [],
      summaryHighlights: [],
      parentResult: null,
      childResults: [],
      totalNumberOfChildResults: 0,
      absentTerms: [],
      raw: {
        systitle: 'Debug accesses ',
        document_number: 'ARMDC28JEZ1',
        document_version: '0002',
        content_type: 'technicalReferenceManual',
        systopparent: '29274137',
        sysurihash: 'Uua5iJeqGAwfLMmz',
        urihash: 'Uua5iJeqGAwfLMmz',
        sysuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Interfaces/AHB-interface/Debug-accesses',
        systransactionid: 664549,
        is_confidential: 0,
        z95xtemplatename: 'Document',
        validityscore: 1.0,
        published: 1625097600000,
        topparentid: 29274137,
        z95xtemplate: 'f322b88bf5e04c4abe6274e9375c2ff6',
        created: 1625136476000,
        sysconcepts:
          'hdebug ; accesses ; MPU overwrote ; lookup takes ; input port ; debugger ; cache ; hmaster',
        navigationhierarchies: ['NoMatchingHierarchies'],
        attachmentparentid: 29274137,
        parentitem: '60dd9d5cfc902f3f580e7b0e',
        concepts:
          'hdebug ; accesses ; MPU overwrote ; lookup takes ; input port ; debugger ; cache ; hmaster',
        documenttype: 'html',
        isattachment: '29274137',
        sysindexeddate: 1625136546000,
        syslanguage: ['English'],
        docshuburi: 'https://test-sitecore.developer.arm.com/documentation',
        itemid: '60dd9d5ffc902f3f580e7b29',
        transactionid: 664549,
        title: 'Debug accesses ',
        products: ['Corelink AHB Cache'],
        date: 1625136546000,
        confidentiality: 'Non-Confidential',
        document_id: 'ARMDC28JEZ1:0002:en',
        is_topic: 1,
        navigationhierarchiesaudience: ['SoC Designers', 'Hardware Engineers'],
        audience: ['socDesigners', 'hardwareEngineers'],
        product_quality: 'REL',
        sourcetype: 'Push',
        rowid: 1625136532785996971,
        sysisattachment: '29274137',
        navigationhierarchiescontenttype: 'Technical Reference Manual',
        sysattachmentparentid: 29274137,
        size: 374,
        sysdocumenttype: 'html',
        clickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Interfaces/AHB-interface/Debug-accesses?lang=en',
        syssource: 'qa-document-service-index',
        orderingid: 1625136528191,
        syssize: 374,
        sysdate: 1625136546000,
        haslayout: '1',
        topparent: '29274137',
        label_version: '2.0',
        language_code: 'en',
        z95xpath: [
          '110d559fdea542ea9c1c8a5df7e70ef9',
          'ef82176369c34c2388bffd3138cd26f8',
        ],
        systopparentid: 29274137,
        navigationhierarchiescategories: ['IoT'],
        content_description:
          'This book describes the functionality of the components in the Arm CoreLink AHB Cache . It also provides the programming information and the signal descriptions.',
        source: 'qa-document-service-index',
        navigationhierarchiesnames: ['NoMatchingHierarchies'],
        document_revision: '0002-01',
        body_content:
          'Debug accesses The AHB Cache supports debug accesses. Debug accesses must be flagged using the hdebug_s input port. hdebug _s follows the same timing as hmaster_s. Debug accesses are looked up in the cache, even if they are marked as non-cacheable. The lookup takes place in case the debugger has used the wrong attributes or the MPU overwrote them.',
        collection: 'default',
        syssourcetype: 'Push',
        indexeddate: 1625136546000,
        filetype: 'html',
        sysclickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Interfaces/AHB-interface/Debug-accesses?lang=en',
        templateid: 'f322b88bf5e04c4abe6274e9375c2ff6',
        sysfiletype: 'html',
        path: '/ARMDC28JEZ1/0002/Interfaces/AHB-interface/Debug-accesses?lang=en',
        modified: 1625136476000,
        latest_version: 'true',
        language: ['English'],
        sysrowid: 1625136532785996971,
        uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Interfaces/AHB-interface/Debug-accesses',
        syscollection: 'default',
      },
      Title: 'Debug accesses',
      Uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Interfaces/AHB-interface/Debug-accesses',
      PrintableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Interfaces/AHB-interface/Debug-accesses',
      ClickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Interfaces/AHB-interface/Debug-accesses?lang=en',
      UniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Interfaces/AHB-interface/Debug-accesses',
      Excerpt:
        'Debug accesses The AHB Cache supports debug accesses. ... Debug accesses must be flagged using the hdebug_s input port.',
      FirstSentences: null,
    },
    {
      title: 'Clean all maintenance',
      uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Operation/Maintenance/Clean-all-maintenance',
      printableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Operation/Maintenance/Clean-all-maintenance',
      clickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Operation/Maintenance/Clean-all-maintenance?lang=en',
      uniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Operation/Maintenance/Clean-all-maintenance',
      excerpt:
        'Clean all maintenance Clean all maintenance walks through all cache lines and writes back all dirty cache ... The dirty status of each line is cleared during the clean all maintenance process.',
      firstSentences: null,
      summary: null,
      flags: 'IsAttachment;HasHtmlVersion;SkipSentencesScoring',
      hasHtmlVersion: true,
      hasMobileHtmlVersion: false,
      score: 10162,
      percentScore: 100.0,
      rankingInfo: null,
      rating: 0.0,
      isTopResult: false,
      isRecommendation: false,
      isUserActionView: false,
      titleHighlights: [],
      firstSentencesHighlights: [],
      excerptHighlights: [],
      printableUriHighlights: [],
      summaryHighlights: [],
      parentResult: null,
      childResults: [],
      totalNumberOfChildResults: 0,
      absentTerms: [],
      raw: {
        systitle: 'Clean all maintenance ',
        document_number: 'ARMDC28JEZ1',
        document_version: '0002',
        content_type: 'technicalReferenceManual',
        systopparent: '29274137',
        sysurihash: 'f7XgSwFwsx9o7yAV',
        urihash: 'f7XgSwFwsx9o7yAV',
        sysuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Operation/Maintenance/Clean-all-maintenance',
        systransactionid: 664549,
        is_confidential: 0,
        z95xtemplatename: 'Document',
        validityscore: 1.0,
        published: 1625097600000,
        topparentid: 29274137,
        z95xtemplate: 'f322b88bf5e04c4abe6274e9375c2ff6',
        created: 1625136476000,
        sysconcepts: 'maintenance ; clean ; cache ; dirty',
        navigationhierarchies: ['NoMatchingHierarchies'],
        attachmentparentid: 29274137,
        parentitem: '60dd9d5cfc902f3f580e7b0e',
        concepts: 'maintenance ; clean ; cache ; dirty',
        documenttype: 'html',
        isattachment: '29274137',
        sysindexeddate: 1625136546000,
        syslanguage: ['English'],
        docshuburi: 'https://test-sitecore.developer.arm.com/documentation',
        itemid: '60dd9d60fc902f3f580e7b3c',
        transactionid: 664549,
        title: 'Clean all maintenance ',
        products: ['Corelink AHB Cache'],
        date: 1625136546000,
        confidentiality: 'Non-Confidential',
        document_id: 'ARMDC28JEZ1:0002:en',
        is_topic: 1,
        navigationhierarchiesaudience: ['SoC Designers', 'Hardware Engineers'],
        audience: ['socDesigners', 'hardwareEngineers'],
        product_quality: 'REL',
        sourcetype: 'Push',
        rowid: 1625136532564866015,
        sysisattachment: '29274137',
        navigationhierarchiescontenttype: 'Technical Reference Manual',
        sysattachmentparentid: 29274137,
        size: 451,
        sysdocumenttype: 'html',
        clickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Operation/Maintenance/Clean-all-maintenance?lang=en',
        syssource: 'qa-document-service-index',
        orderingid: 1625136528143,
        syssize: 451,
        sysdate: 1625136546000,
        haslayout: '1',
        topparent: '29274137',
        label_version: '2.0',
        language_code: 'en',
        z95xpath: [
          '110d559fdea542ea9c1c8a5df7e70ef9',
          'ef82176369c34c2388bffd3138cd26f8',
        ],
        systopparentid: 29274137,
        navigationhierarchiescategories: ['IoT'],
        content_description:
          'This book describes the functionality of the components in the Arm CoreLink AHB Cache . It also provides the programming information and the signal descriptions.',
        source: 'qa-document-service-index',
        navigationhierarchiesnames: ['NoMatchingHierarchies'],
        document_revision: '0002-01',
        body_content:
          'Clean all maintenance Clean all maintenance walks through all cache lines and writes back all dirty cache lines. The dirty status of each line is cleared during the clean all maintenance process. After clean all maintenance is completed, the cache status is set to clean. For more information, see MAINT_STATUS, maintenance status for the cache register. Related concepts Powerdown maintenance Cache disable maintenance',
        collection: 'default',
        syssourcetype: 'Push',
        indexeddate: 1625136546000,
        filetype: 'html',
        sysclickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Operation/Maintenance/Clean-all-maintenance?lang=en',
        templateid: 'f322b88bf5e04c4abe6274e9375c2ff6',
        sysfiletype: 'html',
        path: '/ARMDC28JEZ1/0002/Operation/Maintenance/Clean-all-maintenance?lang=en',
        modified: 1625136476000,
        latest_version: 'true',
        language: ['English'],
        sysrowid: 1625136532564866015,
        uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Operation/Maintenance/Clean-all-maintenance',
        syscollection: 'default',
      },
      Title: 'Clean all maintenance',
      Uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Operation/Maintenance/Clean-all-maintenance',
      PrintableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Operation/Maintenance/Clean-all-maintenance',
      ClickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Operation/Maintenance/Clean-all-maintenance?lang=en',
      UniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Operation/Maintenance/Clean-all-maintenance',
      Excerpt:
        'Clean all maintenance Clean all maintenance walks through all cache lines and writes back all dirty cache ... The dirty status of each line is cleared during the clean all maintenance process.',
      FirstSentences: null,
    },
    {
      title: 'AHB interface',
      uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Interfaces/AHB-interface',
      printableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Interfaces/AHB-interface',
      clickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Interfaces/AHB-interface?lang=en',
      uniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Interfaces/AHB-interface',
      excerpt:
        'AHB interface The AHB Cache has standard AHB5 data interfaces, which support XOM, locked sequences, and ... The AHB Cache has an AHB5 Slave interface that receives transfers and serves them ...',
      firstSentences: null,
      summary: null,
      flags: 'IsAttachment;HasHtmlVersion;SkipSentencesScoring',
      hasHtmlVersion: true,
      hasMobileHtmlVersion: false,
      score: 10162,
      percentScore: 100.0,
      rankingInfo: null,
      rating: 0.0,
      isTopResult: false,
      isRecommendation: false,
      isUserActionView: false,
      titleHighlights: [],
      firstSentencesHighlights: [],
      excerptHighlights: [],
      printableUriHighlights: [],
      summaryHighlights: [],
      parentResult: null,
      childResults: [],
      totalNumberOfChildResults: 0,
      absentTerms: [],
      raw: {
        systitle: 'AHB interface ',
        document_number: 'ARMDC28JEZ1',
        document_version: '0002',
        content_type: 'technicalReferenceManual',
        systopparent: '29274137',
        sysurihash: 'lx7nxE38F2hJTEM4',
        urihash: 'lx7nxE38F2hJTEM4',
        sysuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Interfaces/AHB-interface',
        systransactionid: 664549,
        is_confidential: 0,
        z95xtemplatename: 'Document',
        validityscore: 1.0,
        published: 1625097600000,
        topparentid: 29274137,
        z95xtemplate: 'f322b88bf5e04c4abe6274e9375c2ff6',
        created: 1625136476000,
        sysconcepts:
          'AHB Cache ; interfaces ; AHB5 Slave ; transfers ; hit latency ; exclusive accesses ; locked sequences ; XOM',
        navigationhierarchies: ['NoMatchingHierarchies'],
        attachmentparentid: 29274137,
        parentitem: '60dd9d5cfc902f3f580e7b0e',
        concepts:
          'AHB Cache ; interfaces ; AHB5 Slave ; transfers ; hit latency ; exclusive accesses ; locked sequences ; XOM',
        documenttype: 'html',
        isattachment: '29274137',
        sysindexeddate: 1625136546000,
        syslanguage: ['English'],
        docshuburi: 'https://test-sitecore.developer.arm.com/documentation',
        itemid: '60dd9d5ffc902f3f580e7b21',
        transactionid: 664549,
        title: 'AHB interface ',
        products: ['Corelink AHB Cache'],
        date: 1625136546000,
        confidentiality: 'Non-Confidential',
        document_id: 'ARMDC28JEZ1:0002:en',
        is_topic: 1,
        navigationhierarchiesaudience: ['SoC Designers', 'Hardware Engineers'],
        audience: ['socDesigners', 'hardwareEngineers'],
        product_quality: 'REL',
        sourcetype: 'Push',
        rowid: 1625136532443127117,
        sysisattachment: '29274137',
        navigationhierarchiescontenttype: 'Technical Reference Manual',
        sysattachmentparentid: 29274137,
        size: 469,
        sysdocumenttype: 'html',
        clickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Interfaces/AHB-interface?lang=en',
        syssource: 'qa-document-service-index',
        orderingid: 1625136528191,
        syssize: 469,
        sysdate: 1625136546000,
        haslayout: '1',
        topparent: '29274137',
        label_version: '2.0',
        language_code: 'en',
        z95xpath: [
          '110d559fdea542ea9c1c8a5df7e70ef9',
          'ef82176369c34c2388bffd3138cd26f8',
        ],
        systopparentid: 29274137,
        navigationhierarchiescategories: ['IoT'],
        content_description:
          'This book describes the functionality of the components in the Arm CoreLink AHB Cache . It also provides the programming information and the signal descriptions.',
        source: 'qa-document-service-index',
        navigationhierarchiesnames: ['NoMatchingHierarchies'],
        document_revision: '0002-01',
        body_content:
          'AHB interface The AHB Cache has standard AHB5 data interfaces, which support XOM, locked sequences, and exclusive accesses. The AHB Cache has an AHB5 Slave interface that receives transfers and serves them from the cache. The AHB Cache is optimized for single cycle hit latency on its AHB5 Slave interface. The AHB Cache also has an AHB5 Master interface, which: Passes through transfers Fills data into the cache Writes back data from the cache',
        collection: 'default',
        syssourcetype: 'Push',
        indexeddate: 1625136546000,
        filetype: 'html',
        sysclickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Interfaces/AHB-interface?lang=en',
        templateid: 'f322b88bf5e04c4abe6274e9375c2ff6',
        sysfiletype: 'html',
        path: '/ARMDC28JEZ1/0002/Interfaces/AHB-interface?lang=en',
        modified: 1625136476000,
        latest_version: 'true',
        language: ['English'],
        sysrowid: 1625136532443127117,
        uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Interfaces/AHB-interface',
        syscollection: 'default',
      },
      Title: 'AHB interface',
      Uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Interfaces/AHB-interface',
      PrintableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Interfaces/AHB-interface',
      ClickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Interfaces/AHB-interface?lang=en',
      UniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Interfaces/AHB-interface',
      Excerpt:
        'AHB interface The AHB Cache has standard AHB5 data interfaces, which support XOM, locked sequences, and ... The AHB Cache has an AHB5 Slave interface that receives transfers and serves them ...',
      FirstSentences: null,
    },
    {
      title: 'PIDR0, peripheral ID register 0',
      uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/PIDR0--peripheral-ID-register-0',
      printableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/PIDR0--peripheral-ID-register-0',
      clickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/PIDR0--peripheral-ID-register-0?lang=en',
      uniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/PIDR0--peripheral-ID-register-0',
      excerpt:
        'PIDR0, peripheral ID register 0 Peripheral ID 0. ... The PIDR0 register characteristics are: Attributes Offset 0x0FE0 Type Read-only Reset 0x31 Width 32 The following figure ... Figure 1.',
      firstSentences: null,
      summary: null,
      flags: 'IsAttachment;HasHtmlVersion;SkipSentencesScoring',
      hasHtmlVersion: true,
      hasMobileHtmlVersion: false,
      score: 10162,
      percentScore: 100.0,
      rankingInfo: null,
      rating: 0.0,
      isTopResult: false,
      isRecommendation: false,
      isUserActionView: false,
      titleHighlights: [],
      firstSentencesHighlights: [],
      excerptHighlights: [],
      printableUriHighlights: [],
      summaryHighlights: [],
      parentResult: null,
      childResults: [],
      totalNumberOfChildResults: 0,
      absentTerms: [],
      raw: {
        systitle: 'PIDR0, peripheral ID register 0 ',
        document_number: 'ARMDC28JEZ1',
        document_version: '0002',
        content_type: 'technicalReferenceManual',
        systopparent: '29274137',
        sysurihash: 'DIZqyu8kQhO0n2Tf',
        urihash: 'DIZqyu8kQhO0n2Tf',
        sysuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/PIDR0--peripheral-ID-register-0',
        systransactionid: 664549,
        is_confidential: 0,
        z95xtemplatename: 'Document',
        validityscore: 1.0,
        published: 1625097600000,
        topparentid: 29274137,
        z95xtemplate: 'f322b88bf5e04c4abe6274e9375c2ff6',
        created: 1625136476000,
        sysconcepts: 'PIDR0 register ; assignments ; Type Read-only',
        navigationhierarchies: ['NoMatchingHierarchies'],
        attachmentparentid: 29274137,
        parentitem: '60dd9d5cfc902f3f580e7b0e',
        concepts: 'PIDR0 register ; assignments ; Type Read-only',
        documenttype: 'html',
        isattachment: '29274137',
        sysindexeddate: 1625136545000,
        syslanguage: ['English'],
        docshuburi: 'https://test-sitecore.developer.arm.com/documentation',
        itemid: '60dd9d61fc902f3f580e7b6e',
        transactionid: 664549,
        title: 'PIDR0, peripheral ID register 0 ',
        products: ['Corelink AHB Cache'],
        date: 1625136545000,
        confidentiality: 'Non-Confidential',
        document_id: 'ARMDC28JEZ1:0002:en',
        is_topic: 1,
        navigationhierarchiesaudience: ['SoC Designers', 'Hardware Engineers'],
        audience: ['socDesigners', 'hardwareEngineers'],
        product_quality: 'REL',
        sourcetype: 'Push',
        rowid: 1625136532301195582,
        sysisattachment: '29274137',
        navigationhierarchiescontenttype: 'Technical Reference Manual',
        sysattachmentparentid: 29274137,
        size: 491,
        sysdocumenttype: 'html',
        clickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/PIDR0--peripheral-ID-register-0?lang=en',
        syssource: 'qa-document-service-index',
        orderingid: 1625136528124,
        syssize: 491,
        sysdate: 1625136545000,
        haslayout: '1',
        topparent: '29274137',
        label_version: '2.0',
        language_code: 'en',
        z95xpath: [
          '110d559fdea542ea9c1c8a5df7e70ef9',
          'ef82176369c34c2388bffd3138cd26f8',
        ],
        systopparentid: 29274137,
        navigationhierarchiescategories: ['IoT'],
        content_description:
          'This book describes the functionality of the components in the Arm CoreLink AHB Cache . It also provides the programming information and the signal descriptions.',
        source: 'qa-document-service-index',
        navigationhierarchiesnames: ['NoMatchingHierarchies'],
        document_revision: '0002-01',
        body_content:
          'PIDR0, peripheral ID register 0 Peripheral ID 0. The PIDR0 register characteristics are: Attributes Offset 0x0FE0 Type Read-only Reset 0x31 Width 32 The following figure shows the bit assignments. Figure 1. PIDR0 register bit assignments The following table shows the bit assignments. Table 1. PIDR0 register bit assignments Bits Name Security Function [31:8] RES0_0 Non-secure Read-As-Zero, Writes Ignored [7:0] PART_0 Non-secure Part Number [7:0].',
        collection: 'default',
        syssourcetype: 'Push',
        indexeddate: 1625136545000,
        filetype: 'html',
        sysclickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/PIDR0--peripheral-ID-register-0?lang=en',
        templateid: 'f322b88bf5e04c4abe6274e9375c2ff6',
        sysfiletype: 'html',
        path: '/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/PIDR0--peripheral-ID-register-0?lang=en',
        modified: 1625136476000,
        latest_version: 'true',
        language: ['English'],
        sysrowid: 1625136532301195582,
        uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/PIDR0--peripheral-ID-register-0',
        syscollection: 'default',
      },
      Title: 'PIDR0, peripheral ID register 0',
      Uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/PIDR0--peripheral-ID-register-0',
      PrintableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/PIDR0--peripheral-ID-register-0',
      ClickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/PIDR0--peripheral-ID-register-0?lang=en',
      UniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/PIDR0--peripheral-ID-register-0',
      Excerpt:
        'PIDR0, peripheral ID register 0 Peripheral ID 0. ... The PIDR0 register characteristics are: Attributes Offset 0x0FE0 Type Read-only Reset 0x31 Width 32 The following figure ... Figure 1.',
      FirstSentences: null,
    },
    {
      title: 'Compatibility',
      uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Overview/Compatibility',
      printableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Overview/Compatibility',
      clickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Overview/Compatibility?lang=en',
      uniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Overview/Compatibility',
      excerpt:
        'Compatibility The AHB Cache is compatible with several other products. ... Compatible processors The AHB Cache is compatible with the following Arm Cortex\\u00AE-M processors: Cortex\\u00AE\\ ...',
      firstSentences: null,
      summary: null,
      flags: 'IsAttachment;HasHtmlVersion;SkipSentencesScoring',
      hasHtmlVersion: true,
      hasMobileHtmlVersion: false,
      score: 10162,
      percentScore: 100.0,
      rankingInfo: null,
      rating: 0.0,
      isTopResult: false,
      isRecommendation: false,
      isUserActionView: false,
      titleHighlights: [],
      firstSentencesHighlights: [],
      excerptHighlights: [],
      printableUriHighlights: [],
      summaryHighlights: [],
      parentResult: null,
      childResults: [],
      totalNumberOfChildResults: 0,
      absentTerms: [],
      raw: {
        systitle: 'Compatibility ',
        document_number: 'ARMDC28JEZ1',
        document_version: '0002',
        content_type: 'technicalReferenceManual',
        systopparent: '29274137',
        sysurihash: '3mf0qNKUyGU5joOd',
        urihash: '3mf0qNKUyGU5joOd',
        sysuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Overview/Compatibility',
        systransactionid: 664549,
        is_confidential: 0,
        z95xtemplatename: 'Document',
        validityscore: 1.0,
        published: 1625097600000,
        topparentid: 29274137,
        z95xtemplate: 'f322b88bf5e04c4abe6274e9375c2ff6',
        created: 1625136476000,
        sysconcepts: 'AHB Cache',
        navigationhierarchies: ['NoMatchingHierarchies'],
        attachmentparentid: 29274137,
        parentitem: '60dd9d5cfc902f3f580e7b0e',
        concepts: 'AHB Cache',
        documenttype: 'html',
        isattachment: '29274137',
        sysindexeddate: 1625136545000,
        syslanguage: ['English'],
        docshuburi: 'https://test-sitecore.developer.arm.com/documentation',
        itemid: '60dd9d5ffc902f3f580e7b1a',
        transactionid: 664549,
        title: 'Compatibility ',
        products: ['Corelink AHB Cache'],
        date: 1625136545000,
        confidentiality: 'Non-Confidential',
        document_id: 'ARMDC28JEZ1:0002:en',
        is_topic: 1,
        navigationhierarchiesaudience: ['SoC Designers', 'Hardware Engineers'],
        audience: ['socDesigners', 'hardwareEngineers'],
        product_quality: 'REL',
        sourcetype: 'Push',
        rowid: 1625136532169403171,
        sysisattachment: '29274137',
        navigationhierarchiescontenttype: 'Technical Reference Manual',
        sysattachmentparentid: 29274137,
        size: 478,
        sysdocumenttype: 'html',
        clickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Overview/Compatibility?lang=en',
        syssource: 'qa-document-service-index',
        orderingid: 1625136528143,
        syssize: 478,
        sysdate: 1625136545000,
        haslayout: '1',
        topparent: '29274137',
        label_version: '2.0',
        language_code: 'en',
        z95xpath: [
          '110d559fdea542ea9c1c8a5df7e70ef9',
          'ef82176369c34c2388bffd3138cd26f8',
        ],
        systopparentid: 29274137,
        navigationhierarchiescategories: ['IoT'],
        content_description:
          'This book describes the functionality of the components in the Arm CoreLink AHB Cache . It also provides the programming information and the signal descriptions.',
        source: 'qa-document-service-index',
        navigationhierarchiesnames: ['NoMatchingHierarchies'],
        document_revision: '0002-01',
        body_content:
          'Compatibility The AHB Cache is compatible with several other products. Compatible processors The AHB Cache is compatible with the following Arm Cortex\\u00AE-M processors: Cortex\\u00AE\\u2011M0 Cortex\\u00AE-M0+ Cortex\\u00AE-M3 Cortex\\u00AE-M4 Cortex\\u00AE-M23 Cortex\\u00AE-M33 Other compatible products The AHB Cache is compatible with the following products: CoreLink\\u2122 SIE\\u2011200 System IP for Embedded CoreLink\\u2122 PCK\\u2011600 Power Control Kit',
        collection: 'default',
        syssourcetype: 'Push',
        indexeddate: 1625136545000,
        filetype: 'html',
        sysclickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Overview/Compatibility?lang=en',
        templateid: 'f322b88bf5e04c4abe6274e9375c2ff6',
        sysfiletype: 'html',
        path: '/ARMDC28JEZ1/0002/Overview/Compatibility?lang=en',
        modified: 1625136476000,
        latest_version: 'true',
        language: ['English'],
        sysrowid: 1625136532169403171,
        uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Overview/Compatibility',
        syscollection: 'default',
      },
      Title: 'Compatibility',
      Uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Overview/Compatibility',
      PrintableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Overview/Compatibility',
      ClickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Overview/Compatibility?lang=en',
      UniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Overview/Compatibility',
      Excerpt:
        'Compatibility The AHB Cache is compatible with several other products. ... Compatible processors The AHB Cache is compatible with the following Arm Cortex\\u00AE-M processors: Cortex\\u00AE\\ ...',
      FirstSentences: null,
    },
    {
      title: 'PIDR6, peripheral ID register 6',
      uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/PIDR6--peripheral-ID-register-6',
      printableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/PIDR6--peripheral-ID-register-6',
      clickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/PIDR6--peripheral-ID-register-6?lang=en',
      uniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/PIDR6--peripheral-ID-register-6',
      excerpt:
        'PIDR6, peripheral ID register 6 Peripheral ID 6. ... The PIDR6 register characteristics are: Attributes Offset 0x0FD8 Type Read-only Reset 0x0 Width 32 The following figure shows ... Figure 1.',
      firstSentences: null,
      summary: null,
      flags: 'IsAttachment;HasHtmlVersion;SkipSentencesScoring',
      hasHtmlVersion: true,
      hasMobileHtmlVersion: false,
      score: 10162,
      percentScore: 100.0,
      rankingInfo: null,
      rating: 0.0,
      isTopResult: false,
      isRecommendation: false,
      isUserActionView: false,
      titleHighlights: [],
      firstSentencesHighlights: [],
      excerptHighlights: [],
      printableUriHighlights: [],
      summaryHighlights: [],
      parentResult: null,
      childResults: [],
      totalNumberOfChildResults: 0,
      absentTerms: [],
      raw: {
        systitle: 'PIDR6, peripheral ID register 6 ',
        document_number: 'ARMDC28JEZ1',
        document_version: '0002',
        content_type: 'technicalReferenceManual',
        systopparent: '29274137',
        sysurihash: '4ERhb76wBx291SdZ',
        urihash: '4ERhb76wBx291SdZ',
        sysuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/PIDR6--peripheral-ID-register-6',
        systransactionid: 664549,
        is_confidential: 0,
        z95xtemplatename: 'Document',
        validityscore: 1.0,
        published: 1625097600000,
        topparentid: 29274137,
        z95xtemplate: 'f322b88bf5e04c4abe6274e9375c2ff6',
        created: 1625136476000,
        sysconcepts: 'PIDR6 register ; assignments ; Type Read-only',
        navigationhierarchies: ['NoMatchingHierarchies'],
        attachmentparentid: 29274137,
        parentitem: '60dd9d5cfc902f3f580e7b0e',
        concepts: 'PIDR6 register ; assignments ; Type Read-only',
        documenttype: 'html',
        isattachment: '29274137',
        sysindexeddate: 1625136545000,
        syslanguage: ['English'],
        docshuburi: 'https://test-sitecore.developer.arm.com/documentation',
        itemid: '60dd9d61fc902f3f580e7b6c',
        transactionid: 664549,
        title: 'PIDR6, peripheral ID register 6 ',
        products: ['Corelink AHB Cache'],
        date: 1625136545000,
        confidentiality: 'Non-Confidential',
        document_id: 'ARMDC28JEZ1:0002:en',
        is_topic: 1,
        navigationhierarchiesaudience: ['SoC Designers', 'Hardware Engineers'],
        audience: ['socDesigners', 'hardwareEngineers'],
        product_quality: 'REL',
        sourcetype: 'Push',
        rowid: 1625136532116315621,
        sysisattachment: '29274137',
        navigationhierarchiescontenttype: 'Technical Reference Manual',
        sysattachmentparentid: 29274137,
        size: 452,
        sysdocumenttype: 'html',
        clickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/PIDR6--peripheral-ID-register-6?lang=en',
        syssource: 'qa-document-service-index',
        orderingid: 1625136528108,
        syssize: 452,
        sysdate: 1625136545000,
        haslayout: '1',
        topparent: '29274137',
        label_version: '2.0',
        language_code: 'en',
        z95xpath: [
          '110d559fdea542ea9c1c8a5df7e70ef9',
          'ef82176369c34c2388bffd3138cd26f8',
        ],
        systopparentid: 29274137,
        navigationhierarchiescategories: ['IoT'],
        content_description:
          'This book describes the functionality of the components in the Arm CoreLink AHB Cache . It also provides the programming information and the signal descriptions.',
        source: 'qa-document-service-index',
        navigationhierarchiesnames: ['NoMatchingHierarchies'],
        document_revision: '0002-01',
        body_content:
          'PIDR6, peripheral ID register 6 Peripheral ID 6. The PIDR6 register characteristics are: Attributes Offset 0x0FD8 Type Read-only Reset 0x0 Width 32 The following figure shows the bit assignments. Figure 1. PIDR6 register bit assignments The following table shows the bit assignments. Table 1. PIDR6 register bit assignments Bits Name Security Function [31:0] RESERVED_0 Non-secure Read-As-Zero, Writes Ignored.',
        collection: 'default',
        syssourcetype: 'Push',
        indexeddate: 1625136545000,
        filetype: 'html',
        sysclickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/PIDR6--peripheral-ID-register-6?lang=en',
        templateid: 'f322b88bf5e04c4abe6274e9375c2ff6',
        sysfiletype: 'html',
        path: '/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/PIDR6--peripheral-ID-register-6?lang=en',
        modified: 1625136476000,
        latest_version: 'true',
        language: ['English'],
        sysrowid: 1625136532116315621,
        uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/PIDR6--peripheral-ID-register-6',
        syscollection: 'default',
      },
      Title: 'PIDR6, peripheral ID register 6',
      Uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/PIDR6--peripheral-ID-register-6',
      PrintableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/PIDR6--peripheral-ID-register-6',
      ClickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/PIDR6--peripheral-ID-register-6?lang=en',
      UniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/PIDR6--peripheral-ID-register-6',
      Excerpt:
        'PIDR6, peripheral ID register 6 Peripheral ID 6. ... The PIDR6 register characteristics are: Attributes Offset 0x0FD8 Type Read-only Reset 0x0 Width 32 The following figure shows ... Figure 1.',
      FirstSentences: null,
    },
    {
      title: 'CIDR0, component ID register 0',
      uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/CIDR0--component-ID-register-0',
      printableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/CIDR0--component-ID-register-0',
      clickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/CIDR0--component-ID-register-0?lang=en',
      uniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/CIDR0--component-ID-register-0',
      excerpt:
        'CIDR0, component ID register 0 Component ID 0. ... The CIDR0 register characteristics are: Attributes Offset 0x0FF0 Type Read-only Reset 0xD Width 32 The following ... Figure 1. ... [7:0]',
      firstSentences: null,
      summary: null,
      flags: 'IsAttachment;HasHtmlVersion;SkipSentencesScoring',
      hasHtmlVersion: true,
      hasMobileHtmlVersion: false,
      score: 10162,
      percentScore: 100.0,
      rankingInfo: null,
      rating: 0.0,
      isTopResult: false,
      isRecommendation: false,
      isUserActionView: false,
      titleHighlights: [],
      firstSentencesHighlights: [],
      excerptHighlights: [],
      printableUriHighlights: [],
      summaryHighlights: [],
      parentResult: null,
      childResults: [],
      totalNumberOfChildResults: 0,
      absentTerms: [],
      raw: {
        systitle: 'CIDR0, component ID register 0 ',
        document_number: 'ARMDC28JEZ1',
        document_version: '0002',
        content_type: 'technicalReferenceManual',
        systopparent: '29274137',
        sysurihash: '9ClzaupgzaPbS29i',
        urihash: '9ClzaupgzaPbS29i',
        sysuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/CIDR0--component-ID-register-0',
        systransactionid: 664549,
        is_confidential: 0,
        z95xtemplatename: 'Document',
        validityscore: 1.0,
        published: 1625097600000,
        topparentid: 29274137,
        z95xtemplate: 'f322b88bf5e04c4abe6274e9375c2ff6',
        created: 1625136476000,
        sysconcepts:
          'CIDR0 register ; assignments ; Non-secure Read-As-Zero ; Security Function ; Type Read-only ; Ignored',
        navigationhierarchies: ['NoMatchingHierarchies'],
        attachmentparentid: 29274137,
        parentitem: '60dd9d5cfc902f3f580e7b0e',
        concepts:
          'CIDR0 register ; assignments ; Non-secure Read-As-Zero ; Security Function ; Type Read-only ; Ignored',
        documenttype: 'html',
        isattachment: '29274137',
        sysindexeddate: 1625136545000,
        syslanguage: ['English'],
        docshuburi: 'https://test-sitecore.developer.arm.com/documentation',
        itemid: '60dd9d61fc902f3f580e7b72',
        transactionid: 664549,
        title: 'CIDR0, component ID register 0 ',
        products: ['Corelink AHB Cache'],
        date: 1625136545000,
        confidentiality: 'Non-Confidential',
        document_id: 'ARMDC28JEZ1:0002:en',
        is_topic: 1,
        navigationhierarchiesaudience: ['SoC Designers', 'Hardware Engineers'],
        audience: ['socDesigners', 'hardwareEngineers'],
        product_quality: 'REL',
        sourcetype: 'Push',
        rowid: 1625136532080165937,
        sysisattachment: '29274137',
        navigationhierarchiescontenttype: 'Technical Reference Manual',
        sysattachmentparentid: 29274137,
        size: 484,
        sysdocumenttype: 'html',
        clickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/CIDR0--component-ID-register-0?lang=en',
        syssource: 'qa-document-service-index',
        orderingid: 1625136528143,
        syssize: 484,
        sysdate: 1625136545000,
        haslayout: '1',
        topparent: '29274137',
        label_version: '2.0',
        language_code: 'en',
        z95xpath: [
          '110d559fdea542ea9c1c8a5df7e70ef9',
          'ef82176369c34c2388bffd3138cd26f8',
        ],
        systopparentid: 29274137,
        navigationhierarchiescategories: ['IoT'],
        content_description:
          'This book describes the functionality of the components in the Arm CoreLink AHB Cache . It also provides the programming information and the signal descriptions.',
        source: 'qa-document-service-index',
        navigationhierarchiesnames: ['NoMatchingHierarchies'],
        document_revision: '0002-01',
        body_content:
          'CIDR0, component ID register 0 Component ID 0. The CIDR0 register characteristics are: Attributes Offset 0x0FF0 Type Read-only Reset 0xD Width 32 The following figure shows the bit assignments. Figure 1. CIDR0 register bit assignments The following table shows the bit assignments. Table 1. CIDR0 register bit assignments Bits Name Security Function [31:8] RESERVED_0 Non-secure Read-As-Zero, Writes Ignored. [7:0] PRMBL_0 Non-secure Preamble.',
        collection: 'default',
        syssourcetype: 'Push',
        indexeddate: 1625136545000,
        filetype: 'html',
        sysclickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/CIDR0--component-ID-register-0?lang=en',
        templateid: 'f322b88bf5e04c4abe6274e9375c2ff6',
        sysfiletype: 'html',
        path: '/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/CIDR0--component-ID-register-0?lang=en',
        modified: 1625136476000,
        latest_version: 'true',
        language: ['English'],
        sysrowid: 1625136532080165937,
        uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/CIDR0--component-ID-register-0',
        syscollection: 'default',
      },
      Title: 'CIDR0, component ID register 0',
      Uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/CIDR0--component-ID-register-0',
      PrintableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/CIDR0--component-ID-register-0',
      ClickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/CIDR0--component-ID-register-0?lang=en',
      UniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/CIDR0--component-ID-register-0',
      Excerpt:
        'CIDR0, component ID register 0 Component ID 0. ... The CIDR0 register characteristics are: Attributes Offset 0x0FF0 Type Read-only Reset 0xD Width 32 The following ... Figure 1. ... [7:0]',
      FirstSentences: null,
    },
    {
      title: 'Manual maintenance',
      uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Operation/Maintenance/Manual-maintenance-',
      printableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Operation/Maintenance/Manual-maintenance-',
      clickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Operation/Maintenance/Manual-maintenance-?lang=en',
      uniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Operation/Maintenance/Manual-maintenance-',
      excerpt:
        'Manual maintenance Software can initiate manual maintenance activities including clean and invalidate. ... Secure manual maintenance Secure software can manually start any all-cache or by- ...',
      firstSentences: null,
      summary: null,
      flags: 'IsAttachment;HasHtmlVersion;SkipSentencesScoring',
      hasHtmlVersion: true,
      hasMobileHtmlVersion: false,
      score: 10162,
      percentScore: 100.0,
      rankingInfo: null,
      rating: 0.0,
      isTopResult: false,
      isRecommendation: false,
      isUserActionView: false,
      titleHighlights: [],
      firstSentencesHighlights: [],
      excerptHighlights: [],
      printableUriHighlights: [],
      summaryHighlights: [],
      parentResult: null,
      childResults: [],
      totalNumberOfChildResults: 0,
      absentTerms: [],
      raw: {
        systitle: 'Manual maintenance  ',
        document_number: 'ARMDC28JEZ1',
        document_version: '0002',
        content_type: 'technicalReferenceManual',
        systopparent: '29274137',
        sysurihash: '8ProfiHlDgftUdNñ',
        urihash: '8ProfiHlDgftUdNñ',
        sysuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Operation/Maintenance/Manual-maintenance-',
        systransactionid: 664549,
        is_confidential: 0,
        z95xtemplatename: 'Document',
        validityscore: 1.0,
        published: 1625097600000,
        topparentid: 29274137,
        z95xtemplate: 'f322b88bf5e04c4abe6274e9375c2ff6',
        created: 1625136476000,
        sysconcepts:
          'manual maintenance ; Secure software ; all-cache ; start ; AHB Cache ; clean',
        navigationhierarchies: ['NoMatchingHierarchies'],
        attachmentparentid: 29274137,
        parentitem: '60dd9d5cfc902f3f580e7b0e',
        concepts:
          'manual maintenance ; Secure software ; all-cache ; start ; AHB Cache ; clean',
        documenttype: 'html',
        isattachment: '29274137',
        sysindexeddate: 1625136545000,
        syslanguage: ['English'],
        docshuburi: 'https://test-sitecore.developer.arm.com/documentation',
        itemid: '60dd9d60fc902f3f580e7b46',
        transactionid: 664549,
        title: 'Manual maintenance  ',
        products: ['Corelink AHB Cache'],
        date: 1625136545000,
        confidentiality: 'Non-Confidential',
        document_id: 'ARMDC28JEZ1:0002:en',
        is_topic: 1,
        navigationhierarchiesaudience: ['SoC Designers', 'Hardware Engineers'],
        audience: ['socDesigners', 'hardwareEngineers'],
        product_quality: 'REL',
        sourcetype: 'Push',
        rowid: 1625136532059182792,
        sysisattachment: '29274137',
        navigationhierarchiescontenttype: 'Technical Reference Manual',
        sysattachmentparentid: 29274137,
        size: 647,
        sysdocumenttype: 'html',
        clickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Operation/Maintenance/Manual-maintenance-?lang=en',
        syssource: 'qa-document-service-index',
        orderingid: 1625136528143,
        syssize: 647,
        sysdate: 1625136545000,
        haslayout: '1',
        topparent: '29274137',
        label_version: '2.0',
        language_code: 'en',
        z95xpath: [
          '110d559fdea542ea9c1c8a5df7e70ef9',
          'ef82176369c34c2388bffd3138cd26f8',
        ],
        systopparentid: 29274137,
        navigationhierarchiescategories: ['IoT'],
        content_description:
          'This book describes the functionality of the components in the Arm CoreLink AHB Cache . It also provides the programming information and the signal descriptions.',
        source: 'qa-document-service-index',
        navigationhierarchiesnames: ['NoMatchingHierarchies'],
        document_revision: '0002-01',
        body_content:
          'Manual maintenance Software can initiate manual maintenance activities including clean and invalidate. Secure manual maintenance Secure software can manually start any all-cache or by-address maintenance activities in the AHB Cache. It can also enable Non-secure maintenance. Non-secure manual maintenance Secure software can enable Non-secure maintenance. Non-secure maintenance allows Non-secure software to start maintenance on Non-secure addresses. Non-secure software cannot start maintenance on Secure addresses, and it cannot perform any all-cache maintenance. It also cannot start invalidate-only maintenance.',
        collection: 'default',
        syssourcetype: 'Push',
        indexeddate: 1625136545000,
        filetype: 'html',
        sysclickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Operation/Maintenance/Manual-maintenance-?lang=en',
        templateid: 'f322b88bf5e04c4abe6274e9375c2ff6',
        sysfiletype: 'html',
        path: '/ARMDC28JEZ1/0002/Operation/Maintenance/Manual-maintenance-?lang=en',
        modified: 1625136476000,
        latest_version: 'true',
        language: ['English'],
        sysrowid: 1625136532059182792,
        uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Operation/Maintenance/Manual-maintenance-',
        syscollection: 'default',
      },
      Title: 'Manual maintenance',
      Uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Operation/Maintenance/Manual-maintenance-',
      PrintableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Operation/Maintenance/Manual-maintenance-',
      ClickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Operation/Maintenance/Manual-maintenance-?lang=en',
      UniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Operation/Maintenance/Manual-maintenance-',
      Excerpt:
        'Manual maintenance Software can initiate manual maintenance activities including clean and invalidate. ... Secure manual maintenance Secure software can manually start any all-cache or by- ...',
      FirstSentences: null,
    },
    {
      title: 'PIDR7, peripheral ID register 7',
      uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/PIDR7--peripheral-ID-register-7',
      printableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/PIDR7--peripheral-ID-register-7',
      clickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/PIDR7--peripheral-ID-register-7?lang=en',
      uniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/PIDR7--peripheral-ID-register-7',
      excerpt:
        'PIDR7, peripheral ID register 7 Peripheral ID 7. ... The PIDR7 register characteristics are: Attributes Offset 0x0FDC Type Read-only Reset 0x0 Width 32 The following figure shows ... Figure 1.',
      firstSentences: null,
      summary: null,
      flags: 'IsAttachment;HasHtmlVersion;SkipSentencesScoring',
      hasHtmlVersion: true,
      hasMobileHtmlVersion: false,
      score: 10162,
      percentScore: 100.0,
      rankingInfo: null,
      rating: 0.0,
      isTopResult: false,
      isRecommendation: false,
      isUserActionView: false,
      titleHighlights: [],
      firstSentencesHighlights: [],
      excerptHighlights: [],
      printableUriHighlights: [],
      summaryHighlights: [],
      parentResult: null,
      childResults: [],
      totalNumberOfChildResults: 0,
      absentTerms: [],
      raw: {
        systitle: 'PIDR7, peripheral ID register 7 ',
        document_number: 'ARMDC28JEZ1',
        document_version: '0002',
        content_type: 'technicalReferenceManual',
        systopparent: '29274137',
        sysurihash: 'LYHWñ7dyTilyFHfg',
        urihash: 'LYHWñ7dyTilyFHfg',
        sysuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/PIDR7--peripheral-ID-register-7',
        systransactionid: 664549,
        is_confidential: 0,
        z95xtemplatename: 'Document',
        validityscore: 1.0,
        published: 1625097600000,
        topparentid: 29274137,
        z95xtemplate: 'f322b88bf5e04c4abe6274e9375c2ff6',
        created: 1625136476000,
        sysconcepts:
          'PIDR7 register ; assignments ; Type Read-only ; Offset 0x0FDC',
        navigationhierarchies: ['NoMatchingHierarchies'],
        attachmentparentid: 29274137,
        parentitem: '60dd9d5cfc902f3f580e7b0e',
        concepts:
          'PIDR7 register ; assignments ; Type Read-only ; Offset 0x0FDC',
        documenttype: 'html',
        isattachment: '29274137',
        sysindexeddate: 1625136545000,
        syslanguage: ['English'],
        docshuburi: 'https://test-sitecore.developer.arm.com/documentation',
        itemid: '60dd9d61fc902f3f580e7b6d',
        transactionid: 664549,
        title: 'PIDR7, peripheral ID register 7 ',
        products: ['Corelink AHB Cache'],
        date: 1625136545000,
        confidentiality: 'Non-Confidential',
        document_id: 'ARMDC28JEZ1:0002:en',
        is_topic: 1,
        navigationhierarchiesaudience: ['SoC Designers', 'Hardware Engineers'],
        audience: ['socDesigners', 'hardwareEngineers'],
        product_quality: 'REL',
        sourcetype: 'Push',
        rowid: 1625136532003955052,
        sysisattachment: '29274137',
        navigationhierarchiescontenttype: 'Technical Reference Manual',
        sysattachmentparentid: 29274137,
        size: 452,
        sysdocumenttype: 'html',
        clickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/PIDR7--peripheral-ID-register-7?lang=en',
        syssource: 'qa-document-service-index',
        orderingid: 1625136528108,
        syssize: 452,
        sysdate: 1625136545000,
        haslayout: '1',
        topparent: '29274137',
        label_version: '2.0',
        language_code: 'en',
        z95xpath: [
          '110d559fdea542ea9c1c8a5df7e70ef9',
          'ef82176369c34c2388bffd3138cd26f8',
        ],
        systopparentid: 29274137,
        navigationhierarchiescategories: ['IoT'],
        content_description:
          'This book describes the functionality of the components in the Arm CoreLink AHB Cache . It also provides the programming information and the signal descriptions.',
        source: 'qa-document-service-index',
        navigationhierarchiesnames: ['NoMatchingHierarchies'],
        document_revision: '0002-01',
        body_content:
          'PIDR7, peripheral ID register 7 Peripheral ID 7. The PIDR7 register characteristics are: Attributes Offset 0x0FDC Type Read-only Reset 0x0 Width 32 The following figure shows the bit assignments. Figure 1. PIDR7 register bit assignments The following table shows the bit assignments. Table 1. PIDR7 register bit assignments Bits Name Security Function [31:0] RESERVED_0 Non-secure Read-As-Zero, Writes Ignored.',
        collection: 'default',
        syssourcetype: 'Push',
        indexeddate: 1625136545000,
        filetype: 'html',
        sysclickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/PIDR7--peripheral-ID-register-7?lang=en',
        templateid: 'f322b88bf5e04c4abe6274e9375c2ff6',
        sysfiletype: 'html',
        path: '/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/PIDR7--peripheral-ID-register-7?lang=en',
        modified: 1625136476000,
        latest_version: 'true',
        language: ['English'],
        sysrowid: 1625136532003955052,
        uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/PIDR7--peripheral-ID-register-7',
        syscollection: 'default',
      },
      Title: 'PIDR7, peripheral ID register 7',
      Uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/PIDR7--peripheral-ID-register-7',
      PrintableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/PIDR7--peripheral-ID-register-7',
      ClickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/PIDR7--peripheral-ID-register-7?lang=en',
      UniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/PIDR7--peripheral-ID-register-7',
      Excerpt:
        'PIDR7, peripheral ID register 7 Peripheral ID 7. ... The PIDR7 register characteristics are: Attributes Offset 0x0FDC Type Read-only Reset 0x0 Width 32 The following figure shows ... Figure 1.',
      FirstSentences: null,
    },
    {
      title: 'Clean by address maintenance',
      uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Operation/Maintenance/Clean-by-address-maintenance',
      printableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Operation/Maintenance/Clean-by-address-maintenance',
      clickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Operation/Maintenance/Clean-by-address-maintenance?lang=en',
      uniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Operation/Maintenance/Clean-by-address-maintenance',
      excerpt:
        'Clean by address maintenance Clean by address maintenance performs a lookup for a cache line with a ... If the lookup results in a hit and the cache line is dirty, then the AHB Cache writes it ...',
      firstSentences: null,
      summary: null,
      flags: 'IsAttachment;HasHtmlVersion;SkipSentencesScoring',
      hasHtmlVersion: true,
      hasMobileHtmlVersion: false,
      score: 10162,
      percentScore: 100.0,
      rankingInfo: null,
      rating: 0.0,
      isTopResult: false,
      isRecommendation: false,
      isUserActionView: false,
      titleHighlights: [],
      firstSentencesHighlights: [],
      excerptHighlights: [],
      printableUriHighlights: [],
      summaryHighlights: [],
      parentResult: null,
      childResults: [],
      totalNumberOfChildResults: 0,
      absentTerms: [],
      raw: {
        systitle: 'Clean by address maintenance ',
        document_number: 'ARMDC28JEZ1',
        document_version: '0002',
        content_type: 'technicalReferenceManual',
        systopparent: '29274137',
        sysurihash: 'u17W5ct933ugAP0R',
        urihash: 'u17W5ct933ugAP0R',
        sysuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Operation/Maintenance/Clean-by-address-maintenance',
        systransactionid: 664549,
        is_confidential: 0,
        z95xtemplatename: 'Document',
        validityscore: 1.0,
        published: 1625097600000,
        topparentid: 29274137,
        z95xtemplate: 'f322b88bf5e04c4abe6274e9375c2ff6',
        created: 1625136476000,
        sysconcepts:
          'address maintenance ; cache ; dirty ; lookup ; memory ; hit',
        navigationhierarchies: ['NoMatchingHierarchies'],
        attachmentparentid: 29274137,
        parentitem: '60dd9d5cfc902f3f580e7b0e',
        concepts: 'address maintenance ; cache ; dirty ; lookup ; memory ; hit',
        documenttype: 'html',
        isattachment: '29274137',
        sysindexeddate: 1625136545000,
        syslanguage: ['English'],
        docshuburi: 'https://test-sitecore.developer.arm.com/documentation',
        itemid: '60dd9d60fc902f3f580e7b3b',
        transactionid: 664549,
        title: 'Clean by address maintenance ',
        products: ['Corelink AHB Cache'],
        date: 1625136545000,
        confidentiality: 'Non-Confidential',
        document_id: 'ARMDC28JEZ1:0002:en',
        is_topic: 1,
        navigationhierarchiesaudience: ['SoC Designers', 'Hardware Engineers'],
        audience: ['socDesigners', 'hardwareEngineers'],
        product_quality: 'REL',
        sourcetype: 'Push',
        rowid: 1625136531895854074,
        sysisattachment: '29274137',
        navigationhierarchiescontenttype: 'Technical Reference Manual',
        sysattachmentparentid: 29274137,
        size: 328,
        sysdocumenttype: 'html',
        clickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Operation/Maintenance/Clean-by-address-maintenance?lang=en',
        syssource: 'qa-document-service-index',
        orderingid: 1625136528143,
        syssize: 328,
        sysdate: 1625136545000,
        haslayout: '1',
        topparent: '29274137',
        label_version: '2.0',
        language_code: 'en',
        z95xpath: [
          '110d559fdea542ea9c1c8a5df7e70ef9',
          'ef82176369c34c2388bffd3138cd26f8',
        ],
        systopparentid: 29274137,
        navigationhierarchiescategories: ['IoT'],
        content_description:
          'This book describes the functionality of the components in the Arm CoreLink AHB Cache . It also provides the programming information and the signal descriptions.',
        source: 'qa-document-service-index',
        navigationhierarchiesnames: ['NoMatchingHierarchies'],
        document_revision: '0002-01',
        body_content:
          'Clean by address maintenance Clean by address maintenance performs a lookup for a cache line with a selected address. If the lookup results in a hit and the cache line is dirty, then the AHB Cache writes it back to main memory. The dirty status of the cache line is cleared in the process.',
        collection: 'default',
        syssourcetype: 'Push',
        indexeddate: 1625136545000,
        filetype: 'html',
        sysclickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Operation/Maintenance/Clean-by-address-maintenance?lang=en',
        templateid: 'f322b88bf5e04c4abe6274e9375c2ff6',
        sysfiletype: 'html',
        path: '/ARMDC28JEZ1/0002/Operation/Maintenance/Clean-by-address-maintenance?lang=en',
        modified: 1625136476000,
        latest_version: 'true',
        language: ['English'],
        sysrowid: 1625136531895854074,
        uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Operation/Maintenance/Clean-by-address-maintenance',
        syscollection: 'default',
      },
      Title: 'Clean by address maintenance',
      Uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Operation/Maintenance/Clean-by-address-maintenance',
      PrintableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Operation/Maintenance/Clean-by-address-maintenance',
      ClickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Operation/Maintenance/Clean-by-address-maintenance?lang=en',
      UniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Operation/Maintenance/Clean-by-address-maintenance',
      Excerpt:
        'Clean by address maintenance Clean by address maintenance performs a lookup for a cache line with a ... If the lookup results in a hit and the cache line is dirty, then the AHB Cache writes it ...',
      FirstSentences: null,
    },
    {
      title: 'SECMISS, Secure transfers miss register',
      uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/SECMISS--Secure-transfers-miss-register',
      printableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/SECMISS--Secure-transfers-miss-register',
      clickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/SECMISS--Secure-transfers-miss-register?lang=en',
      uniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/SECMISS--Secure-transfers-miss-register',
      excerpt:
        'SECMISS, Secure transfers miss register The SECMISS register displays the value of the ... The SECMISS register characteristics are: Attributes Offset 0x0304 Type Read-only Reset ... Figure 1.',
      firstSentences: null,
      summary: null,
      flags: 'IsAttachment;HasHtmlVersion;SkipSentencesScoring',
      hasHtmlVersion: true,
      hasMobileHtmlVersion: false,
      score: 10162,
      percentScore: 100.0,
      rankingInfo: null,
      rating: 0.0,
      isTopResult: false,
      isRecommendation: false,
      isUserActionView: false,
      titleHighlights: [],
      firstSentencesHighlights: [],
      excerptHighlights: [],
      printableUriHighlights: [],
      summaryHighlights: [],
      parentResult: null,
      childResults: [],
      totalNumberOfChildResults: 0,
      absentTerms: [],
      raw: {
        systitle: 'SECMISS, Secure transfers miss register ',
        document_number: 'ARMDC28JEZ1',
        document_version: '0002',
        content_type: 'technicalReferenceManual',
        systopparent: '29274137',
        sysurihash: 'h15kuGzhawJNxuuC',
        urihash: 'h15kuGzhawJNxuuC',
        sysuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/SECMISS--Secure-transfers-miss-register',
        systransactionid: 664549,
        is_confidential: 0,
        z95xtemplatename: 'Document',
        validityscore: 1.0,
        published: 1625097600000,
        topparentid: 29274137,
        z95xtemplate: 'f322b88bf5e04c4abe6274e9375c2ff6',
        created: 1625136476000,
        sysconcepts:
          'SECMISS register ; Secure transfers ; assignments ; Type Read-only ; cache',
        navigationhierarchies: ['NoMatchingHierarchies'],
        attachmentparentid: 29274137,
        parentitem: '60dd9d5cfc902f3f580e7b0e',
        concepts:
          'SECMISS register ; Secure transfers ; assignments ; Type Read-only ; cache',
        documenttype: 'html',
        isattachment: '29274137',
        sysindexeddate: 1625136545000,
        syslanguage: ['English'],
        docshuburi: 'https://test-sitecore.developer.arm.com/documentation',
        itemid: '60dd9d61fc902f3f580e7b5e',
        transactionid: 664549,
        title: 'SECMISS, Secure transfers miss register ',
        products: ['Corelink AHB Cache'],
        date: 1625136545000,
        confidentiality: 'Non-Confidential',
        document_id: 'ARMDC28JEZ1:0002:en',
        is_topic: 1,
        navigationhierarchiesaudience: ['SoC Designers', 'Hardware Engineers'],
        audience: ['socDesigners', 'hardwareEngineers'],
        product_quality: 'REL',
        sourcetype: 'Push',
        rowid: 1625136531791047808,
        sysisattachment: '29274137',
        navigationhierarchiescontenttype: 'Technical Reference Manual',
        sysattachmentparentid: 29274137,
        size: 550,
        sysdocumenttype: 'html',
        clickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/SECMISS--Secure-transfers-miss-register?lang=en',
        syssource: 'qa-document-service-index',
        orderingid: 1625136528017,
        syssize: 550,
        sysdate: 1625136545000,
        haslayout: '1',
        topparent: '29274137',
        label_version: '2.0',
        language_code: 'en',
        z95xpath: [
          '110d559fdea542ea9c1c8a5df7e70ef9',
          'ef82176369c34c2388bffd3138cd26f8',
        ],
        systopparentid: 29274137,
        navigationhierarchiescategories: ['IoT'],
        content_description:
          'This book describes the functionality of the components in the Arm CoreLink AHB Cache . It also provides the programming information and the signal descriptions.',
        source: 'qa-document-service-index',
        navigationhierarchiesnames: ['NoMatchingHierarchies'],
        document_revision: '0002-01',
        body_content:
          'SECMISS, Secure transfers miss register The SECMISS register displays the value of the Secure miss counter. The SECMISS register characteristics are: Attributes Offset 0x0304 Type Read-only Reset 0x0 Width 32 The following figure shows the bit assignments. Figure 1. SECMISS register bit assignments The following table shows the bit assignments. Table 1. SECMISS register bit assignments Bits Name Security Function [31:0] SECMISSCNT Secure The number of Secure transfers that have missed the cache.',
        collection: 'default',
        syssourcetype: 'Push',
        indexeddate: 1625136545000,
        filetype: 'html',
        sysclickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/SECMISS--Secure-transfers-miss-register?lang=en',
        templateid: 'f322b88bf5e04c4abe6274e9375c2ff6',
        sysfiletype: 'html',
        path: '/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/SECMISS--Secure-transfers-miss-register?lang=en',
        modified: 1625136476000,
        latest_version: 'true',
        language: ['English'],
        sysrowid: 1625136531791047808,
        uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/SECMISS--Secure-transfers-miss-register',
        syscollection: 'default',
      },
      Title: 'SECMISS, Secure transfers miss register',
      Uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/SECMISS--Secure-transfers-miss-register',
      PrintableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/SECMISS--Secure-transfers-miss-register',
      ClickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/SECMISS--Secure-transfers-miss-register?lang=en',
      UniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/SECMISS--Secure-transfers-miss-register',
      Excerpt:
        'SECMISS, Secure transfers miss register The SECMISS register displays the value of the ... The SECMISS register characteristics are: Attributes Offset 0x0304 Type Read-only Reset ... Figure 1.',
      FirstSentences: null,
    },
    {
      title: 'Configurable features',
      uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Overview/Configurable-features',
      printableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Overview/Configurable-features',
      clickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Overview/Configurable-features?lang=en',
      uniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Overview/Configurable-features',
      excerpt:
        'Configurable features The AHB Cache provides configurable features. ... The AHB Cache configurable features are: Write-Through and Write-Back policy support with forceable Write-Through policy ...',
      firstSentences: null,
      summary: null,
      flags: 'IsAttachment;HasHtmlVersion;SkipSentencesScoring',
      hasHtmlVersion: true,
      hasMobileHtmlVersion: false,
      score: 10162,
      percentScore: 100.0,
      rankingInfo: null,
      rating: 0.0,
      isTopResult: false,
      isRecommendation: false,
      isUserActionView: false,
      titleHighlights: [],
      firstSentencesHighlights: [],
      excerptHighlights: [],
      printableUriHighlights: [],
      summaryHighlights: [],
      parentResult: null,
      childResults: [],
      totalNumberOfChildResults: 0,
      absentTerms: [],
      raw: {
        systitle: 'Configurable features ',
        document_number: 'ARMDC28JEZ1',
        document_version: '0002',
        content_type: 'technicalReferenceManual',
        systopparent: '29274137',
        sysurihash: 'pj8l0ULRUonkg74F',
        urihash: 'pj8l0ULRUonkg74F',
        sysuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Overview/Configurable-features',
        systransactionid: 664549,
        is_confidential: 0,
        z95xtemplatename: 'Document',
        validityscore: 1.0,
        published: 1625097600000,
        topparentid: 29274137,
        z95xtemplate: 'f322b88bf5e04c4abe6274e9375c2ff6',
        created: 1625136476000,
        sysconcepts: 'APB ; automatic power ; violation responses',
        navigationhierarchies: ['NoMatchingHierarchies'],
        attachmentparentid: 29274137,
        parentitem: '60dd9d5cfc902f3f580e7b0e',
        concepts: 'APB ; automatic power ; violation responses',
        documenttype: 'html',
        isattachment: '29274137',
        sysindexeddate: 1625136545000,
        syslanguage: ['English'],
        docshuburi: 'https://test-sitecore.developer.arm.com/documentation',
        itemid: '60dd9d5ffc902f3f580e7b19',
        transactionid: 664549,
        title: 'Configurable features ',
        products: ['Corelink AHB Cache'],
        date: 1625136545000,
        confidentiality: 'Non-Confidential',
        document_id: 'ARMDC28JEZ1:0002:en',
        is_topic: 1,
        navigationhierarchiesaudience: ['SoC Designers', 'Hardware Engineers'],
        audience: ['socDesigners', 'hardwareEngineers'],
        product_quality: 'REL',
        sourcetype: 'Push',
        rowid: 1625136531755015457,
        sysisattachment: '29274137',
        navigationhierarchiescontenttype: 'Technical Reference Manual',
        sysattachmentparentid: 29274137,
        size: 719,
        sysdocumenttype: 'html',
        clickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Overview/Configurable-features?lang=en',
        syssource: 'qa-document-service-index',
        orderingid: 1625136528143,
        syssize: 719,
        sysdate: 1625136545000,
        haslayout: '1',
        topparent: '29274137',
        label_version: '2.0',
        language_code: 'en',
        z95xpath: [
          '110d559fdea542ea9c1c8a5df7e70ef9',
          'ef82176369c34c2388bffd3138cd26f8',
        ],
        systopparentid: 29274137,
        navigationhierarchiescategories: ['IoT'],
        content_description:
          'This book describes the functionality of the components in the Arm CoreLink AHB Cache . It also provides the programming information and the signal descriptions.',
        source: 'qa-document-service-index',
        navigationhierarchiesnames: ['NoMatchingHierarchies'],
        document_revision: '0002-01',
        body_content:
          'Configurable features The AHB Cache provides configurable features. The AHB Cache configurable features are: Write-Through and Write-Back policy support with forceable Write-Through policy. For more information, see APB interface. Configurable eXecute Only Memory (XOM) support. For more information, see XOM. Configurable automatic maintenance. For more information, see Automatic maintenance features. Configurable AHB and APB violation responses. For more information, see XOM and APB interface. Performance monitoring with configurable snapshotting. For more information, see Performance monitoring. Configurable automatic power_on _enable. For more information, see power_on_enable.',
        collection: 'default',
        syssourcetype: 'Push',
        indexeddate: 1625136545000,
        filetype: 'html',
        sysclickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Overview/Configurable-features?lang=en',
        templateid: 'f322b88bf5e04c4abe6274e9375c2ff6',
        sysfiletype: 'html',
        path: '/ARMDC28JEZ1/0002/Overview/Configurable-features?lang=en',
        modified: 1625136476000,
        latest_version: 'true',
        language: ['English'],
        sysrowid: 1625136531755015457,
        uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Overview/Configurable-features',
        syscollection: 'default',
      },
      Title: 'Configurable features',
      Uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Overview/Configurable-features',
      PrintableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Overview/Configurable-features',
      ClickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Overview/Configurable-features?lang=en',
      UniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Overview/Configurable-features',
      Excerpt:
        'Configurable features The AHB Cache provides configurable features. ... The AHB Cache configurable features are: Write-Through and Write-Back policy support with forceable Write-Through policy ...',
      FirstSentences: null,
    },
    {
      title: 'Invalidate by address maintenance',
      uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Operation/Maintenance/Invalidate-by-address-maintenance',
      printableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Operation/Maintenance/Invalidate-by-address-maintenance',
      clickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Operation/Maintenance/Invalidate-by-address-maintenance?lang=en',
      uniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Operation/Maintenance/Invalidate-by-address-maintenance',
      excerpt:
        'Invalidate by address maintenance Invalidate by address maintenance performs a lookup of a cache line with ... If the lookup results in a hit, then the AHB Cache invalidates the selected cache ...',
      firstSentences: null,
      summary: null,
      flags: 'IsAttachment;HasHtmlVersion;SkipSentencesScoring',
      hasHtmlVersion: true,
      hasMobileHtmlVersion: false,
      score: 10162,
      percentScore: 100.0,
      rankingInfo: null,
      rating: 0.0,
      isTopResult: false,
      isRecommendation: false,
      isUserActionView: false,
      titleHighlights: [],
      firstSentencesHighlights: [],
      excerptHighlights: [],
      printableUriHighlights: [],
      summaryHighlights: [],
      parentResult: null,
      childResults: [],
      totalNumberOfChildResults: 0,
      absentTerms: [],
      raw: {
        systitle: 'Invalidate by address maintenance ',
        document_number: 'ARMDC28JEZ1',
        document_version: '0002',
        content_type: 'technicalReferenceManual',
        systopparent: '29274137',
        sysurihash: 'ðo2ahllwfviikCQW',
        urihash: 'ðo2ahllwfviikCQW',
        sysuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Operation/Maintenance/Invalidate-by-address-maintenance',
        systransactionid: 664549,
        is_confidential: 0,
        z95xtemplatename: 'Document',
        validityscore: 0.75,
        published: 1625097600000,
        topparentid: 29274137,
        z95xtemplate: 'f322b88bf5e04c4abe6274e9375c2ff6',
        created: 1625136476000,
        sysconcepts:
          'address maintenance ; cache ; lookup ; data loss ; Secure software ; hit',
        navigationhierarchies: ['NoMatchingHierarchies'],
        attachmentparentid: 29274137,
        parentitem: '60dd9d5cfc902f3f580e7b0e',
        concepts:
          'address maintenance ; cache ; lookup ; data loss ; Secure software ; hit',
        documenttype: 'html',
        isattachment: '29274137',
        sysindexeddate: 1625136545000,
        syslanguage: ['English'],
        docshuburi: 'https://test-sitecore.developer.arm.com/documentation',
        itemid: '60dd9d60fc902f3f580e7b3d',
        transactionid: 664549,
        title: 'Invalidate by address maintenance ',
        products: ['Corelink AHB Cache'],
        date: 1625136545000,
        confidentiality: 'Non-Confidential',
        document_id: 'ARMDC28JEZ1:0002:en',
        is_topic: 1,
        navigationhierarchiesaudience: ['SoC Designers', 'Hardware Engineers'],
        audience: ['socDesigners', 'hardwareEngineers'],
        product_quality: 'REL',
        sourcetype: 'Push',
        rowid: 1625136531747612162,
        sysisattachment: '29274137',
        navigationhierarchiescontenttype: 'Technical Reference Manual',
        sysattachmentparentid: 29274137,
        size: 387,
        sysdocumenttype: 'html',
        clickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Operation/Maintenance/Invalidate-by-address-maintenance?lang=en',
        syssource: 'qa-document-service-index',
        orderingid: 1625136528143,
        syssize: 387,
        sysdate: 1625136545000,
        haslayout: '1',
        topparent: '29274137',
        label_version: '2.0',
        language_code: 'en',
        z95xpath: [
          '110d559fdea542ea9c1c8a5df7e70ef9',
          'ef82176369c34c2388bffd3138cd26f8',
        ],
        systopparentid: 29274137,
        navigationhierarchiescategories: ['IoT'],
        content_description:
          'This book describes the functionality of the components in the Arm CoreLink AHB Cache . It also provides the programming information and the signal descriptions.',
        source: 'qa-document-service-index',
        navigationhierarchiesnames: ['NoMatchingHierarchies'],
        document_revision: '0002-01',
        body_content:
          'Invalidate by address maintenance Invalidate by address maintenance performs a lookup of a cache line with a specific address. If the lookup results in a hit, then the AHB Cache invalidates the selected cache line. CAUTION Only Secure software can perform invalidate by address maintenance. Invalidating a dirty cache line can cause data loss.',
        collection: 'default',
        syssourcetype: 'Push',
        indexeddate: 1625136545000,
        filetype: 'html',
        sysclickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Operation/Maintenance/Invalidate-by-address-maintenance?lang=en',
        templateid: 'f322b88bf5e04c4abe6274e9375c2ff6',
        sysfiletype: 'html',
        path: '/ARMDC28JEZ1/0002/Operation/Maintenance/Invalidate-by-address-maintenance?lang=en',
        modified: 1625136476000,
        latest_version: 'true',
        language: ['English'],
        sysrowid: 1625136531747612162,
        uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Operation/Maintenance/Invalidate-by-address-maintenance',
        syscollection: 'default',
      },
      Title: 'Invalidate by address maintenance',
      Uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Operation/Maintenance/Invalidate-by-address-maintenance',
      PrintableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Operation/Maintenance/Invalidate-by-address-maintenance',
      ClickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Operation/Maintenance/Invalidate-by-address-maintenance?lang=en',
      UniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Operation/Maintenance/Invalidate-by-address-maintenance',
      Excerpt:
        'Invalidate by address maintenance Invalidate by address maintenance performs a lookup of a cache line with ... If the lookup results in a hit, then the AHB Cache invalidates the selected cache ...',
      FirstSentences: null,
    },
    {
      title: 'PMSVR2, saved value register 2 - Non-secure hit',
      uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/PMSVR2--saved-value-register-2---Non-secure-hit',
      printableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/PMSVR2--saved-value-register-2---Non-secure-hit',
      clickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/PMSVR2--saved-value-register-2---Non-secure-hit?lang=en',
      uniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/PMSVR2--saved-value-register-2---Non-secure-hit',
      excerpt:
        'PMSVR2, saved value register 2 - Non-secure hit Non-secure hit counter snapshot register. ... The PMSVR2 register characteristics are: Attributes Offset 0x0608 Type Read-only ... Figure 1.',
      firstSentences: null,
      summary: null,
      flags: 'IsAttachment;HasHtmlVersion;SkipSentencesScoring',
      hasHtmlVersion: true,
      hasMobileHtmlVersion: false,
      score: 10162,
      percentScore: 100.0,
      rankingInfo: null,
      rating: 0.0,
      isTopResult: false,
      isRecommendation: false,
      isUserActionView: false,
      titleHighlights: [],
      firstSentencesHighlights: [],
      excerptHighlights: [],
      printableUriHighlights: [],
      summaryHighlights: [],
      parentResult: null,
      childResults: [],
      totalNumberOfChildResults: 0,
      absentTerms: [],
      raw: {
        systitle: 'PMSVR2, saved value register 2 - Non-secure hit ',
        document_number: 'ARMDC28JEZ1',
        document_version: '0002',
        content_type: 'technicalReferenceManual',
        systopparent: '29274137',
        sysurihash: 'sWW8LVñrNbtxfbFy',
        urihash: 'sWW8LVñrNbtxfbFy',
        sysuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/PMSVR2--saved-value-register-2---Non-secure-hit',
        systransactionid: 664549,
        is_confidential: 0,
        z95xtemplatename: 'Document',
        validityscore: 1.0,
        published: 1625097600000,
        topparentid: 29274137,
        z95xtemplate: 'f322b88bf5e04c4abe6274e9375c2ff6',
        created: 1625136476000,
        sysconcepts:
          'PMSVR2 register ; Non-secure hit ; assignments ; Type Read-only ; counter snapshot',
        navigationhierarchies: ['NoMatchingHierarchies'],
        attachmentparentid: 29274137,
        parentitem: '60dd9d5cfc902f3f580e7b0e',
        concepts:
          'PMSVR2 register ; Non-secure hit ; assignments ; Type Read-only ; counter snapshot',
        documenttype: 'html',
        isattachment: '29274137',
        sysindexeddate: 1625136544000,
        syslanguage: ['English'],
        docshuburi: 'https://test-sitecore.developer.arm.com/documentation',
        itemid: '60dd9d61fc902f3f580e7b65',
        transactionid: 664549,
        title: 'PMSVR2, saved value register 2 - Non-secure hit ',
        products: ['Corelink AHB Cache'],
        date: 1625136544000,
        confidentiality: 'Non-Confidential',
        document_id: 'ARMDC28JEZ1:0002:en',
        is_topic: 1,
        navigationhierarchiesaudience: ['SoC Designers', 'Hardware Engineers'],
        audience: ['socDesigners', 'hardwareEngineers'],
        product_quality: 'REL',
        sourcetype: 'Push',
        rowid: 1625136531644333818,
        sysisattachment: '29274137',
        navigationhierarchiescontenttype: 'Technical Reference Manual',
        sysattachmentparentid: 29274137,
        size: 520,
        sysdocumenttype: 'html',
        clickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/PMSVR2--saved-value-register-2---Non-secure-hit?lang=en',
        syssource: 'qa-document-service-index',
        orderingid: 1625136528108,
        syssize: 520,
        sysdate: 1625136544000,
        haslayout: '1',
        topparent: '29274137',
        label_version: '2.0',
        language_code: 'en',
        z95xpath: [
          '110d559fdea542ea9c1c8a5df7e70ef9',
          'ef82176369c34c2388bffd3138cd26f8',
        ],
        systopparentid: 29274137,
        navigationhierarchiescategories: ['IoT'],
        content_description:
          'This book describes the functionality of the components in the Arm CoreLink AHB Cache . It also provides the programming information and the signal descriptions.',
        source: 'qa-document-service-index',
        navigationhierarchiesnames: ['NoMatchingHierarchies'],
        document_revision: '0002-01',
        body_content:
          'PMSVR2, saved value register 2 - Non-secure hit Non-secure hit counter snapshot register. The PMSVR2 register characteristics are: Attributes Offset 0x0608 Type Read-only Reset 0x0 Width 32 The following figure shows the bit assignments. Figure 1. PMSVR2 register bit assignments The following table shows the bit assignments. Table 1. PMSVR2 register bit assignments Bits Name Security Function [31:0] NSHCS Software-configurable Non-secure hit counter snapshot',
        collection: 'default',
        syssourcetype: 'Push',
        indexeddate: 1625136544000,
        filetype: 'html',
        sysclickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/PMSVR2--saved-value-register-2---Non-secure-hit?lang=en',
        templateid: 'f322b88bf5e04c4abe6274e9375c2ff6',
        sysfiletype: 'html',
        path: '/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/PMSVR2--saved-value-register-2---Non-secure-hit?lang=en',
        modified: 1625136476000,
        latest_version: 'true',
        language: ['English'],
        sysrowid: 1625136531644333818,
        uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/PMSVR2--saved-value-register-2---Non-secure-hit',
        syscollection: 'default',
      },
      Title: 'PMSVR2, saved value register 2 - Non-secure hit',
      Uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/PMSVR2--saved-value-register-2---Non-secure-hit',
      PrintableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/PMSVR2--saved-value-register-2---Non-secure-hit',
      ClickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/PMSVR2--saved-value-register-2---Non-secure-hit?lang=en',
      UniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/PMSVR2--saved-value-register-2---Non-secure-hit',
      Excerpt:
        'PMSVR2, saved value register 2 - Non-secure hit Non-secure hit counter snapshot register. ... The PMSVR2 register characteristics are: Attributes Offset 0x0608 Type Read-only ... Figure 1.',
      FirstSentences: null,
    },
    {
      title: 'PMSVR1, saved value register 1 - Secure miss',
      uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/PMSVR1--saved-value-register-1---Secure-miss',
      printableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/PMSVR1--saved-value-register-1---Secure-miss',
      clickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/PMSVR1--saved-value-register-1---Secure-miss?lang=en',
      uniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/PMSVR1--saved-value-register-1---Secure-miss',
      excerpt:
        'PMSVR1, saved value register 1 - Secure miss Secure miss counter snapshot register. ... The PMSVR1 register characteristics are: Attributes Offset 0x0604 Type Read-only Reset 0x0 ... Figure 1.',
      firstSentences: null,
      summary: null,
      flags: 'IsAttachment;HasHtmlVersion;SkipSentencesScoring',
      hasHtmlVersion: true,
      hasMobileHtmlVersion: false,
      score: 10162,
      percentScore: 100.0,
      rankingInfo: null,
      rating: 0.0,
      isTopResult: false,
      isRecommendation: false,
      isUserActionView: false,
      titleHighlights: [],
      firstSentencesHighlights: [],
      excerptHighlights: [],
      printableUriHighlights: [],
      summaryHighlights: [],
      parentResult: null,
      childResults: [],
      totalNumberOfChildResults: 0,
      absentTerms: [],
      raw: {
        systitle: 'PMSVR1, saved value register 1 - Secure miss ',
        document_number: 'ARMDC28JEZ1',
        document_version: '0002',
        content_type: 'technicalReferenceManual',
        systopparent: '29274137',
        sysurihash: 'pBQoMYYvulQv81JV',
        urihash: 'pBQoMYYvulQv81JV',
        sysuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/PMSVR1--saved-value-register-1---Secure-miss',
        systransactionid: 664549,
        is_confidential: 0,
        z95xtemplatename: 'Document',
        validityscore: 1.0,
        published: 1625097600000,
        topparentid: 29274137,
        z95xtemplate: 'f322b88bf5e04c4abe6274e9375c2ff6',
        created: 1625136476000,
        sysconcepts: 'PMSVR1 register ; assignments ; Secure ; Type Read-only',
        navigationhierarchies: ['NoMatchingHierarchies'],
        attachmentparentid: 29274137,
        parentitem: '60dd9d5cfc902f3f580e7b0e',
        concepts: 'PMSVR1 register ; assignments ; Secure ; Type Read-only',
        documenttype: 'html',
        isattachment: '29274137',
        sysindexeddate: 1625136544000,
        syslanguage: ['English'],
        docshuburi: 'https://test-sitecore.developer.arm.com/documentation',
        itemid: '60dd9d61fc902f3f580e7b64',
        transactionid: 664549,
        title: 'PMSVR1, saved value register 1 - Secure miss ',
        products: ['Corelink AHB Cache'],
        date: 1625136544000,
        confidentiality: 'Non-Confidential',
        document_id: 'ARMDC28JEZ1:0002:en',
        is_topic: 1,
        navigationhierarchiesaudience: ['SoC Designers', 'Hardware Engineers'],
        audience: ['socDesigners', 'hardwareEngineers'],
        product_quality: 'REL',
        sourcetype: 'Push',
        rowid: 1625136531588869430,
        sysisattachment: '29274137',
        navigationhierarchiescontenttype: 'Technical Reference Manual',
        sysattachmentparentid: 29274137,
        size: 492,
        sysdocumenttype: 'html',
        clickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/PMSVR1--saved-value-register-1---Secure-miss?lang=en',
        syssource: 'qa-document-service-index',
        orderingid: 1625136528108,
        syssize: 492,
        sysdate: 1625136544000,
        haslayout: '1',
        topparent: '29274137',
        label_version: '2.0',
        language_code: 'en',
        z95xpath: [
          '110d559fdea542ea9c1c8a5df7e70ef9',
          'ef82176369c34c2388bffd3138cd26f8',
        ],
        systopparentid: 29274137,
        navigationhierarchiescategories: ['IoT'],
        content_description:
          'This book describes the functionality of the components in the Arm CoreLink AHB Cache . It also provides the programming information and the signal descriptions.',
        source: 'qa-document-service-index',
        navigationhierarchiesnames: ['NoMatchingHierarchies'],
        document_revision: '0002-01',
        body_content:
          'PMSVR1, saved value register 1 - Secure miss Secure miss counter snapshot register. The PMSVR1 register characteristics are: Attributes Offset 0x0604 Type Read-only Reset 0x0 Width 32 The following figure shows the bit assignments. Figure 1. PMSVR1 register bit assignments The following table shows the bit assignments. Table 1. PMSVR1 register bit assignments Bits Name Security Function [31:0] SMCS Secure Secure miss counter snapshot',
        collection: 'default',
        syssourcetype: 'Push',
        indexeddate: 1625136544000,
        filetype: 'html',
        sysclickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/PMSVR1--saved-value-register-1---Secure-miss?lang=en',
        templateid: 'f322b88bf5e04c4abe6274e9375c2ff6',
        sysfiletype: 'html',
        path: '/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/PMSVR1--saved-value-register-1---Secure-miss?lang=en',
        modified: 1625136476000,
        latest_version: 'true',
        language: ['English'],
        sysrowid: 1625136531588869430,
        uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/PMSVR1--saved-value-register-1---Secure-miss',
        syscollection: 'default',
      },
      Title: 'PMSVR1, saved value register 1 - Secure miss',
      Uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/PMSVR1--saved-value-register-1---Secure-miss',
      PrintableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/PMSVR1--saved-value-register-1---Secure-miss',
      ClickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/PMSVR1--saved-value-register-1---Secure-miss?lang=en',
      UniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/PMSVR1--saved-value-register-1---Secure-miss',
      Excerpt:
        'PMSVR1, saved value register 1 - Secure miss Secure miss counter snapshot register. ... The PMSVR1 register characteristics are: Attributes Offset 0x0604 Type Read-only Reset 0x0 ... Figure 1.',
      FirstSentences: null,
    },
    {
      title: 'Clean and invalidate by address maintenance',
      uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Operation/Maintenance/Clean-and-invalidate-by-address-maintenance',
      printableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Operation/Maintenance/Clean-and-invalidate-by-address-maintenance',
      clickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Operation/Maintenance/Clean-and-invalidate-by-address-maintenance?lang=en',
      uniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Operation/Maintenance/Clean-and-invalidate-by-address-maintenance',
      excerpt:
        'Clean and invalidate by address maintenance The APB interface can initiate clean and invalidate ... Clean and invalidate by address maintenance combines the Clean by address maintenance and ...',
      firstSentences: null,
      summary: null,
      flags: 'IsAttachment;HasHtmlVersion;SkipSentencesScoring',
      hasHtmlVersion: true,
      hasMobileHtmlVersion: false,
      score: 10162,
      percentScore: 100.0,
      rankingInfo: null,
      rating: 0.0,
      isTopResult: false,
      isRecommendation: false,
      isUserActionView: false,
      titleHighlights: [],
      firstSentencesHighlights: [],
      excerptHighlights: [],
      printableUriHighlights: [],
      summaryHighlights: [],
      parentResult: null,
      childResults: [],
      totalNumberOfChildResults: 0,
      absentTerms: [],
      raw: {
        systitle: 'Clean and invalidate by address maintenance ',
        document_number: 'ARMDC28JEZ1',
        document_version: '0002',
        content_type: 'technicalReferenceManual',
        systopparent: '29274137',
        sysurihash: 'OS1QzksE9Z7luuGV',
        urihash: 'OS1QzksE9Z7luuGV',
        sysuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Operation/Maintenance/Clean-and-invalidate-by-address-maintenance',
        systransactionid: 664549,
        is_confidential: 0,
        z95xtemplatename: 'Document',
        validityscore: 1.0,
        published: 1625097600000,
        topparentid: 29274137,
        z95xtemplate: 'f322b88bf5e04c4abe6274e9375c2ff6',
        created: 1625136476000,
        sysconcepts:
          'address maintenance ; clean ; lookup ; hit ; cache ; APB interface ; complete ; dirty',
        navigationhierarchies: ['NoMatchingHierarchies'],
        attachmentparentid: 29274137,
        parentitem: '60dd9d5cfc902f3f580e7b0e',
        concepts:
          'address maintenance ; clean ; lookup ; hit ; cache ; APB interface ; complete ; dirty',
        documenttype: 'html',
        isattachment: '29274137',
        sysindexeddate: 1625136544000,
        syslanguage: ['English'],
        docshuburi: 'https://test-sitecore.developer.arm.com/documentation',
        itemid: '60dd9d60fc902f3f580e7b3f',
        transactionid: 664549,
        title: 'Clean and invalidate by address maintenance ',
        products: ['Corelink AHB Cache'],
        date: 1625136544000,
        confidentiality: 'Non-Confidential',
        document_id: 'ARMDC28JEZ1:0002:en',
        is_topic: 1,
        navigationhierarchiesaudience: ['SoC Designers', 'Hardware Engineers'],
        audience: ['socDesigners', 'hardwareEngineers'],
        product_quality: 'REL',
        sourcetype: 'Push',
        rowid: 1625136531543667503,
        sysisattachment: '29274137',
        navigationhierarchiescontenttype: 'Technical Reference Manual',
        sysattachmentparentid: 29274137,
        size: 709,
        sysdocumenttype: 'html',
        clickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Operation/Maintenance/Clean-and-invalidate-by-address-maintenance?lang=en',
        syssource: 'qa-document-service-index',
        orderingid: 1625136528143,
        syssize: 709,
        sysdate: 1625136544000,
        haslayout: '1',
        topparent: '29274137',
        label_version: '2.0',
        language_code: 'en',
        z95xpath: [
          '110d559fdea542ea9c1c8a5df7e70ef9',
          'ef82176369c34c2388bffd3138cd26f8',
        ],
        systopparentid: 29274137,
        navigationhierarchiescategories: ['IoT'],
        content_description:
          'This book describes the functionality of the components in the Arm CoreLink AHB Cache . It also provides the programming information and the signal descriptions.',
        source: 'qa-document-service-index',
        navigationhierarchiesnames: ['NoMatchingHierarchies'],
        document_revision: '0002-01',
        body_content:
          'Clean and invalidate by address maintenance The APB interface can initiate clean and invalidate maintenance by address. Clean and invalidate by address maintenance combines the Clean by address maintenance and Invalidate by address maintenance. The address is looked up in the cache. Depending on the result of the lookup, the AHB Cache performs a corresponding action: If the lookup results in a hit and the address is dirty, then the address is cleaned, and then invalidated. If the lookup results in a hit and the address is clean, the address is invalidated. If the lookup results in a miss, the maintenance is complete and no further action is taken.',
        collection: 'default',
        syssourcetype: 'Push',
        indexeddate: 1625136544000,
        filetype: 'html',
        sysclickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Operation/Maintenance/Clean-and-invalidate-by-address-maintenance?lang=en',
        templateid: 'f322b88bf5e04c4abe6274e9375c2ff6',
        sysfiletype: 'html',
        path: '/ARMDC28JEZ1/0002/Operation/Maintenance/Clean-and-invalidate-by-address-maintenance?lang=en',
        modified: 1625136476000,
        latest_version: 'true',
        language: ['English'],
        sysrowid: 1625136531543667503,
        uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Operation/Maintenance/Clean-and-invalidate-by-address-maintenance',
        syscollection: 'default',
      },
      Title: 'Clean and invalidate by address maintenance',
      Uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Operation/Maintenance/Clean-and-invalidate-by-address-maintenance',
      PrintableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Operation/Maintenance/Clean-and-invalidate-by-address-maintenance',
      ClickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Operation/Maintenance/Clean-and-invalidate-by-address-maintenance?lang=en',
      UniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Operation/Maintenance/Clean-and-invalidate-by-address-maintenance',
      Excerpt:
        'Clean and invalidate by address maintenance The APB interface can initiate clean and invalidate ... Clean and invalidate by address maintenance combines the Clean by address maintenance and ...',
      FirstSentences: null,
    },
    {
      title: 'PMSVR0, saved value register 0 - Secure hit',
      uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/PMSVR0--saved-value-register-0---Secure-hit',
      printableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/PMSVR0--saved-value-register-0---Secure-hit',
      clickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/PMSVR0--saved-value-register-0---Secure-hit?lang=en',
      uniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/PMSVR0--saved-value-register-0---Secure-hit',
      excerpt:
        'PMSVR0, saved value register 0 - Secure hit Secure hit counter snapshot register. ... The PMSVR0 register characteristics are: Attributes Offset 0x0600 Type Read-only Reset 0x0 ... Figure 1.',
      firstSentences: null,
      summary: null,
      flags: 'IsAttachment;HasHtmlVersion;SkipSentencesScoring',
      hasHtmlVersion: true,
      hasMobileHtmlVersion: false,
      score: 10162,
      percentScore: 100.0,
      rankingInfo: null,
      rating: 0.0,
      isTopResult: false,
      isRecommendation: false,
      isUserActionView: false,
      titleHighlights: [],
      firstSentencesHighlights: [],
      excerptHighlights: [],
      printableUriHighlights: [],
      summaryHighlights: [],
      parentResult: null,
      childResults: [],
      totalNumberOfChildResults: 0,
      absentTerms: [],
      raw: {
        systitle: 'PMSVR0, saved value register 0 - Secure hit ',
        document_number: 'ARMDC28JEZ1',
        document_version: '0002',
        content_type: 'technicalReferenceManual',
        systopparent: '29274137',
        sysurihash: 'Hoo6ScC3W1e7UEqz',
        urihash: 'Hoo6ScC3W1e7UEqz',
        sysuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/PMSVR0--saved-value-register-0---Secure-hit',
        systransactionid: 664549,
        is_confidential: 0,
        z95xtemplatename: 'Document',
        validityscore: 1.0,
        published: 1625097600000,
        topparentid: 29274137,
        z95xtemplate: 'f322b88bf5e04c4abe6274e9375c2ff6',
        created: 1625136476000,
        sysconcepts:
          'PMSVR0 register ; Secure hit ; assignments ; Type Read-only ; counter snapshot',
        navigationhierarchies: ['NoMatchingHierarchies'],
        attachmentparentid: 29274137,
        parentitem: '60dd9d5cfc902f3f580e7b0e',
        concepts:
          'PMSVR0 register ; Secure hit ; assignments ; Type Read-only ; counter snapshot',
        documenttype: 'html',
        isattachment: '29274137',
        sysindexeddate: 1625136544000,
        syslanguage: ['English'],
        docshuburi: 'https://test-sitecore.developer.arm.com/documentation',
        itemid: '60dd9d61fc902f3f580e7b63',
        transactionid: 664549,
        title: 'PMSVR0, saved value register 0 - Secure hit ',
        products: ['Corelink AHB Cache'],
        date: 1625136544000,
        confidentiality: 'Non-Confidential',
        document_id: 'ARMDC28JEZ1:0002:en',
        is_topic: 1,
        navigationhierarchiesaudience: ['SoC Designers', 'Hardware Engineers'],
        audience: ['socDesigners', 'hardwareEngineers'],
        product_quality: 'REL',
        sourcetype: 'Push',
        rowid: 1625136531505906855,
        sysisattachment: '29274137',
        navigationhierarchiescontenttype: 'Technical Reference Manual',
        sysattachmentparentid: 29274137,
        size: 488,
        sysdocumenttype: 'html',
        clickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/PMSVR0--saved-value-register-0---Secure-hit?lang=en',
        syssource: 'qa-document-service-index',
        orderingid: 1625136528108,
        syssize: 488,
        sysdate: 1625136544000,
        haslayout: '1',
        topparent: '29274137',
        label_version: '2.0',
        language_code: 'en',
        z95xpath: [
          '110d559fdea542ea9c1c8a5df7e70ef9',
          'ef82176369c34c2388bffd3138cd26f8',
        ],
        systopparentid: 29274137,
        navigationhierarchiescategories: ['IoT'],
        content_description:
          'This book describes the functionality of the components in the Arm CoreLink AHB Cache . It also provides the programming information and the signal descriptions.',
        source: 'qa-document-service-index',
        navigationhierarchiesnames: ['NoMatchingHierarchies'],
        document_revision: '0002-01',
        body_content:
          'PMSVR0, saved value register 0 - Secure hit Secure hit counter snapshot register. The PMSVR0 register characteristics are: Attributes Offset 0x0600 Type Read-only Reset 0x0 Width 32 The following figure shows the bit assignments. Figure 1. PMSVR0 register bit assignments The following table shows the bit assignments. Table 1. PMSVR0 register bit assignments Bits Name Security Function [31:0] SHCS Secure Secure hit counter snapshot',
        collection: 'default',
        syssourcetype: 'Push',
        indexeddate: 1625136544000,
        filetype: 'html',
        sysclickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/PMSVR0--saved-value-register-0---Secure-hit?lang=en',
        templateid: 'f322b88bf5e04c4abe6274e9375c2ff6',
        sysfiletype: 'html',
        path: '/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/PMSVR0--saved-value-register-0---Secure-hit?lang=en',
        modified: 1625136476000,
        latest_version: 'true',
        language: ['English'],
        sysrowid: 1625136531505906855,
        uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/PMSVR0--saved-value-register-0---Secure-hit',
        syscollection: 'default',
      },
      Title: 'PMSVR0, saved value register 0 - Secure hit',
      Uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/PMSVR0--saved-value-register-0---Secure-hit',
      PrintableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/PMSVR0--saved-value-register-0---Secure-hit',
      ClickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/PMSVR0--saved-value-register-0---Secure-hit?lang=en',
      UniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/PMSVR0--saved-value-register-0---Secure-hit',
      Excerpt:
        'PMSVR0, saved value register 0 - Secure hit Secure hit counter snapshot register. ... The PMSVR0 register characteristics are: Attributes Offset 0x0600 Type Read-only Reset 0x0 ... Figure 1.',
      FirstSentences: null,
    },
    {
      title: 'PMSVR3, saved value register 3 - Non-secure miss',
      uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/PMSVR3--saved-value-register-3---Non-secure-miss',
      printableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/PMSVR3--saved-value-register-3---Non-secure-miss',
      clickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/PMSVR3--saved-value-register-3---Non-secure-miss?lang=en',
      uniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/PMSVR3--saved-value-register-3---Non-secure-miss',
      excerpt:
        'PMSVR3, saved value register 3 - Non-secure miss Non-secure miss counter snapshot register. ... The PMSVR3 register characteristics are: Attributes Offset 0x060C Type Read-only ... Figure 1.',
      firstSentences: null,
      summary: null,
      flags: 'IsAttachment;HasHtmlVersion;SkipSentencesScoring',
      hasHtmlVersion: true,
      hasMobileHtmlVersion: false,
      score: 10162,
      percentScore: 100.0,
      rankingInfo: null,
      rating: 0.0,
      isTopResult: false,
      isRecommendation: false,
      isUserActionView: false,
      titleHighlights: [],
      firstSentencesHighlights: [],
      excerptHighlights: [],
      printableUriHighlights: [],
      summaryHighlights: [],
      parentResult: null,
      childResults: [],
      totalNumberOfChildResults: 0,
      absentTerms: [],
      raw: {
        systitle: 'PMSVR3, saved value register 3 - Non-secure miss ',
        document_number: 'ARMDC28JEZ1',
        document_version: '0002',
        content_type: 'technicalReferenceManual',
        systopparent: '29274137',
        sysurihash: 'POQqNMrIdBvqnOiY',
        urihash: 'POQqNMrIdBvqnOiY',
        sysuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/PMSVR3--saved-value-register-3---Non-secure-miss',
        systransactionid: 664549,
        is_confidential: 0,
        z95xtemplatename: 'Document',
        validityscore: 1.0,
        published: 1625097600000,
        topparentid: 29274137,
        z95xtemplate: 'f322b88bf5e04c4abe6274e9375c2ff6',
        created: 1625136476000,
        sysconcepts:
          'PMSVR3 register ; assignments ; Non-secure ; Type Read-only ; counter snapshot',
        navigationhierarchies: ['NoMatchingHierarchies'],
        attachmentparentid: 29274137,
        parentitem: '60dd9d5cfc902f3f580e7b0e',
        concepts:
          'PMSVR3 register ; assignments ; Non-secure ; Type Read-only ; counter snapshot',
        documenttype: 'html',
        isattachment: '29274137',
        sysindexeddate: 1625136544000,
        syslanguage: ['English'],
        docshuburi: 'https://test-sitecore.developer.arm.com/documentation',
        itemid: '60dd9d61fc902f3f580e7b66',
        transactionid: 664549,
        title: 'PMSVR3, saved value register 3 - Non-secure miss ',
        products: ['Corelink AHB Cache'],
        date: 1625136544000,
        confidentiality: 'Non-Confidential',
        document_id: 'ARMDC28JEZ1:0002:en',
        is_topic: 1,
        navigationhierarchiesaudience: ['SoC Designers', 'Hardware Engineers'],
        audience: ['socDesigners', 'hardwareEngineers'],
        product_quality: 'REL',
        sourcetype: 'Push',
        rowid: 1625136531461425526,
        sysisattachment: '29274137',
        navigationhierarchiescontenttype: 'Technical Reference Manual',
        sysattachmentparentid: 29274137,
        size: 524,
        sysdocumenttype: 'html',
        clickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/PMSVR3--saved-value-register-3---Non-secure-miss?lang=en',
        syssource: 'qa-document-service-index',
        orderingid: 1625136528030,
        syssize: 524,
        sysdate: 1625136544000,
        haslayout: '1',
        topparent: '29274137',
        label_version: '2.0',
        language_code: 'en',
        z95xpath: [
          '110d559fdea542ea9c1c8a5df7e70ef9',
          'ef82176369c34c2388bffd3138cd26f8',
        ],
        systopparentid: 29274137,
        navigationhierarchiescategories: ['IoT'],
        content_description:
          'This book describes the functionality of the components in the Arm CoreLink AHB Cache . It also provides the programming information and the signal descriptions.',
        source: 'qa-document-service-index',
        navigationhierarchiesnames: ['NoMatchingHierarchies'],
        document_revision: '0002-01',
        body_content:
          'PMSVR3, saved value register 3 - Non-secure miss Non-secure miss counter snapshot register. The PMSVR3 register characteristics are: Attributes Offset 0x060C Type Read-only Reset 0x0 Width 32 The following figure shows the bit assignments. Figure 1. PMSVR3 register bit assignments The following table shows the bit assignments. Table 1. PMSVR3 register bit assignments Bits Name Security Function [31:0] NSMCS Software-configurable Non-secure miss counter snapshot',
        collection: 'default',
        syssourcetype: 'Push',
        indexeddate: 1625136544000,
        filetype: 'html',
        sysclickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/PMSVR3--saved-value-register-3---Non-secure-miss?lang=en',
        templateid: 'f322b88bf5e04c4abe6274e9375c2ff6',
        sysfiletype: 'html',
        path: '/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/PMSVR3--saved-value-register-3---Non-secure-miss?lang=en',
        modified: 1625136476000,
        latest_version: 'true',
        language: ['English'],
        sysrowid: 1625136531461425526,
        uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/PMSVR3--saved-value-register-3---Non-secure-miss',
        syscollection: 'default',
      },
      Title: 'PMSVR3, saved value register 3 - Non-secure miss',
      Uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/PMSVR3--saved-value-register-3---Non-secure-miss',
      PrintableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/PMSVR3--saved-value-register-3---Non-secure-miss',
      ClickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/PMSVR3--saved-value-register-3---Non-secure-miss?lang=en',
      UniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/PMSVR3--saved-value-register-3---Non-secure-miss',
      Excerpt:
        'PMSVR3, saved value register 3 - Non-secure miss Non-secure miss counter snapshot register. ... The PMSVR3 register characteristics are: Attributes Offset 0x060C Type Read-only ... Figure 1.',
      FirstSentences: null,
    },
    {
      title: 'SECHIT, Secure transfers hit register',
      uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/SECHIT--Secure-transfers-hit-register',
      printableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/SECHIT--Secure-transfers-hit-register',
      clickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/SECHIT--Secure-transfers-hit-register?lang=en',
      uniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/SECHIT--Secure-transfers-hit-register',
      excerpt:
        'SECHIT, Secure transfers hit register The SECHIT register displays the value of the Secure ... The SECHIT register characteristics are: Attributes Offset 0x0300 Type Read-only ... Figure 1.',
      firstSentences: null,
      summary: null,
      flags: 'IsAttachment;HasHtmlVersion;SkipSentencesScoring',
      hasHtmlVersion: true,
      hasMobileHtmlVersion: false,
      score: 10162,
      percentScore: 100.0,
      rankingInfo: null,
      rating: 0.0,
      isTopResult: false,
      isRecommendation: false,
      isUserActionView: false,
      titleHighlights: [],
      firstSentencesHighlights: [],
      excerptHighlights: [],
      printableUriHighlights: [],
      summaryHighlights: [],
      parentResult: null,
      childResults: [],
      totalNumberOfChildResults: 0,
      absentTerms: [],
      raw: {
        systitle: 'SECHIT, Secure transfers hit register ',
        document_number: 'ARMDC28JEZ1',
        document_version: '0002',
        content_type: 'technicalReferenceManual',
        systopparent: '29274137',
        sysurihash: '37zmUjxlh4R45Hek',
        urihash: '37zmUjxlh4R45Hek',
        sysuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/SECHIT--Secure-transfers-hit-register',
        systransactionid: 664549,
        is_confidential: 0,
        z95xtemplatename: 'Document',
        validityscore: 1.0,
        published: 1625097600000,
        topparentid: 29274137,
        z95xtemplate: 'f322b88bf5e04c4abe6274e9375c2ff6',
        created: 1625136476000,
        sysconcepts:
          'SECHIT register ; Secure transfers ; assignments ; hit ; Type Read-only ; cache',
        navigationhierarchies: ['NoMatchingHierarchies'],
        attachmentparentid: 29274137,
        parentitem: '60dd9d5cfc902f3f580e7b0e',
        concepts:
          'SECHIT register ; Secure transfers ; assignments ; hit ; Type Read-only ; cache',
        documenttype: 'html',
        isattachment: '29274137',
        sysindexeddate: 1625136544000,
        syslanguage: ['English'],
        docshuburi: 'https://test-sitecore.developer.arm.com/documentation',
        itemid: '60dd9d61fc902f3f580e7b5d',
        transactionid: 664549,
        title: 'SECHIT, Secure transfers hit register ',
        products: ['Corelink AHB Cache'],
        date: 1625136544000,
        confidentiality: 'Non-Confidential',
        document_id: 'ARMDC28JEZ1:0002:en',
        is_topic: 1,
        navigationhierarchiesaudience: ['SoC Designers', 'Hardware Engineers'],
        audience: ['socDesigners', 'hardwareEngineers'],
        product_quality: 'REL',
        sourcetype: 'Push',
        rowid: 1625136531365270958,
        sysisattachment: '29274137',
        navigationhierarchiescontenttype: 'Technical Reference Manual',
        sysattachmentparentid: 29274137,
        size: 537,
        sysdocumenttype: 'html',
        clickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/SECHIT--Secure-transfers-hit-register?lang=en',
        syssource: 'qa-document-service-index',
        orderingid: 1625136528030,
        syssize: 537,
        sysdate: 1625136544000,
        haslayout: '1',
        topparent: '29274137',
        label_version: '2.0',
        language_code: 'en',
        z95xpath: [
          '110d559fdea542ea9c1c8a5df7e70ef9',
          'ef82176369c34c2388bffd3138cd26f8',
        ],
        systopparentid: 29274137,
        navigationhierarchiescategories: ['IoT'],
        content_description:
          'This book describes the functionality of the components in the Arm CoreLink AHB Cache . It also provides the programming information and the signal descriptions.',
        source: 'qa-document-service-index',
        navigationhierarchiesnames: ['NoMatchingHierarchies'],
        document_revision: '0002-01',
        body_content:
          'SECHIT, Secure transfers hit register The SECHIT register displays the value of the Secure hit counter. The SECHIT register characteristics are: Attributes Offset 0x0300 Type Read-only Reset 0x0 Width 32 The following figure shows the bit assignments. Figure 1. SECHIT register bit assignments The following table shows the bit assignments. Table 1. SECHIT register bit assignments Bits Name Security Function [31:0] SECHITCNT Secure The number of Secure transfers that have hit the cache.',
        collection: 'default',
        syssourcetype: 'Push',
        indexeddate: 1625136544000,
        filetype: 'html',
        sysclickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/SECHIT--Secure-transfers-hit-register?lang=en',
        templateid: 'f322b88bf5e04c4abe6274e9375c2ff6',
        sysfiletype: 'html',
        path: '/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/SECHIT--Secure-transfers-hit-register?lang=en',
        modified: 1625136476000,
        latest_version: 'true',
        language: ['English'],
        sysrowid: 1625136531365270958,
        uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/SECHIT--Secure-transfers-hit-register',
        syscollection: 'default',
      },
      Title: 'SECHIT, Secure transfers hit register',
      Uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/SECHIT--Secure-transfers-hit-register',
      PrintableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/SECHIT--Secure-transfers-hit-register',
      ClickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/SECHIT--Secure-transfers-hit-register?lang=en',
      UniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/SECHIT--Secure-transfers-hit-register',
      Excerpt:
        'SECHIT, Secure transfers hit register The SECHIT register displays the value of the Secure ... The SECHIT register characteristics are: Attributes Offset 0x0300 Type Read-only ... Figure 1.',
      FirstSentences: null,
    },
    {
      title: 'Use Non-secure software to check cache enable status',
      uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Using-software-to-program-the-AHB-Cache/Use-Non-secure-software-to-check-cache-enable-status',
      printableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Using-software-to-program-the-AHB-Cache/Use-Non-secure-software-to-check-cache-enable-status',
      clickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Using-software-to-program-the-AHB-Cache/Use-Non-secure-software-to-check-cache-enable-status?lang=en',
      uniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Using-software-to-program-the-AHB-Cache/Use-Non-secure-software-to-check-cache-enable-status',
      excerpt:
        'Use Non-secure software to check cache enable status Non-secure software can check the cache enable ... About this task To allow Non-secure software to check the cache enable state, Secure ...',
      firstSentences: null,
      summary: null,
      flags: 'IsAttachment;HasHtmlVersion;SkipSentencesScoring',
      hasHtmlVersion: true,
      hasMobileHtmlVersion: false,
      score: 10162,
      percentScore: 100.0,
      rankingInfo: null,
      rating: 0.0,
      isTopResult: false,
      isRecommendation: false,
      isUserActionView: false,
      titleHighlights: [],
      firstSentencesHighlights: [],
      excerptHighlights: [],
      printableUriHighlights: [],
      summaryHighlights: [],
      parentResult: null,
      childResults: [],
      totalNumberOfChildResults: 0,
      absentTerms: [],
      raw: {
        systitle: 'Use Non-secure software to check cache enable status ',
        document_number: 'ARMDC28JEZ1',
        document_version: '0002',
        content_type: 'technicalReferenceManual',
        systopparent: '29274137',
        sysurihash: '8KI6EXEhsWzS4Ig3',
        urihash: '8KI6EXEhsWzS4Ig3',
        sysuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Using-software-to-program-the-AHB-Cache/Use-Non-secure-software-to-check-cache-enable-status',
        systransactionid: 664549,
        is_confidential: 0,
        z95xtemplatename: 'Document',
        validityscore: 1.0,
        published: 1625097600000,
        topparentid: 29274137,
        z95xtemplate: 'f322b88bf5e04c4abe6274e9375c2ff6',
        created: 1625136476000,
        sysconcepts:
          'Non-secure software ; cache ; NSEC ; register ; expectations',
        navigationhierarchies: ['NoMatchingHierarchies'],
        attachmentparentid: 29274137,
        parentitem: '60dd9d5cfc902f3f580e7b0e',
        concepts:
          'Non-secure software ; cache ; NSEC ; register ; expectations',
        documenttype: 'html',
        isattachment: '29274137',
        sysindexeddate: 1625136544000,
        syslanguage: ['English'],
        docshuburi: 'https://test-sitecore.developer.arm.com/documentation',
        itemid: '60dd9d61fc902f3f580e7b7e',
        transactionid: 664549,
        title: 'Use Non-secure software to check cache enable status ',
        products: ['Corelink AHB Cache'],
        date: 1625136544000,
        confidentiality: 'Non-Confidential',
        document_id: 'ARMDC28JEZ1:0002:en',
        is_topic: 1,
        navigationhierarchiesaudience: ['SoC Designers', 'Hardware Engineers'],
        audience: ['socDesigners', 'hardwareEngineers'],
        product_quality: 'REL',
        sourcetype: 'Push',
        rowid: 1625136531139445699,
        sysisattachment: '29274137',
        navigationhierarchiescontenttype: 'Technical Reference Manual',
        sysattachmentparentid: 29274137,
        size: 623,
        sysdocumenttype: 'html',
        clickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Using-software-to-program-the-AHB-Cache/Use-Non-secure-software-to-check-cache-enable-status?lang=en',
        syssource: 'qa-document-service-index',
        orderingid: 1625136527983,
        syssize: 623,
        sysdate: 1625136544000,
        haslayout: '1',
        topparent: '29274137',
        label_version: '2.0',
        language_code: 'en',
        z95xpath: [
          '110d559fdea542ea9c1c8a5df7e70ef9',
          'ef82176369c34c2388bffd3138cd26f8',
        ],
        systopparentid: 29274137,
        navigationhierarchiescategories: ['IoT'],
        content_description:
          'This book describes the functionality of the components in the Arm CoreLink AHB Cache . It also provides the programming information and the signal descriptions.',
        source: 'qa-document-service-index',
        navigationhierarchiesnames: ['NoMatchingHierarchies'],
        document_revision: '0002-01',
        body_content:
          'Use Non-secure software to check cache enable status Non-secure software can check the cache enable status. About this task To allow Non-secure software to check the cache enable state, Secure software writes 0x1 to the ALLOW_NSEC_ENABLE_READ field in the CTRL register. Non-secure software can then perform the following steps: Procedure Read the NSEC_ENABLE_READ_ALLOWED field in the NSEC_ACCESS register to check that it can read the cache enable state. The field should be set to 0x1. Check the CACHE_ENABLED register field value matches with expectations.',
        collection: 'default',
        syssourcetype: 'Push',
        indexeddate: 1625136544000,
        filetype: 'html',
        sysclickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Using-software-to-program-the-AHB-Cache/Use-Non-secure-software-to-check-cache-enable-status?lang=en',
        templateid: 'f322b88bf5e04c4abe6274e9375c2ff6',
        sysfiletype: 'html',
        path: '/ARMDC28JEZ1/0002/Using-software-to-program-the-AHB-Cache/Use-Non-secure-software-to-check-cache-enable-status?lang=en',
        modified: 1625136476000,
        latest_version: 'true',
        language: ['English'],
        sysrowid: 1625136531139445699,
        uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Using-software-to-program-the-AHB-Cache/Use-Non-secure-software-to-check-cache-enable-status',
        syscollection: 'default',
      },
      Title: 'Use Non-secure software to check cache enable status',
      Uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Using-software-to-program-the-AHB-Cache/Use-Non-secure-software-to-check-cache-enable-status',
      PrintableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Using-software-to-program-the-AHB-Cache/Use-Non-secure-software-to-check-cache-enable-status',
      ClickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Using-software-to-program-the-AHB-Cache/Use-Non-secure-software-to-check-cache-enable-status?lang=en',
      UniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Using-software-to-program-the-AHB-Cache/Use-Non-secure-software-to-check-cache-enable-status',
      Excerpt:
        'Use Non-secure software to check cache enable status Non-secure software can check the cache enable ... About this task To allow Non-secure software to check the cache enable state, Secure ...',
      FirstSentences: null,
    },
    {
      title: 'PIDR5, peripheral ID register 5',
      uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/PIDR5--peripheral-ID-register-5',
      printableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/PIDR5--peripheral-ID-register-5',
      clickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/PIDR5--peripheral-ID-register-5?lang=en',
      uniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/PIDR5--peripheral-ID-register-5',
      excerpt:
        'PIDR5, peripheral ID register 5 Peripheral ID 5. ... The PIDR5 register characteristics are: Attributes Offset 0x0FD4 Type Read-only Reset 0x0 Width 32 The following figure shows ... Figure 1.',
      firstSentences: null,
      summary: null,
      flags: 'IsAttachment;HasHtmlVersion;SkipSentencesScoring',
      hasHtmlVersion: true,
      hasMobileHtmlVersion: false,
      score: 10162,
      percentScore: 100.0,
      rankingInfo: null,
      rating: 0.0,
      isTopResult: false,
      isRecommendation: false,
      isUserActionView: false,
      titleHighlights: [],
      firstSentencesHighlights: [],
      excerptHighlights: [],
      printableUriHighlights: [],
      summaryHighlights: [],
      parentResult: null,
      childResults: [],
      totalNumberOfChildResults: 0,
      absentTerms: [],
      raw: {
        systitle: 'PIDR5, peripheral ID register 5 ',
        document_number: 'ARMDC28JEZ1',
        document_version: '0002',
        content_type: 'technicalReferenceManual',
        systopparent: '29274137',
        sysurihash: 'WTñDKFv4vT9yneBj',
        urihash: 'WTñDKFv4vT9yneBj',
        sysuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/PIDR5--peripheral-ID-register-5',
        systransactionid: 664549,
        is_confidential: 0,
        z95xtemplatename: 'Document',
        validityscore: 1.0,
        published: 1625097600000,
        topparentid: 29274137,
        z95xtemplate: 'f322b88bf5e04c4abe6274e9375c2ff6',
        created: 1625136476000,
        sysconcepts: 'PIDR5 register ; assignments ; Type Read-only',
        navigationhierarchies: ['NoMatchingHierarchies'],
        attachmentparentid: 29274137,
        parentitem: '60dd9d5cfc902f3f580e7b0e',
        concepts: 'PIDR5 register ; assignments ; Type Read-only',
        documenttype: 'html',
        isattachment: '29274137',
        sysindexeddate: 1625136544000,
        syslanguage: ['English'],
        docshuburi: 'https://test-sitecore.developer.arm.com/documentation',
        itemid: '60dd9d61fc902f3f580e7b6b',
        transactionid: 664549,
        title: 'PIDR5, peripheral ID register 5 ',
        products: ['Corelink AHB Cache'],
        date: 1625136544000,
        confidentiality: 'Non-Confidential',
        document_id: 'ARMDC28JEZ1:0002:en',
        is_topic: 1,
        navigationhierarchiesaudience: ['SoC Designers', 'Hardware Engineers'],
        audience: ['socDesigners', 'hardwareEngineers'],
        product_quality: 'REL',
        sourcetype: 'Push',
        rowid: 1625136531136764889,
        sysisattachment: '29274137',
        navigationhierarchiescontenttype: 'Technical Reference Manual',
        sysattachmentparentid: 29274137,
        size: 452,
        sysdocumenttype: 'html',
        clickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/PIDR5--peripheral-ID-register-5?lang=en',
        syssource: 'qa-document-service-index',
        orderingid: 1625136528108,
        syssize: 452,
        sysdate: 1625136544000,
        haslayout: '1',
        topparent: '29274137',
        label_version: '2.0',
        language_code: 'en',
        z95xpath: [
          '110d559fdea542ea9c1c8a5df7e70ef9',
          'ef82176369c34c2388bffd3138cd26f8',
        ],
        systopparentid: 29274137,
        navigationhierarchiescategories: ['IoT'],
        content_description:
          'This book describes the functionality of the components in the Arm CoreLink AHB Cache . It also provides the programming information and the signal descriptions.',
        source: 'qa-document-service-index',
        navigationhierarchiesnames: ['NoMatchingHierarchies'],
        document_revision: '0002-01',
        body_content:
          'PIDR5, peripheral ID register 5 Peripheral ID 5. The PIDR5 register characteristics are: Attributes Offset 0x0FD4 Type Read-only Reset 0x0 Width 32 The following figure shows the bit assignments. Figure 1. PIDR5 register bit assignments The following table shows the bit assignments. Table 1. PIDR5 register bit assignments Bits Name Security Function [31:0] RESERVED_0 Non-secure Read-As-Zero, Writes Ignored.',
        collection: 'default',
        syssourcetype: 'Push',
        indexeddate: 1625136544000,
        filetype: 'html',
        sysclickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/PIDR5--peripheral-ID-register-5?lang=en',
        templateid: 'f322b88bf5e04c4abe6274e9375c2ff6',
        sysfiletype: 'html',
        path: '/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/PIDR5--peripheral-ID-register-5?lang=en',
        modified: 1625136476000,
        latest_version: 'true',
        language: ['English'],
        sysrowid: 1625136531136764889,
        uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/PIDR5--peripheral-ID-register-5',
        syscollection: 'default',
      },
      Title: 'PIDR5, peripheral ID register 5',
      Uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/PIDR5--peripheral-ID-register-5',
      PrintableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/PIDR5--peripheral-ID-register-5',
      ClickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/PIDR5--peripheral-ID-register-5?lang=en',
      UniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/PIDR5--peripheral-ID-register-5',
      Excerpt:
        'PIDR5, peripheral ID register 5 Peripheral ID 5. ... The PIDR5 register characteristics are: Attributes Offset 0x0FD4 Type Read-only Reset 0x0 Width 32 The following figure shows ... Figure 1.',
      FirstSentences: null,
    },
    {
      title: 'Performance monitoring',
      uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Operation/Performance-monitoring',
      printableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Operation/Performance-monitoring',
      clickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Operation/Performance-monitoring?lang=en',
      uniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Operation/Performance-monitoring',
      excerpt:
        'Performance monitoring The AHB Cache provides statistical counters to record cache hits and misses. ... Non-cacheable accesses and debug transactions are not counted.',
      firstSentences: null,
      summary: null,
      flags: 'IsAttachment;HasHtmlVersion;SkipSentencesScoring',
      hasHtmlVersion: true,
      hasMobileHtmlVersion: false,
      score: 9985,
      percentScore: 100.0,
      rankingInfo: null,
      rating: 0.0,
      isTopResult: false,
      isRecommendation: false,
      isUserActionView: false,
      titleHighlights: [],
      firstSentencesHighlights: [],
      excerptHighlights: [],
      printableUriHighlights: [],
      summaryHighlights: [],
      parentResult: null,
      childResults: [],
      totalNumberOfChildResults: 0,
      absentTerms: [],
      raw: {
        systitle: 'Performance monitoring ',
        document_number: 'ARMDC28JEZ1',
        document_version: '0002',
        content_type: 'technicalReferenceManual',
        systopparent: '29274137',
        sysurihash: 'MHGñcH4Vc2ZZz899',
        urihash: 'MHGñcH4Vc2ZZz899',
        sysuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Operation/Performance-monitoring',
        systransactionid: 664549,
        is_confidential: 0,
        z95xtemplatename: 'Document',
        validityscore: 1.0,
        published: 1625097600000,
        topparentid: 29274137,
        z95xtemplate: 'f322b88bf5e04c4abe6274e9375c2ff6',
        created: 1625136476000,
        sysconcepts:
          'Secure software ; counters ; misses ; hits ; cache ; accesses ; control register ; configuration ; transactions',
        navigationhierarchies: ['NoMatchingHierarchies'],
        attachmentparentid: 29274137,
        parentitem: '60dd9d5cfc902f3f580e7b0e',
        concepts:
          'Secure software ; counters ; misses ; hits ; cache ; accesses ; control register ; configuration ; transactions',
        documenttype: 'html',
        isattachment: '29274137',
        sysindexeddate: 1625136549000,
        syslanguage: ['English'],
        docshuburi: 'https://test-sitecore.developer.arm.com/documentation',
        itemid: '60dd9d60fc902f3f580e7b38',
        transactionid: 664549,
        title: 'Performance monitoring ',
        products: ['Corelink AHB Cache'],
        date: 1625136549000,
        confidentiality: 'Non-Confidential',
        document_id: 'ARMDC28JEZ1:0002:en',
        is_topic: 1,
        navigationhierarchiesaudience: ['SoC Designers', 'Hardware Engineers'],
        audience: ['socDesigners', 'hardwareEngineers'],
        product_quality: 'REL',
        sourcetype: 'Push',
        rowid: 1625136536538823162,
        sysisattachment: '29274137',
        navigationhierarchiescontenttype: 'Technical Reference Manual',
        sysattachmentparentid: 29274137,
        size: 692,
        sysdocumenttype: 'html',
        clickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Operation/Performance-monitoring?lang=en',
        syssource: 'qa-document-service-index',
        orderingid: 1625136528143,
        syssize: 692,
        sysdate: 1625136549000,
        haslayout: '1',
        topparent: '29274137',
        label_version: '2.0',
        language_code: 'en',
        z95xpath: [
          '110d559fdea542ea9c1c8a5df7e70ef9',
          'ef82176369c34c2388bffd3138cd26f8',
        ],
        systopparentid: 29274137,
        navigationhierarchiescategories: ['IoT'],
        content_description:
          'This book describes the functionality of the components in the Arm CoreLink AHB Cache . It also provides the programming information and the signal descriptions.',
        source: 'qa-document-service-index',
        navigationhierarchiesnames: ['NoMatchingHierarchies'],
        document_revision: '0002-01',
        body_content:
          'Performance monitoring The AHB Cache provides statistical counters to record cache hits and misses. Non-cacheable accesses and debug transactions are not counted. The statistical counters are available in every configuration. Four counters are available for performance monitoring. Secure and Non-secure hits and misses are counted separately on dedicated counters. Secure software By default, the counters are only visible to Secure software. Non-secure software Secure software can enable Non-secure software to access the Non-secure counters. For more information, see CTRL, control register. However, Non-secure software cannot access the Secure counters.',
        collection: 'default',
        syssourcetype: 'Push',
        indexeddate: 1625136549000,
        filetype: 'html',
        sysclickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Operation/Performance-monitoring?lang=en',
        templateid: 'f322b88bf5e04c4abe6274e9375c2ff6',
        sysfiletype: 'html',
        path: '/ARMDC28JEZ1/0002/Operation/Performance-monitoring?lang=en',
        modified: 1625136476000,
        latest_version: 'true',
        language: ['English'],
        sysrowid: 1625136536538823162,
        uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Operation/Performance-monitoring',
        syscollection: 'default',
      },
      Title: 'Performance monitoring',
      Uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Operation/Performance-monitoring',
      PrintableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Operation/Performance-monitoring',
      ClickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Operation/Performance-monitoring?lang=en',
      UniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Operation/Performance-monitoring',
      Excerpt:
        'Performance monitoring The AHB Cache provides statistical counters to record cache hits and misses. ... Non-cacheable accesses and debug transactions are not counted.',
      FirstSentences: null,
    },
    {
      title: 'Exclusive access sequences',
      uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Interfaces/AHB-interface/Exclusive-access-sequences',
      printableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Interfaces/AHB-interface/Exclusive-access-sequences',
      clickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Interfaces/AHB-interface/Exclusive-access-sequences?lang=en',
      uniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Interfaces/AHB-interface/Exclusive-access-sequences',
      excerpt:
        'Exclusive access sequences The AHB interface supports exclusive accesses. ... Exclusive accesses are triggered by hexcl_s and hexcl_m. Exclusive cacheable accesses are looked up in the cache.',
      firstSentences: null,
      summary: null,
      flags: 'IsAttachment;HasHtmlVersion;SkipSentencesScoring',
      hasHtmlVersion: true,
      hasMobileHtmlVersion: false,
      score: 9985,
      percentScore: 100.0,
      rankingInfo: null,
      rating: 0.0,
      isTopResult: false,
      isRecommendation: false,
      isUserActionView: false,
      titleHighlights: [],
      firstSentencesHighlights: [],
      excerptHighlights: [],
      printableUriHighlights: [],
      summaryHighlights: [],
      parentResult: null,
      childResults: [],
      totalNumberOfChildResults: 0,
      absentTerms: [],
      raw: {
        systitle: 'Exclusive access sequences ',
        document_number: 'ARMDC28JEZ1',
        document_version: '0002',
        content_type: 'technicalReferenceManual',
        systopparent: '29274137',
        sysurihash: 'fA22CZnpuke4adPw',
        urihash: 'fA22CZnpuke4adPw',
        sysuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Interfaces/AHB-interface/Exclusive-access-sequences',
        systransactionid: 664549,
        is_confidential: 0,
        z95xtemplatename: 'Document',
        validityscore: 1.0,
        published: 1625097600000,
        topparentid: 29274137,
        z95xtemplate: 'f322b88bf5e04c4abe6274e9375c2ff6',
        created: 1625136476000,
        sysconcepts:
          'Exclusive accesses ; cache ; hexcl ; AHB ; Integration Manual ; u00AE CoreLink ; Master interface ; linefill',
        navigationhierarchies: ['NoMatchingHierarchies'],
        attachmentparentid: 29274137,
        parentitem: '60dd9d5cfc902f3f580e7b0e',
        concepts:
          'Exclusive accesses ; cache ; hexcl ; AHB ; Integration Manual ; u00AE CoreLink ; Master interface ; linefill',
        documenttype: 'html',
        isattachment: '29274137',
        sysindexeddate: 1625136546000,
        syslanguage: ['English'],
        docshuburi: 'https://test-sitecore.developer.arm.com/documentation',
        itemid: '60dd9d5ffc902f3f580e7b24',
        transactionid: 664549,
        title: 'Exclusive access sequences ',
        products: ['Corelink AHB Cache'],
        date: 1625136546000,
        confidentiality: 'Non-Confidential',
        document_id: 'ARMDC28JEZ1:0002:en',
        is_topic: 1,
        navigationhierarchiesaudience: ['SoC Designers', 'Hardware Engineers'],
        audience: ['socDesigners', 'hardwareEngineers'],
        product_quality: 'REL',
        sourcetype: 'Push',
        rowid: 1625136532847084672,
        sysisattachment: '29274137',
        navigationhierarchiescontenttype: 'Technical Reference Manual',
        sysattachmentparentid: 29274137,
        size: 607,
        sysdocumenttype: 'html',
        clickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Interfaces/AHB-interface/Exclusive-access-sequences?lang=en',
        syssource: 'qa-document-service-index',
        orderingid: 1625136528191,
        syssize: 607,
        sysdate: 1625136546000,
        haslayout: '1',
        topparent: '29274137',
        label_version: '2.0',
        language_code: 'en',
        z95xpath: [
          '110d559fdea542ea9c1c8a5df7e70ef9',
          'ef82176369c34c2388bffd3138cd26f8',
        ],
        systopparentid: 29274137,
        navigationhierarchiescategories: ['IoT'],
        content_description:
          'This book describes the functionality of the components in the Arm CoreLink AHB Cache . It also provides the programming information and the signal descriptions.',
        source: 'qa-document-service-index',
        navigationhierarchiesnames: ['NoMatchingHierarchies'],
        document_revision: '0002-01',
        body_content:
          'Exclusive access sequences The AHB interface supports exclusive accesses. Exclusive accesses are triggered by hexcl_s and hexcl_m. Exclusive cacheable accesses are looked up in the cache. If the result is a hit, then the line is cleaned and invalidated before the access proceeds. Then the access continues as an exclusive non-cacheable access and is forwarded to the AHB Master interface. For more information, see the Exclusive access section of the Arm\\u00AE CoreLink\\u2122 AHB Cache Configuration and Integration Manual. Exclusive accesses do not trigger a linefill.',
        collection: 'default',
        syssourcetype: 'Push',
        indexeddate: 1625136546000,
        filetype: 'html',
        sysclickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Interfaces/AHB-interface/Exclusive-access-sequences?lang=en',
        templateid: 'f322b88bf5e04c4abe6274e9375c2ff6',
        sysfiletype: 'html',
        path: '/ARMDC28JEZ1/0002/Interfaces/AHB-interface/Exclusive-access-sequences?lang=en',
        modified: 1625136476000,
        latest_version: 'true',
        language: ['English'],
        sysrowid: 1625136532847084672,
        uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Interfaces/AHB-interface/Exclusive-access-sequences',
        syscollection: 'default',
      },
      Title: 'Exclusive access sequences',
      Uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Interfaces/AHB-interface/Exclusive-access-sequences',
      PrintableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Interfaces/AHB-interface/Exclusive-access-sequences',
      ClickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Interfaces/AHB-interface/Exclusive-access-sequences?lang=en',
      UniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Interfaces/AHB-interface/Exclusive-access-sequences',
      Excerpt:
        'Exclusive access sequences The AHB interface supports exclusive accesses. ... Exclusive accesses are triggered by hexcl_s and hexcl_m. Exclusive cacheable accesses are looked up in the cache.',
      FirstSentences: null,
    },
    {
      title: 'Error responses',
      uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Interfaces/AHB-interface/Error-responses',
      printableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Interfaces/AHB-interface/Error-responses',
      clickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Interfaces/AHB-interface/Error-responses?lang=en',
      uniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Interfaces/AHB-interface/Error-responses',
      excerpt:
        'Error responses The AHB Cache operates transparently when disabled, without any latency added. ... The AHB Cache forwards the error response from the master interface to the slave interface ...',
      firstSentences: null,
      summary: null,
      flags: 'IsAttachment;HasHtmlVersion;SkipSentencesScoring',
      hasHtmlVersion: true,
      hasMobileHtmlVersion: false,
      score: 9985,
      percentScore: 100.0,
      rankingInfo: null,
      rating: 0.0,
      isTopResult: false,
      isRecommendation: false,
      isUserActionView: false,
      titleHighlights: [],
      firstSentencesHighlights: [],
      excerptHighlights: [],
      printableUriHighlights: [],
      summaryHighlights: [],
      parentResult: null,
      childResults: [],
      totalNumberOfChildResults: 0,
      absentTerms: [],
      raw: {
        systitle: 'Error responses ',
        document_number: 'ARMDC28JEZ1',
        document_version: '0002',
        content_type: 'technicalReferenceManual',
        systopparent: '29274137',
        sysurihash: 'ZBol8l1pd8jTyKtU',
        urihash: 'ZBol8l1pd8jTyKtU',
        sysuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Interfaces/AHB-interface/Error-responses',
        systransactionid: 664549,
        is_confidential: 0,
        z95xtemplatename: 'Document',
        validityscore: 1.0,
        published: 1625097600000,
        topparentid: 29274137,
        z95xtemplate: 'f322b88bf5e04c4abe6274e9375c2ff6',
        created: 1625136476000,
        sysconcepts:
          'error responses ; AHB Cache ; XOM ; transfers ; interface ; Streaming hits ; linefill ; endpoint',
        navigationhierarchies: ['NoMatchingHierarchies'],
        attachmentparentid: 29274137,
        parentitem: '60dd9d5cfc902f3f580e7b0e',
        concepts:
          'error responses ; AHB Cache ; XOM ; transfers ; interface ; Streaming hits ; linefill ; endpoint',
        documenttype: 'html',
        isattachment: '29274137',
        sysindexeddate: 1625136546000,
        syslanguage: ['English'],
        docshuburi: 'https://test-sitecore.developer.arm.com/documentation',
        itemid: '60dd9d5ffc902f3f580e7b26',
        transactionid: 664549,
        title: 'Error responses ',
        products: ['Corelink AHB Cache'],
        date: 1625136546000,
        confidentiality: 'Non-Confidential',
        document_id: 'ARMDC28JEZ1:0002:en',
        is_topic: 1,
        navigationhierarchiesaudience: ['SoC Designers', 'Hardware Engineers'],
        audience: ['socDesigners', 'hardwareEngineers'],
        product_quality: 'REL',
        sourcetype: 'Push',
        rowid: 1625136532745014160,
        sysisattachment: '29274137',
        navigationhierarchiescontenttype: 'Technical Reference Manual',
        sysattachmentparentid: 29274137,
        size: 434,
        sysdocumenttype: 'html',
        clickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Interfaces/AHB-interface/Error-responses?lang=en',
        syssource: 'qa-document-service-index',
        orderingid: 1625136528191,
        syssize: 434,
        sysdate: 1625136546000,
        haslayout: '1',
        topparent: '29274137',
        label_version: '2.0',
        language_code: 'en',
        z95xpath: [
          '110d559fdea542ea9c1c8a5df7e70ef9',
          'ef82176369c34c2388bffd3138cd26f8',
        ],
        systopparentid: 29274137,
        navigationhierarchiescategories: ['IoT'],
        content_description:
          'This book describes the functionality of the components in the Arm CoreLink AHB Cache . It also provides the programming information and the signal descriptions.',
        source: 'qa-document-service-index',
        navigationhierarchiesnames: ['NoMatchingHierarchies'],
        document_revision: '0002-01',
        body_content:
          'Error responses The AHB Cache operates transparently when disabled, without any latency added. The AHB Cache forwards the error response from the master interface to the slave interface for: Transfers that must be responded from the endpoint. For example, non-cacheable, non-bufferable, and non-modifiable transfers. Streaming hits during a linefill To learn more about error responses to XOM reads, see XOM.',
        collection: 'default',
        syssourcetype: 'Push',
        indexeddate: 1625136546000,
        filetype: 'html',
        sysclickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Interfaces/AHB-interface/Error-responses?lang=en',
        templateid: 'f322b88bf5e04c4abe6274e9375c2ff6',
        sysfiletype: 'html',
        path: '/ARMDC28JEZ1/0002/Interfaces/AHB-interface/Error-responses?lang=en',
        modified: 1625136476000,
        latest_version: 'true',
        language: ['English'],
        sysrowid: 1625136532745014160,
        uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Interfaces/AHB-interface/Error-responses',
        syscollection: 'default',
      },
      Title: 'Error responses',
      Uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Interfaces/AHB-interface/Error-responses',
      PrintableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Interfaces/AHB-interface/Error-responses',
      ClickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Interfaces/AHB-interface/Error-responses?lang=en',
      UniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Interfaces/AHB-interface/Error-responses',
      Excerpt:
        'Error responses The AHB Cache operates transparently when disabled, without any latency added. ... The AHB Cache forwards the error response from the master interface to the slave interface ...',
      FirstSentences: null,
    },
    {
      title: 'Clocking and reset',
      uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Interfaces/Clocking-and-reset',
      printableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Interfaces/Clocking-and-reset',
      clickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Interfaces/Clocking-and-reset?lang=en',
      uniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Interfaces/Clocking-and-reset',
      excerpt:
        'Clocking and reset The AHB Cache uses a single clock and a single reset. ... The clock signal, clk, drives all the clocked logic, including the interfaces and the SRAM blocks.',
      firstSentences: null,
      summary: null,
      flags: 'IsAttachment;HasHtmlVersion;SkipSentencesScoring',
      hasHtmlVersion: true,
      hasMobileHtmlVersion: false,
      score: 9985,
      percentScore: 100.0,
      rankingInfo: null,
      rating: 0.0,
      isTopResult: false,
      isRecommendation: false,
      isUserActionView: false,
      titleHighlights: [],
      firstSentencesHighlights: [],
      excerptHighlights: [],
      printableUriHighlights: [],
      summaryHighlights: [],
      parentResult: null,
      childResults: [],
      totalNumberOfChildResults: 0,
      absentTerms: [],
      raw: {
        systitle: 'Clocking and reset ',
        document_number: 'ARMDC28JEZ1',
        document_version: '0002',
        content_type: 'technicalReferenceManual',
        systopparent: '29274137',
        sysurihash: 'ypDñFSm6f5ZYkNxj',
        urihash: 'ypDñFSm6f5ZYkNxj',
        sysuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Interfaces/Clocking-and-reset',
        systransactionid: 664549,
        is_confidential: 0,
        z95xtemplatename: 'Document',
        validityscore: 1.0,
        published: 1625097600000,
        topparentid: 29274137,
        z95xtemplate: 'f322b88bf5e04c4abe6274e9375c2ff6',
        created: 1625136476000,
        sysconcepts:
          'reset ; APB ; interfaces ; cache ; divided frequency ; SRAM blocks ; resetn ; drives',
        navigationhierarchies: ['NoMatchingHierarchies'],
        attachmentparentid: 29274137,
        parentitem: '60dd9d5cfc902f3f580e7b0e',
        concepts:
          'reset ; APB ; interfaces ; cache ; divided frequency ; SRAM blocks ; resetn ; drives',
        documenttype: 'html',
        isattachment: '29274137',
        sysindexeddate: 1625136546000,
        syslanguage: ['English'],
        docshuburi: 'https://test-sitecore.developer.arm.com/documentation',
        itemid: '60dd9d5ffc902f3f580e7b20',
        transactionid: 664549,
        title: 'Clocking and reset ',
        products: ['Corelink AHB Cache'],
        date: 1625136546000,
        confidentiality: 'Non-Confidential',
        document_id: 'ARMDC28JEZ1:0002:en',
        is_topic: 1,
        navigationhierarchiesaudience: ['SoC Designers', 'Hardware Engineers'],
        audience: ['socDesigners', 'hardwareEngineers'],
        product_quality: 'REL',
        sourcetype: 'Push',
        rowid: 1625136532730026134,
        sysisattachment: '29274137',
        navigationhierarchiescontenttype: 'Technical Reference Manual',
        sysattachmentparentid: 29274137,
        size: 676,
        sysdocumenttype: 'html',
        clickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Interfaces/Clocking-and-reset?lang=en',
        syssource: 'qa-document-service-index',
        orderingid: 1625136528172,
        syssize: 676,
        sysdate: 1625136546000,
        haslayout: '1',
        topparent: '29274137',
        label_version: '2.0',
        language_code: 'en',
        z95xpath: [
          '110d559fdea542ea9c1c8a5df7e70ef9',
          'ef82176369c34c2388bffd3138cd26f8',
        ],
        systopparentid: 29274137,
        navigationhierarchiescategories: ['IoT'],
        content_description:
          'This book describes the functionality of the components in the Arm CoreLink AHB Cache . It also provides the programming information and the signal descriptions.',
        source: 'qa-document-service-index',
        navigationhierarchiesnames: ['NoMatchingHierarchies'],
        document_revision: '0002-01',
        body_content:
          'Clocking and reset The AHB Cache uses a single clock and a single reset. The clock signal, clk, drives all the clocked logic, including the interfaces and the SRAM blocks. The APB configuration interface uses a clock enable signal, pclken, to support APB running on a divided frequency. This enable signal must be periodical and synchronous to the clock, clk. The cache uses a single, active-LOW reset, resetn. This reset must be deasserted synchronously with clk but it can be asserted asynchronously. For more information, see the Arm\\u00AE CoreLink\\u2122 AHB Cache Configuration and Integration Manual. Related reference Clock and reset signals',
        collection: 'default',
        syssourcetype: 'Push',
        indexeddate: 1625136546000,
        filetype: 'html',
        sysclickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Interfaces/Clocking-and-reset?lang=en',
        templateid: 'f322b88bf5e04c4abe6274e9375c2ff6',
        sysfiletype: 'html',
        path: '/ARMDC28JEZ1/0002/Interfaces/Clocking-and-reset?lang=en',
        modified: 1625136476000,
        latest_version: 'true',
        language: ['English'],
        sysrowid: 1625136532730026134,
        uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Interfaces/Clocking-and-reset',
        syscollection: 'default',
      },
      Title: 'Clocking and reset',
      Uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Interfaces/Clocking-and-reset',
      PrintableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Interfaces/Clocking-and-reset',
      ClickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Interfaces/Clocking-and-reset?lang=en',
      UniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Interfaces/Clocking-and-reset',
      Excerpt:
        'Clocking and reset The AHB Cache uses a single clock and a single reset. ... The clock signal, clk, drives all the clocked logic, including the interfaces and the SRAM blocks.',
      FirstSentences: null,
    },
    {
      title: 'Additional reading',
      uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Introduction/Additional-reading',
      printableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Introduction/Additional-reading',
      clickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Introduction/Additional-reading?lang=en',
      uniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Introduction/Additional-reading',
      excerpt:
        'Additional reading This document contains information that is specific to this product. ... See the following documents for other relevant information: Table 1.',
      firstSentences: null,
      summary: null,
      flags: 'IsAttachment;HasHtmlVersion;SkipSentencesScoring',
      hasHtmlVersion: true,
      hasMobileHtmlVersion: false,
      score: 9985,
      percentScore: 100.0,
      rankingInfo: null,
      rating: 0.0,
      isTopResult: false,
      isRecommendation: false,
      isUserActionView: false,
      titleHighlights: [],
      firstSentencesHighlights: [],
      excerptHighlights: [],
      printableUriHighlights: [],
      summaryHighlights: [],
      parentResult: null,
      childResults: [],
      totalNumberOfChildResults: 0,
      absentTerms: [],
      raw: {
        systitle: 'Additional reading ',
        document_number: 'ARMDC28JEZ1',
        document_version: '0002',
        content_type: 'technicalReferenceManual',
        systopparent: '29274137',
        sysurihash: 'uhfs6yiB2Fl8coaf',
        urihash: 'uhfs6yiB2Fl8coaf',
        sysuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Introduction/Additional-reading',
        systransactionid: 664549,
        is_confidential: 0,
        z95xtemplatename: 'Document',
        validityscore: 1.0,
        published: 1625097600000,
        topparentid: 29274137,
        z95xtemplate: 'f322b88bf5e04c4abe6274e9375c2ff6',
        created: 1625136476000,
        navigationhierarchies: ['NoMatchingHierarchies'],
        attachmentparentid: 29274137,
        parentitem: '60dd9d5cfc902f3f580e7b0e',
        documenttype: 'html',
        isattachment: '29274137',
        sysindexeddate: 1625136546000,
        syslanguage: ['English'],
        docshuburi: 'https://test-sitecore.developer.arm.com/documentation',
        itemid: '60dd9d5ffc902f3f580e7b14',
        transactionid: 664549,
        title: 'Additional reading ',
        products: ['Corelink AHB Cache'],
        date: 1625136546000,
        confidentiality: 'Non-Confidential',
        document_id: 'ARMDC28JEZ1:0002:en',
        is_topic: 1,
        navigationhierarchiesaudience: ['SoC Designers', 'Hardware Engineers'],
        audience: ['socDesigners', 'hardwareEngineers'],
        product_quality: 'REL',
        sourcetype: 'Push',
        rowid: 1625136532622099028,
        sysisattachment: '29274137',
        navigationhierarchiescontenttype: 'Technical Reference Manual',
        sysattachmentparentid: 29274137,
        size: 581,
        sysdocumenttype: 'html',
        clickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Introduction/Additional-reading?lang=en',
        syssource: 'qa-document-service-index',
        orderingid: 1625136528172,
        syssize: 581,
        sysdate: 1625136546000,
        haslayout: '1',
        topparent: '29274137',
        label_version: '2.0',
        language_code: 'en',
        z95xpath: [
          '110d559fdea542ea9c1c8a5df7e70ef9',
          'ef82176369c34c2388bffd3138cd26f8',
        ],
        systopparentid: 29274137,
        navigationhierarchiescategories: ['IoT'],
        content_description:
          'This book describes the functionality of the components in the Arm CoreLink AHB Cache . It also provides the programming information and the signal descriptions.',
        source: 'qa-document-service-index',
        navigationhierarchiesnames: ['NoMatchingHierarchies'],
        document_revision: '0002-01',
        body_content:
          'Additional reading This document contains information that is specific to this product. See the following documents for other relevant information: Table 1. Arm Publications Document name Document ID Licensee only Y\\/N Arm\\u00AE CoreLink\\u2122 AHB Cache Configuration and Integration Manual 101808 Y Arm\\u00AE AMBA\\u00AE 5 AHB Protocol Specification, issue B.b IHI 0033 N AMBA\\u00AE APB Protocol Specification Version 2.0, issue C IHI 0024 N AMBA\\u00AE Low Power Interface Specification, Arm\\u00AE Q-Channel and P-Channel Interfaces, Issue C IHI 0068 N',
        collection: 'default',
        syssourcetype: 'Push',
        indexeddate: 1625136546000,
        filetype: 'html',
        sysclickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Introduction/Additional-reading?lang=en',
        templateid: 'f322b88bf5e04c4abe6274e9375c2ff6',
        sysfiletype: 'html',
        path: '/ARMDC28JEZ1/0002/Introduction/Additional-reading?lang=en',
        modified: 1625136476000,
        latest_version: 'true',
        language: ['English'],
        sysrowid: 1625136532622099028,
        uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Introduction/Additional-reading',
        syscollection: 'default',
      },
      Title: 'Additional reading',
      Uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Introduction/Additional-reading',
      PrintableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Introduction/Additional-reading',
      ClickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Introduction/Additional-reading?lang=en',
      UniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Introduction/Additional-reading',
      Excerpt:
        'Additional reading This document contains information that is specific to this product. ... See the following documents for other relevant information: Table 1.',
      FirstSentences: null,
    },
    {
      title: 'Eviction',
      uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Operation/Basic-operations/Eviction',
      printableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Operation/Basic-operations/Eviction',
      clickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Operation/Basic-operations/Eviction?lang=en',
      uniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Operation/Basic-operations/Eviction',
      excerpt:
        'Eviction The eviction process creates space for new data in the AHB Cache. ... Cacheable accesses, which have addresses with the same index, can be stored in one of the four lines of the ...',
      firstSentences: null,
      summary: null,
      flags: 'IsAttachment;HasHtmlVersion;SkipSentencesScoring',
      hasHtmlVersion: true,
      hasMobileHtmlVersion: false,
      score: 9985,
      percentScore: 100.0,
      rankingInfo: null,
      rating: 0.0,
      isTopResult: false,
      isRecommendation: false,
      isUserActionView: false,
      titleHighlights: [],
      firstSentencesHighlights: [],
      excerptHighlights: [],
      printableUriHighlights: [],
      summaryHighlights: [],
      parentResult: null,
      childResults: [],
      totalNumberOfChildResults: 0,
      absentTerms: [],
      raw: {
        systitle: 'Eviction ',
        document_number: 'ARMDC28JEZ1',
        document_version: '0002',
        content_type: 'technicalReferenceManual',
        systopparent: '29274137',
        sysurihash: 'nluNñaoKNlyDiyoX',
        urihash: 'nluNñaoKNlyDiyoX',
        sysuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Operation/Basic-operations/Eviction',
        systransactionid: 664549,
        is_confidential: 0,
        z95xtemplatename: 'Document',
        validityscore: 1.0,
        published: 1625097600000,
        topparentid: 29274137,
        z95xtemplate: 'f322b88bf5e04c4abe6274e9375c2ff6',
        created: 1625136476000,
        sysconcepts:
          'eviction ; cache ; memory ; randomly selected ; previously stored ; Cacheable accesses ; dirty',
        navigationhierarchies: ['NoMatchingHierarchies'],
        attachmentparentid: 29274137,
        parentitem: '60dd9d5cfc902f3f580e7b0e',
        concepts:
          'eviction ; cache ; memory ; randomly selected ; previously stored ; Cacheable accesses ; dirty',
        documenttype: 'html',
        isattachment: '29274137',
        sysindexeddate: 1625136546000,
        syslanguage: ['English'],
        docshuburi: 'https://test-sitecore.developer.arm.com/documentation',
        itemid: '60dd9d60fc902f3f580e7b37',
        transactionid: 664549,
        title: 'Eviction ',
        products: ['Corelink AHB Cache'],
        date: 1625136546000,
        confidentiality: 'Non-Confidential',
        document_id: 'ARMDC28JEZ1:0002:en',
        is_topic: 1,
        navigationhierarchiesaudience: ['SoC Designers', 'Hardware Engineers'],
        audience: ['socDesigners', 'hardwareEngineers'],
        product_quality: 'REL',
        sourcetype: 'Push',
        rowid: 1625136532571092346,
        sysisattachment: '29274137',
        navigationhierarchiescontenttype: 'Technical Reference Manual',
        sysattachmentparentid: 29274137,
        size: 605,
        sysdocumenttype: 'html',
        clickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Operation/Basic-operations/Eviction?lang=en',
        syssource: 'qa-document-service-index',
        orderingid: 1625136528172,
        syssize: 605,
        sysdate: 1625136546000,
        haslayout: '1',
        topparent: '29274137',
        label_version: '2.0',
        language_code: 'en',
        z95xpath: [
          '110d559fdea542ea9c1c8a5df7e70ef9',
          'ef82176369c34c2388bffd3138cd26f8',
        ],
        systopparentid: 29274137,
        navigationhierarchiescategories: ['IoT'],
        content_description:
          'This book describes the functionality of the components in the Arm CoreLink AHB Cache . It also provides the programming information and the signal descriptions.',
        source: 'qa-document-service-index',
        navigationhierarchiesnames: ['NoMatchingHierarchies'],
        document_revision: '0002-01',
        body_content:
          'Eviction The eviction process creates space for new data in the AHB Cache. Cacheable accesses, which have addresses with the same index, can be stored in one of the four lines of the corresponding set. The eviction process takes place when the corresponding set is full and a new line needs to be cached with the same index. One of the previously stored cache lines is randomly selected and evicted to make room for a new line. After eviction, the cache line is invalidated in the cache memory. If the evicted cache line was dirty, it is also written back to main memory after eviction.',
        collection: 'default',
        syssourcetype: 'Push',
        indexeddate: 1625136546000,
        filetype: 'html',
        sysclickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Operation/Basic-operations/Eviction?lang=en',
        templateid: 'f322b88bf5e04c4abe6274e9375c2ff6',
        sysfiletype: 'html',
        path: '/ARMDC28JEZ1/0002/Operation/Basic-operations/Eviction?lang=en',
        modified: 1625136476000,
        latest_version: 'true',
        language: ['English'],
        sysrowid: 1625136532571092346,
        uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Operation/Basic-operations/Eviction',
        syscollection: 'default',
      },
      Title: 'Eviction',
      Uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Operation/Basic-operations/Eviction',
      PrintableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Operation/Basic-operations/Eviction',
      ClickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Operation/Basic-operations/Eviction?lang=en',
      UniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Operation/Basic-operations/Eviction',
      Excerpt:
        'Eviction The eviction process creates space for new data in the AHB Cache. ... Cacheable accesses, which have addresses with the same index, can be stored in one of the four lines of the ...',
      FirstSentences: null,
    },
    {
      title: 'Linefill',
      uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Operation/Basic-operations/Linefill',
      printableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Operation/Basic-operations/Linefill',
      clickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Operation/Basic-operations/Linefill?lang=en',
      uniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Operation/Basic-operations/Linefill',
      excerpt:
        'Linefill A linefill is a read Burst transaction that takes place when a new cache line must be brought ... The linefill results in an entire 32-byte cache line being stored in the internal ...',
      firstSentences: null,
      summary: null,
      flags: 'IsAttachment;HasHtmlVersion;SkipSentencesScoring',
      hasHtmlVersion: true,
      hasMobileHtmlVersion: false,
      score: 9985,
      percentScore: 100.0,
      rankingInfo: null,
      rating: 0.0,
      isTopResult: false,
      isRecommendation: false,
      isUserActionView: false,
      titleHighlights: [],
      firstSentencesHighlights: [],
      excerptHighlights: [],
      printableUriHighlights: [],
      summaryHighlights: [],
      parentResult: null,
      childResults: [],
      totalNumberOfChildResults: 0,
      absentTerms: [],
      raw: {
        systitle: 'Linefill ',
        document_number: 'ARMDC28JEZ1',
        document_version: '0002',
        content_type: 'technicalReferenceManual',
        systopparent: '29274137',
        sysurihash: 'ñLPcn3jIðDJ9JMap',
        urihash: 'ñLPcn3jIðDJ9JMap',
        sysuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Operation/Basic-operations/Linefill',
        systransactionid: 664549,
        is_confidential: 0,
        z95xtemplatename: 'Document',
        validityscore: 1.0,
        published: 1625097600000,
        topparentid: 29274137,
        z95xtemplate: 'f322b88bf5e04c4abe6274e9375c2ff6',
        created: 1625136476000,
        sysconcepts:
          'cache ; linefill ; internal buffers ; external memory ; Burst transaction ; takes',
        navigationhierarchies: ['NoMatchingHierarchies'],
        attachmentparentid: 29274137,
        parentitem: '60dd9d5cfc902f3f580e7b0e',
        concepts:
          'cache ; linefill ; internal buffers ; external memory ; Burst transaction ; takes',
        documenttype: 'html',
        isattachment: '29274137',
        sysindexeddate: 1625136546000,
        syslanguage: ['English'],
        docshuburi: 'https://test-sitecore.developer.arm.com/documentation',
        itemid: '60dd9d60fc902f3f580e7b36',
        transactionid: 664549,
        title: 'Linefill ',
        products: ['Corelink AHB Cache'],
        date: 1625136546000,
        confidentiality: 'Non-Confidential',
        document_id: 'ARMDC28JEZ1:0002:en',
        is_topic: 1,
        navigationhierarchiesaudience: ['SoC Designers', 'Hardware Engineers'],
        audience: ['socDesigners', 'hardwareEngineers'],
        product_quality: 'REL',
        sourcetype: 'Push',
        rowid: 1625136532520384063,
        sysisattachment: '29274137',
        navigationhierarchiescontenttype: 'Technical Reference Manual',
        sysattachmentparentid: 29274137,
        size: 389,
        sysdocumenttype: 'html',
        clickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Operation/Basic-operations/Linefill?lang=en',
        syssource: 'qa-document-service-index',
        orderingid: 1625136528172,
        syssize: 389,
        sysdate: 1625136546000,
        haslayout: '1',
        topparent: '29274137',
        label_version: '2.0',
        language_code: 'en',
        z95xpath: [
          '110d559fdea542ea9c1c8a5df7e70ef9',
          'ef82176369c34c2388bffd3138cd26f8',
        ],
        systopparentid: 29274137,
        navigationhierarchiescategories: ['IoT'],
        content_description:
          'This book describes the functionality of the components in the Arm CoreLink AHB Cache . It also provides the programming information and the signal descriptions.',
        source: 'qa-document-service-index',
        navigationhierarchiesnames: ['NoMatchingHierarchies'],
        document_revision: '0002-01',
        body_content:
          'Linefill A linefill is a read Burst transaction that takes place when a new cache line must be brought into the cache from the external memory. The linefill results in an entire 32-byte cache line being stored in the internal buffers where it can be looked up. If the target cache set is full, the cache evicts a cache line. Related concepts Linefill error and data loss',
        collection: 'default',
        syssourcetype: 'Push',
        indexeddate: 1625136546000,
        filetype: 'html',
        sysclickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Operation/Basic-operations/Linefill?lang=en',
        templateid: 'f322b88bf5e04c4abe6274e9375c2ff6',
        sysfiletype: 'html',
        path: '/ARMDC28JEZ1/0002/Operation/Basic-operations/Linefill?lang=en',
        modified: 1625136476000,
        latest_version: 'true',
        language: ['English'],
        sysrowid: 1625136532520384063,
        uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Operation/Basic-operations/Linefill',
        syscollection: 'default',
      },
      Title: 'Linefill',
      Uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Operation/Basic-operations/Linefill',
      PrintableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Operation/Basic-operations/Linefill',
      ClickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Operation/Basic-operations/Linefill?lang=en',
      UniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Operation/Basic-operations/Linefill',
      Excerpt:
        'Linefill A linefill is a read Burst transaction that takes place when a new cache line must be brought ... The linefill results in an entire 32-byte cache line being stored in the internal ...',
      FirstSentences: null,
    },
    {
      title: 'NSECMISS, Non-secure transfers miss register',
      uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/NSECMISS--Non-secure-transfers-miss-register',
      printableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/NSECMISS--Non-secure-transfers-miss-register',
      clickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/NSECMISS--Non-secure-transfers-miss-register?lang=en',
      uniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/NSECMISS--Non-secure-transfers-miss-register',
      excerpt:
        'NSECMISS, Non-secure transfers miss register The NSECMISS register displays the value of ... The NSECMISS register characteristics are: Attributes Offset 0x0314 Type Read-only ... Figure 1.',
      firstSentences: null,
      summary: null,
      flags: 'IsAttachment;HasHtmlVersion;SkipSentencesScoring',
      hasHtmlVersion: true,
      hasMobileHtmlVersion: false,
      score: 9985,
      percentScore: 100.0,
      rankingInfo: null,
      rating: 0.0,
      isTopResult: false,
      isRecommendation: false,
      isUserActionView: false,
      titleHighlights: [],
      firstSentencesHighlights: [],
      excerptHighlights: [],
      printableUriHighlights: [],
      summaryHighlights: [],
      parentResult: null,
      childResults: [],
      totalNumberOfChildResults: 0,
      absentTerms: [],
      raw: {
        systitle: 'NSECMISS, Non-secure transfers miss register ',
        document_number: 'ARMDC28JEZ1',
        document_version: '0002',
        content_type: 'technicalReferenceManual',
        systopparent: '29274137',
        sysurihash: 'eYUrYVD20NV3nzok',
        urihash: 'eYUrYVD20NV3nzok',
        sysuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/NSECMISS--Non-secure-transfers-miss-register',
        systransactionid: 664549,
        is_confidential: 0,
        z95xtemplatename: 'Document',
        validityscore: 1.0,
        published: 1625097600000,
        topparentid: 29274137,
        z95xtemplate: 'f322b88bf5e04c4abe6274e9375c2ff6',
        created: 1625136476000,
        sysconcepts:
          'NSECMISS register ; Non-secure transfers ; assignments ; NSECMISSCNT Software-configurable ; Security Function ; Type Read-only ; cache',
        navigationhierarchies: ['NoMatchingHierarchies'],
        attachmentparentid: 29274137,
        parentitem: '60dd9d5cfc902f3f580e7b0e',
        concepts:
          'NSECMISS register ; Non-secure transfers ; assignments ; NSECMISSCNT Software-configurable ; Security Function ; Type Read-only ; cache',
        documenttype: 'html',
        isattachment: '29274137',
        sysindexeddate: 1625136546000,
        syslanguage: ['English'],
        docshuburi: 'https://test-sitecore.developer.arm.com/documentation',
        itemid: '60dd9d61fc902f3f580e7b61',
        transactionid: 664549,
        title: 'NSECMISS, Non-secure transfers miss register ',
        products: ['Corelink AHB Cache'],
        date: 1625136546000,
        confidentiality: 'Non-Confidential',
        document_id: 'ARMDC28JEZ1:0002:en',
        is_topic: 1,
        navigationhierarchiesaudience: ['SoC Designers', 'Hardware Engineers'],
        audience: ['socDesigners', 'hardwareEngineers'],
        product_quality: 'REL',
        sourcetype: 'Push',
        rowid: 1625136532409671185,
        sysisattachment: '29274137',
        navigationhierarchiescontenttype: 'Technical Reference Manual',
        sysattachmentparentid: 29274137,
        size: 588,
        sysdocumenttype: 'html',
        clickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/NSECMISS--Non-secure-transfers-miss-register?lang=en',
        syssource: 'qa-document-service-index',
        orderingid: 1625136528124,
        syssize: 588,
        sysdate: 1625136546000,
        haslayout: '1',
        topparent: '29274137',
        label_version: '2.0',
        language_code: 'en',
        z95xpath: [
          '110d559fdea542ea9c1c8a5df7e70ef9',
          'ef82176369c34c2388bffd3138cd26f8',
        ],
        systopparentid: 29274137,
        navigationhierarchiescategories: ['IoT'],
        content_description:
          'This book describes the functionality of the components in the Arm CoreLink AHB Cache . It also provides the programming information and the signal descriptions.',
        source: 'qa-document-service-index',
        navigationhierarchiesnames: ['NoMatchingHierarchies'],
        document_revision: '0002-01',
        body_content:
          'NSECMISS, Non-secure transfers miss register The NSECMISS register displays the value of the Non-secure miss counter. The NSECMISS register characteristics are: Attributes Offset 0x0314 Type Read-only Reset 0x0 Width 32 The following figure shows the bit assignments. Figure 1. NSECMISS register bit assignments The following table shows the bit assignments. Table 1. NSECMISS register bit assignments Bits Name Security Function [31:0] NSECMISSCNT Software-configurable The number of Non-secure transfers that have missed the cache.',
        collection: 'default',
        syssourcetype: 'Push',
        indexeddate: 1625136546000,
        filetype: 'html',
        sysclickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/NSECMISS--Non-secure-transfers-miss-register?lang=en',
        templateid: 'f322b88bf5e04c4abe6274e9375c2ff6',
        sysfiletype: 'html',
        path: '/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/NSECMISS--Non-secure-transfers-miss-register?lang=en',
        modified: 1625136476000,
        latest_version: 'true',
        language: ['English'],
        sysrowid: 1625136532409671185,
        uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/NSECMISS--Non-secure-transfers-miss-register',
        syscollection: 'default',
      },
      Title: 'NSECMISS, Non-secure transfers miss register',
      Uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/NSECMISS--Non-secure-transfers-miss-register',
      PrintableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/NSECMISS--Non-secure-transfers-miss-register',
      ClickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/NSECMISS--Non-secure-transfers-miss-register?lang=en',
      UniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/NSECMISS--Non-secure-transfers-miss-register',
      Excerpt:
        'NSECMISS, Non-secure transfers miss register The NSECMISS register displays the value of ... The NSECMISS register characteristics are: Attributes Offset 0x0314 Type Read-only ... Figure 1.',
      FirstSentences: null,
    },
    {
      title:
        'NSECSTATCTRL, Non-secure transfers statistic counters control register',
      uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/NSECSTATCTRL--Non-secure-transfers-statistic-counters-control-register',
      printableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/NSECSTATCTRL--Non-secure-transfers-statistic-counters-control-register',
      clickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/NSECSTATCTRL--Non-secure-transfers-statistic-counters-control-register?lang=en',
      uniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/NSECSTATCTRL--Non-secure-transfers-statistic-counters-control-register',
      excerpt:
        'NSECSTATCTRL, Non-secure transfers statistic counters control register The NSECSTATCTRL ... The NSECSTATCTRL register characteristics are: Attributes Offset 0x0318 Type Read- ... Figure 1.',
      firstSentences: null,
      summary: null,
      flags: 'IsAttachment;HasHtmlVersion;SkipSentencesScoring',
      hasHtmlVersion: true,
      hasMobileHtmlVersion: false,
      score: 9985,
      percentScore: 100.0,
      rankingInfo: null,
      rating: 0.0,
      isTopResult: false,
      isRecommendation: false,
      isUserActionView: false,
      titleHighlights: [],
      firstSentencesHighlights: [],
      excerptHighlights: [],
      printableUriHighlights: [],
      summaryHighlights: [],
      parentResult: null,
      childResults: [],
      totalNumberOfChildResults: 0,
      absentTerms: [],
      raw: {
        systitle:
          'NSECSTATCTRL, Non-secure transfers statistic counters control register ',
        document_number: 'ARMDC28JEZ1',
        document_version: '0002',
        content_type: 'technicalReferenceManual',
        systopparent: '29274137',
        sysurihash: '2Cað7dSZcFlHV9jj',
        urihash: '2Cað7dSZcFlHV9jj',
        sysuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/NSECSTATCTRL--Non-secure-transfers-statistic-counters-control-register',
        systransactionid: 664549,
        is_confidential: 0,
        z95xtemplatename: 'Document',
        validityscore: 1.0,
        published: 1625097600000,
        topparentid: 29274137,
        z95xtemplate: 'f322b88bf5e04c4abe6274e9375c2ff6',
        created: 1625136476000,
        sysconcepts:
          'NSECSTATCTRL register ; assignments ; counters ; Non-secure ; Security Function ; Type Read-write ; transfers statistic ; Ignored',
        navigationhierarchies: ['NoMatchingHierarchies'],
        attachmentparentid: 29274137,
        parentitem: '60dd9d5cfc902f3f580e7b0e',
        concepts:
          'NSECSTATCTRL register ; assignments ; counters ; Non-secure ; Security Function ; Type Read-write ; transfers statistic ; Ignored',
        documenttype: 'html',
        isattachment: '29274137',
        sysindexeddate: 1625136545000,
        syslanguage: ['English'],
        docshuburi: 'https://test-sitecore.developer.arm.com/documentation',
        itemid: '60dd9d61fc902f3f580e7b62',
        transactionid: 664549,
        title:
          'NSECSTATCTRL, Non-secure transfers statistic counters control register ',
        products: ['Corelink AHB Cache'],
        date: 1625136545000,
        confidentiality: 'Non-Confidential',
        document_id: 'ARMDC28JEZ1:0002:en',
        is_topic: 1,
        navigationhierarchiesaudience: ['SoC Designers', 'Hardware Engineers'],
        audience: ['socDesigners', 'hardwareEngineers'],
        product_quality: 'REL',
        sourcetype: 'Push',
        rowid: 1625136532354579421,
        sysisattachment: '29274137',
        navigationhierarchiescontenttype: 'Technical Reference Manual',
        sysattachmentparentid: 29274137,
        size: 783,
        sysdocumenttype: 'html',
        clickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/NSECSTATCTRL--Non-secure-transfers-statistic-counters-control-register?lang=en',
        syssource: 'qa-document-service-index',
        orderingid: 1625136528124,
        syssize: 783,
        sysdate: 1625136545000,
        haslayout: '1',
        topparent: '29274137',
        label_version: '2.0',
        language_code: 'en',
        z95xpath: [
          '110d559fdea542ea9c1c8a5df7e70ef9',
          'ef82176369c34c2388bffd3138cd26f8',
        ],
        systopparentid: 29274137,
        navigationhierarchiescategories: ['IoT'],
        content_description:
          'This book describes the functionality of the components in the Arm CoreLink AHB Cache . It also provides the programming information and the signal descriptions.',
        source: 'qa-document-service-index',
        navigationhierarchiesnames: ['NoMatchingHierarchies'],
        document_revision: '0002-01',
        body_content:
          'NSECSTATCTRL, Non-secure transfers statistic counters control register The NSECSTATCTRL register provides control over the Non-secure counters. The NSECSTATCTRL register characteristics are: Attributes Offset 0x0318 Type Read-write Reset 0x0 Width 32 The following figure shows the bit assignments. Figure 1. NSECSTATCTRL register bit assignments The following table shows the bit assignments. Table 1. NSECSTATCTRL register bit assignments Bits Name Security Function [31:2] RESERVED_0 Non-secure Read-As-Zero, Writes Ignored. [1] RESET Software-configurable Reset statistics counters for Non-secure transactions [0] ENABLE Software-configurable Enable statistics counters for Non-secure transactions.',
        collection: 'default',
        syssourcetype: 'Push',
        indexeddate: 1625136545000,
        filetype: 'html',
        sysclickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/NSECSTATCTRL--Non-secure-transfers-statistic-counters-control-register?lang=en',
        templateid: 'f322b88bf5e04c4abe6274e9375c2ff6',
        sysfiletype: 'html',
        path: '/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/NSECSTATCTRL--Non-secure-transfers-statistic-counters-control-register?lang=en',
        modified: 1625136476000,
        latest_version: 'true',
        language: ['English'],
        sysrowid: 1625136532354579421,
        uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/NSECSTATCTRL--Non-secure-transfers-statistic-counters-control-register',
        syscollection: 'default',
      },
      Title:
        'NSECSTATCTRL, Non-secure transfers statistic counters control register',
      Uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/NSECSTATCTRL--Non-secure-transfers-statistic-counters-control-register',
      PrintableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/NSECSTATCTRL--Non-secure-transfers-statistic-counters-control-register',
      ClickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/NSECSTATCTRL--Non-secure-transfers-statistic-counters-control-register?lang=en',
      UniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/NSECSTATCTRL--Non-secure-transfers-statistic-counters-control-register',
      Excerpt:
        'NSECSTATCTRL, Non-secure transfers statistic counters control register The NSECSTATCTRL ... The NSECSTATCTRL register characteristics are: Attributes Offset 0x0318 Type Read- ... Figure 1.',
      FirstSentences: null,
    },
    {
      title: 'SECSTATCTRL, Secure transfers statistic counters control',
      uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/SECSTATCTRL--Secure-transfers-statistic-counters-control',
      printableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/SECSTATCTRL--Secure-transfers-statistic-counters-control',
      clickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/SECSTATCTRL--Secure-transfers-statistic-counters-control?lang=en',
      uniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/SECSTATCTRL--Secure-transfers-statistic-counters-control',
      excerpt:
        'SECSTATCTRL, Secure transfers statistic counters control The SECSTATCTRL register provides ... The SECSTATCTRL register characteristics are: Attributes Offset 0x0308 Type Read- ... Figure 1.',
      firstSentences: null,
      summary: null,
      flags: 'IsAttachment;HasHtmlVersion;SkipSentencesScoring',
      hasHtmlVersion: true,
      hasMobileHtmlVersion: false,
      score: 9985,
      percentScore: 100.0,
      rankingInfo: null,
      rating: 0.0,
      isTopResult: false,
      isRecommendation: false,
      isUserActionView: false,
      titleHighlights: [],
      firstSentencesHighlights: [],
      excerptHighlights: [],
      printableUriHighlights: [],
      summaryHighlights: [],
      parentResult: null,
      childResults: [],
      totalNumberOfChildResults: 0,
      absentTerms: [],
      raw: {
        systitle: 'SECSTATCTRL, Secure transfers statistic counters control ',
        document_number: 'ARMDC28JEZ1',
        document_version: '0002',
        content_type: 'technicalReferenceManual',
        systopparent: '29274137',
        sysurihash: 'F3pTw4EðIxZ8GlW6',
        urihash: 'F3pTw4EðIxZ8GlW6',
        sysuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/SECSTATCTRL--Secure-transfers-statistic-counters-control',
        systransactionid: 664549,
        is_confidential: 0,
        z95xtemplatename: 'Document',
        validityscore: 1.0,
        published: 1625097600000,
        topparentid: 29274137,
        z95xtemplate: 'f322b88bf5e04c4abe6274e9375c2ff6',
        created: 1625136476000,
        sysconcepts:
          'SECSTATCTRL register ; assignments ; counters ; Security Function ; Non-secure Read-As-Zero ; Type Read-write ; transfers statistic ; Ignored',
        navigationhierarchies: ['NoMatchingHierarchies'],
        attachmentparentid: 29274137,
        parentitem: '60dd9d5cfc902f3f580e7b0e',
        concepts:
          'SECSTATCTRL register ; assignments ; counters ; Security Function ; Non-secure Read-As-Zero ; Type Read-write ; transfers statistic ; Ignored',
        documenttype: 'html',
        isattachment: '29274137',
        sysindexeddate: 1625136545000,
        syslanguage: ['English'],
        docshuburi: 'https://test-sitecore.developer.arm.com/documentation',
        itemid: '60dd9d61fc902f3f580e7b5f',
        transactionid: 664549,
        title: 'SECSTATCTRL, Secure transfers statistic counters control ',
        products: ['Corelink AHB Cache'],
        date: 1625136545000,
        confidentiality: 'Non-Confidential',
        document_id: 'ARMDC28JEZ1:0002:en',
        is_topic: 1,
        navigationhierarchiesaudience: ['SoC Designers', 'Hardware Engineers'],
        audience: ['socDesigners', 'hardwareEngineers'],
        product_quality: 'REL',
        sourcetype: 'Push',
        rowid: 1625136532253638603,
        sysisattachment: '29274137',
        navigationhierarchiescontenttype: 'Technical Reference Manual',
        sysattachmentparentid: 29274137,
        size: 710,
        sysdocumenttype: 'html',
        clickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/SECSTATCTRL--Secure-transfers-statistic-counters-control?lang=en',
        syssource: 'qa-document-service-index',
        orderingid: 1625136528017,
        syssize: 710,
        sysdate: 1625136545000,
        haslayout: '1',
        topparent: '29274137',
        label_version: '2.0',
        language_code: 'en',
        z95xpath: [
          '110d559fdea542ea9c1c8a5df7e70ef9',
          'ef82176369c34c2388bffd3138cd26f8',
        ],
        systopparentid: 29274137,
        navigationhierarchiescategories: ['IoT'],
        content_description:
          'This book describes the functionality of the components in the Arm CoreLink AHB Cache . It also provides the programming information and the signal descriptions.',
        source: 'qa-document-service-index',
        navigationhierarchiesnames: ['NoMatchingHierarchies'],
        document_revision: '0002-01',
        body_content:
          'SECSTATCTRL, Secure transfers statistic counters control The SECSTATCTRL register provides control over the Secure counters. The SECSTATCTRL register characteristics are: Attributes Offset 0x0308 Type Read-write Reset 0x0 Width 32 The following figure shows the bit assignments. Figure 1. SECSTATCTRL register bit assignments The following table shows the bit assignments. Table 1. SECSTATCTRL register bit assignments Bits Name Security Function [31:2] RESERVED_0 Non-secure Read-As-Zero, Writes Ignored. [1] RESET Secure Reset statistics counters for Secure transactions. [0] ENABLE Secure Enable statistics counters for Secure transactions.',
        collection: 'default',
        syssourcetype: 'Push',
        indexeddate: 1625136545000,
        filetype: 'html',
        sysclickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/SECSTATCTRL--Secure-transfers-statistic-counters-control?lang=en',
        templateid: 'f322b88bf5e04c4abe6274e9375c2ff6',
        sysfiletype: 'html',
        path: '/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/SECSTATCTRL--Secure-transfers-statistic-counters-control?lang=en',
        modified: 1625136476000,
        latest_version: 'true',
        language: ['English'],
        sysrowid: 1625136532253638603,
        uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/SECSTATCTRL--Secure-transfers-statistic-counters-control',
        syscollection: 'default',
      },
      Title: 'SECSTATCTRL, Secure transfers statistic counters control',
      Uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/SECSTATCTRL--Secure-transfers-statistic-counters-control',
      PrintableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/SECSTATCTRL--Secure-transfers-statistic-counters-control',
      ClickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/SECSTATCTRL--Secure-transfers-statistic-counters-control?lang=en',
      UniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/SECSTATCTRL--Secure-transfers-statistic-counters-control',
      Excerpt:
        'SECSTATCTRL, Secure transfers statistic counters control The SECSTATCTRL register provides ... The SECSTATCTRL register characteristics are: Attributes Offset 0x0308 Type Read- ... Figure 1.',
      FirstSentences: null,
    },
    {
      title: 'PIDR1, peripheral ID register 1',
      uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/PIDR1--peripheral-ID-register-1',
      printableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/PIDR1--peripheral-ID-register-1',
      clickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/PIDR1--peripheral-ID-register-1?lang=en',
      uniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/PIDR1--peripheral-ID-register-1',
      excerpt:
        'PIDR1, peripheral ID register 1 Peripheral ID 1. ... The PIDR1 register characteristics are: Attributes Offset 0x0fe4 Type Read-only Reset 0xb8 Width 32 The following ... Figure 1. ... [7:4]',
      firstSentences: null,
      summary: null,
      flags: 'IsAttachment;HasHtmlVersion;SkipSentencesScoring',
      hasHtmlVersion: true,
      hasMobileHtmlVersion: false,
      score: 9985,
      percentScore: 100.0,
      rankingInfo: null,
      rating: 0.0,
      isTopResult: false,
      isRecommendation: false,
      isUserActionView: false,
      titleHighlights: [],
      firstSentencesHighlights: [],
      excerptHighlights: [],
      printableUriHighlights: [],
      summaryHighlights: [],
      parentResult: null,
      childResults: [],
      totalNumberOfChildResults: 0,
      absentTerms: [],
      raw: {
        systitle: 'PIDR1, peripheral ID register 1 ',
        document_number: 'ARMDC28JEZ1',
        document_version: '0002',
        content_type: 'technicalReferenceManual',
        systopparent: '29274137',
        sysurihash: 'zaw4gvBEO7ðy07fE',
        urihash: 'zaw4gvBEO7ðy07fE',
        sysuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/PIDR1--peripheral-ID-register-1',
        systransactionid: 664549,
        is_confidential: 0,
        z95xtemplatename: 'Document',
        validityscore: 1.0,
        published: 1625097600000,
        topparentid: 29274137,
        z95xtemplate: 'f322b88bf5e04c4abe6274e9375c2ff6',
        created: 1625136476000,
        sysconcepts:
          'PIDR1 register ; assignments ; Non-secure Read-As-Zero ; Security Function ; Type Read-only ; Ignored',
        navigationhierarchies: ['NoMatchingHierarchies'],
        attachmentparentid: 29274137,
        parentitem: '60dd9d5cfc902f3f580e7b0e',
        concepts:
          'PIDR1 register ; assignments ; Non-secure Read-As-Zero ; Security Function ; Type Read-only ; Ignored',
        documenttype: 'html',
        isattachment: '29274137',
        sysindexeddate: 1625136545000,
        syslanguage: ['English'],
        docshuburi: 'https://test-sitecore.developer.arm.com/documentation',
        itemid: '60dd9d61fc902f3f580e7b6f',
        transactionid: 664549,
        title: 'PIDR1, peripheral ID register 1 ',
        products: ['Corelink AHB Cache'],
        date: 1625136545000,
        confidentiality: 'Non-Confidential',
        document_id: 'ARMDC28JEZ1:0002:en',
        is_topic: 1,
        navigationhierarchiesaudience: ['SoC Designers', 'Hardware Engineers'],
        audience: ['socDesigners', 'hardwareEngineers'],
        product_quality: 'REL',
        sourcetype: 'Push',
        rowid: 1625136532204553752,
        sysisattachment: '29274137',
        navigationhierarchiescontenttype: 'Technical Reference Manual',
        sysattachmentparentid: 29274137,
        size: 548,
        sysdocumenttype: 'html',
        clickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/PIDR1--peripheral-ID-register-1?lang=en',
        syssource: 'qa-document-service-index',
        orderingid: 1625136528124,
        syssize: 548,
        sysdate: 1625136545000,
        haslayout: '1',
        topparent: '29274137',
        label_version: '2.0',
        language_code: 'en',
        z95xpath: [
          '110d559fdea542ea9c1c8a5df7e70ef9',
          'ef82176369c34c2388bffd3138cd26f8',
        ],
        systopparentid: 29274137,
        navigationhierarchiescategories: ['IoT'],
        content_description:
          'This book describes the functionality of the components in the Arm CoreLink AHB Cache . It also provides the programming information and the signal descriptions.',
        source: 'qa-document-service-index',
        navigationhierarchiesnames: ['NoMatchingHierarchies'],
        document_revision: '0002-01',
        body_content:
          'PIDR1, peripheral ID register 1 Peripheral ID 1. The PIDR1 register characteristics are: Attributes Offset 0x0fe4 Type Read-only Reset 0xb8 Width 32 The following figure shows the bit assignments. Figure 1. PIDR1 register bit assignments The following table shows the bit assignments. Table 1. PIDR1 register bit assignments Bits Name Security Function [31:8] RESERVED_0 Non-secure Read-As-Zero, Writes Ignored. [7:4] DES_0 Non-secure JEP106 Identity Code [3:0]. [3:0] PART_1 Non-secure Part Number [11:8].',
        collection: 'default',
        syssourcetype: 'Push',
        indexeddate: 1625136545000,
        filetype: 'html',
        sysclickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/PIDR1--peripheral-ID-register-1?lang=en',
        templateid: 'f322b88bf5e04c4abe6274e9375c2ff6',
        sysfiletype: 'html',
        path: '/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/PIDR1--peripheral-ID-register-1?lang=en',
        modified: 1625136476000,
        latest_version: 'true',
        language: ['English'],
        sysrowid: 1625136532204553752,
        uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/PIDR1--peripheral-ID-register-1',
        syscollection: 'default',
      },
      Title: 'PIDR1, peripheral ID register 1',
      Uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/PIDR1--peripheral-ID-register-1',
      PrintableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/PIDR1--peripheral-ID-register-1',
      ClickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/PIDR1--peripheral-ID-register-1?lang=en',
      UniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/PIDR1--peripheral-ID-register-1',
      Excerpt:
        'PIDR1, peripheral ID register 1 Peripheral ID 1. ... The PIDR1 register characteristics are: Attributes Offset 0x0fe4 Type Read-only Reset 0xb8 Width 32 The following ... Figure 1. ... [7:4]',
      FirstSentences: null,
    },
    {
      title: 'Cache disable',
      uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Operation/Basic-operations/Cache-disable',
      printableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Operation/Basic-operations/Cache-disable',
      clickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Operation/Basic-operations/Cache-disable?lang=en',
      uniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Operation/Basic-operations/Cache-disable',
      excerpt:
        'Cache disable Software can disable the AHB Cache using the APB configuration interface. ... For more information, see Disable the AHB Cache using software.',
      firstSentences: null,
      summary: null,
      flags: 'IsAttachment;HasHtmlVersion;SkipSentencesScoring',
      hasHtmlVersion: true,
      hasMobileHtmlVersion: false,
      score: 9985,
      percentScore: 100.0,
      rankingInfo: null,
      rating: 0.0,
      isTopResult: false,
      isRecommendation: false,
      isUserActionView: false,
      titleHighlights: [],
      firstSentencesHighlights: [],
      excerptHighlights: [],
      printableUriHighlights: [],
      summaryHighlights: [],
      parentResult: null,
      childResults: [],
      totalNumberOfChildResults: 0,
      absentTerms: [],
      raw: {
        systitle: 'Cache disable ',
        document_number: 'ARMDC28JEZ1',
        document_version: '0002',
        content_type: 'technicalReferenceManual',
        systopparent: '29274137',
        sysurihash: 'dxJ8dFx7RlObN708',
        urihash: 'dxJ8dFx7RlObN708',
        sysuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Operation/Basic-operations/Cache-disable',
        systransactionid: 664549,
        is_confidential: 0,
        z95xtemplatename: 'Document',
        validityscore: 1.0,
        published: 1625097600000,
        topparentid: 29274137,
        z95xtemplate: 'f322b88bf5e04c4abe6274e9375c2ff6',
        created: 1625136476000,
        sysconcepts:
          'AHB Cache ; maintenance ; dis ; configuration ; data loss ; starts clean ; maint',
        navigationhierarchies: ['NoMatchingHierarchies'],
        attachmentparentid: 29274137,
        parentitem: '60dd9d5cfc902f3f580e7b0e',
        concepts:
          'AHB Cache ; maintenance ; dis ; configuration ; data loss ; starts clean ; maint',
        documenttype: 'html',
        isattachment: '29274137',
        sysindexeddate: 1625136545000,
        syslanguage: ['English'],
        docshuburi: 'https://test-sitecore.developer.arm.com/documentation',
        itemid: '60dd9d60fc902f3f580e7b34',
        transactionid: 664549,
        title: 'Cache disable ',
        products: ['Corelink AHB Cache'],
        date: 1625136545000,
        confidentiality: 'Non-Confidential',
        document_id: 'ARMDC28JEZ1:0002:en',
        is_topic: 1,
        navigationhierarchiesaudience: ['SoC Designers', 'Hardware Engineers'],
        audience: ['socDesigners', 'hardwareEngineers'],
        product_quality: 'REL',
        sourcetype: 'Push',
        rowid: 1625136532185023323,
        sysisattachment: '29274137',
        navigationhierarchiescontenttype: 'Technical Reference Manual',
        sysattachmentparentid: 29274137,
        size: 703,
        sysdocumenttype: 'html',
        clickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Operation/Basic-operations/Cache-disable?lang=en',
        syssource: 'qa-document-service-index',
        orderingid: 1625136528172,
        syssize: 703,
        sysdate: 1625136545000,
        haslayout: '1',
        topparent: '29274137',
        label_version: '2.0',
        language_code: 'en',
        z95xpath: [
          '110d559fdea542ea9c1c8a5df7e70ef9',
          'ef82176369c34c2388bffd3138cd26f8',
        ],
        systopparentid: 29274137,
        navigationhierarchiescategories: ['IoT'],
        content_description:
          'This book describes the functionality of the components in the Arm CoreLink AHB Cache . It also provides the programming information and the signal descriptions.',
        source: 'qa-document-service-index',
        navigationhierarchiesnames: ['NoMatchingHierarchies'],
        document_revision: '0002-01',
        body_content:
          'Cache disable Software can disable the AHB Cache using the APB configuration interface. For more information, see Disable the AHB Cache using software. If cache disable maintenance is turned on, the AHB Cache starts clean all maintenance. After the maintenance is completed, the AHB Cache is disabled. For more information about cache disable maintenance, see Cache disable maintenance. If cache disable maintenance is turned off by setting the configuration port dis_cache_dis_maint, then the software is responsible for cleaning the cache before the cache is disabled to avoid data loss. For more information, see Clean all maintenance. Related reference CTRL, control register',
        collection: 'default',
        syssourcetype: 'Push',
        indexeddate: 1625136545000,
        filetype: 'html',
        sysclickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Operation/Basic-operations/Cache-disable?lang=en',
        templateid: 'f322b88bf5e04c4abe6274e9375c2ff6',
        sysfiletype: 'html',
        path: '/ARMDC28JEZ1/0002/Operation/Basic-operations/Cache-disable?lang=en',
        modified: 1625136476000,
        latest_version: 'true',
        language: ['English'],
        sysrowid: 1625136532185023323,
        uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Operation/Basic-operations/Cache-disable',
        syscollection: 'default',
      },
      Title: 'Cache disable',
      Uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Operation/Basic-operations/Cache-disable',
      PrintableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Operation/Basic-operations/Cache-disable',
      ClickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Operation/Basic-operations/Cache-disable?lang=en',
      UniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Operation/Basic-operations/Cache-disable',
      Excerpt:
        'Cache disable Software can disable the AHB Cache using the APB configuration interface. ... For more information, see Disable the AHB Cache using software.',
      FirstSentences: null,
    },
    {
      title: 'Compliance',
      uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Overview/Compliance',
      printableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Overview/Compliance',
      clickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Overview/Compliance?lang=en',
      uniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Overview/Compliance',
      excerpt:
        'Compliance Arm\\u00AE CoreLink\\u2122 AHB Cache is compliant with Arm specifications and protocols: Arm\\u00AE AMBA ... For more information, see section 8.6.2 Integration with non-AHB5 compliant ...',
      firstSentences: null,
      summary: null,
      flags: 'IsAttachment;HasHtmlVersion;SkipSentencesScoring',
      hasHtmlVersion: true,
      hasMobileHtmlVersion: false,
      score: 9985,
      percentScore: 100.0,
      rankingInfo: null,
      rating: 0.0,
      isTopResult: false,
      isRecommendation: false,
      isUserActionView: false,
      titleHighlights: [],
      firstSentencesHighlights: [],
      excerptHighlights: [],
      printableUriHighlights: [],
      summaryHighlights: [],
      parentResult: null,
      childResults: [],
      totalNumberOfChildResults: 0,
      absentTerms: [],
      raw: {
        systitle: 'Compliance ',
        document_number: 'ARMDC28JEZ1',
        document_version: '0002',
        content_type: 'technicalReferenceManual',
        systopparent: '29274137',
        sysurihash: '9p4HXKñHIlMdgXzM',
        urihash: '9p4HXKñHIlMdgXzM',
        sysuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Overview/Compliance',
        systransactionid: 664549,
        is_confidential: 0,
        z95xtemplatename: 'Document',
        validityscore: 1.0,
        published: 1625097600000,
        topparentid: 29274137,
        z95xtemplate: 'f322b88bf5e04c4abe6274e9375c2ff6',
        created: 1625136476000,
        navigationhierarchies: ['NoMatchingHierarchies'],
        attachmentparentid: 29274137,
        parentitem: '60dd9d5cfc902f3f580e7b0e',
        documenttype: 'html',
        isattachment: '29274137',
        sysindexeddate: 1625136545000,
        syslanguage: ['English'],
        docshuburi: 'https://test-sitecore.developer.arm.com/documentation',
        itemid: '60dd9d5ffc902f3f580e7b1c',
        transactionid: 664549,
        title: 'Compliance ',
        products: ['Corelink AHB Cache'],
        date: 1625136545000,
        confidentiality: 'Non-Confidential',
        document_id: 'ARMDC28JEZ1:0002:en',
        is_topic: 1,
        navigationhierarchiesaudience: ['SoC Designers', 'Hardware Engineers'],
        audience: ['socDesigners', 'hardwareEngineers'],
        product_quality: 'REL',
        sourcetype: 'Push',
        rowid: 1625136532125902575,
        sysisattachment: '29274137',
        navigationhierarchiescontenttype: 'Technical Reference Manual',
        sysattachmentparentid: 29274137,
        size: 618,
        sysdocumenttype: 'html',
        clickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Overview/Compliance?lang=en',
        syssource: 'qa-document-service-index',
        orderingid: 1625136528143,
        syssize: 618,
        sysdate: 1625136545000,
        haslayout: '1',
        topparent: '29274137',
        label_version: '2.0',
        language_code: 'en',
        z95xpath: [
          '110d559fdea542ea9c1c8a5df7e70ef9',
          'ef82176369c34c2388bffd3138cd26f8',
        ],
        systopparentid: 29274137,
        navigationhierarchiescategories: ['IoT'],
        content_description:
          'This book describes the functionality of the components in the Arm CoreLink AHB Cache . It also provides the programming information and the signal descriptions.',
        source: 'qa-document-service-index',
        navigationhierarchiesnames: ['NoMatchingHierarchies'],
        document_revision: '0002-01',
        body_content:
          'Compliance Arm\\u00AE CoreLink\\u2122 AHB Cache is compliant with Arm specifications and protocols: Arm\\u00AE AMBA\\u00AE 5 AHB Protocol Specification, issue B.b AMBA\\u00AE APB Protocol Specification Version 2.0, issue C AMBA\\u00AE Low Power Interface Specification, Arm\\u00AE Q-Channel and P-Channel Interfaces, Issue C Note The AHB Cache supports the Cortex\\u00AE-M0, M0+, M3, M4 processors even though they are not AHB5 compliant. For more information, see section 8.6.2 Integration with non-AHB5 compliant processors in the Arm\\u00AE CoreLink\\u2122 AHB Cache Configuration and Integration Manual.',
        collection: 'default',
        syssourcetype: 'Push',
        indexeddate: 1625136545000,
        filetype: 'html',
        sysclickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Overview/Compliance?lang=en',
        templateid: 'f322b88bf5e04c4abe6274e9375c2ff6',
        sysfiletype: 'html',
        path: '/ARMDC28JEZ1/0002/Overview/Compliance?lang=en',
        modified: 1625136476000,
        latest_version: 'true',
        language: ['English'],
        sysrowid: 1625136532125902575,
        uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Overview/Compliance',
        syscollection: 'default',
      },
      Title: 'Compliance',
      Uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Overview/Compliance',
      PrintableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Overview/Compliance',
      ClickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Overview/Compliance?lang=en',
      UniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Overview/Compliance',
      Excerpt:
        'Compliance Arm\\u00AE CoreLink\\u2122 AHB Cache is compliant with Arm specifications and protocols: Arm\\u00AE AMBA ... For more information, see section 8.6.2 Integration with non-AHB5 compliant ...',
      FirstSentences: null,
    },
    {
      title: 'Clock LPI',
      uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Interfaces/Low-Power-Interface/Clock-LPI',
      printableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Interfaces/Low-Power-Interface/Clock-LPI',
      clickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Interfaces/Low-Power-Interface/Clock-LPI?lang=en',
      uniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Interfaces/Low-Power-Interface/Clock-LPI',
      excerpt:
        'Clock LPI The clock LPI module signals activity on the AHB Cache and responds to incoming quiescence requests ... The clock LPI module is active and denies quiescence requests in the following ...',
      firstSentences: null,
      summary: null,
      flags: 'IsAttachment;HasHtmlVersion;SkipSentencesScoring',
      hasHtmlVersion: true,
      hasMobileHtmlVersion: false,
      score: 9985,
      percentScore: 100.0,
      rankingInfo: null,
      rating: 0.0,
      isTopResult: false,
      isRecommendation: false,
      isUserActionView: false,
      titleHighlights: [],
      firstSentencesHighlights: [],
      excerptHighlights: [],
      printableUriHighlights: [],
      summaryHighlights: [],
      parentResult: null,
      childResults: [],
      totalNumberOfChildResults: 0,
      absentTerms: [],
      raw: {
        systitle: 'Clock LPI ',
        document_number: 'ARMDC28JEZ1',
        document_version: '0002',
        content_type: 'technicalReferenceManual',
        systopparent: '29274137',
        sysurihash: 'o4H5s5jNjGjIdyKY',
        urihash: 'o4H5s5jNjGjIdyKY',
        sysuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Interfaces/Low-Power-Interface/Clock-LPI',
        systransactionid: 664549,
        is_confidential: 0,
        z95xtemplatename: 'Document',
        validityscore: 1.0,
        published: 1625097600000,
        topparentid: 29274137,
        z95xtemplate: 'f322b88bf5e04c4abe6274e9375c2ff6',
        created: 1625136476000,
        sysconcepts:
          'clock LPI ; quiescence requests ; AHB Cache ; quiescent state ; internal operation ; APB interface ; response ; power',
        navigationhierarchies: ['NoMatchingHierarchies'],
        attachmentparentid: 29274137,
        parentitem: '60dd9d5cfc902f3f580e7b0e',
        concepts:
          'clock LPI ; quiescence requests ; AHB Cache ; quiescent state ; internal operation ; APB interface ; response ; power',
        documenttype: 'html',
        isattachment: '29274137',
        sysindexeddate: 1625136545000,
        syslanguage: ['English'],
        docshuburi: 'https://test-sitecore.developer.arm.com/documentation',
        itemid: '60dd9d5ffc902f3f580e7b2e',
        transactionid: 664549,
        title: 'Clock LPI ',
        products: ['Corelink AHB Cache'],
        date: 1625136545000,
        confidentiality: 'Non-Confidential',
        document_id: 'ARMDC28JEZ1:0002:en',
        is_topic: 1,
        navigationhierarchiesaudience: ['SoC Designers', 'Hardware Engineers'],
        audience: ['socDesigners', 'hardwareEngineers'],
        product_quality: 'REL',
        sourcetype: 'Push',
        rowid: 1625136532058537328,
        sysisattachment: '29274137',
        navigationhierarchiescontenttype: 'Technical Reference Manual',
        sysattachmentparentid: 29274137,
        size: 593,
        sysdocumenttype: 'html',
        clickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Interfaces/Low-Power-Interface/Clock-LPI?lang=en',
        syssource: 'qa-document-service-index',
        orderingid: 1625136528172,
        syssize: 593,
        sysdate: 1625136545000,
        haslayout: '1',
        topparent: '29274137',
        label_version: '2.0',
        language_code: 'en',
        z95xpath: [
          '110d559fdea542ea9c1c8a5df7e70ef9',
          'ef82176369c34c2388bffd3138cd26f8',
        ],
        systopparentid: 29274137,
        navigationhierarchiescategories: ['IoT'],
        content_description:
          'This book describes the functionality of the components in the Arm CoreLink AHB Cache . It also provides the programming information and the signal descriptions.',
        source: 'qa-document-service-index',
        navigationhierarchiesnames: ['NoMatchingHierarchies'],
        document_revision: '0002-01',
        body_content:
          'Clock LPI The clock LPI module signals activity on the AHB Cache and responds to incoming quiescence requests. The clock LPI module is active and denies quiescence requests in the following situations: There is activity on the AHB or APB interface. An internal operation (for example, maintenance) is ongoing. There is activity on the power Q-Channel. Otherwise the quiescence request is accepted and the response is synchronized with pcklen. Note When the AHB Cache is in a clock quiescent state, it can asynchronously request clk for itself. Related reference LPI signals',
        collection: 'default',
        syssourcetype: 'Push',
        indexeddate: 1625136545000,
        filetype: 'html',
        sysclickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Interfaces/Low-Power-Interface/Clock-LPI?lang=en',
        templateid: 'f322b88bf5e04c4abe6274e9375c2ff6',
        sysfiletype: 'html',
        path: '/ARMDC28JEZ1/0002/Interfaces/Low-Power-Interface/Clock-LPI?lang=en',
        modified: 1625136476000,
        latest_version: 'true',
        language: ['English'],
        sysrowid: 1625136532058537328,
        uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Interfaces/Low-Power-Interface/Clock-LPI',
        syscollection: 'default',
      },
      Title: 'Clock LPI',
      Uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Interfaces/Low-Power-Interface/Clock-LPI',
      PrintableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Interfaces/Low-Power-Interface/Clock-LPI',
      ClickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Interfaces/Low-Power-Interface/Clock-LPI?lang=en',
      UniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Interfaces/Low-Power-Interface/Clock-LPI',
      Excerpt:
        'Clock LPI The clock LPI module signals activity on the AHB Cache and responds to incoming quiescence requests ... The clock LPI module is active and denies quiescence requests in the following ...',
      FirstSentences: null,
    },
    {
      title: 'CIDR1, component ID register 1',
      uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/CIDR1--component-ID-register-1',
      printableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/CIDR1--component-ID-register-1',
      clickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/CIDR1--component-ID-register-1?lang=en',
      uniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/CIDR1--component-ID-register-1',
      excerpt:
        'CIDR1, component ID register 1 Component ID 1. ... The CIDR1 register characteristics are: Attributes Offset 0x0FF4 Type Read-only Reset 0xF0 Width 32 The ... Figure 1. ... [7:4] ... [3:0]',
      firstSentences: null,
      summary: null,
      flags: 'IsAttachment;HasHtmlVersion;SkipSentencesScoring',
      hasHtmlVersion: true,
      hasMobileHtmlVersion: false,
      score: 9985,
      percentScore: 100.0,
      rankingInfo: null,
      rating: 0.0,
      isTopResult: false,
      isRecommendation: false,
      isUserActionView: false,
      titleHighlights: [],
      firstSentencesHighlights: [],
      excerptHighlights: [],
      printableUriHighlights: [],
      summaryHighlights: [],
      parentResult: null,
      childResults: [],
      totalNumberOfChildResults: 0,
      absentTerms: [],
      raw: {
        systitle: 'CIDR1, component ID register 1 ',
        document_number: 'ARMDC28JEZ1',
        document_version: '0002',
        content_type: 'technicalReferenceManual',
        systopparent: '29274137',
        sysurihash: 'ZOd1yQzlCxm1lzvb',
        urihash: 'ZOd1yQzlCxm1lzvb',
        sysuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/CIDR1--component-ID-register-1',
        systransactionid: 664549,
        is_confidential: 0,
        z95xtemplatename: 'Document',
        validityscore: 1.0,
        published: 1625097600000,
        topparentid: 29274137,
        z95xtemplate: 'f322b88bf5e04c4abe6274e9375c2ff6',
        created: 1625136476000,
        sysconcepts:
          'CIDR1 register ; assignments ; Non-secure Read-As-Zero ; Security Function ; Type Read-only ; Ignored',
        navigationhierarchies: ['NoMatchingHierarchies'],
        attachmentparentid: 29274137,
        parentitem: '60dd9d5cfc902f3f580e7b0e',
        concepts:
          'CIDR1 register ; assignments ; Non-secure Read-As-Zero ; Security Function ; Type Read-only ; Ignored',
        documenttype: 'html',
        isattachment: '29274137',
        sysindexeddate: 1625136545000,
        syslanguage: ['English'],
        docshuburi: 'https://test-sitecore.developer.arm.com/documentation',
        itemid: '60dd9d61fc902f3f580e7b73',
        transactionid: 664549,
        title: 'CIDR1, component ID register 1 ',
        products: ['Corelink AHB Cache'],
        date: 1625136545000,
        confidentiality: 'Non-Confidential',
        document_id: 'ARMDC28JEZ1:0002:en',
        is_topic: 1,
        navigationhierarchiesaudience: ['SoC Designers', 'Hardware Engineers'],
        audience: ['socDesigners', 'hardwareEngineers'],
        product_quality: 'REL',
        sourcetype: 'Push',
        rowid: 1625136532035124220,
        sysisattachment: '29274137',
        navigationhierarchiescontenttype: 'Technical Reference Manual',
        sysattachmentparentid: 29274137,
        size: 525,
        sysdocumenttype: 'html',
        clickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/CIDR1--component-ID-register-1?lang=en',
        syssource: 'qa-document-service-index',
        orderingid: 1625136528143,
        syssize: 525,
        sysdate: 1625136545000,
        haslayout: '1',
        topparent: '29274137',
        label_version: '2.0',
        language_code: 'en',
        z95xpath: [
          '110d559fdea542ea9c1c8a5df7e70ef9',
          'ef82176369c34c2388bffd3138cd26f8',
        ],
        systopparentid: 29274137,
        navigationhierarchiescategories: ['IoT'],
        content_description:
          'This book describes the functionality of the components in the Arm CoreLink AHB Cache . It also provides the programming information and the signal descriptions.',
        source: 'qa-document-service-index',
        navigationhierarchiesnames: ['NoMatchingHierarchies'],
        document_revision: '0002-01',
        body_content:
          'CIDR1, component ID register 1 Component ID 1. The CIDR1 register characteristics are: Attributes Offset 0x0FF4 Type Read-only Reset 0xF0 Width 32 The following figure shows the bit assignments. Figure 1. CIDR1 register bit assignments The following table shows the bit assignments. Table 1. CIDR1 register bit assignments Bits Name Security Function [31:8] RESERVED_0 Non-secure Read-As-Zero, Writes Ignored. [7:4] CLASS Non-secure Component class. [3:0] PRMBL_1 Non-secure Preamble.',
        collection: 'default',
        syssourcetype: 'Push',
        indexeddate: 1625136545000,
        filetype: 'html',
        sysclickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/CIDR1--component-ID-register-1?lang=en',
        templateid: 'f322b88bf5e04c4abe6274e9375c2ff6',
        sysfiletype: 'html',
        path: '/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/CIDR1--component-ID-register-1?lang=en',
        modified: 1625136476000,
        latest_version: 'true',
        language: ['English'],
        sysrowid: 1625136532035124220,
        uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/CIDR1--component-ID-register-1',
        syscollection: 'default',
      },
      Title: 'CIDR1, component ID register 1',
      Uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/CIDR1--component-ID-register-1',
      PrintableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/CIDR1--component-ID-register-1',
      ClickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/CIDR1--component-ID-register-1?lang=en',
      UniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/CIDR1--component-ID-register-1',
      Excerpt:
        'CIDR1, component ID register 1 Component ID 1. ... The CIDR1 register characteristics are: Attributes Offset 0x0FF4 Type Read-only Reset 0xF0 Width 32 The ... Figure 1. ... [7:4] ... [3:0]',
      FirstSentences: null,
    },
    {
      title: 'CIDR2, component ID register 2',
      uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/CIDR2--component-ID-register-2',
      printableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/CIDR2--component-ID-register-2',
      clickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/CIDR2--component-ID-register-2?lang=en',
      uniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/CIDR2--component-ID-register-2',
      excerpt:
        'CIDR2, component ID register 2 Component ID 2. ... The CIDR2 register characteristics are: Attributes Offset 0x0FF8 Type Read-only Reset 0x5 Width 32 The following figure shows ... Figure 1.',
      firstSentences: null,
      summary: null,
      flags: 'IsAttachment;HasHtmlVersion;SkipSentencesScoring',
      hasHtmlVersion: true,
      hasMobileHtmlVersion: false,
      score: 9985,
      percentScore: 100.0,
      rankingInfo: null,
      rating: 0.0,
      isTopResult: false,
      isRecommendation: false,
      isUserActionView: false,
      titleHighlights: [],
      firstSentencesHighlights: [],
      excerptHighlights: [],
      printableUriHighlights: [],
      summaryHighlights: [],
      parentResult: null,
      childResults: [],
      totalNumberOfChildResults: 0,
      absentTerms: [],
      raw: {
        systitle: 'CIDR2, component ID register 2 ',
        document_number: 'ARMDC28JEZ1',
        document_version: '0002',
        content_type: 'technicalReferenceManual',
        systopparent: '29274137',
        sysurihash: 'DALxrA2WyhdhavaX',
        urihash: 'DALxrA2WyhdhavaX',
        sysuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/CIDR2--component-ID-register-2',
        systransactionid: 664549,
        is_confidential: 0,
        z95xtemplatename: 'Document',
        validityscore: 1.0,
        published: 1625097600000,
        topparentid: 29274137,
        z95xtemplate: 'f322b88bf5e04c4abe6274e9375c2ff6',
        created: 1625136476000,
        sysconcepts: 'CIDR2 register ; assignments ; Type Read-only',
        navigationhierarchies: ['NoMatchingHierarchies'],
        attachmentparentid: 29274137,
        parentitem: '60dd9d5cfc902f3f580e7b0e',
        concepts: 'CIDR2 register ; assignments ; Type Read-only',
        documenttype: 'html',
        isattachment: '29274137',
        sysindexeddate: 1625136545000,
        syslanguage: ['English'],
        docshuburi: 'https://test-sitecore.developer.arm.com/documentation',
        itemid: '60dd9d61fc902f3f580e7b74',
        transactionid: 664549,
        title: 'CIDR2, component ID register 2 ',
        products: ['Corelink AHB Cache'],
        date: 1625136545000,
        confidentiality: 'Non-Confidential',
        document_id: 'ARMDC28JEZ1:0002:en',
        is_topic: 1,
        navigationhierarchiesaudience: ['SoC Designers', 'Hardware Engineers'],
        audience: ['socDesigners', 'hardwareEngineers'],
        product_quality: 'REL',
        sourcetype: 'Push',
        rowid: 1625136531962421950,
        sysisattachment: '29274137',
        navigationhierarchiescontenttype: 'Technical Reference Manual',
        sysattachmentparentid: 29274137,
        size: 479,
        sysdocumenttype: 'html',
        clickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/CIDR2--component-ID-register-2?lang=en',
        syssource: 'qa-document-service-index',
        orderingid: 1625136528124,
        syssize: 479,
        sysdate: 1625136545000,
        haslayout: '1',
        topparent: '29274137',
        label_version: '2.0',
        language_code: 'en',
        z95xpath: [
          '110d559fdea542ea9c1c8a5df7e70ef9',
          'ef82176369c34c2388bffd3138cd26f8',
        ],
        systopparentid: 29274137,
        navigationhierarchiescategories: ['IoT'],
        content_description:
          'This book describes the functionality of the components in the Arm CoreLink AHB Cache . It also provides the programming information and the signal descriptions.',
        source: 'qa-document-service-index',
        navigationhierarchiesnames: ['NoMatchingHierarchies'],
        document_revision: '0002-01',
        body_content:
          'CIDR2, component ID register 2 Component ID 2. The CIDR2 register characteristics are: Attributes Offset 0x0FF8 Type Read-only Reset 0x5 Width 32 The following figure shows the bit assignments. Figure 1. CIDR2 register bit assignments The following table shows the bit assignments. Table 1. CIDR2 register bit assignments Bits Name Security Function [31:8] RES0_0 Non-secure Read-As-Zero, Writes Ignored [7:0] PRMBL_2 Non-secure Preamble.',
        collection: 'default',
        syssourcetype: 'Push',
        indexeddate: 1625136545000,
        filetype: 'html',
        sysclickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/CIDR2--component-ID-register-2?lang=en',
        templateid: 'f322b88bf5e04c4abe6274e9375c2ff6',
        sysfiletype: 'html',
        path: '/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/CIDR2--component-ID-register-2?lang=en',
        modified: 1625136476000,
        latest_version: 'true',
        language: ['English'],
        sysrowid: 1625136531962421950,
        uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/CIDR2--component-ID-register-2',
        syscollection: 'default',
      },
      Title: 'CIDR2, component ID register 2',
      Uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/CIDR2--component-ID-register-2',
      PrintableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/CIDR2--component-ID-register-2',
      ClickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/CIDR2--component-ID-register-2?lang=en',
      UniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/CIDR2--component-ID-register-2',
      Excerpt:
        'CIDR2, component ID register 2 Component ID 2. ... The CIDR2 register characteristics are: Attributes Offset 0x0FF8 Type Read-only Reset 0x5 Width 32 The following figure shows ... Figure 1.',
      FirstSentences: null,
    },
    {
      title: 'SECIRQINFO1, Secure transfer error information register 1',
      uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/SECIRQINFO1--Secure-transfer-error-information-register-1',
      printableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/SECIRQINFO1--Secure-transfer-error-information-register-1',
      clickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/SECIRQINFO1--Secure-transfer-error-information-register-1?lang=en',
      uniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/SECIRQINFO1--Secure-transfer-error-information-register-1',
      excerpt:
        'SECIRQINFO1, Secure transfer error information register 1 The SECIRQINFO1 register ... The SECIRQINFO1 register characteristics are: Attributes Offset 0x010c Type Read-only Reset ... Figure 1.',
      firstSentences: null,
      summary: null,
      flags: 'IsAttachment;HasHtmlVersion;SkipSentencesScoring',
      hasHtmlVersion: true,
      hasMobileHtmlVersion: false,
      score: 9985,
      percentScore: 100.0,
      rankingInfo: null,
      rating: 0.0,
      isTopResult: false,
      isRecommendation: false,
      isUserActionView: false,
      titleHighlights: [],
      firstSentencesHighlights: [],
      excerptHighlights: [],
      printableUriHighlights: [],
      summaryHighlights: [],
      parentResult: null,
      childResults: [],
      totalNumberOfChildResults: 0,
      absentTerms: [],
      raw: {
        systitle: 'SECIRQINFO1, Secure transfer error information register 1 ',
        document_number: 'ARMDC28JEZ1',
        document_version: '0002',
        content_type: 'technicalReferenceManual',
        systopparent: '29274137',
        sysurihash: 'fpkDhwK6oxYAJnbL',
        urihash: 'fpkDhwK6oxYAJnbL',
        sysuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/SECIRQINFO1--Secure-transfer-error-information-register-1',
        systransactionid: 664549,
        is_confidential: 0,
        z95xtemplatename: 'Document',
        validityscore: 1.0,
        published: 1625097600000,
        topparentid: 29274137,
        z95xtemplate: 'f322b88bf5e04c4abe6274e9375c2ff6',
        created: 1625136476000,
        sysconcepts:
          'SECIRQINFO1 register ; assignments ; Secure ; Type Read-only ; address of the operation',
        navigationhierarchies: ['NoMatchingHierarchies'],
        attachmentparentid: 29274137,
        parentitem: '60dd9d5cfc902f3f580e7b0e',
        concepts:
          'SECIRQINFO1 register ; assignments ; Secure ; Type Read-only ; address of the operation',
        documenttype: 'html',
        isattachment: '29274137',
        sysindexeddate: 1625136545000,
        syslanguage: ['English'],
        docshuburi: 'https://test-sitecore.developer.arm.com/documentation',
        itemid: '60dd9d61fc902f3f580e7b56',
        transactionid: 664549,
        title: 'SECIRQINFO1, Secure transfer error information register 1 ',
        products: ['Corelink AHB Cache'],
        date: 1625136545000,
        confidentiality: 'Non-Confidential',
        document_id: 'ARMDC28JEZ1:0002:en',
        is_topic: 1,
        navigationhierarchiesaudience: ['SoC Designers', 'Hardware Engineers'],
        audience: ['socDesigners', 'hardwareEngineers'],
        product_quality: 'REL',
        sourcetype: 'Push',
        rowid: 1625136531896364333,
        sysisattachment: '29274137',
        navigationhierarchiescontenttype: 'Technical Reference Manual',
        sysattachmentparentid: 29274137,
        size: 662,
        sysdocumenttype: 'html',
        clickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/SECIRQINFO1--Secure-transfer-error-information-register-1?lang=en',
        syssource: 'qa-document-service-index',
        orderingid: 1625136528017,
        syssize: 662,
        sysdate: 1625136545000,
        haslayout: '1',
        topparent: '29274137',
        label_version: '2.0',
        language_code: 'en',
        z95xpath: [
          '110d559fdea542ea9c1c8a5df7e70ef9',
          'ef82176369c34c2388bffd3138cd26f8',
        ],
        systopparentid: 29274137,
        navigationhierarchiescategories: ['IoT'],
        content_description:
          'This book describes the functionality of the components in the Arm CoreLink AHB Cache . It also provides the programming information and the signal descriptions.',
        source: 'qa-document-service-index',
        navigationhierarchiesnames: ['NoMatchingHierarchies'],
        document_revision: '0002-01',
        body_content:
          'SECIRQINFO1, Secure transfer error information register 1 The SECIRQINFO1 register contains the address of the operation which caused the error that triggered the Secure TR_ERR interrupt. The SECIRQINFO1 register characteristics are: Attributes Offset 0x010c Type Read-only Reset 0x0 Width 32 The following figure shows the bit assignments. Figure 1. SECIRQINFO1 register bit assignments The following table shows the bit assignments. Table 1. SECIRQINFO1 register bit assignments Bits Name Security Function [31:0] ADDR Secure Address used by the Secure transfer that caused the Secure TR_ERR.',
        collection: 'default',
        syssourcetype: 'Push',
        indexeddate: 1625136545000,
        filetype: 'html',
        sysclickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/SECIRQINFO1--Secure-transfer-error-information-register-1?lang=en',
        templateid: 'f322b88bf5e04c4abe6274e9375c2ff6',
        sysfiletype: 'html',
        path: '/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/SECIRQINFO1--Secure-transfer-error-information-register-1?lang=en',
        modified: 1625136476000,
        latest_version: 'true',
        language: ['English'],
        sysrowid: 1625136531896364333,
        uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/SECIRQINFO1--Secure-transfer-error-information-register-1',
        syscollection: 'default',
      },
      Title: 'SECIRQINFO1, Secure transfer error information register 1',
      Uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/SECIRQINFO1--Secure-transfer-error-information-register-1',
      PrintableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/SECIRQINFO1--Secure-transfer-error-information-register-1',
      ClickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/SECIRQINFO1--Secure-transfer-error-information-register-1?lang=en',
      UniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/SECIRQINFO1--Secure-transfer-error-information-register-1',
      Excerpt:
        'SECIRQINFO1, Secure transfer error information register 1 The SECIRQINFO1 register ... The SECIRQINFO1 register characteristics are: Attributes Offset 0x010c Type Read-only Reset ... Figure 1.',
      FirstSentences: null,
    },
    {
      title: 'CIDR3, component ID register 3',
      uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/CIDR3--component-ID-register-3',
      printableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/CIDR3--component-ID-register-3',
      clickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/CIDR3--component-ID-register-3?lang=en',
      uniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/CIDR3--component-ID-register-3',
      excerpt:
        'CIDR3, component ID register 3 Component ID 3. ... The CIDR3 register characteristics are: Attributes Offset 0x0FFC Type Read-only Reset 0xB1 Width 32 The following ... Figure 1. ... [7:0]',
      firstSentences: null,
      summary: null,
      flags: 'IsAttachment;HasHtmlVersion;SkipSentencesScoring',
      hasHtmlVersion: true,
      hasMobileHtmlVersion: false,
      score: 9985,
      percentScore: 100.0,
      rankingInfo: null,
      rating: 0.0,
      isTopResult: false,
      isRecommendation: false,
      isUserActionView: false,
      titleHighlights: [],
      firstSentencesHighlights: [],
      excerptHighlights: [],
      printableUriHighlights: [],
      summaryHighlights: [],
      parentResult: null,
      childResults: [],
      totalNumberOfChildResults: 0,
      absentTerms: [],
      raw: {
        systitle: 'CIDR3, component ID register 3 ',
        document_number: 'ARMDC28JEZ1',
        document_version: '0002',
        content_type: 'technicalReferenceManual',
        systopparent: '29274137',
        sysurihash: 'HMeFDWrbdG6z7Dñg',
        urihash: 'HMeFDWrbdG6z7Dñg',
        sysuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/CIDR3--component-ID-register-3',
        systransactionid: 664549,
        is_confidential: 0,
        z95xtemplatename: 'Document',
        validityscore: 1.0,
        published: 1625097600000,
        topparentid: 29274137,
        z95xtemplate: 'f322b88bf5e04c4abe6274e9375c2ff6',
        created: 1625136476000,
        sysconcepts:
          'CIDR3 register ; assignments ; Non-secure Read-As-Zero ; Security Function ; Type Read-only ; Ignored',
        navigationhierarchies: ['NoMatchingHierarchies'],
        attachmentparentid: 29274137,
        parentitem: '60dd9d5cfc902f3f580e7b0e',
        concepts:
          'CIDR3 register ; assignments ; Non-secure Read-As-Zero ; Security Function ; Type Read-only ; Ignored',
        documenttype: 'html',
        isattachment: '29274137',
        sysindexeddate: 1625136545000,
        syslanguage: ['English'],
        docshuburi: 'https://test-sitecore.developer.arm.com/documentation',
        itemid: '60dd9d61fc902f3f580e7b75',
        transactionid: 664549,
        title: 'CIDR3, component ID register 3 ',
        products: ['Corelink AHB Cache'],
        date: 1625136545000,
        confidentiality: 'Non-Confidential',
        document_id: 'ARMDC28JEZ1:0002:en',
        is_topic: 1,
        navigationhierarchiesaudience: ['SoC Designers', 'Hardware Engineers'],
        audience: ['socDesigners', 'hardwareEngineers'],
        product_quality: 'REL',
        sourcetype: 'Push',
        rowid: 1625136531862929283,
        sysisattachment: '29274137',
        navigationhierarchiescontenttype: 'Technical Reference Manual',
        sysattachmentparentid: 29274137,
        size: 485,
        sysdocumenttype: 'html',
        clickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/CIDR3--component-ID-register-3?lang=en',
        syssource: 'qa-document-service-index',
        orderingid: 1625136528124,
        syssize: 485,
        sysdate: 1625136545000,
        haslayout: '1',
        topparent: '29274137',
        label_version: '2.0',
        language_code: 'en',
        z95xpath: [
          '110d559fdea542ea9c1c8a5df7e70ef9',
          'ef82176369c34c2388bffd3138cd26f8',
        ],
        systopparentid: 29274137,
        navigationhierarchiescategories: ['IoT'],
        content_description:
          'This book describes the functionality of the components in the Arm CoreLink AHB Cache . It also provides the programming information and the signal descriptions.',
        source: 'qa-document-service-index',
        navigationhierarchiesnames: ['NoMatchingHierarchies'],
        document_revision: '0002-01',
        body_content:
          'CIDR3, component ID register 3 Component ID 3. The CIDR3 register characteristics are: Attributes Offset 0x0FFC Type Read-only Reset 0xB1 Width 32 The following figure shows the bit assignments. Figure 1. CIDR3 register bit assignments The following table shows the bit assignments. Table 1. CIDR3 register bit assignments Bits Name Security Function [31:8] RESERVED_0 Non-secure Read-As-Zero, Writes Ignored. [7:0] PRMBL_3 Non-secure Preamble.',
        collection: 'default',
        syssourcetype: 'Push',
        indexeddate: 1625136545000,
        filetype: 'html',
        sysclickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/CIDR3--component-ID-register-3?lang=en',
        templateid: 'f322b88bf5e04c4abe6274e9375c2ff6',
        sysfiletype: 'html',
        path: '/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/CIDR3--component-ID-register-3?lang=en',
        modified: 1625136476000,
        latest_version: 'true',
        language: ['English'],
        sysrowid: 1625136531862929283,
        uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/CIDR3--component-ID-register-3',
        syscollection: 'default',
      },
      Title: 'CIDR3, component ID register 3',
      Uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/CIDR3--component-ID-register-3',
      PrintableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/CIDR3--component-ID-register-3',
      ClickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/CIDR3--component-ID-register-3?lang=en',
      UniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/CIDR3--component-ID-register-3',
      Excerpt:
        'CIDR3, component ID register 3 Component ID 3. ... The CIDR3 register characteristics are: Attributes Offset 0x0FFC Type Read-only Reset 0xB1 Width 32 The following ... Figure 1. ... [7:0]',
      FirstSentences: null,
    },
    {
      title: 'Invalidate all maintenance',
      uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Operation/Maintenance/Invalidate-all-maintenance',
      printableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Operation/Maintenance/Invalidate-all-maintenance',
      clickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Operation/Maintenance/Invalidate-all-maintenance?lang=en',
      uniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Operation/Maintenance/Invalidate-all-maintenance',
      excerpt:
        'Invalidate all maintenance Invalidate all maintenance walks through all cache lines and invalidates them. ... CAUTION Only Secure software can perform invalidate all maintenance.',
      firstSentences: null,
      summary: null,
      flags: 'IsAttachment;HasHtmlVersion;SkipSentencesScoring',
      hasHtmlVersion: true,
      hasMobileHtmlVersion: false,
      score: 9985,
      percentScore: 100.0,
      rankingInfo: null,
      rating: 0.0,
      isTopResult: false,
      isRecommendation: false,
      isUserActionView: false,
      titleHighlights: [],
      firstSentencesHighlights: [],
      excerptHighlights: [],
      printableUriHighlights: [],
      summaryHighlights: [],
      parentResult: null,
      childResults: [],
      totalNumberOfChildResults: 0,
      absentTerms: [],
      raw: {
        systitle: 'Invalidate all maintenance ',
        document_number: 'ARMDC28JEZ1',
        document_version: '0002',
        content_type: 'technicalReferenceManual',
        systopparent: '29274137',
        sysurihash: 'MHIs0RXQFhZwOcLw',
        urihash: 'MHIs0RXQFhZwOcLw',
        sysuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Operation/Maintenance/Invalidate-all-maintenance',
        systransactionid: 664549,
        is_confidential: 0,
        z95xtemplatename: 'Document',
        validityscore: 1.0,
        published: 1625097600000,
        topparentid: 29274137,
        z95xtemplate: 'f322b88bf5e04c4abe6274e9375c2ff6',
        created: 1625136476000,
        sysconcepts:
          'maintenance ; cache ; AHB interface ; subsequent operations ; data loss ; Secure software ; takes ; complete',
        navigationhierarchies: ['NoMatchingHierarchies'],
        attachmentparentid: 29274137,
        parentitem: '60dd9d5cfc902f3f580e7b0e',
        concepts:
          'maintenance ; cache ; AHB interface ; subsequent operations ; data loss ; Secure software ; takes ; complete',
        documenttype: 'html',
        isattachment: '29274137',
        sysindexeddate: 1625136545000,
        syslanguage: ['English'],
        docshuburi: 'https://test-sitecore.developer.arm.com/documentation',
        itemid: '60dd9d60fc902f3f580e7b3e',
        transactionid: 664549,
        title: 'Invalidate all maintenance ',
        products: ['Corelink AHB Cache'],
        date: 1625136545000,
        confidentiality: 'Non-Confidential',
        document_id: 'ARMDC28JEZ1:0002:en',
        is_topic: 1,
        navigationhierarchiesaudience: ['SoC Designers', 'Hardware Engineers'],
        audience: ['socDesigners', 'hardwareEngineers'],
        product_quality: 'REL',
        sourcetype: 'Push',
        rowid: 1625136531836762475,
        sysisattachment: '29274137',
        navigationhierarchiescontenttype: 'Technical Reference Manual',
        sysattachmentparentid: 29274137,
        size: 726,
        sysdocumenttype: 'html',
        clickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Operation/Maintenance/Invalidate-all-maintenance?lang=en',
        syssource: 'qa-document-service-index',
        orderingid: 1625136528143,
        syssize: 726,
        sysdate: 1625136545000,
        haslayout: '1',
        topparent: '29274137',
        label_version: '2.0',
        language_code: 'en',
        z95xpath: [
          '110d559fdea542ea9c1c8a5df7e70ef9',
          'ef82176369c34c2388bffd3138cd26f8',
        ],
        systopparentid: 29274137,
        navigationhierarchiescategories: ['IoT'],
        content_description:
          'This book describes the functionality of the components in the Arm CoreLink AHB Cache . It also provides the programming information and the signal descriptions.',
        source: 'qa-document-service-index',
        navigationhierarchiesnames: ['NoMatchingHierarchies'],
        document_revision: '0002-01',
        body_content:
          'Invalidate all maintenance Invalidate all maintenance walks through all cache lines and invalidates them. CAUTION Only Secure software can perform invalidate all maintenance. Invalidating a dirty cache line can cause data loss. Invalidate all maintenance usually delays subsequent operations on the cache until the maintenance is complete. However, when the cache is being enabled, automatic invalidate all maintenance does not stall the AHB interface. Invalidate all is the only type of maintenance that is allowed when the AHB Cache is disabled. If invalidate all takes place when the cache is disabled, it also does not stall the AHB interface. Related concepts Cache enable maintenance',
        collection: 'default',
        syssourcetype: 'Push',
        indexeddate: 1625136545000,
        filetype: 'html',
        sysclickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Operation/Maintenance/Invalidate-all-maintenance?lang=en',
        templateid: 'f322b88bf5e04c4abe6274e9375c2ff6',
        sysfiletype: 'html',
        path: '/ARMDC28JEZ1/0002/Operation/Maintenance/Invalidate-all-maintenance?lang=en',
        modified: 1625136476000,
        latest_version: 'true',
        language: ['English'],
        sysrowid: 1625136531836762475,
        uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Operation/Maintenance/Invalidate-all-maintenance',
        syscollection: 'default',
      },
      Title: 'Invalidate all maintenance',
      Uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Operation/Maintenance/Invalidate-all-maintenance',
      PrintableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Operation/Maintenance/Invalidate-all-maintenance',
      ClickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Operation/Maintenance/Invalidate-all-maintenance?lang=en',
      UniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Operation/Maintenance/Invalidate-all-maintenance',
      Excerpt:
        'Invalidate all maintenance Invalidate all maintenance walks through all cache lines and invalidates them. ... CAUTION Only Secure software can perform invalidate all maintenance.',
      FirstSentences: null,
    },
    {
      title: 'NSECIRQINFO1, Non-secure transfer error information register 1',
      uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/NSECIRQINFO1--Non-secure-transfer-error-information-register-1',
      printableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/NSECIRQINFO1--Non-secure-transfer-error-information-register-1',
      clickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/NSECIRQINFO1--Non-secure-transfer-error-information-register-1?lang=en',
      uniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/NSECIRQINFO1--Non-secure-transfer-error-information-register-1',
      excerpt:
        'NSECIRQINFO1, Non-secure transfer error information register 1 The NSECIRQINFO1 register ... The NSECIRQINFO1 register characteristics are: Attributes Offset 0x014c Type Read- ... Figure 1.',
      firstSentences: null,
      summary: null,
      flags: 'IsAttachment;HasHtmlVersion;SkipSentencesScoring',
      hasHtmlVersion: true,
      hasMobileHtmlVersion: false,
      score: 9985,
      percentScore: 100.0,
      rankingInfo: null,
      rating: 0.0,
      isTopResult: false,
      isRecommendation: false,
      isUserActionView: false,
      titleHighlights: [],
      firstSentencesHighlights: [],
      excerptHighlights: [],
      printableUriHighlights: [],
      summaryHighlights: [],
      parentResult: null,
      childResults: [],
      totalNumberOfChildResults: 0,
      absentTerms: [],
      raw: {
        systitle:
          'NSECIRQINFO1, Non-secure transfer error information register 1 ',
        document_number: 'ARMDC28JEZ1',
        document_version: '0002',
        content_type: 'technicalReferenceManual',
        systopparent: '29274137',
        sysurihash: 'tgKwUxtXhLAj7QvR',
        urihash: 'tgKwUxtXhLAj7QvR',
        sysuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/NSECIRQINFO1--Non-secure-transfer-error-information-register-1',
        systransactionid: 664549,
        is_confidential: 0,
        z95xtemplatename: 'Document',
        validityscore: 1.0,
        published: 1625097600000,
        topparentid: 29274137,
        z95xtemplate: 'f322b88bf5e04c4abe6274e9375c2ff6',
        created: 1625136476000,
        sysconcepts:
          'NSECIRQINFO1 register ; assignments ; Non-secure ; Type Read-only ; address of the operation',
        navigationhierarchies: ['NoMatchingHierarchies'],
        attachmentparentid: 29274137,
        parentitem: '60dd9d5cfc902f3f580e7b0e',
        concepts:
          'NSECIRQINFO1 register ; assignments ; Non-secure ; Type Read-only ; address of the operation',
        documenttype: 'html',
        isattachment: '29274137',
        sysindexeddate: 1625136545000,
        syslanguage: ['English'],
        docshuburi: 'https://test-sitecore.developer.arm.com/documentation',
        itemid: '60dd9d61fc902f3f580e7b5b',
        transactionid: 664549,
        title:
          'NSECIRQINFO1, Non-secure transfer error information register 1 ',
        products: ['Corelink AHB Cache'],
        date: 1625136545000,
        confidentiality: 'Non-Confidential',
        document_id: 'ARMDC28JEZ1:0002:en',
        is_topic: 1,
        navigationhierarchiesaudience: ['SoC Designers', 'Hardware Engineers'],
        audience: ['socDesigners', 'hardwareEngineers'],
        product_quality: 'REL',
        sourcetype: 'Push',
        rowid: 1625136531817657937,
        sysisattachment: '29274137',
        navigationhierarchiescontenttype: 'Technical Reference Manual',
        sysattachmentparentid: 29274137,
        size: 684,
        sysdocumenttype: 'html',
        clickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/NSECIRQINFO1--Non-secure-transfer-error-information-register-1?lang=en',
        syssource: 'qa-document-service-index',
        orderingid: 1625136528124,
        syssize: 684,
        sysdate: 1625136545000,
        haslayout: '1',
        topparent: '29274137',
        label_version: '2.0',
        language_code: 'en',
        z95xpath: [
          '110d559fdea542ea9c1c8a5df7e70ef9',
          'ef82176369c34c2388bffd3138cd26f8',
        ],
        systopparentid: 29274137,
        navigationhierarchiescategories: ['IoT'],
        content_description:
          'This book describes the functionality of the components in the Arm CoreLink AHB Cache . It also provides the programming information and the signal descriptions.',
        source: 'qa-document-service-index',
        navigationhierarchiesnames: ['NoMatchingHierarchies'],
        document_revision: '0002-01',
        body_content:
          'NSECIRQINFO1, Non-secure transfer error information register 1 The NSECIRQINFO1 register contains the address of the operation which caused the error that triggered Non-secure TR_ERR interrupt. The NSECIRQINFO1 register characteristics are: Attributes Offset 0x014c Type Read-only Reset 0x0 Width 32 The following figure shows the bit assignments. Figure 1. NSECIRQINFO1 register bit assignments The following table shows the bit assignments. Table 1. NSECIRQINFO1 register bit assignments Bits Name Security Function [31:0] ADDR Non-secure Address used by the Non-secure transfer that caused Non-secure TR_ERR.',
        collection: 'default',
        syssourcetype: 'Push',
        indexeddate: 1625136545000,
        filetype: 'html',
        sysclickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/NSECIRQINFO1--Non-secure-transfer-error-information-register-1?lang=en',
        templateid: 'f322b88bf5e04c4abe6274e9375c2ff6',
        sysfiletype: 'html',
        path: '/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/NSECIRQINFO1--Non-secure-transfer-error-information-register-1?lang=en',
        modified: 1625136476000,
        latest_version: 'true',
        language: ['English'],
        sysrowid: 1625136531817657937,
        uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/NSECIRQINFO1--Non-secure-transfer-error-information-register-1',
        syscollection: 'default',
      },
      Title: 'NSECIRQINFO1, Non-secure transfer error information register 1',
      Uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/NSECIRQINFO1--Non-secure-transfer-error-information-register-1',
      PrintableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/NSECIRQINFO1--Non-secure-transfer-error-information-register-1',
      ClickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/NSECIRQINFO1--Non-secure-transfer-error-information-register-1?lang=en',
      UniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/NSECIRQINFO1--Non-secure-transfer-error-information-register-1',
      Excerpt:
        'NSECIRQINFO1, Non-secure transfer error information register 1 The NSECIRQINFO1 register ... The NSECIRQINFO1 register characteristics are: Attributes Offset 0x014c Type Read- ... Figure 1.',
      FirstSentences: null,
    },
    {
      title: 'PMSSCR, PMU snapshot capture register',
      uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/PMSSCR--PMU-snapshot-capture-register',
      printableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/PMSSCR--PMU-snapshot-capture-register',
      clickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/PMSSCR--PMU-snapshot-capture-register?lang=en',
      uniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/PMSSCR--PMU-snapshot-capture-register',
      excerpt:
        'PMSSCR, PMU snapshot capture register PMU snapshot capture register The PMSSCR ... Figure 1. ... PMSSCR register bit assignments The following table shows the bit assignments. ... 0 = Ignored.',
      firstSentences: null,
      summary: null,
      flags: 'IsAttachment;HasHtmlVersion;SkipSentencesScoring',
      hasHtmlVersion: true,
      hasMobileHtmlVersion: false,
      score: 9985,
      percentScore: 100.0,
      rankingInfo: null,
      rating: 0.0,
      isTopResult: false,
      isRecommendation: false,
      isUserActionView: false,
      titleHighlights: [],
      firstSentencesHighlights: [],
      excerptHighlights: [],
      printableUriHighlights: [],
      summaryHighlights: [],
      parentResult: null,
      childResults: [],
      totalNumberOfChildResults: 0,
      absentTerms: [],
      raw: {
        systitle: 'PMSSCR, PMU snapshot capture register ',
        document_number: 'ARMDC28JEZ1',
        document_version: '0002',
        content_type: 'technicalReferenceManual',
        systopparent: '29274137',
        sysurihash: '6xBOXuX6PDRi32QC',
        urihash: '6xBOXuX6PDRi32QC',
        sysuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/PMSSCR--PMU-snapshot-capture-register',
        systransactionid: 664549,
        is_confidential: 0,
        z95xtemplatename: 'Document',
        validityscore: 1.0,
        published: 1625097600000,
        topparentid: 29274137,
        z95xtemplate: 'f322b88bf5e04c4abe6274e9375c2ff6',
        created: 1625136476000,
        sysconcepts:
          'snapshot capture ; assignments ; register ; Non-secure Read-As-Zero ; Security Function ; Type Write-only ; Ignored',
        navigationhierarchies: ['NoMatchingHierarchies'],
        attachmentparentid: 29274137,
        parentitem: '60dd9d5cfc902f3f580e7b0e',
        concepts:
          'snapshot capture ; assignments ; register ; Non-secure Read-As-Zero ; Security Function ; Type Write-only ; Ignored',
        documenttype: 'html',
        isattachment: '29274137',
        sysindexeddate: 1625136545000,
        syslanguage: ['English'],
        docshuburi: 'https://test-sitecore.developer.arm.com/documentation',
        itemid: '60dd9d61fc902f3f580e7b68',
        transactionid: 664549,
        title: 'PMSSCR, PMU snapshot capture register ',
        products: ['Corelink AHB Cache'],
        date: 1625136545000,
        confidentiality: 'Non-Confidential',
        document_id: 'ARMDC28JEZ1:0002:en',
        is_topic: 1,
        navigationhierarchiesaudience: ['SoC Designers', 'Hardware Engineers'],
        audience: ['socDesigners', 'hardwareEngineers'],
        product_quality: 'REL',
        sourcetype: 'Push',
        rowid: 1625136531770058462,
        sysisattachment: '29274137',
        navigationhierarchiescontenttype: 'Technical Reference Manual',
        sysattachmentparentid: 29274137,
        size: 627,
        sysdocumenttype: 'html',
        clickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/PMSSCR--PMU-snapshot-capture-register?lang=en',
        syssource: 'qa-document-service-index',
        orderingid: 1625136528108,
        syssize: 627,
        sysdate: 1625136545000,
        haslayout: '1',
        topparent: '29274137',
        label_version: '2.0',
        language_code: 'en',
        z95xpath: [
          '110d559fdea542ea9c1c8a5df7e70ef9',
          'ef82176369c34c2388bffd3138cd26f8',
        ],
        systopparentid: 29274137,
        navigationhierarchiescategories: ['IoT'],
        content_description:
          'This book describes the functionality of the components in the Arm CoreLink AHB Cache . It also provides the programming information and the signal descriptions.',
        source: 'qa-document-service-index',
        navigationhierarchiesnames: ['NoMatchingHierarchies'],
        document_revision: '0002-01',
        body_content:
          'PMSSCR, PMU snapshot capture register PMU snapshot capture register The PMSSCR register characteristics are: Attributes Offset 0x06F0 Type Write-only Reset 0x0 Width 32 The following figure shows the bit assignments. Figure 1. PMSSCR register bit assignments The following table shows the bit assignments. Table 1. PMSSCR register bit assignments Bits Name Security Function [31:1] RESERVED_0 Non-secure Read-As-Zero, Writes Ignored. [0] SS Software-configurable Provides a mechanism for software to initiate a snapshot. Writing: 1 = Initiates a capture immediately. 0 = Ignored.',
        collection: 'default',
        syssourcetype: 'Push',
        indexeddate: 1625136545000,
        filetype: 'html',
        sysclickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/PMSSCR--PMU-snapshot-capture-register?lang=en',
        templateid: 'f322b88bf5e04c4abe6274e9375c2ff6',
        sysfiletype: 'html',
        path: '/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/PMSSCR--PMU-snapshot-capture-register?lang=en',
        modified: 1625136476000,
        latest_version: 'true',
        language: ['English'],
        sysrowid: 1625136531770058462,
        uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/PMSSCR--PMU-snapshot-capture-register',
        syscollection: 'default',
      },
      Title: 'PMSSCR, PMU snapshot capture register',
      Uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/PMSSCR--PMU-snapshot-capture-register',
      PrintableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/PMSSCR--PMU-snapshot-capture-register',
      ClickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/PMSSCR--PMU-snapshot-capture-register?lang=en',
      UniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/PMSSCR--PMU-snapshot-capture-register',
      Excerpt:
        'PMSSCR, PMU snapshot capture register PMU snapshot capture register The PMSSCR ... Figure 1. ... PMSSCR register bit assignments The following table shows the bit assignments. ... 0 = Ignored.',
      FirstSentences: null,
    },
    {
      title: 'PIDR2, peripheral ID register 2',
      uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/PIDR2--peripheral-ID-register-2',
      printableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/PIDR2--peripheral-ID-register-2',
      clickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/PIDR2--peripheral-ID-register-2?lang=en',
      uniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/PIDR2--peripheral-ID-register-2',
      excerpt:
        'PIDR2, peripheral ID register 2 Peripheral ID 2. ... The PIDR2 register characteristics are: Attributes Offset 0x0FE8 Type Read-only Reset 0xB ... Figure 1. ... [3] JEDEC Non-secure JEDEC.',
      firstSentences: null,
      summary: null,
      flags: 'IsAttachment;HasHtmlVersion;SkipSentencesScoring',
      hasHtmlVersion: true,
      hasMobileHtmlVersion: false,
      score: 9985,
      percentScore: 100.0,
      rankingInfo: null,
      rating: 0.0,
      isTopResult: false,
      isRecommendation: false,
      isUserActionView: false,
      titleHighlights: [],
      firstSentencesHighlights: [],
      excerptHighlights: [],
      printableUriHighlights: [],
      summaryHighlights: [],
      parentResult: null,
      childResults: [],
      totalNumberOfChildResults: 0,
      absentTerms: [],
      raw: {
        systitle: 'PIDR2, peripheral ID register 2 ',
        document_number: 'ARMDC28JEZ1',
        document_version: '0002',
        content_type: 'technicalReferenceManual',
        systopparent: '29274137',
        sysurihash: 'YLaqBaw31XYvCrPB',
        urihash: 'YLaqBaw31XYvCrPB',
        sysuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/PIDR2--peripheral-ID-register-2',
        systransactionid: 664549,
        is_confidential: 0,
        z95xtemplatename: 'Document',
        validityscore: 0.75,
        published: 1625097600000,
        topparentid: 29274137,
        z95xtemplate: 'f322b88bf5e04c4abe6274e9375c2ff6',
        created: 1625136476000,
        sysconcepts:
          'PIDR2 register ; assignments ; Non-secure Revision Code ; Security Function ; Type Read-only ; Ignored ; RES0',
        navigationhierarchies: ['NoMatchingHierarchies'],
        attachmentparentid: 29274137,
        parentitem: '60dd9d5cfc902f3f580e7b0e',
        concepts:
          'PIDR2 register ; assignments ; Non-secure Revision Code ; Security Function ; Type Read-only ; Ignored ; RES0',
        documenttype: 'html',
        isattachment: '29274137',
        sysindexeddate: 1625136544000,
        syslanguage: ['English'],
        docshuburi: 'https://test-sitecore.developer.arm.com/documentation',
        itemid: '60dd9d61fc902f3f580e7b70',
        transactionid: 664549,
        title: 'PIDR2, peripheral ID register 2 ',
        products: ['Corelink AHB Cache'],
        date: 1625136544000,
        confidentiality: 'Non-Confidential',
        document_id: 'ARMDC28JEZ1:0002:en',
        is_topic: 1,
        navigationhierarchiesaudience: ['SoC Designers', 'Hardware Engineers'],
        audience: ['socDesigners', 'hardwareEngineers'],
        product_quality: 'REL',
        sourcetype: 'Push',
        rowid: 1625136531564671107,
        sysisattachment: '29274137',
        navigationhierarchiescontenttype: 'Technical Reference Manual',
        sysattachmentparentid: 29274137,
        size: 567,
        sysdocumenttype: 'html',
        clickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/PIDR2--peripheral-ID-register-2?lang=en',
        syssource: 'qa-document-service-index',
        orderingid: 1625136528108,
        syssize: 567,
        sysdate: 1625136544000,
        haslayout: '1',
        topparent: '29274137',
        label_version: '2.0',
        language_code: 'en',
        z95xpath: [
          '110d559fdea542ea9c1c8a5df7e70ef9',
          'ef82176369c34c2388bffd3138cd26f8',
        ],
        systopparentid: 29274137,
        navigationhierarchiescategories: ['IoT'],
        content_description:
          'This book describes the functionality of the components in the Arm CoreLink AHB Cache . It also provides the programming information and the signal descriptions.',
        source: 'qa-document-service-index',
        navigationhierarchiesnames: ['NoMatchingHierarchies'],
        document_revision: '0002-01',
        body_content:
          'PIDR2, peripheral ID register 2 Peripheral ID 2. The PIDR2 register characteristics are: Attributes Offset 0x0FE8 Type Read-only Reset 0xB Width 32 The following figure shows the bit assignments. Figure 1. PIDR2 register bit assignments The following table shows the bit assignments. Table 1. PIDR2 register bit assignments Bits Name Security Function [31:8] RES0_0 Non-secure Read-As-Zero, Writes Ignored [7:4] REVISION Non-secure Revision Code. [3] JEDEC Non-secure JEDEC. [2:0] DES_1 Non-secure JEP106 Identity Code [6:4].',
        collection: 'default',
        syssourcetype: 'Push',
        indexeddate: 1625136544000,
        filetype: 'html',
        sysclickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/PIDR2--peripheral-ID-register-2?lang=en',
        templateid: 'f322b88bf5e04c4abe6274e9375c2ff6',
        sysfiletype: 'html',
        path: '/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/PIDR2--peripheral-ID-register-2?lang=en',
        modified: 1625136476000,
        latest_version: 'true',
        language: ['English'],
        sysrowid: 1625136531564671107,
        uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/PIDR2--peripheral-ID-register-2',
        syscollection: 'default',
      },
      Title: 'PIDR2, peripheral ID register 2',
      Uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/PIDR2--peripheral-ID-register-2',
      PrintableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/PIDR2--peripheral-ID-register-2',
      ClickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/PIDR2--peripheral-ID-register-2?lang=en',
      UniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/PIDR2--peripheral-ID-register-2',
      Excerpt:
        'PIDR2, peripheral ID register 2 Peripheral ID 2. ... The PIDR2 register characteristics are: Attributes Offset 0x0FE8 Type Read-only Reset 0xB ... Figure 1. ... [3] JEDEC Non-secure JEDEC.',
      FirstSentences: null,
    },
    {
      title: 'PMSSSR, PMU snapshot status register',
      uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/PMSSSR--PMU-snapshot-status-register',
      printableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/PMSSSR--PMU-snapshot-status-register',
      clickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/PMSSSR--PMU-snapshot-status-register?lang=en',
      uniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/PMSSSR--PMU-snapshot-status-register',
      excerpt:
        'PMSSSR, PMU snapshot status register PMU Snapshot status register. ... The PMSSSR register characteristics are: Attributes Offset 0x0680 Type Read-only Reset 0x1 Width 32 The ... Figure 1.',
      firstSentences: null,
      summary: null,
      flags: 'IsAttachment;HasHtmlVersion;SkipSentencesScoring',
      hasHtmlVersion: true,
      hasMobileHtmlVersion: false,
      score: 9985,
      percentScore: 100.0,
      rankingInfo: null,
      rating: 0.0,
      isTopResult: false,
      isRecommendation: false,
      isUserActionView: false,
      titleHighlights: [],
      firstSentencesHighlights: [],
      excerptHighlights: [],
      printableUriHighlights: [],
      summaryHighlights: [],
      parentResult: null,
      childResults: [],
      totalNumberOfChildResults: 0,
      absentTerms: [],
      raw: {
        systitle: 'PMSSSR, PMU snapshot status register ',
        document_number: 'ARMDC28JEZ1',
        document_version: '0002',
        content_type: 'technicalReferenceManual',
        systopparent: '29274137',
        sysurihash: 'hZV9e44udNvAQlZQ',
        urihash: 'hZV9e44udNvAQlZQ',
        sysuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/PMSSSR--PMU-snapshot-status-register',
        systransactionid: 664549,
        is_confidential: 0,
        z95xtemplatename: 'Document',
        validityscore: 1.0,
        published: 1625097600000,
        topparentid: 29274137,
        z95xtemplate: 'f322b88bf5e04c4abe6274e9375c2ff6',
        created: 1625136476000,
        sysconcepts:
          'assignments ; register ; PMU counters ; Non-secure Read-As-Zero ; Security Function ; Type Read-only ; capture ; Software-configurable',
        navigationhierarchies: ['NoMatchingHierarchies'],
        attachmentparentid: 29274137,
        parentitem: '60dd9d5cfc902f3f580e7b0e',
        concepts:
          'assignments ; register ; PMU counters ; Non-secure Read-As-Zero ; Security Function ; Type Read-only ; capture ; Software-configurable',
        documenttype: 'html',
        isattachment: '29274137',
        sysindexeddate: 1625136544000,
        syslanguage: ['English'],
        docshuburi: 'https://test-sitecore.developer.arm.com/documentation',
        itemid: '60dd9d61fc902f3f580e7b67',
        transactionid: 664549,
        title: 'PMSSSR, PMU snapshot status register ',
        products: ['Corelink AHB Cache'],
        date: 1625136544000,
        confidentiality: 'Non-Confidential',
        document_id: 'ARMDC28JEZ1:0002:en',
        is_topic: 1,
        navigationhierarchiesaudience: ['SoC Designers', 'Hardware Engineers'],
        audience: ['socDesigners', 'hardwareEngineers'],
        product_quality: 'REL',
        sourcetype: 'Push',
        rowid: 1625136531563900507,
        sysisattachment: '29274137',
        navigationhierarchiescontenttype: 'Technical Reference Manual',
        sysattachmentparentid: 29274137,
        size: 574,
        sysdocumenttype: 'html',
        clickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/PMSSSR--PMU-snapshot-status-register?lang=en',
        syssource: 'qa-document-service-index',
        orderingid: 1625136528108,
        syssize: 574,
        sysdate: 1625136544000,
        haslayout: '1',
        topparent: '29274137',
        label_version: '2.0',
        language_code: 'en',
        z95xpath: [
          '110d559fdea542ea9c1c8a5df7e70ef9',
          'ef82176369c34c2388bffd3138cd26f8',
        ],
        systopparentid: 29274137,
        navigationhierarchiescategories: ['IoT'],
        content_description:
          'This book describes the functionality of the components in the Arm CoreLink AHB Cache . It also provides the programming information and the signal descriptions.',
        source: 'qa-document-service-index',
        navigationhierarchiesnames: ['NoMatchingHierarchies'],
        document_revision: '0002-01',
        body_content:
          'PMSSSR, PMU snapshot status register PMU Snapshot status register. The PMSSSR register characteristics are: Attributes Offset 0x0680 Type Read-only Reset 0x1 Width 32 The following figure shows the bit assignments. Figure 1. PMSSSR register bit assignments The following table shows the bit assignments. Table 1. PMSSSR register bit assignments Bits Name Security Function [31:1] RESERVED_0 Non-secure Read-As-Zero, Writes Ignored. [0] NC Software-configurable No capture. Indicates whether the PMU counters have been captured.',
        collection: 'default',
        syssourcetype: 'Push',
        indexeddate: 1625136544000,
        filetype: 'html',
        sysclickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/PMSSSR--PMU-snapshot-status-register?lang=en',
        templateid: 'f322b88bf5e04c4abe6274e9375c2ff6',
        sysfiletype: 'html',
        path: '/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/PMSSSR--PMU-snapshot-status-register?lang=en',
        modified: 1625136476000,
        latest_version: 'true',
        language: ['English'],
        sysrowid: 1625136531563900507,
        uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/PMSSSR--PMU-snapshot-status-register',
        syscollection: 'default',
      },
      Title: 'PMSSSR, PMU snapshot status register',
      Uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/PMSSSR--PMU-snapshot-status-register',
      PrintableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/PMSSSR--PMU-snapshot-status-register',
      ClickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/PMSSSR--PMU-snapshot-status-register?lang=en',
      UniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/PMSSSR--PMU-snapshot-status-register',
      Excerpt:
        'PMSSSR, PMU snapshot status register PMU Snapshot status register. ... The PMSSSR register characteristics are: Attributes Offset 0x0680 Type Read-only Reset 0x1 Width 32 The ... Figure 1.',
      FirstSentences: null,
    },
    {
      title: 'PIDR3, peripheral ID register 3',
      uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/PIDR3--peripheral-ID-register-3',
      printableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/PIDR3--peripheral-ID-register-3',
      clickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/PIDR3--peripheral-ID-register-3?lang=en',
      uniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/PIDR3--peripheral-ID-register-3',
      excerpt:
        'PIDR3, peripheral ID register 3 Peripheral ID 3. ... The PIDR3 register characteristics are: Attributes Offset 0x0FEC Type Read-only Reset 0x0 Width 32 The following ... Figure 1. ... [7:4]',
      firstSentences: null,
      summary: null,
      flags: 'IsAttachment;HasHtmlVersion;SkipSentencesScoring',
      hasHtmlVersion: true,
      hasMobileHtmlVersion: false,
      score: 9985,
      percentScore: 100.0,
      rankingInfo: null,
      rating: 0.0,
      isTopResult: false,
      isRecommendation: false,
      isUserActionView: false,
      titleHighlights: [],
      firstSentencesHighlights: [],
      excerptHighlights: [],
      printableUriHighlights: [],
      summaryHighlights: [],
      parentResult: null,
      childResults: [],
      totalNumberOfChildResults: 0,
      absentTerms: [],
      raw: {
        systitle: 'PIDR3, peripheral ID register 3 ',
        document_number: 'ARMDC28JEZ1',
        document_version: '0002',
        content_type: 'technicalReferenceManual',
        systopparent: '29274137',
        sysurihash: 'CHhNhJtNw5Hg6inT',
        urihash: 'CHhNhJtNw5Hg6inT',
        sysuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/PIDR3--peripheral-ID-register-3',
        systransactionid: 664549,
        is_confidential: 0,
        z95xtemplatename: 'Document',
        validityscore: 1.0,
        published: 1625097600000,
        topparentid: 29274137,
        z95xtemplate: 'f322b88bf5e04c4abe6274e9375c2ff6',
        created: 1625136476000,
        sysconcepts:
          'PIDR3 register ; assignments ; Non-secure Read-As-Zero ; Security Function ; Type Read-only ; Ignored',
        navigationhierarchies: ['NoMatchingHierarchies'],
        attachmentparentid: 29274137,
        parentitem: '60dd9d5cfc902f3f580e7b0e',
        concepts:
          'PIDR3 register ; assignments ; Non-secure Read-As-Zero ; Security Function ; Type Read-only ; Ignored',
        documenttype: 'html',
        isattachment: '29274137',
        sysindexeddate: 1625136544000,
        syslanguage: ['English'],
        docshuburi: 'https://test-sitecore.developer.arm.com/documentation',
        itemid: '60dd9d61fc902f3f580e7b71',
        transactionid: 664549,
        title: 'PIDR3, peripheral ID register 3 ',
        products: ['Corelink AHB Cache'],
        date: 1625136544000,
        confidentiality: 'Non-Confidential',
        document_id: 'ARMDC28JEZ1:0002:en',
        is_topic: 1,
        navigationhierarchiesaudience: ['SoC Designers', 'Hardware Engineers'],
        audience: ['socDesigners', 'hardwareEngineers'],
        product_quality: 'REL',
        sourcetype: 'Push',
        rowid: 1625136531517216944,
        sysisattachment: '29274137',
        navigationhierarchiescontenttype: 'Technical Reference Manual',
        sysattachmentparentid: 29274137,
        size: 547,
        sysdocumenttype: 'html',
        clickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/PIDR3--peripheral-ID-register-3?lang=en',
        syssource: 'qa-document-service-index',
        orderingid: 1625136528108,
        syssize: 547,
        sysdate: 1625136544000,
        haslayout: '1',
        topparent: '29274137',
        label_version: '2.0',
        language_code: 'en',
        z95xpath: [
          '110d559fdea542ea9c1c8a5df7e70ef9',
          'ef82176369c34c2388bffd3138cd26f8',
        ],
        systopparentid: 29274137,
        navigationhierarchiescategories: ['IoT'],
        content_description:
          'This book describes the functionality of the components in the Arm CoreLink AHB Cache . It also provides the programming information and the signal descriptions.',
        source: 'qa-document-service-index',
        navigationhierarchiesnames: ['NoMatchingHierarchies'],
        document_revision: '0002-01',
        body_content:
          'PIDR3, peripheral ID register 3 Peripheral ID 3. The PIDR3 register characteristics are: Attributes Offset 0x0FEC Type Read-only Reset 0x0 Width 32 The following figure shows the bit assignments. Figure 1. PIDR3 register bit assignments The following table shows the bit assignments. Table 1. PIDR3 register bit assignments Bits Name Security Function [31:8] RESERVED_0 Non-secure Read-As-Zero, Writes Ignored. [7:4] REVAND Non-secure Manufacturer revision number. [3:0] CMOD Non-secure Customer Modified.',
        collection: 'default',
        syssourcetype: 'Push',
        indexeddate: 1625136544000,
        filetype: 'html',
        sysclickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/PIDR3--peripheral-ID-register-3?lang=en',
        templateid: 'f322b88bf5e04c4abe6274e9375c2ff6',
        sysfiletype: 'html',
        path: '/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/PIDR3--peripheral-ID-register-3?lang=en',
        modified: 1625136476000,
        latest_version: 'true',
        language: ['English'],
        sysrowid: 1625136531517216944,
        uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/PIDR3--peripheral-ID-register-3',
        syscollection: 'default',
      },
      Title: 'PIDR3, peripheral ID register 3',
      Uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/PIDR3--peripheral-ID-register-3',
      PrintableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/PIDR3--peripheral-ID-register-3',
      ClickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/PIDR3--peripheral-ID-register-3?lang=en',
      UniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/PIDR3--peripheral-ID-register-3',
      Excerpt:
        'PIDR3, peripheral ID register 3 Peripheral ID 3. ... The PIDR3 register characteristics are: Attributes Offset 0x0FEC Type Read-only Reset 0x0 Width 32 The following ... Figure 1. ... [7:4]',
      FirstSentences: null,
    },
    {
      title: 'Clean and invalidate all maintenance',
      uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Operation/Maintenance/Clean-and-invalidate-all-maintenance',
      printableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Operation/Maintenance/Clean-and-invalidate-all-maintenance',
      clickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Operation/Maintenance/Clean-and-invalidate-all-maintenance?lang=en',
      uniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Operation/Maintenance/Clean-and-invalidate-all-maintenance',
      excerpt:
        'Clean and invalidate all maintenance The APB interface can initiate clean and invalidate all maintenance for the ... Note Only Secure software can perform clean and invalidate all maintenance.',
      firstSentences: null,
      summary: null,
      flags: 'IsAttachment;HasHtmlVersion;SkipSentencesScoring',
      hasHtmlVersion: true,
      hasMobileHtmlVersion: false,
      score: 9985,
      percentScore: 100.0,
      rankingInfo: null,
      rating: 0.0,
      isTopResult: false,
      isRecommendation: false,
      isUserActionView: false,
      titleHighlights: [],
      firstSentencesHighlights: [],
      excerptHighlights: [],
      printableUriHighlights: [],
      summaryHighlights: [],
      parentResult: null,
      childResults: [],
      totalNumberOfChildResults: 0,
      absentTerms: [],
      raw: {
        systitle: 'Clean and invalidate all maintenance ',
        document_number: 'ARMDC28JEZ1',
        document_version: '0002',
        content_type: 'technicalReferenceManual',
        systopparent: '29274137',
        sysurihash: 'lwa2A8Q549MowyxZ',
        urihash: 'lwa2A8Q549MowyxZ',
        sysuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Operation/Maintenance/Clean-and-invalidate-all-maintenance',
        systransactionid: 664549,
        is_confidential: 0,
        z95xtemplatename: 'Document',
        validityscore: 1.0,
        published: 1625097600000,
        topparentid: 29274137,
        z95xtemplate: 'f322b88bf5e04c4abe6274e9375c2ff6',
        created: 1625136476000,
        sysconcepts:
          'maintenance ; clean ; cache ; dirty ; data loss ; Secure software ; APB interface',
        navigationhierarchies: ['NoMatchingHierarchies'],
        attachmentparentid: 29274137,
        parentitem: '60dd9d5cfc902f3f580e7b0e',
        concepts:
          'maintenance ; clean ; cache ; dirty ; data loss ; Secure software ; APB interface',
        documenttype: 'html',
        isattachment: '29274137',
        sysindexeddate: 1625136544000,
        syslanguage: ['English'],
        docshuburi: 'https://test-sitecore.developer.arm.com/documentation',
        itemid: '60dd9d60fc902f3f580e7b40',
        transactionid: 664549,
        title: 'Clean and invalidate all maintenance ',
        products: ['Corelink AHB Cache'],
        date: 1625136544000,
        confidentiality: 'Non-Confidential',
        document_id: 'ARMDC28JEZ1:0002:en',
        is_topic: 1,
        navigationhierarchiesaudience: ['SoC Designers', 'Hardware Engineers'],
        audience: ['socDesigners', 'hardwareEngineers'],
        product_quality: 'REL',
        sourcetype: 'Push',
        rowid: 1625136531491006383,
        sysisattachment: '29274137',
        navigationhierarchiescontenttype: 'Technical Reference Manual',
        sysattachmentparentid: 29274137,
        size: 669,
        sysdocumenttype: 'html',
        clickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Operation/Maintenance/Clean-and-invalidate-all-maintenance?lang=en',
        syssource: 'qa-document-service-index',
        orderingid: 1625136528143,
        syssize: 669,
        sysdate: 1625136544000,
        haslayout: '1',
        topparent: '29274137',
        label_version: '2.0',
        language_code: 'en',
        z95xpath: [
          '110d559fdea542ea9c1c8a5df7e70ef9',
          'ef82176369c34c2388bffd3138cd26f8',
        ],
        systopparentid: 29274137,
        navigationhierarchiescategories: ['IoT'],
        content_description:
          'This book describes the functionality of the components in the Arm CoreLink AHB Cache . It also provides the programming information and the signal descriptions.',
        source: 'qa-document-service-index',
        navigationhierarchiesnames: ['NoMatchingHierarchies'],
        document_revision: '0002-01',
        body_content:
          'Clean and invalidate all maintenance The APB interface can initiate clean and invalidate all maintenance for the entire cache. Note Only Secure software can perform clean and invalidate all maintenance. Invalidating a dirty cache line can cause data loss. Clean and invalidate all maintenance combines Clean all maintenance and Invalidate all maintenance. The maintenance cycles through all the lines in the cache. Depending on the cache line status, the AHB Cache performs a corresponding action: If the line is valid and dirty, then it is cleaned, and then invalidated. If the line is valid and clean, it is invalidated.',
        collection: 'default',
        syssourcetype: 'Push',
        indexeddate: 1625136544000,
        filetype: 'html',
        sysclickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Operation/Maintenance/Clean-and-invalidate-all-maintenance?lang=en',
        templateid: 'f322b88bf5e04c4abe6274e9375c2ff6',
        sysfiletype: 'html',
        path: '/ARMDC28JEZ1/0002/Operation/Maintenance/Clean-and-invalidate-all-maintenance?lang=en',
        modified: 1625136476000,
        latest_version: 'true',
        language: ['English'],
        sysrowid: 1625136531491006383,
        uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Operation/Maintenance/Clean-and-invalidate-all-maintenance',
        syscollection: 'default',
      },
      Title: 'Clean and invalidate all maintenance',
      Uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Operation/Maintenance/Clean-and-invalidate-all-maintenance',
      PrintableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Operation/Maintenance/Clean-and-invalidate-all-maintenance',
      ClickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Operation/Maintenance/Clean-and-invalidate-all-maintenance?lang=en',
      UniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Operation/Maintenance/Clean-and-invalidate-all-maintenance',
      Excerpt:
        'Clean and invalidate all maintenance The APB interface can initiate clean and invalidate all maintenance for the ... Note Only Secure software can perform clean and invalidate all maintenance.',
      FirstSentences: null,
    },
    {
      title: 'Implementations',
      uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Overview/Implementations',
      printableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Overview/Implementations',
      clickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Overview/Implementations?lang=en',
      uniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Overview/Implementations',
      excerpt:
        'Implementations The AHB Cache can be implemented as a processor cache or a system cache. ... Processor cache The AHB Cache can be implemented as: A dedicated data cache A dedicated instruction ...',
      firstSentences: null,
      summary: null,
      flags: 'IsAttachment;HasHtmlVersion;SkipSentencesScoring',
      hasHtmlVersion: true,
      hasMobileHtmlVersion: false,
      score: 9985,
      percentScore: 100.0,
      rankingInfo: null,
      rating: 0.0,
      isTopResult: false,
      isRecommendation: false,
      isUserActionView: false,
      titleHighlights: [],
      firstSentencesHighlights: [],
      excerptHighlights: [],
      printableUriHighlights: [],
      summaryHighlights: [],
      parentResult: null,
      childResults: [],
      totalNumberOfChildResults: 0,
      absentTerms: [],
      raw: {
        systitle: 'Implementations ',
        document_number: 'ARMDC28JEZ1',
        document_version: '0002',
        content_type: 'technicalReferenceManual',
        systopparent: '29274137',
        sysurihash: '5RrVheEClHuX3G2r',
        urihash: '5RrVheEClHuX3G2r',
        sysuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Overview/Implementations',
        systransactionid: 664549,
        is_confidential: 0,
        z95xtemplatename: 'Document',
        validityscore: 1.0,
        published: 1625097600000,
        topparentid: 29274137,
        z95xtemplate: 'f322b88bf5e04c4abe6274e9375c2ff6',
        created: 1625136476000,
        sysconcepts:
          'AHB Cache ; Integration Manual ; u00AE CoreLink ; AXI subsystem ; memory access ; Arm ; latency ; masters',
        navigationhierarchies: ['NoMatchingHierarchies'],
        attachmentparentid: 29274137,
        parentitem: '60dd9d5cfc902f3f580e7b0e',
        concepts:
          'AHB Cache ; Integration Manual ; u00AE CoreLink ; AXI subsystem ; memory access ; Arm ; latency ; masters',
        documenttype: 'html',
        isattachment: '29274137',
        sysindexeddate: 1625136544000,
        syslanguage: ['English'],
        docshuburi: 'https://test-sitecore.developer.arm.com/documentation',
        itemid: '60dd9d5ffc902f3f580e7b1b',
        transactionid: 664549,
        title: 'Implementations ',
        products: ['Corelink AHB Cache'],
        date: 1625136544000,
        confidentiality: 'Non-Confidential',
        document_id: 'ARMDC28JEZ1:0002:en',
        is_topic: 1,
        navigationhierarchiesaudience: ['SoC Designers', 'Hardware Engineers'],
        audience: ['socDesigners', 'hardwareEngineers'],
        product_quality: 'REL',
        sourcetype: 'Push',
        rowid: 1625136531441091397,
        sysisattachment: '29274137',
        navigationhierarchiescontenttype: 'Technical Reference Manual',
        sysattachmentparentid: 29274137,
        size: 601,
        sysdocumenttype: 'html',
        clickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Overview/Implementations?lang=en',
        syssource: 'qa-document-service-index',
        orderingid: 1625136528143,
        syssize: 601,
        sysdate: 1625136544000,
        haslayout: '1',
        topparent: '29274137',
        label_version: '2.0',
        language_code: 'en',
        z95xpath: [
          '110d559fdea542ea9c1c8a5df7e70ef9',
          'ef82176369c34c2388bffd3138cd26f8',
        ],
        systopparentid: 29274137,
        navigationhierarchiescategories: ['IoT'],
        content_description:
          'This book describes the functionality of the components in the Arm CoreLink AHB Cache . It also provides the programming information and the signal descriptions.',
        source: 'qa-document-service-index',
        navigationhierarchiesnames: ['NoMatchingHierarchies'],
        document_revision: '0002-01',
        body_content:
          'Implementations The AHB Cache can be implemented as a processor cache or a system cache. Processor cache The AHB Cache can be implemented as: A dedicated data cache A dedicated instruction cache A generic cache System cache A system cache implementation of the AHB Cache can be used to: Share memory access among several masters Reduce latency when connecting an AHB processor to an AXI subsystem For more details on how to implement the AHB Cache, see Chapter 2 System Design with the AHB Cache in the Arm\\u00AE CoreLink\\u2122 AHB Cache Configuration and Integration Manual.',
        collection: 'default',
        syssourcetype: 'Push',
        indexeddate: 1625136544000,
        filetype: 'html',
        sysclickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Overview/Implementations?lang=en',
        templateid: 'f322b88bf5e04c4abe6274e9375c2ff6',
        sysfiletype: 'html',
        path: '/ARMDC28JEZ1/0002/Overview/Implementations?lang=en',
        modified: 1625136476000,
        latest_version: 'true',
        language: ['English'],
        sysrowid: 1625136531441091397,
        uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Overview/Implementations',
        syscollection: 'default',
      },
      Title: 'Implementations',
      Uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Overview/Implementations',
      PrintableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Overview/Implementations',
      ClickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Overview/Implementations?lang=en',
      UniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Overview/Implementations',
      Excerpt:
        'Implementations The AHB Cache can be implemented as a processor cache or a system cache. ... Processor cache The AHB Cache can be implemented as: A dedicated data cache A dedicated instruction ...',
      FirstSentences: null,
    },
    {
      title: 'NSECIRQSCLR, Non-secure interrupt status clear register',
      uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/NSECIRQSCLR--Non-secure-interrupt-status-clear-register',
      printableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/NSECIRQSCLR--Non-secure-interrupt-status-clear-register',
      clickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/NSECIRQSCLR--Non-secure-interrupt-status-clear-register?lang=en',
      uniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/NSECIRQSCLR--Non-secure-interrupt-status-clear-register',
      excerpt:
        'NSECIRQSCLR, Non-secure interrupt status clear register The NSECIRQCLR register allows ... The NSECIRQSCLR register characteristics are: Attributes Offset 0x0144 Type Write-only ... Figure 1.',
      firstSentences: null,
      summary: null,
      flags: 'IsAttachment;HasHtmlVersion;SkipSentencesScoring',
      hasHtmlVersion: true,
      hasMobileHtmlVersion: false,
      score: 9985,
      percentScore: 100.0,
      rankingInfo: null,
      rating: 0.0,
      isTopResult: false,
      isRecommendation: false,
      isUserActionView: false,
      titleHighlights: [],
      firstSentencesHighlights: [],
      excerptHighlights: [],
      printableUriHighlights: [],
      summaryHighlights: [],
      parentResult: null,
      childResults: [],
      totalNumberOfChildResults: 0,
      absentTerms: [],
      raw: {
        systitle: 'NSECIRQSCLR, Non-secure interrupt status clear register ',
        document_number: 'ARMDC28JEZ1',
        document_version: '0002',
        content_type: 'technicalReferenceManual',
        systopparent: '29274137',
        sysurihash: '5GfR1bw1Dfa91nGU',
        urihash: '5GfR1bw1Dfa91nGU',
        sysuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/NSECIRQSCLR--Non-secure-interrupt-status-clear-register',
        systransactionid: 664549,
        is_confidential: 0,
        z95xtemplatename: 'Document',
        validityscore: 1.0,
        published: 1625097600000,
        topparentid: 29274137,
        z95xtemplate: 'f322b88bf5e04c4abe6274e9375c2ff6',
        created: 1625136476000,
        sysconcepts:
          'NSECIRQSCLR register ; assignments ; Non-secure ; Security Function ; Type Write-only ; clearing sources ; Ignored',
        navigationhierarchies: ['NoMatchingHierarchies'],
        attachmentparentid: 29274137,
        parentitem: '60dd9d5cfc902f3f580e7b0e',
        concepts:
          'NSECIRQSCLR register ; assignments ; Non-secure ; Security Function ; Type Write-only ; clearing sources ; Ignored',
        documenttype: 'html',
        isattachment: '29274137',
        sysindexeddate: 1625136544000,
        syslanguage: ['English'],
        docshuburi: 'https://test-sitecore.developer.arm.com/documentation',
        itemid: '60dd9d61fc902f3f580e7b59',
        transactionid: 664549,
        title: 'NSECIRQSCLR, Non-secure interrupt status clear register ',
        products: ['Corelink AHB Cache'],
        date: 1625136544000,
        confidentiality: 'Non-Confidential',
        document_id: 'ARMDC28JEZ1:0002:en',
        is_topic: 1,
        navigationhierarchiesaudience: ['SoC Designers', 'Hardware Engineers'],
        audience: ['socDesigners', 'hardwareEngineers'],
        product_quality: 'REL',
        sourcetype: 'Push',
        rowid: 1625136531413621603,
        sysisattachment: '29274137',
        navigationhierarchiescontenttype: 'Technical Reference Manual',
        sysattachmentparentid: 29274137,
        size: 1001,
        sysdocumenttype: 'html',
        clickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/NSECIRQSCLR--Non-secure-interrupt-status-clear-register?lang=en',
        syssource: 'qa-document-service-index',
        orderingid: 1625136528124,
        syssize: 1001,
        sysdate: 1625136544000,
        haslayout: '1',
        topparent: '29274137',
        label_version: '2.0',
        language_code: 'en',
        z95xpath: [
          '110d559fdea542ea9c1c8a5df7e70ef9',
          'ef82176369c34c2388bffd3138cd26f8',
        ],
        systopparentid: 29274137,
        navigationhierarchiescategories: ['IoT'],
        content_description:
          'This book describes the functionality of the components in the Arm CoreLink AHB Cache . It also provides the programming information and the signal descriptions.',
        source: 'qa-document-service-index',
        navigationhierarchiesnames: ['NoMatchingHierarchies'],
        document_revision: '0002-01',
        body_content:
          'NSECIRQSCLR, Non-secure interrupt status clear register The NSECIRQCLR register allows clearing sources for Non-secure interrupt. The NSECIRQSCLR register characteristics are: Attributes Offset 0x0144 Type Write-only Reset 0x0 Width 32 The following figure shows the bit assignments. Figure 1. NSECIRQSCLR register bit assignments The following table shows the bit assignments. Table 1. NSECIRQSCLR register bit assignments Bits Name Security Function [31:8] RESERVED_2 Non-secure Read-As-Zero, Writes Ignored. [7] XOM_ERR Non-secure Clear Non-secure XOM_ERR interrupt [6] NSECURE_CNT_SAT Non-secure Clear NSECURE_CNT_SAT interrupt [5] RESERVED_1 Non-secure Read-As-Zero, Writes Ignored. [4] TR_ERR Non-secure Clear Non-secure TR_ERR interrupt [3] MAINT_IGNORED Non-secure Clear Non-secure MAINT_IGNORED interrupt [2] MAINT_DONE Non-secure Clear Non-secure MAINT_DONE interrupt [1:0] RESERVED_0 Non-secure Read-As-Zero, Writes Ignored.',
        collection: 'default',
        syssourcetype: 'Push',
        indexeddate: 1625136544000,
        filetype: 'html',
        sysclickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/NSECIRQSCLR--Non-secure-interrupt-status-clear-register?lang=en',
        templateid: 'f322b88bf5e04c4abe6274e9375c2ff6',
        sysfiletype: 'html',
        path: '/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/NSECIRQSCLR--Non-secure-interrupt-status-clear-register?lang=en',
        modified: 1625136476000,
        latest_version: 'true',
        language: ['English'],
        sysrowid: 1625136531413621603,
        uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/NSECIRQSCLR--Non-secure-interrupt-status-clear-register',
        syscollection: 'default',
      },
      Title: 'NSECIRQSCLR, Non-secure interrupt status clear register',
      Uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/NSECIRQSCLR--Non-secure-interrupt-status-clear-register',
      PrintableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/NSECIRQSCLR--Non-secure-interrupt-status-clear-register',
      ClickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/NSECIRQSCLR--Non-secure-interrupt-status-clear-register?lang=en',
      UniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/NSECIRQSCLR--Non-secure-interrupt-status-clear-register',
      Excerpt:
        'NSECIRQSCLR, Non-secure interrupt status clear register The NSECIRQCLR register allows ... The NSECIRQSCLR register characteristics are: Attributes Offset 0x0144 Type Write-only ... Figure 1.',
      FirstSentences: null,
    },
    {
      title: 'NSECHIT, Non-secure transfers hit register',
      uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/NSECHIT--Non-secure-transfers-hit-register',
      printableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/NSECHIT--Non-secure-transfers-hit-register',
      clickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/NSECHIT--Non-secure-transfers-hit-register?lang=en',
      uniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/NSECHIT--Non-secure-transfers-hit-register',
      excerpt:
        'NSECHIT, Non-secure transfers hit register The NSECHIT register displays the value of the ... The NSECHIT register characteristics are: Attributes Offset 0x0310 Type Read-only ... Figure 1.',
      firstSentences: null,
      summary: null,
      flags: 'IsAttachment;HasHtmlVersion;SkipSentencesScoring',
      hasHtmlVersion: true,
      hasMobileHtmlVersion: false,
      score: 9985,
      percentScore: 100.0,
      rankingInfo: null,
      rating: 0.0,
      isTopResult: false,
      isRecommendation: false,
      isUserActionView: false,
      titleHighlights: [],
      firstSentencesHighlights: [],
      excerptHighlights: [],
      printableUriHighlights: [],
      summaryHighlights: [],
      parentResult: null,
      childResults: [],
      totalNumberOfChildResults: 0,
      absentTerms: [],
      raw: {
        systitle: 'NSECHIT, Non-secure transfers hit register ',
        document_number: 'ARMDC28JEZ1',
        document_version: '0002',
        content_type: 'technicalReferenceManual',
        systopparent: '29274137',
        sysurihash: 'cigFHGJtUriJAwIo',
        urihash: 'cigFHGJtUriJAwIo',
        sysuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/NSECHIT--Non-secure-transfers-hit-register',
        systransactionid: 664549,
        is_confidential: 0,
        z95xtemplatename: 'Document',
        validityscore: 1.0,
        published: 1625097600000,
        topparentid: 29274137,
        z95xtemplate: 'f322b88bf5e04c4abe6274e9375c2ff6',
        created: 1625136476000,
        sysconcepts:
          'NSECHIT register ; Non-secure transfers ; assignments ; hit ; NSECHITCNT Software-configurable ; Security Function ; Type Read-only ; cache',
        navigationhierarchies: ['NoMatchingHierarchies'],
        attachmentparentid: 29274137,
        parentitem: '60dd9d5cfc902f3f580e7b0e',
        concepts:
          'NSECHIT register ; Non-secure transfers ; assignments ; hit ; NSECHITCNT Software-configurable ; Security Function ; Type Read-only ; cache',
        documenttype: 'html',
        isattachment: '29274137',
        sysindexeddate: 1625136544000,
        syslanguage: ['English'],
        docshuburi: 'https://test-sitecore.developer.arm.com/documentation',
        itemid: '60dd9d61fc902f3f580e7b60',
        transactionid: 664549,
        title: 'NSECHIT, Non-secure transfers hit register ',
        products: ['Corelink AHB Cache'],
        date: 1625136544000,
        confidentiality: 'Non-Confidential',
        document_id: 'ARMDC28JEZ1:0002:en',
        is_topic: 1,
        navigationhierarchiesaudience: ['SoC Designers', 'Hardware Engineers'],
        audience: ['socDesigners', 'hardwareEngineers'],
        product_quality: 'REL',
        sourcetype: 'Push',
        rowid: 1625136531393947913,
        sysisattachment: '29274137',
        navigationhierarchiescontenttype: 'Technical Reference Manual',
        sysattachmentparentid: 29274137,
        size: 575,
        sysdocumenttype: 'html',
        clickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/NSECHIT--Non-secure-transfers-hit-register?lang=en',
        syssource: 'qa-document-service-index',
        orderingid: 1625136528124,
        syssize: 575,
        sysdate: 1625136544000,
        haslayout: '1',
        topparent: '29274137',
        label_version: '2.0',
        language_code: 'en',
        z95xpath: [
          '110d559fdea542ea9c1c8a5df7e70ef9',
          'ef82176369c34c2388bffd3138cd26f8',
        ],
        systopparentid: 29274137,
        navigationhierarchiescategories: ['IoT'],
        content_description:
          'This book describes the functionality of the components in the Arm CoreLink AHB Cache . It also provides the programming information and the signal descriptions.',
        source: 'qa-document-service-index',
        navigationhierarchiesnames: ['NoMatchingHierarchies'],
        document_revision: '0002-01',
        body_content:
          'NSECHIT, Non-secure transfers hit register The NSECHIT register displays the value of the Non-secure hit counter. The NSECHIT register characteristics are: Attributes Offset 0x0310 Type Read-only Reset 0x0 Width 32 The following figure shows the bit assignments. Figure 1. NSECHIT register bit assignments The following table shows the bit assignments. Table 1. NSECHIT register bit assignments Bits Name Security Function [31:0] NSECHITCNT Software-configurable The number of Non-secure transfers that have hit the cache.',
        collection: 'default',
        syssourcetype: 'Push',
        indexeddate: 1625136544000,
        filetype: 'html',
        sysclickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/NSECHIT--Non-secure-transfers-hit-register?lang=en',
        templateid: 'f322b88bf5e04c4abe6274e9375c2ff6',
        sysfiletype: 'html',
        path: '/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/NSECHIT--Non-secure-transfers-hit-register?lang=en',
        modified: 1625136476000,
        latest_version: 'true',
        language: ['English'],
        sysrowid: 1625136531393947913,
        uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/NSECHIT--Non-secure-transfers-hit-register',
        syscollection: 'default',
      },
      Title: 'NSECHIT, Non-secure transfers hit register',
      Uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/NSECHIT--Non-secure-transfers-hit-register',
      PrintableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/NSECHIT--Non-secure-transfers-hit-register',
      ClickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/NSECHIT--Non-secure-transfers-hit-register?lang=en',
      UniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/NSECHIT--Non-secure-transfers-hit-register',
      Excerpt:
        'NSECHIT, Non-secure transfers hit register The NSECHIT register displays the value of the ... The NSECHIT register characteristics are: Attributes Offset 0x0310 Type Read-only ... Figure 1.',
      FirstSentences: null,
    },
    {
      title: 'PIDR4, peripheral ID register 4',
      uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/PIDR4--peripheral-ID-register-4',
      printableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/PIDR4--peripheral-ID-register-4',
      clickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/PIDR4--peripheral-ID-register-4?lang=en',
      uniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/PIDR4--peripheral-ID-register-4',
      excerpt:
        'PIDR4, peripheral ID register 4 Peripheral ID 4. ... The PIDR4 register characteristics are: Attributes Offset 0x0FD0 Type Read-only Reset 0x4 Width 32 The ... Figure 1. ... [7:4] ... [3:0]',
      firstSentences: null,
      summary: null,
      flags: 'IsAttachment;HasHtmlVersion;SkipSentencesScoring',
      hasHtmlVersion: true,
      hasMobileHtmlVersion: false,
      score: 9985,
      percentScore: 100.0,
      rankingInfo: null,
      rating: 0.0,
      isTopResult: false,
      isRecommendation: false,
      isUserActionView: false,
      titleHighlights: [],
      firstSentencesHighlights: [],
      excerptHighlights: [],
      printableUriHighlights: [],
      summaryHighlights: [],
      parentResult: null,
      childResults: [],
      totalNumberOfChildResults: 0,
      absentTerms: [],
      raw: {
        systitle: 'PIDR4, peripheral ID register 4 ',
        document_number: 'ARMDC28JEZ1',
        document_version: '0002',
        content_type: 'technicalReferenceManual',
        systopparent: '29274137',
        sysurihash: 'j2B2zVkIZrCbwDlf',
        urihash: 'j2B2zVkIZrCbwDlf',
        sysuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/PIDR4--peripheral-ID-register-4',
        systransactionid: 664549,
        is_confidential: 0,
        z95xtemplatename: 'Document',
        validityscore: 1.0,
        published: 1625097600000,
        topparentid: 29274137,
        z95xtemplate: 'f322b88bf5e04c4abe6274e9375c2ff6',
        created: 1625136476000,
        sysconcepts:
          'PIDR4 register ; assignments ; Non-secure Read-As-Zero ; Security Function ; Type Read-only ; Ignored',
        navigationhierarchies: ['NoMatchingHierarchies'],
        attachmentparentid: 29274137,
        parentitem: '60dd9d5cfc902f3f580e7b0e',
        concepts:
          'PIDR4 register ; assignments ; Non-secure Read-As-Zero ; Security Function ; Type Read-only ; Ignored',
        documenttype: 'html',
        isattachment: '29274137',
        sysindexeddate: 1625136544000,
        syslanguage: ['English'],
        docshuburi: 'https://test-sitecore.developer.arm.com/documentation',
        itemid: '60dd9d61fc902f3f580e7b6a',
        transactionid: 664549,
        title: 'PIDR4, peripheral ID register 4 ',
        products: ['Corelink AHB Cache'],
        date: 1625136544000,
        confidentiality: 'Non-Confidential',
        document_id: 'ARMDC28JEZ1:0002:en',
        is_topic: 1,
        navigationhierarchiesaudience: ['SoC Designers', 'Hardware Engineers'],
        audience: ['socDesigners', 'hardwareEngineers'],
        product_quality: 'REL',
        sourcetype: 'Push',
        rowid: 1625136531303340670,
        sysisattachment: '29274137',
        navigationhierarchiescontenttype: 'Technical Reference Manual',
        sysattachmentparentid: 29274137,
        size: 534,
        sysdocumenttype: 'html',
        clickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/PIDR4--peripheral-ID-register-4?lang=en',
        syssource: 'qa-document-service-index',
        orderingid: 1625136528108,
        syssize: 534,
        sysdate: 1625136544000,
        haslayout: '1',
        topparent: '29274137',
        label_version: '2.0',
        language_code: 'en',
        z95xpath: [
          '110d559fdea542ea9c1c8a5df7e70ef9',
          'ef82176369c34c2388bffd3138cd26f8',
        ],
        systopparentid: 29274137,
        navigationhierarchiescategories: ['IoT'],
        content_description:
          'This book describes the functionality of the components in the Arm CoreLink AHB Cache . It also provides the programming information and the signal descriptions.',
        source: 'qa-document-service-index',
        navigationhierarchiesnames: ['NoMatchingHierarchies'],
        document_revision: '0002-01',
        body_content:
          'PIDR4, peripheral ID register 4 Peripheral ID 4. The PIDR4 register characteristics are: Attributes Offset 0x0FD0 Type Read-only Reset 0x4 Width 32 The following figure shows the bit assignments. Figure 1. PIDR4 register bit assignments The following table shows the bit assignments. Table 1. PIDR4 register bit assignments Bits Name Security Function [31:8] RESERVED_0 Non-secure Read-As-Zero, Writes Ignored. [7:4] SIZE Non-secure 4KB Count. [3:0] DES_2 Non-secure JEP106 Continuation Code.',
        collection: 'default',
        syssourcetype: 'Push',
        indexeddate: 1625136544000,
        filetype: 'html',
        sysclickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/PIDR4--peripheral-ID-register-4?lang=en',
        templateid: 'f322b88bf5e04c4abe6274e9375c2ff6',
        sysfiletype: 'html',
        path: '/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/PIDR4--peripheral-ID-register-4?lang=en',
        modified: 1625136476000,
        latest_version: 'true',
        language: ['English'],
        sysrowid: 1625136531303340670,
        uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/PIDR4--peripheral-ID-register-4',
        syscollection: 'default',
      },
      Title: 'PIDR4, peripheral ID register 4',
      Uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/PIDR4--peripheral-ID-register-4',
      PrintableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/PIDR4--peripheral-ID-register-4',
      ClickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/PIDR4--peripheral-ID-register-4?lang=en',
      UniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/PIDR4--peripheral-ID-register-4',
      Excerpt:
        'PIDR4, peripheral ID register 4 Peripheral ID 4. ... The PIDR4 register characteristics are: Attributes Offset 0x0FD0 Type Read-only Reset 0x4 Width 32 The ... Figure 1. ... [7:4] ... [3:0]',
      FirstSentences: null,
    },
    {
      title: 'Clock and reset signals',
      uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Signal-descriptions/Clock-and-reset-signals',
      printableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Signal-descriptions/Clock-and-reset-signals',
      clickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Signal-descriptions/Clock-and-reset-signals?lang=en',
      uniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Signal-descriptions/Clock-and-reset-signals',
      excerpt:
        'Clock and reset signals To reduce power consumption when not in active use, the AHB Cache ... Table 1. ... Clock and reset signals Signal name Direction Connection Description clk Input Clock ...',
      firstSentences: null,
      summary: null,
      flags: 'IsAttachment;HasHtmlVersion;SkipSentencesScoring',
      hasHtmlVersion: true,
      hasMobileHtmlVersion: false,
      score: 9985,
      percentScore: 100.0,
      rankingInfo: null,
      rating: 0.0,
      isTopResult: false,
      isRecommendation: false,
      isUserActionView: false,
      titleHighlights: [],
      firstSentencesHighlights: [],
      excerptHighlights: [],
      printableUriHighlights: [],
      summaryHighlights: [],
      parentResult: null,
      childResults: [],
      totalNumberOfChildResults: 0,
      absentTerms: [],
      raw: {
        systitle: 'Clock and reset signals ',
        document_number: 'ARMDC28JEZ1',
        document_version: '0002',
        content_type: 'technicalReferenceManual',
        systopparent: '29274137',
        sysurihash: 'yL80T7JTnLGAbð4l',
        urihash: 'yL80T7JTnLGAbð4l',
        sysuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Signal-descriptions/Clock-and-reset-signals',
        systransactionid: 664549,
        is_confidential: 0,
        z95xtemplatename: 'Document',
        validityscore: 1.0,
        published: 1625097600000,
        topparentid: 29274137,
        z95xtemplate: 'f322b88bf5e04c4abe6274e9375c2ff6',
        created: 1625136476000,
        sysconcepts:
          'clock ; reset ; resetn ; deasserted synchronously ; flops asynchronously ; rising edge ; Direction Connection ; active use ; power consumption',
        navigationhierarchies: ['NoMatchingHierarchies'],
        attachmentparentid: 29274137,
        parentitem: '60dd9d5cfc902f3f580e7b0e',
        concepts:
          'clock ; reset ; resetn ; deasserted synchronously ; flops asynchronously ; rising edge ; Direction Connection ; active use ; power consumption',
        documenttype: 'html',
        isattachment: '29274137',
        sysindexeddate: 1625136544000,
        syslanguage: ['English'],
        docshuburi: 'https://test-sitecore.developer.arm.com/documentation',
        itemid: '60dd9d61fc902f3f580e7b8e',
        transactionid: 664549,
        title: 'Clock and reset signals ',
        products: ['Corelink AHB Cache'],
        date: 1625136544000,
        confidentiality: 'Non-Confidential',
        document_id: 'ARMDC28JEZ1:0002:en',
        is_topic: 1,
        navigationhierarchiesaudience: ['SoC Designers', 'Hardware Engineers'],
        audience: ['socDesigners', 'hardwareEngineers'],
        product_quality: 'REL',
        sourcetype: 'Push',
        rowid: 1625136531135914598,
        sysisattachment: '29274137',
        navigationhierarchiescontenttype: 'Technical Reference Manual',
        sysattachmentparentid: 29274137,
        size: 525,
        sysdocumenttype: 'html',
        clickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Signal-descriptions/Clock-and-reset-signals?lang=en',
        syssource: 'qa-document-service-index',
        orderingid: 1625136527999,
        syssize: 525,
        sysdate: 1625136544000,
        haslayout: '1',
        topparent: '29274137',
        label_version: '2.0',
        language_code: 'en',
        z95xpath: [
          '110d559fdea542ea9c1c8a5df7e70ef9',
          'ef82176369c34c2388bffd3138cd26f8',
        ],
        systopparentid: 29274137,
        navigationhierarchiescategories: ['IoT'],
        content_description:
          'This book describes the functionality of the components in the Arm CoreLink AHB Cache . It also provides the programming information and the signal descriptions.',
        source: 'qa-document-service-index',
        navigationhierarchiesnames: ['NoMatchingHierarchies'],
        document_revision: '0002-01',
        body_content:
          'Clock and reset signals To reduce power consumption when not in active use, the AHB Cache allows clock gating of the module. Table 1. Clock and reset signals Signal name Direction Connection Description clk Input Clock generator Clock signal. All signal timings are related to the rising edge. resetn Input Reset controller Active-LOW reset. This signal resets all flops asynchronously when asserted. Note resetn must be deasserted synchronously with clk. Related concepts Clocking and reset',
        collection: 'default',
        syssourcetype: 'Push',
        indexeddate: 1625136544000,
        filetype: 'html',
        sysclickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Signal-descriptions/Clock-and-reset-signals?lang=en',
        templateid: 'f322b88bf5e04c4abe6274e9375c2ff6',
        sysfiletype: 'html',
        path: '/ARMDC28JEZ1/0002/Signal-descriptions/Clock-and-reset-signals?lang=en',
        modified: 1625136476000,
        latest_version: 'true',
        language: ['English'],
        sysrowid: 1625136531135914598,
        uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Signal-descriptions/Clock-and-reset-signals',
        syscollection: 'default',
      },
      Title: 'Clock and reset signals',
      Uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Signal-descriptions/Clock-and-reset-signals',
      PrintableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Signal-descriptions/Clock-and-reset-signals',
      ClickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Signal-descriptions/Clock-and-reset-signals?lang=en',
      UniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Signal-descriptions/Clock-and-reset-signals',
      Excerpt:
        'Clock and reset signals To reduce power consumption when not in active use, the AHB Cache ... Table 1. ... Clock and reset signals Signal name Direction Connection Description clk Input Clock ...',
      FirstSentences: null,
    },
    {
      title: 'Sleep mode and clock gating',
      uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Using-software-to-program-the-AHB-Cache/Power-control/Sleep-mode-and-clock-gating-',
      printableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Using-software-to-program-the-AHB-Cache/Power-control/Sleep-mode-and-clock-gating-',
      clickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Using-software-to-program-the-AHB-Cache/Power-control/Sleep-mode-and-clock-gating-?lang=en',
      uniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Using-software-to-program-the-AHB-Cache/Power-control/Sleep-mode-and-clock-gating-',
      excerpt:
        'Sleep mode and clock gating The design supports architectural clock gating. ... You do not need to use software to perform architectural clock gating.',
      firstSentences: null,
      summary: null,
      flags: 'IsAttachment;HasHtmlVersion;SkipSentencesScoring',
      hasHtmlVersion: true,
      hasMobileHtmlVersion: false,
      score: 9985,
      percentScore: 100.0,
      rankingInfo: null,
      rating: 0.0,
      isTopResult: false,
      isRecommendation: false,
      isUserActionView: false,
      titleHighlights: [],
      firstSentencesHighlights: [],
      excerptHighlights: [],
      printableUriHighlights: [],
      summaryHighlights: [],
      parentResult: null,
      childResults: [],
      totalNumberOfChildResults: 0,
      absentTerms: [],
      raw: {
        systitle: 'Sleep mode and clock gating  ',
        document_number: 'ARMDC28JEZ1',
        document_version: '0002',
        content_type: 'technicalReferenceManual',
        systopparent: '29274137',
        sysurihash: 'xsMQGba3bDdhc8NO',
        urihash: 'xsMQGba3bDdhc8NO',
        sysuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Using-software-to-program-the-AHB-Cache/Power-control/Sleep-mode-and-clock-gating-',
        systransactionid: 664549,
        is_confidential: 0,
        z95xtemplatename: 'Document',
        validityscore: 1.0,
        published: 1625097600000,
        topparentid: 29274137,
        z95xtemplate: 'f322b88bf5e04c4abe6274e9375c2ff6',
        created: 1625136476000,
        sysconcepts:
          'clock gating ; cache ; LPI ; internal operation ; hardware handshake ; Sleep mode ; interface',
        navigationhierarchies: ['NoMatchingHierarchies'],
        attachmentparentid: 29274137,
        parentitem: '60dd9d5cfc902f3f580e7b0e',
        concepts:
          'clock gating ; cache ; LPI ; internal operation ; hardware handshake ; Sleep mode ; interface',
        documenttype: 'html',
        isattachment: '29274137',
        sysindexeddate: 1625136543000,
        syslanguage: ['English'],
        docshuburi: 'https://test-sitecore.developer.arm.com/documentation',
        itemid: '60dd9d61fc902f3f580e7b89',
        transactionid: 664549,
        title: 'Sleep mode and clock gating  ',
        products: ['Corelink AHB Cache'],
        date: 1625136543000,
        confidentiality: 'Non-Confidential',
        document_id: 'ARMDC28JEZ1:0002:en',
        is_topic: 1,
        navigationhierarchiesaudience: ['SoC Designers', 'Hardware Engineers'],
        audience: ['socDesigners', 'hardwareEngineers'],
        product_quality: 'REL',
        sourcetype: 'Push',
        rowid: 1625136531007232021,
        sysisattachment: '29274137',
        navigationhierarchiescontenttype: 'Technical Reference Manual',
        sysattachmentparentid: 29274137,
        size: 467,
        sysdocumenttype: 'html',
        clickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Using-software-to-program-the-AHB-Cache/Power-control/Sleep-mode-and-clock-gating-?lang=en',
        syssource: 'qa-document-service-index',
        orderingid: 1625136527983,
        syssize: 467,
        sysdate: 1625136543000,
        haslayout: '1',
        topparent: '29274137',
        label_version: '2.0',
        language_code: 'en',
        z95xpath: [
          '110d559fdea542ea9c1c8a5df7e70ef9',
          'ef82176369c34c2388bffd3138cd26f8',
        ],
        systopparentid: 29274137,
        navigationhierarchiescategories: ['IoT'],
        content_description:
          'This book describes the functionality of the components in the Arm CoreLink AHB Cache . It also provides the programming information and the signal descriptions.',
        source: 'qa-document-service-index',
        navigationhierarchiesnames: ['NoMatchingHierarchies'],
        document_revision: '0002-01',
        body_content:
          'Sleep mode and clock gating The design supports architectural clock gating. You do not need to use software to perform architectural clock gating. When the QSTOPPED state is requested on the LPI Clock Q-Channel interface, a hardware handshake is performed through the LPI. If no clock is required, the AHB Cache automatically accepts the quiescence state. The cache requests a clock when it is needed for its internal operation.',
        collection: 'default',
        syssourcetype: 'Push',
        indexeddate: 1625136543000,
        filetype: 'html',
        sysclickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Using-software-to-program-the-AHB-Cache/Power-control/Sleep-mode-and-clock-gating-?lang=en',
        templateid: 'f322b88bf5e04c4abe6274e9375c2ff6',
        sysfiletype: 'html',
        path: '/ARMDC28JEZ1/0002/Using-software-to-program-the-AHB-Cache/Power-control/Sleep-mode-and-clock-gating-?lang=en',
        modified: 1625136476000,
        latest_version: 'true',
        language: ['English'],
        sysrowid: 1625136531007232021,
        uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Using-software-to-program-the-AHB-Cache/Power-control/Sleep-mode-and-clock-gating-',
        syscollection: 'default',
      },
      Title: 'Sleep mode and clock gating',
      Uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Using-software-to-program-the-AHB-Cache/Power-control/Sleep-mode-and-clock-gating-',
      PrintableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Using-software-to-program-the-AHB-Cache/Power-control/Sleep-mode-and-clock-gating-',
      ClickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Using-software-to-program-the-AHB-Cache/Power-control/Sleep-mode-and-clock-gating-?lang=en',
      UniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Using-software-to-program-the-AHB-Cache/Power-control/Sleep-mode-and-clock-gating-',
      Excerpt:
        'Sleep mode and clock gating The design supports architectural clock gating. ... You do not need to use software to perform architectural clock gating.',
      FirstSentences: null,
    },
    {
      title: 'power_on_enable',
      uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Operation/Maintenance/power-on-enable',
      printableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Operation/Maintenance/power-on-enable',
      clickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Operation/Maintenance/power-on-enable?lang=en',
      uniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Operation/Maintenance/power-on-enable',
      excerpt:
        'power_on_enable You can use the power_on_enable input configuration port to allow hardware to enable the ... The power_on_enable port is sampled when the cache is directed to running state on ...',
      firstSentences: null,
      summary: null,
      flags: 'IsAttachment;HasHtmlVersion;SkipSentencesScoring',
      hasHtmlVersion: true,
      hasMobileHtmlVersion: false,
      score: 9877,
      percentScore: 100.0,
      rankingInfo: null,
      rating: 0.0,
      isTopResult: false,
      isRecommendation: false,
      isUserActionView: false,
      titleHighlights: [],
      firstSentencesHighlights: [],
      excerptHighlights: [],
      printableUriHighlights: [],
      summaryHighlights: [],
      parentResult: null,
      childResults: [],
      totalNumberOfChildResults: 0,
      absentTerms: [],
      raw: {
        systitle: 'power_on_enable ',
        document_number: 'ARMDC28JEZ1',
        document_version: '0002',
        content_type: 'technicalReferenceManual',
        systopparent: '29274137',
        sysurihash: 'y4o6RnDb6QoSul35',
        urihash: 'y4o6RnDb6QoSul35',
        sysuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Operation/Maintenance/power-on-enable',
        systransactionid: 664549,
        is_confidential: 0,
        z95xtemplatename: 'Document',
        validityscore: 1.0,
        published: 1625097600000,
        topparentid: 29274137,
        z95xtemplate: 'f322b88bf5e04c4abe6274e9375c2ff6',
        created: 1625136476000,
        sysconcepts:
          'cache ; power ; maintenance ; reset ; interface ; port ; hardware ; configuration ; Forcing Write-Through ; parameter register ; see HWPARAMS',
        navigationhierarchies: ['NoMatchingHierarchies'],
        attachmentparentid: 29274137,
        parentitem: '60dd9d5cfc902f3f580e7b0e',
        concepts:
          'cache ; power ; maintenance ; reset ; interface ; port ; hardware ; configuration ; Forcing Write-Through ; parameter register ; see HWPARAMS',
        documenttype: 'html',
        isattachment: '29274137',
        sysindexeddate: 1625136549000,
        syslanguage: ['English'],
        docshuburi: 'https://test-sitecore.developer.arm.com/documentation',
        itemid: '60dd9d60fc902f3f580e7b47',
        transactionid: 664549,
        title: 'power_on_enable ',
        products: ['Corelink AHB Cache'],
        date: 1625136549000,
        confidentiality: 'Non-Confidential',
        document_id: 'ARMDC28JEZ1:0002:en',
        is_topic: 1,
        navigationhierarchiesaudience: ['SoC Designers', 'Hardware Engineers'],
        audience: ['socDesigners', 'hardwareEngineers'],
        product_quality: 'REL',
        sourcetype: 'Push',
        rowid: 1625136536584487124,
        sysisattachment: '29274137',
        navigationhierarchiescontenttype: 'Technical Reference Manual',
        sysattachmentparentid: 29274137,
        size: 793,
        sysdocumenttype: 'html',
        clickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Operation/Maintenance/power-on-enable?lang=en',
        syssource: 'qa-document-service-index',
        orderingid: 1625136528143,
        syssize: 793,
        sysdate: 1625136549000,
        haslayout: '1',
        topparent: '29274137',
        label_version: '2.0',
        language_code: 'en',
        z95xpath: [
          '110d559fdea542ea9c1c8a5df7e70ef9',
          'ef82176369c34c2388bffd3138cd26f8',
        ],
        systopparentid: 29274137,
        navigationhierarchiescategories: ['IoT'],
        content_description:
          'This book describes the functionality of the components in the Arm CoreLink AHB Cache . It also provides the programming information and the signal descriptions.',
        source: 'qa-document-service-index',
        navigationhierarchiesnames: ['NoMatchingHierarchies'],
        document_revision: '0002-01',
        body_content:
          'power_on_enable You can use the power_on_enable input configuration port to allow hardware to enable the AHB Cache. The power_on_enable port is sampled when the cache is directed to running state on its power LPI Q-Channel interface at the first time after reset. When triggered, this feature starts the normal cache enable process. For more information, see HWPARAMS, hardware parameter register. If enable maintenance is disabled through the dis_cache_en_maint configuration port, then the related maintenance is not performed and the cache is enabled immediately. Subsequent interface transitions have no effect on power_on_enable until the cache is reset. Forcing Write-Through can be affected by power_on_enable. For more information, see CTRL, control register.',
        collection: 'default',
        syssourcetype: 'Push',
        indexeddate: 1625136549000,
        filetype: 'html',
        sysclickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Operation/Maintenance/power-on-enable?lang=en',
        templateid: 'f322b88bf5e04c4abe6274e9375c2ff6',
        sysfiletype: 'html',
        path: '/ARMDC28JEZ1/0002/Operation/Maintenance/power-on-enable?lang=en',
        modified: 1625136476000,
        latest_version: 'true',
        language: ['English'],
        sysrowid: 1625136536584487124,
        uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Operation/Maintenance/power-on-enable',
        syscollection: 'default',
      },
      Title: 'power_on_enable',
      Uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Operation/Maintenance/power-on-enable',
      PrintableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Operation/Maintenance/power-on-enable',
      ClickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Operation/Maintenance/power-on-enable?lang=en',
      UniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Operation/Maintenance/power-on-enable',
      Excerpt:
        'power_on_enable You can use the power_on_enable input configuration port to allow hardware to enable the ... The power_on_enable port is sampled when the cache is directed to running state on ...',
      FirstSentences: null,
    },
    {
      title: 'Cache enable',
      uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Operation/Basic-operations/Cache-enable',
      printableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Operation/Basic-operations/Cache-enable',
      clickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Operation/Basic-operations/Cache-enable?lang=en',
      uniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Operation/Basic-operations/Cache-enable',
      excerpt:
        'Cache enable The AHB Cache must be enabled to start caching accesses. ... You can enable the AHB Cache using either software or hardware.',
      firstSentences: null,
      summary: null,
      flags: 'IsAttachment;HasHtmlVersion;SkipSentencesScoring',
      hasHtmlVersion: true,
      hasMobileHtmlVersion: false,
      score: 9877,
      percentScore: 100.0,
      rankingInfo: null,
      rating: 0.0,
      isTopResult: false,
      isRecommendation: false,
      isUserActionView: false,
      titleHighlights: [],
      firstSentencesHighlights: [],
      excerptHighlights: [],
      printableUriHighlights: [],
      summaryHighlights: [],
      parentResult: null,
      childResults: [],
      totalNumberOfChildResults: 0,
      absentTerms: [],
      raw: {
        systitle: 'Cache enable ',
        document_number: 'ARMDC28JEZ1',
        document_version: '0002',
        content_type: 'technicalReferenceManual',
        systopparent: '29274137',
        sysurihash: 'ð4KhlLIjEuKRe3LP',
        urihash: 'ð4KhlLIjEuKRe3LP',
        sysuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Operation/Basic-operations/Cache-enable',
        systransactionid: 664549,
        is_confidential: 0,
        z95xtemplatename: 'Document',
        validityscore: 1.0,
        published: 1625097600000,
        topparentid: 29274137,
        z95xtemplate: 'f322b88bf5e04c4abe6274e9375c2ff6',
        created: 1625136476000,
        sysconcepts:
          'AHB Cache ; configuration port ; interfaces ; hardware ; maintenance ; maint ; reset ; QRUN',
        navigationhierarchies: ['NoMatchingHierarchies'],
        attachmentparentid: 29274137,
        parentitem: '60dd9d5cfc902f3f580e7b0e',
        concepts:
          'AHB Cache ; configuration port ; interfaces ; hardware ; maintenance ; maint ; reset ; QRUN',
        documenttype: 'html',
        isattachment: '29274137',
        sysindexeddate: 1625136545000,
        syslanguage: ['English'],
        docshuburi: 'https://test-sitecore.developer.arm.com/documentation',
        itemid: '60dd9d60fc902f3f580e7b33',
        transactionid: 664549,
        title: 'Cache enable ',
        products: ['Corelink AHB Cache'],
        date: 1625136545000,
        confidentiality: 'Non-Confidential',
        document_id: 'ARMDC28JEZ1:0002:en',
        is_topic: 1,
        navigationhierarchiesaudience: ['SoC Designers', 'Hardware Engineers'],
        audience: ['socDesigners', 'hardwareEngineers'],
        product_quality: 'REL',
        sourcetype: 'Push',
        rowid: 1625136532133431134,
        sysisattachment: '29274137',
        navigationhierarchiescontenttype: 'Technical Reference Manual',
        sysattachmentparentid: 29274137,
        size: 1171,
        sysdocumenttype: 'html',
        clickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Operation/Basic-operations/Cache-enable?lang=en',
        syssource: 'qa-document-service-index',
        orderingid: 1625136528172,
        syssize: 1171,
        sysdate: 1625136545000,
        haslayout: '1',
        topparent: '29274137',
        label_version: '2.0',
        language_code: 'en',
        z95xpath: [
          '110d559fdea542ea9c1c8a5df7e70ef9',
          'ef82176369c34c2388bffd3138cd26f8',
        ],
        systopparentid: 29274137,
        navigationhierarchiescategories: ['IoT'],
        content_description:
          'This book describes the functionality of the components in the Arm CoreLink AHB Cache . It also provides the programming information and the signal descriptions.',
        source: 'qa-document-service-index',
        navigationhierarchiesnames: ['NoMatchingHierarchies'],
        document_revision: '0002-01',
        body_content:
          'Cache enable The AHB Cache must be enabled to start caching accesses. You can enable the AHB Cache using either software or hardware. Software can enable the cache by setting the ENABLE field of the CTRL register using the APB configuration interface. For more information about using software to enable the AHB Cache, see Enable the AHB Cache by using software. Hardware can also enable the cache by setting the configuration port power_on_enable, which triggers the cache to enable when the LPI interfaces reach the QRUN state for the first time after reset. If cache enable maintenance is turned on, the AHB Cache runs invalidate all maintenance in the background. When the maintenance is completed, the cache is enabled. For more information about cache enable maintenance, see Cache enable maintenance. If cache enable maintenance is turned off by setting the configuration port dis_cache_en_maint and it is unclear whether the cache memory is still valid, the software must invalidate the cache before enabling it. For more information about invalidate all maintenance, see Invalidate all maintenance. Related reference CTRL, control register',
        collection: 'default',
        syssourcetype: 'Push',
        indexeddate: 1625136545000,
        filetype: 'html',
        sysclickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Operation/Basic-operations/Cache-enable?lang=en',
        templateid: 'f322b88bf5e04c4abe6274e9375c2ff6',
        sysfiletype: 'html',
        path: '/ARMDC28JEZ1/0002/Operation/Basic-operations/Cache-enable?lang=en',
        modified: 1625136476000,
        latest_version: 'true',
        language: ['English'],
        sysrowid: 1625136532133431134,
        uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Operation/Basic-operations/Cache-enable',
        syscollection: 'default',
      },
      Title: 'Cache enable',
      Uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Operation/Basic-operations/Cache-enable',
      PrintableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Operation/Basic-operations/Cache-enable',
      ClickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Operation/Basic-operations/Cache-enable?lang=en',
      UniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Operation/Basic-operations/Cache-enable',
      Excerpt:
        'Cache enable The AHB Cache must be enabled to start caching accesses. ... You can enable the AHB Cache using either software or hardware.',
      FirstSentences: null,
    },
    {
      title: 'About the CACHE_ENABLED bit',
      uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Using-software-to-program-the-AHB-Cache/Enable-the-AHB-Cache-by-using-software/About-the-CACHE-ENABLED-bit',
      printableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Using-software-to-program-the-AHB-Cache/Enable-the-AHB-Cache-by-using-software/About-the-CACHE-ENABLED-bit',
      clickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Using-software-to-program-the-AHB-Cache/Enable-the-AHB-Cache-by-using-software/About-the-CACHE-ENABLED-bit?lang=en',
      uniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Using-software-to-program-the-AHB-Cache/Enable-the-AHB-Cache-by-using-software/About-the-CACHE-ENABLED-bit',
      excerpt:
        'About the CACHE_ENABLED bit The CACHE_ENABLED bit is mirrored in two registers: in NSEC_ACCESS register ... This duplication is to ensure that the CACHE_ENABLED bit is sampled at the same time ...',
      firstSentences: null,
      summary: null,
      flags: 'IsAttachment;HasHtmlVersion;SkipSentencesScoring',
      hasHtmlVersion: true,
      hasMobileHtmlVersion: false,
      score: 9877,
      percentScore: 100.0,
      rankingInfo: null,
      rating: 0.0,
      isTopResult: false,
      isRecommendation: false,
      isUserActionView: false,
      titleHighlights: [],
      firstSentencesHighlights: [],
      excerptHighlights: [],
      printableUriHighlights: [],
      summaryHighlights: [],
      parentResult: null,
      childResults: [],
      totalNumberOfChildResults: 0,
      absentTerms: [],
      raw: {
        systitle: 'About the CACHE_ENABLED bit ',
        document_number: 'ARMDC28JEZ1',
        document_version: '0002',
        content_type: 'technicalReferenceManual',
        systopparent: '29274137',
        sysurihash: '9UIhm9OPIhF3ñbo8',
        urihash: '9UIhm9OPIhF3ñbo8',
        sysuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Using-software-to-program-the-AHB-Cache/Enable-the-AHB-Cache-by-using-software/About-the-CACHE-ENABLED-bit',
        systransactionid: 664549,
        is_confidential: 0,
        z95xtemplatename: 'Document',
        validityscore: 1.0,
        published: 1625097600000,
        topparentid: 29274137,
        z95xtemplate: 'f322b88bf5e04c4abe6274e9375c2ff6',
        created: 1625136476000,
        sysconcepts:
          'cache ; enabling ; ACCESS register ; NSEC ; reads ; ongoing ; DIS ; MAINT ; relevant information ; transitioning ; duplication',
        navigationhierarchies: ['NoMatchingHierarchies'],
        attachmentparentid: 29274137,
        parentitem: '60dd9d5cfc902f3f580e7b0e',
        concepts:
          'cache ; enabling ; ACCESS register ; NSEC ; reads ; ongoing ; DIS ; MAINT ; relevant information ; transitioning ; duplication',
        documenttype: 'html',
        isattachment: '29274137',
        sysindexeddate: 1625136544000,
        syslanguage: ['English'],
        docshuburi: 'https://test-sitecore.developer.arm.com/documentation',
        itemid: '60dd9d61fc902f3f580e7b78',
        transactionid: 664549,
        title: 'About the CACHE_ENABLED bit ',
        products: ['Corelink AHB Cache'],
        date: 1625136544000,
        confidentiality: 'Non-Confidential',
        document_id: 'ARMDC28JEZ1:0002:en',
        is_topic: 1,
        navigationhierarchiesaudience: ['SoC Designers', 'Hardware Engineers'],
        audience: ['socDesigners', 'hardwareEngineers'],
        product_quality: 'REL',
        sourcetype: 'Push',
        rowid: 1625136531476582821,
        sysisattachment: '29274137',
        navigationhierarchiescontenttype: 'Technical Reference Manual',
        sysattachmentparentid: 29274137,
        size: 1114,
        sysdocumenttype: 'html',
        clickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Using-software-to-program-the-AHB-Cache/Enable-the-AHB-Cache-by-using-software/About-the-CACHE-ENABLED-bit?lang=en',
        syssource: 'qa-document-service-index',
        orderingid: 1625136527983,
        syssize: 1114,
        sysdate: 1625136544000,
        haslayout: '1',
        topparent: '29274137',
        label_version: '2.0',
        language_code: 'en',
        z95xpath: [
          '110d559fdea542ea9c1c8a5df7e70ef9',
          'ef82176369c34c2388bffd3138cd26f8',
        ],
        systopparentid: 29274137,
        navigationhierarchiescategories: ['IoT'],
        content_description:
          'This book describes the functionality of the components in the Arm CoreLink AHB Cache . It also provides the programming information and the signal descriptions.',
        source: 'qa-document-service-index',
        navigationhierarchiesnames: ['NoMatchingHierarchies'],
        document_revision: '0002-01',
        body_content:
          'About the CACHE_ENABLED bit The CACHE_ENABLED bit is mirrored in two registers: in NSEC_ACCESS register and the MAINT_STATUS register. This duplication is to ensure that the CACHE_ENABLED bit is sampled at the same time as other relevant information. The CACHE_ENABLED bit in the NSEC_ACCESS register In the NSEC_ACCESS register, the CACHE_ENABLED bit only holds a valid value when NSEC_ENABLE_READ_ALLOWED is set. If NSEC_ENABLE_READ_ALLOWED is not set, the CACHE_ENABLED bit in the NSEC_ACCESS register is masked for Non-secure reads. The CACHE_ENABLED bit in the MAINT_STATUS register When checking the CACHE_ENABLED_bit in the MAINT_STATUS register, you should also check if the ONGOING_EN_DIS bit is set. The ONGOING_EN_DIS bit indicates that cache enable or cache disable is ongoing. If this bit is set, the CACHE_ENABLED bit only changes state once the process of enabling or disabling the cache is complete. For example: the software reads that the cache is enabled, but the ONGOING_EN_DIS bit is also set. This means that the cache is transitioning to disabled state.',
        collection: 'default',
        syssourcetype: 'Push',
        indexeddate: 1625136544000,
        filetype: 'html',
        sysclickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Using-software-to-program-the-AHB-Cache/Enable-the-AHB-Cache-by-using-software/About-the-CACHE-ENABLED-bit?lang=en',
        templateid: 'f322b88bf5e04c4abe6274e9375c2ff6',
        sysfiletype: 'html',
        path: '/ARMDC28JEZ1/0002/Using-software-to-program-the-AHB-Cache/Enable-the-AHB-Cache-by-using-software/About-the-CACHE-ENABLED-bit?lang=en',
        modified: 1625136476000,
        latest_version: 'true',
        language: ['English'],
        sysrowid: 1625136531476582821,
        uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Using-software-to-program-the-AHB-Cache/Enable-the-AHB-Cache-by-using-software/About-the-CACHE-ENABLED-bit',
        syscollection: 'default',
      },
      Title: 'About the CACHE_ENABLED bit',
      Uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Using-software-to-program-the-AHB-Cache/Enable-the-AHB-Cache-by-using-software/About-the-CACHE-ENABLED-bit',
      PrintableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Using-software-to-program-the-AHB-Cache/Enable-the-AHB-Cache-by-using-software/About-the-CACHE-ENABLED-bit',
      ClickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Using-software-to-program-the-AHB-Cache/Enable-the-AHB-Cache-by-using-software/About-the-CACHE-ENABLED-bit?lang=en',
      UniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Using-software-to-program-the-AHB-Cache/Enable-the-AHB-Cache-by-using-software/About-the-CACHE-ENABLED-bit',
      Excerpt:
        'About the CACHE_ENABLED bit The CACHE_ENABLED bit is mirrored in two registers: in NSEC_ACCESS register ... This duplication is to ensure that the CACHE_ENABLED bit is sampled at the same time ...',
      FirstSentences: null,
    },
    {
      title: 'Revisions',
      uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Revisions',
      printableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Revisions',
      clickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Revisions?lang=en',
      uniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Revisions',
      excerpt:
        'Revisions This appendix describes the technical changes between released issues of this book. ... Revisions This appendix describes changes between released issues of this book. ... Table 1.',
      firstSentences: null,
      summary: null,
      flags: 'IsAttachment;HasHtmlVersion;SkipSentencesScoring',
      hasHtmlVersion: true,
      hasMobileHtmlVersion: false,
      score: 9877,
      percentScore: 100.0,
      rankingInfo: null,
      rating: 0.0,
      isTopResult: false,
      isRecommendation: false,
      isUserActionView: false,
      titleHighlights: [],
      firstSentencesHighlights: [],
      excerptHighlights: [],
      printableUriHighlights: [],
      summaryHighlights: [],
      parentResult: null,
      childResults: [],
      totalNumberOfChildResults: 0,
      absentTerms: [],
      raw: {
        systitle: 'Revisions ',
        document_number: 'ARMDC28JEZ1',
        document_version: '0002',
        content_type: 'technicalReferenceManual',
        systopparent: '29274137',
        sysurihash: '6Giavw9t9z7rFXTC',
        urihash: '6Giavw9t9z7rFXTC',
        sysuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Revisions',
        systransactionid: 664549,
        is_confidential: 0,
        z95xtemplatename: 'Document',
        validityscore: 1.0,
        published: 1625097600000,
        topparentid: 29274137,
        z95xtemplate: 'f322b88bf5e04c4abe6274e9375c2ff6',
        created: 1625136476000,
        sysconcepts:
          'maintenance Cache ; Location First ; power ; AHB ; DIS ; MAINT ; snapshotting ; Using software ; parameter register ; access sequences ; Write-Back support Exclusive ; interface Write-Through',
        navigationhierarchies: ['NoMatchingHierarchies'],
        attachmentparentid: 29274137,
        parentitem: '60dd9d5cfc902f3f580e7b0e',
        concepts:
          'maintenance Cache ; Location First ; power ; AHB ; DIS ; MAINT ; snapshotting ; Using software ; parameter register ; access sequences ; Write-Back support Exclusive ; interface Write-Through',
        documenttype: 'html',
        isattachment: '29274137',
        sysindexeddate: 1625136543000,
        syslanguage: ['English'],
        docshuburi: 'https://test-sitecore.developer.arm.com/documentation',
        itemid: '60dd9d62fc902f3f580e7b99',
        transactionid: 664549,
        title: 'Revisions ',
        products: ['Corelink AHB Cache'],
        date: 1625136543000,
        confidentiality: 'Non-Confidential',
        document_id: 'ARMDC28JEZ1:0002:en',
        is_topic: 1,
        navigationhierarchiesaudience: ['SoC Designers', 'Hardware Engineers'],
        audience: ['socDesigners', 'hardwareEngineers'],
        product_quality: 'REL',
        sourcetype: 'Push',
        rowid: 1625136530983938428,
        sysisattachment: '29274137',
        navigationhierarchiescontenttype: 'Technical Reference Manual',
        sysattachmentparentid: 29274137,
        size: 1235,
        sysdocumenttype: 'html',
        clickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Revisions?lang=en',
        syssource: 'qa-document-service-index',
        orderingid: 1625136528017,
        syssize: 1235,
        sysdate: 1625136543000,
        haslayout: '1',
        topparent: '29274137',
        label_version: '2.0',
        language_code: 'en',
        z95xpath: [
          '110d559fdea542ea9c1c8a5df7e70ef9',
          'ef82176369c34c2388bffd3138cd26f8',
        ],
        systopparentid: 29274137,
        navigationhierarchiescategories: ['IoT'],
        content_description:
          'This book describes the functionality of the components in the Arm CoreLink AHB Cache . It also provides the programming information and the signal descriptions.',
        source: 'qa-document-service-index',
        navigationhierarchiesnames: ['NoMatchingHierarchies'],
        document_revision: '0002-01',
        body_content:
          'Revisions This appendix describes the technical changes between released issues of this book. Revisions This appendix describes changes between released issues of this book. Table 1. Issue 0000-01 Change Location First release. - Table 2. Differences between issue 0000-01 and issue 0000-02 Change Location Added information about the AHB interface Write-Through and Write-Back support Exclusive access sequences Added information about cache enable and cache disable maintenance Cache enable maintenance Cache disable maintenance Added information about power_on_enable power_on_enable Added POWER_ON_ENABLE, DIS_PWR_DOWN_MAINT, DIS_CACHE_DIS_MAINT, and DIS_CACHE_EN_MAINT to HWPARAMS bit description HWPARAMS, hardware parameter register Added DENY_POWERDOWN to CTRL bit description CTRL, control register Added PIDR7, PIDR6, and PIDR5 registers PIDR7, peripheral ID register 7 PIDR6, peripheral ID register 6 PIDR5, peripheral ID register 5 Table 3. Differences between issue 0000-02 and 0000-03 Change Location Added note about snapshotting during clock and power quiescence Snapshotting Added detail on cache disable maintenance Cache disable maintenance Added Chapter 5 Using software to program the AHB Cache',
        collection: 'default',
        syssourcetype: 'Push',
        indexeddate: 1625136543000,
        filetype: 'html',
        sysclickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Revisions?lang=en',
        templateid: 'f322b88bf5e04c4abe6274e9375c2ff6',
        sysfiletype: 'html',
        path: '/ARMDC28JEZ1/0002/Revisions?lang=en',
        modified: 1625136476000,
        latest_version: 'true',
        language: ['English'],
        sysrowid: 1625136530983938428,
        uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Revisions',
        syscollection: 'default',
      },
      Title: 'Revisions',
      Uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Revisions',
      PrintableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Revisions',
      ClickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Revisions?lang=en',
      UniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Revisions',
      Excerpt:
        'Revisions This appendix describes the technical changes between released issues of this book. ... Revisions This appendix describes changes between released issues of this book. ... Table 1.',
      FirstSentences: null,
    },
    {
      title: 'Linefill error and data loss',
      uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Interfaces/AHB-interface/Error-responses/Linefill-error-and-data-loss',
      printableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Interfaces/AHB-interface/Error-responses/Linefill-error-and-data-loss',
      clickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Interfaces/AHB-interface/Error-responses/Linefill-error-and-data-loss?lang=en',
      uniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Interfaces/AHB-interface/Error-responses/Linefill-error-and-data-loss',
      excerpt:
        'Linefill error and data loss If a linefill receives an error response on the AHB Master interface, data ... If a linefill encounters a bus error, the data from the entire linefill Burst is ...',
      firstSentences: null,
      summary: null,
      flags: 'IsAttachment;HasHtmlVersion;SkipSentencesScoring',
      hasHtmlVersion: true,
      hasMobileHtmlVersion: false,
      score: 9783,
      percentScore: 100.0,
      rankingInfo: null,
      rating: 0.0,
      isTopResult: false,
      isRecommendation: false,
      isUserActionView: false,
      titleHighlights: [],
      firstSentencesHighlights: [],
      excerptHighlights: [],
      printableUriHighlights: [],
      summaryHighlights: [],
      parentResult: null,
      childResults: [],
      totalNumberOfChildResults: 0,
      absentTerms: [],
      raw: {
        systitle: 'Linefill error and data loss ',
        document_number: 'ARMDC28JEZ1',
        document_version: '0002',
        content_type: 'technicalReferenceManual',
        systopparent: '29274137',
        sysurihash: 'U4JSoDQDtZaypsuu',
        urihash: 'U4JSoDQDtZaypsuu',
        sysuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Interfaces/AHB-interface/Error-responses/Linefill-error-and-data-loss',
        systransactionid: 664549,
        is_confidential: 0,
        z95xtemplatename: 'Document',
        validityscore: 1.0,
        published: 1625097600000,
        topparentid: 29274137,
        z95xtemplate: 'f322b88bf5e04c4abe6274e9375c2ff6',
        created: 1625136476000,
        sysconcepts:
          'linefill Burst ; AHB Cache ; lost ; information saved ; IRQINFO registers ; Write-Back access ; Master interface ; regardless',
        navigationhierarchies: ['NoMatchingHierarchies'],
        attachmentparentid: 29274137,
        parentitem: '60dd9d5cfc902f3f580e7b0e',
        concepts:
          'linefill Burst ; AHB Cache ; lost ; information saved ; IRQINFO registers ; Write-Back access ; Master interface ; regardless',
        documenttype: 'html',
        isattachment: '29274137',
        sysindexeddate: 1625136546000,
        syslanguage: ['English'],
        docshuburi: 'https://test-sitecore.developer.arm.com/documentation',
        itemid: '60dd9d5ffc902f3f580e7b27',
        transactionid: 664549,
        title: 'Linefill error and data loss ',
        products: ['Corelink AHB Cache'],
        date: 1625136546000,
        confidentiality: 'Non-Confidential',
        document_id: 'ARMDC28JEZ1:0002:en',
        is_topic: 1,
        navigationhierarchiesaudience: ['SoC Designers', 'Hardware Engineers'],
        audience: ['socDesigners', 'hardwareEngineers'],
        product_quality: 'REL',
        sourcetype: 'Push',
        rowid: 1625136532900478289,
        sysisattachment: '29274137',
        navigationhierarchiescontenttype: 'Technical Reference Manual',
        sysattachmentparentid: 29274137,
        size: 980,
        sysdocumenttype: 'html',
        clickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Interfaces/AHB-interface/Error-responses/Linefill-error-and-data-loss?lang=en',
        syssource: 'qa-document-service-index',
        orderingid: 1625136528191,
        syssize: 980,
        sysdate: 1625136546000,
        haslayout: '1',
        topparent: '29274137',
        label_version: '2.0',
        language_code: 'en',
        z95xpath: [
          '110d559fdea542ea9c1c8a5df7e70ef9',
          'ef82176369c34c2388bffd3138cd26f8',
        ],
        systopparentid: 29274137,
        navigationhierarchiescategories: ['IoT'],
        content_description:
          'This book describes the functionality of the components in the Arm CoreLink AHB Cache . It also provides the programming information and the signal descriptions.',
        source: 'qa-document-service-index',
        navigationhierarchiesnames: ['NoMatchingHierarchies'],
        document_revision: '0002-01',
        body_content:
          'Linefill error and data loss If a linefill receives an error response on the AHB Master interface, data from a Write-Back access can be lost. If a linefill encounters a bus error, the data from the entire linefill Burst is invalidated. Any data written to this cache line before the bus error occurred is lost. The AHB Cache signals the linefill error through an interrupt, TR_ERR, which is generated by the transfer error. Further errors are not reported for the given linefill Burst. If a subsequent Burst beat is responded to with an AHB error, it does not trigger the TR_ERR interrupt again. The AHB error is not captured in the IRQINFO registers, and does not overwrite the information saved earlier for the first error. Therefore regardless of the number of errors received during a linefill Burst, the AHB Cache reports only a single interrupt for the first error. A linefill error does not affect read data. Related concepts Linefill',
        collection: 'default',
        syssourcetype: 'Push',
        indexeddate: 1625136546000,
        filetype: 'html',
        sysclickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Interfaces/AHB-interface/Error-responses/Linefill-error-and-data-loss?lang=en',
        templateid: 'f322b88bf5e04c4abe6274e9375c2ff6',
        sysfiletype: 'html',
        path: '/ARMDC28JEZ1/0002/Interfaces/AHB-interface/Error-responses/Linefill-error-and-data-loss?lang=en',
        modified: 1625136476000,
        latest_version: 'true',
        language: ['English'],
        sysrowid: 1625136532900478289,
        uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Interfaces/AHB-interface/Error-responses/Linefill-error-and-data-loss',
        syscollection: 'default',
      },
      Title: 'Linefill error and data loss',
      Uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Interfaces/AHB-interface/Error-responses/Linefill-error-and-data-loss',
      PrintableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Interfaces/AHB-interface/Error-responses/Linefill-error-and-data-loss',
      ClickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Interfaces/AHB-interface/Error-responses/Linefill-error-and-data-loss?lang=en',
      UniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Interfaces/AHB-interface/Error-responses/Linefill-error-and-data-loss',
      Excerpt:
        'Linefill error and data loss If a linefill receives an error response on the AHB Master interface, data ... If a linefill encounters a bus error, the data from the entire linefill Burst is ...',
      FirstSentences: null,
    },
    {
      title: 'Write-Through and Write-Back support',
      uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Interfaces/AHB-interface/Write-Through-and-Write-Back-support',
      printableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Interfaces/AHB-interface/Write-Through-and-Write-Back-support',
      clickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Interfaces/AHB-interface/Write-Through-and-Write-Back-support?lang=en',
      uniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Interfaces/AHB-interface/Write-Through-and-Write-Back-support',
      excerpt:
        'Write-Through and Write-Back support The AHB Cache supports both Write-Through and Write-Back policies. ... By default, the cache selects the write policy based on the transfer attributes, as ...',
      firstSentences: null,
      summary: null,
      flags: 'IsAttachment;HasHtmlVersion;SkipSentencesScoring',
      hasHtmlVersion: true,
      hasMobileHtmlVersion: false,
      score: 9783,
      percentScore: 100.0,
      rankingInfo: null,
      rating: 0.0,
      isTopResult: false,
      isRecommendation: false,
      isUserActionView: false,
      titleHighlights: [],
      firstSentencesHighlights: [],
      excerptHighlights: [],
      printableUriHighlights: [],
      summaryHighlights: [],
      parentResult: null,
      childResults: [],
      totalNumberOfChildResults: 0,
      absentTerms: [],
      raw: {
        systitle: 'Write-Through and Write-Back support ',
        document_number: 'ARMDC28JEZ1',
        document_version: '0002',
        content_type: 'technicalReferenceManual',
        systopparent: '29274137',
        sysurihash: 'yxixHGQñxR8cUnFm',
        urihash: 'yxixHGQñxR8cUnFm',
        sysuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Interfaces/AHB-interface/Write-Through-and-Write-Back-support',
        systransactionid: 664549,
        is_confidential: 0,
        z95xtemplatename: 'Document',
        validityscore: 1.0,
        published: 1625097600000,
        topparentid: 29274137,
        z95xtemplate: 'f322b88bf5e04c4abe6274e9375c2ff6',
        created: 1625136476000,
        sysconcepts:
          'Write-Through policy ; cache ; transfers ; Write-Back ; u00AE ; Protection Unit ; control register ; Basic terms ; Protocol Specification ; granularity',
        navigationhierarchies: ['NoMatchingHierarchies'],
        attachmentparentid: 29274137,
        parentitem: '60dd9d5cfc902f3f580e7b0e',
        concepts:
          'Write-Through policy ; cache ; transfers ; Write-Back ; u00AE ; Protection Unit ; control register ; Basic terms ; Protocol Specification ; granularity',
        documenttype: 'html',
        isattachment: '29274137',
        sysindexeddate: 1625136546000,
        syslanguage: ['English'],
        docshuburi: 'https://test-sitecore.developer.arm.com/documentation',
        itemid: '60dd9d5ffc902f3f580e7b23',
        transactionid: 664549,
        title: 'Write-Through and Write-Back support ',
        products: ['Corelink AHB Cache'],
        date: 1625136546000,
        confidentiality: 'Non-Confidential',
        document_id: 'ARMDC28JEZ1:0002:en',
        is_topic: 1,
        navigationhierarchiesaudience: ['SoC Designers', 'Hardware Engineers'],
        audience: ['socDesigners', 'hardwareEngineers'],
        product_quality: 'REL',
        sourcetype: 'Push',
        rowid: 1625136532398243061,
        sysisattachment: '29274137',
        navigationhierarchiescontenttype: 'Technical Reference Manual',
        sysattachmentparentid: 29274137,
        size: 863,
        sysdocumenttype: 'html',
        clickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Interfaces/AHB-interface/Write-Through-and-Write-Back-support?lang=en',
        syssource: 'qa-document-service-index',
        orderingid: 1625136528191,
        syssize: 863,
        sysdate: 1625136546000,
        haslayout: '1',
        topparent: '29274137',
        label_version: '2.0',
        language_code: 'en',
        z95xpath: [
          '110d559fdea542ea9c1c8a5df7e70ef9',
          'ef82176369c34c2388bffd3138cd26f8',
        ],
        systopparentid: 29274137,
        navigationhierarchiescategories: ['IoT'],
        content_description:
          'This book describes the functionality of the components in the Arm CoreLink AHB Cache . It also provides the programming information and the signal descriptions.',
        source: 'qa-document-service-index',
        navigationhierarchiesnames: ['NoMatchingHierarchies'],
        document_revision: '0002-01',
        body_content:
          'Write-Through and Write-Back support The AHB Cache supports both Write-Through and Write-Back policies. By default, the cache selects the write policy based on the transfer attributes, as defined by the Arm\\u00AE AMBA\\u00AE 5 AHB Protocol Specification, issue B.b. For more information about Write-Through and Write-Back transfer attributes, see Basic terms. Write-Through policy can also be forced if necessary. Forced Write-Through policy makes the cache always select the Write-Through attribute for cacheable transfers. For more information, see CTRL, control register. The cache requires that a cache line is always accessed as either Write-Back or Write-Through only. Bursts must not cross between regions of different types. This is normally the case for a Memory Protection Unit (MPU) with a 1KB granularity.',
        collection: 'default',
        syssourcetype: 'Push',
        indexeddate: 1625136546000,
        filetype: 'html',
        sysclickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Interfaces/AHB-interface/Write-Through-and-Write-Back-support?lang=en',
        templateid: 'f322b88bf5e04c4abe6274e9375c2ff6',
        sysfiletype: 'html',
        path: '/ARMDC28JEZ1/0002/Interfaces/AHB-interface/Write-Through-and-Write-Back-support?lang=en',
        modified: 1625136476000,
        latest_version: 'true',
        language: ['English'],
        sysrowid: 1625136532398243061,
        uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Interfaces/AHB-interface/Write-Through-and-Write-Back-support',
        syscollection: 'default',
      },
      Title: 'Write-Through and Write-Back support',
      Uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Interfaces/AHB-interface/Write-Through-and-Write-Back-support',
      PrintableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Interfaces/AHB-interface/Write-Through-and-Write-Back-support',
      ClickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Interfaces/AHB-interface/Write-Through-and-Write-Back-support?lang=en',
      UniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Interfaces/AHB-interface/Write-Through-and-Write-Back-support',
      Excerpt:
        'Write-Through and Write-Back support The AHB Cache supports both Write-Through and Write-Back policies. ... By default, the cache selects the write policy based on the transfer attributes, as ...',
      FirstSentences: null,
    },
    {
      title: 'Lookup',
      uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Operation/Basic-operations/Lookup',
      printableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Operation/Basic-operations/Lookup',
      clickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Operation/Basic-operations/Lookup?lang=en',
      uniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Operation/Basic-operations/Lookup',
      excerpt:
        'Lookup The AHB Cache looks up accesses that are marked as cacheable. ... The AHB Cache performs a lookup in the four tag RAMs and in the internal buffers. ... Table 1.',
      firstSentences: null,
      summary: null,
      flags: 'IsAttachment;HasHtmlVersion;SkipSentencesScoring',
      hasHtmlVersion: true,
      hasMobileHtmlVersion: false,
      score: 9783,
      percentScore: 100.0,
      rankingInfo: null,
      rating: 0.0,
      isTopResult: false,
      isRecommendation: false,
      isUserActionView: false,
      titleHighlights: [],
      firstSentencesHighlights: [],
      excerptHighlights: [],
      printableUriHighlights: [],
      summaryHighlights: [],
      parentResult: null,
      childResults: [],
      totalNumberOfChildResults: 0,
      absentTerms: [],
      raw: {
        systitle: 'Lookup ',
        document_number: 'ARMDC28JEZ1',
        document_version: '0002',
        content_type: 'technicalReferenceManual',
        systopparent: '29274137',
        sysurihash: 'NsMkraCXIhYFhð3e',
        urihash: 'NsMkraCXIhYFhð3e',
        sysuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Operation/Basic-operations/Lookup',
        systransactionid: 664549,
        is_confidential: 0,
        z95xtemplatename: 'Document',
        validityscore: 1.0,
        published: 1625097600000,
        topparentid: 29274137,
        z95xtemplate: 'f322b88bf5e04c4abe6274e9375c2ff6',
        created: 1625136476000,
        sysconcepts:
          'AHB Cache ; accesses ; lookup ; latency ; means ; internal buffers ; tag RAMs ; No-allocate',
        navigationhierarchies: ['NoMatchingHierarchies'],
        attachmentparentid: 29274137,
        parentitem: '60dd9d5cfc902f3f580e7b0e',
        concepts:
          'AHB Cache ; accesses ; lookup ; latency ; means ; internal buffers ; tag RAMs ; No-allocate',
        documenttype: 'html',
        isattachment: '29274137',
        sysindexeddate: 1625136545000,
        syslanguage: ['English'],
        docshuburi: 'https://test-sitecore.developer.arm.com/documentation',
        itemid: '60dd9d60fc902f3f580e7b35',
        transactionid: 664549,
        title: 'Lookup ',
        products: ['Corelink AHB Cache'],
        date: 1625136545000,
        confidentiality: 'Non-Confidential',
        document_id: 'ARMDC28JEZ1:0002:en',
        is_topic: 1,
        navigationhierarchiesaudience: ['SoC Designers', 'Hardware Engineers'],
        audience: ['socDesigners', 'hardwareEngineers'],
        product_quality: 'REL',
        sourcetype: 'Push',
        rowid: 1625136532298287219,
        sysisattachment: '29274137',
        navigationhierarchiescontenttype: 'Technical Reference Manual',
        sysattachmentparentid: 29274137,
        size: 730,
        sysdocumenttype: 'html',
        clickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Operation/Basic-operations/Lookup?lang=en',
        syssource: 'qa-document-service-index',
        orderingid: 1625136528155,
        syssize: 730,
        sysdate: 1625136545000,
        haslayout: '1',
        topparent: '29274137',
        label_version: '2.0',
        language_code: 'en',
        z95xpath: [
          '110d559fdea542ea9c1c8a5df7e70ef9',
          'ef82176369c34c2388bffd3138cd26f8',
        ],
        systopparentid: 29274137,
        navigationhierarchiescategories: ['IoT'],
        content_description:
          'This book describes the functionality of the components in the Arm CoreLink AHB Cache . It also provides the programming information and the signal descriptions.',
        source: 'qa-document-service-index',
        navigationhierarchiesnames: ['NoMatchingHierarchies'],
        document_revision: '0002-01',
        body_content:
          'Lookup The AHB Cache looks up accesses that are marked as cacheable. The AHB Cache performs a lookup in the four tag RAMs and in the internal buffers. The result of a lookup can be either hit or miss. Table 1. Cache hit and cache miss Lookup result Description Hit A cache hit means that the data is already in the cache or being filled. The AHB Cache responds to the access without added latency, unless the destination cache line is being filled and the given word has not yet been received. Miss A cache miss means that the data is not in the cache: Allocate miss accesses trigger a linefill. No-allocate miss accesses are forwarded. Cache miss accesses might affect latency. For more information, see Table 1.',
        collection: 'default',
        syssourcetype: 'Push',
        indexeddate: 1625136545000,
        filetype: 'html',
        sysclickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Operation/Basic-operations/Lookup?lang=en',
        templateid: 'f322b88bf5e04c4abe6274e9375c2ff6',
        sysfiletype: 'html',
        path: '/ARMDC28JEZ1/0002/Operation/Basic-operations/Lookup?lang=en',
        modified: 1625136476000,
        latest_version: 'true',
        language: ['English'],
        sysrowid: 1625136532298287219,
        uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Operation/Basic-operations/Lookup',
        syscollection: 'default',
      },
      Title: 'Lookup',
      Uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Operation/Basic-operations/Lookup',
      PrintableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Operation/Basic-operations/Lookup',
      ClickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Operation/Basic-operations/Lookup?lang=en',
      UniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Operation/Basic-operations/Lookup',
      Excerpt:
        'Lookup The AHB Cache looks up accesses that are marked as cacheable. ... The AHB Cache performs a lookup in the four tag RAMs and in the internal buffers. ... Table 1.',
      FirstSentences: null,
    },
    {
      title: 'Maintenance',
      uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Operation/Maintenance',
      printableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Operation/Maintenance',
      clickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Operation/Maintenance?lang=en',
      uniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Operation/Maintenance',
      excerpt:
        'Maintenance The AHB Cache receives requests on the APB interface that can either directly or indirectly ... The APB interface responds to those requests using the APB status registers and ...',
      firstSentences: null,
      summary: null,
      flags: 'IsAttachment;HasHtmlVersion;SkipSentencesScoring',
      hasHtmlVersion: true,
      hasMobileHtmlVersion: false,
      score: 9783,
      percentScore: 100.0,
      rankingInfo: null,
      rating: 0.0,
      isTopResult: false,
      isRecommendation: false,
      isUserActionView: false,
      titleHighlights: [],
      firstSentencesHighlights: [],
      excerptHighlights: [],
      printableUriHighlights: [],
      summaryHighlights: [],
      parentResult: null,
      childResults: [],
      totalNumberOfChildResults: 0,
      absentTerms: [],
      raw: {
        systitle: 'Maintenance ',
        document_number: 'ARMDC28JEZ1',
        document_version: '0002',
        content_type: 'technicalReferenceManual',
        systopparent: '29274137',
        sysurihash: 'mZVtVAp0tJeqpjOP',
        urihash: 'mZVtVAp0tJeqpjOP',
        sysuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Operation/Maintenance',
        systransactionid: 664549,
        is_confidential: 0,
        z95xtemplatename: 'Document',
        validityscore: 1.0,
        published: 1625097600000,
        topparentid: 29274137,
        z95xtemplate: 'f322b88bf5e04c4abe6274e9375c2ff6',
        created: 1625136476000,
        sysconcepts:
          'AHB Cache ; maintenance ; APB interface ; requests ; address Clean ; delays subsequent ; output port ; complete',
        navigationhierarchies: ['NoMatchingHierarchies'],
        attachmentparentid: 29274137,
        parentitem: '60dd9d5cfc902f3f580e7b0e',
        concepts:
          'AHB Cache ; maintenance ; APB interface ; requests ; address Clean ; delays subsequent ; output port ; complete',
        documenttype: 'html',
        isattachment: '29274137',
        sysindexeddate: 1625136545000,
        syslanguage: ['English'],
        docshuburi: 'https://test-sitecore.developer.arm.com/documentation',
        itemid: '60dd9d60fc902f3f580e7b3a',
        transactionid: 664549,
        title: 'Maintenance ',
        products: ['Corelink AHB Cache'],
        date: 1625136545000,
        confidentiality: 'Non-Confidential',
        document_id: 'ARMDC28JEZ1:0002:en',
        is_topic: 1,
        navigationhierarchiesaudience: ['SoC Designers', 'Hardware Engineers'],
        audience: ['socDesigners', 'hardwareEngineers'],
        product_quality: 'REL',
        sourcetype: 'Push',
        rowid: 1625136532247195075,
        sysisattachment: '29274137',
        navigationhierarchiescontenttype: 'Technical Reference Manual',
        sysattachmentparentid: 29274137,
        size: 992,
        sysdocumenttype: 'html',
        clickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Operation/Maintenance?lang=en',
        syssource: 'qa-document-service-index',
        orderingid: 1625136528155,
        syssize: 992,
        sysdate: 1625136545000,
        haslayout: '1',
        topparent: '29274137',
        label_version: '2.0',
        language_code: 'en',
        z95xpath: [
          '110d559fdea542ea9c1c8a5df7e70ef9',
          'ef82176369c34c2388bffd3138cd26f8',
        ],
        systopparentid: 29274137,
        navigationhierarchiescategories: ['IoT'],
        content_description:
          'This book describes the functionality of the components in the Arm CoreLink AHB Cache . It also provides the programming information and the signal descriptions.',
        source: 'qa-document-service-index',
        navigationhierarchiesnames: ['NoMatchingHierarchies'],
        document_revision: '0002-01',
        body_content:
          'Maintenance The AHB Cache receives requests on the APB interface that can either directly or indirectly trigger a maintenance operation. The APB interface responds to those requests using the APB status registers and interrupts. Quiescence requests received through the Q-Channel interface can also trigger a maintenance operation. The AHB Cache responds to these requests depending on whether there is any maintenance already ongoing. The AHB Cache also has a dedicated output port, pwr_maintenance, to track the status of powerdown maintenance. The AHB Cache initiates automatic maintenance activities, see Automatic maintenance features. Software can initiate manual maintenance, see Manual maintenance. All maintenance delays subsequent operations on the cache until the maintenance is complete. The AHB Cache performs the following maintenance: Clean by address Clean all Invalidate by address Invalidate all Clean and invalidate by address Clean and invalidate all',
        collection: 'default',
        syssourcetype: 'Push',
        indexeddate: 1625136545000,
        filetype: 'html',
        sysclickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Operation/Maintenance?lang=en',
        templateid: 'f322b88bf5e04c4abe6274e9375c2ff6',
        sysfiletype: 'html',
        path: '/ARMDC28JEZ1/0002/Operation/Maintenance?lang=en',
        modified: 1625136476000,
        latest_version: 'true',
        language: ['English'],
        sysrowid: 1625136532247195075,
        uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Operation/Maintenance',
        syscollection: 'default',
      },
      Title: 'Maintenance',
      Uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Operation/Maintenance',
      PrintableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Operation/Maintenance',
      ClickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Operation/Maintenance?lang=en',
      UniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Operation/Maintenance',
      Excerpt:
        'Maintenance The AHB Cache receives requests on the APB interface that can either directly or indirectly ... The APB interface responds to those requests using the APB status registers and ...',
      FirstSentences: null,
    },
    {
      title: 'Maintenance configuration input ports',
      uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Operation/Maintenance/Automatic-maintenance-features/Maintenance-configuration-input-ports',
      printableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Operation/Maintenance/Automatic-maintenance-features/Maintenance-configuration-input-ports',
      clickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Operation/Maintenance/Automatic-maintenance-features/Maintenance-configuration-input-ports?lang=en',
      uniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Operation/Maintenance/Automatic-maintenance-features/Maintenance-configuration-input-ports',
      excerpt:
        'Maintenance configuration input ports To change the default automatic maintenance ... Table 1. ... Maintenance configuration input ports Input port Maintenance process Description dis_pwr_down ...',
      firstSentences: null,
      summary: null,
      flags: 'IsAttachment;HasHtmlVersion;SkipSentencesScoring',
      hasHtmlVersion: true,
      hasMobileHtmlVersion: false,
      score: 9783,
      percentScore: 100.0,
      rankingInfo: null,
      rating: 0.0,
      isTopResult: false,
      isRecommendation: false,
      isUserActionView: false,
      titleHighlights: [],
      firstSentencesHighlights: [],
      excerptHighlights: [],
      printableUriHighlights: [],
      summaryHighlights: [],
      parentResult: null,
      childResults: [],
      totalNumberOfChildResults: 0,
      absentTerms: [],
      raw: {
        systitle: 'Maintenance configuration input ports ',
        document_number: 'ARMDC28JEZ1',
        document_version: '0002',
        content_type: 'technicalReferenceManual',
        systopparent: '29274137',
        sysurihash: 'ldZ04qpWWKZSwjWh',
        urihash: 'ldZ04qpWWKZSwjWh',
        sysuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Operation/Maintenance/Automatic-maintenance-features/Maintenance-configuration-input-ports',
        systransactionid: 664549,
        is_confidential: 0,
        z95xtemplatename: 'Document',
        validityscore: 1.0,
        published: 1625097600000,
        topparentid: 29274137,
        z95xtemplate: 'f322b88bf5e04c4abe6274e9375c2ff6',
        created: 1625136476000,
        sysconcepts:
          'configuration input ; AHB Cache ; dis ; Sampled ; clean ; maint ; HWPARAMS register ; Note Software ; quiescence request ; deasserting',
        navigationhierarchies: ['NoMatchingHierarchies'],
        attachmentparentid: 29274137,
        parentitem: '60dd9d5cfc902f3f580e7b0e',
        concepts:
          'configuration input ; AHB Cache ; dis ; Sampled ; clean ; maint ; HWPARAMS register ; Note Software ; quiescence request ; deasserting',
        documenttype: 'html',
        isattachment: '29274137',
        sysindexeddate: 1625136545000,
        syslanguage: ['English'],
        docshuburi: 'https://test-sitecore.developer.arm.com/documentation',
        itemid: '60dd9d60fc902f3f580e7b42',
        transactionid: 664549,
        title: 'Maintenance configuration input ports ',
        products: ['Corelink AHB Cache'],
        date: 1625136545000,
        confidentiality: 'Non-Confidential',
        document_id: 'ARMDC28JEZ1:0002:en',
        is_topic: 1,
        navigationhierarchiesaudience: ['SoC Designers', 'Hardware Engineers'],
        audience: ['socDesigners', 'hardwareEngineers'],
        product_quality: 'REL',
        sourcetype: 'Push',
        rowid: 1625136532218523486,
        sysisattachment: '29274137',
        navigationhierarchiescontenttype: 'Technical Reference Manual',
        sysattachmentparentid: 29274137,
        size: 1398,
        sysdocumenttype: 'html',
        clickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Operation/Maintenance/Automatic-maintenance-features/Maintenance-configuration-input-ports?lang=en',
        syssource: 'qa-document-service-index',
        orderingid: 1625136528143,
        syssize: 1398,
        sysdate: 1625136545000,
        haslayout: '1',
        topparent: '29274137',
        label_version: '2.0',
        language_code: 'en',
        z95xpath: [
          '110d559fdea542ea9c1c8a5df7e70ef9',
          'ef82176369c34c2388bffd3138cd26f8',
        ],
        systopparentid: 29274137,
        navigationhierarchiescategories: ['IoT'],
        content_description:
          'This book describes the functionality of the components in the Arm CoreLink AHB Cache . It also provides the programming information and the signal descriptions.',
        source: 'qa-document-service-index',
        navigationhierarchiesnames: ['NoMatchingHierarchies'],
        document_revision: '0002-01',
        body_content:
          'Maintenance configuration input ports To change the default automatic maintenance settings, use the configuration input ports. Table 1. Maintenance configuration input ports Input port Maintenance process Description dis_pwr_down_maint Powerdown maintenance Configuration input port to disable automatic clean at a power Q-Channel quiescence request. Sampled when the AHB Cache is preparing for powerdown maintenance. This signal must be stable until the cache has finished preparing for powerdown. The cache indicates it has finished preparing for powerdown by deasserting the pwr_maintenance signal. dis_cache_en_maint Cache enable maintenance Configuration input port to disable automatic maintenance (invalidate all) at enabling the cache. Sampled while the AHB Cache is preparing for cache enable maintenance. This signal must be stable until the AHB Cache is enabled. dis_cache_dis_maint Cache disable maintenance Configuration input port to disable automatic maintenance (clean all) at disabling the cache. Sampled when the AHB Cache is preparing for cache disable maintenance. This signal must be stable until the AHB Cache is disabled. Note Software can check whether the automatic maintenance is enabled or disabled by reading the corresponding bits in the HWPARAMS register. For more information, see HWPARAMS, hardware parameter register.',
        collection: 'default',
        syssourcetype: 'Push',
        indexeddate: 1625136545000,
        filetype: 'html',
        sysclickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Operation/Maintenance/Automatic-maintenance-features/Maintenance-configuration-input-ports?lang=en',
        templateid: 'f322b88bf5e04c4abe6274e9375c2ff6',
        sysfiletype: 'html',
        path: '/ARMDC28JEZ1/0002/Operation/Maintenance/Automatic-maintenance-features/Maintenance-configuration-input-ports?lang=en',
        modified: 1625136476000,
        latest_version: 'true',
        language: ['English'],
        sysrowid: 1625136532218523486,
        uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Operation/Maintenance/Automatic-maintenance-features/Maintenance-configuration-input-ports',
        syscollection: 'default',
      },
      Title: 'Maintenance configuration input ports',
      Uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Operation/Maintenance/Automatic-maintenance-features/Maintenance-configuration-input-ports',
      PrintableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Operation/Maintenance/Automatic-maintenance-features/Maintenance-configuration-input-ports',
      ClickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Operation/Maintenance/Automatic-maintenance-features/Maintenance-configuration-input-ports?lang=en',
      UniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Operation/Maintenance/Automatic-maintenance-features/Maintenance-configuration-input-ports',
      Excerpt:
        'Maintenance configuration input ports To change the default automatic maintenance ... Table 1. ... Maintenance configuration input ports Input port Maintenance process Description dis_pwr_down ...',
      FirstSentences: null,
    },
    {
      title: 'Dirty RAM interface signals',
      uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Signal-descriptions/Memory-interface-signals/Dirty-RAM-interface-signals',
      printableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Signal-descriptions/Memory-interface-signals/Dirty-RAM-interface-signals',
      clickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Signal-descriptions/Memory-interface-signals/Dirty-RAM-interface-signals?lang=en',
      uniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Signal-descriptions/Memory-interface-signals/Dirty-RAM-interface-signals',
      excerpt:
        'Dirty RAM interface signals The Cache Dirty RAM interface executes Dirty-RAM-related read ... For information about the Index Width (IW), Data RAM Address Width (DAW), and Tag RAM ... Table 1.',
      firstSentences: null,
      summary: null,
      flags: 'IsAttachment;HasHtmlVersion;SkipSentencesScoring',
      hasHtmlVersion: true,
      hasMobileHtmlVersion: false,
      score: 9783,
      percentScore: 100.0,
      rankingInfo: null,
      rating: 0.0,
      isTopResult: false,
      isRecommendation: false,
      isUserActionView: false,
      titleHighlights: [],
      firstSentencesHighlights: [],
      excerptHighlights: [],
      printableUriHighlights: [],
      summaryHighlights: [],
      parentResult: null,
      childResults: [],
      totalNumberOfChildResults: 0,
      absentTerms: [],
      raw: {
        systitle: 'Dirty RAM interface signals ',
        document_number: 'ARMDC28JEZ1',
        document_version: '0002',
        content_type: 'technicalReferenceManual',
        systopparent: '29274137',
        sysurihash: '8RirzDIMyjCñJðcH',
        urihash: '8RirzDIMyjCñJðcH',
        sysuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Signal-descriptions/Memory-interface-signals/Dirty-RAM-interface-signals',
        systransactionid: 664549,
        is_confidential: 0,
        z95xtemplatename: 'Document',
        validityscore: 1.0,
        published: 1625097600000,
        topparentid: 29274137,
        z95xtemplate: 'f322b88bf5e04c4abe6274e9375c2ff6',
        created: 1625136476000,
        sysconcepts:
          'Dirty RAM ; cache-size independent ; upper index ; chip select ; Direction Connection ; interface Signal ; wdata ; IW',
        navigationhierarchies: ['NoMatchingHierarchies'],
        attachmentparentid: 29274137,
        parentitem: '60dd9d5cfc902f3f580e7b0e',
        concepts:
          'Dirty RAM ; cache-size independent ; upper index ; chip select ; Direction Connection ; interface Signal ; wdata ; IW',
        documenttype: 'html',
        isattachment: '29274137',
        sysindexeddate: 1625136545000,
        syslanguage: ['English'],
        docshuburi: 'https://test-sitecore.developer.arm.com/documentation',
        itemid: '60dd9d62fc902f3f580e7b97',
        transactionid: 664549,
        title: 'Dirty RAM interface signals ',
        products: ['Corelink AHB Cache'],
        date: 1625136545000,
        confidentiality: 'Non-Confidential',
        document_id: 'ARMDC28JEZ1:0002:en',
        is_topic: 1,
        navigationhierarchiesaudience: ['SoC Designers', 'Hardware Engineers'],
        audience: ['socDesigners', 'hardwareEngineers'],
        product_quality: 'REL',
        sourcetype: 'Push',
        rowid: 1625136532093706581,
        sysisattachment: '29274137',
        navigationhierarchiescontenttype: 'Technical Reference Manual',
        sysattachmentparentid: 29274137,
        size: 804,
        sysdocumenttype: 'html',
        clickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Signal-descriptions/Memory-interface-signals/Dirty-RAM-interface-signals?lang=en',
        syssource: 'qa-document-service-index',
        orderingid: 1625136527999,
        syssize: 804,
        sysdate: 1625136545000,
        haslayout: '1',
        topparent: '29274137',
        label_version: '2.0',
        language_code: 'en',
        z95xpath: [
          '110d559fdea542ea9c1c8a5df7e70ef9',
          'ef82176369c34c2388bffd3138cd26f8',
        ],
        systopparentid: 29274137,
        navigationhierarchiescategories: ['IoT'],
        content_description:
          'This book describes the functionality of the components in the Arm CoreLink AHB Cache . It also provides the programming information and the signal descriptions.',
        source: 'qa-document-service-index',
        navigationhierarchiesnames: ['NoMatchingHierarchies'],
        document_revision: '0002-01',
        body_content:
          'Dirty RAM interface signals The Cache Dirty RAM interface executes Dirty-RAM-related read or write requests. For information about the Index Width (IW), Data RAM Address Width (DAW), and Tag RAM Data Width (TDW), see section 6.3.1. RAM bus widths in the Arm\\u00AE CoreLink\\u2122 AHB Cache Configuration and Integration Manual. Table 1. Cache Dirty RAM interface Signal name Direction Connection Description dirty_ram_cs Output Dirty RAM Dirty RAM chip select dirty_ram_bitwe[3:0] Output Dirty RAM Dirty RAM bit-write enable dirty_ram_addr[IW-1:0] Output Dirty RAM Address to the Dirty RAM. The upper index is cache-size independent. dirty_ram_wdata[3:0] Output Dirty RAM Write data to the Dirty RAM. dirty_ram_rdata[3:0] Input Dirty RAM Read data from the Dirty RAM.',
        collection: 'default',
        syssourcetype: 'Push',
        indexeddate: 1625136545000,
        filetype: 'html',
        sysclickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Signal-descriptions/Memory-interface-signals/Dirty-RAM-interface-signals?lang=en',
        templateid: 'f322b88bf5e04c4abe6274e9375c2ff6',
        sysfiletype: 'html',
        path: '/ARMDC28JEZ1/0002/Signal-descriptions/Memory-interface-signals/Dirty-RAM-interface-signals?lang=en',
        modified: 1625136476000,
        latest_version: 'true',
        language: ['English'],
        sysrowid: 1625136532093706581,
        uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Signal-descriptions/Memory-interface-signals/Dirty-RAM-interface-signals',
        syscollection: 'default',
      },
      Title: 'Dirty RAM interface signals',
      Uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Signal-descriptions/Memory-interface-signals/Dirty-RAM-interface-signals',
      PrintableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Signal-descriptions/Memory-interface-signals/Dirty-RAM-interface-signals',
      ClickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Signal-descriptions/Memory-interface-signals/Dirty-RAM-interface-signals?lang=en',
      UniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Signal-descriptions/Memory-interface-signals/Dirty-RAM-interface-signals',
      Excerpt:
        'Dirty RAM interface signals The Cache Dirty RAM interface executes Dirty-RAM-related read ... For information about the Index Width (IW), Data RAM Address Width (DAW), and Tag RAM ... Table 1.',
      FirstSentences: null,
    },
    {
      title: 'Dirty status indicator',
      uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Interfaces/Low-Power-Interface/Dirty-status-indicator',
      printableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Interfaces/Low-Power-Interface/Dirty-status-indicator',
      clickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Interfaces/Low-Power-Interface/Dirty-status-indicator?lang=en',
      uniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Interfaces/Low-Power-Interface/Dirty-status-indicator',
      excerpt:
        'Dirty status indicator The AHB Cache uses a simplified model to track the overall dirty status of the cache ... The simplified model does not track the actual dirty status of individual lines.',
      firstSentences: null,
      summary: null,
      flags: 'IsAttachment;HasHtmlVersion;SkipSentencesScoring',
      hasHtmlVersion: true,
      hasMobileHtmlVersion: false,
      score: 9783,
      percentScore: 100.0,
      rankingInfo: null,
      rating: 0.0,
      isTopResult: false,
      isRecommendation: false,
      isUserActionView: false,
      titleHighlights: [],
      firstSentencesHighlights: [],
      excerptHighlights: [],
      printableUriHighlights: [],
      summaryHighlights: [],
      parentResult: null,
      childResults: [],
      totalNumberOfChildResults: 0,
      absentTerms: [],
      raw: {
        systitle: 'Dirty status indicator ',
        document_number: 'ARMDC28JEZ1',
        document_version: '0002',
        content_type: 'technicalReferenceManual',
        systopparent: '29274137',
        sysurihash: 'ñNxHidztVbTmOsh8',
        urihash: 'ñNxHidztVbTmOsh8',
        sysuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Interfaces/Low-Power-Interface/Dirty-status-indicator',
        systransactionid: 664549,
        is_confidential: 0,
        z95xtemplatename: 'Document',
        validityscore: 1.0,
        published: 1625097600000,
        topparentid: 29274137,
        z95xtemplate: 'f322b88bf5e04c4abe6274e9375c2ff6',
        created: 1625136476000,
        sysconcepts:
          'AHB Cache ; clean ; dirty ; maintenance ; register ; MAINT ; indicator',
        navigationhierarchies: ['NoMatchingHierarchies'],
        attachmentparentid: 29274137,
        parentitem: '60dd9d5cfc902f3f580e7b0e',
        concepts:
          'AHB Cache ; clean ; dirty ; maintenance ; register ; MAINT ; indicator',
        documenttype: 'html',
        isattachment: '29274137',
        sysindexeddate: 1625136545000,
        syslanguage: ['English'],
        docshuburi: 'https://test-sitecore.developer.arm.com/documentation',
        itemid: '60dd9d5ffc902f3f580e7b2d',
        transactionid: 664549,
        title: 'Dirty status indicator ',
        products: ['Corelink AHB Cache'],
        date: 1625136545000,
        confidentiality: 'Non-Confidential',
        document_id: 'ARMDC28JEZ1:0002:en',
        is_topic: 1,
        navigationhierarchiesaudience: ['SoC Designers', 'Hardware Engineers'],
        audience: ['socDesigners', 'hardwareEngineers'],
        product_quality: 'REL',
        sourcetype: 'Push',
        rowid: 1625136532003961093,
        sysisattachment: '29274137',
        navigationhierarchiescontenttype: 'Technical Reference Manual',
        sysattachmentparentid: 29274137,
        size: 863,
        sysdocumenttype: 'html',
        clickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Interfaces/Low-Power-Interface/Dirty-status-indicator?lang=en',
        syssource: 'qa-document-service-index',
        orderingid: 1625136528172,
        syssize: 863,
        sysdate: 1625136545000,
        haslayout: '1',
        topparent: '29274137',
        label_version: '2.0',
        language_code: 'en',
        z95xpath: [
          '110d559fdea542ea9c1c8a5df7e70ef9',
          'ef82176369c34c2388bffd3138cd26f8',
        ],
        systopparentid: 29274137,
        navigationhierarchiescategories: ['IoT'],
        content_description:
          'This book describes the functionality of the components in the Arm CoreLink AHB Cache . It also provides the programming information and the signal descriptions.',
        source: 'qa-document-service-index',
        navigationhierarchiesnames: ['NoMatchingHierarchies'],
        document_revision: '0002-01',
        body_content:
          'Dirty status indicator The AHB Cache uses a simplified model to track the overall dirty status of the cache. The simplified model does not track the actual dirty status of individual lines. Instead, it reports if there is potentially any dirty data in the cache, using the CACHE_IS_CLEAN bit in the MAINT_STATUS register. For more information, see MAINT_STATUS, maintenance status for the cache register. Any write to an allocated or soon-to-be allocated cache line sets the dirty status indicator. Once set, this bit remains set and is only cleared by a completed clean all, invalidate all, or clean and invalidate all cache maintenance operation (automatic or manual). Therefore the AHB Cache can report a dirty status, even if all lines are clean. If the AHB Cache reports a clean status, it guarantees that the cache is clean.',
        collection: 'default',
        syssourcetype: 'Push',
        indexeddate: 1625136545000,
        filetype: 'html',
        sysclickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Interfaces/Low-Power-Interface/Dirty-status-indicator?lang=en',
        templateid: 'f322b88bf5e04c4abe6274e9375c2ff6',
        sysfiletype: 'html',
        path: '/ARMDC28JEZ1/0002/Interfaces/Low-Power-Interface/Dirty-status-indicator?lang=en',
        modified: 1625136476000,
        latest_version: 'true',
        language: ['English'],
        sysrowid: 1625136532003961093,
        uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Interfaces/Low-Power-Interface/Dirty-status-indicator',
        syscollection: 'default',
      },
      Title: 'Dirty status indicator',
      Uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Interfaces/Low-Power-Interface/Dirty-status-indicator',
      PrintableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Interfaces/Low-Power-Interface/Dirty-status-indicator',
      ClickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Interfaces/Low-Power-Interface/Dirty-status-indicator?lang=en',
      UniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Interfaces/Low-Power-Interface/Dirty-status-indicator',
      Excerpt:
        'Dirty status indicator The AHB Cache uses a simplified model to track the overall dirty status of the cache ... The simplified model does not track the actual dirty status of individual lines.',
      FirstSentences: null,
    },
    {
      title: 'Tag RAM interface signals',
      uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Signal-descriptions/Memory-interface-signals/Tag-RAM-interface-signals',
      printableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Signal-descriptions/Memory-interface-signals/Tag-RAM-interface-signals',
      clickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Signal-descriptions/Memory-interface-signals/Tag-RAM-interface-signals?lang=en',
      uniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Signal-descriptions/Memory-interface-signals/Tag-RAM-interface-signals',
      excerpt:
        'tag_ram_addr[IW-1:0] Output Tag RAM Address for Tag RAMs. ... This bus is connected to each RAM block. ... The upper index is cache-size dependent. ... Tag RAM interface signals AHB Cache',
      firstSentences: null,
      summary: null,
      flags: 'IsAttachment;HasHtmlVersion;SkipSentencesScoring',
      hasHtmlVersion: true,
      hasMobileHtmlVersion: false,
      score: 9783,
      percentScore: 100.0,
      rankingInfo: null,
      rating: 0.0,
      isTopResult: false,
      isRecommendation: false,
      isUserActionView: false,
      titleHighlights: [],
      firstSentencesHighlights: [],
      excerptHighlights: [],
      printableUriHighlights: [],
      summaryHighlights: [],
      parentResult: null,
      childResults: [],
      totalNumberOfChildResults: 0,
      absentTerms: [],
      raw: {
        systitle: 'Tag RAM interface signals ',
        document_number: 'ARMDC28JEZ1',
        document_version: '0002',
        content_type: 'technicalReferenceManual',
        systopparent: '29274137',
        sysurihash: 'b2pñnp5jwfDWjxE5',
        urihash: 'b2pñnp5jwfDWjxE5',
        sysuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Signal-descriptions/Memory-interface-signals/Tag-RAM-interface-signals',
        systransactionid: 664549,
        is_confidential: 0,
        z95xtemplatename: 'Document',
        validityscore: 1.0,
        published: 1625097600000,
        topparentid: 29274137,
        z95xtemplate: 'f322b88bf5e04c4abe6274e9375c2ff6',
        created: 1625136476000,
        sysconcepts:
          'Tag RAM ; cache-size dependent ; upper index ; bus ; rdata0 ; wdata ; requests',
        navigationhierarchies: ['NoMatchingHierarchies'],
        attachmentparentid: 29274137,
        parentitem: '60dd9d5cfc902f3f580e7b0e',
        concepts:
          'Tag RAM ; cache-size dependent ; upper index ; bus ; rdata0 ; wdata ; requests',
        documenttype: 'html',
        isattachment: '29274137',
        sysindexeddate: 1625136545000,
        syslanguage: ['English'],
        docshuburi: 'https://test-sitecore.developer.arm.com/documentation',
        itemid: '60dd9d62fc902f3f580e7b96',
        transactionid: 664549,
        title: 'Tag RAM interface signals ',
        products: ['Corelink AHB Cache'],
        date: 1625136545000,
        confidentiality: 'Non-Confidential',
        document_id: 'ARMDC28JEZ1:0002:en',
        is_topic: 1,
        navigationhierarchiesaudience: ['SoC Designers', 'Hardware Engineers'],
        audience: ['socDesigners', 'hardwareEngineers'],
        product_quality: 'REL',
        sourcetype: 'Push',
        rowid: 1625136531972657022,
        sysisattachment: '29274137',
        navigationhierarchiescontenttype: 'Technical Reference Manual',
        sysattachmentparentid: 29274137,
        size: 1336,
        sysdocumenttype: 'html',
        clickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Signal-descriptions/Memory-interface-signals/Tag-RAM-interface-signals?lang=en',
        syssource: 'qa-document-service-index',
        orderingid: 1625136527999,
        syssize: 1336,
        sysdate: 1625136545000,
        haslayout: '1',
        topparent: '29274137',
        label_version: '2.0',
        language_code: 'en',
        z95xpath: [
          '110d559fdea542ea9c1c8a5df7e70ef9',
          'ef82176369c34c2388bffd3138cd26f8',
        ],
        systopparentid: 29274137,
        navigationhierarchiescategories: ['IoT'],
        content_description:
          'This book describes the functionality of the components in the Arm CoreLink AHB Cache . It also provides the programming information and the signal descriptions.',
        source: 'qa-document-service-index',
        navigationhierarchiesnames: ['NoMatchingHierarchies'],
        document_revision: '0002-01',
        body_content:
          'Tag RAM interface signals The Tag RAM interface executes Tag RAM-related read or write requests. For information about the Index Width (IW), Data RAM Address Width (DAW), and Tag RAM Data Width (TDW), see section 6.3.1. RAM bus widths in the Arm\\u00AE CoreLink\\u2122 AHB Cache Configuration and Integration Manual. Table 1. Cache Tag RAM interface signals Signal name Direction Connection Description tag_ram_cs[3:0] Output Tag RAM Data RAM chip select for the respective Tag RAM block. tag_ram_we[3:0] Output Tag RAM Tag RAM write enable for the respective Tag RAM block. tag_ram_addr[IW-1:0] Output Tag RAM Address for Tag RAMs. This bus is connected to each RAM block. The upper index is cache-size dependent. tag_ram_wdata[TDW-1:0] Output Tag RAM Write data to the Tag RAMs. This bus is connected to each RAM block. The upper index is cache-size dependent. tag_ram_rdata0[TDW-1:0] Input Tag RAM Read data from Tag RAM block0. The upper index is cache-size dependent. tag_ram_rdata1[TDW-1:0] Input Tag RAM Read data from Tag RAM block1. The upper index is cache-size dependent. tag_ram_rdata2[TDW-1:0] Input Tag RAM Read data from Tag RAM block2. The upper index is cache-size dependent. tag_ram_rdata3[TDW-1:0] Input Tag RAM Read data from Tag RAM block3. The upper index is cache-size dependent.',
        collection: 'default',
        syssourcetype: 'Push',
        indexeddate: 1625136545000,
        filetype: 'html',
        sysclickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Signal-descriptions/Memory-interface-signals/Tag-RAM-interface-signals?lang=en',
        templateid: 'f322b88bf5e04c4abe6274e9375c2ff6',
        sysfiletype: 'html',
        path: '/ARMDC28JEZ1/0002/Signal-descriptions/Memory-interface-signals/Tag-RAM-interface-signals?lang=en',
        modified: 1625136476000,
        latest_version: 'true',
        language: ['English'],
        sysrowid: 1625136531972657022,
        uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Signal-descriptions/Memory-interface-signals/Tag-RAM-interface-signals',
        syscollection: 'default',
      },
      Title: 'Tag RAM interface signals',
      Uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Signal-descriptions/Memory-interface-signals/Tag-RAM-interface-signals',
      PrintableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Signal-descriptions/Memory-interface-signals/Tag-RAM-interface-signals',
      ClickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Signal-descriptions/Memory-interface-signals/Tag-RAM-interface-signals?lang=en',
      UniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Signal-descriptions/Memory-interface-signals/Tag-RAM-interface-signals',
      Excerpt:
        'tag_ram_addr[IW-1:0] Output Tag RAM Address for Tag RAMs. ... This bus is connected to each RAM block. ... The upper index is cache-size dependent. ... Tag RAM interface signals AHB Cache',
      FirstSentences: null,
    },
    {
      title: 'SECIRQEN, Secure interrupt enable register',
      uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/SECIRQEN--Secure-interrupt-enable-register',
      printableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/SECIRQEN--Secure-interrupt-enable-register',
      clickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/SECIRQEN--Secure-interrupt-enable-register?lang=en',
      uniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/SECIRQEN--Secure-interrupt-enable-register',
      excerpt:
        'SECIRQEN, Secure interrupt enable register The SECIRQEN register allows enabling sources for Secure ... If a bit is set to zero, that source does not trigger an interrupt. ... Figure 1.',
      firstSentences: null,
      summary: null,
      flags: 'IsAttachment;HasHtmlVersion;SkipSentencesScoring',
      hasHtmlVersion: true,
      hasMobileHtmlVersion: false,
      score: 9783,
      percentScore: 100.0,
      rankingInfo: null,
      rating: 0.0,
      isTopResult: false,
      isRecommendation: false,
      isUserActionView: false,
      titleHighlights: [],
      firstSentencesHighlights: [],
      excerptHighlights: [],
      printableUriHighlights: [],
      summaryHighlights: [],
      parentResult: null,
      childResults: [],
      totalNumberOfChildResults: 0,
      absentTerms: [],
      raw: {
        systitle: 'SECIRQEN, Secure interrupt enable register ',
        document_number: 'ARMDC28JEZ1',
        document_version: '0002',
        content_type: 'technicalReferenceManual',
        systopparent: '29274137',
        sysurihash: 'znEC7jm64oICE6ws',
        urihash: 'znEC7jm64oICE6ws',
        sysuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/SECIRQEN--Secure-interrupt-enable-register',
        systransactionid: 664549,
        is_confidential: 0,
        z95xtemplatename: 'Document',
        validityscore: 1.0,
        published: 1625097600000,
        topparentid: 29274137,
        z95xtemplate: 'f322b88bf5e04c4abe6274e9375c2ff6',
        created: 1625136476000,
        sysconcepts:
          'SECIRQEN register ; assignments ; Security Function ; Non-secure Read-As-Zero ; Type Read-write ; Ignored',
        navigationhierarchies: ['NoMatchingHierarchies'],
        attachmentparentid: 29274137,
        parentitem: '60dd9d5cfc902f3f580e7b0e',
        concepts:
          'SECIRQEN register ; assignments ; Security Function ; Non-secure Read-As-Zero ; Type Read-write ; Ignored',
        documenttype: 'html',
        isattachment: '29274137',
        sysindexeddate: 1625136545000,
        syslanguage: ['English'],
        docshuburi: 'https://test-sitecore.developer.arm.com/documentation',
        itemid: '60dd9d60fc902f3f580e7b55',
        transactionid: 664549,
        title: 'SECIRQEN, Secure interrupt enable register ',
        products: ['Corelink AHB Cache'],
        date: 1625136545000,
        confidentiality: 'Non-Confidential',
        document_id: 'ARMDC28JEZ1:0002:en',
        is_topic: 1,
        navigationhierarchiesaudience: ['SoC Designers', 'Hardware Engineers'],
        audience: ['socDesigners', 'hardwareEngineers'],
        product_quality: 'REL',
        sourcetype: 'Push',
        rowid: 1625136531949935066,
        sysisattachment: '29274137',
        navigationhierarchiescontenttype: 'Technical Reference Manual',
        sysattachmentparentid: 29274137,
        size: 1041,
        sysdocumenttype: 'html',
        clickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/SECIRQEN--Secure-interrupt-enable-register?lang=en',
        syssource: 'qa-document-service-index',
        orderingid: 1625136528017,
        syssize: 1041,
        sysdate: 1625136545000,
        haslayout: '1',
        topparent: '29274137',
        label_version: '2.0',
        language_code: 'en',
        z95xpath: [
          '110d559fdea542ea9c1c8a5df7e70ef9',
          'ef82176369c34c2388bffd3138cd26f8',
        ],
        systopparentid: 29274137,
        navigationhierarchiescategories: ['IoT'],
        content_description:
          'This book describes the functionality of the components in the Arm CoreLink AHB Cache . It also provides the programming information and the signal descriptions.',
        source: 'qa-document-service-index',
        navigationhierarchiesnames: ['NoMatchingHierarchies'],
        document_revision: '0002-01',
        body_content:
          'SECIRQEN, Secure interrupt enable register The SECIRQEN register allows enabling sources for Secure interrupt. If a bit is set to zero, that source does not trigger an interrupt. The SECIRQEN register characteristics are: Attributes Offset 0x0108 Type Read-write Reset 0x0 Width 32 The following figure shows the bit assignments. Figure 1. SECIRQEN register bit assignments The following table shows the bit assignments. Table 1. SECIRQEN register bit assignments Bits Name Security Function [31:8] RESERVED_0 Non-secure Read-As-Zero, Writes Ignored. [7] XOM_ERR Secure Enable XOM_ERR interrupt. [6] NSECURE_CNT_SAT Secure Enable NSECURE_CNT_SAT interrupt. [5] SECURE_CNT_SAT Secure Enable SECURE_CNT_SAT interrupt. [4] TR_ERR Secure Enable TR_ERR interrupt. [3] MAINT_IGNORED Secure Enable Secure MAINT_IGNORED interrupt. [2] MAINT_DONE Secure Enable Secure MAINT_DONE interrupt. [1] DISABLE_DONE Secure Enable DISABLE_DONE interrupt. [0] ENABLE_DONE Secure Enable ENABLE_DONE interrupt.',
        collection: 'default',
        syssourcetype: 'Push',
        indexeddate: 1625136545000,
        filetype: 'html',
        sysclickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/SECIRQEN--Secure-interrupt-enable-register?lang=en',
        templateid: 'f322b88bf5e04c4abe6274e9375c2ff6',
        sysfiletype: 'html',
        path: '/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/SECIRQEN--Secure-interrupt-enable-register?lang=en',
        modified: 1625136476000,
        latest_version: 'true',
        language: ['English'],
        sysrowid: 1625136531949935066,
        uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/SECIRQEN--Secure-interrupt-enable-register',
        syscollection: 'default',
      },
      Title: 'SECIRQEN, Secure interrupt enable register',
      Uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/SECIRQEN--Secure-interrupt-enable-register',
      PrintableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/SECIRQEN--Secure-interrupt-enable-register',
      ClickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/SECIRQEN--Secure-interrupt-enable-register?lang=en',
      UniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/SECIRQEN--Secure-interrupt-enable-register',
      Excerpt:
        'SECIRQEN, Secure interrupt enable register The SECIRQEN register allows enabling sources for Secure ... If a bit is set to zero, that source does not trigger an interrupt. ... Figure 1.',
      FirstSentences: null,
    },
    {
      title: 'NSECIRQEN, Non-secure interrupt enable register',
      uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/NSECIRQEN--Non-secure-interrupt-enable-register',
      printableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/NSECIRQEN--Non-secure-interrupt-enable-register',
      clickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/NSECIRQEN--Non-secure-interrupt-enable-register?lang=en',
      uniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/NSECIRQEN--Non-secure-interrupt-enable-register',
      excerpt:
        'NSECIRQEN, Non-secure interrupt enable register The NSECIRQEN register allows enabling sources ... If a bit is set to zero, the source does not trigger an interrupt. ... Figure 1. ... [1:0]',
      firstSentences: null,
      summary: null,
      flags: 'IsAttachment;HasHtmlVersion;SkipSentencesScoring',
      hasHtmlVersion: true,
      hasMobileHtmlVersion: false,
      score: 9783,
      percentScore: 100.0,
      rankingInfo: null,
      rating: 0.0,
      isTopResult: false,
      isRecommendation: false,
      isUserActionView: false,
      titleHighlights: [],
      firstSentencesHighlights: [],
      excerptHighlights: [],
      printableUriHighlights: [],
      summaryHighlights: [],
      parentResult: null,
      childResults: [],
      totalNumberOfChildResults: 0,
      absentTerms: [],
      raw: {
        systitle: 'NSECIRQEN, Non-secure interrupt enable register ',
        document_number: 'ARMDC28JEZ1',
        document_version: '0002',
        content_type: 'technicalReferenceManual',
        systopparent: '29274137',
        sysurihash: 'RNsJYAYHQdxhXjNf',
        urihash: 'RNsJYAYHQdxhXjNf',
        sysuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/NSECIRQEN--Non-secure-interrupt-enable-register',
        systransactionid: 664549,
        is_confidential: 0,
        z95xtemplatename: 'Document',
        validityscore: 1.0,
        published: 1625097600000,
        topparentid: 29274137,
        z95xtemplate: 'f322b88bf5e04c4abe6274e9375c2ff6',
        created: 1625136476000,
        sysconcepts:
          'NSECIRQEN register ; assignments ; Non-secure ; Security Function ; Type Read-write ; Ignored',
        navigationhierarchies: ['NoMatchingHierarchies'],
        attachmentparentid: 29274137,
        parentitem: '60dd9d5cfc902f3f580e7b0e',
        concepts:
          'NSECIRQEN register ; assignments ; Non-secure ; Security Function ; Type Read-write ; Ignored',
        documenttype: 'html',
        isattachment: '29274137',
        sysindexeddate: 1625136545000,
        syslanguage: ['English'],
        docshuburi: 'https://test-sitecore.developer.arm.com/documentation',
        itemid: '60dd9d61fc902f3f580e7b5a',
        transactionid: 664549,
        title: 'NSECIRQEN, Non-secure interrupt enable register ',
        products: ['Corelink AHB Cache'],
        date: 1625136545000,
        confidentiality: 'Non-Confidential',
        document_id: 'ARMDC28JEZ1:0002:en',
        is_topic: 1,
        navigationhierarchiesaudience: ['SoC Designers', 'Hardware Engineers'],
        audience: ['socDesigners', 'hardwareEngineers'],
        product_quality: 'REL',
        sourcetype: 'Push',
        rowid: 1625136531872180427,
        sysisattachment: '29274137',
        navigationhierarchiescontenttype: 'Technical Reference Manual',
        sysattachmentparentid: 29274137,
        size: 1055,
        sysdocumenttype: 'html',
        clickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/NSECIRQEN--Non-secure-interrupt-enable-register?lang=en',
        syssource: 'qa-document-service-index',
        orderingid: 1625136528124,
        syssize: 1055,
        sysdate: 1625136545000,
        haslayout: '1',
        topparent: '29274137',
        label_version: '2.0',
        language_code: 'en',
        z95xpath: [
          '110d559fdea542ea9c1c8a5df7e70ef9',
          'ef82176369c34c2388bffd3138cd26f8',
        ],
        systopparentid: 29274137,
        navigationhierarchiescategories: ['IoT'],
        content_description:
          'This book describes the functionality of the components in the Arm CoreLink AHB Cache . It also provides the programming information and the signal descriptions.',
        source: 'qa-document-service-index',
        navigationhierarchiesnames: ['NoMatchingHierarchies'],
        document_revision: '0002-01',
        body_content:
          'NSECIRQEN, Non-secure interrupt enable register The NSECIRQEN register allows enabling sources for Non-secure interrupt. If a bit is set to zero, the source does not trigger an interrupt. The NSECIRQEN register characteristics are: Attributes Offset 0x0148 Type Read-write Reset 0x0 Width 32 The following figure shows the bit assignments. Figure 1. NSECIRQEN register bit assignments The following table shows the bit assignments. Table 1. NSECIRQEN register bit assignments Bits Name Security Function [31:8] RESERVED_2 Non-secure Read-As-Zero, Writes Ignored. [7] XOM_ERR Non-secure Enable Non-secure XOM_ERR interrupt. [6] NSECURE_CNT_SAT Non-secure Enable NSECURE_CNT_SAT interrupt. [5] RESERVED_1 Non-secure Read-As-Zero, Writes Ignored. [4] TR_ERR Non-secure Enable Non-secure TR_ERR interrupt. [3] MAINT_IGNORED Non-secure Enable Non-secure MAINT_IGNORED interrupt. [2] MAINT_DONE Non-secure Enable Non-secure MAINT_DONE interrupt. [1:0] RESERVED_0 Non-secure Read-As-Zero, Writes Ignored.',
        collection: 'default',
        syssourcetype: 'Push',
        indexeddate: 1625136545000,
        filetype: 'html',
        sysclickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/NSECIRQEN--Non-secure-interrupt-enable-register?lang=en',
        templateid: 'f322b88bf5e04c4abe6274e9375c2ff6',
        sysfiletype: 'html',
        path: '/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/NSECIRQEN--Non-secure-interrupt-enable-register?lang=en',
        modified: 1625136476000,
        latest_version: 'true',
        language: ['English'],
        sysrowid: 1625136531872180427,
        uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/NSECIRQEN--Non-secure-interrupt-enable-register',
        syscollection: 'default',
      },
      Title: 'NSECIRQEN, Non-secure interrupt enable register',
      Uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/NSECIRQEN--Non-secure-interrupt-enable-register',
      PrintableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/NSECIRQEN--Non-secure-interrupt-enable-register',
      ClickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/NSECIRQEN--Non-secure-interrupt-enable-register?lang=en',
      UniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/NSECIRQEN--Non-secure-interrupt-enable-register',
      Excerpt:
        'NSECIRQEN, Non-secure interrupt enable register The NSECIRQEN register allows enabling sources ... If a bit is set to zero, the source does not trigger an interrupt. ... Figure 1. ... [1:0]',
      FirstSentences: null,
    },
    {
      title: 'NSECIRQINFO2, Non-secure transfer error information register 2',
      uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/NSECIRQINFO2--Non-secure-transfer-error-information-register-2',
      printableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/NSECIRQINFO2--Non-secure-transfer-error-information-register-2',
      clickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/NSECIRQINFO2--Non-secure-transfer-error-information-register-2?lang=en',
      uniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/NSECIRQINFO2--Non-secure-transfer-error-information-register-2',
      excerpt:
        'NSECIRQINFO2, Non-secure transfer error information register 2 The NSECIRQINFO2 register contains the master ... It also identifies the source of the error. ... Figure 1. ... [9:8] ... [7:0]',
      firstSentences: null,
      summary: null,
      flags: 'IsAttachment;HasHtmlVersion;SkipSentencesScoring',
      hasHtmlVersion: true,
      hasMobileHtmlVersion: false,
      score: 9783,
      percentScore: 100.0,
      rankingInfo: null,
      rating: 0.0,
      isTopResult: false,
      isRecommendation: false,
      isUserActionView: false,
      titleHighlights: [],
      firstSentencesHighlights: [],
      excerptHighlights: [],
      printableUriHighlights: [],
      summaryHighlights: [],
      parentResult: null,
      childResults: [],
      totalNumberOfChildResults: 0,
      absentTerms: [],
      raw: {
        systitle:
          'NSECIRQINFO2, Non-secure transfer error information register 2 ',
        document_number: 'ARMDC28JEZ1',
        document_version: '0002',
        content_type: 'technicalReferenceManual',
        systopparent: '29274137',
        sysurihash: 'mmQEQBaNNU2vcWnG',
        urihash: 'mmQEQBaNNU2vcWnG',
        sysuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/NSECIRQINFO2--Non-secure-transfer-error-information-register-2',
        systransactionid: 664549,
        is_confidential: 0,
        z95xtemplatename: 'Document',
        validityscore: 1.0,
        published: 1625097600000,
        topparentid: 29274137,
        z95xtemplate: 'f322b88bf5e04c4abe6274e9375c2ff6',
        created: 1625136476000,
        sysconcepts:
          'NSECIRQINFO2 register ; Non-secure transfer ; assignments ; ID ; master ; Eviction Write-Back ; Type Read-only ; lost',
        navigationhierarchies: ['NoMatchingHierarchies'],
        attachmentparentid: 29274137,
        parentitem: '60dd9d5cfc902f3f580e7b0e',
        concepts:
          'NSECIRQINFO2 register ; Non-secure transfer ; assignments ; ID ; master ; Eviction Write-Back ; Type Read-only ; lost',
        documenttype: 'html',
        isattachment: '29274137',
        sysindexeddate: 1625136545000,
        syslanguage: ['English'],
        docshuburi: 'https://test-sitecore.developer.arm.com/documentation',
        itemid: '60dd9d61fc902f3f580e7b5c',
        transactionid: 664549,
        title:
          'NSECIRQINFO2, Non-secure transfer error information register 2 ',
        products: ['Corelink AHB Cache'],
        date: 1625136545000,
        confidentiality: 'Non-Confidential',
        document_id: 'ARMDC28JEZ1:0002:en',
        is_topic: 1,
        navigationhierarchiesaudience: ['SoC Designers', 'Hardware Engineers'],
        audience: ['socDesigners', 'hardwareEngineers'],
        product_quality: 'REL',
        sourcetype: 'Push',
        rowid: 1625136531725799550,
        sysisattachment: '29274137',
        navigationhierarchiescontenttype: 'Technical Reference Manual',
        sysattachmentparentid: 29274137,
        size: 1041,
        sysdocumenttype: 'html',
        clickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/NSECIRQINFO2--Non-secure-transfer-error-information-register-2?lang=en',
        syssource: 'qa-document-service-index',
        orderingid: 1625136528124,
        syssize: 1041,
        sysdate: 1625136545000,
        haslayout: '1',
        topparent: '29274137',
        label_version: '2.0',
        language_code: 'en',
        z95xpath: [
          '110d559fdea542ea9c1c8a5df7e70ef9',
          'ef82176369c34c2388bffd3138cd26f8',
        ],
        systopparentid: 29274137,
        navigationhierarchiescategories: ['IoT'],
        content_description:
          'This book describes the functionality of the components in the Arm CoreLink AHB Cache . It also provides the programming information and the signal descriptions.',
        source: 'qa-document-service-index',
        navigationhierarchiesnames: ['NoMatchingHierarchies'],
        document_revision: '0002-01',
        body_content:
          'NSECIRQINFO2, Non-secure transfer error information register 2 The NSECIRQINFO2 register contains the master ID of the operation which caused the error that triggered Non-secure TR_ERR interrupt. It also identifies the source of the error. The NSECIRQINFO2 register characteristics are: Attributes Offset 0x0150 Type Read-only Reset 0x0 Width 32 The following figure shows the bit assignments. Figure 1. NSECIRQINFO2 register bit assignments The following table shows the bit assignments. Table 1. NSECIRQINFO2 register bit assignments Bits Name Security Function [31:10] RESERVED_0 Non-secure Read-As-Zero, Writes Ignored. [9:8] ERROR_SRC Non-secure The origin of the Non-secure transfer that received the bus error. 0 = Early write response 1 = Eviction Write-Back 2 = Linefill read error not propagated to master. The fetched line is invalidated and any writes to it are lost. [7:0] MASTER Non-secure The HMASTER ID of the Non-secure transfer that caused the error.',
        collection: 'default',
        syssourcetype: 'Push',
        indexeddate: 1625136545000,
        filetype: 'html',
        sysclickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/NSECIRQINFO2--Non-secure-transfer-error-information-register-2?lang=en',
        templateid: 'f322b88bf5e04c4abe6274e9375c2ff6',
        sysfiletype: 'html',
        path: '/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/NSECIRQINFO2--Non-secure-transfer-error-information-register-2?lang=en',
        modified: 1625136476000,
        latest_version: 'true',
        language: ['English'],
        sysrowid: 1625136531725799550,
        uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/NSECIRQINFO2--Non-secure-transfer-error-information-register-2',
        syscollection: 'default',
      },
      Title: 'NSECIRQINFO2, Non-secure transfer error information register 2',
      Uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/NSECIRQINFO2--Non-secure-transfer-error-information-register-2',
      PrintableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/NSECIRQINFO2--Non-secure-transfer-error-information-register-2',
      ClickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/NSECIRQINFO2--Non-secure-transfer-error-information-register-2?lang=en',
      UniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/NSECIRQINFO2--Non-secure-transfer-error-information-register-2',
      Excerpt:
        'NSECIRQINFO2, Non-secure transfer error information register 2 The NSECIRQINFO2 register contains the master ... It also identifies the source of the error. ... Figure 1. ... [9:8] ... [7:0]',
      FirstSentences: null,
    },
    {
      title:
        'MAINT_CTRL_ALL, maintenance control for the entire cache register',
      uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/MAINT-CTRL-ALL--maintenance-control-for-the-entire-cache-register',
      printableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/MAINT-CTRL-ALL--maintenance-control-for-the-entire-cache-register',
      clickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/MAINT-CTRL-ALL--maintenance-control-for-the-entire-cache-register?lang=en',
      uniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/MAINT-CTRL-ALL--maintenance-control-for-the-entire-cache-register',
      excerpt:
        'MAINT_CTRL_ALL, maintenance control for the entire cache register The MAINT_CTRL_ALL ... For more information, see Maintenance. ... Figure 1. ... It can be used together with TRIG_CLEAN_ALL.',
      firstSentences: null,
      summary: null,
      flags: 'IsAttachment;HasHtmlVersion;SkipSentencesScoring',
      hasHtmlVersion: true,
      hasMobileHtmlVersion: false,
      score: 9783,
      percentScore: 100.0,
      rankingInfo: null,
      rating: 0.0,
      isTopResult: false,
      isRecommendation: false,
      isUserActionView: false,
      titleHighlights: [],
      firstSentencesHighlights: [],
      excerptHighlights: [],
      printableUriHighlights: [],
      summaryHighlights: [],
      parentResult: null,
      childResults: [],
      totalNumberOfChildResults: 0,
      absentTerms: [],
      raw: {
        systitle:
          'MAINT_CTRL_ALL, maintenance control for the entire cache register ',
        document_number: 'ARMDC28JEZ1',
        document_version: '0002',
        content_type: 'technicalReferenceManual',
        systopparent: '29274137',
        sysurihash: 'TWeNHwfPcP0r0F5K',
        urihash: 'TWeNHwfPcP0r0F5K',
        sysuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/MAINT-CTRL-ALL--maintenance-control-for-the-entire-cache-register',
        systransactionid: 664549,
        is_confidential: 0,
        z95xtemplatename: 'Document',
        validityscore: 1.0,
        published: 1625097600000,
        topparentid: 29274137,
        z95xtemplate: 'f322b88bf5e04c4abe6274e9375c2ff6',
        created: 1625136476000,
        sysconcepts:
          'MAINT ; assignments ; register ; maintenance ; cache ; Secure Trigger ; clean ; TRIG ; Non-secure Read-As-Zero ; Type Write-only',
        navigationhierarchies: ['NoMatchingHierarchies'],
        attachmentparentid: 29274137,
        parentitem: '60dd9d5cfc902f3f580e7b0e',
        concepts:
          'MAINT ; assignments ; register ; maintenance ; cache ; Secure Trigger ; clean ; TRIG ; Non-secure Read-As-Zero ; Type Write-only',
        documenttype: 'html',
        isattachment: '29274137',
        sysindexeddate: 1625136544000,
        syslanguage: ['English'],
        docshuburi: 'https://test-sitecore.developer.arm.com/documentation',
        itemid: '60dd9d60fc902f3f580e7b50',
        transactionid: 664549,
        title:
          'MAINT_CTRL_ALL, maintenance control for the entire cache register ',
        products: ['Corelink AHB Cache'],
        date: 1625136544000,
        confidentiality: 'Non-Confidential',
        document_id: 'ARMDC28JEZ1:0002:en',
        is_topic: 1,
        navigationhierarchiesaudience: ['SoC Designers', 'Hardware Engineers'],
        audience: ['socDesigners', 'hardwareEngineers'],
        product_quality: 'REL',
        sourcetype: 'Push',
        rowid: 1625136531691577816,
        sysisattachment: '29274137',
        navigationhierarchiescontenttype: 'Technical Reference Manual',
        sysattachmentparentid: 29274137,
        size: 980,
        sysdocumenttype: 'html',
        clickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/MAINT-CTRL-ALL--maintenance-control-for-the-entire-cache-register?lang=en',
        syssource: 'qa-document-service-index',
        orderingid: 1625136528124,
        syssize: 980,
        sysdate: 1625136544000,
        haslayout: '1',
        topparent: '29274137',
        label_version: '2.0',
        language_code: 'en',
        z95xpath: [
          '110d559fdea542ea9c1c8a5df7e70ef9',
          'ef82176369c34c2388bffd3138cd26f8',
        ],
        systopparentid: 29274137,
        navigationhierarchiescategories: ['IoT'],
        content_description:
          'This book describes the functionality of the components in the Arm CoreLink AHB Cache . It also provides the programming information and the signal descriptions.',
        source: 'qa-document-service-index',
        navigationhierarchiesnames: ['NoMatchingHierarchies'],
        document_revision: '0002-01',
        body_content:
          'MAINT_CTRL_ALL, maintenance control for the entire cache register The MAINT_CTRL_ALL register is used to trigger maintenance operations on the entire cache. For more information, see Maintenance. The MAINT_CTRL_ALL register characteristics are: Attributes Offset 0x0020 Type Write-only Reset 0x0 Width 32 The following figure shows the bit assignments. Figure 1. MAINT_CTRL_ALL register bit assignments The following table shows the bit assignments. Table 1. MAINT_CTRL_ALL register bit assignments Bits Name Security Function [31:2] RESERVED_0 Non-secure Read-As-Zero, Writes Ignored. [1] TRIG_INVALIDATE_ALL Secure Trigger invalidate all maintenance. It can be used together with TRIG_CLEAN_ALL. TRIG_INVALIDATE_ALL can be used even if the cache is not enabled, but only if used without clean. [0] TRIG_CLEAN_ALL Secure Trigger clean all maintenance. This can be used together with TRIG_INVALIDATE_ALL.',
        collection: 'default',
        syssourcetype: 'Push',
        indexeddate: 1625136544000,
        filetype: 'html',
        sysclickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/MAINT-CTRL-ALL--maintenance-control-for-the-entire-cache-register?lang=en',
        templateid: 'f322b88bf5e04c4abe6274e9375c2ff6',
        sysfiletype: 'html',
        path: '/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/MAINT-CTRL-ALL--maintenance-control-for-the-entire-cache-register?lang=en',
        modified: 1625136476000,
        latest_version: 'true',
        language: ['English'],
        sysrowid: 1625136531691577816,
        uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/MAINT-CTRL-ALL--maintenance-control-for-the-entire-cache-register',
        syscollection: 'default',
      },
      Title:
        'MAINT_CTRL_ALL, maintenance control for the entire cache register',
      Uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/MAINT-CTRL-ALL--maintenance-control-for-the-entire-cache-register',
      PrintableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/MAINT-CTRL-ALL--maintenance-control-for-the-entire-cache-register',
      ClickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/MAINT-CTRL-ALL--maintenance-control-for-the-entire-cache-register?lang=en',
      UniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/MAINT-CTRL-ALL--maintenance-control-for-the-entire-cache-register',
      Excerpt:
        'MAINT_CTRL_ALL, maintenance control for the entire cache register The MAINT_CTRL_ALL ... For more information, see Maintenance. ... Figure 1. ... It can be used together with TRIG_CLEAN_ALL.',
      FirstSentences: null,
    },
    {
      title: 'About the programmers model',
      uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/About-the-programmers-model',
      printableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/About-the-programmers-model',
      clickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Programmers-model/About-the-programmers-model?lang=en',
      uniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/About-the-programmers-model',
      excerpt:
        'About the programmers model This section describes the functions and programmers ... When using the programmers model, adhere to the following guidelines: Do not attempt to ... RO Read-only.',
      firstSentences: null,
      summary: null,
      flags: 'IsAttachment;HasHtmlVersion;SkipSentencesScoring',
      hasHtmlVersion: true,
      hasMobileHtmlVersion: false,
      score: 9783,
      percentScore: 100.0,
      rankingInfo: null,
      rating: 0.0,
      isTopResult: false,
      isRecommendation: false,
      isUserActionView: false,
      titleHighlights: [],
      firstSentencesHighlights: [],
      excerptHighlights: [],
      printableUriHighlights: [],
      summaryHighlights: [],
      parentResult: null,
      childResults: [],
      totalNumberOfChildResults: 0,
      absentTerms: [],
      raw: {
        systitle: 'About the programmers model ',
        document_number: 'ARMDC28JEZ1',
        document_version: '0002',
        content_type: 'technicalReferenceManual',
        systopparent: '29274137',
        sysurihash: '4eqBO5c19aFTrDga',
        urihash: '4eqBO5c19aFTrDga',
        sysuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/About-the-programmers-model',
        systransactionid: 664549,
        is_confidential: 0,
        z95xtemplatename: 'Document',
        validityscore: 1.0,
        published: 1625097600000,
        topparentid: 29274137,
        z95xtemplate: 'f322b88bf5e04c4abe6274e9375c2ff6',
        created: 1625136476000,
        sysconcepts:
          'undefined register ; programmers model ; reads ; WO Write-only ; RO Read-only ; unpredictable behavior ; AHB Cache ; reset ; accompanying',
        navigationhierarchies: ['NoMatchingHierarchies'],
        attachmentparentid: 29274137,
        parentitem: '60dd9d5cfc902f3f580e7b0e',
        concepts:
          'undefined register ; programmers model ; reads ; WO Write-only ; RO Read-only ; unpredictable behavior ; AHB Cache ; reset ; accompanying',
        documenttype: 'html',
        isattachment: '29274137',
        sysindexeddate: 1625136544000,
        syslanguage: ['English'],
        docshuburi: 'https://test-sitecore.developer.arm.com/documentation',
        itemid: '60dd9d60fc902f3f580e7b49',
        transactionid: 664549,
        title: 'About the programmers model ',
        products: ['Corelink AHB Cache'],
        date: 1625136544000,
        confidentiality: 'Non-Confidential',
        document_id: 'ARMDC28JEZ1:0002:en',
        is_topic: 1,
        navigationhierarchiesaudience: ['SoC Designers', 'Hardware Engineers'],
        audience: ['socDesigners', 'hardwareEngineers'],
        product_quality: 'REL',
        sourcetype: 'Push',
        rowid: 1625136531685912552,
        sysisattachment: '29274137',
        navigationhierarchiescontenttype: 'Technical Reference Manual',
        sysattachmentparentid: 29274137,
        size: 706,
        sysdocumenttype: 'html',
        clickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Programmers-model/About-the-programmers-model?lang=en',
        syssource: 'qa-document-service-index',
        orderingid: 1625136528143,
        syssize: 706,
        sysdate: 1625136544000,
        haslayout: '1',
        topparent: '29274137',
        label_version: '2.0',
        language_code: 'en',
        z95xpath: [
          '110d559fdea542ea9c1c8a5df7e70ef9',
          'ef82176369c34c2388bffd3138cd26f8',
        ],
        systopparentid: 29274137,
        navigationhierarchiescategories: ['IoT'],
        content_description:
          'This book describes the functionality of the components in the Arm CoreLink AHB Cache . It also provides the programming information and the signal descriptions.',
        source: 'qa-document-service-index',
        navigationhierarchiesnames: ['NoMatchingHierarchies'],
        document_revision: '0002-01',
        body_content:
          'About the programmers model This section describes the functions and programmers model of the AHB Cache. When using the programmers model, adhere to the following guidelines: Do not attempt to access reserved or unused address locations. Attempting to access these locations can result in unpredictable behavior. Unless otherwise stated in the accompanying text: Do not modify undefined register bits. Ignore undefined register bits on reads. Unless otherwise specified, all register bits are reset to a logic 0 by a system or power up reset. The following describes the access type: RW Read and write. RO Read-only. WO Write-only. RAZ Read as zero. WI Writes ignored.',
        collection: 'default',
        syssourcetype: 'Push',
        indexeddate: 1625136544000,
        filetype: 'html',
        sysclickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Programmers-model/About-the-programmers-model?lang=en',
        templateid: 'f322b88bf5e04c4abe6274e9375c2ff6',
        sysfiletype: 'html',
        path: '/ARMDC28JEZ1/0002/Programmers-model/About-the-programmers-model?lang=en',
        modified: 1625136476000,
        latest_version: 'true',
        language: ['English'],
        sysrowid: 1625136531685912552,
        uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/About-the-programmers-model',
        syscollection: 'default',
      },
      Title: 'About the programmers model',
      Uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/About-the-programmers-model',
      PrintableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/About-the-programmers-model',
      ClickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Programmers-model/About-the-programmers-model?lang=en',
      UniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/About-the-programmers-model',
      Excerpt:
        'About the programmers model This section describes the functions and programmers ... When using the programmers model, adhere to the following guidelines: Do not attempt to ... RO Read-only.',
      FirstSentences: null,
    },
    {
      title: 'PMSSRR, PMU snapshot reset register',
      uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/PMSSRR--PMU-snapshot-reset-register',
      printableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/PMSSRR--PMU-snapshot-reset-register',
      clickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/PMSSRR--PMU-snapshot-reset-register?lang=en',
      uniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/PMSSRR--PMU-snapshot-reset-register',
      excerpt:
        'PMSSRR, PMU snapshot reset register PMU snapshot reset register The PMSSRR register ... Figure 1. ... PMSSRR register bit assignments The following table shows the bit assignments.',
      firstSentences: null,
      summary: null,
      flags: 'IsAttachment;HasHtmlVersion;SkipSentencesScoring',
      hasHtmlVersion: true,
      hasMobileHtmlVersion: false,
      score: 9783,
      percentScore: 100.0,
      rankingInfo: null,
      rating: 0.0,
      isTopResult: false,
      isRecommendation: false,
      isUserActionView: false,
      titleHighlights: [],
      firstSentencesHighlights: [],
      excerptHighlights: [],
      printableUriHighlights: [],
      summaryHighlights: [],
      parentResult: null,
      childResults: [],
      totalNumberOfChildResults: 0,
      absentTerms: [],
      raw: {
        systitle: 'PMSSRR, PMU snapshot reset register ',
        document_number: 'ARMDC28JEZ1',
        document_version: '0002',
        content_type: 'technicalReferenceManual',
        systopparent: '29274137',
        sysurihash: 'aG9KSN7tlHaVxIVñ',
        urihash: 'aG9KSN7tlHaVxIVñ',
        sysuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/PMSSRR--PMU-snapshot-reset-register',
        systransactionid: 664549,
        is_confidential: 0,
        z95xtemplatename: 'Document',
        validityscore: 1.0,
        published: 1625097600000,
        topparentid: 29274137,
        z95xtemplate: 'f322b88bf5e04c4abe6274e9375c2ff6',
        created: 1625136476000,
        sysconcepts:
          'counters ; reset ; making snapshot ; assignments ; register ; Mirrors ; Type Read-write',
        navigationhierarchies: ['NoMatchingHierarchies'],
        attachmentparentid: 29274137,
        parentitem: '60dd9d5cfc902f3f580e7b0e',
        concepts:
          'counters ; reset ; making snapshot ; assignments ; register ; Mirrors ; Type Read-write',
        documenttype: 'html',
        isattachment: '29274137',
        sysindexeddate: 1625136544000,
        syslanguage: ['English'],
        docshuburi: 'https://test-sitecore.developer.arm.com/documentation',
        itemid: '60dd9d61fc902f3f580e7b69',
        transactionid: 664549,
        title: 'PMSSRR, PMU snapshot reset register ',
        products: ['Corelink AHB Cache'],
        date: 1625136544000,
        confidentiality: 'Non-Confidential',
        document_id: 'ARMDC28JEZ1:0002:en',
        is_topic: 1,
        navigationhierarchiesaudience: ['SoC Designers', 'Hardware Engineers'],
        audience: ['socDesigners', 'hardwareEngineers'],
        product_quality: 'REL',
        sourcetype: 'Push',
        rowid: 1625136531678835730,
        sysisattachment: '29274137',
        navigationhierarchiescontenttype: 'Technical Reference Manual',
        sysattachmentparentid: 29274137,
        size: 1066,
        sysdocumenttype: 'html',
        clickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/PMSSRR--PMU-snapshot-reset-register?lang=en',
        syssource: 'qa-document-service-index',
        orderingid: 1625136528108,
        syssize: 1066,
        sysdate: 1625136544000,
        haslayout: '1',
        topparent: '29274137',
        label_version: '2.0',
        language_code: 'en',
        z95xpath: [
          '110d559fdea542ea9c1c8a5df7e70ef9',
          'ef82176369c34c2388bffd3138cd26f8',
        ],
        systopparentid: 29274137,
        navigationhierarchiescategories: ['IoT'],
        content_description:
          'This book describes the functionality of the components in the Arm CoreLink AHB Cache . It also provides the programming information and the signal descriptions.',
        source: 'qa-document-service-index',
        navigationhierarchiesnames: ['NoMatchingHierarchies'],
        document_revision: '0002-01',
        body_content:
          'PMSSRR, PMU snapshot reset register PMU snapshot reset register The PMSSRR register characteristics are: Attributes Offset 0x06F4 Type Read-write Reset 0x0 Width 32 The following figure shows the bit assignments. Figure 1. PMSSRR register bit assignments The following table shows the bit assignments. Table 1. PMSSRR register bit assignments Bits Name Security Function [31:4] RESERVED_0 Non-secure Read-As-Zero, Writes Ignored. [3] RP_NSMC Software-configurable Reset Non-secure miss counter when making snapshot. Mirrors RP_NSHC as the two counters are grouped and should not be reset separately. This field is read-only. [2] RP_NSHC Software-configurable Reset Non-secure hit counter when making snapshot. The miss counter copies this value. [1] RP_SMC Secure Reset Secure miss counter when making snapshot. Mirrors RP_SHC as the two counters are grouped and should not be reset separately. This field is read-only. [0] RP_SHC Secure Reset Secure hit counter when making snapshot. The miss counter copies this value.',
        collection: 'default',
        syssourcetype: 'Push',
        indexeddate: 1625136544000,
        filetype: 'html',
        sysclickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/PMSSRR--PMU-snapshot-reset-register?lang=en',
        templateid: 'f322b88bf5e04c4abe6274e9375c2ff6',
        sysfiletype: 'html',
        path: '/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/PMSSRR--PMU-snapshot-reset-register?lang=en',
        modified: 1625136476000,
        latest_version: 'true',
        language: ['English'],
        sysrowid: 1625136531678835730,
        uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/PMSSRR--PMU-snapshot-reset-register',
        syscollection: 'default',
      },
      Title: 'PMSSRR, PMU snapshot reset register',
      Uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/PMSSRR--PMU-snapshot-reset-register',
      PrintableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/PMSSRR--PMU-snapshot-reset-register',
      ClickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/PMSSRR--PMU-snapshot-reset-register?lang=en',
      UniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/PMSSRR--PMU-snapshot-reset-register',
      Excerpt:
        'PMSSRR, PMU snapshot reset register PMU snapshot reset register The PMSSRR register ... Figure 1. ... PMSSRR register bit assignments The following table shows the bit assignments.',
      FirstSentences: null,
    },
    {
      title: 'LPI signals',
      uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Signal-descriptions/LPI-signals',
      printableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Signal-descriptions/LPI-signals',
      clickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Signal-descriptions/LPI-signals?lang=en',
      uniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Signal-descriptions/LPI-signals',
      excerpt:
        'LPI signals The AHB Cache uses LPI Q-Channels for power and clock management. ... AHB Cache clock and power management is based on the standard modes and handshake behavior as ... Table 2.',
      firstSentences: null,
      summary: null,
      flags: 'IsAttachment;HasHtmlVersion;SkipSentencesScoring',
      hasHtmlVersion: true,
      hasMobileHtmlVersion: false,
      score: 9783,
      percentScore: 100.0,
      rankingInfo: null,
      rating: 0.0,
      isTopResult: false,
      isRecommendation: false,
      isUserActionView: false,
      titleHighlights: [],
      firstSentencesHighlights: [],
      excerptHighlights: [],
      printableUriHighlights: [],
      summaryHighlights: [],
      parentResult: null,
      childResults: [],
      totalNumberOfChildResults: 0,
      absentTerms: [],
      raw: {
        systitle: 'LPI signals ',
        document_number: 'ARMDC28JEZ1',
        document_version: '0002',
        content_type: 'technicalReferenceManual',
        systopparent: '29274137',
        sysurihash: 'Au3f3iM7HBNibsre',
        urihash: 'Au3f3iM7HBNibsre',
        sysuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Signal-descriptions/LPI-signals',
        systransactionid: 664549,
        is_confidential: 0,
        z95xtemplatename: 'Document',
        validityscore: 1.0,
        published: 1625097600000,
        topparentid: 29274137,
        z95xtemplate: 'f322b88bf5e04c4abe6274e9375c2ff6',
        created: 1625136476000,
        sysconcepts:
          'AHB Cache ; power controller ; quiescence request ; Output PPU ; signals ; clock ; u00AE ; Direction Connection ; handshake behavior ; standard modes',
        navigationhierarchies: ['NoMatchingHierarchies'],
        attachmentparentid: 29274137,
        parentitem: '60dd9d5cfc902f3f580e7b0e',
        concepts:
          'AHB Cache ; power controller ; quiescence request ; Output PPU ; signals ; clock ; u00AE ; Direction Connection ; handshake behavior ; standard modes',
        documenttype: 'html',
        isattachment: '29274137',
        sysindexeddate: 1625136544000,
        syslanguage: ['English'],
        docshuburi: 'https://test-sitecore.developer.arm.com/documentation',
        itemid: '60dd9d61fc902f3f580e7b8f',
        transactionid: 664549,
        title: 'LPI signals ',
        products: ['Corelink AHB Cache'],
        date: 1625136544000,
        confidentiality: 'Non-Confidential',
        document_id: 'ARMDC28JEZ1:0002:en',
        is_topic: 1,
        navigationhierarchiesaudience: ['SoC Designers', 'Hardware Engineers'],
        audience: ['socDesigners', 'hardwareEngineers'],
        product_quality: 'REL',
        sourcetype: 'Push',
        rowid: 1625136531619765547,
        sysisattachment: '29274137',
        navigationhierarchiescontenttype: 'Technical Reference Manual',
        sysattachmentparentid: 29274137,
        size: 1749,
        sysdocumenttype: 'html',
        clickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Signal-descriptions/LPI-signals?lang=en',
        syssource: 'qa-document-service-index',
        orderingid: 1625136527999,
        syssize: 1749,
        sysdate: 1625136544000,
        haslayout: '1',
        topparent: '29274137',
        label_version: '2.0',
        language_code: 'en',
        z95xpath: [
          '110d559fdea542ea9c1c8a5df7e70ef9',
          'ef82176369c34c2388bffd3138cd26f8',
        ],
        systopparentid: 29274137,
        navigationhierarchiescategories: ['IoT'],
        content_description:
          'This book describes the functionality of the components in the Arm CoreLink AHB Cache . It also provides the programming information and the signal descriptions.',
        source: 'qa-document-service-index',
        navigationhierarchiesnames: ['NoMatchingHierarchies'],
        document_revision: '0002-01',
        body_content:
          'LPI signals The AHB Cache uses LPI Q-Channels for power and clock management. AHB Cache clock and power management is based on the standard modes and handshake behavior as specified in the AMBA\\u00AE Low Power Interface Specification, Arm\\u00AE Q-Channel and P-Channel Interfaces, Issue C. Table 1. Power control LPI-Q signals Signal name Direction Connection Description pwr_qreqn Input PPU or power controller Active-LOW quiescence request signal driven by the power controller. pwr_qacceptn Output PPU or power controller When LOW, this signal indicates that the AHB Cache accepts the quiescence request from the power controller. pwr_qdeny Output PPU or power controller When HIGH, this signal indicates that the AHB Cache denies the quiescence request from the power controller. pwr_qactive Output PPU or power controller This signal, when HIGH, indicates to the controller that the AHB Cache needs power. When the signal is driven LOW, the AHB Cache might accept a quiescence request. Table 2. Clock control LPI-Q signals Signal name Direction Connection Description clk_qreqn Input Clock controller Active-LOW quiescence request signal driven by the clock controller. clk_qacceptn Output Clock controller When LOW, this signal indicates that the AHB Cache accepts the quiescence request from the clock controller. clk_qdeny Output Clock controller When HIGH, this signal indicates that the AHB Cache denies the quiescence request from the clock controller. clk_qactive Output Clock controller This signal, when HIGH, indicates to the controller that the AHB Cache requires the clock. When the signal is driven LOW, the AHB Cache might accept a quiescence request. Related concepts Low-Power Interface Clock LPI Power LPI',
        collection: 'default',
        syssourcetype: 'Push',
        indexeddate: 1625136544000,
        filetype: 'html',
        sysclickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Signal-descriptions/LPI-signals?lang=en',
        templateid: 'f322b88bf5e04c4abe6274e9375c2ff6',
        sysfiletype: 'html',
        path: '/ARMDC28JEZ1/0002/Signal-descriptions/LPI-signals?lang=en',
        modified: 1625136476000,
        latest_version: 'true',
        language: ['English'],
        sysrowid: 1625136531619765547,
        uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Signal-descriptions/LPI-signals',
        syscollection: 'default',
      },
      Title: 'LPI signals',
      Uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Signal-descriptions/LPI-signals',
      PrintableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Signal-descriptions/LPI-signals',
      ClickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Signal-descriptions/LPI-signals?lang=en',
      UniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Signal-descriptions/LPI-signals',
      Excerpt:
        'LPI signals The AHB Cache uses LPI Q-Channels for power and clock management. ... AHB Cache clock and power management is based on the standard modes and handshake behavior as ... Table 2.',
      FirstSentences: null,
    },
    {
      title: 'System interface signals',
      uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Signal-descriptions/System-interface-signals',
      printableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Signal-descriptions/System-interface-signals',
      clickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Signal-descriptions/System-interface-signals?lang=en',
      uniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Signal-descriptions/System-interface-signals',
      excerpt:
        'System interface signals The AHB Cache has separate interrupt lines for signaling Secure or Non-secure ... It also has a hardware status signal for powerdown maintenance. ... Table 1.',
      firstSentences: null,
      summary: null,
      flags: 'IsAttachment;HasHtmlVersion;SkipSentencesScoring',
      hasHtmlVersion: true,
      hasMobileHtmlVersion: false,
      score: 9783,
      percentScore: 100.0,
      rankingInfo: null,
      rating: 0.0,
      isTopResult: false,
      isRecommendation: false,
      isUserActionView: false,
      titleHighlights: [],
      firstSentencesHighlights: [],
      excerptHighlights: [],
      printableUriHighlights: [],
      summaryHighlights: [],
      parentResult: null,
      childResults: [],
      totalNumberOfChildResults: 0,
      absentTerms: [],
      raw: {
        systitle: 'System interface signals ',
        document_number: 'ARMDC28JEZ1',
        document_version: '0002',
        content_type: 'technicalReferenceManual',
        systopparent: '29274137',
        sysurihash: 'Q1yFewoC0EWðILUc',
        urihash: 'Q1yFewoC0EWðILUc',
        sysuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Signal-descriptions/System-interface-signals',
        systransactionid: 664549,
        is_confidential: 0,
        z95xtemplatename: 'Document',
        validityscore: 1.0,
        published: 1625097600000,
        topparentid: 29274137,
        z95xtemplate: 'f322b88bf5e04c4abe6274e9375c2ff6',
        created: 1625136476000,
        sysconcepts:
          'Output CPU ; performance monitoring ; powerdown maintenance ; AHB Cache ; signaling ; request ; trigger ; hardware ; synchronous pulse ; statistics counters ; power controller ; Direction Connection ; snapshotting feature ; transaction-related events',
        navigationhierarchies: ['NoMatchingHierarchies'],
        attachmentparentid: 29274137,
        parentitem: '60dd9d5cfc902f3f580e7b0e',
        concepts:
          'Output CPU ; performance monitoring ; powerdown maintenance ; AHB Cache ; signaling ; request ; trigger ; hardware ; synchronous pulse ; statistics counters ; power controller ; Direction Connection ; snapshotting feature ; transaction-related events',
        documenttype: 'html',
        isattachment: '29274137',
        sysindexeddate: 1625136544000,
        syslanguage: ['English'],
        docshuburi: 'https://test-sitecore.developer.arm.com/documentation',
        itemid: '60dd9d62fc902f3f580e7b93',
        transactionid: 664549,
        title: 'System interface signals ',
        products: ['Corelink AHB Cache'],
        date: 1625136544000,
        confidentiality: 'Non-Confidential',
        document_id: 'ARMDC28JEZ1:0002:en',
        is_topic: 1,
        navigationhierarchiesaudience: ['SoC Designers', 'Hardware Engineers'],
        audience: ['socDesigners', 'hardwareEngineers'],
        product_quality: 'REL',
        sourcetype: 'Push',
        rowid: 1625136531362720282,
        sysisattachment: '29274137',
        navigationhierarchiescontenttype: 'Technical Reference Manual',
        sysattachmentparentid: 29274137,
        size: 868,
        sysdocumenttype: 'html',
        clickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Signal-descriptions/System-interface-signals?lang=en',
        syssource: 'qa-document-service-index',
        orderingid: 1625136527999,
        syssize: 868,
        sysdate: 1625136544000,
        haslayout: '1',
        topparent: '29274137',
        label_version: '2.0',
        language_code: 'en',
        z95xpath: [
          '110d559fdea542ea9c1c8a5df7e70ef9',
          'ef82176369c34c2388bffd3138cd26f8',
        ],
        systopparentid: 29274137,
        navigationhierarchiescategories: ['IoT'],
        content_description:
          'This book describes the functionality of the components in the Arm CoreLink AHB Cache . It also provides the programming information and the signal descriptions.',
        source: 'qa-document-service-index',
        navigationhierarchiesnames: ['NoMatchingHierarchies'],
        document_revision: '0002-01',
        body_content:
          'System interface signals The AHB Cache has separate interrupt lines for signaling Secure or Non-secure transaction-related events. It also has a hardware status signal for powerdown maintenance. For performance monitoring, the AHB Cache provides a hardware trigger signal for the snapshotting feature. Table 1. System signals Signal name Direction Connection Description sec_irq Output CPU or NVIC Secure interrupt request nsec_irq Output CPU or NVIC Non-secure interrupt request pwr_maintenance Output CPU or power controller Status signal for an ongoing powerdown maintenance operation. pmsnapshotreq Input Performance Monitoring Unit (PMU) A trigger signal which initiates the capture of the current value of the statistics counters. Must be a synchronous pulse. Note Only present when SNAPSHOTTING=ON. Related concepts Interrupts',
        collection: 'default',
        syssourcetype: 'Push',
        indexeddate: 1625136544000,
        filetype: 'html',
        sysclickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Signal-descriptions/System-interface-signals?lang=en',
        templateid: 'f322b88bf5e04c4abe6274e9375c2ff6',
        sysfiletype: 'html',
        path: '/ARMDC28JEZ1/0002/Signal-descriptions/System-interface-signals?lang=en',
        modified: 1625136476000,
        latest_version: 'true',
        language: ['English'],
        sysrowid: 1625136531362720282,
        uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Signal-descriptions/System-interface-signals',
        syscollection: 'default',
      },
      Title: 'System interface signals',
      Uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Signal-descriptions/System-interface-signals',
      PrintableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Signal-descriptions/System-interface-signals',
      ClickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Signal-descriptions/System-interface-signals?lang=en',
      UniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Signal-descriptions/System-interface-signals',
      Excerpt:
        'System interface signals The AHB Cache has separate interrupt lines for signaling Secure or Non-secure ... It also has a hardware status signal for powerdown maintenance. ... Table 1.',
      FirstSentences: null,
    },
    {
      title: 'NSEC_ACCESS, Non-secure access information register',
      uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/NSEC-ACCESS--Non-secure-access-information-register',
      printableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/NSEC-ACCESS--Non-secure-access-information-register',
      clickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/NSEC-ACCESS--Non-secure-access-information-register?lang=en',
      uniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/NSEC-ACCESS--Non-secure-access-information-register',
      excerpt:
        'NSEC_ACCESS, Non-secure access information register The NSEC_ACCESS register allows Non- ... The NSEC_ACCESS register characteristics are: Attributes Offset 0x0014 Type Read-only ... Figure 1.',
      firstSentences: null,
      summary: null,
      flags: 'IsAttachment;HasHtmlVersion;SkipSentencesScoring',
      hasHtmlVersion: true,
      hasMobileHtmlVersion: false,
      score: 9783,
      percentScore: 100.0,
      rankingInfo: null,
      rating: 0.0,
      isTopResult: false,
      isRecommendation: false,
      isUserActionView: false,
      titleHighlights: [],
      firstSentencesHighlights: [],
      excerptHighlights: [],
      printableUriHighlights: [],
      summaryHighlights: [],
      parentResult: null,
      childResults: [],
      totalNumberOfChildResults: 0,
      absentTerms: [],
      raw: {
        systitle: 'NSEC_ACCESS, Non-secure access information register ',
        document_number: 'ARMDC28JEZ1',
        document_version: '0002',
        content_type: 'technicalReferenceManual',
        systopparent: '29274137',
        sysurihash: 'TqzqSrHADzmhmrYo',
        urihash: 'TqzqSrHADzmhmrYo',
        sysuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/NSEC-ACCESS--Non-secure-access-information-register',
        systransactionid: 664549,
        is_confidential: 0,
        z95xtemplatename: 'Document',
        validityscore: 1.0,
        published: 1625097600000,
        topparentid: 29274137,
        z95xtemplate: 'f322b88bf5e04c4abe6274e9375c2ff6',
        created: 1625136476000,
        sysconcepts:
          'ACCESS register ; NSEC ; assignments ; Non-secure ; Security Function ; Type Read-only ; AHB Cache ; Ignored',
        navigationhierarchies: ['NoMatchingHierarchies'],
        attachmentparentid: 29274137,
        parentitem: '60dd9d5cfc902f3f580e7b0e',
        concepts:
          'ACCESS register ; NSEC ; assignments ; Non-secure ; Security Function ; Type Read-only ; AHB Cache ; Ignored',
        documenttype: 'html',
        isattachment: '29274137',
        sysindexeddate: 1625136544000,
        syslanguage: ['English'],
        docshuburi: 'https://test-sitecore.developer.arm.com/documentation',
        itemid: '60dd9d60fc902f3f580e7b4f',
        transactionid: 664549,
        title: 'NSEC_ACCESS, Non-secure access information register ',
        products: ['Corelink AHB Cache'],
        date: 1625136544000,
        confidentiality: 'Non-Confidential',
        document_id: 'ARMDC28JEZ1:0002:en',
        is_topic: 1,
        navigationhierarchiesaudience: ['SoC Designers', 'Hardware Engineers'],
        audience: ['socDesigners', 'hardwareEngineers'],
        product_quality: 'REL',
        sourcetype: 'Push',
        rowid: 1625136531355708618,
        sysisattachment: '29274137',
        navigationhierarchiescontenttype: 'Technical Reference Manual',
        sysattachmentparentid: 29274137,
        size: 1250,
        sysdocumenttype: 'html',
        clickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/NSEC-ACCESS--Non-secure-access-information-register?lang=en',
        syssource: 'qa-document-service-index',
        orderingid: 1625136528124,
        syssize: 1250,
        sysdate: 1625136544000,
        haslayout: '1',
        topparent: '29274137',
        label_version: '2.0',
        language_code: 'en',
        z95xpath: [
          '110d559fdea542ea9c1c8a5df7e70ef9',
          'ef82176369c34c2388bffd3138cd26f8',
        ],
        systopparentid: 29274137,
        navigationhierarchiescategories: ['IoT'],
        content_description:
          'This book describes the functionality of the components in the Arm CoreLink AHB Cache . It also provides the programming information and the signal descriptions.',
        source: 'qa-document-service-index',
        navigationhierarchiesnames: ['NoMatchingHierarchies'],
        document_revision: '0002-01',
        body_content:
          'NSEC_ACCESS, Non-secure access information register The NSEC_ACCESS register allows Non-secure software to check its access level and to see if the AHB Cache is enabled. The NSEC_ACCESS register characteristics are: Attributes Offset 0x0014 Type Read-only Reset 0x0 Width 32 The following figure shows the bit assignments. Figure 1. NSEC_ACCESS register bit assignments The following table shows the bit assignments. Table 1. NSEC_ACCESS register bit assignments Bits Name Security Function [31:19] RESERVED_1 Non-secure Read-As-Zero, Writes Ignored. [18] NSEC_NSECSTAT_ALLOWED Non-secure Non-secure software is allowed to read and control Non-secure statistics counters and receives saturation interrupt. [17] NSEC_MAINT_LINES_ALLOWED Non-secure Non-secure software is allowed to trigger maintenance (only for lines). [16] NSEC_ENABLE_READ_ALLOWED Non-secure Non-secure software is allowed to see the cache enabled state. [15:1] RESERVED_0 Non-secure Read-As-Zero, Writes Ignored. [0] CACHE_ENABLED Software-configurable Shows if the cache is enabled or disabled. 1 = Enabled 0 = Disabled If the NSEC_ENABLE_READ_ALLOWED bit is not set, then CACHE_ENABLED is masked for Non-secure reads.',
        collection: 'default',
        syssourcetype: 'Push',
        indexeddate: 1625136544000,
        filetype: 'html',
        sysclickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/NSEC-ACCESS--Non-secure-access-information-register?lang=en',
        templateid: 'f322b88bf5e04c4abe6274e9375c2ff6',
        sysfiletype: 'html',
        path: '/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/NSEC-ACCESS--Non-secure-access-information-register?lang=en',
        modified: 1625136476000,
        latest_version: 'true',
        language: ['English'],
        sysrowid: 1625136531355708618,
        uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/NSEC-ACCESS--Non-secure-access-information-register',
        syscollection: 'default',
      },
      Title: 'NSEC_ACCESS, Non-secure access information register',
      Uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/NSEC-ACCESS--Non-secure-access-information-register',
      PrintableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/NSEC-ACCESS--Non-secure-access-information-register',
      ClickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/NSEC-ACCESS--Non-secure-access-information-register?lang=en',
      UniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/NSEC-ACCESS--Non-secure-access-information-register',
      Excerpt:
        'NSEC_ACCESS, Non-secure access information register The NSEC_ACCESS register allows Non- ... The NSEC_ACCESS register characteristics are: Attributes Offset 0x0014 Type Read-only ... Figure 1.',
      FirstSentences: null,
    },
    {
      title: 'SECIRQINFO2, Secure transfer error information register 2',
      uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/SECIRQINFO2--Secure-transfer-error-information-register-2',
      printableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/SECIRQINFO2--Secure-transfer-error-information-register-2',
      clickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/SECIRQINFO2--Secure-transfer-error-information-register-2?lang=en',
      uniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/SECIRQINFO2--Secure-transfer-error-information-register-2',
      excerpt:
        'SECIRQINFO2, Secure transfer error information register 2 The SECIRQINFO2 register contains the master ID of ... It also identifies the source of the error. ... Figure 1. ... [9:8] ... [7:0]',
      firstSentences: null,
      summary: null,
      flags: 'IsAttachment;HasHtmlVersion;SkipSentencesScoring',
      hasHtmlVersion: true,
      hasMobileHtmlVersion: false,
      score: 9783,
      percentScore: 100.0,
      rankingInfo: null,
      rating: 0.0,
      isTopResult: false,
      isRecommendation: false,
      isUserActionView: false,
      titleHighlights: [],
      firstSentencesHighlights: [],
      excerptHighlights: [],
      printableUriHighlights: [],
      summaryHighlights: [],
      parentResult: null,
      childResults: [],
      totalNumberOfChildResults: 0,
      absentTerms: [],
      raw: {
        systitle: 'SECIRQINFO2, Secure transfer error information register 2 ',
        document_number: 'ARMDC28JEZ1',
        document_version: '0002',
        content_type: 'technicalReferenceManual',
        systopparent: '29274137',
        sysurihash: 'xnIHKrWt1Z0xQNmj',
        urihash: 'xnIHKrWt1Z0xQNmj',
        sysuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/SECIRQINFO2--Secure-transfer-error-information-register-2',
        systransactionid: 664549,
        is_confidential: 0,
        z95xtemplatename: 'Document',
        validityscore: 1.0,
        published: 1625097600000,
        topparentid: 29274137,
        z95xtemplate: 'f322b88bf5e04c4abe6274e9375c2ff6',
        created: 1625136476000,
        sysconcepts:
          'SECIRQINFO2 register ; Secure transfer ; assignments ; Eviction Write-Back ; Non-secure Read-As-Zero ; Type Read-only ; master ID ; lost',
        navigationhierarchies: ['NoMatchingHierarchies'],
        attachmentparentid: 29274137,
        parentitem: '60dd9d5cfc902f3f580e7b0e',
        concepts:
          'SECIRQINFO2 register ; Secure transfer ; assignments ; Eviction Write-Back ; Non-secure Read-As-Zero ; Type Read-only ; master ID ; lost',
        documenttype: 'html',
        isattachment: '29274137',
        sysindexeddate: 1625136544000,
        syslanguage: ['English'],
        docshuburi: 'https://test-sitecore.developer.arm.com/documentation',
        itemid: '60dd9d61fc902f3f580e7b57',
        transactionid: 664549,
        title: 'SECIRQINFO2, Secure transfer error information register 2 ',
        products: ['Corelink AHB Cache'],
        date: 1625136544000,
        confidentiality: 'Non-Confidential',
        document_id: 'ARMDC28JEZ1:0002:en',
        is_topic: 1,
        navigationhierarchiesaudience: ['SoC Designers', 'Hardware Engineers'],
        audience: ['socDesigners', 'hardwareEngineers'],
        product_quality: 'REL',
        sourcetype: 'Push',
        rowid: 1625136531206428258,
        sysisattachment: '29274137',
        navigationhierarchiescontenttype: 'Technical Reference Manual',
        sysattachmentparentid: 29274137,
        size: 1007,
        sysdocumenttype: 'html',
        clickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/SECIRQINFO2--Secure-transfer-error-information-register-2?lang=en',
        syssource: 'qa-document-service-index',
        orderingid: 1625136528017,
        syssize: 1007,
        sysdate: 1625136544000,
        haslayout: '1',
        topparent: '29274137',
        label_version: '2.0',
        language_code: 'en',
        z95xpath: [
          '110d559fdea542ea9c1c8a5df7e70ef9',
          'ef82176369c34c2388bffd3138cd26f8',
        ],
        systopparentid: 29274137,
        navigationhierarchiescategories: ['IoT'],
        content_description:
          'This book describes the functionality of the components in the Arm CoreLink AHB Cache . It also provides the programming information and the signal descriptions.',
        source: 'qa-document-service-index',
        navigationhierarchiesnames: ['NoMatchingHierarchies'],
        document_revision: '0002-01',
        body_content:
          'SECIRQINFO2, Secure transfer error information register 2 The SECIRQINFO2 register contains the master ID of the operation which caused the error that triggered the Secure TR_ERR interrupt. It also identifies the source of the error. The SECIRQINFO2 register characteristics are: Attributes Offset 0x0110 Type Read-only Reset 0x0 Width 32 The following figure shows the bit assignments. Figure 1. SECIRQINFO2 register bit assignments The following table shows the bit assignments. Table 1. SECIRQINFO2 register bit assignments Bits Name Security Function [31:10] RESERVED_0 Non-secure Read-As-Zero, Writes Ignored. [9:8] ERROR_SRC Secure Origin of the Secure transfer that received the bus error: 0 = Early write response 1 = Eviction Write-Back 2 = Linefill read error not propagated to master. The fetched line is invalidated and any writes to it are lost. [7:0] MASTER Secure The HMASTER ID of the Secure transfer that caused the error.',
        collection: 'default',
        syssourcetype: 'Push',
        indexeddate: 1625136544000,
        filetype: 'html',
        sysclickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/SECIRQINFO2--Secure-transfer-error-information-register-2?lang=en',
        templateid: 'f322b88bf5e04c4abe6274e9375c2ff6',
        sysfiletype: 'html',
        path: '/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/SECIRQINFO2--Secure-transfer-error-information-register-2?lang=en',
        modified: 1625136476000,
        latest_version: 'true',
        language: ['English'],
        sysrowid: 1625136531206428258,
        uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/SECIRQINFO2--Secure-transfer-error-information-register-2',
        syscollection: 'default',
      },
      Title: 'SECIRQINFO2, Secure transfer error information register 2',
      Uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/SECIRQINFO2--Secure-transfer-error-information-register-2',
      PrintableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/SECIRQINFO2--Secure-transfer-error-information-register-2',
      ClickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/SECIRQINFO2--Secure-transfer-error-information-register-2?lang=en',
      UniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/SECIRQINFO2--Secure-transfer-error-information-register-2',
      Excerpt:
        'SECIRQINFO2, Secure transfer error information register 2 The SECIRQINFO2 register contains the master ID of ... It also identifies the source of the error. ... Figure 1. ... [9:8] ... [7:0]',
      FirstSentences: null,
    },
    {
      title: 'Sleep mode with cache RAMs in retention',
      uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Using-software-to-program-the-AHB-Cache/Power-control/Sleep-mode-with-cache-RAMs-in-retention-',
      printableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Using-software-to-program-the-AHB-Cache/Power-control/Sleep-mode-with-cache-RAMs-in-retention-',
      clickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Using-software-to-program-the-AHB-Cache/Power-control/Sleep-mode-with-cache-RAMs-in-retention-?lang=en',
      uniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Using-software-to-program-the-AHB-Cache/Power-control/Sleep-mode-with-cache-RAMs-in-retention-',
      excerpt:
        'Sleep mode with cache RAMs in retention The AHB Cache supports retention or RAM retention through the ... You do not have to use software to trigger sleep mode with cache RAMs in retention.',
      firstSentences: null,
      summary: null,
      flags: 'IsAttachment;HasHtmlVersion;SkipSentencesScoring',
      hasHtmlVersion: true,
      hasMobileHtmlVersion: false,
      score: 9783,
      percentScore: 100.0,
      rankingInfo: null,
      rating: 0.0,
      isTopResult: false,
      isRecommendation: false,
      isUserActionView: false,
      titleHighlights: [],
      firstSentencesHighlights: [],
      excerptHighlights: [],
      printableUriHighlights: [],
      summaryHighlights: [],
      parentResult: null,
      childResults: [],
      totalNumberOfChildResults: 0,
      absentTerms: [],
      raw: {
        systitle: 'Sleep mode with cache RAMs in retention  ',
        document_number: 'ARMDC28JEZ1',
        document_version: '0002',
        content_type: 'technicalReferenceManual',
        systopparent: '29274137',
        sysurihash: 'WxliñQXcXKA7DfqP',
        urihash: 'WxliñQXcXKA7DfqP',
        sysuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Using-software-to-program-the-AHB-Cache/Power-control/Sleep-mode-with-cache-RAMs-in-retention-',
        systransactionid: 664549,
        is_confidential: 0,
        z95xtemplatename: 'Document',
        validityscore: 1.0,
        published: 1625097600000,
        topparentid: 29274137,
        z95xtemplate: 'f322b88bf5e04c4abe6274e9375c2ff6',
        created: 1625136476000,
        sysconcepts:
          'AHB Cache ; retention ; sleep mode ; maint ; dis ; HWPARAMS register ; configuration port ; automatic maintenance ; starts clean',
        navigationhierarchies: ['NoMatchingHierarchies'],
        attachmentparentid: 29274137,
        parentitem: '60dd9d5cfc902f3f580e7b0e',
        concepts:
          'AHB Cache ; retention ; sleep mode ; maint ; dis ; HWPARAMS register ; configuration port ; automatic maintenance ; starts clean',
        documenttype: 'html',
        isattachment: '29274137',
        sysindexeddate: 1625136544000,
        syslanguage: ['English'],
        docshuburi: 'https://test-sitecore.developer.arm.com/documentation',
        itemid: '60dd9d61fc902f3f580e7b8a',
        transactionid: 664549,
        title: 'Sleep mode with cache RAMs in retention  ',
        products: ['Corelink AHB Cache'],
        date: 1625136544000,
        confidentiality: 'Non-Confidential',
        document_id: 'ARMDC28JEZ1:0002:en',
        is_topic: 1,
        navigationhierarchiesaudience: ['SoC Designers', 'Hardware Engineers'],
        audience: ['socDesigners', 'hardwareEngineers'],
        product_quality: 'REL',
        sourcetype: 'Push',
        rowid: 1625136531192708704,
        sysisattachment: '29274137',
        navigationhierarchiescontenttype: 'Technical Reference Manual',
        sysattachmentparentid: 29274137,
        size: 795,
        sysdocumenttype: 'html',
        clickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Using-software-to-program-the-AHB-Cache/Power-control/Sleep-mode-with-cache-RAMs-in-retention-?lang=en',
        syssource: 'qa-document-service-index',
        orderingid: 1625136527983,
        syssize: 795,
        sysdate: 1625136544000,
        haslayout: '1',
        topparent: '29274137',
        label_version: '2.0',
        language_code: 'en',
        z95xpath: [
          '110d559fdea542ea9c1c8a5df7e70ef9',
          'ef82176369c34c2388bffd3138cd26f8',
        ],
        systopparentid: 29274137,
        navigationhierarchiescategories: ['IoT'],
        content_description:
          'This book describes the functionality of the components in the Arm CoreLink AHB Cache . It also provides the programming information and the signal descriptions.',
        source: 'qa-document-service-index',
        navigationhierarchiesnames: ['NoMatchingHierarchies'],
        document_revision: '0002-01',
        body_content:
          'Sleep mode with cache RAMs in retention The AHB Cache supports retention or RAM retention through the QSTOPPED state of LPI Power Q-Channel interface. You do not have to use software to trigger sleep mode with cache RAMs in retention. When the QSTOPPED state is requested, the AHB Cache starts clean all automatic maintenance. Note You can use software to check that the configuration port dis_pwr_down_maint is set to 0 by reading the DIS_PWR_DOWN_MAINT field in the HWPARAMS register. When exiting from retention state, the cache returns to its previous state. For example, if the AHB Cache was enabled before entering retention state, it is enabled again after exiting the retention state and it remains enabled. The cache data is preserved.',
        collection: 'default',
        syssourcetype: 'Push',
        indexeddate: 1625136544000,
        filetype: 'html',
        sysclickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Using-software-to-program-the-AHB-Cache/Power-control/Sleep-mode-with-cache-RAMs-in-retention-?lang=en',
        templateid: 'f322b88bf5e04c4abe6274e9375c2ff6',
        sysfiletype: 'html',
        path: '/ARMDC28JEZ1/0002/Using-software-to-program-the-AHB-Cache/Power-control/Sleep-mode-with-cache-RAMs-in-retention-?lang=en',
        modified: 1625136476000,
        latest_version: 'true',
        language: ['English'],
        sysrowid: 1625136531192708704,
        uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Using-software-to-program-the-AHB-Cache/Power-control/Sleep-mode-with-cache-RAMs-in-retention-',
        syscollection: 'default',
      },
      Title: 'Sleep mode with cache RAMs in retention',
      Uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Using-software-to-program-the-AHB-Cache/Power-control/Sleep-mode-with-cache-RAMs-in-retention-',
      PrintableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Using-software-to-program-the-AHB-Cache/Power-control/Sleep-mode-with-cache-RAMs-in-retention-',
      ClickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Using-software-to-program-the-AHB-Cache/Power-control/Sleep-mode-with-cache-RAMs-in-retention-?lang=en',
      UniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Using-software-to-program-the-AHB-Cache/Power-control/Sleep-mode-with-cache-RAMs-in-retention-',
      Excerpt:
        'Sleep mode with cache RAMs in retention The AHB Cache supports retention or RAM retention through the ... You do not have to use software to trigger sleep mode with cache RAMs in retention.',
      FirstSentences: null,
    },
    {
      title: 'SECIRQSCLR, Secure interrupt status clear register',
      uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/SECIRQSCLR--Secure-interrupt-status-clear-register',
      printableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/SECIRQSCLR--Secure-interrupt-status-clear-register',
      clickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/SECIRQSCLR--Secure-interrupt-status-clear-register?lang=en',
      uniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/SECIRQSCLR--Secure-interrupt-status-clear-register',
      excerpt:
        'SECIRQSCLR, Secure interrupt status clear register The SECIRQSCLR register allows ... The SECIRQSCLR register characteristics are: Attributes Offset 0x0104 Type Write-only Reset ... Figure 1.',
      firstSentences: null,
      summary: null,
      flags: 'IsAttachment;HasHtmlVersion;SkipSentencesScoring',
      hasHtmlVersion: true,
      hasMobileHtmlVersion: false,
      score: 9783,
      percentScore: 100.0,
      rankingInfo: null,
      rating: 0.0,
      isTopResult: false,
      isRecommendation: false,
      isUserActionView: false,
      titleHighlights: [],
      firstSentencesHighlights: [],
      excerptHighlights: [],
      printableUriHighlights: [],
      summaryHighlights: [],
      parentResult: null,
      childResults: [],
      totalNumberOfChildResults: 0,
      absentTerms: [],
      raw: {
        systitle: 'SECIRQSCLR, Secure interrupt status clear register ',
        document_number: 'ARMDC28JEZ1',
        document_version: '0002',
        content_type: 'technicalReferenceManual',
        systopparent: '29274137',
        sysurihash: '9Q3XOniv8g1ñVx6h',
        urihash: '9Q3XOniv8g1ñVx6h',
        sysuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/SECIRQSCLR--Secure-interrupt-status-clear-register',
        systransactionid: 664549,
        is_confidential: 0,
        z95xtemplatename: 'Document',
        validityscore: 1.0,
        published: 1625097600000,
        topparentid: 29274137,
        z95xtemplate: 'f322b88bf5e04c4abe6274e9375c2ff6',
        created: 1625136476000,
        sysconcepts:
          'SECIRQSCLR register ; assignments ; Secure ; Type Write-only ; clearing sources',
        navigationhierarchies: ['NoMatchingHierarchies'],
        attachmentparentid: 29274137,
        parentitem: '60dd9d5cfc902f3f580e7b0e',
        concepts:
          'SECIRQSCLR register ; assignments ; Secure ; Type Write-only ; clearing sources',
        documenttype: 'html',
        isattachment: '29274137',
        sysindexeddate: 1625136544000,
        syslanguage: ['English'],
        docshuburi: 'https://test-sitecore.developer.arm.com/documentation',
        itemid: '60dd9d60fc902f3f580e7b54',
        transactionid: 664549,
        title: 'SECIRQSCLR, Secure interrupt status clear register ',
        products: ['Corelink AHB Cache'],
        date: 1625136544000,
        confidentiality: 'Non-Confidential',
        document_id: 'ARMDC28JEZ1:0002:en',
        is_topic: 1,
        navigationhierarchiesaudience: ['SoC Designers', 'Hardware Engineers'],
        audience: ['socDesigners', 'hardwareEngineers'],
        product_quality: 'REL',
        sourcetype: 'Push',
        rowid: 1625136531087325054,
        sysisattachment: '29274137',
        navigationhierarchiescontenttype: 'Technical Reference Manual',
        sysattachmentparentid: 29274137,
        size: 981,
        sysdocumenttype: 'html',
        clickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/SECIRQSCLR--Secure-interrupt-status-clear-register?lang=en',
        syssource: 'qa-document-service-index',
        orderingid: 1625136528017,
        syssize: 981,
        sysdate: 1625136544000,
        haslayout: '1',
        topparent: '29274137',
        label_version: '2.0',
        language_code: 'en',
        z95xpath: [
          '110d559fdea542ea9c1c8a5df7e70ef9',
          'ef82176369c34c2388bffd3138cd26f8',
        ],
        systopparentid: 29274137,
        navigationhierarchiescategories: ['IoT'],
        content_description:
          'This book describes the functionality of the components in the Arm CoreLink AHB Cache . It also provides the programming information and the signal descriptions.',
        source: 'qa-document-service-index',
        navigationhierarchiesnames: ['NoMatchingHierarchies'],
        document_revision: '0002-01',
        body_content:
          'SECIRQSCLR, Secure interrupt status clear register The SECIRQSCLR register allows clearing sources for Secure interrupt. The SECIRQSCLR register characteristics are: Attributes Offset 0x0104 Type Write-only Reset 0x0 Width 32 The following figure shows the bit assignments. Figure 1. SECIRQSCLR register bit assignments The following table shows the bit assignments. Table 1. SECIRQSCLR register bit assignments Bits Name Security Function [31:8] RESERVED_0 Non-secure Read-As-Zero, Writes Ignored. [7] XOM_ERR Secure Clear XOM_ERR interrupt [6] NSECURE_CNT_SAT Secure Clear NSECURE_CNT_SAT interrupt [5] SECURE_CNT_SAT Secure Clear SECURE_CNT_SAT interrupt [4] TR_ERR Secure Clear TR_ERR Interrupt [3] MAINT_IGNORED Secure Clear Secure MAINT_IGNORED interrupt [2] MAINT_DONE Secure Clear Secure MAINT_DONE interrupt [1] DISABLE_DONE Secure Clear DISABLE_DONE interrupt [0] ENABLE_DONE Secure Clear ENABLE_DONE interrupt',
        collection: 'default',
        syssourcetype: 'Push',
        indexeddate: 1625136544000,
        filetype: 'html',
        sysclickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/SECIRQSCLR--Secure-interrupt-status-clear-register?lang=en',
        templateid: 'f322b88bf5e04c4abe6274e9375c2ff6',
        sysfiletype: 'html',
        path: '/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/SECIRQSCLR--Secure-interrupt-status-clear-register?lang=en',
        modified: 1625136476000,
        latest_version: 'true',
        language: ['English'],
        sysrowid: 1625136531087325054,
        uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/SECIRQSCLR--Secure-interrupt-status-clear-register',
        syscollection: 'default',
      },
      Title: 'SECIRQSCLR, Secure interrupt status clear register',
      Uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/SECIRQSCLR--Secure-interrupt-status-clear-register',
      PrintableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/SECIRQSCLR--Secure-interrupt-status-clear-register',
      ClickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Programmers-model/Register-descriptions/SECIRQSCLR--Secure-interrupt-status-clear-register?lang=en',
      UniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Programmers-model/Register-descriptions/SECIRQSCLR--Secure-interrupt-status-clear-register',
      Excerpt:
        'SECIRQSCLR, Secure interrupt status clear register The SECIRQSCLR register allows ... The SECIRQSCLR register characteristics are: Attributes Offset 0x0104 Type Write-only Reset ... Figure 1.',
      FirstSentences: null,
    },
    {
      title: 'Data RAM interface signals',
      uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Signal-descriptions/Memory-interface-signals/Data-RAM-interface-signals',
      printableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Signal-descriptions/Memory-interface-signals/Data-RAM-interface-signals',
      clickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Signal-descriptions/Memory-interface-signals/Data-RAM-interface-signals?lang=en',
      uniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Signal-descriptions/Memory-interface-signals/Data-RAM-interface-signals',
      excerpt:
        'Table 1. ... This bus is connected to each RAM block. ... The upper index is cache-size dependent. ... Data RAM Read data from Data RAM block3 Data RAM interface signals AHB Cache',
      firstSentences: null,
      summary: null,
      flags: 'IsAttachment;HasHtmlVersion;SkipSentencesScoring',
      hasHtmlVersion: true,
      hasMobileHtmlVersion: false,
      score: 9783,
      percentScore: 100.0,
      rankingInfo: null,
      rating: 0.0,
      isTopResult: false,
      isRecommendation: false,
      isUserActionView: false,
      titleHighlights: [],
      firstSentencesHighlights: [],
      excerptHighlights: [],
      printableUriHighlights: [],
      summaryHighlights: [],
      parentResult: null,
      childResults: [],
      totalNumberOfChildResults: 0,
      absentTerms: [],
      raw: {
        systitle: 'Data RAM interface signals ',
        document_number: 'ARMDC28JEZ1',
        document_version: '0002',
        content_type: 'technicalReferenceManual',
        systopparent: '29274137',
        sysurihash: '3dmwjNwn1R4sCdv8',
        urihash: '3dmwjNwn1R4sCdv8',
        sysuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Signal-descriptions/Memory-interface-signals/Data-RAM-interface-signals',
        systransactionid: 664549,
        is_confidential: 0,
        z95xtemplatename: 'Document',
        validityscore: 1.0,
        published: 1625097600000,
        topparentid: 29274137,
        z95xtemplate: 'f322b88bf5e04c4abe6274e9375c2ff6',
        created: 1625136476000,
        navigationhierarchies: ['NoMatchingHierarchies'],
        attachmentparentid: 29274137,
        parentitem: '60dd9d5cfc902f3f580e7b0e',
        documenttype: 'html',
        isattachment: '29274137',
        sysindexeddate: 1625136543000,
        syslanguage: ['English', 'Romanian'],
        docshuburi: 'https://test-sitecore.developer.arm.com/documentation',
        itemid: '60dd9d62fc902f3f580e7b95',
        transactionid: 664549,
        title: 'Data RAM interface signals ',
        products: ['Corelink AHB Cache'],
        date: 1625136543000,
        confidentiality: 'Non-Confidential',
        document_id: 'ARMDC28JEZ1:0002:en',
        is_topic: 1,
        navigationhierarchiesaudience: ['SoC Designers', 'Hardware Engineers'],
        audience: ['socDesigners', 'hardwareEngineers'],
        product_quality: 'REL',
        sourcetype: 'Push',
        rowid: 1625136530989478851,
        sysisattachment: '29274137',
        navigationhierarchiescontenttype: 'Technical Reference Manual',
        sysattachmentparentid: 29274137,
        size: 1620,
        sysdocumenttype: 'html',
        clickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Signal-descriptions/Memory-interface-signals/Data-RAM-interface-signals?lang=en',
        syssource: 'qa-document-service-index',
        orderingid: 1625136527999,
        syssize: 1620,
        sysdate: 1625136543000,
        haslayout: '1',
        topparent: '29274137',
        label_version: '2.0',
        language_code: 'en',
        z95xpath: [
          '110d559fdea542ea9c1c8a5df7e70ef9',
          'ef82176369c34c2388bffd3138cd26f8',
        ],
        systopparentid: 29274137,
        navigationhierarchiescategories: ['IoT'],
        content_description:
          'This book describes the functionality of the components in the Arm CoreLink AHB Cache . It also provides the programming information and the signal descriptions.',
        source: 'qa-document-service-index',
        navigationhierarchiesnames: ['NoMatchingHierarchies'],
        document_revision: '0002-01',
        body_content:
          'Data RAM interface signals The Data RAM interface executes Data-RAM-related read or write requests. For information about the Index Width (IW), Data RAM Address Width (DAW), and Tag RAM Data Width (TDW), see section 6.3.1. RAM bus widths in the Arm\\u00AE CoreLink\\u2122 AHB Cache Configuration and Integration Manual. Table 1. Cache Data RAM interface signals Signal name Direction Connection Description data_ram_cs[3:0] Output Data RAM Data RAM chip select for the respective data RAM block. data_ram_bytewe[3:0] Output Data RAM Data RAM byte-write enable. This bus is connected to each RAM block. data_ram_addr0[DAW-1:0] Output Data RAM Address for Data RAM block0. The upper index is cache-size dependent. data_ram_addr1[DAW-1:0] Output Data RAM Address for Data RAM block1. The upper index is cache-size dependent. data_ram_addr2[DAW-1:0] Output Data RAM Address for Data RAM block2. The upper index is cache-size dependent. data_ram_addr3[DAW-1:0] Output Data RAM Address for Data RAM block3. The upper index is cache-size dependent. data_ram_wdata0[31:0] Output Data RAM Write data to Data RAM block0 data_ram_wdata1[31:0] Output Data RAM Write data to Data RAM block1 data_ram_wdata2[31:0] Output Data RAM Write data to Data RAM block2 data_ram_wdata3[31:0] Output Data RAM Write data to Data RAM block3 data_ram_rdata0[31:0] Input Data RAM Read data from Data RAM block0 data_ram_rdata1[31:0] Input Data RAM Read data from Data RAM block1 data_ram_rdata2[31:0] Input Data RAM Read data from Data RAM block2 data_ram_rdata3[31:0] Input Data RAM Read data from Data RAM block3',
        collection: 'default',
        syssourcetype: 'Push',
        indexeddate: 1625136543000,
        filetype: 'html',
        sysclickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Signal-descriptions/Memory-interface-signals/Data-RAM-interface-signals?lang=en',
        templateid: 'f322b88bf5e04c4abe6274e9375c2ff6',
        sysfiletype: 'html',
        path: '/ARMDC28JEZ1/0002/Signal-descriptions/Memory-interface-signals/Data-RAM-interface-signals?lang=en',
        modified: 1625136476000,
        latest_version: 'true',
        language: ['English', 'Romanian'],
        sysrowid: 1625136530989478851,
        uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Signal-descriptions/Memory-interface-signals/Data-RAM-interface-signals',
        syscollection: 'default',
      },
      Title: 'Data RAM interface signals',
      Uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Signal-descriptions/Memory-interface-signals/Data-RAM-interface-signals',
      PrintableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Signal-descriptions/Memory-interface-signals/Data-RAM-interface-signals',
      ClickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Signal-descriptions/Memory-interface-signals/Data-RAM-interface-signals?lang=en',
      UniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Signal-descriptions/Memory-interface-signals/Data-RAM-interface-signals',
      Excerpt:
        'Table 1. ... This bus is connected to each RAM block. ... The upper index is cache-size dependent. ... Data RAM Read data from Data RAM block3 Data RAM interface signals AHB Cache',
      FirstSentences: null,
    },
    {
      title: 'Handle Warm reset by using software',
      uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Using-software-to-program-the-AHB-Cache/Power-control/Handle-Warm-reset-by-using-software',
      printableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Using-software-to-program-the-AHB-Cache/Power-control/Handle-Warm-reset-by-using-software',
      clickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Using-software-to-program-the-AHB-Cache/Power-control/Handle-Warm-reset-by-using-software?lang=en',
      uniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Using-software-to-program-the-AHB-Cache/Power-control/Handle-Warm-reset-by-using-software',
      excerpt:
        'Handle Warm reset by using software The cache supports Warm reset through the QSTOPPED state of LPI Power Q- ... When the QSTOPPED state is requested, the AHB Cache starts clean all automatic ...',
      firstSentences: null,
      summary: null,
      flags: 'IsAttachment;HasHtmlVersion;SkipSentencesScoring',
      hasHtmlVersion: true,
      hasMobileHtmlVersion: false,
      score: 9783,
      percentScore: 100.0,
      rankingInfo: null,
      rating: 0.0,
      isTopResult: false,
      isRecommendation: false,
      isUserActionView: false,
      titleHighlights: [],
      firstSentencesHighlights: [],
      excerptHighlights: [],
      printableUriHighlights: [],
      summaryHighlights: [],
      parentResult: null,
      childResults: [],
      totalNumberOfChildResults: 0,
      absentTerms: [],
      raw: {
        systitle: 'Handle Warm reset by using software ',
        document_number: 'ARMDC28JEZ1',
        document_version: '0002',
        content_type: 'technicalReferenceManual',
        systopparent: '29274137',
        sysurihash: 'hqfdTaNncpscXTLy',
        urihash: 'hqfdTaNncpscXTLy',
        sysuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Using-software-to-program-the-AHB-Cache/Power-control/Handle-Warm-reset-by-using-software',
        systransactionid: 664549,
        is_confidential: 0,
        z95xtemplatename: 'Document',
        validityscore: 1.0,
        published: 1625097600000,
        topparentid: 29274137,
        z95xtemplate: 'f322b88bf5e04c4abe6274e9375c2ff6',
        created: 1625136476000,
        sysconcepts:
          'port dis ; automatic maintenance ; QSTOPPED state ; maint ; Handle Warm ; clean ; reset ; HWPARAMS register ; low-power request',
        navigationhierarchies: ['NoMatchingHierarchies'],
        attachmentparentid: 29274137,
        parentitem: '60dd9d5cfc902f3f580e7b0e',
        concepts:
          'port dis ; automatic maintenance ; QSTOPPED state ; maint ; Handle Warm ; clean ; reset ; HWPARAMS register ; low-power request',
        documenttype: 'html',
        isattachment: '29274137',
        sysindexeddate: 1625136543000,
        syslanguage: ['English'],
        docshuburi: 'https://test-sitecore.developer.arm.com/documentation',
        itemid: '60dd9d61fc902f3f580e7b8c',
        transactionid: 664549,
        title: 'Handle Warm reset by using software ',
        products: ['Corelink AHB Cache'],
        date: 1625136543000,
        confidentiality: 'Non-Confidential',
        document_id: 'ARMDC28JEZ1:0002:en',
        is_topic: 1,
        navigationhierarchiesaudience: ['SoC Designers', 'Hardware Engineers'],
        audience: ['socDesigners', 'hardwareEngineers'],
        product_quality: 'REL',
        sourcetype: 'Push',
        rowid: 1625136530851653367,
        sysisattachment: '29274137',
        navigationhierarchiescontenttype: 'Technical Reference Manual',
        sysattachmentparentid: 29274137,
        size: 838,
        sysdocumenttype: 'html',
        clickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Using-software-to-program-the-AHB-Cache/Power-control/Handle-Warm-reset-by-using-software?lang=en',
        syssource: 'qa-document-service-index',
        orderingid: 1625136527983,
        syssize: 838,
        sysdate: 1625136543000,
        haslayout: '1',
        topparent: '29274137',
        label_version: '2.0',
        language_code: 'en',
        z95xpath: [
          '110d559fdea542ea9c1c8a5df7e70ef9',
          'ef82176369c34c2388bffd3138cd26f8',
        ],
        systopparentid: 29274137,
        navigationhierarchiescategories: ['IoT'],
        content_description:
          'This book describes the functionality of the components in the Arm CoreLink AHB Cache . It also provides the programming information and the signal descriptions.',
        source: 'qa-document-service-index',
        navigationhierarchiesnames: ['NoMatchingHierarchies'],
        document_revision: '0002-01',
        body_content:
          'Handle Warm reset by using software The cache supports Warm reset through the QSTOPPED state of LPI Power Q-Channel interface. When the QSTOPPED state is requested, the AHB Cache starts clean all automatic maintenance. To ensure reliably quick acceptance of the low-power request, you can use software to disable clean all automatic maintenance by setting the configuration port dis_pwr_down_maint to 1. Otherwise, no software interaction is needed. The software can check that the configuration port dis_pwr_down_maint is set to 1 by reading the DIS_PWR_DOWN_MAINT field in the HWPARAMS register. When exiting from Warm reset state without being reset, the cache returns to its previous state. If the cache was enabled in its previous state, it remains enabled. The cached data is preserved.',
        collection: 'default',
        syssourcetype: 'Push',
        indexeddate: 1625136543000,
        filetype: 'html',
        sysclickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Using-software-to-program-the-AHB-Cache/Power-control/Handle-Warm-reset-by-using-software?lang=en',
        templateid: 'f322b88bf5e04c4abe6274e9375c2ff6',
        sysfiletype: 'html',
        path: '/ARMDC28JEZ1/0002/Using-software-to-program-the-AHB-Cache/Power-control/Handle-Warm-reset-by-using-software?lang=en',
        modified: 1625136476000,
        latest_version: 'true',
        language: ['English'],
        sysrowid: 1625136530851653367,
        uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Using-software-to-program-the-AHB-Cache/Power-control/Handle-Warm-reset-by-using-software',
        syscollection: 'default',
      },
      Title: 'Handle Warm reset by using software',
      Uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Using-software-to-program-the-AHB-Cache/Power-control/Handle-Warm-reset-by-using-software',
      PrintableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Using-software-to-program-the-AHB-Cache/Power-control/Handle-Warm-reset-by-using-software',
      ClickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Using-software-to-program-the-AHB-Cache/Power-control/Handle-Warm-reset-by-using-software?lang=en',
      UniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Using-software-to-program-the-AHB-Cache/Power-control/Handle-Warm-reset-by-using-software',
      Excerpt:
        'Handle Warm reset by using software The cache supports Warm reset through the QSTOPPED state of LPI Power Q- ... When the QSTOPPED state is requested, the AHB Cache starts clean all automatic ...',
      FirstSentences: null,
    },
    {
      title: 'Configuration input ports',
      uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Signal-descriptions/Configuration-input-ports',
      printableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Signal-descriptions/Configuration-input-ports',
      clickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Signal-descriptions/Configuration-input-ports?lang=en',
      uniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Signal-descriptions/Configuration-input-ports',
      excerpt:
        'Configuration input ports There are several configuration signals that you must use to ... For more information about the configuration input ports, see the Arm\\u00AE CoreLink\\ ... Table 1.',
      firstSentences: null,
      summary: null,
      flags: 'IsAttachment;HasHtmlVersion;SkipSentencesScoring',
      hasHtmlVersion: true,
      hasMobileHtmlVersion: false,
      score: 9662,
      percentScore: 100.0,
      rankingInfo: null,
      rating: 0.0,
      isTopResult: false,
      isRecommendation: false,
      isUserActionView: false,
      titleHighlights: [],
      firstSentencesHighlights: [],
      excerptHighlights: [],
      printableUriHighlights: [],
      summaryHighlights: [],
      parentResult: null,
      childResults: [],
      totalNumberOfChildResults: 0,
      absentTerms: [],
      raw: {
        systitle: 'Configuration input ports ',
        document_number: 'ARMDC28JEZ1',
        document_version: '0002',
        content_type: 'technicalReferenceManual',
        systopparent: '29274137',
        sysurihash: 'IINWsVqK5BckOlðl',
        urihash: 'IINWsVqK5BckOlðl',
        sysuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Signal-descriptions/Configuration-input-ports',
        systransactionid: 664549,
        is_confidential: 0,
        z95xtemplatename: 'Document',
        validityscore: 1.0,
        published: 1625097600000,
        topparentid: 29274137,
        z95xtemplate: 'f322b88bf5e04c4abe6274e9375c2ff6',
        created: 1625136476000,
        sysconcepts:
          'Input CPU ; AHB Cache ; signals ; APB interface ; illegal operations ; tie-off ; violation ; power controller ; maintenance ; silently ignored ; non-word aligned ; Direction Connection ; Integration Manual ; u00AE CoreLink',
        navigationhierarchies: ['NoMatchingHierarchies'],
        attachmentparentid: 29274137,
        parentitem: '60dd9d5cfc902f3f580e7b0e',
        concepts:
          'Input CPU ; AHB Cache ; signals ; APB interface ; illegal operations ; tie-off ; violation ; power controller ; maintenance ; silently ignored ; non-word aligned ; Direction Connection ; Integration Manual ; u00AE CoreLink',
        documenttype: 'html',
        isattachment: '29274137',
        sysindexeddate: 1625136545000,
        syslanguage: ['English'],
        docshuburi: 'https://test-sitecore.developer.arm.com/documentation',
        itemid: '60dd9d62fc902f3f580e7b98',
        transactionid: 664549,
        title: 'Configuration input ports ',
        products: ['Corelink AHB Cache'],
        date: 1625136545000,
        confidentiality: 'Non-Confidential',
        document_id: 'ARMDC28JEZ1:0002:en',
        is_topic: 1,
        navigationhierarchiesaudience: ['SoC Designers', 'Hardware Engineers'],
        audience: ['socDesigners', 'hardwareEngineers'],
        product_quality: 'REL',
        sourcetype: 'Push',
        rowid: 1625136531743273575,
        sysisattachment: '29274137',
        navigationhierarchiescontenttype: 'Technical Reference Manual',
        sysattachmentparentid: 29274137,
        size: 1468,
        sysdocumenttype: 'html',
        clickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Signal-descriptions/Configuration-input-ports?lang=en',
        syssource: 'qa-document-service-index',
        orderingid: 1625136527999,
        syssize: 1468,
        sysdate: 1625136545000,
        haslayout: '1',
        topparent: '29274137',
        label_version: '2.0',
        language_code: 'en',
        z95xpath: [
          '110d559fdea542ea9c1c8a5df7e70ef9',
          'ef82176369c34c2388bffd3138cd26f8',
        ],
        systopparentid: 29274137,
        navigationhierarchiescategories: ['IoT'],
        content_description:
          'This book describes the functionality of the components in the Arm CoreLink AHB Cache . It also provides the programming information and the signal descriptions.',
        source: 'qa-document-service-index',
        navigationhierarchiesnames: ['NoMatchingHierarchies'],
        document_revision: '0002-01',
        body_content:
          'Configuration input ports There are several configuration signals that you must use to configure AHB Cache behavior. For more information about the configuration input ports, see the Arm\\u00AE CoreLink\\u2122 AHB Cache Configuration and Integration Manual. Table 1. Configuration input ports Name Direction Connection Description apb_violation_resp Input CPU or tie-off The AHB Cache uses this signal to respond with an error to illegal operations on the APB interface. Illegal operations on the APB interface include: Writing with no full write strobe Accessing non-word aligned addresses Instruction accesses Non-privileged accesses ahb_violation_resp Input CPU or tie-off The AHB Cache uses this signal to control whether illegal access attempts to the cached data are responded with a bus error or silently ignored. Illegal accesses currently only include data type reads into XOM cached memory. The signal has no effect on responses that are returned from the downstream interface. Note Only present when XOM=ON. power_on_enable Input CPU or tie-off This signal enables the cache automatically after powerup. dis_pwr_down_maint Input CPU, power controller, or tie-off This signal turns off powerdown maintenance. dis_cache_en_maint Input CPU, power controller, or tie-off This signal turns off cache enable maintenance. dis_cache_dis_maint Input CPU, power controller, or tie-off This signal turns off cache disable maintenance.',
        collection: 'default',
        syssourcetype: 'Push',
        indexeddate: 1625136545000,
        filetype: 'html',
        sysclickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Signal-descriptions/Configuration-input-ports?lang=en',
        templateid: 'f322b88bf5e04c4abe6274e9375c2ff6',
        sysfiletype: 'html',
        path: '/ARMDC28JEZ1/0002/Signal-descriptions/Configuration-input-ports?lang=en',
        modified: 1625136476000,
        latest_version: 'true',
        language: ['English'],
        sysrowid: 1625136531743273575,
        uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Signal-descriptions/Configuration-input-ports',
        syscollection: 'default',
      },
      Title: 'Configuration input ports',
      Uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Signal-descriptions/Configuration-input-ports',
      PrintableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Signal-descriptions/Configuration-input-ports',
      ClickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Signal-descriptions/Configuration-input-ports?lang=en',
      UniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Signal-descriptions/Configuration-input-ports',
      Excerpt:
        'Configuration input ports There are several configuration signals that you must use to ... For more information about the configuration input ports, see the Arm\\u00AE CoreLink\\ ... Table 1.',
      FirstSentences: null,
    },
    {
      title: 'Interrupts',
      uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Interfaces/Interrupts',
      printableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Interfaces/Interrupts',
      clickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Interfaces/Interrupts?lang=en',
      uniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Interfaces/Interrupts',
      excerpt:
        'Interrupts The AHB Cache has two interrupt signals: one for Secure and one for Non-secure ... The AHB Cache can generate interrupts for the following events: Maintenance finished ... Table 1.',
      firstSentences: null,
      summary: null,
      flags: 'IsAttachment;HasHtmlVersion;SkipSentencesScoring',
      hasHtmlVersion: true,
      hasMobileHtmlVersion: false,
      score: 9568,
      percentScore: 100.0,
      rankingInfo: null,
      rating: 0.0,
      isTopResult: false,
      isRecommendation: false,
      isUserActionView: false,
      titleHighlights: [],
      firstSentencesHighlights: [],
      excerptHighlights: [],
      printableUriHighlights: [],
      summaryHighlights: [],
      parentResult: null,
      childResults: [],
      totalNumberOfChildResults: 0,
      absentTerms: [],
      raw: {
        systitle: 'Interrupts ',
        document_number: 'ARMDC28JEZ1',
        document_version: '0002',
        content_type: 'technicalReferenceManual',
        systopparent: '29274137',
        sysurihash: 'VYxxj7RJFO0lxOcc',
        urihash: 'VYxxj7RJFO0lxOcc',
        sysuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Interfaces/Interrupts',
        systransactionid: 664549,
        is_confidential: 0,
        z95xtemplatename: 'Document',
        validityscore: 1.0,
        published: 1625097600000,
        topparentid: 29274137,
        z95xtemplate: 'f322b88bf5e04c4abe6274e9375c2ff6',
        created: 1625136476000,
        sysconcepts:
          'AHB Cache ; Access violations ; signals ; Non-secure ; Secure ; masters ; request ; maintenance ; Programmers model ; statistics counters ; NSECIRQINFO2',
        navigationhierarchies: ['NoMatchingHierarchies'],
        attachmentparentid: 29274137,
        parentitem: '60dd9d5cfc902f3f580e7b0e',
        concepts:
          'AHB Cache ; Access violations ; signals ; Non-secure ; Secure ; masters ; request ; maintenance ; Programmers model ; statistics counters ; NSECIRQINFO2',
        documenttype: 'html',
        isattachment: '29274137',
        sysindexeddate: 1625136546000,
        syslanguage: ['English'],
        docshuburi: 'https://test-sitecore.developer.arm.com/documentation',
        itemid: '60dd9d5ffc902f3f580e7b2b',
        transactionid: 664549,
        title: 'Interrupts ',
        products: ['Corelink AHB Cache'],
        date: 1625136546000,
        confidentiality: 'Non-Confidential',
        document_id: 'ARMDC28JEZ1:0002:en',
        is_topic: 1,
        navigationhierarchiesaudience: ['SoC Designers', 'Hardware Engineers'],
        audience: ['socDesigners', 'hardwareEngineers'],
        product_quality: 'REL',
        sourcetype: 'Push',
        rowid: 1625136532704753743,
        sysisattachment: '29274137',
        navigationhierarchiescontenttype: 'Technical Reference Manual',
        sysattachmentparentid: 29274137,
        size: 1219,
        sysdocumenttype: 'html',
        clickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Interfaces/Interrupts?lang=en',
        syssource: 'qa-document-service-index',
        orderingid: 1625136528172,
        syssize: 1219,
        sysdate: 1625136546000,
        haslayout: '1',
        topparent: '29274137',
        label_version: '2.0',
        language_code: 'en',
        z95xpath: [
          '110d559fdea542ea9c1c8a5df7e70ef9',
          'ef82176369c34c2388bffd3138cd26f8',
        ],
        systopparentid: 29274137,
        navigationhierarchiescategories: ['IoT'],
        content_description:
          'This book describes the functionality of the components in the Arm CoreLink AHB Cache . It also provides the programming information and the signal descriptions.',
        source: 'qa-document-service-index',
        navigationhierarchiesnames: ['NoMatchingHierarchies'],
        document_revision: '0002-01',
        body_content:
          'Interrupts The AHB Cache has two interrupt signals: one for Secure and one for Non-secure interrupt sources. The AHB Cache can generate interrupts for the following events: Maintenance finished A maintenance request being ignored Interface errors on the AHB Master interface Saturation of the statistics counters. The AHB Cache being either enabled or disabled Access violations Note Access violations can be triggered by bus masters that are able to generate speculative accesses. The following table lists the interrupt signals used by the AHB Cache. Table 1. Interrupt signals Signal Description sec_irq Secure interrupt nseq_irq Non-secure interrupt Each interrupt has a set of associated registers. If an interrupt source is not enabled, its status register is still set as normal, but it does not contribute to the interrupt signal. Two associated information registers help diagnose the source of the interrupt generated by a transfer error. For interrupt register descriptions, see from section SECIRQSTAT, Secure interrupt request status register to section NSECIRQINFO2, Non-secure transfer error information register 2 of the Programmers model. Related reference System interface signals',
        collection: 'default',
        syssourcetype: 'Push',
        indexeddate: 1625136546000,
        filetype: 'html',
        sysclickableuri:
          'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Interfaces/Interrupts?lang=en',
        templateid: 'f322b88bf5e04c4abe6274e9375c2ff6',
        sysfiletype: 'html',
        path: '/ARMDC28JEZ1/0002/Interfaces/Interrupts?lang=en',
        modified: 1625136476000,
        latest_version: 'true',
        language: ['English'],
        sysrowid: 1625136532704753743,
        uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Interfaces/Interrupts',
        syscollection: 'default',
      },
      Title: 'Interrupts',
      Uri: 'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Interfaces/Interrupts',
      PrintableUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Interfaces/Interrupts',
      ClickUri:
        'https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/Interfaces/Interrupts?lang=en',
      UniqueId:
        '42.31095$https://test-sitecore.developer.arm.com/documentation/ARMDC28JEZ1/0002/en/Interfaces/Interrupts',
      Excerpt:
        'Interrupts The AHB Cache has two interrupt signals: one for Secure and one for Non-secure ... The AHB Cache can generate interrupts for the following events: Maintenance finished ... Table 1.',
      FirstSentences: null,
    },
  ],
};
