// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module keygen_make_fg_step_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        vla18_address0,
        vla18_ce0,
        vla18_we0,
        vla18_d0,
        vla18_q0,
        vla18_address1,
        vla18_ce1,
        vla18_we1,
        vla18_d1,
        vla18_q1,
        data,
        logn,
        depth,
        in_ntt,
        out_ntt,
        grp_modp_montymul_fu_255_p_din1,
        grp_modp_montymul_fu_255_p_din2,
        grp_modp_montymul_fu_255_p_din3,
        grp_modp_montymul_fu_255_p_din4,
        grp_modp_montymul_fu_255_p_dout0,
        grp_modp_montymul_fu_255_p_ready,
        grp_modp_montymul_fu_265_p_din1,
        grp_modp_montymul_fu_265_p_din2,
        grp_modp_montymul_fu_265_p_din3,
        grp_modp_montymul_fu_265_p_din4,
        grp_modp_montymul_fu_265_p_dout0,
        grp_modp_montymul_fu_265_p_ready
);

parameter    ap_ST_fsm_state1 = 60'd1;
parameter    ap_ST_fsm_state2 = 60'd2;
parameter    ap_ST_fsm_state3 = 60'd4;
parameter    ap_ST_fsm_state4 = 60'd8;
parameter    ap_ST_fsm_state5 = 60'd16;
parameter    ap_ST_fsm_state6 = 60'd32;
parameter    ap_ST_fsm_state7 = 60'd64;
parameter    ap_ST_fsm_state8 = 60'd128;
parameter    ap_ST_fsm_state9 = 60'd256;
parameter    ap_ST_fsm_state10 = 60'd512;
parameter    ap_ST_fsm_state11 = 60'd1024;
parameter    ap_ST_fsm_state12 = 60'd2048;
parameter    ap_ST_fsm_state13 = 60'd4096;
parameter    ap_ST_fsm_state14 = 60'd8192;
parameter    ap_ST_fsm_state15 = 60'd16384;
parameter    ap_ST_fsm_state16 = 60'd32768;
parameter    ap_ST_fsm_state17 = 60'd65536;
parameter    ap_ST_fsm_state18 = 60'd131072;
parameter    ap_ST_fsm_state19 = 60'd262144;
parameter    ap_ST_fsm_state20 = 60'd524288;
parameter    ap_ST_fsm_state21 = 60'd1048576;
parameter    ap_ST_fsm_state22 = 60'd2097152;
parameter    ap_ST_fsm_state23 = 60'd4194304;
parameter    ap_ST_fsm_state24 = 60'd8388608;
parameter    ap_ST_fsm_state25 = 60'd16777216;
parameter    ap_ST_fsm_state26 = 60'd33554432;
parameter    ap_ST_fsm_state27 = 60'd67108864;
parameter    ap_ST_fsm_state28 = 60'd134217728;
parameter    ap_ST_fsm_state29 = 60'd268435456;
parameter    ap_ST_fsm_state30 = 60'd536870912;
parameter    ap_ST_fsm_state31 = 60'd1073741824;
parameter    ap_ST_fsm_state32 = 60'd2147483648;
parameter    ap_ST_fsm_state33 = 60'd4294967296;
parameter    ap_ST_fsm_state34 = 60'd8589934592;
parameter    ap_ST_fsm_state35 = 60'd17179869184;
parameter    ap_ST_fsm_state36 = 60'd34359738368;
parameter    ap_ST_fsm_state37 = 60'd68719476736;
parameter    ap_ST_fsm_state38 = 60'd137438953472;
parameter    ap_ST_fsm_state39 = 60'd274877906944;
parameter    ap_ST_fsm_state40 = 60'd549755813888;
parameter    ap_ST_fsm_state41 = 60'd1099511627776;
parameter    ap_ST_fsm_state42 = 60'd2199023255552;
parameter    ap_ST_fsm_state43 = 60'd4398046511104;
parameter    ap_ST_fsm_state44 = 60'd8796093022208;
parameter    ap_ST_fsm_state45 = 60'd17592186044416;
parameter    ap_ST_fsm_state46 = 60'd35184372088832;
parameter    ap_ST_fsm_state47 = 60'd70368744177664;
parameter    ap_ST_fsm_state48 = 60'd140737488355328;
parameter    ap_ST_fsm_state49 = 60'd281474976710656;
parameter    ap_ST_fsm_state50 = 60'd562949953421312;
parameter    ap_ST_fsm_state51 = 60'd1125899906842624;
parameter    ap_ST_fsm_state52 = 60'd2251799813685248;
parameter    ap_ST_fsm_state53 = 60'd4503599627370496;
parameter    ap_ST_fsm_state54 = 60'd9007199254740992;
parameter    ap_ST_fsm_state55 = 60'd18014398509481984;
parameter    ap_ST_fsm_state56 = 60'd36028797018963968;
parameter    ap_ST_fsm_state57 = 60'd72057594037927936;
parameter    ap_ST_fsm_state58 = 60'd144115188075855872;
parameter    ap_ST_fsm_state59 = 60'd288230376151711744;
parameter    ap_ST_fsm_state60 = 60'd576460752303423488;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [12:0] vla18_address0;
output   vla18_ce0;
output  [3:0] vla18_we0;
output  [31:0] vla18_d0;
input  [31:0] vla18_q0;
output  [12:0] vla18_address1;
output   vla18_ce1;
output  [3:0] vla18_we1;
output  [31:0] vla18_d1;
input  [31:0] vla18_q1;
input  [63:0] data;
input  [31:0] logn;
input  [3:0] depth;
input  [0:0] in_ntt;
input  [0:0] out_ntt;
output  [31:0] grp_modp_montymul_fu_255_p_din1;
output  [31:0] grp_modp_montymul_fu_255_p_din2;
output  [31:0] grp_modp_montymul_fu_255_p_din3;
output  [31:0] grp_modp_montymul_fu_255_p_din4;
input  [31:0] grp_modp_montymul_fu_255_p_dout0;
input   grp_modp_montymul_fu_255_p_ready;
output  [31:0] grp_modp_montymul_fu_265_p_din1;
output  [31:0] grp_modp_montymul_fu_265_p_din2;
output  [31:0] grp_modp_montymul_fu_265_p_din3;
output  [31:0] grp_modp_montymul_fu_265_p_din4;
input  [31:0] grp_modp_montymul_fu_265_p_dout0;
input   grp_modp_montymul_fu_265_p_ready;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[12:0] vla18_address0;
reg vla18_ce0;
reg[3:0] vla18_we0;
reg[31:0] vla18_d0;
reg[12:0] vla18_address1;
reg vla18_ce1;
reg[3:0] vla18_we1;
reg[31:0] vla18_d1;

(* fsm_encoding = "none" *) reg   [59:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [3:0] MAX_BL_SMALL_address0;
reg    MAX_BL_SMALL_ce0;
wire   [7:0] MAX_BL_SMALL_q0;
wire   [3:0] MAX_BL_SMALL_address1;
reg    MAX_BL_SMALL_ce1;
wire   [7:0] MAX_BL_SMALL_q1;
reg   [9:0] PRIMES_p_address0;
reg    PRIMES_p_ce0;
wire  signed [24:0] PRIMES_p_q0;
reg   [9:0] PRIMES_g_address0;
reg    PRIMES_g_ce0;
wire   [30:0] PRIMES_g_q0;
reg   [24:0] reg_881;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state34;
reg   [30:0] reg_888;
wire    ap_CS_fsm_state40;
reg   [31:0] reg_893;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state16;
wire    ap_CS_fsm_state35;
wire    ap_CS_fsm_state48;
reg   [31:0] reg_899;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state23;
wire    ap_CS_fsm_state36;
wire    ap_CS_fsm_state56;
wire   [0:0] out_ntt_read_read_fu_200_p2;
wire    ap_CS_fsm_state2;
wire   [14:0] empty_fu_922_p1;
reg   [14:0] empty_reg_3383;
wire   [63:0] n_fu_930_p2;
reg   [63:0] n_reg_3417;
reg   [62:0] trunc_ln_reg_3426;
reg   [7:0] u_204_reg_3434;
wire   [63:0] zext_ln1510_fu_956_p1;
reg   [63:0] zext_ln1510_reg_3442;
wire   [8:0] zext_ln1510_1_fu_960_p1;
reg   [8:0] zext_ln1510_1_reg_3450;
reg   [7:0] tlen_reg_3457;
wire   [63:0] zext_ln2840_fu_964_p1;
reg   [63:0] zext_ln2840_reg_3462;
wire   [8:0] zext_ln2840_1_fu_968_p1;
reg   [8:0] zext_ln2840_1_reg_3470;
wire   [12:0] trunc_ln2858_fu_982_p1;
reg   [12:0] trunc_ln2858_reg_3475;
wire   [14:0] add_ln2841_fu_1012_p2;
reg   [14:0] add_ln2841_reg_3481;
wire   [61:0] shl_ln2859_2_fu_1024_p3;
reg   [61:0] shl_ln2859_2_reg_3488;
wire   [12:0] trunc_ln2859_1_fu_1032_p3;
reg   [12:0] trunc_ln2859_1_reg_3493;
wire   [61:0] add_ln2859_fu_1048_p2;
reg   [61:0] add_ln2859_reg_3499;
wire   [12:0] add_ln2859_1_fu_1054_p2;
reg   [12:0] add_ln2859_1_reg_3504;
wire   [14:0] x_61_fu_1068_p2;
reg   [14:0] x_61_reg_3510;
wire   [14:0] gm_fu_1088_p2;
reg   [14:0] gm_reg_3515;
wire   [14:0] igm_fu_1112_p2;
reg   [14:0] igm_reg_3522;
wire   [12:0] add_ln2862_fu_1118_p2;
reg   [12:0] add_ln2862_reg_3528;
wire   [14:0] t1_fu_1132_p2;
reg   [14:0] t1_reg_3544;
wire   [63:0] shl_ln2863_fu_1142_p2;
reg   [63:0] shl_ln2863_reg_3549;
wire   [0:0] compare_src_dst_fu_1148_p2;
reg   [0:0] compare_src_dst_reg_3554;
wire   [0:0] compare_n_to_0_fu_1154_p2;
reg   [0:0] compare_n_to_0_reg_3558;
wire   [1:0] empty_347_fu_1160_p1;
reg   [1:0] empty_347_reg_3569;
wire   [1:0] tmp1_fu_1173_p2;
reg   [1:0] tmp1_reg_3581;
wire    ap_CS_fsm_state3;
wire   [1:0] empty_351_fu_1215_p2;
reg   [1:0] empty_351_reg_3591;
reg   [12:0] tmp_169_reg_3597;
wire   [63:0] index_increment_fu_1235_p2;
reg   [63:0] index_increment_reg_3602;
wire   [0:0] empty_357_fu_1241_p2;
reg   [0:0] empty_357_reg_3607;
wire   [31:0] sub_fu_1358_p2;
reg   [31:0] sub_reg_3621;
wire    ap_CS_fsm_state4;
wire   [0:0] empty_346_fu_1347_p2;
wire    ap_CS_fsm_state5;
wire   [1:0] empty_340_fu_1405_p2;
reg   [1:0] empty_340_reg_3634;
reg   [12:0] tmp_166_reg_3640;
wire   [12:0] zext_ln2869_1_fu_1434_p1;
reg   [12:0] zext_ln2869_1_reg_3648;
wire    ap_CS_fsm_state6;
wire   [7:0] u_211_fu_1443_p2;
reg   [7:0] u_211_reg_3659;
wire   [0:0] icmp_ln2869_fu_1438_p2;
wire   [23:0] trunc_ln2871_fu_1453_p1;
reg   [23:0] trunc_ln2871_reg_3681;
wire  signed [30:0] sext_ln2871_fu_1457_p1;
reg  signed [30:0] sext_ln2871_reg_3686;
wire  signed [30:0] y_61_fu_1483_p2;
reg  signed [30:0] y_61_reg_3694;
wire   [30:0] p0i_fu_1538_p2;
reg   [30:0] p0i_reg_3700;
wire    ap_CS_fsm_state8;
wire   [31:0] zext_ln2871_fu_1544_p1;
reg   [31:0] zext_ln2871_reg_3708;
wire   [31:0] zext_ln2871_1_fu_1548_p1;
reg   [31:0] zext_ln2871_1_reg_3714;
wire   [12:0] add_ln2872_fu_1613_p2;
reg   [12:0] add_ln2872_reg_3720;
wire   [63:0] v_39_fu_1622_p2;
reg   [63:0] v_39_reg_3729;
wire    ap_CS_fsm_state11;
wire   [0:0] icmp_ln2880_fu_1617_p2;
wire   [12:0] trunc_ln2881_fu_1665_p1;
reg   [12:0] trunc_ln2881_reg_3739;
wire   [63:0] add_ln2880_2_fu_1669_p2;
reg   [63:0] add_ln2880_2_reg_3744;
wire   [14:0] x_62_fu_1739_p2;
reg   [14:0] x_62_reg_3749;
wire    ap_CS_fsm_state13;
wire   [31:0] zext_ln757_12_fu_1760_p1;
reg   [31:0] zext_ln757_12_reg_3754;
wire   [14:0] x_45_fu_1775_p2;
reg   [14:0] x_45_reg_3760;
wire    ap_CS_fsm_state14;
wire   [62:0] v_41_fu_1785_p2;
reg   [62:0] v_41_reg_3768;
wire    ap_CS_fsm_state15;
wire   [12:0] trunc_ln2872_1_fu_1791_p1;
reg   [12:0] trunc_ln2872_1_reg_3773;
wire   [0:0] icmp_ln2886_fu_1780_p2;
wire   [63:0] add_ln2886_1_fu_1879_p2;
reg   [63:0] add_ln2886_1_reg_3788;
wire   [12:0] add_ln2872_5_fu_1916_p2;
reg   [12:0] add_ln2872_5_reg_3793;
wire    ap_CS_fsm_state18;
wire   [63:0] v_47_fu_1925_p2;
reg   [63:0] v_47_reg_3802;
wire    ap_CS_fsm_state19;
wire   [0:0] icmp_ln2898_fu_1920_p2;
wire   [12:0] trunc_ln2899_fu_1968_p1;
reg   [12:0] trunc_ln2899_reg_3812;
wire   [63:0] add_ln2898_2_fu_1972_p2;
reg   [63:0] add_ln2898_2_reg_3817;
wire   [14:0] x_63_fu_1984_p2;
reg   [14:0] x_63_reg_3822;
wire   [12:0] add_ln2872_9_fu_2021_p2;
reg   [12:0] add_ln2872_9_reg_3827;
wire    ap_CS_fsm_state21;
wire   [14:0] x_58_fu_2033_p2;
reg   [14:0] x_58_reg_3832;
wire   [62:0] v_51_fu_2043_p2;
reg   [62:0] v_51_reg_3840;
wire    ap_CS_fsm_state22;
wire   [12:0] add_ln2872_8_fu_2053_p2;
reg   [12:0] add_ln2872_8_reg_3845;
wire   [0:0] icmp_ln2904_fu_2038_p2;
wire   [63:0] add_ln2904_1_fu_2142_p2;
reg   [63:0] add_ln2904_1_reg_3860;
wire   [7:0] u_133_fu_2178_p2;
reg   [7:0] u_133_reg_3865;
wire    ap_CS_fsm_state32;
wire   [31:0] x_assign_95_cast_fu_2183_p1;
reg   [31:0] x_assign_95_cast_reg_3870;
wire   [61:0] x_assign_cast26_fu_2187_p1;
reg   [61:0] x_assign_cast26_reg_3875;
wire   [8:0] zext_ln1510_2_fu_2190_p1;
reg   [8:0] zext_ln1510_2_reg_3881;
wire   [12:0] zext_ln2932_fu_2194_p1;
reg   [12:0] zext_ln2932_reg_3887;
wire   [63:0] zext_ln2932_1_fu_2201_p1;
reg   [63:0] zext_ln2932_1_reg_3896;
wire    ap_CS_fsm_state33;
wire   [12:0] zext_ln2932_2_fu_2206_p1;
reg   [12:0] zext_ln2932_2_reg_3901;
wire   [0:0] icmp_ln2932_fu_2210_p2;
wire  signed [30:0] sext_ln1507_fu_2219_p1;
reg  signed [30:0] sext_ln1507_reg_3915;
wire  signed [30:0] y_68_fu_2263_p2;
reg  signed [30:0] y_68_reg_3922;
wire   [31:0] zext_ln1507_fu_2269_p1;
reg   [31:0] zext_ln1507_reg_3928;
wire   [30:0] p0i_4_fu_2305_p2;
reg   [30:0] p0i_4_reg_3937;
wire   [31:0] zext_ln1507_1_fu_2311_p1;
reg   [31:0] zext_ln1507_1_reg_3944;
wire   [31:0] z_110_fu_2316_p2;
reg   [31:0] z_110_reg_3950;
wire   [31:0] zext_ln757_11_fu_2414_p1;
reg   [31:0] zext_ln757_11_reg_3955;
wire    ap_CS_fsm_state37;
wire   [31:0] i_15_fu_2433_p2;
reg   [31:0] i_15_reg_3965;
wire    ap_CS_fsm_state38;
wire   [0:0] icmp_ln779_fu_2428_p2;
wire   [0:0] icmp_ln781_fu_2444_p2;
reg   [31:0] r_reg_3978;
wire   [63:0] v_45_fu_2455_p2;
reg   [63:0] v_45_reg_3991;
wire    ap_CS_fsm_state42;
wire   [12:0] trunc_ln2935_fu_2461_p1;
reg   [12:0] trunc_ln2935_reg_3996;
wire   [0:0] icmp_ln2943_fu_2450_p2;
wire    ap_CS_fsm_state43;
wire   [8:0] u_207_fu_2507_p2;
reg   [8:0] u_207_reg_4006;
wire   [0:0] icmp_ln1520_fu_2513_p2;
reg   [0:0] icmp_ln1520_reg_4011;
wire   [31:0] x_64_fu_2596_p2;
reg   [31:0] x_64_reg_4015;
wire    ap_CS_fsm_state44;
wire   [12:0] trunc_ln2944_fu_2639_p1;
reg   [12:0] trunc_ln2944_reg_4026;
wire   [63:0] add_ln2943_1_fu_2643_p2;
reg   [63:0] add_ln2943_1_reg_4031;
wire   [61:0] add_ln2943_fu_2648_p2;
reg   [61:0] add_ln2943_reg_4036;
wire   [14:0] x_46_fu_2758_p2;
reg   [14:0] x_46_reg_4041;
wire    ap_CS_fsm_state46;
wire   [62:0] v_43_fu_2768_p2;
reg   [62:0] v_43_reg_4049;
wire    ap_CS_fsm_state47;
wire   [12:0] trunc_ln2935_1_fu_2774_p1;
reg   [12:0] trunc_ln2935_1_reg_4054;
wire   [0:0] icmp_ln2947_fu_2763_p2;
wire   [63:0] add_ln2947_1_fu_2862_p2;
reg   [63:0] add_ln2947_1_reg_4069;
wire   [12:0] add_ln2935_fu_2867_p2;
reg   [12:0] add_ln2935_reg_4074;
wire   [63:0] v_50_fu_2903_p2;
reg   [63:0] v_50_reg_4082;
wire    ap_CS_fsm_state50;
wire   [12:0] trunc_ln2935_2_fu_2909_p1;
reg   [12:0] trunc_ln2935_2_reg_4087;
wire   [0:0] icmp_ln2956_fu_2898_p2;
wire   [12:0] add_ln2935_3_fu_2913_p2;
reg   [12:0] add_ln2935_3_reg_4092;
wire    ap_CS_fsm_state51;
wire   [8:0] u_209_fu_2959_p2;
reg   [8:0] u_209_reg_4103;
wire   [0:0] icmp_ln1520_1_fu_2965_p2;
reg   [0:0] icmp_ln1520_1_reg_4108;
wire   [31:0] x_65_fu_3048_p2;
reg   [31:0] x_65_reg_4112;
wire    ap_CS_fsm_state52;
reg   [12:0] lshr_ln80_reg_4123;
wire   [63:0] add_ln2956_1_fu_3123_p2;
reg   [63:0] add_ln2956_1_reg_4128;
wire   [61:0] add_ln2956_fu_3128_p2;
reg   [61:0] add_ln2956_reg_4133;
wire   [14:0] x_55_fu_3206_p2;
reg   [14:0] x_55_reg_4138;
wire    ap_CS_fsm_state54;
wire   [62:0] v_49_fu_3216_p2;
reg   [62:0] v_49_reg_4146;
wire    ap_CS_fsm_state55;
wire   [0:0] icmp_ln2961_fu_3211_p2;
reg   [12:0] lshr_ln79_reg_4161;
wire   [63:0] add_ln2961_1_fu_3338_p2;
reg   [63:0] add_ln2961_1_reg_4166;
wire    grp_zint_rebuild_CRT_1_fu_780_ap_start;
wire    grp_zint_rebuild_CRT_1_fu_780_ap_done;
wire    grp_zint_rebuild_CRT_1_fu_780_ap_idle;
wire    grp_zint_rebuild_CRT_1_fu_780_ap_ready;
wire   [12:0] grp_zint_rebuild_CRT_1_fu_780_vla18_address0;
wire    grp_zint_rebuild_CRT_1_fu_780_vla18_ce0;
wire   [3:0] grp_zint_rebuild_CRT_1_fu_780_vla18_we0;
wire   [31:0] grp_zint_rebuild_CRT_1_fu_780_vla18_d0;
wire   [12:0] grp_zint_rebuild_CRT_1_fu_780_vla18_address1;
wire    grp_zint_rebuild_CRT_1_fu_780_vla18_ce1;
wire   [3:0] grp_zint_rebuild_CRT_1_fu_780_vla18_we1;
wire   [31:0] grp_zint_rebuild_CRT_1_fu_780_vla18_d1;
reg   [14:0] grp_zint_rebuild_CRT_1_fu_780_xx;
reg   [31:0] grp_modp_montymul_fu_797_a;
reg   [31:0] grp_modp_montymul_fu_797_b;
reg   [31:0] grp_modp_montymul_fu_797_p;
reg   [31:0] grp_modp_montymul_fu_797_p0i;
reg   [31:0] grp_modp_montymul_fu_805_a;
reg   [31:0] grp_modp_montymul_fu_805_b;
reg   [31:0] grp_modp_montymul_fu_805_p;
reg   [31:0] grp_modp_montymul_fu_805_p0i;
wire    grp_modp_mkgm2_1_fu_826_ap_start;
wire    grp_modp_mkgm2_1_fu_826_ap_done;
wire    grp_modp_mkgm2_1_fu_826_ap_idle;
wire    grp_modp_mkgm2_1_fu_826_ap_ready;
wire   [12:0] grp_modp_mkgm2_1_fu_826_vla18_address0;
wire    grp_modp_mkgm2_1_fu_826_vla18_ce0;
wire   [3:0] grp_modp_mkgm2_1_fu_826_vla18_we0;
wire   [31:0] grp_modp_mkgm2_1_fu_826_vla18_d0;
reg   [30:0] grp_modp_mkgm2_1_fu_826_p0i;
wire    grp_modp_NTT2_ext_1_fu_841_ap_start;
wire    grp_modp_NTT2_ext_1_fu_841_ap_done;
wire    grp_modp_NTT2_ext_1_fu_841_ap_idle;
wire    grp_modp_NTT2_ext_1_fu_841_ap_ready;
wire   [12:0] grp_modp_NTT2_ext_1_fu_841_vla18_address0;
wire    grp_modp_NTT2_ext_1_fu_841_vla18_ce0;
wire   [3:0] grp_modp_NTT2_ext_1_fu_841_vla18_we0;
wire   [31:0] grp_modp_NTT2_ext_1_fu_841_vla18_d0;
wire   [12:0] grp_modp_NTT2_ext_1_fu_841_vla18_address1;
wire    grp_modp_NTT2_ext_1_fu_841_vla18_ce1;
wire   [3:0] grp_modp_NTT2_ext_1_fu_841_vla18_we1;
wire   [31:0] grp_modp_NTT2_ext_1_fu_841_vla18_d1;
reg   [30:0] grp_modp_NTT2_ext_1_fu_841_p0i;
wire    grp_modp_iNTT2_ext_1_fu_854_ap_start;
wire    grp_modp_iNTT2_ext_1_fu_854_ap_done;
wire    grp_modp_iNTT2_ext_1_fu_854_ap_idle;
wire    grp_modp_iNTT2_ext_1_fu_854_ap_ready;
wire   [12:0] grp_modp_iNTT2_ext_1_fu_854_vla18_address0;
wire    grp_modp_iNTT2_ext_1_fu_854_vla18_ce0;
wire   [3:0] grp_modp_iNTT2_ext_1_fu_854_vla18_we0;
wire   [31:0] grp_modp_iNTT2_ext_1_fu_854_vla18_d0;
wire   [12:0] grp_modp_iNTT2_ext_1_fu_854_vla18_address1;
wire    grp_modp_iNTT2_ext_1_fu_854_vla18_ce1;
wire   [3:0] grp_modp_iNTT2_ext_1_fu_854_vla18_we1;
wire   [31:0] grp_modp_iNTT2_ext_1_fu_854_vla18_d1;
reg   [14:0] grp_modp_iNTT2_ext_1_fu_854_a;
reg   [8:0] grp_modp_iNTT2_ext_1_fu_854_stride;
reg   [31:0] grp_modp_iNTT2_ext_1_fu_854_logn;
reg   [30:0] grp_modp_iNTT2_ext_1_fu_854_p0i;
reg   [63:0] v_reg_498;
wire    ap_CS_fsm_state12;
reg   [63:0] idx_reg_509;
reg   [62:0] v_38_reg_520;
reg    ap_block_state14_on_subcall_done;
wire    ap_CS_fsm_state17;
reg   [63:0] idx177_reg_531;
reg   [63:0] v_42_reg_542;
reg    ap_block_state18_on_subcall_done;
wire    ap_CS_fsm_state20;
reg   [63:0] idx179_reg_553;
reg   [62:0] v_48_reg_564;
reg    ap_block_state21_on_subcall_done;
wire    ap_CS_fsm_state24;
reg   [63:0] idx181_reg_575;
reg   [31:0] i_reg_586;
wire    ap_CS_fsm_state39;
reg   [31:0] r_16_reg_597;
reg   [31:0] z_126_reg_606;
reg   [31:0] z_105_reg_616;
reg   [61:0] indvars_iv62_reg_628;
wire    ap_CS_fsm_state45;
wire    ap_CS_fsm_state41;
reg   [63:0] v_37_reg_638;
reg   [63:0] idx183_reg_650;
reg  signed [8:0] u_reg_662;
reg   [31:0] x_32_reg_671;
reg   [62:0] v_40_reg_682;
wire    ap_CS_fsm_state49;
reg   [63:0] idx185_reg_693;
reg   [61:0] indvars_iv_reg_704;
wire    ap_CS_fsm_state53;
reg   [63:0] v_44_reg_714;
reg   [63:0] idx187_reg_726;
reg  signed [8:0] u_208_reg_738;
reg   [31:0] x_39_reg_747;
reg   [62:0] v_46_reg_758;
wire    ap_CS_fsm_state57;
reg   [63:0] idx189_reg_769;
reg    grp_zint_rebuild_CRT_1_fu_780_ap_start_reg;
wire    ap_CS_fsm_state31;
wire    ap_CS_fsm_state30;
wire   [31:0] z_fu_1605_p2;
wire   [31:0] z_113_fu_2364_p2;
reg    grp_modp_mkgm2_1_fu_826_ap_start_reg;
reg    grp_modp_NTT2_ext_1_fu_841_ap_start_reg;
reg    grp_modp_iNTT2_ext_1_fu_854_ap_start_reg;
wire    ap_CS_fsm_state26;
wire    ap_CS_fsm_state28;
wire    ap_CS_fsm_state59;
wire    ap_CS_fsm_state25;
wire    ap_CS_fsm_state27;
wire    ap_CS_fsm_state29;
wire    ap_CS_fsm_state58;
wire    ap_CS_fsm_state60;
wire   [63:0] zext_ln2849_fu_906_p1;
wire   [63:0] zext_ln2850_fu_917_p1;
wire   [63:0] p_cast9_cast_fu_1210_p1;
wire   [63:0] p_cast12_cast_fu_1288_p1;
wire   [63:0] p_cast7_cast_fu_1343_p1;
wire   [63:0] p_cast4_cast_fu_1400_p1;
wire   [63:0] zext_ln2869_fu_1428_p1;
wire   [63:0] zext_ln2881_fu_1660_p1;
wire   [63:0] zext_ln2881_1_fu_1701_p1;
wire   [63:0] zext_ln2889_fu_1835_p1;
wire   [63:0] zext_ln2890_fu_1874_p1;
wire   [63:0] zext_ln2891_fu_1911_p1;
wire   [63:0] zext_ln2899_fu_1963_p1;
wire   [63:0] zext_ln2899_1_fu_2016_p1;
wire   [63:0] zext_ln2907_fu_2098_p1;
wire   [63:0] zext_ln2908_fu_2137_p1;
wire   [63:0] zext_ln2909_fu_2169_p1;
wire   [63:0] zext_ln1524_fu_2502_p1;
wire   [63:0] zext_ln1544_fu_2634_p1;
wire   [63:0] zext_ln2944_fu_2742_p1;
wire   [63:0] zext_ln2951_fu_2818_p1;
wire   [63:0] zext_ln2952_fu_2857_p1;
wire   [63:0] zext_ln2953_fu_2893_p1;
wire   [63:0] zext_ln1524_1_fu_2954_p1;
wire   [63:0] zext_ln1544_5_fu_3086_p1;
wire   [63:0] zext_ln2958_fu_3195_p1;
wire   [63:0] zext_ln2965_fu_3284_p1;
wire   [63:0] zext_ln2966_fu_3323_p1;
wire   [63:0] zext_ln2967_fu_3343_p1;
reg   [63:0] index_ptr53_fu_178;
reg   [63:0] empty_335_fu_182;
wire   [63:0] index_ptr_fu_1296_p2;
reg   [7:0] u_134_fu_186;
reg    ap_block_state29_on_subcall_done;
reg   [7:0] u_135_fu_190;
wire   [7:0] u_210_fu_3347_p2;
reg    ap_block_state60_on_subcall_done;
wire   [31:0] empty_356_fu_1281_p2;
wire   [3:0] empty_355_fu_1274_p2;
wire   [31:0] empty_345_fu_1336_p2;
wire   [3:0] empty_344_fu_1329_p2;
wire   [31:0] z_121_fu_2708_p2;
wire   [31:0] z_123_fu_3188_p2;
wire   [3:0] add_ln2850_fu_911_p2;
wire   [63:0] zext_ln2847_fu_926_p1;
wire   [7:0] mul_ln2858_fu_976_p0;
wire  signed [60:0] mul_ln2858_fu_976_p1;
wire   [60:0] mul_ln2858_fu_976_p2;
wire   [11:0] trunc_ln2858_2_fu_994_p1;
wire   [63:0] shl_ln_fu_986_p3;
wire   [14:0] trunc_ln2858_1_fu_998_p3;
wire   [63:0] shl_ln2859_fu_1018_p2;
wire   [61:0] trunc_ln2859_fu_1040_p1;
wire   [12:0] trunc_ln2859_2_fu_1044_p1;
wire   [14:0] shl_ln2859_1_fu_1060_p3;
wire   [12:0] add_ln2860_fu_1074_p2;
wire   [14:0] shl_ln69_fu_1080_p3;
wire   [12:0] trunc_ln2861_fu_1094_p1;
wire   [12:0] add_ln2861_fu_1098_p2;
wire   [14:0] shl_ln70_fu_1104_p3;
wire   [14:0] shl_ln71_fu_1124_p3;
wire   [63:0] fs_fu_1006_p2;
wire   [60:0] trunc_ln2863_fu_1138_p1;
wire   [1:0] empty_336_fu_1169_p1;
wire   [14:0] empty_348_fu_1187_p1;
wire   [14:0] empty_350_fu_1195_p2;
wire   [12:0] tmp_167_fu_1200_p4;
wire   [1:0] empty_349_fu_1191_p1;
wire   [14:0] empty_354_fu_1220_p2;
wire   [4:0] tmp_168_fu_1246_p3;
wire   [31:0] p_cast24_fu_1253_p1;
wire   [31:0] empty_352_fu_1257_p2;
wire   [7:0] empty_353_fu_1263_p1;
wire   [3:0] p_cast25_fu_1271_p1;
wire   [31:0] p_cast11_cast_fu_1267_p1;
wire   [4:0] tmp_165_fu_1301_p3;
wire   [31:0] p_cast22_fu_1308_p1;
wire   [31:0] empty_341_fu_1312_p2;
wire   [7:0] empty_342_fu_1318_p1;
wire   [3:0] p_cast23_fu_1326_p1;
wire   [31:0] p_cast6_cast_fu_1322_p1;
wire   [14:0] empty_338_fu_1375_p1;
wire   [14:0] index_ptr_cast_fu_1379_p2;
wire   [14:0] empty_339_fu_1385_p2;
wire   [12:0] tmp_164_fu_1390_p4;
wire   [1:0] empty_337_fu_1371_p1;
wire   [14:0] empty_343_fu_1410_p2;
wire  signed [24:0] trunc_ln2871_fu_1453_p0;
wire  signed [24:0] sext_ln2871_fu_1457_p0;
wire   [23:0] y_fu_1461_p2;
wire   [23:0] mul_ln656_fu_1471_p1;
wire   [30:0] zext_ln656_fu_1467_p1;
wire   [30:0] mul_ln656_fu_1471_p2;
wire  signed [30:0] y_61_fu_1483_p0;
wire   [23:0] y_61_fu_1483_p1;
wire  signed [24:0] mul_ln657_fu_1489_p0;
wire   [30:0] mul_ln657_fu_1489_p2;
wire  signed [30:0] y_64_fu_1499_p0;
wire  signed [24:0] mul_ln658_fu_1504_p0;
wire  signed [30:0] y_64_fu_1499_p2;
wire   [30:0] mul_ln658_fu_1504_p2;
wire  signed [30:0] y_65_fu_1515_p0;
wire  signed [24:0] mul_ln659_fu_1521_p0;
wire  signed [30:0] y_65_fu_1515_p2;
wire   [30:0] mul_ln659_fu_1521_p2;
wire  signed [30:0] p0i_fu_1538_p0;
wire  signed [30:0] p0i_fu_1538_p1;
wire   [23:0] sub_ln685_6_fu_1552_p2;
wire   [24:0] shl_ln72_fu_1557_p3;
wire   [31:0] zext_ln685_fu_1565_p1;
wire   [31:0] sub_ln685_fu_1569_p2;
wire   [0:0] tmp_195_fu_1575_p3;
wire   [24:0] select_ln685_fu_1583_p3;
wire   [24:0] and_ln685_fu_1591_p2;
wire  signed [30:0] sext_ln685_fu_1597_p1;
wire   [31:0] zext_ln685_9_fu_1601_p1;
wire   [12:0] trunc_ln2872_fu_1628_p1;
wire   [12:0] add_ln2872_1_fu_1632_p2;
wire   [14:0] shl_ln74_fu_1637_p3;
wire   [14:0] x_fu_1645_p2;
wire   [12:0] lshr_ln_fu_1650_p4;
wire   [12:0] add_ln2881_fu_1674_p2;
wire   [14:0] shl_ln75_fu_1678_p3;
wire   [14:0] add_ln2881_1_fu_1686_p2;
wire   [12:0] lshr_ln2881_1_fu_1691_p4;
wire   [0:0] trunc_ln757_fu_1706_p1;
wire   [24:0] select_ln757_4_fu_1710_p3;
wire   [24:0] and_ln757_4_fu_1718_p2;
wire  signed [30:0] sext_ln2880_fu_1724_p1;
wire   [14:0] shl_ln73_fu_1732_p3;
wire   [31:0] zext_ln2880_fu_1728_p1;
wire   [31:0] add_ln757_4_fu_1744_p2;
wire   [30:0] z_125_fu_1750_p4;
wire   [9:0] shl_ln76_fu_1764_p3;
wire   [14:0] zext_ln2886_fu_1771_p1;
wire   [11:0] trunc_ln2889_fu_1795_p1;
wire   [12:0] shl_ln78_fu_1799_p3;
wire   [12:0] add_ln2889_fu_1807_p2;
wire   [14:0] shl_ln2889_1_fu_1812_p3;
wire   [14:0] add_ln2889_1_fu_1820_p2;
wire   [12:0] lshr_ln68_fu_1825_p4;
wire   [12:0] or_ln2890_fu_1840_p2;
wire   [12:0] add_ln2890_fu_1846_p2;
wire   [14:0] shl_ln79_fu_1851_p3;
wire   [14:0] add_ln2890_1_fu_1859_p2;
wire   [12:0] lshr_ln69_fu_1864_p4;
wire   [12:0] add_ln2872_3_fu_1884_p2;
wire   [14:0] shl_ln2872_1_fu_1888_p3;
wire   [14:0] x_50_fu_1896_p2;
wire   [12:0] lshr_ln70_fu_1901_p4;
wire   [12:0] trunc_ln2872_2_fu_1931_p1;
wire   [12:0] add_ln2872_6_fu_1935_p2;
wire   [14:0] shl_ln2872_2_fu_1940_p3;
wire   [14:0] x_54_fu_1948_p2;
wire   [12:0] lshr_ln76_fu_1953_p4;
wire   [14:0] shl_ln86_fu_1977_p3;
wire   [12:0] add_ln2899_fu_1989_p2;
wire   [14:0] shl_ln87_fu_1993_p3;
wire   [14:0] add_ln2899_1_fu_2001_p2;
wire   [12:0] lshr_ln2899_1_fu_2006_p4;
wire   [14:0] shl_ln89_fu_2025_p3;
wire   [12:0] trunc_ln2872_3_fu_2049_p1;
wire   [11:0] trunc_ln2907_fu_2058_p1;
wire   [12:0] shl_ln93_fu_2062_p3;
wire   [12:0] add_ln2907_fu_2070_p2;
wire   [14:0] shl_ln2907_1_fu_2075_p3;
wire   [14:0] add_ln2907_1_fu_2083_p2;
wire   [12:0] lshr_ln81_fu_2088_p4;
wire   [12:0] or_ln2908_fu_2103_p2;
wire   [12:0] add_ln2908_fu_2109_p2;
wire   [14:0] shl_ln94_fu_2114_p3;
wire   [14:0] add_ln2908_1_fu_2122_p2;
wire   [12:0] lshr_ln82_fu_2127_p4;
wire   [14:0] shl_ln2872_3_fu_2147_p3;
wire   [14:0] x_60_fu_2154_p2;
wire   [12:0] lshr_ln83_fu_2159_p4;
wire  signed [24:0] trunc_ln1507_fu_2215_p0;
wire  signed [24:0] sext_ln1507_fu_2219_p0;
wire   [23:0] trunc_ln1507_fu_2215_p1;
wire   [23:0] y_66_fu_2223_p2;
wire  signed [24:0] mul_ln656_14_fu_2233_p0;
wire   [23:0] mul_ln656_14_fu_2233_p1;
wire   [30:0] zext_ln656_4_fu_2229_p1;
wire   [30:0] mul_ln656_14_fu_2233_p2;
wire  signed [30:0] y_67_fu_2245_p0;
wire   [23:0] y_67_fu_2245_p1;
wire  signed [24:0] mul_ln657_14_fu_2251_p0;
wire  signed [30:0] y_67_fu_2245_p2;
wire   [30:0] mul_ln657_14_fu_2251_p2;
wire  signed [30:0] y_68_fu_2263_p0;
wire  signed [24:0] mul_ln658_14_fu_2273_p0;
wire   [30:0] mul_ln658_14_fu_2273_p2;
wire  signed [30:0] y_69_fu_2283_p0;
wire  signed [24:0] mul_ln659_5_fu_2288_p0;
wire  signed [30:0] y_69_fu_2283_p2;
wire   [30:0] mul_ln659_5_fu_2288_p2;
wire  signed [30:0] p0i_4_fu_2305_p0;
wire  signed [30:0] p0i_4_fu_2305_p1;
wire   [31:0] shl_ln685_fu_2322_p2;
wire   [31:0] sub_ln685_5_fu_2328_p2;
wire   [0:0] tmp_196_fu_2334_p3;
wire   [24:0] select_ln685_9_fu_2342_p3;
wire   [24:0] and_ln685_7_fu_2350_p2;
wire  signed [30:0] sext_ln685_7_fu_2356_p1;
wire   [31:0] zext_ln685_10_fu_2360_p1;
wire   [0:0] trunc_ln735_fu_2372_p1;
wire   [24:0] select_ln757_fu_2376_p3;
wire   [24:0] and_ln757_fu_2384_p2;
wire  signed [30:0] sext_ln757_fu_2390_p1;
wire   [31:0] zext_ln757_fu_2394_p1;
wire   [31:0] add_ln757_fu_2398_p2;
wire   [30:0] r_17_fu_2404_p4;
wire   [31:0] shl_ln779_fu_2418_p2;
wire   [7:0] trunc_ln779_fu_2424_p1;
wire   [7:0] and_ln781_fu_2439_p2;
wire  signed [12:0] sext_ln1524_1_fu_2465_p1;
wire   [12:0] add_ln1524_fu_2469_p2;
wire   [12:0] add_ln152431_fu_2474_p2;
wire   [14:0] shl_ln80_fu_2479_p3;
wire   [14:0] add_ln1524_3_fu_2487_p2;
wire   [12:0] lshr_ln71_fu_2492_p4;
wire   [31:0] w_fu_2519_p2;
wire   [0:0] tmp_197_fu_2524_p3;
wire   [24:0] select_ln1525_fu_2532_p3;
wire   [24:0] and_ln1525_fu_2540_p2;
wire  signed [30:0] sext_ln1521_fu_2546_p1;
wire   [31:0] zext_ln1521_fu_2550_p1;
wire   [31:0] add_ln685_fu_2554_p2;
wire   [31:0] grp_fu_866_p2;
wire   [31:0] add_ln685_16_fu_2560_p2;
wire   [0:0] tmp_198_fu_2566_p3;
wire   [24:0] select_ln685_10_fu_2574_p3;
wire   [24:0] and_ln685_8_fu_2582_p2;
wire  signed [30:0] sext_ln685_8_fu_2588_p1;
wire   [31:0] zext_ln685_11_fu_2592_p1;
wire   [12:0] trunc_ln2943_fu_2602_p1;
wire   [12:0] add_ln1544_fu_2606_p2;
wire   [14:0] shl_ln84_fu_2611_p3;
wire   [14:0] add_ln1544_3_fu_2619_p2;
wire   [12:0] lshr_ln1544_3_fu_2624_p4;
wire   [1:0] grp_fu_871_p4;
wire   [2:0] zext_ln1544_4_fu_2653_p1;
wire   [2:0] sub_ln1544_fu_2657_p2;
wire  signed [31:0] sext_ln1544_fu_2663_p1;
wire   [31:0] and_ln1544_fu_2667_p2;
wire   [31:0] sub_ln697_fu_2673_p2;
wire   [0:0] tmp_199_fu_2678_p3;
wire   [24:0] select_ln697_fu_2686_p3;
wire   [24:0] and_ln697_fu_2694_p2;
wire  signed [30:0] sext_ln697_fu_2700_p1;
wire   [31:0] zext_ln697_fu_2704_p1;
wire   [12:0] add_ln2944_fu_2715_p2;
wire   [14:0] shl_ln85_fu_2719_p3;
wire   [14:0] add_ln2944_1_fu_2727_p2;
wire   [12:0] lshr_ln75_fu_2732_p4;
wire   [9:0] shl_ln77_fu_2747_p3;
wire   [14:0] zext_ln2947_fu_2754_p1;
wire   [11:0] trunc_ln2951_fu_2778_p1;
wire   [12:0] shl_ln82_fu_2782_p3;
wire   [12:0] add_ln2951_fu_2790_p2;
wire   [14:0] shl_ln2951_1_fu_2795_p3;
wire   [14:0] add_ln2951_1_fu_2803_p2;
wire   [12:0] lshr_ln72_fu_2808_p4;
wire   [12:0] or_ln2952_fu_2823_p2;
wire   [12:0] add_ln2952_fu_2829_p2;
wire   [14:0] shl_ln83_fu_2834_p3;
wire   [14:0] add_ln2952_1_fu_2842_p2;
wire   [12:0] lshr_ln73_fu_2847_p4;
wire   [14:0] shl_ln81_fu_2871_p3;
wire   [14:0] x_53_fu_2878_p2;
wire   [12:0] lshr_ln74_fu_2883_p4;
wire  signed [12:0] sext_ln1524_fu_2917_p1;
wire   [12:0] add_ln1524_4_fu_2921_p2;
wire   [12:0] add_ln1524_6_fu_2926_p2;
wire   [14:0] shl_ln1524_1_fu_2931_p3;
wire   [14:0] add_ln1524_5_fu_2939_p2;
wire   [12:0] lshr_ln1524_1_fu_2944_p4;
wire   [31:0] w_62_fu_2971_p2;
wire   [0:0] tmp_200_fu_2976_p3;
wire   [24:0] select_ln1525_1_fu_2984_p3;
wire   [24:0] and_ln1525_1_fu_2992_p2;
wire  signed [30:0] sext_ln1521_1_fu_2998_p1;
wire   [31:0] zext_ln1521_1_fu_3002_p1;
wire   [31:0] add_ln685_18_fu_3006_p2;
wire   [31:0] add_ln685_19_fu_3012_p2;
wire   [0:0] tmp_201_fu_3018_p3;
wire   [24:0] select_ln685_11_fu_3026_p3;
wire   [24:0] and_ln685_9_fu_3034_p2;
wire  signed [30:0] sext_ln685_9_fu_3040_p1;
wire   [31:0] zext_ln685_12_fu_3044_p1;
wire   [12:0] trunc_ln2956_fu_3054_p1;
wire   [12:0] add_ln1544_4_fu_3058_p2;
wire   [14:0] shl_ln1544_1_fu_3063_p3;
wire   [14:0] add_ln1544_5_fu_3071_p2;
wire   [12:0] lshr_ln1544_4_fu_3076_p4;
wire   [12:0] trunc_ln2958_fu_3091_p1;
wire   [12:0] add_ln2958_fu_3095_p2;
wire   [14:0] shl_ln92_fu_3100_p3;
wire   [14:0] add_ln2958_1_fu_3108_p2;
wire   [2:0] zext_ln1544_6_fu_3133_p1;
wire   [2:0] sub_ln1544_1_fu_3137_p2;
wire  signed [31:0] sext_ln1544_1_fu_3143_p1;
wire   [31:0] and_ln1544_1_fu_3147_p2;
wire   [31:0] sub_ln697_3_fu_3153_p2;
wire   [0:0] tmp_202_fu_3158_p3;
wire   [24:0] select_ln697_3_fu_3166_p3;
wire   [24:0] and_ln697_2_fu_3174_p2;
wire  signed [30:0] sext_ln697_2_fu_3180_p1;
wire   [31:0] zext_ln697_2_fu_3184_p1;
wire   [14:0] shl_ln88_fu_3199_p3;
wire   [12:0] trunc_ln2935_3_fu_3222_p1;
wire   [12:0] add_ln2935_2_fu_3226_p2;
wire   [14:0] shl_ln2935_1_fu_3231_p3;
wire   [11:0] trunc_ln2965_fu_3244_p1;
wire   [12:0] shl_ln90_fu_3248_p3;
wire   [12:0] add_ln2965_fu_3256_p2;
wire   [14:0] shl_ln2965_1_fu_3261_p3;
wire   [14:0] add_ln2965_1_fu_3269_p2;
wire   [12:0] lshr_ln77_fu_3274_p4;
wire   [12:0] or_ln2966_fu_3289_p2;
wire   [12:0] add_ln2966_fu_3295_p2;
wire   [14:0] shl_ln91_fu_3300_p3;
wire   [14:0] add_ln2966_1_fu_3308_p2;
wire   [12:0] lshr_ln78_fu_3313_p4;
wire   [14:0] x_59_fu_3239_p2;
reg   [59:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
reg    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
reg    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
reg    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
reg    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
reg    ap_block_state25_on_subcall_done;
reg    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
reg    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
reg    ap_ST_fsm_state29_blk;
reg    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
reg    ap_ST_fsm_state32_blk;
wire    ap_ST_fsm_state33_blk;
wire    ap_ST_fsm_state34_blk;
wire    ap_ST_fsm_state35_blk;
wire    ap_ST_fsm_state36_blk;
wire    ap_ST_fsm_state37_blk;
wire    ap_ST_fsm_state38_blk;
wire    ap_ST_fsm_state39_blk;
wire    ap_ST_fsm_state40_blk;
reg    ap_ST_fsm_state41_blk;
wire    ap_ST_fsm_state42_blk;
wire    ap_ST_fsm_state43_blk;
wire    ap_ST_fsm_state44_blk;
wire    ap_ST_fsm_state45_blk;
reg    ap_ST_fsm_state46_blk;
wire    ap_ST_fsm_state47_blk;
wire    ap_ST_fsm_state48_blk;
wire    ap_ST_fsm_state49_blk;
wire    ap_ST_fsm_state50_blk;
wire    ap_ST_fsm_state51_blk;
wire    ap_ST_fsm_state52_blk;
wire    ap_ST_fsm_state53_blk;
reg    ap_ST_fsm_state54_blk;
wire    ap_ST_fsm_state55_blk;
wire    ap_ST_fsm_state56_blk;
wire    ap_ST_fsm_state57_blk;
reg    ap_ST_fsm_state58_blk;
wire    ap_ST_fsm_state59_blk;
reg    ap_ST_fsm_state60_blk;
wire   [60:0] mul_ln2858_fu_976_p00;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 60'd1;
#0 grp_zint_rebuild_CRT_1_fu_780_ap_start_reg = 1'b0;
#0 grp_modp_mkgm2_1_fu_826_ap_start_reg = 1'b0;
#0 grp_modp_NTT2_ext_1_fu_841_ap_start_reg = 1'b0;
#0 grp_modp_iNTT2_ext_1_fu_854_ap_start_reg = 1'b0;
end

keygen_make_fg_step_1_MAX_BL_SMALL_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 11 ),
    .AddressWidth( 4 ))
MAX_BL_SMALL_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(MAX_BL_SMALL_address0),
    .ce0(MAX_BL_SMALL_ce0),
    .q0(MAX_BL_SMALL_q0),
    .address1(MAX_BL_SMALL_address1),
    .ce1(MAX_BL_SMALL_ce1),
    .q1(MAX_BL_SMALL_q1)
);

keygen_zint_rebuild_CRT_1_PRIMES_p_ROM_AUTO_1R #(
    .DataWidth( 25 ),
    .AddressRange( 522 ),
    .AddressWidth( 10 ))
PRIMES_p_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(PRIMES_p_address0),
    .ce0(PRIMES_p_ce0),
    .q0(PRIMES_p_q0)
);

keygen_make_fg_step_1_PRIMES_g_ROM_AUTO_1R #(
    .DataWidth( 31 ),
    .AddressRange( 522 ),
    .AddressWidth( 10 ))
PRIMES_g_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(PRIMES_g_address0),
    .ce0(PRIMES_g_ce0),
    .q0(PRIMES_g_q0)
);

keygen_zint_rebuild_CRT_1 grp_zint_rebuild_CRT_1_fu_780(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_zint_rebuild_CRT_1_fu_780_ap_start),
    .ap_done(grp_zint_rebuild_CRT_1_fu_780_ap_done),
    .ap_idle(grp_zint_rebuild_CRT_1_fu_780_ap_idle),
    .ap_ready(grp_zint_rebuild_CRT_1_fu_780_ap_ready),
    .vla18_address0(grp_zint_rebuild_CRT_1_fu_780_vla18_address0),
    .vla18_ce0(grp_zint_rebuild_CRT_1_fu_780_vla18_ce0),
    .vla18_we0(grp_zint_rebuild_CRT_1_fu_780_vla18_we0),
    .vla18_d0(grp_zint_rebuild_CRT_1_fu_780_vla18_d0),
    .vla18_q0(vla18_q0),
    .vla18_address1(grp_zint_rebuild_CRT_1_fu_780_vla18_address1),
    .vla18_ce1(grp_zint_rebuild_CRT_1_fu_780_vla18_ce1),
    .vla18_we1(grp_zint_rebuild_CRT_1_fu_780_vla18_we1),
    .vla18_d1(grp_zint_rebuild_CRT_1_fu_780_vla18_d1),
    .vla18_q1(vla18_q1),
    .xx(grp_zint_rebuild_CRT_1_fu_780_xx),
    .xlen(zext_ln1510_1_reg_3450),
    .xstride(zext_ln1510_1_reg_3450),
    .num(n_reg_3417),
    .normalize_signed(1'd1),
    .tmp(gm_reg_3515)
);

keygen_modp_mkgm2_1 grp_modp_mkgm2_1_fu_826(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_modp_mkgm2_1_fu_826_ap_start),
    .ap_done(grp_modp_mkgm2_1_fu_826_ap_done),
    .ap_idle(grp_modp_mkgm2_1_fu_826_ap_idle),
    .ap_ready(grp_modp_mkgm2_1_fu_826_ap_ready),
    .vla18_address0(grp_modp_mkgm2_1_fu_826_vla18_address0),
    .vla18_ce0(grp_modp_mkgm2_1_fu_826_vla18_ce0),
    .vla18_we0(grp_modp_mkgm2_1_fu_826_vla18_we0),
    .vla18_d0(grp_modp_mkgm2_1_fu_826_vla18_d0),
    .gm(gm_reg_3515),
    .igm(igm_reg_3522),
    .logn(logn),
    .g(reg_888),
    .p(reg_881),
    .p0i(grp_modp_mkgm2_1_fu_826_p0i)
);

keygen_modp_NTT2_ext_1 grp_modp_NTT2_ext_1_fu_841(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_modp_NTT2_ext_1_fu_841_ap_start),
    .ap_done(grp_modp_NTT2_ext_1_fu_841_ap_done),
    .ap_idle(grp_modp_NTT2_ext_1_fu_841_ap_idle),
    .ap_ready(grp_modp_NTT2_ext_1_fu_841_ap_ready),
    .vla18_address0(grp_modp_NTT2_ext_1_fu_841_vla18_address0),
    .vla18_ce0(grp_modp_NTT2_ext_1_fu_841_vla18_ce0),
    .vla18_we0(grp_modp_NTT2_ext_1_fu_841_vla18_we0),
    .vla18_d0(grp_modp_NTT2_ext_1_fu_841_vla18_d0),
    .vla18_q0(vla18_q0),
    .vla18_address1(grp_modp_NTT2_ext_1_fu_841_vla18_address1),
    .vla18_ce1(grp_modp_NTT2_ext_1_fu_841_vla18_ce1),
    .vla18_we1(grp_modp_NTT2_ext_1_fu_841_vla18_we1),
    .vla18_d1(grp_modp_NTT2_ext_1_fu_841_vla18_d1),
    .vla18_q1(vla18_q1),
    .a(t1_reg_3544),
    .stride(8'd1),
    .gm(gm_reg_3515),
    .logn(logn),
    .p(reg_881),
    .p0i(grp_modp_NTT2_ext_1_fu_841_p0i)
);

keygen_modp_iNTT2_ext_1 grp_modp_iNTT2_ext_1_fu_854(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_modp_iNTT2_ext_1_fu_854_ap_start),
    .ap_done(grp_modp_iNTT2_ext_1_fu_854_ap_done),
    .ap_idle(grp_modp_iNTT2_ext_1_fu_854_ap_idle),
    .ap_ready(grp_modp_iNTT2_ext_1_fu_854_ap_ready),
    .vla18_address0(grp_modp_iNTT2_ext_1_fu_854_vla18_address0),
    .vla18_ce0(grp_modp_iNTT2_ext_1_fu_854_vla18_ce0),
    .vla18_we0(grp_modp_iNTT2_ext_1_fu_854_vla18_we0),
    .vla18_d0(grp_modp_iNTT2_ext_1_fu_854_vla18_d0),
    .vla18_q0(vla18_q0),
    .vla18_address1(grp_modp_iNTT2_ext_1_fu_854_vla18_address1),
    .vla18_ce1(grp_modp_iNTT2_ext_1_fu_854_vla18_ce1),
    .vla18_we1(grp_modp_iNTT2_ext_1_fu_854_vla18_we1),
    .vla18_d1(grp_modp_iNTT2_ext_1_fu_854_vla18_d1),
    .vla18_q1(vla18_q1),
    .a(grp_modp_iNTT2_ext_1_fu_854_a),
    .stride(grp_modp_iNTT2_ext_1_fu_854_stride),
    .igm(igm_reg_3522),
    .logn(grp_modp_iNTT2_ext_1_fu_854_logn),
    .p(reg_881),
    .p0i(grp_modp_iNTT2_ext_1_fu_854_p0i)
);

keygen_mul_8ns_61s_61_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 61 ),
    .dout_WIDTH( 61 ))
mul_8ns_61s_61_1_1_U289(
    .din0(mul_ln2858_fu_976_p0),
    .din1(mul_ln2858_fu_976_p1),
    .dout(mul_ln2858_fu_976_p2)
);

keygen_mul_25s_24ns_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 25 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 31 ))
mul_25s_24ns_31_1_1_U290(
    .din0(PRIMES_p_q0),
    .din1(mul_ln656_fu_1471_p1),
    .dout(mul_ln656_fu_1471_p2)
);

keygen_mul_31s_24ns_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 31 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 31 ))
mul_31s_24ns_31_1_1_U291(
    .din0(y_61_fu_1483_p0),
    .din1(y_61_fu_1483_p1),
    .dout(y_61_fu_1483_p2)
);

keygen_mul_25s_31s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 25 ),
    .din1_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
mul_25s_31s_31_1_1_U292(
    .din0(mul_ln657_fu_1489_p0),
    .din1(y_61_reg_3694),
    .dout(mul_ln657_fu_1489_p2)
);

keygen_mul_31s_31s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 31 ),
    .din1_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
mul_31s_31s_31_1_1_U293(
    .din0(y_64_fu_1499_p0),
    .din1(y_61_reg_3694),
    .dout(y_64_fu_1499_p2)
);

keygen_mul_25s_31s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 25 ),
    .din1_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
mul_25s_31s_31_1_1_U294(
    .din0(mul_ln658_fu_1504_p0),
    .din1(y_64_fu_1499_p2),
    .dout(mul_ln658_fu_1504_p2)
);

keygen_mul_31s_31s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 31 ),
    .din1_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
mul_31s_31s_31_1_1_U295(
    .din0(y_65_fu_1515_p0),
    .din1(y_64_fu_1499_p2),
    .dout(y_65_fu_1515_p2)
);

keygen_mul_25s_31s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 25 ),
    .din1_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
mul_25s_31s_31_1_1_U296(
    .din0(mul_ln659_fu_1521_p0),
    .din1(y_65_fu_1515_p2),
    .dout(mul_ln659_fu_1521_p2)
);

keygen_mul_31s_31s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 31 ),
    .din1_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
mul_31s_31s_31_1_1_U297(
    .din0(p0i_fu_1538_p0),
    .din1(p0i_fu_1538_p1),
    .dout(p0i_fu_1538_p2)
);

keygen_mul_25s_24ns_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 25 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 31 ))
mul_25s_24ns_31_1_1_U298(
    .din0(mul_ln656_14_fu_2233_p0),
    .din1(mul_ln656_14_fu_2233_p1),
    .dout(mul_ln656_14_fu_2233_p2)
);

keygen_mul_31s_24ns_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 31 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 31 ))
mul_31s_24ns_31_1_1_U299(
    .din0(y_67_fu_2245_p0),
    .din1(y_67_fu_2245_p1),
    .dout(y_67_fu_2245_p2)
);

keygen_mul_25s_31s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 25 ),
    .din1_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
mul_25s_31s_31_1_1_U300(
    .din0(mul_ln657_14_fu_2251_p0),
    .din1(y_67_fu_2245_p2),
    .dout(mul_ln657_14_fu_2251_p2)
);

keygen_mul_31s_31s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 31 ),
    .din1_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
mul_31s_31s_31_1_1_U301(
    .din0(y_68_fu_2263_p0),
    .din1(y_67_fu_2245_p2),
    .dout(y_68_fu_2263_p2)
);

keygen_mul_25s_31s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 25 ),
    .din1_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
mul_25s_31s_31_1_1_U302(
    .din0(mul_ln658_14_fu_2273_p0),
    .din1(y_68_reg_3922),
    .dout(mul_ln658_14_fu_2273_p2)
);

keygen_mul_31s_31s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 31 ),
    .din1_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
mul_31s_31s_31_1_1_U303(
    .din0(y_69_fu_2283_p0),
    .din1(y_68_reg_3922),
    .dout(y_69_fu_2283_p2)
);

keygen_mul_25s_31s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 25 ),
    .din1_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
mul_25s_31s_31_1_1_U304(
    .din0(mul_ln659_5_fu_2288_p0),
    .din1(y_69_fu_2283_p2),
    .dout(mul_ln659_5_fu_2288_p2)
);

keygen_mul_31s_31s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 31 ),
    .din1_WIDTH( 31 ),
    .dout_WIDTH( 31 ))
mul_31s_31s_31_1_1_U305(
    .din0(p0i_4_fu_2305_p0),
    .din1(p0i_4_fu_2305_p1),
    .dout(p0i_4_fu_2305_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_modp_NTT2_ext_1_fu_841_ap_start_reg <= 1'b0;
    end else begin
        if ((((icmp_ln2943_fu_2450_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state42)) | ((in_ntt == 1'd0) & (1'b1 == ap_CS_fsm_state13)) | ((icmp_ln2956_fu_2898_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state50)) | ((icmp_ln2898_fu_1920_p2 == 1'd1) & (in_ntt == 1'd0) & (1'b1 == ap_CS_fsm_state19)))) begin
            grp_modp_NTT2_ext_1_fu_841_ap_start_reg <= 1'b1;
        end else if ((grp_modp_NTT2_ext_1_fu_841_ap_ready == 1'b1)) begin
            grp_modp_NTT2_ext_1_fu_841_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_modp_iNTT2_ext_1_fu_854_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state59) | ((icmp_ln2961_fu_3211_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state55) & (out_ntt == 1'd0)) | ((icmp_ln2904_fu_2038_p2 == 1'd1) & (in_ntt == 1'd1) & (1'b1 == ap_CS_fsm_state22)) | ((icmp_ln2886_fu_1780_p2 == 1'd1) & (in_ntt == 1'd1) & (1'b1 == ap_CS_fsm_state15)))) begin
            grp_modp_iNTT2_ext_1_fu_854_ap_start_reg <= 1'b1;
        end else if ((grp_modp_iNTT2_ext_1_fu_854_ap_ready == 1'b1)) begin
            grp_modp_iNTT2_ext_1_fu_854_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_modp_mkgm2_1_fu_826_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state40))) begin
            grp_modp_mkgm2_1_fu_826_ap_start_reg <= 1'b1;
        end else if ((grp_modp_mkgm2_1_fu_826_ap_ready == 1'b1)) begin
            grp_modp_mkgm2_1_fu_826_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_zint_rebuild_CRT_1_fu_780_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state31) | ((icmp_ln2869_fu_1438_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6)))) begin
            grp_zint_rebuild_CRT_1_fu_780_ap_start_reg <= 1'b1;
        end else if ((grp_zint_rebuild_CRT_1_fu_780_ap_ready == 1'b1)) begin
            grp_zint_rebuild_CRT_1_fu_780_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((compare_n_to_0_fu_1154_p2 == 1'd0) & (compare_src_dst_fu_1148_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        empty_335_fu_182 <= shl_ln2863_fu_1142_p2;
    end else if (((empty_346_fu_1347_p2 == 1'd0) & (compare_n_to_0_reg_3558 == 1'd0) & (compare_src_dst_reg_3554 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        empty_335_fu_182 <= index_ptr_fu_1296_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        i_reg_586 <= i_15_reg_3965;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        i_reg_586 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        idx177_reg_531 <= add_ln2886_1_reg_3788;
    end else if (((1'b0 == ap_block_state14_on_subcall_done) & (1'b1 == ap_CS_fsm_state14))) begin
        idx177_reg_531 <= 64'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        idx179_reg_553 <= add_ln2898_2_reg_3817;
    end else if (((1'b0 == ap_block_state18_on_subcall_done) & (1'b1 == ap_CS_fsm_state18))) begin
        idx179_reg_553 <= 64'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        idx181_reg_575 <= add_ln2904_1_reg_3860;
    end else if (((1'b0 == ap_block_state21_on_subcall_done) & (1'b1 == ap_CS_fsm_state21))) begin
        idx181_reg_575 <= 64'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_modp_mkgm2_1_fu_826_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state41))) begin
        idx183_reg_650 <= 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        idx183_reg_650 <= add_ln2943_1_reg_4031;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        idx185_reg_693 <= add_ln2947_1_reg_4069;
    end else if (((grp_modp_NTT2_ext_1_fu_841_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state46))) begin
        idx185_reg_693 <= 64'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln2947_fu_2763_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state47))) begin
        idx187_reg_726 <= 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        idx187_reg_726 <= add_ln2956_1_reg_4128;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state57)) begin
        idx189_reg_769 <= add_ln2961_1_reg_4166;
    end else if (((grp_modp_NTT2_ext_1_fu_841_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state54))) begin
        idx189_reg_769 <= 64'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        idx_reg_509 <= add_ln2880_2_reg_3744;
    end else if (((grp_modp_mkgm2_1_fu_826_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
        idx_reg_509 <= 64'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((compare_n_to_0_fu_1154_p2 == 1'd0) & (compare_src_dst_fu_1148_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        index_ptr53_fu_178 <= 64'd0;
    end else if (((empty_357_reg_3607 == 1'd0) & (compare_n_to_0_reg_3558 == 1'd0) & (compare_src_dst_reg_3554 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        index_ptr53_fu_178 <= index_increment_reg_3602;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_modp_mkgm2_1_fu_826_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state41))) begin
        indvars_iv62_reg_628 <= shl_ln2859_2_reg_3488;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        indvars_iv62_reg_628 <= add_ln2943_reg_4036;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln2947_fu_2763_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state47))) begin
        indvars_iv_reg_704 <= add_ln2859_reg_3499;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        indvars_iv_reg_704 <= add_ln2956_reg_4133;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        r_16_reg_597 <= r_reg_3978;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        r_16_reg_597 <= zext_ln757_11_fu_2414_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (((compare_n_to_0_reg_3558 == 1'd1) | ((empty_346_fu_1347_p2 == 1'd1) & (compare_src_dst_reg_3554 == 1'd1))) | ((empty_357_reg_3607 == 1'd1) & (compare_src_dst_reg_3554 == 1'd0))))) begin
        u_134_fu_186 <= 8'd0;
    end else if (((1'b0 == ap_block_state29_on_subcall_done) & (1'b1 == ap_CS_fsm_state29))) begin
        u_134_fu_186 <= u_211_reg_3659;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln2869_fu_1438_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        u_135_fu_190 <= u_204_reg_3434;
    end else if (((1'b0 == ap_block_state60_on_subcall_done) & (1'b1 == ap_CS_fsm_state60))) begin
        u_135_fu_190 <= u_210_fu_3347_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln2956_fu_2898_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state50))) begin
        u_208_reg_738 <= zext_ln1510_2_reg_3881;
    end else if (((icmp_ln1520_1_reg_4108 == 1'd0) & (1'b1 == ap_CS_fsm_state52))) begin
        u_208_reg_738 <= u_209_reg_4103;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln2943_fu_2450_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state42))) begin
        u_reg_662 <= zext_ln1510_2_reg_3881;
    end else if (((icmp_ln1520_reg_4011 == 1'd0) & (1'b1 == ap_CS_fsm_state44))) begin
        u_reg_662 <= u_207_reg_4006;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_modp_mkgm2_1_fu_826_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state41))) begin
        v_37_reg_638 <= 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        v_37_reg_638 <= v_45_reg_3991;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        v_38_reg_520 <= v_41_reg_3768;
    end else if (((1'b0 == ap_block_state14_on_subcall_done) & (1'b1 == ap_CS_fsm_state14))) begin
        v_38_reg_520 <= 63'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        v_40_reg_682 <= v_43_reg_4049;
    end else if (((grp_modp_NTT2_ext_1_fu_841_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state46))) begin
        v_40_reg_682 <= 63'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        v_42_reg_542 <= v_47_reg_3802;
    end else if (((1'b0 == ap_block_state18_on_subcall_done) & (1'b1 == ap_CS_fsm_state18))) begin
        v_42_reg_542 <= 64'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln2947_fu_2763_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state47))) begin
        v_44_reg_714 <= 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        v_44_reg_714 <= v_50_reg_4082;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state57)) begin
        v_46_reg_758 <= v_49_reg_4146;
    end else if (((grp_modp_NTT2_ext_1_fu_841_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state54))) begin
        v_46_reg_758 <= 63'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        v_48_reg_564 <= v_51_reg_3840;
    end else if (((1'b0 == ap_block_state21_on_subcall_done) & (1'b1 == ap_CS_fsm_state21))) begin
        v_48_reg_564 <= 63'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        v_reg_498 <= v_39_reg_3729;
    end else if (((grp_modp_mkgm2_1_fu_826_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
        v_reg_498 <= 64'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln2943_fu_2450_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state42))) begin
        x_32_reg_671 <= 32'd0;
    end else if (((icmp_ln1520_reg_4011 == 1'd0) & (1'b1 == ap_CS_fsm_state44))) begin
        x_32_reg_671 <= x_64_fu_2596_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln2956_fu_2898_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state50))) begin
        x_39_reg_747 <= 32'd0;
    end else if (((icmp_ln1520_1_reg_4108 == 1'd0) & (1'b1 == ap_CS_fsm_state52))) begin
        x_39_reg_747 <= x_65_fu_3048_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln779_fu_2428_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state38))) begin
        if ((icmp_ln781_fu_2444_p2 == 1'd1)) begin
            z_105_reg_616 <= z_126_reg_606;
        end else if ((icmp_ln781_fu_2444_p2 == 1'd0)) begin
            z_105_reg_616 <= grp_modp_montymul_fu_255_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        z_126_reg_606 <= z_105_reg_616;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        z_126_reg_606 <= z_110_reg_3950;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add_ln2841_reg_3481 <= add_ln2841_fu_1012_p2;
        add_ln2859_1_reg_3504 <= add_ln2859_1_fu_1054_p2;
        add_ln2859_reg_3499 <= add_ln2859_fu_1048_p2;
        add_ln2862_reg_3528 <= add_ln2862_fu_1118_p2;
        compare_n_to_0_reg_3558 <= compare_n_to_0_fu_1154_p2;
        compare_src_dst_reg_3554 <= compare_src_dst_fu_1148_p2;
        empty_reg_3383 <= empty_fu_922_p1;
        gm_reg_3515 <= gm_fu_1088_p2;
        igm_reg_3522 <= igm_fu_1112_p2;
        n_reg_3417 <= n_fu_930_p2;
        shl_ln2859_2_reg_3488[61 : 1] <= shl_ln2859_2_fu_1024_p3[61 : 1];
        shl_ln2863_reg_3549[63 : 3] <= shl_ln2863_fu_1142_p2[63 : 3];
        t1_reg_3544 <= t1_fu_1132_p2;
        tlen_reg_3457 <= MAX_BL_SMALL_q0;
        trunc_ln2858_reg_3475 <= trunc_ln2858_fu_982_p1;
        trunc_ln2859_1_reg_3493[12 : 1] <= trunc_ln2859_1_fu_1032_p3[12 : 1];
        trunc_ln_reg_3426 <= {{n_fu_930_p2[63:1]}};
        u_204_reg_3434 <= MAX_BL_SMALL_q1;
        x_61_reg_3510 <= x_61_fu_1068_p2;
        zext_ln1510_1_reg_3450[7 : 0] <= zext_ln1510_1_fu_960_p1[7 : 0];
        zext_ln1510_reg_3442[7 : 0] <= zext_ln1510_fu_956_p1[7 : 0];
        zext_ln2840_1_reg_3470[7 : 0] <= zext_ln2840_1_fu_968_p1[7 : 0];
        zext_ln2840_reg_3462[7 : 0] <= zext_ln2840_fu_964_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        add_ln2872_5_reg_3793 <= add_ln2872_5_fu_1916_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln2904_fu_2038_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state22))) begin
        add_ln2872_8_reg_3845 <= add_ln2872_8_fu_2053_p2;
        add_ln2904_1_reg_3860 <= add_ln2904_1_fu_2142_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        add_ln2872_9_reg_3827 <= add_ln2872_9_fu_2021_p2;
        x_58_reg_3832 <= x_58_fu_2033_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        add_ln2872_reg_3720 <= add_ln2872_fu_1613_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln2880_fu_1617_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
        add_ln2880_2_reg_3744 <= add_ln2880_2_fu_1669_p2;
        trunc_ln2881_reg_3739 <= trunc_ln2881_fu_1665_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln2886_fu_1780_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state15))) begin
        add_ln2886_1_reg_3788 <= add_ln2886_1_fu_1879_p2;
        trunc_ln2872_1_reg_3773 <= trunc_ln2872_1_fu_1791_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln2898_fu_1920_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state19))) begin
        add_ln2898_2_reg_3817 <= add_ln2898_2_fu_1972_p2;
        trunc_ln2899_reg_3812 <= trunc_ln2899_fu_1968_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln2956_fu_2898_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state50))) begin
        add_ln2935_3_reg_4092 <= add_ln2935_3_fu_2913_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        add_ln2935_reg_4074 <= add_ln2935_fu_2867_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1520_reg_4011 == 1'd1) & (1'b1 == ap_CS_fsm_state44))) begin
        add_ln2943_1_reg_4031 <= add_ln2943_1_fu_2643_p2;
        add_ln2943_reg_4036 <= add_ln2943_fu_2648_p2;
        trunc_ln2944_reg_4026 <= trunc_ln2944_fu_2639_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln2947_fu_2763_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state47))) begin
        add_ln2947_1_reg_4069 <= add_ln2947_1_fu_2862_p2;
        trunc_ln2935_1_reg_4054 <= trunc_ln2935_1_fu_2774_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1520_1_reg_4108 == 1'd1) & (1'b1 == ap_CS_fsm_state52))) begin
        add_ln2956_1_reg_4128 <= add_ln2956_1_fu_3123_p2;
        add_ln2956_reg_4133 <= add_ln2956_fu_3128_p2;
        lshr_ln80_reg_4123 <= {{add_ln2958_1_fu_3108_p2[14:2]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln2961_fu_3211_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state55))) begin
        add_ln2961_1_reg_4166 <= add_ln2961_1_fu_3338_p2;
        lshr_ln79_reg_4161 <= {{x_59_fu_3239_p2[14:2]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        empty_340_reg_3634 <= empty_340_fu_1405_p2;
        tmp_166_reg_3640 <= {{empty_343_fu_1410_p2[14:2]}};
    end
end

always @ (posedge ap_clk) begin
    if (((compare_n_to_0_fu_1154_p2 == 1'd0) & (compare_src_dst_fu_1148_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        empty_347_reg_3569 <= empty_347_fu_1160_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        empty_351_reg_3591 <= empty_351_fu_1215_p2;
        empty_357_reg_3607 <= empty_357_fu_1241_p2;
        index_increment_reg_3602 <= index_increment_fu_1235_p2;
        tmp_169_reg_3597 <= {{empty_354_fu_1220_p2[14:2]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        i_15_reg_3965 <= i_15_fu_2433_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        icmp_ln1520_1_reg_4108 <= icmp_ln1520_1_fu_2965_p2;
        u_209_reg_4103 <= u_209_fu_2959_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        icmp_ln1520_reg_4011 <= icmp_ln1520_fu_2513_p2;
        u_207_reg_4006 <= u_207_fu_2507_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        p0i_4_reg_3937 <= p0i_4_fu_2305_p2;
        z_110_reg_3950 <= z_110_fu_2316_p2;
        zext_ln1507_1_reg_3944[30 : 0] <= zext_ln1507_1_fu_2311_p1[30 : 0];
        zext_ln1507_reg_3928[30 : 0] <= zext_ln1507_fu_2269_p1[30 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        p0i_reg_3700 <= p0i_fu_1538_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln779_fu_2428_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state38))) begin
        r_reg_3978 <= grp_modp_montymul_fu_265_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state7))) begin
        reg_881 <= PRIMES_p_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state7))) begin
        reg_888 <= PRIMES_g_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state9))) begin
        reg_893 <= grp_modp_montymul_fu_255_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state10))) begin
        reg_899 <= grp_modp_montymul_fu_265_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        sext_ln1507_reg_3915 <= sext_ln1507_fu_2219_p1;
        y_68_reg_3922 <= y_68_fu_2263_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        sext_ln2871_reg_3686 <= sext_ln2871_fu_1457_p1;
        trunc_ln2871_reg_3681 <= trunc_ln2871_fu_1453_p1;
        y_61_reg_3694 <= y_61_fu_1483_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (((compare_n_to_0_reg_3558 == 1'd1) | ((empty_346_fu_1347_p2 == 1'd1) & (compare_src_dst_reg_3554 == 1'd1))) | ((empty_357_reg_3607 == 1'd1) & (compare_src_dst_reg_3554 == 1'd0))))) begin
        sub_reg_3621 <= sub_fu_1358_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((compare_n_to_0_fu_1154_p2 == 1'd0) & (compare_src_dst_fu_1148_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        tmp1_reg_3581 <= tmp1_fu_1173_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln2956_fu_2898_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state50))) begin
        trunc_ln2935_2_reg_4087 <= trunc_ln2935_2_fu_2909_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln2943_fu_2450_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state42))) begin
        trunc_ln2935_reg_3996 <= trunc_ln2935_fu_2461_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        u_133_reg_3865 <= u_133_fu_2178_p2;
        x_assign_95_cast_reg_3870[7 : 0] <= x_assign_95_cast_fu_2183_p1[7 : 0];
        x_assign_cast26_reg_3875[7 : 0] <= x_assign_cast26_fu_2187_p1[7 : 0];
        zext_ln1510_2_reg_3881[7 : 0] <= zext_ln1510_2_fu_2190_p1[7 : 0];
        zext_ln2932_reg_3887[7 : 0] <= zext_ln2932_fu_2194_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        u_211_reg_3659 <= u_211_fu_1443_p2;
        zext_ln2869_1_reg_3648[7 : 0] <= zext_ln2869_1_fu_1434_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        v_39_reg_3729 <= v_39_fu_1622_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        v_41_reg_3768 <= v_41_fu_1785_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        v_43_reg_4049 <= v_43_fu_2768_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        v_45_reg_3991 <= v_45_fu_2455_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        v_47_reg_3802 <= v_47_fu_1925_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        v_49_reg_4146 <= v_49_fu_3216_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        v_50_reg_4082 <= v_50_fu_2903_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        v_51_reg_3840 <= v_51_fu_2043_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        x_45_reg_3760 <= x_45_fu_1775_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state46)) begin
        x_46_reg_4041 <= x_46_fu_2758_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        x_55_reg_4138 <= x_55_fu_3206_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        x_62_reg_3749 <= x_62_fu_1739_p2;
        zext_ln757_12_reg_3754[30 : 0] <= zext_ln757_12_fu_1760_p1[30 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln2898_fu_1920_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state19))) begin
        x_63_reg_3822 <= x_63_fu_1984_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        x_64_reg_4015 <= x_64_fu_2596_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state52)) begin
        x_65_reg_4112 <= x_65_fu_3048_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        zext_ln2871_1_reg_3714[30 : 0] <= zext_ln2871_1_fu_1548_p1[30 : 0];
        zext_ln2871_reg_3708[30 : 0] <= zext_ln2871_fu_1544_p1[30 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        zext_ln2932_1_reg_3896[7 : 0] <= zext_ln2932_1_fu_2201_p1[7 : 0];
        zext_ln2932_2_reg_3901[7 : 0] <= zext_ln2932_2_fu_2206_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        zext_ln757_11_reg_3955[30 : 0] <= zext_ln757_11_fu_2414_p1[30 : 0];
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        MAX_BL_SMALL_ce0 = 1'b1;
    end else begin
        MAX_BL_SMALL_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        MAX_BL_SMALL_ce1 = 1'b1;
    end else begin
        MAX_BL_SMALL_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        PRIMES_g_address0 = zext_ln2932_1_reg_3896;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        PRIMES_g_address0 = zext_ln2869_fu_1428_p1;
    end else begin
        PRIMES_g_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state6))) begin
        PRIMES_g_ce0 = 1'b1;
    end else begin
        PRIMES_g_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        PRIMES_p_address0 = zext_ln2932_1_fu_2201_p1;
    end else if (((icmp_ln2869_fu_1438_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        PRIMES_p_address0 = zext_ln2869_fu_1428_p1;
    end else if (((1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state32))) begin
        PRIMES_p_address0 = 10'd0;
    end else begin
        PRIMES_p_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state33) | ((icmp_ln2869_fu_1438_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)))) begin
        PRIMES_p_ce0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state32))) begin
        PRIMES_p_ce0 = 1'b0;
    end else begin
        PRIMES_p_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((grp_modp_mkgm2_1_fu_826_ap_done == 1'b0)) begin
        ap_ST_fsm_state10_blk = 1'b1;
    end else begin
        ap_ST_fsm_state10_blk = 1'b0;
    end
end

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state14_on_subcall_done)) begin
        ap_ST_fsm_state14_blk = 1'b1;
    end else begin
        ap_ST_fsm_state14_blk = 1'b0;
    end
end

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state18_on_subcall_done)) begin
        ap_ST_fsm_state18_blk = 1'b1;
    end else begin
        ap_ST_fsm_state18_blk = 1'b0;
    end
end

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state21_on_subcall_done)) begin
        ap_ST_fsm_state21_blk = 1'b1;
    end else begin
        ap_ST_fsm_state21_blk = 1'b0;
    end
end

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state25_on_subcall_done)) begin
        ap_ST_fsm_state25_blk = 1'b1;
    end else begin
        ap_ST_fsm_state25_blk = 1'b0;
    end
end

assign ap_ST_fsm_state26_blk = 1'b0;

always @ (*) begin
    if ((grp_modp_iNTT2_ext_1_fu_854_ap_done == 1'b0)) begin
        ap_ST_fsm_state27_blk = 1'b1;
    end else begin
        ap_ST_fsm_state27_blk = 1'b0;
    end
end

assign ap_ST_fsm_state28_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state29_on_subcall_done)) begin
        ap_ST_fsm_state29_blk = 1'b1;
    end else begin
        ap_ST_fsm_state29_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((grp_zint_rebuild_CRT_1_fu_780_ap_done == 1'b0)) begin
        ap_ST_fsm_state30_blk = 1'b1;
    end else begin
        ap_ST_fsm_state30_blk = 1'b0;
    end
end

assign ap_ST_fsm_state31_blk = 1'b0;

always @ (*) begin
    if ((grp_zint_rebuild_CRT_1_fu_780_ap_done == 1'b0)) begin
        ap_ST_fsm_state32_blk = 1'b1;
    end else begin
        ap_ST_fsm_state32_blk = 1'b0;
    end
end

assign ap_ST_fsm_state33_blk = 1'b0;

assign ap_ST_fsm_state34_blk = 1'b0;

assign ap_ST_fsm_state35_blk = 1'b0;

assign ap_ST_fsm_state36_blk = 1'b0;

assign ap_ST_fsm_state37_blk = 1'b0;

assign ap_ST_fsm_state38_blk = 1'b0;

assign ap_ST_fsm_state39_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state40_blk = 1'b0;

always @ (*) begin
    if ((grp_modp_mkgm2_1_fu_826_ap_done == 1'b0)) begin
        ap_ST_fsm_state41_blk = 1'b1;
    end else begin
        ap_ST_fsm_state41_blk = 1'b0;
    end
end

assign ap_ST_fsm_state42_blk = 1'b0;

assign ap_ST_fsm_state43_blk = 1'b0;

assign ap_ST_fsm_state44_blk = 1'b0;

assign ap_ST_fsm_state45_blk = 1'b0;

always @ (*) begin
    if ((grp_modp_NTT2_ext_1_fu_841_ap_done == 1'b0)) begin
        ap_ST_fsm_state46_blk = 1'b1;
    end else begin
        ap_ST_fsm_state46_blk = 1'b0;
    end
end

assign ap_ST_fsm_state47_blk = 1'b0;

assign ap_ST_fsm_state48_blk = 1'b0;

assign ap_ST_fsm_state49_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state50_blk = 1'b0;

assign ap_ST_fsm_state51_blk = 1'b0;

assign ap_ST_fsm_state52_blk = 1'b0;

assign ap_ST_fsm_state53_blk = 1'b0;

always @ (*) begin
    if ((grp_modp_NTT2_ext_1_fu_841_ap_done == 1'b0)) begin
        ap_ST_fsm_state54_blk = 1'b1;
    end else begin
        ap_ST_fsm_state54_blk = 1'b0;
    end
end

assign ap_ST_fsm_state55_blk = 1'b0;

assign ap_ST_fsm_state56_blk = 1'b0;

assign ap_ST_fsm_state57_blk = 1'b0;

always @ (*) begin
    if ((grp_modp_iNTT2_ext_1_fu_854_ap_done == 1'b0)) begin
        ap_ST_fsm_state58_blk = 1'b1;
    end else begin
        ap_ST_fsm_state58_blk = 1'b0;
    end
end

assign ap_ST_fsm_state59_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state60_on_subcall_done)) begin
        ap_ST_fsm_state60_blk = 1'b1;
    end else begin
        ap_ST_fsm_state60_blk = 1'b0;
    end
end

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) | ((icmp_ln2932_fu_2210_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state33)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln2932_fu_2210_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state33))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state46))) begin
        grp_modp_NTT2_ext_1_fu_841_p0i = p0i_4_reg_3937;
    end else if ((((in_ntt == 1'd0) & (1'b1 == ap_CS_fsm_state21)) | ((in_ntt == 1'd0) & (1'b1 == ap_CS_fsm_state14)))) begin
        grp_modp_NTT2_ext_1_fu_841_p0i = p0i_reg_3700;
    end else begin
        grp_modp_NTT2_ext_1_fu_841_p0i = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state60) & (out_ntt == 1'd0))) begin
        grp_modp_iNTT2_ext_1_fu_854_a = x_55_reg_4138;
    end else if ((1'b1 == ap_CS_fsm_state58)) begin
        grp_modp_iNTT2_ext_1_fu_854_a = x_46_reg_4041;
    end else if (((1'b1 == ap_CS_fsm_state29) & (out_ntt == 1'd0))) begin
        grp_modp_iNTT2_ext_1_fu_854_a = x_58_reg_3832;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        grp_modp_iNTT2_ext_1_fu_854_a = x_45_reg_3760;
    end else if (((in_ntt == 1'd1) & (1'b1 == ap_CS_fsm_state25))) begin
        grp_modp_iNTT2_ext_1_fu_854_a = x_63_reg_3822;
    end else if (((in_ntt == 1'd1) & (1'b1 == ap_CS_fsm_state18))) begin
        grp_modp_iNTT2_ext_1_fu_854_a = x_62_reg_3749;
    end else begin
        grp_modp_iNTT2_ext_1_fu_854_a = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state27) | ((1'b1 == ap_CS_fsm_state60) & (out_ntt == 1'd0)) | ((1'b1 == ap_CS_fsm_state29) & (out_ntt == 1'd0)))) begin
        grp_modp_iNTT2_ext_1_fu_854_logn = sub_reg_3621;
    end else if ((((in_ntt == 1'd1) & (1'b1 == ap_CS_fsm_state18)) | ((in_ntt == 1'd1) & (1'b1 == ap_CS_fsm_state25)))) begin
        grp_modp_iNTT2_ext_1_fu_854_logn = logn;
    end else begin
        grp_modp_iNTT2_ext_1_fu_854_logn = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state58) | ((1'b1 == ap_CS_fsm_state60) & (out_ntt == 1'd0)))) begin
        grp_modp_iNTT2_ext_1_fu_854_p0i = p0i_4_reg_3937;
    end else if (((1'b1 == ap_CS_fsm_state27) | ((in_ntt == 1'd1) & (1'b1 == ap_CS_fsm_state18)) | ((in_ntt == 1'd1) & (1'b1 == ap_CS_fsm_state25)) | ((1'b1 == ap_CS_fsm_state29) & (out_ntt == 1'd0)))) begin
        grp_modp_iNTT2_ext_1_fu_854_p0i = p0i_reg_3700;
    end else begin
        grp_modp_iNTT2_ext_1_fu_854_p0i = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state27) | ((1'b1 == ap_CS_fsm_state60) & (out_ntt == 1'd0)) | ((1'b1 == ap_CS_fsm_state29) & (out_ntt == 1'd0)))) begin
        grp_modp_iNTT2_ext_1_fu_854_stride = zext_ln2840_1_reg_3470;
    end else if ((((in_ntt == 1'd1) & (1'b1 == ap_CS_fsm_state18)) | ((in_ntt == 1'd1) & (1'b1 == ap_CS_fsm_state25)))) begin
        grp_modp_iNTT2_ext_1_fu_854_stride = zext_ln1510_1_reg_3450;
    end else begin
        grp_modp_iNTT2_ext_1_fu_854_stride = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        grp_modp_mkgm2_1_fu_826_p0i = p0i_4_reg_3937;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_modp_mkgm2_1_fu_826_p0i = p0i_reg_3700;
    end else begin
        grp_modp_mkgm2_1_fu_826_p0i = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state52)) begin
        grp_modp_montymul_fu_797_a = x_39_reg_747;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_modp_montymul_fu_797_a = x_32_reg_671;
    end else if (((icmp_ln781_fu_2444_p2 == 1'd0) & (icmp_ln779_fu_2428_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state38))) begin
        grp_modp_montymul_fu_797_a = z_126_reg_606;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        grp_modp_montymul_fu_797_a = z_113_fu_2364_p2;
    end else if (((1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state48))) begin
        grp_modp_montymul_fu_797_a = vla18_q0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_modp_montymul_fu_797_a = vla18_q1;
    end else if (((1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state13))) begin
        grp_modp_montymul_fu_797_a = reg_899;
    end else if (((1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state10))) begin
        grp_modp_montymul_fu_797_a = reg_893;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_modp_montymul_fu_797_a = z_fu_1605_p2;
    end else begin
        grp_modp_montymul_fu_797_a = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44))) begin
        grp_modp_montymul_fu_797_b = zext_ln757_11_reg_3955;
    end else if (((icmp_ln781_fu_2444_p2 == 1'd0) & (icmp_ln779_fu_2428_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state38))) begin
        grp_modp_montymul_fu_797_b = r_16_reg_597;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        grp_modp_montymul_fu_797_b = z_113_fu_2364_p2;
    end else if (((1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state48))) begin
        grp_modp_montymul_fu_797_b = vla18_q1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_modp_montymul_fu_797_b = zext_ln757_12_reg_3754;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_modp_montymul_fu_797_b = vla18_q0;
    end else if (((1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state13))) begin
        grp_modp_montymul_fu_797_b = reg_899;
    end else if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state10))) begin
        grp_modp_montymul_fu_797_b = reg_893;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_modp_montymul_fu_797_b = z_fu_1605_p2;
    end else begin
        grp_modp_montymul_fu_797_b = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state48) | ((icmp_ln781_fu_2444_p2 == 1'd0) & (icmp_ln779_fu_2428_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state38)))) begin
        grp_modp_montymul_fu_797_p = zext_ln1507_reg_3928;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        grp_modp_montymul_fu_797_p = zext_ln1507_fu_2269_p1;
    end else if (((1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state16))) begin
        grp_modp_montymul_fu_797_p = zext_ln2871_reg_3708;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_modp_montymul_fu_797_p = zext_ln2871_fu_1544_p1;
    end else begin
        grp_modp_montymul_fu_797_p = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state48) | ((icmp_ln781_fu_2444_p2 == 1'd0) & (icmp_ln779_fu_2428_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state38)))) begin
        grp_modp_montymul_fu_797_p0i = zext_ln1507_1_reg_3944;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        grp_modp_montymul_fu_797_p0i = zext_ln1507_1_fu_2311_p1;
    end else if (((1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state16))) begin
        grp_modp_montymul_fu_797_p0i = zext_ln2871_1_reg_3714;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_modp_montymul_fu_797_p0i = zext_ln2871_1_fu_1548_p1;
    end else begin
        grp_modp_montymul_fu_797_p0i = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln779_fu_2428_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state38))) begin
        grp_modp_montymul_fu_805_a = r_16_reg_597;
    end else if (((1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state10))) begin
        grp_modp_montymul_fu_805_a = grp_modp_montymul_fu_255_p_dout0;
    end else begin
        grp_modp_montymul_fu_805_a = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state56)) begin
        grp_modp_montymul_fu_805_b = zext_ln757_11_reg_3955;
    end else if (((icmp_ln779_fu_2428_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state38))) begin
        grp_modp_montymul_fu_805_b = r_16_reg_597;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        grp_modp_montymul_fu_805_b = zext_ln757_12_reg_3754;
    end else if (((1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state10))) begin
        grp_modp_montymul_fu_805_b = grp_modp_montymul_fu_255_p_dout0;
    end else begin
        grp_modp_montymul_fu_805_b = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state36) | ((icmp_ln779_fu_2428_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state38)))) begin
        grp_modp_montymul_fu_805_p = zext_ln1507_reg_3928;
    end else if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state10))) begin
        grp_modp_montymul_fu_805_p = zext_ln2871_reg_3708;
    end else begin
        grp_modp_montymul_fu_805_p = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state36) | ((icmp_ln779_fu_2428_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state38)))) begin
        grp_modp_montymul_fu_805_p0i = zext_ln1507_1_reg_3944;
    end else if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state10))) begin
        grp_modp_montymul_fu_805_p0i = zext_ln2871_1_reg_3714;
    end else begin
        grp_modp_montymul_fu_805_p0i = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        grp_zint_rebuild_CRT_1_fu_780_xx = x_61_reg_3510;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        grp_zint_rebuild_CRT_1_fu_780_xx = add_ln2841_reg_3481;
    end else begin
        grp_zint_rebuild_CRT_1_fu_780_xx = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln2961_fu_3211_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state55))) begin
        vla18_address0 = zext_ln2965_fu_3284_p1;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        vla18_address0 = zext_ln2958_fu_3195_p1;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        vla18_address0 = zext_ln1524_1_fu_2954_p1;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        vla18_address0 = zext_ln2951_fu_2818_p1;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        vla18_address0 = zext_ln2944_fu_2742_p1;
    end else if (((icmp_ln2904_fu_2038_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state22))) begin
        vla18_address0 = zext_ln2907_fu_2098_p1;
    end else if (((icmp_ln2886_fu_1780_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state15))) begin
        vla18_address0 = zext_ln2890_fu_1874_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        vla18_address0 = zext_ln2881_1_fu_1701_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        vla18_address0 = zext_ln2881_fu_1660_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        vla18_address0 = p_cast4_cast_fu_1400_p1;
    end else if (((compare_n_to_0_reg_3558 == 1'd0) & (compare_src_dst_reg_3554 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        vla18_address0 = p_cast7_cast_fu_1343_p1;
    end else if (((compare_n_to_0_reg_3558 == 1'd0) & (compare_src_dst_reg_3554 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        vla18_address0 = p_cast12_cast_fu_1288_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        vla18_address0 = p_cast9_cast_fu_1210_p1;
    end else if (((1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state27) | ((in_ntt == 1'd1) & (1'b1 == ap_CS_fsm_state18)) | ((in_ntt == 1'd1) & (1'b1 == ap_CS_fsm_state25)) | ((1'b1 == ap_CS_fsm_state60) & (out_ntt == 1'd0)) | ((1'b1 == ap_CS_fsm_state29) & (out_ntt == 1'd0)))) begin
        vla18_address0 = grp_modp_iNTT2_ext_1_fu_854_vla18_address0;
    end else if (((1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state46) | ((in_ntt == 1'd0) & (1'b1 == ap_CS_fsm_state21)) | ((in_ntt == 1'd0) & (1'b1 == ap_CS_fsm_state14)))) begin
        vla18_address0 = grp_modp_NTT2_ext_1_fu_841_vla18_address0;
    end else if (((1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state10))) begin
        vla18_address0 = grp_modp_mkgm2_1_fu_826_vla18_address0;
    end else if (((1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state32))) begin
        vla18_address0 = grp_zint_rebuild_CRT_1_fu_780_vla18_address0;
    end else begin
        vla18_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state57)) begin
        vla18_address1 = zext_ln2967_fu_3343_p1;
    end else if (((icmp_ln2961_fu_3211_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state55))) begin
        vla18_address1 = zext_ln2966_fu_3323_p1;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        vla18_address1 = zext_ln1544_5_fu_3086_p1;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        vla18_address1 = zext_ln2953_fu_2893_p1;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        vla18_address1 = zext_ln2952_fu_2857_p1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        vla18_address1 = zext_ln1544_fu_2634_p1;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        vla18_address1 = zext_ln1524_fu_2502_p1;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        vla18_address1 = zext_ln2909_fu_2169_p1;
    end else if (((icmp_ln2904_fu_2038_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state22))) begin
        vla18_address1 = zext_ln2908_fu_2137_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        vla18_address1 = zext_ln2899_1_fu_2016_p1;
    end else if (((icmp_ln2898_fu_1920_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state19))) begin
        vla18_address1 = zext_ln2899_fu_1963_p1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        vla18_address1 = zext_ln2891_fu_1911_p1;
    end else if (((icmp_ln2886_fu_1780_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state15))) begin
        vla18_address1 = zext_ln2889_fu_1835_p1;
    end else if (((1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state27) | ((in_ntt == 1'd1) & (1'b1 == ap_CS_fsm_state18)) | ((in_ntt == 1'd1) & (1'b1 == ap_CS_fsm_state25)) | ((1'b1 == ap_CS_fsm_state60) & (out_ntt == 1'd0)) | ((1'b1 == ap_CS_fsm_state29) & (out_ntt == 1'd0)))) begin
        vla18_address1 = grp_modp_iNTT2_ext_1_fu_854_vla18_address1;
    end else if (((1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state46) | ((in_ntt == 1'd0) & (1'b1 == ap_CS_fsm_state21)) | ((in_ntt == 1'd0) & (1'b1 == ap_CS_fsm_state14)))) begin
        vla18_address1 = grp_modp_NTT2_ext_1_fu_841_vla18_address1;
    end else if (((1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state32))) begin
        vla18_address1 = grp_zint_rebuild_CRT_1_fu_780_vla18_address1;
    end else begin
        vla18_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state3) | ((icmp_ln2961_fu_3211_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state55)) | ((icmp_ln2904_fu_2038_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state22)) | ((icmp_ln2886_fu_1780_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state15)) | ((compare_n_to_0_reg_3558 == 1'd0) & (compare_src_dst_reg_3554 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | ((compare_n_to_0_reg_3558 == 1'd0) & (compare_src_dst_reg_3554 == 1'd1) & (1'b1 == ap_CS_fsm_state4)))) begin
        vla18_ce0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state27) | ((in_ntt == 1'd1) & (1'b1 == ap_CS_fsm_state18)) | ((in_ntt == 1'd1) & (1'b1 == ap_CS_fsm_state25)) | ((1'b1 == ap_CS_fsm_state60) & (out_ntt == 1'd0)) | ((1'b1 == ap_CS_fsm_state29) & (out_ntt == 1'd0)))) begin
        vla18_ce0 = grp_modp_iNTT2_ext_1_fu_854_vla18_ce0;
    end else if (((1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state46) | ((in_ntt == 1'd0) & (1'b1 == ap_CS_fsm_state21)) | ((in_ntt == 1'd0) & (1'b1 == ap_CS_fsm_state14)))) begin
        vla18_ce0 = grp_modp_NTT2_ext_1_fu_841_vla18_ce0;
    end else if (((1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state10))) begin
        vla18_ce0 = grp_modp_mkgm2_1_fu_826_vla18_ce0;
    end else if (((1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state32))) begin
        vla18_ce0 = grp_zint_rebuild_CRT_1_fu_780_vla18_ce0;
    end else begin
        vla18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state43) | ((icmp_ln2961_fu_3211_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state55)) | ((icmp_ln2904_fu_2038_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state22)) | ((icmp_ln2898_fu_1920_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state19)) | ((icmp_ln2886_fu_1780_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state15)))) begin
        vla18_ce1 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state27) | ((in_ntt == 1'd1) & (1'b1 == ap_CS_fsm_state18)) | ((in_ntt == 1'd1) & (1'b1 == ap_CS_fsm_state25)) | ((1'b1 == ap_CS_fsm_state60) & (out_ntt == 1'd0)) | ((1'b1 == ap_CS_fsm_state29) & (out_ntt == 1'd0)))) begin
        vla18_ce1 = grp_modp_iNTT2_ext_1_fu_854_vla18_ce1;
    end else if (((1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state46) | ((in_ntt == 1'd0) & (1'b1 == ap_CS_fsm_state21)) | ((in_ntt == 1'd0) & (1'b1 == ap_CS_fsm_state14)))) begin
        vla18_ce1 = grp_modp_NTT2_ext_1_fu_841_vla18_ce1;
    end else if (((1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state32))) begin
        vla18_ce1 = grp_zint_rebuild_CRT_1_fu_780_vla18_ce1;
    end else begin
        vla18_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state53)) begin
        vla18_d0 = z_123_fu_3188_p2;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        vla18_d0 = z_121_fu_2708_p2;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        vla18_d0 = vla18_q0;
    end else if (((compare_n_to_0_reg_3558 == 1'd0) & (compare_src_dst_reg_3554 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        vla18_d0 = empty_345_fu_1336_p2;
    end else if (((compare_n_to_0_reg_3558 == 1'd0) & (compare_src_dst_reg_3554 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        vla18_d0 = empty_356_fu_1281_p2;
    end else if (((1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state27) | ((in_ntt == 1'd1) & (1'b1 == ap_CS_fsm_state18)) | ((in_ntt == 1'd1) & (1'b1 == ap_CS_fsm_state25)) | ((1'b1 == ap_CS_fsm_state60) & (out_ntt == 1'd0)) | ((1'b1 == ap_CS_fsm_state29) & (out_ntt == 1'd0)))) begin
        vla18_d0 = grp_modp_iNTT2_ext_1_fu_854_vla18_d0;
    end else if (((1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state46) | ((in_ntt == 1'd0) & (1'b1 == ap_CS_fsm_state21)) | ((in_ntt == 1'd0) & (1'b1 == ap_CS_fsm_state14)))) begin
        vla18_d0 = grp_modp_NTT2_ext_1_fu_841_vla18_d0;
    end else if (((1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state10))) begin
        vla18_d0 = grp_modp_mkgm2_1_fu_826_vla18_d0;
    end else if (((1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state32))) begin
        vla18_d0 = grp_zint_rebuild_CRT_1_fu_780_vla18_d0;
    end else begin
        vla18_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state24))) begin
        vla18_d1 = reg_899;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        vla18_d1 = vla18_q1;
    end else if (((1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state17))) begin
        vla18_d1 = grp_modp_montymul_fu_255_p_dout0;
    end else if (((1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state27) | ((in_ntt == 1'd1) & (1'b1 == ap_CS_fsm_state18)) | ((in_ntt == 1'd1) & (1'b1 == ap_CS_fsm_state25)) | ((1'b1 == ap_CS_fsm_state60) & (out_ntt == 1'd0)) | ((1'b1 == ap_CS_fsm_state29) & (out_ntt == 1'd0)))) begin
        vla18_d1 = grp_modp_iNTT2_ext_1_fu_854_vla18_d1;
    end else if (((1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state46) | ((in_ntt == 1'd0) & (1'b1 == ap_CS_fsm_state21)) | ((in_ntt == 1'd0) & (1'b1 == ap_CS_fsm_state14)))) begin
        vla18_d1 = grp_modp_NTT2_ext_1_fu_841_vla18_d1;
    end else if (((1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state32))) begin
        vla18_d1 = grp_zint_rebuild_CRT_1_fu_780_vla18_d1;
    end else begin
        vla18_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state12))) begin
        vla18_we0 = 4'd15;
    end else if (((compare_n_to_0_reg_3558 == 1'd0) & (compare_src_dst_reg_3554 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        vla18_we0 = empty_344_fu_1329_p2;
    end else if (((compare_n_to_0_reg_3558 == 1'd0) & (compare_src_dst_reg_3554 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        vla18_we0 = empty_355_fu_1274_p2;
    end else if (((1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state27) | ((in_ntt == 1'd1) & (1'b1 == ap_CS_fsm_state18)) | ((in_ntt == 1'd1) & (1'b1 == ap_CS_fsm_state25)) | ((1'b1 == ap_CS_fsm_state60) & (out_ntt == 1'd0)) | ((1'b1 == ap_CS_fsm_state29) & (out_ntt == 1'd0)))) begin
        vla18_we0 = grp_modp_iNTT2_ext_1_fu_854_vla18_we0;
    end else if (((1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state46) | ((in_ntt == 1'd0) & (1'b1 == ap_CS_fsm_state21)) | ((in_ntt == 1'd0) & (1'b1 == ap_CS_fsm_state14)))) begin
        vla18_we0 = grp_modp_NTT2_ext_1_fu_841_vla18_we0;
    end else if (((1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state10))) begin
        vla18_we0 = grp_modp_mkgm2_1_fu_826_vla18_we0;
    end else if (((1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state32))) begin
        vla18_we0 = grp_zint_rebuild_CRT_1_fu_780_vla18_we0;
    end else begin
        vla18_we0 = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state17))) begin
        vla18_we1 = 4'd15;
    end else if (((1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state27) | ((in_ntt == 1'd1) & (1'b1 == ap_CS_fsm_state18)) | ((in_ntt == 1'd1) & (1'b1 == ap_CS_fsm_state25)) | ((1'b1 == ap_CS_fsm_state60) & (out_ntt == 1'd0)) | ((1'b1 == ap_CS_fsm_state29) & (out_ntt == 1'd0)))) begin
        vla18_we1 = grp_modp_iNTT2_ext_1_fu_854_vla18_we1;
    end else if (((1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state46) | ((in_ntt == 1'd0) & (1'b1 == ap_CS_fsm_state21)) | ((in_ntt == 1'd0) & (1'b1 == ap_CS_fsm_state14)))) begin
        vla18_we1 = grp_modp_NTT2_ext_1_fu_841_vla18_we1;
    end else if (((1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state32))) begin
        vla18_we1 = grp_zint_rebuild_CRT_1_fu_780_vla18_we1;
    end else begin
        vla18_we1 = 4'd0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((compare_n_to_0_fu_1154_p2 == 1'd0) & (compare_src_dst_fu_1148_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else if (((compare_n_to_0_fu_1154_p2 == 1'd0) & (compare_src_dst_fu_1148_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (((compare_n_to_0_reg_3558 == 1'd1) | ((empty_346_fu_1347_p2 == 1'd1) & (compare_src_dst_reg_3554 == 1'd1))) | ((empty_357_reg_3607 == 1'd1) & (compare_src_dst_reg_3554 == 1'd0))))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else if (((empty_346_fu_1347_p2 == 1'd0) & (compare_n_to_0_reg_3558 == 1'd0) & (compare_src_dst_reg_3554 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state6 : begin
            if (((icmp_ln2869_fu_1438_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            if (((grp_modp_mkgm2_1_fu_826_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state11 : begin
            if (((icmp_ln2880_fu_1617_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state11))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            if (((1'b0 == ap_block_state14_on_subcall_done) & (1'b1 == ap_CS_fsm_state14))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state15 : begin
            if (((icmp_ln2886_fu_1780_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state15))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state18 : begin
            if (((1'b0 == ap_block_state18_on_subcall_done) & (1'b1 == ap_CS_fsm_state18))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end
        end
        ap_ST_fsm_state19 : begin
            if (((icmp_ln2898_fu_1920_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state19))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state21 : begin
            if (((1'b0 == ap_block_state21_on_subcall_done) & (1'b1 == ap_CS_fsm_state21))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end
        end
        ap_ST_fsm_state22 : begin
            if (((icmp_ln2904_fu_2038_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state22))) begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state25 : begin
            if (((1'b0 == ap_block_state25_on_subcall_done) & (1'b1 == ap_CS_fsm_state25) & (out_ntt_read_read_fu_200_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end else if (((1'b0 == ap_block_state25_on_subcall_done) & (1'b1 == ap_CS_fsm_state25) & (out_ntt == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            if (((grp_modp_iNTT2_ext_1_fu_854_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state27))) begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            if (((1'b0 == ap_block_state29_on_subcall_done) & (1'b1 == ap_CS_fsm_state29))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end
        end
        ap_ST_fsm_state30 : begin
            if (((grp_zint_rebuild_CRT_1_fu_780_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state30))) begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            if (((grp_zint_rebuild_CRT_1_fu_780_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state32))) begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end
        end
        ap_ST_fsm_state33 : begin
            if (((icmp_ln2932_fu_2210_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state33))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state34;
            end
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            if (((icmp_ln779_fu_2428_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state38))) begin
                ap_NS_fsm = ap_ST_fsm_state39;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state40;
            end
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            if (((grp_modp_mkgm2_1_fu_826_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state41))) begin
                ap_NS_fsm = ap_ST_fsm_state42;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state41;
            end
        end
        ap_ST_fsm_state42 : begin
            if (((icmp_ln2943_fu_2450_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state42))) begin
                ap_NS_fsm = ap_ST_fsm_state43;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state46;
            end
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            if (((icmp_ln1520_reg_4011 == 1'd1) & (1'b1 == ap_CS_fsm_state44))) begin
                ap_NS_fsm = ap_ST_fsm_state45;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state43;
            end
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state46 : begin
            if (((grp_modp_NTT2_ext_1_fu_841_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state46))) begin
                ap_NS_fsm = ap_ST_fsm_state47;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state46;
            end
        end
        ap_ST_fsm_state47 : begin
            if (((icmp_ln2947_fu_2763_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state47))) begin
                ap_NS_fsm = ap_ST_fsm_state50;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state48;
            end
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state50 : begin
            if (((icmp_ln2956_fu_2898_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state50))) begin
                ap_NS_fsm = ap_ST_fsm_state51;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state54;
            end
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            if (((icmp_ln1520_1_reg_4108 == 1'd1) & (1'b1 == ap_CS_fsm_state52))) begin
                ap_NS_fsm = ap_ST_fsm_state53;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state51;
            end
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state54 : begin
            if (((grp_modp_NTT2_ext_1_fu_841_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state54))) begin
                ap_NS_fsm = ap_ST_fsm_state55;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state54;
            end
        end
        ap_ST_fsm_state55 : begin
            if (((icmp_ln2961_fu_3211_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state55) & (out_ntt_read_read_fu_200_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state60;
            end else if (((icmp_ln2961_fu_3211_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state55) & (out_ntt == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state58;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state56;
            end
        end
        ap_ST_fsm_state56 : begin
            ap_NS_fsm = ap_ST_fsm_state57;
        end
        ap_ST_fsm_state57 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state58 : begin
            if (((grp_modp_iNTT2_ext_1_fu_854_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state58))) begin
                ap_NS_fsm = ap_ST_fsm_state59;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state58;
            end
        end
        ap_ST_fsm_state59 : begin
            ap_NS_fsm = ap_ST_fsm_state60;
        end
        ap_ST_fsm_state60 : begin
            if (((1'b0 == ap_block_state60_on_subcall_done) & (1'b1 == ap_CS_fsm_state60))) begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state60;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign MAX_BL_SMALL_address0 = zext_ln2850_fu_917_p1;

assign MAX_BL_SMALL_address1 = zext_ln2849_fu_906_p1;

assign add_ln152431_fu_2474_p2 = (add_ln1524_fu_2469_p2 + trunc_ln2935_reg_3996);

assign add_ln1524_3_fu_2487_p2 = (shl_ln80_fu_2479_p3 + empty_reg_3383);

assign add_ln1524_4_fu_2921_p2 = ($signed(add_ln2859_1_reg_3504) + $signed(sext_ln1524_fu_2917_p1));

assign add_ln1524_5_fu_2939_p2 = (shl_ln1524_1_fu_2931_p3 + empty_reg_3383);

assign add_ln1524_6_fu_2926_p2 = (add_ln1524_4_fu_2921_p2 + trunc_ln2935_2_reg_4087);

assign add_ln1524_fu_2469_p2 = ($signed(trunc_ln2859_1_reg_3493) + $signed(sext_ln1524_1_fu_2465_p1));

assign add_ln1544_3_fu_2619_p2 = (shl_ln84_fu_2611_p3 + empty_reg_3383);

assign add_ln1544_4_fu_3058_p2 = (trunc_ln2956_fu_3054_p1 + zext_ln2932_reg_3887);

assign add_ln1544_5_fu_3071_p2 = (shl_ln1544_1_fu_3063_p3 + empty_reg_3383);

assign add_ln1544_fu_2606_p2 = (trunc_ln2943_fu_2602_p1 + zext_ln2932_reg_3887);

assign add_ln2841_fu_1012_p2 = (trunc_ln2858_1_fu_998_p3 + empty_fu_922_p1);

assign add_ln2850_fu_911_p2 = (depth + 4'd1);

assign add_ln2859_1_fu_1054_p2 = (trunc_ln2859_1_fu_1032_p3 + trunc_ln2859_2_fu_1044_p1);

assign add_ln2859_fu_1048_p2 = (shl_ln2859_2_fu_1024_p3 + trunc_ln2859_fu_1040_p1);

assign add_ln2860_fu_1074_p2 = (add_ln2859_1_fu_1054_p2 + trunc_ln2859_2_fu_1044_p1);

assign add_ln2861_fu_1098_p2 = (add_ln2860_fu_1074_p2 + trunc_ln2861_fu_1094_p1);

assign add_ln2862_fu_1118_p2 = (add_ln2861_fu_1098_p2 + trunc_ln2861_fu_1094_p1);

assign add_ln2872_1_fu_1632_p2 = (trunc_ln2872_fu_1628_p1 + add_ln2872_reg_3720);

assign add_ln2872_3_fu_1884_p2 = (trunc_ln2872_1_reg_3773 + zext_ln2869_1_reg_3648);

assign add_ln2872_5_fu_1916_p2 = (zext_ln2869_1_reg_3648 + add_ln2859_1_reg_3504);

assign add_ln2872_6_fu_1935_p2 = (trunc_ln2872_2_fu_1931_p1 + add_ln2872_5_reg_3793);

assign add_ln2872_8_fu_2053_p2 = (trunc_ln2872_3_fu_2049_p1 + add_ln2872_9_reg_3827);

assign add_ln2872_9_fu_2021_p2 = (zext_ln2869_1_reg_3648 + trunc_ln2858_reg_3475);

assign add_ln2872_fu_1613_p2 = (zext_ln2869_1_reg_3648 + trunc_ln2859_1_reg_3493);

assign add_ln2880_2_fu_1669_p2 = (zext_ln1510_reg_3442 + idx_reg_509);

assign add_ln2881_1_fu_1686_p2 = (shl_ln75_fu_1678_p3 + empty_reg_3383);

assign add_ln2881_fu_1674_p2 = (trunc_ln2881_reg_3739 + add_ln2862_reg_3528);

assign add_ln2886_1_fu_1879_p2 = (zext_ln2840_reg_3462 + idx177_reg_531);

assign add_ln2889_1_fu_1820_p2 = (shl_ln2889_1_fu_1812_p3 + empty_reg_3383);

assign add_ln2889_fu_1807_p2 = (shl_ln78_fu_1799_p3 + add_ln2862_reg_3528);

assign add_ln2890_1_fu_1859_p2 = (shl_ln79_fu_1851_p3 + empty_reg_3383);

assign add_ln2890_fu_1846_p2 = (or_ln2890_fu_1840_p2 + add_ln2862_reg_3528);

assign add_ln2898_2_fu_1972_p2 = (zext_ln1510_reg_3442 + idx179_reg_553);

assign add_ln2899_1_fu_2001_p2 = (shl_ln87_fu_1993_p3 + empty_reg_3383);

assign add_ln2899_fu_1989_p2 = (trunc_ln2899_reg_3812 + add_ln2862_reg_3528);

assign add_ln2904_1_fu_2142_p2 = (zext_ln2840_reg_3462 + idx181_reg_575);

assign add_ln2907_1_fu_2083_p2 = (shl_ln2907_1_fu_2075_p3 + empty_reg_3383);

assign add_ln2907_fu_2070_p2 = (shl_ln93_fu_2062_p3 + add_ln2862_reg_3528);

assign add_ln2908_1_fu_2122_p2 = (shl_ln94_fu_2114_p3 + empty_reg_3383);

assign add_ln2908_fu_2109_p2 = (or_ln2908_fu_2103_p2 + add_ln2862_reg_3528);

assign add_ln2935_2_fu_3226_p2 = (trunc_ln2935_3_fu_3222_p1 + add_ln2935_3_reg_4092);

assign add_ln2935_3_fu_2913_p2 = (zext_ln2932_2_reg_3901 + trunc_ln2858_reg_3475);

assign add_ln2935_fu_2867_p2 = (trunc_ln2935_1_reg_4054 + zext_ln2932_2_reg_3901);

assign add_ln2943_1_fu_2643_p2 = (zext_ln1510_reg_3442 + idx183_reg_650);

assign add_ln2943_fu_2648_p2 = (x_assign_cast26_reg_3875 + indvars_iv62_reg_628);

assign add_ln2944_1_fu_2727_p2 = (shl_ln85_fu_2719_p3 + empty_reg_3383);

assign add_ln2944_fu_2715_p2 = (trunc_ln2944_reg_4026 + add_ln2862_reg_3528);

assign add_ln2947_1_fu_2862_p2 = (zext_ln2840_reg_3462 + idx185_reg_693);

assign add_ln2951_1_fu_2803_p2 = (shl_ln2951_1_fu_2795_p3 + empty_reg_3383);

assign add_ln2951_fu_2790_p2 = (shl_ln82_fu_2782_p3 + add_ln2862_reg_3528);

assign add_ln2952_1_fu_2842_p2 = (shl_ln83_fu_2834_p3 + empty_reg_3383);

assign add_ln2952_fu_2829_p2 = (or_ln2952_fu_2823_p2 + add_ln2862_reg_3528);

assign add_ln2956_1_fu_3123_p2 = (zext_ln1510_reg_3442 + idx187_reg_726);

assign add_ln2956_fu_3128_p2 = (x_assign_cast26_reg_3875 + indvars_iv_reg_704);

assign add_ln2958_1_fu_3108_p2 = (shl_ln92_fu_3100_p3 + empty_reg_3383);

assign add_ln2958_fu_3095_p2 = (trunc_ln2958_fu_3091_p1 + add_ln2862_reg_3528);

assign add_ln2961_1_fu_3338_p2 = (zext_ln2840_reg_3462 + idx189_reg_769);

assign add_ln2965_1_fu_3269_p2 = (shl_ln2965_1_fu_3261_p3 + empty_reg_3383);

assign add_ln2965_fu_3256_p2 = (shl_ln90_fu_3248_p3 + add_ln2862_reg_3528);

assign add_ln2966_1_fu_3308_p2 = (shl_ln91_fu_3300_p3 + empty_reg_3383);

assign add_ln2966_fu_3295_p2 = (or_ln2966_fu_3289_p2 + add_ln2862_reg_3528);

assign add_ln685_16_fu_2560_p2 = (add_ln685_fu_2554_p2 + grp_fu_866_p2);

assign add_ln685_18_fu_3006_p2 = (w_62_fu_2971_p2 + zext_ln1521_1_fu_3002_p1);

assign add_ln685_19_fu_3012_p2 = (add_ln685_18_fu_3006_p2 + grp_fu_866_p2);

assign add_ln685_fu_2554_p2 = (w_fu_2519_p2 + zext_ln1521_fu_2550_p1);

assign add_ln757_4_fu_1744_p2 = (zext_ln2880_fu_1728_p1 + grp_modp_montymul_fu_265_p_dout0);

assign add_ln757_fu_2398_p2 = (zext_ln757_fu_2394_p1 + grp_modp_montymul_fu_265_p_dout0);

assign and_ln1525_1_fu_2992_p2 = (select_ln1525_1_fu_2984_p3 & reg_881);

assign and_ln1525_fu_2540_p2 = (select_ln1525_fu_2532_p3 & reg_881);

assign and_ln1544_1_fu_3147_p2 = (z_126_reg_606 & sext_ln1544_1_fu_3143_p1);

assign and_ln1544_fu_2667_p2 = (z_126_reg_606 & sext_ln1544_fu_2663_p1);

assign and_ln685_7_fu_2350_p2 = (select_ln685_9_fu_2342_p3 & reg_881);

assign and_ln685_8_fu_2582_p2 = (select_ln685_10_fu_2574_p3 & reg_881);

assign and_ln685_9_fu_3034_p2 = (select_ln685_11_fu_3026_p3 & reg_881);

assign and_ln685_fu_1591_p2 = (select_ln685_fu_1583_p3 & reg_881);

assign and_ln697_2_fu_3174_p2 = (select_ln697_3_fu_3166_p3 & reg_881);

assign and_ln697_fu_2694_p2 = (select_ln697_fu_2686_p3 & reg_881);

assign and_ln757_4_fu_1718_p2 = (select_ln757_4_fu_1710_p3 & reg_881);

assign and_ln757_fu_2384_p2 = (select_ln757_fu_2376_p3 & reg_881);

assign and_ln781_fu_2439_p2 = (u_133_reg_3865 & trunc_ln779_fu_2424_p1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_state44 = ap_CS_fsm[32'd43];

assign ap_CS_fsm_state45 = ap_CS_fsm[32'd44];

assign ap_CS_fsm_state46 = ap_CS_fsm[32'd45];

assign ap_CS_fsm_state47 = ap_CS_fsm[32'd46];

assign ap_CS_fsm_state48 = ap_CS_fsm[32'd47];

assign ap_CS_fsm_state49 = ap_CS_fsm[32'd48];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state50 = ap_CS_fsm[32'd49];

assign ap_CS_fsm_state51 = ap_CS_fsm[32'd50];

assign ap_CS_fsm_state52 = ap_CS_fsm[32'd51];

assign ap_CS_fsm_state53 = ap_CS_fsm[32'd52];

assign ap_CS_fsm_state54 = ap_CS_fsm[32'd53];

assign ap_CS_fsm_state55 = ap_CS_fsm[32'd54];

assign ap_CS_fsm_state56 = ap_CS_fsm[32'd55];

assign ap_CS_fsm_state57 = ap_CS_fsm[32'd56];

assign ap_CS_fsm_state58 = ap_CS_fsm[32'd57];

assign ap_CS_fsm_state59 = ap_CS_fsm[32'd58];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state60 = ap_CS_fsm[32'd59];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state14_on_subcall_done = ((grp_modp_NTT2_ext_1_fu_841_ap_done == 1'b0) & (in_ntt == 1'd0));
end

always @ (*) begin
    ap_block_state18_on_subcall_done = ((grp_modp_iNTT2_ext_1_fu_854_ap_done == 1'b0) & (in_ntt == 1'd1));
end

always @ (*) begin
    ap_block_state21_on_subcall_done = ((grp_modp_NTT2_ext_1_fu_841_ap_done == 1'b0) & (in_ntt == 1'd0));
end

always @ (*) begin
    ap_block_state25_on_subcall_done = ((grp_modp_iNTT2_ext_1_fu_854_ap_done == 1'b0) & (in_ntt == 1'd1));
end

always @ (*) begin
    ap_block_state29_on_subcall_done = ((grp_modp_iNTT2_ext_1_fu_854_ap_done == 1'b0) & (out_ntt == 1'd0));
end

always @ (*) begin
    ap_block_state60_on_subcall_done = ((grp_modp_iNTT2_ext_1_fu_854_ap_done == 1'b0) & (out_ntt == 1'd0));
end

assign compare_n_to_0_fu_1154_p2 = ((trunc_ln2863_fu_1138_p1 == 61'd0) ? 1'b1 : 1'b0);

assign compare_src_dst_fu_1148_p2 = ((fs_fu_1006_p2 > data) ? 1'b1 : 1'b0);

assign empty_336_fu_1169_p1 = data[1:0];

assign empty_337_fu_1371_p1 = empty_335_fu_182[1:0];

assign empty_338_fu_1375_p1 = empty_335_fu_182[14:0];

assign empty_339_fu_1385_p2 = (index_ptr_cast_fu_1379_p2 + empty_reg_3383);

assign empty_340_fu_1405_p2 = (tmp1_reg_3581 + empty_337_fu_1371_p1);

assign empty_341_fu_1312_p2 = vla18_q0 >> p_cast22_fu_1308_p1;

assign empty_342_fu_1318_p1 = empty_341_fu_1312_p2[7:0];

assign empty_343_fu_1410_p2 = (index_ptr_cast_fu_1379_p2 + add_ln2841_reg_3481);

assign empty_344_fu_1329_p2 = 4'd1 << p_cast23_fu_1326_p1;

assign empty_345_fu_1336_p2 = p_cast6_cast_fu_1322_p1 << p_cast22_fu_1308_p1;

assign empty_346_fu_1347_p2 = ((index_ptr_fu_1296_p2 == 64'd0) ? 1'b1 : 1'b0);

assign empty_347_fu_1160_p1 = data[1:0];

assign empty_348_fu_1187_p1 = index_ptr53_fu_178[14:0];

assign empty_349_fu_1191_p1 = index_ptr53_fu_178[1:0];

assign empty_350_fu_1195_p2 = (empty_348_fu_1187_p1 + empty_reg_3383);

assign empty_351_fu_1215_p2 = (empty_349_fu_1191_p1 + empty_347_reg_3569);

assign empty_352_fu_1257_p2 = vla18_q0 >> p_cast24_fu_1253_p1;

assign empty_353_fu_1263_p1 = empty_352_fu_1257_p2[7:0];

assign empty_354_fu_1220_p2 = (empty_348_fu_1187_p1 + add_ln2841_reg_3481);

assign empty_355_fu_1274_p2 = 4'd1 << p_cast25_fu_1271_p1;

assign empty_356_fu_1281_p2 = p_cast11_cast_fu_1267_p1 << p_cast24_fu_1253_p1;

assign empty_357_fu_1241_p2 = ((index_increment_fu_1235_p2 == shl_ln2863_reg_3549) ? 1'b1 : 1'b0);

assign empty_fu_922_p1 = data[14:0];

assign fs_fu_1006_p2 = (shl_ln_fu_986_p3 + data);

assign gm_fu_1088_p2 = (shl_ln69_fu_1080_p3 + empty_fu_922_p1);

assign grp_fu_866_p2 = (grp_modp_montymul_fu_255_p_dout0 - zext_ln1507_reg_3928);

assign grp_fu_871_p4 = {{vla18_q1[31:30]}};

assign grp_modp_NTT2_ext_1_fu_841_ap_start = grp_modp_NTT2_ext_1_fu_841_ap_start_reg;

assign grp_modp_iNTT2_ext_1_fu_854_ap_start = grp_modp_iNTT2_ext_1_fu_854_ap_start_reg;

assign grp_modp_mkgm2_1_fu_826_ap_start = grp_modp_mkgm2_1_fu_826_ap_start_reg;

assign grp_modp_montymul_fu_255_p_din1 = grp_modp_montymul_fu_797_a;

assign grp_modp_montymul_fu_255_p_din2 = grp_modp_montymul_fu_797_b;

assign grp_modp_montymul_fu_255_p_din3 = grp_modp_montymul_fu_797_p;

assign grp_modp_montymul_fu_255_p_din4 = grp_modp_montymul_fu_797_p0i;

assign grp_modp_montymul_fu_265_p_din1 = grp_modp_montymul_fu_805_a;

assign grp_modp_montymul_fu_265_p_din2 = grp_modp_montymul_fu_805_b;

assign grp_modp_montymul_fu_265_p_din3 = grp_modp_montymul_fu_805_p;

assign grp_modp_montymul_fu_265_p_din4 = grp_modp_montymul_fu_805_p0i;

assign grp_zint_rebuild_CRT_1_fu_780_ap_start = grp_zint_rebuild_CRT_1_fu_780_ap_start_reg;

assign i_15_fu_2433_p2 = (i_reg_586 + 32'd1);

assign icmp_ln1520_1_fu_2965_p2 = ((u_208_reg_738 == 9'd0) ? 1'b1 : 1'b0);

assign icmp_ln1520_fu_2513_p2 = ((u_reg_662 == 9'd0) ? 1'b1 : 1'b0);

assign icmp_ln2869_fu_1438_p2 = ((u_134_fu_186 == u_204_reg_3434) ? 1'b1 : 1'b0);

assign icmp_ln2880_fu_1617_p2 = ((v_reg_498 == n_reg_3417) ? 1'b1 : 1'b0);

assign icmp_ln2886_fu_1780_p2 = ((v_38_reg_520 == trunc_ln_reg_3426) ? 1'b1 : 1'b0);

assign icmp_ln2898_fu_1920_p2 = ((v_42_reg_542 == n_reg_3417) ? 1'b1 : 1'b0);

assign icmp_ln2904_fu_2038_p2 = ((v_48_reg_564 == trunc_ln_reg_3426) ? 1'b1 : 1'b0);

assign icmp_ln2932_fu_2210_p2 = ((u_135_fu_190 < tlen_reg_3457) ? 1'b1 : 1'b0);

assign icmp_ln2943_fu_2450_p2 = ((v_37_reg_638 == n_reg_3417) ? 1'b1 : 1'b0);

assign icmp_ln2947_fu_2763_p2 = ((v_40_reg_682 == trunc_ln_reg_3426) ? 1'b1 : 1'b0);

assign icmp_ln2956_fu_2898_p2 = ((v_44_reg_714 == n_reg_3417) ? 1'b1 : 1'b0);

assign icmp_ln2961_fu_3211_p2 = ((v_46_reg_758 == trunc_ln_reg_3426) ? 1'b1 : 1'b0);

assign icmp_ln779_fu_2428_p2 = ((shl_ln779_fu_2418_p2 > x_assign_95_cast_reg_3870) ? 1'b1 : 1'b0);

assign icmp_ln781_fu_2444_p2 = ((and_ln781_fu_2439_p2 == 8'd0) ? 1'b1 : 1'b0);

assign igm_fu_1112_p2 = (shl_ln70_fu_1104_p3 + empty_fu_922_p1);

assign index_increment_fu_1235_p2 = (index_ptr53_fu_178 + 64'd1);

assign index_ptr_cast_fu_1379_p2 = ($signed(empty_338_fu_1375_p1) + $signed(15'd32767));

assign index_ptr_fu_1296_p2 = ($signed(empty_335_fu_182) + $signed(64'd18446744073709551615));

assign lshr_ln1524_1_fu_2944_p4 = {{add_ln1524_5_fu_2939_p2[14:2]}};

assign lshr_ln1544_3_fu_2624_p4 = {{add_ln1544_3_fu_2619_p2[14:2]}};

assign lshr_ln1544_4_fu_3076_p4 = {{add_ln1544_5_fu_3071_p2[14:2]}};

assign lshr_ln2881_1_fu_1691_p4 = {{add_ln2881_1_fu_1686_p2[14:2]}};

assign lshr_ln2899_1_fu_2006_p4 = {{add_ln2899_1_fu_2001_p2[14:2]}};

assign lshr_ln68_fu_1825_p4 = {{add_ln2889_1_fu_1820_p2[14:2]}};

assign lshr_ln69_fu_1864_p4 = {{add_ln2890_1_fu_1859_p2[14:2]}};

assign lshr_ln70_fu_1901_p4 = {{x_50_fu_1896_p2[14:2]}};

assign lshr_ln71_fu_2492_p4 = {{add_ln1524_3_fu_2487_p2[14:2]}};

assign lshr_ln72_fu_2808_p4 = {{add_ln2951_1_fu_2803_p2[14:2]}};

assign lshr_ln73_fu_2847_p4 = {{add_ln2952_1_fu_2842_p2[14:2]}};

assign lshr_ln74_fu_2883_p4 = {{x_53_fu_2878_p2[14:2]}};

assign lshr_ln75_fu_2732_p4 = {{add_ln2944_1_fu_2727_p2[14:2]}};

assign lshr_ln76_fu_1953_p4 = {{x_54_fu_1948_p2[14:2]}};

assign lshr_ln77_fu_3274_p4 = {{add_ln2965_1_fu_3269_p2[14:2]}};

assign lshr_ln78_fu_3313_p4 = {{add_ln2966_1_fu_3308_p2[14:2]}};

assign lshr_ln81_fu_2088_p4 = {{add_ln2907_1_fu_2083_p2[14:2]}};

assign lshr_ln82_fu_2127_p4 = {{add_ln2908_1_fu_2122_p2[14:2]}};

assign lshr_ln83_fu_2159_p4 = {{x_60_fu_2154_p2[14:2]}};

assign lshr_ln_fu_1650_p4 = {{x_fu_1645_p2[14:2]}};

assign mul_ln2858_fu_976_p0 = mul_ln2858_fu_976_p00;

assign mul_ln2858_fu_976_p00 = MAX_BL_SMALL_q0;

assign mul_ln2858_fu_976_p1 = {{n_fu_930_p2[61:1]}};

assign mul_ln656_14_fu_2233_p0 = sext_ln1507_fu_2219_p1;

assign mul_ln656_14_fu_2233_p1 = zext_ln656_4_fu_2229_p1;

assign mul_ln656_fu_1471_p1 = zext_ln656_fu_1467_p1;

assign mul_ln657_14_fu_2251_p0 = sext_ln1507_fu_2219_p1;

assign mul_ln657_fu_1489_p0 = sext_ln2871_reg_3686;

assign mul_ln658_14_fu_2273_p0 = sext_ln1507_reg_3915;

assign mul_ln658_fu_1504_p0 = sext_ln2871_reg_3686;

assign mul_ln659_5_fu_2288_p0 = sext_ln1507_reg_3915;

assign mul_ln659_fu_1521_p0 = sext_ln2871_reg_3686;

assign n_fu_930_p2 = 64'd1 << zext_ln2847_fu_926_p1;

assign or_ln2890_fu_1840_p2 = (shl_ln78_fu_1799_p3 | 13'd1);

assign or_ln2908_fu_2103_p2 = (shl_ln93_fu_2062_p3 | 13'd1);

assign or_ln2952_fu_2823_p2 = (shl_ln82_fu_2782_p3 | 13'd1);

assign or_ln2966_fu_3289_p2 = (shl_ln90_fu_3248_p3 | 13'd1);

assign out_ntt_read_read_fu_200_p2 = out_ntt;

assign p0i_4_fu_2305_p0 = (31'd2 - mul_ln659_5_fu_2288_p2);

assign p0i_4_fu_2305_p1 = ($signed(31'd0) - $signed(y_69_fu_2283_p2));

assign p0i_fu_1538_p0 = (31'd2 - mul_ln659_fu_1521_p2);

assign p0i_fu_1538_p1 = ($signed(31'd0) - $signed(y_65_fu_1515_p2));

assign p_cast11_cast_fu_1267_p1 = empty_353_fu_1263_p1;

assign p_cast12_cast_fu_1288_p1 = tmp_169_reg_3597;

assign p_cast22_fu_1308_p1 = tmp_165_fu_1301_p3;

assign p_cast23_fu_1326_p1 = empty_340_reg_3634;

assign p_cast24_fu_1253_p1 = tmp_168_fu_1246_p3;

assign p_cast25_fu_1271_p1 = empty_351_reg_3591;

assign p_cast4_cast_fu_1400_p1 = tmp_164_fu_1390_p4;

assign p_cast6_cast_fu_1322_p1 = empty_342_fu_1318_p1;

assign p_cast7_cast_fu_1343_p1 = tmp_166_reg_3640;

assign p_cast9_cast_fu_1210_p1 = tmp_167_fu_1200_p4;

assign r_17_fu_2404_p4 = {{add_ln757_fu_2398_p2[31:1]}};

assign select_ln1525_1_fu_2984_p3 = ((tmp_200_fu_2976_p3[0:0] == 1'b1) ? 25'd33554431 : 25'd0);

assign select_ln1525_fu_2532_p3 = ((tmp_197_fu_2524_p3[0:0] == 1'b1) ? 25'd33554431 : 25'd0);

assign select_ln685_10_fu_2574_p3 = ((tmp_198_fu_2566_p3[0:0] == 1'b1) ? 25'd33554431 : 25'd0);

assign select_ln685_11_fu_3026_p3 = ((tmp_201_fu_3018_p3[0:0] == 1'b1) ? 25'd33554431 : 25'd0);

assign select_ln685_9_fu_2342_p3 = ((tmp_196_fu_2334_p3[0:0] == 1'b1) ? 25'd33554431 : 25'd0);

assign select_ln685_fu_1583_p3 = ((tmp_195_fu_1575_p3[0:0] == 1'b1) ? 25'd33554431 : 25'd0);

assign select_ln697_3_fu_3166_p3 = ((tmp_202_fu_3158_p3[0:0] == 1'b1) ? 25'd33554431 : 25'd0);

assign select_ln697_fu_2686_p3 = ((tmp_199_fu_2678_p3[0:0] == 1'b1) ? 25'd33554431 : 25'd0);

assign select_ln757_4_fu_1710_p3 = ((trunc_ln757_fu_1706_p1[0:0] == 1'b1) ? 25'd33554431 : 25'd0);

assign select_ln757_fu_2376_p3 = ((trunc_ln735_fu_2372_p1[0:0] == 1'b1) ? 25'd33554431 : 25'd0);

assign sext_ln1507_fu_2219_p0 = PRIMES_p_q0;

assign sext_ln1507_fu_2219_p1 = sext_ln1507_fu_2219_p0;

assign sext_ln1521_1_fu_2998_p1 = $signed(and_ln1525_1_fu_2992_p2);

assign sext_ln1521_fu_2546_p1 = $signed(and_ln1525_fu_2540_p2);

assign sext_ln1524_1_fu_2465_p1 = u_reg_662;

assign sext_ln1524_fu_2917_p1 = u_208_reg_738;

assign sext_ln1544_1_fu_3143_p1 = $signed(sub_ln1544_1_fu_3137_p2);

assign sext_ln1544_fu_2663_p1 = $signed(sub_ln1544_fu_2657_p2);

assign sext_ln2871_fu_1457_p0 = PRIMES_p_q0;

assign sext_ln2871_fu_1457_p1 = sext_ln2871_fu_1457_p0;

assign sext_ln2880_fu_1724_p1 = $signed(and_ln757_4_fu_1718_p2);

assign sext_ln685_7_fu_2356_p1 = $signed(and_ln685_7_fu_2350_p2);

assign sext_ln685_8_fu_2588_p1 = $signed(and_ln685_8_fu_2582_p2);

assign sext_ln685_9_fu_3040_p1 = $signed(and_ln685_9_fu_3034_p2);

assign sext_ln685_fu_1597_p1 = $signed(and_ln685_fu_1591_p2);

assign sext_ln697_2_fu_3180_p1 = $signed(and_ln697_2_fu_3174_p2);

assign sext_ln697_fu_2700_p1 = $signed(and_ln697_fu_2694_p2);

assign sext_ln757_fu_2390_p1 = $signed(and_ln757_fu_2384_p2);

assign shl_ln1524_1_fu_2931_p3 = {{add_ln1524_6_fu_2926_p2}, {2'd0}};

assign shl_ln1544_1_fu_3063_p3 = {{add_ln1544_4_fu_3058_p2}, {2'd0}};

assign shl_ln2859_1_fu_1060_p3 = {{add_ln2859_1_fu_1054_p2}, {2'd0}};

assign shl_ln2859_2_fu_1024_p3 = {{mul_ln2858_fu_976_p2}, {1'd0}};

assign shl_ln2859_fu_1018_p2 = zext_ln1510_fu_956_p1 << zext_ln2847_fu_926_p1;

assign shl_ln2863_fu_1142_p2 = shl_ln2859_fu_1018_p2 << 64'd3;

assign shl_ln2872_1_fu_1888_p3 = {{add_ln2872_3_fu_1884_p2}, {2'd0}};

assign shl_ln2872_2_fu_1940_p3 = {{add_ln2872_6_fu_1935_p2}, {2'd0}};

assign shl_ln2872_3_fu_2147_p3 = {{add_ln2872_8_reg_3845}, {2'd0}};

assign shl_ln2889_1_fu_1812_p3 = {{add_ln2889_fu_1807_p2}, {2'd0}};

assign shl_ln2907_1_fu_2075_p3 = {{add_ln2907_fu_2070_p2}, {2'd0}};

assign shl_ln2935_1_fu_3231_p3 = {{add_ln2935_2_fu_3226_p2}, {2'd0}};

assign shl_ln2951_1_fu_2795_p3 = {{add_ln2951_fu_2790_p2}, {2'd0}};

assign shl_ln2965_1_fu_3261_p3 = {{add_ln2965_fu_3256_p2}, {2'd0}};

assign shl_ln685_fu_2322_p2 = z_110_fu_2316_p2 << 32'd1;

assign shl_ln69_fu_1080_p3 = {{add_ln2860_fu_1074_p2}, {2'd0}};

assign shl_ln70_fu_1104_p3 = {{add_ln2861_fu_1098_p2}, {2'd0}};

assign shl_ln71_fu_1124_p3 = {{add_ln2862_fu_1118_p2}, {2'd0}};

assign shl_ln72_fu_1557_p3 = {{sub_ln685_6_fu_1552_p2}, {1'd0}};

assign shl_ln73_fu_1732_p3 = {{add_ln2872_reg_3720}, {2'd0}};

assign shl_ln74_fu_1637_p3 = {{add_ln2872_1_fu_1632_p2}, {2'd0}};

assign shl_ln75_fu_1678_p3 = {{add_ln2881_fu_1674_p2}, {2'd0}};

assign shl_ln76_fu_1764_p3 = {{u_134_fu_186}, {2'd0}};

assign shl_ln779_fu_2418_p2 = 32'd1 << i_reg_586;

assign shl_ln77_fu_2747_p3 = {{u_135_fu_190}, {2'd0}};

assign shl_ln78_fu_1799_p3 = {{trunc_ln2889_fu_1795_p1}, {1'd0}};

assign shl_ln79_fu_1851_p3 = {{add_ln2890_fu_1846_p2}, {2'd0}};

assign shl_ln80_fu_2479_p3 = {{add_ln152431_fu_2474_p2}, {2'd0}};

assign shl_ln81_fu_2871_p3 = {{add_ln2935_reg_4074}, {2'd0}};

assign shl_ln82_fu_2782_p3 = {{trunc_ln2951_fu_2778_p1}, {1'd0}};

assign shl_ln83_fu_2834_p3 = {{add_ln2952_fu_2829_p2}, {2'd0}};

assign shl_ln84_fu_2611_p3 = {{add_ln1544_fu_2606_p2}, {2'd0}};

assign shl_ln85_fu_2719_p3 = {{add_ln2944_fu_2715_p2}, {2'd0}};

assign shl_ln86_fu_1977_p3 = {{add_ln2872_5_reg_3793}, {2'd0}};

assign shl_ln87_fu_1993_p3 = {{add_ln2899_fu_1989_p2}, {2'd0}};

assign shl_ln88_fu_3199_p3 = {{add_ln2935_3_reg_4092}, {2'd0}};

assign shl_ln89_fu_2025_p3 = {{add_ln2872_9_fu_2021_p2}, {2'd0}};

assign shl_ln90_fu_3248_p3 = {{trunc_ln2965_fu_3244_p1}, {1'd0}};

assign shl_ln91_fu_3300_p3 = {{add_ln2966_fu_3295_p2}, {2'd0}};

assign shl_ln92_fu_3100_p3 = {{add_ln2958_fu_3095_p2}, {2'd0}};

assign shl_ln93_fu_2062_p3 = {{trunc_ln2907_fu_2058_p1}, {1'd0}};

assign shl_ln94_fu_2114_p3 = {{add_ln2908_fu_2109_p2}, {2'd0}};

assign shl_ln_fu_986_p3 = {{mul_ln2858_fu_976_p2}, {3'd0}};

assign sub_fu_1358_p2 = ($signed(logn) + $signed(32'd4294967295));

assign sub_ln1544_1_fu_3137_p2 = (3'd0 - zext_ln1544_6_fu_3133_p1);

assign sub_ln1544_fu_2657_p2 = (3'd0 - zext_ln1544_4_fu_2653_p1);

assign sub_ln685_5_fu_2328_p2 = (shl_ln685_fu_2322_p2 - zext_ln1507_fu_2269_p1);

assign sub_ln685_6_fu_1552_p2 = (24'd0 - trunc_ln2871_reg_3681);

assign sub_ln685_fu_1569_p2 = (zext_ln685_fu_1565_p1 - zext_ln2871_fu_1544_p1);

assign sub_ln697_3_fu_3153_p2 = (x_65_reg_4112 - and_ln1544_1_fu_3147_p2);

assign sub_ln697_fu_2673_p2 = (x_64_reg_4015 - and_ln1544_fu_2667_p2);

assign t1_fu_1132_p2 = (shl_ln71_fu_1124_p3 + empty_fu_922_p1);

assign tmp1_fu_1173_p2 = ($signed(empty_336_fu_1169_p1) + $signed(2'd3));

assign tmp_164_fu_1390_p4 = {{empty_339_fu_1385_p2[14:2]}};

assign tmp_165_fu_1301_p3 = {{empty_340_reg_3634}, {3'd0}};

assign tmp_167_fu_1200_p4 = {{empty_350_fu_1195_p2[14:2]}};

assign tmp_168_fu_1246_p3 = {{empty_351_reg_3591}, {3'd0}};

assign tmp_195_fu_1575_p3 = sub_ln685_fu_1569_p2[32'd31];

assign tmp_196_fu_2334_p3 = sub_ln685_5_fu_2328_p2[32'd31];

assign tmp_197_fu_2524_p3 = w_fu_2519_p2[32'd31];

assign tmp_198_fu_2566_p3 = add_ln685_16_fu_2560_p2[32'd31];

assign tmp_199_fu_2678_p3 = sub_ln697_fu_2673_p2[32'd31];

assign tmp_200_fu_2976_p3 = w_62_fu_2971_p2[32'd31];

assign tmp_201_fu_3018_p3 = add_ln685_19_fu_3012_p2[32'd31];

assign tmp_202_fu_3158_p3 = sub_ln697_3_fu_3153_p2[32'd31];

assign trunc_ln1507_fu_2215_p0 = PRIMES_p_q0;

assign trunc_ln1507_fu_2215_p1 = trunc_ln1507_fu_2215_p0[23:0];

assign trunc_ln2858_1_fu_998_p3 = {{trunc_ln2858_2_fu_994_p1}, {3'd0}};

assign trunc_ln2858_2_fu_994_p1 = mul_ln2858_fu_976_p2[11:0];

assign trunc_ln2858_fu_982_p1 = mul_ln2858_fu_976_p2[12:0];

assign trunc_ln2859_1_fu_1032_p3 = {{trunc_ln2858_2_fu_994_p1}, {1'd0}};

assign trunc_ln2859_2_fu_1044_p1 = shl_ln2859_fu_1018_p2[12:0];

assign trunc_ln2859_fu_1040_p1 = shl_ln2859_fu_1018_p2[61:0];

assign trunc_ln2861_fu_1094_p1 = n_fu_930_p2[12:0];

assign trunc_ln2863_fu_1138_p1 = shl_ln2859_fu_1018_p2[60:0];

assign trunc_ln2871_fu_1453_p0 = PRIMES_p_q0;

assign trunc_ln2871_fu_1453_p1 = trunc_ln2871_fu_1453_p0[23:0];

assign trunc_ln2872_1_fu_1791_p1 = idx177_reg_531[12:0];

assign trunc_ln2872_2_fu_1931_p1 = idx179_reg_553[12:0];

assign trunc_ln2872_3_fu_2049_p1 = idx181_reg_575[12:0];

assign trunc_ln2872_fu_1628_p1 = idx_reg_509[12:0];

assign trunc_ln2881_fu_1665_p1 = v_reg_498[12:0];

assign trunc_ln2889_fu_1795_p1 = v_38_reg_520[11:0];

assign trunc_ln2899_fu_1968_p1 = v_42_reg_542[12:0];

assign trunc_ln2907_fu_2058_p1 = v_48_reg_564[11:0];

assign trunc_ln2935_1_fu_2774_p1 = idx185_reg_693[12:0];

assign trunc_ln2935_2_fu_2909_p1 = idx187_reg_726[12:0];

assign trunc_ln2935_3_fu_3222_p1 = idx189_reg_769[12:0];

assign trunc_ln2935_fu_2461_p1 = idx183_reg_650[12:0];

assign trunc_ln2943_fu_2602_p1 = indvars_iv62_reg_628[12:0];

assign trunc_ln2944_fu_2639_p1 = v_37_reg_638[12:0];

assign trunc_ln2951_fu_2778_p1 = v_40_reg_682[11:0];

assign trunc_ln2956_fu_3054_p1 = indvars_iv_reg_704[12:0];

assign trunc_ln2958_fu_3091_p1 = v_44_reg_714[12:0];

assign trunc_ln2965_fu_3244_p1 = v_46_reg_758[11:0];

assign trunc_ln735_fu_2372_p1 = grp_modp_montymul_fu_265_p_dout0[0:0];

assign trunc_ln757_fu_1706_p1 = grp_modp_montymul_fu_265_p_dout0[0:0];

assign trunc_ln779_fu_2424_p1 = shl_ln779_fu_2418_p2[7:0];

assign u_133_fu_2178_p2 = ($signed(u_204_reg_3434) + $signed(8'd255));

assign u_207_fu_2507_p2 = ($signed(u_reg_662) + $signed(9'd511));

assign u_209_fu_2959_p2 = ($signed(u_208_reg_738) + $signed(9'd511));

assign u_210_fu_3347_p2 = (u_135_fu_190 + 8'd1);

assign u_211_fu_1443_p2 = (u_134_fu_186 + 8'd1);

assign v_39_fu_1622_p2 = (v_reg_498 + 64'd1);

assign v_41_fu_1785_p2 = (v_38_reg_520 + 63'd1);

assign v_43_fu_2768_p2 = (v_40_reg_682 + 63'd1);

assign v_45_fu_2455_p2 = (v_37_reg_638 + 64'd1);

assign v_47_fu_1925_p2 = (v_42_reg_542 + 64'd1);

assign v_49_fu_3216_p2 = (v_46_reg_758 + 63'd1);

assign v_50_fu_2903_p2 = (v_44_reg_714 + 64'd1);

assign v_51_fu_2043_p2 = (v_48_reg_564 + 63'd1);

assign w_62_fu_2971_p2 = (vla18_q0 - zext_ln1507_reg_3928);

assign w_fu_2519_p2 = (vla18_q1 - zext_ln1507_reg_3928);

assign x_45_fu_1775_p2 = (zext_ln2886_fu_1771_p1 + empty_reg_3383);

assign x_46_fu_2758_p2 = (zext_ln2947_fu_2754_p1 + empty_reg_3383);

assign x_50_fu_1896_p2 = (shl_ln2872_1_fu_1888_p3 + empty_reg_3383);

assign x_53_fu_2878_p2 = (shl_ln81_fu_2871_p3 + empty_reg_3383);

assign x_54_fu_1948_p2 = (shl_ln2872_2_fu_1940_p3 + empty_reg_3383);

assign x_55_fu_3206_p2 = (shl_ln88_fu_3199_p3 + empty_reg_3383);

assign x_58_fu_2033_p2 = (shl_ln89_fu_2025_p3 + empty_reg_3383);

assign x_59_fu_3239_p2 = (shl_ln2935_1_fu_3231_p3 + empty_reg_3383);

assign x_60_fu_2154_p2 = (shl_ln2872_3_fu_2147_p3 + empty_reg_3383);

assign x_61_fu_1068_p2 = (shl_ln2859_1_fu_1060_p3 + empty_fu_922_p1);

assign x_62_fu_1739_p2 = (shl_ln73_fu_1732_p3 + empty_reg_3383);

assign x_63_fu_1984_p2 = (shl_ln86_fu_1977_p3 + empty_reg_3383);

assign x_64_fu_2596_p2 = (zext_ln685_11_fu_2592_p1 + add_ln685_16_fu_2560_p2);

assign x_65_fu_3048_p2 = (zext_ln685_12_fu_3044_p1 + add_ln685_19_fu_3012_p2);

assign x_assign_95_cast_fu_2183_p1 = u_133_fu_2178_p2;

assign x_assign_cast26_fu_2187_p1 = u_204_reg_3434;

assign x_fu_1645_p2 = (shl_ln74_fu_1637_p3 + empty_reg_3383);

assign y_61_fu_1483_p0 = (31'd2 - mul_ln656_fu_1471_p2);

assign y_61_fu_1483_p1 = zext_ln656_fu_1467_p1;

assign y_64_fu_1499_p0 = (31'd2 - mul_ln657_fu_1489_p2);

assign y_65_fu_1515_p0 = (31'd2 - mul_ln658_fu_1504_p2);

assign y_66_fu_2223_p2 = (24'd2 - trunc_ln1507_fu_2215_p1);

assign y_67_fu_2245_p0 = (31'd2 - mul_ln656_14_fu_2233_p2);

assign y_67_fu_2245_p1 = zext_ln656_4_fu_2229_p1;

assign y_68_fu_2263_p0 = (31'd2 - mul_ln657_14_fu_2251_p2);

assign y_69_fu_2283_p0 = (31'd2 - mul_ln658_14_fu_2273_p2);

assign y_fu_1461_p2 = (24'd2 - trunc_ln2871_fu_1453_p1);

assign z_110_fu_2316_p2 = ($signed(32'd2147483648) - $signed(zext_ln1507_fu_2269_p1));

assign z_113_fu_2364_p2 = (zext_ln685_10_fu_2360_p1 + sub_ln685_5_fu_2328_p2);

assign z_121_fu_2708_p2 = (zext_ln697_fu_2704_p1 + sub_ln697_fu_2673_p2);

assign z_123_fu_3188_p2 = (zext_ln697_2_fu_3184_p1 + sub_ln697_3_fu_3153_p2);

assign z_125_fu_1750_p4 = {{add_ln757_4_fu_1744_p2[31:1]}};

assign z_fu_1605_p2 = (zext_ln685_9_fu_1601_p1 + sub_ln685_fu_1569_p2);

assign zext_ln1507_1_fu_2311_p1 = p0i_4_fu_2305_p2;

assign zext_ln1507_fu_2269_p1 = $unsigned(sext_ln1507_reg_3915);

assign zext_ln1510_1_fu_960_p1 = MAX_BL_SMALL_q1;

assign zext_ln1510_2_fu_2190_p1 = u_133_fu_2178_p2;

assign zext_ln1510_fu_956_p1 = MAX_BL_SMALL_q1;

assign zext_ln1521_1_fu_3002_p1 = $unsigned(sext_ln1521_1_fu_2998_p1);

assign zext_ln1521_fu_2550_p1 = $unsigned(sext_ln1521_fu_2546_p1);

assign zext_ln1524_1_fu_2954_p1 = lshr_ln1524_1_fu_2944_p4;

assign zext_ln1524_fu_2502_p1 = lshr_ln71_fu_2492_p4;

assign zext_ln1544_4_fu_2653_p1 = grp_fu_871_p4;

assign zext_ln1544_5_fu_3086_p1 = lshr_ln1544_4_fu_3076_p4;

assign zext_ln1544_6_fu_3133_p1 = grp_fu_871_p4;

assign zext_ln1544_fu_2634_p1 = lshr_ln1544_3_fu_2624_p4;

assign zext_ln2840_1_fu_968_p1 = MAX_BL_SMALL_q0;

assign zext_ln2840_fu_964_p1 = MAX_BL_SMALL_q0;

assign zext_ln2847_fu_926_p1 = logn;

assign zext_ln2849_fu_906_p1 = depth;

assign zext_ln2850_fu_917_p1 = add_ln2850_fu_911_p2;

assign zext_ln2869_1_fu_1434_p1 = u_134_fu_186;

assign zext_ln2869_fu_1428_p1 = u_134_fu_186;

assign zext_ln2871_1_fu_1548_p1 = p0i_reg_3700;

assign zext_ln2871_fu_1544_p1 = $unsigned(sext_ln2871_reg_3686);

assign zext_ln2880_fu_1728_p1 = $unsigned(sext_ln2880_fu_1724_p1);

assign zext_ln2881_1_fu_1701_p1 = lshr_ln2881_1_fu_1691_p4;

assign zext_ln2881_fu_1660_p1 = lshr_ln_fu_1650_p4;

assign zext_ln2886_fu_1771_p1 = shl_ln76_fu_1764_p3;

assign zext_ln2889_fu_1835_p1 = lshr_ln68_fu_1825_p4;

assign zext_ln2890_fu_1874_p1 = lshr_ln69_fu_1864_p4;

assign zext_ln2891_fu_1911_p1 = lshr_ln70_fu_1901_p4;

assign zext_ln2899_1_fu_2016_p1 = lshr_ln2899_1_fu_2006_p4;

assign zext_ln2899_fu_1963_p1 = lshr_ln76_fu_1953_p4;

assign zext_ln2907_fu_2098_p1 = lshr_ln81_fu_2088_p4;

assign zext_ln2908_fu_2137_p1 = lshr_ln82_fu_2127_p4;

assign zext_ln2909_fu_2169_p1 = lshr_ln83_fu_2159_p4;

assign zext_ln2932_1_fu_2201_p1 = u_135_fu_190;

assign zext_ln2932_2_fu_2206_p1 = u_135_fu_190;

assign zext_ln2932_fu_2194_p1 = u_133_fu_2178_p2;

assign zext_ln2944_fu_2742_p1 = lshr_ln75_fu_2732_p4;

assign zext_ln2947_fu_2754_p1 = shl_ln77_fu_2747_p3;

assign zext_ln2951_fu_2818_p1 = lshr_ln72_fu_2808_p4;

assign zext_ln2952_fu_2857_p1 = lshr_ln73_fu_2847_p4;

assign zext_ln2953_fu_2893_p1 = lshr_ln74_fu_2883_p4;

assign zext_ln2958_fu_3195_p1 = lshr_ln80_reg_4123;

assign zext_ln2965_fu_3284_p1 = lshr_ln77_fu_3274_p4;

assign zext_ln2966_fu_3323_p1 = lshr_ln78_fu_3313_p4;

assign zext_ln2967_fu_3343_p1 = lshr_ln79_reg_4161;

assign zext_ln656_4_fu_2229_p1 = y_66_fu_2223_p2;

assign zext_ln656_fu_1467_p1 = y_fu_1461_p2;

assign zext_ln685_10_fu_2360_p1 = $unsigned(sext_ln685_7_fu_2356_p1);

assign zext_ln685_11_fu_2592_p1 = $unsigned(sext_ln685_8_fu_2588_p1);

assign zext_ln685_12_fu_3044_p1 = $unsigned(sext_ln685_9_fu_3040_p1);

assign zext_ln685_9_fu_1601_p1 = $unsigned(sext_ln685_fu_1597_p1);

assign zext_ln685_fu_1565_p1 = shl_ln72_fu_1557_p3;

assign zext_ln697_2_fu_3184_p1 = $unsigned(sext_ln697_2_fu_3180_p1);

assign zext_ln697_fu_2704_p1 = $unsigned(sext_ln697_fu_2700_p1);

assign zext_ln757_11_fu_2414_p1 = r_17_fu_2404_p4;

assign zext_ln757_12_fu_1760_p1 = z_125_fu_1750_p4;

assign zext_ln757_fu_2394_p1 = $unsigned(sext_ln757_fu_2390_p1);

always @ (posedge ap_clk) begin
    zext_ln1510_reg_3442[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln1510_1_reg_3450[8] <= 1'b0;
    zext_ln2840_reg_3462[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln2840_1_reg_3470[8] <= 1'b0;
    shl_ln2859_2_reg_3488[0] <= 1'b0;
    trunc_ln2859_1_reg_3493[0] <= 1'b0;
    shl_ln2863_reg_3549[2:0] <= 3'b000;
    zext_ln2869_1_reg_3648[12:8] <= 5'b00000;
    zext_ln2871_reg_3708[31] <= 1'b0;
    zext_ln2871_1_reg_3714[31] <= 1'b0;
    zext_ln757_12_reg_3754[31] <= 1'b0;
    x_assign_95_cast_reg_3870[31:8] <= 24'b000000000000000000000000;
    x_assign_cast26_reg_3875[61:8] <= 54'b000000000000000000000000000000000000000000000000000000;
    zext_ln1510_2_reg_3881[8] <= 1'b0;
    zext_ln2932_reg_3887[12:8] <= 5'b00000;
    zext_ln2932_1_reg_3896[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    zext_ln2932_2_reg_3901[12:8] <= 5'b00000;
    zext_ln1507_reg_3928[31] <= 1'b0;
    zext_ln1507_1_reg_3944[31] <= 1'b0;
    zext_ln757_11_reg_3955[31] <= 1'b0;
end

endmodule //keygen_make_fg_step_1
