<!doctype html>
<html>
<head>
<title>GEM Module</title>
<meta name="robots" content="noindex, nofollow" />
<link rel="stylesheet" type="text/css" href="{{url_for('static', filename='css/_register_reference.css')}}">
<script src="xilfunctions.js" type="text/javascript"></script>
</head>
<body>
<p class=header><a href=# onclick=gotoTopic("_overview.html")>Zynq UltraScale+ Devices Register Reference</a> &gt; <a href=# onclick=gotoTopic("_module_summary.html")>Module Summary</a> > GEM Module</p><h1>GEM Module</h1>
<h2>GEM Module Description</h2>
<table class=noborder>
<tr valign=top><th width=20% class=sumparam>Module Name</th><td width=80% class=noborder>GEM Module</td></tr>
<tr valign=top><th width=20% class=sumparam>Modules of this Type</th><td width=80% class=noborder>GEM0, GEM1, GEM2, GEM3</td></tr>
<tr valign=top><th class=sumparam>Base Address</th><td class=noborder>0x00FF0B0000 (GEM0)<br/>0x00FF0C0000 (GEM1)<br/>0x00FF0D0000 (GEM2)<br/>0x00FF0E0000 (GEM3)</td></tr>
<tr valign=top><th class=sumparam>Description</th><td class=noborder>Gigabit Ethernet; GEM 0 Controller</td></tr>
</table>
<h2>GEM Module Register Summary</h2>
<table>
<tr valign=top><th width=20%>Register Name</th><th width=10%>Address</th><th width=10%>Width</th><th width=10%>Type</th><th width=10%>Reset Value</th><th width=40%>Description</th></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___network_control.html")>network_control</a></td><td class="hex">0x0000000000</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>The network control register contains general MAC control functions for both receiver and transmitter.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___network_config.html")>network_config</a></td><td class="hex">0x0000000004</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00280000</td><td>The network configuration register contains functions for setting the mode of operation for the Gigabit Ethernet MAC.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___network_status.html")>network_status</a></td><td class="hex">0x0000000008</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x00000004</td><td>The network status register returns status information with respect to the PHY management interface.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___dma_config.html")>dma_config</a></td><td class="hex">0x0000000010</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00020784</td><td>DMA Configuration Register</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___transmit_status.html")>transmit_status</a></td><td class="hex">0x0000000014</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>This register, when read, provides details of the status of a transmit. Once read, individual bits may be cleared by writing 1 to them. It is not possible to set a bit to 1 by writing to the register.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___receive_q_ptr.html")>receive_q_ptr</a></td><td class="hex">0x0000000018</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>Start address of the receive buffer queue (receive buffers descriptor list). The receive buffer queue base address must be initialized before receive is enabled through bit 2 of the network control register. Once reception is enabled, any write to the receive buffer queue base address register is ignored. Reading this register returns the location of the descriptor currently being accessed. This value increments as buffers are used. Software should not use this register for determining where to remove received frames from the queue as it constantly changes as new frames are received. Software should instead work its way through the buffer descriptor queue checking the used bits.<br/>In terms of system bus operation, the receive descriptors must be aligned at 64-bit boundaries for each pair of 32-bit descriptors.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___transmit_q_ptr.html")>transmit_q_ptr</a></td><td class="hex">0x000000001C</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>Start address of the transmit buffer queue (transmit buffers descriptor list). The transmit buffer queue base address register must be initialized before transmit is started through bit 9 of the network control register. Once transmission has started, any write to the transmit buffer queue base address register is illegal and therefore ignored. Writing to the transmit buffer queue base address register during this time may produce unpredictable results. Reading this register returns the location of the descriptor currently being accessed. Since the DMA handles two frames at once, this may not necessarily be pointing to the current frame being transmitted.<br/>In terms of system bus operation, the transmit descriptors must be aligned at 64-bit boundaries for each pair of 32-bit descriptors.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___receive_status.html")>receive_status</a></td><td class="hex">0x0000000020</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>This register, when read provides details of the status of a receive. Once read, individual bits may be cleared by writing 1 to them. It is not possible to set a bit to 1 by writing to the register.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___int_status.html")>int_status</a></td><td class="hex">0x0000000024</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>Interrupt Status - non-priority queing.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___int_enable.html")>int_enable</a></td><td class="hex">0x0000000028</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>At reset all interrupts are disabled. Writing a one to the relevant bit location enables the required interrupt. This register is write only and when read will return zero.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___int_disable.html")>int_disable</a></td><td class="hex">0x000000002C</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>Writing a 1 to the relevant bit location disables that particular interrupt. This register is write only and when read will return zero.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___int_mask.html")>int_mask</a></td><td class="hex">0x0000000030</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x3FFFFFFF</td><td>The interrupt mask register is a read only register indicating which interrupts are masked. All bits are set at reset and can be reset individually by writing to the interrupt enable register or set individually by writing to the interrupt disable register. Having separate address locations for enable and disable saves the need for performing a read modify write when updating the interrupt mask register. For test purposes there is a write-only function to this register that allows the bits in the interrupt status register to be set or cleared, regardless of the state of the mask register.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___phy_management.html")>phy_management</a></td><td class="hex">0x0000000034</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>PHY maintenance register is implemented as a shift register. Writing to the register starts a shift operation which is signalled as complete when bit-2 is set in the network status register. It takes about 125 LPD_LSBUS_CLK clock cycles to complete, when MDC is set for LPD_LSBUS_CLK divide by 2 in the network configuration register. An interrupt is generated upon completion.<br/>During this time, the MSB of the register is output on the MDIO pin and the LSB updated from the MDIO pin with each MDC cycle. This causes transmission of a PHY management frame on MDIO. See Section 22.2.4.5 of the IEEE 802.3 standard. Reading during the shift operation will return the current contents of the shift register. At the end of management operation, the bits will have shifted back to their original locations. For a read operation, the data bits will be updated with data read from the PHY. It is important to write the correct values to the register to ensure a valid PHY management frame is produced. The MDIO interface can read IEEE 802.3 clause 45 PHYs as well as clause 22 PHYs. To read clause 45 PHYs, bit 30 should be written with a 0 rather than a 1. For a description of MDC generation, see Network Configuration Register.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___pause_time.html")>pause_time</a></td><td class="hex">0x0000000038</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x00000000</td><td>Received Pause Quantum Register</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___tx_pause_quantum.html")>tx_pause_quantum</a></td><td class="hex">0x000000003C</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x0000FFFF</td><td>Transmit Pause Quantum Register</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___pbuf_txcutthru.html")>pbuf_txcutthru</a></td><td class="hex">0x0000000040</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000FFF</td><td>Partial store and forward is only applicable when using the the DMA configured in SRAM based packet buffer mode. It is also not available when using multi buffer frames. TX Partial Store and Forward</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___pbuf_rxcutthru.html")>pbuf_rxcutthru</a></td><td class="hex">0x0000000044</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000FFF</td><td>RX Partial Store and Forward</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___jumbo_max_length.html")>jumbo_max_length</a></td><td class="hex">0x0000000048</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00003FFF</td><td>Maximum Jumbo Frame Size.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___external_fifo_interface.html")>external_fifo_interface</a></td><td class="hex">0x000000004C</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>External FIFO Interface Enable (only valid when gem_host_if_soft_select is defined)</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___axi_max_pipeline.html")>axi_max_pipeline</a></td><td class="hex">0x0000000054</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000101</td><td>Used to set the maximum amnount of outstanding transactions on the AXI bus between AR / R channels and AW / W channels. Cannot be more than the depth of the configured AXI pipeline FIFO (defined in verilog defs.v)</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___hash_bottom.html")>hash_bottom</a></td><td class="hex">0x0000000080</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>The unicast hash enable and the multicast hash enable bits in the network configuration register enable the reception of hash matched framesHash Register Bottom [31:0]</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___hash_top.html")>hash_top</a></td><td class="hex">0x0000000084</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Hash Register Top 63:32</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___spec_add1_bottom.html")>spec_add1_bottom</a></td><td class="hex">0x0000000088</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>The addresses stored in the specific address registers are deactivated at reset or when their corresponding specific address register bottom is written. They are activated when specific address register top is written. </td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___spec_add1_top.html")>spec_add1_top</a></td><td class="hex">0x000000008C</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>Specific Address Top</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___spec_add2_bottom.html")>spec_add2_bottom</a></td><td class="hex">0x0000000090</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>The addresses stored in the specific address registers are deactivated at reset or when their corresponding specific address register bottom is written. They are activated when specific address register top is written. </td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___spec_add2_top.html")>spec_add2_top</a></td><td class="hex">0x0000000094</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>Specific Address Top</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___spec_add3_bottom.html")>spec_add3_bottom</a></td><td class="hex">0x0000000098</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>The addresses stored in the specific address registers are deactivated at reset or when their corresponding specific address register bottom is written. They are activated when specific address register top is written. </td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___spec_add3_top.html")>spec_add3_top</a></td><td class="hex">0x000000009C</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>Specific Address Top</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___spec_add4_bottom.html")>spec_add4_bottom</a></td><td class="hex">0x00000000A0</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>The addresses stored in the specific address registers are deactivated at reset or when their corresponding specific address register bottom is written. They are activated when specific address register top is written. </td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___spec_add4_top.html")>spec_add4_top</a></td><td class="hex">0x00000000A4</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>Specific Address Top</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___spec_type1.html")>spec_type1</a></td><td class="hex">0x00000000A8</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>Type ID Match 1</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___spec_type2.html")>spec_type2</a></td><td class="hex">0x00000000AC</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>Type ID Match 2</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___spec_type3.html")>spec_type3</a></td><td class="hex">0x00000000B0</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>Type ID Match 3</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___spec_type4.html")>spec_type4</a></td><td class="hex">0x00000000B4</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>Type ID Match 4</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___wol_register.html")>wol_register</a></td><td class="hex">0x00000000B8</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>Wake on LAN Register</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___stretch_ratio.html")>stretch_ratio</a></td><td class="hex">0x00000000BC</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>IPG stretch register</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___stacked_vlan.html")>stacked_vlan</a></td><td class="hex">0x00000000C0</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>Stacked VLAN Register</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___tx_pfc_pause.html")>tx_pfc_pause</a></td><td class="hex">0x00000000C4</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>Transmit PFC Pause Register </td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___mask_add1_bottom.html")>mask_add1_bottom</a></td><td class="hex">0x00000000C8</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Specific Address Mask 1 Bottom 31:0</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___mask_add1_top.html")>mask_add1_top</a></td><td class="hex">0x00000000CC</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>Specific Address Mask 1 Top 47:32</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___dma_addr_or_mask.html")>dma_addr_or_mask</a></td><td class="hex">0x00000000D0</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>Receive DMA Data Buffer Address Mask </td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___rx_ptp_unicast.html")>rx_ptp_unicast</a></td><td class="hex">0x00000000D4</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>PTP RX unicast IP destination address </td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___tx_ptp_unicast.html")>tx_ptp_unicast</a></td><td class="hex">0x00000000D8</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>PTP TX unicast IP destination address </td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___tsu_nsec_cmp.html")>tsu_nsec_cmp</a></td><td class="hex">0x00000000DC</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>TSU timer comparison value nanoseconds </td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___tsu_sec_cmp.html")>tsu_sec_cmp</a></td><td class="hex">0x00000000E0</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>TSU timer comparison value seconds 31:0</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___tsu_msb_sec_cmp.html")>tsu_msb_sec_cmp</a></td><td class="hex">0x00000000E4</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>TSU timer comparison value seconds 47:32</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___tsu_ptp_tx_msb_sec.html")>tsu_ptp_tx_msb_sec</a></td><td class="hex">0x00000000E8</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x00000000</td><td>PTP Event Frame Transmitted Seconds Register 47:32</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___tsu_ptp_rx_msb_sec.html")>tsu_ptp_rx_msb_sec</a></td><td class="hex">0x00000000EC</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x00000000</td><td>PTP Event Frame Received Seconds Register 47:32</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___tsu_peer_tx_msb_sec.html")>tsu_peer_tx_msb_sec</a></td><td class="hex">0x00000000F0</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x00000000</td><td>PTP Peer Event Frame Transmitted Seconds Register 47:32</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___tsu_peer_rx_msb_sec.html")>tsu_peer_rx_msb_sec</a></td><td class="hex">0x00000000F4</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x00000000</td><td>PTP Peer Event Frame Received Seconds Register 47:32</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___dpram_fill_dbg.html")>dpram_fill_dbg</a></td><td class="hex">0x00000000F8</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>The fill levels for the TX & RX packet buffers can be read using this register, including the fill level for each queue in the TX direction.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___revision_reg.html")>revision_reg</a></td><td class="hex">0x00000000FC</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x40070106</td><td>This register indicates a<br/>module identification number and module revision. The value of this register is read only as defined by `gem_revision_reg_value</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___octets_txed_bottom.html")>octets_txed_bottom</a></td><td class="hex">0x0000000100</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>These registers reset to zero on a read and stick at all ones when they count to their maximum value. They should be read frequently enough to prevent loss of data. In order to reduce overall design area, the statistics registers may be optionally removed in the configuration file if they are deemed unnecsessary for a particular design. The receive statistics registers are only incremented when the receive enable bit is set in the network control register. The statistics registers optionally have a snapshot capability which, when exercised, will simultaneously store and clear the current values of all the statistics registers into a snapshot register set in order to allow a consistent set of statistics to be read by the processor. The snapshot is controlled using bit 13 of the network control register. The read snapshot control indicated by bit 14 of the network control register determines whether the processor reads the snapshot registers (logic 1) or the incrementing registers (logic 0). The default GEM configuration does not support the snapshot capability. See Parameterization section under Implementation Application Notes for an explanation of how to enable this function. All the statistics registers are read only. For test purposes they may be written by setting bit 7 (Write Enable) in the network control register. Setting bit 6 (increment statistics) in the network control register causes all the statistics registers to increment by one, again for test purposes. Once a statistics register has been read, it is automatically cleared. When reading the octets transmitted and octets received registers, bits 31:0 should be read prior to bits 47:32 to ensure reliable operation. The statistics register block contains the following registers. Octets Transmitted [31:0]</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___octets_txed_top.html")>octets_txed_top</a></td><td class="hex">0x0000000104</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>Octets Transmitted 47:32</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___frames_txed_ok.html")>frames_txed_ok</a></td><td class="hex">0x0000000108</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Frames Transmitted</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___broadcast_txed.html")>broadcast_txed</a></td><td class="hex">0x000000010C</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Broadcast Frames Transmitted</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___multicast_txed.html")>multicast_txed</a></td><td class="hex">0x0000000110</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Multicast Frames Transmitted</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___pause_frames_txed.html")>pause_frames_txed</a></td><td class="hex">0x0000000114</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>Pause Frames Transmitted</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___frames_txed_64.html")>frames_txed_64</a></td><td class="hex">0x0000000118</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>64 Byte Frames Transmitted</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___frames_txed_65.html")>frames_txed_65</a></td><td class="hex">0x000000011C</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>65 to 127 Byte Frames Transmitted</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___frames_txed_128.html")>frames_txed_128</a></td><td class="hex">0x0000000120</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>128 to 255 Byte Frames Transmitted</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___frames_txed_256.html")>frames_txed_256</a></td><td class="hex">0x0000000124</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>256 to 511 Byte Frames Transmitted</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___frames_txed_512.html")>frames_txed_512</a></td><td class="hex">0x0000000128</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>512 to 1023 Byte Frames Transmitted</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___frames_txed_1024.html")>frames_txed_1024</a></td><td class="hex">0x000000012C</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>1024 to 1518 Byte Frames Transmitted</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___frames_txed_1519.html")>frames_txed_1519</a></td><td class="hex">0x0000000130</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Greater Than 1518 Byte Frames Transmitted</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___tx_underruns.html")>tx_underruns</a></td><td class="hex">0x0000000134</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>Transmit Under Runs</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___single_collisions.html")>single_collisions</a></td><td class="hex">0x0000000138</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>Single Collision Frames</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___multiple_collisions.html")>multiple_collisions</a></td><td class="hex">0x000000013C</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>Multiple Collision Frames</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___excessive_collisions.html")>excessive_collisions</a></td><td class="hex">0x0000000140</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>Excessive Collisions</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___late_collisions.html")>late_collisions</a></td><td class="hex">0x0000000144</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>Late Collisions</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___deferred_frames.html")>deferred_frames</a></td><td class="hex">0x0000000148</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>Deferred Transmission Frames</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___crs_errors.html")>crs_errors</a></td><td class="hex">0x000000014C</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>Carrier Sense Errors</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___octets_rxed_bottom.html")>octets_rxed_bottom</a></td><td class="hex">0x0000000150</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Octets Received 31:0</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___octets_rxed_top.html")>octets_rxed_top</a></td><td class="hex">0x0000000154</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>Octets Received 47:32</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___frames_rxed_ok.html")>frames_rxed_ok</a></td><td class="hex">0x0000000158</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Frames Received</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___broadcast_rxed.html")>broadcast_rxed</a></td><td class="hex">0x000000015C</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Broadcast Frames Received</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___multicast_rxed.html")>multicast_rxed</a></td><td class="hex">0x0000000160</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Multicast Frames Received</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___pause_frames_rxed.html")>pause_frames_rxed</a></td><td class="hex">0x0000000164</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>Pause Frames Received</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___frames_rxed_64.html")>frames_rxed_64</a></td><td class="hex">0x0000000168</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>64 Byte Frames Received</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___frames_rxed_65.html")>frames_rxed_65</a></td><td class="hex">0x000000016C</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>65 to 127 Byte Frames Received</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___frames_rxed_128.html")>frames_rxed_128</a></td><td class="hex">0x0000000170</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>128 to 255 Byte Frames Received</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___frames_rxed_256.html")>frames_rxed_256</a></td><td class="hex">0x0000000174</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>256 to 511 Byte Frames Received</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___frames_rxed_512.html")>frames_rxed_512</a></td><td class="hex">0x0000000178</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>512 to 1023 Byte Frames Received</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___frames_rxed_1024.html")>frames_rxed_1024</a></td><td class="hex">0x000000017C</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>1024 to 1518 Byte Frames Received</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___frames_rxed_1519.html")>frames_rxed_1519</a></td><td class="hex">0x0000000180</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>1519 to maximum Byte Frames Received</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___undersize_frames.html")>undersize_frames</a></td><td class="hex">0x0000000184</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>Undersized Frames Received</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___excessive_rx_length.html")>excessive_rx_length</a></td><td class="hex">0x0000000188</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>Oversize Frames Received</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___rx_jabbers.html")>rx_jabbers</a></td><td class="hex">0x000000018C</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>Jabbers Received</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___fcs_errors.html")>fcs_errors</a></td><td class="hex">0x0000000190</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>Frame Check Sequence Errors</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___rx_length_errors.html")>rx_length_errors</a></td><td class="hex">0x0000000194</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>Length Field Frame Errors</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___rx_symbol_errors.html")>rx_symbol_errors</a></td><td class="hex">0x0000000198</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>Receive Symbol Errors</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___alignment_errors.html")>alignment_errors</a></td><td class="hex">0x000000019C</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>Alignment Errors</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___rx_resource_errors.html")>rx_resource_errors</a></td><td class="hex">0x00000001A0</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>Receive Resource Errors</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___rx_overruns.html")>rx_overruns</a></td><td class="hex">0x00000001A4</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>Receive Overruns</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___rx_ip_ck_errors.html")>rx_ip_ck_errors</a></td><td class="hex">0x00000001A8</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>IP Header Checksum Errors</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___rx_tcp_ck_errors.html")>rx_tcp_ck_errors</a></td><td class="hex">0x00000001AC</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>TCP Checksum Errors</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___rx_udp_ck_errors.html")>rx_udp_ck_errors</a></td><td class="hex">0x00000001B0</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>UDP Checksum Errors</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___auto_flushed_pkts.html")>auto_flushed_pkts</a></td><td class="hex">0x00000001B4</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>Receive DMA Flushed Packets</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___tsu_timer_incr_sub_nsec.html")>tsu_timer_incr_sub_nsec</a></td><td class="hex">0x00000001BC</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>1588 Timer Increment Register sub nsec</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___tsu_timer_msb_sec.html")>tsu_timer_msb_sec</a></td><td class="hex">0x00000001C0</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>1588 Timer Seconds Register 47:32</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___tsu_strobe_msb_sec.html")>tsu_strobe_msb_sec</a></td><td class="hex">0x00000001C4</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x00000000</td><td>1588 Timer Sync Strobe Seconds Register 47:32</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___tsu_strobe_sec.html")>tsu_strobe_sec</a></td><td class="hex">0x00000001C8</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x00000000</td><td>1588 Timer Sync Strobe Seconds Register 31:0</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___tsu_strobe_nsec.html")>tsu_strobe_nsec</a></td><td class="hex">0x00000001CC</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x00000000</td><td>1588 Timer Sync Strobe Nanoseconds Register</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___tsu_timer_sec.html")>tsu_timer_sec</a></td><td class="hex">0x00000001D0</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>1588 Timer Seconds Register 31:0</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___tsu_timer_nsec.html")>tsu_timer_nsec</a></td><td class="hex">0x00000001D4</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>1588 Timer Nanoseconds Register</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___tsu_timer_adjust.html")>tsu_timer_adjust</a></td><td class="hex">0x00000001D8</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>This register returns all zeroes when read.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___tsu_timer_incr.html")>tsu_timer_incr</a></td><td class="hex">0x00000001DC</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>1588 Timer Increment Register</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___tsu_ptp_tx_sec.html")>tsu_ptp_tx_sec</a></td><td class="hex">0x00000001E0</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x00000000</td><td>PTP Event Frame Transmitted Seconds Register 31:0</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___tsu_ptp_tx_nsec.html")>tsu_ptp_tx_nsec</a></td><td class="hex">0x00000001E4</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x00000000</td><td>PTP Event Frame Transmitted Nanoseconds Register</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___tsu_ptp_rx_sec.html")>tsu_ptp_rx_sec</a></td><td class="hex">0x00000001E8</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x00000000</td><td>PTP Event Frame Received Seconds Register 31:0</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___tsu_ptp_rx_nsec.html")>tsu_ptp_rx_nsec</a></td><td class="hex">0x00000001EC</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x00000000</td><td>PTP Event Frame Received Nanoseconds Register</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___tsu_peer_tx_sec.html")>tsu_peer_tx_sec</a></td><td class="hex">0x00000001F0</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x00000000</td><td>PTP Peer Event Frame Transmitted Seconds Register 31:0</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___tsu_peer_tx_nsec.html")>tsu_peer_tx_nsec</a></td><td class="hex">0x00000001F4</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x00000000</td><td>PTP Peer Event Frame Transmitted Nanoseconds Register</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___tsu_peer_rx_sec.html")>tsu_peer_rx_sec</a></td><td class="hex">0x00000001F8</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x00000000</td><td>PTP Peer Event Frame Received Seconds Register 31:0</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___tsu_peer_rx_nsec.html")>tsu_peer_rx_nsec</a></td><td class="hex">0x00000001FC</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x00000000</td><td>PTP Peer Event Frame Received Nanoseconds Register</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___pcs_control.html")>pcs_control</a></td><td class="hex">0x0000000200</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00001040</td><td>Note:All PCS registers are defined in the IEEE 802.3 Standard. PCS Control RegisterThis register provides the main control functions with respect to the PCS.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___pcs_status.html")>pcs_status</a></td><td class="hex">0x0000000204</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x00000109</td><td>This register indicates general status information concerning the PCS.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___pcs_phy_top_id.html")>pcs_phy_top_id</a></td><td class="hex">0x0000000208</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x00004007</td><td>The value of this register indicates the upper 16-bits of the PHY's identification code. This is a read-only register with a value defined by `gem_phy_id_top</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___pcs_phy_bot_id.html")>pcs_phy_bot_id</a></td><td class="hex">0x000000020C</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x00000106</td><td>The value of this register indicates the lower 16-bits of the PHY's identification code. This is a read-only register with a value defined by `gem_phy_id_bot</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___pcs_an_adv.html")>pcs_an_adv</a></td><td class="hex">0x0000000210</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000020</td><td>The value of this register is used to transmit the base page of the GEM PCS capabilities. Note this is only valid for the default configuration where SGMII is not included in the GEM. In this case the registers is reserved. When SGMII is included, this register returns fixed 0x00000001 when read. SGMII specifies that the transmit configuration information sent from the MAC to the PHY is fixed with bit 14 set to 1 to indicate acknowledge, bit 0 set to 1 to indicate SGMII and all other bits set to 0.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___pcs_an_lp_base.html")>pcs_an_lp_base</a></td><td class="hex">0x0000000214</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x00000000</td><td>For non SGMII (default) mode, the value of this register contains the link partner's base page received information. This register is updated in the ABILITY_DETECT state of the PCS auto-negotiation state machine so bit 14 will only be set if the link partner is sending acknowledge while the PCS in this state. The register is not updated in the ACK_DETECT state. For SGMII mode, the contents of this register change to the one defined in the SGMII standard. The value of this register contains the link partner's base page received information. In this case the link partner is the PHY connected by the SGMII.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___pcs_an_exp.html")>pcs_an_exp</a></td><td class="hex">0x0000000218</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x00000004</td><td>This register contains auto-negotiation next page ability and page received information.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___pcs_an_np_tx.html")>pcs_an_np_tx</a></td><td class="hex">0x000000021C</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>The value of this register is used to transmit the next page information for the GEM PCS. For next page exchange to work this register must be written within 10 ms of receiving a new page from the link partner. If the link partner is requesting next pages and the GEM has none or no more to send then this register should be written with the null message (0x2001). The value 0x0000 must not be written to this register.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___pcs_an_lp_np.html")>pcs_an_lp_np</a></td><td class="hex">0x0000000220</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x00000000</td><td>This value of this register contains the next page received information from the link partner.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___pcs_an_ext_status.html")>pcs_an_ext_status</a></td><td class="hex">0x000000023C</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x00008000</td><td>This register contains PCS auto-negotiation extended status information.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___rx_lpi.html")>rx_lpi</a></td><td class="hex">0x0000000270</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>Received LPI transitions</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___rx_lpi_time.html")>rx_lpi_time</a></td><td class="hex">0x0000000274</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Received LPI time</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___tx_lpi.html")>tx_lpi</a></td><td class="hex">0x0000000278</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>Transmit LPI transitions</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___tx_lpi_time.html")>tx_lpi_time</a></td><td class="hex">0x000000027C</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>Transmit LPI time</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___designcfg_debug1.html")>designcfg_debug1</a></td><td class="hex">0x0000000280</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x0450011C</td><td>The defined parameterized options to configure the IP are read here.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___designcfg_debug2.html")>designcfg_debug2</a></td><td class="hex">0x0000000284</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x73313FFF</td><td>Design Configuration Register 2</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___designcfg_debug3.html")>designcfg_debug3</a></td><td class="hex">0x0000000288</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x04000000</td><td>Design Configuration Register 3</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___designcfg_debug4.html")>designcfg_debug4</a></td><td class="hex">0x000000028C</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x00000000</td><td>Design Configuration Register 4</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___designcfg_debug5.html")>designcfg_debug5</a></td><td class="hex">0x0000000290</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x502F2744</td><td>Design Configuration Register 5</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___designcfg_debug6.html")>designcfg_debug6</a></td><td class="hex">0x0000000294</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x02510002</td><td>Design Configuration Register 6</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___designcfg_debug7.html")>designcfg_debug7</a></td><td class="hex">0x0000000298</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x00000000</td><td>Design Configuration Register 7</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___designcfg_debug8.html")>designcfg_debug8</a></td><td class="hex">0x000000029C</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x04040404</td><td>Design Configuration Register 8</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___designcfg_debug9.html")>designcfg_debug9</a></td><td class="hex">0x00000002A0</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x00000000</td><td>Design Configuration Register 9</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___designcfg_debug10.html")>designcfg_debug10</a></td><td class="hex">0x00000002A4</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x22242222</td><td>Design Configuration Register 10</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___int_q1_status.html")>int_q1_status</a></td><td class="hex">0x0000000400</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>Priority Queue Interrupt Status Register</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___transmit_q1_ptr.html")>transmit_q1_ptr</a></td><td class="hex">0x0000000440</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>Start address of the transmit buffer queue (transmit buffers descriptor list). The transmit buffer queue base address register must be initialized before transmit is started through bit 9 of the network control register. Once transmission has started, any write to the transmit buffer queue base address register is illegal and therefore ignored. Writing to the transmit buffer queue base address register during this time may produce unpredictable results. Reading this register returns the location of the descriptor currently being accessed. Since the DMA handles two frames at once, this may not necessarily be pointing to the current frame being transmitted. In terms of the system bus operation, the transmit descriptors must be aligned at 64-bit boundaries for each pair of 32-bit descriptors is read from memory using a single bus access.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___receive_q1_ptr.html")>receive_q1_ptr</a></td><td class="hex">0x0000000480</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>Start address of the receive buffer queue (receive buffers descriptor list). The receive buffer queue base address must be initialized before receive is enabled through bit 2 of the network control register. Once reception is enabled, any write to the receive buffer queue base address register is ignored. Reading this register returns the location of the descriptor currently being accessed. This value increments as buffers are used. Software should not use this register for determining where to remove received frames from the queue as it constantly changes as new frames are received. Software should instead work its way through the buffer descriptor queue checking the used bits. In terms of the system bus operation, the receive descriptors must be aligned at 64-bit boundaries and each pair of 32-bit descriptors is written to using a single 64-bit bus access.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___dma_rxbuf_size_q1.html")>dma_rxbuf_size_q1</a></td><td class="hex">0x00000004A0</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000002</td><td>Receive Buffer Queue Size</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___cbs_control.html")>cbs_control</a></td><td class="hex">0x00000004BC</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>The IdleSlope value is defined as the rate of change of credit when a packet is waiting to be sent. This must not exceed the portTransmitRate which is dependent on the speed of operation, eg, portTranmsitRate: 1Gb/sec= 32'h07735940,100Mb/sec = 32'h017D7840, 10Mb/sec<br/>= 32'h002625A0. If 50% of bandwidth was to be allocated to a particular queue in 1Gb/sec mode then the IdleSlope value for that queue would be calculated as 32'h07735940/2. Note: Credit-Based Shaping should be disabled prior to updating the IdleSlope values.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___upper_tx_q_base_addr.html")>upper_tx_q_base_addr</a></td><td class="hex">0x00000004C8</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Upper 32 bits of transmit buffer descriptor queue base address.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___tx_bd_control.html")>tx_bd_control</a></td><td class="hex">0x00000004CC</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>TX BD control register</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___rx_bd_control.html")>rx_bd_control</a></td><td class="hex">0x00000004D0</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>RX BD control register</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___upper_rx_q_base_addr.html")>upper_rx_q_base_addr</a></td><td class="hex">0x00000004D4</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Upper 32 bits of receive buffer descriptor queue base address.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___screening_type_1_register_0.html")>screening_type_1_register_0</a></td><td class="hex">0x0000000500</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>Screening type 1 registers are used to allocate two priority queues to received frames based on certain IP or UDP fields of incoming frames. Firstly, when DS/TC match enable is set (bit 28), the DS (Differentiated Services) field of the received IPv4 header or TCfield (traffic class) of IPv6 headers are matched against bits 11:4. Secondly, when UDP port match enable is set (bit 29), the UDP Destination Port of the received UDP frame is matched against bits 27:12. Both UDP and DS/TC matching can be enabled simultaneously or individually. If a match is successful, then the queue value programmed in bits 3:0 is allocated to the frame. The required number of Type 1 screening registers is configured in the gem defines file. Up to 16 type 1 screening registers have been allocated APB address space between 0x500 and 0x53C.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___screening_type_1_register_1.html")>screening_type_1_register_1</a></td><td class="hex">0x0000000504</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>Screening type 1 registers are used to allocate two priority queues to received frames based on certain IP or UDP fields of incoming frames. Firstly, when DS/TC match enable is set (bit 28), the DS (Differentiated Services) field of the received IPv4 header or TCfield (traffic class) of IPv6 headers are matched against bits 11:4. Secondly, when UDP port match enable is set (bit 29), the UDP Destination Port of the received UDP frame is matched against bits 27:12. Both UDP and DS/TC matching can be enabled simultaneously or individually. If a match is successful, then the queue value programmed in bits 3:0 is allocated to the frame. The required number of Type 1 screening registers is configured in the gem defines file. Up to 16 type 1 screening registers have been allocated APB address space between 0x500 and 0x53C.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___screening_type_1_register_2.html")>screening_type_1_register_2</a></td><td class="hex">0x0000000508</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>Screening type 1 registers are used to allocate two priority queues to received frames based on certain IP or UDP fields of incoming frames. Firstly, when DS/TC match enable is set (bit 28), the DS (Differentiated Services) field of the received IPv4 header or TCfield (traffic class) of IPv6 headers are matched against bits 11:4. Secondly, when UDP port match enable is set (bit 29), the UDP Destination Port of the received UDP frame is matched against bits 27:12. Both UDP and DS/TC matching can be enabled simultaneously or individually. If a match is successful, then the queue value programmed in bits 3:0 is allocated to the frame. The required number of Type 1 screening registers is configured in the gem defines file. Up to 16 type 1 screening registers have been allocated APB address space between 0x500 and 0x53C.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___screening_type_1_register_3.html")>screening_type_1_register_3</a></td><td class="hex">0x000000050C</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>Screening type 1 registers are used to allocate two priority queues to received frames based on certain IP or UDP fields of incoming frames. Firstly, when DS/TC match enable is set (bit 28), the DS (Differentiated Services) field of the received IPv4 header or TCfield (traffic class) of IPv6 headers are matched against bits 11:4. Secondly, when UDP port match enable is set (bit 29), the UDP Destination Port of the received UDP frame is matched against bits 27:12. Both UDP and DS/TC matching can be enabled simultaneously or individually. If a match is successful, then the queue value programmed in bits 3:0 is allocated to the frame. The required number of Type 1 screening registers is configured in the gem defines file. Up to 16 type 1 screening registers have been allocated APB address space between 0x500 and 0x53C.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___screening_type_2_register_0.html")>screening_type_2_register_0</a></td><td class="hex">0x0000000540</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>Screener Type 2 match registers allow a screen to be configured that is the combination of all or any of the following comparisons:1) An enabled VLAN Priority. A VLAN Priority match will be performed if the VLAN priority enable is set. The extracted priority field in the VLAN header is compared against 3 bits within the screener type 2 register itself.2) An enabled EtherType.3) An enabled Field Compare A. 4) An enabled Field Compare B. 5) An enabled Field Compare C. If a match is successful, then the queue value programmed in bits 3:0 is allocated to the frame. The required number of Type 2 screening registers is configured in the gem defines file. Up to 16 type 2 screening registers have been allocated APB address space between 0x540 and 0x57C.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___screening_type_2_register_1.html")>screening_type_2_register_1</a></td><td class="hex">0x0000000544</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>Screener Type 2 match registers allow a screen to be configured that is the combination of all or any of the following comparisons:1) An enabled VLAN Priority. A VLAN Priority match will be performed if the VLAN priority enable is set. The extracted priority field in the VLAN header is compared against 3 bits within the screener type 2 register itself.2) An enabled EtherType.3) An enabled Field Compare A. 4) An enabled Field Compare B. 5) An enabled Field Compare C. If a match is successful, then the queue value programmed in bits 3:0 is allocated to the frame. The required number of Type 2 screening registers is configured in the gem defines file. Up to 16 type 2 screening registers have been allocated APB address space between 0x540 and 0x57C.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___screening_type_2_register_2.html")>screening_type_2_register_2</a></td><td class="hex">0x0000000548</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>Screener Type 2 match registers allow a screen to be configured that is the combination of all or any of the following comparisons:1) An enabled VLAN Priority. A VLAN Priority match will be performed if the VLAN priority enable is set. The extracted priority field in the VLAN header is compared against 3 bits within the screener type 2 register itself.2) An enabled EtherType.3) An enabled Field Compare A. 4) An enabled Field Compare B. 5) An enabled Field Compare C. If a match is successful, then the queue value programmed in bits 3:0 is allocated to the frame. The required number of Type 2 screening registers is configured in the gem defines file. Up to 16 type 2 screening registers have been allocated APB address space between 0x540 and 0x57C.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___screening_type_2_register_3.html")>screening_type_2_register_3</a></td><td class="hex">0x000000054C</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>Screener Type 2 match registers allow a screen to be configured that is the combination of all or any of the following comparisons:1) An enabled VLAN Priority. A VLAN Priority match will be performed if the VLAN priority enable is set. The extracted priority field in the VLAN header is compared against 3 bits within the screener type 2 register itself.2) An enabled EtherType.3) An enabled Field Compare A. 4) An enabled Field Compare B. 5) An enabled Field Compare C. If a match is successful, then the queue value programmed in bits 3:0 is allocated to the frame. The required number of Type 2 screening registers is configured in the gem defines file. Up to 16 type 2 screening registers have been allocated APB address space between 0x540 and 0x57C.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___int_q1_enable.html")>int_q1_enable</a></td><td class="hex">0x0000000600</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>At reset all interrupts are disabled. Writing a one to the relevant bit location enables the required interrupt. This register is write only and when read will return zero.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___int_q1_disable.html")>int_q1_disable</a></td><td class="hex">0x0000000620</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>Writing a 1 to the relevant bit location disables that particular interrupt. This register is write only and when read will return zero.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___int_q1_mask.html")>int_q1_mask</a></td><td class="hex">0x0000000640</td><td class="center">32</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x00000CE6</td><td>The interrupt mask register is a read only register indicating which interrupts are masked. All bits are set at reset and can be reset individually by writing to the interrupt enable register or set individually by writing to the interrupt disable register. Having separate address locations for enable and disable saves the need for performing a read modify write when updating the interrupt mask register. For test purposes there is a write-only function to this register that allows the bits in the interrupt status register to be set or cleared, regardless of the state of the mask register.</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___screening_type_2_ethertype_reg_0.html")>screening_type_2_ethertype_reg_0</a></td><td class="hex">0x00000006E0</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>Ethertype Register</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___screening_type_2_ethertype_reg_1.html")>screening_type_2_ethertype_reg_1</a></td><td class="hex">0x00000006E4</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>Ethertype Register</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___screening_type_2_ethertype_reg_2.html")>screening_type_2_ethertype_reg_2</a></td><td class="hex">0x00000006E8</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>Ethertype Register</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___screening_type_2_ethertype_reg_3.html")>screening_type_2_ethertype_reg_3</a></td><td class="hex">0x00000006EC</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>Ethertype Register</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___type2_compare_0_word_0.html")>type2_compare_0_word_0</a></td><td class="hex">0x0000000700</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Compare A,B and C fields of the screener type 2 match register are pointers to a pool of up to 32 compare registers. If enabled the compare is true if the data at the OFFSET into the frame, ANDed with the MASK Value, is equal to the COMPARE Value. A 16 bit word comparison is done. The byte at the OFFSET number of bytes from the index start is compared thru bits 7:0 of the configured VALUE and MASK.<br/>The byte at the OFFSET number of bytes + 1 from the index start is compared thru bits 15:8 of the configured VALUE and MASK. The OFFSET can be configured to be from 0 to 127 bytes from either the start of the frame, the byte following the etherType field (last EtherType in the header if the frame is VLAN tagged), the byte following the IP header (IPv4 or IPv6) or from the byte following the start of the TCP/UDP header. The required number of Type 2 screening registers up to a maximum of 32 is configurable in the gem defines file and have been allocated APB address space between 0x700 and 0x7fc.<br/>Note. when using RX Partial Store and Forward mode and priority queues, the frame offset must be less than the Partial Store and Forward watermark. If the offset is higher than the watermark value it's not possible to identify the priority queue before the frame is sent to the AMBA interface, and an incorrect priority queue may be used. The bit mapping for these registers is as follows:</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___type2_compare_0_word_1.html")>type2_compare_0_word_1</a></td><td class="hex">0x0000000704</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>Type2 Compare Word 1</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___type2_compare_1_word_0.html")>type2_compare_1_word_0</a></td><td class="hex">0x0000000708</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Compare A,B and C fields of the screener type 2 match register are pointers to a pool of up to 32 compare registers. If enabled the compare is true if the data at the OFFSET into the frame, ANDed with the MASK Value, is equal to the COMPARE Value. A 16 bit word comparison is done. The byte at the OFFSET number of bytes from the index start is compared thru bits 7:0 of the configured VALUE and MASK.<br/>The byte at the OFFSET number of bytes + 1 from the index start is compared thru bits 15:8 of the configured VALUE and MASK. The OFFSET can be configured to be from 0 to 127 bytes from either the start of the frame, the byte following the etherType field (last EtherType in the header if the frame is VLAN tagged), the byte following the IP header (IPv4 or IPv6) or from the byte following the start of the TCP/UDP header. The required number of Type 2 screening registers up to a maximum of 32 is configurable in the gem defines file and have been allocated APB address space between 0x700 and 0x7fc.<br/>Note. when using RX Partial Store and Forward mode and priority queues, the frame offset must be less than the Partial Store and Forward watermark. If the offset is higher than the watermark value it's not possible to identify the priority queue before the frame is sent to the AMBA interface, and an incorrect priority queue may be used. The bit mapping for these registers is as follows:</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___type2_compare_1_word_1.html")>type2_compare_1_word_1</a></td><td class="hex">0x000000070C</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>Type2 Compare Word 1</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___type2_compare_2_word_0.html")>type2_compare_2_word_0</a></td><td class="hex">0x0000000710</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Compare A,B and C fields of the screener type 2 match register are pointers to a pool of up to 32 compare registers. If enabled the compare is true if the data at the OFFSET into the frame, ANDed with the MASK Value, is equal to the COMPARE Value. A 16 bit word comparison is done. The byte at the OFFSET number of bytes from the index start is compared thru bits 7:0 of the configured VALUE and MASK.<br/>The byte at the OFFSET number of bytes + 1 from the index start is compared thru bits 15:8 of the configured VALUE and MASK. The OFFSET can be configured to be from 0 to 127 bytes from either the start of the frame, the byte following the etherType field (last EtherType in the header if the frame is VLAN tagged), the byte following the IP header (IPv4 or IPv6) or from the byte following the start of the TCP/UDP header. The required number of Type 2 screening registers up to a maximum of 32 is configurable in the gem defines file and have been allocated APB address space between 0x700 and 0x7fc.<br/>Note. when using RX Partial Store and Forward mode and priority queues, the frame offset must be less than the Partial Store and Forward watermark. If the offset is higher than the watermark value it's not possible to identify the priority queue before the frame is sent to the AMBA interface, and an incorrect priority queue may be used. The bit mapping for these registers is as follows:</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___type2_compare_2_word_1.html")>type2_compare_2_word_1</a></td><td class="hex">0x0000000714</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>Type2 Compare Word 1</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___type2_compare_3_word_0.html")>type2_compare_3_word_0</a></td><td class="hex">0x0000000718</td><td class="center">32</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x00000000</td><td>Compare A,B and C fields of the screener type 2 match register are pointers to a pool of up to 32 compare registers. If enabled the compare is true if the data at the OFFSET into the frame, ANDed with the MASK Value, is equal to the COMPARE Value. A 16 bit word comparison is done. The byte at the OFFSET number of bytes from the index start is compared thru bits 7:0 of the configured VALUE and MASK.<br/>The byte at the OFFSET number of bytes + 1 from the index start is compared thru bits 15:8 of the configured VALUE and MASK. The OFFSET can be configured to be from 0 to 127 bytes from either the start of the frame, the byte following the etherType field (last EtherType in the header if the frame is VLAN tagged), the byte following the IP header (IPv4 or IPv6) or from the byte following the start of the TCP/UDP header. The required number of Type 2 screening registers up to a maximum of 32 is configurable in the gem defines file and have been allocated APB address space between 0x700 and 0x7fc.<br/>Note. when using RX Partial Store and Forward mode and priority queues, the frame offset must be less than the Partial Store and Forward watermark. If the offset is higher than the watermark value it's not possible to identify the priority queue before the frame is sent to the AMBA interface, and an incorrect priority queue may be used. The bit mapping for these registers is as follows:</td></tr>
<tr valign=top><td><a href=# onclick=gotoTopic("gem___type2_compare_3_word_1.html")>type2_compare_3_word_1</a></td><td class="hex">0x000000071C</td><td class="center">32</td><td class="tooltip">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td><td class="hex">0x00000000</td><td>Type2 Compare Word 1</td></tr>
</table>
<p id=foot class=footer></p>
</body>
</html>