Address;RegName;Clk;Rst;Port ; Public ; Signal;BitPos;Default;SW(R/W);Comment;HW(W);MCU(W);MISC;Description
0x0000;RTC_OPTIONS0;dig_clk_rtc_gated;rst_rtc_n;;;sw_sys_rst;[31];1'd0;WO;;;;CLK = dig_clk_rtc;SW system reset
;;;;;;reg_dg_wrap_force_norst;[30];1'd0;R/W;;;;;digital core force no reset in deep sleep
;;;;;;reg_dg_wrap_force_rst;[29];1'd0;R/W;;;;;digital wrap force reset in deep sleep
;;;;;N/A;reg_analog_force_noiso;[28];1'd1;R/W;;;;;
;;;;;N/A;reg_pll_force_noiso;[27];1'd1;R/W;;;;;
;;;;;N/A;reg_xtl_force_noiso;[26];1'd1;R/W;;;;;
;;;;;N/A;reg_analog_force_iso;[25];1'd0;R/W;;;;;
;;;;;N/A;reg_pll_force_iso;[24];1'd0;R/W;;;;;
;;;;;N/A;reg_xtl_force_iso;[23];1'd0;R/W;;;;;
;;;;;;reg_bias_core_force_pu;[22];1'd1;R/W;;;;;BIAS_CORE force power up
;;;;;;reg_bias_core_force_pd;[21];1'b0;R/W;;;;;BIAS_CORE force power down
;;;;;;reg_bias_core_folw_8m;[20];1'd0;R/W;;;;;BIAS_CORE follow CK8M
;;;;;;reg_bias_i2c_force_pu;[19];1'd1;R/W;;;;;BIAS_I2C force power up
;;;;;;reg_bias_i2c_force_pd;[18];1'b0;R/W;;;;;BIAS_I2C force power down
;;;;;;reg_bias_i2c_folw_8m;[17];1'd0;R/W;;;;;BIAS_I2C follow CK8M
;;;;;;reg_bias_force_nosleep;[16];1'd1;R/W;;;;;BIAS_SLEEP force no sleep
;;;;;;reg_bias_force_sleep;[15];1'b0;R/W;;;;;BIAS_SLEEP force sleep
;;;;;;reg_bias_sleep_folw_8m;[14];1'b0;R/W;;;;;BIAS_SLEEP follow CK8M
;;;;;;reg_xtl_force_pu;[13];1'd1;R/W;;;;;crystall force power up
;;;;;;reg_xtl_force_pd;[12];1'b0;R/W;;;;;crystall force power down
;;;;;;reg_bbpll_force_pu;[11];1'd0;R/W;;;;;BB_PLL force power up
;;;;;;reg_bbpll_force_pd;[10];1'b0;R/W;;;;;BB_PLL force power down
;;;;;;reg_bbpll_i2c_force_pu;[9];1'd0;R/W;;;;;BB_PLL_I2C force power up
;;;;;;reg_bbpll_i2c_force_pd;[8];1'b0;R/W;;;;;BB_PLL _I2C force power down
;;;;;;reg_bb_i2c_force_pu;[7];1'd0;R/W;;;;;BB_I2C force power up
;;;;;;reg_bb_i2c_force_pd;[6];1'b0;R/W;;;;;BB_I2C force power down
;;;;;;sw_procpu_rst;[5];1'b0;WO;;;;;PRO CPU SW reset
;;;;;;sw_appcpu_rst;[4];1'b0;WO;;;;;APP CPU SW reset
;;;;;;reg_sw_stall_procpu_c0;[3:2];2'b0;R/W;;;;;{reg_sw_stall_procpu_c1[5:0],  reg_sw_stall_procpu_c0[1:0]} == 0x86 will stall PRO CPU
;;;;;;reg_sw_stall_appcpu_c0;[1:0];2'b0;R/W;;;;;{reg_sw_stall_appcpu_c1[5:0],  reg_sw_stall_appcpu_c0[1:0]} == 0x86 will stall APP CPU
0x0004;RTC_SLP_TIMER0;dig_clk_rtc_gated;rst_rtc_n;;;reg_slp_val_lo;[31:0];32'h0;R/W;;;;IO = O, hwr_rtc_slp_timer0;RTC sleep timer low 32 bits
0x0008;RTC_SLP_TIMER1;dig_clk_rtc_gated;rst_rtc_n;;;;[31:17];;;;;;IO = O,hwr_rtc_slp_timer1;
;;;;;;reg_rtc_main_timer_alarm_en;[16];1'h0;R/W;;;;;timer alarm enable bit
;;;;;;reg_slp_val_hi;[15:0];16'h0;R/W;;;;;RTC sleep timer high 16 bits
0x000c;RTC_TIME_UPDATE;dig_clk_rtc_gated;rst_rtc_n;;;rtc_time_update;[31];1'h0;WO;;;;;Set 1: to update register with RTC timer
;;;;;;rtc_time_valid;[30];1'b0;RO;;;;;To indicate the register is updated
;;;;;;reg_timer_sys_rst;[29];1'b0;R/W;;;;;enable to record system reset time
;;;;;;reg_timer_xtl_off;[28];1'b0;R/W;;;;;Enable to record 40M XTAL OFF time
;;;;;;reg_timer_sys_stall;[27];1'b0;R/W;;;;;Enable to record system stall time
;;;;;;;[26:0];;;;;;;
0x0010;RTC_TIME_LOW0;dig_clk_rtc_gated;rst_rtc_n;;;rtc_timer_value0_low;[31:0];32'h0;RO;;;;;RTC timer low 32 bits
0x0014;RTC_TIME_HIGH0;dig_clk_rtc_gated;rst_rtc_n;;;;[31:16];;;;;;;
;;;;;;rtc_timer_value0_high;[15:0];16'h0;RO;;;;;RTC timer high 16 bits
0x0018;RTC_STATE0;dig_clk_rtc;rst_rtc_n;;;reg_sleep_en;[31];1'd0;R/W;;sleep_accept_ind/1'd0,sleep_reject_ind/1'd0;;CLK = dig_clk_rtc;sleep enable bit
;;;;;;slp_reject;[30];1'd0;R/W;;rtc_wakeup/1'd0,rtc_sleep_reject/1'd1;;sCLK = dig_clk_rtc;leep reject bit
;;;;;;slp_wakeup;[29];1'd0;R/W;;rtc_wakeup/1'd1,rtc_sleep_reject/1'd0;;sCLK = dig_clk_rtc;leep wakeup bit
;;;;;;sdio_active_ind;[28];1'd0;RO;;;;;SDIO active indication
;;;;;;;[27:23];;;;;;;
;;;;;;reg_apb2rtc_bridge_sel;[22];1'd0;R/W;;;;;1: APB to RTC using bridge,  0: APB to RTC using sync
;;;;;;;[21:2];;;;;;;
;;;;;;reg_rtc_slp_reject_cause_clr;[1];1'b0;WO;;;;;clear rtc sleep reject cause
;;;;;;rtc_sw_cpu_int;[0];1'b0;WO;;;;;rtc software interrupt to main cpu
0x001c;RTC_TIMER1;dig_clk_rtc_gated;rst_rtc_n;;;pll_buf_wait;[31:24];8'd40;R/W;;;;;PLL wait cycles in slow_clk_rtc
;;;;;;xtl_buf_wait;[23:14];10'd80;R/W;;;;;XTAL wait cycles in slow_clk_rtc
;;;;;;reg_ck8m_wait;[13:6];8'h10;R/W;;;;;CK8M wait cycles in slow_clk_rtc
;;;;;;reg_cpu_stall_wait;[5:1];5'd1;R/W;;;;;CPU stall wait cycles in fast_clk_rtc
;;;;;;reg_cpu_stall_en;[0];1'd1;R/W;;;;;CPU stall enable bit
0x0020;RTC_TIMER2;dig_clk_rtc_gated;rst_rtc_n;;;reg_min_time_ck8m_off;[31:24];8'h1;R/W;;;;;minimal cycles in slow_clk_rtc for CK8M in power down state
;;;;;;reg_ulpcp_touch_start_wait;[23:15];9'h10;R/W;;;;;wait cycles in slow_clk_rtc before ULP-coprocessor / touch controller start to work
;;;;;;;[14:0];;;;;;;
0x0024;RTC_TIMER3;dig_clk_rtc_gated;rst_rtc_n;;N/A;reg_rom_ram_powerup_timer;[31:25];7'd10;R/W;;;;;
;;;;;N/A;reg_rom_ram_wait_timer;[24:16];9'h16;R/W;;;;;
;;;;;N/A;reg_wifi_powerup_timer;[15:9];7'h5;R/W;;;;;
;;;;;N/A;reg_wifi_wait_timer;[8:0];9'h8;R/W;;;;;
0x0028;RTC_TIMER4;dig_clk_rtc_gated;rst_rtc_n;;N/A;reg_dg_wrap_powerup_timer;[31:25];7'h8;R/W;;;;;
;;;;;N/A;reg_dg_wrap_wait_timer;[24:16];9'h20;R/W;;;;;
;;;;;N/A;reg_rtc_powerup_timer;[15:9];7'h5;R/W;;;;;
;;;;;N/A;reg_rtc_wait_timer;[8:0];9'h8;R/W;;;;;
0x002c;RTC_TIMER5;dig_clk_rtc_gated;rst_rtc_n;;N/A;reg_rtcmem_powerup_timer;[31:25];7'h9;R/W;;;;;
;;;;;N/A;reg_rtcmem_wait_timer;[24:16];9'h14;R/W;;;;;
;;;;;;reg_min_slp_val;[15:8];8'h80;R/W;;;;;minimal sleep cycles in slow_clk_rtc
;;;;;;;[7:0];;;;;;;
0x0030;RTC_TIMER6;dig_clk_rtc_gated;rst_rtc_n;;;reg_dg_dcdc_powerup_timer;[31:25];7'h8;R/W;;;;;
;;;;;;reg_dg_dcdc_wait_timer;[24:16];9'h20;R/W;;;;;
;;;;;;;[15:0];;;;;;;
0x0034;RTC_ANA_CONF;dig_clk_rtc_gated;rst_rtc_n;;;reg_pll_i2c_pu;[31];1'd0;R/W;;;;;
;;;;;;reg_ckgen_i2c_pu;[30];1'd0;R/W;;;;;1: CKGEN_I2C power up,  otherwise power down
;;;;;;;[29];;;;;;;
;;;;;;reg_rfrx_pbus_pu;[28];1'd0;R/W;;;;;1: RFRX_PBUS power up,  otherwise power down
;;;;;;reg_txrf_i2c_pu;[27];1'd0;R/W;;;;;1: TXRF_I2C power up,  otherwise power down
;;;;;;reg_pvtmon_pu;[26];1'b0;R/W;;;;;1: PVTMON power up,  otherwise power down
;;;;;N/A;reg_bbpll_cal_slp_start;[25];1'b0;R/W;;;;;start BBPLL calibration during sleep
;;;;;;reg_plla_force_pu;[24];1'b0;R/W;;;;;PLLA force power up
;;;;;;reg_plla_force_pd;[23];1'b1;R/W;;;;;PLLA force power down
;;;;;;;[22:0];;;;;;;
0x0038;RTC_RESET_STATE;dig_clk_rtc_gated;rst_rtc_n;;;;[31:14];;;;;;;
;;;;;;procpu_stat_vector_sel;[13];1'b1;R/W;;;;;PRO CPU state vector sel
;;;;;;appcpu_stat_vector_sel;[12];1'b1;R/W;;;;;APP CPU state vector sel
;;;;;;reset_cause_appcpu;[11:6];0;RO;;;;;reset cause of APP CPU
;;;;;;reset_cause_procpu;[5:0];0;RO;;;;;reset cause of PRO CPU
0x003c;RTC_WAKEUP_STATE;dig_clk_rtc_gated;rst_rtc_n;;;;[31];;;;;;;
;;;;;;reg_gpio_wakeup_filter;[30];1'd0;R/W;;;;;enable filter for gpio wakeup event
;;;;;;reg_rtc_wakeup_ena;[29:15];15'b1100;R/W;;;;;wakeup enable bitmap
;;;;;;wakeup_cause;[14:0];15'h0;RO;;;;;wakeup cause
0x0040;INT_ENA_RTC;dig_clk_rtc_gated;rst_rtc_n;;;;[31:18];;;;;;;
;;;;Not;;rtc_cocpu_trap_int_ena;[17];1'b0;R/W;;;;;
;;;;Not;;rtc_xtal32k_dead_int_ena;[16];1'b0;R/W;;;;;enable cocpu trap interrupt
;;;;Not;;rtc_swd_int_ena;[15];1'b0;R/W;;;;;enable super watch dog interrupt
;;;;Not;;rtc_saradc2_int_ena;[14];1'b0;R/W;;;;;enable saradc2 interrupt
;;;;Not;;rtc_cocpu_int_ena;[13];1'b0;R/W;;;;;enable riscV cocpu interrupt
;;;;Not;;rtc_tsens_int_ena;[12];1'b0;R/W;;;;;enable tsens interrupt
;;;;Not;;rtc_saradc1_int_ena;[11];1'b0;R/W;;;;;enable saradc1 interrupt
;;;;Not;;rtc_main_timer_int_ena;[10];1'b0;R/W;;;;;enable RTC main timer interrupt
;;;;Not;;rtc_brown_out_int_ena;[9];1'b0;R/W;;;;;enable brown out interrupt
;;;;Not;;rtc_touch_inactive_int_ena;[8];1'b0;R/W;;;;;enable touch inactive interrupt
;;;;Not;;rtc_touch_active_int_ena;[7];1'b0;R/W;;;;;enable touch active interrupt
;;;;Not;;rtc_touch_done_int_ena;[6];1'b0;R/W;;;;;enable touch done interrupt
;;;;Not;;rtc_ulp_cp_int_ena;[5];1'b0;R/W;;;;;enable ULP-coprocessor interrupt
;;;;Not;;rtc_time_valid_int_ena;[4];1'b0;R/W;;;;;enable RTC time valid interrupt
;;;;Not;;rtc_wdt_int_ena;[3];1'b0;R/W;;;;;enable RTC WDT interrupt
;;;;Not;;sdio_idle_int_ena;[2];1'b0;R/W;;;;;enable SDIO idle interrupt
;;;;Not;;slp_reject_int_ena;[1];1'b0;R/W;;;;;enable sleep reject interrupt
;;;;Not;;slp_wakeup_int_ena;[0];1'b0;R/W;;;;;enable sleep wakeup interrupt
0x0044;INT_RAW_RTC;dig_clk_rtc;rst_rtc_n;;;;[31:18];;;;;;;
;;;;;;rtc_cocpu_trap_int_raw;[17];1'b0;RO;;rtc_cocpu_trap_int/1'd1;rtc_cocpu_trap_int_clr/1'd0;;cocpu trap interrupt raw
;;;;;;rtc_xtal32k_dead_int_raw;[16];1'b0;RO;;rtc_xtal32k_dead_int/1'd1;rtc_xtal32k_dead_int_clr/1'd0;;xtal32k dead detection interrupt raw
;;;;Not;;rtc_swd_int_raw;[15];1'b0;RO;;rtc_swd_int/1'd1;rtc_swd_int_clr/1'd0;;super watch dog interrupt raw
;;;;Not;;rtc_saradc2_int_raw;[14];1'b0;RO;;rtc_saradc2_int/1'd1;rtc_saradc2_int_clr/1'd0;;saradc2 interrupt raw
;;;;;;rtc_cocpu_int_raw;[13];1'b0;RO;;rtc_cocpu_int/1'd1;rtc_cocpu_int_clr/1'd0;;riscV cocpu interrupt raw
;;;;Not;;rtc_tsens_int_raw;[12];1'b0;RO;;rtc_tsens_int/1'd1;rtc_tsens_int_clr/1'd0;;tsens interrupt raw
;;;;Not;;rtc_saradc1_int_raw;[11];1'b0;RO;;rtc_saradc1_int/1'd1;rtc_saradc1_int_clr/1'd0;;saradc1 interrupt raw
;;;;;;rtc_main_timer_int_raw;[10];1'b0;RO;;rtc_main_timer_int/1'd1;rtc_main_timer_int_clr/1'd0;;RTC main timer interrupt raw
;;;;Not;;rtc_brown_out_int_raw;[9];1'b0;RO;;rtc_brown_out_int/1'd1;rtc_brown_out_int_clr/1'd0;;brown out interrupt raw
;;;;Not;;rtc_touch_inactive_int_raw;[8];1'b0;RO;;rtc_touch_inactive_int/1'd1;rtc_touch_inactive_int_clr/1'd0;;touch inactive interrupt raw
;;;;;;rtc_touch_active_int_raw;[7];1'b0;RO;;rtc_touch_active_int/1'd1;rtc_touch_active_int_clr/1'd0;;touch active interrupt raw
;;;;Not;;rtc_touch_done_int_raw;[6];1'b0;RO;;rtc_touch_done_int/1'd1;rtc_touch_done_int_clr/1'd0;;touch interrupt raw
;;;;;;rtc_ulp_cp_int_raw;[5];1'b0;RO;;rtc_ulp_cp_int/1'd1;rtc_ulp_cp_int_clr/1'd0;;ULP-coprocessor interrupt raw
;;;;Not;;rtc_time_valid_int_raw;[4];1'b0;RO;;rtc_time_valid_int/1'd1;rtc_time_valid_int_clr/1'd0;;RTC time valid interrupt raw
;;;;Not;;rtc_wdt_int_raw;[3];1'b0;RO;;rtc_wdt_int/1'd1;rtc_wdt_int_clr/1'd0;;RTC WDT interrupt raw
;;;;Not;;sdio_idle_int_raw;[2];1'b0;RO;;sdio_idle_int/1'd1;sdio_idle_int_clr/1'd0;;SDIO idle interrupt raw
;;;;Not;;slp_reject_int_raw;[1];1'b0;RO;;rtc_slp_reject/1'd1;slp_reject_int_clr/1'd0;;sleep reject interrupt raw
;;;;Not;;slp_wakeup_int_raw;[0];1'b0;RO;;slp_wakeup_int/1'd1;slp_wakeup_int_clr/1'd0;;sleep wakeup interrupt raw
0x0048;INT_ST_RTC;dig_clk_rtc;rst_rtc_n;;;;[31:18];;;;;;INT_ST;
;;;;Not;;rtc_cocpu_trap_int_st;[17];1'b0;RO;;;;;cocpu trap interrupt state
;;;;Not;;rtc_xtal32k_dead_int_st;[16];1'b0;RO;;;;;xtal32k dead detection interrupt state
;;;;Not;;rtc_swd_int_st;[15];1'b0;RO;;;;;super watch dog interrupt state
;;;;Not;;rtc_saradc2_int_st;[14];1'b0;RO;;;;;saradc2 interrupt state
;;;;Not;;rtc_cocpu_int_st;[13];1'b0;RO;;;;;riscV cocpu interrupt state
;;;;Not;;rtc_tsens_int_st;[12];1'b0;RO;;;;;tsens interrupt state
;;;;Not;;rtc_saradc1_int_st;[11];1'b0;RO;;;;;saradc1 interrupt state
;;;;Not;;rtc_main_timer_int_st;[10];1'b0;RO;;;;;RTC main timer interrupt state
;;;;Not;;rtc_brown_out_int_st;[9];1'b0;RO;;;;;brown out interrupt state
;;;;Not;;rtc_touch_inactive_int_st;[8];1'b0;RO;;;;;touch inactive interrupt state
;;;;Not;;rtc_touch_active_int_st;[7];1'b0;RO;;;;;touch active interrupt state
;;;;Not;;rtc_touch_done_int_st;[6];1'b0;RO;;;;;touch done interrupt state
;;;;Not;;rtc_ulp_cp_int_st;[5];1'b0;RO;;;;;ULP-coprocessor interrupt state
;;;;Not;;rtc_time_valid_int_st;[4];1'b0;RO;;;;;RTC time valid interrupt state
;;;;Not;;rtc_wdt_int_st;[3];1'b0;RO;;;;;RTC WDT interrupt state
;;;;Not;;sdio_idle_int_st;[2];1'b0;RO;;;;;SDIO idle interrupt state
;;;;Not;;slp_reject_int_st;[1];1'b0;RO;;;;;sleep reject interrupt state
;;;;Not;;slp_wakeup_int_st;[0];1'b0;RO;;;;;sleep wakeup interrupt state
0x004c;INT_CLR_RTC;dig_clk_rtc;rst_rtc_n;;;;[31:18];;;;;;;
;;;;Not;;rtc_cocpu_trap_int_clr;[17];1'b0;WO;;;;;Clear cocpu trap interrupt state
;;;;Not;;rtc_xtal32k_dead_int_clr;[16];1'b0;WO;;;;;Clear RTC WDT interrupt state
;;;;Not;;rtc_swd_int_clr;[15];1'b0;WO;;;;;Clear super watch dog interrupt state
;;;;Not;;rtc_saradc2_int_clr;[14];1'b0;WO;;;;;Clear saradc2 interrupt state
;;;;Not;;rtc_cocpu_int_clr;[13];1'b0;WO;;;;;Clear riscV cocpu interrupt state
;;;;Not;;rtc_tsens_int_clr;[12];1'b0;WO;;;;;Clear tsens interrupt state
;;;;Not;;rtc_saradc1_int_clr;[11];1'b0;WO;;;;;Clear saradc1 interrupt state
;;;;Not;;rtc_main_timer_int_clr;[10];1'b0;WO;;;;;Clear RTC main timer interrupt state
;;;;Not;;rtc_brown_out_int_clr;[9];1'b0;WO;;;;;Clear brown out interrupt state
;;;;Not;;rtc_touch_inactive_int_clr;[8];1'b0;WO;;;;;Clear touch inactive interrupt state
;;;;Not;;rtc_touch_active_int_clr;[7];1'b0;WO;;;;;Clear touch active interrupt state
;;;;Not;;rtc_touch_done_int_clr;[6];1'b0;WO;;;;;Clear touch done interrupt state
;;;;Not;;rtc_ulp_cp_int_clr;[5];1'b0;WO;;;;;Clear ULP-coprocessor interrupt state
;;;;Not;;rtc_time_valid_int_clr;[4];1'b0;WO;;;;;Clear RTC time valid interrupt state
;;;;Not;;rtc_wdt_int_clr;[3];1'b0;WO;;;;;Clear RTC WDT interrupt state
;;;;Not;;sdio_idle_int_clr;[2];1'b0;WO;;;;;Clear SDIO idle interrupt state
;;;;Not;;slp_reject_int_clr;[1];1'b0;WO;;;;;Clear sleep reject interrupt state
;;;;Not;;slp_wakeup_int_clr;[0];1'b0;WO;;;;;Clear sleep wakeup interrupt state
0x0050;RTC_STORE0;dig_clk_rtc_gated;rst_rtc_n;Not;;rtc_scratch0;[31:0];0;R/W;;;;;
0x0054;RTC_STORE1;dig_clk_rtc_gated;rst_rtc_n;Not;;rtc_scratch1;[31:0];0;R/W;;;;;
0x0058;RTC_STORE2;dig_clk_rtc_gated;rst_rtc_n;Not;;rtc_scratch2;[31:0];0;R/W;;;;;
0x005c;RTC_STORE3;dig_clk_rtc_gated;rst_rtc_n;Not;;rtc_scratch3;[31:0];0;R/W;;;;;
0x0060;RTC_EXT_XTL_CONF;dig_clk_rtc_gated;rst_rtc_n;;;reg_xtl_ext_ctr_en;[31];1'b0;R/W;;;;;
;;;;;;reg_xtl_ext_ctr_lv;[30];1'b0;R/W;;;;;0: power down XTAL at high level, 1: power down XTAL at low level
;;;;;;;[29:24];;;;;;;
;;;;;;reg_rtc_xtal32k_gpio_sel;[23];1'b0;R/W;;;;;XTAL_32K sel. 0: external XTAL_32K, 1: CLK from RTC pad X32P_C
;;;;;;reg_dac_xtal_32k;[22:17];6'd3;R/W;;;;;DAC_XTAL_32K
;;;;;;reg_xpd_xtal_32k;[16];1'd0;R/W;;;;;XPD_XTAL_32K
;;;;;;reg_dres_xtal_32k;[15:13];3'd3;R/W;;;;;DRES_XTAL_32K
;;;;;;reg_dgm_xtal_32k;[12:10];3'd3;R/W;;;;;xtal_32k gm control
;;;;;;reg_dbuf_xtal_32k;[9];1'b0;R/W;;;;;0: single-end buffer 1: differential buffer
;;;;;;reg_enckinit_xtal_32k;[8];1'b0;R/W;;;;;apply an internal clock to help xtal 32k to start
;;;;;;reg_xtal32k_xpd_force;[7];1'b1;R/W;;;;;Xtal 32k xpd control by sw or fsm
;;;;;;reg_xtal32k_auto_return;[6];1'b0;R/W;;;;;xtal 32k switch back xtal when xtal is restarted
;;;;;;reg_xtal32k_auto_restart;[5];1'b0;R/W;;;;;xtal 32k restart xtal when xtal is dead
;;;;;;reg_xtal32k_auto_backup;[4];1'b0;R/W;;;;;xtal 32k switch to back up clock when xtal is dead
;;;;;;reg_xtal32k_ext_clk_fo;[3];1'b0;R/W;;;;;xtal 32k external xtal clock force on
;;;;;;reg_xtal32k_wdt_reset;[2];1'b0;R/W;;;;;xtal 32k watch dog sw reset
;;;;;;reg_xtal32k_wdt_clk_fo;[1];1'b0;R/W;;;;;xtal 32k watch dog clock force on
;;;;;;reg_xtal32k_wdt_en;[0];1'b0;R/W;;;;;xtal 32k watch dog enable
0x0064;RTC_EXT_WAKEUP_CONF;dig_clk_rtc_gated;rst_rtc_n;;;reg_ext_wakeup1_lv;[31];1'b0;R/W;;;;;
;;;;;;reg_ext_wakeup0_lv;[30];1'b0;R/W;;;;;0: external wakeup at low level, 1: external wakeup at high level
;;;;;;;[29:0];;;;;;;
0x0068;RTC_SLP_REJECT_CONF;dig_clk_rtc_gated;rst_rtc_n;;;reg_deep_slp_reject_en;[31];1'b0;R/W;;;;;enable reject for deep sleep
;;;;;;reg_light_slp_reject_en;[30];1'b0;R/W;;;;;enable reject for light sleep
;;;;;;reg_rtc_sleep_reject_ena;[29:15];15'd0;R/W;;;;;sleep reject enable
;;;;;;reject_cause;[14:0];15'd0;RO;;;;;sleep reject cause
0x006c;RTC_CPU_PERIOD_CONF;dig_clk_rtc_gated;rst_rtc_n;;;reg_rtc_cpuperiod_sel;[31:30];2'b00;R/W;;;;;
;;;;;;reg_rtc_cpusel_conf;[29];1'b0;R/W;;;;;CPU sel option
;;;;;;;[28:0];;;;;;;
0x0070;RTC_SDIO_ACT_CONF;dig_clk_rtc_gated;rst_rtc_n;;;reg_sdio_act_dnum;[31:22];10'b0;R/W;;;;;
;;;;;;;[21:0];;;;;;;
0x0074;RTC_CLK_CONF;dig_clk_rtc_gated;rst_rtc_n;;;reg_ana_clk_rtc_sel;[31:30];2'd0;R/W;;;;;
;;;;;;reg_fast_clk_rtc_sel;[29];1'b0;R/W;;;;;fast_clk_rtc sel. 0: XTAL div 4, 1: CK8M 
;;;;;;;[28:27];2'd0;;;;;;
;;;;;;reg_ck8m_force_pu;[26];1'd0;R/W;;;;;CK8M force power up
;;;;;;reg_ck8m_force_pd;[25];1'd0;R/W;;;;;CK8M force power down
;;;;;;reg_ck8m_dfreq;[24:17];8'd172;R/W;;;;;CK8M_DFREQ
;;;;;;reg_ck8m_force_nogating;[16];1'd0;R/W;;;;;CK8M force no gating during sleep
;;;;;;reg_xtal_force_nogating;[15];1'd0;R/W;;;;;XTAL force no gating during sleep
;;;;;;reg_ck8m_div_sel;[14:12];3'd3;R/W;;;;;divider = reg_ck8m_div_sel + 1
;;;;;;;[11];;;;;;;
;;;;;;reg_dig_clk8m_en;[10];1'd0;R/W;;;;;enable CK8M for digital core (no relationship with RTC core)
;;;;;;reg_dig_clk8m_d256_en;[9];1'd1;R/W;;;;;enable CK8M_D256_OUT for digital core (no relationship with RTC core)
;;;;;;reg_dig_xtal32k_en;[8];1'd0;R/W;;;;;enable CK_XTAL_32K for digital core (no relationship with RTC core)
;;;;;;reg_enb_ck8m_div;[7];1'd0;R/W;;;;;1: CK8M_D256_OUT is actually CK8M, 0: CK8M_D256_OUT is CK8M divided by 256
;;;;;;reg_enb_ck8m;[6];1'd0;R/W;;;;;disable CK8M and CK8M_D256_OUT
;;;;;;reg_ck8m_div;[5:4];2'b01;R/W;;;;;CK8M_D256_OUT divider. 00: div128, 01: div256, 10: div512, 11: div1024. 
;;;;;;reg_ck8m_div_sel_vld;[3];1'b1;R/W;;;;;used to sync reg_ck8m_div_sel bus. Clear vld before set reg_ck8m_div_sel, then set vld to actually switch the clk
;;;;;;;[2:0];;;;;;;
0x0078;RTC_SLOW_CLK_CONF;dig_clk_rtc_gated;rst_rtc_n;Not;;reg_rtc_slow_clk_next_edge;[31];1'b0;R/W;;rtc_slow_clk_strobe/1'd0;;CLK = dig_clk_rtc;
;;;;;;reg_rtc_ana_clk_div;[30:23];8'd0;R/W;;;;;
;;;;;;reg_rtc_ana_clk_div_vld;[22];1'b1;R/W;;;;;used to sync div bus. clear vld before set reg_rtc_ana_clk_div, then set vld to actually switch the clk 
;;;;;;;[21:0];;;;;;;
0x007c;RTC_SDIO_CONF;dig_clk_rtc_gated;rst_rtc_n;;N/A;reg_xpd_sdio_reg;[31];1'd0;R/W;;;;;
;;;;;N/A;reg_drefh_sdio;[30:29];2'b00;R/W;;;;;SW option for DREFH_SDIO. Only active when reg_sdio_force = 1
;;;;;N/A;reg_drefm_sdio;[28:27];2'b00;R/W;;;;;SW option for DREFM_SDIO. Only active when reg_sdio_force = 1
;;;;;N/A;reg_drefl_sdio;[26:25];2'b01;R/W;;;;;SW option for DREFL_SDIO. Only active when reg_sdio_force = 1
;;;;;N/A;reg1p8_ready;[24];1'd0;RO;;;;;read only register for REG1P8_READY
;;;;;N/A;reg_sdio_tieh;[23];1'd1;R/W;;;;;SW option for SDIO_TIEH. Only active when reg_sdio_force = 1
;;;;;N/A;reg_sdio_force;[22];1'd0;R/W;;;;;1: use SW option to control SDIO_REG, 0: use state machine
;;;;;N/A;reg_sdio_reg_pd_en;[21];1'd1;R/W;;;;;power down SDIO_REG in sleep. Only active when reg_sdio_force = 0
;;;;;N/A;reg_sdio_encurlim;[20];1'd1;R/W;;;;;enable current limit
;;;;;N/A;reg_sdio_modecurlim;[19];1'd0;R/W;;;;;select current limit mode
;;;;;N/A;reg_sdio_dcurlim;[18:16];3'd0;R/W;;;;;tune current limit threshold when tieh = 0. About 800mA/(8+d)
;;;;;N/A;reg_sdio_en_initi;[15];1'd1;R/W;;;;;0 to set init[1:0]=0
;;;;;N/A;reg_sdio_initi;[14:13];2'd1;R/W;;;;;add resistor from ldo output to ground. 0: no res, 1: 6k, 2: 4k, 3: 2k 
;;;;;N/A;reg_sdio_dcap;[12:11];2'b11;R/W;;;;;ability to prevent LDO from overshoot
;;;;;N/A;reg_sdio_dthdrv;[10:9];2'b11;R/W;;;;;Tieh = 1 mode drive ability. Initially set to 0 to limit charge current, set to 3 after several us.
;;;;;;;[8];;;;;;;
;;;;;N/A;reg_sdio_timer_target;[7:0];8'd10;R/W;;;;;timer count to apply reg_sdio_dcap after sdio power on
0x0080;RTC_BIAS_CONF;dig_clk_rtc_gated;rst_rtc_n;;N/A;reg_rst_bias_i2c;[31];1'd0;R/W;;;;;
;;;;;N/A;reg_dec_heartbeat_width;[30];1'd0;R/W;;;;;DEC_HEARTBEAT_WIDTH
;;;;;N/A;reg_inc_heartbeat_period;[29];1'd0;R/W;;;;;INC_HEARTBEAT_PERIOD
;;;;;N/A;reg_dec_heartbeat_period;[28];1'd0;R/W;;;;;DEC_HEARTBEAT_PERIOD
;;;;;N/A;reg_inc_heartbeat_refresh;[27];1'd0;R/W;;;;;INC_HEARTBEAT_REFRESH
;;;;;N/A;reg_enb_sck_xtal;[26];1'd0;R/W;;;;;ENB_SCK_XTAL
;;;;;N/A;reg_dbg_atten;[25:22];4'd0;R/W;;;;;DBG_ATTEN
;;;;;;;[21:0];;;;;;;
0x0084;RTC_REG;dig_clk_rtc_gated;rst_rtc_n;;;reg_rtc_regulator_force_pu;[31];1'd1;R/W;;;;;
;;;;;;reg_rtc_regulator_force_pd;[30];1'd0;R/W;;;;;RTC_REG force power down (for RTC_REG power down means decrease the voltage to 0.8v or lower )
;;;;;;reg_rtc_dboost_force_pu;[29];1'd1;R/W;;;;;RTC_DBOOST force power up
;;;;;;reg_rtc_dboost_force_pd;[28];1'd0;R/W;;;;;RTC_DBOOST force power down
;;;;;;reg_rtc_dbias_wak;[27:25];3'd4;R/W;;;;;RTC_DBIAS during wakeup
;;;;;;reg_rtc_dbias_slp;[24:22];3'd4;R/W;;;;;RTC_DBIAS during sleep
;;;;;;reg_sck_dcap;[21:14];8'd0;R/W;;;;;SCK_DCAP
;;;;;;reg_dig_reg_dbias_wak;[13:11];3'd4;R/W;;;;;DIG_REG_DBIAS during wakeup
;;;;;;reg_dig_reg_dbias_slp;[10:8];3'd4;R/W;;;;;DIG_REG_DBIAS during sleep
;;;;;;;[7:0];;;;;;;
0x0088;RTC_PWC;dig_clk_rtc_gated;rst_rtc_n;;;;[31:22];;;;;;;
;;;;;;reg_rtc_pad_force_hold;[21];1'd0;R/W;;;;;rtc pad force hold
;;;;;;reg_rtc_pd_en;[20];1'd0;R/W;;;;;enable power down rtc_peri in sleep 
;;;;;;reg_rtc_force_pu;[19];1'd0;R/W;;;;;rtc_peri force power up
;;;;;;reg_rtc_force_pd;[18];1'b0;R/W;;;;;rtc_peri force power down
;;;;;;reg_rtc_slowmem_pd_en;[17];1'b0;R/W;;;;;enable power down RTC memory in sleep
;;;;;;reg_rtc_slowmem_force_pu;[16];1'b1;R/W;;;;;RTC memory force power up
;;;;;;reg_rtc_slowmem_force_pd;[15];1'b0;R/W;;;;;RTC memory force power down
;;;;;;reg_rtc_fastmem_pd_en;[14];1'b0;R/W;;;;;enable power down fast RTC memory in sleep
;;;;;;reg_rtc_fastmem_force_pu;[13];1'b1;R/W;;;;;Fast RTC memory force power up
;;;;;;reg_rtc_fastmem_force_pd;[12];1'b0;R/W;;;;;Fast RTC memory force power down
;;;;;;reg_rtc_slowmem_force_lpu;[11];1'b1;R/W;;;;;RTC memory force no PD
;;;;;;reg_rtc_slowmem_force_lpd;[10];1'b0;R/W;;;;;RTC memory force PD
;;;;;;reg_rtc_slowmem_folw_cpu;[9];1'b0;R/W;;;;;1: RTC memory  PD following CPU, 0: RTC memory PD following RTC state machine
;;;;;;reg_rtc_fastmem_force_lpu;[8];1'b1;R/W;;;;;Fast RTC memory force no PD
;;;;;;reg_rtc_fastmem_force_lpd;[7];1'b0;R/W;;;;;Fast RTC memory force PD
;;;;;;reg_rtc_fastmem_folw_cpu;[6];1'b0;R/W;;;;;1: Fast RTC memory PD following CPU, 0: fast RTC memory PD following RTC state machine
;;;;;;reg_rtc_force_noiso;[5];1'd1;R/W;;;;;rtc_peri force no ISO
;;;;;;reg_rtc_force_iso;[4];1'd0;R/W;;;;;rtc_peri force ISO
;;;;;;reg_rtc_slowmem_force_iso;[3];1'b0;R/W;;;;;RTC memory force ISO
;;;;;;reg_rtc_slowmem_force_noiso;[2];1'b1;R/W;;;;;RTC memory force no ISO
;;;;;;reg_rtc_fastmem_force_iso;[1];1'b0;R/W;;;;;Fast RTC memory force ISO
;;;;;;reg_rtc_fastmem_force_noiso;[0];1'b1;R/W;;;;;Fast RTC memory force no ISO
0x008c;DIG_PWC;dig_clk_rtc_gated;rst_rtc_n;;;reg_dg_wrap_pd_en;[31];0;R/W;;;;;
;;;;;;reg_wifi_pd_en;[30];0;R/W;;;;;enable power down wifi in sleep
;;;;;;reg_inter_ram4_pd_en;[29];0;R/W;;;;;enable power down internal SRAM 4 in sleep
;;;;;;reg_inter_ram3_pd_en;[28];0;R/W;;;;;enable power down internal SRAM 3 in sleep
;;;;;;reg_inter_ram2_pd_en;[27];0;R/W;;;;;enable power down internal SRAM 2 in sleep
;;;;;;reg_inter_ram1_pd_en;[26];0;R/W;;;;;enable power down internal SRAM 1 in sleep
;;;;;;reg_inter_ram0_pd_en;[25];0;R/W;;;;;enable power down internal SRAM 0 in sleep
;;;;;;reg_rom0_pd_en;[24];0;R/W;;;;;enable power down ROM in sleep
;;;;;;reg_dg_dcdc_pd_en;[23];0;R/W;;;;;enable power down digital dcdc in sleep
;;;;;;reg_dg_dcdc_force_pu;[22];1'd1;R/W;;;;;digital dcdc force power up
;;;;;;reg_dg_dcdc_force_pd;[21];1'b0;R/W;;;;;digital dcdc force power down
;;;;;;reg_dg_wrap_force_pu;[20];1'd1;R/W;;;;;digital core force power up
;;;;;;reg_dg_wrap_force_pd;[19];1'b0;R/W;;;;;digital core force power down
;;;;;;reg_wifi_force_pu;[18];1'd1;R/W;;;;;wifi force power up
;;;;;;reg_wifi_force_pd;[17];1'b0;R/W;;;;;wifi force power down
;;;;;;reg_inter_ram4_force_pu;[16];1'd1;R/W;;;;;internal SRAM 4 force power up
;;;;;;reg_inter_ram4_force_pd;[15];1'b0;R/W;;;;;internal SRAM 4 force power down
;;;;;;reg_inter_ram3_force_pu;[14];1'd1;R/W;;;;;internal SRAM 3 force power up
;;;;;;reg_inter_ram3_force_pd;[13];1'b0;R/W;;;;;internal SRAM 3 force power down
;;;;;;reg_inter_ram2_force_pu;[12];1'd1;R/W;;;;;internal SRAM 2 force power up
;;;;;;reg_inter_ram2_force_pd;[11];1'b0;R/W;;;;;internal SRAM 2 force power down
;;;;;;reg_inter_ram1_force_pu;[10];1'd1;R/W;;;;;internal SRAM 1 force power up
;;;;;;reg_inter_ram1_force_pd;[9];1'b0;R/W;;;;;internal SRAM 1 force power down
;;;;;;reg_inter_ram0_force_pu;[8];1'd1;R/W;;;;;internal SRAM 0 force power up
;;;;;;reg_inter_ram0_force_pd;[7];1'b0;R/W;;;;;internal SRAM 0 force power down
;;;;;;reg_rom0_force_pu;[6];1'd1;R/W;;;;;ROM force power up
;;;;;;reg_rom0_force_pd;[5];1'b0;R/W;;;;;ROM force power down
;;;;;;reg_lslp_mem_force_pu;[4];1'b1;R/W;;;;;memories in digital core force no PD in sleep
;;;;;;reg_lslp_mem_force_pd;[3];1'b0;R/W;;;;;memories in digital core force PD in sleep
;;;;;;;[2:0];;;;;;;
0x0090;DIG_ISO;dig_clk_rtc_gated;rst_rtc_n;;;reg_dg_wrap_force_noiso;[31];1'd1;R/W;;;;;
;;;;;;reg_dg_wrap_force_iso;[30];1'd0;R/W;;;;;digital core force ISO
;;;;;;reg_wifi_force_noiso;[29];1'd1;R/W;;;;;wifi force no ISO
;;;;;;reg_wifi_force_iso;[28];1'd0;R/W;;;;;wifi force ISO
;;;;;;reg_inter_ram4_force_noiso;[27];1'd1;R/W;;;;;internal SRAM 4 force no ISO
;;;;;;reg_inter_ram4_force_iso;[26];1'd0;R/W;;;;;internal SRAM 4 force ISO
;;;;;;reg_inter_ram3_force_noiso;[25];1'd1;R/W;;;;;internal SRAM 3 force no ISO
;;;;;;reg_inter_ram3_force_iso;[24];1'd0;R/W;;;;;internal SRAM 3 force ISO
;;;;;;reg_inter_ram2_force_noiso;[23];1'd1;R/W;;;;;internal SRAM 2 force no ISO
;;;;;;reg_inter_ram2_force_iso;[22];1'd0;R/W;;;;;internal SRAM 2 force ISO
;;;;;;reg_inter_ram1_force_noiso;[21];1'd1;R/W;;;;;internal SRAM 1 force no ISO
;;;;;;reg_inter_ram1_force_iso;[20];1'd0;R/W;;;;;internal SRAM 1 force ISO
;;;;;;reg_inter_ram0_force_noiso;[19];1'd1;R/W;;;;;internal SRAM 0 force no ISO
;;;;;;reg_inter_ram0_force_iso;[18];1'd0;R/W;;;;;internal SRAM 0 force ISO
;;;;;;reg_rom0_force_noiso;[17];1'd1;R/W;;;;;ROM force no ISO
;;;;;;reg_rom0_force_iso;[16];1'd0;R/W;;;;;ROM force ISO
;;;;;;reg_dg_pad_force_hold;[15];1'd0;R/W;;;;;digital pad force hold
;;;;;;reg_dg_pad_force_unhold;[14];1'd1;R/W;;;;;digital pad force un-hold
;;;;;;reg_dg_pad_force_iso;[13];1'd0;R/W;;;;;digital pad force ISO
;;;;;;reg_dg_pad_force_noiso;[12];1'd1;R/W;;;;;digital pad force no ISO
;;;;;;reg_dg_pad_autohold_en;[11];1'd0;R/W;;;;;digital pad enable auto-hold
;;;;;;clr_dg_pad_autohold;[10];1'd0;WO;;;;;wtite only register to clear digital pad auto-hold
;;;;;;dg_pad_autohold;[9];1'd0;RO;;;;;read only register to indicate digital pad auto-hold status
;;;;;N/A;reg_dig_iso_force_on;[8];1'd0;R/W;;;;;
;;;;;N/A;reg_dig_iso_force_off;[7];1'd0;R/W;;;;;
;;;;;;;[6:0];;;;;;;
0x0094;RTC_WDTCONFIG0;dig_clk_rtc_gated;rst_rtc_n;;;reg_wdt_en;[31];1'h0;R/W;;;;PROT=wdt_wprotectn;
;;;;;;reg_wdt_stg0;[30:28];3'h0;R/W;;;;;1: interrupt stage en, 2: CPU reset stage en, 3: system reset stage en, 4: RTC reset stage en
;;;;;;reg_wdt_stg1;[27:25];3'h0;R/W;;;;;1: interrupt stage en, 2: CPU reset stage en, 3: system reset stage en, 4: RTC reset stage en
;;;;;;reg_wdt_stg2;[24:22];3'h0;R/W;;;;;1: interrupt stage en, 2: CPU reset stage en, 3: system reset stage en, 4: RTC reset stage en
;;;;;;reg_wdt_stg3;[21:19];3'h0;R/W;;;;;1: interrupt stage en, 2: CPU reset stage en, 3: system reset stage en, 4: RTC reset stage en
;;;;;;reg_wdt_cpu_reset_length;[18:16];3'h1;R/W;;;;;CPU reset counter length
;;;;;;reg_wdt_sys_reset_length;[15:13];3'h1;R/W;;;;;system reset counter length
;;;;;;reg_wdt_flashboot_mod_en;[12];1'h1;R/W;;;;;enable WDT in flash boot
;;;;;;reg_wdt_procpu_reset_en;[11];1'd0;R/W;;;;;enable WDT reset PRO CPU
;;;;;;reg_wdt_appcpu_reset_en;[10];1'd0;R/W;;;;;enable WDT reset APP CPU
;;;;;;reg_wdt_pause_in_slp;[9];1'd1;R/W;;;;;pause WDT in sleep
;;;;;N/A;reg_wdt_chip_reset_en;[8];1'b0;R/W;;;;;wdt reset whole chip enable
;;;;;N/A;reg_wdt_chip_reset_width;[7:0];8'd20;R/W;;;;;chip reset siginal pulse width
0x0098;RTC_WDTCONFIG1;dig_clk_rtc_gated;rst_rtc_n;;;reg_wdt_stg0_hold;[31:0];32'd200000;R/W;;;;PROT=wdt_wprotectn;
0x009c;RTC_WDTCONFIG2;dig_clk_rtc_gated;rst_rtc_n;;;reg_wdt_stg1_hold;[31:0];32'd80000;R/W;;;;PROT=wdt_wprotectn;
0x00a0;RTC_WDTCONFIG3;dig_clk_rtc_gated;rst_rtc_n;;;reg_wdt_stg2_hold;[31:0];32'hfff;R/W;;;;PROT=wdt_wprotectn;
0x00a4;RTC_WDTCONFIG4;dig_clk_rtc_gated;rst_rtc_n;;;reg_wdt_stg3_hold;[31:0];32'hfff;R/W;;;;PROT=wdt_wprotectn;
0x00a8;RTC_WDTFEED;dig_clk_rtc_gated;rst_rtc_n;;;rtc_wdt_feed;[31];1'd0;WO;;;;;
;;;;;;;[30:0];;;;;;;
0x00ac;RTC_WDTWPROTECT;dig_clk_rtc_gated;rst_rtc_n;;;reg_wdt_wkey;[31:0];32'h50d83aa1;R/W;;;;IO = I, wdt_wprotectn;
0x00b0;RTC_SWD_CONF;dig_clk_rtc_gated;rst_rtc_n;;;reg_swd_auto_feed_en;[31];1'b1;R/W;;;;PROT=swd_wprotectn;automatically feed swd when int comes
;;;;;;reg_swd_disable;[30];1'b0;R/W;;;;;disabel SWD
;;;;;;reg_swd_feed;[29];1'b0;WO;;;;;Sw feed swd
;;;;;;reg_swd_rst_flag_clr;[28];1'b0;WO;;;;;reset swd reset flag
;;;;;;reg_swd_signal_width;[27:18];10'd300;R/W;;;;;adjust signal width send to swd
;;;;;;;[17:2];;;;;;;
;;;;;;swd_feed_int;[1];1'b0;RO;;;;;swd interrupt for feeding
;;;;;;swd_reset_flag;[0];1'b0;RO;;;;;swd reset flag
0x00b4;RTC_SWD_WPROTECT;dig_clk_rtc_gated;rst_rtc_n;;;reg_swd_wkey;[31:0];32'h8f1d312a;R/W;;;;IO = I, swd_wprotectn;swd write protect
0x00b8;RTC_TEST_MUX;dig_clk_rtc_gated;rst_rtc_n;;;reg_dtest_rtc;[31:30];2'd0;R/W;;;;;
;;;;;;reg_ent_rtc;[29];1'd0;R/W;;;;;ENT_RTC
;;;;;;reg_ent_tsens;[28];1'd0;R/W;;;;;ENT_TSENS
;;;;;;;[27:0];;;;;;;
0x00bc;RTC_SW_CPU_STALL;dig_clk_rtc_gated;rst_rtc_n;;;reg_sw_stall_procpu_c1;[31:26];6'b0;R/W;;;;;
;;;;;;reg_sw_stall_appcpu_c1;[25:20];6'b0;R/W;;;;;{reg_sw_stall_appcpu_c1[5:0],  reg_sw_stall_appcpu_c0[1:0]} == 0x86 will stall APP CPU
;;;;;;;[19:0];;;;;;;
0x00c0;RTC_STORE4;dig_clk_rtc_gated;rst_rtc_n;Not;;rtc_scratch4;[31:0];0;R/W;;;;;
0x00c4;RTC_STORE5;dig_clk_rtc_gated;rst_rtc_n;Not;;rtc_scratch5;[31:0];0;R/W;;;;;
0x00c8;RTC_STORE6;dig_clk_rtc_gated;rst_rtc_n;Not;;rtc_scratch6;[31:0];0;R/W;;;;;
0x00cc;RTC_STORE7;dig_clk_rtc_gated;rst_rtc_n;Not;;rtc_scratch7;[31:0];0;R/W;;;;;
0x00d0;RTC_LOW_POWER_ST;dig_clk_rtc_gated;rst_rtc_n;;N/A;rtc_main_state;[31:28];4'd0;RO;;;;;rtc main state machine status
;;;;;N/A;rtc_main_state_in_idle;[27];1'b0;RO;;;;;rtc main state machine is in idle state
;;;;;N/A;rtc_main_state_in_slp;[26];1'b0;RO;;;;;rtc main state machine is in sleep state
;;;;;N/A;rtc_main_state_in_wait_xtl;[25];1'b0;RO;;;;;rtc main state machine is in wait xtal state
;;;;;N/A;rtc_main_state_in_wait_pll;[24];1'b0;RO;;;;;rtc main state machine is in wait pll state
;;;;;N/A;rtc_main_state_in_wait_8m;[23];1'b0;RO;;;;;rtc main state machine is in wait 8m state
;;;;;N/A;rtc_in_low_power_state;[22];1'b0;RO;;;;;rtc main state machine is in the states of low power
;;;;;N/A;rtc_in_wakeup_state;[21];1'b0;RO;;;;;rtc main state machine is in the states of wakeup process
;;;;;N/A;rtc_main_state_wait_end;[20];1'b0;RO;;;;;rtc main state machine has been waited for some cycles
;;;;;;rtc_rdy_for_wakeup;[19];1'b0;RO;;;;;rtc is ready to receive wake up trigger from wake up source
;;;;;N/A;rtc_main_state_pll_on;[18];1'b0;RO;;;;;rtc main state machine is in states that pll should be running
;;;;;N/A;rtc_main_state_xtal_iso;[17];1'b0;RO;;;;;no use any more
;;;;;N/A;rtc_cocpu_state_done;[16];1'b0;RO;;;;;ulp/cocpu is done
;;;;;N/A;rtc_cocpu_state_slp;[15];1'b0;RO;;;;;ulp/cocpu is in sleep state
;;;;;N/A;rtc_cocpu_state_switch;[14];1'b0;RO;;;;;ulp/cocpu is about to working. Switch rtc main state
;;;;;N/A;rtc_cocpu_state_start;[13];1'b0;RO;;;;;ulp/cocpu should start to work
;;;;;N/A;rtc_touch_state_done;[12];1'b0;RO;;;;;touch is done
;;;;;N/A;rtc_touch_state_slp;[11];1'b0;RO;;;;;touch is in sleep state
;;;;;N/A;rtc_touch_state_switch;[10];1'b0;RO;;;;;touch is about to working. Switch rtc main state
;;;;;N/A;rtc_touch_state_start;[9];1'b0;RO;;;;;touch should start to work
;;;;;N/A;xpd_dig;[8];1'b0;RO;;;;;digital wrap power down
;;;;;N/A;dig_iso;[7];1'b0;RO;;;;;digital wrap iso
;;;;;N/A;xpd_wifi;[6];1'b0;RO;;;;;wifi wrap power down
;;;;;N/A;wifi_iso;[5];1'b0;RO;;;;;wifi iso
;;;;;N/A;xpd_rtc_peri;[4];1'b0;RO;;;;;rtc peripheral power down 
;;;;;N/A;rtc_peri_iso;[3];1'b0;RO;;;;;rtc peripheral iso
;;;;;N/A;xpd_dig_dcdc;[2];1'b0;RO;;;;;External DCDC power down
;;;;;;;[1];;;;;;;
;;;;;N/A;xpd_rom0;[0];1'b0;RO;;;;;rom0 power down
0x00d4;RTC_DIAG0;dig_clk_rtc_gated;rst_rtc_n;;N/A;rtc_low_power_diag1;[31:0];0;RO;;;;;
0x00d8;RTC_PAD_HOLD;dig_clk_rtc_gated;rst_rtc_n;;;;[31:22];0;RO;;;;;
;;;;;;reg_rtc_pad21_hold;[21];1'b0;R/W;;;;;
;;;;;;reg_rtc_pad20_hold;[20];1'b0;R/W;;;;;
;;;;;;reg_rtc_pad19_hold;[19];1'b0;R/W;;;;;
;;;;;;reg_pdac2_hold;[18];1'b0;R/W;;;;;
;;;;;;reg_pdac1_hold;[17];1'b0;R/W;;;;;
;;;;;;reg_x32n_hold;[16];1'b0;R/W;;;;;
;;;;;;reg_x32p_hold;[15];1'b0;R/W;;;;;
;;;;;;reg_touch_pad14_hold;[14];1'b0;R/W;;;;;
;;;;;;reg_touch_pad13_hold;[13];1'b0;R/W;;;;;
;;;;;;reg_touch_pad12_hold;[12];1'b0;R/W;;;;;
;;;;;;reg_touch_pad11_hold;[11];1'b0;R/W;;;;;
;;;;;;reg_touch_pad10_hold;[10];1'b0;R/W;;;;;
;;;;;;reg_touch_pad9_hold;[9];1'b0;R/W;;;;;
;;;;;;reg_touch_pad8_hold;[8];1'b0;R/W;;;;;
;;;;;;reg_touch_pad7_hold;[7];1'b0;R/W;;;;;
;;;;;;reg_touch_pad6_hold;[6];1'b0;R/W;;;;;
;;;;;;reg_touch_pad5_hold;[5];1'b0;R/W;;;;;
;;;;;;reg_touch_pad4_hold;[4];1'b0;R/W;;;;;
;;;;;;reg_touch_pad3_hold;[3];1'b0;R/W;;;;;
;;;;;;reg_touch_pad2_hold;[2];1'b0;R/W;;;;;
;;;;;;reg_touch_pad1_hold;[1];1'b0;R/W;;;;;
;;;;;;reg_touch_pad0_hold;[0];1'b0;R/W;;;;;
0x00dc;DIG_PAD_HOLD;dig_clk_rtc_gated;rst_rtc_n;;;reg_dig_pad_hold;[31:0];32'b0;R/W;;;;;
0x00e0;RTC_EXT_WAKEUP1;dig_clk_rtc_gated;rst_rtc_n;;;;[31:23];9'b0;RO;;;;;
;;;;;;reg_ext_wakeup1_status_clr;[22];1'd0;WO;;;;;clear ext wakeup1 status
;;;;;;reg_ext_wakeup1_sel;[21:0];22'd0;R/W;;;;;Bitmap to select RTC pads for ext wakeup1
0x00e4;RTC_EXT_WAKEUP1_STATUS;dig_clk_rtc_gated;rst_rtc_n;;;;[31:22];10'b0;RO;;;;;
;;;;;;reg_ext_wakeup1_status;[21:0];22'd0;RO;;;;;ext wakeup1 status
0x00e8;RTC_BROWN_OUT;dig_clk_rtc_gated;rst_rtc_n;;;rtc_brown_out_det;[31];1'b0;RO;;;;;
;;;;;;reg_brown_out_ena;[30];1'b0;R/W;;;;;enable brown out
;;;;;;reg_brown_out_cnt_clr;[29];1'b0;WO;;;;;clear brown out counter
;;;;;;;[28:27];;;;;;;
;;;;;;reg_brown_out_rst_ena;[26];1'b0;R/W;;;;;enable brown out reset
;;;;;;reg_brown_out_rst_wait;[25:16];10'h3ff;R/W;;;;;brown out reset wait cycles
;;;;;;reg_brown_out_pd_rf_ena;[15];1'b0;R/W;;;;;enable power down RF when brown out happens
;;;;;;reg_brown_out_close_flash_ena;[14];1'b0;R/W;;;;;enable close flash when brown out happens
;;;;;;reg_brown_out_int_wait;[13:4];10'h2ff;R/W;;;;;brown out interrupt wait cycles
;;;;;;;[3:0];;;;;;;
0x00ec;RTC_TIME_LOW1;dig_clk_rtc_gated;rst_rtc_n;;;rtc_timer_value1_low;[31:0];32'h0;RO;;;;;RTC timer low 32 bits
0x00f0;RTC_TIME_HIGH1;dig_clk_rtc_gated;rst_rtc_n;;;;[31:16];;;;;;;
;;;;;;rtc_timer_value1_high;[15:0];16'h0;RO;;;;;RTC timer high 16 bits
0x00f4;RTC_XTAL32K_CLK_FACTOR;dig_clk_rtc_gated;rst_rtc_n;;;reg_xtal32k_clk_factor;[31:0];32'h0;R/W;;;;;xtal 32k watch dog backup clock factor
0x00f8;RTC_XTAL32K_CONF;dig_clk_rtc_gated;rst_rtc_n;;;reg_xtal32k_stable_thres;[31:28];4'h0;R/W;;;;;if restarted xtal32k period is smaller than this, it is regarded as stable
;;;;;;reg_xtal32k_wdt_timeout;[27:20];8'hff;R/W;;;;;If no clock detected for this amount of time, 32k is regarded as dead
;;;;;;reg_xtal32k_restart_wait;[19:4];16'h0;R/W;;;;;cycles to wait to repower on xtal 32k
;;;;;;reg_xtal32k_return_wait;[3:0];4'h0;R/W;;;;;cycles to wait to return noral xtal 32k
0x00fc;RTC_ULP_CP_TIMER;dig_clk_rtc_gated;rst_rtc_n;;;reg_ulp_cp_slp_timer_en;[31];1'd0;R/W;;;;;ULP-coprocessor timer enable bit
;;;;;;reg_ulp_cp_gpio_wakeup_clr;[30];1'd0;WO;;;;;ULP-coprocessor wakeup by GPIO state clear
;;;;;;reg_ulp_cp_gpio_wakeup_ena;[29];1'd0;R/W;;;;;ULP-coprocessor wakeup by GPIO enable
;;;;;;;[28];;;;;;;
;;;;;;reg_ulp_cp_timer_slp_cycle;[27:12];16'd200 ;R/W ;;;;;sleep cycles for ULP-coprocessor timer
;;;;;;;[11];;;;;;;
;;;;;;reg_ulp_cp_pc_init;[10:0];11'b0 ;R/W ;;;;;ULP-coprocessor PC initial address
0x0100;RTC_ULP_CP_CTRL;dig_clk_rtc_gated;rst_rtc_n;;;reg_ulp_cp_start_top;[31];1'd0;R/W;;;;;Write 1 to start ULP-coprocessor
;;;;;;reg_ulp_cp_force_start_top;[30];1'd0;R/W;;;;;1: ULP-coprocessor is started by SW
;;;;;;reg_ulp_cp_reset;[29];1'd0;R/W;;;;;ulp coprocessor clk software reset
;;;;;;reg_ulp_cp_clk_fo;[28];1'd0;R/W;;;;;ulp coprocessor clk force on
;;;;;;;[27:23];;;;;;;
;;;;;N/A;reg_ulp_cp_mem_offst_clr;[22];1'd0;WO;;;;;
;;;;;N/A;reg_ulp_cp_mem_addr_size;[21:11];11'd512;R/W;;;;;
;;;;;N/A;reg_ulp_cp_mem_addr_init;[10:0];11'd512;R/W;;;;;
0x0104;RTC_COCPU_CTRL;dig_clk_rtc_gated;rst_rtc_n;;;;[31:25];;;;;;;
;;;;;;reg_cocpu_sw_int_trigger;[24];1'b0;WO;;;;;trigger cocpu register interrupt
;;;;;;reg_cocpu_done;[23];1'b0;R/W;;;;;done signal used by riscv to control timer. 
;;;;;;reg_cocpu_done_force;[22];1'b0;R/W;;;;;1: select riscv done 0: select ulp done
;;;;;;reg_cocpu_sel;[21];1'b1;R/W;;;;;1: old ULP 0: new riscV
;;;;;;reg_cocpu_shut_reset_en;[20];1'b0;R/W;;;;;to reset cocpu
;;;;;;reg_cocpu_shut_2_clk_dis;[19:14];6'd24;R/W;;;;;time from shut cocpu to disable clk
;;;;;;reg_cocpu_shut;[13];1'b0;R/W;;;;;to shut cocpu
;;;;;;reg_cocpu_start_2_intr_en;[12:7];6'd16;R/W;;;;;time from start cocpu to give start interrupt
;;;;;;reg_cocpu_start_2_reset_dis;[6:1];6'd8;R/W;;;;;time from start cocpu to pull down reset
;;;;;;reg_cocpu_clk_fo;[0];1'b0;R/W;;;;;cocpu clk force on
0x0108;RTC_TOUCH_CTRL1;dig_clk_rtc_gated;rst_rtc_n;;;reg_touch_meas_num;[31:16];16'h1000;R/W;;;;;the meas length (in 8MHz)
;;;;;;reg_touch_sleep_cycles;[15:0];16'h100;R/W;;;;;sleep cycles for timer
0x010c;RTC_TOUCH_CTRL2;dig_clk_rtc_gated;rst_rtc_n;;;reg_touch_clkgate_en;[31];1'b0;R/W;;;;;touch clock enable
;;;;;;reg_touch_clk_fo;[30];1'b0;R/W;;;;;touch clock force on
;;;;;;reg_touch_reset;[29];1'b0;R/W;;;;;reset upgrade touch
;;;;;;;[28:27];;;;;;;
;;;;;;reg_touch_slp_cyc_div;[26:25];2'd0;R/W;;;;;when a touch pad is active, sleep cycle could be divided by this number
;;;;;;reg_touch_xpd_wait ;[24:17];8'h4;R/W;;;;;the waiting cycles (in 8MHz) between TOUCH_START and TOUCH_XPD
;;;;;;reg_touch_start_force;[16];1'b0;R/W;;;;;1: to start touch fsm by SW
;;;;;;reg_touch_start_en;[15];1'b0;R/W;;;;;1: start touch fsm
;;;;;;reg_touch_start_fsm_en;[14];1'b1;R/W;;;;;1: TOUCH_START & TOUCH_XPD is controlled by touch fsm
;;;;;;reg_touch_slp_timer_en;[13];1'd0;R/W;;;;;touch timer enable bit
;;;;;;;[12];;;;;;;
;;;;;;reg_touch_refc;[11:9];3'h4;R/W;;;;;TOUCH pad0 reference cap
;;;;;;reg_touch_xpd_bias;[8];1'd0;R/W;;;;;TOUCH_XPD_BIAS
;;;;;;reg_touch_drefh;[7:6];2'b11;R/W;;;;;TOUCH_DREFH
;;;;;;reg_touch_drefl;[5:4];2'b00;R/W;;;;;TOUCH_DREFL
;;;;;;reg_touch_drange;[3:2];2'b11;R/W;;;;;TOUCH_DRANGE
;;;;;;;[1:0];;;;;;;
0x0110;RTC_TOUCH_SCAN_CTRL;dig_clk_rtc_gated;rst_rtc_n;;;reg_touch_out_ring;[31:28];4'hf;R/W;;;;;select out ring pad
;;;;;;reg_touch_bufdrv;[27:25];3'h4;R/W;;;;;touch7 buffer driver strength
;;;;;;reg_touch_scan_pad_map;[24:10];15'h0;R/W;;;;;touch scan mode pad enable map
;;;;;;reg_touch_shield_pad_en;[9];1'b0;R/W;;;;;touch pad14 will be used as shield
;;;;;;reg_touch_inactive_connection;[8];1'b1;R/W;;;;;inactive touch pads connect to 1: gnd 0: HighZ
;;;;;;;[7:3];;;;;;;
;;;;;;reg_touch_denoise_en;[2];1'b0;R/W;;;;;touch pad0 will be used to de-noise
;;;;;;reg_touch_denoise_res;[1:0];2'd2;R/W;;;;;De-noise resolution: 12/10/8/4 bit
0x0114;RTC_TOUCH_SLP_THRES;dig_clk_rtc_gated;rst_rtc_n;;;reg_touch_slp_pad;[31:27];4'hF;R/W;;;;; 
;;;;;;reg_touch_slp_approach_en;[26];1'b0;R/W;;;;;sleep pad approach function enable
;;;;;;;[25:22];;;;;;;
;;;;;;reg_touch_slp_th;[21:0];22'h0;R/W;;;;;the threshold for sleep touch pad
0x0118;RTC_TOUCH_APPROACH;dig_clk_rtc_gated;rst_rtc_n;;;reg_touch_approach_meas_time;[31:24];8'd80;R/W;;;;;approach pads total meas times
;;;;;;reg_touch_slp_channel_clr;[23];1'd0;WO;;;;;clear touch slp channel
;;;;;;;[22:0];;;;;;;
0x011c;RTC_TOUCH_FILTER_CTRL;dig_clk_rtc_gated;rst_rtc_n;;;reg_touch_filter_en;[31];1'b1;R/W;;;;;touch filter enable
;;;;;;reg_touch_filter_mode;[30:29];2'd1;R/W;;;;;0: IIR ? 1: IIR ? 2: IIR 1/8 3: Jitter
;;;;;;reg_touch_debounce;[28:26];3'd3;R/W;;;;;debounce counter
;;;;;;reg_touch_hysteresis;[25:24];2'd1;R/W;;;;;
;;;;;;reg_touch_noise_thres;[23:22];2'd1;R/W;;;;;
;;;;;;reg_touch_neg_noise_thres;[21:20];2'd1;R/W;;;;;
;;;;;;reg_touch_neg_noise_limit;[19:16];4'd5;R/W;;;;;negative threshold counter limit
;;;;;;reg_touch_jitter_step;[15:12];4'd1;R/W;;;;;touch jitter step
;;;;;;;[11:0];;;;;;;
0x0120;RTC_USB_CONF;dig_clk_rtc_gated;rst_rtc_n;;;;[31:17];15'd0;;;;;;
;;;;;;reg_usb_tx_en_override;[16];1'd0;R/W;;;;;
;;;;;;reg_usb_tx_en;[15];1'd0;R/W;;;;;
;;;;;;reg_usb_txp;[14];1'd0;R/W;;;;;
;;;;;;reg_usb_txm;[13];1'd0;R/W;;;;;
;;;;;;reg_usb_pad_enable;[12];1'd0;R/W;;;;;
;;;;;;reg_usb_pad_enable_override;[11];1'd0;R/W;;;;;
;;;;;;reg_usb_pullup_value;[10];1'd0;R/W;;;;;
;;;;;;reg_usb_dm_pulldown;[9];1'd0;R/W;;;;;
;;;;;;reg_usb_dm_pullup;[8];1'd0;R/W;;;;;
;;;;;;reg_usb_dp_pulldown;[7];1'd0;R/W;;;;;
;;;;;;reg_usb_dp_pullup;[6];1'd0;R/W;;;;;
;;;;;;reg_usb_pad_pull_override;[5];1'd0;R/W;;;;;
;;;;;;reg_usb_vref_override;[4];1'd0;R/W;;;;;
;;;;;;reg_usb_vrefl;[3:2];2'd0;R/W;;;;;
;;;;;;reg_usb_vrefh;[1:0];2'd0;R/W;;;;;
0x0124;RTC_CNTL_DATE;dig_clk_rtc_gated;rst_rtc_n;;;;[31:28];;;;;;;
;;;;;N/A;rtc_cntl_date;[27:0];28'h1810310;R/W;;;;;
