==20712== Cachegrind, a cache and branch-prediction profiler
==20712== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==20712== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==20712== Command: ./srr-large
==20712== 
--20712-- warning: L3 cache found, using its data for the LL simulation.
--20712-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--20712-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.031250
==20712== brk segment overflow in thread #1: can't grow to 0x4a4b000
==20712== (see section Limitations in user manual)
==20712== NOTE: further instances of this message will not be shown
==20712== 
==20712== I   refs:      919,217,731,535
==20712== I1  misses:              1,560
==20712== LLi misses:              1,557
==20712== I1  miss rate:            0.00%
==20712== LLi miss rate:            0.00%
==20712== 
==20712== D   refs:      356,699,040,280  (240,279,389,402 rd   + 116,419,650,878 wr)
==20712== D1  misses:        174,862,352  (    169,385,367 rd   +       5,476,985 wr)
==20712== LLd misses:          8,473,777  (      7,767,936 rd   +         705,841 wr)
==20712== D1  miss rate:             0.0% (            0.1%     +             0.0%  )
==20712== LLd miss rate:             0.0% (            0.0%     +             0.0%  )
==20712== 
==20712== LL refs:           174,863,912  (    169,386,927 rd   +       5,476,985 wr)
==20712== LL misses:           8,475,334  (      7,769,493 rd   +         705,841 wr)
==20712== LL miss rate:              0.0% (            0.0%     +             0.0%  )
