#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Jun 28 19:03:12 2025
# Process ID: 19216
# Current directory: C:/Users/VICTUS/Desktop/FPGAthi/clock_disp
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11136 C:\Users\VICTUS\Desktop\FPGAthi\clock_disp\clock_disp.xpr
# Log file: C:/Users/VICTUS/Desktop/FPGAthi/clock_disp/vivado.log
# Journal file: C:/Users/VICTUS/Desktop/FPGAthi/clock_disp\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/VICTUS/Desktop/FPGAthi/clock_disp/clock_disp.xpr
update_compile_order -fileset sources_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/Users/VICTUS/Desktop/FPGAthi/clock_disp/clock_disp.runs/impl_1/test_7seg.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/VICTUS/Desktop/FPGAthi/clock_disp/clock_disp.runs/impl_1/test_7seg.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close_hw
