;redcode
;assert 1
	SPL 0, <402
	CMP -227, <-126
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	SPL 320, 220
	SPL 320, 220
	JMP @12, #0
	SUB 23, @20
	JMZ <121, 106
	MOV @121, 106
	SUB @0, @2
	JMZ -1, @-26
	SUB @13, <2
	MOV @121, 106
	SUB @400, @402
	SUB @400, @402
	SUB #12, @0
	JMN 3, 720
	JMN 3, 720
	DAT #270, #60
	SUB @400, @404
	JMZ <121, 106
	SUB 210, 60
	SPL <123, 102
	JMZ -1, @-26
	JMZ -1, @-26
	SUB <700, @-600
	MOV -1, <-26
	SUB #12, @0
	SUB -702, -10
	SUB <700, @-600
	SUB 140, -272
	SUB @127, 106
	SUB <700, @-600
	SUB 210, 60
	SUB 121, 176
	JMP 0, #2
	SUB @121, 106
	SLT 0, 272
	SUB 12, @10
	SUB <700, @-600
	DAT #210, #60
	SUB @127, 106
	SUB 12, @10
	MOV @121, 106
	CMP 140, -240
	CMP 140, -240
	MOV -1, <-26
	SPL 0, <402
	SUB @127, 106
	SUB @13, <2
	MOV -1, <-26
