Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Oct 16 21:24:26 2018
| Host         : DESKTOP-3VDLSPS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file challenge_7_timing_summary_routed.rpt -pb challenge_7_timing_summary_routed.pb -rpx challenge_7_timing_summary_routed.rpx -warn_on_violation
| Design       : challenge_7
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.11 2016-07-27
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.409        0.000                      0                   24        0.179        0.000                      0                   24        3.500        0.000                       0                    33  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 4.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         8.409        0.000                      0                   24        0.179        0.000                      0                   24        3.500        0.000                       0                    33  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.409ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.409ns  (required time - arrival time)
  Source:                 mux_8/o_Y_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            genblk4.muxshift_3_high[4].mux_x/o_Y_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.606ns  (logic 0.642ns (39.963%)  route 0.964ns (60.037%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.383ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.749     5.383    mux_8/i_CLK_IBUF_BUFG
    SLICE_X42Y33         FDRE                                         r  mux_8/o_Y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDRE (Prop_fdre_C_Q)         0.518     5.901 r  mux_8/o_Y_reg/Q
                         net (fo=2, routed)           0.964     6.866    mux_8/w_B_SHIFT_INTERCONNECT_2_0
    SLICE_X42Y30         LUT3 (Prop_lut3_I0_O)        0.124     6.990 r  mux_8/o_Y_i_1__19/O
                         net (fo=1, routed)           0.000     6.990    genblk4.muxshift_3_high[4].mux_x/o_Y_reg_0
    SLICE_X42Y30         FDRE                                         r  genblk4.muxshift_3_high[4].mux_x/o_Y_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    10.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.568    14.926    genblk4.muxshift_3_high[4].mux_x/i_CLK_IBUF_BUFG
    SLICE_X42Y30         FDRE                                         r  genblk4.muxshift_3_high[4].mux_x/o_Y_reg/C
                         clock pessimism              0.429    15.355    
                         clock uncertainty           -0.035    15.320    
    SLICE_X42Y30         FDRE (Setup_fdre_C_D)        0.079    15.399    genblk4.muxshift_3_high[4].mux_x/o_Y_reg
  -------------------------------------------------------------------
                         required time                         15.399    
                         arrival time                          -6.990    
  -------------------------------------------------------------------
                         slack                                  8.409    

Slack (MET) :             8.410ns  (required time - arrival time)
  Source:                 genblk1.muxshift_1[4].mux_x/o_Y_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            genblk2.muxshift_2[4].mux_x/o_Y_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.610ns  (logic 0.779ns (48.376%)  route 0.831ns (51.624%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    5.383ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.749     5.383    genblk1.muxshift_1[4].mux_x/i_CLK_IBUF_BUFG
    SLICE_X42Y33         FDRE                                         r  genblk1.muxshift_1[4].mux_x/o_Y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDRE (Prop_fdre_C_Q)         0.478     5.861 r  genblk1.muxshift_1[4].mux_x/o_Y_reg/Q
                         net (fo=2, routed)           0.831     6.693    genblk1.muxshift_1[2].mux_x/p_5_out
    SLICE_X42Y32         LUT3 (Prop_lut3_I2_O)        0.301     6.994 r  genblk1.muxshift_1[2].mux_x/o_Y_i_1__11/O
                         net (fo=1, routed)           0.000     6.994    genblk2.muxshift_2[4].mux_x/o_Y_reg_2
    SLICE_X42Y32         FDRE                                         r  genblk2.muxshift_2[4].mux_x/o_Y_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    10.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.571    14.929    genblk2.muxshift_2[4].mux_x/i_CLK_IBUF_BUFG
    SLICE_X42Y32         FDRE                                         r  genblk2.muxshift_2[4].mux_x/o_Y_reg/C
                         clock pessimism              0.429    15.358    
                         clock uncertainty           -0.035    15.323    
    SLICE_X42Y32         FDRE (Setup_fdre_C_D)        0.081    15.404    genblk2.muxshift_2[4].mux_x/o_Y_reg
  -------------------------------------------------------------------
                         required time                         15.404    
                         arrival time                          -6.994    
  -------------------------------------------------------------------
                         slack                                  8.410    

Slack (MET) :             8.421ns  (required time - arrival time)
  Source:                 genblk1.muxshift_1[3].mux_x/o_Y_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            genblk2.muxshift_2[5].mux_x/o_Y_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.594ns  (logic 0.642ns (40.274%)  route 0.952ns (59.726%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.383ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.749     5.383    genblk1.muxshift_1[3].mux_x/i_CLK_IBUF_BUFG
    SLICE_X42Y33         FDRE                                         r  genblk1.muxshift_1[3].mux_x/o_Y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDRE (Prop_fdre_C_Q)         0.518     5.901 r  genblk1.muxshift_1[3].mux_x/o_Y_reg/Q
                         net (fo=2, routed)           0.952     6.853    genblk1.muxshift_1[3].mux_x/p_6_out
    SLICE_X42Y31         LUT3 (Prop_lut3_I0_O)        0.124     6.977 r  genblk1.muxshift_1[3].mux_x/o_Y_i_1__12/O
                         net (fo=1, routed)           0.000     6.977    genblk2.muxshift_2[5].mux_x/o_Y_reg_2
    SLICE_X42Y31         FDRE                                         r  genblk2.muxshift_2[5].mux_x/o_Y_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    10.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.569    14.927    genblk2.muxshift_2[5].mux_x/i_CLK_IBUF_BUFG
    SLICE_X42Y31         FDRE                                         r  genblk2.muxshift_2[5].mux_x/o_Y_reg/C
                         clock pessimism              0.429    15.356    
                         clock uncertainty           -0.035    15.321    
    SLICE_X42Y31         FDRE (Setup_fdre_C_D)        0.077    15.398    genblk2.muxshift_2[5].mux_x/o_Y_reg
  -------------------------------------------------------------------
                         required time                         15.398    
                         arrival time                          -6.977    
  -------------------------------------------------------------------
                         slack                                  8.421    

Slack (MET) :             8.464ns  (required time - arrival time)
  Source:                 genblk1.muxshift_1[7].mux_x/o_Y_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            mux_9/o_Y_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.554ns  (logic 0.642ns (41.302%)  route 0.912ns (58.698%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    5.383ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.749     5.383    genblk1.muxshift_1[7].mux_x/i_CLK_IBUF_BUFG
    SLICE_X42Y33         FDRE                                         r  genblk1.muxshift_1[7].mux_x/o_Y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDRE (Prop_fdre_C_Q)         0.518     5.901 r  genblk1.muxshift_1[7].mux_x/o_Y_reg/Q
                         net (fo=2, routed)           0.912     6.814    genblk1.muxshift_1[7].mux_x/w_B_SHIFT_INTERCONNECT_1_7
    SLICE_X42Y32         LUT3 (Prop_lut3_I0_O)        0.124     6.938 r  genblk1.muxshift_1[7].mux_x/o_Y_i_1__8/O
                         net (fo=1, routed)           0.000     6.938    mux_9/o_Y_reg_1
    SLICE_X42Y32         FDRE                                         r  mux_9/o_Y_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    10.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.571    14.929    mux_9/i_CLK_IBUF_BUFG
    SLICE_X42Y32         FDRE                                         r  mux_9/o_Y_reg/C
                         clock pessimism              0.429    15.358    
                         clock uncertainty           -0.035    15.323    
    SLICE_X42Y32         FDRE (Setup_fdre_C_D)        0.079    15.402    mux_9/o_Y_reg
  -------------------------------------------------------------------
                         required time                         15.402    
                         arrival time                          -6.938    
  -------------------------------------------------------------------
                         slack                                  8.464    

Slack (MET) :             8.484ns  (required time - arrival time)
  Source:                 in_reg/o_LED_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            genblk1.muxshift_1[1].mux_x/o_Y_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.538ns  (logic 0.580ns (37.711%)  route 0.958ns (62.289%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    5.382ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.748     5.382    in_reg/i_CLK_IBUF_BUFG
    SLICE_X43Y32         FDRE                                         r  in_reg/o_LED_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y32         FDRE (Prop_fdre_C_Q)         0.456     5.838 r  in_reg/o_LED_reg[1]/Q
                         net (fo=2, routed)           0.958     6.796    in_reg/w_B_SHIFT_IN[1]
    SLICE_X42Y32         LUT3 (Prop_lut3_I2_O)        0.124     6.920 r  in_reg/o_Y_i_1__0/O
                         net (fo=1, routed)           0.000     6.920    genblk1.muxshift_1[1].mux_x/o_LED_reg[0]
    SLICE_X42Y32         FDRE                                         r  genblk1.muxshift_1[1].mux_x/o_Y_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    10.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.571    14.929    genblk1.muxshift_1[1].mux_x/i_CLK_IBUF_BUFG
    SLICE_X42Y32         FDRE                                         r  genblk1.muxshift_1[1].mux_x/o_Y_reg/C
                         clock pessimism              0.431    15.360    
                         clock uncertainty           -0.035    15.325    
    SLICE_X42Y32         FDRE (Setup_fdre_C_D)        0.079    15.404    genblk1.muxshift_1[1].mux_x/o_Y_reg
  -------------------------------------------------------------------
                         required time                         15.404    
                         arrival time                          -6.920    
  -------------------------------------------------------------------
                         slack                                  8.484    

Slack (MET) :             8.497ns  (required time - arrival time)
  Source:                 in_reg/o_LED_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            genblk1.muxshift_1[2].mux_x/o_Y_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.564ns  (logic 0.606ns (38.746%)  route 0.958ns (61.254%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    5.382ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.748     5.382    in_reg/i_CLK_IBUF_BUFG
    SLICE_X43Y32         FDRE                                         r  in_reg/o_LED_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y32         FDRE (Prop_fdre_C_Q)         0.456     5.838 r  in_reg/o_LED_reg[1]/Q
                         net (fo=2, routed)           0.958     6.796    in_reg/w_B_SHIFT_IN[1]
    SLICE_X42Y32         LUT3 (Prop_lut3_I0_O)        0.150     6.946 r  in_reg/o_Y_i_1__1/O
                         net (fo=1, routed)           0.000     6.946    genblk1.muxshift_1[2].mux_x/o_LED_reg[1]
    SLICE_X42Y32         FDRE                                         r  genblk1.muxshift_1[2].mux_x/o_Y_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    10.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.571    14.929    genblk1.muxshift_1[2].mux_x/i_CLK_IBUF_BUFG
    SLICE_X42Y32         FDRE                                         r  genblk1.muxshift_1[2].mux_x/o_Y_reg/C
                         clock pessimism              0.431    15.360    
                         clock uncertainty           -0.035    15.325    
    SLICE_X42Y32         FDRE (Setup_fdre_C_D)        0.118    15.443    genblk1.muxshift_1[2].mux_x/o_Y_reg
  -------------------------------------------------------------------
                         required time                         15.443    
                         arrival time                          -6.946    
  -------------------------------------------------------------------
                         slack                                  8.497    

Slack (MET) :             8.548ns  (required time - arrival time)
  Source:                 genblk2.muxshift_2[2].mux_x/o_Y_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            genblk4.muxshift_3_high[6].mux_x/o_Y_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.447ns  (logic 0.580ns (40.070%)  route 0.867ns (59.930%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.383ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.749     5.383    genblk2.muxshift_2[2].mux_x/i_CLK_IBUF_BUFG
    SLICE_X43Y33         FDRE                                         r  genblk2.muxshift_2[2].mux_x/o_Y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDRE (Prop_fdre_C_Q)         0.456     5.839 r  genblk2.muxshift_2[2].mux_x/o_Y_reg/Q
                         net (fo=2, routed)           0.867     6.707    genblk2.muxshift_2[2].mux_x/p_10_out
    SLICE_X43Y33         LUT3 (Prop_lut3_I0_O)        0.124     6.831 r  genblk2.muxshift_2[2].mux_x/o_Y_i_1__21/O
                         net (fo=1, routed)           0.000     6.831    genblk4.muxshift_3_high[6].mux_x/o_Y_reg_0
    SLICE_X43Y33         FDRE                                         r  genblk4.muxshift_3_high[6].mux_x/o_Y_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    10.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.572    14.930    genblk4.muxshift_3_high[6].mux_x/i_CLK_IBUF_BUFG
    SLICE_X43Y33         FDRE                                         r  genblk4.muxshift_3_high[6].mux_x/o_Y_reg/C
                         clock pessimism              0.453    15.383    
                         clock uncertainty           -0.035    15.348    
    SLICE_X43Y33         FDRE (Setup_fdre_C_D)        0.031    15.379    genblk4.muxshift_3_high[6].mux_x/o_Y_reg
  -------------------------------------------------------------------
                         required time                         15.379    
                         arrival time                          -6.831    
  -------------------------------------------------------------------
                         slack                                  8.548    

Slack (MET) :             8.553ns  (required time - arrival time)
  Source:                 genblk1.muxshift_1[7].mux_x/o_Y_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            genblk2.muxshift_2[7].mux_x/o_Y_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.466ns  (logic 0.642ns (43.804%)  route 0.824ns (56.196%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.383ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.749     5.383    genblk1.muxshift_1[7].mux_x/i_CLK_IBUF_BUFG
    SLICE_X42Y33         FDRE                                         r  genblk1.muxshift_1[7].mux_x/o_Y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDRE (Prop_fdre_C_Q)         0.518     5.901 r  genblk1.muxshift_1[7].mux_x/o_Y_reg/Q
                         net (fo=2, routed)           0.824     6.725    genblk1.muxshift_1[5].mux_x/w_B_SHIFT_INTERCONNECT_1_7
    SLICE_X42Y31         LUT3 (Prop_lut3_I2_O)        0.124     6.849 r  genblk1.muxshift_1[5].mux_x/o_Y_i_1__14/O
                         net (fo=1, routed)           0.000     6.849    genblk2.muxshift_2[7].mux_x/o_Y_reg_1
    SLICE_X42Y31         FDRE                                         r  genblk2.muxshift_2[7].mux_x/o_Y_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    10.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.569    14.927    genblk2.muxshift_2[7].mux_x/i_CLK_IBUF_BUFG
    SLICE_X42Y31         FDRE                                         r  genblk2.muxshift_2[7].mux_x/o_Y_reg/C
                         clock pessimism              0.429    15.356    
                         clock uncertainty           -0.035    15.321    
    SLICE_X42Y31         FDRE (Setup_fdre_C_D)        0.081    15.402    genblk2.muxshift_2[7].mux_x/o_Y_reg
  -------------------------------------------------------------------
                         required time                         15.402    
                         arrival time                          -6.849    
  -------------------------------------------------------------------
                         slack                                  8.553    

Slack (MET) :             8.556ns  (required time - arrival time)
  Source:                 mux_8/o_Y_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            genblk3.muxshift_3_low[0].mux_x/o_Y_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.457ns  (logic 0.642ns (44.048%)  route 0.815ns (55.952%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.383ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.749     5.383    mux_8/i_CLK_IBUF_BUFG
    SLICE_X42Y33         FDRE                                         r  mux_8/o_Y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDRE (Prop_fdre_C_Q)         0.518     5.901 r  mux_8/o_Y_reg/Q
                         net (fo=2, routed)           0.815     6.717    genblk2.muxshift_2[4].mux_x/w_B_SHIFT_INTERCONNECT_2_0
    SLICE_X42Y30         LUT3 (Prop_lut3_I2_O)        0.124     6.841 r  genblk2.muxshift_2[4].mux_x/o_Y_i_1__15/O
                         net (fo=1, routed)           0.000     6.841    genblk3.muxshift_3_low[0].mux_x/o_Y_reg_0
    SLICE_X42Y30         FDRE                                         r  genblk3.muxshift_3_low[0].mux_x/o_Y_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    10.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.568    14.926    genblk3.muxshift_3_low[0].mux_x/i_CLK_IBUF_BUFG
    SLICE_X42Y30         FDRE                                         r  genblk3.muxshift_3_low[0].mux_x/o_Y_reg/C
                         clock pessimism              0.429    15.355    
                         clock uncertainty           -0.035    15.320    
    SLICE_X42Y30         FDRE (Setup_fdre_C_D)        0.077    15.397    genblk3.muxshift_3_low[0].mux_x/o_Y_reg
  -------------------------------------------------------------------
                         required time                         15.397    
                         arrival time                          -6.841    
  -------------------------------------------------------------------
                         slack                                  8.556    

Slack (MET) :             8.561ns  (required time - arrival time)
  Source:                 mux_0/o_Y_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            genblk2.muxshift_2[2].mux_x/o_Y_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.413ns  (logic 0.776ns (54.913%)  route 0.637ns (45.087%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.383ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.749     5.383    mux_0/i_CLK_IBUF_BUFG
    SLICE_X42Y33         FDRE                                         r  mux_0/o_Y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDRE (Prop_fdre_C_Q)         0.478     5.861 r  mux_0/o_Y_reg/Q
                         net (fo=2, routed)           0.637     6.498    mux_0/w_B_SHIFT_INTERCONNECT_1_0
    SLICE_X43Y33         LUT3 (Prop_lut3_I0_O)        0.298     6.796 r  mux_0/o_Y_i_1__9/O
                         net (fo=1, routed)           0.000     6.796    genblk2.muxshift_2[2].mux_x/o_Y_reg_1
    SLICE_X43Y33         FDRE                                         r  genblk2.muxshift_2[2].mux_x/o_Y_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    10.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.572    14.930    genblk2.muxshift_2[2].mux_x/i_CLK_IBUF_BUFG
    SLICE_X43Y33         FDRE                                         r  genblk2.muxshift_2[2].mux_x/o_Y_reg/C
                         clock pessimism              0.431    15.361    
                         clock uncertainty           -0.035    15.326    
    SLICE_X43Y33         FDRE (Setup_fdre_C_D)        0.031    15.357    genblk2.muxshift_2[2].mux_x/o_Y_reg
  -------------------------------------------------------------------
                         required time                         15.357    
                         arrival time                          -6.796    
  -------------------------------------------------------------------
                         slack                                  8.561    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 in_reg/o_LED_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            genblk1.muxshift_1[2].mux_x/o_Y_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.189ns (58.471%)  route 0.134ns (41.529%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.588     1.466    in_reg/i_CLK_IBUF_BUFG
    SLICE_X43Y32         FDRE                                         r  in_reg/o_LED_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y32         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  in_reg/o_LED_reg[2]/Q
                         net (fo=2, routed)           0.134     1.741    in_reg/w_B_SHIFT_IN[2]
    SLICE_X42Y32         LUT3 (Prop_lut3_I2_O)        0.048     1.789 r  in_reg/o_Y_i_1__1/O
                         net (fo=1, routed)           0.000     1.789    genblk1.muxshift_1[2].mux_x/o_LED_reg[1]
    SLICE_X42Y32         FDRE                                         r  genblk1.muxshift_1[2].mux_x/o_Y_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.855     1.980    genblk1.muxshift_1[2].mux_x/i_CLK_IBUF_BUFG
    SLICE_X42Y32         FDRE                                         r  genblk1.muxshift_1[2].mux_x/o_Y_reg/C
                         clock pessimism             -0.501     1.479    
    SLICE_X42Y32         FDRE (Hold_fdre_C_D)         0.131     1.610    genblk1.muxshift_1[2].mux_x/o_Y_reg
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 in_reg/o_LED_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            genblk1.muxshift_1[4].mux_x/o_Y_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.189ns (56.558%)  route 0.145ns (43.442%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.590     1.468    in_reg/i_CLK_IBUF_BUFG
    SLICE_X43Y34         FDRE                                         r  in_reg/o_LED_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  in_reg/o_LED_reg[3]/Q
                         net (fo=2, routed)           0.145     1.754    in_reg/w_B_SHIFT_IN[3]
    SLICE_X42Y33         LUT3 (Prop_lut3_I0_O)        0.048     1.802 r  in_reg/o_Y_i_1__3/O
                         net (fo=1, routed)           0.000     1.802    genblk1.muxshift_1[4].mux_x/o_LED_reg[3]
    SLICE_X42Y33         FDRE                                         r  genblk1.muxshift_1[4].mux_x/o_Y_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.856     1.981    genblk1.muxshift_1[4].mux_x/i_CLK_IBUF_BUFG
    SLICE_X42Y33         FDRE                                         r  genblk1.muxshift_1[4].mux_x/o_Y_reg/C
                         clock pessimism             -0.500     1.481    
    SLICE_X42Y33         FDRE (Hold_fdre_C_D)         0.131     1.612    genblk1.muxshift_1[4].mux_x/o_Y_reg
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 genblk2.muxshift_2[3].mux_x/o_Y_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            genblk3.muxshift_3_low[3].mux_x/o_Y_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.209ns (64.069%)  route 0.117ns (35.931%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.588     1.466    genblk2.muxshift_2[3].mux_x/i_CLK_IBUF_BUFG
    SLICE_X42Y32         FDRE                                         r  genblk2.muxshift_2[3].mux_x/o_Y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  genblk2.muxshift_2[3].mux_x/o_Y_reg/Q
                         net (fo=2, routed)           0.117     1.747    genblk2.muxshift_2[7].mux_x/p_9_out
    SLICE_X42Y31         LUT3 (Prop_lut3_I2_O)        0.045     1.792 r  genblk2.muxshift_2[7].mux_x/o_Y_i_1__18/O
                         net (fo=1, routed)           0.000     1.792    genblk3.muxshift_3_low[3].mux_x/o_Y_reg_0
    SLICE_X42Y31         FDRE                                         r  genblk3.muxshift_3_low[3].mux_x/o_Y_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.854     1.979    genblk3.muxshift_3_low[3].mux_x/i_CLK_IBUF_BUFG
    SLICE_X42Y31         FDRE                                         r  genblk3.muxshift_3_low[3].mux_x/o_Y_reg/C
                         clock pessimism             -0.500     1.479    
    SLICE_X42Y31         FDRE (Hold_fdre_C_D)         0.121     1.600    genblk3.muxshift_3_low[3].mux_x/o_Y_reg
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 genblk2.muxshift_2[5].mux_x/o_Y_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            genblk4.muxshift_3_high[5].mux_x/o_Y_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.209ns (64.069%)  route 0.117ns (35.931%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.587     1.465    genblk2.muxshift_2[5].mux_x/i_CLK_IBUF_BUFG
    SLICE_X42Y31         FDRE                                         r  genblk2.muxshift_2[5].mux_x/o_Y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDRE (Prop_fdre_C_Q)         0.164     1.629 r  genblk2.muxshift_2[5].mux_x/o_Y_reg/Q
                         net (fo=2, routed)           0.117     1.746    mux_9/o_Y_reg_2
    SLICE_X42Y30         LUT3 (Prop_lut3_I2_O)        0.045     1.791 r  mux_9/o_Y_i_1__20/O
                         net (fo=1, routed)           0.000     1.791    genblk4.muxshift_3_high[5].mux_x/o_Y_reg_0
    SLICE_X42Y30         FDRE                                         r  genblk4.muxshift_3_high[5].mux_x/o_Y_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.853     1.978    genblk4.muxshift_3_high[5].mux_x/i_CLK_IBUF_BUFG
    SLICE_X42Y30         FDRE                                         r  genblk4.muxshift_3_high[5].mux_x/o_Y_reg/C
                         clock pessimism             -0.500     1.478    
    SLICE_X42Y30         FDRE (Hold_fdre_C_D)         0.121     1.599    genblk4.muxshift_3_high[5].mux_x/o_Y_reg
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 in_reg/o_LED_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            genblk1.muxshift_1[3].mux_x/o_Y_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.164%)  route 0.145ns (43.836%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.590     1.468    in_reg/i_CLK_IBUF_BUFG
    SLICE_X43Y34         FDRE                                         r  in_reg/o_LED_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  in_reg/o_LED_reg[3]/Q
                         net (fo=2, routed)           0.145     1.754    in_reg/w_B_SHIFT_IN[3]
    SLICE_X42Y33         LUT3 (Prop_lut3_I2_O)        0.045     1.799 r  in_reg/o_Y_i_1__2/O
                         net (fo=1, routed)           0.000     1.799    genblk1.muxshift_1[3].mux_x/o_LED_reg[2]
    SLICE_X42Y33         FDRE                                         r  genblk1.muxshift_1[3].mux_x/o_Y_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.856     1.981    genblk1.muxshift_1[3].mux_x/i_CLK_IBUF_BUFG
    SLICE_X42Y33         FDRE                                         r  genblk1.muxshift_1[3].mux_x/o_Y_reg/C
                         clock pessimism             -0.500     1.481    
    SLICE_X42Y33         FDRE (Hold_fdre_C_D)         0.121     1.602    genblk1.muxshift_1[3].mux_x/o_Y_reg
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 genblk2.muxshift_2[4].mux_x/o_Y_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            genblk4.muxshift_3_high[4].mux_x/o_Y_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.209ns (62.833%)  route 0.124ns (37.167%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.588     1.466    genblk2.muxshift_2[4].mux_x/i_CLK_IBUF_BUFG
    SLICE_X42Y32         FDRE                                         r  genblk2.muxshift_2[4].mux_x/o_Y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  genblk2.muxshift_2[4].mux_x/o_Y_reg/Q
                         net (fo=2, routed)           0.124     1.754    mux_8/o_Y_reg_2
    SLICE_X42Y30         LUT3 (Prop_lut3_I2_O)        0.045     1.799 r  mux_8/o_Y_i_1__19/O
                         net (fo=1, routed)           0.000     1.799    genblk4.muxshift_3_high[4].mux_x/o_Y_reg_0
    SLICE_X42Y30         FDRE                                         r  genblk4.muxshift_3_high[4].mux_x/o_Y_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.853     1.978    genblk4.muxshift_3_high[4].mux_x/i_CLK_IBUF_BUFG
    SLICE_X42Y30         FDRE                                         r  genblk4.muxshift_3_high[4].mux_x/o_Y_reg/C
                         clock pessimism             -0.500     1.478    
    SLICE_X42Y30         FDRE (Hold_fdre_C_D)         0.121     1.599    genblk4.muxshift_3_high[4].mux_x/o_Y_reg
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 in_reg/o_LED_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            mux_0/o_Y_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.213ns (61.353%)  route 0.134ns (38.647%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.590     1.468    in_reg/i_CLK_IBUF_BUFG
    SLICE_X42Y34         FDRE                                         r  in_reg/o_LED_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y34         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  in_reg/o_LED_reg[7]/Q
                         net (fo=2, routed)           0.134     1.766    in_reg/w_B_SHIFT_IN[7]
    SLICE_X42Y33         LUT3 (Prop_lut3_I0_O)        0.049     1.815 r  in_reg/o_Y_i_1/O
                         net (fo=1, routed)           0.000     1.815    mux_0/o_LED_reg[7]
    SLICE_X42Y33         FDRE                                         r  mux_0/o_Y_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.856     1.981    mux_0/i_CLK_IBUF_BUFG
    SLICE_X42Y33         FDRE                                         r  mux_0/o_Y_reg/C
                         clock pessimism             -0.500     1.481    
    SLICE_X42Y33         FDRE (Hold_fdre_C_D)         0.131     1.612    mux_0/o_Y_reg
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 in_reg/o_LED_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            genblk1.muxshift_1[7].mux_x/o_Y_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.209ns (60.902%)  route 0.134ns (39.098%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.590     1.468    in_reg/i_CLK_IBUF_BUFG
    SLICE_X42Y34         FDRE                                         r  in_reg/o_LED_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y34         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  in_reg/o_LED_reg[7]/Q
                         net (fo=2, routed)           0.134     1.766    in_reg/w_B_SHIFT_IN[7]
    SLICE_X42Y33         LUT3 (Prop_lut3_I2_O)        0.045     1.811 r  in_reg/o_Y_i_1__6/O
                         net (fo=1, routed)           0.000     1.811    genblk1.muxshift_1[7].mux_x/o_LED_reg[6]
    SLICE_X42Y33         FDRE                                         r  genblk1.muxshift_1[7].mux_x/o_Y_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.856     1.981    genblk1.muxshift_1[7].mux_x/i_CLK_IBUF_BUFG
    SLICE_X42Y33         FDRE                                         r  genblk1.muxshift_1[7].mux_x/o_Y_reg/C
                         clock pessimism             -0.500     1.481    
    SLICE_X42Y33         FDRE (Hold_fdre_C_D)         0.121     1.602    genblk1.muxshift_1[7].mux_x/o_Y_reg
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 genblk2.muxshift_2[6].mux_x/o_Y_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            genblk3.muxshift_3_low[2].mux_x/o_Y_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (60.027%)  route 0.124ns (39.973%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.589     1.467    genblk2.muxshift_2[6].mux_x/i_CLK_IBUF_BUFG
    SLICE_X43Y33         FDRE                                         r  genblk2.muxshift_2[6].mux_x/o_Y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  genblk2.muxshift_2[6].mux_x/o_Y_reg/Q
                         net (fo=2, routed)           0.124     1.732    genblk2.muxshift_2[6].mux_x/p_4_in
    SLICE_X43Y33         LUT3 (Prop_lut3_I0_O)        0.045     1.777 r  genblk2.muxshift_2[6].mux_x/o_Y_i_1__17/O
                         net (fo=1, routed)           0.000     1.777    genblk3.muxshift_3_low[2].mux_x/o_Y_reg_0
    SLICE_X43Y33         FDRE                                         r  genblk3.muxshift_3_low[2].mux_x/o_Y_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.856     1.981    genblk3.muxshift_3_low[2].mux_x/i_CLK_IBUF_BUFG
    SLICE_X43Y33         FDRE                                         r  genblk3.muxshift_3_low[2].mux_x/o_Y_reg/C
                         clock pessimism             -0.514     1.467    
    SLICE_X43Y33         FDRE (Hold_fdre_C_D)         0.092     1.559    genblk3.muxshift_3_low[2].mux_x/o_Y_reg
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 in_reg/o_LED_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            genblk1.muxshift_1[6].mux_x/o_Y_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.213ns (57.365%)  route 0.158ns (42.635%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.590     1.468    in_reg/i_CLK_IBUF_BUFG
    SLICE_X42Y34         FDRE                                         r  in_reg/o_LED_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y34         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  in_reg/o_LED_reg[6]/Q
                         net (fo=2, routed)           0.158     1.790    in_reg/w_B_SHIFT_IN[6]
    SLICE_X42Y33         LUT3 (Prop_lut3_I2_O)        0.049     1.839 r  in_reg/o_Y_i_1__5/O
                         net (fo=1, routed)           0.000     1.839    genblk1.muxshift_1[6].mux_x/o_LED_reg[5]
    SLICE_X42Y33         FDRE                                         r  genblk1.muxshift_1[6].mux_x/o_Y_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.856     1.981    genblk1.muxshift_1[6].mux_x/i_CLK_IBUF_BUFG
    SLICE_X42Y33         FDRE                                         r  genblk1.muxshift_1[6].mux_x/o_Y_reg/C
                         clock pessimism             -0.500     1.481    
    SLICE_X42Y33         FDRE (Hold_fdre_C_D)         0.131     1.612    genblk1.muxshift_1[6].mux_x/o_Y_reg
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.227    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { i_CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  i_CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y32    genblk1.muxshift_1[1].mux_x/o_Y_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y32    genblk1.muxshift_1[2].mux_x/o_Y_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y33    genblk1.muxshift_1[3].mux_x/o_Y_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y33    genblk1.muxshift_1[4].mux_x/o_Y_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y33    genblk1.muxshift_1[5].mux_x/o_Y_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y33    genblk1.muxshift_1[6].mux_x/o_Y_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y33    genblk1.muxshift_1[7].mux_x/o_Y_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y33    genblk2.muxshift_2[2].mux_x/o_Y_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y32    genblk2.muxshift_2[3].mux_x/o_Y_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X42Y33    genblk1.muxshift_1[3].mux_x/o_Y_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X42Y33    genblk1.muxshift_1[4].mux_x/o_Y_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X42Y33    genblk1.muxshift_1[5].mux_x/o_Y_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X42Y33    genblk1.muxshift_1[6].mux_x/o_Y_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X42Y33    genblk1.muxshift_1[7].mux_x/o_Y_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X43Y33    genblk2.muxshift_2[2].mux_x/o_Y_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X43Y33    genblk2.muxshift_2[6].mux_x/o_Y_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X42Y30    genblk3.muxshift_3_low[0].mux_x/o_Y_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X42Y30    genblk3.muxshift_3_low[1].mux_x/o_Y_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X43Y33    genblk3.muxshift_3_low[2].mux_x/o_Y_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y31    genblk2.muxshift_2[5].mux_x/o_Y_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y31    genblk2.muxshift_2[7].mux_x/o_Y_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y30    genblk3.muxshift_3_low[0].mux_x/o_Y_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y30    genblk3.muxshift_3_low[1].mux_x/o_Y_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y31    genblk3.muxshift_3_low[3].mux_x/o_Y_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y30    genblk4.muxshift_3_high[4].mux_x/o_Y_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y30    genblk4.muxshift_3_high[5].mux_x/o_Y_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y31    genblk4.muxshift_3_high[7].mux_x/o_Y_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y32    genblk1.muxshift_1[1].mux_x/o_Y_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y32    genblk1.muxshift_1[1].mux_x/o_Y_reg/C



