<root><simulation><result_generated_time />2023-05-12 16:27:37<layer><layer_spec />{'B': 1, 'K': 512, 'C': 512, 'OY': 7, 'OX': 7, 'IY': 9, 'IX': 9, 'FY': 3, 'FX': 3, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />115605504<total_data_size_element />{'W': 2359296, 'I': 41472, 'O': 25088}<total_data_reuse />{'W': 49, 'I': 2787.5555555555557, 'O': 4608}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />16/28</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />20160</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [128, 1, 1], 'I': [224, 1, 1], 'O': [28, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 7)], []], [[('K', 4)], [('C', 32)]], [], []]<I />[[[('K', 4)], []], [[('OY', 7)], [('C', 32)]], [], []]<O />[[[], [('C', 32)]], [[('OY', 7), ('K', 4)], []], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OX', 7), ('FX', 3), ('FY', 3)], [('C', 2), ('K', 128), ('C', 8)], []]<I />[[('OX', 7), ('FX', 3), ('FY', 3), ('C', 2), ('K', 128)], [('C', 8)], []]<O />[[('OX', 7), ('FX', 3), ('FY', 3), ('C', 2)], [('K', 128), ('C', 8)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [7.0, 7, 1, 1], 'I': [4.0, 696.89, 1.0, 1.0], 'O': [32.0, 18, 8, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [72, 18874368, 18874368], 'I': [432, 331776, 331776], 'O': [56, 200704, 200704], 'O_partial': [56, 200704, 0], 'O_final': [0, 0, 200704]}<actual_mem_utilization_individual />{'W': [0.14, 0.56, 0.0], 'I': [0.84, 0.01, 0.0], 'O': [0.11, 0.01, 0.0]}<actual_mem_utilization_shared />{'W': [0.14, 0.58, 0.0], 'I': [0.84, 0.58, 0.0], 'O': [0.11, 0.58, 0.0]}<effective_mem_size_bit />{'W': [24, 9437184, 18874368], 'I': [432, 41472, 331776], 'O': [56, 200704, 200704], 'O_partial': [56, 200704, 0], 'O_final': [0, 0, 200704]}<total_unit_count />{'W': [896, 128, 1, 1], 'I': [896, 224, 1, 1], 'O': [896, 28, 1, 1]}<unique_unit_count />{'W': [128, 128, 1, 1], 'I': [224, 224, 1, 1], 'O': [28, 28, 1, 1]}<duplicate_unit_count />{'W': [7.0, 1.0, 1.0, 1.0], 'I': [4.0, 1.0, 1.0, 1.0], 'O': [32.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[2359296, 2359296], [2359296, 2359296], [2359296, 0]]<I />[[28901376, 41472], [41472, 41472], [41472, 0]]<O />[[(3587584, 3612672), (200704, 175616)], [(175616, 200704), (25088, 0)], [(0, 25088), (0, 0)]]<O_partial />[[(3587584, 3612672), (200704, 175616)], [(175616, 200704), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (25088, 0)], [(0, 25088), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[294912, 294912], [36864, 36864], [9216, 0]]<I />[[3612672, 5184], [648, 648], [162, 0]]<O />[[(448448, 451584), (25088, 21952)], [(2744, 3136), (392, 0)], [(0, 98), (0, 0)]]<O_partial />[([448448, 451584], [25088, 21952]), ([2744, 3136], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [392, 0]), ([0, 98], [0, 0])]</mem_access_count_word><mac_count><active />115605504<idle />16515072</mac_count></basic_info><energy><total_energy />253561816.1<mem_energy_breakdown><W />[206.6, 7306.0, 12274.3]<I />[1215.8, 128.4, 215.8]<O />[331.8, 621.5, 130.5]</mem_energy_breakdown><MAC_energy><active_MAC />252713631.7<idle_MAC />825753.6<total />253539385.29999998</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.676<utilization_without_data_loading />0.872<utilization_spatial />0.875<utilization_temporal_with_data_loading />0.7726<mac_utilize_temporal_without_data_loading />0.9966</mac_array_utilization><latency><latency_cycle_with_data_loading />166995<latency_cycle_without_data_loading />129465<ideal_computing_cycle />129024<data_loading><load_cycle_total />37530<load_cycle_individual />{'W': [18, 36864, 0], 'I': [189, 648, 0]}<load_cycle_combined />{'W': 36864, 'I': 648}</data_loading><mem_stalling><mem_stall_cycle_total />441<mem_stall_cycle_individual />{'W': [[-129023], [-126914, -92115], [-129024, -129024]], 'I': [[-129023], [-833, 441], [-129024, -129024]], 'O': [[-129024], [-128000, -125952], [-128632, -128926]]}<mem_stall_cycle_shared />{'W': [[-129023], [-126914, 441], [0, 0]], 'I': [[-129023], [-833, 441], [0, 0]], 'O': [[-129024], [-128000, -125952], [-128632, -128926]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [72, 18874368, 18874368], 'I': [432, 331776, 331776], 'O': [56, 200704, 200704], 'O_partial': [56, 200704, 0], 'O_final': [0, 0, 200704]}<data_size_each_level_total />{'W': [9216, 18874368, 18874368], 'I': [96768, 331776, 331776], 'O': [1568, 200704, 200704]}<loop_cycles_each_level />{'W': [63, 129024, 129024], 'I': [16128, 129024, 129024], 'O': [126, 129024, 129024]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [128, 1, 1], 'O': [18, 8, 1]}<req_aver_mem_bw />{'W': [[8.0, 1.1], [146.3, 146.3], [146.3, 146.3]], 'I': [[8.0, 0.0], [6.0, 2.6], [2.6, 2.6]], 'O': [[8.0, 0.4], [12.4, 1.6], [1.6, 1.6]]}<req_inst_mem_bw />{'W': [[8.0, 1.1], [146.3, 146.3], [146.3, 146.3]], 'I': [[8.0, 3.4], [768.0, 2.6], [2.6, 2.6]], 'O': [[8.0, 8.0], [224.0, 12.4], [12.4, 1.6]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 1.1], [146.3, 146.3], [146.3, 0]], 'I': [[8.0, 3.4], [768.0, 2.6], [2.6, 0]], 'O': [[8.0, 0.4], [12.4, 1.6], [1.6, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 1.1], [928.3, 161.3], [148.9, 1.6]], 'I': [[8.0, 3.4], [928.3, 161.3], [148.9, 1.6]], 'O': [[8.0, 0.4], [928.3, 161.3], [148.9, 1.6]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, True], [True, True]], 'I': [[True, True], [False, True], [True, True]], 'O': [[True, True], [False, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 129024], [63, 63, 2048], [129024, 129024, 1]], 'I': [[1, 1, 129024], [126, 16128, 8], [129024, 129024, 1]], 'O': [[1, 1, 129024], [126, 126, 1024], [129024, 129024, 1]]}<trans_time_real />{'W': [[0, 1, 129024], [[1, 63, 2048], [18, 63, 2048]], [[36864, 129024, 1], [9216, 129024, 1]]], 'I': [[0, 1, 129024], [[7, 16128, 8], [189, 16128, 8]], [[648, 129024, 1], [162, 129024, 1]]], 'O': [[0, 1, 129024], [[1, 126, 1024], [3, 126, 1024]], [[392, 129024, 1], [98, 129024, 1]]]}<single_stall_cycle />{'W': [[-1], [-62, -45], [-92160, -119808]], 'I': [[-1], [-119, 63], [-128376, -128862]], 'O': [[-1], [-125, -123], [-128632, -128926]]}<single_stall_count />{'W': [129023, 2047, 0], 'I': [129023, 7, 0], 'O': [129024, 1024, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [36846, 0], 'I': [882, 0], 'O': [3072, 392]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [392, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-88224, -129024], [-125952, -128632]], 1: [[-129024, -129024], [-128632, -129024]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.6<mem_area />120.6<mem_area_percentage />100.0 %</area></results><elapsed_time_second />2</simulation></root>