cocci_test_suite() {
	struct gma_crtc *cocci_id/* drivers/gpu/drm/gma500/cdv_intel_crt.c 91 */;
	struct drm_crtc *cocci_id/* drivers/gpu/drm/gma500/cdv_intel_crt.c 90 */;
	struct drm_display_mode *cocci_id/* drivers/gpu/drm/gma500/cdv_intel_crt.c 85 */;
	enum drm_mode_status cocci_id/* drivers/gpu/drm/gma500/cdv_intel_crt.c 67 */;
	struct drm_encoder *cocci_id/* drivers/gpu/drm/gma500/cdv_intel_crt.c 39 */;
	struct gma_connector cocci_id/* drivers/gpu/drm/gma500/cdv_intel_crt.c 264 */;
	struct gma_encoder cocci_id/* drivers/gpu/drm/gma500/cdv_intel_crt.c 260 */;
	struct gma_connector *cocci_id/* drivers/gpu/drm/gma500/cdv_intel_crt.c 253 */;
	struct psb_intel_mode_device *cocci_id/* drivers/gpu/drm/gma500/cdv_intel_crt.c 250 */;
	const struct drm_encoder_funcs cocci_id/* drivers/gpu/drm/gma500/cdv_intel_crt.c 245 */;
	const struct drm_connector_helper_funcs cocci_id/* drivers/gpu/drm/gma500/cdv_intel_crt.c 233 */;
	const struct drm_connector_funcs cocci_id/* drivers/gpu/drm/gma500/cdv_intel_crt.c 225 */;
	const struct drm_encoder_helper_funcs cocci_id/* drivers/gpu/drm/gma500/cdv_intel_crt.c 218 */;
	uint64_t cocci_id/* drivers/gpu/drm/gma500/cdv_intel_crt.c 209 */;
	struct drm_property *cocci_id/* drivers/gpu/drm/gma500/cdv_intel_crt.c 208 */;
	struct gma_encoder *cocci_id/* drivers/gpu/drm/gma500/cdv_intel_crt.c 192 */;
	struct drm_connector *cocci_id/* drivers/gpu/drm/gma500/cdv_intel_crt.c 190 */;
	void cocci_id/* drivers/gpu/drm/gma500/cdv_intel_crt.c 190 */;
	bool cocci_id/* drivers/gpu/drm/gma500/cdv_intel_crt.c 182 */;
	enum drm_connector_status cocci_id/* drivers/gpu/drm/gma500/cdv_intel_crt.c 181 */;
	unsigned long cocci_id/* drivers/gpu/drm/gma500/cdv_intel_crt.c 156 */;
	int cocci_id/* drivers/gpu/drm/gma500/cdv_intel_crt.c 139 */;
	u32 cocci_id/* drivers/gpu/drm/gma500/cdv_intel_crt.c 138 */;
	struct drm_device *cocci_id/* drivers/gpu/drm/gma500/cdv_intel_crt.c 137 */;
}
