Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date              : Sun Jan 17 17:23:40 2021
| Host              : LAPTOP-43UBS83S running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design            : top
| Device            : xcku040-ffva1156
| Speed File        : -2  PRODUCTION 1.25 12-04-2018
| Temperature Grade : I
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.438        0.000                      0                  780        0.030        0.000                      0                  780       -0.020       -0.054                       4                   261  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                    ------------         ----------      --------------
clk_i                    {0.000 5.000}        10.000          100.000         
  clk_out2_5x_clk_wiz_0  {0.000 3.077}        6.154           162.500         
  clk_out5x_clk_wiz_0    {0.000 1.538}        3.077           325.000         
  clk_out_clk_wiz_0      {0.000 7.692}        15.385          65.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_i                                                                                                                                                                      2.000        0.000                       0                     1  
  clk_out2_5x_clk_wiz_0        3.945        0.000                      0                  108        0.055        0.000                      0                  108        1.844        0.000                       0                    66  
  clk_out5x_clk_wiz_0                                                                                                                                                     -0.020       -0.054                       4                     6  
  clk_out_clk_wiz_0           12.956        0.000                      0                  644        0.046        0.000                      0                  644        7.024        0.000                       0                   188  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out_clk_wiz_0      clk_out2_5x_clk_wiz_0        0.438        0.000                      0                   76        0.030        0.000                      0                   76  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_i
  To Clock:  clk_i

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_i
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME3_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCME3_ADV_X1Y0  instance_name/inst/mmcme3_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME3_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCME3_ADV_X1Y0  instance_name/inst/mmcme3_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME3_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCME3_ADV_X1Y0  instance_name/inst/mmcme3_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME3_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCME3_ADV_X1Y0  instance_name/inst/mmcme3_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME3_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCME3_ADV_X1Y0  instance_name/inst/mmcme3_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_5x_clk_wiz_0
  To Clock:  clk_out2_5x_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.945ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.844ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.945ns  (required time - arrival time)
  Source:                 uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            uihdmitx_inst/Inst_clk_oserdese3_10to1/OSERDESE3_inst/D[0]
                            (rising edge-triggered cell OSERDESE3 clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (clk_out2_5x_clk_wiz_0 rise@6.154ns - clk_out2_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.683ns  (logic 0.114ns (6.774%)  route 1.569ns (93.226%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.790ns = ( 9.944 - 6.154 ) 
    Source Clock Delay      (SCD):    3.968ns
    Clock Pessimism Removal (CPR):    -0.022ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.722ns (routing 0.335ns, distribution 1.387ns)
  Clock Net Delay (Destination): 1.449ns (routing 0.309ns, distribution 1.140ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.957     0.957 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     1.049    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     1.092 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.957    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     1.726 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437     2.163    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.246 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=64, routed)          1.722     3.968    uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data_reg[3]_0
    SLICE_X49Y89         FDRE                                         r  uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y89         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     4.082 r  uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data_reg[0]/Q
                         net (fo=1, routed)           1.569     5.651    uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data_reg_n_0_[0]
    BITSLICE_RX_TX_X1Y75 OSERDESE3                                    r  uihdmitx_inst/Inst_clk_oserdese3_10to1/OSERDESE3_inst/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      6.154     6.154 r  
    AG11                                              0.000     6.154 r  clk_i (IN)
                         net (fo=0)                   0.000     6.154    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.690     6.844 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059     6.903    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     6.935 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     7.713    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335     8.048 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372     8.420    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.495 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=64, routed)          1.449     9.944    uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data_reg[3]_0
    BITSLICE_RX_TX_X1Y75 OSERDESE3                                    r  uihdmitx_inst/Inst_clk_oserdese3_10to1/OSERDESE3_inst/CLKDIV
                         clock pessimism             -0.022     9.921    
                         clock uncertainty           -0.069     9.852    
    BITSLICE_RX_TX_X1Y75 OSERDESE3 (Setup_OSERDES_BITSLICE_COMPONENT_RX_TX_CLKDIV_D[0])
                                                     -0.256     9.596    uihdmitx_inst/Inst_clk_oserdese3_10to1/OSERDESE3_inst
  -------------------------------------------------------------------
                         required time                          9.596    
                         arrival time                          -5.651    
  -------------------------------------------------------------------
                         slack                                  3.945    

Slack (MET) :             4.135ns  (required time - arrival time)
  Source:                 uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            uihdmitx_inst/Inst_clk_oserdese3_10to1/OSERDESE3_inst/D[2]
                            (rising edge-triggered cell OSERDESE3 clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (clk_out2_5x_clk_wiz_0 rise@6.154ns - clk_out2_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.683ns  (logic 0.114ns (6.774%)  route 1.569ns (93.226%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.790ns = ( 9.944 - 6.154 ) 
    Source Clock Delay      (SCD):    3.968ns
    Clock Pessimism Removal (CPR):    -0.022ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.722ns (routing 0.335ns, distribution 1.387ns)
  Clock Net Delay (Destination): 1.449ns (routing 0.309ns, distribution 1.140ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.957     0.957 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     1.049    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     1.092 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.957    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     1.726 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437     2.163    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.246 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=64, routed)          1.722     3.968    uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data_reg[3]_0
    SLICE_X49Y89         FDRE                                         r  uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y89         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     4.082 r  uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data_reg[2]/Q
                         net (fo=1, routed)           1.569     5.651    uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data_reg_n_0_[2]
    BITSLICE_RX_TX_X1Y75 OSERDESE3                                    r  uihdmitx_inst/Inst_clk_oserdese3_10to1/OSERDESE3_inst/D[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      6.154     6.154 r  
    AG11                                              0.000     6.154 r  clk_i (IN)
                         net (fo=0)                   0.000     6.154    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.690     6.844 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059     6.903    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     6.935 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     7.713    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335     8.048 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372     8.420    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.495 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=64, routed)          1.449     9.944    uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data_reg[3]_0
    BITSLICE_RX_TX_X1Y75 OSERDESE3                                    r  uihdmitx_inst/Inst_clk_oserdese3_10to1/OSERDESE3_inst/CLKDIV
                         clock pessimism             -0.022     9.921    
                         clock uncertainty           -0.069     9.852    
    BITSLICE_RX_TX_X1Y75 OSERDESE3 (Setup_OSERDES_BITSLICE_COMPONENT_RX_TX_CLKDIV_D[2])
                                                     -0.066     9.786    uihdmitx_inst/Inst_clk_oserdese3_10to1/OSERDESE3_inst
  -------------------------------------------------------------------
                         required time                          9.786    
                         arrival time                          -5.651    
  -------------------------------------------------------------------
                         slack                                  4.135    

Slack (MET) :             4.169ns  (required time - arrival time)
  Source:                 uihdmitx_inst/Inst_d1_serializer_10_1/tx_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            uihdmitx_inst/Inst_d1_serializer_10_1/OSERDESE3_inst/D[2]
                            (rising edge-triggered cell OSERDESE3 clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (clk_out2_5x_clk_wiz_0 rise@6.154ns - clk_out2_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.740ns  (logic 0.114ns (6.552%)  route 1.626ns (93.448%))
  Logic Levels:           0  
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.787ns = ( 9.941 - 6.154 ) 
    Source Clock Delay      (SCD):    3.991ns
    Clock Pessimism Removal (CPR):    -0.023ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.745ns (routing 0.335ns, distribution 1.410ns)
  Clock Net Delay (Destination): 1.446ns (routing 0.309ns, distribution 1.137ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.957     0.957 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     1.049    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     1.092 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.957    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     1.726 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437     2.163    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.246 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=64, routed)          1.745     3.991    uihdmitx_inst/Inst_d1_serializer_10_1/tx_data_reg[3]_0
    SLICE_X49Y60         FDRE                                         r  uihdmitx_inst/Inst_d1_serializer_10_1/tx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y60         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     4.105 r  uihdmitx_inst/Inst_d1_serializer_10_1/tx_data_reg[2]/Q
                         net (fo=1, routed)           1.626     5.731    uihdmitx_inst/Inst_d1_serializer_10_1/tx_data_reg_n_0_[2]
    BITSLICE_RX_TX_X1Y52 OSERDESE3                                    r  uihdmitx_inst/Inst_d1_serializer_10_1/OSERDESE3_inst/D[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      6.154     6.154 r  
    AG11                                              0.000     6.154 r  clk_i (IN)
                         net (fo=0)                   0.000     6.154    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.690     6.844 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059     6.903    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     6.935 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     7.713    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335     8.048 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372     8.420    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.495 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=64, routed)          1.446     9.941    uihdmitx_inst/Inst_d1_serializer_10_1/tx_data_reg[3]_0
    BITSLICE_RX_TX_X1Y52 OSERDESE3                                    r  uihdmitx_inst/Inst_d1_serializer_10_1/OSERDESE3_inst/CLKDIV
                         clock pessimism             -0.023     9.918    
                         clock uncertainty           -0.069     9.849    
    BITSLICE_RX_TX_X1Y52 OSERDESE3 (Setup_OSERDES_BITSLICE_COMPONENT_RX_TX_CLKDIV_D[2])
                                                      0.051     9.900    uihdmitx_inst/Inst_d1_serializer_10_1/OSERDESE3_inst
  -------------------------------------------------------------------
                         required time                          9.900    
                         arrival time                          -5.731    
  -------------------------------------------------------------------
                         slack                                  4.169    

Slack (MET) :             4.234ns  (required time - arrival time)
  Source:                 uihdmitx_inst/Inst_d1_serializer_10_1/rd_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            uihdmitx_inst/Inst_d1_serializer_10_1/tx_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (clk_out2_5x_clk_wiz_0 rise@6.154ns - clk_out2_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.774ns  (logic 0.633ns (35.682%)  route 1.141ns (64.318%))
  Logic Levels:           3  (LUT3=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.878ns = ( 10.032 - 6.154 ) 
    Source Clock Delay      (SCD):    3.948ns
    Clock Pessimism Removal (CPR):    -0.069ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.702ns (routing 0.335ns, distribution 1.367ns)
  Clock Net Delay (Destination): 1.537ns (routing 0.309ns, distribution 1.228ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.957     0.957 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     1.049    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     1.092 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.957    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     1.726 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437     2.163    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.246 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=64, routed)          1.702     3.948    uihdmitx_inst/Inst_d1_serializer_10_1/tx_data_reg[3]_0
    SLICE_X49Y59         FDRE                                         r  uihdmitx_inst/Inst_d1_serializer_10_1/rd_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y59         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     4.062 r  uihdmitx_inst/Inst_d1_serializer_10_1/rd_addr_reg[0]/Q
                         net (fo=14, routed)          0.344     4.406    uihdmitx_inst/Inst_d1_serializer_10_1/bit[1].mem/DPRA0
    SLICE_X50Y60         RAMD32 (Prop_G5LUT_SLICEM_RADR0_O)
                                                      0.213     4.619 r  uihdmitx_inst/Inst_d1_serializer_10_1/bit[1].mem/DP/O
                         net (fo=2, routed)           0.303     4.922    uihdmitx_inst/Inst_d1_serializer_10_1/rd_curr[1]
    SLICE_X49Y60         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.172     5.094 r  uihdmitx_inst/Inst_d1_serializer_10_1/tx_data[3]_i_3__1/O
                         net (fo=1, routed)           0.459     5.553    uihdmitx_inst/Inst_d1_serializer_10_1/tx_data[3]_i_3__1_n_0
    SLICE_X49Y60         LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.134     5.687 r  uihdmitx_inst/Inst_d1_serializer_10_1/tx_data[3]_i_2__1/O
                         net (fo=1, routed)           0.035     5.722    uihdmitx_inst/Inst_d1_serializer_10_1/tx_data[3]_i_2__1_n_0
    SLICE_X49Y60         FDRE                                         r  uihdmitx_inst/Inst_d1_serializer_10_1/tx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      6.154     6.154 r  
    AG11                                              0.000     6.154 r  clk_i (IN)
                         net (fo=0)                   0.000     6.154    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.690     6.844 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059     6.903    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     6.935 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     7.713    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335     8.048 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372     8.420    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.495 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=64, routed)          1.537    10.032    uihdmitx_inst/Inst_d1_serializer_10_1/tx_data_reg[3]_0
    SLICE_X49Y60         FDRE                                         r  uihdmitx_inst/Inst_d1_serializer_10_1/tx_data_reg[3]/C
                         clock pessimism             -0.069     9.963    
                         clock uncertainty           -0.069     9.894    
    SLICE_X49Y60         FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.062     9.956    uihdmitx_inst/Inst_d1_serializer_10_1/tx_data_reg[3]
  -------------------------------------------------------------------
                         required time                          9.956    
                         arrival time                          -5.722    
  -------------------------------------------------------------------
                         slack                                  4.234    

Slack (MET) :             4.260ns  (required time - arrival time)
  Source:                 uihdmitx_inst/Inst_d1_serializer_10_1/rd_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            uihdmitx_inst/Inst_d1_serializer_10_1/tx_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (clk_out2_5x_clk_wiz_0 rise@6.154ns - clk_out2_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.749ns  (logic 0.647ns (36.993%)  route 1.102ns (63.007%))
  Logic Levels:           3  (LUT3=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.878ns = ( 10.032 - 6.154 ) 
    Source Clock Delay      (SCD):    3.948ns
    Clock Pessimism Removal (CPR):    -0.069ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.702ns (routing 0.335ns, distribution 1.367ns)
  Clock Net Delay (Destination): 1.537ns (routing 0.309ns, distribution 1.228ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.957     0.957 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     1.049    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     1.092 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.957    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     1.726 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437     2.163    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.246 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=64, routed)          1.702     3.948    uihdmitx_inst/Inst_d1_serializer_10_1/tx_data_reg[3]_0
    SLICE_X49Y59         FDRE                                         r  uihdmitx_inst/Inst_d1_serializer_10_1/rd_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y59         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     4.062 r  uihdmitx_inst/Inst_d1_serializer_10_1/rd_addr_reg[0]/Q
                         net (fo=14, routed)          0.349     4.411    uihdmitx_inst/Inst_d1_serializer_10_1/bit[5].mem/DPRA0
    SLICE_X50Y60         RAMD32 (Prop_C5LUT_SLICEM_RADR0_O)
                                                      0.212     4.623 r  uihdmitx_inst/Inst_d1_serializer_10_1/bit[5].mem/DP/O
                         net (fo=2, routed)           0.276     4.899    uihdmitx_inst/Inst_d1_serializer_10_1/rd_curr[5]
    SLICE_X49Y60         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.172     5.071 r  uihdmitx_inst/Inst_d1_serializer_10_1/tx_data[1]_i_2__1/O
                         net (fo=1, routed)           0.442     5.513    uihdmitx_inst/Inst_d1_serializer_10_1/tx_data[1]_i_2__1_n_0
    SLICE_X49Y60         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.149     5.662 r  uihdmitx_inst/Inst_d1_serializer_10_1/tx_data[1]_i_1__1/O
                         net (fo=1, routed)           0.035     5.697    uihdmitx_inst/Inst_d1_serializer_10_1/tx_data[1]_i_1__1_n_0
    SLICE_X49Y60         FDRE                                         r  uihdmitx_inst/Inst_d1_serializer_10_1/tx_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      6.154     6.154 r  
    AG11                                              0.000     6.154 r  clk_i (IN)
                         net (fo=0)                   0.000     6.154    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.690     6.844 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059     6.903    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     6.935 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     7.713    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335     8.048 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372     8.420    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.495 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=64, routed)          1.537    10.032    uihdmitx_inst/Inst_d1_serializer_10_1/tx_data_reg[3]_0
    SLICE_X49Y60         FDRE                                         r  uihdmitx_inst/Inst_d1_serializer_10_1/tx_data_reg[1]/C
                         clock pessimism             -0.069     9.963    
                         clock uncertainty           -0.069     9.894    
    SLICE_X49Y60         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     9.957    uihdmitx_inst/Inst_d1_serializer_10_1/tx_data_reg[1]
  -------------------------------------------------------------------
                         required time                          9.957    
                         arrival time                          -5.697    
  -------------------------------------------------------------------
                         slack                                  4.260    

Slack (MET) :             4.320ns  (required time - arrival time)
  Source:                 uihdmitx_inst/Inst_clk_oserdese3_10to1/rd_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (clk_out2_5x_clk_wiz_0 rise@6.154ns - clk_out2_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.703ns  (logic 0.537ns (31.533%)  route 1.166ns (68.467%))
  Logic Levels:           3  (LUT3=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.857ns = ( 10.011 - 6.154 ) 
    Source Clock Delay      (SCD):    3.965ns
    Clock Pessimism Removal (CPR):    -0.013ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.719ns (routing 0.335ns, distribution 1.384ns)
  Clock Net Delay (Destination): 1.516ns (routing 0.309ns, distribution 1.207ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.957     0.957 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     1.049    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     1.092 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.957    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     1.726 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437     2.163    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.246 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=64, routed)          1.719     3.965    uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data_reg[3]_0
    SLICE_X50Y91         FDRE                                         r  uihdmitx_inst/Inst_clk_oserdese3_10to1/rd_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y91         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.117     4.082 r  uihdmitx_inst/Inst_clk_oserdese3_10to1/rd_addr_reg[3]/Q
                         net (fo=11, routed)          0.476     4.558    uihdmitx_inst/Inst_clk_oserdese3_10to1/bit[6].mem/DPRA3
    SLICE_X50Y90         RAMD32 (Prop_A6LUT_SLICEM_RADR3_O)
                                                      0.115     4.673 r  uihdmitx_inst/Inst_clk_oserdese3_10to1/bit[6].mem/DP/O
                         net (fo=2, routed)           0.477     5.150    uihdmitx_inst/Inst_clk_oserdese3_10to1/rd_curr[6]
    SLICE_X49Y90         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.132     5.282 r  uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data[2]_i_2/O
                         net (fo=1, routed)           0.184     5.466    uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data[2]_i_2_n_0
    SLICE_X49Y89         LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.173     5.639 r  uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data[2]_i_1/O
                         net (fo=1, routed)           0.029     5.668    uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data[2]_i_1_n_0
    SLICE_X49Y89         FDRE                                         r  uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      6.154     6.154 r  
    AG11                                              0.000     6.154 r  clk_i (IN)
                         net (fo=0)                   0.000     6.154    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.690     6.844 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059     6.903    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     6.935 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     7.713    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335     8.048 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372     8.420    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.495 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=64, routed)          1.516    10.011    uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data_reg[3]_0
    SLICE_X49Y89         FDRE                                         r  uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data_reg[2]/C
                         clock pessimism             -0.013     9.997    
                         clock uncertainty           -0.069     9.928    
    SLICE_X49Y89         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.059     9.987    uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data_reg[2]
  -------------------------------------------------------------------
                         required time                          9.987    
                         arrival time                          -5.668    
  -------------------------------------------------------------------
                         slack                                  4.320    

Slack (MET) :             4.325ns  (required time - arrival time)
  Source:                 uihdmitx_inst/Inst_clk_oserdese3_10to1/rd_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (clk_out2_5x_clk_wiz_0 rise@6.154ns - clk_out2_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.701ns  (logic 0.596ns (35.038%)  route 1.105ns (64.962%))
  Logic Levels:           3  (LUT3=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.857ns = ( 10.011 - 6.154 ) 
    Source Clock Delay      (SCD):    3.965ns
    Clock Pessimism Removal (CPR):    -0.013ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.719ns (routing 0.335ns, distribution 1.384ns)
  Clock Net Delay (Destination): 1.516ns (routing 0.309ns, distribution 1.207ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.957     0.957 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     1.049    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     1.092 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.957    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     1.726 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437     2.163    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.246 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=64, routed)          1.719     3.965    uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data_reg[3]_0
    SLICE_X50Y91         FDRE                                         r  uihdmitx_inst/Inst_clk_oserdese3_10to1/rd_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y91         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     4.082 r  uihdmitx_inst/Inst_clk_oserdese3_10to1/rd_addr_reg[1]/Q
                         net (fo=13, routed)          0.364     4.446    uihdmitx_inst/Inst_clk_oserdese3_10to1/bit[1].mem/DPRA1
    SLICE_X50Y90         RAMD32 (Prop_G5LUT_SLICEM_RADR1_O)
                                                      0.195     4.641 r  uihdmitx_inst/Inst_clk_oserdese3_10to1/bit[1].mem/DP/O
                         net (fo=2, routed)           0.245     4.886    uihdmitx_inst/Inst_clk_oserdese3_10to1/rd_curr[1]
    SLICE_X50Y89         LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.191     5.077 r  uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data[3]_i_3/O
                         net (fo=1, routed)           0.461     5.538    uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data[3]_i_3_n_0
    SLICE_X49Y89         LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.093     5.631 r  uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data[3]_i_2/O
                         net (fo=1, routed)           0.035     5.666    uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data[3]_i_2_n_0
    SLICE_X49Y89         FDRE                                         r  uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      6.154     6.154 r  
    AG11                                              0.000     6.154 r  clk_i (IN)
                         net (fo=0)                   0.000     6.154    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.690     6.844 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059     6.903    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     6.935 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     7.713    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335     8.048 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372     8.420    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.495 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=64, routed)          1.516    10.011    uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data_reg[3]_0
    SLICE_X49Y89         FDRE                                         r  uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data_reg[3]/C
                         clock pessimism             -0.013     9.997    
                         clock uncertainty           -0.069     9.928    
    SLICE_X49Y89         FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.062     9.990    uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data_reg[3]
  -------------------------------------------------------------------
                         required time                          9.990    
                         arrival time                          -5.666    
  -------------------------------------------------------------------
                         slack                                  4.325    

Slack (MET) :             4.326ns  (required time - arrival time)
  Source:                 uihdmitx_inst/Inst_d0_serializer_10_1/rd_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            uihdmitx_inst/Inst_d0_serializer_10_1/tx_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (clk_out2_5x_clk_wiz_0 rise@6.154ns - clk_out2_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.700ns  (logic 0.596ns (35.059%)  route 1.104ns (64.941%))
  Logic Levels:           3  (LUT3=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.869ns = ( 10.023 - 6.154 ) 
    Source Clock Delay      (SCD):    3.977ns
    Clock Pessimism Removal (CPR):    -0.013ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.731ns (routing 0.335ns, distribution 1.396ns)
  Clock Net Delay (Destination): 1.528ns (routing 0.309ns, distribution 1.219ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.957     0.957 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     1.049    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     1.092 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.957    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     1.726 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437     2.163    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.246 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=64, routed)          1.731     3.977    uihdmitx_inst/Inst_d0_serializer_10_1/tx_data_reg[3]_0
    SLICE_X51Y71         FDRE                                         r  uihdmitx_inst/Inst_d0_serializer_10_1/rd_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y71         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     4.091 r  uihdmitx_inst/Inst_d0_serializer_10_1/rd_addr_reg[0]/Q
                         net (fo=14, routed)          0.406     4.497    uihdmitx_inst/Inst_d0_serializer_10_1/bit[3].mem/DPRA0
    SLICE_X50Y70         RAMD32 (Prop_E5LUT_SLICEM_RADR0_O)
                                                      0.213     4.710 r  uihdmitx_inst/Inst_d0_serializer_10_1/bit[3].mem/DP/O
                         net (fo=2, routed)           0.218     4.928    uihdmitx_inst/Inst_d0_serializer_10_1/rd_curr[3]
    SLICE_X50Y71         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.176     5.104 r  uihdmitx_inst/Inst_d0_serializer_10_1/tx_data[3]_i_3__2/O
                         net (fo=1, routed)           0.445     5.549    uihdmitx_inst/Inst_d0_serializer_10_1/tx_data[3]_i_3__2_n_0
    SLICE_X49Y71         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.093     5.642 r  uihdmitx_inst/Inst_d0_serializer_10_1/tx_data[3]_i_2__2/O
                         net (fo=1, routed)           0.035     5.677    uihdmitx_inst/Inst_d0_serializer_10_1/tx_data[3]_i_2__2_n_0
    SLICE_X49Y71         FDRE                                         r  uihdmitx_inst/Inst_d0_serializer_10_1/tx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      6.154     6.154 r  
    AG11                                              0.000     6.154 r  clk_i (IN)
                         net (fo=0)                   0.000     6.154    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.690     6.844 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059     6.903    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     6.935 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     7.713    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335     8.048 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372     8.420    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.495 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=64, routed)          1.528    10.023    uihdmitx_inst/Inst_d0_serializer_10_1/tx_data_reg[3]_0
    SLICE_X49Y71         FDRE                                         r  uihdmitx_inst/Inst_d0_serializer_10_1/tx_data_reg[3]/C
                         clock pessimism             -0.013    10.009    
                         clock uncertainty           -0.069     9.940    
    SLICE_X49Y71         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063    10.003    uihdmitx_inst/Inst_d0_serializer_10_1/tx_data_reg[3]
  -------------------------------------------------------------------
                         required time                         10.003    
                         arrival time                          -5.677    
  -------------------------------------------------------------------
                         slack                                  4.326    

Slack (MET) :             4.337ns  (required time - arrival time)
  Source:                 uihdmitx_inst/Inst_d2_serializer_10_1/rd_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            uihdmitx_inst/Inst_d2_serializer_10_1/tx_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (clk_out2_5x_clk_wiz_0 rise@6.154ns - clk_out2_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.742ns  (logic 0.637ns (36.567%)  route 1.105ns (63.433%))
  Logic Levels:           3  (LUT3=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.875ns = ( 10.029 - 6.154 ) 
    Source Clock Delay      (SCD):    3.990ns
    Clock Pessimism Removal (CPR):    0.048ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.744ns (routing 0.335ns, distribution 1.409ns)
  Clock Net Delay (Destination): 1.534ns (routing 0.309ns, distribution 1.225ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.957     0.957 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     1.049    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     1.092 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.957    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     1.726 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437     2.163    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.246 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=64, routed)          1.744     3.990    uihdmitx_inst/Inst_d2_serializer_10_1/tx_data_reg[3]_0
    SLICE_X49Y64         FDRE                                         r  uihdmitx_inst/Inst_d2_serializer_10_1/rd_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y64         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     4.104 r  uihdmitx_inst/Inst_d2_serializer_10_1/rd_addr_reg[0]/Q
                         net (fo=14, routed)          0.392     4.496    uihdmitx_inst/Inst_d2_serializer_10_1/bit[5].mem/DPRA0
    SLICE_X50Y63         RAMD32 (Prop_C5LUT_SLICEM_RADR0_O)
                                                      0.212     4.708 r  uihdmitx_inst/Inst_d2_serializer_10_1/bit[5].mem/DP/O
                         net (fo=2, routed)           0.206     4.914    uihdmitx_inst/Inst_d2_serializer_10_1/rd_curr[5]
    SLICE_X50Y64         LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.177     5.091 r  uihdmitx_inst/Inst_d2_serializer_10_1/tx_data[3]_i_3__0/O
                         net (fo=1, routed)           0.470     5.561    uihdmitx_inst/Inst_d2_serializer_10_1/tx_data[3]_i_3__0_n_0
    SLICE_X49Y63         LUT3 (Prop_G5LUT_SLICEL_I2_O)
                                                      0.134     5.695 r  uihdmitx_inst/Inst_d2_serializer_10_1/tx_data[3]_i_2__0/O
                         net (fo=1, routed)           0.037     5.732    uihdmitx_inst/Inst_d2_serializer_10_1/tx_data[3]_i_2__0_n_0
    SLICE_X49Y63         FDRE                                         r  uihdmitx_inst/Inst_d2_serializer_10_1/tx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      6.154     6.154 r  
    AG11                                              0.000     6.154 r  clk_i (IN)
                         net (fo=0)                   0.000     6.154    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.690     6.844 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059     6.903    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     6.935 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     7.713    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335     8.048 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372     8.420    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.495 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=64, routed)          1.534    10.029    uihdmitx_inst/Inst_d2_serializer_10_1/tx_data_reg[3]_0
    SLICE_X49Y63         FDRE                                         r  uihdmitx_inst/Inst_d2_serializer_10_1/tx_data_reg[3]/C
                         clock pessimism              0.048    10.077    
                         clock uncertainty           -0.069    10.008    
    SLICE_X49Y63         FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.061    10.069    uihdmitx_inst/Inst_d2_serializer_10_1/tx_data_reg[3]
  -------------------------------------------------------------------
                         required time                         10.069    
                         arrival time                          -5.732    
  -------------------------------------------------------------------
                         slack                                  4.337    

Slack (MET) :             4.341ns  (required time - arrival time)
  Source:                 uihdmitx_inst/Inst_d0_serializer_10_1/rd_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            uihdmitx_inst/Inst_d0_serializer_10_1/tx_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.154ns  (clk_out2_5x_clk_wiz_0 rise@6.154ns - clk_out2_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.681ns  (logic 0.585ns (34.801%)  route 1.096ns (65.199%))
  Logic Levels:           3  (LUT3=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.869ns = ( 10.023 - 6.154 ) 
    Source Clock Delay      (SCD):    3.977ns
    Clock Pessimism Removal (CPR):    -0.013ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.731ns (routing 0.335ns, distribution 1.396ns)
  Clock Net Delay (Destination): 1.528ns (routing 0.309ns, distribution 1.219ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.957     0.957 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     1.049    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     1.092 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.957    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.231     1.726 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.437     2.163    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.246 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=64, routed)          1.731     3.977    uihdmitx_inst/Inst_d0_serializer_10_1/tx_data_reg[3]_0
    SLICE_X51Y71         FDRE                                         r  uihdmitx_inst/Inst_d0_serializer_10_1/rd_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y71         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     4.094 r  uihdmitx_inst/Inst_d0_serializer_10_1/rd_addr_reg[1]/Q
                         net (fo=13, routed)          0.474     4.568    uihdmitx_inst/Inst_d0_serializer_10_1/bit[0].mem/DPRA1
    SLICE_X50Y70         RAMD32 (Prop_G6LUT_SLICEM_RADR1_O)
                                                      0.176     4.744 r  uihdmitx_inst/Inst_d0_serializer_10_1/bit[0].mem/DP/O
                         net (fo=2, routed)           0.301     5.045    uihdmitx_inst/Inst_d0_serializer_10_1/rd_curr[0]
    SLICE_X50Y71         LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.177     5.222 r  uihdmitx_inst/Inst_d0_serializer_10_1/tx_data[2]_i_2__2/O
                         net (fo=1, routed)           0.294     5.516    uihdmitx_inst/Inst_d0_serializer_10_1/tx_data[2]_i_2__2_n_0
    SLICE_X49Y71         LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.115     5.631 r  uihdmitx_inst/Inst_d0_serializer_10_1/tx_data[2]_i_1__2/O
                         net (fo=1, routed)           0.027     5.658    uihdmitx_inst/Inst_d0_serializer_10_1/tx_data[2]_i_1__2_n_0
    SLICE_X49Y71         FDRE                                         r  uihdmitx_inst/Inst_d0_serializer_10_1/tx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      6.154     6.154 r  
    AG11                                              0.000     6.154 r  clk_i (IN)
                         net (fo=0)                   0.000     6.154    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.690     6.844 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059     6.903    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     6.935 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     7.713    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335     8.048 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372     8.420    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     8.495 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=64, routed)          1.528    10.023    uihdmitx_inst/Inst_d0_serializer_10_1/tx_data_reg[3]_0
    SLICE_X49Y71         FDRE                                         r  uihdmitx_inst/Inst_d0_serializer_10_1/tx_data_reg[2]/C
                         clock pessimism             -0.013    10.009    
                         clock uncertainty           -0.069     9.940    
    SLICE_X49Y71         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059     9.999    uihdmitx_inst/Inst_d0_serializer_10_1/tx_data_reg[2]
  -------------------------------------------------------------------
                         required time                          9.999    
                         arrival time                          -5.658    
  -------------------------------------------------------------------
                         slack                                  4.341    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            uihdmitx_inst/Inst_clk_oserdese3_10to1/OSERDESE3_inst/D[1]
                            (rising edge-triggered cell OSERDESE3 clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_5x_clk_wiz_0 rise@0.000ns - clk_out2_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.049ns (18.284%)  route 0.219ns (81.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    2.206ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Net Delay (Source):      0.700ns (routing 0.127ns, distribution 0.573ns)
  Clock Net Delay (Destination): 0.878ns (routing 0.142ns, distribution 0.736ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.597     0.597 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.622    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.637 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     1.042    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     1.312 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167     1.479    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.506 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=64, routed)          0.700     2.206    uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data_reg[3]_0
    SLICE_X49Y89         FDRE                                         r  uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y89         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     2.255 r  uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data_reg[1]/Q
                         net (fo=1, routed)           0.219     2.474    uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data_reg_n_0_[1]
    BITSLICE_RX_TX_X1Y75 OSERDESE3                                    r  uihdmitx_inst/Inst_clk_oserdese3_10to1/OSERDESE3_inst/D[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.973     0.973 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     1.015    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     1.037 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.494    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     1.287 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209     1.496    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.527 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=64, routed)          0.878     2.405    uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data_reg[3]_0
    BITSLICE_RX_TX_X1Y75 OSERDESE3                                    r  uihdmitx_inst/Inst_clk_oserdese3_10to1/OSERDESE3_inst/CLKDIV
                         clock pessimism             -0.082     2.323    
    BITSLICE_RX_TX_X1Y75 OSERDESE3 (Hold_OSERDES_BITSLICE_COMPONENT_RX_TX_CLKDIV_D[1])
                                                      0.096     2.419    uihdmitx_inst/Inst_clk_oserdese3_10to1/OSERDESE3_inst
  -------------------------------------------------------------------
                         required time                         -2.419    
                         arrival time                           2.474    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 uihdmitx_inst/Inst_clk_oserdese3_10to1/rd_last_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_5x_clk_wiz_0 rise@0.000ns - clk_out2_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.094ns (64.384%)  route 0.052ns (35.616%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.365ns
    Source Clock Delay      (SCD):    2.204ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Net Delay (Source):      0.698ns (routing 0.127ns, distribution 0.571ns)
  Clock Net Delay (Destination): 0.838ns (routing 0.142ns, distribution 0.696ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.597     0.597 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.622    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.637 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     1.042    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     1.312 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167     1.479    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.506 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=64, routed)          0.698     2.204    uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data_reg[3]_0
    SLICE_X49Y89         FDRE                                         r  uihdmitx_inst/Inst_clk_oserdese3_10to1/rd_last_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y89         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     2.253 r  uihdmitx_inst/Inst_clk_oserdese3_10to1/rd_last_reg[8]/Q
                         net (fo=2, routed)           0.036     2.289    uihdmitx_inst/Inst_clk_oserdese3_10to1/rd_last[6]
    SLICE_X49Y89         LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.045     2.334 r  uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data[2]_i_1/O
                         net (fo=1, routed)           0.016     2.350    uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data[2]_i_1_n_0
    SLICE_X49Y89         FDRE                                         r  uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.973     0.973 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     1.015    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     1.037 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.494    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     1.287 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209     1.496    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.527 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=64, routed)          0.838     2.365    uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data_reg[3]_0
    SLICE_X49Y89         FDRE                                         r  uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data_reg[2]/C
                         clock pessimism             -0.128     2.237    
    SLICE_X49Y89         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     2.293    uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.293    
                         arrival time                           2.350    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 uihdmitx_inst/Inst_d0_serializer_10_1/tx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            uihdmitx_inst/Inst_d0_serializer_10_1/OSERDESE3_inst/D[0]
                            (rising edge-triggered cell OSERDESE3 clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_5x_clk_wiz_0 rise@0.000ns - clk_out2_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.049ns (17.949%)  route 0.224ns (82.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.413ns
    Source Clock Delay      (SCD):    2.233ns
    Clock Pessimism Removal (CPR):    0.081ns
  Clock Net Delay (Source):      0.727ns (routing 0.127ns, distribution 0.600ns)
  Clock Net Delay (Destination): 0.886ns (routing 0.142ns, distribution 0.744ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.597     0.597 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.622    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.637 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     1.042    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     1.312 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167     1.479    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.506 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=64, routed)          0.727     2.233    uihdmitx_inst/Inst_d0_serializer_10_1/tx_data_reg[3]_0
    SLICE_X50Y72         FDRE                                         r  uihdmitx_inst/Inst_d0_serializer_10_1/tx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y72         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     2.282 r  uihdmitx_inst/Inst_d0_serializer_10_1/tx_data_reg[0]/Q
                         net (fo=1, routed)           0.224     2.506    uihdmitx_inst/Inst_d0_serializer_10_1/tx_data_reg_n_0_[0]
    BITSLICE_RX_TX_X1Y60 OSERDESE3                                    r  uihdmitx_inst/Inst_d0_serializer_10_1/OSERDESE3_inst/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.973     0.973 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     1.015    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     1.037 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.494    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     1.287 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209     1.496    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.527 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=64, routed)          0.886     2.413    uihdmitx_inst/Inst_d0_serializer_10_1/tx_data_reg[3]_0
    BITSLICE_RX_TX_X1Y60 OSERDESE3                                    r  uihdmitx_inst/Inst_d0_serializer_10_1/OSERDESE3_inst/CLKDIV
                         clock pessimism             -0.081     2.331    
    BITSLICE_RX_TX_X1Y60 OSERDESE3 (Hold_OSERDES_BITSLICE_COMPONENT_RX_TX_CLKDIV_D[0])
                                                      0.114     2.445    uihdmitx_inst/Inst_d0_serializer_10_1/OSERDESE3_inst
  -------------------------------------------------------------------
                         required time                         -2.445    
                         arrival time                           2.506    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 uihdmitx_inst/Inst_d0_serializer_10_1/rd_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            uihdmitx_inst/Inst_d0_serializer_10_1/rd_addr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_5x_clk_wiz_0 rise@0.000ns - clk_out2_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.126ns  (logic 0.078ns (61.905%)  route 0.048ns (38.095%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.379ns
    Source Clock Delay      (SCD):    2.222ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Net Delay (Source):      0.716ns (routing 0.127ns, distribution 0.589ns)
  Clock Net Delay (Destination): 0.852ns (routing 0.142ns, distribution 0.710ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.597     0.597 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.622    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.637 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     1.042    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     1.312 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167     1.479    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.506 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=64, routed)          0.716     2.222    uihdmitx_inst/Inst_d0_serializer_10_1/tx_data_reg[3]_0
    SLICE_X51Y71         FDRE                                         r  uihdmitx_inst/Inst_d0_serializer_10_1/rd_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y71         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.048     2.270 r  uihdmitx_inst/Inst_d0_serializer_10_1/rd_addr_reg[2]/Q
                         net (fo=12, routed)          0.034     2.304    uihdmitx_inst/Inst_d0_serializer_10_1/rd_addr_reg_n_0_[2]
    SLICE_X51Y71         LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.030     2.334 r  uihdmitx_inst/Inst_d0_serializer_10_1/rd_addr[2]_i_1__2/O
                         net (fo=1, routed)           0.014     2.348    uihdmitx_inst/Inst_d0_serializer_10_1/rd_addr[2]_i_1__2_n_0
    SLICE_X51Y71         FDRE                                         r  uihdmitx_inst/Inst_d0_serializer_10_1/rd_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.973     0.973 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     1.015    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     1.037 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.494    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     1.287 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209     1.496    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.527 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=64, routed)          0.852     2.379    uihdmitx_inst/Inst_d0_serializer_10_1/tx_data_reg[3]_0
    SLICE_X51Y71         FDRE                                         r  uihdmitx_inst/Inst_d0_serializer_10_1/rd_addr_reg[2]/C
                         clock pessimism             -0.153     2.226    
    SLICE_X51Y71         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.056     2.282    uihdmitx_inst/Inst_d0_serializer_10_1/rd_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.282    
                         arrival time                           2.348    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 uihdmitx_inst/Inst_d2_serializer_10_1/rd_last_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            uihdmitx_inst/Inst_d2_serializer_10_1/tx_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_5x_clk_wiz_0 rise@0.000ns - clk_out2_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.104ns (68.874%)  route 0.047ns (31.126%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    2.226ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Net Delay (Source):      0.720ns (routing 0.127ns, distribution 0.593ns)
  Clock Net Delay (Destination): 0.857ns (routing 0.142ns, distribution 0.715ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.597     0.597 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.622    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.637 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     1.042    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     1.312 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167     1.479    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.506 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=64, routed)          0.720     2.226    uihdmitx_inst/Inst_d2_serializer_10_1/tx_data_reg[3]_0
    SLICE_X49Y63         FDRE                                         r  uihdmitx_inst/Inst_d2_serializer_10_1/rd_last_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y63         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     2.275 r  uihdmitx_inst/Inst_d2_serializer_10_1/rd_last_reg[7]/Q
                         net (fo=1, routed)           0.035     2.310    uihdmitx_inst/Inst_d2_serializer_10_1/rd_last[5]
    SLICE_X49Y63         LUT3 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.055     2.365 r  uihdmitx_inst/Inst_d2_serializer_10_1/tx_data[1]_i_1__0/O
                         net (fo=1, routed)           0.012     2.377    uihdmitx_inst/Inst_d2_serializer_10_1/tx_data[1]_i_1__0_n_0
    SLICE_X49Y63         FDRE                                         r  uihdmitx_inst/Inst_d2_serializer_10_1/tx_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.973     0.973 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     1.015    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     1.037 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.494    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     1.287 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209     1.496    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.527 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=64, routed)          0.857     2.384    uihdmitx_inst/Inst_d2_serializer_10_1/tx_data_reg[3]_0
    SLICE_X49Y63         FDRE                                         r  uihdmitx_inst/Inst_d2_serializer_10_1/tx_data_reg[1]/C
                         clock pessimism             -0.130     2.254    
    SLICE_X49Y63         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.056     2.310    uihdmitx_inst/Inst_d2_serializer_10_1/tx_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.310    
                         arrival time                           2.377    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 uihdmitx_inst/Inst_d2_serializer_10_1/rd_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            uihdmitx_inst/Inst_d2_serializer_10_1/rd_addr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_5x_clk_wiz_0 rise@0.000ns - clk_out2_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.078ns (60.000%)  route 0.052ns (40.000%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.387ns
    Source Clock Delay      (SCD):    2.226ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Net Delay (Source):      0.720ns (routing 0.127ns, distribution 0.593ns)
  Clock Net Delay (Destination): 0.860ns (routing 0.142ns, distribution 0.718ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.597     0.597 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.622    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.637 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     1.042    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     1.312 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167     1.479    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.506 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=64, routed)          0.720     2.226    uihdmitx_inst/Inst_d2_serializer_10_1/tx_data_reg[3]_0
    SLICE_X49Y64         FDRE                                         r  uihdmitx_inst/Inst_d2_serializer_10_1/rd_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y64         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     2.274 r  uihdmitx_inst/Inst_d2_serializer_10_1/rd_addr_reg[2]/Q
                         net (fo=12, routed)          0.036     2.310    uihdmitx_inst/Inst_d2_serializer_10_1/rd_addr_reg_n_0_[2]
    SLICE_X49Y64         LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.030     2.340 r  uihdmitx_inst/Inst_d2_serializer_10_1/rd_addr[2]_i_1__0/O
                         net (fo=1, routed)           0.016     2.356    uihdmitx_inst/Inst_d2_serializer_10_1/rd_addr[2]_i_1__0_n_0
    SLICE_X49Y64         FDRE                                         r  uihdmitx_inst/Inst_d2_serializer_10_1/rd_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.973     0.973 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     1.015    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     1.037 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.494    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     1.287 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209     1.496    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.527 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=64, routed)          0.860     2.387    uihdmitx_inst/Inst_d2_serializer_10_1/tx_data_reg[3]_0
    SLICE_X49Y64         FDRE                                         r  uihdmitx_inst/Inst_d2_serializer_10_1/rd_addr_reg[2]/C
                         clock pessimism             -0.156     2.231    
    SLICE_X49Y64         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     2.287    uihdmitx_inst/Inst_d2_serializer_10_1/rd_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.287    
                         arrival time                           2.356    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 uihdmitx_inst/Inst_clk_oserdese3_10to1/rd_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            uihdmitx_inst/Inst_clk_oserdese3_10to1/rd_addr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_5x_clk_wiz_0 rise@0.000ns - clk_out2_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.132ns  (logic 0.078ns (59.091%)  route 0.054ns (40.909%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.364ns
    Source Clock Delay      (SCD):    2.209ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Net Delay (Source):      0.703ns (routing 0.127ns, distribution 0.576ns)
  Clock Net Delay (Destination): 0.837ns (routing 0.142ns, distribution 0.695ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.597     0.597 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.622    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.637 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     1.042    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     1.312 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167     1.479    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.506 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=64, routed)          0.703     2.209    uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data_reg[3]_0
    SLICE_X50Y91         FDRE                                         r  uihdmitx_inst/Inst_clk_oserdese3_10to1/rd_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y91         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.048     2.257 r  uihdmitx_inst/Inst_clk_oserdese3_10to1/rd_addr_reg[2]/Q
                         net (fo=12, routed)          0.038     2.295    uihdmitx_inst/Inst_clk_oserdese3_10to1/rd_addr_reg_n_0_[2]
    SLICE_X50Y91         LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.030     2.325 r  uihdmitx_inst/Inst_clk_oserdese3_10to1/rd_addr[2]_i_1/O
                         net (fo=1, routed)           0.016     2.341    uihdmitx_inst/Inst_clk_oserdese3_10to1/rd_addr[2]_i_1_n_0
    SLICE_X50Y91         FDRE                                         r  uihdmitx_inst/Inst_clk_oserdese3_10to1/rd_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.973     0.973 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     1.015    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     1.037 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.494    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     1.287 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209     1.496    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.527 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=64, routed)          0.837     2.364    uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data_reg[3]_0
    SLICE_X50Y91         FDRE                                         r  uihdmitx_inst/Inst_clk_oserdese3_10to1/rd_addr_reg[2]/C
                         clock pessimism             -0.150     2.214    
    SLICE_X50Y91         FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.056     2.270    uihdmitx_inst/Inst_clk_oserdese3_10to1/rd_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.270    
                         arrival time                           2.341    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 uihdmitx_inst/Inst_d0_serializer_10_1/rd_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            uihdmitx_inst/Inst_d0_serializer_10_1/rd_addr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_5x_clk_wiz_0 rise@0.000ns - clk_out2_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.132ns  (logic 0.086ns (65.152%)  route 0.046ns (34.848%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.379ns
    Source Clock Delay      (SCD):    2.222ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Net Delay (Source):      0.716ns (routing 0.127ns, distribution 0.589ns)
  Clock Net Delay (Destination): 0.852ns (routing 0.142ns, distribution 0.710ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.597     0.597 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.622    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.637 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     1.042    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     1.312 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167     1.479    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.506 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=64, routed)          0.716     2.222    uihdmitx_inst/Inst_d0_serializer_10_1/tx_data_reg[3]_0
    SLICE_X51Y71         FDRE                                         r  uihdmitx_inst/Inst_d0_serializer_10_1/rd_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y71         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.048     2.270 r  uihdmitx_inst/Inst_d0_serializer_10_1/rd_addr_reg[2]/Q
                         net (fo=12, routed)          0.034     2.304    uihdmitx_inst/Inst_d0_serializer_10_1/rd_addr_reg_n_0_[2]
    SLICE_X51Y71         LUT4 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.038     2.342 r  uihdmitx_inst/Inst_d0_serializer_10_1/rd_addr[3]_i_2__2/O
                         net (fo=1, routed)           0.012     2.354    uihdmitx_inst/Inst_d0_serializer_10_1/rd_addr[3]_i_2__2_n_0
    SLICE_X51Y71         FDRE                                         r  uihdmitx_inst/Inst_d0_serializer_10_1/rd_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.973     0.973 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     1.015    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     1.037 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.494    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     1.287 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209     1.496    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.527 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=64, routed)          0.852     2.379    uihdmitx_inst/Inst_d0_serializer_10_1/tx_data_reg[3]_0
    SLICE_X51Y71         FDRE                                         r  uihdmitx_inst/Inst_d0_serializer_10_1/rd_addr_reg[3]/C
                         clock pessimism             -0.153     2.226    
    SLICE_X51Y71         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.056     2.282    uihdmitx_inst/Inst_d0_serializer_10_1/rd_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.282    
                         arrival time                           2.354    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 uihdmitx_inst/Inst_d1_serializer_10_1/FSM_sequential_RD_S_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            uihdmitx_inst/Inst_d1_serializer_10_1/FSM_sequential_RD_S_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_5x_clk_wiz_0 rise@0.000ns - clk_out2_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.132ns  (logic 0.079ns (59.848%)  route 0.053ns (40.151%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.349ns
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      0.687ns (routing 0.127ns, distribution 0.560ns)
  Clock Net Delay (Destination): 0.822ns (routing 0.142ns, distribution 0.680ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.597     0.597 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.622    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.637 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     1.042    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     1.312 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167     1.479    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.506 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=64, routed)          0.687     2.193    uihdmitx_inst/Inst_d1_serializer_10_1/tx_data_reg[3]_0
    SLICE_X49Y59         FDRE                                         r  uihdmitx_inst/Inst_d1_serializer_10_1/FSM_sequential_RD_S_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y59         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     2.241 f  uihdmitx_inst/Inst_d1_serializer_10_1/FSM_sequential_RD_S_reg[2]/Q
                         net (fo=9, routed)           0.037     2.278    uihdmitx_inst/Inst_d1_serializer_10_1/RD_S[2]
    SLICE_X49Y59         LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.031     2.309 r  uihdmitx_inst/Inst_d1_serializer_10_1/FSM_sequential_RD_S[1]_i_1__1/O
                         net (fo=1, routed)           0.016     2.325    uihdmitx_inst/Inst_d1_serializer_10_1/FSM_sequential_RD_S[1]_i_1__1_n_0
    SLICE_X49Y59         FDRE                                         r  uihdmitx_inst/Inst_d1_serializer_10_1/FSM_sequential_RD_S_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.973     0.973 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     1.015    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     1.037 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.494    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     1.287 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209     1.496    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.527 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=64, routed)          0.822     2.349    uihdmitx_inst/Inst_d1_serializer_10_1/tx_data_reg[3]_0
    SLICE_X49Y59         FDRE                                         r  uihdmitx_inst/Inst_d1_serializer_10_1/FSM_sequential_RD_S_reg[1]/C
                         clock pessimism             -0.152     2.197    
    SLICE_X49Y59         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.056     2.253    uihdmitx_inst/Inst_d1_serializer_10_1/FSM_sequential_RD_S_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.253    
                         arrival time                           2.325    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 uihdmitx_inst/Inst_d2_serializer_10_1/FSM_sequential_RD_S_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Destination:            uihdmitx_inst/Inst_d2_serializer_10_1/FSM_sequential_RD_S_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_5x_clk_wiz_0 rise@0.000ns - clk_out2_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.132ns  (logic 0.079ns (59.848%)  route 0.053ns (40.151%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    2.224ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Net Delay (Source):      0.718ns (routing 0.127ns, distribution 0.591ns)
  Clock Net Delay (Destination): 0.857ns (routing 0.142ns, distribution 0.715ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.597     0.597 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.622    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.637 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     1.042    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.270     1.312 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.167     1.479    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.506 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=64, routed)          0.718     2.224    uihdmitx_inst/Inst_d2_serializer_10_1/tx_data_reg[3]_0
    SLICE_X49Y64         FDRE                                         r  uihdmitx_inst/Inst_d2_serializer_10_1/FSM_sequential_RD_S_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y64         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     2.272 f  uihdmitx_inst/Inst_d2_serializer_10_1/FSM_sequential_RD_S_reg[2]/Q
                         net (fo=9, routed)           0.037     2.309    uihdmitx_inst/Inst_d2_serializer_10_1/RD_S[2]
    SLICE_X49Y64         LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.031     2.340 r  uihdmitx_inst/Inst_d2_serializer_10_1/FSM_sequential_RD_S[1]_i_1__0/O
                         net (fo=1, routed)           0.016     2.356    uihdmitx_inst/Inst_d2_serializer_10_1/FSM_sequential_RD_S[1]_i_1__0_n_0
    SLICE_X49Y64         FDRE                                         r  uihdmitx_inst/Inst_d2_serializer_10_1/FSM_sequential_RD_S_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.973     0.973 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     1.015    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     1.037 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.494    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     1.287 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209     1.496    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.527 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=64, routed)          0.857     2.384    uihdmitx_inst/Inst_d2_serializer_10_1/tx_data_reg[3]_0
    SLICE_X49Y64         FDRE                                         r  uihdmitx_inst/Inst_d2_serializer_10_1/FSM_sequential_RD_S_reg[1]/C
                         clock pessimism             -0.156     2.228    
    SLICE_X49Y64         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.056     2.284    uihdmitx_inst/Inst_d2_serializer_10_1/FSM_sequential_RD_S_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.284    
                         arrival time                           2.356    
  -------------------------------------------------------------------
                         slack                                  0.072    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_5x_clk_wiz_0
Waveform(ns):       { 0.000 3.077 }
Period(ns):         6.154
Sources:            { instance_name/inst/mmcme3_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location              Pin
Min Period        n/a     OSERDESE3/CLKDIV    n/a            2.740         6.154       3.414      BITSLICE_RX_TX_X1Y75  uihdmitx_inst/Inst_clk_oserdese3_10to1/OSERDESE3_inst/CLKDIV
Min Period        n/a     OSERDESE3/CLKDIV    n/a            2.740         6.154       3.414      BITSLICE_RX_TX_X1Y60  uihdmitx_inst/Inst_d0_serializer_10_1/OSERDESE3_inst/CLKDIV
Min Period        n/a     OSERDESE3/CLKDIV    n/a            2.740         6.154       3.414      BITSLICE_RX_TX_X1Y52  uihdmitx_inst/Inst_d1_serializer_10_1/OSERDESE3_inst/CLKDIV
Min Period        n/a     OSERDESE3/CLKDIV    n/a            2.740         6.154       3.414      BITSLICE_RX_TX_X1Y54  uihdmitx_inst/Inst_d2_serializer_10_1/OSERDESE3_inst/CLKDIV
Min Period        n/a     BUFGCE/I            n/a            1.379         6.154       4.775      BUFGCE_X1Y1           instance_name/inst/clkout2_buf/I
Min Period        n/a     MMCME3_ADV/CLKOUT1  n/a            1.071         6.154       5.083      MMCME3_ADV_X1Y0       instance_name/inst/mmcme3_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            0.550         6.154       5.604      SLICE_X49Y90          uihdmitx_inst/Inst_clk_oserdese3_10to1/FSM_sequential_RD_S_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.550         6.154       5.604      SLICE_X50Y91          uihdmitx_inst/Inst_clk_oserdese3_10to1/rd_addr_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.550         6.154       5.604      SLICE_X50Y91          uihdmitx_inst/Inst_clk_oserdese3_10to1/rd_addr_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.550         6.154       5.604      SLICE_X50Y91          uihdmitx_inst/Inst_clk_oserdese3_10to1/rd_addr_reg[2]/C
Low Pulse Width   Fast    OSERDESE3/CLKDIV    n/a            1.233         3.077       1.844      BITSLICE_RX_TX_X1Y60  uihdmitx_inst/Inst_d0_serializer_10_1/OSERDESE3_inst/CLKDIV
Low Pulse Width   Fast    OSERDESE3/CLKDIV    n/a            1.233         3.077       1.844      BITSLICE_RX_TX_X1Y54  uihdmitx_inst/Inst_d2_serializer_10_1/OSERDESE3_inst/CLKDIV
Low Pulse Width   Slow    OSERDESE3/CLKDIV    n/a            1.233         3.077       1.844      BITSLICE_RX_TX_X1Y75  uihdmitx_inst/Inst_clk_oserdese3_10to1/OSERDESE3_inst/CLKDIV
Low Pulse Width   Fast    OSERDESE3/CLKDIV    n/a            1.233         3.077       1.844      BITSLICE_RX_TX_X1Y75  uihdmitx_inst/Inst_clk_oserdese3_10to1/OSERDESE3_inst/CLKDIV
Low Pulse Width   Slow    OSERDESE3/CLKDIV    n/a            1.233         3.077       1.844      BITSLICE_RX_TX_X1Y52  uihdmitx_inst/Inst_d1_serializer_10_1/OSERDESE3_inst/CLKDIV
Low Pulse Width   Slow    OSERDESE3/CLKDIV    n/a            1.233         3.077       1.844      BITSLICE_RX_TX_X1Y54  uihdmitx_inst/Inst_d2_serializer_10_1/OSERDESE3_inst/CLKDIV
Low Pulse Width   Fast    OSERDESE3/CLKDIV    n/a            1.233         3.077       1.844      BITSLICE_RX_TX_X1Y52  uihdmitx_inst/Inst_d1_serializer_10_1/OSERDESE3_inst/CLKDIV
Low Pulse Width   Slow    OSERDESE3/CLKDIV    n/a            1.233         3.077       1.844      BITSLICE_RX_TX_X1Y60  uihdmitx_inst/Inst_d0_serializer_10_1/OSERDESE3_inst/CLKDIV
Low Pulse Width   Fast    FDRE/C              n/a            0.275         3.077       2.802      SLICE_X51Y72          uihdmitx_inst/Inst_d0_serializer_10_1/FSM_sequential_RD_S_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         3.077       2.802      SLICE_X51Y72          uihdmitx_inst/Inst_d0_serializer_10_1/FSM_sequential_RD_S_reg[2]/C
High Pulse Width  Slow    OSERDESE3/CLKDIV    n/a            1.233         3.077       1.844      BITSLICE_RX_TX_X1Y75  uihdmitx_inst/Inst_clk_oserdese3_10to1/OSERDESE3_inst/CLKDIV
High Pulse Width  Fast    OSERDESE3/CLKDIV    n/a            1.233         3.077       1.844      BITSLICE_RX_TX_X1Y75  uihdmitx_inst/Inst_clk_oserdese3_10to1/OSERDESE3_inst/CLKDIV
High Pulse Width  Slow    OSERDESE3/CLKDIV    n/a            1.233         3.077       1.844      BITSLICE_RX_TX_X1Y60  uihdmitx_inst/Inst_d0_serializer_10_1/OSERDESE3_inst/CLKDIV
High Pulse Width  Slow    OSERDESE3/CLKDIV    n/a            1.233         3.077       1.844      BITSLICE_RX_TX_X1Y52  uihdmitx_inst/Inst_d1_serializer_10_1/OSERDESE3_inst/CLKDIV
High Pulse Width  Fast    OSERDESE3/CLKDIV    n/a            1.233         3.077       1.844      BITSLICE_RX_TX_X1Y52  uihdmitx_inst/Inst_d1_serializer_10_1/OSERDESE3_inst/CLKDIV
High Pulse Width  Slow    OSERDESE3/CLKDIV    n/a            1.233         3.077       1.844      BITSLICE_RX_TX_X1Y54  uihdmitx_inst/Inst_d2_serializer_10_1/OSERDESE3_inst/CLKDIV
High Pulse Width  Fast    OSERDESE3/CLKDIV    n/a            1.233         3.077       1.844      BITSLICE_RX_TX_X1Y60  uihdmitx_inst/Inst_d0_serializer_10_1/OSERDESE3_inst/CLKDIV
High Pulse Width  Fast    OSERDESE3/CLKDIV    n/a            1.233         3.077       1.844      BITSLICE_RX_TX_X1Y54  uihdmitx_inst/Inst_d2_serializer_10_1/OSERDESE3_inst/CLKDIV
High Pulse Width  Slow    FDRE/C              n/a            0.275         3.077       2.802      SLICE_X49Y90          uihdmitx_inst/Inst_clk_oserdese3_10to1/FSM_sequential_RD_S_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         3.077       2.802      SLICE_X49Y89          uihdmitx_inst/Inst_clk_oserdese3_10to1/rd_last_reg[6]/C
Max Skew          Slow    OSERDESE3/CLKDIV    OSERDESE3/CLK  2.517         0.611       1.906      BITSLICE_RX_TX_X1Y75  uihdmitx_inst/Inst_clk_oserdese3_10to1/OSERDESE3_inst/CLKDIV
Max Skew          Slow    OSERDESE3/CLKDIV    OSERDESE3/CLK  2.517         0.605       1.912      BITSLICE_RX_TX_X1Y54  uihdmitx_inst/Inst_d2_serializer_10_1/OSERDESE3_inst/CLKDIV
Max Skew          Slow    OSERDESE3/CLKDIV    OSERDESE3/CLK  2.517         0.600       1.917      BITSLICE_RX_TX_X1Y60  uihdmitx_inst/Inst_d0_serializer_10_1/OSERDESE3_inst/CLKDIV
Max Skew          Slow    OSERDESE3/CLKDIV    OSERDESE3/CLK  2.517         0.595       1.922      BITSLICE_RX_TX_X1Y52  uihdmitx_inst/Inst_d1_serializer_10_1/OSERDESE3_inst/CLKDIV
Max Skew          Fast    OSERDESE3/CLKDIV    OSERDESE3/CLK  2.747         0.487       2.260      BITSLICE_RX_TX_X1Y54  uihdmitx_inst/Inst_d2_serializer_10_1/OSERDESE3_inst/CLKDIV
Max Skew          Fast    OSERDESE3/CLKDIV    OSERDESE3/CLK  2.747         0.486       2.261      BITSLICE_RX_TX_X1Y75  uihdmitx_inst/Inst_clk_oserdese3_10to1/OSERDESE3_inst/CLKDIV
Max Skew          Fast    OSERDESE3/CLKDIV    OSERDESE3/CLK  2.747         0.481       2.266      BITSLICE_RX_TX_X1Y52  uihdmitx_inst/Inst_d1_serializer_10_1/OSERDESE3_inst/CLKDIV
Max Skew          Fast    OSERDESE3/CLKDIV    OSERDESE3/CLK  2.747         0.479       2.268      BITSLICE_RX_TX_X1Y60  uihdmitx_inst/Inst_d0_serializer_10_1/OSERDESE3_inst/CLKDIV



---------------------------------------------------------------------------------------------------
From Clock:  clk_out5x_clk_wiz_0
  To Clock:  clk_out5x_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            4  Failing Endpoints,  Worst Slack       -0.020ns,  Total Violation       -0.054ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out5x_clk_wiz_0
Waveform(ns):       { 0.000 1.538 }
Period(ns):         3.077
Sources:            { instance_name/inst/mmcme3_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin     Required(ns)  Actual(ns)  Slack(ns)  Location              Pin
Min Period        n/a     BUFGCE/I            n/a               1.379         3.077       1.698      BUFGCE_X1Y0           instance_name/inst/clkout3_buf/I
Min Period        n/a     MMCME3_ADV/CLKOUT2  n/a               1.071         3.077       2.006      MMCME3_ADV_X1Y0       instance_name/inst/mmcme3_adv_inst/CLKOUT2
Min Period        n/a     OSERDESE3/CLK       n/a               0.395         3.077       2.682      BITSLICE_RX_TX_X1Y75  uihdmitx_inst/Inst_clk_oserdese3_10to1/OSERDESE3_inst/CLK
Min Period        n/a     OSERDESE3/CLK       n/a               0.395         3.077       2.682      BITSLICE_RX_TX_X1Y60  uihdmitx_inst/Inst_d0_serializer_10_1/OSERDESE3_inst/CLK
Min Period        n/a     OSERDESE3/CLK       n/a               0.395         3.077       2.682      BITSLICE_RX_TX_X1Y52  uihdmitx_inst/Inst_d1_serializer_10_1/OSERDESE3_inst/CLK
Min Period        n/a     OSERDESE3/CLK       n/a               0.395         3.077       2.682      BITSLICE_RX_TX_X1Y54  uihdmitx_inst/Inst_d2_serializer_10_1/OSERDESE3_inst/CLK
Low Pulse Width   Slow    OSERDESE3/CLK       n/a               0.178         1.538       1.360      BITSLICE_RX_TX_X1Y75  uihdmitx_inst/Inst_clk_oserdese3_10to1/OSERDESE3_inst/CLK
Low Pulse Width   Slow    OSERDESE3/CLK       n/a               0.178         1.538       1.360      BITSLICE_RX_TX_X1Y52  uihdmitx_inst/Inst_d1_serializer_10_1/OSERDESE3_inst/CLK
Low Pulse Width   Slow    OSERDESE3/CLK       n/a               0.178         1.538       1.360      BITSLICE_RX_TX_X1Y54  uihdmitx_inst/Inst_d2_serializer_10_1/OSERDESE3_inst/CLK
Low Pulse Width   Fast    OSERDESE3/CLK       n/a               0.178         1.538       1.360      BITSLICE_RX_TX_X1Y75  uihdmitx_inst/Inst_clk_oserdese3_10to1/OSERDESE3_inst/CLK
Low Pulse Width   Fast    OSERDESE3/CLK       n/a               0.178         1.538       1.360      BITSLICE_RX_TX_X1Y60  uihdmitx_inst/Inst_d0_serializer_10_1/OSERDESE3_inst/CLK
Low Pulse Width   Fast    OSERDESE3/CLK       n/a               0.178         1.538       1.360      BITSLICE_RX_TX_X1Y54  uihdmitx_inst/Inst_d2_serializer_10_1/OSERDESE3_inst/CLK
Low Pulse Width   Slow    OSERDESE3/CLK       n/a               0.178         1.538       1.360      BITSLICE_RX_TX_X1Y60  uihdmitx_inst/Inst_d0_serializer_10_1/OSERDESE3_inst/CLK
Low Pulse Width   Fast    OSERDESE3/CLK       n/a               0.178         1.538       1.360      BITSLICE_RX_TX_X1Y52  uihdmitx_inst/Inst_d1_serializer_10_1/OSERDESE3_inst/CLK
High Pulse Width  Slow    OSERDESE3/CLK       n/a               0.178         1.538       1.360      BITSLICE_RX_TX_X1Y60  uihdmitx_inst/Inst_d0_serializer_10_1/OSERDESE3_inst/CLK
High Pulse Width  Fast    OSERDESE3/CLK       n/a               0.178         1.538       1.360      BITSLICE_RX_TX_X1Y52  uihdmitx_inst/Inst_d1_serializer_10_1/OSERDESE3_inst/CLK
High Pulse Width  Fast    OSERDESE3/CLK       n/a               0.178         1.538       1.360      BITSLICE_RX_TX_X1Y54  uihdmitx_inst/Inst_d2_serializer_10_1/OSERDESE3_inst/CLK
High Pulse Width  Fast    OSERDESE3/CLK       n/a               0.178         1.538       1.360      BITSLICE_RX_TX_X1Y75  uihdmitx_inst/Inst_clk_oserdese3_10to1/OSERDESE3_inst/CLK
High Pulse Width  Fast    OSERDESE3/CLK       n/a               0.178         1.538       1.360      BITSLICE_RX_TX_X1Y60  uihdmitx_inst/Inst_d0_serializer_10_1/OSERDESE3_inst/CLK
High Pulse Width  Slow    OSERDESE3/CLK       n/a               0.178         1.538       1.360      BITSLICE_RX_TX_X1Y75  uihdmitx_inst/Inst_clk_oserdese3_10to1/OSERDESE3_inst/CLK
High Pulse Width  Slow    OSERDESE3/CLK       n/a               0.178         1.538       1.360      BITSLICE_RX_TX_X1Y52  uihdmitx_inst/Inst_d1_serializer_10_1/OSERDESE3_inst/CLK
High Pulse Width  Slow    OSERDESE3/CLK       n/a               0.178         1.538       1.360      BITSLICE_RX_TX_X1Y54  uihdmitx_inst/Inst_d2_serializer_10_1/OSERDESE3_inst/CLK
Max Skew          Fast    OSERDESE3/CLK       OSERDESE3/CLKDIV  0.320         0.340       -0.020     BITSLICE_RX_TX_X1Y60  uihdmitx_inst/Inst_d0_serializer_10_1/OSERDESE3_inst/CLK
Max Skew          Fast    OSERDESE3/CLK       OSERDESE3/CLKDIV  0.320         0.337       -0.017     BITSLICE_RX_TX_X1Y52  uihdmitx_inst/Inst_d1_serializer_10_1/OSERDESE3_inst/CLK
Max Skew          Fast    OSERDESE3/CLK       OSERDESE3/CLKDIV  0.320         0.329       -0.009     BITSLICE_RX_TX_X1Y54  uihdmitx_inst/Inst_d2_serializer_10_1/OSERDESE3_inst/CLK
Max Skew          Fast    OSERDESE3/CLK       OSERDESE3/CLKDIV  0.320         0.328       -0.008     BITSLICE_RX_TX_X1Y75  uihdmitx_inst/Inst_clk_oserdese3_10to1/OSERDESE3_inst/CLK
Max Skew          Slow    OSERDESE3/CLK       OSERDESE3/CLKDIV  0.500         0.367       0.133      BITSLICE_RX_TX_X1Y60  uihdmitx_inst/Inst_d0_serializer_10_1/OSERDESE3_inst/CLK
Max Skew          Slow    OSERDESE3/CLK       OSERDESE3/CLKDIV  0.500         0.364       0.136      BITSLICE_RX_TX_X1Y52  uihdmitx_inst/Inst_d1_serializer_10_1/OSERDESE3_inst/CLK
Max Skew          Slow    OSERDESE3/CLK       OSERDESE3/CLKDIV  0.500         0.358       0.142      BITSLICE_RX_TX_X1Y54  uihdmitx_inst/Inst_d2_serializer_10_1/OSERDESE3_inst/CLK
Max Skew          Slow    OSERDESE3/CLK       OSERDESE3/CLKDIV  0.500         0.353       0.147      BITSLICE_RX_TX_X1Y75  uihdmitx_inst/Inst_clk_oserdese3_10to1/OSERDESE3_inst/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_clk_wiz_0
  To Clock:  clk_out_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       12.956ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.024ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.956ns  (required time - arrival time)
  Source:                 uihdmitx_inst/Inst_d1_serializer_10_1/cnt_rst_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uihdmitx_inst/Inst_d1_serializer_10_1/wr_addr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_clk_wiz_0 rise@15.385ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.031ns  (logic 0.117ns (5.761%)  route 1.914ns (94.239%))
  Logic Levels:           0  
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.830ns = ( 19.214 - 15.385 ) 
    Source Clock Delay      (SCD):    3.989ns
    Clock Pessimism Removal (CPR):    -0.076ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.777ns (routing 0.335ns, distribution 1.442ns)
  Clock Net Delay (Destination): 1.516ns (routing 0.309ns, distribution 1.207ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.957     0.957 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     1.049    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     1.092 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.957    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.726 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     2.129    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.212 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=186, routed)         1.777     3.989    uihdmitx_inst/Inst_d1_serializer_10_1/CLK
    SLICE_X51Y60         FDRE                                         r  uihdmitx_inst/Inst_d1_serializer_10_1/cnt_rst_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y60         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     4.106 f  uihdmitx_inst/Inst_d1_serializer_10_1/cnt_rst_reg[7]/Q
                         net (fo=34, routed)          1.914     6.020    uihdmitx_inst/Inst_d1_serializer_10_1/p_0_in
    SLICE_X51Y59         FDRE                                         r  uihdmitx_inst/Inst_d1_serializer_10_1/wr_addr_reg[0]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    AG11                                              0.000    15.385 r  clk_i (IN)
                         net (fo=0)                   0.000    15.385    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.690    16.074 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059    16.133    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032    16.165 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    16.943    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    17.278 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345    17.623    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    17.698 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=186, routed)         1.516    19.214    uihdmitx_inst/Inst_d1_serializer_10_1/CLK
    SLICE_X51Y59         FDRE                                         r  uihdmitx_inst/Inst_d1_serializer_10_1/wr_addr_reg[0]/C
                         clock pessimism             -0.076    19.138    
                         clock uncertainty           -0.079    19.059    
    SLICE_X51Y59         FDRE (Setup_HFF_SLICEL_C_R)
                                                     -0.083    18.976    uihdmitx_inst/Inst_d1_serializer_10_1/wr_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         18.976    
                         arrival time                          -6.020    
  -------------------------------------------------------------------
                         slack                                 12.956    

Slack (MET) :             12.956ns  (required time - arrival time)
  Source:                 uihdmitx_inst/Inst_d1_serializer_10_1/cnt_rst_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uihdmitx_inst/Inst_d1_serializer_10_1/wr_addr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_clk_wiz_0 rise@15.385ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.031ns  (logic 0.117ns (5.761%)  route 1.914ns (94.239%))
  Logic Levels:           0  
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.830ns = ( 19.214 - 15.385 ) 
    Source Clock Delay      (SCD):    3.989ns
    Clock Pessimism Removal (CPR):    -0.076ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.777ns (routing 0.335ns, distribution 1.442ns)
  Clock Net Delay (Destination): 1.516ns (routing 0.309ns, distribution 1.207ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.957     0.957 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     1.049    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     1.092 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.957    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.726 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     2.129    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.212 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=186, routed)         1.777     3.989    uihdmitx_inst/Inst_d1_serializer_10_1/CLK
    SLICE_X51Y60         FDRE                                         r  uihdmitx_inst/Inst_d1_serializer_10_1/cnt_rst_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y60         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     4.106 f  uihdmitx_inst/Inst_d1_serializer_10_1/cnt_rst_reg[7]/Q
                         net (fo=34, routed)          1.914     6.020    uihdmitx_inst/Inst_d1_serializer_10_1/p_0_in
    SLICE_X51Y59         FDRE                                         r  uihdmitx_inst/Inst_d1_serializer_10_1/wr_addr_reg[1]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    AG11                                              0.000    15.385 r  clk_i (IN)
                         net (fo=0)                   0.000    15.385    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.690    16.074 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059    16.133    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032    16.165 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    16.943    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    17.278 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345    17.623    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    17.698 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=186, routed)         1.516    19.214    uihdmitx_inst/Inst_d1_serializer_10_1/CLK
    SLICE_X51Y59         FDRE                                         r  uihdmitx_inst/Inst_d1_serializer_10_1/wr_addr_reg[1]/C
                         clock pessimism             -0.076    19.138    
                         clock uncertainty           -0.079    19.059    
    SLICE_X51Y59         FDRE (Setup_HFF2_SLICEL_C_R)
                                                     -0.083    18.976    uihdmitx_inst/Inst_d1_serializer_10_1/wr_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         18.976    
                         arrival time                          -6.020    
  -------------------------------------------------------------------
                         slack                                 12.956    

Slack (MET) :             12.956ns  (required time - arrival time)
  Source:                 uihdmitx_inst/Inst_d1_serializer_10_1/cnt_rst_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uihdmitx_inst/Inst_d1_serializer_10_1/wr_addr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_clk_wiz_0 rise@15.385ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.031ns  (logic 0.117ns (5.761%)  route 1.914ns (94.239%))
  Logic Levels:           0  
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.830ns = ( 19.214 - 15.385 ) 
    Source Clock Delay      (SCD):    3.989ns
    Clock Pessimism Removal (CPR):    -0.076ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.777ns (routing 0.335ns, distribution 1.442ns)
  Clock Net Delay (Destination): 1.516ns (routing 0.309ns, distribution 1.207ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.957     0.957 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     1.049    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     1.092 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.957    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.726 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     2.129    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.212 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=186, routed)         1.777     3.989    uihdmitx_inst/Inst_d1_serializer_10_1/CLK
    SLICE_X51Y60         FDRE                                         r  uihdmitx_inst/Inst_d1_serializer_10_1/cnt_rst_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y60         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     4.106 f  uihdmitx_inst/Inst_d1_serializer_10_1/cnt_rst_reg[7]/Q
                         net (fo=34, routed)          1.914     6.020    uihdmitx_inst/Inst_d1_serializer_10_1/p_0_in
    SLICE_X51Y59         FDRE                                         r  uihdmitx_inst/Inst_d1_serializer_10_1/wr_addr_reg[2]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    AG11                                              0.000    15.385 r  clk_i (IN)
                         net (fo=0)                   0.000    15.385    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.690    16.074 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059    16.133    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032    16.165 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    16.943    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    17.278 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345    17.623    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    17.698 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=186, routed)         1.516    19.214    uihdmitx_inst/Inst_d1_serializer_10_1/CLK
    SLICE_X51Y59         FDRE                                         r  uihdmitx_inst/Inst_d1_serializer_10_1/wr_addr_reg[2]/C
                         clock pessimism             -0.076    19.138    
                         clock uncertainty           -0.079    19.059    
    SLICE_X51Y59         FDRE (Setup_GFF_SLICEL_C_R)
                                                     -0.083    18.976    uihdmitx_inst/Inst_d1_serializer_10_1/wr_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         18.976    
                         arrival time                          -6.020    
  -------------------------------------------------------------------
                         slack                                 12.956    

Slack (MET) :             12.956ns  (required time - arrival time)
  Source:                 uihdmitx_inst/Inst_d1_serializer_10_1/cnt_rst_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uihdmitx_inst/Inst_d1_serializer_10_1/wr_addr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_clk_wiz_0 rise@15.385ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.031ns  (logic 0.117ns (5.761%)  route 1.914ns (94.239%))
  Logic Levels:           0  
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.830ns = ( 19.214 - 15.385 ) 
    Source Clock Delay      (SCD):    3.989ns
    Clock Pessimism Removal (CPR):    -0.076ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.777ns (routing 0.335ns, distribution 1.442ns)
  Clock Net Delay (Destination): 1.516ns (routing 0.309ns, distribution 1.207ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.957     0.957 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     1.049    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     1.092 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.957    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.726 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     2.129    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.212 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=186, routed)         1.777     3.989    uihdmitx_inst/Inst_d1_serializer_10_1/CLK
    SLICE_X51Y60         FDRE                                         r  uihdmitx_inst/Inst_d1_serializer_10_1/cnt_rst_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y60         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     4.106 f  uihdmitx_inst/Inst_d1_serializer_10_1/cnt_rst_reg[7]/Q
                         net (fo=34, routed)          1.914     6.020    uihdmitx_inst/Inst_d1_serializer_10_1/p_0_in
    SLICE_X51Y59         FDRE                                         r  uihdmitx_inst/Inst_d1_serializer_10_1/wr_addr_reg[3]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    AG11                                              0.000    15.385 r  clk_i (IN)
                         net (fo=0)                   0.000    15.385    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.690    16.074 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059    16.133    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032    16.165 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    16.943    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    17.278 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345    17.623    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    17.698 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=186, routed)         1.516    19.214    uihdmitx_inst/Inst_d1_serializer_10_1/CLK
    SLICE_X51Y59         FDRE                                         r  uihdmitx_inst/Inst_d1_serializer_10_1/wr_addr_reg[3]/C
                         clock pessimism             -0.076    19.138    
                         clock uncertainty           -0.079    19.059    
    SLICE_X51Y59         FDRE (Setup_GFF2_SLICEL_C_R)
                                                     -0.083    18.976    uihdmitx_inst/Inst_d1_serializer_10_1/wr_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         18.976    
                         arrival time                          -6.020    
  -------------------------------------------------------------------
                         slack                                 12.956    

Slack (MET) :             13.201ns  (required time - arrival time)
  Source:                 uihdmitx_inst/Inst_d2_serializer_10_1/cnt_rst_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uihdmitx_inst/Inst_d2_serializer_10_1/cnt_rst_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_clk_wiz_0 rise@15.385ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.945ns  (logic 0.249ns (12.802%)  route 1.696ns (87.198%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.886ns = ( 19.270 - 15.385 ) 
    Source Clock Delay      (SCD):    3.976ns
    Clock Pessimism Removal (CPR):    -0.021ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.764ns (routing 0.335ns, distribution 1.429ns)
  Clock Net Delay (Destination): 1.572ns (routing 0.309ns, distribution 1.263ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.957     0.957 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     1.049    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     1.092 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.957    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.726 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     2.129    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.212 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=186, routed)         1.764     3.976    uihdmitx_inst/Inst_d2_serializer_10_1/CLK
    SLICE_X52Y64         FDRE                                         r  uihdmitx_inst/Inst_d2_serializer_10_1/cnt_rst_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y64         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     4.093 f  uihdmitx_inst/Inst_d2_serializer_10_1/cnt_rst_reg[7]/Q
                         net (fo=34, routed)          0.602     4.695    uihdmitx_inst/Inst_d2_serializer_10_1/p_0_in
    SLICE_X49Y63         LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.132     4.827 r  uihdmitx_inst/Inst_d2_serializer_10_1/OSERDESE3_inst_i_1__0/O
                         net (fo=8, routed)           1.094     5.921    uihdmitx_inst/Inst_d2_serializer_10_1/RST0
    SLICE_X51Y64         FDRE                                         r  uihdmitx_inst/Inst_d2_serializer_10_1/cnt_rst_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    AG11                                              0.000    15.385 r  clk_i (IN)
                         net (fo=0)                   0.000    15.385    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.690    16.074 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059    16.133    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032    16.165 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    16.943    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    17.278 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345    17.623    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    17.698 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=186, routed)         1.572    19.270    uihdmitx_inst/Inst_d2_serializer_10_1/CLK
    SLICE_X51Y64         FDRE                                         r  uihdmitx_inst/Inst_d2_serializer_10_1/cnt_rst_reg[0]/C
                         clock pessimism             -0.021    19.249    
                         clock uncertainty           -0.079    19.170    
    SLICE_X51Y64         FDRE (Setup_BFF2_SLICEL_C_CE)
                                                     -0.048    19.122    uihdmitx_inst/Inst_d2_serializer_10_1/cnt_rst_reg[0]
  -------------------------------------------------------------------
                         required time                         19.122    
                         arrival time                          -5.921    
  -------------------------------------------------------------------
                         slack                                 13.201    

Slack (MET) :             13.201ns  (required time - arrival time)
  Source:                 uihdmitx_inst/Inst_d2_serializer_10_1/cnt_rst_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uihdmitx_inst/Inst_d2_serializer_10_1/cnt_rst_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_clk_wiz_0 rise@15.385ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.945ns  (logic 0.249ns (12.802%)  route 1.696ns (87.198%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.886ns = ( 19.270 - 15.385 ) 
    Source Clock Delay      (SCD):    3.976ns
    Clock Pessimism Removal (CPR):    -0.021ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.764ns (routing 0.335ns, distribution 1.429ns)
  Clock Net Delay (Destination): 1.572ns (routing 0.309ns, distribution 1.263ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.957     0.957 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     1.049    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     1.092 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.957    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.726 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     2.129    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.212 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=186, routed)         1.764     3.976    uihdmitx_inst/Inst_d2_serializer_10_1/CLK
    SLICE_X52Y64         FDRE                                         r  uihdmitx_inst/Inst_d2_serializer_10_1/cnt_rst_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y64         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     4.093 f  uihdmitx_inst/Inst_d2_serializer_10_1/cnt_rst_reg[7]/Q
                         net (fo=34, routed)          0.602     4.695    uihdmitx_inst/Inst_d2_serializer_10_1/p_0_in
    SLICE_X49Y63         LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.132     4.827 r  uihdmitx_inst/Inst_d2_serializer_10_1/OSERDESE3_inst_i_1__0/O
                         net (fo=8, routed)           1.094     5.921    uihdmitx_inst/Inst_d2_serializer_10_1/RST0
    SLICE_X51Y64         FDRE                                         r  uihdmitx_inst/Inst_d2_serializer_10_1/cnt_rst_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    AG11                                              0.000    15.385 r  clk_i (IN)
                         net (fo=0)                   0.000    15.385    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.690    16.074 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059    16.133    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032    16.165 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    16.943    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    17.278 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345    17.623    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    17.698 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=186, routed)         1.572    19.270    uihdmitx_inst/Inst_d2_serializer_10_1/CLK
    SLICE_X51Y64         FDRE                                         r  uihdmitx_inst/Inst_d2_serializer_10_1/cnt_rst_reg[2]/C
                         clock pessimism             -0.021    19.249    
                         clock uncertainty           -0.079    19.170    
    SLICE_X51Y64         FDRE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.048    19.122    uihdmitx_inst/Inst_d2_serializer_10_1/cnt_rst_reg[2]
  -------------------------------------------------------------------
                         required time                         19.122    
                         arrival time                          -5.921    
  -------------------------------------------------------------------
                         slack                                 13.201    

Slack (MET) :             13.201ns  (required time - arrival time)
  Source:                 uihdmitx_inst/Inst_d2_serializer_10_1/cnt_rst_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uihdmitx_inst/Inst_d2_serializer_10_1/cnt_rst_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_clk_wiz_0 rise@15.385ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.945ns  (logic 0.249ns (12.802%)  route 1.696ns (87.198%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.886ns = ( 19.270 - 15.385 ) 
    Source Clock Delay      (SCD):    3.976ns
    Clock Pessimism Removal (CPR):    -0.021ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.764ns (routing 0.335ns, distribution 1.429ns)
  Clock Net Delay (Destination): 1.572ns (routing 0.309ns, distribution 1.263ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.957     0.957 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     1.049    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     1.092 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.957    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.726 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     2.129    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.212 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=186, routed)         1.764     3.976    uihdmitx_inst/Inst_d2_serializer_10_1/CLK
    SLICE_X52Y64         FDRE                                         r  uihdmitx_inst/Inst_d2_serializer_10_1/cnt_rst_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y64         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     4.093 f  uihdmitx_inst/Inst_d2_serializer_10_1/cnt_rst_reg[7]/Q
                         net (fo=34, routed)          0.602     4.695    uihdmitx_inst/Inst_d2_serializer_10_1/p_0_in
    SLICE_X49Y63         LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.132     4.827 r  uihdmitx_inst/Inst_d2_serializer_10_1/OSERDESE3_inst_i_1__0/O
                         net (fo=8, routed)           1.094     5.921    uihdmitx_inst/Inst_d2_serializer_10_1/RST0
    SLICE_X51Y64         FDRE                                         r  uihdmitx_inst/Inst_d2_serializer_10_1/cnt_rst_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    AG11                                              0.000    15.385 r  clk_i (IN)
                         net (fo=0)                   0.000    15.385    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.690    16.074 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059    16.133    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032    16.165 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    16.943    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    17.278 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345    17.623    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    17.698 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=186, routed)         1.572    19.270    uihdmitx_inst/Inst_d2_serializer_10_1/CLK
    SLICE_X51Y64         FDRE                                         r  uihdmitx_inst/Inst_d2_serializer_10_1/cnt_rst_reg[4]/C
                         clock pessimism             -0.021    19.249    
                         clock uncertainty           -0.079    19.170    
    SLICE_X51Y64         FDRE (Setup_CFF2_SLICEL_C_CE)
                                                     -0.048    19.122    uihdmitx_inst/Inst_d2_serializer_10_1/cnt_rst_reg[4]
  -------------------------------------------------------------------
                         required time                         19.122    
                         arrival time                          -5.921    
  -------------------------------------------------------------------
                         slack                                 13.201    

Slack (MET) :             13.205ns  (required time - arrival time)
  Source:                 uihdmitx_inst/Inst_d2_serializer_10_1/cnt_rst_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uihdmitx_inst/Inst_d2_serializer_10_1/cnt_rst_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_clk_wiz_0 rise@15.385ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.942ns  (logic 0.249ns (12.822%)  route 1.693ns (87.178%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.886ns = ( 19.270 - 15.385 ) 
    Source Clock Delay      (SCD):    3.976ns
    Clock Pessimism Removal (CPR):    -0.021ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.764ns (routing 0.335ns, distribution 1.429ns)
  Clock Net Delay (Destination): 1.572ns (routing 0.309ns, distribution 1.263ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.957     0.957 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     1.049    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     1.092 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.957    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.726 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     2.129    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.212 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=186, routed)         1.764     3.976    uihdmitx_inst/Inst_d2_serializer_10_1/CLK
    SLICE_X52Y64         FDRE                                         r  uihdmitx_inst/Inst_d2_serializer_10_1/cnt_rst_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y64         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     4.093 f  uihdmitx_inst/Inst_d2_serializer_10_1/cnt_rst_reg[7]/Q
                         net (fo=34, routed)          0.602     4.695    uihdmitx_inst/Inst_d2_serializer_10_1/p_0_in
    SLICE_X49Y63         LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.132     4.827 r  uihdmitx_inst/Inst_d2_serializer_10_1/OSERDESE3_inst_i_1__0/O
                         net (fo=8, routed)           1.091     5.918    uihdmitx_inst/Inst_d2_serializer_10_1/RST0
    SLICE_X51Y64         FDRE                                         r  uihdmitx_inst/Inst_d2_serializer_10_1/cnt_rst_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    AG11                                              0.000    15.385 r  clk_i (IN)
                         net (fo=0)                   0.000    15.385    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.690    16.074 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059    16.133    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032    16.165 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    16.943    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    17.278 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345    17.623    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    17.698 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=186, routed)         1.572    19.270    uihdmitx_inst/Inst_d2_serializer_10_1/CLK
    SLICE_X51Y64         FDRE                                         r  uihdmitx_inst/Inst_d2_serializer_10_1/cnt_rst_reg[1]/C
                         clock pessimism             -0.021    19.249    
                         clock uncertainty           -0.079    19.170    
    SLICE_X51Y64         FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.047    19.123    uihdmitx_inst/Inst_d2_serializer_10_1/cnt_rst_reg[1]
  -------------------------------------------------------------------
                         required time                         19.123    
                         arrival time                          -5.918    
  -------------------------------------------------------------------
                         slack                                 13.205    

Slack (MET) :             13.205ns  (required time - arrival time)
  Source:                 uihdmitx_inst/Inst_d2_serializer_10_1/cnt_rst_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uihdmitx_inst/Inst_d2_serializer_10_1/cnt_rst_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_clk_wiz_0 rise@15.385ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.942ns  (logic 0.249ns (12.822%)  route 1.693ns (87.178%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.886ns = ( 19.270 - 15.385 ) 
    Source Clock Delay      (SCD):    3.976ns
    Clock Pessimism Removal (CPR):    -0.021ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.764ns (routing 0.335ns, distribution 1.429ns)
  Clock Net Delay (Destination): 1.572ns (routing 0.309ns, distribution 1.263ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.957     0.957 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     1.049    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     1.092 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.957    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.726 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     2.129    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.212 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=186, routed)         1.764     3.976    uihdmitx_inst/Inst_d2_serializer_10_1/CLK
    SLICE_X52Y64         FDRE                                         r  uihdmitx_inst/Inst_d2_serializer_10_1/cnt_rst_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y64         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     4.093 f  uihdmitx_inst/Inst_d2_serializer_10_1/cnt_rst_reg[7]/Q
                         net (fo=34, routed)          0.602     4.695    uihdmitx_inst/Inst_d2_serializer_10_1/p_0_in
    SLICE_X49Y63         LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.132     4.827 r  uihdmitx_inst/Inst_d2_serializer_10_1/OSERDESE3_inst_i_1__0/O
                         net (fo=8, routed)           1.091     5.918    uihdmitx_inst/Inst_d2_serializer_10_1/RST0
    SLICE_X51Y64         FDRE                                         r  uihdmitx_inst/Inst_d2_serializer_10_1/cnt_rst_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    AG11                                              0.000    15.385 r  clk_i (IN)
                         net (fo=0)                   0.000    15.385    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.690    16.074 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059    16.133    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032    16.165 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    16.943    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    17.278 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345    17.623    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    17.698 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=186, routed)         1.572    19.270    uihdmitx_inst/Inst_d2_serializer_10_1/CLK
    SLICE_X51Y64         FDRE                                         r  uihdmitx_inst/Inst_d2_serializer_10_1/cnt_rst_reg[3]/C
                         clock pessimism             -0.021    19.249    
                         clock uncertainty           -0.079    19.170    
    SLICE_X51Y64         FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.047    19.123    uihdmitx_inst/Inst_d2_serializer_10_1/cnt_rst_reg[3]
  -------------------------------------------------------------------
                         required time                         19.123    
                         arrival time                          -5.918    
  -------------------------------------------------------------------
                         slack                                 13.205    

Slack (MET) :             13.205ns  (required time - arrival time)
  Source:                 uihdmitx_inst/Inst_d2_serializer_10_1/cnt_rst_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uihdmitx_inst/Inst_d2_serializer_10_1/cnt_rst_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out_clk_wiz_0 rise@15.385ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.942ns  (logic 0.249ns (12.822%)  route 1.693ns (87.178%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.886ns = ( 19.270 - 15.385 ) 
    Source Clock Delay      (SCD):    3.976ns
    Clock Pessimism Removal (CPR):    -0.021ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.764ns (routing 0.335ns, distribution 1.429ns)
  Clock Net Delay (Destination): 1.572ns (routing 0.309ns, distribution 1.263ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.957     0.957 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     1.049    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     1.092 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.957    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.726 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403     2.129    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.212 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=186, routed)         1.764     3.976    uihdmitx_inst/Inst_d2_serializer_10_1/CLK
    SLICE_X52Y64         FDRE                                         r  uihdmitx_inst/Inst_d2_serializer_10_1/cnt_rst_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y64         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     4.093 f  uihdmitx_inst/Inst_d2_serializer_10_1/cnt_rst_reg[7]/Q
                         net (fo=34, routed)          0.602     4.695    uihdmitx_inst/Inst_d2_serializer_10_1/p_0_in
    SLICE_X49Y63         LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.132     4.827 r  uihdmitx_inst/Inst_d2_serializer_10_1/OSERDESE3_inst_i_1__0/O
                         net (fo=8, routed)           1.091     5.918    uihdmitx_inst/Inst_d2_serializer_10_1/RST0
    SLICE_X51Y64         FDRE                                         r  uihdmitx_inst/Inst_d2_serializer_10_1/cnt_rst_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    AG11                                              0.000    15.385 r  clk_i (IN)
                         net (fo=0)                   0.000    15.385    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.690    16.074 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059    16.133    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032    16.165 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    16.943    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    17.278 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.345    17.623    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    17.698 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=186, routed)         1.572    19.270    uihdmitx_inst/Inst_d2_serializer_10_1/CLK
    SLICE_X51Y64         FDRE                                         r  uihdmitx_inst/Inst_d2_serializer_10_1/cnt_rst_reg[5]/C
                         clock pessimism             -0.021    19.249    
                         clock uncertainty           -0.079    19.170    
    SLICE_X51Y64         FDRE (Setup_AFF_SLICEL_C_CE)
                                                     -0.047    19.123    uihdmitx_inst/Inst_d2_serializer_10_1/cnt_rst_reg[5]
  -------------------------------------------------------------------
                         required time                         19.123    
                         arrival time                          -5.918    
  -------------------------------------------------------------------
                         slack                                 13.205    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 vtc_inst/h_cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vtc_inst/vtc_de_o_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.064ns (41.558%)  route 0.090ns (58.442%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.412ns
    Source Clock Delay      (SCD):    2.240ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Net Delay (Source):      0.735ns (routing 0.127ns, distribution 0.608ns)
  Clock Net Delay (Destination): 0.886ns (routing 0.142ns, distribution 0.744ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.597     0.597 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.622    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.637 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     1.042    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.312 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.478    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.505 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=186, routed)         0.735     2.240    vtc_inst/clk_out
    SLICE_X51Y65         FDCE                                         r  vtc_inst/h_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y65         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     2.289 f  vtc_inst/h_cnt_reg[10]/Q
                         net (fo=6, routed)           0.074     2.363    vtc_inst/h_cnt_reg_n_0_[10]
    SLICE_X51Y67         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.015     2.378 r  vtc_inst/vtc_de_o_i_1/O
                         net (fo=1, routed)           0.016     2.394    vtc_inst/vtc_de
    SLICE_X51Y67         FDCE                                         r  vtc_inst/vtc_de_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.973     0.973 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     1.015    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     1.037 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.494    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.287 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208     1.495    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.526 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=186, routed)         0.886     2.412    vtc_inst/clk_out
    SLICE_X51Y67         FDCE                                         r  vtc_inst/vtc_de_o_reg/C
                         clock pessimism             -0.120     2.292    
    SLICE_X51Y67         FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.056     2.348    vtc_inst/vtc_de_o_reg
  -------------------------------------------------------------------
                         required time                         -2.348    
                         arrival time                           2.394    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 vtc_inst/v_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vtc_inst/vtc_vs_o_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.064ns (41.558%)  route 0.090ns (58.442%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.412ns
    Source Clock Delay      (SCD):    2.240ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Net Delay (Source):      0.735ns (routing 0.127ns, distribution 0.608ns)
  Clock Net Delay (Destination): 0.886ns (routing 0.142ns, distribution 0.744ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.597     0.597 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.622    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.637 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     1.042    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.312 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.478    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.505 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=186, routed)         0.735     2.240    vtc_inst/clk_out
    SLICE_X51Y66         FDCE                                         r  vtc_inst/v_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y66         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     2.289 f  vtc_inst/v_cnt_reg[7]/Q
                         net (fo=6, routed)           0.074     2.363    vtc_inst/v_cnt_reg_n_0_[7]
    SLICE_X51Y67         LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.015     2.378 r  vtc_inst/vtc_vs_o_i_1/O
                         net (fo=1, routed)           0.016     2.394    vtc_inst/vtc_vs
    SLICE_X51Y67         FDCE                                         r  vtc_inst/vtc_vs_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.973     0.973 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     1.015    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     1.037 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.494    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.287 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208     1.495    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.526 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=186, routed)         0.886     2.412    vtc_inst/clk_out
    SLICE_X51Y67         FDCE                                         r  vtc_inst/vtc_vs_o_reg/C
                         clock pessimism             -0.120     2.292    
    SLICE_X51Y67         FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.056     2.348    vtc_inst/vtc_vs_o_reg
  -------------------------------------------------------------------
                         required time                         -2.348    
                         arrival time                           2.394    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 vtc_inst/v_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vtc_inst/v_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.095ns (48.469%)  route 0.101ns (51.531%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.413ns
    Source Clock Delay      (SCD):    2.233ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Net Delay (Source):      0.728ns (routing 0.127ns, distribution 0.601ns)
  Clock Net Delay (Destination): 0.887ns (routing 0.142ns, distribution 0.745ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.597     0.597 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.622    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.637 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     1.042    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.312 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.478    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.505 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=186, routed)         0.728     2.233    vtc_inst/clk_out
    SLICE_X49Y67         FDCE                                         r  vtc_inst/v_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y67         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.282 r  vtc_inst/v_cnt_reg[0]/Q
                         net (fo=9, routed)           0.085     2.367    vtc_inst/v_cnt_reg_n_0_[0]
    SLICE_X50Y67         LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.046     2.413 r  vtc_inst/v_cnt[1]_i_1/O
                         net (fo=1, routed)           0.016     2.429    vtc_inst/v_cnt[1]_i_1_n_0
    SLICE_X50Y67         FDCE                                         r  vtc_inst/v_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.973     0.973 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     1.015    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     1.037 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.494    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.287 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208     1.495    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.526 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=186, routed)         0.887     2.413    vtc_inst/clk_out
    SLICE_X50Y67         FDCE                                         r  vtc_inst/v_cnt_reg[1]/C
                         clock pessimism             -0.088     2.325    
    SLICE_X50Y67         FDCE (Hold_DFF_SLICEM_C_D)
                                                      0.056     2.381    vtc_inst/v_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.381    
                         arrival time                           2.429    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 uihdmitx_inst/Inst_TMDSEncoder_blue/q_out_d_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uihdmitx_inst/Inst_d0_serializer_10_1/bit[2].mem/DP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.048ns (31.169%)  route 0.106ns (68.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.415ns
    Source Clock Delay      (SCD):    2.241ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Net Delay (Source):      0.736ns (routing 0.127ns, distribution 0.609ns)
  Clock Net Delay (Destination): 0.889ns (routing 0.142ns, distribution 0.747ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.597     0.597 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.622    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.637 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     1.042    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.312 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.478    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.505 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=186, routed)         0.736     2.241    uihdmitx_inst/Inst_TMDSEncoder_blue/CLK
    SLICE_X51Y70         FDSE                                         r  uihdmitx_inst/Inst_TMDSEncoder_blue/q_out_d_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y70         FDSE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     2.289 r  uihdmitx_inst/Inst_TMDSEncoder_blue/q_out_d_reg[2]/Q
                         net (fo=6, routed)           0.106     2.395    uihdmitx_inst/Inst_d0_serializer_10_1/bit[2].mem/D
    SLICE_X50Y70         RAMD32                                       r  uihdmitx_inst/Inst_d0_serializer_10_1/bit[2].mem/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.973     0.973 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     1.015    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     1.037 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.494    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.287 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208     1.495    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.526 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=186, routed)         0.889     2.415    uihdmitx_inst/Inst_d0_serializer_10_1/bit[2].mem/WCLK
    SLICE_X50Y70         RAMD32                                       r  uihdmitx_inst/Inst_d0_serializer_10_1/bit[2].mem/DP/CLK
                         clock pessimism             -0.131     2.284    
    SLICE_X50Y70         RAMD32 (Hold_E6LUT_SLICEM_CLK_I)
                                                      0.062     2.346    uihdmitx_inst/Inst_d0_serializer_10_1/bit[2].mem/DP
  -------------------------------------------------------------------
                         required time                         -2.346    
                         arrival time                           2.395    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 uihdmitx_inst/Inst_d0_serializer_10_1/cnt_rst_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uihdmitx_inst/Inst_d0_serializer_10_1/cnt_rst_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.064ns (57.658%)  route 0.047ns (42.342%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.397ns
    Source Clock Delay      (SCD):    2.234ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Net Delay (Source):      0.729ns (routing 0.127ns, distribution 0.602ns)
  Clock Net Delay (Destination): 0.871ns (routing 0.142ns, distribution 0.729ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.597     0.597 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.622    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.637 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     1.042    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.312 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.478    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.505 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=186, routed)         0.729     2.234    uihdmitx_inst/Inst_d0_serializer_10_1/CLK
    SLICE_X49Y72         FDRE                                         r  uihdmitx_inst/Inst_d0_serializer_10_1/cnt_rst_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y72         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     2.283 r  uihdmitx_inst/Inst_d0_serializer_10_1/cnt_rst_reg[5]/Q
                         net (fo=2, routed)           0.035     2.318    uihdmitx_inst/Inst_d0_serializer_10_1/cnt_rst_reg_n_0_[5]
    SLICE_X49Y72         LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.015     2.333 r  uihdmitx_inst/Inst_d0_serializer_10_1/cnt_rst[5]_i_1__2/O
                         net (fo=1, routed)           0.012     2.345    uihdmitx_inst/Inst_d0_serializer_10_1/p_0_in__5[5]
    SLICE_X49Y72         FDRE                                         r  uihdmitx_inst/Inst_d0_serializer_10_1/cnt_rst_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.973     0.973 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     1.015    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     1.037 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.494    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.287 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208     1.495    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.526 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=186, routed)         0.871     2.397    uihdmitx_inst/Inst_d0_serializer_10_1/CLK
    SLICE_X49Y72         FDRE                                         r  uihdmitx_inst/Inst_d0_serializer_10_1/cnt_rst_reg[5]/C
                         clock pessimism             -0.158     2.239    
    SLICE_X49Y72         FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     2.295    uihdmitx_inst/Inst_d0_serializer_10_1/cnt_rst_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.295    
                         arrival time                           2.345    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 uihdmitx_inst/Inst_d2_serializer_10_1/cnt_rst_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uihdmitx_inst/Inst_d2_serializer_10_1/cnt_rst_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.064ns (57.658%)  route 0.047ns (42.342%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    2.248ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Net Delay (Source):      0.743ns (routing 0.127ns, distribution 0.616ns)
  Clock Net Delay (Destination): 0.894ns (routing 0.142ns, distribution 0.752ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.597     0.597 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.622    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.637 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     1.042    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.312 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.478    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.505 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=186, routed)         0.743     2.248    uihdmitx_inst/Inst_d2_serializer_10_1/CLK
    SLICE_X51Y64         FDRE                                         r  uihdmitx_inst/Inst_d2_serializer_10_1/cnt_rst_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y64         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     2.297 r  uihdmitx_inst/Inst_d2_serializer_10_1/cnt_rst_reg[5]/Q
                         net (fo=2, routed)           0.035     2.332    uihdmitx_inst/Inst_d2_serializer_10_1/cnt_rst_reg_n_0_[5]
    SLICE_X51Y64         LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.015     2.347 r  uihdmitx_inst/Inst_d2_serializer_10_1/cnt_rst[5]_i_1__0/O
                         net (fo=1, routed)           0.012     2.359    uihdmitx_inst/Inst_d2_serializer_10_1/p_0_in__1[5]
    SLICE_X51Y64         FDRE                                         r  uihdmitx_inst/Inst_d2_serializer_10_1/cnt_rst_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.973     0.973 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     1.015    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     1.037 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.494    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.287 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208     1.495    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.526 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=186, routed)         0.894     2.420    uihdmitx_inst/Inst_d2_serializer_10_1/CLK
    SLICE_X51Y64         FDRE                                         r  uihdmitx_inst/Inst_d2_serializer_10_1/cnt_rst_reg[5]/C
                         clock pessimism             -0.167     2.253    
    SLICE_X51Y64         FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     2.309    uihdmitx_inst/Inst_d2_serializer_10_1/cnt_rst_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.309    
                         arrival time                           2.359    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 uihdmitx_inst/Inst_TMDSEncoder_blue/q_out_d_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uihdmitx_inst/Inst_d0_serializer_10_1/bit[2].mem/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.048ns (30.968%)  route 0.107ns (69.032%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.415ns
    Source Clock Delay      (SCD):    2.241ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Net Delay (Source):      0.736ns (routing 0.127ns, distribution 0.609ns)
  Clock Net Delay (Destination): 0.889ns (routing 0.142ns, distribution 0.747ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.597     0.597 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.622    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.637 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     1.042    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.312 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.478    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.505 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=186, routed)         0.736     2.241    uihdmitx_inst/Inst_TMDSEncoder_blue/CLK
    SLICE_X51Y70         FDSE                                         r  uihdmitx_inst/Inst_TMDSEncoder_blue/q_out_d_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y70         FDSE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     2.289 r  uihdmitx_inst/Inst_TMDSEncoder_blue/q_out_d_reg[2]/Q
                         net (fo=6, routed)           0.107     2.396    uihdmitx_inst/Inst_d0_serializer_10_1/bit[2].mem/D
    SLICE_X50Y70         RAMD32                                       r  uihdmitx_inst/Inst_d0_serializer_10_1/bit[2].mem/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.973     0.973 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     1.015    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     1.037 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.494    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.287 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208     1.495    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.526 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=186, routed)         0.889     2.415    uihdmitx_inst/Inst_d0_serializer_10_1/bit[2].mem/WCLK
    SLICE_X50Y70         RAMD32                                       r  uihdmitx_inst/Inst_d0_serializer_10_1/bit[2].mem/SP/CLK
                         clock pessimism             -0.131     2.284    
    SLICE_X50Y70         RAMD32 (Hold_F6LUT_SLICEM_CLK_I)
                                                      0.062     2.346    uihdmitx_inst/Inst_d0_serializer_10_1/bit[2].mem/SP
  -------------------------------------------------------------------
                         required time                         -2.346    
                         arrival time                           2.396    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 uihdmitx_inst/Inst_d2_serializer_10_1/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uihdmitx_inst/Inst_d2_serializer_10_1/bit[0].mem/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.049ns (23.113%)  route 0.163ns (76.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.417ns
    Source Clock Delay      (SCD):    2.243ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Net Delay (Source):      0.738ns (routing 0.127ns, distribution 0.611ns)
  Clock Net Delay (Destination): 0.891ns (routing 0.142ns, distribution 0.749ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.597     0.597 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.622    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.637 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     1.042    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.312 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.478    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.505 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=186, routed)         0.738     2.243    uihdmitx_inst/Inst_d2_serializer_10_1/CLK
    SLICE_X52Y63         FDRE                                         r  uihdmitx_inst/Inst_d2_serializer_10_1/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y63         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     2.292 r  uihdmitx_inst/Inst_d2_serializer_10_1/wr_addr_reg[0]/Q
                         net (fo=34, routed)          0.163     2.455    uihdmitx_inst/Inst_d2_serializer_10_1/bit[0].mem/A0
    SLICE_X50Y63         RAMD32                                       r  uihdmitx_inst/Inst_d2_serializer_10_1/bit[0].mem/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.973     0.973 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     1.015    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     1.037 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.494    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.287 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208     1.495    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.526 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=186, routed)         0.891     2.417    uihdmitx_inst/Inst_d2_serializer_10_1/bit[0].mem/WCLK
    SLICE_X50Y63         RAMD32                                       r  uihdmitx_inst/Inst_d2_serializer_10_1/bit[0].mem/DP/CLK
                         clock pessimism             -0.088     2.329    
    SLICE_X50Y63         RAMD32 (Hold_G6LUT_SLICEM_CLK_WADR0)
                                                      0.075     2.404    uihdmitx_inst/Inst_d2_serializer_10_1/bit[0].mem/DP
  -------------------------------------------------------------------
                         required time                         -2.404    
                         arrival time                           2.455    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 uihdmitx_inst/Inst_d2_serializer_10_1/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uihdmitx_inst/Inst_d2_serializer_10_1/bit[0].mem/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.049ns (23.113%)  route 0.163ns (76.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.417ns
    Source Clock Delay      (SCD):    2.243ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Net Delay (Source):      0.738ns (routing 0.127ns, distribution 0.611ns)
  Clock Net Delay (Destination): 0.891ns (routing 0.142ns, distribution 0.749ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.597     0.597 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.622    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.637 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     1.042    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.312 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.478    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.505 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=186, routed)         0.738     2.243    uihdmitx_inst/Inst_d2_serializer_10_1/CLK
    SLICE_X52Y63         FDRE                                         r  uihdmitx_inst/Inst_d2_serializer_10_1/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y63         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     2.292 r  uihdmitx_inst/Inst_d2_serializer_10_1/wr_addr_reg[0]/Q
                         net (fo=34, routed)          0.163     2.455    uihdmitx_inst/Inst_d2_serializer_10_1/bit[0].mem/A0
    SLICE_X50Y63         RAMD32                                       r  uihdmitx_inst/Inst_d2_serializer_10_1/bit[0].mem/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.973     0.973 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     1.015    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     1.037 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.494    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.287 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208     1.495    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.526 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=186, routed)         0.891     2.417    uihdmitx_inst/Inst_d2_serializer_10_1/bit[0].mem/WCLK
    SLICE_X50Y63         RAMD32                                       r  uihdmitx_inst/Inst_d2_serializer_10_1/bit[0].mem/SP/CLK
                         clock pessimism             -0.088     2.329    
    SLICE_X50Y63         RAMD32 (Hold_H6LUT_SLICEM_CLK_WADR0)
                                                      0.075     2.404    uihdmitx_inst/Inst_d2_serializer_10_1/bit[0].mem/SP
  -------------------------------------------------------------------
                         required time                         -2.404    
                         arrival time                           2.455    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 uihdmitx_inst/Inst_d2_serializer_10_1/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uihdmitx_inst/Inst_d2_serializer_10_1/bit[1].mem/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.049ns (23.113%)  route 0.163ns (76.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.417ns
    Source Clock Delay      (SCD):    2.243ns
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Net Delay (Source):      0.738ns (routing 0.127ns, distribution 0.611ns)
  Clock Net Delay (Destination): 0.891ns (routing 0.142ns, distribution 0.749ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.597     0.597 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.622    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.637 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     1.042    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.312 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.478    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.505 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=186, routed)         0.738     2.243    uihdmitx_inst/Inst_d2_serializer_10_1/CLK
    SLICE_X52Y63         FDRE                                         r  uihdmitx_inst/Inst_d2_serializer_10_1/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y63         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     2.292 r  uihdmitx_inst/Inst_d2_serializer_10_1/wr_addr_reg[0]/Q
                         net (fo=34, routed)          0.163     2.455    uihdmitx_inst/Inst_d2_serializer_10_1/bit[1].mem/A0
    SLICE_X50Y63         RAMD32                                       r  uihdmitx_inst/Inst_d2_serializer_10_1/bit[1].mem/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.973     0.973 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     1.015    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     1.037 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.494    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     1.287 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.208     1.495    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.526 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=186, routed)         0.891     2.417    uihdmitx_inst/Inst_d2_serializer_10_1/bit[1].mem/WCLK
    SLICE_X50Y63         RAMD32                                       r  uihdmitx_inst/Inst_d2_serializer_10_1/bit[1].mem/DP/CLK
                         clock pessimism             -0.088     2.329    
    SLICE_X50Y63         RAMD32 (Hold_G5LUT_SLICEM_CLK_WADR0)
                                                      0.075     2.404    uihdmitx_inst/Inst_d2_serializer_10_1/bit[1].mem/DP
  -------------------------------------------------------------------
                         required time                         -2.404    
                         arrival time                           2.455    
  -------------------------------------------------------------------
                         slack                                  0.051    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_clk_wiz_0
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { instance_name/inst/mmcme3_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     BUFGCE/I    n/a            1.379         15.385      14.006     BUFGCE_X1Y2   instance_name/inst/clkout1_buf/I
Min Period        n/a     RAMD32/CLK  n/a            1.336         15.385      14.049     SLICE_X50Y90  uihdmitx_inst/Inst_clk_oserdese3_10to1/bit[0].mem/DP/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         15.385      14.049     SLICE_X50Y90  uihdmitx_inst/Inst_clk_oserdese3_10to1/bit[0].mem/SP/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         15.385      14.049     SLICE_X50Y90  uihdmitx_inst/Inst_clk_oserdese3_10to1/bit[1].mem/DP/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         15.385      14.049     SLICE_X50Y90  uihdmitx_inst/Inst_clk_oserdese3_10to1/bit[1].mem/SP/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         15.385      14.049     SLICE_X50Y90  uihdmitx_inst/Inst_clk_oserdese3_10to1/bit[2].mem/DP/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         15.385      14.049     SLICE_X50Y90  uihdmitx_inst/Inst_clk_oserdese3_10to1/bit[2].mem/SP/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         15.385      14.049     SLICE_X50Y90  uihdmitx_inst/Inst_clk_oserdese3_10to1/bit[5].mem/DP/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         15.385      14.049     SLICE_X50Y90  uihdmitx_inst/Inst_clk_oserdese3_10to1/bit[5].mem/SP/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         15.385      14.049     SLICE_X50Y90  uihdmitx_inst/Inst_clk_oserdese3_10to1/bit[6].mem/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         7.692       7.024      SLICE_X50Y89  uihdmitx_inst/Inst_clk_oserdese3_10to1/bit[8].mem/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         7.692       7.024      SLICE_X50Y89  uihdmitx_inst/Inst_clk_oserdese3_10to1/bit[8].mem/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         7.692       7.024      SLICE_X50Y89  uihdmitx_inst/Inst_clk_oserdese3_10to1/bit[9].mem/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         7.692       7.024      SLICE_X50Y89  uihdmitx_inst/Inst_clk_oserdese3_10to1/bit[9].mem/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         7.692       7.024      SLICE_X50Y90  uihdmitx_inst/Inst_clk_oserdese3_10to1/bit[0].mem/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         7.692       7.024      SLICE_X50Y90  uihdmitx_inst/Inst_clk_oserdese3_10to1/bit[0].mem/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         7.692       7.024      SLICE_X50Y90  uihdmitx_inst/Inst_clk_oserdese3_10to1/bit[1].mem/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         7.692       7.024      SLICE_X50Y90  uihdmitx_inst/Inst_clk_oserdese3_10to1/bit[1].mem/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         7.692       7.024      SLICE_X50Y90  uihdmitx_inst/Inst_clk_oserdese3_10to1/bit[2].mem/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         7.692       7.024      SLICE_X50Y90  uihdmitx_inst/Inst_clk_oserdese3_10to1/bit[2].mem/SP/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         7.692       7.024      SLICE_X50Y90  uihdmitx_inst/Inst_clk_oserdese3_10to1/bit[0].mem/DP/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         7.692       7.024      SLICE_X50Y90  uihdmitx_inst/Inst_clk_oserdese3_10to1/bit[0].mem/SP/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         7.692       7.024      SLICE_X50Y90  uihdmitx_inst/Inst_clk_oserdese3_10to1/bit[1].mem/DP/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         7.692       7.024      SLICE_X50Y90  uihdmitx_inst/Inst_clk_oserdese3_10to1/bit[1].mem/SP/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         7.692       7.024      SLICE_X50Y90  uihdmitx_inst/Inst_clk_oserdese3_10to1/bit[2].mem/DP/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         7.692       7.024      SLICE_X50Y90  uihdmitx_inst/Inst_clk_oserdese3_10to1/bit[2].mem/SP/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         7.692       7.024      SLICE_X50Y90  uihdmitx_inst/Inst_clk_oserdese3_10to1/bit[5].mem/DP/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         7.692       7.024      SLICE_X50Y90  uihdmitx_inst/Inst_clk_oserdese3_10to1/bit[5].mem/SP/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         7.692       7.024      SLICE_X50Y90  uihdmitx_inst/Inst_clk_oserdese3_10to1/bit[6].mem/DP/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         7.692       7.024      SLICE_X50Y90  uihdmitx_inst/Inst_clk_oserdese3_10to1/bit[6].mem/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_clk_wiz_0
  To Clock:  clk_out2_5x_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.438ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.438ns  (required time - arrival time)
  Source:                 uihdmitx_inst/Inst_d1_serializer_10_1/cnt_rst_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uihdmitx_inst/Inst_d1_serializer_10_1/rd_addr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out2_5x_clk_wiz_0 rise@18.462ns - clk_out_clk_wiz_0 rise@15.385ns)
  Data Path Delay:        2.040ns  (logic 0.117ns (5.735%)  route 1.923ns (94.265%))
  Logic Levels:           0  
  Clock Path Skew:        -0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.842ns = ( 22.303 - 18.462 ) 
    Source Clock Delay      (SCD):    3.989ns = ( 19.373 - 15.385 ) 
    Clock Pessimism Removal (CPR):    -0.168ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.777ns (routing 0.335ns, distribution 1.442ns)
  Clock Net Delay (Destination): 1.501ns (routing 0.309ns, distribution 1.192ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    AG11                                              0.000    15.385 r  clk_i (IN)
                         net (fo=0)                   0.000    15.385    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.957    16.341 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092    16.433    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043    16.476 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865    17.341    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231    17.110 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    17.513    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    17.596 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=186, routed)         1.777    19.373    uihdmitx_inst/Inst_d1_serializer_10_1/CLK
    SLICE_X51Y60         FDRE                                         r  uihdmitx_inst/Inst_d1_serializer_10_1/cnt_rst_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y60         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117    19.490 f  uihdmitx_inst/Inst_d1_serializer_10_1/cnt_rst_reg[7]/Q
                         net (fo=34, routed)          1.923    21.413    uihdmitx_inst/Inst_d1_serializer_10_1/p_0_in
    SLICE_X50Y59         FDRE                                         r  uihdmitx_inst/Inst_d1_serializer_10_1/rd_addr_reg[2]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                     18.462    18.462 r  
    AG11                                              0.000    18.462 r  clk_i (IN)
                         net (fo=0)                   0.000    18.462    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.690    19.151 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059    19.210    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032    19.242 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    20.020    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335    20.355 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372    20.727    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    20.802 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=64, routed)          1.501    22.303    uihdmitx_inst/Inst_d1_serializer_10_1/tx_data_reg[3]_0
    SLICE_X50Y59         FDRE                                         r  uihdmitx_inst/Inst_d1_serializer_10_1/rd_addr_reg[2]/C
                         clock pessimism             -0.168    22.135    
                         clock uncertainty           -0.199    21.936    
    SLICE_X50Y59         FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.084    21.852    uihdmitx_inst/Inst_d1_serializer_10_1/rd_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         21.852    
                         arrival time                         -21.413    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.440ns  (required time - arrival time)
  Source:                 uihdmitx_inst/Inst_d1_serializer_10_1/cnt_rst_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uihdmitx_inst/Inst_d1_serializer_10_1/rd_addr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out2_5x_clk_wiz_0 rise@18.462ns - clk_out_clk_wiz_0 rise@15.385ns)
  Data Path Delay:        2.040ns  (logic 0.117ns (5.735%)  route 1.923ns (94.265%))
  Logic Levels:           0  
  Clock Path Skew:        -0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.842ns = ( 22.303 - 18.462 ) 
    Source Clock Delay      (SCD):    3.989ns = ( 19.373 - 15.385 ) 
    Clock Pessimism Removal (CPR):    -0.168ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.777ns (routing 0.335ns, distribution 1.442ns)
  Clock Net Delay (Destination): 1.501ns (routing 0.309ns, distribution 1.192ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    AG11                                              0.000    15.385 r  clk_i (IN)
                         net (fo=0)                   0.000    15.385    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.957    16.341 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092    16.433    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043    16.476 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865    17.341    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231    17.110 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    17.513    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    17.596 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=186, routed)         1.777    19.373    uihdmitx_inst/Inst_d1_serializer_10_1/CLK
    SLICE_X51Y60         FDRE                                         r  uihdmitx_inst/Inst_d1_serializer_10_1/cnt_rst_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y60         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117    19.490 f  uihdmitx_inst/Inst_d1_serializer_10_1/cnt_rst_reg[7]/Q
                         net (fo=34, routed)          1.923    21.413    uihdmitx_inst/Inst_d1_serializer_10_1/p_0_in
    SLICE_X50Y59         FDRE                                         r  uihdmitx_inst/Inst_d1_serializer_10_1/rd_addr_reg[3]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                     18.462    18.462 r  
    AG11                                              0.000    18.462 r  clk_i (IN)
                         net (fo=0)                   0.000    18.462    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.690    19.151 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059    19.210    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032    19.242 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    20.020    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335    20.355 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372    20.727    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    20.802 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=64, routed)          1.501    22.303    uihdmitx_inst/Inst_d1_serializer_10_1/tx_data_reg[3]_0
    SLICE_X50Y59         FDRE                                         r  uihdmitx_inst/Inst_d1_serializer_10_1/rd_addr_reg[3]/C
                         clock pessimism             -0.168    22.135    
                         clock uncertainty           -0.199    21.936    
    SLICE_X50Y59         FDRE (Setup_DFF2_SLICEM_C_R)
                                                     -0.082    21.854    uihdmitx_inst/Inst_d1_serializer_10_1/rd_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         21.854    
                         arrival time                         -21.413    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.569ns  (required time - arrival time)
  Source:                 uihdmitx_inst/Inst_d1_serializer_10_1/cnt_rst_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uihdmitx_inst/Inst_d1_serializer_10_1/rd_addr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out2_5x_clk_wiz_0 rise@18.462ns - clk_out_clk_wiz_0 rise@15.385ns)
  Data Path Delay:        1.906ns  (logic 0.117ns (6.139%)  route 1.789ns (93.861%))
  Logic Levels:           0  
  Clock Path Skew:        -0.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.839ns = ( 22.300 - 18.462 ) 
    Source Clock Delay      (SCD):    3.989ns = ( 19.373 - 15.385 ) 
    Clock Pessimism Removal (CPR):    -0.168ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.777ns (routing 0.335ns, distribution 1.442ns)
  Clock Net Delay (Destination): 1.498ns (routing 0.309ns, distribution 1.189ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    AG11                                              0.000    15.385 r  clk_i (IN)
                         net (fo=0)                   0.000    15.385    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.957    16.341 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092    16.433    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043    16.476 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865    17.341    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231    17.110 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    17.513    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    17.596 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=186, routed)         1.777    19.373    uihdmitx_inst/Inst_d1_serializer_10_1/CLK
    SLICE_X51Y60         FDRE                                         r  uihdmitx_inst/Inst_d1_serializer_10_1/cnt_rst_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y60         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117    19.490 f  uihdmitx_inst/Inst_d1_serializer_10_1/cnt_rst_reg[7]/Q
                         net (fo=34, routed)          1.789    21.279    uihdmitx_inst/Inst_d1_serializer_10_1/p_0_in
    SLICE_X49Y59         FDRE                                         r  uihdmitx_inst/Inst_d1_serializer_10_1/rd_addr_reg[0]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                     18.462    18.462 r  
    AG11                                              0.000    18.462 r  clk_i (IN)
                         net (fo=0)                   0.000    18.462    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.690    19.151 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059    19.210    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032    19.242 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    20.020    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335    20.355 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372    20.727    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    20.802 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=64, routed)          1.498    22.300    uihdmitx_inst/Inst_d1_serializer_10_1/tx_data_reg[3]_0
    SLICE_X49Y59         FDRE                                         r  uihdmitx_inst/Inst_d1_serializer_10_1/rd_addr_reg[0]/C
                         clock pessimism             -0.168    22.132    
                         clock uncertainty           -0.199    21.933    
    SLICE_X49Y59         FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.084    21.849    uihdmitx_inst/Inst_d1_serializer_10_1/rd_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         21.849    
                         arrival time                         -21.279    
  -------------------------------------------------------------------
                         slack                                  0.569    

Slack (MET) :             0.571ns  (required time - arrival time)
  Source:                 uihdmitx_inst/Inst_d1_serializer_10_1/cnt_rst_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uihdmitx_inst/Inst_d1_serializer_10_1/rd_addr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out2_5x_clk_wiz_0 rise@18.462ns - clk_out_clk_wiz_0 rise@15.385ns)
  Data Path Delay:        1.906ns  (logic 0.117ns (6.139%)  route 1.789ns (93.861%))
  Logic Levels:           0  
  Clock Path Skew:        -0.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.839ns = ( 22.300 - 18.462 ) 
    Source Clock Delay      (SCD):    3.989ns = ( 19.373 - 15.385 ) 
    Clock Pessimism Removal (CPR):    -0.168ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.777ns (routing 0.335ns, distribution 1.442ns)
  Clock Net Delay (Destination): 1.498ns (routing 0.309ns, distribution 1.189ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    AG11                                              0.000    15.385 r  clk_i (IN)
                         net (fo=0)                   0.000    15.385    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.957    16.341 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092    16.433    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043    16.476 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865    17.341    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231    17.110 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    17.513    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    17.596 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=186, routed)         1.777    19.373    uihdmitx_inst/Inst_d1_serializer_10_1/CLK
    SLICE_X51Y60         FDRE                                         r  uihdmitx_inst/Inst_d1_serializer_10_1/cnt_rst_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y60         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117    19.490 f  uihdmitx_inst/Inst_d1_serializer_10_1/cnt_rst_reg[7]/Q
                         net (fo=34, routed)          1.789    21.279    uihdmitx_inst/Inst_d1_serializer_10_1/p_0_in
    SLICE_X49Y59         FDRE                                         r  uihdmitx_inst/Inst_d1_serializer_10_1/rd_addr_reg[1]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                     18.462    18.462 r  
    AG11                                              0.000    18.462 r  clk_i (IN)
                         net (fo=0)                   0.000    18.462    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.690    19.151 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059    19.210    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032    19.242 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    20.020    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335    20.355 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372    20.727    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    20.802 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=64, routed)          1.498    22.300    uihdmitx_inst/Inst_d1_serializer_10_1/tx_data_reg[3]_0
    SLICE_X49Y59         FDRE                                         r  uihdmitx_inst/Inst_d1_serializer_10_1/rd_addr_reg[1]/C
                         clock pessimism             -0.168    22.132    
                         clock uncertainty           -0.199    21.933    
    SLICE_X49Y59         FDRE (Setup_DFF2_SLICEL_C_R)
                                                     -0.082    21.851    uihdmitx_inst/Inst_d1_serializer_10_1/rd_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         21.851    
                         arrival time                         -21.279    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.578ns  (required time - arrival time)
  Source:                 uihdmitx_inst/Inst_d1_serializer_10_1/cnt_rst_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uihdmitx_inst/Inst_d1_serializer_10_1/FSM_sequential_RD_S_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out2_5x_clk_wiz_0 rise@18.462ns - clk_out_clk_wiz_0 rise@15.385ns)
  Data Path Delay:        1.896ns  (logic 0.117ns (6.171%)  route 1.779ns (93.829%))
  Logic Levels:           0  
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.837ns = ( 22.298 - 18.462 ) 
    Source Clock Delay      (SCD):    3.989ns = ( 19.373 - 15.385 ) 
    Clock Pessimism Removal (CPR):    -0.168ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.777ns (routing 0.335ns, distribution 1.442ns)
  Clock Net Delay (Destination): 1.496ns (routing 0.309ns, distribution 1.187ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    AG11                                              0.000    15.385 r  clk_i (IN)
                         net (fo=0)                   0.000    15.385    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.957    16.341 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092    16.433    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043    16.476 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865    17.341    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231    17.110 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    17.513    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    17.596 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=186, routed)         1.777    19.373    uihdmitx_inst/Inst_d1_serializer_10_1/CLK
    SLICE_X51Y60         FDRE                                         r  uihdmitx_inst/Inst_d1_serializer_10_1/cnt_rst_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y60         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117    19.490 f  uihdmitx_inst/Inst_d1_serializer_10_1/cnt_rst_reg[7]/Q
                         net (fo=34, routed)          1.779    21.269    uihdmitx_inst/Inst_d1_serializer_10_1/p_0_in
    SLICE_X49Y59         FDRE                                         r  uihdmitx_inst/Inst_d1_serializer_10_1/FSM_sequential_RD_S_reg[0]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                     18.462    18.462 r  
    AG11                                              0.000    18.462 r  clk_i (IN)
                         net (fo=0)                   0.000    18.462    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.690    19.151 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059    19.210    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032    19.242 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    20.020    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335    20.355 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372    20.727    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    20.802 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=64, routed)          1.496    22.298    uihdmitx_inst/Inst_d1_serializer_10_1/tx_data_reg[3]_0
    SLICE_X49Y59         FDRE                                         r  uihdmitx_inst/Inst_d1_serializer_10_1/FSM_sequential_RD_S_reg[0]/C
                         clock pessimism             -0.168    22.130    
                         clock uncertainty           -0.199    21.931    
    SLICE_X49Y59         FDRE (Setup_GFF2_SLICEL_C_R)
                                                     -0.083    21.848    uihdmitx_inst/Inst_d1_serializer_10_1/FSM_sequential_RD_S_reg[0]
  -------------------------------------------------------------------
                         required time                         21.848    
                         arrival time                         -21.269    
  -------------------------------------------------------------------
                         slack                                  0.578    

Slack (MET) :             0.578ns  (required time - arrival time)
  Source:                 uihdmitx_inst/Inst_d1_serializer_10_1/cnt_rst_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uihdmitx_inst/Inst_d1_serializer_10_1/FSM_sequential_RD_S_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out2_5x_clk_wiz_0 rise@18.462ns - clk_out_clk_wiz_0 rise@15.385ns)
  Data Path Delay:        1.896ns  (logic 0.117ns (6.171%)  route 1.779ns (93.829%))
  Logic Levels:           0  
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.837ns = ( 22.298 - 18.462 ) 
    Source Clock Delay      (SCD):    3.989ns = ( 19.373 - 15.385 ) 
    Clock Pessimism Removal (CPR):    -0.168ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.777ns (routing 0.335ns, distribution 1.442ns)
  Clock Net Delay (Destination): 1.496ns (routing 0.309ns, distribution 1.187ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    AG11                                              0.000    15.385 r  clk_i (IN)
                         net (fo=0)                   0.000    15.385    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.957    16.341 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092    16.433    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043    16.476 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865    17.341    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231    17.110 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    17.513    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    17.596 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=186, routed)         1.777    19.373    uihdmitx_inst/Inst_d1_serializer_10_1/CLK
    SLICE_X51Y60         FDRE                                         r  uihdmitx_inst/Inst_d1_serializer_10_1/cnt_rst_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y60         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117    19.490 f  uihdmitx_inst/Inst_d1_serializer_10_1/cnt_rst_reg[7]/Q
                         net (fo=34, routed)          1.779    21.269    uihdmitx_inst/Inst_d1_serializer_10_1/p_0_in
    SLICE_X49Y59         FDRE                                         r  uihdmitx_inst/Inst_d1_serializer_10_1/FSM_sequential_RD_S_reg[1]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                     18.462    18.462 r  
    AG11                                              0.000    18.462 r  clk_i (IN)
                         net (fo=0)                   0.000    18.462    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.690    19.151 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059    19.210    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032    19.242 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    20.020    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335    20.355 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372    20.727    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    20.802 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=64, routed)          1.496    22.298    uihdmitx_inst/Inst_d1_serializer_10_1/tx_data_reg[3]_0
    SLICE_X49Y59         FDRE                                         r  uihdmitx_inst/Inst_d1_serializer_10_1/FSM_sequential_RD_S_reg[1]/C
                         clock pessimism             -0.168    22.130    
                         clock uncertainty           -0.199    21.931    
    SLICE_X49Y59         FDRE (Setup_HFF_SLICEL_C_R)
                                                     -0.083    21.848    uihdmitx_inst/Inst_d1_serializer_10_1/FSM_sequential_RD_S_reg[1]
  -------------------------------------------------------------------
                         required time                         21.848    
                         arrival time                         -21.269    
  -------------------------------------------------------------------
                         slack                                  0.578    

Slack (MET) :             0.578ns  (required time - arrival time)
  Source:                 uihdmitx_inst/Inst_d1_serializer_10_1/cnt_rst_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uihdmitx_inst/Inst_d1_serializer_10_1/FSM_sequential_RD_S_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out2_5x_clk_wiz_0 rise@18.462ns - clk_out_clk_wiz_0 rise@15.385ns)
  Data Path Delay:        1.896ns  (logic 0.117ns (6.171%)  route 1.779ns (93.829%))
  Logic Levels:           0  
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.837ns = ( 22.298 - 18.462 ) 
    Source Clock Delay      (SCD):    3.989ns = ( 19.373 - 15.385 ) 
    Clock Pessimism Removal (CPR):    -0.168ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.777ns (routing 0.335ns, distribution 1.442ns)
  Clock Net Delay (Destination): 1.496ns (routing 0.309ns, distribution 1.187ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    AG11                                              0.000    15.385 r  clk_i (IN)
                         net (fo=0)                   0.000    15.385    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.957    16.341 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092    16.433    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043    16.476 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865    17.341    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231    17.110 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    17.513    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    17.596 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=186, routed)         1.777    19.373    uihdmitx_inst/Inst_d1_serializer_10_1/CLK
    SLICE_X51Y60         FDRE                                         r  uihdmitx_inst/Inst_d1_serializer_10_1/cnt_rst_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y60         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117    19.490 f  uihdmitx_inst/Inst_d1_serializer_10_1/cnt_rst_reg[7]/Q
                         net (fo=34, routed)          1.779    21.269    uihdmitx_inst/Inst_d1_serializer_10_1/p_0_in
    SLICE_X49Y59         FDRE                                         r  uihdmitx_inst/Inst_d1_serializer_10_1/FSM_sequential_RD_S_reg[2]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                     18.462    18.462 r  
    AG11                                              0.000    18.462 r  clk_i (IN)
                         net (fo=0)                   0.000    18.462    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.690    19.151 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059    19.210    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032    19.242 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    20.020    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335    20.355 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372    20.727    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    20.802 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=64, routed)          1.496    22.298    uihdmitx_inst/Inst_d1_serializer_10_1/tx_data_reg[3]_0
    SLICE_X49Y59         FDRE                                         r  uihdmitx_inst/Inst_d1_serializer_10_1/FSM_sequential_RD_S_reg[2]/C
                         clock pessimism             -0.168    22.130    
                         clock uncertainty           -0.199    21.931    
    SLICE_X49Y59         FDRE (Setup_HFF2_SLICEL_C_R)
                                                     -0.083    21.848    uihdmitx_inst/Inst_d1_serializer_10_1/FSM_sequential_RD_S_reg[2]
  -------------------------------------------------------------------
                         required time                         21.848    
                         arrival time                         -21.269    
  -------------------------------------------------------------------
                         slack                                  0.578    

Slack (MET) :             1.124ns  (required time - arrival time)
  Source:                 uihdmitx_inst/Inst_d1_serializer_10_1/bit[1].mem/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uihdmitx_inst/Inst_d1_serializer_10_1/tx_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out2_5x_clk_wiz_0 rise@18.462ns - clk_out_clk_wiz_0 rise@15.385ns)
  Data Path Delay:        1.525ns  (logic 0.728ns (47.738%)  route 0.797ns (52.262%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.878ns = ( 22.339 - 18.462 ) 
    Source Clock Delay      (SCD):    4.000ns = ( 19.384 - 15.385 ) 
    Clock Pessimism Removal (CPR):    -0.168ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.788ns (routing 0.335ns, distribution 1.453ns)
  Clock Net Delay (Destination): 1.537ns (routing 0.309ns, distribution 1.228ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    AG11                                              0.000    15.385 r  clk_i (IN)
                         net (fo=0)                   0.000    15.385    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.957    16.341 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092    16.433    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043    16.476 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865    17.341    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231    17.110 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    17.513    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    17.596 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=186, routed)         1.788    19.384    uihdmitx_inst/Inst_d1_serializer_10_1/bit[1].mem/WCLK
    SLICE_X50Y60         RAMD32                                       r  uihdmitx_inst/Inst_d1_serializer_10_1/bit[1].mem/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y60         RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.422    19.806 r  uihdmitx_inst/Inst_d1_serializer_10_1/bit[1].mem/DP/O
                         net (fo=2, routed)           0.303    20.109    uihdmitx_inst/Inst_d1_serializer_10_1/rd_curr[1]
    SLICE_X49Y60         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.172    20.281 r  uihdmitx_inst/Inst_d1_serializer_10_1/tx_data[3]_i_3__1/O
                         net (fo=1, routed)           0.459    20.740    uihdmitx_inst/Inst_d1_serializer_10_1/tx_data[3]_i_3__1_n_0
    SLICE_X49Y60         LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.134    20.874 r  uihdmitx_inst/Inst_d1_serializer_10_1/tx_data[3]_i_2__1/O
                         net (fo=1, routed)           0.035    20.909    uihdmitx_inst/Inst_d1_serializer_10_1/tx_data[3]_i_2__1_n_0
    SLICE_X49Y60         FDRE                                         r  uihdmitx_inst/Inst_d1_serializer_10_1/tx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                     18.462    18.462 r  
    AG11                                              0.000    18.462 r  clk_i (IN)
                         net (fo=0)                   0.000    18.462    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.690    19.151 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059    19.210    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032    19.242 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    20.020    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335    20.355 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372    20.727    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    20.802 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=64, routed)          1.537    22.339    uihdmitx_inst/Inst_d1_serializer_10_1/tx_data_reg[3]_0
    SLICE_X49Y60         FDRE                                         r  uihdmitx_inst/Inst_d1_serializer_10_1/tx_data_reg[3]/C
                         clock pessimism             -0.168    22.171    
                         clock uncertainty           -0.199    21.972    
    SLICE_X49Y60         FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.062    22.034    uihdmitx_inst/Inst_d1_serializer_10_1/tx_data_reg[3]
  -------------------------------------------------------------------
                         required time                         22.034    
                         arrival time                         -20.909    
  -------------------------------------------------------------------
                         slack                                  1.124    

Slack (MET) :             1.138ns  (required time - arrival time)
  Source:                 uihdmitx_inst/Inst_d2_serializer_10_1/bit[6].mem/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uihdmitx_inst/Inst_d2_serializer_10_1/tx_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out2_5x_clk_wiz_0 rise@18.462ns - clk_out_clk_wiz_0 rise@15.385ns)
  Data Path Delay:        1.507ns  (logic 0.647ns (42.933%)  route 0.860ns (57.067%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.875ns = ( 22.336 - 18.462 ) 
    Source Clock Delay      (SCD):    3.999ns = ( 19.383 - 15.385 ) 
    Clock Pessimism Removal (CPR):    -0.168ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.787ns (routing 0.335ns, distribution 1.452ns)
  Clock Net Delay (Destination): 1.534ns (routing 0.309ns, distribution 1.225ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    AG11                                              0.000    15.385 r  clk_i (IN)
                         net (fo=0)                   0.000    15.385    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.957    16.341 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092    16.433    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043    16.476 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865    17.341    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231    17.110 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    17.513    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    17.596 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=186, routed)         1.787    19.383    uihdmitx_inst/Inst_d2_serializer_10_1/bit[6].mem/WCLK
    SLICE_X50Y63         RAMD32                                       r  uihdmitx_inst/Inst_d2_serializer_10_1/bit[6].mem/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y63         RAMD32 (Prop_A6LUT_SLICEM_CLK_O)
                                                      0.445    19.828 r  uihdmitx_inst/Inst_d2_serializer_10_1/bit[6].mem/DP/O
                         net (fo=2, routed)           0.524    20.352    uihdmitx_inst/Inst_d2_serializer_10_1/rd_curr[6]
    SLICE_X49Y63         LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.131    20.483 r  uihdmitx_inst/Inst_d2_serializer_10_1/tx_data[2]_i_2__0/O
                         net (fo=1, routed)           0.310    20.793    uihdmitx_inst/Inst_d2_serializer_10_1/tx_data[2]_i_2__0_n_0
    SLICE_X49Y63         LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.071    20.864 r  uihdmitx_inst/Inst_d2_serializer_10_1/tx_data[2]_i_1__0/O
                         net (fo=1, routed)           0.026    20.890    uihdmitx_inst/Inst_d2_serializer_10_1/tx_data[2]_i_1__0_n_0
    SLICE_X49Y63         FDRE                                         r  uihdmitx_inst/Inst_d2_serializer_10_1/tx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                     18.462    18.462 r  
    AG11                                              0.000    18.462 r  clk_i (IN)
                         net (fo=0)                   0.000    18.462    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.690    19.151 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059    19.210    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032    19.242 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    20.020    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335    20.355 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372    20.727    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    20.802 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=64, routed)          1.534    22.336    uihdmitx_inst/Inst_d2_serializer_10_1/tx_data_reg[3]_0
    SLICE_X49Y63         FDRE                                         r  uihdmitx_inst/Inst_d2_serializer_10_1/tx_data_reg[2]/C
                         clock pessimism             -0.168    22.168    
                         clock uncertainty           -0.199    21.969    
    SLICE_X49Y63         FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.060    22.029    uihdmitx_inst/Inst_d2_serializer_10_1/tx_data_reg[2]
  -------------------------------------------------------------------
                         required time                         22.029    
                         arrival time                         -20.890    
  -------------------------------------------------------------------
                         slack                                  1.138    

Slack (MET) :             1.161ns  (required time - arrival time)
  Source:                 uihdmitx_inst/Inst_d1_serializer_10_1/bit[5].mem/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uihdmitx_inst/Inst_d1_serializer_10_1/tx_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.077ns  (clk_out2_5x_clk_wiz_0 rise@18.462ns - clk_out_clk_wiz_0 rise@15.385ns)
  Data Path Delay:        1.489ns  (logic 0.736ns (49.429%)  route 0.753ns (50.571%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.878ns = ( 22.339 - 18.462 ) 
    Source Clock Delay      (SCD):    4.000ns = ( 19.384 - 15.385 ) 
    Clock Pessimism Removal (CPR):    -0.168ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.788ns (routing 0.335ns, distribution 1.453ns)
  Clock Net Delay (Destination): 1.537ns (routing 0.309ns, distribution 1.228ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    AG11                                              0.000    15.385 r  clk_i (IN)
                         net (fo=0)                   0.000    15.385    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.957    16.341 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092    16.433    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043    16.476 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865    17.341    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231    17.110 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.403    17.513    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    17.596 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=186, routed)         1.788    19.384    uihdmitx_inst/Inst_d1_serializer_10_1/bit[5].mem/WCLK
    SLICE_X50Y60         RAMD32                                       r  uihdmitx_inst/Inst_d1_serializer_10_1/bit[5].mem/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y60         RAMD32 (Prop_C5LUT_SLICEM_CLK_O)
                                                      0.415    19.799 r  uihdmitx_inst/Inst_d1_serializer_10_1/bit[5].mem/DP/O
                         net (fo=2, routed)           0.276    20.075    uihdmitx_inst/Inst_d1_serializer_10_1/rd_curr[5]
    SLICE_X49Y60         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.172    20.247 r  uihdmitx_inst/Inst_d1_serializer_10_1/tx_data[1]_i_2__1/O
                         net (fo=1, routed)           0.442    20.689    uihdmitx_inst/Inst_d1_serializer_10_1/tx_data[1]_i_2__1_n_0
    SLICE_X49Y60         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.149    20.838 r  uihdmitx_inst/Inst_d1_serializer_10_1/tx_data[1]_i_1__1/O
                         net (fo=1, routed)           0.035    20.873    uihdmitx_inst/Inst_d1_serializer_10_1/tx_data[1]_i_1__1_n_0
    SLICE_X49Y60         FDRE                                         r  uihdmitx_inst/Inst_d1_serializer_10_1/tx_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                     18.462    18.462 r  
    AG11                                              0.000    18.462 r  clk_i (IN)
                         net (fo=0)                   0.000    18.462    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.690    19.151 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059    19.210    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032    19.242 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    20.020    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                      0.335    20.355 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.372    20.727    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    20.802 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=64, routed)          1.537    22.339    uihdmitx_inst/Inst_d1_serializer_10_1/tx_data_reg[3]_0
    SLICE_X49Y60         FDRE                                         r  uihdmitx_inst/Inst_d1_serializer_10_1/tx_data_reg[1]/C
                         clock pessimism             -0.168    22.171    
                         clock uncertainty           -0.199    21.972    
    SLICE_X49Y60         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063    22.035    uihdmitx_inst/Inst_d1_serializer_10_1/tx_data_reg[1]
  -------------------------------------------------------------------
                         required time                         22.035    
                         arrival time                         -20.873    
  -------------------------------------------------------------------
                         slack                                  1.161    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 uihdmitx_inst/Inst_d2_serializer_10_1/bit[6].mem/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uihdmitx_inst/Inst_d2_serializer_10_1/rd_last_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_5x_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.151ns (33.481%)  route 0.300ns (66.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.387ns
    Source Clock Delay      (SCD):    2.246ns
    Clock Pessimism Removal (CPR):    -0.025ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.741ns (routing 0.127ns, distribution 0.614ns)
  Clock Net Delay (Destination): 0.860ns (routing 0.142ns, distribution 0.718ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.597     0.597 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.622    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.637 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     1.042    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.312 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.478    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.505 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=186, routed)         0.741     2.246    uihdmitx_inst/Inst_d2_serializer_10_1/bit[6].mem/WCLK
    SLICE_X50Y63         RAMD32                                       r  uihdmitx_inst/Inst_d2_serializer_10_1/bit[6].mem/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y63         RAMD32 (Prop_A6LUT_SLICEM_CLK_O)
                                                      0.151     2.397 r  uihdmitx_inst/Inst_d2_serializer_10_1/bit[6].mem/DP/O
                         net (fo=2, routed)           0.300     2.697    uihdmitx_inst/Inst_d2_serializer_10_1/rd_curr[6]
    SLICE_X49Y63         FDRE                                         r  uihdmitx_inst/Inst_d2_serializer_10_1/rd_last_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.973     0.973 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     1.015    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     1.037 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.494    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     1.287 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209     1.496    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.527 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=64, routed)          0.860     2.387    uihdmitx_inst/Inst_d2_serializer_10_1/tx_data_reg[3]_0
    SLICE_X49Y63         FDRE                                         r  uihdmitx_inst/Inst_d2_serializer_10_1/rd_last_reg[6]/C
                         clock pessimism              0.025     2.412    
                         clock uncertainty            0.199     2.611    
    SLICE_X49Y63         FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     2.667    uihdmitx_inst/Inst_d2_serializer_10_1/rd_last_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.667    
                         arrival time                           2.697    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 uihdmitx_inst/Inst_d0_serializer_10_1/bit[8].mem/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uihdmitx_inst/Inst_d0_serializer_10_1/rd_last_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_5x_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.149ns (31.635%)  route 0.322ns (68.365%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.397ns
    Source Clock Delay      (SCD):    2.240ns
    Clock Pessimism Removal (CPR):    -0.025ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.735ns (routing 0.127ns, distribution 0.608ns)
  Clock Net Delay (Destination): 0.870ns (routing 0.142ns, distribution 0.728ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.597     0.597 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.622    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.637 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     1.042    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.312 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.478    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.505 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=186, routed)         0.735     2.240    uihdmitx_inst/Inst_d0_serializer_10_1/bit[8].mem/WCLK
    SLICE_X50Y71         RAMD32                                       r  uihdmitx_inst/Inst_d0_serializer_10_1/bit[8].mem/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y71         RAMD32 (Prop_G6LUT_SLICEM_CLK_O)
                                                      0.149     2.389 r  uihdmitx_inst/Inst_d0_serializer_10_1/bit[8].mem/DP/O
                         net (fo=1, routed)           0.322     2.711    uihdmitx_inst/Inst_d0_serializer_10_1/rd_curr[8]
    SLICE_X50Y72         FDRE                                         r  uihdmitx_inst/Inst_d0_serializer_10_1/rd_last_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.973     0.973 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     1.015    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     1.037 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.494    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     1.287 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209     1.496    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.527 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=64, routed)          0.870     2.397    uihdmitx_inst/Inst_d0_serializer_10_1/tx_data_reg[3]_0
    SLICE_X50Y72         FDRE                                         r  uihdmitx_inst/Inst_d0_serializer_10_1/rd_last_reg[8]/C
                         clock pessimism              0.025     2.422    
                         clock uncertainty            0.199     2.621    
    SLICE_X50Y72         FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.056     2.677    uihdmitx_inst/Inst_d0_serializer_10_1/rd_last_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.677    
                         arrival time                           2.711    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 uihdmitx_inst/Inst_clk_oserdese3_10to1/bit[6].mem/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uihdmitx_inst/Inst_clk_oserdese3_10to1/rd_last_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_5x_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.151ns (32.826%)  route 0.309ns (67.174%))
  Logic Levels:           0  
  Clock Path Skew:        0.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    2.219ns
    Clock Pessimism Removal (CPR):    -0.025ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.714ns (routing 0.127ns, distribution 0.587ns)
  Clock Net Delay (Destination): 0.835ns (routing 0.142ns, distribution 0.693ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.597     0.597 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.622    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.637 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     1.042    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.312 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.478    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.505 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=186, routed)         0.714     2.219    uihdmitx_inst/Inst_clk_oserdese3_10to1/bit[6].mem/WCLK
    SLICE_X50Y90         RAMD32                                       r  uihdmitx_inst/Inst_clk_oserdese3_10to1/bit[6].mem/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y90         RAMD32 (Prop_A6LUT_SLICEM_CLK_O)
                                                      0.151     2.370 r  uihdmitx_inst/Inst_clk_oserdese3_10to1/bit[6].mem/DP/O
                         net (fo=2, routed)           0.309     2.679    uihdmitx_inst/Inst_clk_oserdese3_10to1/rd_curr[6]
    SLICE_X49Y89         FDRE                                         r  uihdmitx_inst/Inst_clk_oserdese3_10to1/rd_last_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.973     0.973 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     1.015    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     1.037 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.494    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     1.287 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209     1.496    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.527 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=64, routed)          0.835     2.362    uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data_reg[3]_0
    SLICE_X49Y89         FDRE                                         r  uihdmitx_inst/Inst_clk_oserdese3_10to1/rd_last_reg[6]/C
                         clock pessimism              0.025     2.387    
                         clock uncertainty            0.199     2.586    
    SLICE_X49Y89         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.056     2.642    uihdmitx_inst/Inst_clk_oserdese3_10to1/rd_last_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.642    
                         arrival time                           2.679    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 uihdmitx_inst/Inst_d0_serializer_10_1/bit[6].mem/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uihdmitx_inst/Inst_d0_serializer_10_1/rd_last_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_5x_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.151ns (32.196%)  route 0.318ns (67.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.397ns
    Source Clock Delay      (SCD):    2.245ns
    Clock Pessimism Removal (CPR):    -0.025ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.740ns (routing 0.127ns, distribution 0.613ns)
  Clock Net Delay (Destination): 0.870ns (routing 0.142ns, distribution 0.728ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.597     0.597 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.622    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.637 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     1.042    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.312 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.478    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.505 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=186, routed)         0.740     2.245    uihdmitx_inst/Inst_d0_serializer_10_1/bit[6].mem/WCLK
    SLICE_X50Y70         RAMD32                                       r  uihdmitx_inst/Inst_d0_serializer_10_1/bit[6].mem/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y70         RAMD32 (Prop_A6LUT_SLICEM_CLK_O)
                                                      0.151     2.396 r  uihdmitx_inst/Inst_d0_serializer_10_1/bit[6].mem/DP/O
                         net (fo=2, routed)           0.318     2.714    uihdmitx_inst/Inst_d0_serializer_10_1/rd_curr[6]
    SLICE_X50Y72         FDRE                                         r  uihdmitx_inst/Inst_d0_serializer_10_1/rd_last_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.973     0.973 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     1.015    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     1.037 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.494    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     1.287 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209     1.496    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.527 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=64, routed)          0.870     2.397    uihdmitx_inst/Inst_d0_serializer_10_1/tx_data_reg[3]_0
    SLICE_X50Y72         FDRE                                         r  uihdmitx_inst/Inst_d0_serializer_10_1/rd_last_reg[6]/C
                         clock pessimism              0.025     2.422    
                         clock uncertainty            0.199     2.621    
    SLICE_X50Y72         FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.056     2.677    uihdmitx_inst/Inst_d0_serializer_10_1/rd_last_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.677    
                         arrival time                           2.714    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 uihdmitx_inst/Inst_d1_serializer_10_1/bit[7].mem/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uihdmitx_inst/Inst_d1_serializer_10_1/rd_last_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_5x_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.157ns (34.430%)  route 0.299ns (65.570%))
  Logic Levels:           0  
  Clock Path Skew:        0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.385ns
    Source Clock Delay      (SCD):    2.247ns
    Clock Pessimism Removal (CPR):    -0.025ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.742ns (routing 0.127ns, distribution 0.615ns)
  Clock Net Delay (Destination): 0.858ns (routing 0.142ns, distribution 0.716ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.597     0.597 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.622    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.637 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     1.042    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.312 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.478    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.505 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=186, routed)         0.742     2.247    uihdmitx_inst/Inst_d1_serializer_10_1/bit[7].mem/WCLK
    SLICE_X50Y60         RAMD32                                       r  uihdmitx_inst/Inst_d1_serializer_10_1/bit[7].mem/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y60         RAMD32 (Prop_A5LUT_SLICEM_CLK_O)
                                                      0.157     2.404 r  uihdmitx_inst/Inst_d1_serializer_10_1/bit[7].mem/DP/O
                         net (fo=2, routed)           0.299     2.703    uihdmitx_inst/Inst_d1_serializer_10_1/rd_curr[7]
    SLICE_X49Y60         FDRE                                         r  uihdmitx_inst/Inst_d1_serializer_10_1/rd_last_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.973     0.973 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     1.015    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     1.037 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.494    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     1.287 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209     1.496    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.527 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=64, routed)          0.858     2.385    uihdmitx_inst/Inst_d1_serializer_10_1/tx_data_reg[3]_0
    SLICE_X49Y60         FDRE                                         r  uihdmitx_inst/Inst_d1_serializer_10_1/rd_last_reg[7]/C
                         clock pessimism              0.025     2.410    
                         clock uncertainty            0.199     2.609    
    SLICE_X49Y60         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.055     2.664    uihdmitx_inst/Inst_d1_serializer_10_1/rd_last_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.664    
                         arrival time                           2.703    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 uihdmitx_inst/Inst_d0_serializer_10_1/bit[7].mem/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uihdmitx_inst/Inst_d0_serializer_10_1/rd_last_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_5x_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.157ns (33.192%)  route 0.316ns (66.808%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.397ns
    Source Clock Delay      (SCD):    2.245ns
    Clock Pessimism Removal (CPR):    -0.025ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.740ns (routing 0.127ns, distribution 0.613ns)
  Clock Net Delay (Destination): 0.870ns (routing 0.142ns, distribution 0.728ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.597     0.597 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.622    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.637 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     1.042    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.312 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.478    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.505 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=186, routed)         0.740     2.245    uihdmitx_inst/Inst_d0_serializer_10_1/bit[7].mem/WCLK
    SLICE_X50Y70         RAMD32                                       r  uihdmitx_inst/Inst_d0_serializer_10_1/bit[7].mem/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y70         RAMD32 (Prop_A5LUT_SLICEM_CLK_O)
                                                      0.157     2.402 r  uihdmitx_inst/Inst_d0_serializer_10_1/bit[7].mem/DP/O
                         net (fo=2, routed)           0.316     2.718    uihdmitx_inst/Inst_d0_serializer_10_1/rd_curr[7]
    SLICE_X50Y72         FDRE                                         r  uihdmitx_inst/Inst_d0_serializer_10_1/rd_last_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.973     0.973 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     1.015    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     1.037 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.494    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     1.287 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209     1.496    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.527 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=64, routed)          0.870     2.397    uihdmitx_inst/Inst_d0_serializer_10_1/tx_data_reg[3]_0
    SLICE_X50Y72         FDRE                                         r  uihdmitx_inst/Inst_d0_serializer_10_1/rd_last_reg[7]/C
                         clock pessimism              0.025     2.422    
                         clock uncertainty            0.199     2.621    
    SLICE_X50Y72         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.055     2.676    uihdmitx_inst/Inst_d0_serializer_10_1/rd_last_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.676    
                         arrival time                           2.718    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 uihdmitx_inst/Inst_clk_oserdese3_10to1/cnt_rst_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_5x_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.094ns (22.488%)  route 0.324ns (77.512%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.365ns
    Source Clock Delay      (SCD):    2.214ns
    Clock Pessimism Removal (CPR):    -0.025ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.709ns (routing 0.127ns, distribution 0.582ns)
  Clock Net Delay (Destination): 0.838ns (routing 0.142ns, distribution 0.696ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.597     0.597 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.622    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.637 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     1.042    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.312 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.478    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.505 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=186, routed)         0.709     2.214    uihdmitx_inst/Inst_clk_oserdese3_10to1/CLK
    SLICE_X49Y88         FDRE                                         r  uihdmitx_inst/Inst_clk_oserdese3_10to1/cnt_rst_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y88         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     2.263 r  uihdmitx_inst/Inst_clk_oserdese3_10to1/cnt_rst_reg[7]/Q
                         net (fo=34, routed)          0.118     2.381    uihdmitx_inst/Inst_clk_oserdese3_10to1/p_0_in_0
    SLICE_X49Y89         LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.045     2.426 r  uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data[3]_i_1/O
                         net (fo=4, routed)           0.206     2.632    uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data[3]_i_1_n_0
    SLICE_X49Y89         FDRE                                         r  uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.973     0.973 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     1.015    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     1.037 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.494    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     1.287 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209     1.496    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.527 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=64, routed)          0.838     2.365    uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data_reg[3]_0
    SLICE_X49Y89         FDRE                                         r  uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data_reg[0]/C
                         clock pessimism              0.025     2.390    
                         clock uncertainty            0.199     2.589    
    SLICE_X49Y89         FDRE (Hold_DFF_SLICEL_C_CE)
                                                      0.000     2.589    uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.589    
                         arrival time                           2.632    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 uihdmitx_inst/Inst_clk_oserdese3_10to1/cnt_rst_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_5x_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.094ns (22.488%)  route 0.324ns (77.512%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.365ns
    Source Clock Delay      (SCD):    2.214ns
    Clock Pessimism Removal (CPR):    -0.025ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.709ns (routing 0.127ns, distribution 0.582ns)
  Clock Net Delay (Destination): 0.838ns (routing 0.142ns, distribution 0.696ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.597     0.597 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.622    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.637 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     1.042    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.312 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.478    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.505 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=186, routed)         0.709     2.214    uihdmitx_inst/Inst_clk_oserdese3_10to1/CLK
    SLICE_X49Y88         FDRE                                         r  uihdmitx_inst/Inst_clk_oserdese3_10to1/cnt_rst_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y88         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     2.263 r  uihdmitx_inst/Inst_clk_oserdese3_10to1/cnt_rst_reg[7]/Q
                         net (fo=34, routed)          0.118     2.381    uihdmitx_inst/Inst_clk_oserdese3_10to1/p_0_in_0
    SLICE_X49Y89         LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.045     2.426 r  uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data[3]_i_1/O
                         net (fo=4, routed)           0.206     2.632    uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data[3]_i_1_n_0
    SLICE_X49Y89         FDRE                                         r  uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.973     0.973 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     1.015    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     1.037 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.494    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     1.287 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209     1.496    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.527 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=64, routed)          0.838     2.365    uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data_reg[3]_0
    SLICE_X49Y89         FDRE                                         r  uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data_reg[2]/C
                         clock pessimism              0.025     2.390    
                         clock uncertainty            0.199     2.589    
    SLICE_X49Y89         FDRE (Hold_CFF_SLICEL_C_CE)
                                                      0.000     2.589    uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.589    
                         arrival time                           2.632    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 uihdmitx_inst/Inst_clk_oserdese3_10to1/cnt_rst_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_5x_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.094ns (22.381%)  route 0.326ns (77.619%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.365ns
    Source Clock Delay      (SCD):    2.214ns
    Clock Pessimism Removal (CPR):    -0.025ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.709ns (routing 0.127ns, distribution 0.582ns)
  Clock Net Delay (Destination): 0.838ns (routing 0.142ns, distribution 0.696ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.597     0.597 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.622    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.637 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     1.042    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.312 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.478    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.505 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=186, routed)         0.709     2.214    uihdmitx_inst/Inst_clk_oserdese3_10to1/CLK
    SLICE_X49Y88         FDRE                                         r  uihdmitx_inst/Inst_clk_oserdese3_10to1/cnt_rst_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y88         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     2.263 r  uihdmitx_inst/Inst_clk_oserdese3_10to1/cnt_rst_reg[7]/Q
                         net (fo=34, routed)          0.118     2.381    uihdmitx_inst/Inst_clk_oserdese3_10to1/p_0_in_0
    SLICE_X49Y89         LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.045     2.426 r  uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data[3]_i_1/O
                         net (fo=4, routed)           0.208     2.634    uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data[3]_i_1_n_0
    SLICE_X49Y89         FDRE                                         r  uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.973     0.973 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     1.015    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     1.037 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.494    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     1.287 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209     1.496    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.527 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=64, routed)          0.838     2.365    uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data_reg[3]_0
    SLICE_X49Y89         FDRE                                         r  uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data_reg[1]/C
                         clock pessimism              0.025     2.390    
                         clock uncertainty            0.199     2.589    
    SLICE_X49Y89         FDRE (Hold_DFF2_SLICEL_C_CE)
                                                     -0.001     2.588    uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.588    
                         arrival time                           2.634    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 uihdmitx_inst/Inst_clk_oserdese3_10to1/cnt_rst_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_5x_clk_wiz_0  {rise@0.000ns fall@3.077ns period=6.154ns})
  Path Group:             clk_out2_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_5x_clk_wiz_0 rise@0.000ns - clk_out_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.094ns (22.381%)  route 0.326ns (77.619%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.365ns
    Source Clock Delay      (SCD):    2.214ns
    Clock Pessimism Removal (CPR):    -0.025ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.709ns (routing 0.127ns, distribution 0.582ns)
  Clock Net Delay (Destination): 0.838ns (routing 0.142ns, distribution 0.696ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.597     0.597 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.622    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.637 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     1.042    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     1.312 r  instance_name/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     1.478    instance_name/inst/clk_out_clk_wiz_0
    BUFGCE_X1Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.505 r  instance_name/inst/clkout1_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=186, routed)         0.709     2.214    uihdmitx_inst/Inst_clk_oserdese3_10to1/CLK
    SLICE_X49Y88         FDRE                                         r  uihdmitx_inst/Inst_clk_oserdese3_10to1/cnt_rst_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y88         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     2.263 r  uihdmitx_inst/Inst_clk_oserdese3_10to1/cnt_rst_reg[7]/Q
                         net (fo=34, routed)          0.118     2.381    uihdmitx_inst/Inst_clk_oserdese3_10to1/p_0_in_0
    SLICE_X49Y89         LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.045     2.426 r  uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data[3]_i_1/O
                         net (fo=4, routed)           0.208     2.634    uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data[3]_i_1_n_0
    SLICE_X49Y89         FDRE                                         r  uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AG11                                              0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibuf/I
    AG11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.973     0.973 r  instance_name/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     1.015    instance_name/inst/clkin1_ibuf/OUT
    AG11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     1.037 r  instance_name/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.494    instance_name/inst/clk_in1_clk_wiz_0
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT1)
                                                     -0.207     1.287 r  instance_name/inst/mmcme3_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.209     1.496    instance_name/inst/clk_out2_5x_clk_wiz_0
    BUFGCE_X1Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.527 r  instance_name/inst/clkout2_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=64, routed)          0.838     2.365    uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data_reg[3]_0
    SLICE_X49Y89         FDRE                                         r  uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data_reg[3]/C
                         clock pessimism              0.025     2.390    
                         clock uncertainty            0.199     2.589    
    SLICE_X49Y89         FDRE (Hold_CFF2_SLICEL_C_CE)
                                                     -0.001     2.588    uihdmitx_inst/Inst_clk_oserdese3_10to1/tx_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.588    
                         arrival time                           2.634    
  -------------------------------------------------------------------
                         slack                                  0.046    





