#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Fri Dec 15 17:00:15 2023
# Process ID: 2688
# Current directory: /tp/xpiese5/xpiese5002/projet_fpga/reset_synchronizer_vivado/prj
# Command line: vivado
# Log file: /tp/xpiese5/xpiese5002/projet_fpga/reset_synchronizer_vivado/prj/vivado.log
# Journal file: /tp/xpiese5/xpiese5002/projet_fpga/reset_synchronizer_vivado/prj/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /tp/xpiese5/xpiese5002/projet_fpga/reset_synchronizer_vivado/prj/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/softslin/vivado_17.1/Vivado/2017.1/data/ip'.
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Fri Dec 15 17:00:51 2023] Launched synth_1...
Run output will be captured here: /tp/xpiese5/xpiese5002/projet_fpga/reset_synchronizer_vivado/prj/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Fri Dec 15 17:01:25 2023] Launched impl_1...
Run output will be captured here: /tp/xpiese5/xpiese5002/projet_fpga/reset_synchronizer_vivado/prj/project_1.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/tp/xpiese5/xpiese5002/projet_fpga/reset_synchronizer_vivado/prj/.Xil/Vivado-2688-cimeld106.cime.inpg.fr/dcp5/reset_synchronizer_top.xdc]
Finished Parsing XDC File [/tp/xpiese5/xpiese5002/projet_fpga/reset_synchronizer_vivado/prj/.Xil/Vivado-2688-cimeld106.cime.inpg.fr/dcp5/reset_synchronizer_top.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.13 . Memory (MB): peak = 6460.801 ; gain = 0.000 ; free physical = 8219 ; free virtual = 36546
Restored from archive | CPU: 0.010000 secs | Memory: 0.020096 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.13 . Memory (MB): peak = 6460.801 ; gain = 0.000 ; free physical = 8219 ; free virtual = 36546
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 6615.734 ; gain = 348.879 ; free physical = 8130 ; free virtual = 36457
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Dec 15 17:02:27 2023] Launched impl_1...
Run output will be captured here: /tp/xpiese5/xpiese5002/projet_fpga/reset_synchronizer_vivado/prj/project_1.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.1
  **** Build date : Apr 14 2017-19:01:52
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351AD6AFBA
set_property PROGRAM.FILE {/tp/xpiese5/xpiese5002/projet_fpga/reset_synchronizer_vivado/prj/project_1.runs/impl_1/reset_synchronizer_top.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/tp/xpiese5/xpiese5002/projet_fpga/reset_synchronizer_vivado/prj/project_1.runs/impl_1/reset_synchronizer_top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/tp/xpiese5/xpiese5002/projet_fpga/reset_synchronizer_vivado/xdc/generated.xdc]
Finished Parsing XDC File [/tp/xpiese5/xpiese5002/projet_fpga/reset_synchronizer_vivado/xdc/generated.xdc]
Parsing XDC File [/tp/xpiese5/xpiese5002/projet_fpga/reset_synchronizer_vivado/xdc/physical.xdc]
Finished Parsing XDC File [/tp/xpiese5/xpiese5002/projet_fpga/reset_synchronizer_vivado/xdc/physical.xdc]
Parsing XDC File [/tp/xpiese5/xpiese5002/projet_fpga/reset_synchronizer_vivado/xdc/timing.xdc]
Finished Parsing XDC File [/tp/xpiese5/xpiese5002/projet_fpga/reset_synchronizer_vivado/xdc/timing.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

check_timing -verbose -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
current_design impl_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /tp/xpiese5/xpiese5002/projet_fpga/reset_synchronizer_vivado/prj/project_1.runs/synth_1

launch_runs synth_1 -jobs 4
[Fri Dec 15 17:35:58 2023] Launched synth_1...
Run output will be captured here: /tp/xpiese5/xpiese5002/projet_fpga/reset_synchronizer_vivado/prj/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Fri Dec 15 17:36:39 2023] Launched impl_1...
Run output will be captured here: /tp/xpiese5/xpiese5002/projet_fpga/reset_synchronizer_vivado/prj/project_1.runs/impl_1/runme.log
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351AD6AFBA
exit
INFO: [Common 17-206] Exiting Vivado at Fri Dec 15 17:38:42 2023...
