{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1763954166162 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1763954166162 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 24 10:16:06 2025 " "Processing started: Mon Nov 24 10:16:06 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1763954166162 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1763954166162 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AXI_PROJECT -c AXI_PROJECT " "Command: quartus_map --read_settings_files=on --write_settings_files=off AXI_PROJECT -c AXI_PROJECT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1763954166162 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "8 8 16 " "Parallel Compilation has detected 16 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 8 of the 8 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1763954166368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/cores/serv/rtl/serv_state.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/cores/serv/rtl/serv_state.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_state " "Found entity 1: serv_state" {  } { { "../../src/cores/serv/rtl/serv_state.v" "" { Text "D:/AXI/src/cores/serv/rtl/serv_state.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763954166397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763954166397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/cores/serv/rtl/serv_immdec.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/cores/serv/rtl/serv_immdec.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_immdec " "Found entity 1: serv_immdec" {  } { { "../../src/cores/serv/rtl/serv_immdec.v" "" { Text "D:/AXI/src/cores/serv/rtl/serv_immdec.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763954166398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763954166398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/cores/serv/rtl/serv_compdec.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/cores/serv/rtl/serv_compdec.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_compdec " "Found entity 1: serv_compdec" {  } { { "../../src/cores/serv/rtl/serv_compdec.v" "" { Text "D:/AXI/src/cores/serv/rtl/serv_compdec.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763954166399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763954166399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/cores/serv/rtl/serv_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/cores/serv/rtl/serv_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_decode " "Found entity 1: serv_decode" {  } { { "../../src/cores/serv/rtl/serv_decode.v" "" { Text "D:/AXI/src/cores/serv/rtl/serv_decode.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763954166401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763954166401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/cores/serv/rtl/serv_alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/cores/serv/rtl/serv_alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_alu " "Found entity 1: serv_alu" {  } { { "../../src/cores/serv/rtl/serv_alu.v" "" { Text "D:/AXI/src/cores/serv/rtl/serv_alu.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763954166403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763954166403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/cores/serv/rtl/serv_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/cores/serv/rtl/serv_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_ctrl " "Found entity 1: serv_ctrl" {  } { { "../../src/cores/serv/rtl/serv_ctrl.v" "" { Text "D:/AXI/src/cores/serv/rtl/serv_ctrl.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763954166404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763954166404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/cores/serv/rtl/serv_csr.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/cores/serv/rtl/serv_csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_csr " "Found entity 1: serv_csr" {  } { { "../../src/cores/serv/rtl/serv_csr.v" "" { Text "D:/AXI/src/cores/serv/rtl/serv_csr.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763954166406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763954166406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/cores/serv/rtl/serv_bufreg.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/cores/serv/rtl/serv_bufreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_bufreg " "Found entity 1: serv_bufreg" {  } { { "../../src/cores/serv/rtl/serv_bufreg.v" "" { Text "D:/AXI/src/cores/serv/rtl/serv_bufreg.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763954166407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763954166407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/cores/serv/rtl/serv_bufreg2.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/cores/serv/rtl/serv_bufreg2.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_bufreg2 " "Found entity 1: serv_bufreg2" {  } { { "../../src/cores/serv/rtl/serv_bufreg2.v" "" { Text "D:/AXI/src/cores/serv/rtl/serv_bufreg2.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763954166408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763954166408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/cores/serv/rtl/serv_aligner.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/cores/serv/rtl/serv_aligner.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_aligner " "Found entity 1: serv_aligner" {  } { { "../../src/cores/serv/rtl/serv_aligner.v" "" { Text "D:/AXI/src/cores/serv/rtl/serv_aligner.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763954166410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763954166410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/cores/serv/rtl/serv_mem_if.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/cores/serv/rtl/serv_mem_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_mem_if " "Found entity 1: serv_mem_if" {  } { { "../../src/cores/serv/rtl/serv_mem_if.v" "" { Text "D:/AXI/src/cores/serv/rtl/serv_mem_if.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763954166411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763954166411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/cores/serv/rtl/serv_rf_if.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/cores/serv/rtl/serv_rf_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_rf_if " "Found entity 1: serv_rf_if" {  } { { "../../src/cores/serv/rtl/serv_rf_if.v" "" { Text "D:/AXI/src/cores/serv/rtl/serv_rf_if.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763954166412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763954166412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/cores/serv/rtl/serv_rf_ram_if.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/cores/serv/rtl/serv_rf_ram_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_rf_ram_if " "Found entity 1: serv_rf_ram_if" {  } { { "../../src/cores/serv/rtl/serv_rf_ram_if.v" "" { Text "D:/AXI/src/cores/serv/rtl/serv_rf_ram_if.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763954166414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763954166414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/cores/serv/rtl/serv_rf_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/cores/serv/rtl/serv_rf_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_rf_ram " "Found entity 1: serv_rf_ram" {  } { { "../../src/cores/serv/rtl/serv_rf_ram.v" "" { Text "D:/AXI/src/cores/serv/rtl/serv_rf_ram.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763954166415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763954166415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/cores/serv/rtl/serv_rf_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/cores/serv/rtl/serv_rf_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_rf_top " "Found entity 1: serv_rf_top" {  } { { "../../src/cores/serv/rtl/serv_rf_top.v" "" { Text "D:/AXI/src/cores/serv/rtl/serv_rf_top.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763954166416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763954166416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/cores/serv/rtl/serv_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/cores/serv/rtl/serv_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_top " "Found entity 1: serv_top" {  } { { "../../src/cores/serv/rtl/serv_top.v" "" { Text "D:/AXI/src/cores/serv/rtl/serv_top.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763954166418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763954166418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/axi_interconnect/rtl/utils/faling_edge_detc.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/rtl/utils/faling_edge_detc.v" { { "Info" "ISGN_ENTITY_NAME" "1 Faling_Edge_Detc " "Found entity 1: Faling_Edge_Detc" {  } { { "../../src/axi_interconnect/rtl/utils/Faling_Edge_Detc.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/utils/Faling_Edge_Detc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763954166419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763954166419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/axi_interconnect/rtl/utils/raising_edge_det.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/rtl/utils/raising_edge_det.v" { { "Info" "ISGN_ENTITY_NAME" "1 Raising_Edge_Det " "Found entity 1: Raising_Edge_Det" {  } { { "../../src/axi_interconnect/rtl/utils/Raising_Edge_Det.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/utils/Raising_Edge_Det.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763954166421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763954166421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/axi_interconnect/rtl/handshake/aw_handshake_checker.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/rtl/handshake/aw_handshake_checker.v" { { "Info" "ISGN_ENTITY_NAME" "1 AW_HandShake_Checker " "Found entity 1: AW_HandShake_Checker" {  } { { "../../src/axi_interconnect/rtl/handshake/AW_HandShake_Checker.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/handshake/AW_HandShake_Checker.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763954166422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763954166422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/axi_interconnect/rtl/handshake/wd_handshake.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/rtl/handshake/wd_handshake.v" { { "Info" "ISGN_ENTITY_NAME" "1 WD_HandShake " "Found entity 1: WD_HandShake" {  } { { "../../src/axi_interconnect/rtl/handshake/WD_HandShake.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/handshake/WD_HandShake.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763954166423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763954166423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/axi_interconnect/rtl/handshake/wr_handshake.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/rtl/handshake/wr_handshake.v" { { "Info" "ISGN_ENTITY_NAME" "1 WR_HandShake " "Found entity 1: WR_HandShake" {  } { { "../../src/axi_interconnect/rtl/handshake/WR_HandShake.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/handshake/WR_HandShake.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763954166425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763954166425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/axi_interconnect/rtl/datapath/mux/aw_mux_2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/rtl/datapath/mux/aw_mux_2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 AW_MUX_2_1 " "Found entity 1: AW_MUX_2_1" {  } { { "../../src/axi_interconnect/rtl/datapath/mux/AW_MUX_2_1.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/datapath/mux/AW_MUX_2_1.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763954166426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763954166426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/axi_interconnect/rtl/datapath/mux/bready_mux_2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/rtl/datapath/mux/bready_mux_2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 BReady_MUX_2_1 " "Found entity 1: BReady_MUX_2_1" {  } { { "../../src/axi_interconnect/rtl/datapath/mux/BReady_MUX_2_1.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/datapath/mux/BReady_MUX_2_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763954166427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763954166427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/axi_interconnect/rtl/datapath/mux/mux_2x1.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/rtl/datapath/mux/mux_2x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_2x1 " "Found entity 1: Mux_2x1" {  } { { "../../src/axi_interconnect/rtl/datapath/mux/Mux_2x1.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/datapath/mux/Mux_2x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763954166428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763954166428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/axi_interconnect/rtl/datapath/mux/mux_2x1_en.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/rtl/datapath/mux/mux_2x1_en.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_2x1_en " "Found entity 1: Mux_2x1_en" {  } { { "../../src/axi_interconnect/rtl/datapath/mux/Mux_2x1_en.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/datapath/mux/Mux_2x1_en.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763954166429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763954166429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/axi_interconnect/rtl/datapath/mux/mux_4x1.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/rtl/datapath/mux/mux_4x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_4x1 " "Found entity 1: Mux_4x1" {  } { { "../../src/axi_interconnect/rtl/datapath/mux/Mux_4x1.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/datapath/mux/Mux_4x1.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763954166431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763954166431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/axi_interconnect/rtl/datapath/mux/wd_mux_2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/rtl/datapath/mux/wd_mux_2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 WD_MUX_2_1 " "Found entity 1: WD_MUX_2_1" {  } { { "../../src/axi_interconnect/rtl/datapath/mux/WD_MUX_2_1.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/datapath/mux/WD_MUX_2_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763954166432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763954166432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/axi_interconnect/rtl/datapath/demux/demux_1x2.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/rtl/datapath/demux/demux_1x2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Demux_1x2 " "Found entity 1: Demux_1x2" {  } { { "../../src/axi_interconnect/rtl/datapath/demux/Demux_1x2.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/datapath/demux/Demux_1x2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763954166433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763954166433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/axi_interconnect/rtl/datapath/demux/demux_1x2_en.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/rtl/datapath/demux/demux_1x2_en.v" { { "Info" "ISGN_ENTITY_NAME" "1 Demux_1x2_en " "Found entity 1: Demux_1x2_en" {  } { { "../../src/axi_interconnect/rtl/datapath/demux/Demux_1x2_en.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/datapath/demux/Demux_1x2_en.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763954166434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763954166434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/axi_interconnect/rtl/datapath/demux/demux_1x4.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/rtl/datapath/demux/demux_1x4.v" { { "Info" "ISGN_ENTITY_NAME" "1 Demux_1x4 " "Found entity 1: Demux_1x4" {  } { { "../../src/axi_interconnect/rtl/datapath/demux/Demux_1x4.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/datapath/demux/Demux_1x4.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763954166436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763954166436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/axi_interconnect/rtl/datapath/demux/demux_1_2.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/rtl/datapath/demux/demux_1_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Demux_1_2 " "Found entity 1: Demux_1_2" {  } { { "../../src/axi_interconnect/rtl/datapath/demux/Demux_1_2.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/datapath/demux/Demux_1_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763954166436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763954166436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/axi_interconnect/rtl/buffers/queue.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/rtl/buffers/queue.v" { { "Info" "ISGN_ENTITY_NAME" "1 Queue " "Found entity 1: Queue" {  } { { "../../src/axi_interconnect/rtl/buffers/Queue.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/buffers/Queue.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763954166437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763954166437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/axi_interconnect/rtl/buffers/resp_queue.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/rtl/buffers/resp_queue.v" { { "Info" "ISGN_ENTITY_NAME" "1 Resp_Queue " "Found entity 1: Resp_Queue" {  } { { "../../src/axi_interconnect/rtl/buffers/Resp_Queue.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/buffers/Resp_Queue.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763954166439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763954166439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/axi_interconnect/rtl/arbitration/qos_arbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/rtl/arbitration/qos_arbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Qos_Arbiter " "Found entity 1: Qos_Arbiter" {  } { { "../../src/axi_interconnect/rtl/arbitration/Qos_Arbiter.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/arbitration/Qos_Arbiter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763954166440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763954166440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/axi_interconnect/rtl/arbitration/read_arbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/rtl/arbitration/read_arbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Read_Arbiter " "Found entity 1: Read_Arbiter" {  } { { "../../src/axi_interconnect/rtl/arbitration/Read_Arbiter.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/arbitration/Read_Arbiter.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763954166441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763954166441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/axi_interconnect/rtl/arbitration/write_arbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/rtl/arbitration/write_arbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Write_Arbiter " "Found entity 1: Write_Arbiter" {  } { { "../../src/axi_interconnect/rtl/arbitration/Write_Arbiter.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/arbitration/Write_Arbiter.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763954166442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763954166442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/axi_interconnect/rtl/arbitration/write_arbiter_rr.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/rtl/arbitration/write_arbiter_rr.v" { { "Info" "ISGN_ENTITY_NAME" "1 Write_Arbiter_RR " "Found entity 1: Write_Arbiter_RR" {  } { { "../../src/axi_interconnect/rtl/arbitration/Write_Arbiter_RR.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/arbitration/Write_Arbiter_RR.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763954166445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763954166445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/axi_interconnect/rtl/decoders/read_addr_channel_dec.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/rtl/decoders/read_addr_channel_dec.v" { { "Info" "ISGN_ENTITY_NAME" "1 Read_Addr_Channel_Dec " "Found entity 1: Read_Addr_Channel_Dec" {  } { { "../../src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Read_Addr_Channel_Dec.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763954166446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763954166446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/axi_interconnect/rtl/decoders/write_addr_channel_dec.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/rtl/decoders/write_addr_channel_dec.v" { { "Info" "ISGN_ENTITY_NAME" "1 Write_Addr_Channel_Dec " "Found entity 1: Write_Addr_Channel_Dec" {  } { { "../../src/axi_interconnect/rtl/decoders/Write_Addr_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Write_Addr_Channel_Dec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763954166448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763954166448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/axi_interconnect/rtl/decoders/write_resp_channel_arb.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/rtl/decoders/write_resp_channel_arb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Write_Resp_Channel_Arb " "Found entity 1: Write_Resp_Channel_Arb" {  } { { "../../src/axi_interconnect/rtl/decoders/Write_Resp_Channel_Arb.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Write_Resp_Channel_Arb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763954166449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763954166449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/axi_interconnect/rtl/decoders/write_resp_channel_dec.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/rtl/decoders/write_resp_channel_dec.v" { { "Info" "ISGN_ENTITY_NAME" "1 Write_Resp_Channel_Dec " "Found entity 1: Write_Resp_Channel_Dec" {  } { { "../../src/axi_interconnect/rtl/decoders/Write_Resp_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Write_Resp_Channel_Dec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763954166450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763954166450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/axi_interconnect/rtl/channel_controllers/write/aw_channel_controller_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/rtl/channel_controllers/write/aw_channel_controller_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 AW_Channel_Controller_Top " "Found entity 1: AW_Channel_Controller_Top" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/write/AW_Channel_Controller_Top.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/channel_controllers/write/AW_Channel_Controller_Top.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763954166453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763954166453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/axi_interconnect/rtl/channel_controllers/write/br_channel_controller_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/rtl/channel_controllers/write/br_channel_controller_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 BR_Channel_Controller_Top " "Found entity 1: BR_Channel_Controller_Top" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/write/BR_Channel_Controller_Top.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/channel_controllers/write/BR_Channel_Controller_Top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763954166454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763954166454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/axi_interconnect/rtl/channel_controllers/write/wd_channel_controller_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/rtl/channel_controllers/write/wd_channel_controller_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 WD_Channel_Controller_Top " "Found entity 1: WD_Channel_Controller_Top" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/write/WD_Channel_Controller_Top.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/channel_controllers/write/WD_Channel_Controller_Top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763954166456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763954166456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/axi_interconnect/rtl/channel_controllers/read/ar_channel_controller_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/rtl/channel_controllers/read/ar_channel_controller_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 AR_Channel_Controller_Top " "Found entity 1: AR_Channel_Controller_Top" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/read/AR_Channel_Controller_Top.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/channel_controllers/read/AR_Channel_Controller_Top.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763954166457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763954166457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/axi_interconnect/rtl/channel_controllers/read/controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/rtl/channel_controllers/read/controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/read/Controller.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/channel_controllers/read/Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763954166459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763954166459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/axi_interconnect/rtl/core/axi_interconnect.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/rtl/core/axi_interconnect.v" { { "Info" "ISGN_ENTITY_NAME" "1 AXI_Interconnect " "Found entity 1: AXI_Interconnect" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763954166460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763954166460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/axi_interconnect/rtl/core/axi_interconnect_2s_rdonly.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/rtl/core/axi_interconnect_2s_rdonly.v" { { "Info" "ISGN_ENTITY_NAME" "1 AXI_Interconnect_2S_RDONLY " "Found entity 1: AXI_Interconnect_2S_RDONLY" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_2S_RDONLY.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect_2S_RDONLY.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763954166462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763954166462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/axi_interconnect/rtl/core/axi_interconnect_full.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/axi_interconnect/rtl/core/axi_interconnect_full.v" { { "Info" "ISGN_ENTITY_NAME" "1 AXI_Interconnect_Full " "Found entity 1: AXI_Interconnect_Full" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763954166464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763954166464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/cores/alu/alu_core.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/cores/alu/alu_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_Core " "Found entity 1: ALU_Core" {  } { { "../../src/cores/alu/ALU_Core.v" "" { Text "D:/AXI/src/cores/alu/ALU_Core.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763954166466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763954166466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/cores/alu/cpu_alu_master.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/cores/alu/cpu_alu_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_ALU_Master " "Found entity 1: CPU_ALU_Master" {  } { { "../../src/cores/alu/CPU_ALU_Master.v" "" { Text "D:/AXI/src/cores/alu/CPU_ALU_Master.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763954166468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763954166468 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "STORE_RESULT store_result CPU_Controller.v(53) " "Verilog HDL Declaration information at CPU_Controller.v(53): object \"STORE_RESULT\" differs only in case from object \"store_result\" in the same scope" {  } { { "../../src/cores/alu/CPU_Controller.v" "" { Text "D:/AXI/src/cores/alu/CPU_Controller.v" 53 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1763954166470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/cores/alu/cpu_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/cores/alu/cpu_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_Controller " "Found entity 1: CPU_Controller" {  } { { "../../src/cores/alu/CPU_Controller.v" "" { Text "D:/AXI/src/cores/alu/CPU_Controller.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763954166470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763954166470 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "WRITE_DATA write_data Simple_AXI_Master_Test.v(87) " "Verilog HDL Declaration information at Simple_AXI_Master_Test.v(87): object \"WRITE_DATA\" differs only in case from object \"write_data\" in the same scope" {  } { { "../../src/cores/alu/Simple_AXI_Master_Test.v" "" { Text "D:/AXI/src/cores/alu/Simple_AXI_Master_Test.v" 87 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1763954166472 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "READ_DATA read_data Simple_AXI_Master_Test.v(90) " "Verilog HDL Declaration information at Simple_AXI_Master_Test.v(90): object \"READ_DATA\" differs only in case from object \"read_data\" in the same scope" {  } { { "../../src/cores/alu/Simple_AXI_Master_Test.v" "" { Text "D:/AXI/src/cores/alu/Simple_AXI_Master_Test.v" 90 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1763954166472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/cores/alu/simple_axi_master_test.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/cores/alu/simple_axi_master_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 Simple_AXI_Master_Test " "Found entity 1: Simple_AXI_Master_Test" {  } { { "../../src/cores/alu/Simple_AXI_Master_Test.v" "" { Text "D:/AXI/src/cores/alu/Simple_AXI_Master_Test.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763954166472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763954166472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/wrapper/memory/simple_memory_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/wrapper/memory/simple_memory_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 Simple_Memory_Slave " "Found entity 1: Simple_Memory_Slave" {  } { { "../../src/wrapper/memory/Simple_Memory_Slave.v" "" { Text "D:/AXI/src/wrapper/memory/Simple_Memory_Slave.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763954166474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763954166474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/wrapper/converters/wb2axi_read.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/wrapper/converters/wb2axi_read.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb2axi_read " "Found entity 1: wb2axi_read" {  } { { "../../src/wrapper/converters/wb2axi_read.v" "" { Text "D:/AXI/src/wrapper/converters/wb2axi_read.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763954166475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763954166475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/wrapper/converters/wb2axi_write.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/wrapper/converters/wb2axi_write.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb2axi_write " "Found entity 1: wb2axi_write" {  } { { "../../src/wrapper/converters/wb2axi_write.v" "" { Text "D:/AXI/src/wrapper/converters/wb2axi_write.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763954166478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763954166478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/wrapper/converters/serv_axi_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/wrapper/converters/serv_axi_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_axi_wrapper " "Found entity 1: serv_axi_wrapper" {  } { { "../../src/wrapper/converters/serv_axi_wrapper.v" "" { Text "D:/AXI/src/wrapper/converters/serv_axi_wrapper.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763954166479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763954166479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/wrapper/systems/serv_axi_system.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/wrapper/systems/serv_axi_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_axi_system " "Found entity 1: serv_axi_system" {  } { { "../../src/wrapper/systems/serv_axi_system.v" "" { Text "D:/AXI/src/wrapper/systems/serv_axi_system.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763954166481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763954166481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/wrapper/systems/dual_master_system.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/wrapper/systems/dual_master_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 dual_master_system " "Found entity 1: dual_master_system" {  } { { "../../src/wrapper/systems/dual_master_system.v" "" { Text "D:/AXI/src/wrapper/systems/dual_master_system.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763954166484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763954166484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/wrapper/systems/alu_master_system.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/wrapper/systems/alu_master_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_master_system " "Found entity 1: alu_master_system" {  } { { "../../src/wrapper/systems/alu_master_system.v" "" { Text "D:/AXI/src/wrapper/systems/alu_master_system.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763954166486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763954166486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/wrapper/ip/serv_axi_system_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/wrapper/ip/serv_axi_system_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_axi_system_ip " "Found entity 1: serv_axi_system_ip" {  } { { "../../src/wrapper/ip/serv_axi_system_ip.v" "" { Text "D:/AXI/src/wrapper/ip/serv_axi_system_ip.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763954166488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763954166488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/wrapper/ip/dual_master_system_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/wrapper/ip/dual_master_system_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 dual_master_system_ip " "Found entity 1: dual_master_system_ip" {  } { { "../../src/wrapper/ip/dual_master_system_ip.v" "" { Text "D:/AXI/src/wrapper/ip/dual_master_system_ip.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763954166490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763954166490 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RD_ADDR rd_addr axi_rom_slave.v(51) " "Verilog HDL Declaration information at axi_rom_slave.v(51): object \"RD_ADDR\" differs only in case from object \"rd_addr\" in the same scope" {  } { { "../../src/wrapper/memory/axi_rom_slave.v" "" { Text "D:/AXI/src/wrapper/memory/axi_rom_slave.v" 51 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1763954166492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/wrapper/memory/axi_rom_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/wrapper/memory/axi_rom_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 axi_rom_slave " "Found entity 1: axi_rom_slave" {  } { { "../../src/wrapper/memory/axi_rom_slave.v" "" { Text "D:/AXI/src/wrapper/memory/axi_rom_slave.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763954166492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763954166492 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "WR_ADDR wr_addr axi_memory_slave.v(74) " "Verilog HDL Declaration information at axi_memory_slave.v(74): object \"WR_ADDR\" differs only in case from object \"wr_addr\" in the same scope" {  } { { "../../src/wrapper/memory/axi_memory_slave.v" "" { Text "D:/AXI/src/wrapper/memory/axi_memory_slave.v" 74 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1763954166493 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RD_ADDR rd_addr axi_memory_slave.v(87) " "Verilog HDL Declaration information at axi_memory_slave.v(87): object \"RD_ADDR\" differs only in case from object \"rd_addr\" in the same scope" {  } { { "../../src/wrapper/memory/axi_memory_slave.v" "" { Text "D:/AXI/src/wrapper/memory/axi_memory_slave.v" 87 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1763954166493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/wrapper/memory/axi_memory_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/wrapper/memory/axi_memory_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 axi_memory_slave " "Found entity 1: axi_memory_slave" {  } { { "../../src/wrapper/memory/axi_memory_slave.v" "" { Text "D:/AXI/src/wrapper/memory/axi_memory_slave.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763954166494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763954166494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/cores/serv/rtl/serv_debug.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/cores/serv/rtl/serv_debug.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_debug " "Found entity 1: serv_debug" {  } { { "../../src/cores/serv/rtl/serv_debug.v" "" { Text "D:/AXI/src/cores/serv/rtl/serv_debug.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763954166495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763954166495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/cores/serv/rtl/serv_synth_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/cores/serv/rtl/serv_synth_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 serv_synth_wrapper " "Found entity 1: serv_synth_wrapper" {  } { { "../../src/cores/serv/rtl/serv_synth_wrapper.v" "" { Text "D:/AXI/src/cores/serv/rtl/serv_synth_wrapper.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763954166496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763954166496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/wrapper/systems/axi_interconnect_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/wrapper/systems/axi_interconnect_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 axi_interconnect_wrapper " "Found entity 1: axi_interconnect_wrapper" {  } { { "../../src/wrapper/systems/axi_interconnect_wrapper.v" "" { Text "D:/AXI/src/wrapper/systems/axi_interconnect_wrapper.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763954166498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763954166498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/axi/src/wrapper/systems/axi_interconnect_2m4s_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file /axi/src/wrapper/systems/axi_interconnect_2m4s_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 axi_interconnect_2m4s_wrapper " "Found entity 1: axi_interconnect_2m4s_wrapper" {  } { { "../../src/wrapper/systems/axi_interconnect_2m4s_wrapper.v" "" { Text "D:/AXI/src/wrapper/systems/axi_interconnect_2m4s_wrapper.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763954166500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763954166500 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "AXI_Interconnect_Full " "Elaborating entity \"AXI_Interconnect_Full\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1763954166542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AW_Channel_Controller_Top AW_Channel_Controller_Top:u_AW_Channel_Controller_Top " "Elaborating entity \"AW_Channel_Controller_Top\" for hierarchy \"AW_Channel_Controller_Top:u_AW_Channel_Controller_Top\"" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "u_AW_Channel_Controller_Top" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 453 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763954166547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qos_Arbiter AW_Channel_Controller_Top:u_AW_Channel_Controller_Top\|Qos_Arbiter:u_Qos_Arbiter " "Elaborating entity \"Qos_Arbiter\" for hierarchy \"AW_Channel_Controller_Top:u_AW_Channel_Controller_Top\|Qos_Arbiter:u_Qos_Arbiter\"" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/write/AW_Channel_Controller_Top.v" "u_Qos_Arbiter" { Text "D:/AXI/src/axi_interconnect/rtl/channel_controllers/write/AW_Channel_Controller_Top.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763954166550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Faling_Edge_Detc AW_Channel_Controller_Top:u_AW_Channel_Controller_Top\|Faling_Edge_Detc:u_Faling_Edge_Detc " "Elaborating entity \"Faling_Edge_Detc\" for hierarchy \"AW_Channel_Controller_Top:u_AW_Channel_Controller_Top\|Faling_Edge_Detc:u_Faling_Edge_Detc\"" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/write/AW_Channel_Controller_Top.v" "u_Faling_Edge_Detc" { Text "D:/AXI/src/axi_interconnect/rtl/channel_controllers/write/AW_Channel_Controller_Top.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763954166551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Raising_Edge_Det AW_Channel_Controller_Top:u_AW_Channel_Controller_Top\|Raising_Edge_Det:u_Raising_Edge_Det " "Elaborating entity \"Raising_Edge_Det\" for hierarchy \"AW_Channel_Controller_Top:u_AW_Channel_Controller_Top\|Raising_Edge_Det:u_Raising_Edge_Det\"" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/write/AW_Channel_Controller_Top.v" "u_Raising_Edge_Det" { Text "D:/AXI/src/axi_interconnect/rtl/channel_controllers/write/AW_Channel_Controller_Top.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763954166552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AW_HandShake_Checker AW_Channel_Controller_Top:u_AW_Channel_Controller_Top\|AW_HandShake_Checker:u_Address_Write_HandShake_Checker " "Elaborating entity \"AW_HandShake_Checker\" for hierarchy \"AW_Channel_Controller_Top:u_AW_Channel_Controller_Top\|AW_HandShake_Checker:u_Address_Write_HandShake_Checker\"" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/write/AW_Channel_Controller_Top.v" "u_Address_Write_HandShake_Checker" { Text "D:/AXI/src/axi_interconnect/rtl/channel_controllers/write/AW_Channel_Controller_Top.v" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763954166554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Demux_1_2 AW_Channel_Controller_Top:u_AW_Channel_Controller_Top\|Demux_1_2:u_Demux_Address_Write_Ready " "Elaborating entity \"Demux_1_2\" for hierarchy \"AW_Channel_Controller_Top:u_AW_Channel_Controller_Top\|Demux_1_2:u_Demux_Address_Write_Ready\"" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/write/AW_Channel_Controller_Top.v" "u_Demux_Address_Write_Ready" { Text "D:/AXI/src/axi_interconnect/rtl/channel_controllers/write/AW_Channel_Controller_Top.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763954166555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AW_MUX_2_1 AW_Channel_Controller_Top:u_AW_Channel_Controller_Top\|AW_MUX_2_1:u_AW_MUX_2_1 " "Elaborating entity \"AW_MUX_2_1\" for hierarchy \"AW_Channel_Controller_Top:u_AW_Channel_Controller_Top\|AW_MUX_2_1:u_AW_MUX_2_1\"" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/write/AW_Channel_Controller_Top.v" "u_AW_MUX_2_1" { Text "D:/AXI/src/axi_interconnect/rtl/channel_controllers/write/AW_Channel_Controller_Top.v" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763954166557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Write_Addr_Channel_Dec AW_Channel_Controller_Top:u_AW_Channel_Controller_Top\|Write_Addr_Channel_Dec:u_Write_Addr_Channel_Dec " "Elaborating entity \"Write_Addr_Channel_Dec\" for hierarchy \"AW_Channel_Controller_Top:u_AW_Channel_Controller_Top\|Write_Addr_Channel_Dec:u_Write_Addr_Channel_Dec\"" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/write/AW_Channel_Controller_Top.v" "u_Write_Addr_Channel_Dec" { Text "D:/AXI/src/axi_interconnect/rtl/channel_controllers/write/AW_Channel_Controller_Top.v" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763954166558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WD_Channel_Controller_Top WD_Channel_Controller_Top:u_WD_Channel_Controller_Top " "Elaborating entity \"WD_Channel_Controller_Top\" for hierarchy \"WD_Channel_Controller_Top:u_WD_Channel_Controller_Top\"" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "u_WD_Channel_Controller_Top" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 505 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763954166560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Queue WD_Channel_Controller_Top:u_WD_Channel_Controller_Top\|Queue:u_Queue " "Elaborating entity \"Queue\" for hierarchy \"WD_Channel_Controller_Top:u_WD_Channel_Controller_Top\|Queue:u_Queue\"" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/write/WD_Channel_Controller_Top.v" "u_Queue" { Text "D:/AXI/src/axi_interconnect/rtl/channel_controllers/write/WD_Channel_Controller_Top.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763954166562 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i Queue.v(26) " "Verilog HDL Always Construct warning at Queue.v(26): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../../src/axi_interconnect/rtl/buffers/Queue.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/buffers/Queue.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1763954166562 "|AXI_Interconnect|AXI_Interconnect_Full:u_axi_interconnect|WD_Channel_Controller_Top:u_WD_Channel_Controller_Top|Queue:u_Queue"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WD_HandShake WD_Channel_Controller_Top:u_WD_Channel_Controller_Top\|WD_HandShake:u_WD_HandShake " "Elaborating entity \"WD_HandShake\" for hierarchy \"WD_Channel_Controller_Top:u_WD_Channel_Controller_Top\|WD_HandShake:u_WD_HandShake\"" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/write/WD_Channel_Controller_Top.v" "u_WD_HandShake" { Text "D:/AXI/src/axi_interconnect/rtl/channel_controllers/write/WD_Channel_Controller_Top.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763954166564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WD_MUX_2_1 WD_Channel_Controller_Top:u_WD_Channel_Controller_Top\|WD_MUX_2_1:u_WD_MUX_2_1 " "Elaborating entity \"WD_MUX_2_1\" for hierarchy \"WD_Channel_Controller_Top:u_WD_Channel_Controller_Top\|WD_MUX_2_1:u_WD_MUX_2_1\"" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/write/WD_Channel_Controller_Top.v" "u_WD_MUX_2_1" { Text "D:/AXI/src/axi_interconnect/rtl/channel_controllers/write/WD_Channel_Controller_Top.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763954166568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BR_Channel_Controller_Top BR_Channel_Controller_Top:u_BR_Channel_Controller_Top " "Elaborating entity \"BR_Channel_Controller_Top\" for hierarchy \"BR_Channel_Controller_Top:u_BR_Channel_Controller_Top\"" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "u_BR_Channel_Controller_Top" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 542 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763954166571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WR_HandShake BR_Channel_Controller_Top:u_BR_Channel_Controller_Top\|WR_HandShake:u_WR_HandShake " "Elaborating entity \"WR_HandShake\" for hierarchy \"BR_Channel_Controller_Top:u_BR_Channel_Controller_Top\|WR_HandShake:u_WR_HandShake\"" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/write/BR_Channel_Controller_Top.v" "u_WR_HandShake" { Text "D:/AXI/src/axi_interconnect/rtl/channel_controllers/write/BR_Channel_Controller_Top.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763954166572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Write_Resp_Channel_Arb BR_Channel_Controller_Top:u_BR_Channel_Controller_Top\|Write_Resp_Channel_Arb:u_Write_Resp_Channel_Arb " "Elaborating entity \"Write_Resp_Channel_Arb\" for hierarchy \"BR_Channel_Controller_Top:u_BR_Channel_Controller_Top\|Write_Resp_Channel_Arb:u_Write_Resp_Channel_Arb\"" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/write/BR_Channel_Controller_Top.v" "u_Write_Resp_Channel_Arb" { Text "D:/AXI/src/axi_interconnect/rtl/channel_controllers/write/BR_Channel_Controller_Top.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763954166574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BReady_MUX_2_1 BR_Channel_Controller_Top:u_BR_Channel_Controller_Top\|BReady_MUX_2_1:u_BReady_MUX_2_1 " "Elaborating entity \"BReady_MUX_2_1\" for hierarchy \"BR_Channel_Controller_Top:u_BR_Channel_Controller_Top\|BReady_MUX_2_1:u_BReady_MUX_2_1\"" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/write/BR_Channel_Controller_Top.v" "u_BReady_MUX_2_1" { Text "D:/AXI/src/axi_interconnect/rtl/channel_controllers/write/BR_Channel_Controller_Top.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763954166576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Demux_1_2 BR_Channel_Controller_Top:u_BR_Channel_Controller_Top\|Demux_1_2:u_Demux_1_2 " "Elaborating entity \"Demux_1_2\" for hierarchy \"BR_Channel_Controller_Top:u_BR_Channel_Controller_Top\|Demux_1_2:u_Demux_1_2\"" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/write/BR_Channel_Controller_Top.v" "u_Demux_1_2" { Text "D:/AXI/src/axi_interconnect/rtl/channel_controllers/write/BR_Channel_Controller_Top.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763954166578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Write_Resp_Channel_Dec BR_Channel_Controller_Top:u_BR_Channel_Controller_Top\|Write_Resp_Channel_Dec:u_Write_Resp_Channel_Dec " "Elaborating entity \"Write_Resp_Channel_Dec\" for hierarchy \"BR_Channel_Controller_Top:u_BR_Channel_Controller_Top\|Write_Resp_Channel_Dec:u_Write_Resp_Channel_Dec\"" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/write/BR_Channel_Controller_Top.v" "u_Write_Resp_Channel_Dec" { Text "D:/AXI/src/axi_interconnect/rtl/channel_controllers/write/BR_Channel_Controller_Top.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763954166579 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Write_Resp_Channel_Dec.v(55) " "Verilog HDL Case Statement warning at Write_Resp_Channel_Dec.v(55): case item expression never matches the case expression" {  } { { "../../src/axi_interconnect/rtl/decoders/Write_Resp_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Write_Resp_Channel_Dec.v" 55 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1763954166579 "|AXI_Interconnect|AXI_Interconnect_Full:u_axi_interconnect|BR_Channel_Controller_Top:u_BR_Channel_Controller_Top|Write_Resp_Channel_Dec:u_Write_Resp_Channel_Dec"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Write_Resp_Channel_Dec.v(61) " "Verilog HDL Case Statement warning at Write_Resp_Channel_Dec.v(61): case item expression never matches the case expression" {  } { { "../../src/axi_interconnect/rtl/decoders/Write_Resp_Channel_Dec.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/decoders/Write_Resp_Channel_Dec.v" 61 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1763954166579 "|AXI_Interconnect|AXI_Interconnect_Full:u_axi_interconnect|BR_Channel_Controller_Top:u_BR_Channel_Controller_Top|Write_Resp_Channel_Dec:u_Write_Resp_Channel_Dec"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AR_Channel_Controller_Top AR_Channel_Controller_Top:u_AR_Channel_Controller_Top " "Elaborating entity \"AR_Channel_Controller_Top\" for hierarchy \"AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\"" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "u_AR_Channel_Controller_Top" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763954166581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Read_Arbiter AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Arbiter:u_Read_Arbiter " "Elaborating entity \"Read_Arbiter\" for hierarchy \"AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Arbiter:u_Read_Arbiter\"" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/read/AR_Channel_Controller_Top.v" "u_Read_Arbiter" { Text "D:/AXI/src/axi_interconnect/rtl/channel_controllers/read/AR_Channel_Controller_Top.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763954166584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_2x1 AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Mux_2x1:araddr_mux " "Elaborating entity \"Mux_2x1\" for hierarchy \"AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Mux_2x1:araddr_mux\"" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/read/AR_Channel_Controller_Top.v" "araddr_mux" { Text "D:/AXI/src/axi_interconnect/rtl/channel_controllers/read/AR_Channel_Controller_Top.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763954166585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_2x1 AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Mux_2x1:arlen_mux " "Elaborating entity \"Mux_2x1\" for hierarchy \"AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Mux_2x1:arlen_mux\"" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/read/AR_Channel_Controller_Top.v" "arlen_mux" { Text "D:/AXI/src/axi_interconnect/rtl/channel_controllers/read/AR_Channel_Controller_Top.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763954166587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_2x1 AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Mux_2x1:arsize_mux " "Elaborating entity \"Mux_2x1\" for hierarchy \"AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Mux_2x1:arsize_mux\"" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/read/AR_Channel_Controller_Top.v" "arsize_mux" { Text "D:/AXI/src/axi_interconnect/rtl/channel_controllers/read/AR_Channel_Controller_Top.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763954166588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_2x1 AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Mux_2x1:arburst_mux " "Elaborating entity \"Mux_2x1\" for hierarchy \"AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Mux_2x1:arburst_mux\"" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/read/AR_Channel_Controller_Top.v" "arburst_mux" { Text "D:/AXI/src/axi_interconnect/rtl/channel_controllers/read/AR_Channel_Controller_Top.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763954166589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_2x1 AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Mux_2x1:arcache_mux " "Elaborating entity \"Mux_2x1\" for hierarchy \"AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Mux_2x1:arcache_mux\"" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/read/AR_Channel_Controller_Top.v" "arcache_mux" { Text "D:/AXI/src/axi_interconnect/rtl/channel_controllers/read/AR_Channel_Controller_Top.v" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763954166591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_2x1 AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Mux_2x1:arvalid_mux " "Elaborating entity \"Mux_2x1\" for hierarchy \"AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Mux_2x1:arvalid_mux\"" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/read/AR_Channel_Controller_Top.v" "arvalid_mux" { Text "D:/AXI/src/axi_interconnect/rtl/channel_controllers/read/AR_Channel_Controller_Top.v" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763954166594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Read_Addr_Channel_Dec AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec " "Elaborating entity \"Read_Addr_Channel_Dec\" for hierarchy \"AR_Channel_Controller_Top:u_AR_Channel_Controller_Top\|Read_Addr_Channel_Dec:u_Read_Addr_Channel_Dec\"" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/read/AR_Channel_Controller_Top.v" "u_Read_Addr_Channel_Dec" { Text "D:/AXI/src/axi_interconnect/rtl/channel_controllers/read/AR_Channel_Controller_Top.v" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763954166596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller Controller:Read_controller " "Elaborating entity \"Controller\" for hierarchy \"Controller:Read_controller\"" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "Read_controller" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 710 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763954166601 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "S0_busy Controller.v(71) " "Verilog HDL or VHDL warning at Controller.v(71): object \"S0_busy\" assigned a value but never read" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/read/Controller.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/channel_controllers/read/Controller.v" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1763954166603 "|axi_interconnect_2m4s_wrapper|AXI_Interconnect_Full:u_axi_interconnect_full|Controller:Read_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "S1_busy Controller.v(71) " "Verilog HDL or VHDL warning at Controller.v(71): object \"S1_busy\" assigned a value but never read" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/read/Controller.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/channel_controllers/read/Controller.v" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1763954166603 "|axi_interconnect_2m4s_wrapper|AXI_Interconnect_Full:u_axi_interconnect_full|Controller:Read_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "S2_busy Controller.v(71) " "Verilog HDL or VHDL warning at Controller.v(71): object \"S2_busy\" assigned a value but never read" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/read/Controller.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/channel_controllers/read/Controller.v" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1763954166603 "|axi_interconnect_2m4s_wrapper|AXI_Interconnect_Full:u_axi_interconnect_full|Controller:Read_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "S3_busy Controller.v(71) " "Verilog HDL or VHDL warning at Controller.v(71): object \"S3_busy\" assigned a value but never read" {  } { { "../../src/axi_interconnect/rtl/channel_controllers/read/Controller.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/channel_controllers/read/Controller.v" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1763954166603 "|axi_interconnect_2m4s_wrapper|AXI_Interconnect_Full:u_axi_interconnect_full|Controller:Read_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Demux_1x4 Demux_1x4:rready_demux_M0 " "Elaborating entity \"Demux_1x4\" for hierarchy \"Demux_1x4:rready_demux_M0\"" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "rready_demux_M0" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 736 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763954166604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_4x1 Mux_4x1:rvalid_mux_M0 " "Elaborating entity \"Mux_4x1\" for hierarchy \"Mux_4x1:rvalid_mux_M0\"" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "rvalid_mux_M0" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 799 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763954166608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_4x1 Mux_4x1:rdata_mux_M0 " "Elaborating entity \"Mux_4x1\" for hierarchy \"Mux_4x1:rdata_mux_M0\"" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "rdata_mux_M0" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 817 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763954166610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_4x1 Mux_4x1:rresp_mux_M0 " "Elaborating entity \"Mux_4x1\" for hierarchy \"Mux_4x1:rresp_mux_M0\"" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "rresp_mux_M0" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 853 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763954166613 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../../src/axi_interconnect/rtl/handshake/WR_HandShake.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/handshake/WR_HandShake.v" 8 -1 0 } } { "../../src/axi_interconnect/rtl/handshake/AW_HandShake_Checker.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/handshake/AW_HandShake_Checker.v" 9 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1763954167063 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1763954167063 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "S01_AXI_awready GND " "Pin \"S01_AXI_awready\" is stuck at GND" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1763954167166 "|AXI_Interconnect_Full|S01_AXI_awready"} { "Warning" "WMLS_MLS_STUCK_PIN" "S01_AXI_wready GND " "Pin \"S01_AXI_wready\" is stuck at GND" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1763954167166 "|AXI_Interconnect_Full|S01_AXI_wready"} { "Warning" "WMLS_MLS_STUCK_PIN" "M00_AXI_awaddr_ID\[0\] GND " "Pin \"M00_AXI_awaddr_ID\[0\]\" is stuck at GND" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 157 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1763954167166 "|AXI_Interconnect_Full|M00_AXI_awaddr_ID[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M00_AXI_awaddr\[30\] GND " "Pin \"M00_AXI_awaddr\[30\]\" is stuck at GND" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 158 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1763954167166 "|AXI_Interconnect_Full|M00_AXI_awaddr[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M00_AXI_awaddr\[31\] GND " "Pin \"M00_AXI_awaddr\[31\]\" is stuck at GND" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 158 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1763954167166 "|AXI_Interconnect_Full|M00_AXI_awaddr[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M00_AXI_araddr\[30\] GND " "Pin \"M00_AXI_araddr\[30\]\" is stuck at GND" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 183 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1763954167166 "|AXI_Interconnect_Full|M00_AXI_araddr[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M00_AXI_araddr\[31\] GND " "Pin \"M00_AXI_araddr\[31\]\" is stuck at GND" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 183 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1763954167166 "|AXI_Interconnect_Full|M00_AXI_araddr[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M01_AXI_awaddr_ID\[0\] GND " "Pin \"M01_AXI_awaddr_ID\[0\]\" is stuck at GND" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 209 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1763954167166 "|AXI_Interconnect_Full|M01_AXI_awaddr_ID[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M01_AXI_awaddr\[31\] GND " "Pin \"M01_AXI_awaddr\[31\]\" is stuck at GND" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 210 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1763954167166 "|AXI_Interconnect_Full|M01_AXI_awaddr[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M01_AXI_araddr\[31\] GND " "Pin \"M01_AXI_araddr\[31\]\" is stuck at GND" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 235 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1763954167166 "|AXI_Interconnect_Full|M01_AXI_araddr[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M02_AXI_araddr\[30\] GND " "Pin \"M02_AXI_araddr\[30\]\" is stuck at GND" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 279 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1763954167166 "|AXI_Interconnect_Full|M02_AXI_araddr[30]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1763954167166 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7 " "7 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1763954167299 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/AXI/sim/quartus/output_files/AXI_PROJECT.map.smsg " "Generated suppressed messages file D:/AXI/sim/quartus/output_files/AXI_PROJECT.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1763954167356 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1763954167531 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763954167531 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "109 " "Design contains 109 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S01_ACLK " "No output dependent on input pin \"S01_ACLK\"" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763954167597 "|AXI_Interconnect_Full|S01_ACLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S01_ARESETN " "No output dependent on input pin \"S01_ARESETN\"" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763954167597 "|AXI_Interconnect_Full|S01_ARESETN"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S01_AXI_awaddr\[0\] " "No output dependent on input pin \"S01_AXI_awaddr\[0\]\"" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763954167597 "|AXI_Interconnect_Full|S01_AXI_awaddr[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S01_AXI_awaddr\[1\] " "No output dependent on input pin \"S01_AXI_awaddr\[1\]\"" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763954167597 "|AXI_Interconnect_Full|S01_AXI_awaddr[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S01_AXI_awaddr\[2\] " "No output dependent on input pin \"S01_AXI_awaddr\[2\]\"" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763954167597 "|AXI_Interconnect_Full|S01_AXI_awaddr[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S01_AXI_awaddr\[3\] " "No output dependent on input pin \"S01_AXI_awaddr\[3\]\"" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763954167597 "|AXI_Interconnect_Full|S01_AXI_awaddr[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S01_AXI_awaddr\[4\] " "No output dependent on input pin \"S01_AXI_awaddr\[4\]\"" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763954167597 "|AXI_Interconnect_Full|S01_AXI_awaddr[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S01_AXI_awaddr\[5\] " "No output dependent on input pin \"S01_AXI_awaddr\[5\]\"" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763954167597 "|AXI_Interconnect_Full|S01_AXI_awaddr[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S01_AXI_awaddr\[6\] " "No output dependent on input pin \"S01_AXI_awaddr\[6\]\"" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763954167597 "|AXI_Interconnect_Full|S01_AXI_awaddr[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S01_AXI_awaddr\[7\] " "No output dependent on input pin \"S01_AXI_awaddr\[7\]\"" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763954167597 "|AXI_Interconnect_Full|S01_AXI_awaddr[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S01_AXI_awaddr\[8\] " "No output dependent on input pin \"S01_AXI_awaddr\[8\]\"" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763954167597 "|AXI_Interconnect_Full|S01_AXI_awaddr[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S01_AXI_awaddr\[9\] " "No output dependent on input pin \"S01_AXI_awaddr\[9\]\"" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763954167597 "|AXI_Interconnect_Full|S01_AXI_awaddr[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S01_AXI_awaddr\[10\] " "No output dependent on input pin \"S01_AXI_awaddr\[10\]\"" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763954167597 "|AXI_Interconnect_Full|S01_AXI_awaddr[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S01_AXI_awaddr\[11\] " "No output dependent on input pin \"S01_AXI_awaddr\[11\]\"" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763954167597 "|AXI_Interconnect_Full|S01_AXI_awaddr[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S01_AXI_awaddr\[12\] " "No output dependent on input pin \"S01_AXI_awaddr\[12\]\"" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763954167597 "|AXI_Interconnect_Full|S01_AXI_awaddr[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S01_AXI_awaddr\[13\] " "No output dependent on input pin \"S01_AXI_awaddr\[13\]\"" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763954167597 "|AXI_Interconnect_Full|S01_AXI_awaddr[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S01_AXI_awaddr\[14\] " "No output dependent on input pin \"S01_AXI_awaddr\[14\]\"" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763954167597 "|AXI_Interconnect_Full|S01_AXI_awaddr[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S01_AXI_awaddr\[15\] " "No output dependent on input pin \"S01_AXI_awaddr\[15\]\"" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763954167597 "|AXI_Interconnect_Full|S01_AXI_awaddr[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S01_AXI_awaddr\[16\] " "No output dependent on input pin \"S01_AXI_awaddr\[16\]\"" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763954167597 "|AXI_Interconnect_Full|S01_AXI_awaddr[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S01_AXI_awaddr\[17\] " "No output dependent on input pin \"S01_AXI_awaddr\[17\]\"" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763954167597 "|AXI_Interconnect_Full|S01_AXI_awaddr[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S01_AXI_awaddr\[18\] " "No output dependent on input pin \"S01_AXI_awaddr\[18\]\"" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763954167597 "|AXI_Interconnect_Full|S01_AXI_awaddr[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S01_AXI_awaddr\[19\] " "No output dependent on input pin \"S01_AXI_awaddr\[19\]\"" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763954167597 "|AXI_Interconnect_Full|S01_AXI_awaddr[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S01_AXI_awaddr\[20\] " "No output dependent on input pin \"S01_AXI_awaddr\[20\]\"" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763954167597 "|AXI_Interconnect_Full|S01_AXI_awaddr[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S01_AXI_awaddr\[21\] " "No output dependent on input pin \"S01_AXI_awaddr\[21\]\"" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763954167597 "|AXI_Interconnect_Full|S01_AXI_awaddr[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S01_AXI_awaddr\[22\] " "No output dependent on input pin \"S01_AXI_awaddr\[22\]\"" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763954167597 "|AXI_Interconnect_Full|S01_AXI_awaddr[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S01_AXI_awaddr\[23\] " "No output dependent on input pin \"S01_AXI_awaddr\[23\]\"" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763954167597 "|AXI_Interconnect_Full|S01_AXI_awaddr[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S01_AXI_awaddr\[24\] " "No output dependent on input pin \"S01_AXI_awaddr\[24\]\"" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763954167597 "|AXI_Interconnect_Full|S01_AXI_awaddr[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S01_AXI_awaddr\[25\] " "No output dependent on input pin \"S01_AXI_awaddr\[25\]\"" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763954167597 "|AXI_Interconnect_Full|S01_AXI_awaddr[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S01_AXI_awaddr\[26\] " "No output dependent on input pin \"S01_AXI_awaddr\[26\]\"" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763954167597 "|AXI_Interconnect_Full|S01_AXI_awaddr[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S01_AXI_awaddr\[27\] " "No output dependent on input pin \"S01_AXI_awaddr\[27\]\"" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763954167597 "|AXI_Interconnect_Full|S01_AXI_awaddr[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S01_AXI_awaddr\[28\] " "No output dependent on input pin \"S01_AXI_awaddr\[28\]\"" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763954167597 "|AXI_Interconnect_Full|S01_AXI_awaddr[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S01_AXI_awaddr\[29\] " "No output dependent on input pin \"S01_AXI_awaddr\[29\]\"" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763954167597 "|AXI_Interconnect_Full|S01_AXI_awaddr[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S01_AXI_awaddr\[30\] " "No output dependent on input pin \"S01_AXI_awaddr\[30\]\"" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763954167597 "|AXI_Interconnect_Full|S01_AXI_awaddr[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S01_AXI_awaddr\[31\] " "No output dependent on input pin \"S01_AXI_awaddr\[31\]\"" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763954167597 "|AXI_Interconnect_Full|S01_AXI_awaddr[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S01_AXI_awlen\[0\] " "No output dependent on input pin \"S01_AXI_awlen\[0\]\"" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763954167597 "|AXI_Interconnect_Full|S01_AXI_awlen[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S01_AXI_awlen\[1\] " "No output dependent on input pin \"S01_AXI_awlen\[1\]\"" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763954167597 "|AXI_Interconnect_Full|S01_AXI_awlen[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S01_AXI_awlen\[2\] " "No output dependent on input pin \"S01_AXI_awlen\[2\]\"" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763954167597 "|AXI_Interconnect_Full|S01_AXI_awlen[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S01_AXI_awlen\[3\] " "No output dependent on input pin \"S01_AXI_awlen\[3\]\"" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763954167597 "|AXI_Interconnect_Full|S01_AXI_awlen[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S01_AXI_awlen\[4\] " "No output dependent on input pin \"S01_AXI_awlen\[4\]\"" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763954167597 "|AXI_Interconnect_Full|S01_AXI_awlen[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S01_AXI_awlen\[5\] " "No output dependent on input pin \"S01_AXI_awlen\[5\]\"" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763954167597 "|AXI_Interconnect_Full|S01_AXI_awlen[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S01_AXI_awlen\[6\] " "No output dependent on input pin \"S01_AXI_awlen\[6\]\"" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763954167597 "|AXI_Interconnect_Full|S01_AXI_awlen[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S01_AXI_awlen\[7\] " "No output dependent on input pin \"S01_AXI_awlen\[7\]\"" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763954167597 "|AXI_Interconnect_Full|S01_AXI_awlen[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S01_AXI_awsize\[0\] " "No output dependent on input pin \"S01_AXI_awsize\[0\]\"" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 51 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763954167597 "|AXI_Interconnect_Full|S01_AXI_awsize[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S01_AXI_awsize\[1\] " "No output dependent on input pin \"S01_AXI_awsize\[1\]\"" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 51 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763954167597 "|AXI_Interconnect_Full|S01_AXI_awsize[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S01_AXI_awsize\[2\] " "No output dependent on input pin \"S01_AXI_awsize\[2\]\"" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 51 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763954167597 "|AXI_Interconnect_Full|S01_AXI_awsize[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S01_AXI_awburst\[0\] " "No output dependent on input pin \"S01_AXI_awburst\[0\]\"" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 52 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763954167597 "|AXI_Interconnect_Full|S01_AXI_awburst[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S01_AXI_awburst\[1\] " "No output dependent on input pin \"S01_AXI_awburst\[1\]\"" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 52 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763954167597 "|AXI_Interconnect_Full|S01_AXI_awburst[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S01_AXI_awlock\[0\] " "No output dependent on input pin \"S01_AXI_awlock\[0\]\"" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763954167597 "|AXI_Interconnect_Full|S01_AXI_awlock[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S01_AXI_awlock\[1\] " "No output dependent on input pin \"S01_AXI_awlock\[1\]\"" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763954167597 "|AXI_Interconnect_Full|S01_AXI_awlock[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S01_AXI_awcache\[0\] " "No output dependent on input pin \"S01_AXI_awcache\[0\]\"" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763954167597 "|AXI_Interconnect_Full|S01_AXI_awcache[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S01_AXI_awcache\[1\] " "No output dependent on input pin \"S01_AXI_awcache\[1\]\"" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763954167597 "|AXI_Interconnect_Full|S01_AXI_awcache[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S01_AXI_awcache\[2\] " "No output dependent on input pin \"S01_AXI_awcache\[2\]\"" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763954167597 "|AXI_Interconnect_Full|S01_AXI_awcache[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S01_AXI_awcache\[3\] " "No output dependent on input pin \"S01_AXI_awcache\[3\]\"" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763954167597 "|AXI_Interconnect_Full|S01_AXI_awcache[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S01_AXI_awprot\[0\] " "No output dependent on input pin \"S01_AXI_awprot\[0\]\"" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763954167597 "|AXI_Interconnect_Full|S01_AXI_awprot[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S01_AXI_awprot\[1\] " "No output dependent on input pin \"S01_AXI_awprot\[1\]\"" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763954167597 "|AXI_Interconnect_Full|S01_AXI_awprot[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S01_AXI_awprot\[2\] " "No output dependent on input pin \"S01_AXI_awprot\[2\]\"" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763954167597 "|AXI_Interconnect_Full|S01_AXI_awprot[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S01_AXI_awqos\[0\] " "No output dependent on input pin \"S01_AXI_awqos\[0\]\"" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763954167597 "|AXI_Interconnect_Full|S01_AXI_awqos[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S01_AXI_awqos\[1\] " "No output dependent on input pin \"S01_AXI_awqos\[1\]\"" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763954167597 "|AXI_Interconnect_Full|S01_AXI_awqos[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S01_AXI_awqos\[2\] " "No output dependent on input pin \"S01_AXI_awqos\[2\]\"" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763954167597 "|AXI_Interconnect_Full|S01_AXI_awqos[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S01_AXI_awqos\[3\] " "No output dependent on input pin \"S01_AXI_awqos\[3\]\"" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763954167597 "|AXI_Interconnect_Full|S01_AXI_awqos[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S01_AXI_awvalid " "No output dependent on input pin \"S01_AXI_awvalid\"" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 57 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763954167597 "|AXI_Interconnect_Full|S01_AXI_awvalid"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S01_AXI_wdata\[0\] " "No output dependent on input pin \"S01_AXI_wdata\[0\]\"" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763954167597 "|AXI_Interconnect_Full|S01_AXI_wdata[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S01_AXI_wdata\[1\] " "No output dependent on input pin \"S01_AXI_wdata\[1\]\"" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763954167597 "|AXI_Interconnect_Full|S01_AXI_wdata[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S01_AXI_wdata\[2\] " "No output dependent on input pin \"S01_AXI_wdata\[2\]\"" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763954167597 "|AXI_Interconnect_Full|S01_AXI_wdata[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S01_AXI_wdata\[3\] " "No output dependent on input pin \"S01_AXI_wdata\[3\]\"" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763954167597 "|AXI_Interconnect_Full|S01_AXI_wdata[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S01_AXI_wdata\[4\] " "No output dependent on input pin \"S01_AXI_wdata\[4\]\"" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763954167597 "|AXI_Interconnect_Full|S01_AXI_wdata[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S01_AXI_wdata\[5\] " "No output dependent on input pin \"S01_AXI_wdata\[5\]\"" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763954167597 "|AXI_Interconnect_Full|S01_AXI_wdata[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S01_AXI_wdata\[6\] " "No output dependent on input pin \"S01_AXI_wdata\[6\]\"" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763954167597 "|AXI_Interconnect_Full|S01_AXI_wdata[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S01_AXI_wdata\[7\] " "No output dependent on input pin \"S01_AXI_wdata\[7\]\"" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763954167597 "|AXI_Interconnect_Full|S01_AXI_wdata[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S01_AXI_wdata\[8\] " "No output dependent on input pin \"S01_AXI_wdata\[8\]\"" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763954167597 "|AXI_Interconnect_Full|S01_AXI_wdata[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S01_AXI_wdata\[9\] " "No output dependent on input pin \"S01_AXI_wdata\[9\]\"" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763954167597 "|AXI_Interconnect_Full|S01_AXI_wdata[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S01_AXI_wdata\[10\] " "No output dependent on input pin \"S01_AXI_wdata\[10\]\"" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763954167597 "|AXI_Interconnect_Full|S01_AXI_wdata[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S01_AXI_wdata\[11\] " "No output dependent on input pin \"S01_AXI_wdata\[11\]\"" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763954167597 "|AXI_Interconnect_Full|S01_AXI_wdata[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S01_AXI_wdata\[12\] " "No output dependent on input pin \"S01_AXI_wdata\[12\]\"" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763954167597 "|AXI_Interconnect_Full|S01_AXI_wdata[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S01_AXI_wdata\[13\] " "No output dependent on input pin \"S01_AXI_wdata\[13\]\"" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763954167597 "|AXI_Interconnect_Full|S01_AXI_wdata[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S01_AXI_wdata\[14\] " "No output dependent on input pin \"S01_AXI_wdata\[14\]\"" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763954167597 "|AXI_Interconnect_Full|S01_AXI_wdata[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S01_AXI_wdata\[15\] " "No output dependent on input pin \"S01_AXI_wdata\[15\]\"" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763954167597 "|AXI_Interconnect_Full|S01_AXI_wdata[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S01_AXI_wdata\[16\] " "No output dependent on input pin \"S01_AXI_wdata\[16\]\"" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763954167597 "|AXI_Interconnect_Full|S01_AXI_wdata[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S01_AXI_wdata\[17\] " "No output dependent on input pin \"S01_AXI_wdata\[17\]\"" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763954167597 "|AXI_Interconnect_Full|S01_AXI_wdata[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S01_AXI_wdata\[18\] " "No output dependent on input pin \"S01_AXI_wdata\[18\]\"" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763954167597 "|AXI_Interconnect_Full|S01_AXI_wdata[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S01_AXI_wdata\[19\] " "No output dependent on input pin \"S01_AXI_wdata\[19\]\"" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763954167597 "|AXI_Interconnect_Full|S01_AXI_wdata[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S01_AXI_wdata\[20\] " "No output dependent on input pin \"S01_AXI_wdata\[20\]\"" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763954167597 "|AXI_Interconnect_Full|S01_AXI_wdata[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S01_AXI_wdata\[21\] " "No output dependent on input pin \"S01_AXI_wdata\[21\]\"" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763954167597 "|AXI_Interconnect_Full|S01_AXI_wdata[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S01_AXI_wdata\[22\] " "No output dependent on input pin \"S01_AXI_wdata\[22\]\"" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763954167597 "|AXI_Interconnect_Full|S01_AXI_wdata[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S01_AXI_wdata\[23\] " "No output dependent on input pin \"S01_AXI_wdata\[23\]\"" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763954167597 "|AXI_Interconnect_Full|S01_AXI_wdata[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S01_AXI_wdata\[24\] " "No output dependent on input pin \"S01_AXI_wdata\[24\]\"" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763954167597 "|AXI_Interconnect_Full|S01_AXI_wdata[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S01_AXI_wdata\[25\] " "No output dependent on input pin \"S01_AXI_wdata\[25\]\"" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763954167597 "|AXI_Interconnect_Full|S01_AXI_wdata[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S01_AXI_wdata\[26\] " "No output dependent on input pin \"S01_AXI_wdata\[26\]\"" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763954167597 "|AXI_Interconnect_Full|S01_AXI_wdata[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S01_AXI_wdata\[27\] " "No output dependent on input pin \"S01_AXI_wdata\[27\]\"" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763954167597 "|AXI_Interconnect_Full|S01_AXI_wdata[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S01_AXI_wdata\[28\] " "No output dependent on input pin \"S01_AXI_wdata\[28\]\"" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763954167597 "|AXI_Interconnect_Full|S01_AXI_wdata[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S01_AXI_wdata\[29\] " "No output dependent on input pin \"S01_AXI_wdata\[29\]\"" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763954167597 "|AXI_Interconnect_Full|S01_AXI_wdata[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S01_AXI_wdata\[30\] " "No output dependent on input pin \"S01_AXI_wdata\[30\]\"" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763954167597 "|AXI_Interconnect_Full|S01_AXI_wdata[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S01_AXI_wdata\[31\] " "No output dependent on input pin \"S01_AXI_wdata\[31\]\"" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763954167597 "|AXI_Interconnect_Full|S01_AXI_wdata[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S01_AXI_wstrb\[0\] " "No output dependent on input pin \"S01_AXI_wstrb\[0\]\"" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763954167597 "|AXI_Interconnect_Full|S01_AXI_wstrb[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S01_AXI_wstrb\[1\] " "No output dependent on input pin \"S01_AXI_wstrb\[1\]\"" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763954167597 "|AXI_Interconnect_Full|S01_AXI_wstrb[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S01_AXI_wstrb\[2\] " "No output dependent on input pin \"S01_AXI_wstrb\[2\]\"" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763954167597 "|AXI_Interconnect_Full|S01_AXI_wstrb[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S01_AXI_wstrb\[3\] " "No output dependent on input pin \"S01_AXI_wstrb\[3\]\"" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763954167597 "|AXI_Interconnect_Full|S01_AXI_wstrb[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S01_AXI_wlast " "No output dependent on input pin \"S01_AXI_wlast\"" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 64 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763954167597 "|AXI_Interconnect_Full|S01_AXI_wlast"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S01_AXI_wvalid " "No output dependent on input pin \"S01_AXI_wvalid\"" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 65 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763954167597 "|AXI_Interconnect_Full|S01_AXI_wvalid"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S00_ACLK " "No output dependent on input pin \"S00_ACLK\"" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 100 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763954167597 "|AXI_Interconnect_Full|S00_ACLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S00_ARESETN " "No output dependent on input pin \"S00_ARESETN\"" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 101 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763954167597 "|AXI_Interconnect_Full|S00_ARESETN"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "M00_ACLK " "No output dependent on input pin \"M00_ACLK\"" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 153 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763954167597 "|AXI_Interconnect_Full|M00_ACLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "M00_ARESETN " "No output dependent on input pin \"M00_ARESETN\"" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 154 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763954167597 "|AXI_Interconnect_Full|M00_ARESETN"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "M01_ACLK " "No output dependent on input pin \"M01_ACLK\"" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 205 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763954167597 "|AXI_Interconnect_Full|M01_ACLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "M01_ARESETN " "No output dependent on input pin \"M01_ARESETN\"" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 206 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763954167597 "|AXI_Interconnect_Full|M01_ARESETN"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "M02_ACLK " "No output dependent on input pin \"M02_ACLK\"" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 275 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763954167597 "|AXI_Interconnect_Full|M02_ACLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "M02_ARESETN " "No output dependent on input pin \"M02_ARESETN\"" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 276 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763954167597 "|AXI_Interconnect_Full|M02_ARESETN"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "M03_ACLK " "No output dependent on input pin \"M03_ACLK\"" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 301 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763954167597 "|AXI_Interconnect_Full|M03_ACLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "M03_ARESETN " "No output dependent on input pin \"M03_ARESETN\"" {  } { { "../../src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" "" { Text "D:/AXI/src/axi_interconnect/rtl/core/AXI_Interconnect_Full.v" 302 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763954167597 "|AXI_Interconnect_Full|M03_ARESETN"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1763954167597 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2189 " "Implemented 2189 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "754 " "Implemented 754 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1763954167601 ""} { "Info" "ICUT_CUT_TM_OPINS" "538 " "Implemented 538 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1763954167601 ""} { "Info" "ICUT_CUT_TM_LCELLS" "897 " "Implemented 897 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1763954167601 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1763954167601 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 129 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 129 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4632 " "Peak virtual memory: 4632 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1763954167632 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 24 10:16:07 2025 " "Processing ended: Mon Nov 24 10:16:07 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1763954167632 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1763954167632 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1763954167632 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1763954167632 ""}
