--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 7.129 ns
From           : ENET_DATA[9]
To             : system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|oDATA[9]
From Clock     : --
To Clock       : CLOCK_50
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 6.491 ns
From           : system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|ENET_CS_N
To             : ENET_CS_N
From Clock     : CLOCK_50
To Clock       : --
Failed Paths   : 0

Type           : Worst-case tpd
Slack          : N/A
Required Time  : None
Actual Time    : 2.612 ns
From           : altera_internal_jtag~TDO
To             : altera_reserved_tdo
From Clock     : --
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : 2.042 ns
From           : altera_internal_jtag~TMSUTAP
To             : sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]
From Clock     : --
To Clock       : altera_internal_jtag~TCKUTAP
Failed Paths   : 0

Type           : Clock Setup: 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk1'
Slack          : -3.609 ns
Required Time  : 100.00 MHz ( period = 10.000 ns )
Actual Time    : 58.08 MHz ( period = 17.218 ns )
From           : system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[16]
To             : system0:u0|cpu:the_cpu|A_slow_inst_result[16]
From Clock     : SDRAM_PLL:PLL1|altpll:altpll_component|_clk1
To Clock       : SDRAM_PLL:PLL1|altpll:altpll_component|_clk1
Failed Paths   : 68

Type           : Clock Setup: 'CLOCK_50'
Slack          : 0.687 ns
Required Time  : 50.00 MHz ( period = 20.000 ns )
Actual Time    : N/A
From           : system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_slave_FSM:slave_FSM|slave_read_request
To             : system0:u0|system0_clock_0:the_system0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1
From Clock     : SDRAM_PLL:PLL1|altpll:altpll_component|_clk1
To Clock       : CLOCK_50
Failed Paths   : 0

Type           : Clock Setup: 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk2'
Slack          : 2.408 ns
Required Time  : 10.00 MHz ( period = 100.000 ns )
Actual Time    : N/A
From           : system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[10]
To             : system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[30]
From Clock     : SDRAM_PLL:PLL1|altpll:altpll_component|_clk1
To Clock       : SDRAM_PLL:PLL1|altpll:altpll_component|_clk2
Failed Paths   : 0

Type           : Clock Setup: 'altera_internal_jtag~TCKUTAP'
Slack          : N/A
Required Time  : None
Actual Time    : 148.10 MHz ( period = 6.752 ns )
From           : sld_hub:sld_hub_inst|irsr_reg[1]
To             : sld_hub:sld_hub_inst|tdo
From Clock     : altera_internal_jtag~TCKUTAP
To Clock       : altera_internal_jtag~TCKUTAP
Failed Paths   : 0

Type           : Clock Hold: 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk1'
Slack          : -0.627 ns
Required Time  : 100.00 MHz ( period = 10.000 ns )
Actual Time    : N/A
From           : system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg4[14]
To             : system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[14]
From Clock     : SDRAM_PLL:PLL1|altpll:altpll_component|_clk1
To Clock       : SDRAM_PLL:PLL1|altpll:altpll_component|_clk1
Failed Paths   : 12

Type           : Clock Hold: 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk2'
Slack          : 0.391 ns
Required Time  : 10.00 MHz ( period = 100.000 ns )
Actual Time    : N/A
From           : system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_wen
To             : system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_wen
From Clock     : SDRAM_PLL:PLL1|altpll:altpll_component|_clk2
To Clock       : SDRAM_PLL:PLL1|altpll:altpll_component|_clk2
Failed Paths   : 0

Type           : Clock Hold: 'CLOCK_50'
Slack          : 0.391 ns
Required Time  : 50.00 MHz ( period = 20.000 ns )
Actual Time    : N/A
From           : system0:u0|sdram:the_sdram|i_cmd[3]
To             : system0:u0|sdram:the_sdram|i_cmd[3]
From Clock     : CLOCK_50
To Clock       : CLOCK_50
Failed Paths   : 0

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 80

--------------------------------------------------------------------------------------

