ncverilog(64): 15.20-s084: (c) Copyright 1995-2020 Cadence Design Systems, Inc.
TOOL:	ncverilog	15.20-s084: Started on Jul 12, 2022 at 11:13:17 CST
ncverilog
	/home/caid023/Verilog_pratice/HW4/sim/testfixture.v
	/home/caid023/Verilog_pratice/HW4/src/mac.v
	+incdir+/home/caid023/Verilog_pratice/HW4/src
	+nc64bit
	+access+r
	+define+SHM_FILE="mac.shm"
	+define+FSDB_FILE="mac.fsdb"
	+define+FSDB
file: /home/caid023/Verilog_pratice/HW4/sim/testfixture.v
	module worklib.mac_sim:v
		errors: 0, warnings: 0
file: /home/caid023/Verilog_pratice/HW4/src/mac.v
	module worklib.mac:v
		errors: 0, warnings: 0
ncvlog: *W,SPDUSD: Include directory /home/caid023/Verilog_pratice/HW4/src given but not used.
	Total errors/warnings found outside modules and primitives:
		errors: 0, warnings: 1
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.mac:v <0x0ce7bf16>
			streams:  16, words:  8603
		worklib.mac_sim:v <0x490cd2d0>
			streams:  15, words: 72822
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                  Instances  Unique
		Modules:                  2       2
		Registers:               28      28
		Scalar wires:             3       -
		Vectored wires:           5       -
		Always blocks:            5       5
		Initial blocks:           3       3
		Pseudo assignments:       5       5
		Simulation timescale:  10ps
	Writing initial simulation snapshot: worklib.mac_sim:v
Loading snapshot worklib.mac_sim:v .................... Done
*Verdi* Loading libsscore_ius152.so
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
FSDB Dumper for IUS, Release Verdi_O-2018.09, Linux x86_64/64bit, 08/30/2018
(C) 1996 - 2018 by Synopsys, Inc.
*Verdi* : Create FSDB file 'mac.fsdb'
*Verdi* : Begin traversing the scopes, layer (0).
*Verdi* : End of traversing.
*Verdi* : Begin traversing the MDAs, layer (0).
*Verdi* : Enable +mda and +packedmda dumping.
*Verdi* : End of traversing the MDAs.
start test
------------------------------
a1. test MUL_16, cycle = 00000001
------------------------------
a2. test MAC_16, overflow, cycle = 00000005
------------------------------
a3. test stall, cycle = 00000011
------------------------------
a4. test SAT_16, cycle = 00000013
------------------------------
a5. test MAC_16, cycle = 00000015
------------------------------
a6. stall insertion, cycle = 00000021
a7. test stall, cycle = 00000026
a8. test SAT_16, cycle = 00000027
------------------------------
b1. test MUL_8, cycle = 0000002a
------------------------------
b2. test MAC_8, overflow, cycle = 0000002e
------------------------------
b3. test stall, cycle = 0000003a
------------------------------
b4. test SAT_8, cycle = 0000003c
------------------------------
b5. test MAC_8, cycle = 0000003e
------------------------------
b6. stall insertion, cycle = 0000004a
b7. test stall, cycle = 0000004f
b8. test SAT_8, cycle = 00000051
=================================================
Congratulation!, Your design PASSed all the test patterns 
=================================================
Simulation complete via $finish(1) at time 1744 NS + 0
../sim/testfixture.v:172      $finish;
ncsim> exit
TOOL:	ncverilog	15.20-s084: Exiting on Jul 12, 2022 at 11:13:18 CST  (total: 00:00:01)
