
AVRASM ver. 2.1.30  D:\Elektronika\Microcontroller\CV\mega8lcd\List\a.asm Wed Jun 19 21:01:56 2013

D:\Elektronika\Microcontroller\CV\mega8lcd\List\a.asm(1057): warning: Register r5 already defined by the .DEF directive
D:\Elektronika\Microcontroller\CV\mega8lcd\List\a.asm(1058): warning: Register r4 already defined by the .DEF directive
D:\Elektronika\Microcontroller\CV\mega8lcd\List\a.asm(1059): warning: Register r7 already defined by the .DEF directive
                 
                 
                 ;CodeVisionAVR C Compiler V2.05.0 Professional
                 ;(C) Copyright 1998-2010 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 
                 ;Chip type                : ATmega8
                 ;Program type             : Application
                 ;Clock frequency          : 8.000000 MHz
                 ;Memory model             : Small
                 ;Optimize for             : Size
                 ;(s)printf features       : int, width
                 ;(s)scanf features        : int, width
                 ;External RAM size        : 0
                 ;Data Stack size          : 256 byte(s)
                 ;Heap size                : 0 byte(s)
                 ;Promote 'char' to 'int'  : Yes
                 ;'char' is unsigned       : Yes
                 ;8 bit enums              : Yes
                 ;global 'const' stored in FLASH: No
                 ;Enhanced core instructions    : On
                 ;Smart register allocation     : On
                 ;Automatic register allocation : On
                 
                 	#pragma AVRPART ADMIN PART_NAME ATmega8
                 	#pragma AVRPART MEMORY PROG_FLASH 8192
                 	#pragma AVRPART MEMORY EEPROM 512
                 	#pragma AVRPART MEMORY INT_SRAM SIZE 1119
                 	#pragma AVRPART MEMORY INT_SRAM START_ADDR 0x60
                 
                 	.LISTMAC
                 	.EQU UDRE=0x5
                 	.EQU RXC=0x7
                 	.EQU USR=0xB
                 	.EQU UDR=0xC
                 	.EQU SPSR=0xE
                 	.EQU SPDR=0xF
                 	.EQU EERE=0x0
                 	.EQU EEWE=0x1
                 	.EQU EEMWE=0x2
                 	.EQU EECR=0x1C
                 	.EQU EEDR=0x1D
                 	.EQU EEARL=0x1E
                 	.EQU EEARH=0x1F
                 	.EQU WDTCR=0x21
                 	.EQU MCUCR=0x35
                 	.EQU GICR=0x3B
                 	.EQU SPL=0x3D
                 	.EQU SPH=0x3E
                 	.EQU SREG=0x3F
                 
                 	.DEF R0X0=R0
                 	.DEF R0X1=R1
                 	.DEF R0X2=R2
                 	.DEF R0X3=R3
                 	.DEF R0X4=R4
                 	.DEF R0X5=R5
                 	.DEF R0X6=R6
                 	.DEF R0X7=R7
                 	.DEF R0X8=R8
                 	.DEF R0X9=R9
                 	.DEF R0XA=R10
                 	.DEF R0XB=R11
                 	.DEF R0XC=R12
                 	.DEF R0XD=R13
                 	.DEF R0XE=R14
                 	.DEF R0XF=R15
                 	.DEF R0X10=R16
                 	.DEF R0X11=R17
                 	.DEF R0X12=R18
                 	.DEF R0X13=R19
                 	.DEF R0X14=R20
                 	.DEF R0X15=R21
                 	.DEF R0X16=R22
                 	.DEF R0X17=R23
                 	.DEF R0X18=R24
                 	.DEF R0X19=R25
                 	.DEF R0X1A=R26
                 	.DEF R0X1B=R27
                 	.DEF R0X1C=R28
                 	.DEF R0X1D=R29
                 	.DEF R0X1E=R30
                 	.DEF R0X1F=R31
                 
                 	.EQU __SRAM_START=0x0060
                 	.EQU __SRAM_END=0x045F
                 	.EQU __DSTACK_SIZE=0x0100
                 	.EQU __HEAP_SIZE=0x0000
                 	.EQU __CLEAR_SRAM_SIZE=__SRAM_END-__SRAM_START+1
                 
                 	.MACRO __CPD1N
                 	CPI  R30,LOW(@0)
                 	LDI  R26,HIGH(@0)
                 	CPC  R31,R26
                 	LDI  R26,BYTE3(@0)
                 	CPC  R22,R26
                 	LDI  R26,BYTE4(@0)
                 	CPC  R23,R26
                 	.ENDM
                 
                 	.MACRO __CPD2N
                 	CPI  R26,LOW(@0)
                 	LDI  R30,HIGH(@0)
                 	CPC  R27,R30
                 	LDI  R30,BYTE3(@0)
                 	CPC  R24,R30
                 	LDI  R30,BYTE4(@0)
                 	CPC  R25,R30
                 	.ENDM
                 
                 	.MACRO __CPWRR
                 	CP   R@0,R@2
                 	CPC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __CPWRN
                 	CPI  R@0,LOW(@2)
                 	LDI  R30,HIGH(@2)
                 	CPC  R@1,R30
                 	.ENDM
                 
                 	.MACRO __ADDB1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDB2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	SBCI R31,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	SBCI R27,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	SBCI R22,BYTE3(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1N
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	SBCI R22,BYTE3(-@0)
                 	SBCI R23,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __ADDD2N
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	SBCI R24,BYTE3(-@0)
                 	SBCI R25,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __SUBD1N
                 	SUBI R30,LOW(@0)
                 	SBCI R31,HIGH(@0)
                 	SBCI R22,BYTE3(@0)
                 	SBCI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __SUBD2N
                 	SUBI R26,LOW(@0)
                 	SBCI R27,HIGH(@0)
                 	SBCI R24,BYTE3(@0)
                 	SBCI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDBMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ANDWMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ANDI R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ANDD1N
                 	ANDI R30,LOW(@0)
                 	ANDI R31,HIGH(@0)
                 	ANDI R22,BYTE3(@0)
                 	ANDI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDD2N
                 	ANDI R26,LOW(@0)
                 	ANDI R27,HIGH(@0)
                 	ANDI R24,BYTE3(@0)
                 	ANDI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORBMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ORWMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ORI  R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ORD1N
                 	ORI  R30,LOW(@0)
                 	ORI  R31,HIGH(@0)
                 	ORI  R22,BYTE3(@0)
                 	ORI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORD2N
                 	ORI  R26,LOW(@0)
                 	ORI  R27,HIGH(@0)
                 	ORI  R24,BYTE3(@0)
                 	ORI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __DELAY_USB
                 	LDI  R24,LOW(@0)
                 __DELAY_USB_LOOP:
                 	DEC  R24
                 	BRNE __DELAY_USB_LOOP
                 	.ENDM
                 
                 	.MACRO __DELAY_USW
                 	LDI  R24,LOW(@0)
                 	LDI  R25,HIGH(@0)
                 __DELAY_USW_LOOP:
                 	SBIW R24,1
                 	BRNE __DELAY_USW_LOOP
                 	.ENDM
                 
                 	.MACRO __GETD1S
                 	LDD  R30,Y+@0
                 	LDD  R31,Y+@0+1
                 	LDD  R22,Y+@0+2
                 	LDD  R23,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __GETD2S
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	LDD  R24,Y+@0+2
                 	LDD  R25,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __PUTD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R31
                 	STD  Y+@0+2,R22
                 	STD  Y+@0+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTD2S
                 	STD  Y+@0,R26
                 	STD  Y+@0+1,R27
                 	STD  Y+@0+2,R24
                 	STD  Y+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __PUTDZ2
                 	STD  Z+@0,R26
                 	STD  Z+@0+1,R27
                 	STD  Z+@0+2,R24
                 	STD  Z+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __CLRD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R30
                 	STD  Y+@0+2,R30
                 	STD  Y+@0+3,R30
                 	.ENDM
                 
                 	.MACRO __POINTB1MN
                 	LDI  R30,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW1MN
                 	LDI  R30,LOW(@0+(@1))
                 	LDI  R31,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1M
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __POINTW1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	LDI  R22,BYTE3(2*@0+(@1))
                 	LDI  R23,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTB2MN
                 	LDI  R26,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2MN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTBRM
                 	LDI  R@0,LOW(@1)
                 	.ENDM
                 
                 	.MACRO __POINTWRM
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __POINTBRMN
                 	LDI  R@0,LOW(@1+(@2))
                 	.ENDM
                 
                 	.MACRO __POINTWRMN
                 	LDI  R@0,LOW(@2+(@3))
                 	LDI  R@1,HIGH(@2+(@3))
                 	.ENDM
                 
                 	.MACRO __POINTWRFN
                 	LDI  R@0,LOW(@2*2+(@3))
                 	LDI  R@1,HIGH(@2*2+(@3))
                 	.ENDM
                 
                 	.MACRO __GETD1N
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETD2N
                 	LDI  R26,LOW(@0)
                 	LDI  R27,HIGH(@0)
                 	LDI  R24,BYTE3(@0)
                 	LDI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETB1MN
                 	LDS  R30,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETB1HMN
                 	LDS  R31,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	LDS  R22,@0+(@1)+2
                 	LDS  R23,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __GETBRMN
                 	LDS  R@0,@1+(@2)
                 	.ENDM
                 
                 	.MACRO __GETWRMN
                 	LDS  R@0,@2+(@3)
                 	LDS  R@1,@2+(@3)+1
                 	.ENDM
                 
                 	.MACRO __GETWRZ
                 	LDD  R@0,Z+@2
                 	LDD  R@1,Z+@2+1
                 	.ENDM
                 
                 	.MACRO __GETD2Z
                 	LDD  R26,Z+@0
                 	LDD  R27,Z+@0+1
                 	LDD  R24,Z+@0+2
                 	LDD  R25,Z+@0+3
                 	.ENDM
                 
                 	.MACRO __GETB2MN
                 	LDS  R26,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	LDS  R24,@0+(@1)+2
                 	LDS  R25,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __PUTB1MN
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __PUTW1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	STS  @0+(@1)+2,R22
                 	STS  @0+(@1)+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTB1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMWRB
                 	.ENDM
                 
                 	.MACRO __PUTW1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMWRW
                 	.ENDM
                 
                 	.MACRO __PUTD1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMWRD
                 	.ENDM
                 
                 	.MACRO __PUTBR0MN
                 	STS  @0+(@1),R0
                 	.ENDM
                 
                 	.MACRO __PUTBMRN
                 	STS  @0+(@1),R@2
                 	.ENDM
                 
                 	.MACRO __PUTWMRN
                 	STS  @0+(@1),R@2
                 	STS  @0+(@1)+1,R@3
                 	.ENDM
                 
                 	.MACRO __PUTBZR
                 	STD  Z+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWZR
                 	STD  Z+@2,R@0
                 	STD  Z+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __GETW1R
                 	MOV  R30,R@0
                 	MOV  R31,R@1
                 	.ENDM
                 
                 	.MACRO __GETW2R
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	.ENDM
                 
                 	.MACRO __GETWRN
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __PUTW1R
                 	MOV  R@0,R30
                 	MOV  R@1,R31
                 	.ENDM
                 
                 	.MACRO __PUTW2R
                 	MOV  R@0,R26
                 	MOV  R@1,R27
                 	.ENDM
                 
                 	.MACRO __ADDWRN
                 	SUBI R@0,LOW(-@2)
                 	SBCI R@1,HIGH(-@2)
                 	.ENDM
                 
                 	.MACRO __ADDWRR
                 	ADD  R@0,R@2
                 	ADC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __SUBWRN
                 	SUBI R@0,LOW(@2)
                 	SBCI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __SUBWRR
                 	SUB  R@0,R@2
                 	SBC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ANDWRN
                 	ANDI R@0,LOW(@2)
                 	ANDI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ANDWRR
                 	AND  R@0,R@2
                 	AND  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ORWRN
                 	ORI  R@0,LOW(@2)
                 	ORI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ORWRR
                 	OR   R@0,R@2
                 	OR   R@1,R@3
                 	.ENDM
                 
                 	.MACRO __EORWRR
                 	EOR  R@0,R@2
                 	EOR  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __GETWRS
                 	LDD  R@0,Y+@2
                 	LDD  R@1,Y+@2+1
                 	.ENDM
                 
                 	.MACRO __PUTBSR
                 	STD  Y+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSR
                 	STD  Y+@2,R@0
                 	STD  Y+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __MOVEWRR
                 	MOV  R@0,R@2
                 	MOV  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __INWR
                 	IN   R@0,@2
                 	IN   R@1,@2+1
                 	.ENDM
                 
                 	.MACRO __OUTWR
                 	OUT  @2+1,R@1
                 	OUT  @2,R@0
                 	.ENDM
                 
                 	.MACRO __CALL1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	RCALL __GETW1PF
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMRDW
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __GETW1STACK
                 	IN   R26,SPL
                 	IN   R27,SPH
                 	ADIW R26,@0+1
                 	LD   R30,X+
                 	LD   R31,X
                 	.ENDM
                 
                 	.MACRO __GETD1STACK
                 	IN   R26,SPL
                 	IN   R27,SPH
                 	ADIW R26,@0+1
                 	LD   R30,X+
                 	LD   R31,X+
                 	LD   R22,X
                 	.ENDM
                 
                 	.MACRO __NBST
                 	BST  R@0,@1
                 	IN   R30,SREG
                 	LDI  R31,0x40
                 	EOR  R30,R31
                 	OUT  SREG,R30
                 	.ENDM
                 
                 
                 	.MACRO __PUTB1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 
                 	.MACRO __GETB1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R30,Z
                 	.ENDM
                 
                 	.MACRO __GETB1HSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	.ENDM
                 
                 	.MACRO __GETW1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z+
                 	LD   R23,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __GETB2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R26,X
                 	.ENDM
                 
                 	.MACRO __GETW2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	.ENDM
                 
                 	.MACRO __GETD2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R1,X+
                 	LD   R24,X+
                 	LD   R25,X
                 	MOVW R26,R0
                 	.ENDM
                 
                 	.MACRO __GETBRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	LD   R@0,Z
                 	.ENDM
                 
                 	.MACRO __GETWRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	LD   R@0,Z+
                 	LD   R@1,Z
                 	.ENDM
                 
                 	.MACRO __GETBRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	LD   R@0,X
                 	.ENDM
                 
                 	.MACRO __GETWRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	LD   R@0,X+
                 	LD   R@1,X
                 	.ENDM
                 
                 	.MACRO __LSLW8SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	CLR  R30
                 	.ENDM
                 
                 	.MACRO __PUTB1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __CLRW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __CLRD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTB2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z,R26
                 	.ENDM
                 
                 	.MACRO __PUTW2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z,R27
                 	.ENDM
                 
                 	.MACRO __PUTD2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z+,R27
                 	ST   Z+,R24
                 	ST   Z,R25
                 	.ENDM
                 
                 	.MACRO __PUTBSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	ST   Z,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	ST   Z+,R@0
                 	ST   Z,R@1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __MULBRR
                 	MULS R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRRU
                 	MUL  R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRR0
                 	MULS R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBRRU0
                 	MUL  R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBNWRU
                 	LDI  R26,@2
                 	MUL  R26,R@0
                 	MOVW R30,R0
                 	MUL  R26,R@1
                 	ADD  R31,R0
                 	.ENDM
                 
                 ;NAME DEFINITIONS FOR GLOBAL VARIABLES ALLOCATED TO REGISTERS
                 	.DEF __lcd_x=R5
                 	.DEF __lcd_y=R4
                 	.DEF __lcd_maxx=R7
                 
                 	.CSEG
                 	.ORG 0x00
                 
                 ;START OF CODE MARKER
                 __START_OF_CODE:
                 
                 ;INTERRUPT VECTORS
000000 c01c      	RJMP __RESET
000001 cffe      	RJMP 0x00
000002 cffd      	RJMP 0x00
000003 cffc      	RJMP 0x00
000004 cffb      	RJMP 0x00
000005 cffa      	RJMP 0x00
000006 cff9      	RJMP 0x00
000007 cff8      	RJMP 0x00
000008 cff7      	RJMP 0x00
000009 cff6      	RJMP 0x00
00000a cff5      	RJMP 0x00
00000b cff4      	RJMP 0x00
00000c cff3      	RJMP 0x00
00000d cff2      	RJMP 0x00
00000e cff1      	RJMP 0x00
00000f cff0      	RJMP 0x00
000010 cfef      	RJMP 0x00
000011 cfee      	RJMP 0x00
000012 cfed      	RJMP 0x00
                 
                 _0x0:
000013 4146
000014 5a55
000015 4b59
000016 4941      	.DB  0x46,0x41,0x55,0x5A,0x59,0x4B,0x41,0x49
D:\Elektronika\Microcontroller\CV\mega8lcd\List\a.asm(1090): warning: .cseg .db misalignment - padding zero byte
000017 0000      	.DB  0x0
                 _0x2000003:
000018 c080      	.DB  0x80,0xC0
                 
                 __GLOBAL_INI_TBL:
000019 0002      	.DW  0x02
00001a 0160      	.DW  __base_y_G100
00001b 0030      	.DW  _0x2000003*2
                 
                 _0xFFFFFFFF:
00001c 0000      	.DW  0
                 
                 __RESET:
00001d 94f8      	CLI
00001e 27ee      	CLR  R30
00001f bbec      	OUT  EECR,R30
                 
                 ;INTERRUPT VECTORS ARE PLACED
                 ;AT THE START OF FLASH
000020 e0f1      	LDI  R31,1
000021 bffb      	OUT  GICR,R31
000022 bfeb      	OUT  GICR,R30
000023 bfe5      	OUT  MCUCR,R30
                 
                 ;DISABLE WATCHDOG
000024 e1f8      	LDI  R31,0x18
000025 bdf1      	OUT  WDTCR,R31
000026 bde1      	OUT  WDTCR,R30
                 
                 ;CLEAR R2-R14
000027 e08d      	LDI  R24,(14-2)+1
000028 e0a2      	LDI  R26,2
000029 27bb      	CLR  R27
                 __CLEAR_REG:
00002a 93ed      	ST   X+,R30
00002b 958a      	DEC  R24
00002c f7e9      	BRNE __CLEAR_REG
                 
                 ;CLEAR SRAM
00002d e080      	LDI  R24,LOW(__CLEAR_SRAM_SIZE)
00002e e094      	LDI  R25,HIGH(__CLEAR_SRAM_SIZE)
00002f e6a0      	LDI  R26,__SRAM_START
                 __CLEAR_SRAM:
000030 93ed      	ST   X+,R30
000031 9701      	SBIW R24,1
000032 f7e9      	BRNE __CLEAR_SRAM
                 
                 ;GLOBAL VARIABLES INITIALIZATION
000033 e3e2      	LDI  R30,LOW(__GLOBAL_INI_TBL*2)
000034 e0f0      	LDI  R31,HIGH(__GLOBAL_INI_TBL*2)
                 __GLOBAL_INI_NEXT:
000035 9185      	LPM  R24,Z+
000036 9195      	LPM  R25,Z+
000037 9700      	SBIW R24,0
000038 f061      	BREQ __GLOBAL_INI_END
000039 91a5      	LPM  R26,Z+
00003a 91b5      	LPM  R27,Z+
00003b 9005      	LPM  R0,Z+
00003c 9015      	LPM  R1,Z+
00003d 01bf      	MOVW R22,R30
00003e 01f0      	MOVW R30,R0
                 __GLOBAL_INI_LOOP:
00003f 9005      	LPM  R0,Z+
000040 920d      	ST   X+,R0
000041 9701      	SBIW R24,1
000042 f7e1      	BRNE __GLOBAL_INI_LOOP
000043 01fb      	MOVW R30,R22
000044 cff0      	RJMP __GLOBAL_INI_NEXT
                 __GLOBAL_INI_END:
                 
                 ;HARDWARE STACK POINTER INITIALIZATION
000045 e5ef      	LDI  R30,LOW(__SRAM_END-__HEAP_SIZE)
000046 bfed      	OUT  SPL,R30
000047 e0e4      	LDI  R30,HIGH(__SRAM_END-__HEAP_SIZE)
000048 bfee      	OUT  SPH,R30
                 
                 ;DATA STACK POINTER INITIALIZATION
000049 e6c0      	LDI  R28,LOW(__SRAM_START+__DSTACK_SIZE)
00004a e0d1      	LDI  R29,HIGH(__SRAM_START+__DSTACK_SIZE)
                 
00004b c000      	RJMP _main
                 
                 	.ESEG
                 	.ORG 0
                 
                 	.DSEG
                 	.ORG 0x160
                 
                 	.CSEG
                 ;/*****************************************************
                 ;This program was produced by the
                 ;CodeWizardAVR V2.05.0 Professional
                 ;Automatic Program Generator
                 ;© Copyright 1998-2010 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 ;
                 ;Project :
                 ;Version :
                 ;Date    : 6/19/2013
                 ;Author  :
                 ;Company :
                 ;Comments:
                 ;
                 ;
                 ;Chip type               : ATmega8
                 ;Program type            : Application
                 ;AVR Core Clock frequency: 8.000000 MHz
                 ;Memory model            : Small
                 ;External RAM size       : 0
                 ;Data Stack size         : 256
                 ;*****************************************************/
                 ;
                 ;#include <mega8.h>
                 	#ifndef __SLEEP_DEFINED__
                 	#define __SLEEP_DEFINED__
                 	.EQU __se_bit=0x80
                 	.EQU __sm_mask=0x70
                 	.EQU __sm_powerdown=0x20
                 	.EQU __sm_powersave=0x30
                 	.EQU __sm_standby=0x60
                 	.EQU __sm_ext_standby=0x70
                 	.EQU __sm_adc_noise_red=0x10
                 	.SET power_ctrl_reg=mcucr
                 	#endif
                 ;#include <delay.h>
                 ;// Alphanumeric LCD Module functions
                 ;#include <alcd.h>
                 ;
                 ;// Declare your global variables here
                 ;
                 ;void main(void)
                 ; 0000 0020 {
                 
                 	.CSEG
                 _main:
                 ; 0000 0021 // Declare your local variables here
                 ; 0000 0022 
                 ; 0000 0023 // Input/Output Ports initialization
                 ; 0000 0024 // Port B initialization
                 ; 0000 0025 // Func7=In Func6=In Func5=In Func4=In Func3=In Func2=In Func1=In Func0=In
                 ; 0000 0026 // State7=T State6=T State5=T State4=T State3=T State2=T State1=T State0=T
                 ; 0000 0027 PORTB=0x00;
00004c e0e0      	LDI  R30,LOW(0)
00004d bbe8      	OUT  0x18,R30
                 ; 0000 0028 DDRB=0x00;
00004e bbe7      	OUT  0x17,R30
                 ; 0000 0029 
                 ; 0000 002A // Port C initialization
                 ; 0000 002B // Func6=In Func5=In Func4=In Func3=In Func2=In Func1=In Func0=In
                 ; 0000 002C // State6=T State5=T State4=T State3=T State2=T State1=T State0=T
                 ; 0000 002D PORTC=0x00;
00004f bbe5      	OUT  0x15,R30
                 ; 0000 002E DDRC=0x00;
000050 bbe4      	OUT  0x14,R30
                 ; 0000 002F 
                 ; 0000 0030 // Port D initialization
                 ; 0000 0031 // Func7=In Func6=In Func5=In Func4=In Func3=In Func2=In Func1=In Func0=In
                 ; 0000 0032 // State7=T State6=T State5=T State4=T State3=T State2=T State1=T State0=T
                 ; 0000 0033 PORTD=0x00;
000051 bbe2      	OUT  0x12,R30
                 ; 0000 0034 DDRD=0x00;
000052 bbe1      	OUT  0x11,R30
                 ; 0000 0035 
                 ; 0000 0036 // Timer/Counter 0 initialization
                 ; 0000 0037 // Clock source: System Clock
                 ; 0000 0038 // Clock value: Timer 0 Stopped
                 ; 0000 0039 TCCR0=0x00;
000053 bfe3      	OUT  0x33,R30
                 ; 0000 003A TCNT0=0x00;
000054 bfe2      	OUT  0x32,R30
                 ; 0000 003B 
                 ; 0000 003C // Timer/Counter 1 initialization
                 ; 0000 003D // Clock source: System Clock
                 ; 0000 003E // Clock value: Timer1 Stopped
                 ; 0000 003F // Mode: Normal top=0xFFFF
                 ; 0000 0040 // OC1A output: Discon.
                 ; 0000 0041 // OC1B output: Discon.
                 ; 0000 0042 // Noise Canceler: Off
                 ; 0000 0043 // Input Capture on Falling Edge
                 ; 0000 0044 // Timer1 Overflow Interrupt: Off
                 ; 0000 0045 // Input Capture Interrupt: Off
                 ; 0000 0046 // Compare A Match Interrupt: Off
                 ; 0000 0047 // Compare B Match Interrupt: Off
                 ; 0000 0048 TCCR1A=0x00;
000055 bdef      	OUT  0x2F,R30
                 ; 0000 0049 TCCR1B=0x00;
000056 bdee      	OUT  0x2E,R30
                 ; 0000 004A TCNT1H=0x00;
000057 bded      	OUT  0x2D,R30
                 ; 0000 004B TCNT1L=0x00;
000058 bdec      	OUT  0x2C,R30
                 ; 0000 004C ICR1H=0x00;
000059 bde7      	OUT  0x27,R30
                 ; 0000 004D ICR1L=0x00;
00005a bde6      	OUT  0x26,R30
                 ; 0000 004E OCR1AH=0x00;
00005b bdeb      	OUT  0x2B,R30
                 ; 0000 004F OCR1AL=0x00;
00005c bdea      	OUT  0x2A,R30
                 ; 0000 0050 OCR1BH=0x00;
00005d bde9      	OUT  0x29,R30
                 ; 0000 0051 OCR1BL=0x00;
00005e bde8      	OUT  0x28,R30
                 ; 0000 0052 
                 ; 0000 0053 // Timer/Counter 2 initialization
                 ; 0000 0054 // Clock source: System Clock
                 ; 0000 0055 // Clock value: Timer2 Stopped
                 ; 0000 0056 // Mode: Normal top=0xFF
                 ; 0000 0057 // OC2 output: Disconnected
                 ; 0000 0058 ASSR=0x00;
00005f bde2      	OUT  0x22,R30
                 ; 0000 0059 TCCR2=0x00;
000060 bde5      	OUT  0x25,R30
                 ; 0000 005A TCNT2=0x00;
000061 bde4      	OUT  0x24,R30
                 ; 0000 005B OCR2=0x00;
000062 bde3      	OUT  0x23,R30
                 ; 0000 005C 
                 ; 0000 005D // External Interrupt(s) initialization
                 ; 0000 005E // INT0: Off
                 ; 0000 005F // INT1: Off
                 ; 0000 0060 MCUCR=0x00;
000063 bfe5      	OUT  0x35,R30
                 ; 0000 0061 
                 ; 0000 0062 // Timer(s)/Counter(s) Interrupt(s) initialization
                 ; 0000 0063 TIMSK=0x00;
000064 bfe9      	OUT  0x39,R30
                 ; 0000 0064 
                 ; 0000 0065 // USART initialization
                 ; 0000 0066 // USART disabled
                 ; 0000 0067 UCSRB=0x00;
000065 b9ea      	OUT  0xA,R30
                 ; 0000 0068 
                 ; 0000 0069 // Analog Comparator initialization
                 ; 0000 006A // Analog Comparator: Off
                 ; 0000 006B // Analog Comparator Input Capture by Timer/Counter 1: Off
                 ; 0000 006C ACSR=0x80;
000066 e8e0      	LDI  R30,LOW(128)
000067 b9e8      	OUT  0x8,R30
                 ; 0000 006D SFIOR=0x00;
000068 e0e0      	LDI  R30,LOW(0)
000069 bfe0      	OUT  0x30,R30
                 ; 0000 006E 
                 ; 0000 006F // ADC initialization
                 ; 0000 0070 // ADC disabled
                 ; 0000 0071 ADCSRA=0x00;
00006a b9e6      	OUT  0x6,R30
                 ; 0000 0072 
                 ; 0000 0073 // SPI initialization
                 ; 0000 0074 // SPI disabled
                 ; 0000 0075 SPCR=0x00;
00006b b9ed      	OUT  0xD,R30
                 ; 0000 0076 
                 ; 0000 0077 // TWI initialization
                 ; 0000 0078 // TWI disabled
                 ; 0000 0079 TWCR=0x00;
00006c bfe6      	OUT  0x36,R30
                 ; 0000 007A 
                 ; 0000 007B // Alphanumeric LCD initialization
                 ; 0000 007C // Connections specified in the
                 ; 0000 007D // Project|Configure|C Compiler|Libraries|Alphanumeric LCD menu:
                 ; 0000 007E // RS - PORTD Bit 2
                 ; 0000 007F // RD - PORTB Bit 1
                 ; 0000 0080 // EN - PORTD Bit 3
                 ; 0000 0081 // D4 - PORTD Bit 4
                 ; 0000 0082 // D5 - PORTD Bit 5
                 ; 0000 0083 // D6 - PORTD Bit 6
                 ; 0000 0084 // D7 - PORTD Bit 7
                 ; 0000 0085 // Characters/line: 12
                 ; 0000 0086 lcd_init(12);
00006d e0ec      	LDI  R30,LOW(12)
00006e 93ea      	ST   -Y,R30
00006f d07d      	RCALL _lcd_init
                 ; 0000 0087 lcd_clear();
000070 d048      	RCALL _lcd_clear
                 ; 0000 0088 while (1)
                 _0x3:
                 ; 0000 0089       {
                 ; 0000 008A       lcd_gotoxy(0,0) ;
000071 e0e0      	LDI  R30,LOW(0)
000072 93ea      	ST   -Y,R30
000073 93ea      	ST   -Y,R30
000074 d038      	RCALL _lcd_gotoxy
                 ; 0000 008B       lcd_putsf("FAUZYKAI");
                +
000075 e2e6     +LDI R30 , LOW ( 2 * _0x0 + ( 0 ) )
000076 e0f0     +LDI R31 , HIGH ( 2 * _0x0 + ( 0 ) )
                 	__POINTW1FN _0x0,0
000077 d09e      	RCALL SUBOPT_0x0
000078 d063      	RCALL _lcd_putsf
                 ; 0000 008C       delay_ms(1000);
000079 eee8      	LDI  R30,LOW(1000)
00007a e0f3      	LDI  R31,HIGH(1000)
00007b d09d      	RCALL SUBOPT_0x1
                 ; 0000 008D       // Place your code here
                 ; 0000 008E 
                 ; 0000 008F       }
00007c cff4      	RJMP _0x3
                 ; 0000 0090 }
                 _0x6:
00007d cfff      	RJMP _0x6
                 	#ifndef __SLEEP_DEFINED__
                 	#endif
                 
                 	.DSEG
                 
                 	.CSEG
                 __lcd_write_nibble_G100:
00007e 81e8      	LD   R30,Y
00007f 71e0      	ANDI R30,LOW(0x10)
000080 f011      	BREQ _0x2000004
000081 9a94      	SBI  0x12,4
000082 c001      	RJMP _0x2000005
                 _0x2000004:
000083 9894      	CBI  0x12,4
                 _0x2000005:
000084 81e8      	LD   R30,Y
000085 72e0      	ANDI R30,LOW(0x20)
000086 f011      	BREQ _0x2000006
000087 9a95      	SBI  0x12,5
000088 c001      	RJMP _0x2000007
                 _0x2000006:
000089 9895      	CBI  0x12,5
                 _0x2000007:
00008a 81e8      	LD   R30,Y
00008b 74e0      	ANDI R30,LOW(0x40)
00008c f011      	BREQ _0x2000008
00008d 9a96      	SBI  0x12,6
00008e c001      	RJMP _0x2000009
                 _0x2000008:
00008f 9896      	CBI  0x12,6
                 _0x2000009:
000090 81e8      	LD   R30,Y
000091 78e0      	ANDI R30,LOW(0x80)
000092 f011      	BREQ _0x200000A
000093 9a97      	SBI  0x12,7
000094 c001      	RJMP _0x200000B
                 _0x200000A:
000095 9897      	CBI  0x12,7
                 _0x200000B:
                +
000096 e085     +LDI R24 , LOW ( 5 )
                +__DELAY_USB_LOOP :
000097 958a     +DEC R24
000098 f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 5
000099 9a93      	SBI  0x12,3
                +
00009a e08d     +LDI R24 , LOW ( 13 )
                +__DELAY_USB_LOOP :
00009b 958a     +DEC R24
00009c f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 13
00009d 9893      	CBI  0x12,3
                +
00009e e08d     +LDI R24 , LOW ( 13 )
                +__DELAY_USB_LOOP :
00009f 958a     +DEC R24
0000a0 f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 13
0000a1 c072      	RJMP _0x2020001
                 __lcd_write_data:
0000a2 81e8      	LD   R30,Y
0000a3 d077      	RCALL SUBOPT_0x2
0000a4 81e8          ld    r30,y
0000a5 95e2          swap  r30
0000a6 83e8          st    y,r30
0000a7 81e8      	LD   R30,Y
0000a8 d072      	RCALL SUBOPT_0x2
                +
0000a9 e885     +LDI R24 , LOW ( 133 )
                +__DELAY_USB_LOOP :
0000aa 958a     +DEC R24
0000ab f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 133
0000ac c067      	RJMP _0x2020001
                 _lcd_gotoxy:
0000ad 81e8      	LD   R30,Y
0000ae e0f0      	LDI  R31,0
0000af 5ae0      	SUBI R30,LOW(-__base_y_G100)
0000b0 4ffe      	SBCI R31,HIGH(-__base_y_G100)
0000b1 81e0      	LD   R30,Z
0000b2 81a9      	LDD  R26,Y+1
0000b3 0fea      	ADD  R30,R26
0000b4 d068      	RCALL SUBOPT_0x3
0000b5 8059      	LDD  R5,Y+1
0000b6 8048      	LDD  R4,Y+0
0000b7 9622      	ADIW R28,2
0000b8 9508      	RET
                 _lcd_clear:
0000b9 e0e2      	LDI  R30,LOW(2)
0000ba d062      	RCALL SUBOPT_0x3
0000bb e0e3      	LDI  R30,LOW(3)
0000bc e0f0      	LDI  R31,HIGH(3)
0000bd d05b      	RCALL SUBOPT_0x1
0000be e0ec      	LDI  R30,LOW(12)
0000bf d05d      	RCALL SUBOPT_0x3
0000c0 e0e1      	LDI  R30,LOW(1)
0000c1 d05b      	RCALL SUBOPT_0x3
0000c2 e0e3      	LDI  R30,LOW(3)
0000c3 e0f0      	LDI  R31,HIGH(3)
0000c4 d054      	RCALL SUBOPT_0x1
0000c5 e0e0      	LDI  R30,LOW(0)
0000c6 2e4e      	MOV  R4,R30
0000c7 2e5e      	MOV  R5,R30
0000c8 9508      	RET
                 _lcd_putchar:
0000c9 81a8      	LD   R26,Y
0000ca 30aa      	CPI  R26,LOW(0xA)
0000cb f011      	BREQ _0x2000011
0000cc 1457      	CP   R5,R7
0000cd f040      	BRLO _0x2000010
                 _0x2000011:
0000ce e0e0      	LDI  R30,LOW(0)
0000cf 93ea      	ST   -Y,R30
0000d0 9443      	INC  R4
0000d1 924a      	ST   -Y,R4
0000d2 dfda      	RCALL _lcd_gotoxy
0000d3 81a8      	LD   R26,Y
0000d4 30aa      	CPI  R26,LOW(0xA)
0000d5 f1f1      	BREQ _0x2020001
                 _0x2000010:
0000d6 9453      	INC  R5
0000d7 9a92      	SBI  0x12,2
0000d8 81e8      	LD   R30,Y
0000d9 d043      	RCALL SUBOPT_0x3
0000da 9892      	CBI  0x12,2
0000db c038      	RJMP _0x2020001
                 _lcd_putsf:
0000dc 931a      	ST   -Y,R17
                 _0x2000017:
0000dd 81e9      	LDD  R30,Y+1
0000de 81fa      	LDD  R31,Y+1+1
0000df 9631      	ADIW R30,1
0000e0 83e9      	STD  Y+1,R30
0000e1 83fa      	STD  Y+1+1,R31
0000e2 9731      	SBIW R30,1
0000e3 91e4      	LPM  R30,Z
0000e4 2f1e      	MOV  R17,R30
0000e5 30e0      	CPI  R30,0
0000e6 f019      	BREQ _0x2000019
0000e7 931a      	ST   -Y,R17
0000e8 dfe0      	RCALL _lcd_putchar
0000e9 cff3      	RJMP _0x2000017
                 _0x2000019:
0000ea 8118      	LDD  R17,Y+0
0000eb 9623      	ADIW R28,3
0000ec 9508      	RET
                 _lcd_init:
0000ed 9a8c      	SBI  0x11,4
0000ee 9a8d      	SBI  0x11,5
0000ef 9a8e      	SBI  0x11,6
0000f0 9a8f      	SBI  0x11,7
0000f1 9a8b      	SBI  0x11,3
0000f2 9a8a      	SBI  0x11,2
0000f3 9ab9      	SBI  0x17,1
0000f4 9893      	CBI  0x12,3
0000f5 9892      	CBI  0x12,2
0000f6 98c1      	CBI  0x18,1
0000f7 8078      	LDD  R7,Y+0
0000f8 81e8      	LD   R30,Y
0000f9 58e0      	SUBI R30,-LOW(128)
                +
0000fa 93e0 0162+STS __base_y_G100 + ( 2 ) , R30
                 	__PUTB1MN __base_y_G100,2
0000fc 81e8      	LD   R30,Y
0000fd 54e0      	SUBI R30,-LOW(192)
                +
0000fe 93e0 0163+STS __base_y_G100 + ( 3 ) , R30
                 	__PUTB1MN __base_y_G100,3
000100 e1e4      	LDI  R30,LOW(20)
000101 e0f0      	LDI  R31,HIGH(20)
000102 d016      	RCALL SUBOPT_0x1
000103 e3e0      	LDI  R30,LOW(48)
000104 d016      	RCALL SUBOPT_0x2
000105 d019      	RCALL SUBOPT_0x4
000106 d018      	RCALL SUBOPT_0x4
000107 d01d      	RCALL SUBOPT_0x5
000108 e2e0      	LDI  R30,LOW(32)
000109 d011      	RCALL SUBOPT_0x2
00010a d01a      	RCALL SUBOPT_0x5
00010b e2e8      	LDI  R30,LOW(40)
00010c d010      	RCALL SUBOPT_0x3
00010d e0e4      	LDI  R30,LOW(4)
00010e d00e      	RCALL SUBOPT_0x3
00010f e8e5      	LDI  R30,LOW(133)
000110 d00c      	RCALL SUBOPT_0x3
000111 e0e6      	LDI  R30,LOW(6)
000112 d00a      	RCALL SUBOPT_0x3
000113 dfa5      	RCALL _lcd_clear
                 _0x2020001:
000114 9621      	ADIW R28,1
000115 9508      	RET
                 
                 	.DSEG
                 __base_y_G100:
000160           	.BYTE 0x4
                 
                 	.CSEG
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 5 TIMES, CODE SIZE REDUCTION:2 WORDS
                 SUBOPT_0x0:
000116 93fa      	ST   -Y,R31
000117 93ea      	ST   -Y,R30
000118 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 4 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x1:
000119 dffc      	RCALL SUBOPT_0x0
00011a c00f      	RJMP _delay_ms
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 6 TIMES, CODE SIZE REDUCTION:3 WORDS
                 SUBOPT_0x2:
00011b 93ea      	ST   -Y,R30
00011c cf61      	RJMP __lcd_write_nibble_G100
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 9 TIMES, CODE SIZE REDUCTION:6 WORDS
                 SUBOPT_0x3:
00011d 93ea      	ST   -Y,R30
00011e cf83      	RJMP __lcd_write_data
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:3 WORDS
                 SUBOPT_0x4:
                +
00011f ec88     +LDI R24 , LOW ( 200 )
000120 e090     +LDI R25 , HIGH ( 200 )
                +__DELAY_USW_LOOP :
000121 9701     +SBIW R24 , 1
000122 f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 200
000123 e3e0      	LDI  R30,LOW(48)
000124 cff6      	RJMP SUBOPT_0x2
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x5:
                +
000125 ec88     +LDI R24 , LOW ( 200 )
000126 e090     +LDI R25 , HIGH ( 200 )
                +__DELAY_USW_LOOP :
000127 9701     +SBIW R24 , 1
000128 f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 200
000129 9508      	RET
                 
                 
                 	.CSEG
                 _delay_ms:
00012a 91e9      	ld   r30,y+
00012b 91f9      	ld   r31,y+
00012c 9630      	adiw r30,0
00012d f039      	breq __delay_ms1
                 __delay_ms0:
                +
00012e ed80     +LDI R24 , LOW ( 0x7D0 )
00012f e097     +LDI R25 , HIGH ( 0x7D0 )
                +__DELAY_USW_LOOP :
000130 9701     +SBIW R24 , 1
000131 f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 0x7D0
000132 95a8      	wdr
000133 9731      	sbiw r30,1
000134 f7c9      	brne __delay_ms0
                 __delay_ms1:
000135 9508      	ret
                 
                 ;END OF CODE MARKER
                 __END_OF_CODE:


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

ATmega8 register use summary:
r0 :   4 r1 :   1 r2 :   0 r3 :   0 r4 :   4 r5 :   4 r6 :   0 r7 :   2 
r8 :   0 r9 :   0 r10:   0 r11:   0 r12:   0 r13:   0 r14:   0 r15:   0 
r16:   0 r17:   4 r18:   0 r19:   0 r20:   0 r21:   0 r22:   2 r23:   0 
r24:  21 r25:   5 r26:   9 r27:   2 r28:   4 r29:   1 r30: 110 r31:  16 
x  :   3 y  :  36 z  :   9 
Registers used: 18 out of 35 (51.4%)

ATmega8 instruction use summary:
.lds  :   0 .lds.l:   0 .sts  :   0 .sts.l:   0 adc   :   0 add   :   1 
adiw  :   5 and   :   0 andi  :   4 asr   :   0 bclr  :   0 bld   :   0 
brbc  :   0 brbs  :   0 brcc  :   0 brcs  :   0 break :   0 breq  :   9 
brge  :   0 brhc  :   0 brhs  :   0 brid  :   0 brie  :   0 brlo  :   1 
brlt  :   0 brmi  :   0 brne  :  11 brpl  :   0 brsh  :   0 brtc  :   0 
brts  :   0 brvc  :   0 brvs  :   0 bset  :   0 bst   :   0 cbi   :   9 
cbr   :   0 clc   :   0 clh   :   0 cli   :   1 cln   :   0 clr   :   2 
cls   :   0 clt   :   0 clv   :   0 clz   :   0 com   :   0 cp    :   1 
cpc   :   0 cpi   :   3 cpse  :   0 dec   :   5 des   :   0 eor   :   0 
fmul  :   0 fmuls :   0 fmulsu:   0 icall :   0 ijmp  :   0 in    :   0 
inc   :   2 ld    :  16 ldd   :   7 ldi   :  51 lds   :   0 lpm   :   9 
lsl   :   0 lsr   :   0 mov   :   3 movw  :   3 mul   :   0 muls  :   0 
mulsu :   0 neg   :   0 nop   :   0 or    :   0 ori   :   0 out   :  38 
pop   :   0 push  :   0 rcall :  30 ret   :   7 reti  :   0 rjmp  :  35 
rol   :   0 ror   :   0 sbc   :   0 sbci  :   1 sbi   :  13 sbic  :   0 
sbis  :   0 sbiw  :   8 sbr   :   0 sbrc  :   0 sbrs  :   0 sec   :   0 
seh   :   0 sei   :   0 sen   :   0 ser   :   0 ses   :   0 set   :   0 
sev   :   0 sez   :   0 sleep :   0 spm   :   0 st    :  15 std   :   2 
sts   :   2 sub   :   0 subi  :   3 swap  :   1 tst   :   0 wdr   :   1 

Instructions used: 32 out of 114 (28.1%)

ATmega8 memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x00026c    600     20    620    8192   7.6%
[.dseg] 0x000060 0x000164      0      4      4    1119   0.4%
[.eseg] 0x000000 0x000000      0      0      0     512   0.0%

Assembly complete, 0 errors, 4 warnings
