{"vcs1":{"timestamp_begin":1731051984.387188442, "rt":2.72, "ut":1.71, "st":0.31}}
{"vcselab":{"timestamp_begin":1731051987.194366665, "rt":1.79, "ut":0.26, "st":0.22}}
{"link":{"timestamp_begin":1731051989.072084615, "rt":0.37, "ut":0.12, "st":0.23}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731051983.695022381}
{"VCS_COMP_START_TIME": 1731051983.695022381}
{"VCS_COMP_END_TIME": 1731051992.421577407}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NCG +notimingchecks"}
{"vcs1": {"peak_mem": 334896}}
{"stitch_vcselab": {"peak_mem": 231620}}
