INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Courses/CS_Cousrces/2024 Fall Digital Design/Lab1/Lab_1_1/Lab_1_1.srcs/sim_1/new/decoder_3_8_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_3_8_tb
