Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Jun 13 17:31:12 2020
| Host         : DESKTOP-SN7OKPI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TopMultiplier_timing_summary_routed.rpt -pb TopMultiplier_timing_summary_routed.pb -rpx TopMultiplier_timing_summary_routed.rpx -warn_on_violation
| Design       : TopMultiplier
| Device       : 7vx485t-ffg1157
| Speed File   : -1  PRODUCTION 1.12 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.483        0.000                      0                   32        3.131        0.000                      0                   32           NA           NA                      NA                    NA  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
v_clk  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
v_clk               3.483        0.000                      0                   32        3.131        0.000                      0                   32                                                                          


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  v_clk
  To Clock:  v_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.483ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.131ns,  Total Violation        0.000ns
PW    :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.483ns  (required time - arrival time)
  Source:                 x_in[0]
                            (input port clocked by v_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            result_out[31]
                            (output port clocked by v_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             v_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (v_clk rise@20.000ns - v_clk rise@0.000ns)
  Data Path Delay:        16.092ns  (logic 5.403ns (33.574%)  route 10.689ns (66.426%))
  Logic Levels:           20  (CARRY4=4 IBUF=1 LUT1=1 LUT3=3 LUT4=1 LUT5=4 LUT6=5 OBUF=1)
  Input Delay:            0.200ns
  Output Delay:           0.200ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock v_clk rise edge)      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.200     0.200    
    AM30                                              0.000     0.200 f  x_in[0] (IN)
                         net (fo=0)                   0.000     0.200    x_in[0]
    AM30                 IBUF (Prop_ibuf_I_O)         0.753     0.953 f  x_in_IBUF[0]_inst/O
                         net (fo=36, routed)          1.313     2.266    x_in_IBUF[0]
    SLICE_X43Y85         LUT1 (Prop_lut1_I0_O)        0.053     2.319 r  result_out_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.358     2.677    result_out_OBUF[3]_inst_i_5_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.346     3.023 r  result_out_OBUF[3]_inst_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.023    result_out_OBUF[3]_inst_i_3_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     3.081 r  result_out_OBUF[17]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.081    result_out_OBUF[17]_inst_i_9_n_0
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     3.139 r  result_out_OBUF[17]_inst_i_5/CO[3]
                         net (fo=1, routed)           0.000     3.139    result_out_OBUF[17]_inst_i_5_n_0
    SLICE_X43Y91         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.136     3.275 f  result_out_OBUF[17]_inst_i_4/O[2]
                         net (fo=46, routed)          0.515     3.791    booth/pp01[15]
    SLICE_X45Y89         LUT4 (Prop_lut4_I3_O)        0.155     3.946 r  result_out_OBUF[18]_inst_i_5/O
                         net (fo=4, routed)           0.796     4.742    result_out_OBUF[18]_inst_i_5_n_0
    SLICE_X46Y96         LUT5 (Prop_lut5_I0_O)        0.185     4.927 r  result_out_OBUF[19]_inst_i_71/O
                         net (fo=3, routed)           0.336     5.263    result_out_OBUF[19]_inst_i_71_n_0
    SLICE_X46Y94         LUT3 (Prop_lut3_I1_O)        0.172     5.435 r  result_out_OBUF[19]_inst_i_48/O
                         net (fo=4, routed)           0.699     6.134    result_out_OBUF[19]_inst_i_48_n_0
    SLICE_X45Y92         LUT3 (Prop_lut3_I1_O)        0.063     6.197 f  result_out_OBUF[19]_inst_i_34/O
                         net (fo=2, routed)           0.559     6.757    result_out_OBUF[19]_inst_i_34_n_0
    SLICE_X46Y92         LUT5 (Prop_lut5_I0_O)        0.185     6.942 r  result_out_OBUF[19]_inst_i_42/O
                         net (fo=2, routed)           0.297     7.239    result_out_OBUF[19]_inst_i_42_n_0
    SLICE_X47Y92         LUT5 (Prop_lut5_I3_O)        0.175     7.414 r  result_out_OBUF[21]_inst_i_22/O
                         net (fo=5, routed)           0.739     8.153    result_out_OBUF[21]_inst_i_22_n_0
    SLICE_X45Y91         LUT6 (Prop_lut6_I1_O)        0.170     8.323 r  result_out_OBUF[28]_inst_i_27/O
                         net (fo=1, routed)           0.421     8.744    result_out_OBUF[28]_inst_i_27_n_0
    SLICE_X46Y91         LUT6 (Prop_lut6_I1_O)        0.053     8.797 r  result_out_OBUF[28]_inst_i_18/O
                         net (fo=1, routed)           0.409     9.205    result_out_OBUF[28]_inst_i_18_n_0
    SLICE_X45Y91         LUT6 (Prop_lut6_I2_O)        0.053     9.258 r  result_out_OBUF[28]_inst_i_8/O
                         net (fo=7, routed)           0.690     9.948    result_out_OBUF[28]_inst_i_8_n_0
    SLICE_X36Y91         LUT6 (Prop_lut6_I3_O)        0.053    10.001 r  result_out_OBUF[30]_inst_i_7/O
                         net (fo=2, routed)           0.564    10.565    result_out_OBUF[30]_inst_i_7_n_0
    SLICE_X36Y90         LUT5 (Prop_lut5_I0_O)        0.066    10.631 r  result_out_OBUF[30]_inst_i_2/O
                         net (fo=3, routed)           0.710    11.341    result_out_OBUF[30]_inst_i_2_n_0
    SLICE_X37Y89         LUT3 (Prop_lut3_I2_O)        0.178    11.519 r  result_out_OBUF[31]_inst_i_2/O
                         net (fo=1, routed)           0.409    11.928    result_out_OBUF[31]_inst_i_2_n_0
    SLICE_X37Y90         LUT6 (Prop_lut6_I0_O)        0.170    12.098 r  result_out_OBUF[31]_inst_i_1/O
                         net (fo=1, routed)           1.873    13.971    result_out_OBUF[31]
    AN30                 OBUF (Prop_obuf_I_O)         2.321    16.292 r  result_out_OBUF[31]_inst/O
                         net (fo=0)                   0.000    16.292    result_out[31]
    AN30                                                              r  result_out[31] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock v_clk rise edge)     20.000    20.000 r  
                         ideal clock network latency
                                                      0.000    20.000    
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.025    19.975    
                         output delay                -0.200    19.775    
  -------------------------------------------------------------------
                         required time                         19.775    
                         arrival time                         -16.292    
  -------------------------------------------------------------------
                         slack                                  3.483    

Slack (MET) :             3.742ns  (required time - arrival time)
  Source:                 x_in[0]
                            (input port clocked by v_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            result_out[29]
                            (output port clocked by v_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             v_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (v_clk rise@20.000ns - v_clk rise@0.000ns)
  Data Path Delay:        15.833ns  (logic 5.033ns (31.785%)  route 10.801ns (68.215%))
  Logic Levels:           18  (CARRY4=2 IBUF=1 LUT1=1 LUT3=1 LUT4=2 LUT5=4 LUT6=6 OBUF=1)
  Input Delay:            0.200ns
  Output Delay:           0.200ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock v_clk rise edge)      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.200     0.200    
    AM30                                              0.000     0.200 f  x_in[0] (IN)
                         net (fo=0)                   0.000     0.200    x_in[0]
    AM30                 IBUF (Prop_ibuf_I_O)         0.753     0.953 f  x_in_IBUF[0]_inst/O
                         net (fo=36, routed)          1.313     2.266    x_in_IBUF[0]
    SLICE_X43Y85         LUT1 (Prop_lut1_I0_O)        0.053     2.319 r  result_out_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.358     2.677    result_out_OBUF[3]_inst_i_5_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.346     3.023 r  result_out_OBUF[3]_inst_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.023    result_out_OBUF[3]_inst_i_3_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.179     3.202 f  result_out_OBUF[17]_inst_i_9/O[3]
                         net (fo=24, routed)          0.620     3.823    booth/pp01[8]
    SLICE_X41Y85         LUT4 (Prop_lut4_I3_O)        0.151     3.974 r  result_out_OBUF[15]_inst_i_82/O
                         net (fo=2, routed)           0.339     4.312    result_out_OBUF[15]_inst_i_82_n_0
    SLICE_X43Y86         LUT6 (Prop_lut6_I3_O)        0.169     4.481 r  result_out_OBUF[15]_inst_i_70/O
                         net (fo=3, routed)           0.603     5.084    result_out_OBUF[15]_inst_i_70_n_0
    SLICE_X44Y86         LUT3 (Prop_lut3_I0_O)        0.067     5.151 r  result_out_OBUF[15]_inst_i_34/O
                         net (fo=4, routed)           0.967     6.118    result_out_OBUF[15]_inst_i_34_n_0
    SLICE_X40Y85         LUT6 (Prop_lut6_I2_O)        0.170     6.288 r  result_out_OBUF[14]_inst_i_15/O
                         net (fo=2, routed)           0.566     6.854    result_out_OBUF[14]_inst_i_15_n_0
    SLICE_X45Y86         LUT5 (Prop_lut5_I4_O)        0.054     6.908 r  result_out_OBUF[14]_inst_i_9/O
                         net (fo=5, routed)           0.582     7.490    result_out_OBUF[14]_inst_i_9_n_0
    SLICE_X46Y86         LUT6 (Prop_lut6_I3_O)        0.165     7.655 f  result_out_OBUF[15]_inst_i_15/O
                         net (fo=2, routed)           0.588     8.242    result_out_OBUF[15]_inst_i_15_n_0
    SLICE_X46Y86         LUT4 (Prop_lut4_I2_O)        0.066     8.308 f  result_out_OBUF[15]_inst_i_5/O
                         net (fo=2, routed)           0.581     8.889    result_out_OBUF[15]_inst_i_5_n_0
    SLICE_X46Y86         LUT6 (Prop_lut6_I2_O)        0.168     9.057 f  result_out_OBUF[16]_inst_i_2/O
                         net (fo=6, routed)           0.449     9.506    result_out_OBUF[16]_inst_i_2_n_0
    SLICE_X46Y88         LUT5 (Prop_lut5_I0_O)        0.056     9.562 r  result_out_OBUF[19]_inst_i_6/O
                         net (fo=8, routed)           0.435     9.997    result_out_OBUF[19]_inst_i_6_n_0
    SLICE_X47Y91         LUT5 (Prop_lut5_I1_O)        0.168    10.165 f  result_out_OBUF[21]_inst_i_5/O
                         net (fo=3, routed)           0.570    10.735    result_out_OBUF[21]_inst_i_5_n_0
    SLICE_X47Y88         LUT6 (Prop_lut6_I3_O)        0.053    10.788 f  result_out_OBUF[31]_inst_i_8/O
                         net (fo=1, routed)           0.233    11.021    result_out_OBUF[31]_inst_i_8_n_0
    SLICE_X44Y88         LUT6 (Prop_lut6_I0_O)        0.053    11.074 r  result_out_OBUF[31]_inst_i_3/O
                         net (fo=7, routed)           0.703    11.777    result_out_OBUF[31]_inst_i_3_n_0
    SLICE_X37Y89         LUT5 (Prop_lut5_I1_O)        0.053    11.830 r  result_out_OBUF[29]_inst_i_1/O
                         net (fo=1, routed)           1.895    13.724    result_out_OBUF[29]
    AK29                 OBUF (Prop_obuf_I_O)         2.309    16.033 r  result_out_OBUF[29]_inst/O
                         net (fo=0)                   0.000    16.033    result_out[29]
    AK29                                                              r  result_out[29] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock v_clk rise edge)     20.000    20.000 r  
                         ideal clock network latency
                                                      0.000    20.000    
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.025    19.975    
                         output delay                -0.200    19.775    
  -------------------------------------------------------------------
                         required time                         19.775    
                         arrival time                         -16.033    
  -------------------------------------------------------------------
                         slack                                  3.742    

Slack (MET) :             3.760ns  (required time - arrival time)
  Source:                 x_in[0]
                            (input port clocked by v_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            result_out[25]
                            (output port clocked by v_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             v_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (v_clk rise@20.000ns - v_clk rise@0.000ns)
  Data Path Delay:        15.815ns  (logic 5.031ns (31.811%)  route 10.784ns (68.189%))
  Logic Levels:           18  (CARRY4=2 IBUF=1 LUT1=1 LUT3=2 LUT4=2 LUT5=3 LUT6=6 OBUF=1)
  Input Delay:            0.200ns
  Output Delay:           0.200ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock v_clk rise edge)      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.200     0.200    
    AM30                                              0.000     0.200 f  x_in[0] (IN)
                         net (fo=0)                   0.000     0.200    x_in[0]
    AM30                 IBUF (Prop_ibuf_I_O)         0.753     0.953 f  x_in_IBUF[0]_inst/O
                         net (fo=36, routed)          1.313     2.266    x_in_IBUF[0]
    SLICE_X43Y85         LUT1 (Prop_lut1_I0_O)        0.053     2.319 r  result_out_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.358     2.677    result_out_OBUF[3]_inst_i_5_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.346     3.023 r  result_out_OBUF[3]_inst_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.023    result_out_OBUF[3]_inst_i_3_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.179     3.202 f  result_out_OBUF[17]_inst_i_9/O[3]
                         net (fo=24, routed)          0.620     3.823    booth/pp01[8]
    SLICE_X41Y85         LUT4 (Prop_lut4_I3_O)        0.151     3.974 r  result_out_OBUF[15]_inst_i_82/O
                         net (fo=2, routed)           0.339     4.312    result_out_OBUF[15]_inst_i_82_n_0
    SLICE_X43Y86         LUT6 (Prop_lut6_I3_O)        0.169     4.481 r  result_out_OBUF[15]_inst_i_70/O
                         net (fo=3, routed)           0.603     5.084    result_out_OBUF[15]_inst_i_70_n_0
    SLICE_X44Y86         LUT3 (Prop_lut3_I0_O)        0.067     5.151 r  result_out_OBUF[15]_inst_i_34/O
                         net (fo=4, routed)           0.967     6.118    result_out_OBUF[15]_inst_i_34_n_0
    SLICE_X40Y85         LUT6 (Prop_lut6_I2_O)        0.170     6.288 r  result_out_OBUF[14]_inst_i_15/O
                         net (fo=2, routed)           0.566     6.854    result_out_OBUF[14]_inst_i_15_n_0
    SLICE_X45Y86         LUT5 (Prop_lut5_I4_O)        0.054     6.908 r  result_out_OBUF[14]_inst_i_9/O
                         net (fo=5, routed)           0.582     7.490    result_out_OBUF[14]_inst_i_9_n_0
    SLICE_X46Y86         LUT6 (Prop_lut6_I3_O)        0.165     7.655 f  result_out_OBUF[15]_inst_i_15/O
                         net (fo=2, routed)           0.588     8.242    result_out_OBUF[15]_inst_i_15_n_0
    SLICE_X46Y86         LUT4 (Prop_lut4_I2_O)        0.066     8.308 f  result_out_OBUF[15]_inst_i_5/O
                         net (fo=2, routed)           0.581     8.889    result_out_OBUF[15]_inst_i_5_n_0
    SLICE_X46Y86         LUT6 (Prop_lut6_I2_O)        0.168     9.057 f  result_out_OBUF[16]_inst_i_2/O
                         net (fo=6, routed)           0.449     9.506    result_out_OBUF[16]_inst_i_2_n_0
    SLICE_X46Y88         LUT5 (Prop_lut5_I0_O)        0.056     9.562 r  result_out_OBUF[19]_inst_i_6/O
                         net (fo=8, routed)           0.435     9.997    result_out_OBUF[19]_inst_i_6_n_0
    SLICE_X47Y91         LUT5 (Prop_lut5_I1_O)        0.168    10.165 f  result_out_OBUF[21]_inst_i_5/O
                         net (fo=3, routed)           0.570    10.735    result_out_OBUF[21]_inst_i_5_n_0
    SLICE_X47Y88         LUT6 (Prop_lut6_I3_O)        0.053    10.788 f  result_out_OBUF[31]_inst_i_8/O
                         net (fo=1, routed)           0.233    11.021    result_out_OBUF[31]_inst_i_8_n_0
    SLICE_X44Y88         LUT6 (Prop_lut6_I0_O)        0.053    11.074 r  result_out_OBUF[31]_inst_i_3/O
                         net (fo=7, routed)           0.603    11.677    result_out_OBUF[31]_inst_i_3_n_0
    SLICE_X36Y89         LUT3 (Prop_lut3_I0_O)        0.053    11.730 r  result_out_OBUF[25]_inst_i_1/O
                         net (fo=1, routed)           1.978    13.708    result_out_OBUF[25]
    AL30                 OBUF (Prop_obuf_I_O)         2.307    16.015 r  result_out_OBUF[25]_inst/O
                         net (fo=0)                   0.000    16.015    result_out[25]
    AL30                                                              r  result_out[25] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock v_clk rise edge)     20.000    20.000 r  
                         ideal clock network latency
                                                      0.000    20.000    
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.025    19.975    
                         output delay                -0.200    19.775    
  -------------------------------------------------------------------
                         required time                         19.775    
                         arrival time                         -16.015    
  -------------------------------------------------------------------
                         slack                                  3.760    

Slack (MET) :             3.762ns  (required time - arrival time)
  Source:                 x_in[0]
                            (input port clocked by v_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            result_out[26]
                            (output port clocked by v_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             v_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (v_clk rise@20.000ns - v_clk rise@0.000ns)
  Data Path Delay:        15.813ns  (logic 5.149ns (32.562%)  route 10.664ns (67.438%))
  Logic Levels:           18  (CARRY4=2 IBUF=1 LUT1=1 LUT3=1 LUT4=2 LUT5=4 LUT6=6 OBUF=1)
  Input Delay:            0.200ns
  Output Delay:           0.200ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock v_clk rise edge)      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.200     0.200    
    AM30                                              0.000     0.200 f  x_in[0] (IN)
                         net (fo=0)                   0.000     0.200    x_in[0]
    AM30                 IBUF (Prop_ibuf_I_O)         0.753     0.953 f  x_in_IBUF[0]_inst/O
                         net (fo=36, routed)          1.313     2.266    x_in_IBUF[0]
    SLICE_X43Y85         LUT1 (Prop_lut1_I0_O)        0.053     2.319 r  result_out_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.358     2.677    result_out_OBUF[3]_inst_i_5_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.346     3.023 r  result_out_OBUF[3]_inst_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.023    result_out_OBUF[3]_inst_i_3_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.179     3.202 f  result_out_OBUF[17]_inst_i_9/O[3]
                         net (fo=24, routed)          0.620     3.823    booth/pp01[8]
    SLICE_X41Y85         LUT4 (Prop_lut4_I3_O)        0.151     3.974 r  result_out_OBUF[15]_inst_i_82/O
                         net (fo=2, routed)           0.339     4.312    result_out_OBUF[15]_inst_i_82_n_0
    SLICE_X43Y86         LUT6 (Prop_lut6_I3_O)        0.169     4.481 r  result_out_OBUF[15]_inst_i_70/O
                         net (fo=3, routed)           0.603     5.084    result_out_OBUF[15]_inst_i_70_n_0
    SLICE_X44Y86         LUT3 (Prop_lut3_I0_O)        0.067     5.151 r  result_out_OBUF[15]_inst_i_34/O
                         net (fo=4, routed)           0.967     6.118    result_out_OBUF[15]_inst_i_34_n_0
    SLICE_X40Y85         LUT6 (Prop_lut6_I2_O)        0.170     6.288 r  result_out_OBUF[14]_inst_i_15/O
                         net (fo=2, routed)           0.566     6.854    result_out_OBUF[14]_inst_i_15_n_0
    SLICE_X45Y86         LUT5 (Prop_lut5_I4_O)        0.054     6.908 r  result_out_OBUF[14]_inst_i_9/O
                         net (fo=5, routed)           0.582     7.490    result_out_OBUF[14]_inst_i_9_n_0
    SLICE_X46Y86         LUT6 (Prop_lut6_I3_O)        0.165     7.655 f  result_out_OBUF[15]_inst_i_15/O
                         net (fo=2, routed)           0.588     8.242    result_out_OBUF[15]_inst_i_15_n_0
    SLICE_X46Y86         LUT4 (Prop_lut4_I2_O)        0.066     8.308 f  result_out_OBUF[15]_inst_i_5/O
                         net (fo=2, routed)           0.581     8.889    result_out_OBUF[15]_inst_i_5_n_0
    SLICE_X46Y86         LUT6 (Prop_lut6_I2_O)        0.168     9.057 f  result_out_OBUF[16]_inst_i_2/O
                         net (fo=6, routed)           0.449     9.506    result_out_OBUF[16]_inst_i_2_n_0
    SLICE_X46Y88         LUT5 (Prop_lut5_I0_O)        0.056     9.562 r  result_out_OBUF[19]_inst_i_6/O
                         net (fo=8, routed)           0.435     9.997    result_out_OBUF[19]_inst_i_6_n_0
    SLICE_X47Y91         LUT5 (Prop_lut5_I1_O)        0.168    10.165 f  result_out_OBUF[21]_inst_i_5/O
                         net (fo=3, routed)           0.570    10.735    result_out_OBUF[21]_inst_i_5_n_0
    SLICE_X47Y88         LUT6 (Prop_lut6_I3_O)        0.053    10.788 f  result_out_OBUF[31]_inst_i_8/O
                         net (fo=1, routed)           0.233    11.021    result_out_OBUF[31]_inst_i_8_n_0
    SLICE_X44Y88         LUT6 (Prop_lut6_I0_O)        0.053    11.074 r  result_out_OBUF[31]_inst_i_3/O
                         net (fo=7, routed)           0.603    11.677    result_out_OBUF[31]_inst_i_3_n_0
    SLICE_X36Y89         LUT5 (Prop_lut5_I0_O)        0.056    11.733 r  result_out_OBUF[26]_inst_i_1/O
                         net (fo=1, routed)           1.858    13.591    result_out_OBUF[26]
    AL29                 OBUF (Prop_obuf_I_O)         2.422    16.013 r  result_out_OBUF[26]_inst/O
                         net (fo=0)                   0.000    16.013    result_out[26]
    AL29                                                              r  result_out[26] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock v_clk rise edge)     20.000    20.000 r  
                         ideal clock network latency
                                                      0.000    20.000    
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.025    19.975    
                         output delay                -0.200    19.775    
  -------------------------------------------------------------------
                         required time                         19.775    
                         arrival time                         -16.013    
  -------------------------------------------------------------------
                         slack                                  3.762    

Slack (MET) :             3.768ns  (required time - arrival time)
  Source:                 x_in[0]
                            (input port clocked by v_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            result_out[28]
                            (output port clocked by v_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             v_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (v_clk rise@20.000ns - v_clk rise@0.000ns)
  Data Path Delay:        15.807ns  (logic 5.056ns (31.984%)  route 10.751ns (68.016%))
  Logic Levels:           18  (CARRY4=2 IBUF=1 LUT1=1 LUT3=1 LUT4=2 LUT5=4 LUT6=6 OBUF=1)
  Input Delay:            0.200ns
  Output Delay:           0.200ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock v_clk rise edge)      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.200     0.200    
    AM30                                              0.000     0.200 f  x_in[0] (IN)
                         net (fo=0)                   0.000     0.200    x_in[0]
    AM30                 IBUF (Prop_ibuf_I_O)         0.753     0.953 f  x_in_IBUF[0]_inst/O
                         net (fo=36, routed)          1.313     2.266    x_in_IBUF[0]
    SLICE_X43Y85         LUT1 (Prop_lut1_I0_O)        0.053     2.319 r  result_out_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.358     2.677    result_out_OBUF[3]_inst_i_5_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.346     3.023 r  result_out_OBUF[3]_inst_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.023    result_out_OBUF[3]_inst_i_3_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.179     3.202 f  result_out_OBUF[17]_inst_i_9/O[3]
                         net (fo=24, routed)          0.620     3.823    booth/pp01[8]
    SLICE_X41Y85         LUT4 (Prop_lut4_I3_O)        0.151     3.974 r  result_out_OBUF[15]_inst_i_82/O
                         net (fo=2, routed)           0.339     4.312    result_out_OBUF[15]_inst_i_82_n_0
    SLICE_X43Y86         LUT6 (Prop_lut6_I3_O)        0.169     4.481 r  result_out_OBUF[15]_inst_i_70/O
                         net (fo=3, routed)           0.603     5.084    result_out_OBUF[15]_inst_i_70_n_0
    SLICE_X44Y86         LUT3 (Prop_lut3_I0_O)        0.067     5.151 r  result_out_OBUF[15]_inst_i_34/O
                         net (fo=4, routed)           0.967     6.118    result_out_OBUF[15]_inst_i_34_n_0
    SLICE_X40Y85         LUT6 (Prop_lut6_I2_O)        0.170     6.288 r  result_out_OBUF[14]_inst_i_15/O
                         net (fo=2, routed)           0.566     6.854    result_out_OBUF[14]_inst_i_15_n_0
    SLICE_X45Y86         LUT5 (Prop_lut5_I4_O)        0.054     6.908 r  result_out_OBUF[14]_inst_i_9/O
                         net (fo=5, routed)           0.582     7.490    result_out_OBUF[14]_inst_i_9_n_0
    SLICE_X46Y86         LUT6 (Prop_lut6_I3_O)        0.165     7.655 f  result_out_OBUF[15]_inst_i_15/O
                         net (fo=2, routed)           0.588     8.242    result_out_OBUF[15]_inst_i_15_n_0
    SLICE_X46Y86         LUT4 (Prop_lut4_I2_O)        0.066     8.308 f  result_out_OBUF[15]_inst_i_5/O
                         net (fo=2, routed)           0.581     8.889    result_out_OBUF[15]_inst_i_5_n_0
    SLICE_X46Y86         LUT6 (Prop_lut6_I2_O)        0.168     9.057 f  result_out_OBUF[16]_inst_i_2/O
                         net (fo=6, routed)           0.449     9.506    result_out_OBUF[16]_inst_i_2_n_0
    SLICE_X46Y88         LUT5 (Prop_lut5_I0_O)        0.056     9.562 r  result_out_OBUF[19]_inst_i_6/O
                         net (fo=8, routed)           0.435     9.997    result_out_OBUF[19]_inst_i_6_n_0
    SLICE_X47Y91         LUT5 (Prop_lut5_I1_O)        0.168    10.165 f  result_out_OBUF[21]_inst_i_5/O
                         net (fo=3, routed)           0.570    10.735    result_out_OBUF[21]_inst_i_5_n_0
    SLICE_X47Y88         LUT6 (Prop_lut6_I3_O)        0.053    10.788 f  result_out_OBUF[31]_inst_i_8/O
                         net (fo=1, routed)           0.233    11.021    result_out_OBUF[31]_inst_i_8_n_0
    SLICE_X44Y88         LUT6 (Prop_lut6_I0_O)        0.053    11.074 r  result_out_OBUF[31]_inst_i_3/O
                         net (fo=7, routed)           0.639    11.713    result_out_OBUF[31]_inst_i_3_n_0
    SLICE_X36Y90         LUT5 (Prop_lut5_I1_O)        0.053    11.766 r  result_out_OBUF[28]_inst_i_1/O
                         net (fo=1, routed)           1.909    13.675    result_out_OBUF[28]
    AL31                 OBUF (Prop_obuf_I_O)         2.332    16.007 r  result_out_OBUF[28]_inst/O
                         net (fo=0)                   0.000    16.007    result_out[28]
    AL31                                                              r  result_out[28] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock v_clk rise edge)     20.000    20.000 r  
                         ideal clock network latency
                                                      0.000    20.000    
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.025    19.975    
                         output delay                -0.200    19.775    
  -------------------------------------------------------------------
                         required time                         19.775    
                         arrival time                         -16.007    
  -------------------------------------------------------------------
                         slack                                  3.768    

Slack (MET) :             3.942ns  (required time - arrival time)
  Source:                 x_in[0]
                            (input port clocked by v_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            result_out[24]
                            (output port clocked by v_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             v_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (v_clk rise@20.000ns - v_clk rise@0.000ns)
  Data Path Delay:        15.633ns  (logic 5.147ns (32.927%)  route 10.485ns (67.073%))
  Logic Levels:           18  (CARRY4=2 IBUF=1 LUT1=1 LUT3=2 LUT4=2 LUT5=3 LUT6=6 OBUF=1)
  Input Delay:            0.200ns
  Output Delay:           0.200ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock v_clk rise edge)      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.200     0.200    
    AM30                                              0.000     0.200 f  x_in[0] (IN)
                         net (fo=0)                   0.000     0.200    x_in[0]
    AM30                 IBUF (Prop_ibuf_I_O)         0.753     0.953 f  x_in_IBUF[0]_inst/O
                         net (fo=36, routed)          1.313     2.266    x_in_IBUF[0]
    SLICE_X43Y85         LUT1 (Prop_lut1_I0_O)        0.053     2.319 r  result_out_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.358     2.677    result_out_OBUF[3]_inst_i_5_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.346     3.023 r  result_out_OBUF[3]_inst_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.023    result_out_OBUF[3]_inst_i_3_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.179     3.202 f  result_out_OBUF[17]_inst_i_9/O[3]
                         net (fo=24, routed)          0.620     3.823    booth/pp01[8]
    SLICE_X41Y85         LUT4 (Prop_lut4_I3_O)        0.151     3.974 r  result_out_OBUF[15]_inst_i_82/O
                         net (fo=2, routed)           0.339     4.312    result_out_OBUF[15]_inst_i_82_n_0
    SLICE_X43Y86         LUT6 (Prop_lut6_I3_O)        0.169     4.481 r  result_out_OBUF[15]_inst_i_70/O
                         net (fo=3, routed)           0.603     5.084    result_out_OBUF[15]_inst_i_70_n_0
    SLICE_X44Y86         LUT3 (Prop_lut3_I0_O)        0.067     5.151 r  result_out_OBUF[15]_inst_i_34/O
                         net (fo=4, routed)           0.967     6.118    result_out_OBUF[15]_inst_i_34_n_0
    SLICE_X40Y85         LUT6 (Prop_lut6_I2_O)        0.170     6.288 r  result_out_OBUF[14]_inst_i_15/O
                         net (fo=2, routed)           0.566     6.854    result_out_OBUF[14]_inst_i_15_n_0
    SLICE_X45Y86         LUT5 (Prop_lut5_I4_O)        0.054     6.908 r  result_out_OBUF[14]_inst_i_9/O
                         net (fo=5, routed)           0.582     7.490    result_out_OBUF[14]_inst_i_9_n_0
    SLICE_X46Y86         LUT6 (Prop_lut6_I3_O)        0.165     7.655 f  result_out_OBUF[15]_inst_i_15/O
                         net (fo=2, routed)           0.588     8.242    result_out_OBUF[15]_inst_i_15_n_0
    SLICE_X46Y86         LUT4 (Prop_lut4_I2_O)        0.066     8.308 f  result_out_OBUF[15]_inst_i_5/O
                         net (fo=2, routed)           0.581     8.889    result_out_OBUF[15]_inst_i_5_n_0
    SLICE_X46Y86         LUT6 (Prop_lut6_I2_O)        0.168     9.057 f  result_out_OBUF[16]_inst_i_2/O
                         net (fo=6, routed)           0.449     9.506    result_out_OBUF[16]_inst_i_2_n_0
    SLICE_X46Y88         LUT5 (Prop_lut5_I0_O)        0.056     9.562 r  result_out_OBUF[19]_inst_i_6/O
                         net (fo=8, routed)           0.545    10.106    result_out_OBUF[19]_inst_i_6_n_0
    SLICE_X47Y89         LUT6 (Prop_lut6_I2_O)        0.168    10.274 r  result_out_OBUF[21]_inst_i_2/O
                         net (fo=3, routed)           0.517    10.792    result_out_OBUF[21]_inst_i_2_n_0
    SLICE_X47Y88         LUT5 (Prop_lut5_I0_O)        0.065    10.857 r  result_out_OBUF[23]_inst_i_3/O
                         net (fo=3, routed)           0.343    11.200    result_out_OBUF[23]_inst_i_3_n_0
    SLICE_X44Y87         LUT6 (Prop_lut6_I0_O)        0.170    11.370 r  result_out_OBUF[24]_inst_i_2/O
                         net (fo=1, routed)           0.306    11.676    result_out_OBUF[24]_inst_i_2_n_0
    SLICE_X44Y87         LUT3 (Prop_lut3_I0_O)        0.053    11.729 r  result_out_OBUF[24]_inst_i_1/O
                         net (fo=1, routed)           1.809    13.538    result_out_OBUF[24]
    AK28                 OBUF (Prop_obuf_I_O)         2.295    15.833 r  result_out_OBUF[24]_inst/O
                         net (fo=0)                   0.000    15.833    result_out[24]
    AK28                                                              r  result_out[24] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock v_clk rise edge)     20.000    20.000 r  
                         ideal clock network latency
                                                      0.000    20.000    
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.025    19.975    
                         output delay                -0.200    19.775    
  -------------------------------------------------------------------
                         required time                         19.775    
                         arrival time                         -15.833    
  -------------------------------------------------------------------
                         slack                                  3.942    

Slack (MET) :             3.956ns  (required time - arrival time)
  Source:                 x_in[0]
                            (input port clocked by v_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            result_out[27]
                            (output port clocked by v_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             v_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (v_clk rise@20.000ns - v_clk rise@0.000ns)
  Data Path Delay:        15.619ns  (logic 5.052ns (32.348%)  route 10.567ns (67.652%))
  Logic Levels:           18  (CARRY4=2 IBUF=1 LUT1=1 LUT3=1 LUT4=2 LUT5=3 LUT6=7 OBUF=1)
  Input Delay:            0.200ns
  Output Delay:           0.200ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock v_clk rise edge)      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.200     0.200    
    AM30                                              0.000     0.200 f  x_in[0] (IN)
                         net (fo=0)                   0.000     0.200    x_in[0]
    AM30                 IBUF (Prop_ibuf_I_O)         0.753     0.953 f  x_in_IBUF[0]_inst/O
                         net (fo=36, routed)          1.313     2.266    x_in_IBUF[0]
    SLICE_X43Y85         LUT1 (Prop_lut1_I0_O)        0.053     2.319 r  result_out_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.358     2.677    result_out_OBUF[3]_inst_i_5_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.346     3.023 r  result_out_OBUF[3]_inst_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.023    result_out_OBUF[3]_inst_i_3_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.179     3.202 f  result_out_OBUF[17]_inst_i_9/O[3]
                         net (fo=24, routed)          0.620     3.823    booth/pp01[8]
    SLICE_X41Y85         LUT4 (Prop_lut4_I3_O)        0.151     3.974 r  result_out_OBUF[15]_inst_i_82/O
                         net (fo=2, routed)           0.339     4.312    result_out_OBUF[15]_inst_i_82_n_0
    SLICE_X43Y86         LUT6 (Prop_lut6_I3_O)        0.169     4.481 r  result_out_OBUF[15]_inst_i_70/O
                         net (fo=3, routed)           0.603     5.084    result_out_OBUF[15]_inst_i_70_n_0
    SLICE_X44Y86         LUT3 (Prop_lut3_I0_O)        0.067     5.151 r  result_out_OBUF[15]_inst_i_34/O
                         net (fo=4, routed)           0.967     6.118    result_out_OBUF[15]_inst_i_34_n_0
    SLICE_X40Y85         LUT6 (Prop_lut6_I2_O)        0.170     6.288 r  result_out_OBUF[14]_inst_i_15/O
                         net (fo=2, routed)           0.566     6.854    result_out_OBUF[14]_inst_i_15_n_0
    SLICE_X45Y86         LUT5 (Prop_lut5_I4_O)        0.054     6.908 r  result_out_OBUF[14]_inst_i_9/O
                         net (fo=5, routed)           0.582     7.490    result_out_OBUF[14]_inst_i_9_n_0
    SLICE_X46Y86         LUT6 (Prop_lut6_I3_O)        0.165     7.655 f  result_out_OBUF[15]_inst_i_15/O
                         net (fo=2, routed)           0.588     8.242    result_out_OBUF[15]_inst_i_15_n_0
    SLICE_X46Y86         LUT4 (Prop_lut4_I2_O)        0.066     8.308 f  result_out_OBUF[15]_inst_i_5/O
                         net (fo=2, routed)           0.581     8.889    result_out_OBUF[15]_inst_i_5_n_0
    SLICE_X46Y86         LUT6 (Prop_lut6_I2_O)        0.168     9.057 f  result_out_OBUF[16]_inst_i_2/O
                         net (fo=6, routed)           0.449     9.506    result_out_OBUF[16]_inst_i_2_n_0
    SLICE_X46Y88         LUT5 (Prop_lut5_I0_O)        0.056     9.562 r  result_out_OBUF[19]_inst_i_6/O
                         net (fo=8, routed)           0.435     9.997    result_out_OBUF[19]_inst_i_6_n_0
    SLICE_X47Y91         LUT5 (Prop_lut5_I1_O)        0.168    10.165 f  result_out_OBUF[21]_inst_i_5/O
                         net (fo=3, routed)           0.570    10.735    result_out_OBUF[21]_inst_i_5_n_0
    SLICE_X47Y88         LUT6 (Prop_lut6_I3_O)        0.053    10.788 f  result_out_OBUF[31]_inst_i_8/O
                         net (fo=1, routed)           0.233    11.021    result_out_OBUF[31]_inst_i_8_n_0
    SLICE_X44Y88         LUT6 (Prop_lut6_I0_O)        0.053    11.074 r  result_out_OBUF[31]_inst_i_3/O
                         net (fo=7, routed)           0.608    11.682    result_out_OBUF[31]_inst_i_3_n_0
    SLICE_X36Y89         LUT6 (Prop_lut6_I4_O)        0.053    11.735 r  result_out_OBUF[27]_inst_i_1/O
                         net (fo=1, routed)           1.756    13.490    result_out_OBUF[27]
    AM31                 OBUF (Prop_obuf_I_O)         2.329    15.819 r  result_out_OBUF[27]_inst/O
                         net (fo=0)                   0.000    15.819    result_out[27]
    AM31                                                              r  result_out[27] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock v_clk rise edge)     20.000    20.000 r  
                         ideal clock network latency
                                                      0.000    20.000    
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.025    19.975    
                         output delay                -0.200    19.775    
  -------------------------------------------------------------------
                         required time                         19.775    
                         arrival time                         -15.819    
  -------------------------------------------------------------------
                         slack                                  3.956    

Slack (MET) :             3.984ns  (required time - arrival time)
  Source:                 x_in[0]
                            (input port clocked by v_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            result_out[30]
                            (output port clocked by v_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             v_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (v_clk rise@20.000ns - v_clk rise@0.000ns)
  Data Path Delay:        15.591ns  (logic 5.032ns (32.272%)  route 10.560ns (67.728%))
  Logic Levels:           18  (CARRY4=2 IBUF=1 LUT1=1 LUT3=1 LUT4=2 LUT5=3 LUT6=7 OBUF=1)
  Input Delay:            0.200ns
  Output Delay:           0.200ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock v_clk rise edge)      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.200     0.200    
    AM30                                              0.000     0.200 f  x_in[0] (IN)
                         net (fo=0)                   0.000     0.200    x_in[0]
    AM30                 IBUF (Prop_ibuf_I_O)         0.753     0.953 f  x_in_IBUF[0]_inst/O
                         net (fo=36, routed)          1.313     2.266    x_in_IBUF[0]
    SLICE_X43Y85         LUT1 (Prop_lut1_I0_O)        0.053     2.319 r  result_out_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.358     2.677    result_out_OBUF[3]_inst_i_5_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.346     3.023 r  result_out_OBUF[3]_inst_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.023    result_out_OBUF[3]_inst_i_3_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.179     3.202 f  result_out_OBUF[17]_inst_i_9/O[3]
                         net (fo=24, routed)          0.620     3.823    booth/pp01[8]
    SLICE_X41Y85         LUT4 (Prop_lut4_I3_O)        0.151     3.974 r  result_out_OBUF[15]_inst_i_82/O
                         net (fo=2, routed)           0.339     4.312    result_out_OBUF[15]_inst_i_82_n_0
    SLICE_X43Y86         LUT6 (Prop_lut6_I3_O)        0.169     4.481 r  result_out_OBUF[15]_inst_i_70/O
                         net (fo=3, routed)           0.603     5.084    result_out_OBUF[15]_inst_i_70_n_0
    SLICE_X44Y86         LUT3 (Prop_lut3_I0_O)        0.067     5.151 r  result_out_OBUF[15]_inst_i_34/O
                         net (fo=4, routed)           0.967     6.118    result_out_OBUF[15]_inst_i_34_n_0
    SLICE_X40Y85         LUT6 (Prop_lut6_I2_O)        0.170     6.288 r  result_out_OBUF[14]_inst_i_15/O
                         net (fo=2, routed)           0.566     6.854    result_out_OBUF[14]_inst_i_15_n_0
    SLICE_X45Y86         LUT5 (Prop_lut5_I4_O)        0.054     6.908 r  result_out_OBUF[14]_inst_i_9/O
                         net (fo=5, routed)           0.582     7.490    result_out_OBUF[14]_inst_i_9_n_0
    SLICE_X46Y86         LUT6 (Prop_lut6_I3_O)        0.165     7.655 f  result_out_OBUF[15]_inst_i_15/O
                         net (fo=2, routed)           0.588     8.242    result_out_OBUF[15]_inst_i_15_n_0
    SLICE_X46Y86         LUT4 (Prop_lut4_I2_O)        0.066     8.308 f  result_out_OBUF[15]_inst_i_5/O
                         net (fo=2, routed)           0.581     8.889    result_out_OBUF[15]_inst_i_5_n_0
    SLICE_X46Y86         LUT6 (Prop_lut6_I2_O)        0.168     9.057 f  result_out_OBUF[16]_inst_i_2/O
                         net (fo=6, routed)           0.449     9.506    result_out_OBUF[16]_inst_i_2_n_0
    SLICE_X46Y88         LUT5 (Prop_lut5_I0_O)        0.056     9.562 r  result_out_OBUF[19]_inst_i_6/O
                         net (fo=8, routed)           0.435     9.997    result_out_OBUF[19]_inst_i_6_n_0
    SLICE_X47Y91         LUT5 (Prop_lut5_I1_O)        0.168    10.165 f  result_out_OBUF[21]_inst_i_5/O
                         net (fo=3, routed)           0.570    10.735    result_out_OBUF[21]_inst_i_5_n_0
    SLICE_X47Y88         LUT6 (Prop_lut6_I3_O)        0.053    10.788 f  result_out_OBUF[31]_inst_i_8/O
                         net (fo=1, routed)           0.233    11.021    result_out_OBUF[31]_inst_i_8_n_0
    SLICE_X44Y88         LUT6 (Prop_lut6_I0_O)        0.053    11.074 r  result_out_OBUF[31]_inst_i_3/O
                         net (fo=7, routed)           0.594    11.668    result_out_OBUF[31]_inst_i_3_n_0
    SLICE_X37Y89         LUT6 (Prop_lut6_I3_O)        0.053    11.721 r  result_out_OBUF[30]_inst_i_1/O
                         net (fo=1, routed)           1.763    13.483    result_out_OBUF[30]
    AJ29                 OBUF (Prop_obuf_I_O)         2.308    15.791 r  result_out_OBUF[30]_inst/O
                         net (fo=0)                   0.000    15.791    result_out[30]
    AJ29                                                              r  result_out[30] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock v_clk rise edge)     20.000    20.000 r  
                         ideal clock network latency
                                                      0.000    20.000    
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.025    19.975    
                         output delay                -0.200    19.775    
  -------------------------------------------------------------------
                         required time                         19.775    
                         arrival time                         -15.791    
  -------------------------------------------------------------------
                         slack                                  3.984    

Slack (MET) :             4.388ns  (required time - arrival time)
  Source:                 x_in[0]
                            (input port clocked by v_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            result_out[22]
                            (output port clocked by v_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             v_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (v_clk rise@20.000ns - v_clk rise@0.000ns)
  Data Path Delay:        15.187ns  (logic 5.092ns (33.532%)  route 10.094ns (66.468%))
  Logic Levels:           17  (CARRY4=2 IBUF=1 LUT1=1 LUT3=2 LUT4=2 LUT5=3 LUT6=5 OBUF=1)
  Input Delay:            0.200ns
  Output Delay:           0.200ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock v_clk rise edge)      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.200     0.200    
    AM30                                              0.000     0.200 f  x_in[0] (IN)
                         net (fo=0)                   0.000     0.200    x_in[0]
    AM30                 IBUF (Prop_ibuf_I_O)         0.753     0.953 f  x_in_IBUF[0]_inst/O
                         net (fo=36, routed)          1.313     2.266    x_in_IBUF[0]
    SLICE_X43Y85         LUT1 (Prop_lut1_I0_O)        0.053     2.319 r  result_out_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.358     2.677    result_out_OBUF[3]_inst_i_5_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.346     3.023 r  result_out_OBUF[3]_inst_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.023    result_out_OBUF[3]_inst_i_3_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.179     3.202 f  result_out_OBUF[17]_inst_i_9/O[3]
                         net (fo=24, routed)          0.620     3.823    booth/pp01[8]
    SLICE_X41Y85         LUT4 (Prop_lut4_I3_O)        0.151     3.974 r  result_out_OBUF[15]_inst_i_82/O
                         net (fo=2, routed)           0.339     4.312    result_out_OBUF[15]_inst_i_82_n_0
    SLICE_X43Y86         LUT6 (Prop_lut6_I3_O)        0.169     4.481 r  result_out_OBUF[15]_inst_i_70/O
                         net (fo=3, routed)           0.603     5.084    result_out_OBUF[15]_inst_i_70_n_0
    SLICE_X44Y86         LUT3 (Prop_lut3_I0_O)        0.067     5.151 r  result_out_OBUF[15]_inst_i_34/O
                         net (fo=4, routed)           0.967     6.118    result_out_OBUF[15]_inst_i_34_n_0
    SLICE_X40Y85         LUT6 (Prop_lut6_I2_O)        0.170     6.288 r  result_out_OBUF[14]_inst_i_15/O
                         net (fo=2, routed)           0.566     6.854    result_out_OBUF[14]_inst_i_15_n_0
    SLICE_X45Y86         LUT5 (Prop_lut5_I4_O)        0.054     6.908 r  result_out_OBUF[14]_inst_i_9/O
                         net (fo=5, routed)           0.582     7.490    result_out_OBUF[14]_inst_i_9_n_0
    SLICE_X46Y86         LUT6 (Prop_lut6_I3_O)        0.165     7.655 f  result_out_OBUF[15]_inst_i_15/O
                         net (fo=2, routed)           0.588     8.242    result_out_OBUF[15]_inst_i_15_n_0
    SLICE_X46Y86         LUT4 (Prop_lut4_I2_O)        0.066     8.308 f  result_out_OBUF[15]_inst_i_5/O
                         net (fo=2, routed)           0.581     8.889    result_out_OBUF[15]_inst_i_5_n_0
    SLICE_X46Y86         LUT6 (Prop_lut6_I2_O)        0.168     9.057 f  result_out_OBUF[16]_inst_i_2/O
                         net (fo=6, routed)           0.449     9.506    result_out_OBUF[16]_inst_i_2_n_0
    SLICE_X46Y88         LUT5 (Prop_lut5_I0_O)        0.056     9.562 r  result_out_OBUF[19]_inst_i_6/O
                         net (fo=8, routed)           0.545    10.106    result_out_OBUF[19]_inst_i_6_n_0
    SLICE_X47Y89         LUT6 (Prop_lut6_I2_O)        0.168    10.274 r  result_out_OBUF[21]_inst_i_2/O
                         net (fo=3, routed)           0.517    10.792    result_out_OBUF[21]_inst_i_2_n_0
    SLICE_X47Y88         LUT5 (Prop_lut5_I0_O)        0.065    10.857 r  result_out_OBUF[23]_inst_i_3/O
                         net (fo=3, routed)           0.240    11.096    result_out_OBUF[23]_inst_i_3_n_0
    SLICE_X47Y87         LUT3 (Prop_lut3_I0_O)        0.170    11.266 r  result_out_OBUF[22]_inst_i_1/O
                         net (fo=1, routed)           1.828    13.094    result_out_OBUF[22]
    AK26                 OBUF (Prop_obuf_I_O)         2.293    15.387 r  result_out_OBUF[22]_inst/O
                         net (fo=0)                   0.000    15.387    result_out[22]
    AK26                                                              r  result_out[22] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock v_clk rise edge)     20.000    20.000 r  
                         ideal clock network latency
                                                      0.000    20.000    
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.025    19.975    
                         output delay                -0.200    19.775    
  -------------------------------------------------------------------
                         required time                         19.775    
                         arrival time                         -15.387    
  -------------------------------------------------------------------
                         slack                                  4.388    

Slack (MET) :             4.407ns  (required time - arrival time)
  Source:                 x_in[0]
                            (input port clocked by v_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            result_out[23]
                            (output port clocked by v_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             v_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (v_clk rise@20.000ns - v_clk rise@0.000ns)
  Data Path Delay:        15.168ns  (logic 5.094ns (33.585%)  route 10.073ns (66.415%))
  Logic Levels:           17  (CARRY4=2 IBUF=1 LUT1=1 LUT3=1 LUT4=2 LUT5=3 LUT6=6 OBUF=1)
  Input Delay:            0.200ns
  Output Delay:           0.200ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock v_clk rise edge)      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.200     0.200    
    AM30                                              0.000     0.200 f  x_in[0] (IN)
                         net (fo=0)                   0.000     0.200    x_in[0]
    AM30                 IBUF (Prop_ibuf_I_O)         0.753     0.953 f  x_in_IBUF[0]_inst/O
                         net (fo=36, routed)          1.313     2.266    x_in_IBUF[0]
    SLICE_X43Y85         LUT1 (Prop_lut1_I0_O)        0.053     2.319 r  result_out_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.358     2.677    result_out_OBUF[3]_inst_i_5_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.346     3.023 r  result_out_OBUF[3]_inst_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.023    result_out_OBUF[3]_inst_i_3_n_0
    SLICE_X43Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.179     3.202 f  result_out_OBUF[17]_inst_i_9/O[3]
                         net (fo=24, routed)          0.620     3.823    booth/pp01[8]
    SLICE_X41Y85         LUT4 (Prop_lut4_I3_O)        0.151     3.974 r  result_out_OBUF[15]_inst_i_82/O
                         net (fo=2, routed)           0.339     4.312    result_out_OBUF[15]_inst_i_82_n_0
    SLICE_X43Y86         LUT6 (Prop_lut6_I3_O)        0.169     4.481 r  result_out_OBUF[15]_inst_i_70/O
                         net (fo=3, routed)           0.603     5.084    result_out_OBUF[15]_inst_i_70_n_0
    SLICE_X44Y86         LUT3 (Prop_lut3_I0_O)        0.067     5.151 r  result_out_OBUF[15]_inst_i_34/O
                         net (fo=4, routed)           0.967     6.118    result_out_OBUF[15]_inst_i_34_n_0
    SLICE_X40Y85         LUT6 (Prop_lut6_I2_O)        0.170     6.288 r  result_out_OBUF[14]_inst_i_15/O
                         net (fo=2, routed)           0.566     6.854    result_out_OBUF[14]_inst_i_15_n_0
    SLICE_X45Y86         LUT5 (Prop_lut5_I4_O)        0.054     6.908 r  result_out_OBUF[14]_inst_i_9/O
                         net (fo=5, routed)           0.582     7.490    result_out_OBUF[14]_inst_i_9_n_0
    SLICE_X46Y86         LUT6 (Prop_lut6_I3_O)        0.165     7.655 f  result_out_OBUF[15]_inst_i_15/O
                         net (fo=2, routed)           0.588     8.242    result_out_OBUF[15]_inst_i_15_n_0
    SLICE_X46Y86         LUT4 (Prop_lut4_I2_O)        0.066     8.308 f  result_out_OBUF[15]_inst_i_5/O
                         net (fo=2, routed)           0.581     8.889    result_out_OBUF[15]_inst_i_5_n_0
    SLICE_X46Y86         LUT6 (Prop_lut6_I2_O)        0.168     9.057 f  result_out_OBUF[16]_inst_i_2/O
                         net (fo=6, routed)           0.449     9.506    result_out_OBUF[16]_inst_i_2_n_0
    SLICE_X46Y88         LUT5 (Prop_lut5_I0_O)        0.056     9.562 r  result_out_OBUF[19]_inst_i_6/O
                         net (fo=8, routed)           0.545    10.106    result_out_OBUF[19]_inst_i_6_n_0
    SLICE_X47Y89         LUT6 (Prop_lut6_I2_O)        0.168    10.274 r  result_out_OBUF[21]_inst_i_2/O
                         net (fo=3, routed)           0.517    10.792    result_out_OBUF[21]_inst_i_2_n_0
    SLICE_X47Y88         LUT5 (Prop_lut5_I0_O)        0.065    10.857 r  result_out_OBUF[23]_inst_i_3/O
                         net (fo=3, routed)           0.343    11.200    result_out_OBUF[23]_inst_i_3_n_0
    SLICE_X44Y87         LUT6 (Prop_lut6_I1_O)        0.170    11.370 r  result_out_OBUF[23]_inst_i_1/O
                         net (fo=1, routed)           1.703    13.073    result_out_OBUF[23]
    AL28                 OBUF (Prop_obuf_I_O)         2.294    15.368 r  result_out_OBUF[23]_inst/O
                         net (fo=0)                   0.000    15.368    result_out[23]
    AL28                                                              r  result_out[23] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock v_clk rise edge)     20.000    20.000 r  
                         ideal clock network latency
                                                      0.000    20.000    
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.025    19.975    
                         output delay                -0.200    19.775    
  -------------------------------------------------------------------
                         required time                         19.775    
                         arrival time                         -15.368    
  -------------------------------------------------------------------
                         slack                                  4.407    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.131ns  (arrival time - required time)
  Source:                 x_in[0]
                            (input port clocked by v_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            result_out[1]
                            (output port clocked by v_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             v_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (v_clk rise@0.000ns - v_clk rise@0.000ns)
  Data Path Delay:        2.756ns  (logic 1.315ns (47.691%)  route 1.442ns (52.309%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)
  Input Delay:            0.200ns
  Output Delay:           0.200ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock v_clk rise edge)      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.200     0.200    
    AM30                                              0.000     0.200 r  x_in[0] (IN)
                         net (fo=0)                   0.000     0.200    x_in[0]
    AM30                 IBUF (Prop_ibuf_I_O)         0.153     0.353 r  x_in_IBUF[0]_inst/O
                         net (fo=36, routed)          0.645     0.998    x_in_IBUF[0]
    SLICE_X47Y81         LUT4 (Prop_lut4_I1_O)        0.028     1.026 r  result_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.797     1.823    result_out_OBUF[1]
    AP27                 OBUF (Prop_obuf_I_O)         1.133     2.956 r  result_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.956    result_out[1]
    AP27                                                              r  result_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock v_clk rise edge)      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.200    -0.175    
  -------------------------------------------------------------------
                         required time                          0.175    
                         arrival time                           2.956    
  -------------------------------------------------------------------
                         slack                                  3.131    

Slack (MET) :             3.139ns  (arrival time - required time)
  Source:                 x_in[0]
                            (input port clocked by v_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            result_out[3]
                            (output port clocked by v_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             v_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (v_clk rise@0.000ns - v_clk rise@0.000ns)
  Data Path Delay:        2.764ns  (logic 1.317ns (47.656%)  route 1.447ns (52.344%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)
  Input Delay:            0.200ns
  Output Delay:           0.200ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock v_clk rise edge)      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.200     0.200    
    AM30                                              0.000     0.200 r  x_in[0] (IN)
                         net (fo=0)                   0.000     0.200    x_in[0]
    AM30                 IBUF (Prop_ibuf_I_O)         0.153     0.353 r  x_in_IBUF[0]_inst/O
                         net (fo=36, routed)          0.586     0.939    x_in_IBUF[0]
    SLICE_X46Y81         LUT6 (Prop_lut6_I4_O)        0.028     0.967 r  result_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.861     1.828    result_out_OBUF[3]
    AP26                 OBUF (Prop_obuf_I_O)         1.136     2.964 r  result_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.964    result_out[3]
    AP26                                                              r  result_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock v_clk rise edge)      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.200    -0.175    
  -------------------------------------------------------------------
                         required time                          0.175    
                         arrival time                           2.964    
  -------------------------------------------------------------------
                         slack                                  3.139    

Slack (MET) :             3.162ns  (arrival time - required time)
  Source:                 x_in[0]
                            (input port clocked by v_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            result_out[4]
                            (output port clocked by v_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             v_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (v_clk rise@0.000ns - v_clk rise@0.000ns)
  Data Path Delay:        2.787ns  (logic 1.348ns (48.350%)  route 1.440ns (51.650%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=1 OBUF=1)
  Input Delay:            0.200ns
  Output Delay:           0.200ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock v_clk rise edge)      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.200     0.200    
    AM30                                              0.000     0.200 f  x_in[0] (IN)
                         net (fo=0)                   0.000     0.200    x_in[0]
    AM30                 IBUF (Prop_ibuf_I_O)         0.153     0.353 f  x_in_IBUF[0]_inst/O
                         net (fo=36, routed)          0.474     0.827    x_in_IBUF[0]
    SLICE_X46Y81         LUT6 (Prop_lut6_I5_O)        0.028     0.855 r  result_out_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.124     0.979    result_out_OBUF[4]_inst_i_2_n_0
    SLICE_X46Y81         LUT2 (Prop_lut2_I0_O)        0.028     1.007 r  result_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.842     1.849    result_out_OBUF[4]
    AP25                 OBUF (Prop_obuf_I_O)         1.138     2.987 r  result_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.987    result_out[4]
    AP25                                                              r  result_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock v_clk rise edge)      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.200    -0.175    
  -------------------------------------------------------------------
                         required time                          0.175    
                         arrival time                           2.987    
  -------------------------------------------------------------------
                         slack                                  3.162    

Slack (MET) :             3.176ns  (arrival time - required time)
  Source:                 x_in[0]
                            (input port clocked by v_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            result_out[2]
                            (output port clocked by v_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             v_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (v_clk rise@0.000ns - v_clk rise@0.000ns)
  Data Path Delay:        2.801ns  (logic 1.321ns (47.166%)  route 1.480ns (52.834%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)
  Input Delay:            0.200ns
  Output Delay:           0.200ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock v_clk rise edge)      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.200     0.200    
    AM30                                              0.000     0.200 r  x_in[0] (IN)
                         net (fo=0)                   0.000     0.200    x_in[0]
    AM30                 IBUF (Prop_ibuf_I_O)         0.153     0.353 r  x_in_IBUF[0]_inst/O
                         net (fo=36, routed)          0.644     0.997    x_in_IBUF[0]
    SLICE_X47Y81         LUT5 (Prop_lut5_I0_O)        0.028     1.025 r  result_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.836     1.861    result_out_OBUF[2]
    AN27                 OBUF (Prop_obuf_I_O)         1.140     3.001 r  result_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.001    result_out[2]
    AN27                                                              r  result_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock v_clk rise edge)      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.200    -0.175    
  -------------------------------------------------------------------
                         required time                          0.175    
                         arrival time                           3.001    
  -------------------------------------------------------------------
                         slack                                  3.176    

Slack (MET) :             3.183ns  (arrival time - required time)
  Source:                 x_in[0]
                            (input port clocked by v_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            result_out[0]
                            (output port clocked by v_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             v_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (v_clk rise@0.000ns - v_clk rise@0.000ns)
  Data Path Delay:        2.808ns  (logic 1.302ns (46.371%)  route 1.506ns (53.629%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)
  Input Delay:            0.200ns
  Output Delay:           0.200ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock v_clk rise edge)      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.200     0.200    
    AM30                                              0.000     0.200 r  x_in[0] (IN)
                         net (fo=0)                   0.000     0.200    x_in[0]
    AM30                 IBUF (Prop_ibuf_I_O)         0.153     0.353 r  x_in_IBUF[0]_inst/O
                         net (fo=36, routed)          0.645     0.998    x_in_IBUF[0]
    SLICE_X47Y81         LUT2 (Prop_lut2_I0_O)        0.031     1.029 r  result_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.861     1.890    result_out_OBUF[0]
    AF24                 OBUF (Prop_obuf_I_O)         1.118     3.008 r  result_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.008    result_out[0]
    AF24                                                              r  result_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock v_clk rise edge)      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.200    -0.175    
  -------------------------------------------------------------------
                         required time                          0.175    
                         arrival time                           3.008    
  -------------------------------------------------------------------
                         slack                                  3.183    

Slack (MET) :             3.257ns  (arrival time - required time)
  Source:                 x_in[1]
                            (input port clocked by v_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            result_out[5]
                            (output port clocked by v_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             v_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (v_clk rise@0.000ns - v_clk rise@0.000ns)
  Data Path Delay:        2.882ns  (logic 1.339ns (46.462%)  route 1.543ns (53.538%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)
  Input Delay:            0.200ns
  Output Delay:           0.200ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock v_clk rise edge)      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.200     0.200    
    AK31                                              0.000     0.200 r  x_in[1] (IN)
                         net (fo=0)                   0.000     0.200    x_in[1]
    AK31                 IBUF (Prop_ibuf_I_O)         0.144     0.344 r  x_in_IBUF[1]_inst/O
                         net (fo=26, routed)          0.601     0.945    x_in_IBUF[1]
    SLICE_X46Y83         LUT6 (Prop_lut6_I3_O)        0.028     0.973 r  result_out_OBUF[5]_inst_i_5/O
                         net (fo=5, routed)           0.120     1.093    result_out_OBUF[5]_inst_i_5_n_0
    SLICE_X47Y82         LUT6 (Prop_lut6_I3_O)        0.028     1.121 r  result_out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.821     1.943    result_out_OBUF[5]
    AN28                 OBUF (Prop_obuf_I_O)         1.139     3.082 r  result_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.082    result_out[5]
    AN28                                                              r  result_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock v_clk rise edge)      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.200    -0.175    
  -------------------------------------------------------------------
                         required time                          0.175    
                         arrival time                           3.082    
  -------------------------------------------------------------------
                         slack                                  3.257    

Slack (MET) :             3.361ns  (arrival time - required time)
  Source:                 y_in[2]
                            (input port clocked by v_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            result_out[23]
                            (output port clocked by v_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             v_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (v_clk rise@0.000ns - v_clk rise@0.000ns)
  Data Path Delay:        2.986ns  (logic 1.311ns (43.887%)  route 1.676ns (56.113%))
  Logic Levels:           5  (IBUF=1 LUT6=3 OBUF=1)
  Input Delay:            0.200ns
  Output Delay:           0.200ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock v_clk rise edge)      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.200     0.200    
    AC24                                              0.000     0.200 r  y_in[2] (IN)
                         net (fo=0)                   0.000     0.200    y_in[2]
    AC24                 IBUF (Prop_ibuf_I_O)         0.099     0.299 r  y_in_IBUF[2]_inst/O
                         net (fo=41, routed)          0.675     0.974    y_in_IBUF[2]
    SLICE_X45Y88         LUT6 (Prop_lut6_I2_O)        0.028     1.002 r  result_out_OBUF[23]_inst_i_12/O
                         net (fo=3, routed)           0.130     1.132    result_out_OBUF[23]_inst_i_12_n_0
    SLICE_X44Y88         LUT6 (Prop_lut6_I1_O)        0.028     1.160 r  result_out_OBUF[23]_inst_i_4/O
                         net (fo=5, routed)           0.255     1.415    result_out_OBUF[23]_inst_i_4_n_0
    SLICE_X44Y87         LUT6 (Prop_lut6_I2_O)        0.028     1.443 r  result_out_OBUF[23]_inst_i_1/O
                         net (fo=1, routed)           0.615     2.058    result_out_OBUF[23]
    AL28                 OBUF (Prop_obuf_I_O)         1.128     3.186 r  result_out_OBUF[23]_inst/O
                         net (fo=0)                   0.000     3.186    result_out[23]
    AL28                                                              r  result_out[23] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock v_clk rise edge)      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.200    -0.175    
  -------------------------------------------------------------------
                         required time                          0.175    
                         arrival time                           3.186    
  -------------------------------------------------------------------
                         slack                                  3.361    

Slack (MET) :             3.367ns  (arrival time - required time)
  Source:                 x_in[15]
                            (input port clocked by v_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            result_out[17]
                            (output port clocked by v_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             v_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (v_clk rise@0.000ns - v_clk rise@0.000ns)
  Data Path Delay:        2.992ns  (logic 1.302ns (43.498%)  route 1.691ns (56.502%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)
  Input Delay:            0.200ns
  Output Delay:           0.200ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock v_clk rise edge)      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.200     0.200    
    AN34                                              0.000     0.200 r  x_in[15] (IN)
                         net (fo=0)                   0.000     0.200    x_in[15]
    AN34                 IBUF (Prop_ibuf_I_O)         0.183     0.383 r  x_in_IBUF[15]_inst/O
                         net (fo=41, routed)          0.987     1.370    x_in_IBUF[15]
    SLICE_X46Y87         LUT6 (Prop_lut6_I3_O)        0.028     1.398 r  result_out_OBUF[17]_inst_i_1/O
                         net (fo=1, routed)           0.703     2.101    result_out_OBUF[17]
    AH25                 OBUF (Prop_obuf_I_O)         1.091     3.192 r  result_out_OBUF[17]_inst/O
                         net (fo=0)                   0.000     3.192    result_out[17]
    AH25                                                              r  result_out[17] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock v_clk rise edge)      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.200    -0.175    
  -------------------------------------------------------------------
                         required time                          0.175    
                         arrival time                           3.192    
  -------------------------------------------------------------------
                         slack                                  3.367    

Slack (MET) :             3.379ns  (arrival time - required time)
  Source:                 x_in[0]
                            (input port clocked by v_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            result_out[11]
                            (output port clocked by v_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             v_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (v_clk rise@0.000ns - v_clk rise@0.000ns)
  Data Path Delay:        3.004ns  (logic 1.340ns (44.611%)  route 1.664ns (55.389%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)
  Input Delay:            0.200ns
  Output Delay:           0.200ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock v_clk rise edge)      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.200     0.200    
    AM30                                              0.000     0.200 r  x_in[0] (IN)
                         net (fo=0)                   0.000     0.200    x_in[0]
    AM30                 IBUF (Prop_ibuf_I_O)         0.153     0.353 r  x_in_IBUF[0]_inst/O
                         net (fo=36, routed)          0.716     1.069    x_in_IBUF[0]
    SLICE_X45Y83         LUT6 (Prop_lut6_I2_O)        0.028     1.097 r  result_out_OBUF[11]_inst_i_5/O
                         net (fo=6, routed)           0.083     1.180    result_out_OBUF[11]_inst_i_5_n_0
    SLICE_X45Y83         LUT6 (Prop_lut6_I3_O)        0.028     1.208 r  result_out_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.865     2.073    result_out_OBUF[11]
    AM27                 OBUF (Prop_obuf_I_O)         1.131     3.204 r  result_out_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.204    result_out[11]
    AM27                                                              r  result_out[11] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock v_clk rise edge)      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.200    -0.175    
  -------------------------------------------------------------------
                         required time                          0.175    
                         arrival time                           3.204    
  -------------------------------------------------------------------
                         slack                                  3.379    

Slack (MET) :             3.388ns  (arrival time - required time)
  Source:                 x_in[15]
                            (input port clocked by v_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            result_out[20]
                            (output port clocked by v_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             v_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (v_clk rise@0.000ns - v_clk rise@0.000ns)
  Data Path Delay:        3.013ns  (logic 1.400ns (46.458%)  route 1.613ns (53.542%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 OBUF=1)
  Input Delay:            0.200ns
  Output Delay:           0.200ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock v_clk rise edge)      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.200     0.200    
    AN34                                              0.000     0.200 r  x_in[15] (IN)
                         net (fo=0)                   0.000     0.200    x_in[15]
    AN34                 IBUF (Prop_ibuf_I_O)         0.183     0.383 r  x_in_IBUF[15]_inst/O
                         net (fo=41, routed)          0.680     1.062    x_in_IBUF[15]
    SLICE_X44Y89         LUT5 (Prop_lut5_I3_O)        0.028     1.090 r  result_out_OBUF[21]_inst_i_3/O
                         net (fo=5, routed)           0.246     1.336    result_out_OBUF[21]_inst_i_3_n_0
    SLICE_X47Y88         LUT3 (Prop_lut3_I2_O)        0.033     1.369 r  result_out_OBUF[20]_inst_i_1/O
                         net (fo=1, routed)           0.688     2.057    result_out_OBUF[20]
    AJ26                 OBUF (Prop_obuf_I_O)         1.156     3.213 r  result_out_OBUF[20]_inst/O
                         net (fo=0)                   0.000     3.213    result_out[20]
    AJ26                                                              r  result_out[20] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock v_clk rise edge)      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.200    -0.175    
  -------------------------------------------------------------------
                         required time                          0.175    
                         arrival time                           3.213    
  -------------------------------------------------------------------
                         slack                                  3.388    






