INFO: [VRFC 10-163] Analyzing VHDL file "/home/inox/Documents/Vivado/divisor/divisor.srcs/sources_1/new/controlpath.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'controlpath'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/inox/Documents/Vivado/divisor/divisor.srcs/sources_1/new/top_level.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_level'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/inox/Documents/Vivado/divisor/divisor.srcs/sim_1/new/toplevel_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'toplevel_tb'
