PPA Report for dual_clk_reset_dist
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 0
FF Count: 2
IO Count: 5
Cell Count: 18

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 270.71 MHz
Reg-to-Reg Critical Path Delay: 2.994 ns

POWER METRICS:
-------------
Total Power Consumption: 0.840 W
