 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 1
        -transition_time
Design : LEDControl
Version: P-2019.03-SP5
Date   : Wed May  4 04:09:23 2022
****************************************

Operating Conditions: typical   Library: GSCLib.db
Wire Load Model Mode: top

  Startpoint: LEDFrameData[1]
              (input port clocked by oscillator)
  Endpoint: power (output port clocked by oscillator)
  Path Group: FEEDTHROUGH
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock oscillator (rise edge)                       0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               1.00       1.00 f
  LEDFrameData[1] (in)                     0.10      0.00       1.00 f
  LEDFrameData[1] (net)          2                   0.00       1.00 f
  comp/B[1] (Comparator12Bit)                        0.00       1.00 f
  comp/B[1] (net)                                    0.00       1.00 f
  comp/U31/Y (XOR2X1)                      0.08      0.10       1.10 f
  comp/n38 (net)                 2                   0.00       1.10 f
  comp/U30/Y (NOR2X1)                      0.05      0.05       1.15 r
  comp/n37 (net)                 1                   0.00       1.15 r
  comp/U29/Y (AOI22X1)                     0.08      0.05       1.21 f
  comp/n36 (net)                 1                   0.00       1.21 f
  comp/U28/Y (OAI22X1)                     0.02      0.13       1.34 r
  comp/n33 (net)                 1                   0.00       1.34 r
  comp/U27/Y (AOI22X1)                     0.08      0.05       1.39 f
  comp/n32 (net)                 1                   0.00       1.39 f
  comp/U26/Y (OAI22X1)                     0.02      0.13       1.52 r
  comp/n29 (net)                 1                   0.00       1.52 r
  comp/U25/Y (AOI22X1)                     0.08      0.05       1.57 f
  comp/n28 (net)                 1                   0.00       1.57 f
  comp/U24/Y (OAI22X1)                     0.02      0.13       1.70 r
  comp/n25 (net)                 1                   0.00       1.70 r
  comp/U23/Y (AOI22X1)                     0.08      0.05       1.75 f
  comp/n24 (net)                 1                   0.00       1.75 f
  comp/U22/Y (OAI22X1)                     0.02      0.13       1.88 r
  comp/n21 (net)                 1                   0.00       1.88 r
  comp/U21/Y (AOI22X1)                     0.08      0.05       1.93 f
  comp/n20 (net)                 1                   0.00       1.93 f
  comp/U4/Y (INVX1)                        0.04      0.04       1.97 r
  comp/n1 (net)                  1                   0.00       1.97 r
  comp/U20/Y (AOI22X1)                     0.08      0.08       2.05 f
  comp/n18 (net)                 1                   0.00       2.05 f
  comp/U19/Y (NOR2X1)                      0.05      0.05       2.10 r
  comp/n17 (net)                 1                   0.00       2.10 r
  comp/U18/Y (AOI21X1)                     0.18      0.10       2.20 f
  comp/n15 (net)                 1                   0.00       2.20 f
  comp/U3/Y (INVX8)                        0.30      0.34       2.54 r
  comp/Vout (net)                1                   0.00       2.54 r
  comp/Vout (Comparator12Bit)                        0.00       2.54 r
  power (net)                                        0.00       2.54 r
  power (out)                              0.30      0.00       2.54 r
  data arrival time                                             2.54

  clock oscillator (rise edge)                      10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  output external delay                             -1.00       9.00
  data required time                                            9.00
  ------------------------------------------------------------------------------------------
  data required time                                            9.00
  data arrival time                                            -2.54
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   6.46


  Startpoint: count/result_reg_1_
              (rising edge-triggered flip-flop clocked by oscillator)
  Endpoint: power (output port clocked by oscillator)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock oscillator (rise edge)                       0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  count/result_reg_1_/CK (DFFSRX1)         0.00      0.00       0.00 r
  count/result_reg_1_/Q (DFFSRX1)          0.08      0.13       0.13 f
  count/result[1] (net)          3                   0.00       0.13 f
  count/result[1] (Counter12Bit)                     0.00       0.13 f
  counterResult[1] (net)                             0.00       0.13 f
  comp/A[1] (Comparator12Bit)                        0.00       0.13 f
  comp/A[1] (net)                                    0.00       0.13 f
  comp/U31/Y (XOR2X1)                      0.08      0.10       0.23 f
  comp/n38 (net)                 2                   0.00       0.23 f
  comp/U30/Y (NOR2X1)                      0.05      0.05       0.28 r
  comp/n37 (net)                 1                   0.00       0.28 r
  comp/U29/Y (AOI22X1)                     0.08      0.05       0.33 f
  comp/n36 (net)                 1                   0.00       0.33 f
  comp/U28/Y (OAI22X1)                     0.02      0.13       0.47 r
  comp/n33 (net)                 1                   0.00       0.47 r
  comp/U27/Y (AOI22X1)                     0.08      0.05       0.51 f
  comp/n32 (net)                 1                   0.00       0.51 f
  comp/U26/Y (OAI22X1)                     0.02      0.13       0.65 r
  comp/n29 (net)                 1                   0.00       0.65 r
  comp/U25/Y (AOI22X1)                     0.08      0.05       0.70 f
  comp/n28 (net)                 1                   0.00       0.70 f
  comp/U24/Y (OAI22X1)                     0.02      0.13       0.83 r
  comp/n25 (net)                 1                   0.00       0.83 r
  comp/U23/Y (AOI22X1)                     0.08      0.05       0.88 f
  comp/n24 (net)                 1                   0.00       0.88 f
  comp/U22/Y (OAI22X1)                     0.02      0.13       1.01 r
  comp/n21 (net)                 1                   0.00       1.01 r
  comp/U21/Y (AOI22X1)                     0.08      0.05       1.06 f
  comp/n20 (net)                 1                   0.00       1.06 f
  comp/U4/Y (INVX1)                        0.04      0.04       1.10 r
  comp/n1 (net)                  1                   0.00       1.10 r
  comp/U20/Y (AOI22X1)                     0.08      0.08       1.18 f
  comp/n18 (net)                 1                   0.00       1.18 f
  comp/U19/Y (NOR2X1)                      0.05      0.05       1.23 r
  comp/n17 (net)                 1                   0.00       1.23 r
  comp/U18/Y (AOI21X1)                     0.18      0.10       1.33 f
  comp/n15 (net)                 1                   0.00       1.33 f
  comp/U3/Y (INVX8)                        0.30      0.34       1.66 r
  comp/Vout (net)                1                   0.00       1.66 r
  comp/Vout (Comparator12Bit)                        0.00       1.66 r
  power (net)                                        0.00       1.66 r
  power (out)                              0.30      0.00       1.66 r
  data arrival time                                             1.66

  clock oscillator (rise edge)                      10.00      10.00
  clock network delay (ideal)                        0.00      10.00
  output external delay                             -1.00       9.00
  data required time                                            9.00
  ------------------------------------------------------------------------------------------
  data required time                                            9.00
  data arrival time                                            -1.66
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   7.34


  Startpoint: count/result_reg_1_
              (rising edge-triggered flip-flop clocked by oscillator)
  Endpoint: count/result_reg_11_
            (rising edge-triggered flip-flop clocked by oscillator)
  Path Group: oscillator
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock oscillator (rise edge)                                      0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  count/result_reg_1_/CK (DFFSRX1)                        0.00      0.00       0.00 r
  count/result_reg_1_/Q (DFFSRX1)                         0.08      0.13       0.13 f
  count/result[1] (net)                         3                   0.00       0.13 f
  count/add_95/A[1] (Counter12Bit_DW01_inc_0)                       0.00       0.13 f
  count/add_95/A[1] (net)                                           0.00       0.13 f
  count/add_95/U1_1_1/CO (ADDHX1)                         0.04      0.10       0.24 f    mo 
  count/add_95/carry[2] (net)                   1                   0.00       0.24 f
  count/add_95/U1_1_2/CO (ADDHX1)                         0.04      0.07       0.31 f    mo 
  count/add_95/carry[3] (net)                   1                   0.00       0.31 f
  count/add_95/U1_1_3/CO (ADDHX1)                         0.04      0.07       0.38 f    mo 
  count/add_95/carry[4] (net)                   1                   0.00       0.38 f
  count/add_95/U1_1_4/CO (ADDHX1)                         0.04      0.07       0.46 f    mo 
  count/add_95/carry[5] (net)                   1                   0.00       0.46 f
  count/add_95/U1_1_5/CO (ADDHX1)                         0.04      0.07       0.53 f    mo 
  count/add_95/carry[6] (net)                   1                   0.00       0.53 f
  count/add_95/U1_1_6/CO (ADDHX1)                         0.04      0.07       0.61 f    mo 
  count/add_95/carry[7] (net)                   1                   0.00       0.61 f
  count/add_95/U1_1_7/CO (ADDHX1)                         0.04      0.07       0.68 f    mo 
  count/add_95/carry[8] (net)                   1                   0.00       0.68 f
  count/add_95/U1_1_8/CO (ADDHX1)                         0.04      0.07       0.76 f    mo 
  count/add_95/carry[9] (net)                   1                   0.00       0.76 f
  count/add_95/U1_1_9/CO (ADDHX1)                         0.04      0.07       0.83 f    mo 
  count/add_95/carry[10] (net)                  1                   0.00       0.83 f
  count/add_95/U1_1_10/CO (ADDHX1)                        0.04      0.07       0.90 f    mo 
  count/add_95/carry[11] (net)                  1                   0.00       0.90 f
  count/add_95/U1/Y (XOR2X1)                              0.09      0.09       0.99 r
  count/add_95/SUM[11] (net)                    1                   0.00       0.99 r
  count/add_95/SUM[11] (Counter12Bit_DW01_inc_0)                    0.00       0.99 r
  count/N14 (net)                                                   0.00       0.99 r
  count/result_reg_11_/D (DFFSRX1)                        0.09      0.00       0.99 r
  data arrival time                                                            0.99

  clock oscillator (rise edge)                                     10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  count/result_reg_11_/CK (DFFSRX1)                                 0.00      10.00 r
  library setup time                                               -0.16       9.84
  data required time                                                           9.84
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           9.84
  data arrival time                                                           -0.99
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  8.85


1
