
*** Running vivado
    with args -log System_myip_1_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source System_myip_1_0_0.tcl


****** Vivado v2017.4.1 (64-bit)
  **** SW Build 2117270 on Tue Jan 30 15:32:00 MST 2018
  **** IP Build 2095745 on Tue Jan 30 17:13:15 MST 2018
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source System_myip_1_0_0.tcl -notrace
Command: synth_design -top System_myip_1_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11804 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 386.578 ; gain = 99.570
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'System_myip_1_0_0' [i:/SoC_class/SoC_Class_example_try/DMA_DDR_CTRL_EGO_internal_intrrupt/DDR_CTRL/DDR_CTRL.srcs/sources_1/bd/System/ip/System_myip_1_0_0/synth/System_myip_1_0_0.vhd:85]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'myip_1_v1_0' declared at 'i:/SoC_class/SoC_Class_example_try/DMA_DDR_CTRL_EGO_internal_intrrupt/DDR_CTRL/DDR_CTRL.srcs/sources_1/bd/System/ipshared/5111/hdl/myip_1_v1_0.vhd:6' bound to instance 'U0' of component 'myip_1_v1_0' [i:/SoC_class/SoC_Class_example_try/DMA_DDR_CTRL_EGO_internal_intrrupt/DDR_CTRL/DDR_CTRL.srcs/sources_1/bd/System/ip/System_myip_1_0_0/synth/System_myip_1_0_0.vhd:155]
INFO: [Synth 8-638] synthesizing module 'myip_1_v1_0' [i:/SoC_class/SoC_Class_example_try/DMA_DDR_CTRL_EGO_internal_intrrupt/DDR_CTRL/DDR_CTRL.srcs/sources_1/bd/System/ipshared/5111/hdl/myip_1_v1_0.vhd:52]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'myip_1_v1_0_S00_AXI' declared at 'i:/SoC_class/SoC_Class_example_try/DMA_DDR_CTRL_EGO_internal_intrrupt/DDR_CTRL/DDR_CTRL.srcs/sources_1/bd/System/ipshared/5111/hdl/myip_1_v1_0_S00_AXI.vhd:6' bound to instance 'myip_1_v1_0_S00_AXI_inst' of component 'myip_1_v1_0_S00_AXI' [i:/SoC_class/SoC_Class_example_try/DMA_DDR_CTRL_EGO_internal_intrrupt/DDR_CTRL/DDR_CTRL.srcs/sources_1/bd/System/ipshared/5111/hdl/myip_1_v1_0.vhd:91]
INFO: [Synth 8-638] synthesizing module 'myip_1_v1_0_S00_AXI' [i:/SoC_class/SoC_Class_example_try/DMA_DDR_CTRL_EGO_internal_intrrupt/DDR_CTRL/DDR_CTRL.srcs/sources_1/bd/System/ipshared/5111/hdl/myip_1_v1_0_S00_AXI.vhd:89]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [i:/SoC_class/SoC_Class_example_try/DMA_DDR_CTRL_EGO_internal_intrrupt/DDR_CTRL/DDR_CTRL.srcs/sources_1/bd/System/ipshared/5111/hdl/myip_1_v1_0_S00_AXI.vhd:245]
INFO: [Synth 8-226] default block is never used [i:/SoC_class/SoC_Class_example_try/DMA_DDR_CTRL_EGO_internal_intrrupt/DDR_CTRL/DDR_CTRL.srcs/sources_1/bd/System/ipshared/5111/hdl/myip_1_v1_0_S00_AXI.vhd:375]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [i:/SoC_class/SoC_Class_example_try/DMA_DDR_CTRL_EGO_internal_intrrupt/DDR_CTRL/DDR_CTRL.srcs/sources_1/bd/System/ipshared/5111/hdl/myip_1_v1_0_S00_AXI.vhd:243]
INFO: [Synth 8-256] done synthesizing module 'myip_1_v1_0_S00_AXI' (1#1) [i:/SoC_class/SoC_Class_example_try/DMA_DDR_CTRL_EGO_internal_intrrupt/DDR_CTRL/DDR_CTRL.srcs/sources_1/bd/System/ipshared/5111/hdl/myip_1_v1_0_S00_AXI.vhd:89]
INFO: [Synth 8-256] done synthesizing module 'myip_1_v1_0' (2#1) [i:/SoC_class/SoC_Class_example_try/DMA_DDR_CTRL_EGO_internal_intrrupt/DDR_CTRL/DDR_CTRL.srcs/sources_1/bd/System/ipshared/5111/hdl/myip_1_v1_0.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'System_myip_1_0_0' (3#1) [i:/SoC_class/SoC_Class_example_try/DMA_DDR_CTRL_EGO_internal_intrrupt/DDR_CTRL/DDR_CTRL.srcs/sources_1/bd/System/ip/System_myip_1_0_0/synth/System_myip_1_0_0.vhd:85]
WARNING: [Synth 8-3331] design myip_1_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design myip_1_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design myip_1_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design myip_1_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design myip_1_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design myip_1_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 434.617 ; gain = 147.609
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 434.617 ; gain = 147.609
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 781.813 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 781.813 ; gain = 494.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 781.813 ; gain = 494.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 781.813 ; gain = 494.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 781.813 ; gain = 494.805
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 6     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module myip_1_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 6     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design System_myip_1_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design System_myip_1_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design System_myip_1_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design System_myip_1_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design System_myip_1_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design System_myip_1_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U0/myip_1_v1_0_S00_AXI_inst/aw_en_reg )
INFO: [Synth 8-3886] merging instance 'U0/myip_1_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'U0/myip_1_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/myip_1_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/myip_1_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'U0/myip_1_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/myip_1_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (U0/myip_1_v1_0_S00_AXI_inst/aw_en_reg) is unused and will be removed from module System_myip_1_0_0.
INFO: [Synth 8-3332] Sequential element (U0/myip_1_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module System_myip_1_0_0.
INFO: [Synth 8-3332] Sequential element (U0/myip_1_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module System_myip_1_0_0.
INFO: [Synth 8-3332] Sequential element (U0/myip_1_v1_0_S00_AXI_inst/led_in_reg[31]) is unused and will be removed from module System_myip_1_0_0.
INFO: [Synth 8-3332] Sequential element (U0/myip_1_v1_0_S00_AXI_inst/led_in_reg[30]) is unused and will be removed from module System_myip_1_0_0.
INFO: [Synth 8-3332] Sequential element (U0/myip_1_v1_0_S00_AXI_inst/led_in_reg[29]) is unused and will be removed from module System_myip_1_0_0.
INFO: [Synth 8-3332] Sequential element (U0/myip_1_v1_0_S00_AXI_inst/led_in_reg[28]) is unused and will be removed from module System_myip_1_0_0.
INFO: [Synth 8-3332] Sequential element (U0/myip_1_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module System_myip_1_0_0.
INFO: [Synth 8-3332] Sequential element (U0/myip_1_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module System_myip_1_0_0.
INFO: [Synth 8-3332] Sequential element (U0/myip_1_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module System_myip_1_0_0.
INFO: [Synth 8-3332] Sequential element (U0/myip_1_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module System_myip_1_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 781.813 ; gain = 494.805
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 794.566 ; gain = 507.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 794.848 ; gain = 507.840
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 815.703 ; gain = 528.695
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 815.703 ; gain = 528.695
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 815.703 ; gain = 528.695
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 815.703 ; gain = 528.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 815.703 ; gain = 528.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 815.703 ; gain = 528.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 815.703 ; gain = 528.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     7|
|2     |LUT1   |     3|
|3     |LUT2   |     1|
|4     |LUT3   |     7|
|5     |LUT4   |    20|
|6     |LUT5   |     3|
|7     |LUT6   |    35|
|8     |FDRE   |   195|
|9     |FDSE   |     2|
+------+-------+------+

Report Instance Areas: 
+------+-----------------------------+--------------------+------+
|      |Instance                     |Module              |Cells |
+------+-----------------------------+--------------------+------+
|1     |top                          |                    |   273|
|2     |  U0                         |myip_1_v1_0         |   273|
|3     |    myip_1_v1_0_S00_AXI_inst |myip_1_v1_0_S00_AXI |   273|
+------+-----------------------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 815.703 ; gain = 528.695
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 815.703 ; gain = 181.500
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 815.703 ; gain = 528.695
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
37 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 817.227 ; gain = 541.871
INFO: [Common 17-1381] The checkpoint 'I:/SoC_class/SoC_Class_example_try/DMA_DDR_CTRL_EGO_internal_intrrupt/DDR_CTRL/DDR_CTRL.runs/System_myip_1_0_0_synth_1/System_myip_1_0_0.dcp' has been generated.
