// Seed: 3514796301
module module_0 (
    output uwire id_0,
    output tri id_1,
    output tri0 id_2,
    output supply1 id_3,
    input tri0 id_4,
    output wor id_5,
    input wire id_6,
    output wand id_7,
    output tri1 id_8
);
  wire id_10;
  wire id_11;
  wire id_12, id_13;
endmodule
module module_1 (
    output logic id_0,
    input  tri   id_1,
    input  logic id_2,
    input  wand  id_3,
    output tri   id_4,
    input  wire  id_5,
    input  tri1  id_6,
    input  tri0  id_7,
    input  wire  id_8,
    input  uwire id_9,
    output wor   id_10,
    input  wor   id_11,
    input  tri   id_12
);
  always begin : LABEL_0
    id_0 <= id_2;
  end
  assign id_10 = 1;
  module_0 modCall_1 (
      id_4,
      id_10,
      id_4,
      id_4,
      id_11,
      id_4,
      id_7,
      id_10,
      id_10
  );
endmodule
