 
ANSYS Electronics Desktop Version 2021.1.0, Build: 2020-11-16 21:28:10
Location: /sw/apps/ansys/ansysEM/AnsysEM21.1/Linux64/ansysedt.exe
Batch Script: /beegfs/scratch/joelhoward/QSMSimulations/QSMSource/Validation/TwoQubit/lumpedR0/YRestR0_ansysRunSimulator.py
Starting Batch Run: 5:51:14 PM  May 16, 2021
Temp directory: /tmp
Project directory: /u/eu/an/joelhoward/Ansoft
[info] Project:YRestR0, Design:Netlist, (info): Processing circuit for new analysis. (5:51:34 PM  May 16, 2021)
[warning] Project:YRestR0, Design:Netlist, omp(warning): The num_threads set in netlist is ignored. (5:51:34 PM  May 16, 2021)
[warning] Project:YRestR0, Design:Netlist, models:resistor(warning): rr0pad1_r0pad2 - Resistance value less than RESMIN, resetting value to 1e-05 (5:51:35 PM  May 16, 2021)
[warning] Project:YRestR0, Design:Netlist, diagnostics(warning): No DC path to ground from node net_q0pad1. (5:51:36 PM  May 16, 2021)
[info] Project:YRestR0, Design:Netlist, (info): See simulation logfile for a complete list of warning messages. (5:51:36 PM  May 16, 2021)
[warning] Project:YRestR0, Design:Netlist, diagnostics(warning): Only one connection for node net_r0pad1. (5:51:36 PM  May 16, 2021)
[info] Project:YRestR0, Design:Netlist, (info): Starting analysis type LNA. (5:51:36 PM  May 16, 2021)
[info] Project:YRestR0, Design:Netlist, (info): Simulation succeeded. Total simulator time: 0:00:01 (5:51:36 PM  May 16, 2021)
Stopping Batch Run: 5:51:38 PM  May 16, 2021
 
ANSYS Electronics Desktop Version 2021.1.0, Build: 2020-11-16 21:28:10
Location: /sw/apps/ansys/ansysEM/AnsysEM21.1/Linux64/ansysedt.exe
Batch Script: /beegfs/scratch/joelhoward/QSMSimulations/QSMSource/Validation/TwoQubit/lumpedR0/YRestR0_ansysRunSimulator.py
Starting Batch Run: 6:30:24 PM  May 16, 2021
A new installation of your ANSYS product has been detected.  
The library directories have been reset to those of the newly installed libraries.  
To change this, go to Tools/Options/General Options.
Temp directory: /tmp
Project directory: /u/eu/an/joelhoward/Ansoft
[info] Project:YRestR0, Design:Netlist, (info): Processing circuit for new analysis. (6:30:38 PM  May 16, 2021)
[warning] Project:YRestR0, Design:Netlist, omp(warning): The num_threads set in netlist is ignored. (6:30:38 PM  May 16, 2021)
[warning] Project:YRestR0, Design:Netlist, diagnostics(warning): No DC path to ground from node net_q0pad1. (6:30:40 PM  May 16, 2021)
[info] Project:YRestR0, Design:Netlist, (info): See simulation logfile for a complete list of warning messages. (6:30:40 PM  May 16, 2021)
[info] Project:YRestR0, Design:Netlist, (info): Starting analysis type LNA. (6:30:40 PM  May 16, 2021)
[info] Project:YRestR0, Design:Netlist, (info): Simulation succeeded. Total simulator time: 0:00:01 (6:30:40 PM  May 16, 2021)
Stopping Batch Run: 6:30:42 PM  May 16, 2021
