#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu Nov  3 10:09:23 2022
# Process ID: 36276
# Current directory: b:/Z19_P/FH1159_Z19_P_demo/vivado/fh1159_z9es1_demo/ibert_ultrascale_gth_0_ex
# Command line: vivado.exe -notrace -source b:/Z19_P/FH1159_Z19_P_demo/vivado/fh1159_z9es1_demo/fh1159_z9es1_demo/fl1159_demo.srcs/sources_1/ip/ibert_ultrascale_gth_0/ibert_ultrascale_gth_0_ex.tcl
# Log file: b:/Z19_P/FH1159_Z19_P_demo/vivado/fh1159_z9es1_demo/ibert_ultrascale_gth_0_ex/vivado.log
# Journal file: b:/Z19_P/FH1159_Z19_P_demo/vivado/fh1159_z9es1_demo/ibert_ultrascale_gth_0_ex\vivado.jou
#-----------------------------------------------------------
start_gui
source b:/Z19_P/FH1159_Z19_P_demo/vivado/fh1159_z9es1_demo/fh1159_z9es1_demo/fl1159_demo.srcs/sources_1/ip/ibert_ultrascale_gth_0/ibert_ultrascale_gth_0_ex.tcl -notrace
INFO: [open_example_project] Creating new example project...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/xilinx_2020.1/Vivado/2020.1/data/ip'.
create_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 1080.273 ; gain = 0.000
INFO: [open_example_project] Importing original IP ...
INFO: [open_example_project] Generating the example project IP ...
INFO: [open_example_project] Adding example synthesis HDL files ...
INFO: [open_example_project] Adding example synthesis miscellaneous files ...
INFO: [open_example_project] Adding example XDC files ...
INFO: [open_example_project] Sourcing example extension scripts ...
INFO: [open_example_project] Rebuilding all the top level IPs ...
WARNING: [Vivado 12-4154] User modified property 'UserDisabled' (with value '1') was detected on 'b:/Z19_P/FH1159_Z19_P_demo/vivado/fh1159_z9es1_demo/ibert_ultrascale_gth_0_ex/ibert_ultrascale_gth_0_ex.srcs/sources_1/ip/ibert_ultrascale_gth_0/data/mb_bootloop_le.elf'.
WARNING: [Vivado 12-4154] User modified property 'UserDisabled' (with value '1') was detected on 'b:/Z19_P/FH1159_Z19_P_demo/vivado/fh1159_z9es1_demo/ibert_ultrascale_gth_0_ex/ibert_ultrascale_gth_0_ex.srcs/sources_1/ip/ibert_ultrascale_gth_0/data/mb_bootloop_le.elf'.
WARNING: [Vivado 12-4152] One or more user modified properties were detected. The reset_target command can be used to reset the targets data which will also reset all target properties.
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (Xilinx Vivado Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'B:/Z19_P/FH1159_Z19_P_demo/vivado/fh1159_z9es1_demo/ibert_ultrascale_gth_0_ex/ibert_ultrascale_gth_0_ex.ip_user_files/sim_scripts/ibert_ultrascale_gth_0/xsim/ibert_ultrascale_gth_0.sh'
INFO: [SIM-utils-43] Exported 'B:/Z19_P/FH1159_Z19_P_demo/vivado/fh1159_z9es1_demo/ibert_ultrascale_gth_0_ex/ibert_ultrascale_gth_0_ex.ip_user_files/sim_scripts/ibert_ultrascale_gth_0/xsim/quad_pblock.tcl'
WARNING: [Memdata 28-176] There are no bmm files or elf files. Therefore Vivado could not produce any .mem files. Check the design for the existence of processors and associated elf files.
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Mentor Graphics ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'B:/Z19_P/FH1159_Z19_P_demo/vivado/fh1159_z9es1_demo/ibert_ultrascale_gth_0_ex/ibert_ultrascale_gth_0_ex.ip_user_files/sim_scripts/ibert_ultrascale_gth_0/modelsim/ibert_ultrascale_gth_0.sh'
INFO: [SIM-utils-43] Exported 'B:/Z19_P/FH1159_Z19_P_demo/vivado/fh1159_z9es1_demo/ibert_ultrascale_gth_0_ex/ibert_ultrascale_gth_0_ex.ip_user_files/sim_scripts/ibert_ultrascale_gth_0/modelsim/quad_pblock.tcl'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Mentor Graphics Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'B:/Z19_P/FH1159_Z19_P_demo/vivado/fh1159_z9es1_demo/ibert_ultrascale_gth_0_ex/ibert_ultrascale_gth_0_ex.ip_user_files/sim_scripts/ibert_ultrascale_gth_0/questa/ibert_ultrascale_gth_0.sh'
INFO: [SIM-utils-43] Exported 'B:/Z19_P/FH1159_Z19_P_demo/vivado/fh1159_z9es1_demo/ibert_ultrascale_gth_0_ex/ibert_ultrascale_gth_0_ex.ip_user_files/sim_scripts/ibert_ultrascale_gth_0/questa/quad_pblock.tcl'
INFO: [exportsim-Tcl-35] Exporting simulation files for "IES" (Cadence Incisive Enterprise Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'B:/Z19_P/FH1159_Z19_P_demo/vivado/fh1159_z9es1_demo/ibert_ultrascale_gth_0_ex/ibert_ultrascale_gth_0_ex.ip_user_files/sim_scripts/ibert_ultrascale_gth_0/ies/ibert_ultrascale_gth_0.sh'
INFO: [SIM-utils-43] Exported 'B:/Z19_P/FH1159_Z19_P_demo/vivado/fh1159_z9es1_demo/ibert_ultrascale_gth_0_ex/ibert_ultrascale_gth_0_ex.ip_user_files/sim_scripts/ibert_ultrascale_gth_0/ies/quad_pblock.tcl'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'B:/Z19_P/FH1159_Z19_P_demo/vivado/fh1159_z9es1_demo/ibert_ultrascale_gth_0_ex/ibert_ultrascale_gth_0_ex.ip_user_files/sim_scripts/ibert_ultrascale_gth_0/vcs/ibert_ultrascale_gth_0.sh'
INFO: [SIM-utils-43] Exported 'B:/Z19_P/FH1159_Z19_P_demo/vivado/fh1159_z9es1_demo/ibert_ultrascale_gth_0_ex/ibert_ultrascale_gth_0_ex.ip_user_files/sim_scripts/ibert_ultrascale_gth_0/vcs/quad_pblock.tcl'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'B:/Z19_P/FH1159_Z19_P_demo/vivado/fh1159_z9es1_demo/ibert_ultrascale_gth_0_ex/ibert_ultrascale_gth_0_ex.ip_user_files/sim_scripts/ibert_ultrascale_gth_0/riviera/ibert_ultrascale_gth_0.sh'
INFO: [SIM-utils-43] Exported 'B:/Z19_P/FH1159_Z19_P_demo/vivado/fh1159_z9es1_demo/ibert_ultrascale_gth_0_ex/ibert_ultrascale_gth_0_ex.ip_user_files/sim_scripts/ibert_ultrascale_gth_0/riviera/quad_pblock.tcl'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'B:/Z19_P/FH1159_Z19_P_demo/vivado/fh1159_z9es1_demo/ibert_ultrascale_gth_0_ex/ibert_ultrascale_gth_0_ex.ip_user_files/sim_scripts/ibert_ultrascale_gth_0/activehdl/ibert_ultrascale_gth_0.sh'
INFO: [SIM-utils-43] Exported 'B:/Z19_P/FH1159_Z19_P_demo/vivado/fh1159_z9es1_demo/ibert_ultrascale_gth_0_ex/ibert_ultrascale_gth_0_ex.ip_user_files/sim_scripts/ibert_ultrascale_gth_0/activehdl/quad_pblock.tcl'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XCELIUM" (Cadence Xcelium Parallel Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'B:/Z19_P/FH1159_Z19_P_demo/vivado/fh1159_z9es1_demo/ibert_ultrascale_gth_0_ex/ibert_ultrascale_gth_0_ex.ip_user_files/sim_scripts/ibert_ultrascale_gth_0/xcelium/ibert_ultrascale_gth_0.sh'
INFO: [SIM-utils-43] Exported 'B:/Z19_P/FH1159_Z19_P_demo/vivado/fh1159_z9es1_demo/ibert_ultrascale_gth_0_ex/ibert_ultrascale_gth_0_ex.ip_user_files/sim_scripts/ibert_ultrascale_gth_0/xcelium/quad_pblock.tcl'
export_ip_user_files: Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 1080.273 ; gain = 0.000
INFO: [open_example_project] Open Example Project completed
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
[Thu Nov  3 10:10:08 2022] Launched synth_1...
Run output will be captured here: b:/Z19_P/FH1159_Z19_P_demo/vivado/fh1159_z9es1_demo/ibert_ultrascale_gth_0_ex/ibert_ultrascale_gth_0_ex.runs/synth_1/runme.log
[Thu Nov  3 10:10:08 2022] Launched impl_1...
Run output will be captured here: b:/Z19_P/FH1159_Z19_P_demo/vivado/fh1159_z9es1_demo/ibert_ultrascale_gth_0_ex/ibert_ultrascale_gth_0_ex.runs/impl_1/runme.log
