{
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0.19  2019-03-26 bk=1.5019 VDI=41 GEI=35 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace port DDR3_SDRAM -pg 1 -lvl 8 -x 3110 -y 910 -defaultsOSRD
preplace port gpio_rtl_0 -pg 1 -lvl 8 -x 3110 -y 200 -defaultsOSRD
preplace port spi_rtl_0 -pg 1 -lvl 8 -x 3110 -y 710 -defaultsOSRD
preplace port uart_rtl_0 -pg 1 -lvl 8 -x 3110 -y 560 -defaultsOSRD
preplace port pll_clk_p -pg 1 -lvl 0 -x -20 -y 1060 -defaultsOSRD
preplace port pll_clk_n -pg 1 -lvl 0 -x -20 -y 1080 -defaultsOSRD
preplace port init_calib_complete -pg 1 -lvl 8 -x 3110 -y 1030 -defaultsOSRD
preplace port sys_rst -pg 1 -lvl 0 -x -20 -y 1100 -defaultsOSRD
preplace port reset -pg 1 -lvl 0 -x -20 -y 970 -defaultsOSRD
preplace port ufb_trx_rxclk_p -pg 1 -lvl 0 -x -20 -y 1380 -defaultsOSRD
preplace port ufb_trx_rxclk_n -pg 1 -lvl 0 -x -20 -y 1360 -defaultsOSRD
preplace port ufb_trx_txclk_p -pg 1 -lvl 8 -x 3110 -y 1620 -defaultsOSRD
preplace port ufb_trx_txclk_n -pg 1 -lvl 8 -x 3110 -y 1600 -defaultsOSRD
preplace port ufb_fpga_ft_12mhz -pg 1 -lvl 8 -x 3110 -y 1120 -defaultsOSRD
preplace port pwm0_lcd_bl -pg 1 -lvl 8 -x 3110 -y 380 -defaultsOSRD
preplace portBus ufb_trx_txd_n -pg 1 -lvl 8 -x 3110 -y 1660 -defaultsOSRD
preplace portBus ufb_trx_txd_p -pg 1 -lvl 8 -x 3110 -y 1640 -defaultsOSRD
preplace portBus ufb_trx_rxd09_p -pg 1 -lvl 0 -x -20 -y 1720 -defaultsOSRD
preplace portBus ufb_trx_rxd09_n -pg 1 -lvl 0 -x -20 -y 1740 -defaultsOSRD
preplace portBus ufb_fpga_ft_reset -pg 1 -lvl 8 -x 3110 -y 1190 -defaultsOSRD
preplace inst mb_0_local_memory -pg 1 -lvl 6 -x 2400 -y 720 -defaultsOSRD
preplace inst mb_0_reset -pg 1 -lvl 1 -x 210 -y 970 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 7 -x 2860 -y 200 -defaultsOSRD
preplace inst axi_quad_spi_0 -pg 1 -lvl 7 -x 2860 -y 730 -defaultsOSRD
preplace inst axi_timer_0 -pg 1 -lvl 7 -x 2860 -y 370 -defaultsOSRD
preplace inst axi_uart16550_0 -pg 1 -lvl 7 -x 2860 -y 570 -defaultsOSRD
preplace inst clk_32mhz_locked_inv_sr_ioReset -pg 1 -lvl 5 -x 1870 -y 1560 -defaultsOSRD
preplace inst clk_32mhz_locked_inv_sr_clkReset -pg 1 -lvl 6 -x 2400 -y 1570 -defaultsOSRD
preplace inst clk_32mhz_locked_inv -pg 1 -lvl 4 -x 1410 -y 1400 -defaultsOSRD
preplace inst clk_32mhz_lvds -pg 1 -lvl 3 -x 1060 -y 1370 -defaultsOSRD
preplace inst clk_wiz_ftdi_12mhz -pg 1 -lvl 6 -x 2400 -y 1170 -defaultsOSRD
preplace inst sync_LVDS_in -pg 1 -lvl 7 -x 2860 -y 1430 -defaultsOSRD
preplace inst sync_LVDS_out -pg 1 -lvl 6 -x 2400 -y 1370 -defaultsOSRD
preplace inst mb_0_mdm -pg 1 -lvl 4 -x 1410 -y 540 -defaultsOSRD
preplace inst mb_0 -pg 1 -lvl 5 -x 1870 -y 630 -defaultsOSRD
preplace inst mb_0_axi_intc -pg 1 -lvl 4 -x 1410 -y 960 -defaultsOSRD
preplace inst mb_0_axi_periph -pg 1 -lvl 6 -x 2400 -y 310 -defaultsOSRD
preplace inst mb_0_intc_concat -pg 1 -lvl 3 -x 1060 -y 760 -defaultsOSRD
preplace inst mb_0_mcs -pg 1 -lvl 2 -x 650 -y 970 -defaultsOSRD
preplace inst mig_7series_0 -pg 1 -lvl 7 -x 2860 -y 970 -defaultsOSRD
preplace inst LVDS_out -pg 1 -lvl 7 -x 2860 -y 1620 -defaultsOSRD
preplace inst LVDS_in -pg 1 -lvl 6 -x 2400 -y 1770 -defaultsOSRD
preplace inst xlconstant_val0 -pg 1 -lvl 5 -x 1870 -y 1820 -defaultsOSRD
preplace inst xlconstant_val1 -pg 1 -lvl 5 -x 1870 -y 1410 -defaultsOSRD
preplace inst xlconstant_val0000 -pg 1 -lvl 5 -x 1870 -y 1310 -defaultsOSRD
preplace inst ftdi_locked_inv -pg 1 -lvl 7 -x 2860 -y 1190 -defaultsOSRD
preplace netloc microblaze_0_intr 1 3 1 1240 760n
preplace netloc microblaze_0_Clk 1 0 8 20 1070 400 1070 NJ 1070 1200 640 1620 500 2190 840 2620 1260 3090
preplace netloc rst_clk_wiz_1_100M_mb_reset 1 1 4 410 880 NJ 880 1250 660 N
preplace netloc rst_clk_wiz_1_100M_bus_struct_reset 1 1 5 390 1150 910 1150 NJ 1150 NJ 1150 2220
preplace netloc rst_clk_wiz_1_100M_peripheral_aresetn 1 1 6 380 1060 880J 1040 1210 650 1570J 510 2210 810 2660
preplace netloc mdm_1_debug_sys_rst 1 0 5 30 1110 NJ 1110 NJ 1110 NJ 1110 1560
preplace netloc ARESETN_1 1 1 5 380J 440 NJ 440 NJ 440 1620J 490 2140
preplace netloc microblaze_mcs_0_INTC_IRQ 1 2 1 900 730n
preplace netloc mig_7series_0_mmcm_locked 1 0 8 40 1120 NJ 1120 NJ 1120 NJ 1120 1630J 1090 NJ 1090 NJ 1090 3050
preplace netloc mig_7series_0_ui_clk_sync_rst 1 0 8 10 1140 NJ 1140 NJ 1140 NJ 1140 NJ 1140 2140J 1100 NJ 1100 3080
preplace netloc mig_7series_0_ui_addn_clk_0 1 6 2 2670 1110 3060
preplace netloc mig_7series_0_init_calib_complete 1 7 1 NJ 1030
preplace netloc pll_clk_p_1 1 0 7 0J 1090 NJ 1090 NJ 1090 NJ 1090 1600J 950 NJ 950 NJ
preplace netloc pll_clk_n_1 1 0 7 NJ 1080 NJ 1080 NJ 1080 NJ 1080 1610J 970 NJ 970 NJ
preplace netloc sys_rst_0_1 1 0 7 NJ 1100 NJ 1100 NJ 1100 NJ 1100 1620J 990 NJ 990 NJ
preplace netloc aux_reset_in_0_1 1 0 1 NJ 970
preplace netloc ufb_trx_rxclk_p_1 1 0 3 NJ 1380 NJ 1380 NJ
preplace netloc ufb_trx_rxclk_n_1 1 0 3 NJ 1360 NJ 1360 NJ
preplace netloc selectio_wiz_lvds_out_clk_to_pins_p 1 7 1 NJ 1620
preplace netloc selectio_wiz_lvds_out_clk_to_pins_n 1 7 1 NJ 1600
preplace netloc selectio_wiz_lvds_out_data_out_to_pins_p 1 7 1 NJ 1640
preplace netloc selectio_wiz_lvds_out_data_out_to_pins_n 1 7 1 NJ 1660
preplace netloc ufb_trx_rxd09_p_1 1 0 6 NJ 1720 NJ 1720 NJ 1720 NJ 1720 NJ 1720 NJ
preplace netloc ufb_trx_rxd09_n_1 1 0 6 NJ 1740 NJ 1740 NJ 1740 NJ 1740 NJ 1740 NJ
preplace netloc xlconstant_val0_dout 1 5 1 NJ 1820
preplace netloc clk_wiz_0_clk_32_lvds_out 1 3 4 1200 1640 NJ 1640 2190 1490 2670
preplace netloc selectio_wiz_lvds_in_data_in_to_device 1 6 1 2650 1400n
preplace netloc xlconstant_val1_dout 1 5 2 2210 1480 2600J
preplace netloc dist_mem_gen_lvds_out_qdpo 1 6 1 2590 1370n
preplace netloc xlconstant_val000_dout 1 5 2 2220 1260 2600
preplace netloc microblaze_mcs_0_GPIO1_tri_o 1 2 4 890 1060 1190J 1130 NJ 1130 2110J
preplace netloc dist_mem_gen_lvds_in_qdpo 1 2 6 920 1050 1230J 1070 NJ 1070 NJ 1070 2610J 1270 3050
preplace netloc c_counter_binary_0_THRESH0 1 5 2 2110 1660 NJ
preplace netloc clk_wiz_0_32mhz_locked 1 3 1 N 1390
preplace netloc clk_32mhz_locked_inv_S 1 4 2 1570 1480 2170
preplace netloc clk_32mhz_LVDS_clk_div_8_lvds 1 3 4 1240 1330 1610 1470 2140 1650 2670J
preplace netloc clk_32mhz_locked_inv_sr_clkReset_Q 1 6 1 2580 1570n
preplace netloc axi_timer_0_pwm0 1 7 1 NJ 380
preplace netloc axi_timer_0_interrupt 1 2 6 910 860 1220J 830 NJ 830 NJ 830 NJ 830 3090
preplace netloc axi_uart16550_0_ip2intc_irpt 1 2 6 920 870 1230J 850 NJ 850 NJ 850 NJ 850 3080
preplace netloc axi_quad_spi_0_ip2intc_irpt 1 2 6 930 850 1190J 820 NJ 820 NJ 820 NJ 820 3070
preplace netloc clk_wiz_ftdi_12mhz_clk_12mhz 1 6 2 2590J 1120 NJ
preplace netloc mig_7series_0_ui_addn_clk_1 1 6 2 2670 840 3070
preplace netloc clk_wiz_ftdi_12mhz_locked 1 6 1 N 1180
preplace netloc clk_32mhz_locked_inv1_S 1 7 1 NJ 1190
preplace netloc microblaze_0_axi_periph_M04_AXI 1 6 1 2630 340n
preplace netloc axi_gpio_0_GPIO 1 7 1 NJ 200
preplace netloc mig_7series_0_DDR3 1 7 1 NJ 910
preplace netloc microblaze_0_axi_periph_M01_AXI 1 6 1 2640 280n
preplace netloc microblaze_0_dlmb_1 1 5 1 2170 590n
preplace netloc axi_uart16550_0_UART 1 7 1 NJ 560
preplace netloc microblaze_0_intc_axi 1 3 4 1260 670 1580J 530 2200J 620 2590
preplace netloc microblaze_0_M_AXI_IC 1 5 1 2150 120n
preplace netloc microblaze_0_axi_dp 1 5 1 2120 60n
preplace netloc axi_quad_spi_0_SPI_0 1 7 1 NJ 710
preplace netloc microblaze_0_axi_periph_M02_AXI 1 6 1 2650 300n
preplace netloc microblaze_0_axi_periph_M03_AXI 1 6 1 2600 180n
preplace netloc mdm_1_M_AXI 1 4 2 1570J 480 2110
preplace netloc microblaze_0_M_AXI_DC 1 5 1 2130 100n
preplace netloc microblaze_0_ilmb_1 1 5 1 2160 610n
preplace netloc microblaze_0_lmb 1 4 2 NJ 520 2180
preplace netloc microblaze_0_axi_periph_M05_AXI 1 6 1 2610 320n
preplace netloc microblaze_0_interrupt 1 4 1 1590 600n
preplace netloc microblaze_0_debug 1 4 1 1600 540n
levelinfo -pg 1 -20 210 650 1060 1410 1870 2400 2860 3110
pagesize -pg 1 -db -bbox -sgen -200 0 3300 1880
"
}
{
   "da_axi4_cnt":"7",
   "da_board_cnt":"3",
   "da_clkrst_cnt":"1",
   "da_mb_cnt":"1"
}
