{"top":"global.test_partition",
"namespaces":{
  "global":{
    "modules":{
      "Add2":{
        "type":["Record",[
          ["I0",["Array",2,"BitIn"]],
          ["I1",["Array",2,"BitIn"]],
          ["O",["Array",2,"Bit"]]
        ]],
        "instances":{
          "inst0_coreir_add2":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",2]}
          }
        },
        "connections":[
          ["self.I0","inst0_coreir_add2.in0"],
          ["self.I1","inst0_coreir_add2.in1"],
          ["self.O","inst0_coreir_add2.out"]
        ]
      },
      "Counter2Mod4":{
        "type":["Record",[
          ["O",["Array",2,"Bit"]],
          ["CLK",["Named","coreir.clkIn"]]
        ]],
        "instances":{
          "inst0_Counter2R$bit_const_GND":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "inst0_Counter2R$bit_const_VCC":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inst0_Counter2R$inst0_Add2$inst0_coreir_add2":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",2]}
          },
          "inst0_Counter2R$inst1_Register2R$inst0_DFF_init0_has_ceFalse_has_resetTrue$bit_const_GND":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "inst0_Counter2R$inst1_Register2R$inst0_DFF_init0_has_ceFalse_has_resetTrue$inst0_reg_P$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",1]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",1],"1'h0"]}
          },
          "inst0_Counter2R$inst1_Register2R$inst0_DFF_init0_has_ceFalse_has_resetTrue$inst1__Mux2$inst0_coreir_mux":{
            "modref":"corebit.mux"
          },
          "inst0_Counter2R$inst1_Register2R$inst1_DFF_init0_has_ceFalse_has_resetTrue$bit_const_GND":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "inst0_Counter2R$inst1_Register2R$inst1_DFF_init0_has_ceFalse_has_resetTrue$inst0_reg_P$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",1]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",1],"1'h0"]}
          },
          "inst0_Counter2R$inst1_Register2R$inst1_DFF_init0_has_ceFalse_has_resetTrue$inst1__Mux2$inst0_coreir_mux":{
            "modref":"corebit.mux"
          },
          "inst1_Decode32$bit_const_VCC":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inst1_Decode32$inst0_EQ2$inst0_coreir_eq_2":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          }
        },
        "connections":[
          ["inst0_Counter2R$inst0_Add2$inst0_coreir_add2.in1.1","inst0_Counter2R$bit_const_GND.out"],
          ["inst0_Counter2R$inst0_Add2$inst0_coreir_add2.in1.0","inst0_Counter2R$bit_const_VCC.out"],
          ["inst0_Counter2R$inst1_Register2R$inst0_DFF_init0_has_ceFalse_has_resetTrue$inst0_reg_P$reg0.out.0","inst0_Counter2R$inst0_Add2$inst0_coreir_add2.in0.0"],
          ["inst0_Counter2R$inst1_Register2R$inst1_DFF_init0_has_ceFalse_has_resetTrue$inst0_reg_P$reg0.out.0","inst0_Counter2R$inst0_Add2$inst0_coreir_add2.in0.1"],
          ["inst0_Counter2R$inst1_Register2R$inst0_DFF_init0_has_ceFalse_has_resetTrue$inst1__Mux2$inst0_coreir_mux.in0","inst0_Counter2R$inst0_Add2$inst0_coreir_add2.out.0"],
          ["inst0_Counter2R$inst1_Register2R$inst1_DFF_init0_has_ceFalse_has_resetTrue$inst1__Mux2$inst0_coreir_mux.in0","inst0_Counter2R$inst0_Add2$inst0_coreir_add2.out.1"],
          ["inst0_Counter2R$inst1_Register2R$inst0_DFF_init0_has_ceFalse_has_resetTrue$inst1__Mux2$inst0_coreir_mux.in1","inst0_Counter2R$inst1_Register2R$inst0_DFF_init0_has_ceFalse_has_resetTrue$bit_const_GND.out"],
          ["self.CLK","inst0_Counter2R$inst1_Register2R$inst0_DFF_init0_has_ceFalse_has_resetTrue$inst0_reg_P$reg0.clk"],
          ["inst0_Counter2R$inst1_Register2R$inst0_DFF_init0_has_ceFalse_has_resetTrue$inst1__Mux2$inst0_coreir_mux.out","inst0_Counter2R$inst1_Register2R$inst0_DFF_init0_has_ceFalse_has_resetTrue$inst0_reg_P$reg0.in.0"],
          ["inst1_Decode32$inst0_EQ2$inst0_coreir_eq_2.in0.0","inst0_Counter2R$inst1_Register2R$inst0_DFF_init0_has_ceFalse_has_resetTrue$inst0_reg_P$reg0.out.0"],
          ["self.O.0","inst0_Counter2R$inst1_Register2R$inst0_DFF_init0_has_ceFalse_has_resetTrue$inst0_reg_P$reg0.out.0"],
          ["inst1_Decode32$inst0_EQ2$inst0_coreir_eq_2.out","inst0_Counter2R$inst1_Register2R$inst0_DFF_init0_has_ceFalse_has_resetTrue$inst1__Mux2$inst0_coreir_mux.sel"],
          ["inst0_Counter2R$inst1_Register2R$inst1_DFF_init0_has_ceFalse_has_resetTrue$inst1__Mux2$inst0_coreir_mux.in1","inst0_Counter2R$inst1_Register2R$inst1_DFF_init0_has_ceFalse_has_resetTrue$bit_const_GND.out"],
          ["self.CLK","inst0_Counter2R$inst1_Register2R$inst1_DFF_init0_has_ceFalse_has_resetTrue$inst0_reg_P$reg0.clk"],
          ["inst0_Counter2R$inst1_Register2R$inst1_DFF_init0_has_ceFalse_has_resetTrue$inst1__Mux2$inst0_coreir_mux.out","inst0_Counter2R$inst1_Register2R$inst1_DFF_init0_has_ceFalse_has_resetTrue$inst0_reg_P$reg0.in.0"],
          ["inst1_Decode32$inst0_EQ2$inst0_coreir_eq_2.in0.1","inst0_Counter2R$inst1_Register2R$inst1_DFF_init0_has_ceFalse_has_resetTrue$inst0_reg_P$reg0.out.0"],
          ["self.O.1","inst0_Counter2R$inst1_Register2R$inst1_DFF_init0_has_ceFalse_has_resetTrue$inst0_reg_P$reg0.out.0"],
          ["inst1_Decode32$inst0_EQ2$inst0_coreir_eq_2.out","inst0_Counter2R$inst1_Register2R$inst1_DFF_init0_has_ceFalse_has_resetTrue$inst1__Mux2$inst0_coreir_mux.sel"],
          ["inst1_Decode32$inst0_EQ2$inst0_coreir_eq_2.in1.0","inst1_Decode32$bit_const_VCC.out"],
          ["inst1_Decode32$inst0_EQ2$inst0_coreir_eq_2.in1.1","inst1_Decode32$bit_const_VCC.out"]
        ]
      },
      "Counter2R":{
        "type":["Record",[
          ["O",["Array",2,"Bit"]],
          ["CLK",["Named","coreir.clkIn"]],
          ["RESET","BitIn"]
        ]],
        "instances":{
          "bit_const_GND":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "bit_const_VCC":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inst0_Add2$inst0_coreir_add2":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",2]}
          },
          "inst1_Register2R$inst0_DFF_init0_has_ceFalse_has_resetTrue$bit_const_GND":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "inst1_Register2R$inst0_DFF_init0_has_ceFalse_has_resetTrue$inst0_reg_P$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",1]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",1],"1'h0"]}
          },
          "inst1_Register2R$inst0_DFF_init0_has_ceFalse_has_resetTrue$inst1__Mux2$inst0_coreir_mux":{
            "modref":"corebit.mux"
          },
          "inst1_Register2R$inst1_DFF_init0_has_ceFalse_has_resetTrue$bit_const_GND":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "inst1_Register2R$inst1_DFF_init0_has_ceFalse_has_resetTrue$inst0_reg_P$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",1]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",1],"1'h0"]}
          },
          "inst1_Register2R$inst1_DFF_init0_has_ceFalse_has_resetTrue$inst1__Mux2$inst0_coreir_mux":{
            "modref":"corebit.mux"
          }
        },
        "connections":[
          ["inst0_Add2$inst0_coreir_add2.in1.1","bit_const_GND.out"],
          ["inst0_Add2$inst0_coreir_add2.in1.0","bit_const_VCC.out"],
          ["inst1_Register2R$inst0_DFF_init0_has_ceFalse_has_resetTrue$inst0_reg_P$reg0.out.0","inst0_Add2$inst0_coreir_add2.in0.0"],
          ["inst1_Register2R$inst1_DFF_init0_has_ceFalse_has_resetTrue$inst0_reg_P$reg0.out.0","inst0_Add2$inst0_coreir_add2.in0.1"],
          ["inst1_Register2R$inst0_DFF_init0_has_ceFalse_has_resetTrue$inst1__Mux2$inst0_coreir_mux.in0","inst0_Add2$inst0_coreir_add2.out.0"],
          ["inst1_Register2R$inst1_DFF_init0_has_ceFalse_has_resetTrue$inst1__Mux2$inst0_coreir_mux.in0","inst0_Add2$inst0_coreir_add2.out.1"],
          ["inst1_Register2R$inst0_DFF_init0_has_ceFalse_has_resetTrue$inst1__Mux2$inst0_coreir_mux.in1","inst1_Register2R$inst0_DFF_init0_has_ceFalse_has_resetTrue$bit_const_GND.out"],
          ["self.CLK","inst1_Register2R$inst0_DFF_init0_has_ceFalse_has_resetTrue$inst0_reg_P$reg0.clk"],
          ["inst1_Register2R$inst0_DFF_init0_has_ceFalse_has_resetTrue$inst1__Mux2$inst0_coreir_mux.out","inst1_Register2R$inst0_DFF_init0_has_ceFalse_has_resetTrue$inst0_reg_P$reg0.in.0"],
          ["self.O.0","inst1_Register2R$inst0_DFF_init0_has_ceFalse_has_resetTrue$inst0_reg_P$reg0.out.0"],
          ["self.RESET","inst1_Register2R$inst0_DFF_init0_has_ceFalse_has_resetTrue$inst1__Mux2$inst0_coreir_mux.sel"],
          ["inst1_Register2R$inst1_DFF_init0_has_ceFalse_has_resetTrue$inst1__Mux2$inst0_coreir_mux.in1","inst1_Register2R$inst1_DFF_init0_has_ceFalse_has_resetTrue$bit_const_GND.out"],
          ["self.CLK","inst1_Register2R$inst1_DFF_init0_has_ceFalse_has_resetTrue$inst0_reg_P$reg0.clk"],
          ["inst1_Register2R$inst1_DFF_init0_has_ceFalse_has_resetTrue$inst1__Mux2$inst0_coreir_mux.out","inst1_Register2R$inst1_DFF_init0_has_ceFalse_has_resetTrue$inst0_reg_P$reg0.in.0"],
          ["self.O.1","inst1_Register2R$inst1_DFF_init0_has_ceFalse_has_resetTrue$inst0_reg_P$reg0.out.0"],
          ["self.RESET","inst1_Register2R$inst1_DFF_init0_has_ceFalse_has_resetTrue$inst1__Mux2$inst0_coreir_mux.sel"]
        ]
      },
      "DFF_init0_has_ceFalse_has_resetTrue":{
        "type":["Record",[
          ["I","BitIn"],
          ["O","Bit"],
          ["CLK",["Named","coreir.clkIn"]],
          ["RESET","BitIn"]
        ]],
        "instances":{
          "bit_const_GND":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "inst0_reg_P$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",1]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",1],"1'h0"]}
          },
          "inst1__Mux2$inst0_coreir_mux":{
            "modref":"corebit.mux"
          }
        },
        "connections":[
          ["inst1__Mux2$inst0_coreir_mux.in1","bit_const_GND.out"],
          ["self.CLK","inst0_reg_P$reg0.clk"],
          ["inst1__Mux2$inst0_coreir_mux.out","inst0_reg_P$reg0.in.0"],
          ["self.O","inst0_reg_P$reg0.out.0"],
          ["self.I","inst1__Mux2$inst0_coreir_mux.in0"],
          ["self.RESET","inst1__Mux2$inst0_coreir_mux.sel"]
        ]
      },
      "Decode32":{
        "type":["Record",[
          ["I",["Array",2,"BitIn"]],
          ["O","Bit"]
        ]],
        "instances":{
          "bit_const_VCC":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inst0_EQ2$inst0_coreir_eq_2":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          }
        },
        "connections":[
          ["inst0_EQ2$inst0_coreir_eq_2.in1.0","bit_const_VCC.out"],
          ["inst0_EQ2$inst0_coreir_eq_2.in1.1","bit_const_VCC.out"],
          ["self.I","inst0_EQ2$inst0_coreir_eq_2.in0"],
          ["self.O","inst0_EQ2$inst0_coreir_eq_2.out"]
        ]
      },
      "EQ2":{
        "type":["Record",[
          ["I0",["Array",2,"BitIn"]],
          ["I1",["Array",2,"BitIn"]],
          ["O","Bit"]
        ]],
        "instances":{
          "inst0_coreir_eq_2":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          }
        },
        "connections":[
          ["self.I0","inst0_coreir_eq_2.in0"],
          ["self.I1","inst0_coreir_eq_2.in1"],
          ["self.O","inst0_coreir_eq_2.out"]
        ]
      },
      "PartitionArray_16_In_Bit___4":{
        "type":["Record",[
          ["I",["Array",16,"BitIn"]],
          ["O",["Array",4,"Bit"]],
          ["CLK",["Named","coreir.clkIn"]]
        ]],
        "instances":{
          "inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_0$join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_0$muxN_0$join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_0$muxN_1$join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_0$sel_slice0":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",1], "lo":["Int",0], "width":["Int",2]}
          },
          "inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_0$sel_slice1":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",1], "lo":["Int",0], "width":["Int",2]}
          },
          "inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_1$join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_1$muxN_0$join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_1$muxN_1$join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_1$sel_slice0":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",1], "lo":["Int",0], "width":["Int",2]}
          },
          "inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_1$sel_slice1":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",1], "lo":["Int",0], "width":["Int",2]}
          },
          "inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_2$join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_2$muxN_0$join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_2$muxN_1$join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_2$sel_slice0":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",1], "lo":["Int",0], "width":["Int",2]}
          },
          "inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_2$sel_slice1":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",1], "lo":["Int",0], "width":["Int",2]}
          },
          "inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_3$join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_3$muxN_0$join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_3$muxN_1$join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_3$sel_slice0":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",1], "lo":["Int",0], "width":["Int",2]}
          },
          "inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_3$sel_slice1":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",1], "lo":["Int",0], "width":["Int",2]}
          },
          "inst3_Counter2Mod4$inst0_Counter2R$bit_const_GND":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "inst3_Counter2Mod4$inst0_Counter2R$bit_const_VCC":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inst3_Counter2Mod4$inst0_Counter2R$inst0_Add2$inst0_coreir_add2":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",2]}
          },
          "inst3_Counter2Mod4$inst0_Counter2R$inst1_Register2R$inst0_DFF_init0_has_ceFalse_has_resetTrue$bit_const_GND":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "inst3_Counter2Mod4$inst0_Counter2R$inst1_Register2R$inst0_DFF_init0_has_ceFalse_has_resetTrue$inst0_reg_P$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",1]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",1],"1'h0"]}
          },
          "inst3_Counter2Mod4$inst0_Counter2R$inst1_Register2R$inst0_DFF_init0_has_ceFalse_has_resetTrue$inst1__Mux2$inst0_coreir_mux":{
            "modref":"corebit.mux"
          },
          "inst3_Counter2Mod4$inst0_Counter2R$inst1_Register2R$inst1_DFF_init0_has_ceFalse_has_resetTrue$bit_const_GND":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "inst3_Counter2Mod4$inst0_Counter2R$inst1_Register2R$inst1_DFF_init0_has_ceFalse_has_resetTrue$inst0_reg_P$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",1]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",1],"1'h0"]}
          },
          "inst3_Counter2Mod4$inst0_Counter2R$inst1_Register2R$inst1_DFF_init0_has_ceFalse_has_resetTrue$inst1__Mux2$inst0_coreir_mux":{
            "modref":"corebit.mux"
          },
          "inst3_Counter2Mod4$inst1_Decode32$bit_const_VCC":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inst3_Counter2Mod4$inst1_Decode32$inst0_EQ2$inst0_coreir_eq_2":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          }
        },
        "connections":[
          ["inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_0$muxN_0$join.out","inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_0$join.in0"],
          ["inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_0$muxN_1$join.out","inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_0$join.in1"],
          ["self.O.0","inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_0$join.out.0"],
          ["inst3_Counter2Mod4$inst0_Counter2R$inst1_Register2R$inst1_DFF_init0_has_ceFalse_has_resetTrue$inst0_reg_P$reg0.out.0","inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_0$join.sel"],
          ["self.I.0","inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_0$muxN_0$join.in0.0"],
          ["self.I.4","inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_0$muxN_0$join.in1.0"],
          ["inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_0$sel_slice0.out.0","inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_0$muxN_0$join.sel"],
          ["self.I.8","inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_0$muxN_1$join.in0.0"],
          ["self.I.12","inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_0$muxN_1$join.in1.0"],
          ["inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_0$sel_slice1.out.0","inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_0$muxN_1$join.sel"],
          ["inst3_Counter2Mod4$inst0_Counter2R$inst1_Register2R$inst0_DFF_init0_has_ceFalse_has_resetTrue$inst0_reg_P$reg0.out.0","inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_0$sel_slice0.in.0"],
          ["inst3_Counter2Mod4$inst0_Counter2R$inst1_Register2R$inst1_DFF_init0_has_ceFalse_has_resetTrue$inst0_reg_P$reg0.out.0","inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_0$sel_slice0.in.1"],
          ["inst3_Counter2Mod4$inst0_Counter2R$inst1_Register2R$inst0_DFF_init0_has_ceFalse_has_resetTrue$inst0_reg_P$reg0.out.0","inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_0$sel_slice1.in.0"],
          ["inst3_Counter2Mod4$inst0_Counter2R$inst1_Register2R$inst1_DFF_init0_has_ceFalse_has_resetTrue$inst0_reg_P$reg0.out.0","inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_0$sel_slice1.in.1"],
          ["inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_1$muxN_0$join.out","inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_1$join.in0"],
          ["inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_1$muxN_1$join.out","inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_1$join.in1"],
          ["self.O.1","inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_1$join.out.0"],
          ["inst3_Counter2Mod4$inst0_Counter2R$inst1_Register2R$inst1_DFF_init0_has_ceFalse_has_resetTrue$inst0_reg_P$reg0.out.0","inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_1$join.sel"],
          ["self.I.1","inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_1$muxN_0$join.in0.0"],
          ["self.I.5","inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_1$muxN_0$join.in1.0"],
          ["inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_1$sel_slice0.out.0","inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_1$muxN_0$join.sel"],
          ["self.I.9","inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_1$muxN_1$join.in0.0"],
          ["self.I.13","inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_1$muxN_1$join.in1.0"],
          ["inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_1$sel_slice1.out.0","inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_1$muxN_1$join.sel"],
          ["inst3_Counter2Mod4$inst0_Counter2R$inst1_Register2R$inst0_DFF_init0_has_ceFalse_has_resetTrue$inst0_reg_P$reg0.out.0","inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_1$sel_slice0.in.0"],
          ["inst3_Counter2Mod4$inst0_Counter2R$inst1_Register2R$inst1_DFF_init0_has_ceFalse_has_resetTrue$inst0_reg_P$reg0.out.0","inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_1$sel_slice0.in.1"],
          ["inst3_Counter2Mod4$inst0_Counter2R$inst1_Register2R$inst0_DFF_init0_has_ceFalse_has_resetTrue$inst0_reg_P$reg0.out.0","inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_1$sel_slice1.in.0"],
          ["inst3_Counter2Mod4$inst0_Counter2R$inst1_Register2R$inst1_DFF_init0_has_ceFalse_has_resetTrue$inst0_reg_P$reg0.out.0","inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_1$sel_slice1.in.1"],
          ["inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_2$muxN_0$join.out","inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_2$join.in0"],
          ["inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_2$muxN_1$join.out","inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_2$join.in1"],
          ["self.O.2","inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_2$join.out.0"],
          ["inst3_Counter2Mod4$inst0_Counter2R$inst1_Register2R$inst1_DFF_init0_has_ceFalse_has_resetTrue$inst0_reg_P$reg0.out.0","inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_2$join.sel"],
          ["self.I.2","inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_2$muxN_0$join.in0.0"],
          ["self.I.6","inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_2$muxN_0$join.in1.0"],
          ["inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_2$sel_slice0.out.0","inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_2$muxN_0$join.sel"],
          ["self.I.10","inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_2$muxN_1$join.in0.0"],
          ["self.I.14","inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_2$muxN_1$join.in1.0"],
          ["inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_2$sel_slice1.out.0","inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_2$muxN_1$join.sel"],
          ["inst3_Counter2Mod4$inst0_Counter2R$inst1_Register2R$inst0_DFF_init0_has_ceFalse_has_resetTrue$inst0_reg_P$reg0.out.0","inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_2$sel_slice0.in.0"],
          ["inst3_Counter2Mod4$inst0_Counter2R$inst1_Register2R$inst1_DFF_init0_has_ceFalse_has_resetTrue$inst0_reg_P$reg0.out.0","inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_2$sel_slice0.in.1"],
          ["inst3_Counter2Mod4$inst0_Counter2R$inst1_Register2R$inst0_DFF_init0_has_ceFalse_has_resetTrue$inst0_reg_P$reg0.out.0","inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_2$sel_slice1.in.0"],
          ["inst3_Counter2Mod4$inst0_Counter2R$inst1_Register2R$inst1_DFF_init0_has_ceFalse_has_resetTrue$inst0_reg_P$reg0.out.0","inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_2$sel_slice1.in.1"],
          ["inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_3$muxN_0$join.out","inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_3$join.in0"],
          ["inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_3$muxN_1$join.out","inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_3$join.in1"],
          ["self.O.3","inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_3$join.out.0"],
          ["inst3_Counter2Mod4$inst0_Counter2R$inst1_Register2R$inst1_DFF_init0_has_ceFalse_has_resetTrue$inst0_reg_P$reg0.out.0","inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_3$join.sel"],
          ["self.I.3","inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_3$muxN_0$join.in0.0"],
          ["self.I.7","inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_3$muxN_0$join.in1.0"],
          ["inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_3$sel_slice0.out.0","inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_3$muxN_0$join.sel"],
          ["self.I.11","inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_3$muxN_1$join.in0.0"],
          ["self.I.15","inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_3$muxN_1$join.in1.0"],
          ["inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_3$sel_slice1.out.0","inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_3$muxN_1$join.sel"],
          ["inst3_Counter2Mod4$inst0_Counter2R$inst1_Register2R$inst0_DFF_init0_has_ceFalse_has_resetTrue$inst0_reg_P$reg0.out.0","inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_3$sel_slice0.in.0"],
          ["inst3_Counter2Mod4$inst0_Counter2R$inst1_Register2R$inst1_DFF_init0_has_ceFalse_has_resetTrue$inst0_reg_P$reg0.out.0","inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_3$sel_slice0.in.1"],
          ["inst3_Counter2Mod4$inst0_Counter2R$inst1_Register2R$inst0_DFF_init0_has_ceFalse_has_resetTrue$inst0_reg_P$reg0.out.0","inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_3$sel_slice1.in.0"],
          ["inst3_Counter2Mod4$inst0_Counter2R$inst1_Register2R$inst1_DFF_init0_has_ceFalse_has_resetTrue$inst0_reg_P$reg0.out.0","inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_3$sel_slice1.in.1"],
          ["inst3_Counter2Mod4$inst0_Counter2R$inst0_Add2$inst0_coreir_add2.in1.1","inst3_Counter2Mod4$inst0_Counter2R$bit_const_GND.out"],
          ["inst3_Counter2Mod4$inst0_Counter2R$inst0_Add2$inst0_coreir_add2.in1.0","inst3_Counter2Mod4$inst0_Counter2R$bit_const_VCC.out"],
          ["inst3_Counter2Mod4$inst0_Counter2R$inst1_Register2R$inst0_DFF_init0_has_ceFalse_has_resetTrue$inst0_reg_P$reg0.out.0","inst3_Counter2Mod4$inst0_Counter2R$inst0_Add2$inst0_coreir_add2.in0.0"],
          ["inst3_Counter2Mod4$inst0_Counter2R$inst1_Register2R$inst1_DFF_init0_has_ceFalse_has_resetTrue$inst0_reg_P$reg0.out.0","inst3_Counter2Mod4$inst0_Counter2R$inst0_Add2$inst0_coreir_add2.in0.1"],
          ["inst3_Counter2Mod4$inst0_Counter2R$inst1_Register2R$inst0_DFF_init0_has_ceFalse_has_resetTrue$inst1__Mux2$inst0_coreir_mux.in0","inst3_Counter2Mod4$inst0_Counter2R$inst0_Add2$inst0_coreir_add2.out.0"],
          ["inst3_Counter2Mod4$inst0_Counter2R$inst1_Register2R$inst1_DFF_init0_has_ceFalse_has_resetTrue$inst1__Mux2$inst0_coreir_mux.in0","inst3_Counter2Mod4$inst0_Counter2R$inst0_Add2$inst0_coreir_add2.out.1"],
          ["inst3_Counter2Mod4$inst0_Counter2R$inst1_Register2R$inst0_DFF_init0_has_ceFalse_has_resetTrue$inst1__Mux2$inst0_coreir_mux.in1","inst3_Counter2Mod4$inst0_Counter2R$inst1_Register2R$inst0_DFF_init0_has_ceFalse_has_resetTrue$bit_const_GND.out"],
          ["self.CLK","inst3_Counter2Mod4$inst0_Counter2R$inst1_Register2R$inst0_DFF_init0_has_ceFalse_has_resetTrue$inst0_reg_P$reg0.clk"],
          ["inst3_Counter2Mod4$inst0_Counter2R$inst1_Register2R$inst0_DFF_init0_has_ceFalse_has_resetTrue$inst1__Mux2$inst0_coreir_mux.out","inst3_Counter2Mod4$inst0_Counter2R$inst1_Register2R$inst0_DFF_init0_has_ceFalse_has_resetTrue$inst0_reg_P$reg0.in.0"],
          ["inst3_Counter2Mod4$inst1_Decode32$inst0_EQ2$inst0_coreir_eq_2.in0.0","inst3_Counter2Mod4$inst0_Counter2R$inst1_Register2R$inst0_DFF_init0_has_ceFalse_has_resetTrue$inst0_reg_P$reg0.out.0"],
          ["inst3_Counter2Mod4$inst1_Decode32$inst0_EQ2$inst0_coreir_eq_2.out","inst3_Counter2Mod4$inst0_Counter2R$inst1_Register2R$inst0_DFF_init0_has_ceFalse_has_resetTrue$inst1__Mux2$inst0_coreir_mux.sel"],
          ["inst3_Counter2Mod4$inst0_Counter2R$inst1_Register2R$inst1_DFF_init0_has_ceFalse_has_resetTrue$inst1__Mux2$inst0_coreir_mux.in1","inst3_Counter2Mod4$inst0_Counter2R$inst1_Register2R$inst1_DFF_init0_has_ceFalse_has_resetTrue$bit_const_GND.out"],
          ["self.CLK","inst3_Counter2Mod4$inst0_Counter2R$inst1_Register2R$inst1_DFF_init0_has_ceFalse_has_resetTrue$inst0_reg_P$reg0.clk"],
          ["inst3_Counter2Mod4$inst0_Counter2R$inst1_Register2R$inst1_DFF_init0_has_ceFalse_has_resetTrue$inst1__Mux2$inst0_coreir_mux.out","inst3_Counter2Mod4$inst0_Counter2R$inst1_Register2R$inst1_DFF_init0_has_ceFalse_has_resetTrue$inst0_reg_P$reg0.in.0"],
          ["inst3_Counter2Mod4$inst1_Decode32$inst0_EQ2$inst0_coreir_eq_2.in0.1","inst3_Counter2Mod4$inst0_Counter2R$inst1_Register2R$inst1_DFF_init0_has_ceFalse_has_resetTrue$inst0_reg_P$reg0.out.0"],
          ["inst3_Counter2Mod4$inst1_Decode32$inst0_EQ2$inst0_coreir_eq_2.out","inst3_Counter2Mod4$inst0_Counter2R$inst1_Register2R$inst1_DFF_init0_has_ceFalse_has_resetTrue$inst1__Mux2$inst0_coreir_mux.sel"],
          ["inst3_Counter2Mod4$inst1_Decode32$inst0_EQ2$inst0_coreir_eq_2.in1.0","inst3_Counter2Mod4$inst1_Decode32$bit_const_VCC.out"],
          ["inst3_Counter2Mod4$inst1_Decode32$inst0_EQ2$inst0_coreir_eq_2.in1.1","inst3_Counter2Mod4$inst1_Decode32$bit_const_VCC.out"]
        ]
      },
      "Register2R":{
        "type":["Record",[
          ["I",["Array",2,"BitIn"]],
          ["O",["Array",2,"Bit"]],
          ["CLK",["Named","coreir.clkIn"]],
          ["RESET","BitIn"]
        ]],
        "instances":{
          "inst0_DFF_init0_has_ceFalse_has_resetTrue$bit_const_GND":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "inst0_DFF_init0_has_ceFalse_has_resetTrue$inst0_reg_P$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",1]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",1],"1'h0"]}
          },
          "inst0_DFF_init0_has_ceFalse_has_resetTrue$inst1__Mux2$inst0_coreir_mux":{
            "modref":"corebit.mux"
          },
          "inst1_DFF_init0_has_ceFalse_has_resetTrue$bit_const_GND":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "inst1_DFF_init0_has_ceFalse_has_resetTrue$inst0_reg_P$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",1]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",1],"1'h0"]}
          },
          "inst1_DFF_init0_has_ceFalse_has_resetTrue$inst1__Mux2$inst0_coreir_mux":{
            "modref":"corebit.mux"
          }
        },
        "connections":[
          ["inst0_DFF_init0_has_ceFalse_has_resetTrue$inst1__Mux2$inst0_coreir_mux.in1","inst0_DFF_init0_has_ceFalse_has_resetTrue$bit_const_GND.out"],
          ["self.CLK","inst0_DFF_init0_has_ceFalse_has_resetTrue$inst0_reg_P$reg0.clk"],
          ["inst0_DFF_init0_has_ceFalse_has_resetTrue$inst1__Mux2$inst0_coreir_mux.out","inst0_DFF_init0_has_ceFalse_has_resetTrue$inst0_reg_P$reg0.in.0"],
          ["self.O.0","inst0_DFF_init0_has_ceFalse_has_resetTrue$inst0_reg_P$reg0.out.0"],
          ["self.I.0","inst0_DFF_init0_has_ceFalse_has_resetTrue$inst1__Mux2$inst0_coreir_mux.in0"],
          ["self.RESET","inst0_DFF_init0_has_ceFalse_has_resetTrue$inst1__Mux2$inst0_coreir_mux.sel"],
          ["inst1_DFF_init0_has_ceFalse_has_resetTrue$inst1__Mux2$inst0_coreir_mux.in1","inst1_DFF_init0_has_ceFalse_has_resetTrue$bit_const_GND.out"],
          ["self.CLK","inst1_DFF_init0_has_ceFalse_has_resetTrue$inst0_reg_P$reg0.clk"],
          ["inst1_DFF_init0_has_ceFalse_has_resetTrue$inst1__Mux2$inst0_coreir_mux.out","inst1_DFF_init0_has_ceFalse_has_resetTrue$inst0_reg_P$reg0.in.0"],
          ["self.O.1","inst1_DFF_init0_has_ceFalse_has_resetTrue$inst0_reg_P$reg0.out.0"],
          ["self.I.1","inst1_DFF_init0_has_ceFalse_has_resetTrue$inst1__Mux2$inst0_coreir_mux.in0"],
          ["self.RESET","inst1_DFF_init0_has_ceFalse_has_resetTrue$inst1__Mux2$inst0_coreir_mux.sel"]
        ]
      },
      "_Mux2":{
        "type":["Record",[
          ["I",["Array",2,"BitIn"]],
          ["S","BitIn"],
          ["O","Bit"]
        ]],
        "instances":{
          "inst0_coreir_mux":{
            "modref":"corebit.mux"
          }
        },
        "connections":[
          ["self.I.0","inst0_coreir_mux.in0"],
          ["self.I.1","inst0_coreir_mux.in1"],
          ["self.O","inst0_coreir_mux.out"],
          ["self.S","inst0_coreir_mux.sel"]
        ]
      },
      "test_partition":{
        "type":["Record",[
          ["I",["Array",16,"BitIn"]],
          ["O",["Array",4,"Bit"]],
          ["CLK",["Named","coreir.clkIn"]]
        ]],
        "instances":{
          "inst0_PartitionArray_16_In_Bit___4$inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_0$join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "inst0_PartitionArray_16_In_Bit___4$inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_0$muxN_0$join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "inst0_PartitionArray_16_In_Bit___4$inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_0$muxN_1$join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "inst0_PartitionArray_16_In_Bit___4$inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_0$sel_slice0":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",1], "lo":["Int",0], "width":["Int",2]}
          },
          "inst0_PartitionArray_16_In_Bit___4$inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_0$sel_slice1":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",1], "lo":["Int",0], "width":["Int",2]}
          },
          "inst0_PartitionArray_16_In_Bit___4$inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_1$join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "inst0_PartitionArray_16_In_Bit___4$inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_1$muxN_0$join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "inst0_PartitionArray_16_In_Bit___4$inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_1$muxN_1$join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "inst0_PartitionArray_16_In_Bit___4$inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_1$sel_slice0":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",1], "lo":["Int",0], "width":["Int",2]}
          },
          "inst0_PartitionArray_16_In_Bit___4$inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_1$sel_slice1":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",1], "lo":["Int",0], "width":["Int",2]}
          },
          "inst0_PartitionArray_16_In_Bit___4$inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_2$join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "inst0_PartitionArray_16_In_Bit___4$inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_2$muxN_0$join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "inst0_PartitionArray_16_In_Bit___4$inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_2$muxN_1$join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "inst0_PartitionArray_16_In_Bit___4$inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_2$sel_slice0":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",1], "lo":["Int",0], "width":["Int",2]}
          },
          "inst0_PartitionArray_16_In_Bit___4$inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_2$sel_slice1":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",1], "lo":["Int",0], "width":["Int",2]}
          },
          "inst0_PartitionArray_16_In_Bit___4$inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_3$join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "inst0_PartitionArray_16_In_Bit___4$inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_3$muxN_0$join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "inst0_PartitionArray_16_In_Bit___4$inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_3$muxN_1$join":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",1]}
          },
          "inst0_PartitionArray_16_In_Bit___4$inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_3$sel_slice0":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",1], "lo":["Int",0], "width":["Int",2]}
          },
          "inst0_PartitionArray_16_In_Bit___4$inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_3$sel_slice1":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",1], "lo":["Int",0], "width":["Int",2]}
          },
          "inst0_PartitionArray_16_In_Bit___4$inst3_Counter2Mod4$inst0_Counter2R$bit_const_GND":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "inst0_PartitionArray_16_In_Bit___4$inst3_Counter2Mod4$inst0_Counter2R$bit_const_VCC":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inst0_PartitionArray_16_In_Bit___4$inst3_Counter2Mod4$inst0_Counter2R$inst0_Add2$inst0_coreir_add2":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",2]}
          },
          "inst0_PartitionArray_16_In_Bit___4$inst3_Counter2Mod4$inst0_Counter2R$inst1_Register2R$inst0_DFF_init0_has_ceFalse_has_resetTrue$bit_const_GND":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "inst0_PartitionArray_16_In_Bit___4$inst3_Counter2Mod4$inst0_Counter2R$inst1_Register2R$inst0_DFF_init0_has_ceFalse_has_resetTrue$inst0_reg_P$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",1]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",1],"1'h0"]}
          },
          "inst0_PartitionArray_16_In_Bit___4$inst3_Counter2Mod4$inst0_Counter2R$inst1_Register2R$inst0_DFF_init0_has_ceFalse_has_resetTrue$inst1__Mux2$inst0_coreir_mux":{
            "modref":"corebit.mux"
          },
          "inst0_PartitionArray_16_In_Bit___4$inst3_Counter2Mod4$inst0_Counter2R$inst1_Register2R$inst1_DFF_init0_has_ceFalse_has_resetTrue$bit_const_GND":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "inst0_PartitionArray_16_In_Bit___4$inst3_Counter2Mod4$inst0_Counter2R$inst1_Register2R$inst1_DFF_init0_has_ceFalse_has_resetTrue$inst0_reg_P$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",1]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",1],"1'h0"]}
          },
          "inst0_PartitionArray_16_In_Bit___4$inst3_Counter2Mod4$inst0_Counter2R$inst1_Register2R$inst1_DFF_init0_has_ceFalse_has_resetTrue$inst1__Mux2$inst0_coreir_mux":{
            "modref":"corebit.mux"
          },
          "inst0_PartitionArray_16_In_Bit___4$inst3_Counter2Mod4$inst1_Decode32$bit_const_VCC":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inst0_PartitionArray_16_In_Bit___4$inst3_Counter2Mod4$inst1_Decode32$inst0_EQ2$inst0_coreir_eq_2":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",2]}
          }
        },
        "connections":[
          ["inst0_PartitionArray_16_In_Bit___4$inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_0$muxN_0$join.out","inst0_PartitionArray_16_In_Bit___4$inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_0$join.in0"],
          ["inst0_PartitionArray_16_In_Bit___4$inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_0$muxN_1$join.out","inst0_PartitionArray_16_In_Bit___4$inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_0$join.in1"],
          ["self.O.0","inst0_PartitionArray_16_In_Bit___4$inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_0$join.out.0"],
          ["inst0_PartitionArray_16_In_Bit___4$inst3_Counter2Mod4$inst0_Counter2R$inst1_Register2R$inst1_DFF_init0_has_ceFalse_has_resetTrue$inst0_reg_P$reg0.out.0","inst0_PartitionArray_16_In_Bit___4$inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_0$join.sel"],
          ["self.I.0","inst0_PartitionArray_16_In_Bit___4$inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_0$muxN_0$join.in0.0"],
          ["self.I.4","inst0_PartitionArray_16_In_Bit___4$inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_0$muxN_0$join.in1.0"],
          ["inst0_PartitionArray_16_In_Bit___4$inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_0$sel_slice0.out.0","inst0_PartitionArray_16_In_Bit___4$inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_0$muxN_0$join.sel"],
          ["self.I.8","inst0_PartitionArray_16_In_Bit___4$inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_0$muxN_1$join.in0.0"],
          ["self.I.12","inst0_PartitionArray_16_In_Bit___4$inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_0$muxN_1$join.in1.0"],
          ["inst0_PartitionArray_16_In_Bit___4$inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_0$sel_slice1.out.0","inst0_PartitionArray_16_In_Bit___4$inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_0$muxN_1$join.sel"],
          ["inst0_PartitionArray_16_In_Bit___4$inst3_Counter2Mod4$inst0_Counter2R$inst1_Register2R$inst0_DFF_init0_has_ceFalse_has_resetTrue$inst0_reg_P$reg0.out.0","inst0_PartitionArray_16_In_Bit___4$inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_0$sel_slice0.in.0"],
          ["inst0_PartitionArray_16_In_Bit___4$inst3_Counter2Mod4$inst0_Counter2R$inst1_Register2R$inst1_DFF_init0_has_ceFalse_has_resetTrue$inst0_reg_P$reg0.out.0","inst0_PartitionArray_16_In_Bit___4$inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_0$sel_slice0.in.1"],
          ["inst0_PartitionArray_16_In_Bit___4$inst3_Counter2Mod4$inst0_Counter2R$inst1_Register2R$inst0_DFF_init0_has_ceFalse_has_resetTrue$inst0_reg_P$reg0.out.0","inst0_PartitionArray_16_In_Bit___4$inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_0$sel_slice1.in.0"],
          ["inst0_PartitionArray_16_In_Bit___4$inst3_Counter2Mod4$inst0_Counter2R$inst1_Register2R$inst1_DFF_init0_has_ceFalse_has_resetTrue$inst0_reg_P$reg0.out.0","inst0_PartitionArray_16_In_Bit___4$inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_0$sel_slice1.in.1"],
          ["inst0_PartitionArray_16_In_Bit___4$inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_1$muxN_0$join.out","inst0_PartitionArray_16_In_Bit___4$inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_1$join.in0"],
          ["inst0_PartitionArray_16_In_Bit___4$inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_1$muxN_1$join.out","inst0_PartitionArray_16_In_Bit___4$inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_1$join.in1"],
          ["self.O.1","inst0_PartitionArray_16_In_Bit___4$inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_1$join.out.0"],
          ["inst0_PartitionArray_16_In_Bit___4$inst3_Counter2Mod4$inst0_Counter2R$inst1_Register2R$inst1_DFF_init0_has_ceFalse_has_resetTrue$inst0_reg_P$reg0.out.0","inst0_PartitionArray_16_In_Bit___4$inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_1$join.sel"],
          ["self.I.1","inst0_PartitionArray_16_In_Bit___4$inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_1$muxN_0$join.in0.0"],
          ["self.I.5","inst0_PartitionArray_16_In_Bit___4$inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_1$muxN_0$join.in1.0"],
          ["inst0_PartitionArray_16_In_Bit___4$inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_1$sel_slice0.out.0","inst0_PartitionArray_16_In_Bit___4$inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_1$muxN_0$join.sel"],
          ["self.I.9","inst0_PartitionArray_16_In_Bit___4$inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_1$muxN_1$join.in0.0"],
          ["self.I.13","inst0_PartitionArray_16_In_Bit___4$inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_1$muxN_1$join.in1.0"],
          ["inst0_PartitionArray_16_In_Bit___4$inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_1$sel_slice1.out.0","inst0_PartitionArray_16_In_Bit___4$inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_1$muxN_1$join.sel"],
          ["inst0_PartitionArray_16_In_Bit___4$inst3_Counter2Mod4$inst0_Counter2R$inst1_Register2R$inst0_DFF_init0_has_ceFalse_has_resetTrue$inst0_reg_P$reg0.out.0","inst0_PartitionArray_16_In_Bit___4$inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_1$sel_slice0.in.0"],
          ["inst0_PartitionArray_16_In_Bit___4$inst3_Counter2Mod4$inst0_Counter2R$inst1_Register2R$inst1_DFF_init0_has_ceFalse_has_resetTrue$inst0_reg_P$reg0.out.0","inst0_PartitionArray_16_In_Bit___4$inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_1$sel_slice0.in.1"],
          ["inst0_PartitionArray_16_In_Bit___4$inst3_Counter2Mod4$inst0_Counter2R$inst1_Register2R$inst0_DFF_init0_has_ceFalse_has_resetTrue$inst0_reg_P$reg0.out.0","inst0_PartitionArray_16_In_Bit___4$inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_1$sel_slice1.in.0"],
          ["inst0_PartitionArray_16_In_Bit___4$inst3_Counter2Mod4$inst0_Counter2R$inst1_Register2R$inst1_DFF_init0_has_ceFalse_has_resetTrue$inst0_reg_P$reg0.out.0","inst0_PartitionArray_16_In_Bit___4$inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_1$sel_slice1.in.1"],
          ["inst0_PartitionArray_16_In_Bit___4$inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_2$muxN_0$join.out","inst0_PartitionArray_16_In_Bit___4$inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_2$join.in0"],
          ["inst0_PartitionArray_16_In_Bit___4$inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_2$muxN_1$join.out","inst0_PartitionArray_16_In_Bit___4$inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_2$join.in1"],
          ["self.O.2","inst0_PartitionArray_16_In_Bit___4$inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_2$join.out.0"],
          ["inst0_PartitionArray_16_In_Bit___4$inst3_Counter2Mod4$inst0_Counter2R$inst1_Register2R$inst1_DFF_init0_has_ceFalse_has_resetTrue$inst0_reg_P$reg0.out.0","inst0_PartitionArray_16_In_Bit___4$inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_2$join.sel"],
          ["self.I.2","inst0_PartitionArray_16_In_Bit___4$inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_2$muxN_0$join.in0.0"],
          ["self.I.6","inst0_PartitionArray_16_In_Bit___4$inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_2$muxN_0$join.in1.0"],
          ["inst0_PartitionArray_16_In_Bit___4$inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_2$sel_slice0.out.0","inst0_PartitionArray_16_In_Bit___4$inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_2$muxN_0$join.sel"],
          ["self.I.10","inst0_PartitionArray_16_In_Bit___4$inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_2$muxN_1$join.in0.0"],
          ["self.I.14","inst0_PartitionArray_16_In_Bit___4$inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_2$muxN_1$join.in1.0"],
          ["inst0_PartitionArray_16_In_Bit___4$inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_2$sel_slice1.out.0","inst0_PartitionArray_16_In_Bit___4$inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_2$muxN_1$join.sel"],
          ["inst0_PartitionArray_16_In_Bit___4$inst3_Counter2Mod4$inst0_Counter2R$inst1_Register2R$inst0_DFF_init0_has_ceFalse_has_resetTrue$inst0_reg_P$reg0.out.0","inst0_PartitionArray_16_In_Bit___4$inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_2$sel_slice0.in.0"],
          ["inst0_PartitionArray_16_In_Bit___4$inst3_Counter2Mod4$inst0_Counter2R$inst1_Register2R$inst1_DFF_init0_has_ceFalse_has_resetTrue$inst0_reg_P$reg0.out.0","inst0_PartitionArray_16_In_Bit___4$inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_2$sel_slice0.in.1"],
          ["inst0_PartitionArray_16_In_Bit___4$inst3_Counter2Mod4$inst0_Counter2R$inst1_Register2R$inst0_DFF_init0_has_ceFalse_has_resetTrue$inst0_reg_P$reg0.out.0","inst0_PartitionArray_16_In_Bit___4$inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_2$sel_slice1.in.0"],
          ["inst0_PartitionArray_16_In_Bit___4$inst3_Counter2Mod4$inst0_Counter2R$inst1_Register2R$inst1_DFF_init0_has_ceFalse_has_resetTrue$inst0_reg_P$reg0.out.0","inst0_PartitionArray_16_In_Bit___4$inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_2$sel_slice1.in.1"],
          ["inst0_PartitionArray_16_In_Bit___4$inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_3$muxN_0$join.out","inst0_PartitionArray_16_In_Bit___4$inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_3$join.in0"],
          ["inst0_PartitionArray_16_In_Bit___4$inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_3$muxN_1$join.out","inst0_PartitionArray_16_In_Bit___4$inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_3$join.in1"],
          ["self.O.3","inst0_PartitionArray_16_In_Bit___4$inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_3$join.out.0"],
          ["inst0_PartitionArray_16_In_Bit___4$inst3_Counter2Mod4$inst0_Counter2R$inst1_Register2R$inst1_DFF_init0_has_ceFalse_has_resetTrue$inst0_reg_P$reg0.out.0","inst0_PartitionArray_16_In_Bit___4$inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_3$join.sel"],
          ["self.I.3","inst0_PartitionArray_16_In_Bit___4$inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_3$muxN_0$join.in0.0"],
          ["self.I.7","inst0_PartitionArray_16_In_Bit___4$inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_3$muxN_0$join.in1.0"],
          ["inst0_PartitionArray_16_In_Bit___4$inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_3$sel_slice0.out.0","inst0_PartitionArray_16_In_Bit___4$inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_3$muxN_0$join.sel"],
          ["self.I.11","inst0_PartitionArray_16_In_Bit___4$inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_3$muxN_1$join.in0.0"],
          ["self.I.15","inst0_PartitionArray_16_In_Bit___4$inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_3$muxN_1$join.in1.0"],
          ["inst0_PartitionArray_16_In_Bit___4$inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_3$sel_slice1.out.0","inst0_PartitionArray_16_In_Bit___4$inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_3$muxN_1$join.sel"],
          ["inst0_PartitionArray_16_In_Bit___4$inst3_Counter2Mod4$inst0_Counter2R$inst1_Register2R$inst0_DFF_init0_has_ceFalse_has_resetTrue$inst0_reg_P$reg0.out.0","inst0_PartitionArray_16_In_Bit___4$inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_3$sel_slice0.in.0"],
          ["inst0_PartitionArray_16_In_Bit___4$inst3_Counter2Mod4$inst0_Counter2R$inst1_Register2R$inst1_DFF_init0_has_ceFalse_has_resetTrue$inst0_reg_P$reg0.out.0","inst0_PartitionArray_16_In_Bit___4$inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_3$sel_slice0.in.1"],
          ["inst0_PartitionArray_16_In_Bit___4$inst3_Counter2Mod4$inst0_Counter2R$inst1_Register2R$inst0_DFF_init0_has_ceFalse_has_resetTrue$inst0_reg_P$reg0.out.0","inst0_PartitionArray_16_In_Bit___4$inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_3$sel_slice1.in.0"],
          ["inst0_PartitionArray_16_In_Bit___4$inst3_Counter2Mod4$inst0_Counter2R$inst1_Register2R$inst1_DFF_init0_has_ceFalse_has_resetTrue$inst0_reg_P$reg0.out.0","inst0_PartitionArray_16_In_Bit___4$inst1_MapParallel_n4_opCommonlibMuxN_n4_w1$op_3$sel_slice1.in.1"],
          ["inst0_PartitionArray_16_In_Bit___4$inst3_Counter2Mod4$inst0_Counter2R$inst0_Add2$inst0_coreir_add2.in1.1","inst0_PartitionArray_16_In_Bit___4$inst3_Counter2Mod4$inst0_Counter2R$bit_const_GND.out"],
          ["inst0_PartitionArray_16_In_Bit___4$inst3_Counter2Mod4$inst0_Counter2R$inst0_Add2$inst0_coreir_add2.in1.0","inst0_PartitionArray_16_In_Bit___4$inst3_Counter2Mod4$inst0_Counter2R$bit_const_VCC.out"],
          ["inst0_PartitionArray_16_In_Bit___4$inst3_Counter2Mod4$inst0_Counter2R$inst1_Register2R$inst0_DFF_init0_has_ceFalse_has_resetTrue$inst0_reg_P$reg0.out.0","inst0_PartitionArray_16_In_Bit___4$inst3_Counter2Mod4$inst0_Counter2R$inst0_Add2$inst0_coreir_add2.in0.0"],
          ["inst0_PartitionArray_16_In_Bit___4$inst3_Counter2Mod4$inst0_Counter2R$inst1_Register2R$inst1_DFF_init0_has_ceFalse_has_resetTrue$inst0_reg_P$reg0.out.0","inst0_PartitionArray_16_In_Bit___4$inst3_Counter2Mod4$inst0_Counter2R$inst0_Add2$inst0_coreir_add2.in0.1"],
          ["inst0_PartitionArray_16_In_Bit___4$inst3_Counter2Mod4$inst0_Counter2R$inst1_Register2R$inst0_DFF_init0_has_ceFalse_has_resetTrue$inst1__Mux2$inst0_coreir_mux.in0","inst0_PartitionArray_16_In_Bit___4$inst3_Counter2Mod4$inst0_Counter2R$inst0_Add2$inst0_coreir_add2.out.0"],
          ["inst0_PartitionArray_16_In_Bit___4$inst3_Counter2Mod4$inst0_Counter2R$inst1_Register2R$inst1_DFF_init0_has_ceFalse_has_resetTrue$inst1__Mux2$inst0_coreir_mux.in0","inst0_PartitionArray_16_In_Bit___4$inst3_Counter2Mod4$inst0_Counter2R$inst0_Add2$inst0_coreir_add2.out.1"],
          ["inst0_PartitionArray_16_In_Bit___4$inst3_Counter2Mod4$inst0_Counter2R$inst1_Register2R$inst0_DFF_init0_has_ceFalse_has_resetTrue$inst1__Mux2$inst0_coreir_mux.in1","inst0_PartitionArray_16_In_Bit___4$inst3_Counter2Mod4$inst0_Counter2R$inst1_Register2R$inst0_DFF_init0_has_ceFalse_has_resetTrue$bit_const_GND.out"],
          ["self.CLK","inst0_PartitionArray_16_In_Bit___4$inst3_Counter2Mod4$inst0_Counter2R$inst1_Register2R$inst0_DFF_init0_has_ceFalse_has_resetTrue$inst0_reg_P$reg0.clk"],
          ["inst0_PartitionArray_16_In_Bit___4$inst3_Counter2Mod4$inst0_Counter2R$inst1_Register2R$inst0_DFF_init0_has_ceFalse_has_resetTrue$inst1__Mux2$inst0_coreir_mux.out","inst0_PartitionArray_16_In_Bit___4$inst3_Counter2Mod4$inst0_Counter2R$inst1_Register2R$inst0_DFF_init0_has_ceFalse_has_resetTrue$inst0_reg_P$reg0.in.0"],
          ["inst0_PartitionArray_16_In_Bit___4$inst3_Counter2Mod4$inst1_Decode32$inst0_EQ2$inst0_coreir_eq_2.in0.0","inst0_PartitionArray_16_In_Bit___4$inst3_Counter2Mod4$inst0_Counter2R$inst1_Register2R$inst0_DFF_init0_has_ceFalse_has_resetTrue$inst0_reg_P$reg0.out.0"],
          ["inst0_PartitionArray_16_In_Bit___4$inst3_Counter2Mod4$inst1_Decode32$inst0_EQ2$inst0_coreir_eq_2.out","inst0_PartitionArray_16_In_Bit___4$inst3_Counter2Mod4$inst0_Counter2R$inst1_Register2R$inst0_DFF_init0_has_ceFalse_has_resetTrue$inst1__Mux2$inst0_coreir_mux.sel"],
          ["inst0_PartitionArray_16_In_Bit___4$inst3_Counter2Mod4$inst0_Counter2R$inst1_Register2R$inst1_DFF_init0_has_ceFalse_has_resetTrue$inst1__Mux2$inst0_coreir_mux.in1","inst0_PartitionArray_16_In_Bit___4$inst3_Counter2Mod4$inst0_Counter2R$inst1_Register2R$inst1_DFF_init0_has_ceFalse_has_resetTrue$bit_const_GND.out"],
          ["self.CLK","inst0_PartitionArray_16_In_Bit___4$inst3_Counter2Mod4$inst0_Counter2R$inst1_Register2R$inst1_DFF_init0_has_ceFalse_has_resetTrue$inst0_reg_P$reg0.clk"],
          ["inst0_PartitionArray_16_In_Bit___4$inst3_Counter2Mod4$inst0_Counter2R$inst1_Register2R$inst1_DFF_init0_has_ceFalse_has_resetTrue$inst1__Mux2$inst0_coreir_mux.out","inst0_PartitionArray_16_In_Bit___4$inst3_Counter2Mod4$inst0_Counter2R$inst1_Register2R$inst1_DFF_init0_has_ceFalse_has_resetTrue$inst0_reg_P$reg0.in.0"],
          ["inst0_PartitionArray_16_In_Bit___4$inst3_Counter2Mod4$inst1_Decode32$inst0_EQ2$inst0_coreir_eq_2.in0.1","inst0_PartitionArray_16_In_Bit___4$inst3_Counter2Mod4$inst0_Counter2R$inst1_Register2R$inst1_DFF_init0_has_ceFalse_has_resetTrue$inst0_reg_P$reg0.out.0"],
          ["inst0_PartitionArray_16_In_Bit___4$inst3_Counter2Mod4$inst1_Decode32$inst0_EQ2$inst0_coreir_eq_2.out","inst0_PartitionArray_16_In_Bit___4$inst3_Counter2Mod4$inst0_Counter2R$inst1_Register2R$inst1_DFF_init0_has_ceFalse_has_resetTrue$inst1__Mux2$inst0_coreir_mux.sel"],
          ["inst0_PartitionArray_16_In_Bit___4$inst3_Counter2Mod4$inst1_Decode32$inst0_EQ2$inst0_coreir_eq_2.in1.0","inst0_PartitionArray_16_In_Bit___4$inst3_Counter2Mod4$inst1_Decode32$bit_const_VCC.out"],
          ["inst0_PartitionArray_16_In_Bit___4$inst3_Counter2Mod4$inst1_Decode32$inst0_EQ2$inst0_coreir_eq_2.in1.1","inst0_PartitionArray_16_In_Bit___4$inst3_Counter2Mod4$inst1_Decode32$bit_const_VCC.out"]
        ]
      }
    }
  }
}
}