{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1690621166752 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1690621166757 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 29 16:59:26 2023 " "Processing started: Sat Jul 29 16:59:26 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1690621166757 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1690621166757 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CORDIC -c CORDIC " "Command: quartus_map --read_settings_files=on --write_settings_files=off CORDIC -c CORDIC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1690621166757 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1690621167097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/cordic/sim/cordic_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/cordic/sim/cordic_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 CORDIC_tb " "Found entity 1: CORDIC_tb" {  } { { "../sim/CORDIC_tb.v" "" { Text "E:/verilog/CORDIC/sim/CORDIC_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1690621174195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1690621174195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/cordic/rtl/cordic.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/cordic/rtl/cordic.v" { { "Info" "ISGN_ENTITY_NAME" "1 CORDIC " "Found entity 1: CORDIC" {  } { { "../rtl/CORDIC.v" "" { Text "E:/verilog/CORDIC/rtl/CORDIC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1690621174198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1690621174198 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CORDIC " "Elaborating entity \"CORDIC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1690621174241 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_info_n CORDIC.v(73) " "Verilog HDL Always Construct warning at CORDIC.v(73): inferring latch(es) for variable \"data_info_n\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/CORDIC.v" "" { Text "E:/verilog/CORDIC/rtl/CORDIC.v" 73 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1690621174244 "|CORDIC"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Phase_r CORDIC.v(73) " "Verilog HDL Always Construct warning at CORDIC.v(73): inferring latch(es) for variable \"Phase_r\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/CORDIC.v" "" { Text "E:/verilog/CORDIC/rtl/CORDIC.v" 73 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1690621174244 "|CORDIC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Phase_r\[0\] CORDIC.v(77) " "Inferred latch for \"Phase_r\[0\]\" at CORDIC.v(77)" {  } { { "../rtl/CORDIC.v" "" { Text "E:/verilog/CORDIC/rtl/CORDIC.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1690621174294 "|CORDIC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Phase_r\[1\] CORDIC.v(77) " "Inferred latch for \"Phase_r\[1\]\" at CORDIC.v(77)" {  } { { "../rtl/CORDIC.v" "" { Text "E:/verilog/CORDIC/rtl/CORDIC.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1690621174294 "|CORDIC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Phase_r\[2\] CORDIC.v(77) " "Inferred latch for \"Phase_r\[2\]\" at CORDIC.v(77)" {  } { { "../rtl/CORDIC.v" "" { Text "E:/verilog/CORDIC/rtl/CORDIC.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1690621174294 "|CORDIC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Phase_r\[3\] CORDIC.v(77) " "Inferred latch for \"Phase_r\[3\]\" at CORDIC.v(77)" {  } { { "../rtl/CORDIC.v" "" { Text "E:/verilog/CORDIC/rtl/CORDIC.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1690621174294 "|CORDIC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Phase_r\[4\] CORDIC.v(77) " "Inferred latch for \"Phase_r\[4\]\" at CORDIC.v(77)" {  } { { "../rtl/CORDIC.v" "" { Text "E:/verilog/CORDIC/rtl/CORDIC.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1690621174294 "|CORDIC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Phase_r\[5\] CORDIC.v(77) " "Inferred latch for \"Phase_r\[5\]\" at CORDIC.v(77)" {  } { { "../rtl/CORDIC.v" "" { Text "E:/verilog/CORDIC/rtl/CORDIC.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1690621174294 "|CORDIC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Phase_r\[6\] CORDIC.v(77) " "Inferred latch for \"Phase_r\[6\]\" at CORDIC.v(77)" {  } { { "../rtl/CORDIC.v" "" { Text "E:/verilog/CORDIC/rtl/CORDIC.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1690621174294 "|CORDIC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Phase_r\[7\] CORDIC.v(77) " "Inferred latch for \"Phase_r\[7\]\" at CORDIC.v(77)" {  } { { "../rtl/CORDIC.v" "" { Text "E:/verilog/CORDIC/rtl/CORDIC.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1690621174294 "|CORDIC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Phase_r\[8\] CORDIC.v(77) " "Inferred latch for \"Phase_r\[8\]\" at CORDIC.v(77)" {  } { { "../rtl/CORDIC.v" "" { Text "E:/verilog/CORDIC/rtl/CORDIC.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1690621174294 "|CORDIC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Phase_r\[9\] CORDIC.v(77) " "Inferred latch for \"Phase_r\[9\]\" at CORDIC.v(77)" {  } { { "../rtl/CORDIC.v" "" { Text "E:/verilog/CORDIC/rtl/CORDIC.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1690621174294 "|CORDIC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Phase_r\[10\] CORDIC.v(77) " "Inferred latch for \"Phase_r\[10\]\" at CORDIC.v(77)" {  } { { "../rtl/CORDIC.v" "" { Text "E:/verilog/CORDIC/rtl/CORDIC.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1690621174294 "|CORDIC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Phase_r\[11\] CORDIC.v(77) " "Inferred latch for \"Phase_r\[11\]\" at CORDIC.v(77)" {  } { { "../rtl/CORDIC.v" "" { Text "E:/verilog/CORDIC/rtl/CORDIC.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1690621174295 "|CORDIC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Phase_r\[12\] CORDIC.v(77) " "Inferred latch for \"Phase_r\[12\]\" at CORDIC.v(77)" {  } { { "../rtl/CORDIC.v" "" { Text "E:/verilog/CORDIC/rtl/CORDIC.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1690621174295 "|CORDIC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Phase_r\[13\] CORDIC.v(77) " "Inferred latch for \"Phase_r\[13\]\" at CORDIC.v(77)" {  } { { "../rtl/CORDIC.v" "" { Text "E:/verilog/CORDIC/rtl/CORDIC.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1690621174295 "|CORDIC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Phase_r\[14\] CORDIC.v(77) " "Inferred latch for \"Phase_r\[14\]\" at CORDIC.v(77)" {  } { { "../rtl/CORDIC.v" "" { Text "E:/verilog/CORDIC/rtl/CORDIC.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1690621174295 "|CORDIC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Phase_r\[15\] CORDIC.v(77) " "Inferred latch for \"Phase_r\[15\]\" at CORDIC.v(77)" {  } { { "../rtl/CORDIC.v" "" { Text "E:/verilog/CORDIC/rtl/CORDIC.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1690621174295 "|CORDIC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_info_n\[0\] CORDIC.v(77) " "Inferred latch for \"data_info_n\[0\]\" at CORDIC.v(77)" {  } { { "../rtl/CORDIC.v" "" { Text "E:/verilog/CORDIC/rtl/CORDIC.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1690621174295 "|CORDIC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_info_n\[1\] CORDIC.v(77) " "Inferred latch for \"data_info_n\[1\]\" at CORDIC.v(77)" {  } { { "../rtl/CORDIC.v" "" { Text "E:/verilog/CORDIC/rtl/CORDIC.v" 77 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1690621174295 "|CORDIC"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Phase_r\[0\] " "LATCH primitive \"Phase_r\[0\]\" is permanently enabled" {  } { { "../rtl/CORDIC.v" "" { Text "E:/verilog/CORDIC/rtl/CORDIC.v" 77 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1690621175044 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Phase_r\[1\] " "LATCH primitive \"Phase_r\[1\]\" is permanently enabled" {  } { { "../rtl/CORDIC.v" "" { Text "E:/verilog/CORDIC/rtl/CORDIC.v" 77 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1690621175044 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Phase_r\[2\] " "LATCH primitive \"Phase_r\[2\]\" is permanently enabled" {  } { { "../rtl/CORDIC.v" "" { Text "E:/verilog/CORDIC/rtl/CORDIC.v" 77 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1690621175044 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Phase_r\[3\] " "LATCH primitive \"Phase_r\[3\]\" is permanently enabled" {  } { { "../rtl/CORDIC.v" "" { Text "E:/verilog/CORDIC/rtl/CORDIC.v" 77 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1690621175044 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Phase_r\[4\] " "LATCH primitive \"Phase_r\[4\]\" is permanently enabled" {  } { { "../rtl/CORDIC.v" "" { Text "E:/verilog/CORDIC/rtl/CORDIC.v" 77 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1690621175044 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Phase_r\[5\] " "LATCH primitive \"Phase_r\[5\]\" is permanently enabled" {  } { { "../rtl/CORDIC.v" "" { Text "E:/verilog/CORDIC/rtl/CORDIC.v" 77 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1690621175044 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Phase_r\[6\] " "LATCH primitive \"Phase_r\[6\]\" is permanently enabled" {  } { { "../rtl/CORDIC.v" "" { Text "E:/verilog/CORDIC/rtl/CORDIC.v" 77 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1690621175044 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Phase_r\[7\] " "LATCH primitive \"Phase_r\[7\]\" is permanently enabled" {  } { { "../rtl/CORDIC.v" "" { Text "E:/verilog/CORDIC/rtl/CORDIC.v" 77 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1690621175044 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Phase_r\[8\] " "LATCH primitive \"Phase_r\[8\]\" is permanently enabled" {  } { { "../rtl/CORDIC.v" "" { Text "E:/verilog/CORDIC/rtl/CORDIC.v" 77 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1690621175044 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Phase_r\[9\] " "LATCH primitive \"Phase_r\[9\]\" is permanently enabled" {  } { { "../rtl/CORDIC.v" "" { Text "E:/verilog/CORDIC/rtl/CORDIC.v" 77 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1690621175044 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Phase_r\[10\] " "LATCH primitive \"Phase_r\[10\]\" is permanently enabled" {  } { { "../rtl/CORDIC.v" "" { Text "E:/verilog/CORDIC/rtl/CORDIC.v" 77 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1690621175044 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Phase_r\[11\] " "LATCH primitive \"Phase_r\[11\]\" is permanently enabled" {  } { { "../rtl/CORDIC.v" "" { Text "E:/verilog/CORDIC/rtl/CORDIC.v" 77 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1690621175044 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Phase_r\[12\] " "LATCH primitive \"Phase_r\[12\]\" is permanently enabled" {  } { { "../rtl/CORDIC.v" "" { Text "E:/verilog/CORDIC/rtl/CORDIC.v" 77 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1690621175044 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Phase_r\[13\] " "LATCH primitive \"Phase_r\[13\]\" is permanently enabled" {  } { { "../rtl/CORDIC.v" "" { Text "E:/verilog/CORDIC/rtl/CORDIC.v" 77 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1690621175044 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Phase_r\[14\] " "LATCH primitive \"Phase_r\[14\]\" is permanently enabled" {  } { { "../rtl/CORDIC.v" "" { Text "E:/verilog/CORDIC/rtl/CORDIC.v" 77 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1690621175044 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Phase_r\[15\] " "LATCH primitive \"Phase_r\[15\]\" is permanently enabled" {  } { { "../rtl/CORDIC.v" "" { Text "E:/verilog/CORDIC/rtl/CORDIC.v" 77 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1690621175044 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "data_info_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"data_info_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1690621175268 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 18 " "Parameter TAP_DISTANCE set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1690621175268 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 2 " "Parameter WIDTH set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1690621175268 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1690621175268 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1690621175268 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altshift_taps:data_info_rtl_0 " "Elaborated megafunction instantiation \"altshift_taps:data_info_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1690621175364 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altshift_taps:data_info_rtl_0 " "Instantiated megafunction \"altshift_taps:data_info_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690621175364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 18 " "Parameter \"TAP_DISTANCE\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690621175364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 2 " "Parameter \"WIDTH\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1690621175364 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1690621175364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_fkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_fkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_fkm " "Found entity 1: shift_taps_fkm" {  } { { "db/shift_taps_fkm.tdf" "" { Text "E:/verilog/CORDIC/prj/db/shift_taps_fkm.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1690621175405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1690621175405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_22b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_22b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_22b1 " "Found entity 1: altsyncram_22b1" {  } { { "db/altsyncram_22b1.tdf" "" { Text "E:/verilog/CORDIC/prj/db/altsyncram_22b1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1690621175453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1690621175453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_sqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_sqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_sqf " "Found entity 1: cntr_sqf" {  } { { "db/cntr_sqf.tdf" "" { Text "E:/verilog/CORDIC/prj/db/cntr_sqf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1690621175583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1690621175583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jah.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jah.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jah " "Found entity 1: cntr_jah" {  } { { "db/cntr_jah.tdf" "" { Text "E:/verilog/CORDIC/prj/db/cntr_jah.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1690621175630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1690621175630 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/shift_taps_fkm.tdf" "" { Text "E:/verilog/CORDIC/prj/db/shift_taps_fkm.tdf" 39 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1690621175912 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1690621175912 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "error\[0\] GND " "Pin \"error\[0\]\" is stuck at GND" {  } { { "../rtl/CORDIC.v" "" { Text "E:/verilog/CORDIC/rtl/CORDIC.v" 405 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1690621176217 "|CORDIC|error[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "error\[1\] GND " "Pin \"error\[1\]\" is stuck at GND" {  } { { "../rtl/CORDIC.v" "" { Text "E:/verilog/CORDIC/rtl/CORDIC.v" 405 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1690621176217 "|CORDIC|error[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "error\[2\] GND " "Pin \"error\[2\]\" is stuck at GND" {  } { { "../rtl/CORDIC.v" "" { Text "E:/verilog/CORDIC/rtl/CORDIC.v" 405 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1690621176217 "|CORDIC|error[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "error\[3\] GND " "Pin \"error\[3\]\" is stuck at GND" {  } { { "../rtl/CORDIC.v" "" { Text "E:/verilog/CORDIC/rtl/CORDIC.v" 405 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1690621176217 "|CORDIC|error[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "error\[4\] GND " "Pin \"error\[4\]\" is stuck at GND" {  } { { "../rtl/CORDIC.v" "" { Text "E:/verilog/CORDIC/rtl/CORDIC.v" 405 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1690621176217 "|CORDIC|error[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "error\[5\] GND " "Pin \"error\[5\]\" is stuck at GND" {  } { { "../rtl/CORDIC.v" "" { Text "E:/verilog/CORDIC/rtl/CORDIC.v" 405 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1690621176217 "|CORDIC|error[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1690621176217 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1690621176332 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1690621177277 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1690621177277 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2275 " "Implemented 2275 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "34 " "Implemented 34 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1690621177425 ""} { "Info" "ICUT_CUT_TM_OPINS" "96 " "Implemented 96 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1690621177425 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2143 " "Implemented 2143 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1690621177425 ""} { "Info" "ICUT_CUT_TM_RAMS" "2 " "Implemented 2 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1690621177425 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1690621177425 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4878 " "Peak virtual memory: 4878 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1690621177458 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 29 16:59:37 2023 " "Processing ended: Sat Jul 29 16:59:37 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1690621177458 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1690621177458 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1690621177458 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1690621177458 ""}
