/**
 * \file
 * \brief BitField accessors for tmniq_dig_regs
 *
 * Autogenerated with yoda-gen 1.6.1. Do not modify
 *
 * \copyright Copyright (c) 2024 Analog Devices, Inc. All Rights Reserved.
 * This software is proprietary to Analog Devices, Inc. and its licensors.
 */

 #ifndef __ADRV910X_BF_TMNIQ_DIG_REGS_H__
 #define __ADRV910X_BF_TMNIQ_DIG_REGS_H__

#include "adrv910x_bf_hal.h"



/**
 * Step A for Random Shuffler
 */
static inline int32_t adrv910x_TmniqDigRegs_A_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x2600 + 0x0), (value >> 0), 0x3f, 0x0);

    return status;
}

/**
 * Step A for Random Shuffler
 */
static inline int32_t adrv910x_TmniqDigRegs_A_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x2600 + 0x0), &register_value, 0x3f, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Step B for Random Shuffler
 */
static inline int32_t adrv910x_TmniqDigRegs_B_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x2600 + 0x1), (value >> 0), 0x3f, 0x0);

    return status;
}

/**
 * Step B for Random Shuffler
 */
static inline int32_t adrv910x_TmniqDigRegs_B_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x2600 + 0x1), &register_value, 0x3f, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Step C for Random Shuffler
 */
static inline int32_t adrv910x_TmniqDigRegs_C_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x2600 + 0x2), (value >> 0), 0x3f, 0x0);

    return status;
}

/**
 * Step C for Random Shuffler
 */
static inline int32_t adrv910x_TmniqDigRegs_C_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x2600 + 0x2), &register_value, 0x3f, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Step D for Random Shuffler
 */
static inline int32_t adrv910x_TmniqDigRegs_D_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x2600 + 0x3), (value >> 0), 0x3f, 0x0);

    return status;
}

/**
 * Step D for Random Shuffler
 */
static inline int32_t adrv910x_TmniqDigRegs_D_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x2600 + 0x3), &register_value, 0x3f, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Adaptive Shuffler ON Duration
 */
static inline int32_t adrv910x_TmniqDigRegs_AdaptiveShuffleLength_Set(void *const device,
    const uint16_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Register_Write(device, (0x2600 + 0x7), (value >> 8));
    if (0 != status) return status;

    status = adi_bf_hal_Register_Write(device, (0x2600 + 0x6), (value >> 0));

    return status;
}

/**
 * Adaptive Shuffler ON Duration
 */
static inline int32_t adrv910x_TmniqDigRegs_AdaptiveShuffleLength_Get(void *const device,
    uint16_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Register_Read(device, (0x2600 + 0x7), &register_value);
    *value = 0;
    *value = (*value << 8) | register_value;
    if (0 != status) return status;

    status = adi_bf_hal_Register_Read(device, (0x2600 + 0x6), &register_value);
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * SPi Bit to Manually Reset ADC
 */
static inline int32_t adrv910x_TmniqDigRegs_AdcManualReset_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x2600 + 0xe), (value >> 0), 0x40, 0x6);

    return status;
}

/**
 * SPi Bit to Manually Reset ADC
 */
static inline int32_t adrv910x_TmniqDigRegs_AdcManualReset_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x2600 + 0xe), &register_value, 0x40, 0x6);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * ADC Reset Pulse Duration in Cycles
 */
static inline int32_t adrv910x_TmniqDigRegs_AdcResetLength_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x2600 + 0xd), (value >> 0), 0x1f, 0x0);

    return status;
}

/**
 * ADC Reset Pulse Duration in Cycles
 */
static inline int32_t adrv910x_TmniqDigRegs_AdcResetLength_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x2600 + 0xd), &register_value, 0x1f, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * ADC Reset Output Format
 */
static inline int32_t adrv910x_TmniqDigRegs_AdcResetOpFormat_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x2600 + 0xd), (value >> 0), 0x20, 0x5);

    return status;
}

/**
 * ADC Reset Output Format
 */
static inline int32_t adrv910x_TmniqDigRegs_AdcResetOpFormat_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x2600 + 0xd), &register_value, 0x20, 0x5);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Select ADC Reset Logic
 */
static inline int32_t adrv910x_TmniqDigRegs_AdcResetSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x2600 + 0xe), (value >> 0), 0x3, 0x0);

    return status;
}

/**
 * Select ADC Reset Logic
 */
static inline int32_t adrv910x_TmniqDigRegs_AdcResetSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x2600 + 0xe), &register_value, 0x3, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Choose Between 2 PD Therm Codes
 */
static inline int32_t adrv910x_TmniqDigRegs_DacPdCodeSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x2600 + 0x10), (value >> 0), 0x2, 0x1);

    return status;
}

/**
 * Choose Between 2 PD Therm Codes
 */
static inline int32_t adrv910x_TmniqDigRegs_DacPdCodeSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x2600 + 0x10), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * PD Mode to Gate Clocks
 */
static inline int32_t adrv910x_TmniqDigRegs_DacPdMode_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x2600 + 0x10), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * PD Mode to Gate Clocks
 */
static inline int32_t adrv910x_TmniqDigRegs_DacPdMode_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x2600 + 0x10), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Enable RAMP Output
 */
static inline int32_t adrv910x_TmniqDigRegs_DebugRampEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x2600 + 0x11), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * Enable RAMP Output
 */
static inline int32_t adrv910x_TmniqDigRegs_DebugRampEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x2600 + 0x11), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Enable Adaptive Shuffling
 */
static inline int32_t adrv910x_TmniqDigRegs_EnAdaptiveShuffle_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x2600 + 0x5), (value >> 0), 0x2, 0x1);

    return status;
}

/**
 * Enable Adaptive Shuffling
 */
static inline int32_t adrv910x_TmniqDigRegs_EnAdaptiveShuffle_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x2600 + 0x5), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Enable Random Shuffling
 */
static inline int32_t adrv910x_TmniqDigRegs_EnRandMode_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x2600 + 0x4), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * Enable Random Shuffling
 */
static inline int32_t adrv910x_TmniqDigRegs_EnRandMode_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x2600 + 0x4), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Enable Slow Shuffling
 */
static inline int32_t adrv910x_TmniqDigRegs_EnSlowShuffle_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x2600 + 0x5), (value >> 0), 0x4, 0x2);

    return status;
}

/**
 * Enable Slow Shuffling
 */
static inline int32_t adrv910x_TmniqDigRegs_EnSlowShuffle_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x2600 + 0x5), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Force Shuffling to Be ON
 */
static inline int32_t adrv910x_TmniqDigRegs_ForceShuffle_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x2600 + 0x5), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * Force Shuffling to Be ON
 */
static inline int32_t adrv910x_TmniqDigRegs_ForceShuffle_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x2600 + 0x5), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Output Data Sync Edge
 */
static inline int32_t adrv910x_TmniqDigRegs_OutputClkSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x2600 + 0xa), (value >> 0), 0x4, 0x2);

    return status;
}

/**
 * Output Data Sync Edge
 */
static inline int32_t adrv910x_TmniqDigRegs_OutputClkSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x2600 + 0xa), &register_value, 0x4, 0x2);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * ADC Output Data Format
 */
static inline int32_t adrv910x_TmniqDigRegs_OutputFormat_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x2600 + 0xa), (value >> 0), 0x3, 0x0);

    return status;
}

/**
 * ADC Output Data Format
 */
static inline int32_t adrv910x_TmniqDigRegs_OutputFormat_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x2600 + 0xa), &register_value, 0x3, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Over Range Window Cycle Count
 */
static inline int32_t adrv910x_TmniqDigRegs_OvrCycCount_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x2600 + 0xb), (value >> 0), 0x3f, 0x0);

    return status;
}

/**
 * Over Range Window Cycle Count
 */
static inline int32_t adrv910x_TmniqDigRegs_OvrCycCount_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x2600 + 0xb), &register_value, 0x3f, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Enable Over-Range Detection
 */
static inline int32_t adrv910x_TmniqDigRegs_OvrEn_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x2600 + 0xc), (value >> 0), 0x40, 0x6);

    return status;
}

/**
 * Enable Over-Range Detection
 */
static inline int32_t adrv910x_TmniqDigRegs_OvrEn_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x2600 + 0xc), &register_value, 0x40, 0x6);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Over Range Threshold Cycle Count
 */
static inline int32_t adrv910x_TmniqDigRegs_OvrThresh_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x2600 + 0xc), (value >> 0), 0x3f, 0x0);

    return status;
}

/**
 * Over Range Threshold Cycle Count
 */
static inline int32_t adrv910x_TmniqDigRegs_OvrThresh_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x2600 + 0xc), &register_value, 0x3f, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Disable Shuffler Accumulator
 */
static inline int32_t adrv910x_TmniqDigRegs_ShufflerAccDis_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x2600 + 0x5), (value >> 0), 0x8, 0x3);

    return status;
}

/**
 * Disable Shuffler Accumulator
 */
static inline int32_t adrv910x_TmniqDigRegs_ShufflerAccDis_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x2600 + 0x5), &register_value, 0x8, 0x3);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Threshold to Turn OFF Adaptive Shuffling
 */
static inline int32_t adrv910x_TmniqDigRegs_ShufflerOffThreshold_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x2600 + 0x9), (value >> 0), 0x3f, 0x0);

    return status;
}

/**
 * Threshold to Turn OFF Adaptive Shuffling
 */
static inline int32_t adrv910x_TmniqDigRegs_ShufflerOffThreshold_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x2600 + 0x9), &register_value, 0x3f, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Threshold to Turn ON Adaptive Shuffling
 */
static inline int32_t adrv910x_TmniqDigRegs_ShufflerOnThreshold_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x2600 + 0x8), (value >> 0), 0x3f, 0x0);

    return status;
}

/**
 * Threshold to Turn ON Adaptive Shuffling
 */
static inline int32_t adrv910x_TmniqDigRegs_ShufflerOnThreshold_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x2600 + 0x8), &register_value, 0x3f, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * Choose Between Random and Rotational Shuffler
 */
static inline int32_t adrv910x_TmniqDigRegs_ShufflerSel_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x2600 + 0x4), (value >> 0), 0x2, 0x1);

    return status;
}

/**
 * Choose Between Random and Rotational Shuffler
 */
static inline int32_t adrv910x_TmniqDigRegs_ShufflerSel_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x2600 + 0x4), &register_value, 0x2, 0x1);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}

/**
 * SPI Bit to Reset Timon Digital
 */
static inline int32_t adrv910x_TmniqDigRegs_SpiDigResetb_Set(void *const device,
    const uint8_t value)
{
    int32_t status = 0;

    status = adi_bf_hal_Field_Write(device, (0x2600 + 0xf), (value >> 0), 0x1, 0x0);

    return status;
}

/**
 * SPI Bit to Reset Timon Digital
 */
static inline int32_t adrv910x_TmniqDigRegs_SpiDigResetb_Get(void *const device,
    uint8_t *const value)
{
    int32_t status = 0;
    uint8_t register_value = 0;

    status = adi_bf_hal_Field_Read(device, (0x2600 + 0xf), &register_value, 0x1, 0x0);
    *value = 0;
    *value = (*value << 8) | register_value;

    return status;
}


#endif // __ADRV910X_BF_TMNIQ_DIG_REGS_H__