Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Apr 13 16:15:09 2019
| Host         : MAHAN-PC running 64-bit major release  (build 9200)
| Command      : report_timing -max_paths 10 -file ./report/hailstone_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
----------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             4.043ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/i_op_assign_reg_119_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/val_assign_reg_140_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.444ns  (logic 1.630ns (29.939%)  route 3.814ns (70.061%))
  Logic Levels:           6  (CARRY4=4 LUT4=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=578, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X54Y67         FDRE                                         r  bd_0_i/hls_inst/inst/i_op_assign_reg_119_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y67         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/i_op_assign_reg_119_reg[1]/Q
                         net (fo=3, routed)           0.972     2.463    bd_0_i/hls_inst/inst/i_op_assign_reg_119_reg_n_0_[1]
    SLICE_X54Y67         LUT4 (Prop_lut4_I0_O)        0.124     2.587 r  bd_0_i/hls_inst/inst/in_data_dest_V_0_state[1]_i_38/O
                         net (fo=1, routed)           0.000     2.587    bd_0_i/hls_inst/inst/in_data_dest_V_0_state[1]_i_38_n_0
    SLICE_X54Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.100 r  bd_0_i/hls_inst/inst/in_data_dest_V_0_state_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000     3.100    bd_0_i/hls_inst/inst/in_data_dest_V_0_state_reg[1]_i_22_n_0
    SLICE_X54Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.217 r  bd_0_i/hls_inst/inst/in_data_dest_V_0_state_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.217    bd_0_i/hls_inst/inst/in_data_dest_V_0_state_reg[1]_i_13_n_0
    SLICE_X54Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.334 r  bd_0_i/hls_inst/inst/in_data_dest_V_0_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.334    bd_0_i/hls_inst/inst/in_data_dest_V_0_state_reg[1]_i_4_n_0
    SLICE_X54Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.451 r  bd_0_i/hls_inst/inst/in_data_dest_V_0_state_reg[1]_i_3/CO[3]
                         net (fo=22, routed)          1.774     5.226    bd_0_i/hls_inst/inst/tmp_fu_179_p2
    SLICE_X49Y76         LUT4 (Prop_lut4_I1_O)        0.124     5.350 r  bd_0_i/hls_inst/inst/val_assign_reg_140[31]_i_1/O
                         net (fo=32, routed)          1.068     6.417    bd_0_i/hls_inst/inst/val_assign_reg_140
    SLICE_X39Y71         FDRE                                         r  bd_0_i/hls_inst/inst/val_assign_reg_140_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=578, unset)          0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X39Y71         FDRE                                         r  bd_0_i/hls_inst/inst/val_assign_reg_140_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X39Y71         FDRE (Setup_fdre_C_R)       -0.429    10.460    bd_0_i/hls_inst/inst/val_assign_reg_140_reg[0]
  -------------------------------------------------------------------
                         required time                         10.460    
                         arrival time                          -6.417    
  -------------------------------------------------------------------
                         slack                                  4.043    

Slack (MET) :             4.043ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/i_op_assign_reg_119_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/val_assign_reg_140_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.444ns  (logic 1.630ns (29.939%)  route 3.814ns (70.061%))
  Logic Levels:           6  (CARRY4=4 LUT4=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=578, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X54Y67         FDRE                                         r  bd_0_i/hls_inst/inst/i_op_assign_reg_119_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y67         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/i_op_assign_reg_119_reg[1]/Q
                         net (fo=3, routed)           0.972     2.463    bd_0_i/hls_inst/inst/i_op_assign_reg_119_reg_n_0_[1]
    SLICE_X54Y67         LUT4 (Prop_lut4_I0_O)        0.124     2.587 r  bd_0_i/hls_inst/inst/in_data_dest_V_0_state[1]_i_38/O
                         net (fo=1, routed)           0.000     2.587    bd_0_i/hls_inst/inst/in_data_dest_V_0_state[1]_i_38_n_0
    SLICE_X54Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.100 r  bd_0_i/hls_inst/inst/in_data_dest_V_0_state_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000     3.100    bd_0_i/hls_inst/inst/in_data_dest_V_0_state_reg[1]_i_22_n_0
    SLICE_X54Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.217 r  bd_0_i/hls_inst/inst/in_data_dest_V_0_state_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.217    bd_0_i/hls_inst/inst/in_data_dest_V_0_state_reg[1]_i_13_n_0
    SLICE_X54Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.334 r  bd_0_i/hls_inst/inst/in_data_dest_V_0_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.334    bd_0_i/hls_inst/inst/in_data_dest_V_0_state_reg[1]_i_4_n_0
    SLICE_X54Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.451 r  bd_0_i/hls_inst/inst/in_data_dest_V_0_state_reg[1]_i_3/CO[3]
                         net (fo=22, routed)          1.774     5.226    bd_0_i/hls_inst/inst/tmp_fu_179_p2
    SLICE_X49Y76         LUT4 (Prop_lut4_I1_O)        0.124     5.350 r  bd_0_i/hls_inst/inst/val_assign_reg_140[31]_i_1/O
                         net (fo=32, routed)          1.068     6.417    bd_0_i/hls_inst/inst/val_assign_reg_140
    SLICE_X39Y71         FDRE                                         r  bd_0_i/hls_inst/inst/val_assign_reg_140_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=578, unset)          0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X39Y71         FDRE                                         r  bd_0_i/hls_inst/inst/val_assign_reg_140_reg[1]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X39Y71         FDRE (Setup_fdre_C_R)       -0.429    10.460    bd_0_i/hls_inst/inst/val_assign_reg_140_reg[1]
  -------------------------------------------------------------------
                         required time                         10.460    
                         arrival time                          -6.417    
  -------------------------------------------------------------------
                         slack                                  4.043    

Slack (MET) :             4.043ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/i_op_assign_reg_119_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/val_assign_reg_140_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.444ns  (logic 1.630ns (29.939%)  route 3.814ns (70.061%))
  Logic Levels:           6  (CARRY4=4 LUT4=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=578, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X54Y67         FDRE                                         r  bd_0_i/hls_inst/inst/i_op_assign_reg_119_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y67         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/i_op_assign_reg_119_reg[1]/Q
                         net (fo=3, routed)           0.972     2.463    bd_0_i/hls_inst/inst/i_op_assign_reg_119_reg_n_0_[1]
    SLICE_X54Y67         LUT4 (Prop_lut4_I0_O)        0.124     2.587 r  bd_0_i/hls_inst/inst/in_data_dest_V_0_state[1]_i_38/O
                         net (fo=1, routed)           0.000     2.587    bd_0_i/hls_inst/inst/in_data_dest_V_0_state[1]_i_38_n_0
    SLICE_X54Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.100 r  bd_0_i/hls_inst/inst/in_data_dest_V_0_state_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000     3.100    bd_0_i/hls_inst/inst/in_data_dest_V_0_state_reg[1]_i_22_n_0
    SLICE_X54Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.217 r  bd_0_i/hls_inst/inst/in_data_dest_V_0_state_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.217    bd_0_i/hls_inst/inst/in_data_dest_V_0_state_reg[1]_i_13_n_0
    SLICE_X54Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.334 r  bd_0_i/hls_inst/inst/in_data_dest_V_0_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.334    bd_0_i/hls_inst/inst/in_data_dest_V_0_state_reg[1]_i_4_n_0
    SLICE_X54Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.451 r  bd_0_i/hls_inst/inst/in_data_dest_V_0_state_reg[1]_i_3/CO[3]
                         net (fo=22, routed)          1.774     5.226    bd_0_i/hls_inst/inst/tmp_fu_179_p2
    SLICE_X49Y76         LUT4 (Prop_lut4_I1_O)        0.124     5.350 r  bd_0_i/hls_inst/inst/val_assign_reg_140[31]_i_1/O
                         net (fo=32, routed)          1.068     6.417    bd_0_i/hls_inst/inst/val_assign_reg_140
    SLICE_X39Y71         FDRE                                         r  bd_0_i/hls_inst/inst/val_assign_reg_140_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=578, unset)          0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X39Y71         FDRE                                         r  bd_0_i/hls_inst/inst/val_assign_reg_140_reg[2]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X39Y71         FDRE (Setup_fdre_C_R)       -0.429    10.460    bd_0_i/hls_inst/inst/val_assign_reg_140_reg[2]
  -------------------------------------------------------------------
                         required time                         10.460    
                         arrival time                          -6.417    
  -------------------------------------------------------------------
                         slack                                  4.043    

Slack (MET) :             4.043ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/i_op_assign_reg_119_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/val_assign_reg_140_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.444ns  (logic 1.630ns (29.939%)  route 3.814ns (70.061%))
  Logic Levels:           6  (CARRY4=4 LUT4=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=578, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X54Y67         FDRE                                         r  bd_0_i/hls_inst/inst/i_op_assign_reg_119_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y67         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/i_op_assign_reg_119_reg[1]/Q
                         net (fo=3, routed)           0.972     2.463    bd_0_i/hls_inst/inst/i_op_assign_reg_119_reg_n_0_[1]
    SLICE_X54Y67         LUT4 (Prop_lut4_I0_O)        0.124     2.587 r  bd_0_i/hls_inst/inst/in_data_dest_V_0_state[1]_i_38/O
                         net (fo=1, routed)           0.000     2.587    bd_0_i/hls_inst/inst/in_data_dest_V_0_state[1]_i_38_n_0
    SLICE_X54Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.100 r  bd_0_i/hls_inst/inst/in_data_dest_V_0_state_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000     3.100    bd_0_i/hls_inst/inst/in_data_dest_V_0_state_reg[1]_i_22_n_0
    SLICE_X54Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.217 r  bd_0_i/hls_inst/inst/in_data_dest_V_0_state_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.217    bd_0_i/hls_inst/inst/in_data_dest_V_0_state_reg[1]_i_13_n_0
    SLICE_X54Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.334 r  bd_0_i/hls_inst/inst/in_data_dest_V_0_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.334    bd_0_i/hls_inst/inst/in_data_dest_V_0_state_reg[1]_i_4_n_0
    SLICE_X54Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.451 r  bd_0_i/hls_inst/inst/in_data_dest_V_0_state_reg[1]_i_3/CO[3]
                         net (fo=22, routed)          1.774     5.226    bd_0_i/hls_inst/inst/tmp_fu_179_p2
    SLICE_X49Y76         LUT4 (Prop_lut4_I1_O)        0.124     5.350 r  bd_0_i/hls_inst/inst/val_assign_reg_140[31]_i_1/O
                         net (fo=32, routed)          1.068     6.417    bd_0_i/hls_inst/inst/val_assign_reg_140
    SLICE_X39Y71         FDRE                                         r  bd_0_i/hls_inst/inst/val_assign_reg_140_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=578, unset)          0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X39Y71         FDRE                                         r  bd_0_i/hls_inst/inst/val_assign_reg_140_reg[3]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X39Y71         FDRE (Setup_fdre_C_R)       -0.429    10.460    bd_0_i/hls_inst/inst/val_assign_reg_140_reg[3]
  -------------------------------------------------------------------
                         required time                         10.460    
                         arrival time                          -6.417    
  -------------------------------------------------------------------
                         slack                                  4.043    

Slack (MET) :             4.076ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/cur_1_in_reg_154_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/cur1_reg_130_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.869ns  (logic 3.530ns (60.146%)  route 2.339ns (39.854%))
  Logic Levels:           13  (CARRY4=9 LUT1=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=578, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X48Y72         FDRE                                         r  bd_0_i/hls_inst/inst/cur_1_in_reg_154_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y72         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/cur_1_in_reg_154_reg[1]/Q
                         net (fo=2, routed)           1.002     2.431    bd_0_i/hls_inst/inst/cur_1_in_reg_154_reg_n_0_[1]
    SLICE_X47Y68         LUT1 (Prop_lut1_I0_O)        0.124     2.555 r  bd_0_i/hls_inst/inst/cur1_reg_130[0]_i_6/O
                         net (fo=1, routed)           0.000     2.555    bd_0_i/hls_inst/inst/cur1_reg_130[0]_i_6_n_0
    SLICE_X47Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.105 r  bd_0_i/hls_inst/inst/cur1_reg_130_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.105    bd_0_i/hls_inst/inst/cur1_reg_130_reg[0]_i_2_n_0
    SLICE_X47Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.418 f  bd_0_i/hls_inst/inst/cur1_reg_130_reg[8]_i_8/O[3]
                         net (fo=1, routed)           0.478     3.896    bd_0_i/hls_inst/inst/p_neg_fu_276_p2[7]
    SLICE_X46Y69         LUT1 (Prop_lut1_I0_O)        0.306     4.202 r  bd_0_i/hls_inst/inst/cur1_reg_130[8]_i_6/O
                         net (fo=1, routed)           0.000     4.202    bd_0_i/hls_inst/inst/cur1_reg_130[8]_i_6_n_0
    SLICE_X46Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.735 r  bd_0_i/hls_inst/inst/cur1_reg_130_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.735    bd_0_i/hls_inst/inst/cur1_reg_130_reg[8]_i_2_n_0
    SLICE_X46Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.852 r  bd_0_i/hls_inst/inst/cur1_reg_130_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.852    bd_0_i/hls_inst/inst/cur1_reg_130_reg[12]_i_2_n_0
    SLICE_X46Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.969 r  bd_0_i/hls_inst/inst/cur1_reg_130_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.969    bd_0_i/hls_inst/inst/cur1_reg_130_reg[16]_i_2_n_0
    SLICE_X46Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.086 r  bd_0_i/hls_inst/inst/cur1_reg_130_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.086    bd_0_i/hls_inst/inst/cur1_reg_130_reg[20]_i_2_n_0
    SLICE_X46Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.203 r  bd_0_i/hls_inst/inst/cur1_reg_130_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.203    bd_0_i/hls_inst/inst/cur1_reg_130_reg[24]_i_2_n_0
    SLICE_X46Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.320 r  bd_0_i/hls_inst/inst/cur1_reg_130_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.009     5.329    bd_0_i/hls_inst/inst/cur1_reg_130_reg[28]_i_2_n_0
    SLICE_X46Y75         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.558 f  bd_0_i/hls_inst/inst/cur1_reg_130_reg[30]_i_3/CO[2]
                         net (fo=1, routed)           0.421     5.979    bd_0_i/hls_inst/inst/cur1_reg_130_reg[30]_i_3_n_1
    SLICE_X46Y76         LUT6 (Prop_lut6_I3_O)        0.310     6.289 r  bd_0_i/hls_inst/inst/cur1_reg_130[31]_i_2/O
                         net (fo=1, routed)           0.429     6.718    bd_0_i/hls_inst/inst/p_1_in__0[31]
    SLICE_X45Y76         LUT5 (Prop_lut5_I4_O)        0.124     6.842 r  bd_0_i/hls_inst/inst/cur1_reg_130[31]_i_1/O
                         net (fo=1, routed)           0.000     6.842    bd_0_i/hls_inst/inst/cur1_reg_130[31]_i_1_n_0
    SLICE_X45Y76         FDRE                                         r  bd_0_i/hls_inst/inst/cur1_reg_130_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=578, unset)          0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X45Y76         FDRE                                         r  bd_0_i/hls_inst/inst/cur1_reg_130_reg[31]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X45Y76         FDRE (Setup_fdre_C_D)        0.029    10.918    bd_0_i/hls_inst/inst/cur1_reg_130_reg[31]
  -------------------------------------------------------------------
                         required time                         10.918    
                         arrival time                          -6.842    
  -------------------------------------------------------------------
                         slack                                  4.076    

Slack (MET) :             4.183ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/i_op_assign_reg_119_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/val_assign_reg_140_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.304ns  (logic 1.630ns (30.734%)  route 3.674ns (69.266%))
  Logic Levels:           6  (CARRY4=4 LUT4=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=578, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X54Y67         FDRE                                         r  bd_0_i/hls_inst/inst/i_op_assign_reg_119_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y67         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/i_op_assign_reg_119_reg[1]/Q
                         net (fo=3, routed)           0.972     2.463    bd_0_i/hls_inst/inst/i_op_assign_reg_119_reg_n_0_[1]
    SLICE_X54Y67         LUT4 (Prop_lut4_I0_O)        0.124     2.587 r  bd_0_i/hls_inst/inst/in_data_dest_V_0_state[1]_i_38/O
                         net (fo=1, routed)           0.000     2.587    bd_0_i/hls_inst/inst/in_data_dest_V_0_state[1]_i_38_n_0
    SLICE_X54Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.100 r  bd_0_i/hls_inst/inst/in_data_dest_V_0_state_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000     3.100    bd_0_i/hls_inst/inst/in_data_dest_V_0_state_reg[1]_i_22_n_0
    SLICE_X54Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.217 r  bd_0_i/hls_inst/inst/in_data_dest_V_0_state_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.217    bd_0_i/hls_inst/inst/in_data_dest_V_0_state_reg[1]_i_13_n_0
    SLICE_X54Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.334 r  bd_0_i/hls_inst/inst/in_data_dest_V_0_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.334    bd_0_i/hls_inst/inst/in_data_dest_V_0_state_reg[1]_i_4_n_0
    SLICE_X54Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.451 r  bd_0_i/hls_inst/inst/in_data_dest_V_0_state_reg[1]_i_3/CO[3]
                         net (fo=22, routed)          1.774     5.226    bd_0_i/hls_inst/inst/tmp_fu_179_p2
    SLICE_X49Y76         LUT4 (Prop_lut4_I1_O)        0.124     5.350 r  bd_0_i/hls_inst/inst/val_assign_reg_140[31]_i_1/O
                         net (fo=32, routed)          0.927     6.277    bd_0_i/hls_inst/inst/val_assign_reg_140
    SLICE_X39Y72         FDRE                                         r  bd_0_i/hls_inst/inst/val_assign_reg_140_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=578, unset)          0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X39Y72         FDRE                                         r  bd_0_i/hls_inst/inst/val_assign_reg_140_reg[4]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X39Y72         FDRE (Setup_fdre_C_R)       -0.429    10.460    bd_0_i/hls_inst/inst/val_assign_reg_140_reg[4]
  -------------------------------------------------------------------
                         required time                         10.460    
                         arrival time                          -6.277    
  -------------------------------------------------------------------
                         slack                                  4.183    

Slack (MET) :             4.183ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/i_op_assign_reg_119_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/val_assign_reg_140_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.304ns  (logic 1.630ns (30.734%)  route 3.674ns (69.266%))
  Logic Levels:           6  (CARRY4=4 LUT4=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=578, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X54Y67         FDRE                                         r  bd_0_i/hls_inst/inst/i_op_assign_reg_119_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y67         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/i_op_assign_reg_119_reg[1]/Q
                         net (fo=3, routed)           0.972     2.463    bd_0_i/hls_inst/inst/i_op_assign_reg_119_reg_n_0_[1]
    SLICE_X54Y67         LUT4 (Prop_lut4_I0_O)        0.124     2.587 r  bd_0_i/hls_inst/inst/in_data_dest_V_0_state[1]_i_38/O
                         net (fo=1, routed)           0.000     2.587    bd_0_i/hls_inst/inst/in_data_dest_V_0_state[1]_i_38_n_0
    SLICE_X54Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.100 r  bd_0_i/hls_inst/inst/in_data_dest_V_0_state_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000     3.100    bd_0_i/hls_inst/inst/in_data_dest_V_0_state_reg[1]_i_22_n_0
    SLICE_X54Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.217 r  bd_0_i/hls_inst/inst/in_data_dest_V_0_state_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.217    bd_0_i/hls_inst/inst/in_data_dest_V_0_state_reg[1]_i_13_n_0
    SLICE_X54Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.334 r  bd_0_i/hls_inst/inst/in_data_dest_V_0_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.334    bd_0_i/hls_inst/inst/in_data_dest_V_0_state_reg[1]_i_4_n_0
    SLICE_X54Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.451 r  bd_0_i/hls_inst/inst/in_data_dest_V_0_state_reg[1]_i_3/CO[3]
                         net (fo=22, routed)          1.774     5.226    bd_0_i/hls_inst/inst/tmp_fu_179_p2
    SLICE_X49Y76         LUT4 (Prop_lut4_I1_O)        0.124     5.350 r  bd_0_i/hls_inst/inst/val_assign_reg_140[31]_i_1/O
                         net (fo=32, routed)          0.927     6.277    bd_0_i/hls_inst/inst/val_assign_reg_140
    SLICE_X39Y72         FDRE                                         r  bd_0_i/hls_inst/inst/val_assign_reg_140_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=578, unset)          0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X39Y72         FDRE                                         r  bd_0_i/hls_inst/inst/val_assign_reg_140_reg[5]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X39Y72         FDRE (Setup_fdre_C_R)       -0.429    10.460    bd_0_i/hls_inst/inst/val_assign_reg_140_reg[5]
  -------------------------------------------------------------------
                         required time                         10.460    
                         arrival time                          -6.277    
  -------------------------------------------------------------------
                         slack                                  4.183    

Slack (MET) :             4.183ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/i_op_assign_reg_119_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/val_assign_reg_140_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.304ns  (logic 1.630ns (30.734%)  route 3.674ns (69.266%))
  Logic Levels:           6  (CARRY4=4 LUT4=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=578, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X54Y67         FDRE                                         r  bd_0_i/hls_inst/inst/i_op_assign_reg_119_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y67         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/i_op_assign_reg_119_reg[1]/Q
                         net (fo=3, routed)           0.972     2.463    bd_0_i/hls_inst/inst/i_op_assign_reg_119_reg_n_0_[1]
    SLICE_X54Y67         LUT4 (Prop_lut4_I0_O)        0.124     2.587 r  bd_0_i/hls_inst/inst/in_data_dest_V_0_state[1]_i_38/O
                         net (fo=1, routed)           0.000     2.587    bd_0_i/hls_inst/inst/in_data_dest_V_0_state[1]_i_38_n_0
    SLICE_X54Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.100 r  bd_0_i/hls_inst/inst/in_data_dest_V_0_state_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000     3.100    bd_0_i/hls_inst/inst/in_data_dest_V_0_state_reg[1]_i_22_n_0
    SLICE_X54Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.217 r  bd_0_i/hls_inst/inst/in_data_dest_V_0_state_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.217    bd_0_i/hls_inst/inst/in_data_dest_V_0_state_reg[1]_i_13_n_0
    SLICE_X54Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.334 r  bd_0_i/hls_inst/inst/in_data_dest_V_0_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.334    bd_0_i/hls_inst/inst/in_data_dest_V_0_state_reg[1]_i_4_n_0
    SLICE_X54Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.451 r  bd_0_i/hls_inst/inst/in_data_dest_V_0_state_reg[1]_i_3/CO[3]
                         net (fo=22, routed)          1.774     5.226    bd_0_i/hls_inst/inst/tmp_fu_179_p2
    SLICE_X49Y76         LUT4 (Prop_lut4_I1_O)        0.124     5.350 r  bd_0_i/hls_inst/inst/val_assign_reg_140[31]_i_1/O
                         net (fo=32, routed)          0.927     6.277    bd_0_i/hls_inst/inst/val_assign_reg_140
    SLICE_X39Y72         FDRE                                         r  bd_0_i/hls_inst/inst/val_assign_reg_140_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=578, unset)          0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X39Y72         FDRE                                         r  bd_0_i/hls_inst/inst/val_assign_reg_140_reg[6]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X39Y72         FDRE (Setup_fdre_C_R)       -0.429    10.460    bd_0_i/hls_inst/inst/val_assign_reg_140_reg[6]
  -------------------------------------------------------------------
                         required time                         10.460    
                         arrival time                          -6.277    
  -------------------------------------------------------------------
                         slack                                  4.183    

Slack (MET) :             4.183ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/i_op_assign_reg_119_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/val_assign_reg_140_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.304ns  (logic 1.630ns (30.734%)  route 3.674ns (69.266%))
  Logic Levels:           6  (CARRY4=4 LUT4=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=578, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X54Y67         FDRE                                         r  bd_0_i/hls_inst/inst/i_op_assign_reg_119_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y67         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/i_op_assign_reg_119_reg[1]/Q
                         net (fo=3, routed)           0.972     2.463    bd_0_i/hls_inst/inst/i_op_assign_reg_119_reg_n_0_[1]
    SLICE_X54Y67         LUT4 (Prop_lut4_I0_O)        0.124     2.587 r  bd_0_i/hls_inst/inst/in_data_dest_V_0_state[1]_i_38/O
                         net (fo=1, routed)           0.000     2.587    bd_0_i/hls_inst/inst/in_data_dest_V_0_state[1]_i_38_n_0
    SLICE_X54Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.100 r  bd_0_i/hls_inst/inst/in_data_dest_V_0_state_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000     3.100    bd_0_i/hls_inst/inst/in_data_dest_V_0_state_reg[1]_i_22_n_0
    SLICE_X54Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.217 r  bd_0_i/hls_inst/inst/in_data_dest_V_0_state_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.217    bd_0_i/hls_inst/inst/in_data_dest_V_0_state_reg[1]_i_13_n_0
    SLICE_X54Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.334 r  bd_0_i/hls_inst/inst/in_data_dest_V_0_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.334    bd_0_i/hls_inst/inst/in_data_dest_V_0_state_reg[1]_i_4_n_0
    SLICE_X54Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.451 r  bd_0_i/hls_inst/inst/in_data_dest_V_0_state_reg[1]_i_3/CO[3]
                         net (fo=22, routed)          1.774     5.226    bd_0_i/hls_inst/inst/tmp_fu_179_p2
    SLICE_X49Y76         LUT4 (Prop_lut4_I1_O)        0.124     5.350 r  bd_0_i/hls_inst/inst/val_assign_reg_140[31]_i_1/O
                         net (fo=32, routed)          0.927     6.277    bd_0_i/hls_inst/inst/val_assign_reg_140
    SLICE_X39Y72         FDRE                                         r  bd_0_i/hls_inst/inst/val_assign_reg_140_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=578, unset)          0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X39Y72         FDRE                                         r  bd_0_i/hls_inst/inst/val_assign_reg_140_reg[7]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X39Y72         FDRE (Setup_fdre_C_R)       -0.429    10.460    bd_0_i/hls_inst/inst/val_assign_reg_140_reg[7]
  -------------------------------------------------------------------
                         required time                         10.460    
                         arrival time                          -6.277    
  -------------------------------------------------------------------
                         slack                                  4.183    

Slack (MET) :             4.200ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/i_op_assign_reg_119_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/val_assign_reg_140_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.287ns  (logic 1.630ns (30.830%)  route 3.657ns (69.170%))
  Logic Levels:           6  (CARRY4=4 LUT4=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=578, unset)          0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X54Y67         FDRE                                         r  bd_0_i/hls_inst/inst/i_op_assign_reg_119_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y67         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/i_op_assign_reg_119_reg[1]/Q
                         net (fo=3, routed)           0.972     2.463    bd_0_i/hls_inst/inst/i_op_assign_reg_119_reg_n_0_[1]
    SLICE_X54Y67         LUT4 (Prop_lut4_I0_O)        0.124     2.587 r  bd_0_i/hls_inst/inst/in_data_dest_V_0_state[1]_i_38/O
                         net (fo=1, routed)           0.000     2.587    bd_0_i/hls_inst/inst/in_data_dest_V_0_state[1]_i_38_n_0
    SLICE_X54Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.100 r  bd_0_i/hls_inst/inst/in_data_dest_V_0_state_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000     3.100    bd_0_i/hls_inst/inst/in_data_dest_V_0_state_reg[1]_i_22_n_0
    SLICE_X54Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.217 r  bd_0_i/hls_inst/inst/in_data_dest_V_0_state_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.217    bd_0_i/hls_inst/inst/in_data_dest_V_0_state_reg[1]_i_13_n_0
    SLICE_X54Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.334 r  bd_0_i/hls_inst/inst/in_data_dest_V_0_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.334    bd_0_i/hls_inst/inst/in_data_dest_V_0_state_reg[1]_i_4_n_0
    SLICE_X54Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.451 r  bd_0_i/hls_inst/inst/in_data_dest_V_0_state_reg[1]_i_3/CO[3]
                         net (fo=22, routed)          1.774     5.226    bd_0_i/hls_inst/inst/tmp_fu_179_p2
    SLICE_X49Y76         LUT4 (Prop_lut4_I1_O)        0.124     5.350 r  bd_0_i/hls_inst/inst/val_assign_reg_140[31]_i_1/O
                         net (fo=32, routed)          0.910     6.260    bd_0_i/hls_inst/inst/val_assign_reg_140
    SLICE_X39Y73         FDRE                                         r  bd_0_i/hls_inst/inst/val_assign_reg_140_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=578, unset)          0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X39Y73         FDRE                                         r  bd_0_i/hls_inst/inst/val_assign_reg_140_reg[10]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X39Y73         FDRE (Setup_fdre_C_R)       -0.429    10.460    bd_0_i/hls_inst/inst/val_assign_reg_140_reg[10]
  -------------------------------------------------------------------
                         required time                         10.460    
                         arrival time                          -6.260    
  -------------------------------------------------------------------
                         slack                                  4.200    




