library ieee;
use ieee.std_logic_1164.all;

entity registrador_3 is
	port(
		d  : std_logic_vector(3 downto 0); -- vetor de entrada de 8 bits;
		ld : std_logic;                    -- load do registrador;
	   clr: std_logic;                    -- clear do registrador;
		clk: std_logic;                    -- clock do registrador;
		q  : std_logic_vector(3 downto 0)  -- vetor de sa√≠da de 8 bits;
	);
end registrador_3;

architecture estrutura of registrador_3 is
begin
	process(ld, clr, clk)
	begin
		if clr = '1' then
			q <= '000';
		if clk = '1' and ld = '1' then
			q <= d;
		end if;
	end process;
end estrutura;