
ubuntu-preinstalled/dash:     file format elf32-littlearm


Disassembly of section .init:

00002744 <.init>:
    2744:	push	{r3, lr}
    2748:	bl	2d7c <strspn@plt+0x1f0>
    274c:	pop	{r3, pc}

Disassembly of section .plt:

00002750 <strstr@plt-0x14>:
    2750:	push	{lr}		; (str lr, [sp, #-4]!)
    2754:	ldr	lr, [pc, #4]	; 2760 <strstr@plt-0x4>
    2758:	add	lr, pc, lr
    275c:	ldr	pc, [lr, #8]!
    2760:			; <UNDEFINED> instruction: 0x000205b4

00002764 <strstr@plt>:
    2764:	add	ip, pc, #0, 12
    2768:	add	ip, ip, #32, 20	; 0x20000
    276c:	ldr	pc, [ip, #1460]!	; 0x5b4

00002770 <raise@plt>:
    2770:	add	ip, pc, #0, 12
    2774:	add	ip, ip, #32, 20	; 0x20000
    2778:	ldr	pc, [ip, #1452]!	; 0x5ac

0000277c <getpwnam@plt>:
    277c:	add	ip, pc, #0, 12
    2780:	add	ip, ip, #32, 20	; 0x20000
    2784:	ldr	pc, [ip, #1444]!	; 0x5a4

00002788 <strcmp@plt>:
    2788:			; <UNDEFINED> instruction: 0x46c04778
    278c:	add	ip, pc, #0, 12
    2790:	add	ip, ip, #32, 20	; 0x20000
    2794:	ldr	pc, [ip, #1432]!	; 0x598

00002798 <__cxa_finalize@plt>:
    2798:	add	ip, pc, #0, 12
    279c:	add	ip, ip, #32, 20	; 0x20000
    27a0:	ldr	pc, [ip, #1424]!	; 0x590

000027a4 <strtol@plt>:
    27a4:	add	ip, pc, #0, 12
    27a8:	add	ip, ip, #32, 20	; 0x20000
    27ac:	ldr	pc, [ip, #1416]!	; 0x588

000027b0 <strcspn@plt>:
    27b0:	add	ip, pc, #0, 12
    27b4:	add	ip, ip, #32, 20	; 0x20000
    27b8:	ldr	pc, [ip, #1408]!	; 0x580

000027bc <times@plt>:
    27bc:	add	ip, pc, #0, 12
    27c0:	add	ip, ip, #32, 20	; 0x20000
    27c4:	ldr	pc, [ip, #1400]!	; 0x578

000027c8 <setrlimit64@plt>:
    27c8:	add	ip, pc, #0, 12
    27cc:	add	ip, ip, #32, 20	; 0x20000
    27d0:	ldr	pc, [ip, #1392]!	; 0x570

000027d4 <read@plt>:
    27d4:	add	ip, pc, #0, 12
    27d8:	add	ip, ip, #32, 20	; 0x20000
    27dc:	ldr	pc, [ip, #1384]!	; 0x568

000027e0 <getuid@plt>:
    27e0:	add	ip, pc, #0, 12
    27e4:	add	ip, ip, #32, 20	; 0x20000
    27e8:	ldr	pc, [ip, #1376]!	; 0x560

000027ec <sigprocmask@plt>:
    27ec:	add	ip, pc, #0, 12
    27f0:	add	ip, ip, #32, 20	; 0x20000
    27f4:	ldr	pc, [ip, #1368]!	; 0x558

000027f8 <_setjmp@plt>:
    27f8:	add	ip, pc, #0, 12
    27fc:	add	ip, ip, #32, 20	; 0x20000
    2800:	ldr	pc, [ip, #1360]!	; 0x550

00002804 <memmove@plt>:
    2804:	add	ip, pc, #0, 12
    2808:	add	ip, ip, #32, 20	; 0x20000
    280c:	ldr	pc, [ip, #1352]!	; 0x548

00002810 <strchrnul@plt>:
    2810:	add	ip, pc, #0, 12
    2814:	add	ip, ip, #32, 20	; 0x20000
    2818:	ldr	pc, [ip, #1344]!	; 0x540

0000281c <free@plt>:
    281c:			; <UNDEFINED> instruction: 0x46c04778
    2820:	add	ip, pc, #0, 12
    2824:	add	ip, ip, #32, 20	; 0x20000
    2828:	ldr	pc, [ip, #1332]!	; 0x534

0000282c <faccessat@plt>:
    282c:	add	ip, pc, #0, 12
    2830:	add	ip, ip, #32, 20	; 0x20000
    2834:	ldr	pc, [ip, #1324]!	; 0x52c

00002838 <_exit@plt>:
    2838:	add	ip, pc, #0, 12
    283c:	add	ip, ip, #32, 20	; 0x20000
    2840:	ldr	pc, [ip, #1316]!	; 0x524

00002844 <__vsnprintf_chk@plt>:
    2844:	add	ip, pc, #0, 12
    2848:	add	ip, ip, #32, 20	; 0x20000
    284c:	ldr	pc, [ip, #1308]!	; 0x51c

00002850 <memcpy@plt>:
    2850:			; <UNDEFINED> instruction: 0x46c04778
    2854:	add	ip, pc, #0, 12
    2858:	add	ip, ip, #32, 20	; 0x20000
    285c:	ldr	pc, [ip, #1296]!	; 0x510

00002860 <__strtoull_internal@plt>:
    2860:	add	ip, pc, #0, 12
    2864:	add	ip, ip, #32, 20	; 0x20000
    2868:	ldr	pc, [ip, #1288]!	; 0x508

0000286c <signal@plt>:
    286c:	add	ip, pc, #0, 12
    2870:	add	ip, ip, #32, 20	; 0x20000
    2874:	ldr	pc, [ip, #1280]!	; 0x500

00002878 <tcsetpgrp@plt>:
    2878:	add	ip, pc, #0, 12
    287c:	add	ip, ip, #32, 20	; 0x20000
    2880:	ldr	pc, [ip, #1272]!	; 0x4f8

00002884 <memcmp@plt>:
    2884:	add	ip, pc, #0, 12
    2888:	add	ip, ip, #32, 20	; 0x20000
    288c:	ldr	pc, [ip, #1264]!	; 0x4f0

00002890 <stpcpy@plt>:
    2890:	add	ip, pc, #0, 12
    2894:	add	ip, ip, #32, 20	; 0x20000
    2898:	ldr	pc, [ip, #1256]!	; 0x4e8

0000289c <strdup@plt>:
    289c:	add	ip, pc, #0, 12
    28a0:	add	ip, ip, #32, 20	; 0x20000
    28a4:	ldr	pc, [ip, #1248]!	; 0x4e0

000028a8 <__stack_chk_fail@plt>:
    28a8:	add	ip, pc, #0, 12
    28ac:	add	ip, ip, #32, 20	; 0x20000
    28b0:	ldr	pc, [ip, #1240]!	; 0x4d8

000028b4 <sysconf@plt>:
    28b4:	add	ip, pc, #0, 12
    28b8:	add	ip, ip, #32, 20	; 0x20000
    28bc:	ldr	pc, [ip, #1232]!	; 0x4d0

000028c0 <dup2@plt>:
    28c0:	add	ip, pc, #0, 12
    28c4:	add	ip, ip, #32, 20	; 0x20000
    28c8:	ldr	pc, [ip, #1224]!	; 0x4c8

000028cc <getrlimit64@plt>:
    28cc:	add	ip, pc, #0, 12
    28d0:	add	ip, ip, #32, 20	; 0x20000
    28d4:	ldr	pc, [ip, #1216]!	; 0x4c0

000028d8 <realloc@plt>:
    28d8:	add	ip, pc, #0, 12
    28dc:	add	ip, ip, #32, 20	; 0x20000
    28e0:	ldr	pc, [ip, #1208]!	; 0x4b8

000028e4 <killpg@plt>:
    28e4:	add	ip, pc, #0, 12
    28e8:	add	ip, ip, #32, 20	; 0x20000
    28ec:	ldr	pc, [ip, #1200]!	; 0x4b0

000028f0 <chdir@plt>:
    28f0:	add	ip, pc, #0, 12
    28f4:	add	ip, ip, #32, 20	; 0x20000
    28f8:	ldr	pc, [ip, #1192]!	; 0x4a8

000028fc <strcasecmp@plt>:
    28fc:	add	ip, pc, #0, 12
    2900:	add	ip, ip, #32, 20	; 0x20000
    2904:	ldr	pc, [ip, #1184]!	; 0x4a0

00002908 <getpgrp@plt>:
    2908:	add	ip, pc, #0, 12
    290c:	add	ip, ip, #32, 20	; 0x20000
    2910:	ldr	pc, [ip, #1176]!	; 0x498

00002914 <geteuid@plt>:
    2914:	add	ip, pc, #0, 12
    2918:	add	ip, ip, #32, 20	; 0x20000
    291c:	ldr	pc, [ip, #1168]!	; 0x490

00002920 <strsignal@plt>:
    2920:	add	ip, pc, #0, 12
    2924:	add	ip, ip, #32, 20	; 0x20000
    2928:	ldr	pc, [ip, #1160]!	; 0x488

0000292c <__fxstat64@plt>:
    292c:	add	ip, pc, #0, 12
    2930:	add	ip, ip, #32, 20	; 0x20000
    2934:	ldr	pc, [ip, #1152]!	; 0x480

00002938 <getegid@plt>:
    2938:	add	ip, pc, #0, 12
    293c:	add	ip, ip, #32, 20	; 0x20000
    2940:	ldr	pc, [ip, #1144]!	; 0x478

00002944 <sigaction@plt>:
    2944:	add	ip, pc, #0, 12
    2948:	add	ip, ip, #32, 20	; 0x20000
    294c:	ldr	pc, [ip, #1136]!	; 0x470

00002950 <strcpy@plt>:
    2950:	add	ip, pc, #0, 12
    2954:	add	ip, ip, #32, 20	; 0x20000
    2958:	ldr	pc, [ip, #1128]!	; 0x468

0000295c <opendir@plt>:
    295c:	add	ip, pc, #0, 12
    2960:	add	ip, ip, #32, 20	; 0x20000
    2964:	ldr	pc, [ip, #1120]!	; 0x460

00002968 <fnmatch@plt>:
    2968:	add	ip, pc, #0, 12
    296c:	add	ip, ip, #32, 20	; 0x20000
    2970:	ldr	pc, [ip, #1112]!	; 0x458

00002974 <open64@plt>:
    2974:	add	ip, pc, #0, 12
    2978:	add	ip, ip, #32, 20	; 0x20000
    297c:	ldr	pc, [ip, #1104]!	; 0x450

00002980 <setgid@plt>:
    2980:	add	ip, pc, #0, 12
    2984:	add	ip, ip, #32, 20	; 0x20000
    2988:	ldr	pc, [ip, #1096]!	; 0x448

0000298c <malloc@plt>:
    298c:	add	ip, pc, #0, 12
    2990:	add	ip, ip, #32, 20	; 0x20000
    2994:	ldr	pc, [ip, #1088]!	; 0x440

00002998 <__libc_start_main@plt>:
    2998:	add	ip, pc, #0, 12
    299c:	add	ip, ip, #32, 20	; 0x20000
    29a0:	ldr	pc, [ip, #1080]!	; 0x438

000029a4 <strerror@plt>:
    29a4:			; <UNDEFINED> instruction: 0x46c04778
    29a8:	add	ip, pc, #0, 12
    29ac:	add	ip, ip, #32, 20	; 0x20000
    29b0:	ldr	pc, [ip, #1068]!	; 0x42c

000029b4 <__gmon_start__@plt>:
    29b4:	add	ip, pc, #0, 12
    29b8:	add	ip, ip, #32, 20	; 0x20000
    29bc:	ldr	pc, [ip, #1060]!	; 0x424

000029c0 <mempcpy@plt>:
    29c0:			; <UNDEFINED> instruction: 0x46c04778
    29c4:	add	ip, pc, #0, 12
    29c8:	add	ip, ip, #32, 20	; 0x20000
    29cc:	ldr	pc, [ip, #1048]!	; 0x418

000029d0 <kill@plt>:
    29d0:	add	ip, pc, #0, 12
    29d4:	add	ip, ip, #32, 20	; 0x20000
    29d8:	ldr	pc, [ip, #1040]!	; 0x410

000029dc <__ctype_b_loc@plt>:
    29dc:	add	ip, pc, #0, 12
    29e0:	add	ip, ip, #32, 20	; 0x20000
    29e4:	ldr	pc, [ip, #1032]!	; 0x408

000029e8 <getcwd@plt>:
    29e8:	add	ip, pc, #0, 12
    29ec:	add	ip, ip, #32, 20	; 0x20000
    29f0:	ldr	pc, [ip, #1024]!	; 0x400

000029f4 <getpid@plt>:
    29f4:	add	ip, pc, #0, 12
    29f8:	add	ip, ip, #32, 20	; 0x20000
    29fc:	ldr	pc, [ip, #1016]!	; 0x3f8

00002a00 <tcgetpgrp@plt>:
    2a00:	add	ip, pc, #0, 12
    2a04:	add	ip, ip, #32, 20	; 0x20000
    2a08:	ldr	pc, [ip, #1008]!	; 0x3f0

00002a0c <strlen@plt>:
    2a0c:	add	ip, pc, #0, 12
    2a10:	add	ip, ip, #32, 20	; 0x20000
    2a14:	ldr	pc, [ip, #1000]!	; 0x3e8

00002a18 <strchr@plt>:
    2a18:	add	ip, pc, #0, 12
    2a1c:	add	ip, ip, #32, 20	; 0x20000
    2a20:	ldr	pc, [ip, #992]!	; 0x3e0

00002a24 <execve@plt>:
    2a24:	add	ip, pc, #0, 12
    2a28:	add	ip, ip, #32, 20	; 0x20000
    2a2c:	ldr	pc, [ip, #984]!	; 0x3d8

00002a30 <sigfillset@plt>:
    2a30:	add	ip, pc, #0, 12
    2a34:	add	ip, ip, #32, 20	; 0x20000
    2a38:	ldr	pc, [ip, #976]!	; 0x3d0

00002a3c <__errno_location@plt>:
    2a3c:	add	ip, pc, #0, 12
    2a40:	add	ip, ip, #32, 20	; 0x20000
    2a44:	ldr	pc, [ip, #968]!	; 0x3c8

00002a48 <getgid@plt>:
    2a48:	add	ip, pc, #0, 12
    2a4c:	add	ip, ip, #32, 20	; 0x20000
    2a50:	ldr	pc, [ip, #960]!	; 0x3c0

00002a54 <memset@plt>:
    2a54:	add	ip, pc, #0, 12
    2a58:	add	ip, ip, #32, 20	; 0x20000
    2a5c:	ldr	pc, [ip, #952]!	; 0x3b8

00002a60 <sigsuspend@plt>:
    2a60:	add	ip, pc, #0, 12
    2a64:	add	ip, ip, #32, 20	; 0x20000
    2a68:	ldr	pc, [ip, #944]!	; 0x3b0

00002a6c <wait3@plt>:
    2a6c:	add	ip, pc, #0, 12
    2a70:	add	ip, ip, #32, 20	; 0x20000
    2a74:	ldr	pc, [ip, #936]!	; 0x3a8

00002a78 <strtod@plt>:
    2a78:	add	ip, pc, #0, 12
    2a7c:	add	ip, ip, #32, 20	; 0x20000
    2a80:	ldr	pc, [ip, #928]!	; 0x3a0

00002a84 <stpncpy@plt>:
    2a84:	add	ip, pc, #0, 12
    2a88:	add	ip, ip, #32, 20	; 0x20000
    2a8c:	ldr	pc, [ip, #920]!	; 0x398

00002a90 <write@plt>:
    2a90:	add	ip, pc, #0, 12
    2a94:	add	ip, ip, #32, 20	; 0x20000
    2a98:	ldr	pc, [ip, #912]!	; 0x390

00002a9c <sigsetmask@plt>:
    2a9c:	add	ip, pc, #0, 12
    2aa0:	add	ip, ip, #32, 20	; 0x20000
    2aa4:	ldr	pc, [ip, #904]!	; 0x388

00002aa8 <pipe@plt>:
    2aa8:	add	ip, pc, #0, 12
    2aac:	add	ip, ip, #32, 20	; 0x20000
    2ab0:	ldr	pc, [ip, #896]!	; 0x380

00002ab4 <__longjmp_chk@plt>:
    2ab4:	add	ip, pc, #0, 12
    2ab8:	add	ip, ip, #32, 20	; 0x20000
    2abc:	ldr	pc, [ip, #888]!	; 0x378

00002ac0 <strtok@plt>:
    2ac0:	add	ip, pc, #0, 12
    2ac4:	add	ip, ip, #32, 20	; 0x20000
    2ac8:	ldr	pc, [ip, #880]!	; 0x370

00002acc <fcntl64@plt>:
    2acc:	add	ip, pc, #0, 12
    2ad0:	add	ip, ip, #32, 20	; 0x20000
    2ad4:	ldr	pc, [ip, #872]!	; 0x368

00002ad8 <fork@plt>:
    2ad8:	add	ip, pc, #0, 12
    2adc:	add	ip, ip, #32, 20	; 0x20000
    2ae0:	ldr	pc, [ip, #864]!	; 0x360

00002ae4 <setuid@plt>:
    2ae4:	add	ip, pc, #0, 12
    2ae8:	add	ip, ip, #32, 20	; 0x20000
    2aec:	ldr	pc, [ip, #856]!	; 0x358

00002af0 <setpgid@plt>:
    2af0:	add	ip, pc, #0, 12
    2af4:	add	ip, ip, #32, 20	; 0x20000
    2af8:	ldr	pc, [ip, #848]!	; 0x350

00002afc <readdir64@plt>:
    2afc:	add	ip, pc, #0, 12
    2b00:	add	ip, ip, #32, 20	; 0x20000
    2b04:	ldr	pc, [ip, #840]!	; 0x348

00002b08 <getppid@plt>:
    2b08:	add	ip, pc, #0, 12
    2b0c:	add	ip, ip, #32, 20	; 0x20000
    2b10:	ldr	pc, [ip, #832]!	; 0x340

00002b14 <__strtoll_internal@plt>:
    2b14:	add	ip, pc, #0, 12
    2b18:	add	ip, ip, #32, 20	; 0x20000
    2b1c:	ldr	pc, [ip, #824]!	; 0x338

00002b20 <qsort@plt>:
    2b20:	add	ip, pc, #0, 12
    2b24:	add	ip, ip, #32, 20	; 0x20000
    2b28:	ldr	pc, [ip, #816]!	; 0x330

00002b2c <strpbrk@plt>:
    2b2c:	add	ip, pc, #0, 12
    2b30:	add	ip, ip, #32, 20	; 0x20000
    2b34:	ldr	pc, [ip, #808]!	; 0x328

00002b38 <umask@plt>:
    2b38:	add	ip, pc, #0, 12
    2b3c:	add	ip, ip, #32, 20	; 0x20000
    2b40:	ldr	pc, [ip, #800]!	; 0x320

00002b44 <__xstat64@plt>:
    2b44:	add	ip, pc, #0, 12
    2b48:	add	ip, ip, #32, 20	; 0x20000
    2b4c:	ldr	pc, [ip, #792]!	; 0x318

00002b50 <isatty@plt>:
    2b50:	add	ip, pc, #0, 12
    2b54:	add	ip, ip, #32, 20	; 0x20000
    2b58:	ldr	pc, [ip, #784]!	; 0x310

00002b5c <abort@plt>:
    2b5c:	add	ip, pc, #0, 12
    2b60:	add	ip, ip, #32, 20	; 0x20000
    2b64:	ldr	pc, [ip, #776]!	; 0x308

00002b68 <close@plt>:
    2b68:	add	ip, pc, #0, 12
    2b6c:	add	ip, ip, #32, 20	; 0x20000
    2b70:	ldr	pc, [ip, #768]!	; 0x300

00002b74 <__lxstat64@plt>:
    2b74:	add	ip, pc, #0, 12
    2b78:	add	ip, ip, #32, 20	; 0x20000
    2b7c:	ldr	pc, [ip, #760]!	; 0x2f8

00002b80 <closedir@plt>:
    2b80:	add	ip, pc, #0, 12
    2b84:	add	ip, ip, #32, 20	; 0x20000
    2b88:	ldr	pc, [ip, #752]!	; 0x2f0

00002b8c <strspn@plt>:
    2b8c:	add	ip, pc, #0, 12
    2b90:	add	ip, ip, #32, 20	; 0x20000
    2b94:	ldr	pc, [ip, #744]!	; 0x2e8

Disassembly of section .text:

00002b98 <.text>:
    2b98:	blmi	15554f0 <funcstring@@Base+0x152fc90>
    2b9c:	ldrbtmi	fp, [sl], #-1328	; 0xfffffad0
    2ba0:	mrrcmi	0, 14, fp, r4, cr13
    2ba4:	smlabteq	r2, sp, r9, lr
    2ba8:	ldmpl	r3, {r2, r3, r4, r5, r6, sl, lr}^
    2bac:	cmnls	fp, #1769472	; 0x1b0000
    2bb0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    2bb4:			; <UNDEFINED> instruction: 0xf7ff9401
    2bb8:	blmi	13fe8c8 <funcstring@@Base+0x13d9068>
    2bbc:	andsvs	r5, r8, r3, ror #17
    2bc0:	mcr	7, 0, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
    2bc4:	stmiapl	r3!, {r0, r2, r3, r6, r8, r9, fp, lr}^
    2bc8:			; <UNDEFINED> instruction: 0xf7ff6018
    2bcc:	blmi	133e8cc <funcstring@@Base+0x131906c>
    2bd0:	strcs	r5, [r0], #-2274	; 0xfffff71e
    2bd4:	strmi	r9, [r1], -r4, lsl #8
    2bd8:	andsvs	sl, r1, r8, lsl #16
    2bdc:	mcr	7, 0, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    2be0:	teqle	ip, r0, lsl #16
    2be4:	blmi	11e9bf0 <funcstring@@Base+0x11c4390>
    2be8:	blge	218f78 <funcstring@@Base+0x1f3718>
    2bec:			; <UNDEFINED> instruction: 0xf7ff6013
    2bf0:	blmi	117e800 <funcstring@@Base+0x1158fa0>
    2bf4:	andsvs	r5, r8, r3, ror #17
    2bf8:			; <UNDEFINED> instruction: 0xff58f00c
    2bfc:			; <UNDEFINED> instruction: 0xf007a805
    2c00:	ldmib	sp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, sp, lr, pc}^
    2c04:			; <UNDEFINED> instruction: 0xf0080102
    2c08:	stmdacs	r0, {r0, r1, r2, r3, r4, r8, fp, ip, sp, lr, pc}
    2c0c:	blmi	ff717c <funcstring@@Base+0xfd191c>
    2c10:	bls	4b024 <funcstring@@Base+0x257c4>
    2c14:	ldmpl	r3, {r2, r8, ip, pc}^
    2c18:	teqlt	fp, fp	; <illegal shifter operand>
    2c1c:	ldrbtmi	r4, [r8], #-2108	; 0xfffff7c4
    2c20:	blx	ffebec5a <funcstring@@Base+0xffe993fa>
    2c24:	stmdavc	r3, {r4, r8, ip, sp, pc}
    2c28:	cmple	r8, r0, lsl #22
    2c2c:			; <UNDEFINED> instruction: 0xf007a805
    2c30:	blmi	e41054 <funcstring@@Base+0xe1b7f4>
    2c34:	bls	4b04c <funcstring@@Base+0x257ec>
    2c38:	ldmpl	r4, {r2, r8, ip, pc}^
    2c3c:	stmdacs	r0, {r5, fp, sp, lr}
    2c40:	tstcs	r0, ip, lsr r0
    2c44:			; <UNDEFINED> instruction: 0xffc6f001
    2c48:	bls	55910 <funcstring@@Base+0x300b0>
    2c4c:	ldmibvc	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    2c50:	teqle	r3, r0, lsl #22
    2c54:	blcs	1cce8 <basesyntax@@Base+0xb1cc>
    2c58:			; <UNDEFINED> instruction: 0xf00ad030
    2c5c:			; <UNDEFINED> instruction: 0xf00cfec3
    2c60:	blmi	b82b74 <funcstring@@Base+0xb5d314>
    2c64:	stcls	8, cr9, [r4], {1}
    2c68:	ldmdavs	r3, {r1, r6, r7, fp, ip, lr}
    2c6c:	rscsle	r2, r4, r4, lsl #22
    2c70:	rscsle	r2, r2, r0, lsl #24
    2c74:	stmpl	r2, {r0, r2, r5, r9, fp, lr}
    2c78:	bcs	20fc8 <basesyntax@@Base+0xf4ac>
    2c7c:	bmi	9f7038 <funcstring@@Base+0x9d17d8>
    2c80:	ldmdavs	r2, {r1, r7, fp, ip, lr}
    2c84:	mvnle	r2, r0, lsl #20
    2c88:	blmi	97115c <funcstring@@Base+0x94b8fc>
    2c8c:	bls	4acbc <funcstring@@Base+0x2545c>
    2c90:	ldmdavs	r9, {r0, r1, r4, r6, r7, fp, ip, lr}
    2c94:			; <UNDEFINED> instruction: 0xf932f00b
    2c98:			; <UNDEFINED> instruction: 0xf007a805
    2c9c:	bmi	880fe8 <funcstring@@Base+0x85b788>
    2ca0:	stmdals	r1, {r8, sp}
    2ca4:	stmpl	r2, {r5, r8, r9, fp, lr}
    2ca8:	stmiapl	r3, {r0, r4, sp, lr}^
    2cac:	stmiblt	fp, {r0, r1, r3, r4, fp, sp, lr}^
    2cb0:	andle	r2, sp, r1, lsl #24
    2cb4:	adcle	r2, sl, r2, lsl #24
    2cb8:	adcsle	r2, sl, r3, lsl #24
    2cbc:			; <UNDEFINED> instruction: 0xf0062001
    2cc0:	bfi	pc, fp, (invalid: 29:10)	; <UNPREDICTABLE>
    2cc4:	andcs	r4, r1, #1638400	; 0x190000
    2cc8:	ldrbtmi	r9, [r8], #-516	; 0xfffffdfc
    2ccc:			; <UNDEFINED> instruction: 0xff40f006
    2cd0:	andcs	r4, r2, #1507328	; 0x170000
    2cd4:	ldrbtmi	r9, [r8], #-516	; 0xfffffdfc
    2cd8:			; <UNDEFINED> instruction: 0xff3af006
    2cdc:			; <UNDEFINED> instruction: 0xf006e797
    2ce0:			; <UNDEFINED> instruction: 0xe7a3ff37
    2ce4:	blx	cbecf0 <funcstring@@Base+0xc99490>
    2ce8:	svclt	0x0000e7e2
    2cec:	andeq	r0, r2, r2, ror r1
    2cf0:			; <UNDEFINED> instruction: 0x000001b0
    2cf4:	andeq	r0, r2, r8, ror #2
    2cf8:	muleq	r0, r0, r1
    2cfc:	andeq	r0, r0, r8, lsr r2
    2d00:	muleq	r0, r4, r1
    2d04:	andeq	r0, r0, ip, ror #4
    2d08:	andeq	r0, r0, r4, asr #4
    2d0c:	andeq	r0, r0, r0, asr #3
    2d10:	andeq	sp, r0, lr, lsl pc
    2d14:	ldrdeq	r0, [r0], -r8
    2d18:	andeq	r0, r0, r8, lsr #5
    2d1c:	andeq	r0, r0, r4, lsl #4
    2d20:	andeq	r0, r0, r4, ror #3
    2d24:	andeq	r0, r0, r4, lsr #4
    2d28:	andeq	r0, r0, r8, lsl #5
    2d2c:	andeq	sp, r0, r2, ror #28
    2d30:	andeq	sp, r0, r6, asr #28
    2d34:	bleq	3ee78 <funcstring@@Base+0x19618>
    2d38:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    2d3c:	strbtmi	fp, [sl], -r2, lsl #24
    2d40:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    2d44:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    2d48:	ldrmi	sl, [sl], #776	; 0x308
    2d4c:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    2d50:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    2d54:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    2d58:			; <UNDEFINED> instruction: 0xf85a4b06
    2d5c:	stmdami	r6, {r0, r1, ip, sp}
    2d60:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    2d64:	mrc	7, 0, APSR_nzcv, cr8, cr15, {7}
    2d68:	mrc	7, 7, APSR_nzcv, cr8, cr15, {7}
    2d6c:	andeq	pc, r1, r8, lsr #31
    2d70:	andeq	r0, r0, ip, ror #2
    2d74:	andeq	r0, r0, ip, lsr r2
    2d78:	andeq	r0, r0, r4, ror r2
    2d7c:	ldr	r3, [pc, #20]	; 2d98 <strspn@plt+0x20c>
    2d80:	ldr	r2, [pc, #20]	; 2d9c <strspn@plt+0x210>
    2d84:	add	r3, pc, r3
    2d88:	ldr	r2, [r3, r2]
    2d8c:	cmp	r2, #0
    2d90:	bxeq	lr
    2d94:	b	29b4 <__gmon_start__@plt>
    2d98:	andeq	pc, r1, r8, lsl #31
    2d9c:	andeq	r0, r0, r8, lsl r2
    2da0:	blmi	1d4dc0 <funcstring@@Base+0x1af560>
    2da4:	bmi	1d3f8c <funcstring@@Base+0x1ae72c>
    2da8:	addmi	r4, r3, #2063597568	; 0x7b000000
    2dac:	andle	r4, r3, sl, ror r4
    2db0:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    2db4:	ldrmi	fp, [r8, -r3, lsl #2]
    2db8:	svclt	0x00004770
    2dbc:	andeq	r0, r2, r4, lsl #7
    2dc0:	andeq	r0, r2, r0, lsl #7
    2dc4:	andeq	pc, r1, r4, ror #30
    2dc8:	andeq	r0, r0, r0, lsl #3
    2dcc:	stmdbmi	r9, {r3, fp, lr}
    2dd0:	bmi	253fb8 <funcstring@@Base+0x22e758>
    2dd4:	bne	253fc0 <funcstring@@Base+0x22e760>
    2dd8:	svceq	0x00cb447a
    2ddc:			; <UNDEFINED> instruction: 0x01a1eb03
    2de0:	andle	r1, r3, r9, asr #32
    2de4:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    2de8:	ldrmi	fp, [r8, -r3, lsl #2]
    2dec:	svclt	0x00004770
    2df0:	andeq	r0, r2, r8, asr r3
    2df4:	andeq	r0, r2, r4, asr r3
    2df8:	andeq	pc, r1, r8, lsr pc	; <UNPREDICTABLE>
    2dfc:	andeq	r0, r0, r4, asr #5
    2e00:	blmi	2b0228 <funcstring@@Base+0x28a9c8>
    2e04:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    2e08:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    2e0c:	blmi	2713c0 <funcstring@@Base+0x24bb60>
    2e10:	ldrdlt	r5, [r3, -r3]!
    2e14:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    2e18:			; <UNDEFINED> instruction: 0xf7ff6818
    2e1c:			; <UNDEFINED> instruction: 0xf7ffecbe
    2e20:	blmi	1c2d24 <funcstring@@Base+0x19d4c4>
    2e24:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    2e28:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    2e2c:	andeq	r0, r2, r6, lsr #6
    2e30:	andeq	pc, r1, r8, lsl #30
    2e34:	andeq	r0, r0, r8, ror r1
    2e38:	andeq	r0, r2, sl, ror #3
    2e3c:	andeq	r0, r2, r6, lsl #6
    2e40:	svclt	0x0000e7c4
    2e44:			; <UNDEFINED> instruction: 0x4605b5f8
    2e48:	ldcmi	8, cr7, [r5], {3}
    2e4c:	ldrbtmi	r0, [ip], #-282	; 0xfffffee6
    2e50:	strmi	fp, [r1], -fp, lsr #2
    2e54:			; <UNDEFINED> instruction: 0xf811441a
    2e58:	blcs	12a64 <basesyntax@@Base+0xf48>
    2e5c:	vand	<illegal reg q14.5>, q10, q13
    2e60:	vsubw.s8	<illegal reg q8.5>, q13, d21
    2e64:	eorcs	r4, r7, sl, lsl r3
    2e68:	movwne	pc, #11171	; 0x2ba3	; <UNPREDICTABLE>
    2e6c:	bne	ff5d52a8 <funcstring@@Base+0xff5afa48>
    2e70:	bl	d9010 <funcstring@@Base+0xb37b0>
    2e74:	ldmdbeq	fp, {r0, r1, r2, r4, r6, r8, r9}^
    2e78:	tstcs	r3, #0, 22	; <UNPREDICTABLE>
    2e7c:	eormi	pc, r3, r6, asr r8	; <UNPREDICTABLE>
    2e80:	streq	lr, [r3], r6, lsl #22
    2e84:	and	fp, r8, ip, lsl r9
    2e88:	stmdavs	r4!, {r1, r2, r5, r9, sl, lr}
    2e8c:	stmdavs	r1!, {r2, r3, r5, r8, ip, sp, pc}^
    2e90:			; <UNDEFINED> instruction: 0xf7ff4628
    2e94:	stmdacs	r0, {r2, r3, r4, r5, r6, sl, fp, sp, lr, pc}
    2e98:			; <UNDEFINED> instruction: 0x4630d1f6
    2e9c:	svclt	0x0000bdf8
    2ea0:	andeq	pc, r1, r2, asr #29
    2ea4:	andeq	r0, r0, ip, lsl #4
    2ea8:	mvnsmi	lr, sp, lsr #18
    2eac:			; <UNDEFINED> instruction: 0xffcaf7ff
    2eb0:	ldrbtmi	r4, [lr], #-3608	; 0xfffff1e8
    2eb4:			; <UNDEFINED> instruction: 0xb32b6803
    2eb8:			; <UNDEFINED> instruction: 0x46044b17
    2ebc:	ldmdavs	fp!, {r0, r1, r2, r4, r5, r6, r7, fp, ip, lr}
    2ec0:	eorsvs	r3, fp, r1, lsl #6
    2ec4:	stmiavs	fp!, {r0, r2, fp, sp, lr}^
    2ec8:	svclt	0x004407da
    2ecc:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
    2ed0:	strle	r6, [fp, #-235]	; 0xffffff15
    2ed4:	ldmdavs	ip!, {r0, r2, r5, sp, lr}
    2ed8:	stccc	0, cr2, [r1], {-0}
    2edc:	ldmdblt	ip, {r2, r3, r4, r5, sp, lr}
    2ee0:	ldmpl	r3!, {r1, r2, r3, r8, r9, fp, lr}^
    2ee4:	stmiblt	r0, {r3, r4, fp, sp, lr}
    2ee8:	ldrhhi	lr, [r0, #141]!	; 0x8d
    2eec:	ldrdhi	lr, [r0], -r5
    2ef0:	ldc	7, cr15, [r6], {255}	; 0xff
    2ef4:			; <UNDEFINED> instruction: 0xf7ff68a8
    2ef8:			; <UNDEFINED> instruction: 0x4628ec94
    2efc:	ldc	7, cr15, [r0], {255}	; 0xff
    2f00:	strb	r4, [r7, r5, asr #12]!
    2f04:	pop	{r0, sp}
    2f08:			; <UNDEFINED> instruction: 0xf00181f0
    2f0c:			; <UNDEFINED> instruction: 0x4620f91f
    2f10:	svclt	0x0000e7ea
    2f14:	andeq	pc, r1, lr, asr lr	; <UNPREDICTABLE>
    2f18:	andeq	r0, r0, r4, lsr #4
    2f1c:	andeq	r0, r0, r8, lsl #5
    2f20:	svcmi	0x00f8e92d
    2f24:	ldrdls	pc, [r0], pc	; <UNPREDICTABLE>
    2f28:	ldrbtmi	r4, [r9], #2856	; 0xb28
    2f2c:	andhi	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    2f30:	ldrdcc	pc, [r0], -r8
    2f34:			; <UNDEFINED> instruction: 0xf8c83301
    2f38:	blmi	94ef40 <funcstring@@Base+0x9296e0>
    2f3c:	andvs	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    2f40:	beq	fe73f360 <funcstring@@Base+0xfe719b00>
    2f44:			; <UNDEFINED> instruction: 0xf85646b3
    2f48:			; <UNDEFINED> instruction: 0xb3255b04
    2f4c:	stcmi	8, cr15, [r4], {86}	; 0x56
    2f50:			; <UNDEFINED> instruction: 0xf01368e3
    2f54:			; <UNDEFINED> instruction: 0xf0430f01
    2f58:	andle	r0, fp, r2, lsl #6
    2f5c:	rscvs	r4, r3, r5, lsr #5
    2f60:	andmi	pc, r0, fp, asr #17
    2f64:	stmiavs	r3!, {r1, r2, r5, ip, lr, pc}^
    2f68:			; <UNDEFINED> instruction: 0xf0134625
    2f6c:			; <UNDEFINED> instruction: 0xf0430f01
    2f70:	mvnsle	r0, r2, lsl #6
    2f74:	ldrdvc	lr, [r0], -r4
    2f78:	mrrc	7, 15, pc, r2, cr15	; <UNPREDICTABLE>
    2f7c:			; <UNDEFINED> instruction: 0xf7ff68a0
    2f80:			; <UNDEFINED> instruction: 0x4620ec50
    2f84:	mcrr	7, 15, pc, ip, cr15	; <UNPREDICTABLE>
    2f88:	ldrtmi	r4, [ip], -pc, lsr #5
    2f8c:	andvc	pc, r0, fp, asr #17
    2f90:	stccs	0, cr13, [r0], {16}
    2f94:	ldrbmi	sp, [r6, #-487]	; 0xfffffe19
    2f98:			; <UNDEFINED> instruction: 0xf8d8d1d4
    2f9c:	blcc	4efa4 <funcstring@@Base+0x29744>
    2fa0:	andcc	pc, r0, r8, asr #17
    2fa4:	blmi	2f1438 <funcstring@@Base+0x2cbbd8>
    2fa8:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    2fac:	ldmdblt	r3!, {r0, r1, r3, r4, fp, sp, lr}
    2fb0:	svchi	0x00f8e8bd
    2fb4:	strtmi	r6, [fp], ip, lsr #16
    2fb8:	bicsle	r2, r4, r0, lsl #24
    2fbc:	pop	{r0, r1, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    2fc0:			; <UNDEFINED> instruction: 0xf0014ff8
    2fc4:	svclt	0x0000b8c3
    2fc8:	andeq	pc, r1, r6, ror #27
    2fcc:	andeq	r0, r0, r4, lsr #4
    2fd0:	andeq	r0, r0, ip, lsl #4
    2fd4:	andeq	r0, r0, r8, lsl #5
    2fd8:			; <UNDEFINED> instruction: 0x460cb510
    2fdc:			; <UNDEFINED> instruction: 0xff32f7ff
    2fe0:	stccs	8, cr6, [r0], {-0}
    2fe4:	stmdacs	r0, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    2fe8:	stmiavs	r3, {r2, ip, lr, pc}^
    2fec:	svceq	0x0001f013
    2ff0:	andcs	fp, r0, r8, lsl pc
    2ff4:	svclt	0x0000bd10
    2ff8:	mvnsmi	lr, sp, lsr #18
    2ffc:	ldcmi	14, cr4, [r9, #-96]	; 0xffffffa0
    3000:	ldrbtmi	r4, [sp], #-1150	; 0xfffffb82
    3004:	stclcs	0, cr14, [r1], #-4
    3008:	strtmi	sp, [r8], -r4, lsr #32
    300c:			; <UNDEFINED> instruction: 0xf9e4f008
    3010:	stmdacs	r0, {r2, r9, sl, lr}
    3014:	blmi	5377f8 <funcstring@@Base+0x511f98>
    3018:	stmdavs	fp!, {r0, r2, r4, r5, r6, r7, fp, ip, lr}
    301c:	mvnlt	r6, r8, lsl r8
    3020:	ldrdhi	pc, [r8], #-143	; 0xffffff71
    3024:	ldrbtmi	r4, [r8], #3858	; 0xf12
    3028:	and	r4, r4, pc, ror r4
    302c:	ldcne	8, cr6, [sl, #-172]	; 0xffffff54
    3030:	ldmdavs	r8, {r1, r3, r5, sp, lr}^
    3034:			; <UNDEFINED> instruction: 0xf7ffb188
    3038:	stmdacs	r0, {r0, r1, r2, r4, r5, r8, r9, sl, fp, ip, sp, lr, pc}
    303c:	stmdami	sp, {r1, r2, r4, r5, r6, r7, ip, lr, pc}
    3040:	stmdavs	fp!, {r1, r6, r9, sl, lr}
    3044:	strcs	r4, [r1], #-1593	; 0xfffff9c7
    3048:	ldmdavs	fp, {r4, r5, fp, ip, lr}
    304c:			; <UNDEFINED> instruction: 0xf00a6800
    3050:			; <UNDEFINED> instruction: 0xe7ebffb9
    3054:			; <UNDEFINED> instruction: 0xff64f7ff
    3058:	strtmi	r2, [r0], -r0, lsl #8
    305c:	ldrhhi	lr, [r0, #141]!	; 0x8d
    3060:	andeq	pc, r1, r0, lsl sp	; <UNPREDICTABLE>
    3064:			; <UNDEFINED> instruction: 0x0000d4ba
    3068:	andeq	r0, r0, r4, asr #3
    306c:	muleq	r0, sl, r4
    3070:	andeq	sp, r0, r0, lsr #9
    3074:	andeq	r0, r0, r4, ror #3
    3078:	strlt	r6, [r0, #-2113]	; 0xfffff7bf
    307c:	stmvs	r0, {r0, r1, r7, ip, sp, pc}
    3080:			; <UNDEFINED> instruction: 0xf0079101
    3084:	stmdbls	r1, {r0, r1, r3, r4, r7, sl, fp, ip, sp, lr, pc}
    3088:	stmdami	r3, {r1, r9, sl, lr}
    308c:	andlt	r4, r3, r8, ror r4
    3090:	bl	14120c <funcstring@@Base+0x11b9ac>
    3094:	svclt	0x00bcf00a
    3098:	andeq	sp, r0, r0, asr r4
    309c:	svcmi	0x00f0e92d
    30a0:	cdpmi	8, 4, cr2, cr11, cr1, {0}
    30a4:	ldrbtmi	fp, [lr], #-133	; 0xffffff7b
    30a8:	stmdavs	pc, {r0, r2, r3, r4, r5, r6, ip, lr, pc}^	; <UNPREDICTABLE>
    30ac:	svccs	0x00001d0d
    30b0:	addhi	pc, r8, r0
    30b4:			; <UNDEFINED> instruction: 0xf8df2300
    30b8:	movwls	r9, #4380	; 0x111c
    30bc:	ldrbtmi	r4, [r9], #2886	; 0xb46
    30c0:	movwls	r4, #13435	; 0x347b
    30c4:	strmi	lr, [r4], -pc, lsr #32
    30c8:	ldrtmi	r2, [r8], -r0, lsl #6
    30cc:	blcc	810e4 <funcstring@@Base+0x5b884>
    30d0:	mrc2	7, 5, pc, cr8, cr15, {7}
    30d4:			; <UNDEFINED> instruction: 0xf8564a41
    30d8:			; <UNDEFINED> instruction: 0xf8daa002
    30dc:	mrscc	r1, (UNDEF: 1)
    30e0:	ldrdlt	pc, [r0], -r0
    30e4:	andne	pc, r0, sl, asr #17
    30e8:	svceq	0x0000f1bb
    30ec:			; <UNDEFINED> instruction: 0xf8dbd035
    30f0:	ldrbeq	r3, [fp, ip]
    30f4:	strtmi	sp, [r0], -ip, lsr #10
    30f8:	ldc2l	0, cr15, [r0, #24]!
    30fc:	ldrdcc	pc, [ip], -fp
    3100:	movweq	pc, #8227	; 0x2023	; <UNPREDICTABLE>
    3104:	andcc	pc, ip, fp, asr #17
    3108:	andeq	pc, r8, fp, asr #17
    310c:	ldrdcc	pc, [r0], -sl
    3110:			; <UNDEFINED> instruction: 0xf8ca3b01
    3114:	ldmdblt	fp, {ip, sp}
    3118:	ldmpl	r3!, {r0, r4, r5, r8, r9, fp, lr}^
    311c:	bllt	fe8dd190 <funcstring@@Base+0xfe8b7930>
    3120:	svcvc	0x0004f855
    3124:	ldfnep	f3, [r8], #-540	; 0xfffffde4
    3128:			; <UNDEFINED> instruction: 0xf7ff213d
    312c:	stmdacs	r0, {r1, r2, r4, r5, r6, sl, fp, sp, lr, pc}
    3130:	ldrtmi	sp, [r8], -r9, asr #3
    3134:	mcr2	7, 4, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
    3138:	movtlt	r6, #34816	; 0x8800
    313c:			; <UNDEFINED> instruction: 0xff9cf7ff
    3140:	svcvc	0x0004f855
    3144:	mvnle	r2, r0, lsl #30
    3148:	andlt	r9, r5, r1, lsl #16
    314c:	svchi	0x00f0e8bd
    3150:	ldrdeq	pc, [r8], -fp
    3154:	bl	1941158 <funcstring@@Base+0x191b8f8>
    3158:	andls	lr, r2, sp, asr #15
    315c:			; <UNDEFINED> instruction: 0xf0062010
    3160:	strmi	pc, [r0], r5, lsr #27
    3164:			; <UNDEFINED> instruction: 0xf0064638
    3168:			; <UNDEFINED> instruction: 0x4602fdb9
    316c:			; <UNDEFINED> instruction: 0xf8c84620
    3170:			; <UNDEFINED> instruction: 0xf0062004
    3174:	blls	c2848 <funcstring@@Base+0x9cfe8>
    3178:	andlt	pc, ip, r8, asr #17
    317c:	andlt	pc, r0, r8, asr #17
    3180:	andeq	pc, r8, r8, asr #17
    3184:	andhi	pc, r0, r3, asr #17
    3188:			; <UNDEFINED> instruction: 0xf000e7c0
    318c:			; <UNDEFINED> instruction: 0xe7c7ffdf
    3190:	strcs	r4, [r1], #-2068	; 0xfffff7ec
    3194:	ldrtmi	r9, [fp], -r1, lsl #8
    3198:	strbmi	r9, [sl], -r3, lsl #18
    319c:	stmdavs	r0, {r4, r5, fp, ip, lr}
    31a0:			; <UNDEFINED> instruction: 0xff10f00a
    31a4:	blmi	43d09c <funcstring@@Base+0x41783c>
    31a8:	svcne	0x003558f6
    31ac:			; <UNDEFINED> instruction: 0xf8553698
    31b0:			; <UNDEFINED> instruction: 0xb12c4f04
    31b4:			; <UNDEFINED> instruction: 0xf7ff4620
    31b8:	stmdavs	r4!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    31bc:	mvnsle	r2, r0, lsl #24
    31c0:	mvnsle	r4, lr, lsr #5
    31c4:	movwls	r2, #4864	; 0x1300
    31c8:	andlt	r9, r5, r1, lsl #16
    31cc:	svchi	0x00f0e8bd
    31d0:	andeq	pc, r1, sl, ror #24
    31d4:	andeq	sp, r0, r6, lsr #8
    31d8:	andeq	sp, r0, r8, lsl #8
    31dc:	andeq	r0, r0, r4, lsr #4
    31e0:	andeq	r0, r0, r8, lsl #5
    31e4:	andeq	r0, r0, r4, ror #3
    31e8:	andeq	r0, r0, ip, lsl #4
    31ec:	strmi	fp, [r1], -r8, lsl #10
    31f0:	stmdami	r4, {r0, r1, r8, r9, fp, lr}
    31f4:	ldrbtmi	r4, [r8], #-1147	; 0xfffffb85
    31f8:			; <UNDEFINED> instruction: 0xf000681a
    31fc:	svclt	0x0000ffd1
    3200:	andeq	pc, r1, ip, lsr pc	; <UNPREDICTABLE>
    3204:	strdeq	sp, [r0], -r6
    3208:	ldmmi	r0!, {r0, r2, r3, r5, r8, fp, sp, lr, pc}^
    320c:	smlatbeq	r8, r0, r1, pc	; <UNPREDICTABLE>
    3210:			; <UNDEFINED> instruction: 0xbc06e9dd
    3214:			; <UNDEFINED> instruction: 0x461d4614
    3218:	ldmdale	r5, {r0, r1, r2, r3, r8, fp, sp}
    321c:			; <UNDEFINED> instruction: 0xf001e8df
    3220:	teqmi	r7, r3, lsr #26
    3224:	ldmdbpl	r4, {r0, r1, r3, r6, sl, ip}^
    3228:	strhi	r7, [r1], r8, ror #18
    322c:	ldmdaeq	r4, {r0, r1, r3, r7, ip, pc}
    3230:	svclt	0x000c4565
    3234:			; <UNDEFINED> instruction: 0x2601455c
    3238:	streq	pc, [r0, -pc, asr #32]
    323c:	strcs	fp, [r0], -r8, lsl #30
    3240:			; <UNDEFINED> instruction: 0x46394630
    3244:	ldmhi	r0!, {r0, r2, r3, r4, r5, r7, fp, sp, lr, pc}^
    3248:	movweq	lr, #51803	; 0xca5b
    324c:	addhi	pc, r2, r0
    3250:	ldrbmi	r2, [sl], -sp, lsl #16
    3254:	strtmi	r4, [r0], -r3, ror #12
    3258:	rsbsle	r4, r6, r9, lsr #12
    325c:			; <UNDEFINED> instruction: 0xf80cf00d
    3260:	strmi	r4, [pc], -r6, lsl #12
    3264:	strmi	lr, [r3, #2028]!	; 0x7ec
    3268:	movweq	lr, #23420	; 0x5b7c
    326c:	strcs	fp, [r1], -r8, lsr #31
    3270:	streq	pc, [r0, -pc, asr #32]
    3274:			; <UNDEFINED> instruction: 0x2600bfb8
    3278:	ldrbmi	lr, [ip, #-2018]	; 0xfffff81e
    327c:	movweq	lr, #52085	; 0xcb75
    3280:	strcs	fp, [r1], -r8, lsr #31
    3284:	streq	pc, [r0, -pc, asr #32]
    3288:			; <UNDEFINED> instruction: 0x2600bfb8
    328c:	ldrbmi	lr, [ip, #-2008]	; 0xfffff828
    3290:	movweq	lr, #52085	; 0xcb75
    3294:			; <UNDEFINED> instruction: 0x2601bfb8
    3298:	streq	pc, [r0, -pc, asr #32]
    329c:	strcs	fp, [r0], -r8, lsr #31
    32a0:	strmi	lr, [r3, #1998]!	; 0x7ce
    32a4:	movweq	lr, #23420	; 0x5b7c
    32a8:			; <UNDEFINED> instruction: 0x2601bfb8
    32ac:	streq	pc, [r0, -pc, asr #32]
    32b0:	strcs	fp, [r0], -r8, lsr #31
    32b4:	strbmi	lr, [r5, #-1988]!	; 0xfffff83c
    32b8:	ldrbmi	fp, [ip, #-3844]	; 0xfffff0fc
    32bc:			; <UNDEFINED> instruction: 0xf04f2601
    32c0:	svclt	0x00180700
    32c4:	ldr	r2, [fp, r0, lsl #12]!
    32c8:	streq	lr, [fp], -r4, lsl #20
    32cc:	streq	lr, [ip, -r5, lsl #20]
    32d0:			; <UNDEFINED> instruction: 0xf1abe7b6
    32d4:	blx	14375c <funcstring@@Base+0x11defc>
    32d8:	blx	140f0c <funcstring@@Base+0x11b6ac>
    32dc:			; <UNDEFINED> instruction: 0xf1cbf101
    32e0:	movwmi	r0, #62240	; 0xf320
    32e4:	vpmax.u8	d15, d3, d20
    32e8:	blx	113f6c <funcstring@@Base+0xee70c>
    32ec:	str	pc, [r7, fp, lsl #12]!
    32f0:	smlawteq	r0, fp, r1, pc	; <UNPREDICTABLE>
    32f4:	strhteq	pc, [r0], -fp	; <UNPREDICTABLE>
    32f8:			; <UNDEFINED> instruction: 0xf60bfa24
    32fc:			; <UNDEFINED> instruction: 0xf101fa05
    3300:	streq	lr, [r1], -r6, asr #20
    3304:	blx	117307c <funcstring@@Base+0x114d81c>
    3308:	movwmi	pc, #24576	; 0x6000	; <UNPREDICTABLE>
    330c:			; <UNDEFINED> instruction: 0xf70bfa45
    3310:	blx	13d172 <funcstring@@Base+0x117912>
    3314:	blx	fe93ff4e <funcstring@@Base+0xfe91a6ee>
    3318:	blx	2dcf4e <funcstring@@Base+0x2b76ee>
    331c:	ldrmi	r3, [r7], #-517	; 0xfffffdfb
    3320:	bl	53d160 <funcstring@@Base+0x517900>
    3324:	bl	1144b58 <funcstring@@Base+0x111f2f8>
    3328:	str	r0, [r9, ip, lsl #14]
    332c:	streq	lr, [fp], -r4, asr #20
    3330:	streq	lr, [ip, -r5, asr #20]
    3334:	bl	fed3d14c <funcstring@@Base+0xfed178ec>
    3338:	bl	1944b6c <funcstring@@Base+0x191f30c>
    333c:	ldrb	r0, [pc, -ip, lsl #14]!
    3340:	streq	lr, [fp], -r4, lsl #21
    3344:	streq	lr, [ip, -r5, lsl #21]
    3348:			; <UNDEFINED> instruction: 0xf00ce77a
    334c:	sadd8mi	pc, r6, r5	; <UNPREDICTABLE>
    3350:			; <UNDEFINED> instruction: 0xe775461f
    3354:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    3358:			; <UNDEFINED> instruction: 0xff48f7ff
    335c:			; <UNDEFINED> instruction: 0x0000d1b6
    3360:	svcmi	0x00f0e92d
    3364:	ldrmi	fp, [lr], -r3, lsl #1
    3368:			; <UNDEFINED> instruction: 0xf000460f
    336c:			; <UNDEFINED> instruction: 0xf8dffa37
    3370:			; <UNDEFINED> instruction: 0xf8df8090
    3374:	ldrbtmi	r9, [r8], #144	; 0x90
    3378:			; <UNDEFINED> instruction: 0xf8d844f9
    337c:	blcs	94f394 <funcstring@@Base+0x929b34>
    3380:	strmi	r4, [sp], -r4, lsl #12
    3384:	strtmi	sp, [r0], -r4
    3388:	andlt	r4, r3, r9, lsr #12
    338c:	svchi	0x00f0e8bd
    3390:	blx	fe03f398 <funcstring@@Base+0xfe019b38>
    3394:	beq	17dcec <funcstring@@Base+0x15848c>
    3398:			; <UNDEFINED> instruction: 0xf046bf0c
    339c:	ldrtmi	r0, [r1], -r1, lsl #2
    33a0:			; <UNDEFINED> instruction: 0xf836f000
    33a4:	ldrdcc	pc, [r4], -r8
    33a8:	strmi	r2, [r3], r6, lsr #22
    33ac:			; <UNDEFINED> instruction: 0xd1229101
    33b0:	blx	1c3f3b8 <funcstring@@Base+0x1c19b58>
    33b4:			; <UNDEFINED> instruction: 0xf8594b14
    33b8:	ldmib	r3, {r0, r1, ip, sp}^
    33bc:	stmib	r7, {r8, r9, sp}^
    33c0:	strmi	r2, [r0], r0, lsl #6
    33c4:	blx	19bf3cc <funcstring@@Base+0x1999b6c>
    33c8:	svceq	0x0000f1ba
    33cc:	ldrtmi	fp, [r3], -ip, lsl #30
    33d0:	movweq	pc, #4166	; 0x1046	; <UNPREDICTABLE>
    33d4:			; <UNDEFINED> instruction: 0x46024639
    33d8:			; <UNDEFINED> instruction: 0xf7ff4640
    33dc:	b	15432e8 <funcstring@@Base+0x151da88>
    33e0:	svclt	0x00190305
    33e4:	ldrbmi	r9, [ip], -r1, lsl #26
    33e8:	strmi	r4, [sp], -r4, lsl #12
    33ec:	strtmi	r4, [r9], -r0, lsr #12
    33f0:	pop	{r0, r1, ip, sp, pc}
    33f4:	stmdami	r5, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    33f8:			; <UNDEFINED> instruction: 0xf7ff4478
    33fc:	svclt	0x0000fef7
    3400:			; <UNDEFINED> instruction: 0x0001fdba
    3404:	muleq	r1, r8, r9
    3408:			; <UNDEFINED> instruction: 0x000002b4
    340c:	andeq	sp, r0, r8, lsr #2
    3410:	strdlt	fp, [r7], r0
    3414:	strmi	r4, [pc], -sl, lsr #24
    3418:	ldrbtmi	r4, [ip], #-2602	; 0xfffff5d6
    341c:	stmiapl	r2!, {r1, r3, r5, r8, r9, fp, lr}
    3420:			; <UNDEFINED> instruction: 0x4604447b
    3424:	andls	r6, r5, #1179648	; 0x120000
    3428:	andeq	pc, r0, #79	; 0x4f
    342c:	ldmpl	fp, {r0, r1, r2, r5, r9, fp, lr}
    3430:	movwcs	lr, #2515	; 0x9d3
    3434:	movwcs	lr, #10701	; 0x29cd
    3438:	blx	b3f440 <funcstring@@Base+0xb19be0>
    343c:	strmi	r2, [r6], -r6, lsl #24
    3440:			; <UNDEFINED> instruction: 0xf1a0d11a
    3444:	stmdacs	r1, {r3, r4, r8, r9}
    3448:	blcs	2730b0 <funcstring@@Base+0x24d850>
    344c:			; <UNDEFINED> instruction: 0xf000d814
    3450:	ldrtmi	pc, [r9], -r1, lsr #20	; <UNPREDICTABLE>
    3454:			; <UNDEFINED> instruction: 0xffdcf7ff
    3458:	strmi	r4, [ip], -r5, lsl #12
    345c:	vmlacs.f16	s22, s3, s15	; <UNPREDICTABLE>
    3460:	tstle	sp, r2, lsl #30
    3464:	strtmi	r4, [r3], -sl, lsr #12
    3468:	ldrtmi	r2, [r8], -r0, lsl #2
    346c:			; <UNDEFINED> instruction: 0xf00b9100
    3470:			; <UNDEFINED> instruction: 0x4605ff79
    3474:	and	r4, r7, ip, lsl #12
    3478:	stmdbge	r2, {r5, r9, sl, lr}
    347c:			; <UNDEFINED> instruction: 0x4632463b
    3480:			; <UNDEFINED> instruction: 0xff6ef7ff
    3484:	strmi	r4, [ip], -r5, lsl #12
    3488:	blmi	395cd4 <funcstring@@Base+0x370474>
    348c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3490:	blls	15d500 <funcstring@@Base+0x137ca0>
    3494:	tstle	r1, sl, asr r0
    3498:	strtmi	r4, [r1], -r8, lsr #12
    349c:	ldcllt	0, cr11, [r0, #28]!
    34a0:			; <UNDEFINED> instruction: 0xf00b4638
    34a4:	stmib	sp, {r0, r2, r3, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
    34a8:	strmi	r5, [r2], -r0, lsl #8
    34ac:			; <UNDEFINED> instruction: 0xf1a6460b
    34b0:			; <UNDEFINED> instruction: 0xf7ff000b
    34b4:	strmi	pc, [r5], -r9, lsr #29
    34b8:	ldrb	r4, [r3, ip, lsl #12]
    34bc:	ldmib	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    34c0:	strdeq	pc, [r1], -r6
    34c4:			; <UNDEFINED> instruction: 0x000001b0
    34c8:	strdeq	pc, [r1], -r0
    34cc:			; <UNDEFINED> instruction: 0x000002b4
    34d0:	andeq	pc, r1, r4, lsl #17
    34d4:	ldrbmi	lr, [r0, sp, lsr #18]!
    34d8:			; <UNDEFINED> instruction: 0xf8df4684
    34dc:			; <UNDEFINED> instruction: 0x2601a11c
    34e0:	strmi	r2, [ip], -r0, lsl #14
    34e4:			; <UNDEFINED> instruction: 0x46994615
    34e8:			; <UNDEFINED> instruction: 0xf1ac44fa
    34ec:	ldmdacs	pc, {r0, r2}	; <UNPREDICTABLE>
    34f0:	ldm	pc, {r1, r3, r4, r5, r6, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    34f4:	cdpne	0, 1, cr15, cr0, cr0, {0}
    34f8:	ldmdbvc	r9!, {r0, r1, r2, r5, r8, fp, ip, sp, lr}^
    34fc:	ldmdbvc	r9!, {r0, r3, r4, r5, r6, r8, fp, ip, sp, lr}^
    3500:	svccc	0x00797979
    3504:	ldmdbvc	r9!, {r0, r3, r4, r5, r6, r8, r9, fp, lr}^
    3508:	ldmdbvc	r9!, {r0, r3, r4, r5, r6, r8, fp, ip, sp, lr}^
    350c:	ldmdbvc	r9!, {r0, r3, r4, r5, r6, r8, fp, ip, sp, lr}^
    3510:	rsbspl	r7, r9, r9, ror r9
    3514:	blmi	e5b300 <funcstring@@Base+0xe35aa0>
    3518:	stmdals	r0, {r2, r4, r6, r7, r8, fp, sp, lr, pc}
    351c:	subsvs	r4, sp, fp, ror r4
    3520:			; <UNDEFINED> instruction: 0xf107fb09
    3524:	stmdane	r6, {r3, r8, r9, fp, ip, sp, lr, pc}
    3528:	smlatbeq	r6, r9, fp, pc	; <UNPREDICTABLE>
    352c:	pop	{r0, r6, sl, lr}
    3530:	blmi	ce54f8 <funcstring@@Base+0xcbfc98>
    3534:	subsvs	r4, sp, fp, ror r4
    3538:	svceq	0x0000f1b9
    353c:	ldmib	r4, {r1, r2, r3, r6, ip, lr, pc}^
    3540:	strb	r9, [sp, r0, lsl #16]!
    3544:			; <UNDEFINED> instruction: 0xf04f4b2f
    3548:			; <UNDEFINED> instruction: 0xf85a0800
    354c:	ldmib	r3, {r0, r1, ip, sp}^
    3550:	stmib	r4, {r8, r9, sp}^
    3554:			; <UNDEFINED> instruction: 0xf0002300
    3558:			; <UNDEFINED> instruction: 0x464bf99d
    355c:	strmi	r4, [r2], -r1, lsr #12
    3560:			; <UNDEFINED> instruction: 0xf7ff4628
    3564:	b	1443448 <funcstring@@Base+0x141dbe8>
    3568:	svclt	0x000c0301
    356c:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    3570:	ldrb	r4, [r5, r1, asr #13]
    3574:			; <UNDEFINED> instruction: 0xf85a4b23
    3578:	ldmib	r3, {r0, r1, ip, sp}^
    357c:	stmib	r4, {r8}^
    3580:			; <UNDEFINED> instruction: 0xf0000100
    3584:	strtmi	pc, [ip], r7, lsl #19
    3588:	str	r4, [lr, r5, lsl #12]!
    358c:	blmi	753f6c <funcstring@@Base+0x72e70c>
    3590:	strbeq	lr, [r7, -r7, ror #22]
    3594:	strbmi	lr, [r9], -pc, ror #15
    3598:			; <UNDEFINED> instruction: 0xf7ff4628
    359c:	ldcmi	15, cr15, [sl], {57}	; 0x39
    35a0:	stmdavs	r3!, {r2, r3, r4, r5, r6, sl, lr}^
    35a4:	strmi	r2, [r1], r3, lsr #22
    35a8:	smlawble	r1, r8, r6, r4
    35ac:			; <UNDEFINED> instruction: 0xf972f000
    35b0:	ldr	r6, [r5, r0, rrx]!
    35b4:			; <UNDEFINED> instruction: 0xf85a4b13
    35b8:	ldmib	r3, {r0, r1, ip, sp}^
    35bc:	stmib	r4, {r8, r9, sp}^
    35c0:			; <UNDEFINED> instruction: 0xf0002300
    35c4:	strbmi	pc, [fp], -r7, ror #18	; <UNPREDICTABLE>
    35c8:	strmi	r4, [r2], -r1, lsr #12
    35cc:			; <UNDEFINED> instruction: 0xf7ff4628
    35d0:	b	1c033dc <funcstring@@Base+0x1bddb7c>
    35d4:	b	1bc59dc <funcstring@@Base+0x1ba017c>
    35d8:	str	r0, [r1, r1, lsl #16]!
    35dc:			; <UNDEFINED> instruction: 0xf00b6820
    35e0:	strmi	pc, [r1], pc, asr #30
    35e4:	ldr	r4, [fp, r8, lsl #13]
    35e8:	ldrbtmi	r4, [r8], #-2056	; 0xfffff7f8
    35ec:	ldc2l	7, cr15, [lr, #1020]!	; 0x3fc
    35f0:	ldrbtmi	r4, [r8], #-2055	; 0xfffff7f9
    35f4:	ldc2l	7, cr15, [sl, #1020]!	; 0x3fc
    35f8:	andeq	pc, r1, r8, lsr #16
    35fc:	andeq	pc, r1, r4, lsl ip	; <UNPREDICTABLE>
    3600:	strdeq	pc, [r1], -ip
    3604:			; <UNDEFINED> instruction: 0x000002b4
    3608:	muleq	r1, r0, fp
    360c:	andeq	ip, r0, r6, asr pc
    3610:	andeq	ip, r0, lr, lsr pc
    3614:	svcmi	0x00f0e92d
    3618:	cdpmi	0, 4, cr11, cr0, cr13, {4}
    361c:	beq	83fa58 <funcstring@@Base+0x81a1f8>
    3620:			; <UNDEFINED> instruction: 0x46914d3f
    3624:	cfldrsmi	mvf4, [pc], #-504	; 3434 <strspn@plt+0x8a8>
    3628:	ldrsbhi	pc, [r8], #-141	; 0xffffff73	; <UNPREDICTABLE>
    362c:	ldrbtmi	r5, [ip], #-2421	; 0xfffff68b
    3630:	stmdavs	sp!, {r0, r2, r3, r4, r5, r9, sl, fp, lr}
    3634:			; <UNDEFINED> instruction: 0xf04f950b
    3638:	cfldr32mi	mvfx0, [ip, #-0]
    363c:			; <UNDEFINED> instruction: 0x9604447e
    3640:	strmi	r4, [r8], r6, asr #12
    3644:	andlt	pc, r5, r4, asr r8	; <UNPREDICTABLE>
    3648:	movwls	r4, #27961	; 0x6d39
    364c:	strls	r4, [r7, #-1149]	; 0xfffffb83
    3650:	andls	r4, r3, r8, lsr sp
    3654:	strls	r4, [r5, #-1149]	; 0xfffffb83
    3658:			; <UNDEFINED> instruction: 0xf91cf000
    365c:	movwcs	lr, #2523	; 0x9db
    3660:	movwcs	lr, #35277	; 0x89cd
    3664:			; <UNDEFINED> instruction: 0xf0004604
    3668:			; <UNDEFINED> instruction: 0x4633f915
    366c:			; <UNDEFINED> instruction: 0x46024651
    3670:			; <UNDEFINED> instruction: 0xf7ff4620
    3674:	blls	143338 <funcstring@@Base+0x11dad8>
    3678:			; <UNDEFINED> instruction: 0xf1a4685c
    367c:	cfstr32cs	mvfx0, [pc, #-32]	; 3664 <strspn@plt+0xad8>
    3680:	strmi	r4, [fp], -r2, lsl #12
    3684:	svcls	0x0005d821
    3688:			; <UNDEFINED> instruction: 0x0c04eb07
    368c:	vmlaeq.f64	d14, d9, d7
    3690:	stcgt	8, cr15, [r8], {28}
    3694:	stc	8, cr15, [r8], {30}
    3698:	stmdale	r9!, {r1, r2, r5, r6, r7, r8, sl, lr}
    369c:			; <UNDEFINED> instruction: 0x4688b1be
    36a0:	andls	r4, r3, r1, lsr #13
    36a4:	strbmi	r9, [r3, #-2822]!	; 0xfffff4fa
    36a8:	svcls	0x0003dcd6
    36ac:	ldrtmi	r4, [sl], -r3, asr #12
    36b0:	ldmdbmi	fp, {r0, r5, fp, lr}
    36b4:	stmdapl	r1, {r3, r4, r5, r6, sl, lr}^
    36b8:	stmdbls	fp, {r3, fp, sp, lr}
    36bc:			; <UNDEFINED> instruction: 0xd1274048
    36c0:			; <UNDEFINED> instruction: 0x46194610
    36c4:	pop	{r0, r2, r3, ip, sp, pc}
    36c8:	mcrcs	15, 0, r8, cr0, cr0, {7}
    36cc:			; <UNDEFINED> instruction: 0x4648d1f0
    36d0:	movwls	r9, #4608	; 0x1200
    36d4:	bls	d4fe8 <funcstring@@Base+0xaf788>
    36d8:			; <UNDEFINED> instruction: 0xf7ff46a1
    36dc:	pkhbtmi	pc, r8, r5, lsl #27	; <UNPREDICTABLE>
    36e0:	stccs	0, cr9, [pc, #-12]	; 36dc <strspn@plt+0xb50>
    36e4:	blls	1f9a70 <funcstring@@Base+0x1d4210>
    36e8:			; <UNDEFINED> instruction: 0xf814441c
    36ec:	ldrb	ip, [r9, r8, lsl #24]
    36f0:	ldrbtmi	r4, [r3], -r2, lsr #12
    36f4:			; <UNDEFINED> instruction: 0xf7ff9600
    36f8:	strmi	pc, [fp], -sp, lsl #31
    36fc:	strmi	r9, [r2], -r4, lsl #18
    3700:	teqlt	lr, ip, asr #16
    3704:	streq	pc, [r8, #-420]	; 0xfffffe5c
    3708:	ssatmi	r4, #2, r8, lsl #13
    370c:	strb	r9, [r8, r3, lsl #4]!
    3710:	stmia	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3714:	streq	pc, [r8, #-420]	; 0xfffffe5c
    3718:	svclt	0x0000e7d9
    371c:	andeq	pc, r1, ip, ror #13
    3720:			; <UNDEFINED> instruction: 0x000001b0
    3724:	andeq	pc, r1, r2, ror #13
    3728:	strdeq	pc, [r1], -r4
    372c:			; <UNDEFINED> instruction: 0x000002b4
    3730:	andeq	ip, r0, r8, lsl pc
    3734:	andeq	ip, r0, r0, lsl pc
    3738:	andeq	pc, r1, ip, asr r6	; <UNPREDICTABLE>
    373c:	mvnsmi	lr, #737280	; 0xb4000
    3740:	ldrmi	fp, [lr], -r3, lsl #1
    3744:			; <UNDEFINED> instruction: 0xf7ff460f
    3748:			; <UNDEFINED> instruction: 0xf8dffec5
    374c:			; <UNDEFINED> instruction: 0xf8df8084
    3750:	ldrbtmi	r9, [r8], #132	; 0x84
    3754:			; <UNDEFINED> instruction: 0xf8d844f9
    3758:			; <UNDEFINED> instruction: 0xf1a22004
    375c:	blcs	3c4384 <funcstring@@Base+0x39eb24>
    3760:	strmi	fp, [r4], -r4, lsl #31
    3764:	stmdale	r7, {r0, r2, r3, r9, sl, lr}
    3768:	strls	r2, [r0], -r8, lsl #6
    376c:			; <UNDEFINED> instruction: 0xff52f7ff
    3770:	ldrdcs	pc, [r4], -r8
    3774:	strmi	r4, [sp], -r4, lsl #12
    3778:	andle	r2, r4, r3, lsl #20
    377c:	strtmi	r4, [r9], -r0, lsr #12
    3780:	pop	{r0, r1, ip, sp, pc}
    3784:			; <UNDEFINED> instruction: 0xf00083f0
    3788:	blmi	5019a4 <funcstring@@Base+0x4dc144>
    378c:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    3790:	movwcs	lr, #2515	; 0x9d3
    3794:	movwcs	lr, #2503	; 0x9c7
    3798:			; <UNDEFINED> instruction: 0xf0004680
    379c:	msrmi	CPSR_sc, #8060928	; 0x7b0000
    37a0:	svclt	0x000c4639
    37a4:	movweq	pc, #4166	; 0x1046	; <UNPREDICTABLE>
    37a8:			; <UNDEFINED> instruction: 0x46024633
    37ac:			; <UNDEFINED> instruction: 0xf7ff4640
    37b0:	b	14436cc <funcstring@@Base+0x141de6c>
    37b4:	svclt	0x00140301
    37b8:	strcs	r2, [r0], #-1025	; 0xfffffbff
    37bc:	svclt	0x00082d00
    37c0:	strcs	r2, [r0, #-1024]	; 0xfffffc00
    37c4:	rsclt	r4, r4, #42991616	; 0x2900000
    37c8:	andlt	r4, r3, r0, lsr #12
    37cc:	mvnshi	lr, #12386304	; 0xbd0000
    37d0:	ldrdeq	pc, [r1], -lr
    37d4:			; <UNDEFINED> instruction: 0x0001f5bc
    37d8:			; <UNDEFINED> instruction: 0x000002b4
    37dc:	mvnsmi	lr, #737280	; 0xb4000
    37e0:			; <UNDEFINED> instruction: 0x460e461f
    37e4:			; <UNDEFINED> instruction: 0xffaaf7ff
    37e8:			; <UNDEFINED> instruction: 0xf8df4a18
    37ec:	ldrbtmi	r8, [sl], #-100	; 0xffffff9c
    37f0:	ldmdavs	r3, {r3, r4, r5, r6, r7, sl, lr}^
    37f4:	strmi	r2, [r5], -r2, lsl #22
    37f8:	andle	r4, r3, ip, lsl #12
    37fc:	strtmi	r4, [r1], -r8, lsr #12
    3800:	mvnshi	lr, #12386304	; 0xbd0000
    3804:			; <UNDEFINED> instruction: 0xf846f000
    3808:			; <UNDEFINED> instruction: 0xf8584b12
    380c:	ldmib	r3, {r0, r1, ip, sp}^
    3810:	stmib	r6, {r8, r9, sp}^
    3814:	strmi	r2, [r1], r0, lsl #6
    3818:			; <UNDEFINED> instruction: 0xf83cf000
    381c:	movweq	lr, #19029	; 0x4a55
    3820:	svclt	0x00144631
    3824:	movweq	pc, #4167	; 0x1047	; <UNPREDICTABLE>
    3828:			; <UNDEFINED> instruction: 0x4602463b
    382c:			; <UNDEFINED> instruction: 0xf7ff4648
    3830:	msrmi	CPSR_f, #852	; 0x354
    3834:	b	14144c0 <funcstring@@Base+0x13eec60>
    3838:			; <UNDEFINED> instruction: 0xf04f0301
    383c:	strtmi	r0, [r1], -r0, lsl #8
    3840:	strcs	fp, [r1, #-3860]	; 0xfffff0ec
    3844:	strtmi	r4, [r8], -r5, lsr #12
    3848:	mvnshi	lr, #12386304	; 0xbd0000
    384c:	andeq	pc, r1, r2, asr #18
    3850:	andeq	pc, r1, r0, lsr #10
    3854:			; <UNDEFINED> instruction: 0x000002b4
    3858:	blmi	2b0ca0 <funcstring@@Base+0x28b440>
    385c:	bmi	2d688c <funcstring@@Base+0x2b102c>
    3860:	ldrbtmi	r4, [ip], #-1147	; 0xfffffb85
    3864:	ldmpl	fp, {r5, sp, lr}
    3868:			; <UNDEFINED> instruction: 0xf0006018
    386c:	tstcs	r0, r3, lsl r8	; <UNPREDICTABLE>
    3870:	stc2l	7, cr15, [lr, #1020]	; 0x3fc
    3874:	stmdblt	r3, {r0, r1, r5, r6, fp, sp, lr}
    3878:	stmdami	r5, {r4, r8, sl, fp, ip, sp, pc}
    387c:			; <UNDEFINED> instruction: 0xf7ff4478
    3880:	svclt	0x0000fcb5
    3884:			; <UNDEFINED> instruction: 0x0001f4b0
    3888:	andeq	pc, r1, lr, asr #17
    388c:			; <UNDEFINED> instruction: 0x000002b0
    3890:	ldrdeq	ip, [r0], -r8
    3894:	mvnsmi	lr, #737280	; 0xb4000
    3898:	blmi	ff3573d0 <funcstring@@Base+0xff331b70>
    389c:	ldmpl	r7!, {r1, r2, r3, r4, r5, r6, sl, lr}^
    38a0:			; <UNDEFINED> instruction: 0x461d683b
    38a4:	stmdavc	sl!, {r0, r8, r9, ip, sp}
    38a8:	vpmin.s8	q1, q0, q15
    38ac:	tstge	r2, r3, lsl #2
    38b0:	eorcs	pc, r2, r1, asr r8	; <UNPREDICTABLE>
    38b4:	smladmi	r8, r1, r4, r4
    38b8:	andeq	r0, r0, pc, ror #5
    38bc:	strdeq	r0, [r0], -sp
    38c0:	strdeq	r0, [r0], -sp
    38c4:	strdeq	r0, [r0], -sp
    38c8:	strdeq	r0, [r0], -sp
    38cc:	strdeq	r0, [r0], -sp
    38d0:	strdeq	r0, [r0], -sp
    38d4:	strdeq	r0, [r0], -sp
    38d8:	strdeq	r0, [r0], -sp
    38dc:			; <UNDEFINED> instruction: 0xffffffeb
    38e0:			; <UNDEFINED> instruction: 0xffffffeb
    38e4:	strdeq	r0, [r0], -sp
    38e8:	strdeq	r0, [r0], -sp
    38ec:	strdeq	r0, [r0], -sp
    38f0:	strdeq	r0, [r0], -sp
    38f4:	strdeq	r0, [r0], -sp
    38f8:	strdeq	r0, [r0], -sp
    38fc:	strdeq	r0, [r0], -sp
    3900:	strdeq	r0, [r0], -sp
    3904:	strdeq	r0, [r0], -sp
    3908:	strdeq	r0, [r0], -sp
    390c:	strdeq	r0, [r0], -sp
    3910:	strdeq	r0, [r0], -sp
    3914:	strdeq	r0, [r0], -sp
    3918:	strdeq	r0, [r0], -sp
    391c:	strdeq	r0, [r0], -sp
    3920:	strdeq	r0, [r0], -sp
    3924:	strdeq	r0, [r0], -sp
    3928:	strdeq	r0, [r0], -sp
    392c:	strdeq	r0, [r0], -sp
    3930:	strdeq	r0, [r0], -sp
    3934:	strdeq	r0, [r0], -sp
    3938:			; <UNDEFINED> instruction: 0xffffffeb
    393c:	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    3940:	strdeq	r0, [r0], -sp
    3944:	strdeq	r0, [r0], -sp
    3948:	strdeq	r0, [r0], -sp
    394c:	andeq	r0, r0, fp, asr #5
    3950:	andeq	r0, r0, pc, asr #5
    3954:	strdeq	r0, [r0], -sp
    3958:	andeq	r0, r0, r3, lsl #6
    395c:	strdeq	r0, [r0], -r9
    3960:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    3964:	muleq	r0, r7, r2
    3968:	strdeq	r0, [r0], -sp
    396c:	muleq	r0, r3, r2
    3970:	strdeq	r0, [r0], -sp
    3974:	andeq	r0, r0, pc, lsl #5
    3978:	andeq	r0, r0, r5, asr #4
    397c:	andeq	r0, r0, r5, asr #4
    3980:	andeq	r0, r0, r5, asr #4
    3984:	andeq	r0, r0, r5, asr #4
    3988:	andeq	r0, r0, r5, asr #4
    398c:	andeq	r0, r0, r5, asr #4
    3990:	andeq	r0, r0, r5, asr #4
    3994:	andeq	r0, r0, r5, asr #4
    3998:	andeq	r0, r0, r5, asr #4
    399c:	andeq	r0, r0, r5, asr #4
    39a0:	andeq	r0, r0, r9, lsl #5
    39a4:	strdeq	r0, [r0], -sp
    39a8:			; <UNDEFINED> instruction: 0x000002b7
    39ac:	strdeq	r0, [r0], -r5
    39b0:	andeq	r0, r0, r1, lsr #5
    39b4:	muleq	r0, fp, r2
    39b8:	strdeq	r0, [r0], -sp
    39bc:	andeq	r0, r0, r3, lsl #4
    39c0:	andeq	r0, r0, r3, lsl #4
    39c4:	andeq	r0, r0, r3, lsl #4
    39c8:	andeq	r0, r0, r3, lsl #4
    39cc:	andeq	r0, r0, r3, lsl #4
    39d0:	andeq	r0, r0, r3, lsl #4
    39d4:	andeq	r0, r0, r3, lsl #4
    39d8:	andeq	r0, r0, r3, lsl #4
    39dc:	andeq	r0, r0, r3, lsl #4
    39e0:	andeq	r0, r0, r3, lsl #4
    39e4:	andeq	r0, r0, r3, lsl #4
    39e8:	andeq	r0, r0, r3, lsl #4
    39ec:	andeq	r0, r0, r3, lsl #4
    39f0:	andeq	r0, r0, r3, lsl #4
    39f4:	andeq	r0, r0, r3, lsl #4
    39f8:	andeq	r0, r0, r3, lsl #4
    39fc:	andeq	r0, r0, r3, lsl #4
    3a00:	andeq	r0, r0, r3, lsl #4
    3a04:	andeq	r0, r0, r3, lsl #4
    3a08:	andeq	r0, r0, r3, lsl #4
    3a0c:	andeq	r0, r0, r3, lsl #4
    3a10:	andeq	r0, r0, r3, lsl #4
    3a14:	andeq	r0, r0, r3, lsl #4
    3a18:	andeq	r0, r0, r3, lsl #4
    3a1c:	andeq	r0, r0, r3, lsl #4
    3a20:	andeq	r0, r0, r3, lsl #4
    3a24:	strdeq	r0, [r0], -sp
    3a28:	strdeq	r0, [r0], -sp
    3a2c:	strdeq	r0, [r0], -sp
    3a30:	andeq	r0, r0, fp, ror r2
    3a34:	andeq	r0, r0, r3, lsl #4
    3a38:	strdeq	r0, [r0], -sp
    3a3c:	andeq	r0, r0, r3, lsl #4
    3a40:	andeq	r0, r0, r3, lsl #4
    3a44:	andeq	r0, r0, r3, lsl #4
    3a48:	andeq	r0, r0, r3, lsl #4
    3a4c:	andeq	r0, r0, r3, lsl #4
    3a50:	andeq	r0, r0, r3, lsl #4
    3a54:	andeq	r0, r0, r3, lsl #4
    3a58:	andeq	r0, r0, r3, lsl #4
    3a5c:	andeq	r0, r0, r3, lsl #4
    3a60:	andeq	r0, r0, r3, lsl #4
    3a64:	andeq	r0, r0, r3, lsl #4
    3a68:	andeq	r0, r0, r3, lsl #4
    3a6c:	andeq	r0, r0, r3, lsl #4
    3a70:	andeq	r0, r0, r3, lsl #4
    3a74:	andeq	r0, r0, r3, lsl #4
    3a78:	andeq	r0, r0, r3, lsl #4
    3a7c:	andeq	r0, r0, r3, lsl #4
    3a80:	andeq	r0, r0, r3, lsl #4
    3a84:	andeq	r0, r0, r3, lsl #4
    3a88:	andeq	r0, r0, r3, lsl #4
    3a8c:	andeq	r0, r0, r3, lsl #4
    3a90:	andeq	r0, r0, r3, lsl #4
    3a94:	andeq	r0, r0, r3, lsl #4
    3a98:	andeq	r0, r0, r3, lsl #4
    3a9c:	andeq	r0, r0, r3, lsl #4
    3aa0:	andeq	r0, r0, r3, lsl #4
    3aa4:	strdeq	r0, [r0], -sp
    3aa8:	andeq	r0, r0, r1, ror #4
    3aac:	strdeq	r0, [r0], -sp
    3ab0:	andeq	r0, r0, r3, lsl #5
    3ab4:	pop	{r2, sp}
    3ab8:			; <UNDEFINED> instruction: 0xf7fe83f8
    3abc:	qadd8mi	lr, ip, r0
    3ac0:			; <UNDEFINED> instruction: 0xf8146802
    3ac4:	blcs	17d36d0 <funcstring@@Base+0x17ade70>
    3ac8:			; <UNDEFINED> instruction: 0xf832d0fb
    3acc:			; <UNDEFINED> instruction: 0xf0133013
    3ad0:	mvnsle	r0, r8, lsl #16
    3ad4:	stmdbeq	r5, {r2, r5, r7, r8, r9, fp, sp, lr, pc}
    3ad8:	andeq	pc, r1, r9, lsl #2
    3adc:			; <UNDEFINED> instruction: 0xf90af006
    3ae0:			; <UNDEFINED> instruction: 0x464a4b3c
    3ae4:	ldmpl	r3!, {r0, r3, r5, r9, sl, lr}^
    3ae8:			; <UNDEFINED> instruction: 0xf7fe6018
    3aec:	strmi	lr, [r3], -ip, ror #30
    3af0:			; <UNDEFINED> instruction: 0xf8832006
    3af4:	eorsvs	r8, ip, r0
    3af8:	mvnshi	lr, #12386304	; 0xbd0000
    3afc:	strtmi	r2, [r8], -r0, lsl #6
    3b00:			; <UNDEFINED> instruction: 0x4639461a
    3b04:	stmda	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3b08:	ldmpl	r3!, {r1, r4, r5, r8, r9, fp, lr}^
    3b0c:	strmi	r4, [sp], -r4, lsl #12
    3b10:	stmib	r3, {r0, r2, sp}^
    3b14:	strb	r4, [lr, r0, lsl #10]
    3b18:	stclne	8, cr7, [ip], #-428	; 0xfffffe54
    3b1c:	svclt	0x00082b7c
    3b20:	andle	r2, r4, r2
    3b24:	blcs	f4bb78 <funcstring@@Base+0xf26318>
    3b28:	andcc	fp, fp, r8, lsl #30
    3b2c:	strcc	sp, [r1], #-483	; 0xfffffe1d
    3b30:	andscs	lr, r5, r1, ror #15
    3b34:	stclne	8, cr7, [ip], #-428	; 0xfffffe54
    3b38:			; <UNDEFINED> instruction: 0x462ce7f5
    3b3c:	ldrb	r2, [r6, r4, lsr #32]!
    3b40:	eorcs	r4, r6, ip, lsr #12
    3b44:			; <UNDEFINED> instruction: 0x2016e7f3
    3b48:			; <UNDEFINED> instruction: 0x2014e7f4
    3b4c:			; <UNDEFINED> instruction: 0x2012e7f2
    3b50:			; <UNDEFINED> instruction: 0x462ce7f0
    3b54:	strb	r2, [sl, r5, lsr #32]!
    3b58:	stclne	8, cr7, [ip], #-428	; 0xfffffe54
    3b5c:	eorle	r2, pc, sp, lsr fp	; <UNPREDICTABLE>
    3b60:	svclt	0x00182b3e
    3b64:	bicle	r2, r6, fp
    3b68:	andscs	r4, r0, r5, lsr #12
    3b6c:	stmdavc	fp!, {r1, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    3b70:	blcs	f0ad28 <funcstring@@Base+0xee54c8>
    3b74:	blcs	f77c14 <funcstring@@Base+0xf523b4>
    3b78:	andcs	fp, sl, r8, lsl pc
    3b7c:			; <UNDEFINED> instruction: 0x2008d1bb
    3b80:	ldrdcs	lr, [sp], -r5
    3b84:	stmdavc	fp!, {r1, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
    3b88:	blcs	98ad40 <funcstring@@Base+0x9654e0>
    3b8c:	andcs	fp, r3, r8, lsl #30
    3b90:	andcs	sp, lr, sp, asr #1
    3b94:	stmdavc	fp!, {r0, r1, r2, r6, r7, r8, r9, sl, sp, lr, pc}^
    3b98:	blcs	f4ad50 <funcstring@@Base+0xf254f0>
    3b9c:	andscs	fp, r7, r8, lsl #30
    3ba0:	andcs	sp, r7, r5, asr #1
    3ba4:	strtmi	lr, [ip], -r7, lsr #15
    3ba8:	str	r2, [r4, r0]!
    3bac:	strb	r2, [r1, r1]
    3bb0:	eorcs	r4, r3, ip, lsr #12
    3bb4:			; <UNDEFINED> instruction: 0x2011e7bb
    3bb8:			; <UNDEFINED> instruction: 0x462ce7bc
    3bbc:	ldr	r2, [r6, r2, lsr #32]!
    3bc0:	ldr	r2, [r4, r9]!
    3bc4:	andcs	r4, pc, r5, lsr #12
    3bc8:	svclt	0x0000e7b4
    3bcc:	andeq	pc, r1, r4, ror r4	; <UNPREDICTABLE>
    3bd0:			; <UNDEFINED> instruction: 0x000002b0
    3bd4:			; <UNDEFINED> instruction: 0x000002b4
    3bd8:	mvnsmi	lr, #737280	; 0xb4000
    3bdc:	blmi	c953f8 <funcstring@@Base+0xc6fb98>
    3be0:	ldrdhi	pc, [r8], #143	; 0x8f
    3be4:	ldrbtmi	r4, [r8], #1147	; 0x47b
    3be8:	stmdbcs	r0, {r1, r2, r3, r4, fp, sp, lr}
    3bec:	blmi	c38104 <funcstring@@Base+0xc128a4>
    3bf0:	andvc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    3bf4:	movwcc	r6, #6203	; 0x183b
    3bf8:	blmi	b9bcec <funcstring@@Base+0xb7648c>
    3bfc:	ldrbtmi	r4, [fp], #-2606	; 0xfffff5d2
    3c00:	andls	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    3c04:	strbmi	r6, [r8, #-2136]	; 0xfffff7a8
    3c08:	adcsmi	sp, r0, #7
    3c0c:			; <UNDEFINED> instruction: 0xf7fed001
    3c10:	blmi	abf438 <funcstring@@Base+0xa99bd8>
    3c14:			; <UNDEFINED> instruction: 0xf8c3447b
    3c18:	stccs	0, cr9, [r0, #-16]
    3c1c:	adcmi	fp, lr, #24, 30	; 0x60
    3c20:	tstcs	r0, lr, lsl r1
    3c24:			; <UNDEFINED> instruction: 0xf7fe4608
    3c28:	strmi	lr, [r4], -r0, ror #29
    3c2c:	blmi	930994 <funcstring@@Base+0x90b134>
    3c30:	subsvs	r4, ip, fp, ror r4
    3c34:	ldrtmi	fp, [r4], -r5, asr #3
    3c38:	ldrbtmi	r4, [fp], #-2850	; 0xfffff4de
    3c3c:	ldmdavs	fp!, {r2, r3, r4, sp, lr}
    3c40:	eorsvs	r3, fp, r1, lsl #22
    3c44:	blmi	8320d8 <funcstring@@Base+0x80c878>
    3c48:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    3c4c:	bllt	10ddcc0 <funcstring@@Base+0x10b8460>
    3c50:			; <UNDEFINED> instruction: 0x4621481e
    3c54:	pop	{r0, r9, sp}
    3c58:	ldrbtmi	r4, [r8], #-1016	; 0xfffffc08
    3c5c:	bllt	6bfc90 <funcstring@@Base+0x69a430>
    3c60:			; <UNDEFINED> instruction: 0xf0064628
    3c64:			; <UNDEFINED> instruction: 0x4604f83b
    3c68:	strhtle	r4, [r5], #36	; 0x24
    3c6c:	rscle	r4, r3, lr, asr #10
    3c70:			; <UNDEFINED> instruction: 0xf7fe4630
    3c74:			; <UNDEFINED> instruction: 0xe7dfedd6
    3c78:	andcs	r4, r1, #1376256	; 0x150000
    3c7c:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
    3c80:	blx	23fcb6 <funcstring@@Base+0x21a456>
    3c84:	blmi	4fdb58 <funcstring@@Base+0x4d82f8>
    3c88:			; <UNDEFINED> instruction: 0xf858464c
    3c8c:	ldmdavs	fp, {r0, r1, ip, sp}
    3c90:			; <UNDEFINED> instruction: 0xf7fe6818
    3c94:	strmi	lr, [r1], -sl, lsl #29
    3c98:	ldrbtmi	r4, [r8], #-2063	; 0xfffff7f1
    3c9c:	blx	ff03fca4 <funcstring@@Base+0xff01a444>
    3ca0:			; <UNDEFINED> instruction: 0xf000e7c5
    3ca4:			; <UNDEFINED> instruction: 0xe7d3fa53
    3ca8:	andeq	pc, r1, r0, lsr #8
    3cac:	andeq	pc, r1, sl, lsr #2
    3cb0:	andeq	r0, r0, r4, lsr #4
    3cb4:	andeq	pc, r1, r6, lsl #8
    3cb8:	andeq	r0, r0, r8, ror #5
    3cbc:	strdeq	pc, [r1], -r0
    3cc0:	ldrdeq	pc, [r1], -r4
    3cc4:	andeq	pc, r1, sl, asr #7
    3cc8:	andeq	r0, r0, r8, lsl #5
    3ccc:	andeq	ip, r0, r6, lsr r9
    3cd0:	strdeq	ip, [r0], -r6
    3cd4:	muleq	r0, r0, r1
    3cd8:	andeq	ip, r0, r2, ror #17
    3cdc:	blmi	fee167c0 <funcstring@@Base+0xfedf0f60>
    3ce0:	push	{r1, r3, r4, r5, r6, sl, lr}
    3ce4:	strdlt	r4, [r1], r0	; <UNPREDICTABLE>
    3ce8:	strbcs	r5, [ip, #-2259]	; 0xfffff72d
    3cec:	strcs	r4, [r0], #-3765	; 0xfffff14b
    3cf0:	ldmdavs	fp, {r0, r2, r4, r5, r7, r8, r9, sl, fp, lr}
    3cf4:			; <UNDEFINED> instruction: 0xf04f931f
    3cf8:	ldrbtmi	r0, [lr], #-768	; 0xfffffd00
    3cfc:	and	r4, r4, pc, ror r4
    3d00:	strmi	r4, [r5], -r5, lsl #5
    3d04:			; <UNDEFINED> instruction: 0xf084bf18
    3d08:	ldrtmi	r0, [r8], -r1, lsl #8
    3d0c:	blx	193fd32 <funcstring@@Base+0x191a4d2>
    3d10:	mvnsle	r2, r0, lsl #16
    3d14:	ldmpl	r3!, {r0, r2, r3, r5, r7, r8, r9, fp, lr}^
    3d18:			; <UNDEFINED> instruction: 0xf8d3681b
    3d1c:			; <UNDEFINED> instruction: 0xf1bbb000
    3d20:			; <UNDEFINED> instruction: 0xf0000f00
    3d24:			; <UNDEFINED> instruction: 0xf89b8126
    3d28:	bcs	b4bd30 <funcstring@@Base+0xb264d0>
    3d2c:	rschi	pc, r3, r0
    3d30:	rsble	r2, r8, pc, lsr #20
    3d34:	subsle	r2, r9, lr, lsr #20
    3d38:	cmnle	r2, r0, lsl #20
    3d3c:	ldrbtmi	r4, [sp], #-3492	; 0xfffff25c
    3d40:	ldrbtmi	r4, [r8], #-2212	; 0xfffff75c
    3d44:	blx	1a3fd7a <funcstring@@Base+0x1a1a51a>
    3d48:	andls	r4, r3, r3, lsl #12
    3d4c:			; <UNDEFINED> instruction: 0xf10db1d0
    3d50:	svcge	0x0004080c
    3d54:	strbmi	r4, [r0], -r9, lsr #12
    3d58:	mulls	r0, r3, r8
    3d5c:	stc2	0, cr15, [r8, #-4]
    3d60:			; <UNDEFINED> instruction: 0x4683463a
    3d64:	ldrbmi	r2, [r9], -r3
    3d68:	mcr	7, 7, pc, cr12, cr14, {7}	; <UNPREDICTABLE>
    3d6c:	blle	18dd74 <funcstring@@Base+0x168514>
    3d70:	vst1.8	{d9-d10}, [r2], r8
    3d74:			; <UNDEFINED> instruction: 0xf5b24270
    3d78:			; <UNDEFINED> instruction: 0xf0004f80
    3d7c:	blls	e40c0 <funcstring@@Base+0xbe860>
    3d80:	mvnle	r2, r0, lsl #22
    3d84:	bmi	fe515838 <funcstring@@Base+0xfe4effd8>
    3d88:	ldmdavs	sl!, {r0, r1, r2, r4, r5, r7, fp, ip, lr}
    3d8c:	eorsvs	r3, sl, r1, lsl #4
    3d90:	stmdbeq	r1, {r2, r4, ip, sp, lr, pc}
    3d94:			; <UNDEFINED> instruction: 0xf04fbf18
    3d98:	eorsle	r0, lr, r0, lsl #18
    3d9c:			; <UNDEFINED> instruction: 0xf7fe4658
    3da0:	strmi	lr, [r0], r8, lsr #27
    3da4:	strbmi	fp, [r8], -r8, lsr #18
    3da8:			; <UNDEFINED> instruction: 0xf7ff2101
    3dac:			; <UNDEFINED> instruction: 0xf002ff15
    3db0:	ldmdavs	fp!, {r0, r3, r4, r6, r8, fp, ip, sp, lr, pc}
    3db4:	eorsvs	r3, fp, r1, lsl #22
    3db8:	blmi	fe23226c <funcstring@@Base+0xfe20ca0c>
    3dbc:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    3dc0:			; <UNDEFINED> instruction: 0xf0402b00
    3dc4:			; <UNDEFINED> instruction: 0xf1b880b4
    3dc8:			; <UNDEFINED> instruction: 0xf0400f00
    3dcc:	streq	r8, [r3, sp, ror #1]!
    3dd0:	bmi	fe0f8e44 <funcstring@@Base+0xfe0d35e4>
    3dd4:	ldrbtmi	r4, [sl], #-2938	; 0xfffff486
    3dd8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3ddc:	subsmi	r9, sl, pc, lsl fp
    3de0:	rschi	pc, r7, r0, asr #32
    3de4:	eorlt	r2, r1, r0
    3de8:	svchi	0x00f0e8bd
    3dec:	mulcs	r1, fp, r8
    3df0:	tstle	r3, lr, lsr #20
    3df4:	mulcs	r2, fp, r8
    3df8:	andle	r2, r2, lr, lsr #20
    3dfc:	andle	r2, r2, pc, lsr #20
    3e00:	ldrbmi	fp, [sp], -sl, lsl #2
    3e04:			; <UNDEFINED> instruction: 0x465de79c
    3e08:	blmi	1dbdd04 <funcstring@@Base+0x1d984a4>
    3e0c:	ldrbtmi	r4, [fp], #-2678	; 0xfffff58a
    3e10:	ldmdavs	r9, {r4, r5, r7, fp, ip, lr}
    3e14:			; <UNDEFINED> instruction: 0xf8fcf00a
    3e18:			; <UNDEFINED> instruction: 0x4658e7db
    3e1c:	cdp2	0, 1, cr15, cr6, cr6, {0}
    3e20:			; <UNDEFINED> instruction: 0xf89b4a72
    3e24:	ldmpl	r3!, {ip}
    3e28:			; <UNDEFINED> instruction: 0xf8d3292f
    3e2c:	movwls	sl, #4096	; 0x1000
    3e30:	andle	r4, sl, r0, lsl #13
    3e34:	bmi	1bd63f4 <funcstring@@Base+0x1bb0b94>
    3e38:	ldmpl	r2!, {r0, r3, r4, r5, r6, sl, lr}
    3e3c:	addsmi	r6, r0, #8, 16	; 0x80000
    3e40:	ldrbmi	sp, [r1], -ip, lsr #1
    3e44:			; <UNDEFINED> instruction: 0xf8f4f006
    3e48:	ldrbmi	r4, [r8], -r2, lsl #13
    3e4c:	ldcl	7, cr15, [lr, #1016]	; 0x3f8
    3e50:	andcc	r4, r2, r1, asr r6
    3e54:			; <UNDEFINED> instruction: 0xf8a4f006
    3e58:			; <UNDEFINED> instruction: 0xf89b9b01
    3e5c:	ldmdavs	fp, {ip}
    3e60:			; <UNDEFINED> instruction: 0xf103292f
    3e64:	andls	r0, r0, #268435456	; 0x10000000
    3e68:			; <UNDEFINED> instruction: 0xf810d064
    3e6c:	strmi	r2, [r2], r1, lsl #24
    3e70:			; <UNDEFINED> instruction: 0xf1032a2f
    3e74:	svclt	0x001c0201
    3e78:			; <UNDEFINED> instruction: 0xf80a212f
    3e7c:	ldrbmi	r1, [r2, #-2817]	; 0xfffff4ff
    3e80:	ldmdavc	r9, {r0, r2, r3, r4, r5, r6, r9, ip, lr, pc}^
    3e84:	svclt	0x0002292f
    3e88:	movwls	r3, #770	; 0x302
    3e8c:	subsle	r4, sl, r6, asr #13
    3e90:			; <UNDEFINED> instruction: 0x46404959
    3e94:			; <UNDEFINED> instruction: 0xf7fe4479
    3e98:	movwlt	lr, #3604	; 0xe14
    3e9c:	ldrsbhi	pc, [ip, #-143]	; 0xffffff71	; <UNPREDICTABLE>
    3ea0:	stmdbeq	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}	; <UNPREDICTABLE>
    3ea4:	strd	r4, [r8], -r8
    3ea8:	stmdbcs	lr!, {r0, r6, fp, ip, sp, lr}
    3eac:	ldmdblt	r9!, {r0, r1, r4, r6, ip, lr, pc}
    3eb0:	andcs	r4, r0, r1, asr #12
    3eb4:	mcr	7, 0, pc, cr4, cr14, {7}	; <UNPREDICTABLE>
    3eb8:	stmdavc	r1, {r4, r5, r6, r8, ip, sp, pc}
    3ebc:	rscsle	r2, r3, lr, lsr #18
    3ec0:			; <UNDEFINED> instruction: 0xf0064651
    3ec4:			; <UNDEFINED> instruction: 0x4641f8b5
    3ec8:	andcs	r4, r0, r2, lsl #13
    3ecc:	blls	81efc <funcstring@@Base+0x5c69c>
    3ed0:	ldcl	7, cr15, [r6, #1016]!	; 0x3f8
    3ed4:	mvnsle	r2, r0, lsl #16
    3ed8:	ldrmi	r9, [sl, #2816]	; 0xb00
    3edc:			; <UNDEFINED> instruction: 0xf10ad901
    3ee0:	blls	52ae4 <funcstring@@Base+0x2d284>
    3ee4:			; <UNDEFINED> instruction: 0xf88a2100
    3ee8:			; <UNDEFINED> instruction: 0xf8d31000
    3eec:	strmi	r9, [r9]
    3ef0:			; <UNDEFINED> instruction: 0x46cbbf18
    3ef4:			; <UNDEFINED> instruction: 0xf89be752
    3ef8:	bcs	bf04 <strspn@plt+0x9378>
    3efc:	stmdami	r0, {r0, r7, r8, ip, lr, pc}^
    3f00:	streq	pc, [r2], #-68	; 0xffffffbc
    3f04:			; <UNDEFINED> instruction: 0xf00b4478
    3f08:	strmi	pc, [r3], r7, lsl #21
    3f0c:	svceq	0x0000f1bb
    3f10:	blmi	e3845c <funcstring@@Base+0xe12bfc>
    3f14:	ldmdavc	sl, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    3f18:			; <UNDEFINED> instruction: 0xe709469b
    3f1c:	svceq	0x0000f1b9
    3f20:			; <UNDEFINED> instruction: 0xf1b9bf18
    3f24:	svclt	0x00180f3a
    3f28:	streq	pc, [r2], #-68	; 0xffffffbc
    3f2c:			; <UNDEFINED> instruction: 0xf000e72b
    3f30:	strb	pc, [r8, -sp, lsl #18]	; <UNPREDICTABLE>
    3f34:			; <UNDEFINED> instruction: 0xf1084682
    3f38:			; <UNDEFINED> instruction: 0xf80a0e01
    3f3c:			; <UNDEFINED> instruction: 0xf89b1b01
    3f40:	stmdbcs	pc!, {r0, ip}	; <UNPREDICTABLE>
    3f44:	stmdbmi	pc!, {r0, r1, r5, ip, lr, pc}	; <UNPREDICTABLE>
    3f48:	ldrbtmi	r4, [r9], #-1648	; 0xfffff990
    3f4c:	ldc	7, cr15, [r8, #1016]!	; 0x3f8
    3f50:			; <UNDEFINED> instruction: 0xd1a32800
    3f54:	stmvc	r1, {r6, r7, r8, r9, sl, sp, lr, pc}
    3f58:			; <UNDEFINED> instruction: 0xd1b12900
    3f5c:			; <UNDEFINED> instruction: 0xf81ae005
    3f60:			; <UNDEFINED> instruction: 0xf10a1c02
    3f64:	stmdbcs	pc!, {r0, r1, r2, r3, r4, r5, r6, r7, r9, fp, ip, sp}	; <UNPREDICTABLE>
    3f68:	blls	381f8 <funcstring@@Base+0x12998>
    3f6c:	ldmle	r6!, {r1, r3, r4, r7, r8, sl, lr}^
    3f70:	blmi	97ddf0 <funcstring@@Base+0x958590>
    3f74:			; <UNDEFINED> instruction: 0xf00b58f0
    3f78:	strmi	pc, [r3], pc, asr #20
    3f7c:	stmdbmi	r3!, {r1, r2, r6, r7, r8, r9, sl, sp, lr, pc}
    3f80:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
    3f84:	ldc	7, cr15, [ip, #1016]	; 0x3f8
    3f88:	orrle	r2, r7, r0, lsl #16
    3f8c:			; <UNDEFINED> instruction: 0xf89be7a9
    3f90:			; <UNDEFINED> instruction: 0xf1b99002
    3f94:	sbcsle	r0, r6, pc, lsr #30
    3f98:			; <UNDEFINED> instruction: 0xf1083302
    3f9c:			; <UNDEFINED> instruction: 0xf1000e02
    3fa0:	movwls	r0, #2562	; 0xa02
    3fa4:	strb	r7, [lr, r1, asr #32]
    3fa8:			; <UNDEFINED> instruction: 0x46294819
    3fac:			; <UNDEFINED> instruction: 0xf0004478
    3fb0:			; <UNDEFINED> instruction: 0xf7fef8f7
    3fb4:			; <UNDEFINED> instruction: 0xf89bec7a
    3fb8:	ldrt	r2, [r9], r0
    3fbc:	andeq	pc, r1, r0, lsr r0	; <UNPREDICTABLE>
    3fc0:			; <UNDEFINED> instruction: 0x000001b0
    3fc4:	andeq	pc, r1, r6, lsl r0	; <UNPREDICTABLE>
    3fc8:	muleq	r0, r8, r8
    3fcc:	andeq	r0, r0, r4, asr #3
    3fd0:	andeq	ip, r0, r2, ror #23
    3fd4:	andeq	ip, r0, r6, asr r8
    3fd8:	andeq	r0, r0, r4, lsr #4
    3fdc:	andeq	r0, r0, r8, lsl #5
    3fe0:	andeq	lr, r1, sl, lsr pc
    3fe4:	strdeq	pc, [r1], -r6
    3fe8:	andeq	r0, r0, r4, lsl #3
    3fec:	andeq	r0, r0, ip, lsl #3
    3ff0:	andeq	pc, r1, ip, asr #3
    3ff4:	andeq	r0, r0, r8, ror #5
    3ff8:	andeq	ip, r0, ip, lsl #14
    3ffc:	strdeq	ip, [r0], -ip	; <UNPREDICTABLE>
    4000:	andeq	ip, r0, r0, ror r6
    4004:	andeq	ip, r0, r6, asr r6
    4008:	andeq	r0, r0, r8, ror #3
    400c:	andeq	ip, r0, lr, lsl r6
    4010:	strdeq	ip, [r0], -r8
    4014:	push	{r0, r1, r2, r4, r8, r9, fp, lr}
    4018:	ldrbtmi	r4, [fp], #-496	; 0xfffffe10
    401c:	strbcs	r4, [ip], #-3862	; 0xfffff0ea
    4020:	strcs	r4, [r0, #-3606]	; 0xfffff1ea
    4024:			; <UNDEFINED> instruction: 0xf8d3447f
    4028:	ldrbtmi	r8, [lr], #-0
    402c:	addmi	lr, r4, #4
    4030:	svclt	0x00184604
    4034:	streq	pc, [r1, #-133]	; 0xffffff7b
    4038:			; <UNDEFINED> instruction: 0xf0074630
    403c:	stmdacs	r0, {r0, r2, r3, r6, r7, r8, fp, ip, sp, lr, pc}
    4040:	teqlt	sp, r5	; <illegal shifter operand>
    4044:	blmi	3d7084 <funcstring@@Base+0x3b1824>
    4048:	ldmpl	fp!, {r2, r3, r4, r5, r6, sl, lr}^
    404c:	addsmi	r6, sl, #6422528	; 0x620000
    4050:	ldrmi	sp, [r0], r8
    4054:	strbmi	r4, [r1], -ip, lsl #22
    4058:			; <UNDEFINED> instruction: 0xf00958f8
    405c:	ldrdcs	pc, [r0], -r9
    4060:	ldrhhi	lr, [r0, #141]!	; 0x8d
    4064:	strbmi	r4, [r0], -r1, lsl #12
    4068:	ldc2	7, cr15, [r6, #1020]!	; 0x3fc
    406c:	ldrmi	r6, [r0], r2, ror #16
    4070:	svclt	0x0000e7f0
    4074:	andeq	lr, r1, sl, ror #31
    4078:	andeq	lr, r1, ip, ror #25
    407c:	andeq	ip, r0, sl, ror #10
    4080:			; <UNDEFINED> instruction: 0x0001efbc
    4084:	andeq	r0, r0, r8, ror #5
    4088:	andeq	r0, r0, r4, lsl #3
    408c:	ldrblt	r4, [r0, #2842]!	; 0xb1a
    4090:	cfldrsmi	mvf4, [sl], {123}	; 0x7b
    4094:	bmi	6958b0 <funcstring@@Base+0x670050>
    4098:	addlt	r4, r3, lr, lsl #12
    409c:	ldmpl	r9, {r3, r4, r8, fp, ip, lr}
    40a0:	stmdavs	ip, {r1, fp, sp, lr}
    40a4:	ldmdbmi	r7, {r1, r5, r6, r7, r8, ip, sp, pc}
    40a8:			; <UNDEFINED> instruction: 0xf8d15859
    40ac:			; <UNDEFINED> instruction: 0xf1bcc000
    40b0:	andsle	r0, lr, r0, lsl #30
    40b4:	ldrbtmi	r4, [r9], #-2324	; 0xfffff6ec
    40b8:	qadd16mi	r4, r0, r4
    40bc:			; <UNDEFINED> instruction: 0xf8cd59db
    40c0:	ldmdavs	fp, {lr, pc}
    40c4:			; <UNDEFINED> instruction: 0xff7ef009
    40c8:	strtmi	r4, [r0], -r9, lsr #12
    40cc:			; <UNDEFINED> instruction: 0xf0094632
    40d0:	qasxmi	pc, r1, sp	; <UNPREDICTABLE>
    40d4:	andlt	r2, r3, sl
    40d8:	ldrhtmi	lr, [r0], #141	; 0x8d
    40dc:	svclt	0x000ef009
    40e0:	bmi	2d6508 <funcstring@@Base+0x2b0ca8>
    40e4:	ldrbtmi	r5, [sl], #-2137	; 0xfffff7a7
    40e8:	ldrdgt	pc, [r0], -r1
    40ec:	svceq	0x0000f1bc
    40f0:	stmdbmi	r8, {r5, r6, r7, r8, ip, lr, pc}
    40f4:			; <UNDEFINED> instruction: 0xe7df4479
    40f8:	andeq	lr, r1, r0, lsl #25
    40fc:	andeq	r0, r0, ip, asr #4
    4100:	andeq	r0, r0, r4, ror #3
    4104:	andeq	r0, r0, r8, ror r2
    4108:	andeq	ip, r0, lr, lsl #10
    410c:	andeq	r0, r0, ip, lsl #5
    4110:	andeq	ip, r0, lr, asr #9
    4114:	andeq	ip, r0, r4, asr #9
    4118:	blmi	231540 <funcstring@@Base+0x20bce0>
    411c:	ldrbtmi	r4, [fp], #-2568	; 0xfffff5f8
    4120:	stmdavs	sl, {r0, r3, r4, r7, fp, ip, lr}
    4124:	andvs	r3, sl, r1, lsl #4
    4128:	tstcs	r1, r6, lsl #24
    412c:	ldmdbpl	ip, {r1, r2, r9, fp, lr}
    4130:	ldmpl	fp, {r5, sp, lr}
    4134:			; <UNDEFINED> instruction: 0xf7fe6818
    4138:	svclt	0x0000ecbe
    413c:	strdeq	lr, [r1], -r2
    4140:	andeq	r0, r0, r4, lsr #4
    4144:	andeq	r0, r0, r8, lsr #5
    4148:	andeq	r0, r0, ip, ror #4
    414c:	andcs	r4, r0, pc, lsl #24
    4150:	ldrbtmi	fp, [ip], #-1288	; 0xfffffaf8
    4154:	stmiapl	r3!, {r1, r2, r3, r8, r9, fp, lr}^
    4158:			; <UNDEFINED> instruction: 0xf7fe6018
    415c:	blmi	37f3e4 <funcstring@@Base+0x359b84>
    4160:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    4164:	blmi	3325d8 <funcstring@@Base+0x30cd78>
    4168:	ldmvc	fp, {r0, r1, r5, r6, r7, fp, ip, lr}^
    416c:	tstcs	r0, r3, lsr r9
    4170:			; <UNDEFINED> instruction: 0xf7fe2002
    4174:	andcs	lr, r2, ip, ror fp
    4178:	b	ffec2178 <funcstring@@Base+0xffe9c918>
    417c:	andcs	r4, r0, r7, lsl #22
    4180:	stmiapl	r3!, {r1, r7, r9, sp}^
    4184:			; <UNDEFINED> instruction: 0xf7ff601a
    4188:	svclt	0x0000ffc7
    418c:			; <UNDEFINED> instruction: 0x0001ebbe
    4190:	andeq	r0, r0, r8, lsl #5
    4194:	andeq	r0, r0, r4, lsl #4
    4198:	andeq	r0, r0, r0, asr #3
    419c:	ldrdeq	r0, [r0], -r4
    41a0:	strlt	r4, [pc], #-3085	; 41a8 <strspn@plt+0x161c>
    41a4:	stmdami	sp, {r2, r3, r4, r5, r6, sl, lr}
    41a8:	addlt	fp, r3, r0, lsl #10
    41ac:	stmdbge	r4, {r5, fp, ip, lr}
    41b0:	strcs	r4, [r2], #-2827	; 0xfffff4f5
    41b4:	stmdavs	r0, {r0, r1, r3, r9, fp, lr}
    41b8:			; <UNDEFINED> instruction: 0xf04f9001
    41bc:	ldrbtmi	r0, [fp], #-0
    41c0:	bleq	14230c <funcstring@@Base+0x11caac>
    41c4:			; <UNDEFINED> instruction: 0x9100589b
    41c8:			; <UNDEFINED> instruction: 0xf7ff601c
    41cc:			; <UNDEFINED> instruction: 0xf009ff5f
    41d0:	andcs	pc, r1, r9, lsr #28
    41d4:			; <UNDEFINED> instruction: 0xffa0f7ff
    41d8:	andeq	lr, r1, ip, ror #22
    41dc:			; <UNDEFINED> instruction: 0x000001b0
    41e0:	andeq	lr, r1, r2, asr fp
    41e4:	ldrdeq	r0, [r0], -r4
    41e8:	strmi	fp, [r4], -lr, lsl #8
    41ec:	addlt	fp, r2, r0, lsl #10
    41f0:	stmdbge	r3, {r0, r3, r9, fp, lr}
    41f4:	ldrbtmi	r4, [sl], #-2825	; 0xfffff4f7
    41f8:	bleq	142344 <funcstring@@Base+0x11cae4>
    41fc:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    4200:			; <UNDEFINED> instruction: 0xf04f9301
    4204:	mrsls	r0, LR_irq
    4208:			; <UNDEFINED> instruction: 0xff40f7ff
    420c:	cdp2	0, 0, cr15, cr10, cr9, {0}
    4210:			; <UNDEFINED> instruction: 0xf7ff4620
    4214:	svclt	0x0000ff81
    4218:	andeq	lr, r1, sl, lsl fp
    421c:			; <UNDEFINED> instruction: 0x000001b0
    4220:	bmi	3f1264 <funcstring@@Base+0x3cba04>
    4224:	addlt	fp, r3, r0, lsl #10
    4228:	blmi	3ae640 <funcstring@@Base+0x388de0>
    422c:			; <UNDEFINED> instruction: 0xf851447a
    4230:	ldmpl	r3, {r2, r8, r9, fp}^
    4234:	movwls	r6, #6171	; 0x181b
    4238:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    423c:			; <UNDEFINED> instruction: 0xf7ff9100
    4240:	bmi	283edc <funcstring@@Base+0x25e67c>
    4244:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    4248:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    424c:	subsmi	r9, sl, r1, lsl #22
    4250:	andlt	sp, r3, r4, lsl #2
    4254:	bl	1423d0 <funcstring@@Base+0x11cb70>
    4258:	ldrbmi	fp, [r0, -r4]!
    425c:	bl	94225c <funcstring@@Base+0x91c9fc>
    4260:	andeq	lr, r1, r4, ror #21
    4264:			; <UNDEFINED> instruction: 0x000001b0
    4268:	andeq	lr, r1, sl, asr #21
    426c:	svclt	0x00182802
    4270:	tstle	ip, r4, lsl r8
    4274:	strle	r0, [r7], #-1994	; 0xfffff836
    4278:	strle	r0, [r2, #-1931]	; 0xfffff875
    427c:	ldrbtmi	r4, [r8], #-2053	; 0xfffff7fb
    4280:	stmdami	r5, {r4, r5, r6, r8, r9, sl, lr}
    4284:			; <UNDEFINED> instruction: 0x47704478
    4288:	ldrbtmi	r4, [r8], #-2052	; 0xfffff7fc
    428c:			; <UNDEFINED> instruction: 0xf7fe4770
    4290:	svclt	0x0000bb89
    4294:	andeq	ip, r0, r6, ror #6
    4298:	andeq	ip, r0, r0, asr #17
    429c:	andeq	ip, r0, sl, asr #6
    42a0:	bmi	d6eb0 <funcstring@@Base+0xb1650>
    42a4:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    42a8:			; <UNDEFINED> instruction: 0x47706818
    42ac:	andeq	lr, r1, ip, ror #20
    42b0:	andeq	r0, r0, r8, asr #3
    42b4:	blmi	896b40 <funcstring@@Base+0x8712e0>
    42b8:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
    42bc:	ldmpl	r3, {r2, r7, ip, sp, pc}^
    42c0:	movwls	r6, #14363	; 0x381b
    42c4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    42c8:	stcge	3, cr11, [r1, #-256]	; 0xffffff00
    42cc:	strcs	r4, [r0], -r4, lsl #12
    42d0:	blcs	3fc304 <funcstring@@Base+0x3d6aa4>
    42d4:	stmiavs	r0!, {r0, r1, r2, r8, sl, fp, ip, lr, pc}^
    42d8:	strtmi	r2, [r9], -sl, lsl #4
    42dc:	blx	10402f2 <funcstring@@Base+0x101aa92>
    42e0:	ldmdavs	fp, {r0, r8, r9, fp, ip, pc}^
    42e4:	stmdavs	r4!, {r0, r1, r5, r8, sp, lr}^
    42e8:	stmdavs	r3!, {r2, r6, r7, r8, ip, sp, pc}
    42ec:	strvs	lr, [r1, #-2509]	; 0xfffff633
    42f0:			; <UNDEFINED> instruction: 0xddee2b14
    42f4:	blcs	52f50 <funcstring@@Base+0x2d6f0>
    42f8:	stmdbvs	r0!, {r0, r2, r4, r5, r6, r7, fp, ip, lr, pc}
    42fc:	rscsle	r2, r2, r0, lsl #16
    4300:	strtmi	r2, [r9], -r3, lsl #4
    4304:	blx	b4031a <funcstring@@Base+0xb1aaba>
    4308:	orrlt	r9, fp, r1, lsl #22
    430c:	ldmdavs	r9, {r5, r9, sl, lr}^
    4310:			; <UNDEFINED> instruction: 0xf0072201
    4314:	stmdavs	r4!, {r0, r3, r8, fp, ip, sp, lr, pc}^
    4318:	mvnle	r2, r0, lsl #24
    431c:	blmi	216b48 <funcstring@@Base+0x1f12e8>
    4320:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4324:	blls	de394 <funcstring@@Base+0xb8b34>
    4328:	qaddle	r4, sl, r5
    432c:	ldcllt	0, cr11, [r0, #-16]!
    4330:	ldrbtmi	r4, [r8], #-2053	; 0xfffff7fb
    4334:			; <UNDEFINED> instruction: 0xff34f7ff
    4338:	b	fedc2338 <funcstring@@Base+0xfed9cad8>
    433c:	andeq	lr, r1, r8, asr sl
    4340:			; <UNDEFINED> instruction: 0x000001b0
    4344:	strdeq	lr, [r1], -r0
    4348:	andeq	ip, r0, sl, asr #5
    434c:			; <UNDEFINED> instruction: 0x460eb5f8
    4350:	ldrbtmi	r4, [pc], #-3925	; 4358 <strspn@plt+0x17cc>
    4354:			; <UNDEFINED> instruction: 0x4604b1b8
    4358:	blx	ff540384 <funcstring@@Base+0xff51ab24>
    435c:	stccs	8, cr6, [lr, #-148]	; 0xffffff6c
    4360:	addhi	pc, r6, r0, lsl #4
    4364:			; <UNDEFINED> instruction: 0xf005e8df
    4368:	subsmi	r8, r0, #140, 2	; 0x23
    436c:	ldrne	r1, [r7, -r2, asr #14]
    4370:	eorsls	r3, r4, #1895825408	; 0x71000000
    4374:	andeq	r8, r8, pc, lsl #9
    4378:	strcs	r4, [r0, #-1568]	; 0xfffff9e0
    437c:			; <UNDEFINED> instruction: 0xff02f001
    4380:	ldmpl	fp!, {r1, r3, r6, r8, r9, fp, lr}^
    4384:			; <UNDEFINED> instruction: 0xf009601d
    4388:			; <UNDEFINED> instruction: 0x07f3fabd
    438c:	blmi	11f9440 <funcstring@@Base+0x11d3be0>
    4390:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    4394:	stccc	13, cr11, [r5, #-992]	; 0xfffffc20
    4398:	stmdaeq	r9!, {r5, r6, fp, sp, lr}^
    439c:	teqmi	r1, #16384	; 0x4000
    43a0:	tsteq	r2, r1	; <UNPREDICTABLE>
    43a4:			; <UNDEFINED> instruction: 0xffd2f7ff
    43a8:			; <UNDEFINED> instruction: 0xf080fab0
    43ac:	adcmi	r0, r8, #64, 18	; 0x100000
    43b0:	blmi	ff875c <funcstring@@Base+0xfd2efc>
    43b4:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    43b8:	mvnle	r2, r0, lsl #22
    43bc:	stmiavs	r4!, {r0, r2, r3, r4, r5, r8, r9, fp, lr}
    43c0:			; <UNDEFINED> instruction: 0x4620447b
    43c4:			; <UNDEFINED> instruction: 0x47984631
    43c8:	ldmpl	fp!, {r3, r4, r5, r8, r9, fp, lr}^
    43cc:	bfi	r6, r8, #0, #27
    43d0:	strcs	r4, [r0, #-2873]	; 0xfffff4c7
    43d4:			; <UNDEFINED> instruction: 0x4620447b
    43d8:			; <UNDEFINED> instruction: 0x47984631
    43dc:	ldmpl	fp!, {r0, r1, r4, r5, r8, r9, fp, lr}^
    43e0:	andsvs	r4, r8, r5, lsl #4
    43e4:	andcs	sp, r4, pc, asr #1
    43e8:	mrc2	7, 4, pc, cr6, cr15, {7}
    43ec:	ldrbtmi	r4, [fp], #-2867	; 0xfffff4cd
    43f0:	ldmpl	sl!, {r0, r1, r4, r5, r9, fp, lr}
    43f4:	bcs	22444 <basesyntax@@Base+0x10928>
    43f8:			; <UNDEFINED> instruction: 0xf016d0e3
    43fc:	svclt	0x000c0f02
    4400:	ldrbcc	pc, [pc, #79]!	; 4457 <strspn@plt+0x18cb>	; <UNPREDICTABLE>
    4404:	strb	r2, [r6, r0, lsl #10]!
    4408:	stmdavs	r3!, {r1, r2, r3, r5, r8, fp, lr}^
    440c:	ldmdapl	r8!, {r1, r2, r3, r5, r9, fp, lr}^
    4410:	ldrbtmi	r4, [r9], #-2350	; 0xfffff6d2
    4414:	ldmpl	sl!, {r0, r1, sp, lr}
    4418:	andsvs	r6, r3, r9, lsl #16
    441c:	stmdbcc	r1, {r0, r4, r8, ip, sp, pc}
    4420:	andvs	r1, r3, fp, asr sl
    4424:			; <UNDEFINED> instruction: 0xf7ff68e0
    4428:	stmiavs	r0!, {r0, r2, r6, r8, r9, sl, fp, ip, sp, lr, pc}^
    442c:			; <UNDEFINED> instruction: 0xf8eaf009
    4430:	smlattcs	r1, r0, r8, r6
    4434:			; <UNDEFINED> instruction: 0xf870f009
    4438:	cmplt	r0, #5242880	; 0x500000
    443c:	blcs	1e7d0 <basesyntax@@Base+0xccb4>
    4440:	mulcs	r0, lr, r0
    4444:	cdp2	0, 4, cr15, cr6, cr8, {0}
    4448:	stmdavs	r0!, {r1, r3, r4, r7, r8, r9, sl, sp, lr, pc}^
    444c:			; <UNDEFINED> instruction: 0xf7ff2102
    4450:	blmi	60424c <funcstring@@Base+0x5de9ec>
    4454:	ldmdavs	sp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    4458:	orrsle	r2, r4, r0, lsl #26
    445c:	stmiavs	r4!, {r8, r9, ip, sp, pc}^
    4460:	addle	r2, sp, r0, lsl #24
    4464:	ldrbtmi	r4, [fp], #-2842	; 0xfffff4e6
    4468:	blmi	6be31c <funcstring@@Base+0x698abc>
    446c:			; <UNDEFINED> instruction: 0xe7bf447b
    4470:	tstcs	r2, r0, ror #16
    4474:			; <UNDEFINED> instruction: 0xff6af7ff
    4478:			; <UNDEFINED> instruction: 0xf580fab0
    447c:	ldrb	r0, [pc, -sp, ror #18]!
    4480:	ldrbtmi	r4, [fp], #-2837	; 0xfffff4eb
    4484:	blmi	57e35c <funcstring@@Base+0x558afc>
    4488:			; <UNDEFINED> instruction: 0xe79a447b
    448c:	ldrbtmi	r4, [fp], #-2836	; 0xfffff4ec
    4490:	stmiavs	r0!, {r0, r1, r2, r4, r7, r8, r9, sl, sp, lr, pc}
    4494:	tsteq	r2, r6	; <UNPREDICTABLE>
    4498:			; <UNDEFINED> instruction: 0xff58f7ff
    449c:	strb	r4, [sp, r5, lsl #12]
    44a0:	stmiavs	r4!, {r4, r8, r9, fp, lr}
    44a4:			; <UNDEFINED> instruction: 0xe78c447b
    44a8:			; <UNDEFINED> instruction: 0x0001e9be
    44ac:	ldrdeq	r0, [r0], -r4
    44b0:	andeq	r0, r0, r0, ror #3
    44b4:			; <UNDEFINED> instruction: 0xffffff89
    44b8:	strdeq	r0, [r0], -r1
    44bc:	andeq	r0, r0, fp, ror #13
    44c0:	andeq	r0, r0, r0, asr #3
    44c4:	andeq	r0, r0, r0, asr #4
    44c8:	andeq	r0, r0, ip, lsl #5
    44cc:	andeq	lr, r1, r6, lsr #26
    44d0:			; <UNDEFINED> instruction: 0xfffffee3
    44d4:	ldrdeq	r0, [r0], -r1
    44d8:	andeq	r0, r0, r7, lsr #19
    44dc:	andeq	r0, r0, sp, asr r0
    44e0:	strdeq	r0, [r0], -r3
    44e4:			; <UNDEFINED> instruction: 0xfffffea5
    44e8:	blmi	c16dac <funcstring@@Base+0xbf154c>
    44ec:	push	{r1, r3, r4, r5, r6, sl, lr}
    44f0:	strdlt	r4, [r6], r0
    44f4:			; <UNDEFINED> instruction: 0x460e58d3
    44f8:	ldrsbthi	pc, [r4], pc	; <UNPREDICTABLE>
    44fc:	stcmi	6, cr4, [sp, #-16]!
    4500:	movwls	r6, #22555	; 0x581b
    4504:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4508:	stmdbmi	fp!, {r3, r4, r5, r6, r7, sl, lr}
    450c:			; <UNDEFINED> instruction: 0xf8586843
    4510:	ldrbtmi	r0, [r9], #-5
    4514:	stmdavs	r9, {r0, r3, r5, r9, fp, lr}
    4518:			; <UNDEFINED> instruction: 0xf8586003
    451c:	andsvs	r2, r3, r2
    4520:	stmdbcc	r1, {r0, r4, r8, ip, sp, pc}
    4524:	andvs	r1, r3, fp, asr sl
    4528:	ldrtmi	sl, [r8], -r2, lsl #30
    452c:	stc2l	0, cr15, [r4], #-20	; 0xffffffec
    4530:	stmiavs	r0!, {r0, r3, r5, r6, r9, sl, lr}
    4534:	tstls	r1, r2, lsl #4
    4538:	blx	4c054c <funcstring@@Base+0x49acec>
    453c:			; <UNDEFINED> instruction: 0xb1a568e5
    4540:			; <UNDEFINED> instruction: 0xf8584b1f
    4544:			; <UNDEFINED> instruction: 0xf8d88003
    4548:	ldmdblt	r3!, {ip, sp}^
    454c:	ldmdblt	r4, {r2, r3, r5, r7, fp, sp, lr}
    4550:	stmdavs	r4!, {r0, r1, r3, r4, sp, lr, pc}^
    4554:	blls	30c8c <funcstring@@Base+0xb42c>
    4558:	ldmdavs	r9, {r5, r9, sl, lr}^
    455c:	blx	fffc0570 <funcstring@@Base+0xfff9ad10>
    4560:	rscsle	r2, r6, r0, lsl #16
    4564:	ldrdcc	pc, [r0], -r8
    4568:	strcs	fp, [r0], #-411	; 0xfffffe65
    456c:			; <UNDEFINED> instruction: 0xf0054638
    4570:	bmi	543714 <funcstring@@Base+0x51deb4>
    4574:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
    4578:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    457c:	subsmi	r9, sl, r5, lsl #22
    4580:	strtmi	sp, [r0], -pc, lsl #2
    4584:	pop	{r1, r2, ip, sp, pc}
    4588:	stmdavs	sp!, {r4, r5, r6, r7, r8, pc}^
    458c:	bicsle	r2, sl, r0, lsl #26
    4590:	stmiavs	r8!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    4594:	rscle	r2, r8, r0, lsl #16
    4598:			; <UNDEFINED> instruction: 0xf7ff4631
    459c:			; <UNDEFINED> instruction: 0x4604fed7
    45a0:			; <UNDEFINED> instruction: 0xf7fee7e4
    45a4:	svclt	0x0000e982
    45a8:	andeq	lr, r1, r4, lsr #16
    45ac:			; <UNDEFINED> instruction: 0x000001b0
    45b0:	andeq	lr, r1, r8, lsl #16
    45b4:	andeq	r0, r0, r0, asr #4
    45b8:	andeq	lr, r1, r6, lsr #24
    45bc:	andeq	r0, r0, ip, lsl #5
    45c0:	andeq	r0, r0, r0, ror #3
    45c4:	muleq	r1, sl, r7
    45c8:	svcmi	0x00f8e92d
    45cc:	stmdbeq	r2, {r0, ip, sp, lr, pc}
    45d0:	strmi	r4, [r5], -r7, lsr #22
    45d4:	strcs	r4, [r0, -r7, lsr #24]
    45d8:	bmi	9d57cc <funcstring@@Base+0x9aff6c>
    45dc:			; <UNDEFINED> instruction: 0xa09cf8df
    45e0:	andlt	pc, r4, r3, asr r8	; <UNPREDICTABLE>
    45e4:			; <UNDEFINED> instruction: 0x8098f8df
    45e8:			; <UNDEFINED> instruction: 0xf8db44fa
    45ec:	ldrbtmi	r1, [r8], #0
    45f0:			; <UNDEFINED> instruction: 0xf8cb3101
    45f4:	ldmpl	lr, {ip}
    45f8:	tstcs	r2, r8, ror #16
    45fc:	mcr2	7, 5, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
    4600:	mrcne	8, 2, r6, cr10, cr3, {1}
    4604:	strmi	r2, [r4], -r1, lsl #20
    4608:	blcs	13aa8c <funcstring@@Base+0x11522c>
    460c:			; <UNDEFINED> instruction: 0xf8dbd107
    4610:	strtmi	r3, [r0], -r0
    4614:			; <UNDEFINED> instruction: 0xf8cb3b01
    4618:	pop	{ip, sp}
    461c:	ldmdblt	fp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}^
    4620:	blcs	25e6d4 <funcstring@@Base+0x238e74>
    4624:	blx	fec3429c <funcstring@@Base+0xfec0ea3c>
    4628:	stmdbeq	r4!, {r7, sl, ip, sp, lr, pc}^
    462c:	stmiavs	r8!, {r2, r3, r4, r6, r8, fp, ip, sp, pc}
    4630:			; <UNDEFINED> instruction: 0xf7ff4649
    4634:	ldmdavs	r3!, {r0, r1, r3, r7, r9, sl, fp, ip, sp, lr, pc}
    4638:	bcs	4bfa8 <funcstring@@Base+0x26748>
    463c:	stmdble	lr, {r0, r1, r2, r9, sl, lr}
    4640:	movweq	pc, #8243	; 0x2033	; <UNPREDICTABLE>
    4644:			; <UNDEFINED> instruction: 0x463cd0d8
    4648:			; <UNDEFINED> instruction: 0xf8d8e7e1
    464c:	bcc	4c664 <funcstring@@Base+0x26e04>
    4650:	andcs	pc, r4, r8, asr #17
    4654:	vldmiale	r6!, {s5-s4}
    4658:	eorsvs	r2, r2, r0, lsl #4
    465c:			; <UNDEFINED> instruction: 0xf8dae7f0
    4660:	bcc	4c678 <funcstring@@Base+0x26e18>
    4664:	andcs	pc, r4, sl, asr #17
    4668:	vstmiale	ip!, {s5-s4}
    466c:			; <UNDEFINED> instruction: 0xe7e76034
    4670:	andeq	lr, r1, r8, lsr r7
    4674:	andeq	r0, r0, ip, lsr #3
    4678:	andeq	r0, r0, r0, ror #3
    467c:	andeq	lr, r1, r0, asr fp
    4680:	andeq	lr, r1, sl, asr #22
    4684:	blmi	1016f88 <funcstring@@Base+0xff1728>
    4688:	push	{r1, r3, r4, r5, r6, sl, lr}
    468c:	strdlt	r4, [r9], r0
    4690:			; <UNDEFINED> instruction: 0x460e58d3
    4694:	ldrsbtls	pc, [r4], #143	; 0x8f	; <UNPREDICTABLE>
    4698:	ldcmi	6, cr4, [sp], #-20	; 0xffffffec
    469c:	movwls	r6, #30747	; 0x781b
    46a0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    46a4:	ldmdbmi	fp!, {r0, r3, r4, r5, r6, r7, sl, lr}
    46a8:			; <UNDEFINED> instruction: 0xf8596843
    46ac:	ldrbtmi	r0, [r9], #-4
    46b0:	stmdavs	r9, {r0, r3, r4, r5, r9, fp, lr}
    46b4:			; <UNDEFINED> instruction: 0xf8596003
    46b8:	andsvs	r2, r3, r2
    46bc:	stmdbcc	r1, {r0, r4, r8, ip, sp, pc}
    46c0:	andvs	r1, r3, fp, asr sl
    46c4:	beq	440b00 <funcstring@@Base+0x41b2a0>
    46c8:	ldrbmi	sl, [r0], -r2, lsl #30
    46cc:	blx	fe5406ea <funcstring@@Base+0xfe51ae8a>
    46d0:	strls	r6, [r3, -ip, lsr #17]
    46d4:	strtmi	fp, [r0], -r4, asr #2
    46d8:	ldrtmi	r2, [r9], -r3, lsl #4
    46dc:			; <UNDEFINED> instruction: 0xf940f003
    46e0:	stccs	8, cr6, [r0], {100}	; 0x64
    46e4:	svcls	0x0003d1f7
    46e8:	tstcs	r0, ip, lsr #22
    46ec:			; <UNDEFINED> instruction: 0xf0066039
    46f0:	stcls	6, cr0, [r2], {2}
    46f4:	andlt	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    46f8:	ldrdcs	pc, [r0], -fp
    46fc:			; <UNDEFINED> instruction: 0xf8cb1c53
    4700:	stccs	0, cr3, [r0], {-0}
    4704:	blmi	9b87f4 <funcstring@@Base+0x992f94>
    4708:	svcmi	0x00264688
    470c:	andls	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    4710:	and	r4, r4, pc, ror r4
    4714:	andeq	pc, r2, #50	; 0x32
    4718:	stmdavs	r4!, {r1, r3, r4, r8, ip, lr, pc}
    471c:	andcs	fp, r0, #196, 2	; 0x31
    4720:	stmdbvs	r8!, {r0, r5, r6, fp, sp, lr}
    4724:	ldc2	0, cr15, [r6, #40]!	; 0x28
    4728:	stmiavs	r8!, {r0, r4, r5, r9, sl, lr}^
    472c:	mcr2	7, 0, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
    4730:	ldrdcs	pc, [r0], -r9
    4734:	stmdbcs	r1, {r0, r4, r6, r9, sl, fp, ip}
    4738:	stmiale	fp!, {r0, r1, r9, sl, lr}^
    473c:	stmdbcc	r1, {r0, r3, r4, r5, r6, fp, sp, lr}
    4740:	stmdbcs	r0, {r0, r3, r4, r5, r6, sp, lr}
    4744:			; <UNDEFINED> instruction: 0xf032dc04
    4748:			; <UNDEFINED> instruction: 0xf8c90202
    474c:	rscle	r8, r4, r0
    4750:	ldrdcs	pc, [r0], -fp
    4754:	ldrbmi	r3, [r0], -r1, lsl #20
    4758:			; <UNDEFINED> instruction: 0xf8cb9301
    475c:			; <UNDEFINED> instruction: 0xf0052000
    4760:	ldmdbmi	r1, {r0, r1, r2, r3, r5, r6, r8, r9, fp, ip, sp, lr, pc}
    4764:	ldrbtmi	r4, [r9], #-2568	; 0xfffff5f8
    4768:	stmpl	sl, {r0, r8, r9, fp, ip, pc}
    476c:	bls	1de7b8 <funcstring@@Base+0x1b8f58>
    4770:	qaddle	r4, r1, r5
    4774:	andlt	r4, r9, r8, lsl r6
    4778:	svchi	0x00f0e8bd
    477c:	strb	r4, [sl, r3, lsr #12]!
    4780:	ldm	r2, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4784:	andeq	lr, r1, r8, lsl #13
    4788:			; <UNDEFINED> instruction: 0x000001b0
    478c:	andeq	lr, r1, ip, ror #12
    4790:	andeq	r0, r0, r0, asr #4
    4794:	andeq	lr, r1, sl, lsl #21
    4798:	andeq	r0, r0, ip, lsl #5
    479c:	andeq	r0, r0, ip, lsr #3
    47a0:	andeq	r0, r0, r0, ror #3
    47a4:	andeq	lr, r1, r8, lsr #20
    47a8:	andeq	lr, r1, sl, lsr #11
    47ac:	ldrshtlt	fp, [r3], #80	; 0x50
    47b0:	mrrcmi	13, 5, r4, r7, cr6
    47b4:	mrcmi	4, 2, r4, cr7, cr13, {3}
    47b8:	stmdbpl	ip!, {r0, r1, r2, r4, r6, r8, r9, sl, fp, lr}
    47bc:	cfstrsge	mvf4, [r9, #-504]	; 0xfffffe08
    47c0:	ldrbtls	r6, [r1], #-2084	; 0xfffff7dc
    47c4:	streq	pc, [r0], #-79	; 0xffffffb1
    47c8:	ssatmi	r4, #21, r4, asr #24
    47cc:	andls	r5, r2, r4, lsr r9
    47d0:	andne	lr, r5, #3358720	; 0x334000
    47d4:	stcgt	3, cr9, [pc], {7}
    47d8:	stmdavs	r4!, {r0, r4, r6, r9, sl, fp, lr}
    47dc:	stmdage	lr, {r0, r1, r2, r3, r8, sl, lr, pc}
    47e0:			; <UNDEFINED> instruction: 0xf85c602c
    47e4:			; <UNDEFINED> instruction: 0xf8cd2007
    47e8:			; <UNDEFINED> instruction: 0xf85cc004
    47ec:	blmi	134880c <funcstring@@Base+0x1322fac>
    47f0:	stmdavs	r9, {r1, r4, fp, sp, lr}
    47f4:	andls	r4, r8, #2063597568	; 0x7b000000
    47f8:	ldmdavs	r9, {r2, r8, ip, pc}
    47fc:			; <UNDEFINED> instruction: 0xf7fd9103
    4800:	blmi	12807f8 <funcstring@@Base+0x125af98>
    4804:	strmi	r9, [r6], -r1, lsl #26
    4808:	ldmdavs	r3, {r1, r3, r5, r6, r7, fp, ip, lr}
    480c:	stmdacs	r0, {r0, r8, r9, ip, sp}
    4810:	andsvs	sp, r3, r6, lsr r1
    4814:	blmi	1056d1c <funcstring@@Base+0x10314bc>
    4818:	stmdapl	r8!, {r1, r8, r9, sl, fp, ip, pc}^
    481c:	ldmvs	ip!, {r1, r2, r3, r8, fp, sp, pc}
    4820:	stmiapl	r9!, {r0, sp, lr}^
    4824:	blmi	f96930 <funcstring@@Base+0xf710d0>
    4828:	ldrbtmi	r7, [r8], #-270	; 0xfffffef2
    482c:	andvs	r6, r4, r9, lsr r8
    4830:	eorsvs	r3, r9, r1, lsl #2
    4834:	andsvs	r5, lr, fp, ror #17
    4838:	blcc	5e88c <funcstring@@Base+0x3902c>
    483c:	stmdblt	fp!, {r0, r1, r4, sp, lr}
    4840:	bls	57534 <funcstring@@Base+0x31cd4>
    4844:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    4848:	cmple	r9, r0, lsl #22
    484c:	strcs	r9, [r1], #-2567	; 0xfffff5f9
    4850:			; <UNDEFINED> instruction: 0xf0024b32
    4854:	bls	144c64 <funcstring@@Base+0x11f404>
    4858:	cdpne	13, 5, cr9, cr7, cr6, {0}
    485c:	strcc	r9, [r4, #-2562]	; 0xfffff5fe
    4860:	bls	5eca8 <funcstring@@Base+0x39448>
    4864:			; <UNDEFINED> instruction: 0xf04f58d3
    4868:			; <UNDEFINED> instruction: 0x601f32ff
    486c:	stmib	r3, {r1, r3, r4, r8, sp, lr}^
    4870:			; <UNDEFINED> instruction: 0xf7ff5402
    4874:	blmi	b43e28 <funcstring@@Base+0xb1e5c8>
    4878:	ldmpl	r3, {r0, r9, fp, ip, pc}^
    487c:	strtmi	r6, [r3], #-2075	; 0xfffff7e5
    4880:			; <UNDEFINED> instruction: 0x9c014a29
    4884:	eorsvs	r5, fp, r7, lsr #17
    4888:	vstrge	d4, [r9, #-168]	; 0xffffff58
    488c:	bmi	92aca0 <funcstring@@Base+0x905440>
    4890:	stmdals	r2, {r0, r1, r3, r4, r5, r6, sl, lr}
    4894:	andsvs	r5, r9, r2, lsr #17
    4898:	andsvs	r9, r3, r4, lsl #22
    489c:	blx	fe2408d2 <funcstring@@Base+0xfe21b072>
    48a0:	strls	r4, [r1], #-2846	; 0xfffff4e2
    48a4:	strtmi	r5, [r0], -r4, ror #17
    48a8:	blx	fe2c08ca <funcstring@@Base+0xfe29b06a>
    48ac:			; <UNDEFINED> instruction: 0xf8dfcd0f
    48b0:	stmdavs	sp!, {r3, r5, r6, lr, pc}
    48b4:	eorvs	ip, r5, pc, lsl #8
    48b8:	bls	22b8c4 <funcstring@@Base+0x206064>
    48bc:	andcc	pc, ip, r4, asr r8	; <UNPREDICTABLE>
    48c0:	ldmdavs	fp!, {r1, r3, r4, sp, lr}
    48c4:	eorsvs	r3, fp, r1, lsl #22
    48c8:	blmi	6f0efc <funcstring@@Base+0x6cb69c>
    48cc:	ldmpl	r2, {r0, r9, fp, ip, pc}^
    48d0:			; <UNDEFINED> instruction: 0xf0236813
    48d4:	andsvs	r0, r3, ip, lsl #6
    48d8:	blmi	357140 <funcstring@@Base+0x3318e0>
    48dc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    48e0:	blls	1c5e950 <funcstring@@Base+0x1c390f0>
    48e4:	qaddle	r4, sl, lr
    48e8:	rsbslt	r4, r3, r0, lsr r6
    48ec:	blmi	4340b4 <funcstring@@Base+0x40e854>
    48f0:	ldmpl	r3, {r0, r9, fp, ip, pc}^
    48f4:	blcs	1e968 <basesyntax@@Base+0xce4c>
    48f8:			; <UNDEFINED> instruction: 0xf7ffd0e7
    48fc:	strb	pc, [r4, r7, lsr #24]!	; <UNPREDICTABLE>
    4900:	stc2	7, cr15, [r4], #-1020	; 0xfffffc04
    4904:			; <UNDEFINED> instruction: 0xf7fde7a2
    4908:	svclt	0x0000efd0
    490c:	andeq	lr, r1, ip, asr r5
    4910:			; <UNDEFINED> instruction: 0x000001b0
    4914:	andeq	lr, r1, r4, asr r5
    4918:	andeq	r0, r0, ip, ror #4
    491c:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    4920:	andeq	r0, r0, ip, lsr #3
    4924:	andeq	lr, r1, r4, asr #18
    4928:	andeq	r0, r0, r4, lsr #4
    492c:	andeq	lr, r1, lr, lsl #18
    4930:	andeq	r0, r0, r8, lsl #5
    4934:	andeq	lr, r1, r8, lsr #17
    4938:	andeq	r0, r0, r0, ror #3
    493c:	andeq	lr, r1, r4, lsr r4
    4940:	svcmi	0x00f0e92d
    4944:	bmi	1770b70 <funcstring@@Base+0x174b310>
    4948:	tstls	r1, r6, lsl #12
    494c:	stmvs	r3, {r2, r3, r4, r6, r8, fp, lr}
    4950:			; <UNDEFINED> instruction: 0xf8df4479
    4954:	stmpl	sl, {r4, r5, r6, r8, ip, pc}
    4958:	ldmdavs	r2, {r0, r3, r4, r5, r6, r7, sl, lr}
    495c:			; <UNDEFINED> instruction: 0xf04f9207
    4960:	blcs	5168 <strspn@plt+0x25dc>
    4964:	tstcs	r0, r1, ror r0
    4968:	tstcc	r1, fp, lsl r8
    496c:	mvnsle	r2, r0, lsl #22
    4970:			; <UNDEFINED> instruction: 0xf8594b55
    4974:	ldmdavs	r3, {r0, r1, sp}
    4978:	movwcc	r9, #4608	; 0x1200
    497c:			; <UNDEFINED> instruction: 0x46306013
    4980:	mrrc2	0, 0, pc, ip, cr4	; <UNPREDICTABLE>
    4984:			; <UNDEFINED> instruction: 0x460768b4
    4988:	eorsle	r2, ip, r0, lsl #24
    498c:	ldrbcc	pc, [pc, #79]!	; 49e3 <strspn@plt+0x1e57>	; <UNPREDICTABLE>
    4990:			; <UNDEFINED> instruction: 0xf10d46b2
    4994:	strtmi	r0, [r8], ip, lsl #22
    4998:	ands	r4, fp, lr, lsr #12
    499c:			; <UNDEFINED> instruction: 0xf8cd6823
    49a0:			; <UNDEFINED> instruction: 0xb1238018
    49a4:			; <UNDEFINED> instruction: 0xf7fea805
    49a8:	stmdacs	r0, {r7, fp, sp, lr, pc}
    49ac:			; <UNDEFINED> instruction: 0xf8dadb7a
    49b0:	ldrtmi	r2, [r8], -r4
    49b4:			; <UNDEFINED> instruction: 0xf0046861
    49b8:	stmdacs	r0, {r0, r1, r2, r3, r5, r6, r7, sl, fp, ip, sp, lr, pc}
    49bc:	cdpcs	0, 0, cr13, cr0, cr7, {2}
    49c0:	ldrtmi	sp, [r0], -r2, lsl #22
    49c4:	ldm	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    49c8:	ldrdvs	lr, [r5], -sp
    49cc:	stmia	ip, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    49d0:			; <UNDEFINED> instruction: 0xb1bc6824
    49d4:	stmdavs	fp!, {r0, r2, r5, r6, fp, sp, lr}
    49d8:	bicsle	r2, pc, r0, lsl #22
    49dc:	blcs	1ed90 <basesyntax@@Base+0xd274>
    49e0:	ldmvs	r8, {r2, r3, r4, r6, r7, ip, lr, pc}
    49e4:	ldc2l	0, cr15, [r6, #24]
    49e8:	bcs	229f8 <signal_names@@Base+0xcc>
    49ec:	blmi	df914c <funcstring@@Base+0xdd38ec>
    49f0:	stmiavs	r8!, {r0, r3, r4, r6, r9, sl, lr}^
    49f4:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    49f8:	blvs	fe6dec00 <funcstring@@Base+0xfe6b93a0>
    49fc:			; <UNDEFINED> instruction: 0xf0003305
    4a00:			; <UNDEFINED> instruction: 0xe7cbffd9
    4a04:	ldmdavs	r3!, {r1, r2, r4, r6, r9, sl, lr}^
    4a08:	bicslt	r2, r3, r0
    4a0c:	ldmdavs	r3, {r9, fp, ip, pc}
    4a10:	andsvs	r3, r3, r1, lsl #22
    4a14:	bmi	bb0f68 <funcstring@@Base+0xb8b708>
    4a18:	ldrbtmi	r4, [sl], #-2856	; 0xfffff4d8
    4a1c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4a20:	subsmi	r9, sl, r7, lsl #22
    4a24:	andlt	sp, r9, r8, asr #2
    4a28:	svchi	0x00f0e8bd
    4a2c:			; <UNDEFINED> instruction: 0xf8594b29
    4a30:	ldmdavs	fp, {r0, r1, ip, sp}
    4a34:	rscle	r2, lr, r0, lsl #22
    4a38:			; <UNDEFINED> instruction: 0xf7ff9000
    4a3c:	stmdals	r0, {r0, r1, r2, r7, r8, r9, fp, ip, sp, lr, pc}
    4a40:	ldrtmi	lr, [r8], -r9, ror #15
    4a44:	stc2l	0, cr15, [r0, #16]!
    4a48:	ldrmi	lr, [r9], -r0, ror #15
    4a4c:			; <UNDEFINED> instruction: 0x4635e790
    4a50:	ldmdavs	r3, {r9, fp, ip, pc}
    4a54:	andsvs	r3, r3, r1, lsl #22
    4a58:	blmi	7b2eec <funcstring@@Base+0x78d68c>
    4a5c:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    4a60:	bllt	cdead4 <funcstring@@Base+0xcb9274>
    4a64:	blcs	2b684 <funcstring@@Base+0x5e24>
    4a68:	stmdals	r5, {r1, r8, r9, fp, ip, lr, pc}
    4a6c:	ldmda	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4a70:	stcle	13, cr2, [r6, #-0]
    4a74:	strtmi	r2, [r8], -r0, lsl #2
    4a78:	svc	0x0022f7fd
    4a7c:			; <UNDEFINED> instruction: 0xf7fe4628
    4a80:	stmdals	r6, {r2, r4, r5, r6, fp, sp, lr, pc}
    4a84:	stcle	8, cr2, [r5, #-4]
    4a88:			; <UNDEFINED> instruction: 0xf7fd2101
    4a8c:	stmdals	r6, {r1, r3, r4, r8, r9, sl, fp, sp, lr, pc}
    4a90:	stmda	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4a94:	stmdavs	r0!, {r0, r8, r9, fp, ip, pc}^
    4a98:	tsteq	r1, r3, asr #32	; <UNPREDICTABLE>
    4a9c:	mrrc2	7, 15, pc, r6, cr15	; <UNPREDICTABLE>
    4aa0:	ldmda	ip, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4aa4:			; <UNDEFINED> instruction: 0xf7fe4630
    4aa8:	stmdami	fp, {r5, r6, fp, sp, lr, pc}
    4aac:			; <UNDEFINED> instruction: 0xf7ff4478
    4ab0:			; <UNDEFINED> instruction: 0xf7fffb77
    4ab4:	ldrb	pc, [r5, fp, asr #22]	; <UNPREDICTABLE>
    4ab8:	mrc	7, 7, APSR_nzcv, cr6, cr13, {7}
    4abc:			; <UNDEFINED> instruction: 0x000001b0
    4ac0:	andeq	lr, r1, r0, asr #7
    4ac4:			; <UNDEFINED> instruction: 0x0001e3b8
    4ac8:	andeq	r0, r0, r4, lsr #4
    4acc:	andeq	r0, r0, r0, lsr #5
    4ad0:	strdeq	lr, [r1], -r6
    4ad4:	andeq	r0, r0, r8, lsl #5
    4ad8:	andeq	fp, r0, r4, ror #22
    4adc:	mvnsmi	lr, #737280	; 0xb4000
    4ae0:	ldcmi	6, cr4, [r5, #-544]!	; 0xfffffde0
    4ae4:	cfmsuba32mi	mvax0, mvax4, mvfx5, mvfx4
    4ae8:	ldrbtmi	fp, [sp], #-131	; 0xffffff7d
    4aec:	stmdavs	r3, {r2, r4, r5, r8, fp, lr}^
    4af0:	ldrbtmi	r5, [r9], #-2472	; 0xfffff658
    4af4:	stmdavs	r7!, {r0, r1, r4, r5, r9, fp, lr}
    4af8:			; <UNDEFINED> instruction: 0xf1a76809
    4afc:	andvs	r0, r3, r3, lsl #18
    4b00:	blx	fee5adb0 <funcstring@@Base+0xfee35550>
    4b04:	b	1403130 <funcstring@@Base+0x13dd8d0>
    4b08:	andsvs	r1, r3, r9, asr r9
    4b0c:	stmdbcc	r1, {r0, r4, r8, ip, sp, pc}
    4b10:	andvs	r1, r3, fp, asr sl
    4b14:			; <UNDEFINED> instruction: 0xf7ff68e0
    4b18:	svccs	0x0003fbcd
    4b1c:			; <UNDEFINED> instruction: 0xf018d002
    4b20:			; <UNDEFINED> instruction: 0xd1200f01
    4b24:	stmiapl	lr!, {r3, r5, r8, r9, fp, lr}^
    4b28:	movwcc	r6, #6195	; 0x1833
    4b2c:	tstcs	r1, r3, lsr r0
    4b30:			; <UNDEFINED> instruction: 0xf0044620
    4b34:	strbmi	pc, [sl], -r3, lsl #23	; <UNPREDICTABLE>
    4b38:	strmi	r4, [r1], r1, lsr #12
    4b3c:	stc2	0, cr15, [ip], #-16
    4b40:	svccs	0x0003b338
    4b44:	andcs	fp, r0, r8, lsl #30
    4b48:	strbmi	sp, [r8], -r2
    4b4c:	ldc2l	0, cr15, [ip, #-16]
    4b50:	blcc	5ec24 <funcstring@@Base+0x393c4>
    4b54:	ldmdblt	fp, {r0, r1, r4, r5, sp, lr}
    4b58:	stmiapl	fp!, {r2, r3, r4, r8, r9, fp, lr}^
    4b5c:	stmiblt	fp, {r0, r1, r3, r4, fp, sp, lr}
    4b60:	pop	{r0, r1, ip, sp, pc}
    4b64:	blmi	6a5b2c <funcstring@@Base+0x6802cc>
    4b68:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    4b6c:	bicsle	r2, r9, r0, lsl #22
    4b70:	smlattcs	r0, r0, r8, r6
    4b74:	blx	a40b9e <funcstring@@Base+0xa1b33e>
    4b78:	stmiavs	r0!, {r0, r6, r9, sl, lr}
    4b7c:	blx	ff9c2b82 <funcstring@@Base+0xff99d322>
    4b80:	svc	0x00ecf7fd
    4b84:			; <UNDEFINED> instruction: 0xf7ff9001
    4b88:	stmdals	r1, {r0, r5, r6, r7, r9, fp, ip, sp, lr, pc}
    4b8c:	pop	{r0, r1, ip, sp, pc}
    4b90:	ldmdavs	r3!, {r4, r5, r6, r7, r8, r9, pc}
    4b94:	eorsvs	r3, r3, r1, lsl #22
    4b98:	blmi	33300c <funcstring@@Base+0x30d7ac>
    4b9c:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    4ba0:	svccs	0x0003b933
    4ba4:			; <UNDEFINED> instruction: 0xf028bf08
    4ba8:			; <UNDEFINED> instruction: 0xf0480802
    4bac:	ldrb	r0, [pc, r1, lsl #16]
    4bb0:	blx	ff342bb4 <funcstring@@Base+0xff31d354>
    4bb4:	svclt	0x0000e7f5
    4bb8:	andeq	lr, r1, r6, lsr #4
    4bbc:	andeq	r0, r0, r0, asr #4
    4bc0:	andeq	lr, r1, r6, asr #12
    4bc4:	andeq	r0, r0, ip, lsl #5
    4bc8:	andeq	r0, r0, r4, lsr #4
    4bcc:	andeq	r0, r0, r8, lsl #5
    4bd0:	andeq	r0, r0, ip, ror r2
    4bd4:	blmi	a97480 <funcstring@@Base+0xa71c20>
    4bd8:	push	{r1, r3, r4, r5, r6, sl, lr}
    4bdc:	strdlt	r4, [r5], r0
    4be0:	pkhtbmi	r5, sl, r3, asr #17
    4be4:	svcmi	0x002746e8
    4be8:	movwls	r6, #14363	; 0x381b
    4bec:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4bf0:			; <UNDEFINED> instruction: 0xff2cf005
    4bf4:			; <UNDEFINED> instruction: 0xf02a447f
    4bf8:	strcs	r0, [r0, #-2305]	; 0xfffff6ff
    4bfc:			; <UNDEFINED> instruction: 0xf0034683
    4c00:			; <UNDEFINED> instruction: 0x4640fa31
    4c04:			; <UNDEFINED> instruction: 0xf8f8f005
    4c08:	andcs	r4, r0, pc, lsl fp
    4c0c:			; <UNDEFINED> instruction: 0xf00858fe
    4c10:	adcsmi	pc, r0, #4177920	; 0x3fc000
    4c14:	andsle	r4, r9, r4, lsl #12
    4c18:	cmplt	fp, #3342336	; 0x330000
    4c1c:			; <UNDEFINED> instruction: 0x46514b1b
    4c20:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    4c24:			; <UNDEFINED> instruction: 0x4620bb33
    4c28:	blx	fe442c2e <funcstring@@Base+0xfe41d3ce>
    4c2c:	ldmpl	fp!, {r3, r4, r8, r9, fp, lr}^
    4c30:	stccs	8, cr6, [r0], {27}
    4c34:			; <UNDEFINED> instruction: 0x4605bf18
    4c38:	strbmi	fp, [r0], -r3, asr #18
    4c3c:			; <UNDEFINED> instruction: 0xf900f005
    4c40:			; <UNDEFINED> instruction: 0xf0082000
    4c44:	adcsmi	pc, r0, #3751936	; 0x394000
    4c48:	mvnle	r4, r4, lsl #12
    4c4c:			; <UNDEFINED> instruction: 0xf0054640
    4c50:			; <UNDEFINED> instruction: 0xf003f8f7
    4c54:			; <UNDEFINED> instruction: 0x4658fa33
    4c58:			; <UNDEFINED> instruction: 0xf8a8f005
    4c5c:	blmi	217498 <funcstring@@Base+0x1f1c38>
    4c60:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4c64:	blls	decd4 <funcstring@@Base+0xb9474>
    4c68:	qaddle	r4, sl, r5
    4c6c:	andlt	r4, r5, r8, lsr #12
    4c70:	svchi	0x00f0e8bd
    4c74:	ldrb	r4, [r6, r9, asr #12]
    4c78:	mrc	7, 0, APSR_nzcv, cr6, cr13, {7}
    4c7c:	andeq	lr, r1, r8, lsr r1
    4c80:			; <UNDEFINED> instruction: 0x000001b0
    4c84:	andeq	lr, r1, ip, lsl r1
    4c88:			; <UNDEFINED> instruction: 0x000001b8
    4c8c:	ldrdeq	r0, [r0], -ip
    4c90:	andeq	r0, r0, r0, ror #3
    4c94:	strheq	lr, [r1], -r0
    4c98:	strdlt	fp, [sp], #80	; 0x50	; <UNPREDICTABLE>
    4c9c:	mrrcmi	13, 5, r4, r5, cr4
    4ca0:	mrcmi	4, 2, r4, cr5, cr13, {3}
    4ca4:	ldrbtmi	r5, [lr], #-2348	; 0xfffff6d4
    4ca8:	strbtls	r6, [fp], #-2084	; 0xfffff7dc
    4cac:	streq	pc, [r0], #-79	; 0xffffffb1
    4cb0:	ldmdbpl	r5!, {r1, r4, r6, sl, fp, lr}
    4cb4:	lfmmi	f1, 3, [r2], {2}
    4cb8:	andls	r6, r3, sl, lsr #16
    4cbc:	tstls	r4, r8, lsl #16
    4cc0:	movwls	r9, #20998	; 0x5206
    4cc4:	ldmdbpl	r3!, {r0, r9, sl, ip, pc}
    4cc8:	andls	r6, r7, #1703936	; 0x1a0000
    4ccc:	ldc	7, cr15, [r4, #1012]	; 0x3f4
    4cd0:	stmdacs	r0, {r2, r9, sl, lr}
    4cd4:	mvflssp	f5, #2.0
    4cd8:	stmdbls	r2, {r0, r3, r6, r9, fp, lr}
    4cdc:	ldmpl	r5!, {r0, r1, r2, r6, r8, r9, fp, lr}
    4ce0:			; <UNDEFINED> instruction: 0xf851aa08
    4ce4:	eorvs	r0, sl, r4, lsl #22
    4ce8:	ldmpl	r2!, {r0, r2, r4, r5, r9, sl, lr}^
    4cec:	andsvs	r4, r0, r5, asr #22
    4cf0:	ldmpl	r0!, {r0, r2, r6, r9, fp, lr}^
    4cf4:	andvs	r4, r1, r5, asr #22
    4cf8:			; <UNDEFINED> instruction: 0x601458b2
    4cfc:	bls	db0d0 <funcstring@@Base+0xb5870>
    4d00:	addsmi	r3, sl, #132, 6	; 0x10000002
    4d04:	blls	f8de4 <funcstring@@Base+0xd3584>
    4d08:	stmdals	r4, {r1, r8, fp, ip, pc}
    4d0c:			; <UNDEFINED> instruction: 0x4798685b
    4d10:			; <UNDEFINED> instruction: 0xf0094605
    4d14:	blmi	fc2f38 <funcstring@@Base+0xf9d6d8>
    4d18:	ldmpl	r6, {r0, r9, fp, ip, pc}^
    4d1c:	ldmdbvs	r8, {r0, r1, r4, r5, fp, sp, lr}^
    4d20:	blmi	f334e8 <funcstring@@Base+0xf0dc88>
    4d24:	bls	55940 <funcstring@@Base+0x300e0>
    4d28:			; <UNDEFINED> instruction: 0x601d58d3
    4d2c:	strcs	r9, [r0, #-3585]	; 0xfffff1ff
    4d30:	blmi	c9761c <funcstring@@Base+0xc71dbc>
    4d34:	ldmpl	r2!, {r1, r2, fp, ip, pc}
    4d38:			; <UNDEFINED> instruction: 0x61556891
    4d3c:	ldmpl	r1!, {r0, r4, sp, lr}^
    4d40:	bls	1d7a04 <funcstring@@Base+0x1b21a4>
    4d44:	ldmpl	r3!, {r3, sp, lr}^
    4d48:	bmi	d1cdb8 <funcstring@@Base+0xcf7558>
    4d4c:	ldrbtmi	r4, [sl], #-2857	; 0xfffff4d7
    4d50:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4d54:	subsmi	r9, sl, fp, ror #22
    4d58:	strtmi	sp, [r0], -r7, asr #2
    4d5c:	ldcllt	0, cr11, [r0, #436]!	; 0x1b4
    4d60:	stmdami	pc!, {r1, r2, r5, r8, r9, fp, lr}	; <UNPREDICTABLE>
    4d64:	ldrbtmi	r5, [r8], #-2259	; 0xfffff72d
    4d68:			; <UNDEFINED> instruction: 0xf7ff6819
    4d6c:	ldmdavs	r3!, {r0, r3, r4, r6, r9, fp, ip, sp, lr, pc}
    4d70:			; <UNDEFINED> instruction: 0xe7d66958
    4d74:	blcs	6b98c <funcstring@@Base+0x4612c>
    4d78:			; <UNDEFINED> instruction: 0x4625bfd8
    4d7c:	bls	bc4a8 <funcstring@@Base+0x96c48>
    4d80:	ldmdavs	r7, {r1, r8, r9, fp, sp}^
    4d84:	andcc	sp, r8, #38	; 0x26
    4d88:	strtcs	r4, [r0], -r6, lsr #22
    4d8c:	bls	565e8 <funcstring@@Base+0x30d88>
    4d90:	ldmdavs	r9, {r0, r1, r4, r6, r7, fp, ip, lr}
    4d94:	strmi	lr, [r1], -r2
    4d98:	blvs	82da4 <funcstring@@Base+0x5d544>
    4d9c:			; <UNDEFINED> instruction: 0xf0054638
    4da0:	blmi	8832c4 <funcstring@@Base+0x85da64>
    4da4:			; <UNDEFINED> instruction: 0xf8559a01
    4da8:	ldmpl	r3, {r2, r8, r9, fp, ip, sp, lr}^
    4dac:			; <UNDEFINED> instruction: 0xb127681b
    4db0:			; <UNDEFINED> instruction: 0xd1f04298
    4db4:			; <UNDEFINED> instruction: 0xf8e4f005
    4db8:	addsmi	lr, r8, #62128128	; 0x3b40000
    4dbc:	andcs	sp, r0, #18
    4dc0:			; <UNDEFINED> instruction: 0xf8004b18
    4dc4:	bls	4f9d0 <funcstring@@Base+0x2a170>
    4dc8:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    4dcc:			; <UNDEFINED> instruction: 0xf0041ac0
    4dd0:			; <UNDEFINED> instruction: 0x4607ff91
    4dd4:	ldrtmi	r9, [r8], -r5, lsl #22
    4dd8:	tsteq	r2, r3	; <UNPREDICTABLE>
    4ddc:	mrc2	7, 7, pc, cr10, cr15, {7}
    4de0:	ldr	r4, [r6, r5, lsl #12]
    4de4:			; <UNDEFINED> instruction: 0xf8ccf005
    4de8:			; <UNDEFINED> instruction: 0xf7fde7e9
    4dec:	svclt	0x0000ed5e
    4df0:	andeq	lr, r1, r0, ror r0
    4df4:			; <UNDEFINED> instruction: 0x000001b0
    4df8:	andeq	lr, r1, sl, rrx
    4dfc:	andeq	r0, r0, r8, ror r2
    4e00:	andeq	r0, r0, ip, ror #4
    4e04:	andeq	r0, r0, r4, asr #3
    4e08:	andeq	r0, r0, r0, lsr #3
    4e0c:	muleq	r0, r8, r2
    4e10:	muleq	r0, ip, r2
    4e14:	ldrdeq	r0, [r0], -r4
    4e18:			; <UNDEFINED> instruction: 0x000001b4
    4e1c:	andeq	sp, r1, r2, asr #31
    4e20:			; <UNDEFINED> instruction: 0x0000b8be
    4e24:	andeq	r0, r0, ip, lsl #3
    4e28:	strdeq	r0, [r0], -ip
    4e2c:	svcmi	0x00f0e92d
    4e30:	stc	6, cr4, [sp, #-12]!
    4e34:			; <UNDEFINED> instruction: 0xf8df8b04
    4e38:			; <UNDEFINED> instruction: 0xf8df249c
    4e3c:			; <UNDEFINED> instruction: 0xf8df849c
    4e40:	umullslt	r4, r1, ip, r4
    4e44:	ldmdavs	fp, {r3, r4, r5, r6, r7, sl, lr}^
    4e48:			; <UNDEFINED> instruction: 0xf8df9001
    4e4c:	ldrbtmi	r0, [r8], #-1172	; 0xfffffb6c
    4e50:	ldmdavs	r2, {r1, r7, fp, ip, lr}
    4e54:			; <UNDEFINED> instruction: 0xf04f920f
    4e58:			; <UNDEFINED> instruction: 0xf8df0200
    4e5c:			; <UNDEFINED> instruction: 0xf8582488
    4e60:	tstls	r4, r4
    4e64:	strne	pc, [r0], #2271	; 0x8df
    4e68:	ldrbtmi	r6, [r9], #-3
    4e6c:	andcs	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    4e70:	andsvs	r6, r3, r9, lsl #16
    4e74:	stmdbcc	r1, {r0, r4, r8, ip, sp, pc}
    4e78:	andvs	r1, r3, fp, asr sl
    4e7c:	strcs	sl, [r0], #-2828	; 0xfffff4f4
    4e80:	stmdbeq	r0!, {r0, r2, r3, r8, ip, sp, lr, pc}
    4e84:	ldrmi	sl, [r8], -r6, lsl #30
    4e88:	bcc	fe4406b4 <funcstring@@Base+0xfe41ae54>
    4e8c:			; <UNDEFINED> instruction: 0xffb4f004
    4e90:	stc2	0, cr15, [r4, #40]	; 0x28
    4e94:	ldrbcs	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    4e98:	ldrbcc	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    4e9c:	ldrbne	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    4ea0:	andcs	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    4ea4:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    4ea8:	strls	r4, [r8], #-1145	; 0xfffffb87
    4eac:	andsvs	r6, ip, r2, lsl r8
    4eb0:	strls	r2, [r6], #-770	; 0xfffffcfe
    4eb4:	bcs	fe4406dc <funcstring@@Base+0xfe41ae7c>
    4eb8:	stmib	sp, {r0, r1, r3, r8, ip, pc}^
    4ebc:	strls	r9, [r7, -r9, lsl #6]
    4ec0:	beq	4406e8 <funcstring@@Base+0x41ae88>
    4ec4:	stmiavs	r6, {r0, fp, ip, pc}^
    4ec8:			; <UNDEFINED> instruction: 0xf0002e00
    4ecc:			; <UNDEFINED> instruction: 0x463d81b6
    4ed0:	ldrtmi	r2, [r9], -r3, lsl #4
    4ed4:			; <UNDEFINED> instruction: 0xf0024630
    4ed8:	stmdavs	fp!, {r0, r1, r6, r8, sl, fp, ip, sp, lr, pc}
    4edc:	ldmdavs	fp, {r0, r1, r3, r4, r8, ip, sp, pc}
    4ee0:	blcs	11eec <basesyntax@@Base+0x3d0>
    4ee4:	ldmdavs	r6!, {r0, r1, r3, r4, r5, r6, r7, r8, ip, lr, pc}^
    4ee8:	stflsd	f3, [r7, #-56]	; 0xffffffc8
    4eec:	stcne	7, cr14, [r0], #960	; 0x3c0
    4ef0:			; <UNDEFINED> instruction: 0xf0040080
    4ef4:	blls	1c4af8 <funcstring@@Base+0x19f298>
    4ef8:	ldrtmi	r1, [sl], -r7, lsl #26
    4efc:	ldmib	r3, {r0, r1, r3, r5, r8, ip, sp, pc}^
    4f00:			; <UNDEFINED> instruction: 0xf8423100
    4f04:	blcs	bb1c <strspn@plt+0x8f90>
    4f08:	blmi	ffef96f4 <funcstring@@Base+0xffed3e94>
    4f0c:	andsvs	r2, r1, r0, lsl #2
    4f10:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    4f14:	ldmvc	fp, {r1, r8, r9, ip, pc}^
    4f18:	ldmibmi	r8!, {r0, r1, r3, r4, r6, r8, ip, sp, pc}^
    4f1c:	ldrbtmi	r1, [r9], #-3619	; 0xfffff1dd
    4f20:	movwcs	fp, #7960	; 0x1f18
    4f24:	stmdbcs	r0, {r0, r3, fp, sp, lr}
    4f28:	movwcs	fp, #3864	; 0xf18
    4f2c:			; <UNDEFINED> instruction: 0xf0402b00
    4f30:	movwls	r8, #12668	; 0x317c
    4f34:	andcs	r4, r2, #247808	; 0x3c800
    4f38:			; <UNDEFINED> instruction: 0xf8589d01
    4f3c:	stmdbvs	r8!, {r0, r1, sp, pc}
    4f40:	andscs	pc, r0, sl, asr #17
    4f44:			; <UNDEFINED> instruction: 0xf9b6f7ff
    4f48:			; <UNDEFINED> instruction: 0xf0086928
    4f4c:	tstcs	r3, fp, asr fp	; <UNPREDICTABLE>
    4f50:	stmdbvs	r8!, {r0, r1, r9, sl, lr}
    4f54:	bcc	440780 <funcstring@@Base+0x41af20>
    4f58:	blx	ff7c0f80 <funcstring@@Base+0xff79b720>
    4f5c:	stmiavs	lr!, {r0, r3, r5, r6, r7, r8, r9, fp, lr}
    4f60:			; <UNDEFINED> instruction: 0xf8589000
    4f64:	blvs	fe750f78 <funcstring@@Base+0xfe72b718>
    4f68:			; <UNDEFINED> instruction: 0xb1be9305
    4f6c:	stcls	6, cr4, [r9], {163}	; 0xa3
    4f70:	strbmi	r2, [r9], -r4, lsl #4
    4f74:			; <UNDEFINED> instruction: 0xf0024630
    4f78:	stmdavs	r3!, {r0, r1, r4, r5, r6, r7, sl, fp, ip, sp, lr, pc}
    4f7c:			; <UNDEFINED> instruction: 0xf00a6858
    4f80:	stmdavs	r3!, {r0, r4, r5, r7, r8, r9, fp, ip, sp, lr, pc}
    4f84:	ldmdavs	ip, {r0, r3, r5, r9, sl, lr}^
    4f88:			; <UNDEFINED> instruction: 0xf00a4620
    4f8c:	ldmdavs	r6!, {r0, r1, r2, r4, r5, r6, r8, sl, fp, ip, sp, lr, pc}^
    4f90:	svclt	0x00082800
    4f94:	cfmadd32cs	mvax1, mvfx4, mvfx0, mvfx5
    4f98:	ldrbmi	sp, [ip], -r9, ror #3
    4f9c:	ldmibvc	fp, {r1, r8, r9, fp, ip, pc}^
    4fa0:			; <UNDEFINED> instruction: 0xf0402b00
    4fa4:	ldmdblt	r4, {r0, r1, r2, r3, r4, r5, r7, pc}^
    4fa8:	blcs	2bbb0 <funcstring@@Base+0x6350>
    4fac:	rscshi	pc, r3, r0
    4fb0:			; <UNDEFINED> instruction: 0x46254bd5
    4fb4:			; <UNDEFINED> instruction: 0xf8589a00
    4fb8:	andsvs	r3, sl, r3
    4fbc:	strcc	lr, [r5, #-91]	; 0xffffffa5
    4fc0:	beq	a413fc <funcstring@@Base+0xa1bb9c>
    4fc4:			; <UNDEFINED> instruction: 0xf04f2201
    4fc8:			; <UNDEFINED> instruction: 0x46a936ff
    4fcc:	ldrbmi	r4, [r1], -fp, lsr #12
    4fd0:			; <UNDEFINED> instruction: 0xf0006838
    4fd4:	blls	2c4398 <funcstring@@Base+0x29eb38>
    4fd8:			; <UNDEFINED> instruction: 0xf0001c59
    4fdc:	blcs	a548c <funcstring@@Base+0x7fc2c>
    4fe0:	msrhi	SPSR_c, r0, asr #32
    4fe4:			; <UNDEFINED> instruction: 0x1c724bc9
    4fe8:			; <UNDEFINED> instruction: 0xf858980b
    4fec:	svclt	0x00083003
    4ff0:			; <UNDEFINED> instruction: 0xf1036886
    4ff4:	svclt	0x00080290
    4ff8:	streq	pc, [r1], -r6
    4ffc:	mlsle	r7, r0, r2, r4
    5000:	addsmi	r3, r8, #96, 6	; 0x80000001
    5004:	ldmdavs	fp!, {r0, r1, r3, r5, r8, ip, lr, pc}^
    5008:	blcs	c4f4 <strspn@plt+0x9968>
    500c:	tsthi	r8, r0	; <UNPREDICTABLE>
    5010:	ldmdavc	sl, {r0, r2, r3, r6, r9, sl, lr}
    5014:	tstle	ip, sp, lsr #20
    5018:			; <UNDEFINED> instruction: 0xf103785a
    501c:	biclt	r0, r2, r2, lsl #24
    5020:	andle	r2, pc, sp, lsr #20
    5024:	tstle	sl, r0, ror sl
    5028:	blcs	830a0 <funcstring@@Base+0x5d840>
    502c:	mvnsle	r2, r0, lsl #20
    5030:			; <UNDEFINED> instruction: 0xf8514db7
    5034:			; <UNDEFINED> instruction: 0xf8583f04
    5038:	strcc	r5, [r4, #-5]!
    503c:	mvnle	r2, r0, lsl #22
    5040:	and	r4, sp, r5, lsl r6
    5044:	ldmdblt	r3, {r0, r1, r3, r4, r7, fp, ip, sp, lr}^
    5048:	tstcc	r4, fp, asr #16
    504c:			; <UNDEFINED> instruction: 0xf0002b00
    5050:	blne	ff2e5450 <funcstring@@Base+0xff2bfbf0>
    5054:	strmi	r2, [pc], -r5, lsl #4
    5058:	strteq	lr, [r3], #2980	; 0xba4
    505c:	strcs	lr, [r0, #-1974]	; 0xfffff84a
    5060:	blcs	2bc68 <funcstring@@Base+0x6408>
    5064:	blmi	fea3914c <funcstring@@Base+0xfea138ec>
    5068:	bls	10874 <_IO_stdin_used@@Base+0x3b8>
    506c:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    5070:			; <UNDEFINED> instruction: 0xf000601a
    5074:	blls	65500 <funcstring@@Base+0x3fca0>
    5078:	tstlt	r3, fp, lsl r9
    507c:			; <UNDEFINED> instruction: 0xf0084628
    5080:	cdp	8, 1, cr15, cr9, cr9, {1}
    5084:			; <UNDEFINED> instruction: 0xf0080a10
    5088:	vnmls.f32	s30, s17, s19
    508c:			; <UNDEFINED> instruction: 0xf0030a90
    5090:	cdp	8, 1, cr15, cr8, cr13, {2}
    5094:			; <UNDEFINED> instruction: 0xf00a0a10
    5098:	blls	10434c <funcstring@@Base+0xdeaec>
    509c:	ldmmi	sp, {r0, r1, r3, r5, r8, ip, sp, pc}
    50a0:	andcs	r4, r0, #26214400	; 0x1900000
    50a4:			; <UNDEFINED> instruction: 0xf00a4478
    50a8:	mrc	8, 0, APSR_nzcv, cr9, cr5, {7}
    50ac:			; <UNDEFINED> instruction: 0xf0040a90
    50b0:	bmi	fe684bd4 <funcstring@@Base+0xfe65f374>
    50b4:	ldrbtmi	r4, [sl], #-2951	; 0xfffff479
    50b8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    50bc:	subsmi	r9, sl, pc, lsl #22
    50c0:	rscshi	pc, r8, r0, asr #32
    50c4:	andslt	r9, r1, r0, lsl #16
    50c8:	blhi	1403c4 <funcstring@@Base+0x11ab64>
    50cc:	svchi	0x00f0e8bd
    50d0:	strcs	r9, [r1, #-2816]	; 0xfffff500
    50d4:	bicle	r2, r6, r0, lsl #22
    50d8:			; <UNDEFINED> instruction: 0xf384fab4
    50dc:			; <UNDEFINED> instruction: 0x2e00095b
    50e0:			; <UNDEFINED> instruction: 0xf043bfc8
    50e4:	blcs	5cf0 <strspn@plt+0x3164>
    50e8:	adcshi	pc, r6, r0, asr #32
    50ec:	ldrtmi	r9, [sl], -r4, lsl #22
    50f0:			; <UNDEFINED> instruction: 0xf7ff4621
    50f4:	stmdacs	r0, {r0, r4, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    50f8:	adchi	pc, r4, r0
    50fc:			; <UNDEFINED> instruction: 0xf1a64b87
    5100:	blx	fed8690c <funcstring@@Base+0xfed610ac>
    5104:			; <UNDEFINED> instruction: 0xf858f686
    5108:	ldmdbeq	r6!, {r0, r1, ip, sp}^
    510c:	blcs	5f180 <funcstring@@Base+0x39920>
    5110:			; <UNDEFINED> instruction: 0xf046bf18
    5114:	cfmadd32cs	mvax0, mvfx0, mvfx0, mvfx1
    5118:	sbcshi	pc, r1, r0, asr #32
    511c:			; <UNDEFINED> instruction: 0xf8584b80
    5120:	subs	r4, r4, r3
    5124:	vfnmsvs.f64	d9, d8, d5
    5128:			; <UNDEFINED> instruction: 0xf0073004
    512c:	ldrbmi	pc, [r1], -pc, lsl #23	; <UNPREDICTABLE>
    5130:	cdp2	0, 13, cr15, cr6, cr8, {0}
    5134:	ldrdls	pc, [r0], -sp	; <UNPREDICTABLE>
    5138:	svceq	0x0000f1b9
    513c:	addshi	pc, r7, r0
    5140:	tstcs	r0, r8, ror lr
    5144:			; <UNDEFINED> instruction: 0x4633447e
    5148:	ldrmi	r4, [r9], lr, asr #12
    514c:	smlabteq	r1, r1, r1, pc	; <UNPREDICTABLE>
    5150:	strbmi	r6, [r9], #-2162	; 0xfffff78e
    5154:			; <UNDEFINED> instruction: 0xf0084650
    5158:	ldmdavs	r6!, {r0, r2, r4, r5, r8, r9, sl, fp, ip, sp, lr, pc}
    515c:	adfcss	f2, f0, f1
    5160:			; <UNDEFINED> instruction: 0xf8ddd1f4
    5164:			; <UNDEFINED> instruction: 0xf1b99018
    5168:	andle	r0, pc, r0, lsl #30
    516c:	ldrbtmi	r4, [lr], #-3694	; 0xfffff192
    5170:			; <UNDEFINED> instruction: 0x464e4633
    5174:			; <UNDEFINED> instruction: 0xf1c14699
    5178:	ldmdavs	r2!, {r0, r8}^
    517c:	ldrbmi	r4, [r0], -r9, asr #8
    5180:			; <UNDEFINED> instruction: 0xff20f008
    5184:	tstcs	r1, r6, lsr r8
    5188:	mvnsle	r2, r0, lsl #28
    518c:	andcs	r4, sl, r1, asr r6
    5190:	cdp2	0, 11, cr15, cr4, cr8, {0}
    5194:	blls	2bedb8 <funcstring@@Base+0x299558>
    5198:			; <UNDEFINED> instruction: 0xd1282b01
    519c:	ldrbtmi	r4, [ip], #-3171	; 0xfffff39d
    51a0:			; <UNDEFINED> instruction: 0xf5b368a3
    51a4:			; <UNDEFINED> instruction: 0xf1037f7a
    51a8:	adcvs	r0, r2, r1, lsl #4
    51ac:	blls	13bb88 <funcstring@@Base+0x116328>
    51b0:	stmdbls	r0, {r1, r3, r4, r5, r9, sl, lr}
    51b4:			; <UNDEFINED> instruction: 0xf7ff980b
    51b8:	stmiavs	r3!, {r0, r3, r4, r5, r6, r7, r9, fp, ip, sp, lr, pc}
    51bc:	adcvs	r3, r3, r1, lsl #22
    51c0:	stmdacs	r0, {r0, r2, r9, sl, lr}
    51c4:	blmi	15b97b8 <funcstring@@Base+0x1593f58>
    51c8:			; <UNDEFINED> instruction: 0xf8584606
    51cc:	ldrtmi	r4, [r0], -r3
    51d0:	blx	6c11e8 <funcstring@@Base+0x69b988>
    51d4:	blmi	15a91dc <funcstring@@Base+0x158397c>
    51d8:	eorvs	r2, r2, r0, lsl #4
    51dc:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    51e0:	blcs	1f254 <basesyntax@@Base+0xd738>
    51e4:	svcge	0x0047f43f
    51e8:			; <UNDEFINED> instruction: 0xffb0f7fe
    51ec:	blcs	bef00 <funcstring@@Base+0x996a0>
    51f0:	blls	1392b4 <funcstring@@Base+0x113a54>
    51f4:	strle	r0, [r5, #-2011]	; 0xfffff825
    51f8:			; <UNDEFINED> instruction: 0xf8584b4e
    51fc:	ldmdavs	fp, {r0, r1, ip, sp}
    5200:	suble	r2, r1, r0, lsl #22
    5204:			; <UNDEFINED> instruction: 0xf8584b46
    5208:	stmdavs	r3!, {r0, r1, lr}
    520c:	eorvs	r3, r3, r1, lsl #6
    5210:	tstcs	r1, r1, lsl #28
    5214:			; <UNDEFINED> instruction: 0xf0044630
    5218:			; <UNDEFINED> instruction: 0x4631f811
    521c:	strmi	r2, [r6], -r0, lsl #4
    5220:			; <UNDEFINED> instruction: 0xf8baf004
    5224:	strcs	fp, [r0, #-848]	; 0xfffffcb0
    5228:			; <UNDEFINED> instruction: 0xf852e7d1
    522c:	movwls	r3, #15364	; 0x3c04
    5230:	cmncs	pc, #128, 12	; 0x8000000
    5234:	strcs	r9, [r0, #-768]	; 0xfffffd00
    5238:			; <UNDEFINED> instruction: 0x4634e715
    523c:	ldrb	r2, [r8], -r8
    5240:	smlad	sp, sp, r6, r4
    5244:			; <UNDEFINED> instruction: 0x46064b36
    5248:	andmi	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    524c:			; <UNDEFINED> instruction: 0x461de7bf
    5250:	strtmi	lr, [r5], -r6, lsl #14
    5254:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
    5258:			; <UNDEFINED> instruction: 0xf00a2001
    525c:			; <UNDEFINED> instruction: 0x2c01faff
    5260:	movwcs	fp, #4052	; 0xfd4
    5264:	movweq	pc, #4101	; 0x1005	; <UNPREDICTABLE>
    5268:	stmdals	fp, {r0, r1, r3, r4, r8, fp, ip, sp, pc}
    526c:			; <UNDEFINED> instruction: 0x4649e73e
    5270:	stmdals	r8, {r0, r1, r2, r4, r5, r6, r8, r9, sl, sp, lr, pc}
    5274:			; <UNDEFINED> instruction: 0xf00a2101
    5278:	ldrb	pc, [r6, r9, lsr #17]!	; <UNPREDICTABLE>
    527c:	eorvs	r4, r0, ip, lsr #22
    5280:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    5284:	bllt	2df2f8 <funcstring@@Base+0x2b9a98>
    5288:	tstcs	r1, r8, lsl #16
    528c:			; <UNDEFINED> instruction: 0xf89ef00a
    5290:	strtmi	r9, [r9], -fp, lsl #20
    5294:			; <UNDEFINED> instruction: 0xf0004638
    5298:	stmdami	r7!, {r0, r2, r3, r4, r5, r6, r7, r9, fp, ip, sp, lr, pc}
    529c:	cmnvc	sl, pc, asr #8	; <UNPREDICTABLE>
    52a0:			; <UNDEFINED> instruction: 0xf7fe4478
    52a4:	bls	450a0 <funcstring@@Base+0x1f840>
    52a8:	bicle	r2, r4, r0, lsl #20
    52ac:	lslle	r2, r1, #22
    52b0:	ldrb	r9, [r3, -r0, lsl #8]!
    52b4:	b	ffe432b0 <funcstring@@Base+0xffe1da50>
    52b8:			; <UNDEFINED> instruction: 0xf7fe4630
    52bc:	blmi	804f78 <funcstring@@Base+0x7df718>
    52c0:			; <UNDEFINED> instruction: 0xf8582101
    52c4:	ldmdavs	r8, {r0, r1, ip, sp}
    52c8:	bl	ffd432c4 <funcstring@@Base+0xffd1da64>
    52cc:			; <UNDEFINED> instruction: 0xff3ef7fe
    52d0:	svclt	0x0000e7da
    52d4:			; <UNDEFINED> instruction: 0x000001b0
    52d8:	andeq	sp, r1, ip, asr #29
    52dc:	andeq	r0, r0, r0, asr #4
    52e0:	andeq	sp, r1, r2, asr #29
    52e4:	andeq	r0, r0, ip, lsl #5
    52e8:	andeq	lr, r1, lr, asr #5
    52ec:	andeq	r0, r0, r8, lsr #4
    52f0:	andeq	r0, r0, r8, asr #3
    52f4:	andeq	sp, r1, r8, lsl #23
    52f8:	andeq	r0, r0, r0, asr #3
    52fc:	andeq	lr, r1, sl, lsl r2
    5300:	andeq	r0, r0, r8, asr r2
    5304:	andeq	r0, r0, r0, lsr #5
    5308:	ldrdeq	r0, [r0], -r4
    530c:	muleq	r0, r8, r2
    5310:	andeq	r0, r0, r0, ror #5
    5314:	andeq	fp, r0, r0, asr #11
    5318:	andeq	sp, r1, sl, asr ip
    531c:	andeq	r0, r0, r8, lsr #5
    5320:	andeq	r0, r0, r4, lsr #4
    5324:			; <UNDEFINED> instruction: 0x0000b6bc
    5328:	muleq	r0, r2, r6
    532c:	muleq	r1, sl, pc	; <UNPREDICTABLE>
    5330:	andeq	r0, r0, r8, lsl #5
    5334:	andeq	r0, r0, ip, ror r2
    5338:	muleq	r0, r4, r3
    533c:	andeq	r0, r0, ip, ror #4
    5340:	blmi	b57bf8 <funcstring@@Base+0xb32398>
    5344:	ldrblt	r4, [r0, #1146]!	; 0x47a
    5348:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
    534c:	rscscc	pc, pc, #79	; 0x4f
    5350:	ldmdavs	fp, {r1, r3, r5, r8, r9, sl, fp, lr}
    5354:			; <UNDEFINED> instruction: 0xf04f9303
    5358:	movwcs	r0, #768	; 0x300
    535c:	stmib	r1, {r0, r1, r2, r3, r4, r5, r6, sl, lr}^
    5360:	stmib	r1, {r8, r9, sp}^
    5364:	lslslt	r3, r2, #6
    5368:	stmdage	r1, {r0, r2, r9, sl, lr}
    536c:			; <UNDEFINED> instruction: 0xf7fd460c
    5370:	stmdacs	r0, {r2, r3, r4, r7, r8, r9, fp, sp, lr, pc}
    5374:	tstcs	r1, r6, lsr fp
    5378:			; <UNDEFINED> instruction: 0xf0034628
    537c:	andcs	pc, r2, #380	; 0x17c
    5380:	strmi	r4, [r6], -r9, lsr #12
    5384:			; <UNDEFINED> instruction: 0xf808f004
    5388:	stmdals	r2, {r3, r7, r8, ip, sp, pc}
    538c:	bl	ffb43388 <funcstring@@Base+0xffb1db28>
    5390:	rscvs	r9, r6, r1, lsl #22
    5394:	bmi	69d428 <funcstring@@Base+0x677bc8>
    5398:	ldrbtmi	r4, [sl], #-2839	; 0xfffff4e9
    539c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    53a0:	subsmi	r9, sl, r3, lsl #22
    53a4:	andlt	sp, r5, r1, lsl #2
    53a8:			; <UNDEFINED> instruction: 0xf7fdbdf0
    53ac:	bmi	57fdac <funcstring@@Base+0x55a54c>
    53b0:	ldmpl	sl!, {r0, r2, r4, r8, r9, fp, lr}
    53b4:	ldmpl	fp!, {r4, sp, lr}^
    53b8:	ldmiblt	fp!, {r0, r1, r3, r4, fp, sp, lr}
    53bc:			; <UNDEFINED> instruction: 0xf7fd9801
    53c0:	stmdals	r2, {r2, r4, r6, r7, r8, r9, fp, sp, lr, pc}
    53c4:	andle	r2, r5, r1, lsl #16
    53c8:			; <UNDEFINED> instruction: 0xf7fd2101
    53cc:	stmdals	r2, {r1, r3, r4, r5, r6, r9, fp, sp, lr, pc}
    53d0:	bl	ff2c33cc <funcstring@@Base+0xff29db6c>
    53d4:	blx	ff1413e2 <funcstring@@Base+0xff11bb82>
    53d8:	strtmi	r2, [r8], -r1, lsl #2
    53dc:			; <UNDEFINED> instruction: 0xffb6f7fe
    53e0:	bl	fef433dc <funcstring@@Base+0xfef1db7c>
    53e4:	ldrbtmi	r4, [r8], #-2057	; 0xfffff7f7
    53e8:	mrc2	7, 6, pc, cr10, cr14, {7}
    53ec:	mcr2	7, 5, pc, cr14, cr14, {7}	; <UNPREDICTABLE>
    53f0:	svclt	0x0000e7e4
    53f4:	andeq	sp, r1, ip, asr #19
    53f8:			; <UNDEFINED> instruction: 0x000001b0
    53fc:			; <UNDEFINED> instruction: 0x0001d9b4
    5400:	andeq	sp, r1, r6, ror r9
    5404:	andeq	r0, r0, r4, lsr #4
    5408:	andeq	r0, r0, r8, lsl #5
    540c:	andeq	fp, r0, sl, lsr #4
    5410:	stmdacs	r1, {r3, r4, r5, r8, sl, ip, sp, pc}
    5414:			; <UNDEFINED> instruction: 0x460c4d11
    5418:	ldrdcs	fp, [r1], -r8
    541c:	cfldrsle	mvf4, [r5], {125}	; 0x7d
    5420:	stmiapl	fp!, {r0, r1, r2, r3, r8, r9, fp, lr}^
    5424:	addsmi	r6, r8, #1769472	; 0x1b0000
    5428:	ldrmi	fp, [r8], -r8, lsr #31
    542c:	stcle	8, cr2, [fp, #-0]
    5430:	bmi	31f4bc <funcstring@@Base+0x2f9c5c>
    5434:	stmdavc	r9, {r2, r3, r8, r9, fp, lr}
    5438:	ldrbtmi	r5, [fp], #-2218	; 0xfffff756
    543c:	subsvs	r2, r8, r3, ror #18
    5440:	movwcs	fp, #12044	; 0x2f0c
    5444:	andsvs	r2, r3, r1, lsl #6
    5448:	ldclt	0, cr2, [r8, #-0]
    544c:			; <UNDEFINED> instruction: 0xf0056848
    5450:	stmdacs	r0, {r0, r1, r3, r4, r7, r9, fp, ip, sp, lr, pc}
    5454:	stmdavs	r0!, {r2, r5, r6, r7, sl, fp, ip, lr, pc}^
    5458:	blx	1041474 <funcstring@@Base+0x101bc14>
    545c:	strdeq	sp, [r1], -r4
    5460:	andeq	r0, r0, ip, lsr #3
    5464:	andeq	r0, r0, r0, ror #3
    5468:	strdeq	sp, [r1], -lr
    546c:	ldrlt	r6, [r0, #-2120]	; 0xfffff7b8
    5470:	ldrbtmi	r4, [ip], #-3080	; 0xfffff3f8
    5474:			; <UNDEFINED> instruction: 0xf005b130
    5478:	blmi	203e9c <funcstring@@Base+0x1de63c>
    547c:	stmiapl	r3!, {r2, r9, sp}^
    5480:	ldclt	0, cr6, [r0, #-104]	; 0xffffff98
    5484:	andcs	r4, r8, #5120	; 0x1400
    5488:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
    548c:	stmiapl	r3!, {r1, r8, r9, fp, lr}^
    5490:	ldclt	0, cr6, [r0, #-104]	; 0xffffff98
    5494:	muleq	r1, lr, r8
    5498:	andeq	r0, r0, r0, ror #3
    549c:	ldrdeq	r0, [r0], -r4
    54a0:	ldrbmi	r2, [r0, -r1]!
    54a4:	ldrbmi	r2, [r0, -r0]!
    54a8:	stmdacs	r1, {r4, r5, r8, sl, ip, sp, pc}
    54ac:	addlt	r4, r3, fp, lsl #24
    54b0:	cfstrsle	mvf4, [r2], {124}	; 0x7c
    54b4:	andlt	r2, r3, r0
    54b8:	blmi	274980 <funcstring@@Base+0x24f120>
    54bc:	tstls	r1, r0, lsl #10
    54c0:	sbcsvc	r5, sp, r3, ror #17
    54c4:			; <UNDEFINED> instruction: 0xf005711d
    54c8:	blmi	1c40fc <funcstring@@Base+0x19e89c>
    54cc:	stmdbls	r1, {r1, r3, r5, r9, sl, lr}
    54d0:	stcne	8, cr5, [r8, #-908]	; 0xfffffc74
    54d4:			; <UNDEFINED> instruction: 0x31056b99
    54d8:			; <UNDEFINED> instruction: 0xf9dcf000
    54dc:	andeq	sp, r1, r0, ror #16
    54e0:	andeq	r0, r0, r0, asr #3
    54e4:	andeq	r0, r0, r0, lsr #5
    54e8:	svcmi	0x00f0e92d
    54ec:	blmi	c71788 <funcstring@@Base+0xc4bf28>
    54f0:	bmi	c56d54 <funcstring@@Base+0xc314f4>
    54f4:	ldrbtmi	r4, [fp], #-1666	; 0xfffff97e
    54f8:	blmi	c2a104 <funcstring@@Base+0xc048a4>
    54fc:	mrcmi	4, 1, r4, cr0, cr10, {3}
    5500:			; <UNDEFINED> instruction: 0xf8df460d
    5504:	ldmpl	r3, {r6, r7, pc}^
    5508:	ldrbtmi	r4, [r8], #1150	; 0x47e
    550c:			; <UNDEFINED> instruction: 0x9323681b
    5510:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    5514:			; <UNDEFINED> instruction: 0x4629463a
    5518:			; <UNDEFINED> instruction: 0xf7fd4650
    551c:	blls	7ff34 <funcstring@@Base+0x5a6d4>
    5520:	mlasle	r5, sl, r5, r4
    5524:			; <UNDEFINED> instruction: 0xf8584b28
    5528:	ldmdavs	fp, {r0, r1, ip, sp}
    552c:	blcs	21f5a0 <funcstring@@Base+0x1f9d40>
    5530:	vst4.8	{d29,d31,d33,d35}, [pc :128], lr
    5534:	ldrbmi	r7, [r0], -r0, lsl #3
    5538:	b	743534 <funcstring@@Base+0x71dcd4>
    553c:	svccc	0x00fff1b0
    5540:	eorle	r4, r5, r1, lsl #13
    5544:	addcs	sl, r0, #768	; 0x300
    5548:			; <UNDEFINED> instruction: 0xf7fd4621
    554c:	strmi	lr, [r3], r4, asr #18
    5550:			; <UNDEFINED> instruction: 0xf7fd4648
    5554:			; <UNDEFINED> instruction: 0xf1bbeb0a
    5558:	stcle	15, cr0, [r4, #-0]
    555c:	strtmi	r4, [r1], -r3, lsr #9
    5560:	blcs	2bd574 <funcstring@@Base+0x297d14>
    5564:	strmi	sp, [fp, #31]
    5568:			; <UNDEFINED> instruction: 0xf811d01d
    556c:	blcs	214178 <funcstring@@Base+0x1ee918>
    5570:			; <UNDEFINED> instruction: 0xf1a3d90e
    5574:	cfstrscs	mvf0, [pc], {16}
    5578:	strcs	fp, [r0], #-3980	; 0xfffff074
    557c:	blcs	6ce588 <funcstring@@Base+0x6a8d28>
    5580:	strcs	fp, [r0], #-3848	; 0xfffff0f8
    5584:	svclt	0x00082b7f
    5588:	streq	pc, [r1], #-68	; 0xffffffbc
    558c:	rscle	r2, r8, r0, lsl #24
    5590:	blmi	297dd0 <funcstring@@Base+0x272570>
    5594:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    5598:	blls	8df608 <funcstring@@Base+0x8b9da8>
    559c:	qaddle	r4, sl, r7
    55a0:	pop	{r0, r2, r5, ip, sp, pc}
    55a4:			; <UNDEFINED> instruction: 0xf8458ff0
    55a8:	ldrtmi	sl, [r2], r4, lsl #18
    55ac:	ldr	r6, [r1, lr, lsr #32]!
    55b0:	ldmdb	sl!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    55b4:	andeq	fp, r0, r2, ror r1
    55b8:	andeq	sp, r1, r4, lsl r8
    55bc:			; <UNDEFINED> instruction: 0x000001b0
    55c0:	andeq	fp, r0, r0, ror #2
    55c4:	andeq	sp, r1, r6, lsl #16
    55c8:	muleq	r0, r0, r1
    55cc:	andeq	sp, r1, ip, ror r7
    55d0:	mvnsmi	lr, sp, lsr #18
    55d4:	stmdavc	r3, {r0, r1, r2, r9, sl, lr}
    55d8:	cfmadda32mi	mvax0, mvax4, mvfx5, mvfx13
    55dc:	ldrbtmi	r0, [lr], #-282	; 0xfffffee6
    55e0:			; <UNDEFINED> instruction: 0x4604b13b
    55e4:			; <UNDEFINED> instruction: 0xf814441a
    55e8:	blcs	151f4 <basesyntax@@Base+0x36d8>
    55ec:	vsra.u64	<illegal reg q14.5>, q13, #62
    55f0:	vhsub.s8	d16, d1, d14
    55f4:			; <UNDEFINED> instruction: 0xf6c00485
    55f8:			; <UNDEFINED> instruction: 0xf8df0442
    55fc:	blx	fe9257e6 <funcstring@@Base+0xfe8fff86>
    5600:	ldrbtmi	r3, [r8], #1026	; 0x402
    5604:	bl	10c258 <funcstring@@Base+0xe69f8>
    5608:	stmdbeq	r3!, {r0, r1, r4, r6, sl}
    560c:	movtne	lr, #15299	; 0x3bc3
    5610:			; <UNDEFINED> instruction: 0xf8581ad3
    5614:	bl	2156a8 <funcstring@@Base+0x1efe48>
    5618:	ldmdblt	ip, {r0, r1, r7, fp}
    561c:	ssatmi	lr, #1, r0
    5620:	cmnlt	ip, r4, lsr #16
    5624:	andeq	pc, fp, r4, lsl #2
    5628:			; <UNDEFINED> instruction: 0xf7fd4639
    562c:	stmdacs	r0, {r4, r5, r7, fp, sp, lr, pc}
    5630:	blmi	479e0c <funcstring@@Base+0x4545ac>
    5634:	ldmpl	r3!, {r5, r9, sl, lr}^
    5638:	andhi	pc, r0, r3, asr #17
    563c:	ldrhhi	lr, [r0, #141]!	; 0x8d
    5640:	stccs	6, cr4, [r0, #-176]	; 0xffffff50
    5644:			; <UNDEFINED> instruction: 0x4638d0f5
    5648:	stmib	r0!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    564c:			; <UNDEFINED> instruction: 0xf004300c
    5650:	movwcs	pc, #2861	; 0xb2d	; <UNPREDICTABLE>
    5654:			; <UNDEFINED> instruction: 0xf8c84639
    5658:	strmi	r0, [r4], -r0
    565c:			; <UNDEFINED> instruction: 0xf64f6003
    5660:	strdcc	r7, [fp], -pc	; <UNPREDICTABLE>
    5664:	stccc	8, cr15, [r3], {32}
    5668:	ldmdb	r2!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    566c:	svclt	0x0000e7e1
    5670:	andeq	sp, r1, r2, lsr r7
    5674:	andeq	sp, r1, r2, asr #22
    5678:	andeq	r0, r0, r0, lsr r2
    567c:	ldrbmi	lr, [r0, sp, lsr #18]!
    5680:			; <UNDEFINED> instruction: 0xf8df4682
    5684:	blmi	7e987c <funcstring@@Base+0x7c401c>
    5688:			; <UNDEFINED> instruction: 0xf85944f9
    568c:			; <UNDEFINED> instruction: 0xf8d88003
    5690:	movwcc	r3, #4096	; 0x1000
    5694:	andcc	pc, r0, r8, asr #17
    5698:	mrcmi	13, 0, r4, cr12, cr11, {0}
    569c:	ldrbtmi	r4, [lr], #-1149	; 0xfffffb83
    56a0:	ldrbeq	pc, [ip, -r5, lsl #2]!	; <UNPREDICTABLE>
    56a4:			; <UNDEFINED> instruction: 0xf855462c
    56a8:	stmdblt	r8, {r2, r8, r9, fp}^
    56ac:	stmdavs	r3, {r0, r2, r4, sp, lr, pc}^
    56b0:	blle	396c04 <funcstring@@Base+0x3713a4>
    56b4:	eorvs	r6, r3, r3, lsl #16
    56b8:	ldm	r2!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    56bc:	cmnlt	r0, r0, lsr #16
    56c0:			; <UNDEFINED> instruction: 0x3008f9b0
    56c4:	rscsle	r2, r2, r0, lsl #22
    56c8:	tstle	r2, r2, lsl #22
    56cc:	ldrbmi	r6, [r3, #-2099]	; 0xfffff7cd
    56d0:			; <UNDEFINED> instruction: 0x4604daf0
    56d4:	stmdacs	r0, {r5, fp, sp, lr}
    56d8:	adcsmi	sp, sp, #-2147483588	; 0x8000003c
    56dc:			; <UNDEFINED> instruction: 0xf8d8d1e2
    56e0:	blcc	516e8 <funcstring@@Base+0x2be88>
    56e4:	andcc	pc, r0, r8, asr #17
    56e8:	blmi	273b7c <funcstring@@Base+0x24e31c>
    56ec:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    56f0:	stmdblt	fp, {r0, r1, r3, r4, fp, sp, lr}
    56f4:			; <UNDEFINED> instruction: 0x87f0e8bd
    56f8:			; <UNDEFINED> instruction: 0x47f0e8bd
    56fc:	stclt	7, cr15, [r6, #-1016]!	; 0xfffffc08
    5700:	andeq	sp, r1, r8, lsl #13
    5704:	andeq	r0, r0, r4, lsr #4
    5708:	andeq	sp, r1, r8, lsr #21
    570c:	andeq	sp, r1, r2, ror r9
    5710:	andeq	r0, r0, r8, lsl #5
    5714:	cfldr32mi	mvfx11, [r2, #-448]	; 0xfffffe40
    5718:	ldrbtmi	r4, [sp], #-2834	; 0xfffff4ee
    571c:	stmdavs	r3!, {r2, r3, r5, r6, r7, fp, ip, lr}
    5720:	eorvs	r3, r3, r1, lsl #6
    5724:	stmiapl	fp!, {r4, r8, r9, fp, lr}^
    5728:	ldmdavs	lr, {r0, r1, r3, r4, fp, sp, lr}
    572c:			; <UNDEFINED> instruction: 0x2008f9b6
    5730:	bcs	5f7fc <funcstring@@Base+0x39f9c>
    5734:	andle	r6, fp, r9, lsl r0
    5738:			; <UNDEFINED> instruction: 0xf7fd4630
    573c:	stmdavs	r3!, {r1, r4, r5, r6, fp, sp, lr, pc}
    5740:	eorvs	r3, r3, r1, lsl #22
    5744:	blmi	273bb8 <funcstring@@Base+0x24e358>
    5748:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    574c:			; <UNDEFINED> instruction: 0xbd70b923
    5750:			; <UNDEFINED> instruction: 0xf00a6870
    5754:	strb	pc, [pc, sp, lsr #24]!	; <UNPREDICTABLE>
    5758:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    575c:	ldcllt	7, cr15, [r6], #1016	; 0x3f8
    5760:	strdeq	sp, [r1], -r6
    5764:	andeq	r0, r0, r4, lsr #4
    5768:	andeq	r0, r0, r0, lsr r2
    576c:	andeq	r0, r0, r8, lsl #5
    5770:	svcmi	0x00f8e92d
    5774:	svcmi	0x00436804
    5778:	cfstrscs	mvf4, [r0], {127}	; 0x7f
    577c:			; <UNDEFINED> instruction: 0x4605d07f
    5780:			; <UNDEFINED> instruction: 0xf8944608
    5784:	strmi	r8, [lr], -r0
    5788:	stmdb	r0, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    578c:			; <UNDEFINED> instruction: 0xf1b84a3e
    5790:	svclt	0x00180f3a
    5794:	svceq	0x0000f1b8
    5798:	andge	pc, r2, r7, asr r8	; <UNPREDICTABLE>
    579c:			; <UNDEFINED> instruction: 0xf04fbf14
    57a0:			; <UNDEFINED> instruction: 0xf04f0b01
    57a4:			; <UNDEFINED> instruction: 0xf1b80b00
    57a8:	svclt	0x000c0f25
    57ac:			; <UNDEFINED> instruction: 0xf00b2300
    57b0:			; <UNDEFINED> instruction: 0xf8da0301
    57b4:	blcs	97bc <strspn@plt+0x6c30>
    57b8:	ssatmi	sp, #1, r4, asr #0
    57bc:	svccs	0x0001f818
    57c0:	teqeq	sl, #-2147483604	; 0x8000002c	; <UNPREDICTABLE>
    57c4:	movwcs	fp, #7960	; 0x1f18
    57c8:	svclt	0x00082a00
    57cc:	bcs	94e3d4 <funcstring@@Base+0x928b74>
    57d0:	movwcs	fp, #3852	; 0xf0c
    57d4:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
    57d8:	mvnle	r2, r0, lsl #22
    57dc:	stmdbeq	r2, {r8, ip, sp, lr, pc}
    57e0:	bleq	140688 <funcstring@@Base+0x11ae28>
    57e4:	strmi	r4, [r9, #1241]	; 0x4d9
    57e8:			; <UNDEFINED> instruction: 0xf004d905
    57ec:			; <UNDEFINED> instruction: 0xf8dafb63
    57f0:	strbmi	r3, [fp, #-0]
    57f4:	blmi	97a7e0 <funcstring@@Base+0x954f80>
    57f8:	ldmpl	fp!, {r2, r6, r8, sl, lr}^
    57fc:	ldrdge	pc, [r0], -r3
    5800:	ldrbmi	sp, [r0], -r8
    5804:			; <UNDEFINED> instruction: 0x462144da
    5808:			; <UNDEFINED> instruction: 0xf7fd465a
    580c:			; <UNDEFINED> instruction: 0x232fe824
    5810:	blcc	83840 <funcstring@@Base+0x5dfe0>
    5814:			; <UNDEFINED> instruction: 0x46504631
    5818:	ldm	sl, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    581c:	tstcs	r0, ip, lsl fp
    5820:			; <UNDEFINED> instruction: 0x601158fa
    5824:	mulcc	r0, r8, r8
    5828:	andle	r2, sl, r5, lsr #22
    582c:			; <UNDEFINED> instruction: 0x46482b3a
    5830:			; <UNDEFINED> instruction: 0xf108bf0c
    5834:	movwcs	r0, #769	; 0x301
    5838:	pop	{r0, r1, r3, r5, sp, lr}
    583c:			; <UNDEFINED> instruction: 0xf0044ff8
    5840:			; <UNDEFINED> instruction: 0xf108ba59
    5844:	andsvs	r0, r1, r1, lsl #2
    5848:	mulcc	r1, r8, r8
    584c:	blcs	17274 <basesyntax@@Base+0x5758>
    5850:	blcs	eb54b8 <funcstring@@Base+0xe8fc58>
    5854:			; <UNDEFINED> instruction: 0xf818d0ea
    5858:	blcs	15464 <basesyntax@@Base+0x3948>
    585c:	blcs	eb54c4 <funcstring@@Base+0xe8fc64>
    5860:			; <UNDEFINED> instruction: 0xe7e3d1f9
    5864:	stmdbeq	r2, {r8, ip, sp, lr, pc}
    5868:	svclt	0x00844589
    586c:	ssatmi	r4, #1, fp, lsl #13
    5870:	blmi	1bbb64 <funcstring@@Base+0x196304>
    5874:	ldmpl	fp!, {r5, r7, r9, sl, lr}^
    5878:	ldrdge	pc, [r0], -r3
    587c:	strtmi	lr, [r0], -sl, asr #15
    5880:	svchi	0x00f8e8bd
    5884:	muleq	r1, r8, r5
    5888:	muleq	r0, ip, r1
    588c:	andeq	r0, r0, ip, lsl #3
    5890:	ldrdeq	r0, [r0], -r4
    5894:	addlt	fp, r2, r0, lsl #11
    5898:	ldrmi	r4, [r5], -r6, lsl #12
    589c:	andcs	r9, r0, #1073741824	; 0x40000000
    58a0:	andcs	r2, r1, r0, lsr #2
    58a4:	cdp2	0, 0, cr15, cr2, cr9, {0}
    58a8:	svcmi	0x00286834
    58ac:	ldrbtmi	r2, [pc], #-303	; 58b4 <strspn@plt+0x2d28>
    58b0:	strtmi	r4, [r0], -r2, lsl #13
    58b4:	ldm	r0!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    58b8:			; <UNDEFINED> instruction: 0x4652b318
    58bc:	ldrtmi	r4, [r1], -r0, lsr #12
    58c0:	mrc2	7, 0, pc, cr2, cr15, {7}
    58c4:	ldmpl	fp!, {r1, r5, r8, r9, fp, lr}^
    58c8:			; <UNDEFINED> instruction: 0xf8d3681b
    58cc:			; <UNDEFINED> instruction: 0xf1b99000
    58d0:	svclt	0x00080f02
    58d4:	andle	r2, r4, pc, ror r4
    58d8:	svceq	0x000df1b9
    58dc:	ldrbtcs	fp, [lr], #-3852	; 0xfffff0f4
    58e0:	ldmdavs	r2!, {r1, sl, sp}
    58e4:	blmi	6cdcfc <funcstring@@Base+0x6a849c>
    58e8:	andls	r4, r0, #72, 12	; 0x4800000
    58ec:			; <UNDEFINED> instruction: 0x601c58fb
    58f0:	ldc2	7, cr15, [ip], #1016	; 0x3f8
    58f4:	bls	17d5c <basesyntax@@Base+0x6240>
    58f8:			; <UNDEFINED> instruction: 0x46034479
    58fc:			; <UNDEFINED> instruction: 0xf7fe2004
    5900:			; <UNDEFINED> instruction: 0xf10dfc73
    5904:			; <UNDEFINED> instruction: 0xf04f0804
    5908:	and	r0, r3, r2, lsl #18
    590c:			; <UNDEFINED> instruction: 0xf0044620
    5910:	ldmdavs	r4!, {r0, r2, r3, r6, r9, fp, ip, sp, lr, pc}
    5914:	strbmi	r4, [r0], -r1, lsr #12
    5918:			; <UNDEFINED> instruction: 0xff2af7ff
    591c:	stmdacs	r0, {r2, r9, sl, lr}
    5920:	stccc	0, cr13, [r1, #-852]	; 0xfffffcac
    5924:	blmi	37b0f4 <funcstring@@Base+0x355894>
    5928:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    592c:	mvnle	r2, r0, lsl #22
    5930:			; <UNDEFINED> instruction: 0x46314652
    5934:	ldc2l	7, cr15, [r8, #1020]	; 0x3fc
    5938:	ldmpl	fp!, {r0, r2, r8, r9, fp, lr}^
    593c:	ldmdavs	fp, {r0, r1, r3, r4, fp, sp, lr}
    5940:	rscle	r2, r3, r2, lsl #22
    5944:	svclt	0x00182b14
    5948:	bfi	r4, r9, #13, #19
    594c:	andeq	sp, r1, r2, ror #8
    5950:	muleq	r0, r0, r1
    5954:	ldrdeq	r0, [r0], -r4
    5958:	andeq	fp, r0, r4, lsl #16
    595c:	ldrdeq	r0, [r0], -r4
    5960:	bmi	4d85b0 <funcstring@@Base+0x4b2d50>
    5964:	ldrbmi	lr, [r0, sp, lsr #18]!
    5968:	addlt	r4, r2, fp, ror r4
    596c:			; <UNDEFINED> instruction: 0xf10d2627
    5970:	strcs	r0, [r0, #-2308]	; 0xfffff6fc
    5974:			; <UNDEFINED> instruction: 0xf04f9001
    5978:	ldmpl	pc, {r2, r3, fp}	; <UNPREDICTABLE>
    597c:	andsle	lr, r1, r3
    5980:	adcsmi	r1, r5, #25856	; 0x6500
    5984:	stmibne	ip!, {r2, r3, r9, ip, lr, pc}
    5988:	stmdaeq	r4!, {r3, r6, r9, sl, lr}^
    598c:	bvc	1445b4 <funcstring@@Base+0x11ed54>
    5990:			; <UNDEFINED> instruction: 0xf0054651
    5994:	stmdacs	r0, {r0, r2, r3, r5, r6, fp, ip, sp, lr, pc}
    5998:			; <UNDEFINED> instruction: 0x4626daf1
    599c:	mvnsle	r4, #1342177291	; 0x5000000b
    59a0:	beq	41ae4 <funcstring@@Base+0x1c284>
    59a4:	andlt	r4, r2, r0, asr r6
    59a8:			; <UNDEFINED> instruction: 0x87f0e8bd
    59ac:	andeq	sp, r1, r8, lsr #7
    59b0:	muleq	r0, r8, r2
    59b4:	svcmi	0x00f0e92d
    59b8:	stc	6, cr4, [sp, #-84]!	; 0xffffffac
    59bc:	strmi	r8, [ip], -r2, lsl #22
    59c0:	smlawtcs	pc, r4, sl, r4	; <UNPREDICTABLE>
    59c4:			; <UNDEFINED> instruction: 0xf8df4607
    59c8:	ldrbtmi	r8, [sl], #-784	; 0xfffffcf0
    59cc:	ldrbtmi	fp, [r8], #165	; 0xa5
    59d0:	blmi	ff0aa5f4 <funcstring@@Base+0xff084d94>
    59d4:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    59d8:			; <UNDEFINED> instruction: 0xf04f9323
    59dc:			; <UNDEFINED> instruction: 0xf7fd0300
    59e0:	mvnslt	lr, ip, lsl r8
    59e4:			; <UNDEFINED> instruction: 0xf04f07ad
    59e8:	strdvs	r3, [r3], #-63	; 0xffffffc1	; <UNPREDICTABLE>
    59ec:	movwcs	sp, #1039	; 0x40f
    59f0:	bmi	feedda84 <funcstring@@Base+0xfeeb8224>
    59f4:	ldrbtmi	r4, [sl], #-3001	; 0xfffff447
    59f8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    59fc:	subsmi	r9, sl, r3, lsr #22
    5a00:	msrhi	SPSR_, r0, asr #32
    5a04:	ldc	0, cr11, [sp], #148	; 0x94
    5a08:	pop	{r1, r8, r9, fp, pc}
    5a0c:	bge	2299d4 <funcstring@@Base+0x204174>
    5a10:	andcs	r4, r3, r9, lsr r6
    5a14:	ldm	r6, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5a18:	ble	ffa0fa20 <funcstring@@Base+0xff9ea1c0>
    5a1c:	mvnscc	pc, #79	; 0x4f
    5a20:	strb	r6, [r6, r3, lsr #32]!
    5a24:	strmi	r4, [r6], -pc, lsr #23
    5a28:			; <UNDEFINED> instruction: 0xf8589807
    5a2c:	blvs	fe6d1a40 <funcstring@@Base+0xfe6ac1e0>
    5a30:	addmi	r3, r3, #335544320	; 0x14000000
    5a34:	movwcs	fp, #7948	; 0x1f0c
    5a38:	movwls	r2, #768	; 0x300
    5a3c:	stmibmi	sl!, {r0, r1, r2, ip, lr, pc}
    5a40:			; <UNDEFINED> instruction: 0xf7fc4479
    5a44:	stmdacs	r0, {r4, r7, r9, sl, fp, sp, lr, pc}
    5a48:			; <UNDEFINED> instruction: 0xf045d07a
    5a4c:	tstcs	r0, r8, lsr #10
    5a50:			; <UNDEFINED> instruction: 0xf7ff4638
    5a54:			; <UNDEFINED> instruction: 0x4603fdbd
    5a58:	rsble	r2, r6, r0, lsl #16
    5a5c:			; <UNDEFINED> instruction: 0x2008f9b0
    5a60:	svclt	0x00082a01
    5a64:	andle	r2, r3, r4, lsl #2
    5a68:	svclt	0x000c2a02
    5a6c:	tstcs	r8, r0, lsr #2
    5a70:	cmple	r8, sp, lsl #4
    5a74:	stmdbcs	r0, {r0, r3, r4, r7, r9, fp, ip, sp, lr}
    5a78:	adchi	pc, r7, r0
    5a7c:	movwls	r4, #5688	; 0x1638
    5a80:			; <UNDEFINED> instruction: 0xff6ef7ff
    5a84:	ldrmi	r9, [lr], -r1, lsl #22
    5a88:	cmplt	r8, r2, lsl #13
    5a8c:	ldrdcc	pc, [r8], -sl
    5a90:	strble	r0, [r0], #-1944	; 0xfffff868
    5a94:			; <UNDEFINED> instruction: 0xf1400729
    5a98:			; <UNDEFINED> instruction: 0x06aa80bd
    5a9c:	mcrcs	5, 0, sp, cr0, cr11, {1}
    5aa0:	adcshi	pc, pc, r0
    5aa4:	blcs	24578 <basebuf@@Base+0x1020>
    5aa8:	adcshi	pc, fp, r0
    5aac:			; <UNDEFINED> instruction: 0x3008f9b6
    5ab0:	svclt	0x001c2b02
    5ab4:	movwls	r6, #10355	; 0x2873
    5ab8:	adcshi	pc, sl, r0
    5abc:	movwls	r2, #13058	; 0x3302
    5ac0:			; <UNDEFINED> instruction: 0xf04fab07
    5ac4:	vmov.16	d24[1], r3
    5ac8:	blmi	fe214310 <funcstring@@Base+0xfe1eeab0>
    5acc:	mcr	4, 0, r4, cr8, cr11, {3}
    5ad0:			; <UNDEFINED> instruction: 0xf0053a90
    5ad4:	movwls	r0, #17156	; 0x4304
    5ad8:	ldrbtmi	r4, [fp], #-2949	; 0xfffff47b
    5adc:	strcc	lr, [r5, #-2509]	; 0xfffff633
    5ae0:	beq	441348 <funcstring@@Base+0x41bae8>
    5ae4:			; <UNDEFINED> instruction: 0xf7ff4639
    5ae8:	strmi	pc, [r1], r3, asr #28
    5aec:			; <UNDEFINED> instruction: 0xf0002800
    5af0:			; <UNDEFINED> instruction: 0xf00480be
    5af4:	blmi	2004068 <funcstring@@Base+0x1fde808>
    5af8:	bleq	81f2c <funcstring@@Base+0x5c6cc>
    5afc:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    5b00:	movwls	r6, #6168	; 0x1818
    5b04:	cdp	3, 1, cr11, cr8, cr8, {2}
    5b08:			; <UNDEFINED> instruction: 0xf0041a90
    5b0c:	ldrsblt	pc, [r0, #233]	; 0xe9	; <UNPREDICTABLE>
    5b10:	svceq	0x0000f1ba
    5b14:	blls	39eac <funcstring@@Base+0x1464c>
    5b18:	cmple	ip, r0, lsl #22
    5b1c:			; <UNDEFINED> instruction: 0xf8c42302
    5b20:	eorvs	sl, r3, r4
    5b24:	movwcs	lr, #1893	; 0x765
    5b28:	ldrtmi	r9, [r8], -r0, lsl #6
    5b2c:			; <UNDEFINED> instruction: 0xff18f7ff
    5b30:	stmdacs	r0, {r1, r7, r9, sl, lr}
    5b34:			; <UNDEFINED> instruction: 0xf04fd1aa
    5b38:			; <UNDEFINED> instruction: 0x460633ff
    5b3c:	ldr	r9, [sp, r2, lsl #6]!
    5b40:	streq	pc, [r8, #-69]	; 0xffffffbb
    5b44:	blls	13f958 <funcstring@@Base+0x11a0f8>
    5b48:	bicle	r2, r9, r0, lsl #22
    5b4c:	stmdbls	r5, {r0, r8, r9, fp, ip, pc}
    5b50:			; <UNDEFINED> instruction: 0xf0046818
    5b54:	stmdacs	r0, {r0, r2, r4, r5, r7, r9, sl, fp, ip, sp, lr, pc}
    5b58:			; <UNDEFINED> instruction: 0xf899d0c2
    5b5c:	blls	99b64 <funcstring@@Base+0x74304>
    5b60:	svclt	0x00a8455b
    5b64:	svclt	0x000c2d2f
    5b68:	strcs	r2, [r0, #-1281]	; 0xfffffaff
    5b6c:	bge	239d08 <funcstring@@Base+0x2144a8>
    5b70:	andcs	r4, r3, r9, asr #12
    5b74:	svc	0x00e6f7fc
    5b78:	blle	198fb80 <funcstring@@Base+0x196a320>
    5b7c:			; <UNDEFINED> instruction: 0xf4039b0c
    5b80:			; <UNDEFINED> instruction: 0xf5b34370
    5b84:	cmple	r0, r0, lsl #30
    5b88:	strtmi	r9, [lr], -r1, lsl #22
    5b8c:	stccs	8, cr6, [r0, #-116]	; 0xffffff8c
    5b90:	strbmi	sp, [r8], -r8, rrx
    5b94:	svc	0x003af7fc
    5b98:			; <UNDEFINED> instruction: 0xf0043001
    5b9c:	strbmi	pc, [r8], -fp, lsr #17	; <UNPREDICTABLE>
    5ba0:			; <UNDEFINED> instruction: 0xffe6f003
    5ba4:			; <UNDEFINED> instruction: 0x46384631
    5ba8:	ldc2	7, cr15, [r2, #-1020]	; 0xfffffc04
    5bac:			; <UNDEFINED> instruction: 0xf0002800
    5bb0:			; <UNDEFINED> instruction: 0xf9b0808b
    5bb4:	bcs	4dbdc <funcstring@@Base+0x2837c>
    5bb8:	addhi	pc, r6, r0, asr #32
    5bbc:	strbmi	r9, [r8], -r0
    5bc0:			; <UNDEFINED> instruction: 0xf8f4f004
    5bc4:			; <UNDEFINED> instruction: 0xf9b39b00
    5bc8:	ldmdavs	r9, {r3, sp}^
    5bcc:	addsvc	r2, r8, #0
    5bd0:	smlabtcs	r0, r4, r9, lr
    5bd4:	blmi	123f810 <funcstring@@Base+0x1219fb0>
    5bd8:	andpl	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    5bdc:	movwcc	r6, #6187	; 0x182b
    5be0:	tstcs	r1, fp, lsr #32
    5be4:			; <UNDEFINED> instruction: 0xf7ff4638
    5be8:	andcs	pc, r2, #62208	; 0xf300
    5bec:			; <UNDEFINED> instruction: 0xf8c04603
    5bf0:	tsthi	r2, r4
    5bf4:	bcc	5fca4 <funcstring@@Base+0x3a444>
    5bf8:	stmdblt	r2, {r1, r3, r5, sp, lr}^
    5bfc:			; <UNDEFINED> instruction: 0xf8584a3f
    5c00:	ldmdavs	r2, {r1, sp}
    5c04:	movwls	fp, #282	; 0x11a
    5c08:	blx	fe843c08 <funcstring@@Base+0xfe81e3a8>
    5c0c:			; <UNDEFINED> instruction: 0xf9b39b00
    5c10:	ldrb	r2, [sl, r8]
    5c14:	ldrbtmi	r4, [fp], #-2874	; 0xfffff4c6
    5c18:	blcs	1fc8c <basesyntax@@Base+0xe170>
    5c1c:	svcge	0x003ff73f
    5c20:			; <UNDEFINED> instruction: 0xf04fe779
    5c24:	movwls	r3, #9215	; 0x23ff
    5c28:	movwcs	lr, #55112	; 0xd748
    5c2c:	ldrb	r9, [r7, -r3, lsl #6]
    5c30:	ldrbtmi	r4, [fp], #-2868	; 0xfffff4cc
    5c34:	movwls	r6, #10267	; 0x281b
    5c38:	blls	bf940 <funcstring@@Base+0x9a0e0>
    5c3c:			; <UNDEFINED> instruction: 0xf73f455b
    5c40:			; <UNDEFINED> instruction: 0xf9b6af4f
    5c44:	ldrtmi	r2, [r3], -r8
    5c48:	blmi	bffb4c <funcstring@@Base+0xbda2ec>
    5c4c:			; <UNDEFINED> instruction: 0xf8589a03
    5c50:	ldmdavs	fp, {r0, r1, ip, sp}
    5c54:	blcs	9fcc8 <funcstring@@Base+0x7a468>
    5c58:	blcs	5358c0 <funcstring@@Base+0x510060>
    5c5c:	sadd16mi	fp, sl, r8
    5c60:	ldr	r9, [sp, -r3, lsl #4]!
    5c64:	ldmiblt	r3!, {r8, r9, fp, ip, pc}
    5c68:	blcc	40380 <funcstring@@Base+0x1ab20>
    5c6c:	blls	3f778 <funcstring@@Base+0x19f18>
    5c70:	cdpcs	13, 0, cr9, cr0, cr6, {0}
    5c74:	movwcs	fp, #3848	; 0xf08
    5c78:	strbeq	fp, [fp, fp, lsl #22]!
    5c7c:	mcrge	5, 6, pc, cr14, cr15, {3}	; <UNPREDICTABLE>
    5c80:	tstcs	r4, r3, lsl #16
    5c84:	blx	ffcc3c84 <funcstring@@Base+0xffc9e424>
    5c88:			; <UNDEFINED> instruction: 0x46024639
    5c8c:	ldrbtmi	r4, [r8], #-2079	; 0xfffff7e1
    5c90:	blx	ff1c3c90 <funcstring@@Base+0xff19e430>
    5c94:	blmi	63f7a4 <funcstring@@Base+0x619f44>
    5c98:	andvs	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    5c9c:	movwcc	r6, #6195	; 0x1833
    5ca0:	tstcs	r1, r3, lsr r0
    5ca4:			; <UNDEFINED> instruction: 0xf7ff4638
    5ca8:			; <UNDEFINED> instruction: 0x4603fc93
    5cac:			; <UNDEFINED> instruction: 0xf8c08105
    5cb0:	ldmdavs	r2!, {r2, ip, sp, pc}
    5cb4:	eorsvs	r3, r2, r1, lsl #20
    5cb8:	addsle	r2, pc, r0, lsl #20
    5cbc:			; <UNDEFINED> instruction: 0xf7ffe7a7
    5cc0:	ldrb	pc, [sl, r9, lsr #26]	; <UNPREDICTABLE>
    5cc4:	ldcl	7, cr15, [r0, #1008]!	; 0x3f0
    5cc8:			; <UNDEFINED> instruction: 0x464a4811
    5ccc:	ldrbtmi	r4, [r8], #-1593	; 0xfffff9c7
    5cd0:	blx	19c3cd0 <funcstring@@Base+0x199e470>
    5cd4:	andeq	sp, r1, r6, asr #6
    5cd8:	andeq	sp, r1, r2, asr #6
    5cdc:			; <UNDEFINED> instruction: 0x000001b0
    5ce0:	andeq	sp, r1, sl, lsl r3
    5ce4:	andeq	r0, r0, r0, lsr #5
    5ce8:	andeq	sl, r0, r0, lsr ip
    5cec:			; <UNDEFINED> instruction: 0x0000abb0
    5cf0:	andeq	sl, r0, sl, lsr #23
    5cf4:	ldrdeq	r0, [r0], -r4
    5cf8:	andeq	r0, r0, r4, lsr #4
    5cfc:	andeq	r0, r0, r8, lsl #5
    5d00:	strdeq	sp, [r1], -sl
    5d04:	ldrdeq	sp, [r1], -lr
    5d08:	muleq	r0, r0, r1
    5d0c:	andeq	fp, r0, lr, ror #8
    5d10:			; <UNDEFINED> instruction: 0x0000a9be
    5d14:	blmi	135864c <funcstring@@Base+0x1332dec>
    5d18:	stmdami	sp, {r1, r3, r4, r5, r6, sl, lr}^
    5d1c:	svcmi	0x00f0e92d
    5d20:	ldmpl	r3, {r0, r1, r2, r7, ip, sp, pc}^
    5d24:	mcrmi	4, 2, r4, cr11, cr8, {3}
    5d28:	movwls	r6, #22555	; 0x581b
    5d2c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    5d30:	blx	14c1d4e <funcstring@@Base+0x149c4ee>
    5d34:	stmdacs	r0, {r1, r2, r3, r4, r5, r6, sl, lr}
    5d38:	blmi	11fa1f4 <funcstring@@Base+0x11d4994>
    5d3c:	ldmpl	r4!, {r7, r9, sl, lr}^
    5d40:	ldmdavs	pc, {r0, r1, r5, fp, sp, lr}	; <UNPREDICTABLE>
    5d44:	eorsle	r2, sp, r0, lsl #30
    5d48:	vstrge	d4, [r3, #-272]	; 0xfffffef0
    5d4c:			; <UNDEFINED> instruction: 0x9110f8df
    5d50:	ldrbtmi	r5, [r9], #2294	; 0x8f6
    5d54:	blcs	bdda4 <funcstring@@Base+0x98544>
    5d58:	blvs	fecf9e14 <funcstring@@Base+0xfecd45b4>
    5d5c:	andcs	r4, r1, #56, 12	; 0x3800000
    5d60:	movwcc	r4, #22057	; 0x5629
    5d64:	mcr2	7, 1, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
    5d68:	bls	dfdfc <funcstring@@Base+0xba59c>
    5d6c:	eorvs	r1, r1, r9, lsl sp
    5d70:	andcc	r6, r1, #6225920	; 0x5f0000
    5d74:			; <UNDEFINED> instruction: 0xf04fbf08
    5d78:	orrlt	r0, r7, r1, lsl #16
    5d7c:	ldrtmi	r2, [r8], -r0, lsl #2
    5d80:	stc2	7, cr15, [r6], #-1020	; 0xfffffc04
    5d84:	rscle	r2, r8, r0, lsl #16
    5d88:			; <UNDEFINED> instruction: 0x3008f9b0
    5d8c:	mvnle	r2, r0, lsl #22
    5d90:	stc2l	7, cr15, [r0], {255}	; 0xff
    5d94:	andcs	lr, r0, r1, ror #15
    5d98:			; <UNDEFINED> instruction: 0xf7ff4680
    5d9c:	bmi	c84f60 <funcstring@@Base+0xc5f700>
    5da0:	ldrbtmi	r4, [sl], #-2858	; 0xfffff4d6
    5da4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5da8:	subsmi	r9, sl, r5, lsl #22
    5dac:	strbmi	sp, [r0], -r9, asr #2
    5db0:	pop	{r0, r1, r2, ip, sp, pc}
    5db4:			; <UNDEFINED> instruction: 0xf8d98ff0
    5db8:	blcs	11dc0 <basesyntax@@Base+0x2a4>
    5dbc:			; <UNDEFINED> instruction: 0xf7ffdbcd
    5dc0:	strb	pc, [sl, r9, lsr #25]	; <UNPREDICTABLE>
    5dc4:	ldrdlt	pc, [r0], pc	; <UNPREDICTABLE>
    5dc8:	blmi	a319dc <funcstring@@Base+0xa0c17c>
    5dcc:			; <UNDEFINED> instruction: 0xf1ab44fb
    5dd0:	ldrbtmi	r0, [fp], #-2308	; 0xfffff6fc
    5dd4:			; <UNDEFINED> instruction: 0xf10b9300
    5dd8:	movwls	r0, #4984	; 0x1378
    5ddc:	svcmi	0x0004f859
    5de0:	eor	fp, sl, r4, lsl r9
    5de4:	movtlt	r6, #18468	; 0x4824
    5de8:			; <UNDEFINED> instruction: 0x3008f9b4
    5dec:	mvnsle	r2, r0, lsl #22
    5df0:			; <UNDEFINED> instruction: 0xf1044a1a
    5df4:			; <UNDEFINED> instruction: 0xf8d40a0b
    5df8:	ldmpl	r2!, {r2, ip, sp, pc}
    5dfc:	andcc	r6, r5, #149504	; 0x24800
    5e00:	ldrbmi	r9, [r1], -r3, lsl #4
    5e04:			; <UNDEFINED> instruction: 0xf7ff4638
    5e08:			; <UNDEFINED> instruction: 0x4605fcb3
    5e0c:			; <UNDEFINED> instruction: 0xffcef003
    5e10:	bleq	82504 <funcstring@@Base+0x5cca4>
    5e14:	blmi	5bb5f0 <funcstring@@Base+0x595d90>
    5e18:	ldmpl	r3!, {r3, r5, r9, sl, lr}^
    5e1c:			; <UNDEFINED> instruction: 0xf0086819
    5e20:	bvc	fe903fa4 <funcstring@@Base+0xfe8de744>
    5e24:	stmdblt	fp, {r8, fp, ip, pc}
    5e28:	ldmpl	r1!, {r1, r4, r8, r9, fp, lr}^
    5e2c:	ldmpl	r0!, {r1, r4, r8, r9, fp, lr}^
    5e30:			; <UNDEFINED> instruction: 0xf8eef008
    5e34:	stccs	8, cr6, [r0], {36}	; 0x24
    5e38:	blls	7a598 <funcstring@@Base+0x54d38>
    5e3c:			; <UNDEFINED> instruction: 0xd1cd4599
    5e40:			; <UNDEFINED> instruction: 0xf7fce7ad
    5e44:	svclt	0x0000ed32
    5e48:	strdeq	ip, [r1], -r8
    5e4c:			; <UNDEFINED> instruction: 0x000001b0
    5e50:	andeq	fp, r0, r8, asr r1
    5e54:	ldrdeq	ip, [r1], -ip	; <UNPREDICTABLE>
    5e58:	andeq	r0, r0, r4, asr #3
    5e5c:	andeq	r0, r0, r0, lsr #5
    5e60:			; <UNDEFINED> instruction: 0x0001d2be
    5e64:	andeq	ip, r1, lr, ror #30
    5e68:	andeq	sp, r1, r8, ror r3
    5e6c:	ldrdeq	sl, [r0], -r2
    5e70:	muleq	r0, ip, r2
    5e74:	andeq	r0, r0, r8, ror #5
    5e78:	andeq	r0, r0, r4, lsl #3
    5e7c:	svcmi	0x00f0e92d
    5e80:	strmi	fp, [sp], -r7, lsl #1
    5e84:	andls	r4, r1, #104, 18	; 0x1a0000
    5e88:	bmi	1a176a0 <funcstring@@Base+0x19f1e40>
    5e8c:			; <UNDEFINED> instruction: 0xf8df4479
    5e90:	ldrmi	r8, [pc], -r0, lsr #3
    5e94:	ldrbtmi	r5, [r8], #2186	; 0x88a
    5e98:	andls	r6, r5, #1179648	; 0x120000
    5e9c:	andeq	pc, r0, #79	; 0x4f
    5ea0:	teqle	lr, r0, lsl #22
    5ea4:			; <UNDEFINED> instruction: 0xf0074628
    5ea8:			; <UNDEFINED> instruction: 0x4606f8dd
    5eac:	strtmi	fp, [r8], -r8, asr #3
    5eb0:			; <UNDEFINED> instruction: 0xf0084621
    5eb4:	ldmib	r4, {r0, r2, r4, fp, ip, sp, lr, pc}^
    5eb8:	addsmi	r3, r3, #0, 4
    5ebc:	andcs	sp, sl, #71	; 0x47
    5ec0:	stmdavs	r3!, {r1, r3, r4, ip, sp, lr}
    5ec4:	movwcc	r2, #4096	; 0x1000
    5ec8:	bmi	169df5c <funcstring@@Base+0x16786fc>
    5ecc:	ldrbtmi	r4, [sl], #-2903	; 0xfffff4a9
    5ed0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5ed4:	subsmi	r9, sl, r5, lsl #22
    5ed8:	addshi	pc, r5, r0, asr #32
    5edc:	pop	{r0, r1, r2, ip, sp, pc}
    5ee0:			; <UNDEFINED> instruction: 0x46018ff0
    5ee4:			; <UNDEFINED> instruction: 0xf7fd4628
    5ee8:	sxtab16mi	pc, r1, r7, ror #16	; <UNPREDICTABLE>
    5eec:	blls	74b94 <funcstring@@Base+0x4f334>
    5ef0:	stmdbge	r3, {r0, r1, r3, r4, r7, r8, r9, ip, sp, pc}
    5ef4:	strtmi	r2, [r8], -r2, lsl #4
    5ef8:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    5efc:	ldc2l	7, cr15, [sl, #-1020]	; 0xfffffc04
    5f00:	blcs	6cb14 <funcstring@@Base+0x472b4>
    5f04:	blcs	ba0b4 <funcstring@@Base+0x94854>
    5f08:	blcs	3a070 <funcstring@@Base+0x14810>
    5f0c:	rsbscs	sp, pc, r9, lsr r0	; <UNPREDICTABLE>
    5f10:	sbcsle	r2, sl, r0, lsl #30
    5f14:	strtmi	r4, [r1], -r8, asr #16
    5f18:			; <UNDEFINED> instruction: 0xf0074478
    5f1c:	rsbscs	pc, pc, r1, ror #31
    5f20:			; <UNDEFINED> instruction: 0x4601e7d3
    5f24:			; <UNDEFINED> instruction: 0xf0074628
    5f28:			; <UNDEFINED> instruction: 0x4628ffdb
    5f2c:			; <UNDEFINED> instruction: 0xf89af007
    5f30:	rsble	r2, sl, r0, lsl #16
    5f34:	ldrbtmi	r4, [sp], #-3393	; 0xfffff2bf
    5f38:	stmdami	r1, {r0, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}^
    5f3c:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
    5f40:			; <UNDEFINED> instruction: 0xffcef007
    5f44:			; <UNDEFINED> instruction: 0xf7fd4648
    5f48:			; <UNDEFINED> instruction: 0x4630f897
    5f4c:			; <UNDEFINED> instruction: 0x200ae7bd
    5f50:			; <UNDEFINED> instruction: 0xf0074621
    5f54:	ldrdcs	pc, [r0], -r3
    5f58:	bmi	ebfe3c <funcstring@@Base+0xe9a5dc>
    5f5c:			; <UNDEFINED> instruction: 0x46284619
    5f60:	andcc	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    5f64:	movwcc	r6, #23451	; 0x5b9b
    5f68:			; <UNDEFINED> instruction: 0xf7ff9301
    5f6c:	blls	84c38 <funcstring@@Base+0x5f3d8>
    5f70:	stmdacs	r0, {r0, r7, r9, sl, lr}
    5f74:			; <UNDEFINED> instruction: 0xf9b0d0bd
    5f78:	stmdavs	r2, {r3, ip, sp}^
    5f7c:	andcc	lr, r3, #3358720	; 0x334000
    5f80:	mcrls	7, 0, lr, cr4, cr15, {5}
    5f84:	svclt	0x00081c72
    5f88:	andle	r4, sl, fp, lsr #13
    5f8c:	beq	1423c8 <funcstring@@Base+0x11cb68>
    5f90:	ldrbmi	r4, [r0], -r9, lsr #12
    5f94:	blx	ffb43f9a <funcstring@@Base+0xffb1e73a>
    5f98:			; <UNDEFINED> instruction: 0xf0034683
    5f9c:	cdpcc	15, 0, cr15, cr1, cr7, {0}
    5fa0:	teqlt	pc, #1031798784	; 0x3d800000
    5fa4:	svceq	0x0000f1b9
    5fa8:	bmi	9fa054 <funcstring@@Base+0x9d47f4>
    5fac:	stmdbmi	r7!, {r1, r3, r4, r5, r6, sl, lr}
    5fb0:			; <UNDEFINED> instruction: 0x4620465b
    5fb4:			; <UNDEFINED> instruction: 0xf0084479
    5fb8:	ldrb	pc, [ip, -r5, lsl #16]!	; <UNPREDICTABLE>
    5fbc:			; <UNDEFINED> instruction: 0xf43f2f00
    5fc0:	blls	131da0 <funcstring@@Base+0x10c540>
    5fc4:	bfieq	r6, fp, #17, #11
    5fc8:	blmi	87b014 <funcstring@@Base+0x8557b4>
    5fcc:	andcs	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    5fd0:	strtmi	r4, [r0], -r0, lsr #18
    5fd4:			; <UNDEFINED> instruction: 0xf0074479
    5fd8:			; <UNDEFINED> instruction: 0xe76cfff5
    5fdc:			; <UNDEFINED> instruction: 0xf43f2f00
    5fe0:	ldmdami	sp, {r1, r2, r5, r6, r8, r9, sl, fp, sp, pc}
    5fe4:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
    5fe8:			; <UNDEFINED> instruction: 0xff7af007
    5fec:	bmi	6ffd80 <funcstring@@Base+0x6da520>
    5ff0:			; <UNDEFINED> instruction: 0xe7ed447a
    5ff4:			; <UNDEFINED> instruction: 0x46214658
    5ff8:			; <UNDEFINED> instruction: 0xff72f007
    5ffc:	blmi	53fd70 <funcstring@@Base+0x51a510>
    6000:	andcs	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    6004:			; <UNDEFINED> instruction: 0xf7fce7d3
    6008:			; <UNDEFINED> instruction: 0x4601ec50
    600c:			; <UNDEFINED> instruction: 0xf7fc4628
    6010:	stmdacs	r0, {r0, r1, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    6014:	svcge	0x006bf43f
    6018:	stmvs	r2, {r0, r4, r8, fp, lr}
    601c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    6020:			; <UNDEFINED> instruction: 0xffd0f007
    6024:	svclt	0x0000e747
    6028:	andeq	ip, r1, r4, lsl #29
    602c:			; <UNDEFINED> instruction: 0x000001b0
    6030:	andeq	ip, r1, sl, ror lr
    6034:	andeq	ip, r1, r2, asr #28
    6038:	andeq	sl, r0, r0, lsr #16
    603c:	andeq	sl, r0, r2, ror r7
    6040:			; <UNDEFINED> instruction: 0x0000a7b6
    6044:	andeq	r0, r0, r0, lsr #5
    6048:	andeq	sl, r0, r0, lsl r7
    604c:	andeq	sl, r0, r8, asr #14
    6050:	andeq	r0, r0, r8, ror #5
    6054:	andeq	sl, r0, ip, asr #14
    6058:	andeq	sl, r0, r2, lsr #14
    605c:	andeq	sl, r0, r4, ror #13
    6060:	andeq	sl, r0, r2, asr #13
    6064:	tstcs	r1, r2, lsl fp
    6068:	ldrbtmi	fp, [fp], #-1072	; 0xfffffbd0
    606c:	ldmdavs	sp, {r0, r4, sl, fp, lr}
    6070:	svcne	0x0020447c
    6074:			; <UNDEFINED> instruction: 0xf8503478
    6078:	stmdblt	r3!, {r2, r8, r9, sl, fp, ip, sp}
    607c:	bcs	be0b0 <funcstring@@Base+0x98850>
    6080:	ldmdavs	fp, {r0, r2, r3, ip, lr, pc}
    6084:			; <UNDEFINED> instruction: 0xf9b3b13b
    6088:	bcs	e0b0 <strspn@plt+0xb524>
    608c:	addsvc	sp, r9, #-1073741763	; 0xc000003d
    6090:	blcs	20104 <basesyntax@@Base+0xe5e8>
    6094:	adcmi	sp, r0, #-1073741763	; 0xc000003d
    6098:	ldfltd	f5, [r0], #-948	; 0xfffffc4c
    609c:	ldmdavs	sl, {r4, r5, r6, r8, r9, sl, lr}^
    60a0:			; <UNDEFINED> instruction: 0x07926892
    60a4:	cfstrscs	mvf13, [r0, #-948]	; 0xfffffc4c
    60a8:	addsvc	sp, r9, #15040	; 0x3ac0
    60ac:	svclt	0x0000e7f0
    60b0:	andeq	ip, r1, r6, lsr #31
    60b4:	ldrdeq	sp, [r1], -r4
    60b8:	mvnsmi	lr, #737280	; 0xb4000
    60bc:	blmi	b178d4 <funcstring@@Base+0xaf2074>
    60c0:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
    60c4:	vpmax.s8	d20, d2, d27
    60c8:	ldrbtmi	r7, [fp], #-2063	; 0xfffff7f1
    60cc:	ldrdls	pc, [r8], pc	; <UNPREDICTABLE>
    60d0:	ldmpl	fp, {r9, sl, sp}
    60d4:	blvs	fe6174c0 <funcstring@@Base+0xfe5f1c60>
    60d8:	strtmi	r3, [r5], -r5
    60dc:			; <UNDEFINED> instruction: 0xf8147802
    60e0:	addsmi	r3, sl, #1024	; 0x400
    60e4:	strmi	fp, [r5], -r8, lsl #30
    60e8:	bcs	3a114 <funcstring@@Base+0x148b4>
    60ec:	blcs	eb5d14 <funcstring@@Base+0xe904b4>
    60f0:	bcs	eba13c <funcstring@@Base+0xe948dc>
    60f4:	blcs	35d1c <funcstring@@Base+0x104bc>
    60f8:	ssatmi	fp, #17, r8, lsl #30
    60fc:	cmnlt	r3, fp
    6100:	svccc	0x00fff1b7
    6104:	blcs	975d2c <funcstring@@Base+0x9504cc>
    6108:	blcs	eba19c <funcstring@@Base+0xe9493c>
    610c:	andeq	pc, r1, r5, lsl #2
    6110:	strcc	fp, [r1], -r8, lsl #30
    6114:			; <UNDEFINED> instruction: 0xf106e7e1
    6118:	blcs	8124 <strspn@plt+0x5598>
    611c:	ldmdbmi	r7, {r4, r5, r6, r7, r8, ip, lr, pc}
    6120:	stmdavs	sl, {r0, r3, r4, r5, r6, sl, lr}
    6124:			; <UNDEFINED> instruction: 0xf1b70fd3
    6128:	svclt	0x000c3fff
    612c:			; <UNDEFINED> instruction: 0xf0032300
    6130:	ldmiblt	r3, {r0, r8, r9}^
    6134:	svclt	0x00a82a00
    6138:	svccc	0x00fff1b7
    613c:			; <UNDEFINED> instruction: 0xf04fbf08
    6140:	strbmi	r0, [r0], -r0, lsl #16
    6144:	blx	fe6c4148 <funcstring@@Base+0xfe69e8e8>
    6148:	ldrbtmi	r4, [fp], #-2829	; 0xfffff4f3
    614c:	pop	{r0, r1, r2, r3, r4, sp, lr}
    6150:			; <UNDEFINED> instruction: 0x464983f8
    6154:			; <UNDEFINED> instruction: 0xf0044620
    6158:			; <UNDEFINED> instruction: 0xf04ffbb3
    615c:			; <UNDEFINED> instruction: 0xf81437ff
    6160:	stmdacs	r0, {r0, sl, fp, ip, sp}
    6164:			; <UNDEFINED> instruction: 0x4637d0d1
    6168:	andvs	lr, pc, pc, asr #15
    616c:	svclt	0x0000e7e9
    6170:	andeq	ip, r1, r6, asr #24
    6174:	andeq	r0, r0, r0, lsr #5
    6178:	andeq	sl, r0, r8, lsr #11
    617c:	strdeq	ip, [r1], -r0
    6180:	andeq	ip, r1, r6, asr #29
    6184:			; <UNDEFINED> instruction: 0x4604b5f8
    6188:	blmi	559de0 <funcstring@@Base+0x534580>
    618c:	ldmpl	sp!, {r0, r1, r2, r3, r4, r5, r6, sl, lr}^
    6190:	movwcc	r6, #6187	; 0x182b
    6194:			; <UNDEFINED> instruction: 0xf009602b
    6198:	ldrdcs	pc, [r1, -r9]
    619c:	stmiavs	r0!, {r1, r2, r9, sl, lr}
    61a0:	blx	5c41a4 <funcstring@@Base+0x59e944>
    61a4:			; <UNDEFINED> instruction: 0x3008f9b0
    61a8:	blcs	579c0 <funcstring@@Base+0x32160>
    61ac:	andcs	sp, r1, #13
    61b0:	rsbvs	r2, r6, r0, lsl #6
    61b4:	adcvc	r8, r3, #-2147483640	; 0x80000008
    61b8:	blcc	6026c <funcstring@@Base+0x3aa0c>
    61bc:	ldmdblt	fp, {r0, r1, r3, r5, sp, lr}
    61c0:	ldmpl	fp!, {r3, r8, r9, fp, lr}^
    61c4:	stmdblt	r3!, {r0, r1, r3, r4, fp, sp, lr}
    61c8:	stmdavs	r0, {r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}^
    61cc:	cdp2	0, 15, cr15, cr0, cr9, {0}
    61d0:	pop	{r0, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    61d4:			; <UNDEFINED> instruction: 0xf7fd40f8
    61d8:	svclt	0x0000bfb9
    61dc:	andeq	ip, r1, r4, lsl #23
    61e0:	andeq	r0, r0, r4, lsr #4
    61e4:	andeq	r0, r0, r8, lsl #5
    61e8:	tstcs	r0, r8, lsl #10
    61ec:			; <UNDEFINED> instruction: 0xf9f0f7ff
    61f0:			; <UNDEFINED> instruction: 0xf9b0b118
    61f4:	blcs	5221c <funcstring@@Base+0x2c9bc>
    61f8:	stclt	0, cr13, [r8, #-0]
    61fc:			; <UNDEFINED> instruction: 0x4008e8bd
    6200:	blt	fe244204 <funcstring@@Base+0xfe21e9a4>
    6204:	stmdacs	r1, {r0, r2, r3, r9, fp, lr}
    6208:	ldrbtmi	fp, [sl], #-1528	; 0xfffffa08
    620c:	blmi	33d65c <funcstring@@Base+0x317dfc>
    6210:	streq	lr, [r0], r1, lsl #22
    6214:	strcs	r1, [r0, #-3340]	; 0xfffff2f4
    6218:			; <UNDEFINED> instruction: 0xf85458d7
    621c:	movwcs	r1, #6916	; 0x1b04
    6220:	andcs	r6, r0, #56, 16	; 0x380000
    6224:	mcr2	7, 1, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
    6228:	b	1156d00 <funcstring@@Base+0x11314a0>
    622c:	mvnsle	r0, r0, lsl #10
    6230:	ldcllt	6, cr4, [r8, #160]!	; 0xa0
    6234:	strtmi	r2, [r8], -r0, lsl #10
    6238:	svclt	0x0000bdf8
    623c:	andeq	ip, r1, r6, lsl #22
    6240:	muleq	r0, ip, r2
    6244:	mvnsmi	lr, sp, lsr #18
    6248:	cfldr32mi	mvfx2, [r7], {-0}
    624c:	svcmi	0x0017462e
    6250:	ldrbtmi	r4, [pc], #-1148	; 6258 <strspn@plt+0x36cc>
    6254:			; <UNDEFINED> instruction: 0xf0054620
    6258:			; <UNDEFINED> instruction: 0x4603f8bf
    625c:	blcs	15b28a4 <funcstring@@Base+0x158d044>
    6260:	svclt	0x00084a13
    6264:	streq	pc, [r2], -r6, asr #32
    6268:	blcs	1dba640 <funcstring@@Base+0x1d94de0>
    626c:	svclt	0x000e4620
    6270:	streq	pc, [r1], -r6, asr #32
    6274:			; <UNDEFINED> instruction: 0xf10258ba
    6278:			; <UNDEFINED> instruction: 0xf0050524
    627c:	strmi	pc, [r3], -sp, lsr #17
    6280:	mvnle	r2, r0, lsl #16
    6284:	ldmpl	fp!, {r0, r1, r3, r8, r9, fp, lr}^
    6288:	ldmdavs	r9, {r0, r1, r3, r4, fp, sp, lr}
    628c:	svclt	0x00182e00
    6290:	tstle	r1, r0, lsl #18
    6294:	ldrhhi	lr, [r0, #141]!	; 0x8d
    6298:	cdpne	8, 7, cr4, cr3, cr7, {0}
    629c:	ldmdapl	r8!, {r1, r3, r5, r9, sl, lr}
    62a0:	ldrhmi	lr, [r0, #141]!	; 0x8d
    62a4:	strb	r6, [r9, #2048]!	; 0x800
    62a8:	strdeq	sl, [r0], -r8
    62ac:			; <UNDEFINED> instruction: 0x0001cabe
    62b0:	andeq	r0, r0, r0, ror #5
    62b4:	andeq	r0, r0, r4, asr #3
    62b8:	muleq	r0, ip, r2
    62bc:	ldrbmi	lr, [r0, sp, lsr #18]!
    62c0:	ldrdhi	pc, [r0], pc	; <UNPREDICTABLE>
    62c4:	stmdbcs	r0, {r3, r4, r5, r6, r7, sl, lr}
    62c8:			; <UNDEFINED> instruction: 0x461ed036
    62cc:			; <UNDEFINED> instruction: 0x46044b1e
    62d0:	ldrbtmi	r4, [fp], #-1549	; 0xfffff9f3
    62d4:	ldrmi	r0, [r7], -r8, asr #32
    62d8:	ldmdavs	r9, {r0, r2, r5, sl, lr}
    62dc:	cdp2	0, 6, cr15, cr0, cr3, {0}
    62e0:	andeq	pc, r2, #6
    62e4:	stceq	0, cr15, [r1], {79}	; 0x4f
    62e8:	ldreq	pc, [r1], -r6
    62ec:	ands	r4, r7, r3, lsl #12
    62f0:			; <UNDEFINED> instruction: 0xf817b196
    62f4:	ldrmi	r9, [lr], r0
    62f8:	ldrsbge	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    62fc:	svceq	0x000cf1b9
    6300:			; <UNDEFINED> instruction: 0xf858d01c
    6304:	addcc	r0, r2, sl
    6308:	svclt	0x00181a38
    630c:			; <UNDEFINED> instruction: 0xf1b92001
    6310:	svclt	0x00180f02
    6314:	stmiblt	r8, {sp}
    6318:			; <UNDEFINED> instruction: 0xf80342ac
    631c:	andle	r1, r8, r1, lsl #22
    6320:	blne	84378 <funcstring@@Base+0x5eb18>
    6324:	stmdbcs	r0, {r3, r6, r9, ip, sp, pc}
    6328:	bcs	3aab8 <funcstring@@Base+0x15258>
    632c:	adcmi	sp, ip, #244, 2	; 0x3d
    6330:	bmi	1fab10 <funcstring@@Base+0x1d52b0>
    6334:	andsvs	r4, r3, sl, ror r4
    6338:			; <UNDEFINED> instruction: 0x87f0e8bd
    633c:	blgt	8437c <funcstring@@Base+0x5eb1c>
    6340:			; <UNDEFINED> instruction: 0xe7e94673
    6344:	andeq	ip, r1, ip, asr #20
    6348:	andeq	ip, r1, lr, ror #29
    634c:	andeq	r0, r0, r8, asr #4
    6350:	andeq	ip, r1, ip, lsl #29
    6354:			; <UNDEFINED> instruction: 0x4606b570
    6358:	addlt	r4, r2, sl, lsl #24
    635c:	eorcs	r4, r0, sp, lsl #12
    6360:	stmdavs	r1!, {r2, r3, r4, r5, r6, sl, lr}
    6364:	cdp2	0, 1, cr15, cr12, cr3, {0}
    6368:	strls	r4, [r0], -r7, lsl #20
    636c:	strls	r2, [r1, #-288]	; 0xfffffee0
    6370:	eorvs	r4, r0, sl, ror r4
    6374:	stc2l	0, cr15, [r4], {7}
    6378:	strmi	r6, [r3], #-2083	; 0xfffff7dd
    637c:	andlt	r6, r2, r3, lsr #32
    6380:	svclt	0x0000bd70
    6384:	andeq	ip, r1, r0, ror #28
    6388:	ldrdeq	sl, [r0], -ip
    638c:	svcmi	0x00f0e92d
    6390:	addlt	r1, r3, lr, asr lr
    6394:	ldmib	sp, {r1, r2, r7, r9, lr}^
    6398:	tstls	r1, ip, lsl #18
    639c:			; <UNDEFINED> instruction: 0xf8cdd326
    63a0:			; <UNDEFINED> instruction: 0x46b19034
    63a4:	ldrmi	r9, [fp], sp, lsl #28
    63a8:	strcs	r4, [r0, #-1543]	; 0xfffff9f9
    63ac:			; <UNDEFINED> instruction: 0x46214614
    63b0:	stmdbhi	r1, {r2, r4, fp, ip, sp, lr, pc}
    63b4:	stmdbls	r1, {r1, r2, r3, r4, r8, ip, sp, pc}
    63b8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    63bc:	andcs	r7, r0, #99	; 0x63
    63c0:			; <UNDEFINED> instruction: 0xf7fc4658
    63c4:			; <UNDEFINED> instruction: 0xf884ead2
    63c8:	movtlt	r8, #32769	; 0x8001
    63cc:	mvnscc	pc, #1073741826	; 0x40000002
    63d0:	svceq	0x0000f1ba
    63d4:	stccc	0, cr13, [r1, #-24]	; 0xffffffe8
    63d8:	strbeq	sp, [sl, sp, lsl #8]!
    63dc:	cfstr32cc	mvfx13, [r1, #-8]
    63e0:	movweq	pc, #8617	; 0x21a9	; <UNPREDICTABLE>
    63e4:	movwle	r4, #4795	; 0x12bb
    63e8:			; <UNDEFINED> instruction: 0xe7e04699
    63ec:	ldrtmi	r2, [r0], -r0, lsl #12
    63f0:	pop	{r0, r1, ip, sp, pc}
    63f4:	addsmi	r8, pc, #240, 30	; 0x3c0
    63f8:	strcs	fp, [r0, #-3880]	; 0xfffff0d8
    63fc:			; <UNDEFINED> instruction: 0x461ad2f2
    6400:	and	r2, r3, r0, lsl #10
    6404:			; <UNDEFINED> instruction: 0xf1054297
    6408:	andle	r0, r3, #4194304	; 0x400000
    640c:	stcne	8, cr15, [r1, #-72]	; 0xffffffb8
    6410:	rscsle	r2, r7, r1, lsl #19
    6414:	andeq	pc, r1, #5
    6418:	mvnle	r2, r0, lsl #20
    641c:	bfi	r4, r9, (invalid: 13:6)
    6420:	ldrtmi	r4, [r0], -lr, asr #12
    6424:	pop	{r0, r1, ip, sp, pc}
    6428:	svclt	0x00008ff0
    642c:	svcmi	0x00f8e92d
    6430:	ldmib	sp, {r1, r3, r7, r9, sl, lr}^
    6434:	strmi	r9, [r5], -sl, lsl #16
    6438:			; <UNDEFINED> instruction: 0x460c461f
    643c:	bleq	42580 <funcstring@@Base+0x1cd20>
    6440:	andcs	r4, r0, #34603008	; 0x2100000
    6444:	blvs	8449c <funcstring@@Base+0x5ec3c>
    6448:			; <UNDEFINED> instruction: 0xf1b84638
    644c:	andle	r0, r2, r0, lsl #30
    6450:			; <UNDEFINED> instruction: 0xf8044651
    6454:			; <UNDEFINED> instruction: 0xf7fcbc01
    6458:			; <UNDEFINED> instruction: 0xf804ea88
    645c:	cmnlt	r0, r1, lsl #24
    6460:			; <UNDEFINED> instruction: 0xf1b91c6b
    6464:	andle	r0, r4, r0, lsl #30
    6468:	bcs	fe064518 <funcstring@@Base+0xfe03ecb8>
    646c:	strcc	fp, [r2, #-3848]	; 0xfffff0f8
    6470:	ldrmi	sp, [sp], -r0
    6474:	mvnle	r2, r0, lsl #28
    6478:			; <UNDEFINED> instruction: 0x46284635
    647c:	svchi	0x00f8e8bd
    6480:			; <UNDEFINED> instruction: 0x4605b538
    6484:			; <UNDEFINED> instruction: 0xf0032008
    6488:			; <UNDEFINED> instruction: 0x4604fc35
    648c:			; <UNDEFINED> instruction: 0xf0044628
    6490:	blmi	10500c <funcstring@@Base+0xdf7ac>
    6494:	ldmvs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    6498:	andsvs	r6, r4, r0, rrx
    649c:	ldclt	0, cr6, [r8, #-624]!	; 0xfffffd90
    64a0:	andeq	ip, r1, ip, lsr #26
    64a4:	push	{r0, r4, r5, r7, r8, r9, fp, lr}
    64a8:	ldrbtmi	r4, [fp], #-4080	; 0xfffff010
    64ac:	bmi	fec17f0c <funcstring@@Base+0xfebf26ac>
    64b0:			; <UNDEFINED> instruction: 0x460b68df
    64b4:	adclt	r4, r3, pc, lsr #19
    64b8:	mulgt	r0, r0, r8
    64bc:	ldrbtmi	r4, [r9], #-1665	; 0xfffff97f
    64c0:	streq	lr, [lr], -r7, lsl #22
    64c4:	stmibmi	ip!, {r1, r3, r7, fp, ip, lr}
    64c8:	eorls	r6, r1, #1179648	; 0x120000
    64cc:	andeq	pc, r0, #79	; 0x4f
    64d0:			; <UNDEFINED> instruction: 0xf1bc4479
    64d4:	andsle	r0, r1, r0, lsl #30
    64d8:	strmi	r4, [r5], -r3, lsl #13
    64dc:	andcs	r4, r0, #100, 12	; 0x6400000
    64e0:	svclt	0x00182c3f
    64e4:	svclt	0x000c2c2a
    64e8:	andcs	r2, r0, r1
    64ec:	adcshi	pc, r8, r0, asr #32
    64f0:	svcmi	0x0001f815
    64f4:	sfmcs	f2, 4, [r0], {1}
    64f8:	stmiblt	r2!, {r1, r4, r5, r6, r7, r8, ip, lr, pc}^
    64fc:	svceq	0x0000f1be
    6500:	adchi	pc, r2, r0
    6504:	and	r4, r6, r3, ror #12
    6508:	stccc	8, cr15, [r1], {6}
    650c:			; <UNDEFINED> instruction: 0xf0002b00
    6510:	ldmdavc	r3, {r0, r4, r8, pc}
    6514:	blcs	1717f60 <funcstring@@Base+0x16f2700>
    6518:	streq	pc, [r1], -r6, lsl #2
    651c:	andeq	pc, r1, #1073741826	; 0x40000002
    6520:			; <UNDEFINED> instruction: 0xf899d1f2
    6524:	stmdbcs	r0, {r0, ip}
    6528:	rschi	pc, r6, r0
    652c:	andeq	pc, r2, #1073741826	; 0x40000002
    6530:	stcne	8, cr15, [r1], {6}
    6534:	ldrbmi	lr, [r9, #2029]	; 0x7ed
    6538:			; <UNDEFINED> instruction: 0x464ad21b
    653c:	mul	r6, r8, r6
    6540:			; <UNDEFINED> instruction: 0xf8064583
    6544:	ldmdble	r3, {r0, r8, r9, fp, lr, pc}
    6548:	mulgt	r1, r2, r8
    654c:			; <UNDEFINED> instruction: 0xf1bc4602
    6550:			; <UNDEFINED> instruction: 0xf1020f5c
    6554:	mvnsle	r0, r1
    6558:	blcs	246ac <basebuf@@Base+0x1154>
    655c:			; <UNDEFINED> instruction: 0xf102d0f0
    6560:	strmi	r0, [r2], -r2, lsl #28
    6564:			; <UNDEFINED> instruction: 0xf806469c
    6568:	ldrbtmi	ip, [r0], -r1, lsl #22
    656c:	stmiale	fp!, {r0, r1, r7, r8, sl, lr}^
    6570:	andcs	r4, r0, #70254592	; 0x4300000
    6574:	blne	ffca2644 <funcstring@@Base+0xffc7cde4>
    6578:	tstle	r1, r4, lsl #4
    657c:	ldrbtmi	r4, [pc], #-3967	; 6584 <strspn@plt+0x39f8>
    6580:	stmib	sp, {r3, r4, r5, r9, sl, lr}^
    6584:			; <UNDEFINED> instruction: 0xf7fc3101
    6588:	strmi	lr, [r7], -sl, ror #19
    658c:	subsle	r2, fp, r0, lsl #16
    6590:	ldmib	sp, {r1, r3, r5, fp, ip, sp, lr}^
    6594:	bcs	129a0 <basesyntax@@Base+0xe84>
    6598:	sbcshi	pc, r7, r0
    659c:			; <UNDEFINED> instruction: 0xf04f1c62
    65a0:			; <UNDEFINED> instruction: 0xf8850a00
    65a4:	ldrmi	sl, [r5], #-0
    65a8:	andge	pc, ip, sp, asr #17
    65ac:	stmdbeq	r9, {r0, r2, r5, r7, r8, r9, fp, sp, lr, pc}
    65b0:	mulhi	r0, fp, r8
    65b4:	beq	281448 <funcstring@@Base+0x25bbe8>
    65b8:	bmi	1c99384 <funcstring@@Base+0x1c73b24>
    65bc:	svceq	0x005cf1b8
    65c0:	movwls	r4, #9339	; 0x247b
    65c4:	svclt	0x00084b70
    65c8:	mulhi	r1, fp, r8
    65cc:	movwls	r4, #21627	; 0x547b
    65d0:	andls	pc, r2, r1, asr r8	; <UNPREDICTABLE>
    65d4:	ldrdcc	pc, [r0], -r9
    65d8:			; <UNDEFINED> instruction: 0x4638bb53
    65dc:	b	fe3c45d4 <funcstring@@Base+0xfe39ed74>
    65e0:	stclvc	3, cr11, [r2], {48}	; 0x30
    65e4:	svceq	0x002ef1b8
    65e8:	eoreq	pc, lr, #-2147483608	; 0x80000028
    65ec:			; <UNDEFINED> instruction: 0xf282fab2
    65f0:	subsne	lr, r2, #323584	; 0x4f000
    65f4:	andcs	fp, r0, #8, 30
    65f8:	mvnle	r2, r0, lsl #20
    65fc:	tsteq	r3, r0, lsl #2	; <UNPREDICTABLE>
    6600:	tstls	r1, r8, asr r6
    6604:	ldmib	r0!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6608:	mvnle	r2, r0, lsl #16
    660c:	ldrtmi	r9, [r0], -r2, lsl #22
    6610:	stmdbls	r1, {r0, r1, r9, fp, ip, pc}
    6614:	movwls	r6, #6363	; 0x18db
    6618:	rsbsle	r2, r0, r0, lsl #20
    661c:	ldmib	r8, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6620:	ldrmi	r9, [r8], -r1, lsl #22
    6624:			; <UNDEFINED> instruction: 0xff2cf7ff
    6628:	ldrdcc	pc, [r0], -r9
    662c:	sbcsle	r2, r4, r0, lsl #22
    6630:			; <UNDEFINED> instruction: 0xf7fc4638
    6634:	blls	1010d4 <funcstring@@Base+0xdb874>
    6638:			; <UNDEFINED> instruction: 0x2c00b933
    663c:	streq	lr, [r4], #-2671	; 0xfffff591
    6640:	cmpcs	ip, #20, 30	; 0x50
    6644:	strpl	r2, [fp, #-815]!	; 0xfffffcd1
    6648:	blmi	1258f90 <funcstring@@Base+0x1233730>
    664c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6650:	blls	8606c0 <funcstring@@Base+0x83ae60>
    6654:			; <UNDEFINED> instruction: 0xf040405a
    6658:	eorlt	r8, r3, r7, lsl #1
    665c:	svchi	0x00f0e8bd
    6660:	eorle	r2, r3, fp, asr ip
    6664:	svclt	0x001c2c5c
    6668:	strmi	r4, [r4], -r8, lsr #13
    666c:	stmdavc	ip!, {r1, r2, r8, ip, lr, pc}^
    6670:	svclt	0x00183c00
    6674:	bl	14f680 <funcstring@@Base+0x129e20>
    6678:	strtmi	r0, [r0], -r4, lsl #16
    667c:	mulhi	r0, r8, r8
    6680:	svceq	0x002ff1b8
    6684:	andcc	sp, r1, r6
    6688:	stmdavc	ip!, {r0, r2, sl, lr}
    668c:			; <UNDEFINED> instruction: 0xf47f2c00
    6690:	ldr	sl, [r2, -r7, lsr #30]!
    6694:			; <UNDEFINED> instruction: 0xf47f2a00
    6698:	andcc	sl, r1, lr, asr #30
    669c:	bleq	412b8 <funcstring@@Base+0x1ba58>
    66a0:	ldrbmi	r5, [sp], -ip, lsr #24
    66a4:			; <UNDEFINED> instruction: 0xf47f2c00
    66a8:			; <UNDEFINED> instruction: 0xe726af1b
    66ac:			; <UNDEFINED> instruction: 0xf105786c
    66b0:			; <UNDEFINED> instruction: 0x2c210a01
    66b4:			; <UNDEFINED> instruction: 0xf105bf07
    66b8:	stmiavc	r8!, {r1, fp}
    66bc:	ldrbmi	r4, [r0], r0, lsr #12
    66c0:	stmdavc	r8!, {r2, sp, lr, pc}^
    66c4:	stmdaeq	r1, {r0, r2, r8, ip, sp, lr, pc}
    66c8:	andle	r2, pc, sp, asr r8	; <UNPREDICTABLE>
    66cc:	svclt	0x0006285c
    66d0:	streq	pc, [r1, #-264]	; 0xfffffef8
    66d4:	muleq	r1, r8, r8
    66d8:	stmdacs	r0, {r0, r2, r6, r9, sl, lr}
    66dc:	stmdacs	pc!, {r3, r4, r8, r9, sl, fp, ip, sp, pc}	; <UNPREDICTABLE>
    66e0:	ldrbmi	sp, [r5], -pc, ror #3
    66e4:			; <UNDEFINED> instruction: 0xf47f2c00
    66e8:			; <UNDEFINED> instruction: 0xe706aefb
    66ec:	andcs	r4, r1, #89128960	; 0x5500000
    66f0:			; <UNDEFINED> instruction: 0xf47f2c00
    66f4:			; <UNDEFINED> instruction: 0xe700aef5
    66f8:	stccc	8, cr15, [r1], {6}
    66fc:			; <UNDEFINED> instruction: 0xf7fce709
    6700:	blls	80a28 <funcstring@@Base+0x5b1c8>
    6704:			; <UNDEFINED> instruction: 0xf04f9a02
    6708:	ldmdbvs	r2, {r0, r1, r2, r3, r5, sl, fp}
    670c:			; <UNDEFINED> instruction: 0xf8801ac6
    6710:	strcc	ip, [r1], -r0
    6714:	tsteq	r6, sl, lsl #22
    6718:	rscseq	pc, pc, r1, lsl #2
    671c:	tstle	r7, #536870920	; 0x20000008
    6720:			; <UNDEFINED> instruction: 0x46514632
    6724:			; <UNDEFINED> instruction: 0xf7ff4628
    6728:	blls	186224 <funcstring@@Base+0x1609c4>
    672c:	blls	120aac <funcstring@@Base+0xfb24c>
    6730:	smlald	r4, pc, lr, r4	; <UNPREDICTABLE>
    6734:	ldrtmi	sl, [r9], -r6, lsl #20
    6738:			; <UNDEFINED> instruction: 0xf7fc2003
    673c:	stmdacs	r0, {r2, r3, r4, r9, fp, sp, lr, pc}
    6740:	ldrtmi	sp, [r8], -r2, lsl #23
    6744:	mrc2	7, 4, pc, cr12, cr15, {7}
    6748:	andcs	lr, r1, #33030144	; 0x1f80000
    674c:	str	r9, [sp, -r3, lsl #4]!
    6750:	orrpl	pc, r7, r1, lsl #10
    6754:	tstcc	pc, r8, lsl r6	; <UNPREDICTABLE>
    6758:			; <UNDEFINED> instruction: 0xf0039101
    675c:	blls	c5230 <funcstring@@Base+0x9f9d0>
    6760:	tstvs	r9, r1, lsl #18
    6764:			; <UNDEFINED> instruction: 0xe7db60d8
    6768:	ldm	lr, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    676c:	andeq	ip, r1, r6, lsl sp
    6770:			; <UNDEFINED> instruction: 0x000001b0
    6774:	andeq	ip, r1, r2, asr r8
    6778:	andeq	ip, r1, r0, asr #16
    677c:	andeq	sl, r0, r2, lsr #7
    6780:	andeq	ip, r1, r0, lsl #24
    6784:	andeq	r0, r0, r8, lsl #5
    6788:	strdeq	ip, [r1], -r4
    678c:	andeq	ip, r1, r4, asr #13
    6790:	mvnsmi	lr, sp, lsr #18
    6794:	addlt	r2, r2, r1, lsl #18
    6798:	ldcle	0, cr9, [r3, #-4]!
    679c:	strmi	r1, [lr], -pc, asr #32
    67a0:			; <UNDEFINED> instruction: 0x46051e7b
    67a4:	strtmi	r3, [sl], -r1, lsl #22
    67a8:	stmdavs	sp!, {r0, r3, r4, r6, sl, fp, ip}
    67ac:	movwcs	sp, #506	; 0x1fa
    67b0:	andsvs	r4, r3, r9, lsr r6
    67b4:			; <UNDEFINED> instruction: 0xffecf7ff
    67b8:			; <UNDEFINED> instruction: 0x46041bf1
    67bc:			; <UNDEFINED> instruction: 0xf7ff4628
    67c0:	stmdavs	r7!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
    67c4:			; <UNDEFINED> instruction: 0xf8d0ad01
    67c8:	strmi	r8, [r6], -r4
    67cc:			; <UNDEFINED> instruction: 0x46404639
    67d0:	svc	0x00dcf7fb
    67d4:	blle	2d07dc <funcstring@@Base+0x2aaf7c>
    67d8:	strtmi	r6, [r5], -ip, lsr #32
    67dc:	cmnlt	fp, r3, lsr #16
    67e0:			; <UNDEFINED> instruction: 0x4640685f
    67e4:			; <UNDEFINED> instruction: 0x4639461c
    67e8:	svc	0x00d0f7fb
    67ec:	ble	ffcd07f4 <funcstring@@Base+0xffcaaf94>
    67f0:	ldrtmi	r6, [r5], -lr, lsr #32
    67f4:	cmplt	r3, r3, lsr r8
    67f8:	ldrdhi	pc, [r4], -r3
    67fc:			; <UNDEFINED> instruction: 0xe7e5461e
    6800:	stmdals	r1, {r1, r2, r5, sp, lr}
    6804:	pop	{r1, ip, sp, pc}
    6808:	ldrshtvs	r8, [r4], -r0
    680c:	svclt	0x0000e7f9
    6810:	ldrbmi	lr, [r0, sp, lsr #18]!
    6814:	cdpmi	15, 4, cr4, cr4, cr3, {2}
    6818:	ldrbtmi	r4, [lr], #-1151	; 0xfffffb81
    681c:	blcs	21210 <basesyntax@@Base+0xf6f4>
    6820:	ldmibvs	sl!, {r1, r2, r6, ip, lr, pc}^
    6824:	ldmdbvs	fp!, {r0, r2, r9, sl, lr}^
    6828:	sfmle	f4, 2, [r3], {130}	; 0x82
    682c:	tsteq	r4, r7, lsl #2	; <UNPREDICTABLE>
    6830:	rsbsvs	r2, r9, #0
    6834:	eors	fp, fp, r3, lsr r9
    6838:			; <UNDEFINED> instruction: 0x4619681a
    683c:	bcs	e848 <strspn@plt+0xbcbc>
    6840:	ldrmi	sp, [r3], -r8, rrx
    6844:	addsmi	r6, r5, #5898240	; 0x5a0000
    6848:	strdlt	sp, [r8, -r6]!
    684c:	stmdavs	sl, {r0, r1, r2, r4, r5, r8, r9, fp, lr}
    6850:	subsvs	r4, r9, #2063597568	; 0x7b000000
    6854:	rsble	r2, r2, r0, lsl #20
    6858:	blmi	d9a534 <funcstring@@Base+0xd74cd4>
    685c:	ldmpl	r4!, {r0, r1, r2, r3, r4, r5, r6, sl, lr}^
    6860:			; <UNDEFINED> instruction: 0xe00346b8
    6864:	ldrdcc	pc, [r4], -r8	; <UNPREDICTABLE>
    6868:	mvnlt	r6, sl, lsl r8
    686c:	movwcc	r6, #6179	; 0x1823
    6870:			; <UNDEFINED> instruction: 0xf8d76023
    6874:			; <UNDEFINED> instruction: 0xf8d99024
    6878:			; <UNDEFINED> instruction: 0xf8d00000
    687c:			; <UNDEFINED> instruction: 0xf7fba000
    6880:			; <UNDEFINED> instruction: 0xf8c9efd0
    6884:	stmdavs	r3!, {sp, pc}
    6888:	blcc	5913c <funcstring@@Base+0x338dc>
    688c:	blcs	1e920 <basesyntax@@Base+0xce04>
    6890:	ldmpl	r3!, {r3, r5, r6, r7, r8, ip, lr, pc}
    6894:	blcs	20908 <basesyntax@@Base+0xedec>
    6898:			; <UNDEFINED> instruction: 0xf7fdd0e4
    689c:			; <UNDEFINED> instruction: 0xf8d8fc57
    68a0:	ldmdavs	sl, {r2, r5, ip, sp}
    68a4:	mvnle	r2, r0, lsl #20
    68a8:	addsmi	r6, r5, #10092544	; 0x9a0000
    68ac:			; <UNDEFINED> instruction: 0x609dbfb8
    68b0:			; <UNDEFINED> instruction: 0x87f0e8bd
    68b4:	blmi	7f34c8 <funcstring@@Base+0x7cdc68>
    68b8:	ldmpl	r4!, {r3, r4, r5, r7, r9, sl, lr}^
    68bc:			; <UNDEFINED> instruction: 0xf8d8e002
    68c0:	biclt	r3, fp, r4, lsl r0
    68c4:	movwcc	r6, #6179	; 0x1823
    68c8:	ldmdbvs	r8!, {r0, r1, r5, sp, lr}^
    68cc:	ldrdls	pc, [r0], -r0
    68d0:	svc	0x00a6f7fb
    68d4:	andsls	pc, r4, r7, asr #17
    68d8:	bmi	5e096c <funcstring@@Base+0x5bb10c>
    68dc:	eorvs	r3, r3, r1, lsl #22
    68e0:	mvnle	r2, r0, lsl #22
    68e4:	ldmdavs	fp, {r0, r1, r4, r5, r7, fp, ip, lr}
    68e8:	rscle	r2, r8, r0, lsl #22
    68ec:	stc2	7, cr15, [lr], #-1012	; 0xfffffc0c
    68f0:			; <UNDEFINED> instruction: 0x3014f8d8
    68f4:	mvnle	r2, r0, lsl #22
    68f8:	ldrbtmi	r4, [fp], #-2832	; 0xfffff4f0
    68fc:	adcmi	r6, sl, #2523136	; 0x268000
    6900:	andcs	fp, r0, #196, 30	; 0x310
    6904:	lfmle	f6, 2, [r3], {90}	; 0x5a
    6908:	andseq	pc, r4, #-1073741824	; 0xc0000000
    690c:	subsvs	r6, sl, #1073741879	; 0x40000037
    6910:			; <UNDEFINED> instruction: 0x87f0e8bd
    6914:	ldmvs	sl, {r1, r3, r8, fp, lr}
    6918:	subvs	r4, fp, #2030043136	; 0x79000000
    691c:	stmvs	sl, {r0, r2, r6, r7, r8, r9, sl, sp, lr, pc}
    6920:	strb	r4, [r2, fp, lsl #12]
    6924:	andeq	ip, r1, r8, lsr #19
    6928:	strdeq	ip, [r1], -r6
    692c:	andeq	ip, r1, r0, ror r9
    6930:	andeq	ip, r1, r4, ror #18
    6934:	andeq	r0, r0, r4, lsr #4
    6938:	andeq	r0, r0, r8, lsl #5
    693c:	andeq	ip, r1, r6, asr #17
    6940:	andeq	ip, r1, r8, lsr #17
    6944:	ldrbtmi	lr, [r8], sp, lsr #18
    6948:	ldcmi	6, cr4, [r8], {7}
    694c:			; <UNDEFINED> instruction: 0xf8df460e
    6950:	ldrmi	r9, [r5], -r0, rrx
    6954:	ldrbtmi	r4, [r9], #1148	; 0x47c
    6958:	tstlt	r3, #405504	; 0x63000
    695c:			; <UNDEFINED> instruction: 0xf8594b15
    6960:			; <UNDEFINED> instruction: 0xf8daa003
    6964:	movwcc	r3, #4096	; 0x1000
    6968:	andcc	pc, r0, sl, asr #17
    696c:			; <UNDEFINED> instruction: 0xf0032010
    6970:	bvs	1904fec <funcstring@@Base+0x18df78c>
    6974:	strmi	r2, [r4], -r0, lsl #4
    6978:	andsvs	r6, r8, r2
    697c:	ldrdcc	pc, [r0], -sl
    6980:			; <UNDEFINED> instruction: 0xf8ca3b01
    6984:	stmdblt	r3!, {ip, sp}
    6988:			; <UNDEFINED> instruction: 0xf8594b0b
    698c:	ldmdavs	fp, {r0, r1, ip, sp}
    6990:	blmi	2b4ec4 <funcstring@@Base+0x28f664>
    6994:	strvc	lr, [r1], -r4, asr #19
    6998:	rscvs	r4, r5, fp, ror r4
    699c:	pop	{r2, r3, r4, r6, r9, sp, lr}
    69a0:	ldrcc	r8, [r4], #-1784	; 0xfffff908
    69a4:			; <UNDEFINED> instruction: 0xf7fde7f5
    69a8:	ubfx	pc, r1, #23, #19
    69ac:	andeq	ip, r1, ip, ror #16
    69b0:			; <UNDEFINED> instruction: 0x0001c3ba
    69b4:	andeq	r0, r0, r4, lsr #4
    69b8:	andeq	r0, r0, r8, lsl #5
    69bc:	andeq	ip, r1, r8, lsr #16
    69c0:	push	{r0, r5, r6, r8, r9, fp, lr}
    69c4:	ldrbtmi	r4, [fp], #-4080	; 0xfffff010
    69c8:			; <UNDEFINED> instruction: 0xf8dfb089
    69cc:	bvs	16eefd4 <funcstring@@Base+0x16c9774>
    69d0:	ldrbtmi	r9, [sl], #0
    69d4:	blcs	2b1f4 <funcstring@@Base+0x5994>
    69d8:	adchi	pc, pc, r0
    69dc:			; <UNDEFINED> instruction: 0x460e4b5c
    69e0:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    69e4:			; <UNDEFINED> instruction: 0x0692685a
    69e8:	blmi	16bbfb0 <funcstring@@Base+0x1696750>
    69ec:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    69f0:	movwls	r3, #29444	; 0x7304
    69f4:	andcs	r4, r0, #88, 22	; 0x16000
    69f8:	ldrbtmi	r9, [fp], #-516	; 0xfffffdfc
    69fc:	tstcc	r4, #536870912	; 0x20000000
    6a00:	blls	2b614 <funcstring@@Base+0x5db4>
    6a04:	ldmib	sp, {r0, r8, r9, ip, pc}^
    6a08:	stmdals	r0, {r0, r1, r8, ip, sp}
    6a0c:			; <UNDEFINED> instruction: 0x901cf8dd
    6a10:	ldmdavs	fp, {r1, r3, r4, r6, r7, fp, sp, lr}^
    6a14:	bl	2b22c <funcstring@@Base+0x59cc>
    6a18:	tstlt	r2, r3, lsl #22
    6a1c:			; <UNDEFINED> instruction: 0xf85a4a4f
    6a20:	blls	eaa30 <funcstring@@Base+0xc51d0>
    6a24:	blls	20ca8 <basesyntax@@Base+0xf18c>
    6a28:	ldrmi	r1, [r3, #2522]	; 0x9da
    6a2c:	blls	13b308 <funcstring@@Base+0x115aa8>
    6a30:	movwmi	r2, #46080	; 0xb400
    6a34:	and	r9, ip, r5, lsl #6
    6a38:	rsbsle	r2, sl, r0, lsl #16
    6a3c:	ldrmi	r9, [sl], -r2, lsl #22
    6a40:	svclt	0x00082b00
    6a44:	andls	r4, r2, #94371840	; 0x5a00000
    6a48:	ldrtmi	r9, [fp], #-2816	; 0xfffff500
    6a4c:	eorle	r4, r4, #-805306359	; 0xd0000009
    6a50:			; <UNDEFINED> instruction: 0xf89b46ab
    6a54:	strbmi	r8, [r8], -r0
    6a58:	svceq	0x0081f1b8
    6a5c:			; <UNDEFINED> instruction: 0xf10bbf12
    6a60:			; <UNDEFINED> instruction: 0xf10b0501
    6a64:			; <UNDEFINED> instruction: 0xf89b0502
    6a68:	strbmi	r8, [r1], -r1
    6a6c:	svc	0x00d4f7fb
    6a70:	eorle	r2, pc, r0, lsl #16
    6a74:			; <UNDEFINED> instruction: 0x46414a37
    6a78:	andeq	pc, r2, sl, asr r8	; <UNPREDICTABLE>
    6a7c:			; <UNDEFINED> instruction: 0xf7fb3004
    6a80:	cdpcs	15, 0, cr14, cr0, cr12, {6}
    6a84:	stmdacc	r0, {r3, r4, r6, r7, ip, lr, pc}
    6a88:	andcs	fp, r1, r8, lsl pc
    6a8c:	blls	33764 <funcstring@@Base+0xdf04>
    6a90:	strls	r4, [r1, #-1540]	; 0xfffff9fc
    6a94:	addsmi	r4, sp, #989855744	; 0x3b000000
    6a98:	blls	fba08 <funcstring@@Base+0xd61a8>
    6a9c:	movwls	r6, #14363	; 0x381b
    6aa0:	lslsle	r2, r0, #22
    6aa4:	stmdblt	fp!, {r2, r8, r9, fp, ip, pc}
    6aa8:	tstlt	r2, r2, lsl #20
    6aac:	blls	62b00 <funcstring@@Base+0x3d2a0>
    6ab0:	cmplt	r3, fp, lsl r8
    6ab4:			; <UNDEFINED> instruction: 0xf0032008
    6ab8:	bls	1c4f34 <funcstring@@Base+0x19f6d4>
    6abc:	ldmdavs	r3, {r0, r8, fp, ip, pc}^
    6ac0:	andsvs	r6, r8, r1, asr #32
    6ac4:	andlt	r6, r9, r0, asr r0
    6ac8:	svchi	0x00f0e8bd
    6acc:	movwcc	r6, #18587	; 0x489b
    6ad0:	str	r9, [pc, r7, lsl #6]
    6ad4:	ldrtmi	fp, [r4], -lr, ror #18
    6ad8:	ldr	r9, [r5, r2, lsl #12]!
    6adc:	stmiblt	r3, {r0, r2, r8, r9, fp, ip, pc}
    6ae0:	ldrmi	r9, [fp, #2817]	; 0xb01
    6ae4:	andcs	fp, r0, #20, 30	; 0x50
    6ae8:	andeq	pc, r1, #0
    6aec:	strls	fp, [r1, #-322]	; 0xfffffebe
    6af0:	blls	809a0 <funcstring@@Base+0x5b140>
    6af4:	svclt	0x001c2c00
    6af8:			; <UNDEFINED> instruction: 0x4604465b
    6afc:	str	r9, [r3, r1, lsl #6]!
    6b00:	cfmadd32cs	mvax0, mvfx4, mvfx0, mvfx4
    6b04:	cdpcc	13, 0, cr13, cr1, cr4, {0}
    6b08:			; <UNDEFINED> instruction: 0xf8cdbf08
    6b0c:	addsle	fp, fp, r8
    6b10:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    6b14:			; <UNDEFINED> instruction: 0xf88b2008
    6b18:			; <UNDEFINED> instruction: 0xf0033000
    6b1c:	bls	1c4ed0 <funcstring@@Base+0x19f670>
    6b20:	strls	r9, [r1, #-2305]	; 0xfffff6ff
    6b24:	subvs	r6, r1, r3, asr r8
    6b28:	blls	deb90 <funcstring@@Base+0xb9330>
    6b2c:	ldmvs	pc, {r4, r6, sp, lr}	; <UNPREDICTABLE>
    6b30:	stccs	7, cr14, [r1], {138}	; 0x8a
    6b34:	ldrtmi	sp, [r4], -r4, lsl #2
    6b38:	blls	40958 <funcstring@@Base+0x1b0f8>
    6b3c:	ldr	r9, [r6, r1, lsl #6]!
    6b40:	strtmi	r9, [r6], -r2, lsl #12
    6b44:	svclt	0x0000e780
    6b48:	strdeq	ip, [r1], -sl
    6b4c:	andeq	ip, r1, lr, lsr r3
    6b50:	andeq	r0, r0, r0, lsr #5
    6b54:	andeq	r0, r0, r4, asr r2
    6b58:	andeq	ip, r1, r6, asr #15
    6b5c:	andeq	r0, r0, r8, ror #5
    6b60:	ldrblt	r4, [r0, #-2834]!	; 0xfffff4ee
    6b64:	mrcmi	4, 0, r4, cr2, cr11, {3}
    6b68:	ldrbtmi	r6, [lr], #-2396	; 0xfffff6a4
    6b6c:	blmi	473224 <funcstring@@Base+0x44d9c4>
    6b70:	stmdavs	fp!, {r0, r2, r4, r5, r6, r7, fp, ip, lr}
    6b74:	eorvs	r3, fp, r1, lsl #6
    6b78:	stmdavs	r4!, {r5, r9, sl, lr}
    6b7c:	mrc	7, 2, APSR_nzcv, cr0, cr11, {7}
    6b80:	mvnsle	r2, r0, lsl #24
    6b84:	ldrbtmi	r4, [fp], #-2828	; 0xfffff4f4
    6b88:	stmdavs	fp!, {r2, r3, r4, r6, r8, sp, lr}
    6b8c:	eorvs	r3, fp, r1, lsl #22
    6b90:	blmi	2b5004 <funcstring@@Base+0x28f7a4>
    6b94:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    6b98:	blmi	27502c <funcstring@@Base+0x24f7cc>
    6b9c:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
    6ba0:	lfmlt	f6, 2, [r0, #-360]!	; 0xfffffe98
    6ba4:	blx	ff4c4ba0 <funcstring@@Base+0xff49f340>
    6ba8:	svclt	0x0000e7f7
    6bac:	andeq	ip, r1, ip, asr r6
    6bb0:	andeq	ip, r1, r6, lsr #3
    6bb4:	andeq	r0, r0, r4, lsr #4
    6bb8:	andeq	ip, r1, sl, lsr r6
    6bbc:	andeq	r0, r0, r8, lsl #5
    6bc0:	andeq	ip, r1, r2, lsr #12
    6bc4:	mvnsmi	lr, #737280	; 0xb4000
    6bc8:	svcmi	0x0040460e
    6bcc:	blmi	10183e8 <funcstring@@Base+0xff2b88>
    6bd0:	ldmpl	r9!, {r0, r1, r2, r3, r4, r5, r6, sl, lr}^
    6bd4:	svc	0x00aaf7fb
    6bd8:	rsble	r2, r4, r0, lsl #16
    6bdc:			; <UNDEFINED> instruction: 0xf00607f2
    6be0:	strmi	r0, [r4], -r8, lsl #16
    6be4:	qsaxmi	fp, pc, ip	; <UNPREDICTABLE>
    6be8:	ldrtle	r4, [fp], #-1541	; 0xfffff9fb
    6bec:			; <UNDEFINED> instruction: 0xf0067823
    6bf0:	teqlt	fp, #2097152	; 0x200000
    6bf4:			; <UNDEFINED> instruction: 0xf04f4630
    6bf8:	and	r0, r5, ip, asr ip
    6bfc:	ldrmi	r7, [r4], -r3, lsr #16
    6c00:	strmi	r7, [sp], -fp, lsr #32
    6c04:	mvnlt	r7, r3, lsl r8
    6c08:			; <UNDEFINED> instruction: 0xf1042b88
    6c0c:	andsle	r0, r4, r1, lsl #4
    6c10:			; <UNDEFINED> instruction: 0xf1052b5c
    6c14:	svclt	0x00080101
    6c18:	rscle	r2, pc, r0
    6c1c:	svclt	0x00182b81
    6c20:	mvnle	r4, r0, lsr r6
    6c24:	biclt	r1, r8, r3, lsr #25
    6c28:	ldrmi	r4, [r4], -r8, lsr #12
    6c2c:	blgt	c4c34 <funcstring@@Base+0x9f3d4>
    6c30:	ldrmi	r4, [sl], -sp, lsl #12
    6c34:	ldrtmi	r4, [r0], -r1, lsl #12
    6c38:	ldmdavc	r3, {r5, r6, r7, r8, r9, sl, sp, lr, pc}
    6c3c:			; <UNDEFINED> instruction: 0x46144630
    6c40:	mvnle	r2, r0, lsl #22
    6c44:	eorvc	r2, fp, r0, lsl #6
    6c48:	svceq	0x0000f1b8
    6c4c:	blmi	87ac60 <funcstring@@Base+0x855400>
    6c50:	ldrbtmi	r3, [fp], #-1281	; 0xfffffaff
    6c54:			; <UNDEFINED> instruction: 0x4638601d
    6c58:	mvnshi	lr, #12386304	; 0xbd0000
    6c5c:			; <UNDEFINED> instruction: 0x46304614
    6c60:	bfi	r4, sl, (invalid: 12:11)
    6c64:	stmdbeq	r5, {r5, r7, r8, r9, fp, sp, lr, pc}
    6c68:	mrc	7, 6, APSR_nzcv, cr0, cr11, {7}
    6c6c:	movweq	pc, #4361	; 0x1109	; <UNPREDICTABLE>
    6c70:			; <UNDEFINED> instruction: 0xf1b84418
    6c74:	tstle	sl, r0, lsl #30
    6c78:	strle	r0, [r7, #-1779]	; 0xfffff90d
    6c7c:			; <UNDEFINED> instruction: 0xf816f003
    6c80:			; <UNDEFINED> instruction: 0xf1b94607
    6c84:	tstle	r7, r0, lsl #30
    6c88:			; <UNDEFINED> instruction: 0xe7af463d
    6c8c:			; <UNDEFINED> instruction: 0xf832f003
    6c90:			; <UNDEFINED> instruction: 0xf1b94607
    6c94:	rscsle	r0, r7, r0, lsl #30
    6c98:	strbmi	r4, [sl], -r9, lsr #12
    6c9c:			; <UNDEFINED> instruction: 0xf7fb4638
    6ca0:			; <UNDEFINED> instruction: 0x4605ee92
    6ca4:	strtmi	lr, [pc], -r2, lsr #15
    6ca8:	pop	{r3, r4, r5, r9, sl, lr}
    6cac:	bmi	2a7c94 <funcstring@@Base+0x282434>
    6cb0:	ldmpl	ip!, {r1, r3, r8, r9, fp, lr}
    6cb4:	ldmdavs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}
    6cb8:	bne	ffb60d4c <funcstring@@Base+0xffb3b4ec>
    6cbc:			; <UNDEFINED> instruction: 0xf970f003
    6cc0:	ldrmi	r6, [sp], #-2083	; 0xfffff7dd
    6cc4:	streq	lr, [r9], #-2821	; 0xfffff4fb
    6cc8:	ldrb	r4, [sl, r7, lsl #12]
    6ccc:	andeq	ip, r1, r0, asr #2
    6cd0:	muleq	r0, r8, r1
    6cd4:	andeq	ip, r1, lr, ror #10
    6cd8:	andeq	r0, r0, ip, lsl #3
    6cdc:	andeq	ip, r1, ip, lsl #10
    6ce0:	bmi	d191b4 <funcstring@@Base+0xcf3954>
    6ce4:	blmi	d17ed0 <funcstring@@Base+0xcf2670>
    6ce8:	mvnsmi	lr, sp, lsr #18
    6cec:	stmpl	sl, {r1, r2, r7, ip, sp, pc}
    6cf0:	ldmdbmi	r2!, {r0, r1, r3, r4, r5, r6, sl, lr}
    6cf4:	ldmdavs	r2, {r1, r8, r9, sl, fp, sp, pc}
    6cf8:			; <UNDEFINED> instruction: 0xf04f9205
    6cfc:	bmi	c07504 <funcstring@@Base+0xbe1ca4>
    6d00:	ldrtmi	r4, [r8], -r6, lsl #12
    6d04:	ldrbtmi	r5, [sl], #-2137	; 0xfffff7a7
    6d08:	ldrdhi	pc, [r0], -r2
    6d0c:			; <UNDEFINED> instruction: 0xf1a8680d
    6d10:	bl	fea07d20 <funcstring@@Base+0xfe9e24c0>
    6d14:			; <UNDEFINED> instruction: 0xf0030105
    6d18:	movwcs	pc, #2139	; 0x85b	; <UNPREDICTABLE>
    6d1c:	stccc	8, cr15, [r1], {8}
    6d20:	blcs	fe1a4db4 <funcstring@@Base+0xfe17f554>
    6d24:			; <UNDEFINED> instruction: 0xf104bf18
    6d28:	ldrshle	r3, [r9, #79]!	; 0x4f
    6d2c:	stmdble	pc, {r2, r3, r5, r7, r9, lr}	; <UNPREDICTABLE>
    6d30:	andcs	r4, r0, #36700160	; 0x2300000
    6d34:	addsmi	lr, sp, #3
    6d38:	andeq	pc, r1, #-2147483648	; 0x80000000
    6d3c:			; <UNDEFINED> instruction: 0xf813d003
    6d40:	stmibcs	r1, {r0, r8, sl, fp, ip}
    6d44:			; <UNDEFINED> instruction: 0x07d3d0f7
    6d48:	bicsmi	sp, r2, #8388608	; 0x800000
    6d4c:			; <UNDEFINED> instruction: 0xe7e74414
    6d50:			; <UNDEFINED> instruction: 0xf1041b65
    6d54:	strtmi	r0, [r8], -r1, lsl #16
    6d58:	ldc2l	7, cr15, [sl, #-1020]	; 0xfffffc04
    6d5c:			; <UNDEFINED> instruction: 0xf0164b19
    6d60:	ldrbtmi	r0, [fp], #-3857	; 0xfffff0ef
    6d64:	andle	r6, r3, ip, lsl r0
    6d68:	strbmi	r2, [r0], -r0, lsl #2
    6d6c:			; <UNDEFINED> instruction: 0xff2af7ff
    6d70:			; <UNDEFINED> instruction: 0xf7fc4640
    6d74:			; <UNDEFINED> instruction: 0x4604fd71
    6d78:	tstls	r1, r8, lsr r6
    6d7c:			; <UNDEFINED> instruction: 0xf860f003
    6d80:	strtmi	r9, [r0], -r1, lsl #18
    6d84:	blx	ff9c4d88 <funcstring@@Base+0xff99f528>
    6d88:	addvc	pc, r0, #369098752	; 0x16000000
    6d8c:	stmdane	r9!, {r0, r1, r8, ip, lr, pc}
    6d90:			; <UNDEFINED> instruction: 0xf7ff4628
    6d94:	bmi	3464f8 <funcstring@@Base+0x320c98>
    6d98:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
    6d9c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    6da0:	subsmi	r9, sl, r5, lsl #22
    6da4:	andlt	sp, r6, r2, lsl #2
    6da8:	ldrhhi	lr, [r0, #141]!	; 0x8d
    6dac:	ldcl	7, cr15, [ip, #-1004]!	; 0xfffffc14
    6db0:	andeq	ip, r1, ip, lsr #32
    6db4:			; <UNDEFINED> instruction: 0x000001b0
    6db8:	andeq	ip, r1, r0, lsr #32
    6dbc:	andeq	r0, r0, ip, lsl #3
    6dc0:			; <UNDEFINED> instruction: 0x0001c4ba
    6dc4:	andeq	ip, r1, lr, asr r4
    6dc8:	andeq	fp, r1, r6, ror pc
    6dcc:	svcmi	0x00f0e92d
    6dd0:	ldclmi	6, cr4, [r7, #-112]	; 0xffffff90
    6dd4:	blcs	559ec <funcstring@@Base+0x3018c>
    6dd8:	ldrbtmi	r4, [sp], #-1673	; 0xfffff977
    6ddc:	svclt	0x008c4f55
    6de0:	tstcs	r2, r2, lsl r1
    6de4:			; <UNDEFINED> instruction: 0xf8d5b083
    6de8:	ldrmi	fp, [r6], -r8, lsr #32
    6dec:			; <UNDEFINED> instruction: 0xf0004682
    6df0:	blmi	1485b0c <funcstring@@Base+0x14602ac>
    6df4:	stmdavs	sp!, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
    6df8:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    6dfc:	umaalle	r4, fp, sp, r2
    6e00:	teqhi	r8, pc	; <illegal shifter operand>	; <UNPREDICTABLE>
    6e04:	blmi	138f60c <funcstring@@Base+0x1369dac>
    6e08:	ldrbtmi	r2, [r8], #3076	; 0xc04
    6e0c:	blcs	84e28 <funcstring@@Base+0x5f5c8>
    6e10:	eorlt	pc, r8, r8, asr #17
    6e14:	andpl	pc, r0, r8, asr #17
    6e18:	blls	31d214 <funcstring@@Base+0x2f79b4>
    6e1c:	bl	20ec4 <basesyntax@@Base+0xf3a8>
    6e20:	subsle	r0, ip, r3, lsl #22
    6e24:	tstle	r9, r5, lsl #24
    6e28:	ldrbmi	r4, [r9], -r8, asr #12
    6e2c:	blx	cc2e54 <funcstring@@Base+0xc9d5f4>
    6e30:	andlt	pc, r0, r8, asr #17
    6e34:	andlt	r4, r3, r8, asr r6
    6e38:	svchi	0x00f0e8bd
    6e3c:			; <UNDEFINED> instruction: 0xf1a49b0e
    6e40:	stmibne	r4, {r1, r2, r9, fp}
    6e44:	ldmdbeq	r1, {r0, r1, r4, ip, sp, lr, pc}
    6e48:	strtmi	fp, [r6], -r4, lsl #30
    6e4c:			; <UNDEFINED> instruction: 0xd12a465f
    6e50:	ldrtmi	r2, [r0], -r2, lsl #2
    6e54:	mrc2	7, 5, pc, cr6, cr15, {7}
    6e58:	movweq	pc, #4106	; 0x100a	; <UNPREDICTABLE>
    6e5c:	svceq	0x006aebb3
    6e60:	rscscc	pc, pc, #4, 2
    6e64:	strbteq	lr, [sl], #-2639	; 0xfffff5b1
    6e68:	ldcmi	0, cr13, [r6, #-104]!	; 0xffffff98
    6e6c:			; <UNDEFINED> instruction: 0x4659447d
    6e70:			; <UNDEFINED> instruction: 0x46384633
    6e74:	strls	lr, [r0], #-2509	; 0xfffff633
    6e78:	strmi	r4, [r3], r8, lsr #15
    6e7c:	sbcsle	r2, r9, r0, lsl #16
    6e80:	blmi	c75678 <funcstring@@Base+0xc4fe18>
    6e84:	ldrbmi	r2, [r8], -r0, lsl #4
    6e88:	andcs	pc, r0, fp, lsl #17
    6e8c:			; <UNDEFINED> instruction: 0xf8c3447b
    6e90:	andlt	fp, r3, r0
    6e94:	svchi	0x00f0e8bd
    6e98:			; <UNDEFINED> instruction: 0xf872f003
    6e9c:	str	r4, [pc, r5, lsl #12]!
    6ea0:	ldrbtmi	r4, [sp], #-3370	; 0xfffff2d6
    6ea4:	smlattcs	r9, r3, r7, lr
    6ea8:			; <UNDEFINED> instruction: 0xf7ff4658
    6eac:	strmi	pc, [r3, #3723]	; 0xe8b
    6eb0:	stmdavs	sl!, {r0, r4, ip, lr, pc}
    6eb4:	blls	3188c8 <funcstring@@Base+0x2f3068>
    6eb8:	ldrdmi	pc, [r0], -r8
    6ebc:	ldmne	r7, {r1, r2, r4, sl, lr}^
    6ec0:	bne	dc0de0 <funcstring@@Base+0xd9b580>
    6ec4:	ldrtmi	r4, [r8], -r1, lsl #12
    6ec8:	mcrcc	6, 0, r4, cr1, cr2, {1}
    6ecc:	ldc	7, cr15, [sl], {251}	; 0xfb
    6ed0:	bleq	1c1af4 <funcstring@@Base+0x19c294>
    6ed4:	stmdavs	fp!, {r0, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    6ed8:	ldrmi	r4, [lr], #-1631	; 0xfffff9a1
    6edc:			; <UNDEFINED> instruction: 0xf1bbe7b8
    6ee0:	andle	r0, pc, r0, lsl #30
    6ee4:	mulcc	r0, sl, r8
    6ee8:	andsle	r2, r1, r3, lsl #23
    6eec:	ldmpl	fp!, {r3, r4, r8, r9, fp, lr}^
    6ef0:	bl	fea98f58 <funcstring@@Base+0xfea736f8>
    6ef4:	movwls	r0, #265	; 0x109
    6ef8:	ldrbtmi	r3, [r8], #-2305	; 0xfffff6ff
    6efc:			; <UNDEFINED> instruction: 0x464a465b
    6f00:			; <UNDEFINED> instruction: 0xf94ef7fd
    6f04:			; <UNDEFINED> instruction: 0xf8df4b12
    6f08:	ldmpl	fp!, {r4, r6, ip, sp, pc}^
    6f0c:			; <UNDEFINED> instruction: 0xe7ef44fb
    6f10:	ldrbeq	r9, [fp], sp, lsl #22
    6f14:	blmi	47c330 <funcstring@@Base+0x456ad0>
    6f18:	ldrdlt	pc, [r4], #-143	; 0xffffff71
    6f1c:	ldrbtmi	r4, [fp], #1147	; 0x47b
    6f20:	blmi	300ec0 <funcstring@@Base+0x2db660>
    6f24:	ldrsbtlt	pc, [ip], -pc	; <UNPREDICTABLE>
    6f28:	ldrbtmi	r5, [fp], #2299	; 0x8fb
    6f2c:	svclt	0x0000e7e0
    6f30:	andeq	ip, r1, r6, ror #7
    6f34:	andeq	fp, r1, ip, lsl pc
    6f38:	strdeq	r0, [r0], -ip
    6f3c:			; <UNDEFINED> instruction: 0x0001c3b6
    6f40:	andeq	r0, r0, ip, lsl #3
    6f44:			; <UNDEFINED> instruction: 0xfffff5bd
    6f48:	andeq	ip, r1, r4, lsr r3
    6f4c:			; <UNDEFINED> instruction: 0xfffff4e7
    6f50:	andeq	r0, r0, r8, ror #5
    6f54:	andeq	r9, r0, sl, ror r8
    6f58:	andeq	r9, r0, r8, asr #16
    6f5c:	andeq	r9, r0, ip, asr #16
    6f60:	andeq	r9, r0, r6, lsr r8
    6f64:	andeq	r9, r0, sl, lsr #16
    6f68:	svcmi	0x00f0e92d
    6f6c:	stc	6, cr4, [sp, #-12]!
    6f70:			; <UNDEFINED> instruction: 0xf8df8b02
    6f74:	umullslt	r2, r7, r4, r4
    6f78:	blhi	84fcc <funcstring@@Base+0x5f76c>
    6f7c:	andne	lr, r7, sp, asr #19
    6f80:	stmdbeq	pc, {r3, r4, ip, sp, lr, pc}	; <UNPREDICTABLE>
    6f84:	strne	pc, [r4], #2271	; 0x8df
    6f88:	bcc	4427b0 <funcstring@@Base+0x41cf50>
    6f8c:	strcc	pc, [r0], #2271	; 0x8df
    6f90:	ldrbtmi	r4, [fp], #-1145	; 0xfffffb87
    6f94:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
    6f98:			; <UNDEFINED> instruction: 0xf04f9215
    6f9c:	movwls	r0, #25088	; 0x6200
    6fa0:	eorhi	pc, ip, #0
    6fa4:	teqcs	sp, r7, lsl #26
    6fa8:			; <UNDEFINED> instruction: 0xf0089f06
    6fac:			; <UNDEFINED> instruction: 0xf8df0b0f
    6fb0:	vst3.16	{d2-d4}, [r5 :128], r4
    6fb4:			; <UNDEFINED> instruction: 0xf8df7480
    6fb8:	ldrls	r6, [r0], #-1120	; 0xfffffba0
    6fbc:			; <UNDEFINED> instruction: 0xf8df447e
    6fc0:			; <UNDEFINED> instruction: 0x960c345c
    6fc4:	ldrbtmi	r5, [fp], #-2238	; 0xfffff742
    6fc8:	beq	442830 <funcstring@@Base+0x41cfd0>
    6fcc:	ldmdavs	r3!, {r1, r3, r4, fp, sp, lr}
    6fd0:	bne	ff4ec824 <funcstring@@Base+0xff4c6fc4>
    6fd4:			; <UNDEFINED> instruction: 0xf7fb930a
    6fd8:	eoreq	lr, fp, #32, 26	; 0x800
    6fdc:	strbne	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    6fe0:	strvc	pc, [r0], r3, lsl #8
    6fe4:	ldrtcs	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    6fe8:	movwcs	pc, #963	; 0x3c3	; <UNPREDICTABLE>
    6fec:	strtmi	r9, [r5], -r7, lsl #10
    6ff0:	b	192c834 <funcstring@@Base+0x1906fd4>
    6ff4:	strls	r0, [r6, -r6, lsl #8]
    6ff8:	ldmpl	r2!, {r1, r2, r3, r4, r5, r9, sl, lr}
    6ffc:	ldmdapl	pc!, {r8, sl, fp, sp}^	; <UNPREDICTABLE>
    7000:	strcs	pc, [r0], #-836	; 0xfffffcbc
    7004:			; <UNDEFINED> instruction: 0xf102462e
    7008:			; <UNDEFINED> instruction: 0xf1070182
    700c:	bls	1c8e1c <funcstring@@Base+0x1a35bc>
    7010:	movwcs	fp, #3848	; 0xf08
    7014:	rsclt	r9, r3, #1140850688	; 0x44000000
    7018:	b	1bebc68 <funcstring@@Base+0x1bc6408>
    701c:	cdpls	3, 0, cr0, cr15, cr6, {0}
    7020:	andseq	pc, r1, #2
    7024:	ssatmi	fp, #27, r4, lsl #30
    7028:	strbmi	r4, [r7], -sl, lsl #13
    702c:	andeq	pc, r2, #66	; 0x42
    7030:	andls	r4, fp, #51	; 0x33
    7034:	mcrrne	3, 0, r9, r5, cr14
    7038:	ldrbmi	r9, [sp], -r9, lsl #10
    703c:	svclt	0x00182d0a
    7040:	svclt	0x000c2d03
    7044:	movwcs	r2, #769	; 0x301
    7048:	svclt	0x00089305
    704c:	bleq	c3190 <funcstring@@Base+0x9d930>
    7050:	svclt	0x00189b08
    7054:	ldrdlt	pc, [ip], -sp	; <UNPREDICTABLE>
    7058:	bcc	8651c8 <funcstring@@Base+0x83f968>
    705c:	ldmdale	r7!, {r0, r1, r2, r3, r4, r9, fp, sp}^
    7060:			; <UNDEFINED> instruction: 0xf012e8df
    7064:	ldrshteq	r0, [r6], #-8
    7068:	strdeq	r0, [sl], #3	; <UNPREDICTABLE>
    706c:	rsbseq	r0, r6, r6, ror r0
    7070:	rsbseq	r0, r6, r6, ror r0
    7074:	addeq	r0, r0, r6, ror r0
    7078:	rsbseq	r0, r6, r6, ror r0
    707c:	rsbseq	r0, r6, sl, asr #1
    7080:	eoreq	r0, r0, r6, ror r0
    7084:	eoreq	r0, r0, r0, lsr #32
    7088:	eoreq	r0, r0, r0, lsr #32
    708c:	eoreq	r0, r0, r0, lsr #32
    7090:	eoreq	r0, r0, r0, lsr #32
    7094:	rsbseq	r0, r6, r0, lsr #32
    7098:	rsbseq	r0, r6, r6, ror r0
    709c:	rsbseq	r0, r6, r6, ror r0
    70a0:	rsbseq	r0, ip, r1, lsl #2
    70a4:	beq	44290c <funcstring@@Base+0x41d0ac>
    70a8:	tstcs	r0, sl, lsl #4
    70ac:	bl	1ec50a0 <funcstring@@Base+0x1e9f840>
    70b0:	vmlal.s8	q9, d0, d0
    70b4:	bmi	ff727410 <funcstring@@Base+0xff701bb0>
    70b8:	ldmpl	sl, {r1, r2, r8, r9, fp, ip, pc}
    70bc:	addmi	r6, r8, #1114112	; 0x110000
    70c0:	sbchi	pc, lr, r0, lsl #6
    70c4:			; <UNDEFINED> instruction: 0xf0002800
    70c8:	ldmvs	r2, {r0, r1, r4, r6, r7, pc}
    70cc:	addmi	pc, r0, r0, lsl #2
    70d0:			; <UNDEFINED> instruction: 0xf8523801
    70d4:	stccs	0, cr4, [r0], {32}
    70d8:	sbchi	pc, r2, r0
    70dc:			; <UNDEFINED> instruction: 0xf7fb4620
    70e0:			; <UNDEFINED> instruction: 0x465bec96
    70e4:			; <UNDEFINED> instruction: 0x46014652
    70e8:	strmi	r4, [ip], -r0, lsr #12
    70ec:			; <UNDEFINED> instruction: 0xf8e6f7ff
    70f0:	tstlt	fp, r5, lsl #22
    70f4:	ldmdavs	r3, {r2, r3, r9, fp, ip, pc}
    70f8:	andsvs	r1, r3, fp, lsl fp
    70fc:	svclt	0x004806fb
    7100:	ldrbtcc	pc, [pc], #260	; 7108 <strspn@plt+0x457c>	; <UNPREDICTABLE>
    7104:	svceq	0x0003f1b9
    7108:	adcshi	pc, sl, r0
    710c:	svceq	0x0002f1b9
    7110:	tsthi	r3, r0	; <UNPREDICTABLE>
    7114:	movweq	pc, #16809	; 0x41a9	; <UNPREDICTABLE>
    7118:	vqdmulh.s<illegal width 8>	d2, d0, d1
    711c:	stfcsd	f0, [r0], {24}
    7120:	smlalbbhi	pc, r5, r0, r2	; <UNPREDICTABLE>
    7124:	blls	1ee154 <funcstring@@Base+0x1c88f4>
    7128:			; <UNDEFINED> instruction: 0xf0279701
    712c:			; <UNDEFINED> instruction: 0xf0230710
    7130:	mrc	2, 0, r0, cr8, cr1, {0}
    7134:	andls	r1, r2, #16, 20	; 0x10000
    7138:	stmdals	r9, {r0, r1, r3, r6, r9, sl, lr}
    713c:	strls	r2, [r0], #-512	; 0xfffffe00
    7140:	streq	pc, [pc, #-7]	; 7141 <strspn@plt+0x45b5>
    7144:	mcr2	7, 2, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
    7148:			; <UNDEFINED> instruction: 0xf7ff4620
    714c:	ldrb	pc, [r5, -r1, ror #22]!	; <UNPREDICTABLE>
    7150:	beq	4429b8 <funcstring@@Base+0x41d158>
    7154:			; <UNDEFINED> instruction: 0xf960f008
    7158:	ldr	r4, [ip, r4, lsl #12]!
    715c:	blcs	2dda8 <funcstring@@Base+0x8548>
    7160:	addhi	pc, fp, r0, asr #32
    7164:	bmi	fec6dd84 <funcstring@@Base+0xfec48524>
    7168:	ldmdavs	r1, {r1, r3, r4, r7, fp, ip, lr}^
    716c:	svclt	0x00570689
    7170:			; <UNDEFINED> instruction: 0xf04f6892
    7174:	blls	4891fc <funcstring@@Base+0x46399c>
    7178:	mulhi	r4, r2, r8
    717c:	b	f6ee4 <funcstring@@Base+0xd1684>
    7180:	blls	3891a8 <funcstring@@Base+0x363948>
    7184:	stmdaeq	r8, {r0, r1, r6, r9, fp, sp, lr, pc}
    7188:	blls	199c2c <funcstring@@Base+0x1743cc>
    718c:	subshi	pc, r3, sp, lsl #17
    7190:	ldmvs	r6, {r1, r3, r4, r7, fp, ip, lr}
    7194:	rsble	r2, r3, r0, lsl #28
    7198:	stccs	8, cr6, [r0, #-212]	; 0xffffff2c
    719c:	mrshi	pc, (UNDEF: 9)	; <UNPREDICTABLE>
    71a0:	stmdaeq	r0, {r3, r4, r5, r7, r8, ip, sp, lr, pc}
    71a4:	cmpeq	r3, #1073741827	; 0x40000003	; <UNPREDICTABLE>
    71a8:			; <UNDEFINED> instruction: 0xf04f970d
    71ac:	strtmi	r0, [pc], -r0, lsl #8
    71b0:			; <UNDEFINED> instruction: 0xf04fbf18
    71b4:	ldrmi	r0, [sp], -r1, lsl #16
    71b8:			; <UNDEFINED> instruction: 0xf7fb4638
    71bc:	ldrbmi	lr, [r2], -r8, lsr #24
    71c0:			; <UNDEFINED> instruction: 0x4601465b
    71c4:	strmi	r4, [ip], #-1592	; 0xfffff9c8
    71c8:			; <UNDEFINED> instruction: 0xf878f7ff
    71cc:	svcvc	0x0004f856
    71d0:	svclt	0x00142f00
    71d4:	andcs	r4, r0, #69206016	; 0x4200000
    71d8:	svccs	0x0000b91a
    71dc:	svcls	0x000dd1ec
    71e0:	ldrbmi	lr, [fp], -r6, lsl #15
    71e4:	tstcs	r1, r2, asr r6
    71e8:			; <UNDEFINED> instruction: 0xf7ff4628
    71ec:	ldmdavs	r7!, {r0, r1, r2, r5, r6, fp, ip, sp, lr, pc}
    71f0:	svccs	0x00003401
    71f4:	ldrb	sp, [r2, r0, ror #3]!
    71f8:	andscs	r4, r2, sp, lsl #23
    71fc:	ldrbtmi	r2, [fp], #-1024	; 0xfffffc00
    7200:			; <UNDEFINED> instruction: 0xf0026819
    7204:	bmi	fe306d40 <funcstring@@Base+0xfe2e14e0>
    7208:	stmdbls	r6, {r0, r1, r3, r7, r8, r9, fp, lr}
    720c:	stmiapl	sl, {r0, r2, r3, r7, fp, ip, lr}^
    7210:	tsteq	r1, #1073741825	; 0x40000001	; <UNPREDICTABLE>
    7214:	ldmdavc	lr, {r0, r4, r9, ip, sp}
    7218:	blcc	58a84 <funcstring@@Base+0x33224>
    721c:	ldmdavc	r6, {r1, r2, r5, r8, ip, sp, pc}
    7220:	strcc	fp, [r1], #-278	; 0xfffffeea
    7224:	blvs	8522c <funcstring@@Base+0x5f9cc>
    7228:			; <UNDEFINED> instruction: 0xf10242a9
    722c:	ldrshle	r3, [r2, #47]!	; 0x2f
    7230:	ldrbtmi	r4, [fp], #-2946	; 0xfffff47e
    7234:	smmla	fp, r8, r0, r6
    7238:	bls	19a044 <funcstring@@Base+0x1747e4>
    723c:	ldmdavs	r8, {r0, r1, r4, r6, r7, fp, ip, lr}
    7240:			; <UNDEFINED> instruction: 0xf7ff17c1
    7244:	strmi	pc, [r4], -r7, lsl #17
    7248:	blmi	1e00f98 <funcstring@@Base+0x1ddb738>
    724c:	ldmpl	r3, {r1, r2, r9, fp, ip, pc}^
    7250:			; <UNDEFINED> instruction: 0xe7f56818
    7254:	bls	19a048 <funcstring@@Base+0x1747e8>
    7258:	ldmdavs	r8, {r0, r1, r4, r6, r7, fp, ip, lr}
    725c:	mvnle	r2, r0, lsl #16
    7260:	ldrbtcc	pc, [pc], #79	; 7268 <strspn@plt+0x46dc>	; <UNPREDICTABLE>
    7264:	blmi	1e40f94 <funcstring@@Base+0x1e1b734>
    7268:	ldmpl	r3, {r1, r2, r9, fp, ip, pc}^
    726c:			; <UNDEFINED> instruction: 0xe7e76818
    7270:	blls	199c50 <funcstring@@Base+0x1743f0>
    7274:	ldmdavs	r4, {r1, r3, r4, r7, fp, ip, lr}
    7278:			; <UNDEFINED> instruction: 0xf8dde72d
    727c:			; <UNDEFINED> instruction: 0xe783803c
    7280:	stccs	3, cr4, [r0], {228}	; 0xe4
    7284:	blle	16ee6b0 <funcstring@@Base+0x16c8e50>
    7288:	blcs	2ded0 <funcstring@@Base+0x8670>
    728c:	blls	23b3bc <funcstring@@Base+0x215b5c>
    7290:	blcs	1025404 <funcstring@@Base+0xfffba4>
    7294:	blmi	193b6b0 <funcstring@@Base+0x1915e50>
    7298:	ldmpl	r3, {r1, r2, r9, fp, ip, pc}^
    729c:	blcs	21310 <basesyntax@@Base+0xf7f4>
    72a0:			; <UNDEFINED> instruction: 0xf1b9d13e
    72a4:	andsle	r0, lr, r1, lsl #30
    72a8:	strtmi	r4, [fp], -r9, ror #20
    72ac:	tstcs	r1, r0, lsl #12
    72b0:	bvs	fe4184a0 <funcstring@@Base+0xfe3f2c40>
    72b4:	mulcs	r0, r3, r9
    72b8:	svceq	0x007ff112
    72bc:	movwcc	fp, #12040	; 0x2f08
    72c0:			; <UNDEFINED> instruction: 0xf112d0f8
    72c4:			; <UNDEFINED> instruction: 0xf1030f7c
    72c8:	andsle	r0, fp, r1, lsl #10
    72cc:	svceq	0x007ef112
    72d0:	rsbscc	sp, sp, #30
    72d4:	strtmi	sp, [fp], -r1
    72d8:	stmdbcc	r1, {r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    72dc:			; <UNDEFINED> instruction: 0xb116d1fb
    72e0:	ldrbtmi	r4, [fp], #-2908	; 0xfffff4a4
    72e4:	bmi	171fd4c <funcstring@@Base+0x16fa4ec>
    72e8:	ldrbtmi	r4, [sl], #-2887	; 0xfffff4b9
    72ec:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    72f0:	subsmi	r9, sl, r5, lsl fp
    72f4:	addhi	pc, r6, r0, asr #32
    72f8:	andslt	r4, r7, r8, lsr #12
    72fc:	blhi	c25f8 <funcstring@@Base+0x9cd98>
    7300:	svchi	0x00f0e8bd
    7304:	blle	ff99230c <funcstring@@Base+0xff96caac>
    7308:	strtmi	r6, [fp], -r0, lsl #16
    730c:	ldrb	r2, [r1, r1, lsl #12]
    7310:	movwcc	r7, #10330	; 0x285a
    7314:	andeq	pc, pc, #2
    7318:	svclt	0x00182a01
    731c:	strb	r3, [r9, r1, lsl #2]
    7320:	tstls	r0, #67108864	; 0x4000000
    7324:	ldmdbls	r3, {r0, r2, r3, r6, r8, r9, fp, lr}
    7328:	bls	41851c <funcstring@@Base+0x3f2cbc>
    732c:	ldmdavs	fp, {r1, r3, fp, ip, pc}
    7330:	bne	166135c <funcstring@@Base+0x163bafc>
    7334:	blx	1c533a <funcstring@@Base+0x19fada>
    7338:	stccs	7, cr14, [r0], {179}	; 0xb3
    733c:	ble	fe8ee768 <funcstring@@Base+0xfe8c8f08>
    7340:	strtmi	r9, [r8], -r7, lsl #22
    7344:	orreq	pc, r2, r3, asr #32
    7348:			; <UNDEFINED> instruction: 0xf898f000
    734c:	stccs	7, cr14, [r0], {169}	; 0xa9
    7350:	ldrtmi	r9, [r8], r9, lsl #26
    7354:			; <UNDEFINED> instruction: 0xf1b9db2f
    7358:	suble	r0, r6, sl, lsl #30
    735c:	svceq	0x0001f1b9
    7360:	stccs	0, cr13, [r0], {146}	; 0x92
    7364:	bmi	fbe1ec <funcstring@@Base+0xf9898c>
    7368:	blmi	fad788 <funcstring@@Base+0xf87f28>
    736c:	ldrbtmi	r5, [fp], #-2186	; 0xfffff776
    7370:	ldmdavs	r3, {r3, r4, fp, sp, lr}
    7374:	mlasle	lr, r8, r2, r4
    7378:	pkhbtmi	r9, r4, r3, lsl #22
    737c:	tstcs	r0, r7, lsl #20
    7380:			; <UNDEFINED> instruction: 0x46284e39
    7384:	blne	853bc <funcstring@@Base+0x5fb5c>
    7388:	ldrbtmi	r6, [lr], #-2079	; 0xfffff7e1
    738c:	andhi	lr, r1, #3358720	; 0x334000
    7390:	bls	298cc4 <funcstring@@Base+0x273464>
    7394:	streq	lr, [r7, -ip, lsr #23]
    7398:	ldrtmi	r9, [sl], -r0, lsl #4
    739c:	andgt	pc, r0, r6, asr #17
    73a0:	ldc2	7, cr15, [r4, #-1020]	; 0xfffffc04
    73a4:	stmdals	sl, {r3, r4, r6, r7, r8, ip, sp, pc}
    73a8:	blx	cc53ac <funcstring@@Base+0xc9fb4c>
    73ac:	stcls	7, cr14, [r9, #-432]	; 0xfffffe50
    73b0:	strtmi	lr, [ip], -sl, ror #14
    73b4:	blmi	800e2c <funcstring@@Base+0x7db5cc>
    73b8:	ldmpl	r3, {r1, r2, r9, fp, ip, pc}^
    73bc:	blcs	26230 <funcstring@@Base+0x9d0>
    73c0:	cdp	0, 1, cr13, cr8, cr9, {6}
    73c4:	stmdami	r9!, {r4, r9, fp, sp}
    73c8:	blmi	a6e3e8 <funcstring@@Base+0xa48b88>
    73cc:	ldrbtmi	r5, [fp], #-2084	; 0xfffff7dc
    73d0:	strls	r4, [r0], #-2088	; 0xfffff7d8
    73d4:	bne	fea585bc <funcstring@@Base+0xfea32d5c>
    73d8:			; <UNDEFINED> instruction: 0xf7fc3901
    73dc:	blls	506f68 <funcstring@@Base+0x4e1708>
    73e0:	ldmdavs	fp, {r0, r8, r9, sl, fp, ip, sp}
    73e4:	eorsvs	r4, r7, pc, lsl r4
    73e8:	b	941364 <funcstring@@Base+0x91bb04>
    73ec:	strbne	r7, [r1, r4, ror #1]
    73f0:			; <UNDEFINED> instruction: 0xffb0f7fe
    73f4:			; <UNDEFINED> instruction: 0xf002e748
    73f8:	ldr	pc, [sp, r3, asr #27]!
    73fc:	ldrbtmi	r4, [r8], #-2078	; 0xfffff7e2
    7400:	mcr2	7, 6, pc, cr14, cr12, {7}	; <UNPREDICTABLE>
    7404:	b	14453f8 <funcstring@@Base+0x141fb98>
    7408:			; <UNDEFINED> instruction: 0x000001b0
    740c:	andeq	fp, r1, r0, lsl #27
    7410:	andeq	fp, r1, lr, ror sp
    7414:	andeq	r0, r0, ip, lsl #3
    7418:	andeq	ip, r1, r4, lsl #4
    741c:	strdeq	ip, [r1], -sl
    7420:	andeq	r0, r0, r4, lsr #3
    7424:	andeq	r0, r0, r8, asr #4
    7428:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    742c:	andeq	r0, r0, r0, lsr #5
    7430:	andeq	fp, r1, r2, asr #31
    7434:	andeq	r0, r0, r0, asr #3
    7438:	muleq	r0, r4, r2
    743c:	andeq	fp, r1, lr, lsl #31
    7440:	andeq	r0, r0, r4, asr #4
    7444:	andeq	r0, r0, r0, asr r2
    7448:	ldrdeq	r0, [r0], -r4
    744c:	andeq	r0, r0, ip, asr #4
    7450:	andeq	fp, r1, r0, lsl pc
    7454:	ldrdeq	fp, [r1], -lr
    7458:	andeq	fp, r1, r6, lsr #20
    745c:	muleq	r1, r8, lr
    7460:	strdeq	r0, [r0], -ip
    7464:	andeq	fp, r1, r2, asr lr
    7468:	andeq	fp, r1, r6, lsr lr
    746c:	andeq	r0, r0, r8, ror #5
    7470:	andeq	r9, r0, r6, lsl #7
    7474:	andeq	r9, r0, r0, lsr #7
    7478:	andeq	r9, r0, r2, lsl #7
    747c:	svcmi	0x00f0e92d
    7480:	bicvc	pc, r0, #16777216	; 0x1000000
    7484:			; <UNDEFINED> instruction: 0xf8df460c
    7488:			; <UNDEFINED> instruction: 0xf8df146c
    748c:			; <UNDEFINED> instruction: 0xf1a3246c
    7490:	ldrbtmi	r0, [r9], #-896	; 0xfffffc80
    7494:	blx	fecf3760 <funcstring@@Base+0xfeccdf00>
    7498:	strmi	pc, [r7], -r3, lsl #7
    749c:	strbeq	r5, [r1, -sl, lsl #17]!
    74a0:	cmpne	r3, #323584	; 0x4f000
    74a4:	eorls	r6, pc, #1179648	; 0x120000
    74a8:	andeq	pc, r0, #79	; 0x4f
    74ac:			; <UNDEFINED> instruction: 0xf8df9304
    74b0:	ldrbtmi	r3, [fp], #-1100	; 0xfffffbb4
    74b4:	strble	r9, [r3, #-771]!	; 0xfffffcfd
    74b8:			; <UNDEFINED> instruction: 0xf1400662
    74bc:			; <UNDEFINED> instruction: 0xf8df80f4
    74c0:			; <UNDEFINED> instruction: 0xf0146440
    74c4:	movwls	r0, #4866	; 0x1302
    74c8:			; <UNDEFINED> instruction: 0xf8df447e
    74cc:			; <UNDEFINED> instruction: 0xf1063438
    74d0:	subsle	r0, sp, r1, lsl #12
    74d4:	andls	r2, r1, #0, 4
    74d8:			; <UNDEFINED> instruction: 0xf0249a03
    74dc:	ldmpl	r3, {r1, sl}^
    74e0:	ldmdavc	fp!, {r8, r9, ip, pc}
    74e4:	cmple	r6, lr, ror fp
    74e8:	ldclne	8, cr7, [r8], #-500	; 0xfffffe0c
    74ec:	sfmcs	f3, 1, [r0, #-428]	; 0xfffffe54
    74f0:	mvnshi	pc, r0
    74f4:	strmi	r2, [r0], pc, lsr #22
    74f8:	tsteq	r4, r4	; <UNPREDICTABLE>
    74fc:	bcc	3924 <strspn@plt+0xd98>
    7500:	vqadd.u8	d13, d0, d6
    7504:			; <UNDEFINED> instruction: 0xf11381b2
    7508:	andsle	r0, r1, sp, ror pc
    750c:	svceq	0x0078f113
    7510:	cmncc	pc, #65	; 0x41
    7514:			; <UNDEFINED> instruction: 0xf898d03f
    7518:			; <UNDEFINED> instruction: 0xf1085001
    751c:	rsblt	r0, fp, #268435456	; 0x10000000
    7520:			; <UNDEFINED> instruction: 0xf0002d00
    7524:	blcs	be7cb0 <funcstring@@Base+0xbc2450>
    7528:			; <UNDEFINED> instruction: 0xf1084690
    752c:	strdle	r3, [r8, #175]!	; 0xaf
    7530:			; <UNDEFINED> instruction: 0xf88a2300
    7534:	ldmdavc	fp!, {r0, ip, sp}^
    7538:			; <UNDEFINED> instruction: 0xf0002b00
    753c:			; <UNDEFINED> instruction: 0xf7fb81a9
    7540:	stmdacs	r0, {r1, r2, r3, r4, r8, fp, sp, lr, pc}
    7544:			; <UNDEFINED> instruction: 0x81b2f000
    7548:			; <UNDEFINED> instruction: 0x9014f8d0
    754c:	svceq	0x0000f1b9
    7550:			; <UNDEFINED> instruction: 0x81acf000
    7554:	mulcc	r0, r9, r8
    7558:			; <UNDEFINED> instruction: 0xf0002b00
    755c:			; <UNDEFINED> instruction: 0xf88a81a7
    7560:	strbmi	r5, [r8], -r1
    7564:	b	14c5558 <funcstring@@Base+0x149fcf8>
    7568:	bmi	ff9ee97c <funcstring@@Base+0xff9c911c>
    756c:	tsteq	r1, #4	; <UNPREDICTABLE>
    7570:	stmiapl	sl!, {r0, r1, r2, r6, r9, sl, lr}
    7574:	strmi	r3, [r1], -r2, lsl #5
    7578:			; <UNDEFINED> instruction: 0xf7fe4648
    757c:	mul	sl, pc, lr	; <UNPREDICTABLE>
    7580:	ldrbtmi	r4, [lr], #-3810	; 0xfffff11e
    7584:			; <UNDEFINED> instruction: 0xf0143602
    7588:	movwls	r0, #4866	; 0x1302
    758c:	ldrdle	r4, [r1, sp]!
    7590:	ldmpl	r3, {r0, r1, r9, fp, ip, pc}^
    7594:	blmi	ff7ac19c <funcstring@@Base+0xff78693c>
    7598:	bls	19084 <basesyntax@@Base+0x7568>
    759c:	ldmdavs	r0, {r0, r1, r3, r4, r5, r6, sl, lr}
    75a0:	bmi	ff72160c <funcstring@@Base+0xff6fbdac>
    75a4:	ldrbtmi	r4, [sl], #-3036	; 0xfffff424
    75a8:	ldrbtmi	r9, [fp], #-514	; 0xfffffdfe
    75ac:	bl	fe86c1c8 <funcstring@@Base+0xfe846968>
    75b0:	strcs	r0, [r0, -r0, lsl #20]
    75b4:	andeq	lr, r7, r9, lsl #22
    75b8:			; <UNDEFINED> instruction: 0xf7fb4631
    75bc:	ldrtmi	lr, [r8], #-2298	; 0xfffff706
    75c0:	andvc	pc, r0, r9, lsl r8	; <UNPREDICTABLE>
    75c4:			; <UNDEFINED> instruction: 0xf887fa4f
    75c8:	suble	r2, r0, r0, lsl #30
    75cc:	svceq	0x0079f118
    75d0:	movweq	lr, #35439	; 0x8a6f
    75d4:	bicne	pc, r0, #201326595	; 0xc000003
    75d8:	bleq	839e0 <funcstring@@Base+0x5e180>
    75dc:	andcs	fp, r0, #20, 30	; 0x50
    75e0:	tstmi	r3, #268435456	; 0x10000000
    75e4:	stcne	15, cr11, [r5], {18}
    75e8:	pkhtbmi	r4, r3, sp, asr #12
    75ec:	svceq	0x0000f1bb
    75f0:	svccs	0x003dd131
    75f4:	suble	r4, sl, sp, asr #8
    75f8:	mvnlt	sp, ip, lsl #16
    75fc:	svclt	0x00082f3a
    7600:	ldrdle	r4, [r7, -r9]
    7604:	stccc	8, cr15, [r1], {21}
    7608:	suble	r2, sl, lr, ror fp
    760c:	strcs	r4, [r0, -sp, asr #12]
    7610:	strb	r4, [pc, r9, lsr #13]
    7614:	cmneq	pc, #8, 2	; <UNPREDICTABLE>
    7618:	stmdale	r9, {r0, r1, r2, r8, r9, fp, sp}
    761c:			; <UNDEFINED> instruction: 0xf013e8df
    7620:	tsteq	r2, r2, rrx
    7624:	rsbeq	r0, pc, fp
    7628:	andeq	r0, r8, r8
    762c:	subeq	r0, r6, r7, lsl #2
    7630:	strtmi	r2, [r9], r0, lsl #14
    7634:	bmi	fee81534 <funcstring@@Base+0xfee5bcd4>
    7638:	ldrbtmi	r4, [sl], #-2991	; 0xfffff451
    763c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    7640:	subsmi	r9, sl, pc, lsr #22
    7644:	cmphi	r4, r0, asr #32	; <UNPREDICTABLE>
    7648:	pop	{r0, r4, r5, ip, sp, pc}
    764c:	stmdacs	r0, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    7650:	mcrrne	0, 15, sp, r5, cr1
    7654:	blls	99068 <funcstring@@Base+0x73808>
    7658:			; <UNDEFINED> instruction: 0x46484659
    765c:			; <UNDEFINED> instruction: 0xf002681a
    7660:	stmdbls	r0, {r0, r1, r2, r3, r4, r5, r7, sl, fp, ip, sp, lr, pc}
    7664:	blls	12de70 <funcstring@@Base+0x108610>
    7668:	bcs	21694 <basesyntax@@Base+0xfb78>
    766c:	movwcs	fp, #3864	; 0xf18
    7670:	bne	106de80 <funcstring@@Base+0x1048620>
    7674:	strmi	r6, [sl, #16]
    7678:	movwcs	fp, #4012	; 0xfac
    767c:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
    7680:			; <UNDEFINED> instruction: 0xf0402b00
    7684:	svccs	0x003d80f9
    7688:	strmi	r4, [sl], sp, asr #8
    768c:			; <UNDEFINED> instruction: 0x0663d1b4
    7690:	ldrtle	r4, [fp], #1241	; 0x4d9
    7694:	stccc	8, cr15, [r1], {21}
    7698:	strbeq	pc, [r0], #-68	; 0xffffffbc	; <UNPREDICTABLE>
    769c:	blcs	1f94ea8 <funcstring@@Base+0x1f6f648>
    76a0:			; <UNDEFINED> instruction: 0x464fd1b4
    76a4:	mrcmi	7, 4, lr, cr14, cr13, {0}
    76a8:			; <UNDEFINED> instruction: 0xe76c447e
    76ac:	blcs	2e2b8 <funcstring@@Base+0x8a58>
    76b0:	sbcshi	pc, r5, r0, asr #32
    76b4:	andcs	r4, r5, #158720	; 0x26c00
    76b8:	strtmi	r9, [r8], -r3, lsl #18
    76bc:	smlabtcc	r1, r9, r8, r5
    76c0:	stmia	r0!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    76c4:			; <UNDEFINED> instruction: 0xf0402800
    76c8:	vst4.<illegal width 64>	{d24-d27}, [r4], sl
    76cc:	stfnee	f7, [r8], #-512	; 0xfffffe00
    76d0:	mcrr2	7, 15, pc, sl, cr15	; <UNPREDICTABLE>
    76d4:	bls	1a52c <basesyntax@@Base+0x8a10>
    76d8:	ldmdavs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}
    76dc:	stmdbeq	r1, {r8, ip, sp, lr, pc}
    76e0:			; <UNDEFINED> instruction: 0xe7646810
    76e4:	beq	83b14 <funcstring@@Base+0x5e2b4>
    76e8:			; <UNDEFINED> instruction: 0xf0142701
    76ec:	addle	r0, pc, r1, lsl pc	; <UNPREDICTABLE>
    76f0:	streq	lr, [fp, #-2825]	; 0xfffff4f7
    76f4:			; <UNDEFINED> instruction: 0xf10a3701
    76f8:	strtmi	r0, [r9], r1, lsl #20
    76fc:	blmi	fe30146c <funcstring@@Base+0xfe2dbc0c>
    7700:	ldrbtmi	r9, [fp], #-2561	; 0xfffff5ff
    7704:	stmdbeq	r2, {r2, r6, r9, fp, sp, lr, pc}
    7708:	ldmdavs	sl, {r0, r1, r3, r4, r7, r9, fp, sp, lr}^
    770c:	orrvc	pc, r0, #419430400	; 0x19000000
    7710:			; <UNDEFINED> instruction: 0xf0409307
    7714:	blmi	fe1a79f8 <funcstring@@Base+0xfe182198>
    7718:	stmiapl	fp, {r0, r1, r8, fp, ip, pc}^
    771c:	beq	fe0c3b30 <funcstring@@Base+0xfe09e2d0>
    7720:	blmi	fe12bf40 <funcstring@@Base+0xfe1066e0>
    7724:			; <UNDEFINED> instruction: 0xf8529a03
    7728:			; <UNDEFINED> instruction: 0xf8d88003
    772c:	movwcc	r3, #4096	; 0x1000
    7730:	andcc	pc, r0, r8, asr #17
    7734:			; <UNDEFINED> instruction: 0xf10d4f80
    7738:	blls	a3c0 <strspn@plt+0x7834>
    773c:			; <UNDEFINED> instruction: 0x4658447f
    7740:	ldmdavs	pc!, {r0, r3, r4, fp, sp, lr}	; <UNPREDICTABLE>
    7744:			; <UNDEFINED> instruction: 0x46391a7f
    7748:	blx	10c375a <funcstring@@Base+0x109defa>
    774c:	stmdbge	fp, {r1, r2, r9, fp, ip, pc}
    7750:			; <UNDEFINED> instruction: 0xf7fd4610
    7754:			; <UNDEFINED> instruction: 0x4658fdf5
    7758:	blx	1cc376a <funcstring@@Base+0x1c9df0a>
    775c:	stmdals	ip, {r0, r2, r3, r8, r9, fp, ip, pc}
    7760:			; <UNDEFINED> instruction: 0xf0402b00
    7764:	stmdals	fp, {r2, r3, r4, r7, pc}
    7768:	vmlal.s8	q9, d0, d0
    776c:	strbmi	r8, [r3], -r2, lsr #1
    7770:	andsge	pc, r8, sp, asr #17
    7774:	strbmi	r4, [sl], r0, lsr #13
    7778:	bleq	f43bb4 <funcstring@@Base+0xf1e354>
    777c:	ldrdls	pc, [ip], -sp
    7780:	and	r4, r8, ip, lsl r6
    7784:			; <UNDEFINED> instruction: 0xf8594b6d
    7788:	ldmdavs	fp, {r0, r1, ip, sp}
    778c:	blcs	121800 <funcstring@@Base+0xfbfa0>
    7790:	addshi	pc, r5, r0, asr #32
    7794:	addcs	r9, r0, #720896	; 0xb0000
    7798:			; <UNDEFINED> instruction: 0xf7fb4659
    779c:	stmdacs	r0, {r2, r3, r4, fp, sp, lr, pc}
    77a0:			; <UNDEFINED> instruction: 0x4622dbf0
    77a4:			; <UNDEFINED> instruction: 0x460346d1
    77a8:			; <UNDEFINED> instruction: 0xf8dd4644
    77ac:			; <UNDEFINED> instruction: 0x4690a018
    77b0:	uadd16mi	fp, r8, r8
    77b4:	stmdals	ip, {r0, r1, r4, r5, r6, r8, ip, lr, pc}
    77b8:			; <UNDEFINED> instruction: 0xf7fbb108
    77bc:	stmdals	fp, {r1, r4, r5, fp, sp, lr, pc}
    77c0:	blle	2117c8 <funcstring@@Base+0x1ebf68>
    77c4:	ldmib	r0, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    77c8:			; <UNDEFINED> instruction: 0xf001980e
    77cc:	blmi	1747448 <funcstring@@Base+0x1721be8>
    77d0:	ldmpl	r3, {r0, r1, r9, fp, ip, pc}^
    77d4:			; <UNDEFINED> instruction: 0xf8d86018
    77d8:	blcc	537e0 <funcstring@@Base+0x2df80>
    77dc:	andcc	pc, r0, r8, asr #17
    77e0:	blmi	1635c94 <funcstring@@Base+0x1610434>
    77e4:	ldmpl	r3, {r0, r1, r9, fp, ip, pc}^
    77e8:	blcs	2185c <basesyntax@@Base+0xfd40>
    77ec:	blmi	15bbdc8 <funcstring@@Base+0x1596568>
    77f0:	ldrbtmi	r9, [fp], #-2560	; 0xfffff600
    77f4:	ldmdavs	r9, {r4, fp, sp, lr}
    77f8:	andle	r4, r9, #136, 4	; 0x80000008
    77fc:	and	r4, r1, fp, lsl #12
    7800:			; <UNDEFINED> instruction: 0xd05a4298
    7804:	blcc	59070 <funcstring@@Base+0x33810>
    7808:	stccs	8, cr15, [r1], {17}
    780c:	rscsle	r2, r7, sl, lsl #20
    7810:	teqhi	r8, pc	; <illegal shifter operand>	; <UNPREDICTABLE>
    7814:	ldrbtmi	r9, [r8], #2823	; 0xb07
    7818:	andne	pc, r0, r8, asr #17
    781c:	subsle	r2, r2, r0, lsl #22
    7820:	strtmi	r4, [r9], fp, asr #20
    7824:	bvs	fe4d8a14 <funcstring@@Base+0xfe4b31b4>
    7828:	addsvs	r6, r3, #1769472	; 0x1b0000
    782c:	blls	81330 <funcstring@@Base+0x5bad0>
    7830:	b	1118b9c <funcstring@@Base+0x10f333c>
    7834:			; <UNDEFINED> instruction: 0xf7ff0003
    7838:	blls	18618c <funcstring@@Base+0x16092c>
    783c:	blls	218a8 <basesyntax@@Base+0xfd8c>
    7840:	ssat	r6, #21, r8, lsl #16
    7844:	strtmi	r9, [r8], -r1, lsl #22
    7848:	tsteq	r3, r4, asr #20
    784c:	blx	fe345852 <funcstring@@Base+0xfe31fff2>
    7850:	bls	1a558 <basesyntax@@Base+0x8a3c>
    7854:	ldmdavs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}
    7858:	ldmdavs	r0, {r0, r7, r9, sl, lr}
    785c:	blls	81300 <funcstring@@Base+0x5baa0>
    7860:	vst4.16	{d2[0],d3[0],d4[0],d5[0]}, [r3], r0
    7864:	movwls	r7, #4992	; 0x1380
    7868:	blcs	ec156c <funcstring@@Base+0xe9bd0c>
    786c:	mrcge	4, 2, APSR_nzcv, cr3, cr15, {3}
    7870:			; <UNDEFINED> instruction: 0xf43f2900
    7874:			; <UNDEFINED> instruction: 0xe65bae50
    7878:	andcs	r4, r0, #80, 12	; 0x5000000
    787c:			; <UNDEFINED> instruction: 0xf7ff468a
    7880:	ldrt	pc, [r6], r1, ror #16	; <UNPREDICTABLE>
    7884:	stmdbls	r3, {r2, r4, r5, r8, r9, fp, lr}
    7888:			; <UNDEFINED> instruction: 0xf10358cb
    788c:	strb	r0, [r7, -r2, lsl #21]
    7890:	bls	da560 <funcstring@@Base+0xb4d00>
    7894:			; <UNDEFINED> instruction: 0xf00758d0
    7898:			; <UNDEFINED> instruction: 0x4681fdbf
    789c:			; <UNDEFINED> instruction: 0x4619e656
    78a0:			; <UNDEFINED> instruction: 0xf0094652
    78a4:			; <UNDEFINED> instruction: 0xf7fe0311
    78a8:	ldrb	pc, [ip, -r9, lsl #26]	; <UNPREDICTABLE>
    78ac:	andpl	pc, r1, sl, lsl #17
    78b0:	stmdals	ip, {r0, r4, r5, r6, r9, sl, sp, lr, pc}
    78b4:	orrle	r2, r0, r0, lsl #16
    78b8:	strmi	lr, [r1], -sp, lsl #15
    78bc:	strtmi	lr, [r3], -r8, lsr #15
    78c0:	ldrmi	r4, [r8], r4, asr #12
    78c4:	bne	2816a8 <funcstring@@Base+0x25be48>
    78c8:			; <UNDEFINED> instruction: 0x4638461a
    78cc:			; <UNDEFINED> instruction: 0xf83af7ff
    78d0:			; <UNDEFINED> instruction: 0xf8d89b00
    78d4:	ldmdavs	r8, {ip}
    78d8:			; <UNDEFINED> instruction: 0xf7fce7a2
    78dc:			; <UNDEFINED> instruction: 0xe786fc37
    78e0:	pkhbtmi	r4, r0, sp, lsl #12
    78e4:			; <UNDEFINED> instruction: 0xe62346ba
    78e8:	ldrmi	r4, [sp], -r2, asr #13
    78ec:			; <UNDEFINED> instruction: 0xe61f4690
    78f0:	svc	0x00daf7fa
    78f4:	andeq	fp, r1, lr, ror r8
    78f8:			; <UNDEFINED> instruction: 0x000001b0
    78fc:	andeq	fp, r1, lr, asr r8
    7900:	andeq	r9, r0, ip, asr #5
    7904:	andeq	r0, r0, ip, lsl #3
    7908:	strdeq	r0, [r0], -r8
    790c:	andeq	r9, r0, r2, lsl r2
    7910:	andeq	fp, r1, r4, lsr #24
    7914:	andeq	fp, r1, sl, lsl ip
    7918:	andeq	fp, r1, r6, lsl ip
    791c:	ldrdeq	fp, [r1], -r6
    7920:	andeq	r9, r0, ip, ror #1
    7924:			; <UNDEFINED> instruction: 0x000001bc
    7928:	andeq	fp, r1, r8, ror #21
    792c:			; <UNDEFINED> instruction: 0x0001babe
    7930:	andeq	r0, r0, r8, asr #4
    7934:	andeq	r0, r0, r4, lsr #4
    7938:	andeq	fp, r1, r4, lsl #21
    793c:	muleq	r0, r0, r1
    7940:	andeq	r0, r0, r8, asr #3
    7944:	andeq	r0, r0, r8, lsl #5
    7948:	andeq	fp, r1, lr, asr #19
    794c:	andeq	fp, r1, sl, lsr #19
    7950:	muleq	r1, ip, r9
    7954:	andeq	fp, r1, ip, ror #18
    7958:	andeq	r0, r0, r4, lsr #3
    795c:	andeq	r0, r0, r8, ror #3
    7960:	svcmi	0x00f0e92d
    7964:	stc	6, cr4, [sp, #-548]!	; 0xfffffddc
    7968:	ldrmi	r8, [r1], -r2, lsl #22
    796c:	ldrmi	r4, [r5], -sp, ror #24
    7970:	stmiavs	r7, {r0, r2, r3, r5, r6, r9, sl, fp, lr}^
    7974:	blmi	1b58b6c <funcstring@@Base+0x1b3330c>
    7978:	stmvs	r0, {r1, r2, r3, r4, r5, r6, sl, lr}
    797c:	adcvs	fp, r7, #133	; 0x85
    7980:	andhi	pc, r3, r6, asr r8	; <UNPREDICTABLE>
    7984:	ldrdcc	pc, [r0], -r8
    7988:			; <UNDEFINED> instruction: 0xf7ff6023
    798c:	blmi	1a46f70 <funcstring@@Base+0x1a21710>
    7990:	ldmpl	r3!, {r5, fp, sp, lr}^
    7994:	addsmi	r6, r8, #1769472	; 0x1b0000
    7998:	adcshi	pc, pc, r0
    799c:			; <UNDEFINED> instruction: 0xf04f4f65
    79a0:			; <UNDEFINED> instruction: 0xf8800a00
    79a4:	ldrbtmi	sl, [pc], #-0	; 79ac <strspn@plt+0x4e20>
    79a8:			; <UNDEFINED> instruction: 0xf1b96038
    79ac:			; <UNDEFINED> instruction: 0xf0000f00
    79b0:			; <UNDEFINED> instruction: 0xf8d880aa
    79b4:	andcc	r3, r1, r0
    79b8:	bne	ff00eeb0 <funcstring@@Base+0xfefe9650>
    79bc:			; <UNDEFINED> instruction: 0xf99af002
    79c0:	adcsvs	r0, ip, fp, ror #15
    79c4:			; <UNDEFINED> instruction: 0xf1404680
    79c8:	strtmi	r8, [r2], -sl, lsl #1
    79cc:	mvnscc	pc, pc, asr #32
    79d0:			; <UNDEFINED> instruction: 0xfff6f7fe
    79d4:			; <UNDEFINED> instruction: 0xf8c368bb
    79d8:	ldmdavs	sp!, {sp, pc}^
    79dc:	stccs	0, cr6, [r0, #-752]	; 0xfffffd10
    79e0:	addhi	pc, r6, r0
    79e4:	ssatmi	r4, #17, r4, asr #22
    79e8:			; <UNDEFINED> instruction: 0xf8df4a54
    79ec:	ldrbtmi	sl, [sl], #-340	; 0xfffffeac
    79f0:	ldmpl	r3!, {r1, r9, ip, pc}^
    79f4:			; <UNDEFINED> instruction: 0xf8cd44fa
    79f8:	movwls	r9, #4108	; 0x100c
    79fc:	movweq	pc, #49418	; 0xc10a	; <UNPREDICTABLE>
    7a00:	bcc	443228 <funcstring@@Base+0x41d9c8>
    7a04:	stmdavs	lr!, {r0, r1, r3, sp, lr, pc}^
    7a08:	ldrtmi	r6, [r0], -r5, lsr #32
    7a0c:	strtmi	r2, [ip], -r0, lsl #2
    7a10:			; <UNDEFINED> instruction: 0xf8d8f7ff
    7a14:	addsvs	r9, sp, r2, lsl #22
    7a18:	stccs	8, cr6, [r0, #-180]	; 0xffffff4c
    7a1c:	blls	7bb94 <funcstring@@Base+0x56334>
    7a20:			; <UNDEFINED> instruction: 0xf893686e
    7a24:			; <UNDEFINED> instruction: 0xf1bbb001
    7a28:	mvnle	r0, r0, lsl #30
    7a2c:	bne	443294 <funcstring@@Base+0x41da34>
    7a30:			; <UNDEFINED> instruction: 0xf7fb4630
    7a34:	stmdacs	r0, {r2, r3, r4, r5, r6, fp, sp, lr, pc}
    7a38:	blmi	10bbdd8 <funcstring@@Base+0x1096578>
    7a3c:	andvs	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    7a40:	movwcc	r6, #6195	; 0x1833
    7a44:	tstcs	r3, r3, lsr r0
    7a48:			; <UNDEFINED> instruction: 0xf7ff6868
    7a4c:			; <UNDEFINED> instruction: 0xf8dff8bb
    7a50:	ldrbtmi	r9, [r9], #248	; 0xf8
    7a54:			; <UNDEFINED> instruction: 0xf7fa4607
    7a58:	pkhtbmi	lr, r2, sl, asr #31
    7a5c:	addpl	pc, r0, r0, lsl #10
    7a60:	andseq	pc, r0, r9, asr #17
    7a64:			; <UNDEFINED> instruction: 0xf922f002
    7a68:			; <UNDEFINED> instruction: 0x4651465a
    7a6c:	ldrtmi	r4, [r8], -r3, lsl #12
    7a70:	andcc	pc, ip, r9, asr #17
    7a74:	ldc2	7, cr15, [r6, #-1016]	; 0xfffffc08
    7a78:	ldrdeq	pc, [ip], -r9
    7a7c:	mrc	7, 6, APSR_nzcv, cr0, cr10, {7}
    7a80:	addsmi	r6, pc, #7012352	; 0x6b0000
    7a84:	ldrtmi	sp, [r8], -r2
    7a88:	mcr	7, 6, pc, cr10, cr10, {7}	; <UNPREDICTABLE>
    7a8c:	blcc	61b60 <funcstring@@Base+0x3c300>
    7a90:	stmdblt	fp!, {r0, r1, r4, r5, sp, lr}
    7a94:			; <UNDEFINED> instruction: 0xf8584b2d
    7a98:	ldmdavs	fp, {r0, r1, ip, sp}
    7a9c:	teqle	r9, r0, lsl #22
    7aa0:	ldrbtmi	r4, [fp], #-2859	; 0xfffff4d5
    7aa4:	adcmi	r6, r3, #10158080	; 0x9b0000
    7aa8:	smlatbcs	r0, sp, r0, sp
    7aac:	stmdavs	r0!, {r0, r3, r4, sp, lr}
    7ab0:	eorsle	r2, r5, r0, lsl #16
    7ab4:	ldmdavs	fp, {r0, r1, r9, sl, lr}
    7ab8:	blcs	13ec4 <basesyntax@@Base+0x23a8>
    7abc:			; <UNDEFINED> instruction: 0xf7fed1fb
    7ac0:	eorvs	pc, r0, r7, ror #28
    7ac4:	stmdavs	r0, {r2, r9, sl, lr}
    7ac8:	mvnsle	r2, r0, lsl #16
    7acc:	stmdavs	sp!, {r0, r5, r8, r9, fp, lr}
    7ad0:	addsvs	r4, ip, fp, ror r4
    7ad4:			; <UNDEFINED> instruction: 0xd1a22d00
    7ad8:	ldrdls	pc, [ip], -sp
    7adc:	andcs	lr, r8, r8
    7ae0:			; <UNDEFINED> instruction: 0xf908f002
    7ae4:			; <UNDEFINED> instruction: 0x460468bb
    7ae8:	andhi	pc, r4, r0, asr #17
    7aec:	adcsvs	r6, r8, r8, lsl r0
    7af0:	andcs	r4, r0, #25600	; 0x6400
    7af4:	ldrbtmi	r6, [fp], #-34	; 0xffffffde
    7af8:			; <UNDEFINED> instruction: 0xb123685b
    7afc:	ldrdcs	pc, [r4], -r9
    7b00:			; <UNDEFINED> instruction: 0xf8c96013
    7b04:	andlt	r4, r5, r4
    7b08:	blhi	c2e04 <funcstring@@Base+0x9d5a4>
    7b0c:	svcmi	0x00f0e8bd
    7b10:	stmdalt	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7b14:	blx	6c5b0e <funcstring@@Base+0x6a02ae>
    7b18:			; <UNDEFINED> instruction: 0xf002e7c2
    7b1c:			; <UNDEFINED> instruction: 0xe73dfa31
    7b20:	strb	r4, [ip, r1, lsl #12]
    7b24:	andeq	fp, r1, ip, asr #16
    7b28:	muleq	r1, r8, r3
    7b2c:	andeq	r0, r0, ip, lsl #3
    7b30:	strdeq	r0, [r0], -ip
    7b34:	andeq	fp, r1, sl, lsl r8
    7b38:	andeq	r0, r0, r0, asr #3
    7b3c:	ldrdeq	fp, [r1], -r2
    7b40:	andeq	r8, r0, r0, lsr #27
    7b44:	andeq	r0, r0, r4, lsr #4
    7b48:	andeq	fp, r1, lr, ror #14
    7b4c:	andeq	r0, r0, r8, lsl #5
    7b50:	andeq	fp, r1, lr, lsl r7
    7b54:	strdeq	fp, [r1], -r0
    7b58:	andeq	fp, r1, sl, asr #13
    7b5c:	blmi	99a3f8 <funcstring@@Base+0x974b98>
    7b60:	mvnsmi	lr, sp, lsr #18
    7b64:	addlt	r4, r4, sl, ror r4
    7b68:	ldmpl	r3, {r0, r2, r9, sl, lr}^
    7b6c:	strbtmi	r4, [r8], pc, lsl #12
    7b70:	strbmi	r4, [r0], -r2, lsr #28
    7b74:	ldmdavs	fp, {r1, r5, sl, fp, lr}
    7b78:			; <UNDEFINED> instruction: 0xf04f9303
    7b7c:			; <UNDEFINED> instruction: 0xf0020300
    7b80:	stmiavs	sl!, {r0, r1, r3, r4, r5, r8, fp, ip, sp, lr, pc}^
    7b84:	blmi	7d8d84 <funcstring@@Base+0x7b3524>
    7b88:	stmiavs	r8!, {r2, r3, r4, r5, r6, sl, lr}
    7b8c:	adcsvs	r2, r2, #-2147483644	; 0x80000004
    7b90:	stmdavs	fp!, {r0, r2, r5, r6, r7, fp, ip, lr}
    7b94:			; <UNDEFINED> instruction: 0xf7ff6033
    7b98:	blmi	706d64 <funcstring@@Base+0x6e1504>
    7b9c:	stmiapl	r3!, {r1, r4, r5, fp, sp, lr}^
    7ba0:	addsmi	r6, sl, #1769472	; 0x1b0000
    7ba4:	movwcs	fp, #3868	; 0xf1c
    7ba8:	andsle	r7, fp, r3, lsl r0
    7bac:			; <UNDEFINED> instruction: 0xffd8f7fe
    7bb0:	stmdavs	r8!, {r1, r8, sp}
    7bb4:			; <UNDEFINED> instruction: 0xf806f7ff
    7bb8:	ldrtmi	r2, [r9], -r0, lsl #4
    7bbc:	mrc	7, 6, APSR_nzcv, cr4, cr10, {7}
    7bc0:	strbmi	r4, [r0], -r4, lsl #12
    7bc4:			; <UNDEFINED> instruction: 0xf93cf002
    7bc8:	blmi	2da410 <funcstring@@Base+0x2b4bb0>
    7bcc:			; <UNDEFINED> instruction: 0xf084fab4
    7bd0:	stmdbeq	r0, {r1, r3, r4, r5, r6, sl, lr}^
    7bd4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    7bd8:	subsmi	r9, sl, r3, lsl #22
    7bdc:	andlt	sp, r4, r8, lsl #2
    7be0:	ldrhhi	lr, [r0, #141]!	; 0x8d
    7be4:			; <UNDEFINED> instruction: 0xf9ccf002
    7be8:	eorsvs	r2, r0, r0, lsl #6
    7bec:	ldrb	r7, [sp, r3]
    7bf0:	mrc	7, 2, APSR_nzcv, cr10, cr10, {7}
    7bf4:	andeq	fp, r1, ip, lsr #3
    7bf8:			; <UNDEFINED> instruction: 0x000001b0
    7bfc:	andeq	fp, r1, ip, lsr r6
    7c00:	andeq	fp, r1, r8, lsl #3
    7c04:	andeq	r0, r0, ip, lsl #3
    7c08:	strdeq	r0, [r0], -ip
    7c0c:	andeq	fp, r1, r0, asr #2
    7c10:	subcs	fp, ip, r8, lsl #10
    7c14:			; <UNDEFINED> instruction: 0xf84af002
    7c18:			; <UNDEFINED> instruction: 0xf04f4a06
    7c1c:	movwcs	r3, #511	; 0x1ff
    7c20:	addvs	r4, r1, sl, ror r4
    7c24:	stmib	r0, {r0, r4, fp, sp, lr}^
    7c28:	strvs	r3, [r3], #775	; 0x307
    7c2c:	andsvs	r6, r0, r1
    7c30:	svclt	0x0000bd08
    7c34:	strdeq	fp, [r1], -r4
    7c38:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
    7c3c:	ldcvs	8, cr6, [r3], {26}
    7c40:	ldrvs	r3, [r3], #769	; 0x301
    7c44:	svclt	0x00004770
    7c48:	ldrdeq	fp, [r1], -sl
    7c4c:	mvnsmi	lr, #737280	; 0xb4000
    7c50:	strmi	r4, [r6], -ip, lsl #12
    7c54:	mrc	7, 6, APSR_nzcv, cr10, cr10, {7}
    7c58:	ldrdhi	pc, [ip], pc	; <UNPREDICTABLE>
    7c5c:	ldrbtmi	r4, [r8], #2851	; 0xb23
    7c60:	andpl	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    7c64:	movwcc	r6, #6187	; 0x182b
    7c68:	strmi	r6, [r7], -fp, lsr #32
    7c6c:	ldrdls	pc, [r0], pc	; <UNPREDICTABLE>
    7c70:			; <UNDEFINED> instruction: 0xf8d944f9
    7c74:	ldmibvs	sl, {ip, sp}^
    7c78:	eorcs	fp, r0, sl, ror #6
    7c7c:			; <UNDEFINED> instruction: 0xf816f002
    7c80:	ldrdcc	pc, [r0], -r9
    7c84:			; <UNDEFINED> instruction: 0x460269d9
    7c88:	bicsvs	r6, r8, r1
    7c8c:			; <UNDEFINED> instruction: 0x46196958
    7c90:	ldrd	pc, [ip], -r3
    7c94:	ldrdgt	pc, [r8], #-131	; 0xffffff7d
    7c98:	vmlseq.f16	s28, s3, s4	; <UNPREDICTABLE>
    7c9c:	andsgt	pc, ip, r2, asr #17
    7ca0:	svceq	0x0040f851
    7ca4:	cmpvs	r0, r9, asr #16
    7ca8:	ldrsbvs	r6, [r1, r4]
    7cac:	stmiavs	r1!, {r2, r5, r8, ip, sp, pc}^
    7cb0:	tsteq	r1, r1, asr #32	; <UNPREDICTABLE>
    7cb4:	tstvs	r6, r1, ror #1
    7cb8:	cmpvs	lr, r0, lsl #4
    7cbc:	ldrvs	r6, [sl], #223	; 0xdf
    7cc0:	blcc	61d74 <funcstring@@Base+0x3c514>
    7cc4:	stmdblt	r3!, {r0, r1, r3, r5, sp, lr}
    7cc8:			; <UNDEFINED> instruction: 0xf8584b0a
    7ccc:	ldmdavs	fp, {r0, r1, ip, sp}
    7cd0:	pop	{r0, r1, r3, r5, r8, fp, ip, sp, pc}
    7cd4:			; <UNDEFINED> instruction: 0xf10383f8
    7cd8:	bicsvs	r0, sl, r0, lsr #4
    7cdc:	pop	{r1, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    7ce0:			; <UNDEFINED> instruction: 0xf7fc43f8
    7ce4:	svclt	0x0000ba33
    7ce8:	strheq	fp, [r1], -r2
    7cec:	andeq	r0, r0, r4, lsr #4
    7cf0:	andeq	fp, r1, r4, lsr #7
    7cf4:	andeq	r0, r0, r8, lsl #5
    7cf8:	mcrmi	5, 1, fp, cr8, cr8, {7}
    7cfc:	ldrbtmi	r4, [lr], #-2856	; 0xfffff4d8
    7d00:	ldmpl	r5!, {r3, r5, r9, fp, lr}^
    7d04:	ldmdavs	r1, {r1, r3, r4, r5, r6, sl, lr}
    7d08:	stmibvs	ip, {r0, r1, r3, r5, fp, sp, lr}^
    7d0c:	eorvs	r3, fp, r1, lsl #6
    7d10:	bicslt	r6, r3, r3, ror #17
    7d14:	ldmdbvs	r2, {r1, r4, fp, sp, lr}^
    7d18:	stccs	8, cr15, [r1], {18}
    7d1c:	svclt	0x00182a09
    7d20:	tstle	r5, r0, lsr #20
    7d24:	ldmpl	r1!, {r5, r9, fp, lr}
    7d28:			; <UNDEFINED> instruction: 0xf042680a
    7d2c:	andvs	r0, sl, r1, lsl #4
    7d30:	ldmvs	sl, {r5, r8, fp, sp, lr}
    7d34:	mulle	r2, r0, r2
    7d38:	ldcl	7, cr15, [r2, #-1000]!	; 0xfffffc18
    7d3c:	ldmvs	sl, {r0, r1, r5, r6, r7, fp, sp, lr}^
    7d40:	tsteq	r1, r2, lsr #32	; <UNPREDICTABLE>
    7d44:	smullsvs	r0, r9, r2, r7
    7d48:	blmi	63cdd0 <funcstring@@Base+0x617570>
    7d4c:	ldmib	r4, {r1, r5, r9, sl, lr}^
    7d50:	ldrbtmi	r1, [fp], #-1793	; 0xfffff8ff
    7d54:	ldmdavs	fp, {r5, r6, r7, r8, fp, sp, lr}
    7d58:			; <UNDEFINED> instruction: 0xf1036159
    7d5c:	sbcsvs	r0, pc, r0, lsr #2
    7d60:	ldrvs	r4, [r8], #652	; 0x28c
    7d64:	svceq	0x0014f852
    7d68:	ldrvs	r6, [r8], #-2130	; 0xfffff7ae
    7d6c:	stmdavs	r2!, {r1, r3, r4, r6, sl, sp, lr}
    7d70:	ldrdle	r6, [r2], -sl
    7d74:			; <UNDEFINED> instruction: 0xf7fa4620
    7d78:	stmdavs	fp!, {r2, r4, r6, r8, sl, fp, sp, lr, pc}
    7d7c:	eorvs	r3, fp, r1, lsl #22
    7d80:	blmi	2f61f4 <funcstring@@Base+0x2d0994>
    7d84:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    7d88:			; <UNDEFINED> instruction: 0xbdf8b923
    7d8c:			; <UNDEFINED> instruction: 0xf7fb6858
    7d90:	ldrb	pc, [sl, fp, lsl #17]	; <UNPREDICTABLE>
    7d94:	ldrhtmi	lr, [r8], #141	; 0x8d
    7d98:	ldmiblt	r8, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7d9c:	andeq	fp, r1, r2, lsl r0
    7da0:	andeq	r0, r0, r4, lsr #4
    7da4:	andeq	fp, r1, r0, lsl r3
    7da8:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    7dac:	andeq	fp, r1, r2, asr #5
    7db0:	andeq	r0, r0, r8, lsl #5
    7db4:	mvnsmi	lr, #737280	; 0xb4000
    7db8:	stclmi	12, cr4, [r7, #-408]!	; 0xfffffe68
    7dbc:	ldrbtmi	r4, [sp], #-1148	; 0xfffffb84
    7dc0:	ldcvs	8, cr6, [sl], {35}	; 0x23
    7dc4:	ldmvs	sl, {r1, r4, r5, r6, r8, fp, ip, sp, pc}^
    7dc8:	sbcsvs	r3, sl, r1, lsl #20
    7dcc:	blle	4525d4 <funcstring@@Base+0x42cd74>
    7dd0:	mrrcne	9, 5, r6, r1, cr10	; <UNPREDICTABLE>
    7dd4:			; <UNDEFINED> instruction: 0xf9926159
    7dd8:	ldcvs	0, cr0, [sl], {-0}
    7ddc:	andseq	lr, r0, #3194880	; 0x30c000
    7de0:	mvnshi	lr, #12386304	; 0xbd0000
    7de4:	tsteq	pc, r2, lsl #2	; <UNPREDICTABLE>
    7de8:	ldrvs	r3, [sl], #2561	; 0xa01
    7dec:	eoreq	pc, r1, r3, asr r8	; <UNPREDICTABLE>
    7df0:	mvnshi	lr, #12386304	; 0xbd0000
    7df4:	stmdbcs	r0, {r0, r3, r4, r6, r7, r8, fp, sp, lr}
    7df8:	addhi	pc, pc, r0, asr #32
    7dfc:			; <UNDEFINED> instruction: 0xf0003263
    7e00:	ldmibvs	sl, {r0, r3, r7, pc}
    7e04:			; <UNDEFINED> instruction: 0xf0002a00
    7e08:			; <UNDEFINED> instruction: 0xf0068085
    7e0c:	stmdavs	r3!, {r0, r1, r3, fp, ip, sp, lr, pc}
    7e10:			; <UNDEFINED> instruction: 0x2c00691c
    7e14:	ldmdbvs	lr, {r4, r5, r8, sl, fp, ip, lr, pc}^
    7e18:	stccc	6, cr4, [r1], {49}	; 0x31
    7e1c:	blcc	85e68 <funcstring@@Base+0x60608>
    7e20:	blcs	2b4a94 <funcstring@@Base+0x28f234>
    7e24:	andsle	r4, r8, lr, lsl #12
    7e28:	mvnsle	r2, r0, lsl #24
    7e2c:	ldrbtmi	r4, [fp], #-2891	; 0xfffff4b5
    7e30:	ldmdbvs	sl, {r0, r1, r3, r4, fp, sp, lr}^
    7e34:	bcc	4e904 <funcstring@@Base+0x290a4>
    7e38:	bcs	201a8 <basesyntax@@Base+0xe68c>
    7e3c:	bmi	123eab4 <funcstring@@Base+0x1219254>
    7e40:	tstvs	ip, r0, lsl #2
    7e44:	eorsvc	r7, r1, r4, lsr r8
    7e48:	bvc	6de0fc <funcstring@@Base+0x6b889c>
    7e4c:	cmple	ip, r0, lsl #22
    7e50:	eorsvc	r4, r4, r4, asr #22
    7e54:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    7e58:	blmi	1101d48 <funcstring@@Base+0x10dc4e8>
    7e5c:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    7e60:	bne	fe2623d0 <funcstring@@Base+0xfe23cb70>
    7e64:	sbcsvs	r3, r9, r1, lsl #18
    7e68:	strtmi	lr, [r2], -r9, ror #15
    7e6c:			; <UNDEFINED> instruction: 0xf7fa4630
    7e70:	stccs	12, cr14, [r0], {202}	; 0xca
    7e74:			; <UNDEFINED> instruction: 0xe7d9d1d0
    7e78:			; <UNDEFINED> instruction: 0xf8df4e3c
    7e7c:			; <UNDEFINED> instruction: 0xf8d380f4
    7e80:	ldrbtmi	r9, [lr], #-24	; 0xffffffe8
    7e84:			; <UNDEFINED> instruction: 0xf8c344f8
    7e88:	ldmvs	r8, {r2, r4, ip, pc}
    7e8c:	andpl	pc, r0, #1325400064	; 0x4f000000
    7e90:			; <UNDEFINED> instruction: 0xf7fa4649
    7e94:	andcs	lr, r0, #160, 24	; 0xa000
    7e98:	tstcs	r3, r6, lsr fp
    7e9c:	stccs	6, cr4, [r0], {4}
    7ea0:	ble	b196e8 <funcstring@@Base+0xaf3e88>
    7ea4:	ldmdavs	r3!, {r2, r3, r5, r6, r7, fp, ip, lr}
    7ea8:	stmdavs	r4!, {r2, r5, fp, sp, lr}
    7eac:	rscle	r2, ip, r4, lsl #24
    7eb0:	addsmi	r6, r7, #10420224	; 0x9f0000
    7eb4:	stccs	15, cr11, [fp], {8}
    7eb8:			; <UNDEFINED> instruction: 0xf7fad125
    7ebc:	tstcs	r4, r8, lsl #28
    7ec0:	blcs	196d4 <basesyntax@@Base+0x7bb8>
    7ec4:	andvs	pc, r0, #587202560	; 0x23000000
    7ec8:	andeq	pc, r0, pc, asr #32
    7ecc:	ldreq	sp, [fp, #-2872]	; 0xfffff4c8
    7ed0:			; <UNDEFINED> instruction: 0xf7fad536
    7ed4:	blmi	a436cc <funcstring@@Base+0xa1de6c>
    7ed8:	strbmi	r2, [r0], -r0, lsl #16
    7edc:	stmiapl	fp!, {r2, r4, r5, r8, r9, fp, ip, lr, pc}^
    7ee0:			; <UNDEFINED> instruction: 0xf0056819
    7ee4:	ldmdavs	r3!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    7ee8:	blmi	941e2c <funcstring@@Base+0x91c5cc>
    7eec:	ldrbtmi	r4, [fp], #-2594	; 0xfffff5de
    7ef0:	ldmdavs	fp, {r1, r3, r5, r7, fp, ip, lr}
    7ef4:	ldmdbvs	r8, {r0, r4, fp, sp, lr}^
    7ef8:			; <UNDEFINED> instruction: 0xfff2f005
    7efc:	blmi	841da4 <funcstring@@Base+0x81c544>
    7f00:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    7f04:			; <UNDEFINED> instruction: 0xf06fd187
    7f08:			; <UNDEFINED> instruction: 0xf06f0262
    7f0c:	stmib	r3, {r0, r7}^
    7f10:	strb	r2, [r2, -r3, lsl #4]!
    7f14:	addeq	pc, r1, pc, rrx
    7f18:	andcc	lr, r1, #24903680	; 0x17c0000
    7f1c:	stmiavs	sl, {r3, r8, ip, lr, pc}^
    7f20:	ldmdbvs	sl, {r1, r4, r5, r8, ip, sp, pc}^
    7f24:	stccs	8, cr15, [r1], {18}
    7f28:	svclt	0x00182a20
    7f2c:	tstle	sp, r9, lsl #20
    7f30:	mcr2	7, 7, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
    7f34:			; <UNDEFINED> instruction: 0xff3ef7ff
    7f38:	ldrbtmi	r4, [fp], #-2834	; 0xfffff4ee
    7f3c:	smlald	r6, ip, fp, r8
    7f40:	ldrbtmi	r4, [fp], #-2833	; 0xfffff4ef
    7f44:	bfi	r6, fp, #16, #15
    7f48:			; <UNDEFINED> instruction: 0xe7dc6833
    7f4c:	addeq	pc, r0, pc, rrx
    7f50:	svclt	0x0000e743
    7f54:	andeq	fp, r1, r8, asr r2
    7f58:	andeq	sl, r1, r2, asr pc
    7f5c:	andeq	fp, r1, r6, ror #3
    7f60:	andeq	r0, r0, r0, asr #3
    7f64:	andeq	fp, r1, r0, asr #3
    7f68:			; <UNDEFINED> instruction: 0x0001b1b8
    7f6c:	muleq	r1, r2, r1
    7f70:	andeq	r8, r0, r0, lsr #18
    7f74:	muleq	r0, r0, r1
    7f78:	andeq	r0, r0, r4, ror #3
    7f7c:	andeq	fp, r1, r6, lsr #2
    7f80:	andeq	fp, r1, r4, lsl r1
    7f84:	ldrdeq	fp, [r1], -sl
    7f88:	ldrdeq	fp, [r1], -r2
    7f8c:			; <UNDEFINED> instruction: 0xf7ffb508
    7f90:			; <UNDEFINED> instruction: 0xf110ff11
    7f94:	rscsle	r0, sl, r1, lsl #31
    7f98:	svclt	0x0000bd08
    7f9c:	mvnsmi	lr, sp, lsr #18
    7fa0:	svcmi	0x0028460e
    7fa4:	blmi	a199ac <funcstring@@Base+0x9f414c>
    7fa8:	ldmpl	sp!, {r0, r1, r2, r3, r4, r5, r6, sl, lr}^
    7fac:	movwcc	r6, #6187	; 0x182b
    7fb0:	tstcs	r0, fp, lsr #32
    7fb4:	ldcl	7, cr15, [lr], {250}	; 0xfa
    7fb8:	blle	64f7d0 <funcstring@@Base+0x629f70>
    7fbc:	ldcle	12, cr2, [r4, #-36]!	; 0xffffffdc
    7fc0:	strtle	r0, [r1], #-2035	; 0xfffff80d
    7fc4:	ldrbtmi	r4, [fp], #-2849	; 0xfffff4df
    7fc8:	ldmibvs	r3!, {r1, r2, r3, r4, fp, sp, lr}
    7fcc:	tstlt	fp, #180	; 0xb4
    7fd0:	stmib	r6, {r8, r9, sp}^
    7fd4:	movwcs	r3, #4867	; 0x1303
    7fd8:	stmdavs	fp!, {r0, r1, r4, r5, r6, sp, lr}
    7fdc:	eorvs	r3, fp, r1, lsl #22
    7fe0:	blmi	6f6454 <funcstring@@Base+0x6d0bf4>
    7fe4:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    7fe8:			; <UNDEFINED> instruction: 0x4620bb33
    7fec:	ldrhhi	lr, [r0, #141]!	; 0x8d
    7ff0:	ldrbtle	r0, [r2], #1970	; 0x7b2
    7ff4:			; <UNDEFINED> instruction: 0x46424b17
    7ff8:	andcs	r4, r1, r7, lsl r9
    7ffc:	ldmpl	fp!, {r0, r1, r2, r3, r4, r5, r6, sl, sp}^
    8000:	andsvs	r4, ip, r9, ror r4
    8004:			; <UNDEFINED> instruction: 0xf8f0f7fc
    8008:	mcr2	7, 0, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
    800c:	andcs	r4, r0, #19456	; 0x4c00
    8010:	ldmdavs	lr, {r0, r1, r3, r4, r5, r6, sl, lr}
    8014:	ldrhvs	r6, [r2, r4]!
    8018:	andeq	pc, r1, r2, asr #4
    801c:	cdp2	0, 4, cr15, cr6, cr1, {0}
    8020:	ldrbtmi	r4, [fp], #-2831	; 0xfffff4f1
    8024:	ldmdavs	lr, {r4, r5, r7, r8, sp, lr}
    8028:			; <UNDEFINED> instruction: 0x4621e7d2
    802c:			; <UNDEFINED> instruction: 0xf89cf005
    8030:			; <UNDEFINED> instruction: 0x460407f3
    8034:	strb	sp, [r5, r8, ror #9]
    8038:			; <UNDEFINED> instruction: 0xf888f7fc
    803c:	pop	{r5, r9, sl, lr}
    8040:	svclt	0x000081f0
    8044:	andeq	sl, r1, r8, ror #26
    8048:	andeq	r0, r0, r4, lsr #4
    804c:	andeq	fp, r1, lr, asr #32
    8050:	andeq	r0, r0, r8, lsl #5
    8054:	ldrdeq	r0, [r0], -r4
    8058:	andeq	r8, r0, r4, asr #15
    805c:	andeq	fp, r1, r4
    8060:	strdeq	sl, [r1], -r2
    8064:			; <UNDEFINED> instruction: 0x4606b5f8
    8068:	blmi	45bcb0 <funcstring@@Base+0x436450>
    806c:	ldmpl	ip!, {r0, r1, r2, r3, r4, r5, r6, sl, lr}^
    8070:	movwcc	r6, #6179	; 0x1823
    8074:			; <UNDEFINED> instruction: 0xf7ff6023
    8078:	blmi	3c77ac <funcstring@@Base+0x3a1f4c>
    807c:	ldrbtmi	r4, [fp], #-1584	; 0xfffff9d0
    8080:	cmnvs	lr, sp, lsl r8
    8084:	stcl	7, cr15, [r2], {250}	; 0xfa
    8088:			; <UNDEFINED> instruction: 0x61ab2300
    808c:	rsbvs	r2, fp, r1, lsl #6
    8090:	stmdavs	r3!, {r3, r5, r6, r7, sp, lr}
    8094:	eorvs	r3, r3, r1, lsl #22
    8098:	blmi	1f650c <funcstring@@Base+0x1d0cac>
    809c:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    80a0:			; <UNDEFINED> instruction: 0xbdf8b903
    80a4:	ldrhtmi	lr, [r8], #141	; 0x8d
    80a8:	ldmdalt	r0, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    80ac:	andeq	sl, r1, r4, lsr #25
    80b0:	andeq	r0, r0, r4, lsr #4
    80b4:	muleq	r1, r6, pc	; <UNPREDICTABLE>
    80b8:	andeq	r0, r0, r8, lsl #5
    80bc:	mrcmi	5, 0, fp, cr6, cr0, {3}
    80c0:	ldrbtmi	r4, [lr], #-2582	; 0xfffff5ea
    80c4:	ldmpl	r5!, {r1, r2, r4, r8, r9, fp, lr}
    80c8:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
    80cc:	movwcc	r6, #6187	; 0x182b
    80d0:	stmiavs	r0!, {r0, r1, r3, r5, sp, lr}
    80d4:	blle	520dc <funcstring@@Base+0x2c87c>
    80d8:	stcl	7, cr15, [r6, #-1000]	; 0xfffffc18
    80dc:			; <UNDEFINED> instruction: 0xb12069a0
    80e0:	bl	fe7c60d0 <funcstring@@Base+0xfe7a0870>
    80e4:			; <UNDEFINED> instruction: 0xf7ffe001
    80e8:	stmibvs	r3!, {r0, r1, r2, r9, sl, fp, ip, sp, lr, pc}^
    80ec:	mvnsle	r2, r0, lsl #22
    80f0:	strtmi	r4, [r0], -ip, lsl #22
    80f4:	ldrbtmi	r6, [fp], #-2082	; 0xfffff7de
    80f8:			; <UNDEFINED> instruction: 0xf7fa601a
    80fc:	stmdavs	fp!, {r1, r4, r7, r8, r9, fp, sp, lr, pc}
    8100:	eorvs	r3, fp, r1, lsl #22
    8104:	blmi	236578 <funcstring@@Base+0x210d18>
    8108:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    810c:			; <UNDEFINED> instruction: 0xbd70b903
    8110:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    8114:	ldmdalt	sl, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8118:	andeq	sl, r1, lr, asr #24
    811c:	andeq	r0, r0, r4, lsr #4
    8120:	andeq	sl, r1, ip, asr #30
    8124:	andeq	sl, r1, lr, lsl pc
    8128:	andeq	r0, r0, r8, lsl #5
    812c:	cfstr32mi	mvfx11, [r6, #-224]	; 0xffffff20
    8130:	stmdavs	fp!, {r0, r2, r3, r4, r5, r6, sl, lr}
    8134:	mulle	r5, r8, r2
    8138:			; <UNDEFINED> instruction: 0xf7ff4604
    813c:	stmdavs	fp!, {r0, r1, r2, r3, r4, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    8140:	mvnsle	r4, r3, lsr #5
    8144:	svclt	0x0000bd38
    8148:	andeq	sl, r1, r4, ror #29
    814c:	bmi	1f5634 <funcstring@@Base+0x1cfdd4>
    8150:	blmi	21b174 <funcstring@@Base+0x1f5914>
    8154:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
    8158:	stmdavs	r3!, {r0, r2, r4, r6, r7, fp, ip, lr}
    815c:	andle	r4, r4, fp, lsr #5
    8160:			; <UNDEFINED> instruction: 0xffacf7ff
    8164:	adcmi	r6, fp, #2293760	; 0x230000
    8168:	ldfltd	f5, [r8, #-1000]!	; 0xfffffc18
    816c:			; <UNDEFINED> instruction: 0x0001abbc
    8170:			; <UNDEFINED> instruction: 0x0001aebe
    8174:	andeq	r0, r0, r4, lsl r2
    8178:	bmi	375660 <funcstring@@Base+0x34fe00>
    817c:	blmi	39b1b8 <funcstring@@Base+0x375958>
    8180:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
    8184:	stmdavs	r3!, {r0, r2, r4, r6, r7, fp, ip, lr}
    8188:	andle	r4, r4, fp, lsr #5
    818c:			; <UNDEFINED> instruction: 0xff96f7ff
    8190:	adcmi	r6, fp, #2293760	; 0x230000
    8194:	stmiavs	r8!, {r1, r3, r4, r5, r6, r7, r8, ip, lr, pc}
    8198:	stcle	8, cr2, [r0], {-0}
    819c:			; <UNDEFINED> instruction: 0xf7fabd38
    81a0:	blmi	1c3538 <funcstring@@Base+0x19dcd8>
    81a4:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
    81a8:	addsvs	r6, sl, fp, lsl r8
    81ac:	svclt	0x0000bd38
    81b0:	muleq	r1, r0, fp
    81b4:	muleq	r1, r2, lr
    81b8:	andeq	r0, r0, r4, lsl r2
    81bc:	andeq	sl, r1, lr, ror #28
    81c0:	svcmi	0x00f8e92d
    81c4:	blmi	10d99e4 <funcstring@@Base+0x10b4184>
    81c8:	stclmi	6, cr4, [r3, #-552]	; 0xfffffdd8
    81cc:	ldrbtmi	r4, [sp], #-1147	; 0xfffffb85
    81d0:	stmdacs	r0, {r2, r3, r4, fp, sp, lr}
    81d4:	stmdavc	r3, {r0, r3, r6, ip, lr, pc}
    81d8:	cmnle	r7, r5, lsr #22
    81dc:	blcs	262f0 <funcstring@@Base+0xa90>
    81e0:	stmvc	r2, {r2, r4, r5, ip, lr, pc}
    81e4:	blcs	976694 <funcstring@@Base+0x950e34>
    81e8:	blcs	af7e50 <funcstring@@Base+0xad25f0>
    81ec:	blcs	b7c300 <funcstring@@Base+0xb56aa0>
    81f0:	ldclne	0, cr13, [r7], #-200	; 0xffffff38
    81f4:			; <UNDEFINED> instruction: 0xf0024638
    81f8:	stmdacs	r0, {r0, r2, r4, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    81fc:	ldmdavc	r3!, {r0, r6, r8, ip, lr, pc}^
    8200:	subsle	r2, sl, pc, lsr fp
    8204:			; <UNDEFINED> instruction: 0xf8554b35
    8208:	stccs	0, cr8, [r0], {3}
    820c:			; <UNDEFINED> instruction: 0xf8dfd04e
    8210:	strcs	r9, [r0, #-208]	; 0xffffff30
    8214:	ldrdlt	pc, [ip], #143	; 0x8f
    8218:	ldrbtmi	r4, [fp], #1273	; 0x4f9
    821c:	ldrtmi	r6, [r9], -r3, ror #17
    8220:	bfimi	r6, r8, (invalid: 17:0)
    8224:	stfcsd	f3, [r0, #-96]	; 0xffffffa0
    8228:	strtmi	sp, [r5], -r3, asr #2
    822c:	stmibvs	r4!, {r0, r3, r4, r6, r7, r9, sl, lr}
    8230:	mvnsle	r2, r0, lsl #24
    8234:	eorsle	r2, ip, r0, lsl #26
    8238:			; <UNDEFINED> instruction: 0xf1ba462c
    823c:	andle	r0, r2, r0, lsl #30
    8240:	ldreq	r7, [fp, r3, ror #27]
    8244:	strtmi	sp, [r0], -r2, asr #10
    8248:	svchi	0x00f8e8bd
    824c:			; <UNDEFINED> instruction: 0x9098f8df
    8250:	cfstrscs	mvf4, [r0], {249}	; 0xf9
    8254:	strd	sp, [ip], -r1	; <UNPREDICTABLE>
    8258:	eorsle	r2, r3, r0, lsl #24
    825c:			; <UNDEFINED> instruction: 0xf8df69a4
    8260:	ldrbtmi	r9, [r9], #140	; 0x8c
    8264:	mvnle	r2, r0, lsl #24
    8268:			; <UNDEFINED> instruction: 0xf8dfe023
    826c:	ldrbtmi	r9, [r9], #132	; 0x84
    8270:	mvnle	r2, r0, lsl #24
    8274:			; <UNDEFINED> instruction: 0xf8dfe01d
    8278:	ldrbtmi	r9, [r9], #124	; 0x7c
    827c:	bicsle	r2, ip, r0, lsl #24
    8280:	andcs	lr, sl, #23
    8284:	ldrtmi	r2, [r8], -r0, lsl #2
    8288:	b	fe346278 <funcstring@@Base+0xfe320a18>
    828c:	adcsle	r2, r6, r0, lsl #16
    8290:	ldrbtmi	r4, [sl], #-2585	; 0xfffff5e7
    8294:	addmi	r6, r3, #5439488	; 0x530000
    8298:	tstcs	ip, #-1006632958	; 0xc4000002
    829c:	blx	e24f6 <funcstring@@Base+0xbcc96>
    82a0:	blcc	744ea8 <funcstring@@Base+0x71f648>
    82a4:	cfstrdvc	mvd4, [r3, #112]!	; 0x70
    82a8:	strble	r0, [r6], #1818	; 0x71a
    82ac:	ldrdls	pc, [ip], #-143	; 0xffffff71
    82b0:			; <UNDEFINED> instruction: 0x463144f9
    82b4:			; <UNDEFINED> instruction: 0xf7fb4648
    82b8:	blmi	48808c <funcstring@@Base+0x46282c>
    82bc:			; <UNDEFINED> instruction: 0xf8551cb7
    82c0:	str	r8, [r2, r3]!
    82c4:	ldrsbtls	pc, [ip], -pc	; <UNPREDICTABLE>
    82c8:	udf	#9289	; 0x2449
    82cc:	ldrsbtls	pc, [r8], -pc	; <UNPREDICTABLE>
    82d0:			; <UNDEFINED> instruction: 0xe7ee44f9
    82d4:	andeq	fp, r1, r0, lsr #32
    82d8:	andeq	sl, r1, r2, asr #22
    82dc:	andeq	r0, r0, r4, lsl #5
    82e0:	ldrdeq	r8, [r0], -ip
    82e4:	andeq	r8, r0, sl, ror #11
    82e8:	andeq	r8, r0, r4, lsl #11
    82ec:	andeq	r8, r0, r2, lsl #11
    82f0:	andeq	r8, r0, r6, ror #10
    82f4:	andeq	r8, r0, sl, asr r5
    82f8:	andeq	sl, r1, sl, asr pc
    82fc:	andeq	r8, r0, r4, asr #10
    8300:	andeq	r0, r0, r0, ror r1
    8304:	andeq	r8, r0, ip, lsl r5
    8308:	andeq	r8, r0, r4, asr #10
    830c:	andcs	fp, ip, #248, 10	; 0x3e000000
    8310:	strmi	r6, [sp], -r3, asr #17
    8314:	ldmne	ip, {r1, r2, r7, r9, fp, pc}
    8318:	strcc	pc, [r6], -r2, lsl #22
    831c:	stmdble	r9, {r1, r2, r5, r7, r9, lr}
    8320:	ldrbtmi	r4, [pc], #-3848	; 8328 <strspn@plt+0x579c>
    8324:	ldrtmi	r6, [r9], -r2, lsr #17
    8328:	strtmi	r3, [r8], -ip, lsl #8
    832c:	cdp2	0, 4, cr15, cr10, cr5, {0}
    8330:	ldmle	r7!, {r1, r2, r5, r7, r9, lr}^
    8334:	andcs	r4, sl, r9, lsr #12
    8338:	stc2l	0, cr15, [r0, #20]!
    833c:	ldrhtmi	lr, [r8], #141	; 0x8d
    8340:	ldcllt	0, cr15, [r0, #-20]!	; 0xffffffec
    8344:	andeq	r8, r0, sl, lsl r5
    8348:	mvnsmi	lr, sp, lsr #18
    834c:			; <UNDEFINED> instruction: 0x067ff011
    8350:	movwcs	pc, #29633	; 0x73c1	; <UNPREDICTABLE>
    8354:	andsle	r4, r8, r5, lsl #12
    8358:	strmi	fp, [ip], -r8, asr #5
    835c:	andsle	r2, lr, pc, ror r8
    8360:	mcrcs	1, 0, fp, cr13, cr10, {0}
    8364:	mcrcs	15, 0, fp, cr2, cr8, {0}
    8368:			; <UNDEFINED> instruction: 0x4630d01c
    836c:	b	ff64635c <funcstring@@Base+0xff620afc>
    8370:	strmi	r2, [r1], -r0, lsr #4
    8374:			; <UNDEFINED> instruction: 0xf7fa4628
    8378:	strteq	lr, [r2], -r6, lsl #23
    837c:	blne	11b80e4 <funcstring@@Base+0x1192884>
    8380:	ldrle	r4, [sp], #-1539	; 0xfffff9fd
    8384:	pop	{r4, r5, r9, sl, lr}
    8388:	bcs	28b50 <funcstring@@Base+0x32f0>
    838c:	strdlt	sp, [fp, #-26]!	; 0xffffffe6
    8390:	tstcs	r0, r3, lsl sl
    8394:	ldrhmi	lr, [r0, #141]!	; 0x8d
    8398:			; <UNDEFINED> instruction: 0xf005447a
    839c:			; <UNDEFINED> instruction: 0x461ebcb1
    83a0:	rscle	r2, r2, r0, lsl #20
    83a4:	ldrtmi	r2, [r0], -r0, lsl #12
    83a8:	ldrhhi	lr, [r0, #141]!	; 0x8d
    83ac:	strcs	r4, [r4], -sp, lsl #22
    83b0:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    83b4:	eorvs	r7, r8, fp, lsl r9
    83b8:			; <UNDEFINED> instruction: 0x712b4630
    83bc:	ldrhhi	lr, [r0, #141]!	; 0x8d
    83c0:	strmi	r4, [r6], -r9, lsl #24
    83c4:	cfstrsgt	mvf4, [r7], {124}	; 0x7c
    83c8:	stmiavc	r4!, {r0, r1, r2, r5, fp, pc}
    83cc:	subsvs	r6, r9, r8, lsl r0
    83d0:			; <UNDEFINED> instruction: 0x819f609a
    83d4:	svcmi	0x000ef806
    83d8:			; <UNDEFINED> instruction: 0x46301b76
    83dc:	ldrhhi	lr, [r0, #141]!	; 0x8d
    83e0:			; <UNDEFINED> instruction: 0x000084bc
    83e4:			; <UNDEFINED> instruction: 0x000084b0
    83e8:	andeq	r8, r0, r0, lsl #9
    83ec:	blmi	1fdadec <funcstring@@Base+0x1fb558c>
    83f0:	push	{r1, r3, r4, r5, r6, sl, lr}
    83f4:	ldrshlt	r4, [r3], #240	; 0xf0
    83f8:			; <UNDEFINED> instruction: 0x460558d3
    83fc:	ldrsblt	pc, [r0, #143]!	; 0x8f	; <UNPREDICTABLE>
    8400:	cmpls	r1, #1769472	; 0x1b0000
    8404:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    8408:	ldrbtmi	r4, [fp], #2938	; 0xb7a
    840c:			; <UNDEFINED> instruction: 0xf85b9101
    8410:	ldmdavs	r3, {r0, r1, sp}
    8414:	movwcc	r9, #4608	; 0x1200
    8418:	blmi	1de046c <funcstring@@Base+0x1dbac0c>
    841c:	beq	84ae4 <funcstring@@Base+0x5f284>
    8420:			; <UNDEFINED> instruction: 0xf04fbf18
    8424:			; <UNDEFINED> instruction: 0xf85b0a01
    8428:	ldmdavs	fp, {r0, r1, ip, sp}
    842c:			; <UNDEFINED> instruction: 0xf04ab10b
    8430:	blmi	1c8ac40 <funcstring@@Base+0x1c653e0>
    8434:	stmdbeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}
    8438:	ldmdaeq	r0, {r0, r2, r3, r8, ip, sp, lr, pc}
    843c:			; <UNDEFINED> instruction: 0xf85baf24
    8440:	andcs	r6, r0, #3
    8444:			; <UNDEFINED> instruction: 0x46484651
    8448:			; <UNDEFINED> instruction: 0xf7fa6032
    844c:	blx	fed83094 <funcstring@@Base+0xfed5d834>
    8450:	stmdbeq	r4!, {r0, r2, r7, sl, ip, sp, lr, pc}^
    8454:	svclt	0x00182800
    8458:	cfstrscs	mvf2, [r0], {1}
    845c:			; <UNDEFINED> instruction: 0x4640d138
    8460:	b	ff9c6450 <funcstring@@Base+0xff9a0bf0>
    8464:			; <UNDEFINED> instruction: 0x4641463a
    8468:			; <UNDEFINED> instruction: 0xf7fa2002
    846c:	ldmdavs	r3!, {r6, r7, r8, fp, sp, lr, pc}
    8470:	blmi	18f69e4 <funcstring@@Base+0x18d1184>
    8474:	andpl	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    8478:	ldrtmi	lr, [r8], -r4
    847c:	b	ffc4646c <funcstring@@Base+0xffc20c0c>
    8480:	ldmdblt	r3, {r0, r1, r4, r5, fp, sp, lr}
    8484:	blcs	22538 <basesyntax@@Base+0x10a1c>
    8488:	strdcs	sp, [r0], -r7
    848c:			; <UNDEFINED> instruction: 0xf7fa4605
    8490:	ldmdavs	r0!, {r1, r2, r8, r9, fp, sp, lr, pc}
    8494:	bicsle	r2, r4, r0, lsl #16
    8498:	stmdbls	r0, {r0, r1, r9, sl, lr}
    849c:	bcc	624cc <funcstring@@Base+0x3cc6c>
    84a0:	ldmdblt	r2!, {r1, r3, sp, lr}
    84a4:			; <UNDEFINED> instruction: 0xf85b4a57
    84a8:	ldmdavs	r2, {r1, sp}
    84ac:			; <UNDEFINED> instruction: 0xf0402a00
    84b0:	stccs	0, cr8, [r0], {143}	; 0x8f
    84b4:	ldmdbmi	r4, {r0, r1, r3, r6, r8, ip, lr, pc}^
    84b8:	ldrbtmi	r4, [r9], #-2636	; 0xfffff5b4
    84bc:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    84c0:	subsmi	r9, r1, r1, asr sl
    84c4:	addhi	pc, lr, r0, asr #32
    84c8:	subslt	r4, r3, r8, lsl r6
    84cc:	svchi	0x00f0e8bd
    84d0:	strmi	r2, [r3], -r0, lsl #16
    84d4:	addhi	pc, r1, r0, asr #6
    84d8:			; <UNDEFINED> instruction: 0xf8d94a4c
    84dc:	ldrbtmi	r6, [sl], #-0
    84e0:	ldrdgt	pc, [r0], -r2
    84e4:	svceq	0x0000f1bc
    84e8:	strbtmi	sp, [r4], -r7, lsr #32
    84ec:	cdpeq	0, 0, cr15, cr12, cr15, {2}
    84f0:	bcs	a7b80 <funcstring@@Base+0x82320>
    84f4:	stmiavs	r2!, {r1, r2, r3, r4, ip, lr, pc}^
    84f8:	bhi	fe950508 <funcstring@@Base+0xfe92aca8>
    84fc:	blx	392106 <funcstring@@Base+0x36c8a6>
    8500:	ldmdavs	r1, {r0, r2, r8, sl, sp}
    8504:	svclt	0x00094299
    8508:	ldmdavs	r1, {r1, r2, r4, r6, sp, lr}^
    850c:			; <UNDEFINED> instruction: 0x46274631
    8510:	svclt	0x00182800
    8514:	svccc	0x00fff1b1
    8518:	andcs	fp, r0, r8, lsl #30
    851c:	blx	17fc53c <funcstring@@Base+0x17d6cdc>
    8520:			; <UNDEFINED> instruction: 0xf1b8f881
    8524:	svclt	0x00040f7f
    8528:	andcs	r6, r1, r1, lsr #2
    852c:	addsmi	r3, r5, #12, 4	; 0xc0000000
    8530:	bllt	11fe8d4 <funcstring@@Base+0x11d9074>
    8534:			; <UNDEFINED> instruction: 0x2c0069a4
    8538:	rscslt	sp, r6, #-2147483594	; 0x80000036
    853c:	suble	r2, ip, pc, ror lr
    8540:	strcs	r4, [r0], #-2355	; 0xfffff6cd
    8544:	stmiavs	sl, {r0, r3, r4, r5, r6, sl, lr}^
    8548:	sbcvs	r3, sl, r1, lsl #20
    854c:	mcrrge	7, 10, lr, r4, cr5
    8550:	ldrdne	pc, [r0], -r9
    8554:	movwls	r2, #513	; 0x201
    8558:			; <UNDEFINED> instruction: 0xf7ff4620
    855c:	blls	48138 <funcstring@@Base+0x228d8>
    8560:	adcle	r2, r8, r0, lsl #16
    8564:	stmdbmi	fp!, {r1, r4, r6, r8, r9, fp, sp, pc}
    8568:	strcs	r1, [sl, #-2074]	; 0xfffff7e6
    856c:	strcs	r4, [r0], #-1568	; 0xfffff9e0
    8570:	ldcpl	8, cr15, [r8], #-8
    8574:	ldcmi	8, cr15, [r7], #-8
    8578:	andcs	pc, r1, fp, asr r8	; <UNPREDICTABLE>
    857c:			; <UNDEFINED> instruction: 0xf0056811
    8580:	blls	47844 <funcstring@@Base+0x21fe4>
    8584:	bls	823e8 <funcstring@@Base+0x5cb88>
    8588:	blx	fed0f080 <funcstring@@Base+0xfece9820>
    858c:	stmdbeq	r4!, {r2, r7, sl, ip, sp, lr, pc}^
    8590:	addle	r2, r2, r0, lsl #16
    8594:	ldclvc	13, cr7, [sl, #740]!	; 0x2e4
    8598:			; <UNDEFINED> instruction: 0xf0424281
    859c:	ldrbvc	r0, [sl, #528]!	; 0x210
    85a0:	svcge	0x007bf43f
    85a4:	ldrvc	r2, [r8, #2049]!	; 0x801
    85a8:	svcge	0x0077f47f
    85ac:	andsle	r4, r6, r7, ror #10
    85b0:	strmi	r4, [sl], -r1, ror #12
    85b4:	addmi	r6, pc, #2244608	; 0x224000
    85b8:	andscc	sp, r8, #-1073741762	; 0xc000003e
    85bc:	ldmdami	r6, {r2, r3, r7, r9, sl, lr}
    85c0:			; <UNDEFINED> instruction: 0x1018f8dc
    85c4:	andsvs	r4, r1, r8, ror r4
    85c8:	andvs	r6, r7, r1, lsl #16
    85cc:			; <UNDEFINED> instruction: 0xe76461b9
    85d0:			; <UNDEFINED> instruction: 0xf7fb9300
    85d4:	blls	47cc8 <funcstring@@Base+0x22468>
    85d8:	strcs	lr, [r0], #-1899	; 0xfffff895
    85dc:	bmi	402358 <funcstring@@Base+0x3dcaf8>
    85e0:			; <UNDEFINED> instruction: 0xe7ec447a
    85e4:	stmdb	r0!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    85e8:	andeq	sl, r1, r0, lsr #18
    85ec:			; <UNDEFINED> instruction: 0x000001b0
    85f0:	andeq	sl, r1, r6, lsl #18
    85f4:	andeq	r0, r0, r4, lsr #4
    85f8:	andeq	r0, r0, r0, lsr #4
    85fc:	ldrdeq	r0, [r0], -r8
    8600:	andeq	r0, r0, ip, ror r1
    8604:	andeq	r0, r0, r8, lsl #5
    8608:	andeq	sl, r1, r6, asr r8
    860c:	andeq	sl, r1, lr, lsl #26
    8610:	andeq	sl, r1, r8, lsr #25
    8614:	andeq	r0, r0, r4, ror #3
    8618:	andeq	sl, r1, r8, lsr #24
    861c:	andeq	sl, r1, ip, lsl #24
    8620:	blmi	1edb010 <funcstring@@Base+0x1eb57b0>
    8624:	push	{r1, r3, r4, r5, r6, sl, lr}
    8628:	strdlt	r4, [r5], r0
    862c:			; <UNDEFINED> instruction: 0x460758d3
    8630:	ldmdavs	fp, {r1, r2, r3, r4, r5, r9, sl, lr}
    8634:			; <UNDEFINED> instruction: 0xf04f9303
    8638:	nopcs	{0}	; <UNPREDICTABLE>
    863c:	andcc	pc, r8, sp, lsr #17
    8640:	stmib	r4!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8644:	ldrbtmi	r4, [fp], #-2931	; 0xfffff48d
    8648:	andcc	r6, r1, r9, lsl r9
    864c:			; <UNDEFINED> instruction: 0xf00100c0
    8650:			; <UNDEFINED> instruction: 0xf816fca7
    8654:	blcs	17260 <basesyntax@@Base+0x5744>
    8658:	stmdbmi	pc!, {r0, r2, r6, ip, lr, pc}^	; <UNPREDICTABLE>
    865c:	stceq	0, cr15, [r0], {79}	; 0x4f
    8660:			; <UNDEFINED> instruction: 0x91b8f8df
    8664:	ldrbtmi	fp, [r9], #-602	; 0xfffffda6
    8668:	stclmi	13, cr4, [lr], #-436	; 0xfffffe4c
    866c:			; <UNDEFINED> instruction: 0xf8df44f9
    8670:	ldrbtmi	fp, [sp], #-440	; 0xfffffe48
    8674:			; <UNDEFINED> instruction: 0x81b4f8df
    8678:	tstls	r1, ip, ror r4
    867c:	stmdbmi	ip!, {r0, r1, r3, r4, r5, r6, r7, sl, lr}^
    8680:			; <UNDEFINED> instruction: 0xf8df44f8
    8684:			; <UNDEFINED> instruction: 0x46e6a1b0
    8688:	ldrbtmi	r4, [sl], #1145	; 0x479
    868c:	andge	pc, r0, sp, asr #17
    8690:	svceq	0x0077f112
    8694:			; <UNDEFINED> instruction: 0xf112da6c
    8698:			; <UNDEFINED> instruction: 0xf0000f80
    869c:			; <UNDEFINED> instruction: 0xf1028083
    86a0:	blcs	1c94a4 <funcstring@@Base+0x1a3c44>
    86a4:	ldm	pc, {r1, r2, r3, r4, r5, r6, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    86a8:	ldmdbmi	r6, {r0, r1, ip, sp, lr, pc}^
    86ac:	svccs	0x007d3237
    86b0:			; <UNDEFINED> instruction: 0x23298104
    86b4:			; <UNDEFINED> instruction: 0xf8dd460a
    86b8:	andcc	sl, r1, #0
    86bc:	blcc	866c4 <funcstring@@Base+0x60e64>
    86c0:	blcc	86710 <funcstring@@Base+0x60eb0>
    86c4:	mvnsle	r2, r0, lsl #22
    86c8:			; <UNDEFINED> instruction: 0xf8cd4637
    86cc:	ldrtmi	sl, [lr], -r0
    86d0:	blcc	86730 <funcstring@@Base+0x60ed0>
    86d4:	blcs	35044 <funcstring@@Base+0xf7e4>
    86d8:			; <UNDEFINED> instruction: 0xf01cd1da
    86dc:	svclt	0x001c0f01
    86e0:			; <UNDEFINED> instruction: 0xf8002322
    86e4:	blmi	15172f0 <funcstring@@Base+0x14f1a90>
    86e8:	andvc	r2, r2, r0, lsl #4
    86ec:	bmi	14d98e0 <funcstring@@Base+0x14b4080>
    86f0:	ldrbtmi	r6, [sl], #-280	; 0xfffffee8
    86f4:	ldmpl	r3, {r1, r2, r6, r8, r9, fp, lr}^
    86f8:	blls	e2768 <funcstring@@Base+0xbcf08>
    86fc:			; <UNDEFINED> instruction: 0xf040405a
    8700:	andlt	r8, r5, r3, lsl #1
    8704:	svchi	0x00f0e8bd
    8708:	strtmi	r2, [sl], -r4, lsr #6
    870c:			; <UNDEFINED> instruction: 0xf8dde7d3
    8710:	stclne	0, cr10, [r2], #-0
    8714:	ldrb	r2, [r1, r4, lsr #6]
    8718:	mcreq	0, 0, pc, cr1, cr12, {0}	; <UNPREDICTABLE>
    871c:			; <UNDEFINED> instruction: 0x0c6cea4f
    8720:			; <UNDEFINED> instruction: 0xf10bbf13
    8724:	svcls	0x00000201
    8728:			; <UNDEFINED> instruction: 0xf8dd237d
    872c:	svclt	0x0015a000
    8730:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    8734:			; <UNDEFINED> instruction: 0x23221cba
    8738:			; <UNDEFINED> instruction: 0xe7bf46ba
    873c:	mul	r1, r7, r8
    8740:			; <UNDEFINED> instruction: 0xf00e1cbe
    8744:	blcs	289388 <funcstring@@Base+0x263b28>
    8748:	msreq	CPSR_s, #79	; 0x4f
    874c:			; <UNDEFINED> instruction: 0x4642bf18
    8750:	bls	7ce1c <funcstring@@Base+0x575bc>
    8754:	ldmdavc	fp!, {r0, r1, r2, r3, r5, r7, r8, r9, sl, sp, lr, pc}^
    8758:			; <UNDEFINED> instruction: 0xf8003702
    875c:	ldrtmi	r3, [lr], -r1, lsl #22
    8760:	blcc	867c0 <funcstring@@Base+0x60f60>
    8764:	blcs	350d4 <funcstring@@Base+0xf874>
    8768:			; <UNDEFINED> instruction: 0xf112d0b7
    876c:	blle	fe48c550 <funcstring@@Base+0xfe466cf0>
    8770:			; <UNDEFINED> instruction: 0xdc152a3d
    8774:	vldrle	s4, [r5, #-132]	; 0xffffff7c
    8778:	streq	pc, [r2, -r2, lsr #3]!
    877c:	ldmdale	r1, {r0, r1, r3, r4, r8, r9, sl, fp, sp}
    8780:			; <UNDEFINED> instruction: 0xf007e8df
    8784:	eorne	r1, lr, lr, lsr #32
    8788:	andsne	r2, r0, r0, lsl lr
    878c:	andsne	r1, r0, r0, lsl r0
    8790:	andsne	r1, r0, r0, lsl r0
    8794:	andsne	r1, r0, r0, lsl r0
    8798:	andsne	r1, r0, r0, lsl r0
    879c:	blne	40c7e4 <funcstring@@Base+0x3e6f84>
    87a0:	andsle	r2, sp, ip, asr sl
    87a4:			; <UNDEFINED> instruction: 0xf8004637
    87a8:	ldrb	r2, [r8, r1, lsl #22]
    87ac:			; <UNDEFINED> instruction: 0xf08c2322
    87b0:	ldrtmi	r0, [r7], -r1, lsl #24
    87b4:	blcc	867bc <funcstring@@Base+0x60f5c>
    87b8:			; <UNDEFINED> instruction: 0xf1bee7d1
    87bc:	andsle	r0, lr, r0, lsl #30
    87c0:	movweq	pc, #61454	; 0xf00e	; <UNPREDICTABLE>
    87c4:	svclt	0x00182b01
    87c8:	mcrreq	10, 4, lr, ip, cr15
    87cc:	svceq	0x0010f01e
    87d0:	addeq	lr, r3, #9216	; 0x2400
    87d4:			; <UNDEFINED> instruction: 0xf819bf08
    87d8:	andle	r3, r8, r3, lsr #32
    87dc:	and	r2, r3, sl, lsr r3
    87e0:			; <UNDEFINED> instruction: 0xf88daa02
    87e4:	cmpcs	ip, #8
    87e8:	blcc	867f0 <funcstring@@Base+0x60f90>
    87ec:			; <UNDEFINED> instruction: 0xf8dd7813
    87f0:	andcc	sl, r1, #0
    87f4:			; <UNDEFINED> instruction: 0xf47f2b00
    87f8:	ldrtmi	sl, [r7], -r1, ror #30
    87fc:	teqcs	sp, #45875200	; 0x2bc0000
    8800:			; <UNDEFINED> instruction: 0xf8004637
    8804:	str	r3, [sl, r1, lsl #22]!
    8808:	stmda	lr, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    880c:	andeq	sl, r1, ip, ror #13
    8810:			; <UNDEFINED> instruction: 0x000001b0
    8814:	andeq	sl, r1, r6, lsr #23
    8818:	andeq	r8, r0, lr, lsl #4
    881c:	andeq	r8, r0, r0, asr #8
    8820:	andeq	r8, r0, r6, lsl #4
    8824:	strdeq	r8, [r0], -r4
    8828:	andeq	r8, r0, ip, ror #3
    882c:	andeq	r8, r0, r0, lsl #4
    8830:	strdeq	r8, [r0], -r4
    8834:	ldrdeq	r8, [r0], -lr
    8838:	andeq	sl, r1, r0, lsl #22
    883c:	andeq	sl, r1, lr, lsl r6
    8840:	blmi	1b5c68 <funcstring@@Base+0x190408>
    8844:	ldrbtmi	r4, [fp], #-2566	; 0xfffff5fa
    8848:	ldmdavs	fp, {r0, r1, r3, r4, r7, fp, ip, lr}
    884c:			; <UNDEFINED> instruction: 0xf7fa6818
    8850:	strmi	lr, [r1], -ip, lsr #17
    8854:	ldrbtmi	r4, [r8], #-2051	; 0xfffff7fd
    8858:	stc2	7, cr15, [r2], #1004	; 0x3ec
    885c:	andeq	sl, r1, sl, asr #9
    8860:	muleq	r0, r0, r1
    8864:	andeq	r8, r0, lr, lsr #32
    8868:	mvnsmi	lr, #737280	; 0xb4000
    886c:	svcmi	0x001e4605
    8870:	ldrbtmi	r4, [pc], #-2846	; 8878 <strspn@plt+0x5cec>
    8874:	ldmdavs	r3!, {r1, r2, r3, r4, r5, r6, r7, fp, ip, lr}
    8878:	eorsvs	r3, r3, r1, lsl #6
    887c:	stmiavs	r4, {r0, r1, r7, r9, fp, pc}^
    8880:			; <UNDEFINED> instruction: 0xf04fb17b
    8884:	bmi	68a8bc <funcstring@@Base+0x66505c>
    8888:	stmdami	r3, {r3, r8, r9, fp, ip, sp, lr, pc}
    888c:	andls	pc, r2, r7, asr r8	; <UNPREDICTABLE>
    8890:	strcc	r6, [ip], #-2208	; 0xfffff760
    8894:	andle	r4, r1, r8, asr #10
    8898:	svc	0x00c2f7f9
    889c:	mvnsle	r4, r0, lsr #11
    88a0:	adcmi	r6, r5, #236, 16	; 0xec0000
    88a4:	strtmi	sp, [r0], -r2
    88a8:	svc	0x00baf7f9
    88ac:			; <UNDEFINED> instruction: 0x7deb4a11
    88b0:	vqshl.u32	q10, q13, <illegal reg q7.5>
    88b4:	strbvc	r0, [fp, #963]!	; 0x3c3
    88b8:	addsmi	r6, sp, #1245184	; 0x130000
    88bc:	ldrmi	sp, [sl], -r4
    88c0:	adcmi	r6, fp, #2539520	; 0x26c000
    88c4:	andscc	sp, r8, #-1073741762	; 0xc000003e
    88c8:	andsvs	r6, r3, fp, lsr #19
    88cc:	blcc	629a0 <funcstring@@Base+0x3d140>
    88d0:	ldmdblt	fp, {r0, r1, r4, r5, sp, lr}
    88d4:	ldmpl	fp!, {r3, r8, r9, fp, lr}^
    88d8:	stmdblt	fp, {r0, r1, r3, r4, fp, sp, lr}
    88dc:	mvnshi	lr, #12386304	; 0xbd0000
    88e0:	mvnsmi	lr, #12386304	; 0xbd0000
    88e4:	ldclt	7, cr15, [r2], #-1004	; 0xfffffc14
    88e8:	muleq	r1, lr, r4
    88ec:	andeq	r0, r0, r4, lsr #4
    88f0:	andeq	r0, r0, r8, ror #5
    88f4:	andeq	sl, r1, ip, lsr r9
    88f8:	andeq	r0, r0, r8, lsl #5
    88fc:	svcmi	0x00f0e92d
    8900:	bmi	171a160 <funcstring@@Base+0x16f4900>
    8904:	blmi	1734b80 <funcstring@@Base+0x170f320>
    8908:	stmiavs	ip, {r1, r3, r4, r5, r6, sl, lr}^
    890c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    8910:			; <UNDEFINED> instruction: 0xf04f931b
    8914:	ldrbeq	r0, [r3, r0, lsl #6]!
    8918:	ldmdbmi	r8, {r4, r8, sl, ip, lr, pc}^
    891c:	ldrbtmi	r6, [r9], #-2082	; 0xfffff7de
    8920:	blx	144493e <funcstring@@Base+0x141f0de>
    8924:	blmi	151b284 <funcstring@@Base+0x14f5a24>
    8928:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    892c:	blls	6e299c <funcstring@@Base+0x6bd13c>
    8930:			; <UNDEFINED> instruction: 0xf040405a
    8934:	mulslt	sp, ip, r0
    8938:	svchi	0x00f0e8bd
    893c:	ldrdge	pc, [r4, #-143]	; 0xffffff71
    8940:			; <UNDEFINED> instruction: 0xf646460f
    8944:			; <UNDEFINED> instruction: 0xf2cb5cb7
    8948:	ldrbtmi	r6, [sl], #3291	; 0xcdb
    894c:	vstrge	s8, [r7, #-312]	; 0xfffffec8
    8950:			; <UNDEFINED> instruction: 0xf8da4680
    8954:	ldrbtmi	r3, [sl], #-8
    8958:			; <UNDEFINED> instruction: 0x46282110
    895c:			; <UNDEFINED> instruction: 0x109b1afb
    8960:	vqrdmulh.s<illegal width 8>	d15, d3, d12
    8964:			; <UNDEFINED> instruction: 0xf0053301
    8968:			; <UNDEFINED> instruction: 0xf8daf9cb
    896c:	adcsmi	r3, fp, #0
    8970:	rsble	r4, r3, r1, lsl #13
    8974:	ldmibvs	fp, {r0, r1, r3, r4, r5, r8, ip, sp, pc}
    8978:	svclt	0x000142bb
    897c:	ldmdane	fp, {r2, r3, r4, r8, r9, fp, sp, pc}
    8980:			; <UNDEFINED> instruction: 0xf803222d
    8984:			; <UNDEFINED> instruction: 0xf0162c56
    8988:	bl	148da0 <funcstring@@Base+0x123540>
    898c:	strbmi	r0, [fp], -r9, lsl #4
    8990:	svclt	0x00089104
    8994:	cmple	lr, lr, asr #12
    8998:			; <UNDEFINED> instruction: 0xf04f8ab9
    899c:	ldcvc	12, cr0, [r8, #48]!	; 0x30
    89a0:	tstmi	r1, ip, lsl #22	; <UNPREDICTABLE>
    89a4:	stmdacs	r0, {r0, r1, r8, ip, pc}
    89a8:	blls	fcae8 <funcstring@@Base+0xd7288>
    89ac:	ldrmi	r2, [r0], -r1, lsl #16
    89b0:	andeq	pc, r0, #79	; 0x4f
    89b4:	stcne	8, cr15, [r8], {83}	; 0x53
    89b8:	ldmdbvs	r9!, {r3, r8, r9, sl, fp, ip, sp, pc}
    89bc:	stc2l	7, cr15, [r4], {255}	; 0xff
    89c0:			; <UNDEFINED> instruction: 0xf8df1833
    89c4:	strtcs	sl, [r0], -r8, asr #1
    89c8:	ldrdlt	pc, [r4], #143	; 0x8f
    89cc:	ldrbtmi	r9, [sl], #1797	; 0x705
    89d0:	ldrbtmi	r9, [fp], #3844	; 0xf04
    89d4:	blls	100a10 <funcstring@@Base+0xdb1b0>
    89d8:	adcmi	r3, r3, #12, 8	; 0xc000000
    89dc:	stmdavs	r3!, {r3, r5, ip, lr, pc}
    89e0:	teqcs	r0, sl, asr r6
    89e4:	strls	r4, [r0], -r8, lsr #12
    89e8:	strbmi	r9, [fp], -r1, lsl #6
    89ec:			; <UNDEFINED> instruction: 0xf988f005
    89f0:	stmiavs	r2!, {r0, r1, r6, r7, r9, sl, fp, ip}
    89f4:	msreq	CPSR_c, #-1073741776	; 0xc0000030
    89f8:			; <UNDEFINED> instruction: 0x46404651
    89fc:	mvnvc	lr, #143360	; 0x23000
    8a00:	andls	r9, r1, #0, 12
    8a04:			; <UNDEFINED> instruction: 0xf005462a
    8a08:	svccs	0x0000fadd
    8a0c:	svcls	0x0005d1e3
    8a10:	ldrtmi	r4, [r8], -r1, asr #12
    8a14:	ldc2l	7, cr15, [sl], #-1020	; 0xfffffc04
    8a18:	ldclvc	13, cr7, [fp, #744]!	; 0x2e8
    8a1c:	vpmax.u32	d18, d15, d2
    8a20:	ldrbvc	r1, [fp, #772]!	; 0x304
    8a24:	svcge	0x007ef47f
    8a28:			; <UNDEFINED> instruction: 0xf7ff4638
    8a2c:			; <UNDEFINED> instruction: 0xe779ff1d
    8a30:	andcs	r4, sl, r1, asr #12
    8a34:			; <UNDEFINED> instruction: 0xf0059f05
    8a38:	strb	pc, [sp, r1, ror #20]!	; <UNPREDICTABLE>
    8a3c:	eorcs	sl, fp, #28, 22	; 0x7000
    8a40:			; <UNDEFINED> instruction: 0xf8034403
    8a44:			; <UNDEFINED> instruction: 0xe79e2c56
    8a48:	movwcc	r4, #32274	; 0x7e12
    8a4c:	mcrgt	4, 0, r4, cr3, cr14, {3}
    8a50:	subsvs	r6, r1, r0, lsl r0
    8a54:			; <UNDEFINED> instruction: 0x4610e7b5
    8a58:	stmdavs	r3!, {r0, r1, r2, r3, r9, fp, lr}
    8a5c:	ldrbtmi	r2, [sl], #-272	; 0xfffffef0
    8a60:			; <UNDEFINED> instruction: 0xf94ef005
    8a64:	streq	lr, [r0], -r9, lsl #22
    8a68:	ldrtmi	r1, [r3], -sl, lsr #19
    8a6c:			; <UNDEFINED> instruction: 0xf7f9e794
    8a70:	svclt	0x0000ef1c
    8a74:	andeq	sl, r1, r8, lsl #8
    8a78:			; <UNDEFINED> instruction: 0x000001b0
    8a7c:	andeq	r7, r0, sl, lsl #31
    8a80:	andeq	sl, r1, r8, ror #7
    8a84:	andeq	sl, r1, r2, lsr #17
    8a88:	andeq	r7, r0, r6, asr pc
    8a8c:	strdeq	r7, [r0], -lr
    8a90:	andeq	r7, r0, lr, ror #29
    8a94:	andeq	r7, r0, ip, ror #28
    8a98:	andeq	r7, r0, r6, asr lr
    8a9c:	blmi	fe79b518 <funcstring@@Base+0xfe775cb8>
    8aa0:	ldrblt	r4, [r0, #1146]!	; 0x47a
    8aa4:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    8aa8:	ldmdavs	fp, {r2, r3, r4, r7, r8, sl, fp, lr}
    8aac:			; <UNDEFINED> instruction: 0xf04f9301
    8ab0:	ldrbtmi	r0, [sp], #-768	; 0xfffffd00
    8ab4:	stmdavs	r3, {r4, r8, r9, ip, sp, pc}
    8ab8:	blcs	65a2d0 <funcstring@@Base+0x634a70>
    8abc:	ldm	pc, {r1, r2, r3, r6, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    8ac0:	eoreq	pc, lr, r3, lsl r0	; <UNPREDICTABLE>
    8ac4:	andseq	r0, sl, sp, asr #32
    8ac8:	rsceq	r0, pc, sl, lsl r0	; <UNPREDICTABLE>
    8acc:	ldrsheq	r0, [r3, -r7]
    8ad0:	adcseq	r0, r7, r9, lsl r1
    8ad4:	tsteq	sl, ip, lsl r1
    8ad8:	mlseq	lr, r2, r0, r0
    8adc:	rsbeq	r0, r8, sp, asr #32
    8ae0:	tsteq	pc, r6, rrx
    8ae4:	ldrdeq	r0, [r4, -r0]
    8ae8:	tsteq	r1, r6, lsl r1
    8aec:	rsceq	r0, ip, r7, lsl #2
    8af0:	eoreq	r0, r8, r8, lsr #32
    8af4:	stmvs	r0, {r5, r6}
    8af8:			; <UNDEFINED> instruction: 0xffd0f7ff
    8afc:	blmi	fe19b524 <funcstring@@Base+0xfe175cc4>
    8b00:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    8b04:	blls	62b74 <funcstring@@Base+0x3d314>
    8b08:			; <UNDEFINED> instruction: 0xf040405a
    8b0c:	andlt	r8, r3, r0, lsl #2
    8b10:	stcmi	13, cr11, [r4, #960]	; 0x3c0
    8b14:			; <UNDEFINED> instruction: 0x4628447d
    8b18:	stc2	7, cr15, [r2, #1020]	; 0x3fc
    8b1c:	stmiavs	r6, {r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    8b20:	and	fp, ip, lr, lsr r9
    8b24:	stmiapl	pc!, {r7, r8, r9, fp, lr}^	; <UNPREDICTABLE>
    8b28:			; <UNDEFINED> instruction: 0xf7ff4638
    8b2c:	ldmdavs	r6!, {r0, r3, r4, r5, r6, r8, sl, fp, ip, sp, lr, pc}^
    8b30:	ldrtmi	fp, [r0], -lr, lsr #2
    8b34:			; <UNDEFINED> instruction: 0xffb2f7ff
    8b38:	blcs	22d0c <builtincmd@@Base+0x2cc>
    8b3c:	stmdbvs	r4!, {r1, r4, r5, r6, r7, r8, ip, lr, pc}
    8b40:	sbcsle	r2, fp, r0, lsl #24
    8b44:	stmiapl	pc!, {r3, r4, r5, r6, r8, r9, fp, lr}^	; <UNPREDICTABLE>
    8b48:			; <UNDEFINED> instruction: 0xf7ff4638
    8b4c:	strtmi	pc, [r0], -r9, ror #26
    8b50:			; <UNDEFINED> instruction: 0xffa4f7ff
    8b54:	stccs	8, cr6, [r0], {100}	; 0x64
    8b58:			; <UNDEFINED> instruction: 0xe7cfd1f6
    8b5c:	ldclmi	8, cr6, [r3, #-528]!	; 0xfffffdf0
    8b60:	ldrbtmi	r6, [sp], #-2144	; 0xfffff7a0
    8b64:			; <UNDEFINED> instruction: 0xff9af7ff
    8b68:	stccs	8, cr6, [r0], {36}	; 0x24
    8b6c:	strtmi	sp, [r8], -r6, asr #1
    8b70:	ldc2l	7, cr15, [r6, #-1020]	; 0xfffffc04
    8b74:			; <UNDEFINED> instruction: 0xf7ff6860
    8b78:	stmdavs	r4!, {r0, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    8b7c:	mvnsle	r2, r0, lsl #24
    8b80:	stmdami	fp!, {r2, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}^
    8b84:			; <UNDEFINED> instruction: 0xf7ff4478
    8b88:	stmdavs	r0!, {r0, r1, r3, r6, r8, sl, fp, ip, sp, lr, pc}^
    8b8c:	stmvs	r5, {r2, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    8b90:	stclmi	7, cr14, [r8, #-772]!	; 0xfffffcfc
    8b94:			; <UNDEFINED> instruction: 0xf7ff6880
    8b98:	ldrbtmi	pc, [sp], #-3395	; 0xfffff2bd	; <UNPREDICTABLE>
    8b9c:	stmdami	r6!, {r0, r1, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}^
    8ba0:			; <UNDEFINED> instruction: 0xf7ff4478
    8ba4:	stmiavs	r3!, {r0, r2, r3, r4, r5, r8, sl, fp, ip, sp, lr, pc}
    8ba8:			; <UNDEFINED> instruction: 0xf7ff6898
    8bac:	stmdami	r3!, {r0, r3, r4, r5, r8, sl, fp, ip, sp, lr, pc}^
    8bb0:			; <UNDEFINED> instruction: 0xf7ff4478
    8bb4:	stmiavs	r4!, {r0, r2, r4, r5, r8, sl, fp, ip, sp, lr, pc}^
    8bb8:	mcrmi	1, 3, fp, cr1, cr4, {4}
    8bbc:	ldrbtmi	r4, [lr], #-3425	; 0xfffff29f
    8bc0:	stmiavs	r0!, {r0, r2, r3, r4, r5, r6, sl, lr}
    8bc4:			; <UNDEFINED> instruction: 0xff6af7ff
    8bc8:			; <UNDEFINED> instruction: 0xf7ff4630
    8bcc:	stmiavs	r0!, {r0, r3, r5, r8, sl, fp, ip, sp, lr, pc}^
    8bd0:			; <UNDEFINED> instruction: 0xff64f7ff
    8bd4:			; <UNDEFINED> instruction: 0xf7ff4628
    8bd8:	stmdavs	r4!, {r0, r1, r5, r8, sl, fp, ip, sp, lr, pc}^
    8bdc:	mvnsle	r2, r0, lsl #24
    8be0:	ldrbtmi	r4, [sp], #-3417	; 0xfffff2a7
    8be4:	ldmdami	r9, {r0, r1, r2, r4, r7, r8, r9, sl, sp, lr, pc}^
    8be8:			; <UNDEFINED> instruction: 0xf7ff4478
    8bec:	stmdbvs	r0!, {r0, r3, r4, r8, sl, fp, ip, sp, lr, pc}
    8bf0:	ldc2	7, cr15, [r6, #-1020]	; 0xfffffc04
    8bf4:	ldrbtmi	r4, [r8], #-2134	; 0xfffff7aa
    8bf8:	ldc2	7, cr15, [r2, #-1020]	; 0xfffffc04
    8bfc:	ldmdblt	r6!, {r1, r2, r5, r7, fp, sp, lr}
    8c00:	blmi	1280c34 <funcstring@@Base+0x125b3d4>
    8c04:			; <UNDEFINED> instruction: 0xf7ff58e8
    8c08:	ldmdavs	r6!, {r0, r1, r3, r8, sl, fp, ip, sp, lr, pc}^
    8c0c:	ldrtmi	fp, [r0], -lr, lsr #2
    8c10:			; <UNDEFINED> instruction: 0xff44f7ff
    8c14:	blcs	22de8 <kill@GLIBC_2.4>
    8c18:	stmiavs	r4!, {r0, r1, r4, r5, r6, r7, r8, ip, lr, pc}^
    8c1c:	stclmi	8, cr4, [lr, #-308]	; 0xfffffecc
    8c20:			; <UNDEFINED> instruction: 0xf7ff4478
    8c24:	ldrbtmi	pc, [sp], #-3325	; 0xfffff303	; <UNPREDICTABLE>
    8c28:			; <UNDEFINED> instruction: 0xf7ff4620
    8c2c:			; <UNDEFINED> instruction: 0xe772ff37
    8c30:	ldrbtmi	r4, [r8], #-2122	; 0xfffff7b6
    8c34:	ldc2l	7, cr15, [r4], #1020	; 0x3fc
    8c38:			; <UNDEFINED> instruction: 0xf7ff6860
    8c3c:	stmdami	r8, {r0, r1, r2, r3, r5, r8, r9, sl, fp, ip, sp, lr, pc}^
    8c40:			; <UNDEFINED> instruction: 0xf7ff4478
    8c44:	stmiavs	r3!, {r0, r2, r3, r5, r6, r7, sl, fp, ip, sp, lr, pc}^
    8c48:	subsle	r2, ip, r0, lsl #22
    8c4c:			; <UNDEFINED> instruction: 0xf7ff68a0
    8c50:	stmdami	r4, {r0, r2, r5, r8, r9, sl, fp, ip, sp, lr, pc}^
    8c54:	ldrbtmi	r4, [r8], #-3396	; 0xfffff2bc
    8c58:	stc2l	7, cr15, [r2], #1020	; 0x3fc
    8c5c:	stmiavs	r4!, {r0, r2, r3, r4, r5, r6, sl, lr}^
    8c60:	cdpmi	7, 4, cr14, cr2, cr2, {7}
    8c64:	stmiavs	r3!, {r1, r2, r3, r4, r5, r6, sl, lr}
    8c68:	strtmi	r4, [r8], -sp, ror #12
    8c6c:	teqcc	r0, #0, 4
    8c70:	andcs	pc, r1, sp, lsl #17
    8c74:	andcc	pc, r0, sp, lsl #17
    8c78:	ldc2l	7, cr15, [r2], {255}	; 0xff
    8c7c:			; <UNDEFINED> instruction: 0xf7ff4630
    8c80:	stmdavs	r3!, {r0, r1, r2, r3, r6, r7, sl, fp, ip, sp, lr, pc}
    8c84:	blcs	578e0 <funcstring@@Base+0x32080>
    8c88:	stmiavs	r0!, {r3, r7, r8, r9, sl, fp, ip, sp, pc}^
    8c8c:	svcge	0x0034f63f
    8c90:	teqcc	r0, #14876672	; 0xe30000
    8c94:	andcc	pc, r0, sp, lsl #17
    8c98:	mrcmi	7, 1, lr, cr5, cr13, {1}
    8c9c:			; <UNDEFINED> instruction: 0xe7e2447e
    8ca0:	ldcmi	8, cr4, [r5, #-208]!	; 0xffffff30
    8ca4:			; <UNDEFINED> instruction: 0xf7ff4478
    8ca8:	ldrbtmi	pc, [sp], #-3259	; 0xfffff345	; <UNPREDICTABLE>
    8cac:	ldr	r6, [fp, r4, lsr #17]!
    8cb0:	ldrbtmi	r4, [sp], #-3378	; 0xfffff2ce
    8cb4:			; <UNDEFINED> instruction: 0xf7ff6860
    8cb8:			; <UNDEFINED> instruction: 0x4628fef1
    8cbc:	ldc2	7, cr15, [r0], #1020	; 0x3fc
    8cc0:	ldr	r6, [r9, -r0, lsr #17]
    8cc4:	ldrbtmi	r4, [lr], #-3630	; 0xfffff1d2
    8cc8:	cdpmi	7, 2, cr14, cr14, cr13, {6}
    8ccc:			; <UNDEFINED> instruction: 0xe7ca447e
    8cd0:	ldrbtmi	r4, [lr], #-3629	; 0xfffff1d3
    8cd4:	stmdami	sp!, {r0, r1, r2, r6, r7, r8, r9, sl, sp, lr, pc}
    8cd8:			; <UNDEFINED> instruction: 0xf7ff4478
    8cdc:	stmdavs	r0!, {r0, r5, r7, sl, fp, ip, sp, lr, pc}^
    8ce0:	mrc2	7, 6, pc, cr12, cr15, {7}
    8ce4:	ldr	r6, [r9, r4, lsr #17]
    8ce8:	ldrbtmi	r4, [sp], #-3369	; 0xfffff2d7
    8cec:	cdpmi	7, 2, cr14, cr9, cr2, {7}
    8cf0:			; <UNDEFINED> instruction: 0xe7b8447e
    8cf4:	ldrbtmi	r4, [sp], #-3368	; 0xfffff2d8
    8cf8:	stmdami	r8!, {r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    8cfc:			; <UNDEFINED> instruction: 0xe7ec4478
    8d00:	ldrbtmi	r4, [lr], #-3623	; 0xfffff1d9
    8d04:	stcmi	7, cr14, [r7, #-700]!	; 0xfffffd44
    8d08:	ldrbtmi	r6, [sp], #-2212	; 0xfffff75c
    8d0c:			; <UNDEFINED> instruction: 0xf7f9e78c
    8d10:	svclt	0x0000edcc
    8d14:	andeq	sl, r1, r0, ror r2
    8d18:			; <UNDEFINED> instruction: 0x000001b0
    8d1c:	andeq	sl, r1, lr, asr r2
    8d20:	andeq	sl, r1, r0, lsl r2
    8d24:	andeq	r7, r0, r8, lsl #28
    8d28:	andeq	r0, r0, r0, lsl #4
    8d2c:	ldrdeq	r7, [r0], -lr
    8d30:	andeq	r7, r0, r0, asr #27
    8d34:	andeq	r7, r0, lr, ror #26
    8d38:	ldrdeq	r7, [r0], -r8
    8d3c:	andeq	r7, r0, r0, asr #27
    8d40:	andeq	r7, r0, r2, asr #27
    8d44:	andeq	r7, r0, r4, asr #27
    8d48:	andeq	r7, r0, r2, lsr sp
    8d4c:	andeq	r7, r0, r0, lsl #27
    8d50:	andeq	r7, r0, sl, ror sp
    8d54:	andeq	r7, r0, r0, asr #26
    8d58:	ldrdeq	r7, [r0], -sl
    8d5c:	andeq	r7, r0, r6, lsl sp
    8d60:	andeq	r7, r0, ip, lsl #26
    8d64:	strdeq	r7, [r0], -lr
    8d68:	muleq	r0, ip, ip
    8d6c:	andeq	r7, r0, r4, asr #25
    8d70:	muleq	r0, ip, ip
    8d74:			; <UNDEFINED> instruction: 0x00007cb8
    8d78:	strdeq	r7, [r0], -sl
    8d7c:	andeq	r7, r0, sl, lsr #24
    8d80:	andeq	r7, r0, r6, ror #24
    8d84:	andeq	r7, r0, r8, ror #24
    8d88:	andeq	r7, r0, lr, asr ip
    8d8c:	andeq	r7, r0, r0, lsl ip
    8d90:	andeq	r7, r0, sl, ror #23
    8d94:	andeq	r7, r0, r4, lsr ip
    8d98:	andeq	r7, r0, lr, ror #23
    8d9c:	strdeq	r7, [r0], -r4
    8da0:	andeq	r7, r0, sl, lsr ip
    8da4:	andeq	r7, r0, lr, ror #23
    8da8:	mvnsmi	lr, #737280	; 0xb4000
    8dac:	svcmi	0x0041b083
    8db0:	ldrbtmi	r4, [pc], #-2881	; 8db8 <strspn@plt+0x622c>
    8db4:	andhi	pc, r3, r7, asr r8	; <UNPREDICTABLE>
    8db8:	ldrdcc	pc, [r0], -r8
    8dbc:	eorle	r4, sl, r3, lsl #5
    8dc0:	ldmpl	fp!, {r1, r2, r3, r4, r5, r8, r9, fp, lr}^
    8dc4:	ldrdls	pc, [r0], -r3
    8dc8:	svceq	0x0000f1b9
    8dcc:	strmi	sp, [r6], -r3, lsr #2
    8dd0:	bmi	ef7a58 <funcstring@@Base+0xed21f8>
    8dd4:	ldrbtmi	r4, [sl], #-2875	; 0xfffff4c5
    8dd8:	ldmdavs	r4, {r0, r1, r3, r4, r5, r6, sl, lr}
    8ddc:			; <UNDEFINED> instruction: 0x46206959
    8de0:			; <UNDEFINED> instruction: 0xf7f99101
    8de4:	stmdacs	r0, {r1, r3, r6, r8, sl, fp, sp, lr, pc}
    8de8:	stmdbls	r1, {r0, r5, r6, r8, ip, lr, pc}
    8dec:	mcr	7, 4, pc, cr0, cr9, {7}	; <UNPREDICTABLE>
    8df0:			; <UNDEFINED> instruction: 0xf0042014
    8df4:	andscs	pc, r6, r1, ror ip	; <UNPREDICTABLE>
    8df8:	stc2l	0, cr15, [lr], #-16
    8dfc:			; <UNDEFINED> instruction: 0xf0042015
    8e00:	strtmi	pc, [r0], -fp, ror #24
    8e04:	ldrbtcc	pc, [pc], #79	; 8e0c <strspn@plt+0x6280>	; <UNPREDICTABLE>
    8e08:	mcr	7, 5, pc, cr14, cr9, {7}	; <UNPREDICTABLE>
    8e0c:			; <UNDEFINED> instruction: 0xf8c84b2e
    8e10:	ldrbtmi	r9, [fp], #-0
    8e14:	andlt	r6, r3, ip, lsl r0
    8e18:	mvnshi	lr, #12386304	; 0xbd0000
    8e1c:	tstcs	r2, fp, lsr #16
    8e20:			; <UNDEFINED> instruction: 0xf7f94478
    8e24:	cdpne	13, 0, cr14, cr5, cr8, {5}
    8e28:	stclne	15, cr11, [ip], #736	; 0x2e0
    8e2c:			; <UNDEFINED> instruction: 0x462cdb1f
    8e30:	strtmi	r4, [r9], -r0, lsr #12
    8e34:			; <UNDEFINED> instruction: 0xf998f004
    8e38:	and	r4, r8, r4, lsl #12
    8e3c:	stcl	7, cr15, [r4, #-996]!	; 0xfffffc1c
    8e40:	strmi	r4, [r3], -r8, lsr #5
    8e44:	tstcs	r5, r9, lsl r0
    8e48:			; <UNDEFINED> instruction: 0xf7f92000
    8e4c:	strtmi	lr, [r0], -ip, asr #26
    8e50:	ldcl	7, cr15, [r6, #996]	; 0x3e4
    8e54:	ble	ffc50670 <funcstring@@Base+0xffc2ae10>
    8e58:	ldrbtmi	r4, [r8], #-2077	; 0xfffff7e3
    8e5c:			; <UNDEFINED> instruction: 0xf9e0f7fb
    8e60:	andcs	r4, r0, #28, 22	; 0x7000
    8e64:			; <UNDEFINED> instruction: 0x711a58fb
    8e68:	stccc	7, cr14, [r1], {203}	; 0xcb
    8e6c:			; <UNDEFINED> instruction: 0x4620d4f4
    8e70:	mcr	7, 3, pc, cr14, cr9, {7}	; <UNPREDICTABLE>
    8e74:	rscsle	r2, r8, r0, lsl #16
    8e78:	bmi	602de8 <funcstring@@Base+0x5dd588>
    8e7c:	ssatmi	r2, #18, r4
    8e80:	cmpvs	r3, sl, ror r4
    8e84:	stc2	0, cr15, [r8], #-16
    8e88:			; <UNDEFINED> instruction: 0xf0042016
    8e8c:	andscs	pc, r5, r5, lsr #24
    8e90:	stc2	0, cr15, [r2], #-16
    8e94:	andcs	r4, r0, r1, lsl fp
    8e98:	ldmdavs	r9, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    8e9c:			; <UNDEFINED> instruction: 0xf7f99101
    8ea0:	stmdbls	r1, {r3, r5, r9, sl, fp, sp, lr, pc}
    8ea4:			; <UNDEFINED> instruction: 0xf7f94620
    8ea8:	stmdacs	r0, {r3, r5, r6, r7, sl, fp, sp, lr, pc}
    8eac:			; <UNDEFINED> instruction: 0xf7ffd0ae
    8eb0:	svclt	0x0000fcc7
    8eb4:	andeq	r9, r1, lr, asr pc
    8eb8:	andeq	r0, r0, r0, lsr #4
    8ebc:	andeq	r0, r0, r4, lsl #4
    8ec0:	andeq	sl, r1, r2, asr #4
    8ec4:	andeq	sl, r1, r4, lsl r4
    8ec8:	andeq	sl, r1, r6, lsl #4
    8ecc:	andeq	r7, r0, r8, ror #22
    8ed0:	andeq	r7, r0, sl, lsr fp
    8ed4:	andeq	r0, r0, r0, asr #3
    8ed8:	andeq	sl, r1, ip, ror #6
    8edc:	andeq	r0, r0, r4, asr #4
    8ee0:	mvnsmi	lr, #737280	; 0xb4000
    8ee4:	svcmi	0x005d2801
    8ee8:	cfstrdle	mvd4, [r8, #-508]	; 0xfffffe04
    8eec:	stcne	8, cr6, [ip, #-288]	; 0xfffffee0
    8ef0:	stmdavc	r3, {r0, r2, r3, r9, sl, lr}
    8ef4:	eorsle	r2, r7, sp, lsr #22
    8ef8:	stmdavc	r3, {r0, r1, r2, r3, r9, sl, sp}
    8efc:			; <UNDEFINED> instruction: 0xf8df2500
    8f00:	blcs	969488 <funcstring@@Base+0x943c28>
    8f04:	strdle	r4, [pc, -r8]
    8f08:			; <UNDEFINED> instruction: 0xf7ff2100
    8f0c:			; <UNDEFINED> instruction: 0x4631f959
    8f10:	ldmdavs	r8, {r0, r1, r6, r7, fp, sp, lr}
    8f14:			; <UNDEFINED> instruction: 0xf7f94240
    8f18:	ldmdblt	r0!, {r2, r3, r4, r6, r8, sl, fp, sp, lr, pc}^
    8f1c:	svceq	0x0004f854
    8f20:	stmdavc	r3, {r4, r6, r7, r8, ip, sp, pc}
    8f24:	rscle	r2, pc, r5, lsr #22
    8f28:	andsle	r2, r8, sp, lsr #22
    8f2c:	stc2	0, cr15, [ip, #-4]!
    8f30:			; <UNDEFINED> instruction: 0xf7f94631
    8f34:	stmdacs	r0, {r1, r2, r3, r6, r8, sl, fp, sp, lr, pc}
    8f38:	blmi	12bd300 <funcstring@@Base+0x1297aa0>
    8f3c:	ldmpl	fp!, {r0, r8, sl, sp}^
    8f40:	ldmdavs	r8, {r0, r1, r3, r4, fp, sp, lr}
    8f44:	ldc	7, cr15, [r0, #-996]!	; 0xfffffc1c
    8f48:	strbmi	r4, [r0], -r1, lsl #12
    8f4c:			; <UNDEFINED> instruction: 0xf968f7fb
    8f50:	svceq	0x0004f854
    8f54:	mvnle	r2, r0, lsl #16
    8f58:	pop	{r3, r5, r9, sl, lr}
    8f5c:	strdcc	r8, [r1], -r8	; <UNPREDICTABLE>
    8f60:	ldc2	0, cr15, [r2, #-4]
    8f64:	strb	r4, [r3, r0, asr #4]!
    8f68:	tstcs	r1, r1
    8f6c:	stc2	0, cr15, [r0, #16]
    8f70:	blle	210790 <funcstring@@Base+0x1eaf30>
    8f74:			; <UNDEFINED> instruction: 0xf10568a8
    8f78:	stmdacs	r0, {r3, sl}
    8f7c:	ldmdami	sl!, {r0, r2, r3, r4, r5, r7, r8, ip, lr, pc}
    8f80:			; <UNDEFINED> instruction: 0xf7fb4478
    8f84:			; <UNDEFINED> instruction: 0xf8dff90d
    8f88:			; <UNDEFINED> instruction: 0xf04f90e4
    8f8c:	ldrbtmi	r0, [r9], #2048	; 0x800
    8f90:	ldclcs	0, cr14, [r3, #-16]!
    8f94:			; <UNDEFINED> instruction: 0xf04fbf18
    8f98:	andsle	r0, r1, r1, lsl #16
    8f9c:			; <UNDEFINED> instruction: 0xf0024648
    8fa0:			; <UNDEFINED> instruction: 0x4605fa1b
    8fa4:	mvnsle	r2, r0, lsl #16
    8fa8:			; <UNDEFINED> instruction: 0xf0884a31
    8fac:	b	4c9bb8 <funcstring@@Base+0x4a4358>
    8fb0:	ldmpl	sl!, {r1, r2, r4, r6, r7, r8, r9, ip, sp, lr}
    8fb4:	andsle	r6, r0, r4, lsl r8
    8fb8:	stmdacs	r0, {r5, fp, sp, lr}
    8fbc:	bfi	sp, ip, #3, #28
    8fc0:	tstcs	r1, ip, lsr #22
    8fc4:	stmdavs	r0!, {r2, r3, r4, r5, r6, r7, fp, ip, lr}
    8fc8:	ldc2l	0, cr15, [r2, #-16]
    8fcc:	ble	ff9507ec <funcstring@@Base+0xff92af8c>
    8fd0:	stmdavs	r1!, {r0, r3, r5, fp, lr}
    8fd4:			; <UNDEFINED> instruction: 0xf7fb4478
    8fd8:	cdpcs	8, 0, cr15, cr0, cr3, {7}
    8fdc:	stmdavs	r3!, {r0, r3, r5, r7, r8, r9, sl, fp, ip, sp, pc}
    8fe0:	blx	fecd1bec <funcstring@@Base+0xfecac38c>
    8fe4:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
    8fe8:			; <UNDEFINED> instruction: 0xd1c84598
    8fec:			; <UNDEFINED> instruction: 0xf1b86820
    8ff0:	addle	r0, r2, r0, lsl #30
    8ff4:	ldmpl	fp!, {r0, r5, r8, r9, fp, lr}^
    8ff8:			; <UNDEFINED> instruction: 0xb1a8681e
    8ffc:	stc2l	0, cr15, [r4], {1}
    9000:	strmi	r2, [r3], -r0, lsl #17
    9004:			; <UNDEFINED> instruction: 0xf1a0bfc8
    9008:	cdpne	3, 5, cr0, cr10, cr0, {4}
    900c:	stmdale	r0!, {r0, r1, r2, r3, r4, r5, r9, fp, sp}
    9010:			; <UNDEFINED> instruction: 0x4630491b
    9014:	ldmdapl	ip!, {r0, r1, r3, r4, r9, fp, lr}^
    9018:			; <UNDEFINED> instruction: 0xf85458b9
    901c:			; <UNDEFINED> instruction: 0xf0042023
    9020:			; <UNDEFINED> instruction: 0x4628ffd1
    9024:	mvnshi	lr, #12386304	; 0xbd0000
    9028:			; <UNDEFINED> instruction: 0x46314817
    902c:			; <UNDEFINED> instruction: 0xf0044478
    9030:	bmi	508d94 <funcstring@@Base+0x4e3534>
    9034:	ldmpl	ip!, {r0, r1, r4, r8, r9, fp, lr}
    9038:	andhi	pc, r3, r7, asr r8	; <UNPREDICTABLE>
    903c:	strvc	pc, [r0, r4, lsl #10]
    9040:	svccs	0x0004f854
    9044:	ldrtmi	r4, [r0], -r1, asr #12
    9048:			; <UNDEFINED> instruction: 0xffbcf004
    904c:	ldrhle	r4, [r7, #44]!	; 0x2c
    9050:	stmdami	lr, {r1, r7, r8, r9, sl, sp, lr, pc}
    9054:	ldrbtmi	r6, [r8], #-2081	; 0xfffff7df
    9058:			; <UNDEFINED> instruction: 0xf8a2f7fb
    905c:	andeq	r9, r1, r8, lsr #28
    9060:	andeq	r8, r0, r0, lsr #8
    9064:	muleq	r0, r0, r1
    9068:	andeq	r7, r0, r0, asr #20
    906c:	andeq	r7, r0, lr, lsr #21
    9070:	andeq	r0, r0, r4, asr #3
    9074:	andeq	r0, r0, ip, lsr #5
    9078:	andeq	r7, r0, r4, asr #20
    907c:	muleq	r0, ip, r2
    9080:	ldrdeq	r0, [r0], -ip
    9084:	andeq	r0, r0, r4, lsl #3
    9088:	andeq	r7, r0, r4, lsl sl
    908c:	andeq	r7, r0, lr, ror #19
    9090:			; <UNDEFINED> instruction: 0x4606b5f8
    9094:	tstcs	r0, sp, lsl #12
    9098:			; <UNDEFINED> instruction: 0xf7ff4608
    909c:	stmdacs	r0, {r0, r1, r2, r5, r7, r8, fp, ip, sp, lr, pc}
    90a0:	blmi	28048c <funcstring@@Base+0x25ac2c>
    90a4:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
    90a8:			; <UNDEFINED> instruction: 0xf005b16c
    90ac:	strtmi	r0, [r1], -r8, lsl #14
    90b0:	ldrtmi	r4, [r0], -sl, lsr #12
    90b4:	stfvcp	f3, [r3, #92]!	; 0x5c
    90b8:	strle	r0, [r1, #-1755]	; 0xfffff925
    90bc:	ldc2	7, cr15, [lr], {255}	; 0xff
    90c0:			; <UNDEFINED> instruction: 0x2c0069a4
    90c4:	ldfltp	f5, [r8, #972]!	; 0x3cc
    90c8:	andeq	sl, r1, r8, asr #2
    90cc:	strcs	fp, [r0, #-1392]	; 0xfffffa90
    90d0:	ldcmi	14, cr4, [r5], {20}
    90d4:	ldrbtmi	r4, [ip], #-1150	; 0xfffffb82
    90d8:	stmdacs	ip!, {r0, r1, sp, lr, pc}^
    90dc:	strcs	fp, [r4, #-3852]	; 0xfffff0f4
    90e0:	strtmi	r2, [r0], -r1, lsl #10
    90e4:			; <UNDEFINED> instruction: 0xf978f002
    90e8:	mvnsle	r2, r0, lsl #16
    90ec:	blmi	41b930 <funcstring@@Base+0x3f60d0>
    90f0:	ldmpl	r3!, {r1, r4, r5, r7, fp, ip, lr}^
    90f4:	ldmdavs	lr, {r2, r4, fp, sp, lr}
    90f8:	cmnlt	r8, r0, lsr #16
    90fc:			; <UNDEFINED> instruction: 0xf7ff2100
    9100:			; <UNDEFINED> instruction: 0x462af85f
    9104:	ldrtmi	r4, [r0], -r1, lsl #12
    9108:	blx	ffe4710e <funcstring@@Base+0xffe218ae>
    910c:	svceq	0x0004f854
    9110:	mvnsle	r2, r0, lsl #16
    9114:	ldcllt	0, cr2, [r0, #-0]
    9118:			; <UNDEFINED> instruction: 0x46294630
    911c:			; <UNDEFINED> instruction: 0xffb8f7ff
    9120:	ldcllt	0, cr2, [r0, #-0]
    9124:	andeq	r9, r1, ip, lsr ip
    9128:	muleq	r0, sl, r9
    912c:	andeq	r0, r0, r4, asr #3
    9130:	muleq	r0, ip, r2
    9134:	mvnsmi	lr, sp, lsr #18
    9138:	blmi	edc628 <funcstring@@Base+0xeb6dc8>
    913c:	stmiapl	r8!, {r0, r2, r3, r4, r5, r6, sl, lr}^
    9140:			; <UNDEFINED> instruction: 0xf94af002
    9144:	stmiapl	fp!, {r0, r3, r4, r5, r8, r9, fp, lr}^
    9148:	ldmdavs	r0!, {r1, r2, r3, r4, fp, sp, lr}
    914c:	suble	r2, r8, r0, lsl #16
    9150:			; <UNDEFINED> instruction: 0xf04f4f37
    9154:	ldrbtmi	r0, [pc], #-2175	; 915c <strspn@plt+0x65d0>
    9158:	blcs	96716c <funcstring@@Base+0x94190c>
    915c:			; <UNDEFINED> instruction: 0xf001d03c
    9160:	ldmdavs	ip!, {r0, r1, r4, sl, fp, ip, sp, lr, pc}
    9164:	smlabbcs	ip, ip, r3, fp
    9168:	stmibvs	r4!, {r0, sp, lr, pc}
    916c:	bhi	fe8f5f24 <funcstring@@Base+0xfe8d06c4>
    9170:	blx	63502 <funcstring@@Base+0x3dca2>
    9174:			; <UNDEFINED> instruction: 0xf8532303
    9178:	addmi	r3, r3, #12, 24	; 0xc00
    917c:	strd	sp, [r3], -r5
    9180:			; <UNDEFINED> instruction: 0xf934f7ff
    9184:	ldcle	8, cr2, [pc, #-0]	; 918c <strspn@plt+0x6600>
    9188:	andcs	r7, r2, r1, lsr #27
    918c:	rscsle	r2, r7, r0, lsl #18
    9190:	andcs	r8, ip, r3, lsr #21
    9194:	stclvc	8, cr6, [r2, #900]!	; 0x384
    9198:	movwne	pc, #15104	; 0x3b00	; <UNPREDICTABLE>
    919c:	andeq	pc, r4, #66	; 0x42
    91a0:			; <UNDEFINED> instruction: 0xf85375e2
    91a4:			; <UNDEFINED> instruction: 0xf0133c08
    91a8:	vmvn.i32	q8, #48896	; 0x0000bf00
    91ac:	andle	r2, ip, r7, lsl #16
    91b0:	blcs	1ff5d24 <funcstring@@Base+0x1fd04c4>
    91b4:	strbmi	fp, [r2], -r8, lsl #30
    91b8:	bcs	bd1d4 <funcstring@@Base+0x97974>
    91bc:	stclvc	15, cr11, [r3, #8]!
    91c0:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    91c4:			; <UNDEFINED> instruction: 0xf10275e3
    91c8:			; <UNDEFINED> instruction: 0xf8560880
    91cc:	stmdacs	r0, {r2, r8, r9, sl, fp}
    91d0:	strbmi	sp, [r0], -r2, asr #3
    91d4:	ldrhhi	lr, [r0, #141]!	; 0x8d
    91d8:			; <UNDEFINED> instruction: 0xf7fe2100
    91dc:			; <UNDEFINED> instruction: 0x4604fff1
    91e0:	ldcmi	7, cr14, [r4], {210}	; 0xd2
    91e4:	stmdavs	r3!, {r2, r3, r4, r5, r6, sl, lr}
    91e8:	ands	fp, r5, r3, lsr r9
    91ec:			; <UNDEFINED> instruction: 0xf0427dda
    91f0:	ldrbvc	r0, [sl, #516]	; 0x204
    91f4:			; <UNDEFINED> instruction: 0xb17b699b
    91f8:	stmdbcs	r0, {r0, r3, r4, r7, r8, sl, fp, ip, sp, lr}
    91fc:	strdcs	sp, [r2], -r6
    9200:			; <UNDEFINED> instruction: 0xf8f4f7ff
    9204:	stclle	8, cr2, [lr]
    9208:	stmiapl	fp!, {r0, r1, r3, r8, r9, fp, lr}^
    920c:			; <UNDEFINED> instruction: 0xf103681b
    9210:	strbmi	r0, [r0], -r0, lsl #17
    9214:	ldrhhi	lr, [r0, #141]!	; 0x8d
    9218:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    921c:	pop	{r6, r9, sl, lr}
    9220:	svclt	0x000081f0
    9224:	ldrdeq	r9, [r1], -r4
    9228:	andeq	r0, r0, r8, ror #5
    922c:	andeq	r0, r0, r4, asr #3
    9230:	muleq	r1, r6, r0
    9234:	andeq	sl, r1, r8
    9238:	andeq	r0, r0, ip, ror r1
    923c:	mvnsmi	lr, #737280	; 0xb4000
    9240:	blmi	13daa7c <funcstring@@Base+0x13b521c>
    9244:	ldrbtmi	r4, [fp], #-3663	; 0xfffff1b1
    9248:	ldmib	r3, {r1, r2, r3, r4, r5, r6, sl, lr}^
    924c:	blmi	13bae58 <funcstring@@Base+0x13955f8>
    9250:	andeq	pc, r1, #188, 2	; 0x2f
    9254:	addshi	pc, r2, r0, lsl #2
    9258:			; <UNDEFINED> instruction: 0x463c58f6
    925c:	rscsmi	pc, pc, r0, asr #4
    9260:	tstmi	r2, r0, asr #4	; <UNPREDICTABLE>
    9264:	ldrd	pc, [r0], -r6
    9268:	bcc	689fc <funcstring@@Base+0x4319c>
    926c:	strle	r0, [r9, #-1819]	; 0xfffff8e5
    9270:	andmi	r8, r3, r3, ror #21
    9274:	smlawble	r8, fp, r2, r4
    9278:	svceq	0x0000f1be
    927c:	strtmi	sp, [r0], -r5, lsr #2
    9280:	blx	ffcc7284 <funcstring@@Base+0xffca1a24>
    9284:	eorvs	r2, r3, r0, lsl #6
    9288:	rsbvs	r6, r3, r2, lsr r8
    928c:	rscvs	r6, r3, r3, lsr #1
    9290:	cmnvs	r3, r3, lsr #2
    9294:	tstlt	sl, r3, lsr #3
    9298:			; <UNDEFINED> instruction: 0xf0437de3
    929c:	strbvc	r0, [r3, #770]!	; 0x302
    92a0:	vstrcs	d4, [r1, #-232]	; 0xffffff18
    92a4:	ldrbtmi	r6, [fp], #-228	; 0xffffff1c
    92a8:	andsvs	r6, ip, sl, lsl r8
    92ac:			; <UNDEFINED> instruction: 0x61a27de3
    92b0:	movweq	pc, #32835	; 0x8043	; <UNPREDICTABLE>
    92b4:	cfstr32le	mvfx7, [r5, #-908]	; 0xfffffc74
    92b8:	blx	112f2 <optletters@@Base+0x43a>
    92bc:			; <UNDEFINED> instruction: 0xf000f005
    92c0:	strdvs	pc, [r0], #197	; 0xc5	; <UNPREDICTABLE>
    92c4:	pop	{r5, r9, sl, lr}
    92c8:	mrrcne	3, 15, r8, r3, cr8
    92cc:	ldreq	pc, [ip], #-260	; 0xfffffefc
    92d0:			; <UNDEFINED> instruction: 0xf04fd1ca
    92d4:			; <UNDEFINED> instruction: 0x4638081c
    92d8:			; <UNDEFINED> instruction: 0xf80cfb08
    92dc:	cmneq	r0, r8, lsl #2	; <UNPREDICTABLE>
    92e0:	ldc2l	0, cr15, [r0]
    92e4:			; <UNDEFINED> instruction: 0x0c07ebb0
    92e8:	bl	38f10 <funcstring@@Base+0x136b0>
    92ec:	eorle	r0, r5, r8, lsl #18
    92f0:	vmlaeq.f64	d14, d8, d7
    92f4:			; <UNDEFINED> instruction: 0xf1b84681
    92f8:	andsle	r0, r9, r0, lsl #30
    92fc:	stmdbeq	r8, {r8, r9, fp, sp, lr, pc}
    9300:	strbmi	r4, [fp], -r2, asr #12
    9304:			; <UNDEFINED> instruction: 0xf8533a1c
    9308:	bl	fe8a8350 <funcstring@@Base+0xfe882af0>
    930c:	ldrbtmi	r0, [r1], #-264	; 0xfffffef8
    9310:	streq	lr, [ip], #-2823	; 0xfffff4f9
    9314:			; <UNDEFINED> instruction: 0xf853428f
    9318:	svclt	0x00081c04
    931c:	ldcmi	8, cr15, [r0], {67}	; 0x43
    9320:	streq	lr, [ip], #-2817	; 0xfffff4ff
    9324:			; <UNDEFINED> instruction: 0xf843b109
    9328:	blcc	71c340 <funcstring@@Base+0x6f6ae0>
    932c:	mvnle	r2, r0, lsl #20
    9330:	ldrbtmi	r4, [sl], #-2583	; 0xfffff5e9
    9334:	tstlt	fp, r3, lsl r8
    9338:	andsvs	r4, r3, r3, ror #8
    933c:			; <UNDEFINED> instruction: 0x464c4b15
    9340:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}^
    9344:	andcc	r6, r4, #152	; 0x98
    9348:			; <UNDEFINED> instruction: 0xf899605a
    934c:			; <UNDEFINED> instruction: 0xf899306b
    9350:			; <UNDEFINED> instruction: 0xf899104f
    9354:	vqadd.u32	d18, d15, d19
    9358:			; <UNDEFINED> instruction: 0xf88903c3
    935c:	vhadd.u32	<illegal reg q9.5>, <illegal reg q7.5>, <illegal reg q13.5>
    9360:			; <UNDEFINED> instruction: 0xf89901c3
    9364:	vqadd.u32	d19, d15, d7
    9368:			; <UNDEFINED> instruction: 0xf88902c3
    936c:	vhadd.u32	<illegal reg q8.5>, <illegal reg q7.5>, <illegal reg q7.5>
    9370:			; <UNDEFINED> instruction: 0xf88903c3
    9374:			; <UNDEFINED> instruction: 0xf8892033
    9378:	usada8	r3, r7, r0, r3
    937c:			; <UNDEFINED> instruction: 0xe7a858f6
    9380:	andeq	r9, r1, r6, lsr #31
    9384:	andeq	r9, r1, r8, asr #21
    9388:	andeq	r0, r0, r0, lsr #4
    938c:	andeq	r9, r1, r6, asr #30
    9390:			; <UNDEFINED> instruction: 0x00019eba
    9394:	andeq	r9, r1, ip, lsr #29
    9398:	mvnsmi	lr, sp, lsr #18
    939c:	strmi	fp, [r4], -r2, lsl #1
    93a0:	ldrmi	r4, [r6], -pc, lsl #12
    93a4:	bl	fe647390 <funcstring@@Base+0xfe621b30>
    93a8:	andhi	pc, ip, #14614528	; 0xdf0000
    93ac:	mcrne	4, 0, r4, cr5, cr8, {7}
    93b0:	rscshi	pc, r9, r0, asr #5
    93b4:	stccs	0, cr13, [r0], {75}	; 0x4b
    93b8:	sbchi	pc, r3, r0
    93bc:	eorle	r2, sl, r2, lsl #28
    93c0:	ldreq	r7, [fp, r3, ror #27]
    93c4:	bhi	fe8fe7e8 <funcstring@@Base+0xfe8d8f88>
    93c8:	tstlt	fp, r9, lsr #12
    93cc:	ldmdavs	r9, {r0, r1, r5, r6, r7, fp, sp, lr}
    93d0:			; <UNDEFINED> instruction: 0xf7f94628
    93d4:	vmlacs.f64	d14, d17, d14
    93d8:	bmi	1e3d854 <funcstring@@Base+0x1e17ff4>
    93dc:	ldrbtmi	r4, [sl], #-2936	; 0xfffff488
    93e0:	andne	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    93e4:	addsmi	r6, ip, #1245184	; 0x130000
    93e8:	andle	r6, r4, sp
    93ec:	ldmibvs	fp, {r1, r3, r4, r9, sl, lr}
    93f0:			; <UNDEFINED> instruction: 0xd1fb429c
    93f4:	ldmdbmi	r3!, {r3, r4, r9, ip, sp}^
    93f8:	ldrbtmi	r6, [r9], #-2459	; 0xfffff665
    93fc:	stmdavs	fp, {r0, r1, r4, sp, lr}
    9400:	and	fp, r6, r3, lsr #18
    9404:	tsteq	r8, r3, lsl #2	; <UNPREDICTABLE>
    9408:			; <UNDEFINED> instruction: 0xb113699b
    940c:	bcs	68a7c <funcstring@@Base+0x4321c>
    9410:	strdvs	sp, [r3, r8]!
    9414:	bhi	fe8a144c <funcstring@@Base+0xfe87bbec>
    9418:	stmiavs	r0!, {r2, r3, r8, r9, sp}^
    941c:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
    9420:	adchi	r1, r1, #20736	; 0x5100
    9424:	vqrdmulh.s<illegal width 8>	d15, d2, d3
    9428:	bmi	1a1b9cc <funcstring@@Base+0x19f616c>
    942c:	sbcpl	r1, r5, r4, asr #17
    9430:			; <UNDEFINED> instruction: 0xf8586066
    9434:	adcvs	r3, r3, r1
    9438:	andcc	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    943c:	blcs	234b0 <atab@@Base+0x88>
    9440:	svccs	0x0000bf18
    9444:	strtmi	sp, [r8], -fp, ror #2
    9448:	pop	{r1, ip, sp, pc}
    944c:	blmi	1829c14 <funcstring@@Base+0x18043b4>
    9450:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    9454:	ldclne	8, cr6, [sl], #-124	; 0xffffff84
    9458:			; <UNDEFINED> instruction: 0xf7fe601a
    945c:			; <UNDEFINED> instruction: 0xf004fe8d
    9460:	blmi	16c7c14 <funcstring@@Base+0x16a23b4>
    9464:			; <UNDEFINED> instruction: 0xf8582e02
    9468:	andsvs	r3, sp, r3
    946c:	stclvc	0, cr13, [r3, #184]!	; 0xb8
    9470:	ldrle	r0, [r7, #-1946]	; 0xfffff866
    9474:	cmnle	r5, r0, lsl #30
    9478:	blcs	2bf0c <funcstring@@Base+0x66ac>
    947c:	addhi	pc, pc, r0
    9480:	ldmdavs	r9, {r0, r1, r5, r6, r7, fp, sp, lr}
    9484:	mrsls	r2, (UNDEF: 1)
    9488:	bl	cc7474 <funcstring@@Base+0xca1c14>
    948c:	teqle	pc, r0, lsl #28
    9490:	stmdbls	r1, {r4, r6, r8, r9, fp, lr}
    9494:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    9498:	stmib	lr!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    949c:	eorsle	r2, r7, r0, lsl #16
    94a0:			; <UNDEFINED> instruction: 0xf9cef7ff
    94a4:	tstle	r1, r1, lsl #28
    94a8:			; <UNDEFINED> instruction: 0xf0042002
    94ac:	andcs	pc, r3, r7, lsl sl	; <UNPREDICTABLE>
    94b0:	blx	5454c8 <funcstring@@Base+0x51fc68>
    94b4:	stmdblt	fp, {r0, r1, r5, r7, r9, fp, pc}^
    94b8:			; <UNDEFINED> instruction: 0xf7f94628
    94bc:	stmdami	r6, {r1, r2, r4, r6, r8, r9, fp, sp, lr, pc}^
    94c0:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
    94c4:	b	15c74b0 <funcstring@@Base+0x15a1c50>
    94c8:	cmnle	r0, r0, lsl #16
    94cc:	blmi	10f7970 <funcstring@@Base+0x10d2110>
    94d0:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    94d4:	stmiblt	fp, {r0, r1, r3, r4, r6, r7, fp, ip, sp, lr}
    94d8:	ldrbtmi	r4, [fp], #-2881	; 0xfffff4bf
    94dc:			; <UNDEFINED> instruction: 0xb12c681c
    94e0:			; <UNDEFINED> instruction: 0xf7ff4620
    94e4:	stmibvs	r4!, {r0, r6, r7, r8, fp, ip, sp, lr, pc}
    94e8:	mvnsle	r2, r0, lsl #24
    94ec:	andcs	r4, r0, #62464	; 0xf400
    94f0:	ldrbtmi	r4, [fp], #-1576	; 0xfffff9d8
    94f4:	ldrdlt	r6, [r2], -sl
    94f8:	ldrhhi	lr, [r0, #141]!	; 0x8d
    94fc:			; <UNDEFINED> instruction: 0xf0042002
    9500:	andcs	pc, r3, fp, ror #17
    9504:			; <UNDEFINED> instruction: 0xf8e8f004
    9508:			; <UNDEFINED> instruction: 0xf004200f
    950c:	strb	pc, [r3, r5, ror #17]!	; <UNPREDICTABLE>
    9510:			; <UNDEFINED> instruction: 0xf0042014
    9514:	andscs	pc, r6, r1, ror #17
    9518:			; <UNDEFINED> instruction: 0xf8def004
    951c:	bmi	cc3480 <funcstring@@Base+0xc9dc20>
    9520:	blmi	c9ae08 <funcstring@@Base+0xc755a8>
    9524:	andvs	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    9528:	ldmdavs	r2!, {r0, r1, r3, r4, r5, r6, sl, lr}
    952c:			; <UNDEFINED> instruction: 0xf7ff611a
    9530:	ldmdavs	r0!, {r0, r2, r4, r5, r7, r9, fp, ip, sp, lr, pc}
    9534:	blx	ff4c553e <funcstring@@Base+0xff49fcde>
    9538:	strtmi	r6, [r8], -r0, lsr #1
    953c:	pop	{r1, ip, sp, pc}
    9540:	stfmid	f0, [fp], #-960	; 0xfffffc40
    9544:	and	r4, r5, ip, ror r4
    9548:	strmi	r2, [r8], -r0, lsl #2
    954c:			; <UNDEFINED> instruction: 0xff4ef7fe
    9550:	stcle	8, cr2, [r2, #-0]
    9554:	blcs	238e8 <basebuf@@Base+0x390>
    9558:	bmi	9bdd38 <funcstring@@Base+0x9984d8>
    955c:	ldrbtmi	r3, [sl], #-769	; 0xfffffcff
    9560:			; <UNDEFINED> instruction: 0xe77060d3
    9564:			; <UNDEFINED> instruction: 0xd1b72e01
    9568:			; <UNDEFINED> instruction: 0xf0042002
    956c:			; <UNDEFINED> instruction: 0x2003f9b7
    9570:			; <UNDEFINED> instruction: 0xf9b4f004
    9574:	blcs	2c008 <funcstring@@Base+0x67a8>
    9578:	strtmi	sp, [r8], -lr, lsr #3
    957c:	b	ffd47568 <funcstring@@Base+0xffd21d08>
    9580:			; <UNDEFINED> instruction: 0x4629481d
    9584:			; <UNDEFINED> instruction: 0xf7f94478
    9588:	stmdacs	r0, {r1, r2, r4, r5, r6, r7, r8, fp, sp, lr, pc}
    958c:	ldmdbmi	fp, {r2, r5, r7, ip, lr, pc}
    9590:	ldrbtmi	r4, [r9], #-2075	; 0xfffff7e5
    9594:			; <UNDEFINED> instruction: 0xf7fa4478
    9598:	stmiavs	r3!, {r0, r1, r9, sl, fp, ip, sp, lr, pc}^
    959c:			; <UNDEFINED> instruction: 0xf7f9e7dd
    95a0:	strmi	lr, [r1], -sl, lsr #20
    95a4:	tstlt	r4, lr, ror #14
    95a8:			; <UNDEFINED> instruction: 0xf7ff4620
    95ac:	ldmdami	r5, {r0, r2, r3, r4, r6, r8, fp, ip, sp, lr, pc}
    95b0:			; <UNDEFINED> instruction: 0xf7fa4478
    95b4:	svclt	0x0000fdf5
    95b8:	andeq	r9, r1, r4, ror #18
    95bc:	andeq	r9, r1, lr, lsl #28
    95c0:	andeq	r0, r0, r0, asr r2
    95c4:	strdeq	r9, [r1], -r2
    95c8:	andeq	r0, r0, r8, ror #5
    95cc:	andeq	r0, r0, r0, lsr #4
    95d0:	andeq	r0, r0, r4, lsl #4
    95d4:	andeq	r9, r1, r4, lsl #23
    95d8:			; <UNDEFINED> instruction: 0x000075be
    95dc:	andeq	r0, r0, r0, asr #3
    95e0:	andeq	r9, r1, r2, lsl sp
    95e4:	strdeq	r9, [r1], -sl
    95e8:	andeq	r0, r0, ip, lsl #3
    95ec:	andeq	r9, r1, r4, asr #25
    95f0:	andeq	r9, r1, r8, lsr #25
    95f4:	andeq	r9, r1, lr, lsl #25
    95f8:	strdeq	r7, [r0], -ip
    95fc:	andeq	r7, r0, lr, ror #9
    9600:	andeq	r7, r0, r0, lsr r2
    9604:	andeq	r7, r0, r4, asr #9
    9608:	cfstr32mi	mvfx11, [ip, #-448]!	; 0xfffffe40
    960c:	stmdacs	r0, {r0, r2, r3, r4, r5, r6, sl, lr}
    9610:	stcvc	0, cr13, [r3, #260]	; 0x104
    9614:	ldmdblt	r3!, {r2, r9, sl, lr}
    9618:	andcs	r4, r1, r1, lsr #12
    961c:	mcr2	7, 7, pc, cr6, cr14, {7}	; <UNPREDICTABLE>
    9620:	blcs	28cb4 <funcstring@@Base+0x3454>
    9624:	stmiavs	r1!, {r3, r4, r5, r6, r7, ip, lr, pc}^
    9628:	bhi	fe891660 <funcstring@@Base+0xfe86be00>
    962c:	andne	pc, r2, #0, 22
    9630:	stccs	8, cr15, [r8], {82}	; 0x52
    9634:	cmneq	pc, r2, lsl r0	; <UNPREDICTABLE>
    9638:	strcs	pc, [r7], -r2, asr #7
    963c:	sbcslt	sp, r2, #12
    9640:	svclt	0x00082a7f
    9644:	andle	r4, r5, r1, lsr r6
    9648:	svclt	0x00022902
    964c:			; <UNDEFINED> instruction: 0xf0427de2
    9650:	strbvc	r0, [r2, #513]!	; 0x201
    9654:	streq	pc, [r0], r1, lsl #2
    9658:	ldreq	r7, [r2, r2, ror #27]
    965c:	blcs	be670 <funcstring@@Base+0x98e10>
    9660:			; <UNDEFINED> instruction: 0x4630d010
    9664:	bmi	5b8c2c <funcstring@@Base+0x5933cc>
    9668:	stmiapl	sl!, {r1, r2, r4, r8, r9, fp, lr}
    966c:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    9670:			; <UNDEFINED> instruction: 0xf7f96811
    9674:	ldmiblt	r0!, {r1, r8, fp, sp, lr, pc}^
    9678:	ldrbeq	r7, [fp, r3, ror #27]
    967c:	cfstrsvc	mvf13, [r3, #28]!
    9680:	mvnle	r2, r2, lsl #22
    9684:			; <UNDEFINED> instruction: 0xf7ff4620
    9688:	ldrtmi	pc, [r0], -pc, ror #17	; <UNPREDICTABLE>
    968c:	andcs	fp, r2, r0, ror sp
    9690:	stmda	lr!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9694:	blmi	343668 <funcstring@@Base+0x31de08>
    9698:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    969c:	vstrle	d2, [r5, #-0]
    96a0:	strmi	r2, [r8], -r0, lsl #2
    96a4:	mcr2	7, 5, pc, cr2, cr14, {7}	; <UNPREDICTABLE>
    96a8:	ldclle	8, cr2, [r9]
    96ac:	stmiapl	fp!, {r0, r1, r2, r8, r9, fp, lr}^
    96b0:			; <UNDEFINED> instruction: 0x4630681e
    96b4:			; <UNDEFINED> instruction: 0xf7ffbd70
    96b8:	svclt	0x0000f8c3
    96bc:	andeq	r9, r1, r4, lsl #14
    96c0:	andeq	r0, r0, r4, asr #4
    96c4:	andeq	r9, r1, ip, lsr #19
    96c8:	ldrdeq	r0, [r0], -r8
    96cc:	ldrdeq	r0, [r0], -r4
    96d0:	svcmi	0x00f0e92d
    96d4:			; <UNDEFINED> instruction: 0xf8dfb085
    96d8:			; <UNDEFINED> instruction: 0xf6468164
    96dc:	blmi	16201c0 <funcstring@@Base+0x15fa960>
    96e0:	bvs	ff706214 <funcstring@@Base+0xff6e09b4>
    96e4:	stmdavs	sl, {r3, r4, r5, r6, r7, sl, lr}
    96e8:			; <UNDEFINED> instruction: 0xf8df4956
    96ec:	ldrbtmi	fp, [r9], #-348	; 0xfffffea4
    96f0:			; <UNDEFINED> instruction: 0xf8589102
    96f4:	ldrbtmi	r0, [fp], #3
    96f8:	ldmdavc	r6, {r2, r4, r6, r8, r9, fp, lr}
    96fc:	movwls	r4, #5243	; 0x147b
    9700:	cdp2	0, 6, cr15, cr10, cr1, {0}
    9704:	bmi	14dbc54 <funcstring@@Base+0x14b63f4>
    9708:			; <UNDEFINED> instruction: 0xf8584b53
    970c:			; <UNDEFINED> instruction: 0xf8581001
    9710:			; <UNDEFINED> instruction: 0xf8dd2002
    9714:	stmdavs	sp, {r2, ip, pc}
    9718:			; <UNDEFINED> instruction: 0xf8586817
    971c:	stmdavs	r8!, {r0, r1, lr}
    9720:	andge	pc, ip, sp, asr #17
    9724:			; <UNDEFINED> instruction: 0xf7fe2101
    9728:	cdpcs	13, 6, cr15, cr6, cr11, {2}
    972c:	smlalbble	r4, ip, r2, r6
    9730:	ldrdcs	pc, [ip], -sl
    9734:	ldmvs	r0, {r0, r3, r4, r5, r9, sl, lr}
    9738:	blx	ff4c5752 <funcstring@@Base+0xff49fef2>
    973c:			; <UNDEFINED> instruction: 0x46504639
    9740:	stc2l	7, cr15, [r4, #1016]!	; 0x3f8
    9744:	andcc	r6, r1, #2228224	; 0x220000
    9748:			; <UNDEFINED> instruction: 0xf89a6022
    974c:	bcs	917ac <funcstring@@Base+0x6bf4c>
    9750:			; <UNDEFINED> instruction: 0xf8dad023
    9754:	cdpcs	0, 6, cr2, cr6, cr12, {0}
    9758:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    975c:	andsne	pc, r6, sl, lsl #17
    9760:	tstle	r8, r1, lsl r8
    9764:	tstls	r1, sp, lsr sl
    9768:	ldmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    976c:	stm	r4, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9770:	stmdacs	r0, {r0, r8, fp, ip, pc}
    9774:			; <UNDEFINED> instruction: 0x4608d15f
    9778:			; <UNDEFINED> instruction: 0xf7f92112
    977c:			; <UNDEFINED> instruction: 0xf8dae8b4
    9780:			; <UNDEFINED> instruction: 0xf8ba200c
    9784:			; <UNDEFINED> instruction: 0xf04f1014
    9788:	ldmdbvc	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, ip, sp}
    978c:	ldmdacs	pc!, {r2, r3, r9, ip, sp}^	; <UNPREDICTABLE>
    9790:			; <UNDEFINED> instruction: 0xf842bf08
    9794:	stmdbcc	r1, {r3, sl, fp, ip, sp}
    9798:	mcrcs	1, 3, sp, cr6, cr7, {7}
    979c:	andcs	fp, r0, #24, 30	; 0x60
    97a0:	stmdavs	r3!, {r0, r2, r3, r4, r5, ip, lr, pc}
    97a4:	eorvs	r3, r3, r1, lsl #22
    97a8:	blmi	b77c5c <funcstring@@Base+0xb523fc>
    97ac:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    97b0:	blcs	23824 <basebuf@@Base+0x2cc>
    97b4:	stmdavs	fp!, {r3, r4, r5, r8, ip, lr, pc}
    97b8:			; <UNDEFINED> instruction: 0xf855b11b
    97bc:	stmdacs	r0, {r2, r8, r9, sl, fp}
    97c0:			; <UNDEFINED> instruction: 0x4610d1b0
    97c4:	pop	{r0, r2, ip, sp, pc}
    97c8:	blls	ad790 <funcstring@@Base+0x87f30>
    97cc:	addsmi	r6, r0, #1703936	; 0x1a0000
    97d0:	ldrmi	sp, [r1], -pc, lsr #32
    97d4:	ldrmi	r6, [r2, #2450]	; 0x992
    97d8:			; <UNDEFINED> instruction: 0x3118d1fb
    97dc:			; <UNDEFINED> instruction: 0x46cc6992
    97e0:			; <UNDEFINED> instruction: 0xf8d9600a
    97e4:	stmdblt	r2!, {sp}
    97e8:			; <UNDEFINED> instruction: 0xf102e006
    97ec:	ldmibvs	r2, {r3, r4, sl, fp}
    97f0:	ldfvcd	f3, [r3, #72]	; 0x48
    97f4:	rscsle	r2, r8, r1, lsl #22
    97f8:	ldrdne	pc, [r8], -fp
    97fc:			; <UNDEFINED> instruction: 0xf8ca4638
    9800:	bl	fea91868 <funcstring@@Base+0xfea6c008>
    9804:	blls	ca010 <funcstring@@Base+0xa47b0>
    9808:	addsne	r4, r2, r6, lsl r9
    980c:	andge	pc, r0, ip, asr #17
    9810:	blx	da9fe <funcstring@@Base+0xb519e>
    9814:	andcc	pc, r1, #536870912	; 0x20000000
    9818:	blx	ff545832 <funcstring@@Base+0xff51ffd2>
    981c:	ldrbmi	lr, [r0], -r8, lsl #15
    9820:	mrc2	7, 7, pc, cr2, cr15, {7}
    9824:	ldr	r4, [ip, r2, lsl #12]!
    9828:			; <UNDEFINED> instruction: 0xf7fa9201
    982c:	bls	88a70 <funcstring@@Base+0x63210>
    9830:	stmdbls	r2, {r0, r6, r7, r8, r9, sl, sp, lr, pc}
    9834:			; <UNDEFINED> instruction: 0xf7ffe7d2
    9838:	svclt	0x0000f803
    983c:	andeq	r9, r1, ip, lsr #12
    9840:	andeq	r0, r0, r8, ror #5
    9844:	strdeq	r9, [r1], -lr
    9848:	strdeq	r9, [r1], -r6
    984c:	strdeq	r9, [r1], -r0
    9850:	andeq	r0, r0, r4, asr #3
    9854:	muleq	r0, ip, r2
    9858:	andeq	r0, r0, r4, lsr #4
    985c:			; <UNDEFINED> instruction: 0x000198b0
    9860:	andeq	r0, r0, r8, lsl #5
    9864:	andeq	r7, r0, ip, ror r2
    9868:	blmi	376d50 <funcstring@@Base+0x3514f0>
    986c:	ldrbtmi	r4, [fp], #-2573	; 0xfffff5f3
    9870:	stmdavs	r0!, {r2, r3, r4, r7, fp, ip, lr}
    9874:	bmi	337d5c <funcstring@@Base+0x3124fc>
    9878:	ldmdavs	r2, {r1, r3, r4, r5, r6, sl, lr}
    987c:	ldfvcd	f3, [r5, #72]	; 0x48
    9880:	andle	r2, r2, r1, lsl #26
    9884:	andcs	fp, r0, r8, lsr sp
    9888:	bmi	238d70 <funcstring@@Base+0x213510>
    988c:	ldmpl	fp, {r3, fp, lr}
    9890:	ldmdavs	r9, {r3, r4, r5, r6, sl, lr}
    9894:	blx	9458ae <funcstring@@Base+0x92004e>
    9898:	strtmi	r2, [r8], -r2, lsl #6
    989c:	ldclt	0, cr6, [r8, #-140]!	; 0xffffff74
    98a0:	andeq	r9, r1, r2, lsr #9
    98a4:	andeq	r0, r0, r4, ror r1
    98a8:	andeq	r9, r1, r4, ror r9
    98ac:	andeq	r0, r0, r4, ror #3
    98b0:	andeq	r7, r0, r4, lsl #4
    98b4:	blmi	fdc1b4 <funcstring@@Base+0xfb6954>
    98b8:	svcmi	0x00f0e92d
    98bc:	adclt	r4, r1, sl, ror r4
    98c0:	ldrsbthi	pc, [r4], #143	; 0x8f	; <UNPREDICTABLE>
    98c4:	stmdbeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}
    98c8:	ldrbtmi	r5, [r8], #2259	; 0x8d3
    98cc:			; <UNDEFINED> instruction: 0x46484d3b
    98d0:	tstls	pc, #1769472	; 0x1b0000
    98d4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    98d8:	blx	fe3c58e0 <funcstring@@Base+0xfe3a0080>
    98dc:			; <UNDEFINED> instruction: 0xf8df4b38
    98e0:	ldrbtmi	fp, [sp], #-228	; 0xffffff1c
    98e4:	ldrdge	pc, [r0], #143	; 0x8f	; <UNPREDICTABLE>
    98e8:			; <UNDEFINED> instruction: 0xf8583528
    98ec:	ldrbtmi	r3, [fp], #3
    98f0:			; <UNDEFINED> instruction: 0x466f44fa
    98f4:			; <UNDEFINED> instruction: 0x06926a5a
    98f8:	bvs	fe6b9650 <funcstring@@Base+0xfe693df0>
    98fc:	blmi	ce3f6c <funcstring@@Base+0xcbe70c>
    9900:	andcc	fp, r9, #84, 30	; 0x150
    9904:	andls	r3, r0, #1342177280	; 0x50000000
    9908:	andvs	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    990c:			; <UNDEFINED> instruction: 0xf10be003
    9910:	strmi	r0, [fp, #2820]!	; 0xb04
    9914:			; <UNDEFINED> instruction: 0x4631d034
    9918:			; <UNDEFINED> instruction: 0xf7fb4638
    991c:	cmnlt	r8, #41, 30	; 0xa4	; <UNPREDICTABLE>
    9920:	blcs	27934 <funcstring@@Base+0x20d4>
    9924:			; <UNDEFINED> instruction: 0x4603d0f3
    9928:	svcmi	0x0001f813
    992c:	mvnsle	r2, r0, lsl #24
    9930:	bge	11b13c <funcstring@@Base+0xf58dc>
    9934:			; <UNDEFINED> instruction: 0xf8032003
    9938:			; <UNDEFINED> instruction: 0xf7f94c01
    993c:	stmdacs	r0, {r2, r8, fp, sp, lr, pc}
    9940:			; <UNDEFINED> instruction: 0xf8cbbfb8
    9944:	blle	ff89994c <funcstring@@Base+0xff8740ec>
    9948:	ldrdcs	pc, [r8], -sl	; <UNPREDICTABLE>
    994c:	stmiblt	sl, {r3, r4, r8, r9, fp, ip, pc}
    9950:	ldrdcs	pc, [r0], -fp
    9954:	mulle	sp, sl, r2
    9958:			; <UNDEFINED> instruction: 0xf8584b1d
    995c:	ldmdavs	sl, {r0, r1, ip, sp}
    9960:	blmi	736570 <funcstring@@Base+0x710d10>
    9964:			; <UNDEFINED> instruction: 0xf858491c
    9968:			; <UNDEFINED> instruction: 0xf8580003
    996c:			; <UNDEFINED> instruction: 0xf0041001
    9970:	blls	64861c <funcstring@@Base+0x622dbc>
    9974:	andcc	pc, r0, fp, asr #17
    9978:	bleq	145dac <funcstring@@Base+0x12054c>
    997c:	bicle	r4, sl, fp, lsr #11
    9980:			; <UNDEFINED> instruction: 0x46484b16
    9984:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
    9988:			; <UNDEFINED> instruction: 0xf000629a
    998c:	bmi	5482f8 <funcstring@@Base+0x522a98>
    9990:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
    9994:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    9998:	subsmi	r9, sl, pc, lsl fp
    999c:	eorlt	sp, r1, r5, lsl #2
    99a0:	svchi	0x00f0e8bd
    99a4:	ldrbtmi	r4, [sl], #-2575	; 0xfffff5f1
    99a8:			; <UNDEFINED> instruction: 0xf7f8e7db
    99ac:	svclt	0x0000ef7e
    99b0:	andeq	r9, r1, r4, asr r4
    99b4:			; <UNDEFINED> instruction: 0x000001b0
    99b8:	andeq	r9, r1, r6, asr #8
    99bc:	andeq	r9, r1, r2, lsr #18
    99c0:	andeq	r0, r0, r0, lsr #5
    99c4:	andeq	r9, r1, r6, lsl r9
    99c8:	andeq	r9, r1, r4, lsl r9
    99cc:	andeq	r0, r0, r8, ror #5
    99d0:	ldrdeq	r0, [r0], -r4
    99d4:	andeq	r0, r0, ip, lsr #4
    99d8:	andeq	r0, r0, r4, lsl #3
    99dc:	andeq	r9, r1, lr, ror r8
    99e0:	andeq	r9, r1, lr, ror r3
    99e4:	andeq	r7, r0, r6, asr #2
    99e8:	ldrbtmi	r4, [sl], #-2562	; 0xfffff5fe
    99ec:	movwcc	r6, #6803	; 0x1a93
    99f0:			; <UNDEFINED> instruction: 0x47706293
    99f4:	andeq	r9, r1, sl, lsl r8
    99f8:	svcmi	0x00f0e92d
    99fc:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    9a00:	blhi	c4ebc <funcstring@@Base+0x9f65c>
    9a04:	streq	pc, [r1, -r0]
    9a08:	strbmi	r4, [r3], r6, asr #24
    9a0c:	ldrbtmi	r4, [ip], #-2886	; 0xfffff4ba
    9a10:	addlt	r4, r7, r6, asr #26
    9a14:	stmiapl	r3!, {r1, r2, r6, r8, fp, lr}^
    9a18:			; <UNDEFINED> instruction: 0xf080447d
    9a1c:	bmi	114aa28 <funcstring@@Base+0x11251c8>
    9a20:	movwls	r6, #22555	; 0x581b
    9a24:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    9a28:			; <UNDEFINED> instruction: 0xf8554b43
    9a2c:			; <UNDEFINED> instruction: 0xf004a001
    9a30:	tstls	r1, r1, lsl #2
    9a34:			; <UNDEFINED> instruction: 0xf855ac02
    9a38:	blmi	102da4c <funcstring@@Base+0x10081ec>
    9a3c:	ldrbtmi	r5, [fp], #-2222	; 0xfffff752
    9a40:	bcc	445268 <funcstring@@Base+0x41fa08>
    9a44:	ldmvc	r0!, {r2, r4, sp, lr, pc}^
    9a48:	svclt	0x00142800
    9a4c:	andcs	r4, r0, r8, lsr r6
    9a50:	cmple	r6, r0, lsl #16
    9a54:	blx	ff745a68 <funcstring@@Base+0xff720208>
    9a58:	andsle	r4, r7, r8, asr #10
    9a5c:	cmplt	r9, #1851392	; 0x1c4000
    9a60:			; <UNDEFINED> instruction: 0xf0004620
    9a64:	blmi	dc8220 <funcstring@@Base+0xda29c0>
    9a68:	ldmdavs	r3, {r1, r3, r5, r6, r7, fp, ip, lr}
    9a6c:	cmple	r2, r0, lsl #22
    9a70:			; <UNDEFINED> instruction: 0xf0004620
    9a74:			; <UNDEFINED> instruction: 0xf8daf9c1
    9a78:	blcs	15a80 <basesyntax@@Base+0x3f64>
    9a7c:	blmi	c7de10 <funcstring@@Base+0xc585b0>
    9a80:	stmiapl	fp!, {r3, r8, sp}^
    9a84:			; <UNDEFINED> instruction: 0xf7ff6818
    9a88:	ldrb	pc, [ip, r3, lsl #22]	; <UNPREDICTABLE>
    9a8c:			; <UNDEFINED> instruction: 0xf1b89b01
    9a90:	svclt	0x00c80f31
    9a94:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    9a98:			; <UNDEFINED> instruction: 0xf7ffbb7b
    9a9c:	stmdblt	r0, {r0, r2, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}^
    9aa0:	tstlt	r3, #11730944	; 0xb30000
    9aa4:	vnmls.f64	d4, d8, d23
    9aa8:	stmiapl	fp!, {r4, r9, fp}^
    9aac:			; <UNDEFINED> instruction: 0xf0046819
    9ab0:			; <UNDEFINED> instruction: 0xf108fa17
    9ab4:	ldrb	r0, [r3, r1, lsl #16]
    9ab8:	strmi	r4, [r8], r3, lsr #20
    9abc:			; <UNDEFINED> instruction: 0xf8559000
    9ac0:			; <UNDEFINED> instruction: 0xf8dcc002
    9ac4:			; <UNDEFINED> instruction: 0xf1a22000
    9ac8:	blx	fec8a2d8 <funcstring@@Base+0xfec64a78>
    9acc:	ldmdbeq	r2, {r1, r7, r9, ip, sp, lr, pc}^
    9ad0:	andcs	pc, r0, ip, asr #17
    9ad4:	ldc2	7, cr15, [sl], #-1000	; 0xfffffc18
    9ad8:	blcs	306e0 <funcstring@@Base+0xae80>
    9adc:	pkhbtmi	fp, r3, r8, lsl #30
    9ae0:			; <UNDEFINED> instruction: 0xf7ffe7be
    9ae4:	andcs	pc, r1, r7, ror #29
    9ae8:	ldmvc	r3!, {r2, r4, r5, r7, r8, r9, sl, sp, lr, pc}^
    9aec:	blmi	575fa0 <funcstring@@Base+0x550740>
    9af0:	stmiapl	fp!, {r1, r3, sp}^
    9af4:			; <UNDEFINED> instruction: 0xf0046819
    9af8:	bmi	548304 <funcstring@@Base+0x522aa4>
    9afc:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
    9b00:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    9b04:	subsmi	r9, sl, r5, lsl #22
    9b08:	ldrbmi	sp, [r8], -r9, lsl #2
    9b0c:	ldc	0, cr11, [sp], #28
    9b10:	pop	{r1, r8, r9, fp, pc}
    9b14:			; <UNDEFINED> instruction: 0xf0238ff0
    9b18:	andsvs	r0, r3, ip, lsl #6
    9b1c:			; <UNDEFINED> instruction: 0xf7f8e7ed
    9b20:	svclt	0x0000eec4
    9b24:	andeq	r9, r1, r2, lsl #6
    9b28:			; <UNDEFINED> instruction: 0x000001b0
    9b2c:	strdeq	r9, [r1], -r8
    9b30:	andeq	r0, r0, r0, lsr #4
    9b34:	andeq	r0, r0, r0, asr #3
    9b38:			; <UNDEFINED> instruction: 0x000001b8
    9b3c:	strheq	r7, [r0], -lr
    9b40:	andeq	r0, r0, r0, ror #3
    9b44:	andeq	r0, r0, r4, ror #3
    9b48:	andeq	r0, r0, r4, ror r1
    9b4c:	andeq	r9, r1, r2, lsl r2
    9b50:			; <UNDEFINED> instruction: 0xf002b508
    9b54:	tstcs	r3, fp, ror lr	; <UNPREDICTABLE>
    9b58:	blx	847b58 <funcstring@@Base+0x8222f8>
    9b5c:	blle	193b64 <funcstring@@Base+0x16e304>
    9b60:			; <UNDEFINED> instruction: 0xf7ff2000
    9b64:	pop	{r0, r3, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    9b68:			; <UNDEFINED> instruction: 0xf7fe4008
    9b6c:	vstrlt	s22, [r8, #-668]	; 0xfffffd64
    9b70:	tstcs	r1, r8, lsl #10
    9b74:	blx	4c7b74 <funcstring@@Base+0x4a2314>
    9b78:			; <UNDEFINED> instruction: 0xf7ff2000
    9b7c:	pop	{r0, r2, r3, r4, r5, r8, r9, sl, fp, ip, sp, lr, pc}
    9b80:			; <UNDEFINED> instruction: 0xf7fe4008
    9b84:	svclt	0x0000ba9b
    9b88:	blmi	bdc448 <funcstring@@Base+0xbb6be8>
    9b8c:	push	{r1, r3, r4, r5, r6, sl, lr}
    9b90:	strdlt	r4, [r0], r0	; <UNPREDICTABLE>
    9b94:	mcrmi	8, 1, r5, cr13, cr3, {6}
    9b98:	tstls	pc, #1769472	; 0x1b0000
    9b9c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    9ba0:	ldrbtmi	r4, [lr], #-2859	; 0xfffff4d5
    9ba4:			; <UNDEFINED> instruction: 0xf00158f0
    9ba8:	blmi	ac8c0c <funcstring@@Base+0xaa33ac>
    9bac:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    9bb0:	stccs	8, cr6, [r0], {28}
    9bb4:	blmi	a3dcb0 <funcstring@@Base+0xa18450>
    9bb8:	strtmi	r2, [r0], -pc, lsr #2
    9bbc:	stmdaeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}
    9bc0:	ldmpl	r3!, {r2, r8, r9, sl, fp, sp, pc}^
    9bc4:	movwcc	r6, #23451	; 0x5b9b
    9bc8:			; <UNDEFINED> instruction: 0xf7f89303
    9bcc:	bicslt	lr, r8, r6, lsr #30
    9bd0:	strtmi	r2, [r0], -r1, lsl #2
    9bd4:			; <UNDEFINED> instruction: 0xf9e2f7fe
    9bd8:	andcs	r4, r0, r0, lsr #22
    9bdc:			; <UNDEFINED> instruction: 0x601c58f3
    9be0:			; <UNDEFINED> instruction: 0xff0af7ff
    9be4:			; <UNDEFINED> instruction: 0xf7fe9001
    9be8:	stmdals	r1, {r0, r3, r5, r6, r9, fp, ip, sp, lr, pc}
    9bec:	blmi	59c464 <funcstring@@Base+0x576c04>
    9bf0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    9bf4:	blls	7e3c64 <funcstring@@Base+0x7be404>
    9bf8:	qsuble	r4, sl, r1
    9bfc:	pop	{r5, ip, sp, pc}
    9c00:			; <UNDEFINED> instruction: 0x462881f0
    9c04:			; <UNDEFINED> instruction: 0xf8d2f000
    9c08:	strbmi	r4, [r0], -r1, lsr #12
    9c0c:	ldc2	7, cr15, [r0, #1004]!	; 0x3ec
    9c10:	orrlt	r4, r0, r5, lsl #12
    9c14:			; <UNDEFINED> instruction: 0x4629463a
    9c18:			; <UNDEFINED> instruction: 0xf7f82003
    9c1c:	stmdacs	r0, {r2, r4, r7, r8, r9, sl, fp, sp, lr, pc}
    9c20:	blls	23e3e4 <funcstring@@Base+0x218b84>
    9c24:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    9c28:	svcmi	0x0000f5b3
    9c2c:	strtmi	sp, [ip], -r9, ror #3
    9c30:	strtmi	lr, [r0], -lr, asr #15
    9c34:	stmdami	fp, {r1, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    9c38:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
    9c3c:	blx	fec47c2c <funcstring@@Base+0xfec223cc>
    9c40:	mrc	7, 1, APSR_nzcv, cr2, cr8, {7}
    9c44:	andeq	r9, r1, r4, lsl #3
    9c48:			; <UNDEFINED> instruction: 0x000001b0
    9c4c:	andeq	r9, r1, lr, ror #2
    9c50:	andeq	r0, r0, r8, ror #5
    9c54:	andeq	r0, r0, r4, asr #3
    9c58:	andeq	r0, r0, r0, lsr #5
    9c5c:	andeq	r0, r0, r8, ror r2
    9c60:	andeq	r9, r1, r0, lsr #2
    9c64:	andeq	r6, r0, r6, lsl #30
    9c68:			; <UNDEFINED> instruction: 0x4605b570
    9c6c:			; <UNDEFINED> instruction: 0xf7ff460c
    9c70:	mcrmi	13, 0, pc, cr11, cr11, {7}	; <UNPREDICTABLE>
    9c74:	tstlt	r8, lr, ror r4
    9c78:	ldcllt	0, cr2, [r0, #-0]
    9c7c:	stcle	13, cr2, [fp, #-4]
    9c80:			; <UNDEFINED> instruction: 0xf0006860
    9c84:	bmi	209690 <funcstring@@Base+0x1e3e30>
    9c88:	ldmpl	r2!, {r0, r1, r2, r8, r9, fp, lr}
    9c8c:	ldmpl	r3!, {r4, sp, lr}^
    9c90:	bcs	23d00 <basebuf@@Base+0x7a8>
    9c94:	andsvs	fp, r8, r8, lsr #31
    9c98:			; <UNDEFINED> instruction: 0xf7fa2004
    9c9c:	svclt	0x0000fa3d
    9ca0:	muleq	r1, ip, r0
    9ca4:	ldrdeq	r0, [r0], -r4
    9ca8:	andeq	r0, r0, r8, lsl #4
    9cac:			; <UNDEFINED> instruction: 0xf7f8b508
    9cb0:	tstlt	r0, lr, ror #28
    9cb4:	stmdami	r2, {r3, r8, sl, fp, ip, sp, pc}
    9cb8:			; <UNDEFINED> instruction: 0xf7fa4478
    9cbc:	svclt	0x0000fa71
    9cc0:	muleq	r0, r8, lr
    9cc4:			; <UNDEFINED> instruction: 0xf7f8b508
    9cc8:	tstlt	r0, r8, lsl #28
    9ccc:	stmdami	r2, {r3, r8, sl, fp, ip, sp, pc}
    9cd0:			; <UNDEFINED> instruction: 0xf7fa4478
    9cd4:	svclt	0x0000fa65
    9cd8:	andeq	r6, r0, r0, lsl #29
    9cdc:			; <UNDEFINED> instruction: 0xf7f8b508
    9ce0:	ldrdlt	lr, [r0, -lr]
    9ce4:	stmdami	r2, {r3, r8, sl, fp, ip, sp, pc}
    9ce8:			; <UNDEFINED> instruction: 0xf7fa4478
    9cec:	svclt	0x0000fa59
    9cf0:	andeq	r6, r0, r8, ror #28
    9cf4:	mvnsmi	lr, sp, lsr #18
    9cf8:	cdpmi	0, 2, cr3, cr3, cr7, {0}
    9cfc:	streq	pc, [r7], #-32	; 0xffffffe0
    9d00:	ldrbtmi	r4, [lr], #-3362	; 0xfffff2de
    9d04:	ldmdavs	r3!, {r0, r2, r3, r4, r5, r6, sl, lr}
    9d08:	movwle	r4, #41635	; 0xa2a3
    9d0c:	blne	6dc194 <funcstring@@Base+0x6b6934>
    9d10:	ldrbtmi	r4, [r9], #-2592	; 0xfffff5e0
    9d14:	stmdavs	r8, {r1, r3, r4, r5, r6, sl, lr}^
    9d18:	strmi	r6, [r4], #-19	; 0xffffffed
    9d1c:	pop	{r2, r3, r6, sp, lr}
    9d20:	blmi	76a4e8 <funcstring@@Base+0x744c88>
    9d24:	svcvc	0x00fcf5b4
    9d28:	svclt	0x00384627
    9d2c:	ldrbvc	pc, [ip, pc, asr #8]!	; <UNPREDICTABLE>
    9d30:	andhi	pc, r3, r5, asr r8	; <UNPREDICTABLE>
    9d34:	ldrdcc	pc, [r0], -r8
    9d38:			; <UNDEFINED> instruction: 0xf8c83301
    9d3c:	ldcne	0, cr3, [r8, #-0]
    9d40:	mcr	7, 1, pc, cr4, cr8, {7}	; <UNPREDICTABLE>
    9d44:	blmi	5764ac <funcstring@@Base+0x550c4c>
    9d48:	ldrbtmi	r6, [fp], #-55	; 0xffffffc9
    9d4c:	andsvs	r6, r8, sl, lsl r8
    9d50:	blcs	147e58 <funcstring@@Base+0x1225f8>
    9d54:	stmib	r3, {r0, r1, r2, sl, lr}^
    9d58:			; <UNDEFINED> instruction: 0xf8d80701
    9d5c:	blcc	55d64 <funcstring@@Base+0x30504>
    9d60:	andcc	pc, r0, r8, asr #17
    9d64:	blmi	3b8258 <funcstring@@Base+0x3929f8>
    9d68:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    9d6c:			; <UNDEFINED> instruction: 0xf7fab11b
    9d70:	ldmdavs	r3!, {r0, r2, r3, r5, r6, r7, r8, fp, ip, sp, lr, pc}
    9d74:	blmi	303ca4 <funcstring@@Base+0x2de444>
    9d78:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    9d7c:	stmdami	sl, {r1, r2, r6, r7, r8, r9, sl, sp, lr, pc}
    9d80:			; <UNDEFINED> instruction: 0xf7fa4478
    9d84:	svclt	0x0000fa0d
    9d88:	andeq	r9, r1, sl, lsl r3
    9d8c:	andeq	r9, r1, ip
    9d90:	andeq	r9, r1, lr, lsl #6
    9d94:	andeq	r9, r1, r8, lsl #6
    9d98:	andeq	r0, r0, r4, lsr #4
    9d9c:	ldrdeq	r9, [r1], -r6
    9da0:	andeq	r0, r0, r8, lsl #5
    9da4:	andeq	r9, r1, r4, lsr #5
    9da8:	ldrdeq	r6, [r0], -r0
    9dac:	bmi	1dc1cc <funcstring@@Base+0x1b696c>
    9db0:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    9db4:	ldrlt	r6, [r0], #-2123	; 0xfffff7b5
    9db8:	ldmdavs	r4, {r0, r1, r3, r4, r9, fp, ip}
    9dbc:	strtmi	r6, [r3], #-72	; 0xffffffb8
    9dc0:	blmi	147f3c <funcstring@@Base+0x1226dc>
    9dc4:			; <UNDEFINED> instruction: 0x47706013
    9dc8:	andeq	r9, r1, r0, ror r2
    9dcc:	andeq	r9, r1, sl, ror #4
    9dd0:			; <UNDEFINED> instruction: 0x4603b430
    9dd4:	strmi	r4, [r8], -r6, lsl #20
    9dd8:	ldrbtmi	r4, [sl], #-3078	; 0xfffff3fa
    9ddc:	ldmdavs	r5, {r2, r3, r4, r5, r6, sl, lr}
    9de0:	stmdavs	r2!, {r0, r4, r6, fp, sp, lr}
    9de4:	smlabtpl	r0, r3, r9, lr
    9de8:	ldclt	0, cr6, [r0], #-616	; 0xfffffd98
    9dec:	svclt	0x0082f7ff
    9df0:	andeq	r9, r1, r6, asr #4
    9df4:	andeq	r9, r1, r0, asr #4
    9df8:	blmi	39c634 <funcstring@@Base+0x376dd4>
    9dfc:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
    9e00:	cfstrsmi	mvf11, [sp], {48}	; 0x30
    9e04:	ldmib	r3, {r0, r2, r4, fp, sp, lr}^
    9e08:	ldrbtmi	r2, [ip], #-256	; 0xffffff00
    9e0c:	addvs	r4, r5, fp, lsl #22
    9e10:	stmib	r0, {r0, r2, r4, r8, sl, fp, ip}^
    9e14:	stmiapl	r0!, {r8, sp}^
    9e18:	blne	121b62c <funcstring@@Base+0x11f5dcc>
    9e1c:			; <UNDEFINED> instruction: 0xf080fab0
    9e20:	lfmlt	f4, 4, [r0], #-616	; 0xfffffd98
    9e24:	subsne	lr, r0, pc, asr #20
    9e28:	andcs	fp, r0, r8, lsl #30
    9e2c:	svclt	0x0062f7ff
    9e30:	andeq	r9, r1, r0, lsr #4
    9e34:	andeq	r9, r1, r2, lsr #4
    9e38:	andeq	r8, r1, r6, lsl #30
    9e3c:	andeq	r0, r0, ip, asr #3
    9e40:			; <UNDEFINED> instruction: 0x4605b5f8
    9e44:	blmi	59daa0 <funcstring@@Base+0x578240>
    9e48:	ldmpl	lr!, {r0, r1, r2, r3, r4, r5, r6, sl, lr}^
    9e4c:	movwcc	r6, #6195	; 0x1833
    9e50:	ldcmi	0, cr6, [r4], {51}	; 0x33
    9e54:	ldrbtmi	r6, [ip], #-2051	; 0xfffff7fd
    9e58:	addsmi	r6, r8, #32, 16	; 0x200000
    9e5c:	stmdavs	r3, {r0, r1, r2, ip, lr, pc}
    9e60:			; <UNDEFINED> instruction: 0xf7f86023
    9e64:	stmdavs	r0!, {r1, r2, r3, r4, r6, r7, sl, fp, sp, lr, pc}
    9e68:	addmi	r6, r3, #2818048	; 0x2b0000
    9e6c:	blmi	3be650 <funcstring@@Base+0x398df0>
    9e70:	ldmib	r5, {r1, r2, r3, r9, fp, lr}^
    9e74:	ldrbtmi	r1, [fp], #-1
    9e78:	stmdane	ip, {r1, r3, r4, r5, r6, sl, lr}
    9e7c:	stmib	r2, {r3, r4, sp, lr}^
    9e80:	ldmdavs	r3!, {r0, sl, ip}
    9e84:	eorsvs	r3, r3, r1, lsl #22
    9e88:	blmi	2782fc <funcstring@@Base+0x252a9c>
    9e8c:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    9e90:			; <UNDEFINED> instruction: 0xbdf8b903
    9e94:	ldrhtmi	lr, [r8], #141	; 0x8d
    9e98:	ldmdblt	r8, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9e9c:	andeq	r8, r1, r8, asr #29
    9ea0:	andeq	r0, r0, r4, lsr #4
    9ea4:	andeq	r9, r1, sl, asr #3
    9ea8:	andeq	r9, r1, r6, lsr #3
    9eac:	andeq	r9, r1, r8, lsr #3
    9eb0:	andeq	r0, r0, r8, lsl #5
    9eb4:	push	{r0, r3, r5, r8, r9, fp, lr}
    9eb8:	ldrbtmi	r4, [fp], #-496	; 0xfffffe10
    9ebc:	ldmdavs	sp, {r3, r5, r8, r9, sl, fp, lr}
    9ec0:	bl	fed5b0c4 <funcstring@@Base+0xfed35864>
    9ec4:	stmdale	r4, {r0, r2, r6, r8, r9, sl, fp}^
    9ec8:	rsbeq	r4, ip, r6, lsr #28
    9ecc:			; <UNDEFINED> instruction: 0x2c7f4a26
    9ed0:	svclt	0x0098447e
    9ed4:	ldmib	r6, {r7, sl, ip, sp}^
    9ed8:	ldmpl	r9!, {fp, ip, sp}
    9edc:	bne	16d134c <funcstring@@Base+0x16abaec>
    9ee0:	movwcs	fp, #7960	; 0x1f18
    9ee4:	svclt	0x00184590
    9ee8:	ldmdblt	r3!, {r8, r9, sp}^
    9eec:			; <UNDEFINED> instruction: 0xf7ff4620
    9ef0:	strtmi	pc, [sl], -r1, lsl #30
    9ef4:			; <UNDEFINED> instruction: 0xf7f84641
    9ef8:	bmi	7451b8 <funcstring@@Base+0x71f958>
    9efc:	ldmdavs	r3, {r1, r3, r4, r5, r6, sl, lr}
    9f00:	andsvs	r4, r4, ip, lsl r4
    9f04:	pop	{r4, r5, r6, sp, lr}
    9f08:	blmi	66a6d0 <funcstring@@Base+0x644e70>
    9f0c:	stmdavs	fp!, {r0, r2, r3, r4, r5, r6, r7, fp, ip, lr}
    9f10:	eorvs	r3, fp, r1, lsl #6
    9f14:	stcne	8, cr6, [r1, #-192]!	; 0xffffff40
    9f18:	ldrdhi	pc, [r0], -r0
    9f1c:	ldcl	7, cr15, [ip], {248}	; 0xf8
    9f20:	blmi	536608 <funcstring@@Base+0x510da8>
    9f24:			; <UNDEFINED> instruction: 0xf8c01d02
    9f28:	ldmdbne	r1, {pc}
    9f2c:	eorsvs	r4, r0, fp, ror r4
    9f30:	smlabtcs	r1, r6, r9, lr
    9f34:	stmdavs	fp!, {r2, r3, r4, sp, lr}
    9f38:	eorvs	r3, fp, r1, lsl #22
    9f3c:	mvnle	r2, r0, lsl #22
    9f40:	ldmpl	fp!, {r0, r2, r3, r8, r9, fp, lr}^
    9f44:	blcs	23fb8 <basebuf@@Base+0xa60>
    9f48:	pop	{r0, r2, r3, r4, r6, r7, ip, lr, pc}
    9f4c:			; <UNDEFINED> instruction: 0xf7fa41f0
    9f50:	stmdami	sl, {r0, r2, r3, r4, r5, r6, r7, fp, ip, sp, pc}
    9f54:			; <UNDEFINED> instruction: 0xf7fa4478
    9f58:	svclt	0x0000f923
    9f5c:	andeq	r9, r1, r2, ror #2
    9f60:	andeq	r8, r1, r0, asr lr
    9f64:	andeq	r9, r1, r0, asr r1
    9f68:	andeq	r0, r0, ip, asr #3
    9f6c:	andeq	r9, r1, r0, lsr #2
    9f70:	andeq	r0, r0, r4, lsr #4
    9f74:	strdeq	r9, [r1], -r0
    9f78:	andeq	r0, r0, r8, lsl #5
    9f7c:	strdeq	r6, [r0], -ip
    9f80:	ldrlt	r4, [r0, #-2821]	; 0xfffff4fb
    9f84:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
    9f88:			; <UNDEFINED> instruction: 0xff94f7ff
    9f8c:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
    9f90:	strtmi	r6, [r0], #-2136	; 0xfffff7a8
    9f94:	svclt	0x0000bd10
    9f98:	muleq	r1, r8, r0
    9f9c:	muleq	r1, r2, r0
    9fa0:	ldrblt	r4, [r0, #-2828]!	; 0xfffff4f4
    9fa4:	mcrmi	4, 0, r4, cr12, cr11, {3}
    9fa8:	ldrbtmi	r6, [lr], #-2140	; 0xfffff7a4
    9fac:	ldmdavs	r3!, {r2, r3, r8, r9, fp, ip}
    9fb0:	addsmi	r1, r8, #27648	; 0x6c00
    9fb4:	strmi	sp, [r5], -fp, lsl #18
    9fb8:			; <UNDEFINED> instruction: 0xff7cf7ff
    9fbc:	blne	6e4090 <funcstring@@Base+0x6be830>
    9fc0:	mvnsle	r4, #-1342177270	; 0xb000000a
    9fc4:	ldrbtmi	r4, [fp], #-2821	; 0xfffff4fb
    9fc8:	strtmi	r6, [r0], #-2136	; 0xfffff7a8
    9fcc:			; <UNDEFINED> instruction: 0x4608bd70
    9fd0:	svclt	0x0000bd70
    9fd4:	andeq	r9, r1, ip, ror r0
    9fd8:	andeq	r9, r1, r2, ror r0
    9fdc:	andeq	r9, r1, sl, asr r0
    9fe0:			; <UNDEFINED> instruction: 0x4613b5f0
    9fe4:	addlt	r4, r3, pc, lsl #24
    9fe8:	strmi	r4, [r7], -pc, lsl #28
    9fec:	tstls	r1, ip, ror r4
    9ff0:	stmdavs	r5!, {r1, r2, r3, r4, r5, r6, sl, lr}^
    9ff4:	ldmdavs	r2!, {r2, r3, r9, sl, lr}
    9ff8:	blne	1490d74 <funcstring@@Base+0x146b514>
    9ffc:	stmdble	r9, {r0, r4, r7, r9, lr}
    a000:			; <UNDEFINED> instruction: 0xff58f7ff
    a004:	blne	16e40d8 <funcstring@@Base+0x16be878>
    a008:	ldmle	r9!, {r2, r3, r4, r7, r9, lr}^
    a00c:	ldrbtmi	r4, [fp], #-2823	; 0xfffff4f9
    a010:	strtmi	r6, [fp], #-2139	; 0xfffff7a5
    a014:	ldrtmi	r4, [r9], -r2, lsr #12
    a018:	andlt	r4, r3, r8, lsl r6
    a01c:	ldrhtmi	lr, [r0], #141	; 0x8d
    a020:	stcllt	7, cr15, [lr], {248}	; 0xf8
    a024:	andeq	r9, r1, r4, lsr r0
    a028:	andeq	r9, r1, ip, lsr #32
    a02c:	andeq	r9, r1, r2, lsl r0
    a030:	addlt	fp, r2, r0, lsl r5
    a034:	tstls	r1, r4, lsl #12
    a038:	stcl	7, cr15, [r8], #992	; 0x3e0
    a03c:	strmi	r9, [r1], -r1, lsl #20
    a040:	andlt	r4, r2, r0, lsr #12
    a044:			; <UNDEFINED> instruction: 0x4010e8bd
    a048:	svclt	0x00caf7ff
    a04c:	ldrblt	r0, [r0, #-1984]!	; 0xfffff840
    a050:	strmi	lr, [r2, #-2513]	; 0xfffff62f
    a054:	ldmib	r1, {r3, r6, r8, r9, sl, fp, ip, sp, pc}^
    a058:	cfstr64ne	mvdx4, [fp], #-0
    a05c:			; <UNDEFINED> instruction: 0xf1b4bf08
    a060:	strdle	r3, [sp], -pc	; <UNPREDICTABLE>
    a064:			; <UNDEFINED> instruction: 0x46206812
    a068:	ldrbne	r4, [r3, r9, lsr #12]
    a06c:			; <UNDEFINED> instruction: 0xf954f006
    a070:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    a074:	stmdami	r5, {r1, r9, sl, lr}
    a078:	ldrbtmi	r4, [r8], #-1547	; 0xfffff9f5
    a07c:	svclt	0x00c8f003
    a080:	pop	{r0, r1, fp, lr}
    a084:	ldrbtmi	r4, [r8], #-112	; 0xffffff90
    a088:	svclt	0x00c2f003
    a08c:	strdeq	r6, [r0], -r2
    a090:	ldrdeq	r6, [r0], -sl
    a094:	blmi	fe09caa0 <funcstring@@Base+0xfe077240>
    a098:	svcmi	0x00f0e92d
    a09c:	addlt	r4, fp, sl, ror r4
    a0a0:	stcmi	14, cr4, [r1, #512]	; 0x200
    a0a4:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    a0a8:	smlabteq	r1, sp, r9, lr
    a0ac:	ldmpl	r3, {r0, r1, r2, r6, r9, sl, lr}^
    a0b0:	ldrbtmi	r4, [sp], #-1150	; 0xfffffb82
    a0b4:	movwls	r6, #38939	; 0x981b
    a0b8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    a0bc:			; <UNDEFINED> instruction: 0xf0014628
    a0c0:	strmi	pc, [r4], -fp, lsl #19
    a0c4:	ldfcsp	f3, [r0], #-416	; 0xfffffe60
    a0c8:	smladcs	r1, r8, pc, fp	; <UNPREDICTABLE>
    a0cc:	blmi	1dfe8ac <funcstring@@Base+0x1dd904c>
    a0d0:	ldmpl	r3!, {r3, r5, r9, sl, lr}^
    a0d4:	ldrdhi	pc, [r0], -r3
    a0d8:			; <UNDEFINED> instruction: 0xf97ef001
    a0dc:	stmdacs	r0, {r2, r9, sl, lr}
    a0e0:			; <UNDEFINED> instruction: 0xf1b8d1f1
    a0e4:	andle	r0, r4, r0, lsl #30
    a0e8:	ldc	7, cr15, [r2, #-992]!	; 0xfffffc20
    a0ec:			; <UNDEFINED> instruction: 0xf0402800
    a0f0:	blmi	1bea3b8 <funcstring@@Base+0x1bc4b58>
    a0f4:	ldmdavs	sp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    a0f8:	blcs	241ac <basebuf@@Base+0xc54>
    a0fc:	sbchi	pc, r9, r0
    a100:			; <UNDEFINED> instruction: 0xf0874a6c
    a104:	movwls	r0, #13057	; 0x3301
    a108:	ldmdbeq	fp, {r0, r2, r3, r8, ip, sp, lr, pc}
    a10c:			; <UNDEFINED> instruction: 0xf8564b6a
    a110:			; <UNDEFINED> instruction: 0xf8568002
    a114:			; <UNDEFINED> instruction: 0xf8d8a003
    a118:	strls	fp, [r4], #-0
    a11c:	bl	feadbaa0 <funcstring@@Base+0xfeab6240>
    a120:	cdpne	7, 7, cr0, cr12, cr7, {0}
    a124:	strbmi	r2, [r9], -r1, lsl #4
    a128:			; <UNDEFINED> instruction: 0xf7f82000
    a12c:	cmnlt	r0, r4, asr fp
    a130:	subsle	r2, fp, r1, lsl #16
    a134:	ldmpl	r3!, {r0, r5, r6, r8, r9, fp, lr}^
    a138:	ldmdavs	fp, {r0, r1, r3, r4, fp, sp, lr}
    a13c:	tstle	r4, r4, lsl #22
    a140:	ldmpl	r3!, {r0, r1, r2, r3, r4, r6, r8, r9, fp, lr}^
    a144:	blcs	241b8 <basebuf@@Base+0xc60>
    a148:	strcs	sp, [r1], #-236	; 0xffffff14
    a14c:	ldrdne	pc, [r0], -r8
    a150:	ldrtmi	r2, [r8], -r0, lsl #4
    a154:	smlatbeq	r1, fp, fp, lr
    a158:	blx	ffd48152 <funcstring@@Base+0xffd228f2>
    a15c:	ldrdcs	pc, [r0], -sl
    a160:	svclt	0x001c455a
    a164:			; <UNDEFINED> instruction: 0xf88b2200
    a168:	rsbsle	r2, r9, r0
    a16c:			; <UNDEFINED> instruction: 0xf8d89b02
    a170:	bne	ffa4a178 <funcstring@@Base+0xffa24918>
    a174:	movweq	pc, #4363	; 0x110b	; <UNPREDICTABLE>
    a178:	blls	509e0 <funcstring@@Base+0x2b180>
    a17c:			; <UNDEFINED> instruction: 0x01a1eba3
    a180:			; <UNDEFINED> instruction: 0xf7ff9101
    a184:	bge	209868 <funcstring@@Base+0x1e4008>
    a188:	andls	r9, r8, #16384	; 0x4000
    a18c:	ldc2	7, cr15, [r8], {252}	; 0xfc
    a190:	andcs	r9, r0, #8, 22	; 0x2000
    a194:			; <UNDEFINED> instruction: 0xf7fc601a
    a198:	svcls	0x0007fce3
    a19c:	ldmdavs	r8!, {r2, r3, sp, lr, pc}^
    a1a0:			; <UNDEFINED> instruction: 0xf7fc2100
    a1a4:	stmdavs	r8!, {r0, r1, r2, r3, r8, sl, fp, ip, sp, lr, pc}
    a1a8:	andcs	r6, r0, #7929856	; 0x790000
    a1ac:			; <UNDEFINED> instruction: 0xf872f005
    a1b0:	svccc	0x0004f855
    a1b4:	cmnlt	fp, pc, lsr r8
    a1b8:	svccs	0x000046a8
    a1bc:	blmi	107e980 <funcstring@@Base+0x1059120>
    a1c0:	ldmpl	r5!, {r3, r5, fp, sp, lr}^
    a1c4:	strtmi	r2, [r9], -r0, lsl #4
    a1c8:			; <UNDEFINED> instruction: 0xf864f005
    a1cc:	svceq	0x0004f858
    a1d0:	mvnsle	r2, r0, lsl #16
    a1d4:	blmi	c9cacc <funcstring@@Base+0xc7726c>
    a1d8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    a1dc:	blls	26424c <funcstring@@Base+0x23e9ec>
    a1e0:	cmple	r4, sl, asr r0
    a1e4:	andlt	r4, fp, r0, lsr #12
    a1e8:	svchi	0x00f0e8bd
    a1ec:	mulsne	fp, sp, r8
    a1f0:	addsle	r2, r7, r0, lsl #18
    a1f4:	blle	85acec <funcstring@@Base+0x83548c>
    a1f8:	andsle	r2, r7, sl, lsl #18
    a1fc:	ldrdcc	pc, [r0], -sl
    a200:	movweq	lr, #48035	; 0xbba3
    a204:	ldmdble	r5!, {r0, r8, r9, fp, sp}
    a208:	tstls	r5, r0, lsr fp
    a20c:			; <UNDEFINED> instruction: 0xf7f858f0
    a210:	stmdbls	r5, {r2, sl, fp, sp, lr, pc}
    a214:	movweq	pc, #4363	; 0x110b	; <UNPREDICTABLE>
    a218:	addcs	fp, r1, #64, 6
    a21c:	blcs	c8250 <funcstring@@Base+0xa29f0>
    a220:	mulsne	fp, sp, r8
    a224:			; <UNDEFINED> instruction: 0x701942bc
    a228:	svcge	0x007cf6ff
    a22c:			; <UNDEFINED> instruction: 0x46214638
    a230:			; <UNDEFINED> instruction: 0xf7fc2200
    a234:			; <UNDEFINED> instruction: 0xf8d8fb87
    a238:	ldrb	r7, [r0, -r0]!
    a23c:	ldmdbcs	ip, {r0, r1, r8, r9, fp, ip, pc}^
    a240:	movwcs	fp, #3860	; 0xf14
    a244:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
    a248:	stmdbcs	sl, {r0, r1, r5, r6, r7, r8, fp, ip, sp, pc}
    a24c:	stflsd	f5, [r4], {214}	; 0xd6
    a250:	blmi	804048 <funcstring@@Base+0x7de7e8>
    a254:	ldmpl	r3!, {r6, r9, sl, lr}^
    a258:			; <UNDEFINED> instruction: 0xf0036819
    a25c:	strb	pc, [r8, -r1, asr #28]	; <UNPREDICTABLE>
    a260:	mcr2	7, 4, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
    a264:	strmi	r2, [r3], r0, lsl #4
    a268:	ldrb	r7, [pc, -r2]!
    a26c:			; <UNDEFINED> instruction: 0x465b461a
    a270:	bfi	r4, r3, #13, #11
    a274:	andcs	r4, r2, r9, asr r6
    a278:	mrc2	7, 4, pc, cr2, cr15, {7}
    a27c:	mulsne	fp, sp, r8
    a280:	strb	r4, [r1, r3, lsl #13]
    a284:	ldrdmi	pc, [r0], -r8
    a288:	streq	lr, [r4], #-2987	; 0xfffff455
    a28c:			; <UNDEFINED> instruction: 0xf7f8e74a
    a290:	ldmdami	r0, {r2, r3, r8, r9, fp, sp, lr, pc}
    a294:			; <UNDEFINED> instruction: 0xf7f94478
    a298:	svclt	0x0000ff83
    a29c:	andeq	r8, r1, r4, ror ip
    a2a0:			; <UNDEFINED> instruction: 0x000001b0
    a2a4:	andeq	r8, r1, r0, ror #24
    a2a8:	andeq	r6, r0, r2, asr #21
    a2ac:	andeq	r0, r0, ip, lsr #5
    a2b0:	andeq	r0, r0, r4, asr #3
    a2b4:	andeq	r0, r0, ip, lsl #3
    a2b8:	strdeq	r0, [r0], -ip
    a2bc:	muleq	r0, r0, r1
    a2c0:	andeq	r0, r0, ip, ror r1
    a2c4:	andeq	r0, r0, r8, ror #5
    a2c8:	andeq	r8, r1, r8, lsr fp
    a2cc:	muleq	r0, r8, r1
    a2d0:	andeq	r0, r0, r4, ror #3
    a2d4:	andeq	r6, r0, r4, ror #17
    a2d8:	svcmi	0x00f0e92d
    a2dc:	stc	7, cr2, [sp, #-0]
    a2e0:	bmi	ff82cef0 <funcstring@@Base+0xff807690>
    a2e4:	ldrbtmi	r4, [sl], #-3040	; 0xfffff420
    a2e8:	stclmi	14, cr4, [r1, #896]!	; 0x380
    a2ec:	ldmpl	r3, {r0, r2, r3, r7, ip, sp, pc}^
    a2f0:	ldrbtmi	r4, [sp], #-1150	; 0xfffffb82
    a2f4:	movwls	r6, #47131	; 0xb81b
    a2f8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    a2fc:	strcs	lr, [r1, -r0]
    a300:			; <UNDEFINED> instruction: 0xf0014628
    a304:	strmi	pc, [r4], -r9, ror #16
    a308:	stmdacs	r0, {ip, pc}
    a30c:	blmi	ff67eaf0 <funcstring@@Base+0xff659290>
    a310:	stmdavs	fp!, {r0, r2, r4, r5, r6, r7, fp, ip, lr}
    a314:	eorvs	r3, fp, r1, lsl #6
    a318:	stc	7, cr15, [lr], {248}	; 0xf8
    a31c:	andls	r4, r0, r0, lsl #13
    a320:	stc	7, cr15, [sl], {248}	; 0xf8
    a324:	blcc	643d8 <funcstring@@Base+0x3eb78>
    a328:	stmdblt	fp!, {r0, r1, r3, r5, sp, lr}
    a32c:	ldmpl	r3!, {r1, r4, r6, r7, r8, r9, fp, lr}^
    a330:	blcs	243a4 <basebuf@@Base+0xe4c>
    a334:	orrhi	pc, r2, r0, asr #32
    a338:	ldmpl	r3!, {r4, r6, r7, r8, r9, fp, lr}^
    a33c:	ldmdavs	fp, {r0, r1, r3, r4, fp, sp, lr}
    a340:	blcs	2ef5c <funcstring@@Base+0x96fc>
    a344:	mrshi	pc, (UNDEF: 72)	; <UNPREDICTABLE>
    a348:	bl	1248330 <funcstring@@Base+0x1222ad0>
    a34c:			; <UNDEFINED> instruction: 0xf8919905
    a350:	stmdavs	r2, {ip, sp, pc}
    a354:	andspl	pc, fp, r2, lsr r8	; <UNPREDICTABLE>
    a358:	strvs	pc, [r0, #-1045]	; 0xfffffbeb
    a35c:	sbcshi	pc, r7, r0, asr #32
    a360:	movweq	lr, #35439	; 0x8a6f
    a364:			; <UNDEFINED> instruction: 0xf1bb9303
    a368:			; <UNDEFINED> instruction: 0xf0000f00
    a36c:			; <UNDEFINED> instruction: 0x119a8097
    a370:	andls	r9, r1, #0, 6
    a374:			; <UNDEFINED> instruction: 0xf00310da
    a378:	movwls	r0, #17225	; 0x4349
    a37c:	strtmi	r4, [r8], r0, asr #23
    a380:			; <UNDEFINED> instruction: 0xf8df4ec0
    a384:	ldrbtmi	sl, [fp], #-772	; 0xfffffcfc
    a388:	ldrbtmi	r4, [lr], #-4032	; 0xfffff040
    a38c:	ldrbtmi	r9, [sl], #3077	; 0xc05
    a390:	bcc	445bb8 <funcstring@@Base+0x420358>
    a394:	andls	r4, r2, #2130706432	; 0x7f000000
    a398:			; <UNDEFINED> instruction: 0x46304659
    a39c:	bl	f48384 <funcstring@@Base+0xf22b24>
    a3a0:	bicslt	r4, r0, r9, asr r6
    a3a4:	bleq	1886a58 <funcstring@@Base+0x18611f8>
    a3a8:			; <UNDEFINED> instruction: 0xf1bb3401
    a3ac:	stmdale	lr, {r2, r4, r8, r9, sl, fp}
    a3b0:			; <UNDEFINED> instruction: 0xf00be8df
    a3b4:	stceq	13, cr0, [sp, #-340]	; 0xfffffeac
    a3b8:	stceq	13, cr0, [fp, #-52]	; 0xffffffcc
    a3bc:	stceq	13, cr0, [sp, #-52]	; 0xffffffcc
    a3c0:	stcleq	13, cr0, [sp, #-52]	; 0xffffffcc
    a3c4:	stceq	13, cr0, [sp, #-52]	; 0xffffffcc
    a3c8:			; <UNDEFINED> instruction: 0xf0480045
    a3cc:			; <UNDEFINED> instruction: 0xf8940808
    a3d0:			; <UNDEFINED> instruction: 0xf1bbb000
    a3d4:	bicsle	r0, pc, r0, lsl #30
    a3d8:			; <UNDEFINED> instruction: 0xf1b84659
    a3dc:	ldrbmi	r0, [r0], -r0, lsl #30
    a3e0:			; <UNDEFINED> instruction: 0xf04fbf08
    a3e4:			; <UNDEFINED> instruction: 0xf7f80849
    a3e8:	stmdacs	r0, {r3, r4, r8, r9, fp, sp, lr, pc}
    a3ec:	msrhi	CPSR_fc, r0
    a3f0:			; <UNDEFINED> instruction: 0xf1047865
    a3f4:	strtmi	r0, [r9], -r1, lsl #18
    a3f8:	suble	r2, r2, r0, lsl #26
    a3fc:	strtmi	r2, [r9], -r0, lsl #8
    a400:			; <UNDEFINED> instruction: 0xf7f84638
    a404:	strtmi	lr, [fp], -sl, lsl #22
    a408:			; <UNDEFINED> instruction: 0xf0002800
    a40c:	ldclcc	0, cr8, [r8, #-572]	; 0xfffffdc4
    a410:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    a414:	stmdale	ip!, {r5, r8, sl, fp, sp}
    a418:			; <UNDEFINED> instruction: 0xf005e8df
    a41c:	blcs	ad516c <funcstring@@Base+0xaaf90c>
    a420:	blcs	ad50d4 <funcstring@@Base+0xaaf874>
    a424:	blcs	ad50d8 <funcstring@@Base+0xaaf878>
    a428:			; <UNDEFINED> instruction: 0x712b2b2b
    a42c:	blcs	ad50e0 <funcstring@@Base+0xaaf880>
    a430:	bvs	ad50e4 <funcstring@@Base+0xaaf884>
    a434:	blcs	a550e8 <funcstring@@Base+0xa2f888>
    a438:	stcpl	3, cr6, [fp], #-172	; 0xffffff54
    a43c:			; <UNDEFINED> instruction: 0xf8940055
    a440:			; <UNDEFINED> instruction: 0xf048b000
    a444:			; <UNDEFINED> instruction: 0xf1bb0840
    a448:			; <UNDEFINED> instruction: 0xd1a50f00
    a44c:			; <UNDEFINED> instruction: 0xf894e7c4
    a450:			; <UNDEFINED> instruction: 0xf048b000
    a454:			; <UNDEFINED> instruction: 0xf1bb0801
    a458:	orrsle	r0, sp, r0, lsl #30
    a45c:			; <UNDEFINED> instruction: 0xf894e7bc
    a460:			; <UNDEFINED> instruction: 0xf04fb000
    a464:			; <UNDEFINED> instruction: 0xf1bb0849
    a468:	orrsle	r0, r5, r0, lsl #30
    a46c:			; <UNDEFINED> instruction: 0xf044e7b4
    a470:			; <UNDEFINED> instruction: 0xf8990404
    a474:	stccs	0, cr5, [r0, #-0]
    a478:			; <UNDEFINED> instruction: 0xf004d1c1
    a47c:	blx	20a8a2 <funcstring@@Base+0x1e5042>
    a480:			; <UNDEFINED> instruction: 0xf1bbf101
    a484:	rsble	r0, fp, sp, lsr #30
    a488:	svceq	0x003df1bb
    a48c:	addhi	pc, r2, r0
    a490:	svceq	0x002bf1bb
    a494:	blls	3e684 <funcstring@@Base+0x18e24>
    a498:	stmdaeq	r3, {r0, r1, r2, r3, r5, r6, r9, fp, sp, lr, pc}
    a49c:			; <UNDEFINED> instruction: 0xf7f84640
    a4a0:	bmi	1f051d8 <funcstring@@Base+0x1edf978>
    a4a4:	ldrbtmi	r4, [sl], #-2928	; 0xfffff490
    a4a8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    a4ac:	subsmi	r9, sl, fp, lsl #22
    a4b0:	sbcshi	pc, r5, r0, asr #32
    a4b4:	andlt	r2, sp, r0
    a4b8:	blhi	c57b4 <funcstring@@Base+0x9ff54>
    a4bc:	svchi	0x00f0e8bd
    a4c0:	blcs	310d8 <funcstring@@Base+0xb878>
    a4c4:			; <UNDEFINED> instruction: 0xf899d0d5
    a4c8:			; <UNDEFINED> instruction: 0xf0445000
    a4cc:	cfstrscs	mvf0, [r0, #-4]
    a4d0:	bfi	sp, r5, #3, #16
    a4d4:	mulpl	r0, r9, r8
    a4d8:	streq	pc, [r2], #-68	; 0xffffffbc
    a4dc:	orrle	r2, lr, r0, lsl #26
    a4e0:			; <UNDEFINED> instruction: 0xf899e7cb
    a4e4:	blls	5e4ec <funcstring@@Base+0x38c8c>
    a4e8:	stccs	3, cr4, [r0, #-112]	; 0xffffff90
    a4ec:	strb	sp, [r4, r7, lsl #3]
    a4f0:	mulpl	r0, r9, r8
    a4f4:	tstmi	ip, #3072	; 0xc00
    a4f8:	orrle	r2, r0, r0, lsl #26
    a4fc:			; <UNDEFINED> instruction: 0xf899e7bd
    a500:	blls	9e508 <funcstring@@Base+0x78ca8>
    a504:	stccs	3, cr4, [r0, #-112]	; 0xffffff90
    a508:	svcge	0x0079f47f
    a50c:			; <UNDEFINED> instruction: 0x465be7b5
    a510:	eorseq	pc, r0, #-1073741784	; 0xc0000028
    a514:	blcs	1f7068 <funcstring@@Base+0x1d1808>
    a518:	addshi	pc, ip, r0, lsl #4
    a51c:	svccc	0x0001f811
    a520:	strbeq	lr, [r4], #2818	; 0xb02
    a524:	mvnsle	r2, r0, lsl #22
    a528:	ldr	r4, [r7, r0, lsr #13]!
    a52c:	streq	pc, [r7], #-4
    a530:	svceq	0x002df1bb
    a534:			; <UNDEFINED> instruction: 0xf404fb08
    a538:			; <UNDEFINED> instruction: 0xf1bbd049
    a53c:	eorsle	r0, lr, sp, lsr pc
    a540:	svceq	0x002bf1bb
    a544:	stccs	0, cr13, [ip, #-196]!	; 0xffffff3c
    a548:			; <UNDEFINED> instruction: 0xf899d135
    a54c:			; <UNDEFINED> instruction: 0xf109b001
    a550:			; <UNDEFINED> instruction: 0xf04f0401
    a554:			; <UNDEFINED> instruction: 0xf1bb0800
    a558:			; <UNDEFINED> instruction: 0xf47f0f00
    a55c:			; <UNDEFINED> instruction: 0xe79aaf1d
    a560:	movwcs	r9, #2560	; 0xa00
    a564:	ldrmi	r4, [fp], ip, asr #12
    a568:	andeq	lr, r1, #139264	; 0x22000
    a56c:	cdp	2, 1, cr9, cr8, cr0, {0}
    a570:			; <UNDEFINED> instruction: 0x46190a10
    a574:	b	144855c <funcstring@@Base+0x1422cfc>
    a578:	mvnle	r2, r0, lsl #16
    a57c:	svceq	0x0000f1bb
    a580:	stmdami	r4, {r0, r3, r7, ip, lr, pc}^
    a584:	ldrbtmi	r9, [r8], #-2309	; 0xfffff6fb
    a588:	mcr2	7, 0, pc, cr10, cr9, {7}	; <UNPREDICTABLE>
    a58c:	movwmi	r9, #47872	; 0xbb00
    a590:	str	r9, [r0, r0, lsl #6]
    a594:	bl	ff23059c <funcstring@@Base+0xff20ad3c>
    a598:	movwcs	r0, #712	; 0x2c8
    a59c:	b	81bed4 <funcstring@@Base+0x7f6674>
    a5a0:	ldrmi	r0, [fp], r2, lsl #4
    a5a4:	andls	r4, r0, #671088640	; 0x28000000
    a5a8:	bls	44534 <funcstring@@Base+0x1ecd4>
    a5ac:	b	1095a64 <funcstring@@Base+0x1070204>
    a5b0:	andls	r0, r0, #4, 4	; 0x40000000
    a5b4:			; <UNDEFINED> instruction: 0xf899d0c9
    a5b8:	strbmi	fp, [ip], -r0
    a5bc:	stmdbls	r0, {r0, r1, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    a5c0:	sbceq	lr, r8, #200, 22	; 0x32000
    a5c4:	andeq	lr, r2, #135168	; 0x21000
    a5c8:	andls	r4, r0, #-2013265920	; 0x88000000
    a5cc:	bls	444c0 <funcstring@@Base+0x1ec60>
    a5d0:	andeq	lr, r4, #139264	; 0x22000
    a5d4:	ldr	r9, [r6, r0, lsl #4]!
    a5d8:			; <UNDEFINED> instruction: 0xf8dfb3b7
    a5dc:	stmdbge	r6, {r2, r3, r4, r5, r7, lr, pc}
    a5e0:	stmdaeq	r8, {r0, r1, r2, r3, r5, r6, r9, fp, sp, lr, pc}
    a5e4:	ldrbtmi	r2, [ip], #1541	; 0x605
    a5e8:			; <UNDEFINED> instruction: 0xf04f460d
    a5ec:			; <UNDEFINED> instruction: 0xf04f093d
    a5f0:	stmdami	sl!, {r2, r3, r5, r9, sl, fp}
    a5f4:			; <UNDEFINED> instruction: 0xf81c1cf3
    a5f8:	strtmi	r2, [ip], -r1, lsl #22
    a5fc:			; <UNDEFINED> instruction: 0xf8044478
    a600:			; <UNDEFINED> instruction: 0xf8852b02
    a604:	blx	122e610 <funcstring@@Base+0x1208db0>
    a608:	sfmne	f7, 3, [r5], #-12
    a60c:	strle	r0, [r5, #-2002]	; 0xfffff82e
    a610:	strtmi	r7, [r2], -r7, lsl #16
    a614:			; <UNDEFINED> instruction: 0xf802462c
    a618:	ldrmi	r7, [r5], -r2, lsl #22
    a61c:	andcc	r3, r1, r1, lsl #22
    a620:			; <UNDEFINED> instruction: 0xd1f0429e
    a624:			; <UNDEFINED> instruction: 0xf8843e03
    a628:	ldcne	0, cr14, [r3, #-0]
    a62c:	ldmdami	ip, {r0, r5, r6, r7, r8, ip, lr, pc}
    a630:	eorvc	r2, r3, r0, lsl #6
    a634:			; <UNDEFINED> instruction: 0xf0034478
    a638:	ldr	pc, [r2, -fp, ror #25]!
    a63c:	stc2	7, cr15, [r6, #996]	; 0x3e4
    a640:			; <UNDEFINED> instruction: 0xf894e67a
    a644:	ldr	fp, [r9, r0]
    a648:			; <UNDEFINED> instruction: 0x46414816
    a64c:			; <UNDEFINED> instruction: 0xf0034478
    a650:			; <UNDEFINED> instruction: 0xe726fcdf
    a654:	stmdbls	r5, {r2, r4, r8, r9, fp, lr}
    a658:			; <UNDEFINED> instruction: 0xf7f958f0
    a65c:			; <UNDEFINED> instruction: 0xf7f8fda1
    a660:	svclt	0x0000e924
    a664:	andeq	r8, r1, sl, lsr #20
    a668:			; <UNDEFINED> instruction: 0x000001b0
    a66c:	andeq	r8, r1, r0, lsr #20
    a670:	muleq	r0, r2, r8
    a674:	andeq	r0, r0, r4, lsr #4
    a678:	andeq	r0, r0, r8, lsl #5
    a67c:	andeq	r0, r0, r4, asr #3
    a680:	andeq	r6, r0, sl, lsl r8
    a684:	andeq	r6, r0, lr, lsl #16
    a688:	andeq	r6, r0, r2, lsl r8
    a68c:	andeq	r6, r0, r0, lsl r8
    a690:	andeq	r8, r1, sl, ror #16
    a694:	andeq	r6, r0, sl, lsr #12
    a698:	andeq	r6, r0, r2, lsr #11
    a69c:	muleq	r0, r0, r5
    a6a0:	strdeq	r6, [r0], -r0
    a6a4:	andeq	r6, r0, r4, asr #10
    a6a8:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    a6ac:	blmi	1d9d088 <funcstring@@Base+0x1d77828>
    a6b0:	push	{r1, r3, r4, r5, r6, sl, lr}
    a6b4:	strdlt	r4, [r8], r0
    a6b8:			; <UNDEFINED> instruction: 0xf04f58d3
    a6bc:	svcmi	0x00730866
    a6c0:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    a6c4:	ldrdge	pc, [r8, #143]	; 0x8f
    a6c8:	movwls	r6, #30747	; 0x781b
    a6cc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    a6d0:			; <UNDEFINED> instruction: 0x2603447f
    a6d4:	strd	r4, [ip], -sl
    a6d8:	svclt	0x00082853
    a6dc:	andle	r2, r8, r1, lsl #12
    a6e0:	svclt	0x00082861
    a6e4:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    a6e8:	stmdacs	r8, {r0, r1, ip, lr, pc}^
    a6ec:	pkhbtmi	fp, r0, r4, lsl #30
    a6f0:	ldrbmi	r2, [r0], -r2, lsl #12
    a6f4:	cdp2	0, 7, cr15, cr0, cr0, {0}
    a6f8:	mvnle	r2, r0, lsl #16
    a6fc:	svceq	0x0074f1b8
    a700:	adchi	pc, r8, r0
    a704:	ldrdge	pc, [ip, pc]
    a708:	ldrbtmi	r2, [sl], #870	; 0x366
    a70c:			; <UNDEFINED> instruction: 0xf89ae001
    a710:	strbmi	r3, [r3, #-28]	; 0xffffffe4
    a714:	beq	446b44 <funcstring@@Base+0x4212e4>
    a718:	blmi	17fef04 <funcstring@@Base+0x17d96a4>
    a71c:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    a720:	ldrdhi	pc, [r0], -r3
    a724:	svceq	0x0000f1b8
    a728:			; <UNDEFINED> instruction: 0xf1b9d038
    a72c:			; <UNDEFINED> instruction: 0xf0400f00
    a730:	ldmdavs	fp, {r1, r5, r7, pc}^
    a734:			; <UNDEFINED> instruction: 0xf0402b00
    a738:	ldmdbmi	r8, {r1, r2, r3, r4, r7, pc}^
    a73c:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
    a740:	stmda	r4!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a744:	subsle	r2, r3, r0, lsl #16
    a748:			; <UNDEFINED> instruction: 0xf04f4640
    a74c:			; <UNDEFINED> instruction: 0xf8100900
    a750:			; <UNDEFINED> instruction: 0xf04fcb01
    a754:			; <UNDEFINED> instruction: 0xf1bc0800
    a758:	ldcle	15, cr0, [r8], {47}	; 0x2f
    a75c:	bl	642914 <funcstring@@Base+0x61d0b4>
    a760:			; <UNDEFINED> instruction: 0xf1ac0308
    a764:	bl	124ac2c <funcstring@@Base+0x12253cc>
    a768:	ldmne	fp, {r0, r3, r9}^
    a76c:	bl	4dacbc <funcstring@@Base+0x4b545c>
    a770:	bl	108b398 <funcstring@@Base+0x1065b38>
    a774:			; <UNDEFINED> instruction: 0xf8100209
    a778:	ldmne	ip, {r0, r8, r9, fp, lr, pc}^
    a77c:	streq	lr, [r2, #-2882]	; 0xfffff4be
    a780:	stmdaeq	r1, {r2, r4, r8, r9, fp, sp, lr, pc}
    a784:	stmibvc	r1!, {r0, r2, r6, r8, r9, fp, sp, lr, pc}^
    a788:	svceq	0x002ff1bc
    a78c:			; <UNDEFINED> instruction: 0xf1bcdd54
    a790:	stclle	15, cr0, [r4, #228]!	; 0xe4
    a794:	ldrbtmi	r4, [r8], #-2114	; 0xfffff7be
    a798:	stc2	7, cr15, [r2, #-996]	; 0xfffffc1c
    a79c:	svceq	0x0000f1b9
    a7a0:	mcrrmi	0, 5, sp, r0, cr12
    a7a4:	svcmi	0x0040ad02
    a7a8:	ldrbtmi	r4, [pc], #-1148	; a7b0 <strspn@plt+0x7c24>
    a7ac:	and	r3, r1, r8, lsl #8
    a7b0:	stceq	8, cr15, [r4], {84}	; 0x54
    a7b4:			; <UNDEFINED> instruction: 0xf7f84629
    a7b8:			; <UNDEFINED> instruction: 0xf854e88a
    a7bc:	ldrtmi	r1, [r8], -r8, lsl #24
    a7c0:	stc2	0, cr15, [r6], #-12
    a7c4:	ldrcc	r4, [r0], #-1570	; 0xfffff9de
    a7c8:	ldrtmi	r4, [r0], -r9, lsr #12
    a7cc:	ldc2	7, cr15, [lr], #-1020	; 0xfffffc04
    a7d0:	stccc	8, cr15, [r8], {84}	; 0x54
    a7d4:	mvnle	r2, r0, lsl #22
    a7d8:	blmi	add0b0 <funcstring@@Base+0xab7850>
    a7dc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    a7e0:	blls	1e4850 <funcstring@@Base+0x1beff0>
    a7e4:	qdaddle	r4, sl, sl
    a7e8:	andlt	r2, r8, r0
    a7ec:			; <UNDEFINED> instruction: 0x87f0e8bd
    a7f0:	ldmcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    a7f4:	ldmibcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    a7f8:			; <UNDEFINED> instruction: 0xf8daad02
    a7fc:	strtmi	r0, [r9], -r4
    a800:	stmda	r4!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a804:	ldrdeq	pc, [r4], -sl
    a808:	ldreq	r4, [r3, r9, lsr #12]!
    a80c:	stmib	sp, {r3, r6, r8, r9, sl, fp, ip, sp, pc}^
    a810:	ldrbeq	r8, [r2, r4, lsl #18]!
    a814:	stmib	sp, {r3, r6, r8, r9, sl, fp, ip, sp, pc}^
    a818:			; <UNDEFINED> instruction: 0xf7f78902
    a81c:	stmdacs	r0, {r1, r2, r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    a820:	blmi	901390 <funcstring@@Base+0x8dbb30>
    a824:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    a828:			; <UNDEFINED> instruction: 0xf7f86818
    a82c:			; <UNDEFINED> instruction: 0x4601e8be
    a830:	ldrbtmi	r4, [r8], #-2080	; 0xfffff7e0
    a834:	ldc2	7, cr15, [r4], #996	; 0x3e4
    a838:	svceq	0x0000f1bc
    a83c:			; <UNDEFINED> instruction: 0xf8dad1aa
    a840:	ldrbne	r2, [r1, r8]
    a844:	vqrdmulh.s<illegal width 8>	d15, d9, d2
    a848:	movwcc	pc, #6920	; 0x1b08	; <UNPREDICTABLE>
    a84c:	stmdbhi	r8, {r1, r5, r7, r8, r9, fp, ip, sp, lr, pc}
    a850:	bfi	r4, r9, #9, #9
    a854:	ldrdge	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    a858:	smmlsr	lr, sl, r4, r4
    a85c:			; <UNDEFINED> instruction: 0xf8daa902
    a860:	tstls	r1, r4
    a864:	ldmda	r2!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a868:			; <UNDEFINED> instruction: 0xf10a9901
    a86c:	ldrtmi	r0, [r0], -r8, lsl #4
    a870:	blx	ffb48876 <funcstring@@Base+0xffb23016>
    a874:	ldmdami	r1, {r4, r5, r7, r8, r9, sl, sp, lr, pc}
    a878:			; <UNDEFINED> instruction: 0xf7f94478
    a87c:			; <UNDEFINED> instruction: 0xf7f8fc91
    a880:	svclt	0x0000e814
    a884:	andeq	r8, r1, r0, ror #12
    a888:			; <UNDEFINED> instruction: 0x000001b0
    a88c:	andeq	r8, r1, r0, asr #12
    a890:	strdeq	r6, [r0], -r0
    a894:	andeq	r7, r1, r2, lsl pc
    a898:	andeq	r0, r0, r4, asr #3
    a89c:	andeq	r6, r0, sl, lsr #9
    a8a0:	andeq	r6, r0, lr, asr r4
    a8a4:	andeq	r7, r1, r4, ror lr
    a8a8:	andeq	r6, r0, r6, asr r4
    a8ac:	andeq	r8, r1, r4, lsr r5
    a8b0:	muleq	r0, r0, r1
    a8b4:	ldrdeq	r6, [r0], -r6	; <UNPREDICTABLE>
    a8b8:	andeq	r7, r1, r4, asr #27
    a8bc:	andeq	r6, r0, ip, asr r3
    a8c0:	and	r3, r3, r1, lsl #18
    a8c4:	blcs	8890c <funcstring@@Base+0x630ac>
    a8c8:			; <UNDEFINED> instruction: 0xd104429a
    a8cc:	svccc	0x0001f811
    a8d0:	mvnsle	r2, r0, lsl #22
    a8d4:	andcs	r4, r0, r0, ror r7
    a8d8:	svclt	0x00004770
    a8dc:	stmdami	r2, {r0, r9, sl, lr}
    a8e0:	ldrbtmi	fp, [r8], #-1288	; 0xfffffaf8
    a8e4:	mrrc2	7, 15, pc, ip, cr9	; <UNPREDICTABLE>
    a8e8:	andeq	r6, r0, lr, ror #7
    a8ec:	blmi	89d178 <funcstring@@Base+0x877918>
    a8f0:	push	{r1, r3, r4, r5, r6, sl, lr}
    a8f4:	strdlt	r4, [r2], r0
    a8f8:			; <UNDEFINED> instruction: 0x460d58d3
    a8fc:	ldmdavs	fp, {r1, r2, r9, sl, lr}
    a900:			; <UNDEFINED> instruction: 0xf04f9301
    a904:			; <UNDEFINED> instruction: 0xf7f80300
    a908:	movwcs	lr, #2202	; 0x89a
    a90c:	strbtmi	r4, [r9], -sl, lsr #12
    a910:	strmi	r6, [r4], -r3
    a914:			; <UNDEFINED> instruction: 0xf7f84630
    a918:	stmdavs	r3!, {r1, r2, r3, r4, r5, r6, r7, fp, sp, lr, pc}
    a91c:	eorle	r2, r4, r2, lsr #22
    a920:	blne	fe8b1928 <funcstring@@Base+0xfe88c0c8>
    a924:			; <UNDEFINED> instruction: 0xf282fab2
    a928:	vstrcs.16	s0, [r0, #-164]	; 0xffffff5c	; <UNPREDICTABLE>
    a92c:	andcs	fp, r0, #8, 30
    a930:	pkhtbmi	fp, r0, sl, asr #19
    a934:			; <UNDEFINED> instruction: 0xf7f8460f
    a938:			; <UNDEFINED> instruction: 0x4623e852
    a93c:	and	r6, r0, r5, lsl #16
    a940:			; <UNDEFINED> instruction: 0xf8139300
    a944:			; <UNDEFINED> instruction: 0xf8352b01
    a948:	strteq	r4, [r1], #18
    a94c:	stmdblt	r2!, {r3, r4, r5, r6, r7, sl, ip, lr, pc}^
    a950:	blmi	25d180 <funcstring@@Base+0x237920>
    a954:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    a958:	blls	649c8 <funcstring@@Base+0x3f168>
    a95c:	qaddle	r4, sl, r7
    a960:	ldrtmi	r4, [r9], -r0, asr #12
    a964:	pop	{r1, ip, sp, pc}
    a968:			; <UNDEFINED> instruction: 0x463081f0
    a96c:			; <UNDEFINED> instruction: 0xffb6f7ff
    a970:	svc	0x009af7f7
    a974:	andeq	r8, r1, r0, lsr #8
    a978:			; <UNDEFINED> instruction: 0x000001b0
    a97c:			; <UNDEFINED> instruction: 0x000183bc
    a980:			; <UNDEFINED> instruction: 0xf7ff210a
    a984:	svclt	0x0000bfb3
    a988:	tstcs	sl, r0, lsl r5
    a98c:			; <UNDEFINED> instruction: 0xf7ff4604
    a990:	stmdbcs	r0, {r0, r2, r3, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    a994:			; <UNDEFINED> instruction: 0xf1b0bf08
    a998:	andle	r4, r0, #0, 30
    a99c:			; <UNDEFINED> instruction: 0x4620bd10
    a9a0:			; <UNDEFINED> instruction: 0xff9cf7ff
    a9a4:	and	r7, r2, r3, lsl #16
    a9a8:	svccc	0x0001f810
    a9ac:	blcc	c36e40 <funcstring@@Base+0xc115e0>
    a9b0:	ldmible	r9!, {r0, r3, r8, r9, fp, sp}^
    a9b4:	ldrbmi	r2, [r0, -r0]!
    a9b8:	ldrbmi	r2, [r0, -r1]!
    a9bc:	svcmi	0x00f8e92d
    a9c0:	blmi	7dc1e4 <funcstring@@Base+0x7b6984>
    a9c4:	stmdaeq	r7!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    a9c8:			; <UNDEFINED> instruction: 0xf04f4a1e
    a9cc:	ldrbtmi	r0, [fp], #-2338	; 0xfffff6de
    a9d0:	ldrsbtge	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
    a9d4:	andlt	pc, r2, r3, asr r8	; <UNPREDICTABLE>
    a9d8:			; <UNDEFINED> instruction: 0xf8db44fa
    a9dc:	and	r4, sp, r0
    a9e0:	blx	ff7c89e4 <funcstring@@Base+0xff7a3184>
    a9e4:	ldrtmi	r4, [r1], -sl, lsr #12
    a9e8:			; <UNDEFINED> instruction: 0xf8001977
    a9ec:			; <UNDEFINED> instruction: 0xf7f79b01
    a9f0:	strmi	lr, [r4], -sl, ror #31
    a9f4:	blls	88a0c <funcstring@@Base+0x631ac>
    a9f8:	bicslt	r5, fp, r3, ror sp
    a9fc:	ldrtmi	r2, [r8], -r7, lsr #2
    aa00:	svc	0x0006f7f7
    aa04:	blne	ff15c290 <funcstring@@Base+0xff136a30>
    aa08:	stclne	6, cr4, [r8], #24
    aa0c:	blx	ff248a10 <funcstring@@Base+0xff2231b0>
    aa10:	ldrtmi	r4, [r9], -sl, lsr #12
    aa14:	blhi	88a1c <funcstring@@Base+0x631bc>
    aa18:	svc	0x00d4f7f7
    aa1c:			; <UNDEFINED> instruction: 0x46044651
    aa20:			; <UNDEFINED> instruction: 0xf8044630
    aa24:			; <UNDEFINED> instruction: 0xf7f88b01
    aa28:			; <UNDEFINED> instruction: 0x4621e8b2
    aa2c:	andcc	r4, r3, r5, lsl #12
    aa30:	bicsle	r2, r5, r0, lsl #26
    aa34:	eorvc	r2, r3, r0, lsl #6
    aa38:	ldrdeq	pc, [r0], -fp
    aa3c:	svchi	0x00f8e8bd
    aa40:	andeq	r8, r1, r2, asr #6
    aa44:	andeq	r0, r0, ip, lsl #3
    aa48:	andeq	r5, r0, r4, ror #22
    aa4c:	addlt	fp, r3, r0, lsl #10
    aa50:			; <UNDEFINED> instruction: 0xf7f79001
    aa54:	mcrrne	15, 13, lr, r2, cr12
    aa58:	ldrmi	r9, [r0], -r0, lsl #4
    aa5c:			; <UNDEFINED> instruction: 0xf94af7ff
    aa60:	ldrdcs	lr, [r0, -sp]
    aa64:			; <UNDEFINED> instruction: 0xf85db003
    aa68:			; <UNDEFINED> instruction: 0xf7f7eb04
    aa6c:	svclt	0x0000bef1
    aa70:	stmdavs	r9, {fp, sp, lr}
    aa74:	mcrlt	7, 4, pc, cr8, cr7, {7}	; <UNPREDICTABLE>
    aa78:	mvnsmi	lr, #737280	; 0xb4000
    aa7c:	strmi	r4, [pc], -r0, lsl #13
    aa80:			; <UNDEFINED> instruction: 0x26004615
    aa84:	adcsmi	r1, r5, #172, 18	; 0x2b0000
    aa88:	b	13dc390 <funcstring@@Base+0x13b6b30>
    aa8c:	stmdble	pc, {r2, r4, r6, sl}	; <UNPREDICTABLE>
    aa90:	eorne	pc, r4, r7, asr r8	; <UNPREDICTABLE>
    aa94:	stmibeq	r4, {r0, r1, r2, r8, r9, fp, sp, lr, pc}
    aa98:	mrc	7, 3, APSR_nzcv, cr8, cr7, {7}
    aa9c:	blle	314aa4 <funcstring@@Base+0x2ef244>
    aaa0:	stclne	0, cr13, [r6], #-32	; 0xffffffe0
    aaa4:	stmibne	ip!, {r6, r9, sl, lr}
    aaa8:	b	13db584 <funcstring@@Base+0x13b5d24>
    aaac:	stmiale	pc!, {r2, r4, r6, sl}^	; <UNPREDICTABLE>
    aab0:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    aab4:	pop	{r3, r6, r9, sl, lr}
    aab8:			; <UNDEFINED> instruction: 0x462583f8
    aabc:	svclt	0x0000e7e2
    aac0:			; <UNDEFINED> instruction: 0x4605b538
    aac4:	stmdavs	r0!, {r2, r7, fp, sp, lr}
    aac8:			; <UNDEFINED> instruction: 0xf7f7b128
    aacc:			; <UNDEFINED> instruction: 0xf854eeaa
    aad0:	stmdacs	r0, {r2, r8, r9, sl, fp}
    aad4:	stmiavs	r8!, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}
    aad8:	ldrhtmi	lr, [r8], -sp
    aadc:	mrclt	7, 4, APSR_nzcv, cr14, cr7, {7}
    aae0:	bmi	21d704 <funcstring@@Base+0x1f7ea4>
    aae4:	ldrlt	r4, [r0, #-1147]	; 0xfffffb85
    aae8:	blvc	ff820d60 <funcstring@@Base+0xff7fb500>
    aaec:	blx	ff0c6afc <funcstring@@Base+0xff0a129c>
    aaf0:			; <UNDEFINED> instruction: 0xf00278e0
    aaf4:	stmdbvc	r0!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    aaf8:			; <UNDEFINED> instruction: 0x4010e8bd
    aafc:	ldmdblt	r4, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ab00:	andeq	r8, r1, ip, lsr #4
    ab04:	andeq	r0, r0, r0, asr #3
    ab08:	mvnsmi	lr, sp, lsr #18
    ab0c:	stmdavs	r4, {r0, r2, r9, sl, lr}
    ab10:	ldrbtmi	r4, [pc], #-3864	; ab18 <strspn@plt+0x7f8c>
    ab14:	strmi	fp, [r3], -r4, ror #6
    ab18:			; <UNDEFINED> instruction: 0xf8532400
    ab1c:	strtmi	r2, [r0], -r4, lsl #30
    ab20:	bcs	17b2c <basesyntax@@Base+0x6010>
    ab24:	strdcc	sp, [r2], -r9
    ab28:			; <UNDEFINED> instruction: 0xf7ff0080
    ab2c:	stmdavs	fp!, {r0, r1, r2, r3, r4, r5, r7, fp, ip, sp, lr, pc}
    ab30:	strmi	r4, [r6], -r0, lsl #13
    ab34:	ldrmi	fp, [r8], -r3, asr #2
    ab38:			; <UNDEFINED> instruction: 0xf8d0f7ff
    ab3c:	bleq	148c5c <funcstring@@Base+0x1233fc>
    ab40:	svccc	0x0004f855
    ab44:	mvnsle	r2, r0, lsl #22
    ab48:	andcs	r4, r0, #11264	; 0x2c00
    ab4c:	ldmpl	sp!, {r1, r4, r5, sp, lr}^
    ab50:	tstlt	r3, fp, lsr #18
    ab54:			; <UNDEFINED> instruction: 0xf7ff4628
    ab58:	movwcs	pc, #8115	; 0x1fb3	; <UNPREDICTABLE>
    ab5c:	rscscc	pc, pc, #79	; 0x4f
    ab60:			; <UNDEFINED> instruction: 0xf8c5602c
    ab64:			; <UNDEFINED> instruction: 0x712b8008
    ab68:	andcc	lr, r3, #3227648	; 0x314000
    ab6c:	ldrhhi	lr, [r0, #141]!	; 0x8d
    ab70:	ldrb	r2, [sl, r4]
    ab74:	strdeq	r8, [r1], -lr
    ab78:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    ab7c:	svcmi	0x00f0e92d
    ab80:			; <UNDEFINED> instruction: 0xf8df4607
    ab84:	addlt	fp, fp, r0, ror r2
    ab88:	strdlt	r4, [r0, -fp]!
    ab8c:	andcs	r4, r0, #157696	; 0x26800
    ab90:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    ab94:	blmi	fe662c04 <funcstring@@Base+0xfe63d3a4>
    ab98:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    ab9c:	ldmdavs	fp, {r0, r8, r9, ip, pc}
    aba0:	stccs	8, cr6, [r0], {28}
    aba4:	tsthi	sl, r0	; <UNPREDICTABLE>
    aba8:			; <UNDEFINED> instruction: 0x97034a95
    abac:	andls	r4, r6, #2046820352	; 0x7a000000
    abb0:	andls	r2, r2, #0, 4
    abb4:	ldrbtmi	r4, [sl], #-2707	; 0xfffff56d
    abb8:	bls	6f3dc <funcstring@@Base+0x49b7c>
    abbc:	andsvs	r1, r0, r8, lsl sp
    abc0:	bcs	b68c50 <funcstring@@Base+0xb433f0>
    abc4:	bcs	afed78 <funcstring@@Base+0xad9518>
    abc8:	tsthi	r5, r0, asr #32	; <UNPREDICTABLE>
    abcc:	strmi	r7, [r3], -r1, ror #16
    abd0:	eorsle	r2, sp, r0, lsl #18
    abd4:	blls	d47dc <funcstring@@Base+0xaef7c>
    abd8:			; <UNDEFINED> instruction: 0xf0033402
    abdc:	blmi	fe28bfe8 <funcstring@@Base+0xfe266788>
    abe0:	movwls	r4, #17531	; 0x447b
    abe4:	ldrbtmi	r4, [fp], #-2953	; 0xfffff477
    abe8:	stmdbcs	r3!, {r0, r2, r8, r9, ip, pc}^
    abec:	movwcs	fp, #3860	; 0xf14
    abf0:	movweq	pc, #4101	; 0x1005	; <UNPREDICTABLE>
    abf4:	blmi	fe0371a8 <funcstring@@Base+0xfe011948>
    abf8:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    abfc:	stmdavc	r1!, {r2, r3, r4, sp, lr}
    ac00:	stmdbcs	r3!, {r0, r5, r8, r9, ip, sp, pc}^
    ac04:	movwcs	fp, #3860	; 0xf14
    ac08:	movweq	pc, #4101	; 0x1005	; <UNPREDICTABLE>
    ac0c:	blcs	17c18 <basesyntax@@Base+0x60fc>
    ac10:	stmdbcs	ip!, {r0, r4, r5, r6, r7, r8, ip, lr, pc}^
    ac14:	movwcs	fp, #3860	; 0xf14
    ac18:	movweq	pc, #4101	; 0x1005	; <UNPREDICTABLE>
    ac1c:	stmdbcs	pc!, {r0, r1, r3, r7, r8, fp, ip, sp, pc}^	; <UNPREDICTABLE>
    ac20:	bmi	1efec9c <funcstring@@Base+0x1ed943c>
    ac24:	ldrbtmi	r2, [sl], #-101	; 0xffffff9b
    ac28:	and	r3, r1, r1, lsl #4
    ac2c:	bleq	88c7c <funcstring@@Base+0x6341c>
    ac30:	eorsle	r4, ip, r1, lsl #5
    ac34:	blcs	497840 <funcstring@@Base+0x471fe0>
    ac38:	ldmdami	r6!, {r3, r4, r5, r6, r7, r8, ip, lr, pc}^
    ac3c:			; <UNDEFINED> instruction: 0xf7f94478
    ac40:	stmdavc	r1!, {r0, r1, r2, r3, r5, r7, r9, fp, ip, sp, lr, pc}
    ac44:	movwls	r2, #8961	; 0x2301
    ac48:	bicsle	r2, sl, r0, lsl #18
    ac4c:	ldmdavs	fp, {r0, r8, r9, fp, ip, pc}
    ac50:	stccs	8, cr6, [r0], {28}
    ac54:	stmdals	r2, {r0, r4, r5, r7, r8, ip, lr, pc}
    ac58:	pop	{r0, r1, r3, ip, sp, pc}
    ac5c:	bls	6ec24 <funcstring@@Base+0x493c4>
    ac60:	ldrdls	pc, [r0], -r2
    ac64:	ldrdge	pc, [r0], -r9
    ac68:	svceq	0x0000f1ba
    ac6c:			; <UNDEFINED> instruction: 0xf8dfd03b
    ac70:	ldrmi	r8, [lr], -r8, lsr #3
    ac74:	ldrbtmi	r4, [r8], #2409	; 0x969
    ac78:			; <UNDEFINED> instruction: 0xf1084479
    ac7c:	and	r0, r1, r4, lsl #16
    ac80:	blne	148de8 <funcstring@@Base+0x123588>
    ac84:			; <UNDEFINED> instruction: 0xf7f74650
    ac88:	stmdacs	r0, {r1, r7, r8, sl, fp, sp, lr, pc}
    ac8c:	strcc	sp, [r1], -r1, rrx
    ac90:	mvnsle	r2, r2, lsl lr
    ac94:	ldrbmi	r4, [r1], -r2, ror #16
    ac98:			; <UNDEFINED> instruction: 0xf7f94478
    ac9c:	stmdavc	r1!, {r0, r7, r9, fp, ip, sp, lr, pc}^
    aca0:			; <UNDEFINED> instruction: 0xf0002900
    aca4:	pushcs	{r0, r2, r3, r4, r7, pc}
    aca8:	smladcs	r1, r1, r0, sp
    acac:	bmi	1784b00 <funcstring@@Base+0x175f2a0>
    acb0:	andcs	pc, r2, fp, asr r8	; <UNPREDICTABLE>
    acb4:	svccs	0x000054d7
    acb8:	ldmdbcs	r6, {r0, r5, r7, ip, lr, pc}^
    acbc:	movwcs	fp, #3844	; 0xf04
    acc0:	umullsle	r7, ip, r3, r2
    acc4:	svclt	0x00042945
    acc8:	subsvc	r2, r3, #0, 6
    accc:	stmiavc	r2!, {r0, r1, r2, r4, r7, r8, r9, sl, sp, lr, pc}
    acd0:	mvnle	r2, r0, lsl #20
    acd4:	svccs	0x00009f03
    acd8:	ldmdavs	fp, {r0, r2, r3, r4, r5, r7, r8, ip, lr, pc}^
    acdc:			; <UNDEFINED> instruction: 0xd1ba2b00
    ace0:			; <UNDEFINED> instruction: 0xff12f7ff
    ace4:	svccs	0x0000e7b7
    ace8:	blmi	13bf1f0 <funcstring@@Base+0x1399990>
    acec:	stmdami	pc, {r1, r2, r3, r6, r9, sl, fp, lr}^	; <UNPREDICTABLE>
    acf0:	andne	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    acf4:			; <UNDEFINED> instruction: 0x3604447e
    acf8:			; <UNDEFINED> instruction: 0xf8df4a4d
    acfc:			; <UNDEFINED> instruction: 0xf101a138
    ad00:			; <UNDEFINED> instruction: 0xf8df0311
    ad04:	ldrbtmi	r9, [r8], #-308	; 0xfffffecc
    ad08:	ldrbtmi	r9, [sl], #-1288	; 0xfffffaf8
    ad0c:	strls	r4, [r9], #-1589	; 0xfffff9cb
    ad10:			; <UNDEFINED> instruction: 0xf10144fa
    ad14:	ldrbtmi	r3, [r9], #2303	; 0x8ff
    ad18:			; <UNDEFINED> instruction: 0x4606461c
    ad1c:			; <UNDEFINED> instruction: 0xf855e001
    ad20:			; <UNDEFINED> instruction: 0xf8182b04
    ad24:	ldrtmi	r1, [r0], -r1, lsl #30
    ad28:	svclt	0x00142900
    ad2c:			; <UNDEFINED> instruction: 0x46494651
    ad30:			; <UNDEFINED> instruction: 0xf96ef003
    ad34:	mvnsle	r4, r0, lsr #11
    ad38:	ldmib	sp, {r0, r8, r9, fp, ip, pc}^
    ad3c:			; <UNDEFINED> instruction: 0xf8d35408
    ad40:			; <UNDEFINED> instruction: 0xf8d99000
    ad44:	stmdblt	r3!, {ip, sp}^
    ad48:	stmdbcs	r0, {r0, r5, fp, ip, sp, lr}
    ad4c:	svcge	0x0059f47f
    ad50:	blmi	d44b5c <funcstring@@Base+0xd1f2fc>
    ad54:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    ad58:			; <UNDEFINED> instruction: 0xf8d9559f
    ad5c:	blcs	16d64 <basesyntax@@Base+0x5248>
    ad60:	bls	7f130 <funcstring@@Base+0x598d0>
    ad64:	movweq	pc, #16649	; 0x4109	; <UNPREDICTABLE>
    ad68:	smlald	r6, r8, r3, r0
    ad6c:	bls	15da40 <funcstring@@Base+0x1381e0>
    ad70:			; <UNDEFINED> instruction: 0xf85b9804
    ad74:			; <UNDEFINED> instruction: 0xf1023003
    ad78:			; <UNDEFINED> instruction: 0xf8df0804
    ad7c:	ldmdavs	r9, {r2, r6, r7, sp, pc}
    ad80:			; <UNDEFINED> instruction: 0xf00344fa
    ad84:	blmi	a09040 <funcstring@@Base+0x9e37e0>
    ad88:			; <UNDEFINED> instruction: 0xf85b492e
    ad8c:	ldrbtmi	r3, [r9], #-3
    ad90:	blpl	2454cc <funcstring@@Base+0x21fc6c>
    ad94:	cdpne	6, 5, cr4, cr14, cr3, {5}
    ad98:	ldmdbeq	r1, {r0, r1, r8, ip, sp, lr, pc}
    ad9c:	ldmib	sp, {r0, r1, r4, r6, r9, sl, lr}^
    ada0:	strbmi	r4, [r2], r6, lsl #10
    ada4:			; <UNDEFINED> instruction: 0x461f46b8
    ada8:			; <UNDEFINED> instruction: 0xf85ae001
    adac:			; <UNDEFINED> instruction: 0xf8161b04
    adb0:	ldrtmi	r3, [r8], -r1, lsl #30
    adb4:	svclt	0x00142b00
    adb8:	strtmi	r4, [sl], -r2, lsr #12
    adbc:			; <UNDEFINED> instruction: 0xf928f003
    adc0:	mvnsle	r4, lr, asr #10
    adc4:	ldrbmi	r9, [ip], -r1, lsl #22
    adc8:	strbmi	r9, [r7], -r8, lsl #26
    adcc:	ldrdlt	pc, [r4], -sp	; <UNPREDICTABLE>
    add0:	ldrdls	pc, [r0], -r3
    add4:	bls	84ce0 <funcstring@@Base+0x5f480>
    add8:			; <UNDEFINED> instruction: 0xe73c6013
    addc:	ldr	r9, [sl, -r2, lsl #8]!
    ade0:	svccs	0x00009f03
    ade4:	svcge	0x0037f47f
    ade8:			; <UNDEFINED> instruction: 0xf85b4b0e
    adec:	andsvc	r3, pc, #3
    adf0:			; <UNDEFINED> instruction: 0xe73071df
    adf4:	andeq	r8, r1, r8, lsl #3
    adf8:	ldrdeq	r0, [r0], -r8
    adfc:	andeq	r0, r0, r4, asr #3
    ae00:	andeq	r6, r0, ip, asr r1
    ae04:	andeq	r6, r0, r6, asr r1
    ae08:	andeq	r6, r0, r8, lsr r1
    ae0c:	andeq	r7, r1, r6, lsl #22
    ae10:	andeq	r6, r0, lr, lsl #5
    ae14:	andeq	r6, r0, r8, lsr #2
    ae18:	andeq	r7, r1, r6, ror sl
    ae1c:	andeq	r6, r0, r8, lsl #1
    ae20:	strheq	r6, [r0], -r4
    ae24:	andeq	r0, r0, r0, asr #3
    ae28:	strdeq	r7, [r1], -r8
    ae2c:	andeq	r6, r0, sl, lsr r0
    ae30:	strdeq	r5, [r0], -r6
    ae34:	andeq	r6, r0, r0
    ae38:	strdeq	r5, [r0], -lr
    ae3c:	muleq	r0, ip, r2
    ae40:			; <UNDEFINED> instruction: 0x00005fb4
    ae44:	andeq	r5, r0, r2, ror pc
    ae48:	push	{r0, r1, r3, fp, sp, lr}
    ae4c:	strdlt	r4, [r3], r0
    ae50:	ldrsbls	pc, [r0, #-143]	; 0xffffff71	; <UNPREDICTABLE>
    ae54:	ldrbtmi	r4, [r9], #1688	; 0x698
    ae58:			; <UNDEFINED> instruction: 0xf893b13b
    ae5c:			; <UNDEFINED> instruction: 0xf1a88000
    ae60:	blx	fee0cf1c <funcstring@@Base+0xfede76bc>
    ae64:	b	140908c <funcstring@@Base+0x13e382c>
    ae68:	bmi	13d0fd0 <funcstring@@Base+0x13ab770>
    ae6c:	svclt	0x00c82800
    ae70:			; <UNDEFINED> instruction: 0xf8593104
    ae74:	andcs	r7, r2, #2
    ae78:	blmi	1322f6c <funcstring@@Base+0x12fd70c>
    ae7c:	andlt	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    ae80:	ldrbtcc	pc, [pc], #267	; ae88 <strspn@plt+0x82fc>	; <UNPREDICTABLE>
    ae84:	ldreq	pc, [r1, #-267]	; 0xfffffef5
    ae88:			; <UNDEFINED> instruction: 0xf8034623
    ae8c:	adcmi	r2, fp, #1, 30
    ae90:	blmi	11ff684 <funcstring@@Base+0x11d9e24>
    ae94:			; <UNDEFINED> instruction: 0xf8592001
    ae98:	eorsvs	r6, r1, r3
    ae9c:	mcr2	7, 3, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
    aea0:	bmi	1124f80 <funcstring@@Base+0x10ff720>
    aea4:			; <UNDEFINED> instruction: 0xf8596833
    aea8:			; <UNDEFINED> instruction: 0xf8d11002
    aeac:	b	1232eb4 <funcstring@@Base+0x120d654>
    aeb0:	blcs	ceb8 <strspn@plt+0xa32c>
    aeb4:			; <UNDEFINED> instruction: 0xf89bd04e
    aeb8:	blcs	96ecc <funcstring@@Base+0x7166c>
    aebc:			; <UNDEFINED> instruction: 0xf89bd034
    aec0:	andcs	r3, r0, #4
    aec4:	svclt	0x00042b02
    aec8:	mulcc	r3, fp, r8
    aecc:	andcc	pc, r4, fp, lsl #17
    aed0:	svccc	0x0001f814
    aed4:	svclt	0x00082b02
    aed8:	adcmi	r7, ip, #34	; 0x22
    aedc:	ldmdavs	r0!, {r3, r4, r5, r6, r7, r8, ip, lr, pc}
    aee0:	svceq	0x0000f1ba
    aee4:	ldmdavs	r3!, {r0, r6, ip, lr, pc}^
    aee8:	andvs	r3, r8, r4, lsl #12
    aeec:	suble	r2, r5, r0, lsl #22
    aef0:			; <UNDEFINED> instruction: 0x36046870
    aef4:	blmi	c22fe8 <funcstring@@Base+0xbfd788>
    aef8:			; <UNDEFINED> instruction: 0xf04f2101
    aefc:			; <UNDEFINED> instruction: 0xf85932ff
    af00:	stmib	r4, {r0, r1, lr}^
    af04:			; <UNDEFINED> instruction: 0x61226102
    af08:	stmdavs	r3!, {r6, r8, ip, sp, pc}
    af0c:			; <UNDEFINED> instruction: 0xf856440b
    af10:	ldrmi	r2, [r9], -r4, lsl #30
    af14:	bcs	17b20 <basesyntax@@Base+0x6004>
    af18:	strdvs	sp, [r1], -r9	; <UNPREDICTABLE>
    af1c:	stc2l	7, cr15, [r0, #1020]!	; 0x3fc
    af20:	andlt	r4, r3, r0, asr #12
    af24:	svchi	0x00f0e8bd
    af28:	mulcc	r6, fp, r8
    af2c:	bicle	r2, r6, r1, lsl #22
    af30:	mrsls	r2, (UNDEF: 1)
    af34:	mcr	7, 0, pc, cr12, cr7, {7}	; <UNPREDICTABLE>
    af38:	stmdacs	r0, {r0, r8, fp, ip, pc}
    af3c:	strhcs	sp, [r1], -pc	; <UNPREDICTABLE>
    af40:			; <UNDEFINED> instruction: 0xf7f79101
    af44:	stmdbls	r1, {r1, r2, r9, sl, fp, sp, lr, pc}
    af48:	adcsle	r2, r8, r0, lsl #16
    af4c:			; <UNDEFINED> instruction: 0xf88b2301
    af50:	ldr	r3, [r4, r3]!
    af54:	svceq	0x0000f1ba
    af58:			; <UNDEFINED> instruction: 0xf89bd11f
    af5c:	andcs	r3, r1, #3
    af60:	andcs	pc, r6, fp, lsl #17
    af64:			; <UNDEFINED> instruction: 0xd1aa2b02
    af68:			; <UNDEFINED> instruction: 0xf89be7e2
    af6c:	blcs	16f8c <basesyntax@@Base+0x5470>
    af70:	ldrbmi	sp, [r1], -r1, asr #3
    af74:			; <UNDEFINED> instruction: 0xf812f7fd
    af78:			; <UNDEFINED> instruction: 0xe7b96833
    af7c:	tstcs	r1, lr, lsl #22
    af80:	rscscc	pc, pc, #79	; 0x4f
    af84:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    af88:	smlabtvs	r2, r3, r9, lr
    af8c:			; <UNDEFINED> instruction: 0xf7ff611a
    af90:	strbmi	pc, [r0], -r7, lsr #27	; <UNPREDICTABLE>
    af94:	pop	{r0, r1, ip, sp, pc}
    af98:	stmdami	r8, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    af9c:			; <UNDEFINED> instruction: 0xf7f94478
    afa0:	svclt	0x0000f8ff
    afa4:			; <UNDEFINED> instruction: 0x00017eba
    afa8:	andeq	r0, r0, ip, asr #4
    afac:	andeq	r0, r0, r0, asr #3
    afb0:	andeq	r0, r0, r4, asr #3
    afb4:	ldrdeq	r0, [r0], -r8
    afb8:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    afbc:	ldrdeq	r5, [r0], -ip
    afc0:	tstlt	r3, r3, lsl #18
    afc4:			; <UNDEFINED> instruction: 0x4770e57c
    afc8:	mvnsmi	lr, #737280	; 0xb4000
    afcc:	svcmi	0x002b2801
    afd0:			; <UNDEFINED> instruction: 0xf04fbfd8
    afd4:	ldrbtmi	r0, [pc], #-2305	; afdc <strspn@plt+0x8450>
    afd8:	stmdavs	r8, {r0, r1, r8, sl, fp, ip, lr, pc}^
    afdc:	ldc2l	7, cr15, [r4], {255}	; 0xff
    afe0:	blmi	9dc9ec <funcstring@@Base+0x9b718c>
    afe4:	andhi	pc, r3, r7, asr r8	; <UNPREDICTABLE>
    afe8:	ldrdcc	pc, [r0], -r8
    afec:	blle	105c520 <funcstring@@Base+0x1036cc0>
    aff0:	ldmpl	lr!, {r2, r5, r8, r9, fp, lr}^
    aff4:	movwcc	r6, #6195	; 0x1833
    aff8:			; <UNDEFINED> instruction: 0xf8d86033
    affc:			; <UNDEFINED> instruction: 0xf1b93000
    b000:			; <UNDEFINED> instruction: 0xf8d80f00
    b004:	bl	fe8df02c <funcstring@@Base+0xfe8b97cc>
    b008:			; <UNDEFINED> instruction: 0xf8c80309
    b00c:	stcle	0, cr3, [pc, #-0]	; b014 <strspn@plt+0x8488>
    b010:	and	r2, r2, r0, lsl #8
    b014:	strbmi	r3, [ip, #-1025]	; 0xfffffbff
    b018:			; <UNDEFINED> instruction: 0xf898d00a
    b01c:	blcs	17034 <basesyntax@@Base+0x5518>
    b020:			; <UNDEFINED> instruction: 0xf855d0f8
    b024:	strcc	r0, [r1], #-36	; 0xffffffdc
    b028:	bl	ffec900c <funcstring@@Base+0xffea37ac>
    b02c:	mvnsle	r4, ip, asr #10
    b030:	ldrdcs	pc, [r8], -r8
    b034:	streq	lr, [r4, #2821]	; 0xb05
    b038:			; <UNDEFINED> instruction: 0xf8553a04
    b03c:			; <UNDEFINED> instruction: 0xf8423b04
    b040:	blcs	1ac58 <basesyntax@@Base+0x913c>
    b044:	andcs	sp, r1, #1073741886	; 0x4000003e
    b048:	mvnscc	pc, #79	; 0x4f
    b04c:	movwcs	lr, #14792	; 0x39c8
    b050:	blcc	65124 <funcstring@@Base+0x3f8c4>
    b054:	ldmdblt	fp, {r0, r1, r4, r5, sp, lr}
    b058:	ldmpl	fp!, {r0, r1, r3, r8, r9, fp, lr}^
    b05c:	ldmdblt	r3, {r0, r1, r3, r4, fp, sp, lr}
    b060:	ldmfd	sp!, {sp}
    b064:			; <UNDEFINED> instruction: 0xf7f983f8
    b068:	andcs	pc, r0, r1, ror r8	; <UNPREDICTABLE>
    b06c:	mvnshi	lr, #12386304	; 0xbd0000
    b070:	strb	r4, [r1, sl, lsr #12]!
    b074:	ldrbtmi	r4, [r8], #-2053	; 0xfffff7fb
    b078:			; <UNDEFINED> instruction: 0xf892f7f9
    b07c:	andeq	r7, r1, sl, lsr sp
    b080:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    b084:	andeq	r0, r0, r4, lsr #4
    b088:	andeq	r0, r0, r8, lsl #5
    b08c:	andeq	r5, r0, sl, lsl sp
    b090:	stmdacs	r1, {r3, r4, r5, r8, sl, ip, sp, pc}
    b094:	ldrbtmi	r4, [ip], #-3092	; 0xfffff3ec
    b098:	blmi	53f108 <funcstring@@Base+0x5198a8>
    b09c:	stmdavs	fp!, {r0, r2, r5, r6, r7, fp, ip, lr}
    b0a0:	eorvs	r3, fp, r1, lsl #6
    b0a4:			; <UNDEFINED> instruction: 0xf7ff2000
    b0a8:			; <UNDEFINED> instruction: 0xf7fffd69
    b0ac:	blmi	44a518 <funcstring@@Base+0x424cb8>
    b0b0:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
    b0b4:	tstlt	fp, r3, lsl #16
    b0b8:	stc2	7, cr15, [r6, #-1020]!	; 0xfffffc04
    b0bc:	blcc	65170 <funcstring@@Base+0x3f910>
    b0c0:	ldmdblt	fp, {r0, r1, r3, r5, sp, lr}
    b0c4:	stmiapl	r3!, {r0, r1, r3, r8, r9, fp, lr}^
    b0c8:	stmdblt	fp, {r0, r1, r3, r4, fp, sp, lr}^
    b0cc:	ldclt	0, cr2, [r8, #-0]
    b0d0:	eorcs	r4, r0, #9216	; 0x2400
    b0d4:	stmiapl	r0!, {r8, sp}^
    b0d8:	ldrhtmi	lr, [r8], -sp
    b0dc:	blt	cc70f4 <funcstring@@Base+0xca1894>
    b0e0:			; <UNDEFINED> instruction: 0xf834f7f9
    b0e4:	ldclt	0, cr2, [r8, #-0]
    b0e8:	andeq	r7, r1, sl, ror ip
    b0ec:	andeq	r0, r0, r4, lsr #4
    b0f0:	andeq	r0, r0, r4, asr #3
    b0f4:	andeq	r0, r0, r8, lsl #5
    b0f8:	andeq	r0, r0, r8, ror #5
    b0fc:			; <UNDEFINED> instruction: 0xf7ffb508
    b100:			; <UNDEFINED> instruction: 0xf04ffc43
    b104:	blmi	157908 <funcstring@@Base+0x1320a8>
    b108:	ldrbtmi	r4, [fp], #-2565	; 0xfffff5fb
    b10c:	stmdacs	r0, {r0, r1, r3, r4, r7, fp, ip, lr}
    b110:	andcs	fp, r1, r8, lsl #30
    b114:	smlabteq	r3, r3, r9, lr
    b118:	svclt	0x0000bd08
    b11c:	andeq	r7, r1, r6, lsl #24
    b120:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    b124:	stmdacs	r2, {r1, r3, r4, r7, r9, fp, lr}
    b128:	ldrbtmi	r4, [sl], #-2970	; 0xfffff466
    b12c:	svcmi	0x00f0e92d
    b130:	ldmpl	r3, {r0, r1, r2, r7, ip, sp, pc}^
    b134:	rsbls	pc, r0, #14614528	; 0xdf0000
    b138:	movwls	r6, #22555	; 0x581b
    b13c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    b140:	vqshl.u8	q10, <illegal reg q12.5>, q8
    b144:	blmi	fe56b5d0 <funcstring@@Base+0xfe545d70>
    b148:			; <UNDEFINED> instruction: 0xf8592803
    b14c:	stmiavs	fp!, {r0, r1, ip, lr}^
    b150:	stmdacc	r2, {r1, r2, r3, r4, r5, ip, lr, pc}
    b154:	streq	pc, [ip], #-257	; 0xfffffeff
    b158:	eorsle	r4, lr, #152, 4	; 0x80000009
    b15c:			; <UNDEFINED> instruction: 0xf04f4626
    b160:			; <UNDEFINED> instruction: 0xf8d133ff
    b164:			; <UNDEFINED> instruction: 0xf8d18004
    b168:			; <UNDEFINED> instruction: 0x612bb008
    b16c:	mvnscc	pc, #79	; 0x4f
    b170:	ldmdavs	r3!, {r0, r1, r3, r5, r6, r7, sp, lr}
    b174:	subsle	r2, r7, r0, lsl #22
    b178:	bcs	b691e8 <funcstring@@Base+0xb43988>
    b17c:	ldmdavc	pc, {r2, r4, r6, r8, ip, lr, pc}^	; <UNPREDICTABLE>
    b180:	beq	87594 <funcstring@@Base+0x61d34>
    b184:	suble	r2, pc, r0, lsl #30
    b188:			; <UNDEFINED> instruction: 0xf1062f2d
    b18c:	rsbsle	r0, r5, r4, lsl #12
    b190:	movweq	pc, #4362	; 0x110a	; <UNPREDICTABLE>
    b194:	strbmi	r9, [r3], -r3, lsl #6
    b198:	and	r7, r8, sl, lsl r8
    b19c:			; <UNDEFINED> instruction: 0xf0002a00
    b1a0:	ldmdavc	sl, {r0, r1, r7, pc}^
    b1a4:	bcs	e92310 <funcstring@@Base+0xe6cab0>
    b1a8:	adchi	pc, sp, r0
    b1ac:	addsmi	r4, r7, #11534336	; 0xb00000
    b1b0:	ldmdavc	fp, {r2, r4, r5, r6, r7, r8, ip, lr, pc}^
    b1b4:			; <UNDEFINED> instruction: 0xf0402b3a
    b1b8:			; <UNDEFINED> instruction: 0xf89a80a8
    b1bc:	ldmdavs	r3!, {r0, sp}
    b1c0:	cmnle	r4, r0, lsl #20
    b1c4:			; <UNDEFINED> instruction: 0xf0002b00
    b1c8:			; <UNDEFINED> instruction: 0x360480b8
    b1cc:	rsb	r9, r1, r3, lsl #6
    b1d0:	stmiavs	ip!, {r1, r3, r5, fp, sp, lr}
    b1d4:	addsmi	r3, sl, #268435456	; 0x10000000
    b1d8:			; <UNDEFINED> instruction: 0xf8d5d3c0
    b1dc:	blcs	73224 <funcstring@@Base+0x4d9c4>
    b1e0:	strmi	pc, [r0], r3, lsl #2
    b1e4:	ldrdhi	pc, [r4], -r1
    b1e8:	ldrbtcc	pc, [pc], r6, lsl #2	; <UNPREDICTABLE>
    b1ec:	movwcs	fp, #4044	; 0xfcc
    b1f0:	b	14d3dfc <funcstring@@Base+0x14ae59c>
    b1f4:			; <UNDEFINED> instruction: 0xf8d173da
    b1f8:			; <UNDEFINED> instruction: 0xf04fb008
    b1fc:	bl	117e00 <funcstring@@Base+0xf25a0>
    b200:	rscvs	r0, sl, r6, lsl #13
    b204:			; <UNDEFINED> instruction: 0xf856d1b5
    b208:	ldrmi	r3, [r8], -r4, lsl #24
    b20c:			; <UNDEFINED> instruction: 0xf7f79303
    b210:	ldrbmi	lr, [r0, #-3070]	; 0xfffff402
    b214:	blls	1000d0 <funcstring@@Base+0xda870>
    b218:	andvc	pc, sl, r3, lsl r8	; <UNPREDICTABLE>
    b21c:	svccs	0x0000449a
    b220:	ldmdavs	r3!, {r1, r2, r4, r5, r7, r8, ip, lr, pc}
    b224:			; <UNDEFINED> instruction: 0xd1a72b00
    b228:	beq	447664 <funcstring@@Base+0x421e04>
    b22c:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    b230:	blne	d14f34 <funcstring@@Base+0xcef6d4>
    b234:	movtcs	r4, #2138	; 0x85a
    b238:	adcne	r9, r4, r0, lsl #6
    b23c:	strcc	r4, [r1], #-1144	; 0xfffffb88
    b240:	strtmi	r1, [r2], -r3, ror #15
    b244:			; <UNDEFINED> instruction: 0xf88ef004
    b248:	ldrbmi	r2, [r1], -r0, lsl #4
    b24c:			; <UNDEFINED> instruction: 0xf88d4658
    b250:			; <UNDEFINED> instruction: 0xf88d7010
    b254:			; <UNDEFINED> instruction: 0xf0042011
    b258:			; <UNDEFINED> instruction: 0xf04ff81d
    b25c:	bmi	1458260 <funcstring@@Base+0x1432a00>
    b260:	movwmi	lr, #14789	; 0x39c5
    b264:	ldrbtmi	r4, [sl], #-2891	; 0xfffff4b5
    b268:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    b26c:	subsmi	r9, sl, r5, lsl #22
    b270:	addhi	pc, r8, r0, asr #32
    b274:	andlt	r4, r7, r0, asr #12
    b278:	svchi	0x00f0e8bd
    b27c:	blcs	294f0 <funcstring@@Base+0x3c90>
    b280:			; <UNDEFINED> instruction: 0xf10dd186
    b284:			; <UNDEFINED> instruction: 0xf04f0a10
    b288:	ldrcs	r0, [pc, -r1, lsl #16]!
    b28c:	bls	1051d8 <funcstring@@Base+0xdf978>
    b290:	umullsle	r4, sl, sl, r2
    b294:	andcs	r4, r0, #68, 16	; 0x440000
    b298:	ldrmi	r9, [r0], r3, lsl #18
    b29c:			; <UNDEFINED> instruction: 0xf10d4478
    b2a0:			; <UNDEFINED> instruction: 0xf0030a10
    b2a4:			; <UNDEFINED> instruction: 0xe7c4fff7
    b2a8:	mulcc	r0, r8, r8
    b2ac:	eorsle	r2, r7, sl, lsr fp
    b2b0:			; <UNDEFINED> instruction: 0x463a4b3e
    b2b4:			; <UNDEFINED> instruction: 0xf10d493e
    b2b8:			; <UNDEFINED> instruction: 0x273f0a10
    b2bc:	andeq	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    b2c0:			; <UNDEFINED> instruction: 0xf0024479
    b2c4:	ldmdami	fp!, {r0, r1, r2, r3, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}
    b2c8:			; <UNDEFINED> instruction: 0xf0044478
    b2cc:	blne	d4a220 <funcstring@@Base+0xd249c0>
    b2d0:			; <UNDEFINED> instruction: 0xf04f4839
    b2d4:	movtcs	r0, #2304	; 0x900
    b2d8:	movwls	r1, #164	; 0xa4
    b2dc:	ldrbtmi	r3, [r8], #-1025	; 0xfffffbff
    b2e0:	strbne	r4, [r3, r8, asr #13]!
    b2e4:			; <UNDEFINED> instruction: 0xf0044622
    b2e8:			; <UNDEFINED> instruction: 0x464af83d
    b2ec:			; <UNDEFINED> instruction: 0x46584651
    b2f0:	andsvc	pc, r0, sp, lsl #17
    b2f4:	andsls	pc, r1, sp, lsl #17
    b2f8:			; <UNDEFINED> instruction: 0xffccf003
    b2fc:	stccc	8, cr15, [r4], {86}	; 0x56
    b300:	bne	ff4f1b14 <funcstring@@Base+0xff4cc2b4>
    b304:	movwcc	lr, #10155	; 0x27ab
    b308:	blmi	b45028 <funcstring@@Base+0xb1f7c8>
    b30c:	stmdami	ip!, {r9, sp}
    b310:	beq	44774c <funcstring@@Base+0x421eec>
    b314:	andne	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    b318:			; <UNDEFINED> instruction: 0xf0034478
    b31c:			; <UNDEFINED> instruction: 0xe7d6ffbb
    b320:			; <UNDEFINED> instruction: 0xf10d4828
    b324:			; <UNDEFINED> instruction: 0xf88d0a10
    b328:			; <UNDEFINED> instruction: 0x273f7010
    b32c:			; <UNDEFINED> instruction: 0x46514478
    b330:	andscs	pc, r1, sp, lsl #17
    b334:			; <UNDEFINED> instruction: 0xffaef003
    b338:			; <UNDEFINED> instruction: 0xf898e7c9
    b33c:			; <UNDEFINED> instruction: 0xf1bcc000
    b340:	andsle	r0, r0, sl, lsr pc
    b344:			; <UNDEFINED> instruction: 0x463a4819
    b348:			; <UNDEFINED> instruction: 0x4698491f
    b34c:	beq	447788 <funcstring@@Base+0x421f28>
    b350:			; <UNDEFINED> instruction: 0xf859273f
    b354:	ldrbtmi	r0, [r9], #-0
    b358:	cdp2	0, 3, cr15, cr4, cr2, {0}
    b35c:	ldrbtmi	r4, [r8], #-2075	; 0xfffff7e5
    b360:	blx	fe24737a <funcstring@@Base+0xfe221b1a>
    b364:			; <UNDEFINED> instruction: 0xf10de765
    b368:	ldmdami	r9, {r4, r9, fp}
    b36c:			; <UNDEFINED> instruction: 0xf88d461a
    b370:			; <UNDEFINED> instruction: 0x46517010
    b374:			; <UNDEFINED> instruction: 0x46984478
    b378:			; <UNDEFINED> instruction: 0xf88d4667
    b37c:			; <UNDEFINED> instruction: 0xf0033011
    b380:	ldrb	pc, [r6, -r9, lsl #31]	; <UNPREDICTABLE>
    b384:	b	fe449368 <funcstring@@Base+0xfe423b08>
    b388:	ldrbtmi	r4, [r8], #-2066	; 0xfffff7ee
    b38c:			; <UNDEFINED> instruction: 0xff08f7f8
    b390:	andeq	r7, r1, r6, ror #23
    b394:			; <UNDEFINED> instruction: 0x000001b0
    b398:	ldrdeq	r7, [r1], -r0
    b39c:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    b3a0:	andeq	r5, r0, r4, asr #23
    b3a4:	andeq	r7, r1, sl, lsr #21
    b3a8:	andeq	r5, r0, r0, lsr fp
    b3ac:	andeq	r0, r0, ip, lsr #4
    b3b0:	andeq	r5, r0, r4, lsl fp
    b3b4:	andeq	r5, r0, r4, lsl #22
    b3b8:	andeq	r5, r0, r2, lsr #22
    b3bc:	andeq	r0, r0, r8, ror #5
    b3c0:			; <UNDEFINED> instruction: 0x00005ab4
    b3c4:	andeq	r5, r0, r0, lsr #21
    b3c8:	muleq	r0, r2, sl
    b3cc:	andeq	r5, r0, lr, ror #20
    b3d0:	andeq	r5, r0, r8, asr sl
    b3d4:	andeq	r5, r0, lr, lsl sl
    b3d8:	mcrmi	5, 1, fp, cr5, cr8, {7}
    b3dc:	ldrbtmi	r4, [lr], #-2853	; 0xfffff4db
    b3e0:	stmdavs	ip!, {r0, r2, r4, r5, r6, r7, fp, ip, lr}
    b3e4:	stmdavc	r1!, {r2, r3, r4, r7, r8, ip, sp, pc}
    b3e8:	stfnep	f3, [r7], #-548	; 0xfffffddc
    b3ec:	and	r7, r6, r3, lsl #16
    b3f0:	eorsle	r2, r4, r0, lsl #22
    b3f4:	mcrrne	8, 4, r7, r2, cr3
    b3f8:	andsle	r2, pc, sl, lsr fp	; <UNPREDICTABLE>
    b3fc:	addsmi	r4, r9, #16, 12	; 0x1000000
    b400:	stmdavc	r3, {r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
    b404:	blcs	e9cc2c <funcstring@@Base+0xe773cc>
    b408:	eorvs	sp, pc, sl, lsl r0	; <UNPREDICTABLE>
    b40c:	blmi	6babf4 <funcstring@@Base+0x695394>
    b410:	stmdavs	sl, {r0, r4, r5, r6, r7, fp, ip, lr}
    b414:	tstlt	r3, r3, lsl r8
    b418:	stccs	8, cr7, [sp], #-112	; 0xffffff90
    b41c:	andcs	sp, r0, r1
    b420:	ldmdavc	pc, {r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}^	; <UNPREDICTABLE>
    b424:	svccs	0x00001c5c
    b428:	andcc	sp, r4, #249	; 0xf9
    b42c:	ldmdavc	r9, {r1, r3, sp, lr}^
    b430:	bicsle	r2, sl, sp, lsr #18
    b434:	blcs	296a8 <funcstring@@Base+0x3e48>
    b438:	ubfx	sp, r7, #3, #17
    b43c:	ldrb	r3, [r5, r2]
    b440:	ldmdblt	r3!, {r0, r1, r5, r6, fp, ip, sp, lr}
    b444:	ldmpl	r2!, {r2, r3, r8, r9, fp, lr}^
    b448:	ldcne	8, cr6, [ip, #-76]	; 0xffffffb4
    b44c:	ldmdavs	pc, {r2, r4, sp, lr}	; <UNPREDICTABLE>
    b450:	blmi	2b7994 <funcstring@@Base+0x292134>
    b454:			; <UNDEFINED> instruction: 0x601f58f3
    b458:	eorvs	r2, pc, r0, lsl #14
    b45c:	stmdami	r8, {r1, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    b460:			; <UNDEFINED> instruction: 0xf7f84478
    b464:	stmdami	r7, {r0, r2, r3, r4, r7, r9, sl, fp, ip, sp, lr, pc}
    b468:			; <UNDEFINED> instruction: 0xf7f84478
    b46c:	svclt	0x0000fe99
    b470:	andeq	r7, r1, r2, lsr r9
    b474:	andeq	r0, r0, r0, lsr #3
    b478:	andeq	r0, r0, r4, asr #3
    b47c:	andeq	r0, r0, ip, lsr #5
    b480:	andeq	r5, r0, r4, lsl #18
    b484:	andeq	r5, r0, r0, lsr #19
    b488:	strmi	fp, [r1], -r8, lsl #10
    b48c:			; <UNDEFINED> instruction: 0x4c074b06
    b490:	bmi	1dc684 <funcstring@@Base+0x1b6e24>
    b494:	ldmdbpl	ip, {r0, r1, r2, fp, lr}
    b498:	ldrbtmi	r5, [r8], #-2203	; 0xfffff765
    b49c:	ldmdavs	r2, {r1, r5, fp, sp, lr}^
    b4a0:			; <UNDEFINED> instruction: 0xf7f8601a
    b4a4:	svclt	0x0000fe7d
    b4a8:	andeq	r7, r1, r0, lsl #17
    b4ac:	andeq	r0, r0, r8, lsr #4
    b4b0:	andeq	r0, r0, ip, lsl #5
    b4b4:	andeq	r5, r0, lr, lsr #20
    b4b8:	bmi	55d910 <funcstring@@Base+0x5380b0>
    b4bc:	blmi	55c6a8 <funcstring@@Base+0x536e48>
    b4c0:	addslt	fp, r5, r0, lsl #10
    b4c4:	ldrbtmi	r5, [fp], #-2186	; 0xfffff776
    b4c8:	ldmdavs	r2, {r0, r1, r4, r8, fp, lr}
    b4cc:			; <UNDEFINED> instruction: 0xf04f9213
    b4d0:	bmi	48bcd8 <funcstring@@Base+0x466478>
    b4d4:	ldmpl	fp, {r0, r3, r4, r5, r6, sl, lr}
    b4d8:	ldmdavs	fp, {r1, r6, sl, fp, ip}
    b4dc:	eorcc	pc, r3, r1, asr r8	; <UNPREDICTABLE>
    b4e0:			; <UNDEFINED> instruction: 0xf851d00c
    b4e4:	stcge	0, cr5, [r3], {32}
    b4e8:	cmpcs	r0, sp, lsl #20
    b4ec:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    b4f0:			; <UNDEFINED> instruction: 0xf0029500
    b4f4:	strtmi	pc, [r0], -r5, lsl #24
    b4f8:			; <UNDEFINED> instruction: 0xffc6f7ff
    b4fc:	bmi	276510 <funcstring@@Base+0x250cb0>
    b500:	ldrbtmi	r2, [sl], #-320	; 0xfffffec0
    b504:			; <UNDEFINED> instruction: 0xf0024620
    b508:	udf	#20411	; 0x4fbb
    b50c:	andeq	r7, r1, r4, asr r8
    b510:			; <UNDEFINED> instruction: 0x000001b0
    b514:	andeq	r7, r1, sl, asr #16
    b518:	andeq	r7, r1, r0, ror #4
    b51c:	ldrdeq	r0, [r0], -ip
    b520:	andeq	r5, r0, lr, ror #19
    b524:	strdeq	r5, [r0], -sl
    b528:			; <UNDEFINED> instruction: 0x4605b570
    b52c:			; <UNDEFINED> instruction: 0x46144e15
    b530:	stmdblt	r2, {r1, r2, r3, r4, r5, r6, sl, lr}
    b534:	stmdavc	fp, {r1, r3, r5, r8, sp, lr}
    b538:	eorseq	pc, r0, #-1073741784	; 0xc0000028
    b53c:	ldmdale	r2, {r0, r3, r9, fp, sp}
    b540:	biclt	r7, fp, fp, asr #16
    b544:			; <UNDEFINED> instruction: 0x2010b9d4
    b548:	blx	ff54954a <funcstring@@Base+0xff523cea>
    b54c:	tstcs	pc, lr, lsl #20
    b550:	andvs	r6, r1, r4, asr #32
    b554:	bmi	361820 <funcstring@@Base+0x33bfc0>
    b558:	addvs	r6, r1, r9, lsl #16
    b55c:	ldmdavs	r2, {r1, r4, r5, r7, fp, ip, lr}
    b560:	smlawtvs	r8, r2, r0, r6
    b564:	blcs	b7ab2c <funcstring@@Base+0xb552cc>
    b568:	stmdavc	fp, {r2, r3, r5, r6, r7, r8, ip, lr, pc}^
    b56c:	mvnle	r2, r0, lsl #22
    b570:	mvnscc	pc, #79	; 0x4f
    b574:	ldcllt	0, cr6, [r0, #-940]!	; 0xfffffc54
    b578:	ldcllt	0, cr6, [r0, #-936]!	; 0xfffffc58
    b57c:	ldrbtmi	r4, [r8], #-2052	; 0xfffff7fc
    b580:			; <UNDEFINED> instruction: 0xff82f7ff
    b584:	andeq	r7, r1, r0, ror #15
    b588:			; <UNDEFINED> instruction: 0x000002bc
    b58c:	muleq	r0, r0, r2
    b590:	andeq	r5, r0, lr, lsl #19
    b594:	addlt	fp, r3, r0, lsr r5
    b598:	strmi	r7, [r5], -r4, lsl #16
    b59c:	mrrccs	0, 0, r9, pc, cr1	; <UNPREDICTABLE>
    b5a0:			; <UNDEFINED> instruction: 0xf7f7d006
    b5a4:	stmdavs	r3, {r2, r3, r4, r9, fp, sp, lr, pc}
    b5a8:	andscc	pc, r4, r3, lsr r8	; <UNPREDICTABLE>
    b5ac:	strle	r0, [pc, #-1370]	; b05a <strspn@plt+0x84ce>
    b5b0:	strcc	r7, [r1, #-2156]	; 0xfffff794
    b5b4:	ldfcsp	f3, [pc], {100}	; 0x64
    b5b8:			; <UNDEFINED> instruction: 0xf7f7d006
    b5bc:	stmdavs	r3, {r4, r9, fp, sp, lr, pc}
    b5c0:	andscc	pc, r4, r3, lsr r8	; <UNPREDICTABLE>
    b5c4:	strle	r0, [r3, #-1819]	; 0xfffff8e5
    b5c8:	svcmi	0x0001f815
    b5cc:	mvnsle	r2, r0, lsl #24
    b5d0:	andlt	r4, r3, r8, lsr #12
    b5d4:	svclt	0x0000bd30
    b5d8:	bmi	31e20c <funcstring@@Base+0x2f89ac>
    b5dc:	ldmpl	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    b5e0:	bcs	65630 <funcstring@@Base+0x3fdd0>
    b5e4:	bcs	bf614 <funcstring@@Base+0x99db4>
    b5e8:	bmi	27fa04 <funcstring@@Base+0x25a1a4>
    b5ec:	ldcvs	8, cr5, [r8, #620]	; 0x26c
    b5f0:			; <UNDEFINED> instruction: 0xf0013004
    b5f4:	bmi	1f9aa8 <funcstring@@Base+0x1d4248>
    b5f8:			; <UNDEFINED> instruction: 0x47705898
    b5fc:	ldmpl	fp, {r2, r9, fp, lr}
    b600:	mulcc	r4, r8, ip
    b604:	stmdblt	r2!, {r0, ip, sp, lr, pc}
    b608:	andeq	r7, r1, r4, lsr r7
    b60c:	andeq	r0, r0, r8, lsr #3
    b610:	andeq	r0, r0, r0, lsr #5
    b614:	andeq	r0, r0, r8, ror #5
    b618:	blmi	65de80 <funcstring@@Base+0x638620>
    b61c:	ldmdbmi	r9, {r1, r3, r4, r5, r6, sl, lr}
    b620:	strdlt	fp, [r5], r0
    b624:			; <UNDEFINED> instruction: 0x260058d3
    b628:			; <UNDEFINED> instruction: 0x46074c17
    b62c:	movwls	r6, #14363	; 0x381b
    b630:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    b634:	ldrbtmi	r4, [ip], #-2581	; 0xfffff5eb
    b638:			; <UNDEFINED> instruction: 0x466d4b15
    b63c:	strtmi	r5, [r8], -r1, ror #16
    b640:	stmiapl	r2!, {r1, r2, r3, sp, lr}
    b644:	stmiapl	r3!, {r0, r1, r2, r4, sp, lr}^
    b648:			; <UNDEFINED> instruction: 0xf7fe6819
    b64c:	ldrtmi	pc, [r0], -r1, asr #23	; <UNPREDICTABLE>
    b650:			; <UNDEFINED> instruction: 0xffc2f7ff
    b654:	stmiapl	r3!, {r0, r1, r2, r3, r8, r9, fp, lr}^
    b658:			; <UNDEFINED> instruction: 0xf0026819
    b65c:	strtmi	pc, [r8], -r1, asr #24
    b660:	blx	ffbc9662 <funcstring@@Base+0xffba3e02>
    b664:	blmi	19de9c <funcstring@@Base+0x17863c>
    b668:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    b66c:	blls	e56dc <funcstring@@Base+0xbfe7c>
    b670:	qaddle	r4, sl, r1
    b674:	ldcllt	0, cr11, [r0, #20]!
    b678:	ldmdb	r6, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b67c:	strdeq	r7, [r1], -r4
    b680:			; <UNDEFINED> instruction: 0x000001b0
    b684:	andeq	r0, r0, ip, asr r2
    b688:	ldrdeq	r7, [r1], -sl
    b68c:	andeq	r0, r0, r8, lsr #3
    b690:	muleq	r0, ip, r1
    b694:	andeq	r0, r0, r4, ror #3
    b698:	andeq	r7, r1, r8, lsr #13
    b69c:	stmdbmi	r8, {r0, r1, r2, r9, fp, lr}
    b6a0:	blmi	21c890 <funcstring@@Base+0x1f7030>
    b6a4:	stmdavs	r8, {r0, r4, r6, fp, ip, lr}
    b6a8:	tstcc	r1, r1, asr #16
    b6ac:	ldmpl	r3, {r0, r6, sp, lr}^
    b6b0:	stmdblt	r3, {r0, r1, r3, r4, fp, sp, lr}
    b6b4:	andcs	r4, r2, r0, ror r7
    b6b8:	svclt	0x0000e7ae
    b6bc:	andeq	r7, r1, r0, ror r6
    b6c0:	andeq	r0, r0, r8, lsr #4
    b6c4:	andeq	r0, r0, r0, ror r2
    b6c8:	and	fp, r5, r0, lsl r5
    b6cc:	mrrc2	7, 15, pc, lr, cr12	; <UNPREDICTABLE>
    b6d0:	tstle	r8, sl, lsl #16
    b6d4:			; <UNDEFINED> instruction: 0xffe2f7ff
    b6d8:	blx	1b496d2 <funcstring@@Base+0x1b23e72>
    b6dc:			; <UNDEFINED> instruction: 0x4604285c
    b6e0:			; <UNDEFINED> instruction: 0x4620d0f4
    b6e4:			; <UNDEFINED> instruction: 0xf7fcbd10
    b6e8:	strtmi	pc, [r0], -r7, lsr #21
    b6ec:	svclt	0x0000bd10
    b6f0:	cfldr64mi	mvdx11, [lr], #-448	; 0xfffffe40
    b6f4:	ldrbtmi	r4, [ip], #-2942	; 0xfffff482
    b6f8:	stmdavs	fp!, {r0, r2, r5, r6, r7, fp, ip, lr}
    b6fc:			; <UNDEFINED> instruction: 0xf0402b00
    b700:			; <UNDEFINED> instruction: 0xf7ff80aa
    b704:	ldmdacs	fp!, {r0, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    b708:	addhi	pc, r2, r0, lsl #6
    b70c:	vsub.i8	d18, d0, d8
    b710:			; <UNDEFINED> instruction: 0xf1a0808d
    b714:	blcs	c8c340 <funcstring@@Base+0xc66ae0>
    b718:	addshi	pc, r5, r0, lsl #4
    b71c:			; <UNDEFINED> instruction: 0xf852a202
    b720:	ldrmi	r3, [sl], #-35	; 0xffffffdd
    b724:	svclt	0x00004710
    b728:			; <UNDEFINED> instruction: 0xffffffdb
    b72c:	andeq	r0, r0, pc, asr #2
    b730:	andeq	r0, r0, pc, lsl r1
    b734:	andeq	r0, r0, pc, lsl r1
    b738:	andeq	r0, r0, pc, lsl r1
    b73c:	andeq	r0, r0, pc, lsl r1
    b740:	andeq	r0, r0, pc, lsl r1
    b744:	andeq	r0, r0, pc, lsl r1
    b748:	andeq	r0, r0, pc, lsl r1
    b74c:	andeq	r0, r0, pc, lsl r1
    b750:	andeq	r0, r0, pc, lsl r1
    b754:	andeq	r0, r0, pc, lsl r1
    b758:	andeq	r0, r0, pc, lsl r1
    b75c:	andeq	r0, r0, pc, lsl r1
    b760:	andeq	r0, r0, pc, lsl r1
    b764:	andeq	r0, r0, pc, lsl r1
    b768:	andeq	r0, r0, pc, lsl r1
    b76c:	andeq	r0, r0, pc, lsl r1
    b770:	andeq	r0, r0, pc, lsl r1
    b774:	andeq	r0, r0, pc, lsl r1
    b778:	andeq	r0, r0, pc, lsl r1
    b77c:	andeq	r0, r0, pc, lsl r1
    b780:	andeq	r0, r0, pc, lsl r1
    b784:			; <UNDEFINED> instruction: 0xffffffdb
    b788:	andeq	r0, r0, pc, lsl r1
    b78c:	andeq	r0, r0, pc, lsl r1
    b790:	andeq	r0, r0, sp, asr #1
    b794:	andeq	r0, r0, pc, lsl r1
    b798:	andeq	r0, r0, pc, lsl r1
    b79c:	andeq	r0, r0, pc, ror #2
    b7a0:	andeq	r0, r0, pc, lsl r1
    b7a4:	andeq	r0, r0, r7, lsl #3
    b7a8:	muleq	r0, r3, r1
    b7ac:	andeq	r0, r0, pc, lsl r1
    b7b0:	andeq	r0, r0, pc, lsl r1
    b7b4:	andeq	r0, r0, pc, lsl r1
    b7b8:	andeq	r0, r0, pc, lsl r1
    b7bc:	andeq	r0, r0, pc, lsl r1
    b7c0:	andeq	r0, r0, pc, lsl r1
    b7c4:	andeq	r0, r0, pc, lsl r1
    b7c8:	andeq	r0, r0, pc, lsl r1
    b7cc:	andeq	r0, r0, pc, lsl r1
    b7d0:	andeq	r0, r0, pc, lsl r1
    b7d4:	andeq	r0, r0, pc, lsl r1
    b7d8:	andeq	r0, r0, pc, lsl r1
    b7dc:	andeq	r0, r0, pc, lsl r1
    b7e0:	andeq	r0, r0, pc, lsl r1
    b7e4:	andeq	r0, r0, pc, lsl r1
    b7e8:	andeq	r0, r0, pc, lsl r1
    b7ec:	andeq	r0, r0, pc, lsl r1
    b7f0:	andeq	r0, r0, r7, lsr r1
    b7f4:	blx	ff7c97ec <funcstring@@Base+0xff7a3f8c>
    b7f8:	svclt	0x0018280a
    b7fc:	svceq	0x0082f110
    b800:			; <UNDEFINED> instruction: 0xf7fcd1f8
    b804:			; <UNDEFINED> instruction: 0xf7fffa19
    b808:	ldmdacs	fp!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    b80c:	svcge	0x007ef77f
    b810:	tstle	r8, ip, ror r8
    b814:			; <UNDEFINED> instruction: 0xff58f7ff
    b818:	subsle	r2, r4, ip, ror r8
    b81c:	blx	349814 <funcstring@@Base+0x323fb4>
    b820:	andcs	r4, r6, #52, 22	; 0xd000
    b824:	stmiapl	r3!, {r4, r9, sl, lr}^
    b828:	ldcllt	0, cr6, [r0, #-104]!	; 0xffffff98
    b82c:	svceq	0x0082f110
    b830:	blmi	c3fc4c <funcstring@@Base+0xc1a3ec>
    b834:	ldrmi	r2, [r0], -r0, lsl #4
    b838:	andsvs	r5, sl, r3, ror #17
    b83c:			; <UNDEFINED> instruction: 0xf110bd70
    b840:			; <UNDEFINED> instruction: 0xf43f0f81
    b844:	stmdbmi	ip!, {r1, r2, r3, r4, r6, r8, r9, sl, fp, sp, pc}
    b848:	ldrmi	r2, [sl], -r0, lsl #6
    b84c:	pop	{r0, r5, r6, fp, ip, lr}
    b850:	orrcc	r4, r2, r0, ror r0
    b854:	ldrdcs	lr, [r2], -r8
    b858:	mrc2	7, 6, pc, cr14, cr15, {7}
    b85c:			; <UNDEFINED> instruction: 0xf7ffe751
    b860:	ldmdacs	fp!, {r0, r1, r4, r5, r8, r9, sl, fp, ip, sp, lr, pc}
    b864:			; <UNDEFINED> instruction: 0xf7fcd03b
    b868:	blmi	8ca00c <funcstring@@Base+0x8a47ac>
    b86c:	ldrmi	r2, [r0], -r2, lsl #4
    b870:	andsvs	r5, sl, r3, ror #17
    b874:	bmi	87ae3c <funcstring@@Base+0x8555dc>
    b878:	blmi	853c84 <funcstring@@Base+0x82e424>
    b87c:	stmiapl	r2!, {r3, r9, sl, lr}
    b880:	ldmdavs	r2!, {r1, r2, r4, fp, sp, lr}^
    b884:	rsbsvs	r4, r2, sl, lsl #8
    b888:	blmi	6a1c18 <funcstring@@Base+0x67c3b8>
    b88c:	eorvs	r6, sl, r2, lsl r8
    b890:	andsvs	r5, r9, r3, ror #17
    b894:			; <UNDEFINED> instruction: 0xf7ffbd70
    b898:	stmdacs	r6!, {r0, r1, r2, r4, r8, r9, sl, fp, ip, sp, lr, pc}
    b89c:			; <UNDEFINED> instruction: 0xf7fcd019
    b8a0:	blmi	549fd4 <funcstring@@Base+0x524774>
    b8a4:	ldrmi	r2, [r0], -r3, lsl #4
    b8a8:	andsvs	r5, sl, r3, ror #17
    b8ac:	blmi	47ae74 <funcstring@@Base+0x455614>
    b8b0:	ldrmi	r2, [r0], -r7, lsl #4
    b8b4:	andsvs	r5, sl, r3, ror #17
    b8b8:	blmi	3bae80 <funcstring@@Base+0x395620>
    b8bc:	ldrmi	r2, [r0], -r8, lsl #4
    b8c0:	andsvs	r5, sl, r3, ror #17
    b8c4:	blmi	2fae8c <funcstring@@Base+0x2d562c>
    b8c8:	ldrmi	r2, [r0], -r5, lsl #4
    b8cc:	andsvs	r5, sl, r3, ror #17
    b8d0:	blmi	23ae98 <funcstring@@Base+0x215638>
    b8d4:	ldrmi	r2, [r0], -r4, lsl #4
    b8d8:	andsvs	r5, sl, r3, ror #17
    b8dc:	blmi	17aea4 <funcstring@@Base+0x155644>
    b8e0:	ldrmi	r2, [r0], -r9, lsl #4
    b8e4:	andsvs	r5, sl, r3, ror #17
    b8e8:	svclt	0x0000bd70
    b8ec:	andeq	r7, r1, sl, lsl r6
    b8f0:	andeq	r0, r0, ip, asr r2
    b8f4:	ldrdeq	r0, [r0], -ip
    b8f8:	andeq	r0, r0, r8, asr #4
    b8fc:	andeq	r0, r0, r8, lsr #4
    b900:	andeq	r0, r0, r0, ror r2
    b904:	svcmi	0x00f8e92d
    b908:	bmi	cdf1d8 <funcstring@@Base+0xcb9978>
    b90c:	blmi	cdcb0c <funcstring@@Base+0xcb72ac>
    b910:	ldrdlt	pc, [ip], #143	; 0x8f
    b914:	andhi	pc, r2, r6, asr r8	; <UNPREDICTABLE>
    b918:	ldmpl	r5!, {r0, r1, r3, r4, r5, r6, r7, sl, lr}^
    b91c:	bleq	1d47d50 <funcstring@@Base+0x1d224f0>
    b920:	ldrdls	pc, [r0], -r8
    b924:	beq	147950 <funcstring@@Base+0x1220f0>
    b928:	stmdavs	fp!, {r8, r9, sl, sp}
    b92c:	teqle	sl, r0, lsl #22
    b930:	mrc2	7, 6, pc, cr14, cr15, {7}
    b934:			; <UNDEFINED> instruction: 0xf1ba4604
    b938:			; <UNDEFINED> instruction: 0xd1200f00
    b93c:			; <UNDEFINED> instruction: 0xd12c2c0c
    b940:	ldmpl	r3!, {r3, r5, r8, r9, fp, lr}^
    b944:	bllt	10e59b8 <funcstring@@Base+0x10c0158>
    b948:	svceq	0x0002f019
    b94c:			; <UNDEFINED> instruction: 0xf8d8d130
    b950:	ldrbeq	r3, [fp, r0]
    b954:	blmi	940de0 <funcstring@@Base+0x91b580>
    b958:	ldmpl	r3!, {r0, r8, sp}^
    b95c:			; <UNDEFINED> instruction: 0xf7f76818
    b960:	bicslt	pc, r0, fp, lsr fp	; <UNPREDICTABLE>
    b964:	ldmdavc	sl, {r0, r1, r7, fp, sp, lr}
    b968:	sbcsle	r2, lr, r0, lsl #20
    b96c:	ldrmi	r4, [r8], -r1, lsl #12
    b970:			; <UNDEFINED> instruction: 0xf96cf7fc
    b974:	blmi	7858dc <funcstring@@Base+0x76007c>
    b978:	ldmpl	r3!, {r0, r1, r2, r3, r5, sp, lr}^
    b97c:	stccs	8, cr6, [r1], {28}
    b980:			; <UNDEFINED> instruction: 0xf000d1dc
    b984:	stmdavs	fp!, {r0, r2, r4, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    b988:	mvnsle	r2, r0, lsl #22
    b98c:	mrc2	7, 5, pc, cr0, cr15, {7}
    b990:	stccs	6, cr4, [r1], {4}
    b994:	stccs	0, cr13, [ip], {245}	; 0xf5
    b998:	movwcs	sp, #210	; 0xd2
    b99c:			; <UNDEFINED> instruction: 0xf8c84620
    b9a0:	pop	{ip, sp}
    b9a4:	blmi	46f98c <funcstring@@Base+0x44a12c>
    b9a8:	ldmpl	r3!, {r0, r1, r2, r3, r5, sp, lr}^
    b9ac:	bfi	r6, ip, (invalid: 16:2)
    b9b0:	andscs	r4, r0, #13312	; 0x3400
    b9b4:	ldmpl	r3!, {r0, r3, r4, r6, r9, sl, lr}^
    b9b8:			; <UNDEFINED> instruction: 0xf7ff6818
    b9bc:	stmdacs	r0, {r0, r2, r3, r4, r6, fp, ip, sp, lr, pc}
    b9c0:	blmi	2bfcdc <funcstring@@Base+0x29a47c>
    b9c4:	streq	lr, [fp], #-2976	; 0xfffff460
    b9c8:	ldmpl	r3!, {r2, r5, r7, ip}^
    b9cc:	andsvs	r3, ip, sp, lsl #8
    b9d0:	svclt	0x0000e7e3
    b9d4:	andeq	r7, r1, r4, lsl #8
    b9d8:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    b9dc:			; <UNDEFINED> instruction: 0x000001b8
    b9e0:	andeq	r6, r1, ip, lsl lr
    b9e4:	andeq	r0, r0, r0, lsl #5
    b9e8:			; <UNDEFINED> instruction: 0x000002bc
    b9ec:	ldrdeq	r0, [r0], -ip
    b9f0:	cfstr32mi	mvfx11, [r9], #-448	; 0xfffffe40
    b9f4:	ldrbtmi	r4, [ip], #-2857	; 0xfffff4d7
    b9f8:	ldmdavs	sp, {r0, r1, r5, r6, r7, fp, ip, lr}
    b9fc:	blcs	5e5ab0 <funcstring@@Base+0x5c0250>
    ba00:	blmi	9ffe14 <funcstring@@Base+0x9da5b4>
    ba04:	stmiapl	r3!, {r3, r9, sp}^
    ba08:			; <UNDEFINED> instruction: 0xf7ff601a
    ba0c:	stmdacs	ip, {r0, r1, r3, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    ba10:	stmdavs	fp!, {r0, r2, r3, r4, r5, r8, ip, lr, pc}
    ba14:	andsle	r2, ip, r7, lsl fp
    ba18:	blcs	5a674 <funcstring@@Base+0x34e14>
    ba1c:	andscs	sp, r0, r0, lsl r9
    ba20:			; <UNDEFINED> instruction: 0xf968f7fe
    ba24:	andcs	r4, r0, #31744	; 0x7c00
    ba28:	stmib	r0, {r0, r1, r2, r3, r8, sp}^
    ba2c:	stmiapl	r2!, {r9, ip}^
    ba30:	ldmdavs	r2, {r0, r2, r3, r4, r8, r9, fp, lr}
    ba34:	stmiapl	r3!, {r1, r7, sp, lr}^
    ba38:	sbcvs	r6, r3, fp, lsl r8
    ba3c:	ldcllt	0, cr6, [r0, #-928]!	; 0xfffffc60
    ba40:			; <UNDEFINED> instruction: 0x46284b18
    ba44:	stmiapl	r3!, {r9, sp}^
    ba48:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    ba4c:			; <UNDEFINED> instruction: 0xf7ff6819
    ba50:	bmi	5bb004 <funcstring@@Base+0x5957a4>
    ba54:	stmiapl	r1!, {r1, r2, r4, r8, r9, fp, lr}
    ba58:	stmdavs	fp, {r1, r5, r6, r7, fp, ip, lr}
    ba5c:	orrslt	r6, fp, r6, lsl r8
    ba60:	tstcs	r0, r0, lsl fp
    ba64:	stmdavs	r8!, {r0, r2, r5, r6, r7, fp, ip, lr}
    ba68:			; <UNDEFINED> instruction: 0xf8acf7fb
    ba6c:	blmi	465b1c <funcstring@@Base+0x4402bc>
    ba70:	eorsvs	r2, r1, r0, lsl #2
    ba74:	stmiapl	r2!, {r1, r4, r5, r7, sp, lr}^
    ba78:	tstlt	fp, r3, lsl r8
    ba7c:	ldmdavs	fp, {r1, r3, r4, r9, sl, lr}
    ba80:	mvnsle	r2, r0, lsl #22
    ba84:	ldcllt	0, cr6, [r0, #-88]!	; 0xffffffa8
    ba88:	eorvs	r2, fp, r8, lsl r3
    ba8c:			; <UNDEFINED> instruction: 0xf04fe7e8
    ba90:			; <UNDEFINED> instruction: 0xf7ff30ff
    ba94:	svclt	0x0000fd11
    ba98:	andeq	r7, r1, sl, lsl r3
    ba9c:	andeq	r0, r0, ip, ror #3
    baa0:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    baa4:			; <UNDEFINED> instruction: 0x000002bc
    baa8:	muleq	r0, r0, r2
    baac:	andeq	r0, r0, r0, lsl #5
    bab0:	andeq	r0, r0, r4, ror #5
    bab4:	andeq	r0, r0, r4, lsr #5
    bab8:	svcmi	0x00f0e92d
    babc:			; <UNDEFINED> instruction: 0xf8dfb083
    bac0:			; <UNDEFINED> instruction: 0x46069138
    bac4:	strcs	r4, [r0, -sp, asr #22]
    bac8:	bmi	135ceb4 <funcstring@@Base+0x1337654>
    bacc:	stmdaeq	r7, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    bad0:	andls	r4, r1, #2046820352	; 0x7a000000
    bad4:	andmi	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    bad8:			; <UNDEFINED> instruction: 0xff14f7ff
    badc:	movwcc	r6, #6179	; 0x1823
    bae0:	stmdacs	r0, {r0, r1, r5, sp, lr}
    bae4:	stmdacs	r1, {r0, r4, r6, ip, lr, pc}
    bae8:	ldrbeq	sp, [r2, r1, lsl #2]!
    baec:	blmi	1180c3c <funcstring@@Base+0x115b3dc>
    baf0:			; <UNDEFINED> instruction: 0xf8592e02
    baf4:	movwls	r3, #3
    baf8:	andhi	pc, r0, r3, asr #17
    bafc:			; <UNDEFINED> instruction: 0xf001d058
    bb00:			; <UNDEFINED> instruction: 0x4605fa17
    bb04:	stmdacs	r5, {r0, r4, sp, lr, pc}
    bb08:			; <UNDEFINED> instruction: 0xf04fd116
    bb0c:	blls	e72c <strspn@plt+0xbba0>
    bb10:	andhi	pc, r0, r3, asr #17
    bb14:	blx	347b20 <funcstring@@Base+0x3222c0>
    bb18:	andcs	r4, ip, r2, lsl #13
    bb1c:			; <UNDEFINED> instruction: 0xf8eaf7fe
    bb20:	bpl	86228 <funcstring@@Base+0x609c8>
    bb24:			; <UNDEFINED> instruction: 0xf8c04605
    bb28:			; <UNDEFINED> instruction: 0xf7ffb000
    bb2c:	stmdacs	r4, {r0, r1, r3, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    bb30:			; <UNDEFINED> instruction: 0xf04fd1e9
    bb34:	strb	r0, [sl, r5, lsl #22]!
    bb38:	movwcc	r6, #6179	; 0x1823
    bb3c:			; <UNDEFINED> instruction: 0xf7ff6023
    bb40:	stmdacs	r3, {r0, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    bb44:	eorsle	r4, sp, r2, lsl #13
    bb48:	andcs	fp, ip, r7, lsl #7
    bb4c:			; <UNDEFINED> instruction: 0xf8d2f7fe
    bb50:	strmi	r6, [r7], -r7, asr #32
    bb54:	andhi	pc, r0, r0, asr #17
    bb58:			; <UNDEFINED> instruction: 0xf1ba6085
    bb5c:	stcle	15, cr0, [ip], {1}
    bb60:	svceq	0x0000f1ba
    bb64:			; <UNDEFINED> instruction: 0x07f3da1c
    bb68:	stmdavs	r3!, {r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, sp, pc}
    bb6c:	eorvs	r3, r3, r1, lsl #6
    bb70:			; <UNDEFINED> instruction: 0xf04fd512
    bb74:			; <UNDEFINED> instruction: 0xf7ff30ff
    bb78:			; <UNDEFINED> instruction: 0xf1aafc9f
    bb7c:			; <UNDEFINED> instruction: 0xf1ba0a02
    bb80:	ldmle	r0!, {r0, r8, r9, sl, fp}^
    bb84:	streq	pc, [r2], -r6, asr #32
    bb88:	ldmdblt	pc, {r1, r2, r5, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
    bb8c:	svceq	0x0001f016
    bb90:	qadd16mi	fp, r7, r8
    bb94:	cdp2	0, 10, cr15, cr12, cr0, {0}
    bb98:	andlt	r4, r3, r8, lsr r6
    bb9c:	svchi	0x00f0e8bd
    bba0:			; <UNDEFINED> instruction: 0xf0466823
    bba4:	movwcc	r0, #5634	; 0x1602
    bba8:	ldr	r6, [r5, r3, lsr #32]
    bbac:	ldrb	r4, [r4, pc, lsr #12]
    bbb0:	mcr2	7, 5, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
    bbb4:			; <UNDEFINED> instruction: 0x5c1a9b01
    bbb8:	movwcc	r6, #6179	; 0x1823
    bbbc:	bcs	23c50 <basebuf@@Base+0x6f8>
    bbc0:			; <UNDEFINED> instruction: 0xe7e9d09d
    bbc4:	blcs	65c78 <funcstring@@Base+0x40418>
    bbc8:	rsbvs	fp, fp, r8, lsl #30
    bbcc:	blcs	bfbe0 <funcstring@@Base+0x9a380>
    bbd0:	movwcs	sp, #12551	; 0x3107
    bbd4:	svccs	0x0000602b
    bbd8:			; <UNDEFINED> instruction: 0xf046d1b7
    bbdc:	strtmi	r0, [pc], -r2, lsl #12
    bbe0:	andscs	lr, r0, sl, ror r7
    bbe4:			; <UNDEFINED> instruction: 0xf886f7fe
    bbe8:	addvs	r2, r5, r0, lsl #6
    bbec:	sbcvs	r4, r3, r5, lsl #12
    bbf0:	eorvs	r2, fp, r3, lsl #6
    bbf4:	svclt	0x0000e7ef
    bbf8:	andeq	r7, r1, r8, asr #4
    bbfc:			; <UNDEFINED> instruction: 0x000001b8
    bc00:	strdeq	r5, [r0], -r0
    bc04:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    bc08:	svcmi	0x00f0e92d
    bc0c:	svcge	0x0000b097
    bc10:	blpl	ff249f94 <funcstring@@Base+0xff224734>
    bc14:			; <UNDEFINED> instruction: 0xf8df460c
    bc18:			; <UNDEFINED> instruction: 0x61bb6bc8
    bc1c:			; <UNDEFINED> instruction: 0xf8df447d
    bc20:	smlabtcs	r0, r4, fp, r3
    bc24:	ldrmi	r4, [r1], r2, lsl #13
    bc28:	eorseq	pc, r4, r7, lsl #2
    bc2c:	stmiapl	fp!, {r5, r9, sp}^
    bc30:			; <UNDEFINED> instruction: 0xf107447e
    bc34:	ldmdavs	fp, {r4, r5, r8, sl}
    bc38:			; <UNDEFINED> instruction: 0xf04f657b
    bc3c:			; <UNDEFINED> instruction: 0xf7f60300
    bc40:			; <UNDEFINED> instruction: 0xf8dfef0a
    bc44:	smlatbcs	r0, r4, fp, r3
    bc48:			; <UNDEFINED> instruction: 0x46b0633c
    bc4c:	blcs	fe749fd0 <funcstring@@Base+0xfe724770>
    bc50:	rsbsvs	r5, r9, #15925248	; 0xf30000
    bc54:	ldrshvs	r6, [fp, #41]!	; 0x29
    bc58:	addsmi	r3, ip, #134217730	; 0x8000002
    bc5c:	movwcs	fp, #7940	; 0x1f04
    bc60:			; <UNDEFINED> instruction: 0xf8df647b
    bc64:	ldmpl	r1!, {r2, r3, r7, r8, r9, fp, ip, sp}^
    bc68:	blcc	fe249fec <funcstring@@Base+0xfe22478c>
    bc6c:	ldrbtmi	r6, [fp], #-2060	; 0xfffff7f4
    bc70:	eorsvs	r3, r9, #32, 6	; 0x80000000
    bc74:	andlt	pc, r2, r6, asr r8	; <UNPREDICTABLE>
    bc78:			; <UNDEFINED> instruction: 0xf1b9613b
    bc7c:	vmax.f32	d0, d0, d1
    bc80:			; <UNDEFINED> instruction: 0xf8db81d8
    bc84:	blne	6d7c8c <funcstring@@Base+0x6b242c>
    bc88:	ldmdble	sl!, {r0, r1, r8, r9, fp, sp}^
    bc8c:			; <UNDEFINED> instruction: 0xf813682b
    bc90:	bcs	393cc0 <funcstring@@Base+0x36e460>
    bc94:	ldm	pc, {r0, r1, r3, r4, r5, r6, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    bc98:	rsbseq	pc, pc, r2, lsl r0	; <UNPREDICTABLE>
    bc9c:	orreq	r0, r7, sp, lsr #3
    bca0:	cmneq	r6, r2, lsr #3
    bca4:	cmpeq	r9, r6, asr r1
    bca8:	rscseq	r0, r8, r9, lsl #2
    bcac:	strdeq	r0, [r4], #1	; <UNPREDICTABLE>
    bcb0:	sbcseq	r0, r1, sp, lsl #1
    bcb4:	rsbeq	r0, r5, sl, ror r0
    bcb8:	cmnvs	r9, r8, lsl #12
    bcbc:	stc2	7, cr15, [r4, #-1020]	; 0xfffffc04
    bcc0:	addmi	r6, r1, #1982464	; 0x1e4000
    bcc4:	ldrhi	pc, [fp, #-64]	; 0xffffffc0
    bcc8:	blcs	b4a04c <funcstring@@Base+0xb247ec>
    bccc:			; <UNDEFINED> instruction: 0xf8583601
    bcd0:			; <UNDEFINED> instruction: 0xf1022002
    bcd4:	cmnvs	fp, r2, lsl #7
    bcd8:	blcs	84a05c <funcstring@@Base+0x8247fc>
    bcdc:			; <UNDEFINED> instruction: 0xf858697b
    bce0:	addcc	r2, r2, #2
    bce4:	stmdavs	sl!, {r0, r1, r4, r7, r9, lr}
    bce8:	ldmibvs	fp!, {r1, r8, r9, sl, fp, ip, sp, pc}^
    bcec:	cmnvs	fp, r2, lsl #7
    bcf0:	ldmdavs	r9, {r0, r1, r3, r4, r5, r9, fp, sp, lr}
    bcf4:	strmi	r6, [fp], #-2171	; 0xfffff785
    bcf8:	addmi	r6, sl, #1982464	; 0x1e4000
    bcfc:	ldrbhi	pc, [r4], #-0	; <UNPREDICTABLE>
    bd00:	svclt	0x00082e01
    bd04:	eorle	r7, r3, lr, lsl r0
    bd08:	stccs	8, cr6, [r0], {108}	; 0x6c
    bd0c:	strthi	pc, [lr], #0
    bd10:	tstcs	r0, r0, lsr #4
    bd14:	rscsvs	r1, fp, r0, lsr #26
    bd18:	mrc	7, 4, APSR_nzcv, cr12, cr6, {7}
    bd1c:			; <UNDEFINED> instruction: 0xf8df697b
    bd20:	ldrdcs	r2, [r1, -r8]
    bd24:	eorvs	r6, r3, r5, lsr #1
    bd28:	strtmi	r6, [r5], -ip, rrx
    bd2c:			; <UNDEFINED> instruction: 0xf8586121
    bd30:	addcc	r2, r2, #2
    bd34:	ldmvs	fp!, {r1, r3, r4, r7, r9, fp, ip}^
    bd38:	andcs	fp, r1, #24, 30	; 0x60
    bd3c:	andsvc	r6, lr, r2, ror #2
    bd40:	andne	lr, r5, #3489792	; 0x354000
    bd44:			; <UNDEFINED> instruction: 0x61aa3201
    bd48:	bvs	ab8194 <funcstring@@Base+0xa92934>
    bd4c:	eorvs	r3, sl, #268435456	; 0x10000000
    bd50:	ldrdcs	pc, [r0], -fp
    bd54:			; <UNDEFINED> instruction: 0xf0004592
    bd58:	ldrbmi	r8, [r4], -pc, ror #8
    bd5c:			; <UNDEFINED> instruction: 0xf804233d
    bd60:	stmdavs	fp!, {r0, r8, r9, fp, ip, sp}
    bd64:	bcs	fe64a0e8 <funcstring@@Base+0xfe624888>
    bd68:	andcs	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    bd6c:	addsmi	r3, r3, #536870920	; 0x20000008
    bd70:			; <UNDEFINED> instruction: 0xf7ffd01c
    bd74:			; <UNDEFINED> instruction: 0xf8dbfca9
    bd78:	blne	6d7d80 <funcstring@@Base+0x6b2520>
    bd7c:	strmi	r2, [r2], r3, lsl #22
    bd80:	strtmi	sp, [r1], -r4, lsl #17
    bd84:			; <UNDEFINED> instruction: 0xf7fe2004
    bd88:	strmi	pc, [r4], -fp, lsl #18
    bd8c:	stmibvs	sl!, {r1, r2, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}
    bd90:			; <UNDEFINED> instruction: 0xf11ab182
    bd94:	rscle	r0, r5, r1, lsl #31
    bd98:	blge	89db0 <funcstring@@Base+0x64550>
    bd9c:	bcs	184a120 <funcstring@@Base+0x18248c0>
    bda0:			; <UNDEFINED> instruction: 0xf858682b
    bda4:	addcc	r2, r2, #2
    bda8:			; <UNDEFINED> instruction: 0xd1e24293
    bdac:			; <UNDEFINED> instruction: 0xf802f7fc
    bdb0:	strb	r4, [r6, -r2, lsl #13]!
    bdb4:	bcs	114a138 <funcstring@@Base+0x11248d8>
    bdb8:			; <UNDEFINED> instruction: 0xf8584646
    bdbc:	addcc	r2, r2, #2
    bdc0:			; <UNDEFINED> instruction: 0xf0004293
    bdc4:			; <UNDEFINED> instruction: 0xf8df8494
    bdc8:			; <UNDEFINED> instruction: 0xf8582a30
    bdcc:	addcc	r2, r2, #2
    bdd0:			; <UNDEFINED> instruction: 0xf0004293
    bdd4:			; <UNDEFINED> instruction: 0xf1b98270
    bdd8:			; <UNDEFINED> instruction: 0xf0000f00
    bddc:	stmibvs	fp!, {r0, r4, r5, r6, r7, sl, pc}
    bde0:			; <UNDEFINED> instruction: 0xf0402b00
    bde4:			; <UNDEFINED> instruction: 0xf80484f3
    bde8:	bvs	eda9f4 <funcstring@@Base+0xeb5194>
    bdec:	blne	1925e68 <funcstring@@Base+0x1900608>
    bdf0:	bne	44a174 <funcstring@@Base+0x424914>
    bdf4:			; <UNDEFINED> instruction: 0xf8df4620
    bdf8:	bvs	1f1a640 <funcstring@@Base+0x1ef4de0>
    bdfc:	bvs	ffea1fc8 <funcstring@@Base+0xffe7c768>
    be00:	ldmpl	r3!, {r2, r3, sp, lr}^
    be04:			; <UNDEFINED> instruction: 0xf7fd601a
    be08:			; <UNDEFINED> instruction: 0xf8dfff75
    be0c:	tstcs	ip, r0, lsl #20
    be10:	ldmibcc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    be14:	ldmpl	r2!, {r3, r9, sl, lr}
    be18:	ldmpl	r3!, {r0, r2, r4, sp, lr}^
    be1c:			; <UNDEFINED> instruction: 0xf8df6019
    be20:			; <UNDEFINED> instruction: 0xf8df29f4
    be24:	ldrbtmi	r3, [sl], #-2496	; 0xfffff640
    be28:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    be2c:	subsmi	r6, sl, fp, ror sp
    be30:	strbhi	pc, [sl], #64	; 0x40	; <UNPREDICTABLE>
    be34:	ssatmi	r3, #30, ip, asr #14
    be38:	svchi	0x00f0e8bd
    be3c:			; <UNDEFINED> instruction: 0x1c61696b
    be40:	tstmi	r3, #2785280	; 0x2a8000
    be44:	svceq	0x0000f1b9
    be48:			; <UNDEFINED> instruction: 0xf043bf08
    be4c:	blcs	ca58 <strspn@plt+0x9ecc>
    be50:	teqhi	r7, r0, asr #32	; <UNPREDICTABLE>
    be54:	strtmi	r4, [r1], -fp, lsl #12
    be58:			; <UNDEFINED> instruction: 0xf881461c
    be5c:	stmdavs	fp!, {sp, pc}
    be60:	stmibvs	fp!, {r7, r8, r9, sl, sp, lr, pc}^
    be64:	blcs	13004 <basesyntax@@Base+0x14e8>
    be68:	rsbhi	pc, sp, #64, 6
    be6c:	andge	pc, r0, r4, lsl #17
    be70:	stmibvs	sl!, {r2, r4, r5, r9, sl, lr}^
    be74:	bcc	65f28 <funcstring@@Base+0x406c8>
    be78:	ldrb	r6, [r3, -sl, ror #3]!
    be7c:	movwcc	r6, #6635	; 0x19eb
    be80:			; <UNDEFINED> instruction: 0xf80461eb
    be84:	stmdavs	fp!, {r0, r8, r9, fp, sp, pc}
    be88:	stmiavs	fp!, {r2, r3, r5, r6, r8, r9, sl, sp, lr, pc}^
    be8c:	orrle	r2, r3, r0, lsl #22
    be90:	blcs	26544 <funcstring@@Base+0xce4>
    be94:	blcc	8349c <funcstring@@Base+0x5dc3c>
    be98:	blcs	2454c <basebuf@@Base+0xff4>
    be9c:	tsthi	r5, r0, asr #32	; <UNPREDICTABLE>
    bea0:	blcs	26354 <funcstring@@Base+0xaf4>
    bea4:	tsthi	r1, r0	; <UNPREDICTABLE>
    bea8:	tst	r4, sp, lsr #17
    beac:	stc2	7, cr15, [ip], {255}	; 0xff
    beb0:	stmdbcc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    beb4:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    beb8:	vmov.i16	d22, #187	; 0x00bb
    bebc:			; <UNDEFINED> instruction: 0xf11003c0
    bec0:	svclt	0x00ac0f80
    bec4:	mrscs	r2, (UNDEF: 17)
    bec8:			; <UNDEFINED> instruction: 0xf040430b
    becc:	stmdacs	r8!, {r0, r2, r4, r8, pc}
    bed0:	ldmdacs	fp!, {r3, r4, r8, r9, sl, fp, ip, sp, pc}^
    bed4:			; <UNDEFINED> instruction: 0x2601bf14
    bed8:	ldmdacs	pc, {r9, sl, sp}^	; <UNPREDICTABLE>
    bedc:	strcs	fp, [r0], -ip, lsl #30
    bee0:	streq	pc, [r1], -r6
    bee4:			; <UNDEFINED> instruction: 0xf0402e00
    bee8:	stmdacs	r8!, {r3, r4, r5, r9, pc}
    beec:	tsthi	pc, #64	; 0x40	; <UNPREDICTABLE>
    bef0:	blx	ffac9ef6 <funcstring@@Base+0xffaa4696>
    bef4:			; <UNDEFINED> instruction: 0xf0402828
    bef8:	stmdavs	lr!, {r0, r1, r7, r9, pc}^
    befc:			; <UNDEFINED> instruction: 0xf0002e00
    bf00:	eorcs	r8, r0, #152, 6	; 0x60000002
    bf04:	ldfnes	f2, [r0, #-0]
    bf08:	stc	7, cr15, [r4, #984]!	; 0x3d8
    bf0c:	stmiacc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    bf10:	addcs	r2, r6, #1073741824	; 0x40000000
    bf14:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    bf18:	orrcc	r6, r2, #181	; 0xb5
    bf1c:	rsbvs	r6, lr, r3, lsr r0
    bf20:	cmnvs	r1, r5, lsr r6
    bf24:	blcs	89f3c <funcstring@@Base+0x646dc>
    bf28:			; <UNDEFINED> instruction: 0xe71b6833
    bf2c:	stmiacc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    bf30:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    bf34:			; <UNDEFINED> instruction: 0x071a681b
    bf38:	rschi	pc, r5, r0, asr #2
    bf3c:			; <UNDEFINED> instruction: 0xf8042360
    bf40:	stmdavs	fp!, {r0, r8, r9, fp, ip, sp}
    bf44:			; <UNDEFINED> instruction: 0xf1b9e70e
    bf48:	andle	r0, r3, r0, lsl #30
    bf4c:	blcs	26600 <funcstring@@Base+0xda0>
    bf50:	svcge	0x0022f43f
    bf54:	ldmdblt	r3!, {r0, r1, r3, r5, r9, fp, sp, lr}
    bf58:	ldmcs	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    bf5c:	andcs	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    bf60:	addcc	r6, r2, #-1073741798	; 0xc000001a
    bf64:	bvs	1ee4014 <funcstring@@Base+0x1ebe7b4>
    bf68:	svceq	0x0022f1ba
    bf6c:	movweq	pc, #4355	; 0x1103	; <UNPREDICTABLE>
    bf70:	andle	r6, sp, fp, ror r2
    bf74:	svceq	0x0000f1b9
    bf78:	svcge	0x0010f47f
    bf7c:			; <UNDEFINED> instruction: 0xf8042388
    bf80:	stmdavs	fp!, {r0, r8, r9, fp, ip, sp}
    bf84:	ldmibvs	fp!, {r1, r2, r3, r5, r6, r7, r9, sl, sp, lr, pc}^
    bf88:	eorvs	r3, fp, r2, lsl #7
    bf8c:	cmnvs	fp, r1, lsl #6
    bf90:	blcs	26644 <funcstring@@Base+0xde4>
    bf94:	stmiavs	fp!, {r1, r2, r3, r5, r6, r7, ip, lr, pc}^
    bf98:	movweq	pc, #4227	; 0x1083	; <UNPREDICTABLE>
    bf9c:			; <UNDEFINED> instruction: 0xf1b960eb
    bfa0:			; <UNDEFINED> instruction: 0xf47f0f00
    bfa4:			; <UNDEFINED> instruction: 0xe7e9aefb
    bfa8:			; <UNDEFINED> instruction: 0xfff0f7fb
    bfac:			; <UNDEFINED> instruction: 0xf1101ca6
    bfb0:			; <UNDEFINED> instruction: 0xf0000f82
    bfb4:	stmdbvs	fp!, {r0, r1, r4, r5, r7, r9, pc}^
    bfb8:			; <UNDEFINED> instruction: 0xf1a0b143
    bfbc:			; <UNDEFINED> instruction: 0xf023035c
    bfc0:	stmdacs	r4!, {r2, r8, r9}
    bfc4:	blcs	3bc2c <funcstring@@Base+0x163cc>
    bfc8:	eorshi	pc, r3, #64	; 0x40
    bfcc:	rsbvc	r6, r0, fp, ror sl
    bfd0:	rsbsvs	r3, fp, #67108864	; 0x4000000
    bfd4:	eorvc	r2, r3, r1, lsl #7
    bfd8:	stmdavs	fp!, {r2, r4, r5, r9, sl, lr}
    bfdc:			; <UNDEFINED> instruction: 0xf8dfe6c2
    bfe0:			; <UNDEFINED> instruction: 0xf8583820
    bfe4:	orrcc	r3, r2, #3
    bfe8:			; <UNDEFINED> instruction: 0xf1b9602b
    bfec:			; <UNDEFINED> instruction: 0xf47f0f00
    bff0:			; <UNDEFINED> instruction: 0xe7c3aed5
    bff4:	stmdacs	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    bff8:	andcs	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    bffc:	addsmi	r3, r3, #536870920	; 0x20000008
    c000:	stmibvs	sl!, {r0, r1, r8, ip, lr, pc}
    c004:			; <UNDEFINED> instruction: 0xf0002a00
    c008:			; <UNDEFINED> instruction: 0xf804836a
    c00c:			; <UNDEFINED> instruction: 0xf7ffab01
    c010:			; <UNDEFINED> instruction: 0xf8dffb45
    c014:	stmdavs	sl!, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp}
    c018:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    c01c:	addsmi	r3, sl, #134217730	; 0x8000002
    c020:	mrshi	pc, (UNDEF: 69)	; <UNPREDICTABLE>
    c024:	blx	144a02a <funcstring@@Base+0x14247ca>
    c028:	svceq	0x0001f1b9
    c02c:			; <UNDEFINED> instruction: 0xf67f4682
    c030:			; <UNDEFINED> instruction: 0xf11aae28
    c034:			; <UNDEFINED> instruction: 0xf0000f81
    c038:	ldmibvs	fp!, {r0, r4, r9, pc}
    c03c:			; <UNDEFINED> instruction: 0xf0402b00
    c040:	bvs	eec79c <funcstring@@Base+0xec6f3c>
    c044:	ldrbtcc	pc, [pc], r9, lsl #2	; <UNPREDICTABLE>
    c048:	bne	ff8e60bc <funcstring@@Base+0xff8c085c>
    c04c:	and	r6, sl, fp, ror r1
    c050:	blge	8a068 <funcstring@@Base+0x64808>
    c054:	svccc	0x0001f816
    c058:	ldrbmi	fp, [r3, #-403]	; 0xfffffe6d
    c05c:	cmphi	r1, r0, asr #32	; <UNPREDICTABLE>
    c060:			; <UNDEFINED> instruction: 0xff94f7fb
    c064:			; <UNDEFINED> instruction: 0xf8db4682
    c068:	addsmi	r3, ip, #0
    c06c:			; <UNDEFINED> instruction: 0xf7fdd1f0
    c070:	strmi	pc, [r4], -r7, lsl #31
    c074:	blge	8a08c <funcstring@@Base+0x6482c>
    c078:	svccc	0x0001f816
    c07c:	mvnle	r2, r0, lsl #22
    c080:			; <UNDEFINED> instruction: 0xf11a6a3b
    c084:	svclt	0x00180f82
    c088:	svceq	0x000af1ba
    c08c:			; <UNDEFINED> instruction: 0xf0406818
    c090:			; <UNDEFINED> instruction: 0xf8df813a
    c094:			; <UNDEFINED> instruction: 0xf06f3788
    c098:			; <UNDEFINED> instruction: 0xf8df0a81
    c09c:			; <UNDEFINED> instruction: 0xf8582784
    c0a0:	ldmdavs	r9, {r0, r1, ip, sp}
    c0a4:	movwcc	r6, #6219	; 0x184b
    c0a8:			; <UNDEFINED> instruction: 0xf8df604b
    c0ac:			; <UNDEFINED> instruction: 0xf8583778
    c0b0:			; <UNDEFINED> instruction: 0xf8582002
    c0b4:	ldmdavs	r2, {r0, r1, ip, sp}
    c0b8:	ldmdbvs	fp!, {r1, r3, r4, sp, lr}^
    c0bc:	ldrmi	r4, [ip], -r3, lsl #8
    c0c0:	orrcs	lr, r1, #935329792	; 0x37c00000
    c0c4:	blcc	ca0dc <funcstring@@Base+0xa487c>
    c0c8:	bvs	b05bec <funcstring@@Base+0xae038c>
    c0cc:	svclt	0x00c42b00
    c0d0:	mvnscc	pc, #-1073741824	; 0xc0000000
    c0d4:	orrcs	r6, r3, #-1342177278	; 0xb0000002
    c0d8:	blcc	8a0f0 <funcstring@@Base+0x64890>
    c0dc:	strb	r6, [r1], -fp, lsr #16
    c0e0:			; <UNDEFINED> instruction: 0x3744f8df
    c0e4:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    c0e8:	vmull.u<illegal width 8>	<illegal reg q7.5>, d2, d3[0]
    c0ec:	umullcc	pc, r2, r3, r8	; <UNPREDICTABLE>
    c0f0:	svceq	0x0011f013
    c0f4:	teqhi	sp, r0, asr #32	; <UNPREDICTABLE>
    c0f8:			; <UNDEFINED> instruction: 0xf8042324
    c0fc:			; <UNDEFINED> instruction: 0xf7fb3b01
    c100:	stmdavs	fp!, {r0, r1, r3, r4, r7, r8, sl, fp, ip, sp, lr, pc}
    c104:	bvs	f059c4 <funcstring@@Base+0xee0164>
    c108:	ldrdge	pc, [r0], -r3
    c10c:			; <UNDEFINED> instruction: 0x060aebb4
    c110:	cmnvs	lr, r8, lsl #30
    c114:	sbcshi	pc, r0, #64	; 0x40
    c118:			; <UNDEFINED> instruction: 0x3708f8df
    c11c:	andmi	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    c120:			; <UNDEFINED> instruction: 0x465660fe
    c124:	bllt	6a61b4 <funcstring@@Base+0x680954>
    c128:	blx	ff3ca12c <funcstring@@Base+0xff3a48cc>
    c12c:	eorle	r2, r6, ip, asr r8
    c130:			; <UNDEFINED> instruction: 0xf110dc49
    c134:	blle	f0ff3c <funcstring@@Base+0xeea6dc>
    c138:	teqle	lr, sl, lsl #16
    c13c:			; <UNDEFINED> instruction: 0x16dcf8df
    c140:			; <UNDEFINED> instruction: 0xf8df4682
    c144:			; <UNDEFINED> instruction: 0x463026dc
    c148:	andne	pc, r1, r8, asr r8	; <UNPREDICTABLE>
    c14c:	ldmdavs	r9, {r0, r1, r3, fp, sp, lr}^
    c150:	subsvs	r3, r9, r1, lsl #2
    c154:	andcs	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    c158:	ldrdne	pc, [r0], -fp
    c15c:	eorvs	r6, r2, r2, lsl r8
    c160:	eorle	r4, r3, lr, lsl #5
    c164:			; <UNDEFINED> instruction: 0xf8064606
    c168:	stmdavs	r2!, {r0, r8, r9, fp, sp, pc}
    c16c:	sbcsle	r2, fp, r0, lsl #20
    c170:			; <UNDEFINED> instruction: 0xf7ff2002
    c174:			; <UNDEFINED> instruction: 0xf7fffa51
    c178:	ldmdacs	ip, {r0, r1, r2, r5, r7, r9, fp, ip, sp, lr, pc}^
    c17c:			; <UNDEFINED> instruction: 0xf7ffd1d8
    c180:			; <UNDEFINED> instruction: 0xf1a0faa3
    c184:	pkhtbmi	r0, r2, ip, asr #4
    c188:	andeq	pc, r4, #34	; 0x22
    c18c:	svclt	0x00182824
    c190:			; <UNDEFINED> instruction: 0xf0402a00
    c194:			; <UNDEFINED> instruction: 0xf11a816b
    c198:			; <UNDEFINED> instruction: 0xf2c00f80
    c19c:			; <UNDEFINED> instruction: 0xf8db831b
    c1a0:	blx	17d01a8 <funcstring@@Base+0x17aa948>
    c1a4:	ldrtmi	pc, [r0], -sl, lsl #21	; <UNPREDICTABLE>
    c1a8:	bicsle	r4, fp, lr, lsl #5
    c1ac:	mcr2	7, 7, pc, cr8, cr13, {7}	; <UNPREDICTABLE>
    c1b0:			; <UNDEFINED> instruction: 0xf110e7d8
    c1b4:			; <UNDEFINED> instruction: 0xf2800f82
    c1b8:	blx	17ecdf4 <funcstring@@Base+0x17c7594>
    c1bc:			; <UNDEFINED> instruction: 0xf8dbfa80
    c1c0:	ldrtmi	r1, [r0], -r0
    c1c4:	stmdacs	r0!, {r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}^
    c1c8:			; <UNDEFINED> instruction: 0xf8dbd1f7
    c1cc:	ldrtmi	r3, [r2], r0
    c1d0:	ldrmi	r6, [sl, #2302]	; 0x8fe
    c1d4:	mvnshi	pc, r0
    c1d8:			; <UNDEFINED> instruction: 0xf80a2300
    c1dc:	bvs	edade8 <funcstring@@Base+0xeb5588>
    c1e0:	ldrbmi	r6, [r0, #-2072]	; 0xfffff7e8
    c1e4:	bl	feac0200 <funcstring@@Base+0xfea9a9a0>
    c1e8:			; <UNDEFINED> instruction: 0xf7fd0000
    c1ec:			; <UNDEFINED> instruction: 0xf7fbfd83
    c1f0:	bvs	fff0bedc <funcstring@@Base+0xffee667c>
    c1f4:	beq	88338 <funcstring@@Base+0x62ad8>
    c1f8:			; <UNDEFINED> instruction: 0x461cb1d3
    c1fc:	blcs	26270 <funcstring@@Base+0xa10>
    c200:	strdcs	sp, [r8], -fp
    c204:			; <UNDEFINED> instruction: 0xf7fd60fb
    c208:	ldmvs	fp!, {r0, r2, r4, r5, r6, r8, sl, fp, ip, sp, lr, pc}^
    c20c:	andvs	r6, r3, r0, lsr #32
    c210:	svceq	0x0000f1ba
    c214:	andcs	sp, r2, r5, lsl r1
    c218:	mcrr2	7, 15, pc, lr, cr15	; <UNPREDICTABLE>
    c21c:			; <UNDEFINED> instruction: 0xf7ff4682
    c220:	stmdacs	r8, {r0, r4, r5, r6, r8, r9, fp, ip, sp, lr, pc}
    c224:	sbchi	pc, r9, #64	; 0x40
    c228:			; <UNDEFINED> instruction: 0xf8c26822
    c22c:	eor	sl, r3, r4
    c230:	rscsvs	r2, fp, r8
    c234:	ldc2l	7, cr15, [lr, #-1012]	; 0xfffffc0c
    c238:			; <UNDEFINED> instruction: 0xf10768fb
    c23c:	rscsvs	r0, r8, #44, 8	; 0x2c000000
    c240:			; <UNDEFINED> instruction: 0xf8df6003
    c244:	ldrdcs	r3, [r2], -ip
    c248:	beq	4838c <funcstring@@Base+0x22b2c>
    c24c:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    c250:	rscsvs	r6, fp, r9, lsl r8
    c254:	andge	pc, r0, r3, asr #17
    c258:			; <UNDEFINED> instruction: 0xf7ff60b9
    c25c:	stmdavs	r4!, {r0, r2, r3, r5, sl, fp, ip, sp, lr, pc}
    c260:	movwne	lr, #10711	; 0x29d7
    c264:	rsbvs	r6, r0, r9, lsl r0
    c268:			; <UNDEFINED> instruction: 0xff28f7fb
    c26c:	ldrcc	pc, [ip, #2271]!	; 0x8df
    c270:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    c274:	andge	pc, r0, r3, asr #17
    c278:	ldrcc	pc, [r4, #2271]!	; 0x8df
    c27c:	andmi	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    c280:	adcsmi	r6, r3, #2293760	; 0x230000
    c284:			; <UNDEFINED> instruction: 0xf7fdd804
    c288:	stmdavs	r3!, {r0, r2, r4, r9, sl, fp, ip, sp, lr, pc}
    c28c:	ldmible	sl!, {r0, r1, r4, r5, r7, r9, lr}^
    c290:	ldmdavs	ip, {r0, r1, r3, r4, r5, r9, fp, sp, lr}
    c294:			; <UNDEFINED> instruction: 0xb12b697b
    c298:	ldmdbvs	r9!, {r5, r9, sl, lr}^
    c29c:	ldrtmi	r4, [r4], #-1586	; 0xfffff9ce
    c2a0:	b	ff64a280 <funcstring@@Base+0xff624a20>
    c2a4:			; <UNDEFINED> instruction: 0xf8042384
    c2a8:	stmdavs	fp!, {r0, r8, r9, fp, ip, sp}
    c2ac:			; <UNDEFINED> instruction: 0xf7fbe55a
    c2b0:	strmi	pc, [r2], r1, lsl #27
    c2b4:	stmibvs	fp!, {r0, r5, r6, r7, sl, sp, lr, pc}
    c2b8:			; <UNDEFINED> instruction: 0xf0402b00
    c2bc:	movwcs	r8, #647	; 0x287
    c2c0:	blcc	8a2d8 <funcstring@@Base+0x64a78>
    c2c4:	ldmdavs	sp, {r0, r1, r3, r4, r5, r9, fp, sp, lr}
    c2c8:			; <UNDEFINED> instruction: 0xf1b91b64
    c2cc:			; <UNDEFINED> instruction: 0xf47f0f00
    c2d0:			; <UNDEFINED> instruction: 0xf02aad8f
    c2d4:	blcs	f0cee4 <funcstring@@Base+0xee7684>
    c2d8:	bvs	1f00720 <funcstring@@Base+0x1edaec0>
    c2dc:	svclt	0x00982c02
    c2e0:	tstle	fp, r0, lsl #22
    c2e4:	mulhi	r0, r5, r8
    c2e8:	bleq	c48990 <funcstring@@Base+0xc23130>
    c2ec:			; <UNDEFINED> instruction: 0xf38bfa5f
    c2f0:	svceq	0x0000f1b8
    c2f4:	blcs	27bf5c <funcstring@@Base+0x2566fc>
    c2f8:	msrhi	(UNDEF: 105), r0
    c2fc:	ldc2	7, cr15, [ip], {251}	; 0xfb
    c300:	bvs	f058e0 <funcstring@@Base+0xee0080>
    c304:	ldmdbvs	fp!, {r3, r4, fp, sp, lr}^
    c308:	strmi	r1, [r1], #-3161	; 0xfffff3a7
    c30c:			; <UNDEFINED> instruction: 0xf43f1a64
    c310:	bl	fe937e68 <funcstring@@Base+0xfe912608>
    c314:			; <UNDEFINED> instruction: 0xf81172da
    c318:	bcs	37324 <funcstring@@Base+0x11ac4>
    c31c:	mcrge	4, 6, pc, cr13, cr15, {1}	; <UNPREDICTABLE>
    c320:	movweq	pc, #33026	; 0x8102	; <UNPREDICTABLE>
    c324:	movweq	pc, #28707	; 0x7023	; <UNPREDICTABLE>
    c328:	vstreq	d14, [r3, #-692]	; 0xfffffd4c
    c32c:	strtmi	r4, [r0], -ip, ror #12
    c330:	bl	124a310 <funcstring@@Base+0x1224ab0>
    c334:	strmi	r2, [r3], -r0, lsl #2
    c338:	andsvc	r4, r9, r0, lsr #12
    c33c:	stc2	7, cr15, [r6], {251}	; 0xfb
    c340:	ldmdavs	r8, {r0, r1, r3, r4, r5, r9, fp, sp, lr}
    c344:			; <UNDEFINED> instruction: 0xf7ffe6b9
    c348:	stmdacs	r9!, {r0, r1, r2, r3, r4, r5, r7, r8, fp, ip, sp, lr, pc}
    c34c:	orrcs	sp, r7, #-1073741793	; 0xc000001f
    c350:	stmiavs	sp!, {r0, r1, r5, ip, sp, lr}
    c354:	stmdavs	fp!, {r2, r4, r5, r9, sl, lr}
    c358:	cmnvs	r8, r4, lsl #10
    c35c:	bl	fca33c <funcstring@@Base+0xfa4adc>
    c360:	sbcslt	r6, r3, #1998848	; 0x1e8000
    c364:	adcsvs	r6, r8, r1, lsl #16
    c368:	andscc	pc, r3, r1, lsr r8	; <UNPREDICTABLE>
    c36c:			; <UNDEFINED> instruction: 0xf57f055b
    c370:	stmdavs	fp!, {r0, r1, r2, r4, r5, r7, r9, sl, fp, sp, pc}
    c374:			; <UNDEFINED> instruction: 0xf1044621
    c378:	strcs	r0, [r1], -r2, lsl #20
    c37c:	orrcs	r6, r2, #-1073741794	; 0xc000001e
    c380:	blcc	8a38c <funcstring@@Base+0x64b2c>
    c384:	ldmdavs	r8, {r0, r1, r3, r4, r5, r9, fp, sp, lr}
    c388:	rsbsvs	r1, fp, fp, lsl #20
    c38c:			; <UNDEFINED> instruction: 0xf0002a5f
    c390:	ldmvs	r9!, {r0, r1, r2, r3, r5, r6, r7, r8, pc}
    c394:			; <UNDEFINED> instruction: 0x4614603c
    c398:	stmdavs	r8, {r0, r2, r3, r4, r5, r6, r7, sp, lr}
    c39c:	rsclt	r4, r1, #13631488	; 0xd00000
    c3a0:			; <UNDEFINED> instruction: 0xf8334603
    c3a4:	ldrbeq	r3, [r8, #-17]	; 0xffffffef
    c3a8:			; <UNDEFINED> instruction: 0xf1a4d41d
    c3ac:	blcs	24d074 <funcstring@@Base+0x227814>
    c3b0:	cmphi	r7, r0, asr #4	; <UNPREDICTABLE>
    c3b4:			; <UNDEFINED> instruction: 0xf0002c7d
    c3b8:			; <UNDEFINED> instruction: 0xf7ff815d
    c3bc:	vmlacs.f16	s30, s1, s10	; <UNPREDICTABLE>
    c3c0:	stccs	15, cr11, [r3], #-32	; 0xffffffe0
    c3c4:	sbchi	pc, lr, r0, asr #32
    c3c8:	rsble	r2, r6, pc, asr r8
    c3cc:	strcs	r6, [sl], -fp, lsr #16
    c3d0:	andscs	pc, r0, r3, lsr r8	; <UNPREDICTABLE>
    c3d4:			; <UNDEFINED> instruction: 0xf1400712
    c3d8:	strmi	r8, [r4], -pc, asr #2
    c3dc:			; <UNDEFINED> instruction: 0xf833b2e1
    c3e0:	ldrbeq	r3, [r8, #-17]	; 0xffffffef
    c3e4:	ldmvs	sp!, {r0, r5, r6, r7, r8, sl, ip, lr, pc}^
    c3e8:	subs	r4, r9, r1, lsr #12
    c3ec:	svceq	0x0009f1ba
    c3f0:	mcrge	4, 1, pc, cr7, cr15, {3}	; <UNPREDICTABLE>
    c3f4:	stc2l	7, cr15, [sl, #1004]	; 0x3ec
    c3f8:	rscsle	r2, fp, r9, lsl #16
    c3fc:	strt	r4, [r0], -r2, lsl #13
    c400:	ldc2	7, cr15, [sl], {251}	; 0xfb
    c404:	ldmdavs	r9, {r0, r1, r3, r4, r5, r9, fp, sp, lr}
    c408:	svclt	0x00081a66
    c40c:			; <UNDEFINED> instruction: 0xf040617e
    c410:	bvs	ffeec82c <funcstring@@Base+0xffec6fcc>
    c414:	beq	48558 <funcstring@@Base+0x22cf8>
    c418:			; <UNDEFINED> instruction: 0xf47f2b00
    c41c:	andcs	sl, r8, lr, ror #29
    c420:			; <UNDEFINED> instruction: 0xf7fd60fb
    c424:	ldmvs	fp!, {r0, r1, r2, r5, r6, sl, fp, ip, sp, lr, pc}^
    c428:	strteq	pc, [ip], #-263	; 0xfffffef9
    c42c:	strdvs	r6, [r3], -r8
    c430:	stmdacs	r2!, {r0, r4, r5, r6, r7, r9, sl, sp, lr, pc}
    c434:	adchi	pc, pc, r0
    c438:			; <UNDEFINED> instruction: 0xf000287d
    c43c:	stcne	0, cr8, [r3, #-704]!	; 0xfffffd40
    c440:	eorvc	r2, r2, r1, lsl #5
    c444:	rsbvc	r2, r2, ip, asr r2
    c448:			; <UNDEFINED> instruction: 0x461e4634
    c44c:			; <UNDEFINED> instruction: 0xf7fbe5be
    c450:	msrcs	CPSR_fc, #248832	; 0x3cc00
    c454:	ldrtmi	r7, [r4], -r3, lsr #32
    c458:	str	r6, [r3], #2091	; 0x82b
    c45c:	ldc2	7, cr15, [r6, #1004]	; 0x3ec
    c460:			; <UNDEFINED> instruction: 0x468269bb
    c464:			; <UNDEFINED> instruction: 0xf43f2b00
    c468:	ldr	sl, [pc, ip, ror #27]!
    c46c:	stmdbvs	sl!, {r1, r5, fp, ip, sp}^
    c470:	ldrdne	pc, [r0], -fp
    c474:	andcs	fp, r1, r8, lsl pc
    c478:	svclt	0x00142a00
    c47c:	andcs	r4, r1, #2097152	; 0x200000
    c480:			; <UNDEFINED> instruction: 0xf0002a00
    c484:	addmi	r8, lr, #40, 2
    c488:	teqhi	r5, r0	; <UNPREDICTABLE>
    c48c:			; <UNDEFINED> instruction: 0xf04f4633
    c490:			; <UNDEFINED> instruction: 0xf803025c
    c494:	ldrmi	r2, [lr], -r1, lsl #22
    c498:	ldmvs	sp!, {r0, r2, r3, r4, r5, r6, r9, sl, sp, lr, pc}^
    c49c:	strcs	r4, [sl], -r1, lsl #12
    c4a0:	ldrdcs	pc, [r0], -fp
    c4a4:	rscsvs	r4, lr, r0, asr r6
    c4a8:	addsmi	r4, r6, #90177536	; 0x5600000
    c4ac:	strmi	r4, [ip], -r2, asr #13
    c4b0:	popvs	{r3, r5, r7, r9, sl, lr}
    c4b4:			; <UNDEFINED> instruction: 0x4606d012
    c4b8:	blmi	8a4d8 <funcstring@@Base+0x64c78>
    c4bc:			; <UNDEFINED> instruction: 0xf904f7ff
    c4c0:			; <UNDEFINED> instruction: 0x4604285f
    c4c4:	stmdavs	sl!, {r0, r2, ip, lr, pc}
    c4c8:			; <UNDEFINED> instruction: 0xf832b2c1
    c4cc:			; <UNDEFINED> instruction: 0x07112011
    c4d0:			; <UNDEFINED> instruction: 0xf8dbd507
    c4d4:	ldrtmi	r2, [r0], -r0
    c4d8:			; <UNDEFINED> instruction: 0xd1ec4296
    c4dc:	ldc2l	7, cr15, [r0, #-1012]	; 0xfffffc0c
    c4e0:	strbmi	lr, [r5], -r9, ror #15
    c4e4:	ssatmi	r4, #19, r0, asr #13
    c4e8:			; <UNDEFINED> instruction: 0x460168fe
    c4ec:	cmple	lr, r0, lsl #28
    c4f0:			; <UNDEFINED> instruction: 0xf0002925
    c4f4:	ldmdbcs	sl!, {r0, r2, r3, r5, r6, r7, pc}
    c4f8:	stmdbcs	r3!, {r2, r5, r6, ip, lr, pc}
    c4fc:			; <UNDEFINED> instruction: 0x2600bf18
    c500:	blge	ff6c9604 <funcstring@@Base+0xff6a3da4>
    c504:			; <UNDEFINED> instruction: 0x4620693c
    c508:	b	fe1ca4e8 <funcstring@@Base+0xfe1a4c88>
    c50c:			; <UNDEFINED> instruction: 0xf43f2800
    c510:	blne	b74a4 <funcstring@@Base+0x91c44>
    c514:	tstmi	r6, #268435456	; 0x10000000
    c518:	bllt	ff7ca51c <funcstring@@Base+0xff7a4cbc>
    c51c:	eorvc	r2, r3, r1, lsl #7
    c520:	rsbvc	r2, r3, ip, asr r3
    c524:	blx	fe24a51a <funcstring@@Base+0xfe224cba>
    c528:	stmdavs	fp!, {r2, r4, r5, r9, sl, lr}
    c52c:	rscsvs	lr, r8, sl, lsl r4
    c530:	b	154a510 <funcstring@@Base+0x1524cb0>
    c534:	strtmi	r6, [r4], fp, lsr #16
    c538:			; <UNDEFINED> instruction: 0xf10468fa
    c53c:	cmnvs	fp, r2, lsl #20
    c540:			; <UNDEFINED> instruction: 0xf80c2382
    c544:	bcs	1edb150 <funcstring@@Base+0x1eb58f0>
    c548:	svclt	0x00186a3b
    c54c:	ldmdavs	r9, {r0, r9, sl, sp}
    c550:	movweq	lr, #7084	; 0x1bac
    c554:	adcsvs	r6, r8, fp, ror r0
    c558:	svcge	0x0018f47f
    c55c:			; <UNDEFINED> instruction: 0xf8b4f7ff
    c560:	ldr	r4, [r3, -r2, lsl #12]
    c564:	ldmmi	r0!, {r0, r9, sl, lr}
    c568:	ldmdavs	ip!, {r1, r5, r9, sl, lr}
    c56c:			; <UNDEFINED> instruction: 0xf85868fd
    c570:	blx	100c578 <funcstring@@Base+0xfe6d18>
    c574:			; <UNDEFINED> instruction: 0xf890f082
    c578:			; <UNDEFINED> instruction: 0xf0100082
    c57c:	svclt	0x001c0f11
    c580:			; <UNDEFINED> instruction: 0xf10470a2
    c584:			; <UNDEFINED> instruction: 0xd1b10a03
    c588:	svclt	0x00082e0a
    c58c:			; <UNDEFINED> instruction: 0xf7fb2600
    c590:			; <UNDEFINED> instruction: 0xf7fffb53
    c594:			; <UNDEFINED> instruction: 0xf1b9bba1
    c598:			; <UNDEFINED> instruction: 0xf43f0f00
    c59c:	stmibvs	fp!, {r0, r1, r2, r4, r8, sl, fp, sp, pc}
    c5a0:			; <UNDEFINED> instruction: 0xf47f2b00
    c5a4:	smlald	sl, sl, r3, sp	; <UNPREDICTABLE>
    c5a8:	bcs	26958 <funcstring@@Base+0x10f8>
    c5ac:	blge	fea497b0 <funcstring@@Base+0xfea23f50>
    c5b0:	andsvc	r2, lr, r1, lsl #28
    c5b4:	blge	ff1497b8 <funcstring@@Base+0xff123f58>
    c5b8:	bllt	ff2ca5bc <funcstring@@Base+0xff2a4d5c>
    c5bc:	stc2l	7, cr15, [r0], #1012	; 0x3f4
    c5c0:	str	r4, [r9], -r2, lsl #13
    c5c4:			; <UNDEFINED> instruction: 0xf880f7ff
    c5c8:			; <UNDEFINED> instruction: 0x46012610
    c5cc:	mulscs	r4, sl, r7
    c5d0:	blx	fe44a5ce <funcstring@@Base+0xfe424d6e>
    c5d4:	svceq	0x003ef1ba
    c5d8:			; <UNDEFINED> instruction: 0xf0004604
    c5dc:			; <UNDEFINED> instruction: 0xf8c080ae
    c5e0:			; <UNDEFINED> instruction: 0xf7ff9008
    c5e4:	ldmdacs	ip!, {r0, r4, r5, r6, fp, ip, sp, lr, pc}
    c5e8:	sbchi	pc, sl, r0
    c5ec:			; <UNDEFINED> instruction: 0xf000283e
    c5f0:	stmdacs	r6!, {r2, r6, r7, pc}
    c5f4:	adcshi	pc, lr, r0
    c5f8:	eorvs	r2, r3, r2, lsl r3
    c5fc:	blx	74a5f2 <funcstring@@Base+0x724d92>
    c600:	svceq	0x0000f1b8
    c604:			; <UNDEFINED> instruction: 0xf8c4d001
    c608:	bmi	fe2b8630 <funcstring@@Base+0xfe292dd0>
    c60c:	blmi	fe014a40 <funcstring@@Base+0xfdfef1e0>
    c610:	ldmpl	r2!, {r3, r9, sl, lr}
    c614:	ldmpl	r3!, {r2, r4, sp, lr}^
    c618:	str	r6, [r0], #-25	; 0xffffffe7
    c61c:			; <UNDEFINED> instruction: 0x46321df3
    c620:	movweq	pc, #28707	; 0x7023	; <UNPREDICTABLE>
    c624:	vstreq	d14, [r3, #-692]	; 0xfffffd4c
    c628:	cmnvs	r8, r8, ror #12
    c62c:	ldmdb	r2, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c630:	addlt	lr, sl, pc, ror #13
    c634:	strbt	r4, [r4], #-1646	; 0xfffff992
    c638:	stc2	7, cr15, [r2], #1012	; 0x3f4
    c63c:			; <UNDEFINED> instruction: 0xf7ff4682
    c640:	ldmvs	sp!, {r2, r3, r7, r8, r9, fp, ip, sp, pc}^
    c644:			; <UNDEFINED> instruction: 0xf80ae008
    c648:			; <UNDEFINED> instruction: 0xf7ff4b01
    c64c:			; <UNDEFINED> instruction: 0xf1a0f83d
    c650:			; <UNDEFINED> instruction: 0x46040330
    c654:	stmdale	r7, {r0, r3, r8, r9, fp, sp}
    c658:	ldrdcc	pc, [r0], -fp
    c65c:			; <UNDEFINED> instruction: 0xd1f2459a
    c660:	stc2	7, cr15, [lr], {253}	; 0xfd
    c664:	strb	r4, [lr, r2, lsl #13]!
    c668:	ldr	r4, [pc, -r1, lsl #12]!
    c66c:	strbtmi	fp, [ip], -sl, lsl #1
    c670:	bllt	13ca674 <funcstring@@Base+0x13a4e14>
    c674:			; <UNDEFINED> instruction: 0xe78a68fd
    c678:	ldmvs	sp!, {r2, r3, r4, r5, fp, sp, lr}^
    c67c:			; <UNDEFINED> instruction: 0xf7ff60b8
    c680:	ldmvs	r9!, {r0, r1, r5, fp, ip, sp, lr, pc}
    c684:	svclt	0x0018387d
    c688:	ldmdbcs	sp!, {r0, sp}^
    c68c:			; <UNDEFINED> instruction: 0xf040bf08
    c690:	stmdacs	r0, {r0}
    c694:	bmi	1940b90 <funcstring@@Base+0x191b330>
    c698:	andcs	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    c69c:	vmull.s<illegal width 8>	<illegal reg q7.5>, d1, d2[0]
    c6a0:	umullcs	pc, r2, r2, r8	; <UNPREDICTABLE>
    c6a4:	andseq	pc, r1, #18
    c6a8:	adcvc	fp, r1, ip, lsl pc
    c6ac:	beq	108ac4 <funcstring@@Base+0xe3264>
    c6b0:	svcge	0x006df47f
    c6b4:			; <UNDEFINED> instruction: 0xe76a4616
    c6b8:			; <UNDEFINED> instruction: 0x46321df3
    c6bc:	movweq	pc, #28707	; 0x7023	; <UNPREDICTABLE>
    c6c0:	bl	feb5e00c <funcstring@@Base+0xfeb387ac>
    c6c4:	strbtmi	r0, [r8], -r3, lsl #26
    c6c8:			; <UNDEFINED> instruction: 0xf7f66178
    c6cc:	str	lr, [r3, #-2244]!	; 0xfffff73c
    c6d0:			; <UNDEFINED> instruction: 0xf7ff2606
    c6d4:			; <UNDEFINED> instruction: 0x4630baf2
    c6d8:	beq	8c881c <funcstring@@Base+0x8a2fbc>
    c6dc:	bmi	1205be4 <funcstring@@Base+0x11e0384>
    c6e0:			; <UNDEFINED> instruction: 0xf8584646
    c6e4:	addcc	r2, r2, #2
    c6e8:			; <UNDEFINED> instruction: 0xf47f4293
    c6ec:	ldmdami	r2, {r3, r5, r6, r7, r8, sl, fp, sp, pc}^
    c6f0:			; <UNDEFINED> instruction: 0xf7fe4478
    c6f4:			; <UNDEFINED> instruction: 0xf7fdfec9
    c6f8:	strmi	pc, [r6], -r3, asr #24
    c6fc:			; <UNDEFINED> instruction: 0xf7fbe6c6
    c700:	bmi	f8b174 <funcstring@@Base+0xf65914>
    c704:	andcs	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    c708:	orreq	pc, r2, #-2147483648	; 0x80000000
    c70c:			; <UNDEFINED> instruction: 0xf7ff617b
    c710:	rscsvs	fp, r9, r3, ror #21
    c714:	blx	fe44a708 <funcstring@@Base+0xfe424ea8>
    c718:	ldmvs	r9!, {r0, r1, r6, r9, fp, lr}^
    c71c:	andcs	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    c720:	umlalcs	pc, r5, r2, r8	; <UNPREDICTABLE>
    c724:	andseq	pc, r1, #18
    c728:			; <UNDEFINED> instruction: 0xf104bf1e
    c72c:			; <UNDEFINED> instruction: 0x23230a03
    c730:			; <UNDEFINED> instruction: 0xf47f70a3
    c734:			; <UNDEFINED> instruction: 0x4616aedd
    c738:	movwcs	lr, #5929	; 0x1729
    c73c:			; <UNDEFINED> instruction: 0xf7fe6083
    c740:	ldmdacs	lr!, {r0, r1, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    c744:	tstcs	r4, #4, 30
    c748:			; <UNDEFINED> instruction: 0xf43f6023
    c74c:	ldmdacs	ip!, {r0, r3, r4, r6, r8, r9, sl, fp, sp, pc}^
    c750:	tstcs	r1, #4, 30
    c754:			; <UNDEFINED> instruction: 0xf43f6023
    c758:	stmdacs	r6!, {r0, r1, r4, r6, r8, r9, sl, fp, sp, pc}
    c75c:	tstcs	r5, #4, 30
    c760:			; <UNDEFINED> instruction: 0xf43f6023
    c764:	tstcs	r0, #308	; 0x134
    c768:			; <UNDEFINED> instruction: 0xf7fb6023
    c76c:	strb	pc, [r7, -r5, ror #20]	; <UNPREDICTABLE>
    c770:			; <UNDEFINED> instruction: 0xe6954611
    c774:	eorvs	r2, r3, r6, lsl r3
    c778:	tstcs	r3, #17301504	; 0x1080000
    c77c:	ldr	r6, [pc, -r3, lsr #32]!
    c780:			; <UNDEFINED> instruction: 0xf7fd2010
    c784:	tstcs	r7, #749568	; 0xb7000	; <UNPREDICTABLE>
    c788:			; <UNDEFINED> instruction: 0xf8c04604
    c78c:	eorvs	r9, r3, r8
    c790:			; <UNDEFINED> instruction: 0xf7fd2010
    c794:	blmi	a8b258 <funcstring@@Base+0xa659f8>
    c798:	strdvs	r5, [r4], #-133	; 0xffffff7b
    c79c:			; <UNDEFINED> instruction: 0xf7fe6028
    c7a0:	stmdavs	fp!, {r0, r1, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    c7a4:	svclt	0x0004282d
    c7a8:	sbcsvs	r2, sl, r1, lsl #4
    c7ac:	svcge	0x0028f43f
    c7b0:	andls	pc, ip, r3, asr #17
    c7b4:	blx	104a7a8 <funcstring@@Base+0x1024f48>
    c7b8:	andcs	lr, r8, r2, lsr #14
    c7bc:	mrc2	7, 3, pc, cr12, cr14, {7}
    c7c0:	ldrbtmi	r4, [r8], #-2079	; 0xfffff7e1
    c7c4:	mcr2	7, 3, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
    c7c8:	stmda	lr!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    c7cc:	ldrbtmi	r4, [r8], #-2077	; 0xfffff7e3
    c7d0:	mrc2	7, 2, pc, cr10, cr14, {7}
    c7d4:	ldrbtmi	r4, [r8], #-2076	; 0xfffff7e4
    c7d8:	mrc2	7, 2, pc, cr6, cr14, {7}
    c7dc:	strdeq	r7, [r1], -r4
    c7e0:	andeq	r7, r1, r0, ror #1
    c7e4:			; <UNDEFINED> instruction: 0x000001b0
    c7e8:	andeq	r0, r0, r4, lsr #3
    c7ec:	strdeq	r0, [r0], -ip
    c7f0:	andeq	r0, r0, ip, lsl #3
    c7f4:	andeq	r5, r0, r2, asr r4
    c7f8:	andeq	r0, r0, r8, asr #4
    c7fc:	strdeq	r0, [r0], -r4
    c800:	strdeq	r0, [r0], -r8
    c804:	andeq	r0, r0, r0, lsl #5
    c808:	muleq	r0, r0, r2
    c80c:			; <UNDEFINED> instruction: 0x000002bc
    c810:	ldrdeq	r0, [r0], -ip
    c814:	andeq	r6, r1, sl, ror #29
    c818:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    c81c:	andeq	r0, r0, r8, lsr #4
    c820:	andeq	r0, r0, r0, ror r2
    c824:	andeq	r0, r0, ip, asr r2
    c828:	andeq	r0, r0, r4, lsr r2
    c82c:			; <UNDEFINED> instruction: 0x000001b8
    c830:	muleq	r0, ip, r1
    c834:	andeq	r0, r0, ip, ror #3
    c838:	andeq	r4, r0, ip, lsr #16
    c83c:	andeq	r0, r0, r4, ror #5
    c840:	andeq	r4, r0, sl, ror #14
    c844:	andeq	r4, r0, sl, ror r7
    c848:	andeq	r4, r0, lr, ror r7
    c84c:	blmi	81f0d0 <funcstring@@Base+0x7f9870>
    c850:	ldrblt	r4, [r0, #1146]!	; 0x47a
    c854:	ldmpl	r3, {r0, r1, r2, r7, ip, sp, pc}^
    c858:	cfldr32mi	mvfx2, [lr], {-0}
    c85c:	movwls	r6, #22555	; 0x581b
    c860:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    c864:	blx	fffca85a <funcstring@@Base+0xfffa4ffa>
    c868:	ldrbtmi	r4, [ip], #-2843	; 0xfffff4e5
    c86c:	ldmdavs	r7!, {r1, r2, r5, r6, r7, fp, ip, lr}
    c870:			; <UNDEFINED> instruction: 0xf7fe6035
    c874:	ldmdbmi	r9, {r0, r3, r5, r8, r9, sl, fp, ip, sp, lr, pc}
    c878:	andcs	r4, r1, #45088768	; 0x2b00000
    c87c:	orrcc	r5, r2, r1, ror #16
    c880:			; <UNDEFINED> instruction: 0xf9c2f7ff
    c884:			; <UNDEFINED> instruction: 0xf7fb6037
    c888:	blmi	58b8f4 <funcstring@@Base+0x566094>
    c88c:	andcs	r9, pc, #4194304	; 0x400000
    c890:	andls	r4, r0, #42991616	; 0x2900000
    c894:	vst2.<illegal width 64>	{d21-d22}, [pc :128], r5
    c898:	blmi	4a92a0 <funcstring@@Base+0x483a40>
    c89c:	stmdavs	sp!, {r3, r5, r6, r9, sl, lr}
    c8a0:	stmiapl	r3!, {r1, r8, sl, ip, pc}^
    c8a4:	movwls	r6, #14363	; 0x381b
    c8a8:			; <UNDEFINED> instruction: 0xf85af7fb
    c8ac:	bmi	3df4ec <funcstring@@Base+0x3b9c8c>
    c8b0:	ldrbtmi	r5, [sl], #-2275	; 0xfffff71d
    c8b4:	blmi	1a691c <funcstring@@Base+0x1810bc>
    c8b8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    c8bc:	subsmi	r9, sl, r5, lsl #22
    c8c0:	andlt	sp, r7, r1, lsl #2
    c8c4:			; <UNDEFINED> instruction: 0xf7f5bdf0
    c8c8:	svclt	0x0000eff0
    c8cc:	andeq	r6, r1, r0, asr #9
    c8d0:			; <UNDEFINED> instruction: 0x000001b0
    c8d4:	andeq	r6, r1, r6, lsr #9
    c8d8:	andeq	r0, r0, r0, ror r2
    c8dc:	andeq	r0, r0, r4, lsr #3
    c8e0:			; <UNDEFINED> instruction: 0x000002bc
    c8e4:	muleq	r0, r0, r2
    c8e8:	andeq	r0, r0, ip, lsl #3
    c8ec:	andeq	r6, r1, lr, asr r4
    c8f0:	mvnsmi	lr, #737280	; 0xb4000
    c8f4:	lfmmi	f2, 4, [sp, #-0]
    c8f8:	ldrbtmi	r4, [sp], #-2845	; 0xfffff4e3
    c8fc:	ldmdavs	ip, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    c900:	orrlt	r6, r4, #26
    c904:			; <UNDEFINED> instruction: 0xf04f491b
    c908:	bmi	6ced4c <funcstring@@Base+0x6a94ec>
    c90c:			; <UNDEFINED> instruction: 0xf8554b1b
    c910:	stmiapl	pc!, {r0, pc}	; <UNPREDICTABLE>
    c914:	ands	r5, r7, lr, ror #17
    c918:	mrc2	7, 6, pc, cr6, cr14, {7}
    c91c:	stmdapl	r9!, {r3, r4, r8, fp, lr}^
    c920:	movwcs	lr, #10708	; 0x29d4
    c924:			; <UNDEFINED> instruction: 0xf7ff3182
    c928:	andscs	pc, r0, pc, ror #18
    c92c:			; <UNDEFINED> instruction: 0xf9e2f7fd
    c930:	movwmi	lr, #2516	; 0x9d4
    c934:			; <UNDEFINED> instruction: 0xf04f6839
    c938:	ldmdavs	r2!, {sl, fp}
    c93c:			; <UNDEFINED> instruction: 0x9c00e9c0
    c940:	andne	lr, r2, #192, 18	; 0x300000
    c944:	ldrsblt	r6, [r4, #-8]!
    c948:	ldrdcc	pc, [r0], -r8
    c94c:	stmdavs	r3!, {r0, r1, r3, r4, r5, r8, fp, ip, sp, pc}^
    c950:	blcs	5e69c4 <funcstring@@Base+0x5c1164>
    c954:			; <UNDEFINED> instruction: 0xf7fbd1e0
    c958:	stmdbmi	sl, {r0, r2, r3, r5, r9, fp, ip, sp, lr, pc}
    c95c:	ldrdcs	lr, [r2], -pc	; <UNPREDICTABLE>
    c960:	mrc2	7, 2, pc, cr10, cr14, {7}
    c964:	pop	{r0, r1, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    c968:	svclt	0x000083f8
    c96c:	andeq	r6, r1, r6, lsl r4
    c970:	andeq	r0, r0, r4, lsr #5
    c974:	andeq	r0, r0, ip, asr r2
    c978:			; <UNDEFINED> instruction: 0x000002bc
    c97c:	muleq	r0, r0, r2
    c980:	andeq	r0, r0, r4, lsr #3
    c984:	strdeq	r0, [r0], -r8
    c988:	strbcs	pc, [r8, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    c98c:	strbcc	pc, [r8, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    c990:	push	{r1, r3, r4, r5, r6, sl, lr}
    c994:	strdlt	r4, [fp], r0
    c998:	andcs	r5, r0, #13828096	; 0xd30000
    c99c:	ldrbls	pc, [ip, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    c9a0:	movwls	r6, #38939	; 0x981b
    c9a4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    c9a8:	ldrbcc	pc, [r4, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    c9ac:	andls	r4, r5, #-117440512	; 0xf9000000
    c9b0:	andmi	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    c9b4:	ldmdavs	fp, {r0, r1, r5, fp, sp, lr}^
    c9b8:			; <UNDEFINED> instruction: 0xf7fe9302
    c9bc:	stmdacc	r7, {r0, r1, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    c9c0:	vtst.8	d2, d0, d4
    c9c4:	ldm	pc, {r1, r5, r6, r9, pc}^	; <UNPREDICTABLE>
    c9c8:	mvnseq	pc, r0, lsl r0	; <UNPREDICTABLE>
    c9cc:	rsbeq	r0, r0, #96, 4
    c9d0:	andseq	r0, r5, r0, ror #4
    c9d4:	rsbeq	r0, r0, #21
    c9d8:	rsbeq	r0, r0, #-1073741813	; 0xc000000b
    c9dc:	rsbeq	r0, r0, #96, 4
    c9e0:	rsbeq	r0, r0, #96, 4
    c9e4:	adcseq	r0, sl, r0, ror #4
    c9e8:	rsbeq	r0, r0, #176, 2	; 0x2c
    c9ec:	rsbeq	r0, r3, r0, ror #4
    c9f0:			; <UNDEFINED> instruction: 0x01aa0063
    c9f4:	strne	pc, [ip, #-2271]	; 0xfffff721
    c9f8:	stmdavs	r0!, {r8, r9, sp}
    c9fc:			; <UNDEFINED> instruction: 0xf8df469b
    ca00:	strcs	r2, [r1], -r8, lsl #10
    ca04:	andpl	pc, r1, r9, asr r8	; <UNPREDICTABLE>
    ca08:	movwls	sl, #28424	; 0x6f08
    ca0c:	beq	748e48 <funcstring@@Base+0x7235e8>
    ca10:			; <UNDEFINED> instruction: 0xf10d9307
    ca14:	movwls	r0, #34840	; 0x8818
    ca18:	stmdavs	r9!, {r0, r1, r6, fp, sp, lr}
    ca1c:	ldrtmi	r9, [r1], #-770	; 0xfffffcfe
    ca20:			; <UNDEFINED> instruction: 0xf8596029
    ca24:	movwls	r3, #4098	; 0x1002
    ca28:	andsvs	r9, lr, r1, lsl #22
    ca2c:			; <UNDEFINED> instruction: 0xff6af7fe
    ca30:			; <UNDEFINED> instruction: 0xf000280b
    ca34:	stmdacs	ip, {r1, r2, r3, r4, r9, pc}
    ca38:	andhi	pc, r4, #0
    ca3c:			; <UNDEFINED> instruction: 0xf0002807
    ca40:	stmdavs	fp!, {r0, r1, r2, r3, r6, r7, r8, pc}
    ca44:	andscs	r2, r4, r0, lsl #8
    ca48:	eorvs	r3, fp, r1, lsl #6
    ca4c:	andmi	pc, r0, r8, asr #17
    ca50:	andmi	pc, r0, sl, asr #17
    ca54:			; <UNDEFINED> instruction: 0xf7fd603c
    ca58:	ldmib	sp, {r0, r2, r3, r6, r8, fp, ip, sp, lr, pc}^
    ca5c:	stmdbls	r6, {r0, r1, r2, r8, r9, sp}
    ca60:	andvs	r4, r4, r3, lsl #13
    ca64:	stmib	fp, {r1, fp, ip, pc}^
    ca68:			; <UNDEFINED> instruction: 0xf8cb2102
    ca6c:			; <UNDEFINED> instruction: 0xf8cb3010
    ca70:			; <UNDEFINED> instruction: 0xf8df0004
    ca74:			; <UNDEFINED> instruction: 0xf8df2498
    ca78:	ldrbtmi	r3, [sl], #-1152	; 0xfffffb80
    ca7c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    ca80:	subsmi	r9, sl, r9, lsl #22
    ca84:	eorshi	pc, r4, #64	; 0x40
    ca88:	andlt	r4, fp, r8, asr r6
    ca8c:	svchi	0x00f0e8bd
    ca90:			; <UNDEFINED> instruction: 0xf7fd200c
    ca94:			; <UNDEFINED> instruction: 0xf8dff92f
    ca98:			; <UNDEFINED> instruction: 0xf8593478
    ca9c:	ldmdavs	fp, {r0, r1, ip, sp}
    caa0:	svclt	0x000c2b1a
    caa4:	movwcs	r2, #41737	; 0xa309
    caa8:	andcs	r4, r0, r3, lsl #13
    caac:	andcc	pc, r0, fp, asr #17
    cab0:			; <UNDEFINED> instruction: 0xf802f7ff
    cab4:	andeq	pc, r4, fp, asr #17
    cab8:			; <UNDEFINED> instruction: 0xff24f7fe
    cabc:			; <UNDEFINED> instruction: 0xf040280f
    cac0:	andcs	r8, r0, r4, lsl r2
    cac4:			; <UNDEFINED> instruction: 0xf7fe2410
    cac8:			; <UNDEFINED> instruction: 0xf8cbfff7
    cacc:			; <UNDEFINED> instruction: 0xf7fe0008
    cad0:	adcmi	pc, r0, #25, 30	; 0x64
    cad4:	andhi	pc, r6, #64	; 0x40
    cad8:	strtcc	pc, [ip], #-2271	; 0xfffff721
    cadc:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    cae0:	bls	716ec <funcstring@@Base+0x4be8c>
    cae4:	stcge	3, cr2, [r5], {3}
    cae8:	and	r6, r8, r3, lsl r0
    caec:	strtcc	pc, [r4], #-2271	; 0xfffff721
    caf0:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    caf4:	eorvs	r6, r3, fp, lsl r8
    caf8:			; <UNDEFINED> instruction: 0xf7fe1d1c
    cafc:			; <UNDEFINED> instruction: 0xf7feff79
    cb00:	stmdacs	fp, {r0, r8, r9, sl, fp, ip, sp, lr, pc}
    cb04:	blmi	ed4 <strstr@plt-0x1890>
    cb08:			; <UNDEFINED> instruction: 0xf8592100
    cb0c:	ldmdavs	r3, {r0, r1, sp}
    cb10:	andsvs	r3, r3, r1, lsl #6
    cb14:	stcls	0, cr6, [r5], {33}	; 0x21
    cb18:	adcle	r2, sl, r0, lsl #24
    cb1c:	ldrdcc	pc, [r0], -fp
    cb20:	andle	r2, r9, r4, lsl #22
    cb24:			; <UNDEFINED> instruction: 0xf7fd2010
    cb28:	bls	caec4 <funcstring@@Base+0xa5664>
    cb2c:			; <UNDEFINED> instruction: 0xf8c02302
    cb30:	strmi	fp, [r3], r8
    cb34:	andcc	lr, r0, #192, 18	; 0x300000
    cb38:	andmi	pc, ip, fp, asr #17
    cb3c:			; <UNDEFINED> instruction: 0xf7fee799
    cb40:	stmdacs	ip, {r0, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    cb44:	bichi	pc, sl, r0, asr #32
    cb48:			; <UNDEFINED> instruction: 0xf8594bf3
    cb4c:	ldmdavs	fp, {r0, r1, ip, sp}
    cb50:			; <UNDEFINED> instruction: 0xf0402b00
    cb54:	blmi	ffc6d268 <funcstring@@Base+0xffc47a08>
    cb58:	andvs	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    cb5c:			; <UNDEFINED> instruction: 0xf7fe6830
    cb60:	stmdavc	r4, {r0, r3, r4, r8, sl, fp, ip, sp, lr, pc}
    cb64:			; <UNDEFINED> instruction: 0xf0402c00
    cb68:			; <UNDEFINED> instruction: 0x201481b9
    cb6c:			; <UNDEFINED> instruction: 0xf8c2f7fd
    cb70:	blmi	ff966c3c <funcstring@@Base+0xff9413dc>
    cb74:	strmi	r2, [r3], fp, lsl #4
    cb78:			; <UNDEFINED> instruction: 0xf8cb9802
    cb7c:	stmib	fp, {r4, ip}^
    cb80:	andcs	r2, r7, #0
    cb84:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    cb88:	andsvs	r9, sl, r1, lsl #6
    cb8c:	mrc2	7, 5, pc, cr10, cr14, {7}
    cb90:	svclt	0x00042817
    cb94:	strcs	sl, [pc, #-3076]	; bf98 <strspn@plt+0x940c>
    cb98:	andscs	sp, r0, r6, lsr #32
    cb9c:			; <UNDEFINED> instruction: 0xf8aaf7fd
    cba0:	movwcs	r4, #64223	; 0xfadf
    cba4:	blmi	ff6a4bb8 <funcstring@@Base+0xff67f358>
    cba8:	andcs	pc, r2, r9, asr r8	; <UNPREDICTABLE>
    cbac:	stmib	r0, {r2, r6, r7, sp, lr}^
    cbb0:			; <UNDEFINED> instruction: 0xf8cb4201
    cbb4:			; <UNDEFINED> instruction: 0xf8590008
    cbb8:	ldmdavs	fp, {r0, r1, ip, sp}
    cbbc:	eorle	r2, r4, r2, lsl #22
    cbc0:			; <UNDEFINED> instruction: 0xf8594bd0
    cbc4:	ldmdavs	r3, {r0, r1, sp}
    cbc8:	andsvs	r3, r3, r1, lsl #6
    cbcc:	andscs	lr, r0, sp, lsl r0
    cbd0:			; <UNDEFINED> instruction: 0xf890f7fd
    cbd4:	blmi	ff4e6ca4 <funcstring@@Base+0xff4c1444>
    cbd8:	addvs	r6, r2, r5
    cbdc:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    cbe0:	sbcvs	r6, r3, fp, lsl r8
    cbe4:	stcne	0, cr6, [r4, #-128]	; 0xffffff80
    cbe8:	mcr2	7, 4, pc, cr12, cr14, {7}	; <UNPREDICTABLE>
    cbec:	rscle	r2, lr, ip, lsl #16
    cbf0:	eorvs	r2, r3, r0, lsl #6
    cbf4:	blmi	ff1b340c <funcstring@@Base+0xff18dbac>
    cbf8:	andcs	pc, r8, fp, asr #17
    cbfc:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    cc00:	blcc	66c74 <funcstring@@Base+0x41414>
    cc04:	vqdmulh.s<illegal width 8>	d2, d0, d1
    cc08:	bls	6d110 <funcstring@@Base+0x478b0>
    cc0c:	andsvs	r2, r3, r7, lsl #6
    cc10:	mrc2	7, 3, pc, cr8, cr14, {7}
    cc14:			; <UNDEFINED> instruction: 0xf040280f
    cc18:	andcs	r8, r0, r8, ror #2
    cc1c:			; <UNDEFINED> instruction: 0xf7fe2410
    cc20:			; <UNDEFINED> instruction: 0xf8cbff4b
    cc24:	ldrb	r0, [r2, -ip]
    cc28:	strcs	r2, [ip], #-16
    cc2c:			; <UNDEFINED> instruction: 0xf862f7fd
    cc30:	stmib	r0, {r1, r8, r9, fp, ip, pc}^
    cc34:	strmi	r4, [r3], r0, lsl #6
    cc38:	mcr2	7, 3, pc, cr4, cr14, {7}	; <UNPREDICTABLE>
    cc3c:			; <UNDEFINED> instruction: 0xf04042a0
    cc40:	andscs	r8, r0, r1, asr r1
    cc44:			; <UNDEFINED> instruction: 0xf7fd2400
    cc48:	blmi	fed4ada4 <funcstring@@Base+0xfed25544>
    cc4c:			; <UNDEFINED> instruction: 0xf8cb220f
    cc50:	andvs	r0, r2, r8
    cc54:			; <UNDEFINED> instruction: 0xf8592207
    cc58:	blmi	feca4c6c <funcstring@@Base+0xfec7f40c>
    cc5c:	addvs	r6, r1, r1, lsr r8
    cc60:	andvc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    cc64:	subvs	r4, r4, r8, lsr #23
    cc68:	sbcvs	r6, r1, r9, lsr r8
    cc6c:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    cc70:	andsvs	r9, sl, r1, lsl #6
    cc74:	mcr2	7, 2, pc, cr6, cr14, {7}	; <UNPREDICTABLE>
    cc78:	svclt	0x00042817
    cc7c:	andlt	pc, ip, sp, asr #17
    cc80:	streq	pc, [ip], #-267	; 0xfffffef5
    cc84:	msrhi	CPSR_sxc, r0, asr #32
    cc88:	ldrmi	r9, [sl], -r1, lsl #22
    cc8c:	andsvs	r2, r3, r6, lsl #6
    cc90:	mrc2	7, 1, pc, cr8, cr14, {7}
    cc94:	eorsle	r2, sp, r3, lsl r8
    cc98:			; <UNDEFINED> instruction: 0xf8594b9d
    cc9c:			; <UNDEFINED> instruction: 0xf8daa003
    cca0:	blcs	1d8ca8 <funcstring@@Base+0x1b3448>
    cca4:	addshi	pc, r3, r0
    cca8:	strcs	r2, [pc, #-16]	; cca0 <strspn@plt+0xa114>
    ccac:			; <UNDEFINED> instruction: 0xf822f7fd
    ccb0:	eorvs	r2, r0, sp, lsl #6
    ccb4:			; <UNDEFINED> instruction: 0xf8444604
    ccb8:	strmi	r3, [r0], r8, lsl #22
    ccbc:	and	r4, r3, r3, lsr #13
    ccc0:	bleq	1490d8 <funcstring@@Base+0x123878>
    ccc4:	mrc2	7, 0, pc, cr14, cr14, {7}
    ccc8:			; <UNDEFINED> instruction: 0xf7fd2010
    cccc:	ldmdavs	r2!, {r0, r1, r4, fp, ip, sp, lr, pc}
    ccd0:			; <UNDEFINED> instruction: 0xf8cb683b
    ccd4:	strmi	r0, [r4], -r0
    ccd8:	stmib	r0, {r0, r2, sp, lr}^
    ccdc:	andls	r2, r4, r2, lsl #6
    cce0:	mrc2	7, 0, pc, cr0, cr14, {7}
    cce4:	rscle	r2, fp, r6, lsl #16
    cce8:	ldrdcs	pc, [r0], -sl
    ccec:	rsbvs	r2, r1, r0, lsl #2
    ccf0:			; <UNDEFINED> instruction: 0xf0402a08
    ccf4:	andcs	r8, r2, r9, ror #1
    ccf8:	streq	pc, [r4], #-264	; 0xfffffef8
    ccfc:	mrc2	7, 6, pc, cr12, cr14, {7}
    cd00:	ldrmi	r9, [sl], -r1, lsl #22
    cd04:	andsvs	r2, r3, r6, lsl #6
    cd08:	andeq	pc, ip, r8, asr #17
    cd0c:	ldc2l	7, cr15, [sl, #1016]!	; 0x3f8
    cd10:	cmple	pc, r3, lsl r8	; <UNPREDICTABLE>
    cd14:			; <UNDEFINED> instruction: 0xf8dd2300
    cd18:	eorvs	fp, r3, ip
    cd1c:	andcs	lr, r0, r1, ror #13
    cd20:			; <UNDEFINED> instruction: 0xf7fe241c
    cd24:	strmi	pc, [r3], r9, asr #29
    cd28:			; <UNDEFINED> instruction: 0x2010e6d1
    cd2c:			; <UNDEFINED> instruction: 0xf7fc2608
    cd30:	strmi	pc, [r3], r1, ror #31
    cd34:			; <UNDEFINED> instruction: 0xf8cb2000
    cd38:			; <UNDEFINED> instruction: 0xf7fe6000
    cd3c:			; <UNDEFINED> instruction: 0xf8cbfebd
    cd40:			; <UNDEFINED> instruction: 0xf7fe0004
    cd44:	ldmdacs	r8, {r0, r1, r2, r3, r4, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    cd48:	adcshi	pc, fp, r0, asr #32
    cd4c:	ldrbmi	r2, [sp], -r0
    cd50:	mrc2	7, 5, pc, cr2, cr14, {7}
    cd54:	andeq	pc, r8, fp, asr #17
    cd58:	andscs	lr, r0, r3, lsl r0
    cd5c:			; <UNDEFINED> instruction: 0xffcaf7fc
    cd60:	andcs	r4, r0, r4, lsl #12
    cd64:	eorvs	r6, r6, ip, ror #1
    cd68:	mcr2	7, 5, pc, cr6, cr14, {7}	; <UNPREDICTABLE>
    cd6c:			; <UNDEFINED> instruction: 0xf7fe6060
    cd70:	ldmdacs	r8, {r0, r3, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    cd74:	adchi	pc, r5, r0, asr #32
    cd78:	strtmi	r2, [r5], -r0
    cd7c:	mrc2	7, 4, pc, cr12, cr14, {7}
    cd80:			; <UNDEFINED> instruction: 0xf7fe60a0
    cd84:	ldmdacs	r1, {r0, r1, r2, r3, r4, r5, r7, r8, sl, fp, ip, sp, lr, pc}
    cd88:	blmi	188112c <funcstring@@Base+0x185b8cc>
    cd8c:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    cd90:	blcs	4a6e04 <funcstring@@Base+0x4815a4>
    cd94:	addhi	pc, pc, r0
    cd98:	andcs	r4, r0, #92160	; 0x16800
    cd9c:	ldrcs	r6, [r4], #-234	; 0xffffff16
    cda0:	andcs	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    cda4:	movwcc	r6, #6163	; 0x1813
    cda8:			; <UNDEFINED> instruction: 0xe6906013
    cdac:	strcs	r2, [r8], #-16
    cdb0:			; <UNDEFINED> instruction: 0xffa0f7fc
    cdb4:	movwcs	r9, #18946	; 0x4a02
    cdb8:	subvs	r4, r2, r3, lsl #13
    cdbc:	andcc	pc, r0, fp, asr #17
    cdc0:			; <UNDEFINED> instruction: 0xf7fe2000
    cdc4:	movwcs	pc, #3705	; 0xe79	; <UNPREDICTABLE>
    cdc8:	movweq	lr, #10699	; 0x29cb
    cdcc:			; <UNDEFINED> instruction: 0xf7fee67f
    cdd0:			; <UNDEFINED> instruction: 0xe769fd99
    cdd4:			; <UNDEFINED> instruction: 0xf43f2809
    cdd8:	andcs	sl, r9, r7, asr pc
    cddc:	blx	1b4adde <funcstring@@Base+0x1b2557e>
    cde0:	blcs	33a00 <funcstring@@Base+0xe1a0>
    cde4:	mcrge	4, 1, pc, cr13, cr15, {1}	; <UNPREDICTABLE>
    cde8:	ldrmi	r3, [r8, #772]	; 0x304
    cdec:	mcrge	4, 1, pc, cr9, cr15, {3}	; <UNPREDICTABLE>
    cdf0:	blcs	33a14 <funcstring@@Base+0xe1b4>
    cdf4:	mcrge	4, 1, pc, cr5, cr15, {3}	; <UNPREDICTABLE>
    cdf8:	blcs	33a20 <funcstring@@Base+0xe1c0>
    cdfc:	mcrge	4, 1, pc, cr1, cr15, {3}	; <UNPREDICTABLE>
    ce00:	stc2	7, cr15, [r0, #1016]	; 0x3f8
    ce04:	cmple	pc, r8, lsl #16
    ce08:	ldrdpl	pc, [r8], -fp
    ce0c:			; <UNDEFINED> instruction: 0xf7fe4628
    ce10:	stmdavc	r3, {r0, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    ce14:	cmple	sl, r0, lsl #22
    ce18:			; <UNDEFINED> instruction: 0xf7f84628
    ce1c:	tstlt	r0, r1, lsr #27	; <UNPREDICTABLE>
    ce20:	ldrbeq	r6, [fp, r3, lsl #17]
    ce24:	stmdavs	r3!, {r0, r1, r4, r6, sl, ip, lr, pc}
    ce28:	stmdbls	r1, {r1, r2, r3, r9, sp}
    ce2c:	andcs	pc, r0, fp, asr #17
    ce30:	ldmdavs	fp, {r0, r1, r2, r9, sp}^
    ce34:			; <UNDEFINED> instruction: 0xf8cb600a
    ce38:			; <UNDEFINED> instruction: 0xf7ff3004
    ce3c:			; <UNDEFINED> instruction: 0xf8cbfda5
    ce40:	ldr	r0, [r6], -ip
    ce44:			; <UNDEFINED> instruction: 0xf7fc2010
    ce48:	bmi	d4cba4 <funcstring@@Base+0xd27344>
    ce4c:	andvs	r2, r3, pc, lsl #6
    ce50:			; <UNDEFINED> instruction: 0xf8594683
    ce54:	blmi	cd4e64 <funcstring@@Base+0xcaf604>
    ce58:	addvs	r6, r2, r2, lsl r8
    ce5c:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    ce60:	sbcvs	r6, r3, fp, lsl r8
    ce64:	stmiblt	r6!, {r0, r1, r8, sl, fp, ip}
    ce68:	andlt	pc, r0, r8, asr #17
    ce6c:	ldrmi	r2, [r8], r0, lsl #12
    ce70:	blmi	a465e0 <funcstring@@Base+0xa20d80>
    ce74:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    ce78:	ldrdlt	pc, [r0], -r3
    ce7c:	andlt	pc, r0, r7, asr #17
    ce80:	streq	pc, [r4, -fp, lsl #2]
    ce84:	ldc2	7, cr15, [r4, #1016]!	; 0x3f8
    ce88:			; <UNDEFINED> instruction: 0xf04fe5ce
    ce8c:			; <UNDEFINED> instruction: 0xf7fe30ff
    ce90:			; <UNDEFINED> instruction: 0x4610fb13
    ce94:			; <UNDEFINED> instruction: 0xf7fe9203
    ce98:	bls	10bc94 <funcstring@@Base+0xe6434>
    ce9c:	movweq	pc, #16651	; 0x410b	; <UNPREDICTABLE>
    cea0:	rscle	r4, r1, r2, lsl #5
    cea4:	bcs	f6aeb4 <funcstring@@Base+0xf45654>
    cea8:			; <UNDEFINED> instruction: 0xf8cabf04
    ceac:	ldrmi	fp, [sl], r0
    ceb0:	cfldrsge	mvf15, [sl, #252]!	; 0xfc
    ceb4:	ldrdcs	lr, [r0], -r8
    ceb8:			; <UNDEFINED> instruction: 0xf7fe2414
    cebc:	strdvs	pc, [r8], #221	; 0xdd	; <UNPREDICTABLE>
    cec0:	andscs	lr, r8, r5, lsl #12
    cec4:	blx	ffe4aec4 <funcstring@@Base+0xffe25664>
    cec8:			; <UNDEFINED> instruction: 0xf7fe2008
    cecc:	ldmdami	r6, {r0, r2, r4, r5, r6, r7, r9, fp, ip, sp, lr, pc}
    ced0:			; <UNDEFINED> instruction: 0xf7fe4478
    ced4:			; <UNDEFINED> instruction: 0x2017fad9
    ced8:	blx	ffbcaed8 <funcstring@@Base+0xffba5678>
    cedc:	ldrbtmi	r4, [r8], #-2067	; 0xfffff7ed
    cee0:	blx	ff4caee0 <funcstring@@Base+0xff4a5680>
    cee4:			; <UNDEFINED> instruction: 0xf7fe4620
    cee8:	andcs	pc, pc, r7, ror #21
    ceec:	blx	ff94aeec <funcstring@@Base+0xff92568c>
    cef0:	ldcl	7, cr15, [sl], {245}	; 0xf5
    cef4:	andeq	r6, r1, r0, lsl #7
    cef8:			; <UNDEFINED> instruction: 0x000001b0
    cefc:	andeq	r6, r1, r4, ror #6
    cf00:	andeq	r0, r0, r8, lsr #4
    cf04:			; <UNDEFINED> instruction: 0x000001b8
    cf08:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    cf0c:	muleq	r1, r6, r2
    cf10:	ldrdeq	r0, [r0], -ip
    cf14:	andeq	r0, r0, ip, ror #3
    cf18:	andeq	r0, r0, r0, lsl #5
    cf1c:			; <UNDEFINED> instruction: 0x000002bc
    cf20:			; <UNDEFINED> instruction: 0x000001bc
    cf24:	muleq	r0, r0, r2
    cf28:	strheq	r4, [r0], -ip
    cf2c:	muleq	r0, r6, r0
    cf30:	ldrbmi	lr, [r0, sp, lsr #18]!
    cf34:	stc2l	7, cr15, [r6], #1016	; 0x3f8
    cf38:	ldrbtmi	r4, [ip], #-3122	; 0xfffff3ce
    cf3c:	andsle	r2, r1, sp, lsl #16
    cf40:	stmiapl	r7!, {r0, r4, r5, r8, r9, fp, lr}^
    cf44:	movwcc	r6, #6203	; 0x183b
    cf48:			; <UNDEFINED> instruction: 0xf7ff603b
    cf4c:			; <UNDEFINED> instruction: 0x4605fd1d
    cf50:	ldc2l	7, cr15, [r8], {254}	; 0xfe
    cf54:	eorle	r2, r1, r6, lsl #16
    cf58:	movwcc	r6, #6203	; 0x183b
    cf5c:			; <UNDEFINED> instruction: 0x4628603b
    cf60:			; <UNDEFINED> instruction: 0x87f0e8bd
    cf64:	andcs	r4, r3, #41984	; 0xa400
    cf68:	andhi	pc, r3, r4, asr r8	; <UNPREDICTABLE>
    cf6c:	andcs	pc, r0, r8, asr #17
    cf70:	stc2	7, cr15, [sl, #-1020]	; 0xfffffc04
    cf74:			; <UNDEFINED> instruction: 0xf7fe4606
    cf78:	stmdacs	r6, {r0, r2, r6, r7, sl, fp, ip, sp, lr, pc}
    cf7c:	blmi	8c1078 <funcstring@@Base+0x89b818>
    cf80:	ldmdavs	r3, {r1, r5, r6, r7, fp, ip, lr}
    cf84:	andsvs	r3, r3, r1, lsl #6
    cf88:			; <UNDEFINED> instruction: 0xf7fc2008
    cf8c:	tstcs	r9, #2864	; 0xb30	; <UNPREDICTABLE>
    cf90:	stmib	r0, {r0, r2, r9, sl, lr}^
    cf94:	strtmi	r3, [r8], -r0, lsl #12
    cf98:			; <UNDEFINED> instruction: 0x87f0e8bd
    cf9c:			; <UNDEFINED> instruction: 0x462e4b1b
    cfa0:	beq	490e4 <funcstring@@Base+0x23884>
    cfa4:	andhi	pc, r3, r4, asr r8	; <UNPREDICTABLE>
    cfa8:			; <UNDEFINED> instruction: 0xf04f200c
    cfac:			; <UNDEFINED> instruction: 0xf7fc0907
    cfb0:	andcs	pc, r1, #2576	; 0xa10
    cfb4:	strmi	r2, [r5], -r0, lsl #6
    cfb8:	movwcs	lr, #2496	; 0x9c0
    cfbc:			; <UNDEFINED> instruction: 0xf7fc2008
    cfc0:			; <UNDEFINED> instruction: 0x4604fe99
    cfc4:	subvs	r6, r6, r8, lsr #1
    cfc8:	strtmi	r2, [r6], -r8
    cfcc:	mrc2	7, 4, pc, cr2, cr12, {7}
    cfd0:	andls	pc, r0, r8, asr #17
    cfd4:			; <UNDEFINED> instruction: 0xf7ff4604
    cfd8:	ldrdvs	pc, [r0], #-199	; 0xffffff39	; <UNPREDICTABLE>
    cfdc:			; <UNDEFINED> instruction: 0xf7fe6034
    cfe0:	stmdacs	r6, {r0, r4, r7, sl, fp, ip, sp, lr, pc}
    cfe4:	ldmdavs	fp!, {r4, r5, r6, r7, ip, lr, pc}
    cfe8:	eorvs	r2, r2, r0, lsl #4
    cfec:	eorsvs	r3, fp, r1, lsl #6
    cff0:	svceq	0x0000f1ba
    cff4:			; <UNDEFINED> instruction: 0x462ed0b3
    cff8:	blmi	106f18 <funcstring@@Base+0xe16b8>
    cffc:	beq	89140 <funcstring@@Base+0x638e0>
    d000:	ldrb	r5, [r1, r7, ror #17]
    d004:	ldrdeq	r5, [r1], -r6
    d008:			; <UNDEFINED> instruction: 0x000001b8
    d00c:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    d010:	tstcs	r0, r0, ror r5
    d014:	stcmi	12, cr4, [lr, #-52]	; 0xffffffcc
    d018:	bmi	39e210 <funcstring@@Base+0x3789b0>
    d01c:	vstrmi.16	s10, [lr, #-204]	; 0xffffff34	; <UNPREDICTABLE>
    d020:	stmiapl	r6!, {r0, r4, r5, sp, lr}
    d024:	eorsvs	r4, r1, sp, lsl #20
    d028:	eorvs	r5, r9, r5, ror #18
    d02c:	andsvs	r5, r0, r2, lsr #17
    d030:	blmi	2fb538 <funcstring@@Base+0x2d5cd8>
    d034:	andcs	r2, r1, r0, lsl #4
    d038:	pop	{r0, r1, r5, r6, r7, fp, ip, lr}
    d03c:	andsvs	r4, sl, r0, ror r0
    d040:	ldclt	7, cr15, [sl, #-1016]!	; 0xfffffc08
    d044:	blx	ffa4b044 <funcstring@@Base+0xffa257e4>
    d048:	svclt	0x0000e7f3
    d04c:	strdeq	r5, [r1], -r8
    d050:			; <UNDEFINED> instruction: 0x000001b8
    d054:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    d058:	andeq	r0, r0, r4, lsr #5
    d05c:	andeq	r0, r0, r0, ror r2
    d060:	andeq	r0, r0, ip, asr r2
    d064:	andscs	r4, r0, #32768	; 0x8000
    d068:	cmncc	r4, r9, ror r4
    d06c:	stclt	7, cr15, [r4, #-1012]	; 0xfffffc0c
    d070:	andeq	r5, r1, ip, asr #13
    d074:	blmi	4fa55c <funcstring@@Base+0x4d4cfc>
    d078:	ldrbtmi	r4, [fp], #-3091	; 0xfffff3ed
    d07c:	ldmdavs	sl, {r2, r3, r4, r5, r6, sl, lr}
    d080:	andle	r4, r1, r2, lsl #5
    d084:	tstlt	r0, r8, lsl r0
    d088:			; <UNDEFINED> instruction: 0xf7f5bd38
    d08c:	blmi	4081a4 <funcstring@@Base+0x3e2944>
    d090:	stmdavs	fp!, {r0, r2, r5, r6, r7, fp, ip, lr}
    d094:	mulle	fp, r8, r2
    d098:	stmiapl	r4!, {r0, r2, r3, r9, fp, lr}
    d09c:			; <UNDEFINED> instruction: 0xf7f54618
    d0a0:	stmdavs	r0!, {r1, r5, r8, sl, fp, sp, lr, pc}
    d0a4:	stcl	7, cr15, [ip], #-980	; 0xfffffc2c
    d0a8:	ldrhtmi	lr, [r8], -sp
    d0ac:	ldmdalt	sl!, {r1, ip, sp, lr, pc}
    d0b0:	mcrr	7, 15, pc, r2, cr5	; <UNPREDICTABLE>
    d0b4:	stmiapl	r4!, {r1, r2, r8, r9, fp, lr}^
    d0b8:	addsmi	r6, r8, #2293760	; 0x230000
    d0bc:	stmdavs	fp!, {r2, r5, r6, r7, ip, lr, pc}
    d0c0:	svclt	0x0000e7ec
    d0c4:			; <UNDEFINED> instruction: 0x00015fb2
    d0c8:	muleq	r1, r4, ip
    d0cc:	andeq	r0, r0, r8, lsr r2
    d0d0:	muleq	r0, r4, r1
    d0d4:	ldrbmi	lr, [r0, sp, lsr #18]!
    d0d8:			; <UNDEFINED> instruction: 0xf8df4606
    d0dc:	blmi	7ed2d4 <funcstring@@Base+0x7c7a74>
    d0e0:			; <UNDEFINED> instruction: 0xf85844f8
    d0e4:	ldmdavs	fp!, {r0, r1, ip, sp, lr}
    d0e8:	eorsvs	r3, fp, r1, lsl #6
    d0ec:	strcs	r4, [r0], #-2844	; 0xfffff4e4
    d0f0:	andge	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    d0f4:	ldrdls	pc, [r0], -sl
    d0f8:			; <UNDEFINED> instruction: 0xf855464d
    d0fc:	mcrrne	15, 0, r0, r2, cr4
    d100:	vstmiane	r3, {s27-s51}
    d104:	mvnlt	sp, r2, lsl #20
    d108:	stc	7, cr15, [lr, #-980]!	; 0xfffffc2c
    d10c:	cfstrscs	mvf3, [sl], {1}
    d110:			; <UNDEFINED> instruction: 0xf8d9d1f3
    d114:	strbmi	r3, [r8], -r0
    d118:	andcc	pc, r0, sl, asr #17
    d11c:	bl	fe04b0f8 <funcstring@@Base+0xfe025898>
    d120:	blcc	67214 <funcstring@@Base+0x419b4>
    d124:	stmdblt	r3!, {r0, r1, r3, r4, r5, sp, lr}
    d128:			; <UNDEFINED> instruction: 0xf8584b0e
    d12c:	ldmdavs	fp, {r0, r1, ip, sp}
    d130:	pop	{r0, r1, r3, r5, r6, r8, fp, ip, sp, pc}
    d134:	strdle	r8, [r6, #112]!	; 0x70
    d138:	mvnle	r2, r0, lsl #28
    d13c:			; <UNDEFINED> instruction: 0xf7f54620
    d140:			; <UNDEFINED> instruction: 0xe7e3ed14
    d144:			; <UNDEFINED> instruction: 0xf7f54621
    d148:	stmdavs	r8!, {r2, r3, r4, r5, r7, r8, r9, fp, sp, lr, pc}
    d14c:	pop	{r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    d150:			; <UNDEFINED> instruction: 0xf7f647f0
    d154:	svclt	0x0000bffb
    d158:	andeq	r5, r1, r0, lsr ip
    d15c:	andeq	r0, r0, r4, lsr #4
    d160:	andeq	r0, r0, r0, lsl r2
    d164:	andeq	r0, r0, r8, lsl #5
    d168:	andcs	fp, sl, #248, 10	; 0x3e000000
    d16c:	tstcs	r0, lr, lsl #12
    d170:			; <UNDEFINED> instruction: 0xf7f54605
    d174:	blmi	48842c <funcstring@@Base+0x462bcc>
    d178:	mcrne	4, 0, r4, cr4, cr11, {3}
    d17c:	bmi	4439c4 <funcstring@@Base+0x41e164>
    d180:	ldmdavs	fp, {r0, r1, r3, r4, r7, fp, ip, lr}
    d184:	svccs	0x0009681f
    d188:	ldrtmi	sp, [r0], -r8
    d18c:	stcl	7, cr15, [ip], #980	; 0x3d4
    d190:	andcs	fp, r1, #1425408	; 0x15c000
    d194:	strtmi	r2, [r0], -r2, lsl #2
    d198:	ldc	7, cr15, [r8], {245}	; 0xf5
    d19c:	ldcllt	6, cr4, [r8, #128]!	; 0x80
    d1a0:			; <UNDEFINED> instruction: 0xf7f54630
    d1a4:	ldrb	lr, [r4, r2, ror #25]!
    d1a8:			; <UNDEFINED> instruction: 0xf7f54638
    d1ac:			; <UNDEFINED> instruction: 0x4629ebfe
    d1b0:	stmdami	r4, {r1, r9, sl, lr}
    d1b4:			; <UNDEFINED> instruction: 0xf7f64478
    d1b8:	svclt	0x0000fff3
    d1bc:	muleq	r1, r8, fp
    d1c0:	muleq	r0, r0, r1
    d1c4:	andeq	r3, r0, r4, lsr pc
    d1c8:	blmi	ff15fce0 <funcstring@@Base+0xff13a480>
    d1cc:	push	{r1, r3, r4, r5, r6, sl, lr}
    d1d0:	strdlt	r4, [r1], r0	; <UNPREDICTABLE>
    d1d4:	svcmi	0x00c358d3
    d1d8:	tstls	pc, #1769472	; 0x1b0000
    d1dc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    d1e0:	stmdacs	r0, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
    d1e4:	blmi	ff0412c0 <funcstring@@Base+0xff01ba60>
    d1e8:	strmi	r4, [r4], -r8, lsl #13
    d1ec:	andls	pc, r3, r7, asr r8	; <UNPREDICTABLE>
    d1f0:	ldrdcc	pc, [r0], -r9
    d1f4:			; <UNDEFINED> instruction: 0xf8c93301
    d1f8:			; <UNDEFINED> instruction: 0xf0113000
    d1fc:	andle	r0, r2, r1, lsl #12
    d200:	ldmpl	fp!, {r1, r3, r4, r5, r7, r8, r9, fp, lr}^
    d204:			; <UNDEFINED> instruction: 0xf10d681e
    d208:	stmdavs	r3!, {r2, r4, r5, r6, r9, fp}
    d20c:	blcs	19be54 <funcstring@@Base+0x1765f4>
    d210:	tsthi	r4, r0, lsl #4	; <UNPREDICTABLE>
    d214:			; <UNDEFINED> instruction: 0xf003e8df
    d218:	bpl	1c73038 <funcstring@@Base+0x1c4d7d8>
    d21c:	andeq	r0, r4, r9, lsr #8
    d220:	strcc	lr, [r2, #-2516]	; 0xfffff62c
    d224:	mulle	r1, sp, r2
    d228:	ble	a543d8 <funcstring@@Base+0xa2eb78>
    d22c:	stccs	8, cr6, [r0], {100}	; 0x64
    d230:			; <UNDEFINED> instruction: 0xf8d9d1eb
    d234:	blcc	5923c <funcstring@@Base+0x339dc>
    d238:	andcc	pc, r0, r9, asr #17
    d23c:	blmi	feb3b6f0 <funcstring@@Base+0xfeb15e90>
    d240:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    d244:			; <UNDEFINED> instruction: 0xf0402b00
    d248:			; <UNDEFINED> instruction: 0xf01880e6
    d24c:			; <UNDEFINED> instruction: 0xf0400f03
    d250:	bmi	fea2d4c0 <funcstring@@Base+0xfea07c60>
    d254:	ldrbtmi	r4, [sl], #-2978	; 0xfffff45e
    d258:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    d25c:	subsmi	r9, sl, pc, lsl fp
    d260:	rschi	pc, sl, r0, asr #32
    d264:	pop	{r0, r5, ip, sp, pc}
    d268:			; <UNDEFINED> instruction: 0xf8d48ff0
    d26c:	vst4.8	{d27-d30}, [pc :64], r0
    d270:	vqsub.s8	<illegal reg q11.5>, q8, <illegal reg q5.5>
    d274:	ldrbmi	r4, [r8], -r1, asr #2
    d278:	bl	1f4b254 <funcstring@@Base+0x1f259f4>
    d27c:	blle	bd4a98 <funcstring@@Base+0xbaf238>
    d280:			; <UNDEFINED> instruction: 0xb1b668a1
    d284:	bleq	fe087ea4 <funcstring@@Base+0xfe062644>
    d288:	ldrdeq	pc, [r4], -fp
    d28c:	smlabble	sl, r3, ip, r1
    d290:	svclt	0x000442a9
    d294:			; <UNDEFINED> instruction: 0xf04f4629
    d298:	strdle	r3, [r4], -pc	; <UNPREDICTABLE>
    d29c:			; <UNDEFINED> instruction: 0xf7ff4608
    d2a0:			; <UNDEFINED> instruction: 0xf04fff63
    d2a4:	adcmi	r3, r8, #-1073741761	; 0xc000003f
    d2a8:			; <UNDEFINED> instruction: 0xf06fbf08
    d2ac:			; <UNDEFINED> instruction: 0xf8cb0002
    d2b0:	adcmi	r0, r9, #4
    d2b4:	stmdavs	r3!, {r1, r3, r4, r5, r7, ip, lr, pc}
    d2b8:	blcc	567544 <funcstring@@Base+0x541ce4>
    d2bc:	stmdale	r5, {r0, r8, r9, fp, sp}^
    d2c0:	ble	13186c8 <funcstring@@Base+0x12f2e68>
    d2c4:			; <UNDEFINED> instruction: 0xf7f54608
    d2c8:	sbfx	lr, r0, #24, #16
    d2cc:			; <UNDEFINED> instruction: 0xb010f8d4
    d2d0:	sbcsvc	pc, fp, #1325400064	; 0x4f000000
    d2d4:	ldrbmi	r2, [r8], -r2, asr #2
    d2d8:	bl	134b2b4 <funcstring@@Base+0x1325a54>
    d2dc:	ble	ff3d4af8 <funcstring@@Base+0xff3af298>
    d2e0:	ldmpl	fp!, {r0, r2, r7, r8, r9, fp, lr}^
    d2e4:	tstcs	r2, fp, lsl r8
    d2e8:			; <UNDEFINED> instruction: 0xf7f66818
    d2ec:			; <UNDEFINED> instruction: 0x4659ffbf
    d2f0:	stmmi	r2, {r1, r9, sl, lr}
    d2f4:			; <UNDEFINED> instruction: 0xf7f64478
    d2f8:			; <UNDEFINED> instruction: 0xf8d4ff53
    d2fc:	tstcs	r0, r0, lsl r0
    d300:			; <UNDEFINED> instruction: 0xf7f54658
    d304:	vmovne.16	d5[0], lr
    d308:	blmi	1f03df8 <funcstring@@Base+0x1ede598>
    d30c:	ldmpl	fp!, {r0, r8, sp}^
    d310:	ldmdavs	r8, {r0, r1, r3, r4, fp, sp, lr}
    d314:			; <UNDEFINED> instruction: 0xffaaf7f6
    d318:			; <UNDEFINED> instruction: 0x46024659
    d31c:	ldrbtmi	r4, [r8], #-2168	; 0xfffff788
    d320:			; <UNDEFINED> instruction: 0xff3ef7f6
    d324:			; <UNDEFINED> instruction: 0xf8d44b77
    d328:	ldmpl	fp!, {r4, ip, sp, pc}^
    d32c:	blcs	2bea0 <funcstring@@Base+0x6640>
    d330:	vst4.8	{d29,d31,d33,d35}, [pc :256], lr
    d334:	vqsub.s8	<illegal reg q11.5>, q8, <illegal reg q5.5>
    d338:	ldrbmi	r2, [r8], -r1, asr #2
    d33c:	bl	6cb318 <funcstring@@Base+0x6a5ab8>
    d340:	ble	fe754b5c <funcstring@@Base+0xfe72f2fc>
    d344:			; <UNDEFINED> instruction: 0xf8d4e7cc
    d348:			; <UNDEFINED> instruction: 0xe7f2b010
    d34c:			; <UNDEFINED> instruction: 0xf7f54628
    d350:	stmdacs	r0, {r3, r4, r5, r7, r9, fp, sp, lr, pc}
    d354:			; <UNDEFINED> instruction: 0x4628db1f
    d358:	stc	7, cr15, [r6], {245}	; 0xf5
    d35c:	strtmi	lr, [r8], -r6, ror #14
    d360:	b	febcb33c <funcstring@@Base+0xfeba5adc>
    d364:			; <UNDEFINED> instruction: 0xf6bf2800
    d368:	blmi	18f90f4 <funcstring@@Base+0x18d3894>
    d36c:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    d370:	ldrdlt	pc, [r0], -r3
    d374:			; <UNDEFINED> instruction: 0xf7f54658
    d378:			; <UNDEFINED> instruction: 0x4629eb18
    d37c:	stmdami	r2!, {r1, r9, sl, lr}^
    d380:			; <UNDEFINED> instruction: 0xf7f64478
    d384:	ldmvs	r3!, {r0, r2, r3, r8, r9, sl, fp, ip, sp, lr, pc}^
    d388:			; <UNDEFINED> instruction: 0xf6ff2b00
    d38c:	bmi	17f911c <funcstring@@Base+0x17d38bc>
    d390:			; <UNDEFINED> instruction: 0x611358ba
    d394:	blmi	1647110 <funcstring@@Base+0x16218b0>
    d398:	ldmpl	fp!, {r3, r5, r9, sl, lr}^
    d39c:			; <UNDEFINED> instruction: 0xf8d3681b
    d3a0:			; <UNDEFINED> instruction: 0xf7f5b000
    d3a4:			; <UNDEFINED> instruction: 0xf1bbebe2
    d3a8:			; <UNDEFINED> instruction: 0xf6bf0f00
    d3ac:			; <UNDEFINED> instruction: 0xe7e1af3f
    d3b0:	ldrbmi	sl, [r9], -r2, lsl #22
    d3b4:	movwls	r2, #4099	; 0x1003
    d3b8:			; <UNDEFINED> instruction: 0xf7f5461a
    d3bc:	blls	882d4 <funcstring@@Base+0x62a74>
    d3c0:	blle	bd73c8 <funcstring@@Base+0xbb1b68>
    d3c4:	movwls	r9, #6662	; 0x1a06
    d3c8:	rsbsmi	pc, r0, #33554432	; 0x2000000
    d3cc:	svcmi	0x0000f5b2
    d3d0:	vst4.8	{d29-d32}, [pc :64], fp
    d3d4:	ldrdcs	r7, [r1, -fp]
    d3d8:			; <UNDEFINED> instruction: 0xf7f54658
    d3dc:	blls	87f14 <funcstring@@Base+0x626b4>
    d3e0:			; <UNDEFINED> instruction: 0xf6ff1e05
    d3e4:	ssub16mi	sl, sl, sp
    d3e8:	andcs	r4, r3, r9, lsr #12
    d3ec:	b	fe7cb3c8 <funcstring@@Base+0xfe7a5b68>
    d3f0:			; <UNDEFINED> instruction: 0xf47f2800
    d3f4:	blls	1b9110 <funcstring@@Base+0x1938b0>
    d3f8:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    d3fc:	svcmi	0x0000f5b3
    d400:	svcge	0x003ef47f
    d404:			; <UNDEFINED> instruction: 0xf7f54628
    d408:	blmi	f082d0 <funcstring@@Base+0xee2a70>
    d40c:	ldmpl	fp!, {r0, r4, r8, sp}^
    d410:	andsvs	r6, r1, sl, lsl r8
    d414:			; <UNDEFINED> instruction: 0xf7f6e766
    d418:			; <UNDEFINED> instruction: 0xf018fe99
    d41c:			; <UNDEFINED> instruction: 0xf43f0f03
    d420:			; <UNDEFINED> instruction: 0xe7b0af18
    d424:	sbcsvc	pc, fp, #1325400064	; 0x4f000000
    d428:	ldrbmi	r2, [r8], -r1, asr #3
    d42c:	b	fe8cb408 <funcstring@@Base+0xfe8a5ba8>
    d430:			; <UNDEFINED> instruction: 0xf6bf1e05
    d434:	ldrb	sl, [r3, -r5, lsr #30]
    d438:	b	dcb414 <funcstring@@Base+0xda5bb4>
    d43c:			; <UNDEFINED> instruction: 0xf7f54650
    d440:	stmdacs	r0, {r2, r4, r5, r8, r9, fp, sp, lr, pc}
    d444:	stmdavs	r3!, {r0, r1, r4, r5, r8, r9, fp, ip, lr, pc}
    d448:	blcs	6277d0 <funcstring@@Base+0x601f70>
    d44c:	stmvs	r5, {r0, r1, r4, r5, ip, lr, pc}
    d450:			; <UNDEFINED> instruction: 0xf7f54628
    d454:			; <UNDEFINED> instruction: 0xf5b0eadc
    d458:	strmi	r5, [r3], r0, lsl #31
    d45c:	tstcs	r0, r4, lsr r9
    d460:	strmi	r2, [r8], -r2, lsl #4
    d464:			; <UNDEFINED> instruction: 0xff98f7fb
    d468:	mulls	r1, r8, fp
    d46c:			; <UNDEFINED> instruction: 0xf7f5981d
    d470:	tstcs	r1, ip, ror fp
    d474:			; <UNDEFINED> instruction: 0xf7f52002
    d478:	strdcs	lr, [r1, -sl]
    d47c:			; <UNDEFINED> instruction: 0xf7f52003
    d480:	strdcs	lr, [r1, -r6]
    d484:			; <UNDEFINED> instruction: 0xf7f54608
    d488:	strdcs	lr, [r1, -r2]
    d48c:			; <UNDEFINED> instruction: 0xf7f52014
    d490:	blls	87c50 <funcstring@@Base+0x623f0>
    d494:	ldrmi	r2, [r9], -sp
    d498:	stmib	r8!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d49c:			; <UNDEFINED> instruction: 0x465a981e
    d4a0:			; <UNDEFINED> instruction: 0xf0004629
    d4a4:	blls	8c6b0 <funcstring@@Base+0x66e50>
    d4a8:			; <UNDEFINED> instruction: 0xf7f54618
    d4ac:	ldmdami	r8, {r1, r2, r6, r7, r8, fp, sp, lr, pc}
    d4b0:			; <UNDEFINED> instruction: 0xf7f64478
    d4b4:			; <UNDEFINED> instruction: 0xf44ffe75
    d4b8:	smlabbcs	r0, r0, r2, r7
    d4bc:	blx	144b4ac <funcstring@@Base+0x1425c4c>
    d4c0:	ldmpl	fp!, {r2, r4, r8, r9, fp, lr}^
    d4c4:	bfi	r6, sp, (invalid: 16:3)
    d4c8:	strtmi	r4, [r9], -r2, lsl #12
    d4cc:			; <UNDEFINED> instruction: 0xf000981e
    d4d0:	ldmdals	lr, {r0, r1, r3, r5, r6, sl, fp, ip, sp, lr, pc}
    d4d4:	bl	124b4b0 <funcstring@@Base+0x1225c50>
    d4d8:	ssat	r9, #6, sp, lsl #26
    d4dc:	andeq	r5, r1, r4, asr #22
    d4e0:			; <UNDEFINED> instruction: 0x000001b0
    d4e4:	andeq	r5, r1, r0, lsr fp
    d4e8:	andeq	r0, r0, r4, lsr #4
    d4ec:	andeq	r0, r0, r0, lsl r2
    d4f0:	andeq	r0, r0, r8, lsl #5
    d4f4:			; <UNDEFINED> instruction: 0x00015aba
    d4f8:	muleq	r0, r0, r1
    d4fc:	andeq	r3, r0, r0, lsl lr
    d500:	ldrdeq	r3, [r0], -r2
    d504:	andeq	r0, r0, r0, asr #3
    d508:	andeq	r3, r0, r8, ror #26
    d50c:	andeq	r0, r0, r8, asr r2
    d510:	andeq	r3, r0, r0, ror #2
    d514:	andeq	r0, r0, ip, lsl #3
    d518:	rsclt	fp, fp, r0, lsr r5
    d51c:	blmi	a205c0 <funcstring@@Base+0x9fad60>
    d520:	bmi	a1e718 <funcstring@@Base+0x9f8eb8>
    d524:	andls	r4, r1, #2046820352	; 0x7a000000
    d528:	ldrmi	r5, [r4], -r3, ror #17
    d52c:	cmnls	r9, #1769472	; 0x1b0000
    d530:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    d534:	stmib	sp, {r2, r5, r8, r9, fp, lr}^
    d538:	stmdage	r6, {r1, r8}
    d53c:	blmi	8e388c <funcstring@@Base+0x8be02c>
    d540:	tstls	r5, r1, lsl r8
    d544:	ldmdavs	sl, {r0, r1, r5, r6, r7, fp, ip, lr}
    d548:			; <UNDEFINED> instruction: 0xf7f59204
    d54c:	subeq	lr, r4, r6, asr r9
    d550:	stmdbls	r1, {r1, r5, ip, lr, pc}
    d554:	blmi	79fdcc <funcstring@@Base+0x77a56c>
    d558:	stmpl	sl, {r0, r2, fp, ip, pc}
    d55c:	stmiapl	fp, {r4, sp, lr}^
    d560:	blcs	675d4 <funcstring@@Base+0x41d74>
    d564:	blmi	6819fc <funcstring@@Base+0x65c19c>
    d568:	bls	133974 <funcstring@@Base+0x10e114>
    d56c:	andsvs	r5, sl, fp, asr #17
    d570:	bmi	639ac0 <funcstring@@Base+0x614260>
    d574:	ldrbtmi	r4, [sl], #-2834	; 0xfffff4ee
    d578:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    d57c:	subsmi	r9, sl, r9, ror #22
    d580:			; <UNDEFINED> instruction: 0x4620d119
    d584:	ldclt	0, cr11, [r0, #-428]!	; 0xfffffe54
    d588:	stmiapl	fp, {r0, r1, r4, r8, r9, fp, lr}^
    d58c:	blcs	27600 <funcstring@@Base+0x1da0>
    d590:			; <UNDEFINED> instruction: 0xf7f6d0ef
    d594:	ubfx	pc, fp, #27, #13
    d598:	bls	601cc <funcstring@@Base+0x3a96c>
    d59c:	ldrdeq	lr, [r2, -sp]
    d5a0:	blge	1a38fc <funcstring@@Base+0x17e09c>
    d5a4:			; <UNDEFINED> instruction: 0xf7ff602b
    d5a8:	blls	18cdec <funcstring@@Base+0x16758c>
    d5ac:	ldrb	r6, [sl, fp, lsr #32]
    d5b0:			; <UNDEFINED> instruction: 0xf7f52101
    d5b4:			; <UNDEFINED> instruction: 0xf7f5ea80
    d5b8:	svclt	0x0000e978
    d5bc:	strdeq	r5, [r1], -r0
    d5c0:			; <UNDEFINED> instruction: 0x000001b0
    d5c4:	andeq	r5, r1, ip, ror #15
    d5c8:	andeq	r0, r0, ip, ror #4
    d5cc:	andeq	r0, r0, r4, lsr #4
    d5d0:	andeq	r0, r0, r8, lsr #5
    d5d4:	muleq	r1, sl, r7
    d5d8:	andeq	r0, r0, r8, lsl #5
    d5dc:	blmi	1faac4 <funcstring@@Base+0x1d5264>
    d5e0:	ldrbtmi	r4, [fp], #-2567	; 0xfffff5f9
    d5e4:	stmdavs	fp!, {r0, r2, r3, r4, r7, fp, ip, lr}
    d5e8:	mulle	r6, r8, r2
    d5ec:	andcs	r4, r0, r4, lsl #12
    d5f0:	ldc2l	7, cr15, [r0, #-1020]!	; 0xfffffc04
    d5f4:	adcmi	r6, r3, #2818048	; 0x2b0000
    d5f8:	ldfltd	f5, [r8, #-996]!	; 0xfffffc1c
    d5fc:	andeq	r5, r1, lr, lsr #14
    d600:	andeq	r0, r0, r0, lsl r2
    d604:	blmi	2faaec <funcstring@@Base+0x2d528c>
    d608:	ldrbtmi	r4, [fp], #-2571	; 0xfffff5f5
    d60c:	stmdavs	ip!, {r0, r2, r3, r4, r7, fp, ip, lr}
    d610:	eorcs	fp, ip, r8, ror #2
    d614:	blx	12cb60e <funcstring@@Base+0x12a5dae>
    d618:	tsteq	r1, pc, rrx	; <UNPREDICTABLE>
    d61c:	eoreq	pc, r8, #0, 2
    d620:	andvs	r4, r4, r3, lsl #12
    d624:			; <UNDEFINED> instruction: 0xf8436028
    d628:	addsmi	r1, r3, #4, 30
    d62c:			; <UNDEFINED> instruction: 0x4620d1fb
    d630:	svclt	0x0000bd38
    d634:	andeq	r5, r1, r6, lsl #14
    d638:	andeq	r0, r0, r0, lsl r2
    d63c:			; <UNDEFINED> instruction: 0x4604b510
    d640:			; <UNDEFINED> instruction: 0xf9b0f7fd
    d644:			; <UNDEFINED> instruction: 0x4620b138
    d648:	tstcs	r0, sl, lsl #4
    d64c:	stmia	sl!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d650:	stcle	8, cr2, [r0], {64}	; 0x40
    d654:			; <UNDEFINED> instruction: 0xf04fbd10
    d658:	ldclt	0, cr3, [r0, #-1020]	; 0xfffffc04
    d65c:	ldmdacs	r1, {r3, r4, r5, r8, sl, ip, sp, pc}
    d660:	ldrbtmi	r4, [ip], #-3094	; 0xfffff3ea
    d664:	bmi	5c16cc <funcstring@@Base+0x59be6c>
    d668:	blmi	596a74 <funcstring@@Base+0x571214>
    d66c:	ldrbtmi	r2, [sl], #-2050	; 0xfffff7fe
    d670:	tsteq	r0, r2, lsl #22
    d674:	smlabbpl	r3, r1, r8, pc	; <UNPREDICTABLE>
    d678:	andsvs	r5, r8, r3, ror #17
    d67c:	ldclt	0, cr13, [r8, #-0]
    d680:	blcs	278d4 <funcstring@@Base+0x2074>
    d684:	blmi	441e78 <funcstring@@Base+0x41c618>
    d688:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    d68c:	blmi	3f9d00 <funcstring@@Base+0x3d44a0>
    d690:	stmiapl	r3!, {r0, r9, sp}^
    d694:	ldclt	0, cr6, [r8, #-104]!	; 0xffffff98
    d698:	tstcs	r1, sp, lsl #20
    d69c:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
    d6a0:	mrrcvs	8, 14, r5, r3, cr5
    d6a4:	blcs	25750 <stackbase@@Base+0x1dc>
    d6a8:	blmi	1c1a54 <funcstring@@Base+0x19c1f4>
    d6ac:	tstne	r4, r2, lsl #17	; <UNPREDICTABLE>
    d6b0:	andsvs	r5, r8, r3, ror #17
    d6b4:			; <UNDEFINED> instruction: 0xf7f6bd38
    d6b8:	strb	pc, [r8, r9, asr #26]!	; <UNPREDICTABLE>
    d6bc:	andeq	r5, r1, lr, lsr #13
    d6c0:	andeq	r5, r1, r2, asr #23
    d6c4:	andeq	r0, r0, ip, ror r1
    d6c8:	andeq	r0, r0, r4, lsr #4
    d6cc:	andeq	r0, r0, r8, lsl #5
    d6d0:	muleq	r1, r2, fp
    d6d4:	ldrdeq	r0, [r0], -r8
    d6d8:	stmdbmi	lr, {r0, r2, r3, r6, r8, r9, fp, lr}^
    d6dc:	ldrbtmi	r4, [fp], #-2638	; 0xfffff5b2
    d6e0:			; <UNDEFINED> instruction: 0xf8534479
    d6e4:	push	{r5, ip, sp}
    d6e8:	strdlt	r4, [r5], r0	; <UNPREDICTABLE>
    d6ec:	strmi	r5, [r4], -sl, lsl #17
    d6f0:	ldmdavs	r2, {r1, r3, r6, r9, sl, fp, lr}
    d6f4:			; <UNDEFINED> instruction: 0xf04f9223
    d6f8:	ldrbtmi	r0, [lr], #-512	; 0xfffffe00
    d6fc:	suble	r2, r8, r0, lsl #22
    d700:	blcs	2b774 <funcstring@@Base+0x5f14>
    d704:	strcs	fp, [r3, #-3852]	; 0xfffff0f4
    d708:	cfldr32cs	mvfx2, [r1], {2}
    d70c:	strcs	fp, [r2, #-3848]	; 0xfffff0f8
    d710:	vnmulne.f64	d20, d7, d3
    d714:	andhi	pc, r3, r6, asr r8	; <UNPREDICTABLE>
    d718:	andne	pc, r7, r8, lsl r8	; <UNPREDICTABLE>
    d71c:	stmdbcs	r4, {r0, r3, r4, r8, r9, ip, sp, pc}
    d720:	addmi	sp, sp, #22
    d724:	usatmi	fp, #9, r8, lsl #30
    d728:	stccs	0, cr13, [r2, #-72]	; 0xffffffb8
    d72c:	stccs	0, cr13, [r3, #-296]	; 0xfffffed8
    d730:	movwcs	fp, #7940	; 0x1f04
    d734:	mrsle	r9, SPSR_svc
    d738:	stmdage	r1, {r9, sl, sp}
    d73c:	andpl	pc, r7, r8, lsl #16
    d740:			; <UNDEFINED> instruction: 0xf7f59621
    d744:			; <UNDEFINED> instruction: 0x4632e976
    d748:	strtmi	r4, [r0], -r9, asr #12
    d74c:	ldm	sl!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d750:	blmi	c60028 <funcstring@@Base+0xc3a7c8>
    d754:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    d758:	blls	8e77c8 <funcstring@@Base+0x8c1f68>
    d75c:	cmple	r5, sl, asr r0
    d760:	pop	{r0, r2, r5, ip, sp, pc}
    d764:			; <UNDEFINED> instruction: 0x46e983f0
    d768:	strbmi	r4, [sl], -r0, lsr #12
    d76c:	stmia	sl!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d770:	rscle	r3, sp, r1
    d774:	blcs	7437c <funcstring@@Base+0x4eb1c>
    d778:	blmi	b01edc <funcstring@@Base+0xadc67c>
    d77c:	ldmdbvc	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    d780:	rscle	r2, r5, r0, lsl #22
    d784:	tsteq	r4, #164, 2	; 0x29	; <UNPREDICTABLE>
    d788:	svclt	0x00982b02
    d78c:	stmible	r8, {r0, r1, r8, sp}^
    d790:	blmi	9c7710 <funcstring@@Base+0x9a1eb0>
    d794:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    d798:			; <UNDEFINED> instruction: 0x1e83b97b
    d79c:	stmdale	ip, {r2, r4, r8, r9, fp, sp}
    d7a0:			; <UNDEFINED> instruction: 0xf003e8df
    d7a4:	bleq	2d701c <funcstring@@Base+0x2b17bc>
    d7a8:	bleq	2d03dc <funcstring@@Base+0x2aab7c>
    d7ac:	bleq	2d03e0 <funcstring@@Base+0x2aab80>
    d7b0:	bleq	2d6fe4 <funcstring@@Base+0x2b1784>
    d7b4:	bleq	5103e8 <funcstring@@Base+0x4eab88>
    d7b8:	strcs	r0, [r1, #-20]	; 0xffffffec
    d7bc:	movwcs	lr, #1957	; 0x7a5
    d7c0:	ldr	r9, [r9, r0, lsl #6]!
    d7c4:	ldrbtmi	r4, [fp], #-2842	; 0xfffff4e6
    d7c8:	ldr	r9, [r5, r0, lsl #6]!
    d7cc:	ldmpl	r3!, {r1, r2, r4, r8, r9, fp, lr}^
    d7d0:	blcs	2bc44 <funcstring@@Base+0x63e4>
    d7d4:	strcs	fp, [r1, #-3852]	; 0xfffff0f4
    d7d8:	ldr	r2, [r6, r3, lsl #10]
    d7dc:	ldmpl	r3!, {r1, r4, r8, r9, fp, lr}^
    d7e0:	ldmdblt	sl, {r1, r3, r4, r6, r7, fp, ip, sp, lr}
    d7e4:	ldmpl	r2!, {r0, r1, r4, r9, fp, lr}
    d7e8:	cmplt	sl, r2, lsl r8
    d7ec:	str	r4, [pc, r5, lsr #12]
    d7f0:	ldmpl	r3!, {r0, r2, r3, r8, r9, fp, lr}^
    d7f4:	blcs	2bb68 <funcstring@@Base+0x6308>
    d7f8:	strcs	fp, [r1, #-3852]	; 0xfffff0f4
    d7fc:	str	r2, [r7, r3, lsl #10]
    d800:	blcs	2be74 <funcstring@@Base+0x6614>
    d804:	strmi	fp, [r5], -ip, lsl #30
    d808:	str	r2, [r1, r1, lsl #10]
    d80c:	stmda	ip, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d810:	andeq	r5, r1, r2, asr fp
    d814:	andeq	r5, r1, r0, lsr r6
    d818:			; <UNDEFINED> instruction: 0x000001b0
    d81c:	andeq	r5, r1, r6, lsl r6
    d820:	andeq	r0, r0, ip, lsl r2
    d824:			; <UNDEFINED> instruction: 0x000155bc
    d828:	andeq	r0, r0, r0, asr #3
    d82c:	andeq	r0, r0, r4, lsl #4
    d830:			; <UNDEFINED> instruction: 0xfffffe93
    d834:	ldrdeq	r0, [r0], -r8
    d838:	mvnsmi	lr, #737280	; 0xb4000
    d83c:	ldrdls	pc, [r0], pc	; <UNPREDICTABLE>
    d840:	ldrbtmi	r4, [r9], #2848	; 0xb20
    d844:	andhi	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    d848:	ldrdcc	pc, [r0], -r8
    d84c:			; <UNDEFINED> instruction: 0xf8c83301
    d850:	cdpmi	0, 1, cr3, cr13, cr0, {0}
    d854:	svcmi	0x001e4d1d
    d858:	ldrbtmi	r4, [sp], #-1150	; 0xfffffb82
    d85c:	strvc	pc, [r2], r6, lsl #10
    d860:			; <UNDEFINED> instruction: 0x462c447f
    d864:	bleq	14b9bc <funcstring@@Base+0x12615c>
    d868:	stmdavc	r3, {r3, r8, ip, sp, pc}
    d86c:	adcsmi	fp, r4, #2801664	; 0x2ac000
    d870:	strtmi	sp, [r5], -r1, lsl #4
    d874:	blmi	607850 <funcstring@@Base+0x5e1ff0>
    d878:			; <UNDEFINED> instruction: 0xf8592200
    d87c:	andsvs	r3, sl, r3
    d880:	ldrdcc	pc, [r0], -r8
    d884:			; <UNDEFINED> instruction: 0xf8c83b01
    d888:	stmdblt	r3!, {ip, sp}
    d88c:			; <UNDEFINED> instruction: 0xf8594b12
    d890:	ldmdavs	fp, {r0, r1, ip, sp}
    d894:	pop	{r0, r1, r3, r4, r5, r6, r8, fp, ip, sp, pc}
    d898:			; <UNDEFINED> instruction: 0xf7f483f8
    d89c:	blne	ffa497ac <funcstring@@Base+0xffa23f4c>
    d8a0:			; <UNDEFINED> instruction: 0xf04f42af
    d8a4:	b	13ce4ac <funcstring@@Base+0x13a8c4c>
    d8a8:			; <UNDEFINED> instruction: 0xf84400a0
    d8ac:	rscle	r3, r0, r4, lsl #24
    d8b0:			; <UNDEFINED> instruction: 0xff12f7ff
    d8b4:	pop	{r0, r1, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    d8b8:			; <UNDEFINED> instruction: 0xf7f643f8
    d8bc:	svclt	0x0000bc47
    d8c0:	andeq	r5, r1, lr, asr #9
    d8c4:	andeq	r0, r0, r4, lsr #4
    d8c8:	ldrdeq	r5, [r1], -r8
    d8cc:	ldrdeq	r5, [r1], -r6
    d8d0:	ldrdeq	r5, [r1], -r0
    d8d4:	andeq	r0, r0, ip, ror r2
    d8d8:	andeq	r0, r0, r8, lsl #5
    d8dc:	mcrne	5, 2, fp, cr4, cr8, {1}
    d8e0:	bmi	1e0500 <funcstring@@Base+0x1baca0>
    d8e4:	ldmpl	sp, {r0, r1, r3, r4, r5, r6, sl, lr}
    d8e8:	blcc	e4d9c <funcstring@@Base+0xbf53c>
    d8ec:	stmdble	r2, {r0, r8, r9, fp, sp}
    d8f0:			; <UNDEFINED> instruction: 0xf7f42101
    d8f4:	movwcs	lr, #20412	; 0x4fbc
    d8f8:	cfldr32lt	mvfx5, [r8, #-172]!	; 0xffffff54
    d8fc:	andeq	r5, r1, ip, lsr #8
    d900:	andeq	r0, r0, ip, lsl r2
    d904:	svcmi	0x00f0e92d
    d908:			; <UNDEFINED> instruction: 0xf8dfb083
    d90c:	blmi	8f9b44 <funcstring@@Base+0x8d42e4>
    d910:			; <UNDEFINED> instruction: 0xf85b44fb
    d914:	movwls	r3, #4099	; 0x1003
    d918:	blcs	2798c <funcstring@@Base+0x212c>
    d91c:	blmi	841a00 <funcstring@@Base+0x81c1a0>
    d920:	andls	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    d924:	ldrdge	pc, [r0], -r9
    d928:	svceq	0x0000f1ba
    d92c:	blmi	7841fc <funcstring@@Base+0x75e99c>
    d930:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    d934:			; <UNDEFINED> instruction: 0xf8c9681f
    d938:	blls	69940 <funcstring@@Base+0x440e0>
    d93c:	andsvs	r2, ip, r0, lsl #8
    d940:			; <UNDEFINED> instruction: 0xf8df4d19
    d944:	ldrbtmi	r8, [sp], #-104	; 0xffffff98
    d948:	vqshl.s8	q2, q12, <illegal reg q10.5>
    d94c:	and	r1, lr, r3, lsl #10
    d950:	eoreq	pc, r4, r8, asr r8	; <UNPREDICTABLE>
    d954:	cmplt	r0, fp, lsr #32
    d958:			; <UNDEFINED> instruction: 0xf93cf7f7
    d95c:	ldmdbmi	r1, {r0, r1, r4, r5, fp, sp, lr}
    d960:	svclt	0x001c2b04
    d964:	andcc	pc, r1, fp, asr r8	; <UNPREDICTABLE>
    d968:	mcrrcs	0, 1, r6, r0, cr15
    d96c:			; <UNDEFINED> instruction: 0xf815d00d
    d970:	strcc	r3, [r1], #-3841	; 0xfffff0ff
    d974:	blcs	1fdb4 <basesyntax@@Base+0xe298>
    d978:			; <UNDEFINED> instruction: 0xf85bd0f7
    d97c:	ldmdavs	r3!, {r0, sp, lr}
    d980:	blcs	1f1ec <basesyntax@@Base+0xd6d0>
    d984:	blls	81d1c <funcstring@@Base+0x5c4bc>
    d988:			; <UNDEFINED> instruction: 0xf8c9601c
    d98c:	andlt	sl, r3, r0
    d990:	svchi	0x00f0e8bd
    d994:			; <UNDEFINED> instruction: 0xe7d04657
    d998:	andeq	r5, r1, r0, lsl #8
    d99c:	andeq	r0, r0, ip, ror r1
    d9a0:	andeq	r0, r0, r8, lsl #4
    d9a4:	ldrdeq	r0, [r0], -r4
    d9a8:	andeq	r5, r1, sl, ror #17
    d9ac:	andeq	r5, r1, r8, ror #17
    d9b0:	andeq	r0, r0, r0, ror #3
    d9b4:	strlt	r4, [r8, #-2570]	; 0xfffff5f6
    d9b8:	cfstrdne	mvd4, [r3], {122}	; 0x7a
    d9bc:	ldrdne	pc, [r4, #-130]	; 0xffffff7e
    d9c0:	mulle	ip, r9, r2
    d9c4:			; <UNDEFINED> instruction: 0xf8c22002
    d9c8:			; <UNDEFINED> instruction: 0xf7ff3144
    d9cc:	andcs	pc, r3, r5, lsl #29
    d9d0:	mcr2	7, 4, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
    d9d4:			; <UNDEFINED> instruction: 0x4008e8bd
    d9d8:			; <UNDEFINED> instruction: 0xf7ff200f
    d9dc:	stclt	14, cr11, [r8, #-500]	; 0xfffffe0c
    d9e0:	andeq	r5, r1, r8, ror r8
    d9e4:	blmi	6e0254 <funcstring@@Base+0x6ba9f4>
    d9e8:	cfldrsmi	mvf4, [fp, #-488]	; 0xfffffe18
    d9ec:	rsclt	fp, r7, r0, lsl #10
    d9f0:	ldrbtmi	r5, [sp], #-2259	; 0xfffff72d
    d9f4:	stmdage	r2, {r0, r3, r4, r9, fp, lr}
    d9f8:	cmnls	r5, #1769472	; 0x1b0000
    d9fc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    da00:	stmiapl	sl!, {r0, r1, r2, r4, r8, r9, fp, lr}
    da04:	stmiapl	fp!, {r0, r8, sl, ip, pc}^
    da08:	andsvs	r6, sl, r2, lsl r8
    da0c:	mrc	7, 7, APSR_nzcv, cr4, cr4, {7}
    da10:	bmi	53bff8 <funcstring@@Base+0x516798>
    da14:	blmi	51f220 <funcstring@@Base+0x4f99c0>
    da18:	ldrbtmi	r9, [sl], #-3329	; 0xfffff2ff
    da1c:	stmiapl	ip!, {r4, fp, sp, lr}^
    da20:	eorvs	sl, r3, r2, lsl #22
    da24:	blmi	479ecc <funcstring@@Base+0x45466c>
    da28:	stmiapl	fp!, {r0, r4, sp, lr}^
    da2c:			; <UNDEFINED> instruction: 0xf7f76019
    da30:	stmdage	r2, {r0, r4, r6, r7, fp, ip, sp, lr, pc}
    da34:	mcr	7, 7, pc, cr0, cr4, {7}	; <UNPREDICTABLE>
    da38:			; <UNDEFINED> instruction: 0xf7fbb908
    da3c:			; <UNDEFINED> instruction: 0xf000f9b5
    da40:	blmi	20c20c <funcstring@@Base+0x1e69ac>
    da44:	ldmpl	r3, {r0, r9, fp, ip, pc}^
    da48:			; <UNDEFINED> instruction: 0xf7f46818
    da4c:	svclt	0x0000eef6
    da50:	andeq	r5, r1, r8, lsr #6
    da54:			; <UNDEFINED> instruction: 0x000001b0
    da58:	andeq	r5, r1, lr, lsl r3
    da5c:	ldrdeq	r0, [r0], -r4
    da60:	andeq	r0, r0, r8, lsl #4
    da64:	andeq	r5, r1, r6, lsl r8
    da68:	andeq	r0, r0, ip, ror #4
    da6c:	andeq	r0, r0, r0, ror #3
    da70:	mvnsmi	lr, sp, lsr #18
    da74:	strmi	r4, [r6], -pc, lsl #12
    da78:	stc2l	7, cr15, [r0, #1020]!	; 0x3fc
    da7c:	ldrdhi	pc, [r0], #-143	; 0xffffff71
    da80:	mcrne	4, 0, r4, cr4, cr8, {7}
    da84:	svccs	0x0040da13
    da88:	blmi	3c4ae0 <funcstring@@Base+0x39f280>
    da8c:	stccc	0, cr0, [r4, #-756]	; 0xfffffd0c
    da90:			; <UNDEFINED> instruction: 0xf858463c
    da94:	ldrmi	r3, [sp], #-3
    da98:	strcc	lr, [r1], #-2
    da9c:	andle	r2, r9, r1, asr #24
    daa0:	svcne	0x0004f855
    daa4:			; <UNDEFINED> instruction: 0xf7f44630
    daa8:	stmdacs	r0, {r1, r3, r5, r8, r9, sl, fp, sp, lr, pc}
    daac:			; <UNDEFINED> instruction: 0x4620d1f5
    dab0:	ldrhhi	lr, [r0, #141]!	; 0x8d
    dab4:	ldrbtcc	pc, [pc], #79	; dabc <strspn@plt+0xaf30>	; <UNPREDICTABLE>
    dab8:	pop	{r5, r9, sl, lr}
    dabc:	svclt	0x000081f0
    dac0:	muleq	r1, r0, r2
    dac4:	ldrdeq	r0, [r0], -ip
    dac8:	ldrbmi	lr, [r0, sp, lsr #18]!
    dacc:	blmi	12213f0 <funcstring@@Base+0x11fbb90>
    dad0:	ldmpl	r0!, {r1, r2, r3, r4, r5, r6, sl, lr}^
    dad4:	stc2	7, cr15, [r0], {253}	; 0xfd
    dad8:	ldmpl	r3!, {r1, r2, r6, r8, r9, fp, lr}^
    dadc:	ldmdavs	r8!, {r0, r1, r2, r3, r4, fp, sp, lr}
    dae0:	rsble	r2, sl, r0, lsl #16
    dae4:	hvclt	54925	; 0xd68d
    dae8:	stc2	7, cr15, [r8, #1020]!	; 0x3fc
    daec:	svclt	0x00b42800
    daf0:	blpl	14bc54 <funcstring@@Base+0x1263f4>
    daf4:	ldmdavs	r8!, {r8, sl, sp}
    daf8:	subsle	r2, r0, r0, lsl #16
    dafc:	ldrsbtls	pc, [r8], #143	; 0x8f	; <UNPREDICTABLE>
    db00:	ldrsbthi	pc, [r8], #143	; 0x8f	; <UNPREDICTABLE>
    db04:	ldrbtmi	r4, [r8], #1273	; 0x4f9
    db08:			; <UNDEFINED> instruction: 0xf8dae00e
    db0c:	blcc	59b14 <funcstring@@Base+0x342b4>
    db10:	andcc	pc, r0, sl, asr #17
    db14:	blmi	ebbfa8 <funcstring@@Base+0xe96748>
    db18:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    db1c:	teqle	r8, r0, lsl #22
    db20:	svceq	0x0004f857
    db24:	eorsle	r2, sl, r0, lsl #16
    db28:			; <UNDEFINED> instruction: 0xf7ff2100
    db2c:	cdpne	15, 0, cr15, cr4, cr1, {5}
    db30:	blmi	d44818 <funcstring@@Base+0xd1efb8>
    db34:	andge	pc, r3, r6, asr r8	; <UNPREDICTABLE>
    db38:	ldrdcc	pc, [r0], -sl
    db3c:			; <UNDEFINED> instruction: 0xf8ca3301
    db40:	teqlt	sp, r0
    db44:	blcs	b6bbf8 <funcstring@@Base+0xb46398>
    db48:	ldmiblt	fp!, {r1, r2, r3, r4, ip, lr, pc}
    db4c:			; <UNDEFINED> instruction: 0xf7fc4628
    db50:	strmi	pc, [r5], -r5, asr #17
    db54:	eoreq	pc, r4, r9, asr r8	; <UNPREDICTABLE>
    db58:	stmdavc	r3, {r6, r8, ip, sp, pc}
    db5c:	blmi	ab9ff0 <funcstring@@Base+0xa94790>
    db60:	ldmdavs	r3, {r1, r4, r5, r6, r7, fp, ip, lr}
    db64:	andsvs	r3, r3, r1, lsl #22
    db68:	mrc	7, 2, APSR_nzcv, cr10, cr4, {7}
    db6c:	eorpl	pc, r4, r8, asr #16
    db70:	sbcle	r2, sl, r0, lsl #24
    db74:			; <UNDEFINED> instruction: 0xf7ff4620
    db78:	strb	pc, [r6, pc, lsr #27]	; <UNPREDICTABLE>
    db7c:	ldmpl	r2!, {r1, r5, r8, r9, fp, lr}^
    db80:	movwcc	r6, #6163	; 0x1813
    db84:			; <UNDEFINED> instruction: 0xe7e16013
    db88:	blcs	2bd3c <funcstring@@Base+0x64dc>
    db8c:			; <UNDEFINED> instruction: 0x461dd1f6
    db90:			; <UNDEFINED> instruction: 0xf7f6e7e0
    db94:			; <UNDEFINED> instruction: 0xf857fadb
    db98:	stmdacs	r0, {r2, r8, r9, sl, fp}
    db9c:	andcs	sp, r0, r4, asr #3
    dba0:			; <UNDEFINED> instruction: 0x87f0e8bd
    dba4:	ldmdbmi	sl, {r0, r3, r4, r8, r9, fp, lr}
    dba8:	ldmpl	r3!, {r1, r3, r4, r5, fp, sp, lr}^
    dbac:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
    dbb0:	blx	249bb8 <funcstring@@Base+0x224358>
    dbb4:	pop	{r0, sp}
    dbb8:	bmi	5afb80 <funcstring@@Base+0x58a320>
    dbbc:	svcmi	0x00174b16
    dbc0:	ldmpl	r5!, {r0, r1, r3, r4, r5, r6, sl, lr}
    dbc4:	svcne	0x001c447f
    dbc8:	strvc	pc, [r0], r3, lsl #10
    dbcc:	svceq	0x0004f854
    dbd0:			; <UNDEFINED> instruction: 0xf7fcb130
    dbd4:	stmdavs	sl!, {r0, r1, r4, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    dbd8:	ldrtmi	r4, [r8], -r1, lsl #12
    dbdc:	blx	649be4 <funcstring@@Base+0x624384>
    dbe0:			; <UNDEFINED> instruction: 0xf10542b4
    dbe4:	mvnsle	r0, r4, lsl #10
    dbe8:	svclt	0x0000e7d9
    dbec:	andeq	r5, r1, r0, asr #4
    dbf0:	andeq	r0, r0, r8, ror #5
    dbf4:	andeq	r0, r0, r4, asr #3
    dbf8:	andeq	r5, r1, ip, lsr #14
    dbfc:	andeq	r5, r1, sl, lsr #14
    dc00:	andeq	r0, r0, r8, lsl #5
    dc04:	andeq	r0, r0, r4, lsr #4
    dc08:	andeq	r0, r0, ip, ror r2
    dc0c:	andeq	r0, r0, r4, ror #3
    dc10:	andeq	r3, r0, r0, lsl #11
    dc14:	ldrdeq	r0, [r0], -ip
    dc18:	andeq	r5, r1, r0, ror r6
    dc1c:	andeq	r3, r0, r8, asr r5
    dc20:			; <UNDEFINED> instruction: 0x461eb570
    dc24:	addlt	r4, r4, pc, lsl #26
    dc28:	ldrbtmi	r4, [sp], #-3087	; 0xfffff3f1
    dc2c:	stmdavs	r3!, {r2, r3, r5, r8, fp, ip, lr}
    dc30:	eorvs	r3, r3, r1, lsl #6
    dc34:	mvnscc	pc, #79	; 0x4f
    dc38:	strcs	lr, [r0], -sp, asr #19
    dc3c:			; <UNDEFINED> instruction: 0xf7f42201
    dc40:	stmdavs	r3!, {r1, r9, sl, fp, sp, lr, pc}
    dc44:	eorvs	r3, r3, r1, lsl #22
    dc48:	blmi	23c0bc <funcstring@@Base+0x21685c>
    dc4c:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    dc50:	andlt	fp, r4, fp, lsl #18
    dc54:	andls	fp, r3, r0, ror sp
    dc58:	blx	1e4bc38 <funcstring@@Base+0x1e263d8>
    dc5c:	andlt	r9, r4, r3, lsl #16
    dc60:	svclt	0x0000bd70
    dc64:	andeq	r5, r1, r6, ror #1
    dc68:	andeq	r0, r0, r4, lsr #4
    dc6c:	andeq	r0, r0, r8, lsl #5
    dc70:	mvnsmi	lr, sp, lsr #18
    dc74:	ldcmi	0, cr11, [ip, #-520]	; 0xfffffdf8
    dc78:	ldcmi	6, cr4, [ip], {6}
    dc7c:	ldrbtmi	r4, [sp], #-1567	; 0xfffff9e1
    dc80:	ldrmi	r6, [r0], r0, lsl #16
    dc84:	strmi	r5, [sp], -ip, lsr #18
    dc88:	strls	r6, [r1], #-2084	; 0xfffff7dc
    dc8c:	streq	pc, [r0], #-79	; 0xffffffb1
    dc90:			; <UNDEFINED> instruction: 0xf7ff9300
    dc94:	blmi	5cdbb0 <funcstring@@Base+0x5a8350>
    dc98:	mcrne	4, 0, r4, cr4, cr11, {3}
    dc9c:	adcmi	sp, ip, #29696	; 0x7400
    dca0:	bmi	5428e4 <funcstring@@Base+0x51d084>
    dca4:	ldmdavs	r8, {r0, r1, r3, r4, r7, fp, ip, lr}
    dca8:	svclt	0x003842a0
    dcac:	andcc	r4, r1, r0, lsr #12
    dcb0:			; <UNDEFINED> instruction: 0xf820f7fc
    dcb4:	ldrtmi	r1, [fp], -r1, ror #24
    dcb8:	eorsvs	r4, r0, r2, asr #12
    dcbc:			; <UNDEFINED> instruction: 0xffb0f7ff
    dcc0:	bmi	35f4d8 <funcstring@@Base+0x339c78>
    dcc4:	ldrbtmi	r4, [sl], #-2825	; 0xfffff4f7
    dcc8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    dccc:	subsmi	r9, sl, r1, lsl #22
    dcd0:	strtmi	sp, [r0], -r7, lsl #2
    dcd4:	pop	{r1, ip, sp, pc}
    dcd8:	stmdami	r8, {r4, r5, r6, r7, r8, pc}
    dcdc:			; <UNDEFINED> instruction: 0xf7f64478
    dce0:			; <UNDEFINED> instruction: 0xf7f4fa5f
    dce4:	svclt	0x0000ede2
    dce8:	muleq	r1, r2, r0
    dcec:			; <UNDEFINED> instruction: 0x000001b0
    dcf0:	andeq	r5, r1, r8, ror r0
    dcf4:	muleq	r0, ip, r1
    dcf8:	andeq	r5, r1, sl, asr #32
    dcfc:	andeq	r3, r0, r4, ror #8
    dd00:	ldrdgt	pc, [r0], #-143	; 0xffffff71
    dd04:	ldrbtmi	fp, [ip], #1036	; 0x40c
    dd08:	strlt	r4, [r0, #-2575]	; 0xfffff5f1
    dd0c:			; <UNDEFINED> instruction: 0xf85cb083
    dd10:	blge	115d20 <funcstring@@Base+0xf04c0>
    dd14:	andls	r6, r1, #1179648	; 0x120000
    dd18:	andeq	pc, r0, #79	; 0x4f
    dd1c:	blcs	14be70 <funcstring@@Base+0x126610>
    dd20:			; <UNDEFINED> instruction: 0xf7ff9300
    dd24:	bmi	28db20 <funcstring@@Base+0x2682c0>
    dd28:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    dd2c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    dd30:	subsmi	r9, sl, r1, lsl #22
    dd34:	andlt	sp, r3, r4, lsl #2
    dd38:	bl	14beb4 <funcstring@@Base+0x126654>
    dd3c:	ldrbmi	fp, [r0, -r2]!
    dd40:	ldc	7, cr15, [r2, #976]!	; 0x3d0
    dd44:	andeq	r5, r1, sl
    dd48:			; <UNDEFINED> instruction: 0x000001b0
    dd4c:	andeq	r4, r1, r6, ror #31
    dd50:	tstcs	r0, lr, lsl #8
    dd54:	addlt	fp, r2, r0, lsl #10
    dd58:	ldrd	pc, [r0], #-143	; 0xffffff71
    dd5c:			; <UNDEFINED> instruction: 0xf8dfab03
    dd60:	ldrbtmi	ip, [lr], #64	; 0x40
    dd64:	blcs	14beb8 <funcstring@@Base+0x126658>
    dd68:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    dd6c:	ldrdgt	pc, [r0], -ip
    dd70:	andgt	pc, r4, sp, asr #17
    dd74:	stceq	0, cr15, [r0], {79}	; 0x4f
    dd78:			; <UNDEFINED> instruction: 0xf7ff9300
    dd7c:	bmi	28db68 <funcstring@@Base+0x268308>
    dd80:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    dd84:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    dd88:	subsmi	r9, sl, r1, lsl #22
    dd8c:	andlt	sp, r2, r4, lsl #2
    dd90:	bl	14bf0c <funcstring@@Base+0x1266ac>
    dd94:	ldrbmi	fp, [r0, -r3]!
    dd98:	stc	7, cr15, [r6, #976]	; 0x3d0
    dd9c:	andeq	r4, r1, lr, lsr #31
    dda0:			; <UNDEFINED> instruction: 0x000001b0
    dda4:	andeq	r4, r1, lr, lsl #31
    dda8:	mvnsmi	lr, sp, lsr #18
    ddac:	ldrbtmi	r4, [sp], #-3345	; 0xfffff2ef
    ddb0:	strmi	fp, [r4], -r2, asr #3
    ddb4:	ldrmi	r4, [r6], -r8, lsl #13
    ddb8:	svclt	0x00ac2e00
    ddbc:			; <UNDEFINED> instruction: 0xf06f4637
    ddc0:	and	r4, r4, r0, lsl #14
    ddc4:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    ddc8:	blcs	127e3c <funcstring@@Base+0x1025dc>
    ddcc:	ldrtmi	sp, [sl], -sp, lsl #2
    ddd0:	strtmi	r4, [r0], -r1, asr #12
    ddd4:	mrc	7, 2, APSR_nzcv, cr12, cr4, {7}
    ddd8:	stmdacs	r0, {r0, r1, r2, r8, r9, fp, lr}
    dddc:	bne	dc4dac <funcstring@@Base+0xd9f54c>
    dde0:	mvnle	r4, r0, lsl #9
    dde4:	ldmfd	sp!, {sp}
    dde8:			; <UNDEFINED> instruction: 0xf04f81f0
    ddec:	pop	{r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
    ddf0:	svclt	0x000081f0
    ddf4:	andeq	r4, r1, r2, ror #30
    ddf8:	muleq	r0, r0, r1
    ddfc:	stmdavs	r2, {r0, r7, fp, sp, lr}
    de00:	andle	r1, sp, r2, asr sl
    de04:			; <UNDEFINED> instruction: 0x4604b510
    de08:	stmdacs	r0, {r8, fp, sp, lr}
    de0c:	eorvs	sp, r1, r7, lsl #22
    de10:			; <UNDEFINED> instruction: 0xffcaf7ff
    de14:	stmdbvs	r3!, {r3, r4, r8, ip, sp, pc}^
    de18:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    de1c:	ldflts	f6, [r0, #-396]	; 0xfffffe74
    de20:	svclt	0x00004770
    de24:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    de28:	svclt	0x00e8f7ff
    de2c:	andeq	r5, r1, sl, lsl #4
    de30:			; <UNDEFINED> instruction: 0x4614b5f0
    de34:	addlt	r6, r3, r7, lsl r8
    de38:			; <UNDEFINED> instruction: 0x46056853
    de3c:	strmi	r4, [sl], -r5, lsr #28
    de40:	addmi	r1, fp, #224256	; 0x36c00
    de44:	movwle	r4, #25726	; 0x647e
    de48:	ldrtmi	r4, [r8], -r9, lsr #12
    de4c:	ldc	7, cr15, [sl, #976]!	; 0x3d0
    de50:	andlt	r6, r3, r0, lsr #32
    de54:	stmiavs	r1!, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}^
    de58:	stmiavs	r3!, {r0, r3, r6, r8, ip, sp, pc}
    de5c:	strtmi	fp, [r0], -r3, lsr #3
    de60:			; <UNDEFINED> instruction: 0xf7ff9200
    de64:	ldmib	r4, {r0, r1, r3, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
    de68:	bls	2aa70 <funcstring@@Base+0x5210>
    de6c:	addsmi	r1, sl, #224256	; 0x36c00
    de70:	stmdbvs	r0!, {r1, r3, r5, r6, r7, r8, r9, ip, lr, pc}
    de74:			; <UNDEFINED> instruction: 0xf7ff4629
    de78:	stmdacs	r0, {r0, r1, r2, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    de7c:	stmdbvs	r3!, {r0, r3, r5, r6, r7, ip, lr, pc}^
    de80:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    de84:	strb	r6, [r4, r3, ror #2]!
    de88:	andls	r4, r1, #19456	; 0x4c00
    de8c:	ldmdavs	fp!, {r0, r1, r2, r4, r5, r6, r7, fp, ip, lr}
    de90:	eorsvs	r3, fp, r1, lsl #6
    de94:	smlatbls	r0, r0, r8, r6
    de98:			; <UNDEFINED> instruction: 0xff14f7fb
    de9c:	rscvs	r9, r1, r0, lsl #18
    dea0:	strmi	r6, [r1], #-32	; 0xffffffe0
    dea4:	andne	lr, r1, r4, asr #19
    dea8:	bls	67f9c <funcstring@@Base+0x4273c>
    deac:	eorsvs	r3, fp, r1, lsl #22
    deb0:	blmi	2bc324 <funcstring@@Base+0x296ac4>
    deb4:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    deb8:	ldmib	r4, {r0, r1, r3, r4, r8, fp, ip, sp, pc}^
    debc:	blne	ff6eaac4 <funcstring@@Base+0xff6c5264>
    dec0:	andls	lr, r0, #55836672	; 0x3540000
    dec4:			; <UNDEFINED> instruction: 0xf942f7f6
    dec8:	movwvc	lr, #2516	; 0x9d4
    decc:	blne	ff6f46d4 <funcstring@@Base+0xff6cee74>
    ded0:	svclt	0x0000e7cd
    ded4:	andeq	r4, r1, ip, asr #29
    ded8:	andeq	r0, r0, r4, lsr #4
    dedc:	andeq	r0, r0, r8, lsl #5
    dee0:	addlt	fp, r2, r0, lsl r5
    dee4:	tstls	r1, r4, lsl #12
    dee8:	ldc	7, cr15, [r0, #976]	; 0x3d0
    deec:	strmi	r9, [r1], -r1, lsl #20
    def0:	andlt	r4, r2, r0, lsr #12
    def4:			; <UNDEFINED> instruction: 0x4010e8bd
    def8:	svclt	0x009af7ff
    defc:	addlt	fp, r3, r0, lsl #10
    df00:	ldrsbtgt	pc, [ip], -pc	; <UNPREDICTABLE>
    df04:			; <UNDEFINED> instruction: 0xf88d4603
    df08:	strmi	r3, [sl], -r3
    df0c:	ldrbtmi	r4, [ip], #2829	; 0xb0d
    df10:	andeq	pc, r3, sp, lsl #2
    df14:			; <UNDEFINED> instruction: 0xf85c2101
    df18:	ldmdavs	fp, {r0, r1, ip, sp}
    df1c:			; <UNDEFINED> instruction: 0xf04f9301
    df20:			; <UNDEFINED> instruction: 0xf7ff0300
    df24:	bmi	24dd40 <funcstring@@Base+0x2284e0>
    df28:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
    df2c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    df30:	subsmi	r9, sl, r1, lsl #22
    df34:	andlt	sp, r3, r2, lsl #2
    df38:	blx	14c0b6 <funcstring@@Base+0x126856>
    df3c:	ldc	7, cr15, [r4], #976	; 0x3d0
    df40:	andeq	r4, r1, r2, lsl #28
    df44:			; <UNDEFINED> instruction: 0x000001b0
    df48:	andeq	r4, r1, r6, ror #27
    df4c:	strdlt	fp, [r9], r0
    df50:	svcge	0x00044b19
    df54:	strmi	r9, [r4], -r1, lsl #4
    df58:			; <UNDEFINED> instruction: 0x46384a18
    df5c:	ldrbtmi	r4, [sl], #-1550	; 0xfffff9f2
    df60:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    df64:			; <UNDEFINED> instruction: 0xf04f9307
    df68:			; <UNDEFINED> instruction: 0xf7fb0300
    df6c:	stmdavs	r1!, {r0, r2, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    df70:	stmdavs	r5!, {r0, r1, fp, sp, pc}^
    df74:	blls	5f844 <funcstring@@Base+0x39fe4>
    df78:	tstls	r3, sp, ror #20
    df7c:			; <UNDEFINED> instruction: 0xf7ff4629
    df80:	addmi	pc, r5, #1904	; 0x770
    df84:	stmdavs	r1!, {r0, r1, r2, r3, r8, sl, fp, ip, lr, pc}
    df88:	eorvs	r4, r0, r8, lsl #8
    df8c:			; <UNDEFINED> instruction: 0xf7fb4638
    df90:	bmi	30dcf4 <funcstring@@Base+0x2e8494>
    df94:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
    df98:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    df9c:	subsmi	r9, sl, r7, lsl #22
    dfa0:	andlt	sp, r9, r7, lsl #2
    dfa4:			; <UNDEFINED> instruction: 0x4601bdf0
    dfa8:	stmdals	r3, {r1, r5, r9, sl, lr}
    dfac:			; <UNDEFINED> instruction: 0xff40f7ff
    dfb0:			; <UNDEFINED> instruction: 0xf7f4e7ec
    dfb4:	svclt	0x0000ec7a
    dfb8:			; <UNDEFINED> instruction: 0x000001b0
    dfbc:			; <UNDEFINED> instruction: 0x00014db2
    dfc0:	andeq	r4, r1, sl, ror sp
    dfc4:	stmdbmi	pc, {r1, r2, r3, sl, ip, sp, pc}	; <UNPREDICTABLE>
    dfc8:	addlt	fp, r2, r0, lsl #10
    dfcc:	bge	e0c0c <funcstring@@Base+0xbb3ac>
    dfd0:	stmiapl	fp, {r0, r3, r4, r5, r6, sl, lr}^
    dfd4:	blne	14c124 <funcstring@@Base+0x1268c4>
    dfd8:	movwls	r6, #6171	; 0x181b
    dfdc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    dfe0:			; <UNDEFINED> instruction: 0xf7ff9200
    dfe4:	bmi	28deb8 <funcstring@@Base+0x268658>
    dfe8:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    dfec:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    dff0:	subsmi	r9, sl, r1, lsl #22
    dff4:	andlt	sp, r2, r4, lsl #2
    dff8:	bl	14c174 <funcstring@@Base+0x126914>
    dffc:	ldrbmi	fp, [r0, -r3]!
    e000:	mrrc	7, 15, pc, r2, cr4	; <UNPREDICTABLE>
    e004:	andeq	r4, r1, r0, asr #26
    e008:			; <UNDEFINED> instruction: 0x000001b0
    e00c:	andeq	r4, r1, r6, lsr #26
    e010:	ldrdgt	pc, [r8], #-143	; 0xffffff71
    e014:	ldrbtmi	fp, [ip], #1039	; 0x40f
    e018:	addlt	fp, r3, r0, lsl #10
    e01c:	bge	120064 <funcstring@@Base+0xfa804>
    e020:			; <UNDEFINED> instruction: 0xf8524b10
    e024:			; <UNDEFINED> instruction: 0xf85c1b04
    e028:	ldrbtmi	r0, [fp], #-0
    e02c:	andls	r6, r1, r0, lsl #16
    e030:	andeq	pc, r0, pc, asr #32
    e034:	andls	r6, r0, #24, 16	; 0x180000
    e038:			; <UNDEFINED> instruction: 0xff88f7ff
    e03c:	blmi	22086c <funcstring@@Base+0x1fb00c>
    e040:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    e044:	blls	680b4 <funcstring@@Base+0x42854>
    e048:	qaddle	r4, sl, r4
    e04c:			; <UNDEFINED> instruction: 0xf85db003
    e050:	andlt	lr, r4, r4, lsl #22
    e054:			; <UNDEFINED> instruction: 0xf7f44770
    e058:	svclt	0x0000ec28
    e05c:	strdeq	r4, [r1], -sl
    e060:			; <UNDEFINED> instruction: 0x000001b0
    e064:	andeq	r5, r1, r6, lsr r0
    e068:	ldrdeq	r4, [r1], -r0
    e06c:	stmdavc	r2, {r4, r5, sl, ip, sp, pc}
    e070:	cmpeq	ip, #-2147483608	; 0x80000028	; <UNPREDICTABLE>
    e074:	stmdale	pc, {r1, r3, r4, r8, r9, fp, sp}	; <UNPREDICTABLE>
    e078:			; <UNDEFINED> instruction: 0xf003e8df
    e07c:	mcreq	14, 0, r0, cr14, cr6, {1}
    e080:	cdpeq	8, 2, cr3, cr4, cr14, {0}
    e084:	cdpeq	2, 3, cr3, cr4, cr14, {0}
    e088:	cdpeq	14, 0, cr0, cr14, cr14, {0}
    e08c:	cdpeq	14, 2, cr0, cr10, cr14, {0}
    e090:	cdpeq	14, 2, cr0, cr12, cr14, {0}
    e094:	eorseq	r0, r0, lr, lsr #28
    e098:	ldreq	pc, [r0, #-418]!	; 0xfffffe5e
    e09c:	blcs	1fac50 <funcstring@@Base+0x1d53f0>
    e0a0:	strmi	fp, [r4], -r4, lsl #31
    e0a4:	stmdale	pc, {r2, r3, r4, r6, r8, r9, sp}	; <UNPREDICTABLE>
    e0a8:	movwcs	r1, #3268	; 0xcc4
    e0ac:	svccs	0x0001f810
    e0b0:	biceq	lr, r3, #5120	; 0x1400
    e0b4:	ldreq	pc, [r0, #-418]!	; 0xfffffe5e
    e0b8:	bcs	1fac68 <funcstring@@Base+0x1d5408>
    e0bc:	adcmi	sp, r0, #24, 16	; 0x180000
    e0c0:	strd	sp, [r1], -r4
    e0c4:	mcrrne	3, 0, r2, r4, cr8
    e0c8:	andvs	r4, fp, r0, lsr #12
    e0cc:			; <UNDEFINED> instruction: 0x4770bc30
    e0d0:	ldrb	r2, [r8, sl, lsl #6]!
    e0d4:	ldrb	r2, [r6, sp, lsl #6]!
    e0d8:	ldrb	r2, [r4, r9, lsl #6]!
    e0dc:	ldrb	r2, [r2, fp, lsl #6]!
    e0e0:			; <UNDEFINED> instruction: 0xe7f0231b
    e0e4:	strb	r2, [lr, ip, lsl #6]!
    e0e8:	ubfx	r2, ip, #6, #13
    e0ec:	strb	r2, [sl, r7, lsl #6]!
    e0f0:	strb	r4, [r9, r4, lsl #12]!
    e0f4:	bmi	360d2c <funcstring@@Base+0x33b4cc>
    e0f8:	ldrblt	r4, [r0, #-1147]!	; 0xfffffb85
    e0fc:	ldmpl	fp, {r1, r2, r3, r9, fp, ip}
    e100:	strmi	r4, [sp], -r4, lsl #12
    e104:	ldmdavs	r9, {r4, r5, r8, sl, fp, ip}
    e108:			; <UNDEFINED> instruction: 0xff4af7fb
    e10c:	ldrtmi	r4, [r2], -r1, lsr #12
    e110:			; <UNDEFINED> instruction: 0xf7f44604
    e114:	blmi	1c8f9c <funcstring@@Base+0x1a373c>
    e118:	ldrbtmi	r1, [fp], #-2466	; 0xfffff65e
    e11c:	lslpl	r6, r8, r8
    e120:	stmdavc	fp!, {r5, r9, sl, lr}
    e124:	ldcllt	0, cr7, [r0, #-588]!	; 0xfffffdb4
    e128:	andeq	r4, r1, r8, lsl ip
    e12c:	andeq	r0, r0, ip, lsl #3
    e130:	andeq	r3, r0, sl, lsr r0
    e134:	svcmi	0x00f0e92d
    e138:	ldrmi	fp, [ip], -pc, lsl #1
    e13c:	stmib	sp, {r0, r1, r2, r3, r5, r6, r8, r9, fp, lr}^
    e140:			; <UNDEFINED> instruction: 0xf10d2106
    e144:	bmi	1b90dec <funcstring@@Base+0x1b6b58c>
    e148:			; <UNDEFINED> instruction: 0xf8df4607
    e14c:			; <UNDEFINED> instruction: 0x465881b8
    e150:	ldrbtmi	r4, [r8], #1146	; 0x47a
    e154:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    e158:			; <UNDEFINED> instruction: 0xf04f930d
    e15c:			; <UNDEFINED> instruction: 0xf7fb0300
    e160:	bmi	1a8da94 <funcstring@@Base+0x1a68234>
    e164:	stmdavc	r6!, {r0, r3, r8, fp, sp, pc}
    e168:			; <UNDEFINED> instruction: 0xf8584b68
    e16c:	cdpcs	0, 5, cr2, cr12, cr2, {0}
    e170:	ldmdavs	r5, {r0, r1, r9, ip, pc}
    e174:	andge	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    e178:	smladxls	r5, r3, r6, r4
    e17c:	strls	r4, [r9], -pc, lsl #12
    e180:	stmdavc	r3!, {r0, r5, r8, ip, lr, pc}^
    e184:	blcs	18d540c <funcstring@@Base+0x18afbac>
    e188:	eorsle	r9, fp, r9, lsl #6
    e18c:	tstle	r4, r0, lsr fp
    e190:	blcc	c2c424 <funcstring@@Base+0xc06bc4>
    e194:	svclt	0x00982b07
    e198:	stmdacc	r1, {r5, r6, r7, sl, fp, ip}
    e19c:			; <UNDEFINED> instruction: 0xf7ff4639
    e1a0:			; <UNDEFINED> instruction: 0xf8daff65
    e1a4:			; <UNDEFINED> instruction: 0xf8dd3000
    e1a8:	addsmi	r9, sp, #36	; 0x24
    e1ac:	ssatmi	fp, #13, r8, lsl #30
    e1b0:	svclt	0x00184604
    e1b4:	blls	8c1ec <funcstring@@Base+0x6698c>
    e1b8:			; <UNDEFINED> instruction: 0x4665d015
    e1bc:	cdpcs	8, 5, cr7, cr12, cr6, {1}
    e1c0:			; <UNDEFINED> instruction: 0x96094633
    e1c4:			; <UNDEFINED> instruction: 0xf8dad0dd
    e1c8:	strcc	r2, [r1], #-0
    e1cc:	svclt	0x000842aa
    e1d0:			; <UNDEFINED> instruction: 0xd00946b1
    e1d4:	ldrtmi	r4, [r2], -ip, lsr #13
    e1d8:	blvs	8c210 <funcstring@@Base+0x669b0>
    e1dc:	mvnle	r2, r0, lsl #22
    e1e0:	ldrmi	r9, [r1], r5, lsl #30
    e1e4:	cmpcs	ip, #28
    e1e8:			; <UNDEFINED> instruction: 0xf7fb9304
    e1ec:	blls	14dd18 <funcstring@@Base+0x1284b8>
    e1f0:			; <UNDEFINED> instruction: 0x464e4632
    e1f4:	strtmi	r4, [ip], r5, lsl #12
    e1f8:	blvs	8c230 <funcstring@@Base+0x669d0>
    e1fc:	rscle	r2, pc, r0, lsl #22
    e200:	ldrb	r4, [fp, r5, ror #12]
    e204:	ldrdcc	pc, [r0], -sl
    e208:	addvc	pc, r0, #1325400064	; 0x4f000000
    e20c:	addsmi	r9, sp, #-1879048192	; 0x90000000
    e210:	svcls	0x0005d06c
    e214:	vst1.32	{d20-d22}, [pc :128], ip
    e218:	movwcs	r7, #2432	; 0x980
    e21c:	blcc	8c254 <funcstring@@Base+0x669f4>
    e220:	ldmdavc	fp!, {r0, r1, r9, sl, fp, ip, pc}^
    e224:	ldmdavs	r2!, {r2, r3, r4, r5, r7, fp, ip, sp, lr}
    e228:	b	14dcffc <funcstring@@Base+0x14b779c>
    e22c:	bl	feb0ee58 <funcstring@@Base+0xfeae95f8>
    e230:	svclt	0x00180002
    e234:	andls	r2, r9, #0, 8
    e238:	stccs	0, cr7, [r0], {44}	; 0x2c
    e23c:			; <UNDEFINED> instruction: 0x4604bf14
    e240:	ldmdavc	fp!, {r2, r6, r9, sl, fp, ip}^
    e244:	eorle	r2, r9, r3, ror fp
    e248:			; <UNDEFINED> instruction: 0xf7fb4661
    e24c:	strtmi	pc, [r2], -r9, lsr #29
    e250:	andls	r2, r9, r8, asr r1
    e254:	bl	fffcc22c <funcstring@@Base+0xfffa69cc>
    e258:	andcs	r9, r0, #9216	; 0x2400
    e25c:	blls	1e36cc <funcstring@@Base+0x1bde6c>
    e260:			; <UNDEFINED> instruction: 0x46196835
    e264:	bne	ff274e84 <funcstring@@Base+0xff24f624>
    e268:	eorsle	r4, r8, sl, lsl r6
    e26c:			; <UNDEFINED> instruction: 0xd12c2904
    e270:	stmdage	r9, {r1, r2, r8, r9, fp, ip, pc}
    e274:	ldmdavs	sl, {r0, r3, r4, r5, r9, sl, lr}
    e278:			; <UNDEFINED> instruction: 0xf7ff9b09
    e27c:	strmi	pc, [r4], -r9, ror #26
    e280:	stmdals	r9, {r3, r4, r6, r8, sp}
    e284:	b	ff14c25c <funcstring@@Base+0xff1269fc>
    e288:	ldrbtmi	r4, [r9], #-2337	; 0xfffff6df
    e28c:			; <UNDEFINED> instruction: 0xf7f44606
    e290:			; <UNDEFINED> instruction: 0x4629ec7e
    e294:	ldrtmi	r4, [r0], -r2, lsl #12
    e298:	b	ff74c270 <funcstring@@Base+0xff726a10>
    e29c:			; <UNDEFINED> instruction: 0x46214b1d
    e2a0:			; <UNDEFINED> instruction: 0xf8589809
    e2a4:	ldmdavs	sl, {r0, r1, ip, sp}
    e2a8:	stc2l	7, cr15, [r2, #1020]	; 0x3fc
    e2ac:			; <UNDEFINED> instruction: 0xf7fb4658
    e2b0:	bmi	68d9d4 <funcstring@@Base+0x668174>
    e2b4:	ldrbtmi	r4, [sl], #-2833	; 0xfffff4ef
    e2b8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    e2bc:	subsmi	r9, sl, sp, lsl #22
    e2c0:			; <UNDEFINED> instruction: 0x4648d11a
    e2c4:	pop	{r0, r1, r2, r3, ip, sp, pc}
    e2c8:	stcls	15, cr8, [r9], {240}	; 0xf0
    e2cc:	ldmdavs	fp, {r0, r3, fp, sp, pc}^
    e2d0:	ldmdavs	r2, {r0, r3, r4, r5, r9, sl, lr}
    e2d4:			; <UNDEFINED> instruction: 0xf7ff9400
    e2d8:			; <UNDEFINED> instruction: 0x4604fd3b
    e2dc:	bls	288224 <funcstring@@Base+0x2629c4>
    e2e0:	ldrtmi	sl, [r9], -r9, lsl #16
    e2e4:	ldc2	7, cr15, [r4, #-1020]!	; 0xfffffc04
    e2e8:	strb	r4, [r9, r4, lsl #12]
    e2ec:	strvc	pc, [r0], pc, asr #8
    e2f0:	ldrtmi	r4, [r1], r4, lsl #12
    e2f4:	ldrb	r2, [r7, -r0, lsl #6]!
    e2f8:	b	ff5cc2d0 <funcstring@@Base+0xff5a6a70>
    e2fc:			; <UNDEFINED> instruction: 0x000001b0
    e300:	andeq	r4, r1, r0, asr #23
    e304:			; <UNDEFINED> instruction: 0x00014bbe
    e308:	andeq	r0, r0, ip, lsl #3
    e30c:	strdeq	r0, [r0], -ip
    e310:	andeq	r3, r0, sl, ror r4
    e314:	muleq	r0, ip, r2
    e318:	andeq	r4, r1, sl, asr sl
    e31c:			; <UNDEFINED> instruction: 0x4604b510
    e320:	cmplt	sl, sl, lsl #16
    e324:	andsle	r4, fp, r1, lsl #5
    e328:	ldmdami	r0, {r0, r9, sl, lr}
    e32c:			; <UNDEFINED> instruction: 0xf7f54478
    e330:	blmi	40e114 <funcstring@@Base+0x3e88b4>
    e334:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    e338:	ldclt	0, cr6, [r0, #-104]	; 0xffffff98
    e33c:	bl	1fcc314 <funcstring@@Base+0x1fa6ab4>
    e340:	stmdacs	r2!, {fp, sp, lr}
    e344:			; <UNDEFINED> instruction: 0xf7f4d1f9
    e348:			; <UNDEFINED> instruction: 0x4621eb30
    e34c:	stmdami	r9, {r1, r9, sl, lr}
    e350:			; <UNDEFINED> instruction: 0xf7f54478
    e354:	blmi	24e0f0 <funcstring@@Base+0x228890>
    e358:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    e35c:	ldclt	0, cr6, [r0, #-104]	; 0xffffff98
    e360:	ldrbtmi	r4, [r8], #-2054	; 0xfffff7fa
    e364:			; <UNDEFINED> instruction: 0xff5cf7f5
    e368:	svclt	0x0000e7e3
    e36c:	andeq	r2, r0, r8, asr #28
    e370:	andeq	r5, r1, r2, asr #32
    e374:	andeq	r2, r0, ip, lsr #27
    e378:	andeq	r5, r1, lr, lsl r0
    e37c:	strdeq	r2, [r0], -r6
    e380:	stmdbmi	r4!, {r0, r1, r5, r8, r9, fp, lr}
    e384:	ldrbtmi	r4, [fp], #-2596	; 0xfffff5dc
    e388:	ldrblt	r4, [r0, #1145]!	; 0x479
    e38c:	stmpl	sl, {r0, r1, r7, ip, sp, pc}
    e390:	ldmdavs	r2, {r0, r3, r4, r6, fp, sp, lr}
    e394:			; <UNDEFINED> instruction: 0xf04f9201
    e398:	stmdavs	sp, {r9}
    e39c:	eorsle	r2, r1, r0, lsl #26
    e3a0:	tstcc	r4, sl, lsr #16
    e3a4:	bcs	9e6510 <funcstring@@Base+0x9c0cb0>
    e3a8:	bcs	8be010 <funcstring@@Base+0x8987b0>
    e3ac:	stmdavc	lr!, {r0, r2, r8, r9, sl, fp, ip, sp, pc}^
    e3b0:	strcs	r2, [r0], #-1025	; 0xfffffbff
    e3b4:	andsle	r2, r0, r0, lsl #14
    e3b8:			; <UNDEFINED> instruction: 0xf7f44606
    e3bc:	andvs	lr, r4, r0, asr #22
    e3c0:			; <UNDEFINED> instruction: 0x4633b9be
    e3c4:			; <UNDEFINED> instruction: 0x46694632
    e3c8:			; <UNDEFINED> instruction: 0xf7f44628
    e3cc:	strmi	lr, [r6], -sl, asr #20
    e3d0:	stmdbls	r0, {r0, r1, r2, r3, r9, sl, lr}
    e3d4:			; <UNDEFINED> instruction: 0xf7ff4628
    e3d8:	bmi	44e264 <funcstring@@Base+0x428a04>
    e3dc:	ldrbtmi	r4, [sl], #-2830	; 0xfffff4f2
    e3e0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    e3e4:	subsmi	r9, sl, r1, lsl #22
    e3e8:	ldrtmi	sp, [r0], -pc, lsl #2
    e3ec:	andlt	r4, r3, r9, lsr r6
    e3f0:			; <UNDEFINED> instruction: 0x4623bdf0
    e3f4:	strbtmi	r4, [r9], -r2, lsr #12
    e3f8:			; <UNDEFINED> instruction: 0xf7f44628
    e3fc:	strmi	lr, [r6], -ip, lsl #23
    e400:	strb	r4, [r6, pc, lsl #12]!
    e404:	strcs	r2, [r0, -r0, lsl #12]
    e408:			; <UNDEFINED> instruction: 0xf7f4e7e7
    e40c:	svclt	0x0000ea4e
    e410:	strdeq	r4, [r1], -r2
    e414:	andeq	r4, r1, r8, lsl #19
    e418:			; <UNDEFINED> instruction: 0x000001b0
    e41c:	andeq	r4, r1, r2, lsr r9
    e420:	blmi	ff760f98 <funcstring@@Base+0xff73b738>
    e424:	push	{r1, r3, r4, r5, r6, sl, lr}
    e428:	strdlt	r4, [sp], r0
    e42c:	andcs	r5, r0, #13828096	; 0xd30000
    e430:	svcmi	0x00db4cda
    e434:	movwls	r6, #47131	; 0xb81b
    e438:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    e43c:	blmi	ff65f634 <funcstring@@Base+0xff639dd4>
    e440:	eorvs	r4, r2, pc, ror r4
    e444:			; <UNDEFINED> instruction: 0x461858fb
    e448:			; <UNDEFINED> instruction: 0xf7fc9305
    e44c:	blmi	ff5ce368 <funcstring@@Base+0xff5a8b08>
    e450:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    e454:	ldmdavs	fp, {r1, r2, r8, r9, ip, pc}
    e458:	blcs	33070 <funcstring@@Base+0xd810>
    e45c:	orrshi	pc, r4, r0
    e460:			; <UNDEFINED> instruction: 0xf8df9b04
    e464:	bmi	ff4af18c <funcstring@@Base+0xff48992c>
    e468:	ldrbtmi	r3, [r8], #769	; 0x301
    e46c:	ldrbtmi	r9, [sl], #-775	; 0xfffffcf9
    e470:	andls	r9, r2, #6144	; 0x1800
    e474:	movwcc	r4, #19151	; 0x4acf
    e478:	ldrbtmi	r9, [sl], #-774	; 0xfffffcfa
    e47c:	andls	r6, r3, #99	; 0x63
    e480:	ldmdavc	r8, {r2, r8, r9, fp, ip, pc}
    e484:			; <UNDEFINED> instruction: 0xf0002800
    e488:	stcls	0, cr8, [r7], {167}	; 0xa7
    e48c:	strtmi	r9, [r6], -r4, lsl #26
    e490:			; <UNDEFINED> instruction: 0xf000285c
    e494:	stmdacs	r5!, {r2, r5, r8, pc}
    e498:	tsthi	r8, r0, asr #32	; <UNPREDICTABLE>
    e49c:	blcs	96c650 <funcstring@@Base+0x946df0>
    e4a0:	mrshi	pc, (UNDEF: 3)	; <UNPREDICTABLE>
    e4a4:	ldrtmi	r4, [r0], -r1, asr #12
    e4a8:	bl	1c4c480 <funcstring@@Base+0x1c26c20>
    e4ac:	ldmdane	r4!, {r0, r1, r4, r5, sl, fp, ip, lr}
    e4b0:			; <UNDEFINED> instruction: 0xf0002b2a
    e4b4:	stmibmi	r0, {r2, r3, r8, pc}^
    e4b8:			; <UNDEFINED> instruction: 0xf10d4620
    e4bc:	ldrbtmi	r0, [r9], #-2340	; 0xfffff6dc
    e4c0:	bl	194c498 <funcstring@@Base+0x1926c38>
    e4c4:	stmdavc	r3!, {r2, sl, lr}
    e4c8:	suble	r2, r3, lr, lsr #22
    e4cc:			; <UNDEFINED> instruction: 0xf0002b00
    e4d0:	blcc	106ea34 <funcstring@@Base+0x10491d4>
    e4d4:	tstcs	r0, r6, ror #16
    e4d8:	blcs	dea664 <funcstring@@Base+0xdc4e04>
    e4dc:	mrshi	pc, (UNDEF: 107)	; <UNPREDICTABLE>
    e4e0:			; <UNDEFINED> instruction: 0xf013e8df
    e4e4:	cmpeq	r9, r5, asr #32
    e4e8:	cmpeq	r9, r9, asr #2
    e4ec:	subeq	r0, r5, r5, asr #32
    e4f0:	cmpeq	r9, r5, asr #32
    e4f4:	cmpeq	r9, r9, asr #2
    e4f8:	cmpeq	r9, r9, asr #2
    e4fc:	cmpeq	r9, r9, asr #2
    e500:	cmpeq	r9, r9, asr #2
    e504:	cmpeq	r9, r9, asr #2
    e508:	cmpeq	r9, r9, asr #2
    e50c:	cmpeq	r9, r9, asr #2
    e510:	addseq	r0, r3, r9, asr #2
    e514:	cmpeq	r9, r9, asr #2
    e518:	cmpeq	r9, r9, asr #2
    e51c:	cmpeq	r9, r9, asr #2
    e520:	cmpeq	r9, r9, asr #2
    e524:	adcseq	r0, pc, r5, asr #32
    e528:	adceq	r0, r9, fp, lsr #1
    e52c:	subeq	r0, r5, r5, asr #32
    e530:	cmpeq	r9, r5, asr #32
    e534:	smlaltbeq	r0, r9, r9, r0
    e538:	cmpeq	r9, r9, asr #2
    e53c:	cmpeq	r9, r9, asr #2
    e540:	swpbeq	r0, r3, [r9]
    e544:	cmpeq	r9, r9, asr #2
    e548:	ldrdeq	r0, [r9, #-3]
    e54c:	swpbeq	r0, r3, [r9]
    e550:	addseq	r0, r3, r9, asr #2
    e554:	stclne	8, cr7, [r6], #-396	; 0xfffffe74
    e558:			; <UNDEFINED> instruction: 0xf0002b2a
    e55c:	ldmibmi	r7, {r3, r4, r6, r7, pc}
    e560:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    e564:	bl	4cc53c <funcstring@@Base+0x4a6cdc>
    e568:	ldmdane	r4!, {r0, r1, r4, r5, sl, fp, ip, lr}
    e56c:	bls	c842c <funcstring@@Base+0xa2bcc>
    e570:			; <UNDEFINED> instruction: 0xf8d16851
    e574:			; <UNDEFINED> instruction: 0xf1baa000
    e578:			; <UNDEFINED> instruction: 0xf0000f00
    e57c:			; <UNDEFINED> instruction: 0xf89a80f7
    e580:	mrscc	r3, (UNDEF: 4)
    e584:	blcs	9e66d0 <funcstring@@Base+0x9c0e70>
    e588:	blcs	8be1f0 <funcstring@@Base+0x898990>
    e58c:			; <UNDEFINED> instruction: 0xf04fbf0c
    e590:			; <UNDEFINED> instruction: 0xf04f0b01
    e594:			; <UNDEFINED> instruction: 0xf0400b00
    e598:			; <UNDEFINED> instruction: 0xf89a80c5
    e59c:	cdp	0, 0, cr10, cr7, cr1, {0}
    e5a0:			; <UNDEFINED> instruction: 0xeeb8aa90
    e5a4:	mrrc	11, 6, r7, fp, cr7
    e5a8:	blge	27920c <funcstring@@Base+0x2539ac>
    e5ac:	andeq	lr, r3, #189440	; 0x2e400
    e5b0:	sbchi	pc, fp, r0
    e5b4:			; <UNDEFINED> instruction: 0xf0002a04
    e5b8:	ldmib	sp, {r1, r2, r3, r6, r7, pc}^
    e5bc:	strtmi	r1, [r8], -r9, lsl #4
    e5c0:	blge	48cfc <funcstring@@Base+0x2349c>
    e5c4:	stc2	7, cr15, [r4, #-1020]!	; 0xfffffc04
    e5c8:	rsbvc	r1, r6, r5, ror #24
    e5cc:			; <UNDEFINED> instruction: 0xf816462e
    e5d0:	stmdacs	r0, {r0, r8, r9, fp}
    e5d4:	svcge	0x005cf47f
    e5d8:	bls	1a13c4 <funcstring@@Base+0x17bb64>
    e5dc:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    e5e0:	mulle	r3, r3, r2
    e5e4:	blcs	28658 <funcstring@@Base+0x2df8>
    e5e8:	svcge	0x004af47f
    e5ec:	bmi	1da13c8 <funcstring@@Base+0x1d7bb68>
    e5f0:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    e5f4:	blmi	1a2865c <funcstring@@Base+0x1a02dfc>
    e5f8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    e5fc:	subsmi	r9, sl, fp, lsl #22
    e600:	sbchi	pc, r6, r0, asr #32
    e604:	pop	{r0, r2, r3, ip, sp, pc}
    e608:	strdcs	r8, [r0], -r0
    e60c:	mrc2	7, 5, pc, cr8, cr15, {7}
    e610:	strmi	r4, [sl], r3, lsl #13
    e614:	strtmi	r4, [r1], -r8, lsr #12
    e618:			; <UNDEFINED> instruction: 0xf7ffad09
    e61c:	bl	fee8dbd0 <funcstring@@Base+0xfee68370>
    e620:	rsble	r0, pc, r5, lsl #4
    e624:	rsble	r2, r7, r4, lsl #20
    e628:	andne	lr, r9, #3620864	; 0x374000
    e62c:	blt	48d68 <funcstring@@Base+0x23508>
    e630:	stc2l	7, cr15, [lr], #1020	; 0x3fc
    e634:	andcs	lr, r1, r8, asr #15
    e638:	stmdami	r4!, {r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    e63c:	stmdavs	r1, {r3, r4, r5, r6, sl, lr}^
    e640:	tstlt	r3, fp, lsl #16
    e644:	tstcc	r4, fp, lsl r8
    e648:	stmdage	r9, {r0, r6, sp, lr}
    e64c:			; <UNDEFINED> instruction: 0x0000ebb9
    e650:	stmdacs	r4, {r1, r2, r5, ip, lr, pc}
    e654:	ldmib	sp, {r1, r3, r6, ip, lr, pc}^
    e658:	strtmi	r1, [r8], -r9, lsl #4
    e65c:	ldc2l	7, cr15, [r8], {255}	; 0xff
    e660:	ldmdami	fp, {r1, r4, r5, r7, r8, r9, sl, sp, lr, pc}^
    e664:	eorvc	r2, r3, r3, ror r3
    e668:	stmdavs	r1, {r3, r4, r5, r6, sl, lr}^
    e66c:	blcs	286a0 <funcstring@@Base+0x2e40>
    e670:	tstcc	r4, r8, ror r0
    e674:	bge	266780 <funcstring@@Base+0x240f20>
    e678:	strtmi	r4, [r8], -r9, asr #12
    e67c:	ldc2l	7, cr15, [sl, #-1020]	; 0xfffffc04
    e680:			; <UNDEFINED> instruction: 0xd1b32800
    e684:	eorvc	r2, r3, r2, ror #6
    e688:	bls	108508 <funcstring@@Base+0xe2ca8>
    e68c:	stmdavs	r3, {r4, r6, fp, sp, lr}
    e690:	rsble	r2, r9, r0, lsl #22
    e694:	subsvs	r3, r0, r4
    e698:	bl	fee786c4 <funcstring@@Base+0xfee52e64>
    e69c:	bicsle	r0, r8, r0
    e6a0:			; <UNDEFINED> instruction: 0x46284619
    e6a4:	ldc2	7, cr15, [r4], #1020	; 0x3fc
    e6a8:	stcne	7, cr14, [lr], #568	; 0x238
    e6ac:	ldmpl	fp!, {r0, r3, r6, r8, r9, fp, lr}^
    e6b0:	ldmib	r1, {r0, r3, r4, fp, sp, lr}^
    e6b4:	addsmi	r2, sl, #0, 6
    e6b8:	andsvc	sp, r0, r5
    e6bc:	stmdavs	fp, {r0, r2, r4, r5, r9, sl, lr}
    e6c0:	andvs	r3, fp, r1, lsl #6
    e6c4:			; <UNDEFINED> instruction: 0xf7ffe782
    e6c8:			; <UNDEFINED> instruction: 0x4635fc19
    e6cc:	andcs	lr, r1, lr, ror r7
    e6d0:			; <UNDEFINED> instruction: 0xf7ff4404
    e6d4:			; <UNDEFINED> instruction: 0xf10dfe55
    e6d8:	andls	r0, r9, r8, lsr #18
    e6dc:			; <UNDEFINED> instruction: 0x4630e6f3
    e6e0:			; <UNDEFINED> instruction: 0xf7ffa908
    e6e4:	strmi	pc, [r6], -r3, asr #25
    e6e8:	ldrb	r9, [pc, r8, lsl #16]
    e6ec:	ldrmi	r9, [sl], -r9, lsl #18
    e6f0:			; <UNDEFINED> instruction: 0xf7ff4628
    e6f4:	strb	pc, [r7, -sp, lsl #25]!	; <UNPREDICTABLE>
    e6f8:	ldrbmi	r9, [sl], -r9, lsl #18
    e6fc:			; <UNDEFINED> instruction: 0xf7ff4653
    e700:	strb	pc, [r1, -r7, lsl #25]!	; <UNPREDICTABLE>
    e704:			; <UNDEFINED> instruction: 0x4653465a
    e708:	stc2	7, cr15, [r2], {255}	; 0xff
    e70c:	andcs	lr, r1, ip, asr r7
    e710:			; <UNDEFINED> instruction: 0xf7ff1ca6
    e714:			; <UNDEFINED> instruction: 0x464afe35
    e718:	bleq	14c828 <funcstring@@Base+0x126fc8>
    e71c:	stmiavc	r3!, {r0, r4, r7, r9, sl, lr}
    e720:			; <UNDEFINED> instruction: 0xe6d34634
    e724:	stmib	sl, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    e728:			; <UNDEFINED> instruction: 0xf8c0a908
    e72c:	ldrbmi	fp, [r0], -r0
    e730:	stmib	r2!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    e734:	stmdbls	r8, {r4, r6, r9, sl, lr}
    e738:	blge	4498ac <funcstring@@Base+0x42404c>
    e73c:	stc2l	7, cr15, [lr, #1020]!	; 0x3fc
    e740:	bl	fee7936c <funcstring@@Base+0xfee53b0c>
    e744:			; <UNDEFINED> instruction: 0xf47f0203
    e748:	uasxmi	sl, r2, r5
    e74c:			; <UNDEFINED> instruction: 0x4628465b
    e750:	mrrc2	7, 15, pc, lr, cr15	; <UNPREDICTABLE>
    e754:	stmdbls	r9, {r3, r4, r5, r8, r9, sl, sp, lr, pc}
    e758:			; <UNDEFINED> instruction: 0x465b4652
    e75c:			; <UNDEFINED> instruction: 0xf7ff4628
    e760:			; <UNDEFINED> instruction: 0xe731fc57
    e764:	str	r9, [r6, r5, lsl #22]
    e768:	strb	r9, [lr, -r5, lsl #22]!
    e76c:	beq	4a8b0 <funcstring@@Base+0x25050>
    e770:	bleq	4a8b4 <funcstring@@Base+0x25054>
    e774:	ldmdami	r8, {r0, r3, r4, r8, r9, sl, sp, lr, pc}
    e778:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
    e77c:	ldc2	7, cr15, [r0, #-980]	; 0xfffffc2c
    e780:	ldrbtmi	r4, [r8], #-2070	; 0xfffff7ea
    e784:	stc2	7, cr15, [ip, #-980]	; 0xfffffc2c
    e788:	ldrbtmi	r4, [r8], #-2069	; 0xfffff7eb
    e78c:	stc2	7, cr15, [r8, #-980]	; 0xfffffc2c
    e790:	stm	sl, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    e794:	andeq	r4, r1, ip, ror #17
    e798:			; <UNDEFINED> instruction: 0x000001b0
    e79c:	andeq	r4, r1, ip, lsr pc
    e7a0:	ldrdeq	r4, [r1], -r0
    e7a4:	andeq	r0, r0, r8, ror #5
    e7a8:	andeq	r0, r0, r4, asr #3
    e7ac:	andeq	r2, r0, sl, asr #26
    e7b0:	andeq	r4, r1, sl, lsl #30
    e7b4:	strdeq	r4, [r1], -lr
    e7b8:	strdeq	r2, [r0], -lr
    e7bc:	andeq	r2, r0, sl, asr ip
    e7c0:	muleq	r1, ip, sp
    e7c4:	andeq	r4, r1, r8, lsl #27
    e7c8:	andeq	r4, r1, lr, lsl r7
    e7cc:	andeq	r4, r1, ip, lsr sp
    e7d0:	andeq	r4, r1, r0, lsl sp
    e7d4:	muleq	r0, ip, r2
    e7d8:	andeq	r2, r0, sl, ror #20
    e7dc:	andeq	r2, r0, r6, asr #20
    e7e0:	andeq	r2, r0, sl, lsl #20
    e7e4:	cfstr32ne	mvfx11, [ip, #-224]	; 0xffffff20
    e7e8:	bmi	62891c <funcstring@@Base+0x6030bc>
    e7ec:	cmplt	r3, #2046820352	; 0x7a000000
    e7f0:	stmdacs	sp!, {r3, r4, fp, ip, sp, lr}
    e7f4:	ldmdbmi	r6, {r0, r1, r3, r4, ip, lr, pc}
    e7f8:	stmdblt	fp, {r0, r2, r4, r6, fp, ip, lr}^
    e7fc:			; <UNDEFINED> instruction: 0x46284b15
    e800:	andcs	r5, r0, #13828096	; 0xd30000
    e804:			; <UNDEFINED> instruction: 0xf7ff4611
    e808:	ldmdblt	r0!, {r0, r2, r4, r7, sl, fp, ip, sp, lr, pc}^
    e80c:	cmnlt	r3, r3, lsr #16
    e810:	strtmi	r6, [r8], -r2, ror #16
    e814:	bcs	1b82c <basesyntax@@Base+0x9d10>
    e818:	stmdami	pc, {r0, r1, r4, r5, r6, r7, ip, lr, pc}	; <UNPREDICTABLE>
    e81c:	ldrmi	r2, [r1], -r0, lsl #4
    e820:			; <UNDEFINED> instruction: 0xf7ff4478
    e824:	stmdacs	r0, {r0, r1, r2, r7, sl, fp, ip, sp, lr, pc}
    e828:	strdcs	sp, [r0], -r0
    e82c:	ldmdavc	r8, {r3, r4, r5, r8, sl, fp, ip, sp, pc}^
    e830:	mvnle	r2, lr, ror #16
    e834:	stmdacs	r0, {r3, r4, r7, fp, ip, sp, lr}
    e838:	stfmid	f5, [r8, #-884]	; 0xfffffc8c
    e83c:	streq	pc, [r8], #-257	; 0xfffffeff
    e840:	ldrbtmi	r6, [sp], #-2187	; 0xfffff775
    e844:	blmi	c87b0 <funcstring@@Base+0xa2f50>
    e848:			; <UNDEFINED> instruction: 0xe7d758d5
    e84c:	andeq	r4, r1, r4, lsr #10
    e850:	andeq	r0, r0, r4, lsl #3
    e854:	andeq	r0, r0, r8, ror #5
    e858:	ldrdeq	r2, [r0], -ip
    e85c:	andeq	r2, r0, sl, lsr #17
    e860:	tstlt	r8, r8, lsl #10
    e864:	ldmdblt	fp, {r0, r1, fp, ip, sp, lr}
    e868:	ldrbtmi	r4, [r8], #-2052	; 0xfffff7fc
    e86c:	ldc2	7, cr15, [r8], {245}	; 0xf5
    e870:	strmi	r4, [r1], -sl, lsl #12
    e874:	ldrbtmi	r4, [r8], #-2050	; 0xfffff7fe
    e878:	ldc2	7, cr15, [r2], {245}	; 0xf5
    e87c:	andeq	r2, r0, r2, lsl #17
    e880:	andeq	r2, r0, r6, lsl #17
    e884:	stmdavs	r5, {r3, r4, r5, r6, r7, r8, sl, ip, sp, pc}
    e888:	eorsle	r2, r7, r0, lsl #26
    e88c:			; <UNDEFINED> instruction: 0x46064f1e
    e890:	ldrbtmi	r4, [pc], #-2334	; e898 <strspn@plt+0xbd0c>
    e894:			; <UNDEFINED> instruction: 0x463c4479
    e898:			; <UNDEFINED> instruction: 0xf854e002
    e89c:	teqlt	r9, #8, 30
    e8a0:			; <UNDEFINED> instruction: 0xf7f34628
    e8a4:	stmdacs	r0, {r2, r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}
    e8a8:			; <UNDEFINED> instruction: 0xf9b4d1f7
    e8ac:	cmplt	fp, r6
    e8b0:			; <UNDEFINED> instruction: 0x0004f9b4
    e8b4:	tstle	r1, r5, lsr #16
    e8b8:	biclt	r6, fp, r3, ror r8
    e8bc:	ldrbtmi	r4, [fp], #-2836	; 0xfffff4ec
    e8c0:	ldcllt	0, cr6, [r8, #112]!	; 0x70
    e8c4:	orrslt	r6, sp, r5, ror r8
    e8c8:	ldrhlt	r6, [r3, #-131]!	; 0xffffff7d
    e8cc:	ldrbtmi	r4, [r9], #-2321	; 0xfffff6ef
    e8d0:			; <UNDEFINED> instruction: 0xf857e002
    e8d4:	cmplt	r1, r8, lsl #30
    e8d8:			; <UNDEFINED> instruction: 0xf7f34628
    e8dc:	stmdacs	r0, {r3, r4, r6, r8, r9, sl, fp, sp, lr, pc}
    e8e0:			; <UNDEFINED> instruction: 0xf9b7d1f7
    e8e4:	blcs	5a904 <funcstring@@Base+0x350a4>
    e8e8:			; <UNDEFINED> instruction: 0xf9b4d002
    e8ec:	strb	r0, [r5, r4]!
    e8f0:	andcs	r4, r0, #9216	; 0x2400
    e8f4:	ldrbtmi	r2, [fp], #-39	; 0xffffffd9
    e8f8:	ldcllt	0, cr6, [r8, #104]!	; 0x68
    e8fc:	strtmi	r4, [r8], -r7, lsl #22
    e900:	andsvs	r4, sp, fp, ror r4
    e904:	svclt	0x0000bdf8
    e908:	andeq	r3, r1, r6, asr pc
    e90c:	andeq	r2, r0, ip, ror #18
    e910:	andeq	r4, r1, r2, asr #21
    e914:	andeq	r2, r0, r2, lsr r9
    e918:	andeq	r4, r1, sl, lsl #21
    e91c:	andeq	r4, r1, r0, lsl #21
    e920:	ldrbcs	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    e924:			; <UNDEFINED> instruction: 0xf8df2822
    e928:	ldrbtmi	r3, [sl], #-1112	; 0xfffffba8
    e92c:	ldrshtlt	fp, [r7], r0
    e930:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    e934:			; <UNDEFINED> instruction: 0xf04f9335
    e938:	eorle	r0, r3, r0, lsl #6
    e93c:	stmdacs	r0, {r2, r9, sl, lr}
    e940:			; <UNDEFINED> instruction: 0xf8dfd043
    e944:	stmdacs	r5!, {r6, sl, ip, lr}
    e948:	stmdavs	lr!, {r0, r2, r3, r4, r5, r6, sl, lr}^
    e94c:	streq	pc, [r4, -r6, lsl #2]
    e950:	stmdavs	fp!, {r2, r4, r5, ip, lr, pc}
    e954:			; <UNDEFINED> instruction: 0xf9b3b11b
    e958:	bcs	16978 <basesyntax@@Base+0x4e5c>
    e95c:			; <UNDEFINED> instruction: 0xf8dfd037
    e960:	ldrtmi	r4, [r8], -r8, lsr #8
    e964:			; <UNDEFINED> instruction: 0xff8ef7ff
    e968:	stmdavs	r3!, {r2, r3, r4, r5, r6, sl, lr}
    e96c:			; <UNDEFINED> instruction: 0xf9b3b123
    e970:	blcs	5a990 <funcstring@@Base+0x35130>
    e974:	rscshi	pc, r1, r0
    e978:	ldmdavc	ip, {r0, r1, r4, r5, fp, sp, lr}
    e97c:	svclt	0x00183c00
    e980:	and	r2, sp, r1, lsl #8
    e984:	strpl	pc, [r4], #-2271	; 0xfffff721
    e988:	stmdavs	ip!, {r0, r2, r3, r4, r5, r6, sl, lr}^
    e98c:	strtmi	r3, [r0], -r4, lsl #8
    e990:			; <UNDEFINED> instruction: 0xff78f7ff
    e994:			; <UNDEFINED> instruction: 0xf7ffb980
    e998:	blx	fec4e8ac <funcstring@@Base+0xfec2904c>
    e99c:	stmdbeq	r4!, {r7, sl, ip, sp, lr, pc}^
    e9a0:	blmi	ffde1594 <funcstring@@Base+0xffdbbd34>
    e9a4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    e9a8:	blls	d68a18 <funcstring@@Base+0xd431b8>
    e9ac:			; <UNDEFINED> instruction: 0xf040405a
    e9b0:			; <UNDEFINED> instruction: 0x462081d9
    e9b4:	ldcllt	0, cr11, [r0, #220]!	; 0xdc
    e9b8:	strb	r6, [ip, ip, rrx]!
    e9bc:	rsbvs	r4, pc, r8, lsr r6	; <UNPREDICTABLE>
    e9c0:			; <UNDEFINED> instruction: 0xff60f7ff
    e9c4:			; <UNDEFINED> instruction: 0xf0402826
    e9c8:	strcs	r8, [r0], #-183	; 0xffffff49
    e9cc:	ldmdavs	r1!, {r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    e9d0:	stmdbcs	r0, {r0, r1, r2, r3, r5, r6, sp, lr}
    e9d4:	bichi	pc, sp, r0
    e9d8:	blcs	5962ec <funcstring@@Base+0x570a8c>
    e9dc:	ldm	pc, {r0, r1, r2, r3, r4, r5, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    e9e0:	ldmdacs	r3!, {r0, r1, ip, sp, lr, pc}
    e9e4:	mrccc	14, 1, r3, cr14, cr13, {0}
    e9e8:	mrccc	14, 1, r3, cr14, cr14, {1}
    e9ec:	mrccc	14, 0, r3, cr6, cr14, {1}
    e9f0:	mrccc	14, 1, r3, cr14, cr14, {1}
    e9f4:	teqne	lr, lr, lsr lr
    e9f8:	stmdavc	ip, {r2, r3}
    e9fc:	svclt	0x00183c00
    ea00:	strb	r2, [sp, r1, lsl #8]
    ea04:	blx	fed2ca3c <funcstring@@Base+0xfed071dc>
    ea08:	stmdbeq	r4!, {r2, r7, sl, ip, sp, lr, pc}^
    ea0c:	strmi	lr, [r8], -r8, asr #15
    ea10:			; <UNDEFINED> instruction: 0xffb6f7fb
    ea14:	ldm	ip, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ea18:	strb	r4, [r1, r4, lsl #12]
    ea1c:	movwvc	pc, #1103	; 0x44f	; <UNPREDICTABLE>
    ea20:			; <UNDEFINED> instruction: 0xf06f2201
    ea24:			; <UNDEFINED> instruction: 0xf7f30063
    ea28:	blx	fec4a638 <funcstring@@Base+0xfec24dd8>
    ea2c:	stmdbeq	r4!, {r7, sl, ip, sp, lr, pc}^
    ea30:	vst1.32	{d30}, [pc :256], r6
    ea34:	andcs	r7, r2, #0, 6
    ea38:	rsbeq	pc, r3, pc, rrx
    ea3c:	mrc	7, 7, APSR_nzcv, cr6, cr3, {7}
    ea40:	vst3.32			; <UNDEFINED> instruction: 0xf480fab0
    ea44:	str	r0, [fp, r4, ror #18]!
    ea48:	movwvc	pc, #1103	; 0x44f	; <UNPREDICTABLE>
    ea4c:			; <UNDEFINED> instruction: 0xf06f2204
    ea50:			; <UNDEFINED> instruction: 0xf7f30063
    ea54:	blx	fec4a60c <funcstring@@Base+0xfec24dac>
    ea58:	stmdbeq	r4!, {r7, sl, ip, sp, lr, pc}^
    ea5c:	stccs	7, cr14, [fp], {160}	; 0xa0
    ea60:			; <UNDEFINED> instruction: 0xf04faa1a
    ea64:			; <UNDEFINED> instruction: 0xf0000003
    ea68:			; <UNDEFINED> instruction: 0xf7f48170
    ea6c:	stmdacs	r0, {r2, r3, r5, r6, fp, sp, lr, pc}
    ea70:	stfccd	f5, [r5], {171}	; 0xab
    ea74:	stmdale	sl, {r4, sl, fp, sp}
    ea78:			; <UNDEFINED> instruction: 0xf004e8df
    ea7c:	mcrrcc	12, 5, r4, r4, cr6
    ea80:	mcrne	12, 0, r2, cr9, cr4, {1}
    ea84:	andsne	r1, r6, #36864	; 0x9000
    ea88:	bleq	250eb4 <funcstring@@Base+0x22b654>
    ea8c:	strcs	r0, [r1], #-37	; 0xffffffdb
    ea90:	stcls	7, cr14, [r0], #-536	; 0xfffffde8
    ea94:	svc	0x003ef7f3
    ea98:	subsmi	r1, r4, #139264	; 0x22000
    ea9c:			; <UNDEFINED> instruction: 0xe77f4154
    eaa0:	vmov.i32	d25, #52991	; 0x0000ceff
    eaa4:	ldrb	r2, [fp, -r0, asr #8]!
    eaa8:	vmov.i32	d25, #52991	; 0x0000ceff
    eaac:	ldrb	r2, [r7, -r0, lsl #9]!
    eab0:	vmov.i32	d25, #52991	; 0x0000ceff
    eab4:	ldrb	r2, [r3, -r0, asr #9]!
    eab8:			; <UNDEFINED> instruction: 0x2326e9dd
    eabc:	svclt	0x00144313
    eac0:	strcs	r2, [r0], #-1025	; 0xfffffbff
    eac4:	stcls	7, cr14, [r1], #-432	; 0xfffffe50
    eac8:	svc	0x0036f7f3
    eacc:	subsmi	r1, ip, #143360	; 0x23000
    ead0:			; <UNDEFINED> instruction: 0xe765415c
    ead4:			; <UNDEFINED> instruction: 0xf4039b1e
    ead8:			; <UNDEFINED> instruction: 0xf5a34370
    eadc:	submi	r4, r4, #64	; 0x40
    eae0:	ldrb	r4, [sp, -r4, asr #2]
    eae4:			; <UNDEFINED> instruction: 0xf4039b1e
    eae8:			; <UNDEFINED> instruction: 0xf5a34370
    eaec:	rsbmi	r5, ip, #128, 10	; 0x20000000
    eaf0:	ldrb	r4, [r5, -ip, ror #2]
    eaf4:			; <UNDEFINED> instruction: 0xf4039b1e
    eaf8:			; <UNDEFINED> instruction: 0xf5a34370
    eafc:	rsbsmi	r4, r4, #192, 12	; 0xc000000
    eb00:	smlsldx	r4, sp, r4, r1
    eb04:			; <UNDEFINED> instruction: 0xf4039b1e
    eb08:			; <UNDEFINED> instruction: 0xf5a34370
    eb0c:	rsbsmi	r5, ip, #0, 14
    eb10:	smlsldx	r4, r5, ip, r1
    eb14:			; <UNDEFINED> instruction: 0xf4039b1e
    eb18:			; <UNDEFINED> instruction: 0xf5a34370
    eb1c:			; <UNDEFINED> instruction: 0xf1dc4c80
    eb20:	bl	110fb28 <funcstring@@Base+0x10ea2c8>
    eb24:	ldr	r0, [fp, -ip, lsl #8]!
    eb28:			; <UNDEFINED> instruction: 0xf4039b1e
    eb2c:			; <UNDEFINED> instruction: 0xf5a34370
    eb30:	subsmi	r4, ip, #0, 6
    eb34:			; <UNDEFINED> instruction: 0xe733415c
    eb38:			; <UNDEFINED> instruction: 0xf934f000
    eb3c:	strmi	r6, [r4], -fp, ror #16
    eb40:	rsbvs	r1, r8, r8, lsl sp
    eb44:	mrc2	7, 4, pc, cr14, cr15, {7}
    eb48:			; <UNDEFINED> instruction: 0xf43f2826
    eb4c:	ldmibmi	r1, {r0, r3, r5, r8, r9, sl, fp, sp, pc}
    eb50:	ldrbtmi	r4, [r9], #-2193	; 0xfffff76f
    eb54:			; <UNDEFINED> instruction: 0xf7f54478
    eb58:	ldrtmi	pc, [r5], -r3, lsr #22	; <UNPREDICTABLE>
    eb5c:			; <UNDEFINED> instruction: 0xf8554638
    eb60:			; <UNDEFINED> instruction: 0xf7ff7b08
    eb64:	ldmvs	r6!, {r0, r1, r2, r3, r7, r9, sl, fp, ip, sp, lr, pc}
    eb68:	rsbvs	r6, r5, r3, lsr #16
    eb6c:			; <UNDEFINED> instruction: 0xf0002e00
    eb70:			; <UNDEFINED> instruction: 0xf9b380fb
    eb74:	blcc	45ab8c <funcstring@@Base+0x43532c>
    eb78:	stmdale	sl, {r4, r8, r9, fp, sp}
    eb7c:			; <UNDEFINED> instruction: 0xf003e8df
    eb80:	stmibeq	r6, {r0, r1, r2, r6, r7, r8, fp, sp, pc}
    eb84:	stmdbeq	r9, {r0, r3, r8, fp}
    eb88:	rsbvs	r7, pc, lr, ror r8	; <UNPREDICTABLE>
    eb8c:	teqcs	r1, r1, asr r1
    eb90:			; <UNDEFINED> instruction: 0x46310011
    eb94:			; <UNDEFINED> instruction: 0xf7f34638
    eb98:	blx	fec4a388 <funcstring@@Base+0xfec24b28>
    eb9c:	stmdbeq	r4!, {r7, sl, ip, sp, lr, pc}^
    eba0:			; <UNDEFINED> instruction: 0x4638e6fe
    eba4:	mcr2	7, 7, pc, cr12, cr11, {7}	; <UNPREDICTABLE>
    eba8:	ldrtmi	r4, [r0], -r3, lsl #12
    ebac:			; <UNDEFINED> instruction: 0x460d461c
    ebb0:	mcr2	7, 7, pc, cr6, cr11, {7}	; <UNPREDICTABLE>
    ebb4:	bl	1d5f5cc <funcstring@@Base+0x1d39d6c>
    ebb8:	svclt	0x00b40301
    ebbc:	strcs	r2, [r0], #-1025	; 0xfffffbff
    ebc0:	ldrtmi	lr, [r8], -lr, ror #13
    ebc4:	mrc2	7, 6, pc, cr12, cr11, {7}
    ebc8:	ldrtmi	r4, [r0], -r3, lsl #12
    ebcc:			; <UNDEFINED> instruction: 0x460d461c
    ebd0:	mrc2	7, 6, pc, cr6, cr11, {7}
    ebd4:	bl	1c5f65c <funcstring@@Base+0x1c39dfc>
    ebd8:	svclt	0x00ac0305
    ebdc:	strcs	r2, [r0], #-1025	; 0xfffffbff
    ebe0:			; <UNDEFINED> instruction: 0x4638e6de
    ebe4:	mcr2	7, 6, pc, cr12, cr11, {7}	; <UNPREDICTABLE>
    ebe8:	ldrtmi	r4, [r0], -r3, lsl #12
    ebec:			; <UNDEFINED> instruction: 0x460d461c
    ebf0:	mcr2	7, 6, pc, cr6, cr11, {7}	; <UNPREDICTABLE>
    ebf4:	bl	1c5f67c <funcstring@@Base+0x1c39e1c>
    ebf8:	svclt	0x00b40305
    ebfc:	strcs	r2, [r0], #-1025	; 0xfffffbff
    ec00:	ldrtmi	lr, [r8], -lr, asr #13
    ec04:	mrc2	7, 5, pc, cr12, cr11, {7}
    ec08:	ldrtmi	r4, [r0], -r3, lsl #12
    ec0c:			; <UNDEFINED> instruction: 0x460d461c
    ec10:	mrc2	7, 5, pc, cr6, cr11, {7}
    ec14:	bl	1d5f62c <funcstring@@Base+0x1d39dcc>
    ec18:	svclt	0x00ac0301
    ec1c:	strcs	r2, [r0], #-1025	; 0xfffffbff
    ec20:			; <UNDEFINED> instruction: 0x4638e6be
    ec24:	mcr2	7, 5, pc, cr12, cr11, {7}	; <UNPREDICTABLE>
    ec28:	ldrtmi	r4, [r0], -r3, lsl #12
    ec2c:			; <UNDEFINED> instruction: 0x460d461c
    ec30:	mcr2	7, 5, pc, cr6, cr11, {7}	; <UNPREDICTABLE>
    ec34:	svclt	0x000a428d
    ec38:	strcs	r4, [r1], #-644	; 0xfffffd7c
    ec3c:	strt	r2, [pc], r0, lsl #8
    ec40:			; <UNDEFINED> instruction: 0xf7fb4638
    ec44:			; <UNDEFINED> instruction: 0x4603fe9d
    ec48:			; <UNDEFINED> instruction: 0x461c4630
    ec4c:			; <UNDEFINED> instruction: 0xf7fb460d
    ec50:	addmi	pc, sp, #2416	; 0x970
    ec54:	addmi	fp, r4, #6, 30
    ec58:	strcs	r2, [r0], #-1025	; 0xfffffbff
    ec5c:	ldrtmi	lr, [r1], -r0, lsr #13
    ec60:			; <UNDEFINED> instruction: 0xf7f34638
    ec64:	stmdacs	r0, {r2, r4, r7, r8, sl, fp, sp, lr, pc}
    ec68:	strcs	fp, [r0], #-4052	; 0xfffff02c
    ec6c:	ldr	r2, [r7], r1, lsl #8
    ec70:			; <UNDEFINED> instruction: 0x46384631
    ec74:	stc	7, cr15, [sl, #972]	; 0x3cc
    ec78:	ldr	r0, [r1], r4, asr #31
    ec7c:			; <UNDEFINED> instruction: 0x46384631
    ec80:	stc	7, cr15, [r4, #972]	; 0x3cc
    ec84:	svclt	0x00181e04
    ec88:	str	r2, [r9], r1, lsl #8
    ec8c:			; <UNDEFINED> instruction: 0x466a4639
    ec90:			; <UNDEFINED> instruction: 0xf7f32003
    ec94:	stmdacs	r0, {r3, r4, r6, r8, r9, sl, fp, sp, lr, pc}
    ec98:	mrcge	4, 4, APSR_nzcv, cr7, cr15, {3}
    ec9c:			; <UNDEFINED> instruction: 0x4631aa1a
    eca0:			; <UNDEFINED> instruction: 0xf7f32003
    eca4:	stmdacs	r0, {r4, r6, r8, r9, sl, fp, sp, lr, pc}
    eca8:	mcrge	4, 4, pc, cr15, cr15, {3}	; <UNPREDICTABLE>
    ecac:	ldrdeq	lr, [r0, -sp]
    ecb0:	tstcs	sl, #3620864	; 0x374000
    ecb4:	svclt	0x00084299
    ecb8:			; <UNDEFINED> instruction: 0xf47f4290
    ecbc:	ldmib	sp, {r1, r2, r7, r9, sl, fp, sp, pc}^
    ecc0:	ldmib	sp, {r3, r4, r8}^
    ecc4:	addsmi	r2, r9, #-939524096	; 0xc8000000
    ecc8:	addsmi	fp, r0, #6, 30
    eccc:	strcs	r2, [r0], #-1025	; 0xfffffbff
    ecd0:	ldrtmi	lr, [r9], -r6, ror #12
    ecd4:	andcs	r4, r3, sl, ror #12
    ecd8:	svc	0x0034f7f3
    ecdc:			; <UNDEFINED> instruction: 0xf47f2800
    ece0:	bge	6ba6b8 <funcstring@@Base+0x694e58>
    ece4:	andcs	r4, r3, r1, lsr r6
    ece8:	svc	0x002cf7f3
    ecec:			; <UNDEFINED> instruction: 0xf47f2800
    ecf0:	bls	53a6a8 <funcstring@@Base+0x514e48>
    ecf4:	addsmi	r9, sl, #47104	; 0xb800
    ecf8:	mcrge	6, 6, pc, cr9, cr15, {7}	; <UNPREDICTABLE>
    ecfc:	mcrge	4, 3, pc, cr5, cr15, {3}	; <UNPREDICTABLE>
    ed00:	blls	bf5d5c <funcstring@@Base+0xbd04fc>
    ed04:	svclt	0x00ac429c
    ed08:	strcs	r2, [r1], #-1024	; 0xfffffc00
    ed0c:	ldrtmi	lr, [r9], -r8, asr #12
    ed10:	andcs	r4, r3, sl, ror #12
    ed14:	svc	0x0016f7f3
    ed18:			; <UNDEFINED> instruction: 0xf47f2800
    ed1c:	bge	6ba67c <funcstring@@Base+0x694e1c>
    ed20:	andcs	r4, r3, r1, lsr r6
    ed24:	svc	0x000ef7f3
    ed28:			; <UNDEFINED> instruction: 0xf47f2800
    ed2c:	bls	53a66c <funcstring@@Base+0x514e0c>
    ed30:	addsmi	r9, sl, #47104	; 0xb800
    ed34:	mcrge	7, 5, pc, cr11, cr15, {1}	; <UNPREDICTABLE>
    ed38:	mcrge	4, 2, pc, cr7, cr15, {3}	; <UNPREDICTABLE>
    ed3c:	blls	bf5d98 <funcstring@@Base+0xbd0538>
    ed40:	svclt	0x00d4429c
    ed44:	strcs	r2, [r1], #-1024	; 0xfffffc00
    ed48:			; <UNDEFINED> instruction: 0xf7f3e62a
    ed4c:	stmdacs	r0, {r2, r4, r8, r9, sl, fp, sp, lr, pc}
    ed50:	mrcge	4, 1, APSR_nzcv, cr11, cr15, {3}
    ed54:			; <UNDEFINED> instruction: 0xf4039b1e
    ed58:			; <UNDEFINED> instruction: 0xf5a34370
    ed5c:	submi	r4, ip, #32, 2
    ed60:	ldr	r4, [sp], -ip, asr #2
    ed64:	stc	7, cr15, [r0, #972]!	; 0x3cc
    ed68:	ldmdavs	r8, {r2, r3, r8, fp, lr}
    ed6c:			; <UNDEFINED> instruction: 0xf7ff4479
    ed70:	stmdbmi	fp, {r0, r1, r2, r4, r5, r6, r8, sl, fp, ip, sp, lr, pc}
    ed74:	ldrbtmi	r6, [r9], #-2072	; 0xfffff7e8
    ed78:	ldc2l	7, cr15, [r2, #-1020]!	; 0xfffffc04
    ed7c:	andeq	r4, r1, r6, ror #7
    ed80:			; <UNDEFINED> instruction: 0x000001b0
    ed84:	andeq	r4, r1, r8, lsr sl
    ed88:	andeq	r4, r1, r8, lsl sl
    ed8c:	strdeq	r4, [r1], -r8
    ed90:	andeq	r4, r1, ip, ror #6
    ed94:			; <UNDEFINED> instruction: 0x000026b2
    ed98:	muleq	r0, r8, r5
    ed9c:			; <UNDEFINED> instruction: 0x000024b0
    eda0:	andeq	r2, r0, r6, lsr #9
    eda4:	mvnsmi	lr, sp, lsr #18
    eda8:	cdpmi	7, 1, cr2, cr3, cr0, {0}
    edac:	strcs	r4, [r1, #-1150]	; 0xfffffb82
    edb0:	rsbsvs	lr, r3, r2
    edb4:	stc2l	7, cr15, [r6, #-1020]!	; 0xfffffc04
    edb8:	ldc2	7, cr15, [r2, #1020]!	; 0x3fc
    edbc:			; <UNDEFINED> instruction: 0xf1046874
    edc0:	stmdacs	r0, {r2, fp}
    edc4:	svclt	0x00084640
    edc8:			; <UNDEFINED> instruction: 0xf7ff2500
    edcc:			; <UNDEFINED> instruction: 0xf104fd5b
    edd0:	stmdacs	r3!, {r3, r8, r9}
    edd4:	rscle	r4, ip, r8, lsl r6
    edd8:			; <UNDEFINED> instruction: 0x432f4640
    eddc:	ldc2l	7, cr15, [r2, #-1020]	; 0xfffffc04
    ede0:	tstle	r5, r4, lsr #16
    ede4:	andeq	pc, r8, r4, lsl #2
    ede8:			; <UNDEFINED> instruction: 0xf7ff6070
    edec:	ldrb	pc, [lr, fp, asr #26]	; <UNPREDICTABLE>
    edf0:	pop	{r3, r4, r5, r9, sl, lr}
    edf4:	svclt	0x000081f0
    edf8:	ldrdeq	r4, [r1], -r4	; <UNPREDICTABLE>
    edfc:	svcmi	0x00f8e92d
    ee00:	stmdavs	fp, {r0, r2, r3, r9, sl, lr}
    ee04:	ldmdavc	fp, {r2, r9, sl, lr}
    ee08:	subsle	r2, r2, fp, asr fp
    ee0c:	smladxcs	r1, r3, fp, r4
    ee10:	ldrdge	pc, [ip], #143	; 0x8f
    ee14:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
    ee18:			; <UNDEFINED> instruction: 0x601a44fa
    ee1c:	stccc	6, cr4, [r1], {161}	; 0xa1
    ee20:	strtmi	r2, [r8], r0, lsl #24
    ee24:	streq	pc, [r4, #-261]	; 0xfffffefb
    ee28:	stccs	13, cr13, [r3], {18}
    ee2c:	stccs	0, cr13, [r4], {19}
    ee30:	strtmi	sp, [r8], -r3, lsr #32
    ee34:	stc2	7, cr15, [r6, #-1020]!	; 0xfffffc04
    ee38:	ldrbtmi	r4, [ip], #-3114	; 0xfffff3d6
    ee3c:			; <UNDEFINED> instruction: 0xf7ff6065
    ee40:	stmdavs	r3!, {r0, r4, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
    ee44:	ldmdavs	r8, {r0, r1, r2, r6, lr}
    ee48:	ldmdavs	fp, {r4, r8, ip, sp, pc}^
    ee4c:	cmple	r0, r0, lsl #22
    ee50:	pop	{r3, r4, r5, r9, sl, lr}
    ee54:			; <UNDEFINED> instruction: 0xf8df8ff8
    ee58:			; <UNDEFINED> instruction: 0x4651b090
    ee5c:	ldrbtmi	r6, [fp], #2158	; 0x86e
    ee60:			; <UNDEFINED> instruction: 0xf85be002
    ee64:	cmplt	r1, r8, lsl #30
    ee68:			; <UNDEFINED> instruction: 0xf7f34630
    ee6c:	stmdacs	r0, {r4, r7, sl, fp, sp, lr, pc}
    ee70:			; <UNDEFINED> instruction: 0xf9bbd1f7
    ee74:	blcs	5ae94 <funcstring@@Base+0x35634>
    ee78:	stmdavs	fp!, {r0, r3, r5, ip, lr, pc}
    ee7c:	bcs	a2ceec <funcstring@@Base+0xa0768c>
    ee80:	ldmdavc	r9, {r1, r2, r8, ip, lr, pc}^
    ee84:			; <UNDEFINED> instruction: 0xf858b921
    ee88:	stmdavc	r8, {r2, r5, ip}
    ee8c:	andle	r2, r6, r9, lsr #16
    ee90:	bicle	r2, lr, r1, lsr #20
    ee94:	blcs	2d008 <funcstring@@Base+0x77a8>
    ee98:	ldrmi	sp, [pc], -fp, asr #3
    ee9c:	stmdavc	r9, {r1, r2, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}^
    eea0:	mvnsle	r2, r0, lsl #18
    eea4:	stmdbeq	r2, {r0, r3, r5, r7, r8, ip, sp, lr, pc}
    eea8:	eorne	pc, r9, r5, asr #16
    eeac:	streq	pc, [r8, #-264]	; 0xfffffef8
    eeb0:	mcrne	7, 2, lr, cr4, cr15, {5}
    eeb4:	eorcc	pc, r4, r1, asr r8	; <UNPREDICTABLE>
    eeb8:	blcs	176cf2c <funcstring@@Base+0x17476cc>
    eebc:	movwcs	fp, #3844	; 0xf04
    eec0:	eorcc	pc, r4, r1, asr #16
    eec4:	stmdami	r9, {r1, r5, r7, ip, lr, pc}
    eec8:			; <UNDEFINED> instruction: 0xf7f54478
    eecc:	eorcs	pc, r7, r9, ror #18
    eed0:	stmdbmi	r7, {r1, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    eed4:			; <UNDEFINED> instruction: 0xf7ff4479
    eed8:	svclt	0x0000fcc3
    eedc:	andeq	r4, r1, sl, ror #10
    eee0:	andeq	r2, r0, r8, ror #7
    eee4:	andeq	r4, r1, r6, asr #10
    eee8:	andeq	r3, r1, sl, lsl #19
    eeec:	andeq	r2, r0, r8, ror #6
    eef0:	andeq	r2, r0, r8, ror #6
    eef4:	mvnsmi	lr, #737280	; 0xb4000
    eef8:	stc	0, cr2, [sp, #-8]!
    eefc:			; <UNDEFINED> instruction: 0xf6488b04
    ef00:	bmi	fd012c <funcstring@@Base+0xfaa8cc>
    ef04:	streq	pc, [r8], #1736	; 0x6c8
    ef08:	ldrbtmi	r4, [sl], #-2878	; 0xfffff4c2
    ef0c:	ldrsbthi	pc, [r8], #143	; 0x8f	; <UNPREDICTABLE>
    ef10:	ldmpl	r3, {r0, r1, r4, r7, ip, sp, pc}^
    ef14:	ldmdavs	fp, {r3, r4, r5, r6, r7, sl, lr}
    ef18:			; <UNDEFINED> instruction: 0xf04f9311
    ef1c:			; <UNDEFINED> instruction: 0xf7f30300
    ef20:	strmi	lr, [r6], -sl, asr #25
    ef24:			; <UNDEFINED> instruction: 0xf7f3a80d
    ef28:	stmdals	sp, {r1, r3, r6, sl, fp, sp, lr, pc}
    ef2c:	bvs	fe44a750 <funcstring@@Base+0xfe424ef0>
    ef30:			; <UNDEFINED> instruction: 0x46319d10
    ef34:	stmdbvc	lr, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
    ef38:	blhi	ffa0aa20 <funcstring@@Base+0xff9e51c0>
    ef3c:	beq	fe44a760 <funcstring@@Base+0xfe424f00>
    ef40:	blvc	ffa0aa28 <funcstring@@Base+0xff9e51c8>
    ef44:	blls	24a968 <funcstring@@Base+0x225108>
    ef48:			; <UNDEFINED> instruction: 0xf83ef001
    ef4c:	bpl	fe44a770 <funcstring@@Base+0xfe424f10>
    ef50:	mrc	6, 5, r4, cr8, cr1, {1}
    ef54:			; <UNDEFINED> instruction: 0xee877be7
    ef58:	strmi	r6, [r3], -r8, lsl #22
    ef5c:	blx	fe120806 <funcstring@@Base+0xfe0fafa6>
    ef60:	ldrmi	r2, [sp], #-1283	; 0xfffffafd
    ef64:	bl	ff0d4ed8 <funcstring@@Base+0xff0af678>
    ef68:	cfstr32	mvfx1, [sp, #404]	; 0x194
    ef6c:			; <UNDEFINED> instruction: 0xf0016b0a
    ef70:	cdp	8, 0, cr15, cr7, cr11, {1}
    ef74:			; <UNDEFINED> instruction: 0xeeb89a90
    ef78:			; <UNDEFINED> instruction: 0xee866be7
    ef7c:	strmi	r7, [r3], -r8, lsl #22
    ef80:	blx	fe1208aa <funcstring@@Base+0xfe0fb04a>
    ef84:	ldrmi	r2, [r9], #-259	; 0xfffffefd
    ef88:	bl	ff0d4efc <funcstring@@Base+0xff0af69c>
    ef8c:	ldrtmi	r1, [r1], -r1, ror #6
    ef90:	stc	3, cr9, [sp, #32]
    ef94:			; <UNDEFINED> instruction: 0xf0017b06
    ef98:			; <UNDEFINED> instruction: 0x4631f817
    ef9c:	bvc	fe44a7c0 <funcstring@@Base+0xfe424f60>
    efa0:	blvc	ffa0aa88 <funcstring@@Base+0xff9e5228>
    efa4:	blvs	24a9c8 <funcstring@@Base+0x225168>
    efa8:	ldrtmi	r4, [r8], -r3, lsl #12
    efac:	strcs	pc, [r3, -r4, lsl #23]
    efb0:	ldrtmi	r1, [fp], #-2014	; 0xfffff822
    efb4:	cmnne	r3, #202752	; 0x31800
    efb8:	stc	3, cr9, [sp, #16]
    efbc:			; <UNDEFINED> instruction: 0xf0016b02
    efc0:	strtmi	pc, [r9], -r3, lsl #16
    efc4:	strbmi	r4, [r0], -r6, lsl #12
    efc8:	strcc	pc, [r6, #-2948]	; 0xfffff47c
    efcc:	blcs	68a120 <funcstring@@Base+0x6648c0>
    efd0:	stmibne	ip!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip}
    efd4:	strbtne	lr, [r4], #-3015	; 0xfffff439
    efd8:			; <UNDEFINED> instruction: 0xf7ff9400
    efdc:	bmi	30d048 <funcstring@@Base+0x2e77e8>
    efe0:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
    efe4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    efe8:	subsmi	r9, sl, r1, lsl fp
    efec:	andcs	sp, r0, r5, lsl #2
    eff0:	ldc	0, cr11, [sp], #76	; 0x4c
    eff4:	pop	{r2, r8, r9, fp, pc}
    eff8:			; <UNDEFINED> instruction: 0xf7f383f0
    effc:	svclt	0x0000ec56
    f000:	andeq	r3, r1, r6, lsl #28
    f004:			; <UNDEFINED> instruction: 0x000001b0
    f008:			; <UNDEFINED> instruction: 0x000023bc
    f00c:	andeq	r3, r1, lr, lsr #26
    f010:	stmdavs	fp, {r4, sl, ip, sp, pc}
    f014:	ldmdavc	sl, {r2, fp, sp, lr}
    f018:	addmi	r7, r2, #32, 16	; 0x200000
    f01c:	and	sp, sp, r6
    f020:	svceq	0x0001f814
    f024:	svccs	0x0001f813
    f028:			; <UNDEFINED> instruction: 0xd1074290
    f02c:	svclt	0x0018283d
    f030:	mvnsle	r2, r0, lsl #16
    f034:			; <UNDEFINED> instruction: 0xf85d1a80
    f038:	ldrbmi	r4, [r0, -r4, lsl #22]!
    f03c:	svclt	0x0008283d
    f040:	bcs	f57048 <funcstring@@Base+0xf317e8>
    f044:			; <UNDEFINED> instruction: 0xf85dd1f6
    f048:	ldrbmi	r4, [r0, -r4, lsl #22]!
    f04c:	stmdavs	r6, {r4, r5, r6, r7, sl, ip, sp, pc}
    f050:	stmdavc	pc, {r1, r2, r7, r8, ip, sp, pc}	; <UNPREDICTABLE>
    f054:	stmdavc	r3!, {r2, r4, r5, r7, fp, sp, lr}
    f058:			; <UNDEFINED> instruction: 0xd10d42bb
    f05c:	and	r4, r5, sp, lsl #12
    f060:	svccc	0x0001f814
    f064:	svccs	0x0001f815
    f068:			; <UNDEFINED> instruction: 0xd1064293
    f06c:	svclt	0x00182b3d
    f070:	mvnsle	r2, r0, lsl #22
    f074:			; <UNDEFINED> instruction: 0x4770bcf0
    f078:	blcs	f60968 <funcstring@@Base+0xf3b108>
    f07c:	bcs	f830ac <funcstring@@Base+0xf5d84c>
    f080:	andcs	fp, r0, #8, 30
    f084:	smlalsle	r4, r5, r3, r2
    f088:	ldmdavs	r6!, {r4, r5, r9, sl, lr}
    f08c:	mvnle	r2, r0, lsl #28
    f090:			; <UNDEFINED> instruction: 0x4770bcf0
    f094:	rscle	r2, sp, sp, lsr sl
    f098:	ldrb	r2, [r3, r0, lsl #6]!
    f09c:	ldrblt	r4, [r8, #2076]!	; 0x81c
    f0a0:	cfldrsmi	mvf4, [ip], {120}	; 0x78
    f0a4:	strne	pc, [r5, #580]!	; 0x244
    f0a8:	streq	pc, [r0, r0, lsl #2]
    f0ac:	ldrmi	pc, [sl, #-714]	; 0xfffffd36
    f0b0:			; <UNDEFINED> instruction: 0x2627447c
    f0b4:	stmdavc	fp, {r0, r7, fp, sp, lr}
    f0b8:	svclt	0x00182b3d
    f0bc:	b	13d9cc4 <funcstring@@Base+0x13b4464>
    f0c0:	andle	r1, r6, r3, lsl #4
    f0c4:			; <UNDEFINED> instruction: 0xf811441a
    f0c8:	blcs	1ecd4 <basesyntax@@Base+0xd1b8>
    f0cc:	blcs	f7ed34 <funcstring@@Base+0xf594d4>
    f0d0:	blx	fe9838ba <funcstring@@Base+0xfe95e05a>
    f0d4:	bne	ff453ce4 <funcstring@@Base+0xff42e484>
    f0d8:	cmpeq	r1, #3072	; 0xc00
    f0dc:	blx	191652 <funcstring@@Base+0x16bdf2>
    f0e0:			; <UNDEFINED> instruction: 0xf8542313
    f0e4:			; <UNDEFINED> instruction: 0xf8442023
    f0e8:	andscc	r0, r0, r3, lsr #32
    f0ec:	ldccs	8, cr15, [r0], {64}	; 0x40
    f0f0:	ldrhle	r4, [pc, #40]	; f120 <strspn@plt+0xc594>
    f0f4:	stc	7, cr15, [lr], {243}	; 0xf3
    f0f8:	blmi	1fb5c0 <funcstring@@Base+0x1d5d60>
    f0fc:	movwcc	r4, #33915	; 0x847b
    f100:	ldrbtmi	r4, [sl], #-2566	; 0xfffff5fa
    f104:	cfldrdlt	mvd6, [r8, #588]!	; 0x24c
    f108:	ldrbtmi	r4, [fp], #-2821	; 0xfffff4fb
    f10c:	svclt	0x0000e7f8
    f110:	andeq	r3, r1, r8, ror #31
    f114:	ldrdeq	r4, [r1], -r8
    f118:	andeq	r2, r0, r8, asr r2
    f11c:	andeq	r3, r1, r6, lsl #31
    f120:	andeq	r2, r0, sl, asr #4
    f124:			; <UNDEFINED> instruction: 0xf7f3b508
    f128:	teqlt	r0, r6	; <illegal shifter operand>
    f12c:	ldrbtmi	r4, [fp], #-2820	; 0xfffff4fc
    f130:	bmi	11bd58 <funcstring@@Base+0xf64f8>
    f134:	ldrvs	r4, [r3], #1146	; 0x47a
    f138:	blmi	fe560 <funcstring@@Base+0xd8d00>
    f13c:			; <UNDEFINED> instruction: 0xe7f8447b
    f140:	andeq	r2, r0, r6, lsr #4
    f144:	andeq	r3, r1, r4, asr pc
    f148:	andeq	r2, r0, r8, lsl r2
    f14c:	mvnsmi	lr, sp, lsr #18
    f150:	stmdavc	r3, {r0, r2, r9, sl, lr}
    f154:	cdpmi	0, 4, cr11, cr11, cr2, {4}
    f158:	svclt	0x00182b3d
    f15c:	ldrbtmi	r2, [lr], #-2816	; 0xfffff500
    f160:	andne	lr, r3, #323584	; 0x4f000
    f164:	strmi	sp, [r4], -r7
    f168:			; <UNDEFINED> instruction: 0xf814441a
    f16c:	blcs	1ed78 <basesyntax@@Base+0xd25c>
    f170:	blcs	f7edd8 <funcstring@@Base+0xf59578>
    f174:	vand	<illegal reg q14.5>, q10, q12
    f178:	vsubw.s8	<illegal reg q8.5>, q13, d21
    f17c:	stmdami	r2, {r1, r3, r4, r8, r9, lr}^
    f180:	movwmi	pc, #11171	; 0x2ba3	; <UNPREDICTABLE>
    f184:			; <UNDEFINED> instruction: 0x26275834
    f188:	blvc	915cd0 <funcstring@@Base+0x8f0470>
    f18c:	cmpeq	r0, #3072	; 0xc00
    f190:			; <UNDEFINED> instruction: 0xf004483e
    f194:	ldmdbeq	fp, {r0, sl}^
    f198:	movwmi	r4, #50296	; 0xc478
    f19c:	blx	1a0a4a <funcstring@@Base+0x17b1ea>
    f1a0:	bl	179f4 <basesyntax@@Base+0x5ed8>
    f1a4:			; <UNDEFINED> instruction: 0xf7ff0082
    f1a8:	stmdavs	r6, {r0, r4, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    f1ac:	tstlt	r6, #7340032	; 0x700000
    f1b0:			; <UNDEFINED> instruction: 0x079a6873
    f1b4:			; <UNDEFINED> instruction: 0x0621d454
    f1b8:			; <UNDEFINED> instruction: 0xf8d6d419
    f1bc:			; <UNDEFINED> instruction: 0xf1b8800c
    f1c0:	andle	r0, r1, r0, lsl #30
    f1c4:	strle	r0, [lr, #-1634]!	; 0xfffff99e
    f1c8:	svceq	0x0018f013
    f1cc:			; <UNDEFINED> instruction: 0xf004d035
    f1d0:			; <UNDEFINED> instruction: 0xf0030227
    f1d4:	movwmi	r0, #41220	; 0xa104
    f1d8:	svclt	0x001c2a20
    f1dc:	orrsvc	pc, ip, #587202560	; 0x23000000
    f1e0:	eorle	r4, pc, ip, lsl r3	; <UNPREDICTABLE>
    f1e4:	svcvc	0x008cf414
    f1e8:	stmib	r6, {r3, r4, ip, lr, pc}^
    f1ec:	ldrtmi	r4, [r0], -r1, lsl #10
    f1f0:	pop	{r1, ip, sp, pc}
    f1f4:			; <UNDEFINED> instruction: 0xf01481f0
    f1f8:	mvnsle	r0, r0, lsl #17
    f1fc:	msreq	CPSR_sxc, #4
    f200:	eorle	r2, r4, r0, lsr #22
    f204:			; <UNDEFINED> instruction: 0xf7fa2010
    f208:	ldmdavs	fp!, {r0, r4, r6, r8, sl, fp, ip, sp, lr, pc}
    f20c:	svcvc	0x008cf414
    f210:	andhi	pc, ip, r0, asr #17
    f214:	andvs	r4, r3, r6, lsl #12
    f218:	mvnle	r6, r8, lsr r0
    f21c:			; <UNDEFINED> instruction: 0xf7fa4628
    f220:			; <UNDEFINED> instruction: 0x4605fd5d
    f224:	teqcs	sp, r1, ror #15
    f228:			; <UNDEFINED> instruction: 0xf7f34628
    f22c:	strdcc	lr, [r1], -r2
    f230:	ldmdavs	r3!, {r6, r7, r8, r9, sl, lr}^
    f234:	svceq	0x0018f013
    f238:	ldmvs	r0!, {r0, r3, r6, r7, r8, ip, lr, pc}
    f23c:	b	ffc4d210 <funcstring@@Base+0xffc279b0>
    f240:			; <UNDEFINED> instruction: 0xe7c46873
    f244:			; <UNDEFINED> instruction: 0x46306833
    f248:			; <UNDEFINED> instruction: 0xf7f3603b
    f24c:	vst1.64	{d14-d15}, [r4 :128], sl
    f250:			; <UNDEFINED> instruction: 0xf5b4748c
    f254:	bicle	r7, sl, r0, lsl #31
    f258:			; <UNDEFINED> instruction: 0xf7f34628
    f25c:	strb	lr, [r6, r2, ror #21]
    f260:	strle	r0, [fp], #-1504	; 0xfffffa20
    f264:	teqcs	sp, r2	; <illegal shifter operand>
    f268:	andls	r4, r1, #16, 12	; 0x1000000
    f26c:	b	ff44d240 <funcstring@@Base+0xff4279e0>
    f270:	bne	fe075a7c <funcstring@@Base+0xfe05021c>
    f274:	ldrbtmi	r4, [r8], #-2054	; 0xfffff7fa
    f278:			; <UNDEFINED> instruction: 0xff92f7f4
    f27c:			; <UNDEFINED> instruction: 0xf7f34628
    f280:	ubfx	lr, r0, #21, #16
    f284:			; <UNDEFINED> instruction: 0x00013bb2
    f288:	andeq	r0, r0, r0, asr #3
    f28c:	strdeq	r4, [r1], -r0
    f290:	andeq	r2, r0, sl, ror r0
    f294:	svcmi	0x00f0e92d
    f298:	strmi	fp, [r8], r3, lsl #1
    f29c:	pkhbtmi	r4, r2, r5, lsl #12
    f2a0:			; <UNDEFINED> instruction: 0xf978f7fc
    f2a4:	svcmi	0x002b213d
    f2a8:			; <UNDEFINED> instruction: 0x4604447f
    f2ac:	b	fec4d280 <funcstring@@Base+0xfec27a20>
    f2b0:	bleq	2ca178 <funcstring@@Base+0x2a4918>
    f2b4:	movwcs	fp, #7948	; 0x1f0c
    f2b8:	addmi	r2, r4, #0, 6
    f2bc:	ldrmi	fp, [r8], -ip, lsl #30
    f2c0:	andeq	pc, r1, r3, asr #32
    f2c4:	teqle	pc, r0, lsl #16
    f2c8:	svceq	0x0000f1b8
    f2cc:			; <UNDEFINED> instruction: 0x4640d031
    f2d0:	bl	fe74d2a4 <funcstring@@Base+0xfe727a44>
    f2d4:	blmi	820ce0 <funcstring@@Base+0x7fb480>
    f2d8:	stmdavs	r3!, {r2, r3, r4, r5, r6, r7, fp, ip, lr}
    f2dc:	eorvs	r3, r3, r1, lsl #6
    f2e0:	andeq	pc, r2, fp, lsl #2
    f2e4:			; <UNDEFINED> instruction: 0xf7fa4448
    f2e8:	ldrbmi	pc, [sl], -r1, ror #25	; <UNPREDICTABLE>
    f2ec:			; <UNDEFINED> instruction: 0x46064651
    f2f0:	bl	1a4d2c4 <funcstring@@Base+0x1a27a64>
    f2f4:			; <UNDEFINED> instruction: 0xf1b84603
    f2f8:	andle	r0, r8, r0, lsl #30
    f2fc:			; <UNDEFINED> instruction: 0x464a203d
    f300:	bleq	8d314 <funcstring@@Base+0x67ab4>
    f304:	ldrmi	r4, [r8], -r1, asr #12
    f308:	bl	174d2dc <funcstring@@Base+0x1727a7c>
    f30c:	andcs	r4, r0, #3145728	; 0x300000
    f310:	orrvc	pc, r0, r5, asr #8
    f314:	andsvc	r4, sl, r0, lsr r6
    f318:			; <UNDEFINED> instruction: 0xff18f7ff
    f31c:	blcc	693b0 <funcstring@@Base+0x43b50>
    f320:	ldmdblt	fp, {r0, r1, r5, sp, lr}
    f324:	ldmpl	fp!, {r0, r2, r3, r8, r9, fp, lr}^
    f328:	ldmdblt	r3!, {r0, r1, r3, r4, fp, sp, lr}
    f32c:	pop	{r0, r1, ip, sp, pc}
    f330:			; <UNDEFINED> instruction: 0xf0458ff0
    f334:	strbmi	r0, [r1], r0, lsr #10
    f338:	andls	lr, r1, sp, asr #15
    f33c:			; <UNDEFINED> instruction: 0xff06f7f4
    f340:	andlt	r9, r3, r1, lsl #16
    f344:	svchi	0x00f0e8bd
    f348:	ldrbmi	r4, [r2], -r5, lsl #16
    f34c:	ldrbtmi	r4, [r8], #-1625	; 0xfffff9a7
    f350:			; <UNDEFINED> instruction: 0xff26f7f4
    f354:	andeq	r3, r1, r8, ror #20
    f358:	andeq	r0, r0, r4, lsr #4
    f35c:	andeq	r0, r0, r8, lsl #5
    f360:			; <UNDEFINED> instruction: 0x00001fb6
    f364:	strdlt	fp, [sp], r0
    f368:	ldrsbgt	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    f36c:	movwls	r4, #5661	; 0x161d
    f370:	blmi	4fa384 <funcstring@@Base+0x4d4b24>
    f374:	andls	r4, r0, #252, 8	; 0xfc000000
    f378:	bmi	4a0bd8 <funcstring@@Base+0x47b378>
    f37c:			; <UNDEFINED> instruction: 0xf85c4607
    f380:			; <UNDEFINED> instruction: 0x21203003
    f384:			; <UNDEFINED> instruction: 0x4620447a
    f388:	movwls	r6, #47131	; 0xb81b
    f38c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    f390:	ldc2	7, cr15, [r6], #1016	; 0x3f8
    f394:			; <UNDEFINED> instruction: 0x46219a12
    f398:			; <UNDEFINED> instruction: 0xf7ff4638
    f39c:	bmi	2cf190 <funcstring@@Base+0x2a9930>
    f3a0:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    f3a4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    f3a8:	subsmi	r9, sl, fp, lsl #22
    f3ac:	ldrtmi	sp, [r0], -r3, lsl #2
    f3b0:	andlt	r4, sp, r9, lsr #12
    f3b4:			; <UNDEFINED> instruction: 0xf7f3bdf0
    f3b8:	svclt	0x0000ea78
    f3bc:	muleq	r1, ip, r9
    f3c0:			; <UNDEFINED> instruction: 0x000001b0
    f3c4:	andeq	r1, r0, r8, asr #7
    f3c8:	andeq	r3, r1, lr, ror #18
    f3cc:	svcmi	0x000fb5f8
    f3d0:			; <UNDEFINED> instruction: 0xb1a8447f
    f3d4:	strmi	r4, [sp], -lr, lsl #22
    f3d8:	ldmpl	lr!, {r2, r9, sl, lr}^
    f3dc:	movwcc	r6, #6195	; 0x1833
    f3e0:	stmdavs	r0!, {r0, r1, r4, r5, sp, lr}^
    f3e4:			; <UNDEFINED> instruction: 0xf7ff4629
    f3e8:	stmdavs	r4!, {r0, r4, r5, r7, r9, sl, fp, ip, sp, lr, pc}
    f3ec:	mvnsle	r2, r0, lsl #24
    f3f0:	blcc	694c4 <funcstring@@Base+0x43c64>
    f3f4:	ldmdblt	fp, {r0, r1, r4, r5, sp, lr}
    f3f8:	ldmpl	fp!, {r1, r2, r8, r9, fp, lr}^
    f3fc:	stmdblt	r3, {r0, r1, r3, r4, fp, sp, lr}
    f400:	pop	{r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    f404:			; <UNDEFINED> instruction: 0xf7f440f8
    f408:	svclt	0x0000bea1
    f40c:	andeq	r3, r1, r0, asr #18
    f410:	andeq	r0, r0, r4, lsr #4
    f414:	andeq	r0, r0, r8, lsl #5
    f418:			; <UNDEFINED> instruction: 0x4601b538
    f41c:	blcs	f6d430 <funcstring@@Base+0xf47bd0>
    f420:	blcs	3f088 <funcstring@@Base+0x19828>
    f424:	andne	lr, r3, #323584	; 0x4f000
    f428:	strmi	sp, [r4], -r7
    f42c:			; <UNDEFINED> instruction: 0xf814441a
    f430:	blcs	1f03c <basesyntax@@Base+0xd520>
    f434:	blcs	f7f09c <funcstring@@Base+0xf5983c>
    f438:	vand	<illegal reg q14.5>, q10, q12
    f43c:	vsubw.s8	<illegal reg q8.5>, q13, d21
    f440:	strtcs	r4, [r7], #-794	; 0xfffffce6
    f444:	movweq	pc, #11171	; 0x2ba3	; <UNPREDICTABLE>
    f448:	bne	ff561480 <funcstring@@Base+0xff53bc20>
    f44c:	bl	e0634 <funcstring@@Base+0xbadd4>
    f450:	ldmdbeq	fp, {r0, r2, r4, r6, r8, r9}^
    f454:	andscs	pc, r3, #4, 22	; 0x1000
    f458:	addeq	lr, r2, r0, lsl #22
    f45c:	ldc2l	7, cr15, [r6, #1020]!	; 0x3fc
    f460:	cmplt	r8, r0, lsl #16
    f464:	ldreq	r6, [fp], r3, asr #16
    f468:	andcs	fp, r0, r8, asr #30
    f46c:	stmvs	r0, {r2, sl, ip, lr, pc}
    f470:			; <UNDEFINED> instruction: 0xf7f3213d
    f474:	andcc	lr, r1, lr, asr #19
    f478:	svclt	0x0000bd38
    f47c:	andeq	r3, r1, ip, lsr pc
    f480:			; <UNDEFINED> instruction: 0xf7ffb508
    f484:	blmi	20f3b0 <funcstring@@Base+0x1e9b50>
    f488:			; <UNDEFINED> instruction: 0xb120447b
    f48c:			; <UNDEFINED> instruction: 0x4008e8bd
    f490:			; <UNDEFINED> instruction: 0xf7fb2100
    f494:	bmi	13dd48 <funcstring@@Base+0x1184e8>
    f498:	ldmpl	r8, {r8, sp}
    f49c:			; <UNDEFINED> instruction: 0x4008e8bd
    f4a0:	blt	94d494 <funcstring@@Base+0x927c34>
    f4a4:	andeq	r3, r1, r8, lsl #17
    f4a8:	andeq	r0, r0, r8, ror #5
    f4ac:	svcmi	0x00f8e92d
    f4b0:	blmi	820ccc <funcstring@@Base+0x7fb46c>
    f4b4:	stmdami	r0!, {r0, r1, r2, r4, r9, sl, lr}
    f4b8:	streq	lr, [r1], -r5, asr #20
    f4bc:	ldrbtmi	r4, [fp], #-3103	; 0xfffff3e1
    f4c0:	ldrsbtlt	pc, [ip], #-143	; 0xffffff71	; <UNPREDICTABLE>
    f4c4:	andge	pc, r0, r3, asr r8	; <UNPREDICTABLE>
    f4c8:	andhi	pc, r4, r3, asr r8	; <UNPREDICTABLE>
    f4cc:			; <UNDEFINED> instruction: 0xf1ab44fb
    f4d0:			; <UNDEFINED> instruction: 0xf10b0904
    f4d4:			; <UNDEFINED> instruction: 0xf8da0b98
    f4d8:			; <UNDEFINED> instruction: 0xf8d82000
    f4dc:			; <UNDEFINED> instruction: 0xf8590000
    f4e0:	ldmdblt	r4, {r2, r8, r9, sl, fp, lr}
    f4e4:	stmdavs	r4!, {r0, r1, r2, r3, sp, lr, pc}
    f4e8:	stmdavs	r3!, {r2, r3, r5, r6, r8, ip, sp, pc}^
    f4ec:	adcmi	r4, fp, #51	; 0x33
    f4f0:	addsmi	sp, r0, #1073741886	; 0x4000003e
    f4f4:	stmiavs	r3!, {r0, r1, r2, r4, ip, lr, pc}
    f4f8:			; <UNDEFINED> instruction: 0xf8406824
    f4fc:			; <UNDEFINED> instruction: 0xf8da3b04
    f500:	stccs	0, cr2, [r0], {-0}
    f504:	ldrbmi	sp, [r9, #497]	; 0x1f1
    f508:	addmi	sp, r2, #1073741882	; 0x4000003a
    f50c:	tstlt	r7, lr
    f510:	movwcs	r6, #56	; 0x38
    f514:	blcc	14d61c <funcstring@@Base+0x127dbc>
    f518:	ldrdcc	pc, [r0], -r8
    f51c:	pop	{r6, r7, r9, fp, ip}
    f520:			; <UNDEFINED> instruction: 0xf7fa4ff8
    f524:			; <UNDEFINED> instruction: 0xf7fabbe7
    f528:	strb	pc, [r4, fp, lsr #26]!	; <UNPREDICTABLE>
    f52c:	stc2	7, cr15, [r8, #-1000]!	; 0xfffffc18
    f530:	svclt	0x0000e7ed
    f534:	andeq	r3, r1, r2, asr r8
    f538:	strdeq	r0, [r0], -ip
    f53c:	andeq	r0, r0, ip, lsl #3
    f540:			; <UNDEFINED> instruction: 0x00013ebc
    f544:	ldrbmi	lr, [r0, sp, lsr #18]!
    f548:	stcmi	6, cr4, [sl], #-44	; 0xffffffd4
    f54c:	ldrmi	r4, [r8], -r7, lsl #12
    f550:	ldrbtmi	r4, [ip], #-2857	; 0xfffff4d7
    f554:	ldrmi	fp, [r1], -r4, lsl #1
    f558:	stmiapl	r3!, {r1, r9, fp, sp, pc}^
    f55c:			; <UNDEFINED> instruction: 0xf8df46b8
    f560:	ldmdavs	fp, {r2, r3, r4, r7, sp, pc}
    f564:			; <UNDEFINED> instruction: 0xf04f9303
    f568:			; <UNDEFINED> instruction: 0xf7ff0300
    f56c:	stmdbls	r2, {r0, r1, r2, r3, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    f570:	blmi	8d7d88 <funcstring@@Base+0x8b2528>
    f574:	ldrbtmi	r4, [fp], #-1274	; 0xfffffb06
    f578:	strmi	r1, [r6], -r9, lsl #20
    f57c:			; <UNDEFINED> instruction: 0xf7f31089
    f580:	ldmdavc	fp!, {r4, r6, r7, r9, fp, sp, lr, pc}
    f584:	blmi	7fb9d8 <funcstring@@Base+0x7d6178>
    f588:	andhi	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    f58c:			; <UNDEFINED> instruction: 0xf8df9b02
    f590:	addsmi	r9, lr, #120	; 0x78
    f594:	movwle	r4, #58617	; 0xe4f9
    f598:	blmi	747618 <funcstring@@Base+0x721db8>
    f59c:	andeq	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    f5a0:	andls	r1, r1, r3, ror #22
    f5a4:	ldrtmi	r4, [r9], -r2, asr #12
    f5a8:	strls	r4, [r0, #-1608]	; 0xfffff9b8
    f5ac:	ldc2	7, cr15, [r0, #-1016]!	; 0xfffffc08
    f5b0:	adcsmi	r9, r3, #2048	; 0x800
    f5b4:			; <UNDEFINED> instruction: 0xf856d910
    f5b8:	teqcs	sp, r4, lsl #22
    f5bc:			; <UNDEFINED> instruction: 0xf7f34628
    f5c0:	stmdavc	r3, {r3, r5, r8, fp, sp, lr, pc}
    f5c4:	blcs	20ddc <basesyntax@@Base+0xf2c0>
    f5c8:	strcc	sp, [r1], #-231	; 0xffffff19
    f5cc:			; <UNDEFINED> instruction: 0xf7fb4620
    f5d0:			; <UNDEFINED> instruction: 0xf856f9f5
    f5d4:	strb	r5, [r3, r4, lsl #24]!
    f5d8:	blmi	1e1e14 <funcstring@@Base+0x1bc5b4>
    f5dc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    f5e0:	blls	e9650 <funcstring@@Base+0xc3df0>
    f5e4:	qaddle	r4, sl, r3
    f5e8:	andlt	r2, r4, r0
    f5ec:			; <UNDEFINED> instruction: 0x87f0e8bd
    f5f0:	ldmdb	sl, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    f5f4:			; <UNDEFINED> instruction: 0x000137be
    f5f8:			; <UNDEFINED> instruction: 0x000001b0
    f5fc:	muleq	r1, ip, r7
    f600:			; <UNDEFINED> instruction: 0xfffffa97
    f604:	andeq	r0, r0, r0, lsl #4
    f608:	andeq	r1, r0, r8, lsl #27
    f60c:	andeq	r0, r0, r8, ror #5
    f610:	andeq	r3, r1, r4, lsr r7
    f614:	push	{r0, r1, r3, fp, sp, lr}
    f618:			; <UNDEFINED> instruction: 0x460e41f0
    f61c:	stmdami	sp!, {r0, r1, r3, r4, fp, ip, sp, lr}
    f620:			; <UNDEFINED> instruction: 0x4c2d2b72
    f624:	svclt	0x000c4478
    f628:	strcs	r2, [r1, #-1282]	; 0xfffffafe
    f62c:	mrc2	7, 6, pc, cr4, cr11, {7}
    f630:	ldmdacs	r0!, {r2, r3, r4, r5, r6, sl, lr}^
    f634:	blmi	a83754 <funcstring@@Base+0xa5def4>
    f638:	ldmdavs	ip, {r0, r1, r5, r6, r7, fp, ip, lr}
    f63c:	svccs	0x00006827
    f640:			; <UNDEFINED> instruction: 0xf8dfd040
    f644:	vqadd.s8	d24, d20, d12
    f648:	vsubhn.i16	d17, q13, <illegal reg q10.5>
    f64c:	ldrbtmi	r4, [r8], #1562	; 0x61a
    f650:	ldrtmi	lr, [r8], -r6
    f654:			; <UNDEFINED> instruction: 0xf7ff462a
    f658:			; <UNDEFINED> instruction: 0xf854fe1d
    f65c:	cmnlt	r7, #4, 30
    f660:			; <UNDEFINED> instruction: 0x4638213d
    f664:	ldmib	r8, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    f668:	stmdacs	r0, {r0, r6, sl, fp, ip}
    f66c:	ldmdavc	fp!, {r0, r4, r5, r6, r7, r8, ip, lr, pc}
    f670:	svclt	0x00182b00
    f674:	b	13da370 <funcstring@@Base+0x13b4b10>
    f678:	andle	r1, r7, r3
    f67c:	ldrmi	r4, [r8], #-1594	; 0xfffff9c6
    f680:	svccc	0x0001f812
    f684:	svclt	0x00182b00
    f688:	mvnsle	r2, sp, lsr fp
    f68c:	movwcs	pc, #2982	; 0xba6	; <UNPREDICTABLE>
    f690:	ldrtmi	r2, [r9], -r7, lsr #4
    f694:			; <UNDEFINED> instruction: 0x0c03eba0
    f698:	cmpeq	ip, #3072	; 0xc00
    f69c:	blx	91c12 <funcstring@@Base+0x6c3b2>
    f6a0:	bl	20f6f4 <funcstring@@Base+0x1e9e94>
    f6a4:			; <UNDEFINED> instruction: 0xf7ff0080
    f6a8:	stmdavs	r1, {r0, r4, r6, r7, sl, fp, ip, sp, lr, pc}
    f6ac:	sbcsle	r2, r0, r0, lsl #18
    f6b0:	svcvc	0x0004f854
    f6b4:			; <UNDEFINED> instruction: 0x432b684b
    f6b8:	svccs	0x0000604b
    f6bc:	ldrdcs	sp, [r0], -r0
    f6c0:	ldrhhi	lr, [r0, #141]!	; 0x8d
    f6c4:			; <UNDEFINED> instruction: 0x46296830
    f6c8:			; <UNDEFINED> instruction: 0xf7ff2200
    f6cc:	andcs	pc, r0, fp, lsr pc	; <UNPREDICTABLE>
    f6d0:	ldrhhi	lr, [r0, #141]!	; 0x8d
    f6d4:	andeq	r1, r0, r4, lsl #26
    f6d8:	andeq	r3, r1, r0, ror #13
    f6dc:	andeq	r0, r0, r4, asr #3
    f6e0:	andeq	r3, r1, sl, lsr sp
    f6e4:	mvnsmi	lr, sp, lsr #18
    f6e8:	svcmi	0x00454680
    f6ec:	ldrbtmi	r4, [pc], #-2885	; f6f4 <strspn@plt+0xcb68>
    f6f0:	ldmdavs	r3!, {r1, r2, r3, r4, r5, r6, r7, fp, ip, lr}
    f6f4:	eorsvs	r3, r3, r1, lsl #6
    f6f8:			; <UNDEFINED> instruction: 0xf7fa2010
    f6fc:			; <UNDEFINED> instruction: 0xf898fad7
    f700:	bcs	b57708 <funcstring@@Base+0xb31ea8>
    f704:	suble	r4, sl, r5, lsl #12
    f708:	svclt	0x00182a3d
    f70c:	b	13d9f14 <funcstring@@Base+0x13b46b4>
    f710:	andle	r1, ip, r2, lsl #8
    f714:	mulcc	r1, r8, r8
    f718:	tsteq	r1, r8, lsl #2	; <UNPREDICTABLE>
    f71c:			; <UNDEFINED> instruction: 0xf811e001
    f720:	blcs	1f32c <basesyntax@@Base+0xd810>
    f724:	blcs	f7f38c <funcstring@@Base+0xf59b2c>
    f728:			; <UNDEFINED> instruction: 0x461a4414
    f72c:	vand	<illegal reg q14.5>, q10, <illegal reg q11.5>
    f730:	vsubw.s8	<illegal reg q8.5>, q13, d21
    f734:	eorcs	r4, r7, #1744830464	; 0x68000000
    f738:	blx	fe8e180e <funcstring@@Base+0xfe8bbfae>
    f73c:	ldrbtmi	r1, [r8], #-772	; 0xfffffcfc
    f740:	bl	d62cc <funcstring@@Base+0xb0a6c>
    f744:			; <UNDEFINED> instruction: 0x46410351
    f748:	blx	91cbe <funcstring@@Base+0x6c45e>
    f74c:	bl	207a0 <basesyntax@@Base+0xec84>
    f750:			; <UNDEFINED> instruction: 0xf7ff0084
    f754:	teqcs	sp, fp, ror ip	; <UNPREDICTABLE>
    f758:	strbmi	r6, [r0], -r4, lsl #16
    f75c:	ldmdb	ip, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    f760:	eorsle	r2, r8, r0, lsl #24
    f764:	andcc	lr, r1, #212, 18	; 0x350000
    f768:			; <UNDEFINED> instruction: 0xf04360ea
    f76c:	adcvs	r0, fp, ip, lsl #4
    f770:	tstlt	r8, r2, rrx
    f774:	tstcs	r0, r0, asr #12
    f778:	stc2l	7, cr15, [r8], #1020	; 0x3fc
    f77c:	rsbvs	r4, ip, r3, lsr #22
    f780:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    f784:	eorvs	r6, sl, sl, asr r8
    f788:	ldmdavs	r3!, {r0, r2, r3, r4, r6, sp, lr}
    f78c:	eorsvs	r3, r3, r1, lsl #22
    f790:	blmi	7fdc04 <funcstring@@Base+0x7d83a4>
    f794:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    f798:	pop	{r0, r1, r4, r5, r8, r9, fp, ip, sp, pc}
    f79c:			; <UNDEFINED> instruction: 0xf89881f0
    f7a0:	vst4.8	{d19-d22}, [pc], r1
    f7a4:	blcs	2c87c <funcstring@@Base+0x701c>
    f7a8:			; <UNDEFINED> instruction: 0x2012d1b6
    f7ac:			; <UNDEFINED> instruction: 0xf7fa461c
    f7b0:	blmi	64e1ac <funcstring@@Base+0x62894c>
    f7b4:			; <UNDEFINED> instruction: 0xf8d358fb
    f7b8:			; <UNDEFINED> instruction: 0xf8d3e000
    f7bc:	ldmvs	r9, {r2, lr, pc}
    f7c0:			; <UNDEFINED> instruction: 0xf8c068da
    f7c4:			; <UNDEFINED> instruction: 0xf8c0e000
    f7c8:	addvs	ip, r1, r4
    f7cc:	bhi	6e7adc <funcstring@@Base+0x6c227c>
    f7d0:	rscvs	r8, r8, r3, lsl #4
    f7d4:	ldrsblt	lr, [r8, #-114]	; 0xffffff8e
    f7d8:	tstcs	r4, r0, asr #12
    f7dc:	ldc2	7, cr15, [r6], #1020	; 0x3fc
    f7e0:			; <UNDEFINED> instruction: 0x23204604
    f7e4:	strb	r6, [r9, fp, lsr #1]
    f7e8:	ldrhmi	lr, [r0, #141]!	; 0x8d
    f7ec:	stclt	7, cr15, [lr], #976	; 0x3d0
    f7f0:	strbmi	r4, [r0], -r1, lsr #12
    f7f4:			; <UNDEFINED> instruction: 0xf7ff2204
    f7f8:	strmi	pc, [r4], -sp, asr #26
    f7fc:	svclt	0x0000e7f1
    f800:	andeq	r3, r1, r2, lsr #12
    f804:	andeq	r0, r0, r4, lsr #4
    f808:	andeq	r3, r1, sl, asr #24
    f80c:	andeq	r0, r0, r0, ror #4
    f810:	andeq	r0, r0, r8, lsl #5
    f814:	andeq	r0, r0, r0, asr #3
    f818:	bmi	362450 <funcstring@@Base+0x33cbf0>
    f81c:	ldrlt	r4, [r0, #-1147]	; 0xfffffb85
    f820:	ldmdavs	r2, {r1, r3, r4, r7, fp, ip, lr}
    f824:	bmi	2fbdd4 <funcstring@@Base+0x2d6574>
    f828:	ldmdavs	ip, {r0, r1, r3, r4, r7, fp, ip, lr}
    f82c:	bleq	14d984 <funcstring@@Base+0x128124>
    f830:			; <UNDEFINED> instruction: 0xf7ffb128
    f834:			; <UNDEFINED> instruction: 0xf854ff57
    f838:	stmdacs	r0, {r2, r8, r9, fp}
    f83c:	strdcs	sp, [r0], -r9
    f840:	stmdami	r5, {r4, r8, sl, fp, ip, sp, pc}
    f844:			; <UNDEFINED> instruction: 0xf7f44478
    f848:	svclt	0x0000fcab
    f84c:	strdeq	r3, [r1], -r4
    f850:	andeq	r0, r0, r0, ror #4
    f854:	andeq	r0, r0, r4, asr #3
    f858:	andeq	r1, r0, r8, ror #21
    f85c:	ldrbmi	lr, [r0, sp, lsr #18]!
    f860:	svcmi	0x00494606
    f864:	ldrbtmi	r4, [pc], #-2889	; f86c <strspn@plt+0xcce0>
    f868:	andhi	pc, r3, r7, asr r8	; <UNPREDICTABLE>
    f86c:	ldrdcc	pc, [r0], -r8
    f870:			; <UNDEFINED> instruction: 0xf8c83301
    f874:	blmi	119b87c <funcstring@@Base+0x117601c>
    f878:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    f87c:	stmdbcs	r0, {r4, r6, r7, r8, fp, sp, lr, pc}
    f880:			; <UNDEFINED> instruction: 0xf7f2601a
    f884:			; <UNDEFINED> instruction: 0xf1b9efce
    f888:	tstle	ip, r0, lsl #30
    f88c:	stmiavs	r3!, {r1, r2, r3, r4, r5, sp, lr, pc}
    f890:	andle	r2, r8, r0, lsr #22
    f894:	stmiavs	sl!, {r5, r6, r7, fp, sp, lr}
    f898:	svclt	0x00084282
    f89c:	andle	r2, r3, ip, lsl #2
    f8a0:	svceq	0x0018f013
    f8a4:	tstcs	r4, r7, rrx
    f8a8:	subsmi	r6, r3, sl, ror #16
    f8ac:	subsmi	r4, r3, fp
    f8b0:			; <UNDEFINED> instruction: 0xf003606b
    f8b4:	blcs	810558 <funcstring@@Base+0x7eacf8>
    f8b8:			; <UNDEFINED> instruction: 0x4620d038
    f8bc:	svc	0x00b0f7f2
    f8c0:	svceq	0x0000f1b9
    f8c4:	strbmi	sp, [ip], -r2, lsr #32
    f8c8:	ldrdls	pc, [r0], -r9
    f8cc:	cdpcs	8, 0, cr6, cr0, cr5, {3}
    f8d0:	orrlt	sp, sp, #1073741879	; 0x40000037
    f8d4:	blcs	829b68 <funcstring@@Base+0x804308>
    f8d8:			; <UNDEFINED> instruction: 0xf8d5d043
    f8dc:			; <UNDEFINED> instruction: 0xf1baa00c
    f8e0:	andle	r0, r5, r0, lsl #30
    f8e4:	teqcs	sp, r0, ror #17
    f8e8:	svc	0x0092f7f2
    f8ec:	ldrbmi	r3, [r0, r1]
    f8f0:			; <UNDEFINED> instruction: 0xf013686b
    f8f4:	andsle	r0, r5, r8, lsl pc
    f8f8:	movwcs	lr, #10708	; 0x29d4
    f8fc:	stmib	r5, {r5, r9, sl, lr}^
    f900:			; <UNDEFINED> instruction: 0xf7f22301
    f904:			; <UNDEFINED> instruction: 0xf1b9ef8e
    f908:	bicsle	r0, ip, r0, lsl #30
    f90c:	ldrdcc	pc, [r0], -r8
    f910:			; <UNDEFINED> instruction: 0xf8c83b01
    f914:	ldmdblt	fp, {ip, sp}
    f918:	ldmpl	fp!, {r1, r2, r3, r4, r8, r9, fp, lr}^
    f91c:	bllt	1ee9990 <funcstring@@Base+0x1ec4130>
    f920:			; <UNDEFINED> instruction: 0x87f0e8bd
    f924:			; <UNDEFINED> instruction: 0xf7f268a8
    f928:			; <UNDEFINED> instruction: 0xe7e5ef7c
    f92c:	stmiavs	r8!, {r9, sp}
    f930:			; <UNDEFINED> instruction: 0xf7ff4611
    f934:	strb	pc, [r0, pc, lsr #25]	; <UNPREDICTABLE>
    f938:	blmi	5e9cc8 <funcstring@@Base+0x5c4468>
    f93c:	ldrdgt	pc, [r0], -r2
    f940:	ldmdavs	r5, {r0, r4, r6, r7, fp, sp, lr}^
    f944:	ldmpl	fp!, {r4, r7, fp, sp, lr}^
    f948:	andgt	pc, r0, r3, asr #17
    f94c:	addsvs	r6, r8, sp, asr r0
    f950:	bhi	4a7cbc <funcstring@@Base+0x48245c>
    f954:	stmiavs	r0!, {r1, r3, r4, r9, pc}^
    f958:	svc	0x0062f7f2
    f95c:			; <UNDEFINED> instruction: 0xf8c0f7fb
    f960:	stmdavs	fp!, {r0, r1, r3, r5, r7, r8, r9, sl, sp, lr, pc}^
    f964:	stmiavs	r8!, {r1, r4, r5, r9, sl, lr}
    f968:			; <UNDEFINED> instruction: 0xf0234631
    f96c:	rsbvs	r0, fp, r6, lsl #6
    f970:	ldc2	7, cr15, [r0], {255}	; 0xff
    f974:			; <UNDEFINED> instruction: 0xf7f2e7a1
    f978:	stmiavs	r3!, {r2, r4, r6, r8, r9, sl, fp, sp, lr, pc}
    f97c:	ldr	r2, [r3, r4, lsl #2]
    f980:			; <UNDEFINED> instruction: 0x47f0e8bd
    f984:	bllt	ff8cd95c <funcstring@@Base+0xff8a80fc>
    f988:	andeq	r3, r1, sl, lsr #9
    f98c:	andeq	r0, r0, r4, lsr #4
    f990:	andeq	r0, r0, r0, ror #4
    f994:	andeq	r0, r0, r8, lsl #5
    f998:	andeq	r0, r0, r0, asr #3
    f99c:	cfldr32mi	mvfx11, [r0, #-448]	; 0xfffffe40
    f9a0:	ldrbtmi	r4, [sp], #-2832	; 0xfffff4f0
    f9a4:	stmdavs	r3!, {r2, r3, r5, r6, r7, fp, ip, lr}
    f9a8:	eorvs	r3, r3, r1, lsl #6
    f9ac:			; <UNDEFINED> instruction: 0xf7fa2008
    f9b0:	blmi	38dfac <funcstring@@Base+0x36874c>
    f9b4:	subvs	r2, r2, r0, lsl #4
    f9b8:	stmiapl	fp!, {r1, r2, r9, sl, lr}^
    f9bc:	andvs	r6, r2, sl, lsl r8
    f9c0:	stmdavs	r3!, {r3, r4, sp, lr}
    f9c4:	eorvs	r3, r3, r1, lsl #22
    f9c8:	blmi	23de3c <funcstring@@Base+0x2185dc>
    f9cc:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    f9d0:	ldmdavs	r0!, {r0, r1, r3, r8, fp, ip, sp, pc}
    f9d4:			; <UNDEFINED> instruction: 0xf7f4bd70
    f9d8:	ldmdavs	r0!, {r0, r3, r4, r5, r7, r8, r9, fp, ip, sp, lr, pc}
    f9dc:	svclt	0x0000bd70
    f9e0:	andeq	r3, r1, lr, ror #6
    f9e4:	andeq	r0, r0, r4, lsr #4
    f9e8:	andeq	r0, r0, r0, ror #4
    f9ec:	andeq	r0, r0, r8, lsl #5
    f9f0:	blmi	1fced8 <funcstring@@Base+0x1d7678>
    f9f4:	ldrbtmi	r4, [fp], #-2567	; 0xfffff5f9
    f9f8:	stmdavs	fp!, {r0, r2, r3, r4, r7, fp, ip, lr}
    f9fc:	mulle	r6, r8, r2
    fa00:	andcs	r4, r0, r4, lsl #12
    fa04:			; <UNDEFINED> instruction: 0xff2af7ff
    fa08:	adcmi	r6, r3, #2818048	; 0x2b0000
    fa0c:	ldfltd	f5, [r8, #-996]!	; 0xfffffc1c
    fa10:	andeq	r3, r1, sl, lsl r3
    fa14:	andeq	r0, r0, r0, ror #4
    fa18:	movwcs	fp, #1392	; 0x570
    fa1c:	addlt	r4, r2, r2, lsl ip
    fa20:	ldrbtmi	r4, [ip], #-3602	; 0xfffff1ee
    fa24:			; <UNDEFINED> instruction: 0x4620447e
    fa28:			; <UNDEFINED> instruction: 0xf7fb461d
    fa2c:			; <UNDEFINED> instruction: 0x4603fcd5
    fa30:	stmdacs	r0, {r0, ip, pc}
    fa34:	blmi	3c4218 <funcstring@@Base+0x39e9b8>
    fa38:	ldmdavs	ip, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    fa3c:	stmdblt	r8!, {r5, fp, sp, lr}
    fa40:			; <UNDEFINED> instruction: 0xf7ffe00f
    fa44:			; <UNDEFINED> instruction: 0xf854fc27
    fa48:	cmplt	r0, r4, lsl #30
    fa4c:			; <UNDEFINED> instruction: 0xf04f2d66
    fa50:	ldrmi	r0, [r1], -r0, lsl #4
    fa54:			; <UNDEFINED> instruction: 0xf7f6d1f5
    fa58:			; <UNDEFINED> instruction: 0xf854fbc7
    fa5c:	stmdacs	r0, {r2, r8, r9, sl, fp}
    fa60:	strdcs	sp, [r0], -r4
    fa64:	ldcllt	0, cr11, [r0, #-8]!
    fa68:	andeq	r1, r0, lr, lsl r9
    fa6c:	andeq	r3, r1, ip, ror #5
    fa70:	andeq	r0, r0, r4, asr #3
    fa74:	ldrmi	r2, [r1], -r0, lsl #4
    fa78:	stclt	7, cr15, [ip], {255}	; 0xff
    fa7c:	strmi	r7, [r3], -sl, lsl #16
    fa80:	addmi	r7, r2, #0, 16
    fa84:	and	sp, fp, r6
    fa88:	svceq	0x0001f813
    fa8c:	svccs	0x0001f811
    fa90:			; <UNDEFINED> instruction: 0xd1054290
    fa94:	svclt	0x0018283d
    fa98:	mvnsle	r2, r0, lsl #16
    fa9c:	ldrbmi	r1, [r0, -r0, lsl #21]!
    faa0:	svclt	0x0008283d
    faa4:	bcs	f57aac <funcstring@@Base+0xf3224c>
    faa8:			; <UNDEFINED> instruction: 0x4770d1f8
    faac:	andscs	r4, r1, r1, asr #20
    fab0:	ldrbtmi	r4, [sl], #-2881	; 0xfffff4bf
    fab4:	ldrlt	r4, [r0, #-2369]!	; 0xfffff6bf
    fab8:	ldmpl	r3, {r0, r1, r2, r4, r5, r7, ip, sp, pc}^
    fabc:	cfstrdmi	mvd2, [r0, #-4]
    fac0:	ldmdavs	fp, {r6, r9, fp, lr}
    fac4:			; <UNDEFINED> instruction: 0xf04f9335
    fac8:	ldrbtmi	r0, [sp], #-768	; 0xfffffd00
    facc:	stmiapl	sl!, {r1, r2, r3, r4, r5, r8, r9, fp, lr}
    fad0:	subsvs	r5, r4, r9, ror #16
    fad4:	smlabtne	r5, r2, r9, lr
    fad8:	ldrvc	r5, [ip], #-2283	; 0xfffff715
    fadc:	ldc2l	7, cr15, [ip, #1012]!	; 0x3f4
    fae0:	blx	ff74dae4 <funcstring@@Base+0xff728284>
    fae4:	stmiapl	fp!, {r0, r3, r4, r5, r8, r9, fp, lr}^
    fae8:	stmdavs	r0!, {r2, r3, r4, fp, sp, lr}
    faec:	ands	fp, r2, r8, lsl r9
    faf0:	svceq	0x0004f854
    faf4:			; <UNDEFINED> instruction: 0xf7fbb178
    faf8:	stmdavs	r3!, {r0, r2, r3, r6, r8, sl, fp, ip, sp, lr, pc}
    fafc:	rscsle	r4, r7, r3, lsl #5
    fb00:	bcs	f6db10 <funcstring@@Base+0xf482b0>
    fb04:			; <UNDEFINED> instruction: 0x4618d1f4
    fb08:			; <UNDEFINED> instruction: 0xf7ff2109
    fb0c:			; <UNDEFINED> instruction: 0xf854fb1f
    fb10:	stmdacs	r0, {r2, r8, r9, sl, fp}
    fb14:	blmi	bc42d8 <funcstring@@Base+0xb9ea78>
    fb18:	stfmis	f2, [lr], #-32	; 0xffffffe0
    fb1c:	ldrbtmi	r5, [ip], #-2280	; 0xfffff718
    fb20:	blx	54db26 <funcstring@@Base+0x5282c6>
    fb24:	svc	0x00f0f7f2
    fb28:	tstcs	fp, fp, lsr #20
    fb2c:			; <UNDEFINED> instruction: 0x4603447a
    fb30:			; <UNDEFINED> instruction: 0xf7fe1d60
    fb34:	strtmi	pc, [r0], -r5, ror #17
    fb38:			; <UNDEFINED> instruction: 0xf7ff2108
    fb3c:	stmdami	r7!, {r0, r1, r2, r8, r9, fp, ip, sp, lr, pc}
    fb40:			; <UNDEFINED> instruction: 0xf7ff4478
    fb44:	strmi	pc, [r4], -r9, ror #24
    fb48:	stmdavc	r3, {r4, r8, ip, sp, pc}
    fb4c:	andle	r2, lr, pc, lsr #22
    fb50:	strtmi	r2, [r0], -r0, lsl #8
    fb54:			; <UNDEFINED> instruction: 0xf7f42100
    fb58:	bmi	88dc5c <funcstring@@Base+0x8683fc>
    fb5c:	ldrbtmi	r4, [sl], #-2838	; 0xfffff4ea
    fb60:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    fb64:	subsmi	r9, sl, r5, lsr fp
    fb68:	eorslt	sp, r7, r1, lsr #2
    fb6c:			; <UNDEFINED> instruction: 0x4601bd30
    fb70:	andcs	r4, r3, sl, ror #12
    fb74:	svc	0x00e6f7f2
    fb78:	mvnle	r2, r0, lsl #16
    fb7c:	bge	6a1fe8 <funcstring@@Base+0x67c788>
    fb80:	ldrbtmi	r2, [r9], #-3
    fb84:	svc	0x00def7f2
    fb88:	mvnle	r2, r0, lsl #16
    fb8c:	ldrdeq	lr, [r0, -sp]
    fb90:	tstcs	sl, #3620864	; 0x374000
    fb94:	svclt	0x00084299
    fb98:			; <UNDEFINED> instruction: 0xd1d94290
    fb9c:			; <UNDEFINED> instruction: 0x0118e9dd
    fba0:	teqcs	r2, #3620864	; 0x374000
    fba4:	svclt	0x00084299
    fba8:			; <UNDEFINED> instruction: 0xd1d14290
    fbac:			; <UNDEFINED> instruction: 0xf7f2e7d1
    fbb0:	svclt	0x0000ee7c
    fbb4:	andeq	r3, r1, lr, asr r2
    fbb8:			; <UNDEFINED> instruction: 0x000001b0
    fbbc:	andeq	r0, r0, r8, ror #4
    fbc0:	andeq	r3, r1, r6, asr #4
    fbc4:	andeq	r0, r0, r4, lsl r2
    fbc8:	andeq	r0, r0, ip, lsl r2
    fbcc:	andeq	r0, r0, ip, asr #5
    fbd0:	andeq	r0, r0, r8, asr #5
    fbd4:	andeq	r3, r1, sl, ror #11
    fbd8:	andeq	r1, r0, r0, lsr #19
    fbdc:	andeq	r0, r0, r0, asr sl
    fbe0:			; <UNDEFINED> instruction: 0x000131b2
    fbe4:	muleq	r0, lr, sp
    fbe8:	andcs	fp, r0, r8, lsr r5
    fbec:	ldmdbmi	r2, {r0, r4, sl, fp, lr}
    fbf0:	bmi	4a0de8 <funcstring@@Base+0x47b588>
    fbf4:	stmdapl	r1!, {r1, r4, r8, r9, fp, lr}^
    fbf8:	stmiapl	r2!, {r3, sp, lr}
    fbfc:	stmiapl	r2!, {r4, sp, lr}^
    fc00:	addmi	r6, r3, #1245184	; 0x130000
    fc04:	stmdbmi	pc, {r0, r2, r8, r9, fp, ip, lr, pc}	; <UNPREDICTABLE>
    fc08:	rscscc	pc, pc, pc, asr #32
    fc0c:	andsvs	r5, r0, r1, ror #16
    fc10:			; <UNDEFINED> instruction: 0xf7f6600b
    fc14:	blmi	34fab0 <funcstring@@Base+0x32a250>
    fc18:	stmiapl	r3!, {r8, sl, sp}^
    fc1c:	strpl	lr, [r3, #-2499]	; 0xfffff63d
    fc20:	blx	fe54dc08 <funcstring@@Base+0xfe5283a8>
    fc24:			; <UNDEFINED> instruction: 0xf7fd4628
    fc28:			; <UNDEFINED> instruction: 0x4628fcd9
    fc2c:	ldrhtmi	lr, [r8], -sp
    fc30:	mrclt	7, 6, APSR_nzcv, cr14, cr15, {7}
    fc34:	andeq	r3, r1, r0, lsr #2
    fc38:	andeq	r0, r0, r0, ror #3
    fc3c:	andeq	r0, r0, ip, lsr #3
    fc40:	andeq	r0, r0, r8, lsl #4
    fc44:	ldrdeq	r0, [r0], -r4
    fc48:	andeq	r0, r0, r4, lsl r2
    fc4c:	svcmi	0x003db5f8
    fc50:	tstlt	r0, #2130706432	; 0x7f000000
    fc54:			; <UNDEFINED> instruction: 0x46044b3c
    fc58:	ldmpl	sp!, {r2, r3, r4, r5, r9, sl, fp, lr}^
    fc5c:	stmdavs	r3!, {r1, r2, r3, r4, r5, r6, sl, lr}
    fc60:			; <UNDEFINED> instruction: 0xf936682a
    fc64:	ldrmi	r3, [r3], #-19	; 0xffffffed
    fc68:	stmdavs	r3!, {r0, r1, r3, r5, sp, lr}
    fc6c:	ldmdale	r4, {r0, r3, r4, r8, r9, fp, sp}
    fc70:			; <UNDEFINED> instruction: 0xf003e8df
    fc74:			; <UNDEFINED> instruction: 0x1e1e5a5e
    fc78:			; <UNDEFINED> instruction: 0x1717171e
    fc7c:	ldmdbmi	r7, {r2, r4, r8, r9, sl, ip}
    fc80:	cfldrscs	mvf1, [ip], #-120	; 0xffffff88
    fc84:	stceq	13, cr0, [sp, #-52]	; 0xffffffcc
    fc88:	cfstr32eq	mvfx2, [r5, #-52]!	; 0xffffffcc
    fc8c:	stmiavs	r0!, {r0, r2, r3, r9, fp, ip}^
    fc90:			; <UNDEFINED> instruction: 0xffdcf7ff
    fc94:	stccs	8, cr6, [r0], {100}	; 0x64
    fc98:	ldfltp	f5, [r8, #900]!	; 0x384
    fc9c:			; <UNDEFINED> instruction: 0xf7ff68e0
    fca0:	stmiavs	r0!, {r0, r2, r4, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    fca4:			; <UNDEFINED> instruction: 0xffd2f7ff
    fca8:	stccs	8, cr6, [r0], {100}	; 0x64
    fcac:	ubfx	sp, r7, #3, #21
    fcb0:			; <UNDEFINED> instruction: 0xf7ff68e0
    fcb4:	stmiavs	r4!, {r0, r1, r3, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    fcb8:	bicsle	r2, r0, r0, lsl #24
    fcbc:	stmdbvs	r0!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    fcc0:			; <UNDEFINED> instruction: 0xffc4f7ff
    fcc4:	stccs	8, cr6, [r0], {100}	; 0x64
    fcc8:	strb	sp, [r6, r9, asr #3]!
    fccc:			; <UNDEFINED> instruction: 0xf00068e0
    fcd0:	stmiavs	r0!, {r0, r6, fp, ip, sp, lr, pc}
    fcd4:	mrc	7, 4, APSR_nzcv, cr10, cr2, {7}
    fcd8:	stmdavs	r4!, {r0, r2, r3, r4, r9, fp, lr}^
    fcdc:	ldmdavs	r3, {r1, r3, r4, r5, r7, fp, ip, lr}
    fce0:	strmi	r3, [r3], #-769	; 0xfffffcff
    fce4:	stccs	0, cr6, [r0], {19}
    fce8:			; <UNDEFINED> instruction: 0xe7d6d1b9
    fcec:			; <UNDEFINED> instruction: 0xf7ff68e0
    fcf0:	stmiavs	r0!, {r0, r2, r3, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    fcf4:	mcr	7, 4, pc, cr10, cr2, {7}	; <UNPREDICTABLE>
    fcf8:	ldmpl	sl!, {r0, r2, r4, r8, r9, fp, lr}^
    fcfc:	movwcc	r6, #6163	; 0x1813
    fd00:	andsvs	r4, r3, r3, lsl #8
    fd04:	stmdbvs	r0!, {r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    fd08:	mcr	7, 4, pc, cr0, cr2, {7}	; <UNPREDICTABLE>
    fd0c:	ldmpl	r9!, {r4, r9, fp, lr}
    fd10:	mrrcne	8, 0, r6, sl, cr11
    fd14:	stmiavs	r0!, {r2, r7, r9, sl, lr}^
    fd18:	andvs	r4, sl, r2, ror #8
    fd1c:			; <UNDEFINED> instruction: 0xff96f7ff
    fd20:	stccs	8, cr6, [r0], {164}	; 0xa4
    fd24:			; <UNDEFINED> instruction: 0xe7b8d19b
    fd28:	pop	{r5, r7, fp, sp, lr}
    fd2c:	ldrsh	r4, [r1], -r8
    fd30:			; <UNDEFINED> instruction: 0xf7ff6920
    fd34:	stmiavs	r0!, {r0, r1, r3, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
    fd38:			; <UNDEFINED> instruction: 0xff88f7ff
    fd3c:	stccs	8, cr6, [r0], {164}	; 0xa4
    fd40:	str	sp, [sl, sp, lsl #3]!
    fd44:	andeq	r3, r1, r0, asr #1
    fd48:			; <UNDEFINED> instruction: 0x000002b8
    fd4c:	andeq	r1, r0, r4, ror r8
    fd50:	andeq	r0, r0, r4, ror #4
    fd54:	blmi	23d23c <funcstring@@Base+0x2179dc>
    fd58:	cmplt	r8, fp, ror r4
    fd5c:	strmi	r4, [r4], -r7, lsl #20
    fd60:	stmdavs	fp!, {r0, r2, r3, r4, r7, fp, ip, lr}
    fd64:	movwcc	r6, #34912	; 0x8860
    fd68:			; <UNDEFINED> instruction: 0xf7ff602b
    fd6c:	stmdavs	r4!, {r0, r1, r2, r3, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    fd70:	mvnsle	r2, r0, lsl #24
    fd74:	svclt	0x0000bd38
    fd78:			; <UNDEFINED> instruction: 0x00012fb8
    fd7c:			; <UNDEFINED> instruction: 0x000002b8
    fd80:			; <UNDEFINED> instruction: 0x4604b5f8
    fd84:	ldrbtmi	r4, [lr], #-3664	; 0xfffff1b0
    fd88:			; <UNDEFINED> instruction: 0xf0002800
    fd8c:	stmdbmi	pc, {r1, r3, r4, r7, pc}^	; <UNPREDICTABLE>
    fd90:	stmdavs	r3, {r0, r1, r2, r3, r6, r9, fp, lr}
    fd94:	ldrbtmi	r5, [sl], #-2161	; 0xfffff78f
    fd98:	andscs	pc, r3, r2, lsr r9	; <UNPREDICTABLE>
    fd9c:	strtmi	r6, [sl], #-2061	; 0xfffff7f3
    fda0:	blcs	667dd0 <funcstring@@Base+0x642570>
    fda4:	ldm	pc, {r0, r3, r4, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    fda8:	cdppl	0, 4, cr15, cr5, cr3, {0}
    fdac:	blne	817e34 <funcstring@@Base+0x7f25d4>
    fdb0:	blne	b56a24 <funcstring@@Base+0xb311c4>
    fdb4:	stccs	6, cr6, [r0, #-108]!	; 0xffffff94
    fdb8:	stceq	8, cr7, [sp, #-304]	; 0xfffffed0
    fdbc:	strcc	r0, [sp, -sp, lsl #26]
    fdc0:	andvc	r0, sp, #3520	; 0xdc0
    fdc4:			; <UNDEFINED> instruction: 0xf7ff68c0
    fdc8:	stmiavs	r3!, {r0, r1, r3, r4, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    fdcc:	stmdavs	r0!, {r3, r5, r6, r7, sp, lr}^
    fdd0:			; <UNDEFINED> instruction: 0xf7ff60ab
    fdd4:	stmdavs	r3!, {r0, r2, r4, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    fdd8:	eorvs	r6, fp, r8, rrx
    fddc:	ldcllt	6, cr4, [r8, #160]!	; 0xa0
    fde0:			; <UNDEFINED> instruction: 0xf7ff6880
    fde4:	strmi	pc, [r3], -sp, asr #31
    fde8:	stmiavs	r0, {r0, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    fdec:			; <UNDEFINED> instruction: 0xffc8f7ff
    fdf0:	stmiavs	r0!, {r0, r1, r9, sl, lr}
    fdf4:			; <UNDEFINED> instruction: 0xf7ff60eb
    fdf8:	stmdavs	r2!, {r0, r1, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
    fdfc:	stmdavs	r3!, {r3, r5, r7, sp, lr}
    fe00:	strb	r6, [sl, sl, rrx]!
    fe04:			; <UNDEFINED> instruction: 0xf7ff68c0
    fe08:			; <UNDEFINED> instruction: 0x4603ffbb
    fe0c:	rscvs	r6, fp, r0, lsr #17
    fe10:			; <UNDEFINED> instruction: 0xffb6f7ff
    fe14:	ldrb	r4, [sl, r3, lsl #12]
    fe18:			; <UNDEFINED> instruction: 0xf7ff6900
    fe1c:	ldmib	r4, {r0, r4, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
    fe20:	adcvs	r3, fp, r2, lsl #4
    fe24:	andcs	lr, r3, r5, asr #19
    fe28:			; <UNDEFINED> instruction: 0xf7ff6860
    fe2c:	stmdavs	r3!, {r0, r3, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    fe30:	ldrb	r6, [r2, r8, rrx]
    fe34:			; <UNDEFINED> instruction: 0xf7ff6900
    fe38:	strmi	pc, [r3], -r3, lsr #31
    fe3c:			; <UNDEFINED> instruction: 0x612b68e0
    fe40:	stmiavs	r0, {r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
    fe44:			; <UNDEFINED> instruction: 0xff9cf7ff
    fe48:	stmiavs	r1!, {r1, r5, r8, r9, fp, lr}
    fe4c:	ldmpl	r6!, {r3, r5, r6, r7, sp, lr}^
    fe50:			; <UNDEFINED> instruction: 0x46386837
    fe54:	ldc	7, cr15, [ip, #-968]	; 0xfffffc38
    fe58:	adcvs	r6, pc, r3, ror #16
    fe5c:	stmdavs	r3!, {r0, r1, r3, r5, r6, sp, lr}
    fe60:	eorsvs	r3, r0, r1
    fe64:	stmvs	r0, {r0, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    fe68:			; <UNDEFINED> instruction: 0xf836f000
    fe6c:	adcvs	r6, r8, r2, ror #16
    fe70:	rsbvs	r6, sl, r3, lsr #16
    fe74:	blmi	609d40 <funcstring@@Base+0x5e44e0>
    fe78:	ldmpl	r6!, {r0, r8, fp, sp, lr}^
    fe7c:			; <UNDEFINED> instruction: 0x46386837
    fe80:	stc	7, cr15, [r6, #-968]	; 0xfffffc38
    fe84:	stfnee	f6, [r3], {47}	; 0x2f
    fe88:	eorsvs	r6, r3, r0, ror #17
    fe8c:	stmdavs	r0, {r1, r2, r3, r5, r7, r8, r9, sl, sp, lr, pc}^
    fe90:			; <UNDEFINED> instruction: 0xff76f7ff
    fe94:	rsbvs	r6, r8, r3, lsr #16
    fe98:	stmiavs	r0, {r0, r1, r2, r3, r4, r7, r8, r9, sl, sp, lr, pc}^
    fe9c:			; <UNDEFINED> instruction: 0xf81cf000
    fea0:	stmiavs	r1!, {r2, r3, r8, r9, fp, lr}
    fea4:	ldmpl	r6!, {r3, r5, r6, r7, sp, lr}^
    fea8:			; <UNDEFINED> instruction: 0x46386837
    feac:	ldcl	7, cr15, [r0], #968	; 0x3c8
    feb0:	mcrrne	0, 10, r6, r3, cr15
    feb4:	eorsvs	r6, r3, r0, ror #16
    feb8:			; <UNDEFINED> instruction: 0xff62f7ff
    febc:	rsbvs	r6, r8, r3, lsr #16
    fec0:	strmi	lr, [r5], -fp, lsl #15
    fec4:	svclt	0x0000e78a
    fec8:	andeq	r2, r1, sl, lsl #31
    fecc:	andeq	r0, r0, r8, lsl #3
    fed0:	andeq	r1, r0, sl, lsr r7
    fed4:	andeq	r0, r0, r0, asr #5
    fed8:	blmi	62273c <funcstring@@Base+0x5fcedc>
    fedc:	ldrblt	r4, [r0, #1146]!	; 0x47a
    fee0:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    fee4:	ldmdavs	fp, {r1, r2, r4, r9, fp, lr}
    fee8:			; <UNDEFINED> instruction: 0xf04f9301
    feec:	ldrbtmi	r0, [sl], #-768	; 0xfffffd00
    fef0:	blmi	53c6b8 <funcstring@@Base+0x516e58>
    fef4:	strbtmi	r4, [sp], -r4, lsl #12
    fef8:	ldmdavs	r3!, {r1, r2, r4, r6, r7, fp, ip, lr}
    fefc:			; <UNDEFINED> instruction: 0xf1036860
    ff00:	eorvs	r0, fp, r8, lsl #4
    ff04:	stmdavs	pc!, {r1, r4, r5, sp, lr}	; <UNPREDICTABLE>
    ff08:			; <UNDEFINED> instruction: 0xff3af7ff
    ff0c:	stmdavs	sp!, {r2, r5, fp, sp, lr}
    ff10:	stccs	0, cr6, [r0], {120}	; 0x78
    ff14:	bmi	3446e0 <funcstring@@Base+0x31ee80>
    ff18:	eorvs	r2, fp, r0, lsl #6
    ff1c:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    ff20:	ldmpl	r3, {fp, ip, pc}^
    ff24:	blls	69f94 <funcstring@@Base+0x44734>
    ff28:	qaddle	r4, sl, r3
    ff2c:	ldcllt	0, cr11, [r0, #12]!
    ff30:	ldrb	r4, [r0, sp, ror #12]!
    ff34:	ldc	7, cr15, [r8], #968	; 0x3c8
    ff38:	andeq	r2, r1, r4, lsr lr
    ff3c:			; <UNDEFINED> instruction: 0x000001b0
    ff40:	andeq	r2, r1, r2, lsr #28
    ff44:	andeq	r0, r0, r8, lsl #3
    ff48:	strdeq	r2, [r1], -r2	; <UNPREDICTABLE>
    ff4c:	mvnsmi	lr, sp, lsr #18
    ff50:	ldfmis	f2, [r2], {4}
    ff54:	bmi	4a1778 <funcstring@@Base+0x47bf18>
    ff58:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    ff5c:	blmi	461154 <funcstring@@Base+0x43b8f4>
    ff60:	eorvs	r5, r9, r5, lsr #17
    ff64:			; <UNDEFINED> instruction: 0xf8c658e6
    ff68:			; <UNDEFINED> instruction: 0xf7ff8000
    ff6c:	ldmdavs	r0!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, ip, sp, lr, pc}
    ff70:	ldrtmi	r6, [r0], #-2094	; 0xfffff7d2
    ff74:	mrc2	7, 4, pc, cr10, cr9, {7}
    ff78:	blmi	3227ac <funcstring@@Base+0x2fcf4c>
    ff7c:	stcne	8, cr5, [r1, #-648]	; 0xfffffd78
    ff80:	stmiapl	r3!, {r0, r4, sp, lr}^
    ff84:	ldrtmi	r4, [r8], -r5, lsl #12
    ff88:	andsvs	r4, lr, lr, lsr #8
    ff8c:	mrc2	7, 7, pc, cr8, cr15, {7}
    ff90:			; <UNDEFINED> instruction: 0xf8c54628
    ff94:	ldmfd	sp!, {pc}
    ff98:	svclt	0x000081f0
    ff9c:			; <UNDEFINED> instruction: 0x00012db4
    ffa0:			; <UNDEFINED> instruction: 0x000002b8
    ffa4:	andeq	r0, r0, r4, ror #4
    ffa8:	andeq	r0, r0, r8, lsl #3
    ffac:	andeq	r0, r0, r0, asr #5
    ffb0:	stmdavs	r2, {r5, r8, ip, sp, pc}
    ffb4:	strle	r3, [r2], #-2561	; 0xfffff5ff
    ffb8:	ldrbmi	r6, [r0, -r2]!
    ffbc:			; <UNDEFINED> instruction: 0xf7f24770
    ffc0:	svclt	0x0000bc2d
    ffc4:	andeq	r0, r0, r0
    ffc8:			; <UNDEFINED> instruction: 0xf0002900
    ffcc:	b	fe0304cc <funcstring@@Base+0xfe00ac6c>
    ffd0:	svclt	0x00480c01
    ffd4:	cdpne	2, 4, cr4, cr10, cr9, {2}
    ffd8:	tsthi	pc, r0	; <UNPREDICTABLE>
    ffdc:	svclt	0x00480003
    ffe0:	addmi	r4, fp, #805306372	; 0x30000004
    ffe4:	tsthi	lr, r0, asr #4	; <UNPREDICTABLE>
    ffe8:			; <UNDEFINED> instruction: 0xf0004211
    ffec:	blx	fecf0480 <funcstring@@Base+0xfeccac20>
    fff0:	blx	fec8ca04 <funcstring@@Base+0xfec671a4>
    fff4:	bl	fe84c200 <funcstring@@Base+0xfe8269a0>
    fff8:			; <UNDEFINED> instruction: 0xf1c20202
    fffc:	andge	r0, r4, pc, lsl r2
   10000:	andne	lr, r2, #0, 22
   10004:	andeq	pc, r0, pc, asr #32
   10008:	svclt	0x00004697
   1000c:	andhi	pc, r0, pc, lsr #7
   10010:	svcvc	0x00c1ebb3
   10014:	bl	103fc1c <funcstring@@Base+0x101a3bc>
   10018:	svclt	0x00280000
   1001c:	bicvc	lr, r1, #166912	; 0x28c00
   10020:	svcvc	0x0081ebb3
   10024:	bl	103fc2c <funcstring@@Base+0x101a3cc>
   10028:	svclt	0x00280000
   1002c:	orrvc	lr, r1, #166912	; 0x28c00
   10030:	svcvc	0x0041ebb3
   10034:	bl	103fc3c <funcstring@@Base+0x101a3dc>
   10038:	svclt	0x00280000
   1003c:	movtvc	lr, #7075	; 0x1ba3
   10040:	svcvc	0x0001ebb3
   10044:	bl	103fc4c <funcstring@@Base+0x101a3ec>
   10048:	svclt	0x00280000
   1004c:	movwvc	lr, #7075	; 0x1ba3
   10050:	svcvs	0x00c1ebb3
   10054:	bl	103fc5c <funcstring@@Base+0x101a3fc>
   10058:	svclt	0x00280000
   1005c:	bicvs	lr, r1, #166912	; 0x28c00
   10060:	svcvs	0x0081ebb3
   10064:	bl	103fc6c <funcstring@@Base+0x101a40c>
   10068:	svclt	0x00280000
   1006c:	orrvs	lr, r1, #166912	; 0x28c00
   10070:	svcvs	0x0041ebb3
   10074:	bl	103fc7c <funcstring@@Base+0x101a41c>
   10078:	svclt	0x00280000
   1007c:	movtvs	lr, #7075	; 0x1ba3
   10080:	svcvs	0x0001ebb3
   10084:	bl	103fc8c <funcstring@@Base+0x101a42c>
   10088:	svclt	0x00280000
   1008c:	movwvs	lr, #7075	; 0x1ba3
   10090:	svcpl	0x00c1ebb3
   10094:	bl	103fc9c <funcstring@@Base+0x101a43c>
   10098:	svclt	0x00280000
   1009c:	bicpl	lr, r1, #166912	; 0x28c00
   100a0:	svcpl	0x0081ebb3
   100a4:	bl	103fcac <funcstring@@Base+0x101a44c>
   100a8:	svclt	0x00280000
   100ac:	orrpl	lr, r1, #166912	; 0x28c00
   100b0:	svcpl	0x0041ebb3
   100b4:	bl	103fcbc <funcstring@@Base+0x101a45c>
   100b8:	svclt	0x00280000
   100bc:	movtpl	lr, #7075	; 0x1ba3
   100c0:	svcpl	0x0001ebb3
   100c4:	bl	103fccc <funcstring@@Base+0x101a46c>
   100c8:	svclt	0x00280000
   100cc:	movwpl	lr, #7075	; 0x1ba3
   100d0:	svcmi	0x00c1ebb3
   100d4:	bl	103fcdc <funcstring@@Base+0x101a47c>
   100d8:	svclt	0x00280000
   100dc:	bicmi	lr, r1, #166912	; 0x28c00
   100e0:	svcmi	0x0081ebb3
   100e4:	bl	103fcec <funcstring@@Base+0x101a48c>
   100e8:	svclt	0x00280000
   100ec:	orrmi	lr, r1, #166912	; 0x28c00
   100f0:	svcmi	0x0041ebb3
   100f4:	bl	103fcfc <funcstring@@Base+0x101a49c>
   100f8:	svclt	0x00280000
   100fc:	movtmi	lr, #7075	; 0x1ba3
   10100:	svcmi	0x0001ebb3
   10104:	bl	103fd0c <funcstring@@Base+0x101a4ac>
   10108:	svclt	0x00280000
   1010c:	movwmi	lr, #7075	; 0x1ba3
   10110:	svccc	0x00c1ebb3
   10114:	bl	103fd1c <funcstring@@Base+0x101a4bc>
   10118:	svclt	0x00280000
   1011c:	biccc	lr, r1, #166912	; 0x28c00
   10120:	svccc	0x0081ebb3
   10124:	bl	103fd2c <funcstring@@Base+0x101a4cc>
   10128:	svclt	0x00280000
   1012c:	orrcc	lr, r1, #166912	; 0x28c00
   10130:	svccc	0x0041ebb3
   10134:	bl	103fd3c <funcstring@@Base+0x101a4dc>
   10138:	svclt	0x00280000
   1013c:	movtcc	lr, #7075	; 0x1ba3
   10140:	svccc	0x0001ebb3
   10144:	bl	103fd4c <funcstring@@Base+0x101a4ec>
   10148:	svclt	0x00280000
   1014c:	movwcc	lr, #7075	; 0x1ba3
   10150:	svccs	0x00c1ebb3
   10154:	bl	103fd5c <funcstring@@Base+0x101a4fc>
   10158:	svclt	0x00280000
   1015c:	biccs	lr, r1, #166912	; 0x28c00
   10160:	svccs	0x0081ebb3
   10164:	bl	103fd6c <funcstring@@Base+0x101a50c>
   10168:	svclt	0x00280000
   1016c:	orrcs	lr, r1, #166912	; 0x28c00
   10170:	svccs	0x0041ebb3
   10174:	bl	103fd7c <funcstring@@Base+0x101a51c>
   10178:	svclt	0x00280000
   1017c:	movtcs	lr, #7075	; 0x1ba3
   10180:	svccs	0x0001ebb3
   10184:	bl	103fd8c <funcstring@@Base+0x101a52c>
   10188:	svclt	0x00280000
   1018c:	movwcs	lr, #7075	; 0x1ba3
   10190:	svcne	0x00c1ebb3
   10194:	bl	103fd9c <funcstring@@Base+0x101a53c>
   10198:	svclt	0x00280000
   1019c:	bicne	lr, r1, #166912	; 0x28c00
   101a0:	svcne	0x0081ebb3
   101a4:	bl	103fdac <funcstring@@Base+0x101a54c>
   101a8:	svclt	0x00280000
   101ac:	orrne	lr, r1, #166912	; 0x28c00
   101b0:	svcne	0x0041ebb3
   101b4:	bl	103fdbc <funcstring@@Base+0x101a55c>
   101b8:	svclt	0x00280000
   101bc:	movtne	lr, #7075	; 0x1ba3
   101c0:	svcne	0x0001ebb3
   101c4:	bl	103fdcc <funcstring@@Base+0x101a56c>
   101c8:	svclt	0x00280000
   101cc:	movwne	lr, #7075	; 0x1ba3
   101d0:	svceq	0x00c1ebb3
   101d4:	bl	103fddc <funcstring@@Base+0x101a57c>
   101d8:	svclt	0x00280000
   101dc:	biceq	lr, r1, #166912	; 0x28c00
   101e0:	svceq	0x0081ebb3
   101e4:	bl	103fdec <funcstring@@Base+0x101a58c>
   101e8:	svclt	0x00280000
   101ec:	orreq	lr, r1, #166912	; 0x28c00
   101f0:	svceq	0x0041ebb3
   101f4:	bl	103fdfc <funcstring@@Base+0x101a59c>
   101f8:	svclt	0x00280000
   101fc:	movteq	lr, #7075	; 0x1ba3
   10200:	svceq	0x0001ebb3
   10204:	bl	103fe0c <funcstring@@Base+0x101a5ac>
   10208:	svclt	0x00280000
   1020c:	movweq	lr, #7075	; 0x1ba3
   10210:	svceq	0x0000f1bc
   10214:	submi	fp, r0, #72, 30	; 0x120
   10218:	b	fe721fe0 <funcstring@@Base+0xfe6fc780>
   1021c:	svclt	0x00480f00
   10220:	ldrbmi	r4, [r0, -r0, asr #4]!
   10224:	andcs	fp, r0, r8, lsr pc
   10228:	b	13ffe40 <funcstring@@Base+0x13da5e0>
   1022c:			; <UNDEFINED> instruction: 0xf04070ec
   10230:	ldrbmi	r0, [r0, -r1]!
   10234:			; <UNDEFINED> instruction: 0xf281fab1
   10238:	andseq	pc, pc, #-2147483600	; 0x80000030
   1023c:	svceq	0x0000f1bc
   10240:			; <UNDEFINED> instruction: 0xf002fa23
   10244:	submi	fp, r0, #72, 30	; 0x120
   10248:	stmdacs	r0, {r4, r5, r6, r8, r9, sl, lr}
   1024c:			; <UNDEFINED> instruction: 0xf06fbfc8
   10250:	svclt	0x00b84000
   10254:	andmi	pc, r0, pc, asr #32
   10258:	ldmdalt	r6!, {ip, sp, lr, pc}^
   1025c:	rscsle	r2, r4, r0, lsl #18
   10260:	andmi	lr, r3, sp, lsr #18
   10264:	mrc2	7, 5, pc, cr3, cr15, {7}
   10268:			; <UNDEFINED> instruction: 0x4006e8bd
   1026c:	vqrdmulh.s<illegal width 8>	d15, d0, d2
   10270:	smlatbeq	r3, r1, fp, lr
   10274:	svclt	0x00004770
   10278:	ldmdblt	r2!, {r0, r1, r3, r4, r5, r6, r8, fp, ip, sp, pc}^
   1027c:	svclt	0x00be2900
   10280:			; <UNDEFINED> instruction: 0xf04f2000
   10284:	and	r4, r6, r0, lsl #2
   10288:	stmdacs	r0, {r3, r8, r9, sl, fp, ip, sp, pc}
   1028c:			; <UNDEFINED> instruction: 0xf06fbf1c
   10290:			; <UNDEFINED> instruction: 0xf04f4100
   10294:			; <UNDEFINED> instruction: 0xf00030ff
   10298:			; <UNDEFINED> instruction: 0xf1adb857
   1029c:	stmdb	sp!, {r3, sl, fp}^
   102a0:	stmdbcs	r0, {r2, r9, sl, fp, lr, pc}
   102a4:	blcs	46ed0 <funcstring@@Base+0x21670>
   102a8:			; <UNDEFINED> instruction: 0xf000db1a
   102ac:			; <UNDEFINED> instruction: 0xf8ddf853
   102b0:	ldmib	sp, {r2, sp, lr, pc}^
   102b4:	andlt	r2, r4, r2, lsl #6
   102b8:	submi	r4, r0, #112, 14	; 0x1c00000
   102bc:	cmpeq	r1, r1, ror #22
   102c0:	blle	6daec8 <funcstring@@Base+0x6b5668>
   102c4:			; <UNDEFINED> instruction: 0xf846f000
   102c8:	ldrd	pc, [r4], -sp
   102cc:	movwcs	lr, #10717	; 0x29dd
   102d0:	submi	fp, r0, #4
   102d4:	cmpeq	r1, r1, ror #22
   102d8:	bl	18e0c28 <funcstring@@Base+0x18bb3c8>
   102dc:	ldrbmi	r0, [r0, -r3, asr #6]!
   102e0:	bl	18e0c30 <funcstring@@Base+0x18bb3d0>
   102e4:			; <UNDEFINED> instruction: 0xf0000343
   102e8:			; <UNDEFINED> instruction: 0xf8ddf835
   102ec:	ldmib	sp, {r2, sp, lr, pc}^
   102f0:	andlt	r2, r4, r2, lsl #6
   102f4:	bl	1860bfc <funcstring@@Base+0x183b39c>
   102f8:	ldrbmi	r0, [r0, -r1, asr #2]!
   102fc:	bl	18e0c4c <funcstring@@Base+0x18bb3ec>
   10300:			; <UNDEFINED> instruction: 0xf0000343
   10304:			; <UNDEFINED> instruction: 0xf8ddf827
   10308:	ldmib	sp, {r2, sp, lr, pc}^
   1030c:	andlt	r2, r4, r2, lsl #6
   10310:	bl	18e0c60 <funcstring@@Base+0x18bb400>
   10314:	ldrbmi	r0, [r0, -r3, asr #6]!
   10318:	stmdblt	sl, {r0, r1, r4, r6, r8, fp, ip, sp, pc}^
   1031c:	svclt	0x00082900
   10320:	svclt	0x001c2800
   10324:	mvnscc	pc, pc, asr #32
   10328:	rscscc	pc, pc, pc, asr #32
   1032c:	stmdalt	ip, {ip, sp, lr, pc}
   10330:	stfeqd	f7, [r8], {173}	; 0xad
   10334:	vmlsgt.f16	s28, s8, s27	; <UNPREDICTABLE>
   10338:			; <UNDEFINED> instruction: 0xf80cf000
   1033c:	ldrd	pc, [r4], -sp
   10340:	movwcs	lr, #10717	; 0x29dd
   10344:	ldrbmi	fp, [r0, -r4]!
   10348:			; <UNDEFINED> instruction: 0xf04fb502
   1034c:			; <UNDEFINED> instruction: 0xf7f20008
   10350:	vstrlt	s28, [r2, #-64]	; 0xffffffc0
   10354:	svclt	0x00084299
   10358:	push	{r4, r7, r9, lr}
   1035c:			; <UNDEFINED> instruction: 0x46044ff0
   10360:	andcs	fp, r0, r8, lsr pc
   10364:			; <UNDEFINED> instruction: 0xf8dd460d
   10368:	svclt	0x0038c024
   1036c:	cmnle	fp, #1048576	; 0x100000
   10370:			; <UNDEFINED> instruction: 0x46994690
   10374:			; <UNDEFINED> instruction: 0xf283fab3
   10378:	rsbsle	r2, r0, r0, lsl #22
   1037c:			; <UNDEFINED> instruction: 0xf385fab5
   10380:	rsble	r2, r8, r0, lsl #26
   10384:			; <UNDEFINED> instruction: 0xf1a21ad2
   10388:	blx	253c10 <funcstring@@Base+0x22e3b0>
   1038c:	blx	24ef9c <funcstring@@Base+0x22973c>
   10390:			; <UNDEFINED> instruction: 0xf1c2f30e
   10394:	b	12d201c <funcstring@@Base+0x12ac7bc>
   10398:	blx	a12fac <funcstring@@Base+0x9ed74c>
   1039c:	b	130cfc0 <funcstring@@Base+0x12e7760>
   103a0:	blx	212fb4 <funcstring@@Base+0x1ed754>
   103a4:	ldrbmi	pc, [sp, #-2562]	; 0xfffff5fe	; <UNPREDICTABLE>
   103a8:	ldrbmi	fp, [r4, #-3848]	; 0xfffff0f8
   103ac:	andcs	fp, r0, ip, lsr pc
   103b0:	movwle	r4, #42497	; 0xa601
   103b4:	bl	fed183c0 <funcstring@@Base+0xfecf2b60>
   103b8:	blx	113e8 <defpathvar@@Base+0x64>
   103bc:	blx	84c7fc <funcstring@@Base+0x826f9c>
   103c0:	bl	198cfe4 <funcstring@@Base+0x1967784>
   103c4:	tstmi	r9, #46137344	; 0x2c00000
   103c8:	bcs	20610 <basesyntax@@Base+0xeaf4>
   103cc:	b	14044c4 <funcstring@@Base+0x13dec64>
   103d0:	b	13d2540 <funcstring@@Base+0x13acce0>
   103d4:	b	1212948 <funcstring@@Base+0x11ed0e8>
   103d8:	ldrmi	r7, [r6], -fp, asr #17
   103dc:	bl	fed48410 <funcstring@@Base+0xfed22bb0>
   103e0:	bl	1951008 <funcstring@@Base+0x192b7a8>
   103e4:	ldmne	fp, {r0, r3, r9, fp}^
   103e8:	beq	2cb118 <funcstring@@Base+0x2a58b8>
   103ec:			; <UNDEFINED> instruction: 0xf14a1c5c
   103f0:	cfsh32cc	mvfx0, mvfx1, #0
   103f4:	strbmi	sp, [sp, #-7]
   103f8:	strbmi	fp, [r4, #-3848]	; 0xfffff0f8
   103fc:	stmdbne	r4!, {r0, r1, r2, r3, r5, r6, r7, r9, ip, lr, pc}
   10400:	adfccsz	f4, f1, #5.0
   10404:	blx	184be8 <funcstring@@Base+0x15f388>
   10408:	blx	94e02c <funcstring@@Base+0x9287cc>
   1040c:	teqmi	fp, #134217728	; 0x8000000	; <UNPREDICTABLE>
   10410:	vseleq.f32	s30, s28, s11
   10414:	blx	95681c <funcstring@@Base+0x930fbc>
   10418:	b	110e428 <funcstring@@Base+0x10e8bc8>
   1041c:			; <UNDEFINED> instruction: 0xf1a2040e
   10420:			; <UNDEFINED> instruction: 0xf1c20720
   10424:	blx	211cac <funcstring@@Base+0x1ec44c>
   10428:	blx	14d038 <funcstring@@Base+0x1277d8>
   1042c:	blx	14e050 <funcstring@@Base+0x1287f0>
   10430:	b	110cc40 <funcstring@@Base+0x10e73e0>
   10434:	blx	911058 <funcstring@@Base+0x8eb7f8>
   10438:	bl	118dc58 <funcstring@@Base+0x11683f8>
   1043c:	teqmi	r3, #1073741824	; 0x40000000
   10440:	strbmi	r1, [r5], -r0, lsl #21
   10444:	tsteq	r3, r1, ror #22
   10448:	svceq	0x0000f1bc
   1044c:	stmib	ip, {r0, ip, lr, pc}^
   10450:	pop	{r8, sl, lr}
   10454:	blx	fed3441c <funcstring@@Base+0xfed0ebbc>
   10458:	msrcc	CPSR_, #132, 6	; 0x10000002
   1045c:	blx	fee4a2ac <funcstring@@Base+0xfee24a4c>
   10460:	blx	fed8ce88 <funcstring@@Base+0xfed67628>
   10464:	eorcc	pc, r0, #335544322	; 0x14000002
   10468:	orrle	r2, fp, r0, lsl #26
   1046c:	svclt	0x0000e7f3
   10470:	mvnsmi	lr, #737280	; 0xb4000
   10474:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
   10478:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
   1047c:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
   10480:	stmdb	r0!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   10484:	blne	1da1680 <funcstring@@Base+0x1d7be20>
   10488:	strhle	r1, [sl], -r6
   1048c:	strcs	r3, [r0], #-3332	; 0xfffff2fc
   10490:			; <UNDEFINED> instruction: 0xf8553401
   10494:	strbmi	r3, [sl], -r4, lsl #30
   10498:	ldrtmi	r4, [r8], -r1, asr #12
   1049c:	adcmi	r4, r6, #152, 14	; 0x2600000
   104a0:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
   104a4:	svclt	0x000083f8
   104a8:	muleq	r1, sl, r1
   104ac:	muleq	r1, r0, r1
   104b0:	svclt	0x00004770

Disassembly of section .fini:

000104b4 <.fini>:
   104b4:	push	{r3, lr}
   104b8:	pop	{r3, pc}
