controller.v,verilog,xil_defaultlib,../../../../DCT.srcs/sources_1/ip/controller_0/src/controller.v,
controller_0.v,verilog,xil_defaultlib,../../../../DCT.srcs/sources_1/ip/controller_0/sim/controller_0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
