

================================================================
== Vitis HLS Report for 'padv4'
================================================================
* Date:           Mon May  2 01:13:05 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        ECE418FinalProject
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a100t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.136 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------+---------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |                                            |                                 |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
        |                  Instance                  |              Module             |   min   |   max   |    min    |    max   | min | max |   Type  |
        +--------------------------------------------+---------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |grp_padv4_Pipeline_VITIS_LOOP_10_1_fu_115   |padv4_Pipeline_VITIS_LOOP_10_1   |        ?|        ?|          ?|         ?|    ?|    ?|       no|
        |grp_padv4_Pipeline_VITIS_LOOP_203_1_fu_123  |padv4_Pipeline_VITIS_LOOP_203_1  |        ?|        ?|          ?|         ?|    ?|    ?|       no|
        |grp_padv4_Pipeline_VITIS_LOOP_209_2_fu_131  |padv4_Pipeline_VITIS_LOOP_209_2  |        3|        ?|  30.000 ns|         ?|    3|    ?|       no|
        |grp_padv4_Pipeline_VITIS_LOOP_215_3_fu_140  |padv4_Pipeline_VITIS_LOOP_215_3  |        ?|        ?|          ?|         ?|    ?|    ?|       no|
        |grp_padv4_Pipeline_VITIS_LOOP_223_4_fu_148  |padv4_Pipeline_VITIS_LOOP_223_4  |       66|       66|   0.660 us|  0.660 us|   66|   66|       no|
        +--------------------------------------------+---------------------------------+---------+---------+-----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    290|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    -|     351|    790|    -|
|Memory           |        2|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|    193|    -|
|Register         |        -|    -|     254|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        2|    0|     605|   1273|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      270|  240|  126800|  63400|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    0|      ~0|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------+---------------------------------+---------+----+-----+-----+-----+
    |                  Instance                  |              Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------------------------+---------------------------------+---------+----+-----+-----+-----+
    |grp_padv4_Pipeline_VITIS_LOOP_10_1_fu_115   |padv4_Pipeline_VITIS_LOOP_10_1   |        0|   0|  101|  184|    0|
    |grp_padv4_Pipeline_VITIS_LOOP_203_1_fu_123  |padv4_Pipeline_VITIS_LOOP_203_1  |        0|   0|   67|  158|    0|
    |grp_padv4_Pipeline_VITIS_LOOP_209_2_fu_131  |padv4_Pipeline_VITIS_LOOP_209_2  |        0|   0|   51|  127|    0|
    |grp_padv4_Pipeline_VITIS_LOOP_215_3_fu_140  |padv4_Pipeline_VITIS_LOOP_215_3  |        0|   0|  110|  220|    0|
    |grp_padv4_Pipeline_VITIS_LOOP_223_4_fu_148  |padv4_Pipeline_VITIS_LOOP_223_4  |        0|   0|   22|  101|    0|
    +--------------------------------------------+---------------------------------+---------+----+-----+-----+-----+
    |Total                                       |                                 |        0|   0|  351|  790|    0|
    +--------------------------------------------+---------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------------+----------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory      |              Module              | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------+----------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |message5binary_U  |padv4_message5binary_ROM_AUTO_1R  |        2|  0|   0|    0|  2617|    5|     1|        13085|
    +------------------+----------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total             |                                  |        2|  0|   0|    0|  2617|    5|     1|        13085|
    +------------------+----------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |add_ln213_1_fu_368_p2            |         +|   0|  0|  17|          17|          17|
    |add_ln213_fu_362_p2              |         +|   0|  0|  17|          17|          17|
    |add_ln224_fu_342_p2              |         +|   0|  0|  24|          17|          17|
    |add_ln226_fu_377_p2              |         +|   0|  0|  24|          17|          10|
    |blocksNeeded_fu_219_p2           |         +|   0|  0|  32|          25|           1|
    |sub_ln207_fu_187_p2              |         -|   0|  0|  31|           1|          24|
    |sub_ln213_1_fu_268_p2            |         -|   0|  0|  14|           1|           7|
    |sub_ln213_2_fu_300_p2            |         -|   0|  0|  16|           1|           9|
    |sub_ln213_3_fu_314_p2            |         -|   0|  0|  24|           1|          17|
    |sub_ln213_fu_252_p2              |         -|   0|  0|  23|           1|          16|
    |ap_block_state6_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |icmp_ln209_fu_225_p2             |      icmp|   0|  0|  18|          32|           1|
    |select_ln207_fu_207_p3           |    select|   0|  0|  24|           1|          24|
    |select_ln213_1_fu_320_p3         |    select|   0|  0|  17|           1|          17|
    |select_ln213_fu_284_p3           |    select|   0|  0|   7|           1|           7|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0| 290|         134|         185|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                              |  57|         14|    1|         14|
    |ap_phi_mux_iter_0_lcssa_phi_fu_107_p4  |   9|          2|   32|         64|
    |iter_0_lcssa_reg_103                   |   9|          2|   32|         64|
    |message5binary_address0                |  13|          3|   12|         36|
    |message5binary_ce0                     |  13|          3|    1|          3|
    |messageBlocks_address0                 |  25|          6|   17|        102|
    |messageBlocks_ce0                      |  21|          5|    1|          5|
    |messageBlocks_d0                       |  25|          6|    5|         30|
    |messageBlocks_we0                      |  21|          5|    1|          5|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 193|         46|  102|        323|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------+----+----+-----+-----------+
    |                           Name                          | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------+----+----+-----+-----------+
    |add_ln213_1_reg_459                                      |  17|   0|   17|          0|
    |add_ln224_reg_453                                        |  17|   0|   17|          0|
    |ap_CS_fsm                                                |  13|   0|   13|          0|
    |blocksNeeded_reg_429                                     |  25|   0|   25|          0|
    |grp_padv4_Pipeline_VITIS_LOOP_10_1_fu_115_ap_start_reg   |   1|   0|    1|          0|
    |grp_padv4_Pipeline_VITIS_LOOP_203_1_fu_123_ap_start_reg  |   1|   0|    1|          0|
    |grp_padv4_Pipeline_VITIS_LOOP_209_2_fu_131_ap_start_reg  |   1|   0|    1|          0|
    |grp_padv4_Pipeline_VITIS_LOOP_215_3_fu_140_ap_start_reg  |   1|   0|    1|          0|
    |grp_padv4_Pipeline_VITIS_LOOP_223_4_fu_148_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln209_reg_433                                       |   1|   0|    1|          0|
    |iter_0_lcssa_reg_103                                     |  32|   0|   32|          0|
    |p_cond_loc_fu_64                                         |   1|   0|    1|          0|
    |select_ln207_reg_423                                     |  24|   0|   24|          0|
    |select_ln213_1_reg_448                                   |  17|   0|   17|          0|
    |select_ln213_reg_442                                     |   7|   0|    7|          0|
    |sizeNeeded_3_loc_fu_72                                   |  32|   0|   32|          0|
    |sub_ln203_loc_fu_60                                      |  32|   0|   32|          0|
    |trunc_ln209_reg_437                                      |  31|   0|   31|          0|
    +---------------------------------------------------------+----+----+-----+-----------+
    |Total                                                    | 254|   0|  254|          0|
    +---------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------------+-----+-----+------------+---------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|          padv4|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|          padv4|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|          padv4|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|          padv4|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|          padv4|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|          padv4|  return value|
|ap_return               |  out|   25|  ap_ctrl_hs|          padv4|  return value|
|messageBlocks_address0  |  out|   17|   ap_memory|  messageBlocks|         array|
|messageBlocks_ce0       |  out|    1|   ap_memory|  messageBlocks|         array|
|messageBlocks_we0       |  out|    1|   ap_memory|  messageBlocks|         array|
|messageBlocks_d0        |  out|    5|   ap_memory|  messageBlocks|         array|
+------------------------+-----+-----+------------+---------------+--------------+

