module router_synchronizer(
input detect_addr,
input [1:0] data_in,
input write_enb_reg,
input clk,
input resetn,
input read_enb_0,
input read_enb_1,
input read_enb_2,
input empty_0,
input empty_1,
input empty_2,
input full_0,
input full_1,
input full_2,
output reg vld_out_0,
output reg vld_out_1,
output reg vld_out_2,
output reg [2:0] write_enb,
output reg soft_reset_0,
output reg soft_reset_1,
output reg soft_reset_2,
output reg fifo_full
);

reg [1:0] fifo_addr;
reg [4:0] fifo_0_counter_sft;
reg [4:0] fifo_1_counter_sft;
reg [4:0] fifo_2_counter_sft;


//capturing address

always @ (posedge clk)
begin
if(!resetn)
fifo_addr <= 0;
else if (detect_addr)
fifo_addr <= data_in;
end


