core.pa.PMP_select 0x0000 0 3 2 Power Mode Profile selection
core.pa.mode_pbtl 0x0000 3 1 0 High to use PBTL mode
core.pa.pvdd_scale 0x0000 4 2 3 Pvdd level config. for DNR optimization.
core.pa.TBD_reg_ctrl 0x0000 6 1 0 High: override pin programmed settings with register stettings<br>
core.pa.gd_dVdt 0x0001 0 2 3 Gate driver dV/dt (strength) selection. "00" = lowest, "11" = highest<br>
core.pa.mute_ch0 0x0002 0 1 0 High to force channel 0 to mute
core.pa.mute_ch1 0x0002 1 1 0 High to force channel 1 to mute
core.pa.disable_ch0 0x0002 2 1 0 High to disable channel 0
core.pa.disable_ch1 0x0002 3 1 0 High to disable channel 1
core.pa.standby 0x0002 4 1 0 High to force chip standby.
core.pa.dsp_enable 0x0005 1 1 0 High to enable the digital audio processor
core.pa.dsp_restart 0x0005 2 1 0 High: the DSP is halted, Low: the DSP is running
core.pa.volume_ch0 0x0003 0 8 32 Channel 0 volume setting
core.pa.volume_ch1 0x0004 0 8 32 Channel 1 volume setting
core.pa.dsp_bypass 0x0005 3 1 0 High to take audio directly from i2s/tdm input
core.pa.vol_instant 0x0005 0 1 0 High: Apply volume settings instantly - without ramp
core.pa.clip_pin 0x0006 0 1 0 State of the "clip" signal driving the nClip pin -- "1" means "clip"<br>
core.pa.err_pin 0x0006 1 1 0 Status of the "err" signal driving the nErr pin -- "1" means "error"<br>
core.pa.temp_chip 0x0008 0 8 0 Current chip temperature reading
core.pa.pvdd_chip 0x0009 0 8 0 Current chip Pvdd reading
core.pa.attack_ch1 0x000b 0 5 0 Channel 1 attack time for limiter
core.pa.attack_ch0 0x000a 0 5 0 Channel 0 attack time for limiter
core.pa.release_ch0 0x000c 0 5 18 Channel 0 release time for limiter
core.pa.release_ch1 0x000d 0 5 18 Channel 1 release time for limiter
core.pa.threshold_ch0 0x000e 0 8 0 Channel 0 limiter threshold
core.pa.threshold_ch1 0x000f 0 8 0 Channel 1 limiter threshold
core.pa.gpio_sync_zclip 0x0005 4 1 0 High to use the GPIO pin for inter IC synchronization. Low to use the GPIO pin to indicate amplifier clipping
core.pa.mute_source 0x0002 5 1 0 Select source for the internal mute signal; 0: nmute pin, 1: mute0/1 register settings
core.pa.adc_pin 0x0007 0 8 0 Value representing the level on the ADC input pin
core.pa.dsp_flags 0x0006 2 6 0 Flags set by the DSP
core.i2s_tdm.data_alignment 0x0010 0 2 0 00: I2S, 01: Left Justified, 10: Right Justified
core.i2s_tdm.sck_pol 0x0010 4 1 1 0: Data changes on rising edge of SCK, 1: Data changes on falling edge of SCK
core.i2s_tdm.slot_size 0x0010 5 2 0 Channel slot size: 00: 32bit, 01: 24bit, 10: 16bit
core.i2s_tdm.ws_fs_rising 0x0010 7 1 0 0: Frame starts at falling FS, 1: Frame starts at rising FS
core.i2s_tdm.lsb_first 0x0011 0 1 0 0: The msb is transmitted first, 1: The lsb is transmitted first
core.i2s_tdm.tdm_input_map0 0x0012 0 5 0 Recieved slot number for Ch0 input [0 to 31]
core.i2s_tdm.tdm_input_map1 0x0013 0 5 1 Recieved slot number for Ch1 input [0 to 31]
core.i2s_tdm.tdm_input_map2 0x0014 0 5 0 Reserved
core.i2s_tdm.tdm_input_map3 0x0015 0 5 0 Reserved
core.i2s_tdm.tdm_output_map0 0x0016 0 3 0 Signal transmitted in slot0. 000: Zero, 001: High-Z, 010: DSP Output Ch0, 011: DSP Output Ch1, 1XX: Reserved
core.i2s_tdm.tdm_output_map1 0x0016 3 3 0 Signal transmitted in slot1. 000: Zero, 001: High-Z, 010: DSP Output Ch0, 011: DSP Output Ch1, 1XX: Reserved
core.i2s_tdm.tdm_output_map2 0x0017 0 3 0 Signal transmitted in slot2. 000: Zero, 001: High-Z, 010: DSP Output Ch0, 011: DSP Output Ch1, 1XX: Reserved
core.i2s_tdm.tdm_output_map3 0x0017 3 3 0 Signal transmitted in slot3. 000: Zero, 001: High-Z, 010: DSP Output Ch0, 011: DSP Output Ch1, 1XX: Reserved
core.i2s_tdm.tdm_output_map4 0x0018 0 3 0 Signal transmitted in slot4. 000: Zero, 001: High-Z, 010: DSP Output Ch0, 011: DSP Output Ch1, 1XX: Reserved
core.i2s_tdm.tdm_output_map5 0x0018 3 3 0 Signal transmitted in slot5. 000: Zero, 001: High-Z, 010: DSP Output Ch0, 011: DSP Output Ch1, 1XX: Reserved
core.i2s_tdm.tdm_output_map6 0x0019 0 3 0 Signal transmitted in slot6. 000: Zero, 001: High-Z, 010: DSP Output Ch0, 011: DSP Output Ch1, 1XX: Reserved
core.i2s_tdm.tdm_output_map7 0x0019 3 3 0 Signal transmitted in slot7. 000: Zero, 001: High-Z, 010: DSP Output Ch0, 011: DSP Output Ch1, 1XX: Reserved
core.i2s_tdm.tdm_output_map8 0x001a 0 3 0 Signal transmitted in slot8. 000: Zero, 001: High-Z, 010: DSP Output Ch0, 011: DSP Output Ch1, 1XX: Reserved
core.i2s_tdm.tdm_output_map9 0x001a 3 3 0 Signal transmitted in slot9. 000: Zero, 001: High-Z, 010: DSP Output Ch0, 011: DSP Output Ch1, 1XX: Reserved
core.i2s_tdm.tdm_output_map10 0x001b 0 3 0 Signal transmitted in slot10. 000: Zero, 001: High-Z, 010: DSP Output Ch0, 011: DSP Output Ch1, 1XX: Reserved
core.i2s_tdm.tdm_output_map11 0x001b 3 3 0 Signal transmitted in slot11. 000: Zero, 001: High-Z, 010: DSP Output Ch0, 011: DSP Output Ch1, 1XX: Reserved
core.i2s_tdm.tdm_output_map12 0x001c 0 3 0 Signal transmitted in slot12. 000: Zero, 001: High-Z, 010: DSP Output Ch0, 011: DSP Output Ch1, 1XX: Reserved
core.i2s_tdm.tdm_output_map13 0x001c 3 3 0 Signal transmitted in slot13. 000: Zero, 001: High-Z, 010: DSP Output Ch0, 011: DSP Output Ch1, 1XX: Reserved
core.i2s_tdm.tdm_output_map14 0x001d 0 3 0 Signal transmitted in slot14. 000: Zero, 001: High-Z, 010: DSP Output Ch0, 011: DSP Output Ch1, 1XX: Reserved
core.i2s_tdm.tdm_output_map15 0x001d 3 3 0 Signal transmitted in slot15. 000: Zero, 001: High-Z, 010: DSP Output Ch0, 011: DSP Output Ch1, 1XX: Reserved
core.i2s_tdm.tdm_output_map16 0x001e 0 3 0 Reserved
core.i2s_tdm.tdm_output_map17 0x001e 3 3 0 Reserved
core.i2s_tdm.tdm_output_map18 0x001f 0 3 0 Reserved
core.i2s_tdm.tdm_output_map19 0x001f 3 3 0 Reserved
core.i2s_tdm.tdm_output_map20 0x0020 0 3 0 Reserved
core.i2s_tdm.tdm_output_map21 0x0020 3 3 0 Reserved
core.i2s_tdm.tdm_output_map22 0x0021 0 3 0 Reserved
core.i2s_tdm.tdm_output_map23 0x0021 3 3 0 Reserved
core.i2s_tdm.tdm_output_map24 0x0022 0 3 0 Reserved
core.i2s_tdm.tdm_output_map25 0x0022 3 3 0 Reserved
core.i2s_tdm.tdm_output_map26 0x0023 0 3 0 Reserved
core.i2s_tdm.tdm_output_map27 0x0023 3 3 0 Reserved
core.i2s_tdm.tdm_output_map28 0x0024 0 3 0 Reserved
core.i2s_tdm.tdm_output_map29 0x0024 3 3 0 Reserved
core.i2s_tdm.tdm_output_map30 0x0025 0 3 0 Reserved
core.i2s_tdm.tdm_output_map31 0x0025 3 3 0 Reserved
core.i2s_tdm.tx_loopback 0x0026 0 1 0 1: Transmitted audio data is a loop-back of the received audio data
core.i2s_tdm.tx_enable 0x0026 2 1 0 1: Enable the I2S/TDM data transmitter
core.i2s_tdm.rx_enable 0x0026 1 1 1 1: Enable the I2S/TDM receiver. (Must be enabled to play audio)
core.i2s_tdm.tx_strong_drive 0x0026 3 1 1 1: Enable extra drive strength on I2S/TDM transmitter data output pin
core.i2s_tdm.sync_in_enable 0x0027 0 1 0 1: Enable the amplifier PWM to synchronize to the synchronization pulse on the GPIO pin
core.i2s_tdm.sync_out_enable 0x0027 1 1 0 1: Enable the internal amplifier PWM synchronization signal to drive the GPIO pin (open-drain)
core.i2s_tdm.fast_sync 0x0027 2 1 1 Select frequency of the synchronization signal on the GPIO pin; 0: fs/12288, 1: fs/12
core.i2s_tdm.data_size 0x0010 2 2 0 00: 24bit, 01: 20bit, 10: 18bit, 11: 16bit
core.pmc.pm_cfg.0.pwmFreqMode 0x0030 0 2 3 0:Base, 1:Base/2, 2:Base/4, 3:Base/8
core.pmc.pm_cfg.0.gdsFreqMode 0x0030 2 2 3 GD serial bus refresh rate; 0: fsw*(2/3), 1: fsw*(2/5), 2: fsw*(2/9), 3: fsw*(2/17)
core.pmc.pm_cfg.0.modType 0x0030 4 2 3 PWM BTL modulation type; 0 => 2-level (AD), 1 => 3-level (BD), 2 => 3-level (FC no-CM), 3 => 5-level
core.pmc.pm_cfg.0.lf_bw_scale 0x0030 6 2 0 Loop filter freq. resp. mode; 0 => low-bw, 1=> mid-bw; 2,3=> high-bw
core.pmc.pm_cfg.0.pbtl_half 0x0031 0 1 1 High to use only a single channel for PBTL operation (power saving feature), low for std. PBTL.
core.pmc.pm_cfg.0.gd_hvpu_low 0x0031 1 1 1 High to use reduced-pullup (x1/4) in gate driver for gate charge power saving.
core.pmc.pm_cfg.0.dtsteps_nom 0x0031 2 4 4 Nominal number of dead time steps (5-ish ns per step.)
core.pmc.pm_cfg.0.bal_bw 0x0031 6 2 1 Vcfly balancing HW loop gain/bandwidth. "00" => lowest. "11" => highest.
core.pmc.pm_cfg.1.pwmFreqMode 0x0033 0 2 3 0:Base, 1:Base/2, 2:Base/4, 3:Base/8
core.pmc.pm_cfg.1.gdsFreqMode 0x0033 2 2 1 GD serial bus refresh rate; 0: fsw*(2/3), 1: fsw*(2/5), 2: fsw*(2/9), 3: fsw*(2/17)
core.pmc.pm_cfg.1.modType 0x0033 4 2 3 PWM BTL modulation type; 0 => 2-level (AD), 1 => 3-level (BD), 2 => 3-level (FC no-CM), 3 => 5-level
core.pmc.pm_cfg.1.lf_bw_scale 0x0033 6 2 0 Loop filter freq. resp. mode; 0 => low-bw, 1=> mid-bw; 2,3=> high-bw
core.pmc.pm_cfg.1.pbtl_half 0x0034 0 1 0 High to use only a single channel for PBTL operation (power saving feature), low for std. PBTL.
core.pmc.pm_cfg.1.gd_hvpu_low 0x0034 1 1 0 High to use reduced-pullup (x1/4) in gate driver for gate charge power saving.
core.pmc.pm_cfg.1.dtsteps_nom 0x0034 2 4 4 Nominal number of dead time steps (5-ish ns per step.)
core.pmc.pm_cfg.1.bal_bw 0x0034 6 2 2 Vcfly balancing HW loop gain/bandwidth. "00" => lowest. "11" => highest.
core.pmc.pm_cfg.2.pwmFreqMode 0x0036 0 2 3 0:Base, 1:Base/2, 2:Base/4, 3:Base/8
core.pmc.pm_cfg.2.gdsFreqMode 0x0036 2 2 1 GD serial bus refresh rate; 0: fsw*(2/3), 1: fsw*(2/5), 2: fsw*(2/9), 3: fsw*(2/17)
core.pmc.pm_cfg.2.modType 0x0036 4 2 3 PWM BTL modulation type; 0 => 2-level (AD), 1 => 3-level (BD), 2 => 3-level (FC no-CM), 3 => 5-level
core.pmc.pm_cfg.2.lf_bw_scale 0x0036 6 2 0 Loop filter freq. resp. mode; 0 => low-bw, 1=> mid-bw; 2,3=> high-bw
core.pmc.pm_cfg.2.pbtl_half 0x0037 0 1 0 High to use only a single channel for PBTL operation (power saving feature), low for std. PBTL.
core.pmc.pm_cfg.2.gd_hvpu_low 0x0037 1 1 0 High to use reduced-pullup (x1/4) in gate driver for gate charge power saving.
core.pmc.pm_cfg.2.dtsteps_nom 0x0037 2 4 4 Nominal number of dead time steps (5-ish ns per step.)
core.pmc.pm_cfg.2.bal_bw 0x0037 6 2 3 Vcfly balancing HW loop gain/bandwidth. "00" => lowest. "11" => highest.
core.pmc.pm_cfg.3.pwmFreqMode 0x0039 0 2 2 0:Base, 1:Base/2, 2:Base/4, 3:Base/8
core.pmc.pm_cfg.3.gdsFreqMode 0x0039 2 2 1 GD serial bus refresh rate; 0: fsw*(2/3), 1: fsw*(2/5), 2: fsw*(2/9), 3: fsw*(2/17)
core.pmc.pm_cfg.3.modType 0x0039 4 2 2 PWM BTL modulation type; 0 => 2-level (AD), 1 => 3-level (BD), 2 => 3-level (FC no-CM), 3 => 5-level
core.pmc.pm_cfg.3.lf_bw_scale 0x0039 6 2 0 Loop filter freq. resp. mode; 0 => low-bw, 1=> mid-bw; 2,3=> high-bw
core.pmc.pm_cfg.3.pbtl_half 0x003a 0 1 0 High to use only a single channel for PBTL operation (power saving feature), low for std. PBTL.
core.pmc.pm_cfg.3.gd_hvpu_low 0x003a 1 1 0 High to use reduced-pullup (x1/4) in gate driver for gate charge power saving.
core.pmc.pm_cfg.3.dtsteps_nom 0x003a 2 4 4 Nominal number of dead time steps (5-ish ns per step.)
core.pmc.pm_cfg.3.bal_bw 0x003a 6 2 3 Vcfly balancing HW loop gain/bandwidth. "00" => lowest. "11" => highest.
core.pmc.pm_cfg.4.pwmFreqMode 0x003c 0 2 2 0:Base, 1:Base/2, 2:Base/4, 3:Base/8
core.pmc.pm_cfg.4.gdsFreqMode 0x003c 2 2 3 GD serial bus refresh rate; 0: fsw*(2/3), 1: fsw*(2/5), 2: fsw*(2/9), 3: fsw*(2/17)
core.pmc.pm_cfg.4.modType 0x003c 4 2 3 PWM BTL modulation type; 0 => 2-level (AD), 1 => 3-level (BD), 2 => 3-level (FC no-CM), 3 => 5-level
core.pmc.pm_cfg.4.lf_bw_scale 0x003c 6 2 1 Loop filter freq. resp. mode; 0 => low-bw, 1=> mid-bw; 2,3=> high-bw
core.pmc.pm_cfg.4.pbtl_half 0x003d 0 1 1 High to use only a single channel for PBTL operation (power saving feature), low for std. PBTL.
core.pmc.pm_cfg.4.gd_hvpu_low 0x003d 1 1 1 High to use reduced-pullup (x1/4) in gate driver for gate charge power saving.
core.pmc.pm_cfg.4.dtsteps_nom 0x003d 2 4 4 Nominal number of dead time steps (5-ish ns per step.)
core.pmc.pm_cfg.4.bal_bw 0x003d 6 2 1 Vcfly balancing HW loop gain/bandwidth. "00" => lowest. "11" => highest.
core.pmc.pm_cfg.5.pwmFreqMode 0x003f 0 2 2 0:Base, 1:Base/2, 2:Base/4, 3:Base/8
core.pmc.pm_cfg.5.gdsFreqMode 0x003f 2 2 1 GD serial bus refresh rate; 0: fsw*(2/3), 1: fsw*(2/5), 2: fsw*(2/9), 3: fsw*(2/17)
core.pmc.pm_cfg.5.modType 0x003f 4 2 3 PWM BTL modulation type; 0 => 2-level (AD), 1 => 3-level (BD), 2 => 3-level (FC no-CM), 3 => 5-level
core.pmc.pm_cfg.5.lf_bw_scale 0x003f 6 2 1 Loop filter freq. resp. mode; 0 => low-bw, 1=> mid-bw; 2,3=> high-bw
core.pmc.pm_cfg.5.pbtl_half 0x0040 0 1 0 High to use only a single channel for PBTL operation (power saving feature), low for std. PBTL.
core.pmc.pm_cfg.5.gd_hvpu_low 0x0040 1 1 0 High to use reduced-pullup (x1/4) in gate driver for gate charge power saving.
core.pmc.pm_cfg.5.dtsteps_nom 0x0040 2 4 6 Nominal number of dead time steps (5-ish ns per step.)
core.pmc.pm_cfg.5.bal_bw 0x0040 6 2 2 Vcfly balancing HW loop gain/bandwidth. "00" => lowest. "11" => highest.
core.pmc.pm_cfg.6.pwmFreqMode 0x0042 0 2 1 0:Base, 1:Base/2, 2:Base/4, 3:Base/8
core.pmc.pm_cfg.6.gdsFreqMode 0x0042 2 2 1 GD serial bus refresh rate; 0: fsw*(2/3), 1: fsw*(2/5), 2: fsw*(2/9), 3: fsw*(2/17)
core.pmc.pm_cfg.6.modType 0x0042 4 2 3 PWM BTL modulation type; 0 => 2-level (AD), 1 => 3-level (BD), 2 => 3-level (FC no-CM), 3 => 5-level
core.pmc.pm_cfg.6.lf_bw_scale 0x0042 6 2 1 Loop filter freq. resp. mode; 0 => low-bw, 1=> mid-bw; 2,3=> high-bw
core.pmc.pm_cfg.6.pbtl_half 0x0043 0 1 0 High to use only a single channel for PBTL operation (power saving feature), low for std. PBTL.
core.pmc.pm_cfg.6.gd_hvpu_low 0x0043 1 1 0 High to use reduced-pullup (x1/4) in gate driver for gate charge power saving.
core.pmc.pm_cfg.6.dtsteps_nom 0x0043 2 4 4 Nominal number of dead time steps (5-ish ns per step.)
core.pmc.pm_cfg.6.bal_bw 0x0043 6 2 3 Vcfly balancing HW loop gain/bandwidth. "00" => lowest. "11" => highest.
core.pmc.pm_cfg.7.pwmFreqMode 0x0045 0 2 1 0:Base, 1:Base/2, 2:Base/4, 3:Base/8
core.pmc.pm_cfg.7.gdsFreqMode 0x0045 2 2 1 GD serial bus refresh rate; 0: fsw*(2/3), 1: fsw*(2/5), 2: fsw*(2/9), 3: fsw*(2/17)
core.pmc.pm_cfg.7.modType 0x0045 4 2 2 PWM BTL modulation type; 0 => 2-level (AD), 1 => 3-level (BD), 2 => 3-level (FC no-CM), 3 => 5-level
core.pmc.pm_cfg.7.lf_bw_scale 0x0045 6 2 1 Loop filter freq. resp. mode; 0 => low-bw, 1=> mid-bw; 2,3=> high-bw
core.pmc.pm_cfg.7.pbtl_half 0x0046 0 1 0 High to use only a single channel for PBTL operation (power saving feature), low for std. PBTL.
core.pmc.pm_cfg.7.gd_hvpu_low 0x0046 1 1 0 High to use reduced-pullup (x1/4) in gate driver for gate charge power saving.
core.pmc.pm_cfg.7.dtsteps_nom 0x0046 2 4 4 Nominal number of dead time steps (5-ish ns per step.)
core.pmc.pm_cfg.7.bal_bw 0x0046 6 2 3 Vcfly balancing HW loop gain/bandwidth. "00" => lowest. "11" => highest.
core.pmc.pm_cfg.8.pwmFreqMode 0x0048 0 2 1 0:Base, 1:Base/2, 2:Base/4, 3:Base/8
core.pmc.pm_cfg.8.gdsFreqMode 0x0048 2 2 3 GD serial bus refresh rate; 0: fsw*(2/3), 1: fsw*(2/5), 2: fsw*(2/9), 3: fsw*(2/17)
core.pmc.pm_cfg.8.modType 0x0048 4 2 3 PWM BTL modulation type; 0 => 2-level (AD), 1 => 3-level (BD), 2 => 3-level (FC no-CM), 3 => 5-level
core.pmc.pm_cfg.8.lf_bw_scale 0x0048 6 2 3 Loop filter freq. resp. mode; 0 => low-bw, 1=> mid-bw; 2,3=> high-bw
core.pmc.pm_cfg.8.pbtl_half 0x0049 0 1 1 High to use only a single channel for PBTL operation (power saving feature), low for std. PBTL.
core.pmc.pm_cfg.8.gd_hvpu_low 0x0049 1 1 1 High to use reduced-pullup (x1/4) in gate driver for gate charge power saving.
core.pmc.pm_cfg.8.dtsteps_nom 0x0049 2 4 4 Nominal number of dead time steps (5-ish ns per step.)
core.pmc.pm_cfg.8.bal_bw 0x0049 6 2 1 Vcfly balancing HW loop gain/bandwidth. "00" => lowest. "11" => highest.
core.pmc.pm_cfg.9.pwmFreqMode 0x004b 0 2 1 0:Base, 1:Base/2, 2:Base/4, 3:Base/8
core.pmc.pm_cfg.9.gdsFreqMode 0x004b 2 2 1 GD serial bus refresh rate; 0: fsw*(2/3), 1: fsw*(2/5), 2: fsw*(2/9), 3: fsw*(2/17)
core.pmc.pm_cfg.9.modType 0x004b 4 2 3 PWM BTL modulation type; 0 => 2-level (AD), 1 => 3-level (BD), 2 => 3-level (FC no-CM), 3 => 5-level
core.pmc.pm_cfg.9.lf_bw_scale 0x004b 6 2 3 Loop filter freq. resp. mode; 0 => low-bw, 1=> mid-bw; 2,3=> high-bw
core.pmc.pm_cfg.9.pbtl_half 0x004c 0 1 0 High to use only a single channel for PBTL operation (power saving feature), low for std. PBTL.
core.pmc.pm_cfg.9.gd_hvpu_low 0x004c 1 1 0 High to use reduced-pullup (x1/4) in gate driver for gate charge power saving.
core.pmc.pm_cfg.9.dtsteps_nom 0x004c 2 4 6 Nominal number of dead time steps (5-ish ns per step.)
core.pmc.pm_cfg.9.bal_bw 0x004c 6 2 2 Vcfly balancing HW loop gain/bandwidth. "00" => lowest. "11" => highest.
core.pmc.pm_cfg.10.pwmFreqMode 0x004e 0 2 1 0:Base, 1:Base/2, 2:Base/4, 3:Base/8
core.pmc.pm_cfg.10.gdsFreqMode 0x004e 2 2 1 GD serial bus refresh rate; 0: fsw*(2/3), 1: fsw*(2/5), 2: fsw*(2/9), 3: fsw*(2/17)
core.pmc.pm_cfg.10.modType 0x004e 4 2 3 PWM BTL modulation type; 0 => 2-level (AD), 1 => 3-level (BD), 2 => 3-level (FC no-CM), 3 => 5-level
core.pmc.pm_cfg.10.lf_bw_scale 0x004e 6 2 3 Loop filter freq. resp. mode; 0 => low-bw, 1=> mid-bw; 2,3=> high-bw
core.pmc.pm_cfg.10.pbtl_half 0x004f 0 1 0 High to use only a single channel for PBTL operation (power saving feature), low for std. PBTL.
core.pmc.pm_cfg.10.gd_hvpu_low 0x004f 1 1 0 High to use reduced-pullup (x1/4) in gate driver for gate charge power saving.
core.pmc.pm_cfg.10.dtsteps_nom 0x004f 2 4 4 Nominal number of dead time steps (5-ish ns per step.)
core.pmc.pm_cfg.10.bal_bw 0x004f 6 2 3 Vcfly balancing HW loop gain/bandwidth. "00" => lowest. "11" => highest.
core.pmc.pm_cfg.11.pwmFreqMode 0x0051 0 2 2 0:Base, 1:Base/2, 2:Base/4, 3:Base/8
core.pmc.pm_cfg.11.gdsFreqMode 0x0051 2 2 1 GD serial bus refresh rate; 0: fsw*(2/3), 1: fsw*(2/5), 2: fsw*(2/9), 3: fsw*(2/17)
core.pmc.pm_cfg.11.modType 0x0051 4 2 3 PWM BTL modulation type; 0 => 2-level (AD), 1 => 3-level (BD), 2 => 3-level (FC no-CM), 3 => 5-level
core.pmc.pm_cfg.11.lf_bw_scale 0x0051 6 2 1 Loop filter freq. resp. mode; 0 => low-bw, 1=> mid-bw; 2,3=> high-bw
core.pmc.pm_cfg.11.pbtl_half 0x0052 0 1 1 High to use only a single channel for PBTL operation (power saving feature), low for std. PBTL.
core.pmc.pm_cfg.11.gd_hvpu_low 0x0052 1 1 1 High to use reduced-pullup (x1/4) in gate driver for gate charge power saving.
core.pmc.pm_cfg.11.dtsteps_nom 0x0052 2 4 4 Nominal number of dead time steps (5-ish ns per step.)
core.pmc.pm_cfg.11.bal_bw 0x0052 6 2 1 Vcfly balancing HW loop gain/bandwidth. "00" => lowest. "11" => highest.
core.pmc.pm_cfg.12.pwmFreqMode 0x0054 0 2 2 0:Base, 1:Base/2, 2:Base/4, 3:Base/8
core.pmc.pm_cfg.12.gdsFreqMode 0x0054 2 2 1 GD serial bus refresh rate; 0: fsw*(2/3), 1: fsw*(2/5), 2: fsw*(2/9), 3: fsw*(2/17)
core.pmc.pm_cfg.12.modType 0x0054 4 2 3 PWM BTL modulation type; 0 => 2-level (AD), 1 => 3-level (BD), 2 => 3-level (FC no-CM), 3 => 5-level
core.pmc.pm_cfg.12.lf_bw_scale 0x0054 6 2 1 Loop filter freq. resp. mode; 0 => low-bw, 1=> mid-bw; 2,3=> high-bw
core.pmc.pm_cfg.12.pbtl_half 0x0055 0 1 1 High to use only a single channel for PBTL operation (power saving feature), low for std. PBTL.
core.pmc.pm_cfg.12.gd_hvpu_low 0x0055 1 1 1 High to use reduced-pullup (x1/4) in gate driver for gate charge power saving.
core.pmc.pm_cfg.12.dtsteps_nom 0x0055 2 4 4 Nominal number of dead time steps (5-ish ns per step.)
core.pmc.pm_cfg.12.bal_bw 0x0055 6 2 1 Vcfly balancing HW loop gain/bandwidth. "00" => lowest. "11" => highest.
core.pmc.pm_cfg.13.pwmFreqMode 0x0057 0 2 2 0:Base, 1:Base/2, 2:Base/4, 3:Base/8
core.pmc.pm_cfg.13.gdsFreqMode 0x0057 2 2 1 GD serial bus refresh rate; 0: fsw*(2/3), 1: fsw*(2/5), 2: fsw*(2/9), 3: fsw*(2/17)
core.pmc.pm_cfg.13.modType 0x0057 4 2 3 PWM BTL modulation type; 0 => 2-level (AD), 1 => 3-level (BD), 2 => 3-level (FC no-CM), 3 => 5-level
core.pmc.pm_cfg.13.lf_bw_scale 0x0057 6 2 1 Loop filter freq. resp. mode; 0 => low-bw, 1=> mid-bw; 2,3=> high-bw
core.pmc.pm_cfg.13.pbtl_half 0x0058 0 1 0 High to use only a single channel for PBTL operation (power saving feature), low for std. PBTL.
core.pmc.pm_cfg.13.gd_hvpu_low 0x0058 1 1 0 High to use reduced-pullup (x1/4) in gate driver for gate charge power saving.
core.pmc.pm_cfg.13.dtsteps_nom 0x0058 2 4 4 Nominal number of dead time steps (5-ish ns per step.)
core.pmc.pm_cfg.13.bal_bw 0x0058 6 2 2 Vcfly balancing HW loop gain/bandwidth. "00" => lowest. "11" => highest.
core.pmc.pm_cfg.14.pwmFreqMode 0x005a 0 2 2 0:Base, 1:Base/2, 2:Base/4, 3:Base/8
core.pmc.pm_cfg.14.gdsFreqMode 0x005a 2 2 1 GD serial bus refresh rate; 0: fsw*(2/3), 1: fsw*(2/5), 2: fsw*(2/9), 3: fsw*(2/17)
core.pmc.pm_cfg.14.modType 0x005a 4 2 3 PWM BTL modulation type; 0 => 2-level (AD), 1 => 3-level (BD), 2 => 3-level (FC no-CM), 3 => 5-level
core.pmc.pm_cfg.14.lf_bw_scale 0x005a 6 2 1 Loop filter freq. resp. mode; 0 => low-bw, 1=> mid-bw; 2,3=> high-bw
core.pmc.pm_cfg.14.pbtl_half 0x005b 0 1 0 High to use only a single channel for PBTL operation (power saving feature), low for std. PBTL.
core.pmc.pm_cfg.14.gd_hvpu_low 0x005b 1 1 0 High to use reduced-pullup (x1/4) in gate driver for gate charge power saving.
core.pmc.pm_cfg.14.dtsteps_nom 0x005b 2 4 4 Nominal number of dead time steps (5-ish ns per step.)
core.pmc.pm_cfg.14.bal_bw 0x005b 6 2 3 Vcfly balancing HW loop gain/bandwidth. "00" => lowest. "11" => highest.
core.pmc.pm_cfg.15.pwmFreqMode 0x005d 0 2 1 0:Base, 1:Base/2, 2:Base/4, 3:Base/8
core.pmc.pm_cfg.15.gdsFreqMode 0x005d 2 2 1 GD serial bus refresh rate; 0: fsw*(2/3), 1: fsw*(2/5), 2: fsw*(2/9), 3: fsw*(2/17)
core.pmc.pm_cfg.15.modType 0x005d 4 2 2 PWM BTL modulation type; 0 => 2-level (AD), 1 => 3-level (BD), 2 => 3-level (FC no-CM), 3 => 5-level
core.pmc.pm_cfg.15.lf_bw_scale 0x005d 6 2 1 Loop filter freq. resp. mode; 0 => low-bw, 1=> mid-bw; 2,3=> high-bw
core.pmc.pm_cfg.15.pbtl_half 0x005e 0 1 0 High to use only a single channel for PBTL operation (power saving feature), low for std. PBTL.
core.pmc.pm_cfg.15.gd_hvpu_low 0x005e 1 1 0 High to use reduced-pullup (x1/4) in gate driver for gate charge power saving.
core.pmc.pm_cfg.15.dtsteps_nom 0x005e 2 4 4 Nominal number of dead time steps (5-ish ns per step.)
core.pmc.pm_cfg.15.bal_bw 0x005e 6 2 3 Vcfly balancing HW loop gain/bandwidth. "00" => lowest. "11" => highest.
core.pmc.pm_cfg.16.pwmFreqMode 0x0060 0 2 2 0:Base, 1:Base/2, 2:Base/4, 3:Base/8
core.pmc.pm_cfg.16.gdsFreqMode 0x0060 2 2 1 GD serial bus refresh rate; 0: fsw*(2/3), 1: fsw*(2/5), 2: fsw*(2/9), 3: fsw*(2/17)
core.pmc.pm_cfg.16.modType 0x0060 4 2 1 PWM BTL modulation type; 0 => 2-level (AD), 1 => 3-level (BD), 2 => 3-level (FC no-CM), 3 => 5-level
core.pmc.pm_cfg.16.lf_bw_scale 0x0060 6 2 0 Loop filter freq. resp. mode; 0 => low-bw, 1=> mid-bw; 2,3=> high-bw
core.pmc.pm_cfg.16.pbtl_half 0x0061 0 1 0 High to use only a single channel for PBTL operation (power saving feature), low for std. PBTL.
core.pmc.pm_cfg.16.gd_hvpu_low 0x0061 1 1 0 High to use reduced-pullup (x1/4) in gate driver for gate charge power saving.
core.pmc.pm_cfg.16.dtsteps_nom 0x0061 2 4 4 Nominal number of dead time steps (5-ish ns per step.)
core.pmc.pm_cfg.16.bal_bw 0x0061 6 2 3 Vcfly balancing HW loop gain/bandwidth. "00" => lowest. "11" => highest.
core.pmc.pm_cfg.17.pwmFreqMode 0x0063 0 2 1 0:Base, 1:Base/2, 2:Base/4, 3:Base/8
core.pmc.pm_cfg.17.gdsFreqMode 0x0063 2 2 1 GD serial bus refresh rate; 0: fsw*(2/3), 1: fsw*(2/5), 2: fsw*(2/9), 3: fsw*(2/17)
core.pmc.pm_cfg.17.modType 0x0063 4 2 1 PWM BTL modulation type; 0 => 2-level (AD), 1 => 3-level (BD), 2 => 3-level (FC no-CM), 3 => 5-level
core.pmc.pm_cfg.17.lf_bw_scale 0x0063 6 2 1 Loop filter freq. resp. mode; 0 => low-bw, 1=> mid-bw; 2,3=> high-bw
core.pmc.pm_cfg.17.pbtl_half 0x0064 0 1 0 High to use only a single channel for PBTL operation (power saving feature), low for std. PBTL.
core.pmc.pm_cfg.17.gd_hvpu_low 0x0064 1 1 0 High to use reduced-pullup (x1/4) in gate driver for gate charge power saving.
core.pmc.pm_cfg.17.dtsteps_nom 0x0064 2 4 4 Nominal number of dead time steps (5-ish ns per step.)
core.pmc.pm_cfg.17.bal_bw 0x0064 6 2 3 Vcfly balancing HW loop gain/bandwidth. "00" => lowest. "11" => highest.
core.pmc.pm_cfg.18.pwmFreqMode 0x0066 0 2 1 0:Base, 1:Base/2, 2:Base/4, 3:Base/8
core.pmc.pm_cfg.18.gdsFreqMode 0x0066 2 2 1 GD serial bus refresh rate; 0: fsw*(2/3), 1: fsw*(2/5), 2: fsw*(2/9), 3: fsw*(2/17)
core.pmc.pm_cfg.18.modType 0x0066 4 2 1 PWM BTL modulation type; 0 => 2-level (AD), 1 => 3-level (BD), 2 => 3-level (FC no-CM), 3 => 5-level
core.pmc.pm_cfg.18.lf_bw_scale 0x0066 6 2 1 Loop filter freq. resp. mode; 0 => low-bw, 1=> mid-bw; 2,3=> high-bw
core.pmc.pm_cfg.18.pbtl_half 0x0067 0 1 0 High to use only a single channel for PBTL operation (power saving feature), low for std. PBTL.
core.pmc.pm_cfg.18.gd_hvpu_low 0x0067 1 1 0 High to use reduced-pullup (x1/4) in gate driver for gate charge power saving.
core.pmc.pm_cfg.18.dtsteps_nom 0x0067 2 4 4 Nominal number of dead time steps (5-ish ns per step.)
core.pmc.pm_cfg.18.bal_bw 0x0067 6 2 3 Vcfly balancing HW loop gain/bandwidth. "00" => lowest. "11" => highest.
core.pmc.pm_cfg.19.pwmFreqMode 0x0069 0 2 1 0:Base, 1:Base/2, 2:Base/4, 3:Base/8
core.pmc.pm_cfg.19.gdsFreqMode 0x0069 2 2 1 GD serial bus refresh rate; 0: fsw*(2/3), 1: fsw*(2/5), 2: fsw*(2/9), 3: fsw*(2/17)
core.pmc.pm_cfg.19.modType 0x0069 4 2 1 PWM BTL modulation type; 0 => 2-level (AD), 1 => 3-level (BD), 2 => 3-level (FC no-CM), 3 => 5-level
core.pmc.pm_cfg.19.lf_bw_scale 0x0069 6 2 1 Loop filter freq. resp. mode; 0 => low-bw, 1=> mid-bw; 2,3=> high-bw
core.pmc.pm_cfg.19.pbtl_half 0x006a 0 1 0 High to use only a single channel for PBTL operation (power saving feature), low for std. PBTL.
core.pmc.pm_cfg.19.gd_hvpu_low 0x006a 1 1 0 High to use reduced-pullup (x1/4) in gate driver for gate charge power saving.
core.pmc.pm_cfg.19.dtsteps_nom 0x006a 2 4 4 Nominal number of dead time steps (5-ish ns per step.)
core.pmc.pm_cfg.19.bal_bw 0x006a 6 2 3 Vcfly balancing HW loop gain/bandwidth. "00" => lowest. "11" => highest.
core.pmc.otp.PMP0.PMcfg0_idx 0x006c 0 4 0 4b. PowerMode 0 settings pointer.
core.pmc.otp.PMP0.PMcfg1_idx 0x006c 4 4 0 4b. PowerMode 1 settings pointer.
core.pmc.otp.PMP0.PMcfg2_idx 0x006d 0 4 1 4b. PowerMode 2 settings pointer.
core.pmc.otp.PMP0.PMcfg3_idx 0x006d 4 4 2 4b. PowerMode 3 settings pointer.
core.pmc.otp.PMP0.PMcfg_lowPvdd_idx 0x006e 0 2 0 2b. Pointer to settings for PowerMode for low-Pvdd operation (PowerMode 5)
core.pmc.otp.PMP0.PMcfg_lowPvddT_idx 0x006e 2 2 0 2b. Pointer to settings for PowerMode for low-Pvdd operation (PowerMode 6)
core.pmc.otp.PMP0.PM_max 0x006e 4 2 3 2b.  Max. PowerMode (among PM0-3) to be used by auto-PM selector
core.pmc.otp.PMP0.PM_min 0x006e 6 2 1 2b.  Min. PowerMode (among PM0-3) to be used by auto-PM selector
core.pmc.otp.PMP0.lf_bias_scale 0x006f 1 2 2 2b. Loop filter bias setting; 0 => low-bias, 1 => mid-bias, 2,3 => high-bias (low-noise)
core.pmc.otp.PMP0.lf_int3_c_scale 0x006f 3 2 3 2b. Loop filter integrator 3 time constant tuning handle. "00" => fast (least stable), "11" => normal/slow.
core.pmc.otp.PMP0.lf_gain_fwd 0x006f 5 3 5 3b. Loop filter forward gain setting. "100" = nominal/middle.
core.pmc.otp.PMP1.PMcfg0_idx 0x0071 0 4 0 4b. PowerMode 0 settings pointer.
core.pmc.otp.PMP1.PMcfg1_idx 0x0071 4 4 0 4b. PowerMode 1 settings pointer.
core.pmc.otp.PMP1.PMcfg2_idx 0x0072 0 4 1 4b. PowerMode 2 settings pointer.
core.pmc.otp.PMP1.PMcfg3_idx 0x0072 4 4 3 4b. PowerMode 3 settings pointer.
core.pmc.otp.PMP1.PMcfg_lowPvdd_idx 0x0073 0 2 0 2b. Pointer to settings for PowerMode for low-Pvdd operation (PowerMode 5)
core.pmc.otp.PMP1.PMcfg_lowPvddT_idx 0x0073 2 2 0 2b. Pointer to settings for PowerMode for low-Pvdd operation (PowerMode 6)
core.pmc.otp.PMP1.PM_max 0x0073 4 2 3 2b.  Max. PowerMode (among PM0-3) to be used by auto-PM selector
core.pmc.otp.PMP1.PM_min 0x0073 6 2 1 2b.  Min. PowerMode (among PM0-3) to be used by auto-PM selector
core.pmc.otp.PMP1.lf_bias_scale 0x0074 1 2 2 2b. Loop filter bias setting; 0 => low-bias, 1 => mid-bias, 2,3 => high-bias (low-noise)
core.pmc.otp.PMP1.lf_int3_c_scale 0x0074 3 2 3 2b. Loop filter integrator 3 time constant tuning handle. "00" => fast (least stable), "11" => normal/slow.
core.pmc.otp.PMP1.lf_gain_fwd 0x0074 5 3 5 3b. Loop filter forward gain setting. "100" = nominal/middle.
core.pmc.otp.PMP2.PMcfg0_idx 0x0076 0 4 4 4b. PowerMode 0 settings pointer.
core.pmc.otp.PMP2.PMcfg1_idx 0x0076 4 4 4 4b. PowerMode 1 settings pointer.
core.pmc.otp.PMP2.PMcfg2_idx 0x0077 0 4 5 4b. PowerMode 2 settings pointer.
core.pmc.otp.PMP2.PMcfg3_idx 0x0077 4 4 6 4b. PowerMode 3 settings pointer.
core.pmc.otp.PMP2.PMcfg_lowPvdd_idx 0x0078 0 2 1 2b. Pointer to settings for PowerMode for low-Pvdd operation (PowerMode 5)
core.pmc.otp.PMP2.PMcfg_lowPvddT_idx 0x0078 2 2 1 2b. Pointer to settings for PowerMode for low-Pvdd operation (PowerMode 6)
core.pmc.otp.PMP2.PM_max 0x0078 4 2 3 2b.  Max. PowerMode (among PM0-3) to be used by auto-PM selector
core.pmc.otp.PMP2.PM_min 0x0078 6 2 1 2b.  Min. PowerMode (among PM0-3) to be used by auto-PM selector
core.pmc.otp.PMP2.lf_bias_scale 0x0079 1 2 2 2b. Loop filter bias setting; 0 => low-bias, 1 => mid-bias, 2,3 => high-bias (low-noise)
core.pmc.otp.PMP2.lf_int3_c_scale 0x0079 3 2 2 2b. Loop filter integrator 3 time constant tuning handle. "00" => fast (least stable), "11" => normal/slow.
core.pmc.otp.PMP2.lf_gain_fwd 0x0079 5 3 5 3b. Loop filter forward gain setting. "100" = nominal/middle.
core.pmc.otp.PMP3.PMcfg0_idx 0x007b 0 4 4 4b. PowerMode 0 settings pointer.
core.pmc.otp.PMP3.PMcfg1_idx 0x007b 4 4 4 4b. PowerMode 1 settings pointer.
core.pmc.otp.PMP3.PMcfg2_idx 0x007c 0 4 5 4b. PowerMode 2 settings pointer.
core.pmc.otp.PMP3.PMcfg3_idx 0x007c 4 4 7 4b. PowerMode 3 settings pointer.
core.pmc.otp.PMP3.PMcfg_lowPvdd_idx 0x007d 0 2 1 2b. Pointer to settings for PowerMode for low-Pvdd operation (PowerMode 5)
core.pmc.otp.PMP3.PMcfg_lowPvddT_idx 0x007d 2 2 1 2b. Pointer to settings for PowerMode for low-Pvdd operation (PowerMode 6)
core.pmc.otp.PMP3.PM_max 0x007d 4 2 3 2b.  Max. PowerMode (among PM0-3) to be used by auto-PM selector
core.pmc.otp.PMP3.PM_min 0x007d 6 2 1 2b.  Min. PowerMode (among PM0-3) to be used by auto-PM selector
core.pmc.otp.PMP3.lf_bias_scale 0x007e 1 2 2 2b. Loop filter bias setting; 0 => low-bias, 1 => mid-bias, 2,3 => high-bias (low-noise)
core.pmc.otp.PMP3.lf_int3_c_scale 0x007e 3 2 1 2b. Loop filter integrator 3 time constant tuning handle. "00" => fast (least stable), "11" => normal/slow.
core.pmc.otp.PMP3.lf_gain_fwd 0x007e 5 3 5 3b. Loop filter forward gain setting. "100" = nominal/middle.
core.pmc.otp.PMP4.PMcfg0_idx 0x0080 0 4 8 4b. PowerMode 0 settings pointer.
core.pmc.otp.PMP4.PMcfg1_idx 0x0080 4 4 8 4b. PowerMode 1 settings pointer.
core.pmc.otp.PMP4.PMcfg2_idx 0x0081 0 4 9 4b. PowerMode 2 settings pointer.
core.pmc.otp.PMP4.PMcfg3_idx 0x0081 4 4 10 4b. PowerMode 3 settings pointer.
core.pmc.otp.PMP4.PMcfg_lowPvdd_idx 0x0082 0 2 2 2b. Pointer to settings for PowerMode for low-Pvdd operation (PowerMode 5)
core.pmc.otp.PMP4.PMcfg_lowPvddT_idx 0x0082 2 2 1 2b. Pointer to settings for PowerMode for low-Pvdd operation (PowerMode 6)
core.pmc.otp.PMP4.PM_max 0x0082 4 2 3 2b.  Max. PowerMode (among PM0-3) to be used by auto-PM selector
core.pmc.otp.PMP4.PM_min 0x0082 6 2 1 2b.  Min. PowerMode (among PM0-3) to be used by auto-PM selector
core.pmc.otp.PMP4.lf_bias_scale 0x0083 1 2 2 2b. Loop filter bias setting; 0 => low-bias, 1 => mid-bias, 2,3 => high-bias (low-noise)
core.pmc.otp.PMP4.lf_int3_c_scale 0x0083 3 2 3 2b. Loop filter integrator 3 time constant tuning handle. "00" => fast (least stable), "11" => normal/slow.
core.pmc.otp.PMP4.lf_gain_fwd 0x0083 5 3 5 3b. Loop filter forward gain setting. "100" = nominal/middle.
core.pmc.otp.PMP5.PMcfg0_idx 0x0085 0 4 8 4b. PowerMode 0 settings pointer.
core.pmc.otp.PMP5.PMcfg1_idx 0x0085 4 4 8 4b. PowerMode 1 settings pointer.
core.pmc.otp.PMP5.PMcfg2_idx 0x0086 0 4 9 4b. PowerMode 2 settings pointer.
core.pmc.otp.PMP5.PMcfg3_idx 0x0086 4 4 7 4b. PowerMode 3 settings pointer.
core.pmc.otp.PMP5.PMcfg_lowPvdd_idx 0x0087 0 2 2 2b. Pointer to settings for PowerMode for low-Pvdd operation (PowerMode 5)
core.pmc.otp.PMP5.PMcfg_lowPvddT_idx 0x0087 2 2 1 2b. Pointer to settings for PowerMode for low-Pvdd operation (PowerMode 6)
core.pmc.otp.PMP5.PM_max 0x0087 4 2 3 2b.  Max. PowerMode (among PM0-3) to be used by auto-PM selector
core.pmc.otp.PMP5.PM_min 0x0087 6 2 1 2b.  Min. PowerMode (among PM0-3) to be used by auto-PM selector
core.pmc.otp.PMP5.lf_bias_scale 0x0088 1 2 2 2b. Loop filter bias setting; 0 => low-bias, 1 => mid-bias, 2,3 => high-bias (low-noise)
core.pmc.otp.PMP5.lf_int3_c_scale 0x0088 3 2 3 2b. Loop filter integrator 3 time constant tuning handle. "00" => fast (least stable), "11" => normal/slow.
core.pmc.otp.PMP5.lf_gain_fwd 0x0088 5 3 5 3b. Loop filter forward gain setting. "100" = nominal/middle.
core.pmc.otp.pmHwCfg_suppl.pwm_iramp_table.0 0x008d 0 4 7 PWM iramp setting for each pwmFreqMode.
core.pmc.otp.pmHwCfg_suppl.pwm_iramp_table.1 0x008d 4 4 7 PWM iramp setting for each pwmFreqMode.
core.pmc.otp.pmHwCfg_suppl.pwm_iramp_table.2 0x008e 0 4 3 PWM iramp setting for each pwmFreqMode.
core.pmc.otp.pmHwCfg_suppl.pwm_iramp_table.3 0x008e 4 4 1 PWM iramp setting for each pwmFreqMode.
core.pmc.otp.pmHwCfg_suppl.dtsteps_delta_table.0 0x008a 0 4 3 dtsteps modification depending on gd_str.
core.pmc.otp.pmHwCfg_suppl.dtsteps_delta_table.1 0x008a 4 4 2 dtsteps modification depending on gd_str.
core.pmc.otp.pmHwCfg_suppl.dtsteps_delta_table.2 0x008b 0 4 1 dtsteps modification depending on gd_str.
core.pmc.otp.pmHwCfg_suppl.dtsteps_delta_table.3 0x008b 4 4 0 dtsteps modification depending on gd_str.
core.pmc.otp.pmHwCfg_suppl.ocp_blnk_table.0 0x008c 0 2 3 ocp_blnk setting for each gd_str.
core.pmc.otp.pmHwCfg_suppl.ocp_blnk_table.1 0x008c 2 2 3 ocp_blnk setting for each gd_str.
core.pmc.otp.pmHwCfg_suppl.ocp_blnk_table.2 0x008c 4 2 3 ocp_blnk setting for each gd_str.
core.pmc.otp.pmHwCfg_suppl.ocp_blnk_table.3 0x008c 6 2 3 ocp_blnk setting for each gd_str.
core.pmc.otp.Mthr_0to1 0x0094 0 8 35 PM 0->1 M limit; M=0...255; 0=>0.0, 255=>1.0
core.pmc.otp.Mthr_1to2 0x0095 0 8 45 PM 1->2 M limit
core.pmc.otp.Mthr_2to3 0x0096 0 8 55 PM 2->3 M limit
core.pmc.otp.Mthr_1to0_hyst 0x0097 0 4 5 PM 1->0 M hysteresis
core.pmc.otp.Mthr_2to1_hyst 0x0097 4 4 4 PM 2->1 M hysteresis
core.pmc.otp.Mthr_3to2_hyst 0x0098 0 4 6 PM 3->2 M hysteresis
core.pmc.otp.Ncycles_avg 0x0098 4 4 4 Number of swithcing cycles averaged per M calc. update
core.pmc.otp.N_Mupd_PMup 0x0099 0 4 1 Number of M updates to be above threshold for PM increase
core.pmc.otp.Ncount_mute_off 0x0099 4 4 1 Number of consequtive audio sample above threshold amplitude for wake-up from power-down
core.pmc.otp.N_Mupd_PMdn__0 0x009a 0 8 64 Number of M updates to be below threshold for PM decrease
core.pmc.otp.N_Mupd_PMdn__1 0x009b 0 8 64 Number of M updates to be below threshold for PM decrease
core.pmc.otp.mute_signal_thr 0x009c 0 8 32 Audio signal activity detector "no activity" threshold
core.pmc.otp.Ncount_mute_on__0 0x009d 0 8 64 Number of consequtive audio samples w/ sub-threshold amplitude for auto-power-down
core.pmc.otp.Ncount_mute_on__1 0x009e 0 8 64 Number of consequtive audio samples w/ sub-threshold amplitude for auto-power-down
core.pmc.otp.PMP_disableMask 0x009f 0 8 0 OTP handle for flagging PMPs that may not be selected; MSB=>MPM7, LSB=>PMP0
core.pmc.otp.PMC_disHighPerfAudio 0x00a0 0 1 0 OTP handle for disabling high-performance audio HW settings (int1_rscale_low="1", lf_bias_scale="11") in any PMP
core.pmc.otp.mute_signal_gate 0x00a0 1 1 1 High to let audio signal activity detector power down amplifier if no/low signal
core.pmc.otp.mute_signal_the_hyst 0x00a0 2 4 4 Hysteresis for wake-up from power-down
core.pmc.otp.PMC_nDavg_nom 0x00a1 0 5 4 Number of duty cycle averages for max. switching frequency (pwmFreqMode = "00")
core.pmc.reg.PMP6.PMcfg0_idx 0x00a4 0 4 4 4b. PowerMode 0 settings pointer.
core.pmc.reg.PMP6.PMcfg1_idx 0x00a4 4 4 4 4b. PowerMode 1 settings pointer.
core.pmc.reg.PMP6.PMcfg2_idx 0x00a5 0 4 5 4b. PowerMode 2 settings pointer.
core.pmc.reg.PMP6.PMcfg3_idx 0x00a5 4 4 6 4b. PowerMode 3 settings pointer.
core.pmc.reg.PMP6.PMcfg_lowPvdd_idx 0x00a6 0 2 1 2b. Pointer to settings for PowerMode for low-Pvdd operation (PowerMode 5)
core.pmc.reg.PMP6.PMcfg_lowPvddT_idx 0x00a6 2 2 1 2b. Pointer to settings for PowerMode for low-Pvdd operation (PowerMode 6)
core.pmc.reg.PMP6.PM_max 0x00a6 4 2 3 2b.  Max. PowerMode (among PM0-3) to be used by auto-PM selector
core.pmc.reg.PMP6.PM_min 0x00a6 6 2 1 2b.  Min. PowerMode (among PM0-3) to be used by auto-PM selector
core.pmc.reg.PMP6.lf_bias_scale 0x00a7 1 2 1 2b. Loop filter bias setting; 0 => low-bias, 1 => mid-bias, 2,3 => high-bias (low-noise)
core.pmc.reg.PMP6.lf_int3_c_scale 0x00a7 3 2 3 2b. Loop filter integrator 3 time constant tuning handle. "00" => fast (least stable), "11" => normal/slow.
core.pmc.reg.PMP6.lf_gain_fwd 0x00a7 5 3 4 3b. Loop filter forward gain setting. "100" = nominal/middle.
core.pmc.reg.PMP7.PMcfg0_idx 0x00a9 0 4 4 4b. PowerMode 0 settings pointer.
core.pmc.reg.PMP7.PMcfg1_idx 0x00a9 4 4 4 4b. PowerMode 1 settings pointer.
core.pmc.reg.PMP7.PMcfg2_idx 0x00aa 0 4 5 4b. PowerMode 2 settings pointer.
core.pmc.reg.PMP7.PMcfg3_idx 0x00aa 4 4 6 4b. PowerMode 3 settings pointer.
core.pmc.reg.PMP7.PMcfg_lowPvdd_idx 0x00ab 0 2 1 2b. Pointer to settings for PowerMode for low-Pvdd operation (PowerMode 5)
core.pmc.reg.PMP7.PMcfg_lowPvddT_idx 0x00ab 2 2 1 2b. Pointer to settings for PowerMode for low-Pvdd operation (PowerMode 6)
core.pmc.reg.PMP7.PM_max 0x00ab 4 2 3 2b.  Max. PowerMode (among PM0-3) to be used by auto-PM selector
core.pmc.reg.PMP7.PM_min 0x00ab 6 2 1 2b.  Min. PowerMode (among PM0-3) to be used by auto-PM selector
core.pmc.reg.PMP7.lf_bias_scale 0x00ac 1 2 1 2b. Loop filter bias setting; 0 => low-bias, 1 => mid-bias, 2,3 => high-bias (low-noise)
core.pmc.reg.PMP7.lf_int3_c_scale 0x00ac 3 2 3 2b. Loop filter integrator 3 time constant tuning handle. "00" => fast (least stable), "11" => normal/slow.
core.pmc.reg.PMP7.lf_gain_fwd 0x00ac 5 3 4 3b. Loop filter forward gain setting. "100" = nominal/middle.
core.pmc.reg.PM_man_force0 0x00ae 0 1 0 1b. High to force manually selected PM on channel 0
core.pmc.reg.PM_man_force1 0x00ae 1 1 0 1b. High to force manually selected PM on channel 1
core.pmc.reg.PM_sel_man0 0x00ae 2 3 0 2b. Channel 0 manually selected PM, used if PM_man_force0 is high.
core.pmc.reg.PM_sel_man1 0x00ae 5 3 0 2b. Channel 1 manually selected PM, used if PM_man_force1 is high.
core.pmc.PMP_selected 0x00bc 0 3 0 Currently selected Power Mode Profile (PMP)
core.pmc.PM_ch0 0x00bd 0 3 0 Current selected Power Mode for channel 0
core.pmc.PM_ch1 0x00bd 3 3 0 Current selected Power Mode for channel 1
core.pmc.Mdetector_ch0 0x00be 0 8 0 Channel 0 modulation index detector output; M=0...255; 0=>0.0, 255=>1.0
core.pmc.Mdetector_ch1 0x00bf 0 8 0 Channel 1 modulation index detector output; M=0...255; 0=>0.0, 255=>1.0
core.pmc.otp.PMP0.audio_dither_lvl 0x0070 0 4 13 4b.  Pre-DAC digital audio dither level. "0000" => no dither
core.pmc.otp.PMP1.audio_dither_lvl 0x0075 0 4 13 4b.  Pre-DAC digital audio dither level. "0000" => no dither
core.pmc.otp.PMP2.audio_dither_lvl 0x007a 0 4 8 4b.  Pre-DAC digital audio dither level. "0000" => no dither
core.pmc.otp.PMP3.audio_dither_lvl 0x007f 0 4 8 4b.  Pre-DAC digital audio dither level. "0000" => no dither
core.pmc.otp.PMP4.audio_dither_lvl 0x0084 0 4 0 4b.  Pre-DAC digital audio dither level. "0000" => no dither
core.pmc.otp.PMP5.audio_dither_lvl 0x0089 0 4 0 4b.  Pre-DAC digital audio dither level. "0000" => no dither
core.pmc.reg.PMP6.audio_dither_lvl 0x00a8 0 4 0 4b.  Pre-DAC digital audio dither level. "0000" => no dither
core.pmc.reg.PMP7.audio_dither_lvl 0x00ad 0 4 0 4b.  Pre-DAC digital audio dither level. "0000" => no dither
core.pmc.pm_cfg.0.bal_rate 0x0032 0 2 3 Vcfly balancing event rate for duty cycled control. "11" => always, "10" => 128kHz, "01" => 64kHz, "00" => 32kHz
core.pmc.pm_cfg.0.pm_spare_bit 0x0032 6 1 0 Single bit for experiemental setting
core.pmc.pm_cfg.1.bal_rate 0x0035 0 2 3 Vcfly balancing event rate for duty cycled control. "11" => always, "10" => 128kHz, "01" => 64kHz, "00" => 32kHz
core.pmc.pm_cfg.1.pm_spare_bit 0x0035 6 1 0 Single bit for experiemental setting
core.pmc.pm_cfg.2.bal_rate 0x0038 0 2 0 Vcfly balancing event rate for duty cycled control. "11" => always, "10" => 128kHz, "01" => 64kHz, "00" => 32kHz
core.pmc.pm_cfg.2.pm_spare_bit 0x0038 6 1 0 Single bit for experiemental setting
core.pmc.pm_cfg.3.bal_rate 0x003b 0 2 3 Vcfly balancing event rate for duty cycled control. "11" => always, "10" => 128kHz, "01" => 64kHz, "00" => 32kHz
core.pmc.pm_cfg.3.pm_spare_bit 0x003b 6 1 0 Single bit for experiemental setting
core.pmc.pm_cfg.4.bal_rate 0x003e 0 2 3 Vcfly balancing event rate for duty cycled control. "11" => always, "10" => 128kHz, "01" => 64kHz, "00" => 32kHz
core.pmc.pm_cfg.4.pm_spare_bit 0x003e 6 1 0 Single bit for experiemental setting
core.pmc.pm_cfg.5.bal_rate 0x0041 0 2 3 Vcfly balancing event rate for duty cycled control. "11" => always, "10" => 128kHz, "01" => 64kHz, "00" => 32kHz
core.pmc.pm_cfg.5.pm_spare_bit 0x0041 6 1 0 Single bit for experiemental setting
core.pmc.pm_cfg.6.bal_rate 0x0044 0 2 3 Vcfly balancing event rate for duty cycled control. "11" => always, "10" => 128kHz, "01" => 64kHz, "00" => 32kHz
core.pmc.pm_cfg.6.pm_spare_bit 0x0044 6 1 0 Single bit for experiemental setting
core.pmc.pm_cfg.7.bal_rate 0x0047 0 2 3 Vcfly balancing event rate for duty cycled control. "11" => always, "10" => 128kHz, "01" => 64kHz, "00" => 32kHz
core.pmc.pm_cfg.7.pm_spare_bit 0x0047 6 1 0 Single bit for experiemental setting
core.pmc.pm_cfg.8.bal_rate 0x004a 0 2 3 Vcfly balancing event rate for duty cycled control. "11" => always, "10" => 128kHz, "01" => 64kHz, "00" => 32kHz
core.pmc.pm_cfg.8.pm_spare_bit 0x004a 6 1 0 Single bit for experiemental setting
core.pmc.pm_cfg.9.bal_rate 0x004d 0 2 3 Vcfly balancing event rate for duty cycled control. "11" => always, "10" => 128kHz, "01" => 64kHz, "00" => 32kHz
core.pmc.pm_cfg.9.pm_spare_bit 0x004d 6 1 0 Single bit for experiemental setting
core.pmc.pm_cfg.10.bal_rate 0x0050 0 2 3 Vcfly balancing event rate for duty cycled control. "11" => always, "10" => 128kHz, "01" => 64kHz, "00" => 32kHz
core.pmc.pm_cfg.10.pm_spare_bit 0x0050 6 1 0 Single bit for experiemental setting
core.pmc.pm_cfg.11.bal_rate 0x0053 0 2 3 Vcfly balancing event rate for duty cycled control. "11" => always, "10" => 128kHz, "01" => 64kHz, "00" => 32kHz
core.pmc.pm_cfg.11.pm_spare_bit 0x0053 6 1 0 Single bit for experiemental setting
core.pmc.pm_cfg.12.bal_rate 0x0056 0 2 3 Vcfly balancing event rate for duty cycled control. "11" => always, "10" => 128kHz, "01" => 64kHz, "00" => 32kHz
core.pmc.pm_cfg.12.pm_spare_bit 0x0056 6 1 0 Single bit for experiemental setting
core.pmc.pm_cfg.13.bal_rate 0x0059 0 2 3 Vcfly balancing event rate for duty cycled control. "11" => always, "10" => 128kHz, "01" => 64kHz, "00" => 32kHz
core.pmc.pm_cfg.13.pm_spare_bit 0x0059 6 1 0 Single bit for experiemental setting
core.pmc.pm_cfg.14.bal_rate 0x005c 0 2 3 Vcfly balancing event rate for duty cycled control. "11" => always, "10" => 128kHz, "01" => 64kHz, "00" => 32kHz
core.pmc.pm_cfg.14.pm_spare_bit 0x005c 6 1 0 Single bit for experiemental setting
core.pmc.pm_cfg.15.bal_rate 0x005f 0 2 3 Vcfly balancing event rate for duty cycled control. "11" => always, "10" => 128kHz, "01" => 64kHz, "00" => 32kHz
core.pmc.pm_cfg.15.pm_spare_bit 0x005f 6 1 0 Single bit for experiemental setting
core.pmc.pm_cfg.16.bal_rate 0x0062 0 2 3 Vcfly balancing event rate for duty cycled control. "11" => always, "10" => 128kHz, "01" => 64kHz, "00" => 32kHz
core.pmc.pm_cfg.16.pm_spare_bit 0x0062 6 1 0 Single bit for experiemental setting
core.pmc.pm_cfg.17.bal_rate 0x0065 0 2 3 Vcfly balancing event rate for duty cycled control. "11" => always, "10" => 128kHz, "01" => 64kHz, "00" => 32kHz
core.pmc.pm_cfg.17.pm_spare_bit 0x0065 6 1 0 Single bit for experiemental setting
core.pmc.pm_cfg.18.bal_rate 0x0068 0 2 3 Vcfly balancing event rate for duty cycled control. "11" => always, "10" => 128kHz, "01" => 64kHz, "00" => 32kHz
core.pmc.pm_cfg.18.pm_spare_bit 0x0068 6 1 0 Single bit for experiemental setting
core.pmc.pm_cfg.19.bal_rate 0x006b 0 2 3 Vcfly balancing event rate for duty cycled control. "11" => always, "10" => 128kHz, "01" => 64kHz, "00" => 32kHz
core.pmc.pm_cfg.19.pm_spare_bit 0x006b 6 1 0 Single bit for experiemental setting
core.pmc.pm_cfg.0.bal_ipol_nok 0x0032 2 2 1 Output Ipol sensor post-processing memory depth. "00"=> 1 sample, "11"=> 4 samples
core.pmc.pm_cfg.0.bal_ipol_mode 0x0032 4 2 0 Output Ipol sensor post-processing method. "00"=>semi-conservative, "01"=>conservative, "10" => off, "11"=>legacy/liberal
core.pmc.pm_cfg.1.bal_ipol_nok 0x0035 2 2 1 Output Ipol sensor post-processing memory depth. "00"=> 1 sample, "11"=> 4 samples
core.pmc.pm_cfg.1.bal_ipol_mode 0x0035 4 2 0 Output Ipol sensor post-processing method. "00"=>semi-conservative, "01"=>conservative, "10" => off, "11"=>legacy/liberal
core.pmc.pm_cfg.2.bal_ipol_nok 0x0038 2 2 1 Output Ipol sensor post-processing memory depth. "00"=> 1 sample, "11"=> 4 samples
core.pmc.pm_cfg.2.bal_ipol_mode 0x0038 4 2 0 Output Ipol sensor post-processing method. "00"=>semi-conservative, "01"=>conservative, "10" => off, "11"=>legacy/liberal
core.pmc.pm_cfg.3.bal_ipol_nok 0x003b 2 2 1 Output Ipol sensor post-processing memory depth. "00"=> 1 sample, "11"=> 4 samples
core.pmc.pm_cfg.3.bal_ipol_mode 0x003b 4 2 0 Output Ipol sensor post-processing method. "00"=>semi-conservative, "01"=>conservative, "10" => off, "11"=>legacy/liberal
core.pmc.pm_cfg.4.bal_ipol_nok 0x003e 2 2 1 Output Ipol sensor post-processing memory depth. "00"=> 1 sample, "11"=> 4 samples
core.pmc.pm_cfg.4.bal_ipol_mode 0x003e 4 2 0 Output Ipol sensor post-processing method. "00"=>semi-conservative, "01"=>conservative, "10" => off, "11"=>legacy/liberal
core.pmc.pm_cfg.5.bal_ipol_nok 0x0041 2 2 1 Output Ipol sensor post-processing memory depth. "00"=> 1 sample, "11"=> 4 samples
core.pmc.pm_cfg.5.bal_ipol_mode 0x0041 4 2 0 Output Ipol sensor post-processing method. "00"=>semi-conservative, "01"=>conservative, "10" => off, "11"=>legacy/liberal
core.pmc.pm_cfg.6.bal_ipol_nok 0x0044 2 2 1 Output Ipol sensor post-processing memory depth. "00"=> 1 sample, "11"=> 4 samples
core.pmc.pm_cfg.6.bal_ipol_mode 0x0044 4 2 0 Output Ipol sensor post-processing method. "00"=>semi-conservative, "01"=>conservative, "10" => off, "11"=>legacy/liberal
core.pmc.pm_cfg.7.bal_ipol_nok 0x0047 2 2 1 Output Ipol sensor post-processing memory depth. "00"=> 1 sample, "11"=> 4 samples
core.pmc.pm_cfg.7.bal_ipol_mode 0x0047 4 2 0 Output Ipol sensor post-processing method. "00"=>semi-conservative, "01"=>conservative, "10" => off, "11"=>legacy/liberal
core.pmc.pm_cfg.8.bal_ipol_nok 0x004a 2 2 1 Output Ipol sensor post-processing memory depth. "00"=> 1 sample, "11"=> 4 samples
core.pmc.pm_cfg.8.bal_ipol_mode 0x004a 4 2 0 Output Ipol sensor post-processing method. "00"=>semi-conservative, "01"=>conservative, "10" => off, "11"=>legacy/liberal
core.pmc.pm_cfg.9.bal_ipol_nok 0x004d 2 2 1 Output Ipol sensor post-processing memory depth. "00"=> 1 sample, "11"=> 4 samples
core.pmc.pm_cfg.9.bal_ipol_mode 0x004d 4 2 0 Output Ipol sensor post-processing method. "00"=>semi-conservative, "01"=>conservative, "10" => off, "11"=>legacy/liberal
core.pmc.pm_cfg.10.bal_ipol_nok 0x0050 2 2 1 Output Ipol sensor post-processing memory depth. "00"=> 1 sample, "11"=> 4 samples
core.pmc.pm_cfg.10.bal_ipol_mode 0x0050 4 2 0 Output Ipol sensor post-processing method. "00"=>semi-conservative, "01"=>conservative, "10" => off, "11"=>legacy/liberal
core.pmc.pm_cfg.11.bal_ipol_nok 0x0053 2 2 1 Output Ipol sensor post-processing memory depth. "00"=> 1 sample, "11"=> 4 samples
core.pmc.pm_cfg.11.bal_ipol_mode 0x0053 4 2 0 Output Ipol sensor post-processing method. "00"=>semi-conservative, "01"=>conservative, "10" => off, "11"=>legacy/liberal
core.pmc.pm_cfg.12.bal_ipol_nok 0x0056 2 2 1 Output Ipol sensor post-processing memory depth. "00"=> 1 sample, "11"=> 4 samples
core.pmc.pm_cfg.12.bal_ipol_mode 0x0056 4 2 0 Output Ipol sensor post-processing method. "00"=>semi-conservative, "01"=>conservative, "10" => off, "11"=>legacy/liberal
core.pmc.pm_cfg.13.bal_ipol_nok 0x0059 2 2 1 Output Ipol sensor post-processing memory depth. "00"=> 1 sample, "11"=> 4 samples
core.pmc.pm_cfg.13.bal_ipol_mode 0x0059 4 2 0 Output Ipol sensor post-processing method. "00"=>semi-conservative, "01"=>conservative, "10" => off, "11"=>legacy/liberal
core.pmc.pm_cfg.14.bal_ipol_nok 0x005c 2 2 1 Output Ipol sensor post-processing memory depth. "00"=> 1 sample, "11"=> 4 samples
core.pmc.pm_cfg.14.bal_ipol_mode 0x005c 4 2 0 Output Ipol sensor post-processing method. "00"=>semi-conservative, "01"=>conservative, "10" => off, "11"=>legacy/liberal
core.pmc.pm_cfg.15.bal_ipol_nok 0x005f 2 2 1 Output Ipol sensor post-processing memory depth. "00"=> 1 sample, "11"=> 4 samples
core.pmc.pm_cfg.15.bal_ipol_mode 0x005f 4 2 0 Output Ipol sensor post-processing method. "00"=>semi-conservative, "01"=>conservative, "10" => off, "11"=>legacy/liberal
core.pmc.pm_cfg.16.bal_ipol_nok 0x0062 2 2 1 Output Ipol sensor post-processing memory depth. "00"=> 1 sample, "11"=> 4 samples
core.pmc.pm_cfg.16.bal_ipol_mode 0x0062 4 2 0 Output Ipol sensor post-processing method. "00"=>semi-conservative, "01"=>conservative, "10" => off, "11"=>legacy/liberal
core.pmc.pm_cfg.17.bal_ipol_nok 0x0065 2 2 1 Output Ipol sensor post-processing memory depth. "00"=> 1 sample, "11"=> 4 samples
core.pmc.pm_cfg.17.bal_ipol_mode 0x0065 4 2 0 Output Ipol sensor post-processing method. "00"=>semi-conservative, "01"=>conservative, "10" => off, "11"=>legacy/liberal
core.pmc.pm_cfg.18.bal_ipol_nok 0x0068 2 2 1 Output Ipol sensor post-processing memory depth. "00"=> 1 sample, "11"=> 4 samples
core.pmc.pm_cfg.18.bal_ipol_mode 0x0068 4 2 0 Output Ipol sensor post-processing method. "00"=>semi-conservative, "01"=>conservative, "10" => off, "11"=>legacy/liberal
core.pmc.pm_cfg.19.bal_ipol_nok 0x006b 2 2 1 Output Ipol sensor post-processing memory depth. "00"=> 1 sample, "11"=> 4 samples
core.pmc.pm_cfg.19.bal_ipol_mode 0x006b 4 2 0 Output Ipol sensor post-processing method. "00"=>semi-conservative, "01"=>conservative, "10" => off, "11"=>legacy/liberal
core.pmc.otp.PMP0.pmp_spare 0x006f 0 1 0 1b. Spare pmp bit
core.pmc.otp.PMP1.pmp_spare 0x0074 0 1 0 1b. Spare pmp bit
core.pmc.otp.PMP2.pmp_spare 0x0079 0 1 0 1b. Spare pmp bit
core.pmc.otp.PMP3.pmp_spare 0x007e 0 1 0 1b. Spare pmp bit
core.pmc.otp.PMP4.pmp_spare 0x0083 0 1 0 1b. Spare pmp bit
core.pmc.otp.PMP5.pmp_spare 0x0088 0 1 0 1b. Spare pmp bit
core.pmc.otp.pmHwCfg_suppl.pwm_vc_ctrim_table.0 0x008f 0 5 0 PWM triangle generator cap trim for each pwmFreqMode
core.pmc.otp.pmHwCfg_suppl.pwm_vc_ctrim_table.1 0x0090 0 5 0 PWM triangle generator cap trim for each pwmFreqMode
core.pmc.otp.pmHwCfg_suppl.pwm_vc_ctrim_table.2 0x0091 0 5 0 PWM triangle generator cap trim for each pwmFreqMode
core.pmc.otp.pmHwCfg_suppl.pwm_vc_ctrim_table.3 0x0092 0 5 0 PWM triangle generator cap trim for each pwmFreqMode
core.pmc.otp.pmHwCfg_suppl.pwm_comp_bias_setz 0x0093 0 2 0 PWM comparator bias setting: "00" => max, "11" => min
core.pmc.otp.pmHwCfg_suppl.pwm_comp_pfb_en 0x0093 2 1 1 High to enable PWM comparator positive feedback load
core.pmc.reg.PMP6.pmp_spare 0x00a7 0 1 0 1b. Spare pmp bit
core.pmc.reg.PMP7.pmp_spare 0x00ac 0 1 0 1b. Spare pmp bit
core.pmc.otp.pmHwCfg_suppl.pwm_vc_ctrim_per_pm 0x0093 3 1 0 Choose which PM decides pwmFreqMode for PWM triangle generator cap trim value selection. 0: PM_min, 1: Current PM
core.pmc.otp.clip_blank_dur 0x00a2 0 5 10 Duration (16us cycles) of blanking of the PA clip signal during transition in/out of two-level modulation
core.pmc.otp.exit_2lvl_dur 0x00a3 0 5 15 Duration (16us cycles) of special measures for exiting two-level modulation
core.pmc.otp.exit_2lvl_bal_bw 0x00a3 5 2 0 Vcfly balancing loop gain/bandwidth during two-level modulation exit
core.prot_sys.otp.gd_ocp_ithr 0x00c0 1 4 11 Power stage over-current protection limit level setting
core.prot_sys.otp.ocp_sev_tbase 0x00c0 5 3 3 Time base for severe-OCP scanner
core.prot_sys.otp.ocp_sev_thr 0x00c1 0 8 32 Counting limit for severe-OCP event generator
core.prot_sys.otp.ocp_sev_dec_rate 0x00c2 0 4 8 Zero-event count per severe-OCP counter decrement step.:
core.prot_sys.otp.clip_sev_tbase 0x00c3 0 3 7 Time base for severe-clip ("stuck") scanner
core.prot_sys.otp.clip_sev_dec_rate 0x00c3 3 4 0 Zero-event counts per severe-clip counter decrement step.
core.prot_sys.otp.clip_sev_thr 0x00c4 0 8 229 Counting limit for severe-clip event generator
core.prot_sys.otp.clip_countThr 0x00c8 0 4 3 "Clip stuck" protection count threshold (10ms per step)
core.prot_sys.otp.countThr_short 0x00cf 0 8 16 Number of 10us cycles in a "short" event response
core.prot_sys.otp.countThr_long 0x00d0 0 8 32 Number of 1ms cycles in a "long" event response
core.prot_sys.otp.countThr_unlatch 0x00d1 0 8 10 Number of 100ms cycles before a latch auto-reset is performed
core.prot_sys.reg.ocp_action.prt_rsp_ch.reduceVol 0x00d2 0 1 0 Trigger reduction of channel volume on error
core.prot_sys.reg.ocp_action.prt_rsp_ch.mute_short 0x00d2 1 1 0 Trigger mute of channel while error w/ short extension
core.prot_sys.reg.ocp_action.prt_rsp_ch.pchg_short 0x00d2 2 1 1 Trigger Vcfly precharge in half bridge while error (with "short" extension)
core.prot_sys.reg.ocp_action.prt_rsp_ch.pchg_long 0x00d2 3 1 0 Trigger Vcfly precharge in half bridge while error (with "long" extension)
core.prot_sys.reg.ocp_action.prt_rsp_ch.ser_rapidFire_short 0x00d2 4 1 1 Trigger rapid update of all channel gate driver serial links while error (with "short" extension)
core.prot_sys.reg.ocp_action.prt_rsp_ch.gd_dp_cont_short 0x00d2 5 1 0 Trigger continuous operation of gate driver level shifters in channel (with "short" extension)
core.prot_sys.reg.ocp_action.prt_rsp_ch.dis_lf_clip_rec_short 0x00d2 6 1 1 Trigger disable of loop filter clip recovery in channel (with "short" extension)
core.prot_sys.reg.ocp_action.prt_rsp_ch.powerMode_max 0x00d2 7 1 1 Trigger jump to max. power mode for channel
core.prot_sys.reg.ocp_action.prt_rsp_ch.dsp_custom_action0 0x00d3 0 1 0 Trigger DSP channel-action flag 0
core.prot_sys.reg.ocp_action.prt_rsp_ch.dsp_custom_action1 0x00d3 1 1 0 Trigger DSP channel-action flag 1
core.prot_sys.reg.ocp_action.prt_rsp_ch.dsp_custom_action2 0x00d3 2 1 0 Trigger DSP channel-action flag 2
core.prot_sys.reg.ocp_action.prt_rsp_ch.dsp_custom_action3 0x00d3 3 1 0 Trigger DSP channel-action flag 3
core.prot_sys.reg.ocp_action.prt_rsp_all.reduceVol 0x00d4 0 1 0 Trigger volume reduction of all audio channels in chip
core.prot_sys.reg.ocp_action.prt_rsp_all.mute_short 0x00d4 1 1 0 Trigger mute of all audio channels while error w/ short extension
core.prot_sys.reg.ocp_action.prt_rsp_all.ser_rapidFire_short 0x00d4 2 1 0 Trigger rapid update of all chip gate driver serial links while error (with "short" extension)
core.prot_sys.reg.ocp_action.prt_rsp_all.gd_dp_cont_short 0x00d4 3 1 0 Trigger continuous operation of all chip gate driver level shifters (with "short" extension)
core.prot_sys.reg.ocp_action.prt_rsp_all.dis_lf_clip_rec_short 0x00d4 4 1 0 Trigger disable of loop filter clip recovery in channel (with "short" extension)
core.prot_sys.reg.ocp_action.prt_rsp_all.all_dsp_custom_action0 0x00d5 0 1 0 Trigger DSP chip-action flag 0
core.prot_sys.reg.ocp_action.prt_rsp_all.all_dsp_custom_action1 0x00d5 1 1 0 Trigger DSP chip-action flag 1
core.prot_sys.reg.ocp_action.prt_rsp_all.all_dsp_custom_action2 0x00d5 2 1 0 Trigger DSP chip-action flag 2
core.prot_sys.reg.ocp_action.prt_rsp_all.all_dsp_custom_action3 0x00d5 3 1 0 Trigger DSP chip-action flag 3
core.prot_sys.reg.ocp_severe_action.prt_rsp_ch.reduceVol 0x00d6 0 1 1 Trigger reduction of channel volume on error
core.prot_sys.reg.ocp_severe_action.prt_rsp_ch.mute_short 0x00d6 1 1 0 Trigger mute of channel while error w/ short extension
core.prot_sys.reg.ocp_severe_action.prt_rsp_ch.pchg_short 0x00d6 2 1 1 Trigger Vcfly precharge in half bridge while error (with "short" extension)
core.prot_sys.reg.ocp_severe_action.prt_rsp_ch.pchg_long 0x00d6 3 1 0 Trigger Vcfly precharge in half bridge while error (with "long" extension)
core.prot_sys.reg.ocp_severe_action.prt_rsp_ch.ser_rapidFire_short 0x00d6 4 1 0 Trigger rapid update of all channel gate driver serial links while error (with "short" extension)
core.prot_sys.reg.ocp_severe_action.prt_rsp_ch.gd_dp_cont_short 0x00d6 5 1 0 Trigger continuous operation of gate driver level shifters in channel (with "short" extension)
core.prot_sys.reg.ocp_severe_action.prt_rsp_ch.dis_lf_clip_rec_short 0x00d6 6 1 0 Trigger disable of loop filter clip recovery in channel (with "short" extension)
core.prot_sys.reg.ocp_severe_action.prt_rsp_ch.powerMode_max 0x00d6 7 1 1 Trigger jump to max. power mode for channel
core.prot_sys.reg.ocp_severe_action.prt_rsp_ch.dsp_custom_action0 0x00d7 0 1 0 Trigger DSP channel-action flag 0
core.prot_sys.reg.ocp_severe_action.prt_rsp_ch.dsp_custom_action1 0x00d7 1 1 0 Trigger DSP channel-action flag 1
core.prot_sys.reg.ocp_severe_action.prt_rsp_ch.dsp_custom_action2 0x00d7 2 1 0 Trigger DSP channel-action flag 2
core.prot_sys.reg.ocp_severe_action.prt_rsp_ch.dsp_custom_action3 0x00d7 3 1 0 Trigger DSP channel-action flag 3
core.prot_sys.reg.ocp_severe_action.prt_rsp_all.reduceVol 0x00d8 0 1 0 Trigger volume reduction of all audio channels in chip
core.prot_sys.reg.ocp_severe_action.prt_rsp_all.mute_short 0x00d8 1 1 0 Trigger mute of all audio channels while error w/ short extension
core.prot_sys.reg.ocp_severe_action.prt_rsp_all.ser_rapidFire_short 0x00d8 2 1 0 Trigger rapid update of all chip gate driver serial links while error (with "short" extension)
core.prot_sys.reg.ocp_severe_action.prt_rsp_all.gd_dp_cont_short 0x00d8 3 1 0 Trigger continuous operation of all chip gate driver level shifters (with "short" extension)
core.prot_sys.reg.ocp_severe_action.prt_rsp_all.dis_lf_clip_rec_short 0x00d8 4 1 0 Trigger disable of loop filter clip recovery in channel (with "short" extension)
core.prot_sys.reg.ocp_severe_action.prt_rsp_all.all_dsp_custom_action0 0x00d9 0 1 0 Trigger DSP chip-action flag 0
core.prot_sys.reg.ocp_severe_action.prt_rsp_all.all_dsp_custom_action1 0x00d9 1 1 0 Trigger DSP chip-action flag 1
core.prot_sys.reg.ocp_severe_action.prt_rsp_all.all_dsp_custom_action2 0x00d9 2 1 0 Trigger DSP chip-action flag 2
core.prot_sys.reg.ocp_severe_action.prt_rsp_all.all_dsp_custom_action3 0x00d9 3 1 0 Trigger DSP chip-action flag 3
core.prot_sys.reg.vcfp_action.prt_rsp_ch.reduceVol 0x00da 0 1 0 Trigger reduction of channel volume on error
core.prot_sys.reg.vcfp_action.prt_rsp_ch.mute_short 0x00da 1 1 1 Trigger mute of channel while error w/ short extension
core.prot_sys.reg.vcfp_action.prt_rsp_ch.pchg_short 0x00da 2 1 0 Trigger Vcfly precharge in half bridge while error (with "short" extension)
core.prot_sys.reg.vcfp_action.prt_rsp_ch.pchg_long 0x00da 3 1 1 Trigger Vcfly precharge in half bridge while error (with "long" extension)
core.prot_sys.reg.vcfp_action.prt_rsp_ch.ser_rapidFire_short 0x00da 4 1 0 Trigger rapid update of all channel gate driver serial links while error (with "short" extension)
core.prot_sys.reg.vcfp_action.prt_rsp_ch.gd_dp_cont_short 0x00da 5 1 0 Trigger continuous operation of gate driver level shifters in channel (with "short" extension)
core.prot_sys.reg.vcfp_action.prt_rsp_ch.dis_lf_clip_rec_short 0x00da 6 1 0 Trigger disable of loop filter clip recovery in channel (with "short" extension)
core.prot_sys.reg.vcfp_action.prt_rsp_ch.powerMode_max 0x00da 7 1 0 Trigger jump to max. power mode for channel
core.prot_sys.reg.vcfp_action.prt_rsp_ch.dsp_custom_action0 0x00db 0 1 0 Trigger DSP channel-action flag 0
core.prot_sys.reg.vcfp_action.prt_rsp_ch.dsp_custom_action1 0x00db 1 1 0 Trigger DSP channel-action flag 1
core.prot_sys.reg.vcfp_action.prt_rsp_ch.dsp_custom_action2 0x00db 2 1 0 Trigger DSP channel-action flag 2
core.prot_sys.reg.vcfp_action.prt_rsp_ch.dsp_custom_action3 0x00db 3 1 0 Trigger DSP channel-action flag 3
core.prot_sys.reg.vcfp_action.prt_rsp_all.reduceVol 0x00dc 0 1 0 Trigger volume reduction of all audio channels in chip
core.prot_sys.reg.vcfp_action.prt_rsp_all.mute_short 0x00dc 1 1 0 Trigger mute of all audio channels while error w/ short extension
core.prot_sys.reg.vcfp_action.prt_rsp_all.ser_rapidFire_short 0x00dc 2 1 0 Trigger rapid update of all chip gate driver serial links while error (with "short" extension)
core.prot_sys.reg.vcfp_action.prt_rsp_all.gd_dp_cont_short 0x00dc 3 1 0 Trigger continuous operation of all chip gate driver level shifters (with "short" extension)
core.prot_sys.reg.vcfp_action.prt_rsp_all.dis_lf_clip_rec_short 0x00dc 4 1 0 Trigger disable of loop filter clip recovery in channel (with "short" extension)
core.prot_sys.reg.vcfp_action.prt_rsp_all.all_dsp_custom_action0 0x00dd 0 1 0 Trigger DSP chip-action flag 0
core.prot_sys.reg.vcfp_action.prt_rsp_all.all_dsp_custom_action1 0x00dd 1 1 0 Trigger DSP chip-action flag 1
core.prot_sys.reg.vcfp_action.prt_rsp_all.all_dsp_custom_action2 0x00dd 2 1 0 Trigger DSP chip-action flag 2
core.prot_sys.reg.vcfp_action.prt_rsp_all.all_dsp_custom_action3 0x00dd 3 1 0 Trigger DSP chip-action flag 3
core.prot_sys.reg.dc_action.prt_rsp_ch.reduceVol 0x00de 0 1 0 Trigger reduction of channel volume on error
core.prot_sys.reg.dc_action.prt_rsp_ch.mute_short 0x00de 1 1 0 Trigger mute of channel while error w/ short extension
core.prot_sys.reg.dc_action.prt_rsp_ch.pchg_short 0x00de 2 1 0 Trigger Vcfly precharge in half bridge while error (with "short" extension)
core.prot_sys.reg.dc_action.prt_rsp_ch.pchg_long 0x00de 3 1 0 Trigger Vcfly precharge in half bridge while error (with "long" extension)
core.prot_sys.reg.dc_action.prt_rsp_ch.ser_rapidFire_short 0x00de 4 1 0 Trigger rapid update of all channel gate driver serial links while error (with "short" extension)
core.prot_sys.reg.dc_action.prt_rsp_ch.gd_dp_cont_short 0x00de 5 1 0 Trigger continuous operation of gate driver level shifters in channel (with "short" extension)
core.prot_sys.reg.dc_action.prt_rsp_ch.dis_lf_clip_rec_short 0x00de 6 1 0 Trigger disable of loop filter clip recovery in channel (with "short" extension)
core.prot_sys.reg.dc_action.prt_rsp_ch.powerMode_max 0x00de 7 1 0 Trigger jump to max. power mode for channel
core.prot_sys.reg.dc_action.prt_rsp_ch.dsp_custom_action0 0x00df 0 1 0 Trigger DSP channel-action flag 0
core.prot_sys.reg.dc_action.prt_rsp_ch.dsp_custom_action1 0x00df 1 1 0 Trigger DSP channel-action flag 1
core.prot_sys.reg.dc_action.prt_rsp_ch.dsp_custom_action2 0x00df 2 1 0 Trigger DSP channel-action flag 2
core.prot_sys.reg.dc_action.prt_rsp_ch.dsp_custom_action3 0x00df 3 1 0 Trigger DSP channel-action flag 3
core.prot_sys.reg.dc_action.prt_rsp_all.reduceVol 0x00e0 0 1 0 Trigger volume reduction of all audio channels in chip
core.prot_sys.reg.dc_action.prt_rsp_all.mute_short 0x00e0 1 1 0 Trigger mute of all audio channels while error w/ short extension
core.prot_sys.reg.dc_action.prt_rsp_all.ser_rapidFire_short 0x00e0 2 1 0 Trigger rapid update of all chip gate driver serial links while error (with "short" extension)
core.prot_sys.reg.dc_action.prt_rsp_all.gd_dp_cont_short 0x00e0 3 1 0 Trigger continuous operation of all chip gate driver level shifters (with "short" extension)
core.prot_sys.reg.dc_action.prt_rsp_all.dis_lf_clip_rec_short 0x00e0 4 1 0 Trigger disable of loop filter clip recovery in channel (with "short" extension)
core.prot_sys.reg.dc_action.prt_rsp_all.all_dsp_custom_action0 0x00e1 0 1 0 Trigger DSP chip-action flag 0
core.prot_sys.reg.dc_action.prt_rsp_all.all_dsp_custom_action1 0x00e1 1 1 0 Trigger DSP chip-action flag 1
core.prot_sys.reg.dc_action.prt_rsp_all.all_dsp_custom_action2 0x00e1 2 1 0 Trigger DSP chip-action flag 2
core.prot_sys.reg.dc_action.prt_rsp_all.all_dsp_custom_action3 0x00e1 3 1 0 Trigger DSP chip-action flag 3
core.prot_sys.reg.clip_stuck_action.prt_rsp_ch.reduceVol 0x00e2 0 1 0 Trigger reduction of channel volume on error
core.prot_sys.reg.clip_stuck_action.prt_rsp_ch.mute_short 0x00e2 1 1 0 Trigger mute of channel while error w/ short extension
core.prot_sys.reg.clip_stuck_action.prt_rsp_ch.pchg_short 0x00e2 2 1 0 Trigger Vcfly precharge in half bridge while error (with "short" extension)
core.prot_sys.reg.clip_stuck_action.prt_rsp_ch.pchg_long 0x00e2 3 1 0 Trigger Vcfly precharge in half bridge while error (with "long" extension)
core.prot_sys.reg.clip_stuck_action.prt_rsp_ch.ser_rapidFire_short 0x00e2 4 1 0 Trigger rapid update of all channel gate driver serial links while error (with "short" extension)
core.prot_sys.reg.clip_stuck_action.prt_rsp_ch.gd_dp_cont_short 0x00e2 5 1 0 Trigger continuous operation of gate driver level shifters in channel (with "short" extension)
core.prot_sys.reg.clip_stuck_action.prt_rsp_ch.dis_lf_clip_rec_short 0x00e2 6 1 1 Trigger disable of loop filter clip recovery in channel (with "short" extension)
core.prot_sys.reg.clip_stuck_action.prt_rsp_ch.powerMode_max 0x00e2 7 1 0 Trigger jump to max. power mode for channel
core.prot_sys.reg.clip_stuck_action.prt_rsp_ch.dsp_custom_action0 0x00e3 0 1 0 Trigger DSP channel-action flag 0
core.prot_sys.reg.clip_stuck_action.prt_rsp_ch.dsp_custom_action1 0x00e3 1 1 0 Trigger DSP channel-action flag 1
core.prot_sys.reg.clip_stuck_action.prt_rsp_ch.dsp_custom_action2 0x00e3 2 1 0 Trigger DSP channel-action flag 2
core.prot_sys.reg.clip_stuck_action.prt_rsp_ch.dsp_custom_action3 0x00e3 3 1 0 Trigger DSP channel-action flag 3
core.prot_sys.reg.clip_stuck_action.prt_rsp_all.reduceVol 0x00e4 0 1 0 Trigger volume reduction of all audio channels in chip
core.prot_sys.reg.clip_stuck_action.prt_rsp_all.mute_short 0x00e4 1 1 0 Trigger mute of all audio channels while error w/ short extension
core.prot_sys.reg.clip_stuck_action.prt_rsp_all.ser_rapidFire_short 0x00e4 2 1 0 Trigger rapid update of all chip gate driver serial links while error (with "short" extension)
core.prot_sys.reg.clip_stuck_action.prt_rsp_all.gd_dp_cont_short 0x00e4 3 1 0 Trigger continuous operation of all chip gate driver level shifters (with "short" extension)
core.prot_sys.reg.clip_stuck_action.prt_rsp_all.dis_lf_clip_rec_short 0x00e4 4 1 0 Trigger disable of loop filter clip recovery in channel (with "short" extension)
core.prot_sys.reg.clip_stuck_action.prt_rsp_all.all_dsp_custom_action0 0x00e5 0 1 0 Trigger DSP chip-action flag 0
core.prot_sys.reg.clip_stuck_action.prt_rsp_all.all_dsp_custom_action1 0x00e5 1 1 0 Trigger DSP chip-action flag 1
core.prot_sys.reg.clip_stuck_action.prt_rsp_all.all_dsp_custom_action2 0x00e5 2 1 0 Trigger DSP chip-action flag 2
core.prot_sys.reg.clip_stuck_action.prt_rsp_all.all_dsp_custom_action3 0x00e5 3 1 0 Trigger DSP chip-action flag 3
core.prot_sys.reg.otw_action.reduceVol 0x00e6 0 1 1 Trigger volume reduction of all audio channels in chip
core.prot_sys.reg.otw_action.mute_short 0x00e6 1 1 0 Trigger mute of all audio channels while error w/ short extension
core.prot_sys.reg.otw_action.ser_rapidFire_short 0x00e6 2 1 0 Trigger rapid update of all chip gate driver serial links while error (with "short" extension)
core.prot_sys.reg.otw_action.gd_dp_cont_short 0x00e6 3 1 0 Trigger continuous operation of all chip gate driver level shifters (with "short" extension)
core.prot_sys.reg.otw_action.dis_lf_clip_rec_short 0x00e6 4 1 0 Trigger disable of loop filter clip recovery in channel (with "short" extension)
core.prot_sys.reg.otw_action.all_dsp_custom_action0 0x00e7 0 1 0 Trigger DSP chip-action flag 0
core.prot_sys.reg.otw_action.all_dsp_custom_action1 0x00e7 1 1 0 Trigger DSP chip-action flag 1
core.prot_sys.reg.otw_action.all_dsp_custom_action2 0x00e7 2 1 0 Trigger DSP chip-action flag 2
core.prot_sys.reg.otw_action.all_dsp_custom_action3 0x00e7 3 1 0 Trigger DSP chip-action flag 3
core.prot_sys.reg.ote_action.reduceVol 0x00e8 0 1 0 Trigger volume reduction of all audio channels in chip
core.prot_sys.reg.ote_action.mute_short 0x00e8 1 1 0 Trigger mute of all audio channels while error w/ short extension
core.prot_sys.reg.ote_action.ser_rapidFire_short 0x00e8 2 1 0 Trigger rapid update of all chip gate driver serial links while error (with "short" extension)
core.prot_sys.reg.ote_action.gd_dp_cont_short 0x00e8 3 1 0 Trigger continuous operation of all chip gate driver level shifters (with "short" extension)
core.prot_sys.reg.ote_action.dis_lf_clip_rec_short 0x00e8 4 1 0 Trigger disable of loop filter clip recovery in channel (with "short" extension)
core.prot_sys.reg.ote_action.all_dsp_custom_action0 0x00e9 0 1 0 Trigger DSP chip-action flag 0
core.prot_sys.reg.ote_action.all_dsp_custom_action1 0x00e9 1 1 0 Trigger DSP chip-action flag 1
core.prot_sys.reg.ote_action.all_dsp_custom_action2 0x00e9 2 1 0 Trigger DSP chip-action flag 2
core.prot_sys.reg.ote_action.all_dsp_custom_action3 0x00e9 3 1 0 Trigger DSP chip-action flag 3
core.prot_sys.reg.pvdd_uv_action.reduceVol 0x00ea 0 1 0 Trigger volume reduction of all audio channels in chip
core.prot_sys.reg.pvdd_uv_action.mute_short 0x00ea 1 1 1 Trigger mute of all audio channels while error w/ short extension
core.prot_sys.reg.pvdd_uv_action.ser_rapidFire_short 0x00ea 2 1 0 Trigger rapid update of all chip gate driver serial links while error (with "short" extension)
core.prot_sys.reg.pvdd_uv_action.gd_dp_cont_short 0x00ea 3 1 0 Trigger continuous operation of all chip gate driver level shifters (with "short" extension)
core.prot_sys.reg.pvdd_uv_action.dis_lf_clip_rec_short 0x00ea 4 1 0 Trigger disable of loop filter clip recovery in channel (with "short" extension)
core.prot_sys.reg.pvdd_uv_action.all_dsp_custom_action0 0x00eb 0 1 0 Trigger DSP chip-action flag 0
core.prot_sys.reg.pvdd_uv_action.all_dsp_custom_action1 0x00eb 1 1 0 Trigger DSP chip-action flag 1
core.prot_sys.reg.pvdd_uv_action.all_dsp_custom_action2 0x00eb 2 1 0 Trigger DSP chip-action flag 2
core.prot_sys.reg.pvdd_uv_action.all_dsp_custom_action3 0x00eb 3 1 0 Trigger DSP chip-action flag 3
core.prot_sys.reg.pvdd_low_action.reduceVol 0x00ec 0 1 0 Trigger volume reduction of all audio channels in chip
core.prot_sys.reg.pvdd_low_action.mute_short 0x00ec 1 1 0 Trigger mute of all audio channels while error w/ short extension
core.prot_sys.reg.pvdd_low_action.ser_rapidFire_short 0x00ec 2 1 0 Trigger rapid update of all chip gate driver serial links while error (with "short" extension)
core.prot_sys.reg.pvdd_low_action.gd_dp_cont_short 0x00ec 3 1 0 Trigger continuous operation of all chip gate driver level shifters (with "short" extension)
core.prot_sys.reg.pvdd_low_action.dis_lf_clip_rec_short 0x00ec 4 1 0 Trigger disable of loop filter clip recovery in channel (with "short" extension)
core.prot_sys.reg.pvdd_low_action.all_dsp_custom_action0 0x00ed 0 1 0 Trigger DSP chip-action flag 0
core.prot_sys.reg.pvdd_low_action.all_dsp_custom_action1 0x00ed 1 1 0 Trigger DSP chip-action flag 1
core.prot_sys.reg.pvdd_low_action.all_dsp_custom_action2 0x00ed 2 1 0 Trigger DSP chip-action flag 2
core.prot_sys.reg.pvdd_low_action.all_dsp_custom_action3 0x00ed 3 1 0 Trigger DSP chip-action flag 3
core.prot_sys.reg.pvdd_ov_action.reduceVol 0x00f0 0 1 0 Trigger volume reduction of all audio channels in chip
core.prot_sys.reg.pvdd_ov_action.mute_short 0x00f0 1 1 0 Trigger mute of all audio channels while error w/ short extension
core.prot_sys.reg.pvdd_ov_action.ser_rapidFire_short 0x00f0 2 1 0 Trigger rapid update of all chip gate driver serial links while error (with "short" extension)
core.prot_sys.reg.pvdd_ov_action.gd_dp_cont_short 0x00f0 3 1 0 Trigger continuous operation of all chip gate driver level shifters (with "short" extension)
core.prot_sys.reg.pvdd_ov_action.dis_lf_clip_rec_short 0x00f0 4 1 0 Trigger disable of loop filter clip recovery in channel (with "short" extension)
core.prot_sys.reg.pvdd_ov_action.all_dsp_custom_action0 0x00f1 0 1 0 Trigger DSP chip-action flag 0
core.prot_sys.reg.pvdd_ov_action.all_dsp_custom_action1 0x00f1 1 1 0 Trigger DSP chip-action flag 1
core.prot_sys.reg.pvdd_ov_action.all_dsp_custom_action2 0x00f1 2 1 0 Trigger DSP chip-action flag 2
core.prot_sys.reg.pvdd_ov_action.all_dsp_custom_action3 0x00f1 3 1 0 Trigger DSP chip-action flag 3
core.prot_sys.reg.no_clock_action.reduceVol 0x00f2 0 1 0 Trigger volume reduction of all audio channels in chip
core.prot_sys.reg.no_clock_action.mute_short 0x00f2 1 1 1 Trigger mute of all audio channels while error w/ short extension
core.prot_sys.reg.no_clock_action.ser_rapidFire_short 0x00f2 2 1 0 Trigger rapid update of all chip gate driver serial links while error (with "short" extension)
core.prot_sys.reg.no_clock_action.gd_dp_cont_short 0x00f2 3 1 0 Trigger continuous operation of all chip gate driver level shifters (with "short" extension)
core.prot_sys.reg.no_clock_action.dis_lf_clip_rec_short 0x00f2 4 1 0 Trigger disable of loop filter clip recovery in channel (with "short" extension)
core.prot_sys.reg.no_clock_action.all_dsp_custom_action0 0x00f3 0 1 0 Trigger DSP chip-action flag 0
core.prot_sys.reg.no_clock_action.all_dsp_custom_action1 0x00f3 1 1 0 Trigger DSP chip-action flag 1
core.prot_sys.reg.no_clock_action.all_dsp_custom_action2 0x00f3 2 1 0 Trigger DSP chip-action flag 2
core.prot_sys.reg.no_clock_action.all_dsp_custom_action3 0x00f3 3 1 0 Trigger DSP chip-action flag 3
core.prot_sys.reg.no_audio_action.reduceVol 0x00f4 0 1 0 Trigger volume reduction of all audio channels in chip
core.prot_sys.reg.no_audio_action.mute_short 0x00f4 1 1 0 Trigger mute of all audio channels while error w/ short extension
core.prot_sys.reg.no_audio_action.ser_rapidFire_short 0x00f4 2 1 0 Trigger rapid update of all chip gate driver serial links while error (with "short" extension)
core.prot_sys.reg.no_audio_action.gd_dp_cont_short 0x00f4 3 1 0 Trigger continuous operation of all chip gate driver level shifters (with "short" extension)
core.prot_sys.reg.no_audio_action.dis_lf_clip_rec_short 0x00f4 4 1 0 Trigger disable of loop filter clip recovery in channel (with "short" extension)
core.prot_sys.reg.no_audio_action.all_dsp_custom_action0 0x00f5 0 1 0 Trigger DSP chip-action flag 0
core.prot_sys.reg.no_audio_action.all_dsp_custom_action1 0x00f5 1 1 0 Trigger DSP chip-action flag 1
core.prot_sys.reg.no_audio_action.all_dsp_custom_action2 0x00f5 2 1 0 Trigger DSP chip-action flag 2
core.prot_sys.reg.no_audio_action.all_dsp_custom_action3 0x00f5 3 1 0 Trigger DSP chip-action flag 3
core.prot_sys.reg.temp_low_action.reduceVol 0x00f6 0 1 0 Trigger volume reduction of all audio channels in chip
core.prot_sys.reg.temp_low_action.mute_short 0x00f6 1 1 0 Trigger mute of all audio channels while error w/ short extension
core.prot_sys.reg.temp_low_action.ser_rapidFire_short 0x00f6 2 1 0 Trigger rapid update of all chip gate driver serial links while error (with "short" extension)
core.prot_sys.reg.temp_low_action.gd_dp_cont_short 0x00f6 3 1 0 Trigger continuous operation of all chip gate driver level shifters (with "short" extension)
core.prot_sys.reg.temp_low_action.dis_lf_clip_rec_short 0x00f6 4 1 0 Trigger disable of loop filter clip recovery in channel (with "short" extension)
core.prot_sys.reg.temp_low_action.all_dsp_custom_action0 0x00f7 0 1 0 Trigger DSP chip-action flag 0
core.prot_sys.reg.temp_low_action.all_dsp_custom_action1 0x00f7 1 1 0 Trigger DSP chip-action flag 1
core.prot_sys.reg.temp_low_action.all_dsp_custom_action2 0x00f7 2 1 0 Trigger DSP chip-action flag 2
core.prot_sys.reg.temp_low_action.all_dsp_custom_action3 0x00f7 3 1 0 Trigger DSP chip-action flag 3
core.prot_sys.reg.pvddT_low_action.reduceVol 0x00f8 0 1 0 Trigger volume reduction of all audio channels in chip
core.prot_sys.reg.pvddT_low_action.mute_short 0x00f8 1 1 0 Trigger mute of all audio channels while error w/ short extension
core.prot_sys.reg.pvddT_low_action.ser_rapidFire_short 0x00f8 2 1 0 Trigger rapid update of all chip gate driver serial links while error (with "short" extension)
core.prot_sys.reg.pvddT_low_action.gd_dp_cont_short 0x00f8 3 1 0 Trigger continuous operation of all chip gate driver level shifters (with "short" extension)
core.prot_sys.reg.pvddT_low_action.dis_lf_clip_rec_short 0x00f8 4 1 0 Trigger disable of loop filter clip recovery in channel (with "short" extension)
core.prot_sys.reg.pvddT_low_action.all_dsp_custom_action0 0x00f9 0 1 0 Trigger DSP chip-action flag 0
core.prot_sys.reg.pvddT_low_action.all_dsp_custom_action1 0x00f9 1 1 0 Trigger DSP chip-action flag 1
core.prot_sys.reg.pvddT_low_action.all_dsp_custom_action2 0x00f9 2 1 0 Trigger DSP chip-action flag 2
core.prot_sys.reg.pvddT_low_action.all_dsp_custom_action3 0x00f9 3 1 0 Trigger DSP chip-action flag 3
core.prot_sys.reg.errTrig_en 0x0104 0 1 0 High to enable error triger (debug) function
core.prot_sys.reg.errTrig_reset 0x0104 1 1 0 High to trigger a single reset of error trigger
core.prot_sys.reg.errVect_trig_mask.errVector_ch0 0x0105 0 5 0 [ clip_stuck dc vcf_err ocp_severe ocp ] <-- clip_stuck is hidden
core.prot_sys.reg.errVect_trig_mask.errVector_ch1 0x0106 0 5 0 [ clip_stuck dc vcf_err ocp_severe ocp ]
core.prot_sys.reg.errVect_trig_mask.errVector_all__0 0x0107 0 8 0 [ 14:pvdd_high dsp_errFlag3 dsp_errFlag2 dsp_errFlag1 10:dsp_errFlag0 error_trigged pvddT_low 7:ltw audio_bad clk_bad pvdd_ov 3:pvdd_low pvdd_uv ote otw ]
core.prot_sys.reg.errVect_trig_mask.errVector_all__1 0x0108 0 7 0 [ 14:pvdd_high dsp_errFlag3 dsp_errFlag2 dsp_errFlag1 10:dsp_errFlag0 error_trigged pvddT_low 7:ltw audio_bad clk_bad pvdd_ov 3:pvdd_low pvdd_uv ote otw ]
core.prot_sys.reg.errLatch_reset 0x0109 0 1 0 Low->high fires single errorLatch unlock event (both channels at once)
core.prot_sys.errVect_now.errVector_ch0 0x0118 0 5 0 [ clip_stuck dc vcf_err ocp_severe ocp ] <-- clip_stuck is hidden
core.prot_sys.errVect_now.errVector_ch1 0x0119 0 5 0 [ clip_stuck dc vcf_err ocp_severe ocp ]
core.prot_sys.errVect_now.errVector_all__0 0x011a 0 8 0 [ 14:pvdd_high dsp_errFlag3 dsp_errFlag2 dsp_errFlag1 10:dsp_errFlag0 error_trigged pvddT_low 7:ltw audio_bad clk_bad pvdd_ov 3:pvdd_low pvdd_uv ote otw ]
core.prot_sys.errVect_now.errVector_all__1 0x011b 0 7 0 [ 14:pvdd_high dsp_errFlag3 dsp_errFlag2 dsp_errFlag1 10:dsp_errFlag0 error_trigged pvddT_low 7:ltw audio_bad clk_bad pvdd_ov 3:pvdd_low pvdd_uv ote otw ]
core.prot_sys.errVect_acc.errVector_ch0 0x011c 0 5 0 [ clip_stuck dc vcf_err ocp_severe ocp ] <-- clip_stuck is hidden
core.prot_sys.errVect_acc.errVector_ch1 0x011d 0 5 0 [ clip_stuck dc vcf_err ocp_severe ocp ]
core.prot_sys.errVect_acc.errVector_all__0 0x011e 0 8 0 [ 14:pvdd_high dsp_errFlag3 dsp_errFlag2 dsp_errFlag1 10:dsp_errFlag0 error_trigged pvddT_low 7:ltw audio_bad clk_bad pvdd_ov 3:pvdd_low pvdd_uv ote otw ]
core.prot_sys.errVect_acc.errVector_all__1 0x011f 0 7 0 [ 14:pvdd_high dsp_errFlag3 dsp_errFlag2 dsp_errFlag1 10:dsp_errFlag0 error_trigged pvddT_low 7:ltw audio_bad clk_bad pvdd_ov 3:pvdd_low pvdd_uv ote otw ]
core.prot_sys.errVect_acc_trig.errVector_ch0 0x0120 0 5 0 [ clip_stuck dc vcf_err ocp_severe ocp ] <-- clip_stuck is hidden
core.prot_sys.errVect_acc_trig.errVector_ch1 0x0121 0 5 0 [ clip_stuck dc vcf_err ocp_severe ocp ]
core.prot_sys.errVect_acc_trig.errVector_all__0 0x0122 0 8 0 [ 14:pvdd_high dsp_errFlag3 dsp_errFlag2 dsp_errFlag1 10:dsp_errFlag0 error_trigged pvddT_low 7:ltw audio_bad clk_bad pvdd_ov 3:pvdd_low pvdd_uv ote otw ]
core.prot_sys.errVect_acc_trig.errVector_all__1 0x0123 0 7 0 [ 14:pvdd_high dsp_errFlag3 dsp_errFlag2 dsp_errFlag1 10:dsp_errFlag0 error_trigged pvddT_low 7:ltw audio_bad clk_bad pvdd_ov 3:pvdd_low pvdd_uv ote otw ]
core.prot_sys.errVect_trig.errVector_ch0 0x0124 0 5 0 [ clip_stuck dc vcf_err ocp_severe ocp ] <-- clip_stuck is hidden
core.prot_sys.errVect_trig.errVector_ch1 0x0125 0 5 0 [ clip_stuck dc vcf_err ocp_severe ocp ]
core.prot_sys.errVect_trig.errVector_all__0 0x0126 0 8 0 [ 14:pvdd_high dsp_errFlag3 dsp_errFlag2 dsp_errFlag1 10:dsp_errFlag0 error_trigged pvddT_low 7:ltw audio_bad clk_bad pvdd_ov 3:pvdd_low pvdd_uv ote otw ]
core.prot_sys.errVect_trig.errVector_all__1 0x0127 0 7 0 [ 14:pvdd_high dsp_errFlag3 dsp_errFlag2 dsp_errFlag1 10:dsp_errFlag0 error_trigged pvddT_low 7:ltw audio_bad clk_bad pvdd_ov 3:pvdd_low pvdd_uv ote otw ]
core.prot_sys.errTrig_trigged 0x0128 0 1 0 High if error trigger system has triggered (**hidden**)
core.prot_sys.errLatch_state0 0x0128 1 1 0 High if ch0 error high-Z latch is active (locked) (**public**)
core.prot_sys.errLatch_state1 0x0128 2 1 0 High if ch1 error high-Z latch is active (locked) (**public**)
core.prot_sys.otp.dc_prot_mode_fast 0x00c8 4 1 0 Set high for debug-mode (fast-acting) DC protection.
core.prot_sys.otp.dc_trip_level 0x00c8 5 3 0 DC protection timeout level
core.prot_sys.reg.protSys_nErrPin_mask.mask_errNow.errVector_ch0 0x010a 0 5 15 [ clip_stuck dc vcf_err ocp_severe ocp ] <-- clip_stuck is hidden
core.prot_sys.reg.protSys_nErrPin_mask.mask_errNow.errVector_ch1 0x010b 0 5 15 [ clip_stuck dc vcf_err ocp_severe ocp ]
core.prot_sys.reg.protSys_nErrPin_mask.mask_errNow.errVector_all__0 0x010c 0 8 119 [ 14:pvdd_high dsp_errFlag3 dsp_errFlag2 dsp_errFlag1 10:dsp_errFlag0 error_trigged pvddT_low 7:ltw audio_bad clk_bad pvdd_ov 3:pvdd_low pvdd_uv ote otw ]
core.prot_sys.reg.protSys_nErrPin_mask.mask_errNow.errVector_all__1 0x010d 0 7 0 [ 14:pvdd_high dsp_errFlag3 dsp_errFlag2 dsp_errFlag1 10:dsp_errFlag0 error_trigged pvddT_low 7:ltw audio_bad clk_bad pvdd_ov 3:pvdd_low pvdd_uv ote otw ]
core.prot_sys.reg.protSys_nErrPin_mask.mask_act_ch.ch_pchg_en 0x010e 0 1 0 High to enable Cfly precharge resistors in channel
core.prot_sys.reg.protSys_nErrPin_mask.mask_act_ch.ch_gd_ser_rapidFire 0x010e 1 1 0 High to channel gate driver serial links
core.prot_sys.reg.protSys_nErrPin_mask.mask_act_ch.ch_reduceVol 0x010e 3 1 0 High to request a channel volume reduction
core.prot_sys.reg.protSys_nErrPin_mask.mask_act_ch.ch_mute 0x010e 4 1 1 High to force channel mute
core.prot_sys.reg.protSys_nErrPin_mask.mask_act_ch.ch_gd_dp_cont_force 0x010e 5 1 0 High to force continuous gate driver level shifter signaling for channel
core.prot_sys.reg.protSys_nErrPin_mask.mask_act_ch.ch_dis_lf_clip_rec 0x010e 6 1 0 High to force off channel clip recovery (in loop filter)
core.prot_sys.reg.protSys_nErrPin_mask.mask_act_ch.ch_powerMode_max 0x010e 7 1 0 High to for max. Power Mode for channel
core.prot_sys.reg.protSys_nErrPin_mask.mask_act_ch.ch_dsp_custom_action0 0x010f 0 1 0 Custom handle for DSP interaction
core.prot_sys.reg.protSys_nErrPin_mask.mask_act_ch.ch_dsp_custom_action1 0x010f 1 1 0 Custom handle for DSP interaction
core.prot_sys.reg.protSys_nErrPin_mask.mask_act_ch.ch_dsp_custom_action2 0x010f 2 1 0 Custom handle for DSP interaction
core.prot_sys.reg.protSys_nErrPin_mask.mask_act_ch.ch_dsp_custom_action3 0x010f 3 1 0 Custom handle for DSP interaction
core.prot_sys.reg.protSys_nErrPin_mask.mask_act_all.lowPvddMode 0x0110 0 1 0 High to force chip to enter "low-Pvdd" operation
core.prot_sys.reg.protSys_nErrPin_mask.mask_act_all.lowTmode 0x0110 1 1 0 High to force chip to enter "temp-temperature" operation
core.prot_sys.reg.protSys_nErrPin_mask.mask_act_all.lowPvddTmode 0x0110 2 1 0 High to force chip to enter "low Pvdd and temperature" operation
core.prot_sys.reg.protSys_nErrPin_mask.mask_act_all.all_dsp_custom_action0 0x0110 3 1 0 Custom handle for DSP interaction
core.prot_sys.reg.protSys_nErrPin_mask.mask_act_all.all_dsp_custom_action1 0x0110 4 1 0 Custom handle for DSP interaction
core.prot_sys.reg.protSys_nErrPin_mask.mask_act_all.all_dsp_custom_action2 0x0110 5 1 0 Custom handle for DSP interaction
core.prot_sys.reg.protSys_nErrPin_mask.mask_act_all.all_dsp_custom_action3 0x0110 6 1 0 Custom handle for DSP interaction
core.prot_sys.reg.dsp_err0_action.reduceVol 0x00fa 0 1 0 Trigger volume reduction of all audio channels in chip
core.prot_sys.reg.dsp_err0_action.mute_short 0x00fa 1 1 0 Trigger mute of all audio channels while error w/ short extension
core.prot_sys.reg.dsp_err0_action.ser_rapidFire_short 0x00fa 2 1 0 Trigger rapid update of all chip gate driver serial links while error (with "short" extension)
core.prot_sys.reg.dsp_err0_action.gd_dp_cont_short 0x00fa 3 1 0 Trigger continuous operation of all chip gate driver level shifters (with "short" extension)
core.prot_sys.reg.dsp_err0_action.dis_lf_clip_rec_short 0x00fa 4 1 0 Trigger disable of loop filter clip recovery in channel (with "short" extension)
core.prot_sys.reg.dsp_err0_action.all_dsp_custom_action0 0x00fb 0 1 0 Trigger DSP chip-action flag 0
core.prot_sys.reg.dsp_err0_action.all_dsp_custom_action1 0x00fb 1 1 0 Trigger DSP chip-action flag 1
core.prot_sys.reg.dsp_err0_action.all_dsp_custom_action2 0x00fb 2 1 0 Trigger DSP chip-action flag 2
core.prot_sys.reg.dsp_err0_action.all_dsp_custom_action3 0x00fb 3 1 0 Trigger DSP chip-action flag 3
core.prot_sys.reg.dsp_err1_action.reduceVol 0x00fc 0 1 0 Trigger volume reduction of all audio channels in chip
core.prot_sys.reg.dsp_err1_action.mute_short 0x00fc 1 1 0 Trigger mute of all audio channels while error w/ short extension
core.prot_sys.reg.dsp_err1_action.ser_rapidFire_short 0x00fc 2 1 0 Trigger rapid update of all chip gate driver serial links while error (with "short" extension)
core.prot_sys.reg.dsp_err1_action.gd_dp_cont_short 0x00fc 3 1 0 Trigger continuous operation of all chip gate driver level shifters (with "short" extension)
core.prot_sys.reg.dsp_err1_action.dis_lf_clip_rec_short 0x00fc 4 1 0 Trigger disable of loop filter clip recovery in channel (with "short" extension)
core.prot_sys.reg.dsp_err1_action.all_dsp_custom_action0 0x00fd 0 1 0 Trigger DSP chip-action flag 0
core.prot_sys.reg.dsp_err1_action.all_dsp_custom_action1 0x00fd 1 1 0 Trigger DSP chip-action flag 1
core.prot_sys.reg.dsp_err1_action.all_dsp_custom_action2 0x00fd 2 1 0 Trigger DSP chip-action flag 2
core.prot_sys.reg.dsp_err1_action.all_dsp_custom_action3 0x00fd 3 1 0 Trigger DSP chip-action flag 3
core.prot_sys.reg.dsp_err2_action.reduceVol 0x00fe 0 1 0 Trigger volume reduction of all audio channels in chip
core.prot_sys.reg.dsp_err2_action.mute_short 0x00fe 1 1 0 Trigger mute of all audio channels while error w/ short extension
core.prot_sys.reg.dsp_err2_action.ser_rapidFire_short 0x00fe 2 1 0 Trigger rapid update of all chip gate driver serial links while error (with "short" extension)
core.prot_sys.reg.dsp_err2_action.gd_dp_cont_short 0x00fe 3 1 0 Trigger continuous operation of all chip gate driver level shifters (with "short" extension)
core.prot_sys.reg.dsp_err2_action.dis_lf_clip_rec_short 0x00fe 4 1 0 Trigger disable of loop filter clip recovery in channel (with "short" extension)
core.prot_sys.reg.dsp_err2_action.all_dsp_custom_action0 0x00ff 0 1 0 Trigger DSP chip-action flag 0
core.prot_sys.reg.dsp_err2_action.all_dsp_custom_action1 0x00ff 1 1 0 Trigger DSP chip-action flag 1
core.prot_sys.reg.dsp_err2_action.all_dsp_custom_action2 0x00ff 2 1 0 Trigger DSP chip-action flag 2
core.prot_sys.reg.dsp_err2_action.all_dsp_custom_action3 0x00ff 3 1 0 Trigger DSP chip-action flag 3
core.prot_sys.reg.dsp_err3_action.reduceVol 0x0100 0 1 0 Trigger volume reduction of all audio channels in chip
core.prot_sys.reg.dsp_err3_action.mute_short 0x0100 1 1 0 Trigger mute of all audio channels while error w/ short extension
core.prot_sys.reg.dsp_err3_action.ser_rapidFire_short 0x0100 2 1 0 Trigger rapid update of all chip gate driver serial links while error (with "short" extension)
core.prot_sys.reg.dsp_err3_action.gd_dp_cont_short 0x0100 3 1 0 Trigger continuous operation of all chip gate driver level shifters (with "short" extension)
core.prot_sys.reg.dsp_err3_action.dis_lf_clip_rec_short 0x0100 4 1 0 Trigger disable of loop filter clip recovery in channel (with "short" extension)
core.prot_sys.reg.dsp_err3_action.all_dsp_custom_action0 0x0101 0 1 0 Trigger DSP chip-action flag 0
core.prot_sys.reg.dsp_err3_action.all_dsp_custom_action1 0x0101 1 1 0 Trigger DSP chip-action flag 1
core.prot_sys.reg.dsp_err3_action.all_dsp_custom_action2 0x0101 2 1 0 Trigger DSP chip-action flag 2
core.prot_sys.reg.dsp_err3_action.all_dsp_custom_action3 0x0101 3 1 0 Trigger DSP chip-action flag 3
core.prot_sys.reg.errTrig_action.reduceVol 0x0102 0 1 0 Trigger volume reduction of all audio channels in chip
core.prot_sys.reg.errTrig_action.mute_short 0x0102 1 1 0 Trigger mute of all audio channels while error w/ short extension
core.prot_sys.reg.errTrig_action.ser_rapidFire_short 0x0102 2 1 0 Trigger rapid update of all chip gate driver serial links while error (with "short" extension)
core.prot_sys.reg.errTrig_action.gd_dp_cont_short 0x0102 3 1 0 Trigger continuous operation of all chip gate driver level shifters (with "short" extension)
core.prot_sys.reg.errTrig_action.dis_lf_clip_rec_short 0x0102 4 1 0 Trigger disable of loop filter clip recovery in channel (with "short" extension)
core.prot_sys.reg.errTrig_action.all_dsp_custom_action0 0x0103 0 1 0 Trigger DSP chip-action flag 0
core.prot_sys.reg.errTrig_action.all_dsp_custom_action1 0x0103 1 1 0 Trigger DSP chip-action flag 1
core.prot_sys.reg.errTrig_action.all_dsp_custom_action2 0x0103 2 1 0 Trigger DSP chip-action flag 2
core.prot_sys.reg.errTrig_action.all_dsp_custom_action3 0x0103 3 1 0 Trigger DSP chip-action flag 3
core.prot_sys.errVect_acc_ocp_ch0 0x0129 0 8 0 Channel-0 OCP flag accumulator register			[q3b q2b q1b q0b q3a q2a q1a q0a]
core.prot_sys.errVect_acc_ocp_ch1 0x012a 0 8 0 Channel-1 OCP flag accumulator register			[q3b q2b q1b q0b q3a q2a q1a q0a]
core.prot_sys.errVect_trig_ocp_ch0 0x012b 0 8 0 Channel-0 OCP flag trigger-time register			[q3b q2b q1b q0b q3a q2a q1a q0a]
core.prot_sys.errVect_trig_ocp_ch1 0x012c 0 8 0 Channel-1 OCP flag trigger-time register			[q3b q2b q1b q0b q3a q2a q1a q0a]
core.prot_sys.errVect_acc_vcf_ch0 0x012d 0 4 0 Channel-0 Vcfly error flag accumulator register		[ov_b uv_b ob_a uv_a]
core.prot_sys.errVect_acc_vcf_ch1 0x012d 4 4 0 Channel-1 Vcfly error flag accumulator register		[ov_b uv_b ob_a uv_a
core.prot_sys.errVect_trig_vcf_ch0 0x012e 0 4 0 Channel-0 Vcfly error flag trigger-time register	[ov_b uv_b ob_a uv_a
core.prot_sys.errVect_trig_vcf_ch1 0x012e 4 4 0 Channel-1 Vcfly error flag trigger-time register	[ov_b uv_b ob_a uv_a
core.prot_sys.otp.pb_protMode_lowlow 0x00c0 0 1 0 "Protection mode" behavior of power stage; "0"=>high-Z, "1"=>low-low
core.prot_sys.reg.ocp_action.prt_rsp_ch.pb_prot_short 0x00d3 4 1 1 Trigger "short" protection state for all channel half bridges
core.prot_sys.reg.ocp_action.prt_rsp_ch.pb_prot_long 0x00d3 5 1 0 Trigger "long" protection state for all channel half bridges
core.prot_sys.reg.ocp_action.prt_rsp_ch.pb_prot_latch_semi 0x00d3 6 1 0 Trigger latched protection state for channel half bridges, with auto-unlock/re-try
core.prot_sys.reg.ocp_action.prt_rsp_ch.pb_prot_latch_perma 0x00d3 7 1 0 Trigger latched protection state for channel half bridges, with only register-based unlock
core.prot_sys.reg.ocp_action.prt_rsp_all.pb_prot_latch_semi 0x00d5 4 1 0 Trigger latched high-Z of all chip half bridges, with auto-unlock/re-try
core.prot_sys.reg.ocp_action.prt_rsp_all.pb_prot_latch_perma 0x00d5 5 1 0 Trigger latched high-Z of all chip half bridges, with only register-based unlock
core.prot_sys.reg.ocp_severe_action.prt_rsp_ch.pb_prot_short 0x00d7 4 1 0 Trigger "short" protection state for all channel half bridges
core.prot_sys.reg.ocp_severe_action.prt_rsp_ch.pb_prot_long 0x00d7 5 1 0 Trigger "long" protection state for all channel half bridges
core.prot_sys.reg.ocp_severe_action.prt_rsp_ch.pb_prot_latch_semi 0x00d7 6 1 1 Trigger latched protection state for channel half bridges, with auto-unlock/re-try
core.prot_sys.reg.ocp_severe_action.prt_rsp_ch.pb_prot_latch_perma 0x00d7 7 1 0 Trigger latched protection state for channel half bridges, with only register-based unlock
core.prot_sys.reg.ocp_severe_action.prt_rsp_all.pb_prot_latch_semi 0x00d9 4 1 0 Trigger latched high-Z of all chip half bridges, with auto-unlock/re-try
core.prot_sys.reg.ocp_severe_action.prt_rsp_all.pb_prot_latch_perma 0x00d9 5 1 0 Trigger latched high-Z of all chip half bridges, with only register-based unlock
core.prot_sys.reg.vcfp_action.prt_rsp_ch.pb_prot_short 0x00db 4 1 0 Trigger "short" protection state for all channel half bridges
core.prot_sys.reg.vcfp_action.prt_rsp_ch.pb_prot_long 0x00db 5 1 0 Trigger "long" protection state for all channel half bridges
core.prot_sys.reg.vcfp_action.prt_rsp_ch.pb_prot_latch_semi 0x00db 6 1 0 Trigger latched protection state for channel half bridges, with auto-unlock/re-try
core.prot_sys.reg.vcfp_action.prt_rsp_ch.pb_prot_latch_perma 0x00db 7 1 0 Trigger latched protection state for channel half bridges, with only register-based unlock
core.prot_sys.reg.vcfp_action.prt_rsp_all.pb_prot_latch_semi 0x00dd 4 1 0 Trigger latched high-Z of all chip half bridges, with auto-unlock/re-try
core.prot_sys.reg.vcfp_action.prt_rsp_all.pb_prot_latch_perma 0x00dd 5 1 0 Trigger latched high-Z of all chip half bridges, with only register-based unlock
core.prot_sys.reg.dc_action.prt_rsp_ch.pb_prot_short 0x00df 4 1 0 Trigger "short" protection state for all channel half bridges
core.prot_sys.reg.dc_action.prt_rsp_ch.pb_prot_long 0x00df 5 1 0 Trigger "long" protection state for all channel half bridges
core.prot_sys.reg.dc_action.prt_rsp_ch.pb_prot_latch_semi 0x00df 6 1 1 Trigger latched protection state for channel half bridges, with auto-unlock/re-try
core.prot_sys.reg.dc_action.prt_rsp_ch.pb_prot_latch_perma 0x00df 7 1 0 Trigger latched protection state for channel half bridges, with only register-based unlock
core.prot_sys.reg.dc_action.prt_rsp_all.pb_prot_latch_semi 0x00e1 4 1 0 Trigger latched high-Z of all chip half bridges, with auto-unlock/re-try
core.prot_sys.reg.dc_action.prt_rsp_all.pb_prot_latch_perma 0x00e1 5 1 0 Trigger latched high-Z of all chip half bridges, with only register-based unlock
core.prot_sys.reg.clip_stuck_action.prt_rsp_ch.pb_prot_short 0x00e3 4 1 0 Trigger "short" protection state for all channel half bridges
core.prot_sys.reg.clip_stuck_action.prt_rsp_ch.pb_prot_long 0x00e3 5 1 0 Trigger "long" protection state for all channel half bridges
core.prot_sys.reg.clip_stuck_action.prt_rsp_ch.pb_prot_latch_semi 0x00e3 6 1 0 Trigger latched protection state for channel half bridges, with auto-unlock/re-try
core.prot_sys.reg.clip_stuck_action.prt_rsp_ch.pb_prot_latch_perma 0x00e3 7 1 0 Trigger latched protection state for channel half bridges, with only register-based unlock
core.prot_sys.reg.clip_stuck_action.prt_rsp_all.pb_prot_latch_semi 0x00e5 4 1 0 Trigger latched high-Z of all chip half bridges, with auto-unlock/re-try
core.prot_sys.reg.clip_stuck_action.prt_rsp_all.pb_prot_latch_perma 0x00e5 5 1 0 Trigger latched high-Z of all chip half bridges, with only register-based unlock
core.prot_sys.reg.otw_action.pb_prot_latch_semi 0x00e7 4 1 0 Trigger latched high-Z of all chip half bridges, with auto-unlock/re-try
core.prot_sys.reg.otw_action.pb_prot_latch_perma 0x00e7 5 1 0 Trigger latched high-Z of all chip half bridges, with only register-based unlock
core.prot_sys.reg.ote_action.pb_prot_latch_semi 0x00e9 4 1 1 Trigger latched high-Z of all chip half bridges, with auto-unlock/re-try
core.prot_sys.reg.ote_action.pb_prot_latch_perma 0x00e9 5 1 0 Trigger latched high-Z of all chip half bridges, with only register-based unlock
core.prot_sys.reg.pvdd_uv_action.pb_prot_latch_semi 0x00eb 4 1 0 Trigger latched high-Z of all chip half bridges, with auto-unlock/re-try
core.prot_sys.reg.pvdd_uv_action.pb_prot_latch_perma 0x00eb 5 1 0 Trigger latched high-Z of all chip half bridges, with only register-based unlock
core.prot_sys.reg.pvdd_low_action.pb_prot_latch_semi 0x00ed 4 1 0 Trigger latched high-Z of all chip half bridges, with auto-unlock/re-try
core.prot_sys.reg.pvdd_low_action.pb_prot_latch_perma 0x00ed 5 1 0 Trigger latched high-Z of all chip half bridges, with only register-based unlock
core.prot_sys.reg.pvdd_ov_action.pb_prot_latch_semi 0x00f1 4 1 1 Trigger latched high-Z of all chip half bridges, with auto-unlock/re-try
core.prot_sys.reg.pvdd_ov_action.pb_prot_latch_perma 0x00f1 5 1 0 Trigger latched high-Z of all chip half bridges, with only register-based unlock
core.prot_sys.reg.no_clock_action.pb_prot_latch_semi 0x00f3 4 1 0 Trigger latched high-Z of all chip half bridges, with auto-unlock/re-try
core.prot_sys.reg.no_clock_action.pb_prot_latch_perma 0x00f3 5 1 0 Trigger latched high-Z of all chip half bridges, with only register-based unlock
core.prot_sys.reg.no_audio_action.pb_prot_latch_semi 0x00f5 4 1 0 Trigger latched high-Z of all chip half bridges, with auto-unlock/re-try
core.prot_sys.reg.no_audio_action.pb_prot_latch_perma 0x00f5 5 1 0 Trigger latched high-Z of all chip half bridges, with only register-based unlock
core.prot_sys.reg.temp_low_action.pb_prot_latch_semi 0x00f7 4 1 0 Trigger latched high-Z of all chip half bridges, with auto-unlock/re-try
core.prot_sys.reg.temp_low_action.pb_prot_latch_perma 0x00f7 5 1 0 Trigger latched high-Z of all chip half bridges, with only register-based unlock
core.prot_sys.reg.pvddT_low_action.pb_prot_latch_semi 0x00f9 4 1 0 Trigger latched high-Z of all chip half bridges, with auto-unlock/re-try
core.prot_sys.reg.pvddT_low_action.pb_prot_latch_perma 0x00f9 5 1 0 Trigger latched high-Z of all chip half bridges, with only register-based unlock
core.prot_sys.reg.dsp_err0_action.pb_prot_latch_semi 0x00fb 4 1 0 Trigger latched high-Z of all chip half bridges, with auto-unlock/re-try
core.prot_sys.reg.dsp_err0_action.pb_prot_latch_perma 0x00fb 5 1 0 Trigger latched high-Z of all chip half bridges, with only register-based unlock
core.prot_sys.reg.dsp_err1_action.pb_prot_latch_semi 0x00fd 4 1 0 Trigger latched high-Z of all chip half bridges, with auto-unlock/re-try
core.prot_sys.reg.dsp_err1_action.pb_prot_latch_perma 0x00fd 5 1 0 Trigger latched high-Z of all chip half bridges, with only register-based unlock
core.prot_sys.reg.dsp_err2_action.pb_prot_latch_semi 0x00ff 4 1 0 Trigger latched high-Z of all chip half bridges, with auto-unlock/re-try
core.prot_sys.reg.dsp_err2_action.pb_prot_latch_perma 0x00ff 5 1 0 Trigger latched high-Z of all chip half bridges, with only register-based unlock
core.prot_sys.reg.dsp_err3_action.pb_prot_latch_semi 0x0101 4 1 0 Trigger latched high-Z of all chip half bridges, with auto-unlock/re-try
core.prot_sys.reg.dsp_err3_action.pb_prot_latch_perma 0x0101 5 1 0 Trigger latched high-Z of all chip half bridges, with only register-based unlock
core.prot_sys.reg.errTrig_action.pb_prot_latch_semi 0x0103 4 1 0 Trigger latched high-Z of all chip half bridges, with auto-unlock/re-try
core.prot_sys.reg.errTrig_action.pb_prot_latch_perma 0x0103 5 1 1 Trigger latched high-Z of all chip half bridges, with only register-based unlock
core.prot_sys.reg.protSys_nErrPin_mask.mask_act_ch.ch_pb_prot_force 0x010e 2 1 1 High to force protection state for full bridge Q0...7
core.prot_sys.otp.ote_thr 0x00c5 0 8 175 Over-temperature error threshold; 1 degree-C per step, 0 at -50 degree-C
core.prot_sys.otp.otw_thr 0x00c6 0 8 165 Over-temperature warning threshold; 1 degree-C per step, 0 at -50 degree-C
core.prot_sys.otp.ot_thr_hyst 0x00c7 0 8 5 Overtemperature wanrning and error hysteresis
core.prot_sys.otp.Pvdd_low_thr 0x00c9 0 8 64 Low-Pvdd warning treshold, 125 mV step per LSB
core.prot_sys.otp.Pvdd_low_thr_hyst 0x00ca 0 8 8 Low-Pvdd warning treshold hysteresis, 125 mV step per LSB
core.prot_sys.otp.ltw_thr 0x00cd 0 8 40 Low-temperature warning threshold; 1 degree-C per step, 0 at -50 degree-C
core.prot_sys.otp.lt_thr_hyst 0x00ce 0 8 5 Low-temperature warning threshold hysteresis
core.prot_sys.otp.Pvdd_high_thr 0x00cb 0 8 172 High-Pvdd warning treshold, 125 mV step per LSB
core.prot_sys.otp.Pvdd_high_thr_hyst 0x00cc 0 8 8 High-Pvdd warning treshold hysteresis, 125 mV step per LSB
core.prot_sys.reg.pvdd_high_action.reduceVol 0x00ee 0 1 0 Trigger volume reduction of all audio channels in chip
core.prot_sys.reg.pvdd_high_action.mute_short 0x00ee 1 1 0 Trigger mute of all audio channels while error w/ short extension
core.prot_sys.reg.pvdd_high_action.ser_rapidFire_short 0x00ee 2 1 0 Trigger rapid update of all chip gate driver serial links while error (with "short" extension)
core.prot_sys.reg.pvdd_high_action.gd_dp_cont_short 0x00ee 3 1 0 Trigger continuous operation of all chip gate driver level shifters (with "short" extension)
core.prot_sys.reg.pvdd_high_action.dis_lf_clip_rec_short 0x00ee 4 1 0 Trigger disable of loop filter clip recovery in channel (with "short" extension)
core.prot_sys.reg.pvdd_high_action.all_dsp_custom_action0 0x00ef 0 1 0 Trigger DSP chip-action flag 0
core.prot_sys.reg.pvdd_high_action.all_dsp_custom_action1 0x00ef 1 1 0 Trigger DSP chip-action flag 1
core.prot_sys.reg.pvdd_high_action.all_dsp_custom_action2 0x00ef 2 1 0 Trigger DSP chip-action flag 2
core.prot_sys.reg.pvdd_high_action.all_dsp_custom_action3 0x00ef 3 1 0 Trigger DSP chip-action flag 3
core.prot_sys.reg.pvdd_high_action.pb_prot_latch_semi 0x00ef 4 1 1 Trigger latched high-Z of all chip half bridges, with auto-unlock/re-try
core.prot_sys.reg.pvdd_high_action.pb_prot_latch_perma 0x00ef 5 1 0 Trigger latched high-Z of all chip half bridges, with only register-based unlock
core.prot_sys.reg.ocp_action.prt_rsp_all.lowPvddMode 0x00d4 5 1 0 Trigger "low-Pvdd" operation mode of all chip half bridges (with "short" extension)
core.prot_sys.reg.ocp_action.prt_rsp_all.lowTmode 0x00d4 6 1 0 Trigger "low temperature" operation mode of all chip half bridges (with "short" extension)
core.prot_sys.reg.ocp_action.prt_rsp_all.lowPvddTmode 0x00d4 7 1 0 Trigger "low-Pvdd-and temperature" operation mode of all chip half bridges (with "short" extension)
core.prot_sys.reg.ocp_severe_action.prt_rsp_all.lowPvddMode 0x00d8 5 1 0 Trigger "low-Pvdd" operation mode of all chip half bridges (with "short" extension)
core.prot_sys.reg.ocp_severe_action.prt_rsp_all.lowTmode 0x00d8 6 1 0 Trigger "low temperature" operation mode of all chip half bridges (with "short" extension)
core.prot_sys.reg.ocp_severe_action.prt_rsp_all.lowPvddTmode 0x00d8 7 1 0 Trigger "low-Pvdd-and temperature" operation mode of all chip half bridges (with "short" extension)
core.prot_sys.reg.vcfp_action.prt_rsp_all.lowPvddMode 0x00dc 5 1 0 Trigger "low-Pvdd" operation mode of all chip half bridges (with "short" extension)
core.prot_sys.reg.vcfp_action.prt_rsp_all.lowTmode 0x00dc 6 1 0 Trigger "low temperature" operation mode of all chip half bridges (with "short" extension)
core.prot_sys.reg.vcfp_action.prt_rsp_all.lowPvddTmode 0x00dc 7 1 0 Trigger "low-Pvdd-and temperature" operation mode of all chip half bridges (with "short" extension)
core.prot_sys.reg.dc_action.prt_rsp_all.lowPvddMode 0x00e0 5 1 0 Trigger "low-Pvdd" operation mode of all chip half bridges (with "short" extension)
core.prot_sys.reg.dc_action.prt_rsp_all.lowTmode 0x00e0 6 1 0 Trigger "low temperature" operation mode of all chip half bridges (with "short" extension)
core.prot_sys.reg.dc_action.prt_rsp_all.lowPvddTmode 0x00e0 7 1 0 Trigger "low-Pvdd-and temperature" operation mode of all chip half bridges (with "short" extension)
core.prot_sys.reg.clip_stuck_action.prt_rsp_all.lowPvddMode 0x00e4 5 1 0 Trigger "low-Pvdd" operation mode of all chip half bridges (with "short" extension)
core.prot_sys.reg.clip_stuck_action.prt_rsp_all.lowTmode 0x00e4 6 1 0 Trigger "low temperature" operation mode of all chip half bridges (with "short" extension)
core.prot_sys.reg.clip_stuck_action.prt_rsp_all.lowPvddTmode 0x00e4 7 1 0 Trigger "low-Pvdd-and temperature" operation mode of all chip half bridges (with "short" extension)
core.prot_sys.reg.otw_action.lowPvddMode 0x00e6 5 1 0 Trigger "low-Pvdd" operation mode of all chip half bridges (with "short" extension)
core.prot_sys.reg.otw_action.lowTmode 0x00e6 6 1 0 Trigger "low temperature" operation mode of all chip half bridges (with "short" extension)
core.prot_sys.reg.otw_action.lowPvddTmode 0x00e6 7 1 0 Trigger "low-Pvdd-and temperature" operation mode of all chip half bridges (with "short" extension)
core.prot_sys.reg.ote_action.lowPvddMode 0x00e8 5 1 0 Trigger "low-Pvdd" operation mode of all chip half bridges (with "short" extension)
core.prot_sys.reg.ote_action.lowTmode 0x00e8 6 1 0 Trigger "low temperature" operation mode of all chip half bridges (with "short" extension)
core.prot_sys.reg.ote_action.lowPvddTmode 0x00e8 7 1 0 Trigger "low-Pvdd-and temperature" operation mode of all chip half bridges (with "short" extension)
core.prot_sys.reg.pvdd_uv_action.lowPvddMode 0x00ea 5 1 0 Trigger "low-Pvdd" operation mode of all chip half bridges (with "short" extension)
core.prot_sys.reg.pvdd_uv_action.lowTmode 0x00ea 6 1 0 Trigger "low temperature" operation mode of all chip half bridges (with "short" extension)
core.prot_sys.reg.pvdd_uv_action.lowPvddTmode 0x00ea 7 1 0 Trigger "low-Pvdd-and temperature" operation mode of all chip half bridges (with "short" extension)
core.prot_sys.reg.pvdd_low_action.lowPvddMode 0x00ec 5 1 1 Trigger "low-Pvdd" operation mode of all chip half bridges (with "short" extension)
core.prot_sys.reg.pvdd_low_action.lowTmode 0x00ec 6 1 0 Trigger "low temperature" operation mode of all chip half bridges (with "short" extension)
core.prot_sys.reg.pvdd_low_action.lowPvddTmode 0x00ec 7 1 0 Trigger "low-Pvdd-and temperature" operation mode of all chip half bridges (with "short" extension)
core.prot_sys.reg.pvdd_high_action.lowPvddMode 0x00ee 5 1 0 Trigger "low-Pvdd" operation mode of all chip half bridges (with "short" extension)
core.prot_sys.reg.pvdd_high_action.lowTmode 0x00ee 6 1 0 Trigger "low temperature" operation mode of all chip half bridges (with "short" extension)
core.prot_sys.reg.pvdd_high_action.lowPvddTmode 0x00ee 7 1 0 Trigger "low-Pvdd-and temperature" operation mode of all chip half bridges (with "short" extension)
core.prot_sys.reg.pvdd_ov_action.lowPvddMode 0x00f0 5 1 0 Trigger "low-Pvdd" operation mode of all chip half bridges (with "short" extension)
core.prot_sys.reg.pvdd_ov_action.lowTmode 0x00f0 6 1 0 Trigger "low temperature" operation mode of all chip half bridges (with "short" extension)
core.prot_sys.reg.pvdd_ov_action.lowPvddTmode 0x00f0 7 1 0 Trigger "low-Pvdd-and temperature" operation mode of all chip half bridges (with "short" extension)
core.prot_sys.reg.no_clock_action.lowPvddMode 0x00f2 5 1 0 Trigger "low-Pvdd" operation mode of all chip half bridges (with "short" extension)
core.prot_sys.reg.no_clock_action.lowTmode 0x00f2 6 1 0 Trigger "low temperature" operation mode of all chip half bridges (with "short" extension)
core.prot_sys.reg.no_clock_action.lowPvddTmode 0x00f2 7 1 0 Trigger "low-Pvdd-and temperature" operation mode of all chip half bridges (with "short" extension)
core.prot_sys.reg.no_audio_action.lowPvddMode 0x00f4 5 1 0 Trigger "low-Pvdd" operation mode of all chip half bridges (with "short" extension)
core.prot_sys.reg.no_audio_action.lowTmode 0x00f4 6 1 0 Trigger "low temperature" operation mode of all chip half bridges (with "short" extension)
core.prot_sys.reg.no_audio_action.lowPvddTmode 0x00f4 7 1 0 Trigger "low-Pvdd-and temperature" operation mode of all chip half bridges (with "short" extension)
core.prot_sys.reg.temp_low_action.lowPvddMode 0x00f6 5 1 0 Trigger "low-Pvdd" operation mode of all chip half bridges (with "short" extension)
core.prot_sys.reg.temp_low_action.lowTmode 0x00f6 6 1 0 Trigger "low temperature" operation mode of all chip half bridges (with "short" extension)
core.prot_sys.reg.temp_low_action.lowPvddTmode 0x00f6 7 1 0 Trigger "low-Pvdd-and temperature" operation mode of all chip half bridges (with "short" extension)
core.prot_sys.reg.pvddT_low_action.lowPvddMode 0x00f8 5 1 0 Trigger "low-Pvdd" operation mode of all chip half bridges (with "short" extension)
core.prot_sys.reg.pvddT_low_action.lowTmode 0x00f8 6 1 0 Trigger "low temperature" operation mode of all chip half bridges (with "short" extension)
core.prot_sys.reg.pvddT_low_action.lowPvddTmode 0x00f8 7 1 0 Trigger "low-Pvdd-and temperature" operation mode of all chip half bridges (with "short" extension)
core.prot_sys.reg.dsp_err0_action.lowPvddMode 0x00fa 5 1 0 Trigger "low-Pvdd" operation mode of all chip half bridges (with "short" extension)
core.prot_sys.reg.dsp_err0_action.lowTmode 0x00fa 6 1 0 Trigger "low temperature" operation mode of all chip half bridges (with "short" extension)
core.prot_sys.reg.dsp_err0_action.lowPvddTmode 0x00fa 7 1 0 Trigger "low-Pvdd-and temperature" operation mode of all chip half bridges (with "short" extension)
core.prot_sys.reg.dsp_err1_action.lowPvddMode 0x00fc 5 1 0 Trigger "low-Pvdd" operation mode of all chip half bridges (with "short" extension)
core.prot_sys.reg.dsp_err1_action.lowTmode 0x00fc 6 1 0 Trigger "low temperature" operation mode of all chip half bridges (with "short" extension)
core.prot_sys.reg.dsp_err1_action.lowPvddTmode 0x00fc 7 1 0 Trigger "low-Pvdd-and temperature" operation mode of all chip half bridges (with "short" extension)
core.prot_sys.reg.dsp_err2_action.lowPvddMode 0x00fe 5 1 0 Trigger "low-Pvdd" operation mode of all chip half bridges (with "short" extension)
core.prot_sys.reg.dsp_err2_action.lowTmode 0x00fe 6 1 0 Trigger "low temperature" operation mode of all chip half bridges (with "short" extension)
core.prot_sys.reg.dsp_err2_action.lowPvddTmode 0x00fe 7 1 0 Trigger "low-Pvdd-and temperature" operation mode of all chip half bridges (with "short" extension)
core.prot_sys.reg.dsp_err3_action.lowPvddMode 0x0100 5 1 0 Trigger "low-Pvdd" operation mode of all chip half bridges (with "short" extension)
core.prot_sys.reg.dsp_err3_action.lowTmode 0x0100 6 1 0 Trigger "low temperature" operation mode of all chip half bridges (with "short" extension)
core.prot_sys.reg.dsp_err3_action.lowPvddTmode 0x0100 7 1 0 Trigger "low-Pvdd-and temperature" operation mode of all chip half bridges (with "short" extension)
core.prot_sys.reg.errTrig_action.lowPvddMode 0x0102 5 1 0 Trigger "low-Pvdd" operation mode of all chip half bridges (with "short" extension)
core.prot_sys.reg.errTrig_action.lowTmode 0x0102 6 1 0 Trigger "low temperature" operation mode of all chip half bridges (with "short" extension)
core.prot_sys.reg.errTrig_action.lowPvddTmode 0x0102 7 1 0 Trigger "low-Pvdd-and temperature" operation mode of all chip half bridges (with "short" extension)
core.pa_hw.otp.pa_rtrim 0x0140 0 4 8 Resistor trim code for countering R*C process variation
core.pa_hw.otp.afir_vcmo_set 0x0140 4 4 11 AFIR-DAC output common-mode operating point selection
core.pa_hw.otp.pb_dp_len 0x0141 0 2 2 Level shifter pulse length setup
core.pa_hw.otp.force_dp_cont 0x0141 2 1 0 Level shifter continuous-pulse forcing handle
core.pa_hw.otp.unmute_cnt 0x0142 0 4 3 Unmute-mode delay from release request to actual unmute. 100us/1ms/10ms/100ms per step.
core.pa_hw.otp.afir_pchg_cnt 0x0142 4 4 4 AFIR startup bias filter precharge duration. 100us per step.
core.pa_hw.otp.cmctrl_pvddShift 0x0143 0 3 2 Pvdd measurement scaling factor for DAC CM control machine.
core.pa_hw.otp.cmCtrlProfs.0.sdm_d_thres 0x0144 0 4 0 PWM-SDM output duty cycle setting where 3-level and 2-level operation intersect, if dac_ternary_en = 1.
core.pa_hw.otp.cmCtrlProfs.0.sdm_d_cm_fxd 0x0144 4 4 8 Fixed PWM-SDM output common-mode level setting if dac_use_cmadj = 0.
core.pa_hw.otp.cmCtrlProfs.0.cmadj_k1 0x0146 0 6 0 Pvdd-prop. factor for calc of d_cm for dac_use_cmadj = 1.
core.pa_hw.otp.cmCtrlProfs.0.dac_ternary_en 0x0146 6 1 0 High to use ternary-mode AFIR.
core.pa_hw.otp.cmCtrlProfs.0.dac_use_cmadj 0x0146 7 1 0 High to use Pvdd-based control of AFIR CM current level.
core.pa_hw.otp.cmCtrlProfs.1.sdm_d_thres 0x0147 0 4 0 PWM-SDM output duty cycle setting where 3-level and 2-level operation intersect, if dac_ternary_en = 1.
core.pa_hw.otp.cmCtrlProfs.1.sdm_d_cm_fxd 0x0147 4 4 0 Fixed PWM-SDM output common-mode level setting if dac_use_cmadj = 0.
core.pa_hw.otp.cmCtrlProfs.1.cmadj_k1 0x0149 0 6 0 Pvdd-prop. factor for calc of d_cm for dac_use_cmadj = 1.
core.pa_hw.otp.cmCtrlProfs.1.dac_ternary_en 0x0149 6 1 0 High to use ternary-mode AFIR.
core.pa_hw.otp.cmCtrlProfs.1.dac_use_cmadj 0x0149 7 1 0 High to use Pvdd-based control of AFIR CM current level.
core.pa_hw.otp.cmCtrlProfs.2.sdm_d_thres 0x014a 0 4 0 PWM-SDM output duty cycle setting where 3-level and 2-level operation intersect, if dac_ternary_en = 1.
core.pa_hw.otp.cmCtrlProfs.2.sdm_d_cm_fxd 0x014a 4 4 0 Fixed PWM-SDM output common-mode level setting if dac_use_cmadj = 0.
core.pa_hw.otp.cmCtrlProfs.2.cmadj_k1 0x014c 0 6 0 Pvdd-prop. factor for calc of d_cm for dac_use_cmadj = 1.
core.pa_hw.otp.cmCtrlProfs.2.dac_ternary_en 0x014c 6 1 0 High to use ternary-mode AFIR.
core.pa_hw.otp.cmCtrlProfs.2.dac_use_cmadj 0x014c 7 1 0 High to use Pvdd-based control of AFIR CM current level.
core.pa_hw.otp.cmCtrlProfs.3.sdm_d_thres 0x014d 0 4 0 PWM-SDM output duty cycle setting where 3-level and 2-level operation intersect, if dac_ternary_en = 1.
core.pa_hw.otp.cmCtrlProfs.3.sdm_d_cm_fxd 0x014d 4 4 1 Fixed PWM-SDM output common-mode level setting if dac_use_cmadj = 0.
core.pa_hw.otp.cmCtrlProfs.3.cmadj_k1 0x014f 0 6 0 Pvdd-prop. factor for calc of d_cm for dac_use_cmadj = 1.
core.pa_hw.otp.cmCtrlProfs.3.dac_ternary_en 0x014f 6 1 0 High to use ternary-mode AFIR.
core.pa_hw.otp.cmCtrlProfs.3.dac_use_cmadj 0x014f 7 1 0 High to use Pvdd-based control of AFIR CM current level.
core.pa_hw.reg.gd_test_mode 0x0157 0 4 0 Gate drive "test mode force" vector [b1 a1 b0 a0].
core.pa_hw.reg.gd_ocp_dis 0x0157 4 4 0 Gate driver "ocp disable" vector    [b1 a1 b0 a0].
core.pa_hw.reg.gd_test_cfg 0x0158 0 2 0 Gate drive "test mode" configuration.
core.pa_hw.reg.gd_spare_cfg 0x0158 2 4 0 Gate driver spare config. bits. 		[b1 a1 b0 a0].
core.pa_hw.reg.afir_pchg_force 0x0158 6 1 0 High to force AFIR bias filter into prechage mode.
core.pa_hw.reg.OTP_supply_en_force 0x0158 7 1 0 High to force enable for GD refgen, to provide dvdd_5v0 for OTP read.
core.pa_hw.reg.sw_force_reg0 0x0159 0 1 0 High to force channel 0 switch control vector from register.
core.pa_hw.reg.sw_force_reg1 0x0159 1 1 0 High to force channel 1 switch control vector from register.
core.pa_hw.reg.gd_pchg_force 0x0159 2 4 0 Gate driver "force precharge to reg setting" vector [b1 a1 b0 a0];
core.pa_hw.reg.clip_rec_dis_force0 0x0159 6 1 0 High to force specific register value of ch 0 clip recovery disable bit.
core.pa_hw.reg.clip_rec_dis_force1 0x0159 7 1 0 High to force specific register value of ch 0 clip recovery disable bit.
core.pa_hw.reg.sw_a0_reg 0x015a 0 4 0 Channel 0, bridge A switch control vector for "register force".
core.pa_hw.reg.sw_b0_reg 0x015a 4 4 0 Channel 0, bridge B switch control vector for "register force".
core.pa_hw.reg.sw_a1_reg 0x015b 0 4 0 Channel 1, bridge A switch control vector for "register force".
core.pa_hw.reg.sw_b1_reg 0x015b 4 4 0 Channel 1, bridge B switch control vector for "register force".
core.pa_hw.reg.gd_pchg_reg 0x015c 0 4 0 Gate driver prechage settings vector for reg. force. [b1 a1 b0 a0];
core.pa_hw.reg.clip_rec_dis_reg0 0x015c 4 1 0 "Register force" value of channel 0 lf_clip_rec_dis bit.
core.pa_hw.reg.clip_rec_dis_reg1 0x015c 5 1 0 "Register force" value of channel 1 lf_clip_rec_dis bit.
core.pa_hw.status_ch0 0x015e 0 4 0 Amplifier channel 0 status; 3: Muted BTL, 4: Unmuting BTL, 5: Playing BTL, 6: Muted PBTL master, 7: Unmuting PBTL master, 8: Playing PBTL master, Others: Disabled
core.pa_hw.status_ch1 0x015e 4 4 0 Amplifier channel 1 status; 1: Disabled PBTL slave, 2: Enabled PBTL slave, 3: Muted BTL, 4: Unmuting BTL, 5: Playing BTL, Others: Disabled
core.pa_hw.otp.pwmClkDiv_base 0x0150 1 2 2 Base PWM frequency divider setting, nominally "10". (For 4.096MHz base.)
core.pa_hw.otp.cmctrl_hyst 0x0143 3 4 2 Hysteresis in DAC CM control machine
core.pa_hw.otp.clk_chop_32kHz 0x0154 7 1 0 Low (default) to use 64kHz chop clock, otherwise 32kHz is selected.
core.pa_hw.reg.afir_force_disable0 0x015d 0 1 0 High to force disable of AFIR in channel 0.
core.pa_hw.reg.afir_force_disable1 0x015d 1 1 0 High to force disable of AFIR in channel 1.
core.pa_hw.reg.lf_force_disable0 0x015d 2 1 0 High to force disable of loop filter in channel 0.
core.pa_hw.reg.lf_force_disable1 0x015d 3 1 0 High to force disable of loop filter in channel 1.
core.pa_hw.reg.pwm_force_disable0 0x015d 4 1 0 High to force disable of PWM in channel 0.
core.pa_hw.reg.pwm_force_disable1 0x015d 5 1 0 High to force disable of PWM in channel 1.
core.pa_hw.otp.gd_pd_strong 0x0155 0 4 0 Gate driver strong pull down enable vector [b1 a1 b0 a0].
core.pa_hw.otp.gd_ser_clk_div 0x0155 4 2 2 Gate driver serial link clock frequency setting. 00: 6MHz, 01: 3MHz, 10: 2MHz (default), 11: 1.5MHz [rev2]
core.pa_hw.otp.bal_ipol_upd_del 0x0155 6 2 0 Delay from GD serial link update to PWM Vcfly Ipol post-processing sampling. 00: 120ns (default), 01: 480ns, 10: 800ns, 11: 1000ns [rev2]
core.pa_hw.otp.gd_ramp_up_cnt 0x0156 0 2 1 Delay from PB enable to first GD serial update. 00: 100us, 01: 500us, 10: 1ms, 11: 5ms [rev2]
core.pa_hw.reg.gd_ser_bist_sel 0x015d 6 2 0 Select GD feedback line to use for BIST comparison [b1 a1 b0 a0]
core.pa_hw.gd_ser_bist_status 0x015f 0 4 0 
core.pa_hw.otp.cmCtrlProfs.0.cmadj_k0 0x0145 0 4 0 Constant-part of calculation of Pvdd-based d_cm for dac_use_cmadj = 1.
core.pa_hw.otp.cmCtrlProfs.1.cmadj_k0 0x0148 0 4 0 Constant-part of calculation of Pvdd-based d_cm for dac_use_cmadj = 1.
core.pa_hw.otp.cmCtrlProfs.2.cmadj_k0 0x014b 0 4 0 Constant-part of calculation of Pvdd-based d_cm for dac_use_cmadj = 1.
core.pa_hw.otp.cmCtrlProfs.3.cmadj_k0 0x014e 0 4 0 Constant-part of calculation of Pvdd-based d_cm for dac_use_cmadj = 1.
core.pa_hw.otp.freerun_en 0x0150 0 1 0 disable pwm synchronization to sync,										  default: '0'
core.pa_hw.otp.clk_pwm_phase 0x0150 3 2 0 phase of derived clock (clk_pwm_base_4m096_o),							  default: "000"
core.pa_hw.otp.clk_pwm_invert 0x0150 5 1 0 invert derived clock (clk_pwm_base_4m096),								  default: '0'
core.pa_hw.otp.clk_cp_phase_ls 0x0150 6 2 0 phase (least significant) of derived clock (clk_cp_base_2m048_o),  default: "000"
core.pa_hw.otp.clk_cp_phase_ms 0x0151 0 1 0 phase (most significant) of derived clock (clk_cp_base_2m048_o),	 default: '0'
core.pa_hw.otp.clk_cp_invert 0x0151 1 1 0 invert derived clock (clk_cp_base_2m048_o),								 default: '0'
core.pa_hw.otp.cp_sync_phase 0x0151 2 6 0 phase of sync tick on clk_cp,													 default: "000000"
core.pa_hw.otp.pwm_phase 0x0153 0 7 0 phase delay of pwm signals in clk_pwm (4MHz) cycles
core.pa_hw.otp.pwm_ch1_phase 0x0154 0 7 0 phase of ch1 pwm signals relative to ch0 in clk_pwm (4MHz) cycles
core.pa_hw.reg.force_acfg_update 0x015c 6 1 0 Trigger an update of the DCU related acfg register on each flip.
core.pa_hw.otp.gd_ref_sync_phase 0x0152 0 7 0 phase of sync tick on clk_pwm,												 default: "0000000"
core.pa_hw.otp.gd_dVdt_min 0x0156 2 2 0 Minimum allowable value for the gate driver dV/dt setting [rev2]
core.pa_hw.otp.gd_dVdt_max 0x0156 4 2 3 Maximum allowable value for the gate driver dV/dt setting [rev2]
core.clk_sys.enable_dco_ow 0x0180 0 1 0 
core.clk_sys.enable_dco 0x0180 1 1 0 
core.clk_sys.dco_enable_ow_single_bits 0x0180 2 1 0 
core.clk_sys.dco_bias_enable_single_bit 0x0180 3 1 0 
core.clk_sys.dco_core_bias_enable_single_bit 0x0180 4 1 0 
core.clk_sys.dco_core_enable_single_bit 0x0180 5 1 0 
core.clk_sys.dco_clk_enable_single_bit 0x0180 6 1 0 
core.clk_sys.dpll_enable_ow 0x0181 0 1 0 
core.clk_sys.dpll_enable 0x0181 1 1 0 
core.clk_sys.dpll_sleep_ow 0x0182 6 1 0 
core.clk_sys.dpll_sleep 0x0182 7 1 0 
core.clk_sys.dpll_run_dco_free_ow 0x0181 2 1 0 
core.clk_sys.dpll_run_dco_free 0x0181 3 1 0 
core.clk_sys.dco_trim_coarse 0x0182 0 5 0 
core.clk_sys.dco_trim_ow 0x0182 5 1 0 
core.clk_sys.dco_trim_fine 0x0183 0 6 0 
core.clk_sys.auto_detect_enable_ow 0x0184 0 1 0 
core.clk_sys.enable_auto_detect 0x0184 1 1 0 
core.clk_sys.div_ow 0x0184 2 1 0 
core.clk_sys.mode_m_div 0x0185 0 6 0 
core.clk_sys.mode_ref_div 0x0185 6 1 0 
core.clk_sys.mode_fb_div 0x0185 7 1 0 
core.clk_sys.sys_clk_div 0x0186 0 1 0 
core.clk_sys.i2s_frame_ow 0x0186 2 1 0 
core.clk_sys.i2s_sck_Fs_base 0x0186 3 2 0 
core.clk_sys.bit_clk 0x0188 0 5 0 
core.clk_sys.dco_clk_ok_ow 0x0189 0 1 0 
core.clk_sys.dco_clk_ok 0x0189 1 1 0 
core.clk_sys.pll_locked_ow 0x0189 2 1 0 
core.clk_sys.pll_locked 0x0189 3 1 0 
core.clk_sys.i2s_sck_ok_ow 0x0189 5 1 0 
core.clk_sys.i2s_sck_ok 0x0189 6 1 0 
core.clk_sys.loopfilter_high_lim 0x018d 0 5 31 -- 16*31 = 384
core.clk_sys.loopfilter_low_lim 0x018e 0 5 0 -- 16* 0 =   0
core.clk_sys.loopfilter_reset_val 0x018f 0 5 16 -- 16* X =
core.clk_sys.loopfilter_force_reset 0x018f 5 1 0 
core.clk_sys.phase_error_read 0x0190 0 1 0 
core.clk_sys.loopfilter_read 0x0190 1 1 0 
core.clk_sys.sdm_read 0x0190 2 1 0 
core.clk_sys.dco_coarse_read 0x0190 3 1 0 
core.clk_sys.dco_fine_read 0x0190 4 1 0 
core.clk_sys.status.enable_dco 0x01a0 0 1 0 
core.clk_sys.status.dco_bias_enable 0x01a0 1 1 0 
core.clk_sys.status.dco_core_bias_enable 0x01a0 2 1 0 
core.clk_sys.status.dco_core_enable 0x01a0 3 1 0 
core.clk_sys.status.dco_clk_enable 0x01a0 4 1 0 
core.clk_sys.status.dpll_enable 0x01a0 5 1 0 
core.clk_sys.status.dpll_sleep 0x01a0 6 1 0 
core.clk_sys.status.dpll_run_dco_free 0x01a0 7 1 0 
core.clk_sys.status.mode_m_div 0x01a2 0 6 0 
core.clk_sys.status.mode_ref_div 0x01a2 6 1 0 
core.clk_sys.status.mode_fb_div 0x01a2 7 1 0 
core.clk_sys.status.enable_auto_detect 0x01a3 0 1 0 
core.clk_sys.status.i2s_sck_Fs_base 0x01a3 1 2 0 
core.clk_sys.status.bit_clk 0x01a5 0 5 0 
core.clk_sys.status.i2s_sck_ok 0x01a6 0 1 0 
core.clk_sys.status.dco_clk_ok 0x01a6 1 1 0 
core.clk_sys.status.pll_locked 0x01a6 2 1 0 
core.clk_sys.status.counters_syncronized 0x01a6 4 1 0 
core.clk_sys.outputs.phase_error__0 0x01ac 0 8 0 
core.clk_sys.outputs.phase_error__1 0x01ad 0 2 0 
core.clk_sys.outputs.loopfilter__0 0x01ae 0 8 0 
core.clk_sys.outputs.loopfilter__1 0x01af 0 8 0 
core.clk_sys.outputs.loopfilter__2 0x01b0 0 8 0 
core.clk_sys.outputs.sdm__0 0x01b1 0 8 0 
core.clk_sys.outputs.sdm__1 0x01b2 0 1 0 
core.clk_sys.outputs.dco_coarse 0x01b3 0 5 0 
core.clk_sys.outputs.dco_fine 0x01b4 0 6 0 
core.clk_sys.outputs.dco_test_freq_count__0 0x01b5 0 8 0 
core.clk_sys.outputs.dco_test_freq_count__1 0x01b6 0 6 0 
core.clk_sys.dco_bias_trim 0x0191 0 3 0 
core.clk_sys.dpll_run_dco_free_allowed_ow 0x0181 4 1 0 
core.clk_sys.data_rate_ow 0x0187 4 1 0 
core.clk_sys.data_rate 0x0187 0 4 0 
core.clk_sys.status.data_rate 0x01a4 0 4 0 
core.clk_sys.calib_test_enable 0x0192 0 1 0 
core.clk_sys.calib_test_mode 0x0192 1 1 0 
core.clk_sys.calib_test_start 0x0192 2 1 0 
core.clk_sys.calib_fine_trim_stop_bit 0x0192 3 2 0 
core.clk_sys.status.calib_test_done 0x01a8 4 1 0 
core.clk_sys.status.calib_test_ok 0x01a8 5 1 0 
core.clk_sys.outputs.calib_test_freq_count_high__0 0x01b7 0 8 0 
core.clk_sys.outputs.calib_test_freq_count_high__1 0x01b8 0 6 0 
core.clk_sys.outputs.calib_test_freq_count_low__0 0x01b9 0 8 0 
core.clk_sys.outputs.calib_test_freq_count_low__1 0x01ba 0 6 0 
core.clk_sys.outputs.calib_test_coarse 0x01bb 0 6 0 
core.clk_sys.outputs.calib_test_fine 0x01bc 0 6 0 
core.clk_sys.clear_all_latched_bits 0x0193 0 1 0 
core.clk_sys.clear_latched_div_bits 0x0193 1 1 0 
core.clk_sys.clear_latched_ok_bits 0x0193 2 1 0 
core.clk_sys.clear_latched_pll_bits 0x0193 3 1 0 
core.clk_sys.status.mode_div_changed_latched 0x01aa 0 1 0 
core.clk_sys.status.mode_m_div_changed_latched 0x01aa 1 1 0 
core.clk_sys.status.mode_ref_div_changed_latched 0x01aa 2 1 0 
core.clk_sys.status.mode_fb_div_changed_latched 0x01aa 3 1 0 
core.clk_sys.status.pll_locked_error 0x01ab 0 1 0 
core.clk_sys.status.counters_syncronized_error 0x01ab 3 1 0 
core.clk_sys.afir_clk_div 0x0186 1 1 0 
core.clk_sys.dpll_run_dco_free_allowed_50M 0x0181 5 1 0 
core.clk_sys.pll_locked_calib 0x0189 4 1 0 
core.clk_sys.Kvco_f 0x018c 0 3 3 
core.clk_sys.LBW_f 0x018c 3 3 1 
core.clk_sys.clk_auto_detect_low_window_min_cnt 0x0194 0 6 36 
core.clk_sys.clk_auto_detect_low_window_max_cnt 0x0195 0 7 100 
core.clk_sys.clk_auto_detect_high_window_min_cnt 0x0196 0 4 1 
core.clk_sys.clk_auto_detect_high_window_max_cnt 0x0197 0 7 71 
core.clk_sys.status.dpll_run_dco_free_allowed_50M 0x01a1 0 1 0 
core.clk_sys.status.pll_locked_calib 0x01a6 3 1 0 
core.clk_sys.calib_audio_tick_en 0x0184 3 1 0 
core.clk_sys.pll_status_readout_en 0x0184 4 1 0 
core.clk_sys.status.tdc_phase_max 0x01a6 5 1 0 
core.clk_sys.status.mode_div_changed 0x01a9 0 1 0 
core.clk_sys.status.mode_m_div_changed 0x01a9 1 1 0 
core.clk_sys.status.mode_ref_div_changed 0x01a9 2 1 0 
core.clk_sys.status.mode_fb_div_changed 0x01a9 3 1 0 
core.clk_sys.status.tdc_phase_max_error 0x01ab 2 1 0 
core.clk_sys.status.pll_locked_calib_error 0x01ab 1 1 0 
core.clk_sys.mode_m_div_calib_reset 0x0198 0 6 2 
core.clk_sys.mode_ref_div_calib_reset 0x0198 6 1 1 
core.clk_sys.mode_fb_div_calib_reset 0x0198 7 1 1 
core.clk_sys.status.calib_test_err 0x01a8 6 1 0 
core.clk_sys.status.i2s_sck_err 0x01ab 4 1 0 
core.clk_sys.status.dco_clk_err 0x01ab 5 1 0 
core.clk_sys.dco_test_enable 0x018a 0 1 0 
core.clk_sys.dco_test_mode 0x018a 1 1 0 
core.clk_sys.dco_test_sub_mode 0x018a 2 2 0 
core.clk_sys.dco_test_start 0x018a 4 1 0 
core.clk_sys.dco_test_fine_cnt_step 0x018b 0 2 0 
core.clk_sys.dco_test_coarse_cnt_step 0x018b 2 2 0 
core.clk_sys.dco_test_i2s_cnt_lim 0x018b 4 1 0 
core.clk_sys.dco_test_wait_dco_cnt 0x018b 5 1 0 
core.clk_sys.status.dco_test_done 0x01a7 0 1 0 
core.clk_sys.status.dco_test_ok 0x01a7 1 1 0 
core.clk_sys.status.dco_test_err 0x01a7 2 1 0 
core.clk_sys.status.dco_test_done_finetrim 0x01a7 3 1 0 
core.clk_sys.status.dco_test_ok_finetrim 0x01a7 4 1 0 
core.clk_sys.status.dco_test_err_finetrim 0x01a7 5 1 0 
core.clk_sys.status.dco_test_done_coarse_up 0x01a7 6 1 0 
core.clk_sys.status.dco_test_done_coarse_down 0x01a7 7 1 0 
core.clk_sys.status.dco_test_ok_coarse_up 0x01a8 0 1 0 
core.clk_sys.status.dco_test_err_coarse_up 0x01a8 1 1 0 
core.clk_sys.status.dco_test_ok_coarse_down 0x01a8 2 1 0 
core.clk_sys.status.dco_test_err_coarse_down 0x01a8 3 1 0 
core.clk_sys.pll_paused_ow 0x018b 6 1 0 
core.clk_sys.pll_paused 0x018b 7 1 0 
core.asense.temp_en 0x01e0 0 1 1 Enable temperature measurement
core.asense.pvdd_en 0x01e0 1 1 1 Enable PVDD measurement
core.asense.pin_en 0x01e0 2 1 1 Enable adc_in measurement
core.asense.abus0_en 0x01e0 3 1 0 Enable analog debug bus 0 measurement
core.asense.abus1_en 0x01e0 4 1 0 Enable analog debug bus 1 measurement
core.asense.bgr_en 0x01e0 5 1 0 Enable bandgap voltage measurement
core.asense.os_times 0x01e1 0 2 0 Select the number of samples to average when over sampling is enabled; 3: 16 samples; 2: 8 samples; 1: 4 samples, 0: 2 samples 
core.asense.os_en 0x01e1 2 6 0 Over sampling enable for:  0: Temperature, 1: PVDD, 2: Pin, 3: Bandgap, 4: debug bus 0, 5: debug bus 1
core.asense.cal_rate 0x01e2 0 2 0 ADC calibration rate; 0: 16KHz, 1: 1KHz, 2: 8Hz, 3: no calibration
core.asense.samp_rate 0x01e2 2 3 0 ADC sampling rate; 100: 16KHz, 101: 8KHz, 110: 4KHz, 111: 2 KHz, 000: 1 KHz, 001: 500Hz, 010: 250Hz, 011: 125Hz
core.asense.sync_phase__0 0x01e3 0 8 0 Phase shift of ADC sampling relative to internal sync tick
core.asense.sync_phase__1 0x01e4 0 3 0 Phase shift of ADC sampling relative to internal sync tick
core.asense.fe_zero_dur 0x01e5 0 2 0 Frontend auto zero duration; 0: 1280ns, 1: 640ns, 2: 2560ns, 3: 5120ns 
core.asense.fe_track_dur 0x01e5 2 2 0 Frontend tracking duration;  0: 1360ns, 1: 720ns, 2: 2640ns, 3: 5200ns 
core.asense.adc_in_dur 0x01e5 4 2 0 
core.asense.fe_en 0x01e6 2 1 0 Debug handles for overriding and setting control signals for frontend
core.asense.fe_en_ow 0x01e6 3 1 0 
core.asense.fe_zero 0x01e6 4 1 0 
core.asense.fe_zero_ow 0x01e6 5 1 0 
core.asense.fe_track 0x01e6 6 1 0 
core.asense.fe_track_ow 0x01e6 7 1 0 
core.asense.fe_sel 0x01e7 0 3 0 
core.asense.fe_sel_ow 0x01e7 3 1 0 
core.asense.adc_en 0x01e8 0 1 0 Debug handles for overriding and setting control signals for ADC
core.asense.adc_en_ow 0x01e8 1 1 0 
core.asense.adc_start 0x01e8 2 1 0 
core.asense.adc_start_ow 0x01e8 3 1 0 
core.asense.adc_pcal 0x01e8 4 1 0 
core.asense.adc_pcal_ow 0x01e8 5 1 0 
core.asense.samp_start 0x01e6 0 1 0 
core.asense.samp_start_ow 0x01e6 1 1 0 
core.asense.adc_override 0x01e9 0 3 0 Enable override of analog sense output values with *_value settings below; 0: Temperature, 1: PVDD, 2: Pin
core.asense.min_max_persist 0x01e9 3 1 0 Enable persistence of the min/max registers when in over sampling mode with outlier removal
core.asense.outlier_en 0x01ea 0 6 0 Enable outlier removal for given input: 0: Temperature, 1: PVDD, 2: Pin, 3: Bandgap, 4: debug bus 0, 5: debug bus 1
core.asense.temp_gain__0 0x01eb 0 8 192 Temperature gain value. In general output values are calculated using the folloging formula: out = gain * (adc_result + offset) >> shift
core.asense.temp_gain__1 0x01ec 0 2 3 Temperature gain value. In general output values are calculated using the folloging formula: out = gain * (adc_result + offset) >> shift
core.asense.temp_shift 0x01ec 2 2 1 Temperature shift value
core.asense.temp_offset__0 0x01ed 0 8 17 Temperature offset value
core.asense.temp_offset__1 0x01ee 0 2 -1 Temperature offset value
core.asense.temp_value 0x01ef 0 8 75 Temperature value when ADC is overridden
core.asense.pvdd_gain__0 0x01f0 0 8 66 PVDD gain value
core.asense.pvdd_gain__1 0x01f1 0 2 2 PVDD gain value
core.asense.pvdd_shift 0x01f1 2 2 1 PVDD shift value
core.asense.pvdd_offset__0 0x01f2 0 8 0 PVDD offset value
core.asense.pvdd_offset__1 0x01f3 0 2 0 PVDD offset value
core.asense.pvdd_value 0x01f4 0 8 144 PDVD value when ADC is overridden
core.asense.pin_gain__0 0x01f5 0 8 0 Pin gain value
core.asense.pin_gain__1 0x01f6 0 2 0 Pin gain value
core.asense.pin_shift 0x01f6 2 2 0 Pin shift value
core.asense.pin_offset__0 0x01f7 0 8 0 Pin offset value
core.asense.pin_offset__1 0x01f8 0 2 0 Pin offset value
core.asense.pin_value 0x01f9 0 8 0 Pin value when ADC is overridden
core.asense.debug_gain__0 0x01fa 0 8 0 Debug bus gain value
core.asense.debug_gain__1 0x01fb 0 2 0 Debug bus gain value
core.asense.debug_shift 0x01fb 2 2 0 Debug bus shift value
core.asense.debug_offset__0 0x01fc 0 8 0 Debug bus offset value
core.asense.debug_offset__1 0x01fd 0 2 0 Debug bus offset value
core.asense.adc_chnr 0x01fe 0 4 0 ADC input channel selection: 0: Frontend, 1: adc_in pin
core.asense.adc_stc 0x01fe 4 2 0 ADC sample time control;  0: 32, 1: 16, 2: 64, 3: 128 clock cycles (24 MHz)
core.asense.adc_stc_cal 0x01fe 6 2 0 ADC sample time control for calibration; 0: 4, 1: 8, 2: 16, 3: 32 clock cycles (24 MHz)
core.asense.adc_comp_val__0 0x01ff 0 8 0 ADC compare mode value to compare with
core.asense.adc_comp_val__1 0x0200 0 5 0 ADC compare mode value to compare with
core.asense.adc_comp_en 0x0200 5 1 0 ADC enable compare mode
core.asense.adc_sesp 0x0200 6 1 0 ADC Spreaded Early Sampling Point Mode, see more in JAMA
core.asense.adc_dscal 0x0200 7 1 0 ADC disable startup calibration
core.asense.adc_track_cfg 0x0201 0 2 0 ADC number of tracking overconversion cycles; 0: 0 (standard 11-bit), 1: 1, 2: 3,  3: 7 (max noise suppression)  
core.asense.adc_overs_cfg 0x0201 2 2 0 ADC number of overconversion cycles (this settings takes precedence over tracking); 0: 1 (standard 11-bit), 1: 2, 2: 4,  3: 5 (max noise suppression)  
core.asense.adc_dither_cfg 0x0201 4 2 0 ADC add dither in overconsversion
core.asense.adc_lv_gain 0x01e8 6 1 0 
core.asense.adc_tst_dig_in__0 0x0203 0 8 0 ADC BIST input vector, see ADC documentation for description
core.asense.adc_tst_dig_in__1 0x0204 0 8 0 ADC BIST input vector, see ADC documentation for description
core.asense.adc_tst_dig_in__2 0x0205 0 8 0 ADC BIST input vector, see ADC documentation for description
core.asense.adc_tst_dig_in__3 0x0206 0 8 0 ADC BIST input vector, see ADC documentation for description
core.asense.adc_tst_dig_in__4 0x0207 0 5 0 ADC BIST input vector, see ADC documentation for description
core.asense.adc_tst_stress 0x0207 5 1 0 ADC stress test mode
core.asense.adc_tst_dig_out__0 0x0208 0 8 0 ADC BIST output vector
core.asense.adc_tst_dig_out__1 0x0209 0 8 0 ADC BIST output vector
core.asense.adc_tst_dig_out__2 0x020a 0 4 0 ADC BIST output vector
core.asense.temp__0 0x020b 0 8 0 Output temperature value
core.asense.temp__1 0x020c 0 4 0 Output temperature value
core.asense.pvdd__0 0x020d 0 8 0 Output PVDD value
core.asense.pvdd__1 0x020e 0 4 0 Output PVDD value
core.asense.pin__0 0x020f 0 8 0 Output pin value
core.asense.pin__1 0x0210 0 4 0 Output pin value
core.asense.debug0__0 0x0211 0 8 0 Output debug bus 0 value
core.asense.debug0__1 0x0212 0 4 0 Output debug bus 0 value
core.asense.debug1__0 0x0213 0 8 0 Output debug bus 1/bandgap evalue
core.asense.debug1__1 0x0214 0 4 0 Output debug bus 1/bandgap evalue
core.asense.outlier_max__0 0x0215 0 8 0 Maximum outlier encountered with min_max_persist
core.asense.outlier_max__1 0x0216 0 4 0 Maximum outlier encountered with min_max_persist
core.asense.outlier_min__0 0x0217 0 8 0 Minimum outlier encountered with min_max_persist
core.asense.outlier_min__1 0x0218 0 4 0 Minimum outlier encountered with min_max_persist
core.asense.adc_lv_gain_ow 0x01e8 7 1 0 
core.asense.adc_lv_gain_src 0x0202 0 6 6 ADC enable lv_gain for given input; [ debug1 debug0 bandgap pin pvdd temp ]
core.asense.fe_sel_en 0x01e7 4 1 0 
core.asense.fe_sel_en_ow 0x01e7 5 1 0 
core.spare.spare_d_n_bits 0x0242 0 4 0 
core.spare.spare_a_n_bits 0x0240 0 3 0 
core.spare.spare_a_s_bits 0x0244 0 4 0 
core.spare.spare_d_s_bits 0x0246 0 6 0 
core.spare.spare_d_n_mon 0x0243 0 4 15 
core.spare.spare_a_n_mon 0x0241 0 2 3 
core.spare.spare_a_s_mon 0x0245 0 4 14 
core.spare.spare_d_s_mon 0x0247 0 8 0 
core.spare.spare_bits_0 0x0248 0 8 0 
core.spare.spare_bits_1 0x0249 0 8 0 
core.test.i2c_in_en 0x0220 0 1 1 
core.test.i2c_scl_out_en 0x0220 1 1 1 
core.test.i2c_sda_out_en 0x0220 2 1 1 
core.test.sif_mode_i2c 0x0220 3 1 1 
core.test.xpin_mode 0x0221 0 3 0 Mode select for nclip and nerr pins; 0: Open-drain (default), 1: Digital, 2: Power, 3: Analog unbuf, 4: Analog Cur, 5: Analog buffer, 6: Offset meas, 7: Analog CMOS
core.test.xpin_cfg 0x0221 4 3 1 
core.test.xpin_cfg_force 0x0221 7 1 0 
core.test.afir_bist_en 0x0232 0 1 0 Start afir bist test
core.test.afir_bist_results_0 0x0239 0 1 0 afir_bist_results_0
core.test.afir_bist_cfg 0x0232 3 2 0 Afir bist mode
core.test.afir_bist_results_1 0x0239 1 1 0 afir_bist_results_1
core.test.en_clk_pad 0x0226 4 1 0 High to enable DCO clock probe pad
core.test.nreset_lock 0x0226 5 1 0 High to lock device in non-reset state
core.test.d0_mux_sel 0x0222 0 8 0 Debug 0 (nclip) mux select when xpin_mode=1
core.test.d1_mux_sel 0x0223 0 8 0 Debug 1 (nerr) mux select when xpin_mode=1
core.test.revision0 0x0229 0 8 0 Subversion revision of the register bank
core.test.revision1 0x022a 0 8 0 Subversion revision of the register bank
core.test.dsp_ram_pm_bist 0x022b 4 4 0 DSP program memory bist config
core.test.dsp_ram_dm_bist 0x022b 0 4 0 DSP data memory bist config
core.test.dsp_ram_pm_status 0x022c 0 8 0 DSP program memory bist status
core.test.dsp_ram_dm_status 0x022d 0 8 0 DSP data memory bist status
core.test.dsp_ram_pm_addr_lo 0x022e 0 8 0 DSP program memory bist address ptr low bits
core.test.dsp_ram_dm_addr_lo 0x0230 0 8 0 DSP data memory bist address ptr low bits
core.test.dsp_ram_pm_addr_hi 0x022f 0 2 0 DSP program memory bist address ptr high bits
core.test.dsp_ram_dm_addr_hi 0x0231 0 2 0 DSP data memory bist address ptr high bits
core.test.d2_mux_sel 0x0224 0 8 0 Debug 2 (i2s_sdo) mux select
core.test.i2s_sdo_debug_out 0x0226 6 1 0 High to enable debug 2 output on i2s_sdo
core.test.i2s_sdo_reclk_bypass 0x0226 7 1 0 High to enable bypass of the output register on i2s_sdo located in the south pad segment.
core.test.afir_bist_start 0x0232 1 1 0 Start afir bist test
core.test.afir_bist_cont 0x0232 2 1 0 afir bist continuous test
core.test.afir_bist_prbg_seed_0 0x0234 0 8 0 Pseudo random bit generator seed - 10 bits
core.test.afir_bist_prbg_seed_1 0x0235 0 2 0 Pseudo random bit generator seed - 10 bits
core.test.afir_bist_error_prbg_seed_0 0x0236 0 8 0 Pseudo random bit generator seed - 10 bits, latched when error
core.test.afir_bist_error_cnt 0x0238 0 8 0 Afir element counter - latched counter value when error
core.test.afir_bist_error_prbg_seed_1 0x0237 0 2 0 Pseudo random bit generator seed - 10 bits, latched when error
core.test.afir_bist_results_2 0x0239 2 1 0 afir_bist_results_2
core.test.afir_bist_err_ch 0x0239 4 4 0 
core.test.afir_bist_force_err_ch 0x0233 0 4 0 Afir bist force error on channel
core.test.afir_bist_force_err 0x0233 4 1 0 Afir bist force error enable
core.test.i2s_in_high_bw 0x0226 3 1 0 Enable high bandwidth (50 MHz) I2S input.
core.test.nerr_in_en 0x0225 1 1 0 Enable nerr input buffer
core.test.nclip_in_en 0x0225 0 1 1 Enable nclip input buffer, default to enable since it is used for multi-IC sync
core.test.i2s_ws_freerun 0x0226 2 1 0 Enable internal WS generation based on incoming i2s_sck (64 counter)
core.test.mlpin_din_en_force 0x0220 4 1 0 Enable direct input for i2c_ad0, i2c_ad1, and msel
core.test.xpin_offset_sel 0x0221 3 1 0 Select on which pad to measure analog buffer offset, 0: nclip, 1: nerr
core.system.otp_boot_done 0x0260 0 1 0 Indicate that trim values has been loaded
core.system.dac_dither_level 0x0261 0 2 1 DAC dither level: 00: Off, 01: Small, 10: Medium, 11: Large
core.system.afir_clk_invert 0x0262 2 1 0 Invert clock to afir
core.system.acfg_dcu_upd_block 0x0262 3 1 0 High to block DCU update
core.system.otp_reg_start_time 0x0265 0 8 20 Number of 10 us cycles to wait for regulators to settle before accessing OTP
core.system.otp_write_time 0x0266 0 8 100 Number of 10 us cycles to keep the OTP program pin asserted
core.system.force_play 0x0262 4 1 0 Debug: Force sub blocks to play audio
core.system.force_pll 0x0262 5 1 0 Debug: Force pll enable
core.system.rb_protect 0x0268 0 3 0 Register bank protection level; 0: public, 1: read only, 2: hidden
core.system.rb_protect_override 0x0269 0 8 0 Register bank protection override
core.system.otp_write_enable 0x0267 0 8 0 Magic value to enable OTP writes
core.system.temp_chip_shift 0x026b 0 3 0 Number of MSBs to discard on the ADC temperature measurement avail in pa.temp_chip
core.system.bgr_filt_div_1_not_3 0x0262 0 1 0 Increase the frequency of the bandgap filter to 64 KHz instead of 192 KHz
core.system.dmem_protect 0x026a 3 1 0 Write protect DSP data memory
core.system.pmem_protect 0x026a 2 1 0 Write protect DSP program memory
core.system.mlp_protect 0x026a 0 1 0 Write protect multi-level pin segment
core.system.acfg_protect 0x026a 1 1 0 Write protect analog configuration segment
core.system.otp_ecc_disable 0x0262 6 1 0 Disable ECC on reads from OTP
core.system.otp_ecc_status 0x026f 0 4 0 Status of the OTP ECC logic
core.system.otp_ecc_status_clr 0x0262 7 1 0 Clear the OTP ECC status register
core.system.gain_trim 0x026c 0 4 0 Gain trim for both audio channels, trim range [0dB;3.34dB]. "0000": 0dB, "1111": 3.34dB
core.system.offset_trim_0 0x026d 0 6 0 Offset trim for channel 0, trim range [-FS/1024;FS/1024]
core.system.offset_trim_1 0x026e 0 6 0 Offset trim for channel 1, trim range [-FS/1024;FS/1024]
mlpin.mlp.limit0 0x0500 0 6 1 120 KOhm upper limit
mlpin.mlp.limit1 0x0501 0 6 5 62 KOhm upper limit
mlpin.mlp.limit2 0x0502 0 6 9 39 KOhm upper limit
mlpin.mlp.limit3 0x0503 0 6 14 30 KOhm upper limit
mlpin.mlp.limit4 0x0504 0 6 18 24 KOhm upper limit
mlpin.mlp.limit5 0x0505 0 6 22 20 KOhm upper limit
mlpin.mlp.limit6 0x0506 0 6 28 15 KOhm upper limit
mlpin.mlp.limit7 0x0507 0 6 40 10 KOhm upper limit
mlpin.mlp.limit8 0x0508 0 6 54 10 KOhm lower limit
mlpin.mlp.decrement 0x0509 3 1 1 Enable auto-decrement of the select register allowing you to do sequential messurements of several pins
mlpin.mlp.sel 0x0509 0 3 5 Start decode of the given pin (see coding on the config registers) or apply test mode load (sel=6)
mlpin.mlp.msel_cfg 0x050c 0 4 0 msel pin configuration (sel=1); 0: tie high, 1: 120 KOhm
mlpin.mlp.i2c_ad0_cfg 0x050e 0 4 0 i2c_ad0 pin configuration (sel=3); 2: 62 KOhm, 3: 39 KOhm
mlpin.mlp.i2c_ad1_cfg 0x050d 0 4 0 i2c_ad1 pin configuration (sel=2); 4: 30 KOhm, 5: 24 KOhm
mlpin.mlp.i2c_sda_cfg 0x050f 0 4 0 i2c_sda pin configuration (sel=4); 6: 20 KOhm, 7: 15 KOhm
mlpin.mlp.i2c_scl_cfg 0x0510 0 4 0 i2c_scl pin configuration (sel=5); 8: 10 KOhm, 9: tie low
mlpin.mlp.timeout 0x050a 0 8 128 Number of calibration clock cycles to wait for ADC to settle
mlpin.mlp.iset 0x050b 0 6 0 Number of enabled current sources in the last messurement
mlpin.mlp.sar_disable 0x0509 4 1 0 Test mode where SAR is disabled and the current sources are enabled directly from the iset register
acfg.avdd.osc_3m_ctrim 0x0608 0 6 0 3MHz RC oscillator coarse trim
acfg.avdd.osc_3m_ftrim 0x0609 0 6 0 3MHz RC oscillator fine trim
acfg.avdd.test_mode 0x0608 6 1 0 Unused/spare (see atest_mode in nb_trim segment)
acfg.avdd.spare_bits_2 0x0608 7 1 0 
acfg.avdd.dvbe_seq_cfg 0x0609 6 2 0 Width of dVbe sampling pulse in 64 KHz cycles; 0: 5 (default), 1: 1, 2: 3, 3: 7
acfg.avdd.rxtrim 0x060a 0 8 0 Bandgap reference V-to-I converter resistor trim (try 152)
acfg.avdd.amux_ch0 0x060b 0 4 0 Amux ch0
acfg.avdd.hw_id 0x060c 0 8 21 Hardware id
acfg.avdd.amux_ch1 0x060b 4 4 0 Amux ch1
acfg.nb_trim.ldo_vtrim 0x0610 0 6 0 Set ldo vtrim XXX range from to mapping
acfg.nb_trim.ldo_vset 0x0611 5 3 0 Set the supply voltage for digital core; 100: 1.3V, 101: 1.0V, 110: 1.1V, 111: 1.2V, 000: 1.3V, 001: 1.35V, 010: 1.4V, 011: 1.3V
acfg.nb_trim.dvdd_trim 0x0611 0 5 0 Dvdd 1.5V V-to-I converter resistor trim
acfg.nb_trim.spare_1 0x0610 6 2 0 Spare
acfg.nb_trim.avdd_trim 0x0612 0 5 0 Avdd 1.5V V-to-I converter resistor trim
acfg.nb_trim.cgm_trim 0x0613 0 4 0 Constant GM trim for dvdd and avdd regulators
acfg.nb_trim.avdd_1v5_ok_force 0x0613 4 1 0 bit to override avdd_1v5_ok and force it "high"<br>
acfg.nb_trim.dvdd_1v5_ok_force 0x0613 5 1 0 bit to override dvdd_1v5_ok and force it "high"
acfg.nb_trim.dig_supply_ok_force 0x0613 6 1 0 bit to override dig_supply_ok and force it "high"
acfg.nb_trim.lv_supply_ok_force 0x0613 7 1 0 bit to override lv_supply_ok and force it "high"
acfg.nb_trim.atest_mode 0x0612 5 1 0 Override power-on-reset circuit and force all regulators on
acfg.nb_trim.por_avdd_5v0_crude_force 0x0612 6 1 0 Force enable crude analog 5.0V regulator
acfg.nb_trim.por_1v2_ok_force 0x0612 7 1 0 
acfg.nb_amux.sel_ch0_gdref 0x0618 0 4 0 sel_ch0_gd_psu_ref
acfg.nb_amux.sel_ch1_gdref 0x0618 4 4 0 sel_ch1_gd_psu_ref
acfg.nb_amux.sel_ch0_reg 0x0619 0 4 0 sel_ch0_regulators
acfg.nb_amux.sel_ch1_reg 0x0619 4 4 0 sel_ch1_regulators
acfg.nb_amux.gd_vtrim 0x061b 0 4 0 gd_vtrim
acfg.nb_amux.gd_vtrim_low 0x061b 4 1 0 gd_vtrim_low XXX fill in
acfg.nb_amux.enable_dvdd_5v0 0x061a 0 1 0 Enable monitoring of dvdd_5v0 (divided by 5) on debug bus.
acfg.nb_amux.dvdd_5v0_vset 0x061a 1 2 0 Dvdd 5.0V regulator set-point; 00: nominal, 01: high, 10: lowest, 11: low
acfg.nb_amux.avdd_5v0_vset 0x061a 4 2 0 Avdd 5.0V regulator set-point; 00: nominal, 01: high, 10: lowest, 11: low
acfg.nb_amux.avdd_5v_force_dis 0x061a 3 1 0 Force disable of analog 5V supply (avdd_5v0)
acfg.nb_amux.spare_1 0x061a 6 2 0 
acfg.nb_amux.spare_2 0x061b 5 3 0 
acfg.afir0.biasfilt_fsel 0x0641 5 2 0 test
acfg.afir0.dout_en 0x0641 7 1 0 Enable feedback from FIR delay line to digital core<br>
acfg.afir0.vdsat_trim 0x0641 1 4 0 vdsat trim
acfg.afir0.icmctrl_trim_en 0x0641 0 1 0 icmctrl_trim_en
acfg.afir0.cmctrl_dis 0x0640 0 1 0 Disable common-mode voltage controller
acfg.afir0.afir_4v0_vset 0x0640 1 2 0 
acfg.afir0.clk_skip_one 0x0640 3 1 0 
acfg.afir0.dac_fsel_3m072 0x0640 4 1 0 
acfg.afir0.dmy_idle_mod_en 0x0640 5 1 0 
acfg.afir0.bgfilt_fset 0x0640 6 2 0 
acfg.lf0l.aaf_fsel 0x064b 6 2 0 
acfg.lf0l.afir_rref_trim 0x064b 0 6 0 AFIR-DAC output current scale fine-trim
acfg.lf0l.chop_en 0x064a 6 1 0 chop_en XXX fill in
acfg.lf0l.chop_dis_state 0x064a 5 1 0 chop_dis_state XXX fill in
acfg.lf0l.spare_2_4 0x064a 4 1 0 
acfg.lf0l.rtrim 0x064a 0 4 0 rtrim XXX fill in
acfg.lf0l.cmr_ctrim_p 0x0649 4 4 0 cmr_ctrim_p XXX fill in
acfg.lf0l.cmr_ctrim_n 0x0649 0 4 0 cmr_ctrim_n XXX fill in
acfg.lf0l.cmr_rtrim_p 0x0648 4 4 0 cmr_rtrim_p XXX fill in
acfg.lf0l.cmr_rtrim_n 0x0648 0 4 0 cmr_rtrim_n XXX fill in
acfg.lf0l.sel_vcm_0p5vdd 0x064a 7 1 0 
acfg.lf0h.ch0_mux 0x0651 0 4 0 select debug ch0 amux
acfg.lf0h.spare_1 0x0650 6 2 0 spare_1
acfg.lf0h.gain_fwd 0x0650 0 3 0 loopfilter gain_fwd
acfg.lf0h.ch1_mux 0x0651 4 4 0 select debug ch1 amux
acfg.lf0h.int3_c_scale 0x0650 3 3 0 integrator3 c scale
acfg.lf0h.avdd_4v5_vset 0x0652 0 2 0 
acfg.lf0h.spare_2_7_2 0x0652 2 6 0 
acfg.lf0h.spare_3 0x0653 0 8 0 
acfg.pwm0.sel_ch1_amux0 0x0659 4 4 0 select debug ch1 amux XXX fill in coding
acfg.pwm0.sel_ch0_amux0 0x0659 0 4 0 select debug ch0 amux XXX fill in coding
acfg.pwm0.ipol_pos_b 0x065d 7 1 0 ipol_pos_b XXX fill in
acfg.pwm0.ipol_neither_b 0x065d 6 1 0 ipol_neither_b XXX fill in
acfg.pwm0.ipol_neg_b 0x065d 5 1 0 ipol_neg_b XXX fill in
acfg.pwm0.clk_vcf_upd_b 0x065d 4 1 0 clk_vcf_upd_b XXX fill in
acfg.pwm0.ipol_pos_a 0x065d 3 1 0 ipol_pos_a XXX fill in
acfg.pwm0.ipol_neither_a 0x065d 2 1 0 ipol_neither_a XXX fill in
acfg.pwm0.ipol_neg_a 0x065d 1 1 0 ipol_neg_a XXX fill in
acfg.pwm0.clk_vcf_upd_a 0x065d 0 1 0 clk_vcf_upd_a XXX fill in
acfg.pwm0.pwm_vc_ctrim 0x0658 0 5 0 PWM triangle gen cap trim
acfg.pwm0.pwm_comp_bias_setz 0x0658 5 2 0 
acfg.pwm0.pwm_comp_pfb_en 0x0658 7 1 0 
acfg.pwm0.sel_ch1_amux1 0x065b 4 4 0 select debug ch1 amux XXX fill in coding
acfg.pwm0.sel_ch0_amux1 0x065b 0 4 0 select debug ch0 amux XXX fill in coding
acfg.pwm0.bal_disable_acfg 0x065a 0 1 0 
acfg.pwm0.bal_lpf 0x065a 1 2 0 
acfg.pwm0.pb_test_d50 0x065a 3 1 0 
acfg.pwm0.pwm_comp_gfr_bal_dis 0x065a 4 1 0 
acfg.pwm0.pwm_comp_gfr_comp_dis 0x065a 5 1 0 
acfg.pwm0.pwm_dcorr_dis 0x065a 6 1 0 
acfg.pwm0.pwm_dcorr_no_dis_on_clip 0x065a 7 1 0 
acfg.lf1l.aaf_fsel 0x066b 6 2 0 
acfg.lf1l.afir_rref_trim 0x066b 0 6 0 AFIR-DAC output current scale fine-trim
acfg.lf1l.sel_vcm_0p5vdd 0x066a 7 1 0 
acfg.lf1l.chop_en 0x066a 6 1 0 chop_en XXX fill in
acfg.lf1l.chop_dis_state 0x066a 5 1 0 chop_dis_state XXX fill in
acfg.lf1l.spare_2_4 0x066a 4 1 0 
acfg.lf1l.rtrim 0x066a 0 4 0 rtrim XXX fill in
acfg.lf1l.cmr_ctrim_p 0x0669 4 4 0 cmr_ctrim_p XXX fill in
acfg.lf1l.cmr_ctrim_n 0x0669 0 4 0 cmr_ctrim_n XXX fill in
acfg.lf1l.cmr_rtrim_p 0x0668 4 4 0 cmr_rtrim_p XXX fill in
acfg.lf1l.cmr_rtrim_n 0x0668 0 4 0 cmr_rtrim_n XXX fill in
acfg.lf1h.ch1_amux 0x0671 4 4 0 select debug ch1 amux
acfg.lf1h.ch0_amux 0x0671 0 4 0 select debug ch0 amux
acfg.lf1h.spare_1 0x0670 6 2 0 spare_1
acfg.lf1h.gain_fwd 0x0670 0 3 0 loopfilter gain_fwd
acfg.lf1h.int3_c_scale 0x0670 3 3 0 Integrator3 c scale
acfg.lf1h.avdd_4v5_vset 0x0672 0 2 0 
acfg.lf1h.spare_2_7_2 0x0672 2 6 0 
acfg.lf1h.spare_3 0x0673 0 8 0 
acfg.pwm1.ipol_pos_b 0x067d 7 1 0 ipol_pos_b XXX fill in
acfg.pwm1.ipol_neither_b 0x067d 6 1 0 ipol_neither_b XXX fill in
acfg.pwm1.ipol_neg_b 0x067d 5 1 0 ipol_neg_b XXX fill in
acfg.pwm1.clk_vcf_upd_b 0x067d 4 1 0 clk_vcf_upd_b XXX fill in
acfg.pwm1.ipol_pos_a 0x067d 3 1 0 ipol_pos_a XXX fill in
acfg.pwm1.ipol_neither_a 0x067d 2 1 0 ipol_neither_a XXX fill in
acfg.pwm1.ipol_neg_a 0x067d 1 1 0 ipol_neg_a XXX fill in
acfg.pwm1.clk_vcf_upd_a 0x067d 0 1 0 clk_vcf_upd_a XXX fill in
acfg.pwm1.pwm_vc_ctrim 0x0678 0 5 0 PWM triangle gen cap trim
acfg.pwm1.pwm_comp_bias_setz 0x0678 5 2 0 
acfg.pwm1.pwm_comp_pfb_en 0x0678 7 1 0 
acfg.pwm1.bal_disable_acfg 0x067a 0 1 0 
acfg.pwm1.bal_lpf 0x067a 1 2 0 
acfg.pwm1.pb_test_d50 0x067a 3 1 0 
acfg.pwm1.sel_ch0_amux1 0x067b 0 4 0 select debug ch0 amux XXX fill in coding
acfg.pwm1.sel_ch0_amux0 0x0679 0 4 0 select debug ch0 amux XXX fill in coding
acfg.pwm1.sel_ch1_amux0 0x0679 4 4 0 select debug ch1 amux XXX fill in coding
acfg.pwm1.sel_ch1_amux1 0x067b 4 4 0 select debug ch1 amux XXX fill in coding
acfg.pwm1.pwm_dcorr_dis 0x067a 6 1 0 Force disable PWM Dcorrector
acfg.pwm1.pwm_comp_gfr_bal_dis 0x067a 4 1 0 
acfg.pwm1.pwm_comp_gfr_comp_dis 0x067a 5 1 0 
acfg.pwm1.pwm_dcorr_no_dis_on_clip 0x067a 7 1 0 
acfg.afir1.biasfilt_fsel 0x0661 5 2 0 
acfg.afir1.icmctrl_trim_en 0x0661 0 1 0 icmctrl_trim_en
acfg.afir1.vdsat_trim 0x0661 1 4 0 vdsat_trim
acfg.afir1.dout_en 0x0661 7 1 0 dout enable
acfg.afir1.cmctrl_dis 0x0660 0 1 0 Disable common-mode voltage controller
acfg.afir1.afir_4v0_vset 0x0660 1 2 0 
acfg.afir1.clk_skip_one 0x0660 3 1 0 
acfg.afir1.dac_fsel_3m072 0x0660 4 1 0 
acfg.afir1.dmy_idle_mod_en 0x0660 5 1 0 
acfg.afir1.bgfilt_fset 0x0660 6 2 0 
acfg.adc.bypass_ppong_buf_adc 0x0620 0 1 0 Bypass buffering of bandgap voltage on ADC vref input
acfg.adc.spare_0 0x0620 2 6 0 
acfg.adc.asense_amux_ch0 0x0621 0 4 0 Analog debug mux select, see coding on ch1
acfg.adc.asense_amux_ch1 0x0621 4 4 0 0: Disabled, 1: Disconnected, 2: vbg_0v6, 3:bgr_dVbe, 4: adc_in_pin_int, 5: pvdd_div_in, 6-15: no connect
acfg.adc.bypass_ppong_buf_dVbe 0x0620 1 1 0 Bypass buffer on sense frontend dVbe input
acfg.sb_amux.sel_ch0 0x0630 0 4 0 Analog debug mux select, see coding on ch1
acfg.sb_amux.sel_ch1 0x0630 4 4 0 0: Disabled, 1: Disconnected, 2: pvdd_div30_buf[1], 3: pvdd_div30_buf[0], 4-15: no connect
acfg.sb_amux.pwm_refgen_vc_reset_div2 0x0631 0 1 0 Divide PWM refgen vc_reset and vcmr_reset signals by 2
acfg.sb_amux.i2s_en_sck_mx_out 0x0631 1 1 0 Loop i2s_sck back to i2s_sdo
acfg.sb_amux.xpin_force_abuff_cfg_nerr 0x0631 2 1 0 Unused
acfg.sb_amux.xpin_force_abuff_cfg_nclip 0x0631 3 1 0 Unused
acfg.sb_amux.test_mode_pvdd_div45 0x0631 4 1 0 Change pvdd divider to 45 instead of 30
acfg.sb_amux.spare 0x0631 5 3 0 
acfg.avddl.vcf_trim 0x0601 0 4 0 Flying capacitor UVP/OVP resistor trim
acfg.avddl.spare_bits2 0x0601 4 4 0 
acfg.avddl.cf_trim 0x0600 0 4 0 Bandgap reference feedback capacitor trim
acfg.avddl.spare_bits3 0x0600 4 4 0 
dsp.pmem.addr0_0 0x1000 0 8 0 Program memory address 0 least significant byte
dsp.pmem.addr0_1 0x1001 0 8 0 Program memory address 0 middle byte
dsp.pmem.addr0_2 0x1002 0 8 0 Program memory address 0 most signficant  byte (writing commits to hardblock memory)
dsp.pmem.addr1_0 0x1004 0 8 0 Program memory address 1 least significant byte
dsp.pmem.addr1_1 0x1005 0 8 0 Program memory address 1 middle byte
dsp.pmem.addr1_2 0x1006 0 8 0 Program memory address 1 most signficant  byte (writing commits to hardblock memory)
otp.otpmem.byte_0 0x8000 0 8 255 OTP memory byte
otp.otpmem.byte_1 0x8001 0 8 255 OTP memory byte
otp.otpmem.byte_2 0x8002 0 8 255 OTP memory byte
otp.otpmem.byte_3 0x8003 0 8 255 OTP memory byte
otp.otptrack.device_id__3 0x81f1 0 8 255 Device ID [31:24]
otp.otptrack.device_id__2 0x81f2 0 8 255 Device ID [23:16]
otp.otptrack.ate_site 0x81f5 6 2 3 0-23: Wafernumber, 25: Meruslab, 26: Salland preproduction, 27: ASE, 31:untested
otp.otptrack.ate_version_minor 0x81f5 0 6 63 ATE program version, minor
otp.otptrack.device_id__1 0x81f3 0 8 255 Device ID [15:8]
otp.otptrack.device_id__0 0x81f4 0 8 255 Device ID [7:0]
otp.otptrack.test_result 0x81f7 0 8 255 Test result; msb:tested,bit2:afirbist,bit1:dspmembist,bit0:vdd_reg
otp.otptrack.ate_version_major 0x81f0 0 8 255 ATE program version, major
otp.otptrack.otp_version_minor 0x81f6 0 4 15 OTP layout version, minor
otp.otptrack.otp_version_major 0x81f6 4 4 15 OTP layout version, major
otp.otptrack.wafer_x_pos 0x81f8 0 8 255 Wafer position, X
otp.otptrack.wafer_y_pos 0x81f9 0 8 255 Wafer position, Y
