
---------- Begin Simulation Statistics ----------
final_tick                                29102907000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 580654                       # Simulator instruction rate (inst/s)
host_mem_usage                                8561692                       # Number of bytes of host memory used
host_op_rate                                  1090000                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    12.06                       # Real time elapsed on the host
host_tick_rate                             2414055078                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7000000                       # Number of instructions simulated
sim_ops                                      13140569                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.029103                       # Number of seconds simulated
sim_ticks                                 29102907000                       # Number of ticks simulated
system.cpu.Branches                            804165                       # Number of branches fetched
system.cpu.committedInsts                     7000000                       # Number of instructions committed
system.cpu.committedOps                      13140569                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                     1271659                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            33                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      255249                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           199                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                    10253670                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            95                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                         29102907                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                   29102907                       # Number of busy cycles
system.cpu.num_cc_register_reads              4330684                       # number of times the CC registers were read
system.cpu.num_cc_register_writes             3446460                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts       575867                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                5687183                       # Number of float alu accesses
system.cpu.num_fp_insts                       5687183                       # number of float instructions
system.cpu.num_fp_register_reads              9940906                       # number of times the floating registers were read
system.cpu.num_fp_register_writes             5457563                       # number of times the floating registers were written
system.cpu.num_func_calls                      151121                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses               8862286                       # Number of integer alu accesses
system.cpu.num_int_insts                      8862286                       # number of integer instructions
system.cpu.num_int_register_reads            15732646                       # number of times the integer registers were read
system.cpu.num_int_register_writes            6739003                       # number of times the integer registers were written
system.cpu.num_load_insts                     1271653                       # Number of load instructions
system.cpu.num_mem_refs                       1526900                       # number of memory refs
system.cpu.num_store_insts                     255247                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                 18801      0.14%      0.14% # Class of executed instruction
system.cpu.op_class::IntAlu                   7897220     60.10%     60.24% # Class of executed instruction
system.cpu.op_class::IntMult                     1497      0.01%     60.25% # Class of executed instruction
system.cpu.op_class::IntDiv                     95123      0.72%     60.98% # Class of executed instruction
system.cpu.op_class::FloatAdd                  527928      4.02%     64.99% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     64.99% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     64.99% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     64.99% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     64.99% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     64.99% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     64.99% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     64.99% # Class of executed instruction
system.cpu.op_class::SimdAdd                      916      0.01%     65.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     65.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                   299980      2.28%     67.28% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     67.28% # Class of executed instruction
system.cpu.op_class::SimdCvt                     2058      0.02%     67.30% # Class of executed instruction
system.cpu.op_class::SimdMisc                  374433      2.85%     70.15% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     70.15% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     70.15% # Class of executed instruction
system.cpu.op_class::SimdShift                    592      0.00%     70.15% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     70.15% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     70.15% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     70.15% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd             1121529      8.53%     78.69% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     78.69% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     78.69% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt              298602      2.27%     80.96% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv              149098      1.13%     82.09% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     82.09% # Class of executed instruction
system.cpu.op_class::SimdFloatMult             825987      6.29%     88.38% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     88.38% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     88.38% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     88.38% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     88.38% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     88.38% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     88.38% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     88.38% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     88.38% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     88.38% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     88.38% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     88.38% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     88.38% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     88.38% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     88.38% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     88.38% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     88.38% # Class of executed instruction
system.cpu.op_class::MemRead                   222461      1.69%     90.07% # Class of executed instruction
system.cpu.op_class::MemWrite                  250685      1.91%     91.98% # Class of executed instruction
system.cpu.op_class::FloatMemRead             1049192      7.98%     99.97% # Class of executed instruction
system.cpu.op_class::FloatMemWrite               4562      0.03%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   13140664                       # Class of executed instruction
system.cpu.workload.numSyscalls                    24                       # Number of system calls
system.l2bar.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bar.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bar.snoop_filter.hit_single_requests        11769                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bar.snoop_filter.hit_single_snoops         5933                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bar.snoop_filter.tot_requests          24491                       # Total number of requests made to the snoop filter.
system.l2bar.snoop_filter.tot_snoops             5933                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          927                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          8961                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               1500                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           16                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1646                       # Transaction distribution
system.membus.trans_dist::ReadExReq              5799                       # Transaction distribution
system.membus.trans_dist::ReadExResp             5799                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1500                       # Transaction distribution
system.membus.pkt_count_system.DynamicCache.mem_side::system.mem_delay-slave        16260                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.DynamicCache.mem_side::total        16260                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  16260                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.DynamicCache.mem_side::system.mem_delay-slave       468160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.DynamicCache.mem_side::total       468160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  468160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              7299                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    7299    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                7299                       # Request fanout histogram
system.membus.reqLayer0.occupancy             9025000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           39377750                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  29102907000                       # Cumulative time (in ticks) in various power states
system.icache.demand_hits::.cpu.inst         10252284                       # number of demand (read+write) hits
system.icache.demand_hits::total             10252284                       # number of demand (read+write) hits
system.icache.overall_hits::.cpu.inst        10252284                       # number of overall hits
system.icache.overall_hits::total            10252284                       # number of overall hits
system.icache.demand_misses::.cpu.inst           1386                       # number of demand (read+write) misses
system.icache.demand_misses::total               1386                       # number of demand (read+write) misses
system.icache.overall_misses::.cpu.inst          1386                       # number of overall misses
system.icache.overall_misses::total              1386                       # number of overall misses
system.icache.demand_miss_latency::.cpu.inst    906740000                       # number of demand (read+write) miss cycles
system.icache.demand_miss_latency::total    906740000                       # number of demand (read+write) miss cycles
system.icache.overall_miss_latency::.cpu.inst    906740000                       # number of overall miss cycles
system.icache.overall_miss_latency::total    906740000                       # number of overall miss cycles
system.icache.demand_accesses::.cpu.inst     10253670                       # number of demand (read+write) accesses
system.icache.demand_accesses::total         10253670                       # number of demand (read+write) accesses
system.icache.overall_accesses::.cpu.inst     10253670                       # number of overall (read+write) accesses
system.icache.overall_accesses::total        10253670                       # number of overall (read+write) accesses
system.icache.demand_miss_rate::.cpu.inst     0.000135                       # miss rate for demand accesses
system.icache.demand_miss_rate::total        0.000135                       # miss rate for demand accesses
system.icache.overall_miss_rate::.cpu.inst     0.000135                       # miss rate for overall accesses
system.icache.overall_miss_rate::total       0.000135                       # miss rate for overall accesses
system.icache.demand_avg_miss_latency::.cpu.inst 654213.564214                       # average overall miss latency
system.icache.demand_avg_miss_latency::total 654213.564214                       # average overall miss latency
system.icache.overall_avg_miss_latency::.cpu.inst 654213.564214                       # average overall miss latency
system.icache.overall_avg_miss_latency::total 654213.564214                       # average overall miss latency
system.icache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.icache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.icache.blocked::no_targets                   0                       # number of cycles access was blocked
system.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.icache.demand_mshr_misses::.cpu.inst         1386                       # number of demand (read+write) MSHR misses
system.icache.demand_mshr_misses::total          1386                       # number of demand (read+write) MSHR misses
system.icache.overall_mshr_misses::.cpu.inst         1386                       # number of overall MSHR misses
system.icache.overall_mshr_misses::total         1386                       # number of overall MSHR misses
system.icache.demand_mshr_miss_latency::.cpu.inst    903968000                       # number of demand (read+write) MSHR miss cycles
system.icache.demand_mshr_miss_latency::total    903968000                       # number of demand (read+write) MSHR miss cycles
system.icache.overall_mshr_miss_latency::.cpu.inst    903968000                       # number of overall MSHR miss cycles
system.icache.overall_mshr_miss_latency::total    903968000                       # number of overall MSHR miss cycles
system.icache.demand_mshr_miss_rate::.cpu.inst     0.000135                       # mshr miss rate for demand accesses
system.icache.demand_mshr_miss_rate::total     0.000135                       # mshr miss rate for demand accesses
system.icache.overall_mshr_miss_rate::.cpu.inst     0.000135                       # mshr miss rate for overall accesses
system.icache.overall_mshr_miss_rate::total     0.000135                       # mshr miss rate for overall accesses
system.icache.demand_avg_mshr_miss_latency::.cpu.inst 652213.564214                       # average overall mshr miss latency
system.icache.demand_avg_mshr_miss_latency::total 652213.564214                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::.cpu.inst 652213.564214                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::total 652213.564214                       # average overall mshr miss latency
system.icache.replacements                        925                       # number of replacements
system.icache.ReadReq_hits::.cpu.inst        10252284                       # number of ReadReq hits
system.icache.ReadReq_hits::total            10252284                       # number of ReadReq hits
system.icache.ReadReq_misses::.cpu.inst          1386                       # number of ReadReq misses
system.icache.ReadReq_misses::total              1386                       # number of ReadReq misses
system.icache.ReadReq_miss_latency::.cpu.inst    906740000                       # number of ReadReq miss cycles
system.icache.ReadReq_miss_latency::total    906740000                       # number of ReadReq miss cycles
system.icache.ReadReq_accesses::.cpu.inst     10253670                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_accesses::total        10253670                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_miss_rate::.cpu.inst     0.000135                       # miss rate for ReadReq accesses
system.icache.ReadReq_miss_rate::total       0.000135                       # miss rate for ReadReq accesses
system.icache.ReadReq_avg_miss_latency::.cpu.inst 654213.564214                       # average ReadReq miss latency
system.icache.ReadReq_avg_miss_latency::total 654213.564214                       # average ReadReq miss latency
system.icache.ReadReq_mshr_misses::.cpu.inst         1386                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_misses::total         1386                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_miss_latency::.cpu.inst    903968000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_latency::total    903968000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000135                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_mshr_miss_rate::total     0.000135                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 652213.564214                       # average ReadReq mshr miss latency
system.icache.ReadReq_avg_mshr_miss_latency::total 652213.564214                       # average ReadReq mshr miss latency
system.icache.power_state.pwrStateResidencyTicks::UNDEFINED  29102907000                       # Cumulative time (in ticks) in various power states
system.icache.tags.tagsinuse               451.803954                       # Cycle average of tags in use
system.icache.tags.total_refs                10253670                       # Total number of references to valid blocks.
system.icache.tags.sampled_refs                  1386                       # Sample count of references to valid blocks.
system.icache.tags.avg_refs               7398.030303                       # Average number of references to valid blocks.
system.icache.tags.warmup_cycle                729000                       # Cycle when the warmup percentage was hit.
system.icache.tags.occ_blocks::.cpu.inst   451.803954                       # Average occupied blocks per requestor
system.icache.tags.occ_percent::.cpu.inst     0.882430                       # Average percentage of cache occupancy
system.icache.tags.occ_percent::total        0.882430                       # Average percentage of cache occupancy
system.icache.tags.occ_task_id_blocks::1024          461                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::4          460                       # Occupied blocks per task id
system.icache.tags.occ_task_id_percent::1024     0.900391                       # Percentage of cache occupancy per task id
system.icache.tags.tag_accesses              10255056                       # Number of tag accesses
system.icache.tags.data_accesses             10255056                       # Number of data accesses
system.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  29102907000                       # Cumulative time (in ticks) in various power states
system.mem_delay.power_state.pwrStateResidencyTicks::UNDEFINED  29102907000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           79168                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          387968                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              467136                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        79168                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          79168                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         1024                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             1024                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1237                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             6062                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 7299                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            16                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  16                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            2720278                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           13330902                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               16051180                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       2720278                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           2720278                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks           35185                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                 35185                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks           35185                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           2720278                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          13330902                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              16086366                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples        15.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples      1237.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples      6062.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000000573500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                22088                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                         7299                       # Number of read requests accepted
system.mem_ctrl.writeReqs                          16                       # Number of write requests accepted
system.mem_ctrl.readBursts                       7299                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                        16                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      1                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                471                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                552                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                565                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                550                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                459                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                393                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                424                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                352                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                284                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                520                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               550                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11               428                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               499                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               474                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               445                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               333                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        5.47                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                     115298500                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                    36495000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat                252154750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                      15796.48                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 34546.48                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                      2984                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  40.88                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                  0.00                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   7299                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                    16                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     7298                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                        1                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples         4314                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     108.268892                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean     92.330457                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev     88.568501                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::64-127         2443     56.63%     56.63% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-191         1563     36.23%     92.86% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::192-255           99      2.29%     95.16% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-319           51      1.18%     96.34% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::320-383           30      0.70%     97.03% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-447           30      0.70%     97.73% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::448-511           15      0.35%     98.08% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-575           17      0.39%     98.47% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::576-639            7      0.16%     98.63% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-703           55      1.27%     99.91% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::704-767            4      0.09%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total          4314                       # Bytes accessed per row activation
system.mem_ctrl.bytesReadDRAM                  467136                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   467136                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                  1024                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                         16.05                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      16.05                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.04                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.13                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.13                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                    29097410000                       # Total gap between requests
system.mem_ctrl.avgGap                     3977773.07                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst        79168                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data       387968                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 2720278.080811652355                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 13330901.961099624634                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         1237                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data         6062                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks           16                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     35416500                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data    216738250                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     28630.96                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     35753.59                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks         0.00                       # Per-master write average memory access latency
system.mem_ctrl.pageHitRate                     40.80                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy              16907520                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy               8982765                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy             25225620                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy                   0                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      2296909680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy        5250656460                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy        6753911040                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy         14352593085                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         493.166991                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE  17506186750                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF    971620000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT  10625100250                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy              13901580                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy               7388865                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy             26889240                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy                   0                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      2296909680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy        3795481230                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy        7979321760                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy         14119892355                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         485.171201                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE  20705169250                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF    971620000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT   7426117750                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  29102907000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             101                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            4538                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                4639                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            101                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           4538                       # number of overall hits
system.l2cache.overall_hits::total               4639                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1285                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          6798                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              8083                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1285                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         6798                       # number of overall misses
system.l2cache.overall_misses::total             8083                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    897677000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data   4492402000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total   5390079000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    897677000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data   4492402000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total   5390079000                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         1386                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        11336                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           12722                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         1386                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        11336                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          12722                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.927128                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.599682                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.635356                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.927128                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.599682                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.635356                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 698581.322957                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 660841.718152                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 666841.395521                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 698581.322957                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 660841.718152                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 666841.395521                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks           4909                       # number of writebacks
system.l2cache.writebacks::total                 4909                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst         1285                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         6798                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         8083                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1285                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         6798                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         8083                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    871977000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data   4356442000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total   5228419000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    871977000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data   4356442000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total   5228419000                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.927128                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.599682                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.635356                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.927128                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.599682                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.635356                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 678581.322957                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 640841.718152                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 646841.395521                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 678581.322957                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 640841.718152                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 646841.395521                       # average overall mshr miss latency
system.l2cache.replacements                      9726                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         9123                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         9123                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         9123                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         9123                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks         1327                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total         1327                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.UpgradeReq_hits::.cpu.data           10                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total              10                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_misses::.cpu.data           10                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_misses::total            10                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_miss_latency::.cpu.data       273000                       # number of UpgradeReq miss cycles
system.l2cache.UpgradeReq_miss_latency::total       273000                       # number of UpgradeReq miss cycles
system.l2cache.UpgradeReq_accesses::.cpu.data           20                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total           20                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_miss_rate::.cpu.data     0.500000                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_miss_rate::total     0.500000                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_avg_miss_latency::.cpu.data        27300                       # average UpgradeReq miss latency
system.l2cache.UpgradeReq_avg_miss_latency::total        27300                       # average UpgradeReq miss latency
system.l2cache.UpgradeReq_mshr_misses::.cpu.data           10                       # number of UpgradeReq MSHR misses
system.l2cache.UpgradeReq_mshr_misses::total           10                       # number of UpgradeReq MSHR misses
system.l2cache.UpgradeReq_mshr_miss_latency::.cpu.data       902000                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_latency::total       902000                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_rate::.cpu.data     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_avg_mshr_miss_latency::.cpu.data        90200                       # average UpgradeReq mshr miss latency
system.l2cache.UpgradeReq_avg_mshr_miss_latency::total        90200                       # average UpgradeReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data         2643                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total             2643                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         5844                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           5844                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data   4235186000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total   4235186000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         8487                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         8487                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.688583                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.688583                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 724706.707734                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 724706.707734                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data         5844                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         5844                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data   4118306000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total   4118306000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.688583                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.688583                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 704706.707734                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 704706.707734                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          101                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         1895                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         1996                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1285                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          954                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         2239                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    897677000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    257216000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total   1154893000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         1386                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data         2849                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         4235                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.927128                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.334854                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.528689                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 698581.322957                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 269618.448637                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 515807.503350                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1285                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          954                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         2239                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    871977000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    238136000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total   1110113000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.927128                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.334854                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.528689                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 678581.322957                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 249618.448637                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 495807.503350                       # average ReadSharedReq mshr miss latency
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED  29102907000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse              991.262659                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  23154                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                10750                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.153860                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle               708000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    87.473783                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst    56.067529                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data   847.721348                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.085424                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.054753                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.827853                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.968030                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          166                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          840                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                35240                       # Number of tag accesses
system.l2cache.tags.data_accesses               35240                       # Number of data accesses
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  29102907000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.l3Dram.demand_hits::.cpu.inst               47                       # number of demand (read+write) hits
system.l3Dram.demand_hits::.cpu.data              711                       # number of demand (read+write) hits
system.l3Dram.demand_hits::total                  758                       # number of demand (read+write) hits
system.l3Dram.overall_hits::.cpu.inst              47                       # number of overall hits
system.l3Dram.overall_hits::.cpu.data             711                       # number of overall hits
system.l3Dram.overall_hits::total                 758                       # number of overall hits
system.l3Dram.demand_misses::.cpu.inst           1238                       # number of demand (read+write) misses
system.l3Dram.demand_misses::.cpu.data           6087                       # number of demand (read+write) misses
system.l3Dram.demand_misses::total               7325                       # number of demand (read+write) misses
system.l3Dram.overall_misses::.cpu.inst          1238                       # number of overall misses
system.l3Dram.overall_misses::.cpu.data          6087                       # number of overall misses
system.l3Dram.overall_misses::total              7325                       # number of overall misses
system.l3Dram.demand_miss_latency::.cpu.inst    842595000                       # number of demand (read+write) miss cycles
system.l3Dram.demand_miss_latency::.cpu.data   4177423000                       # number of demand (read+write) miss cycles
system.l3Dram.demand_miss_latency::total   5020018000                       # number of demand (read+write) miss cycles
system.l3Dram.overall_miss_latency::.cpu.inst    842595000                       # number of overall miss cycles
system.l3Dram.overall_miss_latency::.cpu.data   4177423000                       # number of overall miss cycles
system.l3Dram.overall_miss_latency::total   5020018000                       # number of overall miss cycles
system.l3Dram.demand_accesses::.cpu.inst         1285                       # number of demand (read+write) accesses
system.l3Dram.demand_accesses::.cpu.data         6798                       # number of demand (read+write) accesses
system.l3Dram.demand_accesses::total             8083                       # number of demand (read+write) accesses
system.l3Dram.overall_accesses::.cpu.inst         1285                       # number of overall (read+write) accesses
system.l3Dram.overall_accesses::.cpu.data         6798                       # number of overall (read+write) accesses
system.l3Dram.overall_accesses::total            8083                       # number of overall (read+write) accesses
system.l3Dram.demand_miss_rate::.cpu.inst     0.963424                       # miss rate for demand accesses
system.l3Dram.demand_miss_rate::.cpu.data     0.895410                       # miss rate for demand accesses
system.l3Dram.demand_miss_rate::total        0.906223                       # miss rate for demand accesses
system.l3Dram.overall_miss_rate::.cpu.inst     0.963424                       # miss rate for overall accesses
system.l3Dram.overall_miss_rate::.cpu.data     0.895410                       # miss rate for overall accesses
system.l3Dram.overall_miss_rate::total       0.906223                       # miss rate for overall accesses
system.l3Dram.demand_avg_miss_latency::.cpu.inst 680609.854604                       # average overall miss latency
system.l3Dram.demand_avg_miss_latency::.cpu.data 686286.019386                       # average overall miss latency
system.l3Dram.demand_avg_miss_latency::total 685326.689420                       # average overall miss latency
system.l3Dram.overall_avg_miss_latency::.cpu.inst 680609.854604                       # average overall miss latency
system.l3Dram.overall_avg_miss_latency::.cpu.data 686286.019386                       # average overall miss latency
system.l3Dram.overall_avg_miss_latency::total 685326.689420                       # average overall miss latency
system.l3Dram.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.l3Dram.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3Dram.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.l3Dram.blocked::no_targets                   0                       # number of cycles access was blocked
system.l3Dram.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3Dram.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3Dram.writebacks::.writebacks            1754                       # number of writebacks
system.l3Dram.writebacks::total                  1754                       # number of writebacks
system.l3Dram.demand_mshr_misses::.cpu.inst         1238                       # number of demand (read+write) MSHR misses
system.l3Dram.demand_mshr_misses::.cpu.data         6087                       # number of demand (read+write) MSHR misses
system.l3Dram.demand_mshr_misses::total          7325                       # number of demand (read+write) MSHR misses
system.l3Dram.overall_mshr_misses::.cpu.inst         1238                       # number of overall MSHR misses
system.l3Dram.overall_mshr_misses::.cpu.data         6087                       # number of overall MSHR misses
system.l3Dram.overall_mshr_misses::total         7325                       # number of overall MSHR misses
system.l3Dram.demand_mshr_miss_latency::.cpu.inst    779457000                       # number of demand (read+write) MSHR miss cycles
system.l3Dram.demand_mshr_miss_latency::.cpu.data   3866986000                       # number of demand (read+write) MSHR miss cycles
system.l3Dram.demand_mshr_miss_latency::total   4646443000                       # number of demand (read+write) MSHR miss cycles
system.l3Dram.overall_mshr_miss_latency::.cpu.inst    779457000                       # number of overall MSHR miss cycles
system.l3Dram.overall_mshr_miss_latency::.cpu.data   3866986000                       # number of overall MSHR miss cycles
system.l3Dram.overall_mshr_miss_latency::total   4646443000                       # number of overall MSHR miss cycles
system.l3Dram.demand_mshr_miss_rate::.cpu.inst     0.963424                       # mshr miss rate for demand accesses
system.l3Dram.demand_mshr_miss_rate::.cpu.data     0.895410                       # mshr miss rate for demand accesses
system.l3Dram.demand_mshr_miss_rate::total     0.906223                       # mshr miss rate for demand accesses
system.l3Dram.overall_mshr_miss_rate::.cpu.inst     0.963424                       # mshr miss rate for overall accesses
system.l3Dram.overall_mshr_miss_rate::.cpu.data     0.895410                       # mshr miss rate for overall accesses
system.l3Dram.overall_mshr_miss_rate::total     0.906223                       # mshr miss rate for overall accesses
system.l3Dram.demand_avg_mshr_miss_latency::.cpu.inst 629609.854604                       # average overall mshr miss latency
system.l3Dram.demand_avg_mshr_miss_latency::.cpu.data 635286.019386                       # average overall mshr miss latency
system.l3Dram.demand_avg_mshr_miss_latency::total 634326.689420                       # average overall mshr miss latency
system.l3Dram.overall_avg_mshr_miss_latency::.cpu.inst 629609.854604                       # average overall mshr miss latency
system.l3Dram.overall_avg_mshr_miss_latency::.cpu.data 635286.019386                       # average overall mshr miss latency
system.l3Dram.overall_avg_mshr_miss_latency::total 634326.689420                       # average overall mshr miss latency
system.l3Dram.replacements                       3518                       # number of replacements
system.l3Dram.WritebackDirty_hits::.writebacks         4909                       # number of WritebackDirty hits
system.l3Dram.WritebackDirty_hits::total         4909                       # number of WritebackDirty hits
system.l3Dram.WritebackDirty_accesses::.writebacks         4909                       # number of WritebackDirty accesses(hits+misses)
system.l3Dram.WritebackDirty_accesses::total         4909                       # number of WritebackDirty accesses(hits+misses)
system.l3Dram.CleanEvict_mshr_misses::.writebacks          377                       # number of CleanEvict MSHR misses
system.l3Dram.CleanEvict_mshr_misses::total          377                       # number of CleanEvict MSHR misses
system.l3Dram.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3Dram.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3Dram.UpgradeReq_hits::.cpu.data            9                       # number of UpgradeReq hits
system.l3Dram.UpgradeReq_hits::total                9                       # number of UpgradeReq hits
system.l3Dram.UpgradeReq_misses::.cpu.data            1                       # number of UpgradeReq misses
system.l3Dram.UpgradeReq_misses::total              1                       # number of UpgradeReq misses
system.l3Dram.UpgradeReq_accesses::.cpu.data           10                       # number of UpgradeReq accesses(hits+misses)
system.l3Dram.UpgradeReq_accesses::total           10                       # number of UpgradeReq accesses(hits+misses)
system.l3Dram.UpgradeReq_miss_rate::.cpu.data     0.100000                       # miss rate for UpgradeReq accesses
system.l3Dram.UpgradeReq_miss_rate::total     0.100000                       # miss rate for UpgradeReq accesses
system.l3Dram.UpgradeReq_mshr_misses::.cpu.data            1                       # number of UpgradeReq MSHR misses
system.l3Dram.UpgradeReq_mshr_misses::total            1                       # number of UpgradeReq MSHR misses
system.l3Dram.UpgradeReq_mshr_miss_latency::.cpu.data       181000                       # number of UpgradeReq MSHR miss cycles
system.l3Dram.UpgradeReq_mshr_miss_latency::total       181000                       # number of UpgradeReq MSHR miss cycles
system.l3Dram.UpgradeReq_mshr_miss_rate::.cpu.data     0.100000                       # mshr miss rate for UpgradeReq accesses
system.l3Dram.UpgradeReq_mshr_miss_rate::total     0.100000                       # mshr miss rate for UpgradeReq accesses
system.l3Dram.UpgradeReq_avg_mshr_miss_latency::.cpu.data       181000                       # average UpgradeReq mshr miss latency
system.l3Dram.UpgradeReq_avg_mshr_miss_latency::total       181000                       # average UpgradeReq mshr miss latency
system.l3Dram.ReadExReq_hits::.cpu.data            38                       # number of ReadExReq hits
system.l3Dram.ReadExReq_hits::total                38                       # number of ReadExReq hits
system.l3Dram.ReadExReq_misses::.cpu.data         5806                       # number of ReadExReq misses
system.l3Dram.ReadExReq_misses::total            5806                       # number of ReadExReq misses
system.l3Dram.ReadExReq_miss_latency::.cpu.data   3993644000                       # number of ReadExReq miss cycles
system.l3Dram.ReadExReq_miss_latency::total   3993644000                       # number of ReadExReq miss cycles
system.l3Dram.ReadExReq_accesses::.cpu.data         5844                       # number of ReadExReq accesses(hits+misses)
system.l3Dram.ReadExReq_accesses::total          5844                       # number of ReadExReq accesses(hits+misses)
system.l3Dram.ReadExReq_miss_rate::.cpu.data     0.993498                       # miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_miss_rate::total     0.993498                       # miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_avg_miss_latency::.cpu.data 687847.743713                       # average ReadExReq miss latency
system.l3Dram.ReadExReq_avg_miss_latency::total 687847.743713                       # average ReadExReq miss latency
system.l3Dram.ReadExReq_mshr_misses::.cpu.data         5806                       # number of ReadExReq MSHR misses
system.l3Dram.ReadExReq_mshr_misses::total         5806                       # number of ReadExReq MSHR misses
system.l3Dram.ReadExReq_mshr_miss_latency::.cpu.data   3697538000                       # number of ReadExReq MSHR miss cycles
system.l3Dram.ReadExReq_mshr_miss_latency::total   3697538000                       # number of ReadExReq MSHR miss cycles
system.l3Dram.ReadExReq_mshr_miss_rate::.cpu.data     0.993498                       # mshr miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_mshr_miss_rate::total     0.993498                       # mshr miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_avg_mshr_miss_latency::.cpu.data 636847.743713                       # average ReadExReq mshr miss latency
system.l3Dram.ReadExReq_avg_mshr_miss_latency::total 636847.743713                       # average ReadExReq mshr miss latency
system.l3Dram.ReadSharedReq_hits::.cpu.inst           47                       # number of ReadSharedReq hits
system.l3Dram.ReadSharedReq_hits::.cpu.data          673                       # number of ReadSharedReq hits
system.l3Dram.ReadSharedReq_hits::total           720                       # number of ReadSharedReq hits
system.l3Dram.ReadSharedReq_misses::.cpu.inst         1238                       # number of ReadSharedReq misses
system.l3Dram.ReadSharedReq_misses::.cpu.data          281                       # number of ReadSharedReq misses
system.l3Dram.ReadSharedReq_misses::total         1519                       # number of ReadSharedReq misses
system.l3Dram.ReadSharedReq_miss_latency::.cpu.inst    842595000                       # number of ReadSharedReq miss cycles
system.l3Dram.ReadSharedReq_miss_latency::.cpu.data    183779000                       # number of ReadSharedReq miss cycles
system.l3Dram.ReadSharedReq_miss_latency::total   1026374000                       # number of ReadSharedReq miss cycles
system.l3Dram.ReadSharedReq_accesses::.cpu.inst         1285                       # number of ReadSharedReq accesses(hits+misses)
system.l3Dram.ReadSharedReq_accesses::.cpu.data          954                       # number of ReadSharedReq accesses(hits+misses)
system.l3Dram.ReadSharedReq_accesses::total         2239                       # number of ReadSharedReq accesses(hits+misses)
system.l3Dram.ReadSharedReq_miss_rate::.cpu.inst     0.963424                       # miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_miss_rate::.cpu.data     0.294549                       # miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_miss_rate::total     0.678428                       # miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_avg_miss_latency::.cpu.inst 680609.854604                       # average ReadSharedReq miss latency
system.l3Dram.ReadSharedReq_avg_miss_latency::.cpu.data 654017.793594                       # average ReadSharedReq miss latency
system.l3Dram.ReadSharedReq_avg_miss_latency::total 675690.585912                       # average ReadSharedReq miss latency
system.l3Dram.ReadSharedReq_mshr_misses::.cpu.inst         1238                       # number of ReadSharedReq MSHR misses
system.l3Dram.ReadSharedReq_mshr_misses::.cpu.data          281                       # number of ReadSharedReq MSHR misses
system.l3Dram.ReadSharedReq_mshr_misses::total         1519                       # number of ReadSharedReq MSHR misses
system.l3Dram.ReadSharedReq_mshr_miss_latency::.cpu.inst    779457000                       # number of ReadSharedReq MSHR miss cycles
system.l3Dram.ReadSharedReq_mshr_miss_latency::.cpu.data    169448000                       # number of ReadSharedReq MSHR miss cycles
system.l3Dram.ReadSharedReq_mshr_miss_latency::total    948905000                       # number of ReadSharedReq MSHR miss cycles
system.l3Dram.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.963424                       # mshr miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_mshr_miss_rate::.cpu.data     0.294549                       # mshr miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_mshr_miss_rate::total     0.678428                       # mshr miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 629609.854604                       # average ReadSharedReq mshr miss latency
system.l3Dram.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 603017.793594                       # average ReadSharedReq mshr miss latency
system.l3Dram.ReadSharedReq_avg_mshr_miss_latency::total 624690.585912                       # average ReadSharedReq mshr miss latency
system.l3Dram.power_state.pwrStateResidencyTicks::UNDEFINED  29102907000                       # Cumulative time (in ticks) in various power states
system.l3Dram.tags.tagsinuse              3070.503070                       # Cycle average of tags in use
system.l3Dram.tags.total_refs                   14336                       # Total number of references to valid blocks.
system.l3Dram.tags.sampled_refs                  7614                       # Sample count of references to valid blocks.
system.l3Dram.tags.avg_refs                  1.882847                       # Average number of references to valid blocks.
system.l3Dram.tags.warmup_cycle                657000                       # Cycle when the warmup percentage was hit.
system.l3Dram.tags.occ_blocks::.writebacks   119.168956                       # Average occupied blocks per requestor
system.l3Dram.tags.occ_blocks::.cpu.inst   264.969002                       # Average occupied blocks per requestor
system.l3Dram.tags.occ_blocks::.cpu.data  2686.365112                       # Average occupied blocks per requestor
system.l3Dram.tags.occ_percent::.writebacks     0.029094                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_percent::.cpu.inst     0.064690                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_percent::.cpu.data     0.655851                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_percent::total        0.749635                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::2          161                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::3         1641                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::4         2276                       # Occupied blocks per task id
system.l3Dram.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3Dram.tags.tag_accesses                 22328                       # Number of tag accesses
system.l3Dram.tags.data_accesses                22328                       # Number of data accesses
system.l3Dram.tags.power_state.pwrStateResidencyTicks::UNDEFINED  29102907000                       # Cumulative time (in ticks) in various power states
system.dcache.demand_hits::.cpu.data          1515438                       # number of demand (read+write) hits
system.dcache.demand_hits::total              1515438                       # number of demand (read+write) hits
system.dcache.overall_hits::.cpu.data         1515446                       # number of overall hits
system.dcache.overall_hits::total             1515446                       # number of overall hits
system.dcache.demand_misses::.cpu.data          11354                       # number of demand (read+write) misses
system.dcache.demand_misses::total              11354                       # number of demand (read+write) misses
system.dcache.overall_misses::.cpu.data         11367                       # number of overall misses
system.dcache.overall_misses::total             11367                       # number of overall misses
system.dcache.demand_miss_latency::.cpu.data   4660691000                       # number of demand (read+write) miss cycles
system.dcache.demand_miss_latency::total   4660691000                       # number of demand (read+write) miss cycles
system.dcache.overall_miss_latency::.cpu.data   4660691000                       # number of overall miss cycles
system.dcache.overall_miss_latency::total   4660691000                       # number of overall miss cycles
system.dcache.demand_accesses::.cpu.data      1526792                       # number of demand (read+write) accesses
system.dcache.demand_accesses::total          1526792                       # number of demand (read+write) accesses
system.dcache.overall_accesses::.cpu.data      1526813                       # number of overall (read+write) accesses
system.dcache.overall_accesses::total         1526813                       # number of overall (read+write) accesses
system.dcache.demand_miss_rate::.cpu.data     0.007437                       # miss rate for demand accesses
system.dcache.demand_miss_rate::total        0.007437                       # miss rate for demand accesses
system.dcache.overall_miss_rate::.cpu.data     0.007445                       # miss rate for overall accesses
system.dcache.overall_miss_rate::total       0.007445                       # miss rate for overall accesses
system.dcache.demand_avg_miss_latency::.cpu.data 410488.902589                       # average overall miss latency
system.dcache.demand_avg_miss_latency::total 410488.902589                       # average overall miss latency
system.dcache.overall_avg_miss_latency::.cpu.data 410019.442245                       # average overall miss latency
system.dcache.overall_avg_miss_latency::total 410019.442245                       # average overall miss latency
system.dcache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.dcache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.dcache.blocked::no_targets                   0                       # number of cycles access was blocked
system.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.dcache.writebacks::.writebacks            9123                       # number of writebacks
system.dcache.writebacks::total                  9123                       # number of writebacks
system.dcache.demand_mshr_hits::.cpu.data            3                       # number of demand (read+write) MSHR hits
system.dcache.demand_mshr_hits::total               3                       # number of demand (read+write) MSHR hits
system.dcache.overall_mshr_hits::.cpu.data            3                       # number of overall MSHR hits
system.dcache.overall_mshr_hits::total              3                       # number of overall MSHR hits
system.dcache.demand_mshr_misses::.cpu.data        11351                       # number of demand (read+write) MSHR misses
system.dcache.demand_mshr_misses::total         11351                       # number of demand (read+write) MSHR misses
system.dcache.overall_mshr_misses::.cpu.data        11356                       # number of overall MSHR misses
system.dcache.overall_mshr_misses::total        11356                       # number of overall MSHR misses
system.dcache.demand_mshr_miss_latency::.cpu.data   4637109000                       # number of demand (read+write) MSHR miss cycles
system.dcache.demand_mshr_miss_latency::total   4637109000                       # number of demand (read+write) MSHR miss cycles
system.dcache.overall_mshr_miss_latency::.cpu.data   4640712000                       # number of overall MSHR miss cycles
system.dcache.overall_mshr_miss_latency::total   4640712000                       # number of overall MSHR miss cycles
system.dcache.demand_mshr_miss_rate::.cpu.data     0.007435                       # mshr miss rate for demand accesses
system.dcache.demand_mshr_miss_rate::total     0.007435                       # mshr miss rate for demand accesses
system.dcache.overall_mshr_miss_rate::.cpu.data     0.007438                       # mshr miss rate for overall accesses
system.dcache.overall_mshr_miss_rate::total     0.007438                       # mshr miss rate for overall accesses
system.dcache.demand_avg_mshr_miss_latency::.cpu.data 408519.866091                       # average overall mshr miss latency
system.dcache.demand_avg_mshr_miss_latency::total 408519.866091                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::.cpu.data 408657.273688                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::total 408657.273688                       # average overall mshr miss latency
system.dcache.replacements                      10824                       # number of replacements
system.dcache.ReadReq_hits::.cpu.data         1268791                       # number of ReadReq hits
system.dcache.ReadReq_hits::total             1268791                       # number of ReadReq hits
system.dcache.ReadReq_misses::.cpu.data          2847                       # number of ReadReq misses
system.dcache.ReadReq_misses::total              2847                       # number of ReadReq misses
system.dcache.ReadReq_miss_latency::.cpu.data    318764000                       # number of ReadReq miss cycles
system.dcache.ReadReq_miss_latency::total    318764000                       # number of ReadReq miss cycles
system.dcache.ReadReq_accesses::.cpu.data      1271638                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_accesses::total         1271638                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_miss_rate::.cpu.data     0.002239                       # miss rate for ReadReq accesses
system.dcache.ReadReq_miss_rate::total       0.002239                       # miss rate for ReadReq accesses
system.dcache.ReadReq_avg_miss_latency::.cpu.data 111964.875307                       # average ReadReq miss latency
system.dcache.ReadReq_avg_miss_latency::total 111964.875307                       # average ReadReq miss latency
system.dcache.ReadReq_mshr_hits::.cpu.data            3                       # number of ReadReq MSHR hits
system.dcache.ReadReq_mshr_hits::total              3                       # number of ReadReq MSHR hits
system.dcache.ReadReq_mshr_misses::.cpu.data         2844                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_misses::total         2844                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_miss_latency::.cpu.data    312196000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_latency::total    312196000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002236                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_mshr_miss_rate::total     0.002236                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 109773.558368                       # average ReadReq mshr miss latency
system.dcache.ReadReq_avg_mshr_miss_latency::total 109773.558368                       # average ReadReq mshr miss latency
system.dcache.WriteReq_hits::.cpu.data         246647                       # number of WriteReq hits
system.dcache.WriteReq_hits::total             246647                       # number of WriteReq hits
system.dcache.WriteReq_misses::.cpu.data         8507                       # number of WriteReq misses
system.dcache.WriteReq_misses::total             8507                       # number of WriteReq misses
system.dcache.WriteReq_miss_latency::.cpu.data   4341927000                       # number of WriteReq miss cycles
system.dcache.WriteReq_miss_latency::total   4341927000                       # number of WriteReq miss cycles
system.dcache.WriteReq_accesses::.cpu.data       255154                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_accesses::total         255154                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_miss_rate::.cpu.data     0.033341                       # miss rate for WriteReq accesses
system.dcache.WriteReq_miss_rate::total      0.033341                       # miss rate for WriteReq accesses
system.dcache.WriteReq_avg_miss_latency::.cpu.data 510394.616198                       # average WriteReq miss latency
system.dcache.WriteReq_avg_miss_latency::total 510394.616198                       # average WriteReq miss latency
system.dcache.WriteReq_mshr_misses::.cpu.data         8507                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_misses::total         8507                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_miss_latency::.cpu.data   4324913000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_latency::total   4324913000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.033341                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_mshr_miss_rate::total     0.033341                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 508394.616198                       # average WriteReq mshr miss latency
system.dcache.WriteReq_avg_mshr_miss_latency::total 508394.616198                       # average WriteReq mshr miss latency
system.dcache.SoftPFReq_hits::.cpu.data             8                       # number of SoftPFReq hits
system.dcache.SoftPFReq_hits::total                 8                       # number of SoftPFReq hits
system.dcache.SoftPFReq_misses::.cpu.data           13                       # number of SoftPFReq misses
system.dcache.SoftPFReq_misses::total              13                       # number of SoftPFReq misses
system.dcache.SoftPFReq_accesses::.cpu.data           21                       # number of SoftPFReq accesses(hits+misses)
system.dcache.SoftPFReq_accesses::total            21                       # number of SoftPFReq accesses(hits+misses)
system.dcache.SoftPFReq_miss_rate::.cpu.data     0.619048                       # miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_miss_rate::total     0.619048                       # miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_mshr_misses::.cpu.data            5                       # number of SoftPFReq MSHR misses
system.dcache.SoftPFReq_mshr_misses::total            5                       # number of SoftPFReq MSHR misses
system.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      3603000                       # number of SoftPFReq MSHR miss cycles
system.dcache.SoftPFReq_mshr_miss_latency::total      3603000                       # number of SoftPFReq MSHR miss cycles
system.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.238095                       # mshr miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_mshr_miss_rate::total     0.238095                       # mshr miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data       720600                       # average SoftPFReq mshr miss latency
system.dcache.SoftPFReq_avg_mshr_miss_latency::total       720600                       # average SoftPFReq mshr miss latency
system.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  29102907000                       # Cumulative time (in ticks) in various power states
system.dcache.tags.tagsinuse               498.326320                       # Cycle average of tags in use
system.dcache.tags.total_refs                 1526802                       # Total number of references to valid blocks.
system.dcache.tags.sampled_refs                 11336                       # Sample count of references to valid blocks.
system.dcache.tags.avg_refs                134.686133                       # Average number of references to valid blocks.
system.dcache.tags.warmup_cycle               1464000                       # Cycle when the warmup percentage was hit.
system.dcache.tags.occ_blocks::.cpu.data   498.326320                       # Average occupied blocks per requestor
system.dcache.tags.occ_percent::.cpu.data     0.973294                       # Average percentage of cache occupancy
system.dcache.tags.occ_percent::total        0.973294                       # Average percentage of cache occupancy
system.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::2          161                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::3          333                       # Occupied blocks per task id
system.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.dcache.tags.tag_accesses               1538149                       # Number of tag accesses
system.dcache.tags.data_accesses              1538149                       # Number of data accesses
system.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  29102907000                       # Cumulative time (in ticks) in various power states
system.DynamicCache.demand_hits::.cpu.inst            1                       # number of demand (read+write) hits
system.DynamicCache.demand_hits::.cpu.data           25                       # number of demand (read+write) hits
system.DynamicCache.demand_hits::total             26                       # number of demand (read+write) hits
system.DynamicCache.overall_hits::.cpu.inst            1                       # number of overall hits
system.DynamicCache.overall_hits::.cpu.data           25                       # number of overall hits
system.DynamicCache.overall_hits::total            26                       # number of overall hits
system.DynamicCache.demand_misses::.cpu.inst         1237                       # number of demand (read+write) misses
system.DynamicCache.demand_misses::.cpu.data         6062                       # number of demand (read+write) misses
system.DynamicCache.demand_misses::total         7299                       # number of demand (read+write) misses
system.DynamicCache.overall_misses::.cpu.inst         1237                       # number of overall misses
system.DynamicCache.overall_misses::.cpu.data         6062                       # number of overall misses
system.DynamicCache.overall_misses::total         7299                       # number of overall misses
system.DynamicCache.demand_miss_latency::.cpu.inst    716189000                       # number of demand (read+write) miss cycles
system.DynamicCache.demand_miss_latency::.cpu.data   3553299000                       # number of demand (read+write) miss cycles
system.DynamicCache.demand_miss_latency::total   4269488000                       # number of demand (read+write) miss cycles
system.DynamicCache.overall_miss_latency::.cpu.inst    716189000                       # number of overall miss cycles
system.DynamicCache.overall_miss_latency::.cpu.data   3553299000                       # number of overall miss cycles
system.DynamicCache.overall_miss_latency::total   4269488000                       # number of overall miss cycles
system.DynamicCache.demand_accesses::.cpu.inst         1238                       # number of demand (read+write) accesses
system.DynamicCache.demand_accesses::.cpu.data         6087                       # number of demand (read+write) accesses
system.DynamicCache.demand_accesses::total         7325                       # number of demand (read+write) accesses
system.DynamicCache.overall_accesses::.cpu.inst         1238                       # number of overall (read+write) accesses
system.DynamicCache.overall_accesses::.cpu.data         6087                       # number of overall (read+write) accesses
system.DynamicCache.overall_accesses::total         7325                       # number of overall (read+write) accesses
system.DynamicCache.demand_miss_rate::.cpu.inst     0.999192                       # miss rate for demand accesses
system.DynamicCache.demand_miss_rate::.cpu.data     0.995893                       # miss rate for demand accesses
system.DynamicCache.demand_miss_rate::total     0.996451                       # miss rate for demand accesses
system.DynamicCache.overall_miss_rate::.cpu.inst     0.999192                       # miss rate for overall accesses
system.DynamicCache.overall_miss_rate::.cpu.data     0.995893                       # miss rate for overall accesses
system.DynamicCache.overall_miss_rate::total     0.996451                       # miss rate for overall accesses
system.DynamicCache.demand_avg_miss_latency::.cpu.inst 578972.514147                       # average overall miss latency
system.DynamicCache.demand_avg_miss_latency::.cpu.data 586159.518311                       # average overall miss latency
system.DynamicCache.demand_avg_miss_latency::total 584941.498835                       # average overall miss latency
system.DynamicCache.overall_avg_miss_latency::.cpu.inst 578972.514147                       # average overall miss latency
system.DynamicCache.overall_avg_miss_latency::.cpu.data 586159.518311                       # average overall miss latency
system.DynamicCache.overall_avg_miss_latency::total 584941.498835                       # average overall miss latency
system.DynamicCache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.DynamicCache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.DynamicCache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.DynamicCache.blocked::no_targets             0                       # number of cycles access was blocked
system.DynamicCache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.DynamicCache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.DynamicCache.writebacks::.writebacks           16                       # number of writebacks
system.DynamicCache.writebacks::total              16                       # number of writebacks
system.DynamicCache.demand_mshr_misses::.cpu.inst         1237                       # number of demand (read+write) MSHR misses
system.DynamicCache.demand_mshr_misses::.cpu.data         6062                       # number of demand (read+write) MSHR misses
system.DynamicCache.demand_mshr_misses::total         7299                       # number of demand (read+write) MSHR misses
system.DynamicCache.overall_mshr_misses::.cpu.inst         1237                       # number of overall MSHR misses
system.DynamicCache.overall_mshr_misses::.cpu.data         6062                       # number of overall MSHR misses
system.DynamicCache.overall_mshr_misses::total         7299                       # number of overall MSHR misses
system.DynamicCache.demand_mshr_miss_latency::.cpu.inst    555379000                       # number of demand (read+write) MSHR miss cycles
system.DynamicCache.demand_mshr_miss_latency::.cpu.data   2765239000                       # number of demand (read+write) MSHR miss cycles
system.DynamicCache.demand_mshr_miss_latency::total   3320618000                       # number of demand (read+write) MSHR miss cycles
system.DynamicCache.overall_mshr_miss_latency::.cpu.inst    555379000                       # number of overall MSHR miss cycles
system.DynamicCache.overall_mshr_miss_latency::.cpu.data   2765239000                       # number of overall MSHR miss cycles
system.DynamicCache.overall_mshr_miss_latency::total   3320618000                       # number of overall MSHR miss cycles
system.DynamicCache.demand_mshr_miss_rate::.cpu.inst     0.999192                       # mshr miss rate for demand accesses
system.DynamicCache.demand_mshr_miss_rate::.cpu.data     0.995893                       # mshr miss rate for demand accesses
system.DynamicCache.demand_mshr_miss_rate::total     0.996451                       # mshr miss rate for demand accesses
system.DynamicCache.overall_mshr_miss_rate::.cpu.inst     0.999192                       # mshr miss rate for overall accesses
system.DynamicCache.overall_mshr_miss_rate::.cpu.data     0.995893                       # mshr miss rate for overall accesses
system.DynamicCache.overall_mshr_miss_rate::total     0.996451                       # mshr miss rate for overall accesses
system.DynamicCache.demand_avg_mshr_miss_latency::.cpu.inst 448972.514147                       # average overall mshr miss latency
system.DynamicCache.demand_avg_mshr_miss_latency::.cpu.data 456159.518311                       # average overall mshr miss latency
system.DynamicCache.demand_avg_mshr_miss_latency::total 454941.498835                       # average overall mshr miss latency
system.DynamicCache.overall_avg_mshr_miss_latency::.cpu.inst 448972.514147                       # average overall mshr miss latency
system.DynamicCache.overall_avg_mshr_miss_latency::.cpu.data 456159.518311                       # average overall mshr miss latency
system.DynamicCache.overall_avg_mshr_miss_latency::total 454941.498835                       # average overall mshr miss latency
system.DynamicCache.replacements                 2699                       # number of replacements
system.DynamicCache.WritebackDirty_hits::.writebacks         1754                       # number of WritebackDirty hits
system.DynamicCache.WritebackDirty_hits::total         1754                       # number of WritebackDirty hits
system.DynamicCache.WritebackDirty_accesses::.writebacks         1754                       # number of WritebackDirty accesses(hits+misses)
system.DynamicCache.WritebackDirty_accesses::total         1754                       # number of WritebackDirty accesses(hits+misses)
system.DynamicCache.CleanEvict_mshr_misses::.writebacks          894                       # number of CleanEvict MSHR misses
system.DynamicCache.CleanEvict_mshr_misses::total          894                       # number of CleanEvict MSHR misses
system.DynamicCache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.DynamicCache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.DynamicCache.UpgradeReq_hits::.cpu.data            1                       # number of UpgradeReq hits
system.DynamicCache.UpgradeReq_hits::total            1                       # number of UpgradeReq hits
system.DynamicCache.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.DynamicCache.UpgradeReq_accesses::total            1                       # number of UpgradeReq accesses(hits+misses)
system.DynamicCache.ReadExReq_hits::.cpu.data            7                       # number of ReadExReq hits
system.DynamicCache.ReadExReq_hits::total            7                       # number of ReadExReq hits
system.DynamicCache.ReadExReq_misses::.cpu.data         5799                       # number of ReadExReq misses
system.DynamicCache.ReadExReq_misses::total         5799                       # number of ReadExReq misses
system.DynamicCache.ReadExReq_miss_latency::.cpu.data   3400522000                       # number of ReadExReq miss cycles
system.DynamicCache.ReadExReq_miss_latency::total   3400522000                       # number of ReadExReq miss cycles
system.DynamicCache.ReadExReq_accesses::.cpu.data         5806                       # number of ReadExReq accesses(hits+misses)
system.DynamicCache.ReadExReq_accesses::total         5806                       # number of ReadExReq accesses(hits+misses)
system.DynamicCache.ReadExReq_miss_rate::.cpu.data     0.998794                       # miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_miss_rate::total     0.998794                       # miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_avg_miss_latency::.cpu.data 586397.999655                       # average ReadExReq miss latency
system.DynamicCache.ReadExReq_avg_miss_latency::total 586397.999655                       # average ReadExReq miss latency
system.DynamicCache.ReadExReq_mshr_misses::.cpu.data         5799                       # number of ReadExReq MSHR misses
system.DynamicCache.ReadExReq_mshr_misses::total         5799                       # number of ReadExReq MSHR misses
system.DynamicCache.ReadExReq_mshr_miss_latency::.cpu.data   2646652000                       # number of ReadExReq MSHR miss cycles
system.DynamicCache.ReadExReq_mshr_miss_latency::total   2646652000                       # number of ReadExReq MSHR miss cycles
system.DynamicCache.ReadExReq_mshr_miss_rate::.cpu.data     0.998794                       # mshr miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_mshr_miss_rate::total     0.998794                       # mshr miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_avg_mshr_miss_latency::.cpu.data 456397.999655                       # average ReadExReq mshr miss latency
system.DynamicCache.ReadExReq_avg_mshr_miss_latency::total 456397.999655                       # average ReadExReq mshr miss latency
system.DynamicCache.ReadSharedReq_hits::.cpu.inst            1                       # number of ReadSharedReq hits
system.DynamicCache.ReadSharedReq_hits::.cpu.data           18                       # number of ReadSharedReq hits
system.DynamicCache.ReadSharedReq_hits::total           19                       # number of ReadSharedReq hits
system.DynamicCache.ReadSharedReq_misses::.cpu.inst         1237                       # number of ReadSharedReq misses
system.DynamicCache.ReadSharedReq_misses::.cpu.data          263                       # number of ReadSharedReq misses
system.DynamicCache.ReadSharedReq_misses::total         1500                       # number of ReadSharedReq misses
system.DynamicCache.ReadSharedReq_miss_latency::.cpu.inst    716189000                       # number of ReadSharedReq miss cycles
system.DynamicCache.ReadSharedReq_miss_latency::.cpu.data    152777000                       # number of ReadSharedReq miss cycles
system.DynamicCache.ReadSharedReq_miss_latency::total    868966000                       # number of ReadSharedReq miss cycles
system.DynamicCache.ReadSharedReq_accesses::.cpu.inst         1238                       # number of ReadSharedReq accesses(hits+misses)
system.DynamicCache.ReadSharedReq_accesses::.cpu.data          281                       # number of ReadSharedReq accesses(hits+misses)
system.DynamicCache.ReadSharedReq_accesses::total         1519                       # number of ReadSharedReq accesses(hits+misses)
system.DynamicCache.ReadSharedReq_miss_rate::.cpu.inst     0.999192                       # miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_miss_rate::.cpu.data     0.935943                       # miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_miss_rate::total     0.987492                       # miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_avg_miss_latency::.cpu.inst 578972.514147                       # average ReadSharedReq miss latency
system.DynamicCache.ReadSharedReq_avg_miss_latency::.cpu.data 580901.140684                       # average ReadSharedReq miss latency
system.DynamicCache.ReadSharedReq_avg_miss_latency::total 579310.666667                       # average ReadSharedReq miss latency
system.DynamicCache.ReadSharedReq_mshr_misses::.cpu.inst         1237                       # number of ReadSharedReq MSHR misses
system.DynamicCache.ReadSharedReq_mshr_misses::.cpu.data          263                       # number of ReadSharedReq MSHR misses
system.DynamicCache.ReadSharedReq_mshr_misses::total         1500                       # number of ReadSharedReq MSHR misses
system.DynamicCache.ReadSharedReq_mshr_miss_latency::.cpu.inst    555379000                       # number of ReadSharedReq MSHR miss cycles
system.DynamicCache.ReadSharedReq_mshr_miss_latency::.cpu.data    118587000                       # number of ReadSharedReq MSHR miss cycles
system.DynamicCache.ReadSharedReq_mshr_miss_latency::total    673966000                       # number of ReadSharedReq MSHR miss cycles
system.DynamicCache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.999192                       # mshr miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.935943                       # mshr miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_mshr_miss_rate::total     0.987492                       # mshr miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 448972.514147                       # average ReadSharedReq mshr miss latency
system.DynamicCache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 450901.140684                       # average ReadSharedReq mshr miss latency
system.DynamicCache.ReadSharedReq_avg_mshr_miss_latency::total 449310.666667                       # average ReadSharedReq mshr miss latency
system.DynamicCache.power_state.pwrStateResidencyTicks::UNDEFINED  29102907000                       # Cumulative time (in ticks) in various power states
system.DynamicCache.tags.tagsinuse        3586.023080                       # Cycle average of tags in use
system.DynamicCache.tags.total_refs              9199                       # Total number of references to valid blocks.
system.DynamicCache.tags.sampled_refs            8297                       # Sample count of references to valid blocks.
system.DynamicCache.tags.avg_refs            1.108714                       # Average number of references to valid blocks.
system.DynamicCache.tags.warmup_cycle          527000                       # Cycle when the warmup percentage was hit.
system.DynamicCache.tags.occ_blocks::.writebacks   277.061224                       # Average occupied blocks per requestor
system.DynamicCache.tags.occ_blocks::.cpu.inst   437.720399                       # Average occupied blocks per requestor
system.DynamicCache.tags.occ_blocks::.cpu.data  2871.241457                       # Average occupied blocks per requestor
system.DynamicCache.tags.occ_percent::.writebacks     0.067642                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_percent::.cpu.inst     0.106865                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_percent::.cpu.data     0.700987                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_percent::total     0.875494                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_task_id_blocks::1024         5598                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::1           34                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::2          322                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::3         1995                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::4         3245                       # Occupied blocks per task id
system.DynamicCache.tags.occ_task_id_percent::1024     1.366699                       # Percentage of cache occupancy per task id
system.DynamicCache.tags.tag_accesses           18390                       # Number of tag accesses
system.DynamicCache.tags.data_accesses          18390                       # Number of data accesses
system.DynamicCache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  29102907000                       # Cumulative time (in ticks) in various power states
system.l2bar.trans_dist::ReadResp                4235                       # Transaction distribution
system.l2bar.trans_dist::WritebackDirty         15802                       # Transaction distribution
system.l2bar.trans_dist::CleanEvict             11842                       # Transaction distribution
system.l2bar.trans_dist::UpgradeReq                20                       # Transaction distribution
system.l2bar.trans_dist::UpgradeResp               20                       # Transaction distribution
system.l2bar.trans_dist::ReadExReq               8487                       # Transaction distribution
system.l2bar.trans_dist::ReadExResp              8487                       # Transaction distribution
system.l2bar.trans_dist::ReadSharedReq           4235                       # Transaction distribution
system.l2bar.pkt_count_system.dcache.mem_side::system.l2cache.cpu_side        33536                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count_system.icache.mem_side::system.l2cache.cpu_side         3697                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count::total                   37233                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_size_system.dcache.mem_side::system.l2cache.cpu_side      1309376                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size_system.icache.mem_side::system.l2cache.cpu_side        88704                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size::total                  1398080                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.snoops                             15895                       # Total snoops (count)
system.l2bar.snoopTraffic                      427456                       # Total snoop traffic (bytes)
system.l2bar.snoop_fanout::samples              28637                       # Request fanout histogram
system.l2bar.snoop_fanout::mean              0.207214                       # Request fanout histogram
system.l2bar.snoop_fanout::stdev             0.405318                       # Request fanout histogram
system.l2bar.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bar.snoop_fanout::0                    22703     79.28%     79.28% # Request fanout histogram
system.l2bar.snoop_fanout::1                     5934     20.72%    100.00% # Request fanout histogram
system.l2bar.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bar.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bar.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bar.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bar.snoop_fanout::total                28637                       # Request fanout histogram
system.l2bar.reqLayer0.occupancy             42737000                       # Layer occupancy (ticks)
system.l2bar.reqLayer0.utilization                0.1                       # Layer utilization (%)
system.l2bar.respLayer1.occupancy             4158000                       # Layer occupancy (ticks)
system.l2bar.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2bar.respLayer0.occupancy            34028000                       # Layer occupancy (ticks)
system.l2bar.respLayer0.utilization               0.1                       # Layer utilization (%)
system.l2bar.power_state.pwrStateResidencyTicks::UNDEFINED  29102907000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  29102907000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  29102907000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON  29102907000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
