# Counter timing diagrams and update events

**Source**: Page 93, Chunk 677  
**Category**: Counter timing diagrams and update events  
**Chunk Index**: 677

---

Figure 486. Counter timing diagram, internal clock divided by 4. . . . . . . . . . . . . . . . . . . . . . . . . . . . 1769
Figure 487. Counter timing diagram, internal clock divided by N. . . . . . . . . . . . . . . . . . . . . . . . . . . . 1769
Figure 488. Counter timing diagram, update event when ARPE=0 (TIMx_ARR not
preloaded). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1770
preloaded). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1770

---

**AI Reasoning**: The content focuses on timing diagrams related to counters, which are part of the features of the microcontroller. Placing it under 'features' makes it easy to locate for those interested in understanding the timing characteristics and behavior of the counters. The filename captures the essence of the diagrams discussed in the content.
