Analysis & Synthesis report for dev_board
Fri May 10 10:20:33 2024
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |dev_board_top|i2c_dri_pcf8591:u_i2c_dri_pcf8591|cur_state
 11. State Machine - |dev_board_top|i2c_dri:u_i2c_dri|cur_state
 12. Registers Protected by Synthesis
 13. User-Specified and Inferred Latches
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component
 20. Source assignments for DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated
 21. Source assignments for FIFO:u_CHA_FIFO|dcfifo:dcfifo_component
 22. Source assignments for FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated
 23. Source assignments for FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p
 24. Source assignments for FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p
 25. Source assignments for FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram
 26. Source assignments for FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp
 27. Source assignments for FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12
 28. Source assignments for FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp
 29. Source assignments for FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15
 30. Source assignments for FIFO:u_CHB_FIFO|dcfifo:dcfifo_component
 31. Source assignments for FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated
 32. Source assignments for FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p
 33. Source assignments for FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p
 34. Source assignments for FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram
 35. Source assignments for FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp
 36. Source assignments for FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12
 37. Source assignments for FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp
 38. Source assignments for FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15
 39. Source assignments for sld_signaltap:auto_signaltap_0
 40. Parameter Settings for User Entity Instance: Top-level Entity: |dev_board_top
 41. Parameter Settings for User Entity Instance: uart_recv:u_uart_recv
 42. Parameter Settings for User Entity Instance: uart_send:u_uart_send
 43. Parameter Settings for User Entity Instance: Pulse_logic_gen:Pulse_logic_gen_u
 44. Parameter Settings for User Entity Instance: adc_IGBT:adc_IGBT_u
 45. Parameter Settings for User Entity Instance: adc_filter:adc_filter_u1
 46. Parameter Settings for User Entity Instance: adc_filter:adc_filter_u2
 47. Parameter Settings for User Entity Instance: uart_IGBT:u_uart_IGBT
 48. Parameter Settings for User Entity Instance: i2c_dri:u_i2c_dri
 49. Parameter Settings for User Entity Instance: pcf8563_ctrl:u_pcf8563_ctrl
 50. Parameter Settings for User Entity Instance: PLL:PLL_CLK|altpll:altpll_component
 51. Parameter Settings for User Entity Instance: DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component
 52. Parameter Settings for User Entity Instance: FIFO:u_CHA_FIFO|dcfifo:dcfifo_component
 53. Parameter Settings for User Entity Instance: FIFO:u_CHB_FIFO|dcfifo:dcfifo_component
 54. Parameter Settings for User Entity Instance: pcf8591:u_pcf8591
 55. Parameter Settings for User Entity Instance: i2c_dri_pcf8591:u_i2c_dri_pcf8591
 56. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 57. Parameter Settings for Inferred Entity Instance: adc_IGBT:adc_IGBT_u|lpm_mult:Mult0
 58. Parameter Settings for Inferred Entity Instance: adc_IGBT:adc_IGBT_u|lpm_divide:Div0
 59. Parameter Settings for Inferred Entity Instance: adc_filter:adc_filter_u1|lpm_divide:Div0
 60. Parameter Settings for Inferred Entity Instance: seg_led_pcf8591:u_seg_led_pcf8591|lpm_divide:Div1
 61. Parameter Settings for Inferred Entity Instance: seg_led_pcf8591:u_seg_led_pcf8591|lpm_divide:Mod2
 62. Parameter Settings for Inferred Entity Instance: seg_led_pcf8591:u_seg_led_pcf8591|lpm_divide:Div0
 63. Parameter Settings for Inferred Entity Instance: seg_led_pcf8591:u_seg_led_pcf8591|lpm_divide:Mod1
 64. Parameter Settings for Inferred Entity Instance: seg_led_pcf8591:u_seg_led_pcf8591|lpm_divide:Mod0
 65. Parameter Settings for Inferred Entity Instance: seg_led_pcf8591:u_seg_led_pcf8591|lpm_divide:Div2
 66. Parameter Settings for Inferred Entity Instance: seg_led_pcf8591:u_seg_led_pcf8591|lpm_divide:Mod3
 67. Parameter Settings for Inferred Entity Instance: adc_IGBT:adc_IGBT_u|lpm_mult:Mult1
 68. Parameter Settings for Inferred Entity Instance: adc_IGBT:adc_IGBT_u|lpm_divide:Div1
 69. Parameter Settings for Inferred Entity Instance: pcf8591:u_pcf8591|lpm_mult:Mult0
 70. Parameter Settings for Inferred Entity Instance: adc_filter:adc_filter_u2|lpm_divide:Div0
 71. altpll Parameter Settings by Entity Instance
 72. dcfifo Parameter Settings by Entity Instance
 73. lpm_mult Parameter Settings by Entity Instance
 74. Port Connectivity Checks: "seg_led_pcf8591:u_seg_led_pcf8591"
 75. Port Connectivity Checks: "i2c_dri_pcf8591:u_i2c_dri_pcf8591"
 76. Port Connectivity Checks: "FIFO:u_CHB_FIFO"
 77. Port Connectivity Checks: "FIFO:u_CHA_FIFO"
 78. Port Connectivity Checks: "PLL:PLL_CLK"
 79. Port Connectivity Checks: "key_sw_disp:u_key_sw_disp"
 80. Port Connectivity Checks: "key_debounce:u_key_debounce"
 81. Port Connectivity Checks: "i2c_dri:u_i2c_dri"
 82. Port Connectivity Checks: "uart_IGBT:u_uart_IGBT"
 83. Port Connectivity Checks: "adc_IGBT:adc_IGBT_u"
 84. Port Connectivity Checks: "Pulse_logic_gen:Pulse_logic_gen_u"
 85. Port Connectivity Checks: "IGBT_SCR:IGBT_SCR_u"
 86. Port Connectivity Checks: "uart_send:u_uart_send"
 87. SignalTap II Logic Analyzer Settings
 88. Post-Synthesis Netlist Statistics for Top Partition
 89. Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0
 90. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
 91. Elapsed Time Per Partition
 92. Connections to In-System Debugging Instance "auto_signaltap_0"
 93. Analysis & Synthesis Messages
 94. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri May 10 10:20:33 2024       ;
; Quartus II 64-Bit Version          ; 15.0.0 Build 145 04/22/2015 SJ Full Version ;
; Revision Name                      ; dev_board                                   ;
; Top-level Entity Name              ; dev_board_top                               ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 8,379                                       ;
;     Total combinational functions  ; 5,790                                       ;
;     Dedicated logic registers      ; 4,001                                       ;
; Total registers                    ; 4001                                        ;
; Total pins                         ; 65                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 91,904                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE10F17C8       ;                    ;
; Top-level entity name                                                      ; dev_board_top      ; dev_board          ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ; < 0.1%      ;
;     Processors 9-20        ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                                                     ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; ../rtl/dev_board_top.v                                             ; yes             ; User Verilog HDL File                        ; D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/rtl/dev_board_top.v                                                    ;             ;
; ../rtl/pcf8591/seg_led_pcf8591.v                                   ; yes             ; User Verilog HDL File                        ; D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/rtl/pcf8591/seg_led_pcf8591.v                                          ;             ;
; ../rtl/pcf8591/pcf8591.v                                           ; yes             ; User Verilog HDL File                        ; D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/rtl/pcf8591/pcf8591.v                                                  ;             ;
; ../rtl/pcf8591/i2c_dri_pcf8591.v                                   ; yes             ; User Verilog HDL File                        ; D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/rtl/pcf8591/i2c_dri_pcf8591.v                                          ;             ;
; ../rtl/AD9248/PLL.v                                                ; yes             ; User Wizard-Generated File                   ; D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/rtl/AD9248/PLL.v                                                       ;             ;
; ../rtl/AD9248/FIFO.v                                               ; yes             ; User Wizard-Generated File                   ; D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/rtl/AD9248/FIFO.v                                                      ;             ;
; ../rtl/AD9248/DDIO.v                                               ; yes             ; User Wizard-Generated File                   ; D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/rtl/AD9248/DDIO.v                                                      ;             ;
; ../rtl/AD9248/adc_filter.v                                         ; yes             ; User Verilog HDL File                        ; D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/rtl/AD9248/adc_filter.v                                                ;             ;
; ../rtl/IGBT&SCR/adc_IGBT.v                                         ; yes             ; User Verilog HDL File                        ; D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/rtl/IGBT&SCR/adc_IGBT.v                                                ;             ;
; ../rtl/IGBT&SCR/IGBT&SCR.v                                         ; yes             ; User Verilog HDL File                        ; D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/rtl/IGBT&SCR/IGBT&SCR.v                                                ;             ;
; ../rtl/IGBT&SCR/Pulse_logic_gen.v                                  ; yes             ; User Verilog HDL File                        ; D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/rtl/IGBT&SCR/Pulse_logic_gen.v                                         ;             ;
; ../rtl/rtc_seg_led/pcf8563_ctrl.v                                  ; yes             ; User Verilog HDL File                        ; D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/rtl/rtc_seg_led/pcf8563_ctrl.v                                         ;             ;
; ../rtl/rtc_seg_led/key_sw_disp.v                                   ; yes             ; User Verilog HDL File                        ; D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/rtl/rtc_seg_led/key_sw_disp.v                                          ;             ;
; ../rtl/rtc_seg_led/key_debounce.v                                  ; yes             ; User Verilog HDL File                        ; D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/rtl/rtc_seg_led/key_debounce.v                                         ;             ;
; ../rtl/rtc_seg_led/i2c_dri.v                                       ; yes             ; User Verilog HDL File                        ; D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/rtl/rtc_seg_led/i2c_dri.v                                              ;             ;
; ../rtl/uart_232/uart_IGBT.v                                        ; yes             ; User Verilog HDL File                        ; D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/rtl/uart_232/uart_IGBT.v                                               ;             ;
; ../rtl/uart_232/uart_recv.v                                        ; yes             ; User Verilog HDL File                        ; D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/rtl/uart_232/uart_recv.v                                               ;             ;
; ../rtl/uart_232/uart_send.v                                        ; yes             ; User Verilog HDL File                        ; D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/rtl/uart_232/uart_send.v                                               ;             ;
; ../rtl/key_led/key_led_association.v                               ; yes             ; User Verilog HDL File                        ; D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/rtl/key_led/key_led_association.v                                      ;             ;
; ../rtl/key_led/led_key.v                                           ; yes             ; User Verilog HDL File                        ; D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/rtl/key_led/led_key.v                                                  ;             ;
; ../rtl/key_led/key_scan.v                                          ; yes             ; User Verilog HDL File                        ; D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/rtl/key_led/key_scan.v                                                 ;             ;
; altpll.tdf                                                         ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/altpll.tdf                                                                                                                        ;             ;
; aglobal150.inc                                                     ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/aglobal150.inc                                                                                                                    ;             ;
; stratix_pll.inc                                                    ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/stratix_pll.inc                                                                                                                   ;             ;
; stratixii_pll.inc                                                  ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/stratixii_pll.inc                                                                                                                 ;             ;
; cycloneii_pll.inc                                                  ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/cycloneii_pll.inc                                                                                                                 ;             ;
; db/pll_altpll.v                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/db/pll_altpll.v                                                    ;             ;
; altddio_in.tdf                                                     ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/altddio_in.tdf                                                                                                                    ;             ;
; stratix_ddio.inc                                                   ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/stratix_ddio.inc                                                                                                                  ;             ;
; cyclone_ddio.inc                                                   ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/cyclone_ddio.inc                                                                                                                  ;             ;
; db/ddio_in_sif.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/db/ddio_in_sif.tdf                                                 ;             ;
; dcfifo.tdf                                                         ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf                                                                                                                        ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_counter.inc                                                                                                                   ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                                                   ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/altdpram.inc                                                                                                                      ;             ;
; a_graycounter.inc                                                  ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/a_graycounter.inc                                                                                                                 ;             ;
; a_fefifo.inc                                                       ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/a_fefifo.inc                                                                                                                      ;             ;
; a_gray2bin.inc                                                     ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/a_gray2bin.inc                                                                                                                    ;             ;
; dffpipe.inc                                                        ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/dffpipe.inc                                                                                                                       ;             ;
; alt_sync_fifo.inc                                                  ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/alt_sync_fifo.inc                                                                                                                 ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_compare.inc                                                                                                                   ;             ;
; altsyncram_fifo.inc                                                ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/altsyncram_fifo.inc                                                                                                               ;             ;
; db/dcfifo_pte1.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/db/dcfifo_pte1.tdf                                                 ;             ;
; db/a_graycounter_pn6.tdf                                           ; yes             ; Auto-Generated Megafunction                  ; D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/db/a_graycounter_pn6.tdf                                           ;             ;
; db/a_graycounter_l5c.tdf                                           ; yes             ; Auto-Generated Megafunction                  ; D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/db/a_graycounter_l5c.tdf                                           ;             ;
; db/altsyncram_0011.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/db/altsyncram_0011.tdf                                             ;             ;
; db/alt_synch_pipe_16d.tdf                                          ; yes             ; Auto-Generated Megafunction                  ; D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/db/alt_synch_pipe_16d.tdf                                          ;             ;
; db/dffpipe_0v8.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/db/dffpipe_0v8.tdf                                                 ;             ;
; db/alt_synch_pipe_26d.tdf                                          ; yes             ; Auto-Generated Megafunction                  ; D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/db/alt_synch_pipe_26d.tdf                                          ;             ;
; db/dffpipe_1v8.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/db/dffpipe_1v8.tdf                                                 ;             ;
; db/cmpr_d66.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/db/cmpr_d66.tdf                                                    ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/sld_signaltap.vhd                                                                                                                 ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/altera/15.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                                                                            ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/altera/15.0/quartus/libraries/megafunctions/sld_ela_control.vhd                                                                                                               ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                                                                  ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_constant.inc                                                                                                                  ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/dffeea.inc                                                                                                                        ;             ;
; sld_ela_trigger.tdf                                                ; yes             ; Encrypted Megafunction                       ; c:/altera/15.0/quartus/libraries/megafunctions/sld_ela_trigger.tdf                                                                                                               ;             ;
; db/sld_ela_trigger_hvo.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/db/sld_ela_trigger_hvo.tdf                                         ;             ;
; db/sld_reserved_dev_board_auto_signaltap_0_1_c46b.v                ; yes             ; Encrypted Auto-Generated Megafunction        ; D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/db/sld_reserved_dev_board_auto_signaltap_0_1_c46b.v                ;             ;
; sld_alt_reduction.vhd                                              ; yes             ; Encrypted Megafunction                       ; c:/altera/15.0/quartus/libraries/megafunctions/sld_alt_reduction.vhd                                                                                                             ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/altera/15.0/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                                                                     ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/altera/15.0/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                                                                      ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/altera/15.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                                                                            ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf                                                                                                                    ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                                             ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                                       ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_decode.inc                                                                                                                    ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                                                     ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/altrom.inc                                                                                                                        ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/altram.inc                                                                                                                        ;             ;
; db/altsyncram_9224.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/db/altsyncram_9224.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/altdpram.tdf                                                                                                                      ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/others/maxplus2/memmodes.inc                                                                                                                    ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/a_hdffe.inc                                                                                                                       ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                                                                               ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.inc                                                                                                                    ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_mux.tdf                                                                                                                       ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/muxlut.inc                                                                                                                        ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/bypassff.inc                                                                                                                      ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/altshift.inc                                                                                                                      ;             ;
; db/mux_0tc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/db/mux_0tc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_decode.tdf                                                                                                                    ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/declut.inc                                                                                                                        ;             ;
; db/decode_dvf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/db/decode_dvf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_counter.tdf                                                                                                                   ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/cmpconst.inc                                                                                                                      ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                                                                           ;             ;
; db/cntr_5ji.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/db/cntr_5ji.tdf                                                    ;             ;
; db/cmpr_ugc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/db/cmpr_ugc.tdf                                                    ;             ;
; db/cntr_h6j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/db/cntr_h6j.tdf                                                    ;             ;
; db/cntr_9hi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/db/cntr_9hi.tdf                                                    ;             ;
; db/cmpr_rgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/db/cmpr_rgc.tdf                                                    ;             ;
; db/cntr_23j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/db/cntr_23j.tdf                                                    ;             ;
; db/cmpr_ngc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/db/cmpr_ngc.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/altera/15.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                                                    ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/altera/15.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                                                     ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/altera/15.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                                                 ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/altera/15.0/quartus/libraries/megafunctions/sld_hub.vhd                                                                                                                       ; altera_sld  ;
; db/ip/sld83ca10df/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/db/ip/sld83ca10df/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld83ca10df/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/db/ip/sld83ca10df/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld83ca10df/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/db/ip/sld83ca10df/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld83ca10df/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/db/ip/sld83ca10df/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld83ca10df/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/db/ip/sld83ca10df/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld83ca10df/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/db/ip/sld83ca10df/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/altera/15.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                                                  ;             ;
; lpm_mult.tdf                                                       ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_mult.tdf                                                                                                                      ;             ;
; multcore.inc                                                       ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/multcore.inc                                                                                                                      ;             ;
; multcore.tdf                                                       ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/multcore.tdf                                                                                                                      ;             ;
; csa_add.inc                                                        ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/csa_add.inc                                                                                                                       ;             ;
; mpar_add.inc                                                       ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/mpar_add.inc                                                                                                                      ;             ;
; muleabz.inc                                                        ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/muleabz.inc                                                                                                                       ;             ;
; mul_lfrg.inc                                                       ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/mul_lfrg.inc                                                                                                                      ;             ;
; mul_boothc.inc                                                     ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/mul_boothc.inc                                                                                                                    ;             ;
; alt_ded_mult.inc                                                   ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/alt_ded_mult.inc                                                                                                                  ;             ;
; alt_ded_mult_y.inc                                                 ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/alt_ded_mult_y.inc                                                                                                                ;             ;
; mpar_add.tdf                                                       ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/mpar_add.tdf                                                                                                                      ;             ;
; lpm_add_sub.tdf                                                    ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_add_sub.tdf                                                                                                                   ;             ;
; addcore.inc                                                        ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/addcore.inc                                                                                                                       ;             ;
; look_add.inc                                                       ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/look_add.inc                                                                                                                      ;             ;
; alt_stratix_add_sub.inc                                            ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                                                                                           ;             ;
; db/add_sub_bkh.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/db/add_sub_bkh.tdf                                                 ;             ;
; db/add_sub_h9h.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/db/add_sub_h9h.tdf                                                 ;             ;
; db/add_sub_hkh.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/db/add_sub_hkh.tdf                                                 ;             ;
; altshift.tdf                                                       ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/altshift.tdf                                                                                                                      ;             ;
; lpm_divide.tdf                                                     ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_divide.tdf                                                                                                                    ;             ;
; abs_divider.inc                                                    ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/abs_divider.inc                                                                                                                   ;             ;
; sign_div_unsign.inc                                                ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/sign_div_unsign.inc                                                                                                               ;             ;
; db/lpm_divide_a2p.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/db/lpm_divide_a2p.tdf                                              ;             ;
; db/abs_divider_5dg.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/db/abs_divider_5dg.tdf                                             ;             ;
; db/alt_u_div_8af.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/db/alt_u_div_8af.tdf                                               ;             ;
; db/add_sub_7pc.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/db/add_sub_7pc.tdf                                                 ;             ;
; db/add_sub_8pc.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/db/add_sub_8pc.tdf                                                 ;             ;
; db/lpm_abs_j0a.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/db/lpm_abs_j0a.tdf                                                 ;             ;
; db/lpm_abs_i0a.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/db/lpm_abs_i0a.tdf                                                 ;             ;
; db/lpm_divide_uim.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/db/lpm_divide_uim.tdf                                              ;             ;
; db/sign_div_unsign_mlh.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/db/sign_div_unsign_mlh.tdf                                         ;             ;
; db/alt_u_div_07f.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/db/alt_u_div_07f.tdf                                               ;             ;
; db/lpm_divide_0jm.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/db/lpm_divide_0jm.tdf                                              ;             ;
; db/sign_div_unsign_olh.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/db/sign_div_unsign_olh.tdf                                         ;             ;
; db/alt_u_div_47f.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/db/alt_u_div_47f.tdf                                               ;             ;
; db/lpm_divide_0bm.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/db/lpm_divide_0bm.tdf                                              ;             ;
; db/sign_div_unsign_llh.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/db/sign_div_unsign_llh.tdf                                         ;             ;
; db/alt_u_div_u6f.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/db/alt_u_div_u6f.tdf                                               ;             ;
; db/lpm_divide_tim.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/db/lpm_divide_tim.tdf                                              ;             ;
; db/lpm_divide_akm.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/db/lpm_divide_akm.tdf                                              ;             ;
; db/sign_div_unsign_2nh.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/db/sign_div_unsign_2nh.tdf                                         ;             ;
; db/alt_u_div_o9f.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/db/alt_u_div_o9f.tdf                                               ;             ;
; db/add_sub_jkh.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/db/add_sub_jkh.tdf                                                 ;             ;
; db/add_sub_p9h.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/db/add_sub_p9h.tdf                                                 ;             ;
; db/add_sub_ekh.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/db/add_sub_ekh.tdf                                                 ;             ;
; db/add_sub_pgh.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/db/add_sub_pgh.tdf                                                 ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+-------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                 ;
+---------------------------------------------+---------------+
; Resource                                    ; Usage         ;
+---------------------------------------------+---------------+
; Estimated Total logic elements              ; 8,379         ;
;                                             ;               ;
; Total combinational functions               ; 5790          ;
; Logic element usage by number of LUT inputs ;               ;
;     -- 4 input functions                    ; 2074          ;
;     -- 3 input functions                    ; 1481          ;
;     -- <=2 input functions                  ; 2235          ;
;                                             ;               ;
; Logic elements by mode                      ;               ;
;     -- normal mode                          ; 4152          ;
;     -- arithmetic mode                      ; 1638          ;
;                                             ;               ;
; Total registers                             ; 4001          ;
;     -- Dedicated logic registers            ; 4001          ;
;     -- I/O registers                        ; 0             ;
;                                             ;               ;
; I/O pins                                    ; 65            ;
; Total memory bits                           ; 91904         ;
;                                             ;               ;
; Embedded Multiplier 9-bit elements          ; 0             ;
;                                             ;               ;
; Total PLLs                                  ; 1             ;
;     -- PLLs                                 ; 1             ;
;                                             ;               ;
; Maximum fan-out node                        ; sys_clk~input ;
; Maximum fan-out                             ; 2588          ;
; Total fan-out                               ; 33738         ;
; Average fan-out                             ; 3.33          ;
+---------------------------------------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                          ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                    ; Library Name ;
+-----------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |dev_board_top                                                                                      ; 5790 (1)          ; 4001 (0)     ; 91904       ; 0            ; 0       ; 0         ; 65   ; 0            ; |dev_board_top                                                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;    |DDIO:u_DDIO|                                                                                    ; 0 (0)             ; 42 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|DDIO:u_DDIO                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;       |altddio_in:ALTDDIO_IN_component|                                                             ; 0 (0)             ; 42 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component                                                                                                                                                                                                                                                                                                                                             ; work         ;
;          |ddio_in_sif:auto_generated|                                                               ; 0 (0)             ; 42 (42)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated                                                                                                                                                                                                                                                                                                                  ; work         ;
;    |FIFO:u_CHA_FIFO|                                                                                ; 41 (0)            ; 69 (0)       ; 896         ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|FIFO:u_CHA_FIFO                                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;       |dcfifo:dcfifo_component|                                                                     ; 41 (0)            ; 69 (0)       ; 896         ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|FIFO:u_CHA_FIFO|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                                                                                                 ; work         ;
;          |dcfifo_pte1:auto_generated|                                                               ; 41 (3)            ; 69 (21)      ; 896         ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated                                                                                                                                                                                                                                                                                                                      ; work         ;
;             |a_graycounter_l5c:wrptr_g1p|                                                           ; 13 (13)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p                                                                                                                                                                                                                                                                                          ; work         ;
;             |a_graycounter_pn6:rdptr_g1p|                                                           ; 15 (15)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p                                                                                                                                                                                                                                                                                          ; work         ;
;             |alt_synch_pipe_16d:rs_dgwp|                                                            ; 0 (0)             ; 14 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp                                                                                                                                                                                                                                                                                           ; work         ;
;                |dffpipe_0v8:dffpipe12|                                                              ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12                                                                                                                                                                                                                                                                     ; work         ;
;             |alt_synch_pipe_26d:ws_dgrp|                                                            ; 0 (0)             ; 14 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp                                                                                                                                                                                                                                                                                           ; work         ;
;                |dffpipe_1v8:dffpipe15|                                                              ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15                                                                                                                                                                                                                                                                     ; work         ;
;             |altsyncram_0011:fifo_ram|                                                              ; 0 (0)             ; 0 (0)        ; 896         ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram                                                                                                                                                                                                                                                                                             ; work         ;
;             |cmpr_d66:rdempty_eq_comp|                                                              ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|cmpr_d66:rdempty_eq_comp                                                                                                                                                                                                                                                                                             ; work         ;
;             |cmpr_d66:wrfull_eq_comp|                                                               ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|cmpr_d66:wrfull_eq_comp                                                                                                                                                                                                                                                                                              ; work         ;
;    |FIFO:u_CHB_FIFO|                                                                                ; 41 (0)            ; 69 (0)       ; 896         ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|FIFO:u_CHB_FIFO                                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;       |dcfifo:dcfifo_component|                                                                     ; 41 (0)            ; 69 (0)       ; 896         ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|FIFO:u_CHB_FIFO|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                                                                                                 ; work         ;
;          |dcfifo_pte1:auto_generated|                                                               ; 41 (3)            ; 69 (21)      ; 896         ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated                                                                                                                                                                                                                                                                                                                      ; work         ;
;             |a_graycounter_l5c:wrptr_g1p|                                                           ; 13 (13)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p                                                                                                                                                                                                                                                                                          ; work         ;
;             |a_graycounter_pn6:rdptr_g1p|                                                           ; 15 (15)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p                                                                                                                                                                                                                                                                                          ; work         ;
;             |alt_synch_pipe_16d:rs_dgwp|                                                            ; 0 (0)             ; 14 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp                                                                                                                                                                                                                                                                                           ; work         ;
;                |dffpipe_0v8:dffpipe12|                                                              ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12                                                                                                                                                                                                                                                                     ; work         ;
;             |alt_synch_pipe_26d:ws_dgrp|                                                            ; 0 (0)             ; 14 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp                                                                                                                                                                                                                                                                                           ; work         ;
;                |dffpipe_1v8:dffpipe15|                                                              ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15                                                                                                                                                                                                                                                                     ; work         ;
;             |altsyncram_0011:fifo_ram|                                                              ; 0 (0)             ; 0 (0)        ; 896         ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram                                                                                                                                                                                                                                                                                             ; work         ;
;             |cmpr_d66:rdempty_eq_comp|                                                              ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|cmpr_d66:rdempty_eq_comp                                                                                                                                                                                                                                                                                             ; work         ;
;             |cmpr_d66:wrfull_eq_comp|                                                               ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|cmpr_d66:wrfull_eq_comp                                                                                                                                                                                                                                                                                              ; work         ;
;    |IGBT_SCR:IGBT_SCR_u|                                                                            ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|IGBT_SCR:IGBT_SCR_u                                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;    |PLL:PLL_CLK|                                                                                    ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|PLL:PLL_CLK                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;       |altpll:altpll_component|                                                                     ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|PLL:PLL_CLK|altpll:altpll_component                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;          |PLL_altpll:auto_generated|                                                                ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|PLL:PLL_CLK|altpll:altpll_component|PLL_altpll:auto_generated                                                                                                                                                                                                                                                                                                                           ; work         ;
;    |Pulse_logic_gen:Pulse_logic_gen_u|                                                              ; 118 (118)         ; 86 (86)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|Pulse_logic_gen:Pulse_logic_gen_u                                                                                                                                                                                                                                                                                                                                                       ; work         ;
;    |adc_IGBT:adc_IGBT_u|                                                                            ; 1733 (205)        ; 170 (170)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|adc_IGBT:adc_IGBT_u                                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;       |lpm_divide:Div0|                                                                             ; 668 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|adc_IGBT:adc_IGBT_u|lpm_divide:Div0                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;          |lpm_divide_a2p:auto_generated|                                                            ; 668 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|adc_IGBT:adc_IGBT_u|lpm_divide:Div0|lpm_divide_a2p:auto_generated                                                                                                                                                                                                                                                                                                                       ; work         ;
;             |abs_divider_5dg:divider|                                                               ; 668 (42)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|adc_IGBT:adc_IGBT_u|lpm_divide:Div0|lpm_divide_a2p:auto_generated|abs_divider_5dg:divider                                                                                                                                                                                                                                                                                               ; work         ;
;                |alt_u_div_8af:divider|                                                              ; 579 (579)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|adc_IGBT:adc_IGBT_u|lpm_divide:Div0|lpm_divide_a2p:auto_generated|abs_divider_5dg:divider|alt_u_div_8af:divider                                                                                                                                                                                                                                                                         ; work         ;
;                |lpm_abs_i0a:my_abs_num|                                                             ; 47 (47)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|adc_IGBT:adc_IGBT_u|lpm_divide:Div0|lpm_divide_a2p:auto_generated|abs_divider_5dg:divider|lpm_abs_i0a:my_abs_num                                                                                                                                                                                                                                                                        ; work         ;
;       |lpm_divide:Div1|                                                                             ; 702 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|adc_IGBT:adc_IGBT_u|lpm_divide:Div1                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;          |lpm_divide_a2p:auto_generated|                                                            ; 702 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|adc_IGBT:adc_IGBT_u|lpm_divide:Div1|lpm_divide_a2p:auto_generated                                                                                                                                                                                                                                                                                                                       ; work         ;
;             |abs_divider_5dg:divider|                                                               ; 702 (42)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|adc_IGBT:adc_IGBT_u|lpm_divide:Div1|lpm_divide_a2p:auto_generated|abs_divider_5dg:divider                                                                                                                                                                                                                                                                                               ; work         ;
;                |alt_u_div_8af:divider|                                                              ; 611 (611)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|adc_IGBT:adc_IGBT_u|lpm_divide:Div1|lpm_divide_a2p:auto_generated|abs_divider_5dg:divider|alt_u_div_8af:divider                                                                                                                                                                                                                                                                         ; work         ;
;                |lpm_abs_i0a:my_abs_num|                                                             ; 49 (49)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|adc_IGBT:adc_IGBT_u|lpm_divide:Div1|lpm_divide_a2p:auto_generated|abs_divider_5dg:divider|lpm_abs_i0a:my_abs_num                                                                                                                                                                                                                                                                        ; work         ;
;       |lpm_mult:Mult0|                                                                              ; 81 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|adc_IGBT:adc_IGBT_u|lpm_mult:Mult0                                                                                                                                                                                                                                                                                                                                                      ; work         ;
;          |multcore:mult_core|                                                                       ; 81 (38)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|adc_IGBT:adc_IGBT_u|lpm_mult:Mult0|multcore:mult_core                                                                                                                                                                                                                                                                                                                                   ; work         ;
;             |mpar_add:padder|                                                                       ; 43 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|adc_IGBT:adc_IGBT_u|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                                                                   ; work         ;
;                |lpm_add_sub:adder[0]|                                                               ; 14 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|adc_IGBT:adc_IGBT_u|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                                                              ; work         ;
;                   |add_sub_h9h:auto_generated|                                                      ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|adc_IGBT:adc_IGBT_u|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_h9h:auto_generated                                                                                                                                                                                                                                                                   ; work         ;
;                |lpm_add_sub:adder[1]|                                                               ; 12 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|adc_IGBT:adc_IGBT_u|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                                                                                                                                                                                                                                                              ; work         ;
;                   |add_sub_bkh:auto_generated|                                                      ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|adc_IGBT:adc_IGBT_u|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_bkh:auto_generated                                                                                                                                                                                                                                                                   ; work         ;
;                |mpar_add:sub_par_add|                                                               ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|adc_IGBT:adc_IGBT_u|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                                                                                              ; work         ;
;                   |lpm_add_sub:adder[0]|                                                            ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|adc_IGBT:adc_IGBT_u|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                                         ; work         ;
;                      |add_sub_hkh:auto_generated|                                                   ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|adc_IGBT:adc_IGBT_u|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_hkh:auto_generated                                                                                                                                                                                                                                              ; work         ;
;       |lpm_mult:Mult1|                                                                              ; 77 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|adc_IGBT:adc_IGBT_u|lpm_mult:Mult1                                                                                                                                                                                                                                                                                                                                                      ; work         ;
;          |multcore:mult_core|                                                                       ; 77 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|adc_IGBT:adc_IGBT_u|lpm_mult:Mult1|multcore:mult_core                                                                                                                                                                                                                                                                                                                                   ; work         ;
;             |mpar_add:padder|                                                                       ; 45 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|adc_IGBT:adc_IGBT_u|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                                                                   ; work         ;
;                |lpm_add_sub:adder[0]|                                                               ; 15 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|adc_IGBT:adc_IGBT_u|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                                                              ; work         ;
;                   |add_sub_p9h:auto_generated|                                                      ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|adc_IGBT:adc_IGBT_u|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_p9h:auto_generated                                                                                                                                                                                                                                                                   ; work         ;
;                |lpm_add_sub:adder[1]|                                                               ; 12 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|adc_IGBT:adc_IGBT_u|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                                                                                                                                                                                                                                                              ; work         ;
;                   |add_sub_jkh:auto_generated|                                                      ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|adc_IGBT:adc_IGBT_u|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_jkh:auto_generated                                                                                                                                                                                                                                                                   ; work         ;
;                |mpar_add:sub_par_add|                                                               ; 18 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|adc_IGBT:adc_IGBT_u|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                                                                                              ; work         ;
;                   |lpm_add_sub:adder[0]|                                                            ; 18 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|adc_IGBT:adc_IGBT_u|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                                         ; work         ;
;                      |add_sub_ekh:auto_generated|                                                   ; 18 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|adc_IGBT:adc_IGBT_u|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_ekh:auto_generated                                                                                                                                                                                                                                              ; work         ;
;    |adc_filter:adc_filter_u1|                                                                       ; 450 (216)         ; 143 (143)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|adc_filter:adc_filter_u1                                                                                                                                                                                                                                                                                                                                                                ; work         ;
;       |lpm_divide:Div0|                                                                             ; 234 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|adc_filter:adc_filter_u1|lpm_divide:Div0                                                                                                                                                                                                                                                                                                                                                ; work         ;
;          |lpm_divide_uim:auto_generated|                                                            ; 234 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|adc_filter:adc_filter_u1|lpm_divide:Div0|lpm_divide_uim:auto_generated                                                                                                                                                                                                                                                                                                                  ; work         ;
;             |sign_div_unsign_mlh:divider|                                                           ; 234 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|adc_filter:adc_filter_u1|lpm_divide:Div0|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider                                                                                                                                                                                                                                                                                      ; work         ;
;                |alt_u_div_07f:divider|                                                              ; 234 (233)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|adc_filter:adc_filter_u1|lpm_divide:Div0|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider                                                                                                                                                                                                                                                                ; work         ;
;                   |add_sub_8pc:add_sub_1|                                                           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|adc_filter:adc_filter_u1|lpm_divide:Div0|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_8pc:add_sub_1                                                                                                                                                                                                                                          ; work         ;
;    |adc_filter:adc_filter_u2|                                                                       ; 428 (194)         ; 136 (136)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|adc_filter:adc_filter_u2                                                                                                                                                                                                                                                                                                                                                                ; work         ;
;       |lpm_divide:Div0|                                                                             ; 234 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|adc_filter:adc_filter_u2|lpm_divide:Div0                                                                                                                                                                                                                                                                                                                                                ; work         ;
;          |lpm_divide_uim:auto_generated|                                                            ; 234 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|adc_filter:adc_filter_u2|lpm_divide:Div0|lpm_divide_uim:auto_generated                                                                                                                                                                                                                                                                                                                  ; work         ;
;             |sign_div_unsign_mlh:divider|                                                           ; 234 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|adc_filter:adc_filter_u2|lpm_divide:Div0|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider                                                                                                                                                                                                                                                                                      ; work         ;
;                |alt_u_div_07f:divider|                                                              ; 234 (233)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|adc_filter:adc_filter_u2|lpm_divide:Div0|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider                                                                                                                                                                                                                                                                ; work         ;
;                   |add_sub_8pc:add_sub_1|                                                           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|adc_filter:adc_filter_u2|lpm_divide:Div0|lpm_divide_uim:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_07f:divider|add_sub_8pc:add_sub_1                                                                                                                                                                                                                                          ; work         ;
;    |i2c_dri:u_i2c_dri|                                                                              ; 95 (95)           ; 40 (40)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|i2c_dri:u_i2c_dri                                                                                                                                                                                                                                                                                                                                                                       ; work         ;
;    |i2c_dri_pcf8591:u_i2c_dri_pcf8591|                                                              ; 104 (104)         ; 46 (46)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|i2c_dri_pcf8591:u_i2c_dri_pcf8591                                                                                                                                                                                                                                                                                                                                                       ; work         ;
;    |key_led_association:key_led_association_u|                                                      ; 62 (62)           ; 39 (39)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|key_led_association:key_led_association_u                                                                                                                                                                                                                                                                                                                                               ; work         ;
;    |key_scan:key_scan_u|                                                                            ; 52 (52)           ; 37 (37)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|key_scan:key_scan_u                                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;    |led_key:led_key_u|                                                                              ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|led_key:led_key_u                                                                                                                                                                                                                                                                                                                                                                       ; work         ;
;    |pcf8563_ctrl:u_pcf8563_ctrl|                                                                    ; 44 (44)           ; 28 (28)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|pcf8563_ctrl:u_pcf8563_ctrl                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;    |pcf8591:u_pcf8591|                                                                              ; 89 (68)           ; 61 (61)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|pcf8591:u_pcf8591                                                                                                                                                                                                                                                                                                                                                                       ; work         ;
;       |lpm_mult:Mult0|                                                                              ; 21 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|pcf8591:u_pcf8591|lpm_mult:Mult0                                                                                                                                                                                                                                                                                                                                                        ; work         ;
;          |multcore:mult_core|                                                                       ; 21 (21)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|pcf8591:u_pcf8591|lpm_mult:Mult0|multcore:mult_core                                                                                                                                                                                                                                                                                                                                     ; work         ;
;    |seg_led_pcf8591:u_seg_led_pcf8591|                                                              ; 570 (55)          ; 57 (57)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|seg_led_pcf8591:u_seg_led_pcf8591                                                                                                                                                                                                                                                                                                                                                       ; work         ;
;       |lpm_divide:Div0|                                                                             ; 109 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|seg_led_pcf8591:u_seg_led_pcf8591|lpm_divide:Div0                                                                                                                                                                                                                                                                                                                                       ; work         ;
;          |lpm_divide_tim:auto_generated|                                                            ; 109 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|seg_led_pcf8591:u_seg_led_pcf8591|lpm_divide:Div0|lpm_divide_tim:auto_generated                                                                                                                                                                                                                                                                                                         ; work         ;
;             |sign_div_unsign_llh:divider|                                                           ; 109 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|seg_led_pcf8591:u_seg_led_pcf8591|lpm_divide:Div0|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider                                                                                                                                                                                                                                                                             ; work         ;
;                |alt_u_div_u6f:divider|                                                              ; 109 (109)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|seg_led_pcf8591:u_seg_led_pcf8591|lpm_divide:Div0|lpm_divide_tim:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider                                                                                                                                                                                                                                                       ; work         ;
;       |lpm_divide:Div1|                                                                             ; 114 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|seg_led_pcf8591:u_seg_led_pcf8591|lpm_divide:Div1                                                                                                                                                                                                                                                                                                                                       ; work         ;
;          |lpm_divide_0jm:auto_generated|                                                            ; 114 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|seg_led_pcf8591:u_seg_led_pcf8591|lpm_divide:Div1|lpm_divide_0jm:auto_generated                                                                                                                                                                                                                                                                                                         ; work         ;
;             |sign_div_unsign_olh:divider|                                                           ; 114 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|seg_led_pcf8591:u_seg_led_pcf8591|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider                                                                                                                                                                                                                                                                             ; work         ;
;                |alt_u_div_47f:divider|                                                              ; 114 (114)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|seg_led_pcf8591:u_seg_led_pcf8591|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider                                                                                                                                                                                                                                                       ; work         ;
;       |lpm_divide:Div2|                                                                             ; 62 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|seg_led_pcf8591:u_seg_led_pcf8591|lpm_divide:Div2                                                                                                                                                                                                                                                                                                                                       ; work         ;
;          |lpm_divide_akm:auto_generated|                                                            ; 62 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|seg_led_pcf8591:u_seg_led_pcf8591|lpm_divide:Div2|lpm_divide_akm:auto_generated                                                                                                                                                                                                                                                                                                         ; work         ;
;             |sign_div_unsign_2nh:divider|                                                           ; 62 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|seg_led_pcf8591:u_seg_led_pcf8591|lpm_divide:Div2|lpm_divide_akm:auto_generated|sign_div_unsign_2nh:divider                                                                                                                                                                                                                                                                             ; work         ;
;                |alt_u_div_o9f:divider|                                                              ; 62 (62)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|seg_led_pcf8591:u_seg_led_pcf8591|lpm_divide:Div2|lpm_divide_akm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_o9f:divider                                                                                                                                                                                                                                                       ; work         ;
;       |lpm_divide:Mod0|                                                                             ; 112 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|seg_led_pcf8591:u_seg_led_pcf8591|lpm_divide:Mod0                                                                                                                                                                                                                                                                                                                                       ; work         ;
;          |lpm_divide_0bm:auto_generated|                                                            ; 112 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|seg_led_pcf8591:u_seg_led_pcf8591|lpm_divide:Mod0|lpm_divide_0bm:auto_generated                                                                                                                                                                                                                                                                                                         ; work         ;
;             |sign_div_unsign_llh:divider|                                                           ; 112 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|seg_led_pcf8591:u_seg_led_pcf8591|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider                                                                                                                                                                                                                                                                             ; work         ;
;                |alt_u_div_u6f:divider|                                                              ; 112 (112)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|seg_led_pcf8591:u_seg_led_pcf8591|lpm_divide:Mod0|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider                                                                                                                                                                                                                                                       ; work         ;
;       |lpm_divide:Mod1|                                                                             ; 80 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|seg_led_pcf8591:u_seg_led_pcf8591|lpm_divide:Mod1                                                                                                                                                                                                                                                                                                                                       ; work         ;
;          |lpm_divide_0bm:auto_generated|                                                            ; 80 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|seg_led_pcf8591:u_seg_led_pcf8591|lpm_divide:Mod1|lpm_divide_0bm:auto_generated                                                                                                                                                                                                                                                                                                         ; work         ;
;             |sign_div_unsign_llh:divider|                                                           ; 80 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|seg_led_pcf8591:u_seg_led_pcf8591|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider                                                                                                                                                                                                                                                                             ; work         ;
;                |alt_u_div_u6f:divider|                                                              ; 80 (80)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|seg_led_pcf8591:u_seg_led_pcf8591|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider                                                                                                                                                                                                                                                       ; work         ;
;       |lpm_divide:Mod2|                                                                             ; 38 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|seg_led_pcf8591:u_seg_led_pcf8591|lpm_divide:Mod2                                                                                                                                                                                                                                                                                                                                       ; work         ;
;          |lpm_divide_0bm:auto_generated|                                                            ; 38 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|seg_led_pcf8591:u_seg_led_pcf8591|lpm_divide:Mod2|lpm_divide_0bm:auto_generated                                                                                                                                                                                                                                                                                                         ; work         ;
;             |sign_div_unsign_llh:divider|                                                           ; 38 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|seg_led_pcf8591:u_seg_led_pcf8591|lpm_divide:Mod2|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider                                                                                                                                                                                                                                                                             ; work         ;
;                |alt_u_div_u6f:divider|                                                              ; 38 (38)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|seg_led_pcf8591:u_seg_led_pcf8591|lpm_divide:Mod2|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider                                                                                                                                                                                                                                                       ; work         ;
;    |sld_hub:auto_hub|                                                                               ; 122 (1)           ; 90 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                        ; altera_sld   ;
;       |alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric| ; 121 (0)           ; 90 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric                                                                                                                                                                                                                                                                            ; alt_sld_fab  ;
;          |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                      ; 121 (1)           ; 90 (5)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                                                                        ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                           ; 120 (0)           ; 85 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                                                                            ; alt_sld_fab  ;
;                |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                       ; 120 (81)          ; 85 (57)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                                                               ; work         ;
;                   |sld_rom_sr:hub_info_reg|                                                         ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                                                                       ; work         ;
;                   |sld_shadow_jsm:shadow_jsm|                                                       ; 18 (18)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                                                                     ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                 ; 1242 (2)          ; 2460 (352)   ; 90112       ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                          ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                       ; 1240 (0)          ; 2108 (0)     ; 90112       ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                                                                    ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                   ; 1240 (86)         ; 2108 (782)   ; 90112       ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                                                             ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                        ; 21 (0)            ; 58 (58)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                                                              ; work         ;
;                |lpm_decode:wdecoder|                                                                ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                                                          ; work         ;
;                   |decode_dvf:auto_generated|                                                       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                                                                ; work         ;
;                |lpm_mux:mux|                                                                        ; 19 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                                                                  ; work         ;
;                   |mux_0tc:auto_generated|                                                          ; 19 (19)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_0tc:auto_generated                                                                                                                                                                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                       ; 0 (0)             ; 0 (0)        ; 90112       ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                                                             ; work         ;
;                |altsyncram_9224:auto_generated|                                                     ; 0 (0)             ; 0 (0)        ; 90112       ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated                                                                                                                                                                                              ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                        ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                                                              ; work         ;
;             |lpm_shiftreg:status_register|                                                          ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                                                                ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                               ; 14 (14)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                                                                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                            ; 71 (71)           ; 54 (54)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                                                                  ; work         ;
;             |sld_ela_control:ela_control|                                                           ; 748 (1)           ; 930 (1)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                                                                 ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                            ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                                                         ; work         ;
;                |sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|         ; 746 (0)           ; 914 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper                                                                                                                                                                      ; work         ;
;                   |sld_ela_trigger_hvo:auto_generated|                                              ; 746 (0)           ; 914 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated                                                                                                                                   ; work         ;
;                      |sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|                     ; 746 (528)         ; 914 (1)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1                                                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_102|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_102                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_103|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_103                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_105|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_105                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_106|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_106                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_108|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_108                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_109|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_109                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_10|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_10                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_111|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_111                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_112|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_112                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_114|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_114                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_115|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_115                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_117|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_117                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_118|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_118                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_11|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_11                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_120|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_120                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_121|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_121                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_123|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_123                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_124|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_124                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_126|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_126                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_127|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_127                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_129|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_129                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_130|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_130                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_132|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_132                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_133|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_133                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_135|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_135                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_136|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_136                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_138|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_138                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_139|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_139                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_13|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_13                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_141|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_141                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_142|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_142                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_143|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_143                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_146|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_146                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_147|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_147                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_149|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_149                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_14|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_14                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_150|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_150                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_152|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_152                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_153|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_153                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_155|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_155                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_156|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_156                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_158|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_158                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_159|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_159                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_161|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_161                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_162|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_162                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_164|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_164                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_165|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_165                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_166|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_166                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_169|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_169                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_16|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_16                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_170|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_170                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_172|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_172                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_173|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_173                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_175|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_175                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_176|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_176                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_178|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_178                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_179|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_179                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_17|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_17                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_181|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_181                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_182|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_182                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_184|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_184                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_185|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_185                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_187|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_187                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_188|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_188                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_190|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_190                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_191|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_191                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_193|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_193                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_194|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_194                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_196|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_196                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_197|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_197                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_199|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_199                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_19|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_19                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_200|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_200                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_202|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_202                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_203|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_203                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_205|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_205                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_206|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_206                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_208|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_208                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_209|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_209                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_20|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_20                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_210|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_210                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_213|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_213                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_214|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_214                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_216|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_216                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_217|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_217                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_219|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_219                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_220|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_220                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_222|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_222                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_223|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_223                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_225|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_225                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_226|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_226                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_228|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_228                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_229|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_229                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_22|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_22                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_231|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_231                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_232|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_232                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_234|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_234                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_235|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_235                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_237|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_237                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_238|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_238                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_23|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_23                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_240|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_240                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_241|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_241                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_243|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_243                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_244|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_244                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_246|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_246                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_247|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_247                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_249|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_249                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_250|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_250                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_252|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_252                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_253|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_253                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_254|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_254                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_257|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_257                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_258|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_258                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_25|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_25                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_260|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_260                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_261|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_261                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_263|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_263                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_264|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_264                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_266|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_266                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_267|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_267                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_269|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_269                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_26|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_26                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_270|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_270                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_272|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_272                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_273|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_273                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_275|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_275                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_276|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_276                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_278|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_278                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_279|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_279                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_281|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_281                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_282|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_282                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_284|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_284                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_285|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_285                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_287|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_287                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_288|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_288                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_28|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_28                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_290|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_290                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_291|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_291                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_293|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_293                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_294|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_294                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_296|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_296                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_297|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_297                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_298|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_298                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_29|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_29                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_301|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_301                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_302|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_302                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_304|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_304                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_305|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_305                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_307|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_307                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_308|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_308                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_310|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_310                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_311|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_311                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_313|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_313                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_314|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_314                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_316|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_316                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_317|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_317                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_319|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_319                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_31|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_31                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_320|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_320                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_322|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_322                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_323|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_323                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_325|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_325                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_326|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_326                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_328|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_328                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_329|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_329                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_32|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_32                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_331|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_331                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_332|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_332                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_334|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_334                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_335|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_335                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_337|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_337                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_338|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_338                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_340|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_340                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_341|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_341                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_343|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_343                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_344|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_344                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_346|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_346                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_347|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_347                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_349|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_349                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_34|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_34                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_350|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_350                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_352|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_352                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_353|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_353                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_355|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_355                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_356|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_356                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_358|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_358                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_359|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_359                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_35|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_35                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_361|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_361                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_362|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_362                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_364|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_364                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_365|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_365                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_367|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_367                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_368|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_368                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_370|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_370                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_371|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_371                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_373|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_373                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_374|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_374                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_376|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_376                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_377|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_377                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_379|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_379                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_37|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_37                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_380|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_380                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_382|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_382                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_383|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_383                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_385|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_385                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_386|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_386                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_388|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_388                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_389|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_389                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_38|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_38                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_391|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_391                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_392|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_392                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_394|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_394                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_395|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_395                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_396|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_396                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_399|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_399                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_400|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_400                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_402|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_402                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_403|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_403                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_405|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_405                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_406|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_406                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_408|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_408                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_409|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_409                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_40|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_40                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_411|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_411                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_412|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_412                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_414|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_414                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_415|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_415                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_417|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_417                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_418|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_418                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_41|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_41                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_420|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_420                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_421|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_421                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_423|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_423                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_424|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_424                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_426|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_426                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_427|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_427                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_429|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_429                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_430|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_430                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_432|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_432                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_433|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_433                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_435|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_435                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_436|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_436                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_438|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_438                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_439|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_439                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_43|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_43                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_440|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_440                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_443|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_443                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_444|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_444                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_446|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_446                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_447|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_447                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_449|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_449                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_44|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_44                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_450|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_450                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_452|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_452                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_453|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_453                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_455|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_455                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_456|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_456                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_458|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_458                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_459|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_459                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_461|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_461                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_462|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_462                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_464|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_464                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_465|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_465                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_467|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_467                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_468|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_468                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_46|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_46                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_470|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_470                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_471|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_471                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_473|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_473                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_474|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_474                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_476|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_476                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_477|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_477                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_479|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_479                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_47|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_47                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_480|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_480                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_482|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_482                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_483|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_483                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_485|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_485                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_486|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_486                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_488|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_488                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_489|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_489                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_491|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_491                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_492|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_492                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_494|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_494                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_495|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_495                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_497|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_497                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_498|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_498                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_49|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_49                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_4|                                            ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_4                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_500|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_500                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_501|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_501                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_503|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_503                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_504|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_504                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_506|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_506                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_507|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_507                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_509|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_509                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_50|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_50                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_510|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_510                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_512|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_512                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_513|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_513                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_515|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_515                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_516|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_516                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_518|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_518                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_519|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_519                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_521|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_521                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_522|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_522                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_524|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_524                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_525|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_525                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_527|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_527                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_528|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_528                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_52|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_52                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_530|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_530                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_531|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_531                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_533|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_533                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_534|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_534                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_536|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_536                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_537|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_537                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_538|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_538                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_53|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_53                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_541|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_541                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_542|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_542                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_544|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_544                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_545|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_545                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_547|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_547                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_548|                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_548                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_549|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_549                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_550|                                          ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_550                                         ; work         ;
;                         |lpm_shiftreg:config_shiftreg_55|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_55                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_56|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_56                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_58|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_58                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_59|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_59                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_5|                                            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_5                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_61|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_61                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_62|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_62                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_64|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_64                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_65|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_65                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_67|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_67                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_68|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_68                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_70|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_70                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_71|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_71                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_73|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_73                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_74|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_74                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_76|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_76                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_77|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_77                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_79|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_79                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_7|                                            ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_7                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_80|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_80                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_82|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_82                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_83|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_83                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_85|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_85                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_86|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_86                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_88|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_88                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_89|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_89                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_8|                                            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_8                                           ; work         ;
;                         |lpm_shiftreg:config_shiftreg_91|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_91                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_92|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_92                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_94|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_94                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_95|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_95                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_97|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_97                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_98|                                           ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_98                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_99|                                           ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|lpm_shiftreg:config_shiftreg_99                                          ; work         ;
;                         |sld_alt_reduction:unary_100|                                               ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_alt_reduction:unary_100                                              ; work         ;
;                         |sld_alt_reduction:unary_144|                                               ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_alt_reduction:unary_144                                              ; work         ;
;                         |sld_alt_reduction:unary_167|                                               ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_alt_reduction:unary_167                                              ; work         ;
;                         |sld_alt_reduction:unary_1|                                                 ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_alt_reduction:unary_1                                                ; work         ;
;                         |sld_alt_reduction:unary_211|                                               ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_alt_reduction:unary_211                                              ; work         ;
;                         |sld_alt_reduction:unary_255|                                               ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_alt_reduction:unary_255                                              ; work         ;
;                         |sld_alt_reduction:unary_299|                                               ; 36 (36)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_alt_reduction:unary_299                                              ; work         ;
;                         |sld_alt_reduction:unary_2|                                                 ; 36 (36)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_alt_reduction:unary_2                                                ; work         ;
;                         |sld_alt_reduction:unary_397|                                               ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_alt_reduction:unary_397                                              ; work         ;
;                         |sld_alt_reduction:unary_441|                                               ; 36 (36)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_alt_reduction:unary_441                                              ; work         ;
;                         |sld_alt_reduction:unary_539|                                               ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_alt_reduction:unary_539                                              ; work         ;
;                         |sld_mbpmg:mbpm_101|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_101                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_101|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_104|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_104                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_104|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_107|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_107                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_107|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_110|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_110                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_110|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_113|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_113                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_113|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_116|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_116                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_116|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_119|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_119                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_119|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_122|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_122                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_122|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_125|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_125                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_125|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_128|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_128                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_128|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_12|                                                         ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_12                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_12|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_131|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_131                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_131|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_134|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_134                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_134|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_137|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_137                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_137|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_140|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_140                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_140|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_145|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_145                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_145|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_148|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_148                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_148|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_151|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_151                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_151|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_154|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_154                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_154|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_157|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_157                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_157|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_15|                                                         ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_15                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_15|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_160|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_160                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_160|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_163|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_163                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_163|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_168|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_168                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_168|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_171|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_171                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_171|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_174|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_174                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_174|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_177|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_177                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_177|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_180|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_180                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_180|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_183|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_183                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_183|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_186|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_186                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_186|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_189|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_189                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_189|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_18|                                                         ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_18                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_18|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_192|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_192                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_192|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_195|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_195                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_195|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_198|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_198                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_198|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_201|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_201                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_201|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_204|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_204                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_204|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_207|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_207                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_207|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_212|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_212                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_212|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_215|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_215                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_215|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_218|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_218                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_218|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_21|                                                         ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_21                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_21|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_221|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_221                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_221|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_224|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_224                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_224|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_227|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_227                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_227|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_230|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_230                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_230|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_233|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_233                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_233|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_236|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_236                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_236|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_239|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_239                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_239|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_242|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_242                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_242|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_245|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_245                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_245|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_248|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_248                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_248|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_24|                                                         ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_24                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_24|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_251|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_251                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_251|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_256|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_256                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_256|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_259|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_259                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_259|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_262|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_262                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_262|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_265|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_265                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_265|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_268|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_268                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_268|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_271|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_271                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_271|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_274|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_274                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_274|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_277|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_277                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_277|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_27|                                                         ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_27                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_27|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_280|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_280                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_280|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_283|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_283                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_283|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_286|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_286                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_286|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_289|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_289                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_289|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_292|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_292                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_292|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_295|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_295                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_295|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_300|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_300                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_300|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_303|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_303                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_303|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_306|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_306                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_306|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_309|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_309                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_309|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_30|                                                         ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_30                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_30|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_312|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_312                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_312|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_315|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_315                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_315|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_318|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_318                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_318|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_321|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_321                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_321|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_324|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_324                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_324|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_327|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_327                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_327|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_330|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_330                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_330|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_333|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_333                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_333|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_336|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_336                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_336|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_339|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_339                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_339|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_33|                                                         ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_33                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_33|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_342|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_342                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_342|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_345|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_345                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_345|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_348|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_348                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_348|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_351|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_351                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_351|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_354|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_354                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_354|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_357|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_357                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_357|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_360|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_360                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_360|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_363|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_363                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_363|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_366|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_366                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_366|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_369|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_369                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_369|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_36|                                                         ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_36                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_36|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_372|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_372                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_372|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_375|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_375                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_375|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_378|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_378                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_378|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_381|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_381                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_381|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_384|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_384                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_384|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_387|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_387                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_387|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_390|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_390                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_390|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_393|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_393                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_393|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_398|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_398                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_398|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_39|                                                         ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_39                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_39|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_3|                                                          ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_3                                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_3|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; work         ;
;                         |sld_mbpmg:mbpm_401|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_401                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_401|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_404|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_404                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_404|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_407|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_407                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_407|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_410|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_410                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_410|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_413|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_413                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_413|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_416|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_416                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_416|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_419|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_419                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_419|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_422|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_422                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_422|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_425|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_425                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_425|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_428|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_428                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_428|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_42|                                                         ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_42                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_42|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_431|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_431                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_431|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_434|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_434                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_434|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_437|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_437                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_437|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_442|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_442                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_442|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_445|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_445                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_445|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_448|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_448                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_448|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_451|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_451                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_451|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_454|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_454                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_454|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_457|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_457                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_457|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_45|                                                         ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_45                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_45|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_460|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_460                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_460|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_463|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_463                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_463|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_466|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_466                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_466|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_469|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_469                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_469|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_472|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_472                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_472|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_475|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_475                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_475|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_478|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_478                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_478|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_481|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_481                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_481|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_484|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_484                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_484|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_487|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_487                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_487|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_48|                                                         ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_48                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_48|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_490|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_490                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_490|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_493|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_493                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_493|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_496|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_496                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_496|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_499|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_499                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_499|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_502|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_502                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_502|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_505|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_505                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_505|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_508|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_508                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_508|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_511|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_511                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_511|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_514|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_514                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_514|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_517|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_517                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_517|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_51|                                                         ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_51                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_51|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_520|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_520                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_520|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_523|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_523                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_523|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_526|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_526                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_526|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_529|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_529                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_529|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_532|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_532                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_532|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_535|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_535                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_535|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_540|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_540                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_540|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_543|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_543                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_543|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_546|                                                        ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_546                                                       ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_546|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; work         ;
;                         |sld_mbpmg:mbpm_54|                                                         ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_54                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_54|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_57|                                                         ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_57                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_57|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_60|                                                         ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_60                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_60|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_63|                                                         ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_63                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_63|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_66|                                                         ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_66                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_66|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_69|                                                         ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_69                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_69|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_6|                                                          ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_6                                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_6|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; work         ;
;                         |sld_mbpmg:mbpm_72|                                                         ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_72                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_72|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_75|                                                         ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_75                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_75|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_78|                                                         ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_78                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_78|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_81|                                                         ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_81                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_81|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_84|                                                         ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_84                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_84|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_87|                                                         ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_87                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_87|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_90|                                                         ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_90                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_90|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_93|                                                         ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_93                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_93|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_96|                                                         ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_96                                                        ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_96|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                         |sld_mbpmg:mbpm_9|                                                          ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_9                                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1|sld_mbpmg:mbpm_9|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                      ; 1 (1)             ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                                                                   ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                         ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                                                           ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|      ; 253 (10)          ; 237 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                                                            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                          ; 10 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                                                                  ; work         ;
;                   |cntr_5ji:auto_generated|                                                         ; 10 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_5ji:auto_generated                                                                                                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                   ; 9 (0)             ; 9 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                                                           ; work         ;
;                   |cntr_h6j:auto_generated|                                                         ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_h6j:auto_generated                                                                                                                                   ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                         ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                                                                 ; work         ;
;                   |cntr_9hi:auto_generated|                                                         ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_9hi:auto_generated                                                                                                                         ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                            ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                                                                    ; work         ;
;                   |cntr_23j:auto_generated|                                                         ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                                                                            ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                   ; 19 (19)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                                                           ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                    ; 176 (176)         ; 176 (176)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                                                            ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                 ; 19 (19)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                                                         ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                 ; 30 (30)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                                                                       ; work         ;
;    |uart_IGBT:u_uart_IGBT|                                                                          ; 481 (481)         ; 348 (348)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|uart_IGBT:u_uart_IGBT                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;    |uart_recv:u_uart_recv|                                                                          ; 65 (65)           ; 40 (40)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|uart_recv:u_uart_recv                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;    |uart_send:u_uart_send|                                                                          ; 52 (52)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dev_board_top|uart_send:u_uart_send                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
+-----------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|ALTSYNCRAM                                                                                                ; AUTO ; Simple Dual Port ; 64           ; 14           ; 64           ; 14           ; 896   ; None ;
; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|ALTSYNCRAM                                                                                                ; AUTO ; Simple Dual Port ; 64           ; 14           ; 64           ; 14           ; 896   ; None ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_9224:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 512          ; 176          ; 512          ; 176          ; 90112 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                                                               ; IP Include File      ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
; Altera ; ALTPLL       ; 15.0    ; N/A          ; N/A          ; |dev_board_top|PLL:PLL_CLK                                                                                                                                                                                                                                                                                                    ; ../rtl/AD9248/PLL.v  ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |dev_board_top|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric                                                                                                                                                                                                   ;                      ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |dev_board_top|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                               ;                      ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |dev_board_top|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit                                                                                                                     ;                      ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |dev_board_top|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                   ;                      ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |dev_board_top|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter                                                                                                                     ;                      ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_hvo:auto_generated|sld_reserved_dev_board_auto_signaltap_0_1_c46b:mgl_prim1 ;                      ;
; Altera ; FIFO         ; 13.0    ; N/A          ; N/A          ; |dev_board_top|FIFO:u_CHA_FIFO                                                                                                                                                                                                                                                                                                ; ../rtl/AD9248/FIFO.v ;
; Altera ; FIFO         ; 13.0    ; N/A          ; N/A          ; |dev_board_top|FIFO:u_CHB_FIFO                                                                                                                                                                                                                                                                                                ; ../rtl/AD9248/FIFO.v ;
; Altera ; ALTDDIO_IN   ; 13.0    ; N/A          ; N/A          ; |dev_board_top|DDIO:u_DDIO                                                                                                                                                                                                                                                                                                    ; ../rtl/AD9248/DDIO.v ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |dev_board_top|i2c_dri_pcf8591:u_i2c_dri_pcf8591|cur_state                                                                                                                         ;
+----------------------+-------------------+----------------------+----------------------+----------------------+--------------------+---------------------+---------------------+-------------------+
; Name                 ; cur_state.st_stop ; cur_state.st_data_rd ; cur_state.st_addr_rd ; cur_state.st_data_wr ; cur_state.st_addr8 ; cur_state.st_addr16 ; cur_state.st_sladdr ; cur_state.st_idle ;
+----------------------+-------------------+----------------------+----------------------+----------------------+--------------------+---------------------+---------------------+-------------------+
; cur_state.st_idle    ; 0                 ; 0                    ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                 ;
; cur_state.st_sladdr  ; 0                 ; 0                    ; 0                    ; 0                    ; 0                  ; 0                   ; 1                   ; 1                 ;
; cur_state.st_addr16  ; 0                 ; 0                    ; 0                    ; 0                    ; 0                  ; 1                   ; 0                   ; 1                 ;
; cur_state.st_addr8   ; 0                 ; 0                    ; 0                    ; 0                    ; 1                  ; 0                   ; 0                   ; 1                 ;
; cur_state.st_data_wr ; 0                 ; 0                    ; 0                    ; 1                    ; 0                  ; 0                   ; 0                   ; 1                 ;
; cur_state.st_addr_rd ; 0                 ; 0                    ; 1                    ; 0                    ; 0                  ; 0                   ; 0                   ; 1                 ;
; cur_state.st_data_rd ; 0                 ; 1                    ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 1                 ;
; cur_state.st_stop    ; 1                 ; 0                    ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 1                 ;
+----------------------+-------------------+----------------------+----------------------+----------------------+--------------------+---------------------+---------------------+-------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |dev_board_top|i2c_dri:u_i2c_dri|cur_state                                                                                                                                         ;
+----------------------+-------------------+----------------------+----------------------+----------------------+--------------------+---------------------+---------------------+-------------------+
; Name                 ; cur_state.st_stop ; cur_state.st_data_rd ; cur_state.st_addr_rd ; cur_state.st_data_wr ; cur_state.st_addr8 ; cur_state.st_addr16 ; cur_state.st_sladdr ; cur_state.st_idle ;
+----------------------+-------------------+----------------------+----------------------+----------------------+--------------------+---------------------+---------------------+-------------------+
; cur_state.st_idle    ; 0                 ; 0                    ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                 ;
; cur_state.st_sladdr  ; 0                 ; 0                    ; 0                    ; 0                    ; 0                  ; 0                   ; 1                   ; 1                 ;
; cur_state.st_addr16  ; 0                 ; 0                    ; 0                    ; 0                    ; 0                  ; 1                   ; 0                   ; 1                 ;
; cur_state.st_addr8   ; 0                 ; 0                    ; 0                    ; 0                    ; 1                  ; 0                   ; 0                   ; 1                 ;
; cur_state.st_data_wr ; 0                 ; 0                    ; 0                    ; 1                    ; 0                  ; 0                   ; 0                   ; 1                 ;
; cur_state.st_addr_rd ; 0                 ; 0                    ; 1                    ; 0                    ; 0                  ; 0                   ; 0                   ; 1                 ;
; cur_state.st_data_rd ; 0                 ; 1                    ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 1                 ;
; cur_state.st_stop    ; 1                 ; 0                    ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 1                 ;
+----------------------+-------------------+----------------------+----------------------+----------------------+--------------------+---------------------+---------------------+-------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                            ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_h[0]   ; no                                                               ; yes                                        ;
; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_h[10]  ; no                                                               ; yes                                        ;
; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_h[11]  ; no                                                               ; yes                                        ;
; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_h[12]  ; no                                                               ; yes                                        ;
; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_h[13]  ; no                                                               ; yes                                        ;
; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_h[1]   ; no                                                               ; yes                                        ;
; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_h[2]   ; no                                                               ; yes                                        ;
; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_h[3]   ; no                                                               ; yes                                        ;
; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_h[4]   ; no                                                               ; yes                                        ;
; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_h[5]   ; no                                                               ; yes                                        ;
; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_h[6]   ; no                                                               ; yes                                        ;
; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_h[7]   ; no                                                               ; yes                                        ;
; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_h[8]   ; no                                                               ; yes                                        ;
; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_h[9]   ; no                                                               ; yes                                        ;
; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_latch_l[13] ; no                                                               ; yes                                        ;
; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_latch_l[0]  ; no                                                               ; yes                                        ;
; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_latch_l[1]  ; no                                                               ; yes                                        ;
; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_latch_l[2]  ; no                                                               ; yes                                        ;
; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_latch_l[3]  ; no                                                               ; yes                                        ;
; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_latch_l[4]  ; no                                                               ; yes                                        ;
; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_latch_l[5]  ; no                                                               ; yes                                        ;
; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_latch_l[6]  ; no                                                               ; yes                                        ;
; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_latch_l[7]  ; no                                                               ; yes                                        ;
; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_latch_l[8]  ; no                                                               ; yes                                        ;
; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_latch_l[9]  ; no                                                               ; yes                                        ;
; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_latch_l[10] ; no                                                               ; yes                                        ;
; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_latch_l[11] ; no                                                               ; yes                                        ;
; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_latch_l[12] ; no                                                               ; yes                                        ;
; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[13]  ; no                                                               ; yes                                        ;
; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[0]   ; no                                                               ; yes                                        ;
; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[1]   ; no                                                               ; yes                                        ;
; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[2]   ; no                                                               ; yes                                        ;
; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[3]   ; no                                                               ; yes                                        ;
; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[4]   ; no                                                               ; yes                                        ;
; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[5]   ; no                                                               ; yes                                        ;
; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[6]   ; no                                                               ; yes                                        ;
; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[7]   ; no                                                               ; yes                                        ;
; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[8]   ; no                                                               ; yes                                        ;
; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[9]   ; no                                                               ; yes                                        ;
; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[10]  ; no                                                               ; yes                                        ;
; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[11]  ; no                                                               ; yes                                        ;
; DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated|input_cell_l[12]  ; no                                                               ; yes                                        ;
+------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                           ;
+-----------------------------------------------------+--------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal            ; Free of Timing Hazards ;
+-----------------------------------------------------+--------------------------------+------------------------+
; uart_IGBT:u_uart_IGBT|Voltage_cap_set_1[6]          ; uart_IGBT:u_uart_IGBT|Decoder0 ; yes                    ;
; uart_IGBT:u_uart_IGBT|Voltage_cap_set_1[5]          ; uart_IGBT:u_uart_IGBT|Decoder0 ; yes                    ;
; uart_IGBT:u_uart_IGBT|Voltage_cap_set_1[4]          ; uart_IGBT:u_uart_IGBT|Decoder0 ; yes                    ;
; uart_IGBT:u_uart_IGBT|Voltage_cap_set_1[3]          ; uart_IGBT:u_uart_IGBT|Decoder0 ; yes                    ;
; uart_IGBT:u_uart_IGBT|Voltage_cap_set_1[2]          ; uart_IGBT:u_uart_IGBT|Decoder0 ; yes                    ;
; uart_IGBT:u_uart_IGBT|Voltage_cap_set_1[1]          ; uart_IGBT:u_uart_IGBT|Decoder0 ; yes                    ;
; uart_IGBT:u_uart_IGBT|Voltage_cap_set_1[0]          ; uart_IGBT:u_uart_IGBT|Decoder0 ; yes                    ;
; uart_IGBT:u_uart_IGBT|Voltage_cap_set_1[7]          ; uart_IGBT:u_uart_IGBT|Decoder0 ; yes                    ;
; uart_IGBT:u_uart_IGBT|Voltage_cap_set_2[7]          ; uart_IGBT:u_uart_IGBT|Decoder0 ; yes                    ;
; uart_IGBT:u_uart_IGBT|Voltage_cap_set_2[6]          ; uart_IGBT:u_uart_IGBT|Decoder0 ; yes                    ;
; uart_IGBT:u_uart_IGBT|Voltage_cap_set_2[5]          ; uart_IGBT:u_uart_IGBT|Decoder0 ; yes                    ;
; uart_IGBT:u_uart_IGBT|Voltage_cap_set_2[4]          ; uart_IGBT:u_uart_IGBT|Decoder0 ; yes                    ;
; uart_IGBT:u_uart_IGBT|Voltage_cap_set_2[3]          ; uart_IGBT:u_uart_IGBT|Decoder0 ; yes                    ;
; uart_IGBT:u_uart_IGBT|Voltage_cap_set_2[2]          ; uart_IGBT:u_uart_IGBT|Decoder0 ; yes                    ;
; uart_IGBT:u_uart_IGBT|Voltage_cap_set_2[1]          ; uart_IGBT:u_uart_IGBT|Decoder0 ; yes                    ;
; uart_IGBT:u_uart_IGBT|Voltage_cap_set_2[0]          ; uart_IGBT:u_uart_IGBT|Decoder0 ; yes                    ;
; Number of user-specified and inferred latches = 16  ;                                ;                        ;
+-----------------------------------------------------+--------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                          ; Reason for Removal                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; pcf8591:u_pcf8591|num_pcf859[12..19]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; pcf8591:u_pcf8591|i2c_addr_pcf8591[1..5,7..15]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; pcf8563_ctrl:u_pcf8563_ctrl|i2c_addr[4..15]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; pcf8563_ctrl:u_pcf8563_ctrl|i2c_data_w[1,6,7]                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; adc_IGBT:adc_IGBT_u|adc_value_cap_1[0]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; adc_IGBT:adc_IGBT_u|adc_value_cap_2[0]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; adc_IGBT:adc_IGBT_u|adc_value_cap_1_temp[0]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; adc_IGBT:adc_IGBT_u|adc_value_cap_2_temp[0]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; i2c_dri_pcf8591:u_i2c_dri_pcf8591|addr_t[1..5,7..15]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; i2c_dri:u_i2c_dri|addr_t[4..15]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; i2c_dri:u_i2c_dri|data_wr_t[1,6,7]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; pcf8591:u_pcf8591|i2c_addr_pcf8591[0]                                                                                                                                                  ; Merged with pcf8591:u_pcf8591|i2c_addr_pcf8591[6]                                                                                                                                                  ;
; adc_filter:adc_filter_u2|cnt[0]                                                                                                                                                        ; Merged with adc_filter:adc_filter_u1|cnt[0]                                                                                                                                                        ;
; adc_filter:adc_filter_u2|cnt[1]                                                                                                                                                        ; Merged with adc_filter:adc_filter_u1|cnt[1]                                                                                                                                                        ;
; adc_filter:adc_filter_u2|cnt[2]                                                                                                                                                        ; Merged with adc_filter:adc_filter_u1|cnt[2]                                                                                                                                                        ;
; adc_filter:adc_filter_u2|cnt[3]                                                                                                                                                        ; Merged with adc_filter:adc_filter_u1|cnt[3]                                                                                                                                                        ;
; adc_filter:adc_filter_u2|cnt[4]                                                                                                                                                        ; Merged with adc_filter:adc_filter_u1|cnt[4]                                                                                                                                                        ;
; adc_filter:adc_filter_u2|cnt[5]                                                                                                                                                        ; Merged with adc_filter:adc_filter_u1|cnt[5]                                                                                                                                                        ;
; adc_filter:adc_filter_u2|cnt[6]                                                                                                                                                        ; Merged with adc_filter:adc_filter_u1|cnt[6]                                                                                                                                                        ;
; i2c_dri_pcf8591:u_i2c_dri_pcf8591|clk_cnt[9]                                                                                                                                           ; Merged with i2c_dri:u_i2c_dri|clk_cnt[9]                                                                                                                                                           ;
; i2c_dri_pcf8591:u_i2c_dri_pcf8591|clk_cnt[8]                                                                                                                                           ; Merged with i2c_dri:u_i2c_dri|clk_cnt[8]                                                                                                                                                           ;
; i2c_dri_pcf8591:u_i2c_dri_pcf8591|clk_cnt[7]                                                                                                                                           ; Merged with i2c_dri:u_i2c_dri|clk_cnt[7]                                                                                                                                                           ;
; i2c_dri_pcf8591:u_i2c_dri_pcf8591|clk_cnt[6]                                                                                                                                           ; Merged with i2c_dri:u_i2c_dri|clk_cnt[6]                                                                                                                                                           ;
; i2c_dri_pcf8591:u_i2c_dri_pcf8591|clk_cnt[5]                                                                                                                                           ; Merged with i2c_dri:u_i2c_dri|clk_cnt[5]                                                                                                                                                           ;
; i2c_dri_pcf8591:u_i2c_dri_pcf8591|clk_cnt[4]                                                                                                                                           ; Merged with i2c_dri:u_i2c_dri|clk_cnt[4]                                                                                                                                                           ;
; i2c_dri_pcf8591:u_i2c_dri_pcf8591|clk_cnt[3]                                                                                                                                           ; Merged with i2c_dri:u_i2c_dri|clk_cnt[3]                                                                                                                                                           ;
; i2c_dri_pcf8591:u_i2c_dri_pcf8591|clk_cnt[2]                                                                                                                                           ; Merged with i2c_dri:u_i2c_dri|clk_cnt[2]                                                                                                                                                           ;
; i2c_dri_pcf8591:u_i2c_dri_pcf8591|clk_cnt[1]                                                                                                                                           ; Merged with i2c_dri:u_i2c_dri|clk_cnt[1]                                                                                                                                                           ;
; i2c_dri_pcf8591:u_i2c_dri_pcf8591|clk_cnt[0]                                                                                                                                           ; Merged with i2c_dri:u_i2c_dri|clk_cnt[0]                                                                                                                                                           ;
; uart_IGBT:u_uart_IGBT|tx_data_cnt[6,7]                                                                                                                                                 ; Merged with uart_IGBT:u_uart_IGBT|tx_data_cnt[5]                                                                                                                                                   ;
; i2c_dri_pcf8591:u_i2c_dri_pcf8591|addr_t[6]                                                                                                                                            ; Merged with i2c_dri_pcf8591:u_i2c_dri_pcf8591|addr_t[0]                                                                                                                                            ;
; uart_IGBT:u_uart_IGBT|tx_data_cnt[5]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; seg_led_pcf8591:u_seg_led_pcf8591|num_pcf8591[16,18,20,22]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; seg_led_pcf8591:u_seg_led_pcf8591|num_pcf8591[17]                                                                                                                                      ; Merged with seg_led_pcf8591:u_seg_led_pcf8591|num_pcf8591[19]                                                                                                                                      ;
; seg_led_pcf8591:u_seg_led_pcf8591|num_pcf8591[19]                                                                                                                                      ; Merged with seg_led_pcf8591:u_seg_led_pcf8591|num_pcf8591[21]                                                                                                                                      ;
; seg_led_pcf8591:u_seg_led_pcf8591|num_pcf8591[21]                                                                                                                                      ; Merged with seg_led_pcf8591:u_seg_led_pcf8591|num_pcf8591[23]                                                                                                                                      ;
; pcf8591:u_pcf8591|flow_cnt[3]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; uart_IGBT:u_uart_IGBT|rxdata_buff_0[4,6]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; uart_IGBT:u_uart_IGBT|rxdata_buff_1[0,2]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; uart_IGBT:u_uart_IGBT|txdata_buff_0[4,6]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; uart_IGBT:u_uart_IGBT|txdata_buff_1[0,2]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; uart_IGBT:u_uart_IGBT|txdata_buff_0[1..3,5,7]                                                                                                                                          ; Merged with uart_IGBT:u_uart_IGBT|txdata_buff_0[0]                                                                                                                                                 ;
; uart_IGBT:u_uart_IGBT|txdata_buff_1[3..7]                                                                                                                                              ; Merged with uart_IGBT:u_uart_IGBT|txdata_buff_1[1]                                                                                                                                                 ;
; uart_IGBT:u_uart_IGBT|rxdata_buff_0[1..3,5,7]                                                                                                                                          ; Merged with uart_IGBT:u_uart_IGBT|rxdata_buff_0[0]                                                                                                                                                 ;
; uart_IGBT:u_uart_IGBT|rxdata_buff_1[3..7]                                                                                                                                              ; Merged with uart_IGBT:u_uart_IGBT|rxdata_buff_1[1]                                                                                                                                                 ;
; i2c_dri:u_i2c_dri|cur_state.st_addr16                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; i2c_dri_pcf8591:u_i2c_dri_pcf8591|cur_state.st_addr16                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; adc_filter:adc_filter_u1|sum_temp[31]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; adc_filter:adc_filter_u1|sum_temp1[31]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; adc_filter:adc_filter_u2|sum_temp[31]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; adc_filter:adc_filter_u2|sum_temp1[31]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; seg_led_pcf8591:u_seg_led_pcf8591|num_pcf8591[15]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Total Number of Removed Registers = 135                                                                                                                                                ;                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena                                                      ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[0] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[1] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[2] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[3] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[4] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[5] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[6] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[7] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[8] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[0]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[1]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[2]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[3]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[4]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[5]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[6]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[7]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[8]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13..15]                       ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Total Number of Removed Registers = 22                                                                                                                                                 ;                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; pcf8591:u_pcf8591|num_pcf859[19]                                                                                                                             ; Stuck at GND              ; seg_led_pcf8591:u_seg_led_pcf8591|num_pcf8591[18],                                                                                                            ;
;                                                                                                                                                              ; due to stuck port data_in ; seg_led_pcf8591:u_seg_led_pcf8591|num_pcf8591[16],                                                                                                            ;
;                                                                                                                                                              ;                           ; seg_led_pcf8591:u_seg_led_pcf8591|num_pcf8591[15]                                                                                                             ;
; pcf8591:u_pcf8591|i2c_addr_pcf8591[15]                                                                                                                       ; Stuck at GND              ; i2c_dri_pcf8591:u_i2c_dri_pcf8591|addr_t[15]                                                                                                                  ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                               ;
; pcf8591:u_pcf8591|i2c_addr_pcf8591[14]                                                                                                                       ; Stuck at GND              ; i2c_dri_pcf8591:u_i2c_dri_pcf8591|addr_t[14]                                                                                                                  ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                               ;
; pcf8591:u_pcf8591|i2c_addr_pcf8591[13]                                                                                                                       ; Stuck at GND              ; i2c_dri_pcf8591:u_i2c_dri_pcf8591|addr_t[13]                                                                                                                  ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                               ;
; pcf8591:u_pcf8591|i2c_addr_pcf8591[12]                                                                                                                       ; Stuck at GND              ; i2c_dri_pcf8591:u_i2c_dri_pcf8591|addr_t[12]                                                                                                                  ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                               ;
; pcf8591:u_pcf8591|i2c_addr_pcf8591[11]                                                                                                                       ; Stuck at GND              ; i2c_dri_pcf8591:u_i2c_dri_pcf8591|addr_t[11]                                                                                                                  ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                               ;
; pcf8591:u_pcf8591|i2c_addr_pcf8591[10]                                                                                                                       ; Stuck at GND              ; i2c_dri_pcf8591:u_i2c_dri_pcf8591|addr_t[10]                                                                                                                  ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                               ;
; pcf8591:u_pcf8591|i2c_addr_pcf8591[9]                                                                                                                        ; Stuck at GND              ; i2c_dri_pcf8591:u_i2c_dri_pcf8591|addr_t[9]                                                                                                                   ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                               ;
; pcf8591:u_pcf8591|i2c_addr_pcf8591[8]                                                                                                                        ; Stuck at GND              ; i2c_dri_pcf8591:u_i2c_dri_pcf8591|addr_t[8]                                                                                                                   ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                               ;
; pcf8591:u_pcf8591|i2c_addr_pcf8591[7]                                                                                                                        ; Stuck at GND              ; i2c_dri_pcf8591:u_i2c_dri_pcf8591|addr_t[7]                                                                                                                   ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                               ;
; pcf8591:u_pcf8591|i2c_addr_pcf8591[5]                                                                                                                        ; Stuck at GND              ; i2c_dri_pcf8591:u_i2c_dri_pcf8591|addr_t[5]                                                                                                                   ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                               ;
; pcf8591:u_pcf8591|i2c_addr_pcf8591[4]                                                                                                                        ; Stuck at GND              ; i2c_dri_pcf8591:u_i2c_dri_pcf8591|addr_t[4]                                                                                                                   ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                               ;
; pcf8591:u_pcf8591|i2c_addr_pcf8591[3]                                                                                                                        ; Stuck at GND              ; i2c_dri_pcf8591:u_i2c_dri_pcf8591|addr_t[3]                                                                                                                   ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                               ;
; pcf8591:u_pcf8591|i2c_addr_pcf8591[2]                                                                                                                        ; Stuck at GND              ; i2c_dri_pcf8591:u_i2c_dri_pcf8591|addr_t[2]                                                                                                                   ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                               ;
; pcf8591:u_pcf8591|i2c_addr_pcf8591[1]                                                                                                                        ; Stuck at GND              ; i2c_dri_pcf8591:u_i2c_dri_pcf8591|addr_t[1]                                                                                                                   ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                               ;
; pcf8563_ctrl:u_pcf8563_ctrl|i2c_addr[15]                                                                                                                     ; Stuck at GND              ; i2c_dri:u_i2c_dri|addr_t[15]                                                                                                                                  ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                               ;
; pcf8563_ctrl:u_pcf8563_ctrl|i2c_addr[14]                                                                                                                     ; Stuck at GND              ; i2c_dri:u_i2c_dri|addr_t[14]                                                                                                                                  ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                               ;
; pcf8563_ctrl:u_pcf8563_ctrl|i2c_addr[13]                                                                                                                     ; Stuck at GND              ; i2c_dri:u_i2c_dri|addr_t[13]                                                                                                                                  ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                               ;
; pcf8563_ctrl:u_pcf8563_ctrl|i2c_addr[12]                                                                                                                     ; Stuck at GND              ; i2c_dri:u_i2c_dri|addr_t[12]                                                                                                                                  ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                               ;
; pcf8563_ctrl:u_pcf8563_ctrl|i2c_addr[11]                                                                                                                     ; Stuck at GND              ; i2c_dri:u_i2c_dri|addr_t[11]                                                                                                                                  ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                               ;
; pcf8563_ctrl:u_pcf8563_ctrl|i2c_addr[10]                                                                                                                     ; Stuck at GND              ; i2c_dri:u_i2c_dri|addr_t[10]                                                                                                                                  ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                               ;
; pcf8563_ctrl:u_pcf8563_ctrl|i2c_addr[9]                                                                                                                      ; Stuck at GND              ; i2c_dri:u_i2c_dri|addr_t[9]                                                                                                                                   ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                               ;
; pcf8563_ctrl:u_pcf8563_ctrl|i2c_addr[8]                                                                                                                      ; Stuck at GND              ; i2c_dri:u_i2c_dri|addr_t[8]                                                                                                                                   ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                               ;
; pcf8563_ctrl:u_pcf8563_ctrl|i2c_addr[7]                                                                                                                      ; Stuck at GND              ; i2c_dri:u_i2c_dri|addr_t[7]                                                                                                                                   ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                               ;
; pcf8563_ctrl:u_pcf8563_ctrl|i2c_addr[6]                                                                                                                      ; Stuck at GND              ; i2c_dri:u_i2c_dri|addr_t[6]                                                                                                                                   ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                               ;
; pcf8563_ctrl:u_pcf8563_ctrl|i2c_addr[5]                                                                                                                      ; Stuck at GND              ; i2c_dri:u_i2c_dri|addr_t[5]                                                                                                                                   ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                               ;
; pcf8563_ctrl:u_pcf8563_ctrl|i2c_addr[4]                                                                                                                      ; Stuck at GND              ; i2c_dri:u_i2c_dri|addr_t[4]                                                                                                                                   ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                               ;
; pcf8563_ctrl:u_pcf8563_ctrl|i2c_data_w[7]                                                                                                                    ; Stuck at GND              ; i2c_dri:u_i2c_dri|data_wr_t[7]                                                                                                                                ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                               ;
; pcf8563_ctrl:u_pcf8563_ctrl|i2c_data_w[6]                                                                                                                    ; Stuck at GND              ; i2c_dri:u_i2c_dri|data_wr_t[6]                                                                                                                                ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                               ;
; pcf8563_ctrl:u_pcf8563_ctrl|i2c_data_w[1]                                                                                                                    ; Stuck at GND              ; i2c_dri:u_i2c_dri|data_wr_t[1]                                                                                                                                ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                               ;
; adc_IGBT:adc_IGBT_u|adc_value_cap_1[0]                                                                                                                       ; Stuck at GND              ; adc_IGBT:adc_IGBT_u|adc_value_cap_1_temp[0]                                                                                                                   ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                               ;
; adc_IGBT:adc_IGBT_u|adc_value_cap_2[0]                                                                                                                       ; Stuck at GND              ; adc_IGBT:adc_IGBT_u|adc_value_cap_2_temp[0]                                                                                                                   ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                               ;
; uart_IGBT:u_uart_IGBT|rxdata_buff_0[6]                                                                                                                       ; Stuck at GND              ; uart_IGBT:u_uart_IGBT|txdata_buff_0[6]                                                                                                                        ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                               ;
; uart_IGBT:u_uart_IGBT|rxdata_buff_0[4]                                                                                                                       ; Stuck at GND              ; uart_IGBT:u_uart_IGBT|txdata_buff_0[4]                                                                                                                        ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                               ;
; uart_IGBT:u_uart_IGBT|rxdata_buff_1[2]                                                                                                                       ; Stuck at GND              ; uart_IGBT:u_uart_IGBT|txdata_buff_1[2]                                                                                                                        ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                               ;
; uart_IGBT:u_uart_IGBT|rxdata_buff_1[0]                                                                                                                       ; Stuck at GND              ; uart_IGBT:u_uart_IGBT|txdata_buff_1[0]                                                                                                                        ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                               ;
; adc_filter:adc_filter_u1|sum_temp[31]                                                                                                                        ; Stuck at GND              ; adc_filter:adc_filter_u1|sum_temp1[31]                                                                                                                        ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                               ;
; adc_filter:adc_filter_u2|sum_temp[31]                                                                                                                        ; Stuck at GND              ; adc_filter:adc_filter_u2|sum_temp1[31]                                                                                                                        ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                               ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[15] ; Stuck at GND              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[14], ;
;                                                                                                                                                              ; due to stuck port data_in ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13]  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 4001  ;
; Number of registers using Synchronous Clear  ; 367   ;
; Number of registers using Synchronous Load   ; 169   ;
; Number of registers using Asynchronous Clear ; 1877  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1847  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                        ; Fan out ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; key_led_association:key_led_association_u|cnt_led[9]                                                                                                                                                                                                     ; 3       ;
; key_led_association:key_led_association_u|cnt_led[10]                                                                                                                                                                                                    ; 3       ;
; key_led_association:key_led_association_u|cnt_led[0]                                                                                                                                                                                                     ; 2       ;
; key_led_association:key_led_association_u|cnt_led[1]                                                                                                                                                                                                     ; 2       ;
; key_led_association:key_led_association_u|cnt_led[2]                                                                                                                                                                                                     ; 2       ;
; key_led_association:key_led_association_u|cnt_led[3]                                                                                                                                                                                                     ; 2       ;
; key_led_association:key_led_association_u|cnt_led[4]                                                                                                                                                                                                     ; 2       ;
; key_led_association:key_led_association_u|cnt_led[5]                                                                                                                                                                                                     ; 2       ;
; key_led_association:key_led_association_u|cnt_led[6]                                                                                                                                                                                                     ; 2       ;
; key_led_association:key_led_association_u|cnt_led[19]                                                                                                                                                                                                    ; 3       ;
; key_led_association:key_led_association_u|cnt_led[20]                                                                                                                                                                                                    ; 3       ;
; key_led_association:key_led_association_u|cnt_led[23]                                                                                                                                                                                                    ; 3       ;
; key_led_association:key_led_association_u|cnt_led[12]                                                                                                                                                                                                    ; 3       ;
; key_led_association:key_led_association_u|cnt_led[15]                                                                                                                                                                                                    ; 3       ;
; key_scan:key_scan_u|cnt[23]                                                                                                                                                                                                                              ; 2       ;
; key_scan:key_scan_u|cnt[19]                                                                                                                                                                                                                              ; 2       ;
; key_scan:key_scan_u|cnt[20]                                                                                                                                                                                                                              ; 2       ;
; key_scan:key_scan_u|cnt[15]                                                                                                                                                                                                                              ; 2       ;
; key_scan:key_scan_u|cnt[12]                                                                                                                                                                                                                              ; 2       ;
; key_scan:key_scan_u|cnt[0]                                                                                                                                                                                                                               ; 2       ;
; key_scan:key_scan_u|cnt[1]                                                                                                                                                                                                                               ; 2       ;
; key_scan:key_scan_u|cnt[2]                                                                                                                                                                                                                               ; 2       ;
; key_scan:key_scan_u|cnt[3]                                                                                                                                                                                                                               ; 2       ;
; key_scan:key_scan_u|cnt[4]                                                                                                                                                                                                                               ; 2       ;
; key_scan:key_scan_u|cnt[5]                                                                                                                                                                                                                               ; 2       ;
; key_scan:key_scan_u|cnt[6]                                                                                                                                                                                                                               ; 2       ;
; key_scan:key_scan_u|cnt[9]                                                                                                                                                                                                                               ; 2       ;
; key_scan:key_scan_u|cnt[10]                                                                                                                                                                                                                              ; 2       ;
; uart_send:u_uart_send|uart_txd                                                                                                                                                                                                                           ; 3       ;
; seg_led_pcf8591:u_seg_led_pcf8591|seg_sel[0]                                                                                                                                                                                                             ; 1       ;
; seg_led_pcf8591:u_seg_led_pcf8591|seg_sel[1]                                                                                                                                                                                                             ; 1       ;
; seg_led_pcf8591:u_seg_led_pcf8591|seg_sel[2]                                                                                                                                                                                                             ; 1       ;
; seg_led_pcf8591:u_seg_led_pcf8591|seg_sel[3]                                                                                                                                                                                                             ; 1       ;
; seg_led_pcf8591:u_seg_led_pcf8591|seg_sel[4]                                                                                                                                                                                                             ; 1       ;
; seg_led_pcf8591:u_seg_led_pcf8591|seg_sel[5]                                                                                                                                                                                                             ; 1       ;
; seg_led_pcf8591:u_seg_led_pcf8591|seg_led[6]                                                                                                                                                                                                             ; 1       ;
; seg_led_pcf8591:u_seg_led_pcf8591|seg_led[7]                                                                                                                                                                                                             ; 1       ;
; i2c_dri:u_i2c_dri|scl                                                                                                                                                                                                                                    ; 3       ;
; i2c_dri_pcf8591:u_i2c_dri_pcf8591|scl_pcf8591                                                                                                                                                                                                            ; 3       ;
; adc_filter:adc_filter_u1|adc_min[0]                                                                                                                                                                                                                      ; 4       ;
; adc_filter:adc_filter_u1|adc_min[10]                                                                                                                                                                                                                     ; 3       ;
; adc_filter:adc_filter_u1|adc_min[11]                                                                                                                                                                                                                     ; 3       ;
; adc_filter:adc_filter_u1|adc_min[12]                                                                                                                                                                                                                     ; 3       ;
; adc_filter:adc_filter_u1|adc_min[13]                                                                                                                                                                                                                     ; 3       ;
; adc_filter:adc_filter_u1|adc_min[1]                                                                                                                                                                                                                      ; 3       ;
; adc_filter:adc_filter_u1|adc_min[2]                                                                                                                                                                                                                      ; 3       ;
; adc_filter:adc_filter_u1|adc_min[3]                                                                                                                                                                                                                      ; 3       ;
; adc_filter:adc_filter_u1|adc_min[4]                                                                                                                                                                                                                      ; 3       ;
; adc_filter:adc_filter_u1|adc_min[5]                                                                                                                                                                                                                      ; 3       ;
; adc_filter:adc_filter_u1|adc_min[6]                                                                                                                                                                                                                      ; 3       ;
; adc_filter:adc_filter_u1|adc_min[7]                                                                                                                                                                                                                      ; 3       ;
; adc_filter:adc_filter_u1|adc_min[8]                                                                                                                                                                                                                      ; 3       ;
; adc_filter:adc_filter_u1|adc_min[9]                                                                                                                                                                                                                      ; 3       ;
; seg_led_pcf8591:u_seg_led_pcf8591|dri_clk                                                                                                                                                                                                                ; 53      ;
; seg_led_pcf8591:u_seg_led_pcf8591|dot_disp                                                                                                                                                                                                               ; 1       ;
; i2c_dri_pcf8591:u_i2c_dri_pcf8591|dri_clk                                                                                                                                                                                                                ; 107     ;
; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a0                                                                                                                                                ; 7       ;
; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a0                                                                                                                                                ; 6       ;
; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|parity6                                                                                                                                                   ; 4       ;
; i2c_dri:u_i2c_dri|sda_out                                                                                                                                                                                                                                ; 7       ;
; i2c_dri:u_i2c_dri|sda_dir                                                                                                                                                                                                                                ; 4       ;
; i2c_dri_pcf8591:u_i2c_dri_pcf8591|sda_out                                                                                                                                                                                                                ; 6       ;
; i2c_dri_pcf8591:u_i2c_dri_pcf8591|sda_dir                                                                                                                                                                                                                ; 5       ;
; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|parity9                                                                                                                                                   ; 4       ;
; adc_filter:adc_filter_u2|adc_min[13]                                                                                                                                                                                                                     ; 2       ;
; adc_filter:adc_filter_u2|adc_min[12]                                                                                                                                                                                                                     ; 2       ;
; adc_filter:adc_filter_u2|adc_min[11]                                                                                                                                                                                                                     ; 2       ;
; adc_filter:adc_filter_u2|adc_min[10]                                                                                                                                                                                                                     ; 2       ;
; adc_filter:adc_filter_u2|adc_min[9]                                                                                                                                                                                                                      ; 2       ;
; adc_filter:adc_filter_u2|adc_min[8]                                                                                                                                                                                                                      ; 2       ;
; adc_filter:adc_filter_u2|adc_min[7]                                                                                                                                                                                                                      ; 2       ;
; adc_filter:adc_filter_u2|adc_min[6]                                                                                                                                                                                                                      ; 2       ;
; adc_filter:adc_filter_u2|adc_min[5]                                                                                                                                                                                                                      ; 2       ;
; adc_filter:adc_filter_u2|adc_min[4]                                                                                                                                                                                                                      ; 2       ;
; adc_filter:adc_filter_u2|adc_min[3]                                                                                                                                                                                                                      ; 2       ;
; adc_filter:adc_filter_u2|adc_min[2]                                                                                                                                                                                                                      ; 2       ;
; adc_filter:adc_filter_u2|adc_min[1]                                                                                                                                                                                                                      ; 2       ;
; adc_filter:adc_filter_u2|adc_min[0]                                                                                                                                                                                                                      ; 3       ;
; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|counter5a0                                                                                                                                                ; 7       ;
; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|counter8a0                                                                                                                                                ; 6       ;
; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p|parity6                                                                                                                                                   ; 4       ;
; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p|parity9                                                                                                                                                   ; 4       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo            ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                            ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                            ; 1       ;
; Total number of inverted registers = 95                                                                                                                                                                                                                  ;         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |dev_board_top|uart_send:u_uart_send|tx_data[7]                                                                                                                                                                                                                                                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |dev_board_top|uart_send:u_uart_send|tx_cnt[1]                                                                                                                                                                                                                                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |dev_board_top|key_led_association:key_led_association_u|led_state[0]                                                                                                                                                                                                                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |dev_board_top|uart_recv:u_uart_recv|rx_cnt[0]                                                                                                                                                                                                                                                   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |dev_board_top|uart_send:u_uart_send|clk_cnt[8]                                                                                                                                                                                                                                                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |dev_board_top|uart_recv:u_uart_recv|clk_cnt[0]                                                                                                                                                                                                                                                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |dev_board_top|adc_IGBT:adc_IGBT_u|adc_voltage_over_1_cnt[3]                                                                                                                                                                                                                                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |dev_board_top|adc_IGBT:adc_IGBT_u|adc_voltage_over_2_cnt[3]                                                                                                                                                                                                                                     ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; Yes        ; |dev_board_top|seg_led_pcf8591:u_seg_led_pcf8591|num_disp[0]                                                                                                                                                                                                                                     ;
; 3:1                ; 152 bits  ; 304 LEs       ; 152 LEs              ; 152 LEs                ; Yes        ; |dev_board_top|uart_IGBT:u_uart_IGBT|Num_tx_data[5]                                                                                                                                                                                                                                              ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |dev_board_top|seg_led_pcf8591:u_seg_led_pcf8591|num_disp[1]                                                                                                                                                                                                                                     ;
; 16:1               ; 8 bits    ; 80 LEs        ; 32 LEs               ; 48 LEs                 ; Yes        ; |dev_board_top|pcf8563_ctrl:u_pcf8563_ctrl|i2c_data_w[3]                                                                                                                                                                                                                                         ;
; 5:1                ; 24 bits   ; 72 LEs        ; 24 LEs               ; 48 LEs                 ; Yes        ; |dev_board_top|Pulse_logic_gen:Pulse_logic_gen_u|SCR_counter_1[15]                                                                                                                                                                                                                               ;
; 5:1                ; 24 bits   ; 72 LEs        ; 24 LEs               ; 48 LEs                 ; Yes        ; |dev_board_top|Pulse_logic_gen:Pulse_logic_gen_u|SCR_counter_2[11]                                                                                                                                                                                                                               ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |dev_board_top|uart_IGBT:u_uart_IGBT|wait_tx_busy_cnt[7]                                                                                                                                                                                                                                         ;
; 17:1               ; 4 bits    ; 44 LEs        ; 12 LEs               ; 32 LEs                 ; Yes        ; |dev_board_top|key_scan:key_scan_u|key_push[3]                                                                                                                                                                                                                                                   ;
; 6:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |dev_board_top|uart_IGBT:u_uart_IGBT|rx_data_cnt[5]                                                                                                                                                                                                                                              ;
; 18:1               ; 19 bits   ; 228 LEs       ; 19 LEs               ; 209 LEs                ; Yes        ; |dev_board_top|pcf8591:u_pcf8591|wait_cnt[11]                                                                                                                                                                                                                                                    ;
; 18:1               ; 2 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |dev_board_top|pcf8591:u_pcf8591|flow_cnt[3]                                                                                                                                                                                                                                                     ;
; 20:1               ; 2 bits    ; 26 LEs        ; 8 LEs                ; 18 LEs                 ; Yes        ; |dev_board_top|pcf8591:u_pcf8591|flow_cnt[1]                                                                                                                                                                                                                                                     ;
; 7:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |dev_board_top|i2c_dri:u_i2c_dri|cnt[2]                                                                                                                                                                                                                                                          ;
; 7:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |dev_board_top|i2c_dri_pcf8591:u_i2c_dri_pcf8591|cnt[2]                                                                                                                                                                                                                                          ;
; 50:1               ; 8 bits    ; 264 LEs       ; 96 LEs               ; 168 LEs                ; Yes        ; |dev_board_top|uart_IGBT:u_uart_IGBT|send_data[3]                                                                                                                                                                                                                                                ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |dev_board_top|adc_filter:adc_filter_u1|adc_min[3]                                                                                                                                                                                                                                               ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |dev_board_top|adc_filter:adc_filter_u2|adc_min[4]                                                                                                                                                                                                                                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |dev_board_top|uart_IGBT:u_uart_IGBT|Selector0                                                                                                                                                                                                                                                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[15]                                                                                                                                             ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                              ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]                                                                                                                                                    ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]                                                                                                                 ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                 ;
; 12:1               ; 4 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]                                                                                                                                      ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; No         ; |dev_board_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count                                                                                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |dev_board_top|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |dev_board_top|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |dev_board_top|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 6:1                ; 9 bits    ; 36 LEs        ; 9 LEs                ; 27 LEs                 ; Yes        ; |dev_board_top|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                             ;
; 34:1               ; 4 bits    ; 88 LEs        ; 60 LEs               ; 28 LEs                 ; Yes        ; |dev_board_top|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |dev_board_top|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Source assignments for DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component ;
+---------------------+-------+------+-------------------------------+
; Assignment          ; Value ; From ; To                            ;
+---------------------+-------+------+-------------------------------+
; DDIO_INPUT_REGISTER ; LOW   ; -    ; input_cell_L                  ;
; DDIO_INPUT_REGISTER ; HIGH  ; -    ; input_cell_H                  ;
+---------------------+-------+------+-------------------------------+


+-----------------------------------------------------------------------------------------------+
; Source assignments for DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated ;
+-----------------------------+-------------+------+--------------------------------------------+
; Assignment                  ; Value       ; From ; To                                         ;
+-----------------------------+-------------+------+--------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF         ; -    ; -                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; -                                          ;
; DDIO_INPUT_REGISTER         ; HIGH        ; -    ; input_cell_h                               ;
; DDIO_INPUT_REGISTER         ; LOW         ; -    ; input_cell_l                               ;
+-----------------------------+-------------+------+--------------------------------------------+


+----------------------------------------------------------------+
; Source assignments for FIFO:u_CHA_FIFO|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+---------------+
; Assignment                      ; Value ; From ; To            ;
+---------------------------------+-------+------+---------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -             ;
+---------------------------------+-------+------+---------------+


+-------------------------------------------------------------------------------------------+
; Source assignments for FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated ;
+---------------------------------------+-------+------+------------------------------------+
; Assignment                            ; Value ; From ; To                                 ;
+---------------------------------------+-------+------+------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                  ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                  ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                  ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                  ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                            ;
+---------------------------------------+-------+------+------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                    ;
+----------------+-------+------+---------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                               ;
+----------------+-------+------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                    ;
+----------------+-------+------+---------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                               ;
+----------------+-------+------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp ;
+-----------------------------+------------------------+------+--------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                     ;
+-----------------------------+------------------------+------+--------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                      ;
+-----------------------------+------------------------+------+--------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp ;
+-----------------------------+------------------------+------+--------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                     ;
+-----------------------------+------------------------+------+--------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                      ;
+-----------------------------+------------------------+------+--------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------+
; Source assignments for FIFO:u_CHB_FIFO|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+---------------+
; Assignment                      ; Value ; From ; To            ;
+---------------------------------+-------+------+---------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -             ;
+---------------------------------+-------+------+---------------+


+-------------------------------------------------------------------------------------------+
; Source assignments for FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated ;
+---------------------------------------+-------+------+------------------------------------+
; Assignment                            ; Value ; From ; To                                 ;
+---------------------------------------+-------+------+------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                  ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                  ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                  ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                  ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                            ;
+---------------------------------------+-------+------+------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                    ;
+----------------+-------+------+---------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                               ;
+----------------+-------+------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                    ;
+----------------+-------+------+---------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                               ;
+----------------+-------+------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp ;
+-----------------------------+------------------------+------+--------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                     ;
+-----------------------------+------------------------+------+--------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                      ;
+-----------------------------+------------------------+------+--------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp ;
+-----------------------------+------------------------+------+--------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                     ;
+-----------------------------+------------------------+------+--------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                      ;
+-----------------------------+------------------------+------+--------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:u_CHB_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |dev_board_top           ;
+--------------------+--------------------------------------------------+-----------------+
; Parameter Name     ; Value                                            ; Type            ;
+--------------------+--------------------------------------------------+-----------------+
; CLK_FREQ           ; 50000000                                         ; Signed Integer  ;
; UART_BPS           ; 9600                                             ; Signed Integer  ;
; SLAVE_ADDR         ; 1010001                                          ; Unsigned Binary ;
; BIT_CTRL           ; 0                                                ; Unsigned Binary ;
; I2C_FREQ           ; 111101000010010000                               ; Unsigned Binary ;
; TIME_INIT          ; 001000000000010000000001000010010011000000000000 ; Unsigned Binary ;
; SLAVE_ADDR_pcf8591 ; 1001000                                          ; Unsigned Binary ;
; BIT_CTRL_pcf8591   ; 0                                                ; Unsigned Binary ;
; CLK_FREQ_pcf8591   ; 10111110101111000010000000                       ; Unsigned Binary ;
; I2C_FREQ_pcf8591   ; 111101000010010000                               ; Unsigned Binary ;
; POINT              ; 001000                                           ; Unsigned Binary ;
+--------------------+--------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_recv:u_uart_recv ;
+----------------+----------+----------------------------------------+
; Parameter Name ; Value    ; Type                                   ;
+----------------+----------+----------------------------------------+
; CLK_FREQ       ; 50000000 ; Signed Integer                         ;
; UART_BPS       ; 9600     ; Signed Integer                         ;
+----------------+----------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_send:u_uart_send ;
+----------------+----------+----------------------------------------+
; Parameter Name ; Value    ; Type                                   ;
+----------------+----------+----------------------------------------+
; CLK_FREQ       ; 50000000 ; Signed Integer                         ;
; UART_BPS       ; 9600     ; Signed Integer                         ;
+----------------+----------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pulse_logic_gen:Pulse_logic_gen_u ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; SCR_timer_1    ; 200   ; Signed Integer                                        ;
; SCR_timer_2    ; 200   ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc_IGBT:adc_IGBT_u ;
+-------------------+-------+--------------------------------------+
; Parameter Name    ; Value ; Type                                 ;
+-------------------+-------+--------------------------------------+
; REF_VOLTAGE_1     ; 24000 ; Signed Integer                       ;
; REF_VOLTAGE_2     ; 10000 ; Signed Integer                       ;
; RESOLUTION        ; 16383 ; Signed Integer                       ;
; SCALE_VOLTAGE     ; 1     ; Signed Integer                       ;
; VOLTAGE_MAX_CAP_1 ; 24    ; Signed Integer                       ;
; VOLTAGE_MAX_CAP_2 ; 10    ; Signed Integer                       ;
; VOLTAGE_MAX_CAP_3 ; 2400  ; Signed Integer                       ;
+-------------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc_filter:adc_filter_u1 ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; N              ; 14    ; Signed Integer                               ;
; K              ; 5     ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc_filter:adc_filter_u2 ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; N              ; 14    ; Signed Integer                               ;
; K              ; 5     ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_IGBT:u_uart_IGBT ;
+----------------+----------+----------------------------------------+
; Parameter Name ; Value    ; Type                                   ;
+----------------+----------+----------------------------------------+
; frame_header_1 ; 10101111 ; Unsigned Binary                        ;
; frame_header_2 ; 11111010 ; Unsigned Binary                        ;
+----------------+----------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i2c_dri:u_i2c_dri ;
+----------------+--------------------+--------------------------+
; Parameter Name ; Value              ; Type                     ;
+----------------+--------------------+--------------------------+
; SLAVE_ADDR     ; 1010001            ; Unsigned Binary          ;
; CLK_FREQ       ; 50000000           ; Signed Integer           ;
; I2C_FREQ       ; 111101000010010000 ; Unsigned Binary          ;
+----------------+--------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcf8563_ctrl:u_pcf8563_ctrl            ;
+----------------+--------------------------------------------------+-----------------+
; Parameter Name ; Value                                            ; Type            ;
+----------------+--------------------------------------------------+-----------------+
; TIME_INIT      ; 001000000000010000000001000010010011000000000000 ; Unsigned Binary ;
+----------------+--------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL:PLL_CLK|altpll:altpll_component ;
+-------------------------------+-----------------------+--------------------------+
; Parameter Name                ; Value                 ; Type                     ;
+-------------------------------+-----------------------+--------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                  ;
; PLL_TYPE                      ; AUTO                  ; Untyped                  ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=PLL ; Untyped                  ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                  ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                  ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                  ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                  ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer           ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                  ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                  ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                  ;
; LOCK_HIGH                     ; 1                     ; Untyped                  ;
; LOCK_LOW                      ; 1                     ; Untyped                  ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                  ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                  ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                  ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                  ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                  ;
; SKIP_VCO                      ; OFF                   ; Untyped                  ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                  ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                  ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                  ;
; BANDWIDTH                     ; 0                     ; Untyped                  ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                  ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                  ;
; DOWN_SPREAD                   ; 0                     ; Untyped                  ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                  ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                  ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                  ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                  ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                  ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                  ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                  ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                  ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped                  ;
; CLK2_MULTIPLY_BY              ; 2                     ; Signed Integer           ;
; CLK1_MULTIPLY_BY              ; 13                    ; Signed Integer           ;
; CLK0_MULTIPLY_BY              ; 13                    ; Signed Integer           ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                  ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                  ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                  ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                  ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                  ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                  ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped                  ;
; CLK2_DIVIDE_BY                ; 1                     ; Signed Integer           ;
; CLK1_DIVIDE_BY                ; 10                    ; Signed Integer           ;
; CLK0_DIVIDE_BY                ; 10                    ; Signed Integer           ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                  ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                  ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                  ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                  ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                  ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                  ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                  ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                  ;
; CLK1_PHASE_SHIFT              ; 150                   ; Untyped                  ;
; CLK0_PHASE_SHIFT              ; 150                   ; Untyped                  ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                  ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                  ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                  ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                  ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                  ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                  ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                  ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                  ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                  ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                  ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                  ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                  ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped                  ;
; CLK2_DUTY_CYCLE               ; 50                    ; Signed Integer           ;
; CLK1_DUTY_CYCLE               ; 56                    ; Signed Integer           ;
; CLK0_DUTY_CYCLE               ; 56                    ; Signed Integer           ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                  ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                  ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                  ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                  ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                  ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                  ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                  ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                  ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                  ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                  ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                  ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                  ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                  ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                  ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                  ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                  ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                  ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                  ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                  ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                  ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                  ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                  ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                  ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                  ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                  ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                  ;
; DPA_DIVIDER                   ; 0                     ; Untyped                  ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                  ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                  ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                  ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                  ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                  ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                  ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                  ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                  ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                  ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                  ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                  ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                  ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                  ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                  ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                  ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                  ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                  ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                  ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                  ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                  ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                  ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                  ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                  ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                  ;
; VCO_MIN                       ; 0                     ; Untyped                  ;
; VCO_MAX                       ; 0                     ; Untyped                  ;
; VCO_CENTER                    ; 0                     ; Untyped                  ;
; PFD_MIN                       ; 0                     ; Untyped                  ;
; PFD_MAX                       ; 0                     ; Untyped                  ;
; M_INITIAL                     ; 0                     ; Untyped                  ;
; M                             ; 0                     ; Untyped                  ;
; N                             ; 1                     ; Untyped                  ;
; M2                            ; 1                     ; Untyped                  ;
; N2                            ; 1                     ; Untyped                  ;
; SS                            ; 1                     ; Untyped                  ;
; C0_HIGH                       ; 0                     ; Untyped                  ;
; C1_HIGH                       ; 0                     ; Untyped                  ;
; C2_HIGH                       ; 0                     ; Untyped                  ;
; C3_HIGH                       ; 0                     ; Untyped                  ;
; C4_HIGH                       ; 0                     ; Untyped                  ;
; C5_HIGH                       ; 0                     ; Untyped                  ;
; C6_HIGH                       ; 0                     ; Untyped                  ;
; C7_HIGH                       ; 0                     ; Untyped                  ;
; C8_HIGH                       ; 0                     ; Untyped                  ;
; C9_HIGH                       ; 0                     ; Untyped                  ;
; C0_LOW                        ; 0                     ; Untyped                  ;
; C1_LOW                        ; 0                     ; Untyped                  ;
; C2_LOW                        ; 0                     ; Untyped                  ;
; C3_LOW                        ; 0                     ; Untyped                  ;
; C4_LOW                        ; 0                     ; Untyped                  ;
; C5_LOW                        ; 0                     ; Untyped                  ;
; C6_LOW                        ; 0                     ; Untyped                  ;
; C7_LOW                        ; 0                     ; Untyped                  ;
; C8_LOW                        ; 0                     ; Untyped                  ;
; C9_LOW                        ; 0                     ; Untyped                  ;
; C0_INITIAL                    ; 0                     ; Untyped                  ;
; C1_INITIAL                    ; 0                     ; Untyped                  ;
; C2_INITIAL                    ; 0                     ; Untyped                  ;
; C3_INITIAL                    ; 0                     ; Untyped                  ;
; C4_INITIAL                    ; 0                     ; Untyped                  ;
; C5_INITIAL                    ; 0                     ; Untyped                  ;
; C6_INITIAL                    ; 0                     ; Untyped                  ;
; C7_INITIAL                    ; 0                     ; Untyped                  ;
; C8_INITIAL                    ; 0                     ; Untyped                  ;
; C9_INITIAL                    ; 0                     ; Untyped                  ;
; C0_MODE                       ; BYPASS                ; Untyped                  ;
; C1_MODE                       ; BYPASS                ; Untyped                  ;
; C2_MODE                       ; BYPASS                ; Untyped                  ;
; C3_MODE                       ; BYPASS                ; Untyped                  ;
; C4_MODE                       ; BYPASS                ; Untyped                  ;
; C5_MODE                       ; BYPASS                ; Untyped                  ;
; C6_MODE                       ; BYPASS                ; Untyped                  ;
; C7_MODE                       ; BYPASS                ; Untyped                  ;
; C8_MODE                       ; BYPASS                ; Untyped                  ;
; C9_MODE                       ; BYPASS                ; Untyped                  ;
; C0_PH                         ; 0                     ; Untyped                  ;
; C1_PH                         ; 0                     ; Untyped                  ;
; C2_PH                         ; 0                     ; Untyped                  ;
; C3_PH                         ; 0                     ; Untyped                  ;
; C4_PH                         ; 0                     ; Untyped                  ;
; C5_PH                         ; 0                     ; Untyped                  ;
; C6_PH                         ; 0                     ; Untyped                  ;
; C7_PH                         ; 0                     ; Untyped                  ;
; C8_PH                         ; 0                     ; Untyped                  ;
; C9_PH                         ; 0                     ; Untyped                  ;
; L0_HIGH                       ; 1                     ; Untyped                  ;
; L1_HIGH                       ; 1                     ; Untyped                  ;
; G0_HIGH                       ; 1                     ; Untyped                  ;
; G1_HIGH                       ; 1                     ; Untyped                  ;
; G2_HIGH                       ; 1                     ; Untyped                  ;
; G3_HIGH                       ; 1                     ; Untyped                  ;
; E0_HIGH                       ; 1                     ; Untyped                  ;
; E1_HIGH                       ; 1                     ; Untyped                  ;
; E2_HIGH                       ; 1                     ; Untyped                  ;
; E3_HIGH                       ; 1                     ; Untyped                  ;
; L0_LOW                        ; 1                     ; Untyped                  ;
; L1_LOW                        ; 1                     ; Untyped                  ;
; G0_LOW                        ; 1                     ; Untyped                  ;
; G1_LOW                        ; 1                     ; Untyped                  ;
; G2_LOW                        ; 1                     ; Untyped                  ;
; G3_LOW                        ; 1                     ; Untyped                  ;
; E0_LOW                        ; 1                     ; Untyped                  ;
; E1_LOW                        ; 1                     ; Untyped                  ;
; E2_LOW                        ; 1                     ; Untyped                  ;
; E3_LOW                        ; 1                     ; Untyped                  ;
; L0_INITIAL                    ; 1                     ; Untyped                  ;
; L1_INITIAL                    ; 1                     ; Untyped                  ;
; G0_INITIAL                    ; 1                     ; Untyped                  ;
; G1_INITIAL                    ; 1                     ; Untyped                  ;
; G2_INITIAL                    ; 1                     ; Untyped                  ;
; G3_INITIAL                    ; 1                     ; Untyped                  ;
; E0_INITIAL                    ; 1                     ; Untyped                  ;
; E1_INITIAL                    ; 1                     ; Untyped                  ;
; E2_INITIAL                    ; 1                     ; Untyped                  ;
; E3_INITIAL                    ; 1                     ; Untyped                  ;
; L0_MODE                       ; BYPASS                ; Untyped                  ;
; L1_MODE                       ; BYPASS                ; Untyped                  ;
; G0_MODE                       ; BYPASS                ; Untyped                  ;
; G1_MODE                       ; BYPASS                ; Untyped                  ;
; G2_MODE                       ; BYPASS                ; Untyped                  ;
; G3_MODE                       ; BYPASS                ; Untyped                  ;
; E0_MODE                       ; BYPASS                ; Untyped                  ;
; E1_MODE                       ; BYPASS                ; Untyped                  ;
; E2_MODE                       ; BYPASS                ; Untyped                  ;
; E3_MODE                       ; BYPASS                ; Untyped                  ;
; L0_PH                         ; 0                     ; Untyped                  ;
; L1_PH                         ; 0                     ; Untyped                  ;
; G0_PH                         ; 0                     ; Untyped                  ;
; G1_PH                         ; 0                     ; Untyped                  ;
; G2_PH                         ; 0                     ; Untyped                  ;
; G3_PH                         ; 0                     ; Untyped                  ;
; E0_PH                         ; 0                     ; Untyped                  ;
; E1_PH                         ; 0                     ; Untyped                  ;
; E2_PH                         ; 0                     ; Untyped                  ;
; E3_PH                         ; 0                     ; Untyped                  ;
; M_PH                          ; 0                     ; Untyped                  ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                  ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                  ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                  ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                  ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                  ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                  ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                  ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                  ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                  ;
; CLK0_COUNTER                  ; G0                    ; Untyped                  ;
; CLK1_COUNTER                  ; G0                    ; Untyped                  ;
; CLK2_COUNTER                  ; G0                    ; Untyped                  ;
; CLK3_COUNTER                  ; G0                    ; Untyped                  ;
; CLK4_COUNTER                  ; G0                    ; Untyped                  ;
; CLK5_COUNTER                  ; G0                    ; Untyped                  ;
; CLK6_COUNTER                  ; E0                    ; Untyped                  ;
; CLK7_COUNTER                  ; E1                    ; Untyped                  ;
; CLK8_COUNTER                  ; E2                    ; Untyped                  ;
; CLK9_COUNTER                  ; E3                    ; Untyped                  ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                  ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                  ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                  ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                  ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                  ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                  ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                  ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                  ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                  ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                  ;
; M_TIME_DELAY                  ; 0                     ; Untyped                  ;
; N_TIME_DELAY                  ; 0                     ; Untyped                  ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                  ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                  ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                  ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                  ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                  ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                  ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                  ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                  ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                  ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                  ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                  ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                  ;
; VCO_POST_SCALE                ; 0                     ; Untyped                  ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                  ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                  ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                  ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E          ; Untyped                  ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                  ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                  ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                  ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                  ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                  ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                  ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                  ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                  ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                  ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                  ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                  ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                  ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                  ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                  ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                  ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                  ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                  ;
; PORT_CLK1                     ; PORT_USED             ; Untyped                  ;
; PORT_CLK2                     ; PORT_USED             ; Untyped                  ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped                  ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                  ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                  ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                  ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                  ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                  ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                  ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                  ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                  ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                  ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                  ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                  ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                  ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                  ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                  ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                  ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                  ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                  ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                  ;
; PORT_ARESET                   ; PORT_USED             ; Untyped                  ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                  ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                  ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                  ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                  ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                  ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                  ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                  ;
; PORT_LOCKED                   ; PORT_USED             ; Untyped                  ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                  ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                  ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                  ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                  ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                  ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                  ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                  ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                  ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                  ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                  ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                  ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                  ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                  ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                  ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                  ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                  ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                  ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                  ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                  ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                  ;
; CBXI_PARAMETER                ; PLL_altpll            ; Untyped                  ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                  ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                  ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer           ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                  ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                  ;
; DEVICE_FAMILY                 ; Cyclone IV E          ; Untyped                  ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                  ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                  ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE           ;
+-------------------------------+-----------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component ;
+------------------------+--------------+--------------------------------------------------+
; Parameter Name         ; Value        ; Type                                             ;
+------------------------+--------------+--------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                   ;
; WIDTH                  ; 14           ; Signed Integer                                   ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                          ;
; INTENDED_DEVICE_FAMILY ; Cyclone IV E ; Untyped                                          ;
; INVERT_INPUT_CLOCKS    ; OFF          ; Untyped                                          ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                          ;
; CBXI_PARAMETER         ; ddio_in_sif  ; Untyped                                          ;
+------------------------+--------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIFO:u_CHA_FIFO|dcfifo:dcfifo_component ;
+-------------------------+--------------+---------------------------------------------+
; Parameter Name          ; Value        ; Type                                        ;
+-------------------------+--------------+---------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                     ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                              ;
; LPM_WIDTH               ; 14           ; Signed Integer                              ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                              ;
; LPM_WIDTHU              ; 6            ; Signed Integer                              ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                     ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                     ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                     ;
; USE_EAB                 ; ON           ; Untyped                                     ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                     ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                     ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                     ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                              ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                              ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                     ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                     ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                     ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                     ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                     ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                     ;
; CBXI_PARAMETER          ; dcfifo_pte1  ; Untyped                                     ;
+-------------------------+--------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIFO:u_CHB_FIFO|dcfifo:dcfifo_component ;
+-------------------------+--------------+---------------------------------------------+
; Parameter Name          ; Value        ; Type                                        ;
+-------------------------+--------------+---------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                     ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                              ;
; LPM_WIDTH               ; 14           ; Signed Integer                              ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                              ;
; LPM_WIDTHU              ; 6            ; Signed Integer                              ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                     ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                     ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                     ;
; USE_EAB                 ; ON           ; Untyped                                     ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                     ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                     ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                     ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                              ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                              ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                     ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                     ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                     ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                     ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                     ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                     ;
; CBXI_PARAMETER          ; dcfifo_pte1  ; Untyped                                     ;
+-------------------------+--------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcf8591:u_pcf8591 ;
+----------------+--------------+--------------------------------+
; Parameter Name ; Value        ; Type                           ;
+----------------+--------------+--------------------------------+
; CONTORL_BYTE   ; 01000001     ; Unsigned Binary                ;
; V_REF          ; 110011100100 ; Unsigned Binary                ;
+----------------+--------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i2c_dri_pcf8591:u_i2c_dri_pcf8591 ;
+--------------------+----------------------------+------------------------------+
; Parameter Name     ; Value                      ; Type                         ;
+--------------------+----------------------------+------------------------------+
; SLAVE_ADDR_pcf8591 ; 1001000                    ; Unsigned Binary              ;
; CLK_FREQ_pcf8591   ; 10111110101111000010000000 ; Unsigned Binary              ;
; I2C_FREQ_pcf8591   ; 111101000010010000         ; Unsigned Binary              ;
+--------------------+----------------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                    ;
+-------------------------------------------------+-------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                           ; Type           ;
+-------------------------------------------------+-------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                   ; String         ;
; sld_node_info                                   ; 805334528                                       ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                 ; String         ;
; SLD_IP_VERSION                                  ; 6                                               ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                               ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                               ; Signed Integer ;
; sld_data_bits                                   ; 176                                             ; Untyped        ;
; sld_trigger_bits                                ; 176                                             ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                              ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                           ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                           ; Signed Integer ;
; sld_incremental_routing                         ; 1                                               ; Untyped        ;
; sld_sample_depth                                ; 512                                             ; Untyped        ;
; sld_segment_size                                ; 512                                             ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                            ; Untyped        ;
; sld_state_bits                                  ; 11                                              ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                               ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                               ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                               ; Signed Integer ;
; sld_trigger_level                               ; 1                                               ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                               ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                               ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                               ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                               ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                               ; Signed Integer ;
; sld_advanced_trigger_entity                     ; sld_reserved_dev_board_auto_signaltap_0_1_c46b, ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                               ; Untyped        ;
; sld_enable_advanced_trigger                     ; 1                                               ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                            ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                            ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                            ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                            ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                            ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                            ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                            ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                            ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                            ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                            ; String         ;
; sld_inversion_mask_length                       ; 23                                              ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000000000                         ; Untyped        ;
; sld_power_up_trigger                            ; 0                                               ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                       ; String         ;
; sld_state_flow_use_generated                    ; 0                                               ; Untyped        ;
; sld_current_resource_width                      ; 1                                               ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                             ; Untyped        ;
; sld_storage_qualifier_bits                      ; 176                                             ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                               ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                             ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                               ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                               ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                           ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                               ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                               ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                               ; Signed Integer ;
+-------------------------------------------------+-------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: adc_IGBT:adc_IGBT_u|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 15           ; Untyped             ;
; LPM_WIDTHB                                     ; 16           ; Untyped             ;
; LPM_WIDTHP                                     ; 31           ; Untyped             ;
; LPM_WIDTHR                                     ; 31           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: adc_IGBT:adc_IGBT_u|lpm_divide:Div0 ;
+------------------------+----------------+--------------------------------------------+
; Parameter Name         ; Value          ; Type                                       ;
+------------------------+----------------+--------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                    ;
; LPM_WIDTHD             ; 15             ; Untyped                                    ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                    ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                    ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                    ;
; CBXI_PARAMETER         ; lpm_divide_a2p ; Untyped                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                             ;
+------------------------+----------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: adc_filter:adc_filter_u1|lpm_divide:Div0 ;
+------------------------+----------------+-------------------------------------------------+
; Parameter Name         ; Value          ; Type                                            ;
+------------------------+----------------+-------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                         ;
; LPM_WIDTHD             ; 2              ; Untyped                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                         ;
; CBXI_PARAMETER         ; lpm_divide_uim ; Untyped                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                  ;
+------------------------+----------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: seg_led_pcf8591:u_seg_led_pcf8591|lpm_divide:Div1 ;
+------------------------+----------------+----------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                     ;
+------------------------+----------------+----------------------------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                                  ;
; LPM_WIDTHD             ; 7              ; Untyped                                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                  ;
; CBXI_PARAMETER         ; lpm_divide_0jm ; Untyped                                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                           ;
+------------------------+----------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: seg_led_pcf8591:u_seg_led_pcf8591|lpm_divide:Mod2 ;
+------------------------+----------------+----------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                     ;
+------------------------+----------------+----------------------------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                                  ;
; LPM_WIDTHD             ; 4              ; Untyped                                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                  ;
; CBXI_PARAMETER         ; lpm_divide_0bm ; Untyped                                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                           ;
+------------------------+----------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: seg_led_pcf8591:u_seg_led_pcf8591|lpm_divide:Div0 ;
+------------------------+----------------+----------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                     ;
+------------------------+----------------+----------------------------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                                  ;
; LPM_WIDTHD             ; 4              ; Untyped                                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                  ;
; CBXI_PARAMETER         ; lpm_divide_tim ; Untyped                                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                           ;
+------------------------+----------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: seg_led_pcf8591:u_seg_led_pcf8591|lpm_divide:Mod1 ;
+------------------------+----------------+----------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                     ;
+------------------------+----------------+----------------------------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                                  ;
; LPM_WIDTHD             ; 4              ; Untyped                                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                  ;
; CBXI_PARAMETER         ; lpm_divide_0bm ; Untyped                                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                           ;
+------------------------+----------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: seg_led_pcf8591:u_seg_led_pcf8591|lpm_divide:Mod0 ;
+------------------------+----------------+----------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                     ;
+------------------------+----------------+----------------------------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                                  ;
; LPM_WIDTHD             ; 4              ; Untyped                                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                  ;
; CBXI_PARAMETER         ; lpm_divide_0bm ; Untyped                                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                           ;
+------------------------+----------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: seg_led_pcf8591:u_seg_led_pcf8591|lpm_divide:Div2 ;
+------------------------+----------------+----------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                     ;
+------------------------+----------------+----------------------------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                                  ;
; LPM_WIDTHD             ; 10             ; Untyped                                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                  ;
; CBXI_PARAMETER         ; lpm_divide_akm ; Untyped                                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                           ;
+------------------------+----------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: seg_led_pcf8591:u_seg_led_pcf8591|lpm_divide:Mod3 ;
+------------------------+----------------+----------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                     ;
+------------------------+----------------+----------------------------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                                  ;
; LPM_WIDTHD             ; 4              ; Untyped                                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                  ;
; CBXI_PARAMETER         ; lpm_divide_0bm ; Untyped                                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                           ;
+------------------------+----------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: adc_IGBT:adc_IGBT_u|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 15           ; Untyped             ;
; LPM_WIDTHB                                     ; 15           ; Untyped             ;
; LPM_WIDTHP                                     ; 30           ; Untyped             ;
; LPM_WIDTHR                                     ; 30           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: adc_IGBT:adc_IGBT_u|lpm_divide:Div1 ;
+------------------------+----------------+--------------------------------------------+
; Parameter Name         ; Value          ; Type                                       ;
+------------------------+----------------+--------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                    ;
; LPM_WIDTHD             ; 15             ; Untyped                                    ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                    ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                    ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                    ;
; CBXI_PARAMETER         ; lpm_divide_a2p ; Untyped                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                             ;
+------------------------+----------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: pcf8591:u_pcf8591|lpm_mult:Mult0   ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 12           ; Untyped             ;
; LPM_WIDTHB                                     ; 8            ; Untyped             ;
; LPM_WIDTHP                                     ; 20           ; Untyped             ;
; LPM_WIDTHR                                     ; 20           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; YES          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: adc_filter:adc_filter_u2|lpm_divide:Div0 ;
+------------------------+----------------+-------------------------------------------------+
; Parameter Name         ; Value          ; Type                                            ;
+------------------------+----------------+-------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                         ;
; LPM_WIDTHD             ; 2              ; Untyped                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                         ;
; CBXI_PARAMETER         ; lpm_divide_uim ; Untyped                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                  ;
+------------------------+----------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                        ;
+-------------------------------+-------------------------------------+
; Name                          ; Value                               ;
+-------------------------------+-------------------------------------+
; Number of entity instances    ; 1                                   ;
; Entity Instance               ; PLL:PLL_CLK|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                              ;
;     -- PLL_TYPE               ; AUTO                                ;
;     -- PRIMARY_CLOCK          ; INCLK0                              ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                               ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                   ;
;     -- VCO_MULTIPLY_BY        ; 0                                   ;
;     -- VCO_DIVIDE_BY          ; 0                                   ;
+-------------------------------+-------------------------------------+


+----------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                         ;
+----------------------------+-----------------------------------------+
; Name                       ; Value                                   ;
+----------------------------+-----------------------------------------+
; Number of entity instances ; 2                                       ;
; Entity Instance            ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                              ;
;     -- LPM_WIDTH           ; 14                                      ;
;     -- LPM_NUMWORDS        ; 64                                      ;
;     -- LPM_SHOWAHEAD       ; OFF                                     ;
;     -- USE_EAB             ; ON                                      ;
; Entity Instance            ; FIFO:u_CHB_FIFO|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                              ;
;     -- LPM_WIDTH           ; 14                                      ;
;     -- LPM_NUMWORDS        ; 64                                      ;
;     -- LPM_SHOWAHEAD       ; OFF                                     ;
;     -- USE_EAB             ; ON                                      ;
+----------------------------+-----------------------------------------+


+----------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                             ;
+---------------------------------------+------------------------------------+
; Name                                  ; Value                              ;
+---------------------------------------+------------------------------------+
; Number of entity instances            ; 3                                  ;
; Entity Instance                       ; adc_IGBT:adc_IGBT_u|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 15                                 ;
;     -- LPM_WIDTHB                     ; 16                                 ;
;     -- LPM_WIDTHP                     ; 31                                 ;
;     -- LPM_REPRESENTATION             ; SIGNED                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                 ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                ;
;     -- USE_EAB                        ; OFF                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                 ;
; Entity Instance                       ; adc_IGBT:adc_IGBT_u|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 15                                 ;
;     -- LPM_WIDTHB                     ; 15                                 ;
;     -- LPM_WIDTHP                     ; 30                                 ;
;     -- LPM_REPRESENTATION             ; SIGNED                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                 ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                ;
;     -- USE_EAB                        ; OFF                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                 ;
; Entity Instance                       ; pcf8591:u_pcf8591|lpm_mult:Mult0   ;
;     -- LPM_WIDTHA                     ; 12                                 ;
;     -- LPM_WIDTHB                     ; 8                                  ;
;     -- LPM_WIDTHP                     ; 20                                 ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                           ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                 ;
;     -- USE_EAB                        ; OFF                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                 ;
+---------------------------------------+------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "seg_led_pcf8591:u_seg_led_pcf8591" ;
+-------------+-------+----------+------------------------------+
; Port        ; Type  ; Severity ; Details                      ;
+-------------+-------+----------+------------------------------+
; point[5..4] ; Input ; Info     ; Stuck at GND                 ;
; point[2..0] ; Input ; Info     ; Stuck at GND                 ;
; point[3]    ; Input ; Info     ; Stuck at VCC                 ;
; en          ; Input ; Info     ; Stuck at VCC                 ;
; sign        ; Input ; Info     ; Stuck at GND                 ;
+-------------+-------+----------+------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "i2c_dri_pcf8591:u_i2c_dri_pcf8591" ;
+------------------+-------+----------+-------------------------+
; Port             ; Type  ; Severity ; Details                 ;
+------------------+-------+----------+-------------------------+
; bit_ctrl_pcf8591 ; Input ; Info     ; Stuck at GND            ;
+------------------+-------+----------+-------------------------+


+---------------------------------------------+
; Port Connectivity Checks: "FIFO:u_CHB_FIFO" ;
+-------+-------+----------+------------------+
; Port  ; Type  ; Severity ; Details          ;
+-------+-------+----------+------------------+
; wrreq ; Input ; Info     ; Stuck at VCC     ;
+-------+-------+----------+------------------+


+---------------------------------------------+
; Port Connectivity Checks: "FIFO:u_CHA_FIFO" ;
+-------+-------+----------+------------------+
; Port  ; Type  ; Severity ; Details          ;
+-------+-------+----------+------------------+
; wrreq ; Input ; Info     ; Stuck at VCC     ;
+-------+-------+----------+------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PLL:PLL_CLK"                                                                                                                                   ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                      ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; areset ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; locked ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "key_sw_disp:u_key_sw_disp"                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; point     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; disp_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "key_debounce:u_key_debounce" ;
+----------+--------+----------+--------------------------+
; Port     ; Type   ; Severity ; Details                  ;
+----------+--------+----------+--------------------------+
; key_flag ; Output ; Info     ; Explicitly unconnected   ;
+----------+--------+----------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "i2c_dri:u_i2c_dri"                                                                      ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; bit_ctrl ; Input  ; Info     ; Stuck at GND                                                                        ;
; i2c_ack  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_IGBT:u_uart_IGBT"                                                                                                                                               ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                                   ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Num_rx_data     ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (1 bits) it drives; bit(s) "Num_rx_data[7..1]" have no fanouts                            ;
; Num_rx_data     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                       ;
; rxdata_buff_0   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                       ;
; rxdata_buff_1   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                       ;
; rxdata_buff_2   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                       ;
; rxdata_buff_3   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                       ;
; rxdata_buff_4   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                       ;
; rxdata_buff_5   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                       ;
; rxdata_buff_6   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                       ;
; rxdata_buff_7   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                       ;
; rxdata_buff_8   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                       ;
; rxdata_buff_9   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                       ;
; rxdata_buff_10  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                       ;
; rxdata_buff_11  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                       ;
; rxdata_buff_12  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                       ;
; rxdata_buff_13  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                       ;
; rxdata_buff_14  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                       ;
; rxdata_buff_15  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                       ;
; rxdata_buff_16  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                       ;
; rxdata_buff_17  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                       ;
; adc_value_cap_1 ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "adc_value_cap_1[31..1]" will be connected to GND. ;
; adc_value_cap_2 ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "adc_value_cap_2[31..1]" will be connected to GND. ;
; adc_value_cap_3 ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "adc_value_cap_3[31..1]" will be connected to GND. ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adc_IGBT:adc_IGBT_u"                                                                                                                                          ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                     ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; adc_value_cap_1        ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "adc_value_cap_1[31..1]" have no fanouts        ;
; adc_value_cap_2        ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "adc_value_cap_2[31..1]" have no fanouts        ;
; adc_value_cap_3        ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "adc_value_cap_3[31..1]" have no fanouts        ;
; Voltage_cap_set_1_temp ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "Voltage_cap_set_1_temp[31..1]" have no fanouts ;
; Voltage_cap_set_1_temp ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                         ;
; Voltage_cap_set_2_temp ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "Voltage_cap_set_2_temp[31..1]" have no fanouts ;
; Voltage_cap_set_2_temp ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                         ;
; test1                  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                         ;
; Voltage_cap_set_temp_1 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                    ;
; Voltage_cap_set_temp_2 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                    ;
; test2                  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                    ;
; test3                  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                    ;
; test4                  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                    ;
; test5                  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                    ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Pulse_logic_gen:Pulse_logic_gen_u"                                                                                                                            ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                                                      ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; reset_IGBT_driver1    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; reset_IGBT_driver2    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; reset_IGBT_driver3    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; IGBT_status           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; error_IGBT_driver1    ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; error_IGBT_driver2    ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; error_IGBT_driver3    ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; SCR_on_EN_d0          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; SCR_on_EN_d1          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; SCR_conter_reset_flag ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; SCR_conter_Start_flag ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IGBT_SCR:IGBT_SCR_u"                                                                       ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; IGBT_status ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_send:u_uart_send"                                                                                                                                                                   ;
+---------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                                                                                                                                          ;
+---------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; num_send_data ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (1 bits) it drives.  The 7 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 176                 ; 176              ; 512          ; 1        ; continuous             ; sequential           ; 1                  ; 1                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 241                         ;
; cycloneiii_ff         ; 1451                        ;
;     CLR               ; 210                         ;
;     CLR SCLR          ; 195                         ;
;     CLR SCLR SLD      ; 29                          ;
;     CLR SLD           ; 62                          ;
;     ENA               ; 482                         ;
;     ENA CLR           ; 231                         ;
;     ENA CLR SCLR      ; 72                          ;
;     ENA CLR SLD       ; 9                           ;
;     ENA SCLR          ; 23                          ;
;     plain             ; 138                         ;
; cycloneiii_io_obuf    ; 2                           ;
; cycloneiii_lcell_comb ; 4441                        ;
;     arith             ; 1552                        ;
;         1 data inputs ; 16                          ;
;         2 data inputs ; 645                         ;
;         3 data inputs ; 891                         ;
;     normal            ; 2889                        ;
;         0 data inputs ; 142                         ;
;         1 data inputs ; 142                         ;
;         2 data inputs ; 1129                        ;
;         3 data inputs ; 277                         ;
;         4 data inputs ; 1199                        ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 28                          ;
;                       ;                             ;
; Max LUT depth         ; 74.00                       ;
; Average LUT depth     ; 33.01                       ;
+-----------------------+-----------------------------+


+--------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0 ;
+-----------------------+--------------------------------------------------------+
; Type                  ; Count                                                  ;
+-----------------------+--------------------------------------------------------+
; boundary_port         ; 963                                                    ;
; cycloneiii_ff         ; 2460                                                   ;
;     CLR               ; 218                                                    ;
;     ENA               ; 108                                                    ;
;     ENA CLR           ; 813                                                    ;
;     ENA SCLR SLD      ; 36                                                     ;
;     ENA SLD           ; 10                                                     ;
;     SLD               ; 13                                                     ;
;     plain             ; 1262                                                   ;
; cycloneiii_lcell_comb ; 1242                                                   ;
;     arith             ; 78                                                     ;
;         2 data inputs ; 77                                                     ;
;         3 data inputs ; 1                                                      ;
;     normal            ; 1164                                                   ;
;         0 data inputs ; 6                                                      ;
;         1 data inputs ; 5                                                      ;
;         2 data inputs ; 52                                                     ;
;         3 data inputs ; 277                                                    ;
;         4 data inputs ; 824                                                    ;
; cycloneiii_ram_block  ; 176                                                    ;
;                       ;                                                        ;
; Max LUT depth         ; 11.00                                                  ;
; Average LUT depth     ; 4.81                                                   ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; boundary_port         ; 106                                      ;
; cycloneiii_ff         ; 90                                       ;
;     CLR               ; 5                                        ;
;     ENA               ; 16                                       ;
;     ENA CLR           ; 32                                       ;
;     ENA CLR SLD       ; 1                                        ;
;     ENA SCLR          ; 5                                        ;
;     ENA SLD           ; 9                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 15                                       ;
; cycloneiii_lcell_comb ; 122                                      ;
;     arith             ; 8                                        ;
;         2 data inputs ; 8                                        ;
;     normal            ; 114                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 7                                        ;
;         2 data inputs ; 20                                       ;
;         3 data inputs ; 35                                       ;
;         4 data inputs ; 51                                       ;
;                       ;                                          ;
; Max LUT depth         ; 4.00                                     ;
; Average LUT depth     ; 1.80                                     ;
+-----------------------+------------------------------------------+


+-----------------------------------------------+
; Elapsed Time Per Partition                    ;
+--------------------------------+--------------+
; Partition Name                 ; Elapsed Time ;
+--------------------------------+--------------+
; Top                            ; 00:00:09     ;
; sld_signaltap:auto_signaltap_0 ; 00:00:05     ;
; sld_hub:auto_hub               ; 00:00:00     ;
+--------------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                  ;
+------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-----------------------------------------------------------------------------------------------------+---------+
; Name                                           ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                                   ; Details ;
+------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-----------------------------------------------------------------------------------------------------+---------+
; adc_IGBT:adc_IGBT_u|Voltage_cap_flag[0]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_IGBT:adc_IGBT_u|Voltage_cap_flag[0]                                                             ; N/A     ;
; adc_IGBT:adc_IGBT_u|Voltage_cap_flag[0]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_IGBT:adc_IGBT_u|Voltage_cap_flag[0]                                                             ; N/A     ;
; adc_IGBT:adc_IGBT_u|Voltage_cap_flag[1]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_IGBT:adc_IGBT_u|Voltage_cap_flag[1]                                                             ; N/A     ;
; adc_IGBT:adc_IGBT_u|Voltage_cap_flag[1]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_IGBT:adc_IGBT_u|Voltage_cap_flag[1]                                                             ; N/A     ;
; adc_IGBT:adc_IGBT_u|Voltage_cap_flag[2]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                 ; N/A     ;
; adc_IGBT:adc_IGBT_u|Voltage_cap_flag[2]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                 ; N/A     ;
; adc_IGBT:adc_IGBT_u|Voltage_cap_set_temp_1[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                 ; N/A     ;
; adc_IGBT:adc_IGBT_u|Voltage_cap_set_temp_1[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                 ; N/A     ;
; adc_IGBT:adc_IGBT_u|Voltage_cap_set_temp_1[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_IGBT:adc_IGBT_u|Add3~8                                                                          ; N/A     ;
; adc_IGBT:adc_IGBT_u|Voltage_cap_set_temp_1[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_IGBT:adc_IGBT_u|Add3~8                                                                          ; N/A     ;
; adc_IGBT:adc_IGBT_u|Voltage_cap_set_temp_1[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_IGBT:adc_IGBT_u|Add3~10                                                                         ; N/A     ;
; adc_IGBT:adc_IGBT_u|Voltage_cap_set_temp_1[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_IGBT:adc_IGBT_u|Add3~10                                                                         ; N/A     ;
; adc_IGBT:adc_IGBT_u|Voltage_cap_set_temp_1[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_IGBT:adc_IGBT_u|Add3~12                                                                         ; N/A     ;
; adc_IGBT:adc_IGBT_u|Voltage_cap_set_temp_1[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_IGBT:adc_IGBT_u|Add3~12                                                                         ; N/A     ;
; adc_IGBT:adc_IGBT_u|Voltage_cap_set_temp_1[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_IGBT:adc_IGBT_u|Add3~14                                                                         ; N/A     ;
; adc_IGBT:adc_IGBT_u|Voltage_cap_set_temp_1[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_IGBT:adc_IGBT_u|Add3~14                                                                         ; N/A     ;
; adc_IGBT:adc_IGBT_u|Voltage_cap_set_temp_1[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_IGBT:adc_IGBT_u|Add3~16                                                                         ; N/A     ;
; adc_IGBT:adc_IGBT_u|Voltage_cap_set_temp_1[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_IGBT:adc_IGBT_u|Add3~16                                                                         ; N/A     ;
; adc_IGBT:adc_IGBT_u|Voltage_cap_set_temp_1[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_IGBT:adc_IGBT_u|Add3~18                                                                         ; N/A     ;
; adc_IGBT:adc_IGBT_u|Voltage_cap_set_temp_1[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_IGBT:adc_IGBT_u|Add3~18                                                                         ; N/A     ;
; adc_IGBT:adc_IGBT_u|Voltage_cap_set_temp_1[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                 ; N/A     ;
; adc_IGBT:adc_IGBT_u|Voltage_cap_set_temp_1[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                 ; N/A     ;
; adc_IGBT:adc_IGBT_u|Voltage_cap_set_temp_1[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                 ; N/A     ;
; adc_IGBT:adc_IGBT_u|Voltage_cap_set_temp_1[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                 ; N/A     ;
; adc_IGBT:adc_IGBT_u|Voltage_cap_set_temp_1[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                 ; N/A     ;
; adc_IGBT:adc_IGBT_u|Voltage_cap_set_temp_1[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                 ; N/A     ;
; adc_IGBT:adc_IGBT_u|Voltage_cap_set_temp_1[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                 ; N/A     ;
; adc_IGBT:adc_IGBT_u|Voltage_cap_set_temp_1[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                 ; N/A     ;
; adc_IGBT:adc_IGBT_u|Voltage_cap_set_temp_1[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                 ; N/A     ;
; adc_IGBT:adc_IGBT_u|Voltage_cap_set_temp_1[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                 ; N/A     ;
; adc_IGBT:adc_IGBT_u|Voltage_cap_set_temp_1[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                 ; N/A     ;
; adc_IGBT:adc_IGBT_u|Voltage_cap_set_temp_1[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                 ; N/A     ;
; adc_IGBT:adc_IGBT_u|Voltage_cap_set_temp_1[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                 ; N/A     ;
; adc_IGBT:adc_IGBT_u|Voltage_cap_set_temp_1[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                 ; N/A     ;
; adc_IGBT:adc_IGBT_u|Voltage_cap_set_temp_1[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                 ; N/A     ;
; adc_IGBT:adc_IGBT_u|Voltage_cap_set_temp_1[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                 ; N/A     ;
; adc_IGBT:adc_IGBT_u|Voltage_cap_set_temp_1[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                 ; N/A     ;
; adc_IGBT:adc_IGBT_u|Voltage_cap_set_temp_1[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                 ; N/A     ;
; adc_IGBT:adc_IGBT_u|Voltage_cap_set_temp_1[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                 ; N/A     ;
; adc_IGBT:adc_IGBT_u|Voltage_cap_set_temp_1[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                 ; N/A     ;
; adc_IGBT:adc_IGBT_u|Voltage_cap_set_temp_1[25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                 ; N/A     ;
; adc_IGBT:adc_IGBT_u|Voltage_cap_set_temp_1[25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                 ; N/A     ;
; adc_IGBT:adc_IGBT_u|Voltage_cap_set_temp_1[26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                 ; N/A     ;
; adc_IGBT:adc_IGBT_u|Voltage_cap_set_temp_1[26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                 ; N/A     ;
; adc_IGBT:adc_IGBT_u|Voltage_cap_set_temp_1[27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                 ; N/A     ;
; adc_IGBT:adc_IGBT_u|Voltage_cap_set_temp_1[27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                 ; N/A     ;
; adc_IGBT:adc_IGBT_u|Voltage_cap_set_temp_1[28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                 ; N/A     ;
; adc_IGBT:adc_IGBT_u|Voltage_cap_set_temp_1[28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                 ; N/A     ;
; adc_IGBT:adc_IGBT_u|Voltage_cap_set_temp_1[29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                 ; N/A     ;
; adc_IGBT:adc_IGBT_u|Voltage_cap_set_temp_1[29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                 ; N/A     ;
; adc_IGBT:adc_IGBT_u|Voltage_cap_set_temp_1[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                 ; N/A     ;
; adc_IGBT:adc_IGBT_u|Voltage_cap_set_temp_1[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                 ; N/A     ;
; adc_IGBT:adc_IGBT_u|Voltage_cap_set_temp_1[30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                 ; N/A     ;
; adc_IGBT:adc_IGBT_u|Voltage_cap_set_temp_1[30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                 ; N/A     ;
; adc_IGBT:adc_IGBT_u|Voltage_cap_set_temp_1[31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                 ; N/A     ;
; adc_IGBT:adc_IGBT_u|Voltage_cap_set_temp_1[31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                 ; N/A     ;
; adc_IGBT:adc_IGBT_u|Voltage_cap_set_temp_1[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                 ; N/A     ;
; adc_IGBT:adc_IGBT_u|Voltage_cap_set_temp_1[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                 ; N/A     ;
; adc_IGBT:adc_IGBT_u|Voltage_cap_set_temp_1[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_IGBT:u_uart_IGBT|Voltage_cap_set_1[0]                                                          ; N/A     ;
; adc_IGBT:adc_IGBT_u|Voltage_cap_set_temp_1[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_IGBT:u_uart_IGBT|Voltage_cap_set_1[0]                                                          ; N/A     ;
; adc_IGBT:adc_IGBT_u|Voltage_cap_set_temp_1[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_IGBT:adc_IGBT_u|Add2~0                                                                          ; N/A     ;
; adc_IGBT:adc_IGBT_u|Voltage_cap_set_temp_1[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_IGBT:adc_IGBT_u|Add2~0                                                                          ; N/A     ;
; adc_IGBT:adc_IGBT_u|Voltage_cap_set_temp_1[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_IGBT:adc_IGBT_u|Add3~0                                                                          ; N/A     ;
; adc_IGBT:adc_IGBT_u|Voltage_cap_set_temp_1[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_IGBT:adc_IGBT_u|Add3~0                                                                          ; N/A     ;
; adc_IGBT:adc_IGBT_u|Voltage_cap_set_temp_1[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_IGBT:adc_IGBT_u|Add3~2                                                                          ; N/A     ;
; adc_IGBT:adc_IGBT_u|Voltage_cap_set_temp_1[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_IGBT:adc_IGBT_u|Add3~2                                                                          ; N/A     ;
; adc_IGBT:adc_IGBT_u|Voltage_cap_set_temp_1[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_IGBT:adc_IGBT_u|Add3~4                                                                          ; N/A     ;
; adc_IGBT:adc_IGBT_u|Voltage_cap_set_temp_1[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_IGBT:adc_IGBT_u|Add3~4                                                                          ; N/A     ;
; adc_IGBT:adc_IGBT_u|Voltage_cap_set_temp_1[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_IGBT:adc_IGBT_u|Add3~6                                                                          ; N/A     ;
; adc_IGBT:adc_IGBT_u|Voltage_cap_set_temp_1[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_IGBT:adc_IGBT_u|Add3~6                                                                          ; N/A     ;
; adc_IGBT:adc_IGBT_u|adc_data_cap_1[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[0]  ; N/A     ;
; adc_IGBT:adc_IGBT_u|adc_data_cap_1[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[0]  ; N/A     ;
; adc_IGBT:adc_IGBT_u|adc_data_cap_1[10]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[10] ; N/A     ;
; adc_IGBT:adc_IGBT_u|adc_data_cap_1[10]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[10] ; N/A     ;
; adc_IGBT:adc_IGBT_u|adc_data_cap_1[11]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[11] ; N/A     ;
; adc_IGBT:adc_IGBT_u|adc_data_cap_1[11]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[11] ; N/A     ;
; adc_IGBT:adc_IGBT_u|adc_data_cap_1[12]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[12] ; N/A     ;
; adc_IGBT:adc_IGBT_u|adc_data_cap_1[12]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[12] ; N/A     ;
; adc_IGBT:adc_IGBT_u|adc_data_cap_1[13]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[13] ; N/A     ;
; adc_IGBT:adc_IGBT_u|adc_data_cap_1[13]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[13] ; N/A     ;
; adc_IGBT:adc_IGBT_u|adc_data_cap_1[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[1]  ; N/A     ;
; adc_IGBT:adc_IGBT_u|adc_data_cap_1[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[1]  ; N/A     ;
; adc_IGBT:adc_IGBT_u|adc_data_cap_1[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[2]  ; N/A     ;
; adc_IGBT:adc_IGBT_u|adc_data_cap_1[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[2]  ; N/A     ;
; adc_IGBT:adc_IGBT_u|adc_data_cap_1[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[3]  ; N/A     ;
; adc_IGBT:adc_IGBT_u|adc_data_cap_1[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[3]  ; N/A     ;
; adc_IGBT:adc_IGBT_u|adc_data_cap_1[4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[4]  ; N/A     ;
; adc_IGBT:adc_IGBT_u|adc_data_cap_1[4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[4]  ; N/A     ;
; adc_IGBT:adc_IGBT_u|adc_data_cap_1[5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[5]  ; N/A     ;
; adc_IGBT:adc_IGBT_u|adc_data_cap_1[5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[5]  ; N/A     ;
; adc_IGBT:adc_IGBT_u|adc_data_cap_1[6]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[6]  ; N/A     ;
; adc_IGBT:adc_IGBT_u|adc_data_cap_1[6]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[6]  ; N/A     ;
; adc_IGBT:adc_IGBT_u|adc_data_cap_1[7]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[7]  ; N/A     ;
; adc_IGBT:adc_IGBT_u|adc_data_cap_1[7]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[7]  ; N/A     ;
; adc_IGBT:adc_IGBT_u|adc_data_cap_1[8]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[8]  ; N/A     ;
; adc_IGBT:adc_IGBT_u|adc_data_cap_1[8]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[8]  ; N/A     ;
; adc_IGBT:adc_IGBT_u|adc_data_cap_1[9]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[9]  ; N/A     ;
; adc_IGBT:adc_IGBT_u|adc_data_cap_1[9]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram|q_b[9]  ; N/A     ;
; adc_IGBT:adc_IGBT_u|adc_value_cap_1[0]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                 ; N/A     ;
; adc_IGBT:adc_IGBT_u|adc_value_cap_1[0]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                 ; N/A     ;
; adc_IGBT:adc_IGBT_u|adc_value_cap_1[10]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[10]                                                             ; N/A     ;
; adc_IGBT:adc_IGBT_u|adc_value_cap_1[10]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[10]                                                             ; N/A     ;
; adc_IGBT:adc_IGBT_u|adc_value_cap_1[11]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[11]                                                             ; N/A     ;
; adc_IGBT:adc_IGBT_u|adc_value_cap_1[11]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[11]                                                             ; N/A     ;
; adc_IGBT:adc_IGBT_u|adc_value_cap_1[12]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[12]                                                             ; N/A     ;
; adc_IGBT:adc_IGBT_u|adc_value_cap_1[12]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[12]                                                             ; N/A     ;
; adc_IGBT:adc_IGBT_u|adc_value_cap_1[13]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[13]                                                             ; N/A     ;
; adc_IGBT:adc_IGBT_u|adc_value_cap_1[13]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[13]                                                             ; N/A     ;
; adc_IGBT:adc_IGBT_u|adc_value_cap_1[14]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[14]                                                             ; N/A     ;
; adc_IGBT:adc_IGBT_u|adc_value_cap_1[14]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[14]                                                             ; N/A     ;
; adc_IGBT:adc_IGBT_u|adc_value_cap_1[15]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[15]                                                             ; N/A     ;
; adc_IGBT:adc_IGBT_u|adc_value_cap_1[15]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[15]                                                             ; N/A     ;
; adc_IGBT:adc_IGBT_u|adc_value_cap_1[16]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[16]                                                             ; N/A     ;
; adc_IGBT:adc_IGBT_u|adc_value_cap_1[16]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[16]                                                             ; N/A     ;
; adc_IGBT:adc_IGBT_u|adc_value_cap_1[17]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[17]                                                             ; N/A     ;
; adc_IGBT:adc_IGBT_u|adc_value_cap_1[17]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[17]                                                             ; N/A     ;
; adc_IGBT:adc_IGBT_u|adc_value_cap_1[18]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[18]                                                             ; N/A     ;
; adc_IGBT:adc_IGBT_u|adc_value_cap_1[18]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[18]                                                             ; N/A     ;
; adc_IGBT:adc_IGBT_u|adc_value_cap_1[19]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[19]                                                             ; N/A     ;
; adc_IGBT:adc_IGBT_u|adc_value_cap_1[19]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[19]                                                             ; N/A     ;
; adc_IGBT:adc_IGBT_u|adc_value_cap_1[1]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[1]                                                              ; N/A     ;
; adc_IGBT:adc_IGBT_u|adc_value_cap_1[1]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[1]                                                              ; N/A     ;
; adc_IGBT:adc_IGBT_u|adc_value_cap_1[20]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[20]                                                             ; N/A     ;
; adc_IGBT:adc_IGBT_u|adc_value_cap_1[20]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[20]                                                             ; N/A     ;
; adc_IGBT:adc_IGBT_u|adc_value_cap_1[21]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[21]                                                             ; N/A     ;
; adc_IGBT:adc_IGBT_u|adc_value_cap_1[21]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[21]                                                             ; N/A     ;
; adc_IGBT:adc_IGBT_u|adc_value_cap_1[22]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[22]                                                             ; N/A     ;
; adc_IGBT:adc_IGBT_u|adc_value_cap_1[22]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[22]                                                             ; N/A     ;
; adc_IGBT:adc_IGBT_u|adc_value_cap_1[23]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[23]                                                             ; N/A     ;
; adc_IGBT:adc_IGBT_u|adc_value_cap_1[23]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[23]                                                             ; N/A     ;
; adc_IGBT:adc_IGBT_u|adc_value_cap_1[24]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[24]                                                             ; N/A     ;
; adc_IGBT:adc_IGBT_u|adc_value_cap_1[24]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[24]                                                             ; N/A     ;
; adc_IGBT:adc_IGBT_u|adc_value_cap_1[25]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[25]                                                             ; N/A     ;
; adc_IGBT:adc_IGBT_u|adc_value_cap_1[25]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[25]                                                             ; N/A     ;
; adc_IGBT:adc_IGBT_u|adc_value_cap_1[26]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[26]                                                             ; N/A     ;
; adc_IGBT:adc_IGBT_u|adc_value_cap_1[26]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[26]                                                             ; N/A     ;
; adc_IGBT:adc_IGBT_u|adc_value_cap_1[27]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[27]                                                             ; N/A     ;
; adc_IGBT:adc_IGBT_u|adc_value_cap_1[27]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[27]                                                             ; N/A     ;
; adc_IGBT:adc_IGBT_u|adc_value_cap_1[28]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[28]                                                             ; N/A     ;
; adc_IGBT:adc_IGBT_u|adc_value_cap_1[28]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[28]                                                             ; N/A     ;
; adc_IGBT:adc_IGBT_u|adc_value_cap_1[29]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[29]                                                             ; N/A     ;
; adc_IGBT:adc_IGBT_u|adc_value_cap_1[29]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[29]                                                             ; N/A     ;
; adc_IGBT:adc_IGBT_u|adc_value_cap_1[2]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[2]                                                              ; N/A     ;
; adc_IGBT:adc_IGBT_u|adc_value_cap_1[2]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[2]                                                              ; N/A     ;
; adc_IGBT:adc_IGBT_u|adc_value_cap_1[30]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[30]                                                             ; N/A     ;
; adc_IGBT:adc_IGBT_u|adc_value_cap_1[30]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[30]                                                             ; N/A     ;
; adc_IGBT:adc_IGBT_u|adc_value_cap_1[31]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[31]                                                             ; N/A     ;
; adc_IGBT:adc_IGBT_u|adc_value_cap_1[31]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[31]                                                             ; N/A     ;
; adc_IGBT:adc_IGBT_u|adc_value_cap_1[3]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[3]                                                              ; N/A     ;
; adc_IGBT:adc_IGBT_u|adc_value_cap_1[3]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[3]                                                              ; N/A     ;
; adc_IGBT:adc_IGBT_u|adc_value_cap_1[4]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[4]                                                              ; N/A     ;
; adc_IGBT:adc_IGBT_u|adc_value_cap_1[4]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[4]                                                              ; N/A     ;
; adc_IGBT:adc_IGBT_u|adc_value_cap_1[5]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[5]                                                              ; N/A     ;
; adc_IGBT:adc_IGBT_u|adc_value_cap_1[5]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[5]                                                              ; N/A     ;
; adc_IGBT:adc_IGBT_u|adc_value_cap_1[6]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[6]                                                              ; N/A     ;
; adc_IGBT:adc_IGBT_u|adc_value_cap_1[6]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[6]                                                              ; N/A     ;
; adc_IGBT:adc_IGBT_u|adc_value_cap_1[7]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[7]                                                              ; N/A     ;
; adc_IGBT:adc_IGBT_u|adc_value_cap_1[7]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[7]                                                              ; N/A     ;
; adc_IGBT:adc_IGBT_u|adc_value_cap_1[8]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[8]                                                              ; N/A     ;
; adc_IGBT:adc_IGBT_u|adc_value_cap_1[8]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[8]                                                              ; N/A     ;
; adc_IGBT:adc_IGBT_u|adc_value_cap_1[9]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[9]                                                              ; N/A     ;
; adc_IGBT:adc_IGBT_u|adc_value_cap_1[9]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_IGBT:adc_IGBT_u|adc_value_cap_1[9]                                                              ; N/A     ;
; adc_filter:adc_filter_u1|adc_data[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_IGBT:adc_IGBT_u|filter_data_in1[0]                                                              ; N/A     ;
; adc_filter:adc_filter_u1|adc_data[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_IGBT:adc_IGBT_u|filter_data_in1[0]                                                              ; N/A     ;
; adc_filter:adc_filter_u1|adc_data[10]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_IGBT:adc_IGBT_u|filter_data_in1[10]                                                             ; N/A     ;
; adc_filter:adc_filter_u1|adc_data[10]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_IGBT:adc_IGBT_u|filter_data_in1[10]                                                             ; N/A     ;
; adc_filter:adc_filter_u1|adc_data[11]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_IGBT:adc_IGBT_u|filter_data_in1[11]                                                             ; N/A     ;
; adc_filter:adc_filter_u1|adc_data[11]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_IGBT:adc_IGBT_u|filter_data_in1[11]                                                             ; N/A     ;
; adc_filter:adc_filter_u1|adc_data[12]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_IGBT:adc_IGBT_u|filter_data_in1[12]                                                             ; N/A     ;
; adc_filter:adc_filter_u1|adc_data[12]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_IGBT:adc_IGBT_u|filter_data_in1[12]                                                             ; N/A     ;
; adc_filter:adc_filter_u1|adc_data[13]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_IGBT:adc_IGBT_u|filter_data_in1[13]                                                             ; N/A     ;
; adc_filter:adc_filter_u1|adc_data[13]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_IGBT:adc_IGBT_u|filter_data_in1[13]                                                             ; N/A     ;
; adc_filter:adc_filter_u1|adc_data[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_IGBT:adc_IGBT_u|filter_data_in1[1]                                                              ; N/A     ;
; adc_filter:adc_filter_u1|adc_data[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_IGBT:adc_IGBT_u|filter_data_in1[1]                                                              ; N/A     ;
; adc_filter:adc_filter_u1|adc_data[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_IGBT:adc_IGBT_u|filter_data_in1[2]                                                              ; N/A     ;
; adc_filter:adc_filter_u1|adc_data[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_IGBT:adc_IGBT_u|filter_data_in1[2]                                                              ; N/A     ;
; adc_filter:adc_filter_u1|adc_data[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_IGBT:adc_IGBT_u|filter_data_in1[3]                                                              ; N/A     ;
; adc_filter:adc_filter_u1|adc_data[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_IGBT:adc_IGBT_u|filter_data_in1[3]                                                              ; N/A     ;
; adc_filter:adc_filter_u1|adc_data[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_IGBT:adc_IGBT_u|filter_data_in1[4]                                                              ; N/A     ;
; adc_filter:adc_filter_u1|adc_data[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_IGBT:adc_IGBT_u|filter_data_in1[4]                                                              ; N/A     ;
; adc_filter:adc_filter_u1|adc_data[5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_IGBT:adc_IGBT_u|filter_data_in1[5]                                                              ; N/A     ;
; adc_filter:adc_filter_u1|adc_data[5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_IGBT:adc_IGBT_u|filter_data_in1[5]                                                              ; N/A     ;
; adc_filter:adc_filter_u1|adc_data[6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_IGBT:adc_IGBT_u|filter_data_in1[6]                                                              ; N/A     ;
; adc_filter:adc_filter_u1|adc_data[6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_IGBT:adc_IGBT_u|filter_data_in1[6]                                                              ; N/A     ;
; adc_filter:adc_filter_u1|adc_data[7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_IGBT:adc_IGBT_u|filter_data_in1[7]                                                              ; N/A     ;
; adc_filter:adc_filter_u1|adc_data[7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_IGBT:adc_IGBT_u|filter_data_in1[7]                                                              ; N/A     ;
; adc_filter:adc_filter_u1|adc_data[8]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_IGBT:adc_IGBT_u|filter_data_in1[8]                                                              ; N/A     ;
; adc_filter:adc_filter_u1|adc_data[8]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_IGBT:adc_IGBT_u|filter_data_in1[8]                                                              ; N/A     ;
; adc_filter:adc_filter_u1|adc_data[9]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_IGBT:adc_IGBT_u|filter_data_in1[9]                                                              ; N/A     ;
; adc_filter:adc_filter_u1|adc_data[9]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_IGBT:adc_IGBT_u|filter_data_in1[9]                                                              ; N/A     ;
; adc_filter:adc_filter_u1|adc_max[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|adc_max[0]                                                                 ; N/A     ;
; adc_filter:adc_filter_u1|adc_max[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|adc_max[0]                                                                 ; N/A     ;
; adc_filter:adc_filter_u1|adc_max[10]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|adc_max[10]                                                                ; N/A     ;
; adc_filter:adc_filter_u1|adc_max[10]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|adc_max[10]                                                                ; N/A     ;
; adc_filter:adc_filter_u1|adc_max[11]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|adc_max[11]                                                                ; N/A     ;
; adc_filter:adc_filter_u1|adc_max[11]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|adc_max[11]                                                                ; N/A     ;
; adc_filter:adc_filter_u1|adc_max[12]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|adc_max[12]                                                                ; N/A     ;
; adc_filter:adc_filter_u1|adc_max[12]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|adc_max[12]                                                                ; N/A     ;
; adc_filter:adc_filter_u1|adc_max[13]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|adc_max[13]                                                                ; N/A     ;
; adc_filter:adc_filter_u1|adc_max[13]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|adc_max[13]                                                                ; N/A     ;
; adc_filter:adc_filter_u1|adc_max[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|adc_max[1]                                                                 ; N/A     ;
; adc_filter:adc_filter_u1|adc_max[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|adc_max[1]                                                                 ; N/A     ;
; adc_filter:adc_filter_u1|adc_max[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|adc_max[2]                                                                 ; N/A     ;
; adc_filter:adc_filter_u1|adc_max[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|adc_max[2]                                                                 ; N/A     ;
; adc_filter:adc_filter_u1|adc_max[3]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|adc_max[3]                                                                 ; N/A     ;
; adc_filter:adc_filter_u1|adc_max[3]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|adc_max[3]                                                                 ; N/A     ;
; adc_filter:adc_filter_u1|adc_max[4]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|adc_max[4]                                                                 ; N/A     ;
; adc_filter:adc_filter_u1|adc_max[4]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|adc_max[4]                                                                 ; N/A     ;
; adc_filter:adc_filter_u1|adc_max[5]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|adc_max[5]                                                                 ; N/A     ;
; adc_filter:adc_filter_u1|adc_max[5]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|adc_max[5]                                                                 ; N/A     ;
; adc_filter:adc_filter_u1|adc_max[6]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|adc_max[6]                                                                 ; N/A     ;
; adc_filter:adc_filter_u1|adc_max[6]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|adc_max[6]                                                                 ; N/A     ;
; adc_filter:adc_filter_u1|adc_max[7]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|adc_max[7]                                                                 ; N/A     ;
; adc_filter:adc_filter_u1|adc_max[7]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|adc_max[7]                                                                 ; N/A     ;
; adc_filter:adc_filter_u1|adc_max[8]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|adc_max[8]                                                                 ; N/A     ;
; adc_filter:adc_filter_u1|adc_max[8]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|adc_max[8]                                                                 ; N/A     ;
; adc_filter:adc_filter_u1|adc_max[9]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|adc_max[9]                                                                 ; N/A     ;
; adc_filter:adc_filter_u1|adc_max[9]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|adc_max[9]                                                                 ; N/A     ;
; adc_filter:adc_filter_u1|adc_min[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|adc_min[0]~_wirecell                                                       ; N/A     ;
; adc_filter:adc_filter_u1|adc_min[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|adc_min[0]~_wirecell                                                       ; N/A     ;
; adc_filter:adc_filter_u1|adc_min[10]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|adc_min[10]~_wirecell                                                      ; N/A     ;
; adc_filter:adc_filter_u1|adc_min[10]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|adc_min[10]~_wirecell                                                      ; N/A     ;
; adc_filter:adc_filter_u1|adc_min[11]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|adc_min[11]~_wirecell                                                      ; N/A     ;
; adc_filter:adc_filter_u1|adc_min[11]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|adc_min[11]~_wirecell                                                      ; N/A     ;
; adc_filter:adc_filter_u1|adc_min[12]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|adc_min[12]~_wirecell                                                      ; N/A     ;
; adc_filter:adc_filter_u1|adc_min[12]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|adc_min[12]~_wirecell                                                      ; N/A     ;
; adc_filter:adc_filter_u1|adc_min[13]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|adc_min[13]~_wirecell                                                      ; N/A     ;
; adc_filter:adc_filter_u1|adc_min[13]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|adc_min[13]~_wirecell                                                      ; N/A     ;
; adc_filter:adc_filter_u1|adc_min[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|adc_min[1]~_wirecell                                                       ; N/A     ;
; adc_filter:adc_filter_u1|adc_min[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|adc_min[1]~_wirecell                                                       ; N/A     ;
; adc_filter:adc_filter_u1|adc_min[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|adc_min[2]~_wirecell                                                       ; N/A     ;
; adc_filter:adc_filter_u1|adc_min[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|adc_min[2]~_wirecell                                                       ; N/A     ;
; adc_filter:adc_filter_u1|adc_min[3]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|adc_min[3]~_wirecell                                                       ; N/A     ;
; adc_filter:adc_filter_u1|adc_min[3]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|adc_min[3]~_wirecell                                                       ; N/A     ;
; adc_filter:adc_filter_u1|adc_min[4]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|adc_min[4]~_wirecell                                                       ; N/A     ;
; adc_filter:adc_filter_u1|adc_min[4]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|adc_min[4]~_wirecell                                                       ; N/A     ;
; adc_filter:adc_filter_u1|adc_min[5]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|adc_min[5]~_wirecell                                                       ; N/A     ;
; adc_filter:adc_filter_u1|adc_min[5]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|adc_min[5]~_wirecell                                                       ; N/A     ;
; adc_filter:adc_filter_u1|adc_min[6]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|adc_min[6]~_wirecell                                                       ; N/A     ;
; adc_filter:adc_filter_u1|adc_min[6]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|adc_min[6]~_wirecell                                                       ; N/A     ;
; adc_filter:adc_filter_u1|adc_min[7]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|adc_min[7]~_wirecell                                                       ; N/A     ;
; adc_filter:adc_filter_u1|adc_min[7]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|adc_min[7]~_wirecell                                                       ; N/A     ;
; adc_filter:adc_filter_u1|adc_min[8]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|adc_min[8]~_wirecell                                                       ; N/A     ;
; adc_filter:adc_filter_u1|adc_min[8]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|adc_min[8]~_wirecell                                                       ; N/A     ;
; adc_filter:adc_filter_u1|adc_min[9]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|adc_min[9]~_wirecell                                                       ; N/A     ;
; adc_filter:adc_filter_u1|adc_min[9]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|adc_min[9]~_wirecell                                                       ; N/A     ;
; adc_filter:adc_filter_u1|cnt[0]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|cnt[0]                                                                     ; N/A     ;
; adc_filter:adc_filter_u1|cnt[0]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|cnt[0]                                                                     ; N/A     ;
; adc_filter:adc_filter_u1|cnt[1]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|cnt[1]                                                                     ; N/A     ;
; adc_filter:adc_filter_u1|cnt[1]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|cnt[1]                                                                     ; N/A     ;
; adc_filter:adc_filter_u1|cnt[2]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|cnt[2]                                                                     ; N/A     ;
; adc_filter:adc_filter_u1|cnt[2]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|cnt[2]                                                                     ; N/A     ;
; adc_filter:adc_filter_u1|cnt[3]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|cnt[3]                                                                     ; N/A     ;
; adc_filter:adc_filter_u1|cnt[3]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|cnt[3]                                                                     ; N/A     ;
; adc_filter:adc_filter_u1|cnt[4]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|cnt[4]                                                                     ; N/A     ;
; adc_filter:adc_filter_u1|cnt[4]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|cnt[4]                                                                     ; N/A     ;
; adc_filter:adc_filter_u1|cnt[5]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|cnt[5]                                                                     ; N/A     ;
; adc_filter:adc_filter_u1|cnt[5]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|cnt[5]                                                                     ; N/A     ;
; adc_filter:adc_filter_u1|cnt[6]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|cnt[6]                                                                     ; N/A     ;
; adc_filter:adc_filter_u1|cnt[6]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|cnt[6]                                                                     ; N/A     ;
; adc_filter:adc_filter_u1|filtered_data[0]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|filtered_data[0]                                                           ; N/A     ;
; adc_filter:adc_filter_u1|filtered_data[0]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|filtered_data[0]                                                           ; N/A     ;
; adc_filter:adc_filter_u1|filtered_data[10]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|filtered_data[10]                                                          ; N/A     ;
; adc_filter:adc_filter_u1|filtered_data[10]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|filtered_data[10]                                                          ; N/A     ;
; adc_filter:adc_filter_u1|filtered_data[11]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|filtered_data[11]                                                          ; N/A     ;
; adc_filter:adc_filter_u1|filtered_data[11]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|filtered_data[11]                                                          ; N/A     ;
; adc_filter:adc_filter_u1|filtered_data[12]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|filtered_data[12]                                                          ; N/A     ;
; adc_filter:adc_filter_u1|filtered_data[12]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|filtered_data[12]                                                          ; N/A     ;
; adc_filter:adc_filter_u1|filtered_data[13]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|filtered_data[13]                                                          ; N/A     ;
; adc_filter:adc_filter_u1|filtered_data[13]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|filtered_data[13]                                                          ; N/A     ;
; adc_filter:adc_filter_u1|filtered_data[1]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|filtered_data[1]                                                           ; N/A     ;
; adc_filter:adc_filter_u1|filtered_data[1]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|filtered_data[1]                                                           ; N/A     ;
; adc_filter:adc_filter_u1|filtered_data[2]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|filtered_data[2]                                                           ; N/A     ;
; adc_filter:adc_filter_u1|filtered_data[2]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|filtered_data[2]                                                           ; N/A     ;
; adc_filter:adc_filter_u1|filtered_data[3]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|filtered_data[3]                                                           ; N/A     ;
; adc_filter:adc_filter_u1|filtered_data[3]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|filtered_data[3]                                                           ; N/A     ;
; adc_filter:adc_filter_u1|filtered_data[4]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|filtered_data[4]                                                           ; N/A     ;
; adc_filter:adc_filter_u1|filtered_data[4]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|filtered_data[4]                                                           ; N/A     ;
; adc_filter:adc_filter_u1|filtered_data[5]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|filtered_data[5]                                                           ; N/A     ;
; adc_filter:adc_filter_u1|filtered_data[5]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|filtered_data[5]                                                           ; N/A     ;
; adc_filter:adc_filter_u1|filtered_data[6]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|filtered_data[6]                                                           ; N/A     ;
; adc_filter:adc_filter_u1|filtered_data[6]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|filtered_data[6]                                                           ; N/A     ;
; adc_filter:adc_filter_u1|filtered_data[7]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|filtered_data[7]                                                           ; N/A     ;
; adc_filter:adc_filter_u1|filtered_data[7]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|filtered_data[7]                                                           ; N/A     ;
; adc_filter:adc_filter_u1|filtered_data[8]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|filtered_data[8]                                                           ; N/A     ;
; adc_filter:adc_filter_u1|filtered_data[8]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|filtered_data[8]                                                           ; N/A     ;
; adc_filter:adc_filter_u1|filtered_data[9]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|filtered_data[9]                                                           ; N/A     ;
; adc_filter:adc_filter_u1|filtered_data[9]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|filtered_data[9]                                                           ; N/A     ;
; adc_filter:adc_filter_u1|sum_temp[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|sum_temp[0]                                                                ; N/A     ;
; adc_filter:adc_filter_u1|sum_temp[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|sum_temp[0]                                                                ; N/A     ;
; adc_filter:adc_filter_u1|sum_temp[10]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|sum_temp[10]                                                               ; N/A     ;
; adc_filter:adc_filter_u1|sum_temp[10]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|sum_temp[10]                                                               ; N/A     ;
; adc_filter:adc_filter_u1|sum_temp[11]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|sum_temp[11]                                                               ; N/A     ;
; adc_filter:adc_filter_u1|sum_temp[11]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|sum_temp[11]                                                               ; N/A     ;
; adc_filter:adc_filter_u1|sum_temp[12]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|sum_temp[12]                                                               ; N/A     ;
; adc_filter:adc_filter_u1|sum_temp[12]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|sum_temp[12]                                                               ; N/A     ;
; adc_filter:adc_filter_u1|sum_temp[13]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|sum_temp[13]                                                               ; N/A     ;
; adc_filter:adc_filter_u1|sum_temp[13]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|sum_temp[13]                                                               ; N/A     ;
; adc_filter:adc_filter_u1|sum_temp[14]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|sum_temp[14]                                                               ; N/A     ;
; adc_filter:adc_filter_u1|sum_temp[14]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|sum_temp[14]                                                               ; N/A     ;
; adc_filter:adc_filter_u1|sum_temp[15]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|sum_temp[15]                                                               ; N/A     ;
; adc_filter:adc_filter_u1|sum_temp[15]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|sum_temp[15]                                                               ; N/A     ;
; adc_filter:adc_filter_u1|sum_temp[16]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|sum_temp[16]                                                               ; N/A     ;
; adc_filter:adc_filter_u1|sum_temp[16]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|sum_temp[16]                                                               ; N/A     ;
; adc_filter:adc_filter_u1|sum_temp[17]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|sum_temp[17]                                                               ; N/A     ;
; adc_filter:adc_filter_u1|sum_temp[17]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|sum_temp[17]                                                               ; N/A     ;
; adc_filter:adc_filter_u1|sum_temp[18]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|sum_temp[18]                                                               ; N/A     ;
; adc_filter:adc_filter_u1|sum_temp[18]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|sum_temp[18]                                                               ; N/A     ;
; adc_filter:adc_filter_u1|sum_temp[19]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|sum_temp[19]                                                               ; N/A     ;
; adc_filter:adc_filter_u1|sum_temp[19]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|sum_temp[19]                                                               ; N/A     ;
; adc_filter:adc_filter_u1|sum_temp[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|sum_temp[1]                                                                ; N/A     ;
; adc_filter:adc_filter_u1|sum_temp[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|sum_temp[1]                                                                ; N/A     ;
; adc_filter:adc_filter_u1|sum_temp[20]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|sum_temp[20]                                                               ; N/A     ;
; adc_filter:adc_filter_u1|sum_temp[20]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|sum_temp[20]                                                               ; N/A     ;
; adc_filter:adc_filter_u1|sum_temp[21]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|sum_temp[21]                                                               ; N/A     ;
; adc_filter:adc_filter_u1|sum_temp[21]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|sum_temp[21]                                                               ; N/A     ;
; adc_filter:adc_filter_u1|sum_temp[22]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|sum_temp[22]                                                               ; N/A     ;
; adc_filter:adc_filter_u1|sum_temp[22]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|sum_temp[22]                                                               ; N/A     ;
; adc_filter:adc_filter_u1|sum_temp[23]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|sum_temp[23]                                                               ; N/A     ;
; adc_filter:adc_filter_u1|sum_temp[23]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|sum_temp[23]                                                               ; N/A     ;
; adc_filter:adc_filter_u1|sum_temp[24]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|sum_temp[24]                                                               ; N/A     ;
; adc_filter:adc_filter_u1|sum_temp[24]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|sum_temp[24]                                                               ; N/A     ;
; adc_filter:adc_filter_u1|sum_temp[25]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|sum_temp[25]                                                               ; N/A     ;
; adc_filter:adc_filter_u1|sum_temp[25]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|sum_temp[25]                                                               ; N/A     ;
; adc_filter:adc_filter_u1|sum_temp[26]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|sum_temp[26]                                                               ; N/A     ;
; adc_filter:adc_filter_u1|sum_temp[26]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|sum_temp[26]                                                               ; N/A     ;
; adc_filter:adc_filter_u1|sum_temp[27]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|sum_temp[27]                                                               ; N/A     ;
; adc_filter:adc_filter_u1|sum_temp[27]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|sum_temp[27]                                                               ; N/A     ;
; adc_filter:adc_filter_u1|sum_temp[28]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|sum_temp[28]                                                               ; N/A     ;
; adc_filter:adc_filter_u1|sum_temp[28]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|sum_temp[28]                                                               ; N/A     ;
; adc_filter:adc_filter_u1|sum_temp[29]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|sum_temp[29]                                                               ; N/A     ;
; adc_filter:adc_filter_u1|sum_temp[29]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|sum_temp[29]                                                               ; N/A     ;
; adc_filter:adc_filter_u1|sum_temp[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|sum_temp[2]                                                                ; N/A     ;
; adc_filter:adc_filter_u1|sum_temp[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|sum_temp[2]                                                                ; N/A     ;
; adc_filter:adc_filter_u1|sum_temp[30]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|sum_temp[30]                                                               ; N/A     ;
; adc_filter:adc_filter_u1|sum_temp[30]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|sum_temp[30]                                                               ; N/A     ;
; adc_filter:adc_filter_u1|sum_temp[31]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                 ; N/A     ;
; adc_filter:adc_filter_u1|sum_temp[31]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                 ; N/A     ;
; adc_filter:adc_filter_u1|sum_temp[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|sum_temp[3]                                                                ; N/A     ;
; adc_filter:adc_filter_u1|sum_temp[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|sum_temp[3]                                                                ; N/A     ;
; adc_filter:adc_filter_u1|sum_temp[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|sum_temp[4]                                                                ; N/A     ;
; adc_filter:adc_filter_u1|sum_temp[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|sum_temp[4]                                                                ; N/A     ;
; adc_filter:adc_filter_u1|sum_temp[5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|sum_temp[5]                                                                ; N/A     ;
; adc_filter:adc_filter_u1|sum_temp[5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|sum_temp[5]                                                                ; N/A     ;
; adc_filter:adc_filter_u1|sum_temp[6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|sum_temp[6]                                                                ; N/A     ;
; adc_filter:adc_filter_u1|sum_temp[6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|sum_temp[6]                                                                ; N/A     ;
; adc_filter:adc_filter_u1|sum_temp[7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|sum_temp[7]                                                                ; N/A     ;
; adc_filter:adc_filter_u1|sum_temp[7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|sum_temp[7]                                                                ; N/A     ;
; adc_filter:adc_filter_u1|sum_temp[8]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|sum_temp[8]                                                                ; N/A     ;
; adc_filter:adc_filter_u1|sum_temp[8]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|sum_temp[8]                                                                ; N/A     ;
; adc_filter:adc_filter_u1|sum_temp[9]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|sum_temp[9]                                                                ; N/A     ;
; adc_filter:adc_filter_u1|sum_temp[9]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; adc_filter:adc_filter_u1|sum_temp[9]                                                                ; N/A     ;
; sys_clk                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; sys_clk                                                                                             ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                 ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                 ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                 ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                 ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                 ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                 ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                 ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                 ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                 ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                 ; N/A     ;
; auto_signaltap_0|gnd                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                 ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                 ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                 ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                 ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                 ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                 ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                 ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                 ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                 ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                 ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                 ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                 ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                 ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                 ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                 ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                 ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                 ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                 ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                 ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                 ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                 ; N/A     ;
; auto_signaltap_0|vcc                           ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                 ; N/A     ;
+------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-----------------------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Full Version
    Info: Processing started: Fri May 10 10:20:00 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off dev_board -c dev_board
Info (11104): Parallel Compilation has detected 20 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 12 of the 12 physical processors detected instead.
Warning (10275): Verilog HDL Module Instantiation warning at dev_board_top.v(306): ignored dangling comma in List of Port Connections
Info (12021): Found 1 design units, including 1 entities, in source file /work/synologydrive/projects in progress/tms(transcranial magnetic stimulate)/verilog/development_board/rtl/dev_board_top.v
    Info (12023): Found entity 1: dev_board_top
Info (12021): Found 1 design units, including 1 entities, in source file /work/synologydrive/projects in progress/tms(transcranial magnetic stimulate)/verilog/development_board/rtl/pcf8591/seg_led_pcf8591.v
    Info (12023): Found entity 1: seg_led_pcf8591
Info (12021): Found 1 design units, including 1 entities, in source file /work/synologydrive/projects in progress/tms(transcranial magnetic stimulate)/verilog/development_board/rtl/pcf8591/pcf8591.v
    Info (12023): Found entity 1: pcf8591
Info (12021): Found 1 design units, including 1 entities, in source file /work/synologydrive/projects in progress/tms(transcranial magnetic stimulate)/verilog/development_board/rtl/pcf8591/i2c_dri_pcf8591.v
    Info (12023): Found entity 1: i2c_dri_pcf8591
Info (12021): Found 1 design units, including 1 entities, in source file /work/synologydrive/projects in progress/tms(transcranial magnetic stimulate)/verilog/development_board/rtl/ad9248/pll.v
    Info (12023): Found entity 1: PLL
Info (12021): Found 1 design units, including 1 entities, in source file /work/synologydrive/projects in progress/tms(transcranial magnetic stimulate)/verilog/development_board/rtl/ad9248/fifo.v
    Info (12023): Found entity 1: FIFO
Info (12021): Found 1 design units, including 1 entities, in source file /work/synologydrive/projects in progress/tms(transcranial magnetic stimulate)/verilog/development_board/rtl/ad9248/ddio.v
    Info (12023): Found entity 1: DDIO
Info (12021): Found 1 design units, including 1 entities, in source file /work/synologydrive/projects in progress/tms(transcranial magnetic stimulate)/verilog/development_board/rtl/ad9248/adc_filter.v
    Info (12023): Found entity 1: adc_filter
Info (12021): Found 1 design units, including 1 entities, in source file /work/synologydrive/projects in progress/tms(transcranial magnetic stimulate)/verilog/development_board/rtl/igbt&scr/adc_igbt.v
    Info (12023): Found entity 1: adc_IGBT
Info (12021): Found 1 design units, including 1 entities, in source file /work/synologydrive/projects in progress/tms(transcranial magnetic stimulate)/verilog/development_board/rtl/igbt&scr/igbt&scr.v
    Info (12023): Found entity 1: IGBT_SCR
Info (12021): Found 1 design units, including 1 entities, in source file /work/synologydrive/projects in progress/tms(transcranial magnetic stimulate)/verilog/development_board/rtl/igbt&scr/pulse_logic_gen.v
    Info (12023): Found entity 1: Pulse_logic_gen
Info (12021): Found 1 design units, including 1 entities, in source file /work/synologydrive/projects in progress/tms(transcranial magnetic stimulate)/verilog/development_board/rtl/rtc_seg_led/seg_bcd_dri.v
    Info (12023): Found entity 1: seg_bcd_dri
Info (12021): Found 1 design units, including 1 entities, in source file /work/synologydrive/projects in progress/tms(transcranial magnetic stimulate)/verilog/development_board/rtl/rtc_seg_led/pcf8563_ctrl.v
    Info (12023): Found entity 1: pcf8563_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file /work/synologydrive/projects in progress/tms(transcranial magnetic stimulate)/verilog/development_board/rtl/rtc_seg_led/key_sw_disp.v
    Info (12023): Found entity 1: key_sw_disp
Info (12021): Found 1 design units, including 1 entities, in source file /work/synologydrive/projects in progress/tms(transcranial magnetic stimulate)/verilog/development_board/rtl/rtc_seg_led/key_debounce.v
    Info (12023): Found entity 1: key_debounce
Info (12021): Found 1 design units, including 1 entities, in source file /work/synologydrive/projects in progress/tms(transcranial magnetic stimulate)/verilog/development_board/rtl/rtc_seg_led/i2c_dri.v
    Info (12023): Found entity 1: i2c_dri
Info (12021): Found 1 design units, including 1 entities, in source file /work/synologydrive/projects in progress/tms(transcranial magnetic stimulate)/verilog/development_board/rtl/uart_232/uart_igbt.v
    Info (12023): Found entity 1: uart_IGBT
Info (12021): Found 1 design units, including 1 entities, in source file /work/synologydrive/projects in progress/tms(transcranial magnetic stimulate)/verilog/development_board/rtl/uart_232/uart_recv.v
    Info (12023): Found entity 1: uart_recv
Info (12021): Found 1 design units, including 1 entities, in source file /work/synologydrive/projects in progress/tms(transcranial magnetic stimulate)/verilog/development_board/rtl/uart_232/uart_send.v
    Info (12023): Found entity 1: uart_send
Info (12021): Found 1 design units, including 1 entities, in source file /work/synologydrive/projects in progress/tms(transcranial magnetic stimulate)/verilog/development_board/rtl/key_led/key_led_association.v
    Info (12023): Found entity 1: key_led_association
Info (12021): Found 1 design units, including 1 entities, in source file /work/synologydrive/projects in progress/tms(transcranial magnetic stimulate)/verilog/development_board/rtl/key_led/led_key.v
    Info (12023): Found entity 1: led_key
Info (12021): Found 1 design units, including 1 entities, in source file /work/synologydrive/projects in progress/tms(transcranial magnetic stimulate)/verilog/development_board/rtl/key_led/key_scan.v
    Info (12023): Found entity 1: key_scan
Warning (10236): Verilog HDL Implicit Net warning at dev_board_top.v(266): created implicit net for "U_fault_IGBT_driver1"
Warning (10236): Verilog HDL Implicit Net warning at dev_board_top.v(267): created implicit net for "U_fault_IGBT_driver2"
Warning (10236): Verilog HDL Implicit Net warning at dev_board_top.v(268): created implicit net for "U_fault_IGBT_driver3"
Warning (10236): Verilog HDL Implicit Net warning at dev_board_top.v(269): created implicit net for "U_reset_IGBT_driver1"
Warning (10236): Verilog HDL Implicit Net warning at dev_board_top.v(270): created implicit net for "U_reset_IGBT_driver2"
Warning (10236): Verilog HDL Implicit Net warning at dev_board_top.v(271): created implicit net for "U_reset_IGBT_driver3"
Warning (10236): Verilog HDL Implicit Net warning at dev_board_top.v(298): created implicit net for "adc_value_cap_temp5_u"
Warning (10236): Verilog HDL Implicit Net warning at dev_board_top.v(299): created implicit net for "adc_value_cap_temp6_u"
Warning (10236): Verilog HDL Implicit Net warning at dev_board_top.v(302): created implicit net for "test1_u"
Warning (10236): Verilog HDL Implicit Net warning at dev_board_top.v(336): created implicit net for "uart_Num_rx_data"
Warning (10236): Verilog HDL Implicit Net warning at dev_board_top.v(494): created implicit net for "CHA_Empty"
Warning (10236): Verilog HDL Implicit Net warning at dev_board_top.v(504): created implicit net for "CHB_Empty"
Info (12127): Elaborating entity "dev_board_top" for the top level hierarchy
Warning (10034): Output port "reset_IGBT_driver1" at dev_board_top.v(45) has no driver
Warning (10034): Output port "reset_IGBT_driver2" at dev_board_top.v(46) has no driver
Warning (10034): Output port "reset_IGBT_driver3" at dev_board_top.v(47) has no driver
Info (12128): Elaborating entity "uart_recv" for hierarchy "uart_recv:u_uart_recv"
Info (12128): Elaborating entity "uart_send" for hierarchy "uart_send:u_uart_send"
Info (12128): Elaborating entity "IGBT_SCR" for hierarchy "IGBT_SCR:IGBT_SCR_u"
Warning (10034): Output port "IGBT[4..2]" at IGBT&SCR.v(21) has no driver
Warning (10034): Output port "IGBT_status[4..2]" at IGBT&SCR.v(22) has no driver
Info (12128): Elaborating entity "Pulse_logic_gen" for hierarchy "Pulse_logic_gen:Pulse_logic_gen_u"
Warning (10034): Output port "reset_IGBT_driver1" at Pulse_logic_gen.v(29) has no driver
Warning (10034): Output port "reset_IGBT_driver2" at Pulse_logic_gen.v(30) has no driver
Warning (10034): Output port "reset_IGBT_driver3" at Pulse_logic_gen.v(31) has no driver
Info (12128): Elaborating entity "adc_IGBT" for hierarchy "adc_IGBT:adc_IGBT_u"
Warning (10240): Verilog HDL Always Construct warning at adc_IGBT.v(114): inferring latch(es) for variable "data1", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at adc_IGBT.v(114): inferring latch(es) for variable "data2", which holds its previous value in one or more paths through the always construct
Warning (10230): Verilog HDL assignment warning at adc_IGBT.v(176): truncated value with size 32 to match size of target (14)
Warning (10230): Verilog HDL assignment warning at adc_IGBT.v(197): truncated value with size 32 to match size of target (14)
Warning (10240): Verilog HDL Always Construct warning at adc_IGBT.v(211): inferring latch(es) for variable "Voltage_cap_flag", which holds its previous value in one or more paths through the always construct
Warning (10034): Output port "adc_value_cap_3" at adc_IGBT.v(30) has no driver
Info (10041): Inferred latch for "Voltage_cap_flag[2]" at adc_IGBT.v(217)
Info (10041): Inferred latch for "data2[0]" at adc_IGBT.v(114)
Info (10041): Inferred latch for "data2[1]" at adc_IGBT.v(114)
Info (10041): Inferred latch for "data2[2]" at adc_IGBT.v(114)
Info (10041): Inferred latch for "data2[3]" at adc_IGBT.v(114)
Info (10041): Inferred latch for "data2[4]" at adc_IGBT.v(114)
Info (10041): Inferred latch for "data2[5]" at adc_IGBT.v(114)
Info (10041): Inferred latch for "data2[6]" at adc_IGBT.v(114)
Info (10041): Inferred latch for "data2[7]" at adc_IGBT.v(114)
Info (10041): Inferred latch for "data1[0]" at adc_IGBT.v(114)
Info (10041): Inferred latch for "data1[1]" at adc_IGBT.v(114)
Info (10041): Inferred latch for "data1[2]" at adc_IGBT.v(114)
Info (10041): Inferred latch for "data1[3]" at adc_IGBT.v(114)
Info (10041): Inferred latch for "data1[4]" at adc_IGBT.v(114)
Info (10041): Inferred latch for "data1[5]" at adc_IGBT.v(114)
Info (10041): Inferred latch for "data1[6]" at adc_IGBT.v(114)
Info (10041): Inferred latch for "data1[7]" at adc_IGBT.v(114)
Info (12128): Elaborating entity "adc_filter" for hierarchy "adc_filter:adc_filter_u1"
Info (12128): Elaborating entity "uart_IGBT" for hierarchy "uart_IGBT:u_uart_IGBT"
Warning (10230): Verilog HDL assignment warning at uart_IGBT.v(202): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at uart_IGBT.v(203): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at uart_IGBT.v(204): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at uart_IGBT.v(206): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at uart_IGBT.v(207): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at uart_IGBT.v(208): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at uart_IGBT.v(209): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at uart_IGBT.v(211): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at uart_IGBT.v(212): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at uart_IGBT.v(213): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at uart_IGBT.v(214): truncated value with size 32 to match size of target (8)
Warning (10235): Verilog HDL Always Construct warning at uart_IGBT.v(225): variable "rxdata_buff_5" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at uart_IGBT.v(228): variable "rxdata_buff_5" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at uart_IGBT.v(231): variable "rxdata_buff_5" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10240): Verilog HDL Always Construct warning at uart_IGBT.v(222): inferring latch(es) for variable "Voltage_cap_set_3", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at uart_IGBT.v(222): inferring latch(es) for variable "Voltage_cap_set_2", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at uart_IGBT.v(222): inferring latch(es) for variable "Voltage_cap_set_1", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "Voltage_cap_set_1[0]" at uart_IGBT.v(222)
Info (10041): Inferred latch for "Voltage_cap_set_1[1]" at uart_IGBT.v(222)
Info (10041): Inferred latch for "Voltage_cap_set_1[2]" at uart_IGBT.v(222)
Info (10041): Inferred latch for "Voltage_cap_set_1[3]" at uart_IGBT.v(222)
Info (10041): Inferred latch for "Voltage_cap_set_1[4]" at uart_IGBT.v(222)
Info (10041): Inferred latch for "Voltage_cap_set_1[5]" at uart_IGBT.v(222)
Info (10041): Inferred latch for "Voltage_cap_set_1[6]" at uart_IGBT.v(222)
Info (10041): Inferred latch for "Voltage_cap_set_1[7]" at uart_IGBT.v(222)
Info (10041): Inferred latch for "Voltage_cap_set_2[0]" at uart_IGBT.v(222)
Info (10041): Inferred latch for "Voltage_cap_set_2[1]" at uart_IGBT.v(222)
Info (10041): Inferred latch for "Voltage_cap_set_2[2]" at uart_IGBT.v(222)
Info (10041): Inferred latch for "Voltage_cap_set_2[3]" at uart_IGBT.v(222)
Info (10041): Inferred latch for "Voltage_cap_set_2[4]" at uart_IGBT.v(222)
Info (10041): Inferred latch for "Voltage_cap_set_2[5]" at uart_IGBT.v(222)
Info (10041): Inferred latch for "Voltage_cap_set_2[6]" at uart_IGBT.v(222)
Info (10041): Inferred latch for "Voltage_cap_set_2[7]" at uart_IGBT.v(222)
Info (10041): Inferred latch for "Voltage_cap_set_3[0]" at uart_IGBT.v(222)
Info (10041): Inferred latch for "Voltage_cap_set_3[1]" at uart_IGBT.v(222)
Info (10041): Inferred latch for "Voltage_cap_set_3[2]" at uart_IGBT.v(222)
Info (10041): Inferred latch for "Voltage_cap_set_3[3]" at uart_IGBT.v(222)
Info (10041): Inferred latch for "Voltage_cap_set_3[4]" at uart_IGBT.v(222)
Info (10041): Inferred latch for "Voltage_cap_set_3[5]" at uart_IGBT.v(222)
Info (10041): Inferred latch for "Voltage_cap_set_3[6]" at uart_IGBT.v(222)
Info (10041): Inferred latch for "Voltage_cap_set_3[7]" at uart_IGBT.v(222)
Info (12128): Elaborating entity "key_scan" for hierarchy "key_scan:key_scan_u"
Warning (10230): Verilog HDL assignment warning at key_scan.v(47): truncated value with size 32 to match size of target (24)
Info (12128): Elaborating entity "led_key" for hierarchy "led_key:led_key_u"
Info (12128): Elaborating entity "key_led_association" for hierarchy "key_led_association:key_led_association_u"
Info (12128): Elaborating entity "i2c_dri" for hierarchy "i2c_dri:u_i2c_dri"
Warning (10230): Verilog HDL assignment warning at i2c_dri.v(84): truncated value with size 32 to match size of target (9)
Info (12128): Elaborating entity "pcf8563_ctrl" for hierarchy "pcf8563_ctrl:u_pcf8563_ctrl"
Info (12128): Elaborating entity "key_debounce" for hierarchy "key_debounce:u_key_debounce"
Info (12128): Elaborating entity "key_sw_disp" for hierarchy "key_sw_disp:u_key_sw_disp"
Info (12128): Elaborating entity "PLL" for hierarchy "PLL:PLL_CLK"
Info (12128): Elaborating entity "altpll" for hierarchy "PLL:PLL_CLK|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "PLL:PLL_CLK|altpll:altpll_component"
Info (12133): Instantiated megafunction "PLL:PLL_CLK|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "10"
    Info (12134): Parameter "clk0_duty_cycle" = "56"
    Info (12134): Parameter "clk0_multiply_by" = "13"
    Info (12134): Parameter "clk0_phase_shift" = "150"
    Info (12134): Parameter "clk1_divide_by" = "10"
    Info (12134): Parameter "clk1_duty_cycle" = "56"
    Info (12134): Parameter "clk1_multiply_by" = "13"
    Info (12134): Parameter "clk1_phase_shift" = "150"
    Info (12134): Parameter "clk2_divide_by" = "1"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "2"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: PLL_altpll
Info (12128): Elaborating entity "PLL_altpll" for hierarchy "PLL:PLL_CLK|altpll:altpll_component|PLL_altpll:auto_generated"
Info (12128): Elaborating entity "DDIO" for hierarchy "DDIO:u_DDIO"
Info (12128): Elaborating entity "altddio_in" for hierarchy "DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component"
Info (12130): Elaborated megafunction instantiation "DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component"
Info (12133): Instantiated megafunction "DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "invert_input_clocks" = "OFF"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_in"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "14"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_in_sif.tdf
    Info (12023): Found entity 1: ddio_in_sif
Info (12128): Elaborating entity "ddio_in_sif" for hierarchy "DDIO:u_DDIO|altddio_in:ALTDDIO_IN_component|ddio_in_sif:auto_generated"
Info (12128): Elaborating entity "FIFO" for hierarchy "FIFO:u_CHA_FIFO"
Info (12128): Elaborating entity "dcfifo" for hierarchy "FIFO:u_CHA_FIFO|dcfifo:dcfifo_component"
Info (12130): Elaborated megafunction instantiation "FIFO:u_CHA_FIFO|dcfifo:dcfifo_component"
Info (12133): Instantiated megafunction "FIFO:u_CHA_FIFO|dcfifo:dcfifo_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "14"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_pte1.tdf
    Info (12023): Found entity 1: dcfifo_pte1
Info (12128): Elaborating entity "dcfifo_pte1" for hierarchy "FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_pn6.tdf
    Info (12023): Found entity 1: a_graycounter_pn6
Info (12128): Elaborating entity "a_graycounter_pn6" for hierarchy "FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_pn6:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_l5c.tdf
    Info (12023): Found entity 1: a_graycounter_l5c
Info (12128): Elaborating entity "a_graycounter_l5c" for hierarchy "FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|a_graycounter_l5c:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0011.tdf
    Info (12023): Found entity 1: altsyncram_0011
Info (12128): Elaborating entity "altsyncram_0011" for hierarchy "FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|altsyncram_0011:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_16d.tdf
    Info (12023): Found entity 1: alt_synch_pipe_16d
Info (12128): Elaborating entity "alt_synch_pipe_16d" for hierarchy "FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_0v8.tdf
    Info (12023): Found entity 1: dffpipe_0v8
Info (12128): Elaborating entity "dffpipe_0v8" for hierarchy "FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_16d:rs_dgwp|dffpipe_0v8:dffpipe12"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_26d.tdf
    Info (12023): Found entity 1: alt_synch_pipe_26d
Info (12128): Elaborating entity "alt_synch_pipe_26d" for hierarchy "FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_1v8.tdf
    Info (12023): Found entity 1: dffpipe_1v8
Info (12128): Elaborating entity "dffpipe_1v8" for hierarchy "FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|alt_synch_pipe_26d:ws_dgrp|dffpipe_1v8:dffpipe15"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_d66.tdf
    Info (12023): Found entity 1: cmpr_d66
Info (12128): Elaborating entity "cmpr_d66" for hierarchy "FIFO:u_CHA_FIFO|dcfifo:dcfifo_component|dcfifo_pte1:auto_generated|cmpr_d66:rdempty_eq_comp"
Info (12128): Elaborating entity "pcf8591" for hierarchy "pcf8591:u_pcf8591"
Info (12128): Elaborating entity "i2c_dri_pcf8591" for hierarchy "i2c_dri_pcf8591:u_i2c_dri_pcf8591"
Warning (10230): Verilog HDL assignment warning at i2c_dri_pcf8591.v(82): truncated value with size 26 to match size of target (9)
Info (12128): Elaborating entity "seg_led_pcf8591" for hierarchy "seg_led_pcf8591:u_seg_led_pcf8591"
Warning (10230): Verilog HDL assignment warning at seg_led_pcf8591.v(63): truncated value with size 20 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at seg_led_pcf8591.v(64): truncated value with size 20 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at seg_led_pcf8591.v(65): truncated value with size 20 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at seg_led_pcf8591.v(66): truncated value with size 20 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at seg_led_pcf8591.v(67): truncated value with size 20 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at seg_led_pcf8591.v(68): truncated value with size 20 to match size of target (4)
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_hvo.tdf
    Info (12023): Found entity 1: sld_ela_trigger_hvo
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_reserved_dev_board_auto_signaltap_0_1_c46b.v
    Info (12023): Found entity 1: sld_reserved_dev_board_auto_signaltap_0_1_c46b
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9224.tdf
    Info (12023): Found entity 1: altsyncram_9224
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_0tc.tdf
    Info (12023): Found entity 1: mux_0tc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_5ji.tdf
    Info (12023): Found entity 1: cntr_5ji
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ugc.tdf
    Info (12023): Found entity 1: cmpr_ugc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_h6j.tdf
    Info (12023): Found entity 1: cntr_h6j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_9hi.tdf
    Info (12023): Found entity 1: cntr_9hi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (11170): Start IP generation for the debug fabric within sld_hub.
Info (11172): 2024.05.10.10:20:10 Progress: Loading sld83ca10df/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric within sld_hub.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld83ca10df/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld83ca10df/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld83ca10df/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld83ca10df/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld83ca10df/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld83ca10df/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter
Info (278001): Inferred 14 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "adc_IGBT:adc_IGBT_u|Mult0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "adc_IGBT:adc_IGBT_u|Div0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "adc_filter:adc_filter_u1|Div0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "seg_led_pcf8591:u_seg_led_pcf8591|Div1"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "seg_led_pcf8591:u_seg_led_pcf8591|Mod2"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "seg_led_pcf8591:u_seg_led_pcf8591|Div0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "seg_led_pcf8591:u_seg_led_pcf8591|Mod1"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "seg_led_pcf8591:u_seg_led_pcf8591|Mod0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "seg_led_pcf8591:u_seg_led_pcf8591|Div2"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "seg_led_pcf8591:u_seg_led_pcf8591|Mod3"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "adc_IGBT:adc_IGBT_u|Mult1"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "adc_IGBT:adc_IGBT_u|Div1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "pcf8591:u_pcf8591|Mult0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "adc_filter:adc_filter_u2|Div0"
Info (12130): Elaborated megafunction instantiation "adc_IGBT:adc_IGBT_u|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "adc_IGBT:adc_IGBT_u|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "15"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "31"
    Info (12134): Parameter "LPM_WIDTHR" = "31"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "adc_IGBT:adc_IGBT_u|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "adc_IGBT:adc_IGBT_u|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "adc_IGBT:adc_IGBT_u|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "adc_IGBT:adc_IGBT_u|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "adc_IGBT:adc_IGBT_u|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]", which is child of megafunction instantiation "adc_IGBT:adc_IGBT_u|lpm_mult:Mult0"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_bkh.tdf
    Info (12023): Found entity 1: add_sub_bkh
Info (12131): Elaborated megafunction instantiation "adc_IGBT:adc_IGBT_u|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "adc_IGBT:adc_IGBT_u|lpm_mult:Mult0"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_h9h.tdf
    Info (12023): Found entity 1: add_sub_h9h
Info (12131): Elaborated megafunction instantiation "adc_IGBT:adc_IGBT_u|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "adc_IGBT:adc_IGBT_u|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "adc_IGBT:adc_IGBT_u|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "adc_IGBT:adc_IGBT_u|lpm_mult:Mult0"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_hkh.tdf
    Info (12023): Found entity 1: add_sub_hkh
Info (12131): Elaborated megafunction instantiation "adc_IGBT:adc_IGBT_u|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "adc_IGBT:adc_IGBT_u|lpm_mult:Mult0"
Info (12130): Elaborated megafunction instantiation "adc_IGBT:adc_IGBT_u|lpm_divide:Div0"
Info (12133): Instantiated megafunction "adc_IGBT:adc_IGBT_u|lpm_divide:Div0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "15"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_a2p.tdf
    Info (12023): Found entity 1: lpm_divide_a2p
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_5dg.tdf
    Info (12023): Found entity 1: abs_divider_5dg
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_8af.tdf
    Info (12023): Found entity 1: alt_u_div_8af
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_j0a.tdf
    Info (12023): Found entity 1: lpm_abs_j0a
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_i0a.tdf
    Info (12023): Found entity 1: lpm_abs_i0a
Info (12130): Elaborated megafunction instantiation "adc_filter:adc_filter_u1|lpm_divide:Div0"
Info (12133): Instantiated megafunction "adc_filter:adc_filter_u1|lpm_divide:Div0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "2"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_uim.tdf
    Info (12023): Found entity 1: lpm_divide_uim
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_mlh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_07f.tdf
    Info (12023): Found entity 1: alt_u_div_07f
Info (12130): Elaborated megafunction instantiation "seg_led_pcf8591:u_seg_led_pcf8591|lpm_divide:Div1"
Info (12133): Instantiated megafunction "seg_led_pcf8591:u_seg_led_pcf8591|lpm_divide:Div1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "20"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_0jm.tdf
    Info (12023): Found entity 1: lpm_divide_0jm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf
    Info (12023): Found entity 1: sign_div_unsign_olh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_47f.tdf
    Info (12023): Found entity 1: alt_u_div_47f
Info (12130): Elaborated megafunction instantiation "seg_led_pcf8591:u_seg_led_pcf8591|lpm_divide:Mod2"
Info (12133): Instantiated megafunction "seg_led_pcf8591:u_seg_led_pcf8591|lpm_divide:Mod2" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "20"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_0bm.tdf
    Info (12023): Found entity 1: lpm_divide_0bm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_llh.tdf
    Info (12023): Found entity 1: sign_div_unsign_llh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_u6f.tdf
    Info (12023): Found entity 1: alt_u_div_u6f
Info (12130): Elaborated megafunction instantiation "seg_led_pcf8591:u_seg_led_pcf8591|lpm_divide:Div0"
Info (12133): Instantiated megafunction "seg_led_pcf8591:u_seg_led_pcf8591|lpm_divide:Div0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "20"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_tim.tdf
    Info (12023): Found entity 1: lpm_divide_tim
Info (12130): Elaborated megafunction instantiation "seg_led_pcf8591:u_seg_led_pcf8591|lpm_divide:Mod0"
Info (12133): Instantiated megafunction "seg_led_pcf8591:u_seg_led_pcf8591|lpm_divide:Mod0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "20"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "seg_led_pcf8591:u_seg_led_pcf8591|lpm_divide:Div2"
Info (12133): Instantiated megafunction "seg_led_pcf8591:u_seg_led_pcf8591|lpm_divide:Div2" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "20"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_akm.tdf
    Info (12023): Found entity 1: lpm_divide_akm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_2nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_2nh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_o9f.tdf
    Info (12023): Found entity 1: alt_u_div_o9f
Info (12130): Elaborated megafunction instantiation "adc_IGBT:adc_IGBT_u|lpm_mult:Mult1"
Info (12133): Instantiated megafunction "adc_IGBT:adc_IGBT_u|lpm_mult:Mult1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "15"
    Info (12134): Parameter "LPM_WIDTHB" = "15"
    Info (12134): Parameter "LPM_WIDTHP" = "30"
    Info (12134): Parameter "LPM_WIDTHR" = "30"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "adc_IGBT:adc_IGBT_u|lpm_mult:Mult1|multcore:mult_core", which is child of megafunction instantiation "adc_IGBT:adc_IGBT_u|lpm_mult:Mult1"
Info (12131): Elaborated megafunction instantiation "adc_IGBT:adc_IGBT_u|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "adc_IGBT:adc_IGBT_u|lpm_mult:Mult1"
Info (12131): Elaborated megafunction instantiation "adc_IGBT:adc_IGBT_u|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]", which is child of megafunction instantiation "adc_IGBT:adc_IGBT_u|lpm_mult:Mult1"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_jkh.tdf
    Info (12023): Found entity 1: add_sub_jkh
Info (12131): Elaborated megafunction instantiation "adc_IGBT:adc_IGBT_u|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "adc_IGBT:adc_IGBT_u|lpm_mult:Mult1"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_p9h.tdf
    Info (12023): Found entity 1: add_sub_p9h
Info (12131): Elaborated megafunction instantiation "adc_IGBT:adc_IGBT_u|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "adc_IGBT:adc_IGBT_u|lpm_mult:Mult1"
Info (12131): Elaborated megafunction instantiation "adc_IGBT:adc_IGBT_u|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "adc_IGBT:adc_IGBT_u|lpm_mult:Mult1"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_ekh.tdf
    Info (12023): Found entity 1: add_sub_ekh
Info (12131): Elaborated megafunction instantiation "adc_IGBT:adc_IGBT_u|lpm_mult:Mult1|altshift:external_latency_ffs", which is child of megafunction instantiation "adc_IGBT:adc_IGBT_u|lpm_mult:Mult1"
Info (12130): Elaborated megafunction instantiation "adc_IGBT:adc_IGBT_u|lpm_divide:Div1"
Info (12133): Instantiated megafunction "adc_IGBT:adc_IGBT_u|lpm_divide:Div1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "15"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12130): Elaborated megafunction instantiation "pcf8591:u_pcf8591|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "pcf8591:u_pcf8591|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "12"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHP" = "20"
    Info (12134): Parameter "LPM_WIDTHR" = "20"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "pcf8591:u_pcf8591|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "pcf8591:u_pcf8591|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "pcf8591:u_pcf8591|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "pcf8591:u_pcf8591|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "pcf8591:u_pcf8591|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "pcf8591:u_pcf8591|lpm_mult:Mult0"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_pgh.tdf
    Info (12023): Found entity 1: add_sub_pgh
Info (12131): Elaborated megafunction instantiation "pcf8591:u_pcf8591|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "pcf8591:u_pcf8591|lpm_mult:Mult0"
Warning (12241): 5 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 49 buffer(s)
    Info (13016): Ignored 49 CARRY_SUM buffer(s)
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "IGBT[2]" is stuck at GND
    Warning (13410): Pin "IGBT[3]" is stuck at GND
    Warning (13410): Pin "IGBT[4]" is stuck at GND
    Warning (13410): Pin "reset_IGBT_driver1" is stuck at GND
    Warning (13410): Pin "reset_IGBT_driver2" is stuck at GND
    Warning (13410): Pin "reset_IGBT_driver3" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "seg_led_pcf8591:u_seg_led_pcf8591|lpm_divide:Div1|lpm_divide_0jm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_47f:divider|add_sub_14_result_int[1]~14"
    Info (17048): Logic cell "seg_led_pcf8591:u_seg_led_pcf8591|lpm_divide:Mod2|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_19_result_int[0]~0"
    Info (17048): Logic cell "seg_led_pcf8591:u_seg_led_pcf8591|lpm_divide:Mod2|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_17_result_int[0]~10"
    Info (17048): Logic cell "seg_led_pcf8591:u_seg_led_pcf8591|lpm_divide:Mod2|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_18_result_int[0]~10"
    Info (17048): Logic cell "seg_led_pcf8591:u_seg_led_pcf8591|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_19_result_int[0]~0"
    Info (17048): Logic cell "seg_led_pcf8591:u_seg_led_pcf8591|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_14_result_int[0]~10"
    Info (17048): Logic cell "seg_led_pcf8591:u_seg_led_pcf8591|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_15_result_int[0]~10"
    Info (17048): Logic cell "seg_led_pcf8591:u_seg_led_pcf8591|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_16_result_int[0]~10"
    Info (17048): Logic cell "seg_led_pcf8591:u_seg_led_pcf8591|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_17_result_int[0]~10"
    Info (17048): Logic cell "seg_led_pcf8591:u_seg_led_pcf8591|lpm_divide:Mod1|lpm_divide_0bm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider|add_sub_18_result_int[0]~10"
    Info (17048): Logic cell "seg_led_pcf8591:u_seg_led_pcf8591|lpm_divide:Div2|lpm_divide_akm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_o9f:divider|add_sub_17_result_int[2]~18"
    Info (17048): Logic cell "seg_led_pcf8591:u_seg_led_pcf8591|lpm_divide:Div2|lpm_divide_akm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_o9f:divider|add_sub_17_result_int[1]~20"
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_signaltap:auto_signaltap_0"
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/output_files/dev_board.map.smsg
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 385 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 8 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "fault_IGBT_driver1"
    Warning (15610): No output dependent on input pin "fault_IGBT_driver2"
    Warning (15610): No output dependent on input pin "fault_IGBT_driver3"
    Warning (15610): No output dependent on input pin "error_IGBT_driver1"
    Warning (15610): No output dependent on input pin "error_IGBT_driver2"
    Warning (15610): No output dependent on input pin "error_IGBT_driver3"
    Warning (15610): No output dependent on input pin "Otr_A"
    Warning (15610): No output dependent on input pin "Otr_B"
Info (21057): Implemented 8705 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 32 input pins
    Info (21059): Implemented 35 output pins
    Info (21060): Implemented 2 bidirectional pins
    Info (21061): Implemented 8430 logic cells
    Info (21064): Implemented 204 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 70 warnings
    Info: Peak virtual memory: 5026 megabytes
    Info: Processing ended: Fri May 10 10:20:33 2024
    Info: Elapsed time: 00:00:33
    Info: Total CPU time (on all processors): 00:00:46


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/work/SynologyDrive/Projects in progress/TMS(Transcranial magnetic stimulate)/verilog/Development_Board/par/output_files/dev_board.map.smsg.


