// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="BFS_Ctrl_32X1_VER1_BFS_Ctrl_32X1_VER1,hls_ip_2020_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcu280-fsvh2892-2L-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=3.201000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=238,HLS_SYN_LUT=2285,HLS_VERSION=2020_2}" *)

module BFS_Ctrl_32X1_VER1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        dummyParam,
        N_Vertex,
        resWrite,
        glblIterIdx,
        cnt_scatter_0,
        cnt_scatter_1,
        cnt_scatter_2,
        cnt_scatter_3,
        cnt_scatter_4,
        cnt_scatter_5,
        cnt_scatter_6,
        cnt_scatter_7,
        cnt_scatter_8,
        cnt_scatter_9,
        cnt_scatter_10,
        cnt_scatter_11,
        cnt_scatter_12,
        cnt_scatter_13,
        cnt_scatter_14,
        cnt_scatter_15,
        cnt_scatter_16,
        cnt_scatter_17,
        cnt_scatter_18,
        cnt_scatter_19,
        cnt_scatter_20,
        cnt_scatter_21,
        cnt_scatter_22,
        cnt_scatter_23,
        cnt_scatter_24,
        cnt_scatter_25,
        cnt_scatter_26,
        cnt_scatter_27,
        cnt_scatter_28,
        cnt_scatter_29,
        cnt_scatter_30,
        cnt_scatter_31,
        cnt_gather_0,
        cnt_gather_1,
        cnt_gather_2,
        cnt_gather_3,
        cnt_gather_4,
        cnt_gather_5,
        cnt_gather_6,
        cnt_gather_7,
        cnt_gather_8,
        cnt_gather_9,
        cnt_gather_10,
        cnt_gather_11,
        cnt_gather_12,
        cnt_gather_13,
        cnt_gather_14,
        cnt_gather_15,
        cnt_gather_16,
        cnt_gather_17,
        cnt_gather_18,
        cnt_gather_19,
        cnt_gather_20,
        cnt_gather_21,
        cnt_gather_22,
        cnt_gather_23,
        cnt_gather_24,
        cnt_gather_25,
        cnt_gather_26,
        cnt_gather_27,
        cnt_gather_28,
        cnt_gather_29,
        cnt_gather_30,
        cnt_gather_31,
        exist_0,
        exist_1,
        exist_2,
        exist_3,
        exist_4,
        exist_5,
        exist_6,
        exist_7,
        exist_8,
        exist_9,
        exist_10,
        exist_11,
        exist_12,
        exist_13,
        exist_14,
        exist_15,
        exist_16,
        exist_17,
        exist_18,
        exist_19,
        exist_20,
        exist_21,
        exist_22,
        exist_23,
        exist_24,
        exist_25,
        exist_26,
        exist_27,
        exist_28,
        exist_29,
        exist_30,
        exist_31
);

parameter    ap_ST_fsm_state1 = 9'd1;
parameter    ap_ST_fsm_state2 = 9'd2;
parameter    ap_ST_fsm_state3 = 9'd4;
parameter    ap_ST_fsm_state4 = 9'd8;
parameter    ap_ST_fsm_state5 = 9'd16;
parameter    ap_ST_fsm_state6 = 9'd32;
parameter    ap_ST_fsm_state7 = 9'd64;
parameter    ap_ST_fsm_state8 = 9'd128;
parameter    ap_ST_fsm_state9 = 9'd256;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   dummyParam;
input  [31:0] N_Vertex;
output   resWrite;
output  [15:0] glblIterIdx;
input  [31:0] cnt_scatter_0;
input  [31:0] cnt_scatter_1;
input  [31:0] cnt_scatter_2;
input  [31:0] cnt_scatter_3;
input  [31:0] cnt_scatter_4;
input  [31:0] cnt_scatter_5;
input  [31:0] cnt_scatter_6;
input  [31:0] cnt_scatter_7;
input  [31:0] cnt_scatter_8;
input  [31:0] cnt_scatter_9;
input  [31:0] cnt_scatter_10;
input  [31:0] cnt_scatter_11;
input  [31:0] cnt_scatter_12;
input  [31:0] cnt_scatter_13;
input  [31:0] cnt_scatter_14;
input  [31:0] cnt_scatter_15;
input  [31:0] cnt_scatter_16;
input  [31:0] cnt_scatter_17;
input  [31:0] cnt_scatter_18;
input  [31:0] cnt_scatter_19;
input  [31:0] cnt_scatter_20;
input  [31:0] cnt_scatter_21;
input  [31:0] cnt_scatter_22;
input  [31:0] cnt_scatter_23;
input  [31:0] cnt_scatter_24;
input  [31:0] cnt_scatter_25;
input  [31:0] cnt_scatter_26;
input  [31:0] cnt_scatter_27;
input  [31:0] cnt_scatter_28;
input  [31:0] cnt_scatter_29;
input  [31:0] cnt_scatter_30;
input  [31:0] cnt_scatter_31;
input  [31:0] cnt_gather_0;
input  [31:0] cnt_gather_1;
input  [31:0] cnt_gather_2;
input  [31:0] cnt_gather_3;
input  [31:0] cnt_gather_4;
input  [31:0] cnt_gather_5;
input  [31:0] cnt_gather_6;
input  [31:0] cnt_gather_7;
input  [31:0] cnt_gather_8;
input  [31:0] cnt_gather_9;
input  [31:0] cnt_gather_10;
input  [31:0] cnt_gather_11;
input  [31:0] cnt_gather_12;
input  [31:0] cnt_gather_13;
input  [31:0] cnt_gather_14;
input  [31:0] cnt_gather_15;
input  [31:0] cnt_gather_16;
input  [31:0] cnt_gather_17;
input  [31:0] cnt_gather_18;
input  [31:0] cnt_gather_19;
input  [31:0] cnt_gather_20;
input  [31:0] cnt_gather_21;
input  [31:0] cnt_gather_22;
input  [31:0] cnt_gather_23;
input  [31:0] cnt_gather_24;
input  [31:0] cnt_gather_25;
input  [31:0] cnt_gather_26;
input  [31:0] cnt_gather_27;
input  [31:0] cnt_gather_28;
input  [31:0] cnt_gather_29;
input  [31:0] cnt_gather_30;
input  [31:0] cnt_gather_31;
input   exist_0;
input   exist_1;
input   exist_2;
input   exist_3;
input   exist_4;
input   exist_5;
input   exist_6;
input   exist_7;
input   exist_8;
input   exist_9;
input   exist_10;
input   exist_11;
input   exist_12;
input   exist_13;
input   exist_14;
input   exist_15;
input   exist_16;
input   exist_17;
input   exist_18;
input   exist_19;
input   exist_20;
input   exist_21;
input   exist_22;
input   exist_23;
input   exist_24;
input   exist_25;
input   exist_26;
input   exist_27;
input   exist_28;
input   exist_29;
input   exist_30;
input   exist_31;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [8:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    resWrite_1_data_reg;
reg    resWrite_1_data_in;
reg    resWrite_1_vld_reg;
reg    resWrite_1_vld_in;
reg    resWrite_1_ack_in;
reg   [15:0] glblIterIdx_1_data_reg;
reg    glblIterIdx_1_vld_reg;
reg    glblIterIdx_1_vld_in;
reg    glblIterIdx_1_ack_in;
reg   [15:0] iterIdx;
wire   [0:0] icmp_ln172_fu_877_p2;
reg   [0:0] icmp_ln172_reg_1273;
wire    ap_CS_fsm_state3;
wire   [31:0] add_ln184_4_fu_882_p2;
reg   [31:0] add_ln184_4_reg_1277;
wire    ap_CS_fsm_state5;
wire   [31:0] add_ln184_12_fu_888_p2;
reg   [31:0] add_ln184_12_reg_1282;
wire   [31:0] add_ln184_30_fu_978_p2;
reg   [31:0] add_ln184_30_reg_1287;
wire   [31:0] add_ln188_4_fu_984_p2;
reg   [31:0] add_ln188_4_reg_1292;
wire   [31:0] add_ln188_12_fu_990_p2;
reg   [31:0] add_ln188_12_reg_1297;
wire   [31:0] add_ln188_30_fu_1080_p2;
reg   [31:0] add_ln188_30_reg_1302;
wire    grp_BFS_PE_fu_862_ap_start;
wire    grp_BFS_PE_fu_862_ap_done;
wire    grp_BFS_PE_fu_862_ap_idle;
wire    grp_BFS_PE_fu_862_ap_ready;
reg    grp_BFS_PE_fu_862_ap_start_reg;
wire    ap_CS_fsm_state7;
wire   [0:0] exist_0_read_read_fu_669_p2;
wire   [0:0] exist_1_read_read_fu_675_p2;
wire   [0:0] exist_2_read_read_fu_681_p2;
wire   [0:0] exist_3_read_read_fu_687_p2;
wire   [0:0] exist_4_read_read_fu_693_p2;
wire   [0:0] exist_5_read_read_fu_699_p2;
wire   [0:0] exist_6_read_read_fu_705_p2;
wire   [0:0] exist_7_read_read_fu_711_p2;
wire   [0:0] exist_8_read_read_fu_717_p2;
wire   [0:0] exist_9_read_read_fu_723_p2;
wire   [0:0] exist_10_read_read_fu_729_p2;
wire   [0:0] exist_11_read_read_fu_735_p2;
wire   [0:0] exist_12_read_read_fu_741_p2;
wire   [0:0] exist_13_read_read_fu_747_p2;
wire   [0:0] exist_14_read_read_fu_753_p2;
wire   [0:0] exist_15_read_read_fu_759_p2;
wire   [0:0] exist_16_read_read_fu_765_p2;
wire   [0:0] exist_17_read_read_fu_771_p2;
wire   [0:0] exist_18_read_read_fu_777_p2;
wire   [0:0] exist_19_read_read_fu_783_p2;
wire   [0:0] exist_20_read_read_fu_789_p2;
wire   [0:0] exist_21_read_read_fu_795_p2;
wire   [0:0] exist_22_read_read_fu_801_p2;
wire   [0:0] exist_23_read_read_fu_807_p2;
wire   [0:0] exist_24_read_read_fu_813_p2;
wire   [0:0] exist_25_read_read_fu_819_p2;
wire   [0:0] exist_26_read_read_fu_825_p2;
wire   [0:0] exist_27_read_read_fu_831_p2;
wire   [0:0] exist_28_read_read_fu_837_p2;
wire   [0:0] exist_29_read_read_fu_843_p2;
wire   [0:0] exist_30_read_read_fu_849_p2;
wire   [0:0] exist_31_read_read_fu_855_p2;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state9;
wire   [15:0] add_ln202_fu_1254_p2;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state6;
wire   [31:0] zext_ln172_fu_873_p1;
wire   [31:0] add_ln184_17_fu_900_p2;
wire   [31:0] add_ln184_16_fu_894_p2;
wire   [31:0] add_ln184_20_fu_918_p2;
wire   [31:0] add_ln184_19_fu_912_p2;
wire   [31:0] add_ln184_21_fu_924_p2;
wire   [31:0] add_ln184_18_fu_906_p2;
wire   [31:0] add_ln184_24_fu_942_p2;
wire   [31:0] add_ln184_23_fu_936_p2;
wire   [31:0] add_ln184_27_fu_960_p2;
wire   [31:0] add_ln184_26_fu_954_p2;
wire   [31:0] add_ln184_28_fu_966_p2;
wire   [31:0] add_ln184_25_fu_948_p2;
wire   [31:0] add_ln184_29_fu_972_p2;
wire   [31:0] add_ln184_22_fu_930_p2;
wire   [31:0] add_ln188_17_fu_1002_p2;
wire   [31:0] add_ln188_16_fu_996_p2;
wire   [31:0] add_ln188_20_fu_1020_p2;
wire   [31:0] add_ln188_19_fu_1014_p2;
wire   [31:0] add_ln188_21_fu_1026_p2;
wire   [31:0] add_ln188_18_fu_1008_p2;
wire   [31:0] add_ln188_24_fu_1044_p2;
wire   [31:0] add_ln188_23_fu_1038_p2;
wire   [31:0] add_ln188_27_fu_1062_p2;
wire   [31:0] add_ln188_26_fu_1056_p2;
wire   [31:0] add_ln188_28_fu_1068_p2;
wire   [31:0] add_ln188_25_fu_1050_p2;
wire   [31:0] add_ln188_29_fu_1074_p2;
wire   [31:0] add_ln188_22_fu_1032_p2;
wire   [31:0] add_ln184_1_fu_1092_p2;
wire   [31:0] add_ln184_fu_1086_p2;
wire   [31:0] add_ln184_3_fu_1104_p2;
wire   [31:0] add_ln184_5_fu_1110_p2;
wire   [31:0] add_ln184_2_fu_1098_p2;
wire   [31:0] add_ln184_9_fu_1127_p2;
wire   [31:0] add_ln184_8_fu_1121_p2;
wire   [31:0] add_ln184_11_fu_1139_p2;
wire   [31:0] add_ln184_13_fu_1145_p2;
wire   [31:0] add_ln184_10_fu_1133_p2;
wire   [31:0] add_ln184_14_fu_1150_p2;
wire   [31:0] add_ln184_7_fu_1115_p2;
wire   [31:0] add_ln184_15_fu_1156_p2;
wire   [31:0] add_ln188_1_fu_1173_p2;
wire   [31:0] add_ln188_fu_1167_p2;
wire   [31:0] add_ln188_3_fu_1185_p2;
wire   [31:0] add_ln188_5_fu_1191_p2;
wire   [31:0] add_ln188_2_fu_1179_p2;
wire   [31:0] add_ln188_9_fu_1208_p2;
wire   [31:0] add_ln188_8_fu_1202_p2;
wire   [31:0] add_ln188_11_fu_1220_p2;
wire   [31:0] add_ln188_13_fu_1226_p2;
wire   [31:0] add_ln188_10_fu_1214_p2;
wire   [31:0] add_ln188_14_fu_1231_p2;
wire   [31:0] add_ln188_7_fu_1196_p2;
wire   [31:0] add_ln188_15_fu_1237_p2;
wire   [31:0] add_ln184_6_fu_1162_p2;
wire   [31:0] add_ln188_6_fu_1243_p2;
wire   [0:0] icmp_ln184_fu_1248_p2;
reg    ap_block_state9;
reg   [8:0] ap_NS_fsm;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 9'd1;
#0 resWrite_1_data_reg = 1'b0;
#0 resWrite_1_vld_reg = 1'b0;
#0 glblIterIdx_1_data_reg = 16'd0;
#0 glblIterIdx_1_vld_reg = 1'b0;
#0 iterIdx = 16'd0;
#0 grp_BFS_PE_fu_862_ap_start_reg = 1'b0;
end

BFS_Ctrl_32X1_VER1_BFS_PE grp_BFS_PE_fu_862(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_BFS_PE_fu_862_ap_start),
    .ap_done(grp_BFS_PE_fu_862_ap_done),
    .ap_idle(grp_BFS_PE_fu_862_ap_idle),
    .ap_ready(grp_BFS_PE_fu_862_ap_ready),
    .dummyParam(dummyParam)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_BFS_PE_fu_862_ap_start_reg <= 1'b0;
    end else begin
        if ((((1'b1 == ap_CS_fsm_state7) & ((icmp_ln172_reg_1273 == 1'd0) | ((exist_31_read_read_fu_855_p2 == 1'd0) & (exist_30_read_read_fu_849_p2 == 1'd0) & (exist_29_read_read_fu_843_p2 == 1'd0) & (exist_28_read_read_fu_837_p2 == 1'd0) & (exist_27_read_read_fu_831_p2 == 1'd0) & (exist_26_read_read_fu_825_p2 == 1'd0) & (exist_25_read_read_fu_819_p2 == 1'd0) & (exist_24_read_read_fu_813_p2 == 1'd0) & (exist_23_read_read_fu_807_p2 == 1'd0) & (exist_22_read_read_fu_801_p2 == 1'd0) & (exist_21_read_read_fu_795_p2 == 1'd0) & (exist_20_read_read_fu_789_p2 == 1'd0) & (exist_19_read_read_fu_783_p2 == 1'd0) & (exist_18_read_read_fu_777_p2 == 1'd0) & (exist_17_read_read_fu_771_p2 == 1'd0) & (exist_16_read_read_fu_765_p2 == 1'd0) & (exist_15_read_read_fu_759_p2 == 1'd0) & (exist_14_read_read_fu_753_p2 == 1'd0) & (exist_13_read_read_fu_747_p2 == 1'd0) & (exist_12_read_read_fu_741_p2 == 1'd0) & (exist_11_read_read_fu_735_p2 == 1'd0) & (exist_10_read_read_fu_729_p2 == 1'd0) & (exist_9_read_read_fu_723_p2 == 1'd0) & (exist_8_read_read_fu_717_p2 == 1'd0) & (exist_7_read_read_fu_711_p2 == 1'd0) & (exist_6_read_read_fu_705_p2 == 1'd0) & (exist_5_read_read_fu_699_p2 == 1'd0) & (exist_4_read_read_fu_693_p2 == 1'd0) & (exist_3_read_read_fu_687_p2 == 1'd0) & (exist_2_read_read_fu_681_p2 == 1'd0) & (exist_1_read_read_fu_675_p2 == 1'd0) & (exist_0_read_read_fu_669_p2 == 1'd0)))) | ((1'b1 == ap_CS_fsm_state3) & (icmp_ln172_fu_877_p2 == 1'd1)))) begin
            grp_BFS_PE_fu_862_ap_start_reg <= 1'b1;
        end else if ((grp_BFS_PE_fu_862_ap_ready == 1'b1)) begin
            grp_BFS_PE_fu_862_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        add_ln184_12_reg_1282 <= add_ln184_12_fu_888_p2;
        add_ln184_30_reg_1287 <= add_ln184_30_fu_978_p2;
        add_ln184_4_reg_1277 <= add_ln184_4_fu_882_p2;
        add_ln188_12_reg_1297 <= add_ln188_12_fu_990_p2;
        add_ln188_30_reg_1302 <= add_ln188_30_fu_1080_p2;
        add_ln188_4_reg_1292 <= add_ln188_4_fu_984_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((~((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0)) & (1'b1 == 1'b1) & (glblIterIdx_1_vld_in == 1'b1) & (glblIterIdx_1_vld_reg == 1'b1)) | (~((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0)) & (glblIterIdx_1_vld_in == 1'b1) & (glblIterIdx_1_vld_reg == 1'b0)))) begin
        glblIterIdx_1_data_reg <= iterIdx;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        icmp_ln172_reg_1273 <= icmp_ln172_fu_877_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        iterIdx <= add_ln202_fu_1254_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((~((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0)) & (1'b1 == 1'b1) & (resWrite_1_vld_in == 1'b1) & (resWrite_1_vld_reg == 1'b1)) | (~((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0)) & (resWrite_1_vld_in == 1'b1) & (resWrite_1_vld_reg == 1'b0)))) begin
        resWrite_1_data_reg <= resWrite_1_data_in;
    end
end

always @ (*) begin
    if ((~((glblIterIdx_1_ack_in == 1'b0) | (resWrite_1_ack_in == 1'b0) | (grp_BFS_PE_fu_862_ap_done == 1'b0)) & (1'b1 == ap_CS_fsm_state9))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((~((glblIterIdx_1_ack_in == 1'b0) | (resWrite_1_ack_in == 1'b0) | (grp_BFS_PE_fu_862_ap_done == 1'b0)) & (1'b1 == ap_CS_fsm_state9))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((glblIterIdx_1_vld_reg == 1'b0) | ((1'b1 == 1'b1) & (glblIterIdx_1_vld_reg == 1'b1)))) begin
        glblIterIdx_1_ack_in = 1'b1;
    end else begin
        glblIterIdx_1_ack_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln172_fu_877_p2 == 1'd1))) begin
        glblIterIdx_1_vld_in = 1'b1;
    end else begin
        glblIterIdx_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((resWrite_1_vld_reg == 1'b0) | ((1'b1 == 1'b1) & (resWrite_1_vld_reg == 1'b1)))) begin
        resWrite_1_ack_in = 1'b1;
    end else begin
        resWrite_1_ack_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) & ((icmp_ln172_reg_1273 == 1'd0) | ((exist_31_read_read_fu_855_p2 == 1'd0) & (exist_30_read_read_fu_849_p2 == 1'd0) & (exist_29_read_read_fu_843_p2 == 1'd0) & (exist_28_read_read_fu_837_p2 == 1'd0) & (exist_27_read_read_fu_831_p2 == 1'd0) & (exist_26_read_read_fu_825_p2 == 1'd0) & (exist_25_read_read_fu_819_p2 == 1'd0) & (exist_24_read_read_fu_813_p2 == 1'd0) & (exist_23_read_read_fu_807_p2 == 1'd0) & (exist_22_read_read_fu_801_p2 == 1'd0) & (exist_21_read_read_fu_795_p2 == 1'd0) & (exist_20_read_read_fu_789_p2 == 1'd0) & (exist_19_read_read_fu_783_p2 == 1'd0) & (exist_18_read_read_fu_777_p2 == 1'd0) & (exist_17_read_read_fu_771_p2 == 1'd0) & (exist_16_read_read_fu_765_p2 == 1'd0) & (exist_15_read_read_fu_759_p2 == 1'd0) & (exist_14_read_read_fu_753_p2 == 1'd0) & (exist_13_read_read_fu_747_p2 == 1'd0) & (exist_12_read_read_fu_741_p2 == 1'd0) & (exist_11_read_read_fu_735_p2 == 1'd0) & (exist_10_read_read_fu_729_p2 == 1'd0) & (exist_9_read_read_fu_723_p2 == 1'd0) & (exist_8_read_read_fu_717_p2 == 1'd0) & (exist_7_read_read_fu_711_p2 == 1'd0) & (exist_6_read_read_fu_705_p2 == 1'd0) & (exist_5_read_read_fu_699_p2 == 1'd0) & (exist_4_read_read_fu_693_p2 == 1'd0) & (exist_3_read_read_fu_687_p2 == 1'd0) & (exist_2_read_read_fu_681_p2 == 1'd0) & (exist_1_read_read_fu_675_p2 == 1'd0) & (exist_0_read_read_fu_669_p2 == 1'd0))))) begin
        resWrite_1_data_in = 1'd1;
    end else if ((((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)) | ((1'b1 == ap_CS_fsm_state3) & (icmp_ln172_fu_877_p2 == 1'd1)))) begin
        resWrite_1_data_in = 1'd0;
    end else begin
        resWrite_1_data_in = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)) | ((1'b1 == ap_CS_fsm_state7) & ((icmp_ln172_reg_1273 == 1'd0) | ((exist_31_read_read_fu_855_p2 == 1'd0) & (exist_30_read_read_fu_849_p2 == 1'd0) & (exist_29_read_read_fu_843_p2 == 1'd0) & (exist_28_read_read_fu_837_p2 == 1'd0) & (exist_27_read_read_fu_831_p2 == 1'd0) & (exist_26_read_read_fu_825_p2 == 1'd0) & (exist_25_read_read_fu_819_p2 == 1'd0) & (exist_24_read_read_fu_813_p2 == 1'd0) & (exist_23_read_read_fu_807_p2 == 1'd0) & (exist_22_read_read_fu_801_p2 == 1'd0) & (exist_21_read_read_fu_795_p2 == 1'd0) & (exist_20_read_read_fu_789_p2 == 1'd0) & (exist_19_read_read_fu_783_p2 == 1'd0) & (exist_18_read_read_fu_777_p2 == 1'd0) & (exist_17_read_read_fu_771_p2 == 1'd0) & (exist_16_read_read_fu_765_p2 == 1'd0) & (exist_15_read_read_fu_759_p2 == 1'd0) & (exist_14_read_read_fu_753_p2 == 1'd0) & (exist_13_read_read_fu_747_p2 == 1'd0) & (exist_12_read_read_fu_741_p2 == 1'd0) & (exist_11_read_read_fu_735_p2 == 1'd0) & (exist_10_read_read_fu_729_p2 == 1'd0) & (exist_9_read_read_fu_723_p2 == 1'd0) & (exist_8_read_read_fu_717_p2 == 1'd0) & (exist_7_read_read_fu_711_p2 == 1'd0) & (exist_6_read_read_fu_705_p2 == 1'd0) & (exist_5_read_read_fu_699_p2 == 1'd0) & (exist_4_read_read_fu_693_p2 == 1'd0) & (exist_3_read_read_fu_687_p2 == 1'd0) & (exist_2_read_read_fu_681_p2 == 1'd0) & (exist_1_read_read_fu_675_p2 == 1'd0) & (exist_0_read_read_fu_669_p2 == 1'd0)))) | ((1'b1 == ap_CS_fsm_state3) & (icmp_ln172_fu_877_p2 == 1'd1)))) begin
        resWrite_1_vld_in = 1'b1;
    end else begin
        resWrite_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln172_fu_877_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((grp_BFS_PE_fu_862_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((icmp_ln184_fu_1248_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state7 : begin
            if (((1'b1 == ap_CS_fsm_state7) & ((icmp_ln172_reg_1273 == 1'd0) | ((exist_31_read_read_fu_855_p2 == 1'd0) & (exist_30_read_read_fu_849_p2 == 1'd0) & (exist_29_read_read_fu_843_p2 == 1'd0) & (exist_28_read_read_fu_837_p2 == 1'd0) & (exist_27_read_read_fu_831_p2 == 1'd0) & (exist_26_read_read_fu_825_p2 == 1'd0) & (exist_25_read_read_fu_819_p2 == 1'd0) & (exist_24_read_read_fu_813_p2 == 1'd0) & (exist_23_read_read_fu_807_p2 == 1'd0) & (exist_22_read_read_fu_801_p2 == 1'd0) & (exist_21_read_read_fu_795_p2 == 1'd0) & (exist_20_read_read_fu_789_p2 == 1'd0) & (exist_19_read_read_fu_783_p2 == 1'd0) & (exist_18_read_read_fu_777_p2 == 1'd0) & (exist_17_read_read_fu_771_p2 == 1'd0) & (exist_16_read_read_fu_765_p2 == 1'd0) & (exist_15_read_read_fu_759_p2 == 1'd0) & (exist_14_read_read_fu_753_p2 == 1'd0) & (exist_13_read_read_fu_747_p2 == 1'd0) & (exist_12_read_read_fu_741_p2 == 1'd0) & (exist_11_read_read_fu_735_p2 == 1'd0) & (exist_10_read_read_fu_729_p2 == 1'd0) & (exist_9_read_read_fu_723_p2 == 1'd0) & (exist_8_read_read_fu_717_p2 == 1'd0) & (exist_7_read_read_fu_711_p2 == 1'd0) & (exist_6_read_read_fu_705_p2 == 1'd0) & (exist_5_read_read_fu_699_p2 == 1'd0) & (exist_4_read_read_fu_693_p2 == 1'd0) & (exist_3_read_read_fu_687_p2 == 1'd0) & (exist_2_read_read_fu_681_p2 == 1'd0) & (exist_1_read_read_fu_675_p2 == 1'd0) & (exist_0_read_read_fu_669_p2 == 1'd0))))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state9 : begin
            if ((~((glblIterIdx_1_ack_in == 1'b0) | (resWrite_1_ack_in == 1'b0) | (grp_BFS_PE_fu_862_ap_done == 1'b0)) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln184_10_fu_1133_p2 = (add_ln184_9_fu_1127_p2 + add_ln184_8_fu_1121_p2);

assign add_ln184_11_fu_1139_p2 = (cnt_scatter_12 + cnt_scatter_13);

assign add_ln184_12_fu_888_p2 = (cnt_scatter_14 + cnt_scatter_15);

assign add_ln184_13_fu_1145_p2 = (add_ln184_12_reg_1282 + add_ln184_11_fu_1139_p2);

assign add_ln184_14_fu_1150_p2 = (add_ln184_13_fu_1145_p2 + add_ln184_10_fu_1133_p2);

assign add_ln184_15_fu_1156_p2 = (add_ln184_14_fu_1150_p2 + add_ln184_7_fu_1115_p2);

assign add_ln184_16_fu_894_p2 = (cnt_scatter_16 + cnt_scatter_17);

assign add_ln184_17_fu_900_p2 = (cnt_scatter_18 + cnt_scatter_19);

assign add_ln184_18_fu_906_p2 = (add_ln184_17_fu_900_p2 + add_ln184_16_fu_894_p2);

assign add_ln184_19_fu_912_p2 = (cnt_scatter_20 + cnt_scatter_21);

assign add_ln184_1_fu_1092_p2 = (cnt_scatter_2 + cnt_scatter_3);

assign add_ln184_20_fu_918_p2 = (cnt_scatter_22 + cnt_scatter_23);

assign add_ln184_21_fu_924_p2 = (add_ln184_20_fu_918_p2 + add_ln184_19_fu_912_p2);

assign add_ln184_22_fu_930_p2 = (add_ln184_21_fu_924_p2 + add_ln184_18_fu_906_p2);

assign add_ln184_23_fu_936_p2 = (cnt_scatter_24 + cnt_scatter_25);

assign add_ln184_24_fu_942_p2 = (cnt_scatter_26 + cnt_scatter_27);

assign add_ln184_25_fu_948_p2 = (add_ln184_24_fu_942_p2 + add_ln184_23_fu_936_p2);

assign add_ln184_26_fu_954_p2 = (cnt_scatter_28 + cnt_scatter_29);

assign add_ln184_27_fu_960_p2 = (cnt_scatter_30 + cnt_scatter_31);

assign add_ln184_28_fu_966_p2 = (add_ln184_27_fu_960_p2 + add_ln184_26_fu_954_p2);

assign add_ln184_29_fu_972_p2 = (add_ln184_28_fu_966_p2 + add_ln184_25_fu_948_p2);

assign add_ln184_2_fu_1098_p2 = (add_ln184_1_fu_1092_p2 + add_ln184_fu_1086_p2);

assign add_ln184_30_fu_978_p2 = (add_ln184_29_fu_972_p2 + add_ln184_22_fu_930_p2);

assign add_ln184_3_fu_1104_p2 = (cnt_scatter_4 + cnt_scatter_5);

assign add_ln184_4_fu_882_p2 = (cnt_scatter_6 + cnt_scatter_7);

assign add_ln184_5_fu_1110_p2 = (add_ln184_4_reg_1277 + add_ln184_3_fu_1104_p2);

assign add_ln184_6_fu_1162_p2 = (add_ln184_30_reg_1287 + add_ln184_15_fu_1156_p2);

assign add_ln184_7_fu_1115_p2 = (add_ln184_5_fu_1110_p2 + add_ln184_2_fu_1098_p2);

assign add_ln184_8_fu_1121_p2 = (cnt_scatter_8 + cnt_scatter_9);

assign add_ln184_9_fu_1127_p2 = (cnt_scatter_10 + cnt_scatter_11);

assign add_ln184_fu_1086_p2 = (cnt_scatter_1 + cnt_scatter_0);

assign add_ln188_10_fu_1214_p2 = (add_ln188_9_fu_1208_p2 + add_ln188_8_fu_1202_p2);

assign add_ln188_11_fu_1220_p2 = (cnt_gather_12 + cnt_gather_13);

assign add_ln188_12_fu_990_p2 = (cnt_gather_14 + cnt_gather_15);

assign add_ln188_13_fu_1226_p2 = (add_ln188_12_reg_1297 + add_ln188_11_fu_1220_p2);

assign add_ln188_14_fu_1231_p2 = (add_ln188_13_fu_1226_p2 + add_ln188_10_fu_1214_p2);

assign add_ln188_15_fu_1237_p2 = (add_ln188_14_fu_1231_p2 + add_ln188_7_fu_1196_p2);

assign add_ln188_16_fu_996_p2 = (cnt_gather_16 + cnt_gather_17);

assign add_ln188_17_fu_1002_p2 = (cnt_gather_18 + cnt_gather_19);

assign add_ln188_18_fu_1008_p2 = (add_ln188_17_fu_1002_p2 + add_ln188_16_fu_996_p2);

assign add_ln188_19_fu_1014_p2 = (cnt_gather_20 + cnt_gather_21);

assign add_ln188_1_fu_1173_p2 = (cnt_gather_2 + cnt_gather_3);

assign add_ln188_20_fu_1020_p2 = (cnt_gather_22 + cnt_gather_23);

assign add_ln188_21_fu_1026_p2 = (add_ln188_20_fu_1020_p2 + add_ln188_19_fu_1014_p2);

assign add_ln188_22_fu_1032_p2 = (add_ln188_21_fu_1026_p2 + add_ln188_18_fu_1008_p2);

assign add_ln188_23_fu_1038_p2 = (cnt_gather_24 + cnt_gather_25);

assign add_ln188_24_fu_1044_p2 = (cnt_gather_26 + cnt_gather_27);

assign add_ln188_25_fu_1050_p2 = (add_ln188_24_fu_1044_p2 + add_ln188_23_fu_1038_p2);

assign add_ln188_26_fu_1056_p2 = (cnt_gather_28 + cnt_gather_29);

assign add_ln188_27_fu_1062_p2 = (cnt_gather_30 + cnt_gather_31);

assign add_ln188_28_fu_1068_p2 = (add_ln188_27_fu_1062_p2 + add_ln188_26_fu_1056_p2);

assign add_ln188_29_fu_1074_p2 = (add_ln188_28_fu_1068_p2 + add_ln188_25_fu_1050_p2);

assign add_ln188_2_fu_1179_p2 = (add_ln188_1_fu_1173_p2 + add_ln188_fu_1167_p2);

assign add_ln188_30_fu_1080_p2 = (add_ln188_29_fu_1074_p2 + add_ln188_22_fu_1032_p2);

assign add_ln188_3_fu_1185_p2 = (cnt_gather_4 + cnt_gather_5);

assign add_ln188_4_fu_984_p2 = (cnt_gather_6 + cnt_gather_7);

assign add_ln188_5_fu_1191_p2 = (add_ln188_4_reg_1292 + add_ln188_3_fu_1185_p2);

assign add_ln188_6_fu_1243_p2 = (add_ln188_30_reg_1302 + add_ln188_15_fu_1237_p2);

assign add_ln188_7_fu_1196_p2 = (add_ln188_5_fu_1191_p2 + add_ln188_2_fu_1179_p2);

assign add_ln188_8_fu_1202_p2 = (cnt_gather_8 + cnt_gather_9);

assign add_ln188_9_fu_1208_p2 = (cnt_gather_10 + cnt_gather_11);

assign add_ln188_fu_1167_p2 = (cnt_gather_1 + cnt_gather_0);

assign add_ln202_fu_1254_p2 = (iterIdx + 16'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state9 = ((glblIterIdx_1_ack_in == 1'b0) | (resWrite_1_ack_in == 1'b0));
end

assign exist_0_read_read_fu_669_p2 = exist_0;

assign exist_10_read_read_fu_729_p2 = exist_10;

assign exist_11_read_read_fu_735_p2 = exist_11;

assign exist_12_read_read_fu_741_p2 = exist_12;

assign exist_13_read_read_fu_747_p2 = exist_13;

assign exist_14_read_read_fu_753_p2 = exist_14;

assign exist_15_read_read_fu_759_p2 = exist_15;

assign exist_16_read_read_fu_765_p2 = exist_16;

assign exist_17_read_read_fu_771_p2 = exist_17;

assign exist_18_read_read_fu_777_p2 = exist_18;

assign exist_19_read_read_fu_783_p2 = exist_19;

assign exist_1_read_read_fu_675_p2 = exist_1;

assign exist_20_read_read_fu_789_p2 = exist_20;

assign exist_21_read_read_fu_795_p2 = exist_21;

assign exist_22_read_read_fu_801_p2 = exist_22;

assign exist_23_read_read_fu_807_p2 = exist_23;

assign exist_24_read_read_fu_813_p2 = exist_24;

assign exist_25_read_read_fu_819_p2 = exist_25;

assign exist_26_read_read_fu_825_p2 = exist_26;

assign exist_27_read_read_fu_831_p2 = exist_27;

assign exist_28_read_read_fu_837_p2 = exist_28;

assign exist_29_read_read_fu_843_p2 = exist_29;

assign exist_2_read_read_fu_681_p2 = exist_2;

assign exist_30_read_read_fu_849_p2 = exist_30;

assign exist_31_read_read_fu_855_p2 = exist_31;

assign exist_3_read_read_fu_687_p2 = exist_3;

assign exist_4_read_read_fu_693_p2 = exist_4;

assign exist_5_read_read_fu_699_p2 = exist_5;

assign exist_6_read_read_fu_705_p2 = exist_6;

assign exist_7_read_read_fu_711_p2 = exist_7;

assign exist_8_read_read_fu_717_p2 = exist_8;

assign exist_9_read_read_fu_723_p2 = exist_9;

assign glblIterIdx = glblIterIdx_1_data_reg;

assign grp_BFS_PE_fu_862_ap_start = grp_BFS_PE_fu_862_ap_start_reg;

assign icmp_ln172_fu_877_p2 = ((zext_ln172_fu_873_p1 < N_Vertex) ? 1'b1 : 1'b0);

assign icmp_ln184_fu_1248_p2 = ((add_ln184_6_fu_1162_p2 == add_ln188_6_fu_1243_p2) ? 1'b1 : 1'b0);

assign resWrite = resWrite_1_data_reg;

assign zext_ln172_fu_873_p1 = iterIdx;

endmodule //BFS_Ctrl_32X1_VER1
