

================================================================
== Vitis HLS Report for 'mem_read_top_rfi_C'
================================================================
* Date:           Thu Jul  6 01:43:02 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        mem_read_top_rfi_C
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.591 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        ?|        ?|        11|          2|          1|     ?|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    444|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        8|    -|     749|   1064|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    102|    -|
|Register         |        -|    -|     552|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        8|    0|    1301|   1674|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        2|    0|       1|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------+---------------+---------+----+-----+-----+-----+
    |     Instance    |     Module    | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------+---------------+---------+----+-----+-----+-----+
    |control_s_axi_U  |control_s_axi  |        0|   0|  183|  298|    0|
    |gmem_m_axi_U     |gmem_m_axi     |        8|   0|  566|  766|    0|
    +-----------------+---------------+---------+----+-----+-----+-----+
    |Total            |               |        8|   0|  749| 1064|    0|
    +-----------------+---------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln58_1_fu_342_p2               |         +|   0|  0|  71|          64|          64|
    |add_ln58_fu_208_p2                 |         +|   0|  0|  71|          64|          64|
    |add_ln59_1_fu_285_p2               |         +|   0|  0|  39|          32|           1|
    |add_ln59_fu_223_p2                 |         +|   0|  0|  39|          32|           1|
    |add_ln64_1_fu_309_p2               |         +|   0|  0|  39|          32|           1|
    |add_ln64_fu_247_p2                 |         +|   0|  0|  39|          32|           1|
    |and_ln56_1_fu_279_p2               |       and|   0|  0|   2|           1|           1|
    |and_ln56_fu_190_p2                 |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_state10_io                |       and|   0|  0|   2|           1|           1|
    |ap_block_state12_io                |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_io                 |       and|   0|  0|   2|           1|           1|
    |ap_block_state4_io                 |       and|   0|  0|   2|           1|           1|
    |ap_condition_404                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_405                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_412                   |       and|   0|  0|   2|           1|           1|
    |icmp_ln56_1_fu_184_p2              |      icmp|   0|  0|  18|          32|           1|
    |icmp_ln56_2_fu_263_p2              |      icmp|   0|  0|  18|          32|          19|
    |icmp_ln56_3_fu_273_p2              |      icmp|   0|  0|  18|          32|           1|
    |icmp_ln56_fu_174_p2                |      icmp|   0|  0|  18|          32|          19|
    |icmp_ln62_1_fu_297_p2              |      icmp|   0|  0|  18|          32|          19|
    |icmp_ln62_fu_235_p2                |      icmp|   0|  0|  18|          32|          19|
    |ap_block_pp0_stage0_01001          |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001          |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001          |        or|   0|  0|   2|           1|           1|
    |ap_block_state10_pp0_stage0_iter4  |        or|   0|  0|   2|           1|           1|
    |ap_block_state11_io                |        or|   0|  0|   2|           1|           1|
    |ap_block_state11_pp0_stage1_iter4  |        or|   0|  0|   2|           1|           1|
    |ap_block_state13                   |        or|   0|  0|   2|           1|           1|
    |shouldContinue_fu_357_p2           |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 444|         467|         230|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                           |  25|          5|    1|          5|
    |ap_enable_reg_pp0_iter5             |   9|          2|    1|          2|
    |current_rate                        |   9|          2|   32|         64|
    |current_rate_1                      |   9|          2|   32|         64|
    |gmem_ARADDR                         |  14|          3|   64|        192|
    |gmem_blk_n_AR                       |   9|          2|    1|          2|
    |gmem_blk_n_R                        |   9|          2|    1|          2|
    |raw_data_im_i_stream_TDATA_blk_n    |   9|          2|    1|          2|
    |raw_data_real_i_stream_TDATA_blk_n  |   9|          2|    1|          2|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               | 102|         22|  134|        335|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------+----+----+-----+-----------+
    |                      Name                     | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------+----+----+-----+-----------+
    |and_ln56_1_reg_400                             |   1|   0|    1|          0|
    |and_ln56_reg_383                               |   1|   0|    1|          0|
    |ap_CS_fsm                                      |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                        |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter0_retval_0_i11_reg_157      |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter0_shouldContinue_1_reg_144  |   1|   0|    1|          0|
    |current_factor                                 |  32|   0|   32|          0|
    |current_factor_1                               |  32|   0|   32|          0|
    |current_rate                                   |  32|   0|   32|          0|
    |current_rate_1                                 |  32|   0|   32|          0|
    |current_rate_load_reg_395                      |  32|   0|   32|          0|
    |raw_data_im_i_mem_read_reg_373                 |  64|   0|   64|          0|
    |raw_data_real_i_mem_read_reg_378               |  64|   0|   64|          0|
    |trunc_ln173_1_reg_413                          |  61|   0|   61|          0|
    |trunc_ln_reg_387                               |  61|   0|   61|          0|
    |and_ln56_1_reg_400                             |  64|  32|    1|          0|
    |and_ln56_reg_383                               |  64|  32|    1|          0|
    +-----------------------------------------------+----+----+-----+-----------+
    |Total                                          | 552|  64|  426|          0|
    +-----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+------------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-------------------------------+-----+-----+------------+------------------------+--------------+
|s_axi_control_AWVALID          |   in|    1|       s_axi|                 control|        scalar|
|s_axi_control_AWREADY          |  out|    1|       s_axi|                 control|        scalar|
|s_axi_control_AWADDR           |   in|    6|       s_axi|                 control|        scalar|
|s_axi_control_WVALID           |   in|    1|       s_axi|                 control|        scalar|
|s_axi_control_WREADY           |  out|    1|       s_axi|                 control|        scalar|
|s_axi_control_WDATA            |   in|   32|       s_axi|                 control|        scalar|
|s_axi_control_WSTRB            |   in|    4|       s_axi|                 control|        scalar|
|s_axi_control_ARVALID          |   in|    1|       s_axi|                 control|        scalar|
|s_axi_control_ARREADY          |  out|    1|       s_axi|                 control|        scalar|
|s_axi_control_ARADDR           |   in|    6|       s_axi|                 control|        scalar|
|s_axi_control_RVALID           |  out|    1|       s_axi|                 control|        scalar|
|s_axi_control_RREADY           |   in|    1|       s_axi|                 control|        scalar|
|s_axi_control_RDATA            |  out|   32|       s_axi|                 control|        scalar|
|s_axi_control_RRESP            |  out|    2|       s_axi|                 control|        scalar|
|s_axi_control_BVALID           |  out|    1|       s_axi|                 control|        scalar|
|s_axi_control_BREADY           |   in|    1|       s_axi|                 control|        scalar|
|s_axi_control_BRESP            |  out|    2|       s_axi|                 control|        scalar|
|ap_local_block                 |  out|    1|  ap_ctrl_hs|      mem_read_top_rfi_C|  return value|
|ap_clk                         |   in|    1|  ap_ctrl_hs|      mem_read_top_rfi_C|  return value|
|ap_rst_n                       |   in|    1|  ap_ctrl_hs|      mem_read_top_rfi_C|  return value|
|interrupt                      |  out|    1|  ap_ctrl_hs|      mem_read_top_rfi_C|  return value|
|m_axi_gmem_AWVALID             |  out|    1|       m_axi|                    gmem|       pointer|
|m_axi_gmem_AWREADY             |   in|    1|       m_axi|                    gmem|       pointer|
|m_axi_gmem_AWADDR              |  out|   64|       m_axi|                    gmem|       pointer|
|m_axi_gmem_AWID                |  out|    1|       m_axi|                    gmem|       pointer|
|m_axi_gmem_AWLEN               |  out|    8|       m_axi|                    gmem|       pointer|
|m_axi_gmem_AWSIZE              |  out|    3|       m_axi|                    gmem|       pointer|
|m_axi_gmem_AWBURST             |  out|    2|       m_axi|                    gmem|       pointer|
|m_axi_gmem_AWLOCK              |  out|    2|       m_axi|                    gmem|       pointer|
|m_axi_gmem_AWCACHE             |  out|    4|       m_axi|                    gmem|       pointer|
|m_axi_gmem_AWPROT              |  out|    3|       m_axi|                    gmem|       pointer|
|m_axi_gmem_AWQOS               |  out|    4|       m_axi|                    gmem|       pointer|
|m_axi_gmem_AWREGION            |  out|    4|       m_axi|                    gmem|       pointer|
|m_axi_gmem_AWUSER              |  out|    1|       m_axi|                    gmem|       pointer|
|m_axi_gmem_WVALID              |  out|    1|       m_axi|                    gmem|       pointer|
|m_axi_gmem_WREADY              |   in|    1|       m_axi|                    gmem|       pointer|
|m_axi_gmem_WDATA               |  out|   64|       m_axi|                    gmem|       pointer|
|m_axi_gmem_WSTRB               |  out|    8|       m_axi|                    gmem|       pointer|
|m_axi_gmem_WLAST               |  out|    1|       m_axi|                    gmem|       pointer|
|m_axi_gmem_WID                 |  out|    1|       m_axi|                    gmem|       pointer|
|m_axi_gmem_WUSER               |  out|    1|       m_axi|                    gmem|       pointer|
|m_axi_gmem_ARVALID             |  out|    1|       m_axi|                    gmem|       pointer|
|m_axi_gmem_ARREADY             |   in|    1|       m_axi|                    gmem|       pointer|
|m_axi_gmem_ARADDR              |  out|   64|       m_axi|                    gmem|       pointer|
|m_axi_gmem_ARID                |  out|    1|       m_axi|                    gmem|       pointer|
|m_axi_gmem_ARLEN               |  out|    8|       m_axi|                    gmem|       pointer|
|m_axi_gmem_ARSIZE              |  out|    3|       m_axi|                    gmem|       pointer|
|m_axi_gmem_ARBURST             |  out|    2|       m_axi|                    gmem|       pointer|
|m_axi_gmem_ARLOCK              |  out|    2|       m_axi|                    gmem|       pointer|
|m_axi_gmem_ARCACHE             |  out|    4|       m_axi|                    gmem|       pointer|
|m_axi_gmem_ARPROT              |  out|    3|       m_axi|                    gmem|       pointer|
|m_axi_gmem_ARQOS               |  out|    4|       m_axi|                    gmem|       pointer|
|m_axi_gmem_ARREGION            |  out|    4|       m_axi|                    gmem|       pointer|
|m_axi_gmem_ARUSER              |  out|    1|       m_axi|                    gmem|       pointer|
|m_axi_gmem_RVALID              |   in|    1|       m_axi|                    gmem|       pointer|
|m_axi_gmem_RREADY              |  out|    1|       m_axi|                    gmem|       pointer|
|m_axi_gmem_RDATA               |   in|   64|       m_axi|                    gmem|       pointer|
|m_axi_gmem_RLAST               |   in|    1|       m_axi|                    gmem|       pointer|
|m_axi_gmem_RID                 |   in|    1|       m_axi|                    gmem|       pointer|
|m_axi_gmem_RUSER               |   in|    1|       m_axi|                    gmem|       pointer|
|m_axi_gmem_RRESP               |   in|    2|       m_axi|                    gmem|       pointer|
|m_axi_gmem_BVALID              |   in|    1|       m_axi|                    gmem|       pointer|
|m_axi_gmem_BREADY              |  out|    1|       m_axi|                    gmem|       pointer|
|m_axi_gmem_BRESP               |   in|    2|       m_axi|                    gmem|       pointer|
|m_axi_gmem_BID                 |   in|    1|       m_axi|                    gmem|       pointer|
|m_axi_gmem_BUSER               |   in|    1|       m_axi|                    gmem|       pointer|
|raw_data_real_i_stream_TDATA   |  out|   64|        axis|  raw_data_real_i_stream|       pointer|
|raw_data_real_i_stream_TVALID  |  out|    1|        axis|  raw_data_real_i_stream|       pointer|
|raw_data_real_i_stream_TREADY  |   in|    1|        axis|  raw_data_real_i_stream|       pointer|
|raw_data_im_i_stream_TDATA     |  out|   64|        axis|    raw_data_im_i_stream|       pointer|
|raw_data_im_i_stream_TVALID    |  out|    1|        axis|    raw_data_im_i_stream|       pointer|
|raw_data_im_i_stream_TREADY    |   in|    1|        axis|    raw_data_im_i_stream|       pointer|
+-------------------------------+-----+-----+------------+------------------------+--------------+

