{"branch": {"attack": ["perf_event_groups_insert", "x86_pmu_enable", "x86_get_event_constraints", "psi_group_change"], "normal": ["x86_get_event_constraints", "psi_group_change", "event_sched_in", "update_sg_wakeup_stats", "perf_event_groups_first", "rb_next", "x86_pmu_enable", "___perf_sw_event", "__update_load_avg_cfs_rq", "_raw_spin_lock_irqsave", "perf_pmu_nop_int", "update_load_avg"]}, "cycles": {"attack": ["native_write_msr", "memset_erms"], "normal": ["native_write_msr", "psi_group_change", "event_sched_in", "perf_swevent_add", "do_syscall_64", "perf_event_alloc", "syscall_exit_to_user_mode", "merge_sched_in", "rb_next", "syscall_return_via_sysret", "__hrtimer_init", "perf_event_update_userpage", "native_sched_clock", "inherit_event.constprop.0", "memset_erms", "kmem_cache_alloc_trace", "sched_clock_cpu", "visit_groups_merge.constprop.0.is", "entry_SYSCALL_64_after_hwframe"]}, "instructions": {"attack": ["inherit_task_group.isra.0", "perf_event_alloc", "kfree", "psi_group_change"], "normal": ["intel_pmu_event_map", "memcg_slab_free_hook", "ctx_sched_in", "psi_group_change", "merge_sched_in", "__hrtimer_init", "rb_next", "arch_perf_update_userpage", "perf_event_alloc", "perf_event_update_time"]}}