/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [2:0] celloutsig_0_0z;
  reg [3:0] celloutsig_0_11z;
  wire [12:0] celloutsig_0_12z;
  reg [2:0] celloutsig_0_13z;
  wire [2:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [2:0] celloutsig_0_17z;
  wire [13:0] celloutsig_0_18z;
  wire [2:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  reg [13:0] celloutsig_0_25z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_3z;
  reg [3:0] celloutsig_0_4z;
  wire celloutsig_0_56z;
  wire celloutsig_0_57z;
  wire celloutsig_0_5z;
  wire [4:0] celloutsig_0_6z;
  reg [9:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [17:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [7:0] celloutsig_1_14z;
  wire [2:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [26:0] celloutsig_1_3z;
  wire [6:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [4:0] celloutsig_1_8z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_5z = ~(in_data[123] | in_data[139]);
  assign celloutsig_0_57z = ~((celloutsig_0_37z | celloutsig_0_36z) & celloutsig_0_16z);
  assign celloutsig_0_36z = ~((celloutsig_0_9z | celloutsig_0_19z[2]) & (celloutsig_0_29z | celloutsig_0_14z[1]));
  assign celloutsig_1_0z = ~((in_data[159] | in_data[138]) & (in_data[117] | in_data[140]));
  assign celloutsig_1_2z = ~((celloutsig_1_0z | celloutsig_1_1z[3]) & (in_data[99] | in_data[153]));
  assign celloutsig_0_8z = ~((celloutsig_0_3z | celloutsig_0_0z[0]) & (in_data[7] | celloutsig_0_0z[0]));
  assign celloutsig_0_1z = ~((in_data[84] | in_data[82]) & (celloutsig_0_0z[1] | celloutsig_0_0z[0]));
  assign celloutsig_0_29z = celloutsig_0_17z[1] | ~(celloutsig_0_25z[5]);
  assign celloutsig_0_37z = celloutsig_0_25z[1] | ~(celloutsig_0_18z[8]);
  assign celloutsig_1_11z = celloutsig_1_1z[3] | ~(celloutsig_1_0z);
  assign celloutsig_1_19z = celloutsig_1_1z[1] | ~(celloutsig_1_11z);
  assign celloutsig_0_9z = celloutsig_0_7z[1] | ~(celloutsig_0_4z[3]);
  assign celloutsig_0_3z = ~(celloutsig_0_2z ^ celloutsig_0_0z[0]);
  assign celloutsig_1_7z = ~(celloutsig_1_3z[2] ^ celloutsig_1_4z[0]);
  assign celloutsig_0_15z = ~(celloutsig_0_0z[0] ^ in_data[79]);
  assign celloutsig_1_1z = in_data[167:164] & in_data[158:155];
  assign celloutsig_1_4z = { celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z } & { in_data[169:164], celloutsig_1_0z };
  assign celloutsig_1_14z = { celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_6z } & celloutsig_1_10z[11:4];
  assign celloutsig_0_14z = { celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_1z } & { celloutsig_0_11z[3:2], celloutsig_0_5z };
  assign celloutsig_0_17z = celloutsig_0_12z[6:4] & celloutsig_0_6z[4:2];
  assign celloutsig_0_0z = in_data[67:65] % { 1'h1, in_data[69:68] };
  assign celloutsig_1_18z = { celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_2z } % { 1'h1, celloutsig_1_14z[5:4] };
  assign celloutsig_0_12z = { celloutsig_0_7z[5:0], celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_8z } % { 1'h1, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_2z };
  assign celloutsig_0_19z = celloutsig_0_18z[5:3] % { 1'h1, celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_0_5z = | { celloutsig_0_3z, celloutsig_0_1z, in_data[25:7], celloutsig_0_0z };
  assign celloutsig_0_56z = | { celloutsig_0_25z[12:4], celloutsig_0_13z, celloutsig_0_6z };
  assign celloutsig_0_2z = | { celloutsig_0_1z, in_data[25:7] };
  assign celloutsig_1_6z = ^ celloutsig_1_3z[19:10];
  assign celloutsig_0_16z = ^ celloutsig_0_4z;
  assign celloutsig_0_6z = { celloutsig_0_4z[3], celloutsig_0_0z, celloutsig_0_1z } <<< in_data[57:53];
  assign celloutsig_1_3z = { in_data[165:150], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z } <<< in_data[131:105];
  assign celloutsig_1_10z = { celloutsig_1_3z[21:5], celloutsig_1_7z } <<< { celloutsig_1_3z[21:14], celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_7z };
  assign celloutsig_1_8z = in_data[170:166] >>> { celloutsig_1_4z[5], celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_7z };
  assign celloutsig_0_18z = { celloutsig_0_7z[8:1], celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_15z } ~^ { celloutsig_0_13z[2], celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_11z };
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_4z = 4'h0;
    else if (!clkin_data[0]) celloutsig_0_4z = { celloutsig_0_1z, celloutsig_0_0z };
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_7z = 10'h000;
    else if (!clkin_data[0]) celloutsig_0_7z = { celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_4z };
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_11z = 4'h0;
    else if (!clkin_data[0]) celloutsig_0_11z = { celloutsig_0_7z[3:1], celloutsig_0_1z };
  always_latch
    if (celloutsig_1_19z) celloutsig_0_13z = 3'h0;
    else if (!clkin_data[0]) celloutsig_0_13z = { in_data[71:70], celloutsig_0_8z };
  always_latch
    if (celloutsig_1_19z) celloutsig_0_25z = 14'h0000;
    else if (!clkin_data[0]) celloutsig_0_25z = in_data[52:39];
  assign { out_data[130:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_56z, celloutsig_0_57z };
endmodule
