===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 32.9927 seconds

  ----User Time----  ----Wall Time----  ----Name----
    4.4938 (  7.7%)    4.4938 ( 13.6%)  FIR Parser
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse annotations
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse OMIR
    3.4844 (  6.0%)    3.4844 ( 10.6%)    Parse modules
    0.9584 (  1.7%)    0.9584 (  2.9%)    Verify circuit
   50.7496 ( 87.5%)   26.7126 ( 81.0%)  'firrtl.circuit' Pipeline
    0.9517 (  1.6%)    0.9517 (  2.9%)    LowerFIRRTLAnnotations
    4.2394 (  7.3%)    2.3142 (  7.0%)    'firrtl.module' Pipeline
    1.3605 (  2.3%)    0.7421 (  2.2%)      DropName
    2.8789 (  5.0%)    1.5721 (  4.8%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0000 (  0.0%)    0.0000 (  0.0%)    InjectDUTHierarchy
    0.1675 (  0.3%)    0.0920 (  0.3%)    'firrtl.module' Pipeline
    0.1675 (  0.3%)    0.0920 (  0.3%)      LowerCHIRRTLPass
    0.3175 (  0.5%)    0.3175 (  1.0%)    InferWidths
    0.9236 (  1.6%)    0.9236 (  2.8%)    MemToRegOfVec
    1.5538 (  2.7%)    1.5538 (  4.7%)    InferResets
    0.1863 (  0.3%)    0.1863 (  0.6%)      (A) circt::firrtl::InstanceGraph
    0.2684 (  0.5%)    0.2684 (  0.8%)    WireDFT
    1.3327 (  2.3%)    0.7353 (  2.2%)    'firrtl.module' Pipeline
    1.3326 (  2.3%)    0.7353 (  2.2%)      FlattenMemory
    1.4703 (  2.5%)    1.4703 (  4.5%)    LowerFIRRTLTypes
    5.0179 (  8.6%)    2.8193 (  8.5%)    'firrtl.module' Pipeline
    3.6659 (  6.3%)    2.0172 (  6.1%)      ExpandWhens
    1.3519 (  2.3%)    0.8020 (  2.4%)      SFCCompat
    1.9395 (  3.3%)    1.9395 (  5.9%)    Inliner
    1.5762 (  2.7%)    0.8787 (  2.7%)    'firrtl.module' Pipeline
    1.5762 (  2.7%)    0.8787 (  2.7%)      RandomizeRegisterInit
    1.3372 (  2.3%)    1.3372 (  4.1%)    CheckCombCycles
    0.2949 (  0.5%)    0.2949 (  0.9%)      (A) circt::firrtl::InstanceGraph
    8.4027 ( 14.5%)    4.7055 ( 14.3%)    'firrtl.module' Pipeline
    8.0453 ( 13.9%)    4.5027 ( 13.6%)      Canonicalizer
    0.3574 (  0.6%)    0.2027 (  0.6%)      InferReadWrite
    0.1745 (  0.3%)    0.1745 (  0.5%)    PrefixModules
    0.0683 (  0.1%)    0.0683 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.9417 (  1.6%)    0.9417 (  2.9%)    IMConstProp
    0.0585 (  0.1%)    0.0585 (  0.2%)    AddSeqMemPorts
    0.0585 (  0.1%)    0.0585 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.2166 (  0.4%)    0.2166 (  0.7%)    CreateSiFiveMetadata
    0.0294 (  0.1%)    0.0294 (  0.1%)    ExtractInstances
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0000 (  0.0%)    0.0000 (  0.0%)    GrandCentral
    0.0179 (  0.0%)    0.0179 (  0.1%)    GrandCentralTaps
    0.0000 (  0.0%)    0.0000 (  0.0%)    GrandCentralSignalMappings
    0.3277 (  0.6%)    0.3277 (  1.0%)    SymbolDCE
    0.0563 (  0.1%)    0.0563 (  0.2%)    BlackBoxReader
    0.0563 (  0.1%)    0.0563 (  0.2%)      (A) circt::firrtl::InstanceGraph
    3.3005 (  5.7%)    1.7448 (  5.3%)    'firrtl.module' Pipeline
    0.2816 (  0.5%)    0.1470 (  0.4%)      DropName
    3.0188 (  5.2%)    1.5977 (  4.8%)      Canonicalizer
    0.7654 (  1.3%)    0.7654 (  2.3%)    IMDeadCodeElim
    0.0610 (  0.1%)    0.0610 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    EmitOMIR
    0.0225 (  0.0%)    0.0225 (  0.1%)    ResolveTraces
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.1188 (  0.2%)    0.1188 (  0.4%)    LowerXMR
    0.0117 (  0.0%)    0.0117 (  0.0%)      (A) circt::firrtl::InstanceGraph
    0.3986 (  0.7%)    0.3986 (  1.2%)  LowerFIRRTLToHW
    0.0106 (  0.0%)    0.0106 (  0.0%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    (A) circt::firrtl::NLATable
    0.4473 (  0.8%)    0.4250 (  1.3%)  'hw.module' Pipeline
    0.1311 (  0.2%)    0.1234 (  0.4%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.2032 (  0.4%)    0.1912 (  0.6%)    Canonicalizer
    0.0622 (  0.1%)    0.0608 (  0.2%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0508 (  0.1%)    0.0495 (  0.1%)    LowerSeqFIRRTLToSV
    0.0977 (  0.2%)    0.0977 (  0.3%)  HWMemSimImpl
    0.3258 (  0.6%)    0.2830 (  0.9%)  'hw.module' Pipeline
    0.1100 (  0.2%)    0.0967 (  0.3%)    CSE
    0.0008 (  0.0%)    0.0005 (  0.0%)      (A) DominanceInfo
    0.1401 (  0.2%)    0.1252 (  0.4%)    Canonicalizer
    0.0564 (  0.1%)    0.0491 (  0.1%)    CSE
    0.0006 (  0.0%)    0.0003 (  0.0%)      (A) DominanceInfo
    0.0129 (  0.0%)    0.0086 (  0.0%)    HWCleanup
    0.0716 (  0.1%)    0.0573 (  0.2%)  'hw.module' Pipeline
    0.0064 (  0.0%)    0.0042 (  0.0%)    HWLegalizeModules
    0.0600 (  0.1%)    0.0505 (  0.2%)    PrettifyVerilog
    0.0560 (  0.1%)    0.0560 (  0.2%)  StripDebugInfoWithPred
    0.4277 (  0.7%)    0.4277 (  1.3%)  ExportVerilog
    0.2921 (  0.5%)    0.1414 (  0.4%)  'builtin.module' Pipeline
    0.1507 (  0.3%)    0.1286 (  0.4%)    'hw.module' Pipeline
    0.1489 (  0.3%)    0.1277 (  0.4%)      PrepareForEmission
   -0.1320 ( -0.2%)   -0.1320 ( -0.4%)  Rest
   58.0251 (100.0%)   32.9927 (100.0%)  Total

{
  totalTime: 33.043,
  maxMemory: 1060683776
}
