<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › mips › include › asm › mips-boards › maltaint.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>maltaint.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Carsten Langgaard, carstenl@mips.com</span>
<span class="cm"> * Copyright (C) 2000 MIPS Technologies, Inc.  All rights reserved.</span>
<span class="cm"> *</span>
<span class="cm"> * ########################################################################</span>
<span class="cm"> *</span>
<span class="cm"> *  This program is free software; you can distribute it and/or modify it</span>
<span class="cm"> *  under the terms of the GNU General Public License (Version 2) as</span>
<span class="cm"> *  published by the Free Software Foundation.</span>
<span class="cm"> *</span>
<span class="cm"> *  This program is distributed in the hope it will be useful, but WITHOUT</span>
<span class="cm"> *  ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or</span>
<span class="cm"> *  FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License</span>
<span class="cm"> *  for more details.</span>
<span class="cm"> *</span>
<span class="cm"> *  You should have received a copy of the GNU General Public License along</span>
<span class="cm"> *  with this program; if not, write to the Free Software Foundation, Inc.,</span>
<span class="cm"> *  59 Temple Place - Suite 330, Boston MA 02111-1307, USA.</span>
<span class="cm"> *</span>
<span class="cm"> * ########################################################################</span>
<span class="cm"> *</span>
<span class="cm"> * Defines for the Malta interrupt controller.</span>
<span class="cm"> *</span>
<span class="cm"> */</span>
<span class="cp">#ifndef _MIPS_MALTAINT_H</span>
<span class="cp">#define _MIPS_MALTAINT_H</span>

<span class="cp">#include &lt;irq.h&gt;</span>

<span class="cm">/*</span>
<span class="cm"> * Interrupts 0..15 are used for Malta ISA compatible interrupts</span>
<span class="cm"> */</span>
<span class="cp">#define MALTA_INT_BASE		0</span>

<span class="cm">/* CPU interrupt offsets */</span>
<span class="cp">#define MIPSCPU_INT_SW0		0</span>
<span class="cp">#define MIPSCPU_INT_SW1		1</span>
<span class="cp">#define MIPSCPU_INT_MB0		2</span>
<span class="cp">#define MIPSCPU_INT_I8259A	MIPSCPU_INT_MB0</span>
<span class="cp">#define MIPSCPU_INT_MB1		3</span>
<span class="cp">#define MIPSCPU_INT_SMI		MIPSCPU_INT_MB1</span>
<span class="cp">#define MIPSCPU_INT_IPI0	MIPSCPU_INT_MB1	</span><span class="cm">/* GIC IPI */</span><span class="cp"></span>
<span class="cp">#define MIPSCPU_INT_MB2		4</span>
<span class="cp">#define MIPSCPU_INT_IPI1	MIPSCPU_INT_MB2	</span><span class="cm">/* GIC IPI */</span><span class="cp"></span>
<span class="cp">#define MIPSCPU_INT_MB3		5</span>
<span class="cp">#define MIPSCPU_INT_COREHI	MIPSCPU_INT_MB3</span>
<span class="cp">#define MIPSCPU_INT_MB4		6</span>
<span class="cp">#define MIPSCPU_INT_CORELO	MIPSCPU_INT_MB4</span>

<span class="cm">/*</span>
<span class="cm"> * Interrupts 64..127 are used for Soc-it Classic interrupts</span>
<span class="cm"> */</span>
<span class="cp">#define MSC01C_INT_BASE		64</span>

<span class="cm">/* SOC-it Classic interrupt offsets */</span>
<span class="cp">#define MSC01C_INT_TMR		0</span>
<span class="cp">#define MSC01C_INT_PCI		1</span>

<span class="cm">/*</span>
<span class="cm"> * Interrupts 64..127 are used for Soc-it EIC interrupts</span>
<span class="cm"> */</span>
<span class="cp">#define MSC01E_INT_BASE		64</span>

<span class="cm">/* SOC-it EIC interrupt offsets */</span>
<span class="cp">#define MSC01E_INT_SW0		1</span>
<span class="cp">#define MSC01E_INT_SW1		2</span>
<span class="cp">#define MSC01E_INT_MB0		3</span>
<span class="cp">#define MSC01E_INT_I8259A	MSC01E_INT_MB0</span>
<span class="cp">#define MSC01E_INT_MB1		4</span>
<span class="cp">#define MSC01E_INT_SMI		MSC01E_INT_MB1</span>
<span class="cp">#define MSC01E_INT_MB2		5</span>
<span class="cp">#define MSC01E_INT_MB3		6</span>
<span class="cp">#define MSC01E_INT_COREHI	MSC01E_INT_MB3</span>
<span class="cp">#define MSC01E_INT_MB4		7</span>
<span class="cp">#define MSC01E_INT_CORELO	MSC01E_INT_MB4</span>
<span class="cp">#define MSC01E_INT_TMR		8</span>
<span class="cp">#define MSC01E_INT_PCI		9</span>
<span class="cp">#define MSC01E_INT_PERFCTR	10</span>
<span class="cp">#define MSC01E_INT_CPUCTR	11</span>

<span class="cm">/* GIC&#39;s Nomenclature for Core Interrupt Pins on the Malta */</span>
<span class="cp">#define GIC_CPU_INT0		0 </span><span class="cm">/* Core Interrupt 2 	*/</span><span class="cp"></span>
<span class="cp">#define GIC_CPU_INT1		1 </span><span class="cm">/* .			*/</span><span class="cp"></span>
<span class="cp">#define GIC_CPU_INT2		2 </span><span class="cm">/* .			*/</span><span class="cp"></span>
<span class="cp">#define GIC_CPU_INT3		3 </span><span class="cm">/* .			*/</span><span class="cp"></span>
<span class="cp">#define GIC_CPU_INT4		4 </span><span class="cm">/* .			*/</span><span class="cp"></span>
<span class="cp">#define GIC_CPU_INT5		5 </span><span class="cm">/* Core Interrupt 5   */</span><span class="cp"></span>

<span class="cp">#define GIC_EXT_INTR(x)		x</span>

<span class="cm">/* External Interrupts used for IPI */</span>
<span class="cp">#define GIC_IPI_EXT_INTR_RESCHED_VPE0	16</span>
<span class="cp">#define GIC_IPI_EXT_INTR_CALLFNC_VPE0	17</span>
<span class="cp">#define GIC_IPI_EXT_INTR_RESCHED_VPE1	18</span>
<span class="cp">#define GIC_IPI_EXT_INTR_CALLFNC_VPE1	19</span>
<span class="cp">#define GIC_IPI_EXT_INTR_RESCHED_VPE2	20</span>
<span class="cp">#define GIC_IPI_EXT_INTR_CALLFNC_VPE2	21</span>
<span class="cp">#define GIC_IPI_EXT_INTR_RESCHED_VPE3	22</span>
<span class="cp">#define GIC_IPI_EXT_INTR_CALLFNC_VPE3	23</span>

<span class="cp">#define MIPS_GIC_IRQ_BASE	(MIPS_CPU_IRQ_BASE + 8)</span>

<span class="cp">#ifndef __ASSEMBLY__</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">maltaint_init</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="cp">#endif</span>

<span class="cp">#endif </span><span class="cm">/* !(_MIPS_MALTAINT_H) */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
