INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_projects/4x1_multiplexer/4x1_multiplexer.srcs/sources_1/new/4x1_multi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_projects/4x1_multiplexer/4x1_multiplexer.srcs/sim_1/new/4x1_multi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mux4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_projects/4x1_multiplexer/4x1_multiplexer.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
