|DE2_70_TOP
iCLK_28 => ~NO_FANOUT~
iCLK_50 => ~NO_FANOUT~
iCLK_50_2 => ~NO_FANOUT~
iCLK_50_3 => ~NO_FANOUT~
iCLK_50_4 => ~NO_FANOUT~
iEXT_CLOCK => ~NO_FANOUT~
iKEY[0] => ~NO_FANOUT~
iKEY[1] => ~NO_FANOUT~
iKEY[2] => ~NO_FANOUT~
iKEY[3] => ~NO_FANOUT~
iSW[0] => ~NO_FANOUT~
iSW[1] => ~NO_FANOUT~
iSW[2] => ~NO_FANOUT~
iSW[3] => ~NO_FANOUT~
iSW[4] => ~NO_FANOUT~
iSW[5] => ~NO_FANOUT~
iSW[6] => ~NO_FANOUT~
iSW[7] => ~NO_FANOUT~
iSW[8] => ~NO_FANOUT~
iSW[9] => ~NO_FANOUT~
iSW[10] => ~NO_FANOUT~
iSW[11] => ~NO_FANOUT~
iSW[12] => ~NO_FANOUT~
iSW[13] => ~NO_FANOUT~
iSW[14] => ~NO_FANOUT~
iSW[15] => ~NO_FANOUT~
iSW[16] => ~NO_FANOUT~
iSW[17] => ~NO_FANOUT~
oHEX0_D[0] <= <GND>
oHEX0_D[1] <= <GND>
oHEX0_D[2] <= <GND>
oHEX0_D[3] <= <GND>
oHEX0_D[4] <= <GND>
oHEX0_D[5] <= <GND>
oHEX0_D[6] <= <GND>
oHEX0_DP <= <GND>
oHEX1_D[0] <= <GND>
oHEX1_D[1] <= <GND>
oHEX1_D[2] <= <GND>
oHEX1_D[3] <= <GND>
oHEX1_D[4] <= <GND>
oHEX1_D[5] <= <GND>
oHEX1_D[6] <= <GND>
oHEX1_DP <= <GND>
oHEX2_D[0] <= <GND>
oHEX2_D[1] <= <GND>
oHEX2_D[2] <= <GND>
oHEX2_D[3] <= <GND>
oHEX2_D[4] <= <GND>
oHEX2_D[5] <= <GND>
oHEX2_D[6] <= <GND>
oHEX2_DP <= <GND>
oHEX3_D[0] <= <GND>
oHEX3_D[1] <= <GND>
oHEX3_D[2] <= <GND>
oHEX3_D[3] <= <GND>
oHEX3_D[4] <= <GND>
oHEX3_D[5] <= <GND>
oHEX3_D[6] <= <GND>
oHEX3_DP <= <GND>
oHEX4_D[0] <= <GND>
oHEX4_D[1] <= <GND>
oHEX4_D[2] <= <GND>
oHEX4_D[3] <= <GND>
oHEX4_D[4] <= <GND>
oHEX4_D[5] <= <GND>
oHEX4_D[6] <= <GND>
oHEX4_DP <= <GND>
oHEX5_D[0] <= <GND>
oHEX5_D[1] <= <GND>
oHEX5_D[2] <= <GND>
oHEX5_D[3] <= <GND>
oHEX5_D[4] <= <GND>
oHEX5_D[5] <= <GND>
oHEX5_D[6] <= <GND>
oHEX5_DP <= <GND>
oHEX6_D[0] <= <GND>
oHEX6_D[1] <= <GND>
oHEX6_D[2] <= <GND>
oHEX6_D[3] <= <GND>
oHEX6_D[4] <= <GND>
oHEX6_D[5] <= <GND>
oHEX6_D[6] <= <GND>
oHEX6_DP <= <GND>
oHEX7_D[0] <= <GND>
oHEX7_D[1] <= <GND>
oHEX7_D[2] <= <GND>
oHEX7_D[3] <= <GND>
oHEX7_D[4] <= <GND>
oHEX7_D[5] <= <GND>
oHEX7_D[6] <= <GND>
oHEX7_DP <= <GND>
oLEDG[0] <= <GND>
oLEDG[1] <= <GND>
oLEDG[2] <= <GND>
oLEDG[3] <= <GND>
oLEDG[4] <= <GND>
oLEDG[5] <= <GND>
oLEDG[6] <= <GND>
oLEDG[7] <= <GND>
oLEDG[8] <= <GND>
oLEDR[0] <= <GND>
oLEDR[1] <= <GND>
oLEDR[2] <= <GND>
oLEDR[3] <= <GND>
oLEDR[4] <= <GND>
oLEDR[5] <= <GND>
oLEDR[6] <= <GND>
oLEDR[7] <= <GND>
oLEDR[8] <= <GND>
oLEDR[9] <= <GND>
oLEDR[10] <= <GND>
oLEDR[11] <= <GND>
oLEDR[12] <= <GND>
oLEDR[13] <= <GND>
oLEDR[14] <= <GND>
oLEDR[15] <= <GND>
oLEDR[16] <= <GND>
oLEDR[17] <= <GND>
oUART_TXD <= <GND>
iUART_RXD => ~NO_FANOUT~
oUART_CTS <= <GND>
iUART_RTS => ~NO_FANOUT~
oIRDA_TXD <= <GND>
iIRDA_RXD => ~NO_FANOUT~
DRAM_DQ[0] <> <UNC>
DRAM_DQ[1] <> <UNC>
DRAM_DQ[2] <> <UNC>
DRAM_DQ[3] <> <UNC>
DRAM_DQ[4] <> <UNC>
DRAM_DQ[5] <> <UNC>
DRAM_DQ[6] <> <UNC>
DRAM_DQ[7] <> <UNC>
DRAM_DQ[8] <> <UNC>
DRAM_DQ[9] <> <UNC>
DRAM_DQ[10] <> <UNC>
DRAM_DQ[11] <> <UNC>
DRAM_DQ[12] <> <UNC>
DRAM_DQ[13] <> <UNC>
DRAM_DQ[14] <> <UNC>
DRAM_DQ[15] <> <UNC>
DRAM_DQ[16] <> <UNC>
DRAM_DQ[17] <> <UNC>
DRAM_DQ[18] <> <UNC>
DRAM_DQ[19] <> <UNC>
DRAM_DQ[20] <> <UNC>
DRAM_DQ[21] <> <UNC>
DRAM_DQ[22] <> <UNC>
DRAM_DQ[23] <> <UNC>
DRAM_DQ[24] <> <UNC>
DRAM_DQ[25] <> <UNC>
DRAM_DQ[26] <> <UNC>
DRAM_DQ[27] <> <UNC>
DRAM_DQ[28] <> <UNC>
DRAM_DQ[29] <> <UNC>
DRAM_DQ[30] <> <UNC>
DRAM_DQ[31] <> <UNC>
oDRAM0_A[0] <= <GND>
oDRAM0_A[1] <= <GND>
oDRAM0_A[2] <= <GND>
oDRAM0_A[3] <= <GND>
oDRAM0_A[4] <= <GND>
oDRAM0_A[5] <= <GND>
oDRAM0_A[6] <= <GND>
oDRAM0_A[7] <= <GND>
oDRAM0_A[8] <= <GND>
oDRAM0_A[9] <= <GND>
oDRAM0_A[10] <= <GND>
oDRAM0_A[11] <= <GND>
oDRAM0_A[12] <= <GND>
oDRAM1_A[0] <= <GND>
oDRAM1_A[1] <= <GND>
oDRAM1_A[2] <= <GND>
oDRAM1_A[3] <= <GND>
oDRAM1_A[4] <= <GND>
oDRAM1_A[5] <= <GND>
oDRAM1_A[6] <= <GND>
oDRAM1_A[7] <= <GND>
oDRAM1_A[8] <= <GND>
oDRAM1_A[9] <= <GND>
oDRAM1_A[10] <= <GND>
oDRAM1_A[11] <= <GND>
oDRAM1_A[12] <= <GND>
oDRAM0_LDQM0 <= <GND>
oDRAM1_LDQM0 <= <GND>
oDRAM0_UDQM1 <= <GND>
oDRAM1_UDQM1 <= <GND>
oDRAM0_WE_N <= <GND>
oDRAM1_WE_N <= <GND>
oDRAM0_CAS_N <= <GND>
oDRAM1_CAS_N <= <GND>
oDRAM0_RAS_N <= <GND>
oDRAM1_RAS_N <= <GND>
oDRAM0_CS_N <= <GND>
oDRAM1_CS_N <= <GND>
oDRAM0_BA[0] <= <GND>
oDRAM0_BA[1] <= <GND>
oDRAM1_BA[0] <= <GND>
oDRAM1_BA[1] <= <GND>
oDRAM0_CLK <= <GND>
oDRAM1_CLK <= <GND>
oDRAM0_CKE <= <GND>
oDRAM1_CKE <= <GND>
FLASH_DQ[0] <> <UNC>
FLASH_DQ[1] <> <UNC>
FLASH_DQ[2] <> <UNC>
FLASH_DQ[3] <> <UNC>
FLASH_DQ[4] <> <UNC>
FLASH_DQ[5] <> <UNC>
FLASH_DQ[6] <> <UNC>
FLASH_DQ[7] <> <UNC>
FLASH_DQ[8] <> <UNC>
FLASH_DQ[9] <> <UNC>
FLASH_DQ[10] <> <UNC>
FLASH_DQ[11] <> <UNC>
FLASH_DQ[12] <> <UNC>
FLASH_DQ[13] <> <UNC>
FLASH_DQ[14] <> <UNC>
FLASH_DQ15_AM1 <> <UNC>
oFLASH_A[0] <= <GND>
oFLASH_A[1] <= <GND>
oFLASH_A[2] <= <GND>
oFLASH_A[3] <= <GND>
oFLASH_A[4] <= <GND>
oFLASH_A[5] <= <GND>
oFLASH_A[6] <= <GND>
oFLASH_A[7] <= <GND>
oFLASH_A[8] <= <GND>
oFLASH_A[9] <= <GND>
oFLASH_A[10] <= <GND>
oFLASH_A[11] <= <GND>
oFLASH_A[12] <= <GND>
oFLASH_A[13] <= <GND>
oFLASH_A[14] <= <GND>
oFLASH_A[15] <= <GND>
oFLASH_A[16] <= <GND>
oFLASH_A[17] <= <GND>
oFLASH_A[18] <= <GND>
oFLASH_A[19] <= <GND>
oFLASH_A[20] <= <GND>
oFLASH_A[21] <= <GND>
oFLASH_WE_N <= <GND>
oFLASH_RST_N <= <GND>
oFLASH_WP_N <= <GND>
iFLASH_RY_N => ~NO_FANOUT~
oFLASH_BYTE_N <= <GND>
oFLASH_OE_N <= <GND>
oFLASH_CE_N <= <GND>
SRAM_DQ[0] <> <UNC>
SRAM_DQ[1] <> <UNC>
SRAM_DQ[2] <> <UNC>
SRAM_DQ[3] <> <UNC>
SRAM_DQ[4] <> <UNC>
SRAM_DQ[5] <> <UNC>
SRAM_DQ[6] <> <UNC>
SRAM_DQ[7] <> <UNC>
SRAM_DQ[8] <> <UNC>
SRAM_DQ[9] <> <UNC>
SRAM_DQ[10] <> <UNC>
SRAM_DQ[11] <> <UNC>
SRAM_DQ[12] <> <UNC>
SRAM_DQ[13] <> <UNC>
SRAM_DQ[14] <> <UNC>
SRAM_DQ[15] <> <UNC>
SRAM_DQ[16] <> <UNC>
SRAM_DQ[17] <> <UNC>
SRAM_DQ[18] <> <UNC>
SRAM_DQ[19] <> <UNC>
SRAM_DQ[20] <> <UNC>
SRAM_DQ[21] <> <UNC>
SRAM_DQ[22] <> <UNC>
SRAM_DQ[23] <> <UNC>
SRAM_DQ[24] <> <UNC>
SRAM_DQ[25] <> <UNC>
SRAM_DQ[26] <> <UNC>
SRAM_DQ[27] <> <UNC>
SRAM_DQ[28] <> <UNC>
SRAM_DQ[29] <> <UNC>
SRAM_DQ[30] <> <UNC>
SRAM_DQ[31] <> <UNC>
SRAM_DPA[0] <> <UNC>
SRAM_DPA[1] <> <UNC>
SRAM_DPA[2] <> <UNC>
SRAM_DPA[3] <> <UNC>
oSRAM_A[0] <= <GND>
oSRAM_A[1] <= <GND>
oSRAM_A[2] <= <GND>
oSRAM_A[3] <= <GND>
oSRAM_A[4] <= <GND>
oSRAM_A[5] <= <GND>
oSRAM_A[6] <= <GND>
oSRAM_A[7] <= <GND>
oSRAM_A[8] <= <GND>
oSRAM_A[9] <= <GND>
oSRAM_A[10] <= <GND>
oSRAM_A[11] <= <GND>
oSRAM_A[12] <= <GND>
oSRAM_A[13] <= <GND>
oSRAM_A[14] <= <GND>
oSRAM_A[15] <= <GND>
oSRAM_A[16] <= <GND>
oSRAM_A[17] <= <GND>
oSRAM_A[18] <= <GND>
oSRAM_ADSC_N <= <GND>
oSRAM_ADSP_N <= <GND>
oSRAM_ADV_N <= <GND>
oSRAM_BE_N[0] <= <GND>
oSRAM_BE_N[1] <= <GND>
oSRAM_BE_N[2] <= <GND>
oSRAM_BE_N[3] <= <GND>
oSRAM_CE1_N <= <GND>
oSRAM_CE2 <= <GND>
oSRAM_CE3_N <= <GND>
oSRAM_CLK <= <GND>
oSRAM_GW_N <= <GND>
oSRAM_OE_N <= <GND>
oSRAM_WE_N <= <GND>
OTG_D[0] <> <UNC>
OTG_D[1] <> <UNC>
OTG_D[2] <> <UNC>
OTG_D[3] <> <UNC>
OTG_D[4] <> <UNC>
OTG_D[5] <> <UNC>
OTG_D[6] <> <UNC>
OTG_D[7] <> <UNC>
OTG_D[8] <> <UNC>
OTG_D[9] <> <UNC>
OTG_D[10] <> <UNC>
OTG_D[11] <> <UNC>
OTG_D[12] <> <UNC>
OTG_D[13] <> <UNC>
OTG_D[14] <> <UNC>
OTG_D[15] <> <UNC>
oOTG_A[0] <= <GND>
oOTG_A[1] <= <GND>
oOTG_CS_N <= <GND>
oOTG_OE_N <= <GND>
oOTG_WE_N <= <GND>
oOTG_RESET_N <= <GND>
OTG_FSPEED <> <UNC>
OTG_LSPEED <> <UNC>
iOTG_INT0 => ~NO_FANOUT~
iOTG_INT1 => ~NO_FANOUT~
iOTG_DREQ0 => ~NO_FANOUT~
iOTG_DREQ1 => ~NO_FANOUT~
oOTG_DACK0_N <= <GND>
oOTG_DACK1_N <= <GND>
oLCD_ON <= <GND>
oLCD_BLON <= <GND>
oLCD_RW <= <GND>
oLCD_EN <= <GND>
oLCD_RS <= <GND>
LCD_D[0] <> <UNC>
LCD_D[1] <> <UNC>
LCD_D[2] <> <UNC>
LCD_D[3] <> <UNC>
LCD_D[4] <> <UNC>
LCD_D[5] <> <UNC>
LCD_D[6] <> <UNC>
LCD_D[7] <> <UNC>
SD_DAT <> <UNC>
SD_DAT3 <> <UNC>
SD_CMD <> <UNC>
oSD_CLK <= <GND>
I2C_SDAT <> <UNC>
oI2C_SCLK <= <GND>
PS2_KBDAT <> <UNC>
PS2_KBCLK <> <UNC>
PS2_MSDAT <> <UNC>
PS2_MSCLK <> <UNC>
oVGA_CLOCK <= <GND>
oVGA_HS <= <GND>
oVGA_VS <= <GND>
oVGA_BLANK_N <= <GND>
oVGA_SYNC_N <= <GND>
oVGA_R[0] <= <GND>
oVGA_R[1] <= <GND>
oVGA_R[2] <= <GND>
oVGA_R[3] <= <GND>
oVGA_R[4] <= <GND>
oVGA_R[5] <= <GND>
oVGA_R[6] <= <GND>
oVGA_R[7] <= <GND>
oVGA_R[8] <= <GND>
oVGA_R[9] <= <GND>
oVGA_G[0] <= <GND>
oVGA_G[1] <= <GND>
oVGA_G[2] <= <GND>
oVGA_G[3] <= <GND>
oVGA_G[4] <= <GND>
oVGA_G[5] <= <GND>
oVGA_G[6] <= <GND>
oVGA_G[7] <= <GND>
oVGA_G[8] <= <GND>
oVGA_G[9] <= <GND>
oVGA_B[0] <= <GND>
oVGA_B[1] <= <GND>
oVGA_B[2] <= <GND>
oVGA_B[3] <= <GND>
oVGA_B[4] <= <GND>
oVGA_B[5] <= <GND>
oVGA_B[6] <= <GND>
oVGA_B[7] <= <GND>
oVGA_B[8] <= <GND>
oVGA_B[9] <= <GND>
ENET_D[0] <> <UNC>
ENET_D[1] <> <UNC>
ENET_D[2] <> <UNC>
ENET_D[3] <> <UNC>
ENET_D[4] <> <UNC>
ENET_D[5] <> <UNC>
ENET_D[6] <> <UNC>
ENET_D[7] <> <UNC>
ENET_D[8] <> <UNC>
ENET_D[9] <> <UNC>
ENET_D[10] <> <UNC>
ENET_D[11] <> <UNC>
ENET_D[12] <> <UNC>
ENET_D[13] <> <UNC>
ENET_D[14] <> <UNC>
ENET_D[15] <> <UNC>
oENET_CMD <= <GND>
oENET_CS_N <= <GND>
oENET_IOW_N <= <GND>
oENET_IOR_N <= <GND>
oENET_RESET_N <= <GND>
iENET_INT => ~NO_FANOUT~
oENET_CLK <= <GND>
AUD_ADCLRCK <> <UNC>
iAUD_ADCDAT => ~NO_FANOUT~
AUD_DACLRCK <> <UNC>
oAUD_DACDAT <= <GND>
AUD_BCLK <> <UNC>
oAUD_XCK <= <GND>
iTD1_CLK27 => ~NO_FANOUT~
iTD1_D[0] => ~NO_FANOUT~
iTD1_D[1] => ~NO_FANOUT~
iTD1_D[2] => ~NO_FANOUT~
iTD1_D[3] => ~NO_FANOUT~
iTD1_D[4] => ~NO_FANOUT~
iTD1_D[5] => ~NO_FANOUT~
iTD1_D[6] => ~NO_FANOUT~
iTD1_D[7] => ~NO_FANOUT~
iTD1_HS => ~NO_FANOUT~
iTD1_VS => ~NO_FANOUT~
oTD1_RESET_N <= <GND>
iTD2_CLK27 => ~NO_FANOUT~
iTD2_D[0] => ~NO_FANOUT~
iTD2_D[1] => ~NO_FANOUT~
iTD2_D[2] => ~NO_FANOUT~
iTD2_D[3] => ~NO_FANOUT~
iTD2_D[4] => ~NO_FANOUT~
iTD2_D[5] => ~NO_FANOUT~
iTD2_D[6] => ~NO_FANOUT~
iTD2_D[7] => ~NO_FANOUT~
iTD2_HS => ~NO_FANOUT~
iTD2_VS => ~NO_FANOUT~
oTD2_RESET_N <= <GND>
GPIO_0[0] <> <UNC>
GPIO_0[1] <> <UNC>
GPIO_0[2] <> <UNC>
GPIO_0[3] <> <UNC>
GPIO_0[4] <> <UNC>
GPIO_0[5] <> <UNC>
GPIO_0[6] <> <UNC>
GPIO_0[7] <> <UNC>
GPIO_0[8] <> <UNC>
GPIO_0[9] <> <UNC>
GPIO_0[10] <> <UNC>
GPIO_0[11] <> <UNC>
GPIO_0[12] <> <UNC>
GPIO_0[13] <> <UNC>
GPIO_0[14] <> <UNC>
GPIO_0[15] <> <UNC>
GPIO_0[16] <> <UNC>
GPIO_0[17] <> <UNC>
GPIO_0[18] <> <UNC>
GPIO_0[19] <> <UNC>
GPIO_0[20] <> <UNC>
GPIO_0[21] <> <UNC>
GPIO_0[22] <> <UNC>
GPIO_0[23] <> <UNC>
GPIO_0[24] <> <UNC>
GPIO_0[25] <> <UNC>
GPIO_0[26] <> <UNC>
GPIO_0[27] <> <UNC>
GPIO_0[28] <> <UNC>
GPIO_0[29] <> <UNC>
GPIO_0[30] <> <UNC>
GPIO_0[31] <> <UNC>
GPIO_CLKIN_N0 => ~NO_FANOUT~
GPIO_CLKIN_P0 => ~NO_FANOUT~
GPIO_CLKOUT_N0 <> <UNC>
GPIO_CLKOUT_P0 <> <UNC>
GPIO_1[0] <> <UNC>
GPIO_1[1] <> <UNC>
GPIO_1[2] <> <UNC>
GPIO_1[3] <> <UNC>
GPIO_1[4] <> <UNC>
GPIO_1[5] <> <UNC>
GPIO_1[6] <> <UNC>
GPIO_1[7] <> <UNC>
GPIO_1[8] <> <UNC>
GPIO_1[9] <> <UNC>
GPIO_1[10] <> <UNC>
GPIO_1[11] <> <UNC>
GPIO_1[12] <> <UNC>
GPIO_1[13] <> <UNC>
GPIO_1[14] <> <UNC>
GPIO_1[15] <> <UNC>
GPIO_1[16] <> <UNC>
GPIO_1[17] <> <UNC>
GPIO_1[18] <> <UNC>
GPIO_1[19] <> <UNC>
GPIO_1[20] <> <UNC>
GPIO_1[21] <> <UNC>
GPIO_1[22] <> <UNC>
GPIO_1[23] <> <UNC>
GPIO_1[24] <> <UNC>
GPIO_1[25] <> <UNC>
GPIO_1[26] <> <UNC>
GPIO_1[27] <> <UNC>
GPIO_1[28] <> <UNC>
GPIO_1[29] <> <UNC>
GPIO_1[30] <> <UNC>
GPIO_1[31] <> <UNC>
GPIO_CLKIN_N1 => ~NO_FANOUT~
GPIO_CLKIN_P1 => ~NO_FANOUT~
GPIO_CLKOUT_N1 <> <UNC>
GPIO_CLKOUT_P1 <> <UNC>


