#MIPS Architecture Processor 

This repository contains a singlecycle and a multicycle MIPS processors based on Verilog HDL using Xilinx and ISIM to simulate. 

In order to test the MIPS for full functionality a testfile, "testfile.dat", is used to write to the memories of the processor. 

If 
