Protel Design System Design Rule Check
PCB File : D:\Altium\PCB\DAVT_Tung\PCB6.PcbDoc
Date     : 07/11/2024
Time     : 12:50:44 SA

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Clearance Constraint (Gap=9.842mil) (All),(All)
   Violation between Clearance Constraint: (7.874mil < 9.842mil) Between Pad F103C8T6-1(3268.268mil,3331.339mil) on Top Layer And Pad F103C8T6-2(3248.583mil,3331.339mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 9.842mil) Between Pad F103C8T6-10(3091.102mil,3331.339mil) on Top Layer And Pad F103C8T6-11(3071.417mil,3331.339mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 9.842mil) Between Pad F103C8T6-10(3091.102mil,3331.339mil) on Top Layer And Pad F103C8T6-9(3110.787mil,3331.339mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 9.842mil) Between Pad F103C8T6-10(3091.102mil,3331.339mil) on Top Layer And Track (3071.417mil,3283.583mil)(3071.417mil,3331.339mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 9.842mil) Between Pad F103C8T6-10(3091.102mil,3331.339mil) on Top Layer And Track (3110.787mil,3060.945mil)(3110.787mil,3331.339mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 9.842mil) Between Pad F103C8T6-10(3091.102mil,3331.339mil) on Top Layer And Track (3110.787mil,3331.339mil)(3110.787mil,3464.213mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 9.842mil) Between Pad F103C8T6-11(3071.417mil,3331.339mil) on Top Layer And Pad F103C8T6-12(3051.732mil,3331.339mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 9.842mil) Between Pad F103C8T6-11(3071.417mil,3331.339mil) on Top Layer And Track (3051.732mil,3331.339mil)(3051.732mil,3456.712mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 9.842mil) Between Pad F103C8T6-11(3071.417mil,3331.339mil) on Top Layer And Track (3091.102mil,3331.339mil)(3091.102mil,3418.898mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 9.842mil) Between Pad F103C8T6-12(3051.732mil,3331.339mil) on Top Layer And Track (3071.417mil,3283.583mil)(3071.417mil,3331.339mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 9.842mil) Between Pad F103C8T6-13(2993.661mil,3273.268mil) on Top Layer And Pad F103C8T6-14(2993.661mil,3253.583mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 9.842mil) Between Pad F103C8T6-13(2993.661mil,3273.268mil) on Top Layer And Track (2831.417mil,3253.583mil)(2993.661mil,3253.583mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 9.842mil) Between Pad F103C8T6-14(2993.661mil,3253.583mil) on Top Layer And Pad F103C8T6-15(2993.661mil,3233.898mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 9.842mil) Between Pad F103C8T6-14(2993.661mil,3253.583mil) on Top Layer And Track (2786.102mil,3233.898mil)(2993.661mil,3233.898mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 9.842mil) Between Pad F103C8T6-14(2993.661mil,3253.583mil) on Top Layer And Track (2993.661mil,3273.268mil)(3036.732mil,3273.268mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 9.842mil) Between Pad F103C8T6-15(2993.661mil,3233.898mil) on Top Layer And Pad F103C8T6-16(2993.661mil,3214.213mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 9.842mil) Between Pad F103C8T6-15(2993.661mil,3233.898mil) on Top Layer And Track (2831.417mil,3253.583mil)(2993.661mil,3253.583mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 9.842mil) Between Pad F103C8T6-16(2993.661mil,3214.213mil) on Top Layer And Track (2786.102mil,3233.898mil)(2993.661mil,3233.898mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 9.842mil) Between Pad F103C8T6-2(3248.583mil,3331.339mil) on Top Layer And Track (3268.268mil,3275mil)(3268.268mil,3324.164mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 9.842mil) Between Pad F103C8T6-2(3248.583mil,3331.339mil) on Top Layer And Track (3268.268mil,3324.164mil)(3269.104mil,3325mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 9.842mil) Between Pad F103C8T6-2(3248.583mil,3331.339mil) on Top Layer And Track (3268.268mil,3325.836mil)(3268.268mil,3331.339mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 9.842mil) Between Pad F103C8T6-2(3248.583mil,3331.339mil) on Top Layer And Track (3268.268mil,3325.836mil)(3269.104mil,3325mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 9.842mil) Between Pad F103C8T6-22(2993.661mil,3096.102mil) on Top Layer And Pad F103C8T6-23(2993.661mil,3076.417mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 9.842mil) Between Pad F103C8T6-23(2993.661mil,3076.417mil) on Top Layer And Pad F103C8T6-24(2993.661mil,3056.732mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 9.842mil) Between Pad F103C8T6-23(2993.661mil,3076.417mil) on Top Layer And Track (2970.118mil,3055.337mil)(2971.514mil,3056.732mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 9.842mil) Between Pad F103C8T6-23(2993.661mil,3076.417mil) on Top Layer And Track (2971.514mil,3056.732mil)(3115mil,3056.732mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 9.842mil) Between Pad F103C8T6-25(3051.732mil,2998.661mil) on Top Layer And Pad F103C8T6-26(3071.417mil,2998.661mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 9.842mil) Between Pad F103C8T6-25(3051.732mil,2998.661mil) on Top Layer And Track (3071.417mil,2871.417mil)(3071.417mil,2998.661mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 9.842mil) Between Pad F103C8T6-26(3071.417mil,2998.661mil) on Top Layer And Pad F103C8T6-27(3091.102mil,2998.661mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 9.842mil) Between Pad F103C8T6-26(3071.417mil,2998.661mil) on Top Layer And Track (3051.732mil,2916.732mil)(3051.732mil,2998.661mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 9.842mil) Between Pad F103C8T6-26(3071.417mil,2998.661mil) on Top Layer And Track (3091.102mil,2836.102mil)(3091.102mil,2998.661mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 9.842mil) Between Pad F103C8T6-27(3091.102mil,2998.661mil) on Top Layer And Pad F103C8T6-28(3110.787mil,2998.661mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 9.842mil) Between Pad F103C8T6-27(3091.102mil,2998.661mil) on Top Layer And Track (3071.417mil,2871.417mil)(3071.417mil,2998.661mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 9.842mil) Between Pad F103C8T6-27(3091.102mil,2998.661mil) on Top Layer And Track (3110.787mil,2795.787mil)(3110.787mil,2998.661mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 9.842mil) Between Pad F103C8T6-28(3110.787mil,2998.661mil) on Top Layer And Pad F103C8T6-29(3130.472mil,2998.661mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 9.842mil) Between Pad F103C8T6-28(3110.787mil,2998.661mil) on Top Layer And Track (3091.102mil,2836.102mil)(3091.102mil,2998.661mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 9.842mil) Between Pad F103C8T6-28(3110.787mil,2998.661mil) on Top Layer And Track (3130.472mil,2740.472mil)(3130.472mil,2998.661mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 9.842mil) Between Pad F103C8T6-29(3130.472mil,2998.661mil) on Top Layer And Pad F103C8T6-30(3150.157mil,2998.661mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 9.842mil) Between Pad F103C8T6-29(3130.472mil,2998.661mil) on Top Layer And Track (3110.787mil,2795.787mil)(3110.787mil,2998.661mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 9.842mil) Between Pad F103C8T6-29(3130.472mil,2998.661mil) on Top Layer And Track (3150.157mil,2690.157mil)(3150.157mil,2998.661mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 9.842mil) Between Pad F103C8T6-30(3150.157mil,2998.661mil) on Top Layer And Pad F103C8T6-31(3169.843mil,2998.661mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 9.842mil) Between Pad F103C8T6-30(3150.157mil,2998.661mil) on Top Layer And Track (3130.472mil,2740.472mil)(3130.472mil,2998.661mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 9.842mil) Between Pad F103C8T6-30(3150.157mil,2998.661mil) on Top Layer And Track (3169.843mil,2634.843mil)(3169.843mil,2998.661mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 9.842mil) Between Pad F103C8T6-31(3169.843mil,2998.661mil) on Top Layer And Pad F103C8T6-32(3189.528mil,2998.661mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 9.842mil) Between Pad F103C8T6-31(3169.843mil,2998.661mil) on Top Layer And Track (3150.157mil,2690.157mil)(3150.157mil,2998.661mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 9.842mil) Between Pad F103C8T6-32(3189.528mil,2998.661mil) on Top Layer And Track (3169.843mil,2634.843mil)(3169.843mil,2998.661mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 9.842mil) Between Pad F103C8T6-33(3209.213mil,2998.661mil) on Top Layer And Pad F103C8T6-34(3228.898mil,2998.661mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 9.842mil) Between Pad F103C8T6-33(3209.213mil,2998.661mil) on Top Layer And Track (3228.898mil,2893.898mil)(3228.898mil,2998.661mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 9.842mil) Between Pad F103C8T6-34(3228.898mil,2998.661mil) on Top Layer And Pad F103C8T6-35(3248.583mil,2998.661mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 9.842mil) Between Pad F103C8T6-34(3228.898mil,2998.661mil) on Top Layer And Track (3248.583mil,2883.583mil)(3248.583mil,2998.661mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 9.842mil) Between Pad F103C8T6-35(3248.583mil,2998.661mil) on Top Layer And Pad F103C8T6-36(3268.268mil,2998.661mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 9.842mil) Between Pad F103C8T6-35(3248.583mil,2998.661mil) on Top Layer And Track (3228.898mil,2893.898mil)(3228.898mil,2998.661mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 9.842mil) Between Pad F103C8T6-35(3248.583mil,2998.661mil) on Top Layer And Track (3268.268mil,2838.268mil)(3268.268mil,3021.789mil) on Top Layer 
   Violation between Clearance Constraint: (8.786mil < 9.842mil) Between Pad F103C8T6-35(3248.583mil,2998.661mil) on Top Layer And Track (3268.268mil,3021.789mil)(3270mil,3023.522mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 9.842mil) Between Pad F103C8T6-36(3268.268mil,2998.661mil) on Top Layer And Track (3248.583mil,2883.583mil)(3248.583mil,2998.661mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 9.842mil) Between Pad F103C8T6-37(3326.339mil,3056.732mil) on Top Layer And Pad F103C8T6-38(3326.339mil,3076.417mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 9.842mil) Between Pad F103C8T6-38(3326.339mil,3076.417mil) on Top Layer And Track (3326.339mil,3056.732mil)(3428.268mil,3056.732mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 9.842mil) Between Pad F103C8T6-40(3326.339mil,3115.787mil) on Top Layer And Pad F103C8T6-41(3326.339mil,3135.472mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 9.842mil) Between Pad F103C8T6-40(3326.339mil,3115.787mil) on Top Layer And Track (3326.339mil,3135.472mil)(3489.528mil,3135.472mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 9.842mil) Between Pad F103C8T6-41(3326.339mil,3135.472mil) on Top Layer And Pad F103C8T6-42(3326.339mil,3155.157mil) on Top Layer 
   Violation between Clearance Constraint: (8.701mil < 9.842mil) Between Pad F103C8T6-41(3326.339mil,3135.472mil) on Top Layer And Track (3326.339mil,3155.157mil)(3326.417mil,3155.079mil) on Top Layer 
   Violation between Clearance Constraint: (8.701mil < 9.842mil) Between Pad F103C8T6-41(3326.339mil,3135.472mil) on Top Layer And Track (3326.417mil,3155.079mil)(3569.921mil,3155.079mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 9.842mil) Between Pad F103C8T6-42(3326.339mil,3155.157mil) on Top Layer And Pad F103C8T6-43(3326.339mil,3174.843mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 9.842mil) Between Pad F103C8T6-42(3326.339mil,3155.157mil) on Top Layer And Track (3326.339mil,3135.472mil)(3489.528mil,3135.472mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 9.842mil) Between Pad F103C8T6-42(3326.339mil,3155.157mil) on Top Layer And Track (3326.339mil,3174.843mil)(3544.843mil,3174.843mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 9.842mil) Between Pad F103C8T6-43(3326.339mil,3174.843mil) on Top Layer And Pad F103C8T6-44(3326.339mil,3194.528mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 9.842mil) Between Pad F103C8T6-43(3326.339mil,3174.843mil) on Top Layer And Track (3326.339mil,3155.157mil)(3326.417mil,3155.079mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 9.842mil) Between Pad F103C8T6-43(3326.339mil,3174.843mil) on Top Layer And Track (3326.339mil,3194.528mil)(3494.528mil,3194.528mil) on Top Layer 
   Violation between Clearance Constraint: (8.858mil < 9.842mil) Between Pad F103C8T6-43(3326.339mil,3174.843mil) on Top Layer And Track (3326.417mil,3155.079mil)(3569.921mil,3155.079mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 9.842mil) Between Pad F103C8T6-44(3326.339mil,3194.528mil) on Top Layer And Pad F103C8T6-45(3326.339mil,3214.213mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 9.842mil) Between Pad F103C8T6-44(3326.339mil,3194.528mil) on Top Layer And Track (3326.339mil,3174.843mil)(3544.843mil,3174.843mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 9.842mil) Between Pad F103C8T6-45(3326.339mil,3214.213mil) on Top Layer And Pad F103C8T6-46(3326.339mil,3233.898mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 9.842mil) Between Pad F103C8T6-45(3326.339mil,3214.213mil) on Top Layer And Track (3326.339mil,3194.528mil)(3494.528mil,3194.528mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 9.842mil) Between Pad F103C8T6-45(3326.339mil,3214.213mil) on Top Layer And Track (3326.339mil,3233.898mil)(3483.898mil,3233.898mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 9.842mil) Between Pad F103C8T6-46(3326.339mil,3233.898mil) on Top Layer And Pad F103C8T6-47(3326.339mil,3253.583mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 9.842mil) Between Pad F103C8T6-46(3326.339mil,3233.898mil) on Top Layer And Track (3326.339mil,3253.583mil)(3349.466mil,3253.583mil) on Top Layer 
   Violation between Clearance Constraint: (8.786mil < 9.842mil) Between Pad F103C8T6-46(3326.339mil,3233.898mil) on Top Layer And Track (3349.466mil,3253.583mil)(3350.884mil,3255mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 9.842mil) Between Pad F103C8T6-47(3326.339mil,3253.583mil) on Top Layer And Pad F103C8T6-48(3326.339mil,3273.268mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 9.842mil) Between Pad F103C8T6-47(3326.339mil,3253.583mil) on Top Layer And Track (3270mil,3273.268mil)(3326.339mil,3273.268mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 9.842mil) Between Pad F103C8T6-47(3326.339mil,3253.583mil) on Top Layer And Track (3326.339mil,3233.898mil)(3483.898mil,3233.898mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 9.842mil) Between Pad F103C8T6-47(3326.339mil,3253.583mil) on Top Layer And Track (3326.339mil,3273.268mil)(3433.268mil,3273.268mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 9.842mil) Between Pad F103C8T6-48(3326.339mil,3273.268mil) on Top Layer And Track (3326.339mil,3253.583mil)(3349.466mil,3253.583mil) on Top Layer 
   Violation between Clearance Constraint: (7.462mil < 9.842mil) Between Pad F103C8T6-48(3326.339mil,3273.268mil) on Top Layer And Track (3349.466mil,3253.583mil)(3350.884mil,3255mil) on Top Layer 
   Violation between Clearance Constraint: (7.462mil < 9.842mil) Between Pad F103C8T6-48(3326.339mil,3273.268mil) on Top Layer And Track (3350.884mil,3255mil)(3450mil,3255mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 9.842mil) Between Pad F103C8T6-6(3169.843mil,3331.339mil) on Top Layer And Pad F103C8T6-7(3150.157mil,3331.339mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 9.842mil) Between Pad F103C8T6-6(3169.843mil,3331.339mil) on Top Layer And Track (3150.157mil,3331.339mil)(3150.157mil,3799.843mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 9.842mil) Between Pad F103C8T6-7(3150.157mil,3331.339mil) on Top Layer And Pad F103C8T6-8(3130.472mil,3331.339mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 9.842mil) Between Pad F103C8T6-7(3150.157mil,3331.339mil) on Top Layer And Track (3130.472mil,3331.339mil)(3130.472mil,3509.528mil) on Top Layer 
   Violation between Clearance Constraint: (7.874mil < 9.842mil) Between Pad F103C8T6-8(3130.472mil,3331.339mil) on Top Layer And Pad F103C8T6-9(3110.787mil,3331.339mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 9.842mil) Between Pad F103C8T6-8(3130.472mil,3331.339mil) on Top Layer And Track (3110.787mil,3060.945mil)(3110.787mil,3331.339mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 9.842mil) Between Pad F103C8T6-8(3130.472mil,3331.339mil) on Top Layer And Track (3110.787mil,3331.339mil)(3110.787mil,3464.213mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 9.842mil) Between Pad F103C8T6-8(3130.472mil,3331.339mil) on Top Layer And Track (3150.157mil,3331.339mil)(3150.157mil,3799.843mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 9.842mil) Between Pad F103C8T6-9(3110.787mil,3331.339mil) on Top Layer And Track (3091.102mil,3331.339mil)(3091.102mil,3418.898mil) on Top Layer 
   Violation between Clearance Constraint: (8.78mil < 9.842mil) Between Pad F103C8T6-9(3110.787mil,3331.339mil) on Top Layer And Track (3130.472mil,3331.339mil)(3130.472mil,3509.528mil) on Top Layer 
   Violation between Clearance Constraint: (9.685mil < 9.842mil) Between Track (2860.333mil,2470.333mil)(3130.472mil,2740.472mil) on Top Layer And Track (3150.157mil,2690.157mil)(3150.157mil,2998.661mil) on Top Layer 
Rule Violations :95

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=10mil) (Max=30mil) (Preferred=20mil) (All)
   Violation between Width Constraint: Track (4170mil,4910mil)(4170mil,4990mil) on Top Layer Actual Width = 60mil, Target Width = 30mil
   Violation between Width Constraint: Track (4170mil,4990mil)(4195mil,5015mil) on Top Layer Actual Width = 60mil, Target Width = 30mil
   Violation between Width Constraint: Track (4195mil,5015mil)(4524.142mil,5015mil) on Top Layer Actual Width = 60mil, Target Width = 30mil
   Violation between Width Constraint: Track (4199.055mil,3910.945mil)(4200mil,3911.89mil) on Bottom Layer Actual Width = 60mil, Target Width = 30mil
   Violation between Width Constraint: Track (4199.055mil,3910.945mil)(4201.221mil,3910.945mil) on Bottom Layer Actual Width = 60mil, Target Width = 30mil
   Violation between Width Constraint: Track (4200mil,3911.89mil)(4200mil,4015mil) on Bottom Layer Actual Width = 60mil, Target Width = 30mil
   Violation between Width Constraint: Track (4200mil,4015mil)(4305mil,4120mil) on Bottom Layer Actual Width = 60mil, Target Width = 30mil
   Violation between Width Constraint: Track (4270mil,4900mil)(4270mil,4910mil) on Top Layer Actual Width = 60mil, Target Width = 30mil
   Violation between Width Constraint: Track (4270mil,4900mil)(4280mil,4900mil) on Top Layer Actual Width = 60mil, Target Width = 30mil
   Violation between Width Constraint: Track (4280mil,4900mil)(4291.496mil,4888.504mil) on Top Layer Actual Width = 60mil, Target Width = 30mil
   Violation between Width Constraint: Track (4291.496mil,4878.504mil)(4291.496mil,4888.504mil) on Top Layer Actual Width = 60mil, Target Width = 30mil
   Violation between Width Constraint: Track (4291.496mil,4878.504mil)(4445mil,4725mil) on Top Layer Actual Width = 60mil, Target Width = 30mil
   Violation between Width Constraint: Track (4305mil,4120mil)(4800mil,4120mil) on Bottom Layer Actual Width = 60mil, Target Width = 30mil
   Violation between Width Constraint: Track (4445mil,4470mil)(4445mil,4725mil) on Top Layer Actual Width = 60mil, Target Width = 30mil
   Violation between Width Constraint: Track (4517.5mil,4910mil)(4517.5mil,5008.358mil) on Top Layer Actual Width = 60mil, Target Width = 30mil
   Violation between Width Constraint: Track (4517.5mil,5008.358mil)(4524.142mil,5015mil) on Top Layer Actual Width = 60mil, Target Width = 30mil
   Violation between Width Constraint: Track (4524.142mil,5015mil)(4853.284mil,5015mil) on Top Layer Actual Width = 60mil, Target Width = 30mil
   Violation between Width Constraint: Track (4615mil,4910mil)(4617.5mil,4910mil) on Top Layer Actual Width = 60mil, Target Width = 30mil
   Violation between Width Constraint: Track (4617.5mil,4910mil)(4638.996mil,4888.504mil) on Top Layer Actual Width = 60mil, Target Width = 30mil
   Violation between Width Constraint: Track (4638.996mil,4886.004mil)(4638.996mil,4888.504mil) on Top Layer Actual Width = 60mil, Target Width = 30mil
   Violation between Width Constraint: Track (4638.996mil,4886.004mil)(4916.221mil,4608.779mil) on Top Layer Actual Width = 60mil, Target Width = 30mil
   Violation between Width Constraint: Track (4800mil,4120mil)(4904.74mil,4015.26mil) on Bottom Layer Actual Width = 60mil, Target Width = 30mil
   Violation between Width Constraint: Track (4853.284mil,5015mil)(4865mil,5003.284mil) on Top Layer Actual Width = 60mil, Target Width = 30mil
   Violation between Width Constraint: Track (4865mil,4910mil)(4865mil,5003.284mil) on Top Layer Actual Width = 60mil, Target Width = 30mil
   Violation between Width Constraint: Track (4904.74mil,3922.425mil)(4904.74mil,4015.26mil) on Bottom Layer Actual Width = 60mil, Target Width = 30mil
   Violation between Width Constraint: Track (4904.74mil,3922.425mil)(4916.221mil,3910.945mil) on Bottom Layer Actual Width = 60mil, Target Width = 30mil
   Violation between Width Constraint: Track (4916.221mil,3910.945mil)(4916.221mil,4608.779mil) on Top Layer Actual Width = 60mil, Target Width = 30mil
   Violation between Width Constraint: Track (4965mil,4910mil)(4965mil,4915mil) on Top Layer Actual Width = 60mil, Target Width = 30mil
   Violation between Width Constraint: Track (4965mil,4910mil)(5160mil,4715mil) on Top Layer Actual Width = 60mil, Target Width = 30mil
   Violation between Width Constraint: Track (5160mil,4470mil)(5160mil,4715mil) on Top Layer Actual Width = 60mil, Target Width = 30mil
Rule Violations :30

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
   Violation between Hole Size Constraint: (125.984mil > 100mil) Pad JACK DC1-1(1990mil,4775mil) on Multi-Layer Actual Slot Hole Width = 125.984mil
   Violation between Hole Size Constraint: (125.984mil > 100mil) Pad JACK DC1-2(1740mil,4775mil) on Multi-Layer Actual Slot Hole Width = 125.984mil
   Violation between Hole Size Constraint: (125.984mil > 100mil) Pad JACK DC1-3(1890mil,4575mil) on Multi-Layer Actual Slot Hole Width = 125.984mil
Rule Violations :3

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (2.338mil < 10mil) Between Arc (1744mil,2685mil) on Top Overlay And Pad VR1-2(1645mil,2685mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [2.338mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.543mil < 10mil) Between Arc (1744mil,2685mil) on Top Overlay And Pad VR1-3(1845mil,2785mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [5.543mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.547mil < 10mil) Between Arc (1745mil,2685mil) on Top Overlay And Pad VR1-1(1845mil,2585mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.547mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.083mil < 10mil) Between Arc (1745mil,2685mil) on Top Overlay And Pad VR1-2(1645mil,2685mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [2.083mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (3251.063mil,4689.528mil) on Top Overlay And Pad L5-1(3255mil,4910mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (3251.063mil,4689.528mil) on Top Overlay And Pad L5-2(3251.063mil,4492.677mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (5157.575mil,1894.031mil) on Top Overlay And Pad LM35-1(5170mil,1995mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (5157.575mil,1894.031mil) on Top Overlay And Pad LM35-3(5170mil,1795mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad AMS1-1(2730.551mil,4094.173mil) on Top Layer And Track (2508.11mil,4035.118mil)(2771.89mil,4035.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad AMS1-2(2640mil,4094.173mil) on Top Layer And Track (2508.11mil,4035.118mil)(2771.89mil,4035.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad AMS1-3(2549.449mil,4094.173mil) on Top Layer And Track (2508.11mil,4035.118mil)(2771.89mil,4035.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad AMS1-4(2640mil,3865.827mil) on Top Layer And Track (2508.11mil,3924.882mil)(2771.89mil,3924.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.483mil < 10mil) Between Pad BT1-1(1630mil,3823.333mil) on Multi-Layer And Track (1675mil,3823.333mil)(1830mil,3823.333mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.483mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.483mil < 10mil) Between Pad BT1-2(1630mil,3623.333mil) on Multi-Layer And Track (1676mil,3623.333mil)(1830mil,3623.333mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.483mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.483mil < 10mil) Between Pad BT1-3(1880mil,3623.333mil) on Multi-Layer And Track (1676mil,3623.333mil)(1830mil,3623.333mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.483mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad BT1-3(1880mil,3623.333mil) on Multi-Layer And Track (1869mil,3608.333mil)(1870mil,3609.333mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.483mil < 10mil) Between Pad BT2-2(1630mil,3266.667mil) on Multi-Layer And Track (1676mil,3266.667mil)(1830mil,3266.667mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.483mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.483mil < 10mil) Between Pad BT2-3(1880mil,3266.667mil) on Multi-Layer And Track (1676mil,3266.667mil)(1830mil,3266.667mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.483mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad BT2-3(1880mil,3266.667mil) on Multi-Layer And Track (1869mil,3251.667mil)(1870mil,3252.667mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.483mil < 10mil) Between Pad BT3-1(1630mil,3110mil) on Multi-Layer And Track (1675mil,3110mil)(1830mil,3110mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.483mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.483mil < 10mil) Between Pad BT3-3(1880mil,2910mil) on Multi-Layer And Track (1676mil,2910mil)(1830mil,2910mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.483mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad BT3-3(1880mil,2910mil) on Multi-Layer And Track (1869mil,2895mil)(1870mil,2896mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C10-1(2879.866mil,4097.228mil) on Top Layer And Track (2845mil,4074.441mil)(2845mil,4129mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.213mil < 10mil) Between Pad C10-1(2879.866mil,4097.228mil) on Top Layer And Track (2845mil,4129mil)(2915mil,4129mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.213mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C10-1(2879.866mil,4097.228mil) on Top Layer And Track (2852.866mil,4050.835mil)(2852.866mil,4068.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C10-1(2879.866mil,4097.228mil) on Top Layer And Track (2906.866mil,4050.835mil)(2906.866mil,4068.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C10-1(2879.866mil,4097.228mil) on Top Layer And Track (2915mil,4074.441mil)(2915mil,4129mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C10-2(2879.866mil,4022.425mil) on Top Layer And Track (2845mil,3991mil)(2845mil,4043.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.866mil < 10mil) Between Pad C10-2(2879.866mil,4022.425mil) on Top Layer And Track (2845mil,3991mil)(2915mil,3991mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad C10-2(2879.866mil,4022.425mil) on Top Layer And Track (2852.866mil,4050.835mil)(2852.866mil,4068.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad C10-2(2879.866mil,4022.425mil) on Top Layer And Track (2906.866mil,4050.835mil)(2906.866mil,4068.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C10-2(2879.866mil,4022.425mil) on Top Layer And Track (2915mil,3991mil)(2915mil,4043.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.213mil < 10mil) Between Pad C1-1(2977.772mil,3559.866mil) on Top Layer And Track (2946mil,3525mil)(2946mil,3595mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.213mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C1-1(2977.772mil,3559.866mil) on Top Layer And Track (2946mil,3525mil)(3000.559mil,3525mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C1-1(2977.772mil,3559.866mil) on Top Layer And Track (2946mil,3595mil)(3000.559mil,3595mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C1-1(2977.772mil,3559.866mil) on Top Layer And Track (3006.165mil,3532.866mil)(3024.165mil,3532.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C1-1(2977.772mil,3559.866mil) on Top Layer And Track (3006.165mil,3586.866mil)(3024.165mil,3586.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C11-1(2245mil,4570.236mil) on Top Layer And Track (2138.386mil,4546.614mil)(2351.614mil,4546.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad C1-2(3052.575mil,3559.866mil) on Top Layer And Track (3006.165mil,3532.866mil)(3024.165mil,3532.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad C1-2(3052.575mil,3559.866mil) on Top Layer And Track (3006.165mil,3586.866mil)(3024.165mil,3586.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C1-2(3052.575mil,3559.866mil) on Top Layer And Track (3031.071mil,3525mil)(3084mil,3525mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C1-2(3052.575mil,3559.866mil) on Top Layer And Track (3031.071mil,3595mil)(3084mil,3595mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.866mil < 10mil) Between Pad C1-2(3052.575mil,3559.866mil) on Top Layer And Track (3084mil,3525mil)(3084mil,3595mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C12-1(3439.764mil,4035mil) on Top Layer And Track (3463.386mil,3928.386mil)(3463.386mil,4141.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C12-2(3160.236mil,4035mil) on Top Layer And Track (3136.614mil,3871.614mil)(3136.614mil,4198.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C2-1(3510.134mil,3427.772mil) on Top Layer And Track (3475mil,3396mil)(3475mil,3450.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.213mil < 10mil) Between Pad C2-1(3510.134mil,3427.772mil) on Top Layer And Track (3475mil,3396mil)(3545mil,3396mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.213mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C2-1(3510.134mil,3427.772mil) on Top Layer And Track (3483.134mil,3456.165mil)(3483.134mil,3474.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C2-1(3510.134mil,3427.772mil) on Top Layer And Track (3537.134mil,3456.165mil)(3537.134mil,3474.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C2-1(3510.134mil,3427.772mil) on Top Layer And Track (3545mil,3396mil)(3545mil,3450.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.213mil < 10mil) Between Pad C3-1(3267.772mil,2789.866mil) on Top Layer And Track (3236mil,2755mil)(3236mil,2825mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.213mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C3-1(3267.772mil,2789.866mil) on Top Layer And Track (3236mil,2755mil)(3290.559mil,2755mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C3-1(3267.772mil,2789.866mil) on Top Layer And Track (3236mil,2825mil)(3290.559mil,2825mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C3-1(3267.772mil,2789.866mil) on Top Layer And Track (3296.165mil,2762.866mil)(3314.165mil,2762.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C3-1(3267.772mil,2789.866mil) on Top Layer And Track (3296.165mil,2816.866mil)(3314.165mil,2816.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad C3-2(3342.575mil,2789.866mil) on Top Layer And Track (3296.165mil,2762.866mil)(3314.165mil,2762.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad C3-2(3342.575mil,2789.866mil) on Top Layer And Track (3296.165mil,2816.866mil)(3314.165mil,2816.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C3-2(3342.575mil,2789.866mil) on Top Layer And Track (3321.071mil,2755mil)(3374mil,2755mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C3-2(3342.575mil,2789.866mil) on Top Layer And Track (3321.071mil,2825mil)(3374mil,2825mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.866mil < 10mil) Between Pad C3-2(3342.575mil,2789.866mil) on Top Layer And Track (3374mil,2755mil)(3374mil,2825mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C4-1(2785.134mil,2952.772mil) on Top Layer And Track (2750mil,2921mil)(2750mil,2975.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.213mil < 10mil) Between Pad C4-1(2785.134mil,2952.772mil) on Top Layer And Track (2750mil,2921mil)(2820mil,2921mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.213mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C4-1(2785.134mil,2952.772mil) on Top Layer And Track (2758.134mil,2981.165mil)(2758.134mil,2999.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C4-1(2785.134mil,2952.772mil) on Top Layer And Track (2812.134mil,2981.165mil)(2812.134mil,2999.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C4-1(2785.134mil,2952.772mil) on Top Layer And Track (2820mil,2921mil)(2820mil,2975.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C4-2(2785.134mil,3027.575mil) on Top Layer And Track (2750mil,3006.071mil)(2750mil,3059mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.866mil < 10mil) Between Pad C4-2(2785.134mil,3027.575mil) on Top Layer And Track (2750mil,3059mil)(2820mil,3059mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad C4-2(2785.134mil,3027.575mil) on Top Layer And Track (2758.134mil,2981.165mil)(2758.134mil,2999.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad C4-2(2785.134mil,3027.575mil) on Top Layer And Track (2812.134mil,2981.165mil)(2812.134mil,2999.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C4-2(2785.134mil,3027.575mil) on Top Layer And Track (2820mil,3006.071mil)(2820mil,3059mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.213mil < 10mil) Between Pad C5-1(2032.772mil,3104.866mil) on Top Layer And Track (2001mil,3070mil)(2001mil,3140mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.213mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C5-1(2032.772mil,3104.866mil) on Top Layer And Track (2001mil,3070mil)(2055.559mil,3070mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C5-1(2032.772mil,3104.866mil) on Top Layer And Track (2001mil,3140mil)(2055.559mil,3140mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C5-1(2032.772mil,3104.866mil) on Top Layer And Track (2061.165mil,3077.866mil)(2079.165mil,3077.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C5-1(2032.772mil,3104.866mil) on Top Layer And Track (2061.165mil,3131.866mil)(2079.165mil,3131.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad C5-2(2107.575mil,3104.866mil) on Top Layer And Track (2061.165mil,3077.866mil)(2079.165mil,3077.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad C5-2(2107.575mil,3104.866mil) on Top Layer And Track (2061.165mil,3131.866mil)(2079.165mil,3131.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C5-2(2107.575mil,3104.866mil) on Top Layer And Track (2086.071mil,3070mil)(2139mil,3070mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C5-2(2107.575mil,3104.866mil) on Top Layer And Track (2086.071mil,3140mil)(2139mil,3140mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.866mil < 10mil) Between Pad C5-2(2107.575mil,3104.866mil) on Top Layer And Track (2139mil,3070mil)(2139mil,3140mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C6-1(2107.228mil,4180.134mil) on Top Layer And Track (2060.835mil,4153.134mil)(2078.835mil,4153.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C6-1(2107.228mil,4180.134mil) on Top Layer And Track (2060.835mil,4207.134mil)(2078.835mil,4207.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C6-1(2107.228mil,4180.134mil) on Top Layer And Track (2084.441mil,4145mil)(2139mil,4145mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C6-1(2107.228mil,4180.134mil) on Top Layer And Track (2084.441mil,4215mil)(2139mil,4215mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.213mil < 10mil) Between Pad C6-1(2107.228mil,4180.134mil) on Top Layer And Track (2139mil,4145mil)(2139mil,4215mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.213mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.866mil < 10mil) Between Pad C6-2(2032.425mil,4180.134mil) on Top Layer And Track (2001mil,4145mil)(2001mil,4215mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C6-2(2032.425mil,4180.134mil) on Top Layer And Track (2001mil,4145mil)(2053.929mil,4145mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C6-2(2032.425mil,4180.134mil) on Top Layer And Track (2001mil,4215mil)(2053.929mil,4215mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad C6-2(2032.425mil,4180.134mil) on Top Layer And Track (2060.835mil,4153.134mil)(2078.835mil,4153.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad C6-2(2032.425mil,4180.134mil) on Top Layer And Track (2060.835mil,4207.134mil)(2078.835mil,4207.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.213mil < 10mil) Between Pad C7-1(2032.772mil,3823.866mil) on Top Layer And Track (2001mil,3789mil)(2001mil,3859mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.213mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C7-1(2032.772mil,3823.866mil) on Top Layer And Track (2001mil,3789mil)(2055.559mil,3789mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C7-1(2032.772mil,3823.866mil) on Top Layer And Track (2001mil,3859mil)(2055.559mil,3859mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C7-1(2032.772mil,3823.866mil) on Top Layer And Track (2061.165mil,3796.866mil)(2079.165mil,3796.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C7-1(2032.772mil,3823.866mil) on Top Layer And Track (2061.165mil,3850.866mil)(2079.165mil,3850.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad C7-2(2107.575mil,3823.866mil) on Top Layer And Track (2061.165mil,3796.866mil)(2079.165mil,3796.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad C7-2(2107.575mil,3823.866mil) on Top Layer And Track (2061.165mil,3850.866mil)(2079.165mil,3850.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C7-2(2107.575mil,3823.866mil) on Top Layer And Track (2086.071mil,3789mil)(2139mil,3789mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C7-2(2107.575mil,3823.866mil) on Top Layer And Track (2086.071mil,3859mil)(2139mil,3859mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.866mil < 10mil) Between Pad C7-2(2107.575mil,3823.866mil) on Top Layer And Track (2139mil,3789mil)(2139mil,3859mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.213mil < 10mil) Between Pad C8-1(2032.772mil,3467.866mil) on Top Layer And Track (2001mil,3433mil)(2001mil,3503mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.213mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C8-1(2032.772mil,3467.866mil) on Top Layer And Track (2001mil,3433mil)(2055.559mil,3433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C8-1(2032.772mil,3467.866mil) on Top Layer And Track (2001mil,3503mil)(2055.559mil,3503mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C8-1(2032.772mil,3467.866mil) on Top Layer And Track (2061.165mil,3440.866mil)(2079.165mil,3440.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C8-1(2032.772mil,3467.866mil) on Top Layer And Track (2061.165mil,3494.866mil)(2079.165mil,3494.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad C8-2(2107.575mil,3467.866mil) on Top Layer And Track (2061.165mil,3440.866mil)(2079.165mil,3440.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad C8-2(2107.575mil,3467.866mil) on Top Layer And Track (2061.165mil,3494.866mil)(2079.165mil,3494.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C8-2(2107.575mil,3467.866mil) on Top Layer And Track (2086.071mil,3433mil)(2139mil,3433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C8-2(2107.575mil,3467.866mil) on Top Layer And Track (2086.071mil,3503mil)(2139mil,3503mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.866mil < 10mil) Between Pad C8-2(2107.575mil,3467.866mil) on Top Layer And Track (2139mil,3433mil)(2139mil,3503mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C9-1(2384.866mil,4107.228mil) on Top Layer And Track (2350mil,4084.441mil)(2350mil,4139mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.213mil < 10mil) Between Pad C9-1(2384.866mil,4107.228mil) on Top Layer And Track (2350mil,4139mil)(2420mil,4139mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.213mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C9-1(2384.866mil,4107.228mil) on Top Layer And Track (2357.866mil,4060.835mil)(2357.866mil,4078.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad C9-1(2384.866mil,4107.228mil) on Top Layer And Track (2411.866mil,4060.835mil)(2411.866mil,4078.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C9-1(2384.866mil,4107.228mil) on Top Layer And Track (2420mil,4084.441mil)(2420mil,4139mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.37mil < 10mil) Between Pad C9-2(2384.866mil,4032.425mil) on Top Layer And Track (2350mil,4001mil)(2350mil,4053.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.866mil < 10mil) Between Pad C9-2(2384.866mil,4032.425mil) on Top Layer And Track (2350mil,4001mil)(2420mil,4001mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad C9-2(2384.866mil,4032.425mil) on Top Layer And Track (2357.866mil,4060.835mil)(2357.866mil,4078.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad C9-2(2384.866mil,4032.425mil) on Top Layer And Track (2411.866mil,4060.835mil)(2411.866mil,4078.835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.638mil < 10mil) Between Pad C9-2(2384.866mil,4032.425mil) on Top Layer And Track (2420mil,4001mil)(2420mil,4053.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad D1-1(5195mil,3663.74mil) on Top Layer And Track (5195mil,3596.811mil)(5195mil,3604.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.11mil < 10mil) Between Pad D1-2(5195mil,3506.26mil) on Top Layer And Track (5130mil,3445mil)(5185mil,3445mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad D1-2(5195mil,3506.26mil) on Top Layer And Track (5175.315mil,3569.252mil)(5214.685mil,3569.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad D1-2(5195mil,3506.26mil) on Top Layer And Track (5175.315mil,3596.811mil)(5195mil,3569.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.11mil < 10mil) Between Pad D1-2(5195mil,3506.26mil) on Top Layer And Track (5185mil,3437.362mil)(5185mil,3445mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad D1-2(5195mil,3506.26mil) on Top Layer And Track (5195mil,3565.315mil)(5195mil,3569.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad D1-2(5195mil,3506.26mil) on Top Layer And Track (5195mil,3569.252mil)(5210.748mil,3596.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.11mil < 10mil) Between Pad D1-2(5195mil,3506.26mil) on Top Layer And Track (5205mil,3437.362mil)(5205mil,3445mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.11mil < 10mil) Between Pad D1-2(5195mil,3506.26mil) on Top Layer And Track (5205mil,3445mil)(5260mil,3445mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad D2-1(4470mil,3668.74mil) on Top Layer And Track (4470mil,3601.811mil)(4470mil,3609.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.11mil < 10mil) Between Pad D2-2(4470mil,3511.26mil) on Top Layer And Track (4405mil,3450mil)(4460mil,3450mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad D2-2(4470mil,3511.26mil) on Top Layer And Track (4450.315mil,3574.252mil)(4489.685mil,3574.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad D2-2(4470mil,3511.26mil) on Top Layer And Track (4450.315mil,3601.811mil)(4470mil,3574.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.11mil < 10mil) Between Pad D2-2(4470mil,3511.26mil) on Top Layer And Track (4460mil,3442.362mil)(4460mil,3450mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad D2-2(4470mil,3511.26mil) on Top Layer And Track (4470mil,3570.315mil)(4470mil,3574.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad D2-2(4470mil,3511.26mil) on Top Layer And Track (4470mil,3574.252mil)(4485.748mil,3601.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.11mil < 10mil) Between Pad D2-2(4470mil,3511.26mil) on Top Layer And Track (4480mil,3442.362mil)(4480mil,3450mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.11mil < 10mil) Between Pad D2-2(4470mil,3511.26mil) on Top Layer And Track (4480mil,3450mil)(4535mil,3450mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad D3-1(4185mil,2661.26mil) on Top Layer And Track (4185mil,2720.315mil)(4185mil,2728.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.11mil < 10mil) Between Pad D3-2(4185mil,2818.74mil) on Top Layer And Track (4120mil,2880mil)(4175mil,2880mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad D3-2(4185mil,2818.74mil) on Top Layer And Track (4165.315mil,2755.748mil)(4204.685mil,2755.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad D3-2(4185mil,2818.74mil) on Top Layer And Track (4169.252mil,2728.189mil)(4185mil,2755.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.11mil < 10mil) Between Pad D3-2(4185mil,2818.74mil) on Top Layer And Track (4175mil,2880mil)(4175mil,2887.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad D3-2(4185mil,2818.74mil) on Top Layer And Track (4185mil,2755.748mil)(4185mil,2759.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad D3-2(4185mil,2818.74mil) on Top Layer And Track (4185mil,2755.748mil)(4204.685mil,2728.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.11mil < 10mil) Between Pad D3-2(4185mil,2818.74mil) on Top Layer And Track (4195mil,2880mil)(4195mil,2887.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.11mil < 10mil) Between Pad D3-2(4185mil,2818.74mil) on Top Layer And Track (4195mil,2880mil)(4250mil,2880mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad D4-1(2373.74mil,4350mil) on Top Layer And Track (2306.811mil,4350mil)(2314.685mil,4350mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad L1-1(5020mil,3755mil) on Top Layer And Track (4930mil,3720mil)(5020mil,3720mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad L1-1(5020mil,3755mil) on Top Layer And Track (4930mil,3790mil)(5020mil,3790mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad L1-1(5020mil,3755mil) on Top Layer And Track (5020mil,3720mil)(5020mil,3725mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad L1-1(5020mil,3755mil) on Top Layer And Track (5020mil,3785mil)(5020mil,3790mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad L1-2(4930mil,3755mil) on Top Layer And Track (4930mil,3720mil)(4930mil,3725mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad L1-2(4930mil,3755mil) on Top Layer And Track (4930mil,3720mil)(5020mil,3720mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad L1-2(4930mil,3755mil) on Top Layer And Track (4930mil,3785mil)(4930mil,3790mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad L1-2(4930mil,3755mil) on Top Layer And Track (4930mil,3790mil)(5020mil,3790mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad L2-1(4295mil,3745mil) on Top Layer And Track (4205mil,3710mil)(4295mil,3710mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad L2-1(4295mil,3745mil) on Top Layer And Track (4205mil,3780mil)(4295mil,3780mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad L2-1(4295mil,3745mil) on Top Layer And Track (4295mil,3710mil)(4295mil,3715mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad L2-1(4295mil,3745mil) on Top Layer And Track (4295mil,3775mil)(4295mil,3780mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad L2-2(4205mil,3745mil) on Top Layer And Track (4205mil,3710mil)(4205mil,3715mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad L2-2(4205mil,3745mil) on Top Layer And Track (4205mil,3710mil)(4295mil,3710mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad L2-2(4205mil,3745mil) on Top Layer And Track (4205mil,3775mil)(4205mil,3780mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad L2-2(4205mil,3745mil) on Top Layer And Track (4205mil,3780mil)(4295mil,3780mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad L3-1(2975mil,3915mil) on Top Layer And Track (2885mil,3880mil)(2975mil,3880mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad L3-1(2975mil,3915mil) on Top Layer And Track (2885mil,3950mil)(2975mil,3950mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad L3-1(2975mil,3915mil) on Top Layer And Track (2975mil,3880mil)(2975mil,3885mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad L3-1(2975mil,3915mil) on Top Layer And Track (2975mil,3945mil)(2975mil,3950mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad L3-2(2885mil,3915mil) on Top Layer And Track (2885mil,3880mil)(2885mil,3885mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad L3-2(2885mil,3915mil) on Top Layer And Track (2885mil,3880mil)(2975mil,3880mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad L3-2(2885mil,3915mil) on Top Layer And Track (2885mil,3945mil)(2885mil,3950mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad L3-2(2885mil,3915mil) on Top Layer And Track (2885mil,3950mil)(2975mil,3950mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad L4-1(2380mil,3375mil) on Top Layer And Track (2380mil,3340mil)(2380mil,3345mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad L4-1(2380mil,3375mil) on Top Layer And Track (2380mil,3340mil)(2470mil,3340mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad L4-1(2380mil,3375mil) on Top Layer And Track (2380mil,3405mil)(2380mil,3410mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad L4-1(2380mil,3375mil) on Top Layer And Track (2380mil,3410mil)(2470mil,3410mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad L4-2(2470mil,3375mil) on Top Layer And Track (2380mil,3340mil)(2470mil,3340mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad L4-2(2470mil,3375mil) on Top Layer And Track (2380mil,3410mil)(2470mil,3410mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad L4-2(2470mil,3375mil) on Top Layer And Track (2470mil,3340mil)(2470mil,3345mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad L4-2(2470mil,3375mil) on Top Layer And Track (2470mil,3405mil)(2470mil,3410mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad L5-1(3255mil,4910mil) on Top Layer And Track (3014.843mil,4929.685mil)(3491.22mil,4929.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad L5-2(3251.063mil,4492.677mil) on Top Layer And Track (3014.843mil,4453.307mil)(3491.22mil,4453.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad L6-1(1700mil,4375mil) on Top Layer And Track (1700mil,4340mil)(1700mil,4345mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad L6-1(1700mil,4375mil) on Top Layer And Track (1700mil,4340mil)(1790mil,4340mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad L6-1(1700mil,4375mil) on Top Layer And Track (1700mil,4405mil)(1700mil,4410mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad L6-1(1700mil,4375mil) on Top Layer And Track (1700mil,4410mil)(1790mil,4410mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad L6-2(1790mil,4375mil) on Top Layer And Track (1700mil,4340mil)(1790mil,4340mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad L6-2(1790mil,4375mil) on Top Layer And Track (1700mil,4410mil)(1790mil,4410mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad L6-2(1790mil,4375mil) on Top Layer And Track (1790mil,4340mil)(1790mil,4345mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad L6-2(1790mil,4375mil) on Top Layer And Track (1790mil,4405mil)(1790mil,4410mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LM1-1(2550mil,4445mil) on Top Layer And Track (2510mil,4505mil)(2870mil,4505mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LM1-3(2690mil,4445mil) on Top Layer And Track (2510mil,4505mil)(2870mil,4505mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LM1-4(2760mil,4445mil) on Top Layer And Track (2510mil,4505mil)(2870mil,4505mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LM1-5(2830mil,4445mil) on Top Layer And Track (2510mil,4505mil)(2870mil,4505mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LM1-6(2685mil,4905mil) on Top Layer And Track (2510mil,4505mil)(2510mil,4845mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LM1-6(2685mil,4905mil) on Top Layer And Track (2510mil,4845mil)(2870mil,4845mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LM1-6(2685mil,4905mil) on Top Layer And Track (2530mil,4845mil)(2530mil,4915mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LM1-6(2685mil,4905mil) on Top Layer And Track (2530mil,4915mil)(2550mil,4935mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LM1-6(2685mil,4905mil) on Top Layer And Track (2550mil,4935mil)(2830mil,4935mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LM1-6(2685mil,4905mil) on Top Layer And Track (2830mil,4935mil)(2850mil,4915mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LM1-6(2685mil,4905mil) on Top Layer And Track (2850mil,4845mil)(2850mil,4915mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LM1-6(2685mil,4905mil) on Top Layer And Track (2870mil,4505mil)(2870mil,4845mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LM35-1(5170mil,1995mil) on Multi-Layer And Track (5105mil,1992.998mil)(5129.764mil,2010.338mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LM35-3(5170mil,1795mil) on Multi-Layer And Track (5105mil,1790mil)(5131mil,1777mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.268mil < 10mil) Between Pad Q1-1(4921.787mil,3432.201mil) on Top Layer And Track (4920.787mil,3460.201mil)(5020.787mil,3460.201mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.268mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.469mil < 10mil) Between Pad Q1-2(4921.574mil,3356.402mil) on Top Layer And Track (4920.787mil,3330.201mil)(5020.787mil,3330.201mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.469mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.067mil < 10mil) Between Pad Q1-3(5020mil,3395mil) on Top Layer And Track (5020.787mil,3330.201mil)(5020.787mil,3370.201mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.067mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.469mil < 10mil) Between Pad Q1-3(5020mil,3395mil) on Top Layer And Track (5020.787mil,3420.201mil)(5020.787mil,3460.201mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.469mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.469mil < 10mil) Between Pad Q2-2(4200.787mil,3361.201mil) on Top Layer And Track (4200mil,3335mil)(4300mil,3335mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.469mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.067mil < 10mil) Between Pad Q2-3(4299.213mil,3399.799mil) on Top Layer And Track (4300mil,3335mil)(4300mil,3375mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.067mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.469mil < 10mil) Between Pad Q2-3(4299.213mil,3399.799mil) on Top Layer And Track (4300mil,3425mil)(4300mil,3465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.469mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.268mil < 10mil) Between Pad Q3-1(4217mil,3039mil) on Top Layer And Track (4245mil,2940mil)(4245mil,3040mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.268mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.469mil < 10mil) Between Pad Q3-2(4141.201mil,3039.213mil) on Top Layer And Track (4115mil,2940mil)(4115mil,3040mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.469mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.067mil < 10mil) Between Pad Q3-3(4179.799mil,2940.787mil) on Top Layer And Track (4115mil,2940mil)(4155mil,2940mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.067mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.469mil < 10mil) Between Pad Q3-3(4179.799mil,2940.787mil) on Top Layer And Track (4205mil,2940mil)(4245mil,2940mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.469mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R10-1(2972.394mil,4022.874mil) on Top Layer And Track (2937mil,3991.205mil)(2937mil,4045.662mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R10-1(2972.394mil,4022.874mil) on Top Layer And Track (2937mil,3991.205mil)(3008mil,3991.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R10-1(2972.394mil,4022.874mil) on Top Layer And Track (2945.394mil,4051.268mil)(2945.394mil,4069.268mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R10-1(2972.394mil,4022.874mil) on Top Layer And Track (2999.394mil,4051.268mil)(2999.394mil,4069.268mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R10-1(2972.394mil,4022.874mil) on Top Layer And Track (3008mil,3991.205mil)(3008mil,4045.662mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R10-2(2972.394mil,4097.677mil) on Top Layer And Track (2937mil,4076.173mil)(2937mil,4129mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.764mil < 10mil) Between Pad R10-2(2972.394mil,4097.677mil) on Top Layer And Track (2937mil,4129mil)(3008mil,4129mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad R10-2(2972.394mil,4097.677mil) on Top Layer And Track (2945.394mil,4051.268mil)(2945.394mil,4069.268mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad R10-2(2972.394mil,4097.677mil) on Top Layer And Track (2999.394mil,4051.268mil)(2999.394mil,4069.268mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R10-2(2972.394mil,4097.677mil) on Top Layer And Track (3008mil,4076.173mil)(3008mil,4129mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R1-1(4802.228mil,3737.394mil) on Top Layer And Track (4755.835mil,3710.394mil)(4773.835mil,3710.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R1-1(4802.228mil,3737.394mil) on Top Layer And Track (4755.835mil,3764.394mil)(4773.835mil,3764.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R1-1(4802.228mil,3737.394mil) on Top Layer And Track (4779.441mil,3702mil)(4833.898mil,3702mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R1-1(4802.228mil,3737.394mil) on Top Layer And Track (4779.441mil,3773mil)(4833.898mil,3773mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R1-1(4802.228mil,3737.394mil) on Top Layer And Track (4833.898mil,3702mil)(4833.898mil,3773mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R11-1(4152.772mil,3122.606mil) on Top Layer And Track (4121.102mil,3087mil)(4121.102mil,3158mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R11-1(4152.772mil,3122.606mil) on Top Layer And Track (4121.102mil,3087mil)(4175.559mil,3087mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R11-1(4152.772mil,3122.606mil) on Top Layer And Track (4121.102mil,3158mil)(4175.559mil,3158mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R11-1(4152.772mil,3122.606mil) on Top Layer And Track (4181.165mil,3095.606mil)(4199.165mil,3095.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R11-1(4152.772mil,3122.606mil) on Top Layer And Track (4181.165mil,3149.606mil)(4199.165mil,3149.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad R11-2(4227.575mil,3122.606mil) on Top Layer And Track (4181.165mil,3095.606mil)(4199.165mil,3095.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad R11-2(4227.575mil,3122.606mil) on Top Layer And Track (4181.165mil,3149.606mil)(4199.165mil,3149.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R11-2(4227.575mil,3122.606mil) on Top Layer And Track (4206.071mil,3087mil)(4258.898mil,3087mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R11-2(4227.575mil,3122.606mil) on Top Layer And Track (4206.071mil,3158mil)(4258.898mil,3158mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.764mil < 10mil) Between Pad R11-2(4227.575mil,3122.606mil) on Top Layer And Track (4258.898mil,3087mil)(4258.898mil,3158mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.764mil < 10mil) Between Pad R1-2(4727.425mil,3737.394mil) on Top Layer And Track (4696.102mil,3702mil)(4696.102mil,3773mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R1-2(4727.425mil,3737.394mil) on Top Layer And Track (4696.102mil,3702mil)(4748.929mil,3702mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R1-2(4727.425mil,3737.394mil) on Top Layer And Track (4696.102mil,3773mil)(4748.929mil,3773mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad R1-2(4727.425mil,3737.394mil) on Top Layer And Track (4755.835mil,3710.394mil)(4773.835mil,3710.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad R1-2(4727.425mil,3737.394mil) on Top Layer And Track (4755.835mil,3764.394mil)(4773.835mil,3764.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R12-1(2392.772mil,3462.606mil) on Top Layer And Track (2361.102mil,3427mil)(2361.102mil,3498mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R12-1(2392.772mil,3462.606mil) on Top Layer And Track (2361.102mil,3427mil)(2415.559mil,3427mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R12-1(2392.772mil,3462.606mil) on Top Layer And Track (2361.102mil,3498mil)(2415.559mil,3498mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R12-1(2392.772mil,3462.606mil) on Top Layer And Track (2421.165mil,3435.606mil)(2439.165mil,3435.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R12-1(2392.772mil,3462.606mil) on Top Layer And Track (2421.165mil,3489.606mil)(2439.165mil,3489.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad R12-2(2467.575mil,3462.606mil) on Top Layer And Track (2421.165mil,3435.606mil)(2439.165mil,3435.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad R12-2(2467.575mil,3462.606mil) on Top Layer And Track (2421.165mil,3489.606mil)(2439.165mil,3489.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R12-2(2467.575mil,3462.606mil) on Top Layer And Track (2446.071mil,3427mil)(2498.898mil,3427mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R12-2(2467.575mil,3462.606mil) on Top Layer And Track (2446.071mil,3498mil)(2498.898mil,3498mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.764mil < 10mil) Between Pad R12-2(2467.575mil,3462.606mil) on Top Layer And Track (2498.898mil,3427mil)(2498.898mil,3498mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R13-1(1697.772mil,4292.606mil) on Top Layer And Track (1666.102mil,4257mil)(1666.102mil,4328mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R13-1(1697.772mil,4292.606mil) on Top Layer And Track (1666.102mil,4257mil)(1720.559mil,4257mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R13-1(1697.772mil,4292.606mil) on Top Layer And Track (1666.102mil,4328mil)(1720.559mil,4328mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R13-1(1697.772mil,4292.606mil) on Top Layer And Track (1726.165mil,4265.606mil)(1744.165mil,4265.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R13-1(1697.772mil,4292.606mil) on Top Layer And Track (1726.165mil,4319.606mil)(1744.165mil,4319.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad R13-2(1772.575mil,4292.606mil) on Top Layer And Track (1726.165mil,4265.606mil)(1744.165mil,4265.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad R13-2(1772.575mil,4292.606mil) on Top Layer And Track (1726.165mil,4319.606mil)(1744.165mil,4319.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R13-2(1772.575mil,4292.606mil) on Top Layer And Track (1751.071mil,4257mil)(1803.898mil,4257mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R13-2(1772.575mil,4292.606mil) on Top Layer And Track (1751.071mil,4328mil)(1803.898mil,4328mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.764mil < 10mil) Between Pad R13-2(1772.575mil,4292.606mil) on Top Layer And Track (1803.898mil,4257mil)(1803.898mil,4328mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R2-1(3592.394mil,3427.772mil) on Top Layer And Track (3557mil,3396.102mil)(3557mil,3450.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R2-1(3592.394mil,3427.772mil) on Top Layer And Track (3557mil,3396.102mil)(3628mil,3396.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R2-1(3592.394mil,3427.772mil) on Top Layer And Track (3565.394mil,3456.165mil)(3565.394mil,3474.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R2-1(3592.394mil,3427.772mil) on Top Layer And Track (3619.394mil,3456.165mil)(3619.394mil,3474.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R2-1(3592.394mil,3427.772mil) on Top Layer And Track (3628mil,3396.102mil)(3628mil,3450.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R2-2(3592.394mil,3502.575mil) on Top Layer And Track (3557mil,3481.071mil)(3557mil,3533.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.764mil < 10mil) Between Pad R2-2(3592.394mil,3502.575mil) on Top Layer And Track (3557mil,3533.898mil)(3628mil,3533.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad R2-2(3592.394mil,3502.575mil) on Top Layer And Track (3565.394mil,3456.165mil)(3565.394mil,3474.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad R2-2(3592.394mil,3502.575mil) on Top Layer And Track (3619.394mil,3456.165mil)(3619.394mil,3474.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R2-2(3592.394mil,3502.575mil) on Top Layer And Track (3628mil,3481.071mil)(3628mil,3533.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R3-1(2032.669mil,3022.606mil) on Top Layer And Track (2001mil,2987mil)(2001mil,3058mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R3-1(2032.669mil,3022.606mil) on Top Layer And Track (2001mil,2987mil)(2055.457mil,2987mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R3-1(2032.669mil,3022.606mil) on Top Layer And Track (2001mil,3058mil)(2055.457mil,3058mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R3-1(2032.669mil,3022.606mil) on Top Layer And Track (2061.063mil,2995.606mil)(2079.063mil,2995.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R3-1(2032.669mil,3022.606mil) on Top Layer And Track (2061.063mil,3049.606mil)(2079.063mil,3049.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R4-1(4792.394mil,3357.772mil) on Top Layer And Track (4757mil,3326.102mil)(4757mil,3380.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R4-1(4792.394mil,3357.772mil) on Top Layer And Track (4757mil,3326.102mil)(4828mil,3326.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R4-1(4792.394mil,3357.772mil) on Top Layer And Track (4765.394mil,3386.165mil)(4765.394mil,3404.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R4-1(4792.394mil,3357.772mil) on Top Layer And Track (4819.394mil,3386.165mil)(4819.394mil,3404.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R4-1(4792.394mil,3357.772mil) on Top Layer And Track (4828mil,3326.102mil)(4828mil,3380.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R4-2(4792.394mil,3432.575mil) on Top Layer And Track (4757mil,3411.071mil)(4757mil,3463.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.764mil < 10mil) Between Pad R4-2(4792.394mil,3432.575mil) on Top Layer And Track (4757mil,3463.898mil)(4828mil,3463.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad R4-2(4792.394mil,3432.575mil) on Top Layer And Track (4765.394mil,3386.165mil)(4765.394mil,3404.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad R4-2(4792.394mil,3432.575mil) on Top Layer And Track (4819.394mil,3386.165mil)(4819.394mil,3404.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R4-2(4792.394mil,3432.575mil) on Top Layer And Track (4828mil,3411.071mil)(4828mil,3463.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R5-1(2032.772mil,4092.606mil) on Top Layer And Track (2001.102mil,4057mil)(2001.102mil,4128mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R5-1(2032.772mil,4092.606mil) on Top Layer And Track (2001.102mil,4057mil)(2055.559mil,4057mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R5-1(2032.772mil,4092.606mil) on Top Layer And Track (2001.102mil,4128mil)(2055.559mil,4128mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R5-1(2032.772mil,4092.606mil) on Top Layer And Track (2061.165mil,4065.606mil)(2079.165mil,4065.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R5-1(2032.772mil,4092.606mil) on Top Layer And Track (2061.165mil,4119.606mil)(2079.165mil,4119.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad R5-2(2107.575mil,4092.606mil) on Top Layer And Track (2061.165mil,4065.606mil)(2079.165mil,4065.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad R5-2(2107.575mil,4092.606mil) on Top Layer And Track (2061.165mil,4119.606mil)(2079.165mil,4119.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R5-2(2107.575mil,4092.606mil) on Top Layer And Track (2086.071mil,4057mil)(2138.898mil,4057mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R5-2(2107.575mil,4092.606mil) on Top Layer And Track (2086.071mil,4128mil)(2138.898mil,4128mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.764mil < 10mil) Between Pad R5-2(2107.575mil,4092.606mil) on Top Layer And Track (2138.898mil,4057mil)(2138.898mil,4128mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R6-1(4102.228mil,3747.394mil) on Top Layer And Track (4055.835mil,3720.394mil)(4073.835mil,3720.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R6-1(4102.228mil,3747.394mil) on Top Layer And Track (4055.835mil,3774.394mil)(4073.835mil,3774.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R6-1(4102.228mil,3747.394mil) on Top Layer And Track (4079.441mil,3712mil)(4133.898mil,3712mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R6-1(4102.228mil,3747.394mil) on Top Layer And Track (4079.441mil,3783mil)(4133.898mil,3783mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R6-1(4102.228mil,3747.394mil) on Top Layer And Track (4133.898mil,3712mil)(4133.898mil,3783mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.764mil < 10mil) Between Pad R6-2(4027.425mil,3747.394mil) on Top Layer And Track (3996.102mil,3712mil)(3996.102mil,3783mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R6-2(4027.425mil,3747.394mil) on Top Layer And Track (3996.102mil,3712mil)(4048.929mil,3712mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R6-2(4027.425mil,3747.394mil) on Top Layer And Track (3996.102mil,3783mil)(4048.929mil,3783mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad R6-2(4027.425mil,3747.394mil) on Top Layer And Track (4055.835mil,3720.394mil)(4073.835mil,3720.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad R6-2(4027.425mil,3747.394mil) on Top Layer And Track (4055.835mil,3774.394mil)(4073.835mil,3774.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R7-1(2032.874mil,3736.939mil) on Top Layer And Track (2001.205mil,3701.333mil)(2001.205mil,3772.333mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R7-1(2032.874mil,3736.939mil) on Top Layer And Track (2001.205mil,3701.333mil)(2055.662mil,3701.333mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R7-1(2032.874mil,3736.939mil) on Top Layer And Track (2001.205mil,3772.333mil)(2055.662mil,3772.333mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R7-1(2032.874mil,3736.939mil) on Top Layer And Track (2061.268mil,3709.939mil)(2079.268mil,3709.939mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R7-1(2032.874mil,3736.939mil) on Top Layer And Track (2061.268mil,3763.939mil)(2079.268mil,3763.939mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad R7-2(2107.677mil,3736.939mil) on Top Layer And Track (2061.268mil,3709.939mil)(2079.268mil,3709.939mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad R7-2(2107.677mil,3736.939mil) on Top Layer And Track (2061.268mil,3763.939mil)(2079.268mil,3763.939mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R7-2(2107.677mil,3736.939mil) on Top Layer And Track (2086.173mil,3701.333mil)(2139mil,3701.333mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R7-2(2107.677mil,3736.939mil) on Top Layer And Track (2086.173mil,3772.333mil)(2139mil,3772.333mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.764mil < 10mil) Between Pad R7-2(2107.677mil,3736.939mil) on Top Layer And Track (2139mil,3701.333mil)(2139mil,3772.333mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R8-1(2032.874mil,3386.273mil) on Top Layer And Track (2001.205mil,3350.667mil)(2001.205mil,3421.667mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R8-1(2032.874mil,3386.273mil) on Top Layer And Track (2001.205mil,3350.667mil)(2055.662mil,3350.667mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R8-1(2032.874mil,3386.273mil) on Top Layer And Track (2001.205mil,3421.667mil)(2055.662mil,3421.667mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R8-1(2032.874mil,3386.273mil) on Top Layer And Track (2061.268mil,3359.273mil)(2079.268mil,3359.273mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R8-1(2032.874mil,3386.273mil) on Top Layer And Track (2061.268mil,3413.273mil)(2079.268mil,3413.273mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad R8-2(2107.677mil,3386.273mil) on Top Layer And Track (2061.268mil,3359.273mil)(2079.268mil,3359.273mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R9-1(4077.394mil,3357.772mil) on Top Layer And Track (4042mil,3326.102mil)(4042mil,3380.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R9-1(4077.394mil,3357.772mil) on Top Layer And Track (4042mil,3326.102mil)(4113mil,3326.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R9-1(4077.394mil,3357.772mil) on Top Layer And Track (4050.394mil,3386.165mil)(4050.394mil,3404.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.272mil < 10mil) Between Pad R9-1(4077.394mil,3357.772mil) on Top Layer And Track (4104.394mil,3386.165mil)(4104.394mil,3404.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R9-1(4077.394mil,3357.772mil) on Top Layer And Track (4113mil,3326.102mil)(4113mil,3380.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.898mil < 10mil) Between Pad R9-2(4077.394mil,3432.575mil) on Top Layer And Track (4042mil,3411.071mil)(4042mil,3463.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.764mil < 10mil) Between Pad R9-2(4077.394mil,3432.575mil) on Top Layer And Track (4042mil,3463.898mil)(4113mil,3463.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad R9-2(4077.394mil,3432.575mil) on Top Layer And Track (4050.394mil,3386.165mil)(4050.394mil,3404.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.287mil < 10mil) Between Pad R9-2(4077.394mil,3432.575mil) on Top Layer And Track (4104.394mil,3386.165mil)(4104.394mil,3404.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.11mil < 10mil) Between Pad R9-2(4077.394mil,3432.575mil) on Top Layer And Track (4113mil,3411.071mil)(4113mil,3463.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.11mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad RL1-1(4916.221mil,3910.945mil) on Multi-Layer And Track (4606.221mil,3847.545mil)(5226.82mil,3847.545mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad RL1-1(4916.221mil,3910.945mil) on Multi-Layer And Track (4916.1mil,3945.915mil)(4916.1mil,4150.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.975mil < 10mil) Between Pad RL1-2(4680mil,4470mil) on Multi-Layer And Track (4745.4mil,4446.54mil)(4821.4mil,4446.54mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.975mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.665mil < 10mil) Between Pad RL1-4(5152.441mil,3989.685mil) on Multi-Layer And Track (4975.1mil,3974.165mil)(5088.1mil,3974.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.665mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.242mil < 10mil) Between Pad RL1-5(4680mil,3989.685mil) on Multi-Layer And Track (4743.1mil,3975.165mil)(4857.1mil,3975.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.242mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.975mil < 10mil) Between Pad RL2-2(3965mil,4470mil) on Multi-Layer And Track (4030.4mil,4446.54mil)(4106.4mil,4446.54mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.975mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.328mil < 10mil) Between Pad RL2-3(4445mil,4470mil) on Multi-Layer And Track (4316.4mil,4446.54mil)(4382.4mil,4446.54mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.328mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.293mil < 10mil) Between Pad RL2-3(4445mil,4470mil) on Multi-Layer And Track (4511.82mil,3847.545mil)(4511.82mil,4610.945mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.293mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.665mil < 10mil) Between Pad RL2-4(4437.441mil,3989.685mil) on Multi-Layer And Track (4260.1mil,3974.165mil)(4373.1mil,3974.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.665mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.242mil < 10mil) Between Pad RL2-5(3965mil,3989.685mil) on Multi-Layer And Track (4028.1mil,3975.165mil)(4142.1mil,3975.165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.242mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.483mil < 10mil) Between Pad RST-1(1880mil,3980mil) on Multi-Layer And Track (1680mil,3980mil)(1835mil,3980mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.483mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.483mil < 10mil) Between Pad RST-2(1880mil,4180mil) on Multi-Layer And Track (1680mil,4180mil)(1834mil,4180mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.483mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad RST-3(1630mil,4180mil) on Multi-Layer And Track (1640mil,4194mil)(1641mil,4195mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.483mil < 10mil) Between Pad RST-3(1630mil,4180mil) on Multi-Layer And Track (1680mil,4180mil)(1834mil,4180mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.483mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.483mil < 10mil) Between Pad RST-4(1630mil,3980mil) on Multi-Layer And Track (1680mil,3980mil)(1835mil,3980mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.483mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.87mil < 10mil) Between Pad U1-1(5017.323mil,3530mil) on Top Layer And Track (4962.205mil,3489.449mil)(4962.205mil,3670.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.87mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.87mil < 10mil) Between Pad U1-2(5017.323mil,3630mil) on Top Layer And Track (4962.205mil,3489.449mil)(4962.205mil,3670.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.87mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.87mil < 10mil) Between Pad U1-3(4682.677mil,3630mil) on Top Layer And Track (4737.795mil,3489.449mil)(4737.795mil,3670.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.87mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.87mil < 10mil) Between Pad U1-4(4682.677mil,3530mil) on Top Layer And Track (4737.795mil,3489.449mil)(4737.795mil,3670.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.87mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.87mil < 10mil) Between Pad U3-1(4297.323mil,3530mil) on Top Layer And Track (4242.205mil,3489.449mil)(4242.205mil,3670.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.87mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.87mil < 10mil) Between Pad U3-2(4297.323mil,3630mil) on Top Layer And Track (4242.205mil,3489.449mil)(4242.205mil,3670.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.87mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.87mil < 10mil) Between Pad U3-3(3962.677mil,3630mil) on Top Layer And Track (4017.795mil,3489.449mil)(4017.795mil,3670.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.87mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.87mil < 10mil) Between Pad U3-4(3962.677mil,3530mil) on Top Layer And Track (4017.795mil,3489.449mil)(4017.795mil,3670.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.87mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.824mil < 10mil) Between Pad VR1-1(1845mil,2585mil) on Multi-Layer And Track (1639mil,2554mil)(1814mil,2554mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.824mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.178mil < 10mil) Between Pad VR1-1(1845mil,2585mil) on Multi-Layer And Track (1816mil,2617mil)(1816mil,2752mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.178mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.135mil < 10mil) Between Pad VR1-1(1845mil,2585mil) on Multi-Layer And Track (1875mil,2616mil)(1875mil,2753mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.135mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.983mil < 10mil) Between Pad VR1-1(1845mil,2585mil) on Multi-Layer And Track (1889mil,2556mil)(1889mil,2607mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.983mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.983mil < 10mil) Between Pad VR1-2(1645mil,2685mil) on Multi-Layer And Track (1599mil,2639mil)(1599mil,2726.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.983mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.864mil < 10mil) Between Pad VR1-3(1845mil,2785mil) on Multi-Layer And Track (1638mil,2815mil)(1813mil,2815mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.863mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.917mil < 10mil) Between Pad VR1-3(1845mil,2785mil) on Multi-Layer And Track (1816mil,2617mil)(1816mil,2752mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.917mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.864mil < 10mil) Between Pad VR1-3(1845mil,2785mil) on Multi-Layer And Track (1875mil,2616mil)(1875mil,2753mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.863mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.983mil < 10mil) Between Pad VR1-3(1845mil,2785mil) on Multi-Layer And Track (1889mil,2765mil)(1889mil,2816mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.983mil]
Rule Violations :368

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C9" (2223.226mil,4055.797mil) on Top Overlay And Text "R5" (2188.892mil,4071.13mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (8.714mil < 10mil) Between Text "L2" (4218.526mil,3790.714mil) on Top Overlay And Track (4205mil,3780mil)(4295mil,3780mil) on Top Overlay Silk Text to Silk Clearance [8.714mil]
   Violation between Silk To Silk Clearance Constraint: (4.11mil < 10mil) Between Text "R6" (4029.031mil,3791.047mil) on Top Overlay And Track (3996.102mil,3783mil)(4048.929mil,3783mil) on Top Overlay Silk Text to Silk Clearance [4.11mil]
   Violation between Silk To Silk Clearance Constraint: (3.462mil < 10mil) Between Text "R6" (4029.031mil,3791.047mil) on Top Overlay And Track (4079.441mil,3783mil)(4133.898mil,3783mil) on Top Overlay Silk Text to Silk Clearance [3.462mil]
Rule Violations :4

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:02