// Seed: 4068268708
module module_0 (
    input  tri0  id_0,
    output uwire id_1,
    input  tri   id_2,
    output wor   id_3,
    input  wor   id_4
);
  initial id_3 = 1 == id_4;
  assign id_1 = id_0;
  assign id_1 = 1 == 1'b0;
  assign id_3 = 1;
  assign id_1 = 1;
  wor id_6;
  assign id_6 = id_2;
  assign id_3 = id_4;
  wire id_7, id_8, id_9;
  assign module_1.id_3 = 0;
  wire id_10;
  wire id_11;
endmodule
module module_1 (
    output uwire id_0,
    input  wand  id_1,
    output tri1  id_2,
    output tri0  id_3,
    output wor   id_4,
    input  uwire id_5,
    output tri1  id_6
);
  wire id_8;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_5,
      id_0,
      id_1
  );
endmodule
