Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Mon Oct 23 13:04:20 2023
| Host         : co2050-24.ece.iastate.edu running 64-bit Red Hat Enterprise Linux release 8.8 (Ootpa)
| Command      : report_timing_summary -max_paths 10 -file staged_mac_timing_summary_routed.rpt -pb staged_mac_timing_summary_routed.pb -rpx staged_mac_timing_summary_routed.rpx -warn_on_violation
| Design       : staged_mac
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (77)
6. checking no_output_delay (75)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (77)
-------------------------------
 There are 77 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (75)
--------------------------------
 There are 75 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.332        0.000                      0                  540        0.158        0.000                      0                  540        3.500        0.000                       0                   258  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
main   {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
main                2.332        0.000                      0                  540        0.158        0.000                      0                  540        3.500        0.000                       0                   258  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  main
  To Clock:  main

Setup :            0  Failing Endpoints,  Worst Slack        2.332ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.158ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.332ns  (required time - arrival time)
  Source:                 multOp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by main  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            S_MULT_OUTPUT_reg/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by main  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main rise@8.000ns - main rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.659ns = ( 12.659 - 8.000 ) 
    Source Clock Delay      (SCD):    5.179ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main rise edge)       0.000     0.000 r  
    Y19                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    Y19                  IBUF (Prop_ibuf_I_O)         0.984     0.984 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.189    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.290 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.890     5.179    ACLK_IBUF_BUFG
    DSP48_X4Y17          DSP48E1                                      r  multOp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y17          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[0])
                                                      4.206     9.385 r  multOp/PCOUT[0]
                         net (fo=1, routed)           0.002     9.387    multOp_n_153
    DSP48_X4Y18          DSP48E1                                      r  S_MULT_OUTPUT_reg/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock main rise edge)       8.000     8.000 r  
    Y19                                               0.000     8.000 r  ACLK (IN)
                         net (fo=0)                   0.000     8.000    ACLK
    Y19                  IBUF (Prop_ibuf_I_O)         0.850     8.850 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.856    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.947 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.712    12.659    ACLK_IBUF_BUFG
    DSP48_X4Y18          DSP48E1                                      r  S_MULT_OUTPUT_reg/CLK
                         clock pessimism              0.495    13.154    
                         clock uncertainty           -0.035    13.119    
    DSP48_X4Y18          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400    11.719    S_MULT_OUTPUT_reg
  -------------------------------------------------------------------
                         required time                         11.719    
                         arrival time                          -9.387    
  -------------------------------------------------------------------
                         slack                                  2.332    

Slack (MET) :             2.332ns  (required time - arrival time)
  Source:                 multOp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by main  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            S_MULT_OUTPUT_reg/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by main  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main rise@8.000ns - main rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.659ns = ( 12.659 - 8.000 ) 
    Source Clock Delay      (SCD):    5.179ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main rise edge)       0.000     0.000 r  
    Y19                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    Y19                  IBUF (Prop_ibuf_I_O)         0.984     0.984 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.189    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.290 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.890     5.179    ACLK_IBUF_BUFG
    DSP48_X4Y17          DSP48E1                                      r  multOp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y17          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[10])
                                                      4.206     9.385 r  multOp/PCOUT[10]
                         net (fo=1, routed)           0.002     9.387    multOp_n_143
    DSP48_X4Y18          DSP48E1                                      r  S_MULT_OUTPUT_reg/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock main rise edge)       8.000     8.000 r  
    Y19                                               0.000     8.000 r  ACLK (IN)
                         net (fo=0)                   0.000     8.000    ACLK
    Y19                  IBUF (Prop_ibuf_I_O)         0.850     8.850 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.856    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.947 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.712    12.659    ACLK_IBUF_BUFG
    DSP48_X4Y18          DSP48E1                                      r  S_MULT_OUTPUT_reg/CLK
                         clock pessimism              0.495    13.154    
                         clock uncertainty           -0.035    13.119    
    DSP48_X4Y18          DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400    11.719    S_MULT_OUTPUT_reg
  -------------------------------------------------------------------
                         required time                         11.719    
                         arrival time                          -9.387    
  -------------------------------------------------------------------
                         slack                                  2.332    

Slack (MET) :             2.332ns  (required time - arrival time)
  Source:                 multOp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by main  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            S_MULT_OUTPUT_reg/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by main  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main rise@8.000ns - main rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.659ns = ( 12.659 - 8.000 ) 
    Source Clock Delay      (SCD):    5.179ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main rise edge)       0.000     0.000 r  
    Y19                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    Y19                  IBUF (Prop_ibuf_I_O)         0.984     0.984 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.189    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.290 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.890     5.179    ACLK_IBUF_BUFG
    DSP48_X4Y17          DSP48E1                                      r  multOp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y17          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[11])
                                                      4.206     9.385 r  multOp/PCOUT[11]
                         net (fo=1, routed)           0.002     9.387    multOp_n_142
    DSP48_X4Y18          DSP48E1                                      r  S_MULT_OUTPUT_reg/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock main rise edge)       8.000     8.000 r  
    Y19                                               0.000     8.000 r  ACLK (IN)
                         net (fo=0)                   0.000     8.000    ACLK
    Y19                  IBUF (Prop_ibuf_I_O)         0.850     8.850 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.856    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.947 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.712    12.659    ACLK_IBUF_BUFG
    DSP48_X4Y18          DSP48E1                                      r  S_MULT_OUTPUT_reg/CLK
                         clock pessimism              0.495    13.154    
                         clock uncertainty           -0.035    13.119    
    DSP48_X4Y18          DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400    11.719    S_MULT_OUTPUT_reg
  -------------------------------------------------------------------
                         required time                         11.719    
                         arrival time                          -9.387    
  -------------------------------------------------------------------
                         slack                                  2.332    

Slack (MET) :             2.332ns  (required time - arrival time)
  Source:                 multOp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by main  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            S_MULT_OUTPUT_reg/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by main  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main rise@8.000ns - main rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.659ns = ( 12.659 - 8.000 ) 
    Source Clock Delay      (SCD):    5.179ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main rise edge)       0.000     0.000 r  
    Y19                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    Y19                  IBUF (Prop_ibuf_I_O)         0.984     0.984 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.189    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.290 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.890     5.179    ACLK_IBUF_BUFG
    DSP48_X4Y17          DSP48E1                                      r  multOp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y17          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[12])
                                                      4.206     9.385 r  multOp/PCOUT[12]
                         net (fo=1, routed)           0.002     9.387    multOp_n_141
    DSP48_X4Y18          DSP48E1                                      r  S_MULT_OUTPUT_reg/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock main rise edge)       8.000     8.000 r  
    Y19                                               0.000     8.000 r  ACLK (IN)
                         net (fo=0)                   0.000     8.000    ACLK
    Y19                  IBUF (Prop_ibuf_I_O)         0.850     8.850 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.856    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.947 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.712    12.659    ACLK_IBUF_BUFG
    DSP48_X4Y18          DSP48E1                                      r  S_MULT_OUTPUT_reg/CLK
                         clock pessimism              0.495    13.154    
                         clock uncertainty           -0.035    13.119    
    DSP48_X4Y18          DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400    11.719    S_MULT_OUTPUT_reg
  -------------------------------------------------------------------
                         required time                         11.719    
                         arrival time                          -9.387    
  -------------------------------------------------------------------
                         slack                                  2.332    

Slack (MET) :             2.332ns  (required time - arrival time)
  Source:                 multOp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by main  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            S_MULT_OUTPUT_reg/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by main  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main rise@8.000ns - main rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.659ns = ( 12.659 - 8.000 ) 
    Source Clock Delay      (SCD):    5.179ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main rise edge)       0.000     0.000 r  
    Y19                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    Y19                  IBUF (Prop_ibuf_I_O)         0.984     0.984 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.189    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.290 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.890     5.179    ACLK_IBUF_BUFG
    DSP48_X4Y17          DSP48E1                                      r  multOp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y17          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[13])
                                                      4.206     9.385 r  multOp/PCOUT[13]
                         net (fo=1, routed)           0.002     9.387    multOp_n_140
    DSP48_X4Y18          DSP48E1                                      r  S_MULT_OUTPUT_reg/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock main rise edge)       8.000     8.000 r  
    Y19                                               0.000     8.000 r  ACLK (IN)
                         net (fo=0)                   0.000     8.000    ACLK
    Y19                  IBUF (Prop_ibuf_I_O)         0.850     8.850 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.856    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.947 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.712    12.659    ACLK_IBUF_BUFG
    DSP48_X4Y18          DSP48E1                                      r  S_MULT_OUTPUT_reg/CLK
                         clock pessimism              0.495    13.154    
                         clock uncertainty           -0.035    13.119    
    DSP48_X4Y18          DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400    11.719    S_MULT_OUTPUT_reg
  -------------------------------------------------------------------
                         required time                         11.719    
                         arrival time                          -9.387    
  -------------------------------------------------------------------
                         slack                                  2.332    

Slack (MET) :             2.332ns  (required time - arrival time)
  Source:                 multOp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by main  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            S_MULT_OUTPUT_reg/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by main  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main rise@8.000ns - main rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.659ns = ( 12.659 - 8.000 ) 
    Source Clock Delay      (SCD):    5.179ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main rise edge)       0.000     0.000 r  
    Y19                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    Y19                  IBUF (Prop_ibuf_I_O)         0.984     0.984 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.189    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.290 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.890     5.179    ACLK_IBUF_BUFG
    DSP48_X4Y17          DSP48E1                                      r  multOp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y17          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[14])
                                                      4.206     9.385 r  multOp/PCOUT[14]
                         net (fo=1, routed)           0.002     9.387    multOp_n_139
    DSP48_X4Y18          DSP48E1                                      r  S_MULT_OUTPUT_reg/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock main rise edge)       8.000     8.000 r  
    Y19                                               0.000     8.000 r  ACLK (IN)
                         net (fo=0)                   0.000     8.000    ACLK
    Y19                  IBUF (Prop_ibuf_I_O)         0.850     8.850 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.856    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.947 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.712    12.659    ACLK_IBUF_BUFG
    DSP48_X4Y18          DSP48E1                                      r  S_MULT_OUTPUT_reg/CLK
                         clock pessimism              0.495    13.154    
                         clock uncertainty           -0.035    13.119    
    DSP48_X4Y18          DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400    11.719    S_MULT_OUTPUT_reg
  -------------------------------------------------------------------
                         required time                         11.719    
                         arrival time                          -9.387    
  -------------------------------------------------------------------
                         slack                                  2.332    

Slack (MET) :             2.332ns  (required time - arrival time)
  Source:                 multOp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by main  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            S_MULT_OUTPUT_reg/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by main  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main rise@8.000ns - main rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.659ns = ( 12.659 - 8.000 ) 
    Source Clock Delay      (SCD):    5.179ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main rise edge)       0.000     0.000 r  
    Y19                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    Y19                  IBUF (Prop_ibuf_I_O)         0.984     0.984 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.189    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.290 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.890     5.179    ACLK_IBUF_BUFG
    DSP48_X4Y17          DSP48E1                                      r  multOp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y17          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[15])
                                                      4.206     9.385 r  multOp/PCOUT[15]
                         net (fo=1, routed)           0.002     9.387    multOp_n_138
    DSP48_X4Y18          DSP48E1                                      r  S_MULT_OUTPUT_reg/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock main rise edge)       8.000     8.000 r  
    Y19                                               0.000     8.000 r  ACLK (IN)
                         net (fo=0)                   0.000     8.000    ACLK
    Y19                  IBUF (Prop_ibuf_I_O)         0.850     8.850 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.856    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.947 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.712    12.659    ACLK_IBUF_BUFG
    DSP48_X4Y18          DSP48E1                                      r  S_MULT_OUTPUT_reg/CLK
                         clock pessimism              0.495    13.154    
                         clock uncertainty           -0.035    13.119    
    DSP48_X4Y18          DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400    11.719    S_MULT_OUTPUT_reg
  -------------------------------------------------------------------
                         required time                         11.719    
                         arrival time                          -9.387    
  -------------------------------------------------------------------
                         slack                                  2.332    

Slack (MET) :             2.332ns  (required time - arrival time)
  Source:                 multOp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by main  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            S_MULT_OUTPUT_reg/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by main  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main rise@8.000ns - main rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.659ns = ( 12.659 - 8.000 ) 
    Source Clock Delay      (SCD):    5.179ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main rise edge)       0.000     0.000 r  
    Y19                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    Y19                  IBUF (Prop_ibuf_I_O)         0.984     0.984 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.189    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.290 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.890     5.179    ACLK_IBUF_BUFG
    DSP48_X4Y17          DSP48E1                                      r  multOp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y17          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[16])
                                                      4.206     9.385 r  multOp/PCOUT[16]
                         net (fo=1, routed)           0.002     9.387    multOp_n_137
    DSP48_X4Y18          DSP48E1                                      r  S_MULT_OUTPUT_reg/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock main rise edge)       8.000     8.000 r  
    Y19                                               0.000     8.000 r  ACLK (IN)
                         net (fo=0)                   0.000     8.000    ACLK
    Y19                  IBUF (Prop_ibuf_I_O)         0.850     8.850 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.856    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.947 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.712    12.659    ACLK_IBUF_BUFG
    DSP48_X4Y18          DSP48E1                                      r  S_MULT_OUTPUT_reg/CLK
                         clock pessimism              0.495    13.154    
                         clock uncertainty           -0.035    13.119    
    DSP48_X4Y18          DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400    11.719    S_MULT_OUTPUT_reg
  -------------------------------------------------------------------
                         required time                         11.719    
                         arrival time                          -9.387    
  -------------------------------------------------------------------
                         slack                                  2.332    

Slack (MET) :             2.332ns  (required time - arrival time)
  Source:                 multOp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by main  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            S_MULT_OUTPUT_reg/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by main  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main rise@8.000ns - main rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.659ns = ( 12.659 - 8.000 ) 
    Source Clock Delay      (SCD):    5.179ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main rise edge)       0.000     0.000 r  
    Y19                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    Y19                  IBUF (Prop_ibuf_I_O)         0.984     0.984 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.189    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.290 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.890     5.179    ACLK_IBUF_BUFG
    DSP48_X4Y17          DSP48E1                                      r  multOp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y17          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[17])
                                                      4.206     9.385 r  multOp/PCOUT[17]
                         net (fo=1, routed)           0.002     9.387    multOp_n_136
    DSP48_X4Y18          DSP48E1                                      r  S_MULT_OUTPUT_reg/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock main rise edge)       8.000     8.000 r  
    Y19                                               0.000     8.000 r  ACLK (IN)
                         net (fo=0)                   0.000     8.000    ACLK
    Y19                  IBUF (Prop_ibuf_I_O)         0.850     8.850 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.856    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.947 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.712    12.659    ACLK_IBUF_BUFG
    DSP48_X4Y18          DSP48E1                                      r  S_MULT_OUTPUT_reg/CLK
                         clock pessimism              0.495    13.154    
                         clock uncertainty           -0.035    13.119    
    DSP48_X4Y18          DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.400    11.719    S_MULT_OUTPUT_reg
  -------------------------------------------------------------------
                         required time                         11.719    
                         arrival time                          -9.387    
  -------------------------------------------------------------------
                         slack                                  2.332    

Slack (MET) :             2.332ns  (required time - arrival time)
  Source:                 multOp/CLK
                            (rising edge-triggered cell DSP48E1 clocked by main  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            S_MULT_OUTPUT_reg/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by main  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main rise@8.000ns - main rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.659ns = ( 12.659 - 8.000 ) 
    Source Clock Delay      (SCD):    5.179ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main rise edge)       0.000     0.000 r  
    Y19                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    Y19                  IBUF (Prop_ibuf_I_O)         0.984     0.984 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.189    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.290 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.890     5.179    ACLK_IBUF_BUFG
    DSP48_X4Y17          DSP48E1                                      r  multOp/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y17          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[18])
                                                      4.206     9.385 r  multOp/PCOUT[18]
                         net (fo=1, routed)           0.002     9.387    multOp_n_135
    DSP48_X4Y18          DSP48E1                                      r  S_MULT_OUTPUT_reg/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock main rise edge)       8.000     8.000 r  
    Y19                                               0.000     8.000 r  ACLK (IN)
                         net (fo=0)                   0.000     8.000    ACLK
    Y19                  IBUF (Prop_ibuf_I_O)         0.850     8.850 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           2.006    10.856    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.947 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.712    12.659    ACLK_IBUF_BUFG
    DSP48_X4Y18          DSP48E1                                      r  S_MULT_OUTPUT_reg/CLK
                         clock pessimism              0.495    13.154    
                         clock uncertainty           -0.035    13.119    
    DSP48_X4Y18          DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -1.400    11.719    S_MULT_OUTPUT_reg
  -------------------------------------------------------------------
                         required time                         11.719    
                         arrival time                          -9.387    
  -------------------------------------------------------------------
                         slack                                  2.332    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 S_ACCUMULATE_OUTPUT_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MO_AXIS_TDATA_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main rise@0.000ns - main rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.234%)  route 0.114ns (44.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main rise edge)       0.000     0.000 r  
    Y19                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    Y19                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.886    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.912 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=257, routed)         0.611     1.523    ACLK_IBUF_BUFG
    SLICE_X103Y42        FDRE                                         r  S_ACCUMULATE_OUTPUT_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y42        FDRE (Prop_fdre_C_Q)         0.141     1.664 r  S_ACCUMULATE_OUTPUT_reg[45]/Q
                         net (fo=1, routed)           0.114     1.778    S_ACCUMULATE_OUTPUT__0[45]
    SLICE_X104Y43        FDRE                                         r  MO_AXIS_TDATA_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock main rise edge)       0.000     0.000 r  
    Y19                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    Y19                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=257, routed)         0.882     2.043    ACLK_IBUF_BUFG
    SLICE_X104Y43        FDRE                                         r  MO_AXIS_TDATA_reg[45]/C
                         clock pessimism             -0.482     1.561    
    SLICE_X104Y43        FDRE (Hold_fdre_C_D)         0.059     1.620    MO_AXIS_TDATA_reg[45]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 S_AXIS_TID_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MO_AXIS_TID_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main rise@0.000ns - main rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main rise edge)       0.000     0.000 r  
    Y19                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    Y19                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.886    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.912 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=257, routed)         0.639     1.551    ACLK_IBUF_BUFG
    SLICE_X107Y44        FDRE                                         r  S_AXIS_TID_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y44        FDRE (Prop_fdre_C_Q)         0.141     1.692 r  S_AXIS_TID_reg[7]/Q
                         net (fo=1, routed)           0.110     1.802    S_AXIS_TID[7]
    SLICE_X107Y43        FDRE                                         r  MO_AXIS_TID_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock main rise edge)       0.000     0.000 r  
    Y19                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    Y19                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=257, routed)         0.910     2.071    ACLK_IBUF_BUFG
    SLICE_X107Y43        FDRE                                         r  MO_AXIS_TID_reg[7]/C
                         clock pessimism             -0.504     1.567    
    SLICE_X107Y43        FDRE (Hold_fdre_C_D)         0.075     1.642    MO_AXIS_TID_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 S_AXIS_TREADY_reg/C
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SD_AXIS_TREADY_reg/D
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main rise@0.000ns - main rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main rise edge)       0.000     0.000 r  
    Y19                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    Y19                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.886    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.912 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=257, routed)         0.636     1.548    ACLK_IBUF_BUFG
    SLICE_X107Y37        FDRE                                         r  S_AXIS_TREADY_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y37        FDRE (Prop_fdre_C_Q)         0.141     1.689 r  S_AXIS_TREADY_reg/Q
                         net (fo=1, routed)           0.112     1.801    S_AXIS_TREADY_reg_n_0
    SLICE_X107Y38        FDRE                                         r  SD_AXIS_TREADY_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock main rise edge)       0.000     0.000 r  
    Y19                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    Y19                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=257, routed)         0.908     2.069    ACLK_IBUF_BUFG
    SLICE_X107Y38        FDRE                                         r  SD_AXIS_TREADY_reg/C
                         clock pessimism             -0.504     1.565    
    SLICE_X107Y38        FDRE (Hold_fdre_C_D)         0.075     1.640    SD_AXIS_TREADY_reg
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 S_AXIS_TVALID_reg/C
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MO_AXIS_TVALID_reg/D
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main rise@0.000ns - main rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main rise edge)       0.000     0.000 r  
    Y19                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    Y19                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.886    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.912 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=257, routed)         0.636     1.548    ACLK_IBUF_BUFG
    SLICE_X109Y37        FDRE                                         r  S_AXIS_TVALID_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y37        FDRE (Prop_fdre_C_Q)         0.141     1.689 r  S_AXIS_TVALID_reg/Q
                         net (fo=1, routed)           0.112     1.801    S_AXIS_TVALID
    SLICE_X109Y38        FDRE                                         r  MO_AXIS_TVALID_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock main rise edge)       0.000     0.000 r  
    Y19                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    Y19                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=257, routed)         0.908     2.069    ACLK_IBUF_BUFG
    SLICE_X109Y38        FDRE                                         r  MO_AXIS_TVALID_reg/C
                         clock pessimism             -0.504     1.565    
    SLICE_X109Y38        FDRE (Hold_fdre_C_D)         0.070     1.635    MO_AXIS_TVALID_reg
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 S_AXIS_TID_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MO_AXIS_TID_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main rise@0.000ns - main rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.780%)  route 0.167ns (54.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main rise edge)       0.000     0.000 r  
    Y19                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    Y19                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.886    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.912 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=257, routed)         0.635     1.547    ACLK_IBUF_BUFG
    SLICE_X109Y35        FDRE                                         r  S_AXIS_TID_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y35        FDRE (Prop_fdre_C_Q)         0.141     1.688 r  S_AXIS_TID_reg[1]/Q
                         net (fo=1, routed)           0.167     1.855    S_AXIS_TID[1]
    SLICE_X110Y35        FDRE                                         r  MO_AXIS_TID_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock main rise edge)       0.000     0.000 r  
    Y19                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    Y19                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=257, routed)         0.906     2.067    ACLK_IBUF_BUFG
    SLICE_X110Y35        FDRE                                         r  MO_AXIS_TID_reg[1]/C
                         clock pessimism             -0.482     1.585    
    SLICE_X110Y35        FDRE (Hold_fdre_C_D)         0.070     1.655    MO_AXIS_TID_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 S_ACCUMULATE_OUTPUT_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MO_AXIS_TDATA_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main rise@0.000ns - main rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.295%)  route 0.170ns (54.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main rise edge)       0.000     0.000 r  
    Y19                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    Y19                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.886    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.912 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=257, routed)         0.607     1.519    ACLK_IBUF_BUFG
    SLICE_X103Y33        FDRE                                         r  S_ACCUMULATE_OUTPUT_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y33        FDRE (Prop_fdre_C_Q)         0.141     1.660 r  S_ACCUMULATE_OUTPUT_reg[8]/Q
                         net (fo=1, routed)           0.170     1.830    S_ACCUMULATE_OUTPUT__0[8]
    SLICE_X105Y35        FDRE                                         r  MO_AXIS_TDATA_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock main rise edge)       0.000     0.000 r  
    Y19                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    Y19                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=257, routed)         0.877     2.038    ACLK_IBUF_BUFG
    SLICE_X105Y35        FDRE                                         r  MO_AXIS_TDATA_reg[8]/C
                         clock pessimism             -0.482     1.556    
    SLICE_X105Y35        FDRE (Hold_fdre_C_D)         0.070     1.626    MO_AXIS_TDATA_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 S_AXIS_TID_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MO_AXIS_TID_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main rise@0.000ns - main rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.604%)  route 0.168ns (54.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main rise edge)       0.000     0.000 r  
    Y19                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    Y19                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.886    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.912 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=257, routed)         0.635     1.547    ACLK_IBUF_BUFG
    SLICE_X109Y35        FDRE                                         r  S_AXIS_TID_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y35        FDRE (Prop_fdre_C_Q)         0.141     1.688 r  S_AXIS_TID_reg[2]/Q
                         net (fo=1, routed)           0.168     1.856    S_AXIS_TID[2]
    SLICE_X110Y35        FDRE                                         r  MO_AXIS_TID_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock main rise edge)       0.000     0.000 r  
    Y19                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    Y19                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=257, routed)         0.906     2.067    ACLK_IBUF_BUFG
    SLICE_X110Y35        FDRE                                         r  MO_AXIS_TID_reg[2]/C
                         clock pessimism             -0.482     1.585    
    SLICE_X110Y35        FDRE (Hold_fdre_C_D)         0.066     1.651    MO_AXIS_TID_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 S_AXIS_TDATA_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            S_ACCUMULATE_OUTPUT_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main rise@0.000ns - main rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.272ns (83.924%)  route 0.052ns (16.076%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main rise edge)       0.000     0.000 r  
    Y19                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    Y19                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.886    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.912 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=257, routed)         0.607     1.519    ACLK_IBUF_BUFG
    SLICE_X102Y33        FDRE                                         r  S_AXIS_TDATA_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y33        FDRE (Prop_fdre_C_Q)         0.164     1.683 r  S_AXIS_TDATA_reg[11]/Q
                         net (fo=1, routed)           0.052     1.735    S_AXIS_TDATA__0[11]
    SLICE_X103Y33        LUT2 (Prop_lut2_I1_O)        0.045     1.780 r  S_ACCUMULATE_OUTPUT[11]_i_2/O
                         net (fo=1, routed)           0.000     1.780    S_ACCUMULATE_OUTPUT[11]_i_2_n_0
    SLICE_X103Y33        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.843 r  S_ACCUMULATE_OUTPUT_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.843    plusOp[11]
    SLICE_X103Y33        FDRE                                         r  S_ACCUMULATE_OUTPUT_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock main rise edge)       0.000     0.000 r  
    Y19                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    Y19                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=257, routed)         0.875     2.036    ACLK_IBUF_BUFG
    SLICE_X103Y33        FDRE                                         r  S_ACCUMULATE_OUTPUT_reg[11]/C
                         clock pessimism             -0.504     1.532    
    SLICE_X103Y33        FDRE (Hold_fdre_C_D)         0.105     1.637    S_ACCUMULATE_OUTPUT_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 S_ACCUMULATE_OUTPUT_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MO_AXIS_TDATA_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main rise@0.000ns - main rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.887%)  route 0.173ns (55.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main rise edge)       0.000     0.000 r  
    Y19                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    Y19                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.886    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.912 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=257, routed)         0.612     1.524    ACLK_IBUF_BUFG
    SLICE_X103Y44        FDRE                                         r  S_ACCUMULATE_OUTPUT_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y44        FDRE (Prop_fdre_C_Q)         0.141     1.665 r  S_ACCUMULATE_OUTPUT_reg[53]/Q
                         net (fo=1, routed)           0.173     1.838    S_ACCUMULATE_OUTPUT__0[53]
    SLICE_X105Y42        FDRE                                         r  MO_AXIS_TDATA_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock main rise edge)       0.000     0.000 r  
    Y19                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    Y19                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=257, routed)         0.881     2.042    ACLK_IBUF_BUFG
    SLICE_X105Y42        FDRE                                         r  MO_AXIS_TDATA_reg[53]/C
                         clock pessimism             -0.482     1.560    
    SLICE_X105Y42        FDRE (Hold_fdre_C_D)         0.070     1.630    MO_AXIS_TDATA_reg[53]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 S_AXIS_TDATA_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            S_ACCUMULATE_OUTPUT_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main rise@0.000ns - main rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.279ns (84.519%)  route 0.051ns (15.481%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main rise edge)       0.000     0.000 r  
    Y19                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    Y19                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.886    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.912 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=257, routed)         0.607     1.519    ACLK_IBUF_BUFG
    SLICE_X102Y33        FDRE                                         r  S_AXIS_TDATA_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y33        FDRE (Prop_fdre_C_Q)         0.164     1.683 r  S_AXIS_TDATA_reg[8]/Q
                         net (fo=1, routed)           0.051     1.734    S_AXIS_TDATA__0[8]
    SLICE_X103Y33        LUT2 (Prop_lut2_I1_O)        0.045     1.779 r  S_ACCUMULATE_OUTPUT[11]_i_5/O
                         net (fo=1, routed)           0.000     1.779    S_ACCUMULATE_OUTPUT[11]_i_5_n_0
    SLICE_X103Y33        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.849 r  S_ACCUMULATE_OUTPUT_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.849    plusOp[8]
    SLICE_X103Y33        FDRE                                         r  S_ACCUMULATE_OUTPUT_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock main rise edge)       0.000     0.000 r  
    Y19                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    Y19                  IBUF (Prop_ibuf_I_O)         0.401     0.401 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.132    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.161 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=257, routed)         0.875     2.036    ACLK_IBUF_BUFG
    SLICE_X103Y33        FDRE                                         r  S_ACCUMULATE_OUTPUT_reg[8]/C
                         clock pessimism             -0.504     1.532    
    SLICE_X103Y33        FDRE (Hold_fdre_C_D)         0.105     1.637    S_ACCUMULATE_OUTPUT_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.212    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ACLK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         8.000       4.116      DSP48_X4Y15    S_MULT_OUTPUT_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         8.000       4.116      DSP48_X4Y18    S_MULT_OUTPUT_reg/CLK
Min Period        n/a     BUFG/I       n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0  ACLK_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         8.000       5.846      DSP48_X4Y17    multOp/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         8.000       5.846      DSP48_X4Y14    multOp__0/CLK
Min Period        n/a     FDSE/C       n/a            1.000         8.000       7.000      SLICE_X104Y39  FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X104Y39  FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X104Y39  FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X104Y39  FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X102Y37  S_MULT_OUTPUT_reg[0]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X102Y34  S_MULT_OUTPUT_reg[0]__0/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X102Y41  S_MULT_OUTPUT_reg[10]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X102Y34  S_MULT_OUTPUT_reg[10]__0/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X102Y41  S_MULT_OUTPUT_reg[11]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X102Y34  S_MULT_OUTPUT_reg[11]__0/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X102Y40  S_MULT_OUTPUT_reg[12]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X102Y40  S_MULT_OUTPUT_reg[13]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X102Y40  S_MULT_OUTPUT_reg[14]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X102Y43  S_MULT_OUTPUT_reg[15]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X102Y43  S_MULT_OUTPUT_reg[15]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X102Y34  S_MULT_OUTPUT_reg[0]__0/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X102Y34  S_MULT_OUTPUT_reg[10]__0/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X102Y34  S_MULT_OUTPUT_reg[11]__0/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X102Y34  S_MULT_OUTPUT_reg[16]__0/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X104Y35  S_MULT_OUTPUT_reg[1]__0/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X102Y34  S_MULT_OUTPUT_reg[2]__0/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X106Y37  MO_AXIS_TDATA_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X106Y37  MO_AXIS_TDATA_reg[10]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X106Y37  MO_AXIS_TDATA_reg[11]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X107Y38  MO_AXIS_TDATA_reg[12]/C



