set_property SRC_FILE_INFO {cfile:D:/FPGA_Projects/RV32I_Processor/Non-Pipelined-Processor/non_pipelined_processor_vivado/non_pipelined_processor.srcs/constrs_1/imports/Downloads/Zybo-Master.xdc rfile:../../../non_pipelined_processor.srcs/constrs_1/imports/Downloads/Zybo-Master.xdc id:1} [current_design]
set_property src_info {type:XDC file:1 line:8 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict { PACKAGE_PIN L16   IOSTANDARD LVCMOS33 } [get_ports { clk }]; #IO_L11P_T1_SRCC_35 Sch=sysclk
