\doxysection{C\+:/\+ALL/\+STM32/\+Projekty/\+Oczko\+Gierka/\+Drivers/\+CMSIS/\+Include/core\+\_\+cm23.h File Reference}
\label{core__cm23_8h}\index{C:/ALL/STM32/Projekty/OczkoGierka/Drivers/CMSIS/Include/core\_cm23.h@{C:/ALL/STM32/Projekty/OczkoGierka/Drivers/CMSIS/Include/core\_cm23.h}}


CMSIS Cortex-\/\+M23 Core Peripheral Access Layer Header File.  


{\ttfamily \#include $<$stdint.\+h$>$}\newline
{\ttfamily \#include \char`\"{}cmsis\+\_\+version.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}cmsis\+\_\+compiler.\+h\char`\"{}}\newline
\doxysubsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
union \textbf{ APSR\+\_\+\+Type}
\begin{DoxyCompactList}\small\item\em Union type to access the Application Program Status Register (APSR). \end{DoxyCompactList}\item 
union \textbf{ IPSR\+\_\+\+Type}
\begin{DoxyCompactList}\small\item\em Union type to access the Interrupt Program Status Register (IPSR). \end{DoxyCompactList}\item 
union \textbf{ x\+PSR\+\_\+\+Type}
\begin{DoxyCompactList}\small\item\em Union type to access the Special-\/\+Purpose Program Status Registers (x\+PSR). \end{DoxyCompactList}\item 
union \textbf{ CONTROL\+\_\+\+Type}
\begin{DoxyCompactList}\small\item\em Union type to access the Control Registers (CONTROL). \end{DoxyCompactList}\item 
struct \textbf{ NVIC\+\_\+\+Type}
\begin{DoxyCompactList}\small\item\em Structure type to access the Nested Vectored Interrupt Controller (NVIC). \end{DoxyCompactList}\item 
struct \textbf{ SCB\+\_\+\+Type}
\begin{DoxyCompactList}\small\item\em Structure type to access the System Control Block (SCB). \end{DoxyCompactList}\item 
struct \textbf{ Sys\+Tick\+\_\+\+Type}
\begin{DoxyCompactList}\small\item\em Structure type to access the System Timer (Sys\+Tick). \end{DoxyCompactList}\item 
struct \textbf{ DWT\+\_\+\+Type}
\begin{DoxyCompactList}\small\item\em Structure type to access the Data Watchpoint and Trace Register (DWT). \end{DoxyCompactList}\item 
struct \textbf{ TPI\+\_\+\+Type}
\begin{DoxyCompactList}\small\item\em Structure type to access the Trace Port Interface Register (TPI). \end{DoxyCompactList}\item 
struct \textbf{ Core\+Debug\+\_\+\+Type}
\begin{DoxyCompactList}\small\item\em Structure type to access the Core Debug Register (Core\+Debug). \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ \+\_\+\+\_\+\+CORE\+\_\+\+CM23\+\_\+\+H\+\_\+\+GENERIC}
\end{DoxyCompactItemize}
\textbf{ }\par
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ \+\_\+\+\_\+\+CM23\+\_\+\+CMSIS\+\_\+\+VERSION\+\_\+\+MAIN}~(\textbf{ \+\_\+\+\_\+\+CM\+\_\+\+CMSIS\+\_\+\+VERSION\+\_\+\+MAIN})
\item 
\#define \textbf{ \+\_\+\+\_\+\+CM23\+\_\+\+CMSIS\+\_\+\+VERSION\+\_\+\+SUB}~(\textbf{ \+\_\+\+\_\+\+CM\+\_\+\+CMSIS\+\_\+\+VERSION\+\_\+\+SUB})
\item 
\#define \textbf{ \+\_\+\+\_\+\+CM23\+\_\+\+CMSIS\+\_\+\+VERSION}
\item 
\#define \textbf{ \+\_\+\+\_\+\+CORTEX\+\_\+M}~(23U)
\item 
\#define \textbf{ \+\_\+\+\_\+\+FPU\+\_\+\+USED}~0U
\item 
\#define \textbf{ \+\_\+\+\_\+\+CORE\+\_\+\+CM23\+\_\+\+H\+\_\+\+DEPENDANT}
\item 
\#define \textbf{ \+\_\+\+\_\+I}~volatile const
\item 
\#define \textbf{ \+\_\+\+\_\+O}~volatile
\item 
\#define \textbf{ \+\_\+\+\_\+\+IO}~volatile
\item 
\#define \textbf{ \+\_\+\+\_\+\+IM}~volatile const      /$\ast$! Defines \textquotesingle{}read only\textquotesingle{} structure member permissions $\ast$/
\item 
\#define \textbf{ \+\_\+\+\_\+\+OM}~volatile            /$\ast$! Defines \textquotesingle{}write only\textquotesingle{} structure member permissions $\ast$/
\item 
\#define \textbf{ \+\_\+\+\_\+\+IOM}~volatile            /$\ast$! Defines \textquotesingle{}read / write\textquotesingle{} structure member permissions $\ast$/
\item 
\#define \textbf{ APSR\+\_\+\+N\+\_\+\+Pos}~31U
\item 
\#define \textbf{ APSR\+\_\+\+N\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ APSR\+\_\+\+N\+\_\+\+Pos})
\item 
\#define \textbf{ APSR\+\_\+\+Z\+\_\+\+Pos}~30U
\item 
\#define \textbf{ APSR\+\_\+\+Z\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ APSR\+\_\+\+Z\+\_\+\+Pos})
\item 
\#define \textbf{ APSR\+\_\+\+C\+\_\+\+Pos}~29U
\item 
\#define \textbf{ APSR\+\_\+\+C\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ APSR\+\_\+\+C\+\_\+\+Pos})
\item 
\#define \textbf{ APSR\+\_\+\+V\+\_\+\+Pos}~28U
\item 
\#define \textbf{ APSR\+\_\+\+V\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ APSR\+\_\+\+V\+\_\+\+Pos})
\item 
\#define \textbf{ IPSR\+\_\+\+ISR\+\_\+\+Pos}~0U
\item 
\#define \textbf{ IPSR\+\_\+\+ISR\+\_\+\+Msk}~(0x1\+FFUL /$\ast$$<$$<$ \textbf{ IPSR\+\_\+\+ISR\+\_\+\+Pos}$\ast$/)
\item 
\#define \textbf{ x\+PSR\+\_\+\+N\+\_\+\+Pos}~31U
\item 
\#define \textbf{ x\+PSR\+\_\+\+N\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ x\+PSR\+\_\+\+N\+\_\+\+Pos})
\item 
\#define \textbf{ x\+PSR\+\_\+\+Z\+\_\+\+Pos}~30U
\item 
\#define \textbf{ x\+PSR\+\_\+\+Z\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ x\+PSR\+\_\+\+Z\+\_\+\+Pos})
\item 
\#define \textbf{ x\+PSR\+\_\+\+C\+\_\+\+Pos}~29U
\item 
\#define \textbf{ x\+PSR\+\_\+\+C\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ x\+PSR\+\_\+\+C\+\_\+\+Pos})
\item 
\#define \textbf{ x\+PSR\+\_\+\+V\+\_\+\+Pos}~28U
\item 
\#define \textbf{ x\+PSR\+\_\+\+V\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ x\+PSR\+\_\+\+V\+\_\+\+Pos})
\item 
\#define \textbf{ x\+PSR\+\_\+\+T\+\_\+\+Pos}~24U
\item 
\#define \textbf{ x\+PSR\+\_\+\+T\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ x\+PSR\+\_\+\+T\+\_\+\+Pos})
\item 
\#define \textbf{ x\+PSR\+\_\+\+ISR\+\_\+\+Pos}~0U
\item 
\#define \textbf{ x\+PSR\+\_\+\+ISR\+\_\+\+Msk}~(0x1\+FFUL /$\ast$$<$$<$ \textbf{ x\+PSR\+\_\+\+ISR\+\_\+\+Pos}$\ast$/)
\item 
\#define \textbf{ CONTROL\+\_\+\+SPSEL\+\_\+\+Pos}~1U
\item 
\#define \textbf{ CONTROL\+\_\+\+SPSEL\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ CONTROL\+\_\+\+SPSEL\+\_\+\+Pos})
\item 
\#define \textbf{ CONTROL\+\_\+n\+PRIV\+\_\+\+Pos}~0U
\item 
\#define \textbf{ CONTROL\+\_\+n\+PRIV\+\_\+\+Msk}~(1UL /$\ast$$<$$<$ \textbf{ CONTROL\+\_\+n\+PRIV\+\_\+\+Pos}$\ast$/)
\item 
\#define \textbf{ SCB\+\_\+\+CPUID\+\_\+\+IMPLEMENTER\+\_\+\+Pos}~24U
\item 
\#define \textbf{ SCB\+\_\+\+CPUID\+\_\+\+IMPLEMENTER\+\_\+\+Msk}~(0x\+FFUL $<$$<$ \textbf{ SCB\+\_\+\+CPUID\+\_\+\+IMPLEMENTER\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+CPUID\+\_\+\+VARIANT\+\_\+\+Pos}~20U
\item 
\#define \textbf{ SCB\+\_\+\+CPUID\+\_\+\+VARIANT\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ SCB\+\_\+\+CPUID\+\_\+\+VARIANT\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+CPUID\+\_\+\+ARCHITECTURE\+\_\+\+Pos}~16U
\item 
\#define \textbf{ SCB\+\_\+\+CPUID\+\_\+\+ARCHITECTURE\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ SCB\+\_\+\+CPUID\+\_\+\+ARCHITECTURE\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+CPUID\+\_\+\+PARTNO\+\_\+\+Pos}~4U
\item 
\#define \textbf{ SCB\+\_\+\+CPUID\+\_\+\+PARTNO\+\_\+\+Msk}~(0x\+FFFUL $<$$<$ \textbf{ SCB\+\_\+\+CPUID\+\_\+\+PARTNO\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+CPUID\+\_\+\+REVISION\+\_\+\+Pos}~0U
\item 
\#define \textbf{ SCB\+\_\+\+CPUID\+\_\+\+REVISION\+\_\+\+Msk}~(0x\+FUL /$\ast$$<$$<$ \textbf{ SCB\+\_\+\+CPUID\+\_\+\+REVISION\+\_\+\+Pos}$\ast$/)
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDNMISET\+\_\+\+Pos}~31U
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDNMISET\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDNMISET\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+NMIPENDSET\+\_\+\+Pos}~\textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDNMISET\+\_\+\+Pos}
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+NMIPENDSET\+\_\+\+Msk}~\textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDNMISET\+\_\+\+Msk}
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDNMICLR\+\_\+\+Pos}~30U
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDNMICLR\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDNMICLR\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSVSET\+\_\+\+Pos}~28U
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSVSET\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSVSET\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSVCLR\+\_\+\+Pos}~27U
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSVCLR\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSVCLR\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSTSET\+\_\+\+Pos}~26U
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSTSET\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSTSET\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSTCLR\+\_\+\+Pos}~25U
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSTCLR\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+PENDSTCLR\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+STTNS\+\_\+\+Pos}~24U
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+STTNS\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+STTNS\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+ISRPREEMPT\+\_\+\+Pos}~23U
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+ISRPREEMPT\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+ISRPREEMPT\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+ISRPENDING\+\_\+\+Pos}~22U
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+ISRPENDING\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+ISRPENDING\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+VECTPENDING\+\_\+\+Pos}~12U
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+VECTPENDING\+\_\+\+Msk}~(0x1\+FFUL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+VECTPENDING\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+RETTOBASE\+\_\+\+Pos}~11U
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+RETTOBASE\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+RETTOBASE\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+VECTACTIVE\+\_\+\+Pos}~0U
\item 
\#define \textbf{ SCB\+\_\+\+ICSR\+\_\+\+VECTACTIVE\+\_\+\+Msk}~(0x1\+FFUL /$\ast$$<$$<$ \textbf{ SCB\+\_\+\+ICSR\+\_\+\+VECTACTIVE\+\_\+\+Pos}$\ast$/)
\item 
\#define \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+VECTKEY\+\_\+\+Pos}~16U
\item 
\#define \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+VECTKEY\+\_\+\+Msk}~(0x\+FFFFUL $<$$<$ \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+VECTKEY\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+VECTKEYSTAT\+\_\+\+Pos}~16U
\item 
\#define \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+VECTKEYSTAT\+\_\+\+Msk}~(0x\+FFFFUL $<$$<$ \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+VECTKEYSTAT\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+ENDIANESS\+\_\+\+Pos}~15U
\item 
\#define \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+ENDIANESS\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+ENDIANESS\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+PRIS\+\_\+\+Pos}~14U
\item 
\#define \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+PRIS\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+PRIS\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+BFHFNMINS\+\_\+\+Pos}~13U
\item 
\#define \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+BFHFNMINS\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+BFHFNMINS\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+SYSRESETREQS\+\_\+\+Pos}~3U
\item 
\#define \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+SYSRESETREQS\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+SYSRESETREQS\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+SYSRESETREQ\+\_\+\+Pos}~2U
\item 
\#define \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+SYSRESETREQ\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+SYSRESETREQ\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+VECTCLRACTIVE\+\_\+\+Pos}~1U
\item 
\#define \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+VECTCLRACTIVE\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+AIRCR\+\_\+\+VECTCLRACTIVE\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+SCR\+\_\+\+SEVONPEND\+\_\+\+Pos}~4U
\item 
\#define \textbf{ SCB\+\_\+\+SCR\+\_\+\+SEVONPEND\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SCR\+\_\+\+SEVONPEND\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+SCR\+\_\+\+SLEEPDEEPS\+\_\+\+Pos}~3U
\item 
\#define \textbf{ SCB\+\_\+\+SCR\+\_\+\+SLEEPDEEPS\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SCR\+\_\+\+SLEEPDEEPS\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+SCR\+\_\+\+SLEEPDEEP\+\_\+\+Pos}~2U
\item 
\#define \textbf{ SCB\+\_\+\+SCR\+\_\+\+SLEEPDEEP\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SCR\+\_\+\+SLEEPDEEP\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+SCR\+\_\+\+SLEEPONEXIT\+\_\+\+Pos}~1U
\item 
\#define \textbf{ SCB\+\_\+\+SCR\+\_\+\+SLEEPONEXIT\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SCR\+\_\+\+SLEEPONEXIT\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+CCR\+\_\+\+BP\+\_\+\+Pos}~18U
\item 
\#define \textbf{ SCB\+\_\+\+CCR\+\_\+\+BP\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+CCR\+\_\+\+BP\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+CCR\+\_\+\+IC\+\_\+\+Pos}~17U
\item 
\#define \textbf{ SCB\+\_\+\+CCR\+\_\+\+IC\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+CCR\+\_\+\+IC\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+CCR\+\_\+\+DC\+\_\+\+Pos}~16U
\item 
\#define \textbf{ SCB\+\_\+\+CCR\+\_\+\+DC\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+CCR\+\_\+\+DC\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+CCR\+\_\+\+STKOFHFNMIGN\+\_\+\+Pos}~10U
\item 
\#define \textbf{ SCB\+\_\+\+CCR\+\_\+\+STKOFHFNMIGN\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+CCR\+\_\+\+STKOFHFNMIGN\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+CCR\+\_\+\+BFHFNMIGN\+\_\+\+Pos}~8U
\item 
\#define \textbf{ SCB\+\_\+\+CCR\+\_\+\+BFHFNMIGN\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+CCR\+\_\+\+BFHFNMIGN\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+CCR\+\_\+\+DIV\+\_\+0\+\_\+\+TRP\+\_\+\+Pos}~4U
\item 
\#define \textbf{ SCB\+\_\+\+CCR\+\_\+\+DIV\+\_\+0\+\_\+\+TRP\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+CCR\+\_\+\+DIV\+\_\+0\+\_\+\+TRP\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+CCR\+\_\+\+UNALIGN\+\_\+\+TRP\+\_\+\+Pos}~3U
\item 
\#define \textbf{ SCB\+\_\+\+CCR\+\_\+\+UNALIGN\+\_\+\+TRP\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+CCR\+\_\+\+UNALIGN\+\_\+\+TRP\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+CCR\+\_\+\+USERSETMPEND\+\_\+\+Pos}~1U
\item 
\#define \textbf{ SCB\+\_\+\+CCR\+\_\+\+USERSETMPEND\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+CCR\+\_\+\+USERSETMPEND\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+HARDFAULTPENDED\+\_\+\+Pos}~21U
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+HARDFAULTPENDED\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+HARDFAULTPENDED\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+SVCALLPENDED\+\_\+\+Pos}~15U
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+SVCALLPENDED\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+SVCALLPENDED\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+SYSTICKACT\+\_\+\+Pos}~11U
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+SYSTICKACT\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+SYSTICKACT\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+PENDSVACT\+\_\+\+Pos}~10U
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+PENDSVACT\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+PENDSVACT\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+SVCALLACT\+\_\+\+Pos}~7U
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+SVCALLACT\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+SVCALLACT\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+NMIACT\+\_\+\+Pos}~5U
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+NMIACT\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+NMIACT\+\_\+\+Pos})
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+HARDFAULTACT\+\_\+\+Pos}~2U
\item 
\#define \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+HARDFAULTACT\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ SCB\+\_\+\+SHCSR\+\_\+\+HARDFAULTACT\+\_\+\+Pos})
\item 
\#define \textbf{ Sys\+Tick\+\_\+\+CTRL\+\_\+\+COUNTFLAG\+\_\+\+Pos}~16U
\item 
\#define \textbf{ Sys\+Tick\+\_\+\+CTRL\+\_\+\+COUNTFLAG\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Sys\+Tick\+\_\+\+CTRL\+\_\+\+COUNTFLAG\+\_\+\+Pos})
\item 
\#define \textbf{ Sys\+Tick\+\_\+\+CTRL\+\_\+\+CLKSOURCE\+\_\+\+Pos}~2U
\item 
\#define \textbf{ Sys\+Tick\+\_\+\+CTRL\+\_\+\+CLKSOURCE\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Sys\+Tick\+\_\+\+CTRL\+\_\+\+CLKSOURCE\+\_\+\+Pos})
\item 
\#define \textbf{ Sys\+Tick\+\_\+\+CTRL\+\_\+\+TICKINT\+\_\+\+Pos}~1U
\item 
\#define \textbf{ Sys\+Tick\+\_\+\+CTRL\+\_\+\+TICKINT\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Sys\+Tick\+\_\+\+CTRL\+\_\+\+TICKINT\+\_\+\+Pos})
\item 
\#define \textbf{ Sys\+Tick\+\_\+\+CTRL\+\_\+\+ENABLE\+\_\+\+Pos}~0U
\item 
\#define \textbf{ Sys\+Tick\+\_\+\+CTRL\+\_\+\+ENABLE\+\_\+\+Msk}~(1UL /$\ast$$<$$<$ \textbf{ Sys\+Tick\+\_\+\+CTRL\+\_\+\+ENABLE\+\_\+\+Pos}$\ast$/)
\item 
\#define \textbf{ Sys\+Tick\+\_\+\+LOAD\+\_\+\+RELOAD\+\_\+\+Pos}~0U
\item 
\#define \textbf{ Sys\+Tick\+\_\+\+LOAD\+\_\+\+RELOAD\+\_\+\+Msk}~(0x\+FFFFFFUL /$\ast$$<$$<$ \textbf{ Sys\+Tick\+\_\+\+LOAD\+\_\+\+RELOAD\+\_\+\+Pos}$\ast$/)
\item 
\#define \textbf{ Sys\+Tick\+\_\+\+VAL\+\_\+\+CURRENT\+\_\+\+Pos}~0U
\item 
\#define \textbf{ Sys\+Tick\+\_\+\+VAL\+\_\+\+CURRENT\+\_\+\+Msk}~(0x\+FFFFFFUL /$\ast$$<$$<$ \textbf{ Sys\+Tick\+\_\+\+VAL\+\_\+\+CURRENT\+\_\+\+Pos}$\ast$/)
\item 
\#define \textbf{ Sys\+Tick\+\_\+\+CALIB\+\_\+\+NOREF\+\_\+\+Pos}~31U
\item 
\#define \textbf{ Sys\+Tick\+\_\+\+CALIB\+\_\+\+NOREF\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Sys\+Tick\+\_\+\+CALIB\+\_\+\+NOREF\+\_\+\+Pos})
\item 
\#define \textbf{ Sys\+Tick\+\_\+\+CALIB\+\_\+\+SKEW\+\_\+\+Pos}~30U
\item 
\#define \textbf{ Sys\+Tick\+\_\+\+CALIB\+\_\+\+SKEW\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Sys\+Tick\+\_\+\+CALIB\+\_\+\+SKEW\+\_\+\+Pos})
\item 
\#define \textbf{ Sys\+Tick\+\_\+\+CALIB\+\_\+\+TENMS\+\_\+\+Pos}~0U
\item 
\#define \textbf{ Sys\+Tick\+\_\+\+CALIB\+\_\+\+TENMS\+\_\+\+Msk}~(0x\+FFFFFFUL /$\ast$$<$$<$ \textbf{ Sys\+Tick\+\_\+\+CALIB\+\_\+\+TENMS\+\_\+\+Pos}$\ast$/)
\item 
\#define \textbf{ DWT\+\_\+\+CTRL\+\_\+\+NUMCOMP\+\_\+\+Pos}~28U
\item 
\#define \textbf{ DWT\+\_\+\+CTRL\+\_\+\+NUMCOMP\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ DWT\+\_\+\+CTRL\+\_\+\+NUMCOMP\+\_\+\+Pos})
\item 
\#define \textbf{ DWT\+\_\+\+CTRL\+\_\+\+NOTRCPKT\+\_\+\+Pos}~27U
\item 
\#define \textbf{ DWT\+\_\+\+CTRL\+\_\+\+NOTRCPKT\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DWT\+\_\+\+CTRL\+\_\+\+NOTRCPKT\+\_\+\+Pos})
\item 
\#define \textbf{ DWT\+\_\+\+CTRL\+\_\+\+NOEXTTRIG\+\_\+\+Pos}~26U
\item 
\#define \textbf{ DWT\+\_\+\+CTRL\+\_\+\+NOEXTTRIG\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DWT\+\_\+\+CTRL\+\_\+\+NOEXTTRIG\+\_\+\+Pos})
\item 
\#define \textbf{ DWT\+\_\+\+CTRL\+\_\+\+NOCYCCNT\+\_\+\+Pos}~25U
\item 
\#define \textbf{ DWT\+\_\+\+CTRL\+\_\+\+NOCYCCNT\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DWT\+\_\+\+CTRL\+\_\+\+NOCYCCNT\+\_\+\+Pos})
\item 
\#define \textbf{ DWT\+\_\+\+CTRL\+\_\+\+NOPRFCNT\+\_\+\+Pos}~24U
\item 
\#define \textbf{ DWT\+\_\+\+CTRL\+\_\+\+NOPRFCNT\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DWT\+\_\+\+CTRL\+\_\+\+NOPRFCNT\+\_\+\+Pos})
\item 
\#define \textbf{ DWT\+\_\+\+FUNCTION\+\_\+\+ID\+\_\+\+Pos}~27U
\item 
\#define \textbf{ DWT\+\_\+\+FUNCTION\+\_\+\+ID\+\_\+\+Msk}~(0x1\+FUL $<$$<$ \textbf{ DWT\+\_\+\+FUNCTION\+\_\+\+ID\+\_\+\+Pos})
\item 
\#define \textbf{ DWT\+\_\+\+FUNCTION\+\_\+\+MATCHED\+\_\+\+Pos}~24U
\item 
\#define \textbf{ DWT\+\_\+\+FUNCTION\+\_\+\+MATCHED\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ DWT\+\_\+\+FUNCTION\+\_\+\+MATCHED\+\_\+\+Pos})
\item 
\#define \textbf{ DWT\+\_\+\+FUNCTION\+\_\+\+DATAVSIZE\+\_\+\+Pos}~10U
\item 
\#define \textbf{ DWT\+\_\+\+FUNCTION\+\_\+\+DATAVSIZE\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ DWT\+\_\+\+FUNCTION\+\_\+\+DATAVSIZE\+\_\+\+Pos})
\item 
\#define \textbf{ DWT\+\_\+\+FUNCTION\+\_\+\+ACTION\+\_\+\+Pos}~4U
\item 
\#define \textbf{ DWT\+\_\+\+FUNCTION\+\_\+\+ACTION\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ DWT\+\_\+\+FUNCTION\+\_\+\+ACTION\+\_\+\+Pos})
\item 
\#define \textbf{ DWT\+\_\+\+FUNCTION\+\_\+\+MATCH\+\_\+\+Pos}~0U
\item 
\#define \textbf{ DWT\+\_\+\+FUNCTION\+\_\+\+MATCH\+\_\+\+Msk}~(0x\+FUL /$\ast$$<$$<$ \textbf{ DWT\+\_\+\+FUNCTION\+\_\+\+MATCH\+\_\+\+Pos}$\ast$/)
\item 
\#define \textbf{ TPI\+\_\+\+ACPR\+\_\+\+PRESCALER\+\_\+\+Pos}~0U
\item 
\#define \textbf{ TPI\+\_\+\+ACPR\+\_\+\+PRESCALER\+\_\+\+Msk}~(0x1\+FFFUL /$\ast$$<$$<$ \textbf{ TPI\+\_\+\+ACPR\+\_\+\+PRESCALER\+\_\+\+Pos}$\ast$/)
\item 
\#define \textbf{ TPI\+\_\+\+SPPR\+\_\+\+TXMODE\+\_\+\+Pos}~0U
\item 
\#define \textbf{ TPI\+\_\+\+SPPR\+\_\+\+TXMODE\+\_\+\+Msk}~(0x3\+UL /$\ast$$<$$<$ \textbf{ TPI\+\_\+\+SPPR\+\_\+\+TXMODE\+\_\+\+Pos}$\ast$/)
\item 
\#define \textbf{ TPI\+\_\+\+FFSR\+\_\+\+Ft\+Non\+Stop\+\_\+\+Pos}~3U
\item 
\#define \textbf{ TPI\+\_\+\+FFSR\+\_\+\+Ft\+Non\+Stop\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TPI\+\_\+\+FFSR\+\_\+\+Ft\+Non\+Stop\+\_\+\+Pos})
\item 
\#define \textbf{ TPI\+\_\+\+FFSR\+\_\+\+TCPresent\+\_\+\+Pos}~2U
\item 
\#define \textbf{ TPI\+\_\+\+FFSR\+\_\+\+TCPresent\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TPI\+\_\+\+FFSR\+\_\+\+TCPresent\+\_\+\+Pos})
\item 
\#define \textbf{ TPI\+\_\+\+FFSR\+\_\+\+Ft\+Stopped\+\_\+\+Pos}~1U
\item 
\#define \textbf{ TPI\+\_\+\+FFSR\+\_\+\+Ft\+Stopped\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TPI\+\_\+\+FFSR\+\_\+\+Ft\+Stopped\+\_\+\+Pos})
\item 
\#define \textbf{ TPI\+\_\+\+FFSR\+\_\+\+Fl\+In\+Prog\+\_\+\+Pos}~0U
\item 
\#define \textbf{ TPI\+\_\+\+FFSR\+\_\+\+Fl\+In\+Prog\+\_\+\+Msk}~(0x1\+UL /$\ast$$<$$<$ \textbf{ TPI\+\_\+\+FFSR\+\_\+\+Fl\+In\+Prog\+\_\+\+Pos}$\ast$/)
\item 
\#define \textbf{ TPI\+\_\+\+FFCR\+\_\+\+Trig\+In\+\_\+\+Pos}~8U
\item 
\#define \textbf{ TPI\+\_\+\+FFCR\+\_\+\+Trig\+In\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TPI\+\_\+\+FFCR\+\_\+\+Trig\+In\+\_\+\+Pos})
\item 
\#define \textbf{ TPI\+\_\+\+FFCR\+\_\+\+FOn\+Man\+\_\+\+Pos}~6U
\item 
\#define \textbf{ TPI\+\_\+\+FFCR\+\_\+\+FOn\+Man\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TPI\+\_\+\+FFCR\+\_\+\+FOn\+Man\+\_\+\+Pos})
\item 
\#define \textbf{ TPI\+\_\+\+FFCR\+\_\+\+En\+FCont\+\_\+\+Pos}~1U
\item 
\#define \textbf{ TPI\+\_\+\+FFCR\+\_\+\+En\+FCont\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TPI\+\_\+\+FFCR\+\_\+\+En\+FCont\+\_\+\+Pos})
\item 
\#define \textbf{ TPI\+\_\+\+TRIGGER\+\_\+\+TRIGGER\+\_\+\+Pos}~0U
\item 
\#define \textbf{ TPI\+\_\+\+TRIGGER\+\_\+\+TRIGGER\+\_\+\+Msk}~(0x1\+UL /$\ast$$<$$<$ \textbf{ TPI\+\_\+\+TRIGGER\+\_\+\+TRIGGER\+\_\+\+Pos}$\ast$/)
\item 
\#define \textbf{ TPI\+\_\+\+ITFTTD0\+\_\+\+ATB\+\_\+\+IF2\+\_\+\+ATVALID\+\_\+\+Pos}~29U
\item 
\#define \textbf{ TPI\+\_\+\+ITFTTD0\+\_\+\+ATB\+\_\+\+IF2\+\_\+\+ATVALID\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ TPI\+\_\+\+ITFTTD0\+\_\+\+ATB\+\_\+\+IF2\+\_\+\+ATVALID\+\_\+\+Pos})
\item 
\#define \textbf{ TPI\+\_\+\+ITFTTD0\+\_\+\+ATB\+\_\+\+IF2\+\_\+bytecount\+\_\+\+Pos}~27U
\item 
\#define \textbf{ TPI\+\_\+\+ITFTTD0\+\_\+\+ATB\+\_\+\+IF2\+\_\+bytecount\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ TPI\+\_\+\+ITFTTD0\+\_\+\+ATB\+\_\+\+IF2\+\_\+bytecount\+\_\+\+Pos})
\item 
\#define \textbf{ TPI\+\_\+\+ITFTTD0\+\_\+\+ATB\+\_\+\+IF1\+\_\+\+ATVALID\+\_\+\+Pos}~26U
\item 
\#define \textbf{ TPI\+\_\+\+ITFTTD0\+\_\+\+ATB\+\_\+\+IF1\+\_\+\+ATVALID\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ TPI\+\_\+\+ITFTTD0\+\_\+\+ATB\+\_\+\+IF1\+\_\+\+ATVALID\+\_\+\+Pos})
\item 
\#define \textbf{ TPI\+\_\+\+ITFTTD0\+\_\+\+ATB\+\_\+\+IF1\+\_\+bytecount\+\_\+\+Pos}~24U
\item 
\#define \textbf{ TPI\+\_\+\+ITFTTD0\+\_\+\+ATB\+\_\+\+IF1\+\_\+bytecount\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ TPI\+\_\+\+ITFTTD0\+\_\+\+ATB\+\_\+\+IF1\+\_\+bytecount\+\_\+\+Pos})
\item 
\#define \textbf{ TPI\+\_\+\+ITFTTD0\+\_\+\+ATB\+\_\+\+IF1\+\_\+data2\+\_\+\+Pos}~16U
\item 
\#define \textbf{ TPI\+\_\+\+ITFTTD0\+\_\+\+ATB\+\_\+\+IF1\+\_\+data2\+\_\+\+Msk}~(0x\+FFUL $<$$<$ \textbf{ TPI\+\_\+\+ITFTTD0\+\_\+\+ATB\+\_\+\+IF1\+\_\+data1\+\_\+\+Pos})
\item 
\#define \textbf{ TPI\+\_\+\+ITFTTD0\+\_\+\+ATB\+\_\+\+IF1\+\_\+data1\+\_\+\+Pos}~8U
\item 
\#define \textbf{ TPI\+\_\+\+ITFTTD0\+\_\+\+ATB\+\_\+\+IF1\+\_\+data1\+\_\+\+Msk}~(0x\+FFUL $<$$<$ \textbf{ TPI\+\_\+\+ITFTTD0\+\_\+\+ATB\+\_\+\+IF1\+\_\+data1\+\_\+\+Pos})
\item 
\#define \textbf{ TPI\+\_\+\+ITFTTD0\+\_\+\+ATB\+\_\+\+IF1\+\_\+data0\+\_\+\+Pos}~0U
\item 
\#define \textbf{ TPI\+\_\+\+ITFTTD0\+\_\+\+ATB\+\_\+\+IF1\+\_\+data0\+\_\+\+Msk}~(0x\+FFUL /$\ast$$<$$<$ \textbf{ TPI\+\_\+\+ITFTTD0\+\_\+\+ATB\+\_\+\+IF1\+\_\+data0\+\_\+\+Pos}$\ast$/)
\item 
\#define \textbf{ TPI\+\_\+\+ITATBCTR2\+\_\+\+AFVALID2\+S\+\_\+\+Pos}~1U
\item 
\#define \textbf{ TPI\+\_\+\+ITATBCTR2\+\_\+\+AFVALID2\+S\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TPI\+\_\+\+ITATBCTR2\+\_\+\+AFVALID2\+S\+\_\+\+Pos})
\item 
\#define \textbf{ TPI\+\_\+\+ITATBCTR2\+\_\+\+AFVALID1\+S\+\_\+\+Pos}~1U
\item 
\#define \textbf{ TPI\+\_\+\+ITATBCTR2\+\_\+\+AFVALID1\+S\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TPI\+\_\+\+ITATBCTR2\+\_\+\+AFVALID1\+S\+\_\+\+Pos})
\item 
\#define \textbf{ TPI\+\_\+\+ITATBCTR2\+\_\+\+ATREADY2\+S\+\_\+\+Pos}~0U
\item 
\#define \textbf{ TPI\+\_\+\+ITATBCTR2\+\_\+\+ATREADY2\+S\+\_\+\+Msk}~(0x1\+UL /$\ast$$<$$<$ \textbf{ TPI\+\_\+\+ITATBCTR2\+\_\+\+ATREADY2\+S\+\_\+\+Pos}$\ast$/)
\item 
\#define \textbf{ TPI\+\_\+\+ITATBCTR2\+\_\+\+ATREADY1\+S\+\_\+\+Pos}~0U
\item 
\#define \textbf{ TPI\+\_\+\+ITATBCTR2\+\_\+\+ATREADY1\+S\+\_\+\+Msk}~(0x1\+UL /$\ast$$<$$<$ \textbf{ TPI\+\_\+\+ITATBCTR2\+\_\+\+ATREADY1\+S\+\_\+\+Pos}$\ast$/)
\item 
\#define \textbf{ TPI\+\_\+\+ITFTTD1\+\_\+\+ATB\+\_\+\+IF2\+\_\+\+ATVALID\+\_\+\+Pos}~29U
\item 
\#define \textbf{ TPI\+\_\+\+ITFTTD1\+\_\+\+ATB\+\_\+\+IF2\+\_\+\+ATVALID\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ TPI\+\_\+\+ITFTTD1\+\_\+\+ATB\+\_\+\+IF2\+\_\+\+ATVALID\+\_\+\+Pos})
\item 
\#define \textbf{ TPI\+\_\+\+ITFTTD1\+\_\+\+ATB\+\_\+\+IF2\+\_\+bytecount\+\_\+\+Pos}~27U
\item 
\#define \textbf{ TPI\+\_\+\+ITFTTD1\+\_\+\+ATB\+\_\+\+IF2\+\_\+bytecount\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ TPI\+\_\+\+ITFTTD1\+\_\+\+ATB\+\_\+\+IF2\+\_\+bytecount\+\_\+\+Pos})
\item 
\#define \textbf{ TPI\+\_\+\+ITFTTD1\+\_\+\+ATB\+\_\+\+IF1\+\_\+\+ATVALID\+\_\+\+Pos}~26U
\item 
\#define \textbf{ TPI\+\_\+\+ITFTTD1\+\_\+\+ATB\+\_\+\+IF1\+\_\+\+ATVALID\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ TPI\+\_\+\+ITFTTD1\+\_\+\+ATB\+\_\+\+IF1\+\_\+\+ATVALID\+\_\+\+Pos})
\item 
\#define \textbf{ TPI\+\_\+\+ITFTTD1\+\_\+\+ATB\+\_\+\+IF1\+\_\+bytecount\+\_\+\+Pos}~24U
\item 
\#define \textbf{ TPI\+\_\+\+ITFTTD1\+\_\+\+ATB\+\_\+\+IF1\+\_\+bytecount\+\_\+\+Msk}~(0x3\+UL $<$$<$ \textbf{ TPI\+\_\+\+ITFTTD1\+\_\+\+ATB\+\_\+\+IF1\+\_\+bytecount\+\_\+\+Pos})
\item 
\#define \textbf{ TPI\+\_\+\+ITFTTD1\+\_\+\+ATB\+\_\+\+IF2\+\_\+data2\+\_\+\+Pos}~16U
\item 
\#define \textbf{ TPI\+\_\+\+ITFTTD1\+\_\+\+ATB\+\_\+\+IF2\+\_\+data2\+\_\+\+Msk}~(0x\+FFUL $<$$<$ \textbf{ TPI\+\_\+\+ITFTTD1\+\_\+\+ATB\+\_\+\+IF2\+\_\+data1\+\_\+\+Pos})
\item 
\#define \textbf{ TPI\+\_\+\+ITFTTD1\+\_\+\+ATB\+\_\+\+IF2\+\_\+data1\+\_\+\+Pos}~8U
\item 
\#define \textbf{ TPI\+\_\+\+ITFTTD1\+\_\+\+ATB\+\_\+\+IF2\+\_\+data1\+\_\+\+Msk}~(0x\+FFUL $<$$<$ \textbf{ TPI\+\_\+\+ITFTTD1\+\_\+\+ATB\+\_\+\+IF2\+\_\+data1\+\_\+\+Pos})
\item 
\#define \textbf{ TPI\+\_\+\+ITFTTD1\+\_\+\+ATB\+\_\+\+IF2\+\_\+data0\+\_\+\+Pos}~0U
\item 
\#define \textbf{ TPI\+\_\+\+ITFTTD1\+\_\+\+ATB\+\_\+\+IF2\+\_\+data0\+\_\+\+Msk}~(0x\+FFUL /$\ast$$<$$<$ \textbf{ TPI\+\_\+\+ITFTTD1\+\_\+\+ATB\+\_\+\+IF2\+\_\+data0\+\_\+\+Pos}$\ast$/)
\item 
\#define \textbf{ TPI\+\_\+\+ITATBCTR0\+\_\+\+AFVALID2\+S\+\_\+\+Pos}~1U
\item 
\#define \textbf{ TPI\+\_\+\+ITATBCTR0\+\_\+\+AFVALID2\+S\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TPI\+\_\+\+ITATBCTR0\+\_\+\+AFVALID2\+S\+\_\+\+Pos})
\item 
\#define \textbf{ TPI\+\_\+\+ITATBCTR0\+\_\+\+AFVALID1\+S\+\_\+\+Pos}~1U
\item 
\#define \textbf{ TPI\+\_\+\+ITATBCTR0\+\_\+\+AFVALID1\+S\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TPI\+\_\+\+ITATBCTR0\+\_\+\+AFVALID1\+S\+\_\+\+Pos})
\item 
\#define \textbf{ TPI\+\_\+\+ITATBCTR0\+\_\+\+ATREADY2\+S\+\_\+\+Pos}~0U
\item 
\#define \textbf{ TPI\+\_\+\+ITATBCTR0\+\_\+\+ATREADY2\+S\+\_\+\+Msk}~(0x1\+UL /$\ast$$<$$<$ \textbf{ TPI\+\_\+\+ITATBCTR0\+\_\+\+ATREADY2\+S\+\_\+\+Pos}$\ast$/)
\item 
\#define \textbf{ TPI\+\_\+\+ITATBCTR0\+\_\+\+ATREADY1\+S\+\_\+\+Pos}~0U
\item 
\#define \textbf{ TPI\+\_\+\+ITATBCTR0\+\_\+\+ATREADY1\+S\+\_\+\+Msk}~(0x1\+UL /$\ast$$<$$<$ \textbf{ TPI\+\_\+\+ITATBCTR0\+\_\+\+ATREADY1\+S\+\_\+\+Pos}$\ast$/)
\item 
\#define \textbf{ TPI\+\_\+\+ITCTRL\+\_\+\+Mode\+\_\+\+Pos}~0U
\item 
\#define \textbf{ TPI\+\_\+\+ITCTRL\+\_\+\+Mode\+\_\+\+Msk}~(0x3\+UL /$\ast$$<$$<$ \textbf{ TPI\+\_\+\+ITCTRL\+\_\+\+Mode\+\_\+\+Pos}$\ast$/)
\item 
\#define \textbf{ TPI\+\_\+\+DEVID\+\_\+\+NRZVALID\+\_\+\+Pos}~11U
\item 
\#define \textbf{ TPI\+\_\+\+DEVID\+\_\+\+NRZVALID\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TPI\+\_\+\+DEVID\+\_\+\+NRZVALID\+\_\+\+Pos})
\item 
\#define \textbf{ TPI\+\_\+\+DEVID\+\_\+\+MANCVALID\+\_\+\+Pos}~10U
\item 
\#define \textbf{ TPI\+\_\+\+DEVID\+\_\+\+MANCVALID\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TPI\+\_\+\+DEVID\+\_\+\+MANCVALID\+\_\+\+Pos})
\item 
\#define \textbf{ TPI\+\_\+\+DEVID\+\_\+\+PTINVALID\+\_\+\+Pos}~9U
\item 
\#define \textbf{ TPI\+\_\+\+DEVID\+\_\+\+PTINVALID\+\_\+\+Msk}~(0x1\+UL $<$$<$ \textbf{ TPI\+\_\+\+DEVID\+\_\+\+PTINVALID\+\_\+\+Pos})
\item 
\#define \textbf{ TPI\+\_\+\+DEVID\+\_\+\+FIFOSZ\+\_\+\+Pos}~6U
\item 
\#define \textbf{ TPI\+\_\+\+DEVID\+\_\+\+FIFOSZ\+\_\+\+Msk}~(0x7\+UL $<$$<$ \textbf{ TPI\+\_\+\+DEVID\+\_\+\+FIFOSZ\+\_\+\+Pos})
\item 
\#define \textbf{ TPI\+\_\+\+DEVID\+\_\+\+Nr\+Trace\+Input\+\_\+\+Pos}~0U
\item 
\#define \textbf{ TPI\+\_\+\+DEVID\+\_\+\+Nr\+Trace\+Input\+\_\+\+Msk}~(0x3\+FUL /$\ast$$<$$<$ \textbf{ TPI\+\_\+\+DEVID\+\_\+\+Nr\+Trace\+Input\+\_\+\+Pos}$\ast$/)
\item 
\#define \textbf{ TPI\+\_\+\+DEVTYPE\+\_\+\+Sub\+Type\+\_\+\+Pos}~4U
\item 
\#define \textbf{ TPI\+\_\+\+DEVTYPE\+\_\+\+Sub\+Type\+\_\+\+Msk}~(0x\+FUL /$\ast$$<$$<$ \textbf{ TPI\+\_\+\+DEVTYPE\+\_\+\+Sub\+Type\+\_\+\+Pos}$\ast$/)
\item 
\#define \textbf{ TPI\+\_\+\+DEVTYPE\+\_\+\+Major\+Type\+\_\+\+Pos}~0U
\item 
\#define \textbf{ TPI\+\_\+\+DEVTYPE\+\_\+\+Major\+Type\+\_\+\+Msk}~(0x\+FUL $<$$<$ \textbf{ TPI\+\_\+\+DEVTYPE\+\_\+\+Major\+Type\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+DBGKEY\+\_\+\+Pos}~16U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+DBGKEY\+\_\+\+Msk}~(0x\+FFFFUL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+DBGKEY\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESTART\+\_\+\+ST\+\_\+\+Pos}~26U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESTART\+\_\+\+ST\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESTART\+\_\+\+ST\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESET\+\_\+\+ST\+\_\+\+Pos}~25U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESET\+\_\+\+ST\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RESET\+\_\+\+ST\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RETIRE\+\_\+\+ST\+\_\+\+Pos}~24U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RETIRE\+\_\+\+ST\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+RETIRE\+\_\+\+ST\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+LOCKUP\+\_\+\+Pos}~19U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+LOCKUP\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+LOCKUP\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+SLEEP\+\_\+\+Pos}~18U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+SLEEP\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+SLEEP\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+HALT\+\_\+\+Pos}~17U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+HALT\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+HALT\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+REGRDY\+\_\+\+Pos}~16U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+REGRDY\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+S\+\_\+\+REGRDY\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+MASKINTS\+\_\+\+Pos}~3U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+MASKINTS\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+MASKINTS\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+STEP\+\_\+\+Pos}~2U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+STEP\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+STEP\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+HALT\+\_\+\+Pos}~1U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+HALT\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+HALT\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+DEBUGEN\+\_\+\+Pos}~0U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+DEBUGEN\+\_\+\+Msk}~(1UL /$\ast$$<$$<$ \textbf{ Core\+Debug\+\_\+\+DHCSR\+\_\+\+C\+\_\+\+DEBUGEN\+\_\+\+Pos}$\ast$/)
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGWn\+R\+\_\+\+Pos}~16U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGWn\+R\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGWn\+R\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGSEL\+\_\+\+Pos}~0U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGSEL\+\_\+\+Msk}~(0x1\+FUL /$\ast$$<$$<$ \textbf{ Core\+Debug\+\_\+\+DCRSR\+\_\+\+REGSEL\+\_\+\+Pos}$\ast$/)
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+DWTENA\+\_\+\+Pos}~24U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+DWTENA\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+DWTENA\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+HARDERR\+\_\+\+Pos}~10U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+HARDERR\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+HARDERR\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CORERESET\+\_\+\+Pos}~0U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CORERESET\+\_\+\+Msk}~(1UL /$\ast$$<$$<$ \textbf{ Core\+Debug\+\_\+\+DEMCR\+\_\+\+VC\+\_\+\+CORERESET\+\_\+\+Pos}$\ast$/)
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+INTSPNIDEN\+\_\+\+Pos}~3U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+INTSPNIDEN\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+INTSPNIDEN\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+SPNIDENSEL\+\_\+\+Pos}~2U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+SPNIDENSEL\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+SPNIDENSEL\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+INTSPIDEN\+\_\+\+Pos}~1U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+INTSPIDEN\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+INTSPIDEN\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+SPIDENSEL\+\_\+\+Pos}~0U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+SPIDENSEL\+\_\+\+Msk}~(1UL /$\ast$$<$$<$ \textbf{ Core\+Debug\+\_\+\+DAUTHCTRL\+\_\+\+SPIDENSEL\+\_\+\+Pos}$\ast$/)
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DSCSR\+\_\+\+CDS\+\_\+\+Pos}~16U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DSCSR\+\_\+\+CDS\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DSCSR\+\_\+\+CDS\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DSCSR\+\_\+\+SBRSEL\+\_\+\+Pos}~1U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DSCSR\+\_\+\+SBRSEL\+\_\+\+Msk}~(1UL $<$$<$ \textbf{ Core\+Debug\+\_\+\+DSCSR\+\_\+\+SBRSEL\+\_\+\+Pos})
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DSCSR\+\_\+\+SBRSELEN\+\_\+\+Pos}~0U
\item 
\#define \textbf{ Core\+Debug\+\_\+\+DSCSR\+\_\+\+SBRSELEN\+\_\+\+Msk}~(1UL /$\ast$$<$$<$ \textbf{ Core\+Debug\+\_\+\+DSCSR\+\_\+\+SBRSELEN\+\_\+\+Pos}$\ast$/)
\item 
\#define \textbf{ \+\_\+\+VAL2\+FLD}(field,  value)~(((uint32\+\_\+t)(value) $<$$<$ field \#\# \+\_\+\+Pos) \& field \#\# \+\_\+\+Msk)
\begin{DoxyCompactList}\small\item\em Mask and shift a bit field value for use in a register bit range. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+FLD2\+VAL}(field,  value)~(((uint32\+\_\+t)(value) \& field \#\# \+\_\+\+Msk) $>$$>$ field \#\# \+\_\+\+Pos)
\begin{DoxyCompactList}\small\item\em Mask and shift a register value to extract a bit filed value. \end{DoxyCompactList}\item 
\#define \textbf{ SCS\+\_\+\+BASE}~(0x\+E000\+E000\+UL)
\item 
\#define \textbf{ DWT\+\_\+\+BASE}~(0x\+E0001000\+UL)
\item 
\#define \textbf{ TPI\+\_\+\+BASE}~(0x\+E0040000\+UL)
\item 
\#define \textbf{ Core\+Debug\+\_\+\+BASE}~(0x\+E000\+EDF0\+UL)
\item 
\#define \textbf{ Sys\+Tick\+\_\+\+BASE}~(\textbf{ SCS\+\_\+\+BASE} +  0x0010\+UL)
\item 
\#define \textbf{ NVIC\+\_\+\+BASE}~(\textbf{ SCS\+\_\+\+BASE} +  0x0100\+UL)
\item 
\#define \textbf{ SCB\+\_\+\+BASE}~(\textbf{ SCS\+\_\+\+BASE} +  0x0\+D00\+UL)
\item 
\#define \textbf{ SCB}~((\textbf{ SCB\+\_\+\+Type}       $\ast$)     \textbf{ SCB\+\_\+\+BASE}         )
\item 
\#define \textbf{ Sys\+Tick}~((\textbf{ Sys\+Tick\+\_\+\+Type}   $\ast$)     \textbf{ Sys\+Tick\+\_\+\+BASE}     )
\item 
\#define \textbf{ NVIC}~((\textbf{ NVIC\+\_\+\+Type}      $\ast$)     \textbf{ NVIC\+\_\+\+BASE}        )
\item 
\#define \textbf{ DWT}~((\textbf{ DWT\+\_\+\+Type}       $\ast$)     \textbf{ DWT\+\_\+\+BASE}         )
\item 
\#define \textbf{ TPI}~((\textbf{ TPI\+\_\+\+Type}       $\ast$)     \textbf{ TPI\+\_\+\+BASE}         )
\item 
\#define \textbf{ Core\+Debug}~((\textbf{ Core\+Debug\+\_\+\+Type} $\ast$)     \textbf{ Core\+Debug\+\_\+\+BASE}   )
\item 
\#define \textbf{ NVIC\+\_\+\+Enable\+IRQ}~\textbf{ \+\_\+\+\_\+\+NVIC\+\_\+\+Enable\+IRQ}
\item 
\#define \textbf{ NVIC\+\_\+\+Get\+Enable\+IRQ}~\textbf{ \+\_\+\+\_\+\+NVIC\+\_\+\+Get\+Enable\+IRQ}
\item 
\#define \textbf{ NVIC\+\_\+\+Disable\+IRQ}~\textbf{ \+\_\+\+\_\+\+NVIC\+\_\+\+Disable\+IRQ}
\item 
\#define \textbf{ NVIC\+\_\+\+Get\+Pending\+IRQ}~\textbf{ \+\_\+\+\_\+\+NVIC\+\_\+\+Get\+Pending\+IRQ}
\item 
\#define \textbf{ NVIC\+\_\+\+Set\+Pending\+IRQ}~\textbf{ \+\_\+\+\_\+\+NVIC\+\_\+\+Set\+Pending\+IRQ}
\item 
\#define \textbf{ NVIC\+\_\+\+Clear\+Pending\+IRQ}~\textbf{ \+\_\+\+\_\+\+NVIC\+\_\+\+Clear\+Pending\+IRQ}
\item 
\#define \textbf{ NVIC\+\_\+\+Get\+Active}~\textbf{ \+\_\+\+\_\+\+NVIC\+\_\+\+Get\+Active}
\item 
\#define \textbf{ NVIC\+\_\+\+Set\+Priority}~\textbf{ \+\_\+\+\_\+\+NVIC\+\_\+\+Set\+Priority}
\item 
\#define \textbf{ NVIC\+\_\+\+Get\+Priority}~\textbf{ \+\_\+\+\_\+\+NVIC\+\_\+\+Get\+Priority}
\item 
\#define \textbf{ NVIC\+\_\+\+System\+Reset}~\textbf{ \+\_\+\+\_\+\+NVIC\+\_\+\+System\+Reset}
\item 
\#define \textbf{ NVIC\+\_\+\+Set\+Vector}~\textbf{ \+\_\+\+\_\+\+NVIC\+\_\+\+Set\+Vector}
\item 
\#define \textbf{ NVIC\+\_\+\+Get\+Vector}~\textbf{ \+\_\+\+\_\+\+NVIC\+\_\+\+Get\+Vector}
\item 
\#define \textbf{ NVIC\+\_\+\+USER\+\_\+\+IRQ\+\_\+\+OFFSET}~16
\item 
\#define \textbf{ FNC\+\_\+\+RETURN}~(0x\+FEFFFFFFUL)     /$\ast$ bit [0] ignored when processing a branch                             $\ast$/
\item 
\#define \textbf{ EXC\+\_\+\+RETURN\+\_\+\+PREFIX}~(0x\+FF000000\+UL)     /$\ast$ bits [31\+:24] set to indicate an EXC\+\_\+\+RETURN value                     $\ast$/
\item 
\#define \textbf{ EXC\+\_\+\+RETURN\+\_\+S}~(0x00000040\+UL)     /$\ast$ bit [6] stack used to push registers\+: 0=Non-\/secure 1=Secure          $\ast$/
\item 
\#define \textbf{ EXC\+\_\+\+RETURN\+\_\+\+DCRS}~(0x00000020\+UL)     /$\ast$ bit [5] stacking rules for called registers\+: 0=skipped 1=saved       $\ast$/
\item 
\#define \textbf{ EXC\+\_\+\+RETURN\+\_\+\+FTYPE}~(0x00000010\+UL)     /$\ast$ bit [4] allocate stack for floating-\/point context\+: 0=done 1=skipped  $\ast$/
\item 
\#define \textbf{ EXC\+\_\+\+RETURN\+\_\+\+MODE}~(0x00000008\+UL)     /$\ast$ bit [3] processor mode for return\+: 0=Handler mode 1=Thread mode      $\ast$/
\item 
\#define \textbf{ EXC\+\_\+\+RETURN\+\_\+\+SPSEL}~(0x00000002\+UL)     /$\ast$ bit [1] stack pointer used to restore context\+: 0=MSP 1=PSP           $\ast$/
\item 
\#define \textbf{ EXC\+\_\+\+RETURN\+\_\+\+ES}~(0x00000001\+UL)     /$\ast$ bit [0] security state exception was taken to\+: 0=Non-\/secure 1=Secure $\ast$/
\item 
\#define \textbf{ EXC\+\_\+\+INTEGRITY\+\_\+\+SIGNATURE}~(0x\+FEFA125\+BUL)     /$\ast$ Value for processors without floating-\/point extension                $\ast$/
\item 
\#define \textbf{ \+\_\+\+BIT\+\_\+\+SHIFT}(IRQn)~(  ((((uint32\+\_\+t)(int32\+\_\+t)(IRQn))         )      \&  0x03\+UL) $\ast$ 8UL)
\item 
\#define \textbf{ \+\_\+\+SHP\+\_\+\+IDX}(IRQn)~( (((((uint32\+\_\+t)(int32\+\_\+t)(IRQn)) \& 0x0\+FUL)-\/8UL) $>$$>$    2UL)      )
\item 
\#define \textbf{ \+\_\+\+IP\+\_\+\+IDX}(IRQn)~(   (((uint32\+\_\+t)(int32\+\_\+t)(IRQn))                $>$$>$    2UL)      )
\item 
\#define \textbf{ \+\_\+\+\_\+\+NVIC\+\_\+\+Set\+Priority\+Grouping}(X)~(void)(X)
\item 
\#define \textbf{ \+\_\+\+\_\+\+NVIC\+\_\+\+Get\+Priority\+Grouping}()~(0U)
\end{DoxyCompactItemize}

\doxysubsection*{Functions}
\textbf{ }\par
\begin{DoxyCompactItemize}
\item 
\textbf{ \+\_\+\+\_\+\+STATIC\+\_\+\+INLINE} void \textbf{ \+\_\+\+\_\+\+NVIC\+\_\+\+Enable\+IRQ} (\textbf{ IRQn\+\_\+\+Type} IRQn)
\begin{DoxyCompactList}\small\item\em Enable Interrupt. \end{DoxyCompactList}\item 
\textbf{ \+\_\+\+\_\+\+STATIC\+\_\+\+INLINE} uint32\+\_\+t \textbf{ \+\_\+\+\_\+\+NVIC\+\_\+\+Get\+Enable\+IRQ} (\textbf{ IRQn\+\_\+\+Type} IRQn)
\begin{DoxyCompactList}\small\item\em Get Interrupt Enable status. \end{DoxyCompactList}\item 
\textbf{ \+\_\+\+\_\+\+STATIC\+\_\+\+INLINE} void \textbf{ \+\_\+\+\_\+\+NVIC\+\_\+\+Disable\+IRQ} (\textbf{ IRQn\+\_\+\+Type} IRQn)
\begin{DoxyCompactList}\small\item\em Disable Interrupt. \end{DoxyCompactList}\item 
\textbf{ \+\_\+\+\_\+\+STATIC\+\_\+\+INLINE} uint32\+\_\+t \textbf{ \+\_\+\+\_\+\+NVIC\+\_\+\+Get\+Pending\+IRQ} (\textbf{ IRQn\+\_\+\+Type} IRQn)
\begin{DoxyCompactList}\small\item\em Get Pending Interrupt. \end{DoxyCompactList}\item 
\textbf{ \+\_\+\+\_\+\+STATIC\+\_\+\+INLINE} void \textbf{ \+\_\+\+\_\+\+NVIC\+\_\+\+Set\+Pending\+IRQ} (\textbf{ IRQn\+\_\+\+Type} IRQn)
\begin{DoxyCompactList}\small\item\em Set Pending Interrupt. \end{DoxyCompactList}\item 
\textbf{ \+\_\+\+\_\+\+STATIC\+\_\+\+INLINE} void \textbf{ \+\_\+\+\_\+\+NVIC\+\_\+\+Clear\+Pending\+IRQ} (\textbf{ IRQn\+\_\+\+Type} IRQn)
\begin{DoxyCompactList}\small\item\em Clear Pending Interrupt. \end{DoxyCompactList}\item 
\textbf{ \+\_\+\+\_\+\+STATIC\+\_\+\+INLINE} uint32\+\_\+t \textbf{ \+\_\+\+\_\+\+NVIC\+\_\+\+Get\+Active} (\textbf{ IRQn\+\_\+\+Type} IRQn)
\begin{DoxyCompactList}\small\item\em Get Active Interrupt. \end{DoxyCompactList}\item 
\textbf{ \+\_\+\+\_\+\+STATIC\+\_\+\+INLINE} void \textbf{ \+\_\+\+\_\+\+NVIC\+\_\+\+Set\+Priority} (\textbf{ IRQn\+\_\+\+Type} IRQn, uint32\+\_\+t priority)
\begin{DoxyCompactList}\small\item\em Set Interrupt Priority. \end{DoxyCompactList}\item 
\textbf{ \+\_\+\+\_\+\+STATIC\+\_\+\+INLINE} uint32\+\_\+t \textbf{ \+\_\+\+\_\+\+NVIC\+\_\+\+Get\+Priority} (\textbf{ IRQn\+\_\+\+Type} IRQn)
\begin{DoxyCompactList}\small\item\em Get Interrupt Priority. \end{DoxyCompactList}\item 
\textbf{ \+\_\+\+\_\+\+STATIC\+\_\+\+INLINE} uint32\+\_\+t \textbf{ NVIC\+\_\+\+Encode\+Priority} (uint32\+\_\+t Priority\+Group, uint32\+\_\+t Preempt\+Priority, uint32\+\_\+t Sub\+Priority)
\begin{DoxyCompactList}\small\item\em Encode Priority. \end{DoxyCompactList}\item 
\textbf{ \+\_\+\+\_\+\+STATIC\+\_\+\+INLINE} void \textbf{ NVIC\+\_\+\+Decode\+Priority} (uint32\+\_\+t Priority, uint32\+\_\+t Priority\+Group, uint32\+\_\+t $\ast$const p\+Preempt\+Priority, uint32\+\_\+t $\ast$const p\+Sub\+Priority)
\begin{DoxyCompactList}\small\item\em Decode Priority. \end{DoxyCompactList}\item 
\textbf{ \+\_\+\+\_\+\+STATIC\+\_\+\+INLINE} void \textbf{ \+\_\+\+\_\+\+NVIC\+\_\+\+Set\+Vector} (\textbf{ IRQn\+\_\+\+Type} IRQn, uint32\+\_\+t vector)
\begin{DoxyCompactList}\small\item\em Set Interrupt Vector. \end{DoxyCompactList}\item 
\textbf{ \+\_\+\+\_\+\+STATIC\+\_\+\+INLINE} uint32\+\_\+t \textbf{ \+\_\+\+\_\+\+NVIC\+\_\+\+Get\+Vector} (\textbf{ IRQn\+\_\+\+Type} IRQn)
\begin{DoxyCompactList}\small\item\em Get Interrupt Vector. \end{DoxyCompactList}\item 
\textbf{ \+\_\+\+\_\+\+NO\+\_\+\+RETURN} \textbf{ \+\_\+\+\_\+\+STATIC\+\_\+\+INLINE} void \textbf{ \+\_\+\+\_\+\+NVIC\+\_\+\+System\+Reset} (void)
\begin{DoxyCompactList}\small\item\em System Reset. \end{DoxyCompactList}\item 
\textbf{ \+\_\+\+\_\+\+STATIC\+\_\+\+INLINE} uint32\+\_\+t \textbf{ SCB\+\_\+\+Get\+FPUType} (void)
\begin{DoxyCompactList}\small\item\em get FPU type \end{DoxyCompactList}\end{DoxyCompactItemize}



\doxysubsection{Detailed Description}
CMSIS Cortex-\/\+M23 Core Peripheral Access Layer Header File. 

\begin{DoxyVersion}{Version}
V5.\+0.\+7 
\end{DoxyVersion}
\begin{DoxyDate}{Date}
22. June 2018 
\end{DoxyDate}


\doxysubsection{Macro Definition Documentation}
\mbox{\label{core__cm23_8h_a63739e209e214e81e30a4071f429565e}} 
\index{core\_cm23.h@{core\_cm23.h}!\_\_CM23\_CMSIS\_VERSION@{\_\_CM23\_CMSIS\_VERSION}}
\index{\_\_CM23\_CMSIS\_VERSION@{\_\_CM23\_CMSIS\_VERSION}!core\_cm23.h@{core\_cm23.h}}
\doxysubsubsection{\_\_CM23\_CMSIS\_VERSION}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+CM23\+\_\+\+CMSIS\+\_\+\+VERSION}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                     ((\_\_CM23\_CMSIS\_VERSION\_MAIN << 16U) | \(\backslash\)}
\DoxyCodeLine{                                     \_\_CM23\_CMSIS\_VERSION\_SUB           )}

\end{DoxyCode}
\begin{DoxyRefDesc}{Deprecated}
\item[\textbf{ Deprecated}]CMSIS HAL version number \end{DoxyRefDesc}
\mbox{\label{core__cm23_8h_a9daf6e3b1459d15dc2b3aa52a69ea955}} 
\index{core\_cm23.h@{core\_cm23.h}!\_\_CM23\_CMSIS\_VERSION\_MAIN@{\_\_CM23\_CMSIS\_VERSION\_MAIN}}
\index{\_\_CM23\_CMSIS\_VERSION\_MAIN@{\_\_CM23\_CMSIS\_VERSION\_MAIN}!core\_cm23.h@{core\_cm23.h}}
\doxysubsubsection{\_\_CM23\_CMSIS\_VERSION\_MAIN}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+CM23\+\_\+\+CMSIS\+\_\+\+VERSION\+\_\+\+MAIN~(\textbf{ \+\_\+\+\_\+\+CM\+\_\+\+CMSIS\+\_\+\+VERSION\+\_\+\+MAIN})}

\begin{DoxyRefDesc}{Deprecated}
\item[\textbf{ Deprecated}][31\+:16] CMSIS HAL main version \end{DoxyRefDesc}
\mbox{\label{core__cm23_8h_af346576e2b4e975e9ac00dfb48e13cbe}} 
\index{core\_cm23.h@{core\_cm23.h}!\_\_CM23\_CMSIS\_VERSION\_SUB@{\_\_CM23\_CMSIS\_VERSION\_SUB}}
\index{\_\_CM23\_CMSIS\_VERSION\_SUB@{\_\_CM23\_CMSIS\_VERSION\_SUB}!core\_cm23.h@{core\_cm23.h}}
\doxysubsubsection{\_\_CM23\_CMSIS\_VERSION\_SUB}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+CM23\+\_\+\+CMSIS\+\_\+\+VERSION\+\_\+\+SUB~(\textbf{ \+\_\+\+\_\+\+CM\+\_\+\+CMSIS\+\_\+\+VERSION\+\_\+\+SUB})}

\begin{DoxyRefDesc}{Deprecated}
\item[\textbf{ Deprecated}][15\+:0] CMSIS HAL sub version \end{DoxyRefDesc}
\mbox{\label{core__cm23_8h_a80754e07f75ece6700775a728b9f159f}} 
\index{core\_cm23.h@{core\_cm23.h}!\_\_CORE\_CM23\_H\_DEPENDANT@{\_\_CORE\_CM23\_H\_DEPENDANT}}
\index{\_\_CORE\_CM23\_H\_DEPENDANT@{\_\_CORE\_CM23\_H\_DEPENDANT}!core\_cm23.h@{core\_cm23.h}}
\doxysubsubsection{\_\_CORE\_CM23\_H\_DEPENDANT}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+CORE\+\_\+\+CM23\+\_\+\+H\+\_\+\+DEPENDANT}

\mbox{\label{core__cm23_8h_a5c5209f3a1e268a95d6b145d80796601}} 
\index{core\_cm23.h@{core\_cm23.h}!\_\_CORE\_CM23\_H\_GENERIC@{\_\_CORE\_CM23\_H\_GENERIC}}
\index{\_\_CORE\_CM23\_H\_GENERIC@{\_\_CORE\_CM23\_H\_GENERIC}!core\_cm23.h@{core\_cm23.h}}
\doxysubsubsection{\_\_CORE\_CM23\_H\_GENERIC}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+CORE\+\_\+\+CM23\+\_\+\+H\+\_\+\+GENERIC}

\mbox{\label{core__cm23_8h_a63ea62503c88acab19fcf3d5743009e3}} 
\index{core\_cm23.h@{core\_cm23.h}!\_\_CORTEX\_M@{\_\_CORTEX\_M}}
\index{\_\_CORTEX\_M@{\_\_CORTEX\_M}!core\_cm23.h@{core\_cm23.h}}
\doxysubsubsection{\_\_CORTEX\_M}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+CORTEX\+\_\+M~(23U)}

Cortex-\/M Core \mbox{\label{core__cm23_8h_aa167d0f532a7c2b2e3a6395db2fa0776}} 
\index{core\_cm23.h@{core\_cm23.h}!\_\_FPU\_USED@{\_\_FPU\_USED}}
\index{\_\_FPU\_USED@{\_\_FPU\_USED}!core\_cm23.h@{core\_cm23.h}}
\doxysubsubsection{\_\_FPU\_USED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+FPU\+\_\+\+USED~0U}

\+\_\+\+\_\+\+FPU\+\_\+\+USED indicates whether an FPU is used or not. This core does not support an FPU at all \mbox{\label{core__cm23_8h_af63697ed9952cc71e1225efe205f6cd3}} 
\index{core\_cm23.h@{core\_cm23.h}!\_\_I@{\_\_I}}
\index{\_\_I@{\_\_I}!core\_cm23.h@{core\_cm23.h}}
\doxysubsubsection{\_\_I}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+I~volatile const}

Defines \textquotesingle{}read only\textquotesingle{} permissions \mbox{\label{core__cm23_8h_a4cc1649793116d7c2d8afce7a4ffce43}} 
\index{core\_cm23.h@{core\_cm23.h}!\_\_IM@{\_\_IM}}
\index{\_\_IM@{\_\_IM}!core\_cm23.h@{core\_cm23.h}}
\doxysubsubsection{\_\_IM}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+IM~volatile const      /$\ast$! Defines \textquotesingle{}read only\textquotesingle{} structure member permissions $\ast$/}

\mbox{\label{core__cm23_8h_aec43007d9998a0a0e01faede4133d6be}} 
\index{core\_cm23.h@{core\_cm23.h}!\_\_IO@{\_\_IO}}
\index{\_\_IO@{\_\_IO}!core\_cm23.h@{core\_cm23.h}}
\doxysubsubsection{\_\_IO}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+IO~volatile}

Defines \textquotesingle{}read / write\textquotesingle{} permissions \mbox{\label{core__cm23_8h_ab6caba5853a60a17e8e04499b52bf691}} 
\index{core\_cm23.h@{core\_cm23.h}!\_\_IOM@{\_\_IOM}}
\index{\_\_IOM@{\_\_IOM}!core\_cm23.h@{core\_cm23.h}}
\doxysubsubsection{\_\_IOM}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+IOM~volatile            /$\ast$! Defines \textquotesingle{}read / write\textquotesingle{} structure member permissions $\ast$/}

\mbox{\label{core__cm23_8h_a7e25d9380f9ef903923964322e71f2f6}} 
\index{core\_cm23.h@{core\_cm23.h}!\_\_O@{\_\_O}}
\index{\_\_O@{\_\_O}!core\_cm23.h@{core\_cm23.h}}
\doxysubsubsection{\_\_O}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+O~volatile}

Defines \textquotesingle{}write only\textquotesingle{} permissions \mbox{\label{core__cm23_8h_a0ea2009ed8fd9ef35b48708280fdb758}} 
\index{core\_cm23.h@{core\_cm23.h}!\_\_OM@{\_\_OM}}
\index{\_\_OM@{\_\_OM}!core\_cm23.h@{core\_cm23.h}}
\doxysubsubsection{\_\_OM}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+OM~volatile            /$\ast$! Defines \textquotesingle{}write only\textquotesingle{} structure member permissions $\ast$/}

