// Seed: 2124741399
module module_0 (
    input  tri0 id_0,
    output tri  id_1,
    output wor  id_2,
    output tri0 id_3,
    input  tri0 id_4
);
  id_6(
      .id_0(id_4), .id_1(1)
  ); id_7(
      .id_0(1)
  );
  wire id_8;
endmodule
module module_1 (
    output wand id_0,
    input wor id_1
    , id_7,
    input tri id_2,
    output supply0 id_3,
    output wor id_4
    , id_8,
    input wand id_5
);
  module_0(
      id_2, id_0, id_4, id_0, id_1
  );
  wire id_9;
  initial cover (id_2);
  wire  id_10;
  uwire id_11 = id_2;
endmodule
