Core: MebX_Qsys_Project_m2_ddr2_memory_p0 - Instance: SOPC_INST|m2_ddr2_memory
Path, Setup Margin, Hold Margin
"Address Command (Slow 900mV 85C Model)",0.113,0.66
"Bus Turnaround Time (Slow 900mV 85C Model)",5.445,--
"Core (Slow 900mV 85C Model)",0.588,0.176
"Core Recovery/Removal (Slow 900mV 85C Model)",1.316,0.481
"Read Capture (Slow 900mV 85C Model)",0.152,0.104
"Read Resync (Slow 900mV 85C Model)",2.964,5.38
"Write (Slow 900mV 85C Model)",-0.082,-0.082
"Write Leveling tDQSS (Slow 900mV 85C Model)",0.392,0.392
"Write Leveling tDSS/tDSH (Slow 900mV 85C Model)",0.42,0.42
"Address Command (Slow 900mV 0C Model)",0.1,0.713
"Bus Turnaround Time (Slow 900mV 0C Model)",5.473,--
"Core (Slow 900mV 0C Model)",0.717,0.233
"Core Recovery/Removal (Slow 900mV 0C Model)",1.549,0.462
"Read Capture (Slow 900mV 0C Model)",0.155,0.107
"Read Resync (Slow 900mV 0C Model)",2.98,5.434
"Write (Slow 900mV 0C Model)",-0.066,-0.066
"Write Leveling tDQSS (Slow 900mV 0C Model)",0.392,0.392
"Write Leveling tDSS/tDSH (Slow 900mV 0C Model)",0.42,0.42
"Address Command (Fast 900mV 0C Model)",0.076,0.871
"Bus Turnaround Time (Fast 900mV 0C Model)",5.524,--
"Core (Fast 900mV 0C Model)",0.638,0.137
"Core Recovery/Removal (Fast 900mV 0C Model)",2.441,0.276
"Read Capture (Fast 900mV 0C Model)",0.182,0.134
"Read Resync (Fast 900mV 0C Model)",3.355,5.803
"Write (Fast 900mV 0C Model)",-0.068,-0.068
"Write Leveling tDQSS (Fast 900mV 0C Model)",0.392,0.392
"Write Leveling tDSS/tDSH (Fast 900mV 0C Model)",0.42,0.42
