{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"1.0",
   "Default View_TopLeft":"-432,-265",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port S_AXI_CC -pg 1 -lvl 0 -x 0 -y 360 -defaultsOSRD
preplace port eth0_rx -pg 1 -lvl 5 -x 1570 -y 180 -defaultsOSRD -right
preplace port eth1_rx -pg 1 -lvl 5 -x 1570 -y 420 -defaultsOSRD -right
preplace port S_AXI_MC -pg 1 -lvl 0 -x 0 -y 100 -defaultsOSRD
preplace port S_AXI_ER0 -pg 1 -lvl 5 -x 1570 -y 60 -defaultsOSRD -right
preplace port S_AXI_ER1 -pg 1 -lvl 5 -x 1570 -y 200 -defaultsOSRD -right
preplace port port-id_clk -pg 1 -lvl 0 -x 0 -y 380 -defaultsOSRD
preplace port port-id_resetn -pg 1 -lvl 0 -x 0 -y 400 -defaultsOSRD
preplace port port-id_sys_resetn_out -pg 1 -lvl 5 -x 1570 -y 670 -defaultsOSRD
preplace port port-id_ch0_ok -pg 1 -lvl 5 -x 1570 -y 160 -defaultsOSRD
preplace port port-id_ch1_ok -pg 1 -lvl 5 -x 1570 -y 440 -defaultsOSRD
preplace inst reporter_0 -pg 1 -lvl 3 -x 1090 -y 60 -swap {11 1 2 3 4 5 6 7 8 9 10 0 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 42 38 40 37 33 34 35 36 41 39} -defaultsOSRD -pinDir eth_rx right -pinY eth_rx 200R -pinDir axis_in left -pinY axis_in 0L -pinDir S_AXI_ER right -pinY S_AXI_ER 0R -pinDir clk left -pinY clk 20L -pinDir chan_ok right -pinY chan_ok 230R -pinDir sys_resetn left -pinY sys_resetn 230L -pinBusDir PACKET_SIZE left -pinBusY PACKET_SIZE 140L -pinBusDir FRAME_SIZE left -pinBusY FRAME_SIZE 180L -pinBusDir RFD_ADDR left -pinBusY RFD_ADDR 120L -pinBusDir RFD_SIZE left -pinBusY RFD_SIZE 40L -pinBusDir RMD_ADDR left -pinBusY RMD_ADDR 60L -pinBusDir RMD_SIZE1 left -pinBusY RMD_SIZE1 80L -pinBusDir RFC_ADDR left -pinBusY RFC_ADDR 100L -pinBusDir PACKETS_PER_GROUP left -pinBusY PACKETS_PER_GROUP 200L -pinDir channel left -pinY channel 160L
preplace inst reporter_1 -pg 1 -lvl 3 -x 1090 -y 400 -swap {11 1 2 3 4 5 6 7 8 9 10 0 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 42 38 39 37 33 34 35 36 40 41} -defaultsOSRD -pinDir eth_rx right -pinY eth_rx 20R -pinDir axis_in left -pinY axis_in 0L -pinDir S_AXI_ER right -pinY S_AXI_ER 0R -pinDir clk left -pinY clk 20L -pinDir chan_ok right -pinY chan_ok 40R -pinDir sys_resetn left -pinY sys_resetn 220L -pinBusDir PACKET_SIZE left -pinBusY PACKET_SIZE 140L -pinBusDir FRAME_SIZE left -pinBusY FRAME_SIZE 160L -pinBusDir RFD_ADDR left -pinBusY RFD_ADDR 120L -pinBusDir RFD_SIZE left -pinBusY RFD_SIZE 40L -pinBusDir RMD_ADDR left -pinBusY RMD_ADDR 60L -pinBusDir RMD_SIZE left -pinBusY RMD_SIZE 80L -pinBusDir RFC_ADDR left -pinBusY RFC_ADDR 100L -pinBusDir PACKETS_PER_GROUP left -pinBusY PACKETS_PER_GROUP 180L -pinDir channel left -pinY channel 200L
preplace inst checker_ctl -pg 1 -lvl 1 -x 180 -y 360 -defaultsOSRD -pinDir AXIS_OUT right -pinY AXIS_OUT 20R -pinDir S_AXI left -pinY S_AXI 0L -pinDir clk left -pinY clk 20L -pinDir resetn left -pinY resetn 40L -pinDir sys_resetn_out right -pinY sys_resetn_out 40R
preplace inst axis_duplicate -pg 1 -lvl 2 -x 520 -y 380 -swap {0 1 2 3 4 5 6 7 8 9 10 11 13 12} -defaultsOSRD -pinDir axis_in left -pinY axis_in 0L -pinDir axis_out0 right -pinY axis_out0 0R -pinDir axis_out1 right -pinY axis_out1 20R -pinDir clk left -pinY clk 40L -pinDir resetn left -pinY resetn 20L
preplace inst eth_rx_ila -pg 1 -lvl 4 -x 1450 -y 260 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 16 14 17 15} -defaultsOSRD -pinDir SLOT_0_AXIS left -pinY SLOT_0_AXIS 0L -pinDir SLOT_1_AXIS left -pinY SLOT_1_AXIS 20L -pinDir clk left -pinY clk 80L -pinBusDir probe0 left -pinBusY probe0 40L -pinBusDir probe1 left -pinBusY probe1 100L -pinDir resetn left -pinY resetn 60L
preplace inst mindy_core_ctl -pg 1 -lvl 2 -x 520 -y 100 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 21 20 26 22 23 24 25 29 27 30 28 31} -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir clk left -pinY clk 180L -pinDir resetn left -pinY resetn 160L -pinBusDir RFD_ADDR right -pinBusY RFD_ADDR 80R -pinBusDir RFD_SIZE right -pinBusY RFD_SIZE 0R -pinBusDir RMD_ADDR right -pinBusY RMD_ADDR 20R -pinBusDir RMD_SIZE right -pinBusY RMD_SIZE 40R -pinBusDir RFC_ADDR right -pinBusY RFC_ADDR 60R -pinBusDir FRAME_SIZE right -pinBusY FRAME_SIZE 140R -pinBusDir PACKET_SIZE right -pinBusY PACKET_SIZE 100R -pinBusDir PACKETS_PER_GROUP right -pinBusY PACKETS_PER_GROUP 160R -pinDir channel_0 right -pinY channel_0 120R -pinDir channel_1 right -pinY channel_1 180R
preplace netloc ch0_ok 1 3 2 1300 160 N
preplace netloc ch1_ok 1 3 2 1340 440 NJ
preplace netloc checker_ctl_sys_resetn_out 1 1 4 320 480 840 670 NJ 670 N
preplace netloc mindy_core_ctl_0_FRAME_SIZE 1 2 1 740 240n
preplace netloc mindy_core_ctl_0_PACKET_SIZE 1 2 1 760 200n
preplace netloc mindy_core_ctl_PACKETS_PER_GROUP 1 2 1 720 260n
preplace netloc mindy_core_ctl_RFC_ADDR 1 2 1 860 160n
preplace netloc mindy_core_ctl_RFD_ADDR 1 2 1 800 180n
preplace netloc mindy_core_ctl_RFD_SIZE 1 2 1 920 100n
preplace netloc mindy_core_ctl_RMD_ADDR 1 2 1 900 120n
preplace netloc mindy_core_ctl_RMD_SIZE 1 2 1 880 140n
preplace netloc mindy_core_ctl_channel0 1 2 1 N 220
preplace netloc mindy_core_ctl_channel1 1 2 1 700 280n
preplace netloc pcie_axi_aclk 1 0 4 20 460 340 40 820 340 NJ
preplace netloc source_200Mhz_resetn 1 0 2 40 260 N
preplace netloc S_AXI_ER1_1 1 3 2 1280 200 N
preplace netloc S_AXI_ER_1 1 3 2 N 60 N
preplace netloc S_AXI_MC_1 1 0 2 NJ 100 NJ
preplace netloc axis_duplicate_axis_out0 1 2 1 780 60n
preplace netloc axis_duplicate_axis_out1 1 2 1 N 400
preplace netloc bad_packet_filter_0_AXIS_OUT 1 3 2 1260J 180 N
preplace netloc bad_packet_filter_1_AXIS_OUT 1 3 2 1320 420 N
preplace netloc checker_output 1 1 1 N 380
preplace netloc smartconnect_M00_AXI 1 0 1 NJ 360
levelinfo -pg 1 0 180 520 1090 1450 1570
pagesize -pg 1 -db -bbox -sgen -120 0 1730 690
",
   "No Loops_ScaleFactor":"0.732104",
   "No Loops_TopLeft":"-117,-113",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port S_AXI -pg 1 -lvl 0 -x 0 -y 60 -defaultsOSRD
preplace port port-id_clk -pg 1 -lvl 0 -x 0 -y 80 -defaultsOSRD
preplace port port-id_resetn -pg 1 -lvl 0 -x 0 -y 100 -defaultsOSRD
preplace inst axis_duplicate -pg 1 -lvl 2 -x 440 -y 90 -defaultsOSRD
preplace inst checker_ctl -pg 1 -lvl 1 -x 160 -y 80 -defaultsOSRD
preplace netloc pcie_axi_aclk 1 0 2 20 160 310J
preplace netloc source_200Mhz_resetn 1 0 1 NJ 100
preplace netloc checker_ctl_sys_resetn_out 1 1 1 300 90n
preplace netloc checker_ctl_AXIS_OUT 1 1 1 N 70
preplace netloc smartconnect_M00_AXI 1 0 1 NJ 60
levelinfo -pg 1 0 160 440 580
pagesize -pg 1 -db -bbox -sgen -100 0 580 170
"
}
0
