Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Mar 11 01:09:36 2024
| Host         : DESKTOP-7RQ9HLB running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file traffic_light_control_sets_placed.rpt
| Design       : traffic_light
| Device       : xc7a35t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    30 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              25 |            7 |
| Yes          | No                    | No                     |              38 |           11 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              34 |           11 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------+-------------------------------------------+---------------------+------------------+----------------+
|      Clock Signal     |               Enable Signal               |   Set/Reset Signal  | Slice Load Count | Bel Load Count |
+-----------------------+-------------------------------------------+---------------------+------------------+----------------+
|  clk_100MHz_IBUF_BUFG |                                           |                     |                1 |              1 |
|  clk_100MHz_IBUF_BUFG | counter2[3]_i_2_n_0                       |                     |                2 |              4 |
|  clk_100MHz_IBUF_BUFG | counter2[3]_i_2_n_0                       | counter2[3]_i_1_n_0 |                2 |              4 |
|  clk_100MHz_IBUF_BUFG | FSM_sequential_trafficVariable[2]_i_1_n_0 |                     |                2 |              7 |
|  clk_100MHz_IBUF_BUFG |                                           | clear               |                7 |             25 |
|  clk_100MHz_IBUF_BUFG | counter                                   |                     |                7 |             27 |
|  clk_100MHz_IBUF_BUFG | counter                                   | counter[29]_i_1_n_0 |                9 |             30 |
+-----------------------+-------------------------------------------+---------------------+------------------+----------------+


