<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN"
   "http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd">
<html>
<head>
<style type="text/css">
body {margin-top:6.35em; 
      margin-left:6.35em; 
      width:62.5em;
      text-align:justify;
      font-size:1em; 
      font-family:"Arial", Serif;
      color:#000000;}

h1 {font-size:1.125em;
    font-family:"Arial", Sans-serif;
    color:#943634;}

p {font-size:inherit;
   width:62.5em;
   font-family:inherit;
   color:inherit;}

ul {font-size:inherit;
    width:62.5em;
    font-family:inherit;
    color:inherit;}

li {width:46.15em;}

.image {position: relative;
        width: 100%;}

table {border-collapse:collapse;
       border-spacing:0;
       caption-side:bottom;
       border-style:solid;
       border-width:thin;
       font-size:1em;
       width:62.5em;
       font-family:inherit;
       color:inherit;}

.title_table {border-collapse:collapse;
       border-spacing:0;
       caption-side:bottom;
       font-size:1em;
       width:62.5em;
       border-style:none;}

.title_table_image_cell {border-bottom:thin solid #000000;}

.title_table_design_cell {vertical-align:bottom;
        font-size:1.875em;
        text-align:right;
        border-bottom:thin solid #000000;}

.title_table_date_cell{font-size:1.25em;
        vertical-align:bottom;
        text-align:left;
        border-bottom:thick solid #943634}

.sg_row {font-size:inherit;
         font-family:inherit;
         color:inherit;
         border-style:solid;
         border-width:thin;}

.sg_cell {margin:0;
          padding:1em;
          border-width:inherit;
          border-style:inherit;
          font-size:inherit;
          font-family:inherit;
          color:inherit;}

.sg_cell_first_row {margin:0;
          padding:1em;
          border-width:inherit;
          border-style:inherit;
          border-bottom:thick solid #943634;
          font-size:inherit;
          font-family:inherit;
          color:inherit;}

.sg_caption {text-align:left;
             caption-side:bottom;
             font-family:inherit;
             font-size:inherit;}
</style>
</head>
<body>
<table class="title_table">
<tr>
<td class="title_table_image_cell"><img src="images/hw_data_sheet_logo.gif"/></td>
<td class="title_table_design_cell">example</td>
</tr>
<tr>
<td colspan=2 class="title_table_date_cell"><b>26-May-2020</b></td>
</tr>
</table>
<br>
<h1>Introduction</h1>
<p>
This document is generated from a <b>Xilinx System Generator for DSP</b> (System Generator) design. The purpose of the document is to specify the interface of this design. Each of the subsequent sections provides details on the port interface, signal timing, design files, design statistics and design environment.
</p>
<h1>Port Interface</h1><p>
This section documents the port interface of example. All the <i>Gateway In</i> and <i>Gateway Out</i> blocks in a System Generator design are translated to top-level input and output ports. <i>System Generator Type</i> refers to the type of signals emanating from Gateway Ins and driving Gateway Outs. <i>Type</i> refers to one of the following -
</p>
<ul>
<li>Data - Signals that are synchronized to Clock
<li>Clock - Clock signal for the design. All operations of the core are synchronized to the rising edge of the Clock signal
<li>Clock Enable - Clock Enable signal is attached to the clock enable pins of flip-flops. A valid clock signal occurs only when Clock Enable Signal attached to CE pin of flip-flops is high on a rising clock edge. If CE is Low, the flip-flops are held in their current state.
</ul>
<p>
<i>Period</i> refers to the sampling period of a particular signal. Please refer to the section below on Multi-rate Realization for more details.
</p>
<table>
<tr class="sg_row">
<td class="sg_cell_first_row">Name</td><td class="sg_cell_first_row">Direction</td><td class="sg_cell_first_row">HDL Type</td><td class="sg_cell_first_row">Type</td><td class="sg_cell_first_row">System Generator Type</td><td class="sg_cell_first_row">Period</td><td class="sg_cell_first_row">Description</td></tr>
<tr class="sg_row">
<td class="sg_cell">phaseampsync</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(0 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">UFix_1_0</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">phaseampchannel</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(3 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">UFix_4_0</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">phase</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(17 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">Fix_18_17</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">ddcsync</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(0 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">UFix_1_0</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">ddcq</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(17 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">Fix_18_17</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">ddci</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(17 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">Fix_18_17</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">ddcchannel</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(3 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">UFix_4_0</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">amp</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(17 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">Fix_18_17</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_aresetn</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_s_axi_awaddr</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(11 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_s_axi_awvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_s_axi_awready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_s_axi_wdata</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(31 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_s_axi_wstrb</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(3 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_s_axi_wvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_s_axi_wready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_s_axi_bresp</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(1 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_s_axi_bvalid</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_s_axi_bready</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_s_axi_araddr</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(11 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_s_axi_arvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_s_axi_arready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_s_axi_rdata</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(31 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_s_axi_rresp</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(1 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_s_axi_rvalid</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_s_axi_rready</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_nco_phase_adj_s_axi_awaddr</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(9 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_nco_phase_adj_s_axi_awvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_nco_phase_adj_s_axi_awready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_nco_phase_adj_s_axi_wdata</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(31 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_nco_phase_adj_s_axi_wstrb</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(3 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_nco_phase_adj_s_axi_wvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_nco_phase_adj_s_axi_wready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_nco_phase_adj_s_axi_bresp</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(1 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_nco_phase_adj_s_axi_bvalid</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_nco_phase_adj_s_axi_bready</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_nco_phase_adj_s_axi_araddr</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(9 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_nco_phase_adj_s_axi_arvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_nco_phase_adj_s_axi_arready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_nco_phase_adj_s_axi_rdata</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(31 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_nco_phase_adj_s_axi_rresp</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(1 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_nco_phase_adj_s_axi_rvalid</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_nco_phase_adj_s_axi_rready</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_nco_phase_reset_s_axi_awaddr</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(9 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_nco_phase_reset_s_axi_awvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_nco_phase_reset_s_axi_awready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_nco_phase_reset_s_axi_wdata</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(31 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_nco_phase_reset_s_axi_wstrb</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(3 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_nco_phase_reset_s_axi_wvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_nco_phase_reset_s_axi_wready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_nco_phase_reset_s_axi_bresp</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(1 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_nco_phase_reset_s_axi_bvalid</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_nco_phase_reset_s_axi_bready</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_nco_phase_reset_s_axi_araddr</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(9 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_nco_phase_reset_s_axi_arvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_nco_phase_reset_s_axi_arready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_nco_phase_reset_s_axi_rdata</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(31 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_nco_phase_reset_s_axi_rresp</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(1 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_nco_phase_reset_s_axi_rvalid</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_nco_phase_reset_s_axi_rready</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p1_chan_sel_s_axi_awaddr</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(7 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p1_chan_sel_s_axi_awvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p1_chan_sel_s_axi_awready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p1_chan_sel_s_axi_wdata</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(31 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p1_chan_sel_s_axi_wstrb</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(3 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p1_chan_sel_s_axi_wvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p1_chan_sel_s_axi_wready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p1_chan_sel_s_axi_bresp</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(1 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p1_chan_sel_s_axi_bvalid</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p1_chan_sel_s_axi_bready</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p1_chan_sel_s_axi_araddr</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(7 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p1_chan_sel_s_axi_arvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p1_chan_sel_s_axi_arready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p1_chan_sel_s_axi_rdata</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(31 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p1_chan_sel_s_axi_rresp</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(1 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p1_chan_sel_s_axi_rvalid</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p1_chan_sel_s_axi_rready</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p1_window_start_s_axi_awaddr</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(7 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p1_window_start_s_axi_awvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p1_window_start_s_axi_awready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p1_window_start_s_axi_wdata</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(31 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p1_window_start_s_axi_wstrb</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(3 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p1_window_start_s_axi_wvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p1_window_start_s_axi_wready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p1_window_start_s_axi_bresp</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(1 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p1_window_start_s_axi_bvalid</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p1_window_start_s_axi_bready</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p1_window_start_s_axi_araddr</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(7 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p1_window_start_s_axi_arvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p1_window_start_s_axi_arready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p1_window_start_s_axi_rdata</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(31 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p1_window_start_s_axi_rresp</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(1 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p1_window_start_s_axi_rvalid</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p1_window_start_s_axi_rready</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p1_window_stop_s_axi_awaddr</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(7 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p1_window_stop_s_axi_awvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p1_window_stop_s_axi_awready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p1_window_stop_s_axi_wdata</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(31 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p1_window_stop_s_axi_wstrb</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(3 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p1_window_stop_s_axi_wvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p1_window_stop_s_axi_wready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p1_window_stop_s_axi_bresp</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(1 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p1_window_stop_s_axi_bvalid</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p1_window_stop_s_axi_bready</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p1_window_stop_s_axi_araddr</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(7 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p1_window_stop_s_axi_arvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p1_window_stop_s_axi_arready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p1_window_stop_s_axi_rdata</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(31 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p1_window_stop_s_axi_rresp</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(1 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p1_window_stop_s_axi_rvalid</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p1_window_stop_s_axi_rready</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_amp_out_s_axi_awaddr</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(8 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_amp_out_s_axi_awvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_amp_out_s_axi_awready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_amp_out_s_axi_wdata</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(31 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_amp_out_s_axi_wstrb</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(3 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_amp_out_s_axi_wvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_amp_out_s_axi_wready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_amp_out_s_axi_bresp</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(1 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_amp_out_s_axi_bvalid</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_amp_out_s_axi_bready</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_amp_out_s_axi_araddr</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(8 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_amp_out_s_axi_arvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_amp_out_s_axi_arready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_amp_out_s_axi_rdata</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(31 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_amp_out_s_axi_rresp</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(1 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_amp_out_s_axi_rvalid</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_amp_out_s_axi_rready</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_chan_sel_s_axi_awaddr</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(8 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_chan_sel_s_axi_awvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_chan_sel_s_axi_awready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_chan_sel_s_axi_wdata</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(31 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_chan_sel_s_axi_wstrb</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(3 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_chan_sel_s_axi_wvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_chan_sel_s_axi_wready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_chan_sel_s_axi_bresp</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(1 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_chan_sel_s_axi_bvalid</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_chan_sel_s_axi_bready</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_chan_sel_s_axi_araddr</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(8 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_chan_sel_s_axi_arvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_chan_sel_s_axi_arready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_chan_sel_s_axi_rdata</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(31 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_chan_sel_s_axi_rresp</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(1 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_chan_sel_s_axi_rvalid</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_chan_sel_s_axi_rready</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_comparison_i_s_axi_awaddr</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(8 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_comparison_i_s_axi_awvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_comparison_i_s_axi_awready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_comparison_i_s_axi_wdata</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(31 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_comparison_i_s_axi_wstrb</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(3 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_comparison_i_s_axi_wvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_comparison_i_s_axi_wready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_comparison_i_s_axi_bresp</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(1 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_comparison_i_s_axi_bvalid</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_comparison_i_s_axi_bready</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_comparison_i_s_axi_araddr</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(8 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_comparison_i_s_axi_arvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_comparison_i_s_axi_arready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_comparison_i_s_axi_rdata</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(31 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_comparison_i_s_axi_rresp</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(1 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_comparison_i_s_axi_rvalid</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_comparison_i_s_axi_rready</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_comparison_phase_s_axi_awaddr</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(8 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_comparison_phase_s_axi_awvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_comparison_phase_s_axi_awready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_comparison_phase_s_axi_wdata</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(31 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_comparison_phase_s_axi_wstrb</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(3 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_comparison_phase_s_axi_wvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_comparison_phase_s_axi_wready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_comparison_phase_s_axi_bresp</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(1 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_comparison_phase_s_axi_bvalid</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_comparison_phase_s_axi_bready</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_comparison_phase_s_axi_araddr</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(8 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_comparison_phase_s_axi_arvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_comparison_phase_s_axi_arready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_comparison_phase_s_axi_rdata</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(31 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_comparison_phase_s_axi_rresp</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(1 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_comparison_phase_s_axi_rvalid</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_comparison_phase_s_axi_rready</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_comparison_q_s_axi_awaddr</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(8 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_comparison_q_s_axi_awvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_comparison_q_s_axi_awready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_comparison_q_s_axi_wdata</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(31 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_comparison_q_s_axi_wstrb</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(3 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_comparison_q_s_axi_wvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_comparison_q_s_axi_wready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_comparison_q_s_axi_bresp</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(1 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_comparison_q_s_axi_bvalid</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_comparison_q_s_axi_bready</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_comparison_q_s_axi_araddr</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(8 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_comparison_q_s_axi_arvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_comparison_q_s_axi_arready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_comparison_q_s_axi_rdata</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(31 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_comparison_q_s_axi_rresp</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(1 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_comparison_q_s_axi_rvalid</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_comparison_q_s_axi_rready</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_dc_freq_s_axi_awaddr</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(8 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_dc_freq_s_axi_awvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_dc_freq_s_axi_awready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_dc_freq_s_axi_wdata</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(31 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_dc_freq_s_axi_wstrb</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(3 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_dc_freq_s_axi_wvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_dc_freq_s_axi_wready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_dc_freq_s_axi_bresp</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(1 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_dc_freq_s_axi_bvalid</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_dc_freq_s_axi_bready</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_dc_freq_s_axi_araddr</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(8 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_dc_freq_s_axi_arvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_dc_freq_s_axi_arready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_dc_freq_s_axi_rdata</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(31 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_dc_freq_s_axi_rresp</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(1 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_dc_freq_s_axi_rvalid</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_dc_freq_s_axi_rready</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_dc_img_s_axi_awaddr</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(8 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_dc_img_s_axi_awvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_dc_img_s_axi_awready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_dc_img_s_axi_wdata</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(31 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_dc_img_s_axi_wstrb</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(3 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_dc_img_s_axi_wvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_dc_img_s_axi_wready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_dc_img_s_axi_bresp</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(1 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_dc_img_s_axi_bvalid</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_dc_img_s_axi_bready</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_dc_img_s_axi_araddr</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(8 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_dc_img_s_axi_arvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_dc_img_s_axi_arready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_dc_img_s_axi_rdata</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(31 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_dc_img_s_axi_rresp</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(1 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_dc_img_s_axi_rvalid</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_dc_img_s_axi_rready</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_dc_real_s_axi_awaddr</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(8 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_dc_real_s_axi_awvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_dc_real_s_axi_awready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_dc_real_s_axi_wdata</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(31 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_dc_real_s_axi_wstrb</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(3 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_dc_real_s_axi_wvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_dc_real_s_axi_wready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_dc_real_s_axi_bresp</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(1 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_dc_real_s_axi_bvalid</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_dc_real_s_axi_bready</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_dc_real_s_axi_araddr</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(8 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_dc_real_s_axi_arvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_dc_real_s_axi_arready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_dc_real_s_axi_rdata</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(31 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_dc_real_s_axi_rresp</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(1 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_dc_real_s_axi_rvalid</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_dc_real_s_axi_rready</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_if_amp_s_axi_awaddr</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(8 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_if_amp_s_axi_awvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_if_amp_s_axi_awready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_if_amp_s_axi_wdata</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(31 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_if_amp_s_axi_wstrb</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(3 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_if_amp_s_axi_wvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_if_amp_s_axi_wready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_if_amp_s_axi_bresp</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(1 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_if_amp_s_axi_bvalid</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_if_amp_s_axi_bready</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_if_amp_s_axi_araddr</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(8 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_if_amp_s_axi_arvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_if_amp_s_axi_arready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_if_amp_s_axi_rdata</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(31 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_if_amp_s_axi_rresp</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(1 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_if_amp_s_axi_rvalid</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_if_amp_s_axi_rready</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_if_i_s_axi_awaddr</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(8 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_if_i_s_axi_awvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_if_i_s_axi_awready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_if_i_s_axi_wdata</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(31 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_if_i_s_axi_wstrb</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(3 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_if_i_s_axi_wvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_if_i_s_axi_wready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_if_i_s_axi_bresp</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(1 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_if_i_s_axi_bvalid</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_if_i_s_axi_bready</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_if_i_s_axi_araddr</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(8 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_if_i_s_axi_arvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_if_i_s_axi_arready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_if_i_s_axi_rdata</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(31 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_if_i_s_axi_rresp</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(1 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_if_i_s_axi_rvalid</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_if_i_s_axi_rready</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_if_phase_s_axi_awaddr</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(8 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_if_phase_s_axi_awvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_if_phase_s_axi_awready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_if_phase_s_axi_wdata</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(31 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_if_phase_s_axi_wstrb</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(3 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_if_phase_s_axi_wvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_if_phase_s_axi_wready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_if_phase_s_axi_bresp</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(1 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_if_phase_s_axi_bvalid</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_if_phase_s_axi_bready</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_if_phase_s_axi_araddr</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(8 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_if_phase_s_axi_arvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_if_phase_s_axi_arready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_if_phase_s_axi_rdata</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(31 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_if_phase_s_axi_rresp</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(1 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_if_phase_s_axi_rvalid</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_if_phase_s_axi_rready</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_if_q_s_axi_awaddr</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(8 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_if_q_s_axi_awvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_if_q_s_axi_awready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_if_q_s_axi_wdata</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(31 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_if_q_s_axi_wstrb</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(3 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_if_q_s_axi_wvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_if_q_s_axi_wready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_if_q_s_axi_bresp</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(1 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_if_q_s_axi_bvalid</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_if_q_s_axi_bready</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_if_q_s_axi_araddr</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(8 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_if_q_s_axi_arvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_if_q_s_axi_arready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_if_q_s_axi_rdata</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(31 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_if_q_s_axi_rresp</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(1 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_if_q_s_axi_rvalid</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_if_q_s_axi_rready</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_integrated_i_s_axi_awaddr</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(8 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_integrated_i_s_axi_awvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_integrated_i_s_axi_awready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_integrated_i_s_axi_wdata</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(31 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_integrated_i_s_axi_wstrb</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(3 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_integrated_i_s_axi_wvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_integrated_i_s_axi_wready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_integrated_i_s_axi_bresp</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(1 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_integrated_i_s_axi_bvalid</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_integrated_i_s_axi_bready</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_integrated_i_s_axi_araddr</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(8 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_integrated_i_s_axi_arvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_integrated_i_s_axi_arready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_integrated_i_s_axi_rdata</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(31 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_integrated_i_s_axi_rresp</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(1 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_integrated_i_s_axi_rvalid</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_integrated_i_s_axi_rready</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_integrated_q_s_axi_awaddr</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(8 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_integrated_q_s_axi_awvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_integrated_q_s_axi_awready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_integrated_q_s_axi_wdata</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(31 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_integrated_q_s_axi_wstrb</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(3 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_integrated_q_s_axi_wvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_integrated_q_s_axi_wready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_integrated_q_s_axi_bresp</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(1 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_integrated_q_s_axi_bvalid</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_integrated_q_s_axi_bready</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_integrated_q_s_axi_araddr</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(8 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_integrated_q_s_axi_arvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_integrated_q_s_axi_arready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_integrated_q_s_axi_rdata</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(31 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_integrated_q_s_axi_rresp</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(1 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_integrated_q_s_axi_rvalid</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_integrated_q_s_axi_rready</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_phase_out_s_axi_awaddr</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(8 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_phase_out_s_axi_awvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_phase_out_s_axi_awready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_phase_out_s_axi_wdata</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(31 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_phase_out_s_axi_wstrb</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(3 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_phase_out_s_axi_wvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_phase_out_s_axi_wready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_phase_out_s_axi_bresp</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(1 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_phase_out_s_axi_bvalid</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_phase_out_s_axi_bready</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_phase_out_s_axi_araddr</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(8 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_phase_out_s_axi_arvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_phase_out_s_axi_arready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_phase_out_s_axi_rdata</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(31 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_phase_out_s_axi_rresp</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(1 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_phase_out_s_axi_rvalid</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_phase_out_s_axi_rready</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_window_start_s_axi_awaddr</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(8 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_window_start_s_axi_awvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_window_start_s_axi_awready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_window_start_s_axi_wdata</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(31 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_window_start_s_axi_wstrb</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(3 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_window_start_s_axi_wvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_window_start_s_axi_wready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_window_start_s_axi_bresp</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(1 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_window_start_s_axi_bvalid</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_window_start_s_axi_bready</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_window_start_s_axi_araddr</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(8 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_window_start_s_axi_arvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_window_start_s_axi_arready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_window_start_s_axi_rdata</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(31 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_window_start_s_axi_rresp</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(1 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_window_start_s_axi_rvalid</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_window_start_s_axi_rready</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_window_stop_s_axi_awaddr</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(8 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_window_stop_s_axi_awvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_window_stop_s_axi_awready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_window_stop_s_axi_wdata</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(31 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_window_stop_s_axi_wstrb</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(3 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_window_stop_s_axi_wvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_window_stop_s_axi_wready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_window_stop_s_axi_bresp</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(1 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_window_stop_s_axi_bvalid</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_window_stop_s_axi_bready</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_window_stop_s_axi_araddr</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(8 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_window_stop_s_axi_arvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_window_stop_s_axi_arready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_window_stop_s_axi_rdata</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(31 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_window_stop_s_axi_rresp</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(1 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_window_stop_s_axi_rvalid</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav1_p2_window_stop_s_axi_rready</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_amp_out_s_axi_awaddr</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(9 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_amp_out_s_axi_awvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_amp_out_s_axi_awready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_amp_out_s_axi_wdata</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(31 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_amp_out_s_axi_wstrb</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(3 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_amp_out_s_axi_wvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_amp_out_s_axi_wready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_amp_out_s_axi_bresp</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(1 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_amp_out_s_axi_bvalid</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_amp_out_s_axi_bready</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_amp_out_s_axi_araddr</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(9 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_amp_out_s_axi_arvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_amp_out_s_axi_arready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_amp_out_s_axi_rdata</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(31 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_amp_out_s_axi_rresp</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(1 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_amp_out_s_axi_rvalid</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_amp_out_s_axi_rready</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_chan_sel_s_axi_awaddr</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(9 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_chan_sel_s_axi_awvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_chan_sel_s_axi_awready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_chan_sel_s_axi_wdata</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(31 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_chan_sel_s_axi_wstrb</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(3 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_chan_sel_s_axi_wvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_chan_sel_s_axi_wready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_chan_sel_s_axi_bresp</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(1 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_chan_sel_s_axi_bvalid</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_chan_sel_s_axi_bready</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_chan_sel_s_axi_araddr</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(9 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_chan_sel_s_axi_arvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_chan_sel_s_axi_arready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_chan_sel_s_axi_rdata</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(31 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_chan_sel_s_axi_rresp</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(1 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_chan_sel_s_axi_rvalid</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_chan_sel_s_axi_rready</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_comparison_i_s_axi_awaddr</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(9 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_comparison_i_s_axi_awvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_comparison_i_s_axi_awready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_comparison_i_s_axi_wdata</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(31 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_comparison_i_s_axi_wstrb</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(3 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_comparison_i_s_axi_wvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_comparison_i_s_axi_wready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_comparison_i_s_axi_bresp</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(1 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_comparison_i_s_axi_bvalid</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_comparison_i_s_axi_bready</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_comparison_i_s_axi_araddr</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(9 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_comparison_i_s_axi_arvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_comparison_i_s_axi_arready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_comparison_i_s_axi_rdata</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(31 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_comparison_i_s_axi_rresp</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(1 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_comparison_i_s_axi_rvalid</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_comparison_i_s_axi_rready</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_comparison_phase_s_axi_awaddr</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(9 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_comparison_phase_s_axi_awvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_comparison_phase_s_axi_awready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_comparison_phase_s_axi_wdata</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(31 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_comparison_phase_s_axi_wstrb</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(3 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_comparison_phase_s_axi_wvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_comparison_phase_s_axi_wready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_comparison_phase_s_axi_bresp</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(1 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_comparison_phase_s_axi_bvalid</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_comparison_phase_s_axi_bready</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_comparison_phase_s_axi_araddr</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(9 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_comparison_phase_s_axi_arvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_comparison_phase_s_axi_arready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_comparison_phase_s_axi_rdata</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(31 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_comparison_phase_s_axi_rresp</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(1 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_comparison_phase_s_axi_rvalid</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_comparison_phase_s_axi_rready</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_comparison_q_s_axi_awaddr</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(9 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_comparison_q_s_axi_awvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_comparison_q_s_axi_awready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_comparison_q_s_axi_wdata</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(31 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_comparison_q_s_axi_wstrb</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(3 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_comparison_q_s_axi_wvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_comparison_q_s_axi_wready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_comparison_q_s_axi_bresp</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(1 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_comparison_q_s_axi_bvalid</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_comparison_q_s_axi_bready</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_comparison_q_s_axi_araddr</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(9 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_comparison_q_s_axi_arvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_comparison_q_s_axi_arready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_comparison_q_s_axi_rdata</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(31 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_comparison_q_s_axi_rresp</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(1 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_comparison_q_s_axi_rvalid</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_comparison_q_s_axi_rready</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_dc_freq_s_axi_awaddr</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(9 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_dc_freq_s_axi_awvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_dc_freq_s_axi_awready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_dc_freq_s_axi_wdata</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(31 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_dc_freq_s_axi_wstrb</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(3 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_dc_freq_s_axi_wvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_dc_freq_s_axi_wready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_dc_freq_s_axi_bresp</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(1 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_dc_freq_s_axi_bvalid</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_dc_freq_s_axi_bready</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_dc_freq_s_axi_araddr</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(9 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_dc_freq_s_axi_arvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_dc_freq_s_axi_arready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_dc_freq_s_axi_rdata</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(31 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_dc_freq_s_axi_rresp</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(1 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_dc_freq_s_axi_rvalid</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_dc_freq_s_axi_rready</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_dc_img_s_axi_awaddr</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(9 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_dc_img_s_axi_awvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_dc_img_s_axi_awready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_dc_img_s_axi_wdata</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(31 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_dc_img_s_axi_wstrb</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(3 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_dc_img_s_axi_wvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_dc_img_s_axi_wready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_dc_img_s_axi_bresp</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(1 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_dc_img_s_axi_bvalid</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_dc_img_s_axi_bready</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_dc_img_s_axi_araddr</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(9 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_dc_img_s_axi_arvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_dc_img_s_axi_arready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_dc_img_s_axi_rdata</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(31 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_dc_img_s_axi_rresp</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(1 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_dc_img_s_axi_rvalid</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_dc_img_s_axi_rready</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_dc_real_s_axi_awaddr</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(9 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_dc_real_s_axi_awvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_dc_real_s_axi_awready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_dc_real_s_axi_wdata</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(31 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_dc_real_s_axi_wstrb</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(3 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_dc_real_s_axi_wvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_dc_real_s_axi_wready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_dc_real_s_axi_bresp</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(1 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_dc_real_s_axi_bvalid</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_dc_real_s_axi_bready</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_dc_real_s_axi_araddr</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(9 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_dc_real_s_axi_arvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_dc_real_s_axi_arready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_dc_real_s_axi_rdata</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(31 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_dc_real_s_axi_rresp</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(1 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_dc_real_s_axi_rvalid</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_dc_real_s_axi_rready</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_if_amp_s_axi_awaddr</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(9 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_if_amp_s_axi_awvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_if_amp_s_axi_awready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_if_amp_s_axi_wdata</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(31 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_if_amp_s_axi_wstrb</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(3 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_if_amp_s_axi_wvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_if_amp_s_axi_wready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_if_amp_s_axi_bresp</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(1 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_if_amp_s_axi_bvalid</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_if_amp_s_axi_bready</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_if_amp_s_axi_araddr</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(9 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_if_amp_s_axi_arvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_if_amp_s_axi_arready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_if_amp_s_axi_rdata</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(31 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_if_amp_s_axi_rresp</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(1 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_if_amp_s_axi_rvalid</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_if_amp_s_axi_rready</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_if_i_s_axi_awaddr</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(9 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_if_i_s_axi_awvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_if_i_s_axi_awready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_if_i_s_axi_wdata</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(31 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_if_i_s_axi_wstrb</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(3 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_if_i_s_axi_wvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_if_i_s_axi_wready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_if_i_s_axi_bresp</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(1 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_if_i_s_axi_bvalid</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_if_i_s_axi_bready</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_if_i_s_axi_araddr</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(9 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_if_i_s_axi_arvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_if_i_s_axi_arready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_if_i_s_axi_rdata</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(31 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_if_i_s_axi_rresp</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(1 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_if_i_s_axi_rvalid</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_if_i_s_axi_rready</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_if_phase_s_axi_awaddr</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(9 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_if_phase_s_axi_awvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_if_phase_s_axi_awready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_if_phase_s_axi_wdata</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(31 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_if_phase_s_axi_wstrb</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(3 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_if_phase_s_axi_wvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_if_phase_s_axi_wready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_if_phase_s_axi_bresp</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(1 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_if_phase_s_axi_bvalid</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_if_phase_s_axi_bready</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_if_phase_s_axi_araddr</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(9 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_if_phase_s_axi_arvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_if_phase_s_axi_arready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_if_phase_s_axi_rdata</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(31 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_if_phase_s_axi_rresp</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(1 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_if_phase_s_axi_rvalid</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_if_phase_s_axi_rready</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_if_q_s_axi_awaddr</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(9 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_if_q_s_axi_awvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_if_q_s_axi_awready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_if_q_s_axi_wdata</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(31 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_if_q_s_axi_wstrb</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(3 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_if_q_s_axi_wvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_if_q_s_axi_wready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_if_q_s_axi_bresp</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(1 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_if_q_s_axi_bvalid</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_if_q_s_axi_bready</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_if_q_s_axi_araddr</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(9 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_if_q_s_axi_arvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_if_q_s_axi_arready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_if_q_s_axi_rdata</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(31 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_if_q_s_axi_rresp</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(1 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_if_q_s_axi_rvalid</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_if_q_s_axi_rready</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_integrated_i_s_axi_awaddr</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(9 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_integrated_i_s_axi_awvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_integrated_i_s_axi_awready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_integrated_i_s_axi_wdata</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(31 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_integrated_i_s_axi_wstrb</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(3 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_integrated_i_s_axi_wvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_integrated_i_s_axi_wready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_integrated_i_s_axi_bresp</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(1 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_integrated_i_s_axi_bvalid</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_integrated_i_s_axi_bready</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_integrated_i_s_axi_araddr</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(9 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_integrated_i_s_axi_arvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_integrated_i_s_axi_arready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_integrated_i_s_axi_rdata</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(31 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_integrated_i_s_axi_rresp</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(1 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_integrated_i_s_axi_rvalid</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_integrated_i_s_axi_rready</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_integrated_q_s_axi_awaddr</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(9 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_integrated_q_s_axi_awvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_integrated_q_s_axi_awready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_integrated_q_s_axi_wdata</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(31 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_integrated_q_s_axi_wstrb</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(3 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_integrated_q_s_axi_wvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_integrated_q_s_axi_wready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_integrated_q_s_axi_bresp</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(1 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_integrated_q_s_axi_bvalid</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_integrated_q_s_axi_bready</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_integrated_q_s_axi_araddr</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(9 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_integrated_q_s_axi_arvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_integrated_q_s_axi_arready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_integrated_q_s_axi_rdata</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(31 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_integrated_q_s_axi_rresp</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(1 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_integrated_q_s_axi_rvalid</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_integrated_q_s_axi_rready</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_phase_out_s_axi_awaddr</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(9 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_phase_out_s_axi_awvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_phase_out_s_axi_awready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_phase_out_s_axi_wdata</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(31 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_phase_out_s_axi_wstrb</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(3 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_phase_out_s_axi_wvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_phase_out_s_axi_wready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_phase_out_s_axi_bresp</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(1 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_phase_out_s_axi_bvalid</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_phase_out_s_axi_bready</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_phase_out_s_axi_araddr</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(9 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_phase_out_s_axi_arvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_phase_out_s_axi_arready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_phase_out_s_axi_rdata</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(31 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_phase_out_s_axi_rresp</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(1 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_phase_out_s_axi_rvalid</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_phase_out_s_axi_rready</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_window_start_s_axi_awaddr</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(9 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_window_start_s_axi_awvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_window_start_s_axi_awready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_window_start_s_axi_wdata</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(31 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_window_start_s_axi_wstrb</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(3 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_window_start_s_axi_wvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_window_start_s_axi_wready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_window_start_s_axi_bresp</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(1 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_window_start_s_axi_bvalid</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_window_start_s_axi_bready</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_window_start_s_axi_araddr</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(9 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_window_start_s_axi_arvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_window_start_s_axi_arready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_window_start_s_axi_rdata</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(31 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_window_start_s_axi_rresp</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(1 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_window_start_s_axi_rvalid</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_window_start_s_axi_rready</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_window_stop_s_axi_awaddr</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(9 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_window_stop_s_axi_awvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_window_stop_s_axi_awready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_window_stop_s_axi_wdata</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(31 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_window_stop_s_axi_wstrb</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(3 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_window_stop_s_axi_wvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_window_stop_s_axi_wready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_window_stop_s_axi_bresp</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(1 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_window_stop_s_axi_bvalid</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_window_stop_s_axi_bready</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_window_stop_s_axi_araddr</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(9 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_window_stop_s_axi_arvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_window_stop_s_axi_arready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_window_stop_s_axi_rdata</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(31 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_window_stop_s_axi_rresp</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(1 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_window_stop_s_axi_rvalid</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p1_window_stop_s_axi_rready</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_amp_out_s_axi_awaddr</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(9 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_amp_out_s_axi_awvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_amp_out_s_axi_awready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_amp_out_s_axi_wdata</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(31 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_amp_out_s_axi_wstrb</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(3 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_amp_out_s_axi_wvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_amp_out_s_axi_wready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_amp_out_s_axi_bresp</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(1 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_amp_out_s_axi_bvalid</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_amp_out_s_axi_bready</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_amp_out_s_axi_araddr</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(9 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_amp_out_s_axi_arvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_amp_out_s_axi_arready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_amp_out_s_axi_rdata</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(31 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_amp_out_s_axi_rresp</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(1 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_amp_out_s_axi_rvalid</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_amp_out_s_axi_rready</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_chan_sel_s_axi_awaddr</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(9 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_chan_sel_s_axi_awvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_chan_sel_s_axi_awready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_chan_sel_s_axi_wdata</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(31 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_chan_sel_s_axi_wstrb</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(3 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_chan_sel_s_axi_wvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_chan_sel_s_axi_wready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_chan_sel_s_axi_bresp</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(1 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_chan_sel_s_axi_bvalid</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_chan_sel_s_axi_bready</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_chan_sel_s_axi_araddr</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(9 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_chan_sel_s_axi_arvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_chan_sel_s_axi_arready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_chan_sel_s_axi_rdata</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(31 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_chan_sel_s_axi_rresp</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(1 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_chan_sel_s_axi_rvalid</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_chan_sel_s_axi_rready</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_comparison_i_s_axi_awaddr</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(9 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_comparison_i_s_axi_awvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_comparison_i_s_axi_awready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_comparison_i_s_axi_wdata</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(31 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_comparison_i_s_axi_wstrb</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(3 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_comparison_i_s_axi_wvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_comparison_i_s_axi_wready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_comparison_i_s_axi_bresp</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(1 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_comparison_i_s_axi_bvalid</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_comparison_i_s_axi_bready</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_comparison_i_s_axi_araddr</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(9 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_comparison_i_s_axi_arvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_comparison_i_s_axi_arready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_comparison_i_s_axi_rdata</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(31 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_comparison_i_s_axi_rresp</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(1 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_comparison_i_s_axi_rvalid</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_comparison_i_s_axi_rready</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_comparison_phase_s_axi_awaddr</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(9 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_comparison_phase_s_axi_awvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_comparison_phase_s_axi_awready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_comparison_phase_s_axi_wdata</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(31 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_comparison_phase_s_axi_wstrb</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(3 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_comparison_phase_s_axi_wvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_comparison_phase_s_axi_wready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_comparison_phase_s_axi_bresp</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(1 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_comparison_phase_s_axi_bvalid</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_comparison_phase_s_axi_bready</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_comparison_phase_s_axi_araddr</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(9 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_comparison_phase_s_axi_arvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_comparison_phase_s_axi_arready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_comparison_phase_s_axi_rdata</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(31 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_comparison_phase_s_axi_rresp</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(1 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_comparison_phase_s_axi_rvalid</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_comparison_phase_s_axi_rready</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_comparison_q_s_axi_awaddr</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(9 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_comparison_q_s_axi_awvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_comparison_q_s_axi_awready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_comparison_q_s_axi_wdata</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(31 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_comparison_q_s_axi_wstrb</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(3 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_comparison_q_s_axi_wvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_comparison_q_s_axi_wready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_comparison_q_s_axi_bresp</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(1 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_comparison_q_s_axi_bvalid</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_comparison_q_s_axi_bready</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_comparison_q_s_axi_araddr</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(9 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_comparison_q_s_axi_arvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_comparison_q_s_axi_arready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_comparison_q_s_axi_rdata</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(31 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_comparison_q_s_axi_rresp</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(1 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_comparison_q_s_axi_rvalid</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_comparison_q_s_axi_rready</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_dc_freq_s_axi_awaddr</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(9 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_dc_freq_s_axi_awvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_dc_freq_s_axi_awready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_dc_freq_s_axi_wdata</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(31 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_dc_freq_s_axi_wstrb</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(3 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_dc_freq_s_axi_wvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_dc_freq_s_axi_wready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_dc_freq_s_axi_bresp</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(1 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_dc_freq_s_axi_bvalid</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_dc_freq_s_axi_bready</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_dc_freq_s_axi_araddr</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(9 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_dc_freq_s_axi_arvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_dc_freq_s_axi_arready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_dc_freq_s_axi_rdata</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(31 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_dc_freq_s_axi_rresp</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(1 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_dc_freq_s_axi_rvalid</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_dc_freq_s_axi_rready</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_dc_img_s_axi_awaddr</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(9 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_dc_img_s_axi_awvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_dc_img_s_axi_awready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_dc_img_s_axi_wdata</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(31 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_dc_img_s_axi_wstrb</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(3 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_dc_img_s_axi_wvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_dc_img_s_axi_wready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_dc_img_s_axi_bresp</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(1 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_dc_img_s_axi_bvalid</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_dc_img_s_axi_bready</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_dc_img_s_axi_araddr</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(9 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_dc_img_s_axi_arvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_dc_img_s_axi_arready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_dc_img_s_axi_rdata</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(31 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_dc_img_s_axi_rresp</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(1 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_dc_img_s_axi_rvalid</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_dc_img_s_axi_rready</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_dc_real_s_axi_awaddr</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(9 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_dc_real_s_axi_awvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_dc_real_s_axi_awready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_dc_real_s_axi_wdata</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(31 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_dc_real_s_axi_wstrb</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(3 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_dc_real_s_axi_wvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_dc_real_s_axi_wready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_dc_real_s_axi_bresp</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(1 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_dc_real_s_axi_bvalid</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_dc_real_s_axi_bready</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_dc_real_s_axi_araddr</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(9 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_dc_real_s_axi_arvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_dc_real_s_axi_arready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_dc_real_s_axi_rdata</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(31 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_dc_real_s_axi_rresp</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(1 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_dc_real_s_axi_rvalid</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_dc_real_s_axi_rready</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_if_amp_s_axi_awaddr</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(9 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_if_amp_s_axi_awvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_if_amp_s_axi_awready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_if_amp_s_axi_wdata</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(31 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_if_amp_s_axi_wstrb</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(3 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_if_amp_s_axi_wvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_if_amp_s_axi_wready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_if_amp_s_axi_bresp</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(1 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_if_amp_s_axi_bvalid</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_if_amp_s_axi_bready</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_if_amp_s_axi_araddr</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(9 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_if_amp_s_axi_arvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_if_amp_s_axi_arready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_if_amp_s_axi_rdata</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(31 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_if_amp_s_axi_rresp</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(1 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_if_amp_s_axi_rvalid</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_if_amp_s_axi_rready</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_if_i_s_axi_awaddr</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(9 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_if_i_s_axi_awvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_if_i_s_axi_awready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_if_i_s_axi_wdata</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(31 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_if_i_s_axi_wstrb</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(3 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_if_i_s_axi_wvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_if_i_s_axi_wready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_if_i_s_axi_bresp</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(1 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_if_i_s_axi_bvalid</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_if_i_s_axi_bready</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_if_i_s_axi_araddr</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(9 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_if_i_s_axi_arvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_if_i_s_axi_arready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_if_i_s_axi_rdata</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(31 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_if_i_s_axi_rresp</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(1 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_if_i_s_axi_rvalid</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_if_i_s_axi_rready</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_if_phase_s_axi_awaddr</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(9 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_if_phase_s_axi_awvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_if_phase_s_axi_awready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_if_phase_s_axi_wdata</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(31 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_if_phase_s_axi_wstrb</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(3 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_if_phase_s_axi_wvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_if_phase_s_axi_wready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_if_phase_s_axi_bresp</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(1 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_if_phase_s_axi_bvalid</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_if_phase_s_axi_bready</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_if_phase_s_axi_araddr</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(9 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_if_phase_s_axi_arvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_if_phase_s_axi_arready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_if_phase_s_axi_rdata</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(31 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_if_phase_s_axi_rresp</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(1 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_if_phase_s_axi_rvalid</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_if_phase_s_axi_rready</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_if_q_s_axi_awaddr</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(9 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_if_q_s_axi_awvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_if_q_s_axi_awready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_if_q_s_axi_wdata</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(31 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_if_q_s_axi_wstrb</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(3 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_if_q_s_axi_wvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_if_q_s_axi_wready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_if_q_s_axi_bresp</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(1 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_if_q_s_axi_bvalid</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_if_q_s_axi_bready</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_if_q_s_axi_araddr</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(9 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_if_q_s_axi_arvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_if_q_s_axi_arready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_if_q_s_axi_rdata</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(31 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_if_q_s_axi_rresp</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(1 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_if_q_s_axi_rvalid</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_if_q_s_axi_rready</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_integrated_i_s_axi_awaddr</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(9 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_integrated_i_s_axi_awvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_integrated_i_s_axi_awready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_integrated_i_s_axi_wdata</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(31 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_integrated_i_s_axi_wstrb</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(3 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_integrated_i_s_axi_wvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_integrated_i_s_axi_wready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_integrated_i_s_axi_bresp</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(1 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_integrated_i_s_axi_bvalid</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_integrated_i_s_axi_bready</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_integrated_i_s_axi_araddr</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(9 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_integrated_i_s_axi_arvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_integrated_i_s_axi_arready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_integrated_i_s_axi_rdata</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(31 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_integrated_i_s_axi_rresp</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(1 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_integrated_i_s_axi_rvalid</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_integrated_i_s_axi_rready</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_integrated_q_s_axi_awaddr</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(9 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_integrated_q_s_axi_awvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_integrated_q_s_axi_awready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_integrated_q_s_axi_wdata</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(31 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_integrated_q_s_axi_wstrb</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(3 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_integrated_q_s_axi_wvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_integrated_q_s_axi_wready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_integrated_q_s_axi_bresp</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(1 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_integrated_q_s_axi_bvalid</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_integrated_q_s_axi_bready</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_integrated_q_s_axi_araddr</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(9 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_integrated_q_s_axi_arvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_integrated_q_s_axi_arready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_integrated_q_s_axi_rdata</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(31 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_integrated_q_s_axi_rresp</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(1 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_integrated_q_s_axi_rvalid</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_integrated_q_s_axi_rready</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_phase_out_s_axi_awaddr</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(9 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_phase_out_s_axi_awvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_phase_out_s_axi_awready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_phase_out_s_axi_wdata</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(31 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_phase_out_s_axi_wstrb</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(3 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_phase_out_s_axi_wvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_phase_out_s_axi_wready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_phase_out_s_axi_bresp</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(1 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_phase_out_s_axi_bvalid</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_phase_out_s_axi_bready</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_phase_out_s_axi_araddr</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(9 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_phase_out_s_axi_arvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_phase_out_s_axi_arready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_phase_out_s_axi_rdata</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(31 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_phase_out_s_axi_rresp</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(1 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_phase_out_s_axi_rvalid</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_phase_out_s_axi_rready</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_window_start_s_axi_awaddr</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(9 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_window_start_s_axi_awvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_window_start_s_axi_awready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_window_start_s_axi_wdata</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(31 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_window_start_s_axi_wstrb</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(3 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_window_start_s_axi_wvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_window_start_s_axi_wready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_window_start_s_axi_bresp</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(1 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_window_start_s_axi_bvalid</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_window_start_s_axi_bready</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_window_start_s_axi_araddr</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(9 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_window_start_s_axi_arvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_window_start_s_axi_arready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_window_start_s_axi_rdata</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(31 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_window_start_s_axi_rresp</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(1 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_window_start_s_axi_rvalid</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_window_start_s_axi_rready</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_window_stop_s_axi_awaddr</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(9 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_window_stop_s_axi_awvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_window_stop_s_axi_awready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_window_stop_s_axi_wdata</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(31 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_window_stop_s_axi_wstrb</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(3 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_window_stop_s_axi_wvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_window_stop_s_axi_wready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_window_stop_s_axi_bresp</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(1 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_window_stop_s_axi_bvalid</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_window_stop_s_axi_bready</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_window_stop_s_axi_araddr</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(9 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_window_stop_s_axi_arvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_window_stop_s_axi_arready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_window_stop_s_axi_rdata</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(31 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_window_stop_s_axi_rresp</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(1 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_window_stop_s_axi_rvalid</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_cav2_p2_window_stop_s_axi_rready</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_ref_window_start_s_axi_awaddr</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(4 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_ref_window_start_s_axi_awvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_ref_window_start_s_axi_awready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_ref_window_start_s_axi_wdata</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(31 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_ref_window_start_s_axi_wstrb</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(3 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_ref_window_start_s_axi_wvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_ref_window_start_s_axi_wready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_ref_window_start_s_axi_bresp</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(1 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_ref_window_start_s_axi_bvalid</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_ref_window_start_s_axi_bready</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_ref_window_start_s_axi_araddr</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(4 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_ref_window_start_s_axi_arvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_ref_window_start_s_axi_arready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_ref_window_start_s_axi_rdata</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(31 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_ref_window_start_s_axi_rresp</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(1 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_ref_window_start_s_axi_rvalid</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_ref_window_start_s_axi_rready</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_ref_window_stop_s_axi_awaddr</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(4 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_ref_window_stop_s_axi_awvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_ref_window_stop_s_axi_awready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_ref_window_stop_s_axi_wdata</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(31 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_ref_window_stop_s_axi_wstrb</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(3 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_ref_window_stop_s_axi_wvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_ref_window_stop_s_axi_wready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_ref_window_stop_s_axi_bresp</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(1 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_ref_window_stop_s_axi_bvalid</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_ref_window_stop_s_axi_bready</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_ref_window_stop_s_axi_araddr</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(4 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_ref_window_stop_s_axi_arvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_ref_window_stop_s_axi_arready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_ref_window_stop_s_axi_rdata</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(31 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_ref_window_stop_s_axi_rresp</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(1 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_ref_window_stop_s_axi_rvalid</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_ref_window_stop_s_axi_rready</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_rf_ref_amp_s_axi_awaddr</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_rf_ref_amp_s_axi_awvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_rf_ref_amp_s_axi_awready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_rf_ref_amp_s_axi_wdata</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(31 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_rf_ref_amp_s_axi_wstrb</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(3 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_rf_ref_amp_s_axi_wvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_rf_ref_amp_s_axi_wready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_rf_ref_amp_s_axi_bresp</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(1 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_rf_ref_amp_s_axi_bvalid</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_rf_ref_amp_s_axi_bready</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_rf_ref_amp_s_axi_araddr</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_rf_ref_amp_s_axi_arvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_rf_ref_amp_s_axi_arready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_rf_ref_amp_s_axi_rdata</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(31 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_rf_ref_amp_s_axi_rresp</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(1 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_rf_ref_amp_s_axi_rvalid</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_rf_ref_amp_s_axi_rready</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_rf_ref_chan_sel_s_axi_awaddr</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(4 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_rf_ref_chan_sel_s_axi_awvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_rf_ref_chan_sel_s_axi_awready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_rf_ref_chan_sel_s_axi_wdata</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(31 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_rf_ref_chan_sel_s_axi_wstrb</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(3 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_rf_ref_chan_sel_s_axi_wvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_rf_ref_chan_sel_s_axi_wready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_rf_ref_chan_sel_s_axi_bresp</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(1 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_rf_ref_chan_sel_s_axi_bvalid</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_rf_ref_chan_sel_s_axi_bready</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_rf_ref_chan_sel_s_axi_araddr</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(4 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_rf_ref_chan_sel_s_axi_arvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_rf_ref_chan_sel_s_axi_arready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_rf_ref_chan_sel_s_axi_rdata</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(31 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_rf_ref_chan_sel_s_axi_rresp</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(1 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_rf_ref_chan_sel_s_axi_rvalid</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_rf_ref_chan_sel_s_axi_rready</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_rf_ref_i_s_axi_awaddr</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(3 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_rf_ref_i_s_axi_awvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_rf_ref_i_s_axi_awready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_rf_ref_i_s_axi_wdata</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(31 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_rf_ref_i_s_axi_wstrb</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(3 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_rf_ref_i_s_axi_wvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_rf_ref_i_s_axi_wready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_rf_ref_i_s_axi_bresp</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(1 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_rf_ref_i_s_axi_bvalid</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_rf_ref_i_s_axi_bready</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_rf_ref_i_s_axi_araddr</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(3 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_rf_ref_i_s_axi_arvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_rf_ref_i_s_axi_arready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_rf_ref_i_s_axi_rdata</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(31 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_rf_ref_i_s_axi_rresp</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(1 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_rf_ref_i_s_axi_rvalid</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_rf_ref_i_s_axi_rready</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_rf_ref_phase_s_axi_awaddr</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(2 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_rf_ref_phase_s_axi_awvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_rf_ref_phase_s_axi_awready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_rf_ref_phase_s_axi_wdata</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(31 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_rf_ref_phase_s_axi_wstrb</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(3 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_rf_ref_phase_s_axi_wvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_rf_ref_phase_s_axi_wready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_rf_ref_phase_s_axi_bresp</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(1 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_rf_ref_phase_s_axi_bvalid</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_rf_ref_phase_s_axi_bready</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_rf_ref_phase_s_axi_araddr</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(2 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_rf_ref_phase_s_axi_arvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_rf_ref_phase_s_axi_arready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_rf_ref_phase_s_axi_rdata</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(31 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_rf_ref_phase_s_axi_rresp</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(1 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_rf_ref_phase_s_axi_rvalid</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_rf_ref_phase_s_axi_rready</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_rf_ref_q_s_axi_awaddr</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(3 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_rf_ref_q_s_axi_awvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_rf_ref_q_s_axi_awready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_rf_ref_q_s_axi_wdata</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(31 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_rf_ref_q_s_axi_wstrb</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(3 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_rf_ref_q_s_axi_wvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_rf_ref_q_s_axi_wready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_rf_ref_q_s_axi_bresp</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(1 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_rf_ref_q_s_axi_bvalid</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_rf_ref_q_s_axi_bready</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_rf_ref_q_s_axi_araddr</td><td class="sg_cell">in</td><td class="sg_cell">std_logic_vector(3 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_rf_ref_q_s_axi_arvalid</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_rf_ref_q_s_axi_arready</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_rf_ref_q_s_axi_rdata</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(31 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_rf_ref_q_s_axi_rresp</td><td class="sg_cell">out</td><td class="sg_cell">std_logic_vector(1 downto 0)</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_rf_ref_q_s_axi_rvalid</td><td class="sg_cell">out</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_rf_ref_q_s_axi_rready</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">data</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">dsp_clk</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">clock</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">axi_lite_clk</td><td class="sg_cell">in</td><td class="sg_cell">std_logic</td><td class="sg_cell">clock</td><td class="sg_cell">-</td><td class="sg_cell">1</td><td class="sg_cell"></td></tr>
<caption class="sg_caption"><i>Table 1.</i> <b>Top Level Port Interface</b></caption>
</table>
<br>
<h1>Multi-rate Realization</h1>
<p>
The design provided is a multi-rate design. Multiple rates in the design are realized using a network of clock enable generated by default_clock_driver instantiated in example.vhd. These clock enable are connected to flip-flops in the design and have a specific phase with the clock signals. The diagram below depicts the phase between the clock enable and clock. This diagram is not specifically tailored to example.vhd, but is an example of how multiple rates are realized in designs produced using System Generator.
</p>
<table>
<tr><td><img src="images/hw_data_sheet_timing_diagram.gif" title="Figure 1. An example of generated clock enables in a System Generator design"/></td></tr>
<caption class="sg_caption"><i>Figure 1.</i> <b>An example of generated clock enables in a System Generator design</b></caption>
</table>
<p>
The timing diagram above is an example of a System Generator design that contains three different rate domains with data periods
</p>
<ul>
<li>1 - Realized using the clk signal
<li>2 - Realized using ce2 signal 
<li>5 - Realized using ce5 signal
</ul>
<p>
As seen in the timing diagram, the first rising edge of ce2 is caused by the first rising edge of the clk and this allows the flip-flops connected to ce2 to capture data on the second rising edge of the clk. Similarly, the first rising edge of ce5 is caused by the fourth rising edge of clk and this allows the flip-flops connected to ce5 to capture data on the fifth rising edge of the clk. This rule can be extended to evety rate in the design. This phase has to be maintained to ensure that the design when simulated in System Generator is cycle accurate with hardware. The diagram also contains data signals - data2 and data5. These signals can either be generated by flip-flops connected to clock enable ce2 or ce5 or these signals can drive the input ports of the design. If these signals are driving input ports with normalized sample periods of 2 or 5 (refer to the Table 2 for details on the port interface of example.vhd), then they must also align with ce2 and ce5 signals as shown in the timing diagram to be cycle accurate with the System Generator simulation model of the design.
</p>
<br>
<h1>Design Files</h1>
<p>
System Generator creates a number of design files to assist in compiling the design all the way down to a bitstream. The Figure below gives an overview of the structural connectivity in the top-level module example . This section also provides information on each of the files that are produced when the System Generator design is netlisted to create its HDL representation.
</p>
<table>
<caption class="sg_caption"><i>Figure 2.</i> <b>Structural connectivity of the top-level module example</b></caption>
<tr><td>
<div class="image">
    <img src="images/hw_data_sheet_design_ce.gif" title="Figure 2. Structural connectivity of the top-level module example"/>
    <p style="position:absolute;top:120px;left:80px;width:100%">default_clock_driver</p>
    <p style="position:absolute;top:188px;left:260px;width:100%">example_struct</p>
    <p style="position:absolute;top:228px;left:120px;width:100%">example</p>
</div>
</td></tr>
</table>
<table>
<tr class="sg_row">
<td class="sg_cell_first_row">HDL File</td><td class="sg_cell_first_row">Description</td></tr>
<tr class="sg_row">
<td class="sg_cell">example.vhd</td><td class="sg_cell">This file defines the top level module and the hierarchical structural connectivity.
</td></tr>
<tr class="sg_row">
<td class="sg_cell">example_entity_declarations.vhd</td><td class="sg_cell">This file defines the entities and modules of System Generator blocks.
</td></tr>
<tr class="sg_row">
<td class="sg_cell">synth_reg.vhd</td><td class="sg_cell">This file defines a multi-bit register created from primitives.
</td></tr>
<tr class="sg_row">
<td class="sg_cell">synth_reg_w_init.vhd</td><td class="sg_cell">This file defines a multi-bit register created from primitives that can be initialized to non-zero value.
</td></tr>
<tr class="sg_row">
<td class="sg_cell">conv_pkg.vhd</td><td class="sg_cell">This implements common functions for conversions between various types as well as defines constants.
</td></tr>
<caption class="sg_caption"><i>Table 2.</i> <b>Design Files</b></caption>
</table>
<h1>Design Statistics</h1>
<p>
The table below contains the settings on the System Generator token used to generate the design.
</p>
<table>
<tr class="sg_row">
<td class="sg_cell_first_row">Options</td><td class="sg_cell_first_row">Settings</td></tr>
<tr class="sg_row">
<td class="sg_cell">Compilation Target</td><td class="sg_cell">Synthesized Checkpoint</td></tr>
<tr class="sg_row">
<td class="sg_cell">Part</td><td class="sg_cell">kintexu-xcku040-2-effva1156</td></tr>
<tr class="sg_row">
<td class="sg_cell">Synthesis Tool</td><td class="sg_cell">Vivado</td></tr>
<tr class="sg_row">
<td class="sg_cell">Multirate Implementation</td><td class="sg_cell">Clock Enables</td></tr>
<caption class="sg_caption"><i>Table 3.</i> <b>Compilation options</b></caption>
</table>
<h1>Tools</h1>
<p>
The table below lists the tools and their versions used to generate this design.
</p>
<table>
<tr class="sg_row">
<td class="sg_cell_first_row">Tools</td><td class="sg_cell_first_row">Version</td></tr>
<tr class="sg_row">
<td class="sg_cell">Vivado</td><td class="sg_cell">2017.4</td></tr>
<caption class="sg_caption"><i>Table 3.</i> <b>Tool Versions</b></caption>
</table>
<h1>Memory Map</h1>
<p>
The table below documents the memory map for System Generator design : 
</p>

<table>
<tr class="sg_row">
<td class="sg_cell_first_row">Name</td><td class="sg_cell_first_row">Type</td><td class="sg_cell_first_row">Interface Name</td><td class="sg_cell_first_row">Address Offset</td><td class="sg_cell_first_row">Description</td></tr>
<tr class="sg_row">
<td class="sg_cell">scratchpad</td><td class="sg_cell">UFix_32_0</td><td class="sg_cell"></td><td class="sg_cell">00000FFC</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">rf_ref_chan_sel</td><td class="sg_cell">UFix_4_0</td><td class="sg_cell">rf_ref_chan_sel</td><td class="sg_cell">00000010</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">ref_window_stop</td><td class="sg_cell">UFix_16_0</td><td class="sg_cell">ref_window_stop</td><td class="sg_cell">00000018</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">ref_window_start</td><td class="sg_cell">UFix_16_0</td><td class="sg_cell">ref_window_start</td><td class="sg_cell">00000014</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">cav2_p2_window_stop</td><td class="sg_cell">UFix_16_0</td><td class="sg_cell">cav2_p2_window_stop</td><td class="sg_cell">00000350</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">cav2_p2_window_start</td><td class="sg_cell">UFix_16_0</td><td class="sg_cell">cav2_p2_window_start</td><td class="sg_cell">0000034C</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">cav2_p2_chan_sel</td><td class="sg_cell">UFix_4_0</td><td class="sg_cell">cav2_p2_chan_sel</td><td class="sg_cell">00000340</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">cav2_p1_window_stop</td><td class="sg_cell">UFix_16_0</td><td class="sg_cell">cav2_p1_window_stop</td><td class="sg_cell">00000284</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">cav2_p1_window_start</td><td class="sg_cell">UFix_16_0</td><td class="sg_cell">cav2_p1_window_start</td><td class="sg_cell">00000280</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">cav2_p1_chan_sel</td><td class="sg_cell">UFix_4_0</td><td class="sg_cell">cav2_p1_chan_sel</td><td class="sg_cell">00000274</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">cav2_nco_phase_reset</td><td class="sg_cell">UFix_1_0</td><td class="sg_cell">cav1_nco_phase_reset</td><td class="sg_cell">000002B4</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">cav2_nco_phase_adj</td><td class="sg_cell">UFix_29_29</td><td class="sg_cell">cav1_nco_phase_adj</td><td class="sg_cell">000002B0</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">cav1_p2_window_stop</td><td class="sg_cell">UFix_16_0</td><td class="sg_cell">cav1_p2_window_stop</td><td class="sg_cell">000001B8</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">cav1_p2_window_start</td><td class="sg_cell">UFix_16_0</td><td class="sg_cell">cav1_p2_window_start</td><td class="sg_cell">000001B4</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">cav1_p2_chan_sel</td><td class="sg_cell">UFix_4_0</td><td class="sg_cell">cav1_p2_chan_sel</td><td class="sg_cell">000001A8</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">cav1_p1_window_stop</td><td class="sg_cell">UFix_16_0</td><td class="sg_cell">cav1_p1_window_stop</td><td class="sg_cell">000000EC</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">cav1_p1_window_start</td><td class="sg_cell">UFix_16_0</td><td class="sg_cell">cav1_p1_window_start</td><td class="sg_cell">000000E8</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">cav1_p1_chan_sel</td><td class="sg_cell">UFix_4_0</td><td class="sg_cell">cav1_p1_chan_sel</td><td class="sg_cell">000000DC</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">cav1_nco_phase_reset</td><td class="sg_cell">UFix_1_0</td><td class="sg_cell">cav1_nco_phase_reset</td><td class="sg_cell">0000011C</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">cav1_nco_phase_adj</td><td class="sg_cell">UFix_29_29</td><td class="sg_cell">cav1_nco_phase_adj</td><td class="sg_cell">00000118</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">cav1_p1_amp_out</td><td class="sg_cell">Fix_18_17</td><td class="sg_cell"></td><td class="sg_cell">00000100</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">cav1_p1_comparison_i</td><td class="sg_cell">Fix_18_17</td><td class="sg_cell"></td><td class="sg_cell">00000104</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">cav1_p1_comparison_phase</td><td class="sg_cell">Fix_18_17</td><td class="sg_cell"></td><td class="sg_cell">0000010C</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">cav1_p1_comparison_q</td><td class="sg_cell">Fix_18_17</td><td class="sg_cell"></td><td class="sg_cell">00000108</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">cav1_p1_comparison_q1</td><td class="sg_cell">Fix_18_17</td><td class="sg_cell">cav2_p1_comparison_q</td><td class="sg_cell">000002A0</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">cav1_p1_dc_freq</td><td class="sg_cell">Fix_26_0</td><td class="sg_cell"></td><td class="sg_cell">000000F0</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">cav1_p1_dc_img</td><td class="sg_cell">Fix_29_25</td><td class="sg_cell"></td><td class="sg_cell">000000E4</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">cav1_p1_dc_real</td><td class="sg_cell">Fix_29_25</td><td class="sg_cell"></td><td class="sg_cell">000000E0</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">cav1_p1_if_amp</td><td class="sg_cell">Fix_18_17</td><td class="sg_cell"></td><td class="sg_cell">000000CC</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">cav1_p1_if_i</td><td class="sg_cell">Fix_18_17</td><td class="sg_cell"></td><td class="sg_cell">000000D4</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">cav1_p1_if_phase</td><td class="sg_cell">Fix_18_17</td><td class="sg_cell"></td><td class="sg_cell">000000D0</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">cav1_p1_if_q</td><td class="sg_cell">Fix_18_17</td><td class="sg_cell"></td><td class="sg_cell">000000D8</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">cav1_p1_integrated_i</td><td class="sg_cell">Fix_18_17</td><td class="sg_cell"></td><td class="sg_cell">000000F4</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">cav1_p1_integrated_q</td><td class="sg_cell">Fix_18_17</td><td class="sg_cell"></td><td class="sg_cell">000000F8</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">cav1_p1_phase_out</td><td class="sg_cell">Fix_18_17</td><td class="sg_cell"></td><td class="sg_cell">000000FC</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">cav1_p2_amp_out</td><td class="sg_cell">Fix_18_17</td><td class="sg_cell">cav1_p2_amp_out</td><td class="sg_cell">000001CC</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">cav1_p2_comparison_i</td><td class="sg_cell">Fix_18_17</td><td class="sg_cell">cav1_p2_comparison_i</td><td class="sg_cell">000001D0</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">cav1_p2_comparison_phase</td><td class="sg_cell">Fix_18_17</td><td class="sg_cell">cav1_p2_comparison_phase</td><td class="sg_cell">000001D8</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">cav1_p2_comparison_q</td><td class="sg_cell">Fix_18_17</td><td class="sg_cell">cav1_p2_comparison_q</td><td class="sg_cell">000001D4</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">cav1_p2_dc_freq</td><td class="sg_cell">Fix_26_0</td><td class="sg_cell">cav1_p2_dc_freq</td><td class="sg_cell">000001BC</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">cav1_p2_dc_img</td><td class="sg_cell">Fix_29_25</td><td class="sg_cell">cav1_p2_dc_img</td><td class="sg_cell">000001B0</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">cav1_p2_dc_real</td><td class="sg_cell">Fix_29_25</td><td class="sg_cell">cav1_p2_dc_real</td><td class="sg_cell">000001AC</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">cav1_p2_if_amp</td><td class="sg_cell">Fix_18_17</td><td class="sg_cell">cav1_p2_if_amp</td><td class="sg_cell">00000198</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">cav1_p2_if_i</td><td class="sg_cell">Fix_18_17</td><td class="sg_cell">cav1_p2_if_i</td><td class="sg_cell">000001A0</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">cav1_p2_if_phase</td><td class="sg_cell">Fix_18_17</td><td class="sg_cell">cav1_p2_if_phase</td><td class="sg_cell">0000019C</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">cav1_p2_if_q</td><td class="sg_cell">Fix_18_17</td><td class="sg_cell">cav1_p2_if_q</td><td class="sg_cell">000001A4</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">cav1_p2_integrated_i</td><td class="sg_cell">Fix_18_17</td><td class="sg_cell">cav1_p2_integrated_i</td><td class="sg_cell">000001C0</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">cav1_p2_integrated_q</td><td class="sg_cell">Fix_18_17</td><td class="sg_cell">cav1_p2_integrated_q</td><td class="sg_cell">000001C4</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">cav1_p2_phase_out</td><td class="sg_cell">Fix_18_17</td><td class="sg_cell">cav1_p2_phase_out</td><td class="sg_cell">000001C8</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">cav2_p1_amp_out</td><td class="sg_cell">Fix_18_17</td><td class="sg_cell">cav2_p1_amp_out</td><td class="sg_cell">00000298</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">cav2_p1_comparison_i</td><td class="sg_cell">Fix_18_17</td><td class="sg_cell">cav2_p1_comparison_i</td><td class="sg_cell">0000029C</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">cav2_p1_comparison_phase</td><td class="sg_cell">Fix_18_17</td><td class="sg_cell">cav2_p1_comparison_phase</td><td class="sg_cell">000002A4</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">cav2_p1_dc_freq</td><td class="sg_cell">Fix_26_0</td><td class="sg_cell">cav2_p1_dc_freq</td><td class="sg_cell">00000288</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">cav2_p1_dc_img</td><td class="sg_cell">Fix_29_25</td><td class="sg_cell">cav2_p1_dc_img</td><td class="sg_cell">0000027C</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">cav2_p1_dc_real</td><td class="sg_cell">Fix_29_25</td><td class="sg_cell">cav2_p1_dc_real</td><td class="sg_cell">00000278</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">cav2_p1_if_amp</td><td class="sg_cell">Fix_18_17</td><td class="sg_cell">cav2_p1_if_amp</td><td class="sg_cell">00000264</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">cav2_p1_if_i</td><td class="sg_cell">Fix_18_17</td><td class="sg_cell">cav2_p1_if_i</td><td class="sg_cell">0000026C</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">cav2_p1_if_phase</td><td class="sg_cell">Fix_18_17</td><td class="sg_cell">cav2_p1_if_phase</td><td class="sg_cell">00000268</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">cav2_p1_if_q</td><td class="sg_cell">Fix_18_17</td><td class="sg_cell">cav2_p1_if_q</td><td class="sg_cell">00000270</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">cav2_p1_integrated_i</td><td class="sg_cell">Fix_18_17</td><td class="sg_cell">cav2_p1_integrated_i</td><td class="sg_cell">0000028C</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">cav2_p1_integrated_q</td><td class="sg_cell">Fix_18_17</td><td class="sg_cell">cav2_p1_integrated_q</td><td class="sg_cell">00000290</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">cav2_p1_phase_out</td><td class="sg_cell">Fix_18_17</td><td class="sg_cell">cav2_p1_phase_out</td><td class="sg_cell">00000294</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">cav2_p2_amp_out</td><td class="sg_cell">Fix_18_17</td><td class="sg_cell">cav2_p2_amp_out</td><td class="sg_cell">00000364</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">cav2_p2_comparison_i</td><td class="sg_cell">Fix_18_17</td><td class="sg_cell">cav2_p2_comparison_i</td><td class="sg_cell">00000368</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">cav2_p2_comparison_phase</td><td class="sg_cell">Fix_18_17</td><td class="sg_cell">cav2_p2_comparison_phase</td><td class="sg_cell">00000370</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">cav2_p2_comparison_q</td><td class="sg_cell">Fix_18_17</td><td class="sg_cell">cav2_p2_comparison_q</td><td class="sg_cell">0000036C</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">cav2_p2_dc_freq</td><td class="sg_cell">Fix_26_0</td><td class="sg_cell">cav2_p2_dc_freq</td><td class="sg_cell">00000354</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">cav2_p2_dc_img</td><td class="sg_cell">Fix_29_25</td><td class="sg_cell">cav2_p2_dc_img</td><td class="sg_cell">00000348</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">cav2_p2_dc_real</td><td class="sg_cell">Fix_29_25</td><td class="sg_cell">cav2_p2_dc_real</td><td class="sg_cell">00000344</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">cav2_p2_if_amp</td><td class="sg_cell">Fix_18_17</td><td class="sg_cell">cav2_p2_if_amp</td><td class="sg_cell">00000330</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">cav2_p2_if_i</td><td class="sg_cell">Fix_18_17</td><td class="sg_cell">cav2_p2_if_i</td><td class="sg_cell">00000338</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">cav2_p2_if_phase</td><td class="sg_cell">Fix_18_17</td><td class="sg_cell">cav2_p2_if_phase</td><td class="sg_cell">00000334</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">cav2_p2_if_q</td><td class="sg_cell">Fix_18_17</td><td class="sg_cell">cav2_p2_if_q</td><td class="sg_cell">0000033C</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">cav2_p2_integrated_i</td><td class="sg_cell">Fix_18_17</td><td class="sg_cell">cav2_p2_integrated_i</td><td class="sg_cell">00000358</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">cav2_p2_integrated_q</td><td class="sg_cell">Fix_18_17</td><td class="sg_cell">cav2_p2_integrated_q</td><td class="sg_cell">0000035C</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">cav2_p2_phase_out</td><td class="sg_cell">Fix_18_17</td><td class="sg_cell">cav2_p2_phase_out</td><td class="sg_cell">00000360</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">rf_ref_amp</td><td class="sg_cell">Fix_18_17</td><td class="sg_cell">rf_ref_amp</td><td class="sg_cell">00000000</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">rf_ref_i</td><td class="sg_cell">Fix_18_17</td><td class="sg_cell">rf_ref_i</td><td class="sg_cell">00000008</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">rf_ref_phase</td><td class="sg_cell">Fix_18_17</td><td class="sg_cell">rf_ref_phase</td><td class="sg_cell">00000004</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">rf_ref_q</td><td class="sg_cell">Fix_18_17</td><td class="sg_cell">rf_ref_q</td><td class="sg_cell">0000000C</td><td class="sg_cell"></td></tr>
<tr class="sg_row">
<td class="sg_cell">status_0</td><td class="sg_cell">UFix_32_0</td><td class="sg_cell"></td><td class="sg_cell">000003F8</td><td class="sg_cell"></td></tr>
<caption class="sg_caption"><i>Table 4.</i> <b>Memory Map</b></caption>
</table>
</body>
</html>
