module HC595_Driver(Clk, Rst_n, En, Data, DS, SH_CP, ST_CP);

	input Clk;
	input Rst_n;
	input En;
	input Data;
	
	output DS;
	output SH_CP;
	output ST_CP;
	
	reg [15:0] Data;
	parameter CNT_MAX = 3;
	reg [15:0] divider_cnt;
	
	always@(posedge Clk or negedge Rst_n)
		if (!Rst_n)
			divider_cnt <= 16'd0;
		else if (divider_cnt == CNT_MAX)
			divider_cnt <= 16'd0;
		else
			divider_cnt <= divider_cnt + 1'b1;
			
	wire sck_pluse;
	assign sck_pluse = (divider_cnt == CNT_MAX);
	
endmodule
