# 16-Bit_Ripple_Carry_Adder
The aim is to write a code for 16 bit full adder which is in ripple carry architecture, along with this there are status flags are also given. The coding is needed to be done in gate level description.

Verilog is used as hardware description language and xlinix Vivado 2017.1 is used for implementation. Module instantiation of lower level is used to go to higher level.


 
