C:/Aldec/Active-HDL-Student-Edition/bin/vlib C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1/high_speed_selectio_wiz_v3_5_2
C:/Aldec/Active-HDL-Student-Edition/bin/vlog  +incdir+C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\.cxl.ip/incl -work high_speed_selectio_wiz_v3_5_2 -f C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1/high_speed_selectio_wiz_v3_5_2/.cxl.verilog.high_speed_selectio_wiz_v3_5_2.high_speed_selectio_wiz_v3_5_2.nt64.cmf
