/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [12:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [7:0] celloutsig_0_11z;
  wire [5:0] celloutsig_0_13z;
  wire [2:0] celloutsig_0_14z;
  wire [11:0] celloutsig_0_15z;
  wire [2:0] celloutsig_0_16z;
  wire [3:0] celloutsig_0_17z;
  wire [4:0] celloutsig_0_19z;
  wire [3:0] celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [7:0] celloutsig_0_26z;
  wire [10:0] celloutsig_0_2z;
  wire [24:0] celloutsig_0_30z;
  wire celloutsig_0_32z;
  wire [19:0] celloutsig_0_36z;
  wire [13:0] celloutsig_0_37z;
  wire [9:0] celloutsig_0_3z;
  wire [3:0] celloutsig_0_4z;
  wire [4:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [2:0] celloutsig_0_8z;
  wire [6:0] celloutsig_0_9z;
  wire [15:0] celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [14:0] celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [7:0] celloutsig_1_1z;
  wire [5:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [12:0] celloutsig_1_8z;
  wire [7:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_25z = celloutsig_0_24z ? celloutsig_0_17z[1] : celloutsig_0_24z;
  assign celloutsig_0_6z = ~(celloutsig_0_1z[2] | celloutsig_0_3z[2]);
  assign celloutsig_0_0z = in_data[55] ^ in_data[41];
  assign celloutsig_1_3z = celloutsig_1_0z[11] ^ celloutsig_1_2z[2];
  assign celloutsig_0_24z = celloutsig_0_4z[2] ^ celloutsig_0_21z;
  assign celloutsig_0_1z = { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } + { in_data[22], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _00_ <= 13'h0000;
    else _00_ <= { celloutsig_0_5z[4:2], celloutsig_0_3z };
  assign celloutsig_0_17z = celloutsig_0_1z & celloutsig_0_1z;
  assign celloutsig_0_8z = celloutsig_0_1z[3:1] / { 1'h1, celloutsig_0_4z[2:1] };
  assign celloutsig_0_26z = { celloutsig_0_9z, celloutsig_0_6z } / { 1'h1, celloutsig_0_9z };
  assign celloutsig_1_18z = celloutsig_1_1z[5:1] === celloutsig_1_1z[7:3];
  assign celloutsig_0_10z = celloutsig_0_2z[7:0] === celloutsig_0_3z[8:1];
  assign celloutsig_0_21z = { celloutsig_0_15z[7:4], celloutsig_0_17z } === { celloutsig_0_2z[4:3], celloutsig_0_19z, celloutsig_0_7z };
  assign celloutsig_0_23z = { celloutsig_0_11z[6:0], celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_22z, celloutsig_0_3z } === { celloutsig_0_19z[4:1], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_16z, celloutsig_0_13z };
  assign celloutsig_1_12z = ! in_data[191:189];
  assign celloutsig_0_22z = ! celloutsig_0_15z[10:3];
  assign celloutsig_1_8z = { celloutsig_1_0z[12:3], celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_4z } % { 1'h1, celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_0_9z = { celloutsig_0_2z[9:4], celloutsig_0_6z } % { 1'h1, celloutsig_0_3z[3:2], celloutsig_0_4z };
  assign celloutsig_0_15z = { celloutsig_0_11z[7:1], celloutsig_0_7z, celloutsig_0_14z, celloutsig_0_6z } % { 1'h1, in_data[41:31] };
  assign celloutsig_1_1z = in_data[157] ? in_data[142:135] : celloutsig_1_0z[10:3];
  assign celloutsig_0_37z = - { celloutsig_0_30z[2:1], celloutsig_0_5z, celloutsig_0_25z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_32z };
  assign celloutsig_0_11z = - { celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_10z };
  assign celloutsig_1_4z = celloutsig_1_0z[11:5] !== { celloutsig_1_1z[7:2], celloutsig_1_3z };
  assign celloutsig_1_5z = { in_data[185:173], celloutsig_1_1z } !== in_data[153:133];
  assign celloutsig_1_7z = { celloutsig_1_1z[7:2], celloutsig_1_2z } !== { in_data[123:121], celloutsig_1_5z, celloutsig_1_1z };
  assign celloutsig_0_5z = ~ { celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_0_3z = celloutsig_0_2z[9:0] | in_data[35:26];
  assign celloutsig_0_2z = { in_data[12:4], celloutsig_0_0z, celloutsig_0_0z } | in_data[43:33];
  assign celloutsig_0_32z = | { celloutsig_0_10z, celloutsig_0_8z };
  assign celloutsig_1_6z = | { celloutsig_1_4z, celloutsig_1_2z[5:2] };
  assign celloutsig_1_19z = | { celloutsig_1_14z[10:2], celloutsig_1_12z, celloutsig_1_8z };
  assign celloutsig_0_36z = { _00_[4:0], celloutsig_0_16z, celloutsig_0_26z, celloutsig_0_1z } >> { _00_[10:5], celloutsig_0_19z, celloutsig_0_26z, celloutsig_0_10z };
  assign celloutsig_0_16z = celloutsig_0_13z[2:0] >> celloutsig_0_14z;
  assign celloutsig_1_0z = in_data[129:114] << in_data[134:119];
  assign celloutsig_1_9z = { celloutsig_1_1z[6:1], celloutsig_1_6z, celloutsig_1_5z } <<< { celloutsig_1_8z[7:1], celloutsig_1_5z };
  assign celloutsig_1_14z = { celloutsig_1_0z[4:3], celloutsig_1_8z } <<< { celloutsig_1_0z[13:3], celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_11z, celloutsig_1_7z };
  assign celloutsig_1_2z = in_data[117:112] >>> in_data[188:183];
  assign celloutsig_0_4z = in_data[11:8] >>> celloutsig_0_3z[5:2];
  assign celloutsig_0_19z = celloutsig_0_13z[4:0] >>> celloutsig_0_15z[4:0];
  assign celloutsig_0_30z = { celloutsig_0_19z[1], celloutsig_0_23z, celloutsig_0_8z, celloutsig_0_17z, celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_0z } >>> { in_data[48:46], celloutsig_0_3z, celloutsig_0_15z };
  assign celloutsig_0_13z = celloutsig_0_3z[7:2] - celloutsig_0_3z[6:1];
  assign celloutsig_0_14z = celloutsig_0_9z[5:3] - in_data[12:10];
  assign celloutsig_1_11z = ~((celloutsig_1_8z[3] & celloutsig_1_5z) | (celloutsig_1_9z[5] & celloutsig_1_8z[4]));
  assign celloutsig_0_7z = ~((celloutsig_0_4z[1] & celloutsig_0_5z[2]) | (celloutsig_0_0z & celloutsig_0_4z[1]));
  assign { out_data[128], out_data[96], out_data[51:32], out_data[13:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_36z, celloutsig_0_37z };
endmodule
