strict digraph "compose( ,  )" {
	node [label="\N"];
	"28:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7ff436998650>",
		fillcolor=springgreen,
		label="28:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"31:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7ff436998710>",
		fillcolor=firebrick,
		label="31:NS
cur_state <= next_state;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7ff436998710>]",
		style=filled,
		typ=NonblockingSubstitution];
	"28:IF" -> "31:NS"	[cond="['reset']",
		label="!(reset)",
		lineno=28];
	"29:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7ff436998590>",
		fillcolor=firebrick,
		label="29:NS
cur_state <= IDLE;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7ff436998590>]",
		style=filled,
		typ=NonblockingSubstitution];
	"28:IF" -> "29:NS"	[cond="['reset']",
		label=reset,
		lineno=28];
	"Leaf_16:AL"	[def_var="['next_state']",
		label="Leaf_16:AL"];
	"26:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7ff436998910>",
		clk_sens=True,
		fillcolor=gold,
		label="26:AL",
		sens="['clk', 'reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'next_state']"];
	"Leaf_16:AL" -> "26:AL";
	"Leaf_26:AL"	[def_var="['cur_state']",
		label="Leaf_26:AL"];
	"31:NS" -> "Leaf_26:AL"	[cond="[]",
		lineno=None];
	"22:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7ff436998b50>",
		fillcolor=cadetblue,
		label="22:BS
next_state = IDLE;
next_state = IDLE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7ff436998b50>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7ff436998b50>]",
		style=filled,
		typ=BlockingSubstitution];
	"22:BS" -> "Leaf_16:AL"	[cond="[]",
		lineno=None];
	"20:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7ff436da0950>",
		fillcolor=cadetblue,
		label="20:BS
next_state = SA;
next_state = SA;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7ff436da0950>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7ff436da0950>]",
		style=filled,
		typ=BlockingSubstitution];
	"20:BS" -> "Leaf_16:AL"	[cond="[]",
		lineno=None];
	"21:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7ff436998c90>",
		fillcolor=cadetblue,
		label="21:BS
next_state = SB;
next_state = SB;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7ff436998c90>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7ff436998c90>]",
		style=filled,
		typ=BlockingSubstitution];
	"21:BS" -> "Leaf_16:AL"	[cond="[]",
		lineno=None];
	"21:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7ff4385a8ad0>",
		fillcolor=springgreen,
		label="21:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"21:IF" -> "21:BS"	[cond="['a', 'b']",
		label="!((a && b))",
		lineno=21];
	"20:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7ff43ae85d10>",
		fillcolor=springgreen,
		label="20:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"20:IF" -> "20:BS"	[cond="['a', 'b']",
		label="!((a && b))",
		lineno=20];
	"16:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7ff436cce290>",
		clk_sens=False,
		fillcolor=gold,
		label="16:AL",
		sens="['cur_state', 'a', 'b']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['a', 'cur_state', 'b']"];
	"17:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7ff436cce550>",
		fillcolor=turquoise,
		label="17:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"16:AL" -> "17:BL"	[cond="[]",
		lineno=None];
	"19:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7ff436d26850>",
		fillcolor=cadetblue,
		label="19:BS
next_state = IDLE;
next_state = IDLE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7ff436d26850>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7ff436d26850>]",
		style=filled,
		typ=BlockingSubstitution];
	"19:BS" -> "Leaf_16:AL"	[cond="[]",
		lineno=None];
	"18:CS"	[ast="<pyverilog.vparser.ast.CaseStatement object at 0x7ff436da0450>",
		fillcolor=linen,
		label="18:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"22:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7ff436d46550>",
		fillcolor=lightcyan,
		label="22:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"18:CS" -> "22:CA"	[cond="['cur_state']",
		label=cur_state,
		lineno=18];
	"21:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7ff437141610>",
		fillcolor=lightcyan,
		label="21:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"18:CS" -> "21:CA"	[cond="['cur_state']",
		label=cur_state,
		lineno=18];
	"20:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7ff436d3dc50>",
		fillcolor=lightcyan,
		label="20:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"18:CS" -> "20:CA"	[cond="['cur_state']",
		label=cur_state,
		lineno=18];
	"19:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7ff436ccecd0>",
		fillcolor=lightcyan,
		label="19:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"18:CS" -> "19:CA"	[cond="['cur_state']",
		label=cur_state,
		lineno=18];
	"22:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7ff436998990>",
		fillcolor=springgreen,
		label="22:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"22:CA" -> "22:IF"	[cond="[]",
		lineno=None];
	"17:BL" -> "18:CS"	[cond="[]",
		lineno=None];
	"19:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7ff436d3dd10>",
		fillcolor=springgreen,
		label="19:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"19:IF" -> "19:BS"	[cond="['a', 'b']",
		label="!((a && b))",
		lineno=19];
	"21:CA" -> "21:IF"	[cond="[]",
		lineno=None];
	"27:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7ff4369989d0>",
		fillcolor=turquoise,
		label="27:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"27:BL" -> "28:IF"	[cond="[]",
		lineno=None];
	"20:CA" -> "20:IF"	[cond="[]",
		lineno=None];
	"29:NS" -> "Leaf_26:AL"	[cond="[]",
		lineno=None];
	"22:IF" -> "22:BS"	[cond="['a', 'b']",
		label="!((a && b))",
		lineno=22];
	"26:AL" -> "27:BL"	[cond="[]",
		lineno=None];
	"Leaf_26:AL" -> "16:AL";
	"34:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7ff4369982d0>",
		def_var="['z']",
		fillcolor=deepskyblue,
		label="34:AS
z = cur_state == SAB;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['cur_state']"];
	"Leaf_26:AL" -> "34:AS";
	"19:CA" -> "19:IF"	[cond="[]",
		lineno=None];
}
