

================================================================
== Vitis HLS Report for 'compute'
================================================================
* Date:           Thu Jan 12 11:46:52 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        trmv-max-sharing
* Solution:       zcu104 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.141 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min   |    max    | min |  max |   Type  |
    +---------+---------+----------+-----------+-----+------+---------+
    |      577|     4609|  5.770 us|  46.090 us|  577|  4609|       no|
    +---------+---------+----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------+-----------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |                                             |                                   |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
        |                   Instance                  |               Module              |   min   |   max   |    min    |    max   | min | max |   Type  |
        +---------------------------------------------+-----------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |grp_compute_Pipeline_VITIS_LOOP_135_2_fu_94  |compute_Pipeline_VITIS_LOOP_135_2  |        6|       69|  60.000 ns|  0.690 us|    6|   69|       no|
        +---------------------------------------------+-----------------------------------+---------+---------+-----------+----------+-----+-----+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_131_1  |      576|     4608|    9 ~ 72|          -|          -|    64|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      25|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     4|     490|     416|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      35|    -|
|Register         |        -|     -|      47|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     4|     537|     476|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------+-----------------------------------+---------+----+-----+-----+-----+
    |                   Instance                  |               Module              | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------------+-----------------------------------+---------+----+-----+-----+-----+
    |grp_compute_Pipeline_VITIS_LOOP_135_2_fu_94  |compute_Pipeline_VITIS_LOOP_135_2  |        0|   4|  490|  407|    0|
    |mux_21_16_1_1_U52                            |mux_21_16_1_1                      |        0|   0|    0|    9|    0|
    +---------------------------------------------+-----------------------------------+---------+----+-----+-----+-----+
    |Total                                        |                                   |        0|   4|  490|  416|    0|
    +---------------------------------------------+-----------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln131_fu_124_p2   |         +|   0|  0|  14|           7|           1|
    |icmp_ln131_fu_118_p2  |      icmp|   0|  0|  11|           7|           8|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  25|          14|           9|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  26|          5|    1|          5|
    |i_fu_64    |   9|          2|    7|         14|
    +-----------+----+-----------+-----+-----------+
    |Total      |  35|          7|    8|         19|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------+----+----+-----+-----------+
    |                           Name                           | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                 |   4|   0|    4|          0|
    |grp_compute_Pipeline_VITIS_LOOP_135_2_fu_94_ap_start_reg  |   1|   0|    1|          0|
    |i_fu_64                                                   |   7|   0|    7|          0|
    |j_reg_177                                                 |   7|   0|    7|          0|
    |lshr_ln_reg_186                                           |   5|   0|    5|          0|
    |tmp_reg_211                                               |  16|   0|   16|          0|
    |trunc_ln130_reg_201                                       |   6|   0|    6|          0|
    |trunc_ln134_reg_206                                       |   1|   0|    1|          0|
    +----------------------------------------------------------+----+----+-----+-----------+
    |Total                                                     |  47|   0|   47|          0|
    +----------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|       compute|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|       compute|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|       compute|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|       compute|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|       compute|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|       compute|  return value|
|reg_file_2_0_address0  |  out|   11|   ap_memory|  reg_file_2_0|         array|
|reg_file_2_0_ce0       |  out|    1|   ap_memory|  reg_file_2_0|         array|
|reg_file_2_0_q0        |   in|   16|   ap_memory|  reg_file_2_0|         array|
|reg_file_2_1_address0  |  out|   11|   ap_memory|  reg_file_2_1|         array|
|reg_file_2_1_ce0       |  out|    1|   ap_memory|  reg_file_2_1|         array|
|reg_file_2_1_q0        |   in|   16|   ap_memory|  reg_file_2_1|         array|
|reg_file_6_0_address0  |  out|   11|   ap_memory|  reg_file_6_0|         array|
|reg_file_6_0_ce0       |  out|    1|   ap_memory|  reg_file_6_0|         array|
|reg_file_6_0_q0        |   in|   16|   ap_memory|  reg_file_6_0|         array|
|reg_file_6_1_address0  |  out|   11|   ap_memory|  reg_file_6_1|         array|
|reg_file_6_1_ce0       |  out|    1|   ap_memory|  reg_file_6_1|         array|
|reg_file_6_1_q0        |   in|   16|   ap_memory|  reg_file_6_1|         array|
|reg_file_7_0_address0  |  out|   11|   ap_memory|  reg_file_7_0|         array|
|reg_file_7_0_ce0       |  out|    1|   ap_memory|  reg_file_7_0|         array|
|reg_file_7_0_we0       |  out|    1|   ap_memory|  reg_file_7_0|         array|
|reg_file_7_0_d0        |  out|   16|   ap_memory|  reg_file_7_0|         array|
|reg_file_7_0_address1  |  out|   11|   ap_memory|  reg_file_7_0|         array|
|reg_file_7_0_ce1       |  out|    1|   ap_memory|  reg_file_7_0|         array|
|reg_file_7_0_q1        |   in|   16|   ap_memory|  reg_file_7_0|         array|
|reg_file_7_1_address0  |  out|   11|   ap_memory|  reg_file_7_1|         array|
|reg_file_7_1_ce0       |  out|    1|   ap_memory|  reg_file_7_1|         array|
|reg_file_7_1_we0       |  out|    1|   ap_memory|  reg_file_7_1|         array|
|reg_file_7_1_d0        |  out|   16|   ap_memory|  reg_file_7_1|         array|
|reg_file_7_1_address1  |  out|   11|   ap_memory|  reg_file_7_1|         array|
|reg_file_7_1_ce1       |  out|    1|   ap_memory|  reg_file_7_1|         array|
|reg_file_7_1_q1        |   in|   16|   ap_memory|  reg_file_7_1|         array|
+-----------------------+-----+-----+------------+--------------+--------------+

