{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1551997535767 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1551997535768 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar  7 19:25:35 2019 " "Processing started: Thu Mar  7 19:25:35 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1551997535768 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997535768 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta image_parallel_processing -c image_parallel_processing " "Command: quartus_sta image_parallel_processing -c image_parallel_processing" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997535768 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1551997535807 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_0 20 " "Ignored 20 assignments for entity \"proc_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997537096 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_0_irq_mapper 14 " "Ignored 14 assignments for entity \"proc_0_irq_mapper\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997537096 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_0_jtag_uart_0 24 " "Ignored 24 assignments for entity \"proc_0_jtag_uart_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997537096 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_0_mm_interconnect_0 12 " "Ignored 12 assignments for entity \"proc_0_mm_interconnect_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997537096 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_0_mm_interconnect_0_avalon_st_adapter 32 " "Ignored 32 assignments for entity \"proc_0_mm_interconnect_0_avalon_st_adapter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997537096 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_0_mm_interconnect_0_avalon_st_adapter_error_adapter_0 19 " "Ignored 19 assignments for entity \"proc_0_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997537096 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_0_mm_interconnect_0_cmd_demux 17 " "Ignored 17 assignments for entity \"proc_0_mm_interconnect_0_cmd_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997537096 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_0_mm_interconnect_0_cmd_demux_001 17 " "Ignored 17 assignments for entity \"proc_0_mm_interconnect_0_cmd_demux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997537096 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_0_mm_interconnect_0_cmd_mux 19 " "Ignored 19 assignments for entity \"proc_0_mm_interconnect_0_cmd_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997537096 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_0_mm_interconnect_0_cmd_mux_001 19 " "Ignored 19 assignments for entity \"proc_0_mm_interconnect_0_cmd_mux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997537096 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_0_mm_interconnect_0_router 36 " "Ignored 36 assignments for entity \"proc_0_mm_interconnect_0_router\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997537096 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_0_mm_interconnect_0_router_001 36 " "Ignored 36 assignments for entity \"proc_0_mm_interconnect_0_router_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997537096 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_0_mm_interconnect_0_router_002 36 " "Ignored 36 assignments for entity \"proc_0_mm_interconnect_0_router_002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997537096 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_0_mm_interconnect_0_router_003 36 " "Ignored 36 assignments for entity \"proc_0_mm_interconnect_0_router_003\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997537096 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_0_mm_interconnect_0_rsp_demux 17 " "Ignored 17 assignments for entity \"proc_0_mm_interconnect_0_rsp_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997537096 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_0_mm_interconnect_0_rsp_demux_001 17 " "Ignored 17 assignments for entity \"proc_0_mm_interconnect_0_rsp_demux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997537096 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_0_mm_interconnect_0_rsp_mux 19 " "Ignored 19 assignments for entity \"proc_0_mm_interconnect_0_rsp_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997537096 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_0_mm_interconnect_0_rsp_mux_001 19 " "Ignored 19 assignments for entity \"proc_0_mm_interconnect_0_rsp_mux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997537096 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_0_onchip_memory2_0 36 " "Ignored 36 assignments for entity \"proc_0_onchip_memory2_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997537096 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_0_proc_0 172 " "Ignored 172 assignments for entity \"proc_0_proc_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997537096 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_0_proc_0_cpu 179 " "Ignored 179 assignments for entity \"proc_0_proc_0_cpu\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997537096 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_0_timer_0 26 " "Ignored 26 assignments for entity \"proc_0_timer_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997537096 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_1 20 " "Ignored 20 assignments for entity \"proc_1\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997537096 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_1_irq_mapper 14 " "Ignored 14 assignments for entity \"proc_1_irq_mapper\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997537097 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_1_jtag_uart_1 24 " "Ignored 24 assignments for entity \"proc_1_jtag_uart_1\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997537097 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_1_mm_interconnect_0 12 " "Ignored 12 assignments for entity \"proc_1_mm_interconnect_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997537097 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_1_mm_interconnect_0_avalon_st_adapter 32 " "Ignored 32 assignments for entity \"proc_1_mm_interconnect_0_avalon_st_adapter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997537097 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_1_mm_interconnect_0_avalon_st_adapter_error_adapter_0 19 " "Ignored 19 assignments for entity \"proc_1_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997537097 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_1_mm_interconnect_0_cmd_demux 17 " "Ignored 17 assignments for entity \"proc_1_mm_interconnect_0_cmd_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997537097 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_1_mm_interconnect_0_cmd_demux_001 17 " "Ignored 17 assignments for entity \"proc_1_mm_interconnect_0_cmd_demux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997537097 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_1_mm_interconnect_0_cmd_mux 19 " "Ignored 19 assignments for entity \"proc_1_mm_interconnect_0_cmd_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997537097 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_1_mm_interconnect_0_cmd_mux_001 19 " "Ignored 19 assignments for entity \"proc_1_mm_interconnect_0_cmd_mux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997537097 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_1_mm_interconnect_0_router 36 " "Ignored 36 assignments for entity \"proc_1_mm_interconnect_0_router\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997537097 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_1_mm_interconnect_0_router_001 36 " "Ignored 36 assignments for entity \"proc_1_mm_interconnect_0_router_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997537097 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_1_mm_interconnect_0_router_002 36 " "Ignored 36 assignments for entity \"proc_1_mm_interconnect_0_router_002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997537097 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_1_mm_interconnect_0_router_003 36 " "Ignored 36 assignments for entity \"proc_1_mm_interconnect_0_router_003\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997537097 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_1_mm_interconnect_0_rsp_demux 17 " "Ignored 17 assignments for entity \"proc_1_mm_interconnect_0_rsp_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997537097 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_1_mm_interconnect_0_rsp_demux_001 17 " "Ignored 17 assignments for entity \"proc_1_mm_interconnect_0_rsp_demux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997537097 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_1_mm_interconnect_0_rsp_mux 19 " "Ignored 19 assignments for entity \"proc_1_mm_interconnect_0_rsp_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997537097 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_1_mm_interconnect_0_rsp_mux_001 19 " "Ignored 19 assignments for entity \"proc_1_mm_interconnect_0_rsp_mux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997537097 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_1_onchip_memory2_1 36 " "Ignored 36 assignments for entity \"proc_1_onchip_memory2_1\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997537097 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_1_proc_1 172 " "Ignored 172 assignments for entity \"proc_1_proc_1\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997537097 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_1_proc_1_cpu 179 " "Ignored 179 assignments for entity \"proc_1_proc_1_cpu\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997537097 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "proc_1_timer_1 26 " "Ignored 26 assignments for entity \"proc_1_timer_1\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997537097 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997537221 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997537222 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997537270 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997537270 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical AMGP4450_0\] " "set_disable_timing \[get_cells -hierarchical AMGP4450_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1551997538434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_0\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1551997538434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_1\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1551997538434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_2\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1551997538434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_3\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1551997538434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_4\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1551997538434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_5\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1551997538434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_6\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1551997538434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_7\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1551997538434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical ZNXJ5711_0\] " "set_disable_timing \[get_cells -hierarchical ZNXJ5711_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1551997538434 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1551997538434 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1551997538434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1551997538434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1551997538434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1551997538434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1551997538434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1551997538434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1551997538434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1551997538434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1551997538434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1551997538434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1551997538434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1551997538434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1551997538434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1551997538434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1551997538434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1551997538434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1551997538434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1551997538434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1551997538434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1551997538434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1551997538434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1551997538434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1551997538434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1551997538434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1551997538434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1551997538434 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1551997538434 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1551997538434 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1551997538434 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1551997538434 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1551997538434 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1551997538434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1551997538434 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1551997538434 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1551997538434 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997538434 ""}
{ "Info" "ISTA_SDC_FOUND" "image_parallel_processing/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'image_parallel_processing/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997538628 ""}
{ "Info" "ISTA_SDC_FOUND" "image_parallel_processing/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'image_parallel_processing/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997538658 ""}
{ "Info" "ISTA_SDC_FOUND" "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_proc_1_cpu.sdc " "Reading SDC File: 'image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_1_0_proc_1_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997538661 ""}
{ "Info" "ISTA_SDC_FOUND" "image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu.sdc " "Reading SDC File: 'image_parallel_processing/synthesis/submodules/image_parallel_processing_proc_0_0_proc_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997538667 ""}
{ "Info" "ISTA_SDC_FOUND" "proc_1/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'proc_1/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997538680 ""}
{ "Info" "ISTA_SDC_FOUND" "proc_1/synthesis/submodules/proc_1_proc_1_cpu.sdc " "Reading SDC File: 'proc_1/synthesis/submodules/proc_1_proc_1_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997538680 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "proc_1_proc_1_cpu.sdc 46 *proc_1_proc_1_cpu:*\|proc_1_proc_1_cpu_nios2_oci:the_proc_1_proc_1_cpu_nios2_oci\|proc_1_proc_1_cpu_nios2_oci_break:the_proc_1_proc_1_cpu_nios2_oci_break\|break_readreg* keeper " "Ignored filter at proc_1_proc_1_cpu.sdc(46): *proc_1_proc_1_cpu:*\|proc_1_proc_1_cpu_nios2_oci:the_proc_1_proc_1_cpu_nios2_oci\|proc_1_proc_1_cpu_nios2_oci_break:the_proc_1_proc_1_cpu_nios2_oci_break\|break_readreg* could not be matched with a keeper" {  } { { "/home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/proc_1_proc_1_cpu.sdc" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/proc_1_proc_1_cpu.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997538681 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "proc_1_proc_1_cpu.sdc 46 *proc_1_proc_1_cpu:*\|proc_1_proc_1_cpu_nios2_oci:the_proc_1_proc_1_cpu_nios2_oci\|proc_1_proc_1_cpu_debug_slave_wrapper:the_proc_1_proc_1_cpu_debug_slave_wrapper\|proc_1_proc_1_cpu_debug_slave_tck:the_proc_1_proc_1_cpu_debug_slave_tck\|*sr* keeper " "Ignored filter at proc_1_proc_1_cpu.sdc(46): *proc_1_proc_1_cpu:*\|proc_1_proc_1_cpu_nios2_oci:the_proc_1_proc_1_cpu_nios2_oci\|proc_1_proc_1_cpu_debug_slave_wrapper:the_proc_1_proc_1_cpu_debug_slave_wrapper\|proc_1_proc_1_cpu_debug_slave_tck:the_proc_1_proc_1_cpu_debug_slave_tck\|*sr* could not be matched with a keeper" {  } { { "/home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/proc_1_proc_1_cpu.sdc" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/proc_1_proc_1_cpu.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997538682 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path proc_1_proc_1_cpu.sdc 46 Argument <from> is an empty collection " "Ignored set_false_path at proc_1_proc_1_cpu.sdc(46): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$proc_1_proc_1_cpu_oci_break_path\|break_readreg*\] -to \[get_keepers *\$proc_1_proc_1_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$proc_1_proc_1_cpu_oci_break_path\|break_readreg*\] -to \[get_keepers *\$proc_1_proc_1_cpu_jtag_sr*\]" {  } { { "/home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/proc_1_proc_1_cpu.sdc" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/proc_1_proc_1_cpu.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551997538682 ""}  } { { "/home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/proc_1_proc_1_cpu.sdc" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/proc_1_proc_1_cpu.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997538682 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path proc_1_proc_1_cpu.sdc 46 Argument <to> is an empty collection " "Ignored set_false_path at proc_1_proc_1_cpu.sdc(46): Argument <to> is an empty collection" {  } { { "/home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/proc_1_proc_1_cpu.sdc" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/proc_1_proc_1_cpu.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997538683 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "proc_1_proc_1_cpu.sdc 47 *proc_1_proc_1_cpu:*\|proc_1_proc_1_cpu_nios2_oci:the_proc_1_proc_1_cpu_nios2_oci\|proc_1_proc_1_cpu_nios2_oci_debug:the_proc_1_proc_1_cpu_nios2_oci_debug\|*resetlatch keeper " "Ignored filter at proc_1_proc_1_cpu.sdc(47): *proc_1_proc_1_cpu:*\|proc_1_proc_1_cpu_nios2_oci:the_proc_1_proc_1_cpu_nios2_oci\|proc_1_proc_1_cpu_nios2_oci_debug:the_proc_1_proc_1_cpu_nios2_oci_debug\|*resetlatch could not be matched with a keeper" {  } { { "/home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/proc_1_proc_1_cpu.sdc" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/proc_1_proc_1_cpu.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997538684 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "proc_1_proc_1_cpu.sdc 47 *proc_1_proc_1_cpu:*\|proc_1_proc_1_cpu_nios2_oci:the_proc_1_proc_1_cpu_nios2_oci\|proc_1_proc_1_cpu_debug_slave_wrapper:the_proc_1_proc_1_cpu_debug_slave_wrapper\|proc_1_proc_1_cpu_debug_slave_tck:the_proc_1_proc_1_cpu_debug_slave_tck\|*sr\[33\] keeper " "Ignored filter at proc_1_proc_1_cpu.sdc(47): *proc_1_proc_1_cpu:*\|proc_1_proc_1_cpu_nios2_oci:the_proc_1_proc_1_cpu_nios2_oci\|proc_1_proc_1_cpu_debug_slave_wrapper:the_proc_1_proc_1_cpu_debug_slave_wrapper\|proc_1_proc_1_cpu_debug_slave_tck:the_proc_1_proc_1_cpu_debug_slave_tck\|*sr\[33\] could not be matched with a keeper" {  } { { "/home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/proc_1_proc_1_cpu.sdc" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/proc_1_proc_1_cpu.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997538684 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path proc_1_proc_1_cpu.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at proc_1_proc_1_cpu.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$proc_1_proc_1_cpu_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$proc_1_proc_1_cpu_jtag_sr\[33\]\] " "set_false_path -from \[get_keepers *\$proc_1_proc_1_cpu_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$proc_1_proc_1_cpu_jtag_sr\[33\]\]" {  } { { "/home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/proc_1_proc_1_cpu.sdc" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/proc_1_proc_1_cpu.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551997538684 ""}  } { { "/home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/proc_1_proc_1_cpu.sdc" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/proc_1_proc_1_cpu.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997538684 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path proc_1_proc_1_cpu.sdc 47 Argument <to> is an empty collection " "Ignored set_false_path at proc_1_proc_1_cpu.sdc(47): Argument <to> is an empty collection" {  } { { "/home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/proc_1_proc_1_cpu.sdc" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/proc_1_proc_1_cpu.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997538684 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "proc_1_proc_1_cpu.sdc 48 *proc_1_proc_1_cpu:*\|proc_1_proc_1_cpu_nios2_oci:the_proc_1_proc_1_cpu_nios2_oci\|proc_1_proc_1_cpu_nios2_oci_debug:the_proc_1_proc_1_cpu_nios2_oci_debug\|monitor_ready keeper " "Ignored filter at proc_1_proc_1_cpu.sdc(48): *proc_1_proc_1_cpu:*\|proc_1_proc_1_cpu_nios2_oci:the_proc_1_proc_1_cpu_nios2_oci\|proc_1_proc_1_cpu_nios2_oci_debug:the_proc_1_proc_1_cpu_nios2_oci_debug\|monitor_ready could not be matched with a keeper" {  } { { "/home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/proc_1_proc_1_cpu.sdc" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/proc_1_proc_1_cpu.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997538685 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "proc_1_proc_1_cpu.sdc 48 *proc_1_proc_1_cpu:*\|proc_1_proc_1_cpu_nios2_oci:the_proc_1_proc_1_cpu_nios2_oci\|proc_1_proc_1_cpu_debug_slave_wrapper:the_proc_1_proc_1_cpu_debug_slave_wrapper\|proc_1_proc_1_cpu_debug_slave_tck:the_proc_1_proc_1_cpu_debug_slave_tck\|*sr\[0\] keeper " "Ignored filter at proc_1_proc_1_cpu.sdc(48): *proc_1_proc_1_cpu:*\|proc_1_proc_1_cpu_nios2_oci:the_proc_1_proc_1_cpu_nios2_oci\|proc_1_proc_1_cpu_debug_slave_wrapper:the_proc_1_proc_1_cpu_debug_slave_wrapper\|proc_1_proc_1_cpu_debug_slave_tck:the_proc_1_proc_1_cpu_debug_slave_tck\|*sr\[0\] could not be matched with a keeper" {  } { { "/home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/proc_1_proc_1_cpu.sdc" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/proc_1_proc_1_cpu.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997538685 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path proc_1_proc_1_cpu.sdc 48 Argument <from> is an empty collection " "Ignored set_false_path at proc_1_proc_1_cpu.sdc(48): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$proc_1_proc_1_cpu_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$proc_1_proc_1_cpu_jtag_sr\[0\]\] " "set_false_path -from \[get_keepers *\$proc_1_proc_1_cpu_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$proc_1_proc_1_cpu_jtag_sr\[0\]\]" {  } { { "/home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/proc_1_proc_1_cpu.sdc" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/proc_1_proc_1_cpu.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551997538685 ""}  } { { "/home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/proc_1_proc_1_cpu.sdc" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/proc_1_proc_1_cpu.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997538685 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path proc_1_proc_1_cpu.sdc 48 Argument <to> is an empty collection " "Ignored set_false_path at proc_1_proc_1_cpu.sdc(48): Argument <to> is an empty collection" {  } { { "/home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/proc_1_proc_1_cpu.sdc" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/proc_1_proc_1_cpu.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997538685 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "proc_1_proc_1_cpu.sdc 49 *proc_1_proc_1_cpu:*\|proc_1_proc_1_cpu_nios2_oci:the_proc_1_proc_1_cpu_nios2_oci\|proc_1_proc_1_cpu_nios2_oci_debug:the_proc_1_proc_1_cpu_nios2_oci_debug\|monitor_error keeper " "Ignored filter at proc_1_proc_1_cpu.sdc(49): *proc_1_proc_1_cpu:*\|proc_1_proc_1_cpu_nios2_oci:the_proc_1_proc_1_cpu_nios2_oci\|proc_1_proc_1_cpu_nios2_oci_debug:the_proc_1_proc_1_cpu_nios2_oci_debug\|monitor_error could not be matched with a keeper" {  } { { "/home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/proc_1_proc_1_cpu.sdc" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/proc_1_proc_1_cpu.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997538686 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "proc_1_proc_1_cpu.sdc 49 *proc_1_proc_1_cpu:*\|proc_1_proc_1_cpu_nios2_oci:the_proc_1_proc_1_cpu_nios2_oci\|proc_1_proc_1_cpu_debug_slave_wrapper:the_proc_1_proc_1_cpu_debug_slave_wrapper\|proc_1_proc_1_cpu_debug_slave_tck:the_proc_1_proc_1_cpu_debug_slave_tck\|*sr\[34\] keeper " "Ignored filter at proc_1_proc_1_cpu.sdc(49): *proc_1_proc_1_cpu:*\|proc_1_proc_1_cpu_nios2_oci:the_proc_1_proc_1_cpu_nios2_oci\|proc_1_proc_1_cpu_debug_slave_wrapper:the_proc_1_proc_1_cpu_debug_slave_wrapper\|proc_1_proc_1_cpu_debug_slave_tck:the_proc_1_proc_1_cpu_debug_slave_tck\|*sr\[34\] could not be matched with a keeper" {  } { { "/home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/proc_1_proc_1_cpu.sdc" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/proc_1_proc_1_cpu.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997538687 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path proc_1_proc_1_cpu.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at proc_1_proc_1_cpu.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$proc_1_proc_1_cpu_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$proc_1_proc_1_cpu_jtag_sr\[34\]\] " "set_false_path -from \[get_keepers *\$proc_1_proc_1_cpu_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$proc_1_proc_1_cpu_jtag_sr\[34\]\]" {  } { { "/home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/proc_1_proc_1_cpu.sdc" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/proc_1_proc_1_cpu.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551997538687 ""}  } { { "/home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/proc_1_proc_1_cpu.sdc" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/proc_1_proc_1_cpu.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997538687 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path proc_1_proc_1_cpu.sdc 49 Argument <to> is an empty collection " "Ignored set_false_path at proc_1_proc_1_cpu.sdc(49): Argument <to> is an empty collection" {  } { { "/home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/proc_1_proc_1_cpu.sdc" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/proc_1_proc_1_cpu.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997538687 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "proc_1_proc_1_cpu.sdc 50 *proc_1_proc_1_cpu:*\|proc_1_proc_1_cpu_nios2_oci:the_proc_1_proc_1_cpu_nios2_oci\|proc_1_proc_1_cpu_nios2_ocimem:the_proc_1_proc_1_cpu_nios2_ocimem\|*MonDReg* keeper " "Ignored filter at proc_1_proc_1_cpu.sdc(50): *proc_1_proc_1_cpu:*\|proc_1_proc_1_cpu_nios2_oci:the_proc_1_proc_1_cpu_nios2_oci\|proc_1_proc_1_cpu_nios2_ocimem:the_proc_1_proc_1_cpu_nios2_ocimem\|*MonDReg* could not be matched with a keeper" {  } { { "/home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/proc_1_proc_1_cpu.sdc" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/proc_1_proc_1_cpu.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997538687 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path proc_1_proc_1_cpu.sdc 50 Argument <from> is an empty collection " "Ignored set_false_path at proc_1_proc_1_cpu.sdc(50): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$proc_1_proc_1_cpu_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$proc_1_proc_1_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$proc_1_proc_1_cpu_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$proc_1_proc_1_cpu_jtag_sr*\]" {  } { { "/home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/proc_1_proc_1_cpu.sdc" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/proc_1_proc_1_cpu.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551997538687 ""}  } { { "/home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/proc_1_proc_1_cpu.sdc" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/proc_1_proc_1_cpu.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997538687 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path proc_1_proc_1_cpu.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at proc_1_proc_1_cpu.sdc(50): Argument <to> is an empty collection" {  } { { "/home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/proc_1_proc_1_cpu.sdc" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/proc_1_proc_1_cpu.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997538687 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "proc_1_proc_1_cpu.sdc 51 *proc_1_proc_1_cpu:*\|proc_1_proc_1_cpu_nios2_oci:the_proc_1_proc_1_cpu_nios2_oci\|proc_1_proc_1_cpu_debug_slave_wrapper:the_proc_1_proc_1_cpu_debug_slave_wrapper\|proc_1_proc_1_cpu_debug_slave_tck:the_proc_1_proc_1_cpu_debug_slave_tck\|*sr* clock or keeper or register or port or pin or cell or partition " "Ignored filter at proc_1_proc_1_cpu.sdc(51): *proc_1_proc_1_cpu:*\|proc_1_proc_1_cpu_nios2_oci:the_proc_1_proc_1_cpu_nios2_oci\|proc_1_proc_1_cpu_debug_slave_wrapper:the_proc_1_proc_1_cpu_debug_slave_wrapper\|proc_1_proc_1_cpu_debug_slave_tck:the_proc_1_proc_1_cpu_debug_slave_tck\|*sr* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/proc_1_proc_1_cpu.sdc" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/proc_1_proc_1_cpu.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997538692 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "proc_1_proc_1_cpu.sdc 51 *proc_1_proc_1_cpu:*\|proc_1_proc_1_cpu_nios2_oci:the_proc_1_proc_1_cpu_nios2_oci\|proc_1_proc_1_cpu_debug_slave_wrapper:the_proc_1_proc_1_cpu_debug_slave_wrapper\|proc_1_proc_1_cpu_debug_slave_sysclk:the_proc_1_proc_1_cpu_debug_slave_sysclk\|*jdo* clock or keeper or register or port or pin or cell or partition " "Ignored filter at proc_1_proc_1_cpu.sdc(51): *proc_1_proc_1_cpu:*\|proc_1_proc_1_cpu_nios2_oci:the_proc_1_proc_1_cpu_nios2_oci\|proc_1_proc_1_cpu_debug_slave_wrapper:the_proc_1_proc_1_cpu_debug_slave_wrapper\|proc_1_proc_1_cpu_debug_slave_sysclk:the_proc_1_proc_1_cpu_debug_slave_sysclk\|*jdo* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/proc_1_proc_1_cpu.sdc" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/proc_1_proc_1_cpu.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997538696 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path proc_1_proc_1_cpu.sdc 51 Argument <from> is not an object ID " "Ignored set_false_path at proc_1_proc_1_cpu.sdc(51): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from *\$proc_1_proc_1_cpu_jtag_sr*    -to *\$proc_1_proc_1_cpu_jtag_sysclk_path\|*jdo* " "set_false_path -from *\$proc_1_proc_1_cpu_jtag_sr*    -to *\$proc_1_proc_1_cpu_jtag_sysclk_path\|*jdo*" {  } { { "/home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/proc_1_proc_1_cpu.sdc" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/proc_1_proc_1_cpu.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551997538697 ""}  } { { "/home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/proc_1_proc_1_cpu.sdc" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/proc_1_proc_1_cpu.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997538697 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path proc_1_proc_1_cpu.sdc 51 Argument <to> is not an object ID " "Ignored set_false_path at proc_1_proc_1_cpu.sdc(51): Argument <to> is not an object ID" {  } { { "/home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/proc_1_proc_1_cpu.sdc" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/proc_1_proc_1_cpu.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997538697 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "proc_1_proc_1_cpu.sdc 52 *proc_1_proc_1_cpu:*\|proc_1_proc_1_cpu_nios2_oci:the_proc_1_proc_1_cpu_nios2_oci\|proc_1_proc_1_cpu_debug_slave_wrapper:the_proc_1_proc_1_cpu_debug_slave_wrapper\|proc_1_proc_1_cpu_debug_slave_sysclk:the_proc_1_proc_1_cpu_debug_slave_sysclk\|ir* clock or keeper or register or port or pin or cell or partition " "Ignored filter at proc_1_proc_1_cpu.sdc(52): *proc_1_proc_1_cpu:*\|proc_1_proc_1_cpu_nios2_oci:the_proc_1_proc_1_cpu_nios2_oci\|proc_1_proc_1_cpu_debug_slave_wrapper:the_proc_1_proc_1_cpu_debug_slave_wrapper\|proc_1_proc_1_cpu_debug_slave_sysclk:the_proc_1_proc_1_cpu_debug_slave_sysclk\|ir* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/proc_1_proc_1_cpu.sdc" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/proc_1_proc_1_cpu.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997538701 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path proc_1_proc_1_cpu.sdc 52 Argument <to> is not an object ID " "Ignored set_false_path at proc_1_proc_1_cpu.sdc(52): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|irf_reg* -to *\$proc_1_proc_1_cpu_jtag_sysclk_path\|ir* " "set_false_path -from sld_hub:*\|irf_reg* -to *\$proc_1_proc_1_cpu_jtag_sysclk_path\|ir*" {  } { { "/home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/proc_1_proc_1_cpu.sdc" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/proc_1_proc_1_cpu.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551997538701 ""}  } { { "/home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/proc_1_proc_1_cpu.sdc" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/proc_1_proc_1_cpu.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997538701 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "proc_1_proc_1_cpu.sdc 53 *proc_1_proc_1_cpu:*\|proc_1_proc_1_cpu_nios2_oci:the_proc_1_proc_1_cpu_nios2_oci\|proc_1_proc_1_cpu_nios2_oci_debug:the_proc_1_proc_1_cpu_nios2_oci_debug\|monitor_go clock or keeper or register or port or pin or cell or partition " "Ignored filter at proc_1_proc_1_cpu.sdc(53): *proc_1_proc_1_cpu:*\|proc_1_proc_1_cpu_nios2_oci:the_proc_1_proc_1_cpu_nios2_oci\|proc_1_proc_1_cpu_nios2_oci_debug:the_proc_1_proc_1_cpu_nios2_oci_debug\|monitor_go could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/proc_1_proc_1_cpu.sdc" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/proc_1_proc_1_cpu.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997538710 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path proc_1_proc_1_cpu.sdc 53 Argument <to> is not an object ID " "Ignored set_false_path at proc_1_proc_1_cpu.sdc(53): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$proc_1_proc_1_cpu_oci_debug_path\|monitor_go " "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$proc_1_proc_1_cpu_oci_debug_path\|monitor_go" {  } { { "/home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/proc_1_proc_1_cpu.sdc" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/proc_1_proc_1_cpu.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551997538710 ""}  } { { "/home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/proc_1_proc_1_cpu.sdc" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/proc_1_proc_1_cpu.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997538710 ""}
{ "Info" "ISTA_SDC_FOUND" "proc_0/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'proc_0/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997538710 ""}
{ "Info" "ISTA_SDC_FOUND" "proc_0/synthesis/submodules/proc_0_proc_0_cpu.sdc " "Reading SDC File: 'proc_0/synthesis/submodules/proc_0_proc_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997538711 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "proc_0_proc_0_cpu.sdc 46 *proc_0_proc_0_cpu:*\|proc_0_proc_0_cpu_nios2_oci:the_proc_0_proc_0_cpu_nios2_oci\|proc_0_proc_0_cpu_nios2_oci_break:the_proc_0_proc_0_cpu_nios2_oci_break\|break_readreg* keeper " "Ignored filter at proc_0_proc_0_cpu.sdc(46): *proc_0_proc_0_cpu:*\|proc_0_proc_0_cpu_nios2_oci:the_proc_0_proc_0_cpu_nios2_oci\|proc_0_proc_0_cpu_nios2_oci_break:the_proc_0_proc_0_cpu_nios2_oci_break\|break_readreg* could not be matched with a keeper" {  } { { "/home/luctins/repo/Image_parallel_processing/proc_0/synthesis/submodules/proc_0_proc_0_cpu.sdc" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_0/synthesis/submodules/proc_0_proc_0_cpu.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997538712 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "proc_0_proc_0_cpu.sdc 46 *proc_0_proc_0_cpu:*\|proc_0_proc_0_cpu_nios2_oci:the_proc_0_proc_0_cpu_nios2_oci\|proc_0_proc_0_cpu_debug_slave_wrapper:the_proc_0_proc_0_cpu_debug_slave_wrapper\|proc_0_proc_0_cpu_debug_slave_tck:the_proc_0_proc_0_cpu_debug_slave_tck\|*sr* keeper " "Ignored filter at proc_0_proc_0_cpu.sdc(46): *proc_0_proc_0_cpu:*\|proc_0_proc_0_cpu_nios2_oci:the_proc_0_proc_0_cpu_nios2_oci\|proc_0_proc_0_cpu_debug_slave_wrapper:the_proc_0_proc_0_cpu_debug_slave_wrapper\|proc_0_proc_0_cpu_debug_slave_tck:the_proc_0_proc_0_cpu_debug_slave_tck\|*sr* could not be matched with a keeper" {  } { { "/home/luctins/repo/Image_parallel_processing/proc_0/synthesis/submodules/proc_0_proc_0_cpu.sdc" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_0/synthesis/submodules/proc_0_proc_0_cpu.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997538712 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path proc_0_proc_0_cpu.sdc 46 Argument <from> is an empty collection " "Ignored set_false_path at proc_0_proc_0_cpu.sdc(46): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$proc_0_proc_0_cpu_oci_break_path\|break_readreg*\] -to \[get_keepers *\$proc_0_proc_0_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$proc_0_proc_0_cpu_oci_break_path\|break_readreg*\] -to \[get_keepers *\$proc_0_proc_0_cpu_jtag_sr*\]" {  } { { "/home/luctins/repo/Image_parallel_processing/proc_0/synthesis/submodules/proc_0_proc_0_cpu.sdc" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_0/synthesis/submodules/proc_0_proc_0_cpu.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551997538712 ""}  } { { "/home/luctins/repo/Image_parallel_processing/proc_0/synthesis/submodules/proc_0_proc_0_cpu.sdc" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_0/synthesis/submodules/proc_0_proc_0_cpu.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997538712 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path proc_0_proc_0_cpu.sdc 46 Argument <to> is an empty collection " "Ignored set_false_path at proc_0_proc_0_cpu.sdc(46): Argument <to> is an empty collection" {  } { { "/home/luctins/repo/Image_parallel_processing/proc_0/synthesis/submodules/proc_0_proc_0_cpu.sdc" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_0/synthesis/submodules/proc_0_proc_0_cpu.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997538713 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "proc_0_proc_0_cpu.sdc 47 *proc_0_proc_0_cpu:*\|proc_0_proc_0_cpu_nios2_oci:the_proc_0_proc_0_cpu_nios2_oci\|proc_0_proc_0_cpu_nios2_oci_debug:the_proc_0_proc_0_cpu_nios2_oci_debug\|*resetlatch keeper " "Ignored filter at proc_0_proc_0_cpu.sdc(47): *proc_0_proc_0_cpu:*\|proc_0_proc_0_cpu_nios2_oci:the_proc_0_proc_0_cpu_nios2_oci\|proc_0_proc_0_cpu_nios2_oci_debug:the_proc_0_proc_0_cpu_nios2_oci_debug\|*resetlatch could not be matched with a keeper" {  } { { "/home/luctins/repo/Image_parallel_processing/proc_0/synthesis/submodules/proc_0_proc_0_cpu.sdc" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_0/synthesis/submodules/proc_0_proc_0_cpu.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997538714 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "proc_0_proc_0_cpu.sdc 47 *proc_0_proc_0_cpu:*\|proc_0_proc_0_cpu_nios2_oci:the_proc_0_proc_0_cpu_nios2_oci\|proc_0_proc_0_cpu_debug_slave_wrapper:the_proc_0_proc_0_cpu_debug_slave_wrapper\|proc_0_proc_0_cpu_debug_slave_tck:the_proc_0_proc_0_cpu_debug_slave_tck\|*sr\[33\] keeper " "Ignored filter at proc_0_proc_0_cpu.sdc(47): *proc_0_proc_0_cpu:*\|proc_0_proc_0_cpu_nios2_oci:the_proc_0_proc_0_cpu_nios2_oci\|proc_0_proc_0_cpu_debug_slave_wrapper:the_proc_0_proc_0_cpu_debug_slave_wrapper\|proc_0_proc_0_cpu_debug_slave_tck:the_proc_0_proc_0_cpu_debug_slave_tck\|*sr\[33\] could not be matched with a keeper" {  } { { "/home/luctins/repo/Image_parallel_processing/proc_0/synthesis/submodules/proc_0_proc_0_cpu.sdc" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_0/synthesis/submodules/proc_0_proc_0_cpu.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997538714 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path proc_0_proc_0_cpu.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at proc_0_proc_0_cpu.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$proc_0_proc_0_cpu_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$proc_0_proc_0_cpu_jtag_sr\[33\]\] " "set_false_path -from \[get_keepers *\$proc_0_proc_0_cpu_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$proc_0_proc_0_cpu_jtag_sr\[33\]\]" {  } { { "/home/luctins/repo/Image_parallel_processing/proc_0/synthesis/submodules/proc_0_proc_0_cpu.sdc" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_0/synthesis/submodules/proc_0_proc_0_cpu.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551997538714 ""}  } { { "/home/luctins/repo/Image_parallel_processing/proc_0/synthesis/submodules/proc_0_proc_0_cpu.sdc" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_0/synthesis/submodules/proc_0_proc_0_cpu.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997538714 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path proc_0_proc_0_cpu.sdc 47 Argument <to> is an empty collection " "Ignored set_false_path at proc_0_proc_0_cpu.sdc(47): Argument <to> is an empty collection" {  } { { "/home/luctins/repo/Image_parallel_processing/proc_0/synthesis/submodules/proc_0_proc_0_cpu.sdc" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_0/synthesis/submodules/proc_0_proc_0_cpu.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997538714 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "proc_0_proc_0_cpu.sdc 48 *proc_0_proc_0_cpu:*\|proc_0_proc_0_cpu_nios2_oci:the_proc_0_proc_0_cpu_nios2_oci\|proc_0_proc_0_cpu_nios2_oci_debug:the_proc_0_proc_0_cpu_nios2_oci_debug\|monitor_ready keeper " "Ignored filter at proc_0_proc_0_cpu.sdc(48): *proc_0_proc_0_cpu:*\|proc_0_proc_0_cpu_nios2_oci:the_proc_0_proc_0_cpu_nios2_oci\|proc_0_proc_0_cpu_nios2_oci_debug:the_proc_0_proc_0_cpu_nios2_oci_debug\|monitor_ready could not be matched with a keeper" {  } { { "/home/luctins/repo/Image_parallel_processing/proc_0/synthesis/submodules/proc_0_proc_0_cpu.sdc" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_0/synthesis/submodules/proc_0_proc_0_cpu.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997538715 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "proc_0_proc_0_cpu.sdc 48 *proc_0_proc_0_cpu:*\|proc_0_proc_0_cpu_nios2_oci:the_proc_0_proc_0_cpu_nios2_oci\|proc_0_proc_0_cpu_debug_slave_wrapper:the_proc_0_proc_0_cpu_debug_slave_wrapper\|proc_0_proc_0_cpu_debug_slave_tck:the_proc_0_proc_0_cpu_debug_slave_tck\|*sr\[0\] keeper " "Ignored filter at proc_0_proc_0_cpu.sdc(48): *proc_0_proc_0_cpu:*\|proc_0_proc_0_cpu_nios2_oci:the_proc_0_proc_0_cpu_nios2_oci\|proc_0_proc_0_cpu_debug_slave_wrapper:the_proc_0_proc_0_cpu_debug_slave_wrapper\|proc_0_proc_0_cpu_debug_slave_tck:the_proc_0_proc_0_cpu_debug_slave_tck\|*sr\[0\] could not be matched with a keeper" {  } { { "/home/luctins/repo/Image_parallel_processing/proc_0/synthesis/submodules/proc_0_proc_0_cpu.sdc" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_0/synthesis/submodules/proc_0_proc_0_cpu.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997538715 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path proc_0_proc_0_cpu.sdc 48 Argument <from> is an empty collection " "Ignored set_false_path at proc_0_proc_0_cpu.sdc(48): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$proc_0_proc_0_cpu_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$proc_0_proc_0_cpu_jtag_sr\[0\]\] " "set_false_path -from \[get_keepers *\$proc_0_proc_0_cpu_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$proc_0_proc_0_cpu_jtag_sr\[0\]\]" {  } { { "/home/luctins/repo/Image_parallel_processing/proc_0/synthesis/submodules/proc_0_proc_0_cpu.sdc" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_0/synthesis/submodules/proc_0_proc_0_cpu.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551997538715 ""}  } { { "/home/luctins/repo/Image_parallel_processing/proc_0/synthesis/submodules/proc_0_proc_0_cpu.sdc" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_0/synthesis/submodules/proc_0_proc_0_cpu.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997538715 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path proc_0_proc_0_cpu.sdc 48 Argument <to> is an empty collection " "Ignored set_false_path at proc_0_proc_0_cpu.sdc(48): Argument <to> is an empty collection" {  } { { "/home/luctins/repo/Image_parallel_processing/proc_0/synthesis/submodules/proc_0_proc_0_cpu.sdc" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_0/synthesis/submodules/proc_0_proc_0_cpu.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997538716 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "proc_0_proc_0_cpu.sdc 49 *proc_0_proc_0_cpu:*\|proc_0_proc_0_cpu_nios2_oci:the_proc_0_proc_0_cpu_nios2_oci\|proc_0_proc_0_cpu_nios2_oci_debug:the_proc_0_proc_0_cpu_nios2_oci_debug\|monitor_error keeper " "Ignored filter at proc_0_proc_0_cpu.sdc(49): *proc_0_proc_0_cpu:*\|proc_0_proc_0_cpu_nios2_oci:the_proc_0_proc_0_cpu_nios2_oci\|proc_0_proc_0_cpu_nios2_oci_debug:the_proc_0_proc_0_cpu_nios2_oci_debug\|monitor_error could not be matched with a keeper" {  } { { "/home/luctins/repo/Image_parallel_processing/proc_0/synthesis/submodules/proc_0_proc_0_cpu.sdc" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_0/synthesis/submodules/proc_0_proc_0_cpu.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997538717 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "proc_0_proc_0_cpu.sdc 49 *proc_0_proc_0_cpu:*\|proc_0_proc_0_cpu_nios2_oci:the_proc_0_proc_0_cpu_nios2_oci\|proc_0_proc_0_cpu_debug_slave_wrapper:the_proc_0_proc_0_cpu_debug_slave_wrapper\|proc_0_proc_0_cpu_debug_slave_tck:the_proc_0_proc_0_cpu_debug_slave_tck\|*sr\[34\] keeper " "Ignored filter at proc_0_proc_0_cpu.sdc(49): *proc_0_proc_0_cpu:*\|proc_0_proc_0_cpu_nios2_oci:the_proc_0_proc_0_cpu_nios2_oci\|proc_0_proc_0_cpu_debug_slave_wrapper:the_proc_0_proc_0_cpu_debug_slave_wrapper\|proc_0_proc_0_cpu_debug_slave_tck:the_proc_0_proc_0_cpu_debug_slave_tck\|*sr\[34\] could not be matched with a keeper" {  } { { "/home/luctins/repo/Image_parallel_processing/proc_0/synthesis/submodules/proc_0_proc_0_cpu.sdc" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_0/synthesis/submodules/proc_0_proc_0_cpu.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997538717 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path proc_0_proc_0_cpu.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at proc_0_proc_0_cpu.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$proc_0_proc_0_cpu_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$proc_0_proc_0_cpu_jtag_sr\[34\]\] " "set_false_path -from \[get_keepers *\$proc_0_proc_0_cpu_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$proc_0_proc_0_cpu_jtag_sr\[34\]\]" {  } { { "/home/luctins/repo/Image_parallel_processing/proc_0/synthesis/submodules/proc_0_proc_0_cpu.sdc" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_0/synthesis/submodules/proc_0_proc_0_cpu.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551997538717 ""}  } { { "/home/luctins/repo/Image_parallel_processing/proc_0/synthesis/submodules/proc_0_proc_0_cpu.sdc" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_0/synthesis/submodules/proc_0_proc_0_cpu.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997538717 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path proc_0_proc_0_cpu.sdc 49 Argument <to> is an empty collection " "Ignored set_false_path at proc_0_proc_0_cpu.sdc(49): Argument <to> is an empty collection" {  } { { "/home/luctins/repo/Image_parallel_processing/proc_0/synthesis/submodules/proc_0_proc_0_cpu.sdc" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_0/synthesis/submodules/proc_0_proc_0_cpu.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997538717 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "proc_0_proc_0_cpu.sdc 50 *proc_0_proc_0_cpu:*\|proc_0_proc_0_cpu_nios2_oci:the_proc_0_proc_0_cpu_nios2_oci\|proc_0_proc_0_cpu_nios2_ocimem:the_proc_0_proc_0_cpu_nios2_ocimem\|*MonDReg* keeper " "Ignored filter at proc_0_proc_0_cpu.sdc(50): *proc_0_proc_0_cpu:*\|proc_0_proc_0_cpu_nios2_oci:the_proc_0_proc_0_cpu_nios2_oci\|proc_0_proc_0_cpu_nios2_ocimem:the_proc_0_proc_0_cpu_nios2_ocimem\|*MonDReg* could not be matched with a keeper" {  } { { "/home/luctins/repo/Image_parallel_processing/proc_0/synthesis/submodules/proc_0_proc_0_cpu.sdc" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_0/synthesis/submodules/proc_0_proc_0_cpu.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997538717 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path proc_0_proc_0_cpu.sdc 50 Argument <from> is an empty collection " "Ignored set_false_path at proc_0_proc_0_cpu.sdc(50): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$proc_0_proc_0_cpu_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$proc_0_proc_0_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$proc_0_proc_0_cpu_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$proc_0_proc_0_cpu_jtag_sr*\]" {  } { { "/home/luctins/repo/Image_parallel_processing/proc_0/synthesis/submodules/proc_0_proc_0_cpu.sdc" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_0/synthesis/submodules/proc_0_proc_0_cpu.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551997538717 ""}  } { { "/home/luctins/repo/Image_parallel_processing/proc_0/synthesis/submodules/proc_0_proc_0_cpu.sdc" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_0/synthesis/submodules/proc_0_proc_0_cpu.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997538717 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path proc_0_proc_0_cpu.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at proc_0_proc_0_cpu.sdc(50): Argument <to> is an empty collection" {  } { { "/home/luctins/repo/Image_parallel_processing/proc_0/synthesis/submodules/proc_0_proc_0_cpu.sdc" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_0/synthesis/submodules/proc_0_proc_0_cpu.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997538718 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "proc_0_proc_0_cpu.sdc 51 *proc_0_proc_0_cpu:*\|proc_0_proc_0_cpu_nios2_oci:the_proc_0_proc_0_cpu_nios2_oci\|proc_0_proc_0_cpu_debug_slave_wrapper:the_proc_0_proc_0_cpu_debug_slave_wrapper\|proc_0_proc_0_cpu_debug_slave_tck:the_proc_0_proc_0_cpu_debug_slave_tck\|*sr* clock or keeper or register or port or pin or cell or partition " "Ignored filter at proc_0_proc_0_cpu.sdc(51): *proc_0_proc_0_cpu:*\|proc_0_proc_0_cpu_nios2_oci:the_proc_0_proc_0_cpu_nios2_oci\|proc_0_proc_0_cpu_debug_slave_wrapper:the_proc_0_proc_0_cpu_debug_slave_wrapper\|proc_0_proc_0_cpu_debug_slave_tck:the_proc_0_proc_0_cpu_debug_slave_tck\|*sr* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/luctins/repo/Image_parallel_processing/proc_0/synthesis/submodules/proc_0_proc_0_cpu.sdc" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_0/synthesis/submodules/proc_0_proc_0_cpu.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997538723 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "proc_0_proc_0_cpu.sdc 51 *proc_0_proc_0_cpu:*\|proc_0_proc_0_cpu_nios2_oci:the_proc_0_proc_0_cpu_nios2_oci\|proc_0_proc_0_cpu_debug_slave_wrapper:the_proc_0_proc_0_cpu_debug_slave_wrapper\|proc_0_proc_0_cpu_debug_slave_sysclk:the_proc_0_proc_0_cpu_debug_slave_sysclk\|*jdo* clock or keeper or register or port or pin or cell or partition " "Ignored filter at proc_0_proc_0_cpu.sdc(51): *proc_0_proc_0_cpu:*\|proc_0_proc_0_cpu_nios2_oci:the_proc_0_proc_0_cpu_nios2_oci\|proc_0_proc_0_cpu_debug_slave_wrapper:the_proc_0_proc_0_cpu_debug_slave_wrapper\|proc_0_proc_0_cpu_debug_slave_sysclk:the_proc_0_proc_0_cpu_debug_slave_sysclk\|*jdo* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/luctins/repo/Image_parallel_processing/proc_0/synthesis/submodules/proc_0_proc_0_cpu.sdc" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_0/synthesis/submodules/proc_0_proc_0_cpu.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997538729 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path proc_0_proc_0_cpu.sdc 51 Argument <from> is not an object ID " "Ignored set_false_path at proc_0_proc_0_cpu.sdc(51): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from *\$proc_0_proc_0_cpu_jtag_sr*    -to *\$proc_0_proc_0_cpu_jtag_sysclk_path\|*jdo* " "set_false_path -from *\$proc_0_proc_0_cpu_jtag_sr*    -to *\$proc_0_proc_0_cpu_jtag_sysclk_path\|*jdo*" {  } { { "/home/luctins/repo/Image_parallel_processing/proc_0/synthesis/submodules/proc_0_proc_0_cpu.sdc" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_0/synthesis/submodules/proc_0_proc_0_cpu.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551997538729 ""}  } { { "/home/luctins/repo/Image_parallel_processing/proc_0/synthesis/submodules/proc_0_proc_0_cpu.sdc" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_0/synthesis/submodules/proc_0_proc_0_cpu.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997538729 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path proc_0_proc_0_cpu.sdc 51 Argument <to> is not an object ID " "Ignored set_false_path at proc_0_proc_0_cpu.sdc(51): Argument <to> is not an object ID" {  } { { "/home/luctins/repo/Image_parallel_processing/proc_0/synthesis/submodules/proc_0_proc_0_cpu.sdc" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_0/synthesis/submodules/proc_0_proc_0_cpu.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997538729 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "proc_0_proc_0_cpu.sdc 52 *proc_0_proc_0_cpu:*\|proc_0_proc_0_cpu_nios2_oci:the_proc_0_proc_0_cpu_nios2_oci\|proc_0_proc_0_cpu_debug_slave_wrapper:the_proc_0_proc_0_cpu_debug_slave_wrapper\|proc_0_proc_0_cpu_debug_slave_sysclk:the_proc_0_proc_0_cpu_debug_slave_sysclk\|ir* clock or keeper or register or port or pin or cell or partition " "Ignored filter at proc_0_proc_0_cpu.sdc(52): *proc_0_proc_0_cpu:*\|proc_0_proc_0_cpu_nios2_oci:the_proc_0_proc_0_cpu_nios2_oci\|proc_0_proc_0_cpu_debug_slave_wrapper:the_proc_0_proc_0_cpu_debug_slave_wrapper\|proc_0_proc_0_cpu_debug_slave_sysclk:the_proc_0_proc_0_cpu_debug_slave_sysclk\|ir* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/luctins/repo/Image_parallel_processing/proc_0/synthesis/submodules/proc_0_proc_0_cpu.sdc" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_0/synthesis/submodules/proc_0_proc_0_cpu.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997538733 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path proc_0_proc_0_cpu.sdc 52 Argument <to> is not an object ID " "Ignored set_false_path at proc_0_proc_0_cpu.sdc(52): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|irf_reg* -to *\$proc_0_proc_0_cpu_jtag_sysclk_path\|ir* " "set_false_path -from sld_hub:*\|irf_reg* -to *\$proc_0_proc_0_cpu_jtag_sysclk_path\|ir*" {  } { { "/home/luctins/repo/Image_parallel_processing/proc_0/synthesis/submodules/proc_0_proc_0_cpu.sdc" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_0/synthesis/submodules/proc_0_proc_0_cpu.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551997538733 ""}  } { { "/home/luctins/repo/Image_parallel_processing/proc_0/synthesis/submodules/proc_0_proc_0_cpu.sdc" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_0/synthesis/submodules/proc_0_proc_0_cpu.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997538733 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "proc_0_proc_0_cpu.sdc 53 *proc_0_proc_0_cpu:*\|proc_0_proc_0_cpu_nios2_oci:the_proc_0_proc_0_cpu_nios2_oci\|proc_0_proc_0_cpu_nios2_oci_debug:the_proc_0_proc_0_cpu_nios2_oci_debug\|monitor_go clock or keeper or register or port or pin or cell or partition " "Ignored filter at proc_0_proc_0_cpu.sdc(53): *proc_0_proc_0_cpu:*\|proc_0_proc_0_cpu_nios2_oci:the_proc_0_proc_0_cpu_nios2_oci\|proc_0_proc_0_cpu_nios2_oci_debug:the_proc_0_proc_0_cpu_nios2_oci_debug\|monitor_go could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/luctins/repo/Image_parallel_processing/proc_0/synthesis/submodules/proc_0_proc_0_cpu.sdc" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_0/synthesis/submodules/proc_0_proc_0_cpu.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997538743 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path proc_0_proc_0_cpu.sdc 53 Argument <to> is not an object ID " "Ignored set_false_path at proc_0_proc_0_cpu.sdc(53): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$proc_0_proc_0_cpu_oci_debug_path\|monitor_go " "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$proc_0_proc_0_cpu_oci_debug_path\|monitor_go" {  } { { "/home/luctins/repo/Image_parallel_processing/proc_0/synthesis/submodules/proc_0_proc_0_cpu.sdc" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_0/synthesis/submodules/proc_0_proc_0_cpu.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1551997538743 ""}  } { { "/home/luctins/repo/Image_parallel_processing/proc_0/synthesis/submodules/proc_0_proc_0_cpu.sdc" "" { Text "/home/luctins/repo/Image_parallel_processing/proc_0/synthesis/submodules/proc_0_proc_0_cpu.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997538743 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register image_parallel_processing_sdram_controller:sdram_controller\|m_addr\[0\] clk_clk " "Register image_parallel_processing_sdram_controller:sdram_controller\|m_addr\[0\] is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1551997538778 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997538778 "|image_parallel_processing|clk_clk"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997538891 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997539086 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1551997539101 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997539101 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1551997539103 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1551997539116 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 9.860 " "Worst-case setup slack is 9.860" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551997539176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551997539176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.860               0.000 altera_reserved_tck  " "    9.860               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551997539176 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997539176 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.120 " "Worst-case hold slack is 0.120" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551997539183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551997539183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.120               0.000 altera_reserved_tck  " "    0.120               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551997539183 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997539183 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 13.914 " "Worst-case recovery slack is 13.914" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551997539186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551997539186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.914               0.000 altera_reserved_tck  " "   13.914               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551997539186 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997539186 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.897 " "Worst-case removal slack is 0.897" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551997539192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551997539192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.897               0.000 altera_reserved_tck  " "    0.897               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551997539192 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997539192 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.681 " "Worst-case minimum pulse width slack is 15.681" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551997539194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551997539194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.681               0.000 altera_reserved_tck  " "   15.681               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551997539194 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997539194 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551997539280 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551997539280 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 4 " "Number of Synchronizer Chains Found: 4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551997539280 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551997539280 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551997539280 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 62.440 ns " "Worst Case Available Settling Time: 62.440 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551997539280 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551997539280 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551997539280 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551997539280 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551997539280 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551997539280 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997539280 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1551997539283 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997539337 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997544774 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register image_parallel_processing_sdram_controller:sdram_controller\|m_addr\[0\] clk_clk " "Register image_parallel_processing_sdram_controller:sdram_controller\|m_addr\[0\] is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1551997545275 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997545275 "|image_parallel_processing|clk_clk"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997545478 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1551997545494 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997545494 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 9.993 " "Worst-case setup slack is 9.993" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551997545524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551997545524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.993               0.000 altera_reserved_tck  " "    9.993               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551997545524 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997545524 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.106 " "Worst-case hold slack is 0.106" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551997545531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551997545531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.106               0.000 altera_reserved_tck  " "    0.106               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551997545531 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997545531 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.127 " "Worst-case recovery slack is 14.127" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551997545534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551997545534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.127               0.000 altera_reserved_tck  " "   14.127               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551997545534 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997545534 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.847 " "Worst-case removal slack is 0.847" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551997545536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551997545536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.847               0.000 altera_reserved_tck  " "    0.847               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551997545536 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997545536 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.701 " "Worst-case minimum pulse width slack is 15.701" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551997545537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551997545537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.701               0.000 altera_reserved_tck  " "   15.701               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551997545537 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997545537 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551997545597 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551997545597 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 4 " "Number of Synchronizer Chains Found: 4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551997545597 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551997545597 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551997545597 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 62.467 ns " "Worst Case Available Settling Time: 62.467 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551997545597 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551997545597 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551997545597 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551997545597 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551997545597 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551997545597 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997545597 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1551997545601 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997545830 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997551248 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register image_parallel_processing_sdram_controller:sdram_controller\|m_addr\[0\] clk_clk " "Register image_parallel_processing_sdram_controller:sdram_controller\|m_addr\[0\] is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1551997551733 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997551733 "|image_parallel_processing|clk_clk"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997551929 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1551997551946 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997551946 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 12.599 " "Worst-case setup slack is 12.599" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551997551956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551997551956 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.599               0.000 altera_reserved_tck  " "   12.599               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551997551956 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997551956 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.022 " "Worst-case hold slack is 0.022" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551997551965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551997551965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.022               0.000 altera_reserved_tck  " "    0.022               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551997551965 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997551965 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.181 " "Worst-case recovery slack is 15.181" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551997551967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551997551967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.181               0.000 altera_reserved_tck  " "   15.181               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551997551967 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997551967 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.428 " "Worst-case removal slack is 0.428" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551997551969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551997551969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.428               0.000 altera_reserved_tck  " "    0.428               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551997551969 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997551969 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.672 " "Worst-case minimum pulse width slack is 15.672" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551997551970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551997551970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.672               0.000 altera_reserved_tck  " "   15.672               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551997551970 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997551970 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551997552027 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551997552027 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 4 " "Number of Synchronizer Chains Found: 4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551997552027 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551997552027 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551997552027 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 63.727 ns " "Worst Case Available Settling Time: 63.727 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551997552027 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551997552027 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551997552027 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551997552027 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551997552027 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551997552027 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997552027 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1551997552030 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register image_parallel_processing_sdram_controller:sdram_controller\|m_addr\[0\] clk_clk " "Register image_parallel_processing_sdram_controller:sdram_controller\|m_addr\[0\] is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1551997552487 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997552487 "|image_parallel_processing|clk_clk"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997552688 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1551997552703 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997552703 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 13.067 " "Worst-case setup slack is 13.067" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551997552711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551997552711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.067               0.000 altera_reserved_tck  " "   13.067               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551997552711 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997552711 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.008 " "Worst-case hold slack is 0.008" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551997552719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551997552719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.008               0.000 altera_reserved_tck  " "    0.008               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551997552719 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997552719 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.389 " "Worst-case recovery slack is 15.389" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551997552721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551997552721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.389               0.000 altera_reserved_tck  " "   15.389               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551997552721 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997552721 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.375 " "Worst-case removal slack is 0.375" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551997552723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551997552723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.375               0.000 altera_reserved_tck  " "    0.375               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551997552723 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997552723 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.714 " "Worst-case minimum pulse width slack is 15.714" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551997552724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551997552724 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.714               0.000 altera_reserved_tck  " "   15.714               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1551997552724 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997552724 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551997552779 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551997552779 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 4 " "Number of Synchronizer Chains Found: 4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551997552779 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551997552779 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551997552779 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 63.930 ns " "Worst Case Available Settling Time: 63.930 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551997552779 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551997552779 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551997552779 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551997552779 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551997552779 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1551997552779 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997552779 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997554176 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997554178 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 111 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 111 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1517 " "Peak virtual memory: 1517 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1551997554284 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar  7 19:25:54 2019 " "Processing ended: Thu Mar  7 19:25:54 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1551997554284 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1551997554284 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1551997554284 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1551997554284 ""}
