Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Fri Dec 30 13:08:08 2016
| Host         : UX303L running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file LAB12_timing_summary_routed.rpt -rpx LAB12_timing_summary_routed.rpx
| Design       : LAB12
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      9.322        0.000                      0                   65        0.213        0.000                      0                   65        3.000        0.000                       0                    61  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk                   {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        9.322        0.000                      0                   65        0.213        0.000                      0                   65       19.500        0.000                       0                    57  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ck0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  ck0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ck0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ck0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ck0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ck0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        9.322ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.213ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.322ns  (required time - arrival time)
  Source:                 vc1/countv_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vc1/vgaGreen_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        30.648ns  (logic 7.436ns (24.262%)  route 23.212ns (75.738%))
  Logic Levels:           18  (CARRY4=2 DSP48E1=1 LUT2=2 LUT4=2 LUT6=8 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 38.446 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  ck0/inst/clkout1_buf/O
                         net (fo=55, routed)          1.566    -0.946    vc1/CLK
    SLICE_X52Y35         FDCE                                         r  vc1/countv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y35         FDCE (Prop_fdce_C_Q)         0.518    -0.428 f  vc1/countv_reg[3]/Q
                         net (fo=24, routed)          1.224     0.797    vc1/countv[3]
    SLICE_X50Y34         LUT6 (Prop_lut6_I1_O)        0.124     0.921 f  vc1/next_vgaGreen4_i_13/O
                         net (fo=4, routed)           0.448     1.368    vc1/next_vgaGreen4_i_13_n_0
    SLICE_X50Y34         LUT4 (Prop_lut4_I2_O)        0.124     1.492 r  vc1/next_vgaGreen4_i_11/O
                         net (fo=2, routed)           0.438     1.930    vc1/next_vgaGreen4_i_11_n_0
    SLICE_X50Y34         LUT2 (Prop_lut2_I0_O)        0.124     2.054 r  vc1/next_vgaGreen4_i_1/O
                         net (fo=9, routed)           0.766     2.820    vc1/next_vgaGreen4_i_1_n_0
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[14]_P[2])
                                                      3.841     6.661 r  vc1/next_vgaGreen4/P[2]
                         net (fo=4, routed)           1.180     7.841    vc1/next_vgaGreen4_n_103
    SLICE_X54Y35         LUT4 (Prop_lut4_I0_O)        0.124     7.965 r  vc1/vgaGreen[2]_i_466/O
                         net (fo=1, routed)           0.000     7.965    vc1/vgaGreen[2]_i_466_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.345 r  vc1/vgaGreen_reg[2]_i_162/CO[3]
                         net (fo=1, routed)           0.000     8.345    vc1/vgaGreen_reg[2]_i_162_n_0
    SLICE_X54Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.660 r  vc1/vgaGreen_reg[2]_i_57/O[3]
                         net (fo=2700, routed)        6.795    15.455    vc1/vgaGreen_reg[2]_i_57_n_4
    SLICE_X10Y123        LUT2 (Prop_lut2_I1_O)        0.307    15.762 f  vc1/vgaGreen[2]_i_451/O
                         net (fo=59, routed)          2.401    18.163    vc1/vgaGreen[2]_i_451_n_0
    SLICE_X48Y122        LUT6 (Prop_lut6_I5_O)        0.124    18.287 r  vc1/vgaGreen[1]_i_708/O
                         net (fo=5, routed)           2.507    20.794    vc1/vgaGreen[1]_i_708_n_0
    SLICE_X8Y123         LUT6 (Prop_lut6_I1_O)        0.124    20.918 r  vc1/vgaGreen[3]_i_1191/O
                         net (fo=1, routed)           1.983    22.901    vc1/vgaGreen[3]_i_1191_n_0
    SLICE_X6Y100         LUT6 (Prop_lut6_I0_O)        0.124    23.025 r  vc1/vgaGreen[3]_i_741/O
                         net (fo=1, routed)           0.590    23.615    vc1/vgaGreen[3]_i_741_n_0
    SLICE_X6Y101         LUT6 (Prop_lut6_I5_O)        0.124    23.739 r  vc1/vgaGreen[3]_i_359/O
                         net (fo=1, routed)           0.663    24.403    vc1/vgaGreen[3]_i_359_n_0
    SLICE_X9Y101         LUT6 (Prop_lut6_I5_O)        0.124    24.527 r  vc1/vgaGreen[3]_i_143/O
                         net (fo=1, routed)           0.453    24.979    vc1/vgaGreen[3]_i_143_n_0
    SLICE_X10Y100        LUT6 (Prop_lut6_I1_O)        0.124    25.103 r  vc1/vgaGreen[3]_i_58/O
                         net (fo=1, routed)           0.000    25.103    vc1/vgaGreen[3]_i_58_n_0
    SLICE_X10Y100        MUXF7 (Prop_muxf7_I1_O)      0.214    25.317 r  vc1/vgaGreen_reg[3]_i_29/O
                         net (fo=1, routed)           0.000    25.317    vc1/vgaGreen_reg[3]_i_29_n_0
    SLICE_X10Y100        MUXF8 (Prop_muxf8_I1_O)      0.088    25.405 r  vc1/vgaGreen_reg[3]_i_11/O
                         net (fo=1, routed)           3.764    29.170    vc1/vgaGreen_reg[3]_i_11_n_0
    SLICE_X46Y33         LUT6 (Prop_lut6_I5_O)        0.319    29.489 r  vc1/vgaGreen[3]_i_3/O
                         net (fo=1, routed)           0.000    29.489    vc1/vgaGreen[3]_i_3_n_0
    SLICE_X46Y33         MUXF7 (Prop_muxf7_I1_O)      0.214    29.703 r  vc1/vgaGreen_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    29.703    vc1/next_vgaGreen[3]
    SLICE_X46Y33         FDCE                                         r  vc1/vgaGreen_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  ck0/inst/clkout1_buf/O
                         net (fo=55, routed)          1.441    38.446    vc1/CLK
    SLICE_X46Y33         FDCE                                         r  vc1/vgaGreen_reg[3]/C
                         clock pessimism              0.564    39.009    
                         clock uncertainty           -0.098    38.912    
    SLICE_X46Y33         FDCE (Setup_fdce_C_D)        0.113    39.025    vc1/vgaGreen_reg[3]
  -------------------------------------------------------------------
                         required time                         39.025    
                         arrival time                         -29.703    
  -------------------------------------------------------------------
                         slack                                  9.322    

Slack (MET) :             9.930ns  (required time - arrival time)
  Source:                 vc1/countv_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vc1/vgaGreen_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        29.862ns  (logic 7.452ns (24.955%)  route 22.410ns (75.045%))
  Logic Levels:           17  (CARRY4=2 DSP48E1=1 LUT2=2 LUT4=2 LUT6=7 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 38.431 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  ck0/inst/clkout1_buf/O
                         net (fo=55, routed)          1.566    -0.946    vc1/CLK
    SLICE_X52Y35         FDCE                                         r  vc1/countv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y35         FDCE (Prop_fdce_C_Q)         0.518    -0.428 f  vc1/countv_reg[3]/Q
                         net (fo=24, routed)          1.224     0.797    vc1/countv[3]
    SLICE_X50Y34         LUT6 (Prop_lut6_I1_O)        0.124     0.921 f  vc1/next_vgaGreen4_i_13/O
                         net (fo=4, routed)           0.448     1.368    vc1/next_vgaGreen4_i_13_n_0
    SLICE_X50Y34         LUT4 (Prop_lut4_I2_O)        0.124     1.492 r  vc1/next_vgaGreen4_i_11/O
                         net (fo=2, routed)           0.438     1.930    vc1/next_vgaGreen4_i_11_n_0
    SLICE_X50Y34         LUT2 (Prop_lut2_I0_O)        0.124     2.054 r  vc1/next_vgaGreen4_i_1/O
                         net (fo=9, routed)           0.766     2.820    vc1/next_vgaGreen4_i_1_n_0
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[14]_P[2])
                                                      3.841     6.661 r  vc1/next_vgaGreen4/P[2]
                         net (fo=4, routed)           1.180     7.841    vc1/next_vgaGreen4_n_103
    SLICE_X54Y35         LUT4 (Prop_lut4_I0_O)        0.124     7.965 r  vc1/vgaGreen[2]_i_466/O
                         net (fo=1, routed)           0.000     7.965    vc1/vgaGreen[2]_i_466_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.345 r  vc1/vgaGreen_reg[2]_i_162/CO[3]
                         net (fo=1, routed)           0.000     8.345    vc1/vgaGreen_reg[2]_i_162_n_0
    SLICE_X54Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.584 r  vc1/vgaGreen_reg[2]_i_57/O[2]
                         net (fo=1264, routed)        7.433    16.017    vc1/vgaGreen_reg[2]_i_57_n_5
    SLICE_X1Y121         LUT2 (Prop_lut2_I0_O)        0.301    16.318 r  vc1/vgaGreen[0]_i_59/O
                         net (fo=55, routed)          3.682    20.001    vc1/vgaGreen[0]_i_59_n_0
    SLICE_X48Y117        LUT6 (Prop_lut6_I0_O)        0.124    20.125 r  vc1/vgaGreen[0]_i_2597/O
                         net (fo=1, routed)           0.603    20.728    vc1/vgaGreen[0]_i_2597_n_0
    SLICE_X52Y117        LUT6 (Prop_lut6_I3_O)        0.124    20.852 f  vc1/vgaGreen[0]_i_1419/O
                         net (fo=1, routed)           2.343    23.195    vc1/vgaGreen[0]_i_1419_n_0
    SLICE_X21Y101        LUT6 (Prop_lut6_I0_O)        0.124    23.319 f  vc1/vgaGreen[0]_i_511/O
                         net (fo=1, routed)           0.000    23.319    vc1/vgaGreen[0]_i_511_n_0
    SLICE_X21Y101        MUXF7 (Prop_muxf7_I1_O)      0.217    23.536 f  vc1/vgaGreen_reg[0]_i_152/O
                         net (fo=1, routed)           1.271    24.806    vc1/vgaGreen_reg[0]_i_152_n_0
    SLICE_X23Y118        LUT6 (Prop_lut6_I5_O)        0.299    25.105 f  vc1/vgaGreen[0]_i_49/O
                         net (fo=1, routed)           0.000    25.105    vc1/vgaGreen[0]_i_49_n_0
    SLICE_X23Y118        MUXF7 (Prop_muxf7_I1_O)      0.245    25.350 f  vc1/vgaGreen_reg[0]_i_16/O
                         net (fo=1, routed)           0.000    25.350    vc1/vgaGreen_reg[0]_i_16_n_0
    SLICE_X23Y118        MUXF8 (Prop_muxf8_I0_O)      0.104    25.454 f  vc1/vgaGreen_reg[0]_i_5/O
                         net (fo=1, routed)           1.249    26.704    vd2/dff24/next_vgaGreen4_1
    SLICE_X23Y102        LUT6 (Prop_lut6_I2_O)        0.316    27.020 r  vd2/dff24/vgaGreen[0]_i_2/O
                         net (fo=1, routed)           1.772    28.792    vc1/Q_reg_2
    SLICE_X28Y81         LUT6 (Prop_lut6_I1_O)        0.124    28.916 r  vc1/vgaGreen[0]_i_1/O
                         net (fo=1, routed)           0.000    28.916    vc1/next_vgaGreen[0]
    SLICE_X28Y81         FDCE                                         r  vc1/vgaGreen_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  ck0/inst/clkout1_buf/O
                         net (fo=55, routed)          1.427    38.431    vc1/CLK
    SLICE_X28Y81         FDCE                                         r  vc1/vgaGreen_reg[0]/C
                         clock pessimism              0.484    38.915    
                         clock uncertainty           -0.098    38.817    
    SLICE_X28Y81         FDCE (Setup_fdce_C_D)        0.029    38.846    vc1/vgaGreen_reg[0]
  -------------------------------------------------------------------
                         required time                         38.846    
                         arrival time                         -28.916    
  -------------------------------------------------------------------
                         slack                                  9.930    

Slack (MET) :             10.074ns  (required time - arrival time)
  Source:                 vc1/countv_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vc1/vgaGreen_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        29.720ns  (logic 7.060ns (23.755%)  route 22.660ns (76.245%))
  Logic Levels:           15  (CARRY4=1 DSP48E1=1 LUT2=1 LUT4=3 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 38.431 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  ck0/inst/clkout1_buf/O
                         net (fo=55, routed)          1.566    -0.946    vc1/CLK
    SLICE_X52Y35         FDCE                                         r  vc1/countv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y35         FDCE (Prop_fdce_C_Q)         0.518    -0.428 f  vc1/countv_reg[3]/Q
                         net (fo=24, routed)          1.224     0.797    vc1/countv[3]
    SLICE_X50Y34         LUT6 (Prop_lut6_I1_O)        0.124     0.921 f  vc1/next_vgaGreen4_i_13/O
                         net (fo=4, routed)           0.448     1.368    vc1/next_vgaGreen4_i_13_n_0
    SLICE_X50Y34         LUT4 (Prop_lut4_I2_O)        0.124     1.492 r  vc1/next_vgaGreen4_i_11/O
                         net (fo=2, routed)           0.438     1.930    vc1/next_vgaGreen4_i_11_n_0
    SLICE_X50Y34         LUT2 (Prop_lut2_I0_O)        0.124     2.054 r  vc1/next_vgaGreen4_i_1/O
                         net (fo=9, routed)           0.766     2.820    vc1/next_vgaGreen4_i_1_n_0
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[14]_P[1])
                                                      3.841     6.661 r  vc1/next_vgaGreen4/P[1]
                         net (fo=2, routed)           0.974     7.635    vc1/next_vgaGreen4_n_104
    SLICE_X54Y35         LUT4 (Prop_lut4_I2_O)        0.124     7.759 r  vc1/vgaGreen[2]_i_467/O
                         net (fo=1, routed)           0.000     7.759    vc1/vgaGreen[2]_i_467_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     8.402 r  vc1/vgaGreen_reg[2]_i_162/O[3]
                         net (fo=4195, routed)        7.456    15.858    vc1/vgaGreen_reg[2]_i_162_n_4
    SLICE_X2Y124         LUT4 (Prop_lut4_I0_O)        0.307    16.165 r  vc1/vgaGreen[2]_i_163/O
                         net (fo=68, routed)          4.934    21.099    vc1/vgaGreen[2]_i_163_n_0
    SLICE_X45Y98         LUT5 (Prop_lut5_I1_O)        0.124    21.223 r  vc1/vgaGreen[2]_i_1403/O
                         net (fo=1, routed)           2.075    23.298    vc1/vgaGreen[2]_i_1403_n_0
    SLICE_X18Y115        LUT6 (Prop_lut6_I4_O)        0.124    23.422 f  vc1/vgaGreen[2]_i_864/O
                         net (fo=1, routed)           0.515    23.937    vc1/vgaGreen[2]_i_864_n_0
    SLICE_X14Y116        LUT5 (Prop_lut5_I0_O)        0.124    24.061 f  vc1/vgaGreen[2]_i_373/O
                         net (fo=1, routed)           0.453    24.514    vc1/vgaGreen[2]_i_373_n_0
    SLICE_X11Y116        LUT6 (Prop_lut6_I4_O)        0.124    24.638 f  vc1/vgaGreen[2]_i_122/O
                         net (fo=1, routed)           0.000    24.638    vc1/vgaGreen[2]_i_122_n_0
    SLICE_X11Y116        MUXF7 (Prop_muxf7_I0_O)      0.212    24.850 f  vc1/vgaGreen_reg[2]_i_35/O
                         net (fo=1, routed)           0.780    25.630    vc1/vgaGreen_reg[2]_i_35_n_0
    SLICE_X11Y108        LUT6 (Prop_lut6_I1_O)        0.299    25.929 r  vc1/vgaGreen[2]_i_11/O
                         net (fo=1, routed)           1.689    27.618    vc1/vgaGreen[2]_i_11_n_0
    SLICE_X28Y93         LUT6 (Prop_lut6_I3_O)        0.124    27.742 r  vc1/vgaGreen[2]_i_4/O
                         net (fo=1, routed)           0.908    28.650    vc1/vgaGreen[2]_i_4_n_0
    SLICE_X28Y81         LUT6 (Prop_lut6_I4_O)        0.124    28.774 r  vc1/vgaGreen[2]_i_1/O
                         net (fo=1, routed)           0.000    28.774    vc1/next_vgaGreen[2]
    SLICE_X28Y81         FDCE                                         r  vc1/vgaGreen_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  ck0/inst/clkout1_buf/O
                         net (fo=55, routed)          1.427    38.431    vc1/CLK
    SLICE_X28Y81         FDCE                                         r  vc1/vgaGreen_reg[2]/C
                         clock pessimism              0.484    38.915    
                         clock uncertainty           -0.098    38.817    
    SLICE_X28Y81         FDCE (Setup_fdce_C_D)        0.031    38.848    vc1/vgaGreen_reg[2]
  -------------------------------------------------------------------
                         required time                         38.848    
                         arrival time                         -28.774    
  -------------------------------------------------------------------
                         slack                                 10.074    

Slack (MET) :             11.794ns  (required time - arrival time)
  Source:                 vc1/countv_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vc1/vgaGreen_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        28.000ns  (logic 7.055ns (25.196%)  route 20.945ns (74.804%))
  Logic Levels:           15  (CARRY4=1 DSP48E1=1 LUT2=1 LUT4=3 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 38.431 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  ck0/inst/clkout1_buf/O
                         net (fo=55, routed)          1.566    -0.946    vc1/CLK
    SLICE_X52Y35         FDCE                                         r  vc1/countv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y35         FDCE (Prop_fdce_C_Q)         0.518    -0.428 f  vc1/countv_reg[3]/Q
                         net (fo=24, routed)          1.224     0.797    vc1/countv[3]
    SLICE_X50Y34         LUT6 (Prop_lut6_I1_O)        0.124     0.921 f  vc1/next_vgaGreen4_i_13/O
                         net (fo=4, routed)           0.448     1.368    vc1/next_vgaGreen4_i_13_n_0
    SLICE_X50Y34         LUT4 (Prop_lut4_I2_O)        0.124     1.492 r  vc1/next_vgaGreen4_i_11/O
                         net (fo=2, routed)           0.438     1.930    vc1/next_vgaGreen4_i_11_n_0
    SLICE_X50Y34         LUT2 (Prop_lut2_I0_O)        0.124     2.054 r  vc1/next_vgaGreen4_i_1/O
                         net (fo=9, routed)           0.766     2.820    vc1/next_vgaGreen4_i_1_n_0
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[14]_P[1])
                                                      3.841     6.661 r  vc1/next_vgaGreen4/P[1]
                         net (fo=2, routed)           0.974     7.635    vc1/next_vgaGreen4_n_104
    SLICE_X54Y35         LUT4 (Prop_lut4_I2_O)        0.124     7.759 r  vc1/vgaGreen[2]_i_467/O
                         net (fo=1, routed)           0.000     7.759    vc1/vgaGreen[2]_i_467_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     8.402 f  vc1/vgaGreen_reg[2]_i_162/O[3]
                         net (fo=4195, routed)        7.456    15.858    vc1/vgaGreen_reg[2]_i_162_n_4
    SLICE_X2Y124         LUT4 (Prop_lut4_I0_O)        0.307    16.165 f  vc1/vgaGreen[2]_i_163/O
                         net (fo=68, routed)          2.625    18.790    vc1/vgaGreen[2]_i_163_n_0
    SLICE_X4Y94          LUT6 (Prop_lut6_I4_O)        0.124    18.914 r  vc1/vgaGreen[2]_i_734/O
                         net (fo=8, routed)           2.782    21.696    vc1/vgaGreen[2]_i_734_n_0
    SLICE_X30Y118        LUT6 (Prop_lut6_I1_O)        0.124    21.820 r  vc1/vgaGreen[1]_i_405/O
                         net (fo=1, routed)           0.542    22.362    vc1/vgaGreen[1]_i_405_n_0
    SLICE_X35Y119        LUT6 (Prop_lut6_I4_O)        0.124    22.486 f  vc1/vgaGreen[1]_i_180/O
                         net (fo=1, routed)           0.749    23.235    vc1/vgaGreen[1]_i_180_n_0
    SLICE_X35Y111        LUT6 (Prop_lut6_I3_O)        0.124    23.359 r  vc1/vgaGreen[1]_i_57/O
                         net (fo=1, routed)           0.863    24.222    vc1/vgaGreen[1]_i_57_n_0
    SLICE_X34Y103        LUT6 (Prop_lut6_I2_O)        0.124    24.346 r  vc1/vgaGreen[1]_i_19/O
                         net (fo=1, routed)           1.211    25.557    vc1/vgaGreen[1]_i_19_n_0
    SLICE_X34Y93         LUT5 (Prop_lut5_I0_O)        0.124    25.681 r  vc1/vgaGreen[1]_i_8/O
                         net (fo=1, routed)           0.000    25.681    vc1/vgaGreen[1]_i_8_n_0
    SLICE_X34Y93         MUXF7 (Prop_muxf7_I0_O)      0.209    25.890 r  vc1/vgaGreen_reg[1]_i_3/O
                         net (fo=1, routed)           0.867    26.758    vc1/vgaGreen_reg[1]_i_3_n_0
    SLICE_X28Y81         LUT6 (Prop_lut6_I4_O)        0.297    27.055 r  vc1/vgaGreen[1]_i_1/O
                         net (fo=1, routed)           0.000    27.055    vc1/next_vgaGreen[1]
    SLICE_X28Y81         FDCE                                         r  vc1/vgaGreen_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  ck0/inst/clkout1_buf/O
                         net (fo=55, routed)          1.427    38.431    vc1/CLK
    SLICE_X28Y81         FDCE                                         r  vc1/vgaGreen_reg[1]/C
                         clock pessimism              0.484    38.915    
                         clock uncertainty           -0.098    38.817    
    SLICE_X28Y81         FDCE (Setup_fdce_C_D)        0.031    38.848    vc1/vgaGreen_reg[1]
  -------------------------------------------------------------------
                         required time                         38.848    
                         arrival time                         -27.055    
  -------------------------------------------------------------------
                         slack                                 11.794    

Slack (MET) :             17.323ns  (required time - arrival time)
  Source:                 vc1/countv_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vc1/vgaRed_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.565ns  (logic 6.518ns (28.885%)  route 16.047ns (71.115%))
  Logic Levels:           15  (CARRY4=1 DSP48E1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 38.446 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  ck0/inst/clkout1_buf/O
                         net (fo=55, routed)          1.566    -0.946    vc1/CLK
    SLICE_X51Y35         FDCE                                         r  vc1/countv_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y35         FDCE (Prop_fdce_C_Q)         0.456    -0.490 f  vc1/countv_reg[2]/Q
                         net (fo=25, routed)          1.370     0.880    vc1/countv[2]
    SLICE_X52Y33         LUT6 (Prop_lut6_I4_O)        0.124     1.004 r  vc1/next_vgaGreen3_i_18/O
                         net (fo=4, routed)           0.443     1.448    vc1/next_vgaGreen3_i_18_n_0
    SLICE_X52Y32         LUT5 (Prop_lut5_I3_O)        0.124     1.572 r  vc1/next_vgaGreen3_i_17/O
                         net (fo=8, routed)           0.695     2.267    vc1/next_vgaGreen3_i_17_n_0
    SLICE_X52Y32         LUT3 (Prop_lut3_I1_O)        0.124     2.391 r  vc1/next_vgaGreen3_i_1/O
                         net (fo=9, routed)           0.806     3.197    vc1/next_vgaGreen3_i_1_n_0
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[11]_P[0])
                                                      3.841     7.038 r  vc1/next_vgaRed4/P[0]
                         net (fo=4, routed)           0.999     8.037    vc1/next_vgaRed4_n_105
    SLICE_X54Y30         LUT2 (Prop_lut2_I0_O)        0.124     8.161 r  vc1/vgaRed[3]_i_279/O
                         net (fo=1, routed)           0.000     8.161    vc1/vgaRed[3]_i_279_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     8.588 f  vc1/vgaRed_reg[3]_i_150/O[1]
                         net (fo=526, routed)         5.160    13.748    vc1/vgaRed_reg[3]_i_150_n_6
    SLICE_X35Y15         LUT4 (Prop_lut4_I1_O)        0.306    14.054 f  vc1/vgaRed[3]_i_318/O
                         net (fo=5, routed)           1.125    15.179    vc1/vgaRed[3]_i_318_n_0
    SLICE_X35Y18         LUT6 (Prop_lut6_I1_O)        0.124    15.303 f  vc1/vgaRed[3]_i_298/O
                         net (fo=2, routed)           0.677    15.980    vc1/vgaRed[3]_i_298_n_0
    SLICE_X35Y18         LUT6 (Prop_lut6_I0_O)        0.124    16.104 f  vc1/vgaRed[2]_i_185/O
                         net (fo=2, routed)           0.609    16.713    vc1/vgaRed[2]_i_185_n_0
    SLICE_X33Y14         LUT6 (Prop_lut6_I0_O)        0.124    16.837 f  vc1/vgaRed[1]_i_84/O
                         net (fo=1, routed)           1.234    18.071    vc1/vgaRed[1]_i_84_n_0
    SLICE_X39Y17         LUT6 (Prop_lut6_I0_O)        0.124    18.195 f  vc1/vgaRed[1]_i_28/O
                         net (fo=1, routed)           0.721    18.915    vc1/vgaRed[1]_i_28_n_0
    SLICE_X44Y17         LUT6 (Prop_lut6_I4_O)        0.124    19.039 f  vc1/vgaRed[1]_i_10/O
                         net (fo=1, routed)           0.575    19.615    vc1/vgaRed[1]_i_10_n_0
    SLICE_X45Y22         LUT6 (Prop_lut6_I0_O)        0.124    19.739 f  vc1/vgaRed[1]_i_4/O
                         net (fo=1, routed)           0.798    20.537    vc1/vgaRed[1]_i_4_n_0
    SLICE_X44Y26         LUT6 (Prop_lut6_I2_O)        0.124    20.661 r  vc1/vgaRed[1]_i_2/O
                         net (fo=1, routed)           0.835    21.496    vc1/vgaRed[1]_i_2_n_0
    SLICE_X44Y33         LUT6 (Prop_lut6_I2_O)        0.124    21.620 r  vc1/vgaRed[1]_i_1/O
                         net (fo=1, routed)           0.000    21.620    vc1/next_vgaRed[1]
    SLICE_X44Y33         FDCE                                         r  vc1/vgaRed_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  ck0/inst/clkout1_buf/O
                         net (fo=55, routed)          1.441    38.446    vc1/CLK
    SLICE_X44Y33         FDCE                                         r  vc1/vgaRed_reg[1]/C
                         clock pessimism              0.564    39.009    
                         clock uncertainty           -0.098    38.912    
    SLICE_X44Y33         FDCE (Setup_fdce_C_D)        0.031    38.943    vc1/vgaRed_reg[1]
  -------------------------------------------------------------------
                         required time                         38.943    
                         arrival time                         -21.620    
  -------------------------------------------------------------------
                         slack                                 17.323    

Slack (MET) :             17.340ns  (required time - arrival time)
  Source:                 vc1/countv_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vc1/vgaRed_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.546ns  (logic 6.874ns (30.489%)  route 15.672ns (69.511%))
  Logic Levels:           14  (CARRY4=1 DSP48E1=1 LUT3=1 LUT4=1 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 38.445 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  ck0/inst/clkout1_buf/O
                         net (fo=55, routed)          1.566    -0.946    vc1/CLK
    SLICE_X51Y35         FDCE                                         r  vc1/countv_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y35         FDCE (Prop_fdce_C_Q)         0.456    -0.490 f  vc1/countv_reg[2]/Q
                         net (fo=25, routed)          1.370     0.880    vc1/countv[2]
    SLICE_X52Y33         LUT6 (Prop_lut6_I4_O)        0.124     1.004 r  vc1/next_vgaGreen3_i_18/O
                         net (fo=4, routed)           0.443     1.448    vc1/next_vgaGreen3_i_18_n_0
    SLICE_X52Y32         LUT5 (Prop_lut5_I3_O)        0.124     1.572 r  vc1/next_vgaGreen3_i_17/O
                         net (fo=8, routed)           0.695     2.267    vc1/next_vgaGreen3_i_17_n_0
    SLICE_X52Y32         LUT3 (Prop_lut3_I1_O)        0.124     2.391 r  vc1/next_vgaGreen3_i_1/O
                         net (fo=9, routed)           0.806     3.197    vc1/next_vgaGreen3_i_1_n_0
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[11]_P[1])
                                                      3.841     7.038 r  vc1/next_vgaRed4/P[1]
                         net (fo=2, routed)           1.195     8.233    vc1/next_vgaRed4_n_104
    SLICE_X54Y30         LUT4 (Prop_lut4_I2_O)        0.124     8.357 r  vc1/vgaRed[3]_i_278/O
                         net (fo=1, routed)           0.000     8.357    vc1/vgaRed[3]_i_278_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.000 r  vc1/vgaRed_reg[3]_i_150/O[3]
                         net (fo=546, routed)         5.774    14.774    vc1/vgaRed_reg[3]_i_150_n_4
    SLICE_X34Y12         LUT5 (Prop_lut5_I4_O)        0.307    15.081 f  vc1/vgaRed[3]_i_152/O
                         net (fo=4, routed)           1.327    16.408    vc1/vgaRed[3]_i_152_n_0
    SLICE_X33Y15         LUT6 (Prop_lut6_I3_O)        0.124    16.532 f  vc1/vgaRed[3]_i_324/O
                         net (fo=1, routed)           0.000    16.532    vc1/vgaRed[3]_i_324_n_0
    SLICE_X33Y15         MUXF7 (Prop_muxf7_I0_O)      0.212    16.744 f  vc1/vgaRed_reg[3]_i_194/O
                         net (fo=1, routed)           0.499    17.244    vc1/vgaRed_reg[3]_i_194_n_0
    SLICE_X38Y17         LUT6 (Prop_lut6_I0_O)        0.299    17.543 f  vc1/vgaRed[3]_i_80/O
                         net (fo=1, routed)           0.965    18.508    vc1/vgaRed[3]_i_80_n_0
    SLICE_X41Y19         LUT6 (Prop_lut6_I1_O)        0.124    18.632 f  vc1/vgaRed[3]_i_30/O
                         net (fo=1, routed)           0.816    19.448    vc1/vgaRed[3]_i_30_n_0
    SLICE_X42Y21         LUT6 (Prop_lut6_I3_O)        0.124    19.572 r  vc1/vgaRed[3]_i_13/O
                         net (fo=1, routed)           0.764    20.336    vc1/vgaRed[3]_i_13_n_0
    SLICE_X43Y24         LUT6 (Prop_lut6_I3_O)        0.124    20.460 r  vc1/vgaRed[3]_i_4/O
                         net (fo=1, routed)           1.016    21.476    vc1/vgaRed[3]_i_4_n_0
    SLICE_X45Y32         LUT6 (Prop_lut6_I2_O)        0.124    21.600 r  vc1/vgaRed[3]_i_1/O
                         net (fo=1, routed)           0.000    21.600    vc1/next_vgaRed[3]
    SLICE_X45Y32         FDCE                                         r  vc1/vgaRed_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  ck0/inst/clkout1_buf/O
                         net (fo=55, routed)          1.440    38.445    vc1/CLK
    SLICE_X45Y32         FDCE                                         r  vc1/vgaRed_reg[3]/C
                         clock pessimism              0.564    39.008    
                         clock uncertainty           -0.098    38.911    
    SLICE_X45Y32         FDCE (Setup_fdce_C_D)        0.029    38.940    vc1/vgaRed_reg[3]
  -------------------------------------------------------------------
                         required time                         38.940    
                         arrival time                         -21.600    
  -------------------------------------------------------------------
                         slack                                 17.340    

Slack (MET) :             17.581ns  (required time - arrival time)
  Source:                 vc1/countv_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vc1/vgaRed_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.354ns  (logic 6.735ns (30.129%)  route 15.619ns (69.871%))
  Logic Levels:           15  (CARRY4=1 DSP48E1=1 LUT3=1 LUT4=1 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 38.447 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  ck0/inst/clkout1_buf/O
                         net (fo=55, routed)          1.566    -0.946    vc1/CLK
    SLICE_X51Y35         FDCE                                         r  vc1/countv_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y35         FDCE (Prop_fdce_C_Q)         0.456    -0.490 f  vc1/countv_reg[2]/Q
                         net (fo=25, routed)          1.370     0.880    vc1/countv[2]
    SLICE_X52Y33         LUT6 (Prop_lut6_I4_O)        0.124     1.004 r  vc1/next_vgaGreen3_i_18/O
                         net (fo=4, routed)           0.443     1.448    vc1/next_vgaGreen3_i_18_n_0
    SLICE_X52Y32         LUT5 (Prop_lut5_I3_O)        0.124     1.572 r  vc1/next_vgaGreen3_i_17/O
                         net (fo=8, routed)           0.695     2.267    vc1/next_vgaGreen3_i_17_n_0
    SLICE_X52Y32         LUT3 (Prop_lut3_I1_O)        0.124     2.391 r  vc1/next_vgaGreen3_i_1/O
                         net (fo=9, routed)           0.806     3.197    vc1/next_vgaGreen3_i_1_n_0
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[11]_P[1])
                                                      3.841     7.038 r  vc1/next_vgaRed4/P[1]
                         net (fo=2, routed)           1.195     8.233    vc1/next_vgaRed4_n_104
    SLICE_X54Y30         LUT4 (Prop_lut4_I2_O)        0.124     8.357 r  vc1/vgaRed[3]_i_278/O
                         net (fo=1, routed)           0.000     8.357    vc1/vgaRed[3]_i_278_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.000 r  vc1/vgaRed_reg[3]_i_150/O[3]
                         net (fo=546, routed)         3.999    12.999    vc1/vgaRed_reg[3]_i_150_n_4
    SLICE_X34Y19         LUT5 (Prop_lut5_I4_O)        0.307    13.306 f  vc1/vgaRed[0]_i_117/O
                         net (fo=8, routed)           1.455    14.761    vc1/vgaRed[0]_i_117_n_0
    SLICE_X38Y24         LUT5 (Prop_lut5_I1_O)        0.124    14.885 f  vc1/vgaRed[0]_i_181/O
                         net (fo=1, routed)           0.287    15.172    vc1/vgaRed[0]_i_181_n_0
    SLICE_X37Y24         LUT6 (Prop_lut6_I0_O)        0.124    15.296 r  vc1/vgaRed[0]_i_73/O
                         net (fo=1, routed)           1.013    16.309    vc1/vgaRed[0]_i_73_n_0
    SLICE_X37Y19         LUT6 (Prop_lut6_I5_O)        0.124    16.433 f  vc1/vgaRed[0]_i_24/O
                         net (fo=1, routed)           0.939    17.372    vc1/vgaRed[0]_i_24_n_0
    SLICE_X37Y23         LUT6 (Prop_lut6_I4_O)        0.124    17.496 f  vc1/vgaRed[0]_i_10/O
                         net (fo=1, routed)           1.167    18.664    vc1/vgaRed[0]_i_10_n_0
    SLICE_X37Y26         LUT6 (Prop_lut6_I0_O)        0.124    18.788 f  vc1/vgaRed[0]_i_7/O
                         net (fo=1, routed)           0.783    19.571    vc1/vgaRed[0]_i_7_n_0
    SLICE_X43Y27         LUT6 (Prop_lut6_I2_O)        0.124    19.695 f  vc1/vgaRed[0]_i_5/O
                         net (fo=2, routed)           1.014    20.709    vc1/vgaRed[0]_i_5_n_0
    SLICE_X46Y34         LUT6 (Prop_lut6_I0_O)        0.124    20.833 f  vc1/vgaRed[0]_i_3/O
                         net (fo=1, routed)           0.452    21.285    vc1/vgaRed[0]_i_3_n_0
    SLICE_X46Y34         LUT6 (Prop_lut6_I2_O)        0.124    21.409 r  vc1/vgaRed[0]_i_1/O
                         net (fo=1, routed)           0.000    21.409    vc1/next_vgaRed[0]
    SLICE_X46Y34         FDCE                                         r  vc1/vgaRed_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  ck0/inst/clkout1_buf/O
                         net (fo=55, routed)          1.442    38.447    vc1/CLK
    SLICE_X46Y34         FDCE                                         r  vc1/vgaRed_reg[0]/C
                         clock pessimism              0.564    39.010    
                         clock uncertainty           -0.098    38.913    
    SLICE_X46Y34         FDCE (Setup_fdce_C_D)        0.077    38.990    vc1/vgaRed_reg[0]
  -------------------------------------------------------------------
                         required time                         38.990    
                         arrival time                         -21.409    
  -------------------------------------------------------------------
                         slack                                 17.581    

Slack (MET) :             17.962ns  (required time - arrival time)
  Source:                 vc1/countv_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vc1/vgaRed_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.926ns  (logic 6.879ns (31.373%)  route 15.047ns (68.627%))
  Logic Levels:           14  (CARRY4=1 DSP48E1=1 LUT3=1 LUT4=1 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 38.446 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  ck0/inst/clkout1_buf/O
                         net (fo=55, routed)          1.566    -0.946    vc1/CLK
    SLICE_X51Y35         FDCE                                         r  vc1/countv_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y35         FDCE (Prop_fdce_C_Q)         0.456    -0.490 f  vc1/countv_reg[2]/Q
                         net (fo=25, routed)          1.370     0.880    vc1/countv[2]
    SLICE_X52Y33         LUT6 (Prop_lut6_I4_O)        0.124     1.004 r  vc1/next_vgaGreen3_i_18/O
                         net (fo=4, routed)           0.443     1.448    vc1/next_vgaGreen3_i_18_n_0
    SLICE_X52Y32         LUT5 (Prop_lut5_I3_O)        0.124     1.572 r  vc1/next_vgaGreen3_i_17/O
                         net (fo=8, routed)           0.695     2.267    vc1/next_vgaGreen3_i_17_n_0
    SLICE_X52Y32         LUT3 (Prop_lut3_I1_O)        0.124     2.391 r  vc1/next_vgaGreen3_i_1/O
                         net (fo=9, routed)           0.806     3.197    vc1/next_vgaGreen3_i_1_n_0
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[11]_P[1])
                                                      3.841     7.038 r  vc1/next_vgaRed4/P[1]
                         net (fo=2, routed)           1.195     8.233    vc1/next_vgaRed4_n_104
    SLICE_X54Y30         LUT4 (Prop_lut4_I2_O)        0.124     8.357 r  vc1/vgaRed[3]_i_278/O
                         net (fo=1, routed)           0.000     8.357    vc1/vgaRed[3]_i_278_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.000 r  vc1/vgaRed_reg[3]_i_150/O[3]
                         net (fo=546, routed)         5.782    14.782    vc1/vgaRed_reg[3]_i_150_n_4
    SLICE_X34Y12         LUT5 (Prop_lut5_I4_O)        0.307    15.089 f  vc1/vgaRed[2]_i_116/O
                         net (fo=4, routed)           0.952    16.041    vc1/vgaRed[2]_i_116_n_0
    SLICE_X34Y19         LUT6 (Prop_lut6_I0_O)        0.124    16.165 f  vc1/vgaRed[2]_i_181/O
                         net (fo=1, routed)           0.787    16.952    vc1/vgaRed[2]_i_181_n_0
    SLICE_X37Y15         LUT6 (Prop_lut6_I4_O)        0.124    17.076 f  vc1/vgaRed[2]_i_121/O
                         net (fo=1, routed)           1.090    18.166    vc1/vgaRed[2]_i_121_n_0
    SLICE_X39Y17         LUT6 (Prop_lut6_I0_O)        0.124    18.290 f  vc1/vgaRed[2]_i_48/O
                         net (fo=1, routed)           0.000    18.290    vc1/vgaRed[2]_i_48_n_0
    SLICE_X39Y17         MUXF7 (Prop_muxf7_I1_O)      0.217    18.507 f  vc1/vgaRed_reg[2]_i_19/O
                         net (fo=1, routed)           0.922    19.430    vd2/dff25/next_vgaRed4_5
    SLICE_X43Y24         LUT6 (Prop_lut6_I4_O)        0.299    19.729 f  vd2/dff25/vgaRed[2]_i_9/O
                         net (fo=1, routed)           0.154    19.883    vc1/Q_reg_5
    SLICE_X43Y24         LUT6 (Prop_lut6_I3_O)        0.124    20.007 r  vc1/vgaRed[2]_i_4/O
                         net (fo=1, routed)           0.850    20.857    vc1/vgaRed[2]_i_4_n_0
    SLICE_X44Y33         LUT6 (Prop_lut6_I2_O)        0.124    20.981 r  vc1/vgaRed[2]_i_1/O
                         net (fo=1, routed)           0.000    20.981    vc1/next_vgaRed[2]
    SLICE_X44Y33         FDCE                                         r  vc1/vgaRed_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  ck0/inst/clkout1_buf/O
                         net (fo=55, routed)          1.441    38.446    vc1/CLK
    SLICE_X44Y33         FDCE                                         r  vc1/vgaRed_reg[2]/C
                         clock pessimism              0.564    39.009    
                         clock uncertainty           -0.098    38.912    
    SLICE_X44Y33         FDCE (Setup_fdce_C_D)        0.031    38.943    vc1/vgaRed_reg[2]
  -------------------------------------------------------------------
                         required time                         38.943    
                         arrival time                         -20.981    
  -------------------------------------------------------------------
                         slack                                 17.962    

Slack (MET) :             32.199ns  (required time - arrival time)
  Source:                 vc1/countv_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vc1/vgaBlue_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.317ns  (logic 1.226ns (16.755%)  route 6.091ns (83.245%))
  Logic Levels:           6  (LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 38.446 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  ck0/inst/clkout1_buf/O
                         net (fo=55, routed)          1.566    -0.946    vc1/CLK
    SLICE_X51Y35         FDCE                                         r  vc1/countv_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y35         FDCE (Prop_fdce_C_Q)         0.456    -0.490 f  vc1/countv_reg[2]/Q
                         net (fo=25, routed)          1.370     0.880    vc1/countv[2]
    SLICE_X52Y33         LUT6 (Prop_lut6_I4_O)        0.124     1.004 r  vc1/next_vgaGreen3_i_18/O
                         net (fo=4, routed)           0.443     1.448    vc1/next_vgaGreen3_i_18_n_0
    SLICE_X52Y32         LUT5 (Prop_lut5_I3_O)        0.124     1.572 r  vc1/next_vgaGreen3_i_17/O
                         net (fo=8, routed)           0.843     2.414    vc1/next_vgaGreen3_i_17_n_0
    SLICE_X50Y33         LUT6 (Prop_lut6_I4_O)        0.124     2.538 r  vc1/vgaRed[3]_i_31/O
                         net (fo=6, routed)           1.250     3.788    vc1/vgaRed[3]_i_31_n_0
    SLICE_X47Y33         LUT6 (Prop_lut6_I0_O)        0.124     3.912 f  vc1/vgaRed[3]_i_15/O
                         net (fo=1, routed)           0.647     4.559    vc1/vgaRed[3]_i_15_n_0
    SLICE_X47Y33         LUT3 (Prop_lut3_I0_O)        0.124     4.683 r  vc1/vgaRed[3]_i_6/O
                         net (fo=6, routed)           0.609     5.292    vc1/vgaRed[3]_i_6_n_0
    SLICE_X44Y33         LUT3 (Prop_lut3_I0_O)        0.150     5.442 r  vc1/vgaBlue[3]_i_1/O
                         net (fo=4, routed)           0.930     6.372    vc1/next_vgaBlue[3]
    SLICE_X28Y34         FDCE                                         r  vc1/vgaBlue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  ck0/inst/clkout1_buf/O
                         net (fo=55, routed)          1.441    38.446    vc1/CLK
    SLICE_X28Y34         FDCE                                         r  vc1/vgaBlue_reg[3]/C
                         clock pessimism              0.492    38.937    
                         clock uncertainty           -0.098    38.840    
    SLICE_X28Y34         FDCE (Setup_fdce_C_D)       -0.269    38.571    vc1/vgaBlue_reg[3]
  -------------------------------------------------------------------
                         required time                         38.571    
                         arrival time                          -6.372    
  -------------------------------------------------------------------
                         slack                                 32.199    

Slack (MET) :             35.489ns  (required time - arrival time)
  Source:                 vd2/dff3/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vd2/dff10/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.420ns  (logic 0.828ns (18.734%)  route 3.592ns (81.266%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 38.449 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  ck0/inst/clkout1_buf/O
                         net (fo=55, routed)          1.564    -0.948    vd2/dff3/clk_out1
    SLICE_X39Y41         FDCE                                         r  vd2/dff3/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y41         FDCE (Prop_fdce_C_Q)         0.456    -0.492 f  vd2/dff3/Q_reg/Q
                         net (fo=11, routed)          1.159     0.668    vd2/dff11/counter_3
    SLICE_X37Y42         LUT6 (Prop_lut6_I3_O)        0.124     0.792 r  vd2/dff11/Q_i_2__4/O
                         net (fo=7, routed)           0.980     1.772    vd2/dff18/Q_reg_5
    SLICE_X41Y41         LUT6 (Prop_lut6_I2_O)        0.124     1.896 r  vd2/dff18/Q_i_2/O
                         net (fo=24, routed)          1.453     3.348    vd2/dff0/Q_reg_2
    SLICE_X36Y42         LUT6 (Prop_lut6_I2_O)        0.124     3.472 r  vd2/dff0/Q_i_1__0/O
                         net (fo=1, routed)           0.000     3.472    vd2/dff10/counter_n_10
    SLICE_X36Y42         FDCE                                         r  vd2/dff10/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  ck0/inst/clkout1_buf/O
                         net (fo=55, routed)          1.444    38.449    vd2/dff10/clk_out1
    SLICE_X36Y42         FDCE                                         r  vd2/dff10/Q_reg/C
                         clock pessimism              0.579    39.027    
                         clock uncertainty           -0.098    38.930    
    SLICE_X36Y42         FDCE (Setup_fdce_C_D)        0.031    38.961    vd2/dff10/Q_reg
  -------------------------------------------------------------------
                         required time                         38.961    
                         arrival time                          -3.472    
  -------------------------------------------------------------------
                         slack                                 35.489    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 vc1/countv_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vc1/countv_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.761%)  route 0.160ns (46.239%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  ck0/inst/clkout1_buf/O
                         net (fo=55, routed)          0.562    -0.619    vc1/CLK
    SLICE_X53Y35         FDCE                                         r  vc1/countv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.478 r  vc1/countv_reg[1]/Q
                         net (fo=22, routed)          0.160    -0.318    vc1/countv[1]
    SLICE_X52Y35         LUT5 (Prop_lut5_I0_O)        0.045    -0.273 r  vc1/countv[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.273    vc1/countv[3]_i_1_n_0
    SLICE_X52Y35         FDCE                                         r  vc1/countv_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  ck0/inst/clkout1_buf/O
                         net (fo=55, routed)          0.832    -0.858    vc1/CLK
    SLICE_X52Y35         FDCE                                         r  vc1/countv_reg[3]/C
                         clock pessimism              0.251    -0.606    
    SLICE_X52Y35         FDCE (Hold_fdce_C_D)         0.120    -0.486    vc1/countv_reg[3]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 vd2/dff0/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vd2/dff7/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.603%)  route 0.174ns (48.397%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  ck0/inst/clkout1_buf/O
                         net (fo=55, routed)          0.562    -0.619    vd2/dff0/clk_out1
    SLICE_X39Y40         FDCE                                         r  vd2/dff0/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDCE (Prop_fdce_C_Q)         0.141    -0.478 r  vd2/dff0/Q_reg/Q
                         net (fo=30, routed)          0.174    -0.304    vd2/dff0/counter_0
    SLICE_X38Y40         LUT6 (Prop_lut6_I0_O)        0.045    -0.259 r  vd2/dff0/Q_i_1__22/O
                         net (fo=1, routed)           0.000    -0.259    vd2/dff7/counter_n_7
    SLICE_X38Y40         FDCE                                         r  vd2/dff7/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  ck0/inst/clkout1_buf/O
                         net (fo=55, routed)          0.831    -0.859    vd2/dff7/clk_out1
    SLICE_X38Y40         FDCE                                         r  vd2/dff7/Q_reg/C
                         clock pessimism              0.252    -0.606    
    SLICE_X38Y40         FDCE (Hold_fdce_C_D)         0.120    -0.486    vd2/dff7/Q_reg
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 vc1/countv_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vc1/countv_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.246ns (70.135%)  route 0.105ns (29.865%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  ck0/inst/clkout1_buf/O
                         net (fo=55, routed)          0.562    -0.619    vc1/CLK
    SLICE_X50Y34         FDCE                                         r  vc1/countv_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y34         FDCE (Prop_fdce_C_Q)         0.148    -0.471 r  vc1/countv_reg[8]/Q
                         net (fo=17, routed)          0.105    -0.367    vc1/countv[8]
    SLICE_X50Y34         LUT6 (Prop_lut6_I5_O)        0.098    -0.269 r  vc1/countv[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.269    vc1/countv[9]_i_2_n_0
    SLICE_X50Y34         FDCE                                         r  vc1/countv_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  ck0/inst/clkout1_buf/O
                         net (fo=55, routed)          0.831    -0.859    vc1/CLK
    SLICE_X50Y34         FDCE                                         r  vc1/countv_reg[9]/C
                         clock pessimism              0.239    -0.619    
    SLICE_X50Y34         FDCE (Hold_fdce_C_D)         0.120    -0.499    vc1/countv_reg[9]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 vd2/dff0/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vd2/dff16/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.025%)  route 0.193ns (50.975%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  ck0/inst/clkout1_buf/O
                         net (fo=55, routed)          0.562    -0.619    vd2/dff0/clk_out1
    SLICE_X39Y40         FDCE                                         r  vd2/dff0/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDCE (Prop_fdce_C_Q)         0.141    -0.478 r  vd2/dff0/Q_reg/Q
                         net (fo=30, routed)          0.193    -0.285    vd2/dff0/counter_0
    SLICE_X38Y41         LUT6 (Prop_lut6_I0_O)        0.045    -0.240 r  vd2/dff0/Q_i_1__6/O
                         net (fo=1, routed)           0.000    -0.240    vd2/dff16/counter_n_16
    SLICE_X38Y41         FDCE                                         r  vd2/dff16/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  ck0/inst/clkout1_buf/O
                         net (fo=55, routed)          0.831    -0.859    vd2/dff16/clk_out1
    SLICE_X38Y41         FDCE                                         r  vd2/dff16/Q_reg/C
                         clock pessimism              0.255    -0.603    
    SLICE_X38Y41         FDCE (Hold_fdce_C_D)         0.120    -0.483    vd2/dff16/Q_reg
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 vc1/countv_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vc1/countv_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.186ns (47.715%)  route 0.204ns (52.285%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  ck0/inst/clkout1_buf/O
                         net (fo=55, routed)          0.562    -0.619    vc1/CLK
    SLICE_X53Y35         FDCE                                         r  vc1/countv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.478 r  vc1/countv_reg[1]/Q
                         net (fo=22, routed)          0.204    -0.275    vc1/countv[1]
    SLICE_X52Y34         LUT6 (Prop_lut6_I2_O)        0.045    -0.230 r  vc1/countv[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    vc1/countv[5]_i_1_n_0
    SLICE_X52Y34         FDCE                                         r  vc1/countv_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  ck0/inst/clkout1_buf/O
                         net (fo=55, routed)          0.831    -0.859    vc1/CLK
    SLICE_X52Y34         FDCE                                         r  vc1/countv_reg[5]/C
                         clock pessimism              0.253    -0.605    
    SLICE_X52Y34         FDCE (Hold_fdce_C_D)         0.120    -0.485    vc1/countv_reg[5]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 vd2/dff3/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vd2/dff4/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.882%)  route 0.180ns (49.118%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  ck0/inst/clkout1_buf/O
                         net (fo=55, routed)          0.562    -0.619    vd2/dff3/clk_out1
    SLICE_X39Y41         FDCE                                         r  vd2/dff3/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y41         FDCE (Prop_fdce_C_Q)         0.141    -0.478 r  vd2/dff3/Q_reg/Q
                         net (fo=11, routed)          0.180    -0.299    vd2/dff0/counter_3
    SLICE_X39Y40         LUT6 (Prop_lut6_I5_O)        0.045    -0.254 r  vd2/dff0/Q_i_1__19/O
                         net (fo=1, routed)           0.000    -0.254    vd2/dff4/counter_n_4
    SLICE_X39Y40         FDCE                                         r  vd2/dff4/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  ck0/inst/clkout1_buf/O
                         net (fo=55, routed)          0.831    -0.859    vd2/dff4/clk_out1
    SLICE_X39Y40         FDCE                                         r  vd2/dff4/Q_reg/C
                         clock pessimism              0.255    -0.603    
    SLICE_X39Y40         FDCE (Hold_fdce_C_D)         0.091    -0.512    vd2/dff4/Q_reg
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 vc1/countv_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vc1/countv_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.480%)  route 0.187ns (47.520%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  ck0/inst/clkout1_buf/O
                         net (fo=55, routed)          0.562    -0.619    vc1/CLK
    SLICE_X50Y35         FDCE                                         r  vc1/countv_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y35         FDCE (Prop_fdce_C_Q)         0.164    -0.455 r  vc1/countv_reg[7]/Q
                         net (fo=20, routed)          0.187    -0.268    vc1/countv[7]
    SLICE_X50Y35         LUT3 (Prop_lut3_I0_O)        0.043    -0.225 r  vc1/countv[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.225    vc1/countv[7]_i_1_n_0
    SLICE_X50Y35         FDCE                                         r  vc1/countv_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  ck0/inst/clkout1_buf/O
                         net (fo=55, routed)          0.832    -0.858    vc1/CLK
    SLICE_X50Y35         FDCE                                         r  vc1/countv_reg[7]/C
                         clock pessimism              0.238    -0.619    
    SLICE_X50Y35         FDCE (Hold_fdce_C_D)         0.133    -0.486    vc1/countv_reg[7]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 vd2/dff21/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vd2/dff21/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.691%)  route 0.167ns (47.309%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  ck0/inst/clkout1_buf/O
                         net (fo=55, routed)          0.562    -0.619    vd2/dff21/clk_out1
    SLICE_X37Y41         FDCE                                         r  vd2/dff21/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDCE (Prop_fdce_C_Q)         0.141    -0.478 r  vd2/dff21/Q_reg/Q
                         net (fo=2, routed)           0.167    -0.311    vd2/dff0/counter_21
    SLICE_X37Y41         LUT6 (Prop_lut6_I2_O)        0.045    -0.266 r  vd2/dff0/Q_i_1__10/O
                         net (fo=1, routed)           0.000    -0.266    vd2/dff21/counter_n_21
    SLICE_X37Y41         FDCE                                         r  vd2/dff21/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  ck0/inst/clkout1_buf/O
                         net (fo=55, routed)          0.831    -0.859    vd2/dff21/clk_out1
    SLICE_X37Y41         FDCE                                         r  vd2/dff21/Q_reg/C
                         clock pessimism              0.239    -0.619    
    SLICE_X37Y41         FDCE (Hold_fdce_C_D)         0.091    -0.528    vd2/dff21/Q_reg
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 vd2/dff3/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vd2/dff8/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.114%)  route 0.185ns (49.886%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  ck0/inst/clkout1_buf/O
                         net (fo=55, routed)          0.562    -0.619    vd2/dff3/clk_out1
    SLICE_X39Y41         FDCE                                         r  vd2/dff3/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y41         FDCE (Prop_fdce_C_Q)         0.141    -0.478 r  vd2/dff3/Q_reg/Q
                         net (fo=11, routed)          0.185    -0.293    vd2/dff0/counter_3
    SLICE_X36Y41         LUT6 (Prop_lut6_I5_O)        0.045    -0.248 r  vd2/dff0/Q_i_1__16/O
                         net (fo=1, routed)           0.000    -0.248    vd2/dff8/counter_n_8
    SLICE_X36Y41         FDCE                                         r  vd2/dff8/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  ck0/inst/clkout1_buf/O
                         net (fo=55, routed)          0.831    -0.859    vd2/dff8/clk_out1
    SLICE_X36Y41         FDCE                                         r  vd2/dff8/Q_reg/C
                         clock pessimism              0.255    -0.603    
    SLICE_X36Y41         FDCE (Hold_fdce_C_D)         0.091    -0.512    vd2/dff8/Q_reg
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 vd2/dff13/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vd2/dff13/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  ck0/inst/clkout1_buf/O
                         net (fo=55, routed)          0.562    -0.619    vd2/dff13/clk_out1
    SLICE_X38Y42         FDCE                                         r  vd2/dff13/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDCE (Prop_fdce_C_Q)         0.164    -0.455 r  vd2/dff13/Q_reg/Q
                         net (fo=2, routed)           0.175    -0.280    vd2/dff0/counter_13
    SLICE_X38Y42         LUT6 (Prop_lut6_I3_O)        0.045    -0.235 r  vd2/dff0/Q_i_1__2/O
                         net (fo=1, routed)           0.000    -0.235    vd2/dff13/counter_n_13
    SLICE_X38Y42         FDCE                                         r  vd2/dff13/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    ck0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ck0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    ck0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  ck0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    ck0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  ck0/inst/clkout1_buf/O
                         net (fo=55, routed)          0.831    -0.859    vd2/dff13/clk_out1
    SLICE_X38Y42         FDCE                                         r  vd2/dff13/Q_reg/C
                         clock pessimism              0.239    -0.619    
    SLICE_X38Y42         FDCE (Hold_fdce_C_D)         0.120    -0.499    vd2/dff13/Q_reg
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { ck0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    ck0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  ck0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X28Y34     vc1/vgaBlue_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X50Y30     vc1/counth_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X50Y30     vc1/counth_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X50Y30     vc1/counth_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X50Y30     vc1/counth_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X50Y32     vc1/counth_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X50Y32     vc1/counth_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X49Y32     vc1/counth_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  ck0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X28Y34     vc1/vgaBlue_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y30     vc1/counth_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y30     vc1/counth_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y30     vc1/counth_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y30     vc1/counth_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X49Y32     vc1/counth_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X49Y32     vc1/counth_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X49Y32     vc1/counth_reg[8]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y33     vc1/countv_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y33     vc1/countv_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X28Y34     vc1/vgaBlue_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X28Y34     vc1/vgaBlue_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y30     vc1/counth_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y30     vc1/counth_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y30     vc1/counth_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y30     vc1/counth_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y30     vc1/counth_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y30     vc1/counth_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y30     vc1/counth_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X50Y30     vc1/counth_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ck0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    ck0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ck0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ck0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  ck0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  ck0/inst/mmcm_adv_inst/CLKFBOUT



