// Seed: 2697937627
module module_0 (
    input uwire id_0,
    input supply0 id_1,
    input tri0 id_2,
    input wand id_3,
    output supply0 id_4,
    input wire id_5,
    output wand id_6,
    output logic id_7,
    input wor id_8,
    output wand void id_9,
    input supply1 id_10,
    input uwire id_11,
    output wand id_12,
    input tri0 id_13
);
  logic id_15;
  final begin : LABEL_0
    id_7 <= 1'b0;
  end
  assign id_7 = -1;
  wire id_16;
endmodule
module module_1 #(
    parameter id_10 = 32'd83,
    parameter id_4  = 32'd72
) (
    input supply0 id_0,
    input wor id_1,
    input supply1 id_2,
    input tri1 id_3,
    output wire _id_4,
    output wor id_5,
    input uwire id_6,
    inout tri id_7,
    input tri1 id_8[id_10  +  id_4 : 1],
    input wor id_9,
    input uwire _id_10,
    input tri0 id_11,
    output logic id_12,
    input tri id_13,
    input wand id_14
);
  always id_12 <= -1'd0;
  module_0 modCall_1 (
      id_0,
      id_7,
      id_8,
      id_2,
      id_7,
      id_13,
      id_7,
      id_12,
      id_11,
      id_5,
      id_1,
      id_0,
      id_5,
      id_8
  );
  assign modCall_1.id_12 = 0;
endmodule
