verilog work  "e:/projects/tp_gen_2015_feb/tp_gen_2015-2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v"
verilog work  "e:/projects/tp_gen_2015_feb/tp_gen_2015-2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v"
verilog work  "e:/projects/tp_gen_2015_feb/tp_gen_2015-2.srcs/sources_1/ip/ila_0_0/sim/ila_0.v"
verilog work  "E:/projects/tp_gen_2015_feb/tp_gen_2015-2.srcs/sources_1/imports/tdc_front_top.v"
verilog work  "E:/projects/tp_gen_2015_feb/tp_gen_2015-2.srcs/sim_1/new/tp_gen_tb.v"
verilog work "C:/Xilinx/Vivado/2013.4/data/verilog/src/glbl.v"
nosort
