$date
	Mon Sep 13 12:26:35 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module signalControl_tb $end
$var wire 2 ! main [1:0] $end
$var wire 2 " cntry [1:0] $end
$var reg 1 # clear $end
$var reg 1 $ clock $end
$var reg 1 % flag $end
$scope module uut $end
$var wire 1 # clear $end
$var wire 1 $ clock $end
$var wire 1 % flag $end
$var reg 2 & contry [1:0] $end
$var reg 2 ' hwy [1:0] $end
$var reg 3 ( nxt_state [2:0] $end
$var reg 3 ) state [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 )
b0 (
b10 '
b0 &
0%
0$
1#
b0 "
b10 !
$end
#10
1$
#20
0$
#30
1$
#40
0$
#50
1$
#60
0$
#70
1$
#80
0$
#90
1$
#100
0#
0$
#110
1$
#120
0$
#130
1$
#140
0$
#150
1$
#160
0$
#170
1$
#180
0$
#190
1$
#200
b1 (
0$
1%
#210
b1 !
b1 '
b1 )
1$
#220
0$
#230
b0 !
b0 '
b10 )
b10 (
1$
#240
0$
#250
1$
#260
0$
#270
1$
#280
0$
#290
1$
#300
0$
0%
#310
b10 "
b10 &
b11 )
b11 (
1$
#320
0$
#330
1$
#340
0$
#350
1$
#360
0$
#370
1$
#380
0$
#390
1$
#400
0$
#410
1$
#420
0$
#430
1$
#440
0$
#450
1$
#460
0$
#470
1$
#480
0$
#490
1$
#500
0$
1%
#510
1$
#520
0$
#530
1$
#540
0$
#550
1$
#560
0$
#570
1$
#580
0$
#590
1$
#600
b100 (
0$
0%
#610
b1 "
b1 &
b100 )
1$
#620
0$
#630
b0 "
b0 &
b10 !
b10 '
b0 )
b0 (
1$
#640
0$
#650
1$
#660
0$
#670
1$
#680
0$
#690
1$
#700
0$
#710
1$
#720
0$
#730
1$
#740
0$
#750
1$
#760
0$
#770
1$
#780
0$
#790
1$
#800
b1 (
0$
1%
#810
b1 !
b1 '
b1 )
1$
#820
0$
#830
b0 !
b0 '
b10 )
b10 (
1$
#840
0$
#850
1$
#860
0$
#870
1$
#880
0$
#890
1$
#900
0$
0%
#910
b10 "
b10 &
b11 )
b11 (
1$
#920
0$
#930
1$
#940
0$
#950
1$
#960
0$
#970
1$
#980
0$
#990
1$
#1000
0$
