# Pipelined-MIPS-CPU-in-Verilog
Designed a 5-stage pipelined MIPS processor in Verilog (IF, ID, EX, MEM, WB). Supports instruction-level parallelism with hazard handling via stalling and forwarding. Simulates core pipeline behavior for educational and performance analysis.
