<stg><name>add_hw</name>


<trans_list>

<trans id="203" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="233" from="2" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln262" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="234" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln262" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="232" from="3" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="208" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="237" from="5" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln267" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="238" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln267" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="236" from="6" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="213" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="214" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="241" from="9" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="242" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="240" from="10" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="219" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="247" from="12" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="248" from="12" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="244" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="245" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="246" from="15" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="226" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="251" from="17" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="252" from="17" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln290" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="250" from="18" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:0  %index2_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %index2)

]]></Node>
<StgValue><ssdm name="index2_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %index1_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %index1)

]]></Node>
<StgValue><ssdm name="index1_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="4" op_0_bw="6">
<![CDATA[
:2  %trunc_ln264 = trunc i6 %index1_read to i4

]]></Node>
<StgValue><ssdm name="trunc_ln264"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="8" op_0_bw="4">
<![CDATA[
:3  %zext_ln264_1 = zext i4 %trunc_ln264 to i8

]]></Node>
<StgValue><ssdm name="zext_ln264_1"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
:4  %tmp_18 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %trunc_ln264, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="7">
<![CDATA[
:5  %zext_ln264_2 = zext i7 %tmp_18 to i8

]]></Node>
<StgValue><ssdm name="zext_ln264_2"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:6  %add_ln264 = add i8 %zext_ln264_2, %zext_ln264_1

]]></Node>
<StgValue><ssdm name="add_ln264"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %1

]]></Node>
<StgValue><ssdm name="br_ln262"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0  %i_0 = phi i4 [ 0, %0 ], [ %i, %hls_label_9 ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %icmp_ln262 = icmp eq i4 %i_0, -8

]]></Node>
<StgValue><ssdm name="icmp_ln262"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %i = add i4 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln262, label %.preheader.preheader, label %hls_label_9

]]></Node>
<StgValue><ssdm name="br_ln262"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln262" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="4">
<![CDATA[
hls_label_9:3  %zext_ln264_3 = zext i4 %i_0 to i8

]]></Node>
<StgValue><ssdm name="zext_ln264_3"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln262" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_9:4  %add_ln264_1 = add i8 %add_ln264, %zext_ln264_3

]]></Node>
<StgValue><ssdm name="add_ln264_1"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln262" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="8">
<![CDATA[
hls_label_9:5  %zext_ln264_4 = zext i8 %add_ln264_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln264_4"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln262" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_9:6  %state_matrix_addr = getelementptr [144 x i8]* %state_matrix, i64 0, i64 %zext_ln264_4

]]></Node>
<StgValue><ssdm name="state_matrix_addr"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln262" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="8">
<![CDATA[
hls_label_9:7  %state_matrix_load = load i8* %state_matrix_addr, align 1

]]></Node>
<StgValue><ssdm name="state_matrix_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln262" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_9:0  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln262" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_9:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln263"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln262" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="4">
<![CDATA[
hls_label_9:2  %zext_ln264 = zext i4 %i_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln264"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln262" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="8">
<![CDATA[
hls_label_9:7  %state_matrix_load = load i8* %state_matrix_addr, align 1

]]></Node>
<StgValue><ssdm name="state_matrix_load"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln262" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_9:8  %arr1_addr = getelementptr [8 x i8]* %arr1, i64 0, i64 %zext_ln264

]]></Node>
<StgValue><ssdm name="arr1_addr"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln262" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="8" op_1_bw="3">
<![CDATA[
hls_label_9:9  store i8 %state_matrix_load, i8* %arr1_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln264"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln262" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_9:10  %empty_96 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_96"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln262" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0">
<![CDATA[
hls_label_9:11  br label %1

]]></Node>
<StgValue><ssdm name="br_ln262"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="4" op_0_bw="5">
<![CDATA[
.preheader.preheader:0  %trunc_ln269 = trunc i5 %index2_read to i4

]]></Node>
<StgValue><ssdm name="trunc_ln269"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="4">
<![CDATA[
.preheader.preheader:1  %zext_ln269_1 = zext i4 %trunc_ln269 to i8

]]></Node>
<StgValue><ssdm name="zext_ln269_1"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
.preheader.preheader:2  %tmp_19 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %trunc_ln269, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="7">
<![CDATA[
.preheader.preheader:3  %zext_ln269_2 = zext i7 %tmp_19 to i8

]]></Node>
<StgValue><ssdm name="zext_ln269_2"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:4  %add_ln269 = add i8 %zext_ln269_2, %zext_ln269_1

]]></Node>
<StgValue><ssdm name="add_ln269"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:5  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln267"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="52" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader:0  %i1_0 = phi i4 [ %i_29, %hls_label_10 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i1_0"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:1  %icmp_ln267 = icmp eq i4 %i1_0, -8

]]></Node>
<StgValue><ssdm name="icmp_ln267"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_97 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty_97"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:3  %i_29 = add i4 %i1_0, 1

]]></Node>
<StgValue><ssdm name="i_29"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %icmp_ln267, label %2, label %hls_label_10

]]></Node>
<StgValue><ssdm name="br_ln267"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln267" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="4">
<![CDATA[
hls_label_10:3  %zext_ln269_3 = zext i4 %i1_0 to i8

]]></Node>
<StgValue><ssdm name="zext_ln269_3"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln267" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_10:4  %add_ln269_1 = add i8 %add_ln269, %zext_ln269_3

]]></Node>
<StgValue><ssdm name="add_ln269_1"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln267" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="8">
<![CDATA[
hls_label_10:5  %zext_ln269_4 = zext i8 %add_ln269_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln269_4"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln267" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_10:6  %state_matrix_addr_151 = getelementptr [144 x i8]* %state_matrix, i64 0, i64 %zext_ln269_4

]]></Node>
<StgValue><ssdm name="state_matrix_addr_151"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln267" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="8">
<![CDATA[
hls_label_10:7  %state_matrix_load_3 = load i8* %state_matrix_addr_151, align 1

]]></Node>
<StgValue><ssdm name="state_matrix_load_3"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="62" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln267" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_10:0  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str11)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="63" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln267" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_10:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln268"/></StgValue>
</operation>

<operation id="64" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln267" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="4">
<![CDATA[
hls_label_10:2  %zext_ln269 = zext i4 %i1_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln269"/></StgValue>
</operation>

<operation id="65" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln267" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="8">
<![CDATA[
hls_label_10:7  %state_matrix_load_3 = load i8* %state_matrix_addr_151, align 1

]]></Node>
<StgValue><ssdm name="state_matrix_load_3"/></StgValue>
</operation>

<operation id="66" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln267" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_10:8  %arr2_addr = getelementptr [8 x i8]* %arr2, i64 0, i64 %zext_ln269

]]></Node>
<StgValue><ssdm name="arr2_addr"/></StgValue>
</operation>

<operation id="67" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln267" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="8" op_1_bw="3">
<![CDATA[
hls_label_10:9  store i8 %state_matrix_load_3, i8* %arr2_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln269"/></StgValue>
</operation>

<operation id="68" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln267" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_10:10  %empty_98 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str11, i32 %tmp_s)

]]></Node>
<StgValue><ssdm name="empty_98"/></StgValue>
</operation>

<operation id="69" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln267" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0">
<![CDATA[
hls_label_10:11  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln267"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="70" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="2" op_0_bw="32">
<![CDATA[
:0  %carry_0 = alloca i2

]]></Node>
<StgValue><ssdm name="carry_0"/></StgValue>
</operation>

<operation id="71" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
:1  call fastcc void @convert_hex_to_binar([8 x i8]* %arr1, [32 x i8]* %arr3)

]]></Node>
<StgValue><ssdm name="call_ln272"/></StgValue>
</operation>

<operation id="72" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
:2  call fastcc void @convert_hex_to_binar([8 x i8]* %arr2, [32 x i8]* %arr4)

]]></Node>
<StgValue><ssdm name="call_ln273"/></StgValue>
</operation>

<operation id="73" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3  store i2 0, i2* %carry_0

]]></Node>
<StgValue><ssdm name="store_ln277"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="74" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
:1  call fastcc void @convert_hex_to_binar([8 x i8]* %arr1, [32 x i8]* %arr3)

]]></Node>
<StgValue><ssdm name="call_ln272"/></StgValue>
</operation>

<operation id="75" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
:2  call fastcc void @convert_hex_to_binar([8 x i8]* %arr2, [32 x i8]* %arr4)

]]></Node>
<StgValue><ssdm name="call_ln273"/></StgValue>
</operation>

<operation id="76" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %3

]]></Node>
<StgValue><ssdm name="br_ln277"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="77" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0  %i2_0 = phi i6 [ 31, %2 ], [ %i_31, %hls_label_11_end ]

]]></Node>
<StgValue><ssdm name="i2_0"/></StgValue>
</operation>

<operation id="78" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
:1  %tmp_17 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %i2_0, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="79" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_99 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></Node>
<StgValue><ssdm name="empty_99"/></StgValue>
</operation>

<operation id="80" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_17, label %.preheader6.preheader, label %hls_label_11_begin

]]></Node>
<StgValue><ssdm name="br_ln277"/></StgValue>
</operation>

<operation id="81" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_11_begin:1  %tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str12)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="82" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="6">
<![CDATA[
hls_label_11_begin:3  %zext_ln279 = zext i6 %i2_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln279"/></StgValue>
</operation>

<operation id="83" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_11_begin:4  %arr3_addr = getelementptr [32 x i8]* %arr3, i64 0, i64 %zext_ln279

]]></Node>
<StgValue><ssdm name="arr3_addr"/></StgValue>
</operation>

<operation id="84" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="5">
<![CDATA[
hls_label_11_begin:5  %arr3_load = load i8* %arr3_addr, align 1

]]></Node>
<StgValue><ssdm name="arr3_load"/></StgValue>
</operation>

<operation id="85" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_11_begin:7  %arr4_addr = getelementptr [32 x i8]* %arr4, i64 0, i64 %zext_ln279

]]></Node>
<StgValue><ssdm name="arr4_addr"/></StgValue>
</operation>

<operation id="86" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="5">
<![CDATA[
hls_label_11_begin:8  %arr4_load = load i8* %arr4_addr, align 1

]]></Node>
<StgValue><ssdm name="arr4_load"/></StgValue>
</operation>

<operation id="87" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_11_end:0  %empty_100 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str12, i32 %tmp_5)

]]></Node>
<StgValue><ssdm name="empty_100"/></StgValue>
</operation>

<operation id="88" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_11_end:1  %i_31 = add i6 %i2_0, -1

]]></Node>
<StgValue><ssdm name="i_31"/></StgValue>
</operation>

<operation id="89" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0">
<![CDATA[
hls_label_11_end:2  br label %3

]]></Node>
<StgValue><ssdm name="br_ln277"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="90" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
hls_label_11_begin:0  %carry_0_load = load i2* %carry_0

]]></Node>
<StgValue><ssdm name="carry_0_load"/></StgValue>
</operation>

<operation id="91" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_11_begin:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln278"/></StgValue>
</operation>

<operation id="92" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="5">
<![CDATA[
hls_label_11_begin:5  %arr3_load = load i8* %arr3_addr, align 1

]]></Node>
<StgValue><ssdm name="arr3_load"/></StgValue>
</operation>

<operation id="93" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="9" op_0_bw="8">
<![CDATA[
hls_label_11_begin:6  %sext_ln279 = sext i8 %arr3_load to i9

]]></Node>
<StgValue><ssdm name="sext_ln279"/></StgValue>
</operation>

<operation id="94" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="5">
<![CDATA[
hls_label_11_begin:8  %arr4_load = load i8* %arr4_addr, align 1

]]></Node>
<StgValue><ssdm name="arr4_load"/></StgValue>
</operation>

<operation id="95" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="9" op_0_bw="8">
<![CDATA[
hls_label_11_begin:9  %sext_ln279_1 = sext i8 %arr4_load to i9

]]></Node>
<StgValue><ssdm name="sext_ln279_1"/></StgValue>
</operation>

<operation id="96" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
hls_label_11_begin:10  %or_ln = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 -24, i2 %carry_0_load)

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="97" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="10" op_0_bw="8">
<![CDATA[
hls_label_11_begin:11  %sext_ln279_2 = sext i8 %or_ln to i10

]]></Node>
<StgValue><ssdm name="sext_ln279_2"/></StgValue>
</operation>

<operation id="98" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_11_begin:12  %add_ln279 = add i9 %sext_ln279_1, %sext_ln279

]]></Node>
<StgValue><ssdm name="add_ln279"/></StgValue>
</operation>

<operation id="99" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="10" op_0_bw="9">
<![CDATA[
hls_label_11_begin:13  %sext_ln279_3 = sext i9 %add_ln279 to i10

]]></Node>
<StgValue><ssdm name="sext_ln279_3"/></StgValue>
</operation>

<operation id="100" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_11_begin:14  %sum1 = add i10 %sext_ln279_2, %sext_ln279_3

]]></Node>
<StgValue><ssdm name="sum1"/></StgValue>
</operation>

<operation id="101" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0" op_4_bw="10" op_5_bw="0" op_6_bw="10" op_7_bw="0" op_8_bw="10" op_9_bw="0">
<![CDATA[
hls_label_11_begin:15  switch i10 %sum1, label %hls_label_11_end [
    i10 0, label %4
    i10 1, label %5
    i10 2, label %6
    i10 3, label %7
  ]

]]></Node>
<StgValue><ssdm name="switch_ln280"/></StgValue>
</operation>

<operation id="102" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sum1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="8">
<![CDATA[
:0  store i8 49, i8* %arr3_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln284"/></StgValue>
</operation>

<operation id="103" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sum1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="2">
<![CDATA[
:1  store i2 1, i2* %carry_0

]]></Node>
<StgValue><ssdm name="store_ln284"/></StgValue>
</operation>

<operation id="104" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sum1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %hls_label_11_end

]]></Node>
<StgValue><ssdm name="br_ln284"/></StgValue>
</operation>

<operation id="105" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sum1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="8">
<![CDATA[
:0  store i8 48, i8* %arr3_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln283"/></StgValue>
</operation>

<operation id="106" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sum1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="2">
<![CDATA[
:1  store i2 1, i2* %carry_0

]]></Node>
<StgValue><ssdm name="store_ln283"/></StgValue>
</operation>

<operation id="107" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sum1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %hls_label_11_end

]]></Node>
<StgValue><ssdm name="br_ln283"/></StgValue>
</operation>

<operation id="108" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sum1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="8">
<![CDATA[
:0  store i8 49, i8* %arr3_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln282"/></StgValue>
</operation>

<operation id="109" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sum1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="2">
<![CDATA[
:1  store i2 0, i2* %carry_0

]]></Node>
<StgValue><ssdm name="store_ln282"/></StgValue>
</operation>

<operation id="110" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sum1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %hls_label_11_end

]]></Node>
<StgValue><ssdm name="br_ln282"/></StgValue>
</operation>

<operation id="111" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sum1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="8" op_1_bw="5" op_2_bw="8">
<![CDATA[
:0  store i8 48, i8* %arr3_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln281"/></StgValue>
</operation>

<operation id="112" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sum1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="2">
<![CDATA[
:1  store i2 0, i2* %carry_0

]]></Node>
<StgValue><ssdm name="store_ln281"/></StgValue>
</operation>

<operation id="113" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="sum1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %hls_label_11_end

]]></Node>
<StgValue><ssdm name="br_ln281"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="114" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0">
<![CDATA[
.preheader6.preheader:0  br label %.preheader6

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="115" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader6:0  %i_0_i = phi i4 [ %i_30, %hls_label_6 ], [ 0, %.preheader6.preheader ]

]]></Node>
<StgValue><ssdm name="i_0_i"/></StgValue>
</operation>

<operation id="116" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader6:1  %icmp_ln114 = icmp eq i4 %i_0_i, -8

]]></Node>
<StgValue><ssdm name="icmp_ln114"/></StgValue>
</operation>

<operation id="117" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader6:2  %empty_101 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty_101"/></StgValue>
</operation>

<operation id="118" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader6:3  %i_30 = add i4 %i_0_i, 1

]]></Node>
<StgValue><ssdm name="i_30"/></StgValue>
</operation>

<operation id="119" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader6:4  br i1 %icmp_ln114, label %convert_binary_to_hex_hw.exit.preheader, label %hls_label_6

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="120" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="3" op_0_bw="4">
<![CDATA[
hls_label_6:2  %trunc_ln116 = trunc i4 %i_0_i to i3

]]></Node>
<StgValue><ssdm name="trunc_ln116"/></StgValue>
</operation>

<operation id="121" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
hls_label_6:3  %shl_ln = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %trunc_ln116, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="122" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="5">
<![CDATA[
hls_label_6:4  %zext_ln116 = zext i5 %shl_ln to i64

]]></Node>
<StgValue><ssdm name="zext_ln116"/></StgValue>
</operation>

<operation id="123" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:5  %arr3_addr_9 = getelementptr [32 x i8]* %arr3, i64 0, i64 %zext_ln116

]]></Node>
<StgValue><ssdm name="arr3_addr_9"/></StgValue>
</operation>

<operation id="124" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="5">
<![CDATA[
hls_label_6:6  %arr3_load_8 = load i8* %arr3_addr_9, align 1

]]></Node>
<StgValue><ssdm name="arr3_load_8"/></StgValue>
</operation>

<operation id="125" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_6:8  %or_ln117 = or i5 %shl_ln, 1

]]></Node>
<StgValue><ssdm name="or_ln117"/></StgValue>
</operation>

<operation id="126" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="5">
<![CDATA[
hls_label_6:9  %zext_ln117 = zext i5 %or_ln117 to i64

]]></Node>
<StgValue><ssdm name="zext_ln117"/></StgValue>
</operation>

<operation id="127" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:10  %arr3_addr_10 = getelementptr [32 x i8]* %arr3, i64 0, i64 %zext_ln117

]]></Node>
<StgValue><ssdm name="arr3_addr_10"/></StgValue>
</operation>

<operation id="128" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="5">
<![CDATA[
hls_label_6:11  %arr3_load_9 = load i8* %arr3_addr_10, align 1

]]></Node>
<StgValue><ssdm name="arr3_load_9"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="129" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="5">
<![CDATA[
hls_label_6:6  %arr3_load_8 = load i8* %arr3_addr_9, align 1

]]></Node>
<StgValue><ssdm name="arr3_load_8"/></StgValue>
</operation>

<operation id="130" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_6:7  %icmp_ln116 = icmp eq i8 %arr3_load_8, 48

]]></Node>
<StgValue><ssdm name="icmp_ln116"/></StgValue>
</operation>

<operation id="131" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="5">
<![CDATA[
hls_label_6:11  %arr3_load_9 = load i8* %arr3_addr_10, align 1

]]></Node>
<StgValue><ssdm name="arr3_load_9"/></StgValue>
</operation>

<operation id="132" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_6:12  %icmp_ln117 = icmp eq i8 %arr3_load_9, 48

]]></Node>
<StgValue><ssdm name="icmp_ln117"/></StgValue>
</operation>

<operation id="133" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_6:13  %or_ln118 = or i5 %shl_ln, 2

]]></Node>
<StgValue><ssdm name="or_ln118"/></StgValue>
</operation>

<operation id="134" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="5">
<![CDATA[
hls_label_6:14  %zext_ln118 = zext i5 %or_ln118 to i64

]]></Node>
<StgValue><ssdm name="zext_ln118"/></StgValue>
</operation>

<operation id="135" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:15  %arr3_addr_11 = getelementptr [32 x i8]* %arr3, i64 0, i64 %zext_ln118

]]></Node>
<StgValue><ssdm name="arr3_addr_11"/></StgValue>
</operation>

<operation id="136" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="5">
<![CDATA[
hls_label_6:16  %arr3_load_10 = load i8* %arr3_addr_11, align 1

]]></Node>
<StgValue><ssdm name="arr3_load_10"/></StgValue>
</operation>

<operation id="137" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_6:18  %or_ln119 = or i5 %shl_ln, 3

]]></Node>
<StgValue><ssdm name="or_ln119"/></StgValue>
</operation>

<operation id="138" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="5">
<![CDATA[
hls_label_6:19  %zext_ln119 = zext i5 %or_ln119 to i64

]]></Node>
<StgValue><ssdm name="zext_ln119"/></StgValue>
</operation>

<operation id="139" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:20  %arr3_addr_12 = getelementptr [32 x i8]* %arr3, i64 0, i64 %zext_ln119

]]></Node>
<StgValue><ssdm name="arr3_addr_12"/></StgValue>
</operation>

<operation id="140" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="8" op_0_bw="5">
<![CDATA[
hls_label_6:21  %arr3_load_11 = load i8* %arr3_addr_12, align 1

]]></Node>
<StgValue><ssdm name="arr3_load_11"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="141" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="5">
<![CDATA[
hls_label_6:16  %arr3_load_10 = load i8* %arr3_addr_11, align 1

]]></Node>
<StgValue><ssdm name="arr3_load_10"/></StgValue>
</operation>

<operation id="142" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_6:17  %icmp_ln118 = icmp eq i8 %arr3_load_10, 48

]]></Node>
<StgValue><ssdm name="icmp_ln118"/></StgValue>
</operation>

<operation id="143" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="8" op_0_bw="5">
<![CDATA[
hls_label_6:21  %arr3_load_11 = load i8* %arr3_addr_12, align 1

]]></Node>
<StgValue><ssdm name="arr3_load_11"/></StgValue>
</operation>

<operation id="144" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_6:22  %icmp_ln119 = icmp eq i8 %arr3_load_11, 48

]]></Node>
<StgValue><ssdm name="icmp_ln119"/></StgValue>
</operation>

<operation id="145" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_6:25  %select_ln119 = select i1 %icmp_ln119, i7 48, i7 49

]]></Node>
<StgValue><ssdm name="select_ln119"/></StgValue>
</operation>

<operation id="146" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_6:26  %select_ln123 = select i1 %icmp_ln119, i7 50, i7 51

]]></Node>
<StgValue><ssdm name="select_ln123"/></StgValue>
</operation>

<operation id="147" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_6:32  %select_ln155 = select i1 %icmp_ln119, i7 -27, i7 -26

]]></Node>
<StgValue><ssdm name="select_ln155"/></StgValue>
</operation>

<operation id="148" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:33  %and_ln117 = and i1 %icmp_ln116, %icmp_ln117

]]></Node>
<StgValue><ssdm name="and_ln117"/></StgValue>
</operation>

<operation id="149" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:34  %and_ln118 = and i1 %and_ln117, %icmp_ln118

]]></Node>
<StgValue><ssdm name="and_ln118"/></StgValue>
</operation>

<operation id="150" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_6:35  %select_ln118 = select i1 %and_ln118, i7 %select_ln119, i7 %select_ln155

]]></Node>
<StgValue><ssdm name="select_ln118"/></StgValue>
</operation>

<operation id="151" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:36  %xor_ln118 = xor i1 %icmp_ln118, true

]]></Node>
<StgValue><ssdm name="xor_ln118"/></StgValue>
</operation>

<operation id="152" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:37  %and_ln118_13 = and i1 %and_ln117, %xor_ln118

]]></Node>
<StgValue><ssdm name="and_ln118_13"/></StgValue>
</operation>

<operation id="153" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_6:38  %select_ln118_13 = select i1 %and_ln118_13, i7 %select_ln123, i7 %select_ln118

]]></Node>
<StgValue><ssdm name="select_ln118_13"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="154" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_6:0  %tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7)

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="155" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_6:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln115"/></StgValue>
</operation>

<operation id="156" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="4">
<![CDATA[
hls_label_6:23  %zext_ln119_3 = zext i4 %i_0_i to i64

]]></Node>
<StgValue><ssdm name="zext_ln119_3"/></StgValue>
</operation>

<operation id="157" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:24  %arr1_addr_4 = getelementptr [8 x i8]* %arr1, i64 0, i64 %zext_ln119_3

]]></Node>
<StgValue><ssdm name="arr1_addr_4"/></StgValue>
</operation>

<operation id="158" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_6:27  %select_ln129 = select i1 %icmp_ln119, i7 52, i7 53

]]></Node>
<StgValue><ssdm name="select_ln129"/></StgValue>
</operation>

<operation id="159" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_6:28  %select_ln133 = select i1 %icmp_ln119, i7 54, i7 55

]]></Node>
<StgValue><ssdm name="select_ln133"/></StgValue>
</operation>

<operation id="160" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_6:29  %select_ln141 = select i1 %icmp_ln119, i7 56, i7 57

]]></Node>
<StgValue><ssdm name="select_ln141"/></StgValue>
</operation>

<operation id="161" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_6:30  %select_ln145 = select i1 %icmp_ln119, i7 -31, i7 -30

]]></Node>
<StgValue><ssdm name="select_ln145"/></StgValue>
</operation>

<operation id="162" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_6:31  %select_ln151 = select i1 %icmp_ln119, i7 -29, i7 -28

]]></Node>
<StgValue><ssdm name="select_ln151"/></StgValue>
</operation>

<operation id="163" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:39  %xor_ln117 = xor i1 %icmp_ln117, true

]]></Node>
<StgValue><ssdm name="xor_ln117"/></StgValue>
</operation>

<operation id="164" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:40  %and_ln117_5 = and i1 %icmp_ln116, %xor_ln117

]]></Node>
<StgValue><ssdm name="and_ln117_5"/></StgValue>
</operation>

<operation id="165" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:41  %and_ln118_14 = and i1 %and_ln117_5, %icmp_ln118

]]></Node>
<StgValue><ssdm name="and_ln118_14"/></StgValue>
</operation>

<operation id="166" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_6:42  %select_ln118_14 = select i1 %and_ln118_14, i7 %select_ln129, i7 %select_ln118_13

]]></Node>
<StgValue><ssdm name="select_ln118_14"/></StgValue>
</operation>

<operation id="167" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:43  %and_ln118_15 = and i1 %and_ln117_5, %xor_ln118

]]></Node>
<StgValue><ssdm name="and_ln118_15"/></StgValue>
</operation>

<operation id="168" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_6:44  %select_ln118_15 = select i1 %and_ln118_15, i7 %select_ln133, i7 %select_ln118_14

]]></Node>
<StgValue><ssdm name="select_ln118_15"/></StgValue>
</operation>

<operation id="169" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:45  %xor_ln116 = xor i1 %icmp_ln116, true

]]></Node>
<StgValue><ssdm name="xor_ln116"/></StgValue>
</operation>

<operation id="170" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:46  %and_ln117_6 = and i1 %icmp_ln117, %xor_ln116

]]></Node>
<StgValue><ssdm name="and_ln117_6"/></StgValue>
</operation>

<operation id="171" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:47  %and_ln118_16 = and i1 %and_ln117_6, %icmp_ln118

]]></Node>
<StgValue><ssdm name="and_ln118_16"/></StgValue>
</operation>

<operation id="172" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_6:48  %select_ln118_16 = select i1 %and_ln118_16, i7 %select_ln141, i7 %select_ln118_15

]]></Node>
<StgValue><ssdm name="select_ln118_16"/></StgValue>
</operation>

<operation id="173" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:49  %and_ln118_17 = and i1 %and_ln117_6, %xor_ln118

]]></Node>
<StgValue><ssdm name="and_ln118_17"/></StgValue>
</operation>

<operation id="174" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_6:50  %select_ln118_17 = select i1 %and_ln118_17, i7 %select_ln145, i7 %select_ln118_16

]]></Node>
<StgValue><ssdm name="select_ln118_17"/></StgValue>
</operation>

<operation id="175" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:51  %or_ln117_3 = or i1 %icmp_ln116, %icmp_ln117

]]></Node>
<StgValue><ssdm name="or_ln117_3"/></StgValue>
</operation>

<operation id="176" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:52  %xor_ln117_3 = xor i1 %or_ln117_3, true

]]></Node>
<StgValue><ssdm name="xor_ln117_3"/></StgValue>
</operation>

<operation id="177" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:53  %and_ln118_18 = and i1 %icmp_ln118, %xor_ln117_3

]]></Node>
<StgValue><ssdm name="and_ln118_18"/></StgValue>
</operation>

<operation id="178" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_6:54  %select_ln118_18 = select i1 %and_ln118_18, i7 %select_ln151, i7 %select_ln118_17

]]></Node>
<StgValue><ssdm name="select_ln118_18"/></StgValue>
</operation>

<operation id="179" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="8" op_0_bw="7">
<![CDATA[
hls_label_6:55  %zext_ln118_3 = zext i7 %select_ln118_18 to i8

]]></Node>
<StgValue><ssdm name="zext_ln118_3"/></StgValue>
</operation>

<operation id="180" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="8" op_1_bw="3">
<![CDATA[
hls_label_6:56  store i8 %zext_ln118_3, i8* %arr1_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln155"/></StgValue>
</operation>

<operation id="181" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_6:57  %empty_102 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_i)

]]></Node>
<StgValue><ssdm name="empty_102"/></StgValue>
</operation>

<operation id="182" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0">
<![CDATA[
hls_label_6:58  br label %.preheader6

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="183" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0">
<![CDATA[
convert_binary_to_hex_hw.exit.preheader:0  br label %convert_binary_to_hex_hw.exit

]]></Node>
<StgValue><ssdm name="br_ln290"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="184" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
convert_binary_to_hex_hw.exit:0  %i3_0 = phi i4 [ %i_32, %hls_label_12 ], [ 0, %convert_binary_to_hex_hw.exit.preheader ]

]]></Node>
<StgValue><ssdm name="i3_0"/></StgValue>
</operation>

<operation id="185" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
convert_binary_to_hex_hw.exit:1  %icmp_ln290 = icmp eq i4 %i3_0, -8

]]></Node>
<StgValue><ssdm name="icmp_ln290"/></StgValue>
</operation>

<operation id="186" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
convert_binary_to_hex_hw.exit:2  %empty_103 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty_103"/></StgValue>
</operation>

<operation id="187" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
convert_binary_to_hex_hw.exit:3  %i_32 = add i4 %i3_0, 1

]]></Node>
<StgValue><ssdm name="i_32"/></StgValue>
</operation>

<operation id="188" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
convert_binary_to_hex_hw.exit:4  br i1 %icmp_ln290, label %8, label %hls_label_12

]]></Node>
<StgValue><ssdm name="br_ln290"/></StgValue>
</operation>

<operation id="189" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln290" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="4">
<![CDATA[
hls_label_12:2  %zext_ln292 = zext i4 %i3_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln292"/></StgValue>
</operation>

<operation id="190" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln290" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="8" op_0_bw="4">
<![CDATA[
hls_label_12:3  %zext_ln292_1 = zext i4 %i3_0 to i8

]]></Node>
<StgValue><ssdm name="zext_ln292_1"/></StgValue>
</operation>

<operation id="191" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln290" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_12:4  %add_ln292 = add i8 %add_ln264, %zext_ln292_1

]]></Node>
<StgValue><ssdm name="add_ln292"/></StgValue>
</operation>

<operation id="192" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln290" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_12:7  %arr1_addr_3 = getelementptr [8 x i8]* %arr1, i64 0, i64 %zext_ln292

]]></Node>
<StgValue><ssdm name="arr1_addr_3"/></StgValue>
</operation>

<operation id="193" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln290" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="8" op_0_bw="3">
<![CDATA[
hls_label_12:8  %arr1_load = load i8* %arr1_addr_3, align 1

]]></Node>
<StgValue><ssdm name="arr1_load"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="194" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln290" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_12:0  %tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="195" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln290" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_12:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln291"/></StgValue>
</operation>

<operation id="196" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln290" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="8">
<![CDATA[
hls_label_12:5  %zext_ln292_2 = zext i8 %add_ln292 to i64

]]></Node>
<StgValue><ssdm name="zext_ln292_2"/></StgValue>
</operation>

<operation id="197" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln290" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_12:6  %state_matrix_addr_152 = getelementptr [144 x i8]* %state_matrix, i64 0, i64 %zext_ln292_2

]]></Node>
<StgValue><ssdm name="state_matrix_addr_152"/></StgValue>
</operation>

<operation id="198" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln290" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="8" op_0_bw="3">
<![CDATA[
hls_label_12:8  %arr1_load = load i8* %arr1_addr_3, align 1

]]></Node>
<StgValue><ssdm name="arr1_load"/></StgValue>
</operation>

<operation id="199" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln290" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_12:9  store i8 %arr1_load, i8* %state_matrix_addr_152, align 1

]]></Node>
<StgValue><ssdm name="store_ln292"/></StgValue>
</operation>

<operation id="200" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln290" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_12:10  %empty_104 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str13, i32 %tmp_6)

]]></Node>
<StgValue><ssdm name="empty_104"/></StgValue>
</operation>

<operation id="201" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln290" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="0">
<![CDATA[
hls_label_12:11  br label %convert_binary_to_hex_hw.exit

]]></Node>
<StgValue><ssdm name="br_ln290"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="202" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln295"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
