\section{Módulos}
Lista de todos los módulos\+:\begin{DoxyCompactList}
\item \contentsline{section}{C\+H\+IP\+: L\+P\+C43xx C\+M\+S\+IS include file}{\pageref{group___c_m_s_i_s__43_x_x}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{C\+H\+IP\+: L\+P\+C43xx Cortex C\+M\+S\+IS definitions}{\pageref{group___c_m_s_i_s__43_x_x___c_o_m_m_o_n}}{}
\item \contentsline{section}{C\+H\+IP\+: L\+P\+C43xx peripheral interrupt numbers}{\pageref{group___c_m_s_i_s__43_x_x___i_r_q}}{}
\end{DoxyCompactList}
\item \contentsline{section}{C\+H\+IP\+: L\+P\+C43xx C\+M\+S\+IS include file}{\pageref{group___c_m_s_i_s__43_x_x___m0}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{C\+H\+IP\+: L\+P\+C43xx (M0 Core) Cortex C\+M\+S\+IS definitions}{\pageref{group___c_m_s_i_s__43_x_x___m0___c_o_m_m_o_n}}{}
\item \contentsline{section}{C\+H\+IP\+: L\+P\+C43xx (M0 Core) peripheral interrupt numbers}{\pageref{group___c_m_s_i_s__43_x_x___m0___i_r_q}}{}
\end{DoxyCompactList}
\item \contentsline{section}{C\+H\+IP\+: Common Chip I\+S\+P/\+I\+AP commands and return codes}{\pageref{group___c_o_m_m_o_n___i_a_p}}{}
\item \contentsline{section}{C\+H\+IP\+: L\+P\+C18xx/43xx A/D conversion driver}{\pageref{group___a_d_c__18_x_x__43_x_x}}{}
\item \contentsline{section}{C\+H\+IP\+: L\+P\+C18xx/43xx A\+ES Engine driver}{\pageref{group___a_e_s__18_x_x__43_x_x}}{}
\item \contentsline{section}{Basic Math Functions}{\pageref{group__group_math}}{}
\item \contentsline{section}{Fast Math Functions}{\pageref{group__group_fast_math}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Square Root}{\pageref{group___s_q_r_t}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Complex Math Functions}{\pageref{group__group_cmplx_math}}{}
\item \contentsline{section}{Filtering Functions}{\pageref{group__group_filters}}{}
\item \contentsline{section}{Matrix Functions}{\pageref{group__group_matrix}}{}
\item \contentsline{section}{Transform Functions}{\pageref{group__group_transforms}}{}
\item \contentsline{section}{Controller Functions}{\pageref{group__group_controller}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{P\+ID Motor Control}{\pageref{group___p_i_d}}{}
\item \contentsline{section}{Vector Clarke Transform}{\pageref{group__clarke}}{}
\item \contentsline{section}{Vector Inverse Clarke Transform}{\pageref{group__inv__clarke}}{}
\item \contentsline{section}{Vector Park Transform}{\pageref{group__park}}{}
\item \contentsline{section}{Vector Inverse Park transform}{\pageref{group__inv__park}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Statistics Functions}{\pageref{group__group_stats}}{}
\item \contentsline{section}{Support Functions}{\pageref{group__group_support}}{}
\item \contentsline{section}{Interpolation Functions}{\pageref{group__group_interpolation}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Linear Interpolation}{\pageref{group___linear_interpolate}}{}
\item \contentsline{section}{Bilinear Interpolation}{\pageref{group___bilinear_interpolate}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Examples}{\pageref{group__group_examples}}{}
\item \contentsline{section}{C\+H\+IP\+: L\+P\+C18xx/43xx Alarm Timer driver}{\pageref{group___a_t_i_m_e_r__18_x_x__43_x_x}}{}
\item \contentsline{section}{C\+H\+IP\+: L\+P\+C18xx/43xx C\+C\+AN driver}{\pageref{group___c_c_a_n__18_x_x__43_x_x}}{}
\item \contentsline{section}{C\+H\+IP\+: L\+P\+C18xx/43xx support functions}{\pageref{group___s_u_p_p_o_r_t__18_x_x__43_x_x___f_u_n_c}}{}
\item \contentsline{section}{C\+H\+IP\+: L\+P\+C18xx Peripheral addresses and register set declarations}{\pageref{group___p_e_r_i_p_h__18_x_x___b_a_s_e}}{}
\item \contentsline{section}{C\+H\+IP\+: L\+P\+C43xx Peripheral addresses and register set declarations}{\pageref{group___p_e_r_i_p_h__43_x_x___b_a_s_e}}{}
\item \contentsline{section}{C\+H\+IP\+: L\+P\+C18xx/43xx Clock Driver}{\pageref{group___c_l_o_c_k__18_x_x__43_x_x}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{C\+H\+IP\+: L\+P\+C18xx/43xx Clock Driver driver options}{\pageref{group___c_l_o_c_k__18_x_x__43_x_x___o_p_t_i_o_n_s}}{}
\end{DoxyCompactList}
\item \contentsline{section}{C\+H\+IP\+: L\+P\+C18xx C\+M\+S\+IS include file}{\pageref{group___c_m_s_i_s__18_x_x}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{C\+H\+IP\+: L\+P\+C18xx Cortex C\+M\+S\+IS definitions}{\pageref{group___c_m_s_i_s__18_x_x___c_o_m_m_o_n}}{}
\item \contentsline{section}{C\+H\+IP\+: L\+P\+C18xx peripheral interrupt numbers}{\pageref{group___c_m_s_i_s__18_x_x___i_r_q}}{}
\end{DoxyCompactList}
\item \contentsline{section}{C\+M\+S\+IS Global Defines}{\pageref{group___c_m_s_i_s__glob__defs}}{}
\item \contentsline{section}{Defines and Type Definitions}{\pageref{group___c_m_s_i_s__core__register}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Status and Control Registers}{\pageref{group___c_m_s_i_s___c_o_r_e}}{}
\item \contentsline{section}{Nested Vectored Interrupt Controller (N\+V\+IC)}{\pageref{group___c_m_s_i_s___n_v_i_c}}{}
\item \contentsline{section}{System Control Block (S\+CB)}{\pageref{group___c_m_s_i_s___s_c_b}}{}
\item \contentsline{section}{System Tick Timer (Sys\+Tick)}{\pageref{group___c_m_s_i_s___sys_tick}}{}
\item \contentsline{section}{Core Debug Registers (Core\+Debug)}{\pageref{group___c_m_s_i_s___core_debug}}{}
\item \contentsline{section}{Core Definitions}{\pageref{group___c_m_s_i_s__core__base}}{}
\item \contentsline{section}{System Controls not in S\+CB (S\+Cn\+S\+CB)}{\pageref{group___c_m_s_i_s___s_cn_s_c_b}}{}
\item \contentsline{section}{Instrumentation Trace Macrocell (I\+TM)}{\pageref{group___c_m_s_i_s___i_t_m}}{}
\item \contentsline{section}{Data Watchpoint and Trace (D\+WT)}{\pageref{group___c_m_s_i_s___d_w_t}}{}
\item \contentsline{section}{Trace Port Interface (T\+PI)}{\pageref{group___c_m_s_i_s___t_p_i}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Functions and Instructions Reference}{\pageref{group___c_m_s_i_s___core___function_interface}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{N\+V\+IC Functions}{\pageref{group___c_m_s_i_s___core___n_v_i_c_functions}}{}
\item \contentsline{section}{Sys\+Tick Functions}{\pageref{group___c_m_s_i_s___core___sys_tick_functions}}{}
\item \contentsline{section}{I\+TM Functions}{\pageref{group___c_m_s_i_s__core___debug_functions}}{}
\item \contentsline{section}{C\+M\+S\+IS Core Register Access Functions}{\pageref{group___c_m_s_i_s___core___reg_acc_functions}}{}
\end{DoxyCompactList}
\item \contentsline{section}{C\+M\+S\+IS S\+I\+MD Intrinsics}{\pageref{group___c_m_s_i_s___s_i_m_d__intrinsics}}{}
\item \contentsline{section}{C\+M\+S\+IS Core Instruction Interface}{\pageref{group___c_m_s_i_s___core___instruction_interface}}{}
\item \contentsline{section}{C\+H\+IP\+: L\+P\+C18xx/43xx C\+R\+EG driver}{\pageref{group___c_r_e_g__18_x_x__43_x_x}}{}
\item \contentsline{section}{C\+H\+IP\+: L\+P\+C18xx/43xx D/A conversion driver}{\pageref{group___d_a_c__18_x_x__43_x_x}}{}
\item \contentsline{section}{C\+H\+IP\+: Common Chip E\+E\+P\+R\+OM commands}{\pageref{group___c_o_m_m_o_n___e_e_p_r_o_m}}{}
\item \contentsline{section}{C\+H\+IP\+: L\+P\+C18xx/43xx E\+E\+P\+R\+OM driver}{\pageref{group___e_e_p_r_o_m__18_x_x__43_x_x}}{}
\item \contentsline{section}{C\+H\+IP\+: L\+P\+C18xx/43xx External Memory Controller driver}{\pageref{group___e_m_c__18_x_x__43_x_x}}{}
\item \contentsline{section}{C\+H\+IP\+: L\+P\+C18xx/43xx Ethernet driver}{\pageref{group___e_n_e_t__18_x_x__43_x_x}}{}
\item \contentsline{section}{C\+H\+IP\+: L\+P\+C18xx/43xx Event router driver}{\pageref{group___e_v_r_t__18_x_x__43_x_x}}{}
\item \contentsline{section}{C\+H\+IP\+: L\+P\+C18xx/43xx F\+L\+A\+SH Memory Controller driver}{\pageref{group___f_m_c__18_x_x__43_x_x}}{}
\item \contentsline{section}{C\+H\+IP\+: F\+PU initialization}{\pageref{group___c_h_i_p___f_p_u___c_m_x}}{}
\item \contentsline{section}{C\+H\+IP\+: L\+P\+C18xx/43xx G\+I\+MA driver}{\pageref{group___g_i_m_a__18_x_x__43_x_x}}{}
\item \contentsline{section}{C\+H\+IP\+: L\+P\+C18xx/43xx General Purpose D\+MA driver}{\pageref{group___g_p_d_m_a__18_x_x__43_x_x}}{}
\item \contentsline{section}{C\+H\+IP\+: L\+P\+C18xx/43xx G\+P\+IO driver}{\pageref{group___g_p_i_o__18_x_x__43_x_x}}{}
\item \contentsline{section}{C\+H\+IP\+: L\+P\+C18xx/43xx G\+P\+IO group driver}{\pageref{group___g_p_i_o_g_p__18_x_x__43_x_x}}{}
\item \contentsline{section}{C\+H\+IP\+: L\+P\+C18xx/43xx High speed A\+DC driver}{\pageref{group___h_s_a_d_c__18_x_x__43_x_x}}{}
\item \contentsline{section}{C\+H\+IP\+: L\+P\+C18xx\+\_\+43xx I2C driver}{\pageref{group___i2_c__18_x_x__43_x_x}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{C\+H\+IP\+: L\+P\+C18xx/43xx I2C master-\/only driver}{\pageref{group___i2_c_m__18_x_x__43_x_x}}{}
\end{DoxyCompactList}
\item \contentsline{section}{C\+H\+IP\+: L\+P\+C18xx/43xx I2S driver}{\pageref{group___i2_s__18_x_x__43_x_x}}{}
\item \contentsline{section}{C\+H\+IP\+: L\+P\+C18xx/43xx Flash I\+AP driver}{\pageref{group___i_a_p__18_x_x__43_x_x}}{}
\item \contentsline{section}{C\+H\+IP\+: L\+P\+C18xx/43xx L\+CD driver}{\pageref{group___l_c_d__18_x_x__43_x_x}}{}
\item \contentsline{section}{C\+H\+IP\+: L\+PC Common Types}{\pageref{group___l_p_c___types}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{L\+PC Public Types}{\pageref{group___l_p_c___types___public___types}}{}
\item \contentsline{section}{L\+PC Public Macros}{\pageref{group___l_p_c___types___public___macros}}{}
\end{DoxyCompactList}
\item \contentsline{section}{C\+H\+IP\+: L\+P\+C18xx/43xx Motor Control P\+WM driver}{\pageref{group___m_c_p_w_m__18_x_x__43_x_x}}{}
\item \contentsline{section}{C\+H\+IP\+: L\+P\+C18xx/43xx O\+TP Controller driver}{\pageref{group___o_t_p__18_x_x__43_x_x}}{}
\item \contentsline{section}{C\+H\+IP\+: L\+P\+C18xx/43xx Pin Interrupt and Pattern Match driver}{\pageref{group___p_i_n_i_n_t__18_x_x__43_x_x}}{}
\item \contentsline{section}{C\+H\+IP\+: L\+P\+C18xx/43xx Power Management Controller driver}{\pageref{group___p_m_c__18_x_x__43_x_x}}{}
\item \contentsline{section}{C\+H\+IP\+: L\+P\+C18xx/43xx Quadrature Encoder Interface driver}{\pageref{group___q_e_i__18_x_x__43_x_x}}{}
\item \contentsline{section}{C\+H\+IP\+: L\+P\+C18xx/43xx Reset Generator Unit (R\+GU) driver}{\pageref{group___r_g_u__18_x_x__43_x_x}}{}
\item \contentsline{section}{C\+H\+IP\+: Simple ring buffer implementation}{\pageref{group___ring___buffer}}{}
\item \contentsline{section}{C\+H\+IP\+: L\+P\+C18xx/43xx Repetitive Interrupt Timer driver}{\pageref{group___r_i_t_i_m_e_r__18_x_x__43_x_x}}{}
\item \contentsline{section}{C\+H\+IP\+: L\+P\+C18xx\+\_\+43xx R\+OM A\+PI declarations and functions}{\pageref{group___r_o_m_a_p_i__18_x_x__43_x_x}}{}
\item \contentsline{section}{C\+H\+IP\+: L\+P\+C18xx/43xx Real Time Clock driver}{\pageref{group___r_t_c__18_x_x__43_x_x}}{}
\item \contentsline{section}{C\+H\+IP\+: R\+TC tick to (a more) Universal Time conversion functions}{\pageref{group___r_t_c___u_t}}{}
\item \contentsline{section}{C\+H\+IP\+: L\+P\+C18xx/43xx State Configurable Timer driver}{\pageref{group___s_c_t__18_x_x__43_x_x}}{}
\item \contentsline{section}{C\+H\+IP\+: L\+P\+C18\+X\+X\+\_\+43\+XX State Configurable Timer P\+WM driver}{\pageref{group___s_c_t___p_w_m__18_x_x__43_x_x}}{}
\item \contentsline{section}{C\+H\+IP\+: L\+P\+C18xx/43xx S\+CU Driver (configures pin functions)}{\pageref{group___s_c_u__18_x_x__43_x_x}}{}
\item \contentsline{section}{C\+H\+IP\+: L\+P\+C18xx/43xx S\+D/\+S\+D\+IO driver}{\pageref{group___s_d_i_f__18_x_x__43_x_x}}{}
\item \contentsline{section}{C\+H\+IP\+: L\+P\+C18xx/43xx S\+D\+IO Card driver}{\pageref{group___s_d_i_o__18_x_x__43_x_x}}{}
\item \contentsline{section}{C\+H\+IP\+: Common S\+D/\+M\+MC definitions}{\pageref{group___c_h_i_p___s_d_m_m_c___definitions}}{}
\item \contentsline{section}{C\+H\+IP\+: L\+P\+C18xx/43xx S\+D/\+M\+MC driver}{\pageref{group___s_d_m_m_c__18_x_x__43_x_x}}{}
\item \contentsline{section}{C\+H\+IP\+: L\+P\+C43xx Serial G\+P\+IO driver}{\pageref{group___s_g_p_i_o__43_x_x}}{}
\item \contentsline{section}{C\+H\+IP\+: L\+P\+C43xx S\+PI driver}{\pageref{group___s_p_i__43_x_x}}{}
\item \contentsline{section}{L\+P\+C\+S\+P\+I\+F\+I\+L\+IB hardware definitions and A\+PI functions}{\pageref{group___l_p_c_s_p_i_f_i_l_i_b___h_w___a_p_i}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{L\+P\+C\+S\+P\+I\+F\+I\+L\+IB primative A\+PI functions}{\pageref{group___l_p_c_s_p_i_f_i_l_i_b___h_w___p_r_i_m}}{}
\item \contentsline{section}{L\+P\+C\+S\+P\+I\+F\+I\+L\+IB hardware support A\+PI functions}{\pageref{group___l_p_c_s_p_i_f_i_l_i_b___h_w___l2}}{}
\end{DoxyCompactList}
\item \contentsline{section}{C\+H\+IP\+: L\+P\+C18xx/43xx S\+SP driver}{\pageref{group___s_s_p__18_x_x__43_x_x}}{}
\item \contentsline{section}{C\+H\+IP\+: Stopwatch primitives.}{\pageref{group___stop___watch}}{}
\item \contentsline{section}{C\+H\+IP\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver}{\pageref{group___t_i_m_e_r__18_x_x__43_x_x}}{}
\item \contentsline{section}{C\+H\+IP\+: L\+P\+C18xx/43xx U\+A\+RT driver}{\pageref{group___u_a_r_t__18_x_x__43_x_x}}{}
\item \contentsline{section}{C\+H\+IP\+: L\+P\+C18xx/43xx U\+S\+B\+HS Device, Host, \& O\+TG driver}{\pageref{group___u_s_b_h_s__18_x_x__43_x_x}}{}
\item \contentsline{section}{C\+H\+IP\+: L\+P\+C18xx/43xx Windowed Watchdog driver}{\pageref{group___w_w_d_t__18_x_x__43_x_x}}{}
\item \contentsline{section}{Hardware}{\pageref{group__hardware}}{}
\item \contentsline{section}{Utils}{\pageref{group__utils}}{}
\end{DoxyCompactList}
