

================================================================
== Vitis HLS Report for 'zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_32u_config18_Pipeline_PadMain'
================================================================
* Date:           Sun Nov  3 14:20:12 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.368 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |      290|      290|  1.450 us|  1.450 us|  289|  289|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- PadMain  |      288|      288|        19|         18|          1|    16|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 18, depth = 19


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 1
  Pipeline-0 : II = 18, D = 19, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.36>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [firmware/nnet_utils/nnet_padding_stream.h:59]   --->   Operation 22 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %layer5_out, void @empty_13, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %layer18_out, void @empty_13, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln59 = store i5 0, i5 %i" [firmware/nnet_utils/nnet_padding_stream.h:59]   --->   Operation 25 'store' 'store_ln59' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln59 = br void %PadLeft" [firmware/nnet_utils/nnet_padding_stream.h:59]   --->   Operation 26 'br' 'br_ln59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%i_3 = load i5 %i" [firmware/nnet_utils/nnet_padding_stream.h:59]   --->   Operation 27 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.78ns)   --->   "%icmp_ln59 = icmp_eq  i5 %i_3, i5 16" [firmware/nnet_utils/nnet_padding_stream.h:59]   --->   Operation 28 'icmp' 'icmp_ln59' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (1.78ns)   --->   "%i_4 = add i5 %i_3, i5 1" [firmware/nnet_utils/nnet_padding_stream.h:59]   --->   Operation 29 'add' 'i_4' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %icmp_ln59, void %PadLeft.split, void %for.inc50.preheader.exitStub" [firmware/nnet_utils/nnet_padding_stream.h:59]   --->   Operation 30 'br' 'br_ln59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 70 'ret' 'ret_ln0' <Predicate = (icmp_ln59)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 2.18>
ST_2 : Operation 31 [1/1] (2.18ns)   --->   "%write_ln15 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %layer18_out, i512 0" [firmware/nnet_utils/nnet_padding_stream.h:15->firmware/nnet_utils/nnet_padding_stream.h:62]   --->   Operation 31 'write' 'write_ln15' <Predicate = (!icmp_ln59)> <Delay = 2.18> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 324> <FIFO>
ST_2 : Operation 32 [1/1] (2.18ns)   --->   "%layer5_out_read = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %layer5_out" [firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 32 'read' 'layer5_out_read' <Predicate = (!icmp_ln59)> <Delay = 2.18> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.53> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 256> <FIFO>
ST_2 : Operation 33 [1/1] (1.58ns)   --->   "%store_ln59 = store i5 %i_4, i5 %i" [firmware/nnet_utils/nnet_padding_stream.h:59]   --->   Operation 33 'store' 'store_ln59' <Predicate = (!icmp_ln59)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 2.18>
ST_3 : Operation 34 [1/1] (2.18ns)   --->   "%write_ln26 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %layer18_out, i512 %layer5_out_read" [firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 34 'write' 'write_ln26' <Predicate = (!icmp_ln59)> <Delay = 2.18> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 324> <FIFO>
ST_3 : Operation 35 [1/1] (2.18ns)   --->   "%layer5_out_read_1 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %layer5_out" [firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 35 'read' 'layer5_out_read_1' <Predicate = (!icmp_ln59)> <Delay = 2.18> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.53> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 256> <FIFO>

State 4 <SV = 3> <Delay = 2.18>
ST_4 : Operation 36 [1/1] (2.18ns)   --->   "%write_ln26 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %layer18_out, i512 %layer5_out_read_1" [firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 36 'write' 'write_ln26' <Predicate = (!icmp_ln59)> <Delay = 2.18> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 324> <FIFO>
ST_4 : Operation 37 [1/1] (2.18ns)   --->   "%layer5_out_read_2 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %layer5_out" [firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 37 'read' 'layer5_out_read_2' <Predicate = (!icmp_ln59)> <Delay = 2.18> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.53> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 256> <FIFO>

State 5 <SV = 4> <Delay = 2.18>
ST_5 : Operation 38 [1/1] (2.18ns)   --->   "%write_ln26 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %layer18_out, i512 %layer5_out_read_2" [firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 38 'write' 'write_ln26' <Predicate = (!icmp_ln59)> <Delay = 2.18> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 324> <FIFO>
ST_5 : Operation 39 [1/1] (2.18ns)   --->   "%layer5_out_read_3 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %layer5_out" [firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 39 'read' 'layer5_out_read_3' <Predicate = (!icmp_ln59)> <Delay = 2.18> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.53> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 256> <FIFO>

State 6 <SV = 5> <Delay = 2.18>
ST_6 : Operation 40 [1/1] (2.18ns)   --->   "%write_ln26 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %layer18_out, i512 %layer5_out_read_3" [firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 40 'write' 'write_ln26' <Predicate = (!icmp_ln59)> <Delay = 2.18> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 324> <FIFO>
ST_6 : Operation 41 [1/1] (2.18ns)   --->   "%layer5_out_read_4 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %layer5_out" [firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 41 'read' 'layer5_out_read_4' <Predicate = (!icmp_ln59)> <Delay = 2.18> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.53> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 256> <FIFO>

State 7 <SV = 6> <Delay = 2.18>
ST_7 : Operation 42 [1/1] (2.18ns)   --->   "%write_ln26 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %layer18_out, i512 %layer5_out_read_4" [firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 42 'write' 'write_ln26' <Predicate = (!icmp_ln59)> <Delay = 2.18> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 324> <FIFO>
ST_7 : Operation 43 [1/1] (2.18ns)   --->   "%layer5_out_read_5 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %layer5_out" [firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 43 'read' 'layer5_out_read_5' <Predicate = (!icmp_ln59)> <Delay = 2.18> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.53> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 256> <FIFO>

State 8 <SV = 7> <Delay = 2.18>
ST_8 : Operation 44 [1/1] (2.18ns)   --->   "%write_ln26 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %layer18_out, i512 %layer5_out_read_5" [firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 44 'write' 'write_ln26' <Predicate = (!icmp_ln59)> <Delay = 2.18> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 324> <FIFO>
ST_8 : Operation 45 [1/1] (2.18ns)   --->   "%layer5_out_read_6 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %layer5_out" [firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 45 'read' 'layer5_out_read_6' <Predicate = (!icmp_ln59)> <Delay = 2.18> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.53> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 256> <FIFO>

State 9 <SV = 8> <Delay = 2.18>
ST_9 : Operation 46 [1/1] (2.18ns)   --->   "%write_ln26 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %layer18_out, i512 %layer5_out_read_6" [firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 46 'write' 'write_ln26' <Predicate = (!icmp_ln59)> <Delay = 2.18> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 324> <FIFO>
ST_9 : Operation 47 [1/1] (2.18ns)   --->   "%layer5_out_read_7 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %layer5_out" [firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 47 'read' 'layer5_out_read_7' <Predicate = (!icmp_ln59)> <Delay = 2.18> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.53> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 256> <FIFO>

State 10 <SV = 9> <Delay = 2.18>
ST_10 : Operation 48 [1/1] (2.18ns)   --->   "%write_ln26 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %layer18_out, i512 %layer5_out_read_7" [firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 48 'write' 'write_ln26' <Predicate = (!icmp_ln59)> <Delay = 2.18> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 324> <FIFO>
ST_10 : Operation 49 [1/1] (2.18ns)   --->   "%layer5_out_read_8 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %layer5_out" [firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 49 'read' 'layer5_out_read_8' <Predicate = (!icmp_ln59)> <Delay = 2.18> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.53> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 256> <FIFO>

State 11 <SV = 10> <Delay = 2.18>
ST_11 : Operation 50 [1/1] (2.18ns)   --->   "%write_ln26 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %layer18_out, i512 %layer5_out_read_8" [firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 50 'write' 'write_ln26' <Predicate = (!icmp_ln59)> <Delay = 2.18> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 324> <FIFO>
ST_11 : Operation 51 [1/1] (2.18ns)   --->   "%layer5_out_read_9 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %layer5_out" [firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 51 'read' 'layer5_out_read_9' <Predicate = (!icmp_ln59)> <Delay = 2.18> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.53> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 256> <FIFO>

State 12 <SV = 11> <Delay = 2.18>
ST_12 : Operation 52 [1/1] (2.18ns)   --->   "%write_ln26 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %layer18_out, i512 %layer5_out_read_9" [firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 52 'write' 'write_ln26' <Predicate = (!icmp_ln59)> <Delay = 2.18> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 324> <FIFO>
ST_12 : Operation 53 [1/1] (2.18ns)   --->   "%layer5_out_read_10 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %layer5_out" [firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 53 'read' 'layer5_out_read_10' <Predicate = (!icmp_ln59)> <Delay = 2.18> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.53> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 256> <FIFO>

State 13 <SV = 12> <Delay = 2.18>
ST_13 : Operation 54 [1/1] (2.18ns)   --->   "%write_ln26 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %layer18_out, i512 %layer5_out_read_10" [firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 54 'write' 'write_ln26' <Predicate = (!icmp_ln59)> <Delay = 2.18> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 324> <FIFO>
ST_13 : Operation 55 [1/1] (2.18ns)   --->   "%layer5_out_read_11 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %layer5_out" [firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 55 'read' 'layer5_out_read_11' <Predicate = (!icmp_ln59)> <Delay = 2.18> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.53> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 256> <FIFO>

State 14 <SV = 13> <Delay = 2.18>
ST_14 : Operation 56 [1/1] (2.18ns)   --->   "%write_ln26 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %layer18_out, i512 %layer5_out_read_11" [firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 56 'write' 'write_ln26' <Predicate = (!icmp_ln59)> <Delay = 2.18> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 324> <FIFO>
ST_14 : Operation 57 [1/1] (2.18ns)   --->   "%layer5_out_read_12 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %layer5_out" [firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 57 'read' 'layer5_out_read_12' <Predicate = (!icmp_ln59)> <Delay = 2.18> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.53> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 256> <FIFO>

State 15 <SV = 14> <Delay = 2.18>
ST_15 : Operation 58 [1/1] (2.18ns)   --->   "%write_ln26 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %layer18_out, i512 %layer5_out_read_12" [firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 58 'write' 'write_ln26' <Predicate = (!icmp_ln59)> <Delay = 2.18> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 324> <FIFO>
ST_15 : Operation 59 [1/1] (2.18ns)   --->   "%layer5_out_read_13 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %layer5_out" [firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 59 'read' 'layer5_out_read_13' <Predicate = (!icmp_ln59)> <Delay = 2.18> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.53> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 256> <FIFO>

State 16 <SV = 15> <Delay = 2.18>
ST_16 : Operation 60 [1/1] (2.18ns)   --->   "%write_ln26 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %layer18_out, i512 %layer5_out_read_13" [firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 60 'write' 'write_ln26' <Predicate = (!icmp_ln59)> <Delay = 2.18> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 324> <FIFO>
ST_16 : Operation 61 [1/1] (2.18ns)   --->   "%layer5_out_read_14 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %layer5_out" [firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 61 'read' 'layer5_out_read_14' <Predicate = (!icmp_ln59)> <Delay = 2.18> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.53> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 256> <FIFO>

State 17 <SV = 16> <Delay = 2.18>
ST_17 : Operation 62 [1/1] (2.18ns)   --->   "%write_ln26 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %layer18_out, i512 %layer5_out_read_14" [firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 62 'write' 'write_ln26' <Predicate = (!icmp_ln59)> <Delay = 2.18> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 324> <FIFO>
ST_17 : Operation 63 [1/1] (2.18ns)   --->   "%layer5_out_read_15 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %layer5_out" [firmware/nnet_utils/nnet_padding_stream.h:20->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 63 'read' 'layer5_out_read_15' <Predicate = (!icmp_ln59)> <Delay = 2.18> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.53> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 256> <FIFO>

State 18 <SV = 17> <Delay = 2.18>
ST_18 : Operation 64 [1/1] (2.18ns)   --->   "%write_ln26 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %layer18_out, i512 %layer5_out_read_15" [firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 64 'write' 'write_ln26' <Predicate = (!icmp_ln59)> <Delay = 2.18> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 324> <FIFO>

State 19 <SV = 18> <Delay = 2.18>
ST_19 : Operation 65 [1/1] (0.00ns)   --->   "%specpipeline_ln59 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_7" [firmware/nnet_utils/nnet_padding_stream.h:59]   --->   Operation 65 'specpipeline' 'specpipeline_ln59' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 66 [1/1] (0.00ns)   --->   "%speclooptripcount_ln59 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16" [firmware/nnet_utils/nnet_padding_stream.h:59]   --->   Operation 66 'speclooptripcount' 'speclooptripcount_ln59' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 67 [1/1] (0.00ns)   --->   "%specloopname_ln59 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [firmware/nnet_utils/nnet_padding_stream.h:59]   --->   Operation 67 'specloopname' 'specloopname_ln59' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 68 [1/1] (2.18ns)   --->   "%write_ln15 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %layer18_out, i512 0" [firmware/nnet_utils/nnet_padding_stream.h:15->firmware/nnet_utils/nnet_padding_stream.h:70]   --->   Operation 68 'write' 'write_ln15' <Predicate = true> <Delay = 2.18> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 324> <FIFO>
ST_19 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln59 = br void %PadLeft" [firmware/nnet_utils/nnet_padding_stream.h:59]   --->   Operation 69 'br' 'br_ln59' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 0.625ns.

 <State 1>: 3.368ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln59', firmware/nnet_utils/nnet_padding_stream.h:59) of constant 0 on local variable 'i', firmware/nnet_utils/nnet_padding_stream.h:59 [6]  (1.588 ns)
	'load' operation 5 bit ('i', firmware/nnet_utils/nnet_padding_stream.h:59) on local variable 'i', firmware/nnet_utils/nnet_padding_stream.h:59 [9]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln59', firmware/nnet_utils/nnet_padding_stream.h:59) [10]  (1.780 ns)

 <State 2>: 2.188ns
The critical path consists of the following:
	fifo write operation ('write_ln15', firmware/nnet_utils/nnet_padding_stream.h:15->firmware/nnet_utils/nnet_padding_stream.h:62) on port 'layer18_out' (firmware/nnet_utils/nnet_padding_stream.h:15->firmware/nnet_utils/nnet_padding_stream.h:62) [17]  (2.188 ns)

 <State 3>: 2.188ns
The critical path consists of the following:
	fifo write operation ('write_ln26', firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66) on port 'layer18_out' (firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66) [19]  (2.188 ns)

 <State 4>: 2.188ns
The critical path consists of the following:
	fifo write operation ('write_ln26', firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66) on port 'layer18_out' (firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66) [21]  (2.188 ns)

 <State 5>: 2.188ns
The critical path consists of the following:
	fifo write operation ('write_ln26', firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66) on port 'layer18_out' (firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66) [23]  (2.188 ns)

 <State 6>: 2.188ns
The critical path consists of the following:
	fifo write operation ('write_ln26', firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66) on port 'layer18_out' (firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66) [25]  (2.188 ns)

 <State 7>: 2.188ns
The critical path consists of the following:
	fifo write operation ('write_ln26', firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66) on port 'layer18_out' (firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66) [27]  (2.188 ns)

 <State 8>: 2.188ns
The critical path consists of the following:
	fifo write operation ('write_ln26', firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66) on port 'layer18_out' (firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66) [29]  (2.188 ns)

 <State 9>: 2.188ns
The critical path consists of the following:
	fifo write operation ('write_ln26', firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66) on port 'layer18_out' (firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66) [31]  (2.188 ns)

 <State 10>: 2.188ns
The critical path consists of the following:
	fifo write operation ('write_ln26', firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66) on port 'layer18_out' (firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66) [33]  (2.188 ns)

 <State 11>: 2.188ns
The critical path consists of the following:
	fifo write operation ('write_ln26', firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66) on port 'layer18_out' (firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66) [35]  (2.188 ns)

 <State 12>: 2.188ns
The critical path consists of the following:
	fifo write operation ('write_ln26', firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66) on port 'layer18_out' (firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66) [37]  (2.188 ns)

 <State 13>: 2.188ns
The critical path consists of the following:
	fifo write operation ('write_ln26', firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66) on port 'layer18_out' (firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66) [39]  (2.188 ns)

 <State 14>: 2.188ns
The critical path consists of the following:
	fifo write operation ('write_ln26', firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66) on port 'layer18_out' (firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66) [41]  (2.188 ns)

 <State 15>: 2.188ns
The critical path consists of the following:
	fifo write operation ('write_ln26', firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66) on port 'layer18_out' (firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66) [43]  (2.188 ns)

 <State 16>: 2.188ns
The critical path consists of the following:
	fifo write operation ('write_ln26', firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66) on port 'layer18_out' (firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66) [45]  (2.188 ns)

 <State 17>: 2.188ns
The critical path consists of the following:
	fifo write operation ('write_ln26', firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66) on port 'layer18_out' (firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66) [47]  (2.188 ns)

 <State 18>: 2.188ns
The critical path consists of the following:
	fifo write operation ('write_ln26', firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66) on port 'layer18_out' (firmware/nnet_utils/nnet_padding_stream.h:26->firmware/nnet_utils/nnet_padding_stream.h:66) [49]  (2.188 ns)

 <State 19>: 2.188ns
The critical path consists of the following:
	fifo write operation ('write_ln15', firmware/nnet_utils/nnet_padding_stream.h:15->firmware/nnet_utils/nnet_padding_stream.h:70) on port 'layer18_out' (firmware/nnet_utils/nnet_padding_stream.h:15->firmware/nnet_utils/nnet_padding_stream.h:70) [50]  (2.188 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
