# 10-bit NS SAR ADC model[^1]
[^1]: J. Liu et al., “A 90-dB-SNDR Calibration-Free Fully Passive Noise-Shaping SAR ADC With 4× Passive Gain and Second-Order DAC Mismatch Error Shaping,” IEEE Journal of Solid-State Circuits, vol. 56, no. 11, pp. 3412–3423, Nov. 2021, doi: 10.1109/JSSC.2021.3087661.

Top-level ADC schematic: ns_sar_adc.
ADC testbench: ns_sar_adc_tb.
