xload final_rect/_0_0std_0_0cells_0_0LATCHINV
box 0 0 80 56
label prboundary
box 69 12 70 15
paint ndiffusion
box 70 13 70 13
label "_q" right ndiffusion
box 62 7 63 10
paint ndiffusion
box 63 8 63 8
label "#10" right ndiffusion
box 69 24 70 27
paint pdiffusion
box 70 25 70 25
label "_q" right pdiffusion
box 66 12 69 15
paint ndiffusion
box 67 13 67 13
label "_q" right ndiffusion
box 59 7 62 10
paint ndiffusion
box 60 8 60 8
label "#10" right ndiffusion
box 66 24 69 27
paint pdiffusion
box 67 25 67 25
label "_q" right pdiffusion
box 69 47 70 50
paint polysilicon
box 70 48 70 48
label "_clk" right polysilicon
box 65 6 70 12
paint ndiffusion
box 66 7 66 7
label "_q" right ndiffusion
box 65 12 66 15
paint ndiffusion
box 66 13 66 13
label "_q" right ndiffusion
box 65 15 70 16
paint ndiffusion
box 66 16 66 16
label "_q" right ndiffusion
box 58 7 59 10
paint ndiffusion
box 59 8 59 8
label "#10" right ndiffusion
box 65 23 70 24
paint pdiffusion
box 66 24 66 24
label "_q" right pdiffusion
box 65 24 66 27
paint pdiffusion
box 66 25 66 25
label "_q" right pdiffusion
box 65 27 70 43
paint pdiffusion
box 66 28 66 28
label "_q" right pdiffusion
box 62 28 63 31
paint pdiffusion
box 63 29 63 29
label "#7" right pdiffusion
box 66 47 69 50
paint polysilicon
box 67 48 67 48
label "_clk" right polysilicon
box 65 48 66 50
paint polysilicon
box 66 49 66 49
label "_clk" right polysilicon
box 65 50 70 51
paint polysilicon
box 66 51 66 51
label "_clk" right polysilicon
box 63 6 65 16
paint ntransistor
box 64 7 64 7
label "_clk" right ntransistor
box 63 16 65 23
paint polysilicon
box 64 17 64 17
label "_clk" right polysilicon
box 63 23 65 43
paint ptransistor
box 64 24 64 24
label "_clk" right ptransistor
box 59 28 62 31
paint pdiffusion
box 60 29 60 29
label "#7" right pdiffusion
box 63 43 65 46
paint polysilicon
box 64 44 64 44
label "_clk" right polysilicon
box 63 46 70 47
paint polysilicon
box 64 47 64 47
label "_clk" right polysilicon
box 63 47 66 48
paint polysilicon
box 64 48 64 48
label "_clk" right polysilicon
box 58 6 63 7
paint ndiffusion
box 59 7 59 7
label "#10" right ndiffusion
box 51 7 52 10
paint ndiffusion
box 52 8 52 8
label "#10" right ndiffusion
box 58 10 63 16
paint ndiffusion
box 59 11 59 11
label "#10" right ndiffusion
box 58 23 63 28
paint pdiffusion
box 59 24 59 24
label "#7" right pdiffusion
box 58 28 59 31
paint pdiffusion
box 59 29 59 29
label "#7" right pdiffusion
box 58 31 63 43
paint pdiffusion
box 59 32 59 32
label "#7" right pdiffusion
box 51 29 52 32
paint pdiffusion
box 52 30 52 30
label "Vdd" right pdiffusion
box 48 7 51 10
paint ndiffusion
box 49 8 49 8
label "#10" right ndiffusion
box 48 29 51 32
paint pdiffusion
box 49 30 49 30
label "Vdd" right pdiffusion
box 47 43 48 46
paint polysilicon
box 48 44 48 44
label "q" right polysilicon
box 47 6 52 7
paint ndiffusion
box 48 7 48 7
label "#10" right ndiffusion
box 47 7 48 10
paint ndiffusion
box 48 8 48 8
label "#10" right ndiffusion
box 47 10 52 16
paint ndiffusion
box 48 11 48 11
label "#10" right ndiffusion
box 44 7 45 10
paint ndiffusion
box 45 8 45 8
label "GND" right ndiffusion
box 47 23 52 29
paint pdiffusion
box 48 24 48 24
label "Vdd" right pdiffusion
box 47 29 48 32
paint pdiffusion
box 48 30 48 30
label "Vdd" right pdiffusion
box 47 32 52 33
paint pdiffusion
box 48 33 48 33
label "Vdd" right pdiffusion
box 45 33 47 42
paint polysilicon
box 46 34 46 34
label "q" right polysilicon
box 44 43 47 46
paint polysilicon
box 45 44 45 44
label "q" right polysilicon
box 63 4 65 6
paint polysilicon
box 64 5 64 5
label "_clk" right polysilicon
box 45 6 47 16
paint ntransistor
box 46 7 46 7
label "q" right ntransistor
box 41 7 44 10
paint ndiffusion
box 42 8 42 8
label "GND" right ndiffusion
box 45 16 47 23
paint polysilicon
box 46 17 46 17
label "q" right polysilicon
box 45 23 47 33
paint ptransistor
box 46 24 46 24
label "q" right ptransistor
box 43 42 48 43
paint polysilicon
box 44 43 44 43
label "q" right polysilicon
box 43 43 44 46
paint polysilicon
box 44 44 44 44
label "q" right polysilicon
box 43 46 48 47
paint polysilicon
box 44 47 44 47
label "q" right polysilicon
box 40 6 45 7
paint ndiffusion
box 41 7 41 7
label "GND" right ndiffusion
box 40 7 41 10
paint ndiffusion
box 41 8 41 8
label "GND" right ndiffusion
box 40 10 45 16
paint ndiffusion
box 41 11 41 11
label "GND" right ndiffusion
box 37 12 38 15
paint ndiffusion
box 38 13 38 13
label "_clk" right ndiffusion
box 40 23 45 33
paint pdiffusion
box 37 24 38 27
paint pdiffusion
box 38 25 38 25
label "_q" right pdiffusion
box 45 4 47 6
paint polysilicon
box 46 5 46 5
label "q" right polysilicon
box 38 6 40 16
paint ntransistor
box 39 7 39 7
label "CLK" right ntransistor
box 34 12 37 15
paint ndiffusion
box 35 13 35 13
label "_clk" right ndiffusion
box 38 16 40 18
paint polysilicon
box 39 17 39 17
label "CLK" right polysilicon
box 38 20 40 23
paint polysilicon
box 39 21 39 21
label "CLK" right polysilicon
box 38 23 40 33
paint ptransistor
box 39 24 39 24
label "CLK" right ptransistor
box 34 24 37 27
paint pdiffusion
box 35 25 35 25
label "_q" right pdiffusion
box 38 33 40 35
paint polysilicon
box 39 34 39 34
label "CLK" right polysilicon
box 33 6 38 12
paint ndiffusion
box 34 7 34 7
label "_clk" right ndiffusion
box 26 7 27 10
paint ndiffusion
box 27 8 27 8
label "GND" right ndiffusion
box 33 12 34 15
paint ndiffusion
box 34 13 34 13
label "_clk" right ndiffusion
box 33 15 38 16
paint ndiffusion
box 34 16 34 16
label "_clk" right ndiffusion
box 33 23 38 24
paint pdiffusion
box 34 24 34 24
label "_q" right pdiffusion
box 33 24 34 27
paint pdiffusion
box 34 25 34 25
label "_q" right pdiffusion
box 33 27 38 33
paint pdiffusion
box 34 28 34 28
label "_q" right pdiffusion
box 26 24 27 27
paint pdiffusion
box 27 25 27 25
label "_clk" right pdiffusion
box 27 43 28 46
paint polysilicon
box 28 44 28 44
label "CLK" right polysilicon
box 23 44 24 46
paint polysilicon
box 24 45 24 45
label "CLK" right polysilicon
box 23 46 28 51
paint polysilicon
box 24 47 24 47
label "CLK" right polysilicon
box 38 4 40 6
paint polysilicon
box 39 5 39 5
label "CLK" right polysilicon
box 23 7 26 10
paint ndiffusion
box 24 8 24 8
label "GND" right ndiffusion
box 23 24 26 27
paint pdiffusion
box 24 25 24 25
label "_clk" right pdiffusion
box 24 43 27 46
paint polysilicon
box 25 44 25 44
label "CLK" right polysilicon
box 22 6 27 7
paint ndiffusion
box 23 7 23 7
label "GND" right ndiffusion
box 22 7 23 10
paint ndiffusion
box 23 8 23 8
label "GND" right ndiffusion
box 22 10 27 16
paint ndiffusion
box 23 11 23 11
label "GND" right ndiffusion
box 22 23 27 24
paint pdiffusion
box 23 24 23 24
label "_clk" right pdiffusion
box 22 24 23 27
paint pdiffusion
box 23 25 23 25
label "_clk" right pdiffusion
box 22 27 27 38
paint pdiffusion
box 23 28 23 28
label "_clk" right pdiffusion
box 19 34 20 37
paint pdiffusion
box 20 35 20 35
label "Vdd" right pdiffusion
box 20 38 22 42
paint polysilicon
box 21 39 21 39
label "CLK" right polysilicon
box 20 42 28 43
paint polysilicon
box 21 43 21 43
label "CLK" right polysilicon
box 20 43 24 44
paint polysilicon
box 21 44 21 44
label "CLK" right polysilicon
box 20 4 22 6
paint polysilicon
box 21 5 21 5
label "CLK" right polysilicon
box 20 6 22 16
paint ntransistor
box 21 7 21 7
label "CLK" right ntransistor
box 20 16 22 18
paint polysilicon
box 21 17 21 17
label "CLK" right polysilicon
box 20 18 40 20
paint polysilicon
box 21 19 21 19
label "CLK" right polysilicon
box 20 20 22 23
paint polysilicon
box 21 21 21 21
label "CLK" right polysilicon
box 20 23 22 38
paint ptransistor
box 21 24 21 24
label "CLK" right ptransistor
box 16 34 19 37
paint pdiffusion
box 17 35 17 35
label "Vdd" right pdiffusion
box 15 47 16 50
paint polysilicon
box 16 48 16 48
label "D" right polysilicon
box 15 6 20 16
paint ndiffusion
box 12 11 13 14
paint ndiffusion
box 13 12 13 12
label "_q" right ndiffusion
box 15 23 20 34
paint pdiffusion
box 16 24 16 24
label "Vdd" right pdiffusion
box 15 34 16 37
paint pdiffusion
box 16 35 16 35
label "Vdd" right pdiffusion
box 15 37 20 38
paint pdiffusion
box 16 38 16 38
label "Vdd" right pdiffusion
box 15 38 19 43
paint pdiffusion
box 16 39 16 39
label "Vdd" right pdiffusion
box 12 34 13 37
paint pdiffusion
box 13 35 13 35
label "#7" right pdiffusion
box 13 43 15 46
paint polysilicon
box 14 44 14 44
label "D" right polysilicon
box 12 47 15 50
paint polysilicon
box 13 48 13 48
label "D" right polysilicon
box 13 4 15 6
paint polysilicon
box 14 5 14 5
label "D" right polysilicon
box 13 6 15 16
paint ntransistor
box 14 7 14 7
label "D" right ntransistor
box 9 11 12 14
paint ndiffusion
box 10 12 10 12
label "_q" right ndiffusion
box 13 16 15 23
paint polysilicon
box 14 17 14 17
label "D" right polysilicon
box 13 23 15 43
paint ptransistor
box 14 24 14 24
label "D" right ptransistor
box 9 34 12 37
paint pdiffusion
box 10 35 10 35
label "#7" right pdiffusion
box 11 46 16 47
paint polysilicon
box 12 47 12 47
label "D" right polysilicon
box 11 47 12 50
paint polysilicon
box 12 48 12 48
label "D" right polysilicon
box 11 50 16 51
paint polysilicon
box 12 51 12 51
label "D" right polysilicon
box 8 6 13 11
paint ndiffusion
box 9 7 9 7
label "_q" right ndiffusion
box 8 11 9 14
paint ndiffusion
box 9 12 9 12
label "_q" right ndiffusion
box 8 14 13 16
paint ndiffusion
box 9 15 9 15
label "_q" right ndiffusion
box 8 23 13 34
paint pdiffusion
box 9 24 9 24
label "#7" right pdiffusion
box 8 34 9 37
paint pdiffusion
box 9 35 9 35
label "#7" right pdiffusion
box 8 37 13 43
paint pdiffusion
box 9 38 9 38
label "#7" right pdiffusion
box 66 47 69 50
paint pc
box 67 48 67 48
label "_clk" right pc
box 66 12 69 15
paint ndc
box 67 13 67 13
label "_q" right ndc
box 66 24 69 27
paint pdc
box 67 25 67 25
label "_q" right pdc
box 59 28 62 31
paint pdc
box 60 29 60 29
label "#7" right pdc
box 59 7 62 10
paint ndc
box 60 8 60 8
label "#10" right ndc
box 48 29 51 32
paint pdc
box 49 30 49 30
label "Vdd" right pdc
box 44 43 47 46
paint pc
box 45 44 45 44
label "q" right pc
box 48 7 51 10
paint ndc
box 49 8 49 8
label "#10" right ndc
box 34 24 37 27
paint pdc
box 35 25 35 25
label "_q" right pdc
box 34 12 37 15
paint ndc
box 35 13 35 13
label "_clk" right ndc
box 24 43 27 46
paint pc
box 25 44 25 44
label "CLK" right pc
box 41 7 44 10
paint ndc
box 42 8 42 8
label "GND" right ndc
box 23 24 26 27
paint pdc
box 24 25 24 25
label "_clk" right pdc
box 16 34 19 37
paint pdc
box 17 35 17 35
label "Vdd" right pdc
box 23 7 26 10
paint ndc
box 24 8 24 8
label "GND" right ndc
box 12 47 15 50
paint pc
box 13 48 13 48
label "D" right pc
box 9 11 12 14
paint ndc
box 10 12 10 12
label "_q" right ndc
box 9 34 12 37
paint pdc
box 10 35 10 35
label "#7" right pdc
box 66 46 69 47
paint m1
box 67 47 67 47
label "_clk" right m1
box 66 47 69 50
paint m1
box 67 48 67 48
label "_clk" right m1
box 66 50 69 51
paint m1
box 67 51 67 51
label "_clk" right m1
box 62 28 63 31
paint m1
box 63 29 63 29
label "#7" right m1
box 59 28 62 31
paint m1
box 60 29 60 29
label "#7" right m1
box 66 12 69 15
paint m1
box 67 13 67 13
label "_q" right m1
port class output
port make
box 66 15 69 24
paint m1
box 67 16 67 16
label "_q" right m1
port class output
port make
box 66 24 69 27
paint m1
box 67 25 67 25
label "_q" right m1
port class output
port make
box 66 27 69 28
paint m1
box 67 28 67 28
label "_q" right m1
port class output
port make
box 58 28 59 31
paint m1
box 59 29 59 29
label "#7" right m1
box 56 37 59 44
paint m1
box 57 38 57 38
label "Vdd" right m1
box 56 44 60 48
paint m1
box 57 45 57 45
label "Vdd" right m1
box 48 28 51 29
paint m1
box 49 29 49 29
label "Vdd" right m1
box 48 29 51 32
paint m1
box 49 30 49 30
label "Vdd" right m1
box 48 32 51 34
paint m1
box 49 33 49 33
label "Vdd" right m1
box 47 43 48 46
paint m1
box 48 44 48 44
label "q" right m1
port class input
port make
box 44 43 47 46
paint m1
box 45 44 45 44
label "q" right m1
port class input
port make
box 43 43 44 44
paint m1
box 44 44 44 44
label "q" right m1
port class input
port make
box 40 44 44 46
paint m1
box 41 45 41 45
label "q" right m1
port class input
port make
box 40 46 46 47
paint m1
box 41 47 41 47
label "q" right m1
port class input
port make
box 40 47 44 51
paint m1
box 41 48 41 48
label "q" right m1
port class input
port make
box 62 7 63 10
paint m1
box 63 8 63 8
label "#10" right m1
box 37 24 38 27
paint m1
box 38 25 38 25
label "_q" right m1
port class output
port make
box 59 7 62 10
paint m1
box 60 8 60 8
label "#10" right m1
box 66 11 69 12
paint m1
box 67 12 67 12
label "_q" right m1
port class output
port make
box 37 12 38 15
paint m1
box 38 13 38 13
label "_clk" right m1
box 34 24 37 27
paint m1
box 35 25 35 25
label "_q" right m1
port class output
port make
box 27 43 28 46
paint m1
box 28 44 28 44
label "CLK" right m1
port class input
port make
box 51 7 59 10
paint m1
box 52 8 52 8
label "#10" right m1
box 34 12 37 15
paint m1
box 35 13 35 13
label "_clk" right m1
box 34 15 37 18
paint m1
box 35 16 35 16
label "_clk" right m1
box 33 24 34 27
paint m1
box 34 25 34 25
label "_q" right m1
port class output
port make
box 24 43 27 46
paint m1
box 25 44 25 44
label "CLK" right m1
port class input
port make
box 48 6 51 7
paint m1
box 49 7 49 7
label "#10" right m1
box 48 7 51 10
paint m1
box 49 8 49 8
label "#10" right m1
box 48 10 51 11
paint m1
box 49 11 49 11
label "#10" right m1
box 33 12 34 15
paint m1
box 34 13 34 13
label "_clk" right m1
box 23 42 28 43
paint m1
box 24 43 24 43
label "CLK" right m1
port class input
port make
box 23 43 24 46
paint m1
box 24 44 24 44
label "CLK" right m1
port class input
port make
box 23 46 28 51
paint m1
box 24 47 24 47
label "CLK" right m1
port class input
port make
box 23 18 37 21
paint m1
box 24 19 24 19
label "_clk" right m1
box 23 21 26 24
paint m1
box 24 22 24 22
label "_clk" right m1
box 23 24 26 27
paint m1
box 24 25 24 25
label "_clk" right m1
box 23 27 26 28
paint m1
box 24 28 24 28
label "_clk" right m1
box 19 34 59 37
paint m1
box 20 35 20 35
label "Vdd" right m1
box 44 6 45 9
paint m1
box 45 7 45 7
label "GND" right m1
box 41 7 44 9
paint m1
box 42 8 42 8
label "GND" right m1
box 41 9 44 10
paint m1
box 42 10 42 10
label "GND" right m1
box 41 10 44 11
paint m1
box 42 11 42 11
label "GND" right m1
box 16 34 19 37
paint m1
box 17 35 17 35
label "Vdd" right m1
box 40 4 44 5
paint m1
box 41 5 41 5
label "GND" right m1
box 40 5 45 6
paint m1
box 41 6 41 6
label "GND" right m1
box 41 6 44 7
paint m1
box 42 7 42 7
label "GND" right m1
box 26 7 41 9
paint m1
box 27 8 27 8
label "GND" right m1
box 23 10 26 11
paint m1
box 24 11 24 11
label "GND" right m1
box 15 34 16 37
paint m1
box 16 35 16 35
label "Vdd" right m1
box 23 6 41 7
paint m1
box 24 7 24 7
label "GND" right m1
box 23 7 26 10
paint m1
box 24 8 24 8
label "GND" right m1
box 15 47 16 50
paint m1
box 16 48 16 48
label "D" right m1
port class input
port make
box 11 49 12 50
paint m1
box 12 50 12 50
label "D" right m1
port class input
port make
box 11 50 16 51
paint m1
box 12 51 12 51
label "D" right m1
port class input
port make
box 9 8 12 11
paint m1
box 10 9 10 9
label "_q" right m1
port class output
port make
box 9 11 12 14
paint m1
box 10 12 10 12
label "_q" right m1
port class output
port make
box 9 14 12 15
paint m1
box 10 15 10 15
label "_q" right m1
port class output
port make
box 9 33 12 34
paint m1
box 10 34 10 34
label "#7" right m1
box 9 34 12 37
paint m1
box 10 35 10 35
label "#7" right m1
box 9 37 12 38
paint m1
box 10 38 10 38
label "#7" right m1
box 12 47 15 50
paint m1
box 13 48 13 48
label "D" right m1
port class input
port make
box 8 4 12 8
paint m1
box 9 5 9 5
label "_q" right m1
port class output
port make
box 8 44 12 46
paint m1
box 9 45 9 45
label "D" right m1
port class input
port make
box 8 46 16 47
paint m1
box 9 47 9 47
label "D" right m1
port class input
port make
box 8 47 12 49
paint m1
box 9 48 9 48
label "D" right m1
port class input
port make
box 59 28 62 31
paint mcon
box 60 29 60 29
label "#7" right mcon
box 66 12 69 15
paint mcon
box 67 13 67 13
label "_q" right mcon
box 34 24 37 27
paint mcon
box 35 25 35 25
label "_q" right mcon
box 41 6 44 7
paint mcon
box 42 7 42 7
label "GND" right mcon
box 41 7 44 9
paint mcon
box 42 8 42 8
label "GND" right mcon
box 23 24 26 27
paint mcon
box 24 25 24 25
label "_clk" right mcon
box 66 47 69 50
paint mcon
box 67 48 67 48
label "_clk" right mcon
box 9 11 12 14
paint mcon
box 10 12 10 12
label "_q" right mcon
box 9 34 12 37
paint mcon
box 10 35 10 35
label "#7" right mcon
box 66 25 68 46
paint m2
box 67 26 67 26
label "_clk" right m2
box 62 28 63 31
paint m2
box 63 29 63 29
label "#7" right m2
box 59 28 62 31
paint m2
box 60 29 60 29
label "#7" right m2
box 58 27 63 28
paint m2
box 59 28 59 28
label "#7" right m2
box 58 28 59 31
paint m2
box 59 29 59 29
label "#7" right m2
box 65 15 70 16
paint m2
box 66 16 66 16
label "_q" right m2
port class output
port make
box 49 25 51 30
paint m2
box 50 26 50 26
label "_clk" right m2
box 69 12 70 15
paint m2
box 70 13 70 13
label "_q" right m2
port class output
port make
box 49 23 68 25
paint m2
box 50 24 50 24
label "_clk" right m2
box 37 24 38 27
paint m2
box 38 25 38 25
label "_q" right m2
port class output
port make
box 66 12 69 15
paint m2
box 67 13 67 13
label "_q" right m2
port class output
port make
box 34 24 37 27
paint m2
box 35 25 35 25
label "_q" right m2
port class output
port make
box 65 11 70 12
paint m2
box 66 12 66 12
label "_q" right m2
port class output
port make
box 65 12 66 13
paint m2
box 66 13 66 13
label "_q" right m2
port class output
port make
box 33 24 34 27
paint m2
box 34 25 34 25
label "_q" right m2
port class output
port make
box 44 6 45 9
paint m2
box 45 7 45 7
label "GND" right m2
box 58 31 63 32
paint m2
box 59 32 59 32
label "#7" right m2
box 58 32 60 34
paint m2
box 59 33 59 33
label "#7" right m2
box 41 6 44 7
paint m2
box 42 7 42 7
label "GND" right m2
box 41 7 44 9
paint m2
box 42 8 42 8
label "GND" right m2
box 35 15 37 23
paint m2
box 36 16 36 16
label "_q" right m2
port class output
port make
box 33 23 38 24
paint m2
box 34 24 34 24
label "_q" right m2
port class output
port make
box 26 24 27 27
paint m2
box 27 25 27 25
label "_clk" right m2
box 33 27 38 28
paint m2
box 34 28 34 28
label "_q" right m2
port class output
port make
box 40 5 45 6
paint m2
box 41 6 41 6
label "GND" right m2
box 40 6 41 9
paint m2
box 41 7 41 7
label "GND" right m2
box 40 9 45 10
paint m2
box 41 10 41 10
label "GND" right m2
box 23 24 26 27
paint m2
box 24 25 24 25
label "_clk" right m2
box 23 28 25 30
paint m2
box 24 29 24 29
label "_clk" right m2
box 23 30 51 32
paint m2
box 24 31 24 31
label "_clk" right m2
box 69 47 70 50
paint m2
box 70 48 70 48
label "_clk" right m2
box 22 23 27 24
paint m2
box 23 24 23 24
label "_clk" right m2
box 22 24 23 27
paint m2
box 23 25 23 25
label "_clk" right m2
box 22 27 27 28
paint m2
box 23 28 23 28
label "_clk" right m2
box 66 47 69 50
paint m2
box 67 48 67 48
label "_clk" right m2
box 12 11 13 13
paint m2
box 13 12 13 12
label "_q" right m2
port class output
port make
box 12 13 66 14
paint m2
box 13 14 13 14
label "_q" right m2
port class output
port make
box 12 34 60 36
paint m2
box 13 35 13 35
label "#7" right m2
box 12 36 13 37
paint m2
box 13 37 13 37
label "#7" right m2
box 65 46 70 47
paint m2
box 66 47 66 47
label "_clk" right m2
box 65 47 66 50
paint m2
box 66 48 66 48
label "_clk" right m2
box 65 50 70 51
paint m2
box 66 51 66 51
label "_clk" right m2
box 9 11 12 14
paint m2
box 10 12 10 12
label "_q" right m2
port class output
port make
box 9 34 12 37
paint m2
box 10 35 10 35
label "#7" right m2
box 8 10 13 11
paint m2
box 9 11 9 11
label "_q" right m2
port class output
port make
box 8 11 9 14
paint m2
box 9 12 9 12
label "_q" right m2
port class output
port make
box 8 14 66 15
paint m2
box 9 15 9 15
label "_q" right m2
port class output
port make
box 8 33 13 34
paint m2
box 9 34 9 34
label "#7" right m2
box 8 34 9 37
paint m2
box 9 35 9 35
label "#7" right m2
box 8 37 13 38
paint m2
box 9 38 9 38
label "#7" right m2
proc lcell { x } { load "_0_0cell_0_0g${x}x0" }
