Reading OpenROAD database at '/home/lroot/NCOver2/runs/RUN_2025-02-26_06-21-21/42-openroad-repairantennas/1-diodeinsertion/counter.odb'…
Reading library file at '/home/lroot/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading library file at '/home/lroot/NCOver2/ram_256x16/ram_256x16_TT_1p8V_25C.lib'…
Reading macro library file at '/home/lroot/NCOver2/ram_256x16/ram_256x16_TT_1p8V_25C.lib'…
[WARNING STA-1140] /home/lroot/NCOver2/ram_256x16/ram_256x16_TT_1p8V_25C.lib line 1, library ram_256x16_TT_1p8V_25C_lib already exists.
Reading design constraints file at '/nix/store/1713bzlk8w8z17prigcs0xh0ha523ii5-python3-3.11.9-env/lib/python3.11/site-packages/openlane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 2
[INFO] Setting input delay to: 2
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO ORD-0030] Using 8 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     442
Number of vias:       30
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   counter
Die area:                 ( 0 0 ) ( 560000 370000 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     1439
Number of terminals:      45
Number of snets:          2
Number of nets:           175

[WARNING DRT-0418] Term mem_i/addr0[3] has no pins on routing grid
[WARNING DRT-0418] Term mem_i/addr0[4] has no pins on routing grid
[WARNING DRT-0418] Term mem_i/addr0[7] has no pins on routing grid
[WARNING DRT-0418] Term mem_i/clk1 has no pins on routing grid
[WARNING DRT-0418] Term mem_i/dout1[0] has no pins on routing grid
[WARNING DRT-0418] Term mem_i/dout1[1] has no pins on routing grid
[WARNING DRT-0418] Term mem_i/dout1[3] has no pins on routing grid
[WARNING DRT-0418] Term mem_i/dout1[5] has no pins on routing grid
[WARNING DRT-0418] Term mem_i/dout1[7] has no pins on routing grid
[WARNING DRT-0418] Term mem_i/dout1[8] has no pins on routing grid
[WARNING DRT-0418] Term mem_i/dout1[10] has no pins on routing grid
[WARNING DRT-0418] Term mem_i/dout1[12] has no pins on routing grid
[WARNING DRT-0418] Term mem_i/dout1[14] has no pins on routing grid
[WARNING DRT-0418] Term mem_i/dout1[15] has no pins on routing grid
[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 53.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete licon.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] licon shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 10306.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 3756.
[INFO DRT-0033] via shape region query size = 1540.
[INFO DRT-0033] met2 shape region query size = 959.
[INFO DRT-0033] via2 shape region query size = 1232.
[INFO DRT-0033] met3 shape region query size = 973.
[INFO DRT-0033] via3 shape region query size = 1232.
[INFO DRT-0033] met4 shape region query size = 464.
[INFO DRT-0033] via4 shape region query size = 24.
[INFO DRT-0033] met5 shape region query size = 36.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 167 pins.
[INFO DRT-0081]   Complete 46 unique inst patterns.
[INFO DRT-0084]   Complete 129 groups.
#scanned instances     = 1439
#unique  instances     = 53
#stdCellGenAp          = 1088
#stdCellValidPlanarAp  = 20
#stdCellValidViaAp     = 739
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 334
#instTermValidViaApCnt = 0
#macroGenAp            = 115
#macroValidPlanarAp    = 99
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:09, elapsed time = 00:00:01, memory = 142.45 (MB), peak = 142.45 (MB)

[INFO DRT-0157] Number of guides:     1155

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 81 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 53 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete licon.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete licon (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] licon guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 328.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 325.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 206.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 66.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 41.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 575 vertical wires in 2 frboxes and 391 horizontal wires in 2 frboxes.
[INFO DRT-0186] Done with 21 vertical wires in 2 frboxes and 64 horizontal wires in 2 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:00, memory = 150.74 (MB), peak = 150.74 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 150.74 (MB), peak = 150.74 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 181.40 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 177.74 (MB).
    Completing 30% with 10 violations.
    elapsed time = 00:00:00, memory = 173.38 (MB).
    Completing 40% with 10 violations.
    elapsed time = 00:00:00, memory = 190.18 (MB).
    Completing 50% with 10 violations.
    elapsed time = 00:00:00, memory = 192.24 (MB).
    Completing 60% with 10 violations.
    elapsed time = 00:00:00, memory = 199.33 (MB).
    Completing 70% with 10 violations.
    elapsed time = 00:00:00, memory = 202.87 (MB).
    Completing 80% with 17 violations.
    elapsed time = 00:00:00, memory = 203.39 (MB).
    Completing 90% with 17 violations.
    elapsed time = 00:00:00, memory = 203.39 (MB).
    Completing 100% with 20 violations.
    elapsed time = 00:00:00, memory = 203.39 (MB).
[INFO DRT-0199]   Number of violations = 37.
Viol/Layer        met1   met2   met3
Metal Spacing        1      0      3
Recheck             15      2      0
Short               16      0      0
[INFO DRT-0267] cpu time = 00:00:07, elapsed time = 00:00:01, memory = 546.62 (MB), peak = 558.30 (MB)
Total wire length = 7008 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 2228 um.
Total wire length on LAYER met2 = 3465 um.
Total wire length on LAYER met3 = 840 um.
Total wire length on LAYER met4 = 472 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 887.
Up-via summary (total 887):

----------------------
 FR_MASTERSLICE      0
            li1    406
           met1    370
           met2     66
           met3     45
           met4      0
----------------------
                   887


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 37 violations.
    elapsed time = 00:00:00, memory = 546.62 (MB).
    Completing 20% with 37 violations.
    elapsed time = 00:00:00, memory = 546.62 (MB).
    Completing 30% with 37 violations.
    elapsed time = 00:00:00, memory = 546.62 (MB).
    Completing 40% with 37 violations.
    elapsed time = 00:00:00, memory = 546.62 (MB).
    Completing 50% with 37 violations.
    elapsed time = 00:00:00, memory = 546.88 (MB).
    Completing 60% with 27 violations.
    elapsed time = 00:00:00, memory = 546.88 (MB).
    Completing 70% with 27 violations.
    elapsed time = 00:00:00, memory = 546.88 (MB).
    Completing 80% with 26 violations.
    elapsed time = 00:00:00, memory = 546.88 (MB).
    Completing 90% with 26 violations.
    elapsed time = 00:00:00, memory = 547.13 (MB).
    Completing 100% with 8 violations.
    elapsed time = 00:00:00, memory = 547.90 (MB).
[INFO DRT-0199]   Number of violations = 8.
Viol/Layer        met1
Short                8
[INFO DRT-0267] cpu time = 00:00:06, elapsed time = 00:00:00, memory = 548.15 (MB), peak = 559.93 (MB)
Total wire length = 6984 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 2258 um.
Total wire length on LAYER met2 = 3534 um.
Total wire length on LAYER met3 = 805 um.
Total wire length on LAYER met4 = 386 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 887.
Up-via summary (total 887):

----------------------
 FR_MASTERSLICE      0
            li1    406
           met1    371
           met2     66
           met3     44
           met4      0
----------------------
                   887


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 8 violations.
    elapsed time = 00:00:00, memory = 548.15 (MB).
    Completing 20% with 8 violations.
    elapsed time = 00:00:00, memory = 548.15 (MB).
    Completing 30% with 8 violations.
    elapsed time = 00:00:00, memory = 548.15 (MB).
    Completing 40% with 8 violations.
    elapsed time = 00:00:00, memory = 548.15 (MB).
    Completing 50% with 8 violations.
    elapsed time = 00:00:00, memory = 548.15 (MB).
    Completing 60% with 6 violations.
    elapsed time = 00:00:00, memory = 548.15 (MB).
    Completing 70% with 6 violations.
    elapsed time = 00:00:00, memory = 548.15 (MB).
    Completing 80% with 6 violations.
    elapsed time = 00:00:00, memory = 548.67 (MB).
    Completing 90% with 6 violations.
    elapsed time = 00:00:00, memory = 553.18 (MB).
    Completing 100% with 9 violations.
    elapsed time = 00:00:00, memory = 553.18 (MB).
[INFO DRT-0199]   Number of violations = 9.
Viol/Layer        met1
Metal Spacing        1
Short                8
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:00, memory = 553.18 (MB), peak = 565.09 (MB)
Total wire length = 6983 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 2246 um.
Total wire length on LAYER met2 = 3543 um.
Total wire length on LAYER met3 = 816 um.
Total wire length on LAYER met4 = 376 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 884.
Up-via summary (total 884):

----------------------
 FR_MASTERSLICE      0
            li1    406
           met1    367
           met2     66
           met3     45
           met4      0
----------------------
                   884


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 9 violations.
    elapsed time = 00:00:00, memory = 553.18 (MB).
    Completing 20% with 9 violations.
    elapsed time = 00:00:00, memory = 553.18 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 553.18 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 553.18 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 553.18 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 553.18 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 553.18 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 553.18 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 553.18 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 553.18 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:00, memory = 553.18 (MB), peak = 565.09 (MB)
Total wire length = 6985 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 2246 um.
Total wire length on LAYER met2 = 3545 um.
Total wire length on LAYER met3 = 816 um.
Total wire length on LAYER met4 = 376 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 888.
Up-via summary (total 888):

----------------------
 FR_MASTERSLICE      0
            li1    406
           met1    371
           met2     66
           met3     45
           met4      0
----------------------
                   888


[INFO DRT-0198] Complete detail routing.
Total wire length = 6985 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 2246 um.
Total wire length on LAYER met2 = 3545 um.
Total wire length on LAYER met3 = 816 um.
Total wire length on LAYER met4 = 376 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 888.
Up-via summary (total 888):

----------------------
 FR_MASTERSLICE      0
            li1    406
           met1    371
           met2     66
           met3     45
           met4      0
----------------------
                   888


[INFO DRT-0267] cpu time = 00:00:19, elapsed time = 00:00:02, memory = 553.18 (MB), peak = 565.09 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
mem_i matched with mem_i
Updating metrics…
Cell type report:                       Count       Area
  Macro                                     1  123515.34
  Fill cell                               470    1764.19
  Tap cell                                739     924.64
  Antenna cell                             96     240.23
  Clock buffer                              3      75.07
  Timing Repair Buffer                     65     342.83
  Inverter                                 25      93.84
  Clock inverter                            1      30.03
  Sequential cell                          24     604.33
  Multi-Input combinational cell           15      96.34
  Total                                  1439  127686.84
Writing OpenROAD database to '/home/lroot/NCOver2/runs/RUN_2025-02-26_06-21-21/44-openroad-detailedrouting/counter.odb'…
Writing netlist to '/home/lroot/NCOver2/runs/RUN_2025-02-26_06-21-21/44-openroad-detailedrouting/counter.nl.v'…
Writing powered netlist to '/home/lroot/NCOver2/runs/RUN_2025-02-26_06-21-21/44-openroad-detailedrouting/counter.pnl.v'…
Writing layout to '/home/lroot/NCOver2/runs/RUN_2025-02-26_06-21-21/44-openroad-detailedrouting/counter.def'…
Writing timing constraints to '/home/lroot/NCOver2/runs/RUN_2025-02-26_06-21-21/44-openroad-detailedrouting/counter.sdc'…
