# system info soc on 2019.03.06.12:49:00
system_info:
name,value
DEVICE,EP4CE115F29C8
DEVICE_FAMILY,Cyclone IV E
GENERATION_ID,1551898114
#
#
# Files generated for soc on 2019.03.06.12:49:00
files:
filepath,kind,attributes,module,is_top
simulation/soc.v,VERILOG,,soc,true
simulation/submodules/soc_nios2_gen2_0.v,VERILOG,,soc_nios2_gen2_0,false
simulation/submodules/soc_onchip_memory2_0.hex,HEX,,soc_onchip_memory2_0,false
simulation/submodules/soc_onchip_memory2_0.v,VERILOG,,soc_onchip_memory2_0,false
simulation/submodules/soc_sample_clk.vo,VERILOG,,soc_sample_clk,false
simulation/submodules/soc_sysid_qsys_0.v,VERILOG,,soc_sysid_qsys_0,false
simulation/submodules/soc_mm_interconnect_0.v,VERILOG,,soc_mm_interconnect_0,false
simulation/submodules/soc_irq_mapper.sv,SYSTEM_VERILOG,,soc_irq_mapper,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
simulation/submodules/soc_nios2_gen2_0_cpu.sdc,SDC,,soc_nios2_gen2_0_cpu,false
simulation/submodules/soc_nios2_gen2_0_cpu.v,VERILOG,,soc_nios2_gen2_0_cpu,false
simulation/submodules/soc_nios2_gen2_0_cpu_debug_slave_sysclk.v,VERILOG,,soc_nios2_gen2_0_cpu,false
simulation/submodules/soc_nios2_gen2_0_cpu_debug_slave_tck.v,VERILOG,,soc_nios2_gen2_0_cpu,false
simulation/submodules/soc_nios2_gen2_0_cpu_debug_slave_wrapper.v,VERILOG,,soc_nios2_gen2_0_cpu,false
simulation/submodules/soc_nios2_gen2_0_cpu_nios2_waves.do,OTHER,,soc_nios2_gen2_0_cpu,false
simulation/submodules/soc_nios2_gen2_0_cpu_ociram_default_contents.dat,DAT,,soc_nios2_gen2_0_cpu,false
simulation/submodules/soc_nios2_gen2_0_cpu_ociram_default_contents.hex,HEX,,soc_nios2_gen2_0_cpu,false
simulation/submodules/soc_nios2_gen2_0_cpu_ociram_default_contents.mif,MIF,,soc_nios2_gen2_0_cpu,false
simulation/submodules/soc_nios2_gen2_0_cpu_rf_ram_a.dat,DAT,,soc_nios2_gen2_0_cpu,false
simulation/submodules/soc_nios2_gen2_0_cpu_rf_ram_a.hex,HEX,,soc_nios2_gen2_0_cpu,false
simulation/submodules/soc_nios2_gen2_0_cpu_rf_ram_a.mif,MIF,,soc_nios2_gen2_0_cpu,false
simulation/submodules/soc_nios2_gen2_0_cpu_rf_ram_b.dat,DAT,,soc_nios2_gen2_0_cpu,false
simulation/submodules/soc_nios2_gen2_0_cpu_rf_ram_b.hex,HEX,,soc_nios2_gen2_0_cpu,false
simulation/submodules/soc_nios2_gen2_0_cpu_rf_ram_b.mif,MIF,,soc_nios2_gen2_0_cpu,false
simulation/submodules/soc_nios2_gen2_0_cpu_test_bench.v,VERILOG,,soc_nios2_gen2_0_cpu,false
simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
simulation/submodules/soc_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,soc_mm_interconnect_0_router,false
simulation/submodules/soc_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,soc_mm_interconnect_0_router_002,false
simulation/submodules/soc_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,soc_mm_interconnect_0_cmd_demux,false
simulation/submodules/soc_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,soc_mm_interconnect_0_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,soc_mm_interconnect_0_cmd_mux,false
simulation/submodules/soc_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,soc_mm_interconnect_0_rsp_demux,false
simulation/submodules/soc_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,soc_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,soc_mm_interconnect_0_rsp_mux,false
simulation/submodules/soc_mm_interconnect_0_avalon_st_adapter.v,VERILOG,,soc_mm_interconnect_0_avalon_st_adapter,false
simulation/submodules/soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
soc.nios2_gen2_0,soc_nios2_gen2_0
soc.nios2_gen2_0.cpu,soc_nios2_gen2_0_cpu
soc.onchip_memory2_0,soc_onchip_memory2_0
soc.sample_clk,soc_sample_clk
soc.sysid_qsys_0,soc_sysid_qsys_0
soc.mm_interconnect_0,soc_mm_interconnect_0
soc.mm_interconnect_0.nios2_gen2_0_data_master_translator,altera_merlin_master_translator
soc.mm_interconnect_0.nios2_gen2_0_instruction_master_translator,altera_merlin_master_translator
soc.mm_interconnect_0.sysid_qsys_0_control_slave_translator,altera_merlin_slave_translator
soc.mm_interconnect_0.nios2_gen2_0_debug_mem_slave_translator,altera_merlin_slave_translator
soc.mm_interconnect_0.sample_clk_pll_slave_translator,altera_merlin_slave_translator
soc.mm_interconnect_0.onchip_memory2_0_s1_translator,altera_merlin_slave_translator
soc.mm_interconnect_0.nios2_gen2_0_data_master_agent,altera_merlin_master_agent
soc.mm_interconnect_0.nios2_gen2_0_instruction_master_agent,altera_merlin_master_agent
soc.mm_interconnect_0.sysid_qsys_0_control_slave_agent,altera_merlin_slave_agent
soc.mm_interconnect_0.nios2_gen2_0_debug_mem_slave_agent,altera_merlin_slave_agent
soc.mm_interconnect_0.sample_clk_pll_slave_agent,altera_merlin_slave_agent
soc.mm_interconnect_0.onchip_memory2_0_s1_agent,altera_merlin_slave_agent
soc.mm_interconnect_0.sysid_qsys_0_control_slave_agent_rsp_fifo,altera_avalon_sc_fifo
soc.mm_interconnect_0.nios2_gen2_0_debug_mem_slave_agent_rsp_fifo,altera_avalon_sc_fifo
soc.mm_interconnect_0.sample_clk_pll_slave_agent_rsp_fifo,altera_avalon_sc_fifo
soc.mm_interconnect_0.onchip_memory2_0_s1_agent_rsp_fifo,altera_avalon_sc_fifo
soc.mm_interconnect_0.router,soc_mm_interconnect_0_router
soc.mm_interconnect_0.router_001,soc_mm_interconnect_0_router
soc.mm_interconnect_0.router_002,soc_mm_interconnect_0_router_002
soc.mm_interconnect_0.router_003,soc_mm_interconnect_0_router_002
soc.mm_interconnect_0.router_004,soc_mm_interconnect_0_router_002
soc.mm_interconnect_0.router_005,soc_mm_interconnect_0_router_002
soc.mm_interconnect_0.cmd_demux,soc_mm_interconnect_0_cmd_demux
soc.mm_interconnect_0.cmd_demux_001,soc_mm_interconnect_0_cmd_demux
soc.mm_interconnect_0.cmd_mux,soc_mm_interconnect_0_cmd_mux
soc.mm_interconnect_0.cmd_mux_001,soc_mm_interconnect_0_cmd_mux
soc.mm_interconnect_0.cmd_mux_002,soc_mm_interconnect_0_cmd_mux
soc.mm_interconnect_0.cmd_mux_003,soc_mm_interconnect_0_cmd_mux
soc.mm_interconnect_0.rsp_demux,soc_mm_interconnect_0_rsp_demux
soc.mm_interconnect_0.rsp_demux_001,soc_mm_interconnect_0_rsp_demux
soc.mm_interconnect_0.rsp_demux_002,soc_mm_interconnect_0_rsp_demux
soc.mm_interconnect_0.rsp_demux_003,soc_mm_interconnect_0_rsp_demux
soc.mm_interconnect_0.rsp_mux,soc_mm_interconnect_0_rsp_mux
soc.mm_interconnect_0.rsp_mux_001,soc_mm_interconnect_0_rsp_mux
soc.mm_interconnect_0.avalon_st_adapter,soc_mm_interconnect_0_avalon_st_adapter
soc.mm_interconnect_0.avalon_st_adapter.error_adapter_0,soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0
soc.mm_interconnect_0.avalon_st_adapter_001,soc_mm_interconnect_0_avalon_st_adapter
soc.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0
soc.mm_interconnect_0.avalon_st_adapter_002,soc_mm_interconnect_0_avalon_st_adapter
soc.mm_interconnect_0.avalon_st_adapter_002.error_adapter_0,soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0
soc.mm_interconnect_0.avalon_st_adapter_003,soc_mm_interconnect_0_avalon_st_adapter
soc.mm_interconnect_0.avalon_st_adapter_003.error_adapter_0,soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0
soc.irq_mapper,soc_irq_mapper
soc.rst_controller,altera_reset_controller
soc.rst_controller_001,altera_reset_controller
