# Format: clock  timeReq  slackR/slackF  setupR/setupF  instName/pinName   # cycle(s)
REF_CLK(R)->ALU_CLK(R)	20.164   */2.317         */0.365         ALU_UNIT/\ALU_OUT_reg[0] /D    1
REF_CLK(R)->ALU_CLK(R)	20.163   */5.281         */0.367         ALU_UNIT/\ALU_OUT_reg[1] /D    1
REF_CLK(R)->ALU_CLK(R)	20.162   */7.953         */0.367         ALU_UNIT/\ALU_OUT_reg[2] /D    1
REF_CLK(R)->ALU_CLK(R)	20.163   */10.412        */0.366         ALU_UNIT/\ALU_OUT_reg[3] /D    1
REF_CLK(R)->ALU_CLK(R)	20.165   */11.803        */0.365         ALU_UNIT/\ALU_OUT_reg[15] /D    1
REF_CLK(R)->ALU_CLK(R)	20.167   */12.065        */0.363         ALU_UNIT/\ALU_OUT_reg[14] /D    1
REF_CLK(R)->ALU_CLK(R)	20.166   */12.453        */0.364         ALU_UNIT/\ALU_OUT_reg[13] /D    1
REF_CLK(R)->ALU_CLK(R)	20.165   */12.614        */0.364         ALU_UNIT/\ALU_OUT_reg[4] /D    1
REF_CLK(R)->ALU_CLK(R)	20.164   */12.803        */0.366         ALU_UNIT/\ALU_OUT_reg[12] /D    1
REF_CLK(R)->ALU_CLK(R)	20.165   */13.166        */0.364         ALU_UNIT/\ALU_OUT_reg[11] /D    1
REF_CLK(R)->ALU_CLK(R)	20.166   */13.378        */0.364         ALU_UNIT/\ALU_OUT_reg[10] /D    1
REF_CLK(R)->ALU_CLK(R)	20.165   */13.672        */0.364         ALU_UNIT/\ALU_OUT_reg[9] /D    1
REF_CLK(R)->ALU_CLK(R)	20.162   */13.842        */0.367         ALU_UNIT/\ALU_OUT_reg[8] /D    1
REF_CLK(R)->ALU_CLK(R)	20.164   */13.898        */0.365         ALU_UNIT/\ALU_OUT_reg[7] /D    1
@(R)->ALU_CLK(R)	19.666   */14.170        */0.368         ALU_UNIT/\ALU_OUT_reg[5] /D    1
@(R)->ALU_CLK(R)	19.669   */14.178        */0.364         ALU_UNIT/\ALU_OUT_reg[6] /D    1
@(R)->ALU_CLK(R)	19.670   */15.241        */0.363         ALU_UNIT/OUT_VALID_reg/D    1
REF_CLK(R)->REF_CLK(R)	20.180   */16.467        */0.363         REGISTER_FILE/\RdData_reg[4] /D    1
REF_CLK(R)->REF_CLK(R)	20.181   */16.468        */0.363         REGISTER_FILE/\RdData_reg[6] /D    1
REF_CLK(R)->REF_CLK(R)	20.180   */16.513        */0.364         REGISTER_FILE/\RdData_reg[5] /D    1
REF_CLK(R)->REF_CLK(R)	20.175   */16.521        */0.364         REGISTER_FILE/\RdData_reg[7] /D    1
REF_CLK(R)->REF_CLK(R)	20.179   */16.539        */0.364         REGISTER_FILE/\RdData_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	20.176   */16.549        */0.364         REGISTER_FILE/\RdData_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	20.181   */16.552        */0.362         REGISTER_FILE/\RdData_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	20.179   */16.556        */0.363         REGISTER_FILE/\RdData_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	20.136   */16.599        */0.402         CONTROL_UNIT/\TX_P_DATA_reg[7] /D    1
REF_CLK(R)->REF_CLK(R)	20.135   */16.601        */0.403         CONTROL_UNIT/\TX_P_DATA_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	20.136   */16.601        */0.401         CONTROL_UNIT/\TX_P_DATA_reg[5] /D    1
REF_CLK(R)->REF_CLK(R)	20.136   */16.601        */0.401         CONTROL_UNIT/\TX_P_DATA_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	20.136   */16.607        */0.402         CONTROL_UNIT/\TX_P_DATA_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	20.135   */16.613        */0.402         CONTROL_UNIT/\TX_P_DATA_reg[4] /D    1
REF_CLK(R)->REF_CLK(R)	20.135   */16.616        */0.402         CONTROL_UNIT/\TX_P_DATA_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	20.135   */16.625        */0.403         CONTROL_UNIT/\TX_P_DATA_reg[6] /D    1
REF_CLK(R)->REF_CLK(R)	20.132   */16.730        */0.407         CONTROL_UNIT/TX_D_VLD_reg/D    1
REF_CLK(R)->REF_CLK(R)	20.163   */17.049        */0.377         REGISTER_FILE/\Reg_File_reg[15][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.163   */17.057        */0.377         REGISTER_FILE/\Reg_File_reg[15][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.165   */17.057        */0.375         REGISTER_FILE/\Reg_File_reg[15][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.166   */17.065        */0.376         REGISTER_FILE/\Reg_File_reg[15][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.164   */17.065        */0.376         REGISTER_FILE/\Reg_File_reg[15][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.168   */17.067        */0.374         REGISTER_FILE/\Reg_File_reg[15][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.167   */17.069        */0.373         REGISTER_FILE/\Reg_File_reg[15][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.170   */17.072        */0.373         REGISTER_FILE/\Reg_File_reg[15][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.122   */17.152        */0.419         REGISTER_FILE/\Reg_File_reg[13][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.125   */17.156        */0.416         REGISTER_FILE/\Reg_File_reg[13][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.123   */17.158        */0.418         REGISTER_FILE/\Reg_File_reg[13][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.128   */17.173        */0.413         REGISTER_FILE/\Reg_File_reg[13][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.123   */17.173        */0.423         REGISTER_FILE/\Reg_File_reg[11][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.131   */17.174        */0.413         REGISTER_FILE/\Reg_File_reg[13][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.127   */17.176        */0.414         REGISTER_FILE/\Reg_File_reg[13][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.119   */17.178        */0.421         REGISTER_FILE/\Reg_File_reg[14][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.132   */17.178        */0.412         REGISTER_FILE/\Reg_File_reg[13][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.130   */17.181        */0.412         REGISTER_FILE/\Reg_File_reg[13][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.121   */17.183        */0.421         REGISTER_FILE/\Reg_File_reg[14][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.126   */17.188        */0.418         REGISTER_FILE/\Reg_File_reg[14][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.127   */17.193        */0.417         REGISTER_FILE/\Reg_File_reg[14][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.126   */17.198        */0.416         REGISTER_FILE/\Reg_File_reg[11][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.124   */17.199        */0.417         REGISTER_FILE/\Reg_File_reg[14][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.128   */17.203        */0.414         REGISTER_FILE/\Reg_File_reg[14][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.125   */17.204        */0.417         REGISTER_FILE/\Reg_File_reg[11][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.128   */17.206        */0.415         REGISTER_FILE/\Reg_File_reg[9][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.128   */17.207        */0.414         REGISTER_FILE/\Reg_File_reg[9][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.130   */17.207        */0.414         REGISTER_FILE/\Reg_File_reg[11][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.126   */17.208        */0.416         REGISTER_FILE/\Reg_File_reg[11][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.126   */17.208        */0.416         REGISTER_FILE/\Reg_File_reg[11][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.126   */17.208        */0.417         REGISTER_FILE/\Reg_File_reg[9][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.126   */17.211        */0.414         REGISTER_FILE/\Reg_File_reg[9][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.158   */17.212        */0.373         ASYN_FIFO/link_Memory/\RAM_reg[3][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.128   */17.213        */0.412         REGISTER_FILE/\Reg_File_reg[14][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.126   */17.213        */0.416         REGISTER_FILE/\Reg_File_reg[9][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.129   */17.213        */0.413         REGISTER_FILE/\Reg_File_reg[11][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.126   */17.215        */0.415         REGISTER_FILE/\Reg_File_reg[9][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.119   */17.215        */0.421         REGISTER_FILE/\Reg_File_reg[10][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.130   */17.215        */0.412         REGISTER_FILE/\Reg_File_reg[14][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.161   */17.216        */0.372         ASYN_FIFO/link_Memory/\RAM_reg[3][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.130   */17.217        */0.413         REGISTER_FILE/\Reg_File_reg[9][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.130   */17.219        */0.412         REGISTER_FILE/\Reg_File_reg[11][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.161   */17.219        */0.372         ASYN_FIFO/link_Memory/\RAM_reg[3][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.163   */17.219        */0.372         ASYN_FIFO/link_Memory/\RAM_reg[3][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.161   */17.221        */0.370         ASYN_FIFO/link_Memory/\RAM_reg[3][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.129   */17.222        */0.412         REGISTER_FILE/\Reg_File_reg[9][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.160   */17.222        */0.372         ASYN_FIFO/link_Memory/\RAM_reg[0][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.124   */17.226        */0.417         REGISTER_FILE/\Reg_File_reg[10][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.161   */17.226        */0.371         ASYN_FIFO/link_Memory/\RAM_reg[0][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.161   */17.227        */0.370         ASYN_FIFO/link_Memory/\RAM_reg[0][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.164   */17.228        */0.369         ASYN_FIFO/link_Memory/\RAM_reg[3][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.122   */17.228        */0.419         REGISTER_FILE/\Reg_File_reg[12][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.165   */17.228        */0.370         ASYN_FIFO/link_Memory/\RAM_reg[3][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.164   */17.229        */0.371         ASYN_FIFO/link_Memory/\RAM_reg[0][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.163   */17.229        */0.369         ASYN_FIFO/link_Memory/\RAM_reg[3][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.123   */17.230        */0.419         REGISTER_FILE/\Reg_File_reg[12][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.163   */17.232        */0.369         ASYN_FIFO/link_Memory/\RAM_reg[0][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.160   */17.234        */0.372         ASYN_FIFO/link_Memory/\RAM_reg[1][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.127   */17.234        */0.413         REGISTER_FILE/\Reg_File_reg[10][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.160   */17.234        */0.372         ASYN_FIFO/link_Memory/\RAM_reg[1][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.164   */17.234        */0.369         ASYN_FIFO/link_Memory/\RAM_reg[0][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.164   */17.235        */0.369         ASYN_FIFO/link_Memory/\RAM_reg[0][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.129   */17.236        */0.413         REGISTER_FILE/\Reg_File_reg[10][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.126   */17.237        */0.415         REGISTER_FILE/\Reg_File_reg[12][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.126   */17.237        */0.415         REGISTER_FILE/\Reg_File_reg[10][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.162   */17.237        */0.372         ASYN_FIFO/link_Memory/\RAM_reg[1][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.120   */17.238        */0.422         REGISTER_FILE/\Reg_File_reg[8][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.128   */17.239        */0.412         REGISTER_FILE/\Reg_File_reg[10][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.128   */17.239        */0.412         REGISTER_FILE/\Reg_File_reg[10][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.163   */17.240        */0.371         ASYN_FIFO/link_Memory/\RAM_reg[1][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.169   */17.240        */0.369         ASYN_FIFO/link_Memory/\RAM_reg[0][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.161   */17.241        */0.371         ASYN_FIFO/link_Memory/\RAM_reg[1][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.127   */17.241        */0.415         REGISTER_FILE/\Reg_File_reg[12][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.164   */17.242        */0.371         ASYN_FIFO/link_Memory/\RAM_reg[1][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.162   */17.244        */0.370         ASYN_FIFO/link_Memory/\RAM_reg[1][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.162   */17.245        */0.370         ASYN_FIFO/link_Memory/\RAM_reg[1][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.130   */17.245        */0.410         REGISTER_FILE/\Reg_File_reg[10][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.129   */17.246        */0.413         REGISTER_FILE/\Reg_File_reg[12][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.129   */17.249        */0.414         REGISTER_FILE/\Reg_File_reg[12][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.130   */17.252        */0.412         REGISTER_FILE/\Reg_File_reg[12][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.132   */17.252        */0.412         REGISTER_FILE/\Reg_File_reg[12][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.127   */17.259        */0.415         REGISTER_FILE/\Reg_File_reg[8][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.128   */17.264        */0.414         REGISTER_FILE/\Reg_File_reg[8][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.128   */17.264        */0.414         REGISTER_FILE/\Reg_File_reg[8][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.160   17.266/*        0.378/*         CONTROL_UNIT/\TX_P_DATA_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.160   17.266/*        0.378/*         CONTROL_UNIT/\TX_P_DATA_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.160   17.266/*        0.377/*         CONTROL_UNIT/\TX_P_DATA_reg[4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.160   17.266/*        0.377/*         CONTROL_UNIT/\TX_P_DATA_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.125   */17.266        */0.415         REGISTER_FILE/\Reg_File_reg[8][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.160   17.266/*        0.377/*         ASYN_FIFO/link_FIFO_Write/\wptr_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.160   17.267/*        0.377/*         CONTROL_UNIT/\TX_P_DATA_reg[5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.160   17.267/*        0.377/*         ASYN_FIFO/link_FIFO_Write/\wptr_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.160   17.267/*        0.377/*         ASYN_FIFO/link_FIFO_Write/\waddr_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.160   17.267/*        0.377/*         ASYN_FIFO/link_FIFO_Write/\waddr_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.161   17.267/*        0.377/*         ASYN_FIFO/link_FIFO_Write/\wptr_bin_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.161   17.267/*        0.377/*         CONTROL_UNIT/\TX_P_DATA_reg[7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.161   17.267/*        0.377/*         CONTROL_UNIT/\TX_P_DATA_reg[6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.130   */17.267        */0.413         REGISTER_FILE/\Reg_File_reg[8][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.127   */17.268        */0.415         REGISTER_FILE/\Reg_File_reg[8][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.161   17.269/*        0.377/*         ASYN_FIFO/link_FIFO_Write/\wptr_bin_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.161   17.269/*        0.377/*         CONTROL_UNIT/\TX_P_DATA_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.158   17.270/*        0.377/*         CONTROL_UNIT/CLK_EN_reg/RN    1
REF_CLK(R)->REF_CLK(R)	20.158   17.270/*        0.377/*         CONTROL_UNIT/ALU_Part1_Done_reg/RN    1
REF_CLK(R)->REF_CLK(R)	20.159   17.270/*        0.377/*         CONTROL_UNIT/EN_reg/RN    1
REF_CLK(R)->REF_CLK(R)	20.162   17.271/*        0.377/*         ASYN_FIFO/link_FIFO_Write/\wptr_bin_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.130   */17.271        */0.412         REGISTER_FILE/\Reg_File_reg[8][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.162   17.272/*        0.377/*         ASYN_FIFO/link_FIFO_Write/\wptr_bin_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.161   17.273/*        0.377/*         ASYN_FIFO/link_FIFO_Write/\wptr_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.162   17.273/*        0.377/*         ASYN_FIFO/link_FIFO_Write/\waddr_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.162   17.274/*        0.377/*         ASYN_FIFO/link_FIFO_Write/\wptr_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.127   */17.274        */0.415         REGISTER_FILE/\Reg_File_reg[5][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.162   17.274/*        0.377/*         CONTROL_UNIT/TX_D_VLD_reg/RN    1
REF_CLK(R)->REF_CLK(R)	20.162   17.275/*        0.377/*         CONTROL_UNIT/RdEn_reg/RN    1
REF_CLK(R)->REF_CLK(R)	20.128   */17.275        */0.414         REGISTER_FILE/\Reg_File_reg[1][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.159   17.275/*        0.377/*         ASYN_FIFO/link_synchronizer_write/\ff1_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.159   17.275/*        0.377/*         ASYN_FIFO/link_synchronizer_write/\ff1_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.125   */17.275        */0.415         REGISTER_FILE/\Reg_File_reg[1][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.159   17.275/*        0.377/*         ASYN_FIFO/link_synchronizer_write/\ff1_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.162   17.275/*        0.377/*         ASYN_FIFO/link_synchronizer_write/\q2_ptr_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.159   17.275/*        0.377/*         ASYN_FIFO/link_synchronizer_write/\q2_ptr_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.157   17.275/*        0.377/*         CONTROL_UNIT/\state_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.157   17.276/*        0.376/*         CONTROL_UNIT/\state_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.128   */17.277        */0.413         REGISTER_FILE/\Reg_File_reg[1][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.162   17.277/*        0.377/*         ASYN_FIFO/link_synchronizer_write/\ff1_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.162   17.277/*        0.377/*         ASYN_FIFO/link_synchronizer_write/\q2_ptr_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.162   17.278/*        0.377/*         ASYN_FIFO/link_synchronizer_write/\q2_ptr_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.126   */17.279        */0.415         REGISTER_FILE/\Reg_File_reg[1][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.127   */17.280        */0.417         REGISTER_FILE/\Reg_File_reg[5][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.129   */17.281        */0.412         REGISTER_FILE/\Reg_File_reg[1][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.159   17.281/*        0.376/*         DATA_SYNC/\ff_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.131   */17.281        */0.413         REGISTER_FILE/\Reg_File_reg[1][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.159   17.282/*        0.376/*         DATA_SYNC/enable_pulse_reg/RN    1
REF_CLK(R)->REF_CLK(R)	20.159   17.282/*        0.376/*         DATA_SYNC/\ff_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.127   */17.284        */0.413         REGISTER_FILE/\Reg_File_reg[1][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.131   */17.286        */0.411         REGISTER_FILE/\Reg_File_reg[1][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.130   */17.286        */0.413         REGISTER_FILE/\Reg_File_reg[5][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.159   17.287/*        0.376/*         DATA_SYNC/\sync_bus_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.130   */17.287        */0.413         REGISTER_FILE/\Reg_File_reg[5][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.132   */17.288        */0.413         REGISTER_FILE/\Reg_File_reg[5][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.130   */17.288        */0.416         REGISTER_FILE/\Reg_File_reg[5][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.159   17.288/*        0.376/*         DATA_SYNC/Pulse_Gen_reg/RN    1
REF_CLK(R)->REF_CLK(R)	20.157   */17.289        */0.374         ASYN_FIFO/link_Memory/\RAM_reg[7][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.162   */17.289        */0.370         ASYN_FIFO/link_Memory/\RAM_reg[2][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.160   17.289/*        0.376/*         DATA_SYNC/\sync_bus_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.160   17.290/*        0.376/*         DATA_SYNC/\sync_bus_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.163   */17.290        */0.370         ASYN_FIFO/link_Memory/\RAM_reg[2][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.131   */17.292        */0.414         REGISTER_FILE/\Reg_File_reg[5][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.163   */17.295        */0.368         ASYN_FIFO/link_Memory/\RAM_reg[2][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.160   17.295/*        0.376/*         DATA_SYNC/\sync_bus_reg[4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.131   */17.296        */0.412         REGISTER_FILE/\Reg_File_reg[5][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.166   */17.298        */0.368         ASYN_FIFO/link_Memory/\RAM_reg[2][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.164   */17.299        */0.368         ASYN_FIFO/link_Memory/\RAM_reg[2][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.165   */17.300        */0.368         ASYN_FIFO/link_Memory/\RAM_reg[2][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.161   17.300/*        0.376/*         DATA_SYNC/\sync_bus_reg[7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.161   17.301/*        0.376/*         DATA_SYNC/\sync_bus_reg[6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.161   17.301/*        0.376/*         DATA_SYNC/\sync_bus_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.167   */17.302        */0.368         ASYN_FIFO/link_Memory/\RAM_reg[2][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.097   */17.302        */0.444         REGISTER_FILE/\Reg_File_reg[3][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.161   17.303/*        0.376/*         DATA_SYNC/\sync_bus_reg[5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.167   */17.304        */0.367         ASYN_FIFO/link_Memory/\RAM_reg[2][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.160   17.305/*        0.376/*         CONTROL_UNIT/\WrData_reg[7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.160   17.306/*        0.376/*         REGISTER_FILE/RdData_Valid_reg/RN    1
REF_CLK(R)->REF_CLK(R)	20.160   17.306/*        0.376/*         CONTROL_UNIT/WrEn_reg/RN    1
REF_CLK(R)->REF_CLK(R)	20.161   */17.307        */0.370         ASYN_FIFO/link_Memory/\RAM_reg[7][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.127   */17.308        */0.415         REGISTER_FILE/\Reg_File_reg[7][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.161   */17.310        */0.369         ASYN_FIFO/link_Memory/\RAM_reg[7][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.162   17.310/*        0.376/*         CONTROL_UNIT/\ALU_FUN_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.128   */17.312        */0.415         REGISTER_FILE/\Reg_File_reg[7][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.162   */17.312        */0.369         ASYN_FIFO/link_Memory/\RAM_reg[7][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.162   17.314/*        0.376/*         CONTROL_UNIT/\WrData_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.130   */17.317        */0.414         REGISTER_FILE/\Reg_File_reg[7][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.164   */17.317        */0.368         ASYN_FIFO/link_Memory/\RAM_reg[7][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.096   */17.318        */0.447         REGISTER_FILE/\Reg_File_reg[2][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.159   17.318/*        0.376/*         CONTROL_UNIT/\state_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.159   17.319/*        0.376/*         CONTROL_UNIT/\Address_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.159   17.319/*        0.376/*         CONTROL_UNIT/\ALU_FUN_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.164   */17.319        */0.368         ASYN_FIFO/link_Memory/\RAM_reg[7][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.130   */17.321        */0.415         REGISTER_FILE/\Reg_File_reg[7][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.130   */17.321        */0.413         REGISTER_FILE/\Reg_File_reg[7][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.131   */17.322        */0.413         REGISTER_FILE/\Reg_File_reg[7][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.130   */17.323        */0.414         REGISTER_FILE/\Reg_File_reg[7][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.136   */17.324        */0.399         CONTROL_UNIT/CLK_EN_reg/D    1
REF_CLK(R)->REF_CLK(R)	20.131   */17.324        */0.415         REGISTER_FILE/\Reg_File_reg[7][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.167   17.326/*        0.376/*         CONTROL_UNIT/\WrData_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.167   17.326/*        0.376/*         CONTROL_UNIT/\Address_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.167   17.327/*        0.376/*         CONTROL_UNIT/\ALU_FUN_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.167   17.328/*        0.376/*         CONTROL_UNIT/\ALU_FUN_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.137   */17.329        */0.399         CONTROL_UNIT/EN_reg/D    1
REF_CLK(R)->REF_CLK(R)	20.170   */17.329        */0.367         ASYN_FIFO/link_Memory/\RAM_reg[7][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.170   */17.330        */0.367         ASYN_FIFO/link_Memory/\RAM_reg[7][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.126   */17.335        */0.415         REGISTER_FILE/\Reg_File_reg[3][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.167   17.336/*        0.376/*         CONTROL_UNIT/\Address_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.167   17.336/*        0.376/*         CONTROL_UNIT/\Address_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.124   */17.337        */0.416         REGISTER_FILE/\Reg_File_reg[3][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.125   */17.337        */0.416         REGISTER_FILE/\Reg_File_reg[3][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.103   */17.343        */0.441         REGISTER_FILE/\Reg_File_reg[2][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.128   */17.345        */0.413         REGISTER_FILE/\Reg_File_reg[3][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.129   */17.346        */0.412         REGISTER_FILE/\Reg_File_reg[3][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.129   */17.346        */0.412         REGISTER_FILE/\Reg_File_reg[3][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.161   17.347/*        0.376/*         CONTROL_UNIT/\WrData_reg[6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.161   17.347/*        0.376/*         CONTROL_UNIT/\WrData_reg[5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.162   17.347/*        0.376/*         CONTROL_UNIT/\WrData_reg[4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.162   17.347/*        0.376/*         CONTROL_UNIT/\WrData_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.162   17.347/*        0.376/*         CONTROL_UNIT/\WrData_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.159   */17.348        */0.373         ASYN_FIFO/link_Memory/\RAM_reg[5][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.129   */17.348        */0.412         REGISTER_FILE/\Reg_File_reg[3][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.164   17.349/*        0.376/*         REGISTER_FILE/\Reg_File_reg[2][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.159   */17.350        */0.372         ASYN_FIFO/link_Memory/\RAM_reg[5][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.164   17.350/*        0.376/*         REGISTER_FILE/\Reg_File_reg[2][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.159   */17.350        */0.373         ASYN_FIFO/link_Memory/\RAM_reg[4][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.165   17.351/*        0.376/*         REGISTER_FILE/\Reg_File_reg[3][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.165   17.351/*        0.376/*         REGISTER_FILE/\Reg_File_reg[3][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.165   17.351/*        0.376/*         REGISTER_FILE/\Reg_File_reg[3][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.160   */17.353        */0.372         ASYN_FIFO/link_Memory/\RAM_reg[5][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.159   */17.356        */0.373         ASYN_FIFO/link_Memory/\RAM_reg[6][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.128   */17.356        */0.414         REGISTER_FILE/\Reg_File_reg[6][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.129   */17.356        */0.414         REGISTER_FILE/\Reg_File_reg[6][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.128   */17.357        */0.414         REGISTER_FILE/\Reg_File_reg[6][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.160   */17.357        */0.371         ASYN_FIFO/link_Memory/\RAM_reg[4][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.129   */17.357        */0.415         REGISTER_FILE/\Reg_File_reg[4][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.162   */17.358        */0.371         ASYN_FIFO/link_Memory/\RAM_reg[5][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.166   */17.359        */0.371         ASYN_FIFO/link_Memory/\RAM_reg[5][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.161   */17.359        */0.370         ASYN_FIFO/link_Memory/\RAM_reg[5][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.128   */17.360        */0.415         REGISTER_FILE/\Reg_File_reg[4][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.159   */17.360        */0.371         ASYN_FIFO/link_Memory/\RAM_reg[6][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.161   */17.361        */0.371         ASYN_FIFO/link_Memory/\RAM_reg[4][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.159   */17.361        */0.371         ASYN_FIFO/link_Memory/\RAM_reg[6][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.162   */17.362        */0.370         ASYN_FIFO/link_Memory/\RAM_reg[5][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.127   */17.363        */0.416         REGISTER_FILE/\Reg_File_reg[2][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.163   */17.364        */0.369         ASYN_FIFO/link_Memory/\RAM_reg[5][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.129   */17.364        */0.414         REGISTER_FILE/\Reg_File_reg[6][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.161   */17.365        */0.371         ASYN_FIFO/link_Memory/\RAM_reg[6][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.130   */17.366        */0.415         REGISTER_FILE/\Reg_File_reg[4][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.131   */17.366        */0.414         REGISTER_FILE/\Reg_File_reg[4][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.162   */17.366        */0.371         ASYN_FIFO/link_Memory/\RAM_reg[6][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.163   */17.367        */0.369         ASYN_FIFO/link_Memory/\RAM_reg[4][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.161   */17.367        */0.371         ASYN_FIFO/link_Memory/\RAM_reg[6][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.131   */17.367        */0.412         REGISTER_FILE/\Reg_File_reg[4][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.163   */17.367        */0.369         ASYN_FIFO/link_Memory/\RAM_reg[4][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.163   */17.367        */0.369         ASYN_FIFO/link_Memory/\RAM_reg[4][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.134   */17.367        */0.412         REGISTER_FILE/\Reg_File_reg[6][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.132   */17.367        */0.414         REGISTER_FILE/\Reg_File_reg[6][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.131   */17.368        */0.414         REGISTER_FILE/\Reg_File_reg[4][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.131   */17.368        */0.414         REGISTER_FILE/\Reg_File_reg[6][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.162   */17.368        */0.369         ASYN_FIFO/link_Memory/\RAM_reg[4][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.126   */17.369        */0.415         REGISTER_FILE/\Reg_File_reg[2][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.131   */17.369        */0.412         REGISTER_FILE/\Reg_File_reg[4][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.132   */17.370        */0.412         REGISTER_FILE/\Reg_File_reg[6][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.163   */17.370        */0.369         ASYN_FIFO/link_Memory/\RAM_reg[4][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.132   */17.370        */0.412         REGISTER_FILE/\Reg_File_reg[4][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.163   */17.373        */0.369         ASYN_FIFO/link_Memory/\RAM_reg[6][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.126   */17.377        */0.418         REGISTER_FILE/\Reg_File_reg[0][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.128   */17.378        */0.415         REGISTER_FILE/\Reg_File_reg[2][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.129   */17.381        */0.412         REGISTER_FILE/\Reg_File_reg[2][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.169   */17.381        */0.369         ASYN_FIFO/link_Memory/\RAM_reg[6][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.122   */17.381        */0.417         REGISTER_FILE/\Reg_File_reg[0][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.129   */17.385        */0.414         REGISTER_FILE/\Reg_File_reg[2][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.132   */17.387        */0.411         REGISTER_FILE/\Reg_File_reg[2][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.128   */17.392        */0.416         REGISTER_FILE/\Reg_File_reg[0][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.128   */17.395        */0.413         REGISTER_FILE/\Reg_File_reg[0][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.129   */17.399        */0.414         REGISTER_FILE/\Reg_File_reg[0][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.130   */17.400        */0.412         REGISTER_FILE/\Reg_File_reg[0][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.128   */17.402        */0.411         REGISTER_FILE/\Reg_File_reg[0][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.133   */17.403        */0.411         REGISTER_FILE/\Reg_File_reg[0][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.210   17.483/*        0.324/*         CONTROL_UNIT/\state_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	20.209   17.491/*        0.326/*         CONTROL_UNIT/\state_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	20.106   */17.526        */0.427         CONTROL_UNIT/\state_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	20.174   17.551/*        0.366/*         REGISTER_FILE/\Reg_File_reg[0][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.175   17.552/*        0.365/*         REGISTER_FILE/\Reg_File_reg[10][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.176   17.552/*        0.365/*         REGISTER_FILE/\Reg_File_reg[10][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.176   17.553/*        0.365/*         REGISTER_FILE/\Reg_File_reg[9][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.175   17.553/*        0.365/*         REGISTER_FILE/\Reg_File_reg[1][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.176   17.553/*        0.365/*         REGISTER_FILE/\Reg_File_reg[10][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.176   17.553/*        0.365/*         REGISTER_FILE/\Reg_File_reg[1][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.176   17.553/*        0.365/*         REGISTER_FILE/\Reg_File_reg[0][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.176   17.553/*        0.365/*         REGISTER_FILE/\Reg_File_reg[0][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.176   17.554/*        0.365/*         REGISTER_FILE/\Reg_File_reg[1][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.176   17.554/*        0.365/*         REGISTER_FILE/\Reg_File_reg[10][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.179   17.554/*        0.365/*         REGISTER_FILE/\Reg_File_reg[0][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.178   17.554/*        0.365/*         REGISTER_FILE/\Reg_File_reg[0][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.179   17.555/*        0.365/*         REGISTER_FILE/\Reg_File_reg[1][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.178   17.555/*        0.365/*         REGISTER_FILE/\Reg_File_reg[0][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.176   17.555/*        0.365/*         REGISTER_FILE/\Reg_File_reg[1][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.179   17.555/*        0.365/*         REGISTER_FILE/\Reg_File_reg[0][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.176   17.556/*        0.365/*         REGISTER_FILE/\Reg_File_reg[1][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.175   17.557/*        0.365/*         REGISTER_FILE/\Reg_File_reg[1][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.175   17.558/*        0.365/*         REGISTER_FILE/\Reg_File_reg[1][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.175   17.559/*        0.365/*         REGISTER_FILE/\Reg_File_reg[10][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.175   17.559/*        0.365/*         REGISTER_FILE/\Reg_File_reg[10][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.175   17.560/*        0.365/*         REGISTER_FILE/\Reg_File_reg[10][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.176   17.564/*        0.365/*         REGISTER_FILE/\Reg_File_reg[9][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.176   17.566/*        0.365/*         REGISTER_FILE/\Reg_File_reg[9][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.178   17.568/*        0.364/*         REGISTER_FILE/\Reg_File_reg[9][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.178   17.569/*        0.364/*         REGISTER_FILE/\Reg_File_reg[8][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.178   17.569/*        0.364/*         REGISTER_FILE/\Reg_File_reg[8][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.175   17.569/*        0.365/*         REGISTER_FILE/\Reg_File_reg[0][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.178   17.569/*        0.364/*         REGISTER_FILE/\Reg_File_reg[9][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.175   17.569/*        0.365/*         REGISTER_FILE/\Reg_File_reg[10][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.175   17.569/*        0.365/*         REGISTER_FILE/\Reg_File_reg[8][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.178   17.572/*        0.364/*         REGISTER_FILE/\Reg_File_reg[8][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.178   17.573/*        0.364/*         REGISTER_FILE/\Reg_File_reg[9][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.178   17.573/*        0.364/*         REGISTER_FILE/\Reg_File_reg[11][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.178   17.573/*        0.364/*         REGISTER_FILE/\Reg_File_reg[9][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.178   17.573/*        0.364/*         REGISTER_FILE/\Reg_File_reg[8][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.177   17.573/*        0.364/*         REGISTER_FILE/\Reg_File_reg[8][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.177   17.573/*        0.364/*         REGISTER_FILE/\Reg_File_reg[11][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.178   17.573/*        0.364/*         REGISTER_FILE/\Reg_File_reg[7][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.178   17.573/*        0.364/*         REGISTER_FILE/\Reg_File_reg[9][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.178   17.574/*        0.364/*         REGISTER_FILE/\Reg_File_reg[11][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.178   17.574/*        0.364/*         REGISTER_FILE/\Reg_File_reg[8][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.178   17.574/*        0.364/*         REGISTER_FILE/\Reg_File_reg[11][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.179   17.575/*        0.364/*         REGISTER_FILE/\Reg_File_reg[5][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.178   17.576/*        0.364/*         REGISTER_FILE/\Reg_File_reg[11][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.178   17.576/*        0.364/*         REGISTER_FILE/\Reg_File_reg[8][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.180   17.580/*        0.364/*         REGISTER_FILE/\Reg_File_reg[11][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.135   */17.583        */0.402         CONTROL_UNIT/\WrData_reg[7] /D    1
REF_CLK(R)->REF_CLK(R)	20.181   17.584/*        0.364/*         REGISTER_FILE/\Reg_File_reg[7][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.136   */17.585        */0.402         CONTROL_UNIT/\WrData_reg[4] /D    1
REF_CLK(R)->REF_CLK(R)	20.181   17.586/*        0.363/*         REGISTER_FILE/\Reg_File_reg[7][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.182   17.588/*        0.363/*         REGISTER_FILE/\Reg_File_reg[4][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.181   17.589/*        0.363/*         REGISTER_FILE/\Reg_File_reg[5][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.181   17.596/*        0.362/*         REGISTER_FILE/\Reg_File_reg[6][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.183   17.596/*        0.363/*         REGISTER_FILE/\Reg_File_reg[6][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.180   17.598/*        0.362/*         REGISTER_FILE/\Reg_File_reg[6][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.181   17.599/*        0.362/*         REGISTER_FILE/\Reg_File_reg[7][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.181   17.601/*        0.362/*         REGISTER_FILE/\Reg_File_reg[7][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.183   17.601/*        0.362/*         REGISTER_FILE/\Reg_File_reg[4][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.183   17.601/*        0.362/*         REGISTER_FILE/\Reg_File_reg[4][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.183   17.601/*        0.362/*         REGISTER_FILE/\Reg_File_reg[7][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.181   17.601/*        0.362/*         REGISTER_FILE/\Reg_File_reg[5][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.183   17.601/*        0.362/*         REGISTER_FILE/\Reg_File_reg[5][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.181   17.601/*        0.362/*         REGISTER_FILE/\Reg_File_reg[7][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.183   17.601/*        0.362/*         REGISTER_FILE/\Reg_File_reg[11][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.181   17.601/*        0.362/*         REGISTER_FILE/\Reg_File_reg[4][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.183   17.602/*        0.362/*         REGISTER_FILE/\Reg_File_reg[5][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.184   17.603/*        0.362/*         REGISTER_FILE/\Reg_File_reg[5][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.184   17.604/*        0.362/*         REGISTER_FILE/\Reg_File_reg[6][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.184   17.604/*        0.362/*         REGISTER_FILE/\Reg_File_reg[6][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.181   17.606/*        0.362/*         REGISTER_FILE/\Reg_File_reg[7][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.182   17.614/*        0.361/*         REGISTER_FILE/\Reg_File_reg[6][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.181   17.615/*        0.361/*         REGISTER_FILE/\Reg_File_reg[5][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.182   17.620/*        0.361/*         REGISTER_FILE/\Reg_File_reg[4][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.127   */17.624        */0.408         CONTROL_UNIT/\Address_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	20.183   17.626/*        0.361/*         REGISTER_FILE/\Reg_File_reg[4][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.116   */17.639        */0.420         CONTROL_UNIT/WrEn_reg/D    1
REF_CLK(R)->REF_CLK(R)	20.129   */17.663        */0.408         ASYN_FIFO/link_FIFO_Write/\waddr_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	20.486   17.665/*        0.058/*         REGISTER_FILE/\Reg_File_reg[2][0] /SN    1
REF_CLK(R)->REF_CLK(R)	20.483   17.669/*        0.058/*         REGISTER_FILE/\Reg_File_reg[3][5] /SN    1
REF_CLK(R)->REF_CLK(R)	20.132   */17.670        */0.407         ASYN_FIFO/link_FIFO_Write/\wptr_bin_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	20.138   */17.685        */0.400         ASYN_FIFO/link_FIFO_Write/\wptr_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	20.126   */17.686        */0.413         CONTROL_UNIT/RdEn_reg/D    1
REF_CLK(R)->REF_CLK(R)	20.252   17.692/*        0.284/*         CONTROL_UNIT/ALU_Part1_Done_reg/D    1
REF_CLK(R)->REF_CLK(R)	20.139   */17.700        */0.398         ASYN_FIFO/link_FIFO_Write/\wptr_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	20.125   */17.743        */0.413         CONTROL_UNIT/\ALU_FUN_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	20.111   */17.753        */0.426         CONTROL_UNIT/\WrData_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	20.111   */17.754        */0.426         CONTROL_UNIT/\WrData_reg[6] /D    1
REF_CLK(R)->REF_CLK(R)	20.112   */17.755        */0.426         CONTROL_UNIT/\WrData_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	20.138   */17.755        */0.401         ASYN_FIFO/link_FIFO_Write/\wptr_bin_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	20.112   */17.757        */0.426         CONTROL_UNIT/\WrData_reg[5] /D    1
REF_CLK(R)->REF_CLK(R)	20.113   */17.760        */0.425         CONTROL_UNIT/\WrData_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	20.127   */17.761        */0.408         CONTROL_UNIT/\ALU_FUN_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	20.138   */17.765        */0.400         ASYN_FIFO/link_FIFO_Write/\wptr_bin_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	20.118   */17.768        */0.425         CONTROL_UNIT/\WrData_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	20.135   */17.770        */0.408         CONTROL_UNIT/\ALU_FUN_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	20.137   */17.776        */0.406         CONTROL_UNIT/\ALU_FUN_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	20.121   */17.876        */0.417         ASYN_FIFO/link_FIFO_Write/\waddr_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	20.125   */17.888        */0.412         ASYN_FIFO/link_FIFO_Write/\wptr_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	20.128   */17.895        */0.411         ASYN_FIFO/link_FIFO_Write/\wptr_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	20.126   */17.898        */0.412         ASYN_FIFO/link_FIFO_Write/\waddr_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	20.125   */17.924        */0.413         ASYN_FIFO/link_FIFO_Write/\wptr_bin_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	20.135   */17.927        */0.408         CONTROL_UNIT/\Address_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	20.135   */17.928        */0.408         CONTROL_UNIT/\Address_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	20.137   */17.937        */0.406         CONTROL_UNIT/\Address_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	20.163   18.219/*        0.378/*         REGISTER_FILE/\Reg_File_reg[3][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.163   18.219/*        0.378/*         REGISTER_FILE/\Reg_File_reg[3][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.163   18.219/*        0.378/*         REGISTER_FILE/\Reg_File_reg[3][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.163   18.219/*        0.378/*         REGISTER_FILE/\Reg_File_reg[3][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.162   18.221/*        0.378/*         REGISTER_FILE/\Reg_File_reg[14][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.162   18.221/*        0.378/*         REGISTER_FILE/\Reg_File_reg[14][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.162   18.221/*        0.378/*         REGISTER_FILE/\Reg_File_reg[13][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.165   18.221/*        0.378/*         REGISTER_FILE/\Reg_File_reg[14][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.165   18.222/*        0.378/*         REGISTER_FILE/\Reg_File_reg[2][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.165   18.222/*        0.378/*         REGISTER_FILE/\Reg_File_reg[2][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.165   18.222/*        0.378/*         REGISTER_FILE/\Reg_File_reg[2][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.165   18.223/*        0.378/*         REGISTER_FILE/\Reg_File_reg[2][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.165   18.225/*        0.378/*         REGISTER_FILE/\Reg_File_reg[12][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.164   18.225/*        0.378/*         REGISTER_FILE/\Reg_File_reg[13][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.164   18.227/*        0.378/*         REGISTER_FILE/\Reg_File_reg[11][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.164   18.227/*        0.378/*         REGISTER_FILE/\Reg_File_reg[12][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.164   18.227/*        0.378/*         REGISTER_FILE/\Reg_File_reg[4][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.163   18.227/*        0.378/*         REGISTER_FILE/\Reg_File_reg[13][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.164   18.227/*        0.378/*         REGISTER_FILE/\Reg_File_reg[12][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.164   18.227/*        0.378/*         REGISTER_FILE/\Reg_File_reg[12][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.163   18.227/*        0.378/*         REGISTER_FILE/\Reg_File_reg[13][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.165   18.228/*        0.378/*         REGISTER_FILE/\Reg_File_reg[6][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.165   18.231/*        0.378/*         REGISTER_FILE/\Reg_File_reg[5][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.165   18.231/*        0.378/*         REGISTER_FILE/\Reg_File_reg[6][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.166   18.232/*        0.378/*         REGISTER_FILE/\Reg_File_reg[4][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.166   18.232/*        0.378/*         REGISTER_FILE/\Reg_File_reg[12][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.166   18.232/*        0.378/*         REGISTER_FILE/\Reg_File_reg[13][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.166   18.233/*        0.378/*         REGISTER_FILE/\Reg_File_reg[14][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.166   18.234/*        0.378/*         REGISTER_FILE/\Reg_File_reg[14][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.164   18.235/*        0.378/*         REGISTER_FILE/\Reg_File_reg[12][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.166   18.236/*        0.378/*         REGISTER_FILE/\Reg_File_reg[13][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.163   18.236/*        0.378/*         REGISTER_FILE/\Reg_File_reg[12][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.163   18.238/*        0.378/*         REGISTER_FILE/\Reg_File_reg[14][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.163   18.238/*        0.378/*         REGISTER_FILE/\Reg_File_reg[14][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.163   18.238/*        0.378/*         REGISTER_FILE/\Reg_File_reg[14][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.163   18.239/*        0.378/*         REGISTER_FILE/\Reg_File_reg[13][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.163   18.240/*        0.378/*         REGISTER_FILE/\Reg_File_reg[12][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.129   */18.240        */0.408         DATA_SYNC/\sync_bus_reg[7] /D    1
REF_CLK(R)->REF_CLK(R)	20.127   */18.240        */0.408         DATA_SYNC/\sync_bus_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	20.129   */18.240        */0.408         DATA_SYNC/\sync_bus_reg[5] /D    1
REF_CLK(R)->REF_CLK(R)	20.163   18.245/*        0.378/*         REGISTER_FILE/\Reg_File_reg[13][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.130   */18.248        */0.407         DATA_SYNC/\sync_bus_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	20.130   */18.248        */0.407         DATA_SYNC/\sync_bus_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	20.130   */18.251        */0.406         DATA_SYNC/\sync_bus_reg[4] /D    1
REF_CLK(R)->REF_CLK(R)	20.131   */18.252        */0.406         DATA_SYNC/\sync_bus_reg[6] /D    1
@(R)->REF_CLK(R)	20.224   18.252/*        0.317/*         RST_SYN_REF/\ff_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.130   */18.252        */0.406         DATA_SYNC/\sync_bus_reg[0] /D    1
@(R)->REF_CLK(R)	20.232   18.259/*        0.309/*         RST_SYN_REF/\ff_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.482   18.541/*        0.061/*         REGISTER_FILE/\Reg_File_reg[2][7] /SN    1
REF_CLK(R)->REF_CLK(R)	20.125   */18.609        */0.411         DATA_SYNC/enable_pulse_reg/D    1
REF_CLK(R)->REF_CLK(R)	20.113   */18.707        */0.026         CLOCK_GATING/U0_TLATNCAX12M/E    1
REF_CLK(R)->REF_CLK(R)	20.137   */18.743        */0.399         REGISTER_FILE/RdData_Valid_reg/D    1
ALU_CLK(R)->ALU_CLK(R)	19.441   */18.832        */0.592         ALU_UNIT/OUT_VALID_reg/SI    1
ALU_CLK(R)->ALU_CLK(R)	19.439   */18.834        */0.595         ALU_UNIT/\ALU_OUT_reg[12] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.439   */18.835        */0.595         ALU_UNIT/\ALU_OUT_reg[9] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.440   */18.836        */0.595         ALU_UNIT/\ALU_OUT_reg[14] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.440   */18.838        */0.595         ALU_UNIT/\ALU_OUT_reg[13] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.441   */18.843        */0.594         ALU_UNIT/\ALU_OUT_reg[15] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.440   */18.844        */0.594         ALU_UNIT/\ALU_OUT_reg[1] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.440   */18.850        */0.593         ALU_UNIT/\ALU_OUT_reg[7] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.441   */18.850        */0.593         ALU_UNIT/\ALU_OUT_reg[3] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.441   */18.851        */0.593         ALU_UNIT/\ALU_OUT_reg[11] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.440   */18.851        */0.593         ALU_UNIT/\ALU_OUT_reg[4] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.440   */18.852        */0.593         ALU_UNIT/\ALU_OUT_reg[5] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.441   */18.853        */0.593         ALU_UNIT/\ALU_OUT_reg[8] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.441   */18.854        */0.592         ALU_UNIT/\ALU_OUT_reg[6] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.442   */18.854        */0.592         ALU_UNIT/\ALU_OUT_reg[10] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.442   */18.858        */0.592         ALU_UNIT/\ALU_OUT_reg[2] /SI    1
REF_CLK(R)->REF_CLK(R)	20.131   */18.939        */0.404         DATA_SYNC/Pulse_Gen_reg/D    1
REF_CLK(R)->REF_CLK(R)	20.134   */18.954        */0.402         ASYN_FIFO/link_synchronizer_write/\q2_ptr_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	20.137   */18.954        */0.402         ASYN_FIFO/link_synchronizer_write/\q2_ptr_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	20.138   */18.965        */0.401         ASYN_FIFO/link_synchronizer_write/\q2_ptr_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	20.139   */18.967        */0.400         ASYN_FIFO/link_synchronizer_write/\q2_ptr_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	20.136   */18.967        */0.400         DATA_SYNC/\ff_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	20.142   */18.969        */0.399         RST_SYN_REF/\ff_reg[1] /D    1
scan_clk(R)->scan_clk(R)	79.800   77.163/*        20.000/*        SO[0]    1
scan_clk(R)->scan_clk(R)	79.800   77.464/*        20.000/*        SO[2]    1
scan_clk(R)->scan_clk(R)	79.800   77.583/*        20.000/*        SO[3]    1
scan_clk(R)->scan_clk(R)	79.800   77.719/*        20.000/*        SO[1]    1
scan_clk(R)->scan_clk(R)	100.563  */80.471        */0.600         ASYN_FIFO/link_Memory/\RAM_reg[6][7] /SI    1
scan_clk(R)->scan_clk(R)	100.574  */80.511        */0.591         REGISTER_FILE/\RdData_reg[2] /SI    1
scan_clk(R)->scan_clk(R)	100.667  */80.654        */0.503         REGISTER_FILE/\Reg_File_reg[11][0] /SI    1
scan_clk(R)->scan_clk(R)	99.810   */94.557        */0.401         CLK_DIV_RX/div_clk_reg/D    1
scan_clk(R)->scan_clk(R)	99.811   */95.067        */0.401         CLK_DIV_TX/div_clk_reg/D    1
scan_clk(R)->scan_clk(R)	100.773  */95.202        */0.409         CLK_DIV_RX/\count_reg[0] /D    1
scan_clk(R)->scan_clk(R)	100.774  */95.208        */0.408         CLK_DIV_RX/\count_reg[6] /D    1
scan_clk(R)->scan_clk(R)	100.774  */95.209        */0.408         CLK_DIV_RX/\count_reg[4] /D    1
scan_clk(R)->scan_clk(R)	100.775  */95.210        */0.408         CLK_DIV_RX/\count_reg[5] /D    1
scan_clk(R)->scan_clk(R)	100.774  */95.213        */0.407         CLK_DIV_RX/\count_reg[1] /D    1
scan_clk(R)->scan_clk(R)	100.775  */95.217        */0.407         CLK_DIV_RX/\count_reg[3] /D    1
scan_clk(R)->scan_clk(R)	100.776  */95.221        */0.406         CLK_DIV_RX/\count_reg[2] /D    1
scan_clk(R)->scan_clk(R)	100.729  */95.302        */0.410         UART/UART_Rx/FSM_block/\state_reg[2] /D    1
scan_clk(R)->scan_clk(R)	100.835  95.316/*        0.296/*         UART/UART_Rx/FSM_block/\state_reg[0] /D    1
scan_clk(R)->scan_clk(R)	100.835  95.317/*        0.296/*         UART/UART_Rx/FSM_block/\state_reg[1] /D    1
scan_clk(R)->scan_clk(R)	100.737  */95.438        */0.400         UART/UART_Rx/edge_bit_counter_block/\bit_cnt_reg[1] /D    1
scan_clk(R)->scan_clk(R)	100.726  */95.459        */0.405         UART/UART_Rx/FSM_block/deser_en_reg/D    1
scan_clk(R)->scan_clk(R)	100.702  */95.477        */0.437         UART/UART_Rx/edge_bit_counter_block/\bit_cnt_reg[3] /D    1
scan_clk(R)->scan_clk(R)	100.746  */95.532        */0.435         CLK_DIV_RX/odd_edge_tog_reg/D    1
scan_clk(R)->scan_clk(R)	100.735  */95.601        */0.396         UART/UART_Rx/FSM_block/data_valid_reg/D    1
scan_clk(R)->scan_clk(R)	100.838  95.680/*        0.300/*         UART/UART_Rx/edge_bit_counter_block/\bit_cnt_reg[0] /D    1
scan_clk(R)->scan_clk(R)	100.769  */95.691        */0.412         CLK_DIV_TX/\count_reg[1] /D    1
scan_clk(R)->scan_clk(R)	100.772  */95.707        */0.410         CLK_DIV_TX/\count_reg[4] /D    1
scan_clk(R)->scan_clk(R)	100.772  */95.709        */0.409         CLK_DIV_TX/\count_reg[3] /D    1
scan_clk(R)->scan_clk(R)	100.773  */95.715        */0.409         CLK_DIV_TX/\count_reg[5] /D    1
scan_clk(R)->scan_clk(R)	100.729  */95.717        */0.401         UART/UART_Rx/FSM_block/dat_samp_en_reg/D    1
scan_clk(R)->scan_clk(R)	100.730  */95.722        */0.400         UART/UART_Rx/FSM_block/enable_reg/D    1
scan_clk(R)->scan_clk(R)	100.775  */95.726        */0.407         CLK_DIV_TX/\count_reg[6] /D    1
scan_clk(R)->scan_clk(R)	100.774  */95.726        */0.407         CLK_DIV_TX/\count_reg[2] /D    1
scan_clk(R)->scan_clk(R)	100.774  */95.727        */0.407         CLK_DIV_TX/\count_reg[0] /D    1
scan_clk(R)->scan_clk(R)	100.732  */95.816        */0.406         UART/UART_Rx/edge_bit_counter_block/\edge_cnt_reg[0] /D    1
scan_clk(R)->scan_clk(R)	100.738  */95.824        */0.400         UART/UART_Rx/edge_bit_counter_block/\edge_cnt_reg[3] /D    1
scan_clk(R)->scan_clk(R)	100.738  */95.824        */0.400         UART/UART_Rx/edge_bit_counter_block/\edge_cnt_reg[1] /D    1
scan_clk(R)->scan_clk(R)	100.738  */95.826        */0.399         UART/UART_Rx/edge_bit_counter_block/\edge_cnt_reg[4] /D    1
scan_clk(R)->scan_clk(R)	100.738  */95.826        */0.399         UART/UART_Rx/edge_bit_counter_block/\edge_cnt_reg[2] /D    1
scan_clk(R)->scan_clk(R)	100.748  */96.051        */0.433         CLK_DIV_TX/odd_edge_tog_reg/D    1
scan_clk(R)->scan_clk(R)	100.747  */96.263        */0.392         UART/UART_Rx/edge_bit_counter_block/\bit_cnt_reg[2] /D    1
scan_clk(R)->scan_clk(R)	100.733  */96.304        */0.406         UART/UART_Rx/FSM_block/strt_chk_en_reg/D    1
scan_clk(R)->scan_clk(R)	100.726  */96.354        */0.405         UART/UART_Rx/FSM_block/par_chk_en_reg/D    1
scan_clk(R)->scan_clk(R)	100.772  */96.392        */0.363         UART/UART_Rx/deserializer_block/\P_DATA_reg[5] /D    1
scan_clk(R)->scan_clk(R)	100.772  */96.396        */0.362         UART/UART_Rx/deserializer_block/\P_DATA_reg[4] /D    1
scan_clk(R)->scan_clk(R)	100.775  */96.412        */0.359         UART/UART_Rx/deserializer_block/\P_DATA_reg[6] /D    1
scan_clk(R)->scan_clk(R)	100.772  */96.416        */0.360         UART/UART_Rx/deserializer_block/\P_DATA_reg[3] /D    1
scan_clk(R)->scan_clk(R)	100.734  */96.452        */0.405         UART/UART_Rx/FSM_block/stp_chk_en_reg/D    1
scan_clk(R)->scan_clk(R)	100.773  */96.462        */0.360         UART/UART_Rx/deserializer_block/\P_DATA_reg[2] /D    1
scan_clk(R)->scan_clk(R)	100.773  */96.470        */0.360         UART/UART_Rx/deserializer_block/\P_DATA_reg[1] /D    1
scan_clk(R)->scan_clk(R)	100.771  */96.579        */0.362         UART/UART_Rx/deserializer_block/\P_DATA_reg[0] /D    1
scan_clk(R)->scan_clk(R)	100.774  */96.625        */0.365         UART/UART_Rx/data_sampling_block/sampled_bit_reg/D    1
scan_clk(R)->scan_clk(R)	100.773  */96.657        */0.363         UART/UART_Rx/data_sampling_block/\saving_reg[0] /D    1
@(R)->scan_clk(R)	99.840   96.776/*        0.372/*         CLK_DIV_TX/div_clk_reg/RN    1
scan_clk(R)->scan_clk(R)	100.773  */96.836        */0.361         UART/UART_Rx/deserializer_block/\P_DATA_reg[7] /D    1
scan_clk(R)->scan_clk(R)	100.750  */97.074        */0.403         UART/UART_Tx/linkserializer/\P_DATA_save_reg[3] /D    1
scan_clk(R)->scan_clk(R)	100.751  */97.081        */0.402         UART/UART_Tx/linkserializer/\P_DATA_save_reg[1] /D    1
scan_clk(R)->scan_clk(R)	100.752  */97.083        */0.401         UART/UART_Tx/linkserializer/\P_DATA_save_reg[2] /D    1
scan_clk(R)->scan_clk(R)	100.752  */97.095        */0.402         UART/UART_Tx/linkserializer/\P_DATA_save_reg[4] /D    1
scan_clk(R)->scan_clk(R)	100.750  */97.102        */0.403         UART/UART_Tx/linkserializer/\P_DATA_save_reg[0] /D    1
scan_clk(R)->scan_clk(R)	100.752  */97.115        */0.402         UART/UART_Tx/linkserializer/\P_DATA_save_reg[5] /D    1
scan_clk(R)->scan_clk(R)	100.753  */97.132        */0.401         UART/UART_Tx/linkserializer/\P_DATA_save_reg[6] /D    1
scan_clk(R)->scan_clk(R)	100.731  */97.225        */0.422         UART/UART_Tx/linkserializer/\P_DATA_save_reg[7] /D    1
scan_clk(R)->scan_clk(R)	100.776  */97.307        */0.359         UART/UART_Rx/data_sampling_block/\saving_reg[1] /D    1
@(R)->scan_clk(R)	99.862   97.581/*        0.349/*         CLK_DIV_RX/div_clk_reg/RN    1
@(R)->scan_clk(R)	100.757  97.635/*        0.373/*         UART/UART_Rx/FSM_block/dat_samp_en_reg/RN    1
@(R)->scan_clk(R)	100.758  97.636/*        0.373/*         UART/UART_Rx/FSM_block/data_valid_reg/RN    1
@(R)->scan_clk(R)	100.758  97.636/*        0.373/*         UART/UART_Rx/FSM_block/enable_reg/RN    1
@(R)->scan_clk(R)	100.759  97.637/*        0.373/*         UART/UART_Rx/FSM_block/deser_en_reg/RN    1
@(R)->scan_clk(R)	100.758  97.637/*        0.373/*         UART/UART_Rx/FSM_block/par_chk_en_reg/RN    1
@(R)->scan_clk(R)	100.758  97.637/*        0.373/*         UART/UART_Rx/FSM_block/\state_reg[0] /RN    1
@(R)->scan_clk(R)	100.758  97.642/*        0.372/*         UART/UART_Rx/FSM_block/\state_reg[1] /RN    1
@(R)->scan_clk(R)	100.772  97.643/*        0.381/*         UART/UART_Tx/linkserializer/ser_done_reg/RN    1
@(R)->scan_clk(R)	100.784  97.651/*        0.370/*         UART/UART_Tx/linkserializer/\P_DATA_save_reg[4] /RN    1
@(R)->scan_clk(R)	100.784  97.651/*        0.370/*         UART/UART_Tx/linkserializer/\P_DATA_save_reg[5] /RN    1
@(R)->scan_clk(R)	100.784  97.651/*        0.370/*         UART/UART_Tx/linkserializer/\P_DATA_save_reg[6] /RN    1
@(R)->scan_clk(R)	100.783  97.651/*        0.370/*         UART/UART_Tx/linkserializer/\P_DATA_save_reg[7] /RN    1
@(R)->scan_clk(R)	100.783  97.651/*        0.370/*         UART/UART_Tx/linkserializer/\count_reg[1] /RN    1
@(R)->scan_clk(R)	100.783  97.651/*        0.370/*         UART/UART_Tx/linkserializer/\count_reg[0] /RN    1
@(R)->scan_clk(R)	100.783  97.651/*        0.370/*         UART/UART_Tx/linkserializer/\P_DATA_save_reg[3] /RN    1
@(R)->scan_clk(R)	100.783  97.652/*        0.370/*         UART/UART_Tx/linkserializer/\P_DATA_save_reg[2] /RN    1
@(R)->scan_clk(R)	100.781  97.653/*        0.370/*         ASYN_FIFO/link_FIFO_Read/\raddr_reg[2] /RN    1
@(R)->scan_clk(R)	100.783  97.653/*        0.370/*         UART/UART_Tx/linkserializer/\P_DATA_save_reg[1] /RN    1
@(R)->scan_clk(R)	100.781  97.653/*        0.370/*         ASYN_FIFO/link_FIFO_Read/\rptr_bin_reg[0] /RN    1
@(R)->scan_clk(R)	100.783  97.654/*        0.370/*         UART/UART_Tx/linkserializer/\P_DATA_save_reg[0] /RN    1
@(R)->scan_clk(R)	100.782  97.654/*        0.370/*         UART/UART_Tx/linkFSM/ser_en_reg/RN    1
@(R)->scan_clk(R)	100.782  97.655/*        0.370/*         UART/UART_Tx/linkserializer/ser_data_reg/RN    1
@(R)->scan_clk(R)	100.783  97.655/*        0.370/*         UART/UART_Tx/linkserializer/\count_reg[2] /RN    1
scan_clk(R)->scan_clk(R)	100.756  */97.657        */0.402         UART/UART_Tx/linkFSM/\mux_sel_reg[1] /D    1
@(R)->scan_clk(R)	100.767  97.659/*        0.372/*         UART/UART_Rx/FSM_block/\state_reg[2] /RN    1
@(R)->scan_clk(R)	100.782  97.659/*        0.370/*         ASYN_FIFO/link_FIFO_Read/\raddr_reg[1] /RN    1
@(R)->scan_clk(R)	100.783  97.661/*        0.370/*         ASYN_FIFO/link_synchronizer_read/\q2_ptr_reg[2] /RN    1
@(R)->scan_clk(R)	100.783  97.661/*        0.370/*         ASYN_FIFO/link_FIFO_Read/\raddr_reg[0] /RN    1
@(R)->scan_clk(R)	100.784  97.662/*        0.370/*         ASYN_FIFO/link_synchronizer_read/\ff1_reg[3] /RN    1
@(R)->scan_clk(R)	100.785  97.662/*        0.370/*         ASYN_FIFO/link_synchronizer_read/\ff1_reg[1] /RN    1
@(R)->scan_clk(R)	100.785  97.662/*        0.370/*         ASYN_FIFO/link_synchronizer_read/\ff1_reg[0] /RN    1
@(R)->scan_clk(R)	100.788  97.663/*        0.370/*         UART/UART_Tx/linkFSM/\mux_sel_reg[1] /RN    1
@(R)->scan_clk(R)	100.785  97.663/*        0.370/*         ASYN_FIFO/link_synchronizer_read/\ff1_reg[2] /RN    1
@(R)->scan_clk(R)	100.788  97.663/*        0.370/*         ASYN_FIFO/link_FIFO_Read/\rptr_bin_reg[1] /RN    1
@(R)->scan_clk(R)	100.788  97.663/*        0.370/*         ASYN_FIFO/link_FIFO_Read/\rptr_bin_reg[2] /RN    1
@(R)->scan_clk(R)	100.786  97.663/*        0.370/*         ASYN_FIFO/link_synchronizer_read/\q2_ptr_reg[3] /RN    1
@(R)->scan_clk(R)	100.786  97.664/*        0.370/*         ASYN_FIFO/link_synchronizer_read/\q2_ptr_reg[0] /RN    1
@(R)->scan_clk(R)	100.786  97.664/*        0.370/*         ASYN_FIFO/link_synchronizer_read/\q2_ptr_reg[1] /RN    1
@(R)->scan_clk(R)	100.757  97.665/*        0.382/*         UART/UART_Rx/edge_bit_counter_block/\bit_cnt_reg[3] /RN    1
@(R)->scan_clk(R)	100.788  97.665/*        0.370/*         UART/UART_Tx/linkFSM/\state_reg[2] /RN    1
@(R)->scan_clk(R)	100.787  97.665/*        0.370/*         ASYN_FIFO/link_FIFO_Read/\rptr_reg[1] /RN    1
@(R)->scan_clk(R)	100.767  97.666/*        0.372/*         UART/UART_Rx/FSM_block/stp_chk_en_reg/RN    1
@(R)->scan_clk(R)	100.788  97.667/*        0.370/*         ASYN_FIFO/link_FIFO_Read/\rptr_reg[0] /RN    1
@(R)->scan_clk(R)	100.789  97.667/*        0.370/*         PULSE_GENERATOR/pulse_done_reg/RN    1
@(R)->scan_clk(R)	100.788  97.667/*        0.370/*         UART/UART_Tx/linkFSM/\state_reg[0] /RN    1
@(R)->scan_clk(R)	100.789  97.668/*        0.370/*         PULSE_GENERATOR/PULSE_SIG_reg/RN    1
@(R)->scan_clk(R)	100.789  97.668/*        0.370/*         ASYN_FIFO/link_FIFO_Read/\rptr_reg[2] /RN    1
@(R)->scan_clk(R)	100.788  97.669/*        0.370/*         ASYN_FIFO/link_FIFO_Read/\rptr_bin_reg[3] /RN    1
@(R)->scan_clk(R)	100.767  97.669/*        0.371/*         UART/UART_Rx/FSM_block/strt_chk_en_reg/RN    1
@(R)->scan_clk(R)	100.788  97.669/*        0.369/*         ASYN_FIFO/link_FIFO_Read/\rptr_reg[3] /RN    1
@(R)->scan_clk(R)	100.788  97.670/*        0.369/*         UART/UART_Tx/linkFSM/\state_reg[1] /RN    1
@(R)->scan_clk(R)	100.789  97.673/*        0.369/*         UART/UART_Tx/linkFSM/busy_reg/RN    1
@(R)->scan_clk(R)	100.768  97.674/*        0.371/*         UART/UART_Rx/edge_bit_counter_block/\bit_cnt_reg[2] /RN    1
@(R)->scan_clk(R)	100.767  97.681/*        0.371/*         UART/UART_Rx/edge_bit_counter_block/\bit_cnt_reg[1] /RN    1
@(R)->scan_clk(R)	100.767  97.684/*        0.370/*         UART/UART_Rx/edge_bit_counter_block/\edge_cnt_reg[1] /RN    1
@(R)->scan_clk(R)	100.767  97.684/*        0.370/*         UART/UART_Rx/edge_bit_counter_block/\edge_cnt_reg[2] /RN    1
scan_clk(R)->scan_clk(R)	100.755  */97.685        */0.397         UART/UART_Tx/linkserializer/ser_data_reg/D    1
@(R)->scan_clk(R)	100.768  97.688/*        0.370/*         UART/UART_Rx/edge_bit_counter_block/\edge_cnt_reg[3] /RN    1
@(R)->scan_clk(R)	100.768  97.691/*        0.370/*         UART/UART_Rx/edge_bit_counter_block/\edge_cnt_reg[0] /RN    1
@(R)->scan_clk(R)	100.767  97.691/*        0.370/*         UART/UART_Rx/edge_bit_counter_block/\edge_cnt_reg[4] /RN    1
@(R)->scan_clk(R)	100.769  97.691/*        0.370/*         UART/UART_Rx/edge_bit_counter_block/\bit_cnt_reg[0] /RN    1
scan_clk(R)->scan_clk(R)	100.828  97.701/*        0.326/*         UART/UART_Tx/linkserializer/\count_reg[1] /D    1
scan_clk(R)->scan_clk(R)	100.747  */97.736        */0.404         UART/UART_Tx/linkFSM/ser_en_reg/D    1
@(R)->scan_clk(R)	100.810  97.758/*        0.372/*         CLK_DIV_TX/\count_reg[6] /RN    1
@(R)->scan_clk(R)	100.810  97.761/*        0.371/*         CLK_DIV_TX/\count_reg[5] /RN    1
scan_clk(R)->scan_clk(R)	100.872  97.766/*        0.281/*         UART/UART_Tx/linkserializer/\count_reg[0] /D    1
@(R)->scan_clk(R)	100.810  97.771/*        0.371/*         CLK_DIV_TX/\count_reg[3] /RN    1
@(R)->scan_clk(R)	100.810  97.774/*        0.371/*         CLK_DIV_TX/\count_reg[4] /RN    1
scan_clk(R)->scan_clk(R)	100.727  */97.793        */0.431         UART/UART_Tx/linkFSM/\mux_sel_reg[0] /D    1
scan_clk(R)->scan_clk(R)	99.692   */97.820        */0.520         CLK_DIV_TX/div_clk_reg/SI    1
scan_clk(R)->scan_clk(R)	99.691   */97.821        */0.520         CLK_DIV_RX/div_clk_reg/SI    1
scan_clk(R)->scan_clk(R)	100.754  */97.824        */0.405         UART/UART_Tx/linkFSM/busy_reg/D    1
scan_clk(R)->scan_clk(R)	100.740  */97.929        */0.413         UART/UART_Tx/linkserializer/\count_reg[2] /D    1
scan_clk(R)->scan_clk(R)	100.712  */97.977        */0.440         UART/UART_Tx/linkserializer/ser_done_reg/D    1
@(R)->scan_clk(R)	101.105  97.988/*        0.053/*         UART/UART_Tx/linkFSM/\mux_sel_reg[0] /SN    1
scan_clk(R)->scan_clk(R)	100.756  */98.033        */0.401         ASYN_FIFO/link_FIFO_Read/\rptr_reg[0] /D    1
scan_clk(R)->scan_clk(R)	100.754  */98.053        */0.403         ASYN_FIFO/link_FIFO_Read/\rptr_reg[1] /D    1
@(R)->scan_clk(R)	101.129  98.064/*        0.052/*         CLK_DIV_TX/odd_edge_tog_reg/SN    1
scan_clk(R)->scan_clk(R)	100.743  */98.089        */0.410         ASYN_FIFO/link_FIFO_Read/\raddr_reg[0] /D    1
scan_clk(R)->scan_clk(R)	100.751  */98.094        */0.407         ASYN_FIFO/link_FIFO_Read/\rptr_bin_reg[2] /D    1
scan_clk(R)->scan_clk(R)	100.748  */98.109        */0.404         ASYN_FIFO/link_FIFO_Read/\raddr_reg[1] /D    1
scan_clk(R)->scan_clk(R)	100.753  */98.111        */0.405         ASYN_FIFO/link_FIFO_Read/\rptr_bin_reg[3] /D    1
scan_clk(R)->scan_clk(R)	100.755  */98.113        */0.403         ASYN_FIFO/link_FIFO_Read/\rptr_reg[3] /D    1
scan_clk(R)->scan_clk(R)	100.755  */98.118        */0.403         ASYN_FIFO/link_FIFO_Read/\rptr_bin_reg[1] /D    1
scan_clk(R)->scan_clk(R)	100.755  */98.120        */0.403         ASYN_FIFO/link_FIFO_Read/\rptr_reg[2] /D    1
scan_clk(R)->scan_clk(R)	100.748  */98.121        */0.403         ASYN_FIFO/link_FIFO_Read/\raddr_reg[2] /D    1
scan_clk(R)->scan_clk(R)	100.750  */98.157        */0.401         ASYN_FIFO/link_FIFO_Read/\rptr_bin_reg[0] /D    1
scan_clk(R)->scan_clk(R)	100.765  */98.203        */0.394         PULSE_GENERATOR/PULSE_SIG_reg/D    1
scan_clk(R)->scan_clk(R)	100.863  98.322/*        0.295/*         UART/UART_Tx/linkFSM/\state_reg[1] /D    1
scan_clk(R)->scan_clk(R)	100.879  98.405/*        0.279/*         UART/UART_Tx/linkFSM/\state_reg[0] /D    1
scan_clk(R)->scan_clk(R)	100.768  */98.412        */0.391         PULSE_GENERATOR/pulse_done_reg/D    1
scan_clk(R)->scan_clk(R)	100.557  */98.425        */0.603         CONTROL_UNIT/CLK_EN_reg/SI    1
scan_clk(R)->scan_clk(R)	100.759  */98.442        */0.399         UART/UART_Tx/linkFSM/\state_reg[2] /D    1
scan_clk(R)->scan_clk(R)	100.598  */98.544        */0.568         REGISTER_FILE/\Reg_File_reg[3][0] /SI    1
@(R)->scan_clk(R)	100.833  98.551/*        0.349/*         CLK_DIV_RX/\count_reg[3] /RN    1
@(R)->scan_clk(R)	100.832  98.551/*        0.349/*         CLK_DIV_RX/\count_reg[1] /RN    1
@(R)->scan_clk(R)	100.833  98.551/*        0.349/*         CLK_DIV_RX/\count_reg[2] /RN    1
scan_clk(R)->scan_clk(R)	100.629  */98.551        */0.531         DATA_SYNC/Pulse_Gen_reg/SI    1
@(R)->scan_clk(R)	100.833  98.551/*        0.349/*         CLK_DIV_RX/\count_reg[4] /RN    1
@(R)->scan_clk(R)	100.833  98.552/*        0.349/*         CLK_DIV_RX/\count_reg[6] /RN    1
@(R)->scan_clk(R)	100.833  98.552/*        0.349/*         CLK_DIV_RX/\count_reg[5] /RN    1
@(R)->scan_clk(R)	100.832  98.552/*        0.349/*         CLK_DIV_TX/\count_reg[0] /RN    1
@(R)->scan_clk(R)	100.832  98.552/*        0.349/*         CLK_DIV_TX/\count_reg[1] /RN    1
@(R)->scan_clk(R)	100.832  98.552/*        0.349/*         CLK_DIV_TX/\count_reg[2] /RN    1
@(R)->scan_clk(R)	100.833  98.554/*        0.349/*         CLK_DIV_RX/\count_reg[0] /RN    1
scan_clk(R)->scan_clk(R)	100.583  */98.566        */0.585         REGISTER_FILE/\Reg_File_reg[2][7] /SI    1
scan_clk(R)->scan_clk(R)	100.586  */98.574        */0.582         REGISTER_FILE/\Reg_File_reg[2][0] /SI    1
scan_clk(R)->scan_clk(R)	100.602  */98.582        */0.563         REGISTER_FILE/\Reg_File_reg[1][7] /SI    1
scan_clk(R)->scan_clk(R)	100.605  */98.584        */0.564         REGISTER_FILE/\Reg_File_reg[0][6] /SI    1
scan_clk(R)->scan_clk(R)	100.604  */98.587        */0.563         REGISTER_FILE/\Reg_File_reg[2][5] /SI    1
scan_clk(R)->scan_clk(R)	100.604  */98.589        */0.561         REGISTER_FILE/\Reg_File_reg[0][7] /SI    1
scan_clk(R)->scan_clk(R)	100.606  */98.595        */0.561         REGISTER_FILE/\Reg_File_reg[2][6] /SI    1
scan_clk(R)->scan_clk(R)	100.607  */98.596        */0.559         REGISTER_FILE/\Reg_File_reg[0][2] /SI    1
scan_clk(R)->scan_clk(R)	100.607  */98.596        */0.561         REGISTER_FILE/\Reg_File_reg[2][4] /SI    1
scan_clk(R)->scan_clk(R)	100.605  */98.598        */0.559         REGISTER_FILE/\Reg_File_reg[0][3] /SI    1
scan_clk(R)->scan_clk(R)	100.608  */98.599        */0.559         CONTROL_UNIT/\Address_reg[3] /SI    1
scan_clk(R)->scan_clk(R)	100.608  */98.599        */0.560         REGISTER_FILE/\Reg_File_reg[0][5] /SI    1
scan_clk(R)->scan_clk(R)	100.608  */98.608        */0.558         REGISTER_FILE/\Reg_File_reg[0][4] /SI    1
scan_clk(R)->scan_clk(R)	100.613  */98.613        */0.556         REGISTER_FILE/\Reg_File_reg[0][1] /SI    1
scan_clk(R)->scan_clk(R)	100.609  */98.614        */0.556         REGISTER_FILE/\Reg_File_reg[1][6] /SI    1
scan_clk(R)->scan_clk(R)	100.613  */98.621        */0.556         REGISTER_FILE/\Reg_File_reg[1][0] /SI    1
scan_clk(R)->scan_clk(R)	100.586  */98.626        */0.552         UART/UART_Rx/edge_bit_counter_block/\edge_cnt_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	100.586  */98.630        */0.551         UART/UART_Rx/edge_bit_counter_block/\edge_cnt_reg[2] /SI    1
scan_clk(R)->scan_clk(R)	100.616  */98.640        */0.550         REGISTER_FILE/\Reg_File_reg[1][5] /SI    1
scan_clk(R)->scan_clk(R)	100.618  */98.641        */0.549         REGISTER_FILE/\Reg_File_reg[1][1] /SI    1
scan_clk(R)->scan_clk(R)	100.590  */98.643        */0.547         UART/UART_Rx/edge_bit_counter_block/\bit_cnt_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	100.621  */98.650        */0.545         REGISTER_FILE/\Reg_File_reg[2][1] /SI    1
scan_clk(R)->scan_clk(R)	100.637  */98.655        */0.521         CONTROL_UNIT/\state_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	100.622  */98.666        */0.544         REGISTER_FILE/\Reg_File_reg[1][2] /SI    1
scan_clk(R)->scan_clk(R)	100.624  */98.672        */0.543         REGISTER_FILE/\Reg_File_reg[1][4] /SI    1
scan_clk(R)->scan_clk(R)	100.598  */98.677        */0.540         UART/UART_Rx/edge_bit_counter_block/\bit_cnt_reg[2] /SI    1
scan_clk(R)->scan_clk(R)	100.597  */98.677        */0.540         UART/UART_Rx/edge_bit_counter_block/\edge_cnt_reg[4] /SI    1
scan_clk(R)->scan_clk(R)	100.625  */98.679        */0.541         REGISTER_FILE/\Reg_File_reg[1][3] /SI    1
scan_clk(R)->scan_clk(R)	100.637  */98.683        */0.522         CONTROL_UNIT/\state_reg[2] /SI    1
scan_clk(R)->scan_clk(R)	100.570  */98.691        */0.568         UART/UART_Rx/edge_bit_counter_block/\bit_cnt_reg[3] /SI    1
scan_clk(R)->scan_clk(R)	100.619  */98.692        */0.539         UART/UART_Tx/linkFSM/busy_reg/SI    1
scan_clk(R)->scan_clk(R)	100.601  */98.693        */0.537         UART/UART_Rx/edge_bit_counter_block/\edge_cnt_reg[3] /SI    1
scan_clk(R)->scan_clk(R)	100.630  */98.697        */0.538         REGISTER_FILE/\Reg_File_reg[2][3] /SI    1
scan_clk(R)->scan_clk(R)	100.601  */98.698        */0.537         UART/UART_Rx/edge_bit_counter_block/\edge_cnt_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	100.621  */98.702        */0.532         UART/UART_Tx/linkserializer/\count_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	100.632  */98.710        */0.536         CONTROL_UNIT/\ALU_FUN_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	100.626  */98.710        */0.533         CONTROL_UNIT/\ALU_FUN_reg[3] /SI    1
scan_clk(R)->scan_clk(R)	100.573  */98.722        */0.594         REGISTER_FILE/\RdData_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	100.633  */98.724        */0.532         REGISTER_FILE/\Reg_File_reg[2][2] /SI    1
scan_clk(R)->scan_clk(R)	100.607  */98.724        */0.523         UART/UART_Rx/FSM_block/dat_samp_en_reg/SI    1
scan_clk(R)->scan_clk(R)	100.578  */98.729        */0.580         DELAY_ONE_PERIOD/Signal_delayed_reg/SI    1
scan_clk(R)->scan_clk(R)	100.635  */98.732        */0.531         REGISTER_FILE/\Reg_File_reg[3][2] /SI    1
scan_clk(R)->scan_clk(R)	100.570  */98.733        */0.592         ASYN_FIFO/link_Memory/\RAM_reg[0][0] /SI    1
scan_clk(R)->scan_clk(R)	100.574  */98.737        */0.591         REGISTER_FILE/\Reg_File_reg[15][0] /SI    1
scan_clk(R)->scan_clk(R)	100.621  */98.742        */0.545         REGISTER_FILE/\Reg_File_reg[3][5] /SI    1
scan_clk(R)->scan_clk(R)	100.620  */98.742        */0.511         UART/UART_Rx/FSM_block/\state_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	100.638  */98.743        */0.528         REGISTER_FILE/\Reg_File_reg[3][4] /SI    1
scan_clk(R)->scan_clk(R)	100.634  */98.745        */0.528         ASYN_FIFO/link_FIFO_Write/\waddr_reg[2] /SI    1
scan_clk(R)->scan_clk(R)	100.635  */98.746        */0.528         ASYN_FIFO/link_FIFO_Write/\waddr_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	100.639  */98.746        */0.528         REGISTER_FILE/\Reg_File_reg[4][0] /SI    1
scan_clk(R)->scan_clk(R)	100.638  */98.746        */0.528         REGISTER_FILE/\Reg_File_reg[3][3] /SI    1
scan_clk(R)->scan_clk(R)	100.654  */98.748        */0.509         ASYN_FIFO/link_FIFO_Write/\wptr_bin_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	100.631  */98.751        */0.522         UART/UART_Tx/linkserializer/\count_reg[2] /SI    1
scan_clk(R)->scan_clk(R)	100.642  */98.752        */0.523         REGISTER_FILE/\Reg_File_reg[3][6] /SI    1
scan_clk(R)->scan_clk(R)	100.553  */98.754        */0.586         UART/UART_Rx/data_sampling_block/sampled_bit_reg/SI    1
scan_clk(R)->scan_clk(R)	100.636  */98.756        */0.525         DATA_SYNC/\sync_bus_reg[7] /SI    1
scan_clk(R)->scan_clk(R)	100.640  */98.757        */0.526         REGISTER_FILE/\Reg_File_reg[3][7] /SI    1
scan_clk(R)->scan_clk(R)	100.627  */98.757        */0.512         UART/UART_Rx/FSM_block/stp_chk_en_reg/SI    1
scan_clk(R)->scan_clk(R)	100.643  */98.758        */0.525         CONTROL_UNIT/\ALU_FUN_reg[2] /SI    1
scan_clk(R)->scan_clk(R)	100.635  */98.760        */0.525         DATA_SYNC/\ff_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	100.535  */98.760        */0.602         UART/UART_Rx/data_sampling_block/\saving_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	100.641  */98.761        */0.525         REGISTER_FILE/\Reg_File_reg[3][1] /SI    1
scan_clk(R)->scan_clk(R)	100.658  */98.764        */0.523         CLK_DIV_TX/\count_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	100.646  */98.767        */0.517         CONTROL_UNIT/\ALU_FUN_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	100.638  */98.768        */0.524         DATA_SYNC/\sync_bus_reg[3] /SI    1
scan_clk(R)->scan_clk(R)	100.641  */98.769        */0.517         UART/UART_Tx/linkFSM/\mux_sel_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	100.657  */98.770        */0.523         CLK_DIV_TX/\count_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	100.644  */98.771        */0.523         CONTROL_UNIT/\WrData_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	100.610  */98.773        */0.521         UART/UART_Rx/FSM_block/data_valid_reg/SI    1
scan_clk(R)->scan_clk(R)	100.641  */98.774        */0.523         ASYN_FIFO/link_FIFO_Write/\wptr_bin_reg[2] /SI    1
scan_clk(R)->scan_clk(R)	100.634  */98.774        */0.517         ASYN_FIFO/link_FIFO_Read/\raddr_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	100.640  */98.774        */0.518         UART/UART_Tx/linkFSM/\state_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	100.603  */98.774        */0.549         UART/UART_Tx/linkserializer/ser_done_reg/SI    1
scan_clk(R)->scan_clk(R)	100.659  */98.777        */0.522         CLK_DIV_TX/\count_reg[2] /SI    1
scan_clk(R)->scan_clk(R)	100.640  */98.780        */0.521         DATA_SYNC/\sync_bus_reg[5] /SI    1
scan_clk(R)->scan_clk(R)	100.661  */98.780        */0.522         CLK_DIV_RX/\count_reg[5] /SI    1
scan_clk(R)->scan_clk(R)	100.631  */98.780        */0.551         CLK_DIV_RX/odd_edge_tog_reg/SI    1
scan_clk(R)->scan_clk(R)	100.660  */98.781        */0.522         CLK_DIV_TX/\count_reg[5] /SI    1
scan_clk(R)->scan_clk(R)	100.660  */98.781        */0.521         CLK_DIV_TX/\count_reg[3] /SI    1
scan_clk(R)->scan_clk(R)	100.642  */98.781        */0.516         UART/UART_Tx/linkFSM/\state_reg[2] /SI    1
scan_clk(R)->scan_clk(R)	100.636  */98.783        */0.516         UART/UART_Tx/linkserializer/ser_data_reg/SI    1
scan_clk(R)->scan_clk(R)	100.661  */98.783        */0.521         CLK_DIV_RX/\count_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	100.641  */98.787        */0.517         ASYN_FIFO/link_FIFO_Read/\rptr_bin_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	100.643  */98.787        */0.515         PULSE_GENERATOR/pulse_done_reg/SI    1
scan_clk(R)->scan_clk(R)	100.661  */98.788        */0.520         CLK_DIV_TX/\count_reg[6] /SI    1
scan_clk(R)->scan_clk(R)	100.640  */98.789        */0.520         CONTROL_UNIT/ALU_Part1_Done_reg/SI    1
scan_clk(R)->scan_clk(R)	100.662  */98.789        */0.520         CLK_DIV_RX/\count_reg[4] /SI    1
scan_clk(R)->scan_clk(R)	100.662  */98.789        */0.520         CLK_DIV_RX/\count_reg[6] /SI    1
scan_clk(R)->scan_clk(R)	100.626  */98.791        */0.513         UART/UART_Rx/FSM_block/\state_reg[2] /SI    1
scan_clk(R)->scan_clk(R)	100.662  */98.791        */0.520         CLK_DIV_TX/\count_reg[4] /SI    1
scan_clk(R)->scan_clk(R)	100.662  */98.792        */0.520         CLK_DIV_RX/\count_reg[3] /SI    1
scan_clk(R)->scan_clk(R)	100.662  */98.793        */0.520         CLK_DIV_RX/\count_reg[2] /SI    1
scan_clk(R)->scan_clk(R)	100.660  */98.793        */0.523         CLK_DIV_RX/\count_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	100.629  */98.795        */0.530         UART/UART_Tx/linkFSM/\mux_sel_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	100.642  */98.795        */0.518         DATA_SYNC/\sync_bus_reg[2] /SI    1
scan_clk(R)->scan_clk(R)	100.645  */98.797        */0.519         CONTROL_UNIT/TX_D_VLD_reg/SI    1
scan_clk(R)->scan_clk(R)	100.614  */98.798        */0.516         UART/UART_Rx/FSM_block/par_chk_en_reg/SI    1
scan_clk(R)->scan_clk(R)	100.638  */98.799        */0.513         ASYN_FIFO/link_FIFO_Read/\raddr_reg[2] /SI    1
scan_clk(R)->scan_clk(R)	100.640  */98.799        */0.513         UART/UART_Tx/linkserializer/\P_DATA_save_reg[5] /SI    1
@(R)->scan_clk(R)	100.864  98.800/*        0.318/*         RST_SYN_UART/\ff_reg[1] /RN    1
scan_clk(R)->scan_clk(R)	100.644  */98.800        */0.518         DATA_SYNC/\sync_bus_reg[6] /SI    1
scan_clk(R)->scan_clk(R)	100.644  */98.800        */0.518         DATA_SYNC/\sync_bus_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	100.644  */98.801        */0.517         DATA_SYNC/\sync_bus_reg[4] /SI    1
scan_clk(R)->scan_clk(R)	100.642  */98.801        */0.517         CONTROL_UNIT/\state_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	100.640  */98.801        */0.512         UART/UART_Tx/linkFSM/ser_en_reg/SI    1
scan_clk(R)->scan_clk(R)	100.635  */98.802        */0.547         CLK_DIV_TX/odd_edge_tog_reg/SI    1
scan_clk(R)->scan_clk(R)	100.648  */98.802        */0.517         REGISTER_FILE/\Reg_File_reg[9][0] /SI    1
scan_clk(R)->scan_clk(R)	100.646  */98.802        */0.518         ASYN_FIFO/link_FIFO_Write/\waddr_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	100.645  */98.802        */0.513         ASYN_FIFO/link_FIFO_Read/\rptr_bin_reg[2] /SI    1
scan_clk(R)->scan_clk(R)	100.650  */98.802        */0.503         UART/UART_Tx/linkserializer/\count_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	100.645  */98.803        */0.518         CONTROL_UNIT/\TX_P_DATA_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	100.641  */98.803        */0.512         UART/UART_Tx/linkserializer/\P_DATA_save_reg[7] /SI    1
scan_clk(R)->scan_clk(R)	100.645  */98.803        */0.518         CONTROL_UNIT/\TX_P_DATA_reg[6] /SI    1
scan_clk(R)->scan_clk(R)	100.567  */98.803        */0.598         REGISTER_FILE/\RdData_reg[7] /SI    1
scan_clk(R)->scan_clk(R)	100.648  */98.803        */0.517         REGISTER_FILE/\Reg_File_reg[10][0] /SI    1
scan_clk(R)->scan_clk(R)	100.641  */98.804        */0.512         UART/UART_Tx/linkserializer/\P_DATA_save_reg[4] /SI    1
scan_clk(R)->scan_clk(R)	100.646  */98.804        */0.512         ASYN_FIFO/link_FIFO_Read/\rptr_reg[2] /SI    1
scan_clk(R)->scan_clk(R)	100.650  */98.804        */0.517         REGISTER_FILE/\Reg_File_reg[12][4] /SI    1
scan_clk(R)->scan_clk(R)	100.570  */98.805        */0.597         REGISTER_FILE/\RdData_reg[4] /SI    1
scan_clk(R)->scan_clk(R)	100.645  */98.805        */0.517         CONTROL_UNIT/\TX_P_DATA_reg[4] /SI    1
scan_clk(R)->scan_clk(R)	100.646  */98.806        */0.517         ASYN_FIFO/link_FIFO_Write/\wptr_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	100.645  */98.806        */0.517         ASYN_FIFO/link_FIFO_Write/\wptr_reg[2] /SI    1
scan_clk(R)->scan_clk(R)	100.645  */98.806        */0.516         REGISTER_FILE/RdData_Valid_reg/SI    1
scan_clk(R)->scan_clk(R)	100.642  */98.806        */0.512         UART/UART_Tx/linkserializer/\P_DATA_save_reg[6] /SI    1
scan_clk(R)->scan_clk(R)	100.641  */98.807        */0.512         UART/UART_Tx/linkserializer/\P_DATA_save_reg[3] /SI    1
scan_clk(R)->scan_clk(R)	100.652  */98.808        */0.516         REGISTER_FILE/\Reg_File_reg[4][4] /SI    1
scan_clk(R)->scan_clk(R)	100.646  */98.808        */0.512         ASYN_FIFO/link_FIFO_Read/\rptr_reg[3] /SI    1
@(R)->scan_clk(R)	100.872  98.808/*        0.311/*         RST_SYN_UART/\ff_reg[0] /RN    1
scan_clk(R)->scan_clk(R)	100.646  */98.809        */0.511         ASYN_FIFO/link_FIFO_Read/\rptr_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	100.646  */98.809        */0.517         CONTROL_UNIT/\TX_P_DATA_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	100.651  */98.809        */0.516         REGISTER_FILE/\Reg_File_reg[12][0] /SI    1
scan_clk(R)->scan_clk(R)	100.571  */98.810        */0.597         REGISTER_FILE/\RdData_reg[3] /SI    1
scan_clk(R)->scan_clk(R)	100.650  */98.810        */0.516         REGISTER_FILE/\Reg_File_reg[10][6] /SI    1
scan_clk(R)->scan_clk(R)	100.647  */98.810        */0.516         ASYN_FIFO/link_FIFO_Write/\wptr_bin_reg[3] /SI    1
scan_clk(R)->scan_clk(R)	100.642  */98.811        */0.511         UART/UART_Tx/linkserializer/\P_DATA_save_reg[2] /SI    1
scan_clk(R)->scan_clk(R)	100.646  */98.811        */0.516         CONTROL_UNIT/\TX_P_DATA_reg[2] /SI    1
scan_clk(R)->scan_clk(R)	100.651  */98.812        */0.515         REGISTER_FILE/\Reg_File_reg[14][4] /SI    1
scan_clk(R)->scan_clk(R)	100.647  */98.812        */0.516         CONTROL_UNIT/RdEn_reg/SI    1
scan_clk(R)->scan_clk(R)	100.648  */98.812        */0.516         ASYN_FIFO/link_FIFO_Write/\wptr_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	100.572  */98.812        */0.596         REGISTER_FILE/\RdData_reg[5] /SI    1
scan_clk(R)->scan_clk(R)	100.642  */98.812        */0.511         UART/UART_Tx/linkserializer/\P_DATA_save_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	100.651  */98.812        */0.515         REGISTER_FILE/\Reg_File_reg[11][4] /SI    1
scan_clk(R)->scan_clk(R)	100.647  */98.813        */0.516         ASYN_FIFO/link_FIFO_Write/\wptr_bin_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	100.655  */98.813        */0.515         REGISTER_FILE/\Reg_File_reg[5][4] /SI    1
scan_clk(R)->scan_clk(R)	100.647  */98.813        */0.511         ASYN_FIFO/link_FIFO_Read/\rptr_bin_reg[3] /SI    1
scan_clk(R)->scan_clk(R)	100.652  */98.813        */0.515         REGISTER_FILE/\Reg_File_reg[13][0] /SI    1
scan_clk(R)->scan_clk(R)	100.654  */98.813        */0.515         REGISTER_FILE/\Reg_File_reg[11][1] /SI    1
scan_clk(R)->scan_clk(R)	100.655  */98.814        */0.515         REGISTER_FILE/\Reg_File_reg[4][5] /SI    1
scan_clk(R)->scan_clk(R)	100.647  */98.814        */0.515         ASYN_FIFO/link_FIFO_Write/\wptr_reg[3] /SI    1
scan_clk(R)->scan_clk(R)	100.646  */98.814        */0.515         CONTROL_UNIT/WrEn_reg/SI    1
scan_clk(R)->scan_clk(R)	100.572  */98.815        */0.596         REGISTER_FILE/\RdData_reg[6] /SI    1
scan_clk(R)->scan_clk(R)	100.652  */98.815        */0.515         REGISTER_FILE/\Reg_File_reg[14][1] /SI    1
scan_clk(R)->scan_clk(R)	100.652  */98.815        */0.515         REGISTER_FILE/\Reg_File_reg[8][6] /SI    1
scan_clk(R)->scan_clk(R)	100.647  */98.815        */0.516         CONTROL_UNIT/\TX_P_DATA_reg[3] /SI    1
scan_clk(R)->scan_clk(R)	100.655  */98.815        */0.515         REGISTER_FILE/\Reg_File_reg[4][7] /SI    1
scan_clk(R)->scan_clk(R)	100.655  */98.816        */0.515         REGISTER_FILE/\Reg_File_reg[6][4] /SI    1
scan_clk(R)->scan_clk(R)	100.652  */98.816        */0.514         REGISTER_FILE/\Reg_File_reg[13][5] /SI    1
scan_clk(R)->scan_clk(R)	100.647  */98.816        */0.516         CONTROL_UNIT/\TX_P_DATA_reg[7] /SI    1
scan_clk(R)->scan_clk(R)	100.618  */98.817        */0.513         UART/UART_Rx/FSM_block/deser_en_reg/SI    1
scan_clk(R)->scan_clk(R)	100.653  */98.817        */0.514         CONTROL_UNIT/\Address_reg[2] /SI    1
scan_clk(R)->scan_clk(R)	100.653  */98.817        */0.514         REGISTER_FILE/\Reg_File_reg[5][0] /SI    1
scan_clk(R)->scan_clk(R)	100.652  */98.817        */0.514         REGISTER_FILE/\Reg_File_reg[12][2] /SI    1
scan_clk(R)->scan_clk(R)	100.653  */98.817        */0.515         REGISTER_FILE/\Reg_File_reg[5][2] /SI    1
scan_clk(R)->scan_clk(R)	100.652  */98.817        */0.514         REGISTER_FILE/\Reg_File_reg[13][1] /SI    1
scan_clk(R)->scan_clk(R)	100.652  */98.818        */0.515         REGISTER_FILE/\Reg_File_reg[14][5] /SI    1
scan_clk(R)->scan_clk(R)	100.655  */98.818        */0.515         REGISTER_FILE/\Reg_File_reg[13][4] /SI    1
scan_clk(R)->scan_clk(R)	100.641  */98.818        */0.510         ASYN_FIFO/link_FIFO_Read/\rptr_bin_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	100.653  */98.818        */0.514         REGISTER_FILE/\Reg_File_reg[11][7] /SI    1
scan_clk(R)->scan_clk(R)	100.651  */98.818        */0.514         REGISTER_FILE/\Reg_File_reg[14][0] /SI    1
scan_clk(R)->scan_clk(R)	100.650  */98.818        */0.503         UART/UART_Tx/linkserializer/\P_DATA_save_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	100.653  */98.819        */0.514         REGISTER_FILE/\Reg_File_reg[8][0] /SI    1
scan_clk(R)->scan_clk(R)	100.647  */98.819        */0.515         CONTROL_UNIT/\TX_P_DATA_reg[5] /SI    1
scan_clk(R)->scan_clk(R)	100.656  */98.819        */0.514         REGISTER_FILE/\Reg_File_reg[7][5] /SI    1
scan_clk(R)->scan_clk(R)	100.654  */98.819        */0.514         REGISTER_FILE/\Reg_File_reg[7][4] /SI    1
scan_clk(R)->scan_clk(R)	100.648  */98.819        */0.514         CONTROL_UNIT/\WrData_reg[5] /SI    1
scan_clk(R)->scan_clk(R)	100.648  */98.819        */0.514         CONTROL_UNIT/\WrData_reg[3] /SI    1
scan_clk(R)->scan_clk(R)	100.651  */98.819        */0.514         REGISTER_FILE/\Reg_File_reg[10][1] /SI    1
scan_clk(R)->scan_clk(R)	100.653  */98.819        */0.514         REGISTER_FILE/\Reg_File_reg[8][2] /SI    1
scan_clk(R)->scan_clk(R)	100.655  */98.820        */0.514         REGISTER_FILE/\Reg_File_reg[14][2] /SI    1
scan_clk(R)->scan_clk(R)	100.649  */98.820        */0.513         CONTROL_UNIT/\WrData_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	100.654  */98.820        */0.514         REGISTER_FILE/\Reg_File_reg[6][0] /SI    1
scan_clk(R)->scan_clk(R)	100.618  */98.820        */0.513         UART/UART_Rx/FSM_block/\state_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	100.653  */98.820        */0.514         REGISTER_FILE/\Reg_File_reg[12][7] /SI    1
scan_clk(R)->scan_clk(R)	100.653  */98.820        */0.514         REGISTER_FILE/\Reg_File_reg[12][1] /SI    1
scan_clk(R)->scan_clk(R)	100.653  */98.820        */0.514         REGISTER_FILE/\Reg_File_reg[7][1] /SI    1
scan_clk(R)->scan_clk(R)	100.626  */98.821        */0.512         UART/UART_Rx/FSM_block/strt_chk_en_reg/SI    1
scan_clk(R)->scan_clk(R)	100.654  */98.821        */0.513         REGISTER_FILE/\Reg_File_reg[6][7] /SI    1
scan_clk(R)->scan_clk(R)	100.653  */98.821        */0.513         REGISTER_FILE/\Reg_File_reg[11][2] /SI    1
scan_clk(R)->scan_clk(R)	100.652  */98.821        */0.514         REGISTER_FILE/\Reg_File_reg[12][6] /SI    1
scan_clk(R)->scan_clk(R)	100.648  */98.822        */0.509         ASYN_FIFO/link_FIFO_Read/\rptr_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	100.653  */98.822        */0.513         REGISTER_FILE/\Reg_File_reg[8][5] /SI    1
scan_clk(R)->scan_clk(R)	100.653  */98.822        */0.514         REGISTER_FILE/\Reg_File_reg[5][1] /SI    1
scan_clk(R)->scan_clk(R)	100.654  */98.822        */0.514         REGISTER_FILE/\Reg_File_reg[6][3] /SI    1
scan_clk(R)->scan_clk(R)	100.654  */98.822        */0.513         REGISTER_FILE/\Reg_File_reg[9][6] /SI    1
scan_clk(R)->scan_clk(R)	100.655  */98.822        */0.514         REGISTER_FILE/\Reg_File_reg[12][3] /SI    1
scan_clk(R)->scan_clk(R)	100.572  */98.822        */0.595         REGISTER_FILE/\RdData_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	100.648  */98.822        */0.514         CONTROL_UNIT/\WrData_reg[7] /SI    1
scan_clk(R)->scan_clk(R)	100.652  */98.823        */0.514         REGISTER_FILE/\Reg_File_reg[14][7] /SI    1
scan_clk(R)->scan_clk(R)	100.657  */98.823        */0.514         REGISTER_FILE/\Reg_File_reg[4][6] /SI    1
scan_clk(R)->scan_clk(R)	100.651  */98.823        */0.513         REGISTER_FILE/\Reg_File_reg[8][7] /SI    1
scan_clk(R)->scan_clk(R)	100.542  */98.823        */0.592         UART/UART_Rx/deserializer_block/\P_DATA_reg[7] /SI    1
scan_clk(R)->scan_clk(R)	100.656  */98.823        */0.513         REGISTER_FILE/\Reg_File_reg[7][6] /SI    1
scan_clk(R)->scan_clk(R)	100.648  */98.824        */0.514         CONTROL_UNIT/\WrData_reg[6] /SI    1
scan_clk(R)->scan_clk(R)	100.651  */98.824        */0.513         REGISTER_FILE/\Reg_File_reg[10][2] /SI    1
scan_clk(R)->scan_clk(R)	100.652  */98.824        */0.513         REGISTER_FILE/\Reg_File_reg[13][6] /SI    1
scan_clk(R)->scan_clk(R)	100.561  */98.824        */0.595         ASYN_FIFO/link_Memory/\RAM_reg[5][2] /SI    1
scan_clk(R)->scan_clk(R)	100.657  */98.824        */0.513         REGISTER_FILE/\Reg_File_reg[5][6] /SI    1
scan_clk(R)->scan_clk(R)	100.653  */98.824        */0.513         REGISTER_FILE/\Reg_File_reg[11][3] /SI    1
scan_clk(R)->scan_clk(R)	100.656  */98.824        */0.513         REGISTER_FILE/\Reg_File_reg[7][7] /SI    1
scan_clk(R)->scan_clk(R)	100.561  */98.824        */0.596         ASYN_FIFO/link_Memory/\RAM_reg[4][1] /SI    1
scan_clk(R)->scan_clk(R)	100.653  */98.824        */0.513         REGISTER_FILE/\Reg_File_reg[10][5] /SI    1
scan_clk(R)->scan_clk(R)	100.619  */98.824        */0.512         UART/UART_Rx/FSM_block/enable_reg/SI    1
scan_clk(R)->scan_clk(R)	100.657  */98.824        */0.513         REGISTER_FILE/\Reg_File_reg[6][6] /SI    1
scan_clk(R)->scan_clk(R)	100.655  */98.824        */0.514         REGISTER_FILE/\Reg_File_reg[4][2] /SI    1
scan_clk(R)->scan_clk(R)	100.542  */98.825        */0.592         UART/UART_Rx/deserializer_block/\P_DATA_reg[6] /SI    1
scan_clk(R)->scan_clk(R)	100.654  */98.825        */0.513         REGISTER_FILE/\Reg_File_reg[11][5] /SI    1
scan_clk(R)->scan_clk(R)	100.654  */98.825        */0.513         REGISTER_FILE/\Reg_File_reg[6][1] /SI    1
scan_clk(R)->scan_clk(R)	100.654  */98.825        */0.513         REGISTER_FILE/\Reg_File_reg[9][5] /SI    1
scan_clk(R)->scan_clk(R)	100.648  */98.825        */0.510         UART/UART_Tx/linkFSM/\state_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	100.652  */98.825        */0.513         REGISTER_FILE/\Reg_File_reg[10][3] /SI    1
scan_clk(R)->scan_clk(R)	100.655  */98.825        */0.514         REGISTER_FILE/\Reg_File_reg[13][3] /SI    1
scan_clk(R)->scan_clk(R)	100.561  */98.825        */0.596         ASYN_FIFO/link_Memory/\RAM_reg[2][6] /SI    1
scan_clk(R)->scan_clk(R)	100.650  */98.825        */0.514         ASYN_FIFO/link_synchronizer_write/\q2_ptr_reg[3] /SI    1
scan_clk(R)->scan_clk(R)	100.656  */98.825        */0.513         REGISTER_FILE/\Reg_File_reg[14][3] /SI    1
scan_clk(R)->scan_clk(R)	100.654  */98.825        */0.513         REGISTER_FILE/\Reg_File_reg[7][2] /SI    1
scan_clk(R)->scan_clk(R)	100.656  */98.826        */0.513         REGISTER_FILE/\Reg_File_reg[5][7] /SI    1
scan_clk(R)->scan_clk(R)	100.655  */98.826        */0.513         REGISTER_FILE/\Reg_File_reg[7][3] /SI    1
scan_clk(R)->scan_clk(R)	100.541  */98.826        */0.592         UART/UART_Rx/deserializer_block/\P_DATA_reg[3] /SI    1
scan_clk(R)->scan_clk(R)	100.653  */98.826        */0.513         REGISTER_FILE/\Reg_File_reg[9][7] /SI    1
scan_clk(R)->scan_clk(R)	100.653  */98.826        */0.513         REGISTER_FILE/\Reg_File_reg[13][2] /SI    1
scan_clk(R)->scan_clk(R)	100.543  */98.826        */0.592         UART/UART_Rx/deserializer_block/\P_DATA_reg[5] /SI    1
scan_clk(R)->scan_clk(R)	100.655  */98.826        */0.513         REGISTER_FILE/\Reg_File_reg[7][0] /SI    1
scan_clk(R)->scan_clk(R)	100.561  */98.826        */0.595         ASYN_FIFO/link_Memory/\RAM_reg[0][7] /SI    1
scan_clk(R)->scan_clk(R)	100.572  */98.826        */0.594         REGISTER_FILE/\Reg_File_reg[15][3] /SI    1
scan_clk(R)->scan_clk(R)	100.654  */98.827        */0.513         REGISTER_FILE/\Reg_File_reg[4][1] /SI    1
scan_clk(R)->scan_clk(R)	100.541  */98.827        */0.592         UART/UART_Rx/deserializer_block/\P_DATA_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	100.645  */98.827        */0.514         CONTROL_UNIT/\Address_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	100.653  */98.827        */0.513         REGISTER_FILE/\Reg_File_reg[12][5] /SI    1
scan_clk(R)->scan_clk(R)	100.652  */98.827        */0.513         REGISTER_FILE/\Reg_File_reg[13][7] /SI    1
scan_clk(R)->scan_clk(R)	100.542  */98.827        */0.591         UART/UART_Rx/deserializer_block/\P_DATA_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	100.655  */98.827        */0.513         REGISTER_FILE/\Reg_File_reg[9][4] /SI    1
scan_clk(R)->scan_clk(R)	100.658  */98.827        */0.513         REGISTER_FILE/\Reg_File_reg[5][5] /SI    1
scan_clk(R)->scan_clk(R)	100.656  */98.828        */0.513         REGISTER_FILE/\Reg_File_reg[4][3] /SI    1
scan_clk(R)->scan_clk(R)	100.649  */98.828        */0.513         CONTROL_UNIT/\WrData_reg[4] /SI    1
scan_clk(R)->scan_clk(R)	100.654  */98.828        */0.513         REGISTER_FILE/\Reg_File_reg[8][4] /SI    1
scan_clk(R)->scan_clk(R)	100.655  */98.828        */0.513         REGISTER_FILE/\Reg_File_reg[5][3] /SI    1
scan_clk(R)->scan_clk(R)	100.655  */98.829        */0.512         REGISTER_FILE/\Reg_File_reg[8][3] /SI    1
scan_clk(R)->scan_clk(R)	100.653  */98.829        */0.513         REGISTER_FILE/\Reg_File_reg[14][6] /SI    1
scan_clk(R)->scan_clk(R)	100.561  */98.829        */0.595         ASYN_FIFO/link_Memory/\RAM_reg[6][3] /SI    1
scan_clk(R)->scan_clk(R)	100.658  */98.830        */0.512         REGISTER_FILE/\Reg_File_reg[6][5] /SI    1
scan_clk(R)->scan_clk(R)	100.653  */98.830        */0.512         REGISTER_FILE/\Reg_File_reg[9][2] /SI    1
scan_clk(R)->scan_clk(R)	100.648  */98.830        */0.513         DATA_SYNC/\sync_bus_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	100.654  */98.830        */0.513         REGISTER_FILE/\Reg_File_reg[10][4] /SI    1
scan_clk(R)->scan_clk(R)	100.645  */98.830        */0.507         ASYN_FIFO/link_synchronizer_read/\q2_ptr_reg[2] /SI    1
scan_clk(R)->scan_clk(R)	100.655  */98.830        */0.513         REGISTER_FILE/\Reg_File_reg[9][3] /SI    1
scan_clk(R)->scan_clk(R)	100.654  */98.831        */0.513         REGISTER_FILE/\Reg_File_reg[9][1] /SI    1
scan_clk(R)->scan_clk(R)	100.650  */98.831        */0.513         CONTROL_UNIT/\WrData_reg[2] /SI    1
scan_clk(R)->scan_clk(R)	100.544  */98.831        */0.591         UART/UART_Rx/data_sampling_block/\saving_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	100.541  */98.831        */0.591         UART/UART_Rx/deserializer_block/\P_DATA_reg[2] /SI    1
scan_clk(R)->scan_clk(R)	100.562  */98.831        */0.595         ASYN_FIFO/link_Memory/\RAM_reg[7][7] /SI    1
scan_clk(R)->scan_clk(R)	100.648  */98.831        */0.508         ASYN_FIFO/link_synchronizer_read/\q2_ptr_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	100.543  */98.832        */0.591         UART/UART_Rx/deserializer_block/\P_DATA_reg[4] /SI    1
scan_clk(R)->scan_clk(R)	100.564  */98.832        */0.595         ASYN_FIFO/link_Memory/\RAM_reg[1][2] /SI    1
scan_clk(R)->scan_clk(R)	100.565  */98.832        */0.594         ASYN_FIFO/link_Memory/\RAM_reg[2][3] /SI    1
scan_clk(R)->scan_clk(R)	100.561  */98.832        */0.595         ASYN_FIFO/link_Memory/\RAM_reg[7][6] /SI    1
scan_clk(R)->scan_clk(R)	100.655  */98.832        */0.509         REGISTER_FILE/\Reg_File_reg[10][7] /SI    1
scan_clk(R)->scan_clk(R)	100.655  */98.832        */0.512         REGISTER_FILE/\Reg_File_reg[11][6] /SI    1
scan_clk(R)->scan_clk(R)	100.563  */98.833        */0.594         ASYN_FIFO/link_Memory/\RAM_reg[7][2] /SI    1
scan_clk(R)->scan_clk(R)	100.655  */98.833        */0.512         REGISTER_FILE/\Reg_File_reg[8][1] /SI    1
scan_clk(R)->scan_clk(R)	100.655  */98.833        */0.512         REGISTER_FILE/\Reg_File_reg[6][2] /SI    1
scan_clk(R)->scan_clk(R)	100.564  */98.833        */0.594         ASYN_FIFO/link_Memory/\RAM_reg[0][3] /SI    1
scan_clk(R)->scan_clk(R)	100.562  */98.834        */0.594         ASYN_FIFO/link_Memory/\RAM_reg[5][5] /SI    1
scan_clk(R)->scan_clk(R)	100.655  */98.835        */0.513         CONTROL_UNIT/\Address_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	100.563  */98.835        */0.594         ASYN_FIFO/link_Memory/\RAM_reg[4][7] /SI    1
scan_clk(R)->scan_clk(R)	100.564  */98.836        */0.594         ASYN_FIFO/link_Memory/\RAM_reg[3][4] /SI    1
scan_clk(R)->scan_clk(R)	100.648  */98.836        */0.512         CONTROL_UNIT/EN_reg/SI    1
scan_clk(R)->scan_clk(R)	100.563  */98.836        */0.594         ASYN_FIFO/link_Memory/\RAM_reg[4][5] /SI    1
scan_clk(R)->scan_clk(R)	100.572  */98.836        */0.593         REGISTER_FILE/\Reg_File_reg[15][6] /SI    1
scan_clk(R)->scan_clk(R)	100.665  */98.837        */0.517         RST_SYN_UART/\ff_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	100.563  */98.837        */0.594         ASYN_FIFO/link_Memory/\RAM_reg[3][5] /SI    1
scan_clk(R)->scan_clk(R)	100.564  */98.837        */0.594         ASYN_FIFO/link_Memory/\RAM_reg[0][4] /SI    1
scan_clk(R)->scan_clk(R)	100.649  */98.837        */0.507         ASYN_FIFO/link_synchronizer_read/\q2_ptr_reg[3] /SI    1
scan_clk(R)->scan_clk(R)	100.564  */98.837        */0.594         ASYN_FIFO/link_Memory/\RAM_reg[0][5] /SI    1
scan_clk(R)->scan_clk(R)	100.564  */98.838        */0.594         ASYN_FIFO/link_Memory/\RAM_reg[3][1] /SI    1
scan_clk(R)->scan_clk(R)	100.563  */98.838        */0.594         ASYN_FIFO/link_Memory/\RAM_reg[4][6] /SI    1
scan_clk(R)->scan_clk(R)	100.563  */98.838        */0.594         ASYN_FIFO/link_Memory/\RAM_reg[4][0] /SI    1
scan_clk(R)->scan_clk(R)	100.574  */98.838        */0.593         REGISTER_FILE/\Reg_File_reg[15][5] /SI    1
scan_clk(R)->scan_clk(R)	100.561  */98.839        */0.594         ASYN_FIFO/link_Memory/\RAM_reg[7][3] /SI    1
scan_clk(R)->scan_clk(R)	100.562  */98.839        */0.594         ASYN_FIFO/link_Memory/\RAM_reg[4][3] /SI    1
scan_clk(R)->scan_clk(R)	100.564  */98.839        */0.594         ASYN_FIFO/link_Memory/\RAM_reg[2][1] /SI    1
scan_clk(R)->scan_clk(R)	100.564  */98.839        */0.593         ASYN_FIFO/link_Memory/\RAM_reg[0][1] /SI    1
scan_clk(R)->scan_clk(R)	100.569  */98.839        */0.594         ASYN_FIFO/link_Memory/\RAM_reg[7][0] /SI    1
scan_clk(R)->scan_clk(R)	100.562  */98.839        */0.593         ASYN_FIFO/link_Memory/\RAM_reg[0][6] /SI    1
scan_clk(R)->scan_clk(R)	100.561  */98.839        */0.594         ASYN_FIFO/link_Memory/\RAM_reg[6][5] /SI    1
scan_clk(R)->scan_clk(R)	100.637  */98.839        */0.522         PULSE_GENERATOR/PULSE_SIG_reg/SI    1
scan_clk(R)->scan_clk(R)	100.572  */98.839        */0.593         REGISTER_FILE/\Reg_File_reg[15][7] /SI    1
scan_clk(R)->scan_clk(R)	100.652  */98.839        */0.512         ASYN_FIFO/link_synchronizer_write/\q2_ptr_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	100.563  */98.839        */0.594         ASYN_FIFO/link_Memory/\RAM_reg[1][7] /SI    1
scan_clk(R)->scan_clk(R)	100.563  */98.840        */0.594         ASYN_FIFO/link_Memory/\RAM_reg[3][7] /SI    1
scan_clk(R)->scan_clk(R)	100.565  */98.840        */0.593         ASYN_FIFO/link_Memory/\RAM_reg[1][3] /SI    1
scan_clk(R)->scan_clk(R)	100.563  */98.840        */0.594         ASYN_FIFO/link_Memory/\RAM_reg[5][4] /SI    1
scan_clk(R)->scan_clk(R)	100.563  */98.840        */0.593         ASYN_FIFO/link_Memory/\RAM_reg[1][6] /SI    1
scan_clk(R)->scan_clk(R)	100.563  */98.840        */0.594         ASYN_FIFO/link_Memory/\RAM_reg[4][2] /SI    1
scan_clk(R)->scan_clk(R)	100.564  */98.840        */0.593         ASYN_FIFO/link_Memory/\RAM_reg[6][0] /SI    1
scan_clk(R)->scan_clk(R)	100.564  */98.840        */0.593         ASYN_FIFO/link_Memory/\RAM_reg[1][5] /SI    1
scan_clk(R)->scan_clk(R)	100.575  */98.841        */0.592         REGISTER_FILE/\Reg_File_reg[15][2] /SI    1
scan_clk(R)->scan_clk(R)	100.564  */98.841        */0.593         ASYN_FIFO/link_Memory/\RAM_reg[3][0] /SI    1
scan_clk(R)->scan_clk(R)	100.650  */98.841        */0.511         ASYN_FIFO/link_synchronizer_write/\ff1_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	100.563  */98.841        */0.593         ASYN_FIFO/link_Memory/\RAM_reg[5][6] /SI    1
scan_clk(R)->scan_clk(R)	100.650  */98.841        */0.511         ASYN_FIFO/link_synchronizer_write/\q2_ptr_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	100.563  */98.841        */0.593         ASYN_FIFO/link_Memory/\RAM_reg[2][7] /SI    1
scan_clk(R)->scan_clk(R)	100.563  */98.842        */0.593         ASYN_FIFO/link_Memory/\RAM_reg[3][6] /SI    1
scan_clk(R)->scan_clk(R)	100.566  */98.842        */0.593         ASYN_FIFO/link_Memory/\RAM_reg[3][2] /SI    1
scan_clk(R)->scan_clk(R)	100.564  */98.842        */0.593         ASYN_FIFO/link_Memory/\RAM_reg[1][0] /SI    1
scan_clk(R)->scan_clk(R)	100.649  */98.842        */0.511         DATA_SYNC/enable_pulse_reg/SI    1
scan_clk(R)->scan_clk(R)	100.562  */98.843        */0.593         ASYN_FIFO/link_Memory/\RAM_reg[7][5] /SI    1
scan_clk(R)->scan_clk(R)	100.564  */98.843        */0.593         ASYN_FIFO/link_Memory/\RAM_reg[6][1] /SI    1
scan_clk(R)->scan_clk(R)	100.653  */98.843        */0.511         ASYN_FIFO/link_synchronizer_write/\q2_ptr_reg[2] /SI    1
scan_clk(R)->scan_clk(R)	100.566  */98.843        */0.593         ASYN_FIFO/link_Memory/\RAM_reg[2][4] /SI    1
scan_clk(R)->scan_clk(R)	100.564  */98.843        */0.593         ASYN_FIFO/link_Memory/\RAM_reg[1][1] /SI    1
scan_clk(R)->scan_clk(R)	100.562  */98.844        */0.593         ASYN_FIFO/link_Memory/\RAM_reg[7][4] /SI    1
scan_clk(R)->scan_clk(R)	100.650  */98.844        */0.510         ASYN_FIFO/link_synchronizer_write/\ff1_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	100.564  */98.844        */0.593         ASYN_FIFO/link_Memory/\RAM_reg[2][5] /SI    1
scan_clk(R)->scan_clk(R)	100.562  */98.844        */0.593         ASYN_FIFO/link_Memory/\RAM_reg[6][6] /SI    1
scan_clk(R)->scan_clk(R)	100.566  */98.844        */0.593         ASYN_FIFO/link_Memory/\RAM_reg[0][2] /SI    1
scan_clk(R)->scan_clk(R)	100.564  */98.845        */0.593         ASYN_FIFO/link_Memory/\RAM_reg[5][0] /SI    1
scan_clk(R)->scan_clk(R)	100.566  */98.845        */0.593         ASYN_FIFO/link_Memory/\RAM_reg[1][4] /SI    1
scan_clk(R)->scan_clk(R)	100.648  */98.845        */0.506         ASYN_FIFO/link_synchronizer_read/\ff1_reg[3] /SI    1
scan_clk(R)->scan_clk(R)	100.562  */98.845        */0.593         ASYN_FIFO/link_Memory/\RAM_reg[4][4] /SI    1
scan_clk(R)->scan_clk(R)	100.649  */98.845        */0.506         ASYN_FIFO/link_synchronizer_read/\ff1_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	100.568  */98.845        */0.593         ASYN_FIFO/link_Memory/\RAM_reg[5][1] /SI    1
scan_clk(R)->scan_clk(R)	100.563  */98.845        */0.593         ASYN_FIFO/link_Memory/\RAM_reg[6][4] /SI    1
scan_clk(R)->scan_clk(R)	100.563  */98.845        */0.593         ASYN_FIFO/link_Memory/\RAM_reg[5][3] /SI    1
scan_clk(R)->scan_clk(R)	100.570  */98.846        */0.593         ASYN_FIFO/link_Memory/\RAM_reg[7][1] /SI    1
scan_clk(R)->scan_clk(R)	100.567  */98.846        */0.593         ASYN_FIFO/link_Memory/\RAM_reg[3][3] /SI    1
scan_clk(R)->scan_clk(R)	100.564  */98.848        */0.592         ASYN_FIFO/link_Memory/\RAM_reg[5][7] /SI    1
scan_clk(R)->scan_clk(R)	100.564  */98.848        */0.593         ASYN_FIFO/link_Memory/\RAM_reg[6][2] /SI    1
scan_clk(R)->scan_clk(R)	100.564  */98.848        */0.592         ASYN_FIFO/link_Memory/\RAM_reg[2][0] /SI    1
scan_clk(R)->scan_clk(R)	100.574  */98.849        */0.591         REGISTER_FILE/\Reg_File_reg[15][1] /SI    1
scan_clk(R)->scan_clk(R)	100.567  */98.850        */0.592         ASYN_FIFO/link_Memory/\RAM_reg[2][2] /SI    1
scan_clk(R)->scan_clk(R)	100.651  */98.852        */0.509         ASYN_FIFO/link_synchronizer_write/\ff1_reg[2] /SI    1
scan_clk(R)->scan_clk(R)	100.576  */98.853        */0.591         REGISTER_FILE/\Reg_File_reg[15][4] /SI    1
scan_clk(R)->scan_clk(R)	100.651  */98.856        */0.504         ASYN_FIFO/link_synchronizer_read/\ff1_reg[2] /SI    1
scan_clk(R)->scan_clk(R)	100.654  */98.856        */0.509         ASYN_FIFO/link_synchronizer_write/\ff1_reg[3] /SI    1
scan_clk(R)->scan_clk(R)	100.652  */98.857        */0.509         DATA_SYNC/\ff_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	100.652  */98.858        */0.504         ASYN_FIFO/link_synchronizer_read/\q2_ptr_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	100.677  */98.862        */0.505         RST_SYN_UART/\ff_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	100.662  */98.863        */0.504         RST_SYN_REF/\ff_reg[1] /SI    1
@(R)->scan_clk(R)	101.155  98.874/*        0.026/*         CLK_DIV_RX/odd_edge_tog_reg/SN    1
scan_clk(R)->scan_clk(R)	100.646  */98.885        */0.522         REGISTER_FILE/\Reg_File_reg[0][0] /SI    1
scan_clk(R)->scan_clk(R)	100.639  */98.897        */0.516         ASYN_FIFO/link_synchronizer_read/\ff1_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	100.646  */98.900        */0.520         RST_SYN_REF/\ff_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	100.621  */98.906        */0.518         UART/UART_Rx/edge_bit_counter_block/\bit_cnt_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	100.751  */98.910        */0.404         ASYN_FIFO/link_synchronizer_read/\ff1_reg[0] /D    1
scan_clk(R)->scan_clk(R)	100.752  */98.910        */0.409         ASYN_FIFO/link_synchronizer_write/\ff1_reg[1] /D    1
scan_clk(R)->scan_clk(R)	100.754  */98.911        */0.409         ASYN_FIFO/link_synchronizer_write/\ff1_reg[3] /D    1
scan_clk(R)->scan_clk(R)	100.751  */98.912        */0.403         ASYN_FIFO/link_synchronizer_read/\ff1_reg[1] /D    1
scan_clk(R)->scan_clk(R)	100.751  */98.913        */0.403         ASYN_FIFO/link_synchronizer_read/\ff1_reg[3] /D    1
scan_clk(R)->scan_clk(R)	100.753  */98.915        */0.408         ASYN_FIFO/link_synchronizer_write/\ff1_reg[2] /D    1
scan_clk(R)->scan_clk(R)	100.753  */98.917        */0.407         ASYN_FIFO/link_synchronizer_write/\ff1_reg[0] /D    1
scan_clk(R)->scan_clk(R)	100.753  */98.921        */0.402         ASYN_FIFO/link_synchronizer_read/\ff1_reg[2] /D    1
scan_clk(R)->scan_clk(R)	100.803  */98.946        */0.356         DELAY_ONE_PERIOD/Signal_delayed_reg/D    1
scan_clk(R)->scan_clk(R)	100.756  */98.953        */0.397         ASYN_FIFO/link_synchronizer_read/\q2_ptr_reg[2] /D    1
scan_clk(R)->scan_clk(R)	100.754  */98.953        */0.406         DATA_SYNC/\ff_reg[0] /D    1
scan_clk(R)->scan_clk(R)	100.759  */98.955        */0.397         ASYN_FIFO/link_synchronizer_read/\q2_ptr_reg[0] /D    1
scan_clk(R)->scan_clk(R)	100.761  */98.966        */0.395         ASYN_FIFO/link_synchronizer_read/\q2_ptr_reg[1] /D    1
scan_clk(R)->scan_clk(R)	100.783  */98.967        */0.400         RST_SYN_UART/\ff_reg[1] /D    1
scan_clk(R)->scan_clk(R)	100.761  */98.967        */0.395         ASYN_FIFO/link_synchronizer_read/\q2_ptr_reg[3] /D    1
@(R)->RX_CLK(R)	216.813  213.059/*       54.254/*        parity_error    1
@(R)->RX_CLK(R)	216.813  213.094/*       54.254/*        framing_error    1
TX_CLK(R)->TX_CLK(R)	6945.090 6941.532/*      1736.110/*      UART_TX_O    1
