$version Generated by VerilatedVcd $end
$date Tue Jul  7 14:37:17 2015
 $end
$timescale 1ns $end

 $scope module TOP $end
  $var wire  1 % cen $end
  $var wire  1 # clk $end
  $var wire  8 ' dat [7:0] $end
  $var wire  8 ) o_n [7:0] $end
  $var wire  8 ( o_p [7:0] $end
  $var wire  1 $ rst $end
  $var wire  1 & wen $end
  $scope module v $end
   $var wire 32 * WIDTH [31:0] $end
   $var wire  1 % cen $end
   $var wire  1 # clk $end
   $var wire  8 ' dat [7:0] $end
   $var wire  8 ) o_n [7:0] $end
   $var wire  8 ( o_p [7:0] $end
   $var wire  1 $ rst $end
   $var wire  1 & wen $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
1#
1$
0%
0&
b01010101 '
b00000000 (
b00000000 )
b00000000000000000000000000001000 *
#1
0#
#2
1#
#3
0#
#4
1#
0$
#5
0#
#6
1#
#7
0#
#8
1#
#9
0#
#10
1#
#11
0#
#12
1#
#13
0#
#14
1#
1%
#15
0#
b00000001 )
#16
1#
b00000001 (
#17
0#
b00000010 )
#18
1#
b00000010 (
#19
0#
b00000011 )
#20
1#
b00000011 (
#21
0#
b00000100 )
#22
1#
1&
b00000100 (
#23
0#
b01010101 )
#24
1#
0&
b01010101 (
#25
0#
b01010110 )
#26
1#
b01010110 (
#27
0#
b01010111 )
#28
1#
b01010111 (
#29
0#
b01011000 )
#30
1#
b01011000 (
#31
0#
b01011001 )
#32
1#
b01011001 (
#33
0#
b01011010 )
#34
1#
b01011010 (
#35
0#
b01011011 )
#36
1#
b01011011 (
#37
0#
b01011100 )
#38
1#
b01011100 (
#39
0#
b01011101 )
