@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)
@N: MT206 |Auto Constrain mode is enabled
@N: MO106 :"/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/src/decoder_7_seg.v":9:1:9:4|Found ROM .delname. (in view: work.decoder_7_seg_0(verilog)) with 10 words by 7 bits.
@N: MO106 :"/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/src/decoder_7_seg.v":9:1:9:4|Found ROM .delname. (in view: work.decoder_7_seg_1(verilog)) with 10 words by 7 bits.
@N: FX1016 :"/home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/src/counter_7_seg.v":2:10:2:12|SB_GB_IO inserted on the port CLK.
@N: FX1017 :|SB_GB inserted on the net N_53.
@N: FX1017 :|SB_GB inserted on the net d2.idle_i.
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/ed/dev/prog_fpgas/mystorm/ch05_counter_7_seg/ch05_counter_7_seg_Implmnt/ch05_counter_7_seg.edf
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.
@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.
