<div align="center">

# RAWAN ABDELKADER
### **Silicon & Verification Engineer | E-JUST Class of 2027**
<span style="color:#FFD700; font-weight:bold;">Analog Devices GP Scholar</span>

<br><br>

<p align="center" style="font-size: 16px; color: #8b949e; max-width: 800px;">
"Architecting the boundary between hardware efficiency and software flexibility.
Focused on delivering <b>first-pass functional silicon</b> for high-performance compute and ML acceleration."
</p>

</div>

<br>

---

### 游니 Technical Specifications & Core Competencies

<table width="100%" style="border-collapse: collapse; border: none;">
  <tr>
    <td width="50%" valign="top" style="border: none; padding-right: 20px;">
      <h4 style="color: #58a6ff;">// THE SILICON FOUNDATION (RTL & Arch)</h4>
      <p style="color: #c9d1d9;">Converting micro-architectural specifications into PPA-optimized RTL.</p>
      <ul style="list-style-type: none; padding-left: 0;">
        <li>游릮 <b>RTL Design:</b> SystemVerilog / Verilog</li>
        <li>游릮 <b>Micro-architecture:</b> Datapath & Control path optimization</li>
        <li>游릮 <b>Domain Focus:</b> HW Accelerators (ML/Matrix Ops)</li>
        <li>游릮 <b>EDA Flow:</b> Vivado / Quartus Prime / QuestaSim / Linux Env</li>
      </ul>
    </td>
    <td width="50%" valign="top" style="border: none; padding-left: 20px; border-left: 1px solid #30363d;">
      <h4 style="color: #7ee787;">// THE SOFTWARE ACCELERATION (DV & SW)</h4>
      <p style="color: #c9d1d9;">Ensuring architectural integrity via advanced software-driven verification.</p>
      <ul style="list-style-type: none; padding-left: 0;">
        <li>游릭 <b>Verification Methodologies:</b> UVM (Universal Verification Methodology)</li>
        <li>游릭 <b>Modern DV Flows:</b> cocotb (Python-based testing)</li>
        <li>游릭 <b>Programming Fundamentals:</b> Strong <b>C++</b> & <b>Python</b> used for high-level modeling and automation.</li>
        <li>游릭 <b>Key Metrics:</b> Coverage-Driven Verification (CDV) / Regression Testing</li>
      </ul>
    </td>
  </tr>
</table>

<br>

<div style="background-color: #0d1117; border: 1px solid #30363d; border-radius: 6px; padding: 20px;">
  <h4 style="margin-top: 0; color: #f0883e;">游 Strategic Focus: AI/ML Hardware Acceleration</h4>
  <p style="color: #8b949e;">
    Leveraging strong programming fundamentals in <b>C++ and Python</b> to bridge the gap between algorithmic requirements and hardware implementation. My goal is to architect scalable systolic arrays and optimize memory hierarchies for next-generation machine learning workloads, ensured by robust, scalable verification environments.
  </p>
</div>

<br>

---

<div align="center">

### 游뱋 Interface & Connectivity

<p>
<a href="https://www.linkedin.com/in/rawan-abdelkader-28a8092b2" style="text-decoration: none; margin-right: 20px;">
  <img src="https://img.shields.io/badge/LINKEDIN-CONNECT-0A66C2?style=flat-square&logo=linkedin&logoColor=white" alt="LinkedIn">
</a>
<a href="mailto:rawan.abdelkader2722@gmail.com" style="text-decoration: none;">
  <img src="https://img.shields.io/badge/EMAIL-SEND_SIGNAL-D14836?style=flat-square&logo=gmail&logoColor=white" alt="Email">
</a>
</p>

<br>

<p style="font-size: 12px; color: #8b949e;">
System Status: Active | Next Tape-out Target: 2027
</p>

</div>
