Analysis & Synthesis report for PBL4
Mon Jun 27 15:26:55 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. User-Specified and Inferred Latches
  9. General Register Statistics
 10. Parameter Settings for User Entity Instance: Top-level Entity: |entrada_cedula
 11. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Successful - Mon Jun 27 15:26:55 2022       ;
; Quartus Prime Version       ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name               ; PBL4                                        ;
; Top-level Entity Name       ; entrada_cedula                              ;
; Family                      ; MAX II                                      ;
; Total logic elements        ; 3                                           ;
; Total pins                  ; 17                                          ;
; Total virtual pins          ; 0                                           ;
; UFM blocks                  ; 0 / 1 ( 0 % )                               ;
+-----------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EPM240T100C5       ;                    ;
; Top-level entity name                                            ; entrada_cedula     ; PBL4               ;
; Family name                                                      ; MAX II             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                   ;
+----------------------------------+-----------------+------------------------+--------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                     ; Library ;
+----------------------------------+-----------------+------------------------+--------------------------------------------------+---------+
; entrada_cedula.v                 ; yes             ; User Verilog HDL File  ; D:/workspace/2022/verilog/PBL-4/entrada_cedula.v ;         ;
+----------------------------------+-----------------+------------------------+--------------------------------------------------+---------+


+--------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                        ;
+---------------------------------------------+----------------------+
; Resource                                    ; Usage                ;
+---------------------------------------------+----------------------+
; Total logic elements                        ; 3                    ;
;     -- Combinational with no register       ; 3                    ;
;     -- Register only                        ; 0                    ;
;     -- Combinational with a register        ; 0                    ;
;                                             ;                      ;
; Logic element usage by number of LUT inputs ;                      ;
;     -- 4 input functions                    ; 0                    ;
;     -- 3 input functions                    ; 3                    ;
;     -- 2 input functions                    ; 0                    ;
;     -- 1 input functions                    ; 0                    ;
;     -- 0 input functions                    ; 0                    ;
;                                             ;                      ;
; Logic elements by mode                      ;                      ;
;     -- normal mode                          ; 3                    ;
;     -- arithmetic mode                      ; 0                    ;
;     -- qfbk mode                            ; 0                    ;
;     -- register cascade mode                ; 0                    ;
;     -- synchronous clear/load mode          ; 0                    ;
;     -- asynchronous clear/load mode         ; 0                    ;
;                                             ;                      ;
; Total registers                             ; 0                    ;
; I/O pins                                    ; 17                   ;
; Maximum fan-out node                        ; valor_saida[1]$latch ;
; Maximum fan-out                             ; 2                    ;
; Total fan-out                               ; 10                   ;
; Average fan-out                             ; 0.50                 ;
+---------------------------------------------+----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                   ;
+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------+----------------+--------------+
; Compilation Hierarchy Node ; Logic Cells ; LC Registers ; UFM Blocks ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name ; Entity Name    ; Library Name ;
+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------+----------------+--------------+
; |entrada_cedula            ; 3 (3)       ; 0            ; 0          ; 17   ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |entrada_cedula     ; entrada_cedula ; work         ;
+----------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+---------------------+----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                               ;
+----------------------------------------------------+---------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal ; Free of Timing Hazards ;
+----------------------------------------------------+---------------------+------------------------+
; valor_saida[1]$latch                               ; Equal0              ; yes                    ;
; Number of user-specified and inferred latches = 1  ;                     ;                        ;
+----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |entrada_cedula ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; zero           ; 0     ; Signed Integer                                        ;
; dois           ; 1     ; Signed Integer                                        ;
; cinco          ; 10    ; Signed Integer                                        ;
; dez            ; 11    ; Signed Integer                                        ;
; vinte          ; 100   ; Signed Integer                                        ;
; cinquenta      ; 101   ; Signed Integer                                        ;
; cem            ; 110   ; Signed Integer                                        ;
; duzentos       ; 111   ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Mon Jun 27 15:26:37 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off PBL4 -c PBL4
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file teste.v
    Info (12023): Found entity 1: teste File: D:/workspace/2022/verilog/PBL-4/teste.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file entrada_cedula.v
    Info (12023): Found entity 1: entrada_cedula File: D:/workspace/2022/verilog/PBL-4/entrada_cedula.v Line: 7
Info (12127): Elaborating entity "entrada_cedula" for the top level hierarchy
Warning (10199): Verilog HDL Case Statement warning at entrada_cedula.v(28): case item expression never matches the case expression File: D:/workspace/2022/verilog/PBL-4/entrada_cedula.v Line: 28
Warning (10199): Verilog HDL Case Statement warning at entrada_cedula.v(31): case item expression never matches the case expression File: D:/workspace/2022/verilog/PBL-4/entrada_cedula.v Line: 31
Warning (10199): Verilog HDL Case Statement warning at entrada_cedula.v(34): case item expression never matches the case expression File: D:/workspace/2022/verilog/PBL-4/entrada_cedula.v Line: 34
Warning (10199): Verilog HDL Case Statement warning at entrada_cedula.v(37): case item expression never matches the case expression File: D:/workspace/2022/verilog/PBL-4/entrada_cedula.v Line: 37
Warning (10199): Verilog HDL Case Statement warning at entrada_cedula.v(40): case item expression never matches the case expression File: D:/workspace/2022/verilog/PBL-4/entrada_cedula.v Line: 40
Warning (10199): Verilog HDL Case Statement warning at entrada_cedula.v(43): case item expression never matches the case expression File: D:/workspace/2022/verilog/PBL-4/entrada_cedula.v Line: 43
Warning (10240): Verilog HDL Always Construct warning at entrada_cedula.v(17): inferring latch(es) for variable "valor_saida", which holds its previous value in one or more paths through the always construct File: D:/workspace/2022/verilog/PBL-4/entrada_cedula.v Line: 17
Warning (10034): Output port "state_saida" at entrada_cedula.v(13) has no driver File: D:/workspace/2022/verilog/PBL-4/entrada_cedula.v Line: 13
Info (10041): Inferred latch for "valor_saida[0]" at entrada_cedula.v(19) File: D:/workspace/2022/verilog/PBL-4/entrada_cedula.v Line: 19
Info (10041): Inferred latch for "valor_saida[1]" at entrada_cedula.v(19) File: D:/workspace/2022/verilog/PBL-4/entrada_cedula.v Line: 19
Info (10041): Inferred latch for "valor_saida[2]" at entrada_cedula.v(19) File: D:/workspace/2022/verilog/PBL-4/entrada_cedula.v Line: 19
Info (10041): Inferred latch for "valor_saida[3]" at entrada_cedula.v(19) File: D:/workspace/2022/verilog/PBL-4/entrada_cedula.v Line: 19
Info (10041): Inferred latch for "valor_saida[4]" at entrada_cedula.v(19) File: D:/workspace/2022/verilog/PBL-4/entrada_cedula.v Line: 19
Info (10041): Inferred latch for "valor_saida[5]" at entrada_cedula.v(19) File: D:/workspace/2022/verilog/PBL-4/entrada_cedula.v Line: 19
Info (10041): Inferred latch for "valor_saida[6]" at entrada_cedula.v(19) File: D:/workspace/2022/verilog/PBL-4/entrada_cedula.v Line: 19
Info (10041): Inferred latch for "valor_saida[7]" at entrada_cedula.v(19) File: D:/workspace/2022/verilog/PBL-4/entrada_cedula.v Line: 19
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "valor_saida[0]" is stuck at GND File: D:/workspace/2022/verilog/PBL-4/entrada_cedula.v Line: 19
    Warning (13410): Pin "valor_saida[2]" is stuck at GND File: D:/workspace/2022/verilog/PBL-4/entrada_cedula.v Line: 19
    Warning (13410): Pin "valor_saida[3]" is stuck at GND File: D:/workspace/2022/verilog/PBL-4/entrada_cedula.v Line: 19
    Warning (13410): Pin "valor_saida[4]" is stuck at GND File: D:/workspace/2022/verilog/PBL-4/entrada_cedula.v Line: 19
    Warning (13410): Pin "valor_saida[5]" is stuck at GND File: D:/workspace/2022/verilog/PBL-4/entrada_cedula.v Line: 19
    Warning (13410): Pin "valor_saida[6]" is stuck at GND File: D:/workspace/2022/verilog/PBL-4/entrada_cedula.v Line: 19
    Warning (13410): Pin "valor_saida[7]" is stuck at GND File: D:/workspace/2022/verilog/PBL-4/entrada_cedula.v Line: 19
    Warning (13410): Pin "state_saida[0]" is stuck at GND File: D:/workspace/2022/verilog/PBL-4/entrada_cedula.v Line: 13
    Warning (13410): Pin "state_saida[1]" is stuck at GND File: D:/workspace/2022/verilog/PBL-4/entrada_cedula.v Line: 13
    Warning (13410): Pin "state_saida[2]" is stuck at GND File: D:/workspace/2022/verilog/PBL-4/entrada_cedula.v Line: 13
Info (21057): Implemented 20 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 11 output pins
    Info (21061): Implemented 3 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings
    Info: Peak virtual memory: 4705 megabytes
    Info: Processing ended: Mon Jun 27 15:26:55 2022
    Info: Elapsed time: 00:00:18
    Info: Total CPU time (on all processors): 00:00:36


