Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Nov 21 13:14:35 2025
| Host         : DESKTOP-7IUMTM5 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_module_control_sets_placed.rpt
| Design       : top_module
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    12 |
|    Minimum number of control sets                        |    12 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    30 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    12 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     4 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               8 |            5 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              28 |           11 |
| Yes          | No                    | Yes                    |              94 |           31 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------+---------------------------------+------------------+------------------+----------------+--------------+
|      Clock Signal     |          Enable Signal          | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------+---------------------------------+------------------+------------------+----------------+--------------+
|  clk_125mhz_IBUF_BUFG | uut/FSM_onehot_state[4]_i_1_n_0 | BTN1_IBUF        |                2 |              5 |         2.50 |
|  clk_125mhz_IBUF_BUFG |                                 | BTN1_IBUF        |                5 |              8 |         1.60 |
|  clk_125mhz_IBUF_BUFG | uut/temp_data[7]_i_1_n_0        | BTN1_IBUF        |                5 |              8 |         1.60 |
|  clk_125mhz_IBUF_BUFG | tx_byte[7]_i_1_n_0              |                  |                5 |              8 |         1.60 |
|  clk_125mhz_IBUF_BUFG | uut/enb                         |                  |                3 |             10 |         3.33 |
|  clk_125mhz_IBUF_BUFG | tx/FSM_onehot_state_reg[1][0]   | BTN1_IBUF        |                3 |             10 |         3.33 |
|  clk_125mhz_IBUF_BUFG | rd_en_B_uart_reg_n_0            |                  |                3 |             10 |         3.33 |
|  clk_125mhz_IBUF_BUFG | tx/ticks_counter[10]_i_1_n_0    | BTN1_IBUF        |                3 |             11 |         3.67 |
|  clk_125mhz_IBUF_BUFG | tx/tx_bit_counter[3]_i_1_n_0    | BTN1_IBUF        |                3 |             12 |         4.00 |
|  clk_125mhz_IBUF_BUFG | uut/counter_x[15]_i_1_n_0       | BTN1_IBUF        |                5 |             16 |         3.20 |
|  clk_125mhz_IBUF_BUFG | uut/counter_y[15]_i_1_n_0       | BTN1_IBUF        |                7 |             16 |         2.29 |
|  clk_125mhz_IBUF_BUFG | tx/E[0]                         | BTN1_IBUF        |                3 |             16 |         5.33 |
+-----------------------+---------------------------------+------------------+------------------+----------------+--------------+


