// Generated by CIRCT 42e53322a
module bsg_mux_width_p16_els_p4(	// /tmp/tmp.xjaeSYvFKm/11750_OpenABC_leaf_level_verilog_nangate45_bp_be_top_bsg_mux_width_p16_els_p4.cleaned.mlir:2:3
  input  [63:0] data_i,	// /tmp/tmp.xjaeSYvFKm/11750_OpenABC_leaf_level_verilog_nangate45_bp_be_top_bsg_mux_width_p16_els_p4.cleaned.mlir:2:42
  input  [1:0]  sel_i,	// /tmp/tmp.xjaeSYvFKm/11750_OpenABC_leaf_level_verilog_nangate45_bp_be_top_bsg_mux_width_p16_els_p4.cleaned.mlir:2:60
  output [15:0] data_o	// /tmp/tmp.xjaeSYvFKm/11750_OpenABC_leaf_level_verilog_nangate45_bp_be_top_bsg_mux_width_p16_els_p4.cleaned.mlir:2:77
);

  wire _GEN;	// /tmp/tmp.xjaeSYvFKm/11750_OpenABC_leaf_level_verilog_nangate45_bp_be_top_bsg_mux_width_p16_els_p4.cleaned.mlir:157:12
  wire _GEN_0;	// /tmp/tmp.xjaeSYvFKm/11750_OpenABC_leaf_level_verilog_nangate45_bp_be_top_bsg_mux_width_p16_els_p4.cleaned.mlir:155:12
  wire N2;	// /tmp/tmp.xjaeSYvFKm/11750_OpenABC_leaf_level_verilog_nangate45_bp_be_top_bsg_mux_width_p16_els_p4.cleaned.mlir:153:12
  assign N2 = ~(sel_i[0]) & ~(sel_i[1]);	// /tmp/tmp.xjaeSYvFKm/11750_OpenABC_leaf_level_verilog_nangate45_bp_be_top_bsg_mux_width_p16_els_p4.cleaned.mlir:149:12, :150:12, :151:12, :152:12, :153:12
  assign _GEN_0 = ~(sel_i[0]) & sel_i[1];	// /tmp/tmp.xjaeSYvFKm/11750_OpenABC_leaf_level_verilog_nangate45_bp_be_top_bsg_mux_width_p16_els_p4.cleaned.mlir:149:12, :150:12, :152:12, :155:12
  assign _GEN = sel_i[0] & ~(sel_i[1]);	// /tmp/tmp.xjaeSYvFKm/11750_OpenABC_leaf_level_verilog_nangate45_bp_be_top_bsg_mux_width_p16_els_p4.cleaned.mlir:149:12, :150:12, :151:12, :157:12
  assign data_o =
    {N2 ? data_i[15] : _GEN ? data_i[31] : _GEN_0 ? data_i[47] : (&sel_i) & data_i[63],
     N2 ? data_i[14] : _GEN ? data_i[30] : _GEN_0 ? data_i[46] : (&sel_i) & data_i[62],
     N2 ? data_i[13] : _GEN ? data_i[29] : _GEN_0 ? data_i[45] : (&sel_i) & data_i[61],
     N2 ? data_i[12] : _GEN ? data_i[28] : _GEN_0 ? data_i[44] : (&sel_i) & data_i[60],
     N2 ? data_i[11] : _GEN ? data_i[27] : _GEN_0 ? data_i[43] : (&sel_i) & data_i[59],
     N2 ? data_i[10] : _GEN ? data_i[26] : _GEN_0 ? data_i[42] : (&sel_i) & data_i[58],
     N2 ? data_i[9] : _GEN ? data_i[25] : _GEN_0 ? data_i[41] : (&sel_i) & data_i[57],
     N2 ? data_i[8] : _GEN ? data_i[24] : _GEN_0 ? data_i[40] : (&sel_i) & data_i[56],
     N2 ? data_i[7] : _GEN ? data_i[23] : _GEN_0 ? data_i[39] : (&sel_i) & data_i[55],
     N2 ? data_i[6] : _GEN ? data_i[22] : _GEN_0 ? data_i[38] : (&sel_i) & data_i[54],
     N2 ? data_i[5] : _GEN ? data_i[21] : _GEN_0 ? data_i[37] : (&sel_i) & data_i[53],
     N2 ? data_i[4] : _GEN ? data_i[20] : _GEN_0 ? data_i[36] : (&sel_i) & data_i[52],
     N2 ? data_i[3] : _GEN ? data_i[19] : _GEN_0 ? data_i[35] : (&sel_i) & data_i[51],
     N2 ? data_i[2] : _GEN ? data_i[18] : _GEN_0 ? data_i[34] : (&sel_i) & data_i[50],
     N2 ? data_i[1] : _GEN ? data_i[17] : _GEN_0 ? data_i[33] : (&sel_i) & data_i[49],
     N2 ? data_i[0] : _GEN ? data_i[16] : _GEN_0 ? data_i[32] : (&sel_i) & data_i[48]};	// /tmp/tmp.xjaeSYvFKm/11750_OpenABC_leaf_level_verilog_nangate45_bp_be_top_bsg_mux_width_p16_els_p4.cleaned.mlir:5:10, :6:10, :7:10, :8:10, :9:10, :10:10, :11:10, :12:10, :13:10, :14:10, :15:11, :16:11, :17:11, :19:11, :20:11, :21:11, :22:11, :23:11, :24:11, :25:11, :26:11, :28:11, :29:11, :30:11, :31:11, :32:11, :33:11, :34:11, :35:11, :37:11, :38:11, :39:11, :40:11, :41:11, :42:11, :43:11, :44:11, :46:11, :47:11, :48:11, :49:11, :50:11, :51:11, :52:11, :53:11, :55:11, :56:11, :57:11, :58:11, :59:11, :60:11, :61:11, :62:11, :64:11, :65:11, :66:11, :67:11, :68:11, :69:11, :70:11, :71:11, :73:11, :74:11, :75:11, :76:11, :77:11, :78:11, :79:11, :80:11, :82:11, :83:11, :84:11, :85:11, :86:11, :87:11, :88:11, :89:11, :91:11, :92:11, :93:11, :94:11, :95:11, :96:11, :97:11, :98:11, :100:11, :101:11, :102:11, :103:11, :104:11, :105:12, :106:12, :107:12, :109:12, :110:12, :111:12, :112:12, :113:12, :114:12, :115:12, :116:12, :118:12, :119:12, :120:12, :121:12, :122:12, :123:12, :124:12, :125:12, :127:12, :128:12, :129:12, :130:12, :131:12, :132:12, :133:12, :134:12, :136:12, :137:12, :138:12, :139:12, :140:12, :141:12, :142:12, :143:12, :145:12, :146:12, :147:12, :148:12, :153:12, :155:12, :157:12, :158:12, :159:5
endmodule

