// Seed: 1548782962
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    module_0,
    id_13
);
  inout wire id_13;
  inout wire id_12;
  output wire id_11;
  inout tri0 id_10;
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_10 = 1;
endmodule
module module_1 #(
    parameter id_0 = 32'd70
) (
    input  tri   _id_0,
    output logic id_1,
    input  wire  id_2,
    input  wire  id_3,
    input  tri0  id_4,
    output logic id_5,
    input  tri1  id_6,
    input  tri1  id_7,
    input  tri1  id_8,
    input  tri   id_9,
    input  uwire id_10
);
  assign id_1 = id_2 ^ id_0 !== id_2;
  initial
    for (id_5 = id_4; id_8; id_1 = -1 == id_3)
      for (id_1 = 1; id_4; id_5 += -1) begin : LABEL_0
        id_1 = 1;
      end
  wire [-1 'b0 : -1] id_12;
  parameter id_13 = (1);
  for (id_14 = 1; -1'd0; id_5 = id_4) begin : LABEL_1
    logic [1 : id_0] id_15 = -1;
    assign id_14 = id_0;
  end
  module_0 modCall_1 (
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_12,
      id_12,
      id_12,
      id_13,
      id_13,
      id_12,
      id_13
  );
  assign id_1 = 1;
  always @(negedge id_7) begin : LABEL_2
    `define pp_16 0
    `pp_16 <= 1;
    `pp_16 += 1;
    id_5 = 1;
    id_14  <= id_8;
    id_14  <= id_12;
    `pp_16 <= -1;
    if (-1) begin : LABEL_3
      id_14  <= -1'b0;
      `pp_16 <= `pp_16;
    end else if (id_13) begin : LABEL_4
      id_5 = -1;
    end
    id_5 = id_10 + 1;
    #1 begin : LABEL_5
    end
    $signed(87);
    ;
    id_1 <= {id_10{1}};
  end
endmodule
