\hypertarget{struct__hw__pmc__lvdsc1_1_1__hw__pmc__lvdsc1__bitfields}{}\section{\+\_\+hw\+\_\+pmc\+\_\+lvdsc1\+:\+:\+\_\+hw\+\_\+pmc\+\_\+lvdsc1\+\_\+bitfields Struct Reference}
\label{struct__hw__pmc__lvdsc1_1_1__hw__pmc__lvdsc1__bitfields}\index{\+\_\+hw\+\_\+pmc\+\_\+lvdsc1\+::\+\_\+hw\+\_\+pmc\+\_\+lvdsc1\+\_\+bitfields@{\+\_\+hw\+\_\+pmc\+\_\+lvdsc1\+::\+\_\+hw\+\_\+pmc\+\_\+lvdsc1\+\_\+bitfields}}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint8\+\_\+t \hyperlink{struct__hw__pmc__lvdsc1_1_1__hw__pmc__lvdsc1__bitfields_a543b9e46c5aa0efa4a4dcb0f56fa23e1}{L\+V\+DV}\+: 2
\item 
uint8\+\_\+t \hyperlink{struct__hw__pmc__lvdsc1_1_1__hw__pmc__lvdsc1__bitfields_a427c1b1fcb65455a16320fb1994213ae}{R\+E\+S\+E\+R\+V\+E\+D0}\+: 2
\item 
uint8\+\_\+t \hyperlink{struct__hw__pmc__lvdsc1_1_1__hw__pmc__lvdsc1__bitfields_af465f8f9464ef525031bdd0363bc5651}{L\+V\+D\+RE}\+: 1
\item 
uint8\+\_\+t \hyperlink{struct__hw__pmc__lvdsc1_1_1__hw__pmc__lvdsc1__bitfields_a13c0c924dd88799e1aebc49bc57c9bc3}{L\+V\+D\+IE}\+: 1
\item 
uint8\+\_\+t \hyperlink{struct__hw__pmc__lvdsc1_1_1__hw__pmc__lvdsc1__bitfields_a89fa2d33c50ebe29009543b49aa8bccd}{L\+V\+D\+A\+CK}\+: 1
\item 
uint8\+\_\+t \hyperlink{struct__hw__pmc__lvdsc1_1_1__hw__pmc__lvdsc1__bitfields_aa58d935cfcbb11d10ab11faa33d98908}{L\+V\+DF}\+: 1
\end{DoxyCompactItemize}


\subsection{Member Data Documentation}
\index{\+\_\+hw\+\_\+pmc\+\_\+lvdsc1\+::\+\_\+hw\+\_\+pmc\+\_\+lvdsc1\+\_\+bitfields@{\+\_\+hw\+\_\+pmc\+\_\+lvdsc1\+::\+\_\+hw\+\_\+pmc\+\_\+lvdsc1\+\_\+bitfields}!L\+V\+D\+A\+CK@{L\+V\+D\+A\+CK}}
\index{L\+V\+D\+A\+CK@{L\+V\+D\+A\+CK}!\+\_\+hw\+\_\+pmc\+\_\+lvdsc1\+::\+\_\+hw\+\_\+pmc\+\_\+lvdsc1\+\_\+bitfields@{\+\_\+hw\+\_\+pmc\+\_\+lvdsc1\+::\+\_\+hw\+\_\+pmc\+\_\+lvdsc1\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{L\+V\+D\+A\+CK}{LVDACK}}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t \+\_\+hw\+\_\+pmc\+\_\+lvdsc1\+::\+\_\+hw\+\_\+pmc\+\_\+lvdsc1\+\_\+bitfields\+::\+L\+V\+D\+A\+CK}\hypertarget{struct__hw__pmc__lvdsc1_1_1__hw__pmc__lvdsc1__bitfields_a89fa2d33c50ebe29009543b49aa8bccd}{}\label{struct__hw__pmc__lvdsc1_1_1__hw__pmc__lvdsc1__bitfields_a89fa2d33c50ebe29009543b49aa8bccd}
\mbox{[}6\mbox{]} Low-\/\+Voltage Detect Acknowledge \index{\+\_\+hw\+\_\+pmc\+\_\+lvdsc1\+::\+\_\+hw\+\_\+pmc\+\_\+lvdsc1\+\_\+bitfields@{\+\_\+hw\+\_\+pmc\+\_\+lvdsc1\+::\+\_\+hw\+\_\+pmc\+\_\+lvdsc1\+\_\+bitfields}!L\+V\+DF@{L\+V\+DF}}
\index{L\+V\+DF@{L\+V\+DF}!\+\_\+hw\+\_\+pmc\+\_\+lvdsc1\+::\+\_\+hw\+\_\+pmc\+\_\+lvdsc1\+\_\+bitfields@{\+\_\+hw\+\_\+pmc\+\_\+lvdsc1\+::\+\_\+hw\+\_\+pmc\+\_\+lvdsc1\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{L\+V\+DF}{LVDF}}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t \+\_\+hw\+\_\+pmc\+\_\+lvdsc1\+::\+\_\+hw\+\_\+pmc\+\_\+lvdsc1\+\_\+bitfields\+::\+L\+V\+DF}\hypertarget{struct__hw__pmc__lvdsc1_1_1__hw__pmc__lvdsc1__bitfields_aa58d935cfcbb11d10ab11faa33d98908}{}\label{struct__hw__pmc__lvdsc1_1_1__hw__pmc__lvdsc1__bitfields_aa58d935cfcbb11d10ab11faa33d98908}
\mbox{[}7\mbox{]} Low-\/\+Voltage Detect Flag \index{\+\_\+hw\+\_\+pmc\+\_\+lvdsc1\+::\+\_\+hw\+\_\+pmc\+\_\+lvdsc1\+\_\+bitfields@{\+\_\+hw\+\_\+pmc\+\_\+lvdsc1\+::\+\_\+hw\+\_\+pmc\+\_\+lvdsc1\+\_\+bitfields}!L\+V\+D\+IE@{L\+V\+D\+IE}}
\index{L\+V\+D\+IE@{L\+V\+D\+IE}!\+\_\+hw\+\_\+pmc\+\_\+lvdsc1\+::\+\_\+hw\+\_\+pmc\+\_\+lvdsc1\+\_\+bitfields@{\+\_\+hw\+\_\+pmc\+\_\+lvdsc1\+::\+\_\+hw\+\_\+pmc\+\_\+lvdsc1\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{L\+V\+D\+IE}{LVDIE}}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t \+\_\+hw\+\_\+pmc\+\_\+lvdsc1\+::\+\_\+hw\+\_\+pmc\+\_\+lvdsc1\+\_\+bitfields\+::\+L\+V\+D\+IE}\hypertarget{struct__hw__pmc__lvdsc1_1_1__hw__pmc__lvdsc1__bitfields_a13c0c924dd88799e1aebc49bc57c9bc3}{}\label{struct__hw__pmc__lvdsc1_1_1__hw__pmc__lvdsc1__bitfields_a13c0c924dd88799e1aebc49bc57c9bc3}
\mbox{[}5\mbox{]} Low-\/\+Voltage Detect Interrupt Enable \index{\+\_\+hw\+\_\+pmc\+\_\+lvdsc1\+::\+\_\+hw\+\_\+pmc\+\_\+lvdsc1\+\_\+bitfields@{\+\_\+hw\+\_\+pmc\+\_\+lvdsc1\+::\+\_\+hw\+\_\+pmc\+\_\+lvdsc1\+\_\+bitfields}!L\+V\+D\+RE@{L\+V\+D\+RE}}
\index{L\+V\+D\+RE@{L\+V\+D\+RE}!\+\_\+hw\+\_\+pmc\+\_\+lvdsc1\+::\+\_\+hw\+\_\+pmc\+\_\+lvdsc1\+\_\+bitfields@{\+\_\+hw\+\_\+pmc\+\_\+lvdsc1\+::\+\_\+hw\+\_\+pmc\+\_\+lvdsc1\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{L\+V\+D\+RE}{LVDRE}}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t \+\_\+hw\+\_\+pmc\+\_\+lvdsc1\+::\+\_\+hw\+\_\+pmc\+\_\+lvdsc1\+\_\+bitfields\+::\+L\+V\+D\+RE}\hypertarget{struct__hw__pmc__lvdsc1_1_1__hw__pmc__lvdsc1__bitfields_af465f8f9464ef525031bdd0363bc5651}{}\label{struct__hw__pmc__lvdsc1_1_1__hw__pmc__lvdsc1__bitfields_af465f8f9464ef525031bdd0363bc5651}
\mbox{[}4\mbox{]} Low-\/\+Voltage Detect Reset Enable \index{\+\_\+hw\+\_\+pmc\+\_\+lvdsc1\+::\+\_\+hw\+\_\+pmc\+\_\+lvdsc1\+\_\+bitfields@{\+\_\+hw\+\_\+pmc\+\_\+lvdsc1\+::\+\_\+hw\+\_\+pmc\+\_\+lvdsc1\+\_\+bitfields}!L\+V\+DV@{L\+V\+DV}}
\index{L\+V\+DV@{L\+V\+DV}!\+\_\+hw\+\_\+pmc\+\_\+lvdsc1\+::\+\_\+hw\+\_\+pmc\+\_\+lvdsc1\+\_\+bitfields@{\+\_\+hw\+\_\+pmc\+\_\+lvdsc1\+::\+\_\+hw\+\_\+pmc\+\_\+lvdsc1\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{L\+V\+DV}{LVDV}}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t \+\_\+hw\+\_\+pmc\+\_\+lvdsc1\+::\+\_\+hw\+\_\+pmc\+\_\+lvdsc1\+\_\+bitfields\+::\+L\+V\+DV}\hypertarget{struct__hw__pmc__lvdsc1_1_1__hw__pmc__lvdsc1__bitfields_a543b9e46c5aa0efa4a4dcb0f56fa23e1}{}\label{struct__hw__pmc__lvdsc1_1_1__hw__pmc__lvdsc1__bitfields_a543b9e46c5aa0efa4a4dcb0f56fa23e1}
\mbox{[}1\+:0\mbox{]} Low-\/\+Voltage Detect Voltage Select \index{\+\_\+hw\+\_\+pmc\+\_\+lvdsc1\+::\+\_\+hw\+\_\+pmc\+\_\+lvdsc1\+\_\+bitfields@{\+\_\+hw\+\_\+pmc\+\_\+lvdsc1\+::\+\_\+hw\+\_\+pmc\+\_\+lvdsc1\+\_\+bitfields}!R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}}
\index{R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}!\+\_\+hw\+\_\+pmc\+\_\+lvdsc1\+::\+\_\+hw\+\_\+pmc\+\_\+lvdsc1\+\_\+bitfields@{\+\_\+hw\+\_\+pmc\+\_\+lvdsc1\+::\+\_\+hw\+\_\+pmc\+\_\+lvdsc1\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D0}{RESERVED0}}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t \+\_\+hw\+\_\+pmc\+\_\+lvdsc1\+::\+\_\+hw\+\_\+pmc\+\_\+lvdsc1\+\_\+bitfields\+::\+R\+E\+S\+E\+R\+V\+E\+D0}\hypertarget{struct__hw__pmc__lvdsc1_1_1__hw__pmc__lvdsc1__bitfields_a427c1b1fcb65455a16320fb1994213ae}{}\label{struct__hw__pmc__lvdsc1_1_1__hw__pmc__lvdsc1__bitfields_a427c1b1fcb65455a16320fb1994213ae}
\mbox{[}3\+:2\mbox{]} 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+pmc.\+h\end{DoxyCompactItemize}
