# ğŸ›ï¸ Computer Architecture Lab

Welcome to the **Computer Architecture Lab** repository! ğŸ‰ This repository contains various experiments and assignments related to digital design and computer architecture, primarily using **ISE Xilinx**.

---

## ğŸ“Œ About the Lab
ğŸ–¥ï¸ This lab focuses on designing, simulating, and implementing fundamental computer architecture concepts using **Verilog/VHDL** in **ISE Xilinx**. The experiments range from simple logic gates to more complex processors.

---

## ğŸ› ï¸ Tools & Requirements
âœ… **ISE Xilinx** (Recommended version: 14.x)  
âœ… **Verilog/VHDL** for hardware design  
âœ… A computer with Windows/Linux for running Xilinx  

---

## ğŸš€ Getting Started
### 1ï¸âƒ£ Clone the Repository
```sh
 git clone https://github.com/your-username/computer-architecture-lab.git
 cd computer-architecture-lab
```
### 2ï¸âƒ£ Open in ISE Xilinx
- ğŸ”¹ Launch **ISE Xilinx**.
- ğŸ”¹ Open the project (`.xise` file) inside the appropriate experiment folder.
- ğŸ”¹ Simulate or synthesize as required.

---



---

## ğŸ§ª List of Experiments
1ï¸âƒ£ **Basic Logic Gates** (AND, OR, NOT, XOR, NAND, NOR) ğŸ”Œ
2ï¸âƒ£ **Multiplexer & Decoder Implementation** ğŸ›ï¸
3ï¸âƒ£ **Arithmetic Logic Unit (ALU) Design** ğŸ—ï¸
4ï¸âƒ£ **Register File & Memory Design** ğŸ’¾
5ï¸âƒ£ **Single-Cycle CPU Design** ğŸš€
6ï¸âƒ£ **Pipelined Processor Implementation** âš¡

---

## ğŸ¤ Contributing
We welcome contributions! ğŸ¯ Feel free to submit issues, fork the repository, and create pull requests.

---

## ğŸ“œ License
ğŸ“ This repository is licensed under the **MIT License**.

---

## ğŸ”— Stay Connected
ğŸŒ GitHub: [Anish-2005](https://github.com/Anish-2005)  
ğŸ“§ Email: anishseth0510@gmail.com  

Happy coding! ğŸ’»ğŸš€
