\hypertarget{group___r_c_c_ex___m_c_ox___clock___config}{}\doxysection{RCC Extended MCOx Clock Config}
\label{group___r_c_c_ex___m_c_ox___clock___config}\index{RCC Extended MCOx Clock Config@{RCC Extended MCOx Clock Config}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___m_c_ox___clock___config_ga7e5f7f1efc92794b6f0e96068240b45e}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+MCO1\+\_\+\+CONFIG}}(\+\_\+\+\_\+\+MCOCLKSOURCE\+\_\+\+\_\+,  \+\_\+\+\_\+\+MCODIV\+\_\+\+\_\+)~        \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\+\_\+\+REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$CFGR, (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26eb4a66eeff0ba17e9d2a06cf937ca4}{RCC\+\_\+\+CFGR\+\_\+\+MCO1}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23171ca70972a106109a6e0804385ec5}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE}}), ((\+\_\+\+\_\+\+MCOCLKSOURCE\+\_\+\+\_\+) $\vert$ (\+\_\+\+\_\+\+MCODIV\+\_\+\+\_\+)))
\begin{DoxyCompactList}\small\item\em Macro to configure the MCO1 clock. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___m_c_ox___clock___config_gabb7360422910dd65312786fc49722d25}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+MCO2\+\_\+\+CONFIG}}(\+\_\+\+\_\+\+MCOCLKSOURCE\+\_\+\+\_\+,  \+\_\+\+\_\+\+MCODIV\+\_\+\+\_\+)~        \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\+\_\+\+REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$CFGR, (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga022248a1167714f4d847b89243dc5244}{RCC\+\_\+\+CFGR\+\_\+\+MCO2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae387252f29b6f98cc1fffc4fa0719b6e}{RCC\+\_\+\+CFGR\+\_\+\+MCO2\+PRE}}), ((\+\_\+\+\_\+\+MCOCLKSOURCE\+\_\+\+\_\+) $\vert$ ((\+\_\+\+\_\+\+MCODIV\+\_\+\+\_\+) $<$$<$ 3)));
\begin{DoxyCompactList}\small\item\em Macro to configure the MCO2 clock. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
~\newline
 

\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___r_c_c_ex___m_c_ox___clock___config_ga7e5f7f1efc92794b6f0e96068240b45e}\label{group___r_c_c_ex___m_c_ox___clock___config_ga7e5f7f1efc92794b6f0e96068240b45e}} 
\index{RCC Extended MCOx Clock Config@{RCC Extended MCOx Clock Config}!\_\_HAL\_RCC\_MCO1\_CONFIG@{\_\_HAL\_RCC\_MCO1\_CONFIG}}
\index{\_\_HAL\_RCC\_MCO1\_CONFIG@{\_\_HAL\_RCC\_MCO1\_CONFIG}!RCC Extended MCOx Clock Config@{RCC Extended MCOx Clock Config}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_MCO1\_CONFIG}{\_\_HAL\_RCC\_MCO1\_CONFIG}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+MCO1\+\_\+\+CONFIG(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+MCOCLKSOURCE\+\_\+\+\_\+,  }\item[{}]{\+\_\+\+\_\+\+MCODIV\+\_\+\+\_\+ }\end{DoxyParamCaption})~        \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\+\_\+\+REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$CFGR, (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26eb4a66eeff0ba17e9d2a06cf937ca4}{RCC\+\_\+\+CFGR\+\_\+\+MCO1}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23171ca70972a106109a6e0804385ec5}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE}}), ((\+\_\+\+\_\+\+MCOCLKSOURCE\+\_\+\+\_\+) $\vert$ (\+\_\+\+\_\+\+MCODIV\+\_\+\+\_\+)))}



Macro to configure the MCO1 clock. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+MCOCLKSOURCE\+\_\+\+\_\+} & specifies the MCO clock source. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+MCO1\+SOURCE\+\_\+\+HSI\+: HSI clock selected as MCO1 source \item RCC\+\_\+\+MCO1\+SOURCE\+\_\+\+LSE\+: LSE clock selected as MCO1 source \item RCC\+\_\+\+MCO1\+SOURCE\+\_\+\+HSE\+: HSE clock selected as MCO1 source \item RCC\+\_\+\+MCO1\+SOURCE\+\_\+\+PLLCLK\+: main PLL clock selected as MCO1 source \end{DoxyItemize}
\\
\hline
{\em \+\_\+\+\_\+\+MCODIV\+\_\+\+\_\+} & specifies the MCO clock prescaler. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+MCODIV\+\_\+1\+: no division applied to MCOx clock \item RCC\+\_\+\+MCODIV\+\_\+2\+: division by 2 applied to MCOx clock \item RCC\+\_\+\+MCODIV\+\_\+3\+: division by 3 applied to MCOx clock \item RCC\+\_\+\+MCODIV\+\_\+4\+: division by 4 applied to MCOx clock \item RCC\+\_\+\+MCODIV\+\_\+5\+: division by 5 applied to MCOx clock \end{DoxyItemize}
\\
\hline
\end{DoxyParams}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc_8h_source_l01005}{1005}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___m_c_ox___clock___config_gabb7360422910dd65312786fc49722d25}\label{group___r_c_c_ex___m_c_ox___clock___config_gabb7360422910dd65312786fc49722d25}} 
\index{RCC Extended MCOx Clock Config@{RCC Extended MCOx Clock Config}!\_\_HAL\_RCC\_MCO2\_CONFIG@{\_\_HAL\_RCC\_MCO2\_CONFIG}}
\index{\_\_HAL\_RCC\_MCO2\_CONFIG@{\_\_HAL\_RCC\_MCO2\_CONFIG}!RCC Extended MCOx Clock Config@{RCC Extended MCOx Clock Config}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_MCO2\_CONFIG}{\_\_HAL\_RCC\_MCO2\_CONFIG}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+MCO2\+\_\+\+CONFIG(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+MCOCLKSOURCE\+\_\+\+\_\+,  }\item[{}]{\+\_\+\+\_\+\+MCODIV\+\_\+\+\_\+ }\end{DoxyParamCaption})~        \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\+\_\+\+REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$CFGR, (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga022248a1167714f4d847b89243dc5244}{RCC\+\_\+\+CFGR\+\_\+\+MCO2}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae387252f29b6f98cc1fffc4fa0719b6e}{RCC\+\_\+\+CFGR\+\_\+\+MCO2\+PRE}}), ((\+\_\+\+\_\+\+MCOCLKSOURCE\+\_\+\+\_\+) $\vert$ ((\+\_\+\+\_\+\+MCODIV\+\_\+\+\_\+) $<$$<$ 3)));}



Macro to configure the MCO2 clock. 


\begin{DoxyParams}{Parameters}
{\em \+\_\+\+\_\+\+MCOCLKSOURCE\+\_\+\+\_\+} & specifies the MCO clock source. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+MCO2\+SOURCE\+\_\+\+SYSCLK\+: System clock (SYSCLK) selected as MCO2 source \item RCC\+\_\+\+MCO2\+SOURCE\+\_\+\+PLLI2\+SCLK\+: PLLI2S clock selected as MCO2 source \item RCC\+\_\+\+MCO2\+SOURCE\+\_\+\+HSE\+: HSE clock selected as MCO2 source \item RCC\+\_\+\+MCO2\+SOURCE\+\_\+\+PLLCLK\+: main PLL clock selected as MCO2 source \end{DoxyItemize}
\\
\hline
{\em \+\_\+\+\_\+\+MCODIV\+\_\+\+\_\+} & specifies the MCO clock prescaler. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+MCODIV\+\_\+1\+: no division applied to MCOx clock \item RCC\+\_\+\+MCODIV\+\_\+2\+: division by 2 applied to MCOx clock \item RCC\+\_\+\+MCODIV\+\_\+3\+: division by 3 applied to MCOx clock \item RCC\+\_\+\+MCODIV\+\_\+4\+: division by 4 applied to MCOx clock \item RCC\+\_\+\+MCODIV\+\_\+5\+: division by 5 applied to MCOx clock \end{DoxyItemize}
\\
\hline
\end{DoxyParams}


Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc_8h_source_l01024}{1024}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc.\+h}}.

