$version Generated by VerilatedVcd $end
$date Thu Oct 31 01:18:14 2024
 $end
$timescale  10s $end

 $scope module TOP $end
  $var wire  4 # Inputs [3:0] $end
  $var wire  1 % Out $end
  $var wire  2 $ Selector [1:0] $end
 $upscope $end
$enddefinitions $end


#0
b0110 #
b00 $
0%
#1
b01 $
1%
#2
b10 $
#3
b11 $
0%
#4
