

================================================================
== Vitis HLS Report for 'fft_8pt'
================================================================
* Date:           Sat May 31 09:38:48 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        fft_8pt
* Solution:       pynq (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      126|      126|  1.260 us|  1.260 us|  127|  127|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%buffer_M_value = alloca i64 1" [../../src/fft_8pt.cpp:49]   --->   Operation 18 'alloca' 'buffer_M_value' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%buffer_M_value_1 = alloca i64 1" [../../src/fft_8pt.cpp:49]   --->   Operation 19 'alloca' 'buffer_M_value_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%temp1_M_value = alloca i64 1" [../../src/fft_8pt.cpp:50]   --->   Operation 20 'alloca' 'temp1_M_value' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%temp1_M_value_1 = alloca i64 1" [../../src/fft_8pt.cpp:50]   --->   Operation 21 'alloca' 'temp1_M_value_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%reversed_buffer_M_value = alloca i64 1" [../../src/fft_8pt.cpp:62]   --->   Operation 22 'alloca' 'reversed_buffer_M_value' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%reversed_buffer_M_value_1 = alloca i64 1" [../../src/fft_8pt.cpp:62]   --->   Operation 23 'alloca' 'reversed_buffer_M_value_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (0.00ns)   --->   "%call_ln0 = call void @fft_8pt_Pipeline_1, i32 %buffer_M_value, i32 %buffer_M_value_1"   --->   Operation 24 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 25 [2/2] (0.00ns)   --->   "%call_ln0 = call void @fft_8pt_Pipeline_2, i32 %temp1_M_value, i32 %temp1_M_value_1"   --->   Operation 25 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 26 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fft_8pt_Pipeline_1, i32 %buffer_M_value, i32 %buffer_M_value_1"   --->   Operation 26 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 27 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fft_8pt_Pipeline_2, i32 %temp1_M_value, i32 %temp1_M_value_1"   --->   Operation 27 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 28 'wait' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [2/2] (2.32ns)   --->   "%call_ln0 = call void @fft_8pt_Pipeline_VITIS_LOOP_55_1, i96 %in_stream, i32 %buffer_M_value, i32 %buffer_M_value_1"   --->   Operation 29 'call' 'call_ln0' <Predicate = true> <Delay = 2.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 30 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fft_8pt_Pipeline_VITIS_LOOP_55_1, i96 %in_stream, i32 %buffer_M_value, i32 %buffer_M_value_1"   --->   Operation 30 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "%empty_15 = wait i32 @_ssdm_op_Wait"   --->   Operation 31 'wait' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 32 [2/2] (0.00ns)   --->   "%call_ln0 = call void @fft_8pt_Pipeline_4, i32 %reversed_buffer_M_value, i32 %reversed_buffer_M_value_1"   --->   Operation 32 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 33 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fft_8pt_Pipeline_4, i32 %reversed_buffer_M_value, i32 %reversed_buffer_M_value_1"   --->   Operation 33 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 34 [2/2] (0.00ns)   --->   "%call_ln0 = call void @fft_8pt_Pipeline_VITIS_LOOP_14_1, i32 %buffer_M_value, i32 %buffer_M_value_1, i32 %reversed_buffer_M_value, i32 %reversed_buffer_M_value_1, i3 %rev8"   --->   Operation 34 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 35 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fft_8pt_Pipeline_VITIS_LOOP_14_1, i32 %buffer_M_value, i32 %buffer_M_value_1, i32 %reversed_buffer_M_value, i32 %reversed_buffer_M_value_1, i3 %rev8"   --->   Operation 35 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 36 [2/2] (0.00ns)   --->   "%call_ln0 = call void @fft_8pt_Pipeline_VITIS_LOOP_20_1, i32 %reversed_buffer_M_value, i32 %reversed_buffer_M_value_1, i32 %temp1_M_value, i32 %temp1_M_value_1"   --->   Operation 36 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 37 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fft_8pt_Pipeline_VITIS_LOOP_20_1, i32 %reversed_buffer_M_value, i32 %reversed_buffer_M_value_1, i32 %temp1_M_value, i32 %temp1_M_value_1"   --->   Operation 37 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 38 [2/2] (0.00ns)   --->   "%call_ln67 = call void @bfs2, i32 %temp1_M_value, i32 %temp1_M_value_1, i32 %temp2_0, i32 %temp2_1" [../../src/fft_8pt.cpp:67]   --->   Operation 38 'call' 'call_ln67' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 39 [1/2] (0.00ns)   --->   "%call_ln67 = call void @bfs2, i32 %temp1_M_value, i32 %temp1_M_value_1, i32 %temp2_0, i32 %temp2_1" [../../src/fft_8pt.cpp:67]   --->   Operation 39 'call' 'call_ln67' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 40 [2/2] (0.00ns)   --->   "%call_ln0 = call void @fft_8pt_Pipeline_VITIS_LOOP_36_1, i32 %temp2_0, i32 %temp2_1, i32 %FFT_output_0, i32 %FFT_output_1"   --->   Operation 40 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 41 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fft_8pt_Pipeline_VITIS_LOOP_36_1, i32 %temp2_0, i32 %temp2_1, i32 %FFT_output_0, i32 %FFT_output_1"   --->   Operation 41 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 42 [1/1] (0.00ns)   --->   "%empty_16 = wait i32 @_ssdm_op_Wait"   --->   Operation 42 'wait' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 43 [2/2] (0.00ns)   --->   "%call_ln0 = call void @fft_8pt_Pipeline_VITIS_LOOP_72_2, i96 %out_stream, i32 %FFT_output_0, i32 %FFT_output_1"   --->   Operation 43 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 2.32>
ST_16 : Operation 44 [1/2] (2.32ns)   --->   "%call_ln0 = call void @fft_8pt_Pipeline_VITIS_LOOP_72_2, i96 %out_stream, i32 %FFT_output_0, i32 %FFT_output_1"   --->   Operation 44 'call' 'call_ln0' <Predicate = true> <Delay = 2.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 0.00>
ST_17 : Operation 45 [1/1] (0.00ns)   --->   "%spectopmodule_ln42 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_4" [../../src/fft_8pt.cpp:42]   --->   Operation 45 'spectopmodule' 'spectopmodule_ln42' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln42 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0" [../../src/fft_8pt.cpp:42]   --->   Operation 46 'specinterface' 'specinterface_ln42' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %in_stream, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 48 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i96 %in_stream"   --->   Operation 48 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %out_stream, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 50 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i96 %out_stream"   --->   Operation 50 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 51 [1/1] (0.00ns)   --->   "%ret_ln78 = ret" [../../src/fft_8pt.cpp:78]   --->   Operation 51 'ret' 'ret_ln78' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 2.32ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'fft_8pt_Pipeline_VITIS_LOOP_55_1' [23]  (2.32 ns)

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 0ns
The critical path consists of the following:

 <State 8>: 0ns
The critical path consists of the following:

 <State 9>: 0ns
The critical path consists of the following:

 <State 10>: 0ns
The critical path consists of the following:

 <State 11>: 0ns
The critical path consists of the following:

 <State 12>: 0ns
The critical path consists of the following:

 <State 13>: 0ns
The critical path consists of the following:

 <State 14>: 0ns
The critical path consists of the following:

 <State 15>: 0ns
The critical path consists of the following:

 <State 16>: 2.32ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'fft_8pt_Pipeline_VITIS_LOOP_72_2' [31]  (2.32 ns)

 <State 17>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
