// Seed: 3016071798
module module_0;
  assign id_1 = 1'b0;
  id_2 :
  assert property (@(posedge id_1) id_2)
  else $display;
  wand id_3;
  assign id_3 = 1'b0 ? (1) : 1'b0;
endmodule
module module_1 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  assign id_1 = 1;
  module_0();
endmodule
module module_2;
  wire id_1;
  logic [7:0] id_2;
  wire id_3;
  wire id_4;
  assign id_4 = id_3;
  module_0();
  assign id_2[~1] = 1;
endmodule
