specific short period, and keep the other functional 
units idle. An idle functional unit may still suffer 
from power dissipation due to leakage current and due 
to the charging/discharging of node capacitances by 
the clock. The AFPL circuit has the advantage that 
the idle logic blocks are not powered and have 
negligible leakage power dissipation. 
Two kinds of AFPL logics were proposed. One is called 
Asynchronous Fine-grain Power-gated Logic without 
Partial Charge Reuse (AFPL w/o PCR), and the other is 
called Asynchronous Fine-grain Power-gated Logic with 
Partial Charge Reuse (AFPL-PCR). The operation of the 
adiabatic gates in AFPL-PCR can be divided into four 
phases: evaluate phase, hold phase, discharge phase, 
and wait phase. With the charge reuse switch in AFPL-
PCR, the charge on the output node of an adiabatic 
gate entering the discharge phase is reused to charge 
the output node of another adiabatic gate which is 
about to evaluate. We have employed the AFPL-PCR 
logic to design arithmetic functional units to 
evaluate the effectiveness of AFPL-PCR for low-power 
design. Simulation results showed that the AFPL-PCR 
implementation of a pipelined Kogge Stone adder can 
achieve 30.6% reduction in power dissipation, 
compared to the static CMOS implementation, for a 
data rate of 900Hz and 42.4% reduction in power 
dissipation for a data rate of 100MHz. 
 
英文關鍵詞： Asynchronous Circuit, Adiabatic Logic, Asynchronous 
Fine-grain Power-gated Logic (AFPL) 
 
leakage power dissipation. 
Two kinds of AFPL logics were proposed. 
One is called Asynchronous Fine-grain 
Power-gated Logic without Partial Charge Reuse 
(AFPL w/o PCR), and the other is called 
Asynchronous Fine-grain Power-gated Logic 
with Partial Charge Reuse (AFPL-PCR). The 
operation of the adiabatic gates in AFPL-PCR 
can be divided into four phases: evaluate phase, 
hold phase, discharge phase, and wait phase. 
With the charge reuse switch in AFPL-PCR, the 
charge on the output node of an adiabatic gate 
entering the discharge phase is reused to charge 
the output node of another adiabatic gate which 
is about to evaluate. We have employed the 
AFPL-PCR logic to design arithmetic functional 
units to evaluate the effectiveness of AFPL-PCR 
for low-power design. Simulation results showed 
that the AFPL-PCR implementation of a 
pipelined Kogge Stone adder can achieve 30.6% 
reduction in power dissipation, compared to the 
static CMOS implementation, for a data rate of 
900Hz and 42.4% reduction in power dissipation 
for a data rate of 100MHz. 
 
二、 計畫的緣由與目的 
由於製程技術上的進步，加快了可攜式電
子設計時代的來臨，而數位電路的設計趨勢也
傾向於低功率消耗及低電磁干擾的設計要
求。傳統的同步式電路設計，整個系統由整體
時脈控制，設計概念上雖然簡單，但隨著電路
的密度日趨高升，同步電路可能衍生出一些問
題：藉由一個時脈分佈系統，將時脈訊號從時
脈源傳送到整個系統的同步電路，可能會有時
脈歪斜（Clock Skew）的問題產生。造成時脈
歪斜的問題是因為同步電路的設計架構是由
許多的組合電路與暫存器所組成，每個暫存器
都須要由整體時脈來控制，在電路密度愈來愈
高的情形之下，整體時脈要傳遞到晶片中的每
個暫存器的時間可能就會不相同，使得暫存器
可能抓取到錯誤的資料，這就是時脈歪斜問
題。而在製程技術的元件尺寸日漸微縮的情形
下，繞線延遲（Wire Delay）佔電路總延遲的
比例以及電路的密度皆日趨升高，其時脈歪斜
的問題將會越來越明顯。為了設計高速低歪斜
的時脈，同步電路在時脈的分佈上的設計，儼
然是一個必須克服的難題。此外，整體同步電
路中時脈分佈系統所消耗的功率也很可觀，它
有可能佔了整體功率消耗的 45%，由於可攜式
電子產品在日常生活的使用率逐年增加，因此
降低晶片的功率消耗，逐漸成為 SoC設計上的
一大重點。在電磁干擾方面，雖然可以用接
地、電磁屏蔽和濾波三種方式來降低電磁干
擾，但是減少電磁輻射產生的機率才是根本的
解決之道。而高頻率時脈的運作則是造成電磁
輻射的主要來源。由此看來，同步電路將面臨
許多難題。 
而非同步電路具有下列之優點： 
(1)適合模組化設計。 
(2)對信號的延遲較不敏感。 
(3)可避免 clock skew問題。 
(4)有潛在的高性能特性。 
(5)有低電磁干擾的優點。 
(6)具有低功率消耗的特性。 
例如 Philips公司曾製作非同步的 8051處
理器並應用在實際的產品，發現比起同步技
術，電力可延長二倍，效能可達三倍。 
非同步積體電路在這方面的優勢是所消
耗的功率低[1]、電路組織形式靈活。非同步電
路的研究在近年內增加快速，論文發表數以倍
增。英國的曼徹斯特大學的 Steve Furbur教授
領導的研究團隊從 90 年代開始，就以低功率
號 Request 編碼至資料中，傳送每一個位元
（bit）的資料需二條 wire，這二條 wire 分別
是 DataT 和 DataF。若(DataT, DataF)=(1,0)，
代表目前傳送的資料是個有效值（Valid 
Token），該 bit 的值為 1；若 (DataT, 
DataF)=(0,1)，代表目前傳送的資料是個有效
值（Valid Token），該 bit的值為 0；若(DataT, 
DataF)=(0,0)，代表目前傳送的資料是個 Empty 
Token，也就是說，該資料線目前並沒有資料
存在。如圖 2 所示，在 Dual-Rail 編碼的非同
步管線中，兩筆有效資料(Valid token)之間一
定有個 Empty token，兩筆無效資料（Empty 
Token）之間一定有個 Valid Token。也就是說，
第一個 Valid Token進入非同步管線後，會緊
跟著一個 Empty Token進入管線，然後第二個
Valid Token才可以進入管線。 
Token 
E E V 
Token Token 
V 
Bubble 
E 
Bubble 
Stage i-2 Stage i-1 Stage i Stage i+1 Stage i+2
 
圖 2 :資料進入 AFPL管線運作的示意圖 
 
 AFPL w/o PCR的絕熱邏輯區塊 Gi，可以
使用「ECRL邏輯」實現。如圖 3所示，ECRL
邏輯的輸入和輸出使用 dual-rail的資料編碼方
式。而 ECRL電源(Vp)是由 AFPL的交握控制
器 HCi輸出端 Vpi來供給，取代傳統的 Power 
clock電源。 
 
. （a） （b）
Vp
T0 
hold 
w
ait
T1 T2 T3
time
voltage 
evaluate
discharge
M6 M5
Vp 
M2 
out.f 
M1 
M3 
M4 
out.t 
X.t
Y.t
X.f Y.f
圖 3:（a）ECRL實現的 AND/NAND Gate（b）Vp
波型變化 
 
以下使用圖 3（a）的 ECRL AND/NAND 
Gate來說明動作原理。完整的 ECRL Adiabatic
運作包含四個 phase，即評估(evaluate)、保持
(hold)、放電(discharge)和等待(wait)，如圖 3
（b）所示。 
評估(evaluate)期間為圖 3（b）中的 T1：
假設輸入端點 X.t和 Y.t為邏輯 High，端點 X.f
和 Y.f為邏輯 Low。M3和M4導通，端點 ou.f
會經由M3、M4接地而為邏輯 Low，當 Vp電
位由 Low緩慢上升至 High時，電荷經由M2、
M1 對端點 ou.t 和 out.f 充電，端點 out.t 充電
至邏輯 High 後，M1 會因 out.t 的高電位而截
止，截斷 Vp對端點 ou.f充電的路徑，此時 out.f
為 Low，out.t為 High。 
保持(hold)期間為圖 3（b）中的 T2：Vp
電壓位準保持邏輯 High，端點 out.f電位保持
邏輯 Low，端點 out.t電位保持高電位。 
放電(discharge)期間為圖 3（b）中的 T3：
當 Vp電位由 High緩慢下降至 Low時，由於
M2導通而M1截止，儲存於端點 out.t的電荷
會經由 M2 放電回收至電壓源 Vp，最後端點
out.f的電位為 0V而端點 out.t的電位為Vt （由
於 PMOS非邏輯 0的良好傳導元件）。 
等待(wait)期間為圖 3（b）中的 T0：Vp
電壓位準保持邏輯 Low，端點 out.f 電位保持
邏輯 Low，端點 out.t電位保持 Vt。經過以上
四個 phase完成 ECRL一個週期的運作。 
AFPL架構中，第 Si級的資料運作由交握
控制器 HCi來控制，HCi主要的功用包括（1）
偵測絕熱邏輯區塊 Gi的輸入端資料(Ii和Ii¯ )是
否有效（2）提供電源給第 Si級的絕熱邏輯區
塊 Gi（3）偵測第 Si級是否已經收到來自於第
Si+2級的 Acki+2訊號（4）通知第 Si-2級何時可
以將有效的資料放掉。 
如圖 1所示，交握控制器 HCi（Handshake 
Controller：HC）由完成偵測器 (Completion 
Detector；CD)、傳統 C-element元件（如圖 4）
C-element會因為 Ri和 Aini¯¯¯ 的訊號都為邏輯
Low，使得 C-element元件中的 Power-gating
電晶體M5截止，下拉電晶體M6導通，而開
始對節點 Vpi放電。此時，Vpi電壓開始從 VDD
逐漸下降至 0V，邏輯區塊 Gi進入 Recovery 
phase。最後，Vpi變為 0V，邏輯區塊失去電
源，進入Wait phase，也就是睡眠模式。 
情況（2）若第 k個 empty token Tek尚未
到達管線 Si級的輸入端時；表示管線 Si-1級的
輸出端尚未將有效的資料（對應到先前所述的
Tvk）放掉。使得 Si級的交握控制器 HCi的
Requst訊號 Ri仍維持 High，因此不能對節點
Vpi放電。所以，邏輯區塊 Gi，仍在 Hold phase。
必須等到 Si-1級的輸出端的資料變為 empty，
也就是說第 k個 empty token到達 Si級的輸入
端，Si級的邏輯區塊才能如前述情況（1）進
入 Recovery phase。 
如上所敘，運作方式使得每一個邏輯區塊
的狀態會在「等待(Wait)Æ評估(Evaluate) Æ保
持(Hold)Æ回復(Recovery)Æ」四個狀態中循
環。 
 
AFPL-PCR的電路架構 
在設計出 AFPL w/o PCR的架構後，我們
思考如何更進一步的降低功率消耗，因此我們
提出了 Partial Charge Reuse (PCR)區塊的想
法。如圖 5所示，為 AFPL-PCR的系統區塊圖，
該圖包含三個管線階段（pipeline stage）。圖
中的 Gi~Gi+2為邏輯區塊， HCi~HCi+2為交握
控制器（Handshake Controller：HC）。Si級的
PCR區塊，標示為「PCRi+1」，放置在 Si級和
Si+2級之間。圖 6為 AFPL-PCR的六級管線圖，
可以更清楚看出 PCR i+1如放置在 Si級和 Si+2
級之間。 
圖 7（a）為「PCRi+1」區塊的示意圖，由
一個 Switch 跟一個二極體所組成。圖 7（b）
為 PCR 的電晶體電路圖，電晶體 M1 為「電
荷重複利用開關」(Charge Reuse Switch)，電
晶體M2作用相當於二極體，是限制只能由 in
流到 out。 
控制 PCRi+1區塊是否導通的控制訊號 En 
i+1來自於 Si+2級的Ri+2¯¯¯訊號。當第 k 個 valid 
token Tvk到達 Si+2級的輸入時，訊號 Ri+2 (相
當於 Aini)會變成 1，訊號Ri+2¯¯¯(相當於Aini¯¯ )會變
成 0。在 AFPL-PCR 中的交握控制器 HCi的
C*-element 是 採 用 一 種 特 別 形 式 的
C-element，其電路圖如圖 8所示。 
 
.
HC: Handshake Controller 
PCR: Partial Charge Reuse Unit 
CD: Completion Detector 
C* : C*-element 
Acki
PCRi+1 
ECRL 
Logic Gate
Gi+2 
Ii.t
Ii.f Oi.f
Ii+1.tOi.t
Ii+1.f Oi+1.f Ii+2.f
Oi+2.t
Oi+2.f
Aini
Ri+1
Acki+1 Aini+1 
Ri+1 Aini+1 
Aini+2
Ri+2
Aini
Acki+2
Ri+2
Stage Si Stage Si+2Stage Si+1 
ECRL 
Logic Gate
Gi 
Ri
Vpi
C*
Vpi+1 
ECRL 
Logic Gate 
Gi+1 
Oi+1.t 
Vpi+2
Aini+2
Ii+2.t
HCi HCi+2
HCi+1 
CD C*CD
Ri
M2 
M1 Yi+1 
Xi+1 
Eni+1 
C* CD
圖 5:我們提出的 AFPL-PCR系統區塊圖 
 
Ack1
Vp1
R1
CD
C*
ECRL 
Logic Gate
G1 
M2
M1
R1
I1.t O1.t ECRL 
Logic Gate
G2 
I3.t
CD
En2
X2
Ain1
Ain1
Ack3 
Vp3 
R3 
ECRL 
Logic Gate 
G3 
C* 
Ain3 
Ain3 
Y2
R2
Ack2
Ain2
Ain2
R2
R3
M1 
M2 
En3 
X3
Y3 C* 
M2 
M1 
ECRL 
Logic Gate 
G4 
CD 
En4 
X4 
Ack5
Vp5
R5
CD
ECRL 
Logic Gate
G5 
C*
Ain5
Ain5
Y4 
R4 
Ack4 
Ain4 
Ain4 R4 
R5
M1
M2
En5
X5
Y5
C*
C*
M2
M1
ECRL 
Logic Gate
G6 
CD
En6
X6
Y6
R6
Ack6 Ain6R6
CD
Vp2 Vp4 Vp6
HC1 HC3 
HC4 
HC5
HC6
PCR4 
PCR5
HC2
PCR3
PCR2 PCR6
Ain6
Ain0
Ain0
O1.f I2.fI1.f
O2.tI2.t
O2.f I3.f
O3.t
O3.f
I4.t 
I4.f 
O4.t
O4.f
I5.t 
I5.f 
O5.tI6.t
O5.fI6.f
O6.t
O6.f
圖 6: AFPL-PCR的六級管線圖 
in 
(b)
M2
M1 
Eni
Xi 
Yi
out
Eni
(a)
in out 
 
圖 7:「PCR」（Partial Charge Reuse）(a)示意圖 (b)
電晶體電路(區塊標示為 g13) 
Handshake controllers 
and PCR units 
Right hand 
environment 
 
圖10: AFPL-PCR實現的8-bit五級管線Kogge-Stone
加法器 
I5.t (O4.t) 
Vp4
Vp5
Vp6
En5 
iY5 
iVp6 
I4.f (O3.f) 
I5.f (O4.f) 
I4.t (O3.t) 
I6.t (O5.t) 
I6.f (O5.f) 
I7.f (O6.f) 
I7.t (O6.t) 
 
圖 11: AFPL-PCR實現的「8-bit八級管線 FIFO」
在 1.2GHz的模擬波形圖 
實驗模擬結果 
為了比較我們所提出的AFPL w/o PCR與
AFPL-PCR與其他電路邏輯的效能，我們使用
了 static CMOS、AFPL w/o PCR、AFPL-PCR
等架構來實現「8-bit五級管線 Kogge Stone加
法器」。並使用 PTM（Predictive Technology 
Model）45nm 電晶體模型，利用 Hspice 做模
擬，以作為對所提出的 AFPL效能的評估及驗
証。 
表一為分別用三種電路架構實現「8-bit
五級管線 Kogge Stone加法器」的平均功率消
耗比較表。由表中的模擬數據顯示，「8-bit
五級管線 Kogge Stone加法器」的 AFPL-PCR
實現方式比 static CMOS實現方式在輸入資料
率為 900MHz的情況下節省了 30.6%的功率消
耗，在輸入資料率為 100MHz的情況下節省了
42.4%的功率消耗。 
表二為分別用三種電路架構實現「8-bit
五級管線 Kogge Stone加法器」的靜態功率消
耗比較表，模擬時電路的輸入保持為常數 0或
empty tokens。由於電路沒有輸入時，AFPL w/o 
PCR 與 AFPL-PCR 裡的絕熱式邏輯區塊沒有
電源，故其漏電流功率消耗相當微小。跟 static 
CMOS的實現方式相比，AFPL-PCR的實現方
式在 clock rate為 0 MHz情況下，可減少 85.5%
的靜態功率消耗。 
在 AFPL-PCR 的架構中，我們提出了
Partial Charge Reuse (PCR)的功能區塊。利用
AFPL-PCR 實現的「8-bit 八級管線 FIFO」模
擬結果來探討 AFPL-PCR 是否有達成 Charge 
Reuse 的作用。圖 11 為 8-bit 八級管線 FIFO
在 1.2GHz的模擬波型圖，由圖中可看出，G6
在做 Evaluate 時，PCR5區塊的開關 M1 導通
(ON)，而此時 G4正在做 Discharge。證明在做
Discharge動作的邏輯閘 G4的放電電荷可以經
由 Partial Charge Reuse PCR5區塊，而對正在
做 Evaluate 的邏輯閘 G6充電，而達到 Partial 
Charge Reuse的功能。 
在製程、電壓和溫度變異的部分，我們使
adiabatic logic for low-power, low-noise VLSI,” in Proceedings 
of the 43rd Midwest Symposium on Circuits and Systems, vol. 1, 
pp. 324-327, 8-11 Aug. 2000. 
[17] M. M. Hamid and A. K. Ali, “Low-power, low-noise adder 
design with pass-transistor adiabatic logic,” in Proceedings of the 
12th International Conference on Microelectronics, pp. 61-64, 
31 Oct.-2 Nov. 2000. 
[18] D.J. Willingham and I. Kale, “Asynchronous, quasi-Adiabatic 
(Asynchrobatic) logic for low-power very wide data width 
applications,” in Proceedings of 2004 IEEE International 
Symposium on Circuits and Systems, vol. 2, pp. II-257- II-260, 
23-26 May 2004. 
[19] D.J. Willingham and I. Kale, “An asynchrobatic, radix-four, 
carry look-ahead adder,”  in Proceedings of PRIME 2008, pp. 
105-108, 25 April-22 June 2008. 
[20] M. Arsalan and M. Shams, “Asynchronous adiabatic logic,” in 
Proceedings of 2007 IEEE International Symposium on Circuits 
and Systems, pp. 3720-3723, 27-30 May 2007. 
[21] P. Asimakopoulos and A. Yakovlev, “An adiabatic power-supply 
controller for asynchronous logic circuits,” the 20th 
Asynchronous Forum of U.K., pp. 1-4, 1-2 Sep. 2008. 
[22] Meng-Chou Chang and Chia-Chang Tsai, “Handshaking 
Quasi-Adiabative Logic,”  in Proceedings of the 52nd Midwest 
Symposium on Circuits and Systems, MWSCAS2009, Cancun, 
Mexico, 2-5 Aug. 2009. 
[23] Jens Sparso and Steve Furber, Principles of Asynchronous 
Circuit Design: A Systems Perspective, Kluwer Academic 
Publishers, Boston, 2001. 
[24] M. Signh and S. Nowick, “High-throughput Asynchronous 
Pipelines for Fine-Grain Dynamic Datapaths,” in Proceedings of 
the Sixth International Symposium on Advanced Research in 
Asynchronous Circuits and Systems, 2000, pp. 198-209, April 
2000. 
[25] Antonio Blotti and Roberto Saletti, “Ultralow-Power Adiabatic 
Circuit Semi-Custom Design”, IEEE Trans. On VLSI Systems, 
vol.12, No.11, Nov 2004. 
[26] L.Verga, F.Kovacs, G.Hosszu, “An improved pass gate adiabatic 
logic”, in Proceedings, 14th Annual International ASIC/SOC 
Conference, pp 208-211, 2001 
[27] Jianping Hu, Weiqiang Zhang, Xien Ye, and Yinshui Xia, “Low 
Power Adiabatic Logic Circuits with Feedback Structure Using 
Three-phase Power Supply,” 2005 International Conference on 
Communications, Circuits and Systems Proceedings, vol.2, 2005 
[28] S. Mutoh, et al. “1-v power supply high-speed digital circuit 
technology with multithreshold-voltage cmos” IEEE SSC, 
30(8):847 – 854, 1995 
[29]  T. Inukai, et al. “Boosted gate mos (bgmos): device/circuit 
cooperation scheme to achieve leakage-free giga-scale 
integration.” IEEE CICC, pp. 409 – 412, 2000. 
[30] H. Kawaguchi, et al. “A super cut-off cmos (sccmos) scheme for 
0.5-v supply voltage with picoampere stand-by current.” IEEE 
SSC, 35(10):1498 – 1501, 2000. 
[31] T. Lin, et al. “Fine-grained power gating for leakage and 
short-circuit power reduction by using asynchronous-logic.” 
IEEE ISCAS, pp. 3162– 3165, 2009. 
出席國際學術會議心得報告 
                                                             
計畫編號 NSC 100-2221-E-018 -033  
計畫名稱 使用非同步與絕熱邏輯技術之低功率處理器的研究與設計(II) 
出國人員姓名 
服務機關及職稱 
張孟洲 
國立彰化師範大學電子工程學系副教授 
會議時間地點 June 23-24,2012, Hefei, China 
會議名稱 2012 International Conference on Electrical Engineering and Computer Science (EECS2012) 
發表論文題目 Design of a Low-Power Content-Addressable Memory Using Double-Feedback Match-Line 
Sense Amplifiers 
 
一、參加會議經過 
 
 六月二十二日早上從桃園國際機場搭飛機出國，於當日下午抵達 EECS 2012 會議
地點合肥。EECS 2012 會議從六月二十三日到二十四日在合肥銀瑞林國際大酒店共舉行二
天。今年的 EECS 會議與 ICMEE (International Conference on Mechanical and Electronic 
Engineering) 、 ACAM (International Conference on Automation, Communication, 
Architectonics and Materials)、MEIME (International Conference on Mechanical Engineering, 
Industry and Manufacturing Engineering)在同一地點合辦，因此，與會學者的背景包括電
子、電機、資訊、機械、通訊、材料等。 
                                 
  EECS 會議的 keynote speech 邀請到 Kewen Sun 教授來演講，講題為「Global 
Navigation Satellite System Receiver Signal Processing Techniques 」 。 GNSS (Global 
Navigation Satellite System)即衛星導航系統，利用數顆衛星所提供的訊號來決定接收器所
 這次出國參加研討會除了觀摩各國學者的傑出研究外，許多學者也對我們的研究提
出一些寶貴的建議，算是收益良多。除了參加會議外，我也抽空到合肥的一些景點參觀，
如包公祠、逍遙津公園等，此行能順便了解當地風俗民情，是額外的收穫。 
Design of a Low-Power Content-Addressable Memory 
Using Double-Feedback Match-Line Sense Amplifiers 
Meng-Chou Chang, Ming-Hsun Hsieh and Shih-Ju Tsai 
 
National Changhua University of Education, Department of Electronic Engineering,  
No. 2, Shida Rd., Changhua 50074, 
Taiwan, R.O.C. 
mchang@cc.ncue.edu.tw 
Abstract. This paper presents the design of a low-power ternary content-
addressable memory (TCAM) based on the proposed double-feedback match-
line sense amplifier (DF-MLSA). DF-MLSA achieves power savings by 
reducing match-line voltage swing and search-line switching activity in a 
TCAM and employs the double positive-feedback network to boost the search 
speed of the TCAM. We have employed Hspice to evaluate various match-line 
sensing circuits using the Berkeley Predictive Technology Model (PTM) for 65 
nm transistor model with supply voltage of 1.1 V and temperature of 25 °C. The 
simulation results show that the proposed DF-MLSA can achieve a search time 
of 0.49699 ns and an energy consumption of 0.201474 fJ/bit/search. The 
measured results show that the proposed DF-MLSA can reduce the energy 
consumption by 85.481%, 21.195%, and 10.545% compared to the 
conventional precharge MLSA, the stability-based MLSA, and the positive-
feedback MLSA, respectively.  
Keywords: Content-addressable memory (CAM), match-line sense amplifier. 
1   Introduction 
Content-addressable memory (CAM) compares the input search data in parallel 
against every stored data in the entire CAM array and then returns the address of the 
matching data. CAMs can be employed in a wide variety of applications requiring 
high-speed parallel search. These applications include pattern recognition, data 
compression, and network address translation [1]. However, the parallel search 
operation in CAMs consumes considerable power due to frequent switching of highly 
capacitive match-lines (MLs) and search-lines (SLs). For example, in a conventional 
precharge-high NOR-type CAM, all MLs are first precharged to VDD and most of 
them, except for the few matching MLs, are eventually discharged to GND in every 
search cycle. Moreover, one of the two SLs in every SL pair first transits to HIGH to 
represent a valid search data and eventually transits to LOW to release the search data 
in every search cycle. In recent years, various match-line sensing schemes have been 
proposed to reduce the power dissipation of CAMs [2-6]. This paper proposes a novel 
match-line sense amplifier, called DF-MLSA, which achieves power savings by 
ramp down. When VA becomes smaller than VDD-|VTP|, PMOS P5 turns on and 
voltage VB (denoted by VB0 in Fig. 5) begins to ramp up. When VB becomes larger 
than VTN, NMOS N4 and N2 turn on. N4 being on causes current IML to provide more 
charge to the match-line. Transistors N4, P3, N1, P5 form a outer positive feedback 
network and transistors P5 and N2 forms an inner positive feedback network, both of 
which amplifies the voltage on the match-line. When the voltage on the match-line 
exceeds VTN, NMOS N6 turns on, node SN discharges, and the output of the DF-
MLSA, denoted by VMLSO_0 in Fig. 5, becomes HIGH, indicating the data stored in 
this CAM word is matched. 
Case 2 (case MLn, n>1): The data stored in the CAM word mismatches the search 
key. In this case, there is at least one conducting pulldown path between the match-
line (MLn) and ground. As a result, current Ipulse cannot charges MLn to an enough 
voltage level to activate the inner and outer positive-feedback networks. The voltage 
on the match-line eventually decays to 0 V, and the output of the DF-MLSA keeps 
LOW, indicating the data stored in this CAM word is mismatched. 
Dummy Row. The dummy TCAM memory word mimics a matched word and 
DMLSO, the output of the DF-MLSA for the dummy row, is used as a signal to shut 
off other DF-MLSAs. As shown in Fig. 4, when DMLSO becomes HIGH, MLOFF¯¯¯¯¯¯  
becomes LOW and EN¯¯  becomes HIGH, causing current IBIAS and IML to cease.    
3 Simulation Results 
The Hspice simulations for the TCAM with 64 words×144 bits using the proposed 
double-feedback match-line sense amplifier were performed using BPTM (Berkeley 
Predictive Transistor Model) 65 nm process technology with a VDD of 1.1 V. Figure 5 
shows the voltage waveforms of the match-line, VA, VB, and VMLSO for the ML0 and 
ML1 cases. These notations are appended with a subscript to distinguish these two 
cases. For example, VA0 and VA1 denote the voltage waveform of VA for cases ML0 
and ML1, respectively. Figure 6 shows the voltage waveforms for match-line MLn, , 0 
≤ n ≤ 7. 
For comparison, the Hspice simulations for TCAMs using other match-line sensing 
schemes, including the traditional precharge scheme [1], the positive-feedback sense 
amplifier (PF-MLSA) [4,5], and the stability-based match-line sensing (SBMS) [6] 
were also performed using the same TCAM size and hspice parameters. Table 1 lists 
various comparisons for the TCAMs using four different match-line sensing schemes. 
The simulation results show that the proposed DF-MLSA can achieve a search time of 
0.49699 ns and an energy consumption of 0.201474 fJ/bit/search. The measured 
results show that the proposed DF-MLSA can reduce the energy consumption by 
85.481%, 21.195%, and 10.545% compared to the conventional precharge MLSA, the 
stability-based MLSA, and the positive-feedback MLSA, respectively.  
  
BL1 BL1 BL2 BL2 
SL SL
Match Line
Word Line
N1
N2
N3
N4
Vx Vy
D D
 
Fig. 2. The NOR-type TCAM cell. 
   
 
VML+  V
Pulse Current 
Generator 
Level Shifter 
Inner feed-
back network
Bias Transistor
Outer feedback
network
Match Line
TCAM 
cell 
144 bits 
MLRST
MLRST
MLSO 
N5
N6
P7
P8
SN
P0 
P6
N1
N2
P1 
P2 
P3 
P4
P5
N3
N4
TCAM 
cell 
EN
EN
EN MLEN 
IBIAS
VA
VB
IPulse 
ION
IML
Transistor size（W/L） 
 P0 = 70nm/140nm   P1 = 70nm/140nm 
 P2 = 70nm/560nm   P 3 = 560nm/65nm 
 P4 = 140nm/65nm   P 5 = 145nm/65nm 
 P6 = 70nm/100nm   P 7 = 70nm/65nm 
 P8 = 70nm/420nm           
 N1 = 70nm/100nm   N2 = 140nm/65nm 
 N3 = 245nm/65nm   N4 = 420nm/65nm 
 N5 = 100nm/65nm   N6 = 130nm/65nm 
 
Fig. 3. Double-feedback match-line sense amplifier. 
   
Match Line
TCAM
cell
144 bits 
MLRST
MLRST
DMLSO 
N5
N6
P7
P8
SN
P0 
P6
N1
N2
P1 
P2 
P3 
P4
P5
N3
N4
TCAM 
cell 
EN
MLEN
IBIAS
VA
VB
IPulse 
ION
IML
MLEN 
Inverter
Chain
MLOFF 
Delay 
to all MLSAs 
Pulse Current 
Generator 
Level Shifter
Bias Transistor
Inner feed-
back network
Outer feedback
network
 
Fig. 4. Double-feedback match-line sense amplifier for the dummy row. 
國科會補助計畫衍生研發成果推廣資料表
日期:2012/11/30
國科會補助計畫
計畫名稱: 使用非同步與絕熱邏輯技術之低功率處理器的研究與設計(II)
計畫主持人: 張孟洲
計畫編號: 100-2221-E-018-033- 學門領域: 積體電路及系統設計
無研發成果推廣資料
International Conference on 
Electric and Electronics 
(EEIC2011), June 20-22, 
2011, (Lecture Notes in 
Electrical Engineering 100, 
Communication Systems and 
Information Technology, 
Vol.4, pp. 577-583). [EI] 
專書 0 0 100% 章/本  
申請中件數 0 0 100%  專利 已獲得件數 0 0 100% 件  
件數 0 0 100% 件  
技術移轉 
權利金 0 0 100% 千元  
碩士生 0 0 100%  
博士生 0 0 100%  
博士後研究員 0 0 100%  
參與計畫人力 
（外國籍） 
專任助理 0 0 100% 
人次
 
其他成果 
(無法以量化表達
之成果如辦理學術
活動、獲得獎項、
重要國際合作、研
究成果國際影響力
及其他協助產業技
術發展之具體效益
事項等，請以文字
敘述填列。) 
無 
 成果項目 量化 名稱或內容性質簡述 
測驗工具(含質性與量性) 0  
課程/模組 0  
電腦及網路系統或工具 0  
教材 0  
舉辦之活動/競賽 0  
研討會/工作坊 0  
電子報、網站 0  
科 
教 
處 
計 
畫 
加 
填 
項 
目 計畫成果推廣之參與（閱聽）人數 0  
 
