<profile>

<section name = "Vivado HLS Report for 'Loop_FRAMES_CP_OUTER'" level="0">
<item name = "Date">Thu Aug 13 01:50:45 2020
</item>
<item name = "Version">2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)</item>
<item name = "Project">optical_flow</item>
<item name = "Solution">solution</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu9eg-ffvb1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 7.057, 2.70</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">446479, 446479, 446479, 446479, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- FRAMES_CP_OUTER_FRAMES_CP_INNER">446477, 446477, 15, 1, 1, 446464, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 58, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 0, 2895, 5730, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 129, -</column>
<column name="Register">0, -, 424, 32, -</column>
<specialColumn name="Available">1824, 2520, 548160, 274080, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 2, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="optical_flow_fdivbkb_U1">optical_flow_fdivbkb, 0, 0, 411, 802</column>
<column name="optical_flow_fdivbkb_U2">optical_flow_fdivbkb, 0, 0, 411, 802</column>
<column name="optical_flow_fdivbkb_U3">optical_flow_fdivbkb, 0, 0, 411, 802</column>
<column name="optical_flow_fdivbkb_U4">optical_flow_fdivbkb, 0, 0, 411, 802</column>
<column name="optical_flow_fdivbkb_U5">optical_flow_fdivbkb, 0, 0, 411, 802</column>
<column name="optical_flow_uitocud_U6">optical_flow_uitocud, 0, 0, 168, 344</column>
<column name="optical_flow_uitocud_U7">optical_flow_uitocud, 0, 0, 168, 344</column>
<column name="optical_flow_uitocud_U8">optical_flow_uitocud, 0, 0, 168, 344</column>
<column name="optical_flow_uitocud_U9">optical_flow_uitocud, 0, 0, 168, 344</column>
<column name="optical_flow_uitocud_U10">optical_flow_uitocud, 0, 0, 168, 344</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="indvar_flatten_next_fu_247_p2">+, 0, 0, 26, 19, 1</column>
<column name="ap_block_state3_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="exitcond_flatten_fu_241_p2">icmp, 0, 0, 20, 19, 18</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state16_pp0_stage0_iter14">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">21, 4, 1, 4</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter14">9, 2, 1, 2</column>
<column name="frame1_a_blk_n">9, 2, 1, 2</column>
<column name="frame2_a_blk_n">9, 2, 1, 2</column>
<column name="frame3_a_blk_n">9, 2, 1, 2</column>
<column name="frame3_b_blk_n">9, 2, 1, 2</column>
<column name="frame4_a_blk_n">9, 2, 1, 2</column>
<column name="frame5_a_blk_n">9, 2, 1, 2</column>
<column name="frames_V_blk_n">9, 2, 1, 2</column>
<column name="indvar_flatten_reg_190">9, 2, 19, 38</column>
<column name="real_start">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter10">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter11">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter12">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter13">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter14">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter8">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter9">1, 0, 1, 0</column>
<column name="exitcond_flatten_reg_322">1, 0, 1, 0</column>
<column name="indvar_flatten_reg_190">19, 0, 19, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
<column name="tmp_46_i_i_reg_356">32, 0, 32, 0</column>
<column name="tmp_47_i_i_reg_381">32, 0, 32, 0</column>
<column name="tmp_48_i_i_reg_361">32, 0, 32, 0</column>
<column name="tmp_49_i_i_reg_386">32, 0, 32, 0</column>
<column name="tmp_50_i_i_reg_366">32, 0, 32, 0</column>
<column name="tmp_51_i_i_reg_391">32, 0, 32, 0</column>
<column name="tmp_52_i_i_reg_371">32, 0, 32, 0</column>
<column name="tmp_53_i_i_reg_397">32, 0, 32, 0</column>
<column name="tmp_54_i_i_reg_376">32, 0, 32, 0</column>
<column name="tmp_55_i_i_reg_402">32, 0, 32, 0</column>
<column name="exitcond_flatten_reg_322">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Loop_FRAMES_CP_OUTER, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Loop_FRAMES_CP_OUTER, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Loop_FRAMES_CP_OUTER, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, Loop_FRAMES_CP_OUTER, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Loop_FRAMES_CP_OUTER, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, Loop_FRAMES_CP_OUTER, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Loop_FRAMES_CP_OUTER, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Loop_FRAMES_CP_OUTER, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, Loop_FRAMES_CP_OUTER, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, Loop_FRAMES_CP_OUTER, return value</column>
<column name="frames_V_dout">in, 64, ap_fifo, frames_V, pointer</column>
<column name="frames_V_empty_n">in, 1, ap_fifo, frames_V, pointer</column>
<column name="frames_V_read">out, 1, ap_fifo, frames_V, pointer</column>
<column name="frame1_a_din">out, 32, ap_fifo, frame1_a, pointer</column>
<column name="frame1_a_full_n">in, 1, ap_fifo, frame1_a, pointer</column>
<column name="frame1_a_write">out, 1, ap_fifo, frame1_a, pointer</column>
<column name="frame2_a_din">out, 32, ap_fifo, frame2_a, pointer</column>
<column name="frame2_a_full_n">in, 1, ap_fifo, frame2_a, pointer</column>
<column name="frame2_a_write">out, 1, ap_fifo, frame2_a, pointer</column>
<column name="frame3_a_din">out, 32, ap_fifo, frame3_a, pointer</column>
<column name="frame3_a_full_n">in, 1, ap_fifo, frame3_a, pointer</column>
<column name="frame3_a_write">out, 1, ap_fifo, frame3_a, pointer</column>
<column name="frame3_b_din">out, 32, ap_fifo, frame3_b, pointer</column>
<column name="frame3_b_full_n">in, 1, ap_fifo, frame3_b, pointer</column>
<column name="frame3_b_write">out, 1, ap_fifo, frame3_b, pointer</column>
<column name="frame4_a_din">out, 32, ap_fifo, frame4_a, pointer</column>
<column name="frame4_a_full_n">in, 1, ap_fifo, frame4_a, pointer</column>
<column name="frame4_a_write">out, 1, ap_fifo, frame4_a, pointer</column>
<column name="frame5_a_din">out, 32, ap_fifo, frame5_a, pointer</column>
<column name="frame5_a_full_n">in, 1, ap_fifo, frame5_a, pointer</column>
<column name="frame5_a_write">out, 1, ap_fifo, frame5_a, pointer</column>
</table>
</item>
</section>
</profile>
