######################################################################
#
# MPLAB IDE .dev File Generated by `pic2dev.py'
#
# Device: PIC18F67J93
# Family: 18xxxx
# Date: Fri Oct  9 16:32:57 2009
#
######################################################################


######################################################################
#
# Memory Regions & Other General Device Information
#
######################################################################

vpp (range=2.125-3.500 dflt=3.250)
vdd (range=2.125-3.500 dfltrange=2.125-3.500 nominal=3.250)
pgming (memtech=ee tries=1 pkgthresh=2.75)
    wait (pgm=6000 eedata=10000 cfg=10000 userid=10000 erase=600)
    latches (pgm=64 eedata=2 cfg=2 rowerase=1024)
breakpoints (numhwbp=3 datacapture=true idbyte=p)
HasLCD=0xc0
cfgmem (region=0x1fff8-0x1ffff)
extpgmmem (region=0x20000-0x1fffff modeaddr=0x300004)
testmem (region=0x200000-0x2003ff)
cfgwormmem (region=0x300000-0x300004)
devid (region=0x3ffffe-0x3fffff idmask=0xffe0 id=0x5060)
bkbgvectmem (region=0x200028-0x200037)
pgmmem (region=0x0-0x1fff7)
NumBanks=16
UnusedBankMask=0x0
AccessBankSplitOffset=0x60

######################################################################
#
# Special Function Registers
#
######################################################################

sfr (key=PADCFG1 addr=0xf54 size=1 access='u u u u u rw rw u')
    reset (por='-----00-' mclr='-----00-')
    bit (names='- - - - - RTSECSEL1 RTSECSEL0 -' width='1 1 1 1 1 1 1 1')
sfr (key=CTMUICON addr=0xf55 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='ITRIM IRNG' width='6 2')
sfr (key=CTMUCONL addr=0xf56 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='EDG2POL EDG2SEL1 EDG2SEL0 EDG1POL EDG1SEL1 EDG1SEL0 EDG2STAT EDG1STAT' width='1 1 1 1 1 1 1 1')
sfr (key=CTMUCONH addr=0xf57 size=1 access='rw u rw rw rw rw rw rw')
    reset (por='0-000000' mclr='0-000000')
    bit (names='CTMUEN - CTMUSIDL TGEN EDGEN EDGSEQEN IDISSEN CTTRIG' width='1 1 1 1 1 1 1 1')
sfr (key=ALRMVALL addr=0xf58 size=1 access='u u u u u u u u')
    reset (por='xxxxxxxx' mclr='xxxxxxxx')
    bit (names='ALRMVALL' width='8')
sfr (key=ALRMVALH addr=0xf59 size=1 access='u u u u u u u u')
    reset (por='xxxxxxxx' mclr='xxxxxxxx')
    bit (names='ALRMVALH' width='8')
sfr (key=ALRMRPT addr=0xf5a size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='ARPT' width='8')
sfr (key=ALRMCFG addr=0xf5b size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='ALRMEN CHIME AMASK ALRMPTR' width='1 1 4 2')
sfr (key=RTCVALL addr=0xf5c size=1 access='u u u u u u u u')
    reset (por='xxxxxxxx' mclr='xxxxxxxx')
    bit (names='RTCVALL' width='8')
sfr (key=RTCVALH addr=0xf5d size=1 access='u u u u u u u u')
    reset (por='xxxxxxxx' mclr='xxxxxxxx')
    bit (names='RTCVALH' width='8')
sfr (key=RTCCAL addr=0xf5e size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='CAL' width='8')
sfr (key=RTCCFG addr=0xf5f size=1 access='rw u rw rw rw rw rw rw')
    reset (por='0-000000' mclr='0-000000')
    bit (names='RTCEN - RTCWREN RTCSYNC HALFSEC RTCOE RTCPTR1 RTCPTR0' width='1 1 1 1 1 1 1 1')
sfr (key=RCSTA2 addr=0xf60 size=1 access='rw rw rw rw rw r r r')
    reset (por='00000000' mclr='00000000')
    bit (names='SPEN RX9 SREN CREN ADDEN FERR OERR RX9D' width='1 1 1 1 1 1 1 1')
    stimulus (scl=rwb regfiles=w)
sfr (key=TXSTA2 addr=0xf61 size=1 access='rw rw rw rw u rw r rw')
    reset (por='0000-010' mclr='0000-010')
    bit (names='CSRC TX9 TXEN SYNC - BRGH TRMT TX9D' width='1 1 1 1 1 1 1 1')
    stimulus (scl=rwb regfiles=w)
sfr (key=TXREG2 addr=0xf62 size=1 access='w w w w w w w w')
    reset (por='00000000' mclr='00000000')
    bit (names='TXREG2' width='8')
    stimulus (scl=rwb regfiles=w)
sfr (key=RCREG2 addr=0xf63 size=1 access='r r r r r r r r')
    reset (por='00000000' mclr='00000000')
    bit (names='RCREG2' width='8')
    stimulus (scl=rwb regfiles=rp)
sfr (key=SPBRG2 addr=0xf64 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='SPBRG2' width='8')
    stimulus (scl=rwb regfiles=w)
sfr (key=CCP2CON addr=0xf65 size=1 access='u u rw rw rw rw rw rw')
    reset (por='--xx0000' mclr='--uu0000')
    bit (names='- - DC2B CCP2M' width='1 1 2 4')
    stimulus (scl=rwb regfiles=w)
sfr (key=CCPR2 addr=0xf66 size=2 flags=j)
sfr (key=CCPR2L addr=0xf66 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='CCPR2L' width='8')
    stimulus (scl=rwb regfiles=w type=int)
sfr (key=CCPR2H addr=0xf67 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='CCPR2H' width='8')
    stimulus (scl=rwb regfiles=w type=int)
sfr (key=CCP1CON addr=0xf68 size=1 access='u u rw rw rw rw rw rw')
    reset (por='--xx0000' mclr='--uu0000')
    bit (names='- - DC1B CCP1M' width='1 1 2 4')
    stimulus (scl=rwb regfiles=w)
sfr (key=CCPR1 addr=0xf69 size=2 flags=j)
sfr (key=CCPR1L addr=0xf69 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='CCPR1L' width='8')
    stimulus (scl=rwb regfiles=w type=int)
sfr (key=CCPR1H addr=0xf6a size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='CCPR1H' width='8')
    stimulus (scl=rwb regfiles=w type=int)
UnusedRegs (0xf6b-0xf6b)
sfr (key=LCDDATA6 addr=0xf6c size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='LCDDATA6' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=LCDDATA7 addr=0xf6d size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='LCDDATA7' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=LCDDATA8 addr=0xf6e size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='LCDDATA8' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=LCDDATA9 addr=0xf6f size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='LCDDATA9' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=LCDDATA10 addr=0xf70 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='LCDDATA10' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
UnusedRegs (0xf71-0xf71)
sfr (key=LCDDATA12 addr=0xf72 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='LCDDATA12' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=LCDDATA13 addr=0xf73 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='LCDDATA13' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=LCDDATA14 addr=0xf74 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='LCDDATA14' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=LCDDATA15 addr=0xf75 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='LCDDATA15' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=LCDDATA16 addr=0xf76 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='LCDDATA16' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
UnusedRegs (0xf77-0xf77)
sfr (key=LCDDATA18 addr=0xf78 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='LCDDATA18' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=LCDDATA19 addr=0xf79 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='LCDDATA19' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=LCDDATA20 addr=0xf7a size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='LCDDATA20' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=LCDDATA21 addr=0xf7b size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='LCDDATA21' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=LCDDATA22 addr=0xf7c size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='LCDDATA22' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
UnusedRegs (0xf7d-0xf7d)
sfr (key=BAUDCON1 addr=0xf7e size=1 access='rc r rw rw rw u rw rw')
    reset (por='01x00-00' mclr='01x00-00')
    bit (names='ABDOVF RCMT RXDTP TXCKP BRG16 - WUE ABDEN' width='1 1 1 1 1 1 1 1')
    stimulus (scl=rwb regfiles=w)
sfr (key=SPBRGH1 addr=0xf7f size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='SPBRGH1' width='8')
    stimulus (scl=rwb regfiles=w)
sfr (key=PORTA addr=0xf80 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='RA7 RA6 RA5 RA4 RA3 RA2 RA1 RA0' width='1 1 1 1 1 1 1 1')
    bit (tag=scl names='RA' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=rw)
sfr (key=PORTB addr=0xf81 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='RB7 RB6 RB5 RB4 RB3 RB2 RB1 RB0' width='1 1 1 1 1 1 1 1')
    bit (tag=scl names='RB' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=rw)
sfr (key=PORTC addr=0xf82 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='RC7 RC6 RC5 RC4 RC3 RC2 RC1 RC0' width='1 1 1 1 1 1 1 1')
    bit (tag=scl names='RC' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=rw)
sfr (key=PORTD addr=0xf83 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='RD7 RD6 RD5 RD4 RD3 RD2 RD1 RD0' width='1 1 1 1 1 1 1 1')
    bit (tag=scl names='RD' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=rw)
sfr (key=PORTE addr=0xf84 size=1 access='rw rw rw rw rw u rw rw')
    reset (por='xxxxx-xx' mclr='uuuuu-uu')
    bit (names='RE7 RE6 RE5 RE4 RE3 - RE1 RE0' width='1 1 1 1 1 1 1 1')
    bit (tag=scl names='RE' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=rw)
sfr (key=PORTF addr=0xf85 size=1 access='rw rw rw rw rw rw rw u')
    reset (por='xxxxxxx-' mclr='uuuuuuu-')
    bit (names='RF7 RF6 RF5 RF4 RF3 RF2 RF1 -' width='1 1 1 1 1 1 1 1')
    bit (tag=scl names='RF' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=rw)
sfr (key=PORTG addr=0xf86 size=1 access='rw rw rw rw rw rw rw u')
    reset (por='000xxxxx' mclr='000uuuuu')
    bit (names='RDPU REPU RJPU RG4 RG3 RG2 RG1 RG0' width='1 1 1 1 1 1 1 1')
    bit (tag=scl names='RG' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=rw)
UnusedRegs (0xf87-0xf87)
UnusedRegs (0xf88-0xf88)
sfr (key=LATA addr=0xf89 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='LATA7 LATA6 LATA5 LATA4 LATA3 LATA2 LATA1 LATA0' width='1 1 1 1 1 1 1 1')
    bit (tag=scl names='LATA' width='8')
    stimulus (scl=rwb regfiles=w)
sfr (key=LATB addr=0xf8a size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='LATB7 LATB6 LATB5 LATB4 LATB3 LATB2 LATB1 LATB0' width='1 1 1 1 1 1 1 1')
    bit (tag=scl names='LATB' width='8')
    stimulus (scl=rwb regfiles=w)
sfr (key=LATC addr=0xf8b size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='LATC7 LATC6 LATC5 LATC4 LATC3 LATC2 LATC1 LATC0' width='1 1 1 1 1 1 1 1')
    bit (tag=scl names='LATC' width='8')
    stimulus (scl=rwb regfiles=w)
sfr (key=LATD addr=0xf8c size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='LATD7 LATD6 LATD5 LATD4 LATD3 LATD2 LATD1 LATD0' width='1 1 1 1 1 1 1 1')
    bit (tag=scl names='LATD' width='8')
    stimulus (scl=rwb regfiles=w)
sfr (key=LATE addr=0xf8d size=1 access='rw rw rw rw rw u rw rw')
    reset (por='xxxxx-xx' mclr='uuuuu-uu')
    bit (names='LATE7 LATE6 LATE5 LATE4 LATE3 - LATE1 LATE0' width='1 1 1 1 1 1 1 1')
    bit (tag=scl names='LATE' width='8')
    stimulus (scl=rwb regfiles=w)
sfr (key=LATF addr=0xf8e size=1 access='rw rw rw rw rw rw rw u')
    reset (por='xxxxxxx-' mclr='uuuuuuu-')
    bit (names='LATF7 LATF6 LATF5 LATF4 LATF3 LATF2 LATF1 -' width='1 1 1 1 1 1 1 1')
    bit (tag=scl names='LATF' width='8')
    stimulus (scl=rwb regfiles=w)
sfr (key=LATG addr=0xf8f size=1 access='rw rw u rw rw rw rw rw')
    reset (por='00-xxxxx' mclr='00-uuuuu')
    bit (names='U2OD U1OD - LATG4 LATG3 LATG2 LATG1 LATG0' width='1 1 1 1 1 1 1 1')
    bit (tag=scl names='LATG' width='8')
    stimulus (scl=rwb regfiles=w)
UnusedRegs (0xf90-0xf90)
UnusedRegs (0xf91-0xf91)
sfr (key=TRISA addr=0xf92 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='11111111' mclr='11111111')
    bit (names='TRISA7 TRISA6 TRISA5 TRISA4 TRISA3 TRISA2 TRISA1 TRISA0' width='1 1 1 1 1 1 1 1')
    bit (tag=scl names='TRISA' width='8')
    stimulus (scl=rwb regfiles=w)
sfr (key=TRISB addr=0xf93 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='11111111' mclr='11111111')
    bit (names='TRISB7 TRISB6 TRISB5 TRISB4 TRISB3 TRISB2 TRISB1 TRISB0' width='1 1 1 1 1 1 1 1')
    bit (tag=scl names='TRISB' width='8')
    stimulus (scl=rwb regfiles=w)
sfr (key=TRISC addr=0xf94 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='11111111' mclr='11111111')
    bit (names='TRISC7 TRISC6 TRISC5 TRISC4 TRISC3 TRISC2 TRISC1 TRISC0' width='1 1 1 1 1 1 1 1')
    bit (tag=scl names='TRISC' width='8')
    stimulus (scl=rwb regfiles=w)
sfr (key=TRISD addr=0xf95 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='11111111' mclr='11111111')
    bit (names='TRISD7 TRISD6 TRISD5 TRISD4 TRISD3 TRISD2 TRISD1 TRISD0' width='1 1 1 1 1 1 1 1')
    bit (tag=scl names='TRISD' width='8')
    stimulus (scl=rwb regfiles=w)
sfr (key=TRISE addr=0xf96 size=1 access='rw rw rw rw rw u rw rw')
    reset (por='11111-11' mclr='11111-11')
    bit (names='TRISE7 TRISE6 TRISE5 TRISE4 TRISE3 - TRISE1 TRISE0' width='1 1 1 1 1 1 1 1')
    bit (tag=scl names='TRISE' width='8')
    stimulus (scl=rwb regfiles=w)
sfr (key=TRISF addr=0xf97 size=1 access='rw rw rw rw rw rw rw u')
    reset (por='1111111-' mclr='1111111-')
    bit (names='TRISF7 TRISF6 TRISF5 TRISF4 TRISF3 TRISF2 TRISF1 -' width='1 1 1 1 1 1 1 1')
    bit (tag=scl names='TRISF' width='8')
    stimulus (scl=rwb regfiles=w)
sfr (key=TRISG addr=0xf98 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxx11111' mclr='uuu11111')
    bit (names='SPIOD CCP2OD CCP1OD TRISG4 TRISG3 TRISG2 TRISG1 TRISG0' width='1 1 1 1 1 1 1 1')
    bit (tag=scl names='TRISG' width='8')
    stimulus (scl=rwb regfiles=w)
UnusedRegs (0xf99-0xf99)
UnusedRegs (0xf9a-0xf9a)
sfr (key=OSCTUNE addr=0xf9b size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='INTSRC PLLEN TUN' width='1 1 6')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
UnusedRegs (0xf9c-0xf9c)
sfr (key=PIE1 addr=0xf9d size=1 access='u rw rw rw rw u rw rw')
    reset (por='-0000-00' mclr='-0000-00')
    bit (names='- ADIE RC1IE TX1IE SSPIE - TMR2IE TMR1IE' width='1 1 1 1 1 1 1 1')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=PIR1 addr=0xf9e size=1 access='u rw rw rw rw u rw rw')
    reset (por='-0000-00' mclr='-0000-00')
    bit (names='- ADIF RC1IF TX1IF SSPIF - TMR2IF TMR1IF' width='1 1 1 1 1 1 1 1')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=IPR1 addr=0xf9f size=1 access='u rw rw rw rw u rw rw')
    reset (por='-1111-11' mclr='-1111-11')
    bit (names='- ADIP RC1IP TX1IP SSPIP - TMR2IP TMR1IP' width='1 1 1 1 1 1 1 1')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=PIE2 addr=0xfa0 size=1 access='rw rw u u rw rw rw u')
    reset (por='00--x00-' mclr='00--u00-')
    bit (names='OSCFIE CMIE - - BCLIE LVDIE TMR3IE -' width='1 1 1 1 1 1 1 1')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=PIR2 addr=0xfa1 size=1 access='rw rw u u rw rw rw u')
    reset (por='00--x00-' mclr='00--u00-')
    bit (names='OSCFIF CMIF - - BCLIF LVDIF TMR3IF -' width='1 1 1 1 1 1 1 1')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=IPR2 addr=0xfa2 size=1 access='rw rw u u rw rw rw u')
    reset (por='11--x11-' mclr='11--u11-')
    bit (names='OSCFIP CMIP - - BCLIP LVDIP TMR3IP -' width='1 1 1 1 1 1 1 1')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=PIE3 addr=0xfa3 size=1 access='u rw rw rw rw rw rw rw')
    reset (por='-0000000' mclr='-0000000')
    bit (names='- LCDIE RC2IE TX2IE CTMUIE CCP2IE CCP1IE RTCCIE' width='1 1 1 1 1 1 1 1')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=PIR3 addr=0xfa4 size=1 access='u rw rw rw rw rw rw rw')
    reset (por='-0000000' mclr='-0000000')
    bit (names='- LCDIF RC2IF TX2IF CTMUIF CCP2IF CCP1IF RTCCIF' width='1 1 1 1 1 1 1 1')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=IPR3 addr=0xfa5 size=1 access='u rw rw rw rw rw rw rw')
    reset (por='-1111111' mclr='-1111111')
    bit (names='- LCDIP RC2IP TX2IP CTMUIP CCP2IP CCP1IP RTCCIP' width='1 1 1 1 1 1 1 1')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=EECON1 addr=0xfa6 size=1 access='u u rw rw rw rw rs u')
    reset (por='0000x000' mclr='--u0x00-')
    bit (names='- - WPROG FREE WRERR WREN WR -' width='1 1 1 1 1 1 1 1')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=EECON2 addr=0xfa7 size=1 access='w w w w w w w w')
    reset (por='--------' mclr='0000x000')
    bit (names='EECON2' width='8')
sfr (key=LCDCON addr=0xfa8 size=1 access='rw rw rw u rw rw rw rw')
    reset (por='0xx-xxxx' mclr='0uu-uuuu')
    bit (names='LCDEN SLPEN WERR - CS1 CS0 LMUX1 LMUX0' width='1 1 1 1 1 1 1 1')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=LCDSE0 addr=0xfa9 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='LCDSE0' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=LCDPS addr=0xfaa size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='0000xxxx' mclr='0000uuuu')
    bit (names='WFT BIASMD LCDA WA LP3 LP2 LP1 LP0' width='1 1 1 1 1 1 1 1')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=RCSTA1 addr=0xfab size=1 access='rw rw rw rw rw r r rw')
    reset (por='0x00x00x' mclr='0u00u00u')
    bit (names='SPEN RX9 SREN CREN ADDEN FERR OERR RX9D' width='1 1 1 1 1 1 1 1')
    stimulus (scl=rwb regfiles=w)
sfr (key=TXSTA1 addr=0xfac size=1 access='rw rw rw rw rw rw r rw')
    reset (por='0x00001x' mclr='0u00001u')
    bit (names='CSRC TX9 TXEN SYNC SENDB BRGH TRMT TX9D' width='1 1 1 1 1 1 1 1')
    stimulus (scl=rwb regfiles=w)
sfr (key=TXREG1 addr=0xfad size=1 access='w w w w w w w w')
    reset (por='00000000' mclr='00000000')
    bit (names='TXREG1' width='8')
    stimulus (scl=rwb regfiles=w)
sfr (key=RCREG1 addr=0xfae size=1 access='r r r r r r r r')
    reset (por='00000000' mclr='00000000')
    bit (names='RCREG1' width='8')
    stimulus (scl=rwb regfiles=rp)
sfr (key=SPBRG1 addr=0xfaf size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='SPBRG1' width='8')
    stimulus (scl=rwb regfiles=w)
UnusedRegs (0xfb0-0xfb0)
sfr (key=T3CON addr=0xfb1 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00xx0000' mclr='uuuuuuuu')
    bit (names='RD16 T3CCP2 T3CKPS T3CCP1 nT3SYNC TMR3CS TMR3ON' width='1 1 2 1 1 1 1')
    stimulus (scl=rwb regfiles=w)
sfr (key=TMR3 addr=0xfb2 size=2 flags=j)
    bit (names='TMR3' width='16')
sfr (key=TMR3L addr=0xfb2 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='TMR3L' width='8')
    stimulus (scl=rwb regfiles=w type=int)
sfr (key=TMR3H addr=0xfb3 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='TMR3H' width='8')
    stimulus (scl=rwb regfiles=w type=int)
sfr (key=CMCON addr=0xfb4 size=1 access='r r rw rw rw rw rw rw')
    reset (por='00000xxx' mclr='00000xxx')
    bit (names='C2OUT C1OUT C2INV C1INV CIS CM' width='1 1 1 1 1 3')
    stimulus (scl=rwb regfiles=w)
sfr (key=CVRCON addr=0xfb5 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='0000xxxx' mclr='0000uuuu')
    bit (names='CVREN CVROE CVRR CVRSS CVR' width='1 1 1 1 4')
sfr (key=LCDSE1 addr=0xfb6 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='LCDSE1' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=LCDSE2 addr=0xfb7 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='LCDSE2' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=LCDSE3 addr=0xfb8 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='LCDSE3' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=LCDSE4 addr=0xfb9 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='LCDSE4' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
UnusedRegs (0xfba-0xfba)
sfr (key=LCDDATA0 addr=0xfbb size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='LCDDATA0' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=LCDDATA1 addr=0xfbc size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='LCDDATA1' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=LCDDATA2 addr=0xfbd size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='LCDDATA2' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=LCDDATA3 addr=0xfbe size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='LCDDATA3' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=LCDDATA4 addr=0xfbf size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='LCDDATA4' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=ADCON2 addr=0xfc0 size=1 access='rw u rw rw rw rw rw rw')
    reset (por='0-000000' mclr='0-000000')
    bit (names='ADFM - ACQT ADCS' width='1 1 3 3')
    stimulus (scl=rwb regfiles=w)
sfr (key=ADCON1 addr=0xfc1 size=1 access='rw u rw rw rw rw rw rw')
    reset (por='0-000000' mclr='0-000000')
    bit (names='TRIGSEL - VCFG PCFG' width='1 1 2 4')
    stimulus (scl=rwb regfiles=w)
sfr (key=ADCON0 addr=0xfc2 size=1 access='rw u rw rw rw rw rw rw')
    reset (por='0-0000x0' mclr='0-0000u0')
    bit (names='ADCAL - CHS GO/nDONE ADON' width='1 1 4 1 1')
    bit (tag=scl names='- - CHS3 CHS2 CHS1 CHS0 GO_DONE -' width='1 1 1 1 1 1 1 1')
    stimulus (scl=rwb regfiles=w)
sfr (key=ADRES addr=0xfc3 size=2 flags=j)
    bit (names='ADRES' width='16')
sfr (key=ADRESL addr=0xfc3 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='ADRESL' width='8')
    stimulus (scl=rwb regfiles=r)
sfr (key=ADRESH addr=0xfc4 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='ADRESH' width='8')
    stimulus (scl=rwb regfiles=w)
sfr (key=SSP1CON2 addr=0xfc5 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='GCEN ACKSTAT ACKDT ACKEN RCEN PEN RSEN SEN' width='1 1 1 1 1 1 1 1')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=SSP1CON1 addr=0xfc6 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='WCOL SSPOV SSPEN CKP SSPM' width='1 1 1 1 4')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=SSP1STAT addr=0xfc7 size=1 access='u u rw rw rw rw u u')
    reset (por='--xxxx--' mclr='--uuuu--')
    bit (names='SMP CKE D/nA P S R/nW UA BF' width='1 1 1 1 1 1 1 1')
    bit (tag=scl names='- - D - - R - -' width='1 1 1 1 1 1 1 1')
    stimulus (scl=rwb pcfiles=rw regfiles=rw)
sfr (key=SSP1ADD addr=0xfc8 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='SSPADD' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=SSP1BUF addr=0xfc9 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='SSPBUF' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=rw)
sfr (key=T2CON addr=0xfca size=1 access='u rw rw rw rw rw rw rw')
    reset (por='-0000000' mclr='-0000000')
    bit (names='- T2OUTPS TMR2ON T2CKPS' width='1 4 1 2')
    stimulus (scl=rwb regfiles=w)
sfr (key=PR2 addr=0xfcb size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='11111111' mclr='11111111')
    bit (names='PR2' width='8')
    stimulus (scl=rwb regfiles=w type=int)
sfr (key=TMR2 addr=0xfcc size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='TMR2' width='8')
    stimulus (scl=rwb regfiles=w type=int)
sfr (key=T1CON addr=0xfcd size=1 access='rw r rw rw rw rw rw rw')
    reset (por='00000000' mclr='uuuuuuuu')
    bit (names='RD16 T1RUN T1CKPS T1OSCEN nT1SYNC TMR1CS TMR1ON' width='1 1 2 1 1 1 1')
    stimulus (scl=rwb regfiles=w)
sfr (key=TMR1 addr=0xfce size=2 flags=j)
    bit (names='TMR1' width='16')
sfr (key=TMR1L addr=0xfce size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='TMR1L' width='8')
    stimulus (scl=rwb regfiles=w type=int)
sfr (key=TMR1H addr=0xfcf size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='TMR1H' width='8')
    stimulus (scl=rwb regfiles=w type=int)
sfr (key=RCON addr=0xfd0 size=1 access='rw u rw rw rw rw rw rw')
    reset (por='0-xxxxxx' mclr='0-uuuuuu')
    bit (names='IPEN - nCM nRI nTO nPD nPOR nBOR' width='1 1 1 1 1 1 1 1')
    stimulus (scl=r pcfiles=rw regfiles=w)
sfr (key=WDTCON addr=0xfd1 size=1 access='rw u u u u u u rw')
    reset (por='1------0' mclr='1------0')
    bit (names='REGSLP - - - - - - SWDTEN' width='1 1 1 1 1 1 1 1')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=LCDREG addr=0xfd2 size=1 access='u rw rw rw rw rw rw rw')
    reset (por='x0xxx1xx' mclr='x0uuu1uu')
    bit (names='- CPEN BIAS MODE13 CKSEL' width='1 1 3 1 2')
    stimulus (scl=rwb)
sfr (key=OSCCON addr=0xfd3 size=1 access='rw rw rw rw r rw rw rw')
    reset (por='0110qx00' mclr='01000x00')
    bit (names='IDLEN IRCF OSTS IOFS SCS' width='1 3 1 1 2')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
UnusedRegs (0xfd4-0xfd4)
sfr (key=T0CON addr=0xfd5 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='11111111' mclr='11111111')
    bit (names='TMR0ON T08BIT T0CS T0SE PSA T0PS' width='1 1 1 1 1 3')
    stimulus (scl=rwb regfiles=w)
sfr (key=TMR0 addr=0xfd6 size=2 flags=j)
    bit (names='TMR0' width='16')
sfr (key=TMR0L addr=0xfd6 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='TMR0L' width='8')
    stimulus (scl=rwb regfiles=w type=int)
sfr (key=TMR0H addr=0xfd7 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='TMR0H' width='8')
    stimulus (scl=rwb regfiles=w type=int)
sfr (key=STATUS addr=0xfd8 size=1 access='u u u rw rw rw rw rw')
    reset (por='---xxxxx' mclr='---uuuuu')
    bit (names='- - - N OV Z DC C' width='1 1 1 1 1 1 1 1')
sfr (key=FSR2 addr=0xfd9 size=2 flags=j)
    bit (names='- - - - FSR2' width='1 1 1 1 12')
sfr (key=FSR2L addr=0xfd9 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='FSR2L' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=FSR2H addr=0xfda size=1 access='u u u u rw rw rw rw')
    reset (por='----0000' mclr='----0000')
    bit (names='- - - - FSR2H' width='1 1 1 1 4')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=PLUSW2 addr=0xfdb size=1 flags=i access='u u u u u u u u')
    reset (por='--------' mclr='--------')
    bit (names='PLUSW2' width='8')
sfr (key=PREINC2 addr=0xfdc size=1 flags=i access='u u u u u u u u')
    reset (por='--------' mclr='--------')
    bit (names='PREINC2' width='8')
sfr (key=POSTDEC2 addr=0xfdd size=1 flags=i access='u u u u u u u u')
    reset (por='--------' mclr='--------')
    bit (names='POSTDEC2' width='8')
sfr (key=POSTINC2 addr=0xfde size=1 flags=i access='u u u u u u u u')
    reset (por='--------' mclr='--------')
    bit (names='POSTINC2' width='8')
sfr (key=INDF2 addr=0xfdf size=1 flags=i access='u u u u u u u u')
    reset (por='--------' mclr='--------')
    bit (names='INDF2' width='8')
sfr (key=BSR addr=0xfe0 size=1 access='u u u u rw rw rw rw')
    reset (por='----0000' mclr='----0000')
    bit (names='- - - - BSR' width='1 1 1 1 4')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=FSR1 addr=0xfe1 size=2 flags=j)
    bit (names='- - - - FSR1' width='1 1 1 1 12')
sfr (key=FSR1L addr=0xfe1 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='FSR1L' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=FSR1H addr=0xfe2 size=1 access='u u u u rw rw rw rw')
    reset (por='----0000' mclr='----uuuu')
    bit (names='- - - - FSR1H' width='1 1 1 1 4')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=PLUSW1 addr=0xfe3 size=1 flags=i access='u u u u u u u u')
    reset (por='--------' mclr='--------')
    bit (names='PLUSW1' width='8')
sfr (key=PREINC1 addr=0xfe4 size=1 flags=i access='u u u u u u u u')
    reset (por='--------' mclr='--------')
    bit (names='PREINC1' width='8')
sfr (key=POSTDEC1 addr=0xfe5 size=1 flags=i access='u u u u u u u u')
    reset (por='--------' mclr='--------')
    bit (names='POSTDEC1' width='8')
sfr (key=POSTINC1 addr=0xfe6 size=1 flags=i access='u u u u u u u u')
    reset (por='--------' mclr='--------')
    bit (names='POSTINC1' width='8')
sfr (key=INDF1 addr=0xfe7 size=1 flags=i access='u u u u u u u u')
    reset (por='--------' mclr='--------')
    bit (names='INDF1' width='8')
sfr (key=WREG addr=0xfe8 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='WREG' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=w type=int)
sfr (key=FSR0 addr=0xfe9 size=2 flags=j)
    bit (names='- - - - FSR0' width='1 1 1 1 12')
sfr (key=FSR0L addr=0xfe9 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='FSR0L' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=FSR0H addr=0xfea size=1 access='u u u u rw rw rw rw')
    reset (por='----0000' mclr='----uuuu')
    bit (names='- - - - FSR0H' width='1 1 1 1 4')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=PLUSW0 addr=0xfeb size=1 flags=i access='u u u u u u u u')
    reset (por='--------' mclr='--------')
    bit (names='PLUSW0' width='8')
sfr (key=PREINC0 addr=0xfec size=1 flags=i access='u u u u u u u u')
    reset (por='--------' mclr='--------')
    bit (names='PREINC0' width='8')
sfr (key=POSTDEC0 addr=0xfed size=1 flags=i access='u u u u u u u u')
    reset (por='--------' mclr='--------')
    bit (names='POSTDEC0' width='8')
sfr (key=POSTINC0 addr=0xfee size=1 flags=i access='u u u u u u u u')
    reset (por='--------' mclr='--------')
    bit (names='POSTINC0' width='8')
sfr (key=INDF0 addr=0xfef size=1 flags=i access='u u u u u u u u')
    reset (por='--------' mclr='--------')
    bit (names='INDF0' width='8')
sfr (key=INTCON3 addr=0xff0 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='INT2IP INT1IP INT3IE INT2IE INT1IE INT3IF INT2IF INT1IF' width='1 1 1 1 1 1 1 1')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=INTCON2 addr=0xff1 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='x1111xx1' mclr='u1111uu1')
    bit (names='nRBPU INTEDG0 INTEDG1 INTEDG2 INTEDG3 TMR0IP INT3IP RBIP' width='1 1 1 1 1 1 1 1')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=INTCON addr=0xff2 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00xx0xxx' mclr='00uu0uuu')
    bit (names='GIE/GIEH PEIE/GIEL TMR0IE INT0IE RBIE TMR0IF INT0IF RBIF' width='1 1 1 1 1 1 1 1')
    # NOTE: When IPEN (bit 7) in the RCON register is 0 use the following bit names
    qbit (names='GIE PEIE T0IE INT0E - T0IF INT0F -' width='1 1 1 1 1 1 1 1')
    # NOTE: When IPEN (bit 7) in the RCON register is 1 use the following bit names
    qbit (names='GIEH GIEL - - - - - -' width='1 1 1 1 1 1 1 1')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=PROD addr=0xff3 size=2 flags=j)
    bit (names='PROD' width='16')
sfr (key=PRODL addr=0xff3 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='PRODL' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=PRODH addr=0xff4 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='PRODH' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=TABLAT addr=0xff5 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='TABLAT' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=TBLPTR addr=0xff6 size=3 flags=j)
    bit (names='- - - TBLPTR' width='1 1 1 21')
sfr (key=TBLPTRL addr=0xff6 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='TBLPTRL' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=TBLPTRH addr=0xff7 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='TBLPTRH' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=TBLPTRU addr=0xff8 size=1 access='u u rw rw rw rw rw rw')
    reset (por='--000000' mclr='--000000')
    bit (names='- - ACSS TBLPTRU' width='1 1 1 5')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=PCLAT addr=0xff9 size=3 flags=j)
    bit (names='- - - PCLAT' width='1 1 1 21')
sfr (key=PCL addr=0xff9 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='PCL' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=PCLATH addr=0xffa size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='PCH' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=PCLATU addr=0xffb size=1 access='u u u rw rw rw rw rw')
    reset (por='---00000' mclr='---00000')
    bit (names='- - - PCU' width='1 1 1 5')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=STKPTR addr=0xffc size=1 access='rc rc u rw rw rw rw rw')
    reset (por='00-00000' mclr='00-00000')
    bit (names='STKFUL STKUNF - STKPTR' width='1 1 1 5')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=TOS addr=0xffd size=2 flags=j)
    bit (names='- - - TOS' width='1 1 1 21')
sfr (key=TOSL addr=0xffd size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='TOSL' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=TOSH addr=0xffe size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='00000000' mclr='00000000')
    bit (names='TOSH' width='8')
    stimulus (scl=rwb pcfiles=rw regfiles=w)
sfr (key=TOSU addr=0xfff size=1 access='u u u rw rw rw rw rw')
    reset (por='---00000' mclr='---00000')
    bit (names='- - - TOSU' width='1 1 1 5')
    stimulus (scl=rwb pcfiles=rw regfiles=w)

######################################################################
#
# Non Memory-Mapped Registers
#
# (Conditionally visible SFRs appear as NMMRs in the "Special Function
# Registers" section.)
#
######################################################################

HasNMMR=1
nmmr (key=TMR0_Internal addr=0xa size=2 access='r r r r r r r r r r r r r r r r')
    reset (por='xxxxxxxxxxxxxxxx' mclr='uuuuuuuuuuuuuuuu')
    bit (names='InternalTMR' width='16')
nmmr (key=TMR0_Prescale addr=0x12 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='InternalPS' width='8')
nmmr (key=TMR1_Internal addr=0xc size=2 access='r r r r r r r r r r r r r r r r')
    reset (por='xxxxxxxxxxxxxxxx' mclr='uuuuuuuuuuuuuuuu')
    bit (names='InternalTMR' width='16')
nmmr (key=TMR1_Prescale addr=0x13 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='InternalPS' width='8')
nmmr (key=TMR2_Prescale addr=0x14 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='InternalPS' width='8')
nmmr (key=TMR3_Internal addr=0xe size=2 access='r r r r r r r r r r r r r r r r')
    reset (por='xxxxxxxxxxxxxxxx' mclr='uuuuuuuuuuuuuuuu')
    bit (names='InternalTMR' width='16')
nmmr (key=TMR3_Prescale addr=0x15 size=1 access='rw rw rw rw rw rw rw rw')
    reset (por='xxxxxxxx' mclr='uuuuuuuu')
    bit (names='InternalPS' width='8')
NMMRObjSize=7

######################################################################
#
# Configuration Registers
#
######################################################################

cfgbits (key=CONFIG1L addr=0x1fff8 unused=0x0)
    field (key=WDTEN mask=0x1 desc="Watchdog Timer" min=4)
        setting (req=0x1 value=0x1 desc="Enabled")
        setting (req=0x1 value=0x0 desc="Disabled")
    field (key=STVREN mask=0x20 desc="Stack Overflow Reset")
        setting (req=0x20 value=0x20 desc="Enabled")
        setting (req=0x20 value=0x0 desc="Disabled")
    field (key=XINST mask=0x40 desc="Extended Instruction Set Enable bit")
        setting (req=0x40 value=0x40 desc="Enabled")
        setting (req=0x40 value=0x0 desc="Disabled")
    field (key=DEBUG mask=0x80 desc="Background Debugger Enable bit" flags=h)
        setting (req=0x80 value=0x80 desc="Disabled")
        setting (req=0x80 value=0x0 desc="Enabled")
cfgbits (key=CONFIG1H addr=0x1fff9 unused=0x0)
    field (key=CP0 mask=0x4 desc="Code Protect")
        setting (req=0x4 value=0x4 desc="Disabled")
            checksum (type=0x0 protregion=0x0-0x0)
        setting (req=0x4 value=0x0 desc="Enabled")
            checksum (type=0x80 protregion=0x0-0x1fff7)
    field (key=SIGN mask=0x8 desc="Config Word Signature Bit" init=0x0 flags=xh)
        setting (req=0x8 value=0x8 desc="Bulk erase of memory not conducated")
        setting (req=0x8 value=0x0 desc="Bulk erase of memory area complete")
    field (key=RESERVED mask=0xf0 desc="RESERVED" flags=xh)
        setting (req=0xf0 value=0xf0 desc="RESERVED")
cfgbits (key=CONFIG2L addr=0x1fffa unused=0x0)
    field (key=OSC mask=0x7 desc="Oscillator Selection bits")
        setting (req=0x7 value=0x7 desc="EC Oscillator with PLL")
        setting (req=0x7 value=0x6 desc="EC Oscillator with clock out on RA6")
        setting (req=0x7 value=0x5 desc="HS oscillator, PLL enabled")
        setting (req=0x7 value=0x4 desc="HS oscillator")
        setting (req=0x7 value=0x3 desc="INTOSC with PLL enabled, CLKOUT on RA6 and port function on RA7")
        setting (req=0x7 value=0x2 desc="Internal oscillator, CLKOUT on RA6 and port function on RA7")
        setting (req=0x7 value=0x1 desc="INTOSC with PLL enabled, port function on RA6 and RA7")
        setting (req=0x7 value=0x0 desc="Internal oscillator, port function on RA6 and RA7 ")
    field (key=T1DIG mask=0x8 desc="Secondary Clock Source T1OSCEN Enforcement")
        setting (req=0x8 value=0x8 desc="Enabled")
        setting (req=0x8 value=0x0 desc="Disabled")
    field (key=LPT1OSC mask=0x10 desc="Low-Power Timer1 Oscillator Enable bit")
        setting (req=0x10 value=0x0 desc="Enabled")
        setting (req=0x10 value=0x10 desc="Disabled")
    field (key=FCMEN mask=0x40 desc="Fail-Safe Clock Monitor Enable bit")
        setting (req=0x40 value=0x0 desc="Disabled")
        setting (req=0x40 value=0x40 desc="Enabled")
    field (key=IESO mask=0x80 desc="Two-Speed Start-up (Internal/External Oscillator Switchover) Control bit")
        setting (req=0x80 value=0x0 desc="Disabled")
        setting (req=0x80 value=0x80 desc="Enabled")
cfgbits (key=CONFIG2H addr=0x1fffb unused=0x0)
    field (key=WDTPS mask=0xf desc="Watchdog Timer Postscaler Select bits")
        setting (req=0xf value=0xf desc="1:32768")
        setting (req=0xf value=0xe desc="1:16384")
        setting (req=0xf value=0xd desc="1:8192")
        setting (req=0xf value=0xc desc="1:4096")
        setting (req=0xf value=0xb desc="1:2048")
        setting (req=0xf value=0xa desc="1:1024")
        setting (req=0xf value=0x9 desc="1:512")
        setting (req=0xf value=0x8 desc="1:256")
        setting (req=0xf value=0x7 desc="1:128")
        setting (req=0xf value=0x6 desc="1:64")
        setting (req=0xf value=0x5 desc="1:32")
        setting (req=0xf value=0x4 desc="1:16")
        setting (req=0xf value=0x3 desc="1:8")
        setting (req=0xf value=0x2 desc="1:4")
        setting (req=0xf value=0x1 desc="1:2")
        setting (req=0xf value=0x0 desc="1:1")
    field (key=RESERVED mask=0xf0 desc="RESERVED" flags=xh)
        setting (req=0xf0 value=0xf0 desc="RESERVED")
cfgbits (key=CONFIG3L addr=0x1fffc unused=0x0)
    field (key=RTCSOSC mask=0x2 desc="RTCC Reference Clock Select bit")
        setting (req=0x2 value=0x2 desc="RTCC uses T1OSC/T1CKI as reference clock")
        setting (req=0x2 value=0x0 desc="RTCC uses INTOSC/INTRC as reference clock")
cfgbits (key=CONFIG3H addr=0x1fffd unused=0x0)
    field (key=CCP2MX mask=0x1 desc="CCP2 MUX")
        setting (req=0x1 value=0x0 desc="RE7")
        setting (req=0x1 value=0x1 desc="RC1")
    field (key=RESERVED mask=0xf0 desc="RESERVED" flags=xh)
        setting (req=0xf0 value=0xf0 desc="RESERVED")
