Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 0fd604fa43664afbb4172d9765411c21 --debug typical --relax --mt 2 -L xil_defaultlib -L xpm -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_fifo_behav xil_defaultlib.sim_fifo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.GND
Compiling module unisims_ver.VCC
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module unisims_ver.FDRE
Compiling module unisims_ver.SRL16E
Compiling module unisims_ver.ffsrce_fdpe
Compiling module unisims_ver.FDPE(INIT=1'b0)
Compiling module xil_defaultlib.fifo_generator_0_reset_builtin
Compiling module unisims_ver.FF36_INTERNAL_VLOG(DATA_WIDTH=36...
Compiling module unisims_ver.FIFO36E1(ALMOST_EMPTY_OFFSET=13'...
Compiling module unisims_ver.ffsrce_fdce
Compiling module unisims_ver.FDCE
Compiling module xil_defaultlib.fifo_generator_0_builtin_prim_v6
Compiling module xil_defaultlib.fifo_generator_0_builtin_extdept...
Compiling module xil_defaultlib.fifo_generator_0_builtin_top_v6
Compiling module xil_defaultlib.fifo_generator_0_fifo_generator_...
Compiling module xil_defaultlib.fifo_generator_0_fifo_generator_...
Compiling module xil_defaultlib.fifo_generator_0_fifo_generator_...
Compiling module xil_defaultlib.fifo_generator_0_fifo_generator_...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.sim_fifo
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_fifo_behav
