// Seed: 177507948
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout id_3;
  inout id_2;
  output id_1;
  wor id_3;
  assign id_3[1] = 1;
  logic id_4;
  logic id_5;
  logic id_6;
  logic id_7;
  type_15 id_8 (
      1,
      id_1,
      id_3[1 : 1] - 1
  );
  logic id_9;
  always @(1) begin
    id_1 <= ~1;
  end
endmodule
