// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module dbfs_converter_log10_48_24_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        x_val,
        ap_return
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [25:0] x_val;
output  [27:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_idle_pp0;
wire    ap_block_pp0_stage0_subdone;
wire   [5:0] log_apfixed_reduce_log_inverse_lut_table_array_address0;
reg    log_apfixed_reduce_log_inverse_lut_table_array_ce0;
wire   [5:0] log_apfixed_reduce_log_inverse_lut_table_array_q0;
wire   [5:0] log_apfixed_reduce_log0_lut_table_ap_fixed_0_5_64_array_address0;
reg    log_apfixed_reduce_log0_lut_table_ap_fixed_0_5_64_array_ce0;
wire   [36:0] log_apfixed_reduce_log0_lut_table_ap_fixed_0_5_64_array_q0;
wire   [3:0] log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_address0;
reg    log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_ce0;
wire   [32:0] log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_q0;
wire   [5:0] log_apfixed_reduce_log_lut_table_ap_fixed_7_6_64_array_address0;
reg    log_apfixed_reduce_log_lut_table_ap_fixed_7_6_64_array_ce0;
wire   [29:0] log_apfixed_reduce_log_lut_table_ap_fixed_7_6_64_array_q0;
reg  signed [57:0] b_frac_07_reg_398;
reg  signed [57:0] b_frac_07_reg_398_pp0_iter2_reg;
wire    ap_block_pp0_stage0_11001;
reg   [25:0] x_val_read_reg_2435;
wire   [0:0] icmp_ln899_fu_608_p2;
reg   [0:0] icmp_ln899_reg_2462;
reg   [0:0] icmp_ln899_reg_2462_pp0_iter1_reg;
reg   [0:0] icmp_ln899_reg_2462_pp0_iter2_reg;
reg   [0:0] icmp_ln899_reg_2462_pp0_iter3_reg;
reg   [0:0] icmp_ln899_reg_2462_pp0_iter4_reg;
reg   [0:0] icmp_ln899_reg_2462_pp0_iter5_reg;
reg   [0:0] icmp_ln899_reg_2462_pp0_iter6_reg;
reg   [0:0] icmp_ln899_reg_2462_pp0_iter7_reg;
reg   [0:0] icmp_ln899_reg_2462_pp0_iter8_reg;
reg   [0:0] icmp_ln899_reg_2462_pp0_iter9_reg;
reg   [0:0] icmp_ln899_reg_2462_pp0_iter10_reg;
reg   [0:0] icmp_ln899_reg_2462_pp0_iter11_reg;
reg   [0:0] icmp_ln899_reg_2462_pp0_iter12_reg;
reg   [0:0] icmp_ln899_reg_2462_pp0_iter13_reg;
reg   [0:0] icmp_ln899_reg_2462_pp0_iter14_reg;
reg   [0:0] icmp_ln899_reg_2462_pp0_iter15_reg;
reg   [0:0] icmp_ln899_reg_2462_pp0_iter16_reg;
reg   [0:0] icmp_ln899_reg_2462_pp0_iter17_reg;
reg   [0:0] icmp_ln899_reg_2462_pp0_iter18_reg;
reg   [0:0] icmp_ln899_reg_2462_pp0_iter19_reg;
wire   [57:0] zext_ln925_fu_622_p1;
wire   [0:0] icmp_ln923_fu_644_p2;
reg   [0:0] icmp_ln923_reg_2471;
wire   [57:0] b_frac_1_fu_650_p3;
wire   [0:0] icmp_ln923_1_fu_676_p2;
reg   [0:0] icmp_ln923_1_reg_2480;
wire   [0:0] select_ln923_fu_728_p3;
reg   [0:0] select_ln923_reg_2484;
wire   [0:0] select_ln923_1_fu_774_p3;
reg   [0:0] select_ln923_1_reg_2488;
wire   [0:0] select_ln923_2_fu_820_p3;
reg   [0:0] select_ln923_2_reg_2492;
wire   [0:0] select_ln923_3_fu_866_p3;
reg   [0:0] select_ln923_3_reg_2496;
wire   [0:0] select_ln923_4_fu_912_p3;
reg   [0:0] select_ln923_4_reg_2500;
wire   [0:0] select_ln923_5_fu_958_p3;
reg   [0:0] select_ln923_5_reg_2504;
wire   [0:0] select_ln923_6_fu_1004_p3;
reg   [0:0] select_ln923_6_reg_2508;
wire   [0:0] select_ln923_7_fu_1050_p3;
reg   [0:0] select_ln923_7_reg_2512;
wire   [0:0] select_ln923_8_fu_1096_p3;
reg   [0:0] select_ln923_8_reg_2516;
wire   [0:0] select_ln923_9_fu_1142_p3;
reg   [0:0] select_ln923_9_reg_2520;
wire   [0:0] select_ln923_10_fu_1188_p3;
reg   [0:0] select_ln923_10_reg_2524;
wire   [0:0] select_ln923_11_fu_1234_p3;
reg   [0:0] select_ln923_11_reg_2528;
wire   [0:0] select_ln923_12_fu_1280_p3;
reg   [0:0] select_ln923_12_reg_2532;
wire   [0:0] select_ln923_13_fu_1326_p3;
reg   [0:0] select_ln923_13_reg_2536;
wire   [0:0] select_ln923_14_fu_1372_p3;
reg   [0:0] select_ln923_14_reg_2540;
wire   [0:0] select_ln923_15_fu_1418_p3;
reg   [0:0] select_ln923_15_reg_2544;
wire   [0:0] select_ln923_16_fu_1464_p3;
reg   [0:0] select_ln923_16_reg_2548;
wire   [0:0] select_ln923_17_fu_1510_p3;
reg   [0:0] select_ln923_17_reg_2552;
wire   [0:0] select_ln923_18_fu_1556_p3;
reg   [0:0] select_ln923_18_reg_2556;
wire   [0:0] select_ln923_19_fu_1602_p3;
reg   [0:0] select_ln923_19_reg_2560;
wire   [0:0] select_ln923_20_fu_1648_p3;
reg   [0:0] select_ln923_20_reg_2564;
wire   [0:0] select_ln923_21_fu_1694_p3;
reg   [0:0] select_ln923_21_reg_2568;
wire   [0:0] select_ln923_22_fu_1734_p3;
reg   [0:0] select_ln923_22_reg_2572;
wire   [57:0] b_frac_25_fu_1742_p3;
wire   [0:0] icmp_ln923_25_fu_1750_p2;
reg   [0:0] icmp_ln923_25_reg_2581;
wire   [57:0] b_frac_26_fu_1760_p3;
reg   [57:0] b_frac_26_reg_2585;
wire   [5:0] select_ln923_23_fu_1774_p3;
reg   [5:0] select_ln923_23_reg_2590;
wire   [63:0] zext_ln946_fu_2088_p1;
reg   [63:0] zext_ln946_reg_2598;
reg   [5:0] b_frac_tilde_inverse_reg_2608;
reg   [36:0] log_sum_reg_2618;
reg   [36:0] log_sum_reg_2618_pp0_iter4_reg;
reg   [36:0] log_sum_reg_2618_pp0_iter5_reg;
reg   [36:0] log_sum_reg_2618_pp0_iter6_reg;
reg   [36:0] log_sum_reg_2618_pp0_iter7_reg;
reg   [36:0] log_sum_reg_2618_pp0_iter8_reg;
reg   [36:0] log_sum_reg_2618_pp0_iter9_reg;
reg   [36:0] log_sum_reg_2618_pp0_iter10_reg;
reg   [36:0] log_sum_reg_2618_pp0_iter11_reg;
reg   [36:0] log_sum_reg_2618_pp0_iter12_reg;
reg   [36:0] log_sum_reg_2618_pp0_iter13_reg;
reg   [36:0] log_sum_reg_2618_pp0_iter14_reg;
reg   [36:0] log_sum_reg_2618_pp0_iter15_reg;
reg   [3:0] a_reg_2628;
reg   [3:0] a_reg_2628_pp0_iter8_reg;
reg   [3:0] a_reg_2628_pp0_iter9_reg;
reg   [3:0] a_reg_2628_pp0_iter10_reg;
reg   [3:0] a_reg_2628_pp0_iter11_reg;
reg   [3:0] a_reg_2628_pp0_iter12_reg;
reg   [3:0] a_reg_2628_pp0_iter13_reg;
reg   [3:0] a_reg_2628_pp0_iter14_reg;
reg   [37:0] tmp_48_reg_2634;
reg   [0:0] tmp_49_reg_2640;
reg   [36:0] tmp_50_reg_2645;
reg   [33:0] tmp_52_reg_2650;
reg   [33:0] tmp_52_reg_2650_pp0_iter8_reg;
reg   [33:0] tmp_52_reg_2650_pp0_iter9_reg;
wire   [42:0] select_ln156_fu_2163_p3;
reg   [42:0] select_ln156_reg_2655;
reg   [42:0] select_ln156_reg_2655_pp0_iter9_reg;
wire   [41:0] grp_fu_2176_p2;
reg   [41:0] mul_ln158_reg_2670;
reg   [5:0] a_1_reg_2675;
reg   [5:0] a_1_reg_2675_pp0_iter11_reg;
reg   [5:0] a_1_reg_2675_pp0_iter12_reg;
reg   [5:0] a_1_reg_2675_pp0_iter13_reg;
reg   [29:0] tmp_53_reg_2681;
reg   [29:0] tmp_53_reg_2681_pp0_iter11_reg;
reg   [29:0] tmp_53_reg_2681_pp0_iter12_reg;
reg   [23:0] tmp_54_reg_2687;
reg   [23:0] tmp_54_reg_2687_pp0_iter11_reg;
reg   [23:0] tmp_54_reg_2687_pp0_iter12_reg;
wire   [35:0] grp_fu_594_p2;
reg   [35:0] mul_ln158_1_reg_2702;
reg   [24:0] tmp_55_reg_2707;
reg   [24:0] tmp_55_reg_2707_pp0_iter14_reg;
reg   [13:0] tmp_56_reg_2712;
reg   [26:0] lshr_ln_reg_2722;
wire   [31:0] add_ln964_1_fu_2375_p2;
reg   [31:0] add_ln964_1_reg_2732;
wire   [36:0] log_base_fu_2393_p2;
reg  signed [36:0] log_base_reg_2737;
wire   [46:0] grp_fu_589_p2;
reg   [46:0] mul_ln970_1_reg_2752;
wire   [78:0] grp_fu_598_p2;
reg   [78:0] mul_ln970_reg_2757;
reg  signed [57:0] ap_phi_mux_b_frac_07_phi_fu_401_p54;
reg  signed [57:0] ap_phi_reg_pp0_iter1_b_frac_07_reg_398;
wire  signed [57:0] ap_phi_reg_pp0_iter0_b_frac_07_reg_398;
wire   [57:0] b_frac_2_fu_1785_p3;
wire   [57:0] b_frac_3_fu_1797_p3;
wire   [57:0] b_frac_4_fu_1809_p3;
wire   [57:0] b_frac_5_fu_1821_p3;
wire   [57:0] b_frac_6_fu_1833_p3;
wire   [57:0] b_frac_7_fu_1845_p3;
wire   [57:0] b_frac_8_fu_1857_p3;
wire   [57:0] b_frac_9_fu_1869_p3;
wire   [57:0] b_frac_10_fu_1881_p3;
wire   [57:0] b_frac_11_fu_1893_p3;
wire   [57:0] b_frac_12_fu_1905_p3;
wire   [57:0] b_frac_13_fu_1917_p3;
wire   [57:0] b_frac_14_fu_1929_p3;
wire   [57:0] b_frac_15_fu_1941_p3;
wire   [57:0] b_frac_16_fu_1953_p3;
wire   [57:0] b_frac_17_fu_1965_p3;
wire   [57:0] b_frac_18_fu_1977_p3;
wire   [57:0] b_frac_19_fu_1989_p3;
wire   [57:0] b_frac_20_fu_2001_p3;
wire   [57:0] b_frac_21_fu_2013_p3;
wire   [57:0] b_frac_22_fu_2025_p3;
wire   [57:0] b_frac_23_fu_2037_p3;
wire   [57:0] b_frac_24_fu_2049_p3;
reg   [5:0] ap_phi_mux_index0_2_phi_fu_461_p4;
wire   [5:0] ap_phi_reg_pp0_iter1_index0_2_reg_458;
wire   [0:0] tmp_47_fu_2058_p3;
wire   [5:0] ap_phi_reg_pp0_iter0_b_exp_05_reg_467;
reg   [5:0] ap_phi_reg_pp0_iter1_b_exp_05_reg_467;
reg   [5:0] ap_phi_reg_pp0_iter2_b_exp_05_reg_467;
reg   [5:0] ap_phi_reg_pp0_iter3_b_exp_05_reg_467;
reg   [5:0] ap_phi_reg_pp0_iter4_b_exp_05_reg_467;
reg   [5:0] ap_phi_reg_pp0_iter5_b_exp_05_reg_467;
reg   [5:0] ap_phi_reg_pp0_iter6_b_exp_05_reg_467;
reg   [5:0] ap_phi_reg_pp0_iter7_b_exp_05_reg_467;
reg   [5:0] ap_phi_reg_pp0_iter8_b_exp_05_reg_467;
reg   [5:0] ap_phi_reg_pp0_iter9_b_exp_05_reg_467;
reg   [5:0] ap_phi_reg_pp0_iter10_b_exp_05_reg_467;
reg   [5:0] ap_phi_reg_pp0_iter11_b_exp_05_reg_467;
reg   [5:0] ap_phi_reg_pp0_iter12_b_exp_05_reg_467;
reg   [5:0] ap_phi_reg_pp0_iter13_b_exp_05_reg_467;
reg   [5:0] ap_phi_reg_pp0_iter14_b_exp_05_reg_467;
reg   [5:0] ap_phi_reg_pp0_iter15_b_exp_05_reg_467;
reg   [5:0] ap_phi_reg_pp0_iter16_b_exp_05_reg_467;
reg  signed [5:0] ap_phi_reg_pp0_iter17_b_exp_05_reg_467;
reg   [27:0] ap_phi_mux_r_phi_fu_582_p4;
reg   [27:0] ap_phi_reg_pp0_iter20_r_reg_578;
wire   [27:0] ap_phi_reg_pp0_iter0_r_reg_578;
reg   [27:0] ap_phi_reg_pp0_iter1_r_reg_578;
reg   [27:0] ap_phi_reg_pp0_iter2_r_reg_578;
reg   [27:0] ap_phi_reg_pp0_iter3_r_reg_578;
reg   [27:0] ap_phi_reg_pp0_iter4_r_reg_578;
reg   [27:0] ap_phi_reg_pp0_iter5_r_reg_578;
reg   [27:0] ap_phi_reg_pp0_iter6_r_reg_578;
reg   [27:0] ap_phi_reg_pp0_iter7_r_reg_578;
reg   [27:0] ap_phi_reg_pp0_iter8_r_reg_578;
reg   [27:0] ap_phi_reg_pp0_iter9_r_reg_578;
reg   [27:0] ap_phi_reg_pp0_iter10_r_reg_578;
reg   [27:0] ap_phi_reg_pp0_iter11_r_reg_578;
reg   [27:0] ap_phi_reg_pp0_iter12_r_reg_578;
reg   [27:0] ap_phi_reg_pp0_iter13_r_reg_578;
reg   [27:0] ap_phi_reg_pp0_iter14_r_reg_578;
reg   [27:0] ap_phi_reg_pp0_iter15_r_reg_578;
reg   [27:0] ap_phi_reg_pp0_iter16_r_reg_578;
reg   [27:0] ap_phi_reg_pp0_iter17_r_reg_578;
reg   [27:0] ap_phi_reg_pp0_iter18_r_reg_578;
reg   [27:0] ap_phi_reg_pp0_iter19_r_reg_578;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln160_1_fu_2310_p1;
wire   [63:0] zext_ln160_fu_2333_p1;
wire   [42:0] grp_fu_589_p1;
wire   [29:0] grp_fu_594_p0;
wire   [5:0] grp_fu_594_p1;
wire   [42:0] grp_fu_598_p1;
wire   [5:0] grp_fu_603_p1;
wire   [56:0] b_frac_fu_614_p3;
wire   [1:0] tmp_s_fu_626_p4;
wire   [56:0] and_ln923_s_fu_636_p3;
wire   [1:0] tmp_1_fu_658_p4;
wire   [56:0] and_ln923_1_fu_668_p3;
wire   [1:0] tmp_2_fu_690_p4;
wire   [56:0] and_ln923_2_fu_700_p3;
wire   [0:0] tmp_3_fu_714_p3;
wire   [0:0] tmp_fu_682_p3;
wire   [0:0] xor_ln923_fu_722_p2;
wire   [0:0] icmp_ln923_2_fu_708_p2;
wire   [1:0] tmp_4_fu_736_p4;
wire   [56:0] and_ln923_3_fu_746_p3;
wire   [0:0] tmp_5_fu_760_p3;
wire   [0:0] xor_ln923_1_fu_768_p2;
wire   [0:0] icmp_ln923_3_fu_754_p2;
wire   [1:0] tmp_6_fu_782_p4;
wire   [56:0] and_ln923_4_fu_792_p3;
wire   [0:0] tmp_7_fu_806_p3;
wire   [0:0] xor_ln923_2_fu_814_p2;
wire   [0:0] icmp_ln923_4_fu_800_p2;
wire   [1:0] tmp_8_fu_828_p4;
wire   [56:0] and_ln923_5_fu_838_p3;
wire   [0:0] tmp_9_fu_852_p3;
wire   [0:0] xor_ln923_3_fu_860_p2;
wire   [0:0] icmp_ln923_5_fu_846_p2;
wire   [1:0] tmp_10_fu_874_p4;
wire   [56:0] and_ln923_6_fu_884_p3;
wire   [0:0] tmp_11_fu_898_p3;
wire   [0:0] xor_ln923_4_fu_906_p2;
wire   [0:0] icmp_ln923_6_fu_892_p2;
wire   [1:0] tmp_12_fu_920_p4;
wire   [56:0] and_ln923_7_fu_930_p3;
wire   [0:0] tmp_13_fu_944_p3;
wire   [0:0] xor_ln923_5_fu_952_p2;
wire   [0:0] icmp_ln923_7_fu_938_p2;
wire   [1:0] tmp_14_fu_966_p4;
wire   [56:0] and_ln923_8_fu_976_p3;
wire   [0:0] tmp_15_fu_990_p3;
wire   [0:0] xor_ln923_6_fu_998_p2;
wire   [0:0] icmp_ln923_8_fu_984_p2;
wire   [1:0] tmp_16_fu_1012_p4;
wire   [56:0] and_ln923_9_fu_1022_p3;
wire   [0:0] tmp_17_fu_1036_p3;
wire   [0:0] xor_ln923_7_fu_1044_p2;
wire   [0:0] icmp_ln923_9_fu_1030_p2;
wire   [1:0] tmp_18_fu_1058_p4;
wire   [56:0] and_ln923_10_fu_1068_p3;
wire   [0:0] tmp_19_fu_1082_p3;
wire   [0:0] xor_ln923_8_fu_1090_p2;
wire   [0:0] icmp_ln923_10_fu_1076_p2;
wire   [1:0] tmp_20_fu_1104_p4;
wire   [56:0] and_ln923_11_fu_1114_p3;
wire   [0:0] tmp_21_fu_1128_p3;
wire   [0:0] xor_ln923_9_fu_1136_p2;
wire   [0:0] icmp_ln923_11_fu_1122_p2;
wire   [1:0] tmp_22_fu_1150_p4;
wire   [56:0] and_ln923_12_fu_1160_p3;
wire   [0:0] tmp_23_fu_1174_p3;
wire   [0:0] xor_ln923_10_fu_1182_p2;
wire   [0:0] icmp_ln923_12_fu_1168_p2;
wire   [1:0] tmp_24_fu_1196_p4;
wire   [56:0] and_ln923_13_fu_1206_p3;
wire   [0:0] tmp_25_fu_1220_p3;
wire   [0:0] xor_ln923_11_fu_1228_p2;
wire   [0:0] icmp_ln923_13_fu_1214_p2;
wire   [1:0] tmp_26_fu_1242_p4;
wire   [56:0] and_ln923_14_fu_1252_p3;
wire   [0:0] tmp_27_fu_1266_p3;
wire   [0:0] xor_ln923_12_fu_1274_p2;
wire   [0:0] icmp_ln923_14_fu_1260_p2;
wire   [1:0] tmp_28_fu_1288_p4;
wire   [56:0] and_ln923_15_fu_1298_p3;
wire   [0:0] tmp_29_fu_1312_p3;
wire   [0:0] xor_ln923_13_fu_1320_p2;
wire   [0:0] icmp_ln923_15_fu_1306_p2;
wire   [1:0] tmp_30_fu_1334_p4;
wire   [56:0] and_ln923_16_fu_1344_p3;
wire   [0:0] tmp_31_fu_1358_p3;
wire   [0:0] xor_ln923_14_fu_1366_p2;
wire   [0:0] icmp_ln923_16_fu_1352_p2;
wire   [1:0] tmp_32_fu_1380_p4;
wire   [56:0] and_ln923_17_fu_1390_p3;
wire   [0:0] tmp_33_fu_1404_p3;
wire   [0:0] xor_ln923_15_fu_1412_p2;
wire   [0:0] icmp_ln923_17_fu_1398_p2;
wire   [1:0] tmp_34_fu_1426_p4;
wire   [56:0] and_ln923_18_fu_1436_p3;
wire   [0:0] tmp_35_fu_1450_p3;
wire   [0:0] xor_ln923_16_fu_1458_p2;
wire   [0:0] icmp_ln923_18_fu_1444_p2;
wire   [1:0] tmp_36_fu_1472_p4;
wire   [56:0] and_ln923_19_fu_1482_p3;
wire   [0:0] tmp_37_fu_1496_p3;
wire   [0:0] xor_ln923_17_fu_1504_p2;
wire   [0:0] icmp_ln923_19_fu_1490_p2;
wire   [1:0] tmp_38_fu_1518_p4;
wire   [56:0] and_ln923_20_fu_1528_p3;
wire   [0:0] tmp_39_fu_1542_p3;
wire   [0:0] xor_ln923_18_fu_1550_p2;
wire   [0:0] icmp_ln923_20_fu_1536_p2;
wire   [1:0] tmp_40_fu_1564_p4;
wire   [56:0] and_ln923_21_fu_1574_p3;
wire   [0:0] tmp_41_fu_1588_p3;
wire   [0:0] xor_ln923_19_fu_1596_p2;
wire   [0:0] icmp_ln923_21_fu_1582_p2;
wire   [1:0] tmp_42_fu_1610_p4;
wire   [56:0] and_ln923_22_fu_1620_p3;
wire   [0:0] tmp_43_fu_1634_p3;
wire   [0:0] xor_ln923_20_fu_1642_p2;
wire   [0:0] icmp_ln923_22_fu_1628_p2;
wire   [1:0] tmp_44_fu_1656_p4;
wire   [56:0] and_ln923_23_fu_1666_p3;
wire   [0:0] tmp_45_fu_1680_p3;
wire   [0:0] xor_ln923_21_fu_1688_p2;
wire   [0:0] icmp_ln923_23_fu_1674_p2;
wire   [1:0] trunc_ln918_24_fu_1702_p1;
wire   [56:0] trunc_ln918_s_fu_1706_p3;
wire   [0:0] tmp_46_fu_1720_p3;
wire   [0:0] xor_ln923_22_fu_1728_p2;
wire   [0:0] icmp_ln923_24_fu_1714_p2;
wire   [0:0] trunc_ln925_fu_1756_p1;
wire   [0:0] icmp_ln923_26_fu_1768_p2;
wire   [24:0] trunc_ln918_fu_1782_p1;
wire   [23:0] trunc_ln918_1_fu_1794_p1;
wire   [22:0] trunc_ln918_2_fu_1806_p1;
wire   [21:0] trunc_ln918_3_fu_1818_p1;
wire   [20:0] trunc_ln918_4_fu_1830_p1;
wire   [19:0] trunc_ln918_5_fu_1842_p1;
wire   [18:0] trunc_ln918_6_fu_1854_p1;
wire   [17:0] trunc_ln918_7_fu_1866_p1;
wire   [16:0] trunc_ln918_8_fu_1878_p1;
wire   [15:0] trunc_ln918_9_fu_1890_p1;
wire   [14:0] trunc_ln918_10_fu_1902_p1;
wire   [13:0] trunc_ln918_11_fu_1914_p1;
wire   [12:0] trunc_ln918_12_fu_1926_p1;
wire   [11:0] trunc_ln918_13_fu_1938_p1;
wire   [10:0] trunc_ln918_14_fu_1950_p1;
wire   [9:0] trunc_ln918_15_fu_1962_p1;
wire   [8:0] trunc_ln918_16_fu_1974_p1;
wire   [7:0] trunc_ln918_17_fu_1986_p1;
wire   [6:0] trunc_ln918_18_fu_1998_p1;
wire   [5:0] trunc_ln918_19_fu_2010_p1;
wire   [4:0] trunc_ln918_20_fu_2022_p1;
wire   [3:0] trunc_ln918_21_fu_2034_p1;
wire   [2:0] trunc_ln918_22_fu_2046_p1;
wire   [57:0] grp_fu_603_p2;
wire   [41:0] zext_ln156_cast_fu_2145_p3;
wire   [42:0] tmp_51_fu_2152_p3;
wire   [42:0] zext_ln156_fu_2159_p1;
wire   [37:0] grp_fu_2176_p0;
wire   [3:0] grp_fu_2176_p1;
wire   [41:0] shl_ln158_1_fu_2182_p3;
wire   [42:0] zext_ln158_fu_2189_p1;
wire   [42:0] add_ln158_fu_2193_p2;
wire   [42:0] zext_ln158_3_fu_2198_p1;
wire   [42:0] sub_ln158_fu_2201_p2;
wire   [37:0] shl_ln158_2_fu_2252_p3;
wire   [37:0] eZ_fu_2245_p3;
wire   [38:0] zext_ln158_4_fu_2259_p1;
wire   [38:0] zext_ln158_5_fu_2263_p1;
wire   [36:0] shl_ln_fu_2273_p3;
wire   [38:0] add_ln158_1_fu_2267_p2;
wire   [38:0] zext_ln158_8_fu_2280_p1;
wire   [38:0] sub_ln158_1_fu_2284_p2;
wire   [13:0] mul_ln962_fu_2317_p0;
wire   [27:0] zext_ln962_fu_2314_p1;
wire   [13:0] mul_ln962_fu_2317_p1;
wire   [27:0] mul_ln962_fu_2317_p2;
wire   [39:0] shl_ln1_fu_2341_p3;
wire   [40:0] zext_ln962_1_fu_2348_p1;
wire   [40:0] zext_ln962_2_fu_2352_p1;
wire   [40:0] sub_ln962_fu_2355_p2;
wire   [25:0] trunc_ln962_1_fu_2361_p4;
wire   [31:0] zext_ln253_1_fu_2337_p1;
wire  signed [31:0] sext_ln962_fu_2371_p1;
wire   [36:0] zext_ln253_fu_2381_p1;
wire  signed [36:0] sext_ln964_fu_2390_p1;
wire   [36:0] add_ln964_fu_2385_p2;
wire   [83:0] shl_ln2_fu_2408_p3;
wire  signed [83:0] sext_ln970_2_fu_2415_p1;
wire   [83:0] add_ln970_fu_2418_p2;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to19;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
wire   [41:0] grp_fu_2176_p00;
wire   [41:0] grp_fu_2176_p10;
wire   [35:0] grp_fu_594_p00;
wire   [35:0] grp_fu_594_p10;
wire   [57:0] grp_fu_603_p10;
reg    ap_condition_1876;
reg    ap_condition_1881;
reg    ap_condition_1886;
reg    ap_condition_1892;
reg    ap_condition_1899;
reg    ap_condition_1907;
reg    ap_condition_1916;
reg    ap_condition_1926;
reg    ap_condition_1937;
reg    ap_condition_1949;
reg    ap_condition_1962;
reg    ap_condition_1976;
reg    ap_condition_1991;
reg    ap_condition_2007;
reg    ap_condition_2024;
reg    ap_condition_2042;
reg    ap_condition_2061;
reg    ap_condition_2081;
reg    ap_condition_2102;
reg    ap_condition_2124;
reg    ap_condition_2147;
reg    ap_condition_2171;
reg    ap_condition_344;
reg    ap_condition_405;
reg    ap_condition_548;
reg    ap_condition_396;
reg    ap_condition_392;
reg    ap_condition_409;
reg    ap_condition_413;
reg    ap_condition_417;
reg    ap_condition_421;
reg    ap_condition_425;
reg    ap_condition_429;
reg    ap_condition_433;
reg    ap_condition_437;
reg    ap_condition_441;
reg    ap_condition_445;
reg    ap_condition_449;
reg    ap_condition_453;
reg    ap_condition_457;
reg    ap_condition_461;
reg    ap_condition_465;
reg    ap_condition_469;
reg    ap_condition_473;
reg    ap_condition_477;
reg    ap_condition_481;
reg    ap_condition_485;
reg    ap_condition_489;
reg    ap_condition_493;
reg    ap_condition_497;
reg    ap_condition_338;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
end

dbfs_converter_log10_48_24_s_log_apfixed_reduce_log_inverse_lut_table_array_ROM_AUTO_1R #(
    .DataWidth( 6 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
log_apfixed_reduce_log_inverse_lut_table_array_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(log_apfixed_reduce_log_inverse_lut_table_array_address0),
    .ce0(log_apfixed_reduce_log_inverse_lut_table_array_ce0),
    .q0(log_apfixed_reduce_log_inverse_lut_table_array_q0)
);

dbfs_converter_log10_48_24_s_log_apfixed_reduce_log0_lut_table_ap_fixed_0_5_64_array_ROM_AUTbkb #(
    .DataWidth( 37 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
log_apfixed_reduce_log0_lut_table_ap_fixed_0_5_64_array_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(log_apfixed_reduce_log0_lut_table_ap_fixed_0_5_64_array_address0),
    .ce0(log_apfixed_reduce_log0_lut_table_ap_fixed_0_5_64_array_ce0),
    .q0(log_apfixed_reduce_log0_lut_table_ap_fixed_0_5_64_array_q0)
);

dbfs_converter_log10_48_24_s_log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_ROM_AUTOcud #(
    .DataWidth( 33 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_address0),
    .ce0(log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_ce0),
    .q0(log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_q0)
);

dbfs_converter_log10_48_24_s_log_apfixed_reduce_log_lut_table_ap_fixed_7_6_64_array_ROM_AUTOdEe #(
    .DataWidth( 30 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
log_apfixed_reduce_log_lut_table_ap_fixed_7_6_64_array_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(log_apfixed_reduce_log_lut_table_ap_fixed_7_6_64_array_address0),
    .ce0(log_apfixed_reduce_log_lut_table_ap_fixed_7_6_64_array_ce0),
    .q0(log_apfixed_reduce_log_lut_table_ap_fixed_7_6_64_array_q0)
);

dbfs_converter_mul_6s_43ns_47_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 43 ),
    .dout_WIDTH( 47 ))
mul_6s_43ns_47_3_1_U1(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ap_phi_reg_pp0_iter17_b_exp_05_reg_467),
    .din1(grp_fu_589_p1),
    .ce(1'b1),
    .dout(grp_fu_589_p2)
);

dbfs_converter_mul_30ns_6ns_36_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 30 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 36 ))
mul_30ns_6ns_36_2_1_U2(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_594_p0),
    .din1(grp_fu_594_p1),
    .ce(1'b1),
    .dout(grp_fu_594_p2)
);

dbfs_converter_mul_37s_43ns_79_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 37 ),
    .din1_WIDTH( 43 ),
    .dout_WIDTH( 79 ))
mul_37s_43ns_79_3_1_U3(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(log_base_reg_2737),
    .din1(grp_fu_598_p1),
    .ce(1'b1),
    .dout(grp_fu_598_p2)
);

dbfs_converter_mul_58s_6ns_58_5_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 58 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 58 ))
mul_58s_6ns_58_5_1_U4(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(b_frac_07_reg_398_pp0_iter2_reg),
    .din1(grp_fu_603_p1),
    .ce(1'b1),
    .dout(grp_fu_603_p2)
);

dbfs_converter_mul_38ns_4ns_42_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 38 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 42 ))
mul_38ns_4ns_42_2_1_U5(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2176_p0),
    .din1(grp_fu_2176_p1),
    .ce(1'b1),
    .dout(grp_fu_2176_p2)
);

dbfs_converter_mul_14ns_14ns_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_14ns_14ns_28_1_1_U6(
    .din0(mul_ln962_fu_2317_p0),
    .din1(mul_ln962_fu_2317_p1),
    .dout(mul_ln962_fu_2317_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_396)) begin
        if ((1'b1 == ap_condition_548)) begin
            ap_phi_reg_pp0_iter1_b_exp_05_reg_467 <= 6'd41;
        end else if ((1'b1 == ap_condition_405)) begin
            ap_phi_reg_pp0_iter1_b_exp_05_reg_467 <= 6'd1;
        end else if (((icmp_ln923_fu_644_p2 == 1'd1) & (icmp_ln899_fu_608_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_b_exp_05_reg_467 <= 6'd2;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_b_exp_05_reg_467 <= ap_phi_reg_pp0_iter0_b_exp_05_reg_467;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_396)) begin
        if ((1'b1 == ap_condition_548)) begin
            ap_phi_reg_pp0_iter1_b_frac_07_reg_398 <= b_frac_25_fu_1742_p3;
        end else if ((1'b1 == ap_condition_405)) begin
            ap_phi_reg_pp0_iter1_b_frac_07_reg_398 <= b_frac_1_fu_650_p3;
        end else if (((icmp_ln923_fu_644_p2 == 1'd1) & (icmp_ln899_fu_608_p2 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_b_frac_07_reg_398 <= zext_ln925_fu_622_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_b_frac_07_reg_398 <= ap_phi_reg_pp0_iter0_b_frac_07_reg_398;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_396)) begin
        if ((icmp_ln899_fu_608_p2 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_r_reg_578 <= 28'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_r_reg_578 <= ap_phi_reg_pp0_iter0_r_reg_578;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_338)) begin
        if ((1'b1 == ap_condition_497)) begin
            ap_phi_reg_pp0_iter2_b_exp_05_reg_467 <= 6'd42;
        end else if ((1'b1 == ap_condition_493)) begin
            ap_phi_reg_pp0_iter2_b_exp_05_reg_467 <= 6'd43;
        end else if ((1'b1 == ap_condition_489)) begin
            ap_phi_reg_pp0_iter2_b_exp_05_reg_467 <= 6'd44;
        end else if ((1'b1 == ap_condition_485)) begin
            ap_phi_reg_pp0_iter2_b_exp_05_reg_467 <= 6'd45;
        end else if ((1'b1 == ap_condition_481)) begin
            ap_phi_reg_pp0_iter2_b_exp_05_reg_467 <= 6'd46;
        end else if ((1'b1 == ap_condition_477)) begin
            ap_phi_reg_pp0_iter2_b_exp_05_reg_467 <= 6'd47;
        end else if ((1'b1 == ap_condition_473)) begin
            ap_phi_reg_pp0_iter2_b_exp_05_reg_467 <= 6'd48;
        end else if ((1'b1 == ap_condition_469)) begin
            ap_phi_reg_pp0_iter2_b_exp_05_reg_467 <= 6'd49;
        end else if ((1'b1 == ap_condition_465)) begin
            ap_phi_reg_pp0_iter2_b_exp_05_reg_467 <= 6'd50;
        end else if ((1'b1 == ap_condition_461)) begin
            ap_phi_reg_pp0_iter2_b_exp_05_reg_467 <= 6'd51;
        end else if ((1'b1 == ap_condition_457)) begin
            ap_phi_reg_pp0_iter2_b_exp_05_reg_467 <= 6'd52;
        end else if ((1'b1 == ap_condition_453)) begin
            ap_phi_reg_pp0_iter2_b_exp_05_reg_467 <= 6'd53;
        end else if ((1'b1 == ap_condition_449)) begin
            ap_phi_reg_pp0_iter2_b_exp_05_reg_467 <= 6'd54;
        end else if ((1'b1 == ap_condition_445)) begin
            ap_phi_reg_pp0_iter2_b_exp_05_reg_467 <= 6'd55;
        end else if ((1'b1 == ap_condition_441)) begin
            ap_phi_reg_pp0_iter2_b_exp_05_reg_467 <= 6'd56;
        end else if ((1'b1 == ap_condition_437)) begin
            ap_phi_reg_pp0_iter2_b_exp_05_reg_467 <= 6'd57;
        end else if ((1'b1 == ap_condition_433)) begin
            ap_phi_reg_pp0_iter2_b_exp_05_reg_467 <= 6'd58;
        end else if ((1'b1 == ap_condition_429)) begin
            ap_phi_reg_pp0_iter2_b_exp_05_reg_467 <= 6'd59;
        end else if ((1'b1 == ap_condition_425)) begin
            ap_phi_reg_pp0_iter2_b_exp_05_reg_467 <= 6'd60;
        end else if ((1'b1 == ap_condition_421)) begin
            ap_phi_reg_pp0_iter2_b_exp_05_reg_467 <= 6'd61;
        end else if ((1'b1 == ap_condition_417)) begin
            ap_phi_reg_pp0_iter2_b_exp_05_reg_467 <= 6'd62;
        end else if ((1'b1 == ap_condition_413)) begin
            ap_phi_reg_pp0_iter2_b_exp_05_reg_467 <= 6'd63;
        end else if ((1'b1 == ap_condition_409)) begin
            ap_phi_reg_pp0_iter2_b_exp_05_reg_467 <= 6'd0;
        end else if ((1'b1 == ap_condition_392)) begin
            ap_phi_reg_pp0_iter2_b_exp_05_reg_467 <= select_ln923_23_reg_2590;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_b_exp_05_reg_467 <= ap_phi_reg_pp0_iter1_b_exp_05_reg_467;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_338)) begin
        if ((1'b1 == ap_condition_497)) begin
            b_frac_07_reg_398 <= b_frac_24_fu_2049_p3;
        end else if ((1'b1 == ap_condition_493)) begin
            b_frac_07_reg_398 <= b_frac_23_fu_2037_p3;
        end else if ((1'b1 == ap_condition_489)) begin
            b_frac_07_reg_398 <= b_frac_22_fu_2025_p3;
        end else if ((1'b1 == ap_condition_485)) begin
            b_frac_07_reg_398 <= b_frac_21_fu_2013_p3;
        end else if ((1'b1 == ap_condition_481)) begin
            b_frac_07_reg_398 <= b_frac_20_fu_2001_p3;
        end else if ((1'b1 == ap_condition_477)) begin
            b_frac_07_reg_398 <= b_frac_19_fu_1989_p3;
        end else if ((1'b1 == ap_condition_473)) begin
            b_frac_07_reg_398 <= b_frac_18_fu_1977_p3;
        end else if ((1'b1 == ap_condition_469)) begin
            b_frac_07_reg_398 <= b_frac_17_fu_1965_p3;
        end else if ((1'b1 == ap_condition_465)) begin
            b_frac_07_reg_398 <= b_frac_16_fu_1953_p3;
        end else if ((1'b1 == ap_condition_461)) begin
            b_frac_07_reg_398 <= b_frac_15_fu_1941_p3;
        end else if ((1'b1 == ap_condition_457)) begin
            b_frac_07_reg_398 <= b_frac_14_fu_1929_p3;
        end else if ((1'b1 == ap_condition_453)) begin
            b_frac_07_reg_398 <= b_frac_13_fu_1917_p3;
        end else if ((1'b1 == ap_condition_449)) begin
            b_frac_07_reg_398 <= b_frac_12_fu_1905_p3;
        end else if ((1'b1 == ap_condition_445)) begin
            b_frac_07_reg_398 <= b_frac_11_fu_1893_p3;
        end else if ((1'b1 == ap_condition_441)) begin
            b_frac_07_reg_398 <= b_frac_10_fu_1881_p3;
        end else if ((1'b1 == ap_condition_437)) begin
            b_frac_07_reg_398 <= b_frac_9_fu_1869_p3;
        end else if ((1'b1 == ap_condition_433)) begin
            b_frac_07_reg_398 <= b_frac_8_fu_1857_p3;
        end else if ((1'b1 == ap_condition_429)) begin
            b_frac_07_reg_398 <= b_frac_7_fu_1845_p3;
        end else if ((1'b1 == ap_condition_425)) begin
            b_frac_07_reg_398 <= b_frac_6_fu_1833_p3;
        end else if ((1'b1 == ap_condition_421)) begin
            b_frac_07_reg_398 <= b_frac_5_fu_1821_p3;
        end else if ((1'b1 == ap_condition_417)) begin
            b_frac_07_reg_398 <= b_frac_4_fu_1809_p3;
        end else if ((1'b1 == ap_condition_413)) begin
            b_frac_07_reg_398 <= b_frac_3_fu_1797_p3;
        end else if ((1'b1 == ap_condition_409)) begin
            b_frac_07_reg_398 <= b_frac_2_fu_1785_p3;
        end else if ((1'b1 == ap_condition_392)) begin
            b_frac_07_reg_398 <= b_frac_26_reg_2585;
        end else if ((1'b1 == 1'b1)) begin
            b_frac_07_reg_398 <= ap_phi_reg_pp0_iter1_b_frac_07_reg_398;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        a_1_reg_2675 <= {{sub_ln158_fu_2201_p2[42:37]}};
        a_1_reg_2675_pp0_iter11_reg <= a_1_reg_2675;
        a_1_reg_2675_pp0_iter12_reg <= a_1_reg_2675_pp0_iter11_reg;
        a_1_reg_2675_pp0_iter13_reg <= a_1_reg_2675_pp0_iter12_reg;
        a_reg_2628 <= {{grp_fu_603_p2[57:54]}};
        a_reg_2628_pp0_iter10_reg <= a_reg_2628_pp0_iter9_reg;
        a_reg_2628_pp0_iter11_reg <= a_reg_2628_pp0_iter10_reg;
        a_reg_2628_pp0_iter12_reg <= a_reg_2628_pp0_iter11_reg;
        a_reg_2628_pp0_iter13_reg <= a_reg_2628_pp0_iter12_reg;
        a_reg_2628_pp0_iter14_reg <= a_reg_2628_pp0_iter13_reg;
        a_reg_2628_pp0_iter8_reg <= a_reg_2628;
        a_reg_2628_pp0_iter9_reg <= a_reg_2628_pp0_iter8_reg;
        add_ln964_1_reg_2732 <= add_ln964_1_fu_2375_p2;
        b_frac_07_reg_398_pp0_iter2_reg <= b_frac_07_reg_398;
        b_frac_tilde_inverse_reg_2608 <= log_apfixed_reduce_log_inverse_lut_table_array_q0;
        icmp_ln899_reg_2462_pp0_iter10_reg <= icmp_ln899_reg_2462_pp0_iter9_reg;
        icmp_ln899_reg_2462_pp0_iter11_reg <= icmp_ln899_reg_2462_pp0_iter10_reg;
        icmp_ln899_reg_2462_pp0_iter12_reg <= icmp_ln899_reg_2462_pp0_iter11_reg;
        icmp_ln899_reg_2462_pp0_iter13_reg <= icmp_ln899_reg_2462_pp0_iter12_reg;
        icmp_ln899_reg_2462_pp0_iter14_reg <= icmp_ln899_reg_2462_pp0_iter13_reg;
        icmp_ln899_reg_2462_pp0_iter15_reg <= icmp_ln899_reg_2462_pp0_iter14_reg;
        icmp_ln899_reg_2462_pp0_iter16_reg <= icmp_ln899_reg_2462_pp0_iter15_reg;
        icmp_ln899_reg_2462_pp0_iter17_reg <= icmp_ln899_reg_2462_pp0_iter16_reg;
        icmp_ln899_reg_2462_pp0_iter18_reg <= icmp_ln899_reg_2462_pp0_iter17_reg;
        icmp_ln899_reg_2462_pp0_iter19_reg <= icmp_ln899_reg_2462_pp0_iter18_reg;
        icmp_ln899_reg_2462_pp0_iter2_reg <= icmp_ln899_reg_2462_pp0_iter1_reg;
        icmp_ln899_reg_2462_pp0_iter3_reg <= icmp_ln899_reg_2462_pp0_iter2_reg;
        icmp_ln899_reg_2462_pp0_iter4_reg <= icmp_ln899_reg_2462_pp0_iter3_reg;
        icmp_ln899_reg_2462_pp0_iter5_reg <= icmp_ln899_reg_2462_pp0_iter4_reg;
        icmp_ln899_reg_2462_pp0_iter6_reg <= icmp_ln899_reg_2462_pp0_iter5_reg;
        icmp_ln899_reg_2462_pp0_iter7_reg <= icmp_ln899_reg_2462_pp0_iter6_reg;
        icmp_ln899_reg_2462_pp0_iter8_reg <= icmp_ln899_reg_2462_pp0_iter7_reg;
        icmp_ln899_reg_2462_pp0_iter9_reg <= icmp_ln899_reg_2462_pp0_iter8_reg;
        log_base_reg_2737 <= log_base_fu_2393_p2;
        log_sum_reg_2618 <= log_apfixed_reduce_log0_lut_table_ap_fixed_0_5_64_array_q0;
        log_sum_reg_2618_pp0_iter10_reg <= log_sum_reg_2618_pp0_iter9_reg;
        log_sum_reg_2618_pp0_iter11_reg <= log_sum_reg_2618_pp0_iter10_reg;
        log_sum_reg_2618_pp0_iter12_reg <= log_sum_reg_2618_pp0_iter11_reg;
        log_sum_reg_2618_pp0_iter13_reg <= log_sum_reg_2618_pp0_iter12_reg;
        log_sum_reg_2618_pp0_iter14_reg <= log_sum_reg_2618_pp0_iter13_reg;
        log_sum_reg_2618_pp0_iter15_reg <= log_sum_reg_2618_pp0_iter14_reg;
        log_sum_reg_2618_pp0_iter4_reg <= log_sum_reg_2618;
        log_sum_reg_2618_pp0_iter5_reg <= log_sum_reg_2618_pp0_iter4_reg;
        log_sum_reg_2618_pp0_iter6_reg <= log_sum_reg_2618_pp0_iter5_reg;
        log_sum_reg_2618_pp0_iter7_reg <= log_sum_reg_2618_pp0_iter6_reg;
        log_sum_reg_2618_pp0_iter8_reg <= log_sum_reg_2618_pp0_iter7_reg;
        log_sum_reg_2618_pp0_iter9_reg <= log_sum_reg_2618_pp0_iter8_reg;
        lshr_ln_reg_2722 <= {{mul_ln962_fu_2317_p2[27:1]}};
        mul_ln158_1_reg_2702 <= grp_fu_594_p2;
        mul_ln158_reg_2670 <= grp_fu_2176_p2;
        mul_ln970_1_reg_2752 <= grp_fu_589_p2;
        mul_ln970_reg_2757 <= grp_fu_598_p2;
        select_ln156_reg_2655[37 : 0] <= select_ln156_fu_2163_p3[37 : 0];
select_ln156_reg_2655[42 : 41] <= select_ln156_fu_2163_p3[42 : 41];
        select_ln156_reg_2655_pp0_iter9_reg[37 : 0] <= select_ln156_reg_2655[37 : 0];
select_ln156_reg_2655_pp0_iter9_reg[42 : 41] <= select_ln156_reg_2655[42 : 41];
        tmp_48_reg_2634 <= {{grp_fu_603_p2[57:20]}};
        tmp_49_reg_2640 <= grp_fu_603_p2[32'd57];
        tmp_50_reg_2645 <= {{grp_fu_603_p2[57:21]}};
        tmp_52_reg_2650 <= {{grp_fu_603_p2[53:20]}};
        tmp_52_reg_2650_pp0_iter8_reg <= tmp_52_reg_2650;
        tmp_52_reg_2650_pp0_iter9_reg <= tmp_52_reg_2650_pp0_iter8_reg;
        tmp_53_reg_2681 <= {{sub_ln158_fu_2201_p2[42:13]}};
        tmp_53_reg_2681_pp0_iter11_reg <= tmp_53_reg_2681;
        tmp_53_reg_2681_pp0_iter12_reg <= tmp_53_reg_2681_pp0_iter11_reg;
        tmp_54_reg_2687 <= {{sub_ln158_fu_2201_p2[36:13]}};
        tmp_54_reg_2687_pp0_iter11_reg <= tmp_54_reg_2687;
        tmp_54_reg_2687_pp0_iter12_reg <= tmp_54_reg_2687_pp0_iter11_reg;
        tmp_55_reg_2707 <= {{sub_ln158_1_fu_2284_p2[38:14]}};
        tmp_55_reg_2707_pp0_iter14_reg <= tmp_55_reg_2707;
        tmp_56_reg_2712 <= {{sub_ln158_1_fu_2284_p2[38:25]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        ap_phi_reg_pp0_iter10_b_exp_05_reg_467 <= ap_phi_reg_pp0_iter9_b_exp_05_reg_467;
        ap_phi_reg_pp0_iter10_r_reg_578 <= ap_phi_reg_pp0_iter9_r_reg_578;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        ap_phi_reg_pp0_iter11_b_exp_05_reg_467 <= ap_phi_reg_pp0_iter10_b_exp_05_reg_467;
        ap_phi_reg_pp0_iter11_r_reg_578 <= ap_phi_reg_pp0_iter10_r_reg_578;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        ap_phi_reg_pp0_iter12_b_exp_05_reg_467 <= ap_phi_reg_pp0_iter11_b_exp_05_reg_467;
        ap_phi_reg_pp0_iter12_r_reg_578 <= ap_phi_reg_pp0_iter11_r_reg_578;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1))) begin
        ap_phi_reg_pp0_iter13_b_exp_05_reg_467 <= ap_phi_reg_pp0_iter12_b_exp_05_reg_467;
        ap_phi_reg_pp0_iter13_r_reg_578 <= ap_phi_reg_pp0_iter12_r_reg_578;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1))) begin
        ap_phi_reg_pp0_iter14_b_exp_05_reg_467 <= ap_phi_reg_pp0_iter13_b_exp_05_reg_467;
        ap_phi_reg_pp0_iter14_r_reg_578 <= ap_phi_reg_pp0_iter13_r_reg_578;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        ap_phi_reg_pp0_iter15_b_exp_05_reg_467 <= ap_phi_reg_pp0_iter14_b_exp_05_reg_467;
        ap_phi_reg_pp0_iter15_r_reg_578 <= ap_phi_reg_pp0_iter14_r_reg_578;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter15 == 1'b1))) begin
        ap_phi_reg_pp0_iter16_b_exp_05_reg_467 <= ap_phi_reg_pp0_iter15_b_exp_05_reg_467;
        ap_phi_reg_pp0_iter16_r_reg_578 <= ap_phi_reg_pp0_iter15_r_reg_578;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter16 == 1'b1))) begin
        ap_phi_reg_pp0_iter17_b_exp_05_reg_467 <= ap_phi_reg_pp0_iter16_b_exp_05_reg_467;
        ap_phi_reg_pp0_iter17_r_reg_578 <= ap_phi_reg_pp0_iter16_r_reg_578;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter17 == 1'b1))) begin
        ap_phi_reg_pp0_iter18_r_reg_578 <= ap_phi_reg_pp0_iter17_r_reg_578;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter18 == 1'b1))) begin
        ap_phi_reg_pp0_iter19_r_reg_578 <= ap_phi_reg_pp0_iter18_r_reg_578;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter19 == 1'b1))) begin
        ap_phi_reg_pp0_iter20_r_reg_578 <= ap_phi_reg_pp0_iter19_r_reg_578;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_r_reg_578 <= ap_phi_reg_pp0_iter1_r_reg_578;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_b_exp_05_reg_467 <= ap_phi_reg_pp0_iter2_b_exp_05_reg_467;
        ap_phi_reg_pp0_iter3_r_reg_578 <= ap_phi_reg_pp0_iter2_r_reg_578;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_b_exp_05_reg_467 <= ap_phi_reg_pp0_iter3_b_exp_05_reg_467;
        ap_phi_reg_pp0_iter4_r_reg_578 <= ap_phi_reg_pp0_iter3_r_reg_578;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_reg_pp0_iter5_b_exp_05_reg_467 <= ap_phi_reg_pp0_iter4_b_exp_05_reg_467;
        ap_phi_reg_pp0_iter5_r_reg_578 <= ap_phi_reg_pp0_iter4_r_reg_578;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_reg_pp0_iter6_b_exp_05_reg_467 <= ap_phi_reg_pp0_iter5_b_exp_05_reg_467;
        ap_phi_reg_pp0_iter6_r_reg_578 <= ap_phi_reg_pp0_iter5_r_reg_578;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_phi_reg_pp0_iter7_b_exp_05_reg_467 <= ap_phi_reg_pp0_iter6_b_exp_05_reg_467;
        ap_phi_reg_pp0_iter7_r_reg_578 <= ap_phi_reg_pp0_iter6_r_reg_578;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        ap_phi_reg_pp0_iter8_b_exp_05_reg_467 <= ap_phi_reg_pp0_iter7_b_exp_05_reg_467;
        ap_phi_reg_pp0_iter8_r_reg_578 <= ap_phi_reg_pp0_iter7_r_reg_578;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        ap_phi_reg_pp0_iter9_b_exp_05_reg_467 <= ap_phi_reg_pp0_iter8_b_exp_05_reg_467;
        ap_phi_reg_pp0_iter9_r_reg_578 <= ap_phi_reg_pp0_iter8_r_reg_578;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        b_frac_26_reg_2585[57] <= b_frac_26_fu_1760_p3[57];
        icmp_ln899_reg_2462 <= icmp_ln899_fu_608_p2;
        icmp_ln899_reg_2462_pp0_iter1_reg <= icmp_ln899_reg_2462;
        icmp_ln923_1_reg_2480 <= icmp_ln923_1_fu_676_p2;
        icmp_ln923_25_reg_2581 <= icmp_ln923_25_fu_1750_p2;
        icmp_ln923_reg_2471 <= icmp_ln923_fu_644_p2;
        select_ln923_10_reg_2524 <= select_ln923_10_fu_1188_p3;
        select_ln923_11_reg_2528 <= select_ln923_11_fu_1234_p3;
        select_ln923_12_reg_2532 <= select_ln923_12_fu_1280_p3;
        select_ln923_13_reg_2536 <= select_ln923_13_fu_1326_p3;
        select_ln923_14_reg_2540 <= select_ln923_14_fu_1372_p3;
        select_ln923_15_reg_2544 <= select_ln923_15_fu_1418_p3;
        select_ln923_16_reg_2548 <= select_ln923_16_fu_1464_p3;
        select_ln923_17_reg_2552 <= select_ln923_17_fu_1510_p3;
        select_ln923_18_reg_2556 <= select_ln923_18_fu_1556_p3;
        select_ln923_19_reg_2560 <= select_ln923_19_fu_1602_p3;
        select_ln923_1_reg_2488 <= select_ln923_1_fu_774_p3;
        select_ln923_20_reg_2564 <= select_ln923_20_fu_1648_p3;
        select_ln923_21_reg_2568 <= select_ln923_21_fu_1694_p3;
        select_ln923_22_reg_2572 <= select_ln923_22_fu_1734_p3;
        select_ln923_23_reg_2590[3 : 0] <= select_ln923_23_fu_1774_p3[3 : 0];
        select_ln923_2_reg_2492 <= select_ln923_2_fu_820_p3;
        select_ln923_3_reg_2496 <= select_ln923_3_fu_866_p3;
        select_ln923_4_reg_2500 <= select_ln923_4_fu_912_p3;
        select_ln923_5_reg_2504 <= select_ln923_5_fu_958_p3;
        select_ln923_6_reg_2508 <= select_ln923_6_fu_1004_p3;
        select_ln923_7_reg_2512 <= select_ln923_7_fu_1050_p3;
        select_ln923_8_reg_2516 <= select_ln923_8_fu_1096_p3;
        select_ln923_9_reg_2520 <= select_ln923_9_fu_1142_p3;
        select_ln923_reg_2484 <= select_ln923_fu_728_p3;
        x_val_read_reg_2435 <= x_val;
        zext_ln946_reg_2598[5 : 0] <= zext_ln946_fu_2088_p1[5 : 0];
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter20 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to19 = 1'b1;
    end else begin
        ap_idle_pp0_0to19 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_344)) begin
        if ((1'b1 == ap_condition_2171)) begin
            ap_phi_mux_b_frac_07_phi_fu_401_p54 = b_frac_24_fu_2049_p3;
        end else if ((1'b1 == ap_condition_2147)) begin
            ap_phi_mux_b_frac_07_phi_fu_401_p54 = b_frac_23_fu_2037_p3;
        end else if ((1'b1 == ap_condition_2124)) begin
            ap_phi_mux_b_frac_07_phi_fu_401_p54 = b_frac_22_fu_2025_p3;
        end else if ((1'b1 == ap_condition_2102)) begin
            ap_phi_mux_b_frac_07_phi_fu_401_p54 = b_frac_21_fu_2013_p3;
        end else if ((1'b1 == ap_condition_2081)) begin
            ap_phi_mux_b_frac_07_phi_fu_401_p54 = b_frac_20_fu_2001_p3;
        end else if ((1'b1 == ap_condition_2061)) begin
            ap_phi_mux_b_frac_07_phi_fu_401_p54 = b_frac_19_fu_1989_p3;
        end else if ((1'b1 == ap_condition_2042)) begin
            ap_phi_mux_b_frac_07_phi_fu_401_p54 = b_frac_18_fu_1977_p3;
        end else if ((1'b1 == ap_condition_2024)) begin
            ap_phi_mux_b_frac_07_phi_fu_401_p54 = b_frac_17_fu_1965_p3;
        end else if ((1'b1 == ap_condition_2007)) begin
            ap_phi_mux_b_frac_07_phi_fu_401_p54 = b_frac_16_fu_1953_p3;
        end else if ((1'b1 == ap_condition_1991)) begin
            ap_phi_mux_b_frac_07_phi_fu_401_p54 = b_frac_15_fu_1941_p3;
        end else if ((1'b1 == ap_condition_1976)) begin
            ap_phi_mux_b_frac_07_phi_fu_401_p54 = b_frac_14_fu_1929_p3;
        end else if ((1'b1 == ap_condition_1962)) begin
            ap_phi_mux_b_frac_07_phi_fu_401_p54 = b_frac_13_fu_1917_p3;
        end else if ((1'b1 == ap_condition_1949)) begin
            ap_phi_mux_b_frac_07_phi_fu_401_p54 = b_frac_12_fu_1905_p3;
        end else if ((1'b1 == ap_condition_1937)) begin
            ap_phi_mux_b_frac_07_phi_fu_401_p54 = b_frac_11_fu_1893_p3;
        end else if ((1'b1 == ap_condition_1926)) begin
            ap_phi_mux_b_frac_07_phi_fu_401_p54 = b_frac_10_fu_1881_p3;
        end else if ((1'b1 == ap_condition_1916)) begin
            ap_phi_mux_b_frac_07_phi_fu_401_p54 = b_frac_9_fu_1869_p3;
        end else if ((1'b1 == ap_condition_1907)) begin
            ap_phi_mux_b_frac_07_phi_fu_401_p54 = b_frac_8_fu_1857_p3;
        end else if ((1'b1 == ap_condition_1899)) begin
            ap_phi_mux_b_frac_07_phi_fu_401_p54 = b_frac_7_fu_1845_p3;
        end else if ((1'b1 == ap_condition_1892)) begin
            ap_phi_mux_b_frac_07_phi_fu_401_p54 = b_frac_6_fu_1833_p3;
        end else if ((1'b1 == ap_condition_1886)) begin
            ap_phi_mux_b_frac_07_phi_fu_401_p54 = b_frac_5_fu_1821_p3;
        end else if ((1'b1 == ap_condition_1881)) begin
            ap_phi_mux_b_frac_07_phi_fu_401_p54 = b_frac_4_fu_1809_p3;
        end else if (((select_ln923_1_reg_2488 == 1'd1) & (select_ln923_reg_2484 == 1'd0))) begin
            ap_phi_mux_b_frac_07_phi_fu_401_p54 = b_frac_3_fu_1797_p3;
        end else if ((select_ln923_reg_2484 == 1'd1)) begin
            ap_phi_mux_b_frac_07_phi_fu_401_p54 = b_frac_2_fu_1785_p3;
        end else if ((1'b1 == ap_condition_1876)) begin
            ap_phi_mux_b_frac_07_phi_fu_401_p54 = b_frac_26_reg_2585;
        end else begin
            ap_phi_mux_b_frac_07_phi_fu_401_p54 = ap_phi_reg_pp0_iter1_b_frac_07_reg_398;
        end
    end else begin
        ap_phi_mux_b_frac_07_phi_fu_401_p54 = ap_phi_reg_pp0_iter1_b_frac_07_reg_398;
    end
end

always @ (*) begin
    if ((icmp_ln899_reg_2462 == 1'd0)) begin
        if ((tmp_47_fu_2058_p3 == 1'd0)) begin
            ap_phi_mux_index0_2_phi_fu_461_p4 = {{ap_phi_mux_b_frac_07_phi_fu_401_p54[55:50]}};
        end else if ((tmp_47_fu_2058_p3 == 1'd1)) begin
            ap_phi_mux_index0_2_phi_fu_461_p4 = {{ap_phi_mux_b_frac_07_phi_fu_401_p54[56:51]}};
        end else begin
            ap_phi_mux_index0_2_phi_fu_461_p4 = ap_phi_reg_pp0_iter1_index0_2_reg_458;
        end
    end else begin
        ap_phi_mux_index0_2_phi_fu_461_p4 = ap_phi_reg_pp0_iter1_index0_2_reg_458;
    end
end

always @ (*) begin
    if ((icmp_ln899_reg_2462_pp0_iter19_reg == 1'd0)) begin
        ap_phi_mux_r_phi_fu_582_p4 = {{add_ln970_fu_2418_p2[83:56]}};
    end else begin
        ap_phi_mux_r_phi_fu_582_p4 = ap_phi_reg_pp0_iter20_r_reg_578;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to19 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        log_apfixed_reduce_log0_lut_table_ap_fixed_0_5_64_array_ce0 = 1'b1;
    end else begin
        log_apfixed_reduce_log0_lut_table_ap_fixed_0_5_64_array_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        log_apfixed_reduce_log_inverse_lut_table_array_ce0 = 1'b1;
    end else begin
        log_apfixed_reduce_log_inverse_lut_table_array_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter15 == 1'b1))) begin
        log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_ce0 = 1'b1;
    end else begin
        log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1))) begin
        log_apfixed_reduce_log_lut_table_ap_fixed_7_6_64_array_ce0 = 1'b1;
    end else begin
        log_apfixed_reduce_log_lut_table_ap_fixed_7_6_64_array_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln158_1_fu_2267_p2 = (zext_ln158_4_fu_2259_p1 + zext_ln158_5_fu_2263_p1);

assign add_ln158_fu_2193_p2 = (zext_ln158_fu_2189_p1 + select_ln156_reg_2655_pp0_iter9_reg);

assign add_ln964_1_fu_2375_p2 = ($signed(zext_ln253_1_fu_2337_p1) + $signed(sext_ln962_fu_2371_p1));

assign add_ln964_fu_2385_p2 = (zext_ln253_fu_2381_p1 + log_sum_reg_2618_pp0_iter15_reg);

assign add_ln970_fu_2418_p2 = ($signed(shl_ln2_fu_2408_p3) + $signed(sext_ln970_2_fu_2415_p1));

assign and_ln923_10_fu_1068_p3 = {{tmp_18_fu_1058_p4}, {55'd0}};

assign and_ln923_11_fu_1114_p3 = {{tmp_20_fu_1104_p4}, {55'd0}};

assign and_ln923_12_fu_1160_p3 = {{tmp_22_fu_1150_p4}, {55'd0}};

assign and_ln923_13_fu_1206_p3 = {{tmp_24_fu_1196_p4}, {55'd0}};

assign and_ln923_14_fu_1252_p3 = {{tmp_26_fu_1242_p4}, {55'd0}};

assign and_ln923_15_fu_1298_p3 = {{tmp_28_fu_1288_p4}, {55'd0}};

assign and_ln923_16_fu_1344_p3 = {{tmp_30_fu_1334_p4}, {55'd0}};

assign and_ln923_17_fu_1390_p3 = {{tmp_32_fu_1380_p4}, {55'd0}};

assign and_ln923_18_fu_1436_p3 = {{tmp_34_fu_1426_p4}, {55'd0}};

assign and_ln923_19_fu_1482_p3 = {{tmp_36_fu_1472_p4}, {55'd0}};

assign and_ln923_1_fu_668_p3 = {{tmp_1_fu_658_p4}, {55'd0}};

assign and_ln923_20_fu_1528_p3 = {{tmp_38_fu_1518_p4}, {55'd0}};

assign and_ln923_21_fu_1574_p3 = {{tmp_40_fu_1564_p4}, {55'd0}};

assign and_ln923_22_fu_1620_p3 = {{tmp_42_fu_1610_p4}, {55'd0}};

assign and_ln923_23_fu_1666_p3 = {{tmp_44_fu_1656_p4}, {55'd0}};

assign and_ln923_2_fu_700_p3 = {{tmp_2_fu_690_p4}, {55'd0}};

assign and_ln923_3_fu_746_p3 = {{tmp_4_fu_736_p4}, {55'd0}};

assign and_ln923_4_fu_792_p3 = {{tmp_6_fu_782_p4}, {55'd0}};

assign and_ln923_5_fu_838_p3 = {{tmp_8_fu_828_p4}, {55'd0}};

assign and_ln923_6_fu_884_p3 = {{tmp_10_fu_874_p4}, {55'd0}};

assign and_ln923_7_fu_930_p3 = {{tmp_12_fu_920_p4}, {55'd0}};

assign and_ln923_8_fu_976_p3 = {{tmp_14_fu_966_p4}, {55'd0}};

assign and_ln923_9_fu_1022_p3 = {{tmp_16_fu_1012_p4}, {55'd0}};

assign and_ln923_s_fu_636_p3 = {{tmp_s_fu_626_p4}, {55'd0}};

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_1876 = ((icmp_ln923_25_reg_2581 == 1'd0) & (select_ln923_22_reg_2572 == 1'd0) & (select_ln923_21_reg_2568 == 1'd0) & (select_ln923_20_reg_2564 == 1'd0) & (select_ln923_19_reg_2560 == 1'd0) & (select_ln923_18_reg_2556 == 1'd0) & (select_ln923_17_reg_2552 == 1'd0) & (select_ln923_16_reg_2548 == 1'd0) & (select_ln923_15_reg_2544 == 1'd0) & (select_ln923_14_reg_2540 == 1'd0) & (select_ln923_13_reg_2536 == 1'd0) & (select_ln923_12_reg_2532 == 1'd0) & (select_ln923_11_reg_2528 == 1'd0) & (select_ln923_10_reg_2524 == 1'd0) & (select_ln923_9_reg_2520 == 1'd0) & (select_ln923_8_reg_2516 == 1'd0) & (select_ln923_7_reg_2512 == 1'd0) & (select_ln923_6_reg_2508 == 1'd0) & (select_ln923_5_reg_2504 == 1'd0) & (select_ln923_4_reg_2500 == 1'd0) & (select_ln923_3_reg_2496 == 1'd0) & (select_ln923_2_reg_2492 == 1'd0) & (select_ln923_1_reg_2488 == 1'd0) & (select_ln923_reg_2484 == 1'd0));
end

always @ (*) begin
    ap_condition_1881 = ((select_ln923_2_reg_2492 == 1'd1) & (select_ln923_1_reg_2488 == 1'd0) & (select_ln923_reg_2484 == 1'd0));
end

always @ (*) begin
    ap_condition_1886 = ((select_ln923_3_reg_2496 == 1'd1) & (select_ln923_2_reg_2492 == 1'd0) & (select_ln923_1_reg_2488 == 1'd0) & (select_ln923_reg_2484 == 1'd0));
end

always @ (*) begin
    ap_condition_1892 = ((select_ln923_4_reg_2500 == 1'd1) & (select_ln923_3_reg_2496 == 1'd0) & (select_ln923_2_reg_2492 == 1'd0) & (select_ln923_1_reg_2488 == 1'd0) & (select_ln923_reg_2484 == 1'd0));
end

always @ (*) begin
    ap_condition_1899 = ((select_ln923_5_reg_2504 == 1'd1) & (select_ln923_4_reg_2500 == 1'd0) & (select_ln923_3_reg_2496 == 1'd0) & (select_ln923_2_reg_2492 == 1'd0) & (select_ln923_1_reg_2488 == 1'd0) & (select_ln923_reg_2484 == 1'd0));
end

always @ (*) begin
    ap_condition_1907 = ((select_ln923_6_reg_2508 == 1'd1) & (select_ln923_5_reg_2504 == 1'd0) & (select_ln923_4_reg_2500 == 1'd0) & (select_ln923_3_reg_2496 == 1'd0) & (select_ln923_2_reg_2492 == 1'd0) & (select_ln923_1_reg_2488 == 1'd0) & (select_ln923_reg_2484 == 1'd0));
end

always @ (*) begin
    ap_condition_1916 = ((select_ln923_7_reg_2512 == 1'd1) & (select_ln923_6_reg_2508 == 1'd0) & (select_ln923_5_reg_2504 == 1'd0) & (select_ln923_4_reg_2500 == 1'd0) & (select_ln923_3_reg_2496 == 1'd0) & (select_ln923_2_reg_2492 == 1'd0) & (select_ln923_1_reg_2488 == 1'd0) & (select_ln923_reg_2484 == 1'd0));
end

always @ (*) begin
    ap_condition_1926 = ((select_ln923_8_reg_2516 == 1'd1) & (select_ln923_7_reg_2512 == 1'd0) & (select_ln923_6_reg_2508 == 1'd0) & (select_ln923_5_reg_2504 == 1'd0) & (select_ln923_4_reg_2500 == 1'd0) & (select_ln923_3_reg_2496 == 1'd0) & (select_ln923_2_reg_2492 == 1'd0) & (select_ln923_1_reg_2488 == 1'd0) & (select_ln923_reg_2484 == 1'd0));
end

always @ (*) begin
    ap_condition_1937 = ((select_ln923_9_reg_2520 == 1'd1) & (select_ln923_8_reg_2516 == 1'd0) & (select_ln923_7_reg_2512 == 1'd0) & (select_ln923_6_reg_2508 == 1'd0) & (select_ln923_5_reg_2504 == 1'd0) & (select_ln923_4_reg_2500 == 1'd0) & (select_ln923_3_reg_2496 == 1'd0) & (select_ln923_2_reg_2492 == 1'd0) & (select_ln923_1_reg_2488 == 1'd0) & (select_ln923_reg_2484 == 1'd0));
end

always @ (*) begin
    ap_condition_1949 = ((select_ln923_10_reg_2524 == 1'd1) & (select_ln923_9_reg_2520 == 1'd0) & (select_ln923_8_reg_2516 == 1'd0) & (select_ln923_7_reg_2512 == 1'd0) & (select_ln923_6_reg_2508 == 1'd0) & (select_ln923_5_reg_2504 == 1'd0) & (select_ln923_4_reg_2500 == 1'd0) & (select_ln923_3_reg_2496 == 1'd0) & (select_ln923_2_reg_2492 == 1'd0) & (select_ln923_1_reg_2488 == 1'd0) & (select_ln923_reg_2484 == 1'd0));
end

always @ (*) begin
    ap_condition_1962 = ((select_ln923_11_reg_2528 == 1'd1) & (select_ln923_10_reg_2524 == 1'd0) & (select_ln923_9_reg_2520 == 1'd0) & (select_ln923_8_reg_2516 == 1'd0) & (select_ln923_7_reg_2512 == 1'd0) & (select_ln923_6_reg_2508 == 1'd0) & (select_ln923_5_reg_2504 == 1'd0) & (select_ln923_4_reg_2500 == 1'd0) & (select_ln923_3_reg_2496 == 1'd0) & (select_ln923_2_reg_2492 == 1'd0) & (select_ln923_1_reg_2488 == 1'd0) & (select_ln923_reg_2484 == 1'd0));
end

always @ (*) begin
    ap_condition_1976 = ((select_ln923_12_reg_2532 == 1'd1) & (select_ln923_11_reg_2528 == 1'd0) & (select_ln923_10_reg_2524 == 1'd0) & (select_ln923_9_reg_2520 == 1'd0) & (select_ln923_8_reg_2516 == 1'd0) & (select_ln923_7_reg_2512 == 1'd0) & (select_ln923_6_reg_2508 == 1'd0) & (select_ln923_5_reg_2504 == 1'd0) & (select_ln923_4_reg_2500 == 1'd0) & (select_ln923_3_reg_2496 == 1'd0) & (select_ln923_2_reg_2492 == 1'd0) & (select_ln923_1_reg_2488 == 1'd0) & (select_ln923_reg_2484 == 1'd0));
end

always @ (*) begin
    ap_condition_1991 = ((select_ln923_13_reg_2536 == 1'd1) & (select_ln923_12_reg_2532 == 1'd0) & (select_ln923_11_reg_2528 == 1'd0) & (select_ln923_10_reg_2524 == 1'd0) & (select_ln923_9_reg_2520 == 1'd0) & (select_ln923_8_reg_2516 == 1'd0) & (select_ln923_7_reg_2512 == 1'd0) & (select_ln923_6_reg_2508 == 1'd0) & (select_ln923_5_reg_2504 == 1'd0) & (select_ln923_4_reg_2500 == 1'd0) & (select_ln923_3_reg_2496 == 1'd0) & (select_ln923_2_reg_2492 == 1'd0) & (select_ln923_1_reg_2488 == 1'd0) & (select_ln923_reg_2484 == 1'd0));
end

always @ (*) begin
    ap_condition_2007 = ((select_ln923_14_reg_2540 == 1'd1) & (select_ln923_13_reg_2536 == 1'd0) & (select_ln923_12_reg_2532 == 1'd0) & (select_ln923_11_reg_2528 == 1'd0) & (select_ln923_10_reg_2524 == 1'd0) & (select_ln923_9_reg_2520 == 1'd0) & (select_ln923_8_reg_2516 == 1'd0) & (select_ln923_7_reg_2512 == 1'd0) & (select_ln923_6_reg_2508 == 1'd0) & (select_ln923_5_reg_2504 == 1'd0) & (select_ln923_4_reg_2500 == 1'd0) & (select_ln923_3_reg_2496 == 1'd0) & (select_ln923_2_reg_2492 == 1'd0) & (select_ln923_1_reg_2488 == 1'd0) & (select_ln923_reg_2484 == 1'd0));
end

always @ (*) begin
    ap_condition_2024 = ((select_ln923_15_reg_2544 == 1'd1) & (select_ln923_14_reg_2540 == 1'd0) & (select_ln923_13_reg_2536 == 1'd0) & (select_ln923_12_reg_2532 == 1'd0) & (select_ln923_11_reg_2528 == 1'd0) & (select_ln923_10_reg_2524 == 1'd0) & (select_ln923_9_reg_2520 == 1'd0) & (select_ln923_8_reg_2516 == 1'd0) & (select_ln923_7_reg_2512 == 1'd0) & (select_ln923_6_reg_2508 == 1'd0) & (select_ln923_5_reg_2504 == 1'd0) & (select_ln923_4_reg_2500 == 1'd0) & (select_ln923_3_reg_2496 == 1'd0) & (select_ln923_2_reg_2492 == 1'd0) & (select_ln923_1_reg_2488 == 1'd0) & (select_ln923_reg_2484 == 1'd0));
end

always @ (*) begin
    ap_condition_2042 = ((select_ln923_16_reg_2548 == 1'd1) & (select_ln923_15_reg_2544 == 1'd0) & (select_ln923_14_reg_2540 == 1'd0) & (select_ln923_13_reg_2536 == 1'd0) & (select_ln923_12_reg_2532 == 1'd0) & (select_ln923_11_reg_2528 == 1'd0) & (select_ln923_10_reg_2524 == 1'd0) & (select_ln923_9_reg_2520 == 1'd0) & (select_ln923_8_reg_2516 == 1'd0) & (select_ln923_7_reg_2512 == 1'd0) & (select_ln923_6_reg_2508 == 1'd0) & (select_ln923_5_reg_2504 == 1'd0) & (select_ln923_4_reg_2500 == 1'd0) & (select_ln923_3_reg_2496 == 1'd0) & (select_ln923_2_reg_2492 == 1'd0) & (select_ln923_1_reg_2488 == 1'd0) & (select_ln923_reg_2484 == 1'd0));
end

always @ (*) begin
    ap_condition_2061 = ((select_ln923_17_reg_2552 == 1'd1) & (select_ln923_16_reg_2548 == 1'd0) & (select_ln923_15_reg_2544 == 1'd0) & (select_ln923_14_reg_2540 == 1'd0) & (select_ln923_13_reg_2536 == 1'd0) & (select_ln923_12_reg_2532 == 1'd0) & (select_ln923_11_reg_2528 == 1'd0) & (select_ln923_10_reg_2524 == 1'd0) & (select_ln923_9_reg_2520 == 1'd0) & (select_ln923_8_reg_2516 == 1'd0) & (select_ln923_7_reg_2512 == 1'd0) & (select_ln923_6_reg_2508 == 1'd0) & (select_ln923_5_reg_2504 == 1'd0) & (select_ln923_4_reg_2500 == 1'd0) & (select_ln923_3_reg_2496 == 1'd0) & (select_ln923_2_reg_2492 == 1'd0) & (select_ln923_1_reg_2488 == 1'd0) & (select_ln923_reg_2484 == 1'd0));
end

always @ (*) begin
    ap_condition_2081 = ((select_ln923_18_reg_2556 == 1'd1) & (select_ln923_17_reg_2552 == 1'd0) & (select_ln923_16_reg_2548 == 1'd0) & (select_ln923_15_reg_2544 == 1'd0) & (select_ln923_14_reg_2540 == 1'd0) & (select_ln923_13_reg_2536 == 1'd0) & (select_ln923_12_reg_2532 == 1'd0) & (select_ln923_11_reg_2528 == 1'd0) & (select_ln923_10_reg_2524 == 1'd0) & (select_ln923_9_reg_2520 == 1'd0) & (select_ln923_8_reg_2516 == 1'd0) & (select_ln923_7_reg_2512 == 1'd0) & (select_ln923_6_reg_2508 == 1'd0) & (select_ln923_5_reg_2504 == 1'd0) & (select_ln923_4_reg_2500 == 1'd0) & (select_ln923_3_reg_2496 == 1'd0) & (select_ln923_2_reg_2492 == 1'd0) & (select_ln923_1_reg_2488 == 1'd0) & (select_ln923_reg_2484 == 1'd0));
end

always @ (*) begin
    ap_condition_2102 = ((select_ln923_19_reg_2560 == 1'd1) & (select_ln923_18_reg_2556 == 1'd0) & (select_ln923_17_reg_2552 == 1'd0) & (select_ln923_16_reg_2548 == 1'd0) & (select_ln923_15_reg_2544 == 1'd0) & (select_ln923_14_reg_2540 == 1'd0) & (select_ln923_13_reg_2536 == 1'd0) & (select_ln923_12_reg_2532 == 1'd0) & (select_ln923_11_reg_2528 == 1'd0) & (select_ln923_10_reg_2524 == 1'd0) & (select_ln923_9_reg_2520 == 1'd0) & (select_ln923_8_reg_2516 == 1'd0) & (select_ln923_7_reg_2512 == 1'd0) & (select_ln923_6_reg_2508 == 1'd0) & (select_ln923_5_reg_2504 == 1'd0) & (select_ln923_4_reg_2500 == 1'd0) & (select_ln923_3_reg_2496 == 1'd0) & (select_ln923_2_reg_2492 == 1'd0) & (select_ln923_1_reg_2488 == 1'd0) & (select_ln923_reg_2484 == 1'd0));
end

always @ (*) begin
    ap_condition_2124 = ((select_ln923_20_reg_2564 == 1'd1) & (select_ln923_19_reg_2560 == 1'd0) & (select_ln923_18_reg_2556 == 1'd0) & (select_ln923_17_reg_2552 == 1'd0) & (select_ln923_16_reg_2548 == 1'd0) & (select_ln923_15_reg_2544 == 1'd0) & (select_ln923_14_reg_2540 == 1'd0) & (select_ln923_13_reg_2536 == 1'd0) & (select_ln923_12_reg_2532 == 1'd0) & (select_ln923_11_reg_2528 == 1'd0) & (select_ln923_10_reg_2524 == 1'd0) & (select_ln923_9_reg_2520 == 1'd0) & (select_ln923_8_reg_2516 == 1'd0) & (select_ln923_7_reg_2512 == 1'd0) & (select_ln923_6_reg_2508 == 1'd0) & (select_ln923_5_reg_2504 == 1'd0) & (select_ln923_4_reg_2500 == 1'd0) & (select_ln923_3_reg_2496 == 1'd0) & (select_ln923_2_reg_2492 == 1'd0) & (select_ln923_1_reg_2488 == 1'd0) & (select_ln923_reg_2484 == 1'd0));
end

always @ (*) begin
    ap_condition_2147 = ((select_ln923_21_reg_2568 == 1'd1) & (select_ln923_20_reg_2564 == 1'd0) & (select_ln923_19_reg_2560 == 1'd0) & (select_ln923_18_reg_2556 == 1'd0) & (select_ln923_17_reg_2552 == 1'd0) & (select_ln923_16_reg_2548 == 1'd0) & (select_ln923_15_reg_2544 == 1'd0) & (select_ln923_14_reg_2540 == 1'd0) & (select_ln923_13_reg_2536 == 1'd0) & (select_ln923_12_reg_2532 == 1'd0) & (select_ln923_11_reg_2528 == 1'd0) & (select_ln923_10_reg_2524 == 1'd0) & (select_ln923_9_reg_2520 == 1'd0) & (select_ln923_8_reg_2516 == 1'd0) & (select_ln923_7_reg_2512 == 1'd0) & (select_ln923_6_reg_2508 == 1'd0) & (select_ln923_5_reg_2504 == 1'd0) & (select_ln923_4_reg_2500 == 1'd0) & (select_ln923_3_reg_2496 == 1'd0) & (select_ln923_2_reg_2492 == 1'd0) & (select_ln923_1_reg_2488 == 1'd0) & (select_ln923_reg_2484 == 1'd0));
end

always @ (*) begin
    ap_condition_2171 = ((select_ln923_22_reg_2572 == 1'd1) & (select_ln923_21_reg_2568 == 1'd0) & (select_ln923_20_reg_2564 == 1'd0) & (select_ln923_19_reg_2560 == 1'd0) & (select_ln923_18_reg_2556 == 1'd0) & (select_ln923_17_reg_2552 == 1'd0) & (select_ln923_16_reg_2548 == 1'd0) & (select_ln923_15_reg_2544 == 1'd0) & (select_ln923_14_reg_2540 == 1'd0) & (select_ln923_13_reg_2536 == 1'd0) & (select_ln923_12_reg_2532 == 1'd0) & (select_ln923_11_reg_2528 == 1'd0) & (select_ln923_10_reg_2524 == 1'd0) & (select_ln923_9_reg_2520 == 1'd0) & (select_ln923_8_reg_2516 == 1'd0) & (select_ln923_7_reg_2512 == 1'd0) & (select_ln923_6_reg_2508 == 1'd0) & (select_ln923_5_reg_2504 == 1'd0) & (select_ln923_4_reg_2500 == 1'd0) & (select_ln923_3_reg_2496 == 1'd0) & (select_ln923_2_reg_2492 == 1'd0) & (select_ln923_1_reg_2488 == 1'd0) & (select_ln923_reg_2484 == 1'd0));
end

always @ (*) begin
    ap_condition_338 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_344 = ((icmp_ln923_1_reg_2480 == 1'd0) & (icmp_ln923_reg_2471 == 1'd0) & (icmp_ln899_reg_2462 == 1'd0));
end

always @ (*) begin
    ap_condition_392 = ((icmp_ln923_25_reg_2581 == 1'd0) & (select_ln923_22_reg_2572 == 1'd0) & (select_ln923_21_reg_2568 == 1'd0) & (select_ln923_20_reg_2564 == 1'd0) & (select_ln923_19_reg_2560 == 1'd0) & (select_ln923_18_reg_2556 == 1'd0) & (select_ln923_17_reg_2552 == 1'd0) & (select_ln923_16_reg_2548 == 1'd0) & (select_ln923_15_reg_2544 == 1'd0) & (select_ln923_14_reg_2540 == 1'd0) & (select_ln923_13_reg_2536 == 1'd0) & (select_ln923_12_reg_2532 == 1'd0) & (select_ln923_11_reg_2528 == 1'd0) & (select_ln923_10_reg_2524 == 1'd0) & (select_ln923_9_reg_2520 == 1'd0) & (select_ln923_8_reg_2516 == 1'd0) & (select_ln923_7_reg_2512 == 1'd0) & (select_ln923_6_reg_2508 == 1'd0) & (select_ln923_5_reg_2504 == 1'd0) & (select_ln923_4_reg_2500 == 1'd0) & (select_ln923_3_reg_2496 == 1'd0) & (select_ln923_2_reg_2492 == 1'd0) & (select_ln923_1_reg_2488 == 1'd0) & (select_ln923_reg_2484 == 1'd0) & (icmp_ln923_1_reg_2480 == 1'd0) & (icmp_ln923_reg_2471 == 1'd0) & (icmp_ln899_reg_2462 == 1'd0));
end

always @ (*) begin
    ap_condition_396 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_405 = ((icmp_ln923_1_fu_676_p2 == 1'd1) & (icmp_ln923_fu_644_p2 == 1'd0) & (icmp_ln899_fu_608_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_409 = ((select_ln923_reg_2484 == 1'd1) & (icmp_ln923_1_reg_2480 == 1'd0) & (icmp_ln923_reg_2471 == 1'd0) & (icmp_ln899_reg_2462 == 1'd0));
end

always @ (*) begin
    ap_condition_413 = ((select_ln923_1_reg_2488 == 1'd1) & (select_ln923_reg_2484 == 1'd0) & (icmp_ln923_1_reg_2480 == 1'd0) & (icmp_ln923_reg_2471 == 1'd0) & (icmp_ln899_reg_2462 == 1'd0));
end

always @ (*) begin
    ap_condition_417 = ((select_ln923_2_reg_2492 == 1'd1) & (select_ln923_1_reg_2488 == 1'd0) & (select_ln923_reg_2484 == 1'd0) & (icmp_ln923_1_reg_2480 == 1'd0) & (icmp_ln923_reg_2471 == 1'd0) & (icmp_ln899_reg_2462 == 1'd0));
end

always @ (*) begin
    ap_condition_421 = ((select_ln923_3_reg_2496 == 1'd1) & (select_ln923_2_reg_2492 == 1'd0) & (select_ln923_1_reg_2488 == 1'd0) & (select_ln923_reg_2484 == 1'd0) & (icmp_ln923_1_reg_2480 == 1'd0) & (icmp_ln923_reg_2471 == 1'd0) & (icmp_ln899_reg_2462 == 1'd0));
end

always @ (*) begin
    ap_condition_425 = ((select_ln923_4_reg_2500 == 1'd1) & (select_ln923_3_reg_2496 == 1'd0) & (select_ln923_2_reg_2492 == 1'd0) & (select_ln923_1_reg_2488 == 1'd0) & (select_ln923_reg_2484 == 1'd0) & (icmp_ln923_1_reg_2480 == 1'd0) & (icmp_ln923_reg_2471 == 1'd0) & (icmp_ln899_reg_2462 == 1'd0));
end

always @ (*) begin
    ap_condition_429 = ((select_ln923_5_reg_2504 == 1'd1) & (select_ln923_4_reg_2500 == 1'd0) & (select_ln923_3_reg_2496 == 1'd0) & (select_ln923_2_reg_2492 == 1'd0) & (select_ln923_1_reg_2488 == 1'd0) & (select_ln923_reg_2484 == 1'd0) & (icmp_ln923_1_reg_2480 == 1'd0) & (icmp_ln923_reg_2471 == 1'd0) & (icmp_ln899_reg_2462 == 1'd0));
end

always @ (*) begin
    ap_condition_433 = ((select_ln923_6_reg_2508 == 1'd1) & (select_ln923_5_reg_2504 == 1'd0) & (select_ln923_4_reg_2500 == 1'd0) & (select_ln923_3_reg_2496 == 1'd0) & (select_ln923_2_reg_2492 == 1'd0) & (select_ln923_1_reg_2488 == 1'd0) & (select_ln923_reg_2484 == 1'd0) & (icmp_ln923_1_reg_2480 == 1'd0) & (icmp_ln923_reg_2471 == 1'd0) & (icmp_ln899_reg_2462 == 1'd0));
end

always @ (*) begin
    ap_condition_437 = ((select_ln923_7_reg_2512 == 1'd1) & (select_ln923_6_reg_2508 == 1'd0) & (select_ln923_5_reg_2504 == 1'd0) & (select_ln923_4_reg_2500 == 1'd0) & (select_ln923_3_reg_2496 == 1'd0) & (select_ln923_2_reg_2492 == 1'd0) & (select_ln923_1_reg_2488 == 1'd0) & (select_ln923_reg_2484 == 1'd0) & (icmp_ln923_1_reg_2480 == 1'd0) & (icmp_ln923_reg_2471 == 1'd0) & (icmp_ln899_reg_2462 == 1'd0));
end

always @ (*) begin
    ap_condition_441 = ((select_ln923_8_reg_2516 == 1'd1) & (select_ln923_7_reg_2512 == 1'd0) & (select_ln923_6_reg_2508 == 1'd0) & (select_ln923_5_reg_2504 == 1'd0) & (select_ln923_4_reg_2500 == 1'd0) & (select_ln923_3_reg_2496 == 1'd0) & (select_ln923_2_reg_2492 == 1'd0) & (select_ln923_1_reg_2488 == 1'd0) & (select_ln923_reg_2484 == 1'd0) & (icmp_ln923_1_reg_2480 == 1'd0) & (icmp_ln923_reg_2471 == 1'd0) & (icmp_ln899_reg_2462 == 1'd0));
end

always @ (*) begin
    ap_condition_445 = ((select_ln923_9_reg_2520 == 1'd1) & (select_ln923_8_reg_2516 == 1'd0) & (select_ln923_7_reg_2512 == 1'd0) & (select_ln923_6_reg_2508 == 1'd0) & (select_ln923_5_reg_2504 == 1'd0) & (select_ln923_4_reg_2500 == 1'd0) & (select_ln923_3_reg_2496 == 1'd0) & (select_ln923_2_reg_2492 == 1'd0) & (select_ln923_1_reg_2488 == 1'd0) & (select_ln923_reg_2484 == 1'd0) & (icmp_ln923_1_reg_2480 == 1'd0) & (icmp_ln923_reg_2471 == 1'd0) & (icmp_ln899_reg_2462 == 1'd0));
end

always @ (*) begin
    ap_condition_449 = ((select_ln923_10_reg_2524 == 1'd1) & (select_ln923_9_reg_2520 == 1'd0) & (select_ln923_8_reg_2516 == 1'd0) & (select_ln923_7_reg_2512 == 1'd0) & (select_ln923_6_reg_2508 == 1'd0) & (select_ln923_5_reg_2504 == 1'd0) & (select_ln923_4_reg_2500 == 1'd0) & (select_ln923_3_reg_2496 == 1'd0) & (select_ln923_2_reg_2492 == 1'd0) & (select_ln923_1_reg_2488 == 1'd0) & (select_ln923_reg_2484 == 1'd0) & (icmp_ln923_1_reg_2480 == 1'd0) & (icmp_ln923_reg_2471 == 1'd0) & (icmp_ln899_reg_2462 == 1'd0));
end

always @ (*) begin
    ap_condition_453 = ((select_ln923_11_reg_2528 == 1'd1) & (select_ln923_10_reg_2524 == 1'd0) & (select_ln923_9_reg_2520 == 1'd0) & (select_ln923_8_reg_2516 == 1'd0) & (select_ln923_7_reg_2512 == 1'd0) & (select_ln923_6_reg_2508 == 1'd0) & (select_ln923_5_reg_2504 == 1'd0) & (select_ln923_4_reg_2500 == 1'd0) & (select_ln923_3_reg_2496 == 1'd0) & (select_ln923_2_reg_2492 == 1'd0) & (select_ln923_1_reg_2488 == 1'd0) & (select_ln923_reg_2484 == 1'd0) & (icmp_ln923_1_reg_2480 == 1'd0) & (icmp_ln923_reg_2471 == 1'd0) & (icmp_ln899_reg_2462 == 1'd0));
end

always @ (*) begin
    ap_condition_457 = ((select_ln923_12_reg_2532 == 1'd1) & (select_ln923_11_reg_2528 == 1'd0) & (select_ln923_10_reg_2524 == 1'd0) & (select_ln923_9_reg_2520 == 1'd0) & (select_ln923_8_reg_2516 == 1'd0) & (select_ln923_7_reg_2512 == 1'd0) & (select_ln923_6_reg_2508 == 1'd0) & (select_ln923_5_reg_2504 == 1'd0) & (select_ln923_4_reg_2500 == 1'd0) & (select_ln923_3_reg_2496 == 1'd0) & (select_ln923_2_reg_2492 == 1'd0) & (select_ln923_1_reg_2488 == 1'd0) & (select_ln923_reg_2484 == 1'd0) & (icmp_ln923_1_reg_2480 == 1'd0) & (icmp_ln923_reg_2471 == 1'd0) & (icmp_ln899_reg_2462 == 1'd0));
end

always @ (*) begin
    ap_condition_461 = ((select_ln923_13_reg_2536 == 1'd1) & (select_ln923_12_reg_2532 == 1'd0) & (select_ln923_11_reg_2528 == 1'd0) & (select_ln923_10_reg_2524 == 1'd0) & (select_ln923_9_reg_2520 == 1'd0) & (select_ln923_8_reg_2516 == 1'd0) & (select_ln923_7_reg_2512 == 1'd0) & (select_ln923_6_reg_2508 == 1'd0) & (select_ln923_5_reg_2504 == 1'd0) & (select_ln923_4_reg_2500 == 1'd0) & (select_ln923_3_reg_2496 == 1'd0) & (select_ln923_2_reg_2492 == 1'd0) & (select_ln923_1_reg_2488 == 1'd0) & (select_ln923_reg_2484 == 1'd0) & (icmp_ln923_1_reg_2480 == 1'd0) & (icmp_ln923_reg_2471 == 1'd0) & (icmp_ln899_reg_2462 == 1'd0));
end

always @ (*) begin
    ap_condition_465 = ((select_ln923_14_reg_2540 == 1'd1) & (select_ln923_13_reg_2536 == 1'd0) & (select_ln923_12_reg_2532 == 1'd0) & (select_ln923_11_reg_2528 == 1'd0) & (select_ln923_10_reg_2524 == 1'd0) & (select_ln923_9_reg_2520 == 1'd0) & (select_ln923_8_reg_2516 == 1'd0) & (select_ln923_7_reg_2512 == 1'd0) & (select_ln923_6_reg_2508 == 1'd0) & (select_ln923_5_reg_2504 == 1'd0) & (select_ln923_4_reg_2500 == 1'd0) & (select_ln923_3_reg_2496 == 1'd0) & (select_ln923_2_reg_2492 == 1'd0) & (select_ln923_1_reg_2488 == 1'd0) & (select_ln923_reg_2484 == 1'd0) & (icmp_ln923_1_reg_2480 == 1'd0) & (icmp_ln923_reg_2471 == 1'd0) & (icmp_ln899_reg_2462 == 1'd0));
end

always @ (*) begin
    ap_condition_469 = ((select_ln923_15_reg_2544 == 1'd1) & (select_ln923_14_reg_2540 == 1'd0) & (select_ln923_13_reg_2536 == 1'd0) & (select_ln923_12_reg_2532 == 1'd0) & (select_ln923_11_reg_2528 == 1'd0) & (select_ln923_10_reg_2524 == 1'd0) & (select_ln923_9_reg_2520 == 1'd0) & (select_ln923_8_reg_2516 == 1'd0) & (select_ln923_7_reg_2512 == 1'd0) & (select_ln923_6_reg_2508 == 1'd0) & (select_ln923_5_reg_2504 == 1'd0) & (select_ln923_4_reg_2500 == 1'd0) & (select_ln923_3_reg_2496 == 1'd0) & (select_ln923_2_reg_2492 == 1'd0) & (select_ln923_1_reg_2488 == 1'd0) & (select_ln923_reg_2484 == 1'd0) & (icmp_ln923_1_reg_2480 == 1'd0) & (icmp_ln923_reg_2471 == 1'd0) & (icmp_ln899_reg_2462 == 1'd0));
end

always @ (*) begin
    ap_condition_473 = ((select_ln923_16_reg_2548 == 1'd1) & (select_ln923_15_reg_2544 == 1'd0) & (select_ln923_14_reg_2540 == 1'd0) & (select_ln923_13_reg_2536 == 1'd0) & (select_ln923_12_reg_2532 == 1'd0) & (select_ln923_11_reg_2528 == 1'd0) & (select_ln923_10_reg_2524 == 1'd0) & (select_ln923_9_reg_2520 == 1'd0) & (select_ln923_8_reg_2516 == 1'd0) & (select_ln923_7_reg_2512 == 1'd0) & (select_ln923_6_reg_2508 == 1'd0) & (select_ln923_5_reg_2504 == 1'd0) & (select_ln923_4_reg_2500 == 1'd0) & (select_ln923_3_reg_2496 == 1'd0) & (select_ln923_2_reg_2492 == 1'd0) & (select_ln923_1_reg_2488 == 1'd0) & (select_ln923_reg_2484 == 1'd0) & (icmp_ln923_1_reg_2480 == 1'd0) & (icmp_ln923_reg_2471 == 1'd0) & (icmp_ln899_reg_2462 == 1'd0));
end

always @ (*) begin
    ap_condition_477 = ((select_ln923_17_reg_2552 == 1'd1) & (select_ln923_16_reg_2548 == 1'd0) & (select_ln923_15_reg_2544 == 1'd0) & (select_ln923_14_reg_2540 == 1'd0) & (select_ln923_13_reg_2536 == 1'd0) & (select_ln923_12_reg_2532 == 1'd0) & (select_ln923_11_reg_2528 == 1'd0) & (select_ln923_10_reg_2524 == 1'd0) & (select_ln923_9_reg_2520 == 1'd0) & (select_ln923_8_reg_2516 == 1'd0) & (select_ln923_7_reg_2512 == 1'd0) & (select_ln923_6_reg_2508 == 1'd0) & (select_ln923_5_reg_2504 == 1'd0) & (select_ln923_4_reg_2500 == 1'd0) & (select_ln923_3_reg_2496 == 1'd0) & (select_ln923_2_reg_2492 == 1'd0) & (select_ln923_1_reg_2488 == 1'd0) & (select_ln923_reg_2484 == 1'd0) & (icmp_ln923_1_reg_2480 == 1'd0) & (icmp_ln923_reg_2471 == 1'd0) & (icmp_ln899_reg_2462 == 1'd0));
end

always @ (*) begin
    ap_condition_481 = ((select_ln923_18_reg_2556 == 1'd1) & (select_ln923_17_reg_2552 == 1'd0) & (select_ln923_16_reg_2548 == 1'd0) & (select_ln923_15_reg_2544 == 1'd0) & (select_ln923_14_reg_2540 == 1'd0) & (select_ln923_13_reg_2536 == 1'd0) & (select_ln923_12_reg_2532 == 1'd0) & (select_ln923_11_reg_2528 == 1'd0) & (select_ln923_10_reg_2524 == 1'd0) & (select_ln923_9_reg_2520 == 1'd0) & (select_ln923_8_reg_2516 == 1'd0) & (select_ln923_7_reg_2512 == 1'd0) & (select_ln923_6_reg_2508 == 1'd0) & (select_ln923_5_reg_2504 == 1'd0) & (select_ln923_4_reg_2500 == 1'd0) & (select_ln923_3_reg_2496 == 1'd0) & (select_ln923_2_reg_2492 == 1'd0) & (select_ln923_1_reg_2488 == 1'd0) & (select_ln923_reg_2484 == 1'd0) & (icmp_ln923_1_reg_2480 == 1'd0) & (icmp_ln923_reg_2471 == 1'd0) & (icmp_ln899_reg_2462 == 1'd0));
end

always @ (*) begin
    ap_condition_485 = ((select_ln923_19_reg_2560 == 1'd1) & (select_ln923_18_reg_2556 == 1'd0) & (select_ln923_17_reg_2552 == 1'd0) & (select_ln923_16_reg_2548 == 1'd0) & (select_ln923_15_reg_2544 == 1'd0) & (select_ln923_14_reg_2540 == 1'd0) & (select_ln923_13_reg_2536 == 1'd0) & (select_ln923_12_reg_2532 == 1'd0) & (select_ln923_11_reg_2528 == 1'd0) & (select_ln923_10_reg_2524 == 1'd0) & (select_ln923_9_reg_2520 == 1'd0) & (select_ln923_8_reg_2516 == 1'd0) & (select_ln923_7_reg_2512 == 1'd0) & (select_ln923_6_reg_2508 == 1'd0) & (select_ln923_5_reg_2504 == 1'd0) & (select_ln923_4_reg_2500 == 1'd0) & (select_ln923_3_reg_2496 == 1'd0) & (select_ln923_2_reg_2492 == 1'd0) & (select_ln923_1_reg_2488 == 1'd0) & (select_ln923_reg_2484 == 1'd0) & (icmp_ln923_1_reg_2480 == 1'd0) & (icmp_ln923_reg_2471 == 1'd0) & (icmp_ln899_reg_2462 == 1'd0));
end

always @ (*) begin
    ap_condition_489 = ((select_ln923_20_reg_2564 == 1'd1) & (select_ln923_19_reg_2560 == 1'd0) & (select_ln923_18_reg_2556 == 1'd0) & (select_ln923_17_reg_2552 == 1'd0) & (select_ln923_16_reg_2548 == 1'd0) & (select_ln923_15_reg_2544 == 1'd0) & (select_ln923_14_reg_2540 == 1'd0) & (select_ln923_13_reg_2536 == 1'd0) & (select_ln923_12_reg_2532 == 1'd0) & (select_ln923_11_reg_2528 == 1'd0) & (select_ln923_10_reg_2524 == 1'd0) & (select_ln923_9_reg_2520 == 1'd0) & (select_ln923_8_reg_2516 == 1'd0) & (select_ln923_7_reg_2512 == 1'd0) & (select_ln923_6_reg_2508 == 1'd0) & (select_ln923_5_reg_2504 == 1'd0) & (select_ln923_4_reg_2500 == 1'd0) & (select_ln923_3_reg_2496 == 1'd0) & (select_ln923_2_reg_2492 == 1'd0) & (select_ln923_1_reg_2488 == 1'd0) & (select_ln923_reg_2484 == 1'd0) & (icmp_ln923_1_reg_2480 == 1'd0) & (icmp_ln923_reg_2471 == 1'd0) & (icmp_ln899_reg_2462 == 1'd0));
end

always @ (*) begin
    ap_condition_493 = ((select_ln923_21_reg_2568 == 1'd1) & (select_ln923_20_reg_2564 == 1'd0) & (select_ln923_19_reg_2560 == 1'd0) & (select_ln923_18_reg_2556 == 1'd0) & (select_ln923_17_reg_2552 == 1'd0) & (select_ln923_16_reg_2548 == 1'd0) & (select_ln923_15_reg_2544 == 1'd0) & (select_ln923_14_reg_2540 == 1'd0) & (select_ln923_13_reg_2536 == 1'd0) & (select_ln923_12_reg_2532 == 1'd0) & (select_ln923_11_reg_2528 == 1'd0) & (select_ln923_10_reg_2524 == 1'd0) & (select_ln923_9_reg_2520 == 1'd0) & (select_ln923_8_reg_2516 == 1'd0) & (select_ln923_7_reg_2512 == 1'd0) & (select_ln923_6_reg_2508 == 1'd0) & (select_ln923_5_reg_2504 == 1'd0) & (select_ln923_4_reg_2500 == 1'd0) & (select_ln923_3_reg_2496 == 1'd0) & (select_ln923_2_reg_2492 == 1'd0) & (select_ln923_1_reg_2488 == 1'd0) & (select_ln923_reg_2484 == 1'd0) & (icmp_ln923_1_reg_2480 == 1'd0) & (icmp_ln923_reg_2471 == 1'd0) & (icmp_ln899_reg_2462 == 1'd0));
end

always @ (*) begin
    ap_condition_497 = ((select_ln923_22_reg_2572 == 1'd1) & (select_ln923_21_reg_2568 == 1'd0) & (select_ln923_20_reg_2564 == 1'd0) & (select_ln923_19_reg_2560 == 1'd0) & (select_ln923_18_reg_2556 == 1'd0) & (select_ln923_17_reg_2552 == 1'd0) & (select_ln923_16_reg_2548 == 1'd0) & (select_ln923_15_reg_2544 == 1'd0) & (select_ln923_14_reg_2540 == 1'd0) & (select_ln923_13_reg_2536 == 1'd0) & (select_ln923_12_reg_2532 == 1'd0) & (select_ln923_11_reg_2528 == 1'd0) & (select_ln923_10_reg_2524 == 1'd0) & (select_ln923_9_reg_2520 == 1'd0) & (select_ln923_8_reg_2516 == 1'd0) & (select_ln923_7_reg_2512 == 1'd0) & (select_ln923_6_reg_2508 == 1'd0) & (select_ln923_5_reg_2504 == 1'd0) & (select_ln923_4_reg_2500 == 1'd0) & (select_ln923_3_reg_2496 == 1'd0) & (select_ln923_2_reg_2492 == 1'd0) & (select_ln923_1_reg_2488 == 1'd0) & (select_ln923_reg_2484 == 1'd0) & (icmp_ln923_1_reg_2480 == 1'd0) & (icmp_ln923_reg_2471 == 1'd0) & (icmp_ln899_reg_2462 == 1'd0));
end

always @ (*) begin
    ap_condition_548 = ((icmp_ln923_25_fu_1750_p2 == 1'd1) & (select_ln923_22_fu_1734_p3 == 1'd0) & (select_ln923_21_fu_1694_p3 == 1'd0) & (select_ln923_20_fu_1648_p3 == 1'd0) & (select_ln923_19_fu_1602_p3 == 1'd0) & (select_ln923_18_fu_1556_p3 == 1'd0) & (select_ln923_17_fu_1510_p3 == 1'd0) & (select_ln923_16_fu_1464_p3 == 1'd0) & (select_ln923_15_fu_1418_p3 == 1'd0) & (select_ln923_14_fu_1372_p3 == 1'd0) & (select_ln923_13_fu_1326_p3 == 1'd0) & (select_ln923_12_fu_1280_p3 == 1'd0) & (select_ln923_11_fu_1234_p3 == 1'd0) & (select_ln923_10_fu_1188_p3 == 1'd0) & (select_ln923_9_fu_1142_p3 == 1'd0) & (select_ln923_8_fu_1096_p3 == 1'd0) & (select_ln923_7_fu_1050_p3 == 1'd0) & (select_ln923_6_fu_1004_p3 == 1'd0) & (select_ln923_5_fu_958_p3 == 1'd0) & (select_ln923_4_fu_912_p3 == 1'd0) & (select_ln923_3_fu_866_p3 == 1'd0) & (select_ln923_2_fu_820_p3 == 1'd0) & (select_ln923_1_fu_774_p3 == 1'd0) & (select_ln923_fu_728_p3 == 1'd0) & (icmp_ln923_1_fu_676_p2 == 1'd0) & (icmp_ln923_fu_644_p2 == 1'd0) & (icmp_ln899_fu_608_p2 == 1'd0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_phi_reg_pp0_iter0_b_exp_05_reg_467 = 'bx;

assign ap_phi_reg_pp0_iter0_b_frac_07_reg_398 = 'bx;

assign ap_phi_reg_pp0_iter0_r_reg_578 = 'bx;

assign ap_phi_reg_pp0_iter1_index0_2_reg_458 = 'bx;

assign ap_return = ap_phi_mux_r_phi_fu_582_p4;

assign b_frac_10_fu_1881_p3 = {{trunc_ln918_8_fu_1878_p1}, {41'd0}};

assign b_frac_11_fu_1893_p3 = {{trunc_ln918_9_fu_1890_p1}, {42'd0}};

assign b_frac_12_fu_1905_p3 = {{trunc_ln918_10_fu_1902_p1}, {43'd0}};

assign b_frac_13_fu_1917_p3 = {{trunc_ln918_11_fu_1914_p1}, {44'd0}};

assign b_frac_14_fu_1929_p3 = {{trunc_ln918_12_fu_1926_p1}, {45'd0}};

assign b_frac_15_fu_1941_p3 = {{trunc_ln918_13_fu_1938_p1}, {46'd0}};

assign b_frac_16_fu_1953_p3 = {{trunc_ln918_14_fu_1950_p1}, {47'd0}};

assign b_frac_17_fu_1965_p3 = {{trunc_ln918_15_fu_1962_p1}, {48'd0}};

assign b_frac_18_fu_1977_p3 = {{trunc_ln918_16_fu_1974_p1}, {49'd0}};

assign b_frac_19_fu_1989_p3 = {{trunc_ln918_17_fu_1986_p1}, {50'd0}};

assign b_frac_1_fu_650_p3 = {{x_val}, {32'd0}};

assign b_frac_20_fu_2001_p3 = {{trunc_ln918_18_fu_1998_p1}, {51'd0}};

assign b_frac_21_fu_2013_p3 = {{trunc_ln918_19_fu_2010_p1}, {52'd0}};

assign b_frac_22_fu_2025_p3 = {{trunc_ln918_20_fu_2022_p1}, {53'd0}};

assign b_frac_23_fu_2037_p3 = {{trunc_ln918_21_fu_2034_p1}, {54'd0}};

assign b_frac_24_fu_2049_p3 = {{trunc_ln918_22_fu_2046_p1}, {55'd0}};

assign b_frac_25_fu_1742_p3 = {{trunc_ln918_24_fu_1702_p1}, {56'd0}};

assign b_frac_26_fu_1760_p3 = {{trunc_ln925_fu_1756_p1}, {57'd0}};

assign b_frac_2_fu_1785_p3 = {{trunc_ln918_fu_1782_p1}, {33'd0}};

assign b_frac_3_fu_1797_p3 = {{trunc_ln918_1_fu_1794_p1}, {34'd0}};

assign b_frac_4_fu_1809_p3 = {{trunc_ln918_2_fu_1806_p1}, {35'd0}};

assign b_frac_5_fu_1821_p3 = {{trunc_ln918_3_fu_1818_p1}, {36'd0}};

assign b_frac_6_fu_1833_p3 = {{trunc_ln918_4_fu_1830_p1}, {37'd0}};

assign b_frac_7_fu_1845_p3 = {{trunc_ln918_5_fu_1842_p1}, {38'd0}};

assign b_frac_8_fu_1857_p3 = {{trunc_ln918_6_fu_1854_p1}, {39'd0}};

assign b_frac_9_fu_1869_p3 = {{trunc_ln918_7_fu_1866_p1}, {40'd0}};

assign b_frac_fu_614_p3 = {{x_val}, {31'd0}};

assign eZ_fu_2245_p3 = {{8'd128}, {tmp_53_reg_2681_pp0_iter12_reg}};

assign grp_fu_2176_p0 = grp_fu_2176_p00;

assign grp_fu_2176_p00 = tmp_48_reg_2634;

assign grp_fu_2176_p1 = grp_fu_2176_p10;

assign grp_fu_2176_p10 = a_reg_2628;

assign grp_fu_589_p1 = 47'd2647887844335;

assign grp_fu_594_p0 = grp_fu_594_p00;

assign grp_fu_594_p00 = tmp_53_reg_2681;

assign grp_fu_594_p1 = grp_fu_594_p10;

assign grp_fu_594_p10 = a_1_reg_2675;

assign grp_fu_598_p1 = 79'd3820094661853;

assign grp_fu_603_p1 = grp_fu_603_p10;

assign grp_fu_603_p10 = b_frac_tilde_inverse_reg_2608;

assign icmp_ln899_fu_608_p2 = (($signed(x_val) < $signed(26'd1)) ? 1'b1 : 1'b0);

assign icmp_ln923_10_fu_1076_p2 = ((and_ln923_10_fu_1068_p3 == 57'd108086391056891904) ? 1'b1 : 1'b0);

assign icmp_ln923_11_fu_1122_p2 = ((and_ln923_11_fu_1114_p3 == 57'd108086391056891904) ? 1'b1 : 1'b0);

assign icmp_ln923_12_fu_1168_p2 = ((and_ln923_12_fu_1160_p3 == 57'd108086391056891904) ? 1'b1 : 1'b0);

assign icmp_ln923_13_fu_1214_p2 = ((and_ln923_13_fu_1206_p3 == 57'd108086391056891904) ? 1'b1 : 1'b0);

assign icmp_ln923_14_fu_1260_p2 = ((and_ln923_14_fu_1252_p3 == 57'd108086391056891904) ? 1'b1 : 1'b0);

assign icmp_ln923_15_fu_1306_p2 = ((and_ln923_15_fu_1298_p3 == 57'd108086391056891904) ? 1'b1 : 1'b0);

assign icmp_ln923_16_fu_1352_p2 = ((and_ln923_16_fu_1344_p3 == 57'd108086391056891904) ? 1'b1 : 1'b0);

assign icmp_ln923_17_fu_1398_p2 = ((and_ln923_17_fu_1390_p3 == 57'd108086391056891904) ? 1'b1 : 1'b0);

assign icmp_ln923_18_fu_1444_p2 = ((and_ln923_18_fu_1436_p3 == 57'd108086391056891904) ? 1'b1 : 1'b0);

assign icmp_ln923_19_fu_1490_p2 = ((and_ln923_19_fu_1482_p3 == 57'd108086391056891904) ? 1'b1 : 1'b0);

assign icmp_ln923_1_fu_676_p2 = ((and_ln923_1_fu_668_p3 == 57'd108086391056891904) ? 1'b1 : 1'b0);

assign icmp_ln923_20_fu_1536_p2 = ((and_ln923_20_fu_1528_p3 == 57'd108086391056891904) ? 1'b1 : 1'b0);

assign icmp_ln923_21_fu_1582_p2 = ((and_ln923_21_fu_1574_p3 == 57'd108086391056891904) ? 1'b1 : 1'b0);

assign icmp_ln923_22_fu_1628_p2 = ((and_ln923_22_fu_1620_p3 == 57'd108086391056891904) ? 1'b1 : 1'b0);

assign icmp_ln923_23_fu_1674_p2 = ((and_ln923_23_fu_1666_p3 == 57'd108086391056891904) ? 1'b1 : 1'b0);

assign icmp_ln923_24_fu_1714_p2 = ((trunc_ln918_s_fu_1706_p3 == 57'd108086391056891904) ? 1'b1 : 1'b0);

assign icmp_ln923_25_fu_1750_p2 = ((b_frac_25_fu_1742_p3 == 58'd144115188075855872) ? 1'b1 : 1'b0);

assign icmp_ln923_26_fu_1768_p2 = ((b_frac_26_fu_1760_p3 != 58'd0) ? 1'b1 : 1'b0);

assign icmp_ln923_2_fu_708_p2 = ((and_ln923_2_fu_700_p3 == 57'd108086391056891904) ? 1'b1 : 1'b0);

assign icmp_ln923_3_fu_754_p2 = ((and_ln923_3_fu_746_p3 == 57'd108086391056891904) ? 1'b1 : 1'b0);

assign icmp_ln923_4_fu_800_p2 = ((and_ln923_4_fu_792_p3 == 57'd108086391056891904) ? 1'b1 : 1'b0);

assign icmp_ln923_5_fu_846_p2 = ((and_ln923_5_fu_838_p3 == 57'd108086391056891904) ? 1'b1 : 1'b0);

assign icmp_ln923_6_fu_892_p2 = ((and_ln923_6_fu_884_p3 == 57'd108086391056891904) ? 1'b1 : 1'b0);

assign icmp_ln923_7_fu_938_p2 = ((and_ln923_7_fu_930_p3 == 57'd108086391056891904) ? 1'b1 : 1'b0);

assign icmp_ln923_8_fu_984_p2 = ((and_ln923_8_fu_976_p3 == 57'd108086391056891904) ? 1'b1 : 1'b0);

assign icmp_ln923_9_fu_1030_p2 = ((and_ln923_9_fu_1022_p3 == 57'd108086391056891904) ? 1'b1 : 1'b0);

assign icmp_ln923_fu_644_p2 = ((and_ln923_s_fu_636_p3 == 57'd108086391056891904) ? 1'b1 : 1'b0);

assign log_apfixed_reduce_log0_lut_table_ap_fixed_0_5_64_array_address0 = zext_ln946_reg_2598;

assign log_apfixed_reduce_log_inverse_lut_table_array_address0 = zext_ln946_fu_2088_p1;

assign log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_address0 = zext_ln160_fu_2333_p1;

assign log_apfixed_reduce_log_lut_table_ap_fixed_7_6_64_array_address0 = zext_ln160_1_fu_2310_p1;

assign log_base_fu_2393_p2 = ($signed(sext_ln964_fu_2390_p1) + $signed(add_ln964_fu_2385_p2));

assign mul_ln962_fu_2317_p0 = zext_ln962_fu_2314_p1;

assign mul_ln962_fu_2317_p1 = zext_ln962_fu_2314_p1;

assign select_ln156_fu_2163_p3 = ((tmp_49_reg_2640[0:0] == 1'b1) ? tmp_51_fu_2152_p3 : zext_ln156_fu_2159_p1);

assign select_ln923_10_fu_1188_p3 = ((tmp_21_fu_1128_p3[0:0] == 1'b1) ? xor_ln923_10_fu_1182_p2 : icmp_ln923_12_fu_1168_p2);

assign select_ln923_11_fu_1234_p3 = ((tmp_23_fu_1174_p3[0:0] == 1'b1) ? xor_ln923_11_fu_1228_p2 : icmp_ln923_13_fu_1214_p2);

assign select_ln923_12_fu_1280_p3 = ((tmp_25_fu_1220_p3[0:0] == 1'b1) ? xor_ln923_12_fu_1274_p2 : icmp_ln923_14_fu_1260_p2);

assign select_ln923_13_fu_1326_p3 = ((tmp_27_fu_1266_p3[0:0] == 1'b1) ? xor_ln923_13_fu_1320_p2 : icmp_ln923_15_fu_1306_p2);

assign select_ln923_14_fu_1372_p3 = ((tmp_29_fu_1312_p3[0:0] == 1'b1) ? xor_ln923_14_fu_1366_p2 : icmp_ln923_16_fu_1352_p2);

assign select_ln923_15_fu_1418_p3 = ((tmp_31_fu_1358_p3[0:0] == 1'b1) ? xor_ln923_15_fu_1412_p2 : icmp_ln923_17_fu_1398_p2);

assign select_ln923_16_fu_1464_p3 = ((tmp_33_fu_1404_p3[0:0] == 1'b1) ? xor_ln923_16_fu_1458_p2 : icmp_ln923_18_fu_1444_p2);

assign select_ln923_17_fu_1510_p3 = ((tmp_35_fu_1450_p3[0:0] == 1'b1) ? xor_ln923_17_fu_1504_p2 : icmp_ln923_19_fu_1490_p2);

assign select_ln923_18_fu_1556_p3 = ((tmp_37_fu_1496_p3[0:0] == 1'b1) ? xor_ln923_18_fu_1550_p2 : icmp_ln923_20_fu_1536_p2);

assign select_ln923_19_fu_1602_p3 = ((tmp_39_fu_1542_p3[0:0] == 1'b1) ? xor_ln923_19_fu_1596_p2 : icmp_ln923_21_fu_1582_p2);

assign select_ln923_1_fu_774_p3 = ((tmp_3_fu_714_p3[0:0] == 1'b1) ? xor_ln923_1_fu_768_p2 : icmp_ln923_3_fu_754_p2);

assign select_ln923_20_fu_1648_p3 = ((tmp_41_fu_1588_p3[0:0] == 1'b1) ? xor_ln923_20_fu_1642_p2 : icmp_ln923_22_fu_1628_p2);

assign select_ln923_21_fu_1694_p3 = ((tmp_43_fu_1634_p3[0:0] == 1'b1) ? xor_ln923_21_fu_1688_p2 : icmp_ln923_23_fu_1674_p2);

assign select_ln923_22_fu_1734_p3 = ((tmp_45_fu_1680_p3[0:0] == 1'b1) ? xor_ln923_22_fu_1728_p2 : icmp_ln923_24_fu_1714_p2);

assign select_ln923_23_fu_1774_p3 = ((icmp_ln923_26_fu_1768_p2[0:0] == 1'b1) ? 6'd40 : 6'd39);

assign select_ln923_2_fu_820_p3 = ((tmp_5_fu_760_p3[0:0] == 1'b1) ? xor_ln923_2_fu_814_p2 : icmp_ln923_4_fu_800_p2);

assign select_ln923_3_fu_866_p3 = ((tmp_7_fu_806_p3[0:0] == 1'b1) ? xor_ln923_3_fu_860_p2 : icmp_ln923_5_fu_846_p2);

assign select_ln923_4_fu_912_p3 = ((tmp_9_fu_852_p3[0:0] == 1'b1) ? xor_ln923_4_fu_906_p2 : icmp_ln923_6_fu_892_p2);

assign select_ln923_5_fu_958_p3 = ((tmp_11_fu_898_p3[0:0] == 1'b1) ? xor_ln923_5_fu_952_p2 : icmp_ln923_7_fu_938_p2);

assign select_ln923_6_fu_1004_p3 = ((tmp_13_fu_944_p3[0:0] == 1'b1) ? xor_ln923_6_fu_998_p2 : icmp_ln923_8_fu_984_p2);

assign select_ln923_7_fu_1050_p3 = ((tmp_15_fu_990_p3[0:0] == 1'b1) ? xor_ln923_7_fu_1044_p2 : icmp_ln923_9_fu_1030_p2);

assign select_ln923_8_fu_1096_p3 = ((tmp_17_fu_1036_p3[0:0] == 1'b1) ? xor_ln923_8_fu_1090_p2 : icmp_ln923_10_fu_1076_p2);

assign select_ln923_9_fu_1142_p3 = ((tmp_19_fu_1082_p3[0:0] == 1'b1) ? xor_ln923_9_fu_1136_p2 : icmp_ln923_11_fu_1122_p2);

assign select_ln923_fu_728_p3 = ((tmp_fu_682_p3[0:0] == 1'b1) ? xor_ln923_fu_722_p2 : icmp_ln923_2_fu_708_p2);

assign sext_ln962_fu_2371_p1 = $signed(trunc_ln962_1_fu_2361_p4);

assign sext_ln964_fu_2390_p1 = $signed(add_ln964_1_reg_2732);

assign sext_ln970_2_fu_2415_p1 = $signed(mul_ln970_reg_2757);

assign shl_ln158_1_fu_2182_p3 = {{tmp_52_reg_2650_pp0_iter9_reg}, {8'd0}};

assign shl_ln158_2_fu_2252_p3 = {{tmp_54_reg_2687_pp0_iter12_reg}, {14'd0}};

assign shl_ln1_fu_2341_p3 = {{tmp_55_reg_2707_pp0_iter14_reg}, {15'd0}};

assign shl_ln2_fu_2408_p3 = {{mul_ln970_1_reg_2752}, {37'd0}};

assign shl_ln_fu_2273_p3 = {{mul_ln158_1_reg_2702}, {1'd0}};

assign sub_ln158_1_fu_2284_p2 = (add_ln158_1_fu_2267_p2 - zext_ln158_8_fu_2280_p1);

assign sub_ln158_fu_2201_p2 = (add_ln158_fu_2193_p2 - zext_ln158_3_fu_2198_p1);

assign sub_ln962_fu_2355_p2 = (zext_ln962_1_fu_2348_p1 - zext_ln962_2_fu_2352_p1);

assign tmp_10_fu_874_p4 = {{x_val[19:18]}};

assign tmp_11_fu_898_p3 = x_val[32'd19];

assign tmp_12_fu_920_p4 = {{x_val[18:17]}};

assign tmp_13_fu_944_p3 = x_val[32'd18];

assign tmp_14_fu_966_p4 = {{x_val[17:16]}};

assign tmp_15_fu_990_p3 = x_val[32'd17];

assign tmp_16_fu_1012_p4 = {{x_val[16:15]}};

assign tmp_17_fu_1036_p3 = x_val[32'd16];

assign tmp_18_fu_1058_p4 = {{x_val[15:14]}};

assign tmp_19_fu_1082_p3 = x_val[32'd15];

assign tmp_1_fu_658_p4 = {{x_val[24:23]}};

assign tmp_20_fu_1104_p4 = {{x_val[14:13]}};

assign tmp_21_fu_1128_p3 = x_val[32'd14];

assign tmp_22_fu_1150_p4 = {{x_val[13:12]}};

assign tmp_23_fu_1174_p3 = x_val[32'd13];

assign tmp_24_fu_1196_p4 = {{x_val[12:11]}};

assign tmp_25_fu_1220_p3 = x_val[32'd12];

assign tmp_26_fu_1242_p4 = {{x_val[11:10]}};

assign tmp_27_fu_1266_p3 = x_val[32'd11];

assign tmp_28_fu_1288_p4 = {{x_val[10:9]}};

assign tmp_29_fu_1312_p3 = x_val[32'd10];

assign tmp_2_fu_690_p4 = {{x_val[23:22]}};

assign tmp_30_fu_1334_p4 = {{x_val[9:8]}};

assign tmp_31_fu_1358_p3 = x_val[32'd9];

assign tmp_32_fu_1380_p4 = {{x_val[8:7]}};

assign tmp_33_fu_1404_p3 = x_val[32'd8];

assign tmp_34_fu_1426_p4 = {{x_val[7:6]}};

assign tmp_35_fu_1450_p3 = x_val[32'd7];

assign tmp_36_fu_1472_p4 = {{x_val[6:5]}};

assign tmp_37_fu_1496_p3 = x_val[32'd6];

assign tmp_38_fu_1518_p4 = {{x_val[5:4]}};

assign tmp_39_fu_1542_p3 = x_val[32'd5];

assign tmp_3_fu_714_p3 = x_val[32'd23];

assign tmp_40_fu_1564_p4 = {{x_val[4:3]}};

assign tmp_41_fu_1588_p3 = x_val[32'd4];

assign tmp_42_fu_1610_p4 = {{x_val[3:2]}};

assign tmp_43_fu_1634_p3 = x_val[32'd3];

assign tmp_44_fu_1656_p4 = {{x_val[2:1]}};

assign tmp_45_fu_1680_p3 = x_val[32'd2];

assign tmp_46_fu_1720_p3 = x_val[32'd1];

assign tmp_47_fu_2058_p3 = ap_phi_mux_b_frac_07_phi_fu_401_p54[32'd57];

assign tmp_4_fu_736_p4 = {{x_val[22:21]}};

assign tmp_51_fu_2152_p3 = {{5'd16}, {tmp_48_reg_2634}};

assign tmp_5_fu_760_p3 = x_val[32'd22];

assign tmp_6_fu_782_p4 = {{x_val[21:20]}};

assign tmp_7_fu_806_p3 = x_val[32'd21];

assign tmp_8_fu_828_p4 = {{x_val[20:19]}};

assign tmp_9_fu_852_p3 = x_val[32'd20];

assign tmp_fu_682_p3 = x_val[32'd24];

assign tmp_s_fu_626_p4 = {{x_val[25:24]}};

assign trunc_ln918_10_fu_1902_p1 = x_val_read_reg_2435[14:0];

assign trunc_ln918_11_fu_1914_p1 = x_val_read_reg_2435[13:0];

assign trunc_ln918_12_fu_1926_p1 = x_val_read_reg_2435[12:0];

assign trunc_ln918_13_fu_1938_p1 = x_val_read_reg_2435[11:0];

assign trunc_ln918_14_fu_1950_p1 = x_val_read_reg_2435[10:0];

assign trunc_ln918_15_fu_1962_p1 = x_val_read_reg_2435[9:0];

assign trunc_ln918_16_fu_1974_p1 = x_val_read_reg_2435[8:0];

assign trunc_ln918_17_fu_1986_p1 = x_val_read_reg_2435[7:0];

assign trunc_ln918_18_fu_1998_p1 = x_val_read_reg_2435[6:0];

assign trunc_ln918_19_fu_2010_p1 = x_val_read_reg_2435[5:0];

assign trunc_ln918_1_fu_1794_p1 = x_val_read_reg_2435[23:0];

assign trunc_ln918_20_fu_2022_p1 = x_val_read_reg_2435[4:0];

assign trunc_ln918_21_fu_2034_p1 = x_val_read_reg_2435[3:0];

assign trunc_ln918_22_fu_2046_p1 = x_val_read_reg_2435[2:0];

assign trunc_ln918_24_fu_1702_p1 = x_val[1:0];

assign trunc_ln918_2_fu_1806_p1 = x_val_read_reg_2435[22:0];

assign trunc_ln918_3_fu_1818_p1 = x_val_read_reg_2435[21:0];

assign trunc_ln918_4_fu_1830_p1 = x_val_read_reg_2435[20:0];

assign trunc_ln918_5_fu_1842_p1 = x_val_read_reg_2435[19:0];

assign trunc_ln918_6_fu_1854_p1 = x_val_read_reg_2435[18:0];

assign trunc_ln918_7_fu_1866_p1 = x_val_read_reg_2435[17:0];

assign trunc_ln918_8_fu_1878_p1 = x_val_read_reg_2435[16:0];

assign trunc_ln918_9_fu_1890_p1 = x_val_read_reg_2435[15:0];

assign trunc_ln918_fu_1782_p1 = x_val_read_reg_2435[24:0];

assign trunc_ln918_s_fu_1706_p3 = {{trunc_ln918_24_fu_1702_p1}, {55'd0}};

assign trunc_ln925_fu_1756_p1 = x_val[0:0];

assign trunc_ln962_1_fu_2361_p4 = {{sub_ln962_fu_2355_p2[40:15]}};

assign xor_ln923_10_fu_1182_p2 = (tmp_23_fu_1174_p3 ^ 1'd1);

assign xor_ln923_11_fu_1228_p2 = (tmp_25_fu_1220_p3 ^ 1'd1);

assign xor_ln923_12_fu_1274_p2 = (tmp_27_fu_1266_p3 ^ 1'd1);

assign xor_ln923_13_fu_1320_p2 = (tmp_29_fu_1312_p3 ^ 1'd1);

assign xor_ln923_14_fu_1366_p2 = (tmp_31_fu_1358_p3 ^ 1'd1);

assign xor_ln923_15_fu_1412_p2 = (tmp_33_fu_1404_p3 ^ 1'd1);

assign xor_ln923_16_fu_1458_p2 = (tmp_35_fu_1450_p3 ^ 1'd1);

assign xor_ln923_17_fu_1504_p2 = (tmp_37_fu_1496_p3 ^ 1'd1);

assign xor_ln923_18_fu_1550_p2 = (tmp_39_fu_1542_p3 ^ 1'd1);

assign xor_ln923_19_fu_1596_p2 = (tmp_41_fu_1588_p3 ^ 1'd1);

assign xor_ln923_1_fu_768_p2 = (tmp_5_fu_760_p3 ^ 1'd1);

assign xor_ln923_20_fu_1642_p2 = (tmp_43_fu_1634_p3 ^ 1'd1);

assign xor_ln923_21_fu_1688_p2 = (tmp_45_fu_1680_p3 ^ 1'd1);

assign xor_ln923_22_fu_1728_p2 = (tmp_46_fu_1720_p3 ^ 1'd1);

assign xor_ln923_2_fu_814_p2 = (tmp_7_fu_806_p3 ^ 1'd1);

assign xor_ln923_3_fu_860_p2 = (tmp_9_fu_852_p3 ^ 1'd1);

assign xor_ln923_4_fu_906_p2 = (tmp_11_fu_898_p3 ^ 1'd1);

assign xor_ln923_5_fu_952_p2 = (tmp_13_fu_944_p3 ^ 1'd1);

assign xor_ln923_6_fu_998_p2 = (tmp_15_fu_990_p3 ^ 1'd1);

assign xor_ln923_7_fu_1044_p2 = (tmp_17_fu_1036_p3 ^ 1'd1);

assign xor_ln923_8_fu_1090_p2 = (tmp_19_fu_1082_p3 ^ 1'd1);

assign xor_ln923_9_fu_1136_p2 = (tmp_21_fu_1128_p3 ^ 1'd1);

assign xor_ln923_fu_722_p2 = (tmp_3_fu_714_p3 ^ 1'd1);

assign zext_ln156_cast_fu_2145_p3 = {{5'd16}, {tmp_50_reg_2645}};

assign zext_ln156_fu_2159_p1 = zext_ln156_cast_fu_2145_p3;

assign zext_ln158_3_fu_2198_p1 = mul_ln158_reg_2670;

assign zext_ln158_4_fu_2259_p1 = shl_ln158_2_fu_2252_p3;

assign zext_ln158_5_fu_2263_p1 = eZ_fu_2245_p3;

assign zext_ln158_8_fu_2280_p1 = shl_ln_fu_2273_p3;

assign zext_ln158_fu_2189_p1 = shl_ln158_1_fu_2182_p3;

assign zext_ln160_1_fu_2310_p1 = a_1_reg_2675_pp0_iter13_reg;

assign zext_ln160_fu_2333_p1 = a_reg_2628_pp0_iter14_reg;

assign zext_ln253_1_fu_2337_p1 = log_apfixed_reduce_log_lut_table_ap_fixed_7_6_64_array_q0;

assign zext_ln253_fu_2381_p1 = log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_q0;

assign zext_ln925_fu_622_p1 = b_frac_fu_614_p3;

assign zext_ln946_fu_2088_p1 = ap_phi_mux_index0_2_phi_fu_461_p4;

assign zext_ln962_1_fu_2348_p1 = shl_ln1_fu_2341_p3;

assign zext_ln962_2_fu_2352_p1 = lshr_ln_reg_2722;

assign zext_ln962_fu_2314_p1 = tmp_56_reg_2712;

always @ (posedge ap_clk) begin
    b_frac_26_reg_2585[56:0] <= 57'b000000000000000000000000000000000000000000000000000000000;
    select_ln923_23_reg_2590[5:4] <= 2'b10;
    zext_ln946_reg_2598[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    select_ln156_reg_2655[40:38] <= 3'b000;
    select_ln156_reg_2655_pp0_iter9_reg[40:38] <= 3'b000;
end

endmodule //dbfs_converter_log10_48_24_s
