================================================================================ 
Commit: 6c192570aee85475aeebf7d28749abd5e32ea690 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Aug 12 16:27:59 2022 +0530 
-------------------------------------------------------------------------------- 
Updated files
ClientOneSiliconPkg/SiPkg.dec
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc
ClientOneSiliconPkg/SiPkg.dec

================================================================================ 
Commit: ce09e8c9719626cafafa1d8a3cce672b408ba47b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Aug 12 16:23:40 2022 +0530 
-------------------------------------------------------------------------------- 
Update BIOS ID to 3323

[Impacted Platform]
ADL S, P, M

Hsd-es-id: NA
Original commit date: Wed Aug 3 11:40:31 2022 +0530
Change-Id: Iade335538b7a0e33cb7388c3de6ca877c1b3f8a1
Original commit hash: 652f1d4e597e5c46a2fea46c7396c7090d4a2b2a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 35b8d9ab21172a082ac06c4bb702ba35bd1dbc5c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Aug 12 16:23:38 2022 +0530 
-------------------------------------------------------------------------------- 
[PCH][ADL] Fix unsafe usage of external buffer

Hsd-es-id: 18020908819, 16017513714
Original commit date: Tue Aug 2 16:43:30 2022 -0700
Change-Id: I36da0748714db71d4b44730584ce4735436b48a7
Original commit hash: 2452054aba96ee68bd573db1aac57dc01503cd92

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Spi/Dxe/SpiSmmStub.c

================================================================================ 
Commit: 486ac7f0447d0d29a5d6e80b3bc3f6a0b51b34b0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Aug 12 16:23:37 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL] Update BIOS ID and FSP Version for 3322_00 Label

[Issue/Feature Description]
Need to Update BIOS ID and FSP Version for label build

[Resolution]
Update BIOS ID and FSP Version for label build

Package/Module:
AlderLakeBoardPkg/BiosId.env
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

[Impacted Platform]
ADL-P/M/S

Hsd-es-id: N/A
Original commit date: Tue Aug 2 10:34:34 2022 +0530
Change-Id: I9f0966a2d23b8a6cd0e6b0370cee2ff95a7e09fc
Original commit hash: bd3d15fc61542f43d43d6228e9cd0a88ad081d70

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: a081c3587192854f949ad19f606527e27e1485b2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Aug 12 16:23:35 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-P/M] Add new microcode for Lx/Rx Production patchID 0x00000423

[Impacted Platform]
ADL - P/M

Hsd-es-id: 16017480734
Original commit date: Mon Aug 1 15:22:31 2022 +0530
Change-Id: I6a519bcb18d3493d43fbd217da24f71aba370983
Original commit hash: 4d0977e76973fdbcd024f3e75d5c449b753caa09

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: b6a73fc077b5b71f3a19e243f911d2ec4203caa2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Aug 12 16:23:33 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-S]Microcode patch 0x00000025 update for ADLS C0

Updated patch 0x00000025 for ADLS C0

Package/Module:
Microcode/m_07_90672_00000025

[Impacted Platform]
Default ADL-S

Hsd-es-id: 22015573394
Original commit date: Mon Aug 1 11:37:41 2022 -0700
Change-Id: I45c876769e63a21c0b1f1f2f4a1a7960ed962f7b
Original commit hash: 19517e5b1f8aa2786dd2cd8dd4e8e44da48f0ad6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: bb1837f65e5e0c2a9c5b84474d2d135bc71f7736 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Aug 12 16:23:31 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL] Update BIOS ID and FSP Version for 3315_00 Label

[Issue/Feature Description]
Update BIOS ID and FSP Version for the label build

[Resolution]
Update BIOS ID and FSP Version for the label build

Package/Module:
AlderLakeBoardPkg/BiosId.env
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

[Impacted Platform]
ADL-P/M/S

Hsd-es-id: N/A
Original commit date: Fri Jul 29 11:58:25 2022 +0530
Change-Id: I0d37097d5714593d22338b039439da8040e15b3b
Original commit hash: 86e18c017805f5744c18bbcbefd36b87922039ad

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 5bf203eb5b17f92689c98c16a73766529e8099dd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Aug 12 16:23:29 2022 +0530 
-------------------------------------------------------------------------------- 
SUT might not trigger global reset after enter an incorrect password 3 times in MEBx menu

[Issue Description]
When login attempts exceeded, if there is no reset required after exiting MEBx, global reset is not happening.

[Resolution]
Issue a global reset when exit MEBx. This gives user chance to save changes if there is any change made before entering MEBx.

Package/Module:
Features/Manageability/MebxFeaturePkg

[Impacted Platform]
ADL.

Hsd-es-id: 15011659503
Original commit date: Fri Jul 29 13:11:45 2022 +0800
Change-Id: I9bd478f0ca4a56430bd7abe314d56a29f1120e46
Original commit hash: c523a734ec9b192d8b134abf7ba5d8e70cbc8d53

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Manageability/MebxFeaturePkg/MebxSetup/MebxSettings.c
Features/Manageability/MebxFeaturePkg/MebxSetup/MebxSetup.c
Features/Manageability/MebxFeaturePkg/MebxSetup/MebxStrings.uni

================================================================================ 
Commit: 8db3cfd8b72a17a95aa004771cf844ddb9ee5de7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Aug 12 16:23:27 2022 +0530 
-------------------------------------------------------------------------------- 
Features/Storage: Set UFS device Ref clk frequency to 19.2Mhz.

UFS Host subsystem supplies 19.2 MHz as REF_CLK and hence need
to set UFS device Ref clk frequency attribute to 19.2Mhz.

Hsd-es-id: 16017460098
Original commit date: Tue Apr 5 21:15:03 2022 +0530
Change-Id: Idfc720783923f44d7ff0b11c309e67226d1932bc
Original commit hash: 28f334b6e501d39162b2727b5d89f89c4712a5db

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Storage/UfsFeaturePkg/UfsPlatform/UfsPlatform.c

================================================================================ 
Commit: 561ef6cc0460a5f7fc850df30c4c6a9861e2e521 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Aug 12 16:23:25 2022 +0530 
-------------------------------------------------------------------------------- 
Updated Readme.md file

[Issue/Feature Description]
Updated Readme.md file while include BKM for UFS device provisioning
tool

Hsd-es-id: 16017265142
Original commit date: Tue Jul 12 01:06:00 2022 -0700
Change-Id: I471498c1ae844f142bb4df49aab6774a85d79037
Original commit hash: 36fba3aa972758f66c437a9615f316ea283b6076

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Storage/UfsFeaturePkg/UfsProvisioningTool/Readme.md

================================================================================ 
Commit: 2220f2d2dc482022c7e07abc01d11d5ad423a973 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Aug 12 16:23:24 2022 +0530 
-------------------------------------------------------------------------------- 
Feature/Storage: Fixed write Booster enable failure in ufs provisioning tool.

[Issue/Feature Description]
dExtendedUFSFeaturesSupport field in device descriptor indicates whether
write booster feature is supported by the given UFS card or not which is
misinterpreted and hence caused failure to enabled this feature.

[Resolution]
Swap the Endianess of the dExtendedUFSFeaturesSupport before interpretting.

Package/Module: Features\Storage\UfsFeaturePkg\UfsProvisioningTool

[Impacted Platform]
ALL

Hsd-es-id: 16017223991
Original commit date: Wed Jul 6 16:44:04 2022 +0530
Change-Id: Ibb94fb03f600d47ca567a74546d1939cbaaae990
Original commit hash: 5dd45e4391ac1cc53f90aace4316a9e688d79078

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Storage/UfsFeaturePkg/UfsProvisioningTool/UFSProvisioningTool.c

================================================================================ 
Commit: b0a154a5b83cae63e6554e20c30b7f6122e4d3c7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Aug 12 16:23:22 2022 +0530 
-------------------------------------------------------------------------------- 
Feature/Storage: Fixed failure of UFS card re-provisioning from 8 LUNs to fewer LUNs

EFI UFS Provisioning Tool is not clearing previously allocated configuration
and hence config descriptor write in the tool failed when it is trying to allocate
fewer LUNs. This is fixed by clearing unit descriptor part corresponding to previous
configuration in the configuration descriptor.

Hsd-es-id: 16017167348
Original commit date: Fri Jul 1 11:41:20 2022 +0530
Change-Id: I60cfac84be5089d6c2b0bf99c8bebe9dd78fb333
Original commit hash: 76ca64ddcd81decd5eae6cbaea20f8db00d2707b

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Storage/UfsFeaturePkg/UfsProvisioningTool/UFSProvisioningTool.c

================================================================================ 
Commit: f4ab3a734ed1f4f070d53eeb7e15d4b101796ace 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Aug 12 16:23:20 2022 +0530 
-------------------------------------------------------------------------------- 
Feature/Storage: Add support for Ufs Card Provisioning--Part2

This Utility can be copied to USB pen drive. And invoke
to provision the blank ufs card. Also can be used to
reprovision or lock the configuration.

Hsd-es-id: 16017460079
Original commit date: Fri Jun 3 18:28:19 2022 +0530
Change-Id: Ia09942836c244471cc89e558d4630c35f6c5b5c6
Original commit hash: d34cf7f0e6f1eb45d5883a297a4297adf87d7a2c

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Storage/UfsFeaturePkg/UfsProvisioningTool/UFSProvisioningTool.c
Features/Storage/UfsFeaturePkg/UfsProvisioningTool/UFSProvisioningTool.h

================================================================================ 
Commit: 77fcbfbeab13e443e9e9c9988cc6d564578b816f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Aug 12 16:23:18 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-N]: Updated the UfsProvisioningTool Readme.md

Hsd-es-id: 16017460079
Original commit date: Thu Jun 2 14:16:25 2022 +0530
Change-Id: Ic1c1a01ecbc05bdd02f1e9888bb86f002ea17c2e
Original commit hash: e127fdf4e31f51c8bf60e1436c1a66f6ed960291

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Storage/UfsFeaturePkg/UfsProvisioningTool/Readme.md

================================================================================ 
Commit: 329cc34865c368281f462a131302765a17a83d88 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Aug 12 16:23:16 2022 +0530 
-------------------------------------------------------------------------------- 
Feature/Storage: Add support for Ufs Card Provisioning.
This Utility can be copied to USB pen drive. And invoke
to provision the blank ufs card. Also can be used to
reprovision or lock the configuration.

Hsd-es-id: 16017460079
Original commit date: Sat May 28 01:05:44 2022 -0700
Change-Id: Ida2f0f5ec49108edc666fa67cd025dbbdf4bdaa0
Original commit hash: a457f206c8112000467178a95f00adc6d2454bc1

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Storage/UfsFeaturePkg/UfsProvisioningTool/UFSProvisioningTool.c
Features/Storage/UfsFeaturePkg/UfsProvisioningTool/UFSProvisioningTool.h

================================================================================ 
Commit: 2fd76fd1f8490062ea0622e4999758bac262c094 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Aug 12 16:23:14 2022 +0530 
-------------------------------------------------------------------------------- 
Feature/Storage: Add support for Ufs Card Provisioning.
This Utility can be copied to USB pen drive. And invoke
to provision the blank ufs card. Also can be used to
reprovision or lock the configuration.

Hsd-es-id: 16017460079
Original commit date: Tue May 24 23:12:47 2022 -0700
Change-Id: Ida2f0f5ec49108edc666fa67cd025dbbdf4bdaa0
Original commit hash: 15af911ba18dbd7c70b62c5a304b1cb415cf26c1

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Storage/UfsFeaturePkg/UfsProvisioningTool/UFSProvisioningTool.c

================================================================================ 
Commit: aef565ccf9251c02a29fb311ab4a2ebcf3fba066 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Aug 12 16:23:13 2022 +0530 
-------------------------------------------------------------------------------- 
Updated the review comments and added Readme.md file

Hsd-es-id: 16017460079
Original commit date: Wed May 18 03:42:17 2022 -0700
Change-Id: Ida2f0f5ec49108edc666fa67cd025dbbdf4bdaa0
Original commit hash: 1e630f25f5acdb38ee734ec38ae32b5327708234

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Storage/UfsFeaturePkg/UfsProvisioningTool/Readme.md
Features/Storage/UfsFeaturePkg/UfsProvisioningTool/UFSProvisioningTool.c

================================================================================ 
Commit: 7cee4a1f671defcbc91c2eafcc530280601e86d1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Aug 12 16:23:11 2022 +0530 
-------------------------------------------------------------------------------- 
Feature/Storage: Add support for Ufs Card Provisioning

This Utility can be copied to USB pen drive. And invoke
to provision the blank ufs card. Also can be used to
reprovision or lock the configuration.

Hsd-es-id: 16017460079
Original commit date: Thu May 12 23:15:27 2022 +0530
Change-Id: Ida2f0f5ec49108edc666fa67cd025dbbdf4bdaa0
Original commit hash: c6e2f4a386396e185a99f076062995b0f58141b7

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Storage/UfsFeaturePkg/Include/UfsFeature.dsc
Features/Storage/UfsFeaturePkg/UfsProvisioningTool/UFSProvisioningTool.c
Features/Storage/UfsFeaturePkg/UfsProvisioningTool/UFSProvisioningTool.h
Features/Storage/UfsFeaturePkg/UfsProvisioningTool/UFSProvisioningTool.inf

================================================================================ 
Commit: a27f31360b72f8d954e8e57039befbc64a8e3915 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Aug 12 16:23:09 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.60

Hsd-es-id: N/A
Original commit date: Wed Jul 27 03:11:14 2022 -0700
Original commit hash: 207f1056dd4ea7e2d2562b39e8c017fb4a257d5d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b3f4fb8d6e9ce18d01aa09e4f079678cdcf3e8b7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Aug 12 16:23:07 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-S | DDR5 | OC] Add OCSafeMode to control some OverClocking configs

[Issue/Feature Description]
Some XMP memory modules use very aggressive timing parameters.
Memory training might fail. MRC uses workaround to tune them, such like
tCL. However, some special memory modules do work with such aggressive
configures.

MRC need add a BIOS knob to control it.

[Resolution]
Add OCSafeMode to control some OverClocking configs.
When OCSafeMode=1, MRC uses less aggressive configures.
By default, OCSafeMode=1.

Package/Module:

[Impacted Platform]
ADL-S DDR5 DDR4 OC.

Hsd-es-id: 13010017553
Original commit date: Tue Jul 26 15:18:45 2022 +0800
Change-Id: I4f5074e8c1bebbf088305e1012f6ae23ef08549a
Original commit hash: 63c8fc2df3ff63ca79b257d67fa625354089d174

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver2/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: bdeea02519100568f23a7fe7ab5fad07d59051a6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Aug 12 16:23:04 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.59

Hsd-es-id: N/A
Original commit date: Sun Jul 24 19:21:26 2022 -0700
Original commit hash: 94f9ca7042afe4185f37b33a1e0428d4f0e6e9da

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5bd7e6baebc43eafb29aa6c1657debe9b087654a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Aug 12 16:23:02 2022 +0530 
-------------------------------------------------------------------------------- 
Set dxtx_cmn_forceodton for DCC training.

[Feature Description]
Set dxtx_cmn_forceodton for DCC training.

[Resolution]
Set dxtx_cmn_forceodton = 1 at the entry of pre sdl and post sdl DCC training, and restore it back at the end of pre sdl and post sdl DCC training.

Package/Module: MRC

[Impacted Platform]
DDR5 LPDDR5

Hsd-es-id: 15011635295
Original commit date: Thu Jul 21 11:00:51 2022 +0800
Change-Id: I620cf334999bb26fd36c5e33a25c888fa8d45a1c
Original commit hash: 7c6959b91bf8d48624701c12a60f9419869c381f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApiInt.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: 3354f5fad174d717071d17a1fc40ae8aedef4a7b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Aug 12 16:23:00 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.58

Hsd-es-id: N/A
Original commit date: Sun Jul 24 07:43:00 2022 -0700
Original commit hash: 3973b3763fadc39512e281ccfd5169660f0c0bc9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d8c32dfc00be3729838dc269abd64364ef406a83 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Aug 12 16:22:57 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.57

Hsd-es-id: N/A
Original commit date: Thu Jul 21 23:18:57 2022 -0700
Original commit hash: b2fa52fb4f9e1f371c774394d6113a263c93f54d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: bc6b553615db3acbe63eb747b4e5b902b3a5d4d6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Aug 12 16:22:55 2022 +0530 
-------------------------------------------------------------------------------- 
DCM update for DDR5 and LPDDR5

[Feature Description]
Set IccMax = 0x7 for all frequencies for DDR5 and LPDDR5

[Resolution]
Set IccMax = 0x7 for all frequencies for DDR5 and LPDDR5

Package/Module: MRC

[Impacted Platform]
DDR5 and LPDDR5

Hsd-es-id: 15011629118
Original commit date: Sun Jul 10 23:06:53 2022 +0800
Change-Id: I4c1fa1b3757c134cd29da1136c73474d582281da
Original commit hash: b34ed6046df06c9dc578566147d2687baed3c792

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 50406ffb0ce70ca307dc2901f6e518930d64332c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Aug 12 16:22:53 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.56

Hsd-es-id: N/A
Original commit date: Wed Jul 20 11:36:22 2022 +0800
Original commit hash: 45769b318c2cbaba4c256533a914e6ce580b1eaa

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 07a03311fea7aa111c8fbc1729b281fce1c2a97b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Aug 12 16:22:51 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][22015524864][LPDDR5] Enable dynamic wck for LPDDR5 1R

[Feature Description]
Enable dynamic wck for LPDDR5 1R

[Resolution]
Enable dynamic wck by reverting MRC change 0.0.3.49

[Impacted Platform]
LPDDR5

Hsd-es-id: 22015524864
Original commit date: Mon May 23 00:19:53 2022 +0800
Change-Id: Iecc3978d2e465e803656a8167a4d0299159a6ae8
Original commit hash: aac511f74dbe161bd85d985bb0cd78595916159b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 0b91862fbe855812b55ec89a92ec917bd0760b49 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Aug 12 16:22:49 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.55

Hsd-es-id: N/A
Original commit date: Wed Jul 20 10:19:45 2022 +0800
Original commit hash: 3ca375b8a6d9bd64ed411fcc0ee7dcd32d878b2b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 24c88a01221974082084e876403036d942e097fa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Aug 12 16:22:47 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][16017338696][LPDDR5] Enable DOP gating for LPDDR5

[Feature Description]
Enable DOP gating for LPDDR5

[Resolution]
Enable DOP gating for LPDDR5 by setting dopgatingdis = 0.

[Impacted Platform]
LPDDR5

Hsd-es-id: 16017338696
Original commit date: Tue Sep 21 23:04:32 2021 +0530
Change-Id: Ifa16338b0dd59b2f73ef61d033de8b538fbcb0cb
Original commit hash: 7e54c400108d37db8fc35f845c264d8c2b29e32a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: fbe186b20b2a5857a55674cc008b8285ca406684 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Aug 12 16:22:45 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.54

Hsd-es-id: N/A
Original commit date: Tue Jul 19 23:32:11 2022 +0800
Original commit hash: 32bfb52acbf50d230a696a3a850b34bb2440b0d0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ef165a94855fe43ba86ad113920dc0461a035a21 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Aug 12 16:22:43 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15011594502][LPDDR5] Enable LPmode3 for LPDDR5

[Feature Description]
Enable LPmode3 for LPDDR5

[Resolution]
Enable LPmode3 for LPDDR5 by setting selfrefresh_enable = 1.

[Impacted Platform]
LPDDR5

Hsd-es-id: 15011594502
Original commit date: Sun May 22 21:40:19 2022 +0800
Change-Id: I152a18d47d87b3a92a15be3f50d28d17d1f978b9
Original commit hash: 194e8dca8242fb188e8aae861293db858333e9d1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c

================================================================================ 
Commit: 4a5be4fe4559301022809ea838570983819db1bb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Aug 12 16:22:42 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.53

Hsd-es-id: N/A
Original commit date: Tue Jul 19 15:45:22 2022 +0800
Original commit hash: f35ef1bcaa24e08183f17db9f9e43d95975ef10c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3d7ba87fbe425a3889bf248c0a899dd2c6656929 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Aug 12 16:22:40 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15011590823][DDR5 DDR4 LPDDR5 LPDDR4] Update RefreshPanicWm and RefreshHpWm value when REFRESH_WM_LOW is selected

[Feature Description]
Update RefreshPanicWm and RefreshHpWm value when REFRESH_WM_LOW is selected

[Resolution]
Update RefreshPanicWm and RefreshHpWm value when REFRESH_WM_LOW is selected

[Impacted Platform]
DDR5 DDR4 LPDDR5 LPDDR4

Hsd-es-id: 15011590823
Original commit date: Fri Jul 15 13:14:22 2022 +0800
Change-Id: I48defc682dd459f66c8c064f5658a738d3b31835
Original commit hash: 21cda360c8b9649f98741950d305691f457e2f86

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c

================================================================================ 
Commit: 9492a6073dd0ee889cb8dcb9302a1b2d4d68b60a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Aug 12 16:22:38 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.52

Hsd-es-id: N/A
Original commit date: Tue Jul 19 11:02:01 2022 +0800
Original commit hash: 2851a408a6ce87b5fe94a37427d7037b1d729950

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7f9dfdf897156a864f9daf311bcf2fefdcb01db6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Aug 12 16:22:34 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.51

Hsd-es-id: N/A
Original commit date: Thu Jul 14 01:20:50 2022 -0700
Original commit hash: 99193cee094490eeb6240aad39dc03acedbb424a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 38d4f8596a0bbd483a034872e2b25e4b2b3c3f19 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Aug 12 16:22:32 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15011553412][LPDDR5 LPDDR4] Update VccddqVoltage and UI mask
[Feature Description]
Update VccddqVoltage and UI mask

[Resolution]
Update VccddqVoltage and UI mask

[Impacted Platform]
LPDDR5 LPDDR4

Hsd-es-id: 15011553412
Original commit date: Wed Jun 22 23:47:52 2022 +0800
Change-Id: I02987369317521358faed637912684daf1ed754e
Original commit hash: b2d2385239aa30fba7e3e24044efd28dceca8cea

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcDramDca.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: ded71772046c6792c4f55c0f60d74c6eb7888b4f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Aug 12 16:22:30 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.50

Hsd-es-id: N/A
Original commit date: Wed Jul 13 19:02:33 2022 -0700
Original commit hash: 9029ee723ee67126a845b2f2353ea8af39f79cc1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7afa75d6d2d5c72c73cbbca451ff8e54c4ff1c04 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Aug 12 16:22:26 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.49

Hsd-es-id: N/A
Original commit date: Wed Jul 13 05:58:55 2022 -0700
Original commit hash: 0b0aeaf89c83eb3b5d5dccc72701351084e369c7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 45a273a6b62230021ef8554de35ff758fdd27881 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Aug 12 16:22:24 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15011567567][LPDDR5x ] Add LPDDR5x SPD read support

[Feature Description]
Add LPDDR5x SPD read support

[Resolution]
Add LPDDR5x SPD read support

[Impacted Platform]
LPDDR5x

Hsd-es-id: 15011567567
Original commit date: Wed Jul 13 15:03:46 2022 +0800
Change-Id: Iea3ddd74eddfe578092fe6abf8520b9b80ce131a
Original commit hash: 6e50ae96a3e1a0e8aa350886de8cf6270583e815

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/MrcOemPlatform.c

================================================================================ 
Commit: 65e17e9d292dc595a32c2d7f394bb61d32c3c8b8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Aug 12 16:22:23 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.48

Hsd-es-id: N/A
Original commit date: Tue Jul 12 07:30:16 2022 -0700
Original commit hash: a164facdcce85f2f71b44ced3b7fed9fd4e91218

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ce9f6aec64d48848a2932d69c6ffbe7224a998c4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Aug 12 16:22:21 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15011561509][LPDDR5x ] Add LPDDR5x support

[Feature Description]
Add LPDDR5x support

[Resolution]
Add LPDDR5x support

[Impacted Platform]
LPDDR5x

Hsd-es-id: 15011561509
Original commit date: Tue Jul 12 14:59:55 2022 +0800
Change-Id: I4061d548d9a233ad4985a846f625b6884ba93242
Original commit hash: 08ecc5cbf9195ae106a52674a6b0e2ec4f4d2e0b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: cc2e5913536e7daf64b9bfc99a7e3aa4e5dc5b62 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Aug 12 16:22:19 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.47

Hsd-es-id: N/A
Original commit date: Mon Jul 11 06:36:06 2022 -0700
Original commit hash: 17a6ebde4a7cd3dca96758a47320a18b5d14924e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6482e3ab59846f4108cc63c52680e5b35f38483d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Aug 12 16:22:17 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-S | OC] Quickly sweep Dimm Tap1 and Tap2 during Early Write Timing 2D training

[Issues]
With some XMP memory modules. memory training at Early Write Timing 2D
often fails.
MRC need configure DIMM DFE values, before Early Write Timing 2D
training.

[Resolution]
In MrcEarlyWriteTimingCentering2D,
if EarlyWriteTimingCentering2D fails, or the eye width
is < 5, do a quick sweep with Tap1, Tap2.

[Impacted Platform]
ADL-S DDR5 OC.

Hsd-es-id: 15011495396
Original commit date: Mon Jul 11 10:16:26 2022 +0800
Change-Id: Ia27dfe659c6a3e70ab7cf7cb25a268dc82a86e92
Original commit hash: c5741ef2d04b129766d0304350e004f66cd8a00a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: 8cb5ed9a4f22c3d5fab45537d13e4c30ad0a3bf5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Aug 12 16:22:14 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.46

Hsd-es-id: N/A
Original commit date: Mon Jul 11 00:41:00 2022 -0700
Original commit hash: bb6d097dfa70874aec3d00d6874add6b3b4b3fda

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7ba08adb75b27c4ac89fc9438e2a7646e76284c6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Aug 12 16:22:13 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15011408923][ADL-P | LPDDR5] Set bit 7 of dllcomp_cmn_bonus for LPDDR5
[Feature Description]
Set bit 7 of dllcomp_cmn_bonus for LPDDR5

[Resolution]
Set bit 7 of dllcomp_cmn_bonus for LPDDR5

[Impacted Platform]
LPDDR5

Hsd-es-id: 15011408923
Original commit date: Wed May 11 14:20:48 2022 +0800
Change-Id: I84039f96dbcb74673d2e3b4e7f5d77ae108c4448
Original commit hash: 9ba395a1d9a60281921d65d122e831f29eb4a580

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 8f1f1df34b1ed0c4b2174d9b506745dec0f9f531 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Aug 12 16:22:11 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.45

Hsd-es-id: N/A
Original commit date: Mon Jul 11 00:12:05 2022 -0700
Original commit hash: 4724328d270b3afde1dd8f971303a47911add075

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a87ce20b021fb4b10d3d1074dfa542b4c3932b23 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Aug 12 16:22:09 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-S | OC | DDR5] Change default RxVref with an offset calculated from DRAM VDD

[Feature Description]
ECT fails with some XMP memory modules. Such memory XMP data
asks to configure DRAM VDD/VDDQ to high voltage even at 1.4V.

[Resolution]
Tune default RxVref by adding offset (Dram VDD - 1100) /2.

Usually, user need increase VCCVDD2 voltage by BIOS menu options.
Otherwise, Early ReadMPR might fail.

[Impacted Platform]
ADL-S DDR5 OC.

Hsd-es-id: 15011519143
Original commit date: Mon Jul 4 15:00:01 2022 +0800
Change-Id: I6aed081fcb050751b50d8efe8d40bb58a74bc7e6
Original commit hash: a50bb5506e788870e3bd26294af6ecf91a4fe01f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: a09a182af4ecb9939d79b125d145958f98a4b9f9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Aug 12 16:22:07 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.44

Hsd-es-id: N/A
Original commit date: Sun Jul 10 02:32:08 2022 -0700
Original commit hash: 327248954cf83daef00fe7e00d41efbc4c847f8b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e24f5b84d8b7f3b102c76dd804fbd9b96ea1fdf3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Aug 12 16:22:05 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-S | OC] Resequence training order at WarmReset and S3

[Issue/Feature Description]
Users report hang at WarmReset when DMB or RMF is enabled and system
is running at high SAGV point.

[Resolution]
During WarmReset, the training sequence of SAGV points might be
different from the one at ColdBoot. If WarmRset sequence is
Sagv point 1,2,4,3 or 2,3,4,1, MRC will not run training
for LastSaGvPoint or the MF_GV_1 steps.

If sequence is 1,2,4,3, change it to 1,2,3,4;
If sequence is 2,3,4,1, change it to 4,3,2,1;

Package/Module:

[Impacted Platform]
ADL-S RPL_S OC.

Hsd-es-id: 22015463606,15011530240
Original commit date: Wed Jul 6 14:55:01 2022 +0800
Change-Id: I00235601d7dd1175af52759d44f6f0b26fca8703
Original commit hash: 8571fd08374524f0dddb99754976d9843bab984f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c

================================================================================ 
Commit: e1f3ef4ab955296a4a3e31031c649f5161241a00 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Aug 12 16:22:03 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.43

Hsd-es-id: N/A
Original commit date: Sat Jul 9 09:10:35 2022 -0700
Original commit hash: aba871bab6ca1fef4d9adf028b65138b7f8fd26b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3a918487dd5a534b0d2aff606c8bdb9d5246b942 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Aug 12 16:22:01 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-S | OC | DDR5] Change XMP tCL if it's much smaller than STD_PROFILE's

[Issues]
Some DDR5 XMP memory provides inappropriate tCL value which is
too small, such like 30. STD profile's tCL usually is 40.
ECT might fail when tCL is too small.

[Resolution]
When parsing tAAmin, check if it's much smaller than STD profile's.
If so, change it to (STD profile's tCL - 2). Such formula is
based on experiments using a few memory modules.

[Impacted Platform]
ADL-S DDR5 OC.

Hsd-es-id: 15011486350
Original commit date: Wed Jun 29 15:52:33 2022 +0800
Change-Id: I26a29dbc2424e8554a726f22bd72b623569b2820
Original commit hash: c09fe40ce82ae922da011ea167f62f235242fcfe

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: b58d675b40b5204c4d9cea84608ca9f6c4d29a34 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Aug 12 16:21:59 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.42

Hsd-es-id: N/A
Original commit date: Sat Jul 9 05:49:45 2022 -0700
Original commit hash: 8e200ba6adbf0f14fc7b0934665d977094a02f39

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 447e57f59c5d958c20b0817f55a0e55d1eee67a4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Aug 12 16:21:57 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15011473353][DDR5]Reduce vref set times during MrcReadTimingCenteringJR in the first boot

[Feature Description]
The VREF = 0, no need to run multiple times during MrcReadTimingCenteringJR

[Resolution]
Reduce vref set times during MrcReadTimingCenteringJR

[Impacted Area]
DDR5

Hsd-es-id: 15011473353
Original commit date: Fri May 6 18:10:18 2022 +0800
Change-Id: I86ff159e23c9de65d6dff916572b9e36b29fb3be
Original commit hash: 2d62c76a1fa1ad16b4385fd370c813a7e79765f0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c

================================================================================ 
Commit: 9dd841e0bf06acb94e05ac21e8912aa9c967128c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Aug 12 16:21:56 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.41

Hsd-es-id: N/A
Original commit date: Fri Jul 8 17:52:07 2022 -0700
Original commit hash: 7d011f8cf29e46c39726b75231b37f5a5b9b8cee

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e931e38cca565154243e66df83b0ce668f52ac32 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Aug 12 16:21:54 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15011540632][DDR5 LPDDR5] Frequency update for DDR5 and LPDDR5

[Feature Description]
Frequency update for DDR5 and LPDDR5

[Resolution]
Frequency update for DDR5 and LPDDR5

[Impacted Platform]
DDR5 LPDDR5

Hsd-es-id: 15011540632
Original commit date: Tue Jul 5 22:34:15 2022 +0800
Change-Id: I993979428623c4ea01040e16c402ee148de1857e
Original commit hash: 37d9b360bbe390d1cd0dd6881e0fda321648c285

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: d21404ede2f65a39cdfa455af2c99920aa025728 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Aug 12 16:21:52 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.40

Hsd-es-id: N/A
Original commit date: Fri Jul 8 10:06:38 2022 -0700
Original commit hash: 6120fced275e326755908bead9b73884af723811

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 72a5d59deb6d47e6bc14d067fb2d1c543902d6ce 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Aug 12 16:21:50 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][16017236920][ADL-P ADL-M | LP4 LP5 DDR4 DDR5] Update Read CPL credits to avoid running out of cmi completion credits

[Issue Description]
Memory read test to check zeros during TXTClean hung due to running out of cmi completion credits

[Resolution]
Add MrcCpgcModifyReadCredits function to change RD_CPL_CREDITS_INIT for Scrubbing/TXT/Alias test and restore after the test.
This function reduces CPGC read credits to 10 during memory scrubbing to avoid buffer overflow.

[Affected Platforms]
[ADL-P ADL-M | LP4 LP5 DDR4 DDR5]

[Impacted Registers]
Mc [x] Phy [ ] Both [ ]

Hsd-es-id: 16017236920
Original commit date: Thu Jun 9 20:53:26 2022 +0530
Change-Id: I7a26df514be55edd977232a08068831f662c81db
Original commit hash: 61765c4339ef57686e62c393117ea1f79baa3500

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcMemoryScrub.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/MrcCpgcApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/MrcCpgcApi.h

================================================================================ 
Commit: 8bb9de78959af06d1e43307ce74049c73d57e05b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Aug 12 16:21:48 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.39

Hsd-es-id: N/A
Original commit date: Tue Jul 5 08:52:06 2022 -0700
Original commit hash: ce2d3e178e193518f162da29036f56638c143dd5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 56a23f173da4361ebe4780df92c22895ec9af0d2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Aug 12 16:21:44 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.38

Hsd-es-id: N/A
Original commit date: Mon Jul 4 23:52:31 2022 -0700
Original commit hash: 20be41740a181ca3268b7b56c6204e9f13ca9632

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2c007860c8d0204d430e7abfa1fed490245e4027 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Aug 12 16:21:41 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.37

Hsd-es-id: N/A
Original commit date: Fri Jul 1 06:44:11 2022 -0700
Original commit hash: 9f875e2ccf784058cc09b0169f1fdf1ee6cf6d5e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ac7ecbfaa2082ad1dc67d7630f60991e4f18bd6d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Aug 12 16:21:39 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15011506962][ADL-S ADL-P ] Correct the IBECC Inj Addr compare and mask

[Feature Description]
Correct the IBECC Inj Addr compare and mask

[Resolution]
Correct the IBECC Inj Addr compare and mask

[Impacted Platform]
IBECC

Hsd-es-id: 15011506962
Original commit date: Tue Jun 28 20:04:03 2022 +0800
Change-Id: I826e9a27486ae50ea1f7f36175f85eec857e3484
Original commit hash: 6e4888704e1aa0d725fdc5af3b0c3bcb42ef3956

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 61962659ee54419f8ed4bd239c5aca655ce13e8d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Aug 12 16:21:38 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-S]Microcode patch 0x00000024 update for ADLS C0

Updated patch 0x00000024 for ADLS C0

Hsd-es-id: 22015554956
Original commit date: Tue Jul 26 20:11:41 2022 -0700
Change-Id: I8c5b6ff4cda9e5e4a0842dc0a20a2cfc9d7ad652
Original commit hash: 94ea2d71cf48f096ff1740b7defab2da57cebf90

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: a5da5e3788fd20dcc6eb594b420f567bf30e7840 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Aug 12 16:21:36 2022 +0530 
-------------------------------------------------------------------------------- 
AES Setup Option disappeared after disabling AES option in BIOS Setup. Could not re-enable it.

[Issue Description]
Not able to re-enable AES setup option due to cpuid check supressing the setup option.
Corrected typo (!) in condition where it was making condition wrong.

[Resolution]
Re-enable AES was not possible due to capabilities check supressing the setup option. 

Package/Module:

[Impacted Platform]
ALL

Hsd-es-id: 16017267707
Original commit date: Thu Jul 21 16:19:48 2022 +0530
Change-Id: I4b19e724949857732488a05e9829b3de8b8e9c2b
Original commit hash: 5cd8e8c293cfe7759abea5412cbc895354c94e28

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Include/OemSetup.h
AlderLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformSetup.c
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr

================================================================================ 
Commit: 3a51b19b5488e348303b86cc41436bac6883822b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Aug 12 16:21:34 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL] Invalid comment format compiler error for couple of INF files under AlderLakePlatSamplePkg

[Issue/Feature Description]
Invalid comment format in couple of INF files under AlderLakePlatSamplePkg

[Resolution]
Used proper comment in .inf files

Package/Module:
AlderLakePlatSamplePkg/Features/Pmic/PmicNvm/CastroCove
AlderLakePlatSamplePkg/Features/Tme/Dxe/
[Impacted Platform]
ADL-P/M/S/N

Hsd-es-id: 16017368334
Original commit date: Wed Jul 20 21:45:24 2022 +0530
Change-Id: I97ef99357b3bb32f566bb3bd27d0b78d4d03d7b3
Original commit hash: feb5ba1ccb795919bcc5ea62659b2aea2329b09c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Pmic/PmicNvm/CastroCove/CastroCovePmicNvm.inf
AlderLakePlatSamplePkg/Features/Tme/Dxe/TmeInitDxe.inf

================================================================================ 
Commit: c1cf7a3aed34dfb7ced8284b136f5796e035fbb0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Aug 12 16:21:33 2022 +0530 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg: [ADL] BIOS setup show Intel Turbo Boost Technology item in Performance page when disable "Intel SpeedStep & Intel Speed Shift Technology" on Intel Pentium SKU.

Change logic to disable turbo mode if EIST and HWP are both disabled

Hsd-es-id: 15011322570
Original commit date: Tue Jun 21 15:41:57 2022 +0800
Change-Id: I4ce469f3c228c4b45b55b9ba7603a611ebb49098
Original commit hash: 17038f006b8839b92ec580ab5a5fbd335367677b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PerformanceStates.c

================================================================================ 
Commit: 30fb9c4c867ab944578b27efd9e13b1ac6784f0f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Aug 12 16:21:31 2022 +0530 
-------------------------------------------------------------------------------- 
[PCH] Update FIVR programming for ADL-S and RPL-S

This commit contains the changes:
1. Update correct value for BitMask B_PMC_PWRM_VCCIN_AUX_CFG2_OFF_HCM_VOLT_TRANS_TIME
to 0x7FF as per ADL-P/S BWG
2. Add provision to update PchOffToHighCurModeVolTranTime for ADL-S and
RPL-S

Hsd-es-id: 15011231772
Original commit date: Tue Jul 5 20:43:03 2022 +0530
Change-Id: I8c9fea02393a32b8347147edf5c18c104d2b8a8b
Original commit hash: 81c9faea182ac2f8f23e7f2b212bd55197ed60bb

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
AlderLakePlatSamplePkg/Setup/PchSetup.hfr
AlderLakePlatSamplePkg/Setup/PmcFivrSetup.hfr
ClientOneSiliconPkg/IncludePrivate/Register/PmcRegsFivr.h

================================================================================ 
Commit: 40bb9526d9a1e0e4019052282f510c6db4f2319d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Aug 12 16:21:30 2022 +0530 
-------------------------------------------------------------------------------- 
IOP decodes MCTP MsgD0 with fabric decode instead of source decode directly to OPI/DMI

Hsd-es-id: 22015425748
Original commit date: Tue Jun 28 13:05:24 2022 +0530
Change-Id: I0b50331fe0e6a23ed611dc49b14ff1e80fea9d47
Original commit hash: 10e48b9b7fddf139745b85dc3da607c4639d0ac0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/PeiCpuPsfInitFruLib/PeiCpuPsfInitFruLib.c

================================================================================ 
Commit: b88a856a62749af6023021316cdb2bf09642385a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Aug 12 16:21:28 2022 +0530 
-------------------------------------------------------------------------------- 
[RPL]Support Ucode Resiliency Capsule update on RPL
[issue] The bgup uCode capsule is based on the Resiliency BIOS, the capsule generation tool does not support bgup uCode capsule on BKC BIOS
[solution] Move TopSwap control out of BGSL to FMP

Hsd-es-id: 16016656596
Original commit date: Thu Jun 2 19:10:35 2022 +0800
Change-Id: If4b971cc458dc1ed98699325875de766263fb387
Original commit hash: 737cd11e6c6a29c97bb91d5792591f7ed320cba9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibuCode/MicrocodeUpdate.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/NewGenCap.py

================================================================================ 
Commit: e13bf112f8a4d9357be0dda4f4815cdb2cef8c2b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Aug 12 16:21:27 2022 +0530 
-------------------------------------------------------------------------------- 
Support Ucode Resiliency Capsule update on RPL

[issue] The bgup uCode capsule is based on the Resiliency BIOS, the capsule generation tool does not support bgup uCode capsule on BKC BIOS

Hsd-es-id: 16016656596
Original commit date: Mon May 23 10:35:41 2022 +0800
Change-Id: I6751d2ffa668410f137d5d48d727070e605d05f8
Original commit hash: b5d418c70bdf8390ed5bfd8edd38bbdedac29e3f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/NewGenCap.py
AlderLakePlatSamplePkg/capsulebuild.bat

================================================================================ 
Commit: a7911022d021de8b9457d656f9b3eaae5bf32adc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Aug 12 16:21:25 2022 +0530 
-------------------------------------------------------------------------------- 
[PCH] Adding WM690 to supported PCH list

- Adding {V_ADL_PCH_S_LPC_CFG_DEVICE_ID_MB_13, "WM690"}

Hsd-es-id: 16016750290
Original commit date: Fri Jun 17 02:24:39 2022 -0700
Change-Id: I63b0dd3ebe93d5e968df8b3d6285e7b15edea137
Original commit hash: 0ca93f8d7d7ad049c67df213e13b29f1f5d6856b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/Library/PeiDxeSmmPchInfoLib/PchInfoLibAdl.c

================================================================================ 
Commit: 6dbf3c6df1b0c51bb402a3dd990fd5f887da45cc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Aug 12 16:21:22 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-P/M] Add new microcode for Lx/Rx Production patchID 0x00000422

[Impacted Platform] ADL - P/M

Hsd-es-id: 16017305849
Original commit date: Wed Jul 20 15:20:54 2022 +0530
Change-Id: Id3c1ba0724390a08364de72ee6f3c78f4dd506bc
Original commit hash: 1aa6e917787ab7dadde8b9e1563c6567ef390e2d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf
