# Tang9K SPI Quadcopter FPGA Project

A complete FPGA-based quadcopter flight controller implementation for the Tang Nano 9K, featuring SPI control interface, PWM decoding, DSHOT motor control, BLHeli ESC configuration, and NeoPixel LED support.

## ğŸ“š Documentation

**See the [docs/](docs/) directory for complete documentation.**

Quick links:
- **[Documentation Index](docs/README.md)** - Complete documentation listing
- **[Quick Start Guide](docs/QUICK_START.md)** - Get started quickly
- **[TangNano 9K Pinout](docs/PINOUT.md)** - Clear motor, PWM, and NeoPixel pin mapping
- **[BLHeli Passthrough](docs/BLHELI_PASSTHROUGH.md)** - ESC configuration guide

# ğŸš€ Quick Start

```bash
# 1. Build the FPGA bitstream
make build

# 2. Program the FPGA
make upload

# 3. Run the Python TUI
cd python/tuiExample
python tui_app.py
```

## ğŸ¯ Features

- âœ… **SERV RISC-V CPU** - Bit-serial 32-bit core (~2.25 MIPS at 72 MHz)
- âœ… **SPI Slave Interface** - Control via SPI from external host
- âœ… **Wishbone Bus** - Standard peripheral integration
- âœ… **6-Channel PWM Decoder** - RC receiver input
- âœ… **4-Channel DSHOT Output** - ESC motor control
- âœ… **USB UART** - 115200 baud for MSP protocol via SERV CPU
- âœ… **ESC UART** - Half-duplex 19200 baud for BLHeli ESC configuration
- âœ… **NeoPixel Controller** - WS2812 LED support
- âœ… **72 MHz System Clock** - PLL-based clock generation

## ğŸ—ï¸ Project Structure

```
SPIQuadCopter/
â”œâ”€â”€ docs/                    # ğŸ“š Complete documentation
â”œâ”€â”€ src/                     # RTL source files
â”‚   â”œâ”€â”€ tang9k_top.sv       # Top-level module
â”‚   â””â”€â”€ tb/                 # Testbenches
â”œâ”€â”€ serv/                    # SERV RISC-V CPU core + firmware
â”œâ”€â”€ python/                  # Python control software
â”‚   â””â”€â”€ tuiExample/          # Main terminal UI application
â”œâ”€â”€ dshot/                   # DSHOT motor controller
â”œâ”€â”€ pwmDecoder/             # PWM decoder
â”œâ”€â”€ neoPXStrip/             # NeoPixel controller
â”œâ”€â”€ verilog-uart/           # UART cores
â”œâ”€â”€ verilog-wishbone/       # Wishbone components
â””â”€â”€ Makefile                # Build system
```

## ğŸ”§ Hardware

- **FPGA:** Tang Nano 9K (Gowin GW1NR-9)
- **Clock:** 72 MHz (PLL from 27 MHz crystal)
- **Interface:** SPI slave, 6x PWM in, 4x DSHOT out
- **Extras:** USB UART, NeoPixel, 5x LEDs

## ğŸ’» Software

- **Toolchain:** OSS CAD Suite (Yosys, nextpnr, openFPGALoader)
- **Python:** 3.7+ with `spidev`
- **TUI Documentation:** [Python TUI README](python/tuiExample/README.md)

## ğŸ“– Key Documentation

| Topic | Document |
|-------|----------|
| Getting Started | [Quick Start](docs/QUICK_START.md) |
| System Design | [System Overview](docs/SYSTEM_OVERVIEW.md) |
| SPI Protocol | [SPI-WB Master Design](docs/SPI_WB_MASTER_DESIGN.md) |
| Hardware Setup | [Detailed Pinout](docs/PINOUT.md) |
| ESC Config | [BLHeli Passthrough](docs/BLHELI_PASSTHROUGH.md) |
| SERV Firmware | [SERV MSP Bridge](serv/firmware/README.md) |
| Python TUI | [TUI Module](python/tuiExample/README.md) |

## ğŸ§ª Testing

```bash
# SPI Wishbone testbenches
make tb-spi-wb           # SPI-WB Master protocol (read/write/burst)
make tb-spi-pwm          # SPIâ†’PWM integration test
make tb-spi-all          # Run all SPI testbenches
```

## ğŸ“ License

See individual component directories for licensing information.

---

**Status:** âœ… Active Development | **FPGA:** Tang Nano 9K | **Clock:** 72 MHz | **Bus:** Wishbone B4

For complete documentation, see **[docs/README.md](docs/README.md)**
