Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Reading design: FSM_Unit.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "FSM_Unit.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "FSM_Unit"
Output Format                      : NGC
Target Device                      : xc7a100t-2-csg324

---- Source Options
Top Module Name                    : FSM_Unit
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "E:\Master Degree\PCSUPL\Stack\StackMP.vhd" into library work
Parsing package <StackMP>.
Parsing package body <StackMP>.
Parsing VHDL file "E:\Master Degree\PCSUPL\Stack\ROM_IF.vhd" into library work
Parsing entity <ROM_IF>.
Parsing architecture <Behavioral> of entity <rom_if>.
Parsing VHDL file "E:\Master Degree\PCSUPL\Stack\ROM.vhd" into library work
Parsing entity <ROM>.
Parsing architecture <Behavioral> of entity <rom>.
Parsing VHDL file "E:\Master Degree\PCSUPL\Stack\RAM_IF.vhd" into library work
Parsing entity <RAM_IF>.
Parsing architecture <Behavioral> of entity <ram_if>.
Parsing VHDL file "E:\Master Degree\PCSUPL\Stack\RAM.vhd" into library work
Parsing entity <RAM>.
Parsing architecture <Behavioral> of entity <ram>.
Parsing VHDL file "E:\Master Degree\PCSUPL\Stack\LIFO.vhd" into library work
Parsing entity <LIFO>.
Parsing architecture <Behavioral> of entity <lifo>.
Parsing VHDL file "E:\Master Degree\PCSUPL\Stack\ROM_UNIT.vhd" into library work
Parsing entity <ROM_UNIT>.
Parsing architecture <Structural> of entity <rom_unit>.
Parsing VHDL file "E:\Master Degree\PCSUPL\Stack\RAM_UNIT.vhd" into library work
Parsing entity <RAM_UNIT>.
Parsing architecture <Structural> of entity <ram_unit>.
Parsing VHDL file "E:\Master Degree\PCSUPL\Stack\OB_UNIT.vhd" into library work
Parsing entity <OB_UNIT>.
Parsing architecture <Behavioral> of entity <ob_unit>.
Parsing VHDL file "E:\Master Degree\PCSUPL\Stack\LIFO_UNIT.vhd" into library work
Parsing entity <LIFO_UNIT>.
Parsing architecture <Mixed> of entity <lifo_unit>.
Parsing VHDL file "E:\Master Degree\PCSUPL\Stack\ROM_UNIT_X.vhd" into library work
Parsing entity <ROM_UNIT_X>.
Parsing architecture <Structural> of entity <rom_unit_x>.
Parsing VHDL file "E:\Master Degree\PCSUPL\Stack\RAM_UNIT_X.vhd" into library work
Parsing entity <RAM_UNIT_X>.
Parsing architecture <Behavioral> of entity <ram_unit_x>.
Parsing VHDL file "E:\Master Degree\PCSUPL\Stack\OB_UNIT_X.vhd" into library work
Parsing entity <OB_UNIT_X>.
Parsing architecture <Structural> of entity <ob_unit_x>.
Parsing VHDL file "E:\Master Degree\PCSUPL\Stack\LIFO_UNIT_X.vhd" into library work
Parsing entity <LIFO_UNIT_X>.
Parsing architecture <Structural> of entity <lifo_unit_x>.
Parsing VHDL file "E:\Master Degree\PCSUPL\Stack\FSM.vhd" into library work
Parsing entity <FSM>.
Parsing architecture <Behavioral> of entity <fsm>.
Parsing VHDL file "E:\Master Degree\PCSUPL\Stack\FSM_Unit.vhd" into library work
Parsing entity <FSM_Unit>.
Parsing architecture <Structural> of entity <fsm_unit>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <FSM_Unit> (architecture <Structural>) from library <work>.

Elaborating entity <FSM> (architecture <Behavioral>) from library <work>.

Elaborating entity <ROM_UNIT_X> (architecture <Structural>) from library <work>.

Elaborating entity <ROM_UNIT> (architecture <Structural>) from library <work>.

Elaborating entity <ROM> (architecture <Behavioral>) from library <work>.

Elaborating entity <ROM_IF> (architecture <Behavioral>) from library <work>.

Elaborating entity <RAM_UNIT_X> (architecture <Behavioral>) from library <work>.

Elaborating entity <RAM_UNIT> (architecture <Structural>) from library <work>.

Elaborating entity <RAM> (architecture <Behavioral>) from library <work>.

Elaborating entity <RAM_IF> (architecture <Behavioral>) from library <work>.

Elaborating entity <LIFO_UNIT_X> (architecture <Structural>) from library <work>.

Elaborating entity <LIFO_UNIT> (architecture <Mixed>) with generics from library <work>.

Elaborating entity <LIFO> (architecture <Behavioral>) with generics from library <work>.
INFO:HDLCompiler:679 - "E:\Master Degree\PCSUPL\Stack\LIFO.vhd" Line 133. Case statement is complete. others clause is never selected

Elaborating entity <OB_UNIT_X> (architecture <Structural>) from library <work>.

Elaborating entity <OB_UNIT> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <FSM_Unit>.
    Related source file is "E:\Master Degree\PCSUPL\Stack\FSM_Unit.vhd".
    Summary:
	no macro.
Unit <FSM_Unit> synthesized.

Synthesizing Unit <FSM>.
    Related source file is "E:\Master Degree\PCSUPL\Stack\FSM.vhd".
    Found 5-bit register for signal <state_cur>.
    Found finite state machine <FSM_0> for signal <state_cur>.
    -----------------------------------------------------------------------
    | States             | 28                                             |
    | Transitions        | 49                                             |
    | Inputs             | 11                                             |
    | Outputs            | 14                                             |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | RST (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | s_idle                                         |
    | Power Up State     | s_idle                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16x4-bit Read Only RAM for signal <_n0101>
    Summary:
	inferred   1 RAM(s).
	inferred   1 Finite State Machine(s).
Unit <FSM> synthesized.

Synthesizing Unit <ROM_UNIT_X>.
    Related source file is "E:\Master Degree\PCSUPL\Stack\ROM_UNIT_X.vhd".
    Summary:
	no macro.
Unit <ROM_UNIT_X> synthesized.

Synthesizing Unit <ROM_UNIT>.
    Related source file is "E:\Master Degree\PCSUPL\Stack\ROM_UNIT.vhd".
    Summary:
	no macro.
Unit <ROM_UNIT> synthesized.

Synthesizing Unit <ROM>.
    Related source file is "E:\Master Degree\PCSUPL\Stack\ROM.vhd".
    Found 12-bit register for signal <reg_out>.
    Found 32x12-bit Read Only RAM for signal <rom_data>
    Summary:
	inferred   1 RAM(s).
	inferred  12 D-type flip-flop(s).
Unit <ROM> synthesized.

Synthesizing Unit <ROM_IF>.
    Related source file is "E:\Master Degree\PCSUPL\Stack\ROM_IF.vhd".
    Found 12-bit register for signal <ir>.
    Found 5-bit register for signal <pc_current>.
    Found 5-bit adder for signal <pc_current[4]_GND_11_o_add_9_OUT> created at line 82.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  17 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <ROM_IF> synthesized.

Synthesizing Unit <RAM_UNIT_X>.
    Related source file is "E:\Master Degree\PCSUPL\Stack\RAM_UNIT_X.vhd".
    Summary:
	no macro.
Unit <RAM_UNIT_X> synthesized.

Synthesizing Unit <RAM_UNIT>.
    Related source file is "E:\Master Degree\PCSUPL\Stack\RAM_UNIT.vhd".
    Summary:
	no macro.
Unit <RAM_UNIT> synthesized.

Synthesizing Unit <RAM>.
    Related source file is "E:\Master Degree\PCSUPL\Stack\RAM.vhd".
    Found 256x8-bit single-port RAM <Mram_c_ram> for signal <c_ram>.
    Found 8-bit register for signal <reg_out>.
    Summary:
	inferred   1 RAM(s).
	inferred   8 D-type flip-flop(s).
Unit <RAM> synthesized.

Synthesizing Unit <RAM_IF>.
    Related source file is "E:\Master Degree\PCSUPL\Stack\RAM_IF.vhd".
    Found 8-bit register for signal <adr_reg>.
    Found 8-bit register for signal <din_reg>.
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <RAM_IF> synthesized.

Synthesizing Unit <LIFO_UNIT_X>.
    Related source file is "E:\Master Degree\PCSUPL\Stack\LIFO_UNIT_X.vhd".
    Summary:
	no macro.
Unit <LIFO_UNIT_X> synthesized.

Synthesizing Unit <LIFO_UNIT>.
    Related source file is "E:\Master Degree\PCSUPL\Stack\LIFO_UNIT.vhd".
        Size = 6
    Found 8-bit 4-to-1 multiplexer for signal <data_in> created at line 59.
    Summary:
	inferred   1 Multiplexer(s).
Unit <LIFO_UNIT> synthesized.

Synthesizing Unit <LIFO>.
    Related source file is "E:\Master Degree\PCSUPL\Stack\LIFO.vhd".
        Size = 6
    Found 8-bit register for signal <s_lifo_regs<1>>.
    Found 8-bit register for signal <s_lifo_regs<2>>.
    Found 8-bit register for signal <s_lifo_regs<3>>.
    Found 8-bit register for signal <s_lifo_regs<4>>.
    Found 8-bit register for signal <s_lifo_regs<5>>.
    Found 8-bit register for signal <s_lifo_regs<0>>.
    Found 2-bit register for signal <s_lifo_state>.
    Found 3-bit register for signal <process_LIFO.pointer>.
    Found 2-bit register for signal <n0291[1:0]>.
    Found finite state machine <FSM_1> for signal <s_lifo_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 16                                             |
    | Inputs             | 7                                              |
    | Outputs            | 2                                              |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | RST (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | l_empty                                        |
    | Power Up State     | l_empty                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <process_LIFO.pointer[2]_GND_19_o_add_17_OUT> created at line 85.
    Found 3-bit subtractor for signal <GND_19_o_GND_19_o_sub_147_OUT<2:0>> created at line 127.
    Found 3-bit subtractor for signal <GND_19_o_GND_19_o_sub_207_OUT<2:0>> created at line 142.
    Found 8-bit 3-to-1 multiplexer for signal <s_lifo_state[1]_X_18_o_wide_mux_177_OUT> created at line 76.
    Found 8-bit 3-to-1 multiplexer for signal <s_lifo_state[1]_X_18_o_wide_mux_178_OUT> created at line 76.
    Found 8-bit 3-to-1 multiplexer for signal <s_lifo_state[1]_X_18_o_wide_mux_179_OUT> created at line 76.
    Found 8-bit 3-to-1 multiplexer for signal <s_lifo_state[1]_X_18_o_wide_mux_180_OUT> created at line 76.
    Found 8-bit 3-to-1 multiplexer for signal <s_lifo_state[1]_X_18_o_wide_mux_181_OUT> created at line 76.
    Found 8-bit 3-to-1 multiplexer for signal <s_lifo_state[1]_X_18_o_wide_mux_182_OUT> created at line 76.
    Found 2-bit 3-to-1 multiplexer for signal <s_lifo_state[1]_X_18_o_wide_mux_184_OUT> created at line 76.
    Found 8-bit 6-to-1 multiplexer for signal <s_lifo_tos> created at line 140.
    Found 8-bit 6-to-1 multiplexer for signal <GND_19_o_X_18_o_wide_mux_207_OUT> created at line 142.
    Found 8-bit 4-to-1 multiplexer for signal <s_lifo_regs[0][7]_s_lifo_regs[0][7]_mux_113_OUT> created at line 84.
    Found 8-bit 4-to-1 multiplexer for signal <s_lifo_regs[1][7]_s_lifo_regs[1][7]_mux_114_OUT> created at line 84.
    Found 8-bit 4-to-1 multiplexer for signal <s_lifo_regs[2][7]_s_lifo_regs[2][7]_mux_115_OUT> created at line 84.
    Found 8-bit 4-to-1 multiplexer for signal <s_lifo_regs[3][7]_s_lifo_regs[3][7]_mux_116_OUT> created at line 84.
    Found 8-bit 4-to-1 multiplexer for signal <s_lifo_regs[4][7]_s_lifo_regs[4][7]_mux_117_OUT> created at line 84.
    Found 8-bit 4-to-1 multiplexer for signal <s_lifo_regs[5][7]_s_lifo_regs[5][7]_mux_118_OUT> created at line 84.
    Found 1-bit 4-to-1 multiplexer for signal <s_lifo_flags_empty_s_lifo_flags_empty_MUX_83_o> created at line 84.
    Found 8-bit 4-to-1 multiplexer for signal <s_lifo_regs[0][7]_s_lifo_regs[0][7]_mux_168_OUT> created at line 118.
    Found 8-bit 4-to-1 multiplexer for signal <s_lifo_regs[1][7]_s_lifo_regs[1][7]_mux_169_OUT> created at line 118.
    Found 8-bit 4-to-1 multiplexer for signal <s_lifo_regs[2][7]_s_lifo_regs[2][7]_mux_170_OUT> created at line 118.
    Found 8-bit 4-to-1 multiplexer for signal <s_lifo_regs[3][7]_s_lifo_regs[3][7]_mux_171_OUT> created at line 118.
    Found 8-bit 4-to-1 multiplexer for signal <s_lifo_regs[4][7]_s_lifo_regs[4][7]_mux_172_OUT> created at line 118.
    Found 8-bit 4-to-1 multiplexer for signal <s_lifo_regs[5][7]_s_lifo_regs[5][7]_mux_173_OUT> created at line 118.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  53 D-type flip-flop(s).
	inferred  77 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <LIFO> synthesized.

Synthesizing Unit <OB_UNIT_X>.
    Related source file is "E:\Master Degree\PCSUPL\Stack\OB_UNIT_X.vhd".
    Summary:
	no macro.
Unit <OB_UNIT_X> synthesized.

Synthesizing Unit <OB_UNIT>.
    Related source file is "E:\Master Degree\PCSUPL\Stack\OB_UNIT.vhd".
    Found 1-bit register for signal <l_res>.
    Found 1-bit register for signal <e_res>.
    Found 8-bit register for signal <reg_res>.
    Found 8-bit adder for signal <inc_res> created at line 66.
    Found 8-bit subtractor for signal <dec_res> created at line 43.
    Found 8-bit comparator greater for signal <l> created at line 54
    Found 8-bit comparator equal for signal <ARG_1[7]_ARG_2[7]_equal_2_o> created at line 57
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  10 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <OB_UNIT> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 16x4-bit single-port Read Only RAM                    : 1
 256x8-bit single-port RAM                             : 1
 32x12-bit single-port Read Only RAM                   : 1
# Adders/Subtractors                                   : 5
 3-bit adder                                           : 1
 3-bit subtractor                                      : 2
 5-bit adder                                           : 1
 8-bit addsub                                          : 1
# Registers                                            : 17
 1-bit register                                        : 2
 12-bit register                                       : 2
 2-bit register                                        : 1
 3-bit register                                        : 1
 5-bit register                                        : 1
 8-bit register                                        : 10
# Comparators                                          : 2
 8-bit comparator equal                                : 1
 8-bit comparator greater                              : 1
# Multiplexers                                         : 84
 1-bit 2-to-1 multiplexer                              : 10
 1-bit 4-to-1 multiplexer                              : 1
 2-bit 2-to-1 multiplexer                              : 1
 2-bit 3-to-1 multiplexer                              : 1
 3-bit 2-to-1 multiplexer                              : 4
 5-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 45
 8-bit 3-to-1 multiplexer                              : 6
 8-bit 4-to-1 multiplexer                              : 13
 8-bit 6-to-1 multiplexer                              : 2
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <FSM>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0101> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 4-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <FSM_ROM_IN_IR<11:8>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <FSM> synthesized (advanced).

Synthesizing (advanced) Unit <RAM>.
INFO:Xst:3217 - HDL ADVISOR - Register <reg_out> currently described with an asynchronous reset, could be combined with distributed RAM <Mram_c_ram> for implementation on block RAM resources if you made this reset synchronous instead.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to signal <W_EN>          | high     |
    |     addrA          | connected to signal <ADR>           |          |
    |     diA            | connected to signal <DIN>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_c_ram> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
Unit <RAM> synthesized (advanced).

Synthesizing (advanced) Unit <ROM>.
INFO:Xst:3217 - HDL ADVISOR - Register <ir> currently described with an asynchronous reset, could be combined with distributed RAM <Mram_rom_data> for implementation on block RAM resources if you made this reset synchronous instead.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 12-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <ADR>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <rom_data>      |          |
    -----------------------------------------------------------------------
Unit <ROM> synthesized (advanced).

Synthesizing (advanced) Unit <ROM_IF>.
The following registers are absorbed into counter <pc_current>: 1 register on signal <pc_current>.
Unit <ROM_IF> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 16x4-bit single-port distributed Read Only RAM        : 1
 256x8-bit single-port distributed RAM                 : 1
 32x12-bit single-port distributed Read Only RAM       : 1
# Adders/Subtractors                                   : 4
 3-bit adder                                           : 1
 3-bit subtractor                                      : 2
 8-bit addsub                                          : 1
# Counters                                             : 1
 5-bit up counter                                      : 1
# Registers                                            : 111
 Flip-Flops                                            : 111
# Comparators                                          : 2
 8-bit comparator equal                                : 1
 8-bit comparator greater                              : 1
# Multiplexers                                         : 83
 1-bit 2-to-1 multiplexer                              : 10
 1-bit 4-to-1 multiplexer                              : 1
 2-bit 2-to-1 multiplexer                              : 1
 2-bit 3-to-1 multiplexer                              : 1
 3-bit 2-to-1 multiplexer                              : 4
 8-bit 2-to-1 multiplexer                              : 45
 8-bit 3-to-1 multiplexer                              : 6
 8-bit 4-to-1 multiplexer                              : 13
 8-bit 6-to-1 multiplexer                              : 2
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <state_cur[1:28]> with one-hot encoding.
----------------------------------------------
 State        | Encoding
----------------------------------------------
 s_idle       | 0000000000000000000000000001
 s_read_rom   | 0000000000000000000000000010
 s_write_ir   | 0000000000000000000000000100
 s_decode     | 0000000000000000000000001000
 s_pushc      | 0000000000000000000000010000
 s_pushv      | 0000000000000000000000100000
 s_peek       | 0000000000000000000001000000
 s_pop        | 0000000000000000000010000000
 s_wr         | 0000000000000000000100000000
 s_rd         | 0000000000000000001000000000
 s_cmp        | 0000000000000000010000000000
 s_j          | 0000000000000000100000000000
 s_jl         | 0000000000000001000000000000
 s_je         | 0000000000000010000000000000
 s_inc        | 0000000000000100000000000000
 s_dec        | 0000000000001000000000000000
 s_ob_inc     | 0001000000000000000000000000
 s_ob_dec     | 0010000000000000000000000000
 s_ob_cmp     | 0000010000000000000000000000
 s_ram_rd     | 0000000010000000000000000000
 s_ram_wr     | 0000000100000000000000000000
 s_lifo_push  | 0000000001000000000000000000
 s_lifo_tosrw | 0100000000000000000000000000
 s_lifo_pop1  | 0000001000000000000000000000
 s_lifo_pop2  | 1000000000000000000000000000
 s_pc_new     | 0000100000000000000000000000
 s_halt       | 0000000000010000000000000000
 s_error      | 0000000000100000000000000000
----------------------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <U_LIFO_UNIT/U_LIFO_UNIT_X/U_LIFO/FSM_1> on signal <s_lifo_state[1:2]> with gray encoding.
----------------------
 State    | Encoding
----------------------
 l_empty  | 00
 l_normal | 01
 l_full   | 11
----------------------
INFO:Xst:2261 - The FF/Latch <reg_out_5> in Unit <ROM> is equivalent to the following 2 FFs/Latches, which will be removed : <reg_out_6> <reg_out_7> 

Optimizing unit <RAM> ...

Optimizing unit <FSM_Unit> ...

Optimizing unit <RAM_IF> ...

Optimizing unit <LIFO> ...

Optimizing unit <OB_UNIT> ...

Optimizing unit <ROM> ...

Optimizing unit <ROM_IF> ...
INFO:Xst:2261 - The FF/Latch <U_LIFO_UNIT/U_LIFO_UNIT_X/U_LIFO/s_lifo_flags_full_0> in Unit <FSM_Unit> is equivalent to the following FF/Latch, which will be removed : <U_LIFO_UNIT/U_LIFO_UNIT_X/U_LIFO/s_lifo_state_FSM_FFd1> 
INFO:Xst:2261 - The FF/Latch <U_ROM_UNIT/U_ROM_UNIT_X/U_ROM_IF/ir_7> in Unit <FSM_Unit> is equivalent to the following 2 FFs/Latches, which will be removed : <U_ROM_UNIT/U_ROM_UNIT_X/U_ROM_IF/ir_6> <U_ROM_UNIT/U_ROM_UNIT_X/U_ROM_IF/ir_5> 
INFO:Xst:3203 - The FF/Latch <U_LIFO_UNIT/U_LIFO_UNIT_X/U_LIFO/s_lifo_flags_full_1> in Unit <FSM_Unit> is the opposite to the following FF/Latch, which will be removed : <U_LIFO_UNIT/U_LIFO_UNIT_X/U_LIFO/s_lifo_state_FSM_FFd2> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block FSM_Unit, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 140
 Flip-Flops                                            : 140

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : FSM_Unit.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 267
#      LUT2                        : 6
#      LUT3                        : 14
#      LUT4                        : 30
#      LUT5                        : 88
#      LUT6                        : 121
#      MUXF7                       : 8
# FlipFlops/Latches                : 140
#      FDC                         : 27
#      FDCE                        : 101
#      FDP                         : 1
#      FDPE                        : 11
# RAMS                             : 8
#      RAM256X1S                   : 8
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 4
#      IBUF                        : 2
#      OBUF                        : 2

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-2 


Slice Logic Utilization: 
 Number of Slice Registers:             140  out of  126800     0%  
 Number of Slice LUTs:                  291  out of  63400     0%  
    Number used as Logic:               259  out of  63400     0%  
    Number used as Memory:               32  out of  19000     0%  
       Number used as RAM:               32

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    303
   Number with an unused Flip Flop:     163  out of    303    53%  
   Number with an unused LUT:            12  out of    303     3%  
   Number of fully used LUT-FF pairs:   128  out of    303    42%  
   Number of unique control sets:        11

IO Utilization: 
 Number of IOs:                           5
 Number of bonded IOBs:                   5  out of    210     2%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 148   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 3.772ns (Maximum Frequency: 265.139MHz)
   Minimum input arrival time before clock: 0.887ns
   Maximum output required time after clock: 0.742ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 3.772ns (frequency: 265.139MHz)
  Total number of paths / destination ports: 6127 / 332
-------------------------------------------------------------------------
Delay:               3.772ns (Levels of Logic = 5)
  Source:            U_LIFO_UNIT/U_LIFO_UNIT_X/U_LIFO/process_LIFO.pointer_0 (FF)
  Destination:       U_OB_UNIT/U_OB_UNIT_X/e_res (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: U_LIFO_UNIT/U_LIFO_UNIT_X/U_LIFO/process_LIFO.pointer_0 to U_OB_UNIT/U_OB_UNIT_X/e_res
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            71   0.398   0.930  U_LIFO_UNIT/U_LIFO_UNIT_X/U_LIFO/process_LIFO.pointer_0 (U_LIFO_UNIT/U_LIFO_UNIT_X/U_LIFO/process_LIFO.pointer_0)
     LUT6:I0->O            1   0.105   0.000  U_LIFO_UNIT/U_LIFO_UNIT_X/U_LIFO/Mmux_s_lifo_tos_143_G (N158)
     MUXF7:I1->O           2   0.308   0.798  U_LIFO_UNIT/U_LIFO_UNIT_X/U_LIFO/Mmux_s_lifo_tos_143 (lifo_data_TOS_1<1>)
     LUT6:I0->O            1   0.105   0.451  U_OB_UNIT/U_OB_UNIT_X/Mmux_GND_22_o_e_MUX_110_o13 (U_OB_UNIT/U_OB_UNIT_X/Mmux_GND_22_o_e_MUX_110_o12)
     LUT5:I3->O            1   0.105   0.451  U_OB_UNIT/U_OB_UNIT_X/l21_SW1 (N83)
     LUT6:I4->O            1   0.105   0.000  U_OB_UNIT/U_OB_UNIT_X/Mmux_GND_22_o_e_MUX_110_o14 (U_OB_UNIT/U_OB_UNIT_X/GND_22_o_e_MUX_110_o)
     FDCE:D                    0.015          U_OB_UNIT/U_OB_UNIT_X/e_res
    ----------------------------------------
    Total                      3.772ns (1.141ns logic, 2.631ns route)
                                       (30.3% logic, 69.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 142 / 142
-------------------------------------------------------------------------
Offset:              0.887ns (Levels of Logic = 1)
  Source:            RST (PAD)
  Destination:       U_FSM/state_cur_FSM_FFd28 (FF)
  Destination Clock: CLK rising

  Data Path: RST to U_FSM/state_cur_FSM_FFd28
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           140   0.001   0.489  RST_IBUF (RST_IBUF)
     FDP:PRE                   0.397          U_FSM/state_cur_FSM_FFd28
    ----------------------------------------
    Total                      0.887ns (0.398ns logic, 0.489ns route)
                                       (44.9% logic, 55.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              0.742ns (Levels of Logic = 1)
  Source:            U_FSM/state_cur_FSM_FFd12 (FF)
  Destination:       HALT (PAD)
  Source Clock:      CLK rising

  Data Path: U_FSM/state_cur_FSM_FFd12 to HALT
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.398   0.344  U_FSM/state_cur_FSM_FFd12 (U_FSM/state_cur_FSM_FFd12)
     OBUF:I->O                 0.000          HALT_OBUF (HALT)
    ----------------------------------------
    Total                      0.742ns (0.398ns logic, 0.344ns route)
                                       (53.6% logic, 46.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    3.772|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 7.04 secs
 
--> 

Total memory usage is 4705136 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    8 (   0 filtered)

