<!-- HTML header for doxygen 1.8.8-->
<!DOCTYPE html>
<html lang="en">
  <head>
    <meta charset="utf-8">
    <meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
    <meta http-equiv="X-UA-Compatible" content="IE=edge">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <meta name="generator" content="Doxygen 1.8.8">
    <meta name="author" content="meyer@c3e.cs.tu-bs.de">
    <title>SoCRocket: dvectorcache Class Reference</title>
    <link href="tabs.css" rel="stylesheet" type="text/css">
    <link href="style-doxygen.css" rel="stylesheet" type="text/css" />
    <link href="bootstrap.min.css" rel="stylesheet" type="text/css">
    <link href="bootstrap-theme.min.css" rel="stylesheet" type="text/css">
    <script type="text/javascript" src="jquery.js"></script>
    <script type="text/javascript" src="bootstrap.min.js"></script>
    <script type="text/javascript" src="highlight.pack.js"></script>
    <script type="text/javascript" src="dynsections.js"></script>
    <script type="text/javascript" src="doxygen2bootstrap.js"></script>
    <link href="style.css" rel="stylesheet" type="text/css"/>
  </head>
  <body class="mainpage">
    <div class="container">
      <header class="jumbotron masthead">
        <div class="inner">
          <h1>
            <img alt="Logo" src="socrocket-logo.png"/>
            SoCRocket
          </h1>
          <p>Transaction-Level Modeling Framework for Space Applications</p>
        </div>
      </header>
    </div>
  <div class="container" id="top"><!-- do not remove this div, it is closed by doxygen! -->
<!-- end header part -->
<!-- Generated by Doxygen 1.8.8 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&#160;List</span></a></li>
      <li><a href="classes.html"><span>Class&#160;Index</span></a></li>
      <li><a href="inherits.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&#160;Members</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="classdvectorcache-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">dvectorcache Class Reference<div class="ingroups"><a class="el" href="group__mmu__cache.html">MMU_Cache</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>Data cache implementation for TrapGen LEON3 simulator.  
 <a href="classdvectorcache.html#details">More...</a></p>

<p><code>#include &lt;dvectorcache.h&gt;</code></p>
<div class="dynheader">
Inheritance diagram for dvectorcache:</div>
<div class="dyncontent">
<div class="center"><div class="zoom"><iframe scrolling="no" frameborder="0" src="classdvectorcache__inherit__graph.svg" width="100%" height="600"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe></div></div>
</div>
<div class="dynheader">
Collaboration diagram for dvectorcache:</div>
<div class="dyncontent">
<div class="center"><div class="zoom"><iframe scrolling="no" frameborder="0" src="classdvectorcache__coll__graph.svg" width="100%" height="600"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe></div></div>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:a1808494d013f1dcd4e7017a4337fb42f"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classdvectorcache.html#a1808494d013f1dcd4e7017a4337fb42f">GC_HAS_CALLBACKS</a> ()</td></tr>
<tr class="separator:a1808494d013f1dcd4e7017a4337fb42f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ad398ee9e3c2719a07862d3c731b730"><td class="memItemLeft" align="right" valign="top">unsigned <a class="el" href="classint.html">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mmu__cache.html#ga5ad398ee9e3c2719a07862d3c731b730">check_mode</a> ()</td></tr>
<tr class="memdesc:ga5ad398ee9e3c2719a07862d3c731b730"><td class="mdescLeft">&#160;</td><td class="mdescRight">Implement ccr check.  <a href="group__mmu__cache.html#ga5ad398ee9e3c2719a07862d3c731b730">More...</a><br /></td></tr>
<tr class="separator:ga5ad398ee9e3c2719a07862d3c731b730"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3033bc4d0605678364d4bf99f603f41e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__mmu__cache.html#gaaa8830f3d207302d389247b52ae86a9b">t_cache_type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mmu__cache.html#ga3033bc4d0605678364d4bf99f603f41e">get_cache_type</a> ()</td></tr>
<tr class="memdesc:ga3033bc4d0605678364d4bf99f603f41e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Implement cache type function.  <a href="group__mmu__cache.html#ga3033bc4d0605678364d4bf99f603f41e">More...</a><br /></td></tr>
<tr class="separator:ga3033bc4d0605678364d4bf99f603f41e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b29636b66e06fb0221ace5391376d05"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mmu__cache.html#ga8b29636b66e06fb0221ace5391376d05">start_of_simulation</a> ()</td></tr>
<tr class="memdesc:ga8b29636b66e06fb0221ace5391376d05"><td class="mdescLeft">&#160;</td><td class="mdescRight">Automatically called at start of simulation.  <a href="group__mmu__cache.html#ga8b29636b66e06fb0221ace5391376d05">More...</a><br /></td></tr>
<tr class="separator:ga8b29636b66e06fb0221ace5391376d05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3761d2220604886fbedfa939a0afbb79"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mmu__cache.html#ga3761d2220604886fbedfa939a0afbb79">power_model</a> ()</td></tr>
<tr class="memdesc:ga3761d2220604886fbedfa939a0afbb79"><td class="mdescLeft">&#160;</td><td class="mdescRight">Calculate power/energy values from normalized input data.  <a href="group__mmu__cache.html#ga3761d2220604886fbedfa939a0afbb79">More...</a><br /></td></tr>
<tr class="separator:ga3761d2220604886fbedfa939a0afbb79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa68af2016131821ff3181cc295bef67c"><td class="memItemLeft" align="right" valign="top">gs::cnf::callback_return_type&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mmu__cache.html#gaa68af2016131821ff3181cc295bef67c">sta_power_cb</a> (gs::gs_param_base &amp;changed_param, gs::cnf::callback_type reason)</td></tr>
<tr class="memdesc:gaa68af2016131821ff3181cc295bef67c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Static power callback.  <a href="group__mmu__cache.html#gaa68af2016131821ff3181cc295bef67c">More...</a><br /></td></tr>
<tr class="separator:gaa68af2016131821ff3181cc295bef67c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97d25a13661240a568cf2c717167ec5c"><td class="memItemLeft" align="right" valign="top">gs::cnf::callback_return_type&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mmu__cache.html#ga97d25a13661240a568cf2c717167ec5c">int_power_cb</a> (gs::gs_param_base &amp;changed_param, gs::cnf::callback_type reason)</td></tr>
<tr class="memdesc:ga97d25a13661240a568cf2c717167ec5c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Dynamic/Internal power callback.  <a href="group__mmu__cache.html#ga97d25a13661240a568cf2c717167ec5c">More...</a><br /></td></tr>
<tr class="separator:ga97d25a13661240a568cf2c717167ec5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68ba56da857a2d24b05d99930b577654"><td class="memItemLeft" align="right" valign="top">gs::cnf::callback_return_type&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mmu__cache.html#ga68ba56da857a2d24b05d99930b577654">swi_power_cb</a> (gs::gs_param_base &amp;changed_param, gs::cnf::callback_type reason)</td></tr>
<tr class="memdesc:ga68ba56da857a2d24b05d99930b577654"><td class="mdescLeft">&#160;</td><td class="mdescRight">Dynamic/Switching power callback.  <a href="group__mmu__cache.html#ga68ba56da857a2d24b05d99930b577654">More...</a><br /></td></tr>
<tr class="separator:ga68ba56da857a2d24b05d99930b577654"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3b8146df768c9891cbe328797f01338"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classdvectorcache.html#ae3b8146df768c9891cbe328797f01338">dvectorcache</a> (<a class="el" href="group__common.html#ga93334c42d2c8963eba8961af0921a75a">ModuleName</a> name, <a class="el" href="classmmu__cache__if.html">mmu_cache_if</a> *_mmu_cache, <a class="el" href="classmem__if.html">mem_if</a> *_tlb_adaptor, unsigned <a class="el" href="classint.html">int</a> mmu_en, unsigned <a class="el" href="classint.html">int</a> sets, unsigned <a class="el" href="classint.html">int</a> setsize, unsigned <a class="el" href="classint.html">int</a> setlock, unsigned <a class="el" href="classint.html">int</a> linesize, unsigned <a class="el" href="classint.html">int</a> repl, unsigned <a class="el" href="classint.html">int</a> lram, unsigned <a class="el" href="classint.html">int</a> lramstart, unsigned <a class="el" href="classint.html">int</a> lramsize, <a class="el" href="classbool.html">bool</a> pow_mon)</td></tr>
<tr class="memdesc:ae3b8146df768c9891cbe328797f01338"><td class="mdescLeft">&#160;</td><td class="mdescRight">Constructor of data cache.  <a href="#ae3b8146df768c9891cbe328797f01338">More...</a><br /></td></tr>
<tr class="separator:ae3b8146df768c9891cbe328797f01338"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afdd7e1de54609467433f528a6bb0ae98"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classdvectorcache.html#afdd7e1de54609467433f528a6bb0ae98">~dvectorcache</a> ()</td></tr>
<tr class="separator:afdd7e1de54609467433f528a6bb0ae98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_methods_classvectorcache"><td colspan="2" onclick="javascript:toggleInherit('pub_methods_classvectorcache')"><img src="closed.png" alt="-"/>&#160;Public Member Functions inherited from <a class="el" href="classvectorcache.html">vectorcache</a></td></tr>
<tr class="memitem:ga3e77e1370d442a86e66d91204ab6fbf8 inherit pub_methods_classvectorcache"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mmu__cache.html#ga3e77e1370d442a86e66d91204ab6fbf8">mem_read</a> (unsigned <a class="el" href="classint.html">int</a> address, unsigned <a class="el" href="classint.html">int</a> asi, unsigned <a class="el" href="classchar.html">char</a> *data, unsigned <a class="el" href="classint.html">int</a> len, sc_core::sc_time *t, unsigned <a class="el" href="classint.html">int</a> *debug, <a class="el" href="classbool.html">bool</a> is_dbg, <a class="el" href="classbool.html">bool</a> &amp;cacheable, <a class="el" href="classbool.html">bool</a> is_lock)</td></tr>
<tr class="memdesc:ga3e77e1370d442a86e66d91204ab6fbf8 inherit pub_methods_classvectorcache"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read from cache.  <a href="group__mmu__cache.html#ga3e77e1370d442a86e66d91204ab6fbf8">More...</a><br /></td></tr>
<tr class="separator:ga3e77e1370d442a86e66d91204ab6fbf8 inherit pub_methods_classvectorcache"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d00286d3bba76c571eb7c60c6228438 inherit pub_methods_classvectorcache"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mmu__cache.html#ga6d00286d3bba76c571eb7c60c6228438">mem_write</a> (unsigned <a class="el" href="classint.html">int</a> address, unsigned <a class="el" href="classint.html">int</a> asi, unsigned <a class="el" href="classchar.html">char</a> *data, unsigned <a class="el" href="classint.html">int</a> len, sc_core::sc_time *t, unsigned <a class="el" href="classint.html">int</a> *debug, <a class="el" href="classbool.html">bool</a> is_dbg, <a class="el" href="classbool.html">bool</a> &amp;cacheable, <a class="el" href="classbool.html">bool</a> is_lock)</td></tr>
<tr class="memdesc:ga6d00286d3bba76c571eb7c60c6228438 inherit pub_methods_classvectorcache"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write through cache.  <a href="group__mmu__cache.html#ga6d00286d3bba76c571eb7c60c6228438">More...</a><br /></td></tr>
<tr class="separator:ga6d00286d3bba76c571eb7c60c6228438 inherit pub_methods_classvectorcache"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d715b1218ff774c5dba6ee6e28e4ba8 inherit pub_methods_classvectorcache"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mmu__cache.html#ga0d715b1218ff774c5dba6ee6e28e4ba8">flush</a> (sc_core::sc_time *t, unsigned <a class="el" href="classint.html">int</a> *debug, <a class="el" href="classbool.html">bool</a> is_dbg)</td></tr>
<tr class="memdesc:ga0d715b1218ff774c5dba6ee6e28e4ba8 inherit pub_methods_classvectorcache"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flush cache.  <a href="group__mmu__cache.html#ga0d715b1218ff774c5dba6ee6e28e4ba8">More...</a><br /></td></tr>
<tr class="separator:ga0d715b1218ff774c5dba6ee6e28e4ba8 inherit pub_methods_classvectorcache"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3a8f5799aac1a2297dee9efe86c3802 inherit pub_methods_classvectorcache"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mmu__cache.html#gac3a8f5799aac1a2297dee9efe86c3802">read_cache_tag</a> (unsigned <a class="el" href="classint.html">int</a> address, unsigned <a class="el" href="classint.html">int</a> *data, sc_core::sc_time *t)</td></tr>
<tr class="memdesc:gac3a8f5799aac1a2297dee9efe86c3802 inherit pub_methods_classvectorcache"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read data cache tags (ASI 0xe)  <a href="group__mmu__cache.html#gac3a8f5799aac1a2297dee9efe86c3802">More...</a><br /></td></tr>
<tr class="separator:gac3a8f5799aac1a2297dee9efe86c3802 inherit pub_methods_classvectorcache"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa91bb9e20ab7c46b92f1085cd62550fb inherit pub_methods_classvectorcache"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mmu__cache.html#gaa91bb9e20ab7c46b92f1085cd62550fb">write_cache_tag</a> (unsigned <a class="el" href="classint.html">int</a> address, unsigned <a class="el" href="classint.html">int</a> *data, sc_core::sc_time *t)</td></tr>
<tr class="memdesc:gaa91bb9e20ab7c46b92f1085cd62550fb inherit pub_methods_classvectorcache"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write data cache tags (ASI 0xe)  <a href="group__mmu__cache.html#gaa91bb9e20ab7c46b92f1085cd62550fb">More...</a><br /></td></tr>
<tr class="separator:gaa91bb9e20ab7c46b92f1085cd62550fb inherit pub_methods_classvectorcache"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76d711b9f1555a5980efe9b1b0570618 inherit pub_methods_classvectorcache"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mmu__cache.html#ga76d711b9f1555a5980efe9b1b0570618">read_cache_entry</a> (unsigned <a class="el" href="classint.html">int</a> address, unsigned <a class="el" href="classint.html">int</a> *data, sc_core::sc_time *t)</td></tr>
<tr class="memdesc:ga76d711b9f1555a5980efe9b1b0570618 inherit pub_methods_classvectorcache"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read data cache entries/data (ASI 0xf)  <a href="group__mmu__cache.html#ga76d711b9f1555a5980efe9b1b0570618">More...</a><br /></td></tr>
<tr class="separator:ga76d711b9f1555a5980efe9b1b0570618 inherit pub_methods_classvectorcache"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga799b16851b85d4113771a0aab2fa848a inherit pub_methods_classvectorcache"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mmu__cache.html#ga799b16851b85d4113771a0aab2fa848a">write_cache_entry</a> (unsigned <a class="el" href="classint.html">int</a> address, unsigned <a class="el" href="classint.html">int</a> *data, sc_core::sc_time *t)</td></tr>
<tr class="memdesc:ga799b16851b85d4113771a0aab2fa848a inherit pub_methods_classvectorcache"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write data cache entries/data (ASI 0xf)  <a href="group__mmu__cache.html#ga799b16851b85d4113771a0aab2fa848a">More...</a><br /></td></tr>
<tr class="separator:ga799b16851b85d4113771a0aab2fa848a inherit pub_methods_classvectorcache"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37e484a66537ecb8de2ea8c481cbb94a inherit pub_methods_classvectorcache"><td class="memItemLeft" align="right" valign="top">virtual unsigned <a class="el" href="classint.html">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mmu__cache.html#ga37e484a66537ecb8de2ea8c481cbb94a">read_config_reg</a> (sc_core::sc_time *t)</td></tr>
<tr class="memdesc:ga37e484a66537ecb8de2ea8c481cbb94a inherit pub_methods_classvectorcache"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read cache configuration register (ASI 0x2)  <a href="group__mmu__cache.html#ga37e484a66537ecb8de2ea8c481cbb94a">More...</a><br /></td></tr>
<tr class="separator:ga37e484a66537ecb8de2ea8c481cbb94a inherit pub_methods_classvectorcache"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b0e5da2c39b83f4afd72492eb3b39cd inherit pub_methods_classvectorcache"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mmu__cache.html#ga3b0e5da2c39b83f4afd72492eb3b39cd">snoop_invalidate</a> (<a class="el" href="pocsag_8c.html#a2c212835823e3c54a8ab6d95c652660e">const</a> <a class="el" href="structt__snoop.html">t_snoop</a> &amp;snoop, <a class="el" href="pocsag_8c.html#a2c212835823e3c54a8ab6d95c652660e">const</a> sc_core::sc_time &amp;delay)</td></tr>
<tr class="memdesc:ga3b0e5da2c39b83f4afd72492eb3b39cd inherit pub_methods_classvectorcache"><td class="mdescLeft">&#160;</td><td class="mdescRight">Snooping function (invalidates cache line(s))  <a href="group__mmu__cache.html#ga3b0e5da2c39b83f4afd72492eb3b39cd">More...</a><br /></td></tr>
<tr class="separator:ga3b0e5da2c39b83f4afd72492eb3b39cd inherit pub_methods_classvectorcache"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga767c9db60aabe5f8654bdc2b2896df79 inherit pub_methods_classvectorcache"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mmu__cache.html#ga767c9db60aabe5f8654bdc2b2896df79">dbg_out</a> (unsigned <a class="el" href="classint.html">int</a> line)</td></tr>
<tr class="memdesc:ga767c9db60aabe5f8654bdc2b2896df79 inherit pub_methods_classvectorcache"><td class="mdescLeft">&#160;</td><td class="mdescRight">Display of cache lines for debug.  <a href="group__mmu__cache.html#ga767c9db60aabe5f8654bdc2b2896df79">More...</a><br /></td></tr>
<tr class="separator:ga767c9db60aabe5f8654bdc2b2896df79 inherit pub_methods_classvectorcache"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac204dd01912d9513c1f1bcfa0b481325 inherit pub_methods_classvectorcache"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mmu__cache.html#gac204dd01912d9513c1f1bcfa0b481325">clkcng</a> (sc_core::sc_time &amp;clk)</td></tr>
<tr class="memdesc:gac204dd01912d9513c1f1bcfa0b481325 inherit pub_methods_classvectorcache"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper functions for definition of clock cycle.  <a href="group__mmu__cache.html#gac204dd01912d9513c1f1bcfa0b481325">More...</a><br /></td></tr>
<tr class="separator:gac204dd01912d9513c1f1bcfa0b481325 inherit pub_methods_classvectorcache"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78e27913668aee0364241d782f754461 inherit pub_methods_classvectorcache"><td class="memItemLeft" align="right" valign="top">unsigned <a class="el" href="classint.html">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mmu__cache.html#ga78e27913668aee0364241d782f754461">offset2valid</a> (unsigned <a class="el" href="classint.html">int</a> <a class="el" href="io__less_2engine_8c.html#ac289c24a4e248d19df57ec46beafa14e">offset</a>, unsigned <a class="el" href="classint.html">int</a> len=4)</td></tr>
<tr class="memdesc:ga78e27913668aee0364241d782f754461 inherit pub_methods_classvectorcache"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transforms a cache-line offset into a valid mask.  <a href="group__mmu__cache.html#ga78e27913668aee0364241d782f754461">More...</a><br /></td></tr>
<tr class="separator:ga78e27913668aee0364241d782f754461 inherit pub_methods_classvectorcache"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2105e789f3557faec18d31d3c35666a0 inherit pub_methods_classvectorcache"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mmu__cache.html#ga2105e789f3557faec18d31d3c35666a0">end_of_simulation</a> ()</td></tr>
<tr class="separator:ga2105e789f3557faec18d31d3c35666a0 inherit pub_methods_classvectorcache"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_methods_classcache__if"><td colspan="2" onclick="javascript:toggleInherit('pub_methods_classcache__if')"><img src="closed.png" alt="-"/>&#160;Public Member Functions inherited from <a class="el" href="classcache__if.html">cache_if</a></td></tr>
<tr class="memitem:a0624baaefda88a208950c61915fb4c9c inherit pub_methods_classcache__if"><td class="memItemLeft" align="right" valign="top">virtual&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classcache__if.html#a0624baaefda88a208950c61915fb4c9c">~cache_if</a> ()</td></tr>
<tr class="separator:a0624baaefda88a208950c61915fb4c9c inherit pub_methods_classcache__if"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_methods_classmem__if"><td colspan="2" onclick="javascript:toggleInherit('pub_methods_classmem__if')"><img src="closed.png" alt="-"/>&#160;Public Member Functions inherited from <a class="el" href="classmem__if.html">mem_if</a></td></tr>
<tr class="memitem:a74af0f15112f99bc67a2fec001fd3f3e inherit pub_methods_classmem__if"><td class="memItemLeft" align="right" valign="top">virtual&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classmem__if.html#a74af0f15112f99bc67a2fec001fd3f3e">~mem_if</a> ()</td></tr>
<tr class="separator:a74af0f15112f99bc67a2fec001fd3f3e inherit pub_methods_classmem__if"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:ab05e0b0e968a296493e8c2d8d26acedd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classsr__param.html">sr_param</a>&lt; <a class="el" href="classdouble.html">double</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classdvectorcache.html#ab05e0b0e968a296493e8c2d8d26acedd">sta_power_norm</a></td></tr>
<tr class="memdesc:ab05e0b0e968a296493e8c2d8d26acedd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Normalized static power input for logic.  <a href="#ab05e0b0e968a296493e8c2d8d26acedd">More...</a><br /></td></tr>
<tr class="separator:ab05e0b0e968a296493e8c2d8d26acedd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adeaf50fc11cf31f5da731389143ec9f3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classsr__param.html">sr_param</a>&lt; <a class="el" href="classdouble.html">double</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classdvectorcache.html#adeaf50fc11cf31f5da731389143ec9f3">int_power_norm</a></td></tr>
<tr class="memdesc:adeaf50fc11cf31f5da731389143ec9f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Normalized internal power input for logic (activation independent)  <a href="#adeaf50fc11cf31f5da731389143ec9f3">More...</a><br /></td></tr>
<tr class="separator:adeaf50fc11cf31f5da731389143ec9f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a7ee311341aeaa2435a2d722ef7ef91"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classsr__param.html">sr_param</a>&lt; <a class="el" href="classdouble.html">double</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classdvectorcache.html#a0a7ee311341aeaa2435a2d722ef7ef91">sta_dtag_power_norm</a></td></tr>
<tr class="memdesc:a0a7ee311341aeaa2435a2d722ef7ef91"><td class="mdescLeft">&#160;</td><td class="mdescRight">Normalized static power input for dtag ram (dp)  <a href="#a0a7ee311341aeaa2435a2d722ef7ef91">More...</a><br /></td></tr>
<tr class="separator:a0a7ee311341aeaa2435a2d722ef7ef91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8988bad023f88a447ae68146fb8ea930"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classsr__param.html">sr_param</a>&lt; <a class="el" href="classdouble.html">double</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classdvectorcache.html#a8988bad023f88a447ae68146fb8ea930">sta_ddata_power_norm</a></td></tr>
<tr class="memdesc:a8988bad023f88a447ae68146fb8ea930"><td class="mdescLeft">&#160;</td><td class="mdescRight">Normalized static power input for ddata ram (sp)  <a href="#a8988bad023f88a447ae68146fb8ea930">More...</a><br /></td></tr>
<tr class="separator:a8988bad023f88a447ae68146fb8ea930"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63c66b18e7aa19e66574923dd014278e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classsr__param.html">sr_param</a>&lt; <a class="el" href="classdouble.html">double</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classdvectorcache.html#a63c66b18e7aa19e66574923dd014278e">int_dtag_power_norm</a></td></tr>
<tr class="memdesc:a63c66b18e7aa19e66574923dd014278e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Normalized internal power input for dtag ram (dp)  <a href="#a63c66b18e7aa19e66574923dd014278e">More...</a><br /></td></tr>
<tr class="separator:a63c66b18e7aa19e66574923dd014278e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11f667b9a27464319415864a7067fbb4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classsr__param.html">sr_param</a>&lt; <a class="el" href="classdouble.html">double</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classdvectorcache.html#a11f667b9a27464319415864a7067fbb4">int_ddata_power_norm</a></td></tr>
<tr class="memdesc:a11f667b9a27464319415864a7067fbb4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Normalized internal power input for ddata ram (sp)  <a href="#a11f667b9a27464319415864a7067fbb4">More...</a><br /></td></tr>
<tr class="separator:a11f667b9a27464319415864a7067fbb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a764e5e9c9ea78d4e3335a47cf73820"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classsr__param.html">sr_param</a>&lt; <a class="el" href="classdouble.html">double</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classdvectorcache.html#a6a764e5e9c9ea78d4e3335a47cf73820">dyn_dtag_read_energy_norm</a></td></tr>
<tr class="memdesc:a6a764e5e9c9ea78d4e3335a47cf73820"><td class="mdescLeft">&#160;</td><td class="mdescRight">Normalized read access energy for dtag ram (dp)  <a href="#a6a764e5e9c9ea78d4e3335a47cf73820">More...</a><br /></td></tr>
<tr class="separator:a6a764e5e9c9ea78d4e3335a47cf73820"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6299f74240218c2f759f0f30e6db42e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classsr__param.html">sr_param</a>&lt; <a class="el" href="classdouble.html">double</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classdvectorcache.html#aa6299f74240218c2f759f0f30e6db42e">dyn_dtag_write_energy_norm</a></td></tr>
<tr class="memdesc:aa6299f74240218c2f759f0f30e6db42e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Normalized write access energy for dtag ram (dp)  <a href="#aa6299f74240218c2f759f0f30e6db42e">More...</a><br /></td></tr>
<tr class="separator:aa6299f74240218c2f759f0f30e6db42e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c8cdc571e33d206d7881f0e8eb7ea88"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classsr__param.html">sr_param</a>&lt; <a class="el" href="classdouble.html">double</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classdvectorcache.html#a2c8cdc571e33d206d7881f0e8eb7ea88">dyn_ddata_read_energy_norm</a></td></tr>
<tr class="memdesc:a2c8cdc571e33d206d7881f0e8eb7ea88"><td class="mdescLeft">&#160;</td><td class="mdescRight">Normalized read access energy for ddata ram (sp)  <a href="#a2c8cdc571e33d206d7881f0e8eb7ea88">More...</a><br /></td></tr>
<tr class="separator:a2c8cdc571e33d206d7881f0e8eb7ea88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a9e892d4f1217d0cebf1c5412fca018"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classsr__param.html">sr_param</a>&lt; <a class="el" href="classdouble.html">double</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classdvectorcache.html#a7a9e892d4f1217d0cebf1c5412fca018">dyn_ddata_write_energy_norm</a></td></tr>
<tr class="memdesc:a7a9e892d4f1217d0cebf1c5412fca018"><td class="mdescLeft">&#160;</td><td class="mdescRight">Normalized write access energy for ddata ram (sp)  <a href="#a7a9e892d4f1217d0cebf1c5412fca018">More...</a><br /></td></tr>
<tr class="separator:a7a9e892d4f1217d0cebf1c5412fca018"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3835cc88909203d4a62b1ada41e33cd4"><td class="memItemLeft" align="right" valign="top">gs::gs_param_array&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classdvectorcache.html#a3835cc88909203d4a62b1ada41e33cd4">power</a></td></tr>
<tr class="memdesc:a3835cc88909203d4a62b1ada41e33cd4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Parameter array for power output (dcache controller)  <a href="#a3835cc88909203d4a62b1ada41e33cd4">More...</a><br /></td></tr>
<tr class="separator:a3835cc88909203d4a62b1ada41e33cd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c93fee9d407a16406c24b2fd8576e43"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classsr__param.html">sr_param</a>&lt; <a class="el" href="classdouble.html">double</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classdvectorcache.html#a5c93fee9d407a16406c24b2fd8576e43">sta_power</a></td></tr>
<tr class="memdesc:a5c93fee9d407a16406c24b2fd8576e43"><td class="mdescLeft">&#160;</td><td class="mdescRight">Static power of module.  <a href="#a5c93fee9d407a16406c24b2fd8576e43">More...</a><br /></td></tr>
<tr class="separator:a5c93fee9d407a16406c24b2fd8576e43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c4e3b7d3ef0f610b7c880cb29fa3eba"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classsr__param.html">sr_param</a>&lt; <a class="el" href="classdouble.html">double</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classdvectorcache.html#a2c4e3b7d3ef0f610b7c880cb29fa3eba">int_power</a></td></tr>
<tr class="memdesc:a2c4e3b7d3ef0f610b7c880cb29fa3eba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Internal dynamic power (activation independent)  <a href="#a2c4e3b7d3ef0f610b7c880cb29fa3eba">More...</a><br /></td></tr>
<tr class="separator:a2c4e3b7d3ef0f610b7c880cb29fa3eba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60d8f491b842c46a169039ac6997e43e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classsr__param.html">sr_param</a>&lt; <a class="el" href="classdouble.html">double</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classdvectorcache.html#a60d8f491b842c46a169039ac6997e43e">swi_power</a></td></tr>
<tr class="memdesc:a60d8f491b842c46a169039ac6997e43e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Switching power.  <a href="#a60d8f491b842c46a169039ac6997e43e">More...</a><br /></td></tr>
<tr class="separator:a60d8f491b842c46a169039ac6997e43e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a191bfa4bc3e13312cfc13c5f0ed73f04"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classsr__param.html">sr_param</a>&lt; sc_core::sc_time &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classdvectorcache.html#a191bfa4bc3e13312cfc13c5f0ed73f04">power_frame_starting_time</a></td></tr>
<tr class="memdesc:a191bfa4bc3e13312cfc13c5f0ed73f04"><td class="mdescLeft">&#160;</td><td class="mdescRight">Power frame starting time.  <a href="#a191bfa4bc3e13312cfc13c5f0ed73f04">More...</a><br /></td></tr>
<tr class="separator:a191bfa4bc3e13312cfc13c5f0ed73f04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abcaee18ef154a06ec39ed67a882c2965"><td class="memItemLeft" align="right" valign="top">gs::gs_param_array&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classdvectorcache.html#abcaee18ef154a06ec39ed67a882c2965">dtag</a></td></tr>
<tr class="memdesc:abcaee18ef154a06ec39ed67a882c2965"><td class="mdescLeft">&#160;</td><td class="mdescRight">Parameter array for power output of dtag ram.  <a href="#abcaee18ef154a06ec39ed67a882c2965">More...</a><br /></td></tr>
<tr class="separator:abcaee18ef154a06ec39ed67a882c2965"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adac32bf3e1ac8aef07b7234188309d86"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classsr__param.html">sr_param</a>&lt; <a class="el" href="classdouble.html">double</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classdvectorcache.html#adac32bf3e1ac8aef07b7234188309d86">dyn_tag_read_energy</a></td></tr>
<tr class="memdesc:adac32bf3e1ac8aef07b7234188309d86"><td class="mdescLeft">&#160;</td><td class="mdescRight">Dynamic energy per dtag read access.  <a href="#adac32bf3e1ac8aef07b7234188309d86">More...</a><br /></td></tr>
<tr class="separator:adac32bf3e1ac8aef07b7234188309d86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a957e3ee4d46ad4320ed41e72b803caf6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classsr__param.html">sr_param</a>&lt; <a class="el" href="classdouble.html">double</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classdvectorcache.html#a957e3ee4d46ad4320ed41e72b803caf6">dyn_tag_write_energy</a></td></tr>
<tr class="memdesc:a957e3ee4d46ad4320ed41e72b803caf6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Dynamic energy per dtag write access.  <a href="#a957e3ee4d46ad4320ed41e72b803caf6">More...</a><br /></td></tr>
<tr class="separator:a957e3ee4d46ad4320ed41e72b803caf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01526feb9d5b35799289f474bc899cca"><td class="memItemLeft" align="right" valign="top">gs::gs_param_array&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classdvectorcache.html#a01526feb9d5b35799289f474bc899cca">ddata</a></td></tr>
<tr class="memdesc:a01526feb9d5b35799289f474bc899cca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Parameter array for power output of ddata ram.  <a href="#a01526feb9d5b35799289f474bc899cca">More...</a><br /></td></tr>
<tr class="separator:a01526feb9d5b35799289f474bc899cca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f6fbf73c6240a71a70df33cd7913754"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classsr__param.html">sr_param</a>&lt; <a class="el" href="classdouble.html">double</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classdvectorcache.html#a5f6fbf73c6240a71a70df33cd7913754">dyn_data_read_energy</a></td></tr>
<tr class="memdesc:a5f6fbf73c6240a71a70df33cd7913754"><td class="mdescLeft">&#160;</td><td class="mdescRight">Dynamic energy per ddata read access.  <a href="#a5f6fbf73c6240a71a70df33cd7913754">More...</a><br /></td></tr>
<tr class="separator:a5f6fbf73c6240a71a70df33cd7913754"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9dc31b62c73ee5abaeb6b0a0e765a9ff"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classsr__param.html">sr_param</a>&lt; <a class="el" href="classdouble.html">double</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classdvectorcache.html#a9dc31b62c73ee5abaeb6b0a0e765a9ff">dyn_data_write_energy</a></td></tr>
<tr class="memdesc:a9dc31b62c73ee5abaeb6b0a0e765a9ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">Dynamic energy per ddata write access.  <a href="#a9dc31b62c73ee5abaeb6b0a0e765a9ff">More...</a><br /></td></tr>
<tr class="separator:a9dc31b62c73ee5abaeb6b0a0e765a9ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="inherited"></a>
Additional Inherited Members</h2></td></tr>
<tr class="inherit_header pub_types_classcache__if"><td colspan="2" onclick="javascript:toggleInherit('pub_types_classcache__if')"><img src="closed.png" alt="-"/>&#160;Public Types inherited from <a class="el" href="classcache__if.html">cache_if</a></td></tr>
<tr class="memitem:gaaa8830f3d207302d389247b52ae86a9b inherit pub_types_classcache__if"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mmu__cache.html#gaaa8830f3d207302d389247b52ae86a9b">t_cache_type</a> { <a class="el" href="group__mmu__cache.html#ggaaa8830f3d207302d389247b52ae86a9ba59ead0bfe6f1ac02e85f7b60ff1fc8c6">icache</a>, 
<a class="el" href="group__mmu__cache.html#ggaaa8830f3d207302d389247b52ae86a9ba69df753f1a3b963f985ae19ad4613739">dcache</a>, 
<a class="el" href="group__mmu__cache.html#ggaaa8830f3d207302d389247b52ae86a9ba278032493123d7f1d552cfe957965f5b">nocache</a>
 }</td></tr>
<tr class="memdesc:gaaa8830f3d207302d389247b52ae86a9b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data type describing type of cache implementing this interface.  <a href="group__mmu__cache.html#gaaa8830f3d207302d389247b52ae86a9b">More...</a><br /></td></tr>
<tr class="separator:gaaa8830f3d207302d389247b52ae86a9b inherit pub_types_classcache__if"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pro_methods_classvectorcache"><td colspan="2" onclick="javascript:toggleInherit('pro_methods_classvectorcache')"><img src="closed.png" alt="-"/>&#160;Protected Member Functions inherited from <a class="el" href="classvectorcache.html">vectorcache</a></td></tr>
<tr class="memitem:ga30cfa4945963b178a797f31288515ff8 inherit pro_methods_classvectorcache"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structt__cache__line.html">t_cache_line</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mmu__cache.html#ga30cfa4945963b178a797f31288515ff8">lookup</a> (unsigned <a class="el" href="classint.html">int</a> set, unsigned <a class="el" href="classint.html">int</a> idx)</td></tr>
<tr class="memdesc:ga30cfa4945963b178a797f31288515ff8 inherit pro_methods_classvectorcache"><td class="mdescLeft">&#160;</td><td class="mdescRight">reads a cache line from a cache set  <a href="group__mmu__cache.html#ga30cfa4945963b178a797f31288515ff8">More...</a><br /></td></tr>
<tr class="separator:ga30cfa4945963b178a797f31288515ff8 inherit pro_methods_classvectorcache"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fb4c21e513601eb6974c5dc78967961 inherit pro_methods_classvectorcache"><td class="memItemLeft" align="right" valign="top">unsigned <a class="el" href="classint.html">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mmu__cache.html#ga7fb4c21e513601eb6974c5dc78967961">replacement_selector</a> (unsigned <a class="el" href="classint.html">int</a>)</td></tr>
<tr class="memdesc:ga7fb4c21e513601eb6974c5dc78967961 inherit pro_methods_classvectorcache"><td class="mdescLeft">&#160;</td><td class="mdescRight">returns number of the set to be refilled - depending on replacement strategy  <a href="group__mmu__cache.html#ga7fb4c21e513601eb6974c5dc78967961">More...</a><br /></td></tr>
<tr class="separator:ga7fb4c21e513601eb6974c5dc78967961 inherit pro_methods_classvectorcache"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6beb516d6184a46c43f5ed937696a5fe inherit pro_methods_classvectorcache"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mmu__cache.html#ga6beb516d6184a46c43f5ed937696a5fe">lru_update</a> (unsigned <a class="el" href="classint.html">int</a> set_select)</td></tr>
<tr class="memdesc:ga6beb516d6184a46c43f5ed937696a5fe inherit pro_methods_classvectorcache"><td class="mdescLeft">&#160;</td><td class="mdescRight">updates the lru counters for every cache hit  <a href="group__mmu__cache.html#ga6beb516d6184a46c43f5ed937696a5fe">More...</a><br /></td></tr>
<tr class="separator:ga6beb516d6184a46c43f5ed937696a5fe inherit pro_methods_classvectorcache"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab73c584b93c9be13b4605bfd219e4ea inherit pro_methods_classvectorcache"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mmu__cache.html#gaab73c584b93c9be13b4605bfd219e4ea">lrr_update</a> (unsigned <a class="el" href="classint.html">int</a> set_select)</td></tr>
<tr class="memdesc:gaab73c584b93c9be13b4605bfd219e4ea inherit pro_methods_classvectorcache"><td class="mdescLeft">&#160;</td><td class="mdescRight">updates the lrr bits for every line replacement  <a href="group__mmu__cache.html#gaab73c584b93c9be13b4605bfd219e4ea">More...</a><br /></td></tr>
<tr class="separator:gaab73c584b93c9be13b4605bfd219e4ea inherit pro_methods_classvectorcache"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26ec425094d815ec15091fc08aab923b inherit pro_methods_classvectorcache"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mmu__cache.html#ga26ec425094d815ec15091fc08aab923b">vectorcache</a> (<a class="el" href="group__common.html#ga93334c42d2c8963eba8961af0921a75a">ModuleName</a> name, <a class="el" href="classmmu__cache__if.html">mmu_cache_if</a> *_mmu_cache, <a class="el" href="classmem__if.html">mem_if</a> *_tlb_adaptor, unsigned <a class="el" href="classint.html">int</a> mmu_en, unsigned <a class="el" href="classint.html">int</a> burst_en, <a class="el" href="classbool.html">bool</a> new_linefetch_en, unsigned <a class="el" href="classint.html">int</a> sets, unsigned <a class="el" href="classint.html">int</a> setsize, unsigned <a class="el" href="classint.html">int</a> setlock, unsigned <a class="el" href="classint.html">int</a> linesize, unsigned <a class="el" href="classint.html">int</a> repl, unsigned <a class="el" href="classint.html">int</a> lram, unsigned <a class="el" href="classint.html">int</a> lramstart, unsigned <a class="el" href="classint.html">int</a> lramsize, <a class="el" href="classbool.html">bool</a> pow_mon)</td></tr>
<tr class="memdesc:ga26ec425094d815ec15091fc08aab923b inherit pro_methods_classvectorcache"><td class="mdescLeft">&#160;</td><td class="mdescRight">Constructor of data cache.  <a href="group__mmu__cache.html#ga26ec425094d815ec15091fc08aab923b">More...</a><br /></td></tr>
<tr class="separator:ga26ec425094d815ec15091fc08aab923b inherit pro_methods_classvectorcache"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ef055416f32a1a29ff8b044d44b341b inherit pro_methods_classvectorcache"><td class="memItemLeft" align="right" valign="top">virtual&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__mmu__cache.html#ga0ef055416f32a1a29ff8b044d44b341b">~vectorcache</a> ()</td></tr>
<tr class="separator:ga0ef055416f32a1a29ff8b044d44b341b inherit pro_methods_classvectorcache"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pro_attribs_classvectorcache"><td colspan="2" onclick="javascript:toggleInherit('pro_attribs_classvectorcache')"><img src="closed.png" alt="-"/>&#160;Protected Attributes inherited from <a class="el" href="classvectorcache.html">vectorcache</a></td></tr>
<tr class="memitem:a54e03135e11930ed6b10e6f371aaf0b7 inherit pro_attribs_classvectorcache"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmmu__cache__if.html">mmu_cache_if</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classvectorcache.html#a54e03135e11930ed6b10e6f371aaf0b7">m_mmu_cache</a></td></tr>
<tr class="memdesc:a54e03135e11930ed6b10e6f371aaf0b7 inherit pro_attribs_classvectorcache"><td class="mdescLeft">&#160;</td><td class="mdescRight">pointer to the class with the amba interface  <a href="#a54e03135e11930ed6b10e6f371aaf0b7">More...</a><br /></td></tr>
<tr class="separator:a54e03135e11930ed6b10e6f371aaf0b7 inherit pro_attribs_classvectorcache"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a569d58626b5d45abd51f0c25b3dabcdb inherit pro_attribs_classvectorcache"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classmem__if.html">mem_if</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classvectorcache.html#a569d58626b5d45abd51f0c25b3dabcdb">m_tlb_adaptor</a></td></tr>
<tr class="memdesc:a569d58626b5d45abd51f0c25b3dabcdb inherit pro_attribs_classvectorcache"><td class="mdescLeft">&#160;</td><td class="mdescRight">pointer to the class with the mmu interface  <a href="#a569d58626b5d45abd51f0c25b3dabcdb">More...</a><br /></td></tr>
<tr class="separator:a569d58626b5d45abd51f0c25b3dabcdb inherit pro_attribs_classvectorcache"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33e6ff5fa739e67c7b2f92e4e597ed34 inherit pro_attribs_classvectorcache"><td class="memItemLeft" align="right" valign="top">unsigned <a class="el" href="classint.html">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classvectorcache.html#a33e6ff5fa739e67c7b2f92e4e597ed34">CACHE_CONFIG_REG</a></td></tr>
<tr class="separator:a33e6ff5fa739e67c7b2f92e4e597ed34 inherit pro_attribs_classvectorcache"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa57ca18f3d9cb6e67f4d85e3ca0fe16 inherit pro_attribs_classvectorcache"><td class="memItemLeft" align="right" valign="top">std::vector&lt; std::vector<br class="typebreak" />
&lt; <a class="el" href="structt__cache__line.html">t_cache_line</a> &gt; * &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classvectorcache.html#afa57ca18f3d9cb6e67f4d85e3ca0fe16">cache_mem</a></td></tr>
<tr class="memdesc:afa57ca18f3d9cb6e67f4d85e3ca0fe16 inherit pro_attribs_classvectorcache"><td class="mdescLeft">&#160;</td><td class="mdescRight">the actual cache memory  <a href="#afa57ca18f3d9cb6e67f4d85e3ca0fe16">More...</a><br /></td></tr>
<tr class="separator:afa57ca18f3d9cb6e67f4d85e3ca0fe16 inherit pro_attribs_classvectorcache"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef0608829dd980ecb6bb7d665e39c172 inherit pro_attribs_classvectorcache"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structt__cache__line.html">t_cache_line</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classvectorcache.html#aef0608829dd980ecb6bb7d665e39c172">m_default_cacheline</a></td></tr>
<tr class="separator:aef0608829dd980ecb6bb7d665e39c172 inherit pro_attribs_classvectorcache"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad2d756aee13defccdc5557d6e7b6465 inherit pro_attribs_classvectorcache"><td class="memItemLeft" align="right" valign="top">std::vector&lt; <a class="el" href="structt__cache__line.html">t_cache_line</a> * &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classvectorcache.html#aad2d756aee13defccdc5557d6e7b6465">m_current_cacheline</a></td></tr>
<tr class="separator:aad2d756aee13defccdc5557d6e7b6465 inherit pro_attribs_classvectorcache"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeedb2214c9465c624c7a91db0794094d inherit pro_attribs_classvectorcache"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structt__cache__line.html">t_cache_line</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classvectorcache.html#aeedb2214c9465c624c7a91db0794094d">m_snoop_cacheline</a></td></tr>
<tr class="separator:aeedb2214c9465c624c7a91db0794094d inherit pro_attribs_classvectorcache"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb86fbea0b127ae40434d3c646f61c65 inherit pro_attribs_classvectorcache"><td class="memItemLeft" align="right" valign="top">unsigned <a class="el" href="classint.html">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classvectorcache.html#abb86fbea0b127ae40434d3c646f61c65">m_burst_en</a></td></tr>
<tr class="memdesc:abb86fbea0b127ae40434d3c646f61c65 inherit pro_attribs_classvectorcache"><td class="mdescLeft">&#160;</td><td class="mdescRight">indicates whether the cache can be put in burst mode or not  <a href="#abb86fbea0b127ae40434d3c646f61c65">More...</a><br /></td></tr>
<tr class="separator:abb86fbea0b127ae40434d3c646f61c65 inherit pro_attribs_classvectorcache"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16ce77a68767f38ae0d26dcb7e498dcc inherit pro_attribs_classvectorcache"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classvectorcache.html#a16ce77a68767f38ae0d26dcb7e498dcc">m_new_linefetch_en</a></td></tr>
<tr class="separator:a16ce77a68767f38ae0d26dcb7e498dcc inherit pro_attribs_classvectorcache"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6c60759803787093292a78b56021a23 inherit pro_attribs_classvectorcache"><td class="memItemLeft" align="right" valign="top">unsigned <a class="el" href="classint.html">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classvectorcache.html#aa6c60759803787093292a78b56021a23">m_pseudo_rand</a></td></tr>
<tr class="memdesc:aa6c60759803787093292a78b56021a23 inherit pro_attribs_classvectorcache"><td class="mdescLeft">&#160;</td><td class="mdescRight">pseudo random pointer  <a href="#aa6c60759803787093292a78b56021a23">More...</a><br /></td></tr>
<tr class="separator:aa6c60759803787093292a78b56021a23 inherit pro_attribs_classvectorcache"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54c5028c2f1a596cb00bd836df67a37d inherit pro_attribs_classvectorcache"><td class="memItemLeft" align="right" valign="top">unsigned <a class="el" href="classint.html">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classvectorcache.html#a54c5028c2f1a596cb00bd836df67a37d">m_sets</a></td></tr>
<tr class="memdesc:a54c5028c2f1a596cb00bd836df67a37d inherit pro_attribs_classvectorcache"><td class="mdescLeft">&#160;</td><td class="mdescRight">number of cache sets (000 - direct mapped, 001 - 2x, 010 - 3x, 011 -4x  <a href="#a54c5028c2f1a596cb00bd836df67a37d">More...</a><br /></td></tr>
<tr class="separator:a54c5028c2f1a596cb00bd836df67a37d inherit pro_attribs_classvectorcache"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9bd4fcc19ad48eccc46df68a015ef1c5 inherit pro_attribs_classvectorcache"><td class="memItemLeft" align="right" valign="top">unsigned <a class="el" href="classint.html">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classvectorcache.html#a9bd4fcc19ad48eccc46df68a015ef1c5">m_setsize</a></td></tr>
<tr class="memdesc:a9bd4fcc19ad48eccc46df68a015ef1c5 inherit pro_attribs_classvectorcache"><td class="mdescLeft">&#160;</td><td class="mdescRight">indicates size of cacheset in kb = 2^m_setsize  <a href="#a9bd4fcc19ad48eccc46df68a015ef1c5">More...</a><br /></td></tr>
<tr class="separator:a9bd4fcc19ad48eccc46df68a015ef1c5 inherit pro_attribs_classvectorcache"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f1ce09262d8c57d12848040ed8e933d inherit pro_attribs_classvectorcache"><td class="memItemLeft" align="right" valign="top">unsigned <a class="el" href="classint.html">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classvectorcache.html#a3f1ce09262d8c57d12848040ed8e933d">m_setlock</a></td></tr>
<tr class="memdesc:a3f1ce09262d8c57d12848040ed8e933d inherit pro_attribs_classvectorcache"><td class="mdescLeft">&#160;</td><td class="mdescRight">cache line locking  <a href="#a3f1ce09262d8c57d12848040ed8e933d">More...</a><br /></td></tr>
<tr class="separator:a3f1ce09262d8c57d12848040ed8e933d inherit pro_attribs_classvectorcache"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb8c0607493a702f68d149dcab664783 inherit pro_attribs_classvectorcache"><td class="memItemLeft" align="right" valign="top">unsigned <a class="el" href="classint.html">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classvectorcache.html#adb8c0607493a702f68d149dcab664783">m_linesize</a></td></tr>
<tr class="memdesc:adb8c0607493a702f68d149dcab664783 inherit pro_attribs_classvectorcache"><td class="mdescLeft">&#160;</td><td class="mdescRight">indicates size of cacheline in words = 2^m_linesize  <a href="#adb8c0607493a702f68d149dcab664783">More...</a><br /></td></tr>
<tr class="separator:adb8c0607493a702f68d149dcab664783 inherit pro_attribs_classvectorcache"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1865f0857387a5c41d8329beb41155d inherit pro_attribs_classvectorcache"><td class="memItemLeft" align="right" valign="top">unsigned <a class="el" href="classint.html">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classvectorcache.html#aa1865f0857387a5c41d8329beb41155d">m_wordsperline</a></td></tr>
<tr class="memdesc:aa1865f0857387a5c41d8329beb41155d inherit pro_attribs_classvectorcache"><td class="mdescLeft">&#160;</td><td class="mdescRight">number of words per cacheline  <a href="#aa1865f0857387a5c41d8329beb41155d">More...</a><br /></td></tr>
<tr class="separator:aa1865f0857387a5c41d8329beb41155d inherit pro_attribs_classvectorcache"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae158ef59596864015283f864fdf9e056 inherit pro_attribs_classvectorcache"><td class="memItemLeft" align="right" valign="top">unsigned <a class="el" href="classint.html">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classvectorcache.html#ae158ef59596864015283f864fdf9e056">m_bytesperline</a></td></tr>
<tr class="memdesc:ae158ef59596864015283f864fdf9e056 inherit pro_attribs_classvectorcache"><td class="mdescLeft">&#160;</td><td class="mdescRight">number of bytes per cacheline  <a href="#ae158ef59596864015283f864fdf9e056">More...</a><br /></td></tr>
<tr class="separator:ae158ef59596864015283f864fdf9e056 inherit pro_attribs_classvectorcache"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa412a6b60920ae981ba7eed393111378 inherit pro_attribs_classvectorcache"><td class="memItemLeft" align="right" valign="top">unsigned <a class="el" href="classint.html">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classvectorcache.html#aa412a6b60920ae981ba7eed393111378">m_offset_bits</a></td></tr>
<tr class="memdesc:aa412a6b60920ae981ba7eed393111378 inherit pro_attribs_classvectorcache"><td class="mdescLeft">&#160;</td><td class="mdescRight">number of bits for addressing the line offset  <a href="#aa412a6b60920ae981ba7eed393111378">More...</a><br /></td></tr>
<tr class="separator:aa412a6b60920ae981ba7eed393111378 inherit pro_attribs_classvectorcache"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadbe7e88cf6c08a03ab23d6421743ddd inherit pro_attribs_classvectorcache"><td class="memItemLeft" align="right" valign="top">unsigned <a class="el" href="classint.html">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classvectorcache.html#aadbe7e88cf6c08a03ab23d6421743ddd">m_number_of_vectors</a></td></tr>
<tr class="memdesc:aadbe7e88cf6c08a03ab23d6421743ddd inherit pro_attribs_classvectorcache"><td class="mdescLeft">&#160;</td><td class="mdescRight">number of lines in the cache  <a href="#aadbe7e88cf6c08a03ab23d6421743ddd">More...</a><br /></td></tr>
<tr class="separator:aadbe7e88cf6c08a03ab23d6421743ddd inherit pro_attribs_classvectorcache"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62c140c25288241276655f3d50513999 inherit pro_attribs_classvectorcache"><td class="memItemLeft" align="right" valign="top">unsigned <a class="el" href="classint.html">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classvectorcache.html#a62c140c25288241276655f3d50513999">m_idx_bits</a></td></tr>
<tr class="memdesc:a62c140c25288241276655f3d50513999 inherit pro_attribs_classvectorcache"><td class="mdescLeft">&#160;</td><td class="mdescRight">address-bits used for index  <a href="#a62c140c25288241276655f3d50513999">More...</a><br /></td></tr>
<tr class="separator:a62c140c25288241276655f3d50513999 inherit pro_attribs_classvectorcache"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42e14b88e07ef0361e68b4d4920777b2 inherit pro_attribs_classvectorcache"><td class="memItemLeft" align="right" valign="top">unsigned <a class="el" href="classint.html">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classvectorcache.html#a42e14b88e07ef0361e68b4d4920777b2">m_tagwidth</a></td></tr>
<tr class="memdesc:a42e14b88e07ef0361e68b4d4920777b2 inherit pro_attribs_classvectorcache"><td class="mdescLeft">&#160;</td><td class="mdescRight">address-bits used for tag  <a href="#a42e14b88e07ef0361e68b4d4920777b2">More...</a><br /></td></tr>
<tr class="separator:a42e14b88e07ef0361e68b4d4920777b2 inherit pro_attribs_classvectorcache"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a070dd96e22ae5fb51c186fe4da57a1ff inherit pro_attribs_classvectorcache"><td class="memItemLeft" align="right" valign="top">unsigned <a class="el" href="classint.html">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classvectorcache.html#a070dd96e22ae5fb51c186fe4da57a1ff">m_repl</a></td></tr>
<tr class="memdesc:a070dd96e22ae5fb51c186fe4da57a1ff inherit pro_attribs_classvectorcache"><td class="mdescLeft">&#160;</td><td class="mdescRight">replacement strategy  <a href="#a070dd96e22ae5fb51c186fe4da57a1ff">More...</a><br /></td></tr>
<tr class="separator:a070dd96e22ae5fb51c186fe4da57a1ff inherit pro_attribs_classvectorcache"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b2b24cc58faebfe0f75a693290c47f2 inherit pro_attribs_classvectorcache"><td class="memItemLeft" align="right" valign="top">unsigned <a class="el" href="classint.html">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classvectorcache.html#a1b2b24cc58faebfe0f75a693290c47f2">m_mmu_en</a></td></tr>
<tr class="memdesc:a1b2b24cc58faebfe0f75a693290c47f2 inherit pro_attribs_classvectorcache"><td class="mdescLeft">&#160;</td><td class="mdescRight">mmu enabled  <a href="#a1b2b24cc58faebfe0f75a693290c47f2">More...</a><br /></td></tr>
<tr class="separator:a1b2b24cc58faebfe0f75a693290c47f2 inherit pro_attribs_classvectorcache"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52b40c8167441cc0f5c84c98da23ee99 inherit pro_attribs_classvectorcache"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classint.html">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classvectorcache.html#a52b40c8167441cc0f5c84c98da23ee99">m_max_lru</a></td></tr>
<tr class="separator:a52b40c8167441cc0f5c84c98da23ee99 inherit pro_attribs_classvectorcache"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a280cfe2a93c8478949f38ac5c6bda04d inherit pro_attribs_classvectorcache"><td class="memItemLeft" align="right" valign="top">unsigned <a class="el" href="classint.html">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classvectorcache.html#a280cfe2a93c8478949f38ac5c6bda04d">m_lram</a></td></tr>
<tr class="memdesc:a280cfe2a93c8478949f38ac5c6bda04d inherit pro_attribs_classvectorcache"><td class="mdescLeft">&#160;</td><td class="mdescRight">local ram present  <a href="#a280cfe2a93c8478949f38ac5c6bda04d">More...</a><br /></td></tr>
<tr class="separator:a280cfe2a93c8478949f38ac5c6bda04d inherit pro_attribs_classvectorcache"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7ffb17f3a0e40f39fe2299e8addf45e inherit pro_attribs_classvectorcache"><td class="memItemLeft" align="right" valign="top">unsigned <a class="el" href="classint.html">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classvectorcache.html#ae7ffb17f3a0e40f39fe2299e8addf45e">m_lramstart</a></td></tr>
<tr class="memdesc:ae7ffb17f3a0e40f39fe2299e8addf45e inherit pro_attribs_classvectorcache"><td class="mdescLeft">&#160;</td><td class="mdescRight">start address of localram (8 MSBs)  <a href="#ae7ffb17f3a0e40f39fe2299e8addf45e">More...</a><br /></td></tr>
<tr class="separator:ae7ffb17f3a0e40f39fe2299e8addf45e inherit pro_attribs_classvectorcache"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0362430d35686c3c112b2c95935f7cf inherit pro_attribs_classvectorcache"><td class="memItemLeft" align="right" valign="top">unsigned <a class="el" href="classint.html">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classvectorcache.html#ae0362430d35686c3c112b2c95935f7cf">m_lramsize</a></td></tr>
<tr class="memdesc:ae0362430d35686c3c112b2c95935f7cf inherit pro_attribs_classvectorcache"><td class="mdescLeft">&#160;</td><td class="mdescRight">size of localram  <a href="#ae0362430d35686c3c112b2c95935f7cf">More...</a><br /></td></tr>
<tr class="separator:ae0362430d35686c3c112b2c95935f7cf inherit pro_attribs_classvectorcache"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28f00fc98722ff98204e6bb28aeba943 inherit pro_attribs_classvectorcache"><td class="memItemLeft" align="right" valign="top">gs::cnf::cnf_api *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classvectorcache.html#a28f00fc98722ff98204e6bb28aeba943">m_api</a></td></tr>
<tr class="memdesc:a28f00fc98722ff98204e6bb28aeba943 inherit pro_attribs_classvectorcache"><td class="mdescLeft">&#160;</td><td class="mdescRight">GreenControl API container.  <a href="#a28f00fc98722ff98204e6bb28aeba943">More...</a><br /></td></tr>
<tr class="separator:a28f00fc98722ff98204e6bb28aeba943 inherit pro_attribs_classvectorcache"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab196ab35e874f56e19a95757eff7a8aa inherit pro_attribs_classvectorcache"><td class="memItemLeft" align="right" valign="top">gs::gs_param_array&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classvectorcache.html#ab196ab35e874f56e19a95757eff7a8aa">m_performance_counters</a></td></tr>
<tr class="memdesc:ab196ab35e874f56e19a95757eff7a8aa inherit pro_attribs_classvectorcache"><td class="mdescLeft">&#160;</td><td class="mdescRight">Open a namespace for performance counting in the greencontrol realm.  <a href="#ab196ab35e874f56e19a95757eff7a8aa">More...</a><br /></td></tr>
<tr class="separator:ab196ab35e874f56e19a95757eff7a8aa inherit pro_attribs_classvectorcache"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16ea4176db6a783c374be191f63da9e7 inherit pro_attribs_classvectorcache"><td class="memItemLeft" align="right" valign="top">gs::gs_param&lt; unsigned long <br class="typebreak" />
long * &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classvectorcache.html#a16ea4176db6a783c374be191f63da9e7">rhits</a></td></tr>
<tr class="memdesc:a16ea4176db6a783c374be191f63da9e7 inherit pro_attribs_classvectorcache"><td class="mdescLeft">&#160;</td><td class="mdescRight">Counter for read hits.  <a href="#a16ea4176db6a783c374be191f63da9e7">More...</a><br /></td></tr>
<tr class="separator:a16ea4176db6a783c374be191f63da9e7 inherit pro_attribs_classvectorcache"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8530446ac87f62cfd99a2cce9724278 inherit pro_attribs_classvectorcache"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classsr__param.html">sr_param</a>&lt; <a class="el" href="classuint64__t.html">uint64_t</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classvectorcache.html#ad8530446ac87f62cfd99a2cce9724278">rmisses</a></td></tr>
<tr class="memdesc:ad8530446ac87f62cfd99a2cce9724278 inherit pro_attribs_classvectorcache"><td class="mdescLeft">&#160;</td><td class="mdescRight">Counter for read misses.  <a href="#ad8530446ac87f62cfd99a2cce9724278">More...</a><br /></td></tr>
<tr class="separator:ad8530446ac87f62cfd99a2cce9724278 inherit pro_attribs_classvectorcache"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14e13cb4f31bf71c5a578288e8859b2a inherit pro_attribs_classvectorcache"><td class="memItemLeft" align="right" valign="top">gs::gs_param&lt; unsigned long <br class="typebreak" />
long * &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classvectorcache.html#a14e13cb4f31bf71c5a578288e8859b2a">whits</a></td></tr>
<tr class="memdesc:a14e13cb4f31bf71c5a578288e8859b2a inherit pro_attribs_classvectorcache"><td class="mdescLeft">&#160;</td><td class="mdescRight">Counter for write hits.  <a href="#a14e13cb4f31bf71c5a578288e8859b2a">More...</a><br /></td></tr>
<tr class="separator:a14e13cb4f31bf71c5a578288e8859b2a inherit pro_attribs_classvectorcache"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe5612c06f96e9fcbf20107b350f08d5 inherit pro_attribs_classvectorcache"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classsr__param.html">sr_param</a>&lt; <a class="el" href="classuint64__t.html">uint64_t</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classvectorcache.html#afe5612c06f96e9fcbf20107b350f08d5">wmisses</a></td></tr>
<tr class="memdesc:afe5612c06f96e9fcbf20107b350f08d5 inherit pro_attribs_classvectorcache"><td class="mdescLeft">&#160;</td><td class="mdescRight">Counter for write misses.  <a href="#afe5612c06f96e9fcbf20107b350f08d5">More...</a><br /></td></tr>
<tr class="separator:afe5612c06f96e9fcbf20107b350f08d5 inherit pro_attribs_classvectorcache"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fc43a8b95a887cc0ae19114944b6371 inherit pro_attribs_classvectorcache"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classsr__param.html">sr_param</a>&lt; <a class="el" href="classuint64__t.html">uint64_t</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classvectorcache.html#a6fc43a8b95a887cc0ae19114944b6371">bypassops</a></td></tr>
<tr class="memdesc:a6fc43a8b95a887cc0ae19114944b6371 inherit pro_attribs_classvectorcache"><td class="mdescLeft">&#160;</td><td class="mdescRight">Counter for bypass operations.  <a href="#a6fc43a8b95a887cc0ae19114944b6371">More...</a><br /></td></tr>
<tr class="separator:a6fc43a8b95a887cc0ae19114944b6371 inherit pro_attribs_classvectorcache"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:affd1047cf9611f5735a9d4b787d40304 inherit pro_attribs_classvectorcache"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classvectorcache.html#affd1047cf9611f5735a9d4b787d40304">m_pow_mon</a></td></tr>
<tr class="memdesc:affd1047cf9611f5735a9d4b787d40304 inherit pro_attribs_classvectorcache"><td class="mdescLeft">&#160;</td><td class="mdescRight">enable power monitoring  <a href="#affd1047cf9611f5735a9d4b787d40304">More...</a><br /></td></tr>
<tr class="separator:affd1047cf9611f5735a9d4b787d40304 inherit pro_attribs_classvectorcache"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37789c79e4628237409d1dee77fb22cb inherit pro_attribs_classvectorcache"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classsr__param.html">sr_param</a>&lt; <a class="el" href="classuint64__t.html">uint64_t</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classvectorcache.html#a37789c79e4628237409d1dee77fb22cb">dyn_tag_reads</a></td></tr>
<tr class="memdesc:a37789c79e4628237409d1dee77fb22cb inherit pro_attribs_classvectorcache"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of tag ram reads (monitor read &amp; reset)  <a href="#a37789c79e4628237409d1dee77fb22cb">More...</a><br /></td></tr>
<tr class="separator:a37789c79e4628237409d1dee77fb22cb inherit pro_attribs_classvectorcache"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0d47e049bb39911e536e913800274db inherit pro_attribs_classvectorcache"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classsr__param.html">sr_param</a>&lt; <a class="el" href="classuint64__t.html">uint64_t</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classvectorcache.html#ad0d47e049bb39911e536e913800274db">dyn_tag_writes</a></td></tr>
<tr class="memdesc:ad0d47e049bb39911e536e913800274db inherit pro_attribs_classvectorcache"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of tag ram writes (monitor read &amp; reset)  <a href="#ad0d47e049bb39911e536e913800274db">More...</a><br /></td></tr>
<tr class="separator:ad0d47e049bb39911e536e913800274db inherit pro_attribs_classvectorcache"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfda4fe43cdc9681e9d6cdeafde33698 inherit pro_attribs_classvectorcache"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classsr__param.html">sr_param</a>&lt; <a class="el" href="classuint64__t.html">uint64_t</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classvectorcache.html#acfda4fe43cdc9681e9d6cdeafde33698">dyn_data_reads</a></td></tr>
<tr class="memdesc:acfda4fe43cdc9681e9d6cdeafde33698 inherit pro_attribs_classvectorcache"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of data ram reads (monitor read &amp; reset)  <a href="#acfda4fe43cdc9681e9d6cdeafde33698">More...</a><br /></td></tr>
<tr class="separator:acfda4fe43cdc9681e9d6cdeafde33698 inherit pro_attribs_classvectorcache"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0fc6abc6268c832bc13d49602a437f8 inherit pro_attribs_classvectorcache"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classsr__param.html">sr_param</a>&lt; <a class="el" href="classuint64__t.html">uint64_t</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classvectorcache.html#aa0fc6abc6268c832bc13d49602a437f8">dyn_data_writes</a></td></tr>
<tr class="memdesc:aa0fc6abc6268c832bc13d49602a437f8 inherit pro_attribs_classvectorcache"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of data ram writes (monitor read &amp; reset)  <a href="#aa0fc6abc6268c832bc13d49602a437f8">More...</a><br /></td></tr>
<tr class="separator:aa0fc6abc6268c832bc13d49602a437f8 inherit pro_attribs_classvectorcache"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad389346cf44942aefb0d691468853713 inherit pro_attribs_classvectorcache"><td class="memItemLeft" align="right" valign="top">sc_core::sc_time&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classvectorcache.html#ad389346cf44942aefb0d691468853713">m_hit_read_response_delay</a></td></tr>
<tr class="separator:ad389346cf44942aefb0d691468853713 inherit pro_attribs_classvectorcache"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1f60d40bb1b8a719c41fe878bc83b86 inherit pro_attribs_classvectorcache"><td class="memItemLeft" align="right" valign="top">sc_core::sc_time&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classvectorcache.html#aa1f60d40bb1b8a719c41fe878bc83b86">m_miss_read_response_delay</a></td></tr>
<tr class="separator:aa1f60d40bb1b8a719c41fe878bc83b86 inherit pro_attribs_classvectorcache"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2bb8bdc97c7fd0401854915e96e7459d inherit pro_attribs_classvectorcache"><td class="memItemLeft" align="right" valign="top">sc_core::sc_time&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classvectorcache.html#a2bb8bdc97c7fd0401854915e96e7459d">m_write_response_delay</a></td></tr>
<tr class="separator:a2bb8bdc97c7fd0401854915e96e7459d inherit pro_attribs_classvectorcache"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4509ee47613e498973c28d96ae1ac7e inherit pro_attribs_classvectorcache"><td class="memItemLeft" align="right" valign="top">sc_core::sc_time&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classvectorcache.html#ab4509ee47613e498973c28d96ae1ac7e">clockcycle</a></td></tr>
<tr class="memdesc:ab4509ee47613e498973c28d96ae1ac7e inherit pro_attribs_classvectorcache"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock cycle time.  <a href="#ab4509ee47613e498973c28d96ae1ac7e">More...</a><br /></td></tr>
<tr class="separator:ab4509ee47613e498973c28d96ae1ac7e inherit pro_attribs_classvectorcache"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Data cache implementation for TrapGen LEON3 simulator. </p>
</div><h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a class="anchor" id="ae3b8146df768c9891cbe328797f01338"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">dvectorcache::dvectorcache </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__common.html#ga93334c42d2c8963eba8961af0921a75a">ModuleName</a>&#160;</td>
          <td class="paramname"><em>name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classmmu__cache__if.html">mmu_cache_if</a> *&#160;</td>
          <td class="paramname"><em>_mmu_cache</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classmem__if.html">mem_if</a> *&#160;</td>
          <td class="paramname"><em>_tlb_adaptor</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned <a class="el" href="classint.html">int</a>&#160;</td>
          <td class="paramname"><em>mmu_en</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned <a class="el" href="classint.html">int</a>&#160;</td>
          <td class="paramname"><em>sets</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned <a class="el" href="classint.html">int</a>&#160;</td>
          <td class="paramname"><em>setsize</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned <a class="el" href="classint.html">int</a>&#160;</td>
          <td class="paramname"><em>setlock</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned <a class="el" href="classint.html">int</a>&#160;</td>
          <td class="paramname"><em>linesize</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned <a class="el" href="classint.html">int</a>&#160;</td>
          <td class="paramname"><em>repl</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned <a class="el" href="classint.html">int</a>&#160;</td>
          <td class="paramname"><em>lram</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned <a class="el" href="classint.html">int</a>&#160;</td>
          <td class="paramname"><em>lramstart</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned <a class="el" href="classint.html">int</a>&#160;</td>
          <td class="paramname"><em>lramsize</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>pow_mon</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Constructor of data cache. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">name</td><td>SystemC module name </td></tr>
    <tr><td class="paramname"><a class="el" href="classmmu__cache.html" title="Top-level class of the memory sub-system for the TrapGen LEON3 simulator. ">mmu_cache</a></td><td>Pointer to top-level class of cache subsystem (<a class="el" href="classmmu__cache.html" title="Top-level class of the memory sub-system for the TrapGen LEON3 simulator. ">mmu_cache</a>) for access to AHB bus interface </td></tr>
    <tr><td class="paramname"><a class="el" href="classtlb__adaptor.html">tlb_adaptor</a></td><td>Pointer to memory management unit </td></tr>
    <tr><td class="paramname">hit_read_response_delay</td><td>Delay for a cache read hit </td></tr>
    <tr><td class="paramname">miss_read_response_delay</td><td>Delay for a cache read miss </td></tr>
    <tr><td class="paramname">write_response_delay</td><td>Delay for a cache write access (hit/miss) </td></tr>
    <tr><td class="paramname">sets</td><td>Number of cache sets </td></tr>
    <tr><td class="paramname">setsize</td><td>Size of a cache set (in kbytes) </td></tr>
    <tr><td class="paramname">setlock</td><td>Enable cache line locking </td></tr>
    <tr><td class="paramname">linesize</td><td>Size of a cache line (in bytes) </td></tr>
    <tr><td class="paramname">repl</td><td>Cache replacement strategy </td></tr>
    <tr><td class="paramname">lram</td><td>Local RAM configured </td></tr>
    <tr><td class="paramname">lramstart</td><td>The 8 MSBs of the local ram start address (16MB segment) </td></tr>
    <tr><td class="paramname">lramsize</td><td>Size of local ram (size in kbyte = 2^lramsize) </td></tr>
  </table>
  </dd>
</dl>

<p>References <a class="el" href="namespaceusi_1_1cci_1_1callback.html#ade076aa795b05084f5cdfd840b48f9bf">usi.cci.callback::pre_read</a>.</p>

</div>
</div>
<a class="anchor" id="afdd7e1de54609467433f528a6bb0ae98"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">dvectorcache::~dvectorcache </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a class="anchor" id="a1808494d013f1dcd4e7017a4337fb42f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">dvectorcache::GC_HAS_CALLBACKS </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Member Data Documentation</h2>
<a class="anchor" id="a01526feb9d5b35799289f474bc899cca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">gs::gs_param_array dvectorcache::ddata</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Parameter array for power output of ddata ram. </p>

</div>
</div>
<a class="anchor" id="abcaee18ef154a06ec39ed67a882c2965"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">gs::gs_param_array dvectorcache::dtag</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Parameter array for power output of dtag ram. </p>

</div>
</div>
<a class="anchor" id="a5f6fbf73c6240a71a70df33cd7913754"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classsr__param.html">sr_param</a>&lt;<a class="el" href="classdouble.html">double</a>&gt; dvectorcache::dyn_data_read_energy</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Dynamic energy per ddata read access. </p>

<p>Referenced by <a class="el" href="group__mmu__cache.html#ga3761d2220604886fbedfa939a0afbb79">power_model()</a>, and <a class="el" href="group__mmu__cache.html#ga68ba56da857a2d24b05d99930b577654">swi_power_cb()</a>.</p>

</div>
</div>
<a class="anchor" id="a9dc31b62c73ee5abaeb6b0a0e765a9ff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classsr__param.html">sr_param</a>&lt;<a class="el" href="classdouble.html">double</a>&gt; dvectorcache::dyn_data_write_energy</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Dynamic energy per ddata write access. </p>

<p>Referenced by <a class="el" href="group__mmu__cache.html#ga3761d2220604886fbedfa939a0afbb79">power_model()</a>, and <a class="el" href="group__mmu__cache.html#ga68ba56da857a2d24b05d99930b577654">swi_power_cb()</a>.</p>

</div>
</div>
<a class="anchor" id="a2c8cdc571e33d206d7881f0e8eb7ea88"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classsr__param.html">sr_param</a>&lt;<a class="el" href="classdouble.html">double</a>&gt; dvectorcache::dyn_ddata_read_energy_norm</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Normalized read access energy for ddata ram (sp) </p>

<p>Referenced by <a class="el" href="group__mmu__cache.html#ga3761d2220604886fbedfa939a0afbb79">power_model()</a>.</p>

</div>
</div>
<a class="anchor" id="a7a9e892d4f1217d0cebf1c5412fca018"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classsr__param.html">sr_param</a>&lt;<a class="el" href="classdouble.html">double</a>&gt; dvectorcache::dyn_ddata_write_energy_norm</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Normalized write access energy for ddata ram (sp) </p>

<p>Referenced by <a class="el" href="group__mmu__cache.html#ga3761d2220604886fbedfa939a0afbb79">power_model()</a>.</p>

</div>
</div>
<a class="anchor" id="a6a764e5e9c9ea78d4e3335a47cf73820"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classsr__param.html">sr_param</a>&lt;<a class="el" href="classdouble.html">double</a>&gt; dvectorcache::dyn_dtag_read_energy_norm</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Normalized read access energy for dtag ram (dp) </p>

<p>Referenced by <a class="el" href="group__mmu__cache.html#ga3761d2220604886fbedfa939a0afbb79">power_model()</a>.</p>

</div>
</div>
<a class="anchor" id="aa6299f74240218c2f759f0f30e6db42e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classsr__param.html">sr_param</a>&lt;<a class="el" href="classdouble.html">double</a>&gt; dvectorcache::dyn_dtag_write_energy_norm</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Normalized write access energy for dtag ram (dp) </p>

<p>Referenced by <a class="el" href="group__mmu__cache.html#ga3761d2220604886fbedfa939a0afbb79">power_model()</a>.</p>

</div>
</div>
<a class="anchor" id="adac32bf3e1ac8aef07b7234188309d86"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classsr__param.html">sr_param</a>&lt;<a class="el" href="classdouble.html">double</a>&gt; dvectorcache::dyn_tag_read_energy</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Dynamic energy per dtag read access. </p>

<p>Referenced by <a class="el" href="group__mmu__cache.html#ga3761d2220604886fbedfa939a0afbb79">power_model()</a>, and <a class="el" href="group__mmu__cache.html#ga68ba56da857a2d24b05d99930b577654">swi_power_cb()</a>.</p>

</div>
</div>
<a class="anchor" id="a957e3ee4d46ad4320ed41e72b803caf6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classsr__param.html">sr_param</a>&lt;<a class="el" href="classdouble.html">double</a>&gt; dvectorcache::dyn_tag_write_energy</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Dynamic energy per dtag write access. </p>

<p>Referenced by <a class="el" href="group__mmu__cache.html#ga3761d2220604886fbedfa939a0afbb79">power_model()</a>, and <a class="el" href="group__mmu__cache.html#ga68ba56da857a2d24b05d99930b577654">swi_power_cb()</a>.</p>

</div>
</div>
<a class="anchor" id="a11f667b9a27464319415864a7067fbb4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classsr__param.html">sr_param</a>&lt;<a class="el" href="classdouble.html">double</a>&gt; dvectorcache::int_ddata_power_norm</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Normalized internal power input for ddata ram (sp) </p>

<p>Referenced by <a class="el" href="group__mmu__cache.html#ga3761d2220604886fbedfa939a0afbb79">power_model()</a>.</p>

</div>
</div>
<a class="anchor" id="a63c66b18e7aa19e66574923dd014278e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classsr__param.html">sr_param</a>&lt;<a class="el" href="classdouble.html">double</a>&gt; dvectorcache::int_dtag_power_norm</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Normalized internal power input for dtag ram (dp) </p>

<p>Referenced by <a class="el" href="group__mmu__cache.html#ga3761d2220604886fbedfa939a0afbb79">power_model()</a>.</p>

</div>
</div>
<a class="anchor" id="a2c4e3b7d3ef0f610b7c880cb29fa3eba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classsr__param.html">sr_param</a>&lt;<a class="el" href="classdouble.html">double</a>&gt; dvectorcache::int_power</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Internal dynamic power (activation independent) </p>

<p>Referenced by <a class="el" href="group__mmu__cache.html#ga3761d2220604886fbedfa939a0afbb79">power_model()</a>.</p>

</div>
</div>
<a class="anchor" id="adeaf50fc11cf31f5da731389143ec9f3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classsr__param.html">sr_param</a>&lt;<a class="el" href="classdouble.html">double</a>&gt; dvectorcache::int_power_norm</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Normalized internal power input for logic (activation independent) </p>

<p>Referenced by <a class="el" href="group__mmu__cache.html#ga3761d2220604886fbedfa939a0afbb79">power_model()</a>.</p>

</div>
</div>
<a class="anchor" id="a3835cc88909203d4a62b1ada41e33cd4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">gs::gs_param_array dvectorcache::power</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Parameter array for power output (dcache controller) </p>

</div>
</div>
<a class="anchor" id="a191bfa4bc3e13312cfc13c5f0ed73f04"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classsr__param.html">sr_param</a>&lt;sc_core::sc_time&gt; dvectorcache::power_frame_starting_time</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Power frame starting time. </p>

<p>Referenced by <a class="el" href="group__mmu__cache.html#ga68ba56da857a2d24b05d99930b577654">swi_power_cb()</a>.</p>

</div>
</div>
<a class="anchor" id="a8988bad023f88a447ae68146fb8ea930"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classsr__param.html">sr_param</a>&lt;<a class="el" href="classdouble.html">double</a>&gt; dvectorcache::sta_ddata_power_norm</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Normalized static power input for ddata ram (sp) </p>

<p>Referenced by <a class="el" href="group__mmu__cache.html#ga3761d2220604886fbedfa939a0afbb79">power_model()</a>.</p>

</div>
</div>
<a class="anchor" id="a0a7ee311341aeaa2435a2d722ef7ef91"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classsr__param.html">sr_param</a>&lt;<a class="el" href="classdouble.html">double</a>&gt; dvectorcache::sta_dtag_power_norm</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Normalized static power input for dtag ram (dp) </p>

<p>Referenced by <a class="el" href="group__mmu__cache.html#ga3761d2220604886fbedfa939a0afbb79">power_model()</a>.</p>

</div>
</div>
<a class="anchor" id="a5c93fee9d407a16406c24b2fd8576e43"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classsr__param.html">sr_param</a>&lt;<a class="el" href="classdouble.html">double</a>&gt; dvectorcache::sta_power</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Static power of module. </p>

<p>Referenced by <a class="el" href="group__mmu__cache.html#ga3761d2220604886fbedfa939a0afbb79">power_model()</a>.</p>

</div>
</div>
<a class="anchor" id="ab05e0b0e968a296493e8c2d8d26acedd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classsr__param.html">sr_param</a>&lt;<a class="el" href="classdouble.html">double</a>&gt; dvectorcache::sta_power_norm</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Normalized static power input for logic. </p>
<hr/>
<p> Power Modeling Parameters </p>

<p>Referenced by <a class="el" href="group__mmu__cache.html#ga3761d2220604886fbedfa939a0afbb79">power_model()</a>.</p>

</div>
</div>
<a class="anchor" id="a60d8f491b842c46a169039ac6997e43e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classsr__param.html">sr_param</a>&lt;<a class="el" href="classdouble.html">double</a>&gt; dvectorcache::swi_power</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Switching power. </p>

<p>Referenced by <a class="el" href="group__mmu__cache.html#ga68ba56da857a2d24b05d99930b577654">swi_power_cb()</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li>gaisler/leon3/mmucache/<a class="el" href="dvectorcache_8h.html">dvectorcache.h</a></li>
<li>gaisler/leon3/mmucache/<a class="el" href="dvectorcache_8cpp.html">dvectorcache.cpp</a></li>
</ul>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.8-->
<!-- start footer part -->
<footer>
  <div class="container">
    <div class="inner">
      <p>
        &nbsp; &copy; 
         <a href="http://www.tu-braunschweig.de/c3e">c3e - TU-Braunschweig</a>. 2012.
        All rights reserved. | <a href="impress.html">Impress</a> |
        Generated on Sat Sep 26 2015 00:22:13 for SoCRocket by &#160;<a href="http://www.doxygen.org/index.html">Doxygen 1.8.8</a>
      </p>
    </div>
  </div>
</footer>
</body>
</html>
