Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Jul 18 16:29:39 2019
| Host         : DESKTOP-EVPNNIR running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file fwrisc_uart_wraper_control_sets_placed.rpt
| Design       : fwrisc_uart_wraper
| Device       : xc7z010
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    24 |
| Unused register locations in slices containing registers |    47 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      4 |            4 |
|      5 |            1 |
|      8 |            6 |
|     15 |            1 |
|    16+ |           11 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             107 |           60 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             123 |           41 |
| Yes          | No                    | No                     |              54 |           20 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             149 |           72 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------+----------------+
|        Clock Signal        |                                Enable Signal                               |                                 Set/Reset Signal                                 | Slice Load Count | Bel Load Count |
+----------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------+----------------+
|  u_clock_gen/inst/clk_out1 | u_fwrisc_fpga_top/u_uart/u_UART_tx_fsm/u_UART_baudrate_gen/cs_reg[0]       |                                                                                  |                1 |              1 |
|  u_clock_gen/inst/clk_out1 | u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/E[0]                   | u_fwrisc_fpga_top/u_UART_rx_fsm/tick_counter[3]_i_1__0_n_0                       |                1 |              4 |
|  u_clock_gen/inst/clk_out1 | u_fwrisc_fpga_top/u_core/FSM_sequential_state[3]_i_1_n_0                   | reset_IBUF                                                                       |                3 |              4 |
|  u_clock_gen/inst/clk_out1 | u_fwrisc_fpga_top/u_uart/u_UART_rx_fsm/u_UART_baudrate_gen/tick_o_reg_0[0] | u_fwrisc_fpga_top/u_uart/u_UART_rx_fsm/tick_counter[3]_i_1_n_0                   |                1 |              4 |
|  u_clock_gen/inst/clk_out1 | u_fwrisc_fpga_top/u_uart/u_UART_tx_fsm/u_UART_baudrate_gen/E[0]            | u_fwrisc_fpga_top/u_uart/u_UART_tx_fsm/bit_cnt[3]_i_1_n_0                        |                1 |              4 |
|  u_clock_gen/inst/clk_out1 | u_fwrisc_fpga_top/u_core/shift_amt[4]_i_1_n_0                              |                                                                                  |                3 |              5 |
|  u_clock_gen/inst/clk_out1 |                                                                            | u_fwrisc_fpga_top/u_core/cycle_counter0                                          |                2 |              8 |
|  u_clock_gen/inst/clk_out1 | u_fwrisc_fpga_top/u_core/u_regfile/FSM_sequential_state_reg[0]_7[0]        | u_fwrisc_fpga_top/u_core/instr_counter0                                          |                3 |              8 |
|  u_clock_gen/inst/clk_out1 | u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/cs_reg[3][0]           | reset_IBUF                                                                       |                2 |              8 |
|  u_clock_gen/inst/clk_out1 | u_fwrisc_fpga_top/u_core/E[0]                                              |                                                                                  |                2 |              8 |
|  u_clock_gen/inst/clk_out1 | u_fwrisc_fpga_top/u_uart/u_UART_rx_fsm/u_UART_baudrate_gen/E[0]            | reset_IBUF                                                                       |                2 |              8 |
|  u_clock_gen/inst/clk_out1 | u_fwrisc_fpga_top/u_uart/u_UART_tx_fsm/rd_en_o_reg_0[0]                    |                                                                                  |                2 |              8 |
|  u_clock_gen/inst/clk_out1 | u_fwrisc_fpga_top/rom_wr_en                                                | reset_IBUF                                                                       |                4 |             15 |
|  u_clock_gen/inst/clk_out1 | u_fwrisc_fpga_top/u_core/p_0_in                                            |                                                                                  |                2 |             16 |
|  u_clock_gen/inst/clk_out1 | u_fwrisc_fpga_top/u_uart/u_UART_rx_fsm/full_reg                            |                                                                                  |                2 |             16 |
|  u_clock_gen/inst/clk_out1 |                                                                            | u_fwrisc_fpga_top/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt[0]_i_1__1_n_0        |                5 |             20 |
|  u_clock_gen/inst/clk_out1 |                                                                            | u_fwrisc_fpga_top/u_uart/u_UART_Registers/UART_Tx_Ctrl_reg[0]_1                  |                5 |             20 |
|  u_clock_gen/inst/clk_out1 |                                                                            | u_fwrisc_fpga_top/u_uart/u_UART_rx_fsm/u_UART_baudrate_gen/clk_cnt[0]_i_1__0_n_0 |                5 |             20 |
|  u_clock_gen/inst/clk_out1 | u_fwrisc_fpga_top/u_core/u_regfile/E[0]                                    | reset_IBUF                                                                       |               25 |             30 |
|  u_clock_gen/inst/clk_out1 | u_fwrisc_fpga_top/u_UART_rx_fsm/E[0]                                       |                                                                                  |               12 |             32 |
|  u_clock_gen/inst/clk_out1 | u_fwrisc_fpga_top/u_core/instr                                             | reset_IBUF                                                                       |               13 |             32 |
|  u_clock_gen/inst/clk_out1 | u_fwrisc_fpga_top/u_core/dvalid_reg_0[0]                                   | reset_IBUF                                                                       |               17 |             32 |
|  u_clock_gen/inst/clk_out1 |                                                                            | reset_IBUF                                                                       |               24 |             55 |
|  u_clock_gen/inst/clk_out1 |                                                                            |                                                                                  |               60 |            107 |
+----------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------+----------------+


