<profile>
    <ReportVersion>
        <Version>2023.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg484-1</Part>
        <TopModelName>cnn_lenet</TopModelName>
        <TargetClockPeriod>20.00</TargetClockPeriod>
        <ClockUncertainty>5.40</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>15.327</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>595147</Best-caseLatency>
            <Average-caseLatency>595147</Average-caseLatency>
            <Worst-caseLatency>595147</Worst-caseLatency>
            <Best-caseRealTimeLatency>11.903 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>11.903 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>11.903 ms</Worst-caseRealTimeLatency>
            <Interval-min>595148</Interval-min>
            <Interval-max>595148</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <calculateLayer4_loop>
                <Slack>14.60</Slack>
                <TripCount>100</TripCount>
                <Latency>378200</Latency>
                <AbsoluteTimeLatency>7564000</AbsoluteTimeLatency>
                <IterationLatency>3782</IterationLatency>
                <InstanceList/>
            </calculateLayer4_loop>
        </SummaryOfLoopLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>cnn_lenet.cpp:30</SourceLocation>
            <SummaryOfLoopViolations>
                <calculateLayer4_loop>
                    <Name>calculateLayer4_loop</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>cnn_lenet.cpp:74</SourceLocation>
                </calculateLayer4_loop>
            </SummaryOfLoopViolations>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>15</BRAM_18K>
            <DSP>21</DSP>
            <FF>19912</FF>
            <LUT>17101</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_CTRL_bus_AWVALID</name>
            <Object>CTRL_bus</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_bus_AWREADY</name>
            <Object>CTRL_bus</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_bus_AWADDR</name>
            <Object>CTRL_bus</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_bus_WVALID</name>
            <Object>CTRL_bus</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_bus_WREADY</name>
            <Object>CTRL_bus</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_bus_WDATA</name>
            <Object>CTRL_bus</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_bus_WSTRB</name>
            <Object>CTRL_bus</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_bus_ARVALID</name>
            <Object>CTRL_bus</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_bus_ARREADY</name>
            <Object>CTRL_bus</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_bus_ARADDR</name>
            <Object>CTRL_bus</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_bus_RVALID</name>
            <Object>CTRL_bus</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_bus_RREADY</name>
            <Object>CTRL_bus</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_bus_RDATA</name>
            <Object>CTRL_bus</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_bus_RRESP</name>
            <Object>CTRL_bus</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_bus_BVALID</name>
            <Object>CTRL_bus</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_bus_BREADY</name>
            <Object>CTRL_bus</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_bus_BRESP</name>
            <Object>CTRL_bus</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>cnn_lenet</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>cnn_lenet</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>cnn_lenet</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_Layer_Neurons_AWVALID</name>
            <Object>Layer_Neurons</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_Layer_Neurons_AWREADY</name>
            <Object>Layer_Neurons</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_Layer_Neurons_AWADDR</name>
            <Object>Layer_Neurons</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_Layer_Neurons_AWID</name>
            <Object>Layer_Neurons</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_Layer_Neurons_AWLEN</name>
            <Object>Layer_Neurons</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_Layer_Neurons_AWSIZE</name>
            <Object>Layer_Neurons</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_Layer_Neurons_AWBURST</name>
            <Object>Layer_Neurons</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_Layer_Neurons_AWLOCK</name>
            <Object>Layer_Neurons</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_Layer_Neurons_AWCACHE</name>
            <Object>Layer_Neurons</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_Layer_Neurons_AWPROT</name>
            <Object>Layer_Neurons</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_Layer_Neurons_AWQOS</name>
            <Object>Layer_Neurons</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_Layer_Neurons_AWREGION</name>
            <Object>Layer_Neurons</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_Layer_Neurons_AWUSER</name>
            <Object>Layer_Neurons</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_Layer_Neurons_WVALID</name>
            <Object>Layer_Neurons</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_Layer_Neurons_WREADY</name>
            <Object>Layer_Neurons</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_Layer_Neurons_WDATA</name>
            <Object>Layer_Neurons</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_Layer_Neurons_WSTRB</name>
            <Object>Layer_Neurons</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_Layer_Neurons_WLAST</name>
            <Object>Layer_Neurons</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_Layer_Neurons_WID</name>
            <Object>Layer_Neurons</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_Layer_Neurons_WUSER</name>
            <Object>Layer_Neurons</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_Layer_Neurons_ARVALID</name>
            <Object>Layer_Neurons</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_Layer_Neurons_ARREADY</name>
            <Object>Layer_Neurons</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_Layer_Neurons_ARADDR</name>
            <Object>Layer_Neurons</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_Layer_Neurons_ARID</name>
            <Object>Layer_Neurons</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_Layer_Neurons_ARLEN</name>
            <Object>Layer_Neurons</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_Layer_Neurons_ARSIZE</name>
            <Object>Layer_Neurons</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_Layer_Neurons_ARBURST</name>
            <Object>Layer_Neurons</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_Layer_Neurons_ARLOCK</name>
            <Object>Layer_Neurons</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_Layer_Neurons_ARCACHE</name>
            <Object>Layer_Neurons</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_Layer_Neurons_ARPROT</name>
            <Object>Layer_Neurons</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_Layer_Neurons_ARQOS</name>
            <Object>Layer_Neurons</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_Layer_Neurons_ARREGION</name>
            <Object>Layer_Neurons</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_Layer_Neurons_ARUSER</name>
            <Object>Layer_Neurons</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_Layer_Neurons_RVALID</name>
            <Object>Layer_Neurons</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_Layer_Neurons_RREADY</name>
            <Object>Layer_Neurons</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_Layer_Neurons_RDATA</name>
            <Object>Layer_Neurons</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_Layer_Neurons_RLAST</name>
            <Object>Layer_Neurons</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_Layer_Neurons_RID</name>
            <Object>Layer_Neurons</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_Layer_Neurons_RUSER</name>
            <Object>Layer_Neurons</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_Layer_Neurons_RRESP</name>
            <Object>Layer_Neurons</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_Layer_Neurons_BVALID</name>
            <Object>Layer_Neurons</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_Layer_Neurons_BREADY</name>
            <Object>Layer_Neurons</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_Layer_Neurons_BRESP</name>
            <Object>Layer_Neurons</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_Layer_Neurons_BID</name>
            <Object>Layer_Neurons</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_Layer_Neurons_BUSER</name>
            <Object>Layer_Neurons</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_Layer_Weights_AWVALID</name>
            <Object>Layer_Weights</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_Layer_Weights_AWREADY</name>
            <Object>Layer_Weights</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_Layer_Weights_AWADDR</name>
            <Object>Layer_Weights</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_Layer_Weights_AWID</name>
            <Object>Layer_Weights</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_Layer_Weights_AWLEN</name>
            <Object>Layer_Weights</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_Layer_Weights_AWSIZE</name>
            <Object>Layer_Weights</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_Layer_Weights_AWBURST</name>
            <Object>Layer_Weights</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_Layer_Weights_AWLOCK</name>
            <Object>Layer_Weights</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_Layer_Weights_AWCACHE</name>
            <Object>Layer_Weights</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_Layer_Weights_AWPROT</name>
            <Object>Layer_Weights</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_Layer_Weights_AWQOS</name>
            <Object>Layer_Weights</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_Layer_Weights_AWREGION</name>
            <Object>Layer_Weights</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_Layer_Weights_AWUSER</name>
            <Object>Layer_Weights</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_Layer_Weights_WVALID</name>
            <Object>Layer_Weights</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_Layer_Weights_WREADY</name>
            <Object>Layer_Weights</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_Layer_Weights_WDATA</name>
            <Object>Layer_Weights</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_Layer_Weights_WSTRB</name>
            <Object>Layer_Weights</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_Layer_Weights_WLAST</name>
            <Object>Layer_Weights</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_Layer_Weights_WID</name>
            <Object>Layer_Weights</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_Layer_Weights_WUSER</name>
            <Object>Layer_Weights</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_Layer_Weights_ARVALID</name>
            <Object>Layer_Weights</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_Layer_Weights_ARREADY</name>
            <Object>Layer_Weights</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_Layer_Weights_ARADDR</name>
            <Object>Layer_Weights</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_Layer_Weights_ARID</name>
            <Object>Layer_Weights</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_Layer_Weights_ARLEN</name>
            <Object>Layer_Weights</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_Layer_Weights_ARSIZE</name>
            <Object>Layer_Weights</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_Layer_Weights_ARBURST</name>
            <Object>Layer_Weights</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_Layer_Weights_ARLOCK</name>
            <Object>Layer_Weights</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_Layer_Weights_ARCACHE</name>
            <Object>Layer_Weights</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_Layer_Weights_ARPROT</name>
            <Object>Layer_Weights</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_Layer_Weights_ARQOS</name>
            <Object>Layer_Weights</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_Layer_Weights_ARREGION</name>
            <Object>Layer_Weights</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_Layer_Weights_ARUSER</name>
            <Object>Layer_Weights</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_Layer_Weights_RVALID</name>
            <Object>Layer_Weights</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_Layer_Weights_RREADY</name>
            <Object>Layer_Weights</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_Layer_Weights_RDATA</name>
            <Object>Layer_Weights</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_Layer_Weights_RLAST</name>
            <Object>Layer_Weights</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_Layer_Weights_RID</name>
            <Object>Layer_Weights</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_Layer_Weights_RUSER</name>
            <Object>Layer_Weights</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_Layer_Weights_RRESP</name>
            <Object>Layer_Weights</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_Layer_Weights_BVALID</name>
            <Object>Layer_Weights</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_Layer_Weights_BREADY</name>
            <Object>Layer_Weights</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_Layer_Weights_BRESP</name>
            <Object>Layer_Weights</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_Layer_Weights_BID</name>
            <Object>Layer_Weights</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_Layer_Weights_BUSER</name>
            <Object>Layer_Weights</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="4">
            <ModuleName>cnn_lenet</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop_fu_207</InstName>
                    <ModuleName>cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>207</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_SIGMOID_fu_278</InstName>
                            <ModuleName>SIGMOID</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>278</ID>
                            <BindInstances>dmul_64ns_64ns_64_4_max_dsp_1_U5 add_ln486_fu_269_p2 sub_ln18_fu_283_p2 result_2_fu_349_p2 sigmoidLUT_1_U</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln33_fu_381_p2 add_ln33_1_fu_423_p2 add_ln34_fu_565_p2 mul_3ns_8ns_10_1_1_U13 empty_82_fu_489_p2 empty_62_fu_587_p2 mac_muladd_3ns_8ns_4ns_10_4_1_U15 mul_4ns_7ns_10_1_1_U14 mac_muladd_4ns_4ns_10ns_10_4_1_U16 tmp1_fu_754_p2 empty_65_fu_764_p2 empty_66_fu_991_p2 tmp2_fu_769_p2 empty_67_fu_779_p2 empty_68_fu_905_p2 tmp3_fu_784_p2 empty_69_fu_794_p2 empty_70_fu_811_p2 tmp4_fu_691_p2 empty_71_fu_701_p2 empty_72_fu_718_p2 empty_73_fu_617_p2 empty_74_fu_635_p2 mac_muladd_3ns_8ns_4ns_10_4_1_U15 mac_muladd_4ns_4ns_10ns_10_4_1_U16 add_ln35_fu_515_p2 add_ln34_1_fu_521_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop_fu_223</InstName>
                    <ModuleName>cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>223</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_SIGMOID_fu_1463</InstName>
                            <ModuleName>SIGMOID</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1463</ID>
                            <BindInstances>dmul_64ns_64ns_64_4_max_dsp_1_U5 add_ln486_fu_269_p2 sub_ln18_fu_283_p2 result_2_fu_349_p2 sigmoidLUT_1_U</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln51_fu_1818_p2 add_ln51_1_fu_1860_p2 add_ln52_fu_2006_p2 mul_6ns_11ns_16_1_1_U28 empty_61_fu_1926_p2 empty_26_fu_2032_p2 mac_muladd_6ns_5ns_3ns_11_4_1_U30 mul_3ns_6ns_8_1_1_U29 empty_30_fu_2055_p2 empty_31_fu_2126_p2 empty_32_fu_2131_p2 empty_33_fu_2174_p2 empty_34_fu_2179_p2 empty_35_fu_2569_p2 empty_36_fu_2574_p2 empty_37_fu_2604_p2 empty_38_fu_2609_p2 empty_39_fu_2639_p2 empty_40_fu_2644_p2 empty_41_fu_2985_p2 empty_42_fu_2990_p2 empty_43_fu_3024_p2 empty_44_fu_3029_p2 empty_45_fu_3059_p2 empty_46_fu_3064_p2 empty_47_fu_3394_p2 empty_48_fu_3399_p2 empty_49_fu_3429_p2 empty_50_fu_3434_p2 empty_51_fu_3464_p2 empty_52_fu_3469_p2 empty_53_fu_3822_p2 empty_54_fu_3695_p2 empty_55_fu_3846_p2 empty_56_fu_3851_p2 empty_57_fu_3885_p2 empty_58_fu_3890_p2 add_ln59_fu_2096_p2 add_ln60_fu_2107_p2 add_ln61_fu_2143_p2 add_ln62_fu_2153_p2 add_ln63_fu_2184_p2 add_ln64_fu_2194_p2 add_ln59_1_fu_2236_p2 add_ln60_1_fu_2246_p2 add_ln61_1_fu_2259_p2 add_ln62_1_fu_2268_p2 add_ln63_1_fu_2278_p2 add_ln64_1_fu_2287_p2 add_ln59_2_fu_2300_p2 add_ln59_3_fu_2313_p2 add_ln60_2_fu_2323_p2 add_ln61_2_fu_2336_p2 add_ln62_2_fu_2345_p2 add_ln63_2_fu_2360_p2 add_ln64_2_fu_2369_p2 add_ln59_4_fu_2382_p2 add_ln59_5_fu_2395_p2 add_ln60_3_fu_2405_p2 add_ln61_3_fu_2423_p2 add_ln62_3_fu_2432_p2 add_ln63_3_fu_2447_p2 add_ln64_3_fu_2456_p2 add_ln59_6_fu_2482_p2 add_ln59_7_fu_2495_p2 add_ln60_4_fu_2505_p2 add_ln61_4_fu_2523_p2 add_ln62_4_fu_2532_p2 add_ln63_4_fu_2547_p2 add_ln64_4_fu_2556_p2 add_ln59_8_fu_2584_p2 add_ln60_5_fu_2594_p2 add_ln61_5_fu_2619_p2 add_ln62_5_fu_2629_p2 add_ln63_5_fu_2654_p2 add_ln64_5_fu_2664_p2 add_ln59_9_fu_2689_p2 add_ln60_6_fu_2700_p2 add_ln61_6_fu_2718_p2 add_ln62_6_fu_2727_p2 add_ln63_6_fu_2741_p2 add_ln64_6_fu_2750_p2 add_ln59_10_fu_2709_p2 add_ln60_7_fu_2772_p2 add_ln61_7_fu_2786_p2 add_ln62_7_fu_2795_p2 add_ln63_7_fu_2809_p2 add_ln64_7_fu_2818_p2 add_ln59_11_fu_2839_p2 add_ln60_8_fu_2849_p2 add_ln61_8_fu_2863_p2 add_ln62_8_fu_2872_p2 add_ln63_8_fu_2886_p2 add_ln64_8_fu_2895_p2 add_ln59_12_fu_2916_p2 add_ln60_9_fu_2926_p2 add_ln61_9_fu_2940_p2 add_ln62_9_fu_2949_p2 add_ln63_9_fu_2963_p2 add_ln64_9_fu_2972_p2 add_ln59_13_fu_3003_p2 add_ln60_10_fu_3014_p2 add_ln61_10_fu_3039_p2 add_ln62_10_fu_3049_p2 add_ln63_10_fu_3074_p2 add_ln64_10_fu_3084_p2 add_ln59_14_fu_3103_p2 add_ln60_11_fu_3112_p2 add_ln61_11_fu_3126_p2 add_ln62_11_fu_3135_p2 add_ln63_11_fu_3149_p2 add_ln64_11_fu_3158_p2 add_ln59_15_fu_3179_p2 add_ln60_12_fu_3189_p2 add_ln61_12_fu_3203_p2 add_ln62_12_fu_3212_p2 add_ln63_12_fu_3226_p2 add_ln64_12_fu_3235_p2 add_ln59_16_fu_3253_p2 add_ln60_13_fu_3262_p2 add_ln61_13_fu_3276_p2 add_ln62_13_fu_3285_p2 add_ln63_13_fu_3299_p2 add_ln64_13_fu_3308_p2 add_ln59_17_fu_3326_p2 add_ln60_14_fu_3335_p2 add_ln61_14_fu_3349_p2 add_ln62_14_fu_3358_p2 add_ln63_14_fu_3372_p2 add_ln64_14_fu_3381_p2 add_ln59_18_fu_3409_p2 add_ln60_15_fu_3419_p2 add_ln61_15_fu_3444_p2 add_ln62_15_fu_3454_p2 add_ln63_15_fu_3479_p2 add_ln64_15_fu_3489_p2 add_ln59_19_fu_3508_p2 add_ln60_16_fu_3517_p2 add_ln61_16_fu_3531_p2 add_ln62_16_fu_3540_p2 add_ln63_16_fu_3554_p2 add_ln64_16_fu_3563_p2 add_ln59_20_fu_3581_p2 add_ln60_17_fu_3590_p2 add_ln61_17_fu_3604_p2 add_ln62_17_fu_3613_p2 add_ln63_17_fu_3627_p2 add_ln64_17_fu_3636_p2 add_ln59_21_fu_3654_p2 add_ln60_18_fu_3663_p2 add_ln61_18_fu_3677_p2 add_ln62_18_fu_3686_p2 add_ln63_18_fu_3705_p2 add_ln64_18_fu_3714_p2 add_ln59_22_fu_3769_p2 add_ln60_19_fu_3727_p2 add_ln61_19_fu_3731_p2 add_ln62_19_fu_3791_p2 add_ln63_19_fu_3805_p2 add_ln64_19_fu_3735_p2 add_ln59_23_fu_3832_p2 add_ln60_20_fu_3739_p2 add_ln61_20_fu_3861_p2 add_ln62_20_fu_3875_p2 add_ln63_20_fu_3900_p2 add_ln64_20_fu_3910_p2 add_ln59_24_fu_3929_p2 add_ln60_21_fu_3744_p2 add_ln61_21_fu_3947_p2 add_ln62_21_fu_3960_p2 add_ln63_21_fu_3974_p2 add_ln64_21_fu_3983_p2 add_ln59_25_fu_4001_p2 add_ln60_22_fu_3749_p2 add_ln61_22_fu_4019_p2 add_ln62_22_fu_4032_p2 add_ln63_22_fu_4046_p2 add_ln64_22_fu_4055_p2 add_ln59_26_fu_4073_p2 add_ln60_23_fu_3754_p2 add_ln61_23_fu_4091_p2 add_ln62_23_fu_4104_p2 add_ln63_23_fu_4113_p2 add_ln64_23_fu_4117_p2 add_ln59_27_fu_4121_p2 add_ln60_24_fu_3759_p2 add_ln61_24_fu_4125_p2 add_ln62_24_fu_4129_p2 add_ln63_24_fu_4133_p2 add_ln64_24_fu_4137_p2 add_ln67_1_fu_2208_p2 mac_muladd_6ns_5ns_3ns_11_4_1_U30 add_ln67_fu_2218_p2 add_ln53_fu_1956_p2 add_ln52_1_fu_1962_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_cnn_lenet_Pipeline_col_loop2_kernelRow_Loop2_kernelCol_loop2_fu_234</InstName>
                    <ModuleName>cnn_lenet_Pipeline_col_loop2_kernelRow_Loop2_kernelCol_loop2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>234</ID>
                    <BindInstances>add_ln75_fu_192_p2 add_ln75_1_fu_210_p2 add_ln76_fu_315_p2 mac_muladd_6ns_5ns_3ns_11_4_1_U40 add_ln79_fu_340_p2 mac_muladd_6ns_5ns_3ns_11_4_1_U40 add_ln79_1_fu_350_p2 add_ln77_fu_294_p2 add_ln76_1_fu_228_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_SIGMOID_fu_244</InstName>
                    <ModuleName>SIGMOID</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>244</ID>
                    <BindInstances>dmul_64ns_64ns_64_4_max_dsp_1_U5 add_ln486_fu_269_p2 sub_ln18_fu_283_p2 result_2_fu_349_p2 sigmoidLUT_1_U</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>Layer2_Neurons_CPU_U Layer3_Neurons_CPU_U add_ln73_1_fu_287_p2 add_ln73_fu_299_p2 add_ln74_fu_309_p2 add_ln74_1_fu_319_p2 add_ln74_2_fu_324_p2 CTRL_bus_s_axi_U control_s_axi_U Layer_Neurons_m_axi_U Layer_Weights_m_axi_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>SIGMOID</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <TargetInitiationInterval>1</TargetInitiationInterval>
                    <EstimatedClockPeriod>13.966</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9</Best-caseLatency>
                    <Average-caseLatency>9</Average-caseLatency>
                    <Worst-caseLatency>9</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>10</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>sigmoid.cpp:17</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>1</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>11</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>5</UTIL_DSP>
                    <FF>778</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2001</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_4_max_dsp_1_U5" SOURCE="sigmoid.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="p_op"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln486_fu_269_p2" SOURCE="C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:486" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln486"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln18_fu_283_p2" SOURCE="C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="result_2_fu_349_p2" SOURCE="C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="result_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="pragma" RTLNAME="sigmoidLUT_1_U" SOURCE="" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p" URAM="0" VARIABLE="sigmoidLUT_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop</Name>
            <Loops>
                <calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <EstimatedClockPeriod>14.600</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>26463</Best-caseLatency>
                    <Average-caseLatency>26463</Average-caseLatency>
                    <Worst-caseLatency>26463</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.529 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.529 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.529 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>26463</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop>
                        <Name>calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop</Name>
                        <Slack>14.60</Slack>
                        <TripCount>1014</TripCount>
                        <Latency>26461</Latency>
                        <AbsoluteTimeLatency>0.529 ms</AbsoluteTimeLatency>
                        <PipelineII>26</PipelineII>
                        <PipelineDepth>124</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>grp_SIGMOID_fu_278</Instance>
                        </InstanceList>
                    </calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>cnn_lenet.cpp:30</SourceLocation>
                    <SummaryOfLoopViolations>
                        <calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop>
                            <Name>calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>cnn_lenet.cpp:34</SourceLocation>
                        </calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>2</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2624</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>2053</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_381_p2" SOURCE="cnn_lenet.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_1_fu_423_p2" SOURCE="cnn_lenet.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln33_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln34_fu_565_p2" SOURCE="cnn_lenet.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_3ns_8ns_10_1_1_U13" SOURCE="cnn_lenet.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_82_fu_489_p2" SOURCE="cnn_lenet.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_62_fu_587_p2" SOURCE="cnn_lenet.cpp:33" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3ns_8ns_4ns_10_4_1_U15" SOURCE="cnn_lenet.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_7ns_10_1_1_U14" SOURCE="cnn_lenet.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_4ns_4ns_10ns_10_4_1_U16" SOURCE="cnn_lenet.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="add" PRAGMA="" RTLNAME="tmp1_fu_754_p2" SOURCE="cnn_lenet.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_65_fu_764_p2" SOURCE="cnn_lenet.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_66_fu_991_p2" SOURCE="cnn_lenet.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="add" PRAGMA="" RTLNAME="tmp2_fu_769_p2" SOURCE="cnn_lenet.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_67_fu_779_p2" SOURCE="cnn_lenet.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_68_fu_905_p2" SOURCE="cnn_lenet.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="add" PRAGMA="" RTLNAME="tmp3_fu_784_p2" SOURCE="cnn_lenet.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_69_fu_794_p2" SOURCE="cnn_lenet.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_70_fu_811_p2" SOURCE="cnn_lenet.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="add" PRAGMA="" RTLNAME="tmp4_fu_691_p2" SOURCE="cnn_lenet.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_71_fu_701_p2" SOURCE="cnn_lenet.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_72_fu_718_p2" SOURCE="cnn_lenet.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_73_fu_617_p2" SOURCE="cnn_lenet.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_74_fu_635_p2" SOURCE="cnn_lenet.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3ns_8ns_4ns_10_4_1_U15" SOURCE="cnn_lenet.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln45_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_4ns_4ns_10ns_10_4_1_U16" SOURCE="cnn_lenet.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_fu_515_p2" SOURCE="cnn_lenet.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln34_1_fu_521_p2" SOURCE="cnn_lenet.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln34_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>cnn_lenet_Pipeline_calculateLayer3_loop_row_Loop_col_loop</Name>
            <Loops>
                <calculateLayer3_loop_row_Loop_col_loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <EstimatedClockPeriod>15.327</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>190475</Best-caseLatency>
                    <Average-caseLatency>190475</Average-caseLatency>
                    <Worst-caseLatency>190475</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.809 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.809 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.809 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>190475</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <calculateLayer3_loop_row_Loop_col_loop>
                        <Name>calculateLayer3_loop_row_Loop_col_loop</Name>
                        <Slack>14.60</Slack>
                        <TripCount>1250</TripCount>
                        <Latency>190473</Latency>
                        <AbsoluteTimeLatency>3.809 ms</AbsoluteTimeLatency>
                        <PipelineII>152</PipelineII>
                        <PipelineDepth>626</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>grp_SIGMOID_fu_1463</Instance>
                        </InstanceList>
                    </calculateLayer3_loop_row_Loop_col_loop>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>cnn_lenet.cpp:30</SourceLocation>
                    <SummaryOfLoopViolations>
                        <calculateLayer3_loop_row_Loop_col_loop>
                            <Name>calculateLayer3_loop_row_Loop_col_loop</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>cnn_lenet.cpp:52</SourceLocation>
                        </calculateLayer3_loop_row_Loop_col_loop>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>2</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>13241</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>12</UTIL_FF>
                    <LUT>8963</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>16</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_fu_1818_p2" SOURCE="cnn_lenet.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_1_fu_1860_p2" SOURCE="cnn_lenet.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln51_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln52_fu_2006_p2" SOURCE="cnn_lenet.cpp:52" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_6ns_11ns_16_1_1_U28" SOURCE="cnn_lenet.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_61_fu_1926_p2" SOURCE="cnn_lenet.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_26_fu_2032_p2" SOURCE="cnn_lenet.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_6ns_5ns_3ns_11_4_1_U30" SOURCE="cnn_lenet.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_3ns_6ns_8_1_1_U29" SOURCE="cnn_lenet.cpp:52" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_30_fu_2055_p2" SOURCE="cnn_lenet.cpp:52" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_31_fu_2126_p2" SOURCE="cnn_lenet.cpp:52" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_32_fu_2131_p2" SOURCE="cnn_lenet.cpp:52" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_33_fu_2174_p2" SOURCE="cnn_lenet.cpp:52" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_34_fu_2179_p2" SOURCE="cnn_lenet.cpp:52" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_35_fu_2569_p2" SOURCE="cnn_lenet.cpp:52" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_36_fu_2574_p2" SOURCE="cnn_lenet.cpp:52" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_37_fu_2604_p2" SOURCE="cnn_lenet.cpp:52" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_38_fu_2609_p2" SOURCE="cnn_lenet.cpp:52" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_39_fu_2639_p2" SOURCE="cnn_lenet.cpp:52" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_40_fu_2644_p2" SOURCE="cnn_lenet.cpp:52" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_41_fu_2985_p2" SOURCE="cnn_lenet.cpp:52" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_42_fu_2990_p2" SOURCE="cnn_lenet.cpp:52" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_43_fu_3024_p2" SOURCE="cnn_lenet.cpp:52" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_44_fu_3029_p2" SOURCE="cnn_lenet.cpp:52" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_45_fu_3059_p2" SOURCE="cnn_lenet.cpp:52" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_46_fu_3064_p2" SOURCE="cnn_lenet.cpp:52" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_47_fu_3394_p2" SOURCE="cnn_lenet.cpp:52" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_48_fu_3399_p2" SOURCE="cnn_lenet.cpp:52" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_49_fu_3429_p2" SOURCE="cnn_lenet.cpp:52" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_50_fu_3434_p2" SOURCE="cnn_lenet.cpp:52" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_51_fu_3464_p2" SOURCE="cnn_lenet.cpp:52" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_52_fu_3469_p2" SOURCE="cnn_lenet.cpp:52" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_53_fu_3822_p2" SOURCE="cnn_lenet.cpp:52" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_54_fu_3695_p2" SOURCE="cnn_lenet.cpp:52" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_55_fu_3846_p2" SOURCE="cnn_lenet.cpp:52" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_56_fu_3851_p2" SOURCE="cnn_lenet.cpp:52" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_57_fu_3885_p2" SOURCE="cnn_lenet.cpp:52" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_58_fu_3890_p2" SOURCE="cnn_lenet.cpp:52" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_fu_2096_p2" SOURCE="cnn_lenet.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_fu_2107_p2" SOURCE="cnn_lenet.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_fu_2143_p2" SOURCE="cnn_lenet.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_fu_2153_p2" SOURCE="cnn_lenet.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_fu_2184_p2" SOURCE="cnn_lenet.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_fu_2194_p2" SOURCE="cnn_lenet.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_1_fu_2236_p2" SOURCE="cnn_lenet.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln59_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_1_fu_2246_p2" SOURCE="cnn_lenet.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln60_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_1_fu_2259_p2" SOURCE="cnn_lenet.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln61_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_1_fu_2268_p2" SOURCE="cnn_lenet.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln62_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_1_fu_2278_p2" SOURCE="cnn_lenet.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1_fu_2287_p2" SOURCE="cnn_lenet.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_2_fu_2300_p2" SOURCE="cnn_lenet.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln59_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_3_fu_2313_p2" SOURCE="cnn_lenet.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln59_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_2_fu_2323_p2" SOURCE="cnn_lenet.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln60_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_2_fu_2336_p2" SOURCE="cnn_lenet.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln61_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_2_fu_2345_p2" SOURCE="cnn_lenet.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln62_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_2_fu_2360_p2" SOURCE="cnn_lenet.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_2_fu_2369_p2" SOURCE="cnn_lenet.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_4_fu_2382_p2" SOURCE="cnn_lenet.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln59_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_5_fu_2395_p2" SOURCE="cnn_lenet.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln59_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_3_fu_2405_p2" SOURCE="cnn_lenet.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln60_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_3_fu_2423_p2" SOURCE="cnn_lenet.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln61_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_3_fu_2432_p2" SOURCE="cnn_lenet.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln62_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_3_fu_2447_p2" SOURCE="cnn_lenet.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_3_fu_2456_p2" SOURCE="cnn_lenet.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_6_fu_2482_p2" SOURCE="cnn_lenet.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln59_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_7_fu_2495_p2" SOURCE="cnn_lenet.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln59_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_4_fu_2505_p2" SOURCE="cnn_lenet.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln60_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_4_fu_2523_p2" SOURCE="cnn_lenet.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln61_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_4_fu_2532_p2" SOURCE="cnn_lenet.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln62_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_4_fu_2547_p2" SOURCE="cnn_lenet.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_4_fu_2556_p2" SOURCE="cnn_lenet.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_8_fu_2584_p2" SOURCE="cnn_lenet.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln59_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_5_fu_2594_p2" SOURCE="cnn_lenet.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln60_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_5_fu_2619_p2" SOURCE="cnn_lenet.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln61_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_5_fu_2629_p2" SOURCE="cnn_lenet.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln62_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_5_fu_2654_p2" SOURCE="cnn_lenet.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_5_fu_2664_p2" SOURCE="cnn_lenet.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_9_fu_2689_p2" SOURCE="cnn_lenet.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln59_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_6_fu_2700_p2" SOURCE="cnn_lenet.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln60_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_6_fu_2718_p2" SOURCE="cnn_lenet.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln61_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_6_fu_2727_p2" SOURCE="cnn_lenet.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln62_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_6_fu_2741_p2" SOURCE="cnn_lenet.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_6_fu_2750_p2" SOURCE="cnn_lenet.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_10_fu_2709_p2" SOURCE="cnn_lenet.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln59_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_7_fu_2772_p2" SOURCE="cnn_lenet.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln60_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_7_fu_2786_p2" SOURCE="cnn_lenet.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln61_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_7_fu_2795_p2" SOURCE="cnn_lenet.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln62_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_7_fu_2809_p2" SOURCE="cnn_lenet.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_7_fu_2818_p2" SOURCE="cnn_lenet.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_11_fu_2839_p2" SOURCE="cnn_lenet.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln59_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_8_fu_2849_p2" SOURCE="cnn_lenet.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln60_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_8_fu_2863_p2" SOURCE="cnn_lenet.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln61_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_8_fu_2872_p2" SOURCE="cnn_lenet.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln62_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_8_fu_2886_p2" SOURCE="cnn_lenet.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_8_fu_2895_p2" SOURCE="cnn_lenet.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_12_fu_2916_p2" SOURCE="cnn_lenet.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln59_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_9_fu_2926_p2" SOURCE="cnn_lenet.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln60_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_9_fu_2940_p2" SOURCE="cnn_lenet.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln61_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_9_fu_2949_p2" SOURCE="cnn_lenet.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln62_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_9_fu_2963_p2" SOURCE="cnn_lenet.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_9_fu_2972_p2" SOURCE="cnn_lenet.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_13_fu_3003_p2" SOURCE="cnn_lenet.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln59_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_10_fu_3014_p2" SOURCE="cnn_lenet.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln60_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_10_fu_3039_p2" SOURCE="cnn_lenet.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln61_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_10_fu_3049_p2" SOURCE="cnn_lenet.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln62_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_10_fu_3074_p2" SOURCE="cnn_lenet.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_10_fu_3084_p2" SOURCE="cnn_lenet.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_14_fu_3103_p2" SOURCE="cnn_lenet.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln59_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_11_fu_3112_p2" SOURCE="cnn_lenet.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln60_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_11_fu_3126_p2" SOURCE="cnn_lenet.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln61_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_11_fu_3135_p2" SOURCE="cnn_lenet.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln62_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_11_fu_3149_p2" SOURCE="cnn_lenet.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_11_fu_3158_p2" SOURCE="cnn_lenet.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_15_fu_3179_p2" SOURCE="cnn_lenet.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln59_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_12_fu_3189_p2" SOURCE="cnn_lenet.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln60_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_12_fu_3203_p2" SOURCE="cnn_lenet.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln61_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_12_fu_3212_p2" SOURCE="cnn_lenet.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln62_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_12_fu_3226_p2" SOURCE="cnn_lenet.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_12_fu_3235_p2" SOURCE="cnn_lenet.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_16_fu_3253_p2" SOURCE="cnn_lenet.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln59_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_13_fu_3262_p2" SOURCE="cnn_lenet.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln60_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_13_fu_3276_p2" SOURCE="cnn_lenet.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln61_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_13_fu_3285_p2" SOURCE="cnn_lenet.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln62_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_13_fu_3299_p2" SOURCE="cnn_lenet.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_13_fu_3308_p2" SOURCE="cnn_lenet.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_17_fu_3326_p2" SOURCE="cnn_lenet.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln59_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_14_fu_3335_p2" SOURCE="cnn_lenet.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln60_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_14_fu_3349_p2" SOURCE="cnn_lenet.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln61_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_14_fu_3358_p2" SOURCE="cnn_lenet.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln62_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_14_fu_3372_p2" SOURCE="cnn_lenet.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_14_fu_3381_p2" SOURCE="cnn_lenet.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_18_fu_3409_p2" SOURCE="cnn_lenet.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln59_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_15_fu_3419_p2" SOURCE="cnn_lenet.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln60_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_15_fu_3444_p2" SOURCE="cnn_lenet.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln61_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_15_fu_3454_p2" SOURCE="cnn_lenet.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln62_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_15_fu_3479_p2" SOURCE="cnn_lenet.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_15_fu_3489_p2" SOURCE="cnn_lenet.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_19_fu_3508_p2" SOURCE="cnn_lenet.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln59_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_16_fu_3517_p2" SOURCE="cnn_lenet.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln60_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_16_fu_3531_p2" SOURCE="cnn_lenet.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln61_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_16_fu_3540_p2" SOURCE="cnn_lenet.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln62_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_16_fu_3554_p2" SOURCE="cnn_lenet.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_16_fu_3563_p2" SOURCE="cnn_lenet.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_20_fu_3581_p2" SOURCE="cnn_lenet.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln59_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_17_fu_3590_p2" SOURCE="cnn_lenet.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln60_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_17_fu_3604_p2" SOURCE="cnn_lenet.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln61_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_17_fu_3613_p2" SOURCE="cnn_lenet.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln62_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_17_fu_3627_p2" SOURCE="cnn_lenet.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_17_fu_3636_p2" SOURCE="cnn_lenet.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_21_fu_3654_p2" SOURCE="cnn_lenet.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln59_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_18_fu_3663_p2" SOURCE="cnn_lenet.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln60_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_18_fu_3677_p2" SOURCE="cnn_lenet.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln61_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_18_fu_3686_p2" SOURCE="cnn_lenet.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln62_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_18_fu_3705_p2" SOURCE="cnn_lenet.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_18_fu_3714_p2" SOURCE="cnn_lenet.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_22_fu_3769_p2" SOURCE="cnn_lenet.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln59_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_19_fu_3727_p2" SOURCE="cnn_lenet.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln60_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_19_fu_3731_p2" SOURCE="cnn_lenet.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln61_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_19_fu_3791_p2" SOURCE="cnn_lenet.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln62_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_19_fu_3805_p2" SOURCE="cnn_lenet.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_19_fu_3735_p2" SOURCE="cnn_lenet.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_23_fu_3832_p2" SOURCE="cnn_lenet.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln59_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_20_fu_3739_p2" SOURCE="cnn_lenet.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln60_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_20_fu_3861_p2" SOURCE="cnn_lenet.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln61_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_20_fu_3875_p2" SOURCE="cnn_lenet.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln62_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_20_fu_3900_p2" SOURCE="cnn_lenet.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_20_fu_3910_p2" SOURCE="cnn_lenet.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_24_fu_3929_p2" SOURCE="cnn_lenet.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln59_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_21_fu_3744_p2" SOURCE="cnn_lenet.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln60_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_21_fu_3947_p2" SOURCE="cnn_lenet.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln61_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_21_fu_3960_p2" SOURCE="cnn_lenet.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln62_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_21_fu_3974_p2" SOURCE="cnn_lenet.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_21_fu_3983_p2" SOURCE="cnn_lenet.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_25_fu_4001_p2" SOURCE="cnn_lenet.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln59_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_22_fu_3749_p2" SOURCE="cnn_lenet.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln60_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_22_fu_4019_p2" SOURCE="cnn_lenet.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln61_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_22_fu_4032_p2" SOURCE="cnn_lenet.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln62_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_22_fu_4046_p2" SOURCE="cnn_lenet.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_22_fu_4055_p2" SOURCE="cnn_lenet.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_26_fu_4073_p2" SOURCE="cnn_lenet.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln59_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_23_fu_3754_p2" SOURCE="cnn_lenet.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln60_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_23_fu_4091_p2" SOURCE="cnn_lenet.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln61_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_23_fu_4104_p2" SOURCE="cnn_lenet.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln62_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_23_fu_4113_p2" SOURCE="cnn_lenet.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_23_fu_4117_p2" SOURCE="cnn_lenet.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_27_fu_4121_p2" SOURCE="cnn_lenet.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln59_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_24_fu_3759_p2" SOURCE="cnn_lenet.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln60_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_24_fu_4125_p2" SOURCE="cnn_lenet.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln61_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_24_fu_4129_p2" SOURCE="cnn_lenet.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln62_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_24_fu_4133_p2" SOURCE="cnn_lenet.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_24_fu_4137_p2" SOURCE="cnn_lenet.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_1_fu_2208_p2" SOURCE="cnn_lenet.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_6ns_5ns_3ns_11_4_1_U30" SOURCE="cnn_lenet.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_fu_2218_p2" SOURCE="cnn_lenet.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_1956_p2" SOURCE="cnn_lenet.cpp:53" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer3_loop_row_Loop_col_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln52_1_fu_1962_p2" SOURCE="cnn_lenet.cpp:52" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln52_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>cnn_lenet_Pipeline_col_loop2_kernelRow_Loop2_kernelCol_loop2</Name>
            <Loops>
                <col_loop2_kernelRow_Loop2_kernelCol_loop2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <EstimatedClockPeriod>14.600</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3759</Best-caseLatency>
                    <Average-caseLatency>3759</Average-caseLatency>
                    <Worst-caseLatency>3759</Worst-caseLatency>
                    <Best-caseRealTimeLatency>75.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>75.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>75.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3759</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <col_loop2_kernelRow_Loop2_kernelCol_loop2>
                        <Name>col_loop2_kernelRow_Loop2_kernelCol_loop2</Name>
                        <Slack>14.60</Slack>
                        <TripCount>1250</TripCount>
                        <Latency>3757</Latency>
                        <AbsoluteTimeLatency>75.140 us</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>11</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </col_loop2_kernelRow_Loop2_kernelCol_loop2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>cnn_lenet.cpp:29</SourceLocation>
                    <SummaryOfLoopViolations>
                        <col_loop2_kernelRow_Loop2_kernelCol_loop2>
                            <Name>col_loop2_kernelRow_Loop2_kernelCol_loop2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>cnn_lenet.cpp:75</SourceLocation>
                        </col_loop2_kernelRow_Loop2_kernelCol_loop2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>234</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>360</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="col_loop2_kernelRow_Loop2_kernelCol_loop2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_fu_192_p2" SOURCE="cnn_lenet.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="col_loop2_kernelRow_Loop2_kernelCol_loop2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_1_fu_210_p2" SOURCE="cnn_lenet.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln75_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="col_loop2_kernelRow_Loop2_kernelCol_loop2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_fu_315_p2" SOURCE="cnn_lenet.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="col_loop2_kernelRow_Loop2_kernelCol_loop2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_6ns_5ns_3ns_11_4_1_U40" SOURCE="cnn_lenet.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="col_loop2_kernelRow_Loop2_kernelCol_loop2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln79_fu_340_p2" SOURCE="cnn_lenet.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="col_loop2_kernelRow_Loop2_kernelCol_loop2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_6ns_5ns_3ns_11_4_1_U40" SOURCE="cnn_lenet.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln79_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="col_loop2_kernelRow_Loop2_kernelCol_loop2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln79_1_fu_350_p2" SOURCE="cnn_lenet.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln79_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="col_loop2_kernelRow_Loop2_kernelCol_loop2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_fu_294_p2" SOURCE="cnn_lenet.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="col_loop2_kernelRow_Loop2_kernelCol_loop2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_1_fu_228_p2" SOURCE="cnn_lenet.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln76_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>cnn_lenet</Name>
            <Loops>
                <calculateLayer4_loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>20.00</TargetClockPeriod>
                    <ClockUncertainty>5.40</ClockUncertainty>
                    <EstimatedClockPeriod>15.327</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>595147</Best-caseLatency>
                    <Average-caseLatency>595147</Average-caseLatency>
                    <Worst-caseLatency>595147</Worst-caseLatency>
                    <Best-caseRealTimeLatency>11.903 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>11.903 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>11.903 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>595148</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <calculateLayer4_loop>
                        <Name>calculateLayer4_loop</Name>
                        <Slack>14.60</Slack>
                        <TripCount>100</TripCount>
                        <Latency>378200</Latency>
                        <AbsoluteTimeLatency>7.564 ms</AbsoluteTimeLatency>
                        <IterationLatency>3782</IterationLatency>
                        <PipelineDepth>3782</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_cnn_lenet_Pipeline_col_loop2_kernelRow_Loop2_kernelCol_loop2_fu_234</Instance>
                            <Instance>grp_SIGMOID_fu_244</Instance>
                        </InstanceList>
                    </calculateLayer4_loop>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>cnn_lenet.cpp:30</SourceLocation>
                    <SummaryOfLoopViolations>
                        <calculateLayer4_loop>
                            <Name>calculateLayer4_loop</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>cnn_lenet.cpp:74</SourceLocation>
                        </calculateLayer4_loop>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>15</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>5</UTIL_BRAM>
                    <DSP>21</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>9</UTIL_DSP>
                    <FF>19912</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>18</UTIL_FF>
                    <LUT>17101</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>32</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="Layer2_Neurons_CPU_U" SOURCE="cnn_lenet.cpp:26" STORAGESIZE="32 1014 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="Layer2_Neurons_CPU"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="Layer3_Neurons_CPU_U" SOURCE="cnn_lenet.cpp:27" STORAGESIZE="32 1250 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="Layer3_Neurons_CPU"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer4_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_1_fu_287_p2" SOURCE="cnn_lenet.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln73_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer4_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_fu_299_p2" SOURCE="cnn_lenet.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer4_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln74_fu_309_p2" SOURCE="cnn_lenet.cpp:74" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer4_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln74_1_fu_319_p2" SOURCE="cnn_lenet.cpp:74" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln74_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer4_loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln74_2_fu_324_p2" SOURCE="cnn_lenet.cpp:74" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln74_2"/>
                <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="CTRL_bus" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="CTRL_bus_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="control" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="control_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="4" BUNDLEDNAME="Layer_Neurons" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="Layer_Neurons_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="4" BUNDLEDNAME="Layer_Weights" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="Layer_Weights_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_cosim trace_level="port"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="Layer1_Neurons_CPU" index="0" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_Layer_Neurons" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="Layer1_Neurons_CPU_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Layer1_Neurons_CPU_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Layer1_Weights_CPU" index="1" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_Layer_Weights" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Layer1_Weights_CPU_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Layer1_Weights_CPU_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Layer2_Weights_CPU" index="2" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_Layer_Weights" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Layer2_Weights_CPU_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Layer2_Weights_CPU_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Layer3_Weights_CPU" index="3" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_Layer_Weights" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Layer3_Weights_CPU_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Layer3_Weights_CPU_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Layer4_Neurons_CPU" index="4" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_Layer_Neurons" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="Layer4_Neurons_CPU_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="Layer4_Neurons_CPU_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_CTRL_bus" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="4" portPrefix="s_axi_CTRL_bus_" paramPrefix="C_S_AXI_CTRL_BUS_">
            <ports>
                <port>s_axi_CTRL_bus_ARADDR</port>
                <port>s_axi_CTRL_bus_ARREADY</port>
                <port>s_axi_CTRL_bus_ARVALID</port>
                <port>s_axi_CTRL_bus_AWADDR</port>
                <port>s_axi_CTRL_bus_AWREADY</port>
                <port>s_axi_CTRL_bus_AWVALID</port>
                <port>s_axi_CTRL_bus_BREADY</port>
                <port>s_axi_CTRL_bus_BRESP</port>
                <port>s_axi_CTRL_bus_BVALID</port>
                <port>s_axi_CTRL_bus_RDATA</port>
                <port>s_axi_CTRL_bus_RREADY</port>
                <port>s_axi_CTRL_bus_RRESP</port>
                <port>s_axi_CTRL_bus_RVALID</port>
                <port>s_axi_CTRL_bus_WDATA</port>
                <port>s_axi_CTRL_bus_WREADY</port>
                <port>s_axi_CTRL_bus_WSTRB</port>
                <port>s_axi_CTRL_bus_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
            </registers>
        </Interface>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="7" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x10" name="Layer1_Neurons_CPU_1" access="W" description="Data signal of Layer1_Neurons_CPU" range="32">
                    <fields>
                        <field offset="0" width="32" name="Layer1_Neurons_CPU" access="W" description="Bit 31 to 0 of Layer1_Neurons_CPU"/>
                    </fields>
                </register>
                <register offset="0x14" name="Layer1_Neurons_CPU_2" access="W" description="Data signal of Layer1_Neurons_CPU" range="32">
                    <fields>
                        <field offset="0" width="32" name="Layer1_Neurons_CPU" access="W" description="Bit 63 to 32 of Layer1_Neurons_CPU"/>
                    </fields>
                </register>
                <register offset="0x1c" name="Layer1_Weights_CPU_1" access="W" description="Data signal of Layer1_Weights_CPU" range="32">
                    <fields>
                        <field offset="0" width="32" name="Layer1_Weights_CPU" access="W" description="Bit 31 to 0 of Layer1_Weights_CPU"/>
                    </fields>
                </register>
                <register offset="0x20" name="Layer1_Weights_CPU_2" access="W" description="Data signal of Layer1_Weights_CPU" range="32">
                    <fields>
                        <field offset="0" width="32" name="Layer1_Weights_CPU" access="W" description="Bit 63 to 32 of Layer1_Weights_CPU"/>
                    </fields>
                </register>
                <register offset="0x28" name="Layer2_Weights_CPU_1" access="W" description="Data signal of Layer2_Weights_CPU" range="32">
                    <fields>
                        <field offset="0" width="32" name="Layer2_Weights_CPU" access="W" description="Bit 31 to 0 of Layer2_Weights_CPU"/>
                    </fields>
                </register>
                <register offset="0x2c" name="Layer2_Weights_CPU_2" access="W" description="Data signal of Layer2_Weights_CPU" range="32">
                    <fields>
                        <field offset="0" width="32" name="Layer2_Weights_CPU" access="W" description="Bit 63 to 32 of Layer2_Weights_CPU"/>
                    </fields>
                </register>
                <register offset="0x34" name="Layer3_Weights_CPU_1" access="W" description="Data signal of Layer3_Weights_CPU" range="32">
                    <fields>
                        <field offset="0" width="32" name="Layer3_Weights_CPU" access="W" description="Bit 31 to 0 of Layer3_Weights_CPU"/>
                    </fields>
                </register>
                <register offset="0x38" name="Layer3_Weights_CPU_2" access="W" description="Data signal of Layer3_Weights_CPU" range="32">
                    <fields>
                        <field offset="0" width="32" name="Layer3_Weights_CPU" access="W" description="Bit 63 to 32 of Layer3_Weights_CPU"/>
                    </fields>
                </register>
                <register offset="0x40" name="Layer4_Neurons_CPU_1" access="W" description="Data signal of Layer4_Neurons_CPU" range="32">
                    <fields>
                        <field offset="0" width="32" name="Layer4_Neurons_CPU" access="W" description="Bit 31 to 0 of Layer4_Neurons_CPU"/>
                    </fields>
                </register>
                <register offset="0x44" name="Layer4_Neurons_CPU_2" access="W" description="Data signal of Layer4_Neurons_CPU" range="32">
                    <fields>
                        <field offset="0" width="32" name="Layer4_Neurons_CPU" access="W" description="Bit 63 to 32 of Layer4_Neurons_CPU"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="Layer1_Neurons_CPU"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="Layer1_Weights_CPU"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="Layer2_Weights_CPU"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="52" argName="Layer3_Weights_CPU"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="64" argName="Layer4_Neurons_CPU"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_CTRL_bus:s_axi_control:m_axi_Layer_Neurons:m_axi_Layer_Weights</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_Layer_Neurons" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_Layer_Neurons_" paramPrefix="C_M_AXI_LAYER_NEURONS_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_Layer_Neurons_ARADDR</port>
                <port>m_axi_Layer_Neurons_ARBURST</port>
                <port>m_axi_Layer_Neurons_ARCACHE</port>
                <port>m_axi_Layer_Neurons_ARID</port>
                <port>m_axi_Layer_Neurons_ARLEN</port>
                <port>m_axi_Layer_Neurons_ARLOCK</port>
                <port>m_axi_Layer_Neurons_ARPROT</port>
                <port>m_axi_Layer_Neurons_ARQOS</port>
                <port>m_axi_Layer_Neurons_ARREADY</port>
                <port>m_axi_Layer_Neurons_ARREGION</port>
                <port>m_axi_Layer_Neurons_ARSIZE</port>
                <port>m_axi_Layer_Neurons_ARUSER</port>
                <port>m_axi_Layer_Neurons_ARVALID</port>
                <port>m_axi_Layer_Neurons_AWADDR</port>
                <port>m_axi_Layer_Neurons_AWBURST</port>
                <port>m_axi_Layer_Neurons_AWCACHE</port>
                <port>m_axi_Layer_Neurons_AWID</port>
                <port>m_axi_Layer_Neurons_AWLEN</port>
                <port>m_axi_Layer_Neurons_AWLOCK</port>
                <port>m_axi_Layer_Neurons_AWPROT</port>
                <port>m_axi_Layer_Neurons_AWQOS</port>
                <port>m_axi_Layer_Neurons_AWREADY</port>
                <port>m_axi_Layer_Neurons_AWREGION</port>
                <port>m_axi_Layer_Neurons_AWSIZE</port>
                <port>m_axi_Layer_Neurons_AWUSER</port>
                <port>m_axi_Layer_Neurons_AWVALID</port>
                <port>m_axi_Layer_Neurons_BID</port>
                <port>m_axi_Layer_Neurons_BREADY</port>
                <port>m_axi_Layer_Neurons_BRESP</port>
                <port>m_axi_Layer_Neurons_BUSER</port>
                <port>m_axi_Layer_Neurons_BVALID</port>
                <port>m_axi_Layer_Neurons_RDATA</port>
                <port>m_axi_Layer_Neurons_RID</port>
                <port>m_axi_Layer_Neurons_RLAST</port>
                <port>m_axi_Layer_Neurons_RREADY</port>
                <port>m_axi_Layer_Neurons_RRESP</port>
                <port>m_axi_Layer_Neurons_RUSER</port>
                <port>m_axi_Layer_Neurons_RVALID</port>
                <port>m_axi_Layer_Neurons_WDATA</port>
                <port>m_axi_Layer_Neurons_WID</port>
                <port>m_axi_Layer_Neurons_WLAST</port>
                <port>m_axi_Layer_Neurons_WREADY</port>
                <port>m_axi_Layer_Neurons_WSTRB</port>
                <port>m_axi_Layer_Neurons_WUSER</port>
                <port>m_axi_Layer_Neurons_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Layer1_Neurons_CPU"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="Layer1_Neurons_CPU"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Layer4_Neurons_CPU"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="Layer4_Neurons_CPU"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_Layer_Weights" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_Layer_Weights_" paramPrefix="C_M_AXI_LAYER_WEIGHTS_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_Layer_Weights_ARADDR</port>
                <port>m_axi_Layer_Weights_ARBURST</port>
                <port>m_axi_Layer_Weights_ARCACHE</port>
                <port>m_axi_Layer_Weights_ARID</port>
                <port>m_axi_Layer_Weights_ARLEN</port>
                <port>m_axi_Layer_Weights_ARLOCK</port>
                <port>m_axi_Layer_Weights_ARPROT</port>
                <port>m_axi_Layer_Weights_ARQOS</port>
                <port>m_axi_Layer_Weights_ARREADY</port>
                <port>m_axi_Layer_Weights_ARREGION</port>
                <port>m_axi_Layer_Weights_ARSIZE</port>
                <port>m_axi_Layer_Weights_ARUSER</port>
                <port>m_axi_Layer_Weights_ARVALID</port>
                <port>m_axi_Layer_Weights_AWADDR</port>
                <port>m_axi_Layer_Weights_AWBURST</port>
                <port>m_axi_Layer_Weights_AWCACHE</port>
                <port>m_axi_Layer_Weights_AWID</port>
                <port>m_axi_Layer_Weights_AWLEN</port>
                <port>m_axi_Layer_Weights_AWLOCK</port>
                <port>m_axi_Layer_Weights_AWPROT</port>
                <port>m_axi_Layer_Weights_AWQOS</port>
                <port>m_axi_Layer_Weights_AWREADY</port>
                <port>m_axi_Layer_Weights_AWREGION</port>
                <port>m_axi_Layer_Weights_AWSIZE</port>
                <port>m_axi_Layer_Weights_AWUSER</port>
                <port>m_axi_Layer_Weights_AWVALID</port>
                <port>m_axi_Layer_Weights_BID</port>
                <port>m_axi_Layer_Weights_BREADY</port>
                <port>m_axi_Layer_Weights_BRESP</port>
                <port>m_axi_Layer_Weights_BUSER</port>
                <port>m_axi_Layer_Weights_BVALID</port>
                <port>m_axi_Layer_Weights_RDATA</port>
                <port>m_axi_Layer_Weights_RID</port>
                <port>m_axi_Layer_Weights_RLAST</port>
                <port>m_axi_Layer_Weights_RREADY</port>
                <port>m_axi_Layer_Weights_RRESP</port>
                <port>m_axi_Layer_Weights_RUSER</port>
                <port>m_axi_Layer_Weights_RVALID</port>
                <port>m_axi_Layer_Weights_WDATA</port>
                <port>m_axi_Layer_Weights_WID</port>
                <port>m_axi_Layer_Weights_WLAST</port>
                <port>m_axi_Layer_Weights_WREADY</port>
                <port>m_axi_Layer_Weights_WSTRB</port>
                <port>m_axi_Layer_Weights_WUSER</port>
                <port>m_axi_Layer_Weights_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Layer1_Weights_CPU"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="Layer1_Weights_CPU"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Layer2_Weights_CPU"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="Layer2_Weights_CPU"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Layer3_Weights_CPU"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="Layer3_Weights_CPU"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table>
                    <keys size="12">Interface, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding, Resource Estimate</keys>
                    <column name="m_axi_Layer_Neurons">32 -&gt; 32, 64, 0, slave, 0, 0, 16, 16, 16, 16, BRAM=4</column>
                    <column name="m_axi_Layer_Weights">32 -&gt; 32, 64, 0, slave, 0, 0, 16, 16, 16, 16, BRAM=4</column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_CTRL_bus">32, 4, , </column>
                    <column name="s_axi_control">32, 7, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_CTRL_bus">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_CTRL_bus">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_CTRL_bus">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_CTRL_bus">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">Layer1_Neurons_CPU_1, 0x10, 32, W, Data signal of Layer1_Neurons_CPU, </column>
                    <column name="s_axi_control">Layer1_Neurons_CPU_2, 0x14, 32, W, Data signal of Layer1_Neurons_CPU, </column>
                    <column name="s_axi_control">Layer1_Weights_CPU_1, 0x1c, 32, W, Data signal of Layer1_Weights_CPU, </column>
                    <column name="s_axi_control">Layer1_Weights_CPU_2, 0x20, 32, W, Data signal of Layer1_Weights_CPU, </column>
                    <column name="s_axi_control">Layer2_Weights_CPU_1, 0x28, 32, W, Data signal of Layer2_Weights_CPU, </column>
                    <column name="s_axi_control">Layer2_Weights_CPU_2, 0x2c, 32, W, Data signal of Layer2_Weights_CPU, </column>
                    <column name="s_axi_control">Layer3_Weights_CPU_1, 0x34, 32, W, Data signal of Layer3_Weights_CPU, </column>
                    <column name="s_axi_control">Layer3_Weights_CPU_2, 0x38, 32, W, Data signal of Layer3_Weights_CPU, </column>
                    <column name="s_axi_control">Layer4_Neurons_CPU_1, 0x40, 32, W, Data signal of Layer4_Neurons_CPU, </column>
                    <column name="s_axi_control">Layer4_Neurons_CPU_2, 0x44, 32, W, Data signal of Layer4_Neurons_CPU, </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_hs, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="Layer1_Neurons_CPU">inout, float*</column>
                    <column name="Layer1_Weights_CPU">in, float*</column>
                    <column name="Layer2_Weights_CPU">in, float*</column>
                    <column name="Layer3_Weights_CPU">in, float*</column>
                    <column name="Layer4_Neurons_CPU">inout, float*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="Layer1_Neurons_CPU">m_axi_Layer_Neurons, interface, , </column>
                    <column name="Layer1_Neurons_CPU">s_axi_control, register, offset, name=Layer1_Neurons_CPU_1 offset=0x10 range=32</column>
                    <column name="Layer1_Neurons_CPU">s_axi_control, register, offset, name=Layer1_Neurons_CPU_2 offset=0x14 range=32</column>
                    <column name="Layer1_Weights_CPU">m_axi_Layer_Weights, interface, , </column>
                    <column name="Layer1_Weights_CPU">s_axi_control, register, offset, name=Layer1_Weights_CPU_1 offset=0x1c range=32</column>
                    <column name="Layer1_Weights_CPU">s_axi_control, register, offset, name=Layer1_Weights_CPU_2 offset=0x20 range=32</column>
                    <column name="Layer2_Weights_CPU">m_axi_Layer_Weights, interface, , </column>
                    <column name="Layer2_Weights_CPU">s_axi_control, register, offset, name=Layer2_Weights_CPU_1 offset=0x28 range=32</column>
                    <column name="Layer2_Weights_CPU">s_axi_control, register, offset, name=Layer2_Weights_CPU_2 offset=0x2c range=32</column>
                    <column name="Layer3_Weights_CPU">m_axi_Layer_Weights, interface, , </column>
                    <column name="Layer3_Weights_CPU">s_axi_control, register, offset, name=Layer3_Weights_CPU_1 offset=0x34 range=32</column>
                    <column name="Layer3_Weights_CPU">s_axi_control, register, offset, name=Layer3_Weights_CPU_2 offset=0x38 range=32</column>
                    <column name="Layer4_Neurons_CPU">m_axi_Layer_Neurons, interface, , </column>
                    <column name="Layer4_Neurons_CPU">s_axi_control, register, offset, name=Layer4_Neurons_CPU_1 offset=0x40 range=32</column>
                    <column name="Layer4_Neurons_CPU">s_axi_control, register, offset, name=Layer4_Neurons_CPU_2 offset=0x44 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="6">HW Interface, Direction, Length, Width, Loop, Loop Location</keys>
                    <column name="m_axi_Layer_Neurons">read, 5, 32, , </column>
                    <column name="m_axi_Layer_Neurons">write, 100, 32, calculateLayer4_loop, cnn_lenet.cpp:73:23</column>
                    <column name="m_axi_Layer_Weights">read, 25, 32, , </column>
                    <column name="m_axi_Layer_Weights">read, 150, 32, , </column>
                    <column name="m_axi_Layer_Weights">read, 1250, 32, col_loop2, cnn_lenet.cpp:75:13</column>
                </table>
            </item>
            <item name="All M_AXI Variable Accesses">
                <table>
                    <keys size="10">HW Interface, Variable, Access Location, Direction, Burst Status, Length, Loop, Loop Location, Resolution, Problem</keys>
                    <column name="m_axi_Layer_Neurons">Layer1_Neurons_CPU, cnn_lenet.cpp:42:34, read, Widen Fail, , , , 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_Layer_Neurons">Layer1_Neurons_CPU, cnn_lenet.cpp:42:34, read, Inferred, 5, OutputColumn_Loop, cnn_lenet.cpp:35:32, , </column>
                    <column name="m_axi_Layer_Neurons">Layer4_Neurons_CPU, cnn_lenet.cpp:80:24, write, Widen Fail, , calculateLayer4_loop, cnn_lenet.cpp:73:23, 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_Layer_Neurons">Layer4_Neurons_CPU, cnn_lenet.cpp:80:24, write, Inferred, 100, calculateLayer4_loop, cnn_lenet.cpp:73:23, , </column>
                    <column name="m_axi_Layer_Weights">Layer1_Weights_CPU, cnn_lenet.cpp:41:11, read, Widen Fail, , , , 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_Layer_Weights">Layer1_Weights_CPU, cnn_lenet.cpp:41:11, read, Fail, , OutputColumn_Loop, cnn_lenet.cpp:35:32, 214-230, Stride is incompatible</column>
                    <column name="m_axi_Layer_Weights">Layer1_Weights_CPU, cnn_lenet.cpp:41:11, read, Inferred, 25, OutputColumn_Loop, cnn_lenet.cpp:35:32, , </column>
                    <column name="m_axi_Layer_Weights">Layer2_Weights_CPU, cnn_lenet.cpp:59:11, read, Widen Fail, , , , 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_Layer_Weights">Layer2_Weights_CPU, cnn_lenet.cpp:59:11, read, Fail, , col_loop, cnn_lenet.cpp:53:23, 214-230, Stride is incompatible</column>
                    <column name="m_axi_Layer_Weights">Layer2_Weights_CPU, cnn_lenet.cpp:59:11, read, Inferred, 150, col_loop, cnn_lenet.cpp:53:23, , </column>
                    <column name="m_axi_Layer_Weights">Layer2_Weights_CPU, cnn_lenet.cpp:60:34, read, Widen Fail, , , , 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_Layer_Weights">Layer2_Weights_CPU, cnn_lenet.cpp:60:34, read, Fail, , col_loop, cnn_lenet.cpp:53:23, 214-230, Stride is incompatible</column>
                    <column name="m_axi_Layer_Weights">Layer2_Weights_CPU, cnn_lenet.cpp:60:34, read, Inferred, 150, col_loop, cnn_lenet.cpp:53:23, , </column>
                    <column name="m_axi_Layer_Weights">Layer2_Weights_CPU, cnn_lenet.cpp:61:34, read, Widen Fail, , , , 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_Layer_Weights">Layer2_Weights_CPU, cnn_lenet.cpp:61:34, read, Fail, , col_loop, cnn_lenet.cpp:53:23, 214-230, Stride is incompatible</column>
                    <column name="m_axi_Layer_Weights">Layer2_Weights_CPU, cnn_lenet.cpp:61:34, read, Inferred, 150, col_loop, cnn_lenet.cpp:53:23, , </column>
                    <column name="m_axi_Layer_Weights">Layer2_Weights_CPU, cnn_lenet.cpp:62:34, read, Widen Fail, , , , 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_Layer_Weights">Layer2_Weights_CPU, cnn_lenet.cpp:62:34, read, Fail, , col_loop, cnn_lenet.cpp:53:23, 214-230, Stride is incompatible</column>
                    <column name="m_axi_Layer_Weights">Layer2_Weights_CPU, cnn_lenet.cpp:62:34, read, Inferred, 150, col_loop, cnn_lenet.cpp:53:23, , </column>
                    <column name="m_axi_Layer_Weights">Layer2_Weights_CPU, cnn_lenet.cpp:63:34, read, Widen Fail, , , , 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_Layer_Weights">Layer2_Weights_CPU, cnn_lenet.cpp:63:34, read, Fail, , col_loop, cnn_lenet.cpp:53:23, 214-230, Stride is incompatible</column>
                    <column name="m_axi_Layer_Weights">Layer2_Weights_CPU, cnn_lenet.cpp:63:34, read, Inferred, 150, col_loop, cnn_lenet.cpp:53:23, , </column>
                    <column name="m_axi_Layer_Weights">Layer2_Weights_CPU, cnn_lenet.cpp:64:34, read, Widen Fail, , , , 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_Layer_Weights">Layer2_Weights_CPU, cnn_lenet.cpp:64:34, read, Fail, , col_loop, cnn_lenet.cpp:53:23, 214-230, Stride is incompatible</column>
                    <column name="m_axi_Layer_Weights">Layer2_Weights_CPU, cnn_lenet.cpp:64:34, read, Inferred, 150, col_loop, cnn_lenet.cpp:53:23, , </column>
                    <column name="m_axi_Layer_Weights">Layer3_Weights_CPU, cnn_lenet.cpp:74:10, read, Fail, , calculateLayer4_loop, cnn_lenet.cpp:73:23, 214-230, Stride is incompatible</column>
                    <column name="m_axi_Layer_Weights">Layer3_Weights_CPU, cnn_lenet.cpp:79:11, read, Widen Fail, , kernelCol_loop2, cnn_lenet.cpp:77:22, 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_Layer_Weights">Layer3_Weights_CPU, cnn_lenet.cpp:79:11, read, Fail, , calculateLayer4_loop, cnn_lenet.cpp:73:23, 214-230, Stride is incompatible</column>
                    <column name="m_axi_Layer_Weights">Layer3_Weights_CPU, cnn_lenet.cpp:79:11, read, Inferred, 1250, col_loop2, cnn_lenet.cpp:75:13, , </column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="interface" location="cnn_lenet.cpp:16" status="valid" parentFunction="cnn_lenet" variable="Layer1_Neurons_CPU" isDirective="0" options="mode=m_axi port=Layer1_Neurons_CPU depth=841 offset=slave bundle=Layer_Neurons"/>
        <Pragma type="interface" location="cnn_lenet.cpp:17" status="valid" parentFunction="cnn_lenet" variable="Layer1_Weights_CPU" isDirective="0" options="mode=m_axi port=Layer1_Weights_CPU depth=156 offset=slave bundle=Layer_Weights"/>
        <Pragma type="interface" location="cnn_lenet.cpp:18" status="valid" parentFunction="cnn_lenet" variable="Layer2_Weights_CPU" isDirective="0" options="mode=m_axi port=Layer2_Weights_CPU depth=7800 offset=slave bundle=Layer_Weights"/>
        <Pragma type="interface" location="cnn_lenet.cpp:19" status="valid" parentFunction="cnn_lenet" variable="Layer3_Weights_CPU" isDirective="0" options="mode=m_axi port=Layer3_Weights_CPU depth=125100 offset=slave bundle=Layer_Weights"/>
        <Pragma type="interface" location="cnn_lenet.cpp:20" status="valid" parentFunction="cnn_lenet" variable="Layer4_Neurons_CPU" isDirective="0" options="mode=m_axi port=Layer4_Neurons_CPU depth=100 offset=slave bundle=Layer_Neurons"/>
        <Pragma type="interface" location="cnn_lenet.cpp:21" status="valid" parentFunction="cnn_lenet" variable="return" isDirective="0" options="mode=s_axilite port=return bundle=CTRL_bus"/>
        <Pragma type="pipeline" location="cnn_lenet.cpp:36" status="valid" parentFunction="cnn_lenet" variable="" isDirective="0" options="II=26"/>
        <Pragma type="pipeline" location="cnn_lenet.cpp:40" status="valid" parentFunction="cnn_lenet" variable="" isDirective="0" options="II=2"/>
        <Pragma type="pipeline" location="cnn_lenet.cpp:54" status="valid" parentFunction="cnn_lenet" variable="" isDirective="0" options="II=152"/>
        <Pragma type="pipeline" location="cnn_lenet.cpp:58" status="valid" parentFunction="cnn_lenet" variable="" isDirective="0" options="II=2"/>
        <Pragma type="pipeline" location="cnn_lenet.cpp:78" status="valid" parentFunction="cnn_lenet" variable="" isDirective="0" options="II=3"/>
        <Pragma type="bind_storage" location="sigmoid.cpp:10" status="valid" parentFunction="sigmoid" variable="sigmoidLUT" isDirective="0" options="variable=sigmoidLUT type=RAM_1P impl=BRAM"/>
        <Pragma type="pipeline" location="sigmoid.cpp:17" status="valid" parentFunction="sigmoid" variable="" isDirective="0" options="II=1"/>
    </PragmaReport>
</profile>

