Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.2 (lin64) Build 2615518 Fri Aug  9 15:53:29 MDT 2019
| Date         : Fri Nov 22 16:51:27 2019
| Host         : eecs-digital-207 running 64-bit Ubuntu 14.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file labkit_timing_summary_routed.rpt -pb labkit_timing_summary_routed.pb -rpx labkit_timing_summary_routed.rpx -warn_on_violation
| Design       : labkit
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.423     -279.181                    418                 3628        0.049        0.000                      0                 3628        3.000        0.000                       0                  1456  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_0  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       -1.423     -279.181                    418                 3628        0.049        0.000                      0                 3628        7.192        0.000                       0                  1452  
  clkfbout_clk_wiz_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :          418  Failing Endpoints,  Worst Slack       -1.423ns,  Total Violation     -279.181ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.423ns  (required time - arrival time)
  Source:                 pg/bpm_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/speed_counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.113ns  (logic 6.235ns (38.695%)  route 9.878ns (61.305%))
  Logic Levels:           23  (CARRY4=14 LUT2=1 LUT3=3 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 13.868 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=1450, routed)        1.623    -0.917    pg/clk_out1
    SLICE_X48Y68         FDRE                                         r  pg/bpm_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y68         FDRE (Prop_fdre_C_Q)         0.419    -0.498 f  pg/bpm_reg[9]/Q
                         net (fo=59, routed)          0.848     0.350    pg/bpm_reg_n_0_[9]
    SLICE_X48Y68         LUT3 (Prop_lut3_I0_O)        0.297     0.647 r  pg/pixel_step_i_320/O
                         net (fo=4, routed)           0.792     1.439    pg/pixel_step_i_320_n_0
    SLICE_X46Y64         LUT4 (Prop_lut4_I0_O)        0.124     1.563 r  pg/pixel_step_i_437/O
                         net (fo=1, routed)           0.000     1.563    pg/pixel_step_i_437_n_0
    SLICE_X46Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.096 r  pg/pixel_step_reg_i_394/CO[3]
                         net (fo=1, routed)           0.000     2.096    pg/pixel_step_reg_i_394_n_0
    SLICE_X46Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.213 r  pg/pixel_step_reg_i_335/CO[3]
                         net (fo=1, routed)           0.000     2.213    pg/pixel_step_reg_i_335_n_0
    SLICE_X46Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.330 r  pg/pixel_step_reg_i_254/CO[3]
                         net (fo=1, routed)           0.000     2.330    pg/pixel_step_reg_i_254_n_0
    SLICE_X46Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.447 r  pg/pixel_step_reg_i_167/CO[3]
                         net (fo=1, routed)           0.000     2.447    pg/pixel_step_reg_i_167_n_0
    SLICE_X46Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.564 f  pg/pixel_step_reg_i_110/CO[3]
                         net (fo=34, routed)          1.425     3.990    pg/pixel_step_reg_i_110_n_0
    SLICE_X48Y71         LUT5 (Prop_lut5_I0_O)        0.124     4.114 r  pg/pixel_step_i_105/O
                         net (fo=2, routed)           0.606     4.720    pg/pixel_step_i_105_n_0
    SLICE_X44Y71         LUT6 (Prop_lut6_I0_O)        0.124     4.844 r  pg/pixel_step_i_109/O
                         net (fo=1, routed)           0.000     4.844    pg/pixel_step_i_109_n_0
    SLICE_X44Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.376 r  pg/pixel_step_reg_i_50/CO[3]
                         net (fo=1, routed)           0.000     5.376    pg/pixel_step_reg_i_50_n_0
    SLICE_X44Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.490 r  pg/pixel_step_reg_i_46/CO[3]
                         net (fo=1, routed)           0.000     5.490    pg/pixel_step_reg_i_46_n_0
    SLICE_X44Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.824 r  pg/pixel_step_reg_i_29/O[1]
                         net (fo=12, routed)          0.812     6.636    pg_n_630
    SLICE_X41Y74         LUT3 (Prop_lut3_I2_O)        0.303     6.939 r  pixel_step_i_130/O
                         net (fo=1, routed)           0.336     7.275    pixel_step_i_130_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.801 r  pixel_step_reg_i_76/CO[3]
                         net (fo=1, routed)           0.000     7.801    pixel_step_reg_i_76_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.040 r  pixel_step_reg_i_33/O[2]
                         net (fo=35, routed)          0.789     8.829    pg/notegen/pixel_step_reg_i_2_0[2]
    SLICE_X39Y74         LUT3 (Prop_lut3_I2_O)        0.302     9.131 r  pg/notegen/pixel_step_i_72/O
                         net (fo=1, routed)           0.000     9.131    pg/notegen/pixel_step_i_72_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.532 r  pg/notegen/pixel_step_reg_i_32/CO[3]
                         net (fo=34, routed)          0.975    10.507    pg/notegen/pixel_step_reg_i_32_n_0
    SLICE_X41Y72         LUT4 (Prop_lut4_I1_O)        0.124    10.631 f  pg/notegen/pixel_step_i_52/O
                         net (fo=1, routed)           0.688    11.319    pg/notegen/speed[9]
    SLICE_X45Y73         LUT6 (Prop_lut6_I4_O)        0.124    11.443 r  pg/notegen/pixel_step_i_19/O
                         net (fo=1, routed)           0.821    12.264    pg/notegen/pixel_step_i_19_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.790 r  pg/notegen/pixel_step_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.790    pg/notegen/pixel_step_reg_i_6_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.904 r  pg/notegen/pixel_step_reg_i_2/CO[3]
                         net (fo=1, routed)           0.009    12.913    pg/notegen/pixel_step_reg_i_2_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    13.091 r  pg/notegen/pixel_step_reg_i_1/CO[1]
                         net (fo=194, routed)         0.967    14.057    db1/CO[0]
    SLICE_X43Y76         LUT2 (Prop_lut2_I1_O)        0.329    14.386 r  db1/speed_counter[0]_i_1/O
                         net (fo=27, routed)          0.810    15.196    pg/notegen/speed_counter_reg[26]_0
    SLICE_X42Y79         FDRE                                         r  pg/notegen/speed_counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=1450, routed)        1.504    13.868    pg/notegen/clk_out1
    SLICE_X42Y79         FDRE                                         r  pg/notegen/speed_counter_reg[24]/C
                         clock pessimism              0.559    14.428    
                         clock uncertainty           -0.130    14.298    
    SLICE_X42Y79         FDRE (Setup_fdre_C_R)       -0.524    13.774    pg/notegen/speed_counter_reg[24]
  -------------------------------------------------------------------
                         required time                         13.774    
                         arrival time                         -15.196    
  -------------------------------------------------------------------
                         slack                                 -1.423    

Slack (VIOLATED) :        -1.423ns  (required time - arrival time)
  Source:                 pg/bpm_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/speed_counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.113ns  (logic 6.235ns (38.695%)  route 9.878ns (61.305%))
  Logic Levels:           23  (CARRY4=14 LUT2=1 LUT3=3 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 13.868 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=1450, routed)        1.623    -0.917    pg/clk_out1
    SLICE_X48Y68         FDRE                                         r  pg/bpm_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y68         FDRE (Prop_fdre_C_Q)         0.419    -0.498 f  pg/bpm_reg[9]/Q
                         net (fo=59, routed)          0.848     0.350    pg/bpm_reg_n_0_[9]
    SLICE_X48Y68         LUT3 (Prop_lut3_I0_O)        0.297     0.647 r  pg/pixel_step_i_320/O
                         net (fo=4, routed)           0.792     1.439    pg/pixel_step_i_320_n_0
    SLICE_X46Y64         LUT4 (Prop_lut4_I0_O)        0.124     1.563 r  pg/pixel_step_i_437/O
                         net (fo=1, routed)           0.000     1.563    pg/pixel_step_i_437_n_0
    SLICE_X46Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.096 r  pg/pixel_step_reg_i_394/CO[3]
                         net (fo=1, routed)           0.000     2.096    pg/pixel_step_reg_i_394_n_0
    SLICE_X46Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.213 r  pg/pixel_step_reg_i_335/CO[3]
                         net (fo=1, routed)           0.000     2.213    pg/pixel_step_reg_i_335_n_0
    SLICE_X46Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.330 r  pg/pixel_step_reg_i_254/CO[3]
                         net (fo=1, routed)           0.000     2.330    pg/pixel_step_reg_i_254_n_0
    SLICE_X46Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.447 r  pg/pixel_step_reg_i_167/CO[3]
                         net (fo=1, routed)           0.000     2.447    pg/pixel_step_reg_i_167_n_0
    SLICE_X46Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.564 f  pg/pixel_step_reg_i_110/CO[3]
                         net (fo=34, routed)          1.425     3.990    pg/pixel_step_reg_i_110_n_0
    SLICE_X48Y71         LUT5 (Prop_lut5_I0_O)        0.124     4.114 r  pg/pixel_step_i_105/O
                         net (fo=2, routed)           0.606     4.720    pg/pixel_step_i_105_n_0
    SLICE_X44Y71         LUT6 (Prop_lut6_I0_O)        0.124     4.844 r  pg/pixel_step_i_109/O
                         net (fo=1, routed)           0.000     4.844    pg/pixel_step_i_109_n_0
    SLICE_X44Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.376 r  pg/pixel_step_reg_i_50/CO[3]
                         net (fo=1, routed)           0.000     5.376    pg/pixel_step_reg_i_50_n_0
    SLICE_X44Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.490 r  pg/pixel_step_reg_i_46/CO[3]
                         net (fo=1, routed)           0.000     5.490    pg/pixel_step_reg_i_46_n_0
    SLICE_X44Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.824 r  pg/pixel_step_reg_i_29/O[1]
                         net (fo=12, routed)          0.812     6.636    pg_n_630
    SLICE_X41Y74         LUT3 (Prop_lut3_I2_O)        0.303     6.939 r  pixel_step_i_130/O
                         net (fo=1, routed)           0.336     7.275    pixel_step_i_130_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.801 r  pixel_step_reg_i_76/CO[3]
                         net (fo=1, routed)           0.000     7.801    pixel_step_reg_i_76_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.040 r  pixel_step_reg_i_33/O[2]
                         net (fo=35, routed)          0.789     8.829    pg/notegen/pixel_step_reg_i_2_0[2]
    SLICE_X39Y74         LUT3 (Prop_lut3_I2_O)        0.302     9.131 r  pg/notegen/pixel_step_i_72/O
                         net (fo=1, routed)           0.000     9.131    pg/notegen/pixel_step_i_72_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.532 r  pg/notegen/pixel_step_reg_i_32/CO[3]
                         net (fo=34, routed)          0.975    10.507    pg/notegen/pixel_step_reg_i_32_n_0
    SLICE_X41Y72         LUT4 (Prop_lut4_I1_O)        0.124    10.631 f  pg/notegen/pixel_step_i_52/O
                         net (fo=1, routed)           0.688    11.319    pg/notegen/speed[9]
    SLICE_X45Y73         LUT6 (Prop_lut6_I4_O)        0.124    11.443 r  pg/notegen/pixel_step_i_19/O
                         net (fo=1, routed)           0.821    12.264    pg/notegen/pixel_step_i_19_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.790 r  pg/notegen/pixel_step_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.790    pg/notegen/pixel_step_reg_i_6_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.904 r  pg/notegen/pixel_step_reg_i_2/CO[3]
                         net (fo=1, routed)           0.009    12.913    pg/notegen/pixel_step_reg_i_2_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    13.091 r  pg/notegen/pixel_step_reg_i_1/CO[1]
                         net (fo=194, routed)         0.967    14.057    db1/CO[0]
    SLICE_X43Y76         LUT2 (Prop_lut2_I1_O)        0.329    14.386 r  db1/speed_counter[0]_i_1/O
                         net (fo=27, routed)          0.810    15.196    pg/notegen/speed_counter_reg[26]_0
    SLICE_X42Y79         FDRE                                         r  pg/notegen/speed_counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=1450, routed)        1.504    13.868    pg/notegen/clk_out1
    SLICE_X42Y79         FDRE                                         r  pg/notegen/speed_counter_reg[25]/C
                         clock pessimism              0.559    14.428    
                         clock uncertainty           -0.130    14.298    
    SLICE_X42Y79         FDRE (Setup_fdre_C_R)       -0.524    13.774    pg/notegen/speed_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         13.774    
                         arrival time                         -15.196    
  -------------------------------------------------------------------
                         slack                                 -1.423    

Slack (VIOLATED) :        -1.423ns  (required time - arrival time)
  Source:                 pg/bpm_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/speed_counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.113ns  (logic 6.235ns (38.695%)  route 9.878ns (61.305%))
  Logic Levels:           23  (CARRY4=14 LUT2=1 LUT3=3 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 13.868 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=1450, routed)        1.623    -0.917    pg/clk_out1
    SLICE_X48Y68         FDRE                                         r  pg/bpm_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y68         FDRE (Prop_fdre_C_Q)         0.419    -0.498 f  pg/bpm_reg[9]/Q
                         net (fo=59, routed)          0.848     0.350    pg/bpm_reg_n_0_[9]
    SLICE_X48Y68         LUT3 (Prop_lut3_I0_O)        0.297     0.647 r  pg/pixel_step_i_320/O
                         net (fo=4, routed)           0.792     1.439    pg/pixel_step_i_320_n_0
    SLICE_X46Y64         LUT4 (Prop_lut4_I0_O)        0.124     1.563 r  pg/pixel_step_i_437/O
                         net (fo=1, routed)           0.000     1.563    pg/pixel_step_i_437_n_0
    SLICE_X46Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.096 r  pg/pixel_step_reg_i_394/CO[3]
                         net (fo=1, routed)           0.000     2.096    pg/pixel_step_reg_i_394_n_0
    SLICE_X46Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.213 r  pg/pixel_step_reg_i_335/CO[3]
                         net (fo=1, routed)           0.000     2.213    pg/pixel_step_reg_i_335_n_0
    SLICE_X46Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.330 r  pg/pixel_step_reg_i_254/CO[3]
                         net (fo=1, routed)           0.000     2.330    pg/pixel_step_reg_i_254_n_0
    SLICE_X46Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.447 r  pg/pixel_step_reg_i_167/CO[3]
                         net (fo=1, routed)           0.000     2.447    pg/pixel_step_reg_i_167_n_0
    SLICE_X46Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.564 f  pg/pixel_step_reg_i_110/CO[3]
                         net (fo=34, routed)          1.425     3.990    pg/pixel_step_reg_i_110_n_0
    SLICE_X48Y71         LUT5 (Prop_lut5_I0_O)        0.124     4.114 r  pg/pixel_step_i_105/O
                         net (fo=2, routed)           0.606     4.720    pg/pixel_step_i_105_n_0
    SLICE_X44Y71         LUT6 (Prop_lut6_I0_O)        0.124     4.844 r  pg/pixel_step_i_109/O
                         net (fo=1, routed)           0.000     4.844    pg/pixel_step_i_109_n_0
    SLICE_X44Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.376 r  pg/pixel_step_reg_i_50/CO[3]
                         net (fo=1, routed)           0.000     5.376    pg/pixel_step_reg_i_50_n_0
    SLICE_X44Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.490 r  pg/pixel_step_reg_i_46/CO[3]
                         net (fo=1, routed)           0.000     5.490    pg/pixel_step_reg_i_46_n_0
    SLICE_X44Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.824 r  pg/pixel_step_reg_i_29/O[1]
                         net (fo=12, routed)          0.812     6.636    pg_n_630
    SLICE_X41Y74         LUT3 (Prop_lut3_I2_O)        0.303     6.939 r  pixel_step_i_130/O
                         net (fo=1, routed)           0.336     7.275    pixel_step_i_130_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.801 r  pixel_step_reg_i_76/CO[3]
                         net (fo=1, routed)           0.000     7.801    pixel_step_reg_i_76_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.040 r  pixel_step_reg_i_33/O[2]
                         net (fo=35, routed)          0.789     8.829    pg/notegen/pixel_step_reg_i_2_0[2]
    SLICE_X39Y74         LUT3 (Prop_lut3_I2_O)        0.302     9.131 r  pg/notegen/pixel_step_i_72/O
                         net (fo=1, routed)           0.000     9.131    pg/notegen/pixel_step_i_72_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.532 r  pg/notegen/pixel_step_reg_i_32/CO[3]
                         net (fo=34, routed)          0.975    10.507    pg/notegen/pixel_step_reg_i_32_n_0
    SLICE_X41Y72         LUT4 (Prop_lut4_I1_O)        0.124    10.631 f  pg/notegen/pixel_step_i_52/O
                         net (fo=1, routed)           0.688    11.319    pg/notegen/speed[9]
    SLICE_X45Y73         LUT6 (Prop_lut6_I4_O)        0.124    11.443 r  pg/notegen/pixel_step_i_19/O
                         net (fo=1, routed)           0.821    12.264    pg/notegen/pixel_step_i_19_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.790 r  pg/notegen/pixel_step_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.790    pg/notegen/pixel_step_reg_i_6_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.904 r  pg/notegen/pixel_step_reg_i_2/CO[3]
                         net (fo=1, routed)           0.009    12.913    pg/notegen/pixel_step_reg_i_2_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    13.091 r  pg/notegen/pixel_step_reg_i_1/CO[1]
                         net (fo=194, routed)         0.967    14.057    db1/CO[0]
    SLICE_X43Y76         LUT2 (Prop_lut2_I1_O)        0.329    14.386 r  db1/speed_counter[0]_i_1/O
                         net (fo=27, routed)          0.810    15.196    pg/notegen/speed_counter_reg[26]_0
    SLICE_X42Y79         FDRE                                         r  pg/notegen/speed_counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=1450, routed)        1.504    13.868    pg/notegen/clk_out1
    SLICE_X42Y79         FDRE                                         r  pg/notegen/speed_counter_reg[26]/C
                         clock pessimism              0.559    14.428    
                         clock uncertainty           -0.130    14.298    
    SLICE_X42Y79         FDRE (Setup_fdre_C_R)       -0.524    13.774    pg/notegen/speed_counter_reg[26]
  -------------------------------------------------------------------
                         required time                         13.774    
                         arrival time                         -15.196    
  -------------------------------------------------------------------
                         slack                                 -1.423    

Slack (VIOLATED) :        -1.320ns  (required time - arrival time)
  Source:                 pg/bpm_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/y4_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.013ns  (logic 6.235ns (38.937%)  route 9.778ns (61.063%))
  Logic Levels:           23  (CARRY4=14 LUT3=3 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 13.871 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=1450, routed)        1.623    -0.917    pg/clk_out1
    SLICE_X48Y68         FDRE                                         r  pg/bpm_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y68         FDRE (Prop_fdre_C_Q)         0.419    -0.498 f  pg/bpm_reg[9]/Q
                         net (fo=59, routed)          0.848     0.350    pg/bpm_reg_n_0_[9]
    SLICE_X48Y68         LUT3 (Prop_lut3_I0_O)        0.297     0.647 r  pg/pixel_step_i_320/O
                         net (fo=4, routed)           0.792     1.439    pg/pixel_step_i_320_n_0
    SLICE_X46Y64         LUT4 (Prop_lut4_I0_O)        0.124     1.563 r  pg/pixel_step_i_437/O
                         net (fo=1, routed)           0.000     1.563    pg/pixel_step_i_437_n_0
    SLICE_X46Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.096 r  pg/pixel_step_reg_i_394/CO[3]
                         net (fo=1, routed)           0.000     2.096    pg/pixel_step_reg_i_394_n_0
    SLICE_X46Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.213 r  pg/pixel_step_reg_i_335/CO[3]
                         net (fo=1, routed)           0.000     2.213    pg/pixel_step_reg_i_335_n_0
    SLICE_X46Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.330 r  pg/pixel_step_reg_i_254/CO[3]
                         net (fo=1, routed)           0.000     2.330    pg/pixel_step_reg_i_254_n_0
    SLICE_X46Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.447 r  pg/pixel_step_reg_i_167/CO[3]
                         net (fo=1, routed)           0.000     2.447    pg/pixel_step_reg_i_167_n_0
    SLICE_X46Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.564 f  pg/pixel_step_reg_i_110/CO[3]
                         net (fo=34, routed)          1.425     3.990    pg/pixel_step_reg_i_110_n_0
    SLICE_X48Y71         LUT5 (Prop_lut5_I0_O)        0.124     4.114 r  pg/pixel_step_i_105/O
                         net (fo=2, routed)           0.606     4.720    pg/pixel_step_i_105_n_0
    SLICE_X44Y71         LUT6 (Prop_lut6_I0_O)        0.124     4.844 r  pg/pixel_step_i_109/O
                         net (fo=1, routed)           0.000     4.844    pg/pixel_step_i_109_n_0
    SLICE_X44Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.376 r  pg/pixel_step_reg_i_50/CO[3]
                         net (fo=1, routed)           0.000     5.376    pg/pixel_step_reg_i_50_n_0
    SLICE_X44Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.490 r  pg/pixel_step_reg_i_46/CO[3]
                         net (fo=1, routed)           0.000     5.490    pg/pixel_step_reg_i_46_n_0
    SLICE_X44Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.824 r  pg/pixel_step_reg_i_29/O[1]
                         net (fo=12, routed)          0.812     6.636    pg_n_630
    SLICE_X41Y74         LUT3 (Prop_lut3_I2_O)        0.303     6.939 r  pixel_step_i_130/O
                         net (fo=1, routed)           0.336     7.275    pixel_step_i_130_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.801 r  pixel_step_reg_i_76/CO[3]
                         net (fo=1, routed)           0.000     7.801    pixel_step_reg_i_76_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.040 r  pixel_step_reg_i_33/O[2]
                         net (fo=35, routed)          0.789     8.829    pg/notegen/pixel_step_reg_i_2_0[2]
    SLICE_X39Y74         LUT3 (Prop_lut3_I2_O)        0.302     9.131 r  pg/notegen/pixel_step_i_72/O
                         net (fo=1, routed)           0.000     9.131    pg/notegen/pixel_step_i_72_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.532 r  pg/notegen/pixel_step_reg_i_32/CO[3]
                         net (fo=34, routed)          0.975    10.507    pg/notegen/pixel_step_reg_i_32_n_0
    SLICE_X41Y72         LUT4 (Prop_lut4_I1_O)        0.124    10.631 f  pg/notegen/pixel_step_i_52/O
                         net (fo=1, routed)           0.688    11.319    pg/notegen/speed[9]
    SLICE_X45Y73         LUT6 (Prop_lut6_I4_O)        0.124    11.443 r  pg/notegen/pixel_step_i_19/O
                         net (fo=1, routed)           0.821    12.264    pg/notegen/pixel_step_i_19_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.790 r  pg/notegen/pixel_step_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.790    pg/notegen/pixel_step_reg_i_6_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.904 r  pg/notegen/pixel_step_reg_i_2/CO[3]
                         net (fo=1, routed)           0.009    12.913    pg/notegen/pixel_step_reg_i_2_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    13.091 r  pg/notegen/pixel_step_reg_i_1/CO[1]
                         net (fo=194, routed)         1.028    14.118    pg/notegen/CO[0]
    SLICE_X41Y80         LUT6 (Prop_lut6_I4_O)        0.329    14.447 r  pg/notegen/y4[9]_i_1/O
                         net (fo=10, routed)          0.649    15.096    pg/notegen/y4[9]_i_1_n_0
    SLICE_X42Y82         FDRE                                         r  pg/notegen/y4_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=1450, routed)        1.507    13.871    pg/notegen/clk_out1
    SLICE_X42Y82         FDRE                                         r  pg/notegen/y4_reg[0]/C
                         clock pessimism              0.559    14.431    
                         clock uncertainty           -0.130    14.301    
    SLICE_X42Y82         FDRE (Setup_fdre_C_R)       -0.524    13.777    pg/notegen/y4_reg[0]
  -------------------------------------------------------------------
                         required time                         13.777    
                         arrival time                         -15.096    
  -------------------------------------------------------------------
                         slack                                 -1.320    

Slack (VIOLATED) :        -1.320ns  (required time - arrival time)
  Source:                 pg/bpm_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/y4_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.013ns  (logic 6.235ns (38.937%)  route 9.778ns (61.063%))
  Logic Levels:           23  (CARRY4=14 LUT3=3 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 13.871 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=1450, routed)        1.623    -0.917    pg/clk_out1
    SLICE_X48Y68         FDRE                                         r  pg/bpm_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y68         FDRE (Prop_fdre_C_Q)         0.419    -0.498 f  pg/bpm_reg[9]/Q
                         net (fo=59, routed)          0.848     0.350    pg/bpm_reg_n_0_[9]
    SLICE_X48Y68         LUT3 (Prop_lut3_I0_O)        0.297     0.647 r  pg/pixel_step_i_320/O
                         net (fo=4, routed)           0.792     1.439    pg/pixel_step_i_320_n_0
    SLICE_X46Y64         LUT4 (Prop_lut4_I0_O)        0.124     1.563 r  pg/pixel_step_i_437/O
                         net (fo=1, routed)           0.000     1.563    pg/pixel_step_i_437_n_0
    SLICE_X46Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.096 r  pg/pixel_step_reg_i_394/CO[3]
                         net (fo=1, routed)           0.000     2.096    pg/pixel_step_reg_i_394_n_0
    SLICE_X46Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.213 r  pg/pixel_step_reg_i_335/CO[3]
                         net (fo=1, routed)           0.000     2.213    pg/pixel_step_reg_i_335_n_0
    SLICE_X46Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.330 r  pg/pixel_step_reg_i_254/CO[3]
                         net (fo=1, routed)           0.000     2.330    pg/pixel_step_reg_i_254_n_0
    SLICE_X46Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.447 r  pg/pixel_step_reg_i_167/CO[3]
                         net (fo=1, routed)           0.000     2.447    pg/pixel_step_reg_i_167_n_0
    SLICE_X46Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.564 f  pg/pixel_step_reg_i_110/CO[3]
                         net (fo=34, routed)          1.425     3.990    pg/pixel_step_reg_i_110_n_0
    SLICE_X48Y71         LUT5 (Prop_lut5_I0_O)        0.124     4.114 r  pg/pixel_step_i_105/O
                         net (fo=2, routed)           0.606     4.720    pg/pixel_step_i_105_n_0
    SLICE_X44Y71         LUT6 (Prop_lut6_I0_O)        0.124     4.844 r  pg/pixel_step_i_109/O
                         net (fo=1, routed)           0.000     4.844    pg/pixel_step_i_109_n_0
    SLICE_X44Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.376 r  pg/pixel_step_reg_i_50/CO[3]
                         net (fo=1, routed)           0.000     5.376    pg/pixel_step_reg_i_50_n_0
    SLICE_X44Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.490 r  pg/pixel_step_reg_i_46/CO[3]
                         net (fo=1, routed)           0.000     5.490    pg/pixel_step_reg_i_46_n_0
    SLICE_X44Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.824 r  pg/pixel_step_reg_i_29/O[1]
                         net (fo=12, routed)          0.812     6.636    pg_n_630
    SLICE_X41Y74         LUT3 (Prop_lut3_I2_O)        0.303     6.939 r  pixel_step_i_130/O
                         net (fo=1, routed)           0.336     7.275    pixel_step_i_130_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.801 r  pixel_step_reg_i_76/CO[3]
                         net (fo=1, routed)           0.000     7.801    pixel_step_reg_i_76_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.040 r  pixel_step_reg_i_33/O[2]
                         net (fo=35, routed)          0.789     8.829    pg/notegen/pixel_step_reg_i_2_0[2]
    SLICE_X39Y74         LUT3 (Prop_lut3_I2_O)        0.302     9.131 r  pg/notegen/pixel_step_i_72/O
                         net (fo=1, routed)           0.000     9.131    pg/notegen/pixel_step_i_72_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.532 r  pg/notegen/pixel_step_reg_i_32/CO[3]
                         net (fo=34, routed)          0.975    10.507    pg/notegen/pixel_step_reg_i_32_n_0
    SLICE_X41Y72         LUT4 (Prop_lut4_I1_O)        0.124    10.631 f  pg/notegen/pixel_step_i_52/O
                         net (fo=1, routed)           0.688    11.319    pg/notegen/speed[9]
    SLICE_X45Y73         LUT6 (Prop_lut6_I4_O)        0.124    11.443 r  pg/notegen/pixel_step_i_19/O
                         net (fo=1, routed)           0.821    12.264    pg/notegen/pixel_step_i_19_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.790 r  pg/notegen/pixel_step_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.790    pg/notegen/pixel_step_reg_i_6_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.904 r  pg/notegen/pixel_step_reg_i_2/CO[3]
                         net (fo=1, routed)           0.009    12.913    pg/notegen/pixel_step_reg_i_2_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    13.091 r  pg/notegen/pixel_step_reg_i_1/CO[1]
                         net (fo=194, routed)         1.028    14.118    pg/notegen/CO[0]
    SLICE_X41Y80         LUT6 (Prop_lut6_I4_O)        0.329    14.447 r  pg/notegen/y4[9]_i_1/O
                         net (fo=10, routed)          0.649    15.096    pg/notegen/y4[9]_i_1_n_0
    SLICE_X42Y82         FDRE                                         r  pg/notegen/y4_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=1450, routed)        1.507    13.871    pg/notegen/clk_out1
    SLICE_X42Y82         FDRE                                         r  pg/notegen/y4_reg[1]/C
                         clock pessimism              0.559    14.431    
                         clock uncertainty           -0.130    14.301    
    SLICE_X42Y82         FDRE (Setup_fdre_C_R)       -0.524    13.777    pg/notegen/y4_reg[1]
  -------------------------------------------------------------------
                         required time                         13.777    
                         arrival time                         -15.096    
  -------------------------------------------------------------------
                         slack                                 -1.320    

Slack (VIOLATED) :        -1.317ns  (required time - arrival time)
  Source:                 pg/bpm_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/speed_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.003ns  (logic 6.235ns (38.961%)  route 9.768ns (61.039%))
  Logic Levels:           23  (CARRY4=14 LUT2=1 LUT3=3 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 13.864 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=1450, routed)        1.623    -0.917    pg/clk_out1
    SLICE_X48Y68         FDRE                                         r  pg/bpm_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y68         FDRE (Prop_fdre_C_Q)         0.419    -0.498 f  pg/bpm_reg[9]/Q
                         net (fo=59, routed)          0.848     0.350    pg/bpm_reg_n_0_[9]
    SLICE_X48Y68         LUT3 (Prop_lut3_I0_O)        0.297     0.647 r  pg/pixel_step_i_320/O
                         net (fo=4, routed)           0.792     1.439    pg/pixel_step_i_320_n_0
    SLICE_X46Y64         LUT4 (Prop_lut4_I0_O)        0.124     1.563 r  pg/pixel_step_i_437/O
                         net (fo=1, routed)           0.000     1.563    pg/pixel_step_i_437_n_0
    SLICE_X46Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.096 r  pg/pixel_step_reg_i_394/CO[3]
                         net (fo=1, routed)           0.000     2.096    pg/pixel_step_reg_i_394_n_0
    SLICE_X46Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.213 r  pg/pixel_step_reg_i_335/CO[3]
                         net (fo=1, routed)           0.000     2.213    pg/pixel_step_reg_i_335_n_0
    SLICE_X46Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.330 r  pg/pixel_step_reg_i_254/CO[3]
                         net (fo=1, routed)           0.000     2.330    pg/pixel_step_reg_i_254_n_0
    SLICE_X46Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.447 r  pg/pixel_step_reg_i_167/CO[3]
                         net (fo=1, routed)           0.000     2.447    pg/pixel_step_reg_i_167_n_0
    SLICE_X46Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.564 f  pg/pixel_step_reg_i_110/CO[3]
                         net (fo=34, routed)          1.425     3.990    pg/pixel_step_reg_i_110_n_0
    SLICE_X48Y71         LUT5 (Prop_lut5_I0_O)        0.124     4.114 r  pg/pixel_step_i_105/O
                         net (fo=2, routed)           0.606     4.720    pg/pixel_step_i_105_n_0
    SLICE_X44Y71         LUT6 (Prop_lut6_I0_O)        0.124     4.844 r  pg/pixel_step_i_109/O
                         net (fo=1, routed)           0.000     4.844    pg/pixel_step_i_109_n_0
    SLICE_X44Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.376 r  pg/pixel_step_reg_i_50/CO[3]
                         net (fo=1, routed)           0.000     5.376    pg/pixel_step_reg_i_50_n_0
    SLICE_X44Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.490 r  pg/pixel_step_reg_i_46/CO[3]
                         net (fo=1, routed)           0.000     5.490    pg/pixel_step_reg_i_46_n_0
    SLICE_X44Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.824 r  pg/pixel_step_reg_i_29/O[1]
                         net (fo=12, routed)          0.812     6.636    pg_n_630
    SLICE_X41Y74         LUT3 (Prop_lut3_I2_O)        0.303     6.939 r  pixel_step_i_130/O
                         net (fo=1, routed)           0.336     7.275    pixel_step_i_130_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.801 r  pixel_step_reg_i_76/CO[3]
                         net (fo=1, routed)           0.000     7.801    pixel_step_reg_i_76_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.040 r  pixel_step_reg_i_33/O[2]
                         net (fo=35, routed)          0.789     8.829    pg/notegen/pixel_step_reg_i_2_0[2]
    SLICE_X39Y74         LUT3 (Prop_lut3_I2_O)        0.302     9.131 r  pg/notegen/pixel_step_i_72/O
                         net (fo=1, routed)           0.000     9.131    pg/notegen/pixel_step_i_72_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.532 r  pg/notegen/pixel_step_reg_i_32/CO[3]
                         net (fo=34, routed)          0.975    10.507    pg/notegen/pixel_step_reg_i_32_n_0
    SLICE_X41Y72         LUT4 (Prop_lut4_I1_O)        0.124    10.631 f  pg/notegen/pixel_step_i_52/O
                         net (fo=1, routed)           0.688    11.319    pg/notegen/speed[9]
    SLICE_X45Y73         LUT6 (Prop_lut6_I4_O)        0.124    11.443 r  pg/notegen/pixel_step_i_19/O
                         net (fo=1, routed)           0.821    12.264    pg/notegen/pixel_step_i_19_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.790 r  pg/notegen/pixel_step_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.790    pg/notegen/pixel_step_reg_i_6_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.904 r  pg/notegen/pixel_step_reg_i_2/CO[3]
                         net (fo=1, routed)           0.009    12.913    pg/notegen/pixel_step_reg_i_2_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    13.091 r  pg/notegen/pixel_step_reg_i_1/CO[1]
                         net (fo=194, routed)         0.967    14.057    db1/CO[0]
    SLICE_X43Y76         LUT2 (Prop_lut2_I1_O)        0.329    14.386 r  db1/speed_counter[0]_i_1/O
                         net (fo=27, routed)          0.700    15.087    pg/notegen/speed_counter_reg[26]_0
    SLICE_X42Y73         FDRE                                         r  pg/notegen/speed_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=1450, routed)        1.500    13.864    pg/notegen/clk_out1
    SLICE_X42Y73         FDRE                                         r  pg/notegen/speed_counter_reg[0]/C
                         clock pessimism              0.559    14.424    
                         clock uncertainty           -0.130    14.294    
    SLICE_X42Y73         FDRE (Setup_fdre_C_R)       -0.524    13.770    pg/notegen/speed_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         13.770    
                         arrival time                         -15.087    
  -------------------------------------------------------------------
                         slack                                 -1.317    

Slack (VIOLATED) :        -1.317ns  (required time - arrival time)
  Source:                 pg/bpm_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/speed_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.003ns  (logic 6.235ns (38.961%)  route 9.768ns (61.039%))
  Logic Levels:           23  (CARRY4=14 LUT2=1 LUT3=3 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 13.864 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=1450, routed)        1.623    -0.917    pg/clk_out1
    SLICE_X48Y68         FDRE                                         r  pg/bpm_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y68         FDRE (Prop_fdre_C_Q)         0.419    -0.498 f  pg/bpm_reg[9]/Q
                         net (fo=59, routed)          0.848     0.350    pg/bpm_reg_n_0_[9]
    SLICE_X48Y68         LUT3 (Prop_lut3_I0_O)        0.297     0.647 r  pg/pixel_step_i_320/O
                         net (fo=4, routed)           0.792     1.439    pg/pixel_step_i_320_n_0
    SLICE_X46Y64         LUT4 (Prop_lut4_I0_O)        0.124     1.563 r  pg/pixel_step_i_437/O
                         net (fo=1, routed)           0.000     1.563    pg/pixel_step_i_437_n_0
    SLICE_X46Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.096 r  pg/pixel_step_reg_i_394/CO[3]
                         net (fo=1, routed)           0.000     2.096    pg/pixel_step_reg_i_394_n_0
    SLICE_X46Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.213 r  pg/pixel_step_reg_i_335/CO[3]
                         net (fo=1, routed)           0.000     2.213    pg/pixel_step_reg_i_335_n_0
    SLICE_X46Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.330 r  pg/pixel_step_reg_i_254/CO[3]
                         net (fo=1, routed)           0.000     2.330    pg/pixel_step_reg_i_254_n_0
    SLICE_X46Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.447 r  pg/pixel_step_reg_i_167/CO[3]
                         net (fo=1, routed)           0.000     2.447    pg/pixel_step_reg_i_167_n_0
    SLICE_X46Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.564 f  pg/pixel_step_reg_i_110/CO[3]
                         net (fo=34, routed)          1.425     3.990    pg/pixel_step_reg_i_110_n_0
    SLICE_X48Y71         LUT5 (Prop_lut5_I0_O)        0.124     4.114 r  pg/pixel_step_i_105/O
                         net (fo=2, routed)           0.606     4.720    pg/pixel_step_i_105_n_0
    SLICE_X44Y71         LUT6 (Prop_lut6_I0_O)        0.124     4.844 r  pg/pixel_step_i_109/O
                         net (fo=1, routed)           0.000     4.844    pg/pixel_step_i_109_n_0
    SLICE_X44Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.376 r  pg/pixel_step_reg_i_50/CO[3]
                         net (fo=1, routed)           0.000     5.376    pg/pixel_step_reg_i_50_n_0
    SLICE_X44Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.490 r  pg/pixel_step_reg_i_46/CO[3]
                         net (fo=1, routed)           0.000     5.490    pg/pixel_step_reg_i_46_n_0
    SLICE_X44Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.824 r  pg/pixel_step_reg_i_29/O[1]
                         net (fo=12, routed)          0.812     6.636    pg_n_630
    SLICE_X41Y74         LUT3 (Prop_lut3_I2_O)        0.303     6.939 r  pixel_step_i_130/O
                         net (fo=1, routed)           0.336     7.275    pixel_step_i_130_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.801 r  pixel_step_reg_i_76/CO[3]
                         net (fo=1, routed)           0.000     7.801    pixel_step_reg_i_76_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.040 r  pixel_step_reg_i_33/O[2]
                         net (fo=35, routed)          0.789     8.829    pg/notegen/pixel_step_reg_i_2_0[2]
    SLICE_X39Y74         LUT3 (Prop_lut3_I2_O)        0.302     9.131 r  pg/notegen/pixel_step_i_72/O
                         net (fo=1, routed)           0.000     9.131    pg/notegen/pixel_step_i_72_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.532 r  pg/notegen/pixel_step_reg_i_32/CO[3]
                         net (fo=34, routed)          0.975    10.507    pg/notegen/pixel_step_reg_i_32_n_0
    SLICE_X41Y72         LUT4 (Prop_lut4_I1_O)        0.124    10.631 f  pg/notegen/pixel_step_i_52/O
                         net (fo=1, routed)           0.688    11.319    pg/notegen/speed[9]
    SLICE_X45Y73         LUT6 (Prop_lut6_I4_O)        0.124    11.443 r  pg/notegen/pixel_step_i_19/O
                         net (fo=1, routed)           0.821    12.264    pg/notegen/pixel_step_i_19_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.790 r  pg/notegen/pixel_step_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.790    pg/notegen/pixel_step_reg_i_6_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.904 r  pg/notegen/pixel_step_reg_i_2/CO[3]
                         net (fo=1, routed)           0.009    12.913    pg/notegen/pixel_step_reg_i_2_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    13.091 r  pg/notegen/pixel_step_reg_i_1/CO[1]
                         net (fo=194, routed)         0.967    14.057    db1/CO[0]
    SLICE_X43Y76         LUT2 (Prop_lut2_I1_O)        0.329    14.386 r  db1/speed_counter[0]_i_1/O
                         net (fo=27, routed)          0.700    15.087    pg/notegen/speed_counter_reg[26]_0
    SLICE_X42Y73         FDRE                                         r  pg/notegen/speed_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=1450, routed)        1.500    13.864    pg/notegen/clk_out1
    SLICE_X42Y73         FDRE                                         r  pg/notegen/speed_counter_reg[1]/C
                         clock pessimism              0.559    14.424    
                         clock uncertainty           -0.130    14.294    
    SLICE_X42Y73         FDRE (Setup_fdre_C_R)       -0.524    13.770    pg/notegen/speed_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         13.770    
                         arrival time                         -15.087    
  -------------------------------------------------------------------
                         slack                                 -1.317    

Slack (VIOLATED) :        -1.317ns  (required time - arrival time)
  Source:                 pg/bpm_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/speed_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.003ns  (logic 6.235ns (38.961%)  route 9.768ns (61.039%))
  Logic Levels:           23  (CARRY4=14 LUT2=1 LUT3=3 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 13.864 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=1450, routed)        1.623    -0.917    pg/clk_out1
    SLICE_X48Y68         FDRE                                         r  pg/bpm_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y68         FDRE (Prop_fdre_C_Q)         0.419    -0.498 f  pg/bpm_reg[9]/Q
                         net (fo=59, routed)          0.848     0.350    pg/bpm_reg_n_0_[9]
    SLICE_X48Y68         LUT3 (Prop_lut3_I0_O)        0.297     0.647 r  pg/pixel_step_i_320/O
                         net (fo=4, routed)           0.792     1.439    pg/pixel_step_i_320_n_0
    SLICE_X46Y64         LUT4 (Prop_lut4_I0_O)        0.124     1.563 r  pg/pixel_step_i_437/O
                         net (fo=1, routed)           0.000     1.563    pg/pixel_step_i_437_n_0
    SLICE_X46Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.096 r  pg/pixel_step_reg_i_394/CO[3]
                         net (fo=1, routed)           0.000     2.096    pg/pixel_step_reg_i_394_n_0
    SLICE_X46Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.213 r  pg/pixel_step_reg_i_335/CO[3]
                         net (fo=1, routed)           0.000     2.213    pg/pixel_step_reg_i_335_n_0
    SLICE_X46Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.330 r  pg/pixel_step_reg_i_254/CO[3]
                         net (fo=1, routed)           0.000     2.330    pg/pixel_step_reg_i_254_n_0
    SLICE_X46Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.447 r  pg/pixel_step_reg_i_167/CO[3]
                         net (fo=1, routed)           0.000     2.447    pg/pixel_step_reg_i_167_n_0
    SLICE_X46Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.564 f  pg/pixel_step_reg_i_110/CO[3]
                         net (fo=34, routed)          1.425     3.990    pg/pixel_step_reg_i_110_n_0
    SLICE_X48Y71         LUT5 (Prop_lut5_I0_O)        0.124     4.114 r  pg/pixel_step_i_105/O
                         net (fo=2, routed)           0.606     4.720    pg/pixel_step_i_105_n_0
    SLICE_X44Y71         LUT6 (Prop_lut6_I0_O)        0.124     4.844 r  pg/pixel_step_i_109/O
                         net (fo=1, routed)           0.000     4.844    pg/pixel_step_i_109_n_0
    SLICE_X44Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.376 r  pg/pixel_step_reg_i_50/CO[3]
                         net (fo=1, routed)           0.000     5.376    pg/pixel_step_reg_i_50_n_0
    SLICE_X44Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.490 r  pg/pixel_step_reg_i_46/CO[3]
                         net (fo=1, routed)           0.000     5.490    pg/pixel_step_reg_i_46_n_0
    SLICE_X44Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.824 r  pg/pixel_step_reg_i_29/O[1]
                         net (fo=12, routed)          0.812     6.636    pg_n_630
    SLICE_X41Y74         LUT3 (Prop_lut3_I2_O)        0.303     6.939 r  pixel_step_i_130/O
                         net (fo=1, routed)           0.336     7.275    pixel_step_i_130_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.801 r  pixel_step_reg_i_76/CO[3]
                         net (fo=1, routed)           0.000     7.801    pixel_step_reg_i_76_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.040 r  pixel_step_reg_i_33/O[2]
                         net (fo=35, routed)          0.789     8.829    pg/notegen/pixel_step_reg_i_2_0[2]
    SLICE_X39Y74         LUT3 (Prop_lut3_I2_O)        0.302     9.131 r  pg/notegen/pixel_step_i_72/O
                         net (fo=1, routed)           0.000     9.131    pg/notegen/pixel_step_i_72_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.532 r  pg/notegen/pixel_step_reg_i_32/CO[3]
                         net (fo=34, routed)          0.975    10.507    pg/notegen/pixel_step_reg_i_32_n_0
    SLICE_X41Y72         LUT4 (Prop_lut4_I1_O)        0.124    10.631 f  pg/notegen/pixel_step_i_52/O
                         net (fo=1, routed)           0.688    11.319    pg/notegen/speed[9]
    SLICE_X45Y73         LUT6 (Prop_lut6_I4_O)        0.124    11.443 r  pg/notegen/pixel_step_i_19/O
                         net (fo=1, routed)           0.821    12.264    pg/notegen/pixel_step_i_19_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.790 r  pg/notegen/pixel_step_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.790    pg/notegen/pixel_step_reg_i_6_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.904 r  pg/notegen/pixel_step_reg_i_2/CO[3]
                         net (fo=1, routed)           0.009    12.913    pg/notegen/pixel_step_reg_i_2_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    13.091 r  pg/notegen/pixel_step_reg_i_1/CO[1]
                         net (fo=194, routed)         0.967    14.057    db1/CO[0]
    SLICE_X43Y76         LUT2 (Prop_lut2_I1_O)        0.329    14.386 r  db1/speed_counter[0]_i_1/O
                         net (fo=27, routed)          0.700    15.087    pg/notegen/speed_counter_reg[26]_0
    SLICE_X42Y73         FDRE                                         r  pg/notegen/speed_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=1450, routed)        1.500    13.864    pg/notegen/clk_out1
    SLICE_X42Y73         FDRE                                         r  pg/notegen/speed_counter_reg[2]/C
                         clock pessimism              0.559    14.424    
                         clock uncertainty           -0.130    14.294    
    SLICE_X42Y73         FDRE (Setup_fdre_C_R)       -0.524    13.770    pg/notegen/speed_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         13.770    
                         arrival time                         -15.087    
  -------------------------------------------------------------------
                         slack                                 -1.317    

Slack (VIOLATED) :        -1.317ns  (required time - arrival time)
  Source:                 pg/bpm_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/speed_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.003ns  (logic 6.235ns (38.961%)  route 9.768ns (61.039%))
  Logic Levels:           23  (CARRY4=14 LUT2=1 LUT3=3 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 13.864 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=1450, routed)        1.623    -0.917    pg/clk_out1
    SLICE_X48Y68         FDRE                                         r  pg/bpm_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y68         FDRE (Prop_fdre_C_Q)         0.419    -0.498 f  pg/bpm_reg[9]/Q
                         net (fo=59, routed)          0.848     0.350    pg/bpm_reg_n_0_[9]
    SLICE_X48Y68         LUT3 (Prop_lut3_I0_O)        0.297     0.647 r  pg/pixel_step_i_320/O
                         net (fo=4, routed)           0.792     1.439    pg/pixel_step_i_320_n_0
    SLICE_X46Y64         LUT4 (Prop_lut4_I0_O)        0.124     1.563 r  pg/pixel_step_i_437/O
                         net (fo=1, routed)           0.000     1.563    pg/pixel_step_i_437_n_0
    SLICE_X46Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.096 r  pg/pixel_step_reg_i_394/CO[3]
                         net (fo=1, routed)           0.000     2.096    pg/pixel_step_reg_i_394_n_0
    SLICE_X46Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.213 r  pg/pixel_step_reg_i_335/CO[3]
                         net (fo=1, routed)           0.000     2.213    pg/pixel_step_reg_i_335_n_0
    SLICE_X46Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.330 r  pg/pixel_step_reg_i_254/CO[3]
                         net (fo=1, routed)           0.000     2.330    pg/pixel_step_reg_i_254_n_0
    SLICE_X46Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.447 r  pg/pixel_step_reg_i_167/CO[3]
                         net (fo=1, routed)           0.000     2.447    pg/pixel_step_reg_i_167_n_0
    SLICE_X46Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.564 f  pg/pixel_step_reg_i_110/CO[3]
                         net (fo=34, routed)          1.425     3.990    pg/pixel_step_reg_i_110_n_0
    SLICE_X48Y71         LUT5 (Prop_lut5_I0_O)        0.124     4.114 r  pg/pixel_step_i_105/O
                         net (fo=2, routed)           0.606     4.720    pg/pixel_step_i_105_n_0
    SLICE_X44Y71         LUT6 (Prop_lut6_I0_O)        0.124     4.844 r  pg/pixel_step_i_109/O
                         net (fo=1, routed)           0.000     4.844    pg/pixel_step_i_109_n_0
    SLICE_X44Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.376 r  pg/pixel_step_reg_i_50/CO[3]
                         net (fo=1, routed)           0.000     5.376    pg/pixel_step_reg_i_50_n_0
    SLICE_X44Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.490 r  pg/pixel_step_reg_i_46/CO[3]
                         net (fo=1, routed)           0.000     5.490    pg/pixel_step_reg_i_46_n_0
    SLICE_X44Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.824 r  pg/pixel_step_reg_i_29/O[1]
                         net (fo=12, routed)          0.812     6.636    pg_n_630
    SLICE_X41Y74         LUT3 (Prop_lut3_I2_O)        0.303     6.939 r  pixel_step_i_130/O
                         net (fo=1, routed)           0.336     7.275    pixel_step_i_130_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.801 r  pixel_step_reg_i_76/CO[3]
                         net (fo=1, routed)           0.000     7.801    pixel_step_reg_i_76_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.040 r  pixel_step_reg_i_33/O[2]
                         net (fo=35, routed)          0.789     8.829    pg/notegen/pixel_step_reg_i_2_0[2]
    SLICE_X39Y74         LUT3 (Prop_lut3_I2_O)        0.302     9.131 r  pg/notegen/pixel_step_i_72/O
                         net (fo=1, routed)           0.000     9.131    pg/notegen/pixel_step_i_72_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.532 r  pg/notegen/pixel_step_reg_i_32/CO[3]
                         net (fo=34, routed)          0.975    10.507    pg/notegen/pixel_step_reg_i_32_n_0
    SLICE_X41Y72         LUT4 (Prop_lut4_I1_O)        0.124    10.631 f  pg/notegen/pixel_step_i_52/O
                         net (fo=1, routed)           0.688    11.319    pg/notegen/speed[9]
    SLICE_X45Y73         LUT6 (Prop_lut6_I4_O)        0.124    11.443 r  pg/notegen/pixel_step_i_19/O
                         net (fo=1, routed)           0.821    12.264    pg/notegen/pixel_step_i_19_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.790 r  pg/notegen/pixel_step_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.790    pg/notegen/pixel_step_reg_i_6_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.904 r  pg/notegen/pixel_step_reg_i_2/CO[3]
                         net (fo=1, routed)           0.009    12.913    pg/notegen/pixel_step_reg_i_2_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    13.091 r  pg/notegen/pixel_step_reg_i_1/CO[1]
                         net (fo=194, routed)         0.967    14.057    db1/CO[0]
    SLICE_X43Y76         LUT2 (Prop_lut2_I1_O)        0.329    14.386 r  db1/speed_counter[0]_i_1/O
                         net (fo=27, routed)          0.700    15.087    pg/notegen/speed_counter_reg[26]_0
    SLICE_X42Y73         FDRE                                         r  pg/notegen/speed_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=1450, routed)        1.500    13.864    pg/notegen/clk_out1
    SLICE_X42Y73         FDRE                                         r  pg/notegen/speed_counter_reg[3]/C
                         clock pessimism              0.559    14.424    
                         clock uncertainty           -0.130    14.294    
    SLICE_X42Y73         FDRE (Setup_fdre_C_R)       -0.524    13.770    pg/notegen/speed_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         13.770    
                         arrival time                         -15.087    
  -------------------------------------------------------------------
                         slack                                 -1.317    

Slack (VIOLATED) :        -1.285ns  (required time - arrival time)
  Source:                 pg/bpm_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/notegen/speed_counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.975ns  (logic 6.235ns (39.030%)  route 9.740ns (60.970%))
  Logic Levels:           23  (CARRY4=14 LUT2=1 LUT3=3 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 13.867 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=1450, routed)        1.623    -0.917    pg/clk_out1
    SLICE_X48Y68         FDRE                                         r  pg/bpm_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y68         FDRE (Prop_fdre_C_Q)         0.419    -0.498 f  pg/bpm_reg[9]/Q
                         net (fo=59, routed)          0.848     0.350    pg/bpm_reg_n_0_[9]
    SLICE_X48Y68         LUT3 (Prop_lut3_I0_O)        0.297     0.647 r  pg/pixel_step_i_320/O
                         net (fo=4, routed)           0.792     1.439    pg/pixel_step_i_320_n_0
    SLICE_X46Y64         LUT4 (Prop_lut4_I0_O)        0.124     1.563 r  pg/pixel_step_i_437/O
                         net (fo=1, routed)           0.000     1.563    pg/pixel_step_i_437_n_0
    SLICE_X46Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.096 r  pg/pixel_step_reg_i_394/CO[3]
                         net (fo=1, routed)           0.000     2.096    pg/pixel_step_reg_i_394_n_0
    SLICE_X46Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.213 r  pg/pixel_step_reg_i_335/CO[3]
                         net (fo=1, routed)           0.000     2.213    pg/pixel_step_reg_i_335_n_0
    SLICE_X46Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.330 r  pg/pixel_step_reg_i_254/CO[3]
                         net (fo=1, routed)           0.000     2.330    pg/pixel_step_reg_i_254_n_0
    SLICE_X46Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.447 r  pg/pixel_step_reg_i_167/CO[3]
                         net (fo=1, routed)           0.000     2.447    pg/pixel_step_reg_i_167_n_0
    SLICE_X46Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.564 f  pg/pixel_step_reg_i_110/CO[3]
                         net (fo=34, routed)          1.425     3.990    pg/pixel_step_reg_i_110_n_0
    SLICE_X48Y71         LUT5 (Prop_lut5_I0_O)        0.124     4.114 r  pg/pixel_step_i_105/O
                         net (fo=2, routed)           0.606     4.720    pg/pixel_step_i_105_n_0
    SLICE_X44Y71         LUT6 (Prop_lut6_I0_O)        0.124     4.844 r  pg/pixel_step_i_109/O
                         net (fo=1, routed)           0.000     4.844    pg/pixel_step_i_109_n_0
    SLICE_X44Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.376 r  pg/pixel_step_reg_i_50/CO[3]
                         net (fo=1, routed)           0.000     5.376    pg/pixel_step_reg_i_50_n_0
    SLICE_X44Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.490 r  pg/pixel_step_reg_i_46/CO[3]
                         net (fo=1, routed)           0.000     5.490    pg/pixel_step_reg_i_46_n_0
    SLICE_X44Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.824 r  pg/pixel_step_reg_i_29/O[1]
                         net (fo=12, routed)          0.812     6.636    pg_n_630
    SLICE_X41Y74         LUT3 (Prop_lut3_I2_O)        0.303     6.939 r  pixel_step_i_130/O
                         net (fo=1, routed)           0.336     7.275    pixel_step_i_130_n_0
    SLICE_X40Y73         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.801 r  pixel_step_reg_i_76/CO[3]
                         net (fo=1, routed)           0.000     7.801    pixel_step_reg_i_76_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.040 r  pixel_step_reg_i_33/O[2]
                         net (fo=35, routed)          0.789     8.829    pg/notegen/pixel_step_reg_i_2_0[2]
    SLICE_X39Y74         LUT3 (Prop_lut3_I2_O)        0.302     9.131 r  pg/notegen/pixel_step_i_72/O
                         net (fo=1, routed)           0.000     9.131    pg/notegen/pixel_step_i_72_n_0
    SLICE_X39Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.532 r  pg/notegen/pixel_step_reg_i_32/CO[3]
                         net (fo=34, routed)          0.975    10.507    pg/notegen/pixel_step_reg_i_32_n_0
    SLICE_X41Y72         LUT4 (Prop_lut4_I1_O)        0.124    10.631 f  pg/notegen/pixel_step_i_52/O
                         net (fo=1, routed)           0.688    11.319    pg/notegen/speed[9]
    SLICE_X45Y73         LUT6 (Prop_lut6_I4_O)        0.124    11.443 r  pg/notegen/pixel_step_i_19/O
                         net (fo=1, routed)           0.821    12.264    pg/notegen/pixel_step_i_19_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.790 r  pg/notegen/pixel_step_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    12.790    pg/notegen/pixel_step_reg_i_6_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.904 r  pg/notegen/pixel_step_reg_i_2/CO[3]
                         net (fo=1, routed)           0.009    12.913    pg/notegen/pixel_step_reg_i_2_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    13.091 r  pg/notegen/pixel_step_reg_i_1/CO[1]
                         net (fo=194, routed)         0.967    14.057    db1/CO[0]
    SLICE_X43Y76         LUT2 (Prop_lut2_I1_O)        0.329    14.386 r  db1/speed_counter[0]_i_1/O
                         net (fo=27, routed)          0.672    15.058    pg/notegen/speed_counter_reg[26]_0
    SLICE_X42Y78         FDRE                                         r  pg/notegen/speed_counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=1450, routed)        1.503    13.867    pg/notegen/clk_out1
    SLICE_X42Y78         FDRE                                         r  pg/notegen/speed_counter_reg[20]/C
                         clock pessimism              0.559    14.427    
                         clock uncertainty           -0.130    14.297    
    SLICE_X42Y78         FDRE (Setup_fdre_C_R)       -0.524    13.773    pg/notegen/speed_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         13.773    
                         arrival time                         -15.058    
  -------------------------------------------------------------------
                         slack                                 -1.285    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 pg/audio1/myrec/tone440hz/lut_1/amp_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/audio1/myrec/data0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.352%)  route 0.258ns (64.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=1450, routed)        0.566    -0.598    pg/audio1/myrec/tone440hz/lut_1/clk_out1
    SLICE_X32Y102        FDRE                                         r  pg/audio1/myrec/tone440hz/lut_1/amp_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  pg/audio1/myrec/tone440hz/lut_1/amp_out_reg[4]/Q
                         net (fo=1, routed)           0.258    -0.199    pg/audio1/myrec/amp_out[4]
    SLICE_X35Y94         FDRE                                         r  pg/audio1/myrec/data0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=1450, routed)        0.841    -0.832    pg/audio1/myrec/clk_out1
    SLICE_X35Y94         FDRE                                         r  pg/audio1/myrec/data0_reg[4]/C
                         clock pessimism              0.509    -0.323    
    SLICE_X35Y94         FDRE (Hold_fdre_C_D)         0.075    -0.248    pg/audio1/myrec/data0_reg[4]
  -------------------------------------------------------------------
                         required time                          0.248    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 pg/audio1/myrec/tone440hz/lut_1/amp_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/audio1/myrec/data0_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.252%)  route 0.259ns (64.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=1450, routed)        0.566    -0.598    pg/audio1/myrec/tone440hz/lut_1/clk_out1
    SLICE_X32Y102        FDRE                                         r  pg/audio1/myrec/tone440hz/lut_1/amp_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  pg/audio1/myrec/tone440hz/lut_1/amp_out_reg[6]/Q
                         net (fo=1, routed)           0.259    -0.198    pg/audio1/myrec/amp_out[6]
    SLICE_X35Y94         FDRE                                         r  pg/audio1/myrec/data0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=1450, routed)        0.841    -0.832    pg/audio1/myrec/clk_out1
    SLICE_X35Y94         FDRE                                         r  pg/audio1/myrec/data0_reg[6]/C
                         clock pessimism              0.509    -0.323    
    SLICE_X35Y94         FDRE (Hold_fdre_C_D)         0.076    -0.247    pg/audio1/myrec/data0_reg[6]
  -------------------------------------------------------------------
                         required time                          0.247    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 pg/audio1/myrec/tone440hz/lut_1/amp_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/audio1/myrec/data0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.508%)  route 0.256ns (64.492%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=1450, routed)        0.566    -0.598    pg/audio1/myrec/tone440hz/lut_1/clk_out1
    SLICE_X32Y102        FDRE                                         r  pg/audio1/myrec/tone440hz/lut_1/amp_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  pg/audio1/myrec/tone440hz/lut_1/amp_out_reg[5]/Q
                         net (fo=1, routed)           0.256    -0.201    pg/audio1/myrec/amp_out[5]
    SLICE_X35Y94         FDRE                                         r  pg/audio1/myrec/data0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=1450, routed)        0.841    -0.832    pg/audio1/myrec/clk_out1
    SLICE_X35Y94         FDRE                                         r  pg/audio1/myrec/data0_reg[5]/C
                         clock pessimism              0.509    -0.323    
    SLICE_X35Y94         FDRE (Hold_fdre_C_D)         0.071    -0.252    pg/audio1/myrec/data0_reg[5]
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 pg/audio1/myrec/tone440hz/lut_1/amp_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/audio1/myrec/data0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.279%)  route 0.259ns (64.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=1450, routed)        0.566    -0.598    pg/audio1/myrec/tone440hz/lut_1/clk_out1
    SLICE_X32Y101        FDRE                                         r  pg/audio1/myrec/tone440hz/lut_1/amp_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  pg/audio1/myrec/tone440hz/lut_1/amp_out_reg[0]/Q
                         net (fo=1, routed)           0.259    -0.199    pg/audio1/myrec/amp_out[0]
    SLICE_X35Y94         FDRE                                         r  pg/audio1/myrec/data0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=1450, routed)        0.841    -0.832    pg/audio1/myrec/clk_out1
    SLICE_X35Y94         FDRE                                         r  pg/audio1/myrec/data0_reg[0]/C
                         clock pessimism              0.509    -0.323    
    SLICE_X35Y94         FDRE (Hold_fdre_C_D)         0.046    -0.277    pg/audio1/myrec/data0_reg[0]
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 pg/audio1/myrec/tone440hz/lut_1/amp_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/audio1/myrec/data0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (35.024%)  route 0.262ns (64.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=1450, routed)        0.566    -0.598    pg/audio1/myrec/tone440hz/lut_1/clk_out1
    SLICE_X32Y101        FDRE                                         r  pg/audio1/myrec/tone440hz/lut_1/amp_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  pg/audio1/myrec/tone440hz/lut_1/amp_out_reg[3]/Q
                         net (fo=1, routed)           0.262    -0.196    pg/audio1/myrec/amp_out[3]
    SLICE_X35Y94         FDRE                                         r  pg/audio1/myrec/data0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=1450, routed)        0.841    -0.832    pg/audio1/myrec/clk_out1
    SLICE_X35Y94         FDRE                                         r  pg/audio1/myrec/data0_reg[3]/C
                         clock pessimism              0.509    -0.323    
    SLICE_X35Y94         FDRE (Hold_fdre_C_D)         0.047    -0.276    pg/audio1/myrec/data0_reg[3]
  -------------------------------------------------------------------
                         required time                          0.276    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 pg/audio1/myrec/tone440hz/lut_1/amp_out_reg[7]_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/audio1/myrec/data0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.141ns (30.595%)  route 0.320ns (69.405%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=1450, routed)        0.566    -0.598    pg/audio1/myrec/tone440hz/lut_1/clk_out1
    SLICE_X32Y102        FDRE                                         r  pg/audio1/myrec/tone440hz/lut_1/amp_out_reg[7]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  pg/audio1/myrec/tone440hz/lut_1/amp_out_reg[7]_inv/Q
                         net (fo=1, routed)           0.320    -0.137    pg/audio1/myrec/tone_440[7]
    SLICE_X35Y94         FDRE                                         r  pg/audio1/myrec/data0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=1450, routed)        0.841    -0.832    pg/audio1/myrec/clk_out1
    SLICE_X35Y94         FDRE                                         r  pg/audio1/myrec/data0_reg[7]/C
                         clock pessimism              0.509    -0.323    
    SLICE_X35Y94         FDRE (Hold_fdre_C_D)         0.078    -0.245    pg/audio1/myrec/data0_reg[7]
  -------------------------------------------------------------------
                         required time                          0.245    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 pg/audio1/myrec/tone440hz/phase_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/audio1/myrec/tone440hz/phase_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.371ns (72.917%)  route 0.138ns (27.083%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=1450, routed)        0.572    -0.592    pg/audio1/myrec/tone440hz/clk_out1
    SLICE_X30Y99         FDRE                                         r  pg/audio1/myrec/tone440hz/phase_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.428 f  pg/audio1/myrec/tone440hz/phase_reg[20]/Q
                         net (fo=1, routed)           0.137    -0.291    pg/audio1/myrec/tone440hz/phase_reg_n_0_[20]
    SLICE_X30Y99         LUT1 (Prop_lut1_I0_O)        0.045    -0.246 r  pg/audio1/myrec/tone440hz/phase[17]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.246    pg/audio1/myrec/tone440hz/phase[17]_i_2__0_n_0
    SLICE_X30Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.137 r  pg/audio1/myrec/tone440hz/phase_reg[17]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001    -0.136    pg/audio1/myrec/tone440hz/phase_reg[17]_i_1__1_n_0
    SLICE_X30Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.083 r  pg/audio1/myrec/tone440hz/phase_reg[21]_i_1__1/O[0]
                         net (fo=1, routed)           0.000    -0.083    pg/audio1/myrec/tone440hz/phase_reg[21]_i_1__1_n_7
    SLICE_X30Y100        FDRE                                         r  pg/audio1/myrec/tone440hz/phase_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=1450, routed)        0.837    -0.836    pg/audio1/myrec/tone440hz/clk_out1
    SLICE_X30Y100        FDRE                                         r  pg/audio1/myrec/tone440hz/phase_reg[21]/C
                         clock pessimism              0.509    -0.327    
    SLICE_X30Y100        FDRE (Hold_fdre_C_D)         0.134    -0.193    pg/audio1/myrec/tone440hz/phase_reg[21]
  -------------------------------------------------------------------
                         required time                          0.193    
                         arrival time                          -0.083    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 pg/audio1/sample_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/audio1/sample_counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.652%)  route 0.134ns (27.348%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=1450, routed)        0.573    -0.591    pg/audio1/clk_out1
    SLICE_X28Y99         FDRE                                         r  pg/audio1/sample_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  pg/audio1/sample_counter_reg[11]/Q
                         net (fo=2, routed)           0.133    -0.317    pg/audio1/sample_counter_reg_n_0_[11]
    SLICE_X28Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.157 r  pg/audio1/sample_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.001    -0.157    pg/audio1/sample_counter0_carry__1_n_0
    SLICE_X28Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.103 r  pg/audio1/sample_counter0_carry__2/O[0]
                         net (fo=1, routed)           0.000    -0.103    pg/audio1/data0[13]
    SLICE_X28Y100        FDRE                                         r  pg/audio1/sample_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=1450, routed)        0.837    -0.836    pg/audio1/clk_out1
    SLICE_X28Y100        FDRE                                         r  pg/audio1/sample_counter_reg[13]/C
                         clock pessimism              0.509    -0.327    
    SLICE_X28Y100        FDRE (Hold_fdre_C_D)         0.105    -0.222    pg/audio1/sample_counter_reg[13]
  -------------------------------------------------------------------
                         required time                          0.222    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 pg/audio1/myrec/tone440hz/lut_1/amp_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/audio1/myrec/data0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.141ns (31.876%)  route 0.301ns (68.124%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=1450, routed)        0.566    -0.598    pg/audio1/myrec/tone440hz/lut_1/clk_out1
    SLICE_X32Y101        FDRE                                         r  pg/audio1/myrec/tone440hz/lut_1/amp_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  pg/audio1/myrec/tone440hz/lut_1/amp_out_reg[1]/Q
                         net (fo=1, routed)           0.301    -0.156    pg/audio1/myrec/amp_out[1]
    SLICE_X35Y94         FDRE                                         r  pg/audio1/myrec/data0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=1450, routed)        0.841    -0.832    pg/audio1/myrec/clk_out1
    SLICE_X35Y94         FDRE                                         r  pg/audio1/myrec/data0_reg[1]/C
                         clock pessimism              0.509    -0.323    
    SLICE_X35Y94         FDRE (Hold_fdre_C_D)         0.047    -0.276    pg/audio1/myrec/data0_reg[1]
  -------------------------------------------------------------------
                         required time                          0.276    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 pg/audio1/myrec/tone440hz/phase_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pg/audio1/myrec/tone440hz/phase_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.384ns (73.592%)  route 0.138ns (26.408%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=1450, routed)        0.572    -0.592    pg/audio1/myrec/tone440hz/clk_out1
    SLICE_X30Y99         FDRE                                         r  pg/audio1/myrec/tone440hz/phase_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.428 f  pg/audio1/myrec/tone440hz/phase_reg[20]/Q
                         net (fo=1, routed)           0.137    -0.291    pg/audio1/myrec/tone440hz/phase_reg_n_0_[20]
    SLICE_X30Y99         LUT1 (Prop_lut1_I0_O)        0.045    -0.246 r  pg/audio1/myrec/tone440hz/phase[17]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.246    pg/audio1/myrec/tone440hz/phase[17]_i_2__0_n_0
    SLICE_X30Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.137 r  pg/audio1/myrec/tone440hz/phase_reg[17]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001    -0.136    pg/audio1/myrec/tone440hz/phase_reg[17]_i_1__1_n_0
    SLICE_X30Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.070 r  pg/audio1/myrec/tone440hz/phase_reg[21]_i_1__1/O[2]
                         net (fo=1, routed)           0.000    -0.070    pg/audio1/myrec/tone440hz/phase_reg[21]_i_1__1_n_5
    SLICE_X30Y100        FDRE                                         r  pg/audio1/myrec/tone440hz/phase_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=1450, routed)        0.837    -0.836    pg/audio1/myrec/tone440hz/clk_out1
    SLICE_X30Y100        FDRE                                         r  pg/audio1/myrec/tone440hz/phase_reg[23]/C
                         clock pessimism              0.509    -0.327    
    SLICE_X30Y100        FDRE (Hold_fdre_C_D)         0.134    -0.193    pg/audio1/myrec/tone440hz/phase_reg[23]
  -------------------------------------------------------------------
                         required time                          0.193    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.123    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clkdivider/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X0Y9      pg/puck1/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X0Y9      pg/puck1/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X1Y6      pg/puck1/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X1Y6      pg/puck1/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X1Y9      pg/puck1/rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X1Y9      pg/puck1/rcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X0Y6      pg/puck1/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X0Y6      pg/puck1/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X0Y4      pg/puck1/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X0Y4      pg/puck1/rom1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X39Y96     display/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X39Y98     display/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X39Y98     display/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X39Y99     display/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X39Y99     display/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X39Y96     display/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X39Y96     display/counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X39Y96     display/counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X39Y97     display/counter_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X39Y97     display/counter_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X56Y75     b_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X36Y83     pg/audio1/myrec/tone784hz/phase_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X42Y76     pg/notegen/speed_counter_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X42Y76     pg/notegen/speed_counter_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X42Y76     pg/notegen/speed_counter_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X42Y76     pg/notegen/speed_counter_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X42Y73     pg/notegen/speed_counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X42Y86     pg/reset_score_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X36Y83     pg/audio1/myrec/tone784hz/phase_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X36Y83     pg/audio1/myrec/tone784hz/phase_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clkdivider/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   clkdivider/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBOUT



