PPA Report for masked_d_latch.v (Module: masked_d_latch)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 28
FF Count: 8
IO Count: 25
Cell Count: 109

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: N/A (Combinational logic)

POWER METRICS:
-------------
Total Power Consumption: 2.967 W
