0.6
2018.3
Dec  7 2018
00:33:28
D:/NEW/TYUT/FPGA/Project/mux_2/mux_2.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
D:/NEW/TYUT/FPGA/Project/mux_2/mux_2.srcs/sim_1/new/mux_2_tb.v,1709604523,verilog,,,,mux_2_tb,,,,,,,,
D:/NEW/TYUT/FPGA/Project/mux_2/mux_2.srcs/sources_1/new/mux_2.v,1709604832,verilog,,D:/NEW/TYUT/FPGA/Project/mux_2/mux_2.srcs/sim_1/new/mux_2_tb.v,,mux_2,,,,,,,,
