 
****************************************
Report : area
Design : SYS_TOP
Version: K-2015.06
Date   : Thu Sep 21 08:07:06 2023
****************************************

Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)

Number of ports:                          751
Number of nets:                          2589
Number of cells:                         1810
Number of combinational cells:           1441
Number of sequential cells:               333
Number of macros/black boxes:               0
Number of buf/inv:                        293
Number of references:                      16

Combinational area:              14189.825520
Buf/Inv area:                     1136.692225
Noncombinational area:            8373.397104
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                 22563.222624
Total area:                 undefined

Hierarchical area distribution
------------------------------

                                  Global cell area            Local cell area
                                  -------------------  ----------------------------- 
Hierarchical cell                 Absolute    Percent  Combi-      Noncombi-  Black-
                                  Total       Total    national    national   boxes   Design
--------------------------------  ----------  -------  ----------  ---------  ------  -------------------------------------------------------------
SYS_TOP                           22563.2226    100.0     28.2408     0.0000  0.0000  SYS_TOP
CTRL_2_TX_FIFO                     3900.7605     17.3      7.0602     0.0000  0.0000  ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH3
CTRL_2_TX_FIFO/R2W_SYNC             207.0992      0.9      0.0000   207.0992  0.0000  BIT_SYNC_NUM_STAGES2_BUS_WIDTH4_1
CTRL_2_TX_FIFO/U0_FIFO_MEM         2889.9752     12.8   1233.1816  1656.7936  0.0000  FIFO_MEM_DATA_WIDTH8_ADDR_WIDTH3
CTRL_2_TX_FIFO/U0_READ_EMPTY        292.9983      1.3    189.4487   103.5496  0.0000  READ_EMPTY_ADDR_WIDTH3
CTRL_2_TX_FIFO/U0_WRITE_FULL        296.5284      1.3    192.9788   103.5496  0.0000  WRITE_FULL_ADDR_WIDTH3
CTRL_2_TX_FIFO/W2R_SYNC             207.0992      0.9      0.0000   207.0992  0.0000  BIT_SYNC_NUM_STAGES2_BUS_WIDTH4_0
RST_SYNC_1                           51.7748      0.2      0.0000    51.7748  0.0000  RST_SYNC_NUM_STAGES2_0
RST_SYNC_2                           51.7748      0.2      0.0000    51.7748  0.0000  RST_SYNC_NUM_STAGES2_1
RX_ClkDiv                           450.6761      2.0    294.1750   156.5011  0.0000  ClkDiv_DIV_RATIO_WIDTH4
TX_ClkDiv                           675.4258      3.0    468.3266   207.0992  0.0000  ClkDiv_DIV_RATIO_WIDTH6
U0_ALU                             6962.5339     30.9   1246.1253   440.0858  0.0000  ALU_op_size8_rslt_size16_fun_size4
U0_ALU/add_47                       244.7536      1.1    244.7536     0.0000  0.0000  ALU_op_size8_rslt_size16_fun_size4_DW01_add_0
U0_ALU/div_56                      2609.9206     11.6   2609.9206     0.0000  0.0000  ALU_op_size8_rslt_size16_fun_size4_DW_div_uns_1
U0_ALU/mult_53                     2155.7144      9.6   1914.4909     0.0000  0.0000  ALU_op_size8_rslt_size16_fun_size4_DW02_mult_0
U0_ALU/mult_53/FS_1                 241.2235      1.1    241.2235     0.0000  0.0000  ALU_op_size8_rslt_size16_fun_size4_DW01_add_1
U0_ALU/sub_50                       265.9342      1.2    265.9342     0.0000  0.0000  ALU_op_size8_rslt_size16_fun_size4_DW01_sub_0
U0_CLK_GATE                          22.3573      0.1      5.8835    16.4738  0.0000  CLK_GATE
U0_DATA_SYNC                        395.3712      1.8     84.7224   310.6488  0.0000  DATA_SYNC_NUM_STAGES2_BUS_WIDTH8
U0_PULSE_GEN                         31.7709      0.1      5.8835    25.8874  0.0000  PULSE_GEN
U0_RX_DIV_R_CALC                     74.1321      0.3     74.1321     0.0000  0.0000  RX_DIV_R_CALC_DIV_RATIO_WIDTH4_prescale_wd6
U0_RegFile                         6132.9604     27.2   2571.0896  3561.8709  0.0000  Reg_File_ADDR_WD4_DATA_WD8
U0_SYS_CNTRL                        813.0997      3.6    601.2937   211.8060  0.0000  SYS_CNTRL_DATA_WD8_REG_ADDR_WD4_ALU_FUN_WD4_ALU_OUT_WD16
U0_UART                            2972.3442     13.2      7.0602     0.0000  0.0000  UART_RX_data_wd8_RX_bit_count_wd3_prescale_wd6_TX_data_width8
U0_UART/U0_UART_RX                 2138.0639      9.5      7.0602     0.0000  0.0000  UART_RX_RX_data_wd8_RX_bit_count_wd3_prescale_wd6
U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH
                                   1886.2501      8.4      7.0602     0.0000  0.0000  UART_RX_DATAPATH_data_wd8_bit_count_wd3_prescale_wd6
U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_data_smapling
                                    750.7346      3.3    673.0724    77.6622  0.0000  data_smapling_prescale_wd6
U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_deserializer
                                    349.4799      1.5    142.3807   207.0992  0.0000  deserializer_data_wd8_bit_count_wd3
U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_edge_bit_counter
                                    604.8238      2.7    345.9498   258.8740  0.0000  edge_bit_counter_prescale_wd6_bit_count_wd3
U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_par_chk
                                    136.4972      0.6    110.6098    25.8874  0.0000  par_chk_data_wd8
U0_UART/U0_UART_RX/U0_UART_RX_DATAPATH/U0_stp_chk
                                     37.6544      0.2     11.7670    25.8874  0.0000  stp_chk
U0_UART/U0_UART_RX/U0_UART_RX_fsm   244.7536      1.1    167.0914    77.6622  0.0000  UART_RX_fsm_data_wd8_bit_count_wd3_prescale_wd6
U0_UART/U0_UART_TX                  827.2201      3.7      0.0000     0.0000  0.0000  UART_TX_TOP_TX_data_width8
U0_UART/U0_UART_TX/DATAPATH         646.0083      2.9     30.5942     0.0000  0.0000  UART_TX_DATA_PATH_width8
U0_UART/U0_UART_TX/DATAPATH/PARITY_BLOCK
                                    127.0836      0.6    101.1962    25.8874  0.0000  parity_calc_width8
U0_UART/U0_UART_TX/DATAPATH/SERIAL_BLOCK
                                    488.3305      2.2    203.5691   284.7614  0.0000  serializer_width8
U0_UART/U0_UART_TX/FSM              181.2118      0.8    103.5496    77.6622  0.0000  UART_TX_fsm
--------------------------------  ----------  -------  ----------  ---------  ------  -------------------------------------------------------------
Total                                                  14189.8255  8373.3971  0.0000

1
