# ARM Cortex-A57 quard core
# L1-D Cache: 32 KB, 2-way

# cache_line size (64 bytes) 
block_size = 64

# cache size in kB
# L1_D: 64kB private, 4-way
L1D_assoc = 2
L1D_size = 32
