#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5cfe2de96380 .scope module, "Add_TB" "Add_TB" 2 10;
 .timescale 0 0;
S_0x5cfe2de5c060 .scope module, "Datapath_Testbench" "Datapath_Testbench" 3 1;
 .timescale 0 0;
v0x5cfe2debda00_0 .var "clk", 0 0;
v0x5cfe2debdaf0_0 .var "reset", 0 0;
S_0x5cfe2de5c1f0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 14, 3 14 0, S_0x5cfe2de5c060;
 .timescale 0 0;
v0x5cfe2de70b90_0 .var/i "i", 31 0;
S_0x5cfe2deb4840 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 19, 3 19 0, S_0x5cfe2de5c060;
 .timescale 0 0;
v0x5cfe2deb4a40_0 .var/i "i", 31 0;
S_0x5cfe2deb4b20 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 3 24, 3 24 0, S_0x5cfe2de5c060;
 .timescale 0 0;
v0x5cfe2deb4d00_0 .var/i "i", 31 0;
S_0x5cfe2deb4de0 .scope module, "datapath" "Datapath" 3 4, 3 40 0, S_0x5cfe2de5c060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
L_0x5cfe2debdca0 .functor AND 1, v0x5cfe2deb7090_0, v0x5cfe2deb6210_0, C4<1>, C4<1>;
v0x5cfe2debc1c0_0 .net "ALUControl", 3 0, v0x5cfe2deb6820_0;  1 drivers
v0x5cfe2debc2d0_0 .net "ALUOp", 2 0, v0x5cfe2deb6ea0_0;  1 drivers
v0x5cfe2debc370_0 .net "ALUResult", 31 0, v0x5cfe2deb6130_0;  1 drivers
v0x5cfe2debc490_0 .net "ALUSrc", 0 0, v0x5cfe2deb6fd0_0;  1 drivers
v0x5cfe2debc580_0 .net "Branch", 0 0, v0x5cfe2deb7090_0;  1 drivers
v0x5cfe2debc670_0 .net "Immediate", 31 0, v0x5cfe2deb87f0_0;  1 drivers
v0x5cfe2debc710_0 .net "Instruction", 31 0, v0x5cfe2deb8d80_0;  1 drivers
v0x5cfe2debc820_0 .net "MUXOut0", 31 0, v0x5cfe2deb9b00_0;  1 drivers
v0x5cfe2debc930_0 .net "MUXOut1", 31 0, v0x5cfe2deba1a0_0;  1 drivers
v0x5cfe2debca80_0 .net "MUXOut2", 31 0, v0x5cfe2deba8a0_0;  1 drivers
v0x5cfe2debcb90_0 .net "MemRead", 0 0, v0x5cfe2deb7210_0;  1 drivers
v0x5cfe2debcc80_0 .net "MemWrite", 0 0, v0x5cfe2deb7320_0;  1 drivers
v0x5cfe2debcd70_0 .net "MemtoReg", 0 0, v0x5cfe2deb73e0_0;  1 drivers
v0x5cfe2debce10_0 .net "PCOut", 31 0, v0x5cfe2debae10_0;  1 drivers
v0x5cfe2debcf40_0 .net "RegWrite", 0 0, v0x5cfe2deb74a0_0;  1 drivers
L_0x7d0c9de9f060 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5cfe2debcfe0_0 .net *"_ivl_13", 30 0, L_0x7d0c9de9f060;  1 drivers
L_0x7d0c9de9f0a8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5cfe2debd0c0_0 .net *"_ivl_20", 30 0, L_0x7d0c9de9f0a8;  1 drivers
v0x5cfe2debd2b0_0 .net *"_ivl_8", 0 0, L_0x5cfe2debdca0;  1 drivers
v0x5cfe2debd390_0 .net "addout0", 31 0, L_0x5cfe2debdc00;  1 drivers
v0x5cfe2debd4a0_0 .net "addout1", 31 0, L_0x5cfe2decdd70;  1 drivers
v0x5cfe2debd560_0 .net "clk", 0 0, v0x5cfe2debda00_0;  1 drivers
v0x5cfe2debd600_0 .net "readData", 31 0, v0x5cfe2deb8100_0;  1 drivers
v0x5cfe2debd6f0_0 .net "readData1", 31 0, v0x5cfe2debbb40_0;  1 drivers
v0x5cfe2debd7e0_0 .net "readData2", 31 0, v0x5cfe2debbc00_0;  1 drivers
v0x5cfe2debd8a0_0 .net "reset", 0 0, v0x5cfe2debdaf0_0;  1 drivers
v0x5cfe2debd940_0 .net "zero", 0 0, v0x5cfe2deb6210_0;  1 drivers
L_0x5cfe2decde60 .part v0x5cfe2deb8d80_0, 12, 3;
L_0x5cfe2decdf00 .part v0x5cfe2deb8d80_0, 0, 7;
L_0x5cfe2dece030 .part L_0x5cfe2decdd70, 0, 1;
L_0x5cfe2dece0d0 .concat [ 1 31 0 0], L_0x5cfe2debdca0, L_0x7d0c9de9f060;
L_0x5cfe2dece210 .part v0x5cfe2deb6130_0, 0, 1;
L_0x5cfe2dece2b0 .concat [ 1 31 0 0], v0x5cfe2deb73e0_0, L_0x7d0c9de9f0a8;
L_0x5cfe2dece8a0 .part v0x5cfe2deb8d80_0, 15, 5;
L_0x5cfe2dece990 .part v0x5cfe2deb8d80_0, 20, 5;
L_0x5cfe2decead0 .part v0x5cfe2deb8d80_0, 7, 5;
S_0x5cfe2deb4fe0 .scope module, "add0" "Add" 3 57, 2 1 0, S_0x5cfe2deb4de0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "sum";
v0x5cfe2deb5250_0 .net "a", 31 0, v0x5cfe2debae10_0;  alias, 1 drivers
L_0x7d0c9de9f018 .functor BUFT 1, C4<00000000000000000000000001100100>, C4<0>, C4<0>, C4<0>;
v0x5cfe2deb5350_0 .net "b", 31 0, L_0x7d0c9de9f018;  1 drivers
v0x5cfe2deb5430_0 .net "sum", 31 0, L_0x5cfe2debdc00;  alias, 1 drivers
L_0x5cfe2debdc00 .arith/sum 32, v0x5cfe2debae10_0, L_0x7d0c9de9f018;
S_0x5cfe2deb5570 .scope module, "add1" "Add" 3 58, 2 1 0, S_0x5cfe2deb4de0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "sum";
v0x5cfe2deb57a0_0 .net "a", 31 0, v0x5cfe2debae10_0;  alias, 1 drivers
v0x5cfe2deb5880_0 .net "b", 31 0, v0x5cfe2deb87f0_0;  alias, 1 drivers
v0x5cfe2deb5940_0 .net "sum", 31 0, L_0x5cfe2decdd70;  alias, 1 drivers
L_0x5cfe2decdd70 .arith/sum 32, v0x5cfe2debae10_0, v0x5cfe2deb87f0_0;
S_0x5cfe2deb5a80 .scope module, "alu" "ALU" 3 59, 4 1 0, S_0x5cfe2deb4de0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 3 "ALUOp";
    .port_info 3 /OUTPUT 32 "ALUResult";
    .port_info 4 /OUTPUT 1 "Zero";
P_0x5cfe2de1fc40 .param/l "ADD" 1 4 11, C4<0010>;
P_0x5cfe2de1fc80 .param/l "AND" 1 4 12, C4<0000>;
P_0x5cfe2de1fcc0 .param/l "BNE" 1 4 15, C4<0110>;
P_0x5cfe2de1fd00 .param/l "LB" 1 4 9, C4<0010>;
P_0x5cfe2de1fd40 .param/l "ORI" 1 4 13, C4<0001>;
P_0x5cfe2de1fd80 .param/l "SB" 1 4 10, C4<0010>;
P_0x5cfe2de1fdc0 .param/l "SLL" 1 4 14, C4<1000>;
v0x5cfe2deb6030_0 .net "ALUOp", 2 0, v0x5cfe2deb6ea0_0;  alias, 1 drivers
v0x5cfe2deb6130_0 .var "ALUResult", 31 0;
v0x5cfe2deb6210_0 .var "Zero", 0 0;
v0x5cfe2deb62e0_0 .net "a", 31 0, v0x5cfe2debbb40_0;  alias, 1 drivers
v0x5cfe2deb63c0_0 .net "b", 31 0, v0x5cfe2deb9b00_0;  alias, 1 drivers
E_0x5cfe2de58260 .event edge, v0x5cfe2deb6030_0, v0x5cfe2deb62e0_0, v0x5cfe2deb63c0_0, v0x5cfe2deb6130_0;
S_0x5cfe2deb6590 .scope module, "alucontrol" "ALUControl" 3 60, 5 1 0, S_0x5cfe2deb4de0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "Instruction";
    .port_info 1 /INPUT 3 "ALUOp";
    .port_info 2 /OUTPUT 4 "ALUControl";
v0x5cfe2deb6820_0 .var "ALUControl", 3 0;
v0x5cfe2deb6920_0 .net "ALUOp", 2 0, v0x5cfe2deb6ea0_0;  alias, 1 drivers
v0x5cfe2deb69e0_0 .net "Instruction", 2 0, L_0x5cfe2decde60;  1 drivers
E_0x5cfe2de41d50 .event edge, v0x5cfe2deb6030_0, v0x5cfe2deb69e0_0;
S_0x5cfe2deb6b30 .scope module, "control" "Control" 3 61, 6 1 0, S_0x5cfe2deb4de0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "Instruction";
    .port_info 1 /OUTPUT 1 "Branch";
    .port_info 2 /OUTPUT 1 "MemRead";
    .port_info 3 /OUTPUT 1 "MemtoReg";
    .port_info 4 /OUTPUT 3 "ALUOp";
    .port_info 5 /OUTPUT 1 "MemWrite";
    .port_info 6 /OUTPUT 1 "ALUSrc";
    .port_info 7 /OUTPUT 1 "RegWrite";
v0x5cfe2deb6ea0_0 .var "ALUOp", 2 0;
v0x5cfe2deb6fd0_0 .var "ALUSrc", 0 0;
v0x5cfe2deb7090_0 .var "Branch", 0 0;
v0x5cfe2deb7130_0 .net "Instruction", 6 0, L_0x5cfe2decdf00;  1 drivers
v0x5cfe2deb7210_0 .var "MemRead", 0 0;
v0x5cfe2deb7320_0 .var "MemWrite", 0 0;
v0x5cfe2deb73e0_0 .var "MemtoReg", 0 0;
v0x5cfe2deb74a0_0 .var "RegWrite", 0 0;
E_0x5cfe2de9ac20 .event edge, v0x5cfe2deb7130_0;
S_0x5cfe2deb76b0 .scope module, "datamemory" "DataMemory" 3 62, 7 1 0, S_0x5cfe2deb4de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "MemWrite";
    .port_info 1 /INPUT 1 "MemRead";
    .port_info 2 /INPUT 32 "address";
    .port_info 3 /INPUT 32 "writeData";
    .port_info 4 /OUTPUT 32 "readData";
v0x5cfe2deb7a10_0 .net "MemRead", 0 0, v0x5cfe2deb7210_0;  alias, 1 drivers
v0x5cfe2deb7ad0_0 .net "MemWrite", 0 0, v0x5cfe2deb7320_0;  alias, 1 drivers
v0x5cfe2deb7ba0_0 .net "address", 31 0, v0x5cfe2deb6130_0;  alias, 1 drivers
v0x5cfe2deb7ca0 .array "memory", 31 0, 31 0;
v0x5cfe2deb8100_0 .var "readData", 31 0;
v0x5cfe2deb8230_0 .net "writeData", 31 0, v0x5cfe2debbc00_0;  alias, 1 drivers
v0x5cfe2deb7ca0_0 .array/port v0x5cfe2deb7ca0, 0;
v0x5cfe2deb7ca0_1 .array/port v0x5cfe2deb7ca0, 1;
E_0x5cfe2de9b530/0 .event edge, v0x5cfe2deb7210_0, v0x5cfe2deb6130_0, v0x5cfe2deb7ca0_0, v0x5cfe2deb7ca0_1;
v0x5cfe2deb7ca0_2 .array/port v0x5cfe2deb7ca0, 2;
v0x5cfe2deb7ca0_3 .array/port v0x5cfe2deb7ca0, 3;
v0x5cfe2deb7ca0_4 .array/port v0x5cfe2deb7ca0, 4;
v0x5cfe2deb7ca0_5 .array/port v0x5cfe2deb7ca0, 5;
E_0x5cfe2de9b530/1 .event edge, v0x5cfe2deb7ca0_2, v0x5cfe2deb7ca0_3, v0x5cfe2deb7ca0_4, v0x5cfe2deb7ca0_5;
v0x5cfe2deb7ca0_6 .array/port v0x5cfe2deb7ca0, 6;
v0x5cfe2deb7ca0_7 .array/port v0x5cfe2deb7ca0, 7;
v0x5cfe2deb7ca0_8 .array/port v0x5cfe2deb7ca0, 8;
v0x5cfe2deb7ca0_9 .array/port v0x5cfe2deb7ca0, 9;
E_0x5cfe2de9b530/2 .event edge, v0x5cfe2deb7ca0_6, v0x5cfe2deb7ca0_7, v0x5cfe2deb7ca0_8, v0x5cfe2deb7ca0_9;
v0x5cfe2deb7ca0_10 .array/port v0x5cfe2deb7ca0, 10;
v0x5cfe2deb7ca0_11 .array/port v0x5cfe2deb7ca0, 11;
v0x5cfe2deb7ca0_12 .array/port v0x5cfe2deb7ca0, 12;
v0x5cfe2deb7ca0_13 .array/port v0x5cfe2deb7ca0, 13;
E_0x5cfe2de9b530/3 .event edge, v0x5cfe2deb7ca0_10, v0x5cfe2deb7ca0_11, v0x5cfe2deb7ca0_12, v0x5cfe2deb7ca0_13;
v0x5cfe2deb7ca0_14 .array/port v0x5cfe2deb7ca0, 14;
v0x5cfe2deb7ca0_15 .array/port v0x5cfe2deb7ca0, 15;
v0x5cfe2deb7ca0_16 .array/port v0x5cfe2deb7ca0, 16;
v0x5cfe2deb7ca0_17 .array/port v0x5cfe2deb7ca0, 17;
E_0x5cfe2de9b530/4 .event edge, v0x5cfe2deb7ca0_14, v0x5cfe2deb7ca0_15, v0x5cfe2deb7ca0_16, v0x5cfe2deb7ca0_17;
v0x5cfe2deb7ca0_18 .array/port v0x5cfe2deb7ca0, 18;
v0x5cfe2deb7ca0_19 .array/port v0x5cfe2deb7ca0, 19;
v0x5cfe2deb7ca0_20 .array/port v0x5cfe2deb7ca0, 20;
v0x5cfe2deb7ca0_21 .array/port v0x5cfe2deb7ca0, 21;
E_0x5cfe2de9b530/5 .event edge, v0x5cfe2deb7ca0_18, v0x5cfe2deb7ca0_19, v0x5cfe2deb7ca0_20, v0x5cfe2deb7ca0_21;
v0x5cfe2deb7ca0_22 .array/port v0x5cfe2deb7ca0, 22;
v0x5cfe2deb7ca0_23 .array/port v0x5cfe2deb7ca0, 23;
v0x5cfe2deb7ca0_24 .array/port v0x5cfe2deb7ca0, 24;
v0x5cfe2deb7ca0_25 .array/port v0x5cfe2deb7ca0, 25;
E_0x5cfe2de9b530/6 .event edge, v0x5cfe2deb7ca0_22, v0x5cfe2deb7ca0_23, v0x5cfe2deb7ca0_24, v0x5cfe2deb7ca0_25;
v0x5cfe2deb7ca0_26 .array/port v0x5cfe2deb7ca0, 26;
v0x5cfe2deb7ca0_27 .array/port v0x5cfe2deb7ca0, 27;
v0x5cfe2deb7ca0_28 .array/port v0x5cfe2deb7ca0, 28;
v0x5cfe2deb7ca0_29 .array/port v0x5cfe2deb7ca0, 29;
E_0x5cfe2de9b530/7 .event edge, v0x5cfe2deb7ca0_26, v0x5cfe2deb7ca0_27, v0x5cfe2deb7ca0_28, v0x5cfe2deb7ca0_29;
v0x5cfe2deb7ca0_30 .array/port v0x5cfe2deb7ca0, 30;
v0x5cfe2deb7ca0_31 .array/port v0x5cfe2deb7ca0, 31;
E_0x5cfe2de9b530/8 .event edge, v0x5cfe2deb7ca0_30, v0x5cfe2deb7ca0_31, v0x5cfe2deb7320_0, v0x5cfe2deb8230_0;
E_0x5cfe2de9b530 .event/or E_0x5cfe2de9b530/0, E_0x5cfe2de9b530/1, E_0x5cfe2de9b530/2, E_0x5cfe2de9b530/3, E_0x5cfe2de9b530/4, E_0x5cfe2de9b530/5, E_0x5cfe2de9b530/6, E_0x5cfe2de9b530/7, E_0x5cfe2de9b530/8;
S_0x5cfe2deb83b0 .scope module, "immgen" "ImmGen" 3 63, 8 1 0, S_0x5cfe2deb4de0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Instruction";
    .port_info 1 /OUTPUT 32 "Immediate";
P_0x5cfe2de9b420 .param/l "TYPE_I" 1 8 6, C4<0000011>;
P_0x5cfe2de9b460 .param/l "TYPE_Ii" 1 8 7, C4<0010011>;
P_0x5cfe2de9b4a0 .param/l "TYPE_S" 1 8 8, C4<0100011>;
P_0x5cfe2de9b4e0 .param/l "TYPE_SB" 1 8 9, C4<1100111>;
v0x5cfe2deb87f0_0 .var "Immediate", 31 0;
v0x5cfe2deb88d0_0 .net "Instruction", 31 0, v0x5cfe2deb8d80_0;  alias, 1 drivers
E_0x5cfe2deb8770 .event edge, v0x5cfe2deb88d0_0;
S_0x5cfe2deb89f0 .scope module, "instructionmemory" "InstructionMemory" 3 64, 9 1 0, S_0x5cfe2deb4de0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ReadAddress";
    .port_info 1 /OUTPUT 32 "Instruction";
v0x5cfe2deb8d80_0 .var "Instruction", 31 0;
v0x5cfe2deb8e90_0 .net "ReadAddress", 31 0, v0x5cfe2debae10_0;  alias, 1 drivers
v0x5cfe2deb8f80 .array "memory", 31 0, 31 0;
v0x5cfe2deb8f80_0 .array/port v0x5cfe2deb8f80, 0;
v0x5cfe2deb8f80_1 .array/port v0x5cfe2deb8f80, 1;
v0x5cfe2deb8f80_2 .array/port v0x5cfe2deb8f80, 2;
E_0x5cfe2deb8c10/0 .event edge, v0x5cfe2deb5250_0, v0x5cfe2deb8f80_0, v0x5cfe2deb8f80_1, v0x5cfe2deb8f80_2;
v0x5cfe2deb8f80_3 .array/port v0x5cfe2deb8f80, 3;
v0x5cfe2deb8f80_4 .array/port v0x5cfe2deb8f80, 4;
v0x5cfe2deb8f80_5 .array/port v0x5cfe2deb8f80, 5;
v0x5cfe2deb8f80_6 .array/port v0x5cfe2deb8f80, 6;
E_0x5cfe2deb8c10/1 .event edge, v0x5cfe2deb8f80_3, v0x5cfe2deb8f80_4, v0x5cfe2deb8f80_5, v0x5cfe2deb8f80_6;
v0x5cfe2deb8f80_7 .array/port v0x5cfe2deb8f80, 7;
v0x5cfe2deb8f80_8 .array/port v0x5cfe2deb8f80, 8;
v0x5cfe2deb8f80_9 .array/port v0x5cfe2deb8f80, 9;
v0x5cfe2deb8f80_10 .array/port v0x5cfe2deb8f80, 10;
E_0x5cfe2deb8c10/2 .event edge, v0x5cfe2deb8f80_7, v0x5cfe2deb8f80_8, v0x5cfe2deb8f80_9, v0x5cfe2deb8f80_10;
v0x5cfe2deb8f80_11 .array/port v0x5cfe2deb8f80, 11;
v0x5cfe2deb8f80_12 .array/port v0x5cfe2deb8f80, 12;
v0x5cfe2deb8f80_13 .array/port v0x5cfe2deb8f80, 13;
v0x5cfe2deb8f80_14 .array/port v0x5cfe2deb8f80, 14;
E_0x5cfe2deb8c10/3 .event edge, v0x5cfe2deb8f80_11, v0x5cfe2deb8f80_12, v0x5cfe2deb8f80_13, v0x5cfe2deb8f80_14;
v0x5cfe2deb8f80_15 .array/port v0x5cfe2deb8f80, 15;
v0x5cfe2deb8f80_16 .array/port v0x5cfe2deb8f80, 16;
v0x5cfe2deb8f80_17 .array/port v0x5cfe2deb8f80, 17;
v0x5cfe2deb8f80_18 .array/port v0x5cfe2deb8f80, 18;
E_0x5cfe2deb8c10/4 .event edge, v0x5cfe2deb8f80_15, v0x5cfe2deb8f80_16, v0x5cfe2deb8f80_17, v0x5cfe2deb8f80_18;
v0x5cfe2deb8f80_19 .array/port v0x5cfe2deb8f80, 19;
v0x5cfe2deb8f80_20 .array/port v0x5cfe2deb8f80, 20;
v0x5cfe2deb8f80_21 .array/port v0x5cfe2deb8f80, 21;
v0x5cfe2deb8f80_22 .array/port v0x5cfe2deb8f80, 22;
E_0x5cfe2deb8c10/5 .event edge, v0x5cfe2deb8f80_19, v0x5cfe2deb8f80_20, v0x5cfe2deb8f80_21, v0x5cfe2deb8f80_22;
v0x5cfe2deb8f80_23 .array/port v0x5cfe2deb8f80, 23;
v0x5cfe2deb8f80_24 .array/port v0x5cfe2deb8f80, 24;
v0x5cfe2deb8f80_25 .array/port v0x5cfe2deb8f80, 25;
v0x5cfe2deb8f80_26 .array/port v0x5cfe2deb8f80, 26;
E_0x5cfe2deb8c10/6 .event edge, v0x5cfe2deb8f80_23, v0x5cfe2deb8f80_24, v0x5cfe2deb8f80_25, v0x5cfe2deb8f80_26;
v0x5cfe2deb8f80_27 .array/port v0x5cfe2deb8f80, 27;
v0x5cfe2deb8f80_28 .array/port v0x5cfe2deb8f80, 28;
v0x5cfe2deb8f80_29 .array/port v0x5cfe2deb8f80, 29;
v0x5cfe2deb8f80_30 .array/port v0x5cfe2deb8f80, 30;
E_0x5cfe2deb8c10/7 .event edge, v0x5cfe2deb8f80_27, v0x5cfe2deb8f80_28, v0x5cfe2deb8f80_29, v0x5cfe2deb8f80_30;
v0x5cfe2deb8f80_31 .array/port v0x5cfe2deb8f80, 31;
E_0x5cfe2deb8c10/8 .event edge, v0x5cfe2deb8f80_31;
E_0x5cfe2deb8c10 .event/or E_0x5cfe2deb8c10/0, E_0x5cfe2deb8c10/1, E_0x5cfe2deb8c10/2, E_0x5cfe2deb8c10/3, E_0x5cfe2deb8c10/4, E_0x5cfe2deb8c10/5, E_0x5cfe2deb8c10/6, E_0x5cfe2deb8c10/7, E_0x5cfe2deb8c10/8;
S_0x5cfe2deb9590 .scope module, "mux0" "Mux" 3 65, 10 1 0, S_0x5cfe2deb4de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Control";
    .port_info 1 /INPUT 32 "in0";
    .port_info 2 /INPUT 32 "in1";
    .port_info 3 /OUTPUT 32 "out";
v0x5cfe2deb9870_0 .net "Control", 0 0, v0x5cfe2deb6fd0_0;  alias, 1 drivers
v0x5cfe2deb9960_0 .net "in0", 31 0, v0x5cfe2debbc00_0;  alias, 1 drivers
v0x5cfe2deb9a30_0 .net "in1", 31 0, v0x5cfe2deb87f0_0;  alias, 1 drivers
v0x5cfe2deb9b00_0 .var "out", 31 0;
E_0x5cfe2deb9810 .event edge, v0x5cfe2deb6fd0_0, v0x5cfe2deb5880_0, v0x5cfe2deb8230_0;
S_0x5cfe2deb9c30 .scope module, "mux1" "Mux" 3 66, 10 1 0, S_0x5cfe2deb4de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Control";
    .port_info 1 /INPUT 32 "in0";
    .port_info 2 /INPUT 32 "in1";
    .port_info 3 /OUTPUT 32 "out";
v0x5cfe2deb9f00_0 .net "Control", 0 0, L_0x5cfe2dece030;  1 drivers
v0x5cfe2deb9fe0_0 .net "in0", 31 0, L_0x5cfe2debdc00;  alias, 1 drivers
v0x5cfe2deba0d0_0 .net "in1", 31 0, L_0x5cfe2dece0d0;  1 drivers
v0x5cfe2deba1a0_0 .var "out", 31 0;
E_0x5cfe2deb9e80 .event edge, v0x5cfe2deb9f00_0, v0x5cfe2deba0d0_0, v0x5cfe2deb5430_0;
S_0x5cfe2deba330 .scope module, "mux2" "Mux" 3 67, 10 1 0, S_0x5cfe2deb4de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Control";
    .port_info 1 /INPUT 32 "in0";
    .port_info 2 /INPUT 32 "in1";
    .port_info 3 /OUTPUT 32 "out";
v0x5cfe2deba600_0 .net "Control", 0 0, L_0x5cfe2dece210;  1 drivers
v0x5cfe2deba6e0_0 .net "in0", 31 0, v0x5cfe2deb8100_0;  alias, 1 drivers
v0x5cfe2deba7d0_0 .net "in1", 31 0, L_0x5cfe2dece2b0;  1 drivers
v0x5cfe2deba8a0_0 .var "out", 31 0;
E_0x5cfe2deba580 .event edge, v0x5cfe2deba600_0, v0x5cfe2deba7d0_0, v0x5cfe2deb8100_0;
S_0x5cfe2debaa30 .scope module, "pc" "PC" 3 68, 11 1 0, S_0x5cfe2deb4de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "PCIn";
    .port_info 3 /OUTPUT 32 "PCOut";
v0x5cfe2debad00_0 .net "PCIn", 31 0, v0x5cfe2deba1a0_0;  alias, 1 drivers
v0x5cfe2debae10_0 .var "PCOut", 31 0;
v0x5cfe2debaeb0_0 .net "clk", 0 0, v0x5cfe2debda00_0;  alias, 1 drivers
v0x5cfe2debaf80_0 .net "reset", 0 0, v0x5cfe2debdaf0_0;  alias, 1 drivers
E_0x5cfe2debac80 .event posedge, v0x5cfe2debaeb0_0;
S_0x5cfe2debb0f0 .scope module, "registers" "Registers" 3 69, 12 1 0, S_0x5cfe2deb4de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "RegWrite";
    .port_info 1 /INPUT 5 "readReg1";
    .port_info 2 /INPUT 5 "readReg2";
    .port_info 3 /INPUT 5 "writeReg";
    .port_info 4 /INPUT 32 "writeData";
    .port_info 5 /OUTPUT 32 "readData1";
    .port_info 6 /OUTPUT 32 "readData2";
v0x5cfe2debb500_0 .net "RegWrite", 0 0, v0x5cfe2deb74a0_0;  alias, 1 drivers
v0x5cfe2debb5c0_0 .net *"_ivl_11", 31 0, L_0x5cfe2dece610;  1 drivers
v0x5cfe2debb680_0 .net *"_ivl_13", 6 0, L_0x5cfe2dece6b0;  1 drivers
L_0x7d0c9de9f138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5cfe2debb770_0 .net *"_ivl_16", 1 0, L_0x7d0c9de9f138;  1 drivers
v0x5cfe2debb850_0 .net *"_ivl_2", 31 0, L_0x5cfe2dece430;  1 drivers
v0x5cfe2debb980_0 .net *"_ivl_4", 6 0, L_0x5cfe2dece4d0;  1 drivers
L_0x7d0c9de9f0f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5cfe2debba60_0 .net *"_ivl_7", 1 0, L_0x7d0c9de9f0f0;  1 drivers
v0x5cfe2debbb40_0 .var "readData1", 31 0;
v0x5cfe2debbc00_0 .var "readData2", 31 0;
v0x5cfe2debbca0_0 .net "readReg1", 4 0, L_0x5cfe2dece8a0;  1 drivers
v0x5cfe2debbd80_0 .net "readReg2", 4 0, L_0x5cfe2dece990;  1 drivers
v0x5cfe2debbe60 .array "registers", 31 0, 31 0;
v0x5cfe2debbf20_0 .net "writeData", 31 0, v0x5cfe2deba8a0_0;  alias, 1 drivers
v0x5cfe2debbfe0_0 .net "writeReg", 4 0, L_0x5cfe2decead0;  1 drivers
E_0x5cfe2debb3c0 .event edge, v0x5cfe2deb74a0_0, v0x5cfe2deba8a0_0, v0x5cfe2debbfe0_0;
E_0x5cfe2debb440 .event edge, L_0x5cfe2dece610, v0x5cfe2debbd80_0;
E_0x5cfe2debb4a0 .event edge, L_0x5cfe2dece430, v0x5cfe2debbca0_0;
L_0x5cfe2dece430 .array/port v0x5cfe2debbe60, L_0x5cfe2dece4d0;
L_0x5cfe2dece4d0 .concat [ 5 2 0 0], L_0x5cfe2dece8a0, L_0x7d0c9de9f0f0;
L_0x5cfe2dece610 .array/port v0x5cfe2debbe60, L_0x5cfe2dece6b0;
L_0x5cfe2dece6b0 .concat [ 5 2 0 0], L_0x5cfe2dece990, L_0x7d0c9de9f138;
    .scope S_0x5cfe2deb5a80;
T_0 ;
    %wait E_0x5cfe2de58260;
    %load/vec4 v0x5cfe2deb6030_0;
    %pad/u 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5cfe2deb6130_0, 0, 32;
    %jmp T_0.8;
T_0.0 ;
    %load/vec4 v0x5cfe2deb62e0_0;
    %load/vec4 v0x5cfe2deb63c0_0;
    %add;
    %store/vec4 v0x5cfe2deb6130_0, 0, 32;
    %jmp T_0.8;
T_0.1 ;
    %load/vec4 v0x5cfe2deb62e0_0;
    %load/vec4 v0x5cfe2deb63c0_0;
    %add;
    %store/vec4 v0x5cfe2deb6130_0, 0, 32;
    %jmp T_0.8;
T_0.2 ;
    %load/vec4 v0x5cfe2deb62e0_0;
    %load/vec4 v0x5cfe2deb63c0_0;
    %add;
    %store/vec4 v0x5cfe2deb6130_0, 0, 32;
    %jmp T_0.8;
T_0.3 ;
    %load/vec4 v0x5cfe2deb62e0_0;
    %load/vec4 v0x5cfe2deb63c0_0;
    %and;
    %store/vec4 v0x5cfe2deb6130_0, 0, 32;
    %jmp T_0.8;
T_0.4 ;
    %load/vec4 v0x5cfe2deb62e0_0;
    %load/vec4 v0x5cfe2deb63c0_0;
    %or;
    %store/vec4 v0x5cfe2deb6130_0, 0, 32;
    %jmp T_0.8;
T_0.5 ;
    %load/vec4 v0x5cfe2deb62e0_0;
    %ix/getv 4, v0x5cfe2deb63c0_0;
    %shiftl 4;
    %store/vec4 v0x5cfe2deb6130_0, 0, 32;
    %jmp T_0.8;
T_0.6 ;
    %load/vec4 v0x5cfe2deb62e0_0;
    %load/vec4 v0x5cfe2deb63c0_0;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_0.9, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.10, 8;
T_0.9 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.10, 8;
 ; End of false expr.
    %blend;
T_0.10;
    %store/vec4 v0x5cfe2deb6130_0, 0, 32;
    %jmp T_0.8;
T_0.8 ;
    %pop/vec4 1;
    %load/vec4 v0x5cfe2deb6130_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.11, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_0.12, 8;
T_0.11 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_0.12, 8;
 ; End of false expr.
    %blend;
T_0.12;
    %store/vec4 v0x5cfe2deb6210_0, 0, 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x5cfe2deb6590;
T_1 ;
    %wait E_0x5cfe2de41d50;
    %load/vec4 v0x5cfe2deb6920_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5cfe2deb6820_0, 0, 4;
    %jmp T_1.5;
T_1.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5cfe2deb6820_0, 0, 4;
    %jmp T_1.5;
T_1.1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5cfe2deb6820_0, 0, 4;
    %jmp T_1.5;
T_1.2 ;
    %load/vec4 v0x5cfe2deb69e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5cfe2deb6820_0, 0, 4;
    %jmp T_1.10;
T_1.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5cfe2deb6820_0, 0, 4;
    %jmp T_1.10;
T_1.7 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5cfe2deb6820_0, 0, 4;
    %jmp T_1.10;
T_1.8 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5cfe2deb6820_0, 0, 4;
    %jmp T_1.10;
T_1.10 ;
    %pop/vec4 1;
    %jmp T_1.5;
T_1.3 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5cfe2deb6820_0, 0, 4;
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x5cfe2deb6b30;
T_2 ;
    %wait E_0x5cfe2de9ac20;
    %load/vec4 v0x5cfe2deb7130_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5cfe2deb7090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5cfe2deb7210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5cfe2deb73e0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5cfe2deb6ea0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5cfe2deb7320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5cfe2deb6fd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5cfe2deb74a0_0, 0, 1;
    %jmp T_2.6;
T_2.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5cfe2deb7090_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5cfe2deb7210_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5cfe2deb73e0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5cfe2deb6ea0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5cfe2deb7320_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5cfe2deb6fd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5cfe2deb74a0_0, 0, 1;
    %jmp T_2.6;
T_2.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5cfe2deb7090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5cfe2deb7210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5cfe2deb73e0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5cfe2deb6ea0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5cfe2deb7320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5cfe2deb6fd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5cfe2deb74a0_0, 0, 1;
    %jmp T_2.6;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5cfe2deb7090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5cfe2deb7210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5cfe2deb73e0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5cfe2deb6ea0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5cfe2deb7320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5cfe2deb6fd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5cfe2deb74a0_0, 0, 1;
    %jmp T_2.6;
T_2.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5cfe2deb7090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5cfe2deb7210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5cfe2deb73e0_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5cfe2deb6ea0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5cfe2deb7320_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5cfe2deb6fd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5cfe2deb74a0_0, 0, 1;
    %jmp T_2.6;
T_2.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5cfe2deb7090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5cfe2deb7210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5cfe2deb73e0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5cfe2deb6ea0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5cfe2deb7320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5cfe2deb6fd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5cfe2deb74a0_0, 0, 1;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5cfe2deb76b0;
T_3 ;
    %wait E_0x5cfe2de9b530;
    %load/vec4 v0x5cfe2deb7a10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %ix/getv 4, v0x5cfe2deb7ba0_0;
    %load/vec4a v0x5cfe2deb7ca0, 4;
    %store/vec4 v0x5cfe2deb8100_0, 0, 32;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5cfe2deb7ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x5cfe2deb8230_0;
    %ix/getv 4, v0x5cfe2deb7ba0_0;
    %store/vec4a v0x5cfe2deb7ca0, 4, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5cfe2deb83b0;
T_4 ;
    %wait E_0x5cfe2deb8770;
    %load/vec4 v0x5cfe2deb88d0_0;
    %parti/s 7, 0, 2;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5cfe2deb87f0_0, 0, 32;
    %jmp T_4.5;
T_4.0 ;
    %load/vec4 v0x5cfe2deb88d0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x5cfe2deb88d0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5cfe2deb87f0_0, 0, 32;
    %jmp T_4.5;
T_4.1 ;
    %load/vec4 v0x5cfe2deb88d0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x5cfe2deb88d0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5cfe2deb87f0_0, 0, 32;
    %jmp T_4.5;
T_4.2 ;
    %load/vec4 v0x5cfe2deb88d0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x5cfe2deb88d0_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5cfe2deb88d0_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5cfe2deb87f0_0, 0, 32;
    %jmp T_4.5;
T_4.3 ;
    %load/vec4 v0x5cfe2deb88d0_0;
    %parti/s 1, 31, 6;
    %replicate 19;
    %load/vec4 v0x5cfe2deb88d0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5cfe2deb88d0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5cfe2deb88d0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5cfe2deb88d0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x5cfe2deb87f0_0, 0, 32;
    %jmp T_4.5;
T_4.5 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5cfe2deb89f0;
T_5 ;
    %wait E_0x5cfe2deb8c10;
    %load/vec4 v0x5cfe2deb8e90_0;
    %pushi/vec4 4, 0, 32;
    %div;
    %ix/vec4 4;
    %load/vec4a v0x5cfe2deb8f80, 4;
    %store/vec4 v0x5cfe2deb8d80_0, 0, 32;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x5cfe2deb9590;
T_6 ;
    %wait E_0x5cfe2deb9810;
    %load/vec4 v0x5cfe2deb9870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x5cfe2deb9a30_0;
    %store/vec4 v0x5cfe2deb9b00_0, 0, 32;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5cfe2deb9960_0;
    %store/vec4 v0x5cfe2deb9b00_0, 0, 32;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x5cfe2deb9c30;
T_7 ;
    %wait E_0x5cfe2deb9e80;
    %load/vec4 v0x5cfe2deb9f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x5cfe2deba0d0_0;
    %store/vec4 v0x5cfe2deba1a0_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x5cfe2deb9fe0_0;
    %store/vec4 v0x5cfe2deba1a0_0, 0, 32;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5cfe2deba330;
T_8 ;
    %wait E_0x5cfe2deba580;
    %load/vec4 v0x5cfe2deba600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x5cfe2deba7d0_0;
    %store/vec4 v0x5cfe2deba8a0_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x5cfe2deba6e0_0;
    %store/vec4 v0x5cfe2deba8a0_0, 0, 32;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x5cfe2debaa30;
T_9 ;
    %wait E_0x5cfe2debac80;
    %load/vec4 v0x5cfe2debaf80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5cfe2debae10_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x5cfe2debad00_0;
    %assign/vec4 v0x5cfe2debae10_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5cfe2debb0f0;
T_10 ;
    %wait E_0x5cfe2debb4a0;
    %load/vec4 v0x5cfe2debbca0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5cfe2debbe60, 4;
    %assign/vec4 v0x5cfe2debbb40_0, 0;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x5cfe2debb0f0;
T_11 ;
    %wait E_0x5cfe2debb440;
    %load/vec4 v0x5cfe2debbd80_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5cfe2debbe60, 4;
    %assign/vec4 v0x5cfe2debbc00_0, 0;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x5cfe2debb0f0;
T_12 ;
    %wait E_0x5cfe2debb3c0;
    %load/vec4 v0x5cfe2debb500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x5cfe2debbf20_0;
    %load/vec4 v0x5cfe2debbfe0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5cfe2debbe60, 0, 4;
T_12.0 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x5cfe2de5c060;
T_13 ;
    %vpi_call 3 8 "$readmemb", "Verilog/Input/DataMemory.mem", v0x5cfe2deb7ca0 {0 0 0};
    %vpi_call 3 9 "$readmemb", "Verilog/Input/InstructionMemory.mem", v0x5cfe2deb8f80 {0 0 0};
    %vpi_call 3 10 "$readmemb", "Verilog/Input/Registers.mem", v0x5cfe2debbe60 {0 0 0};
    %vpi_call 3 13 "$display", "Data Memory Contents:" {0 0 0};
    %fork t_1, S_0x5cfe2de5c1f0;
    %jmp t_0;
    .scope S_0x5cfe2de5c1f0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5cfe2de70b90_0, 0, 32;
T_13.0 ;
    %load/vec4 v0x5cfe2de70b90_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_13.1, 5;
    %vpi_call 3 15 "$display", "datamemory[%0d] = %h", v0x5cfe2de70b90_0, &A<v0x5cfe2deb7ca0, v0x5cfe2de70b90_0 > {0 0 0};
    %load/vec4 v0x5cfe2de70b90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5cfe2de70b90_0, 0, 32;
    %jmp T_13.0;
T_13.1 ;
    %end;
    .scope S_0x5cfe2de5c060;
t_0 %join;
    %vpi_call 3 18 "$display", "Instruction Memory Contents:" {0 0 0};
    %fork t_3, S_0x5cfe2deb4840;
    %jmp t_2;
    .scope S_0x5cfe2deb4840;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5cfe2deb4a40_0, 0, 32;
T_13.2 ;
    %load/vec4 v0x5cfe2deb4a40_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_13.3, 5;
    %vpi_call 3 20 "$display", "instructionmemory[%0d] = %h", v0x5cfe2deb4a40_0, &A<v0x5cfe2deb8f80, v0x5cfe2deb4a40_0 > {0 0 0};
    %load/vec4 v0x5cfe2deb4a40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5cfe2deb4a40_0, 0, 32;
    %jmp T_13.2;
T_13.3 ;
    %end;
    .scope S_0x5cfe2de5c060;
t_2 %join;
    %vpi_call 3 23 "$display", "Registers Contents:" {0 0 0};
    %fork t_5, S_0x5cfe2deb4b20;
    %jmp t_4;
    .scope S_0x5cfe2deb4b20;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5cfe2deb4d00_0, 0, 32;
T_13.4 ;
    %load/vec4 v0x5cfe2deb4d00_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_13.5, 5;
    %vpi_call 3 25 "$display", "registers[%0d] = %h", v0x5cfe2deb4d00_0, &A<v0x5cfe2debbe60, v0x5cfe2deb4d00_0 > {0 0 0};
    %load/vec4 v0x5cfe2deb4d00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5cfe2deb4d00_0, 0, 32;
    %jmp T_13.4;
T_13.5 ;
    %end;
    .scope S_0x5cfe2de5c060;
t_4 %join;
    %end;
    .thread T_13;
    .scope S_0x5cfe2de5c060;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5cfe2debda00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5cfe2debdaf0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5cfe2debdaf0_0, 0, 1;
    %end;
    .thread T_14;
    .scope S_0x5cfe2de5c060;
T_15 ;
    %delay 5, 0;
    %load/vec4 v0x5cfe2debda00_0;
    %inv;
    %store/vec4 v0x5cfe2debda00_0, 0, 1;
    %jmp T_15;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "Verilog/Add.v";
    "Verilog/Datapath.v";
    "Verilog/ALU.v";
    "Verilog/ALUControl.v";
    "Verilog/Control.v";
    "Verilog/DataMemory.v";
    "Verilog/ImmGen.v";
    "Verilog/InstructionMemory.v";
    "Verilog/Mux.v";
    "Verilog/PC.v";
    "Verilog/Registers.v";
