#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x58320283d010 .scope module, "instruction_decoder_tb" "instruction_decoder_tb" 2 2;
 .timescale -9 -12;
v0x5832027fb350_0 .net "ALU_src", 0 0, v0x5832027fbba0_0;  1 drivers
v0x583202861a30_0 .net "Branch_en", 0 0, v0x583202827220_0;  1 drivers
v0x583202861ad0_0 .net "Mem_Read", 0 0, v0x5832028603e0_0;  1 drivers
v0x583202861bd0_0 .net "Mem_Write", 0 0, v0x583202860480_0;  1 drivers
v0x583202861ca0_0 .net "Mem_to_Reg", 0 0, v0x583202860540_0;  1 drivers
v0x583202861d40_0 .net "Reg_Write", 0 0, v0x583202860650_0;  1 drivers
v0x583202861e10_0 .net "ValA", 63 0, v0x583202860710_0;  1 drivers
v0x583202861ee0_0 .net "ValB", 63 0, v0x5832028607f0_0;  1 drivers
v0x583202861fb0_0 .var "funct3", 2 0;
v0x583202862080_0 .var "funct7", 6 0;
v0x583202862150_0 .var "opcode", 6 0;
v0x583202862220_0 .var "rd", 4 0;
v0x5832028622f0_0 .var "rs1", 4 0;
v0x5832028623c0_0 .var "rs2", 4 0;
S_0x58320283d1a0 .scope module, "uut" "instruction_decoder" 2 10, 3 1 0, S_0x58320283d010;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /INPUT 5 "rs1";
    .port_info 2 /INPUT 5 "rs2";
    .port_info 3 /INPUT 5 "rd";
    .port_info 4 /INPUT 3 "funct3";
    .port_info 5 /INPUT 7 "funct7";
    .port_info 6 /INPUT 64 "imm";
    .port_info 7 /OUTPUT 1 "ALU_src";
    .port_info 8 /OUTPUT 1 "Mem_to_Reg";
    .port_info 9 /OUTPUT 1 "Reg_Write";
    .port_info 10 /OUTPUT 1 "Mem_Read";
    .port_info 11 /OUTPUT 1 "Mem_Write";
    .port_info 12 /OUTPUT 1 "Branch_en";
    .port_info 13 /OUTPUT 64 "ValA";
    .port_info 14 /OUTPUT 64 "ValB";
    .port_info 15 /OUTPUT 3 "funct3_out";
    .port_info 16 /OUTPUT 7 "funct7_out";
    .port_info 17 /OUTPUT 64 "imm_out";
o0x74ef15e3f288 .functor BUFZ 64, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
L_0x583202826fd0 .functor BUFZ 64, o0x74ef15e3f288, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
v0x5832027fbba0_0 .var "ALU_src", 0 0;
v0x583202827220_0 .var "Branch_en", 0 0;
v0x5832028603e0_0 .var "Mem_Read", 0 0;
v0x583202860480_0 .var "Mem_Write", 0 0;
v0x583202860540_0 .var "Mem_to_Reg", 0 0;
v0x583202860650_0 .var "Reg_Write", 0 0;
v0x583202860710_0 .var/s "ValA", 63 0;
v0x5832028607f0_0 .var/s "ValB", 63 0;
v0x5832028608d0_0 .net "funct3", 2 0, v0x583202861fb0_0;  1 drivers
v0x5832028609b0_0 .var "funct3_out", 2 0;
v0x583202860a90_0 .net "funct7", 6 0, v0x583202862080_0;  1 drivers
v0x583202860b70_0 .var "funct7_out", 6 0;
v0x583202860c50_0 .var/i "i", 31 0;
v0x583202860d30_0 .net "imm", 63 0, o0x74ef15e3f288;  0 drivers
v0x583202860e10_0 .net "imm_out", 63 0, L_0x583202826fd0;  1 drivers
v0x583202860ef0_0 .net "opcode", 6 0, v0x583202862150_0;  1 drivers
v0x583202860fd0_0 .net "rd", 4 0, v0x583202862220_0;  1 drivers
v0x5832028610b0 .array "registers", 31 0, 63 0;
v0x583202861570_0 .net "rs1", 4 0, v0x5832028622f0_0;  1 drivers
v0x583202861650_0 .net "rs2", 4 0, v0x5832028623c0_0;  1 drivers
E_0x583202836510/0 .event edge, v0x5832028608d0_0, v0x583202860a90_0, v0x583202860ef0_0, v0x583202861570_0;
v0x5832028610b0_0 .array/port v0x5832028610b0, 0;
v0x5832028610b0_1 .array/port v0x5832028610b0, 1;
v0x5832028610b0_2 .array/port v0x5832028610b0, 2;
v0x5832028610b0_3 .array/port v0x5832028610b0, 3;
E_0x583202836510/1 .event edge, v0x5832028610b0_0, v0x5832028610b0_1, v0x5832028610b0_2, v0x5832028610b0_3;
v0x5832028610b0_4 .array/port v0x5832028610b0, 4;
v0x5832028610b0_5 .array/port v0x5832028610b0, 5;
v0x5832028610b0_6 .array/port v0x5832028610b0, 6;
v0x5832028610b0_7 .array/port v0x5832028610b0, 7;
E_0x583202836510/2 .event edge, v0x5832028610b0_4, v0x5832028610b0_5, v0x5832028610b0_6, v0x5832028610b0_7;
v0x5832028610b0_8 .array/port v0x5832028610b0, 8;
v0x5832028610b0_9 .array/port v0x5832028610b0, 9;
v0x5832028610b0_10 .array/port v0x5832028610b0, 10;
v0x5832028610b0_11 .array/port v0x5832028610b0, 11;
E_0x583202836510/3 .event edge, v0x5832028610b0_8, v0x5832028610b0_9, v0x5832028610b0_10, v0x5832028610b0_11;
v0x5832028610b0_12 .array/port v0x5832028610b0, 12;
v0x5832028610b0_13 .array/port v0x5832028610b0, 13;
v0x5832028610b0_14 .array/port v0x5832028610b0, 14;
v0x5832028610b0_15 .array/port v0x5832028610b0, 15;
E_0x583202836510/4 .event edge, v0x5832028610b0_12, v0x5832028610b0_13, v0x5832028610b0_14, v0x5832028610b0_15;
v0x5832028610b0_16 .array/port v0x5832028610b0, 16;
v0x5832028610b0_17 .array/port v0x5832028610b0, 17;
v0x5832028610b0_18 .array/port v0x5832028610b0, 18;
v0x5832028610b0_19 .array/port v0x5832028610b0, 19;
E_0x583202836510/5 .event edge, v0x5832028610b0_16, v0x5832028610b0_17, v0x5832028610b0_18, v0x5832028610b0_19;
v0x5832028610b0_20 .array/port v0x5832028610b0, 20;
v0x5832028610b0_21 .array/port v0x5832028610b0, 21;
v0x5832028610b0_22 .array/port v0x5832028610b0, 22;
v0x5832028610b0_23 .array/port v0x5832028610b0, 23;
E_0x583202836510/6 .event edge, v0x5832028610b0_20, v0x5832028610b0_21, v0x5832028610b0_22, v0x5832028610b0_23;
v0x5832028610b0_24 .array/port v0x5832028610b0, 24;
v0x5832028610b0_25 .array/port v0x5832028610b0, 25;
v0x5832028610b0_26 .array/port v0x5832028610b0, 26;
v0x5832028610b0_27 .array/port v0x5832028610b0, 27;
E_0x583202836510/7 .event edge, v0x5832028610b0_24, v0x5832028610b0_25, v0x5832028610b0_26, v0x5832028610b0_27;
v0x5832028610b0_28 .array/port v0x5832028610b0, 28;
v0x5832028610b0_29 .array/port v0x5832028610b0, 29;
v0x5832028610b0_30 .array/port v0x5832028610b0, 30;
v0x5832028610b0_31 .array/port v0x5832028610b0, 31;
E_0x583202836510/8 .event edge, v0x5832028610b0_28, v0x5832028610b0_29, v0x5832028610b0_30, v0x5832028610b0_31;
E_0x583202836510/9 .event edge, v0x583202861650_0, v0x583202860d30_0;
E_0x583202836510 .event/or E_0x583202836510/0, E_0x583202836510/1, E_0x583202836510/2, E_0x583202836510/3, E_0x583202836510/4, E_0x583202836510/5, E_0x583202836510/6, E_0x583202836510/7, E_0x583202836510/8, E_0x583202836510/9;
    .scope S_0x58320283d1a0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x583202860c50_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x583202860c50_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 64;
    %load/vec4 v0x583202860c50_0;
    %pad/u 64;
    %add;
    %ix/getv/s 4, v0x583202860c50_0;
    %store/vec4a v0x5832028610b0, 4, 0;
    %load/vec4 v0x583202860c50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x583202860c50_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .thread T_0;
    .scope S_0x58320283d1a0;
T_1 ;
    %wait E_0x583202836510;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5832027fbba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x583202860540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x583202860650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5832028603e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x583202860480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x583202827220_0, 0, 1;
    %pushi/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x583202860710_0, 0, 64;
    %pushi/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x5832028607f0_0, 0, 64;
    %load/vec4 v0x5832028608d0_0;
    %store/vec4 v0x5832028609b0_0, 0, 3;
    %load/vec4 v0x583202860a90_0;
    %store/vec4 v0x583202860b70_0, 0, 7;
    %load/vec4 v0x583202860ef0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %jmp T_1.5;
T_1.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x583202860650_0, 0, 1;
    %load/vec4 v0x583202861570_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5832028610b0, 4;
    %store/vec4 v0x583202860710_0, 0, 64;
    %load/vec4 v0x583202861650_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5832028610b0, 4;
    %store/vec4 v0x5832028607f0_0, 0, 64;
    %jmp T_1.5;
T_1.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5832027fbba0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x583202860540_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x583202860650_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5832028603e0_0, 0, 1;
    %load/vec4 v0x583202861570_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5832028610b0, 4;
    %store/vec4 v0x583202860710_0, 0, 64;
    %load/vec4 v0x583202860d30_0;
    %store/vec4 v0x5832028607f0_0, 0, 64;
    %jmp T_1.5;
T_1.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x583202860650_0, 0, 1;
    %load/vec4 v0x583202861570_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5832028610b0, 4;
    %store/vec4 v0x583202860710_0, 0, 64;
    %load/vec4 v0x583202860d30_0;
    %store/vec4 v0x5832028607f0_0, 0, 64;
    %jmp T_1.5;
T_1.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5832027fbba0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x583202860480_0, 0, 1;
    %load/vec4 v0x583202861570_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5832028610b0, 4;
    %store/vec4 v0x583202860710_0, 0, 64;
    %load/vec4 v0x583202861650_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5832028610b0, 4;
    %store/vec4 v0x5832028607f0_0, 0, 64;
    %jmp T_1.5;
T_1.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x583202827220_0, 0, 1;
    %load/vec4 v0x583202861570_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5832028610b0, 4;
    %store/vec4 v0x583202860710_0, 0, 64;
    %load/vec4 v0x583202861650_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5832028610b0, 4;
    %store/vec4 v0x5832028607f0_0, 0, 64;
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x58320283d010;
T_2 ;
    %vpi_call 2 20 "$monitor", "Time=%0t | opcode=%b | rs1=%d | rs2=%d | rd=%d | funct3=%b | funct7=%b | ALU_src=%b | Mem_to_Reg=%b | Reg_Write=%b | Mem_Read=%b | Mem_Write=%b | Branch_en=%b | ValA=%h | ValB=%h", $time, v0x583202862150_0, v0x5832028622f0_0, v0x5832028623c0_0, v0x583202862220_0, v0x583202861fb0_0, v0x583202862080_0, v0x5832027fb350_0, v0x583202861ca0_0, v0x583202861d40_0, v0x583202861ad0_0, v0x583202861bd0_0, v0x583202861a30_0, v0x583202861e10_0, v0x583202861ee0_0 {0 0 0};
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0x583202862150_0, 0, 7;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x5832028622f0_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x5832028623c0_0, 0, 5;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x583202862220_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x583202861fb0_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x583202862080_0, 0, 7;
    %delay 10000, 0;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0x583202862150_0, 0, 7;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x5832028622f0_0, 0, 5;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x5832028623c0_0, 0, 5;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x583202862220_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x583202861fb0_0, 0, 3;
    %pushi/vec4 32, 0, 7;
    %store/vec4 v0x583202862080_0, 0, 7;
    %delay 10000, 0;
    %pushi/vec4 3, 0, 7;
    %store/vec4 v0x583202862150_0, 0, 7;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0x5832028622f0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5832028623c0_0, 0, 5;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x583202862220_0, 0, 5;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x583202861fb0_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x583202862080_0, 0, 7;
    %delay 10000, 0;
    %pushi/vec4 35, 0, 7;
    %store/vec4 v0x583202862150_0, 0, 7;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0x5832028622f0_0, 0, 5;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x5832028623c0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x583202862220_0, 0, 5;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x583202861fb0_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x583202862080_0, 0, 7;
    %delay 10000, 0;
    %pushi/vec4 99, 0, 7;
    %store/vec4 v0x583202862150_0, 0, 7;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v0x5832028622f0_0, 0, 5;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0x5832028623c0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x583202862220_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x583202861fb0_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x583202862080_0, 0, 7;
    %delay 10000, 0;
    %vpi_call 2 48 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "cd_tb.v";
    "cd.v";
