Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Sun Oct 25 15:06:34 2015
| Host         : Austin-MBP running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_countdown_control_sets_placed.rpt
| Design       : Top_countdown
| Device       : xc7a100t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |     3 |
| Minimum Number of register sites lost to control set restrictions |    13 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              18 |            5 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               1 |            1 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------+--------------------+------------------+------------------+----------------+
|     Clock Signal    |    Enable Signal   | Set/Reset Signal | Slice Load Count | Bel Load Count |
+---------------------+--------------------+------------------+------------------+----------------+
|                     | timer_reg__0__0[4] | BTNC_IBUF        |                1 |              1 |
|  divider_map/out[0] |                    |                  |                1 |              3 |
|  CLK_IN_IBUF_BUFG   |                    |                  |                4 |             15 |
+---------------------+--------------------+------------------+------------------+----------------+


