

================================================================
== Vitis HLS Report for 'dct'
================================================================
* Date:           Fri Oct 14 17:51:57 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        dct_prj
* Solution:       solution3 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.152 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      160|      160|  1.600 us|  1.600 us|  161|  161|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------+--------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                 |                                      |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                     Instance                    |                Module                |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------------------------------+--------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_92   |dct_Pipeline_RD_Loop_Row_RD_Loop_Col  |       66|       66|  0.660 us|  0.660 us|   66|   66|       no|
        |grp_dct_2d_fu_114                                |dct_2d                                |       22|       22|  0.220 us|  0.220 us|    4|    4|      yes|
        |grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_134  |dct_Pipeline_WR_Loop_Row_WR_Loop_Col  |       66|       66|  0.660 us|  0.660 us|   66|   66|       no|
        +-------------------------------------------------+--------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        -|        -|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|   112|     5355|     6248|    -|
|Memory               |        0|     -|      512|       32|    0|
|Multiplexer          |        -|     -|        -|      946|    -|
|Register             |        -|     -|       32|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|   112|     5899|     7226|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     4|       ~0|        1|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     1|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------+--------------------------------------+---------+-----+------+------+-----+
    |                     Instance                    |                Module                | BRAM_18K| DSP |  FF  |  LUT | URAM|
    +-------------------------------------------------+--------------------------------------+---------+-----+------+------+-----+
    |grp_dct_2d_fu_114                                |dct_2d                                |        0|  112|  5302|  5922|    0|
    |grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_92   |dct_Pipeline_RD_Loop_Row_RD_Loop_Col  |        0|    0|    25|   140|    0|
    |grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_134  |dct_Pipeline_WR_Loop_Row_WR_Loop_Col  |        0|    0|    28|   186|    0|
    +-------------------------------------------------+--------------------------------------+---------+-----+------+------+-----+
    |Total                                            |                                      |        0|  112|  5355|  6248|    0|
    +-------------------------------------------------+--------------------------------------+---------+-----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------+----------------------------+---------+----+----+-----+------+-----+------+-------------+
    |     Memory     |           Module           | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------+----------------------------+---------+----+----+-----+------+-----+------+-------------+
    |buf_2d_in_U     |buf_2d_in_RAM_AUTO_1R1W     |        0|  32|   2|    0|     8|   16|     1|          128|
    |buf_2d_in_1_U   |buf_2d_in_RAM_AUTO_1R1W     |        0|  32|   2|    0|     8|   16|     1|          128|
    |buf_2d_in_2_U   |buf_2d_in_RAM_AUTO_1R1W     |        0|  32|   2|    0|     8|   16|     1|          128|
    |buf_2d_in_3_U   |buf_2d_in_RAM_AUTO_1R1W     |        0|  32|   2|    0|     8|   16|     1|          128|
    |buf_2d_in_4_U   |buf_2d_in_RAM_AUTO_1R1W     |        0|  32|   2|    0|     8|   16|     1|          128|
    |buf_2d_in_5_U   |buf_2d_in_RAM_AUTO_1R1W     |        0|  32|   2|    0|     8|   16|     1|          128|
    |buf_2d_in_6_U   |buf_2d_in_RAM_AUTO_1R1W     |        0|  32|   2|    0|     8|   16|     1|          128|
    |buf_2d_in_7_U   |buf_2d_in_RAM_AUTO_1R1W     |        0|  32|   2|    0|     8|   16|     1|          128|
    |buf_2d_out_0_U  |buf_2d_out_0_RAM_AUTO_1R1W  |        0|  32|   2|    0|     8|   16|     1|          128|
    |buf_2d_out_1_U  |buf_2d_out_0_RAM_AUTO_1R1W  |        0|  32|   2|    0|     8|   16|     1|          128|
    |buf_2d_out_2_U  |buf_2d_out_0_RAM_AUTO_1R1W  |        0|  32|   2|    0|     8|   16|     1|          128|
    |buf_2d_out_3_U  |buf_2d_out_0_RAM_AUTO_1R1W  |        0|  32|   2|    0|     8|   16|     1|          128|
    |buf_2d_out_4_U  |buf_2d_out_0_RAM_AUTO_1R1W  |        0|  32|   2|    0|     8|   16|     1|          128|
    |buf_2d_out_5_U  |buf_2d_out_0_RAM_AUTO_1R1W  |        0|  32|   2|    0|     8|   16|     1|          128|
    |buf_2d_out_6_U  |buf_2d_out_0_RAM_AUTO_1R1W  |        0|  32|   2|    0|     8|   16|     1|          128|
    |buf_2d_out_7_U  |buf_2d_out_0_RAM_AUTO_1R1W  |        0|  32|   2|    0|     8|   16|     1|          128|
    +----------------+----------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total           |                            |        0| 512|  32|    0|   128|  256|    16|         2048|
    +----------------+----------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-----------------------+-----+-----------+-----+-----------+
    |          Name         | LUT | Input Size| Bits| Total Bits|
    +-----------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm              |  138|         30|    1|         30|
    |buf_2d_in_1_address0   |   14|          3|    3|          9|
    |buf_2d_in_1_ce0        |   14|          3|    1|          3|
    |buf_2d_in_1_ce1        |    9|          2|    1|          2|
    |buf_2d_in_1_we0        |    9|          2|    1|          2|
    |buf_2d_in_2_address0   |   14|          3|    3|          9|
    |buf_2d_in_2_ce0        |   14|          3|    1|          3|
    |buf_2d_in_2_ce1        |    9|          2|    1|          2|
    |buf_2d_in_2_we0        |    9|          2|    1|          2|
    |buf_2d_in_3_address0   |   14|          3|    3|          9|
    |buf_2d_in_3_ce0        |   14|          3|    1|          3|
    |buf_2d_in_3_ce1        |    9|          2|    1|          2|
    |buf_2d_in_3_we0        |    9|          2|    1|          2|
    |buf_2d_in_4_address0   |   14|          3|    3|          9|
    |buf_2d_in_4_ce0        |   14|          3|    1|          3|
    |buf_2d_in_4_ce1        |    9|          2|    1|          2|
    |buf_2d_in_4_we0        |    9|          2|    1|          2|
    |buf_2d_in_5_address0   |   14|          3|    3|          9|
    |buf_2d_in_5_ce0        |   14|          3|    1|          3|
    |buf_2d_in_5_ce1        |    9|          2|    1|          2|
    |buf_2d_in_5_we0        |    9|          2|    1|          2|
    |buf_2d_in_6_address0   |   14|          3|    3|          9|
    |buf_2d_in_6_ce0        |   14|          3|    1|          3|
    |buf_2d_in_6_ce1        |    9|          2|    1|          2|
    |buf_2d_in_6_we0        |    9|          2|    1|          2|
    |buf_2d_in_7_address0   |   14|          3|    3|          9|
    |buf_2d_in_7_ce0        |   14|          3|    1|          3|
    |buf_2d_in_7_ce1        |    9|          2|    1|          2|
    |buf_2d_in_7_we0        |    9|          2|    1|          2|
    |buf_2d_in_address0     |   14|          3|    3|          9|
    |buf_2d_in_ce0          |   14|          3|    1|          3|
    |buf_2d_in_ce1          |    9|          2|    1|          2|
    |buf_2d_in_we0          |    9|          2|    1|          2|
    |buf_2d_out_0_address0  |   14|          3|    3|          9|
    |buf_2d_out_0_ce0       |   14|          3|    1|          3|
    |buf_2d_out_0_ce1       |    9|          2|    1|          2|
    |buf_2d_out_0_we0       |    9|          2|    1|          2|
    |buf_2d_out_0_we1       |    9|          2|    1|          2|
    |buf_2d_out_1_address0  |   14|          3|    3|          9|
    |buf_2d_out_1_ce0       |   14|          3|    1|          3|
    |buf_2d_out_1_ce1       |    9|          2|    1|          2|
    |buf_2d_out_1_we0       |    9|          2|    1|          2|
    |buf_2d_out_1_we1       |    9|          2|    1|          2|
    |buf_2d_out_2_address0  |   14|          3|    3|          9|
    |buf_2d_out_2_ce0       |   14|          3|    1|          3|
    |buf_2d_out_2_ce1       |    9|          2|    1|          2|
    |buf_2d_out_2_we0       |    9|          2|    1|          2|
    |buf_2d_out_2_we1       |    9|          2|    1|          2|
    |buf_2d_out_3_address0  |   14|          3|    3|          9|
    |buf_2d_out_3_ce0       |   14|          3|    1|          3|
    |buf_2d_out_3_ce1       |    9|          2|    1|          2|
    |buf_2d_out_3_we0       |    9|          2|    1|          2|
    |buf_2d_out_3_we1       |    9|          2|    1|          2|
    |buf_2d_out_4_address0  |   14|          3|    3|          9|
    |buf_2d_out_4_ce0       |   14|          3|    1|          3|
    |buf_2d_out_4_ce1       |    9|          2|    1|          2|
    |buf_2d_out_4_we0       |    9|          2|    1|          2|
    |buf_2d_out_4_we1       |    9|          2|    1|          2|
    |buf_2d_out_5_address0  |   14|          3|    3|          9|
    |buf_2d_out_5_ce0       |   14|          3|    1|          3|
    |buf_2d_out_5_ce1       |    9|          2|    1|          2|
    |buf_2d_out_5_we0       |    9|          2|    1|          2|
    |buf_2d_out_5_we1       |    9|          2|    1|          2|
    |buf_2d_out_6_address0  |   14|          3|    3|          9|
    |buf_2d_out_6_ce0       |   14|          3|    1|          3|
    |buf_2d_out_6_ce1       |    9|          2|    1|          2|
    |buf_2d_out_6_we0       |    9|          2|    1|          2|
    |buf_2d_out_6_we1       |    9|          2|    1|          2|
    |buf_2d_out_7_address0  |   14|          3|    3|          9|
    |buf_2d_out_7_ce0       |   14|          3|    1|          3|
    |buf_2d_out_7_ce1       |    9|          2|    1|          2|
    |buf_2d_out_7_we0       |    9|          2|    1|          2|
    |buf_2d_out_7_we1       |    9|          2|    1|          2|
    +-----------------------+-----+-----------+-----+-----------+
    |Total                  |  946|        206|  105|        302|
    +-----------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------+----+----+-----+-----------+
    |                             Name                             | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                     |  29|   0|   29|          0|
    |grp_dct_2d_fu_114_ap_start_reg                                |   1|   0|    1|          0|
    |grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_92_ap_start_reg   |   1|   0|    1|          0|
    |grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_134_ap_start_reg  |   1|   0|    1|          0|
    +--------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                         |  32|   0|   32|          0|
    +--------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|           dct|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|           dct|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|           dct|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|           dct|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|           dct|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|           dct|  return value|
|input_r_address0   |  out|    6|   ap_memory|       input_r|         array|
|input_r_ce0        |  out|    1|   ap_memory|       input_r|         array|
|input_r_q0         |   in|   16|   ap_memory|       input_r|         array|
|output_r_address0  |  out|    6|   ap_memory|      output_r|         array|
|output_r_ce0       |  out|    1|   ap_memory|      output_r|         array|
|output_r_we0       |  out|    1|   ap_memory|      output_r|         array|
|output_r_d0        |  out|   16|   ap_memory|      output_r|         array|
+-------------------+-----+-----+------------+--------------+--------------+

