<!DOCTYPE html>
<html class="writer-html5" lang="en" >
<head>
  <meta charset="utf-8" /><meta name="generator" content="Docutils 0.18.1: http://docutils.sourceforge.net/" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>Custom instruction &mdash; VexiiRiscv  documentation</title>
      <link rel="stylesheet" href="../../_static/pygments.css" type="text/css" />
      <link rel="stylesheet" href="../../_static/css/theme.css" type="text/css" />
      <link rel="stylesheet" href="../../_static/copybutton.css" type="text/css" />
      <link rel="stylesheet" href="../../_static/theme_overrides.css" type="text/css" />
      <link rel="stylesheet" href="../../_static/gh-fork-ribbon.css" type="text/css" />
      <link rel="stylesheet" href="../../_static/vexiiriscv.css" type="text/css" />
    <link rel="shortcut icon" href="../../_static/logo3_32x32.png"/>
    <link rel="canonical" href="https://spinalhdl.github.io/VexiiRiscv-RTD/master/VexiiRiscv/Execute/custom.html" />
  <!--[if lt IE 9]>
    <script src="../../_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
        <script data-url_root="../../" id="documentation_options" src="../../_static/documentation_options.js"></script>
        <script src="../../_static/jquery.js"></script>
        <script src="../../_static/underscore.js"></script>
        <script src="../../_static/_sphinx_javascript_frameworks_compat.js"></script>
        <script src="../../_static/doctools.js"></script>
        <script src="../../_static/sphinx_highlight.js"></script>
        <script src="../../_static/clipboard.min.js"></script>
        <script src="../../_static/copybutton.js"></script>
        <script src="https://cdnjs.cloudflare.com/ajax/libs/wavedrom/2.6.8/skins/default.js"></script>
        <script src="https://cdnjs.cloudflare.com/ajax/libs/wavedrom/2.6.8/wavedrom.min.js"></script>
        <script src="../../_static/dialog.js"></script>
    <script src="../../_static/js/theme.js"></script>
    <link rel="index" title="Index" href="../../genindex.html" />
    <link rel="search" title="Search" href="../../search.html" />
    <link rel="next" title="Branch Prediction" href="../BranchPrediction/index.html" />
    <link rel="prev" title="Plugins" href="plugins.html" />
     
    <!-- source/_templates/layout.html -->
    
    
    

</head>

<body class="wy-body-for-nav">
     
    
    
    
    <div class="div-svg-github-corner github-corner-abs">
    <a href="https://github.com/SpinalHDL/VexiiRiscv-RTD/blob/master/source/VexiiRiscv/Execute/custom.rst" class="github-corner github-fork-ribbon" aria-label="Edit on GitHub" data-ribbon="Edit on GitHub" title="Edit on GitHub">
      <object id="svg-github-corner" data="../../_static/github-corner-right.svg" class="svg-github-corner github-corner-abs" width="80" height="80"></object>
    </a>
    </div>
    
    
    

  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >

          
          
          <a href="../../index.html" class="icon icon-home">
            VexiiRiscv
          </a>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" aria-label="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <ul class="current">
<li class="toctree-l1"><a class="reference internal" href="../Introduction/index.html">Introduction</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../Introduction/index.html#about-vexiiriscv">About VexiiRiscv</a></li>
<li class="toctree-l2"><a class="reference internal" href="../Introduction/index.html#navigating-the-code">Navigating the code</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../Framework/index.html">Framework</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../Framework/index.html#dependencies">Dependencies</a></li>
<li class="toctree-l2"><a class="reference internal" href="../Framework/index.html#scala-spinalhdl">Scala / SpinalHDL</a></li>
<li class="toctree-l2"><a class="reference internal" href="../Framework/index.html#plugin">Plugin</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../Framework/index.html#simple-all-in-one-example">Simple all-in-one example</a></li>
<li class="toctree-l3"><a class="reference internal" href="../Framework/index.html#negociation-example">Negociation example</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../Framework/index.html#database">Database</a></li>
<li class="toctree-l2"><a class="reference internal" href="../Framework/index.html#pipeline-api">Pipeline API</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../Fetch/index.html">Fetch</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../Fetch/index.html#fetchpipelineplugin">FetchPipelinePlugin</a></li>
<li class="toctree-l2"><a class="reference internal" href="../Fetch/index.html#pcplugin">PcPlugin</a></li>
<li class="toctree-l2"><a class="reference internal" href="../Fetch/index.html#fetchcachelessplugin">FetchCachelessPlugin</a></li>
<li class="toctree-l2"><a class="reference internal" href="../Fetch/index.html#btbplugin">BtbPlugin</a></li>
<li class="toctree-l2"><a class="reference internal" href="../Fetch/index.html#gshareplugin">GSharePlugin</a></li>
<li class="toctree-l2"><a class="reference internal" href="../Fetch/index.html#historyplugin">HistoryPlugin</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../Decode/index.html">Decode</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../Decode/index.html#decodepipelineplugin">DecodePipelinePlugin</a></li>
<li class="toctree-l2"><a class="reference internal" href="../Decode/index.html#alignerplugin">AlignerPlugin</a></li>
<li class="toctree-l2"><a class="reference internal" href="../Decode/index.html#decoderplugin">DecoderPlugin</a></li>
<li class="toctree-l2"><a class="reference internal" href="../Decode/index.html#decodepredictionplugin">DecodePredictionPlugin</a></li>
<li class="toctree-l2"><a class="reference internal" href="../Decode/index.html#dispatchplugin">DispatchPlugin</a></li>
</ul>
</li>
<li class="toctree-l1 current"><a class="reference internal" href="index.html">Execute</a><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="introduction.html">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="plugins.html">Plugins</a><ul>
<li class="toctree-l3"><a class="reference internal" href="plugins.html#infrastructures">infrastructures</a><ul>
<li class="toctree-l4"><a class="reference internal" href="plugins.html#executepipelineplugin">ExecutePipelinePlugin</a></li>
<li class="toctree-l4"><a class="reference internal" href="plugins.html#executelaneplugin">ExecuteLanePlugin</a></li>
<li class="toctree-l4"><a class="reference internal" href="plugins.html#regfileplugin">RegFilePlugin</a></li>
<li class="toctree-l4"><a class="reference internal" href="plugins.html#srcplugin">SrcPlugin</a></li>
<li class="toctree-l4"><a class="reference internal" href="plugins.html#rsunsignedplugin">RsUnsignedPlugin</a></li>
<li class="toctree-l4"><a class="reference internal" href="plugins.html#intformatplugin">IntFormatPlugin</a></li>
<li class="toctree-l4"><a class="reference internal" href="plugins.html#writebackplugin">WriteBackPlugin</a></li>
<li class="toctree-l4"><a class="reference internal" href="plugins.html#learnplugin">LearnPlugin</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="plugins.html#instructions">Instructions</a><ul>
<li class="toctree-l4"><a class="reference internal" href="plugins.html#intaluplugin">IntAluPlugin</a></li>
<li class="toctree-l4"><a class="reference internal" href="plugins.html#barrelshifterplugin">BarrelShifterPlugin</a></li>
<li class="toctree-l4"><a class="reference internal" href="plugins.html#branchplugin">BranchPlugin</a></li>
<li class="toctree-l4"><a class="reference internal" href="plugins.html#mulplugin">MulPlugin</a></li>
<li class="toctree-l4"><a class="reference internal" href="plugins.html#divplugin">DivPlugin</a></li>
<li class="toctree-l4"><a class="reference internal" href="plugins.html#lsucachelessplugin">LsuCachelessPlugin</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="plugins.html#special">Special</a><ul>
<li class="toctree-l4"><a class="reference internal" href="plugins.html#csraccessplugin">CsrAccessPlugin</a></li>
<li class="toctree-l4"><a class="reference internal" href="plugins.html#csrramplugin">CsrRamPlugin</a></li>
<li class="toctree-l4"><a class="reference internal" href="plugins.html#privilegedplugin">PrivilegedPlugin</a></li>
<li class="toctree-l4"><a class="reference internal" href="plugins.html#performancecounterplugin">PerformanceCounterPlugin</a></li>
<li class="toctree-l4"><a class="reference internal" href="plugins.html#envplugin">EnvPlugin</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l2 current"><a class="current reference internal" href="#">Custom instruction</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#simd-add">SIMD add</a><ul>
<li class="toctree-l4"><a class="reference internal" href="#plugin-implementation">Plugin implementation</a></li>
<li class="toctree-l4"><a class="reference internal" href="#vexiiriscv-generation">VexiiRiscv generation</a></li>
<li class="toctree-l4"><a class="reference internal" href="#software-test">Software test</a></li>
<li class="toctree-l4"><a class="reference internal" href="#simulation">Simulation</a></li>
<li class="toctree-l4"><a class="reference internal" href="#conclusion">Conclusion</a></li>
</ul>
</li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../BranchPrediction/index.html">Branch Prediction</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../BranchPrediction/index.html#btbplugin">BtbPlugin</a></li>
<li class="toctree-l2"><a class="reference internal" href="../BranchPrediction/index.html#gshareplugin">GSharePlugin</a></li>
<li class="toctree-l2"><a class="reference internal" href="../BranchPrediction/index.html#decodepredictionplugin">DecodePredictionPlugin</a></li>
<li class="toctree-l2"><a class="reference internal" href="../BranchPrediction/index.html#branchplugin">BranchPlugin</a></li>
<li class="toctree-l2"><a class="reference internal" href="../BranchPrediction/index.html#learnplugin">LearnPlugin</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../HowToUse/index.html">How to use</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../HowToUse/index.html#dependencies">Dependencies</a></li>
<li class="toctree-l2"><a class="reference internal" href="../HowToUse/index.html#repo-setup">Repo setup</a></li>
<li class="toctree-l2"><a class="reference internal" href="../HowToUse/index.html#generate-verilog">Generate verilog</a></li>
<li class="toctree-l2"><a class="reference internal" href="../HowToUse/index.html#run-a-simulation">Run a simulation</a></li>
</ul>
</li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../../index.html">VexiiRiscv</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="../../index.html" class="icon icon-home" aria-label="Home"></a></li>
          <li class="breadcrumb-item"><a href="index.html">Execute</a></li>
      <li class="breadcrumb-item active">Custom instruction</li>
      <li class="wy-breadcrumbs-aside">
              <a href="https://github.com/SpinalHDL/VexiiRiscv-RTD/blob/master/source/VexiiRiscv/Execute/custom.rst" class="fa fa-github"> Edit on GitHub</a>
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             <dialog id="doc-dialog-version" role="dialog" class="collapse-once" aria-modal="false" data-default-state="close" data-current-version="master" data-latest-version="master">
<p class="doc-version-warning-banner">
  <strong>
    
    You're reading an pre-release version of this documentation.<br/>
    For the latest stable release version, please have a look at <a href="custom.html">master</a>.
    
  </strong>
  <div>
    <form>
      <button formmethod="dialog" type="submit" class="doc-dialog-dismiss" aria-label="close">Dismiss</button>
    </form>
  </div>
</p>
</dialog>




  <section id="custom-instruction">
<h1>Custom instruction<a class="headerlink" href="#custom-instruction" title="Permalink to this heading"></a></h1>
<p>There are multiple ways you can add custom instructions into VexiiRiscv. The following chapter will provide some demo.</p>
<section id="simd-add">
<h2>SIMD add<a class="headerlink" href="#simd-add" title="Permalink to this heading"></a></h2>
<p>Let’s define a plugin which will implement a SIMD add (4x8bits adder), working on the integer register file.</p>
<p>The plugin will be based on the ExecutionUnitElementSimple which makes implementing ALU plugins simpler. Such a plugin can then be used to compose a given execution lane layer</p>
<p>For instance the Plugin configuration could be :</p>
<div class="highlight-scala notranslate"><div class="highlight"><pre><span></span><span class="n">plugins</span><span class="w"> </span><span class="o">+=</span><span class="w"> </span><span class="k">new</span><span class="w"> </span><span class="nc">SrcPlugin</span><span class="p">(</span><span class="n">early0</span><span class="p">,</span><span class="w"> </span><span class="n">executeAt</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mi">0</span><span class="p">,</span><span class="w"> </span><span class="n">relaxedRs</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">relaxedSrc</span><span class="p">)</span>
<span class="n">plugins</span><span class="w"> </span><span class="o">+=</span><span class="w"> </span><span class="k">new</span><span class="w"> </span><span class="nc">IntAluPlugin</span><span class="p">(</span><span class="n">early0</span><span class="p">,</span><span class="w"> </span><span class="n">formatAt</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mi">0</span><span class="p">)</span>
<span class="n">plugins</span><span class="w"> </span><span class="o">+=</span><span class="w"> </span><span class="k">new</span><span class="w"> </span><span class="nc">BarrelShifterPlugin</span><span class="p">(</span><span class="n">early0</span><span class="p">,</span><span class="w"> </span><span class="n">formatAt</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">relaxedShift</span><span class="p">.</span><span class="n">toInt</span><span class="p">)</span>
<span class="n">plugins</span><span class="w"> </span><span class="o">+=</span><span class="w"> </span><span class="k">new</span><span class="w"> </span><span class="nc">IntFormatPlugin</span><span class="p">(</span><span class="s">&quot;lane0&quot;</span><span class="p">)</span>
<span class="n">plugins</span><span class="w"> </span><span class="o">+=</span><span class="w"> </span><span class="k">new</span><span class="w"> </span><span class="nc">BranchPlugin</span><span class="p">(</span><span class="n">early0</span><span class="p">,</span><span class="w"> </span><span class="n">aluAt</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mi">0</span><span class="p">,</span><span class="w"> </span><span class="n">jumpAt</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">relaxedBranch</span><span class="p">.</span><span class="n">toInt</span><span class="p">,</span><span class="w"> </span><span class="n">wbAt</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mi">0</span><span class="p">)</span>
<span class="n">plugins</span><span class="w"> </span><span class="o">+=</span><span class="w"> </span><span class="k">new</span><span class="w"> </span><span class="nc">SimdAddPlugin</span><span class="p">(</span><span class="n">early0</span><span class="p">)</span><span class="w"> </span><span class="c1">// &lt;- We will implement this plugin</span>
</pre></div>
</div>
<section id="plugin-implementation">
<h3>Plugin implementation<a class="headerlink" href="#plugin-implementation" title="Permalink to this heading"></a></h3>
<p>Here is a example how this plugin could be implemented :</p>
<ul class="simple">
<li><p><a class="reference external" href="https://github.com/SpinalHDL/VexiiRiscv/blob/dev/src/main/scala/vexiiriscv/execute/SimdAddPlugin.scala">https://github.com/SpinalHDL/VexiiRiscv/blob/dev/src/main/scala/vexiiriscv/execute/SimdAddPlugin.scala</a></p></li>
</ul>
<div class="highlight-scala notranslate"><div class="highlight"><pre><span></span><span class="k">package</span><span class="w"> </span><span class="nn">vexiiriscv</span><span class="p">.</span><span class="n">execute</span>

<span class="k">import</span><span class="w"> </span><span class="nn">spinal</span><span class="p">.</span><span class="nn">core</span><span class="p">.</span><span class="n">_</span>
<span class="k">import</span><span class="w"> </span><span class="nn">spinal</span><span class="p">.</span><span class="nn">lib</span><span class="p">.</span><span class="n">_</span>
<span class="k">import</span><span class="w"> </span><span class="nn">spinal</span><span class="p">.</span><span class="nn">lib</span><span class="p">.</span><span class="nn">pipeline</span><span class="p">.</span><span class="nc">Stageable</span>
<span class="k">import</span><span class="w"> </span><span class="nn">vexiiriscv</span><span class="p">.</span><span class="nc">Generate</span><span class="p">.</span><span class="n">args</span>
<span class="k">import</span><span class="w"> </span><span class="nn">vexiiriscv</span><span class="p">.{</span><span class="nc">Global</span><span class="p">,</span><span class="w"> </span><span class="nc">ParamSimple</span><span class="p">,</span><span class="w"> </span><span class="nc">VexiiRiscv</span><span class="p">}</span>
<span class="k">import</span><span class="w"> </span><span class="nn">vexiiriscv</span><span class="p">.</span><span class="nn">compat</span><span class="p">.</span><span class="nc">MultiPortWritesSymplifier</span>
<span class="k">import</span><span class="w"> </span><span class="nn">vexiiriscv</span><span class="p">.</span><span class="nn">riscv</span><span class="p">.{</span><span class="nc">IntRegFile</span><span class="p">,</span><span class="w"> </span><span class="nc">RS1</span><span class="p">,</span><span class="w"> </span><span class="nc">RS2</span><span class="p">,</span><span class="w"> </span><span class="nc">Riscv</span><span class="p">}</span>

<span class="c1">//This plugin example will add a new instruction named SIMD_ADD which do the following :</span>
<span class="c1">//</span>
<span class="c1">//RD : Regfile Destination, RS : Regfile Source</span>
<span class="c1">//RD( 7 downto  0) = RS1( 7 downto  0) + RS2( 7 downto  0)</span>
<span class="c1">//RD(16 downto  8) = RS1(16 downto  8) + RS2(16 downto  8)</span>
<span class="c1">//RD(23 downto 16) = RS1(23 downto 16) + RS2(23 downto 16)</span>
<span class="c1">//RD(31 downto 24) = RS1(31 downto 24) + RS2(31 downto 24)</span>
<span class="c1">//</span>
<span class="c1">//Instruction encoding :</span>
<span class="c1">//0000000----------000-----0001011   &lt;- Custom0 func3=0 func7=0</span>
<span class="c1">//       |RS2||RS1|   |RD |</span>
<span class="c1">//</span>
<span class="c1">//Note :  RS1, RS2, RD positions follow the RISC-V spec and are common for all instruction of the ISA</span>


<span class="k">object</span><span class="w"> </span><span class="nc">SimdAddPlugin</span><span class="p">{</span>
<span class="w">  </span><span class="c1">//Define the instruction type and encoding that we wll use</span>
<span class="w">  </span><span class="kd">val</span><span class="w"> </span><span class="nc">ADD4</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nc">IntRegFile</span><span class="p">.</span><span class="nc">TypeR</span><span class="p">(</span><span class="nc">M</span><span class="s">&quot;0000000----------000-----0001011&quot;</span><span class="p">)</span>
<span class="p">}</span>

<span class="c1">//ExecutionUnitElementSimple is a plugin base class which will integrate itself in a execute lane layer</span>
<span class="c1">//It provide quite a few utilities to ease the implementation of custom instruction.</span>
<span class="c1">//Here we will implement a plugin which provide SIMD add on the register file.</span>
<span class="k">class</span><span class="w"> </span><span class="nc">SimdAddPlugin</span><span class="p">(</span><span class="kd">val</span><span class="w"> </span><span class="n">layer</span><span class="w"> </span><span class="p">:</span><span class="w"> </span><span class="nc">LaneLayer</span><span class="p">)</span><span class="w"> </span><span class="k">extends</span><span class="w"> </span><span class="nc">ExecutionUnitElementSimple</span><span class="p">(</span><span class="n">layer</span><span class="p">)</span><span class="w">  </span><span class="p">{</span>

<span class="w">  </span><span class="c1">//Here we create an elaboration thread. The Logic class is provided by ExecutionUnitElementSimple to provide functionalities</span>
<span class="w">  </span><span class="kd">val</span><span class="w"> </span><span class="n">logic</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">during</span><span class="w"> </span><span class="n">setup</span><span class="w"> </span><span class="k">new</span><span class="w"> </span><span class="nc">Logic</span><span class="w"> </span><span class="p">{</span>
<span class="w">    </span><span class="c1">//Here we could have lock the elaboration of some other plugins (ex CSR), but here we don&#39;t need any of that</span>
<span class="w">    </span><span class="c1">//as all is already sorted out in the Logic base class.</span>
<span class="w">    </span><span class="c1">//So we just wait for the build phase</span>
<span class="w">    </span><span class="n">awaitBuild</span><span class="p">()</span>

<span class="w">    </span><span class="c1">//Let&#39;s assume we only support RV32 for now</span>
<span class="w">    </span><span class="n">assert</span><span class="p">(</span><span class="nc">Riscv</span><span class="p">.</span><span class="nc">XLEN</span><span class="p">.</span><span class="n">get</span><span class="w"> </span><span class="o">==</span><span class="w"> </span><span class="mi">32</span><span class="p">)</span>

<span class="w">    </span><span class="c1">//Let&#39;s get the hardware interface that we will use to provide the result of our custom instruction</span>
<span class="w">    </span><span class="kd">val</span><span class="w"> </span><span class="n">wb</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">newWriteback</span><span class="p">(</span><span class="n">ifp</span><span class="p">,</span><span class="w"> </span><span class="mi">0</span><span class="p">)</span>

<span class="w">    </span><span class="c1">//Specify that the current plugin will implement the ADD4 instruction</span>
<span class="w">    </span><span class="kd">val</span><span class="w"> </span><span class="n">add4</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">add</span><span class="p">(</span><span class="nc">SimdAddPlugin</span><span class="p">.</span><span class="nc">ADD4</span><span class="p">).</span><span class="n">spec</span>

<span class="w">    </span><span class="c1">//We need to specify on which stage we start using the register file values</span>
<span class="w">    </span><span class="n">add4</span><span class="p">.</span><span class="n">addRsSpec</span><span class="p">(</span><span class="nc">RS1</span><span class="p">,</span><span class="w"> </span><span class="n">executeAt</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mi">0</span><span class="p">)</span>
<span class="w">    </span><span class="n">add4</span><span class="p">.</span><span class="n">addRsSpec</span><span class="p">(</span><span class="nc">RS2</span><span class="p">,</span><span class="w"> </span><span class="n">executeAt</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mi">0</span><span class="p">)</span>

<span class="w">    </span><span class="c1">//Now that we are done specifying everything about the instructions, we can release the Logic.uopRetainer</span>
<span class="w">    </span><span class="c1">//This will allow a few other plugins to continue their elaboration (ex : decoder, dispatcher, ...)</span>
<span class="w">    </span><span class="n">uopRetainer</span><span class="p">.</span><span class="n">release</span><span class="p">()</span>

<span class="w">    </span><span class="c1">//Let&#39;s define some logic in the execute lane [0]</span>
<span class="w">    </span><span class="kd">val</span><span class="w"> </span><span class="n">process</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="k">new</span><span class="w"> </span><span class="n">el</span><span class="p">.</span><span class="nc">Execute</span><span class="p">(</span><span class="n">id</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mi">0</span><span class="p">)</span><span class="w"> </span><span class="p">{</span>
<span class="w">      </span><span class="c1">//Get the RISC-V RS1/RS2 values from the register file</span>
<span class="w">      </span><span class="kd">val</span><span class="w"> </span><span class="n">rs1</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">el</span><span class="p">(</span><span class="nc">IntRegFile</span><span class="p">,</span><span class="w"> </span><span class="nc">RS1</span><span class="p">).</span><span class="n">asUInt</span>
<span class="w">      </span><span class="kd">val</span><span class="w"> </span><span class="n">rs2</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">el</span><span class="p">(</span><span class="nc">IntRegFile</span><span class="p">,</span><span class="w"> </span><span class="nc">RS2</span><span class="p">).</span><span class="n">asUInt</span>

<span class="w">      </span><span class="c1">//Do some computation</span>
<span class="w">      </span><span class="kd">val</span><span class="w"> </span><span class="n">rd</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nc">UInt</span><span class="p">(</span><span class="mi">32</span><span class="w"> </span><span class="n">bits</span><span class="p">)</span>
<span class="w">      </span><span class="n">rd</span><span class="p">(</span><span class="w"> </span><span class="mi">7</span><span class="w"> </span><span class="n">downto</span><span class="w">  </span><span class="mi">0</span><span class="p">)</span><span class="w"> </span><span class="o">:=</span><span class="w"> </span><span class="n">rs1</span><span class="p">(</span><span class="w"> </span><span class="mi">7</span><span class="w"> </span><span class="n">downto</span><span class="w">  </span><span class="mi">0</span><span class="p">)</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="n">rs2</span><span class="p">(</span><span class="w"> </span><span class="mi">7</span><span class="w"> </span><span class="n">downto</span><span class="w">  </span><span class="mi">0</span><span class="p">)</span>
<span class="w">      </span><span class="n">rd</span><span class="p">(</span><span class="mi">16</span><span class="w"> </span><span class="n">downto</span><span class="w">  </span><span class="mi">8</span><span class="p">)</span><span class="w"> </span><span class="o">:=</span><span class="w"> </span><span class="n">rs1</span><span class="p">(</span><span class="mi">16</span><span class="w"> </span><span class="n">downto</span><span class="w">  </span><span class="mi">8</span><span class="p">)</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="n">rs2</span><span class="p">(</span><span class="mi">16</span><span class="w"> </span><span class="n">downto</span><span class="w">  </span><span class="mi">8</span><span class="p">)</span>
<span class="w">      </span><span class="n">rd</span><span class="p">(</span><span class="mi">23</span><span class="w"> </span><span class="n">downto</span><span class="w"> </span><span class="mi">16</span><span class="p">)</span><span class="w"> </span><span class="o">:=</span><span class="w"> </span><span class="n">rs1</span><span class="p">(</span><span class="mi">23</span><span class="w"> </span><span class="n">downto</span><span class="w"> </span><span class="mi">16</span><span class="p">)</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="n">rs2</span><span class="p">(</span><span class="mi">23</span><span class="w"> </span><span class="n">downto</span><span class="w"> </span><span class="mi">16</span><span class="p">)</span>
<span class="w">      </span><span class="n">rd</span><span class="p">(</span><span class="mi">31</span><span class="w"> </span><span class="n">downto</span><span class="w"> </span><span class="mi">24</span><span class="p">)</span><span class="w"> </span><span class="o">:=</span><span class="w"> </span><span class="n">rs1</span><span class="p">(</span><span class="mi">31</span><span class="w"> </span><span class="n">downto</span><span class="w"> </span><span class="mi">24</span><span class="p">)</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="n">rs2</span><span class="p">(</span><span class="mi">31</span><span class="w"> </span><span class="n">downto</span><span class="w"> </span><span class="mi">24</span><span class="p">)</span>

<span class="w">      </span><span class="c1">//Provide the computation value for the writeback</span>
<span class="w">      </span><span class="n">wb</span><span class="p">.</span><span class="n">valid</span><span class="w"> </span><span class="o">:=</span><span class="w"> </span><span class="nc">SEL</span>
<span class="w">      </span><span class="n">wb</span><span class="p">.</span><span class="n">payload</span><span class="w"> </span><span class="o">:=</span><span class="w"> </span><span class="n">rd</span><span class="p">.</span><span class="n">asBits</span>
<span class="w">    </span><span class="p">}</span>
<span class="w">  </span><span class="p">}</span>
<span class="p">}</span>
</pre></div>
</div>
</section>
<section id="vexiiriscv-generation">
<h3>VexiiRiscv generation<a class="headerlink" href="#vexiiriscv-generation" title="Permalink to this heading"></a></h3>
<p>Then, to generate a VexiiRiscv with this new plugin, we could run the following App :</p>
<ul class="simple">
<li><p>Bottom of <a class="reference external" href="https://github.com/SpinalHDL/VexiiRiscv/blob/dev/src/main/scala/vexiiriscv/execute/SimdAddPlugin.scala">https://github.com/SpinalHDL/VexiiRiscv/blob/dev/src/main/scala/vexiiriscv/execute/SimdAddPlugin.scala</a></p></li>
</ul>
<div class="highlight-scala notranslate"><div class="highlight"><pre><span></span><span class="k">object</span><span class="w"> </span><span class="nc">VexiiSimdAddGen</span><span class="w"> </span><span class="k">extends</span><span class="w"> </span><span class="nc">App</span><span class="w"> </span><span class="p">{</span>
<span class="w">  </span><span class="kd">val</span><span class="w"> </span><span class="n">param</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="k">new</span><span class="w"> </span><span class="nc">ParamSimple</span><span class="p">()</span>
<span class="w">  </span><span class="kd">val</span><span class="w"> </span><span class="n">sc</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nc">SpinalConfig</span><span class="p">()</span>

<span class="w">  </span><span class="n">assert</span><span class="p">(</span><span class="k">new</span><span class="w"> </span><span class="n">scopt</span><span class="p">.</span><span class="nc">OptionParser</span><span class="p">[</span><span class="nc">Unit</span><span class="p">](</span><span class="s">&quot;VexiiRiscv&quot;</span><span class="p">)</span><span class="w"> </span><span class="p">{</span>
<span class="w">    </span><span class="n">help</span><span class="p">(</span><span class="s">&quot;help&quot;</span><span class="p">).</span><span class="n">text</span><span class="p">(</span><span class="s">&quot;prints this usage text&quot;</span><span class="p">)</span>
<span class="w">    </span><span class="n">param</span><span class="p">.</span><span class="n">addOptions</span><span class="p">(</span><span class="bp">this</span><span class="p">)</span>
<span class="w">  </span><span class="p">}.</span><span class="n">parse</span><span class="p">(</span><span class="n">args</span><span class="p">,</span><span class="w"> </span><span class="nc">Unit</span><span class="p">).</span><span class="n">nonEmpty</span><span class="p">)</span>

<span class="w">  </span><span class="n">sc</span><span class="p">.</span><span class="n">addTransformationPhase</span><span class="p">(</span><span class="k">new</span><span class="w"> </span><span class="nc">MultiPortWritesSymplifier</span><span class="p">)</span>
<span class="w">  </span><span class="kd">val</span><span class="w"> </span><span class="n">report</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">sc</span><span class="p">.</span><span class="n">generateVerilog</span><span class="w"> </span><span class="p">{</span>
<span class="w">    </span><span class="kd">val</span><span class="w"> </span><span class="n">pa</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">param</span><span class="p">.</span><span class="n">pluginsArea</span><span class="p">()</span>
<span class="w">    </span><span class="n">pa</span><span class="p">.</span><span class="n">plugins</span><span class="w"> </span><span class="o">+=</span><span class="w"> </span><span class="k">new</span><span class="w"> </span><span class="nc">SimdAddPlugin</span><span class="p">(</span><span class="n">pa</span><span class="p">.</span><span class="n">early0</span><span class="p">)</span>
<span class="w">    </span><span class="nc">VexiiRiscv</span><span class="p">(</span><span class="n">pa</span><span class="p">.</span><span class="n">plugins</span><span class="p">)</span>
<span class="w">  </span><span class="p">}</span>
<span class="p">}</span>
</pre></div>
</div>
<p>To run this App, you can go to the NaxRiscv directory and run :</p>
<div class="highlight-shell notranslate"><div class="highlight"><pre><span></span>sbt<span class="w"> </span><span class="s2">&quot;runMain vexiiriscv.execute.VexiiSimdAddGen&quot;</span>
</pre></div>
</div>
</section>
<section id="software-test">
<h3>Software test<a class="headerlink" href="#software-test" title="Permalink to this heading"></a></h3>
<p>Then let’s write some assembly test code : (<a class="reference external" href="https://github.com/SpinalHDL/NaxSoftware/tree/849679c70b238ceee021bdfd18eb2e9809e7bdd0/baremetal/simdAdd">https://github.com/SpinalHDL/NaxSoftware/tree/849679c70b238ceee021bdfd18eb2e9809e7bdd0/baremetal/simdAdd</a>)</p>
<div class="highlight-shell notranslate"><div class="highlight"><pre><span></span>.globl<span class="w"> </span>_start
_start:

<span class="c1">#include &quot;../../driver/riscv_asm.h&quot;</span>
<span class="c1">#include &quot;../../driver/sim_asm.h&quot;</span>
<span class="c1">#include &quot;../../driver/custom_asm.h&quot;</span>

<span class="w">    </span>//Test<span class="w"> </span><span class="m">1</span>
<span class="w">    </span>li<span class="w"> </span>x1,<span class="w"> </span>0x01234567
<span class="w">    </span>li<span class="w"> </span>x2,<span class="w"> </span>0x01FF01FF
<span class="w">    </span>opcode_R<span class="o">(</span>CUSTOM0,<span class="w"> </span>0x0,<span class="w"> </span>0x00,<span class="w"> </span>x3,<span class="w"> </span>x1,<span class="w"> </span>x2<span class="o">)</span><span class="w"> </span>//x3<span class="w"> </span><span class="o">=</span><span class="w"> </span>ADD4<span class="o">(</span>x1,<span class="w"> </span>x2<span class="o">)</span>

<span class="w">    </span>//Print<span class="w"> </span>result<span class="w"> </span>value
<span class="w">    </span>li<span class="w"> </span>x4,<span class="w"> </span>PUT_HEX
<span class="w">    </span>sw<span class="w"> </span>x3,<span class="w"> </span><span class="m">0</span><span class="o">(</span>x4<span class="o">)</span>

<span class="w">    </span>//Check<span class="w"> </span>result
<span class="w">    </span>li<span class="w"> </span>x5,<span class="w"> </span>0x02224666
<span class="w">    </span>bne<span class="w"> </span>x3,<span class="w"> </span>x5,<span class="w"> </span>fail

<span class="w">    </span>j<span class="w"> </span>pass

pass:
<span class="w">    </span>j<span class="w"> </span>pass
fail:
<span class="w">    </span>j<span class="w"> </span>fail
</pre></div>
</div>
<p>Compile it with</p>
<div class="highlight-shell notranslate"><div class="highlight"><pre><span></span>make<span class="w"> </span>clean<span class="w"> </span>rv32im
</pre></div>
</div>
</section>
<section id="simulation">
<h3>Simulation<a class="headerlink" href="#simulation" title="Permalink to this heading"></a></h3>
<p>You could run a simulation using this testbench :</p>
<ul class="simple">
<li><p>Bottom of <a class="reference external" href="https://github.com/SpinalHDL/VexiiRiscv/blob/dev/src/main/scala/vexiiriscv/execute/SimdAddPlugin.scala">https://github.com/SpinalHDL/VexiiRiscv/blob/dev/src/main/scala/vexiiriscv/execute/SimdAddPlugin.scala</a></p></li>
</ul>
<div class="highlight-scala notranslate"><div class="highlight"><pre><span></span><span class="k">object</span><span class="w"> </span><span class="nc">VexiiSimdAddSim</span><span class="w"> </span><span class="k">extends</span><span class="w"> </span><span class="nc">App</span><span class="p">{</span>
<span class="w">  </span><span class="kd">val</span><span class="w"> </span><span class="n">param</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="k">new</span><span class="w"> </span><span class="nc">ParamSimple</span><span class="p">()</span>
<span class="w">  </span><span class="kd">val</span><span class="w"> </span><span class="n">testOpt</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="k">new</span><span class="w"> </span><span class="nc">TestOptions</span><span class="p">()</span>

<span class="w">  </span><span class="kd">val</span><span class="w"> </span><span class="n">genConfig</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nc">SpinalConfig</span><span class="p">()</span>
<span class="w">  </span><span class="n">genConfig</span><span class="p">.</span><span class="n">includeSimulation</span>

<span class="w">  </span><span class="kd">val</span><span class="w"> </span><span class="n">simConfig</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="nc">SpinalSimConfig</span><span class="p">()</span>
<span class="w">  </span><span class="n">simConfig</span><span class="p">.</span><span class="n">withFstWave</span>
<span class="w">  </span><span class="n">simConfig</span><span class="p">.</span><span class="n">withTestFolder</span>
<span class="w">  </span><span class="n">simConfig</span><span class="p">.</span><span class="n">withConfig</span><span class="p">(</span><span class="n">genConfig</span><span class="p">)</span>

<span class="w">  </span><span class="n">assert</span><span class="p">(</span><span class="k">new</span><span class="w"> </span><span class="n">scopt</span><span class="p">.</span><span class="nc">OptionParser</span><span class="p">[</span><span class="nc">Unit</span><span class="p">](</span><span class="s">&quot;VexiiRiscv&quot;</span><span class="p">)</span><span class="w"> </span><span class="p">{</span>
<span class="w">    </span><span class="n">help</span><span class="p">(</span><span class="s">&quot;help&quot;</span><span class="p">).</span><span class="n">text</span><span class="p">(</span><span class="s">&quot;prints this usage text&quot;</span><span class="p">)</span>
<span class="w">    </span><span class="n">testOpt</span><span class="p">.</span><span class="n">addOptions</span><span class="p">(</span><span class="bp">this</span><span class="p">)</span>
<span class="w">    </span><span class="n">param</span><span class="p">.</span><span class="n">addOptions</span><span class="p">(</span><span class="bp">this</span><span class="p">)</span>
<span class="w">  </span><span class="p">}.</span><span class="n">parse</span><span class="p">(</span><span class="n">args</span><span class="p">,</span><span class="w"> </span><span class="nc">Unit</span><span class="p">).</span><span class="n">nonEmpty</span><span class="p">)</span>

<span class="w">  </span><span class="n">println</span><span class="p">(</span><span class="s">s&quot;With Vexiiriscv parm :\n - </span><span class="si">${</span><span class="n">param</span><span class="p">.</span><span class="n">getName</span><span class="p">()</span><span class="si">}</span><span class="s">&quot;</span><span class="p">)</span>
<span class="w">  </span><span class="kd">val</span><span class="w"> </span><span class="n">compiled</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">simConfig</span><span class="p">.</span><span class="n">compile</span><span class="w"> </span><span class="p">{</span>
<span class="w">    </span><span class="kd">val</span><span class="w"> </span><span class="n">pa</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">param</span><span class="p">.</span><span class="n">pluginsArea</span><span class="p">()</span>
<span class="w">    </span><span class="n">pa</span><span class="p">.</span><span class="n">plugins</span><span class="w"> </span><span class="o">+=</span><span class="w"> </span><span class="k">new</span><span class="w"> </span><span class="nc">SimdAddPlugin</span><span class="p">(</span><span class="n">pa</span><span class="p">.</span><span class="n">early0</span><span class="p">)</span>
<span class="w">    </span><span class="nc">VexiiRiscv</span><span class="p">(</span><span class="n">pa</span><span class="p">.</span><span class="n">plugins</span><span class="p">)</span>
<span class="w">  </span><span class="p">}</span>
<span class="w">  </span><span class="n">testOpt</span><span class="p">.</span><span class="n">test</span><span class="p">(</span><span class="n">compiled</span><span class="p">)</span>
<span class="p">}</span>
</pre></div>
</div>
<p>Which can be run with :</p>
<div class="highlight-shell notranslate"><div class="highlight"><pre><span></span>sbt<span class="w"> </span><span class="s2">&quot;runMain vexiiriscv.execute.VexiiSimdAddSim --load-elf ext/NaxSoftware/baremetal/simdAdd/build/rv32ima/simdAdd.elf --trace-all --no-rvls-check&quot;</span>
</pre></div>
</div>
<p>Which will output the value 02224666 in the shell and show traces in simWorkspace/VexiiRiscv/test :D</p>
<p>Note that –no-rvls-check is required as spike do not implement that custom simdAdd.</p>
</section>
<section id="conclusion">
<h3>Conclusion<a class="headerlink" href="#conclusion" title="Permalink to this heading"></a></h3>
<p>So overall this example didn’t introduce how to specify some additional decoding, nor how to define multi-cycle ALU. (TODO).
But you can take a look in the IntAluPlugin, ShiftPlugin, DivPlugin, MulPlugin and BranchPlugin which are doing those things using the same ExecutionUnitElementSimple base class.</p>
</section>
</section>
</section>

    <script type="text/javascript">
        function init() {
            WaveDrom.ProcessAll();
        }
        window.onload = init;
    </script>


           </div>
          </div>
          <footer><div class="rst-footer-buttons" role="navigation" aria-label="Footer">
        <a href="plugins.html" class="btn btn-neutral float-left" title="Plugins" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> Previous</a>
        <a href="../BranchPrediction/index.html" class="btn btn-neutral float-right" title="Branch Prediction" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right" aria-hidden="true"></span></a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright 2023 - 2024, VexiiRiscv.</p>
  </div>

  Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    provided by <a href="https://readthedocs.org">Read the Docs</a>.
  
     
    <!-- source/_templates/footer.html -->
    
    <div class="doc-footer-current-version"><p>
    Version: master git~e6be50f 2024-01-22
    </p></div>
    


</footer>
        </div>
      </div>
    </section>
  </div>
  
<div class="rst-versions" data-toggle="rst-versions" role="note" aria-label="versions">
  <span class="rst-current-version" data-toggle="rst-current-version">
    <span class="fa fa-book"> Other Versions</span>
    v: master
    <span class="fa fa-caret-down"></span>
  </span>
  <div class="rst-other-versions">
    <dl>
       <dt>Languages</dt>
       <dd class="rtd-current-item">
         <a href="#">en</a>
       </dd>
    </dl>
    <dl>
      <dt>Branches</dt>
      <dd><a href="custom.html">master</a></dd>
    </dl>
    <dl>
      <dt>Downloads</dt>
      <dd><a href="../../artefacts/VexiiRiscv_docs-master.">HTML</a></dd>
      <dd><a href="../../artefacts/VexiiRiscv_docs-master-SingleHTML.zip">SingleHTML</a></dd>
      <dd><a href="../../artefacts/VexiiRiscv_docs-master.pdf">PDF</a></dd>
    </dl>
  </div>
</div><script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>