// Seed: 2121093694
module module_0 (
    input tri1  id_0,
    input tri0  id_1,
    input wire  id_2,
    input uwire id_3,
    input tri0  id_4,
    input tri1  id_5,
    input tri   id_6
);
endmodule
module module_1 (
    input wand id_0,
    input supply0 id_1,
    input wor id_2,
    input tri id_3,
    input logic id_4
);
  assign id_6 = id_4;
  assign id_6 = 1'b0 || 1;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_2,
      id_1,
      id_0,
      id_3,
      id_3
  );
  assign modCall_1.type_9 = 0;
  always @(posedge id_3 or negedge 1)
    if (1) $display(id_1, id_3);
    else id_6 <= id_4;
endmodule
