{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1423856493082 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Full Version " "Version 14.0.0 Build 200 06/17/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1423856493084 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 13 13:41:32 2015 " "Processing started: Fri Feb 13 13:41:32 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1423856493084 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1423856493084 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off carry_lookahead -c carry_lookahead " "Command: quartus_map --read_settings_files=on --write_settings_files=off carry_lookahead -c carry_lookahead" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1423856493084 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1423856493424 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "U:/Carry-Lookahead/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1423856493474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "U:/Carry-Lookahead/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423856493476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423856493476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.sv" "" { Text "U:/Carry-Lookahead/full_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423856493487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423856493487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.sv 1 1 " "Found 1 design units, including 1 entities, in source file control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.sv" "" { Text "U:/Carry-Lookahead/control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423856493497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423856493497 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "reg_17.sv(7) " "Verilog HDL information at reg_17.sv(7): always construct contains both blocking and non-blocking assignments" {  } { { "reg_17.sv" "" { Text "U:/Carry-Lookahead/reg_17.sv" 7 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1423856493509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_17.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg_17.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_17 " "Found entity 1: reg_17" {  } { { "reg_17.sv" "" { Text "U:/Carry-Lookahead/reg_17.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423856493510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423856493510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carry_lookahead.sv 1 1 " "Found 1 design units, including 1 entities, in source file carry_lookahead.sv" { { "Info" "ISGN_ENTITY_NAME" "1 carry_lookahead " "Found entity 1: carry_lookahead" {  } { { "carry_lookahead.sv" "" { Text "U:/Carry-Lookahead/carry_lookahead.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423856493528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423856493528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lookahead4.sv 1 1 " "Found 1 design units, including 1 entities, in source file lookahead4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lookahead4 " "Found entity 1: lookahead4" {  } { { "lookahead4.sv" "" { Text "U:/Carry-Lookahead/lookahead4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1423856493541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1423856493541 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "carry_lookahead " "Elaborating entity \"carry_lookahead\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1423856493605 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "nR\[16..5\] 0 carry_lookahead.sv(20) " "Net \"nR\[16..5\]\" at carry_lookahead.sv(20) has no driver or initial value, using a default initial value '0'" {  } { { "carry_lookahead.sv" "" { Text "U:/Carry-Lookahead/carry_lookahead.sv" 20 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1423856493607 "|carry_lookahead"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_17 reg_17:Reg " "Elaborating entity \"reg_17\" for hierarchy \"reg_17:Reg\"" {  } { { "carry_lookahead.sv" "Reg" { Text "U:/Carry-Lookahead/carry_lookahead.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423856493646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lookahead4 lookahead4:CLA " "Elaborating entity \"lookahead4\" for hierarchy \"lookahead4:CLA\"" {  } { { "carry_lookahead.sv" "CLA" { Text "U:/Carry-Lookahead/carry_lookahead.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423856493652 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "c_out lookahead4.sv(2) " "Output port \"c_out\" at lookahead4.sv(2) has no driver" {  } { { "lookahead4.sv" "" { Text "U:/Carry-Lookahead/lookahead4.sv" 2 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1423856493658 "|carry_lookahead|lookahead4:CLA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder lookahead4:CLA\|full_adder:FA0 " "Elaborating entity \"full_adder\" for hierarchy \"lookahead4:CLA\|full_adder:FA0\"" {  } { { "lookahead4.sv" "FA0" { Text "U:/Carry-Lookahead/lookahead4.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423856493659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:Ctrl " "Elaborating entity \"control\" for hierarchy \"control:Ctrl\"" {  } { { "carry_lookahead.sv" "Ctrl" { Text "U:/Carry-Lookahead/carry_lookahead.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423856493666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:HexA0 " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:HexA0\"" {  } { { "carry_lookahead.sv" "HexA0" { Text "U:/Carry-Lookahead/carry_lookahead.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1423856493671 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1423856494272 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_17:Reg\|Data_Out\[0\] reg_17:Reg\|Data_Out\[0\]~_emulated reg_17:Reg\|Data_Out\[0\]~1 " "Register \"reg_17:Reg\|Data_Out\[0\]\" is converted into an equivalent circuit using register \"reg_17:Reg\|Data_Out\[0\]~_emulated\" and latch \"reg_17:Reg\|Data_Out\[0\]~1\"" {  } { { "reg_17.sv" "" { Text "U:/Carry-Lookahead/reg_17.sv" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1423856494295 "|carry_lookahead|reg_17:Reg|Data_Out[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_17:Reg\|Data_Out\[1\] reg_17:Reg\|Data_Out\[1\]~_emulated reg_17:Reg\|Data_Out\[1\]~6 " "Register \"reg_17:Reg\|Data_Out\[1\]\" is converted into an equivalent circuit using register \"reg_17:Reg\|Data_Out\[1\]~_emulated\" and latch \"reg_17:Reg\|Data_Out\[1\]~6\"" {  } { { "reg_17.sv" "" { Text "U:/Carry-Lookahead/reg_17.sv" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1423856494295 "|carry_lookahead|reg_17:Reg|Data_Out[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_17:Reg\|Data_Out\[2\] reg_17:Reg\|Data_Out\[2\]~_emulated reg_17:Reg\|Data_Out\[2\]~11 " "Register \"reg_17:Reg\|Data_Out\[2\]\" is converted into an equivalent circuit using register \"reg_17:Reg\|Data_Out\[2\]~_emulated\" and latch \"reg_17:Reg\|Data_Out\[2\]~11\"" {  } { { "reg_17.sv" "" { Text "U:/Carry-Lookahead/reg_17.sv" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1423856494295 "|carry_lookahead|reg_17:Reg|Data_Out[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_17:Reg\|Data_Out\[3\] reg_17:Reg\|Data_Out\[3\]~_emulated reg_17:Reg\|Data_Out\[3\]~16 " "Register \"reg_17:Reg\|Data_Out\[3\]\" is converted into an equivalent circuit using register \"reg_17:Reg\|Data_Out\[3\]~_emulated\" and latch \"reg_17:Reg\|Data_Out\[3\]~16\"" {  } { { "reg_17.sv" "" { Text "U:/Carry-Lookahead/reg_17.sv" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1423856494295 "|carry_lookahead|reg_17:Reg|Data_Out[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_17:Reg\|Data_Out\[4\] reg_17:Reg\|Data_Out\[4\]~_emulated reg_17:Reg\|Data_Out\[4\]~21 " "Register \"reg_17:Reg\|Data_Out\[4\]\" is converted into an equivalent circuit using register \"reg_17:Reg\|Data_Out\[4\]~_emulated\" and latch \"reg_17:Reg\|Data_Out\[4\]~21\"" {  } { { "reg_17.sv" "" { Text "U:/Carry-Lookahead/reg_17.sv" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1423856494295 "|carry_lookahead|reg_17:Reg|Data_Out[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_17:Reg\|Data_Out\[5\] reg_17:Reg\|Data_Out\[5\]~_emulated reg_17:Reg\|Data_Out\[5\]~26 " "Register \"reg_17:Reg\|Data_Out\[5\]\" is converted into an equivalent circuit using register \"reg_17:Reg\|Data_Out\[5\]~_emulated\" and latch \"reg_17:Reg\|Data_Out\[5\]~26\"" {  } { { "reg_17.sv" "" { Text "U:/Carry-Lookahead/reg_17.sv" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1423856494295 "|carry_lookahead|reg_17:Reg|Data_Out[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_17:Reg\|Data_Out\[6\] reg_17:Reg\|Data_Out\[6\]~_emulated reg_17:Reg\|Data_Out\[6\]~31 " "Register \"reg_17:Reg\|Data_Out\[6\]\" is converted into an equivalent circuit using register \"reg_17:Reg\|Data_Out\[6\]~_emulated\" and latch \"reg_17:Reg\|Data_Out\[6\]~31\"" {  } { { "reg_17.sv" "" { Text "U:/Carry-Lookahead/reg_17.sv" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1423856494295 "|carry_lookahead|reg_17:Reg|Data_Out[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_17:Reg\|Data_Out\[7\] reg_17:Reg\|Data_Out\[7\]~_emulated reg_17:Reg\|Data_Out\[7\]~36 " "Register \"reg_17:Reg\|Data_Out\[7\]\" is converted into an equivalent circuit using register \"reg_17:Reg\|Data_Out\[7\]~_emulated\" and latch \"reg_17:Reg\|Data_Out\[7\]~36\"" {  } { { "reg_17.sv" "" { Text "U:/Carry-Lookahead/reg_17.sv" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1423856494295 "|carry_lookahead|reg_17:Reg|Data_Out[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_17:Reg\|Data_Out\[8\] reg_17:Reg\|Data_Out\[8\]~_emulated reg_17:Reg\|Data_Out\[8\]~41 " "Register \"reg_17:Reg\|Data_Out\[8\]\" is converted into an equivalent circuit using register \"reg_17:Reg\|Data_Out\[8\]~_emulated\" and latch \"reg_17:Reg\|Data_Out\[8\]~41\"" {  } { { "reg_17.sv" "" { Text "U:/Carry-Lookahead/reg_17.sv" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1423856494295 "|carry_lookahead|reg_17:Reg|Data_Out[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_17:Reg\|Data_Out\[9\] reg_17:Reg\|Data_Out\[9\]~_emulated reg_17:Reg\|Data_Out\[9\]~46 " "Register \"reg_17:Reg\|Data_Out\[9\]\" is converted into an equivalent circuit using register \"reg_17:Reg\|Data_Out\[9\]~_emulated\" and latch \"reg_17:Reg\|Data_Out\[9\]~46\"" {  } { { "reg_17.sv" "" { Text "U:/Carry-Lookahead/reg_17.sv" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1423856494295 "|carry_lookahead|reg_17:Reg|Data_Out[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_17:Reg\|Data_Out\[10\] reg_17:Reg\|Data_Out\[10\]~_emulated reg_17:Reg\|Data_Out\[10\]~51 " "Register \"reg_17:Reg\|Data_Out\[10\]\" is converted into an equivalent circuit using register \"reg_17:Reg\|Data_Out\[10\]~_emulated\" and latch \"reg_17:Reg\|Data_Out\[10\]~51\"" {  } { { "reg_17.sv" "" { Text "U:/Carry-Lookahead/reg_17.sv" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1423856494295 "|carry_lookahead|reg_17:Reg|Data_Out[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_17:Reg\|Data_Out\[11\] reg_17:Reg\|Data_Out\[11\]~_emulated reg_17:Reg\|Data_Out\[11\]~56 " "Register \"reg_17:Reg\|Data_Out\[11\]\" is converted into an equivalent circuit using register \"reg_17:Reg\|Data_Out\[11\]~_emulated\" and latch \"reg_17:Reg\|Data_Out\[11\]~56\"" {  } { { "reg_17.sv" "" { Text "U:/Carry-Lookahead/reg_17.sv" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1423856494295 "|carry_lookahead|reg_17:Reg|Data_Out[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_17:Reg\|Data_Out\[12\] reg_17:Reg\|Data_Out\[12\]~_emulated reg_17:Reg\|Data_Out\[12\]~61 " "Register \"reg_17:Reg\|Data_Out\[12\]\" is converted into an equivalent circuit using register \"reg_17:Reg\|Data_Out\[12\]~_emulated\" and latch \"reg_17:Reg\|Data_Out\[12\]~61\"" {  } { { "reg_17.sv" "" { Text "U:/Carry-Lookahead/reg_17.sv" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1423856494295 "|carry_lookahead|reg_17:Reg|Data_Out[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_17:Reg\|Data_Out\[13\] reg_17:Reg\|Data_Out\[13\]~_emulated reg_17:Reg\|Data_Out\[13\]~66 " "Register \"reg_17:Reg\|Data_Out\[13\]\" is converted into an equivalent circuit using register \"reg_17:Reg\|Data_Out\[13\]~_emulated\" and latch \"reg_17:Reg\|Data_Out\[13\]~66\"" {  } { { "reg_17.sv" "" { Text "U:/Carry-Lookahead/reg_17.sv" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1423856494295 "|carry_lookahead|reg_17:Reg|Data_Out[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_17:Reg\|Data_Out\[14\] reg_17:Reg\|Data_Out\[14\]~_emulated reg_17:Reg\|Data_Out\[14\]~71 " "Register \"reg_17:Reg\|Data_Out\[14\]\" is converted into an equivalent circuit using register \"reg_17:Reg\|Data_Out\[14\]~_emulated\" and latch \"reg_17:Reg\|Data_Out\[14\]~71\"" {  } { { "reg_17.sv" "" { Text "U:/Carry-Lookahead/reg_17.sv" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1423856494295 "|carry_lookahead|reg_17:Reg|Data_Out[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "reg_17:Reg\|Data_Out\[15\] reg_17:Reg\|Data_Out\[15\]~_emulated reg_17:Reg\|Data_Out\[15\]~76 " "Register \"reg_17:Reg\|Data_Out\[15\]\" is converted into an equivalent circuit using register \"reg_17:Reg\|Data_Out\[15\]~_emulated\" and latch \"reg_17:Reg\|Data_Out\[15\]~76\"" {  } { { "reg_17.sv" "" { Text "U:/Carry-Lookahead/reg_17.sv" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1423856494295 "|carry_lookahead|reg_17:Reg|Data_Out[15]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1423856494295 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Overflow GND " "Pin \"Overflow\" is stuck at GND" {  } { { "carry_lookahead.sv" "" { Text "U:/Carry-Lookahead/carry_lookahead.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1423856494314 "|carry_lookahead|Overflow"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1423856494314 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1423856494389 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1423856494758 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "U:/Carry-Lookahead/output_files/carry_lookahead.map.smsg " "Generated suppressed messages file U:/Carry-Lookahead/output_files/carry_lookahead.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1423856494804 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1423856495299 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1423856495299 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "220 " "Implemented 220 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1423856495488 ""} { "Info" "ICUT_CUT_TM_OPINS" "73 " "Implemented 73 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1423856495488 ""} { "Info" "ICUT_CUT_TM_LCELLS" "127 " "Implemented 127 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1423856495488 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1423856495488 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "564 " "Peak virtual memory: 564 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1423856495582 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 13 13:41:35 2015 " "Processing ended: Fri Feb 13 13:41:35 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1423856495582 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1423856495582 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1423856495582 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1423856495582 ""}
