// Seed: 1652622077
module module_0 #(
    parameter id_1 = 32'd77,
    parameter id_3 = 32'd84,
    parameter id_4 = 32'd79
) ();
  logic _id_1;
  task id_2;
    logic [id_1 : 1] _id_3, _id_4, id_5;
    logic [id_4 : -1  &&  1  &&  -1] id_6;
    logic id_7 = id_1 - id_5;
    logic id_8 = id_3;
    logic [id_4 : id_3] id_9;
    assign id_8[1 :-1] = -1;
  endtask
  logic [1 : -1] id_10;
  ;
  logic id_11;
  ;
endmodule
module module_1 #(
    parameter id_0 = 32'd52
) (
    input  wire _id_0,
    output wor  id_1
);
  module_0 modCall_1 ();
  wire [id_0 : id_0] id_3, id_4;
endmodule
