Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Updating graph... (UID-83)
Information: Updating design information... (UID-85)

Information: Checking generated_clocks...

Information: Checking loops...

Information: Checking no_input_delay...

Information: Checking unconstrained_endpoints...

Warning: The following end-points are not constrained for maximum delay.

End point
---------------
ch_latch_q_reg[0]/data_in
ch_latch_q_reg[1]/data_in
ch_latch_q_reg[2]/data_in
ch_latch_q_reg[3]/data_in
ch_latch_q_reg[4]/data_in
ch_latch_q_reg[5]/data_in
ch_latch_q_reg[6]/data_in
ch_latch_q_reg[7]/data_in
ch_latch_q_reg[8]/data_in
ch_latch_q_reg[9]/data_in
ch_latch_q_reg[10]/data_in
ch_latch_q_reg[11]/data_in
ch_latch_q_reg[12]/data_in
ch_latch_q_reg[13]/data_in
ch_latch_q_reg[14]/data_in
ch_latch_q_reg[15]/data_in
ch_sel_o[0]
ch_sel_o[1]
ch_sel_o[2]
ch_sel_o[3]
ch_sel_o[4]
ch_sel_o[5]
ch_sel_o[6]
ch_sel_o[7]
ch_sel_o[8]
ch_sel_o[9]
ch_sel_o[10]
ch_sel_o[11]
ch_sel_o[12]
ch_sel_o[13]
ch_sel_o[14]
ch_sel_o[15]
last_o
state_reg[0]/next_state
state_reg[0]/synch_enable
state_reg[1]/next_state
state_reg[1]/synch_enable
state_reg[2]/next_state
state_reg[2]/synch_enable
state_reg[3]/next_state
state_reg[3]/synch_enable
state_reg[4]/next_state
state_reg[4]/synch_enable

Information: Checking pulse_clock_cell_type...

Information: Checking no_driving_cell...

Information: Checking partial_input_delay...
1
