#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Feb 13 04:40:19 2022
# Process ID: 3066
# Current directory: /home/badger/work/Capstone/MATLAB
# Command line: vivado
# Log file: /home/badger/work/Capstone/MATLAB/vivado.log
# Journal file: /home/badger/work/Capstone/MATLAB/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/badger/work/Capstone/hdl/projects/adrv9009zu11eg/adrv2crr_fmc/adrv9009zu11eg.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/badger/work/Capstone/hdl/projects/adrv9009zu11eg/ip_repo/multicorrelator_resampler_S00_AXI_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/badger/work/Capstone/hdl/projects/adrv9009zu11eg/ip_repo/Acquisition_AXI_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/badger/work/Capstone/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/badger/work/Capstone/hdl/library'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/badger/Downloads/Vivado/2019.1/data/ip'.
WARNING: [filemgmt 56-316] Unable to set the workflow value for memory map. The only allowable values are simulation or implementation. You specified a value of , this is not allowed.
WARNING: [filemgmt 56-316] Unable to set the workflow value for memory map. The only allowable values are simulation or implementation. You specified a value of , this is not allowed.
WARNING: [filemgmt 56-316] Unable to set the workflow value for memory map. The only allowable values are simulation or implementation. You specified a value of , this is not allowed.
WARNING: [filemgmt 56-316] Unable to set the workflow value for memory map. The only allowable values are simulation or implementation. You specified a value of , this is not allowed.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 6680.734 ; gain = 286.824 ; free physical = 11502 ; free virtual = 14381
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/00001b34711e01
CRITICAL WARNING: [Labtools 27-3421] xczu11_0 PL Power Status OFF, cannot connect PL TAP.  Check POR_B signal.
current_hw_device [get_hw_devices xczu11_0]
refresh_hw_device [lindex [get_hw_devices xczu11_0] 0]
CRITICAL WARNING: [Labtools 27-3421] xczu11_0 PL Power Status OFF, cannot connect PL TAP.  Check POR_B signal.
INFO: [Labtools 27-1435] Device xczu11 (JTAG device index = 0) is not programmed (DONE status = 0).
current_hw_device [get_hw_devices arm_dap_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices arm_dap_1] 0]
current_hw_device [get_hw_devices xczu11_0]
update_compile_order -fileset sources_1
refresh_hw_device [lindex [get_hw_devices xczu11_0] 0]
CRITICAL WARNING: [Labtools 27-3421] xczu11_0 PL Power Status OFF, cannot connect PL TAP.  Check POR_B signal.
INFO: [Labtools 27-1435] Device xczu11 (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROGRAM.FILE {/home/badger/work/Capstone/hdl/projects/adrv9009zu11eg/adrv2crr_fmc/adrv9009zu11eg.runs/impl_1/system_top.bit} [get_hw_devices xczu11_0]
refresh_hw_device [lindex [get_hw_devices xczu11_0] 0]
CRITICAL WARNING: [Labtools 27-3421] xczu11_0 PL Power Status OFF, cannot connect PL TAP.  Check POR_B signal.
INFO: [Labtools 27-1435] Device xczu11 (JTAG device index = 0) is not programmed (DONE status = 0).
refresh_hw_device [lindex [get_hw_devices xczu11_0] 0]
CRITICAL WARNING: [Labtools 27-3421] xczu11_0 PL Power Status OFF, cannot connect PL TAP.  Check POR_B signal.
INFO: [Labtools 27-1435] Device xczu11 (JTAG device index = 0) is not programmed (DONE status = 0).
open_bd_design {/home/badger/work/Capstone/hdl/projects/adrv9009zu11eg/adrv2crr_fmc/adrv9009zu11eg.srcs/sources_1/bd/system/system.bd}
Adding component instance block -- xilinx.com:ip:zynq_ultra_ps_e:3.3 - sys_ps8
WARNING: [BD 41-176] The physical port 'M_AXI_HPM0_LPD_aximm_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'M_AXI_HPM0_LPD_aximm_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_HP0_FPD_aximm_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_HP0_FPD_aximm_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_HP1_FPD_aximm_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_HP1_FPD_aximm_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_HP2_FPD_aximm_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_HP2_FPD_aximm_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_HP3_FPD_aximm_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_HP3_FPD_aximm_rd_socket' specified in the portmap, is not found on the block! 
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - sys_rstgen
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - spi0_csn_concat
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - VCC_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - GND_1
Adding component instance block -- analog.com:user:axi_sysid:1.0 - axi_sysid_0
Adding component instance block -- analog.com:user:sysid_rom:1.0 - rom_sys_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - sys_concat_intc_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - sys_concat_intc_1
Adding component instance block -- xilinx.com:ip:ddr4:2.2 - ddr4_1
Adding component instance block -- analog.com:user:axi_dacfifo:1.0 - axi_tx_fifo
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - ddr4_1_rstgen
Adding component instance block -- analog.com:user:axi_adxcvr:1.0 - axi_adrv9009_som_tx_xcvr
Adding component instance block -- analog.com:user:axi_jesd204_tx:1.0 - tx_axi
Adding component instance block -- analog.com:user:jesd204_tx:1.0 - tx
Adding component instance block -- analog.com:user:util_upack2:1.0 - util_som_tx_upack
Adding component instance block -- analog.com:user:ad_ip_jesd204_tpl_dac:1.0 - dac_tpl_core
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - data_concat0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - enable_slice_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - valid_slice_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - enable_slice_1
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - valid_slice_1
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - enable_slice_2
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - valid_slice_2
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - enable_slice_3
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - valid_slice_3
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - enable_slice_4
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - valid_slice_4
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - enable_slice_5
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - valid_slice_5
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - enable_slice_6
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - valid_slice_6
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - enable_slice_7
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - valid_slice_7
Adding component instance block -- analog.com:user:axi_dmac:1.0 - axi_adrv9009_som_tx_dma
Adding component instance block -- analog.com:user:axi_adxcvr:1.0 - axi_adrv9009_som_rx_xcvr
Adding component instance block -- analog.com:user:axi_jesd204_rx:1.0 - rx_axi
Adding component instance block -- analog.com:user:jesd204_rx:1.0 - rx
Adding component instance block -- analog.com:user:util_cpack2:1.0 - util_som_rx_cpack
Adding component instance block -- analog.com:user:ad_ip_jesd204_tpl_adc:1.0 - adc_tpl_core
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - data_slice_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - enable_slice_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - valid_slice_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - data_slice_1
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - enable_slice_1
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - valid_slice_1
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - data_slice_2
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - enable_slice_2
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - valid_slice_2
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - data_slice_3
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - enable_slice_3
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - valid_slice_3
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - data_slice_4
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - enable_slice_4
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - valid_slice_4
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - data_slice_5
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - enable_slice_5
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - valid_slice_5
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - data_slice_6
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - enable_slice_6
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - valid_slice_6
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - data_slice_7
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - enable_slice_7
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - valid_slice_7
Adding component instance block -- analog.com:user:axi_dmac:1.0 - axi_adrv9009_som_rx_dma
Adding component instance block -- analog.com:user:axi_adxcvr:1.0 - axi_adrv9009_som_obs_xcvr
Adding component instance block -- analog.com:user:axi_jesd204_rx:1.0 - rx_axi
Adding component instance block -- analog.com:user:jesd204_rx:1.0 - rx
Adding component instance block -- analog.com:user:util_cpack2:1.0 - util_som_obs_cpack
Adding component instance block -- analog.com:user:ad_ip_jesd204_tpl_adc:1.0 - adc_tpl_core
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - data_slice_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - enable_slice_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - valid_slice_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - data_slice_1
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - enable_slice_1
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - valid_slice_1
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - data_slice_2
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - enable_slice_2
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - valid_slice_2
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - data_slice_3
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - enable_slice_3
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - valid_slice_3
Adding component instance block -- analog.com:user:axi_dmac:1.0 - axi_adrv9009_som_obs_dma
Adding component instance block -- analog.com:user:util_adxcvr:1.0 - util_adrv9009_som_xcvr
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - core_clk_a_rstgen
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - core_clk_b_rstgen
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - dma_clk_wiz
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - sys_dma_rstgen
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_cpu_interconnect
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - tier2_xbar_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - tier2_xbar_1
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - tier2_xbar_2
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_hp0_interconnect
Adding component instance block -- analog.com:user:axi_i2s_adi:1.0 - axi_i2s_adi
Adding component instance block -- analog.com:user:axi_dmac:1.0 - i2s_tx_dma
Adding component instance block -- analog.com:user:axi_dmac:1.0 - i2s_rx_dma
Adding component instance block -- analog.com:user:axi_fan_control:1.0 - axi_fan_control_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - const_gnd_0
Adding component instance block -- user.org:user:axi_sample_counter:1.0 - axi_sample_counter_0
Adding component instance block -- user.org:user:axi_switch:1.0 - axi_switch_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - acq_config_concat
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - acq_fft_gnss_code_fifo
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - acq_fft_gnss_clear_mem_fifo
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - acq_launch_valid_fifo
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - acq_results_read_fifo
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - constant_high
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - acq_launch_slice
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - acq_reset_slice
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - acq_stop_slice
Adding component instance block -- user.org:user:sample_counter_seconds:1.0 - sample_counter_secon_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - adc_rx1_i
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - adc_rx1_q
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - adc_rx2_i
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - adc_rx2_q
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - adc_two_channels_concat
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - switch_data_concat
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - switch_valid_concat
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - switch_mux_po_fifo
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - trk_data_fifo
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - acq_data_fifo
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - obs_sample_cnt_fifo
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - obs_sample_cntr_lsw_slice
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - obs_sample_cntr_msw_slice
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - abs_irq_ready_fifo
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - obs_interval_fifo
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - obs_stop_irq_fifo
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - acq_config_fifo
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - acq_l1_data_slice
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - acq_l5_data_slice
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - acq_select_queue_slice
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - acq_vector_length_slice
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - acq_nsamples_slice
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - acq_vector_length_log2_slice
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - acq_exclude_limit_slice
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - acq_doppler_min_slice
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - acq_doppler_step_slice
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - acq_tot_blk_exp_slice
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - acq_num_sweeps_slice
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - acq_sample_cnt_out_fifo
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - acq_sample_count_out_concat
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - acq_smpl_cnt_out_lsw_slice
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - acq_smpl_cnt_out_msw_slice
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - acq_results_concat
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - acq_results_fifo
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - acq_first_peak_out_slice
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - acq_scnd_peak_out_slice
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - acq_max_index_out_slice
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - acq_doppler_indx_out_slice
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - acq_tot_blk_exp_out_slice
Adding component instance block -- user.org:user:Acquisition_AXI:1.0 - Acquisition_AXI_0
Adding component instance block -- user.org:user:axis_switch_mux:1.0 - axis_switch_mux_0
Adding component instance block -- user.org:user:multicorrelator_resampler_S00_AXI:1.0 - multicorrelator_resa_0
Adding component instance block -- xilinx.com:ip:fir_compiler:7.2 - downsample_data_dec8
Adding component instance block -- xilinx.com:ip:fir_compiler:7.2 - fir_downsample_dec22
Adding component instance block -- user.org:user:sample_counter:1.0 - sample_counter_0
Adding component instance block -- xilinx.com:ip:ila:6.2 - ila_1
INFO: [xilinx.com:ip:ila:6.2-6] /ila_1: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
Adding component instance block -- xilinx.com:ip:ila:6.2 - ila_0
INFO: [xilinx.com:ip:ila:6.2-6] /ila_0: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - rx1_rx2_8bit_concat
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - rx1a_16_silce
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - rx1a_16_slice_1
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - rx1b_16_slice
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - rx1b_16_slice1
Adding component instance block -- user.org:user:acquisition_axis:1.0 - acquisition_axis_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_adrv9009_som_tx_xcvr/up_pll_rst(rst) and /util_adrv9009_som_xcvr/up_qpll_rst_0(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_adrv9009_som_tx_xcvr/up_pll_rst(rst) and /util_adrv9009_som_xcvr/up_qpll_rst_4(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_adrv9009_som_rx_xcvr/up_pll_rst(rst) and /util_adrv9009_som_xcvr/up_cpll_rst_0(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_adrv9009_som_rx_xcvr/up_pll_rst(rst) and /util_adrv9009_som_xcvr/up_cpll_rst_1(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_adrv9009_som_rx_xcvr/up_pll_rst(rst) and /util_adrv9009_som_xcvr/up_cpll_rst_4(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_adrv9009_som_rx_xcvr/up_pll_rst(rst) and /util_adrv9009_som_xcvr/up_cpll_rst_5(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_adrv9009_som_obs_xcvr/up_pll_rst(rst) and /util_adrv9009_som_xcvr/up_cpll_rst_2(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_adrv9009_som_obs_xcvr/up_pll_rst(rst) and /util_adrv9009_som_xcvr/up_cpll_rst_3(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_adrv9009_som_obs_xcvr/up_pll_rst(rst) and /util_adrv9009_som_xcvr/up_cpll_rst_6(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_adrv9009_som_obs_xcvr/up_pll_rst(rst) and /util_adrv9009_som_xcvr/up_cpll_rst_7(undef)
Successfully read diagram <system> from BD file </home/badger/work/Capstone/hdl/projects/adrv9009zu11eg/adrv2crr_fmc/adrv9009zu11eg.srcs/sources_1/bd/system/system.bd>
refresh_hw_device [lindex [get_hw_devices xczu11_0] 0]
CRITICAL WARNING: [Labtools 27-3421] xczu11_0 PL Power Status OFF, cannot connect PL TAP.  Check POR_B signal.
INFO: [Labtools 27-1435] Device xczu11 (JTAG device index = 0) is not programmed (DONE status = 0).
refresh_hw_device [lindex [get_hw_devices xczu11_0] 0]
CRITICAL WARNING: [Labtools 27-3421] xczu11_0 PL Power Status OFF, cannot connect PL TAP.  Check POR_B signal.
INFO: [Labtools 27-1435] Device xczu11 (JTAG device index = 0) is not programmed (DONE status = 0).
close_hw_target {localhost:3121/xilinx_tcf/Xilinx/00001b34711e01}
INFO: [Labtoolstcl 44-464] Closing hw_target localhost:3121/xilinx_tcf/Xilinx/00001b34711e01
refresh_hw_server {localhost:3121}
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/00001b34711e01
CRITICAL WARNING: [Labtools 27-3421] xczu11_0 PL Power Status OFF, cannot connect PL TAP.  Check POR_B signal.
set_property PROGRAM.FILE {/home/badger/work/Capstone/hdl/projects/adrv9009zu11eg/adrv2crr_fmc/adrv9009zu11eg.runs/impl_1/system_top.bit} [get_hw_devices xczu11_0]
set_property PROBES.FILE {/home/badger/work/Capstone/hdl/projects/adrv9009zu11eg/adrv2crr_fmc/adrv9009zu11eg.runs/impl_1/debug_nets.ltx} [get_hw_devices xczu11_0]
set_property FULL_PROBES.FILE {/home/badger/work/Capstone/hdl/projects/adrv9009zu11eg/adrv2crr_fmc/adrv9009zu11eg.runs/impl_1/debug_nets.ltx} [get_hw_devices xczu11_0]
current_hw_device [get_hw_devices xczu11_0]
refresh_hw_device [lindex [get_hw_devices xczu11_0] 0]
CRITICAL WARNING: [Labtools 27-3421] xczu11_0 PL Power Status OFF, cannot connect PL TAP.  Check POR_B signal.
INFO: [Labtools 27-1435] Device xczu11 (JTAG device index = 0) is not programmed (DONE status = 0).
current_hw_device [get_hw_devices arm_dap_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices arm_dap_1] 0]
current_hw_device [get_hw_devices xczu11_0]
open_bd_design {/home/badger/work/Capstone/hdl/projects/adrv9009zu11eg/adrv2crr_fmc/adrv9009zu11eg.srcs/sources_1/bd/system/system.bd}
open_bd_design {/home/badger/work/Capstone/hdl/projects/adrv9009zu11eg/adrv2crr_fmc/adrv9009zu11eg.srcs/sources_1/bd/system/system.bd}
refresh_hw_device [lindex [get_hw_devices xczu11_0] 0]
CRITICAL WARNING: [Labtools 27-3421] xczu11_0 PL Power Status OFF, cannot connect PL TAP.  Check POR_B signal.
INFO: [Labtools 27-1435] Device xczu11 (JTAG device index = 0) is not programmed (DONE status = 0).
refresh_hw_device [lindex [get_hw_devices xczu11_0] 0]
CRITICAL WARNING: [Labtools 27-3421] xczu11_0 PL Power Status OFF, cannot connect PL TAP.  Check POR_B signal.
INFO: [Labtools 27-1435] Device xczu11 (JTAG device index = 0) is not programmed (DONE status = 0).
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/00001b34711e01
CRITICAL WARNING: [Labtools 27-3421] xczu11_0 PL Power Status OFF, cannot connect PL TAP.  Check POR_B signal.
set_property PROGRAM.FILE {/home/badger/work/Capstone/hdl/projects/adrv9009zu11eg/adrv2crr_fmc/adrv9009zu11eg.runs/impl_1/system_top.bit} [get_hw_devices xczu11_0]
set_property PROBES.FILE {/home/badger/work/Capstone/hdl/projects/adrv9009zu11eg/adrv2crr_fmc/adrv9009zu11eg.runs/impl_1/debug_nets.ltx} [get_hw_devices xczu11_0]
set_property FULL_PROBES.FILE {/home/badger/work/Capstone/hdl/projects/adrv9009zu11eg/adrv2crr_fmc/adrv9009zu11eg.runs/impl_1/debug_nets.ltx} [get_hw_devices xczu11_0]
current_hw_device [get_hw_devices xczu11_0]
refresh_hw_device [lindex [get_hw_devices xczu11_0] 0]
CRITICAL WARNING: [Labtools 27-3421] xczu11_0 PL Power Status OFF, cannot connect PL TAP.  Check POR_B signal.
INFO: [Labtools 27-1435] Device xczu11 (JTAG device index = 0) is not programmed (DONE status = 0).
current_hw_device [get_hw_devices arm_dap_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices arm_dap_1] 0]
current_hw_device [get_hw_devices xczu11_0]
refresh_hw_device [lindex [get_hw_devices xczu11_0] 0]
CRITICAL WARNING: [Labtools 27-3421] xczu11_0 PL Power Status OFF, cannot connect PL TAP.  Check POR_B signal.
INFO: [Labtools 27-1435] Device xczu11 (JTAG device index = 0) is not programmed (DONE status = 0).
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/00001b34711e01
CRITICAL WARNING: [Labtools 27-3421] xczu11_0 PL Power Status OFF, cannot connect PL TAP.  Check POR_B signal.
set_property PROGRAM.FILE {/home/badger/work/Capstone/hdl/projects/adrv9009zu11eg/adrv2crr_fmc/adrv9009zu11eg.runs/impl_1/system_top.bit} [get_hw_devices xczu11_0]
set_property PROBES.FILE {/home/badger/work/Capstone/hdl/projects/adrv9009zu11eg/adrv2crr_fmc/adrv9009zu11eg.runs/impl_1/debug_nets.ltx} [get_hw_devices xczu11_0]
set_property FULL_PROBES.FILE {/home/badger/work/Capstone/hdl/projects/adrv9009zu11eg/adrv2crr_fmc/adrv9009zu11eg.runs/impl_1/debug_nets.ltx} [get_hw_devices xczu11_0]
current_hw_device [get_hw_devices xczu11_0]
refresh_hw_device [lindex [get_hw_devices xczu11_0] 0]
CRITICAL WARNING: [Labtools 27-3421] xczu11_0 PL Power Status OFF, cannot connect PL TAP.  Check POR_B signal.
INFO: [Labtools 27-1435] Device xczu11 (JTAG device index = 0) is not programmed (DONE status = 0).
current_hw_device [get_hw_devices arm_dap_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices arm_dap_1] 0]
current_hw_device [get_hw_devices xczu11_0]
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/00001b34711e01
CRITICAL WARNING: [Labtools 27-3421] xczu11_0 PL Power Status OFF, cannot connect PL TAP.  Check POR_B signal.
set_property PROGRAM.FILE {/home/badger/work/Capstone/hdl/projects/adrv9009zu11eg/adrv2crr_fmc/adrv9009zu11eg.runs/impl_1/system_top.bit} [get_hw_devices xczu11_0]
set_property PROBES.FILE {/home/badger/work/Capstone/hdl/projects/adrv9009zu11eg/adrv2crr_fmc/adrv9009zu11eg.runs/impl_1/debug_nets.ltx} [get_hw_devices xczu11_0]
set_property FULL_PROBES.FILE {/home/badger/work/Capstone/hdl/projects/adrv9009zu11eg/adrv2crr_fmc/adrv9009zu11eg.runs/impl_1/debug_nets.ltx} [get_hw_devices xczu11_0]
current_hw_device [get_hw_devices xczu11_0]
refresh_hw_device [lindex [get_hw_devices xczu11_0] 0]
CRITICAL WARNING: [Labtools 27-3421] xczu11_0 PL Power Status OFF, cannot connect PL TAP.  Check POR_B signal.
INFO: [Labtools 27-1435] Device xczu11 (JTAG device index = 0) is not programmed (DONE status = 0).
current_hw_device [get_hw_devices arm_dap_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices arm_dap_1] 0]
current_hw_device [get_hw_devices xczu11_0]
exit
INFO: [Common 17-206] Exiting Vivado at Sun Feb 13 04:46:19 2022...
