`timescale 1ns/1ps
module tb_top();
input logic clk, rst;
output logic [31:0] writedata, dataadr;
output logic memwrite;

 logic [31:0] pc, instr, readdata;

  mips mips(clk, reset, pc, instr, memwrite, dataadr,
 	writedata, readdata);
 imem imem(pc[7:2], instr);
 dmem dmem(clk, memwrite, dataadr, writedata, readdata);

clk = ~clk #5;


$initial
begin
	rst=0;	#10;
	rst=1;	#10;
	rst=0;	#270;

