* ******************************************************************************

* iCEcube Packer

* Version:            2017.08.27940

* Build Date:         Sep 11 2017 16:52:36

* File Generated:     Jul 24 2020 00:49:07

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Command Line: C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\packer.exe  C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev  C:/Users/seba/Documents/go_board/uart/uart_Implmnt\sbt\netlist\oadb-top  --package  VQ100  --outdir  C:/Users/seba/Documents/go_board/uart/uart_Implmnt\sbt\outputs\packer  --translator  C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl  --src_sdc_file  C:/Users/seba/Documents/go_board/uart/uart_Implmnt\sbt\outputs\placer\top_pl.sdc  --dst_sdc_file  C:/Users/seba/Documents/go_board/uart/uart_Implmnt\sbt\outputs\packer\top_pk.sdc  --devicename  iCE40HX1K  

***** Device Info *****
Chip: iCE40HX1K
Package: VQ100
Size: 12 X 16

***** Design Utilization Info *****
Design: top
Used Logic Cell: 85/1280
Used Logic Tile: 22/160
Used IO Cell:    18/112
Used Bram Cell For iCE40: 0/16
Used PLL For iCE40: 0/0
Ram Cascading Used: 0
Lut Cascading Used: 1

***** Clock Info *****
Clock Domain: i_Clk_c_g
Clock Source: i_clk 
Clock Driver: i_Clk_ibuf_gb_io (ICE_GB_IO)
Driver Position: (0, 8, 1)
Fanout to FF: 52
Fanout to Tile: 17


***** Placement Info *****
Logic cell utilization per tile
    . . . . + . . . . 1 . . . . 
   ----------------------------
17|                             
16|   0 2 0 0 0 0 0 0 0 0 0 0   
15|   2 5 0 0 0 0 0 0 0 0 0 0   
14|   6 3 0 0 0 0 0 0 0 0 0 0   
13|   2 4 0 0 0 0 0 0 0 0 0 0   
12|   0 1 0 0 0 0 0 0 0 0 0 0   
11|   7 1 0 1 1 2 0 0 0 0 0 0   
10|   8 5 0 8 8 8 0 0 0 0 0 0   
 9|   3 1 0 0 6 1 0 0 0 0 0 0   
 8|   0 0 0 0 0 0 0 0 0 0 0 0   
 7|   0 0 0 0 0 0 0 0 0 0 0 0   
 6|   0 0 0 0 0 0 0 0 0 0 0 0   
 5|   0 0 0 0 0 0 0 0 0 0 0 0   
 4|   0 0 0 0 0 0 0 0 0 0 0 0   
 3|   0 0 0 0 0 0 0 0 0 0 0 0   
 2|   0 0 0 0 0 0 0 0 0 0 0 0   
 1|   0 0 0 0 0 0 0 0 0 0 0 0   
 0|                             

Maximum number of Logic cells per logic tile: 8
Average number of Logic cells per logic tile: 3.86

***** Input Pin Density Info *****
Number of input nets per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  . 
   ------------------------------------------
17|                                           
16|     0  4  0  0  0  0  0  0  0  0  0  0    
15|     4  8  0  0  0  0  0  0  0  0  0  0    
14|     6  8  0  0  0  0  0  0  0  0  0  0    
13|     2  7  0  0  0  0  0  0  0  0  0  0    
12|     0  1  0  0  0  0  0  0  0  0  0  0    
11|    14  2  0  4  2  6  0  0  0  0  0  0    
10|     7 13  0 19 16 22  0  0  0  0  0  0    
 9|     6  2  0  0 14  2  0  0  0  0  0  0    
 8|     0  0  0  0  0  0  0  0  0  0  0  0    
 7|     0  0  0  0  0  0  0  0  0  0  0  0    
 6|     0  0  0  0  0  0  0  0  0  0  0  0    
 5|     0  0  0  0  0  0  0  0  0  0  0  0    
 4|     0  0  0  0  0  0  0  0  0  0  0  0    
 3|     0  0  0  0  0  0  0  0  0  0  0  0    
 2|     0  0  0  0  0  0  0  0  0  0  0  0    
 1|     0  0  0  0  0  0  0  0  0  0  0  0    
 0|                                           

Maximum number of input nets per logic tile: 22
Average number of input nets per logic tile: 7.68

Number of input pins per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  . 
   ------------------------------------------
17|                                           
16|     0  8  0  0  0  0  0  0  0  0  0  0    
15|     8 20  0  0  0  0  0  0  0  0  0  0    
14|     6 12  0  0  0  0  0  0  0  0  0  0    
13|     2 14  0  0  0  0  0  0  0  0  0  0    
12|     0  1  0  0  0  0  0  0  0  0  0  0    
11|    28  2  0  4  2  6  0  0  0  0  0  0    
10|    22 18  0 25 17 30  0  0  0  0  0  0    
 9|    11  2  0  0 20  2  0  0  0  0  0  0    
 8|     0  0  0  0  0  0  0  0  0  0  0  0    
 7|     0  0  0  0  0  0  0  0  0  0  0  0    
 6|     0  0  0  0  0  0  0  0  0  0  0  0    
 5|     0  0  0  0  0  0  0  0  0  0  0  0    
 4|     0  0  0  0  0  0  0  0  0  0  0  0    
 3|     0  0  0  0  0  0  0  0  0  0  0  0    
 2|     0  0  0  0  0  0  0  0  0  0  0  0    
 1|     0  0  0  0  0  0  0  0  0  0  0  0    
 0|                                           

Maximum number of input pins per logic tile: 30
Average number of input pins per logic tile: 11.82

***** Run Time Info *****
Run Time:  0
