## RISC-V Tomasulo CPU Simulatior 🧐

#### CPU初步架构图：

![638ab07256c710c87647b9e7305b3b2](D:\a_homework_of_c++\2-1_semester\RISCV-CPU-2022\README.assets\638ab07256c710c87647b9e7305b3b2.jpg)

#### 所需模块

- Register
- Reorder_Buffer
- Reservation_station
- Load_store_buffer
- Instruction_queue
- Instruction_cache
- Data_cache
- ALU
- Decoder
- Branch_Target_Buffer