{
  "Top": "Filter",
  "RtlTop": "Filter",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "1",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z010",
    "Package": "-clg400",
    "Speed": "-1"
  },
  "HlsSolution": {"Config": [
      "config_sdx -target=none",
      "config_export -format=ip_catalog",
      "config_export -library=Kampis-Elektroecke",
      "config_export -rtl=verilog",
      "config_export -vendor=www.Kampis-Elektroecke.de",
      "config_export -vivado_optimization_level=2",
      "config_export -vivado_phys_opt=place",
      "config_export -vivado_report_level=0"
    ]},
  "Args": {
    "DataIn": {
      "index": "0",
      "type": {
        "dataType": "int",
        "dataWidth": "32",
        "interfaceRef": "DataIn",
        "portRef": "TDATA"
      }
    },
    "DataOut": {
      "index": "1",
      "type": {
        "kinds": ["pointer"],
        "dataType": "int",
        "dataWidth": "32",
        "interfaceRef": "DataOut",
        "portRef": "TDATA"
      }
    },
    "Enable": {
      "index": "2",
      "type": {
        "dataType": "bool",
        "dataWidth": "1",
        "interfaceRef": "Enable"
      }
    }
  },
  "Return": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "8",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "2",
    "Uncertainty": "1"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 8.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "www.Kampis-Elektroecke.de",
    "Library": "Kampis-Elektroecke",
    "Name": "Filter",
    "Version": "1.0",
    "DisplayName": "Filter",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/..\/src\/Filter.cpp"],
    "Vhdl": [
      "impl\/vhdl\/Filter_CoefficiendEe.vhd",
      "impl\/vhdl\/Filter_mul_mul_16eOg.vhd",
      "impl\/vhdl\/Filter_ShiftRegRibkb.vhd",
      "impl\/vhdl\/regslice_core.vhd",
      "impl\/vhdl\/Filter.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/Filter_CoefficiendEe.v",
      "impl\/verilog\/Filter_CoefficiendEe_rom.dat",
      "impl\/verilog\/Filter_mul_mul_16eOg.v",
      "impl\/verilog\/Filter_ShiftRegRibkb.v",
      "impl\/verilog\/Filter_ShiftRegRibkb_ram.dat",
      "impl\/verilog\/regslice_core.v",
      "impl\/verilog\/Filter.v"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "C:\/Users\/Daniel.Kampert\/Desktop\/Git\/ZYBO\/projects\/DigitalAudio\/hls\/Filter\/Filter\/Basic\/.autopilot\/db\/Filter.design.xml",
    "DebugDir": "C:\/Users\/Daniel.Kampert\/Desktop\/Git\/ZYBO\/projects\/DigitalAudio\/hls\/Filter\/Filter\/Basic\/.debug",
    "ProtoInst": ["C:\/Users\/Daniel.Kampert\/Desktop\/Git\/ZYBO\/projects\/DigitalAudio\/hls\/Filter\/Filter\/Basic\/.debug\/Filter.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "bundle_name": "ap_clk",
      "bundle_role": "default",
      "buses": "DataIn DataOut",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}},
      "bundle_name": "ap_rst_n",
      "bundle_role": "default"
    },
    "DataIn": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "DataIn",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer signed",
          "Width": "32"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "32"}
    },
    "DataOut": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "DataOut",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer signed",
          "Width": "32"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "32"}
    },
    "Enable": {
      "type": "data",
      "dir": "in",
      "width": "1",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "1"
        }},
      "bundle_name": "Enable",
      "bundle_role": "default"
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "DataIn_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "DataIn_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "DataIn_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "DataOut_TDATA": {
      "dir": "out",
      "width": "32"
    },
    "DataOut_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "DataOut_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "Enable": {
      "dir": "in",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "Filter"},
    "Info": {"Filter": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"Filter": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "60",
          "LatencyWorst": "117",
          "PipelineIIMin": "3",
          "PipelineIIMax": "118",
          "PipelineII": "3 ~ 118",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "8.00",
          "Uncertainty": "1.00",
          "Estimate": "6.380"
        },
        "Loops": [{
            "Name": "Shift_Accum_Loop",
            "TripCount": "19",
            "Latency": "114",
            "PipelineII": "",
            "PipelineDepth": "6"
          }],
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "2",
          "FF": "412",
          "LUT": "352",
          "URAM": "0"
        }
      }}
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "Filter",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2020-05-20 13:45:18 +0200",
    "ToolName": "vivado_hls",
    "ToolVersion": "2019.2.1"
  }
}
