%Warning-EOFNEWLINE: /home/engtech/Desktop/Openlane_v2/memristor_LA/openlane/user_proj_example/../../verilog/rtl/defines.v:66:28: Missing newline at end of file (POSIX 3.206).
                                                                                                                                : ... Suggest add newline.
   66 | `endif // __GLOBAL_DEFINE_H
      |                            ^
                     ... For warning description see https://verilator.org/warn/EOFNEWLINE?v=5.009
                     ... Use "/* verilator lint_off EOFNEWLINE */" and lint_on around source to disable this message.
%Warning-WIDTHEXPAND: /home/engtech/Desktop/Openlane_v2/memristor_LA/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:46:19: Operator NOT expects 4 bits on the LHS, but LHS's SEL generates 3 bits.
                                                                                                                                           : ... In instance user_proj_example
   46 | assign la_write = ~la_oenb[2:0] & ~{3{valid}};
      |                   ^
%Warning-WIDTHEXPAND: /home/engtech/Desktop/Openlane_v2/memristor_LA/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:46:35: Operator NOT expects 4 bits on the LHS, but LHS's REPLICATE generates 3 bits.
                                                                                                                                           : ... In instance user_proj_example
   46 | assign la_write = ~la_oenb[2:0] & ~{3{valid}};
      |                                   ^
%Warning-UNUSEDSIGNAL: /home/engtech/Desktop/Openlane_v2/memristor_LA/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:17:23: Bits of signal are not used: 'la_oenb'[5]
                                                                                                                                            : ... In instance user_proj_example
   17 |     input  wire [5:0] la_oenb,
      |                       ^~~~~~~
%Warning-UNUSEDSIGNAL: /home/engtech/Desktop/Openlane_v2/memristor_LA/openlane/user_proj_example/../../verilog/rtl/user_proj_example.v:38:12: Signal is not used: 'la_write'
                                                                                                                                            : ... In instance user_proj_example
   38 | wire [3:0] la_write;
      |            ^~~~~~~~
%Warning-UNUSEDSIGNAL: /home/engtech/Desktop/Openlane_v2/memristor_LA/openlane/user_proj_example/../../verilog/rtl/core_flat_v4.v:13:7: Signal is not used: 'SEL1'
                                                                                                                                      : ... In instance user_proj_example.core_flat_v4
   13 | input SEL1,
      |       ^~~~
%Warning-UNUSEDSIGNAL: /home/engtech/Desktop/Openlane_v2/memristor_LA/openlane/user_proj_example/../../verilog/rtl/core_flat_v4.v:14:7: Signal is not used: 'DIGITALIN1'
                                                                                                                                      : ... In instance user_proj_example.core_flat_v4
   14 | input DIGITALIN1,
      |       ^~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/engtech/Desktop/Openlane_v2/memristor_LA/openlane/user_proj_example/../../verilog/rtl/core_flat_v4.v:15:7: Signal is not used: 'SEL3'
                                                                                                                                      : ... In instance user_proj_example.core_flat_v4
   15 | input SEL3,
      |       ^~~~
%Warning-UNUSEDSIGNAL: /home/engtech/Desktop/Openlane_v2/memristor_LA/openlane/user_proj_example/../../verilog/rtl/core_flat_v4.v:16:7: Signal is not used: 'DIGITALIN3'
                                                                                                                                      : ... In instance user_proj_example.core_flat_v4
   16 | input DIGITALIN3,
      |       ^~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/engtech/Desktop/Openlane_v2/memristor_LA/openlane/user_proj_example/../../verilog/rtl/core_flat_v4.v:17:7: Signal is not used: 'SEL2'
                                                                                                                                      : ... In instance user_proj_example.core_flat_v4
   17 | input SEL2,
      |       ^~~~
%Warning-UNUSEDSIGNAL: /home/engtech/Desktop/Openlane_v2/memristor_LA/openlane/user_proj_example/../../verilog/rtl/core_flat_v4.v:18:7: Signal is not used: 'DIGITALIN2'
                                                                                                                                      : ... In instance user_proj_example.core_flat_v4
   18 | input DIGITALIN2,
      |       ^~~~~~~~~~
