env:
  simulator:
    type:
      "vcs"

common_compile_option: &common_compile >-
  -sverilog
  -ntb_opts uvm-1.2

common_sim_option: &common_sim >-
  +UVM_VERBOSITY=UVM_LOW
  +UVM_CONFIG_DB_TRACE

builds:
  build1:
    pre_compile_action:
      - echo "pre_compile_build1"
    compile_option:
      - -debug_access+pp
      - *common_compile
    post_compile_action:
      - echo "post_compile_build1"
    sim_option:
      - *common_sim

groups:
  group1:
    build: build1
    args:
      - -vh
      - -repeat 1
    tests:
      - test1:
          args:
            - -repeat 10,-wave,-vh UVM_MIDIUM
      - test2:
          args:
            - -seed 1
            - -wave fsdb
