// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
// Date        : Wed May 14 09:56:50 2025
// Host        : Yehoh running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim
//               d:/Proyectos/tfg_hardware_accelerator/hls_tfg_bnn/train_step/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0_sim_netlist.v
// Design      : bd_0_hls_inst_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7a100tcsg324-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "bd_0_hls_inst_0,train_step,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "train_step,Vivado 2024.2" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module bd_0_hls_inst_0
   (leds_port_ap_vld,
    W1_out_ce0,
    W1_out_we0,
    W1_out_ce1,
    W1_out_we1,
    W2_out_ce0,
    W2_out_we0,
    s_axi_CTRL_ARADDR,
    s_axi_CTRL_ARREADY,
    s_axi_CTRL_ARVALID,
    s_axi_CTRL_AWADDR,
    s_axi_CTRL_AWREADY,
    s_axi_CTRL_AWVALID,
    s_axi_CTRL_BREADY,
    s_axi_CTRL_BRESP,
    s_axi_CTRL_BVALID,
    s_axi_CTRL_RDATA,
    s_axi_CTRL_RREADY,
    s_axi_CTRL_RRESP,
    s_axi_CTRL_RVALID,
    s_axi_CTRL_WDATA,
    s_axi_CTRL_WREADY,
    s_axi_CTRL_WSTRB,
    s_axi_CTRL_WVALID,
    ap_clk,
    ap_rst_n,
    interrupt,
    leds_port,
    W1_out_address0,
    W1_out_d0,
    W1_out_address1,
    W1_out_d1,
    W2_out_address0,
    W2_out_d0);
  output leds_port_ap_vld;
  output W1_out_ce0;
  output W1_out_we0;
  output W1_out_ce1;
  output W1_out_we1;
  output W2_out_ce0;
  output W2_out_we0;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARADDR" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_CTRL, ADDR_WIDTH 8, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 100000000.0, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN bd_0_ap_clk_0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input [7:0]s_axi_CTRL_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARREADY" *) output s_axi_CTRL_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARVALID" *) input s_axi_CTRL_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWADDR" *) input [7:0]s_axi_CTRL_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWREADY" *) output s_axi_CTRL_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWVALID" *) input s_axi_CTRL_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL BREADY" *) input s_axi_CTRL_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL BRESP" *) output [1:0]s_axi_CTRL_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL BVALID" *) output s_axi_CTRL_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL RDATA" *) output [31:0]s_axi_CTRL_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL RREADY" *) input s_axi_CTRL_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL RRESP" *) output [1:0]s_axi_CTRL_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL RVALID" *) output s_axi_CTRL_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL WDATA" *) input [31:0]s_axi_CTRL_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL WREADY" *) output s_axi_CTRL_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL WSTRB" *) input [3:0]s_axi_CTRL_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL WVALID" *) input s_axi_CTRL_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_CTRL, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000.0, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN bd_0_ap_clk_0, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_MODE = "master" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 leds_port DATA" *) (* X_INTERFACE_MODE = "master" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME leds_port, LAYERED_METADATA undef" *) output [3:0]leds_port;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 W1_out_address0 DATA" *) (* X_INTERFACE_MODE = "master" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME W1_out_address0, LAYERED_METADATA undef" *) output [4:0]W1_out_address0;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 W1_out_d0 DATA" *) (* X_INTERFACE_MODE = "master" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME W1_out_d0, LAYERED_METADATA undef" *) output [7:0]W1_out_d0;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 W1_out_address1 DATA" *) (* X_INTERFACE_MODE = "master" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME W1_out_address1, LAYERED_METADATA undef" *) output [4:0]W1_out_address1;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 W1_out_d1 DATA" *) (* X_INTERFACE_MODE = "master" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME W1_out_d1, LAYERED_METADATA undef" *) output [7:0]W1_out_d1;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 W2_out_address0 DATA" *) (* X_INTERFACE_MODE = "master" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME W2_out_address0, LAYERED_METADATA undef" *) output [1:0]W2_out_address0;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 W2_out_d0 DATA" *) (* X_INTERFACE_MODE = "master" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME W2_out_d0, LAYERED_METADATA undef" *) output [7:0]W2_out_d0;

  wire \<const0> ;
  wire \<const1> ;
  wire [4:1]\^W1_out_address0 ;
  wire [4:1]\^W1_out_address1 ;
  wire W1_out_ce0;
  wire W1_out_ce1;
  wire [7:0]W1_out_d0;
  wire [7:0]W1_out_d1;
  wire W1_out_we0;
  wire W1_out_we1;
  wire [1:0]W2_out_address0;
  wire W2_out_ce0;
  wire W2_out_we0;
  wire ap_clk;
  wire ap_rst_n;
  wire interrupt;
  wire [3:0]leds_port;
  wire leds_port_ap_vld;
  wire [7:0]s_axi_CTRL_ARADDR;
  wire s_axi_CTRL_ARREADY;
  wire s_axi_CTRL_ARVALID;
  wire [7:0]s_axi_CTRL_AWADDR;
  wire s_axi_CTRL_AWREADY;
  wire s_axi_CTRL_AWVALID;
  wire s_axi_CTRL_BREADY;
  wire s_axi_CTRL_BVALID;
  wire [31:0]s_axi_CTRL_RDATA;
  wire s_axi_CTRL_RREADY;
  wire s_axi_CTRL_RVALID;
  wire [31:0]s_axi_CTRL_WDATA;
  wire s_axi_CTRL_WREADY;
  wire [3:0]s_axi_CTRL_WSTRB;
  wire s_axi_CTRL_WVALID;
  wire [0:0]NLW_inst_W1_out_address0_UNCONNECTED;
  wire [0:0]NLW_inst_W1_out_address1_UNCONNECTED;
  wire [7:0]NLW_inst_W2_out_d0_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_CTRL_BRESP_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_CTRL_RRESP_UNCONNECTED;

  assign W1_out_address0[4:1] = \^W1_out_address0 [4:1];
  assign W1_out_address0[0] = \<const1> ;
  assign W1_out_address1[4:1] = \^W1_out_address1 [4:1];
  assign W1_out_address1[0] = \<const0> ;
  assign W2_out_d0[7] = \<const0> ;
  assign W2_out_d0[6] = \<const0> ;
  assign W2_out_d0[5] = \<const0> ;
  assign W2_out_d0[4] = \<const0> ;
  assign W2_out_d0[3] = \<const0> ;
  assign W2_out_d0[2] = \<const0> ;
  assign W2_out_d0[1] = \<const0> ;
  assign W2_out_d0[0] = \<const0> ;
  assign s_axi_CTRL_BRESP[1] = \<const0> ;
  assign s_axi_CTRL_BRESP[0] = \<const0> ;
  assign s_axi_CTRL_RRESP[1] = \<const0> ;
  assign s_axi_CTRL_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  (* C_S_AXI_CTRL_ADDR_WIDTH = "8" *) 
  (* C_S_AXI_CTRL_DATA_WIDTH = "32" *) 
  (* C_S_AXI_CTRL_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  (* SDX_KERNEL = "true" *) 
  (* SDX_KERNEL_SYNTH_INST = "inst" *) 
  (* SDX_KERNEL_TYPE = "hls" *) 
  (* ap_ST_fsm_state1 = "12'b000000000001" *) 
  (* ap_ST_fsm_state10 = "12'b001000000000" *) 
  (* ap_ST_fsm_state11 = "12'b010000000000" *) 
  (* ap_ST_fsm_state12 = "12'b100000000000" *) 
  (* ap_ST_fsm_state2 = "12'b000000000010" *) 
  (* ap_ST_fsm_state3 = "12'b000000000100" *) 
  (* ap_ST_fsm_state4 = "12'b000000001000" *) 
  (* ap_ST_fsm_state5 = "12'b000000010000" *) 
  (* ap_ST_fsm_state6 = "12'b000000100000" *) 
  (* ap_ST_fsm_state7 = "12'b000001000000" *) 
  (* ap_ST_fsm_state8 = "12'b000010000000" *) 
  (* ap_ST_fsm_state9 = "12'b000100000000" *) 
  bd_0_hls_inst_0_train_step inst
       (.W1_out_address0({\^W1_out_address0 ,NLW_inst_W1_out_address0_UNCONNECTED[0]}),
        .W1_out_address1({\^W1_out_address1 ,NLW_inst_W1_out_address1_UNCONNECTED[0]}),
        .W1_out_ce0(W1_out_ce0),
        .W1_out_ce1(W1_out_ce1),
        .W1_out_d0(W1_out_d0),
        .W1_out_d1(W1_out_d1),
        .W1_out_we0(W1_out_we0),
        .W1_out_we1(W1_out_we1),
        .W2_out_address0(W2_out_address0),
        .W2_out_ce0(W2_out_ce0),
        .W2_out_d0(NLW_inst_W2_out_d0_UNCONNECTED[7:0]),
        .W2_out_we0(W2_out_we0),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .interrupt(interrupt),
        .leds_port(leds_port),
        .leds_port_ap_vld(leds_port_ap_vld),
        .s_axi_CTRL_ARADDR(s_axi_CTRL_ARADDR),
        .s_axi_CTRL_ARREADY(s_axi_CTRL_ARREADY),
        .s_axi_CTRL_ARVALID(s_axi_CTRL_ARVALID),
        .s_axi_CTRL_AWADDR({s_axi_CTRL_AWADDR[7:2],1'b0,1'b0}),
        .s_axi_CTRL_AWREADY(s_axi_CTRL_AWREADY),
        .s_axi_CTRL_AWVALID(s_axi_CTRL_AWVALID),
        .s_axi_CTRL_BREADY(s_axi_CTRL_BREADY),
        .s_axi_CTRL_BRESP(NLW_inst_s_axi_CTRL_BRESP_UNCONNECTED[1:0]),
        .s_axi_CTRL_BVALID(s_axi_CTRL_BVALID),
        .s_axi_CTRL_RDATA(s_axi_CTRL_RDATA),
        .s_axi_CTRL_RREADY(s_axi_CTRL_RREADY),
        .s_axi_CTRL_RRESP(NLW_inst_s_axi_CTRL_RRESP_UNCONNECTED[1:0]),
        .s_axi_CTRL_RVALID(s_axi_CTRL_RVALID),
        .s_axi_CTRL_WDATA(s_axi_CTRL_WDATA),
        .s_axi_CTRL_WREADY(s_axi_CTRL_WREADY),
        .s_axi_CTRL_WSTRB(s_axi_CTRL_WSTRB),
        .s_axi_CTRL_WVALID(s_axi_CTRL_WVALID));
endmodule

(* C_S_AXI_CTRL_ADDR_WIDTH = "8" *) (* C_S_AXI_CTRL_DATA_WIDTH = "32" *) (* C_S_AXI_CTRL_WSTRB_WIDTH = "4" *) 
(* C_S_AXI_DATA_WIDTH = "32" *) (* C_S_AXI_WSTRB_WIDTH = "4" *) (* ORIG_REF_NAME = "train_step" *) 
(* ap_ST_fsm_state1 = "12'b000000000001" *) (* ap_ST_fsm_state10 = "12'b001000000000" *) (* ap_ST_fsm_state11 = "12'b010000000000" *) 
(* ap_ST_fsm_state12 = "12'b100000000000" *) (* ap_ST_fsm_state2 = "12'b000000000010" *) (* ap_ST_fsm_state3 = "12'b000000000100" *) 
(* ap_ST_fsm_state4 = "12'b000000001000" *) (* ap_ST_fsm_state5 = "12'b000000010000" *) (* ap_ST_fsm_state6 = "12'b000000100000" *) 
(* ap_ST_fsm_state7 = "12'b000001000000" *) (* ap_ST_fsm_state8 = "12'b000010000000" *) (* ap_ST_fsm_state9 = "12'b000100000000" *) 
(* hls_module = "yes" *) 
module bd_0_hls_inst_0_train_step
   (ap_clk,
    ap_rst_n,
    leds_port,
    leds_port_ap_vld,
    W1_out_address0,
    W1_out_ce0,
    W1_out_we0,
    W1_out_d0,
    W1_out_address1,
    W1_out_ce1,
    W1_out_we1,
    W1_out_d1,
    W2_out_address0,
    W2_out_ce0,
    W2_out_we0,
    W2_out_d0,
    s_axi_CTRL_AWVALID,
    s_axi_CTRL_AWREADY,
    s_axi_CTRL_AWADDR,
    s_axi_CTRL_WVALID,
    s_axi_CTRL_WREADY,
    s_axi_CTRL_WDATA,
    s_axi_CTRL_WSTRB,
    s_axi_CTRL_ARVALID,
    s_axi_CTRL_ARREADY,
    s_axi_CTRL_ARADDR,
    s_axi_CTRL_RVALID,
    s_axi_CTRL_RREADY,
    s_axi_CTRL_RDATA,
    s_axi_CTRL_RRESP,
    s_axi_CTRL_BVALID,
    s_axi_CTRL_BREADY,
    s_axi_CTRL_BRESP,
    interrupt);
  input ap_clk;
  input ap_rst_n;
  output [3:0]leds_port;
  output leds_port_ap_vld;
  output [4:0]W1_out_address0;
  output W1_out_ce0;
  output W1_out_we0;
  output [7:0]W1_out_d0;
  output [4:0]W1_out_address1;
  output W1_out_ce1;
  output W1_out_we1;
  output [7:0]W1_out_d1;
  output [1:0]W2_out_address0;
  output W2_out_ce0;
  output W2_out_we0;
  output [7:0]W2_out_d0;
  input s_axi_CTRL_AWVALID;
  output s_axi_CTRL_AWREADY;
  input [7:0]s_axi_CTRL_AWADDR;
  input s_axi_CTRL_WVALID;
  output s_axi_CTRL_WREADY;
  input [31:0]s_axi_CTRL_WDATA;
  input [3:0]s_axi_CTRL_WSTRB;
  input s_axi_CTRL_ARVALID;
  output s_axi_CTRL_ARREADY;
  input [7:0]s_axi_CTRL_ARADDR;
  output s_axi_CTRL_RVALID;
  input s_axi_CTRL_RREADY;
  output [31:0]s_axi_CTRL_RDATA;
  output [1:0]s_axi_CTRL_RRESP;
  output s_axi_CTRL_BVALID;
  input s_axi_CTRL_BREADY;
  output [1:0]s_axi_CTRL_BRESP;
  output interrupt;

  wire \<const0> ;
  wire [1:0]W1_0_0;
  wire [1:0]W1_0_1;
  wire [1:0]W1_0_2;
  wire [1:0]W1_0_3;
  wire [1:0]W1_1_0;
  wire [1:0]W1_1_0_int_reg;
  wire [1:0]W1_1_1;
  wire [1:0]W1_1_1_int_reg;
  wire [1:0]W1_1_2;
  wire [1:0]W1_1_2_int_reg;
  wire [1:0]W1_1_3;
  wire W1_1_30;
  wire [1:0]W1_1_3_int_reg;
  wire [1:0]W1_2_0;
  wire [1:0]W1_2_0_int_reg;
  wire [1:0]W1_2_1;
  wire [1:0]W1_2_1_int_reg;
  wire [1:0]W1_2_2;
  wire [1:0]W1_2_2_int_reg;
  wire [1:0]W1_2_3;
  wire [1:0]W1_2_3_int_reg;
  wire [1:0]W1_3_0;
  wire [1:0]W1_3_1;
  wire [1:0]W1_3_2;
  wire [1:0]W1_3_3;
  wire [1:0]W1_4_0;
  wire [1:0]W1_4_0_int_reg;
  wire [1:0]W1_4_1;
  wire [1:0]W1_4_1_int_reg;
  wire [1:0]W1_4_2;
  wire [1:0]W1_4_2_int_reg;
  wire [1:0]W1_4_3;
  wire [1:0]W1_4_3_int_reg;
  wire [1:0]W1_5_0;
  wire [1:0]W1_5_1;
  wire [1:0]W1_5_2;
  wire [1:0]W1_5_3;
  wire [1:0]W1_6_0;
  wire [1:0]W1_6_0_int_reg;
  wire [1:0]W1_6_1;
  wire [1:0]W1_6_1_int_reg;
  wire [1:0]W1_6_2;
  wire [1:0]W1_6_2_int_reg;
  wire [1:0]W1_6_3;
  wire [1:0]W1_6_3_int_reg;
  wire [1:0]W1_7_0;
  wire [1:0]W1_7_1;
  wire [1:0]W1_7_2;
  wire [1:0]W1_7_3;
  wire [4:1]\^W1_out_address1 ;
  wire [1:0]\^W1_out_d0 ;
  wire [1:0]\^W1_out_d1 ;
  wire W1_out_we1;
  wire [1:0]W2_out_address0;
  wire W2_out_ce0;
  wire W2_out_we0;
  wire [7:0]a_reg;
  wire \ap_CS_fsm_reg_n_0_[1] ;
  wire \ap_CS_fsm_reg_n_0_[4] ;
  wire \ap_CS_fsm_reg_n_0_[6] ;
  wire \ap_CS_fsm_reg_n_0_[7] ;
  wire \ap_CS_fsm_reg_n_0_[8] ;
  wire ap_CS_fsm_state1;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state12;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state6;
  wire [11:0]ap_NS_fsm__0;
  wire ap_clk;
  wire ap_done;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [1:0]b_reg;
  wire [7:7]grp_forwardHidden_fu_325_ap_return_0;
  wire [7:7]grp_forwardHidden_fu_325_ap_return_1;
  wire [7:7]grp_forwardHidden_fu_325_ap_return_2;
  wire [7:7]grp_forwardHidden_fu_325_ap_return_3;
  wire grp_forwardHidden_fu_325_n_100;
  wire grp_forwardHidden_fu_325_n_101;
  wire grp_forwardHidden_fu_325_n_102;
  wire grp_forwardHidden_fu_325_n_103;
  wire grp_forwardHidden_fu_325_n_104;
  wire grp_forwardHidden_fu_325_n_105;
  wire grp_forwardHidden_fu_325_n_106;
  wire grp_forwardHidden_fu_325_n_107;
  wire grp_forwardHidden_fu_325_n_108;
  wire grp_forwardHidden_fu_325_n_109;
  wire grp_forwardHidden_fu_325_n_110;
  wire grp_forwardHidden_fu_325_n_111;
  wire grp_forwardHidden_fu_325_n_112;
  wire grp_forwardHidden_fu_325_n_113;
  wire grp_forwardHidden_fu_325_n_114;
  wire grp_forwardHidden_fu_325_n_115;
  wire grp_forwardHidden_fu_325_n_116;
  wire grp_forwardHidden_fu_325_n_117;
  wire grp_forwardHidden_fu_325_n_118;
  wire grp_forwardHidden_fu_325_n_119;
  wire grp_forwardHidden_fu_325_n_120;
  wire grp_forwardHidden_fu_325_n_121;
  wire grp_forwardHidden_fu_325_n_122;
  wire grp_forwardHidden_fu_325_n_123;
  wire grp_forwardHidden_fu_325_n_124;
  wire grp_forwardHidden_fu_325_n_125;
  wire grp_forwardHidden_fu_325_n_126;
  wire grp_forwardHidden_fu_325_n_127;
  wire grp_forwardHidden_fu_325_n_128;
  wire grp_forwardHidden_fu_325_n_129;
  wire grp_forwardHidden_fu_325_n_130;
  wire grp_forwardHidden_fu_325_n_131;
  wire grp_forwardHidden_fu_325_n_132;
  wire grp_forwardHidden_fu_325_n_133;
  wire grp_forwardHidden_fu_325_n_134;
  wire grp_forwardHidden_fu_325_n_135;
  wire grp_forwardHidden_fu_325_n_136;
  wire grp_forwardHidden_fu_325_n_137;
  wire grp_forwardHidden_fu_325_n_138;
  wire grp_forwardHidden_fu_325_n_139;
  wire grp_forwardHidden_fu_325_n_140;
  wire grp_forwardHidden_fu_325_n_141;
  wire grp_forwardHidden_fu_325_n_142;
  wire grp_forwardHidden_fu_325_n_143;
  wire grp_forwardHidden_fu_325_n_144;
  wire grp_forwardHidden_fu_325_n_145;
  wire grp_forwardHidden_fu_325_n_146;
  wire grp_forwardHidden_fu_325_n_147;
  wire grp_forwardHidden_fu_325_n_148;
  wire grp_forwardHidden_fu_325_n_149;
  wire grp_forwardHidden_fu_325_n_150;
  wire grp_forwardHidden_fu_325_n_151;
  wire grp_forwardHidden_fu_325_n_152;
  wire grp_forwardHidden_fu_325_n_153;
  wire grp_forwardHidden_fu_325_n_154;
  wire grp_forwardHidden_fu_325_n_155;
  wire grp_forwardHidden_fu_325_n_156;
  wire grp_forwardHidden_fu_325_n_157;
  wire grp_forwardHidden_fu_325_n_158;
  wire grp_forwardHidden_fu_325_n_159;
  wire grp_forwardHidden_fu_325_n_160;
  wire grp_forwardHidden_fu_325_n_161;
  wire grp_forwardHidden_fu_325_n_162;
  wire grp_forwardHidden_fu_325_n_163;
  wire grp_forwardHidden_fu_325_n_164;
  wire grp_forwardHidden_fu_325_n_165;
  wire grp_forwardHidden_fu_325_n_166;
  wire grp_forwardHidden_fu_325_n_167;
  wire grp_forwardHidden_fu_325_n_168;
  wire grp_forwardHidden_fu_325_n_169;
  wire grp_forwardHidden_fu_325_n_170;
  wire grp_forwardHidden_fu_325_n_171;
  wire grp_forwardHidden_fu_325_n_172;
  wire grp_forwardHidden_fu_325_n_173;
  wire grp_forwardHidden_fu_325_n_174;
  wire grp_forwardHidden_fu_325_n_175;
  wire grp_forwardHidden_fu_325_n_176;
  wire grp_forwardHidden_fu_325_n_177;
  wire grp_forwardHidden_fu_325_n_178;
  wire grp_forwardHidden_fu_325_n_179;
  wire grp_forwardHidden_fu_325_n_180;
  wire grp_forwardHidden_fu_325_n_181;
  wire grp_forwardHidden_fu_325_n_182;
  wire grp_forwardHidden_fu_325_n_183;
  wire grp_forwardHidden_fu_325_n_184;
  wire grp_forwardHidden_fu_325_n_185;
  wire grp_forwardHidden_fu_325_n_186;
  wire grp_forwardHidden_fu_325_n_187;
  wire grp_forwardHidden_fu_325_n_188;
  wire grp_forwardHidden_fu_325_n_189;
  wire grp_forwardHidden_fu_325_n_190;
  wire grp_forwardHidden_fu_325_n_191;
  wire grp_forwardHidden_fu_325_n_192;
  wire grp_forwardHidden_fu_325_n_193;
  wire grp_forwardHidden_fu_325_n_194;
  wire grp_forwardHidden_fu_325_n_195;
  wire grp_forwardHidden_fu_325_n_196;
  wire grp_forwardHidden_fu_325_n_197;
  wire grp_forwardHidden_fu_325_n_198;
  wire grp_forwardHidden_fu_325_n_199;
  wire grp_forwardHidden_fu_325_n_200;
  wire grp_forwardHidden_fu_325_n_201;
  wire grp_forwardHidden_fu_325_n_202;
  wire grp_forwardHidden_fu_325_n_203;
  wire grp_forwardHidden_fu_325_n_204;
  wire grp_forwardHidden_fu_325_n_205;
  wire grp_forwardHidden_fu_325_n_206;
  wire grp_forwardHidden_fu_325_n_207;
  wire grp_forwardHidden_fu_325_n_208;
  wire grp_forwardHidden_fu_325_n_209;
  wire grp_forwardHidden_fu_325_n_210;
  wire grp_forwardHidden_fu_325_n_211;
  wire grp_forwardHidden_fu_325_n_212;
  wire grp_forwardHidden_fu_325_n_213;
  wire grp_forwardHidden_fu_325_n_214;
  wire grp_forwardHidden_fu_325_n_215;
  wire grp_forwardHidden_fu_325_n_216;
  wire grp_forwardHidden_fu_325_n_217;
  wire grp_forwardHidden_fu_325_n_218;
  wire grp_forwardHidden_fu_325_n_219;
  wire grp_forwardHidden_fu_325_n_220;
  wire grp_forwardHidden_fu_325_n_221;
  wire grp_forwardHidden_fu_325_n_222;
  wire grp_forwardHidden_fu_325_n_223;
  wire grp_forwardHidden_fu_325_n_224;
  wire grp_forwardHidden_fu_325_n_225;
  wire grp_forwardHidden_fu_325_n_226;
  wire grp_forwardHidden_fu_325_n_227;
  wire grp_forwardHidden_fu_325_n_228;
  wire grp_forwardHidden_fu_325_n_229;
  wire grp_forwardHidden_fu_325_n_230;
  wire grp_forwardHidden_fu_325_n_231;
  wire grp_forwardHidden_fu_325_n_232;
  wire grp_forwardHidden_fu_325_n_233;
  wire grp_forwardHidden_fu_325_n_234;
  wire grp_forwardHidden_fu_325_n_235;
  wire grp_forwardHidden_fu_325_n_236;
  wire grp_forwardHidden_fu_325_n_237;
  wire grp_forwardHidden_fu_325_n_238;
  wire grp_forwardHidden_fu_325_n_239;
  wire grp_forwardHidden_fu_325_n_24;
  wire grp_forwardHidden_fu_325_n_240;
  wire grp_forwardHidden_fu_325_n_241;
  wire grp_forwardHidden_fu_325_n_242;
  wire grp_forwardHidden_fu_325_n_243;
  wire grp_forwardHidden_fu_325_n_244;
  wire grp_forwardHidden_fu_325_n_245;
  wire grp_forwardHidden_fu_325_n_246;
  wire grp_forwardHidden_fu_325_n_247;
  wire grp_forwardHidden_fu_325_n_248;
  wire grp_forwardHidden_fu_325_n_249;
  wire grp_forwardHidden_fu_325_n_25;
  wire grp_forwardHidden_fu_325_n_250;
  wire grp_forwardHidden_fu_325_n_251;
  wire grp_forwardHidden_fu_325_n_252;
  wire grp_forwardHidden_fu_325_n_253;
  wire grp_forwardHidden_fu_325_n_254;
  wire grp_forwardHidden_fu_325_n_255;
  wire grp_forwardHidden_fu_325_n_256;
  wire grp_forwardHidden_fu_325_n_257;
  wire grp_forwardHidden_fu_325_n_258;
  wire grp_forwardHidden_fu_325_n_259;
  wire grp_forwardHidden_fu_325_n_26;
  wire grp_forwardHidden_fu_325_n_260;
  wire grp_forwardHidden_fu_325_n_261;
  wire grp_forwardHidden_fu_325_n_262;
  wire grp_forwardHidden_fu_325_n_263;
  wire grp_forwardHidden_fu_325_n_264;
  wire grp_forwardHidden_fu_325_n_265;
  wire grp_forwardHidden_fu_325_n_266;
  wire grp_forwardHidden_fu_325_n_267;
  wire grp_forwardHidden_fu_325_n_268;
  wire grp_forwardHidden_fu_325_n_269;
  wire grp_forwardHidden_fu_325_n_27;
  wire grp_forwardHidden_fu_325_n_270;
  wire grp_forwardHidden_fu_325_n_271;
  wire grp_forwardHidden_fu_325_n_272;
  wire grp_forwardHidden_fu_325_n_273;
  wire grp_forwardHidden_fu_325_n_274;
  wire grp_forwardHidden_fu_325_n_275;
  wire grp_forwardHidden_fu_325_n_276;
  wire grp_forwardHidden_fu_325_n_277;
  wire grp_forwardHidden_fu_325_n_278;
  wire grp_forwardHidden_fu_325_n_279;
  wire grp_forwardHidden_fu_325_n_28;
  wire grp_forwardHidden_fu_325_n_280;
  wire grp_forwardHidden_fu_325_n_281;
  wire grp_forwardHidden_fu_325_n_282;
  wire grp_forwardHidden_fu_325_n_283;
  wire grp_forwardHidden_fu_325_n_284;
  wire grp_forwardHidden_fu_325_n_285;
  wire grp_forwardHidden_fu_325_n_286;
  wire grp_forwardHidden_fu_325_n_287;
  wire grp_forwardHidden_fu_325_n_29;
  wire grp_forwardHidden_fu_325_n_30;
  wire grp_forwardHidden_fu_325_n_31;
  wire grp_forwardHidden_fu_325_n_32;
  wire grp_forwardHidden_fu_325_n_33;
  wire grp_forwardHidden_fu_325_n_34;
  wire grp_forwardHidden_fu_325_n_35;
  wire grp_forwardHidden_fu_325_n_36;
  wire grp_forwardHidden_fu_325_n_37;
  wire grp_forwardHidden_fu_325_n_38;
  wire grp_forwardHidden_fu_325_n_49;
  wire grp_forwardHidden_fu_325_n_50;
  wire grp_forwardHidden_fu_325_n_51;
  wire grp_forwardHidden_fu_325_n_52;
  wire grp_forwardHidden_fu_325_n_53;
  wire grp_forwardHidden_fu_325_n_54;
  wire grp_forwardHidden_fu_325_n_55;
  wire grp_forwardHidden_fu_325_n_56;
  wire grp_forwardHidden_fu_325_n_57;
  wire grp_forwardHidden_fu_325_n_58;
  wire grp_forwardHidden_fu_325_n_59;
  wire grp_forwardHidden_fu_325_n_60;
  wire grp_forwardHidden_fu_325_n_61;
  wire grp_forwardHidden_fu_325_n_62;
  wire grp_forwardHidden_fu_325_n_63;
  wire grp_forwardHidden_fu_325_n_64;
  wire grp_forwardHidden_fu_325_n_65;
  wire grp_forwardHidden_fu_325_n_66;
  wire grp_forwardHidden_fu_325_n_67;
  wire grp_forwardHidden_fu_325_n_68;
  wire grp_forwardHidden_fu_325_n_69;
  wire grp_forwardHidden_fu_325_n_70;
  wire grp_forwardHidden_fu_325_n_71;
  wire grp_forwardHidden_fu_325_n_72;
  wire grp_forwardHidden_fu_325_n_73;
  wire grp_forwardHidden_fu_325_n_74;
  wire grp_forwardHidden_fu_325_n_75;
  wire grp_forwardHidden_fu_325_n_76;
  wire grp_forwardHidden_fu_325_n_77;
  wire grp_forwardHidden_fu_325_n_78;
  wire grp_forwardHidden_fu_325_n_79;
  wire grp_forwardHidden_fu_325_n_80;
  wire grp_forwardHidden_fu_325_n_81;
  wire grp_forwardHidden_fu_325_n_82;
  wire grp_forwardHidden_fu_325_n_83;
  wire grp_forwardHidden_fu_325_n_84;
  wire grp_forwardHidden_fu_325_n_85;
  wire grp_forwardHidden_fu_325_n_86;
  wire grp_forwardHidden_fu_325_n_87;
  wire grp_forwardHidden_fu_325_n_88;
  wire grp_forwardHidden_fu_325_n_89;
  wire grp_forwardHidden_fu_325_n_90;
  wire grp_forwardHidden_fu_325_n_91;
  wire grp_forwardHidden_fu_325_n_92;
  wire grp_forwardHidden_fu_325_n_93;
  wire grp_forwardHidden_fu_325_n_94;
  wire grp_forwardHidden_fu_325_n_95;
  wire grp_forwardHidden_fu_325_n_96;
  wire grp_forwardHidden_fu_325_n_97;
  wire grp_forwardHidden_fu_325_n_98;
  wire grp_forwardHidden_fu_325_n_99;
  wire [7:7]grp_forwardHidden_fu_409_ap_return_0;
  wire [7:7]grp_forwardHidden_fu_409_ap_return_1;
  wire [7:7]grp_forwardHidden_fu_409_ap_return_2;
  wire [7:7]grp_forwardHidden_fu_409_ap_return_3;
  wire grp_forwardHidden_fu_409_n_40;
  wire grp_forwardHidden_fu_409_n_41;
  wire grp_forwardHidden_fu_409_n_42;
  wire grp_forwardHidden_fu_409_n_43;
  wire grp_forwardHidden_fu_409_n_44;
  wire grp_forwardHidden_fu_409_n_45;
  wire grp_forwardHidden_fu_409_n_46;
  wire grp_forwardHidden_fu_409_n_47;
  wire grp_forwardHidden_fu_409_n_48;
  wire grp_forwardHidden_fu_409_n_49;
  wire grp_forwardHidden_fu_409_n_50;
  wire grp_forwardHidden_fu_409_n_51;
  wire grp_forwardHidden_fu_409_n_52;
  wire grp_forwardHidden_fu_409_n_53;
  wire grp_forwardHidden_fu_409_n_54;
  wire grp_forwardHidden_fu_409_n_55;
  wire grp_forwardHidden_fu_409_n_56;
  wire grp_forwardHidden_fu_409_n_57;
  wire grp_forwardHidden_fu_409_n_58;
  wire grp_forwardHidden_fu_409_n_59;
  wire grp_forwardHidden_fu_409_n_60;
  wire grp_forwardHidden_fu_409_n_61;
  wire grp_forwardHidden_fu_409_n_62;
  wire grp_forwardHidden_fu_409_n_63;
  wire grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585_ap_start_reg;
  wire grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585_n_2;
  wire grp_train_step_Pipeline_VITIS_LOOP_141_4_fu_623_ap_done;
  wire grp_train_step_Pipeline_VITIS_LOOP_141_4_fu_623_n_0;
  wire [1:1]grp_updateHidden_fu_493_W1_0_0_o;
  wire [1:1]grp_updateHidden_fu_493_W1_0_1_o;
  wire [1:1]grp_updateHidden_fu_493_W1_0_2_o;
  wire [1:1]grp_updateHidden_fu_493_W1_0_3_o;
  wire [1:1]grp_updateHidden_fu_493_W1_1_0_o;
  wire [1:1]grp_updateHidden_fu_493_W1_1_1_o;
  wire [1:1]grp_updateHidden_fu_493_W1_1_2_o;
  wire [1:1]grp_updateHidden_fu_493_W1_1_3_o;
  wire [1:1]grp_updateHidden_fu_493_W1_2_0_o;
  wire [1:1]grp_updateHidden_fu_493_W1_2_1_o;
  wire [1:1]grp_updateHidden_fu_493_W1_2_2_o;
  wire [1:1]grp_updateHidden_fu_493_W1_2_3_o;
  wire [1:1]grp_updateHidden_fu_493_W1_3_0_o;
  wire [1:1]grp_updateHidden_fu_493_W1_3_1_o;
  wire [1:1]grp_updateHidden_fu_493_W1_3_2_o;
  wire [1:1]grp_updateHidden_fu_493_W1_3_3_o;
  wire [1:1]grp_updateHidden_fu_493_W1_4_0_o;
  wire [1:1]grp_updateHidden_fu_493_W1_4_1_o;
  wire [1:1]grp_updateHidden_fu_493_W1_4_2_o;
  wire [1:1]grp_updateHidden_fu_493_W1_4_3_o;
  wire [1:1]grp_updateHidden_fu_493_W1_5_0_o;
  wire [1:1]grp_updateHidden_fu_493_W1_5_1_o;
  wire [1:1]grp_updateHidden_fu_493_W1_5_2_o;
  wire [1:1]grp_updateHidden_fu_493_W1_5_3_o;
  wire [1:1]grp_updateHidden_fu_493_W1_6_0_o;
  wire [1:1]grp_updateHidden_fu_493_W1_6_1_o;
  wire [1:1]grp_updateHidden_fu_493_W1_6_2_o;
  wire [1:1]grp_updateHidden_fu_493_W1_6_3_o;
  wire [1:1]grp_updateHidden_fu_493_W1_7_0_o;
  wire [1:1]grp_updateHidden_fu_493_W1_7_1_o;
  wire [1:1]grp_updateHidden_fu_493_W1_7_2_o;
  wire [1:1]grp_updateHidden_fu_493_W1_7_3_o;
  wire grp_updateHidden_fu_493_ap_start_reg;
  wire grp_updateHidden_fu_493_n_0;
  wire icmp_ln146_fu_646_p2;
  wire icmp_ln146_reg_1011;
  wire [7:0]img_neg_0;
  wire [7:0]img_neg_1;
  wire [7:0]img_neg_2;
  wire [7:0]img_neg_3;
  wire [7:0]img_neg_4;
  wire [7:0]img_neg_5;
  wire [7:0]img_neg_6;
  wire [7:0]img_neg_7;
  wire [7:0]img_pos_0;
  wire [7:0]img_pos_1;
  wire [7:0]img_pos_2;
  wire [7:0]img_pos_3;
  wire [7:0]img_pos_4;
  wire [7:0]img_pos_5;
  wire [7:0]img_pos_6;
  wire [7:0]img_pos_7;
  wire [7:0]input_1_val_read_reg_947_pp0_iter1_reg;
  wire [7:0]input_2_val_read_reg_942_pp0_iter1_reg;
  wire [7:0]input_4_val_read_reg_937_pp0_iter1_reg;
  wire [7:0]input_6_val_read_reg_932_pp0_iter1_reg;
  wire interrupt;
  wire [3:0]leds_port;
  wire leds_port_ap_vld;
  wire [3:0]p_0_in;
  wire [7:0]s_axi_CTRL_ARADDR;
  wire s_axi_CTRL_ARREADY;
  wire s_axi_CTRL_ARVALID;
  wire [7:0]s_axi_CTRL_AWADDR;
  wire s_axi_CTRL_AWREADY;
  wire s_axi_CTRL_AWVALID;
  wire s_axi_CTRL_BREADY;
  wire s_axi_CTRL_BVALID;
  wire [31:0]s_axi_CTRL_RDATA;
  wire s_axi_CTRL_RREADY;
  wire s_axi_CTRL_RVALID;
  wire [31:0]s_axi_CTRL_WDATA;
  wire s_axi_CTRL_WREADY;
  wire [3:0]s_axi_CTRL_WSTRB;
  wire s_axi_CTRL_WVALID;
  wire [0:0]sample_idx;
  wire [31:1]sub_ln145_fu_640_p2;
  wire [6:6]train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed;
  wire [6:6]train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1;
  wire [6:6]train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2;
  wire [6:6]train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3;
  wire [6:6]train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4;
  wire [6:6]train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5;
  wire [6:6]train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6;
  wire [6:6]train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7;
  wire [3:0]trunc_ln1_reg_1021;

  assign W1_out_address0[4:1] = \^W1_out_address1 [4:1];
  assign W1_out_address0[0] = \<const0> ;
  assign W1_out_address1[4:1] = \^W1_out_address1 [4:1];
  assign W1_out_address1[0] = \<const0> ;
  assign W1_out_ce0 = W1_out_we1;
  assign W1_out_ce1 = W1_out_we1;
  assign W1_out_d0[7] = \^W1_out_d0 [1];
  assign W1_out_d0[6] = \^W1_out_d0 [1];
  assign W1_out_d0[5] = \^W1_out_d0 [1];
  assign W1_out_d0[4] = \^W1_out_d0 [1];
  assign W1_out_d0[3] = \^W1_out_d0 [1];
  assign W1_out_d0[2] = \^W1_out_d0 [1];
  assign W1_out_d0[1:0] = \^W1_out_d0 [1:0];
  assign W1_out_d1[7] = \^W1_out_d1 [1];
  assign W1_out_d1[6] = \^W1_out_d1 [1];
  assign W1_out_d1[5] = \^W1_out_d1 [1];
  assign W1_out_d1[4] = \^W1_out_d1 [1];
  assign W1_out_d1[3] = \^W1_out_d1 [1];
  assign W1_out_d1[2] = \^W1_out_d1 [1];
  assign W1_out_d1[1:0] = \^W1_out_d1 [1:0];
  assign W1_out_we0 = W1_out_we1;
  assign W2_out_d0[7] = \<const0> ;
  assign W2_out_d0[6] = \<const0> ;
  assign W2_out_d0[5] = \<const0> ;
  assign W2_out_d0[4] = \<const0> ;
  assign W2_out_d0[3] = \<const0> ;
  assign W2_out_d0[2] = \<const0> ;
  assign W2_out_d0[1] = \<const0> ;
  assign W2_out_d0[0] = \<const0> ;
  assign s_axi_CTRL_BRESP[1] = \<const0> ;
  assign s_axi_CTRL_BRESP[0] = \<const0> ;
  assign s_axi_CTRL_RRESP[1] = \<const0> ;
  assign s_axi_CTRL_RRESP[0] = \<const0> ;
  bd_0_hls_inst_0_train_step_CTRL_s_axi CTRL_s_axi_U
       (.D(ap_NS_fsm__0[1:0]),
        .\FSM_onehot_rstate_reg[1]_0 (s_axi_CTRL_ARREADY),
        .\FSM_onehot_wstate_reg[1]_0 (s_axi_CTRL_AWREADY),
        .\FSM_onehot_wstate_reg[2]_0 (s_axi_CTRL_WREADY),
        .Q({ap_CS_fsm_state12,ap_CS_fsm_state11,ap_CS_fsm_state10,\ap_CS_fsm_reg_n_0_[8] ,\ap_CS_fsm_reg_n_0_[7] ,\ap_CS_fsm_reg_n_0_[6] ,ap_CS_fsm_state6,\ap_CS_fsm_reg_n_0_[4] ,leds_port_ap_vld,ap_CS_fsm_state3,\ap_CS_fsm_reg_n_0_[1] ,ap_CS_fsm_state1}),
        .SR(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_done(ap_done),
        .ap_rst_n(ap_rst_n),
        .icmp_ln146_fu_646_p2(icmp_ln146_fu_646_p2),
        .img_neg_0(img_neg_0),
        .img_neg_1(img_neg_1),
        .img_neg_2(img_neg_2),
        .img_neg_3(img_neg_3),
        .img_neg_4(img_neg_4),
        .img_neg_5(img_neg_5),
        .img_neg_6(img_neg_6),
        .img_neg_7(img_neg_7),
        .img_pos_0(img_pos_0),
        .img_pos_1(img_pos_1),
        .img_pos_2(img_pos_2),
        .img_pos_3(img_pos_3),
        .img_pos_4(img_pos_4),
        .img_pos_5(img_pos_5),
        .img_pos_6(img_pos_6),
        .img_pos_7(img_pos_7),
        .\int_sample_idx_reg[0]_0 (sample_idx),
        .interrupt(interrupt),
        .s_axi_CTRL_ARADDR(s_axi_CTRL_ARADDR),
        .s_axi_CTRL_ARVALID(s_axi_CTRL_ARVALID),
        .s_axi_CTRL_AWADDR(s_axi_CTRL_AWADDR[7:2]),
        .s_axi_CTRL_AWVALID(s_axi_CTRL_AWVALID),
        .s_axi_CTRL_BREADY(s_axi_CTRL_BREADY),
        .s_axi_CTRL_BVALID(s_axi_CTRL_BVALID),
        .s_axi_CTRL_RDATA(s_axi_CTRL_RDATA),
        .s_axi_CTRL_RREADY(s_axi_CTRL_RREADY),
        .s_axi_CTRL_RVALID(s_axi_CTRL_RVALID),
        .s_axi_CTRL_WDATA(s_axi_CTRL_WDATA),
        .s_axi_CTRL_WSTRB(s_axi_CTRL_WSTRB),
        .s_axi_CTRL_WVALID(s_axi_CTRL_WVALID),
        .sub_ln145_fu_640_p2(sub_ln145_fu_640_p2));
  GND GND
       (.G(\<const0> ));
  FDSE #(
    .INIT(1'b0)) 
    \W1_0_0_reg[0] 
       (.C(ap_clk),
        .CE(W1_1_30),
        .D(W1_0_0[0]),
        .Q(W1_0_0[0]),
        .S(grp_updateHidden_fu_493_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \W1_0_0_reg[1] 
       (.C(ap_clk),
        .CE(W1_1_30),
        .D(grp_updateHidden_fu_493_W1_0_0_o),
        .Q(W1_0_0[1]),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    \W1_0_1_reg[0] 
       (.C(ap_clk),
        .CE(W1_1_30),
        .D(W1_0_1[0]),
        .Q(W1_0_1[0]),
        .S(grp_updateHidden_fu_493_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \W1_0_1_reg[1] 
       (.C(ap_clk),
        .CE(W1_1_30),
        .D(grp_updateHidden_fu_493_W1_0_1_o),
        .Q(W1_0_1[1]),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    \W1_0_2_reg[0] 
       (.C(ap_clk),
        .CE(W1_1_30),
        .D(W1_0_2[0]),
        .Q(W1_0_2[0]),
        .S(grp_updateHidden_fu_493_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \W1_0_2_reg[1] 
       (.C(ap_clk),
        .CE(W1_1_30),
        .D(grp_updateHidden_fu_493_W1_0_2_o),
        .Q(W1_0_2[1]),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    \W1_0_3_reg[0] 
       (.C(ap_clk),
        .CE(W1_1_30),
        .D(W1_0_3[0]),
        .Q(W1_0_3[0]),
        .S(grp_updateHidden_fu_493_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \W1_0_3_reg[1] 
       (.C(ap_clk),
        .CE(W1_1_30),
        .D(grp_updateHidden_fu_493_W1_0_3_o),
        .Q(W1_0_3[1]),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    \W1_1_0_reg[0] 
       (.C(ap_clk),
        .CE(W1_1_30),
        .D(W1_1_0[0]),
        .Q(W1_1_0[0]),
        .S(grp_updateHidden_fu_493_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \W1_1_0_reg[1] 
       (.C(ap_clk),
        .CE(W1_1_30),
        .D(grp_updateHidden_fu_493_W1_1_0_o),
        .Q(W1_1_0[1]),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    \W1_1_1_reg[0] 
       (.C(ap_clk),
        .CE(W1_1_30),
        .D(W1_1_1[0]),
        .Q(W1_1_1[0]),
        .S(grp_updateHidden_fu_493_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \W1_1_1_reg[1] 
       (.C(ap_clk),
        .CE(W1_1_30),
        .D(grp_updateHidden_fu_493_W1_1_1_o),
        .Q(W1_1_1[1]),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    \W1_1_2_reg[0] 
       (.C(ap_clk),
        .CE(W1_1_30),
        .D(W1_1_2[0]),
        .Q(W1_1_2[0]),
        .S(grp_updateHidden_fu_493_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \W1_1_2_reg[1] 
       (.C(ap_clk),
        .CE(W1_1_30),
        .D(grp_updateHidden_fu_493_W1_1_2_o),
        .Q(W1_1_2[1]),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    \W1_1_3_reg[0] 
       (.C(ap_clk),
        .CE(W1_1_30),
        .D(W1_1_3[0]),
        .Q(W1_1_3[0]),
        .S(grp_updateHidden_fu_493_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \W1_1_3_reg[1] 
       (.C(ap_clk),
        .CE(W1_1_30),
        .D(grp_updateHidden_fu_493_W1_1_3_o),
        .Q(W1_1_3[1]),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    \W1_2_0_reg[0] 
       (.C(ap_clk),
        .CE(W1_1_30),
        .D(W1_2_0[0]),
        .Q(W1_2_0[0]),
        .S(grp_updateHidden_fu_493_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \W1_2_0_reg[1] 
       (.C(ap_clk),
        .CE(W1_1_30),
        .D(grp_updateHidden_fu_493_W1_2_0_o),
        .Q(W1_2_0[1]),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    \W1_2_1_reg[0] 
       (.C(ap_clk),
        .CE(W1_1_30),
        .D(W1_2_1[0]),
        .Q(W1_2_1[0]),
        .S(grp_updateHidden_fu_493_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \W1_2_1_reg[1] 
       (.C(ap_clk),
        .CE(W1_1_30),
        .D(grp_updateHidden_fu_493_W1_2_1_o),
        .Q(W1_2_1[1]),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    \W1_2_2_reg[0] 
       (.C(ap_clk),
        .CE(W1_1_30),
        .D(W1_2_2[0]),
        .Q(W1_2_2[0]),
        .S(grp_updateHidden_fu_493_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \W1_2_2_reg[1] 
       (.C(ap_clk),
        .CE(W1_1_30),
        .D(grp_updateHidden_fu_493_W1_2_2_o),
        .Q(W1_2_2[1]),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    \W1_2_3_reg[0] 
       (.C(ap_clk),
        .CE(W1_1_30),
        .D(W1_2_3[0]),
        .Q(W1_2_3[0]),
        .S(grp_updateHidden_fu_493_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \W1_2_3_reg[1] 
       (.C(ap_clk),
        .CE(W1_1_30),
        .D(grp_updateHidden_fu_493_W1_2_3_o),
        .Q(W1_2_3[1]),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    \W1_3_0_reg[0] 
       (.C(ap_clk),
        .CE(W1_1_30),
        .D(W1_3_0[0]),
        .Q(W1_3_0[0]),
        .S(grp_updateHidden_fu_493_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \W1_3_0_reg[1] 
       (.C(ap_clk),
        .CE(W1_1_30),
        .D(grp_updateHidden_fu_493_W1_3_0_o),
        .Q(W1_3_0[1]),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    \W1_3_1_reg[0] 
       (.C(ap_clk),
        .CE(W1_1_30),
        .D(W1_3_1[0]),
        .Q(W1_3_1[0]),
        .S(grp_updateHidden_fu_493_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \W1_3_1_reg[1] 
       (.C(ap_clk),
        .CE(W1_1_30),
        .D(grp_updateHidden_fu_493_W1_3_1_o),
        .Q(W1_3_1[1]),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    \W1_3_2_reg[0] 
       (.C(ap_clk),
        .CE(W1_1_30),
        .D(W1_3_2[0]),
        .Q(W1_3_2[0]),
        .S(grp_updateHidden_fu_493_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \W1_3_2_reg[1] 
       (.C(ap_clk),
        .CE(W1_1_30),
        .D(grp_updateHidden_fu_493_W1_3_2_o),
        .Q(W1_3_2[1]),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    \W1_3_3_reg[0] 
       (.C(ap_clk),
        .CE(W1_1_30),
        .D(W1_3_3[0]),
        .Q(W1_3_3[0]),
        .S(grp_updateHidden_fu_493_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \W1_3_3_reg[1] 
       (.C(ap_clk),
        .CE(W1_1_30),
        .D(grp_updateHidden_fu_493_W1_3_3_o),
        .Q(W1_3_3[1]),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    \W1_4_0_reg[0] 
       (.C(ap_clk),
        .CE(W1_1_30),
        .D(W1_4_0[0]),
        .Q(W1_4_0[0]),
        .S(grp_updateHidden_fu_493_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \W1_4_0_reg[1] 
       (.C(ap_clk),
        .CE(W1_1_30),
        .D(grp_updateHidden_fu_493_W1_4_0_o),
        .Q(W1_4_0[1]),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    \W1_4_1_reg[0] 
       (.C(ap_clk),
        .CE(W1_1_30),
        .D(W1_4_1[0]),
        .Q(W1_4_1[0]),
        .S(grp_updateHidden_fu_493_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \W1_4_1_reg[1] 
       (.C(ap_clk),
        .CE(W1_1_30),
        .D(grp_updateHidden_fu_493_W1_4_1_o),
        .Q(W1_4_1[1]),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    \W1_4_2_reg[0] 
       (.C(ap_clk),
        .CE(W1_1_30),
        .D(W1_4_2[0]),
        .Q(W1_4_2[0]),
        .S(grp_updateHidden_fu_493_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \W1_4_2_reg[1] 
       (.C(ap_clk),
        .CE(W1_1_30),
        .D(grp_updateHidden_fu_493_W1_4_2_o),
        .Q(W1_4_2[1]),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    \W1_4_3_reg[0] 
       (.C(ap_clk),
        .CE(W1_1_30),
        .D(W1_4_3[0]),
        .Q(W1_4_3[0]),
        .S(grp_updateHidden_fu_493_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \W1_4_3_reg[1] 
       (.C(ap_clk),
        .CE(W1_1_30),
        .D(grp_updateHidden_fu_493_W1_4_3_o),
        .Q(W1_4_3[1]),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    \W1_5_0_reg[0] 
       (.C(ap_clk),
        .CE(W1_1_30),
        .D(W1_5_0[0]),
        .Q(W1_5_0[0]),
        .S(grp_updateHidden_fu_493_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \W1_5_0_reg[1] 
       (.C(ap_clk),
        .CE(W1_1_30),
        .D(grp_updateHidden_fu_493_W1_5_0_o),
        .Q(W1_5_0[1]),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    \W1_5_1_reg[0] 
       (.C(ap_clk),
        .CE(W1_1_30),
        .D(W1_5_1[0]),
        .Q(W1_5_1[0]),
        .S(grp_updateHidden_fu_493_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \W1_5_1_reg[1] 
       (.C(ap_clk),
        .CE(W1_1_30),
        .D(grp_updateHidden_fu_493_W1_5_1_o),
        .Q(W1_5_1[1]),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    \W1_5_2_reg[0] 
       (.C(ap_clk),
        .CE(W1_1_30),
        .D(W1_5_2[0]),
        .Q(W1_5_2[0]),
        .S(grp_updateHidden_fu_493_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \W1_5_2_reg[1] 
       (.C(ap_clk),
        .CE(W1_1_30),
        .D(grp_updateHidden_fu_493_W1_5_2_o),
        .Q(W1_5_2[1]),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    \W1_5_3_reg[0] 
       (.C(ap_clk),
        .CE(W1_1_30),
        .D(W1_5_3[0]),
        .Q(W1_5_3[0]),
        .S(grp_updateHidden_fu_493_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \W1_5_3_reg[1] 
       (.C(ap_clk),
        .CE(W1_1_30),
        .D(grp_updateHidden_fu_493_W1_5_3_o),
        .Q(W1_5_3[1]),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    \W1_6_0_reg[0] 
       (.C(ap_clk),
        .CE(W1_1_30),
        .D(W1_6_0[0]),
        .Q(W1_6_0[0]),
        .S(grp_updateHidden_fu_493_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \W1_6_0_reg[1] 
       (.C(ap_clk),
        .CE(W1_1_30),
        .D(grp_updateHidden_fu_493_W1_6_0_o),
        .Q(W1_6_0[1]),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    \W1_6_1_reg[0] 
       (.C(ap_clk),
        .CE(W1_1_30),
        .D(W1_6_1[0]),
        .Q(W1_6_1[0]),
        .S(grp_updateHidden_fu_493_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \W1_6_1_reg[1] 
       (.C(ap_clk),
        .CE(W1_1_30),
        .D(grp_updateHidden_fu_493_W1_6_1_o),
        .Q(W1_6_1[1]),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    \W1_6_2_reg[0] 
       (.C(ap_clk),
        .CE(W1_1_30),
        .D(W1_6_2[0]),
        .Q(W1_6_2[0]),
        .S(grp_updateHidden_fu_493_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \W1_6_2_reg[1] 
       (.C(ap_clk),
        .CE(W1_1_30),
        .D(grp_updateHidden_fu_493_W1_6_2_o),
        .Q(W1_6_2[1]),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    \W1_6_3_reg[0] 
       (.C(ap_clk),
        .CE(W1_1_30),
        .D(W1_6_3[0]),
        .Q(W1_6_3[0]),
        .S(grp_updateHidden_fu_493_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \W1_6_3_reg[1] 
       (.C(ap_clk),
        .CE(W1_1_30),
        .D(grp_updateHidden_fu_493_W1_6_3_o),
        .Q(W1_6_3[1]),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    \W1_7_0_reg[0] 
       (.C(ap_clk),
        .CE(W1_1_30),
        .D(W1_7_0[0]),
        .Q(W1_7_0[0]),
        .S(grp_updateHidden_fu_493_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \W1_7_0_reg[1] 
       (.C(ap_clk),
        .CE(W1_1_30),
        .D(grp_updateHidden_fu_493_W1_7_0_o),
        .Q(W1_7_0[1]),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    \W1_7_1_reg[0] 
       (.C(ap_clk),
        .CE(W1_1_30),
        .D(W1_7_1[0]),
        .Q(W1_7_1[0]),
        .S(grp_updateHidden_fu_493_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \W1_7_1_reg[1] 
       (.C(ap_clk),
        .CE(W1_1_30),
        .D(grp_updateHidden_fu_493_W1_7_1_o),
        .Q(W1_7_1[1]),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    \W1_7_2_reg[0] 
       (.C(ap_clk),
        .CE(W1_1_30),
        .D(W1_7_2[0]),
        .Q(W1_7_2[0]),
        .S(grp_updateHidden_fu_493_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \W1_7_2_reg[1] 
       (.C(ap_clk),
        .CE(W1_1_30),
        .D(grp_updateHidden_fu_493_W1_7_2_o),
        .Q(W1_7_2[1]),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    \W1_7_3_reg[0] 
       (.C(ap_clk),
        .CE(W1_1_30),
        .D(W1_7_3[0]),
        .Q(W1_7_3[0]),
        .S(grp_updateHidden_fu_493_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \W1_7_3_reg[1] 
       (.C(ap_clk),
        .CE(W1_1_30),
        .D(grp_updateHidden_fu_493_W1_7_3_o),
        .Q(W1_7_3[1]),
        .R(1'b0));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[0]),
        .Q(ap_CS_fsm_state1),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state10),
        .Q(ap_CS_fsm_state11),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[11]),
        .Q(ap_CS_fsm_state12),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[1]),
        .Q(\ap_CS_fsm_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[1] ),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state3),
        .Q(leds_port_ap_vld),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(leds_port_ap_vld),
        .Q(\ap_CS_fsm_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[4] ),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state6),
        .Q(\ap_CS_fsm_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[6] ),
        .Q(\ap_CS_fsm_reg_n_0_[7] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[7] ),
        .Q(\ap_CS_fsm_reg_n_0_[8] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[8] ),
        .Q(ap_CS_fsm_state10),
        .R(ap_rst_n_inv));
  bd_0_hls_inst_0_train_step_forwardHidden grp_forwardHidden_fu_325
       (.DI({grp_forwardHidden_fu_325_n_68,grp_forwardHidden_fu_325_n_69,grp_forwardHidden_fu_325_n_70}),
        .Q(a_reg),
        .S(grp_forwardHidden_fu_325_n_64),
        .W1_0_0(W1_0_0),
        .W1_0_1(W1_0_1),
        .W1_0_2(W1_0_2),
        .W1_0_3(W1_0_3),
        .W1_1_0(W1_1_0),
        .W1_1_0_int_reg(W1_1_0_int_reg),
        .\W1_1_0_int_reg_reg[1]_0 ({grp_forwardHidden_fu_325_n_192,grp_forwardHidden_fu_325_n_193,grp_forwardHidden_fu_325_n_194}),
        .W1_1_1(W1_1_1),
        .W1_1_1_int_reg(W1_1_1_int_reg),
        .\W1_1_1_int_reg_reg[0]_0 (grp_forwardHidden_fu_325_n_65),
        .\W1_1_1_int_reg_reg[0]_1 ({grp_forwardHidden_fu_325_n_71,grp_forwardHidden_fu_325_n_72,grp_forwardHidden_fu_325_n_73}),
        .\W1_1_1_int_reg_reg[1]_0 ({grp_forwardHidden_fu_325_n_195,grp_forwardHidden_fu_325_n_196,grp_forwardHidden_fu_325_n_197}),
        .W1_1_2(W1_1_2),
        .W1_1_2_int_reg(W1_1_2_int_reg),
        .\W1_1_2_int_reg_reg[0]_0 (grp_forwardHidden_fu_325_n_66),
        .\W1_1_2_int_reg_reg[0]_1 ({grp_forwardHidden_fu_325_n_74,grp_forwardHidden_fu_325_n_75,grp_forwardHidden_fu_325_n_76}),
        .\W1_1_2_int_reg_reg[1]_0 ({grp_forwardHidden_fu_325_n_198,grp_forwardHidden_fu_325_n_199,grp_forwardHidden_fu_325_n_200}),
        .W1_1_3(W1_1_3),
        .W1_1_3_int_reg(W1_1_3_int_reg),
        .\W1_1_3_int_reg_reg[0]_0 (grp_forwardHidden_fu_325_n_67),
        .\W1_1_3_int_reg_reg[0]_1 ({grp_forwardHidden_fu_325_n_77,grp_forwardHidden_fu_325_n_78,grp_forwardHidden_fu_325_n_79}),
        .\W1_1_3_int_reg_reg[1]_0 ({grp_forwardHidden_fu_325_n_201,grp_forwardHidden_fu_325_n_202,grp_forwardHidden_fu_325_n_203}),
        .W1_2_0(W1_2_0),
        .W1_2_0_int_reg(W1_2_0_int_reg),
        .\W1_2_0_int_reg_reg[0]_0 (grp_forwardHidden_fu_325_n_96),
        .\W1_2_0_int_reg_reg[0]_1 ({grp_forwardHidden_fu_325_n_100,grp_forwardHidden_fu_325_n_101,grp_forwardHidden_fu_325_n_102}),
        .\W1_2_0_int_reg_reg[1]_0 ({grp_forwardHidden_fu_325_n_216,grp_forwardHidden_fu_325_n_217,grp_forwardHidden_fu_325_n_218}),
        .W1_2_1(W1_2_1),
        .W1_2_1_int_reg(W1_2_1_int_reg),
        .\W1_2_1_int_reg_reg[0]_0 (grp_forwardHidden_fu_325_n_97),
        .\W1_2_1_int_reg_reg[0]_1 ({grp_forwardHidden_fu_325_n_103,grp_forwardHidden_fu_325_n_104,grp_forwardHidden_fu_325_n_105}),
        .\W1_2_1_int_reg_reg[1]_0 ({grp_forwardHidden_fu_325_n_219,grp_forwardHidden_fu_325_n_220,grp_forwardHidden_fu_325_n_221}),
        .W1_2_2(W1_2_2),
        .W1_2_2_int_reg(W1_2_2_int_reg),
        .\W1_2_2_int_reg_reg[0]_0 (grp_forwardHidden_fu_325_n_98),
        .\W1_2_2_int_reg_reg[0]_1 ({grp_forwardHidden_fu_325_n_106,grp_forwardHidden_fu_325_n_107,grp_forwardHidden_fu_325_n_108}),
        .\W1_2_2_int_reg_reg[1]_0 ({grp_forwardHidden_fu_325_n_222,grp_forwardHidden_fu_325_n_223,grp_forwardHidden_fu_325_n_224}),
        .W1_2_3(W1_2_3),
        .W1_2_3_int_reg(W1_2_3_int_reg),
        .\W1_2_3_int_reg_reg[0]_0 (grp_forwardHidden_fu_325_n_99),
        .\W1_2_3_int_reg_reg[0]_1 ({grp_forwardHidden_fu_325_n_109,grp_forwardHidden_fu_325_n_110,grp_forwardHidden_fu_325_n_111}),
        .\W1_2_3_int_reg_reg[1]_0 ({grp_forwardHidden_fu_325_n_225,grp_forwardHidden_fu_325_n_226,grp_forwardHidden_fu_325_n_227}),
        .W1_3_0(W1_3_0),
        .W1_3_1(W1_3_1),
        .W1_3_2(W1_3_2),
        .W1_3_3(W1_3_3),
        .W1_4_0(W1_4_0),
        .W1_4_0_int_reg(W1_4_0_int_reg),
        .\W1_4_0_int_reg_reg[0]_0 (grp_forwardHidden_fu_325_n_128),
        .\W1_4_0_int_reg_reg[0]_1 ({grp_forwardHidden_fu_325_n_132,grp_forwardHidden_fu_325_n_133,grp_forwardHidden_fu_325_n_134}),
        .\W1_4_0_int_reg_reg[1]_0 ({grp_forwardHidden_fu_325_n_240,grp_forwardHidden_fu_325_n_241,grp_forwardHidden_fu_325_n_242}),
        .W1_4_1(W1_4_1),
        .W1_4_1_int_reg(W1_4_1_int_reg),
        .\W1_4_1_int_reg_reg[0]_0 (grp_forwardHidden_fu_325_n_129),
        .\W1_4_1_int_reg_reg[0]_1 ({grp_forwardHidden_fu_325_n_135,grp_forwardHidden_fu_325_n_136,grp_forwardHidden_fu_325_n_137}),
        .\W1_4_1_int_reg_reg[1]_0 ({grp_forwardHidden_fu_325_n_243,grp_forwardHidden_fu_325_n_244,grp_forwardHidden_fu_325_n_245}),
        .W1_4_2(W1_4_2),
        .W1_4_2_int_reg(W1_4_2_int_reg),
        .\W1_4_2_int_reg_reg[0]_0 (grp_forwardHidden_fu_325_n_130),
        .\W1_4_2_int_reg_reg[0]_1 ({grp_forwardHidden_fu_325_n_138,grp_forwardHidden_fu_325_n_139,grp_forwardHidden_fu_325_n_140}),
        .\W1_4_2_int_reg_reg[1]_0 ({grp_forwardHidden_fu_325_n_246,grp_forwardHidden_fu_325_n_247,grp_forwardHidden_fu_325_n_248}),
        .W1_4_3(W1_4_3),
        .W1_4_3_int_reg(W1_4_3_int_reg),
        .\W1_4_3_int_reg_reg[0]_0 (grp_forwardHidden_fu_325_n_131),
        .\W1_4_3_int_reg_reg[0]_1 ({grp_forwardHidden_fu_325_n_141,grp_forwardHidden_fu_325_n_142,grp_forwardHidden_fu_325_n_143}),
        .\W1_4_3_int_reg_reg[1]_0 ({grp_forwardHidden_fu_325_n_249,grp_forwardHidden_fu_325_n_250,grp_forwardHidden_fu_325_n_251}),
        .W1_5_0(W1_5_0),
        .W1_5_1(W1_5_1),
        .W1_5_2(W1_5_2),
        .W1_5_3(W1_5_3),
        .W1_6_0(W1_6_0),
        .W1_6_0_int_reg(W1_6_0_int_reg),
        .\W1_6_0_int_reg_reg[0]_0 (grp_forwardHidden_fu_325_n_160),
        .\W1_6_0_int_reg_reg[0]_1 ({grp_forwardHidden_fu_325_n_164,grp_forwardHidden_fu_325_n_165,grp_forwardHidden_fu_325_n_166}),
        .\W1_6_0_int_reg_reg[1]_0 ({grp_forwardHidden_fu_325_n_264,grp_forwardHidden_fu_325_n_265,grp_forwardHidden_fu_325_n_266}),
        .W1_6_1(W1_6_1),
        .W1_6_1_int_reg(W1_6_1_int_reg),
        .\W1_6_1_int_reg_reg[0]_0 (grp_forwardHidden_fu_325_n_161),
        .\W1_6_1_int_reg_reg[0]_1 ({grp_forwardHidden_fu_325_n_167,grp_forwardHidden_fu_325_n_168,grp_forwardHidden_fu_325_n_169}),
        .\W1_6_1_int_reg_reg[1]_0 ({grp_forwardHidden_fu_325_n_267,grp_forwardHidden_fu_325_n_268,grp_forwardHidden_fu_325_n_269}),
        .W1_6_2(W1_6_2),
        .W1_6_2_int_reg(W1_6_2_int_reg),
        .\W1_6_2_int_reg_reg[0]_0 (grp_forwardHidden_fu_325_n_162),
        .\W1_6_2_int_reg_reg[0]_1 ({grp_forwardHidden_fu_325_n_170,grp_forwardHidden_fu_325_n_171,grp_forwardHidden_fu_325_n_172}),
        .\W1_6_2_int_reg_reg[1]_0 ({grp_forwardHidden_fu_325_n_270,grp_forwardHidden_fu_325_n_271,grp_forwardHidden_fu_325_n_272}),
        .W1_6_3(W1_6_3),
        .W1_6_3_int_reg(W1_6_3_int_reg),
        .\W1_6_3_int_reg_reg[0]_0 (grp_forwardHidden_fu_325_n_163),
        .\W1_6_3_int_reg_reg[0]_1 ({grp_forwardHidden_fu_325_n_173,grp_forwardHidden_fu_325_n_174,grp_forwardHidden_fu_325_n_175}),
        .\W1_6_3_int_reg_reg[1]_0 ({grp_forwardHidden_fu_325_n_273,grp_forwardHidden_fu_325_n_274,grp_forwardHidden_fu_325_n_275}),
        .W1_7_0(W1_7_0),
        .W1_7_1(W1_7_1),
        .W1_7_2(W1_7_2),
        .W1_7_3(W1_7_3),
        .ap_clk(ap_clk),
        .b_reg(b_reg),
        .\b_reg_reg[0] (grp_forwardHidden_fu_325_n_49),
        .\b_reg_reg[0]_0 (grp_forwardHidden_fu_325_n_50),
        .\b_reg_reg[0]_1 (grp_forwardHidden_fu_325_n_51),
        .\b_reg_reg[0]_10 (grp_forwardHidden_fu_325_n_60),
        .\b_reg_reg[0]_11 (grp_forwardHidden_fu_325_n_61),
        .\b_reg_reg[0]_12 (grp_forwardHidden_fu_325_n_62),
        .\b_reg_reg[0]_13 (grp_forwardHidden_fu_325_n_63),
        .\b_reg_reg[0]_14 (grp_forwardHidden_fu_325_n_80),
        .\b_reg_reg[0]_15 (grp_forwardHidden_fu_325_n_81),
        .\b_reg_reg[0]_16 (grp_forwardHidden_fu_325_n_82),
        .\b_reg_reg[0]_17 (grp_forwardHidden_fu_325_n_83),
        .\b_reg_reg[0]_18 ({grp_forwardHidden_fu_325_n_84,grp_forwardHidden_fu_325_n_85,grp_forwardHidden_fu_325_n_86}),
        .\b_reg_reg[0]_19 ({grp_forwardHidden_fu_325_n_87,grp_forwardHidden_fu_325_n_88,grp_forwardHidden_fu_325_n_89}),
        .\b_reg_reg[0]_2 (grp_forwardHidden_fu_325_n_52),
        .\b_reg_reg[0]_20 ({grp_forwardHidden_fu_325_n_90,grp_forwardHidden_fu_325_n_91,grp_forwardHidden_fu_325_n_92}),
        .\b_reg_reg[0]_21 ({grp_forwardHidden_fu_325_n_93,grp_forwardHidden_fu_325_n_94,grp_forwardHidden_fu_325_n_95}),
        .\b_reg_reg[0]_22 (grp_forwardHidden_fu_325_n_112),
        .\b_reg_reg[0]_23 (grp_forwardHidden_fu_325_n_113),
        .\b_reg_reg[0]_24 (grp_forwardHidden_fu_325_n_114),
        .\b_reg_reg[0]_25 (grp_forwardHidden_fu_325_n_115),
        .\b_reg_reg[0]_26 ({grp_forwardHidden_fu_325_n_116,grp_forwardHidden_fu_325_n_117,grp_forwardHidden_fu_325_n_118}),
        .\b_reg_reg[0]_27 ({grp_forwardHidden_fu_325_n_119,grp_forwardHidden_fu_325_n_120,grp_forwardHidden_fu_325_n_121}),
        .\b_reg_reg[0]_28 ({grp_forwardHidden_fu_325_n_122,grp_forwardHidden_fu_325_n_123,grp_forwardHidden_fu_325_n_124}),
        .\b_reg_reg[0]_29 ({grp_forwardHidden_fu_325_n_125,grp_forwardHidden_fu_325_n_126,grp_forwardHidden_fu_325_n_127}),
        .\b_reg_reg[0]_3 (grp_forwardHidden_fu_325_n_53),
        .\b_reg_reg[0]_30 (grp_forwardHidden_fu_325_n_144),
        .\b_reg_reg[0]_31 (grp_forwardHidden_fu_325_n_145),
        .\b_reg_reg[0]_32 (grp_forwardHidden_fu_325_n_146),
        .\b_reg_reg[0]_33 (grp_forwardHidden_fu_325_n_147),
        .\b_reg_reg[0]_34 ({grp_forwardHidden_fu_325_n_148,grp_forwardHidden_fu_325_n_149,grp_forwardHidden_fu_325_n_150}),
        .\b_reg_reg[0]_35 ({grp_forwardHidden_fu_325_n_151,grp_forwardHidden_fu_325_n_152,grp_forwardHidden_fu_325_n_153}),
        .\b_reg_reg[0]_36 ({grp_forwardHidden_fu_325_n_154,grp_forwardHidden_fu_325_n_155,grp_forwardHidden_fu_325_n_156}),
        .\b_reg_reg[0]_37 ({grp_forwardHidden_fu_325_n_157,grp_forwardHidden_fu_325_n_158,grp_forwardHidden_fu_325_n_159}),
        .\b_reg_reg[0]_38 (grp_forwardHidden_fu_325_n_176),
        .\b_reg_reg[0]_39 (grp_forwardHidden_fu_325_n_177),
        .\b_reg_reg[0]_4 (grp_forwardHidden_fu_325_n_54),
        .\b_reg_reg[0]_40 (grp_forwardHidden_fu_325_n_178),
        .\b_reg_reg[0]_41 (grp_forwardHidden_fu_325_n_179),
        .\b_reg_reg[0]_42 ({grp_forwardHidden_fu_325_n_180,grp_forwardHidden_fu_325_n_181,grp_forwardHidden_fu_325_n_182}),
        .\b_reg_reg[0]_43 ({grp_forwardHidden_fu_325_n_183,grp_forwardHidden_fu_325_n_184,grp_forwardHidden_fu_325_n_185}),
        .\b_reg_reg[0]_44 ({grp_forwardHidden_fu_325_n_186,grp_forwardHidden_fu_325_n_187,grp_forwardHidden_fu_325_n_188}),
        .\b_reg_reg[0]_45 ({grp_forwardHidden_fu_325_n_189,grp_forwardHidden_fu_325_n_190,grp_forwardHidden_fu_325_n_191}),
        .\b_reg_reg[0]_5 (grp_forwardHidden_fu_325_n_55),
        .\b_reg_reg[0]_6 (grp_forwardHidden_fu_325_n_56),
        .\b_reg_reg[0]_7 (grp_forwardHidden_fu_325_n_57),
        .\b_reg_reg[0]_8 (grp_forwardHidden_fu_325_n_58),
        .\b_reg_reg[0]_9 (grp_forwardHidden_fu_325_n_59),
        .\b_reg_reg[1] (grp_forwardHidden_fu_325_n_24),
        .\b_reg_reg[1]_0 (grp_forwardHidden_fu_325_n_25),
        .\b_reg_reg[1]_1 (grp_forwardHidden_fu_325_n_26),
        .\b_reg_reg[1]_10 (grp_forwardHidden_fu_325_n_35),
        .\b_reg_reg[1]_11 (grp_forwardHidden_fu_325_n_36),
        .\b_reg_reg[1]_12 (grp_forwardHidden_fu_325_n_37),
        .\b_reg_reg[1]_13 (grp_forwardHidden_fu_325_n_38),
        .\b_reg_reg[1]_14 ({grp_forwardHidden_fu_325_n_204,grp_forwardHidden_fu_325_n_205,grp_forwardHidden_fu_325_n_206}),
        .\b_reg_reg[1]_15 ({grp_forwardHidden_fu_325_n_207,grp_forwardHidden_fu_325_n_208,grp_forwardHidden_fu_325_n_209}),
        .\b_reg_reg[1]_16 ({grp_forwardHidden_fu_325_n_210,grp_forwardHidden_fu_325_n_211,grp_forwardHidden_fu_325_n_212}),
        .\b_reg_reg[1]_17 ({grp_forwardHidden_fu_325_n_213,grp_forwardHidden_fu_325_n_214,grp_forwardHidden_fu_325_n_215}),
        .\b_reg_reg[1]_18 ({grp_forwardHidden_fu_325_n_228,grp_forwardHidden_fu_325_n_229,grp_forwardHidden_fu_325_n_230}),
        .\b_reg_reg[1]_19 ({grp_forwardHidden_fu_325_n_231,grp_forwardHidden_fu_325_n_232,grp_forwardHidden_fu_325_n_233}),
        .\b_reg_reg[1]_2 (grp_forwardHidden_fu_325_n_27),
        .\b_reg_reg[1]_20 ({grp_forwardHidden_fu_325_n_234,grp_forwardHidden_fu_325_n_235,grp_forwardHidden_fu_325_n_236}),
        .\b_reg_reg[1]_21 ({grp_forwardHidden_fu_325_n_237,grp_forwardHidden_fu_325_n_238,grp_forwardHidden_fu_325_n_239}),
        .\b_reg_reg[1]_22 ({grp_forwardHidden_fu_325_n_252,grp_forwardHidden_fu_325_n_253,grp_forwardHidden_fu_325_n_254}),
        .\b_reg_reg[1]_23 ({grp_forwardHidden_fu_325_n_255,grp_forwardHidden_fu_325_n_256,grp_forwardHidden_fu_325_n_257}),
        .\b_reg_reg[1]_24 ({grp_forwardHidden_fu_325_n_258,grp_forwardHidden_fu_325_n_259,grp_forwardHidden_fu_325_n_260}),
        .\b_reg_reg[1]_25 ({grp_forwardHidden_fu_325_n_261,grp_forwardHidden_fu_325_n_262,grp_forwardHidden_fu_325_n_263}),
        .\b_reg_reg[1]_26 ({grp_forwardHidden_fu_325_n_276,grp_forwardHidden_fu_325_n_277,grp_forwardHidden_fu_325_n_278}),
        .\b_reg_reg[1]_27 ({grp_forwardHidden_fu_325_n_279,grp_forwardHidden_fu_325_n_280,grp_forwardHidden_fu_325_n_281}),
        .\b_reg_reg[1]_28 ({grp_forwardHidden_fu_325_n_282,grp_forwardHidden_fu_325_n_283,grp_forwardHidden_fu_325_n_284}),
        .\b_reg_reg[1]_29 ({grp_forwardHidden_fu_325_n_285,grp_forwardHidden_fu_325_n_286,grp_forwardHidden_fu_325_n_287}),
        .\b_reg_reg[1]_3 (grp_forwardHidden_fu_325_n_28),
        .\b_reg_reg[1]_4 (grp_forwardHidden_fu_325_n_29),
        .\b_reg_reg[1]_5 (grp_forwardHidden_fu_325_n_30),
        .\b_reg_reg[1]_6 (grp_forwardHidden_fu_325_n_31),
        .\b_reg_reg[1]_7 (grp_forwardHidden_fu_325_n_32),
        .\b_reg_reg[1]_8 (grp_forwardHidden_fu_325_n_33),
        .\b_reg_reg[1]_9 (grp_forwardHidden_fu_325_n_34),
        .img_pos_0(img_pos_0),
        .img_pos_1(img_pos_1),
        .img_pos_2(img_pos_2),
        .img_pos_3(img_pos_3),
        .img_pos_4(img_pos_4),
        .img_pos_5(img_pos_5),
        .img_pos_6(img_pos_6),
        .img_pos_7(img_pos_7),
        .input_1_val_read_reg_947_pp0_iter1_reg(input_1_val_read_reg_947_pp0_iter1_reg),
        .input_2_val_read_reg_942_pp0_iter1_reg(input_2_val_read_reg_942_pp0_iter1_reg),
        .input_4_val_read_reg_937_pp0_iter1_reg(input_4_val_read_reg_937_pp0_iter1_reg),
        .input_6_val_read_reg_932_pp0_iter1_reg(input_6_val_read_reg_932_pp0_iter1_reg),
        .\m_reg_reg[8] ({grp_forwardHidden_fu_409_n_40,grp_forwardHidden_fu_409_n_41,grp_forwardHidden_fu_409_n_42,grp_forwardHidden_fu_409_n_43,grp_forwardHidden_fu_409_n_44,grp_forwardHidden_fu_409_n_45,grp_forwardHidden_fu_409_n_46,grp_forwardHidden_fu_409_n_47}),
        .\m_reg_reg[8]_0 ({grp_forwardHidden_fu_409_n_48,grp_forwardHidden_fu_409_n_49,grp_forwardHidden_fu_409_n_50,grp_forwardHidden_fu_409_n_51,grp_forwardHidden_fu_409_n_52,grp_forwardHidden_fu_409_n_53,grp_forwardHidden_fu_409_n_54,grp_forwardHidden_fu_409_n_55}),
        .\m_reg_reg[8]_1 ({grp_forwardHidden_fu_409_n_56,grp_forwardHidden_fu_409_n_57,grp_forwardHidden_fu_409_n_58,grp_forwardHidden_fu_409_n_59,grp_forwardHidden_fu_409_n_60,grp_forwardHidden_fu_409_n_61,grp_forwardHidden_fu_409_n_62,grp_forwardHidden_fu_409_n_63}),
        .x_3_fu_751_p2(grp_forwardHidden_fu_325_ap_return_3),
        .x_4_fu_685_p2(grp_forwardHidden_fu_325_ap_return_1),
        .x_5_fu_718_p2(grp_forwardHidden_fu_325_ap_return_2),
        .x_fu_652_p2(grp_forwardHidden_fu_325_ap_return_0));
  bd_0_hls_inst_0_train_step_forwardHidden_0 grp_forwardHidden_fu_409
       (.D(img_neg_0),
        .DI({grp_forwardHidden_fu_325_n_68,grp_forwardHidden_fu_325_n_69,grp_forwardHidden_fu_325_n_70}),
        .Q(a_reg),
        .S(grp_forwardHidden_fu_325_n_64),
        .W1_1_0_int_reg(W1_1_0_int_reg),
        .W1_1_1_int_reg(W1_1_1_int_reg),
        .W1_1_2_int_reg(W1_1_2_int_reg),
        .W1_1_3_int_reg(W1_1_3_int_reg),
        .W1_2_0_int_reg(W1_2_0_int_reg),
        .W1_2_1_int_reg(W1_2_1_int_reg),
        .W1_2_2_int_reg(W1_2_2_int_reg),
        .W1_2_3_int_reg(W1_2_3_int_reg),
        .W1_4_0_int_reg(W1_4_0_int_reg),
        .W1_4_1_int_reg(W1_4_1_int_reg),
        .W1_4_2_int_reg(W1_4_2_int_reg),
        .W1_4_3_int_reg(W1_4_3_int_reg),
        .W1_6_0_int_reg(W1_6_0_int_reg),
        .W1_6_1_int_reg(W1_6_1_int_reg),
        .W1_6_2_int_reg(W1_6_2_int_reg),
        .W1_6_3_int_reg(W1_6_3_int_reg),
        .\a_reg_reg[7] ({grp_forwardHidden_fu_409_n_40,grp_forwardHidden_fu_409_n_41,grp_forwardHidden_fu_409_n_42,grp_forwardHidden_fu_409_n_43,grp_forwardHidden_fu_409_n_44,grp_forwardHidden_fu_409_n_45,grp_forwardHidden_fu_409_n_46,grp_forwardHidden_fu_409_n_47}),
        .\a_reg_reg[7]_0 ({grp_forwardHidden_fu_409_n_48,grp_forwardHidden_fu_409_n_49,grp_forwardHidden_fu_409_n_50,grp_forwardHidden_fu_409_n_51,grp_forwardHidden_fu_409_n_52,grp_forwardHidden_fu_409_n_53,grp_forwardHidden_fu_409_n_54,grp_forwardHidden_fu_409_n_55}),
        .\a_reg_reg[7]_1 ({grp_forwardHidden_fu_409_n_56,grp_forwardHidden_fu_409_n_57,grp_forwardHidden_fu_409_n_58,grp_forwardHidden_fu_409_n_59,grp_forwardHidden_fu_409_n_60,grp_forwardHidden_fu_409_n_61,grp_forwardHidden_fu_409_n_62,grp_forwardHidden_fu_409_n_63}),
        .ap_clk(ap_clk),
        .b_reg(b_reg),
        .img_neg_1(img_neg_1),
        .img_neg_2(img_neg_2),
        .img_neg_4(img_neg_4),
        .img_neg_6(img_neg_6),
        .input_1_val_read_reg_947_pp0_iter1_reg(input_1_val_read_reg_947_pp0_iter1_reg),
        .input_2_val_read_reg_942_pp0_iter1_reg(input_2_val_read_reg_942_pp0_iter1_reg),
        .\input_3_val_int_reg_reg[7]_0 (img_neg_3),
        .input_4_val_read_reg_937_pp0_iter1_reg(input_4_val_read_reg_937_pp0_iter1_reg),
        .\input_5_val_int_reg_reg[7]_0 (img_neg_5),
        .input_6_val_read_reg_932_pp0_iter1_reg(input_6_val_read_reg_932_pp0_iter1_reg),
        .\input_7_val_int_reg_reg[7]_0 (img_neg_7),
        .\m_reg_reg[0] (grp_forwardHidden_fu_325_n_61),
        .\m_reg_reg[0]_0 (grp_forwardHidden_fu_325_n_59),
        .\m_reg_reg[0]_1 (grp_forwardHidden_fu_325_n_57),
        .\m_reg_reg[0]_10 (grp_forwardHidden_fu_325_n_56),
        .\m_reg_reg[0]_11 (grp_forwardHidden_fu_325_n_54),
        .\m_reg_reg[0]_12 (grp_forwardHidden_fu_325_n_52),
        .\m_reg_reg[0]_13 (grp_forwardHidden_fu_325_n_50),
        .\m_reg_reg[0]_2 (grp_forwardHidden_fu_325_n_63),
        .\m_reg_reg[0]_3 (grp_forwardHidden_fu_325_n_62),
        .\m_reg_reg[0]_4 (grp_forwardHidden_fu_325_n_60),
        .\m_reg_reg[0]_5 (grp_forwardHidden_fu_325_n_58),
        .\m_reg_reg[0]_6 (grp_forwardHidden_fu_325_n_55),
        .\m_reg_reg[0]_7 (grp_forwardHidden_fu_325_n_53),
        .\m_reg_reg[0]_8 (grp_forwardHidden_fu_325_n_51),
        .\m_reg_reg[0]_9 (grp_forwardHidden_fu_325_n_49),
        .\m_reg_reg[4] ({grp_forwardHidden_fu_325_n_204,grp_forwardHidden_fu_325_n_205,grp_forwardHidden_fu_325_n_206}),
        .\m_reg_reg[4]_0 (grp_forwardHidden_fu_325_n_80),
        .\m_reg_reg[4]_1 ({grp_forwardHidden_fu_325_n_207,grp_forwardHidden_fu_325_n_208,grp_forwardHidden_fu_325_n_209}),
        .\m_reg_reg[4]_10 (grp_forwardHidden_fu_325_n_113),
        .\m_reg_reg[4]_11 ({grp_forwardHidden_fu_325_n_234,grp_forwardHidden_fu_325_n_235,grp_forwardHidden_fu_325_n_236}),
        .\m_reg_reg[4]_12 (grp_forwardHidden_fu_325_n_114),
        .\m_reg_reg[4]_13 ({grp_forwardHidden_fu_325_n_237,grp_forwardHidden_fu_325_n_238,grp_forwardHidden_fu_325_n_239}),
        .\m_reg_reg[4]_14 (grp_forwardHidden_fu_325_n_115),
        .\m_reg_reg[4]_15 ({grp_forwardHidden_fu_325_n_252,grp_forwardHidden_fu_325_n_253,grp_forwardHidden_fu_325_n_254}),
        .\m_reg_reg[4]_16 (grp_forwardHidden_fu_325_n_144),
        .\m_reg_reg[4]_17 ({grp_forwardHidden_fu_325_n_255,grp_forwardHidden_fu_325_n_256,grp_forwardHidden_fu_325_n_257}),
        .\m_reg_reg[4]_18 (grp_forwardHidden_fu_325_n_145),
        .\m_reg_reg[4]_19 ({grp_forwardHidden_fu_325_n_258,grp_forwardHidden_fu_325_n_259,grp_forwardHidden_fu_325_n_260}),
        .\m_reg_reg[4]_2 (grp_forwardHidden_fu_325_n_81),
        .\m_reg_reg[4]_20 (grp_forwardHidden_fu_325_n_146),
        .\m_reg_reg[4]_21 ({grp_forwardHidden_fu_325_n_261,grp_forwardHidden_fu_325_n_262,grp_forwardHidden_fu_325_n_263}),
        .\m_reg_reg[4]_22 (grp_forwardHidden_fu_325_n_147),
        .\m_reg_reg[4]_23 ({grp_forwardHidden_fu_325_n_276,grp_forwardHidden_fu_325_n_277,grp_forwardHidden_fu_325_n_278}),
        .\m_reg_reg[4]_24 (grp_forwardHidden_fu_325_n_176),
        .\m_reg_reg[4]_25 ({grp_forwardHidden_fu_325_n_279,grp_forwardHidden_fu_325_n_280,grp_forwardHidden_fu_325_n_281}),
        .\m_reg_reg[4]_26 (grp_forwardHidden_fu_325_n_177),
        .\m_reg_reg[4]_27 ({grp_forwardHidden_fu_325_n_282,grp_forwardHidden_fu_325_n_283,grp_forwardHidden_fu_325_n_284}),
        .\m_reg_reg[4]_28 (grp_forwardHidden_fu_325_n_178),
        .\m_reg_reg[4]_29 ({grp_forwardHidden_fu_325_n_285,grp_forwardHidden_fu_325_n_286,grp_forwardHidden_fu_325_n_287}),
        .\m_reg_reg[4]_3 ({grp_forwardHidden_fu_325_n_210,grp_forwardHidden_fu_325_n_211,grp_forwardHidden_fu_325_n_212}),
        .\m_reg_reg[4]_30 (grp_forwardHidden_fu_325_n_179),
        .\m_reg_reg[4]_31 (grp_forwardHidden_fu_325_n_38),
        .\m_reg_reg[4]_32 (grp_forwardHidden_fu_325_n_37),
        .\m_reg_reg[4]_33 (grp_forwardHidden_fu_325_n_36),
        .\m_reg_reg[4]_34 (grp_forwardHidden_fu_325_n_31),
        .\m_reg_reg[4]_35 (grp_forwardHidden_fu_325_n_30),
        .\m_reg_reg[4]_36 (grp_forwardHidden_fu_325_n_29),
        .\m_reg_reg[4]_37 (grp_forwardHidden_fu_325_n_28),
        .\m_reg_reg[4]_38 (grp_forwardHidden_fu_325_n_35),
        .\m_reg_reg[4]_39 (grp_forwardHidden_fu_325_n_34),
        .\m_reg_reg[4]_4 (grp_forwardHidden_fu_325_n_82),
        .\m_reg_reg[4]_40 (grp_forwardHidden_fu_325_n_33),
        .\m_reg_reg[4]_41 (grp_forwardHidden_fu_325_n_32),
        .\m_reg_reg[4]_42 (grp_forwardHidden_fu_325_n_27),
        .\m_reg_reg[4]_43 (grp_forwardHidden_fu_325_n_26),
        .\m_reg_reg[4]_44 (grp_forwardHidden_fu_325_n_25),
        .\m_reg_reg[4]_45 (grp_forwardHidden_fu_325_n_24),
        .\m_reg_reg[4]_5 ({grp_forwardHidden_fu_325_n_213,grp_forwardHidden_fu_325_n_214,grp_forwardHidden_fu_325_n_215}),
        .\m_reg_reg[4]_6 (grp_forwardHidden_fu_325_n_83),
        .\m_reg_reg[4]_7 ({grp_forwardHidden_fu_325_n_228,grp_forwardHidden_fu_325_n_229,grp_forwardHidden_fu_325_n_230}),
        .\m_reg_reg[4]_8 (grp_forwardHidden_fu_325_n_112),
        .\m_reg_reg[4]_9 ({grp_forwardHidden_fu_325_n_231,grp_forwardHidden_fu_325_n_232,grp_forwardHidden_fu_325_n_233}),
        .\m_reg_reg[8] ({grp_forwardHidden_fu_325_n_84,grp_forwardHidden_fu_325_n_85,grp_forwardHidden_fu_325_n_86}),
        .\m_reg_reg[8]_0 ({grp_forwardHidden_fu_325_n_87,grp_forwardHidden_fu_325_n_88,grp_forwardHidden_fu_325_n_89}),
        .\m_reg_reg[8]_1 ({grp_forwardHidden_fu_325_n_90,grp_forwardHidden_fu_325_n_91,grp_forwardHidden_fu_325_n_92}),
        .\m_reg_reg[8]_10 ({grp_forwardHidden_fu_325_n_157,grp_forwardHidden_fu_325_n_158,grp_forwardHidden_fu_325_n_159}),
        .\m_reg_reg[8]_11 ({grp_forwardHidden_fu_325_n_180,grp_forwardHidden_fu_325_n_181,grp_forwardHidden_fu_325_n_182}),
        .\m_reg_reg[8]_12 ({grp_forwardHidden_fu_325_n_183,grp_forwardHidden_fu_325_n_184,grp_forwardHidden_fu_325_n_185}),
        .\m_reg_reg[8]_13 ({grp_forwardHidden_fu_325_n_186,grp_forwardHidden_fu_325_n_187,grp_forwardHidden_fu_325_n_188}),
        .\m_reg_reg[8]_14 ({grp_forwardHidden_fu_325_n_189,grp_forwardHidden_fu_325_n_190,grp_forwardHidden_fu_325_n_191}),
        .\m_reg_reg[8]_2 ({grp_forwardHidden_fu_325_n_93,grp_forwardHidden_fu_325_n_94,grp_forwardHidden_fu_325_n_95}),
        .\m_reg_reg[8]_3 ({grp_forwardHidden_fu_325_n_116,grp_forwardHidden_fu_325_n_117,grp_forwardHidden_fu_325_n_118}),
        .\m_reg_reg[8]_4 ({grp_forwardHidden_fu_325_n_119,grp_forwardHidden_fu_325_n_120,grp_forwardHidden_fu_325_n_121}),
        .\m_reg_reg[8]_5 ({grp_forwardHidden_fu_325_n_122,grp_forwardHidden_fu_325_n_123,grp_forwardHidden_fu_325_n_124}),
        .\m_reg_reg[8]_6 ({grp_forwardHidden_fu_325_n_125,grp_forwardHidden_fu_325_n_126,grp_forwardHidden_fu_325_n_127}),
        .\m_reg_reg[8]_7 ({grp_forwardHidden_fu_325_n_148,grp_forwardHidden_fu_325_n_149,grp_forwardHidden_fu_325_n_150}),
        .\m_reg_reg[8]_8 ({grp_forwardHidden_fu_325_n_151,grp_forwardHidden_fu_325_n_152,grp_forwardHidden_fu_325_n_153}),
        .\m_reg_reg[8]_9 ({grp_forwardHidden_fu_325_n_154,grp_forwardHidden_fu_325_n_155,grp_forwardHidden_fu_325_n_156}),
        .p_carry__0_i_3__16({grp_forwardHidden_fu_325_n_71,grp_forwardHidden_fu_325_n_72,grp_forwardHidden_fu_325_n_73}),
        .p_carry__0_i_3__17({grp_forwardHidden_fu_325_n_74,grp_forwardHidden_fu_325_n_75,grp_forwardHidden_fu_325_n_76}),
        .p_carry__0_i_3__18({grp_forwardHidden_fu_325_n_77,grp_forwardHidden_fu_325_n_78,grp_forwardHidden_fu_325_n_79}),
        .p_carry__0_i_3__19({grp_forwardHidden_fu_325_n_100,grp_forwardHidden_fu_325_n_101,grp_forwardHidden_fu_325_n_102}),
        .p_carry__0_i_3__20({grp_forwardHidden_fu_325_n_103,grp_forwardHidden_fu_325_n_104,grp_forwardHidden_fu_325_n_105}),
        .p_carry__0_i_3__21({grp_forwardHidden_fu_325_n_106,grp_forwardHidden_fu_325_n_107,grp_forwardHidden_fu_325_n_108}),
        .p_carry__0_i_3__22({grp_forwardHidden_fu_325_n_109,grp_forwardHidden_fu_325_n_110,grp_forwardHidden_fu_325_n_111}),
        .p_carry__0_i_3__23({grp_forwardHidden_fu_325_n_132,grp_forwardHidden_fu_325_n_133,grp_forwardHidden_fu_325_n_134}),
        .p_carry__0_i_3__24({grp_forwardHidden_fu_325_n_135,grp_forwardHidden_fu_325_n_136,grp_forwardHidden_fu_325_n_137}),
        .p_carry__0_i_3__25({grp_forwardHidden_fu_325_n_138,grp_forwardHidden_fu_325_n_139,grp_forwardHidden_fu_325_n_140}),
        .p_carry__0_i_3__26({grp_forwardHidden_fu_325_n_141,grp_forwardHidden_fu_325_n_142,grp_forwardHidden_fu_325_n_143}),
        .p_carry__0_i_3__27({grp_forwardHidden_fu_325_n_164,grp_forwardHidden_fu_325_n_165,grp_forwardHidden_fu_325_n_166}),
        .p_carry__0_i_3__28({grp_forwardHidden_fu_325_n_167,grp_forwardHidden_fu_325_n_168,grp_forwardHidden_fu_325_n_169}),
        .p_carry__0_i_3__29({grp_forwardHidden_fu_325_n_170,grp_forwardHidden_fu_325_n_171,grp_forwardHidden_fu_325_n_172}),
        .p_carry__0_i_3__30({grp_forwardHidden_fu_325_n_173,grp_forwardHidden_fu_325_n_174,grp_forwardHidden_fu_325_n_175}),
        .p_carry_i_3__15({grp_forwardHidden_fu_325_n_192,grp_forwardHidden_fu_325_n_193,grp_forwardHidden_fu_325_n_194}),
        .p_carry_i_3__16({grp_forwardHidden_fu_325_n_195,grp_forwardHidden_fu_325_n_196,grp_forwardHidden_fu_325_n_197}),
        .p_carry_i_3__16_0(grp_forwardHidden_fu_325_n_65),
        .p_carry_i_3__17({grp_forwardHidden_fu_325_n_198,grp_forwardHidden_fu_325_n_199,grp_forwardHidden_fu_325_n_200}),
        .p_carry_i_3__17_0(grp_forwardHidden_fu_325_n_66),
        .p_carry_i_3__18({grp_forwardHidden_fu_325_n_201,grp_forwardHidden_fu_325_n_202,grp_forwardHidden_fu_325_n_203}),
        .p_carry_i_3__18_0(grp_forwardHidden_fu_325_n_67),
        .p_carry_i_3__19({grp_forwardHidden_fu_325_n_216,grp_forwardHidden_fu_325_n_217,grp_forwardHidden_fu_325_n_218}),
        .p_carry_i_3__19_0(grp_forwardHidden_fu_325_n_96),
        .p_carry_i_3__20({grp_forwardHidden_fu_325_n_219,grp_forwardHidden_fu_325_n_220,grp_forwardHidden_fu_325_n_221}),
        .p_carry_i_3__20_0(grp_forwardHidden_fu_325_n_97),
        .p_carry_i_3__21({grp_forwardHidden_fu_325_n_222,grp_forwardHidden_fu_325_n_223,grp_forwardHidden_fu_325_n_224}),
        .p_carry_i_3__21_0(grp_forwardHidden_fu_325_n_98),
        .p_carry_i_3__22({grp_forwardHidden_fu_325_n_225,grp_forwardHidden_fu_325_n_226,grp_forwardHidden_fu_325_n_227}),
        .p_carry_i_3__22_0(grp_forwardHidden_fu_325_n_99),
        .p_carry_i_3__23({grp_forwardHidden_fu_325_n_240,grp_forwardHidden_fu_325_n_241,grp_forwardHidden_fu_325_n_242}),
        .p_carry_i_3__23_0(grp_forwardHidden_fu_325_n_128),
        .p_carry_i_3__24({grp_forwardHidden_fu_325_n_243,grp_forwardHidden_fu_325_n_244,grp_forwardHidden_fu_325_n_245}),
        .p_carry_i_3__24_0(grp_forwardHidden_fu_325_n_129),
        .p_carry_i_3__25({grp_forwardHidden_fu_325_n_246,grp_forwardHidden_fu_325_n_247,grp_forwardHidden_fu_325_n_248}),
        .p_carry_i_3__25_0(grp_forwardHidden_fu_325_n_130),
        .p_carry_i_3__26({grp_forwardHidden_fu_325_n_249,grp_forwardHidden_fu_325_n_250,grp_forwardHidden_fu_325_n_251}),
        .p_carry_i_3__26_0(grp_forwardHidden_fu_325_n_131),
        .p_carry_i_3__27({grp_forwardHidden_fu_325_n_264,grp_forwardHidden_fu_325_n_265,grp_forwardHidden_fu_325_n_266}),
        .p_carry_i_3__27_0(grp_forwardHidden_fu_325_n_160),
        .p_carry_i_3__28({grp_forwardHidden_fu_325_n_267,grp_forwardHidden_fu_325_n_268,grp_forwardHidden_fu_325_n_269}),
        .p_carry_i_3__28_0(grp_forwardHidden_fu_325_n_161),
        .p_carry_i_3__29({grp_forwardHidden_fu_325_n_270,grp_forwardHidden_fu_325_n_271,grp_forwardHidden_fu_325_n_272}),
        .p_carry_i_3__29_0(grp_forwardHidden_fu_325_n_162),
        .p_carry_i_3__30({grp_forwardHidden_fu_325_n_273,grp_forwardHidden_fu_325_n_274,grp_forwardHidden_fu_325_n_275}),
        .p_carry_i_3__30_0(grp_forwardHidden_fu_325_n_163),
        .x_3_fu_751_p2(grp_forwardHidden_fu_409_ap_return_3),
        .x_4_fu_685_p2(grp_forwardHidden_fu_409_ap_return_1),
        .x_5_fu_718_p2(grp_forwardHidden_fu_409_ap_return_2),
        .x_fu_652_p2(grp_forwardHidden_fu_409_ap_return_0));
  bd_0_hls_inst_0_train_step_train_step_Pipeline_VITIS_LOOP_136_1 grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585
       (.D(ap_NS_fsm__0[11]),
        .Q({ap_CS_fsm_state12,ap_CS_fsm_state11}),
        .SR(ap_rst_n_inv),
        .W1_0_0(W1_0_0),
        .W1_0_1(W1_0_1),
        .W1_0_2(W1_0_2),
        .W1_0_3(W1_0_3),
        .W1_1_0(W1_1_0),
        .W1_1_1(W1_1_1),
        .W1_1_2(W1_1_2),
        .W1_1_3(W1_1_3),
        .W1_2_0(W1_2_0),
        .W1_2_1(W1_2_1),
        .W1_2_2(W1_2_2),
        .W1_2_3(W1_2_3),
        .W1_3_0(W1_3_0),
        .W1_3_1(W1_3_1),
        .W1_3_2(W1_3_2),
        .W1_3_3(W1_3_3),
        .W1_4_0(W1_4_0),
        .W1_4_1(W1_4_1),
        .W1_4_2(W1_4_2),
        .W1_4_3(W1_4_3),
        .W1_5_0(W1_5_0),
        .W1_5_1(W1_5_1),
        .W1_5_2(W1_5_2),
        .W1_5_3(W1_5_3),
        .W1_6_0(W1_6_0),
        .W1_6_1(W1_6_1),
        .W1_6_2(W1_6_2),
        .W1_6_3(W1_6_3),
        .W1_7_0(W1_7_0),
        .W1_7_1(W1_7_1),
        .W1_7_2(W1_7_2),
        .W1_7_3(W1_7_3),
        .W1_out_address1(\^W1_out_address1 ),
        .W1_out_d0(\^W1_out_d0 ),
        .W1_out_d1(\^W1_out_d1 ),
        .W1_out_we1(W1_out_we1),
        .\ap_CS_fsm_reg[10] (grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585_n_2),
        .ap_clk(ap_clk),
        .ap_done(ap_done),
        .ap_rst_n(ap_rst_n),
        .grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585_ap_start_reg(grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585_ap_start_reg),
        .grp_train_step_Pipeline_VITIS_LOOP_141_4_fu_623_ap_done(grp_train_step_Pipeline_VITIS_LOOP_141_4_fu_623_ap_done));
  FDRE #(
    .INIT(1'b0)) 
    grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585_n_2),
        .Q(grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585_ap_start_reg),
        .R(ap_rst_n_inv));
  bd_0_hls_inst_0_train_step_train_step_Pipeline_VITIS_LOOP_141_4 grp_train_step_Pipeline_VITIS_LOOP_141_4_fu_623
       (.Q(ap_CS_fsm_state11),
        .W2_out_address0(W2_out_address0),
        .W2_out_we0(W2_out_we0),
        .\ap_CS_fsm_reg[10] (grp_train_step_Pipeline_VITIS_LOOP_141_4_fu_623_n_0),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst_n_inv),
        .ap_rst_n(ap_rst_n),
        .grp_train_step_Pipeline_VITIS_LOOP_141_4_fu_623_ap_done(grp_train_step_Pipeline_VITIS_LOOP_141_4_fu_623_ap_done),
        .\j_fu_34_reg[1]_0 (W2_out_ce0));
  FDRE #(
    .INIT(1'b0)) 
    grp_train_step_Pipeline_VITIS_LOOP_141_4_fu_623_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_train_step_Pipeline_VITIS_LOOP_141_4_fu_623_n_0),
        .Q(W2_out_ce0),
        .R(ap_rst_n_inv));
  bd_0_hls_inst_0_train_step_updateHidden grp_updateHidden_fu_493
       (.C(grp_updateHidden_fu_493_W1_0_0_o),
        .Q({ap_CS_fsm_state10,ap_CS_fsm_state1}),
        .W1_0_0(W1_0_0),
        .W1_0_1(W1_0_1),
        .W1_0_2(W1_0_2),
        .W1_0_3(W1_0_3),
        .W1_1_0(W1_1_0),
        .W1_1_1(W1_1_1),
        .W1_1_2(W1_1_2),
        .W1_1_3(W1_1_3),
        .W1_1_30(W1_1_30),
        .W1_2_0(W1_2_0),
        .W1_2_1(W1_2_1),
        .W1_2_2(W1_2_2),
        .W1_2_3(W1_2_3),
        .W1_3_0(W1_3_0),
        .W1_3_1(W1_3_1),
        .W1_3_2(W1_3_2),
        .W1_3_3(W1_3_3),
        .W1_4_0(W1_4_0),
        .W1_4_1(W1_4_1),
        .W1_4_2(W1_4_2),
        .W1_4_3(W1_4_3),
        .W1_5_0(W1_5_0),
        .W1_5_1(W1_5_1),
        .W1_5_2(W1_5_2),
        .W1_5_3(W1_5_3),
        .W1_6_0(W1_6_0),
        .W1_6_1(W1_6_1),
        .W1_6_2(W1_6_2),
        .W1_6_3(W1_6_3),
        .W1_7_0(W1_7_0),
        .W1_7_1(W1_7_1),
        .W1_7_2(W1_7_2),
        .W1_7_3(W1_7_3),
        .\ap_CS_fsm_reg[9] (grp_updateHidden_fu_493_n_0),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst_n_inv),
        .grp_updateHidden_fu_493_ap_start_reg(grp_updateHidden_fu_493_ap_start_reg),
        .img_pos_0(img_pos_0),
        .img_pos_1(img_pos_1),
        .img_pos_2(img_pos_2),
        .img_pos_3(img_pos_3),
        .img_pos_4(img_pos_4),
        .img_pos_5(img_pos_5),
        .img_pos_6(img_pos_6),
        .img_pos_7(img_pos_7),
        .p_reg_reg(grp_updateHidden_fu_493_W1_1_0_o),
        .p_reg_reg_0(grp_updateHidden_fu_493_W1_2_0_o),
        .p_reg_reg_1(grp_updateHidden_fu_493_W1_3_0_o),
        .p_reg_reg_10(grp_updateHidden_fu_493_W1_4_1_o),
        .p_reg_reg_11(grp_updateHidden_fu_493_W1_5_1_o),
        .p_reg_reg_12(grp_updateHidden_fu_493_W1_6_1_o),
        .p_reg_reg_13(grp_updateHidden_fu_493_W1_7_1_o),
        .p_reg_reg_14(grp_updateHidden_fu_493_W1_0_2_o),
        .p_reg_reg_15(grp_updateHidden_fu_493_W1_1_2_o),
        .p_reg_reg_16(grp_updateHidden_fu_493_W1_2_2_o),
        .p_reg_reg_17(grp_updateHidden_fu_493_W1_3_2_o),
        .p_reg_reg_18(grp_updateHidden_fu_493_W1_4_2_o),
        .p_reg_reg_19(grp_updateHidden_fu_493_W1_5_2_o),
        .p_reg_reg_2(grp_updateHidden_fu_493_W1_4_0_o),
        .p_reg_reg_20(grp_updateHidden_fu_493_W1_6_2_o),
        .p_reg_reg_21(grp_updateHidden_fu_493_W1_7_2_o),
        .p_reg_reg_22(grp_updateHidden_fu_493_W1_0_3_o),
        .p_reg_reg_23(grp_updateHidden_fu_493_W1_1_3_o),
        .p_reg_reg_24(grp_updateHidden_fu_493_W1_2_3_o),
        .p_reg_reg_25(grp_updateHidden_fu_493_W1_3_3_o),
        .p_reg_reg_26(grp_updateHidden_fu_493_W1_4_3_o),
        .p_reg_reg_27(grp_updateHidden_fu_493_W1_5_3_o),
        .p_reg_reg_28(grp_updateHidden_fu_493_W1_6_3_o),
        .p_reg_reg_29(grp_updateHidden_fu_493_W1_7_3_o),
        .p_reg_reg_3(grp_updateHidden_fu_493_W1_5_0_o),
        .p_reg_reg_4(grp_updateHidden_fu_493_W1_6_0_o),
        .p_reg_reg_5(grp_updateHidden_fu_493_W1_7_0_o),
        .p_reg_reg_6(grp_updateHidden_fu_493_W1_0_1_o),
        .p_reg_reg_7(grp_updateHidden_fu_493_W1_1_1_o),
        .p_reg_reg_8(grp_updateHidden_fu_493_W1_2_1_o),
        .p_reg_reg_9(grp_updateHidden_fu_493_W1_3_1_o),
        .train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed(train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed),
        .train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1(train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1),
        .train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2(train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2),
        .train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3(train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3),
        .train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4(train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4),
        .train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5(train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5),
        .train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6(train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6),
        .train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7(train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7));
  FDRE #(
    .INIT(1'b0)) 
    grp_updateHidden_fu_493_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state6),
        .Q(grp_updateHidden_fu_493_ap_start_reg),
        .R(ap_rst_n_inv));
  FDRE \icmp_ln146_reg_1011_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(icmp_ln146_fu_646_p2),
        .Q(icmp_ln146_reg_1011),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \leds_port[0]_INST_0 
       (.I0(icmp_ln146_reg_1011),
        .I1(trunc_ln1_reg_1021[0]),
        .O(leds_port[0]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \leds_port[1]_INST_0 
       (.I0(icmp_ln146_reg_1011),
        .I1(trunc_ln1_reg_1021[1]),
        .O(leds_port[1]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \leds_port[2]_INST_0 
       (.I0(icmp_ln146_reg_1011),
        .I1(trunc_ln1_reg_1021[2]),
        .O(leds_port[2]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \leds_port[3]_INST_0 
       (.I0(icmp_ln146_reg_1011),
        .I1(trunc_ln1_reg_1021[3]),
        .O(leds_port[3]));
  bd_0_hls_inst_0_train_step_mul_32ns_34ns_42_2_1 mul_32ns_34ns_42_2_1_U199
       (.Q(ap_CS_fsm_state1),
        .ap_clk(ap_clk),
        .buff0_reg__0_0(p_0_in),
        .sub_ln145_fu_640_p2(sub_ln145_fu_640_p2),
        .tmp_product__0_0(sample_idx));
  FDRE #(
    .INIT(1'b0)) 
    \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(grp_forwardHidden_fu_325_ap_return_3),
        .Q(train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(grp_forwardHidden_fu_325_ap_return_2),
        .Q(train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(grp_forwardHidden_fu_325_ap_return_1),
        .Q(train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(grp_forwardHidden_fu_325_ap_return_0),
        .Q(train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(grp_forwardHidden_fu_409_ap_return_3),
        .Q(train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(grp_forwardHidden_fu_409_ap_return_2),
        .Q(train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(grp_forwardHidden_fu_409_ap_return_1),
        .Q(train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(grp_forwardHidden_fu_409_ap_return_0),
        .Q(train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7),
        .R(1'b0));
  FDRE \trunc_ln1_reg_1021_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_0_in[0]),
        .Q(trunc_ln1_reg_1021[0]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_1021_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_0_in[1]),
        .Q(trunc_ln1_reg_1021[1]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_1021_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_0_in[2]),
        .Q(trunc_ln1_reg_1021[2]),
        .R(1'b0));
  FDRE \trunc_ln1_reg_1021_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_0_in[3]),
        .Q(trunc_ln1_reg_1021[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "train_step_CTRL_s_axi" *) 
module bd_0_hls_inst_0_train_step_CTRL_s_axi
   (D,
    \FSM_onehot_rstate_reg[1]_0 ,
    \FSM_onehot_wstate_reg[2]_0 ,
    img_neg_1,
    img_neg_0,
    SR,
    \int_sample_idx_reg[0]_0 ,
    icmp_ln146_fu_646_p2,
    sub_ln145_fu_640_p2,
    s_axi_CTRL_BVALID,
    \FSM_onehot_wstate_reg[1]_0 ,
    s_axi_CTRL_RVALID,
    img_pos_0,
    img_pos_1,
    img_pos_2,
    img_pos_3,
    img_pos_4,
    img_pos_5,
    img_pos_6,
    img_pos_7,
    img_neg_2,
    img_neg_3,
    img_neg_4,
    img_neg_5,
    img_neg_6,
    img_neg_7,
    s_axi_CTRL_RDATA,
    interrupt,
    Q,
    ap_done,
    s_axi_CTRL_ARVALID,
    s_axi_CTRL_ARADDR,
    s_axi_CTRL_WVALID,
    ap_rst_n,
    ap_clk,
    s_axi_CTRL_AWADDR,
    s_axi_CTRL_WDATA,
    s_axi_CTRL_WSTRB,
    s_axi_CTRL_RREADY,
    s_axi_CTRL_BREADY,
    s_axi_CTRL_AWVALID);
  output [1:0]D;
  output \FSM_onehot_rstate_reg[1]_0 ;
  output \FSM_onehot_wstate_reg[2]_0 ;
  output [7:0]img_neg_1;
  output [7:0]img_neg_0;
  output [0:0]SR;
  output [0:0]\int_sample_idx_reg[0]_0 ;
  output icmp_ln146_fu_646_p2;
  output [30:0]sub_ln145_fu_640_p2;
  output s_axi_CTRL_BVALID;
  output \FSM_onehot_wstate_reg[1]_0 ;
  output s_axi_CTRL_RVALID;
  output [7:0]img_pos_0;
  output [7:0]img_pos_1;
  output [7:0]img_pos_2;
  output [7:0]img_pos_3;
  output [7:0]img_pos_4;
  output [7:0]img_pos_5;
  output [7:0]img_pos_6;
  output [7:0]img_pos_7;
  output [7:0]img_neg_2;
  output [7:0]img_neg_3;
  output [7:0]img_neg_4;
  output [7:0]img_neg_5;
  output [7:0]img_neg_6;
  output [7:0]img_neg_7;
  output [31:0]s_axi_CTRL_RDATA;
  output interrupt;
  input [11:0]Q;
  input ap_done;
  input s_axi_CTRL_ARVALID;
  input [7:0]s_axi_CTRL_ARADDR;
  input s_axi_CTRL_WVALID;
  input ap_rst_n;
  input ap_clk;
  input [5:0]s_axi_CTRL_AWADDR;
  input [31:0]s_axi_CTRL_WDATA;
  input [3:0]s_axi_CTRL_WSTRB;
  input s_axi_CTRL_RREADY;
  input s_axi_CTRL_BREADY;
  input s_axi_CTRL_AWVALID;

  wire [1:0]D;
  wire \FSM_onehot_rstate[1]_i_1_n_0 ;
  wire \FSM_onehot_rstate[2]_i_1_n_0 ;
  wire \FSM_onehot_rstate_reg[1]_0 ;
  wire \FSM_onehot_wstate[1]_i_1_n_0 ;
  wire \FSM_onehot_wstate[2]_i_1_n_0 ;
  wire \FSM_onehot_wstate[3]_i_1_n_0 ;
  wire \FSM_onehot_wstate_reg[1]_0 ;
  wire \FSM_onehot_wstate_reg[2]_0 ;
  wire [11:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm[1]_i_2_n_0 ;
  wire \ap_CS_fsm[1]_i_3_n_0 ;
  wire ap_clk;
  wire ap_done;
  wire ap_idle;
  wire ap_rst_n;
  wire ap_start;
  wire ar_hs;
  wire auto_restart_status_i_1_n_0;
  wire auto_restart_status_reg_n_0;
  wire icmp_ln146_fu_646_p2;
  wire \icmp_ln146_reg_1011[0]_i_2_n_0 ;
  wire \icmp_ln146_reg_1011[0]_i_3_n_0 ;
  wire \icmp_ln146_reg_1011[0]_i_4_n_0 ;
  wire \icmp_ln146_reg_1011[0]_i_5_n_0 ;
  wire \icmp_ln146_reg_1011[0]_i_6_n_0 ;
  wire \icmp_ln146_reg_1011[0]_i_7_n_0 ;
  wire [7:0]img_neg_0;
  wire [7:0]img_neg_1;
  wire [7:0]img_neg_2;
  wire [7:0]img_neg_3;
  wire [7:0]img_neg_4;
  wire [7:0]img_neg_5;
  wire [7:0]img_neg_6;
  wire [7:0]img_neg_7;
  wire [7:0]img_pos_0;
  wire [7:0]img_pos_1;
  wire [7:0]img_pos_2;
  wire [7:0]img_pos_3;
  wire [7:0]img_pos_4;
  wire [7:0]img_pos_5;
  wire [7:0]img_pos_6;
  wire [7:0]img_pos_7;
  wire int_ap_ready__0;
  wire int_ap_ready_i_1_n_0;
  wire int_ap_start5_out;
  wire int_ap_start_i_1_n_0;
  wire int_auto_restart_i_1_n_0;
  wire int_gie_i_1_n_0;
  wire int_gie_i_2_n_0;
  wire int_gie_i_3_n_0;
  wire int_gie_reg_n_0;
  wire \int_ier[0]_i_1_n_0 ;
  wire \int_ier[1]_i_1_n_0 ;
  wire \int_ier[1]_i_2_n_0 ;
  wire \int_ier_reg_n_0_[0] ;
  wire [7:0]int_img_neg_00;
  wire \int_img_neg_0[7]_i_1_n_0 ;
  wire [7:0]int_img_neg_10;
  wire \int_img_neg_1[7]_i_1_n_0 ;
  wire [7:0]int_img_neg_20;
  wire \int_img_neg_2[7]_i_1_n_0 ;
  wire \int_img_neg_2[7]_i_3_n_0 ;
  wire [7:0]int_img_neg_30;
  wire \int_img_neg_3[7]_i_1_n_0 ;
  wire [7:0]int_img_neg_40;
  wire \int_img_neg_4[7]_i_1_n_0 ;
  wire [7:0]int_img_neg_50;
  wire \int_img_neg_5[7]_i_1_n_0 ;
  wire [7:0]int_img_neg_60;
  wire \int_img_neg_6[7]_i_1_n_0 ;
  wire \int_img_neg_6[7]_i_3_n_0 ;
  wire [7:0]int_img_neg_70;
  wire \int_img_neg_7[7]_i_1_n_0 ;
  wire [7:0]int_img_pos_00;
  wire \int_img_pos_0[7]_i_1_n_0 ;
  wire [7:0]int_img_pos_10;
  wire \int_img_pos_1[7]_i_1_n_0 ;
  wire [7:0]int_img_pos_20;
  wire \int_img_pos_2[7]_i_1_n_0 ;
  wire \int_img_pos_2[7]_i_3_n_0 ;
  wire [7:0]int_img_pos_30;
  wire \int_img_pos_3[7]_i_1_n_0 ;
  wire [7:0]int_img_pos_40;
  wire \int_img_pos_4[7]_i_1_n_0 ;
  wire [7:0]int_img_pos_50;
  wire \int_img_pos_5[7]_i_1_n_0 ;
  wire [7:0]int_img_pos_60;
  wire \int_img_pos_6[7]_i_1_n_0 ;
  wire \int_img_pos_6[7]_i_3_n_0 ;
  wire [7:0]int_img_pos_70;
  wire \int_img_pos_7[7]_i_1_n_0 ;
  wire int_interrupt0;
  wire int_isr7_out;
  wire \int_isr[0]_i_1_n_0 ;
  wire \int_isr[0]_i_3_n_0 ;
  wire \int_isr[1]_i_1_n_0 ;
  wire \int_isr_reg_n_0_[0] ;
  wire \int_isr_reg_n_0_[1] ;
  wire [31:0]int_last_sample0;
  wire \int_last_sample[31]_i_1_n_0 ;
  wire [31:0]int_sample_idx0;
  wire \int_sample_idx[31]_i_1_n_0 ;
  wire [0:0]\int_sample_idx_reg[0]_0 ;
  wire int_task_ap_done__0;
  wire int_task_ap_done_i_1_n_0;
  wire int_task_ap_done_i_2_n_0;
  wire int_task_ap_done_i_3_n_0;
  wire interrupt;
  wire [31:0]last_sample;
  wire p_0_in;
  wire [7:2]p_18_in;
  wire \rdata[0]_i_10_n_0 ;
  wire \rdata[0]_i_1_n_0 ;
  wire \rdata[0]_i_2_n_0 ;
  wire \rdata[0]_i_3_n_0 ;
  wire \rdata[0]_i_4_n_0 ;
  wire \rdata[0]_i_5_n_0 ;
  wire \rdata[0]_i_6_n_0 ;
  wire \rdata[0]_i_7_n_0 ;
  wire \rdata[0]_i_8_n_0 ;
  wire \rdata[0]_i_9_n_0 ;
  wire \rdata[10]_i_1_n_0 ;
  wire \rdata[11]_i_1_n_0 ;
  wire \rdata[12]_i_1_n_0 ;
  wire \rdata[13]_i_1_n_0 ;
  wire \rdata[14]_i_1_n_0 ;
  wire \rdata[15]_i_1_n_0 ;
  wire \rdata[16]_i_1_n_0 ;
  wire \rdata[17]_i_1_n_0 ;
  wire \rdata[18]_i_1_n_0 ;
  wire \rdata[19]_i_1_n_0 ;
  wire \rdata[1]_i_10_n_0 ;
  wire \rdata[1]_i_11_n_0 ;
  wire \rdata[1]_i_1_n_0 ;
  wire \rdata[1]_i_2_n_0 ;
  wire \rdata[1]_i_3_n_0 ;
  wire \rdata[1]_i_4_n_0 ;
  wire \rdata[1]_i_5_n_0 ;
  wire \rdata[1]_i_6_n_0 ;
  wire \rdata[1]_i_7_n_0 ;
  wire \rdata[1]_i_8_n_0 ;
  wire \rdata[1]_i_9_n_0 ;
  wire \rdata[20]_i_1_n_0 ;
  wire \rdata[21]_i_1_n_0 ;
  wire \rdata[22]_i_1_n_0 ;
  wire \rdata[23]_i_1_n_0 ;
  wire \rdata[24]_i_1_n_0 ;
  wire \rdata[25]_i_1_n_0 ;
  wire \rdata[26]_i_1_n_0 ;
  wire \rdata[27]_i_1_n_0 ;
  wire \rdata[28]_i_1_n_0 ;
  wire \rdata[29]_i_1_n_0 ;
  wire \rdata[2]_i_1_n_0 ;
  wire \rdata[2]_i_4_n_0 ;
  wire \rdata[2]_i_5_n_0 ;
  wire \rdata[2]_i_6_n_0 ;
  wire \rdata[2]_i_7_n_0 ;
  wire \rdata[2]_i_8_n_0 ;
  wire \rdata[30]_i_1_n_0 ;
  wire \rdata[31]_i_1_n_0 ;
  wire \rdata[31]_i_3_n_0 ;
  wire \rdata[31]_i_4_n_0 ;
  wire \rdata[3]_i_1_n_0 ;
  wire \rdata[3]_i_4_n_0 ;
  wire \rdata[3]_i_5_n_0 ;
  wire \rdata[3]_i_6_n_0 ;
  wire \rdata[3]_i_7_n_0 ;
  wire \rdata[3]_i_8_n_0 ;
  wire \rdata[4]_i_1_n_0 ;
  wire \rdata[4]_i_2_n_0 ;
  wire \rdata[4]_i_3_n_0 ;
  wire \rdata[4]_i_4_n_0 ;
  wire \rdata[4]_i_5_n_0 ;
  wire \rdata[4]_i_6_n_0 ;
  wire \rdata[4]_i_7_n_0 ;
  wire \rdata[4]_i_8_n_0 ;
  wire \rdata[4]_i_9_n_0 ;
  wire \rdata[5]_i_1_n_0 ;
  wire \rdata[5]_i_3_n_0 ;
  wire \rdata[5]_i_4_n_0 ;
  wire \rdata[5]_i_5_n_0 ;
  wire \rdata[5]_i_6_n_0 ;
  wire \rdata[5]_i_7_n_0 ;
  wire \rdata[6]_i_1_n_0 ;
  wire \rdata[6]_i_3_n_0 ;
  wire \rdata[6]_i_4_n_0 ;
  wire \rdata[6]_i_5_n_0 ;
  wire \rdata[6]_i_6_n_0 ;
  wire \rdata[6]_i_7_n_0 ;
  wire \rdata[7]_i_1_n_0 ;
  wire \rdata[7]_i_2_n_0 ;
  wire \rdata[7]_i_3_n_0 ;
  wire \rdata[7]_i_6_n_0 ;
  wire \rdata[7]_i_7_n_0 ;
  wire \rdata[7]_i_8_n_0 ;
  wire \rdata[7]_i_9_n_0 ;
  wire \rdata[8]_i_1_n_0 ;
  wire \rdata[9]_i_1_n_0 ;
  wire \rdata[9]_i_2_n_0 ;
  wire \rdata[9]_i_3_n_0 ;
  wire \rdata[9]_i_4_n_0 ;
  wire \rdata[9]_i_5_n_0 ;
  wire \rdata_reg[2]_i_2_n_0 ;
  wire \rdata_reg[2]_i_3_n_0 ;
  wire \rdata_reg[3]_i_2_n_0 ;
  wire \rdata_reg[3]_i_3_n_0 ;
  wire \rdata_reg[5]_i_2_n_0 ;
  wire \rdata_reg[6]_i_2_n_0 ;
  wire \rdata_reg[7]_i_4_n_0 ;
  wire \rdata_reg[7]_i_5_n_0 ;
  wire [7:0]s_axi_CTRL_ARADDR;
  wire s_axi_CTRL_ARVALID;
  wire [5:0]s_axi_CTRL_AWADDR;
  wire s_axi_CTRL_AWVALID;
  wire s_axi_CTRL_BREADY;
  wire s_axi_CTRL_BVALID;
  wire [31:0]s_axi_CTRL_RDATA;
  wire s_axi_CTRL_RREADY;
  wire s_axi_CTRL_RVALID;
  wire [31:0]s_axi_CTRL_WDATA;
  wire [3:0]s_axi_CTRL_WSTRB;
  wire s_axi_CTRL_WVALID;
  wire [31:1]sample_idx;
  wire [30:0]sub_ln145_fu_640_p2;
  wire tmp_product__0_i_10_n_0;
  wire tmp_product__0_i_11_n_0;
  wire tmp_product__0_i_12_n_0;
  wire tmp_product__0_i_13_n_0;
  wire tmp_product__0_i_14_n_0;
  wire tmp_product__0_i_15_n_0;
  wire tmp_product__0_i_16_n_0;
  wire tmp_product__0_i_17_n_0;
  wire tmp_product__0_i_18_n_0;
  wire tmp_product__0_i_19_n_0;
  wire tmp_product__0_i_1_n_0;
  wire tmp_product__0_i_1_n_1;
  wire tmp_product__0_i_1_n_2;
  wire tmp_product__0_i_1_n_3;
  wire tmp_product__0_i_20_n_0;
  wire tmp_product__0_i_21_n_0;
  wire tmp_product__0_i_2_n_0;
  wire tmp_product__0_i_2_n_1;
  wire tmp_product__0_i_2_n_2;
  wire tmp_product__0_i_2_n_3;
  wire tmp_product__0_i_3_n_0;
  wire tmp_product__0_i_3_n_1;
  wire tmp_product__0_i_3_n_2;
  wire tmp_product__0_i_3_n_3;
  wire tmp_product__0_i_4_n_0;
  wire tmp_product__0_i_4_n_1;
  wire tmp_product__0_i_4_n_2;
  wire tmp_product__0_i_4_n_3;
  wire tmp_product__0_i_5_n_0;
  wire tmp_product__0_i_6_n_0;
  wire tmp_product__0_i_7_n_0;
  wire tmp_product__0_i_8_n_0;
  wire tmp_product__0_i_9_n_0;
  wire tmp_product_i_10_n_0;
  wire tmp_product_i_11_n_0;
  wire tmp_product_i_12_n_0;
  wire tmp_product_i_13_n_0;
  wire tmp_product_i_14_n_0;
  wire tmp_product_i_15_n_0;
  wire tmp_product_i_16_n_0;
  wire tmp_product_i_17_n_0;
  wire tmp_product_i_18_n_0;
  wire tmp_product_i_19_n_0;
  wire tmp_product_i_1_n_2;
  wire tmp_product_i_1_n_3;
  wire tmp_product_i_2_n_0;
  wire tmp_product_i_2_n_1;
  wire tmp_product_i_2_n_2;
  wire tmp_product_i_2_n_3;
  wire tmp_product_i_3_n_0;
  wire tmp_product_i_3_n_1;
  wire tmp_product_i_3_n_2;
  wire tmp_product_i_3_n_3;
  wire tmp_product_i_4_n_0;
  wire tmp_product_i_4_n_1;
  wire tmp_product_i_4_n_2;
  wire tmp_product_i_4_n_3;
  wire tmp_product_i_5_n_0;
  wire tmp_product_i_6_n_0;
  wire tmp_product_i_7_n_0;
  wire tmp_product_i_8_n_0;
  wire tmp_product_i_9_n_0;
  wire waddr;
  wire \waddr_reg_n_0_[2] ;
  wire \waddr_reg_n_0_[3] ;
  wire \waddr_reg_n_0_[4] ;
  wire \waddr_reg_n_0_[5] ;
  wire \waddr_reg_n_0_[6] ;
  wire \waddr_reg_n_0_[7] ;
  wire [3:2]NLW_tmp_product_i_1_CO_UNCONNECTED;
  wire [3:3]NLW_tmp_product_i_1_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h8BFB)) 
    \FSM_onehot_rstate[1]_i_1 
       (.I0(s_axi_CTRL_RREADY),
        .I1(s_axi_CTRL_RVALID),
        .I2(\FSM_onehot_rstate_reg[1]_0 ),
        .I3(s_axi_CTRL_ARVALID),
        .O(\FSM_onehot_rstate[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_rstate[2]_i_1 
       (.I0(s_axi_CTRL_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_CTRL_RREADY),
        .I3(s_axi_CTRL_RVALID),
        .O(\FSM_onehot_rstate[2]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[1]_i_1_n_0 ),
        .Q(\FSM_onehot_rstate_reg[1]_0 ),
        .R(SR));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[2]_i_1_n_0 ),
        .Q(s_axi_CTRL_RVALID),
        .R(SR));
  LUT5 #(
    .INIT(32'hBA30BA3F)) 
    \FSM_onehot_wstate[1]_i_1 
       (.I0(s_axi_CTRL_BREADY),
        .I1(s_axi_CTRL_AWVALID),
        .I2(\FSM_onehot_wstate_reg[1]_0 ),
        .I3(s_axi_CTRL_BVALID),
        .I4(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[2]_i_1 
       (.I0(\FSM_onehot_wstate_reg[1]_0 ),
        .I1(s_axi_CTRL_AWVALID),
        .I2(s_axi_CTRL_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h88F8)) 
    \FSM_onehot_wstate[3]_i_1 
       (.I0(s_axi_CTRL_WVALID),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(s_axi_CTRL_BVALID),
        .I3(s_axi_CTRL_BREADY),
        .O(\FSM_onehot_wstate[3]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_1_n_0 ),
        .Q(\FSM_onehot_wstate_reg[1]_0 ),
        .R(SR));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1_n_0 ),
        .Q(\FSM_onehot_wstate_reg[2]_0 ),
        .R(SR));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1_n_0 ),
        .Q(s_axi_CTRL_BVALID),
        .R(SR));
  LUT4 #(
    .INIT(16'hF222)) 
    \ap_CS_fsm[0]_i_1__0 
       (.I0(Q[0]),
        .I1(ap_start),
        .I2(ap_done),
        .I3(Q[11]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(Q[10]),
        .I1(Q[9]),
        .I2(Q[11]),
        .I3(Q[1]),
        .I4(\ap_CS_fsm[1]_i_2_n_0 ),
        .I5(\ap_CS_fsm[1]_i_3_n_0 ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'hFFFFEFFF)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(Q[0]),
        .I3(ap_start),
        .I4(Q[2]),
        .O(\ap_CS_fsm[1]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[1]_i_3 
       (.I0(Q[7]),
        .I1(Q[8]),
        .I2(Q[5]),
        .I3(Q[6]),
        .O(\ap_CS_fsm[1]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(ap_rst_n),
        .O(SR));
  LUT4 #(
    .INIT(16'hFBF0)) 
    auto_restart_status_i_1
       (.I0(ap_start),
        .I1(Q[0]),
        .I2(p_18_in[7]),
        .I3(auto_restart_status_reg_n_0),
        .O(auto_restart_status_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    auto_restart_status_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(auto_restart_status_i_1_n_0),
        .Q(auto_restart_status_reg_n_0),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_ln146_reg_1011[0]_i_1 
       (.I0(\icmp_ln146_reg_1011[0]_i_2_n_0 ),
        .I1(\icmp_ln146_reg_1011[0]_i_3_n_0 ),
        .I2(\icmp_ln146_reg_1011[0]_i_4_n_0 ),
        .I3(\icmp_ln146_reg_1011[0]_i_5_n_0 ),
        .I4(\icmp_ln146_reg_1011[0]_i_6_n_0 ),
        .I5(\icmp_ln146_reg_1011[0]_i_7_n_0 ),
        .O(icmp_ln146_fu_646_p2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_ln146_reg_1011[0]_i_2 
       (.I0(last_sample[12]),
        .I1(last_sample[13]),
        .I2(last_sample[10]),
        .I3(last_sample[11]),
        .I4(last_sample[9]),
        .I5(last_sample[8]),
        .O(\icmp_ln146_reg_1011[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_ln146_reg_1011[0]_i_3 
       (.I0(last_sample[18]),
        .I1(last_sample[19]),
        .I2(last_sample[16]),
        .I3(last_sample[17]),
        .I4(last_sample[15]),
        .I5(last_sample[14]),
        .O(\icmp_ln146_reg_1011[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_ln146_reg_1011[0]_i_4 
       (.I0(last_sample[30]),
        .I1(last_sample[31]),
        .I2(last_sample[28]),
        .I3(last_sample[29]),
        .I4(last_sample[27]),
        .I5(last_sample[26]),
        .O(\icmp_ln146_reg_1011[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_ln146_reg_1011[0]_i_5 
       (.I0(last_sample[24]),
        .I1(last_sample[25]),
        .I2(last_sample[22]),
        .I3(last_sample[23]),
        .I4(last_sample[21]),
        .I5(last_sample[20]),
        .O(\icmp_ln146_reg_1011[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln146_reg_1011[0]_i_6 
       (.I0(last_sample[0]),
        .I1(last_sample[1]),
        .O(\icmp_ln146_reg_1011[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_ln146_reg_1011[0]_i_7 
       (.I0(last_sample[6]),
        .I1(last_sample[7]),
        .I2(last_sample[4]),
        .I3(last_sample[5]),
        .I4(last_sample[3]),
        .I5(last_sample[2]),
        .O(\icmp_ln146_reg_1011[0]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h2)) 
    int_ap_idle_i_1
       (.I0(Q[0]),
        .I1(ap_start),
        .O(ap_idle));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_idle),
        .Q(p_18_in[2]),
        .R(SR));
  LUT6 #(
    .INIT(64'h7FFF7F7F00FF0000)) 
    int_ap_ready_i_1
       (.I0(ar_hs),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(\rdata[9]_i_3_n_0 ),
        .I3(p_18_in[7]),
        .I4(ap_done),
        .I5(int_ap_ready__0),
        .O(int_ap_ready_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_ready_i_1_n_0),
        .Q(int_ap_ready__0),
        .R(SR));
  LUT4 #(
    .INIT(16'hFBF8)) 
    int_ap_start_i_1
       (.I0(p_18_in[7]),
        .I1(ap_done),
        .I2(int_ap_start5_out),
        .I3(ap_start),
        .O(int_ap_start_i_1_n_0));
  LUT5 #(
    .INIT(32'h00000008)) 
    int_ap_start_i_3
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\waddr_reg_n_0_[3] ),
        .I3(\waddr_reg_n_0_[4] ),
        .I4(\int_ier[1]_i_2_n_0 ),
        .O(int_ap_start5_out));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_0),
        .Q(ap_start),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFEFFFF00020000)) 
    int_auto_restart_i_1
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(\int_ier[1]_i_2_n_0 ),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(s_axi_CTRL_WSTRB[0]),
        .I5(p_18_in[7]),
        .O(int_auto_restart_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_0),
        .Q(p_18_in[7]),
        .R(SR));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    int_gie_i_1
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(s_axi_CTRL_WSTRB[0]),
        .I3(int_gie_i_2_n_0),
        .I4(int_gie_reg_n_0),
        .O(int_gie_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEF)) 
    int_gie_i_2
       (.I0(\waddr_reg_n_0_[7] ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\waddr_reg_n_0_[6] ),
        .I4(\waddr_reg_n_0_[5] ),
        .I5(int_gie_i_3_n_0),
        .O(int_gie_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h7)) 
    int_gie_i_3
       (.I0(\FSM_onehot_wstate_reg[2]_0 ),
        .I1(s_axi_CTRL_WVALID),
        .O(int_gie_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_0),
        .Q(int_gie_reg_n_0),
        .R(SR));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \int_ier[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(\int_ier[1]_i_2_n_0 ),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(s_axi_CTRL_WSTRB[0]),
        .I5(\int_ier_reg_n_0_[0] ),
        .O(\int_ier[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFFFF02000000)) 
    \int_ier[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(\int_ier[1]_i_2_n_0 ),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(s_axi_CTRL_WSTRB[0]),
        .I5(p_0_in),
        .O(\int_ier[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFFF)) 
    \int_ier[1]_i_2 
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\waddr_reg_n_0_[7] ),
        .I2(\FSM_onehot_wstate_reg[2]_0 ),
        .I3(s_axi_CTRL_WVALID),
        .I4(\waddr_reg_n_0_[2] ),
        .I5(\waddr_reg_n_0_[6] ),
        .O(\int_ier[1]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[0]_i_1_n_0 ),
        .Q(\int_ier_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[1]_i_1_n_0 ),
        .Q(p_0_in),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_neg_0[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(img_neg_0[0]),
        .O(int_img_neg_00[0]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_neg_0[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(img_neg_0[1]),
        .O(int_img_neg_00[1]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_neg_0[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(img_neg_0[2]),
        .O(int_img_neg_00[2]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_neg_0[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(img_neg_0[3]),
        .O(int_img_neg_00[3]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_neg_0[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(img_neg_0[4]),
        .O(int_img_neg_00[4]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_neg_0[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(img_neg_0[5]),
        .O(int_img_neg_00[5]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_neg_0[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(img_neg_0[6]),
        .O(int_img_neg_00[6]));
  LUT3 #(
    .INIT(8'h04)) 
    \int_img_neg_0[7]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\int_img_pos_6[7]_i_3_n_0 ),
        .O(\int_img_neg_0[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_neg_0[7]_i_2 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(img_neg_0[7]),
        .O(int_img_neg_00[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_neg_0_reg[0] 
       (.C(ap_clk),
        .CE(\int_img_neg_0[7]_i_1_n_0 ),
        .D(int_img_neg_00[0]),
        .Q(img_neg_0[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_neg_0_reg[1] 
       (.C(ap_clk),
        .CE(\int_img_neg_0[7]_i_1_n_0 ),
        .D(int_img_neg_00[1]),
        .Q(img_neg_0[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_neg_0_reg[2] 
       (.C(ap_clk),
        .CE(\int_img_neg_0[7]_i_1_n_0 ),
        .D(int_img_neg_00[2]),
        .Q(img_neg_0[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_neg_0_reg[3] 
       (.C(ap_clk),
        .CE(\int_img_neg_0[7]_i_1_n_0 ),
        .D(int_img_neg_00[3]),
        .Q(img_neg_0[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_neg_0_reg[4] 
       (.C(ap_clk),
        .CE(\int_img_neg_0[7]_i_1_n_0 ),
        .D(int_img_neg_00[4]),
        .Q(img_neg_0[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_neg_0_reg[5] 
       (.C(ap_clk),
        .CE(\int_img_neg_0[7]_i_1_n_0 ),
        .D(int_img_neg_00[5]),
        .Q(img_neg_0[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_neg_0_reg[6] 
       (.C(ap_clk),
        .CE(\int_img_neg_0[7]_i_1_n_0 ),
        .D(int_img_neg_00[6]),
        .Q(img_neg_0[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_neg_0_reg[7] 
       (.C(ap_clk),
        .CE(\int_img_neg_0[7]_i_1_n_0 ),
        .D(int_img_neg_00[7]),
        .Q(img_neg_0[7]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_neg_1[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(img_neg_1[0]),
        .O(int_img_neg_10[0]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_neg_1[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(img_neg_1[1]),
        .O(int_img_neg_10[1]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_neg_1[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(img_neg_1[2]),
        .O(int_img_neg_10[2]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_neg_1[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(img_neg_1[3]),
        .O(int_img_neg_10[3]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_neg_1[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(img_neg_1[4]),
        .O(int_img_neg_10[4]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_neg_1[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(img_neg_1[5]),
        .O(int_img_neg_10[5]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_neg_1[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(img_neg_1[6]),
        .O(int_img_neg_10[6]));
  LUT3 #(
    .INIT(8'h08)) 
    \int_img_neg_1[7]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\int_img_pos_6[7]_i_3_n_0 ),
        .O(\int_img_neg_1[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_neg_1[7]_i_2 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(img_neg_1[7]),
        .O(int_img_neg_10[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_neg_1_reg[0] 
       (.C(ap_clk),
        .CE(\int_img_neg_1[7]_i_1_n_0 ),
        .D(int_img_neg_10[0]),
        .Q(img_neg_1[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_neg_1_reg[1] 
       (.C(ap_clk),
        .CE(\int_img_neg_1[7]_i_1_n_0 ),
        .D(int_img_neg_10[1]),
        .Q(img_neg_1[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_neg_1_reg[2] 
       (.C(ap_clk),
        .CE(\int_img_neg_1[7]_i_1_n_0 ),
        .D(int_img_neg_10[2]),
        .Q(img_neg_1[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_neg_1_reg[3] 
       (.C(ap_clk),
        .CE(\int_img_neg_1[7]_i_1_n_0 ),
        .D(int_img_neg_10[3]),
        .Q(img_neg_1[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_neg_1_reg[4] 
       (.C(ap_clk),
        .CE(\int_img_neg_1[7]_i_1_n_0 ),
        .D(int_img_neg_10[4]),
        .Q(img_neg_1[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_neg_1_reg[5] 
       (.C(ap_clk),
        .CE(\int_img_neg_1[7]_i_1_n_0 ),
        .D(int_img_neg_10[5]),
        .Q(img_neg_1[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_neg_1_reg[6] 
       (.C(ap_clk),
        .CE(\int_img_neg_1[7]_i_1_n_0 ),
        .D(int_img_neg_10[6]),
        .Q(img_neg_1[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_neg_1_reg[7] 
       (.C(ap_clk),
        .CE(\int_img_neg_1[7]_i_1_n_0 ),
        .D(int_img_neg_10[7]),
        .Q(img_neg_1[7]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_neg_2[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(img_neg_2[0]),
        .O(int_img_neg_20[0]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_neg_2[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(img_neg_2[1]),
        .O(int_img_neg_20[1]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_neg_2[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(img_neg_2[2]),
        .O(int_img_neg_20[2]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_neg_2[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(img_neg_2[3]),
        .O(int_img_neg_20[3]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_neg_2[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(img_neg_2[4]),
        .O(int_img_neg_20[4]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_neg_2[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(img_neg_2[5]),
        .O(int_img_neg_20[5]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_neg_2[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(img_neg_2[6]),
        .O(int_img_neg_20[6]));
  LUT3 #(
    .INIT(8'h01)) 
    \int_img_neg_2[7]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\int_img_neg_2[7]_i_3_n_0 ),
        .I2(\waddr_reg_n_0_[4] ),
        .O(\int_img_neg_2[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_neg_2[7]_i_2 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(img_neg_2[7]),
        .O(int_img_neg_20[7]));
  LUT6 #(
    .INIT(64'hFFFFDFFFFFFFFFFF)) 
    \int_img_neg_2[7]_i_3 
       (.I0(\waddr_reg_n_0_[6] ),
        .I1(\waddr_reg_n_0_[7] ),
        .I2(\FSM_onehot_wstate_reg[2]_0 ),
        .I3(s_axi_CTRL_WVALID),
        .I4(\waddr_reg_n_0_[2] ),
        .I5(\waddr_reg_n_0_[5] ),
        .O(\int_img_neg_2[7]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_neg_2_reg[0] 
       (.C(ap_clk),
        .CE(\int_img_neg_2[7]_i_1_n_0 ),
        .D(int_img_neg_20[0]),
        .Q(img_neg_2[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_neg_2_reg[1] 
       (.C(ap_clk),
        .CE(\int_img_neg_2[7]_i_1_n_0 ),
        .D(int_img_neg_20[1]),
        .Q(img_neg_2[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_neg_2_reg[2] 
       (.C(ap_clk),
        .CE(\int_img_neg_2[7]_i_1_n_0 ),
        .D(int_img_neg_20[2]),
        .Q(img_neg_2[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_neg_2_reg[3] 
       (.C(ap_clk),
        .CE(\int_img_neg_2[7]_i_1_n_0 ),
        .D(int_img_neg_20[3]),
        .Q(img_neg_2[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_neg_2_reg[4] 
       (.C(ap_clk),
        .CE(\int_img_neg_2[7]_i_1_n_0 ),
        .D(int_img_neg_20[4]),
        .Q(img_neg_2[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_neg_2_reg[5] 
       (.C(ap_clk),
        .CE(\int_img_neg_2[7]_i_1_n_0 ),
        .D(int_img_neg_20[5]),
        .Q(img_neg_2[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_neg_2_reg[6] 
       (.C(ap_clk),
        .CE(\int_img_neg_2[7]_i_1_n_0 ),
        .D(int_img_neg_20[6]),
        .Q(img_neg_2[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_neg_2_reg[7] 
       (.C(ap_clk),
        .CE(\int_img_neg_2[7]_i_1_n_0 ),
        .D(int_img_neg_20[7]),
        .Q(img_neg_2[7]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_neg_3[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(img_neg_3[0]),
        .O(int_img_neg_30[0]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_neg_3[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(img_neg_3[1]),
        .O(int_img_neg_30[1]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_neg_3[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(img_neg_3[2]),
        .O(int_img_neg_30[2]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_neg_3[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(img_neg_3[3]),
        .O(int_img_neg_30[3]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_neg_3[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(img_neg_3[4]),
        .O(int_img_neg_30[4]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_neg_3[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(img_neg_3[5]),
        .O(int_img_neg_30[5]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_neg_3[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(img_neg_3[6]),
        .O(int_img_neg_30[6]));
  LUT3 #(
    .INIT(8'h02)) 
    \int_img_neg_3[7]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\int_img_neg_2[7]_i_3_n_0 ),
        .I2(\waddr_reg_n_0_[4] ),
        .O(\int_img_neg_3[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_neg_3[7]_i_2 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(img_neg_3[7]),
        .O(int_img_neg_30[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_neg_3_reg[0] 
       (.C(ap_clk),
        .CE(\int_img_neg_3[7]_i_1_n_0 ),
        .D(int_img_neg_30[0]),
        .Q(img_neg_3[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_neg_3_reg[1] 
       (.C(ap_clk),
        .CE(\int_img_neg_3[7]_i_1_n_0 ),
        .D(int_img_neg_30[1]),
        .Q(img_neg_3[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_neg_3_reg[2] 
       (.C(ap_clk),
        .CE(\int_img_neg_3[7]_i_1_n_0 ),
        .D(int_img_neg_30[2]),
        .Q(img_neg_3[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_neg_3_reg[3] 
       (.C(ap_clk),
        .CE(\int_img_neg_3[7]_i_1_n_0 ),
        .D(int_img_neg_30[3]),
        .Q(img_neg_3[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_neg_3_reg[4] 
       (.C(ap_clk),
        .CE(\int_img_neg_3[7]_i_1_n_0 ),
        .D(int_img_neg_30[4]),
        .Q(img_neg_3[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_neg_3_reg[5] 
       (.C(ap_clk),
        .CE(\int_img_neg_3[7]_i_1_n_0 ),
        .D(int_img_neg_30[5]),
        .Q(img_neg_3[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_neg_3_reg[6] 
       (.C(ap_clk),
        .CE(\int_img_neg_3[7]_i_1_n_0 ),
        .D(int_img_neg_30[6]),
        .Q(img_neg_3[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_neg_3_reg[7] 
       (.C(ap_clk),
        .CE(\int_img_neg_3[7]_i_1_n_0 ),
        .D(int_img_neg_30[7]),
        .Q(img_neg_3[7]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_neg_4[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(img_neg_4[0]),
        .O(int_img_neg_40[0]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_neg_4[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(img_neg_4[1]),
        .O(int_img_neg_40[1]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_neg_4[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(img_neg_4[2]),
        .O(int_img_neg_40[2]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_neg_4[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(img_neg_4[3]),
        .O(int_img_neg_40[3]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_neg_4[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(img_neg_4[4]),
        .O(int_img_neg_40[4]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_neg_4[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(img_neg_4[5]),
        .O(int_img_neg_40[5]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_neg_4[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(img_neg_4[6]),
        .O(int_img_neg_40[6]));
  LUT3 #(
    .INIT(8'h04)) 
    \int_img_neg_4[7]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\int_img_neg_2[7]_i_3_n_0 ),
        .O(\int_img_neg_4[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_neg_4[7]_i_2 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(img_neg_4[7]),
        .O(int_img_neg_40[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_neg_4_reg[0] 
       (.C(ap_clk),
        .CE(\int_img_neg_4[7]_i_1_n_0 ),
        .D(int_img_neg_40[0]),
        .Q(img_neg_4[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_neg_4_reg[1] 
       (.C(ap_clk),
        .CE(\int_img_neg_4[7]_i_1_n_0 ),
        .D(int_img_neg_40[1]),
        .Q(img_neg_4[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_neg_4_reg[2] 
       (.C(ap_clk),
        .CE(\int_img_neg_4[7]_i_1_n_0 ),
        .D(int_img_neg_40[2]),
        .Q(img_neg_4[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_neg_4_reg[3] 
       (.C(ap_clk),
        .CE(\int_img_neg_4[7]_i_1_n_0 ),
        .D(int_img_neg_40[3]),
        .Q(img_neg_4[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_neg_4_reg[4] 
       (.C(ap_clk),
        .CE(\int_img_neg_4[7]_i_1_n_0 ),
        .D(int_img_neg_40[4]),
        .Q(img_neg_4[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_neg_4_reg[5] 
       (.C(ap_clk),
        .CE(\int_img_neg_4[7]_i_1_n_0 ),
        .D(int_img_neg_40[5]),
        .Q(img_neg_4[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_neg_4_reg[6] 
       (.C(ap_clk),
        .CE(\int_img_neg_4[7]_i_1_n_0 ),
        .D(int_img_neg_40[6]),
        .Q(img_neg_4[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_neg_4_reg[7] 
       (.C(ap_clk),
        .CE(\int_img_neg_4[7]_i_1_n_0 ),
        .D(int_img_neg_40[7]),
        .Q(img_neg_4[7]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_neg_5[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(img_neg_5[0]),
        .O(int_img_neg_50[0]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_neg_5[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(img_neg_5[1]),
        .O(int_img_neg_50[1]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_neg_5[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(img_neg_5[2]),
        .O(int_img_neg_50[2]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_neg_5[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(img_neg_5[3]),
        .O(int_img_neg_50[3]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_neg_5[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(img_neg_5[4]),
        .O(int_img_neg_50[4]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_neg_5[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(img_neg_5[5]),
        .O(int_img_neg_50[5]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_neg_5[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(img_neg_5[6]),
        .O(int_img_neg_50[6]));
  LUT3 #(
    .INIT(8'h08)) 
    \int_img_neg_5[7]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\int_img_neg_2[7]_i_3_n_0 ),
        .O(\int_img_neg_5[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_neg_5[7]_i_2 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(img_neg_5[7]),
        .O(int_img_neg_50[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_neg_5_reg[0] 
       (.C(ap_clk),
        .CE(\int_img_neg_5[7]_i_1_n_0 ),
        .D(int_img_neg_50[0]),
        .Q(img_neg_5[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_neg_5_reg[1] 
       (.C(ap_clk),
        .CE(\int_img_neg_5[7]_i_1_n_0 ),
        .D(int_img_neg_50[1]),
        .Q(img_neg_5[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_neg_5_reg[2] 
       (.C(ap_clk),
        .CE(\int_img_neg_5[7]_i_1_n_0 ),
        .D(int_img_neg_50[2]),
        .Q(img_neg_5[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_neg_5_reg[3] 
       (.C(ap_clk),
        .CE(\int_img_neg_5[7]_i_1_n_0 ),
        .D(int_img_neg_50[3]),
        .Q(img_neg_5[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_neg_5_reg[4] 
       (.C(ap_clk),
        .CE(\int_img_neg_5[7]_i_1_n_0 ),
        .D(int_img_neg_50[4]),
        .Q(img_neg_5[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_neg_5_reg[5] 
       (.C(ap_clk),
        .CE(\int_img_neg_5[7]_i_1_n_0 ),
        .D(int_img_neg_50[5]),
        .Q(img_neg_5[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_neg_5_reg[6] 
       (.C(ap_clk),
        .CE(\int_img_neg_5[7]_i_1_n_0 ),
        .D(int_img_neg_50[6]),
        .Q(img_neg_5[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_neg_5_reg[7] 
       (.C(ap_clk),
        .CE(\int_img_neg_5[7]_i_1_n_0 ),
        .D(int_img_neg_50[7]),
        .Q(img_neg_5[7]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_neg_6[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(img_neg_6[0]),
        .O(int_img_neg_60[0]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_neg_6[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(img_neg_6[1]),
        .O(int_img_neg_60[1]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_neg_6[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(img_neg_6[2]),
        .O(int_img_neg_60[2]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_neg_6[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(img_neg_6[3]),
        .O(int_img_neg_60[3]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_neg_6[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(img_neg_6[4]),
        .O(int_img_neg_60[4]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_neg_6[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(img_neg_6[5]),
        .O(int_img_neg_60[5]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_neg_6[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(img_neg_6[6]),
        .O(int_img_neg_60[6]));
  LUT3 #(
    .INIT(8'h01)) 
    \int_img_neg_6[7]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\int_img_neg_6[7]_i_3_n_0 ),
        .I2(\waddr_reg_n_0_[4] ),
        .O(\int_img_neg_6[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_neg_6[7]_i_2 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(img_neg_6[7]),
        .O(int_img_neg_60[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF7FF)) 
    \int_img_neg_6[7]_i_3 
       (.I0(\FSM_onehot_wstate_reg[2]_0 ),
        .I1(s_axi_CTRL_WVALID),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\waddr_reg_n_0_[7] ),
        .I4(\waddr_reg_n_0_[6] ),
        .I5(\waddr_reg_n_0_[5] ),
        .O(\int_img_neg_6[7]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_neg_6_reg[0] 
       (.C(ap_clk),
        .CE(\int_img_neg_6[7]_i_1_n_0 ),
        .D(int_img_neg_60[0]),
        .Q(img_neg_6[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_neg_6_reg[1] 
       (.C(ap_clk),
        .CE(\int_img_neg_6[7]_i_1_n_0 ),
        .D(int_img_neg_60[1]),
        .Q(img_neg_6[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_neg_6_reg[2] 
       (.C(ap_clk),
        .CE(\int_img_neg_6[7]_i_1_n_0 ),
        .D(int_img_neg_60[2]),
        .Q(img_neg_6[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_neg_6_reg[3] 
       (.C(ap_clk),
        .CE(\int_img_neg_6[7]_i_1_n_0 ),
        .D(int_img_neg_60[3]),
        .Q(img_neg_6[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_neg_6_reg[4] 
       (.C(ap_clk),
        .CE(\int_img_neg_6[7]_i_1_n_0 ),
        .D(int_img_neg_60[4]),
        .Q(img_neg_6[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_neg_6_reg[5] 
       (.C(ap_clk),
        .CE(\int_img_neg_6[7]_i_1_n_0 ),
        .D(int_img_neg_60[5]),
        .Q(img_neg_6[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_neg_6_reg[6] 
       (.C(ap_clk),
        .CE(\int_img_neg_6[7]_i_1_n_0 ),
        .D(int_img_neg_60[6]),
        .Q(img_neg_6[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_neg_6_reg[7] 
       (.C(ap_clk),
        .CE(\int_img_neg_6[7]_i_1_n_0 ),
        .D(int_img_neg_60[7]),
        .Q(img_neg_6[7]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_neg_7[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(img_neg_7[0]),
        .O(int_img_neg_70[0]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_neg_7[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(img_neg_7[1]),
        .O(int_img_neg_70[1]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_neg_7[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(img_neg_7[2]),
        .O(int_img_neg_70[2]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_neg_7[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(img_neg_7[3]),
        .O(int_img_neg_70[3]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_neg_7[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(img_neg_7[4]),
        .O(int_img_neg_70[4]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_neg_7[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(img_neg_7[5]),
        .O(int_img_neg_70[5]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_neg_7[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(img_neg_7[6]),
        .O(int_img_neg_70[6]));
  LUT3 #(
    .INIT(8'h02)) 
    \int_img_neg_7[7]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\int_img_neg_6[7]_i_3_n_0 ),
        .I2(\waddr_reg_n_0_[4] ),
        .O(\int_img_neg_7[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_neg_7[7]_i_2 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(img_neg_7[7]),
        .O(int_img_neg_70[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_neg_7_reg[0] 
       (.C(ap_clk),
        .CE(\int_img_neg_7[7]_i_1_n_0 ),
        .D(int_img_neg_70[0]),
        .Q(img_neg_7[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_neg_7_reg[1] 
       (.C(ap_clk),
        .CE(\int_img_neg_7[7]_i_1_n_0 ),
        .D(int_img_neg_70[1]),
        .Q(img_neg_7[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_neg_7_reg[2] 
       (.C(ap_clk),
        .CE(\int_img_neg_7[7]_i_1_n_0 ),
        .D(int_img_neg_70[2]),
        .Q(img_neg_7[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_neg_7_reg[3] 
       (.C(ap_clk),
        .CE(\int_img_neg_7[7]_i_1_n_0 ),
        .D(int_img_neg_70[3]),
        .Q(img_neg_7[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_neg_7_reg[4] 
       (.C(ap_clk),
        .CE(\int_img_neg_7[7]_i_1_n_0 ),
        .D(int_img_neg_70[4]),
        .Q(img_neg_7[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_neg_7_reg[5] 
       (.C(ap_clk),
        .CE(\int_img_neg_7[7]_i_1_n_0 ),
        .D(int_img_neg_70[5]),
        .Q(img_neg_7[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_neg_7_reg[6] 
       (.C(ap_clk),
        .CE(\int_img_neg_7[7]_i_1_n_0 ),
        .D(int_img_neg_70[6]),
        .Q(img_neg_7[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_neg_7_reg[7] 
       (.C(ap_clk),
        .CE(\int_img_neg_7[7]_i_1_n_0 ),
        .D(int_img_neg_70[7]),
        .Q(img_neg_7[7]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_pos_0[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(img_pos_0[0]),
        .O(int_img_pos_00[0]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_pos_0[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(img_pos_0[1]),
        .O(int_img_pos_00[1]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_pos_0[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(img_pos_0[2]),
        .O(int_img_pos_00[2]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_pos_0[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(img_pos_0[3]),
        .O(int_img_pos_00[3]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_pos_0[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(img_pos_0[4]),
        .O(int_img_pos_00[4]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_pos_0[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(img_pos_0[5]),
        .O(int_img_pos_00[5]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_pos_0[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(img_pos_0[6]),
        .O(int_img_pos_00[6]));
  LUT3 #(
    .INIT(8'h04)) 
    \int_img_pos_0[7]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\int_ier[1]_i_2_n_0 ),
        .O(\int_img_pos_0[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_pos_0[7]_i_2 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(img_pos_0[7]),
        .O(int_img_pos_00[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_pos_0_reg[0] 
       (.C(ap_clk),
        .CE(\int_img_pos_0[7]_i_1_n_0 ),
        .D(int_img_pos_00[0]),
        .Q(img_pos_0[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_pos_0_reg[1] 
       (.C(ap_clk),
        .CE(\int_img_pos_0[7]_i_1_n_0 ),
        .D(int_img_pos_00[1]),
        .Q(img_pos_0[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_pos_0_reg[2] 
       (.C(ap_clk),
        .CE(\int_img_pos_0[7]_i_1_n_0 ),
        .D(int_img_pos_00[2]),
        .Q(img_pos_0[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_pos_0_reg[3] 
       (.C(ap_clk),
        .CE(\int_img_pos_0[7]_i_1_n_0 ),
        .D(int_img_pos_00[3]),
        .Q(img_pos_0[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_pos_0_reg[4] 
       (.C(ap_clk),
        .CE(\int_img_pos_0[7]_i_1_n_0 ),
        .D(int_img_pos_00[4]),
        .Q(img_pos_0[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_pos_0_reg[5] 
       (.C(ap_clk),
        .CE(\int_img_pos_0[7]_i_1_n_0 ),
        .D(int_img_pos_00[5]),
        .Q(img_pos_0[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_pos_0_reg[6] 
       (.C(ap_clk),
        .CE(\int_img_pos_0[7]_i_1_n_0 ),
        .D(int_img_pos_00[6]),
        .Q(img_pos_0[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_pos_0_reg[7] 
       (.C(ap_clk),
        .CE(\int_img_pos_0[7]_i_1_n_0 ),
        .D(int_img_pos_00[7]),
        .Q(img_pos_0[7]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_pos_1[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(img_pos_1[0]),
        .O(int_img_pos_10[0]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_pos_1[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(img_pos_1[1]),
        .O(int_img_pos_10[1]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_pos_1[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(img_pos_1[2]),
        .O(int_img_pos_10[2]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_pos_1[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(img_pos_1[3]),
        .O(int_img_pos_10[3]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_pos_1[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(img_pos_1[4]),
        .O(int_img_pos_10[4]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_pos_1[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(img_pos_1[5]),
        .O(int_img_pos_10[5]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_pos_1[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(img_pos_1[6]),
        .O(int_img_pos_10[6]));
  LUT3 #(
    .INIT(8'h08)) 
    \int_img_pos_1[7]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\int_ier[1]_i_2_n_0 ),
        .O(\int_img_pos_1[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_pos_1[7]_i_2 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(img_pos_1[7]),
        .O(int_img_pos_10[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_pos_1_reg[0] 
       (.C(ap_clk),
        .CE(\int_img_pos_1[7]_i_1_n_0 ),
        .D(int_img_pos_10[0]),
        .Q(img_pos_1[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_pos_1_reg[1] 
       (.C(ap_clk),
        .CE(\int_img_pos_1[7]_i_1_n_0 ),
        .D(int_img_pos_10[1]),
        .Q(img_pos_1[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_pos_1_reg[2] 
       (.C(ap_clk),
        .CE(\int_img_pos_1[7]_i_1_n_0 ),
        .D(int_img_pos_10[2]),
        .Q(img_pos_1[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_pos_1_reg[3] 
       (.C(ap_clk),
        .CE(\int_img_pos_1[7]_i_1_n_0 ),
        .D(int_img_pos_10[3]),
        .Q(img_pos_1[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_pos_1_reg[4] 
       (.C(ap_clk),
        .CE(\int_img_pos_1[7]_i_1_n_0 ),
        .D(int_img_pos_10[4]),
        .Q(img_pos_1[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_pos_1_reg[5] 
       (.C(ap_clk),
        .CE(\int_img_pos_1[7]_i_1_n_0 ),
        .D(int_img_pos_10[5]),
        .Q(img_pos_1[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_pos_1_reg[6] 
       (.C(ap_clk),
        .CE(\int_img_pos_1[7]_i_1_n_0 ),
        .D(int_img_pos_10[6]),
        .Q(img_pos_1[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_pos_1_reg[7] 
       (.C(ap_clk),
        .CE(\int_img_pos_1[7]_i_1_n_0 ),
        .D(int_img_pos_10[7]),
        .Q(img_pos_1[7]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_pos_2[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(img_pos_2[0]),
        .O(int_img_pos_20[0]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_pos_2[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(img_pos_2[1]),
        .O(int_img_pos_20[1]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_pos_2[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(img_pos_2[2]),
        .O(int_img_pos_20[2]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_pos_2[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(img_pos_2[3]),
        .O(int_img_pos_20[3]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_pos_2[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(img_pos_2[4]),
        .O(int_img_pos_20[4]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_pos_2[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(img_pos_2[5]),
        .O(int_img_pos_20[5]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_pos_2[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(img_pos_2[6]),
        .O(int_img_pos_20[6]));
  LUT3 #(
    .INIT(8'h01)) 
    \int_img_pos_2[7]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\int_img_pos_2[7]_i_3_n_0 ),
        .I2(\waddr_reg_n_0_[4] ),
        .O(\int_img_pos_2[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_pos_2[7]_i_2 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(img_pos_2[7]),
        .O(int_img_pos_20[7]));
  LUT6 #(
    .INIT(64'hFFFFFFBFFFFFFFFF)) 
    \int_img_pos_2[7]_i_3 
       (.I0(\waddr_reg_n_0_[7] ),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(s_axi_CTRL_WVALID),
        .I3(\waddr_reg_n_0_[2] ),
        .I4(\waddr_reg_n_0_[6] ),
        .I5(\waddr_reg_n_0_[5] ),
        .O(\int_img_pos_2[7]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_pos_2_reg[0] 
       (.C(ap_clk),
        .CE(\int_img_pos_2[7]_i_1_n_0 ),
        .D(int_img_pos_20[0]),
        .Q(img_pos_2[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_pos_2_reg[1] 
       (.C(ap_clk),
        .CE(\int_img_pos_2[7]_i_1_n_0 ),
        .D(int_img_pos_20[1]),
        .Q(img_pos_2[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_pos_2_reg[2] 
       (.C(ap_clk),
        .CE(\int_img_pos_2[7]_i_1_n_0 ),
        .D(int_img_pos_20[2]),
        .Q(img_pos_2[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_pos_2_reg[3] 
       (.C(ap_clk),
        .CE(\int_img_pos_2[7]_i_1_n_0 ),
        .D(int_img_pos_20[3]),
        .Q(img_pos_2[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_pos_2_reg[4] 
       (.C(ap_clk),
        .CE(\int_img_pos_2[7]_i_1_n_0 ),
        .D(int_img_pos_20[4]),
        .Q(img_pos_2[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_pos_2_reg[5] 
       (.C(ap_clk),
        .CE(\int_img_pos_2[7]_i_1_n_0 ),
        .D(int_img_pos_20[5]),
        .Q(img_pos_2[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_pos_2_reg[6] 
       (.C(ap_clk),
        .CE(\int_img_pos_2[7]_i_1_n_0 ),
        .D(int_img_pos_20[6]),
        .Q(img_pos_2[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_pos_2_reg[7] 
       (.C(ap_clk),
        .CE(\int_img_pos_2[7]_i_1_n_0 ),
        .D(int_img_pos_20[7]),
        .Q(img_pos_2[7]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_pos_3[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(img_pos_3[0]),
        .O(int_img_pos_30[0]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_pos_3[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(img_pos_3[1]),
        .O(int_img_pos_30[1]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_pos_3[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(img_pos_3[2]),
        .O(int_img_pos_30[2]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_pos_3[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(img_pos_3[3]),
        .O(int_img_pos_30[3]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_pos_3[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(img_pos_3[4]),
        .O(int_img_pos_30[4]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_pos_3[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(img_pos_3[5]),
        .O(int_img_pos_30[5]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_pos_3[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(img_pos_3[6]),
        .O(int_img_pos_30[6]));
  LUT3 #(
    .INIT(8'h02)) 
    \int_img_pos_3[7]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\int_img_pos_2[7]_i_3_n_0 ),
        .I2(\waddr_reg_n_0_[4] ),
        .O(\int_img_pos_3[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_pos_3[7]_i_2 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(img_pos_3[7]),
        .O(int_img_pos_30[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_pos_3_reg[0] 
       (.C(ap_clk),
        .CE(\int_img_pos_3[7]_i_1_n_0 ),
        .D(int_img_pos_30[0]),
        .Q(img_pos_3[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_pos_3_reg[1] 
       (.C(ap_clk),
        .CE(\int_img_pos_3[7]_i_1_n_0 ),
        .D(int_img_pos_30[1]),
        .Q(img_pos_3[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_pos_3_reg[2] 
       (.C(ap_clk),
        .CE(\int_img_pos_3[7]_i_1_n_0 ),
        .D(int_img_pos_30[2]),
        .Q(img_pos_3[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_pos_3_reg[3] 
       (.C(ap_clk),
        .CE(\int_img_pos_3[7]_i_1_n_0 ),
        .D(int_img_pos_30[3]),
        .Q(img_pos_3[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_pos_3_reg[4] 
       (.C(ap_clk),
        .CE(\int_img_pos_3[7]_i_1_n_0 ),
        .D(int_img_pos_30[4]),
        .Q(img_pos_3[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_pos_3_reg[5] 
       (.C(ap_clk),
        .CE(\int_img_pos_3[7]_i_1_n_0 ),
        .D(int_img_pos_30[5]),
        .Q(img_pos_3[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_pos_3_reg[6] 
       (.C(ap_clk),
        .CE(\int_img_pos_3[7]_i_1_n_0 ),
        .D(int_img_pos_30[6]),
        .Q(img_pos_3[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_pos_3_reg[7] 
       (.C(ap_clk),
        .CE(\int_img_pos_3[7]_i_1_n_0 ),
        .D(int_img_pos_30[7]),
        .Q(img_pos_3[7]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_pos_4[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(img_pos_4[0]),
        .O(int_img_pos_40[0]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_pos_4[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(img_pos_4[1]),
        .O(int_img_pos_40[1]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_pos_4[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(img_pos_4[2]),
        .O(int_img_pos_40[2]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_pos_4[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(img_pos_4[3]),
        .O(int_img_pos_40[3]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_pos_4[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(img_pos_4[4]),
        .O(int_img_pos_40[4]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_pos_4[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(img_pos_4[5]),
        .O(int_img_pos_40[5]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_pos_4[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(img_pos_4[6]),
        .O(int_img_pos_40[6]));
  LUT3 #(
    .INIT(8'h04)) 
    \int_img_pos_4[7]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\int_img_pos_2[7]_i_3_n_0 ),
        .O(\int_img_pos_4[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_pos_4[7]_i_2 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(img_pos_4[7]),
        .O(int_img_pos_40[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_pos_4_reg[0] 
       (.C(ap_clk),
        .CE(\int_img_pos_4[7]_i_1_n_0 ),
        .D(int_img_pos_40[0]),
        .Q(img_pos_4[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_pos_4_reg[1] 
       (.C(ap_clk),
        .CE(\int_img_pos_4[7]_i_1_n_0 ),
        .D(int_img_pos_40[1]),
        .Q(img_pos_4[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_pos_4_reg[2] 
       (.C(ap_clk),
        .CE(\int_img_pos_4[7]_i_1_n_0 ),
        .D(int_img_pos_40[2]),
        .Q(img_pos_4[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_pos_4_reg[3] 
       (.C(ap_clk),
        .CE(\int_img_pos_4[7]_i_1_n_0 ),
        .D(int_img_pos_40[3]),
        .Q(img_pos_4[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_pos_4_reg[4] 
       (.C(ap_clk),
        .CE(\int_img_pos_4[7]_i_1_n_0 ),
        .D(int_img_pos_40[4]),
        .Q(img_pos_4[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_pos_4_reg[5] 
       (.C(ap_clk),
        .CE(\int_img_pos_4[7]_i_1_n_0 ),
        .D(int_img_pos_40[5]),
        .Q(img_pos_4[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_pos_4_reg[6] 
       (.C(ap_clk),
        .CE(\int_img_pos_4[7]_i_1_n_0 ),
        .D(int_img_pos_40[6]),
        .Q(img_pos_4[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_pos_4_reg[7] 
       (.C(ap_clk),
        .CE(\int_img_pos_4[7]_i_1_n_0 ),
        .D(int_img_pos_40[7]),
        .Q(img_pos_4[7]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_pos_5[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(img_pos_5[0]),
        .O(int_img_pos_50[0]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_pos_5[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(img_pos_5[1]),
        .O(int_img_pos_50[1]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_pos_5[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(img_pos_5[2]),
        .O(int_img_pos_50[2]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_pos_5[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(img_pos_5[3]),
        .O(int_img_pos_50[3]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_pos_5[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(img_pos_5[4]),
        .O(int_img_pos_50[4]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_pos_5[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(img_pos_5[5]),
        .O(int_img_pos_50[5]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_pos_5[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(img_pos_5[6]),
        .O(int_img_pos_50[6]));
  LUT3 #(
    .INIT(8'h08)) 
    \int_img_pos_5[7]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\int_img_pos_2[7]_i_3_n_0 ),
        .O(\int_img_pos_5[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_pos_5[7]_i_2 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(img_pos_5[7]),
        .O(int_img_pos_50[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_pos_5_reg[0] 
       (.C(ap_clk),
        .CE(\int_img_pos_5[7]_i_1_n_0 ),
        .D(int_img_pos_50[0]),
        .Q(img_pos_5[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_pos_5_reg[1] 
       (.C(ap_clk),
        .CE(\int_img_pos_5[7]_i_1_n_0 ),
        .D(int_img_pos_50[1]),
        .Q(img_pos_5[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_pos_5_reg[2] 
       (.C(ap_clk),
        .CE(\int_img_pos_5[7]_i_1_n_0 ),
        .D(int_img_pos_50[2]),
        .Q(img_pos_5[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_pos_5_reg[3] 
       (.C(ap_clk),
        .CE(\int_img_pos_5[7]_i_1_n_0 ),
        .D(int_img_pos_50[3]),
        .Q(img_pos_5[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_pos_5_reg[4] 
       (.C(ap_clk),
        .CE(\int_img_pos_5[7]_i_1_n_0 ),
        .D(int_img_pos_50[4]),
        .Q(img_pos_5[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_pos_5_reg[5] 
       (.C(ap_clk),
        .CE(\int_img_pos_5[7]_i_1_n_0 ),
        .D(int_img_pos_50[5]),
        .Q(img_pos_5[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_pos_5_reg[6] 
       (.C(ap_clk),
        .CE(\int_img_pos_5[7]_i_1_n_0 ),
        .D(int_img_pos_50[6]),
        .Q(img_pos_5[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_pos_5_reg[7] 
       (.C(ap_clk),
        .CE(\int_img_pos_5[7]_i_1_n_0 ),
        .D(int_img_pos_50[7]),
        .Q(img_pos_5[7]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_pos_6[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(img_pos_6[0]),
        .O(int_img_pos_60[0]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_pos_6[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(img_pos_6[1]),
        .O(int_img_pos_60[1]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_pos_6[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(img_pos_6[2]),
        .O(int_img_pos_60[2]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_pos_6[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(img_pos_6[3]),
        .O(int_img_pos_60[3]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_pos_6[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(img_pos_6[4]),
        .O(int_img_pos_60[4]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_pos_6[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(img_pos_6[5]),
        .O(int_img_pos_60[5]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_pos_6[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(img_pos_6[6]),
        .O(int_img_pos_60[6]));
  LUT3 #(
    .INIT(8'h01)) 
    \int_img_pos_6[7]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\int_img_pos_6[7]_i_3_n_0 ),
        .I2(\waddr_reg_n_0_[4] ),
        .O(\int_img_pos_6[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_pos_6[7]_i_2 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(img_pos_6[7]),
        .O(int_img_pos_60[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFBFFFFFF)) 
    \int_img_pos_6[7]_i_3 
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\waddr_reg_n_0_[6] ),
        .I2(\waddr_reg_n_0_[7] ),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .I4(s_axi_CTRL_WVALID),
        .I5(\waddr_reg_n_0_[2] ),
        .O(\int_img_pos_6[7]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_pos_6_reg[0] 
       (.C(ap_clk),
        .CE(\int_img_pos_6[7]_i_1_n_0 ),
        .D(int_img_pos_60[0]),
        .Q(img_pos_6[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_pos_6_reg[1] 
       (.C(ap_clk),
        .CE(\int_img_pos_6[7]_i_1_n_0 ),
        .D(int_img_pos_60[1]),
        .Q(img_pos_6[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_pos_6_reg[2] 
       (.C(ap_clk),
        .CE(\int_img_pos_6[7]_i_1_n_0 ),
        .D(int_img_pos_60[2]),
        .Q(img_pos_6[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_pos_6_reg[3] 
       (.C(ap_clk),
        .CE(\int_img_pos_6[7]_i_1_n_0 ),
        .D(int_img_pos_60[3]),
        .Q(img_pos_6[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_pos_6_reg[4] 
       (.C(ap_clk),
        .CE(\int_img_pos_6[7]_i_1_n_0 ),
        .D(int_img_pos_60[4]),
        .Q(img_pos_6[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_pos_6_reg[5] 
       (.C(ap_clk),
        .CE(\int_img_pos_6[7]_i_1_n_0 ),
        .D(int_img_pos_60[5]),
        .Q(img_pos_6[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_pos_6_reg[6] 
       (.C(ap_clk),
        .CE(\int_img_pos_6[7]_i_1_n_0 ),
        .D(int_img_pos_60[6]),
        .Q(img_pos_6[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_pos_6_reg[7] 
       (.C(ap_clk),
        .CE(\int_img_pos_6[7]_i_1_n_0 ),
        .D(int_img_pos_60[7]),
        .Q(img_pos_6[7]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_pos_7[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(img_pos_7[0]),
        .O(int_img_pos_70[0]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_pos_7[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(img_pos_7[1]),
        .O(int_img_pos_70[1]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_pos_7[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(img_pos_7[2]),
        .O(int_img_pos_70[2]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_pos_7[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(img_pos_7[3]),
        .O(int_img_pos_70[3]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_pos_7[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(img_pos_7[4]),
        .O(int_img_pos_70[4]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_pos_7[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(img_pos_7[5]),
        .O(int_img_pos_70[5]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_pos_7[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(img_pos_7[6]),
        .O(int_img_pos_70[6]));
  LUT3 #(
    .INIT(8'h02)) 
    \int_img_pos_7[7]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\int_img_pos_6[7]_i_3_n_0 ),
        .I2(\waddr_reg_n_0_[4] ),
        .O(\int_img_pos_7[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_pos_7[7]_i_2 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(img_pos_7[7]),
        .O(int_img_pos_70[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_pos_7_reg[0] 
       (.C(ap_clk),
        .CE(\int_img_pos_7[7]_i_1_n_0 ),
        .D(int_img_pos_70[0]),
        .Q(img_pos_7[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_pos_7_reg[1] 
       (.C(ap_clk),
        .CE(\int_img_pos_7[7]_i_1_n_0 ),
        .D(int_img_pos_70[1]),
        .Q(img_pos_7[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_pos_7_reg[2] 
       (.C(ap_clk),
        .CE(\int_img_pos_7[7]_i_1_n_0 ),
        .D(int_img_pos_70[2]),
        .Q(img_pos_7[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_pos_7_reg[3] 
       (.C(ap_clk),
        .CE(\int_img_pos_7[7]_i_1_n_0 ),
        .D(int_img_pos_70[3]),
        .Q(img_pos_7[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_pos_7_reg[4] 
       (.C(ap_clk),
        .CE(\int_img_pos_7[7]_i_1_n_0 ),
        .D(int_img_pos_70[4]),
        .Q(img_pos_7[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_pos_7_reg[5] 
       (.C(ap_clk),
        .CE(\int_img_pos_7[7]_i_1_n_0 ),
        .D(int_img_pos_70[5]),
        .Q(img_pos_7[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_pos_7_reg[6] 
       (.C(ap_clk),
        .CE(\int_img_pos_7[7]_i_1_n_0 ),
        .D(int_img_pos_70[6]),
        .Q(img_pos_7[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_pos_7_reg[7] 
       (.C(ap_clk),
        .CE(\int_img_pos_7[7]_i_1_n_0 ),
        .D(int_img_pos_70[7]),
        .Q(img_pos_7[7]),
        .R(SR));
  LUT3 #(
    .INIT(8'hA8)) 
    int_interrupt_i_1
       (.I0(int_gie_reg_n_0),
        .I1(\int_isr_reg_n_0_[1] ),
        .I2(\int_isr_reg_n_0_[0] ),
        .O(int_interrupt0));
  FDRE #(
    .INIT(1'b0)) 
    int_interrupt_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_interrupt0),
        .Q(interrupt),
        .R(SR));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(int_isr7_out),
        .I2(\int_ier_reg_n_0_[0] ),
        .I3(ap_done),
        .I4(\int_isr_reg_n_0_[0] ),
        .O(\int_isr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    \int_isr[0]_i_2 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_isr[0]_i_3_n_0 ),
        .I3(\waddr_reg_n_0_[2] ),
        .I4(\waddr_reg_n_0_[4] ),
        .I5(\waddr_reg_n_0_[7] ),
        .O(int_isr7_out));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'hFFF7)) 
    \int_isr[0]_i_3 
       (.I0(s_axi_CTRL_WVALID),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(\waddr_reg_n_0_[5] ),
        .I3(\waddr_reg_n_0_[6] ),
        .O(\int_isr[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(int_isr7_out),
        .I2(p_0_in),
        .I3(ap_done),
        .I4(\int_isr_reg_n_0_[1] ),
        .O(\int_isr[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_0 ),
        .Q(\int_isr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_0 ),
        .Q(\int_isr_reg_n_0_[1] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_last_sample[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(last_sample[0]),
        .O(int_last_sample0[0]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_last_sample[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(last_sample[10]),
        .O(int_last_sample0[10]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_last_sample[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(last_sample[11]),
        .O(int_last_sample0[11]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_last_sample[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(last_sample[12]),
        .O(int_last_sample0[12]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_last_sample[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(last_sample[13]),
        .O(int_last_sample0[13]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_last_sample[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(last_sample[14]),
        .O(int_last_sample0[14]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_last_sample[15]_i_1 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(last_sample[15]),
        .O(int_last_sample0[15]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_last_sample[16]_i_1 
       (.I0(s_axi_CTRL_WDATA[16]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(last_sample[16]),
        .O(int_last_sample0[16]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_last_sample[17]_i_1 
       (.I0(s_axi_CTRL_WDATA[17]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(last_sample[17]),
        .O(int_last_sample0[17]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_last_sample[18]_i_1 
       (.I0(s_axi_CTRL_WDATA[18]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(last_sample[18]),
        .O(int_last_sample0[18]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_last_sample[19]_i_1 
       (.I0(s_axi_CTRL_WDATA[19]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(last_sample[19]),
        .O(int_last_sample0[19]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_last_sample[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(last_sample[1]),
        .O(int_last_sample0[1]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_last_sample[20]_i_1 
       (.I0(s_axi_CTRL_WDATA[20]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(last_sample[20]),
        .O(int_last_sample0[20]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_last_sample[21]_i_1 
       (.I0(s_axi_CTRL_WDATA[21]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(last_sample[21]),
        .O(int_last_sample0[21]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_last_sample[22]_i_1 
       (.I0(s_axi_CTRL_WDATA[22]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(last_sample[22]),
        .O(int_last_sample0[22]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_last_sample[23]_i_1 
       (.I0(s_axi_CTRL_WDATA[23]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(last_sample[23]),
        .O(int_last_sample0[23]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_last_sample[24]_i_1 
       (.I0(s_axi_CTRL_WDATA[24]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(last_sample[24]),
        .O(int_last_sample0[24]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_last_sample[25]_i_1 
       (.I0(s_axi_CTRL_WDATA[25]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(last_sample[25]),
        .O(int_last_sample0[25]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_last_sample[26]_i_1 
       (.I0(s_axi_CTRL_WDATA[26]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(last_sample[26]),
        .O(int_last_sample0[26]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_last_sample[27]_i_1 
       (.I0(s_axi_CTRL_WDATA[27]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(last_sample[27]),
        .O(int_last_sample0[27]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_last_sample[28]_i_1 
       (.I0(s_axi_CTRL_WDATA[28]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(last_sample[28]),
        .O(int_last_sample0[28]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_last_sample[29]_i_1 
       (.I0(s_axi_CTRL_WDATA[29]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(last_sample[29]),
        .O(int_last_sample0[29]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_last_sample[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(last_sample[2]),
        .O(int_last_sample0[2]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_last_sample[30]_i_1 
       (.I0(s_axi_CTRL_WDATA[30]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(last_sample[30]),
        .O(int_last_sample0[30]));
  LUT3 #(
    .INIT(8'h04)) 
    \int_last_sample[31]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\int_img_neg_6[7]_i_3_n_0 ),
        .O(\int_last_sample[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_last_sample[31]_i_2 
       (.I0(s_axi_CTRL_WDATA[31]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(last_sample[31]),
        .O(int_last_sample0[31]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_last_sample[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(last_sample[3]),
        .O(int_last_sample0[3]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_last_sample[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(last_sample[4]),
        .O(int_last_sample0[4]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_last_sample[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(last_sample[5]),
        .O(int_last_sample0[5]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_last_sample[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(last_sample[6]),
        .O(int_last_sample0[6]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_last_sample[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(last_sample[7]),
        .O(int_last_sample0[7]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_last_sample[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(last_sample[8]),
        .O(int_last_sample0[8]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_last_sample[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(last_sample[9]),
        .O(int_last_sample0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_last_sample_reg[0] 
       (.C(ap_clk),
        .CE(\int_last_sample[31]_i_1_n_0 ),
        .D(int_last_sample0[0]),
        .Q(last_sample[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_last_sample_reg[10] 
       (.C(ap_clk),
        .CE(\int_last_sample[31]_i_1_n_0 ),
        .D(int_last_sample0[10]),
        .Q(last_sample[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_last_sample_reg[11] 
       (.C(ap_clk),
        .CE(\int_last_sample[31]_i_1_n_0 ),
        .D(int_last_sample0[11]),
        .Q(last_sample[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_last_sample_reg[12] 
       (.C(ap_clk),
        .CE(\int_last_sample[31]_i_1_n_0 ),
        .D(int_last_sample0[12]),
        .Q(last_sample[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_last_sample_reg[13] 
       (.C(ap_clk),
        .CE(\int_last_sample[31]_i_1_n_0 ),
        .D(int_last_sample0[13]),
        .Q(last_sample[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_last_sample_reg[14] 
       (.C(ap_clk),
        .CE(\int_last_sample[31]_i_1_n_0 ),
        .D(int_last_sample0[14]),
        .Q(last_sample[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_last_sample_reg[15] 
       (.C(ap_clk),
        .CE(\int_last_sample[31]_i_1_n_0 ),
        .D(int_last_sample0[15]),
        .Q(last_sample[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_last_sample_reg[16] 
       (.C(ap_clk),
        .CE(\int_last_sample[31]_i_1_n_0 ),
        .D(int_last_sample0[16]),
        .Q(last_sample[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_last_sample_reg[17] 
       (.C(ap_clk),
        .CE(\int_last_sample[31]_i_1_n_0 ),
        .D(int_last_sample0[17]),
        .Q(last_sample[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_last_sample_reg[18] 
       (.C(ap_clk),
        .CE(\int_last_sample[31]_i_1_n_0 ),
        .D(int_last_sample0[18]),
        .Q(last_sample[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_last_sample_reg[19] 
       (.C(ap_clk),
        .CE(\int_last_sample[31]_i_1_n_0 ),
        .D(int_last_sample0[19]),
        .Q(last_sample[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_last_sample_reg[1] 
       (.C(ap_clk),
        .CE(\int_last_sample[31]_i_1_n_0 ),
        .D(int_last_sample0[1]),
        .Q(last_sample[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_last_sample_reg[20] 
       (.C(ap_clk),
        .CE(\int_last_sample[31]_i_1_n_0 ),
        .D(int_last_sample0[20]),
        .Q(last_sample[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_last_sample_reg[21] 
       (.C(ap_clk),
        .CE(\int_last_sample[31]_i_1_n_0 ),
        .D(int_last_sample0[21]),
        .Q(last_sample[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_last_sample_reg[22] 
       (.C(ap_clk),
        .CE(\int_last_sample[31]_i_1_n_0 ),
        .D(int_last_sample0[22]),
        .Q(last_sample[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_last_sample_reg[23] 
       (.C(ap_clk),
        .CE(\int_last_sample[31]_i_1_n_0 ),
        .D(int_last_sample0[23]),
        .Q(last_sample[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_last_sample_reg[24] 
       (.C(ap_clk),
        .CE(\int_last_sample[31]_i_1_n_0 ),
        .D(int_last_sample0[24]),
        .Q(last_sample[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_last_sample_reg[25] 
       (.C(ap_clk),
        .CE(\int_last_sample[31]_i_1_n_0 ),
        .D(int_last_sample0[25]),
        .Q(last_sample[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_last_sample_reg[26] 
       (.C(ap_clk),
        .CE(\int_last_sample[31]_i_1_n_0 ),
        .D(int_last_sample0[26]),
        .Q(last_sample[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_last_sample_reg[27] 
       (.C(ap_clk),
        .CE(\int_last_sample[31]_i_1_n_0 ),
        .D(int_last_sample0[27]),
        .Q(last_sample[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_last_sample_reg[28] 
       (.C(ap_clk),
        .CE(\int_last_sample[31]_i_1_n_0 ),
        .D(int_last_sample0[28]),
        .Q(last_sample[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_last_sample_reg[29] 
       (.C(ap_clk),
        .CE(\int_last_sample[31]_i_1_n_0 ),
        .D(int_last_sample0[29]),
        .Q(last_sample[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_last_sample_reg[2] 
       (.C(ap_clk),
        .CE(\int_last_sample[31]_i_1_n_0 ),
        .D(int_last_sample0[2]),
        .Q(last_sample[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_last_sample_reg[30] 
       (.C(ap_clk),
        .CE(\int_last_sample[31]_i_1_n_0 ),
        .D(int_last_sample0[30]),
        .Q(last_sample[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_last_sample_reg[31] 
       (.C(ap_clk),
        .CE(\int_last_sample[31]_i_1_n_0 ),
        .D(int_last_sample0[31]),
        .Q(last_sample[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_last_sample_reg[3] 
       (.C(ap_clk),
        .CE(\int_last_sample[31]_i_1_n_0 ),
        .D(int_last_sample0[3]),
        .Q(last_sample[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_last_sample_reg[4] 
       (.C(ap_clk),
        .CE(\int_last_sample[31]_i_1_n_0 ),
        .D(int_last_sample0[4]),
        .Q(last_sample[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_last_sample_reg[5] 
       (.C(ap_clk),
        .CE(\int_last_sample[31]_i_1_n_0 ),
        .D(int_last_sample0[5]),
        .Q(last_sample[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_last_sample_reg[6] 
       (.C(ap_clk),
        .CE(\int_last_sample[31]_i_1_n_0 ),
        .D(int_last_sample0[6]),
        .Q(last_sample[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_last_sample_reg[7] 
       (.C(ap_clk),
        .CE(\int_last_sample[31]_i_1_n_0 ),
        .D(int_last_sample0[7]),
        .Q(last_sample[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_last_sample_reg[8] 
       (.C(ap_clk),
        .CE(\int_last_sample[31]_i_1_n_0 ),
        .D(int_last_sample0[8]),
        .Q(last_sample[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_last_sample_reg[9] 
       (.C(ap_clk),
        .CE(\int_last_sample[31]_i_1_n_0 ),
        .D(int_last_sample0[9]),
        .Q(last_sample[9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_sample_idx[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_sample_idx_reg[0]_0 ),
        .O(int_sample_idx0[0]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_sample_idx[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(sample_idx[10]),
        .O(int_sample_idx0[10]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_sample_idx[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(sample_idx[11]),
        .O(int_sample_idx0[11]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_sample_idx[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(sample_idx[12]),
        .O(int_sample_idx0[12]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_sample_idx[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(sample_idx[13]),
        .O(int_sample_idx0[13]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_sample_idx[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(sample_idx[14]),
        .O(int_sample_idx0[14]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_sample_idx[15]_i_1 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(sample_idx[15]),
        .O(int_sample_idx0[15]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_sample_idx[16]_i_1 
       (.I0(s_axi_CTRL_WDATA[16]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(sample_idx[16]),
        .O(int_sample_idx0[16]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_sample_idx[17]_i_1 
       (.I0(s_axi_CTRL_WDATA[17]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(sample_idx[17]),
        .O(int_sample_idx0[17]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_sample_idx[18]_i_1 
       (.I0(s_axi_CTRL_WDATA[18]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(sample_idx[18]),
        .O(int_sample_idx0[18]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_sample_idx[19]_i_1 
       (.I0(s_axi_CTRL_WDATA[19]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(sample_idx[19]),
        .O(int_sample_idx0[19]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_sample_idx[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(sample_idx[1]),
        .O(int_sample_idx0[1]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_sample_idx[20]_i_1 
       (.I0(s_axi_CTRL_WDATA[20]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(sample_idx[20]),
        .O(int_sample_idx0[20]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_sample_idx[21]_i_1 
       (.I0(s_axi_CTRL_WDATA[21]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(sample_idx[21]),
        .O(int_sample_idx0[21]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_sample_idx[22]_i_1 
       (.I0(s_axi_CTRL_WDATA[22]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(sample_idx[22]),
        .O(int_sample_idx0[22]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_sample_idx[23]_i_1 
       (.I0(s_axi_CTRL_WDATA[23]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(sample_idx[23]),
        .O(int_sample_idx0[23]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_sample_idx[24]_i_1 
       (.I0(s_axi_CTRL_WDATA[24]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(sample_idx[24]),
        .O(int_sample_idx0[24]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_sample_idx[25]_i_1 
       (.I0(s_axi_CTRL_WDATA[25]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(sample_idx[25]),
        .O(int_sample_idx0[25]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_sample_idx[26]_i_1 
       (.I0(s_axi_CTRL_WDATA[26]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(sample_idx[26]),
        .O(int_sample_idx0[26]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_sample_idx[27]_i_1 
       (.I0(s_axi_CTRL_WDATA[27]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(sample_idx[27]),
        .O(int_sample_idx0[27]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_sample_idx[28]_i_1 
       (.I0(s_axi_CTRL_WDATA[28]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(sample_idx[28]),
        .O(int_sample_idx0[28]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_sample_idx[29]_i_1 
       (.I0(s_axi_CTRL_WDATA[29]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(sample_idx[29]),
        .O(int_sample_idx0[29]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_sample_idx[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(sample_idx[2]),
        .O(int_sample_idx0[2]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_sample_idx[30]_i_1 
       (.I0(s_axi_CTRL_WDATA[30]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(sample_idx[30]),
        .O(int_sample_idx0[30]));
  LUT3 #(
    .INIT(8'h08)) 
    \int_sample_idx[31]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\int_img_neg_6[7]_i_3_n_0 ),
        .O(\int_sample_idx[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_sample_idx[31]_i_2 
       (.I0(s_axi_CTRL_WDATA[31]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(sample_idx[31]),
        .O(int_sample_idx0[31]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_sample_idx[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(sample_idx[3]),
        .O(int_sample_idx0[3]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_sample_idx[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(sample_idx[4]),
        .O(int_sample_idx0[4]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_sample_idx[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(sample_idx[5]),
        .O(int_sample_idx0[5]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_sample_idx[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(sample_idx[6]),
        .O(int_sample_idx0[6]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_sample_idx[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(sample_idx[7]),
        .O(int_sample_idx0[7]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_sample_idx[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(sample_idx[8]),
        .O(int_sample_idx0[8]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_sample_idx[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(sample_idx[9]),
        .O(int_sample_idx0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_sample_idx_reg[0] 
       (.C(ap_clk),
        .CE(\int_sample_idx[31]_i_1_n_0 ),
        .D(int_sample_idx0[0]),
        .Q(\int_sample_idx_reg[0]_0 ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_sample_idx_reg[10] 
       (.C(ap_clk),
        .CE(\int_sample_idx[31]_i_1_n_0 ),
        .D(int_sample_idx0[10]),
        .Q(sample_idx[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_sample_idx_reg[11] 
       (.C(ap_clk),
        .CE(\int_sample_idx[31]_i_1_n_0 ),
        .D(int_sample_idx0[11]),
        .Q(sample_idx[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_sample_idx_reg[12] 
       (.C(ap_clk),
        .CE(\int_sample_idx[31]_i_1_n_0 ),
        .D(int_sample_idx0[12]),
        .Q(sample_idx[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_sample_idx_reg[13] 
       (.C(ap_clk),
        .CE(\int_sample_idx[31]_i_1_n_0 ),
        .D(int_sample_idx0[13]),
        .Q(sample_idx[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_sample_idx_reg[14] 
       (.C(ap_clk),
        .CE(\int_sample_idx[31]_i_1_n_0 ),
        .D(int_sample_idx0[14]),
        .Q(sample_idx[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_sample_idx_reg[15] 
       (.C(ap_clk),
        .CE(\int_sample_idx[31]_i_1_n_0 ),
        .D(int_sample_idx0[15]),
        .Q(sample_idx[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_sample_idx_reg[16] 
       (.C(ap_clk),
        .CE(\int_sample_idx[31]_i_1_n_0 ),
        .D(int_sample_idx0[16]),
        .Q(sample_idx[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_sample_idx_reg[17] 
       (.C(ap_clk),
        .CE(\int_sample_idx[31]_i_1_n_0 ),
        .D(int_sample_idx0[17]),
        .Q(sample_idx[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_sample_idx_reg[18] 
       (.C(ap_clk),
        .CE(\int_sample_idx[31]_i_1_n_0 ),
        .D(int_sample_idx0[18]),
        .Q(sample_idx[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_sample_idx_reg[19] 
       (.C(ap_clk),
        .CE(\int_sample_idx[31]_i_1_n_0 ),
        .D(int_sample_idx0[19]),
        .Q(sample_idx[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_sample_idx_reg[1] 
       (.C(ap_clk),
        .CE(\int_sample_idx[31]_i_1_n_0 ),
        .D(int_sample_idx0[1]),
        .Q(sample_idx[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_sample_idx_reg[20] 
       (.C(ap_clk),
        .CE(\int_sample_idx[31]_i_1_n_0 ),
        .D(int_sample_idx0[20]),
        .Q(sample_idx[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_sample_idx_reg[21] 
       (.C(ap_clk),
        .CE(\int_sample_idx[31]_i_1_n_0 ),
        .D(int_sample_idx0[21]),
        .Q(sample_idx[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_sample_idx_reg[22] 
       (.C(ap_clk),
        .CE(\int_sample_idx[31]_i_1_n_0 ),
        .D(int_sample_idx0[22]),
        .Q(sample_idx[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_sample_idx_reg[23] 
       (.C(ap_clk),
        .CE(\int_sample_idx[31]_i_1_n_0 ),
        .D(int_sample_idx0[23]),
        .Q(sample_idx[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_sample_idx_reg[24] 
       (.C(ap_clk),
        .CE(\int_sample_idx[31]_i_1_n_0 ),
        .D(int_sample_idx0[24]),
        .Q(sample_idx[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_sample_idx_reg[25] 
       (.C(ap_clk),
        .CE(\int_sample_idx[31]_i_1_n_0 ),
        .D(int_sample_idx0[25]),
        .Q(sample_idx[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_sample_idx_reg[26] 
       (.C(ap_clk),
        .CE(\int_sample_idx[31]_i_1_n_0 ),
        .D(int_sample_idx0[26]),
        .Q(sample_idx[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_sample_idx_reg[27] 
       (.C(ap_clk),
        .CE(\int_sample_idx[31]_i_1_n_0 ),
        .D(int_sample_idx0[27]),
        .Q(sample_idx[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_sample_idx_reg[28] 
       (.C(ap_clk),
        .CE(\int_sample_idx[31]_i_1_n_0 ),
        .D(int_sample_idx0[28]),
        .Q(sample_idx[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_sample_idx_reg[29] 
       (.C(ap_clk),
        .CE(\int_sample_idx[31]_i_1_n_0 ),
        .D(int_sample_idx0[29]),
        .Q(sample_idx[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_sample_idx_reg[2] 
       (.C(ap_clk),
        .CE(\int_sample_idx[31]_i_1_n_0 ),
        .D(int_sample_idx0[2]),
        .Q(sample_idx[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_sample_idx_reg[30] 
       (.C(ap_clk),
        .CE(\int_sample_idx[31]_i_1_n_0 ),
        .D(int_sample_idx0[30]),
        .Q(sample_idx[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_sample_idx_reg[31] 
       (.C(ap_clk),
        .CE(\int_sample_idx[31]_i_1_n_0 ),
        .D(int_sample_idx0[31]),
        .Q(sample_idx[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_sample_idx_reg[3] 
       (.C(ap_clk),
        .CE(\int_sample_idx[31]_i_1_n_0 ),
        .D(int_sample_idx0[3]),
        .Q(sample_idx[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_sample_idx_reg[4] 
       (.C(ap_clk),
        .CE(\int_sample_idx[31]_i_1_n_0 ),
        .D(int_sample_idx0[4]),
        .Q(sample_idx[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_sample_idx_reg[5] 
       (.C(ap_clk),
        .CE(\int_sample_idx[31]_i_1_n_0 ),
        .D(int_sample_idx0[5]),
        .Q(sample_idx[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_sample_idx_reg[6] 
       (.C(ap_clk),
        .CE(\int_sample_idx[31]_i_1_n_0 ),
        .D(int_sample_idx0[6]),
        .Q(sample_idx[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_sample_idx_reg[7] 
       (.C(ap_clk),
        .CE(\int_sample_idx[31]_i_1_n_0 ),
        .D(int_sample_idx0[7]),
        .Q(sample_idx[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_sample_idx_reg[8] 
       (.C(ap_clk),
        .CE(\int_sample_idx[31]_i_1_n_0 ),
        .D(int_sample_idx0[8]),
        .Q(sample_idx[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \int_sample_idx_reg[9] 
       (.C(ap_clk),
        .CE(\int_sample_idx[31]_i_1_n_0 ),
        .D(int_sample_idx0[9]),
        .Q(sample_idx[9]),
        .R(SR));
  LUT6 #(
    .INIT(64'h2E22FFFF2E222E22)) 
    int_task_ap_done_i_1
       (.I0(ap_done),
        .I1(auto_restart_status_reg_n_0),
        .I2(p_18_in[2]),
        .I3(ap_idle),
        .I4(int_task_ap_done_i_2_n_0),
        .I5(int_task_ap_done__0),
        .O(int_task_ap_done_i_1_n_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    int_task_ap_done_i_2
       (.I0(s_axi_CTRL_ARADDR[5]),
        .I1(s_axi_CTRL_ARADDR[4]),
        .I2(int_task_ap_done_i_3_n_0),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\rdata[31]_i_4_n_0 ),
        .I5(ar_hs),
        .O(int_task_ap_done_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'hE)) 
    int_task_ap_done_i_3
       (.I0(s_axi_CTRL_ARADDR[7]),
        .I1(s_axi_CTRL_ARADDR[6]),
        .O(int_task_ap_done_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_task_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_task_ap_done_i_1_n_0),
        .Q(int_task_ap_done__0),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFD0FFFFFFD00000)) 
    \rdata[0]_i_1 
       (.I0(\rdata[0]_i_2_n_0 ),
        .I1(\rdata[0]_i_3_n_0 ),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(\rdata[0]_i_4_n_0 ),
        .I4(ar_hs),
        .I5(s_axi_CTRL_RDATA[0]),
        .O(\rdata[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rdata[0]_i_10 
       (.I0(s_axi_CTRL_ARADDR[0]),
        .I1(s_axi_CTRL_ARADDR[1]),
        .O(\rdata[0]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hEEEFFFEF)) 
    \rdata[0]_i_2 
       (.I0(s_axi_CTRL_ARADDR[6]),
        .I1(s_axi_CTRL_ARADDR[7]),
        .I2(\rdata[0]_i_5_n_0 ),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(\rdata[0]_i_6_n_0 ),
        .O(\rdata[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h3000383830000808)) 
    \rdata[0]_i_3 
       (.I0(\rdata[0]_i_7_n_0 ),
        .I1(s_axi_CTRL_ARADDR[7]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\rdata[0]_i_8_n_0 ),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(\rdata[0]_i_9_n_0 ),
        .O(\rdata[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0404000004000400)) 
    \rdata[0]_i_4 
       (.I0(\rdata[1]_i_11_n_0 ),
        .I1(s_axi_CTRL_ARADDR[2]),
        .I2(\rdata[0]_i_10_n_0 ),
        .I3(int_gie_reg_n_0),
        .I4(\int_isr_reg_n_0_[0] ),
        .I5(\rdata[1]_i_10_n_0 ),
        .O(\rdata[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_5 
       (.I0(img_pos_1[0]),
        .I1(img_pos_0[0]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_ier_reg_n_0_[0] ),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(ap_start),
        .O(\rdata[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_6 
       (.I0(img_pos_5[0]),
        .I1(img_pos_4[0]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(img_pos_3[0]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(img_pos_2[0]),
        .O(\rdata[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_7 
       (.I0(\int_sample_idx_reg[0]_0 ),
        .I1(last_sample[0]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(img_neg_7[0]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(img_neg_6[0]),
        .O(\rdata[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_8 
       (.I0(img_neg_5[0]),
        .I1(img_neg_4[0]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(img_neg_3[0]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(img_neg_2[0]),
        .O(\rdata[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_9 
       (.I0(img_neg_1[0]),
        .I1(img_neg_0[0]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(img_pos_7[0]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(img_pos_6[0]),
        .O(\rdata[0]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[10]_i_1 
       (.I0(sample_idx[10]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(last_sample[10]),
        .O(\rdata[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[11]_i_1 
       (.I0(sample_idx[11]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(last_sample[11]),
        .O(\rdata[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[12]_i_1 
       (.I0(sample_idx[12]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(last_sample[12]),
        .O(\rdata[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[13]_i_1 
       (.I0(sample_idx[13]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(last_sample[13]),
        .O(\rdata[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[14]_i_1 
       (.I0(sample_idx[14]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(last_sample[14]),
        .O(\rdata[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[15]_i_1 
       (.I0(sample_idx[15]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(last_sample[15]),
        .O(\rdata[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[16]_i_1 
       (.I0(sample_idx[16]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(last_sample[16]),
        .O(\rdata[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[17]_i_1 
       (.I0(sample_idx[17]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(last_sample[17]),
        .O(\rdata[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[18]_i_1 
       (.I0(sample_idx[18]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(last_sample[18]),
        .O(\rdata[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[19]_i_1 
       (.I0(sample_idx[19]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(last_sample[19]),
        .O(\rdata[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFD0FFFFFFD00000)) 
    \rdata[1]_i_1 
       (.I0(\rdata[1]_i_2_n_0 ),
        .I1(\rdata[1]_i_3_n_0 ),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(\rdata[1]_i_4_n_0 ),
        .I4(ar_hs),
        .I5(s_axi_CTRL_RDATA[1]),
        .O(\rdata[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \rdata[1]_i_10 
       (.I0(s_axi_CTRL_ARADDR[5]),
        .I1(s_axi_CTRL_ARADDR[4]),
        .I2(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[1]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \rdata[1]_i_11 
       (.I0(s_axi_CTRL_ARADDR[5]),
        .I1(s_axi_CTRL_ARADDR[4]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(s_axi_CTRL_ARADDR[7]),
        .O(\rdata[1]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hEEEFFFEF)) 
    \rdata[1]_i_2 
       (.I0(s_axi_CTRL_ARADDR[6]),
        .I1(s_axi_CTRL_ARADDR[7]),
        .I2(\rdata[1]_i_5_n_0 ),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(\rdata[1]_i_6_n_0 ),
        .O(\rdata[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h3000383830000808)) 
    \rdata[1]_i_3 
       (.I0(\rdata[1]_i_7_n_0 ),
        .I1(s_axi_CTRL_ARADDR[7]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(\rdata[1]_i_8_n_0 ),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(\rdata[1]_i_9_n_0 ),
        .O(\rdata[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \rdata[1]_i_4 
       (.I0(\rdata[1]_i_10_n_0 ),
        .I1(\int_isr_reg_n_0_[1] ),
        .I2(s_axi_CTRL_ARADDR[1]),
        .I3(s_axi_CTRL_ARADDR[0]),
        .I4(s_axi_CTRL_ARADDR[2]),
        .I5(\rdata[1]_i_11_n_0 ),
        .O(\rdata[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[1]_i_5 
       (.I0(img_pos_1[1]),
        .I1(img_pos_0[1]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(p_0_in),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(int_task_ap_done__0),
        .O(\rdata[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[1]_i_6 
       (.I0(img_pos_5[1]),
        .I1(img_pos_4[1]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(img_pos_3[1]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(img_pos_2[1]),
        .O(\rdata[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[1]_i_7 
       (.I0(sample_idx[1]),
        .I1(last_sample[1]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(img_neg_7[1]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(img_neg_6[1]),
        .O(\rdata[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[1]_i_8 
       (.I0(img_neg_5[1]),
        .I1(img_neg_4[1]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(img_neg_3[1]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(img_neg_2[1]),
        .O(\rdata[1]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[1]_i_9 
       (.I0(img_neg_1[1]),
        .I1(img_neg_0[1]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(img_pos_7[1]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(img_pos_6[1]),
        .O(\rdata[1]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[20]_i_1 
       (.I0(sample_idx[20]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(last_sample[20]),
        .O(\rdata[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[21]_i_1 
       (.I0(sample_idx[21]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(last_sample[21]),
        .O(\rdata[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[22]_i_1 
       (.I0(sample_idx[22]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(last_sample[22]),
        .O(\rdata[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[23]_i_1 
       (.I0(sample_idx[23]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(last_sample[23]),
        .O(\rdata[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[24]_i_1 
       (.I0(sample_idx[24]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(last_sample[24]),
        .O(\rdata[24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[25]_i_1 
       (.I0(sample_idx[25]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(last_sample[25]),
        .O(\rdata[25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[26]_i_1 
       (.I0(sample_idx[26]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(last_sample[26]),
        .O(\rdata[26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[27]_i_1 
       (.I0(sample_idx[27]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(last_sample[27]),
        .O(\rdata[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[28]_i_1 
       (.I0(sample_idx[28]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(last_sample[28]),
        .O(\rdata[28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[29]_i_1 
       (.I0(sample_idx[29]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(last_sample[29]),
        .O(\rdata[29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000AAAA00F0CCCC)) 
    \rdata[2]_i_1 
       (.I0(\rdata_reg[2]_i_2_n_0 ),
        .I1(\rdata_reg[2]_i_3_n_0 ),
        .I2(\rdata[2]_i_4_n_0 ),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(s_axi_CTRL_ARADDR[7]),
        .I5(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[2]_i_4 
       (.I0(sample_idx[2]),
        .I1(last_sample[2]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(img_neg_7[2]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(img_neg_6[2]),
        .O(\rdata[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[2]_i_5 
       (.I0(img_neg_1[2]),
        .I1(img_neg_0[2]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(img_pos_7[2]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(img_pos_6[2]),
        .O(\rdata[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[2]_i_6 
       (.I0(img_neg_5[2]),
        .I1(img_neg_4[2]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(img_neg_3[2]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(img_neg_2[2]),
        .O(\rdata[2]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \rdata[2]_i_7 
       (.I0(img_pos_1[2]),
        .I1(img_pos_0[2]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(p_18_in[2]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[2]_i_8 
       (.I0(img_pos_5[2]),
        .I1(img_pos_4[2]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(img_pos_3[2]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(img_pos_2[2]),
        .O(\rdata[2]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[30]_i_1 
       (.I0(sample_idx[30]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(last_sample[30]),
        .O(\rdata[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFDFFFFF00000000)) 
    \rdata[31]_i_1 
       (.I0(s_axi_CTRL_ARADDR[4]),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(s_axi_CTRL_ARADDR[7]),
        .I3(s_axi_CTRL_ARADDR[6]),
        .I4(\rdata[31]_i_4_n_0 ),
        .I5(ar_hs),
        .O(\rdata[31]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[31]_i_2 
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_CTRL_ARVALID),
        .O(ar_hs));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[31]_i_3 
       (.I0(sample_idx[31]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(last_sample[31]),
        .O(\rdata[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \rdata[31]_i_4 
       (.I0(s_axi_CTRL_ARADDR[2]),
        .I1(s_axi_CTRL_ARADDR[1]),
        .I2(s_axi_CTRL_ARADDR[0]),
        .O(\rdata[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000AAAA00F0CCCC)) 
    \rdata[3]_i_1 
       (.I0(\rdata_reg[3]_i_2_n_0 ),
        .I1(\rdata_reg[3]_i_3_n_0 ),
        .I2(\rdata[3]_i_4_n_0 ),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(s_axi_CTRL_ARADDR[7]),
        .I5(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[3]_i_4 
       (.I0(sample_idx[3]),
        .I1(last_sample[3]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(img_neg_7[3]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(img_neg_6[3]),
        .O(\rdata[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[3]_i_5 
       (.I0(img_neg_1[3]),
        .I1(img_neg_0[3]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(img_pos_7[3]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(img_pos_6[3]),
        .O(\rdata[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[3]_i_6 
       (.I0(img_neg_5[3]),
        .I1(img_neg_4[3]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(img_neg_3[3]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(img_neg_2[3]),
        .O(\rdata[3]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \rdata[3]_i_7 
       (.I0(img_pos_1[3]),
        .I1(img_pos_0[3]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(int_ap_ready__0),
        .I4(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[3]_i_8 
       (.I0(img_pos_5[3]),
        .I1(img_pos_4[3]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(img_pos_3[3]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(img_pos_2[3]),
        .O(\rdata[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h55405540FFFF5540)) 
    \rdata[4]_i_1 
       (.I0(\rdata[4]_i_2_n_0 ),
        .I1(\rdata[4]_i_3_n_0 ),
        .I2(s_axi_CTRL_ARADDR[5]),
        .I3(\rdata[4]_i_4_n_0 ),
        .I4(\rdata[4]_i_5_n_0 ),
        .I5(\rdata[4]_i_6_n_0 ),
        .O(\rdata[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'hABBB)) 
    \rdata[4]_i_2 
       (.I0(s_axi_CTRL_ARADDR[7]),
        .I1(\rdata[4]_i_7_n_0 ),
        .I2(s_axi_CTRL_ARADDR[5]),
        .I3(\rdata[4]_i_8_n_0 ),
        .O(\rdata[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[4]_i_3 
       (.I0(img_neg_5[4]),
        .I1(img_neg_4[4]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(img_neg_3[4]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(img_neg_2[4]),
        .O(\rdata[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF10111000)) 
    \rdata[4]_i_4 
       (.I0(s_axi_CTRL_ARADDR[4]),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(img_pos_7[4]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(img_pos_6[4]),
        .I5(\rdata[4]_i_9_n_0 ),
        .O(\rdata[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[4]_i_5 
       (.I0(sample_idx[4]),
        .I1(last_sample[4]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(img_neg_7[4]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(img_neg_6[4]),
        .O(\rdata[4]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \rdata[4]_i_6 
       (.I0(s_axi_CTRL_ARADDR[5]),
        .I1(s_axi_CTRL_ARADDR[7]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAEAEAEAAAAAAAEAA)) 
    \rdata[4]_i_7 
       (.I0(s_axi_CTRL_ARADDR[6]),
        .I1(s_axi_CTRL_ARADDR[4]),
        .I2(s_axi_CTRL_ARADDR[5]),
        .I3(img_pos_0[4]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(img_pos_1[4]),
        .O(\rdata[4]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[4]_i_8 
       (.I0(img_pos_5[4]),
        .I1(img_pos_4[4]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(img_pos_3[4]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(img_pos_2[4]),
        .O(\rdata[4]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h20222000FFFFFFFF)) 
    \rdata[4]_i_9 
       (.I0(s_axi_CTRL_ARADDR[4]),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(img_neg_1[4]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(img_neg_0[4]),
        .I5(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[4]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0000AAAA0C0CFF00)) 
    \rdata[5]_i_1 
       (.I0(\rdata_reg[5]_i_2_n_0 ),
        .I1(\rdata[5]_i_3_n_0 ),
        .I2(s_axi_CTRL_ARADDR[5]),
        .I3(\rdata[5]_i_4_n_0 ),
        .I4(s_axi_CTRL_ARADDR[7]),
        .I5(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[5]_i_3 
       (.I0(sample_idx[5]),
        .I1(last_sample[5]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(img_neg_7[5]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(img_neg_6[5]),
        .O(\rdata[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \rdata[5]_i_4 
       (.I0(\rdata[5]_i_7_n_0 ),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(img_pos_0[5]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(img_pos_1[5]),
        .I5(s_axi_CTRL_ARADDR[4]),
        .O(\rdata[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[5]_i_5 
       (.I0(img_neg_1[5]),
        .I1(img_neg_0[5]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(img_pos_7[5]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(img_pos_6[5]),
        .O(\rdata[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[5]_i_6 
       (.I0(img_neg_5[5]),
        .I1(img_neg_4[5]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(img_neg_3[5]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(img_neg_2[5]),
        .O(\rdata[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[5]_i_7 
       (.I0(img_pos_5[5]),
        .I1(img_pos_4[5]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(img_pos_3[5]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(img_pos_2[5]),
        .O(\rdata[5]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000AAAA00F0CCCC)) 
    \rdata[6]_i_1 
       (.I0(\rdata_reg[6]_i_2_n_0 ),
        .I1(\rdata[6]_i_3_n_0 ),
        .I2(\rdata[6]_i_4_n_0 ),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(s_axi_CTRL_ARADDR[7]),
        .I5(s_axi_CTRL_ARADDR[6]),
        .O(\rdata[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBB888B888888888)) 
    \rdata[6]_i_3 
       (.I0(\rdata[6]_i_7_n_0 ),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(img_pos_0[6]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(img_pos_1[6]),
        .I5(s_axi_CTRL_ARADDR[4]),
        .O(\rdata[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[6]_i_4 
       (.I0(sample_idx[6]),
        .I1(last_sample[6]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(img_neg_7[6]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(img_neg_6[6]),
        .O(\rdata[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[6]_i_5 
       (.I0(img_neg_1[6]),
        .I1(img_neg_0[6]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(img_pos_7[6]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(img_pos_6[6]),
        .O(\rdata[6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[6]_i_6 
       (.I0(img_neg_5[6]),
        .I1(img_neg_4[6]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(img_neg_3[6]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(img_neg_2[6]),
        .O(\rdata[6]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[6]_i_7 
       (.I0(img_pos_5[6]),
        .I1(img_pos_4[6]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(img_pos_3[6]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(img_pos_2[6]),
        .O(\rdata[6]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h88888880)) 
    \rdata[7]_i_1 
       (.I0(s_axi_CTRL_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_CTRL_ARADDR[0]),
        .I3(s_axi_CTRL_ARADDR[1]),
        .I4(s_axi_CTRL_ARADDR[2]),
        .O(\rdata[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0F2F002F0F200020)) 
    \rdata[7]_i_2 
       (.I0(\rdata[7]_i_3_n_0 ),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(s_axi_CTRL_ARADDR[7]),
        .I3(s_axi_CTRL_ARADDR[6]),
        .I4(\rdata_reg[7]_i_4_n_0 ),
        .I5(\rdata_reg[7]_i_5_n_0 ),
        .O(\rdata[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[7]_i_3 
       (.I0(sample_idx[7]),
        .I1(last_sample[7]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(img_neg_7[7]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(img_neg_6[7]),
        .O(\rdata[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[7]_i_6 
       (.I0(img_neg_1[7]),
        .I1(img_neg_0[7]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(img_pos_7[7]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(img_pos_6[7]),
        .O(\rdata[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[7]_i_7 
       (.I0(img_neg_5[7]),
        .I1(img_neg_4[7]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(img_neg_3[7]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(img_neg_2[7]),
        .O(\rdata[7]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \rdata[7]_i_8 
       (.I0(img_pos_1[7]),
        .I1(img_pos_0[7]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(p_18_in[7]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[7]_i_9 
       (.I0(img_pos_5[7]),
        .I1(img_pos_4[7]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(img_pos_3[7]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(img_pos_2[7]),
        .O(\rdata[7]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[8]_i_1 
       (.I0(sample_idx[8]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(last_sample[8]),
        .O(\rdata[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAFFFFEAAA0000)) 
    \rdata[9]_i_1 
       (.I0(\rdata[9]_i_2_n_0 ),
        .I1(interrupt),
        .I2(\rdata[31]_i_4_n_0 ),
        .I3(\rdata[9]_i_3_n_0 ),
        .I4(ar_hs),
        .I5(s_axi_CTRL_RDATA[9]),
        .O(\rdata[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000E200000000)) 
    \rdata[9]_i_2 
       (.I0(last_sample[9]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(sample_idx[9]),
        .I3(\rdata[9]_i_4_n_0 ),
        .I4(\rdata[9]_i_5_n_0 ),
        .I5(\rdata[31]_i_4_n_0 ),
        .O(\rdata[9]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \rdata[9]_i_3 
       (.I0(s_axi_CTRL_ARADDR[3]),
        .I1(s_axi_CTRL_ARADDR[7]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[9]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \rdata[9]_i_4 
       (.I0(s_axi_CTRL_ARADDR[5]),
        .I1(s_axi_CTRL_ARADDR[4]),
        .O(\rdata[9]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \rdata[9]_i_5 
       (.I0(s_axi_CTRL_ARADDR[6]),
        .I1(s_axi_CTRL_ARADDR[7]),
        .O(\rdata[9]_i_5_n_0 ));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\rdata[0]_i_1_n_0 ),
        .Q(s_axi_CTRL_RDATA[0]),
        .R(1'b0));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[10]_i_1_n_0 ),
        .Q(s_axi_CTRL_RDATA[10]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[11]_i_1_n_0 ),
        .Q(s_axi_CTRL_RDATA[11]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[12]_i_1_n_0 ),
        .Q(s_axi_CTRL_RDATA[12]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[13]_i_1_n_0 ),
        .Q(s_axi_CTRL_RDATA[13]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[14]_i_1_n_0 ),
        .Q(s_axi_CTRL_RDATA[14]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[15]_i_1_n_0 ),
        .Q(s_axi_CTRL_RDATA[15]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[16] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[16]_i_1_n_0 ),
        .Q(s_axi_CTRL_RDATA[16]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[17] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[17]_i_1_n_0 ),
        .Q(s_axi_CTRL_RDATA[17]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[18] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[18]_i_1_n_0 ),
        .Q(s_axi_CTRL_RDATA[18]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[19] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[19]_i_1_n_0 ),
        .Q(s_axi_CTRL_RDATA[19]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\rdata[1]_i_1_n_0 ),
        .Q(s_axi_CTRL_RDATA[1]),
        .R(1'b0));
  FDRE \rdata_reg[20] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[20]_i_1_n_0 ),
        .Q(s_axi_CTRL_RDATA[20]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[21] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[21]_i_1_n_0 ),
        .Q(s_axi_CTRL_RDATA[21]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[22] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[22]_i_1_n_0 ),
        .Q(s_axi_CTRL_RDATA[22]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[23] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[23]_i_1_n_0 ),
        .Q(s_axi_CTRL_RDATA[23]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[24] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[24]_i_1_n_0 ),
        .Q(s_axi_CTRL_RDATA[24]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[25] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[25]_i_1_n_0 ),
        .Q(s_axi_CTRL_RDATA[25]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[26] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[26]_i_1_n_0 ),
        .Q(s_axi_CTRL_RDATA[26]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[27] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[27]_i_1_n_0 ),
        .Q(s_axi_CTRL_RDATA[27]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[28] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[28]_i_1_n_0 ),
        .Q(s_axi_CTRL_RDATA[28]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[29] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[29]_i_1_n_0 ),
        .Q(s_axi_CTRL_RDATA[29]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[2]_i_1_n_0 ),
        .Q(s_axi_CTRL_RDATA[2]),
        .R(\rdata[7]_i_1_n_0 ));
  MUXF7 \rdata_reg[2]_i_2 
       (.I0(\rdata[2]_i_5_n_0 ),
        .I1(\rdata[2]_i_6_n_0 ),
        .O(\rdata_reg[2]_i_2_n_0 ),
        .S(s_axi_CTRL_ARADDR[5]));
  MUXF7 \rdata_reg[2]_i_3 
       (.I0(\rdata[2]_i_7_n_0 ),
        .I1(\rdata[2]_i_8_n_0 ),
        .O(\rdata_reg[2]_i_3_n_0 ),
        .S(s_axi_CTRL_ARADDR[5]));
  FDRE \rdata_reg[30] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[30]_i_1_n_0 ),
        .Q(s_axi_CTRL_RDATA[30]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[31] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[31]_i_3_n_0 ),
        .Q(s_axi_CTRL_RDATA[31]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[3]_i_1_n_0 ),
        .Q(s_axi_CTRL_RDATA[3]),
        .R(\rdata[7]_i_1_n_0 ));
  MUXF7 \rdata_reg[3]_i_2 
       (.I0(\rdata[3]_i_5_n_0 ),
        .I1(\rdata[3]_i_6_n_0 ),
        .O(\rdata_reg[3]_i_2_n_0 ),
        .S(s_axi_CTRL_ARADDR[5]));
  MUXF7 \rdata_reg[3]_i_3 
       (.I0(\rdata[3]_i_7_n_0 ),
        .I1(\rdata[3]_i_8_n_0 ),
        .O(\rdata_reg[3]_i_3_n_0 ),
        .S(s_axi_CTRL_ARADDR[5]));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[4]_i_1_n_0 ),
        .Q(s_axi_CTRL_RDATA[4]),
        .R(\rdata[7]_i_1_n_0 ));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[5]_i_1_n_0 ),
        .Q(s_axi_CTRL_RDATA[5]),
        .R(\rdata[7]_i_1_n_0 ));
  MUXF7 \rdata_reg[5]_i_2 
       (.I0(\rdata[5]_i_5_n_0 ),
        .I1(\rdata[5]_i_6_n_0 ),
        .O(\rdata_reg[5]_i_2_n_0 ),
        .S(s_axi_CTRL_ARADDR[5]));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[6]_i_1_n_0 ),
        .Q(s_axi_CTRL_RDATA[6]),
        .R(\rdata[7]_i_1_n_0 ));
  MUXF7 \rdata_reg[6]_i_2 
       (.I0(\rdata[6]_i_5_n_0 ),
        .I1(\rdata[6]_i_6_n_0 ),
        .O(\rdata_reg[6]_i_2_n_0 ),
        .S(s_axi_CTRL_ARADDR[5]));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[7]_i_2_n_0 ),
        .Q(s_axi_CTRL_RDATA[7]),
        .R(\rdata[7]_i_1_n_0 ));
  MUXF7 \rdata_reg[7]_i_4 
       (.I0(\rdata[7]_i_6_n_0 ),
        .I1(\rdata[7]_i_7_n_0 ),
        .O(\rdata_reg[7]_i_4_n_0 ),
        .S(s_axi_CTRL_ARADDR[5]));
  MUXF7 \rdata_reg[7]_i_5 
       (.I0(\rdata[7]_i_8_n_0 ),
        .I1(\rdata[7]_i_9_n_0 ),
        .O(\rdata_reg[7]_i_5_n_0 ),
        .S(s_axi_CTRL_ARADDR[5]));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[8]_i_1_n_0 ),
        .Q(s_axi_CTRL_RDATA[8]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\rdata[9]_i_1_n_0 ),
        .Q(s_axi_CTRL_RDATA[9]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__0_i_1
       (.CI(tmp_product__0_i_2_n_0),
        .CO({tmp_product__0_i_1_n_0,tmp_product__0_i_1_n_1,tmp_product__0_i_1_n_2,tmp_product__0_i_1_n_3}),
        .CYINIT(1'b0),
        .DI(sample_idx[12:9]),
        .O(sub_ln145_fu_640_p2[15:12]),
        .S({tmp_product__0_i_5_n_0,tmp_product__0_i_6_n_0,tmp_product__0_i_7_n_0,tmp_product__0_i_8_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__0_i_10
       (.I0(sample_idx[7]),
        .I1(sample_idx[11]),
        .O(tmp_product__0_i_10_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__0_i_11
       (.I0(sample_idx[6]),
        .I1(sample_idx[10]),
        .O(tmp_product__0_i_11_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__0_i_12
       (.I0(sample_idx[5]),
        .I1(sample_idx[9]),
        .O(tmp_product__0_i_12_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__0_i_13
       (.I0(sample_idx[4]),
        .I1(sample_idx[8]),
        .O(tmp_product__0_i_13_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__0_i_14
       (.I0(sample_idx[3]),
        .I1(sample_idx[7]),
        .O(tmp_product__0_i_14_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__0_i_15
       (.I0(sample_idx[2]),
        .I1(sample_idx[6]),
        .O(tmp_product__0_i_15_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__0_i_16
       (.I0(sample_idx[1]),
        .I1(sample_idx[5]),
        .O(tmp_product__0_i_16_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product__0_i_17
       (.I0(\int_sample_idx_reg[0]_0 ),
        .O(tmp_product__0_i_17_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__0_i_18
       (.I0(\int_sample_idx_reg[0]_0 ),
        .I1(sample_idx[4]),
        .O(tmp_product__0_i_18_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product__0_i_19
       (.I0(sample_idx[3]),
        .O(tmp_product__0_i_19_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__0_i_2
       (.CI(tmp_product__0_i_3_n_0),
        .CO({tmp_product__0_i_2_n_0,tmp_product__0_i_2_n_1,tmp_product__0_i_2_n_2,tmp_product__0_i_2_n_3}),
        .CYINIT(1'b0),
        .DI(sample_idx[8:5]),
        .O(sub_ln145_fu_640_p2[11:8]),
        .S({tmp_product__0_i_9_n_0,tmp_product__0_i_10_n_0,tmp_product__0_i_11_n_0,tmp_product__0_i_12_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product__0_i_20
       (.I0(sample_idx[2]),
        .O(tmp_product__0_i_20_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_product__0_i_21
       (.I0(sample_idx[1]),
        .O(tmp_product__0_i_21_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__0_i_3
       (.CI(tmp_product__0_i_4_n_0),
        .CO({tmp_product__0_i_3_n_0,tmp_product__0_i_3_n_1,tmp_product__0_i_3_n_2,tmp_product__0_i_3_n_3}),
        .CYINIT(1'b0),
        .DI(sample_idx[4:1]),
        .O(sub_ln145_fu_640_p2[7:4]),
        .S({tmp_product__0_i_13_n_0,tmp_product__0_i_14_n_0,tmp_product__0_i_15_n_0,tmp_product__0_i_16_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product__0_i_4
       (.CI(1'b0),
        .CO({tmp_product__0_i_4_n_0,tmp_product__0_i_4_n_1,tmp_product__0_i_4_n_2,tmp_product__0_i_4_n_3}),
        .CYINIT(tmp_product__0_i_17_n_0),
        .DI({\int_sample_idx_reg[0]_0 ,1'b0,1'b0,1'b0}),
        .O(sub_ln145_fu_640_p2[3:0]),
        .S({tmp_product__0_i_18_n_0,tmp_product__0_i_19_n_0,tmp_product__0_i_20_n_0,tmp_product__0_i_21_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__0_i_5
       (.I0(sample_idx[12]),
        .I1(sample_idx[16]),
        .O(tmp_product__0_i_5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__0_i_6
       (.I0(sample_idx[11]),
        .I1(sample_idx[15]),
        .O(tmp_product__0_i_6_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__0_i_7
       (.I0(sample_idx[10]),
        .I1(sample_idx[14]),
        .O(tmp_product__0_i_7_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__0_i_8
       (.I0(sample_idx[9]),
        .I1(sample_idx[13]),
        .O(tmp_product__0_i_8_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product__0_i_9
       (.I0(sample_idx[8]),
        .I1(sample_idx[12]),
        .O(tmp_product__0_i_9_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_1
       (.CI(tmp_product_i_2_n_0),
        .CO({NLW_tmp_product_i_1_CO_UNCONNECTED[3:2],tmp_product_i_1_n_2,tmp_product_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,sample_idx[26:25]}),
        .O({NLW_tmp_product_i_1_O_UNCONNECTED[3],sub_ln145_fu_640_p2[30:28]}),
        .S({1'b0,tmp_product_i_5_n_0,tmp_product_i_6_n_0,tmp_product_i_7_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_10
       (.I0(sample_idx[22]),
        .I1(sample_idx[26]),
        .O(tmp_product_i_10_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_11
       (.I0(sample_idx[21]),
        .I1(sample_idx[25]),
        .O(tmp_product_i_11_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_12
       (.I0(sample_idx[20]),
        .I1(sample_idx[24]),
        .O(tmp_product_i_12_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_13
       (.I0(sample_idx[19]),
        .I1(sample_idx[23]),
        .O(tmp_product_i_13_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_14
       (.I0(sample_idx[18]),
        .I1(sample_idx[22]),
        .O(tmp_product_i_14_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_15
       (.I0(sample_idx[17]),
        .I1(sample_idx[21]),
        .O(tmp_product_i_15_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_16
       (.I0(sample_idx[16]),
        .I1(sample_idx[20]),
        .O(tmp_product_i_16_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_17
       (.I0(sample_idx[15]),
        .I1(sample_idx[19]),
        .O(tmp_product_i_17_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_18
       (.I0(sample_idx[14]),
        .I1(sample_idx[18]),
        .O(tmp_product_i_18_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_19
       (.I0(sample_idx[13]),
        .I1(sample_idx[17]),
        .O(tmp_product_i_19_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_2
       (.CI(tmp_product_i_3_n_0),
        .CO({tmp_product_i_2_n_0,tmp_product_i_2_n_1,tmp_product_i_2_n_2,tmp_product_i_2_n_3}),
        .CYINIT(1'b0),
        .DI(sample_idx[24:21]),
        .O(sub_ln145_fu_640_p2[27:24]),
        .S({tmp_product_i_8_n_0,tmp_product_i_9_n_0,tmp_product_i_10_n_0,tmp_product_i_11_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_3
       (.CI(tmp_product_i_4_n_0),
        .CO({tmp_product_i_3_n_0,tmp_product_i_3_n_1,tmp_product_i_3_n_2,tmp_product_i_3_n_3}),
        .CYINIT(1'b0),
        .DI(sample_idx[20:17]),
        .O(sub_ln145_fu_640_p2[23:20]),
        .S({tmp_product_i_12_n_0,tmp_product_i_13_n_0,tmp_product_i_14_n_0,tmp_product_i_15_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 tmp_product_i_4
       (.CI(tmp_product__0_i_1_n_0),
        .CO({tmp_product_i_4_n_0,tmp_product_i_4_n_1,tmp_product_i_4_n_2,tmp_product_i_4_n_3}),
        .CYINIT(1'b0),
        .DI(sample_idx[16:13]),
        .O(sub_ln145_fu_640_p2[19:16]),
        .S({tmp_product_i_16_n_0,tmp_product_i_17_n_0,tmp_product_i_18_n_0,tmp_product_i_19_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_5
       (.I0(sample_idx[27]),
        .I1(sample_idx[31]),
        .O(tmp_product_i_5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_6
       (.I0(sample_idx[26]),
        .I1(sample_idx[30]),
        .O(tmp_product_i_6_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_7
       (.I0(sample_idx[25]),
        .I1(sample_idx[29]),
        .O(tmp_product_i_7_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_8
       (.I0(sample_idx[24]),
        .I1(sample_idx[28]),
        .O(tmp_product_i_8_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_product_i_9
       (.I0(sample_idx[23]),
        .I1(sample_idx[27]),
        .O(tmp_product_i_9_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[7]_i_1 
       (.I0(s_axi_CTRL_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .O(waddr));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[0]),
        .Q(\waddr_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[1]),
        .Q(\waddr_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[2]),
        .Q(\waddr_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \waddr_reg[5] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[3]),
        .Q(\waddr_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \waddr_reg[6] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[4]),
        .Q(\waddr_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \waddr_reg[7] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[5]),
        .Q(\waddr_reg_n_0_[7] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "train_step_flow_control_loop_pipe_sequential_init" *) 
module bd_0_hls_inst_0_train_step_flow_control_loop_pipe_sequential_init
   (grp_train_step_Pipeline_VITIS_LOOP_141_4_fu_623_ap_done,
    \ap_CS_fsm_reg[10] ,
    \j_fu_34_reg[0] ,
    \j_fu_34_reg[0]_0 ,
    \j_fu_34_reg[0]_1 ,
    W2_out_we0,
    W2_out_address0,
    ap_clk,
    ap_rst,
    Q,
    \j_fu_34_reg[2] ,
    \j_fu_34_reg[2]_0 ,
    \j_fu_34_reg[1] ,
    \j_fu_34_reg[2]_1 ,
    ap_rst_n);
  output grp_train_step_Pipeline_VITIS_LOOP_141_4_fu_623_ap_done;
  output \ap_CS_fsm_reg[10] ;
  output \j_fu_34_reg[0] ;
  output \j_fu_34_reg[0]_0 ;
  output \j_fu_34_reg[0]_1 ;
  output W2_out_we0;
  output [1:0]W2_out_address0;
  input ap_clk;
  input ap_rst;
  input [0:0]Q;
  input \j_fu_34_reg[2] ;
  input \j_fu_34_reg[2]_0 ;
  input \j_fu_34_reg[1] ;
  input \j_fu_34_reg[2]_1 ;
  input ap_rst_n;

  wire [0:0]Q;
  wire [1:0]W2_out_address0;
  wire W2_out_we0;
  wire \ap_CS_fsm_reg[10] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__0_n_0;
  wire ap_rst;
  wire ap_rst_n;
  wire grp_train_step_Pipeline_VITIS_LOOP_141_4_fu_623_ap_done;
  wire \j_fu_34_reg[0] ;
  wire \j_fu_34_reg[0]_0 ;
  wire \j_fu_34_reg[0]_1 ;
  wire \j_fu_34_reg[1] ;
  wire \j_fu_34_reg[2] ;
  wire \j_fu_34_reg[2]_0 ;
  wire \j_fu_34_reg[2]_1 ;

  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \W2_out_address0[0]_INST_0 
       (.I0(\j_fu_34_reg[2] ),
        .I1(\j_fu_34_reg[1] ),
        .I2(ap_loop_init_int),
        .O(W2_out_address0[0]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \W2_out_address0[1]_INST_0 
       (.I0(\j_fu_34_reg[2]_1 ),
        .I1(\j_fu_34_reg[1] ),
        .I2(ap_loop_init_int),
        .O(W2_out_address0[1]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT5 #(
    .INIT(32'hCCCCC8CC)) 
    W2_out_we0_INST_0
       (.I0(\j_fu_34_reg[2]_1 ),
        .I1(\j_fu_34_reg[1] ),
        .I2(ap_loop_init_int),
        .I3(\j_fu_34_reg[2]_0 ),
        .I4(\j_fu_34_reg[2] ),
        .O(W2_out_we0));
  LUT6 #(
    .INIT(64'h0010FFFF00100000)) 
    ap_done_cache_i_1__0
       (.I0(\j_fu_34_reg[2]_1 ),
        .I1(ap_loop_init_int),
        .I2(\j_fu_34_reg[2]_0 ),
        .I3(\j_fu_34_reg[2] ),
        .I4(\j_fu_34_reg[1] ),
        .I5(ap_done_cache),
        .O(grp_train_step_Pipeline_VITIS_LOOP_141_4_fu_623_ap_done));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_train_step_Pipeline_VITIS_LOOP_141_4_fu_623_ap_done),
        .Q(ap_done_cache),
        .R(ap_rst));
  LUT6 #(
    .INIT(64'h5555FF555575FF55)) 
    ap_loop_init_int_i_1__0
       (.I0(ap_rst_n),
        .I1(\j_fu_34_reg[2] ),
        .I2(\j_fu_34_reg[2]_0 ),
        .I3(ap_loop_init_int),
        .I4(\j_fu_34_reg[1] ),
        .I5(\j_fu_34_reg[2]_1 ),
        .O(ap_loop_init_int_i_1__0_n_0));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__0_n_0),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFAAAAFFEFAAAA)) 
    grp_train_step_Pipeline_VITIS_LOOP_141_4_fu_623_ap_start_reg_i_1
       (.I0(Q),
        .I1(\j_fu_34_reg[2] ),
        .I2(\j_fu_34_reg[2]_0 ),
        .I3(ap_loop_init_int),
        .I4(\j_fu_34_reg[1] ),
        .I5(\j_fu_34_reg[2]_1 ),
        .O(\ap_CS_fsm_reg[10] ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT5 #(
    .INIT(32'hF5AAF1AA)) 
    \j_fu_34[0]_i_1 
       (.I0(\j_fu_34_reg[2] ),
        .I1(\j_fu_34_reg[2]_0 ),
        .I2(ap_loop_init_int),
        .I3(\j_fu_34_reg[1] ),
        .I4(\j_fu_34_reg[2]_1 ),
        .O(\j_fu_34_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT4 #(
    .INIT(16'h1F20)) 
    \j_fu_34[1]_i_1 
       (.I0(\j_fu_34_reg[2] ),
        .I1(ap_loop_init_int),
        .I2(\j_fu_34_reg[1] ),
        .I3(\j_fu_34_reg[2]_1 ),
        .O(\j_fu_34_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT5 #(
    .INIT(32'h06CC0CCC)) 
    \j_fu_34[2]_i_1 
       (.I0(\j_fu_34_reg[2] ),
        .I1(\j_fu_34_reg[2]_0 ),
        .I2(ap_loop_init_int),
        .I3(\j_fu_34_reg[1] ),
        .I4(\j_fu_34_reg[2]_1 ),
        .O(\j_fu_34_reg[0] ));
endmodule

(* ORIG_REF_NAME = "train_step_flow_control_loop_pipe_sequential_init" *) 
module bd_0_hls_inst_0_train_step_flow_control_loop_pipe_sequential_init_63
   (D,
    ap_done,
    \ap_CS_fsm_reg[3] ,
    \ap_CS_fsm_reg[10] ,
    \j_fu_122_reg[0] ,
    \j_fu_122_reg[0]_0 ,
    \j_fu_122_reg[0]_1 ,
    W1_out_we1,
    W1_out_address1,
    ap_sig_allocacmp_j_2,
    W1_out_d1,
    \W1_6_2_reg[1] ,
    \W1_4_2_reg[1] ,
    \W1_2_2_reg[1] ,
    W1_out_d0,
    \W1_7_2_reg[1] ,
    \W1_5_2_reg[1] ,
    \W1_3_2_reg[1] ,
    SR,
    ap_clk,
    Q,
    W1_out_we1_0,
    grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585_ap_start_reg,
    grp_train_step_Pipeline_VITIS_LOOP_141_4_fu_623_ap_done,
    \j_fu_122_reg[2] ,
    \j_fu_122_reg[2]_0 ,
    \j_fu_122_reg[2]_1 ,
    ap_rst_n,
    \W1_out_address1[4] ,
    \W1_out_d1[1] ,
    W1_out_d1_0_sp_1,
    \W1_out_d1[0]_0 ,
    \W1_out_d1[0]_1 ,
    W1_0_2,
    W1_0_3,
    W1_0_0,
    W1_0_1,
    \W1_out_d1[1]_0 ,
    \W1_out_d1[1]_1 ,
    W1_6_2,
    W1_6_3,
    W1_6_0,
    W1_6_1,
    W1_4_2,
    W1_4_3,
    W1_4_0,
    W1_4_1,
    W1_2_2,
    W1_2_3,
    W1_2_0,
    W1_2_1,
    \W1_out_d0[1] ,
    W1_out_d0_0_sp_1,
    \W1_out_d0[0]_0 ,
    W1_1_2,
    W1_1_3,
    W1_1_0,
    W1_1_1,
    \W1_out_d0[1]_0 ,
    \W1_out_d0[1]_1 ,
    W1_7_2,
    W1_7_3,
    W1_7_0,
    W1_7_1,
    W1_5_2,
    W1_5_3,
    W1_5_0,
    W1_5_1,
    W1_3_2,
    W1_3_3,
    W1_3_0,
    W1_3_1);
  output [0:0]D;
  output ap_done;
  output [1:0]\ap_CS_fsm_reg[3] ;
  output \ap_CS_fsm_reg[10] ;
  output \j_fu_122_reg[0] ;
  output \j_fu_122_reg[0]_0 ;
  output \j_fu_122_reg[0]_1 ;
  output W1_out_we1;
  output [1:0]W1_out_address1;
  output [1:0]ap_sig_allocacmp_j_2;
  output [1:0]W1_out_d1;
  output [1:0]\W1_6_2_reg[1] ;
  output [1:0]\W1_4_2_reg[1] ;
  output [1:0]\W1_2_2_reg[1] ;
  output [1:0]W1_out_d0;
  output [1:0]\W1_7_2_reg[1] ;
  output [1:0]\W1_5_2_reg[1] ;
  output [1:0]\W1_3_2_reg[1] ;
  input [0:0]SR;
  input ap_clk;
  input [1:0]Q;
  input [3:0]W1_out_we1_0;
  input grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585_ap_start_reg;
  input grp_train_step_Pipeline_VITIS_LOOP_141_4_fu_623_ap_done;
  input \j_fu_122_reg[2] ;
  input \j_fu_122_reg[2]_0 ;
  input \j_fu_122_reg[2]_1 ;
  input ap_rst_n;
  input [1:0]\W1_out_address1[4] ;
  input [1:0]\W1_out_d1[1] ;
  input W1_out_d1_0_sp_1;
  input \W1_out_d1[0]_0 ;
  input \W1_out_d1[0]_1 ;
  input [1:0]W1_0_2;
  input [1:0]W1_0_3;
  input [1:0]W1_0_0;
  input [1:0]W1_0_1;
  input \W1_out_d1[1]_0 ;
  input \W1_out_d1[1]_1 ;
  input [1:0]W1_6_2;
  input [1:0]W1_6_3;
  input [1:0]W1_6_0;
  input [1:0]W1_6_1;
  input [1:0]W1_4_2;
  input [1:0]W1_4_3;
  input [1:0]W1_4_0;
  input [1:0]W1_4_1;
  input [1:0]W1_2_2;
  input [1:0]W1_2_3;
  input [1:0]W1_2_0;
  input [1:0]W1_2_1;
  input [1:0]\W1_out_d0[1] ;
  input W1_out_d0_0_sp_1;
  input \W1_out_d0[0]_0 ;
  input [1:0]W1_1_2;
  input [1:0]W1_1_3;
  input [1:0]W1_1_0;
  input [1:0]W1_1_1;
  input \W1_out_d0[1]_0 ;
  input \W1_out_d0[1]_1 ;
  input [1:0]W1_7_2;
  input [1:0]W1_7_3;
  input [1:0]W1_7_0;
  input [1:0]W1_7_1;
  input [1:0]W1_5_2;
  input [1:0]W1_5_3;
  input [1:0]W1_5_0;
  input [1:0]W1_5_1;
  input [1:0]W1_3_2;
  input [1:0]W1_3_3;
  input [1:0]W1_3_0;
  input [1:0]W1_3_1;

  wire [0:0]D;
  wire [1:0]Q;
  wire [0:0]SR;
  wire [1:0]W1_0_0;
  wire [1:0]W1_0_1;
  wire [1:0]W1_0_2;
  wire [1:0]W1_0_3;
  wire [1:0]W1_1_0;
  wire [1:0]W1_1_1;
  wire [1:0]W1_1_2;
  wire [1:0]W1_1_3;
  wire [1:0]W1_2_0;
  wire [1:0]W1_2_1;
  wire [1:0]W1_2_2;
  wire [1:0]\W1_2_2_reg[1] ;
  wire [1:0]W1_2_3;
  wire [1:0]W1_3_0;
  wire [1:0]W1_3_1;
  wire [1:0]W1_3_2;
  wire [1:0]\W1_3_2_reg[1] ;
  wire [1:0]W1_3_3;
  wire [1:0]W1_4_0;
  wire [1:0]W1_4_1;
  wire [1:0]W1_4_2;
  wire [1:0]\W1_4_2_reg[1] ;
  wire [1:0]W1_4_3;
  wire [1:0]W1_5_0;
  wire [1:0]W1_5_1;
  wire [1:0]W1_5_2;
  wire [1:0]\W1_5_2_reg[1] ;
  wire [1:0]W1_5_3;
  wire [1:0]W1_6_0;
  wire [1:0]W1_6_1;
  wire [1:0]W1_6_2;
  wire [1:0]\W1_6_2_reg[1] ;
  wire [1:0]W1_6_3;
  wire [1:0]W1_7_0;
  wire [1:0]W1_7_1;
  wire [1:0]W1_7_2;
  wire [1:0]\W1_7_2_reg[1] ;
  wire [1:0]W1_7_3;
  wire [1:0]W1_out_address1;
  wire [1:0]\W1_out_address1[4] ;
  wire [1:0]W1_out_d0;
  wire \W1_out_d0[0]_0 ;
  wire \W1_out_d0[0]_INST_0_i_1_n_0 ;
  wire [1:0]\W1_out_d0[1] ;
  wire \W1_out_d0[1]_0 ;
  wire \W1_out_d0[1]_1 ;
  wire \W1_out_d0[1]_INST_0_i_1_n_0 ;
  wire W1_out_d0_0_sn_1;
  wire [1:0]W1_out_d1;
  wire \W1_out_d1[0]_0 ;
  wire \W1_out_d1[0]_1 ;
  wire \W1_out_d1[0]_INST_0_i_1_n_0 ;
  wire [1:0]\W1_out_d1[1] ;
  wire \W1_out_d1[1]_0 ;
  wire \W1_out_d1[1]_1 ;
  wire \W1_out_d1[1]_INST_0_i_1_n_0 ;
  wire W1_out_d1_0_sn_1;
  wire W1_out_we1;
  wire [3:0]W1_out_we1_0;
  wire \ap_CS_fsm_reg[10] ;
  wire [1:0]\ap_CS_fsm_reg[3] ;
  wire ap_clk;
  wire ap_done;
  wire ap_done_cache;
  wire ap_done_cache_i_1_n_0;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1_n_0;
  wire ap_rst_n;
  wire [1:0]ap_sig_allocacmp_j_2;
  wire grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585_ap_start_reg;
  wire grp_train_step_Pipeline_VITIS_LOOP_141_4_fu_623_ap_done;
  wire icmp_ln136_fu_399_p21_in;
  wire \j_fu_122_reg[0] ;
  wire \j_fu_122_reg[0]_0 ;
  wire \j_fu_122_reg[0]_1 ;
  wire \j_fu_122_reg[2] ;
  wire \j_fu_122_reg[2]_0 ;
  wire \j_fu_122_reg[2]_1 ;

  assign W1_out_d0_0_sn_1 = W1_out_d0_0_sp_1;
  assign W1_out_d1_0_sn_1 = W1_out_d1_0_sp_1;
  LUT5 #(
    .INIT(32'hCCCDCCC8)) 
    \W1_out_address1[3]_INST_0 
       (.I0(W1_out_we1_0[3]),
        .I1(\W1_out_address1[4] [0]),
        .I2(W1_out_we1_0[2]),
        .I3(W1_out_we1_0[1]),
        .I4(ap_sig_allocacmp_j_2[0]),
        .O(W1_out_address1[0]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT4 #(
    .INIT(16'h2AAA)) 
    \W1_out_address1[3]_INST_0_i_1 
       (.I0(\j_fu_122_reg[2] ),
        .I1(W1_out_we1_0[0]),
        .I2(ap_loop_init_int),
        .I3(grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585_ap_start_reg),
        .O(ap_sig_allocacmp_j_2[0]));
  LUT5 #(
    .INIT(32'hCCCDCCC8)) 
    \W1_out_address1[4]_INST_0 
       (.I0(W1_out_we1_0[3]),
        .I1(\W1_out_address1[4] [1]),
        .I2(W1_out_we1_0[2]),
        .I3(W1_out_we1_0[1]),
        .I4(ap_sig_allocacmp_j_2[1]),
        .O(W1_out_address1[1]));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \W1_out_address1[4]_INST_0_i_1 
       (.I0(\j_fu_122_reg[2]_1 ),
        .I1(W1_out_we1_0[0]),
        .I2(ap_loop_init_int),
        .I3(grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585_ap_start_reg),
        .O(ap_sig_allocacmp_j_2[1]));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBB88B8)) 
    \W1_out_d0[0]_INST_0 
       (.I0(\W1_out_d0[1] [0]),
        .I1(W1_out_we1_0[3]),
        .I2(\W1_out_d0[0]_INST_0_i_1_n_0 ),
        .I3(W1_out_d1_0_sn_1),
        .I4(W1_out_d0_0_sn_1),
        .I5(\W1_out_d0[0]_0 ),
        .O(W1_out_d0[0]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \W1_out_d0[0]_INST_0_i_1 
       (.I0(W1_1_2[0]),
        .I1(W1_1_3[0]),
        .I2(W1_1_0[0]),
        .I3(ap_sig_allocacmp_j_2[1]),
        .I4(ap_sig_allocacmp_j_2[0]),
        .I5(W1_1_1[0]),
        .O(\W1_out_d0[0]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBB88B8)) 
    \W1_out_d0[1]_INST_0 
       (.I0(\W1_out_d0[1] [1]),
        .I1(W1_out_we1_0[3]),
        .I2(\W1_out_d0[1]_INST_0_i_1_n_0 ),
        .I3(W1_out_d1_0_sn_1),
        .I4(\W1_out_d0[1]_0 ),
        .I5(\W1_out_d0[1]_1 ),
        .O(W1_out_d0[1]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \W1_out_d0[1]_INST_0_i_1 
       (.I0(W1_1_2[1]),
        .I1(W1_1_3[1]),
        .I2(W1_1_0[1]),
        .I3(ap_sig_allocacmp_j_2[1]),
        .I4(ap_sig_allocacmp_j_2[0]),
        .I5(W1_1_1[1]),
        .O(\W1_out_d0[1]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBB88B8)) 
    \W1_out_d1[0]_INST_0 
       (.I0(\W1_out_d1[1] [0]),
        .I1(W1_out_we1_0[3]),
        .I2(\W1_out_d1[0]_INST_0_i_1_n_0 ),
        .I3(W1_out_d1_0_sn_1),
        .I4(\W1_out_d1[0]_0 ),
        .I5(\W1_out_d1[0]_1 ),
        .O(W1_out_d1[0]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \W1_out_d1[0]_INST_0_i_1 
       (.I0(W1_0_2[0]),
        .I1(W1_0_3[0]),
        .I2(W1_0_0[0]),
        .I3(ap_sig_allocacmp_j_2[1]),
        .I4(ap_sig_allocacmp_j_2[0]),
        .I5(W1_0_1[0]),
        .O(\W1_out_d1[0]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBB88B8)) 
    \W1_out_d1[1]_INST_0 
       (.I0(\W1_out_d1[1] [1]),
        .I1(W1_out_we1_0[3]),
        .I2(\W1_out_d1[1]_INST_0_i_1_n_0 ),
        .I3(W1_out_d1_0_sn_1),
        .I4(\W1_out_d1[1]_0 ),
        .I5(\W1_out_d1[1]_1 ),
        .O(W1_out_d1[1]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \W1_out_d1[1]_INST_0_i_1 
       (.I0(W1_0_2[1]),
        .I1(W1_0_3[1]),
        .I2(W1_0_0[1]),
        .I3(ap_sig_allocacmp_j_2[1]),
        .I4(ap_sig_allocacmp_j_2[0]),
        .I5(W1_0_1[1]),
        .O(\W1_out_d1[1]_INST_0_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEFEFEFEFEFE)) 
    W1_out_we1_INST_0
       (.I0(W1_out_we1_0[3]),
        .I1(W1_out_we1_0[2]),
        .I2(W1_out_we1_0[1]),
        .I3(icmp_ln136_fu_399_p21_in),
        .I4(grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585_ap_start_reg),
        .I5(W1_out_we1_0[0]),
        .O(W1_out_we1));
  LUT6 #(
    .INIT(64'h0000000004444444)) 
    W1_out_we1_INST_0_i_1
       (.I0(\j_fu_122_reg[2] ),
        .I1(\j_fu_122_reg[2]_0 ),
        .I2(grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(W1_out_we1_0[0]),
        .I5(\j_fu_122_reg[2]_1 ),
        .O(icmp_ln136_fu_399_p21_in));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT4 #(
    .INIT(16'hFF8A)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(W1_out_we1_0[0]),
        .I1(icmp_ln136_fu_399_p21_in),
        .I2(grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585_ap_start_reg),
        .I3(W1_out_we1_0[3]),
        .O(\ap_CS_fsm_reg[3] [0]));
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[11]_i_1 
       (.I0(Q[0]),
        .I1(ap_done),
        .I2(Q[1]),
        .O(D));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \ap_CS_fsm[1]_i_1__0 
       (.I0(W1_out_we1_0[3]),
        .I1(W1_out_we1_0[2]),
        .I2(W1_out_we1_0[1]),
        .I3(grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585_ap_start_reg),
        .I4(W1_out_we1_0[0]),
        .I5(icmp_ln136_fu_399_p21_in),
        .O(\ap_CS_fsm_reg[3] [1]));
  LUT4 #(
    .INIT(16'h8F80)) 
    ap_done_cache_i_1
       (.I0(W1_out_we1_0[0]),
        .I1(icmp_ln136_fu_399_p21_in),
        .I2(grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585_ap_start_reg),
        .I3(ap_done_cache),
        .O(ap_done_cache_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1_n_0),
        .Q(ap_done_cache),
        .R(SR));
  LUT6 #(
    .INIT(64'hD555FFFFD555D555)) 
    ap_loop_init_int_i_1
       (.I0(ap_rst_n),
        .I1(icmp_ln136_fu_399_p21_in),
        .I2(grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585_ap_start_reg),
        .I3(W1_out_we1_0[0]),
        .I4(W1_out_we1_0[3]),
        .I5(ap_loop_init_int),
        .O(ap_loop_init_int_i_1_n_0));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1_n_0),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT4 #(
    .INIT(16'hBAFA)) 
    grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585_ap_start_reg_i_1
       (.I0(Q[0]),
        .I1(icmp_ln136_fu_399_p21_in),
        .I2(grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585_ap_start_reg),
        .I3(W1_out_we1_0[0]),
        .O(\ap_CS_fsm_reg[10] ));
  LUT6 #(
    .INIT(64'hA088008800000000)) 
    int_ap_start_i_2
       (.I0(Q[1]),
        .I1(ap_done_cache),
        .I2(W1_out_we1_0[0]),
        .I3(grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585_ap_start_reg),
        .I4(icmp_ln136_fu_399_p21_in),
        .I5(grp_train_step_Pipeline_VITIS_LOOP_141_4_fu_623_ap_done),
        .O(ap_done));
  LUT6 #(
    .INIT(64'hFA5AAAAAFA1AAAAA)) 
    \j_fu_122[0]_i_1 
       (.I0(\j_fu_122_reg[2] ),
        .I1(\j_fu_122_reg[2]_0 ),
        .I2(grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(W1_out_we1_0[0]),
        .I5(\j_fu_122_reg[2]_1 ),
        .O(\j_fu_122_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT5 #(
    .INIT(32'h37FF0800)) 
    \j_fu_122[1]_i_1 
       (.I0(\j_fu_122_reg[2] ),
        .I1(grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(W1_out_we1_0[0]),
        .I4(\j_fu_122_reg[2]_1 ),
        .O(\j_fu_122_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h0C6CCCCC0CCCCCCC)) 
    \j_fu_122[2]_i_1 
       (.I0(\j_fu_122_reg[2] ),
        .I1(\j_fu_122_reg[2]_0 ),
        .I2(grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(W1_out_we1_0[0]),
        .I5(\j_fu_122_reg[2]_1 ),
        .O(\j_fu_122_reg[0] ));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \tmp_2_reg_764[0]_i_1 
       (.I0(W1_2_2[0]),
        .I1(W1_2_3[0]),
        .I2(W1_2_0[0]),
        .I3(ap_sig_allocacmp_j_2[1]),
        .I4(ap_sig_allocacmp_j_2[0]),
        .I5(W1_2_1[0]),
        .O(\W1_2_2_reg[1] [0]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \tmp_2_reg_764[1]_i_1 
       (.I0(W1_2_2[1]),
        .I1(W1_2_3[1]),
        .I2(W1_2_0[1]),
        .I3(ap_sig_allocacmp_j_2[1]),
        .I4(ap_sig_allocacmp_j_2[0]),
        .I5(W1_2_1[1]),
        .O(\W1_2_2_reg[1] [1]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \tmp_3_reg_769[0]_i_1 
       (.I0(W1_3_2[0]),
        .I1(W1_3_3[0]),
        .I2(W1_3_0[0]),
        .I3(ap_sig_allocacmp_j_2[1]),
        .I4(ap_sig_allocacmp_j_2[0]),
        .I5(W1_3_1[0]),
        .O(\W1_3_2_reg[1] [0]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \tmp_3_reg_769[1]_i_1 
       (.I0(W1_3_2[1]),
        .I1(W1_3_3[1]),
        .I2(W1_3_0[1]),
        .I3(ap_sig_allocacmp_j_2[1]),
        .I4(ap_sig_allocacmp_j_2[0]),
        .I5(W1_3_1[1]),
        .O(\W1_3_2_reg[1] [1]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \tmp_4_reg_774[0]_i_1 
       (.I0(W1_4_2[0]),
        .I1(W1_4_3[0]),
        .I2(W1_4_0[0]),
        .I3(ap_sig_allocacmp_j_2[1]),
        .I4(ap_sig_allocacmp_j_2[0]),
        .I5(W1_4_1[0]),
        .O(\W1_4_2_reg[1] [0]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \tmp_4_reg_774[1]_i_1 
       (.I0(W1_4_2[1]),
        .I1(W1_4_3[1]),
        .I2(W1_4_0[1]),
        .I3(ap_sig_allocacmp_j_2[1]),
        .I4(ap_sig_allocacmp_j_2[0]),
        .I5(W1_4_1[1]),
        .O(\W1_4_2_reg[1] [1]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \tmp_5_reg_779[0]_i_1 
       (.I0(W1_5_2[0]),
        .I1(W1_5_3[0]),
        .I2(W1_5_0[0]),
        .I3(ap_sig_allocacmp_j_2[1]),
        .I4(ap_sig_allocacmp_j_2[0]),
        .I5(W1_5_1[0]),
        .O(\W1_5_2_reg[1] [0]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \tmp_5_reg_779[1]_i_1 
       (.I0(W1_5_2[1]),
        .I1(W1_5_3[1]),
        .I2(W1_5_0[1]),
        .I3(ap_sig_allocacmp_j_2[1]),
        .I4(ap_sig_allocacmp_j_2[0]),
        .I5(W1_5_1[1]),
        .O(\W1_5_2_reg[1] [1]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \tmp_6_reg_784[0]_i_1 
       (.I0(W1_6_2[0]),
        .I1(W1_6_3[0]),
        .I2(W1_6_0[0]),
        .I3(ap_sig_allocacmp_j_2[1]),
        .I4(ap_sig_allocacmp_j_2[0]),
        .I5(W1_6_1[0]),
        .O(\W1_6_2_reg[1] [0]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \tmp_6_reg_784[1]_i_1 
       (.I0(W1_6_2[1]),
        .I1(W1_6_3[1]),
        .I2(W1_6_0[1]),
        .I3(ap_sig_allocacmp_j_2[1]),
        .I4(ap_sig_allocacmp_j_2[0]),
        .I5(W1_6_1[1]),
        .O(\W1_6_2_reg[1] [1]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \tmp_7_reg_789[0]_i_1 
       (.I0(W1_7_2[0]),
        .I1(W1_7_3[0]),
        .I2(W1_7_0[0]),
        .I3(ap_sig_allocacmp_j_2[1]),
        .I4(ap_sig_allocacmp_j_2[0]),
        .I5(W1_7_1[0]),
        .O(\W1_7_2_reg[1] [0]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \tmp_7_reg_789[1]_i_1 
       (.I0(W1_7_2[1]),
        .I1(W1_7_3[1]),
        .I2(W1_7_0[1]),
        .I3(ap_sig_allocacmp_j_2[1]),
        .I4(ap_sig_allocacmp_j_2[0]),
        .I5(W1_7_1[1]),
        .O(\W1_7_2_reg[1] [1]));
endmodule

(* ORIG_REF_NAME = "train_step_forwardHidden" *) 
module bd_0_hls_inst_0_train_step_forwardHidden
   (W1_6_3_int_reg,
    W1_6_2_int_reg,
    W1_6_1_int_reg,
    W1_6_0_int_reg,
    W1_2_3_int_reg,
    W1_2_2_int_reg,
    W1_2_1_int_reg,
    W1_2_0_int_reg,
    W1_4_3_int_reg,
    W1_4_2_int_reg,
    W1_4_1_int_reg,
    W1_4_0_int_reg,
    \b_reg_reg[1] ,
    \b_reg_reg[1]_0 ,
    \b_reg_reg[1]_1 ,
    \b_reg_reg[1]_2 ,
    \b_reg_reg[1]_3 ,
    \b_reg_reg[1]_4 ,
    \b_reg_reg[1]_5 ,
    \b_reg_reg[1]_6 ,
    \b_reg_reg[1]_7 ,
    \b_reg_reg[1]_8 ,
    \b_reg_reg[1]_9 ,
    \b_reg_reg[1]_10 ,
    \b_reg_reg[1]_11 ,
    \b_reg_reg[1]_12 ,
    \b_reg_reg[1]_13 ,
    b_reg,
    W1_1_3_int_reg,
    W1_1_2_int_reg,
    W1_1_1_int_reg,
    W1_1_0_int_reg,
    \b_reg_reg[0] ,
    \b_reg_reg[0]_0 ,
    \b_reg_reg[0]_1 ,
    \b_reg_reg[0]_2 ,
    \b_reg_reg[0]_3 ,
    \b_reg_reg[0]_4 ,
    \b_reg_reg[0]_5 ,
    \b_reg_reg[0]_6 ,
    \b_reg_reg[0]_7 ,
    \b_reg_reg[0]_8 ,
    \b_reg_reg[0]_9 ,
    \b_reg_reg[0]_10 ,
    \b_reg_reg[0]_11 ,
    \b_reg_reg[0]_12 ,
    \b_reg_reg[0]_13 ,
    S,
    \W1_1_1_int_reg_reg[0]_0 ,
    \W1_1_2_int_reg_reg[0]_0 ,
    \W1_1_3_int_reg_reg[0]_0 ,
    DI,
    \W1_1_1_int_reg_reg[0]_1 ,
    \W1_1_2_int_reg_reg[0]_1 ,
    \W1_1_3_int_reg_reg[0]_1 ,
    \b_reg_reg[0]_14 ,
    \b_reg_reg[0]_15 ,
    \b_reg_reg[0]_16 ,
    \b_reg_reg[0]_17 ,
    \b_reg_reg[0]_18 ,
    \b_reg_reg[0]_19 ,
    \b_reg_reg[0]_20 ,
    \b_reg_reg[0]_21 ,
    \W1_2_0_int_reg_reg[0]_0 ,
    \W1_2_1_int_reg_reg[0]_0 ,
    \W1_2_2_int_reg_reg[0]_0 ,
    \W1_2_3_int_reg_reg[0]_0 ,
    \W1_2_0_int_reg_reg[0]_1 ,
    \W1_2_1_int_reg_reg[0]_1 ,
    \W1_2_2_int_reg_reg[0]_1 ,
    \W1_2_3_int_reg_reg[0]_1 ,
    \b_reg_reg[0]_22 ,
    \b_reg_reg[0]_23 ,
    \b_reg_reg[0]_24 ,
    \b_reg_reg[0]_25 ,
    \b_reg_reg[0]_26 ,
    \b_reg_reg[0]_27 ,
    \b_reg_reg[0]_28 ,
    \b_reg_reg[0]_29 ,
    \W1_4_0_int_reg_reg[0]_0 ,
    \W1_4_1_int_reg_reg[0]_0 ,
    \W1_4_2_int_reg_reg[0]_0 ,
    \W1_4_3_int_reg_reg[0]_0 ,
    \W1_4_0_int_reg_reg[0]_1 ,
    \W1_4_1_int_reg_reg[0]_1 ,
    \W1_4_2_int_reg_reg[0]_1 ,
    \W1_4_3_int_reg_reg[0]_1 ,
    \b_reg_reg[0]_30 ,
    \b_reg_reg[0]_31 ,
    \b_reg_reg[0]_32 ,
    \b_reg_reg[0]_33 ,
    \b_reg_reg[0]_34 ,
    \b_reg_reg[0]_35 ,
    \b_reg_reg[0]_36 ,
    \b_reg_reg[0]_37 ,
    \W1_6_0_int_reg_reg[0]_0 ,
    \W1_6_1_int_reg_reg[0]_0 ,
    \W1_6_2_int_reg_reg[0]_0 ,
    \W1_6_3_int_reg_reg[0]_0 ,
    \W1_6_0_int_reg_reg[0]_1 ,
    \W1_6_1_int_reg_reg[0]_1 ,
    \W1_6_2_int_reg_reg[0]_1 ,
    \W1_6_3_int_reg_reg[0]_1 ,
    \b_reg_reg[0]_38 ,
    \b_reg_reg[0]_39 ,
    \b_reg_reg[0]_40 ,
    \b_reg_reg[0]_41 ,
    \b_reg_reg[0]_42 ,
    \b_reg_reg[0]_43 ,
    \b_reg_reg[0]_44 ,
    \b_reg_reg[0]_45 ,
    \W1_1_0_int_reg_reg[1]_0 ,
    \W1_1_1_int_reg_reg[1]_0 ,
    \W1_1_2_int_reg_reg[1]_0 ,
    \W1_1_3_int_reg_reg[1]_0 ,
    \b_reg_reg[1]_14 ,
    \b_reg_reg[1]_15 ,
    \b_reg_reg[1]_16 ,
    \b_reg_reg[1]_17 ,
    \W1_2_0_int_reg_reg[1]_0 ,
    \W1_2_1_int_reg_reg[1]_0 ,
    \W1_2_2_int_reg_reg[1]_0 ,
    \W1_2_3_int_reg_reg[1]_0 ,
    \b_reg_reg[1]_18 ,
    \b_reg_reg[1]_19 ,
    \b_reg_reg[1]_20 ,
    \b_reg_reg[1]_21 ,
    \W1_4_0_int_reg_reg[1]_0 ,
    \W1_4_1_int_reg_reg[1]_0 ,
    \W1_4_2_int_reg_reg[1]_0 ,
    \W1_4_3_int_reg_reg[1]_0 ,
    \b_reg_reg[1]_22 ,
    \b_reg_reg[1]_23 ,
    \b_reg_reg[1]_24 ,
    \b_reg_reg[1]_25 ,
    \W1_6_0_int_reg_reg[1]_0 ,
    \W1_6_1_int_reg_reg[1]_0 ,
    \W1_6_2_int_reg_reg[1]_0 ,
    \W1_6_3_int_reg_reg[1]_0 ,
    \b_reg_reg[1]_26 ,
    \b_reg_reg[1]_27 ,
    \b_reg_reg[1]_28 ,
    \b_reg_reg[1]_29 ,
    x_fu_652_p2,
    x_4_fu_685_p2,
    x_5_fu_718_p2,
    x_3_fu_751_p2,
    W1_6_3,
    ap_clk,
    W1_6_2,
    W1_6_1,
    W1_6_0,
    W1_2_3,
    W1_2_2,
    W1_2_1,
    W1_2_0,
    W1_4_3,
    W1_4_2,
    W1_4_1,
    W1_4_0,
    W1_7_3,
    W1_7_2,
    W1_7_1,
    W1_7_0,
    W1_3_3,
    W1_3_2,
    W1_3_1,
    W1_3_0,
    W1_5_3,
    W1_5_2,
    W1_5_1,
    W1_5_0,
    W1_0_3,
    W1_0_2,
    W1_0_1,
    W1_0_0,
    W1_1_3,
    W1_1_2,
    W1_1_1,
    W1_1_0,
    img_pos_1,
    img_pos_2,
    img_pos_4,
    img_pos_6,
    input_1_val_read_reg_947_pp0_iter1_reg,
    Q,
    input_2_val_read_reg_942_pp0_iter1_reg,
    \m_reg_reg[8] ,
    input_4_val_read_reg_937_pp0_iter1_reg,
    \m_reg_reg[8]_0 ,
    input_6_val_read_reg_932_pp0_iter1_reg,
    \m_reg_reg[8]_1 ,
    img_pos_0,
    img_pos_3,
    img_pos_5,
    img_pos_7);
  output [1:0]W1_6_3_int_reg;
  output [1:0]W1_6_2_int_reg;
  output [1:0]W1_6_1_int_reg;
  output [1:0]W1_6_0_int_reg;
  output [1:0]W1_2_3_int_reg;
  output [1:0]W1_2_2_int_reg;
  output [1:0]W1_2_1_int_reg;
  output [1:0]W1_2_0_int_reg;
  output [1:0]W1_4_3_int_reg;
  output [1:0]W1_4_2_int_reg;
  output [1:0]W1_4_1_int_reg;
  output [1:0]W1_4_0_int_reg;
  output \b_reg_reg[1] ;
  output \b_reg_reg[1]_0 ;
  output \b_reg_reg[1]_1 ;
  output \b_reg_reg[1]_2 ;
  output \b_reg_reg[1]_3 ;
  output \b_reg_reg[1]_4 ;
  output \b_reg_reg[1]_5 ;
  output \b_reg_reg[1]_6 ;
  output \b_reg_reg[1]_7 ;
  output \b_reg_reg[1]_8 ;
  output \b_reg_reg[1]_9 ;
  output \b_reg_reg[1]_10 ;
  output \b_reg_reg[1]_11 ;
  output \b_reg_reg[1]_12 ;
  output \b_reg_reg[1]_13 ;
  output [1:0]b_reg;
  output [1:0]W1_1_3_int_reg;
  output [1:0]W1_1_2_int_reg;
  output [1:0]W1_1_1_int_reg;
  output [1:0]W1_1_0_int_reg;
  output \b_reg_reg[0] ;
  output \b_reg_reg[0]_0 ;
  output \b_reg_reg[0]_1 ;
  output \b_reg_reg[0]_2 ;
  output \b_reg_reg[0]_3 ;
  output \b_reg_reg[0]_4 ;
  output \b_reg_reg[0]_5 ;
  output \b_reg_reg[0]_6 ;
  output \b_reg_reg[0]_7 ;
  output \b_reg_reg[0]_8 ;
  output \b_reg_reg[0]_9 ;
  output \b_reg_reg[0]_10 ;
  output \b_reg_reg[0]_11 ;
  output \b_reg_reg[0]_12 ;
  output \b_reg_reg[0]_13 ;
  output [0:0]S;
  output [0:0]\W1_1_1_int_reg_reg[0]_0 ;
  output [0:0]\W1_1_2_int_reg_reg[0]_0 ;
  output [0:0]\W1_1_3_int_reg_reg[0]_0 ;
  output [2:0]DI;
  output [2:0]\W1_1_1_int_reg_reg[0]_1 ;
  output [2:0]\W1_1_2_int_reg_reg[0]_1 ;
  output [2:0]\W1_1_3_int_reg_reg[0]_1 ;
  output [0:0]\b_reg_reg[0]_14 ;
  output [0:0]\b_reg_reg[0]_15 ;
  output [0:0]\b_reg_reg[0]_16 ;
  output [0:0]\b_reg_reg[0]_17 ;
  output [2:0]\b_reg_reg[0]_18 ;
  output [2:0]\b_reg_reg[0]_19 ;
  output [2:0]\b_reg_reg[0]_20 ;
  output [2:0]\b_reg_reg[0]_21 ;
  output [0:0]\W1_2_0_int_reg_reg[0]_0 ;
  output [0:0]\W1_2_1_int_reg_reg[0]_0 ;
  output [0:0]\W1_2_2_int_reg_reg[0]_0 ;
  output [0:0]\W1_2_3_int_reg_reg[0]_0 ;
  output [2:0]\W1_2_0_int_reg_reg[0]_1 ;
  output [2:0]\W1_2_1_int_reg_reg[0]_1 ;
  output [2:0]\W1_2_2_int_reg_reg[0]_1 ;
  output [2:0]\W1_2_3_int_reg_reg[0]_1 ;
  output [0:0]\b_reg_reg[0]_22 ;
  output [0:0]\b_reg_reg[0]_23 ;
  output [0:0]\b_reg_reg[0]_24 ;
  output [0:0]\b_reg_reg[0]_25 ;
  output [2:0]\b_reg_reg[0]_26 ;
  output [2:0]\b_reg_reg[0]_27 ;
  output [2:0]\b_reg_reg[0]_28 ;
  output [2:0]\b_reg_reg[0]_29 ;
  output [0:0]\W1_4_0_int_reg_reg[0]_0 ;
  output [0:0]\W1_4_1_int_reg_reg[0]_0 ;
  output [0:0]\W1_4_2_int_reg_reg[0]_0 ;
  output [0:0]\W1_4_3_int_reg_reg[0]_0 ;
  output [2:0]\W1_4_0_int_reg_reg[0]_1 ;
  output [2:0]\W1_4_1_int_reg_reg[0]_1 ;
  output [2:0]\W1_4_2_int_reg_reg[0]_1 ;
  output [2:0]\W1_4_3_int_reg_reg[0]_1 ;
  output [0:0]\b_reg_reg[0]_30 ;
  output [0:0]\b_reg_reg[0]_31 ;
  output [0:0]\b_reg_reg[0]_32 ;
  output [0:0]\b_reg_reg[0]_33 ;
  output [2:0]\b_reg_reg[0]_34 ;
  output [2:0]\b_reg_reg[0]_35 ;
  output [2:0]\b_reg_reg[0]_36 ;
  output [2:0]\b_reg_reg[0]_37 ;
  output [0:0]\W1_6_0_int_reg_reg[0]_0 ;
  output [0:0]\W1_6_1_int_reg_reg[0]_0 ;
  output [0:0]\W1_6_2_int_reg_reg[0]_0 ;
  output [0:0]\W1_6_3_int_reg_reg[0]_0 ;
  output [2:0]\W1_6_0_int_reg_reg[0]_1 ;
  output [2:0]\W1_6_1_int_reg_reg[0]_1 ;
  output [2:0]\W1_6_2_int_reg_reg[0]_1 ;
  output [2:0]\W1_6_3_int_reg_reg[0]_1 ;
  output [0:0]\b_reg_reg[0]_38 ;
  output [0:0]\b_reg_reg[0]_39 ;
  output [0:0]\b_reg_reg[0]_40 ;
  output [0:0]\b_reg_reg[0]_41 ;
  output [2:0]\b_reg_reg[0]_42 ;
  output [2:0]\b_reg_reg[0]_43 ;
  output [2:0]\b_reg_reg[0]_44 ;
  output [2:0]\b_reg_reg[0]_45 ;
  output [2:0]\W1_1_0_int_reg_reg[1]_0 ;
  output [2:0]\W1_1_1_int_reg_reg[1]_0 ;
  output [2:0]\W1_1_2_int_reg_reg[1]_0 ;
  output [2:0]\W1_1_3_int_reg_reg[1]_0 ;
  output [2:0]\b_reg_reg[1]_14 ;
  output [2:0]\b_reg_reg[1]_15 ;
  output [2:0]\b_reg_reg[1]_16 ;
  output [2:0]\b_reg_reg[1]_17 ;
  output [2:0]\W1_2_0_int_reg_reg[1]_0 ;
  output [2:0]\W1_2_1_int_reg_reg[1]_0 ;
  output [2:0]\W1_2_2_int_reg_reg[1]_0 ;
  output [2:0]\W1_2_3_int_reg_reg[1]_0 ;
  output [2:0]\b_reg_reg[1]_18 ;
  output [2:0]\b_reg_reg[1]_19 ;
  output [2:0]\b_reg_reg[1]_20 ;
  output [2:0]\b_reg_reg[1]_21 ;
  output [2:0]\W1_4_0_int_reg_reg[1]_0 ;
  output [2:0]\W1_4_1_int_reg_reg[1]_0 ;
  output [2:0]\W1_4_2_int_reg_reg[1]_0 ;
  output [2:0]\W1_4_3_int_reg_reg[1]_0 ;
  output [2:0]\b_reg_reg[1]_22 ;
  output [2:0]\b_reg_reg[1]_23 ;
  output [2:0]\b_reg_reg[1]_24 ;
  output [2:0]\b_reg_reg[1]_25 ;
  output [2:0]\W1_6_0_int_reg_reg[1]_0 ;
  output [2:0]\W1_6_1_int_reg_reg[1]_0 ;
  output [2:0]\W1_6_2_int_reg_reg[1]_0 ;
  output [2:0]\W1_6_3_int_reg_reg[1]_0 ;
  output [2:0]\b_reg_reg[1]_26 ;
  output [2:0]\b_reg_reg[1]_27 ;
  output [2:0]\b_reg_reg[1]_28 ;
  output [2:0]\b_reg_reg[1]_29 ;
  output [0:0]x_fu_652_p2;
  output [0:0]x_4_fu_685_p2;
  output [0:0]x_5_fu_718_p2;
  output [0:0]x_3_fu_751_p2;
  input [1:0]W1_6_3;
  input ap_clk;
  input [1:0]W1_6_2;
  input [1:0]W1_6_1;
  input [1:0]W1_6_0;
  input [1:0]W1_2_3;
  input [1:0]W1_2_2;
  input [1:0]W1_2_1;
  input [1:0]W1_2_0;
  input [1:0]W1_4_3;
  input [1:0]W1_4_2;
  input [1:0]W1_4_1;
  input [1:0]W1_4_0;
  input [1:0]W1_7_3;
  input [1:0]W1_7_2;
  input [1:0]W1_7_1;
  input [1:0]W1_7_0;
  input [1:0]W1_3_3;
  input [1:0]W1_3_2;
  input [1:0]W1_3_1;
  input [1:0]W1_3_0;
  input [1:0]W1_5_3;
  input [1:0]W1_5_2;
  input [1:0]W1_5_1;
  input [1:0]W1_5_0;
  input [1:0]W1_0_3;
  input [1:0]W1_0_2;
  input [1:0]W1_0_1;
  input [1:0]W1_0_0;
  input [1:0]W1_1_3;
  input [1:0]W1_1_2;
  input [1:0]W1_1_1;
  input [1:0]W1_1_0;
  input [7:0]img_pos_1;
  input [7:0]img_pos_2;
  input [7:0]img_pos_4;
  input [7:0]img_pos_6;
  input [7:0]input_1_val_read_reg_947_pp0_iter1_reg;
  input [7:0]Q;
  input [7:0]input_2_val_read_reg_942_pp0_iter1_reg;
  input [7:0]\m_reg_reg[8] ;
  input [7:0]input_4_val_read_reg_937_pp0_iter1_reg;
  input [7:0]\m_reg_reg[8]_0 ;
  input [7:0]input_6_val_read_reg_932_pp0_iter1_reg;
  input [7:0]\m_reg_reg[8]_1 ;
  input [7:0]img_pos_0;
  input [7:0]img_pos_3;
  input [7:0]img_pos_5;
  input [7:0]img_pos_7;

  wire [8:1]C;
  wire [2:0]DI;
  wire [10:0]P;
  wire [7:0]Q;
  wire [0:0]S;
  wire [1:0]W1_0_0;
  wire [1:0]W1_0_0_int_reg;
  wire [1:0]W1_0_1;
  wire [1:0]W1_0_1_int_reg;
  wire [1:0]W1_0_2;
  wire [1:0]W1_0_2_int_reg;
  wire [1:0]W1_0_3;
  wire [1:0]W1_0_3_int_reg;
  wire [1:0]W1_1_0;
  wire [1:0]W1_1_0_int_reg;
  wire [2:0]\W1_1_0_int_reg_reg[1]_0 ;
  wire [1:0]W1_1_1;
  wire [1:0]W1_1_1_int_reg;
  wire [0:0]\W1_1_1_int_reg_reg[0]_0 ;
  wire [2:0]\W1_1_1_int_reg_reg[0]_1 ;
  wire [2:0]\W1_1_1_int_reg_reg[1]_0 ;
  wire [1:0]W1_1_2;
  wire [1:0]W1_1_2_int_reg;
  wire [0:0]\W1_1_2_int_reg_reg[0]_0 ;
  wire [2:0]\W1_1_2_int_reg_reg[0]_1 ;
  wire [2:0]\W1_1_2_int_reg_reg[1]_0 ;
  wire [1:0]W1_1_3;
  wire [1:0]W1_1_3_int_reg;
  wire [0:0]\W1_1_3_int_reg_reg[0]_0 ;
  wire [2:0]\W1_1_3_int_reg_reg[0]_1 ;
  wire [2:0]\W1_1_3_int_reg_reg[1]_0 ;
  wire [1:0]W1_2_0;
  wire [1:0]W1_2_0_int_reg;
  wire [0:0]\W1_2_0_int_reg_reg[0]_0 ;
  wire [2:0]\W1_2_0_int_reg_reg[0]_1 ;
  wire [2:0]\W1_2_0_int_reg_reg[1]_0 ;
  wire [1:0]W1_2_1;
  wire [1:0]W1_2_1_int_reg;
  wire [0:0]\W1_2_1_int_reg_reg[0]_0 ;
  wire [2:0]\W1_2_1_int_reg_reg[0]_1 ;
  wire [2:0]\W1_2_1_int_reg_reg[1]_0 ;
  wire [1:0]W1_2_2;
  wire [1:0]W1_2_2_int_reg;
  wire [0:0]\W1_2_2_int_reg_reg[0]_0 ;
  wire [2:0]\W1_2_2_int_reg_reg[0]_1 ;
  wire [2:0]\W1_2_2_int_reg_reg[1]_0 ;
  wire [1:0]W1_2_3;
  wire [1:0]W1_2_3_int_reg;
  wire [0:0]\W1_2_3_int_reg_reg[0]_0 ;
  wire [2:0]\W1_2_3_int_reg_reg[0]_1 ;
  wire [2:0]\W1_2_3_int_reg_reg[1]_0 ;
  wire [1:0]W1_3_0;
  wire [1:0]W1_3_0_int_reg;
  wire [1:0]W1_3_1;
  wire [1:0]W1_3_1_int_reg;
  wire [1:0]W1_3_2;
  wire [1:0]W1_3_2_int_reg;
  wire [1:0]W1_3_3;
  wire [1:0]W1_3_3_int_reg;
  wire [1:0]W1_4_0;
  wire [1:0]W1_4_0_int_reg;
  wire [0:0]\W1_4_0_int_reg_reg[0]_0 ;
  wire [2:0]\W1_4_0_int_reg_reg[0]_1 ;
  wire [2:0]\W1_4_0_int_reg_reg[1]_0 ;
  wire [1:0]W1_4_1;
  wire [1:0]W1_4_1_int_reg;
  wire [0:0]\W1_4_1_int_reg_reg[0]_0 ;
  wire [2:0]\W1_4_1_int_reg_reg[0]_1 ;
  wire [2:0]\W1_4_1_int_reg_reg[1]_0 ;
  wire [1:0]W1_4_2;
  wire [1:0]W1_4_2_int_reg;
  wire [0:0]\W1_4_2_int_reg_reg[0]_0 ;
  wire [2:0]\W1_4_2_int_reg_reg[0]_1 ;
  wire [2:0]\W1_4_2_int_reg_reg[1]_0 ;
  wire [1:0]W1_4_3;
  wire [1:0]W1_4_3_int_reg;
  wire [0:0]\W1_4_3_int_reg_reg[0]_0 ;
  wire [2:0]\W1_4_3_int_reg_reg[0]_1 ;
  wire [2:0]\W1_4_3_int_reg_reg[1]_0 ;
  wire [1:0]W1_5_0;
  wire [1:0]W1_5_0_int_reg;
  wire [1:0]W1_5_1;
  wire [1:0]W1_5_1_int_reg;
  wire [1:0]W1_5_2;
  wire [1:0]W1_5_2_int_reg;
  wire [1:0]W1_5_3;
  wire [1:0]W1_5_3_int_reg;
  wire [1:0]W1_6_0;
  wire [1:0]W1_6_0_int_reg;
  wire [0:0]\W1_6_0_int_reg_reg[0]_0 ;
  wire [2:0]\W1_6_0_int_reg_reg[0]_1 ;
  wire [2:0]\W1_6_0_int_reg_reg[1]_0 ;
  wire [1:0]W1_6_1;
  wire [1:0]W1_6_1_int_reg;
  wire [0:0]\W1_6_1_int_reg_reg[0]_0 ;
  wire [2:0]\W1_6_1_int_reg_reg[0]_1 ;
  wire [2:0]\W1_6_1_int_reg_reg[1]_0 ;
  wire [1:0]W1_6_2;
  wire [1:0]W1_6_2_int_reg;
  wire [0:0]\W1_6_2_int_reg_reg[0]_0 ;
  wire [2:0]\W1_6_2_int_reg_reg[0]_1 ;
  wire [2:0]\W1_6_2_int_reg_reg[1]_0 ;
  wire [1:0]W1_6_3;
  wire [1:0]W1_6_3_int_reg;
  wire [0:0]\W1_6_3_int_reg_reg[0]_0 ;
  wire [2:0]\W1_6_3_int_reg_reg[0]_1 ;
  wire [2:0]\W1_6_3_int_reg_reg[1]_0 ;
  wire [1:0]W1_7_0;
  wire [1:0]W1_7_0_int_reg;
  wire [1:0]W1_7_1;
  wire [1:0]W1_7_1_int_reg;
  wire [1:0]W1_7_2;
  wire [1:0]W1_7_2_int_reg;
  wire [1:0]W1_7_3;
  wire [1:0]W1_7_3_int_reg;
  wire [7:0]a_reg;
  wire [11:0]add_ln56_12_fu_610_p2;
  wire [11:0]add_ln56_12_reg_1169;
  wire \add_ln56_12_reg_1169[11]_i_2_n_0 ;
  wire \add_ln56_12_reg_1169[11]_i_4_n_0 ;
  wire \add_ln56_12_reg_1169[11]_i_5_n_0 ;
  wire \add_ln56_12_reg_1169[3]_i_2_n_0 ;
  wire \add_ln56_12_reg_1169[3]_i_3_n_0 ;
  wire \add_ln56_12_reg_1169[3]_i_4_n_0 ;
  wire \add_ln56_12_reg_1169[3]_i_5_n_0 ;
  wire \add_ln56_12_reg_1169[7]_i_2_n_0 ;
  wire \add_ln56_12_reg_1169[7]_i_3_n_0 ;
  wire \add_ln56_12_reg_1169[7]_i_4_n_0 ;
  wire \add_ln56_12_reg_1169[7]_i_5_n_0 ;
  wire \add_ln56_12_reg_1169_reg[11]_i_1_n_1 ;
  wire \add_ln56_12_reg_1169_reg[11]_i_1_n_2 ;
  wire \add_ln56_12_reg_1169_reg[11]_i_1_n_3 ;
  wire \add_ln56_12_reg_1169_reg[3]_i_1_n_0 ;
  wire \add_ln56_12_reg_1169_reg[3]_i_1_n_1 ;
  wire \add_ln56_12_reg_1169_reg[3]_i_1_n_2 ;
  wire \add_ln56_12_reg_1169_reg[3]_i_1_n_3 ;
  wire \add_ln56_12_reg_1169_reg[7]_i_1_n_0 ;
  wire \add_ln56_12_reg_1169_reg[7]_i_1_n_1 ;
  wire \add_ln56_12_reg_1169_reg[7]_i_1_n_2 ;
  wire \add_ln56_12_reg_1169_reg[7]_i_1_n_3 ;
  wire [10:0]add_ln56_14_reg_1174;
  wire [10:0]add_ln56_15_reg_1179;
  wire [11:0]add_ln56_19_fu_622_p2;
  wire [11:0]add_ln56_19_reg_1184;
  wire \add_ln56_19_reg_1184[11]_i_2_n_0 ;
  wire \add_ln56_19_reg_1184[11]_i_4_n_0 ;
  wire \add_ln56_19_reg_1184[11]_i_5_n_0 ;
  wire \add_ln56_19_reg_1184[3]_i_2_n_0 ;
  wire \add_ln56_19_reg_1184[3]_i_3_n_0 ;
  wire \add_ln56_19_reg_1184[3]_i_4_n_0 ;
  wire \add_ln56_19_reg_1184[3]_i_5_n_0 ;
  wire \add_ln56_19_reg_1184[7]_i_2_n_0 ;
  wire \add_ln56_19_reg_1184[7]_i_3_n_0 ;
  wire \add_ln56_19_reg_1184[7]_i_4_n_0 ;
  wire \add_ln56_19_reg_1184[7]_i_5_n_0 ;
  wire \add_ln56_19_reg_1184_reg[11]_i_1_n_1 ;
  wire \add_ln56_19_reg_1184_reg[11]_i_1_n_2 ;
  wire \add_ln56_19_reg_1184_reg[11]_i_1_n_3 ;
  wire \add_ln56_19_reg_1184_reg[3]_i_1_n_0 ;
  wire \add_ln56_19_reg_1184_reg[3]_i_1_n_1 ;
  wire \add_ln56_19_reg_1184_reg[3]_i_1_n_2 ;
  wire \add_ln56_19_reg_1184_reg[3]_i_1_n_3 ;
  wire \add_ln56_19_reg_1184_reg[7]_i_1_n_0 ;
  wire \add_ln56_19_reg_1184_reg[7]_i_1_n_1 ;
  wire \add_ln56_19_reg_1184_reg[7]_i_1_n_2 ;
  wire \add_ln56_19_reg_1184_reg[7]_i_1_n_3 ;
  wire [10:0]add_ln56_1_reg_1149;
  wire [10:0]add_ln56_21_reg_1189;
  wire [10:0]add_ln56_22_reg_1194;
  wire [11:0]add_ln56_26_fu_634_p2;
  wire [11:0]add_ln56_26_reg_1199;
  wire \add_ln56_26_reg_1199[11]_i_2_n_0 ;
  wire \add_ln56_26_reg_1199[11]_i_4_n_0 ;
  wire \add_ln56_26_reg_1199[11]_i_5_n_0 ;
  wire \add_ln56_26_reg_1199[3]_i_2_n_0 ;
  wire \add_ln56_26_reg_1199[3]_i_3_n_0 ;
  wire \add_ln56_26_reg_1199[3]_i_4_n_0 ;
  wire \add_ln56_26_reg_1199[3]_i_5_n_0 ;
  wire \add_ln56_26_reg_1199[7]_i_2_n_0 ;
  wire \add_ln56_26_reg_1199[7]_i_3_n_0 ;
  wire \add_ln56_26_reg_1199[7]_i_4_n_0 ;
  wire \add_ln56_26_reg_1199[7]_i_5_n_0 ;
  wire \add_ln56_26_reg_1199_reg[11]_i_1_n_1 ;
  wire \add_ln56_26_reg_1199_reg[11]_i_1_n_2 ;
  wire \add_ln56_26_reg_1199_reg[11]_i_1_n_3 ;
  wire \add_ln56_26_reg_1199_reg[3]_i_1_n_0 ;
  wire \add_ln56_26_reg_1199_reg[3]_i_1_n_1 ;
  wire \add_ln56_26_reg_1199_reg[3]_i_1_n_2 ;
  wire \add_ln56_26_reg_1199_reg[3]_i_1_n_3 ;
  wire \add_ln56_26_reg_1199_reg[7]_i_1_n_0 ;
  wire \add_ln56_26_reg_1199_reg[7]_i_1_n_1 ;
  wire \add_ln56_26_reg_1199_reg[7]_i_1_n_2 ;
  wire \add_ln56_26_reg_1199_reg[7]_i_1_n_3 ;
  wire [11:0]add_ln56_5_fu_598_p2;
  wire [11:0]add_ln56_5_reg_1154;
  wire \add_ln56_5_reg_1154[11]_i_2_n_0 ;
  wire \add_ln56_5_reg_1154[11]_i_4_n_0 ;
  wire \add_ln56_5_reg_1154[11]_i_5_n_0 ;
  wire \add_ln56_5_reg_1154[3]_i_2_n_0 ;
  wire \add_ln56_5_reg_1154[3]_i_3_n_0 ;
  wire \add_ln56_5_reg_1154[3]_i_4_n_0 ;
  wire \add_ln56_5_reg_1154[3]_i_5_n_0 ;
  wire \add_ln56_5_reg_1154[7]_i_2_n_0 ;
  wire \add_ln56_5_reg_1154[7]_i_3_n_0 ;
  wire \add_ln56_5_reg_1154[7]_i_4_n_0 ;
  wire \add_ln56_5_reg_1154[7]_i_5_n_0 ;
  wire \add_ln56_5_reg_1154_reg[11]_i_1_n_1 ;
  wire \add_ln56_5_reg_1154_reg[11]_i_1_n_2 ;
  wire \add_ln56_5_reg_1154_reg[11]_i_1_n_3 ;
  wire \add_ln56_5_reg_1154_reg[3]_i_1_n_0 ;
  wire \add_ln56_5_reg_1154_reg[3]_i_1_n_1 ;
  wire \add_ln56_5_reg_1154_reg[3]_i_1_n_2 ;
  wire \add_ln56_5_reg_1154_reg[3]_i_1_n_3 ;
  wire \add_ln56_5_reg_1154_reg[7]_i_1_n_0 ;
  wire \add_ln56_5_reg_1154_reg[7]_i_1_n_1 ;
  wire \add_ln56_5_reg_1154_reg[7]_i_1_n_2 ;
  wire \add_ln56_5_reg_1154_reg[7]_i_1_n_3 ;
  wire [10:0]add_ln56_7_reg_1159;
  wire [10:0]add_ln56_8_reg_1164;
  wire [10:0]add_ln56_reg_1144;
  wire ap_clk;
  wire [1:0]b_reg;
  wire \b_reg_reg[0] ;
  wire \b_reg_reg[0]_0 ;
  wire \b_reg_reg[0]_1 ;
  wire \b_reg_reg[0]_10 ;
  wire \b_reg_reg[0]_11 ;
  wire \b_reg_reg[0]_12 ;
  wire \b_reg_reg[0]_13 ;
  wire [0:0]\b_reg_reg[0]_14 ;
  wire [0:0]\b_reg_reg[0]_15 ;
  wire [0:0]\b_reg_reg[0]_16 ;
  wire [0:0]\b_reg_reg[0]_17 ;
  wire [2:0]\b_reg_reg[0]_18 ;
  wire [2:0]\b_reg_reg[0]_19 ;
  wire \b_reg_reg[0]_2 ;
  wire [2:0]\b_reg_reg[0]_20 ;
  wire [2:0]\b_reg_reg[0]_21 ;
  wire [0:0]\b_reg_reg[0]_22 ;
  wire [0:0]\b_reg_reg[0]_23 ;
  wire [0:0]\b_reg_reg[0]_24 ;
  wire [0:0]\b_reg_reg[0]_25 ;
  wire [2:0]\b_reg_reg[0]_26 ;
  wire [2:0]\b_reg_reg[0]_27 ;
  wire [2:0]\b_reg_reg[0]_28 ;
  wire [2:0]\b_reg_reg[0]_29 ;
  wire \b_reg_reg[0]_3 ;
  wire [0:0]\b_reg_reg[0]_30 ;
  wire [0:0]\b_reg_reg[0]_31 ;
  wire [0:0]\b_reg_reg[0]_32 ;
  wire [0:0]\b_reg_reg[0]_33 ;
  wire [2:0]\b_reg_reg[0]_34 ;
  wire [2:0]\b_reg_reg[0]_35 ;
  wire [2:0]\b_reg_reg[0]_36 ;
  wire [2:0]\b_reg_reg[0]_37 ;
  wire [0:0]\b_reg_reg[0]_38 ;
  wire [0:0]\b_reg_reg[0]_39 ;
  wire \b_reg_reg[0]_4 ;
  wire [0:0]\b_reg_reg[0]_40 ;
  wire [0:0]\b_reg_reg[0]_41 ;
  wire [2:0]\b_reg_reg[0]_42 ;
  wire [2:0]\b_reg_reg[0]_43 ;
  wire [2:0]\b_reg_reg[0]_44 ;
  wire [2:0]\b_reg_reg[0]_45 ;
  wire \b_reg_reg[0]_5 ;
  wire \b_reg_reg[0]_6 ;
  wire \b_reg_reg[0]_7 ;
  wire \b_reg_reg[0]_8 ;
  wire \b_reg_reg[0]_9 ;
  wire \b_reg_reg[1] ;
  wire \b_reg_reg[1]_0 ;
  wire \b_reg_reg[1]_1 ;
  wire \b_reg_reg[1]_10 ;
  wire \b_reg_reg[1]_11 ;
  wire \b_reg_reg[1]_12 ;
  wire \b_reg_reg[1]_13 ;
  wire [2:0]\b_reg_reg[1]_14 ;
  wire [2:0]\b_reg_reg[1]_15 ;
  wire [2:0]\b_reg_reg[1]_16 ;
  wire [2:0]\b_reg_reg[1]_17 ;
  wire [2:0]\b_reg_reg[1]_18 ;
  wire [2:0]\b_reg_reg[1]_19 ;
  wire \b_reg_reg[1]_2 ;
  wire [2:0]\b_reg_reg[1]_20 ;
  wire [2:0]\b_reg_reg[1]_21 ;
  wire [2:0]\b_reg_reg[1]_22 ;
  wire [2:0]\b_reg_reg[1]_23 ;
  wire [2:0]\b_reg_reg[1]_24 ;
  wire [2:0]\b_reg_reg[1]_25 ;
  wire [2:0]\b_reg_reg[1]_26 ;
  wire [2:0]\b_reg_reg[1]_27 ;
  wire [2:0]\b_reg_reg[1]_28 ;
  wire [2:0]\b_reg_reg[1]_29 ;
  wire \b_reg_reg[1]_3 ;
  wire \b_reg_reg[1]_4 ;
  wire \b_reg_reg[1]_5 ;
  wire \b_reg_reg[1]_6 ;
  wire \b_reg_reg[1]_7 ;
  wire \b_reg_reg[1]_8 ;
  wire \b_reg_reg[1]_9 ;
  wire [7:0]img_pos_0;
  wire [7:0]img_pos_1;
  wire [7:0]img_pos_2;
  wire [7:0]img_pos_3;
  wire [7:0]img_pos_4;
  wire [7:0]img_pos_5;
  wire [7:0]img_pos_6;
  wire [7:0]img_pos_7;
  wire [7:0]input_0_val_int_reg;
  wire [7:0]input_1_val_read_reg_947_pp0_iter1_reg;
  wire [7:0]input_1_val_read_reg_947_pp0_iter1_reg_0;
  wire \input_1_val_read_reg_947_reg[0]_srl2_n_0 ;
  wire \input_1_val_read_reg_947_reg[1]_srl2_n_0 ;
  wire \input_1_val_read_reg_947_reg[2]_srl2_n_0 ;
  wire \input_1_val_read_reg_947_reg[3]_srl2_n_0 ;
  wire \input_1_val_read_reg_947_reg[4]_srl2_n_0 ;
  wire \input_1_val_read_reg_947_reg[5]_srl2_n_0 ;
  wire \input_1_val_read_reg_947_reg[6]_srl2_n_0 ;
  wire \input_1_val_read_reg_947_reg[7]_srl2_n_0 ;
  wire [7:0]input_2_val_read_reg_942_pp0_iter1_reg;
  wire [7:0]input_2_val_read_reg_942_pp0_iter1_reg_1;
  wire \input_2_val_read_reg_942_reg[0]_srl2_n_0 ;
  wire \input_2_val_read_reg_942_reg[1]_srl2_n_0 ;
  wire \input_2_val_read_reg_942_reg[2]_srl2_n_0 ;
  wire \input_2_val_read_reg_942_reg[3]_srl2_n_0 ;
  wire \input_2_val_read_reg_942_reg[4]_srl2_n_0 ;
  wire \input_2_val_read_reg_942_reg[5]_srl2_n_0 ;
  wire \input_2_val_read_reg_942_reg[6]_srl2_n_0 ;
  wire \input_2_val_read_reg_942_reg[7]_srl2_n_0 ;
  wire [7:0]input_3_val_int_reg;
  wire [7:0]input_4_val_read_reg_937_pp0_iter1_reg;
  wire [7:0]input_4_val_read_reg_937_pp0_iter1_reg_2;
  wire \input_4_val_read_reg_937_reg[0]_srl2_n_0 ;
  wire \input_4_val_read_reg_937_reg[1]_srl2_n_0 ;
  wire \input_4_val_read_reg_937_reg[2]_srl2_n_0 ;
  wire \input_4_val_read_reg_937_reg[3]_srl2_n_0 ;
  wire \input_4_val_read_reg_937_reg[4]_srl2_n_0 ;
  wire \input_4_val_read_reg_937_reg[5]_srl2_n_0 ;
  wire \input_4_val_read_reg_937_reg[6]_srl2_n_0 ;
  wire \input_4_val_read_reg_937_reg[7]_srl2_n_0 ;
  wire [7:0]input_5_val_int_reg;
  wire [7:0]input_6_val_read_reg_932_pp0_iter1_reg;
  wire [7:0]input_6_val_read_reg_932_pp0_iter1_reg_3;
  wire \input_6_val_read_reg_932_reg[0]_srl2_n_0 ;
  wire \input_6_val_read_reg_932_reg[1]_srl2_n_0 ;
  wire \input_6_val_read_reg_932_reg[2]_srl2_n_0 ;
  wire \input_6_val_read_reg_932_reg[3]_srl2_n_0 ;
  wire \input_6_val_read_reg_932_reg[4]_srl2_n_0 ;
  wire \input_6_val_read_reg_932_reg[5]_srl2_n_0 ;
  wire \input_6_val_read_reg_932_reg[6]_srl2_n_0 ;
  wire \input_6_val_read_reg_932_reg[7]_srl2_n_0 ;
  wire [7:0]input_7_val_int_reg;
  wire [7:0]\m_reg_reg[8] ;
  wire [7:0]\m_reg_reg[8]_0 ;
  wire [7:0]\m_reg_reg[8]_1 ;
  wire mac_muladd_8s_2s_10s_11_4_1_U17_n_10;
  wire mac_muladd_8s_2s_10s_11_4_1_U17_n_11;
  wire mac_muladd_8s_2s_10s_11_4_1_U17_n_12;
  wire mac_muladd_8s_2s_10s_11_4_1_U17_n_13;
  wire mac_muladd_8s_2s_10s_11_4_1_U17_n_14;
  wire mac_muladd_8s_2s_10s_11_4_1_U17_n_15;
  wire mac_muladd_8s_2s_10s_11_4_1_U17_n_16;
  wire mac_muladd_8s_2s_10s_11_4_1_U17_n_25;
  wire mac_muladd_8s_2s_10s_11_4_1_U17_n_26;
  wire mac_muladd_8s_2s_10s_11_4_1_U17_n_27;
  wire mac_muladd_8s_2s_10s_11_4_1_U17_n_28;
  wire mac_muladd_8s_2s_10s_11_4_1_U17_n_29;
  wire mac_muladd_8s_2s_10s_11_4_1_U17_n_30;
  wire mac_muladd_8s_2s_10s_11_4_1_U17_n_31;
  wire mac_muladd_8s_2s_10s_11_4_1_U17_n_32;
  wire mac_muladd_8s_2s_10s_11_4_1_U17_n_33;
  wire mac_muladd_8s_2s_10s_11_4_1_U17_n_34;
  wire mac_muladd_8s_2s_10s_11_4_1_U17_n_35;
  wire mac_muladd_8s_2s_10s_11_4_1_U17_n_36;
  wire mac_muladd_8s_2s_10s_11_4_1_U17_n_37;
  wire mac_muladd_8s_2s_10s_11_4_1_U17_n_38;
  wire mac_muladd_8s_2s_10s_11_4_1_U17_n_39;
  wire mac_muladd_8s_2s_10s_11_4_1_U17_n_40;
  wire mac_muladd_8s_2s_10s_11_4_1_U17_n_41;
  wire mac_muladd_8s_2s_10s_11_4_1_U17_n_42;
  wire mac_muladd_8s_2s_10s_11_4_1_U17_n_43;
  wire mac_muladd_8s_2s_10s_11_4_1_U17_n_44;
  wire mac_muladd_8s_2s_10s_11_4_1_U17_n_45;
  wire mac_muladd_8s_2s_10s_11_4_1_U17_n_49;
  wire mac_muladd_8s_2s_10s_11_4_1_U17_n_50;
  wire mac_muladd_8s_2s_10s_11_4_1_U17_n_51;
  wire mac_muladd_8s_2s_10s_11_4_1_U17_n_52;
  wire mac_muladd_8s_2s_10s_11_4_1_U17_n_53;
  wire mac_muladd_8s_2s_10s_11_4_1_U17_n_54;
  wire mac_muladd_8s_2s_10s_11_4_1_U17_n_9;
  wire mac_muladd_8s_2s_10s_11_4_1_U18_n_10;
  wire mac_muladd_8s_2s_10s_11_4_1_U18_n_11;
  wire mac_muladd_8s_2s_10s_11_4_1_U18_n_12;
  wire mac_muladd_8s_2s_10s_11_4_1_U18_n_13;
  wire mac_muladd_8s_2s_10s_11_4_1_U18_n_14;
  wire mac_muladd_8s_2s_10s_11_4_1_U18_n_15;
  wire mac_muladd_8s_2s_10s_11_4_1_U18_n_16;
  wire mac_muladd_8s_2s_10s_11_4_1_U18_n_17;
  wire mac_muladd_8s_2s_10s_11_4_1_U18_n_18;
  wire mac_muladd_8s_2s_10s_11_4_1_U18_n_19;
  wire mac_muladd_8s_2s_10s_11_4_1_U18_n_20;
  wire mac_muladd_8s_2s_10s_11_4_1_U18_n_21;
  wire mac_muladd_8s_2s_10s_11_4_1_U18_n_22;
  wire mac_muladd_8s_2s_10s_11_4_1_U18_n_23;
  wire mac_muladd_8s_2s_10s_11_4_1_U18_n_24;
  wire mac_muladd_8s_2s_10s_11_4_1_U18_n_25;
  wire mac_muladd_8s_2s_10s_11_4_1_U18_n_26;
  wire mac_muladd_8s_2s_10s_11_4_1_U18_n_27;
  wire mac_muladd_8s_2s_10s_11_4_1_U18_n_28;
  wire mac_muladd_8s_2s_10s_11_4_1_U18_n_29;
  wire mac_muladd_8s_2s_10s_11_4_1_U18_n_30;
  wire mac_muladd_8s_2s_10s_11_4_1_U18_n_31;
  wire mac_muladd_8s_2s_10s_11_4_1_U18_n_32;
  wire mac_muladd_8s_2s_10s_11_4_1_U18_n_33;
  wire mac_muladd_8s_2s_10s_11_4_1_U18_n_34;
  wire mac_muladd_8s_2s_10s_11_4_1_U18_n_35;
  wire mac_muladd_8s_2s_10s_11_4_1_U18_n_36;
  wire mac_muladd_8s_2s_10s_11_4_1_U18_n_37;
  wire mac_muladd_8s_2s_10s_11_4_1_U18_n_38;
  wire mac_muladd_8s_2s_10s_11_4_1_U18_n_39;
  wire mac_muladd_8s_2s_10s_11_4_1_U18_n_40;
  wire mac_muladd_8s_2s_10s_11_4_1_U18_n_41;
  wire mac_muladd_8s_2s_10s_11_4_1_U18_n_42;
  wire mac_muladd_8s_2s_10s_11_4_1_U18_n_43;
  wire mac_muladd_8s_2s_10s_11_4_1_U18_n_44;
  wire mac_muladd_8s_2s_10s_11_4_1_U18_n_45;
  wire mac_muladd_8s_2s_10s_11_4_1_U18_n_49;
  wire mac_muladd_8s_2s_10s_11_4_1_U18_n_50;
  wire mac_muladd_8s_2s_10s_11_4_1_U18_n_51;
  wire mac_muladd_8s_2s_10s_11_4_1_U18_n_52;
  wire mac_muladd_8s_2s_10s_11_4_1_U18_n_53;
  wire mac_muladd_8s_2s_10s_11_4_1_U18_n_54;
  wire mac_muladd_8s_2s_10s_11_4_1_U18_n_55;
  wire mac_muladd_8s_2s_10s_11_4_1_U18_n_56;
  wire mac_muladd_8s_2s_10s_11_4_1_U18_n_57;
  wire mac_muladd_8s_2s_10s_11_4_1_U18_n_58;
  wire mac_muladd_8s_2s_10s_11_4_1_U18_n_59;
  wire mac_muladd_8s_2s_10s_11_4_1_U18_n_60;
  wire mac_muladd_8s_2s_10s_11_4_1_U18_n_61;
  wire mac_muladd_8s_2s_10s_11_4_1_U18_n_62;
  wire mac_muladd_8s_2s_10s_11_4_1_U18_n_63;
  wire mac_muladd_8s_2s_10s_11_4_1_U18_n_64;
  wire mac_muladd_8s_2s_10s_11_4_1_U18_n_65;
  wire mac_muladd_8s_2s_10s_11_4_1_U18_n_9;
  wire mac_muladd_8s_2s_10s_11_4_1_U19_n_10;
  wire mac_muladd_8s_2s_10s_11_4_1_U19_n_11;
  wire mac_muladd_8s_2s_10s_11_4_1_U19_n_12;
  wire mac_muladd_8s_2s_10s_11_4_1_U19_n_13;
  wire mac_muladd_8s_2s_10s_11_4_1_U19_n_14;
  wire mac_muladd_8s_2s_10s_11_4_1_U19_n_15;
  wire mac_muladd_8s_2s_10s_11_4_1_U19_n_16;
  wire mac_muladd_8s_2s_10s_11_4_1_U19_n_17;
  wire mac_muladd_8s_2s_10s_11_4_1_U19_n_18;
  wire mac_muladd_8s_2s_10s_11_4_1_U19_n_19;
  wire mac_muladd_8s_2s_10s_11_4_1_U19_n_20;
  wire mac_muladd_8s_2s_10s_11_4_1_U19_n_21;
  wire mac_muladd_8s_2s_10s_11_4_1_U19_n_22;
  wire mac_muladd_8s_2s_10s_11_4_1_U19_n_23;
  wire mac_muladd_8s_2s_10s_11_4_1_U19_n_24;
  wire mac_muladd_8s_2s_10s_11_4_1_U19_n_25;
  wire mac_muladd_8s_2s_10s_11_4_1_U19_n_26;
  wire mac_muladd_8s_2s_10s_11_4_1_U19_n_27;
  wire mac_muladd_8s_2s_10s_11_4_1_U19_n_28;
  wire mac_muladd_8s_2s_10s_11_4_1_U19_n_29;
  wire mac_muladd_8s_2s_10s_11_4_1_U19_n_30;
  wire mac_muladd_8s_2s_10s_11_4_1_U19_n_31;
  wire mac_muladd_8s_2s_10s_11_4_1_U19_n_32;
  wire mac_muladd_8s_2s_10s_11_4_1_U19_n_33;
  wire mac_muladd_8s_2s_10s_11_4_1_U19_n_34;
  wire mac_muladd_8s_2s_10s_11_4_1_U19_n_35;
  wire mac_muladd_8s_2s_10s_11_4_1_U19_n_36;
  wire mac_muladd_8s_2s_10s_11_4_1_U19_n_37;
  wire mac_muladd_8s_2s_10s_11_4_1_U19_n_38;
  wire mac_muladd_8s_2s_10s_11_4_1_U19_n_39;
  wire mac_muladd_8s_2s_10s_11_4_1_U19_n_40;
  wire mac_muladd_8s_2s_10s_11_4_1_U19_n_41;
  wire mac_muladd_8s_2s_10s_11_4_1_U19_n_42;
  wire mac_muladd_8s_2s_10s_11_4_1_U19_n_43;
  wire mac_muladd_8s_2s_10s_11_4_1_U19_n_44;
  wire mac_muladd_8s_2s_10s_11_4_1_U19_n_45;
  wire mac_muladd_8s_2s_10s_11_4_1_U19_n_49;
  wire mac_muladd_8s_2s_10s_11_4_1_U19_n_50;
  wire mac_muladd_8s_2s_10s_11_4_1_U19_n_51;
  wire mac_muladd_8s_2s_10s_11_4_1_U19_n_52;
  wire mac_muladd_8s_2s_10s_11_4_1_U19_n_53;
  wire mac_muladd_8s_2s_10s_11_4_1_U19_n_54;
  wire mac_muladd_8s_2s_10s_11_4_1_U19_n_55;
  wire mac_muladd_8s_2s_10s_11_4_1_U19_n_56;
  wire mac_muladd_8s_2s_10s_11_4_1_U19_n_57;
  wire mac_muladd_8s_2s_10s_11_4_1_U19_n_58;
  wire mac_muladd_8s_2s_10s_11_4_1_U19_n_59;
  wire mac_muladd_8s_2s_10s_11_4_1_U19_n_60;
  wire mac_muladd_8s_2s_10s_11_4_1_U19_n_61;
  wire mac_muladd_8s_2s_10s_11_4_1_U19_n_62;
  wire mac_muladd_8s_2s_10s_11_4_1_U19_n_63;
  wire mac_muladd_8s_2s_10s_11_4_1_U19_n_64;
  wire mac_muladd_8s_2s_10s_11_4_1_U19_n_65;
  wire mac_muladd_8s_2s_10s_11_4_1_U19_n_9;
  wire mac_muladd_8s_2s_10s_11_4_1_U20_n_10;
  wire mac_muladd_8s_2s_10s_11_4_1_U20_n_11;
  wire mac_muladd_8s_2s_10s_11_4_1_U20_n_12;
  wire mac_muladd_8s_2s_10s_11_4_1_U20_n_13;
  wire mac_muladd_8s_2s_10s_11_4_1_U20_n_14;
  wire mac_muladd_8s_2s_10s_11_4_1_U20_n_15;
  wire mac_muladd_8s_2s_10s_11_4_1_U20_n_16;
  wire mac_muladd_8s_2s_10s_11_4_1_U20_n_17;
  wire mac_muladd_8s_2s_10s_11_4_1_U20_n_18;
  wire mac_muladd_8s_2s_10s_11_4_1_U20_n_19;
  wire mac_muladd_8s_2s_10s_11_4_1_U20_n_20;
  wire mac_muladd_8s_2s_10s_11_4_1_U20_n_21;
  wire mac_muladd_8s_2s_10s_11_4_1_U20_n_22;
  wire mac_muladd_8s_2s_10s_11_4_1_U20_n_23;
  wire mac_muladd_8s_2s_10s_11_4_1_U20_n_24;
  wire mac_muladd_8s_2s_10s_11_4_1_U20_n_25;
  wire mac_muladd_8s_2s_10s_11_4_1_U20_n_26;
  wire mac_muladd_8s_2s_10s_11_4_1_U20_n_27;
  wire mac_muladd_8s_2s_10s_11_4_1_U20_n_28;
  wire mac_muladd_8s_2s_10s_11_4_1_U20_n_29;
  wire mac_muladd_8s_2s_10s_11_4_1_U20_n_30;
  wire mac_muladd_8s_2s_10s_11_4_1_U20_n_31;
  wire mac_muladd_8s_2s_10s_11_4_1_U20_n_32;
  wire mac_muladd_8s_2s_10s_11_4_1_U20_n_33;
  wire mac_muladd_8s_2s_10s_11_4_1_U20_n_34;
  wire mac_muladd_8s_2s_10s_11_4_1_U20_n_35;
  wire mac_muladd_8s_2s_10s_11_4_1_U20_n_36;
  wire mac_muladd_8s_2s_10s_11_4_1_U20_n_37;
  wire mac_muladd_8s_2s_10s_11_4_1_U20_n_38;
  wire mac_muladd_8s_2s_10s_11_4_1_U20_n_39;
  wire mac_muladd_8s_2s_10s_11_4_1_U20_n_40;
  wire mac_muladd_8s_2s_10s_11_4_1_U20_n_41;
  wire mac_muladd_8s_2s_10s_11_4_1_U20_n_42;
  wire mac_muladd_8s_2s_10s_11_4_1_U20_n_43;
  wire mac_muladd_8s_2s_10s_11_4_1_U20_n_44;
  wire mac_muladd_8s_2s_10s_11_4_1_U20_n_45;
  wire mac_muladd_8s_2s_10s_11_4_1_U20_n_49;
  wire mac_muladd_8s_2s_10s_11_4_1_U20_n_50;
  wire mac_muladd_8s_2s_10s_11_4_1_U20_n_51;
  wire mac_muladd_8s_2s_10s_11_4_1_U20_n_52;
  wire mac_muladd_8s_2s_10s_11_4_1_U20_n_53;
  wire mac_muladd_8s_2s_10s_11_4_1_U20_n_54;
  wire mac_muladd_8s_2s_10s_11_4_1_U20_n_55;
  wire mac_muladd_8s_2s_10s_11_4_1_U20_n_56;
  wire mac_muladd_8s_2s_10s_11_4_1_U20_n_57;
  wire mac_muladd_8s_2s_10s_11_4_1_U20_n_58;
  wire mac_muladd_8s_2s_10s_11_4_1_U20_n_59;
  wire mac_muladd_8s_2s_10s_11_4_1_U20_n_60;
  wire mac_muladd_8s_2s_10s_11_4_1_U20_n_61;
  wire mac_muladd_8s_2s_10s_11_4_1_U20_n_62;
  wire mac_muladd_8s_2s_10s_11_4_1_U20_n_63;
  wire mac_muladd_8s_2s_10s_11_4_1_U20_n_64;
  wire mac_muladd_8s_2s_10s_11_4_1_U20_n_65;
  wire mac_muladd_8s_2s_10s_11_4_1_U20_n_66;
  wire mac_muladd_8s_2s_10s_11_4_1_U20_n_9;
  wire mac_muladd_8s_2s_10s_11_4_1_U21_n_10;
  wire mac_muladd_8s_2s_10s_11_4_1_U21_n_11;
  wire mac_muladd_8s_2s_10s_11_4_1_U21_n_12;
  wire mac_muladd_8s_2s_10s_11_4_1_U21_n_13;
  wire mac_muladd_8s_2s_10s_11_4_1_U21_n_14;
  wire mac_muladd_8s_2s_10s_11_4_1_U21_n_15;
  wire mac_muladd_8s_2s_10s_11_4_1_U21_n_16;
  wire mac_muladd_8s_2s_10s_11_4_1_U21_n_20;
  wire mac_muladd_8s_2s_10s_11_4_1_U21_n_21;
  wire mac_muladd_8s_2s_10s_11_4_1_U21_n_22;
  wire mac_muladd_8s_2s_10s_11_4_1_U21_n_23;
  wire mac_muladd_8s_2s_10s_11_4_1_U21_n_24;
  wire mac_muladd_8s_2s_10s_11_4_1_U21_n_25;
  wire mac_muladd_8s_2s_10s_11_4_1_U21_n_26;
  wire mac_muladd_8s_2s_10s_11_4_1_U21_n_27;
  wire mac_muladd_8s_2s_10s_11_4_1_U21_n_28;
  wire mac_muladd_8s_2s_10s_11_4_1_U21_n_29;
  wire mac_muladd_8s_2s_10s_11_4_1_U21_n_30;
  wire mac_muladd_8s_2s_10s_11_4_1_U21_n_9;
  wire mac_muladd_8s_2s_10s_11_4_1_U22_n_10;
  wire mac_muladd_8s_2s_10s_11_4_1_U22_n_11;
  wire mac_muladd_8s_2s_10s_11_4_1_U22_n_12;
  wire mac_muladd_8s_2s_10s_11_4_1_U22_n_13;
  wire mac_muladd_8s_2s_10s_11_4_1_U22_n_14;
  wire mac_muladd_8s_2s_10s_11_4_1_U22_n_15;
  wire mac_muladd_8s_2s_10s_11_4_1_U22_n_16;
  wire mac_muladd_8s_2s_10s_11_4_1_U22_n_20;
  wire mac_muladd_8s_2s_10s_11_4_1_U22_n_21;
  wire mac_muladd_8s_2s_10s_11_4_1_U22_n_22;
  wire mac_muladd_8s_2s_10s_11_4_1_U22_n_23;
  wire mac_muladd_8s_2s_10s_11_4_1_U22_n_24;
  wire mac_muladd_8s_2s_10s_11_4_1_U22_n_25;
  wire mac_muladd_8s_2s_10s_11_4_1_U22_n_26;
  wire mac_muladd_8s_2s_10s_11_4_1_U22_n_27;
  wire mac_muladd_8s_2s_10s_11_4_1_U22_n_28;
  wire mac_muladd_8s_2s_10s_11_4_1_U22_n_29;
  wire mac_muladd_8s_2s_10s_11_4_1_U22_n_30;
  wire mac_muladd_8s_2s_10s_11_4_1_U22_n_9;
  wire mac_muladd_8s_2s_10s_11_4_1_U23_n_10;
  wire mac_muladd_8s_2s_10s_11_4_1_U23_n_11;
  wire mac_muladd_8s_2s_10s_11_4_1_U23_n_12;
  wire mac_muladd_8s_2s_10s_11_4_1_U23_n_13;
  wire mac_muladd_8s_2s_10s_11_4_1_U23_n_14;
  wire mac_muladd_8s_2s_10s_11_4_1_U23_n_15;
  wire mac_muladd_8s_2s_10s_11_4_1_U23_n_16;
  wire mac_muladd_8s_2s_10s_11_4_1_U23_n_20;
  wire mac_muladd_8s_2s_10s_11_4_1_U23_n_21;
  wire mac_muladd_8s_2s_10s_11_4_1_U23_n_22;
  wire mac_muladd_8s_2s_10s_11_4_1_U23_n_23;
  wire mac_muladd_8s_2s_10s_11_4_1_U23_n_24;
  wire mac_muladd_8s_2s_10s_11_4_1_U23_n_25;
  wire mac_muladd_8s_2s_10s_11_4_1_U23_n_26;
  wire mac_muladd_8s_2s_10s_11_4_1_U23_n_27;
  wire mac_muladd_8s_2s_10s_11_4_1_U23_n_28;
  wire mac_muladd_8s_2s_10s_11_4_1_U23_n_29;
  wire mac_muladd_8s_2s_10s_11_4_1_U23_n_30;
  wire mac_muladd_8s_2s_10s_11_4_1_U23_n_9;
  wire mac_muladd_8s_2s_10s_11_4_1_U24_n_10;
  wire mac_muladd_8s_2s_10s_11_4_1_U24_n_11;
  wire mac_muladd_8s_2s_10s_11_4_1_U24_n_12;
  wire mac_muladd_8s_2s_10s_11_4_1_U24_n_13;
  wire mac_muladd_8s_2s_10s_11_4_1_U24_n_14;
  wire mac_muladd_8s_2s_10s_11_4_1_U24_n_15;
  wire mac_muladd_8s_2s_10s_11_4_1_U24_n_16;
  wire mac_muladd_8s_2s_10s_11_4_1_U24_n_20;
  wire mac_muladd_8s_2s_10s_11_4_1_U24_n_21;
  wire mac_muladd_8s_2s_10s_11_4_1_U24_n_22;
  wire mac_muladd_8s_2s_10s_11_4_1_U24_n_23;
  wire mac_muladd_8s_2s_10s_11_4_1_U24_n_24;
  wire mac_muladd_8s_2s_10s_11_4_1_U24_n_25;
  wire mac_muladd_8s_2s_10s_11_4_1_U24_n_26;
  wire mac_muladd_8s_2s_10s_11_4_1_U24_n_27;
  wire mac_muladd_8s_2s_10s_11_4_1_U24_n_28;
  wire mac_muladd_8s_2s_10s_11_4_1_U24_n_29;
  wire mac_muladd_8s_2s_10s_11_4_1_U24_n_30;
  wire mac_muladd_8s_2s_10s_11_4_1_U24_n_31;
  wire mac_muladd_8s_2s_10s_11_4_1_U24_n_9;
  wire mac_muladd_8s_2s_10s_11_4_1_U25_n_10;
  wire mac_muladd_8s_2s_10s_11_4_1_U25_n_11;
  wire mac_muladd_8s_2s_10s_11_4_1_U25_n_12;
  wire mac_muladd_8s_2s_10s_11_4_1_U25_n_13;
  wire mac_muladd_8s_2s_10s_11_4_1_U25_n_14;
  wire mac_muladd_8s_2s_10s_11_4_1_U25_n_15;
  wire mac_muladd_8s_2s_10s_11_4_1_U25_n_16;
  wire mac_muladd_8s_2s_10s_11_4_1_U25_n_20;
  wire mac_muladd_8s_2s_10s_11_4_1_U25_n_21;
  wire mac_muladd_8s_2s_10s_11_4_1_U25_n_22;
  wire mac_muladd_8s_2s_10s_11_4_1_U25_n_23;
  wire mac_muladd_8s_2s_10s_11_4_1_U25_n_24;
  wire mac_muladd_8s_2s_10s_11_4_1_U25_n_25;
  wire mac_muladd_8s_2s_10s_11_4_1_U25_n_26;
  wire mac_muladd_8s_2s_10s_11_4_1_U25_n_27;
  wire mac_muladd_8s_2s_10s_11_4_1_U25_n_28;
  wire mac_muladd_8s_2s_10s_11_4_1_U25_n_29;
  wire mac_muladd_8s_2s_10s_11_4_1_U25_n_30;
  wire mac_muladd_8s_2s_10s_11_4_1_U25_n_9;
  wire mac_muladd_8s_2s_10s_11_4_1_U26_n_10;
  wire mac_muladd_8s_2s_10s_11_4_1_U26_n_11;
  wire mac_muladd_8s_2s_10s_11_4_1_U26_n_12;
  wire mac_muladd_8s_2s_10s_11_4_1_U26_n_13;
  wire mac_muladd_8s_2s_10s_11_4_1_U26_n_14;
  wire mac_muladd_8s_2s_10s_11_4_1_U26_n_15;
  wire mac_muladd_8s_2s_10s_11_4_1_U26_n_16;
  wire mac_muladd_8s_2s_10s_11_4_1_U26_n_20;
  wire mac_muladd_8s_2s_10s_11_4_1_U26_n_21;
  wire mac_muladd_8s_2s_10s_11_4_1_U26_n_22;
  wire mac_muladd_8s_2s_10s_11_4_1_U26_n_23;
  wire mac_muladd_8s_2s_10s_11_4_1_U26_n_24;
  wire mac_muladd_8s_2s_10s_11_4_1_U26_n_25;
  wire mac_muladd_8s_2s_10s_11_4_1_U26_n_26;
  wire mac_muladd_8s_2s_10s_11_4_1_U26_n_27;
  wire mac_muladd_8s_2s_10s_11_4_1_U26_n_28;
  wire mac_muladd_8s_2s_10s_11_4_1_U26_n_29;
  wire mac_muladd_8s_2s_10s_11_4_1_U26_n_30;
  wire mac_muladd_8s_2s_10s_11_4_1_U26_n_9;
  wire mac_muladd_8s_2s_10s_11_4_1_U27_n_10;
  wire mac_muladd_8s_2s_10s_11_4_1_U27_n_11;
  wire mac_muladd_8s_2s_10s_11_4_1_U27_n_12;
  wire mac_muladd_8s_2s_10s_11_4_1_U27_n_13;
  wire mac_muladd_8s_2s_10s_11_4_1_U27_n_14;
  wire mac_muladd_8s_2s_10s_11_4_1_U27_n_15;
  wire mac_muladd_8s_2s_10s_11_4_1_U27_n_16;
  wire mac_muladd_8s_2s_10s_11_4_1_U27_n_20;
  wire mac_muladd_8s_2s_10s_11_4_1_U27_n_21;
  wire mac_muladd_8s_2s_10s_11_4_1_U27_n_22;
  wire mac_muladd_8s_2s_10s_11_4_1_U27_n_23;
  wire mac_muladd_8s_2s_10s_11_4_1_U27_n_24;
  wire mac_muladd_8s_2s_10s_11_4_1_U27_n_25;
  wire mac_muladd_8s_2s_10s_11_4_1_U27_n_26;
  wire mac_muladd_8s_2s_10s_11_4_1_U27_n_27;
  wire mac_muladd_8s_2s_10s_11_4_1_U27_n_28;
  wire mac_muladd_8s_2s_10s_11_4_1_U27_n_29;
  wire mac_muladd_8s_2s_10s_11_4_1_U27_n_30;
  wire mac_muladd_8s_2s_10s_11_4_1_U27_n_9;
  wire mac_muladd_8s_2s_10s_11_4_1_U28_n_10;
  wire mac_muladd_8s_2s_10s_11_4_1_U28_n_11;
  wire mac_muladd_8s_2s_10s_11_4_1_U28_n_12;
  wire mac_muladd_8s_2s_10s_11_4_1_U28_n_13;
  wire mac_muladd_8s_2s_10s_11_4_1_U28_n_14;
  wire mac_muladd_8s_2s_10s_11_4_1_U28_n_15;
  wire mac_muladd_8s_2s_10s_11_4_1_U28_n_16;
  wire mac_muladd_8s_2s_10s_11_4_1_U28_n_20;
  wire mac_muladd_8s_2s_10s_11_4_1_U28_n_21;
  wire mac_muladd_8s_2s_10s_11_4_1_U28_n_22;
  wire mac_muladd_8s_2s_10s_11_4_1_U28_n_23;
  wire mac_muladd_8s_2s_10s_11_4_1_U28_n_24;
  wire mac_muladd_8s_2s_10s_11_4_1_U28_n_25;
  wire mac_muladd_8s_2s_10s_11_4_1_U28_n_26;
  wire mac_muladd_8s_2s_10s_11_4_1_U28_n_27;
  wire mac_muladd_8s_2s_10s_11_4_1_U28_n_28;
  wire mac_muladd_8s_2s_10s_11_4_1_U28_n_29;
  wire mac_muladd_8s_2s_10s_11_4_1_U28_n_30;
  wire mac_muladd_8s_2s_10s_11_4_1_U28_n_31;
  wire mac_muladd_8s_2s_10s_11_4_1_U28_n_9;
  wire mac_muladd_8s_2s_10s_11_4_1_U29_n_10;
  wire mac_muladd_8s_2s_10s_11_4_1_U29_n_11;
  wire mac_muladd_8s_2s_10s_11_4_1_U29_n_12;
  wire mac_muladd_8s_2s_10s_11_4_1_U29_n_13;
  wire mac_muladd_8s_2s_10s_11_4_1_U29_n_14;
  wire mac_muladd_8s_2s_10s_11_4_1_U29_n_15;
  wire mac_muladd_8s_2s_10s_11_4_1_U29_n_16;
  wire mac_muladd_8s_2s_10s_11_4_1_U29_n_20;
  wire mac_muladd_8s_2s_10s_11_4_1_U29_n_21;
  wire mac_muladd_8s_2s_10s_11_4_1_U29_n_22;
  wire mac_muladd_8s_2s_10s_11_4_1_U29_n_23;
  wire mac_muladd_8s_2s_10s_11_4_1_U29_n_24;
  wire mac_muladd_8s_2s_10s_11_4_1_U29_n_25;
  wire mac_muladd_8s_2s_10s_11_4_1_U29_n_26;
  wire mac_muladd_8s_2s_10s_11_4_1_U29_n_27;
  wire mac_muladd_8s_2s_10s_11_4_1_U29_n_28;
  wire mac_muladd_8s_2s_10s_11_4_1_U29_n_29;
  wire mac_muladd_8s_2s_10s_11_4_1_U29_n_30;
  wire mac_muladd_8s_2s_10s_11_4_1_U29_n_9;
  wire mac_muladd_8s_2s_10s_11_4_1_U30_n_10;
  wire mac_muladd_8s_2s_10s_11_4_1_U30_n_11;
  wire mac_muladd_8s_2s_10s_11_4_1_U30_n_12;
  wire mac_muladd_8s_2s_10s_11_4_1_U30_n_13;
  wire mac_muladd_8s_2s_10s_11_4_1_U30_n_14;
  wire mac_muladd_8s_2s_10s_11_4_1_U30_n_15;
  wire mac_muladd_8s_2s_10s_11_4_1_U30_n_16;
  wire mac_muladd_8s_2s_10s_11_4_1_U30_n_20;
  wire mac_muladd_8s_2s_10s_11_4_1_U30_n_21;
  wire mac_muladd_8s_2s_10s_11_4_1_U30_n_22;
  wire mac_muladd_8s_2s_10s_11_4_1_U30_n_23;
  wire mac_muladd_8s_2s_10s_11_4_1_U30_n_24;
  wire mac_muladd_8s_2s_10s_11_4_1_U30_n_25;
  wire mac_muladd_8s_2s_10s_11_4_1_U30_n_26;
  wire mac_muladd_8s_2s_10s_11_4_1_U30_n_27;
  wire mac_muladd_8s_2s_10s_11_4_1_U30_n_28;
  wire mac_muladd_8s_2s_10s_11_4_1_U30_n_29;
  wire mac_muladd_8s_2s_10s_11_4_1_U30_n_30;
  wire mac_muladd_8s_2s_10s_11_4_1_U30_n_9;
  wire mac_muladd_8s_2s_10s_11_4_1_U31_n_10;
  wire mac_muladd_8s_2s_10s_11_4_1_U31_n_11;
  wire mac_muladd_8s_2s_10s_11_4_1_U31_n_12;
  wire mac_muladd_8s_2s_10s_11_4_1_U31_n_13;
  wire mac_muladd_8s_2s_10s_11_4_1_U31_n_14;
  wire mac_muladd_8s_2s_10s_11_4_1_U31_n_15;
  wire mac_muladd_8s_2s_10s_11_4_1_U31_n_16;
  wire mac_muladd_8s_2s_10s_11_4_1_U31_n_20;
  wire mac_muladd_8s_2s_10s_11_4_1_U31_n_21;
  wire mac_muladd_8s_2s_10s_11_4_1_U31_n_22;
  wire mac_muladd_8s_2s_10s_11_4_1_U31_n_23;
  wire mac_muladd_8s_2s_10s_11_4_1_U31_n_24;
  wire mac_muladd_8s_2s_10s_11_4_1_U31_n_25;
  wire mac_muladd_8s_2s_10s_11_4_1_U31_n_26;
  wire mac_muladd_8s_2s_10s_11_4_1_U31_n_27;
  wire mac_muladd_8s_2s_10s_11_4_1_U31_n_28;
  wire mac_muladd_8s_2s_10s_11_4_1_U31_n_29;
  wire mac_muladd_8s_2s_10s_11_4_1_U31_n_30;
  wire mac_muladd_8s_2s_10s_11_4_1_U31_n_9;
  wire mac_muladd_8s_2s_10s_11_4_1_U32_n_10;
  wire mac_muladd_8s_2s_10s_11_4_1_U32_n_11;
  wire mac_muladd_8s_2s_10s_11_4_1_U32_n_12;
  wire mac_muladd_8s_2s_10s_11_4_1_U32_n_13;
  wire mac_muladd_8s_2s_10s_11_4_1_U32_n_14;
  wire mac_muladd_8s_2s_10s_11_4_1_U32_n_15;
  wire mac_muladd_8s_2s_10s_11_4_1_U32_n_16;
  wire mac_muladd_8s_2s_10s_11_4_1_U32_n_20;
  wire mac_muladd_8s_2s_10s_11_4_1_U32_n_21;
  wire mac_muladd_8s_2s_10s_11_4_1_U32_n_22;
  wire mac_muladd_8s_2s_10s_11_4_1_U32_n_23;
  wire mac_muladd_8s_2s_10s_11_4_1_U32_n_24;
  wire mac_muladd_8s_2s_10s_11_4_1_U32_n_25;
  wire mac_muladd_8s_2s_10s_11_4_1_U32_n_26;
  wire mac_muladd_8s_2s_10s_11_4_1_U32_n_27;
  wire mac_muladd_8s_2s_10s_11_4_1_U32_n_28;
  wire mac_muladd_8s_2s_10s_11_4_1_U32_n_29;
  wire mac_muladd_8s_2s_10s_11_4_1_U32_n_30;
  wire mac_muladd_8s_2s_10s_11_4_1_U32_n_31;
  wire mac_muladd_8s_2s_10s_11_4_1_U32_n_9;
  wire mul_2s_8s_10_1_1_U10_n_0;
  wire mul_2s_8s_10_1_1_U10_n_1;
  wire mul_2s_8s_10_1_1_U10_n_12;
  wire mul_2s_8s_10_1_1_U10_n_2;
  wire mul_2s_8s_10_1_1_U10_n_3;
  wire mul_2s_8s_10_1_1_U10_n_4;
  wire mul_2s_8s_10_1_1_U10_n_5;
  wire mul_2s_8s_10_1_1_U10_n_6;
  wire mul_2s_8s_10_1_1_U10_n_7;
  wire mul_2s_8s_10_1_1_U11_n_0;
  wire mul_2s_8s_10_1_1_U11_n_1;
  wire mul_2s_8s_10_1_1_U11_n_12;
  wire mul_2s_8s_10_1_1_U11_n_2;
  wire mul_2s_8s_10_1_1_U11_n_3;
  wire mul_2s_8s_10_1_1_U11_n_4;
  wire mul_2s_8s_10_1_1_U11_n_5;
  wire mul_2s_8s_10_1_1_U11_n_6;
  wire mul_2s_8s_10_1_1_U11_n_7;
  wire mul_2s_8s_10_1_1_U12_n_0;
  wire mul_2s_8s_10_1_1_U12_n_1;
  wire mul_2s_8s_10_1_1_U12_n_12;
  wire mul_2s_8s_10_1_1_U12_n_2;
  wire mul_2s_8s_10_1_1_U12_n_3;
  wire mul_2s_8s_10_1_1_U12_n_4;
  wire mul_2s_8s_10_1_1_U12_n_5;
  wire mul_2s_8s_10_1_1_U12_n_6;
  wire mul_2s_8s_10_1_1_U12_n_7;
  wire mul_2s_8s_10_1_1_U13_n_0;
  wire mul_2s_8s_10_1_1_U13_n_1;
  wire mul_2s_8s_10_1_1_U13_n_12;
  wire mul_2s_8s_10_1_1_U13_n_2;
  wire mul_2s_8s_10_1_1_U13_n_3;
  wire mul_2s_8s_10_1_1_U13_n_4;
  wire mul_2s_8s_10_1_1_U13_n_5;
  wire mul_2s_8s_10_1_1_U13_n_6;
  wire mul_2s_8s_10_1_1_U13_n_7;
  wire mul_2s_8s_10_1_1_U14_n_0;
  wire mul_2s_8s_10_1_1_U14_n_1;
  wire mul_2s_8s_10_1_1_U14_n_12;
  wire mul_2s_8s_10_1_1_U14_n_2;
  wire mul_2s_8s_10_1_1_U14_n_3;
  wire mul_2s_8s_10_1_1_U14_n_4;
  wire mul_2s_8s_10_1_1_U14_n_5;
  wire mul_2s_8s_10_1_1_U14_n_6;
  wire mul_2s_8s_10_1_1_U14_n_7;
  wire mul_2s_8s_10_1_1_U15_n_0;
  wire mul_2s_8s_10_1_1_U15_n_1;
  wire mul_2s_8s_10_1_1_U15_n_12;
  wire mul_2s_8s_10_1_1_U15_n_2;
  wire mul_2s_8s_10_1_1_U15_n_3;
  wire mul_2s_8s_10_1_1_U15_n_4;
  wire mul_2s_8s_10_1_1_U15_n_5;
  wire mul_2s_8s_10_1_1_U15_n_6;
  wire mul_2s_8s_10_1_1_U15_n_7;
  wire mul_2s_8s_10_1_1_U16_n_0;
  wire mul_2s_8s_10_1_1_U16_n_1;
  wire mul_2s_8s_10_1_1_U16_n_12;
  wire mul_2s_8s_10_1_1_U16_n_2;
  wire mul_2s_8s_10_1_1_U16_n_3;
  wire mul_2s_8s_10_1_1_U16_n_4;
  wire mul_2s_8s_10_1_1_U16_n_5;
  wire mul_2s_8s_10_1_1_U16_n_6;
  wire mul_2s_8s_10_1_1_U16_n_7;
  wire mul_2s_8s_10_1_1_U1_n_12;
  wire mul_2s_8s_10_1_1_U2_n_0;
  wire mul_2s_8s_10_1_1_U2_n_1;
  wire mul_2s_8s_10_1_1_U2_n_12;
  wire mul_2s_8s_10_1_1_U2_n_2;
  wire mul_2s_8s_10_1_1_U2_n_3;
  wire mul_2s_8s_10_1_1_U2_n_4;
  wire mul_2s_8s_10_1_1_U2_n_5;
  wire mul_2s_8s_10_1_1_U2_n_6;
  wire mul_2s_8s_10_1_1_U2_n_7;
  wire mul_2s_8s_10_1_1_U3_n_0;
  wire mul_2s_8s_10_1_1_U3_n_1;
  wire mul_2s_8s_10_1_1_U3_n_12;
  wire mul_2s_8s_10_1_1_U3_n_2;
  wire mul_2s_8s_10_1_1_U3_n_3;
  wire mul_2s_8s_10_1_1_U3_n_4;
  wire mul_2s_8s_10_1_1_U3_n_5;
  wire mul_2s_8s_10_1_1_U3_n_6;
  wire mul_2s_8s_10_1_1_U3_n_7;
  wire mul_2s_8s_10_1_1_U4_n_0;
  wire mul_2s_8s_10_1_1_U4_n_1;
  wire mul_2s_8s_10_1_1_U4_n_12;
  wire mul_2s_8s_10_1_1_U4_n_2;
  wire mul_2s_8s_10_1_1_U4_n_3;
  wire mul_2s_8s_10_1_1_U4_n_4;
  wire mul_2s_8s_10_1_1_U4_n_5;
  wire mul_2s_8s_10_1_1_U4_n_6;
  wire mul_2s_8s_10_1_1_U4_n_7;
  wire mul_2s_8s_10_1_1_U5_n_0;
  wire mul_2s_8s_10_1_1_U5_n_1;
  wire mul_2s_8s_10_1_1_U5_n_12;
  wire mul_2s_8s_10_1_1_U5_n_2;
  wire mul_2s_8s_10_1_1_U5_n_3;
  wire mul_2s_8s_10_1_1_U5_n_4;
  wire mul_2s_8s_10_1_1_U5_n_5;
  wire mul_2s_8s_10_1_1_U5_n_6;
  wire mul_2s_8s_10_1_1_U5_n_7;
  wire mul_2s_8s_10_1_1_U6_n_0;
  wire mul_2s_8s_10_1_1_U6_n_1;
  wire mul_2s_8s_10_1_1_U6_n_12;
  wire mul_2s_8s_10_1_1_U6_n_2;
  wire mul_2s_8s_10_1_1_U6_n_3;
  wire mul_2s_8s_10_1_1_U6_n_4;
  wire mul_2s_8s_10_1_1_U6_n_5;
  wire mul_2s_8s_10_1_1_U6_n_6;
  wire mul_2s_8s_10_1_1_U6_n_7;
  wire mul_2s_8s_10_1_1_U7_n_0;
  wire mul_2s_8s_10_1_1_U7_n_1;
  wire mul_2s_8s_10_1_1_U7_n_12;
  wire mul_2s_8s_10_1_1_U7_n_2;
  wire mul_2s_8s_10_1_1_U7_n_3;
  wire mul_2s_8s_10_1_1_U7_n_4;
  wire mul_2s_8s_10_1_1_U7_n_5;
  wire mul_2s_8s_10_1_1_U7_n_6;
  wire mul_2s_8s_10_1_1_U7_n_7;
  wire mul_2s_8s_10_1_1_U8_n_0;
  wire mul_2s_8s_10_1_1_U8_n_1;
  wire mul_2s_8s_10_1_1_U8_n_12;
  wire mul_2s_8s_10_1_1_U8_n_2;
  wire mul_2s_8s_10_1_1_U8_n_3;
  wire mul_2s_8s_10_1_1_U8_n_4;
  wire mul_2s_8s_10_1_1_U8_n_5;
  wire mul_2s_8s_10_1_1_U8_n_6;
  wire mul_2s_8s_10_1_1_U8_n_7;
  wire mul_2s_8s_10_1_1_U9_n_0;
  wire mul_2s_8s_10_1_1_U9_n_1;
  wire mul_2s_8s_10_1_1_U9_n_12;
  wire mul_2s_8s_10_1_1_U9_n_2;
  wire mul_2s_8s_10_1_1_U9_n_3;
  wire mul_2s_8s_10_1_1_U9_n_4;
  wire mul_2s_8s_10_1_1_U9_n_5;
  wire mul_2s_8s_10_1_1_U9_n_6;
  wire mul_2s_8s_10_1_1_U9_n_7;
  wire \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_11_n_0 ;
  wire \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_12_n_0 ;
  wire \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_13_n_0 ;
  wire \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_14_n_0 ;
  wire \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_15_n_0 ;
  wire \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_16_n_0 ;
  wire \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_17_n_0 ;
  wire \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_18_n_0 ;
  wire \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_19_n_0 ;
  wire \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_20_n_0 ;
  wire \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_21_n_0 ;
  wire \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_22_n_0 ;
  wire \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_23_n_0 ;
  wire \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_24_n_0 ;
  wire \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_25_n_0 ;
  wire \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_3_n_0 ;
  wire \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_4_n_0 ;
  wire \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_5_n_0 ;
  wire \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_6_n_0 ;
  wire \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_7_n_0 ;
  wire \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_8_n_0 ;
  wire \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_9_n_0 ;
  wire \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_reg[6]_i_10_n_0 ;
  wire \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_reg[6]_i_10_n_1 ;
  wire \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_reg[6]_i_10_n_2 ;
  wire \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_reg[6]_i_10_n_3 ;
  wire \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_reg[6]_i_1_n_1 ;
  wire \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_reg[6]_i_1_n_2 ;
  wire \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_reg[6]_i_1_n_3 ;
  wire \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_reg[6]_i_2_n_0 ;
  wire \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_reg[6]_i_2_n_1 ;
  wire \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_reg[6]_i_2_n_2 ;
  wire \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_reg[6]_i_2_n_3 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_11_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_12_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_13_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_14_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_15_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_16_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_17_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_18_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_19_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_20_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_21_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_22_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_23_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_24_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_25_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_3_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_4_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_5_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_6_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_7_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_8_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_9_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1_reg[6]_i_10_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1_reg[6]_i_10_n_1 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1_reg[6]_i_10_n_2 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1_reg[6]_i_10_n_3 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1_reg[6]_i_1_n_1 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1_reg[6]_i_1_n_2 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1_reg[6]_i_1_n_3 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1_reg[6]_i_2_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1_reg[6]_i_2_n_1 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1_reg[6]_i_2_n_2 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1_reg[6]_i_2_n_3 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_11_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_12_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_13_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_14_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_15_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_16_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_17_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_18_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_19_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_20_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_21_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_22_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_23_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_24_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_25_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_3_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_4_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_5_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_6_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_7_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_8_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_9_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2_reg[6]_i_10_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2_reg[6]_i_10_n_1 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2_reg[6]_i_10_n_2 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2_reg[6]_i_10_n_3 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2_reg[6]_i_1_n_1 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2_reg[6]_i_1_n_2 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2_reg[6]_i_1_n_3 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2_reg[6]_i_2_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2_reg[6]_i_2_n_1 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2_reg[6]_i_2_n_2 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2_reg[6]_i_2_n_3 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_11_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_12_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_13_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_14_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_15_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_16_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_17_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_18_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_19_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_20_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_21_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_22_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_23_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_24_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_25_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_3_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_4_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_5_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_6_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_7_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_8_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_9_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3_reg[6]_i_10_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3_reg[6]_i_10_n_1 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3_reg[6]_i_10_n_2 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3_reg[6]_i_10_n_3 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3_reg[6]_i_1_n_1 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3_reg[6]_i_1_n_2 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3_reg[6]_i_1_n_3 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3_reg[6]_i_2_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3_reg[6]_i_2_n_1 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3_reg[6]_i_2_n_2 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3_reg[6]_i_2_n_3 ;
  wire [0:0]x_3_fu_751_p2;
  wire [0:0]x_4_fu_685_p2;
  wire [0:0]x_5_fu_718_p2;
  wire [0:0]x_fu_652_p2;
  wire [3:3]\NLW_add_ln56_12_reg_1169_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln56_19_reg_1184_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln56_26_reg_1199_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln56_5_reg_1154_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_reg[6]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_reg[6]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_reg[6]_i_10_O_UNCONNECTED ;
  wire [3:0]\NLW_train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_reg[6]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1_reg[6]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1_reg[6]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1_reg[6]_i_10_O_UNCONNECTED ;
  wire [3:0]\NLW_train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1_reg[6]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2_reg[6]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2_reg[6]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2_reg[6]_i_10_O_UNCONNECTED ;
  wire [3:0]\NLW_train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2_reg[6]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3_reg[6]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3_reg[6]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3_reg[6]_i_10_O_UNCONNECTED ;
  wire [3:0]\NLW_train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3_reg[6]_i_2_O_UNCONNECTED ;

  FDRE \W1_0_0_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(W1_0_0[0]),
        .Q(W1_0_0_int_reg[0]),
        .R(1'b0));
  FDRE \W1_0_0_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(W1_0_0[1]),
        .Q(W1_0_0_int_reg[1]),
        .R(1'b0));
  FDRE \W1_0_1_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(W1_0_1[0]),
        .Q(W1_0_1_int_reg[0]),
        .R(1'b0));
  FDRE \W1_0_1_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(W1_0_1[1]),
        .Q(W1_0_1_int_reg[1]),
        .R(1'b0));
  FDRE \W1_0_2_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(W1_0_2[0]),
        .Q(W1_0_2_int_reg[0]),
        .R(1'b0));
  FDRE \W1_0_2_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(W1_0_2[1]),
        .Q(W1_0_2_int_reg[1]),
        .R(1'b0));
  FDRE \W1_0_3_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(W1_0_3[0]),
        .Q(W1_0_3_int_reg[0]),
        .R(1'b0));
  FDRE \W1_0_3_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(W1_0_3[1]),
        .Q(W1_0_3_int_reg[1]),
        .R(1'b0));
  FDRE \W1_1_0_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(W1_1_0[0]),
        .Q(W1_1_0_int_reg[0]),
        .R(1'b0));
  FDRE \W1_1_0_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(W1_1_0[1]),
        .Q(W1_1_0_int_reg[1]),
        .R(1'b0));
  FDRE \W1_1_1_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(W1_1_1[0]),
        .Q(W1_1_1_int_reg[0]),
        .R(1'b0));
  FDRE \W1_1_1_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(W1_1_1[1]),
        .Q(W1_1_1_int_reg[1]),
        .R(1'b0));
  FDRE \W1_1_2_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(W1_1_2[0]),
        .Q(W1_1_2_int_reg[0]),
        .R(1'b0));
  FDRE \W1_1_2_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(W1_1_2[1]),
        .Q(W1_1_2_int_reg[1]),
        .R(1'b0));
  FDRE \W1_1_3_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(W1_1_3[0]),
        .Q(W1_1_3_int_reg[0]),
        .R(1'b0));
  FDRE \W1_1_3_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(W1_1_3[1]),
        .Q(W1_1_3_int_reg[1]),
        .R(1'b0));
  FDRE \W1_2_0_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(W1_2_0[0]),
        .Q(W1_2_0_int_reg[0]),
        .R(1'b0));
  FDRE \W1_2_0_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(W1_2_0[1]),
        .Q(W1_2_0_int_reg[1]),
        .R(1'b0));
  FDRE \W1_2_1_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(W1_2_1[0]),
        .Q(W1_2_1_int_reg[0]),
        .R(1'b0));
  FDRE \W1_2_1_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(W1_2_1[1]),
        .Q(W1_2_1_int_reg[1]),
        .R(1'b0));
  FDRE \W1_2_2_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(W1_2_2[0]),
        .Q(W1_2_2_int_reg[0]),
        .R(1'b0));
  FDRE \W1_2_2_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(W1_2_2[1]),
        .Q(W1_2_2_int_reg[1]),
        .R(1'b0));
  FDRE \W1_2_3_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(W1_2_3[0]),
        .Q(W1_2_3_int_reg[0]),
        .R(1'b0));
  FDRE \W1_2_3_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(W1_2_3[1]),
        .Q(W1_2_3_int_reg[1]),
        .R(1'b0));
  FDRE \W1_3_0_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(W1_3_0[0]),
        .Q(W1_3_0_int_reg[0]),
        .R(1'b0));
  FDRE \W1_3_0_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(W1_3_0[1]),
        .Q(W1_3_0_int_reg[1]),
        .R(1'b0));
  FDRE \W1_3_1_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(W1_3_1[0]),
        .Q(W1_3_1_int_reg[0]),
        .R(1'b0));
  FDRE \W1_3_1_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(W1_3_1[1]),
        .Q(W1_3_1_int_reg[1]),
        .R(1'b0));
  FDRE \W1_3_2_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(W1_3_2[0]),
        .Q(W1_3_2_int_reg[0]),
        .R(1'b0));
  FDRE \W1_3_2_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(W1_3_2[1]),
        .Q(W1_3_2_int_reg[1]),
        .R(1'b0));
  FDRE \W1_3_3_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(W1_3_3[0]),
        .Q(W1_3_3_int_reg[0]),
        .R(1'b0));
  FDRE \W1_3_3_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(W1_3_3[1]),
        .Q(W1_3_3_int_reg[1]),
        .R(1'b0));
  FDRE \W1_4_0_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(W1_4_0[0]),
        .Q(W1_4_0_int_reg[0]),
        .R(1'b0));
  FDRE \W1_4_0_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(W1_4_0[1]),
        .Q(W1_4_0_int_reg[1]),
        .R(1'b0));
  FDRE \W1_4_1_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(W1_4_1[0]),
        .Q(W1_4_1_int_reg[0]),
        .R(1'b0));
  FDRE \W1_4_1_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(W1_4_1[1]),
        .Q(W1_4_1_int_reg[1]),
        .R(1'b0));
  FDRE \W1_4_2_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(W1_4_2[0]),
        .Q(W1_4_2_int_reg[0]),
        .R(1'b0));
  FDRE \W1_4_2_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(W1_4_2[1]),
        .Q(W1_4_2_int_reg[1]),
        .R(1'b0));
  FDRE \W1_4_3_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(W1_4_3[0]),
        .Q(W1_4_3_int_reg[0]),
        .R(1'b0));
  FDRE \W1_4_3_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(W1_4_3[1]),
        .Q(W1_4_3_int_reg[1]),
        .R(1'b0));
  FDRE \W1_5_0_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(W1_5_0[0]),
        .Q(W1_5_0_int_reg[0]),
        .R(1'b0));
  FDRE \W1_5_0_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(W1_5_0[1]),
        .Q(W1_5_0_int_reg[1]),
        .R(1'b0));
  FDRE \W1_5_1_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(W1_5_1[0]),
        .Q(W1_5_1_int_reg[0]),
        .R(1'b0));
  FDRE \W1_5_1_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(W1_5_1[1]),
        .Q(W1_5_1_int_reg[1]),
        .R(1'b0));
  FDRE \W1_5_2_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(W1_5_2[0]),
        .Q(W1_5_2_int_reg[0]),
        .R(1'b0));
  FDRE \W1_5_2_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(W1_5_2[1]),
        .Q(W1_5_2_int_reg[1]),
        .R(1'b0));
  FDRE \W1_5_3_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(W1_5_3[0]),
        .Q(W1_5_3_int_reg[0]),
        .R(1'b0));
  FDRE \W1_5_3_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(W1_5_3[1]),
        .Q(W1_5_3_int_reg[1]),
        .R(1'b0));
  FDRE \W1_6_0_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(W1_6_0[0]),
        .Q(W1_6_0_int_reg[0]),
        .R(1'b0));
  FDRE \W1_6_0_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(W1_6_0[1]),
        .Q(W1_6_0_int_reg[1]),
        .R(1'b0));
  FDRE \W1_6_1_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(W1_6_1[0]),
        .Q(W1_6_1_int_reg[0]),
        .R(1'b0));
  FDRE \W1_6_1_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(W1_6_1[1]),
        .Q(W1_6_1_int_reg[1]),
        .R(1'b0));
  FDRE \W1_6_2_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(W1_6_2[0]),
        .Q(W1_6_2_int_reg[0]),
        .R(1'b0));
  FDRE \W1_6_2_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(W1_6_2[1]),
        .Q(W1_6_2_int_reg[1]),
        .R(1'b0));
  FDRE \W1_6_3_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(W1_6_3[0]),
        .Q(W1_6_3_int_reg[0]),
        .R(1'b0));
  FDRE \W1_6_3_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(W1_6_3[1]),
        .Q(W1_6_3_int_reg[1]),
        .R(1'b0));
  FDRE \W1_7_0_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(W1_7_0[0]),
        .Q(W1_7_0_int_reg[0]),
        .R(1'b0));
  FDRE \W1_7_0_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(W1_7_0[1]),
        .Q(W1_7_0_int_reg[1]),
        .R(1'b0));
  FDRE \W1_7_1_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(W1_7_1[0]),
        .Q(W1_7_1_int_reg[0]),
        .R(1'b0));
  FDRE \W1_7_1_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(W1_7_1[1]),
        .Q(W1_7_1_int_reg[1]),
        .R(1'b0));
  FDRE \W1_7_2_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(W1_7_2[0]),
        .Q(W1_7_2_int_reg[0]),
        .R(1'b0));
  FDRE \W1_7_2_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(W1_7_2[1]),
        .Q(W1_7_2_int_reg[1]),
        .R(1'b0));
  FDRE \W1_7_3_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(W1_7_3[0]),
        .Q(W1_7_3_int_reg[0]),
        .R(1'b0));
  FDRE \W1_7_3_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(W1_7_3[1]),
        .Q(W1_7_3_int_reg[1]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln56_12_reg_1169[11]_i_2 
       (.I0(mac_muladd_8s_2s_10s_11_4_1_U24_n_21),
        .O(\add_ln56_12_reg_1169[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln56_12_reg_1169[11]_i_4 
       (.I0(mac_muladd_8s_2s_10s_11_4_1_U24_n_22),
        .I1(mac_muladd_8s_2s_10s_11_4_1_U23_n_21),
        .O(\add_ln56_12_reg_1169[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln56_12_reg_1169[11]_i_5 
       (.I0(mac_muladd_8s_2s_10s_11_4_1_U24_n_23),
        .I1(mac_muladd_8s_2s_10s_11_4_1_U23_n_22),
        .O(\add_ln56_12_reg_1169[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln56_12_reg_1169[3]_i_2 
       (.I0(mac_muladd_8s_2s_10s_11_4_1_U24_n_28),
        .I1(mac_muladd_8s_2s_10s_11_4_1_U23_n_27),
        .O(\add_ln56_12_reg_1169[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln56_12_reg_1169[3]_i_3 
       (.I0(mac_muladd_8s_2s_10s_11_4_1_U24_n_29),
        .I1(mac_muladd_8s_2s_10s_11_4_1_U23_n_28),
        .O(\add_ln56_12_reg_1169[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln56_12_reg_1169[3]_i_4 
       (.I0(mac_muladd_8s_2s_10s_11_4_1_U24_n_30),
        .I1(mac_muladd_8s_2s_10s_11_4_1_U23_n_29),
        .O(\add_ln56_12_reg_1169[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln56_12_reg_1169[3]_i_5 
       (.I0(mac_muladd_8s_2s_10s_11_4_1_U24_n_31),
        .I1(mac_muladd_8s_2s_10s_11_4_1_U23_n_30),
        .O(\add_ln56_12_reg_1169[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln56_12_reg_1169[7]_i_2 
       (.I0(mac_muladd_8s_2s_10s_11_4_1_U24_n_24),
        .I1(mac_muladd_8s_2s_10s_11_4_1_U23_n_23),
        .O(\add_ln56_12_reg_1169[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln56_12_reg_1169[7]_i_3 
       (.I0(mac_muladd_8s_2s_10s_11_4_1_U24_n_25),
        .I1(mac_muladd_8s_2s_10s_11_4_1_U23_n_24),
        .O(\add_ln56_12_reg_1169[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln56_12_reg_1169[7]_i_4 
       (.I0(mac_muladd_8s_2s_10s_11_4_1_U24_n_26),
        .I1(mac_muladd_8s_2s_10s_11_4_1_U23_n_25),
        .O(\add_ln56_12_reg_1169[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln56_12_reg_1169[7]_i_5 
       (.I0(mac_muladd_8s_2s_10s_11_4_1_U24_n_27),
        .I1(mac_muladd_8s_2s_10s_11_4_1_U23_n_26),
        .O(\add_ln56_12_reg_1169[7]_i_5_n_0 ));
  FDRE \add_ln56_12_reg_1169_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln56_12_fu_610_p2[0]),
        .Q(add_ln56_12_reg_1169[0]),
        .R(1'b0));
  FDRE \add_ln56_12_reg_1169_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln56_12_fu_610_p2[10]),
        .Q(add_ln56_12_reg_1169[10]),
        .R(1'b0));
  FDRE \add_ln56_12_reg_1169_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln56_12_fu_610_p2[11]),
        .Q(add_ln56_12_reg_1169[11]),
        .R(1'b0));
  CARRY4 \add_ln56_12_reg_1169_reg[11]_i_1 
       (.CI(\add_ln56_12_reg_1169_reg[7]_i_1_n_0 ),
        .CO({\NLW_add_ln56_12_reg_1169_reg[11]_i_1_CO_UNCONNECTED [3],\add_ln56_12_reg_1169_reg[11]_i_1_n_1 ,\add_ln56_12_reg_1169_reg[11]_i_1_n_2 ,\add_ln56_12_reg_1169_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln56_12_reg_1169[11]_i_2_n_0 ,mac_muladd_8s_2s_10s_11_4_1_U24_n_22,mac_muladd_8s_2s_10s_11_4_1_U24_n_23}),
        .O(add_ln56_12_fu_610_p2[11:8]),
        .S({1'b1,mac_muladd_8s_2s_10s_11_4_1_U24_n_20,\add_ln56_12_reg_1169[11]_i_4_n_0 ,\add_ln56_12_reg_1169[11]_i_5_n_0 }));
  FDRE \add_ln56_12_reg_1169_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln56_12_fu_610_p2[1]),
        .Q(add_ln56_12_reg_1169[1]),
        .R(1'b0));
  FDRE \add_ln56_12_reg_1169_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln56_12_fu_610_p2[2]),
        .Q(add_ln56_12_reg_1169[2]),
        .R(1'b0));
  FDRE \add_ln56_12_reg_1169_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln56_12_fu_610_p2[3]),
        .Q(add_ln56_12_reg_1169[3]),
        .R(1'b0));
  CARRY4 \add_ln56_12_reg_1169_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln56_12_reg_1169_reg[3]_i_1_n_0 ,\add_ln56_12_reg_1169_reg[3]_i_1_n_1 ,\add_ln56_12_reg_1169_reg[3]_i_1_n_2 ,\add_ln56_12_reg_1169_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({mac_muladd_8s_2s_10s_11_4_1_U24_n_28,mac_muladd_8s_2s_10s_11_4_1_U24_n_29,mac_muladd_8s_2s_10s_11_4_1_U24_n_30,mac_muladd_8s_2s_10s_11_4_1_U24_n_31}),
        .O(add_ln56_12_fu_610_p2[3:0]),
        .S({\add_ln56_12_reg_1169[3]_i_2_n_0 ,\add_ln56_12_reg_1169[3]_i_3_n_0 ,\add_ln56_12_reg_1169[3]_i_4_n_0 ,\add_ln56_12_reg_1169[3]_i_5_n_0 }));
  FDRE \add_ln56_12_reg_1169_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln56_12_fu_610_p2[4]),
        .Q(add_ln56_12_reg_1169[4]),
        .R(1'b0));
  FDRE \add_ln56_12_reg_1169_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln56_12_fu_610_p2[5]),
        .Q(add_ln56_12_reg_1169[5]),
        .R(1'b0));
  FDRE \add_ln56_12_reg_1169_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln56_12_fu_610_p2[6]),
        .Q(add_ln56_12_reg_1169[6]),
        .R(1'b0));
  FDRE \add_ln56_12_reg_1169_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln56_12_fu_610_p2[7]),
        .Q(add_ln56_12_reg_1169[7]),
        .R(1'b0));
  CARRY4 \add_ln56_12_reg_1169_reg[7]_i_1 
       (.CI(\add_ln56_12_reg_1169_reg[3]_i_1_n_0 ),
        .CO({\add_ln56_12_reg_1169_reg[7]_i_1_n_0 ,\add_ln56_12_reg_1169_reg[7]_i_1_n_1 ,\add_ln56_12_reg_1169_reg[7]_i_1_n_2 ,\add_ln56_12_reg_1169_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({mac_muladd_8s_2s_10s_11_4_1_U24_n_24,mac_muladd_8s_2s_10s_11_4_1_U24_n_25,mac_muladd_8s_2s_10s_11_4_1_U24_n_26,mac_muladd_8s_2s_10s_11_4_1_U24_n_27}),
        .O(add_ln56_12_fu_610_p2[7:4]),
        .S({\add_ln56_12_reg_1169[7]_i_2_n_0 ,\add_ln56_12_reg_1169[7]_i_3_n_0 ,\add_ln56_12_reg_1169[7]_i_4_n_0 ,\add_ln56_12_reg_1169[7]_i_5_n_0 }));
  FDRE \add_ln56_12_reg_1169_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln56_12_fu_610_p2[8]),
        .Q(add_ln56_12_reg_1169[8]),
        .R(1'b0));
  FDRE \add_ln56_12_reg_1169_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln56_12_fu_610_p2[9]),
        .Q(add_ln56_12_reg_1169[9]),
        .R(1'b0));
  FDRE \add_ln56_14_reg_1174_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mac_muladd_8s_2s_10s_11_4_1_U25_n_30),
        .Q(add_ln56_14_reg_1174[0]),
        .R(1'b0));
  FDRE \add_ln56_14_reg_1174_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mac_muladd_8s_2s_10s_11_4_1_U25_n_20),
        .Q(add_ln56_14_reg_1174[10]),
        .R(1'b0));
  FDRE \add_ln56_14_reg_1174_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mac_muladd_8s_2s_10s_11_4_1_U25_n_29),
        .Q(add_ln56_14_reg_1174[1]),
        .R(1'b0));
  FDRE \add_ln56_14_reg_1174_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mac_muladd_8s_2s_10s_11_4_1_U25_n_28),
        .Q(add_ln56_14_reg_1174[2]),
        .R(1'b0));
  FDRE \add_ln56_14_reg_1174_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mac_muladd_8s_2s_10s_11_4_1_U25_n_27),
        .Q(add_ln56_14_reg_1174[3]),
        .R(1'b0));
  FDRE \add_ln56_14_reg_1174_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mac_muladd_8s_2s_10s_11_4_1_U25_n_26),
        .Q(add_ln56_14_reg_1174[4]),
        .R(1'b0));
  FDRE \add_ln56_14_reg_1174_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mac_muladd_8s_2s_10s_11_4_1_U25_n_25),
        .Q(add_ln56_14_reg_1174[5]),
        .R(1'b0));
  FDRE \add_ln56_14_reg_1174_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mac_muladd_8s_2s_10s_11_4_1_U25_n_24),
        .Q(add_ln56_14_reg_1174[6]),
        .R(1'b0));
  FDRE \add_ln56_14_reg_1174_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mac_muladd_8s_2s_10s_11_4_1_U25_n_23),
        .Q(add_ln56_14_reg_1174[7]),
        .R(1'b0));
  FDRE \add_ln56_14_reg_1174_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mac_muladd_8s_2s_10s_11_4_1_U25_n_22),
        .Q(add_ln56_14_reg_1174[8]),
        .R(1'b0));
  FDRE \add_ln56_14_reg_1174_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mac_muladd_8s_2s_10s_11_4_1_U25_n_21),
        .Q(add_ln56_14_reg_1174[9]),
        .R(1'b0));
  FDRE \add_ln56_15_reg_1179_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mac_muladd_8s_2s_10s_11_4_1_U26_n_30),
        .Q(add_ln56_15_reg_1179[0]),
        .R(1'b0));
  FDRE \add_ln56_15_reg_1179_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mac_muladd_8s_2s_10s_11_4_1_U26_n_20),
        .Q(add_ln56_15_reg_1179[10]),
        .R(1'b0));
  FDRE \add_ln56_15_reg_1179_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mac_muladd_8s_2s_10s_11_4_1_U26_n_29),
        .Q(add_ln56_15_reg_1179[1]),
        .R(1'b0));
  FDRE \add_ln56_15_reg_1179_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mac_muladd_8s_2s_10s_11_4_1_U26_n_28),
        .Q(add_ln56_15_reg_1179[2]),
        .R(1'b0));
  FDRE \add_ln56_15_reg_1179_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mac_muladd_8s_2s_10s_11_4_1_U26_n_27),
        .Q(add_ln56_15_reg_1179[3]),
        .R(1'b0));
  FDRE \add_ln56_15_reg_1179_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mac_muladd_8s_2s_10s_11_4_1_U26_n_26),
        .Q(add_ln56_15_reg_1179[4]),
        .R(1'b0));
  FDRE \add_ln56_15_reg_1179_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mac_muladd_8s_2s_10s_11_4_1_U26_n_25),
        .Q(add_ln56_15_reg_1179[5]),
        .R(1'b0));
  FDRE \add_ln56_15_reg_1179_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mac_muladd_8s_2s_10s_11_4_1_U26_n_24),
        .Q(add_ln56_15_reg_1179[6]),
        .R(1'b0));
  FDRE \add_ln56_15_reg_1179_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mac_muladd_8s_2s_10s_11_4_1_U26_n_23),
        .Q(add_ln56_15_reg_1179[7]),
        .R(1'b0));
  FDRE \add_ln56_15_reg_1179_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mac_muladd_8s_2s_10s_11_4_1_U26_n_22),
        .Q(add_ln56_15_reg_1179[8]),
        .R(1'b0));
  FDRE \add_ln56_15_reg_1179_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mac_muladd_8s_2s_10s_11_4_1_U26_n_21),
        .Q(add_ln56_15_reg_1179[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln56_19_reg_1184[11]_i_2 
       (.I0(mac_muladd_8s_2s_10s_11_4_1_U28_n_21),
        .O(\add_ln56_19_reg_1184[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln56_19_reg_1184[11]_i_4 
       (.I0(mac_muladd_8s_2s_10s_11_4_1_U28_n_22),
        .I1(mac_muladd_8s_2s_10s_11_4_1_U27_n_21),
        .O(\add_ln56_19_reg_1184[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln56_19_reg_1184[11]_i_5 
       (.I0(mac_muladd_8s_2s_10s_11_4_1_U28_n_23),
        .I1(mac_muladd_8s_2s_10s_11_4_1_U27_n_22),
        .O(\add_ln56_19_reg_1184[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln56_19_reg_1184[3]_i_2 
       (.I0(mac_muladd_8s_2s_10s_11_4_1_U28_n_28),
        .I1(mac_muladd_8s_2s_10s_11_4_1_U27_n_27),
        .O(\add_ln56_19_reg_1184[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln56_19_reg_1184[3]_i_3 
       (.I0(mac_muladd_8s_2s_10s_11_4_1_U28_n_29),
        .I1(mac_muladd_8s_2s_10s_11_4_1_U27_n_28),
        .O(\add_ln56_19_reg_1184[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln56_19_reg_1184[3]_i_4 
       (.I0(mac_muladd_8s_2s_10s_11_4_1_U28_n_30),
        .I1(mac_muladd_8s_2s_10s_11_4_1_U27_n_29),
        .O(\add_ln56_19_reg_1184[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln56_19_reg_1184[3]_i_5 
       (.I0(mac_muladd_8s_2s_10s_11_4_1_U28_n_31),
        .I1(mac_muladd_8s_2s_10s_11_4_1_U27_n_30),
        .O(\add_ln56_19_reg_1184[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln56_19_reg_1184[7]_i_2 
       (.I0(mac_muladd_8s_2s_10s_11_4_1_U28_n_24),
        .I1(mac_muladd_8s_2s_10s_11_4_1_U27_n_23),
        .O(\add_ln56_19_reg_1184[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln56_19_reg_1184[7]_i_3 
       (.I0(mac_muladd_8s_2s_10s_11_4_1_U28_n_25),
        .I1(mac_muladd_8s_2s_10s_11_4_1_U27_n_24),
        .O(\add_ln56_19_reg_1184[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln56_19_reg_1184[7]_i_4 
       (.I0(mac_muladd_8s_2s_10s_11_4_1_U28_n_26),
        .I1(mac_muladd_8s_2s_10s_11_4_1_U27_n_25),
        .O(\add_ln56_19_reg_1184[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln56_19_reg_1184[7]_i_5 
       (.I0(mac_muladd_8s_2s_10s_11_4_1_U28_n_27),
        .I1(mac_muladd_8s_2s_10s_11_4_1_U27_n_26),
        .O(\add_ln56_19_reg_1184[7]_i_5_n_0 ));
  FDRE \add_ln56_19_reg_1184_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln56_19_fu_622_p2[0]),
        .Q(add_ln56_19_reg_1184[0]),
        .R(1'b0));
  FDRE \add_ln56_19_reg_1184_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln56_19_fu_622_p2[10]),
        .Q(add_ln56_19_reg_1184[10]),
        .R(1'b0));
  FDRE \add_ln56_19_reg_1184_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln56_19_fu_622_p2[11]),
        .Q(add_ln56_19_reg_1184[11]),
        .R(1'b0));
  CARRY4 \add_ln56_19_reg_1184_reg[11]_i_1 
       (.CI(\add_ln56_19_reg_1184_reg[7]_i_1_n_0 ),
        .CO({\NLW_add_ln56_19_reg_1184_reg[11]_i_1_CO_UNCONNECTED [3],\add_ln56_19_reg_1184_reg[11]_i_1_n_1 ,\add_ln56_19_reg_1184_reg[11]_i_1_n_2 ,\add_ln56_19_reg_1184_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln56_19_reg_1184[11]_i_2_n_0 ,mac_muladd_8s_2s_10s_11_4_1_U28_n_22,mac_muladd_8s_2s_10s_11_4_1_U28_n_23}),
        .O(add_ln56_19_fu_622_p2[11:8]),
        .S({1'b1,mac_muladd_8s_2s_10s_11_4_1_U28_n_20,\add_ln56_19_reg_1184[11]_i_4_n_0 ,\add_ln56_19_reg_1184[11]_i_5_n_0 }));
  FDRE \add_ln56_19_reg_1184_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln56_19_fu_622_p2[1]),
        .Q(add_ln56_19_reg_1184[1]),
        .R(1'b0));
  FDRE \add_ln56_19_reg_1184_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln56_19_fu_622_p2[2]),
        .Q(add_ln56_19_reg_1184[2]),
        .R(1'b0));
  FDRE \add_ln56_19_reg_1184_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln56_19_fu_622_p2[3]),
        .Q(add_ln56_19_reg_1184[3]),
        .R(1'b0));
  CARRY4 \add_ln56_19_reg_1184_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln56_19_reg_1184_reg[3]_i_1_n_0 ,\add_ln56_19_reg_1184_reg[3]_i_1_n_1 ,\add_ln56_19_reg_1184_reg[3]_i_1_n_2 ,\add_ln56_19_reg_1184_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({mac_muladd_8s_2s_10s_11_4_1_U28_n_28,mac_muladd_8s_2s_10s_11_4_1_U28_n_29,mac_muladd_8s_2s_10s_11_4_1_U28_n_30,mac_muladd_8s_2s_10s_11_4_1_U28_n_31}),
        .O(add_ln56_19_fu_622_p2[3:0]),
        .S({\add_ln56_19_reg_1184[3]_i_2_n_0 ,\add_ln56_19_reg_1184[3]_i_3_n_0 ,\add_ln56_19_reg_1184[3]_i_4_n_0 ,\add_ln56_19_reg_1184[3]_i_5_n_0 }));
  FDRE \add_ln56_19_reg_1184_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln56_19_fu_622_p2[4]),
        .Q(add_ln56_19_reg_1184[4]),
        .R(1'b0));
  FDRE \add_ln56_19_reg_1184_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln56_19_fu_622_p2[5]),
        .Q(add_ln56_19_reg_1184[5]),
        .R(1'b0));
  FDRE \add_ln56_19_reg_1184_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln56_19_fu_622_p2[6]),
        .Q(add_ln56_19_reg_1184[6]),
        .R(1'b0));
  FDRE \add_ln56_19_reg_1184_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln56_19_fu_622_p2[7]),
        .Q(add_ln56_19_reg_1184[7]),
        .R(1'b0));
  CARRY4 \add_ln56_19_reg_1184_reg[7]_i_1 
       (.CI(\add_ln56_19_reg_1184_reg[3]_i_1_n_0 ),
        .CO({\add_ln56_19_reg_1184_reg[7]_i_1_n_0 ,\add_ln56_19_reg_1184_reg[7]_i_1_n_1 ,\add_ln56_19_reg_1184_reg[7]_i_1_n_2 ,\add_ln56_19_reg_1184_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({mac_muladd_8s_2s_10s_11_4_1_U28_n_24,mac_muladd_8s_2s_10s_11_4_1_U28_n_25,mac_muladd_8s_2s_10s_11_4_1_U28_n_26,mac_muladd_8s_2s_10s_11_4_1_U28_n_27}),
        .O(add_ln56_19_fu_622_p2[7:4]),
        .S({\add_ln56_19_reg_1184[7]_i_2_n_0 ,\add_ln56_19_reg_1184[7]_i_3_n_0 ,\add_ln56_19_reg_1184[7]_i_4_n_0 ,\add_ln56_19_reg_1184[7]_i_5_n_0 }));
  FDRE \add_ln56_19_reg_1184_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln56_19_fu_622_p2[8]),
        .Q(add_ln56_19_reg_1184[8]),
        .R(1'b0));
  FDRE \add_ln56_19_reg_1184_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln56_19_fu_622_p2[9]),
        .Q(add_ln56_19_reg_1184[9]),
        .R(1'b0));
  FDRE \add_ln56_1_reg_1149_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mac_muladd_8s_2s_10s_11_4_1_U18_n_65),
        .Q(add_ln56_1_reg_1149[0]),
        .R(1'b0));
  FDRE \add_ln56_1_reg_1149_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mac_muladd_8s_2s_10s_11_4_1_U18_n_55),
        .Q(add_ln56_1_reg_1149[10]),
        .R(1'b0));
  FDRE \add_ln56_1_reg_1149_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mac_muladd_8s_2s_10s_11_4_1_U18_n_64),
        .Q(add_ln56_1_reg_1149[1]),
        .R(1'b0));
  FDRE \add_ln56_1_reg_1149_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mac_muladd_8s_2s_10s_11_4_1_U18_n_63),
        .Q(add_ln56_1_reg_1149[2]),
        .R(1'b0));
  FDRE \add_ln56_1_reg_1149_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mac_muladd_8s_2s_10s_11_4_1_U18_n_62),
        .Q(add_ln56_1_reg_1149[3]),
        .R(1'b0));
  FDRE \add_ln56_1_reg_1149_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mac_muladd_8s_2s_10s_11_4_1_U18_n_61),
        .Q(add_ln56_1_reg_1149[4]),
        .R(1'b0));
  FDRE \add_ln56_1_reg_1149_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mac_muladd_8s_2s_10s_11_4_1_U18_n_60),
        .Q(add_ln56_1_reg_1149[5]),
        .R(1'b0));
  FDRE \add_ln56_1_reg_1149_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mac_muladd_8s_2s_10s_11_4_1_U18_n_59),
        .Q(add_ln56_1_reg_1149[6]),
        .R(1'b0));
  FDRE \add_ln56_1_reg_1149_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mac_muladd_8s_2s_10s_11_4_1_U18_n_58),
        .Q(add_ln56_1_reg_1149[7]),
        .R(1'b0));
  FDRE \add_ln56_1_reg_1149_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mac_muladd_8s_2s_10s_11_4_1_U18_n_57),
        .Q(add_ln56_1_reg_1149[8]),
        .R(1'b0));
  FDRE \add_ln56_1_reg_1149_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mac_muladd_8s_2s_10s_11_4_1_U18_n_56),
        .Q(add_ln56_1_reg_1149[9]),
        .R(1'b0));
  FDRE \add_ln56_21_reg_1189_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mac_muladd_8s_2s_10s_11_4_1_U29_n_30),
        .Q(add_ln56_21_reg_1189[0]),
        .R(1'b0));
  FDRE \add_ln56_21_reg_1189_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mac_muladd_8s_2s_10s_11_4_1_U29_n_20),
        .Q(add_ln56_21_reg_1189[10]),
        .R(1'b0));
  FDRE \add_ln56_21_reg_1189_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mac_muladd_8s_2s_10s_11_4_1_U29_n_29),
        .Q(add_ln56_21_reg_1189[1]),
        .R(1'b0));
  FDRE \add_ln56_21_reg_1189_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mac_muladd_8s_2s_10s_11_4_1_U29_n_28),
        .Q(add_ln56_21_reg_1189[2]),
        .R(1'b0));
  FDRE \add_ln56_21_reg_1189_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mac_muladd_8s_2s_10s_11_4_1_U29_n_27),
        .Q(add_ln56_21_reg_1189[3]),
        .R(1'b0));
  FDRE \add_ln56_21_reg_1189_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mac_muladd_8s_2s_10s_11_4_1_U29_n_26),
        .Q(add_ln56_21_reg_1189[4]),
        .R(1'b0));
  FDRE \add_ln56_21_reg_1189_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mac_muladd_8s_2s_10s_11_4_1_U29_n_25),
        .Q(add_ln56_21_reg_1189[5]),
        .R(1'b0));
  FDRE \add_ln56_21_reg_1189_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mac_muladd_8s_2s_10s_11_4_1_U29_n_24),
        .Q(add_ln56_21_reg_1189[6]),
        .R(1'b0));
  FDRE \add_ln56_21_reg_1189_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mac_muladd_8s_2s_10s_11_4_1_U29_n_23),
        .Q(add_ln56_21_reg_1189[7]),
        .R(1'b0));
  FDRE \add_ln56_21_reg_1189_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mac_muladd_8s_2s_10s_11_4_1_U29_n_22),
        .Q(add_ln56_21_reg_1189[8]),
        .R(1'b0));
  FDRE \add_ln56_21_reg_1189_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mac_muladd_8s_2s_10s_11_4_1_U29_n_21),
        .Q(add_ln56_21_reg_1189[9]),
        .R(1'b0));
  FDRE \add_ln56_22_reg_1194_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mac_muladd_8s_2s_10s_11_4_1_U30_n_30),
        .Q(add_ln56_22_reg_1194[0]),
        .R(1'b0));
  FDRE \add_ln56_22_reg_1194_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mac_muladd_8s_2s_10s_11_4_1_U30_n_20),
        .Q(add_ln56_22_reg_1194[10]),
        .R(1'b0));
  FDRE \add_ln56_22_reg_1194_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mac_muladd_8s_2s_10s_11_4_1_U30_n_29),
        .Q(add_ln56_22_reg_1194[1]),
        .R(1'b0));
  FDRE \add_ln56_22_reg_1194_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mac_muladd_8s_2s_10s_11_4_1_U30_n_28),
        .Q(add_ln56_22_reg_1194[2]),
        .R(1'b0));
  FDRE \add_ln56_22_reg_1194_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mac_muladd_8s_2s_10s_11_4_1_U30_n_27),
        .Q(add_ln56_22_reg_1194[3]),
        .R(1'b0));
  FDRE \add_ln56_22_reg_1194_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mac_muladd_8s_2s_10s_11_4_1_U30_n_26),
        .Q(add_ln56_22_reg_1194[4]),
        .R(1'b0));
  FDRE \add_ln56_22_reg_1194_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mac_muladd_8s_2s_10s_11_4_1_U30_n_25),
        .Q(add_ln56_22_reg_1194[5]),
        .R(1'b0));
  FDRE \add_ln56_22_reg_1194_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mac_muladd_8s_2s_10s_11_4_1_U30_n_24),
        .Q(add_ln56_22_reg_1194[6]),
        .R(1'b0));
  FDRE \add_ln56_22_reg_1194_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mac_muladd_8s_2s_10s_11_4_1_U30_n_23),
        .Q(add_ln56_22_reg_1194[7]),
        .R(1'b0));
  FDRE \add_ln56_22_reg_1194_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mac_muladd_8s_2s_10s_11_4_1_U30_n_22),
        .Q(add_ln56_22_reg_1194[8]),
        .R(1'b0));
  FDRE \add_ln56_22_reg_1194_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mac_muladd_8s_2s_10s_11_4_1_U30_n_21),
        .Q(add_ln56_22_reg_1194[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln56_26_reg_1199[11]_i_2 
       (.I0(mac_muladd_8s_2s_10s_11_4_1_U32_n_21),
        .O(\add_ln56_26_reg_1199[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln56_26_reg_1199[11]_i_4 
       (.I0(mac_muladd_8s_2s_10s_11_4_1_U32_n_22),
        .I1(mac_muladd_8s_2s_10s_11_4_1_U31_n_21),
        .O(\add_ln56_26_reg_1199[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln56_26_reg_1199[11]_i_5 
       (.I0(mac_muladd_8s_2s_10s_11_4_1_U32_n_23),
        .I1(mac_muladd_8s_2s_10s_11_4_1_U31_n_22),
        .O(\add_ln56_26_reg_1199[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln56_26_reg_1199[3]_i_2 
       (.I0(mac_muladd_8s_2s_10s_11_4_1_U32_n_28),
        .I1(mac_muladd_8s_2s_10s_11_4_1_U31_n_27),
        .O(\add_ln56_26_reg_1199[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln56_26_reg_1199[3]_i_3 
       (.I0(mac_muladd_8s_2s_10s_11_4_1_U32_n_29),
        .I1(mac_muladd_8s_2s_10s_11_4_1_U31_n_28),
        .O(\add_ln56_26_reg_1199[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln56_26_reg_1199[3]_i_4 
       (.I0(mac_muladd_8s_2s_10s_11_4_1_U32_n_30),
        .I1(mac_muladd_8s_2s_10s_11_4_1_U31_n_29),
        .O(\add_ln56_26_reg_1199[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln56_26_reg_1199[3]_i_5 
       (.I0(mac_muladd_8s_2s_10s_11_4_1_U32_n_31),
        .I1(mac_muladd_8s_2s_10s_11_4_1_U31_n_30),
        .O(\add_ln56_26_reg_1199[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln56_26_reg_1199[7]_i_2 
       (.I0(mac_muladd_8s_2s_10s_11_4_1_U32_n_24),
        .I1(mac_muladd_8s_2s_10s_11_4_1_U31_n_23),
        .O(\add_ln56_26_reg_1199[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln56_26_reg_1199[7]_i_3 
       (.I0(mac_muladd_8s_2s_10s_11_4_1_U32_n_25),
        .I1(mac_muladd_8s_2s_10s_11_4_1_U31_n_24),
        .O(\add_ln56_26_reg_1199[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln56_26_reg_1199[7]_i_4 
       (.I0(mac_muladd_8s_2s_10s_11_4_1_U32_n_26),
        .I1(mac_muladd_8s_2s_10s_11_4_1_U31_n_25),
        .O(\add_ln56_26_reg_1199[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln56_26_reg_1199[7]_i_5 
       (.I0(mac_muladd_8s_2s_10s_11_4_1_U32_n_27),
        .I1(mac_muladd_8s_2s_10s_11_4_1_U31_n_26),
        .O(\add_ln56_26_reg_1199[7]_i_5_n_0 ));
  FDRE \add_ln56_26_reg_1199_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln56_26_fu_634_p2[0]),
        .Q(add_ln56_26_reg_1199[0]),
        .R(1'b0));
  FDRE \add_ln56_26_reg_1199_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln56_26_fu_634_p2[10]),
        .Q(add_ln56_26_reg_1199[10]),
        .R(1'b0));
  FDRE \add_ln56_26_reg_1199_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln56_26_fu_634_p2[11]),
        .Q(add_ln56_26_reg_1199[11]),
        .R(1'b0));
  CARRY4 \add_ln56_26_reg_1199_reg[11]_i_1 
       (.CI(\add_ln56_26_reg_1199_reg[7]_i_1_n_0 ),
        .CO({\NLW_add_ln56_26_reg_1199_reg[11]_i_1_CO_UNCONNECTED [3],\add_ln56_26_reg_1199_reg[11]_i_1_n_1 ,\add_ln56_26_reg_1199_reg[11]_i_1_n_2 ,\add_ln56_26_reg_1199_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln56_26_reg_1199[11]_i_2_n_0 ,mac_muladd_8s_2s_10s_11_4_1_U32_n_22,mac_muladd_8s_2s_10s_11_4_1_U32_n_23}),
        .O(add_ln56_26_fu_634_p2[11:8]),
        .S({1'b1,mac_muladd_8s_2s_10s_11_4_1_U32_n_20,\add_ln56_26_reg_1199[11]_i_4_n_0 ,\add_ln56_26_reg_1199[11]_i_5_n_0 }));
  FDRE \add_ln56_26_reg_1199_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln56_26_fu_634_p2[1]),
        .Q(add_ln56_26_reg_1199[1]),
        .R(1'b0));
  FDRE \add_ln56_26_reg_1199_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln56_26_fu_634_p2[2]),
        .Q(add_ln56_26_reg_1199[2]),
        .R(1'b0));
  FDRE \add_ln56_26_reg_1199_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln56_26_fu_634_p2[3]),
        .Q(add_ln56_26_reg_1199[3]),
        .R(1'b0));
  CARRY4 \add_ln56_26_reg_1199_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln56_26_reg_1199_reg[3]_i_1_n_0 ,\add_ln56_26_reg_1199_reg[3]_i_1_n_1 ,\add_ln56_26_reg_1199_reg[3]_i_1_n_2 ,\add_ln56_26_reg_1199_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({mac_muladd_8s_2s_10s_11_4_1_U32_n_28,mac_muladd_8s_2s_10s_11_4_1_U32_n_29,mac_muladd_8s_2s_10s_11_4_1_U32_n_30,mac_muladd_8s_2s_10s_11_4_1_U32_n_31}),
        .O(add_ln56_26_fu_634_p2[3:0]),
        .S({\add_ln56_26_reg_1199[3]_i_2_n_0 ,\add_ln56_26_reg_1199[3]_i_3_n_0 ,\add_ln56_26_reg_1199[3]_i_4_n_0 ,\add_ln56_26_reg_1199[3]_i_5_n_0 }));
  FDRE \add_ln56_26_reg_1199_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln56_26_fu_634_p2[4]),
        .Q(add_ln56_26_reg_1199[4]),
        .R(1'b0));
  FDRE \add_ln56_26_reg_1199_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln56_26_fu_634_p2[5]),
        .Q(add_ln56_26_reg_1199[5]),
        .R(1'b0));
  FDRE \add_ln56_26_reg_1199_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln56_26_fu_634_p2[6]),
        .Q(add_ln56_26_reg_1199[6]),
        .R(1'b0));
  FDRE \add_ln56_26_reg_1199_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln56_26_fu_634_p2[7]),
        .Q(add_ln56_26_reg_1199[7]),
        .R(1'b0));
  CARRY4 \add_ln56_26_reg_1199_reg[7]_i_1 
       (.CI(\add_ln56_26_reg_1199_reg[3]_i_1_n_0 ),
        .CO({\add_ln56_26_reg_1199_reg[7]_i_1_n_0 ,\add_ln56_26_reg_1199_reg[7]_i_1_n_1 ,\add_ln56_26_reg_1199_reg[7]_i_1_n_2 ,\add_ln56_26_reg_1199_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({mac_muladd_8s_2s_10s_11_4_1_U32_n_24,mac_muladd_8s_2s_10s_11_4_1_U32_n_25,mac_muladd_8s_2s_10s_11_4_1_U32_n_26,mac_muladd_8s_2s_10s_11_4_1_U32_n_27}),
        .O(add_ln56_26_fu_634_p2[7:4]),
        .S({\add_ln56_26_reg_1199[7]_i_2_n_0 ,\add_ln56_26_reg_1199[7]_i_3_n_0 ,\add_ln56_26_reg_1199[7]_i_4_n_0 ,\add_ln56_26_reg_1199[7]_i_5_n_0 }));
  FDRE \add_ln56_26_reg_1199_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln56_26_fu_634_p2[8]),
        .Q(add_ln56_26_reg_1199[8]),
        .R(1'b0));
  FDRE \add_ln56_26_reg_1199_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln56_26_fu_634_p2[9]),
        .Q(add_ln56_26_reg_1199[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln56_5_reg_1154[11]_i_2 
       (.I0(mac_muladd_8s_2s_10s_11_4_1_U20_n_50),
        .O(\add_ln56_5_reg_1154[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln56_5_reg_1154[11]_i_4 
       (.I0(mac_muladd_8s_2s_10s_11_4_1_U20_n_51),
        .I1(mac_muladd_8s_2s_10s_11_4_1_U19_n_56),
        .O(\add_ln56_5_reg_1154[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln56_5_reg_1154[11]_i_5 
       (.I0(mac_muladd_8s_2s_10s_11_4_1_U20_n_52),
        .I1(mac_muladd_8s_2s_10s_11_4_1_U19_n_57),
        .O(\add_ln56_5_reg_1154[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln56_5_reg_1154[3]_i_2 
       (.I0(mac_muladd_8s_2s_10s_11_4_1_U20_n_57),
        .I1(mac_muladd_8s_2s_10s_11_4_1_U19_n_62),
        .O(\add_ln56_5_reg_1154[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln56_5_reg_1154[3]_i_3 
       (.I0(mac_muladd_8s_2s_10s_11_4_1_U20_n_58),
        .I1(mac_muladd_8s_2s_10s_11_4_1_U19_n_63),
        .O(\add_ln56_5_reg_1154[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln56_5_reg_1154[3]_i_4 
       (.I0(mac_muladd_8s_2s_10s_11_4_1_U20_n_59),
        .I1(mac_muladd_8s_2s_10s_11_4_1_U19_n_64),
        .O(\add_ln56_5_reg_1154[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln56_5_reg_1154[3]_i_5 
       (.I0(mac_muladd_8s_2s_10s_11_4_1_U20_n_60),
        .I1(mac_muladd_8s_2s_10s_11_4_1_U19_n_65),
        .O(\add_ln56_5_reg_1154[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln56_5_reg_1154[7]_i_2 
       (.I0(mac_muladd_8s_2s_10s_11_4_1_U20_n_53),
        .I1(mac_muladd_8s_2s_10s_11_4_1_U19_n_58),
        .O(\add_ln56_5_reg_1154[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln56_5_reg_1154[7]_i_3 
       (.I0(mac_muladd_8s_2s_10s_11_4_1_U20_n_54),
        .I1(mac_muladd_8s_2s_10s_11_4_1_U19_n_59),
        .O(\add_ln56_5_reg_1154[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln56_5_reg_1154[7]_i_4 
       (.I0(mac_muladd_8s_2s_10s_11_4_1_U20_n_55),
        .I1(mac_muladd_8s_2s_10s_11_4_1_U19_n_60),
        .O(\add_ln56_5_reg_1154[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln56_5_reg_1154[7]_i_5 
       (.I0(mac_muladd_8s_2s_10s_11_4_1_U20_n_56),
        .I1(mac_muladd_8s_2s_10s_11_4_1_U19_n_61),
        .O(\add_ln56_5_reg_1154[7]_i_5_n_0 ));
  FDRE \add_ln56_5_reg_1154_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln56_5_fu_598_p2[0]),
        .Q(add_ln56_5_reg_1154[0]),
        .R(1'b0));
  FDRE \add_ln56_5_reg_1154_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln56_5_fu_598_p2[10]),
        .Q(add_ln56_5_reg_1154[10]),
        .R(1'b0));
  FDRE \add_ln56_5_reg_1154_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln56_5_fu_598_p2[11]),
        .Q(add_ln56_5_reg_1154[11]),
        .R(1'b0));
  CARRY4 \add_ln56_5_reg_1154_reg[11]_i_1 
       (.CI(\add_ln56_5_reg_1154_reg[7]_i_1_n_0 ),
        .CO({\NLW_add_ln56_5_reg_1154_reg[11]_i_1_CO_UNCONNECTED [3],\add_ln56_5_reg_1154_reg[11]_i_1_n_1 ,\add_ln56_5_reg_1154_reg[11]_i_1_n_2 ,\add_ln56_5_reg_1154_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln56_5_reg_1154[11]_i_2_n_0 ,mac_muladd_8s_2s_10s_11_4_1_U20_n_51,mac_muladd_8s_2s_10s_11_4_1_U20_n_52}),
        .O(add_ln56_5_fu_598_p2[11:8]),
        .S({1'b1,mac_muladd_8s_2s_10s_11_4_1_U20_n_49,\add_ln56_5_reg_1154[11]_i_4_n_0 ,\add_ln56_5_reg_1154[11]_i_5_n_0 }));
  FDRE \add_ln56_5_reg_1154_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln56_5_fu_598_p2[1]),
        .Q(add_ln56_5_reg_1154[1]),
        .R(1'b0));
  FDRE \add_ln56_5_reg_1154_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln56_5_fu_598_p2[2]),
        .Q(add_ln56_5_reg_1154[2]),
        .R(1'b0));
  FDRE \add_ln56_5_reg_1154_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln56_5_fu_598_p2[3]),
        .Q(add_ln56_5_reg_1154[3]),
        .R(1'b0));
  CARRY4 \add_ln56_5_reg_1154_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln56_5_reg_1154_reg[3]_i_1_n_0 ,\add_ln56_5_reg_1154_reg[3]_i_1_n_1 ,\add_ln56_5_reg_1154_reg[3]_i_1_n_2 ,\add_ln56_5_reg_1154_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({mac_muladd_8s_2s_10s_11_4_1_U20_n_57,mac_muladd_8s_2s_10s_11_4_1_U20_n_58,mac_muladd_8s_2s_10s_11_4_1_U20_n_59,mac_muladd_8s_2s_10s_11_4_1_U20_n_60}),
        .O(add_ln56_5_fu_598_p2[3:0]),
        .S({\add_ln56_5_reg_1154[3]_i_2_n_0 ,\add_ln56_5_reg_1154[3]_i_3_n_0 ,\add_ln56_5_reg_1154[3]_i_4_n_0 ,\add_ln56_5_reg_1154[3]_i_5_n_0 }));
  FDRE \add_ln56_5_reg_1154_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln56_5_fu_598_p2[4]),
        .Q(add_ln56_5_reg_1154[4]),
        .R(1'b0));
  FDRE \add_ln56_5_reg_1154_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln56_5_fu_598_p2[5]),
        .Q(add_ln56_5_reg_1154[5]),
        .R(1'b0));
  FDRE \add_ln56_5_reg_1154_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln56_5_fu_598_p2[6]),
        .Q(add_ln56_5_reg_1154[6]),
        .R(1'b0));
  FDRE \add_ln56_5_reg_1154_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln56_5_fu_598_p2[7]),
        .Q(add_ln56_5_reg_1154[7]),
        .R(1'b0));
  CARRY4 \add_ln56_5_reg_1154_reg[7]_i_1 
       (.CI(\add_ln56_5_reg_1154_reg[3]_i_1_n_0 ),
        .CO({\add_ln56_5_reg_1154_reg[7]_i_1_n_0 ,\add_ln56_5_reg_1154_reg[7]_i_1_n_1 ,\add_ln56_5_reg_1154_reg[7]_i_1_n_2 ,\add_ln56_5_reg_1154_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({mac_muladd_8s_2s_10s_11_4_1_U20_n_53,mac_muladd_8s_2s_10s_11_4_1_U20_n_54,mac_muladd_8s_2s_10s_11_4_1_U20_n_55,mac_muladd_8s_2s_10s_11_4_1_U20_n_56}),
        .O(add_ln56_5_fu_598_p2[7:4]),
        .S({\add_ln56_5_reg_1154[7]_i_2_n_0 ,\add_ln56_5_reg_1154[7]_i_3_n_0 ,\add_ln56_5_reg_1154[7]_i_4_n_0 ,\add_ln56_5_reg_1154[7]_i_5_n_0 }));
  FDRE \add_ln56_5_reg_1154_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln56_5_fu_598_p2[8]),
        .Q(add_ln56_5_reg_1154[8]),
        .R(1'b0));
  FDRE \add_ln56_5_reg_1154_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln56_5_fu_598_p2[9]),
        .Q(add_ln56_5_reg_1154[9]),
        .R(1'b0));
  FDRE \add_ln56_7_reg_1159_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mac_muladd_8s_2s_10s_11_4_1_U21_n_30),
        .Q(add_ln56_7_reg_1159[0]),
        .R(1'b0));
  FDRE \add_ln56_7_reg_1159_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mac_muladd_8s_2s_10s_11_4_1_U21_n_20),
        .Q(add_ln56_7_reg_1159[10]),
        .R(1'b0));
  FDRE \add_ln56_7_reg_1159_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mac_muladd_8s_2s_10s_11_4_1_U21_n_29),
        .Q(add_ln56_7_reg_1159[1]),
        .R(1'b0));
  FDRE \add_ln56_7_reg_1159_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mac_muladd_8s_2s_10s_11_4_1_U21_n_28),
        .Q(add_ln56_7_reg_1159[2]),
        .R(1'b0));
  FDRE \add_ln56_7_reg_1159_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mac_muladd_8s_2s_10s_11_4_1_U21_n_27),
        .Q(add_ln56_7_reg_1159[3]),
        .R(1'b0));
  FDRE \add_ln56_7_reg_1159_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mac_muladd_8s_2s_10s_11_4_1_U21_n_26),
        .Q(add_ln56_7_reg_1159[4]),
        .R(1'b0));
  FDRE \add_ln56_7_reg_1159_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mac_muladd_8s_2s_10s_11_4_1_U21_n_25),
        .Q(add_ln56_7_reg_1159[5]),
        .R(1'b0));
  FDRE \add_ln56_7_reg_1159_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mac_muladd_8s_2s_10s_11_4_1_U21_n_24),
        .Q(add_ln56_7_reg_1159[6]),
        .R(1'b0));
  FDRE \add_ln56_7_reg_1159_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mac_muladd_8s_2s_10s_11_4_1_U21_n_23),
        .Q(add_ln56_7_reg_1159[7]),
        .R(1'b0));
  FDRE \add_ln56_7_reg_1159_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mac_muladd_8s_2s_10s_11_4_1_U21_n_22),
        .Q(add_ln56_7_reg_1159[8]),
        .R(1'b0));
  FDRE \add_ln56_7_reg_1159_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mac_muladd_8s_2s_10s_11_4_1_U21_n_21),
        .Q(add_ln56_7_reg_1159[9]),
        .R(1'b0));
  FDRE \add_ln56_8_reg_1164_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mac_muladd_8s_2s_10s_11_4_1_U22_n_30),
        .Q(add_ln56_8_reg_1164[0]),
        .R(1'b0));
  FDRE \add_ln56_8_reg_1164_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mac_muladd_8s_2s_10s_11_4_1_U22_n_20),
        .Q(add_ln56_8_reg_1164[10]),
        .R(1'b0));
  FDRE \add_ln56_8_reg_1164_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mac_muladd_8s_2s_10s_11_4_1_U22_n_29),
        .Q(add_ln56_8_reg_1164[1]),
        .R(1'b0));
  FDRE \add_ln56_8_reg_1164_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mac_muladd_8s_2s_10s_11_4_1_U22_n_28),
        .Q(add_ln56_8_reg_1164[2]),
        .R(1'b0));
  FDRE \add_ln56_8_reg_1164_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mac_muladd_8s_2s_10s_11_4_1_U22_n_27),
        .Q(add_ln56_8_reg_1164[3]),
        .R(1'b0));
  FDRE \add_ln56_8_reg_1164_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mac_muladd_8s_2s_10s_11_4_1_U22_n_26),
        .Q(add_ln56_8_reg_1164[4]),
        .R(1'b0));
  FDRE \add_ln56_8_reg_1164_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mac_muladd_8s_2s_10s_11_4_1_U22_n_25),
        .Q(add_ln56_8_reg_1164[5]),
        .R(1'b0));
  FDRE \add_ln56_8_reg_1164_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mac_muladd_8s_2s_10s_11_4_1_U22_n_24),
        .Q(add_ln56_8_reg_1164[6]),
        .R(1'b0));
  FDRE \add_ln56_8_reg_1164_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mac_muladd_8s_2s_10s_11_4_1_U22_n_23),
        .Q(add_ln56_8_reg_1164[7]),
        .R(1'b0));
  FDRE \add_ln56_8_reg_1164_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mac_muladd_8s_2s_10s_11_4_1_U22_n_22),
        .Q(add_ln56_8_reg_1164[8]),
        .R(1'b0));
  FDRE \add_ln56_8_reg_1164_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mac_muladd_8s_2s_10s_11_4_1_U22_n_21),
        .Q(add_ln56_8_reg_1164[9]),
        .R(1'b0));
  FDRE \add_ln56_reg_1144_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(P[0]),
        .Q(add_ln56_reg_1144[0]),
        .R(1'b0));
  FDRE \add_ln56_reg_1144_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(P[10]),
        .Q(add_ln56_reg_1144[10]),
        .R(1'b0));
  FDRE \add_ln56_reg_1144_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(P[1]),
        .Q(add_ln56_reg_1144[1]),
        .R(1'b0));
  FDRE \add_ln56_reg_1144_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(P[2]),
        .Q(add_ln56_reg_1144[2]),
        .R(1'b0));
  FDRE \add_ln56_reg_1144_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(P[3]),
        .Q(add_ln56_reg_1144[3]),
        .R(1'b0));
  FDRE \add_ln56_reg_1144_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(P[4]),
        .Q(add_ln56_reg_1144[4]),
        .R(1'b0));
  FDRE \add_ln56_reg_1144_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(P[5]),
        .Q(add_ln56_reg_1144[5]),
        .R(1'b0));
  FDRE \add_ln56_reg_1144_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(P[6]),
        .Q(add_ln56_reg_1144[6]),
        .R(1'b0));
  FDRE \add_ln56_reg_1144_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(P[7]),
        .Q(add_ln56_reg_1144[7]),
        .R(1'b0));
  FDRE \add_ln56_reg_1144_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(P[8]),
        .Q(add_ln56_reg_1144[8]),
        .R(1'b0));
  FDRE \add_ln56_reg_1144_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(P[9]),
        .Q(add_ln56_reg_1144[9]),
        .R(1'b0));
  FDRE \input_0_val_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(img_pos_0[0]),
        .Q(input_0_val_int_reg[0]),
        .R(1'b0));
  FDRE \input_0_val_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(img_pos_0[1]),
        .Q(input_0_val_int_reg[1]),
        .R(1'b0));
  FDRE \input_0_val_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(img_pos_0[2]),
        .Q(input_0_val_int_reg[2]),
        .R(1'b0));
  FDRE \input_0_val_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(img_pos_0[3]),
        .Q(input_0_val_int_reg[3]),
        .R(1'b0));
  FDRE \input_0_val_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(img_pos_0[4]),
        .Q(input_0_val_int_reg[4]),
        .R(1'b0));
  FDRE \input_0_val_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(img_pos_0[5]),
        .Q(input_0_val_int_reg[5]),
        .R(1'b0));
  FDRE \input_0_val_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(img_pos_0[6]),
        .Q(input_0_val_int_reg[6]),
        .R(1'b0));
  FDRE \input_0_val_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(img_pos_0[7]),
        .Q(input_0_val_int_reg[7]),
        .R(1'b0));
  FDRE \input_1_val_read_reg_947_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_1_val_read_reg_947_reg[0]_srl2_n_0 ),
        .Q(input_1_val_read_reg_947_pp0_iter1_reg_0[0]),
        .R(1'b0));
  FDRE \input_1_val_read_reg_947_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_1_val_read_reg_947_reg[1]_srl2_n_0 ),
        .Q(input_1_val_read_reg_947_pp0_iter1_reg_0[1]),
        .R(1'b0));
  FDRE \input_1_val_read_reg_947_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_1_val_read_reg_947_reg[2]_srl2_n_0 ),
        .Q(input_1_val_read_reg_947_pp0_iter1_reg_0[2]),
        .R(1'b0));
  FDRE \input_1_val_read_reg_947_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_1_val_read_reg_947_reg[3]_srl2_n_0 ),
        .Q(input_1_val_read_reg_947_pp0_iter1_reg_0[3]),
        .R(1'b0));
  FDRE \input_1_val_read_reg_947_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_1_val_read_reg_947_reg[4]_srl2_n_0 ),
        .Q(input_1_val_read_reg_947_pp0_iter1_reg_0[4]),
        .R(1'b0));
  FDRE \input_1_val_read_reg_947_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_1_val_read_reg_947_reg[5]_srl2_n_0 ),
        .Q(input_1_val_read_reg_947_pp0_iter1_reg_0[5]),
        .R(1'b0));
  FDRE \input_1_val_read_reg_947_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_1_val_read_reg_947_reg[6]_srl2_n_0 ),
        .Q(input_1_val_read_reg_947_pp0_iter1_reg_0[6]),
        .R(1'b0));
  FDRE \input_1_val_read_reg_947_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_1_val_read_reg_947_reg[7]_srl2_n_0 ),
        .Q(input_1_val_read_reg_947_pp0_iter1_reg_0[7]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_forwardHidden_fu_325/input_1_val_read_reg_947_reg " *) 
  (* srl_name = "inst/\\grp_forwardHidden_fu_325/input_1_val_read_reg_947_reg[0]_srl2 " *) 
  SRL16E \input_1_val_read_reg_947_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(img_pos_1[0]),
        .Q(\input_1_val_read_reg_947_reg[0]_srl2_n_0 ));
  (* srl_bus_name = "inst/\\grp_forwardHidden_fu_325/input_1_val_read_reg_947_reg " *) 
  (* srl_name = "inst/\\grp_forwardHidden_fu_325/input_1_val_read_reg_947_reg[1]_srl2 " *) 
  SRL16E \input_1_val_read_reg_947_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(img_pos_1[1]),
        .Q(\input_1_val_read_reg_947_reg[1]_srl2_n_0 ));
  (* srl_bus_name = "inst/\\grp_forwardHidden_fu_325/input_1_val_read_reg_947_reg " *) 
  (* srl_name = "inst/\\grp_forwardHidden_fu_325/input_1_val_read_reg_947_reg[2]_srl2 " *) 
  SRL16E \input_1_val_read_reg_947_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(img_pos_1[2]),
        .Q(\input_1_val_read_reg_947_reg[2]_srl2_n_0 ));
  (* srl_bus_name = "inst/\\grp_forwardHidden_fu_325/input_1_val_read_reg_947_reg " *) 
  (* srl_name = "inst/\\grp_forwardHidden_fu_325/input_1_val_read_reg_947_reg[3]_srl2 " *) 
  SRL16E \input_1_val_read_reg_947_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(img_pos_1[3]),
        .Q(\input_1_val_read_reg_947_reg[3]_srl2_n_0 ));
  (* srl_bus_name = "inst/\\grp_forwardHidden_fu_325/input_1_val_read_reg_947_reg " *) 
  (* srl_name = "inst/\\grp_forwardHidden_fu_325/input_1_val_read_reg_947_reg[4]_srl2 " *) 
  SRL16E \input_1_val_read_reg_947_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(img_pos_1[4]),
        .Q(\input_1_val_read_reg_947_reg[4]_srl2_n_0 ));
  (* srl_bus_name = "inst/\\grp_forwardHidden_fu_325/input_1_val_read_reg_947_reg " *) 
  (* srl_name = "inst/\\grp_forwardHidden_fu_325/input_1_val_read_reg_947_reg[5]_srl2 " *) 
  SRL16E \input_1_val_read_reg_947_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(img_pos_1[5]),
        .Q(\input_1_val_read_reg_947_reg[5]_srl2_n_0 ));
  (* srl_bus_name = "inst/\\grp_forwardHidden_fu_325/input_1_val_read_reg_947_reg " *) 
  (* srl_name = "inst/\\grp_forwardHidden_fu_325/input_1_val_read_reg_947_reg[6]_srl2 " *) 
  SRL16E \input_1_val_read_reg_947_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(img_pos_1[6]),
        .Q(\input_1_val_read_reg_947_reg[6]_srl2_n_0 ));
  (* srl_bus_name = "inst/\\grp_forwardHidden_fu_325/input_1_val_read_reg_947_reg " *) 
  (* srl_name = "inst/\\grp_forwardHidden_fu_325/input_1_val_read_reg_947_reg[7]_srl2 " *) 
  SRL16E \input_1_val_read_reg_947_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(img_pos_1[7]),
        .Q(\input_1_val_read_reg_947_reg[7]_srl2_n_0 ));
  FDRE \input_2_val_read_reg_942_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_2_val_read_reg_942_reg[0]_srl2_n_0 ),
        .Q(input_2_val_read_reg_942_pp0_iter1_reg_1[0]),
        .R(1'b0));
  FDRE \input_2_val_read_reg_942_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_2_val_read_reg_942_reg[1]_srl2_n_0 ),
        .Q(input_2_val_read_reg_942_pp0_iter1_reg_1[1]),
        .R(1'b0));
  FDRE \input_2_val_read_reg_942_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_2_val_read_reg_942_reg[2]_srl2_n_0 ),
        .Q(input_2_val_read_reg_942_pp0_iter1_reg_1[2]),
        .R(1'b0));
  FDRE \input_2_val_read_reg_942_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_2_val_read_reg_942_reg[3]_srl2_n_0 ),
        .Q(input_2_val_read_reg_942_pp0_iter1_reg_1[3]),
        .R(1'b0));
  FDRE \input_2_val_read_reg_942_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_2_val_read_reg_942_reg[4]_srl2_n_0 ),
        .Q(input_2_val_read_reg_942_pp0_iter1_reg_1[4]),
        .R(1'b0));
  FDRE \input_2_val_read_reg_942_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_2_val_read_reg_942_reg[5]_srl2_n_0 ),
        .Q(input_2_val_read_reg_942_pp0_iter1_reg_1[5]),
        .R(1'b0));
  FDRE \input_2_val_read_reg_942_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_2_val_read_reg_942_reg[6]_srl2_n_0 ),
        .Q(input_2_val_read_reg_942_pp0_iter1_reg_1[6]),
        .R(1'b0));
  FDRE \input_2_val_read_reg_942_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_2_val_read_reg_942_reg[7]_srl2_n_0 ),
        .Q(input_2_val_read_reg_942_pp0_iter1_reg_1[7]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_forwardHidden_fu_325/input_2_val_read_reg_942_reg " *) 
  (* srl_name = "inst/\\grp_forwardHidden_fu_325/input_2_val_read_reg_942_reg[0]_srl2 " *) 
  SRL16E \input_2_val_read_reg_942_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(img_pos_2[0]),
        .Q(\input_2_val_read_reg_942_reg[0]_srl2_n_0 ));
  (* srl_bus_name = "inst/\\grp_forwardHidden_fu_325/input_2_val_read_reg_942_reg " *) 
  (* srl_name = "inst/\\grp_forwardHidden_fu_325/input_2_val_read_reg_942_reg[1]_srl2 " *) 
  SRL16E \input_2_val_read_reg_942_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(img_pos_2[1]),
        .Q(\input_2_val_read_reg_942_reg[1]_srl2_n_0 ));
  (* srl_bus_name = "inst/\\grp_forwardHidden_fu_325/input_2_val_read_reg_942_reg " *) 
  (* srl_name = "inst/\\grp_forwardHidden_fu_325/input_2_val_read_reg_942_reg[2]_srl2 " *) 
  SRL16E \input_2_val_read_reg_942_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(img_pos_2[2]),
        .Q(\input_2_val_read_reg_942_reg[2]_srl2_n_0 ));
  (* srl_bus_name = "inst/\\grp_forwardHidden_fu_325/input_2_val_read_reg_942_reg " *) 
  (* srl_name = "inst/\\grp_forwardHidden_fu_325/input_2_val_read_reg_942_reg[3]_srl2 " *) 
  SRL16E \input_2_val_read_reg_942_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(img_pos_2[3]),
        .Q(\input_2_val_read_reg_942_reg[3]_srl2_n_0 ));
  (* srl_bus_name = "inst/\\grp_forwardHidden_fu_325/input_2_val_read_reg_942_reg " *) 
  (* srl_name = "inst/\\grp_forwardHidden_fu_325/input_2_val_read_reg_942_reg[4]_srl2 " *) 
  SRL16E \input_2_val_read_reg_942_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(img_pos_2[4]),
        .Q(\input_2_val_read_reg_942_reg[4]_srl2_n_0 ));
  (* srl_bus_name = "inst/\\grp_forwardHidden_fu_325/input_2_val_read_reg_942_reg " *) 
  (* srl_name = "inst/\\grp_forwardHidden_fu_325/input_2_val_read_reg_942_reg[5]_srl2 " *) 
  SRL16E \input_2_val_read_reg_942_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(img_pos_2[5]),
        .Q(\input_2_val_read_reg_942_reg[5]_srl2_n_0 ));
  (* srl_bus_name = "inst/\\grp_forwardHidden_fu_325/input_2_val_read_reg_942_reg " *) 
  (* srl_name = "inst/\\grp_forwardHidden_fu_325/input_2_val_read_reg_942_reg[6]_srl2 " *) 
  SRL16E \input_2_val_read_reg_942_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(img_pos_2[6]),
        .Q(\input_2_val_read_reg_942_reg[6]_srl2_n_0 ));
  (* srl_bus_name = "inst/\\grp_forwardHidden_fu_325/input_2_val_read_reg_942_reg " *) 
  (* srl_name = "inst/\\grp_forwardHidden_fu_325/input_2_val_read_reg_942_reg[7]_srl2 " *) 
  SRL16E \input_2_val_read_reg_942_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(img_pos_2[7]),
        .Q(\input_2_val_read_reg_942_reg[7]_srl2_n_0 ));
  FDRE \input_3_val_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(img_pos_3[0]),
        .Q(input_3_val_int_reg[0]),
        .R(1'b0));
  FDRE \input_3_val_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(img_pos_3[1]),
        .Q(input_3_val_int_reg[1]),
        .R(1'b0));
  FDRE \input_3_val_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(img_pos_3[2]),
        .Q(input_3_val_int_reg[2]),
        .R(1'b0));
  FDRE \input_3_val_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(img_pos_3[3]),
        .Q(input_3_val_int_reg[3]),
        .R(1'b0));
  FDRE \input_3_val_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(img_pos_3[4]),
        .Q(input_3_val_int_reg[4]),
        .R(1'b0));
  FDRE \input_3_val_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(img_pos_3[5]),
        .Q(input_3_val_int_reg[5]),
        .R(1'b0));
  FDRE \input_3_val_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(img_pos_3[6]),
        .Q(input_3_val_int_reg[6]),
        .R(1'b0));
  FDRE \input_3_val_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(img_pos_3[7]),
        .Q(input_3_val_int_reg[7]),
        .R(1'b0));
  FDRE \input_4_val_read_reg_937_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_4_val_read_reg_937_reg[0]_srl2_n_0 ),
        .Q(input_4_val_read_reg_937_pp0_iter1_reg_2[0]),
        .R(1'b0));
  FDRE \input_4_val_read_reg_937_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_4_val_read_reg_937_reg[1]_srl2_n_0 ),
        .Q(input_4_val_read_reg_937_pp0_iter1_reg_2[1]),
        .R(1'b0));
  FDRE \input_4_val_read_reg_937_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_4_val_read_reg_937_reg[2]_srl2_n_0 ),
        .Q(input_4_val_read_reg_937_pp0_iter1_reg_2[2]),
        .R(1'b0));
  FDRE \input_4_val_read_reg_937_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_4_val_read_reg_937_reg[3]_srl2_n_0 ),
        .Q(input_4_val_read_reg_937_pp0_iter1_reg_2[3]),
        .R(1'b0));
  FDRE \input_4_val_read_reg_937_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_4_val_read_reg_937_reg[4]_srl2_n_0 ),
        .Q(input_4_val_read_reg_937_pp0_iter1_reg_2[4]),
        .R(1'b0));
  FDRE \input_4_val_read_reg_937_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_4_val_read_reg_937_reg[5]_srl2_n_0 ),
        .Q(input_4_val_read_reg_937_pp0_iter1_reg_2[5]),
        .R(1'b0));
  FDRE \input_4_val_read_reg_937_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_4_val_read_reg_937_reg[6]_srl2_n_0 ),
        .Q(input_4_val_read_reg_937_pp0_iter1_reg_2[6]),
        .R(1'b0));
  FDRE \input_4_val_read_reg_937_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_4_val_read_reg_937_reg[7]_srl2_n_0 ),
        .Q(input_4_val_read_reg_937_pp0_iter1_reg_2[7]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_forwardHidden_fu_325/input_4_val_read_reg_937_reg " *) 
  (* srl_name = "inst/\\grp_forwardHidden_fu_325/input_4_val_read_reg_937_reg[0]_srl2 " *) 
  SRL16E \input_4_val_read_reg_937_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(img_pos_4[0]),
        .Q(\input_4_val_read_reg_937_reg[0]_srl2_n_0 ));
  (* srl_bus_name = "inst/\\grp_forwardHidden_fu_325/input_4_val_read_reg_937_reg " *) 
  (* srl_name = "inst/\\grp_forwardHidden_fu_325/input_4_val_read_reg_937_reg[1]_srl2 " *) 
  SRL16E \input_4_val_read_reg_937_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(img_pos_4[1]),
        .Q(\input_4_val_read_reg_937_reg[1]_srl2_n_0 ));
  (* srl_bus_name = "inst/\\grp_forwardHidden_fu_325/input_4_val_read_reg_937_reg " *) 
  (* srl_name = "inst/\\grp_forwardHidden_fu_325/input_4_val_read_reg_937_reg[2]_srl2 " *) 
  SRL16E \input_4_val_read_reg_937_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(img_pos_4[2]),
        .Q(\input_4_val_read_reg_937_reg[2]_srl2_n_0 ));
  (* srl_bus_name = "inst/\\grp_forwardHidden_fu_325/input_4_val_read_reg_937_reg " *) 
  (* srl_name = "inst/\\grp_forwardHidden_fu_325/input_4_val_read_reg_937_reg[3]_srl2 " *) 
  SRL16E \input_4_val_read_reg_937_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(img_pos_4[3]),
        .Q(\input_4_val_read_reg_937_reg[3]_srl2_n_0 ));
  (* srl_bus_name = "inst/\\grp_forwardHidden_fu_325/input_4_val_read_reg_937_reg " *) 
  (* srl_name = "inst/\\grp_forwardHidden_fu_325/input_4_val_read_reg_937_reg[4]_srl2 " *) 
  SRL16E \input_4_val_read_reg_937_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(img_pos_4[4]),
        .Q(\input_4_val_read_reg_937_reg[4]_srl2_n_0 ));
  (* srl_bus_name = "inst/\\grp_forwardHidden_fu_325/input_4_val_read_reg_937_reg " *) 
  (* srl_name = "inst/\\grp_forwardHidden_fu_325/input_4_val_read_reg_937_reg[5]_srl2 " *) 
  SRL16E \input_4_val_read_reg_937_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(img_pos_4[5]),
        .Q(\input_4_val_read_reg_937_reg[5]_srl2_n_0 ));
  (* srl_bus_name = "inst/\\grp_forwardHidden_fu_325/input_4_val_read_reg_937_reg " *) 
  (* srl_name = "inst/\\grp_forwardHidden_fu_325/input_4_val_read_reg_937_reg[6]_srl2 " *) 
  SRL16E \input_4_val_read_reg_937_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(img_pos_4[6]),
        .Q(\input_4_val_read_reg_937_reg[6]_srl2_n_0 ));
  (* srl_bus_name = "inst/\\grp_forwardHidden_fu_325/input_4_val_read_reg_937_reg " *) 
  (* srl_name = "inst/\\grp_forwardHidden_fu_325/input_4_val_read_reg_937_reg[7]_srl2 " *) 
  SRL16E \input_4_val_read_reg_937_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(img_pos_4[7]),
        .Q(\input_4_val_read_reg_937_reg[7]_srl2_n_0 ));
  FDRE \input_5_val_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(img_pos_5[0]),
        .Q(input_5_val_int_reg[0]),
        .R(1'b0));
  FDRE \input_5_val_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(img_pos_5[1]),
        .Q(input_5_val_int_reg[1]),
        .R(1'b0));
  FDRE \input_5_val_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(img_pos_5[2]),
        .Q(input_5_val_int_reg[2]),
        .R(1'b0));
  FDRE \input_5_val_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(img_pos_5[3]),
        .Q(input_5_val_int_reg[3]),
        .R(1'b0));
  FDRE \input_5_val_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(img_pos_5[4]),
        .Q(input_5_val_int_reg[4]),
        .R(1'b0));
  FDRE \input_5_val_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(img_pos_5[5]),
        .Q(input_5_val_int_reg[5]),
        .R(1'b0));
  FDRE \input_5_val_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(img_pos_5[6]),
        .Q(input_5_val_int_reg[6]),
        .R(1'b0));
  FDRE \input_5_val_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(img_pos_5[7]),
        .Q(input_5_val_int_reg[7]),
        .R(1'b0));
  FDRE \input_6_val_read_reg_932_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_6_val_read_reg_932_reg[0]_srl2_n_0 ),
        .Q(input_6_val_read_reg_932_pp0_iter1_reg_3[0]),
        .R(1'b0));
  FDRE \input_6_val_read_reg_932_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_6_val_read_reg_932_reg[1]_srl2_n_0 ),
        .Q(input_6_val_read_reg_932_pp0_iter1_reg_3[1]),
        .R(1'b0));
  FDRE \input_6_val_read_reg_932_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_6_val_read_reg_932_reg[2]_srl2_n_0 ),
        .Q(input_6_val_read_reg_932_pp0_iter1_reg_3[2]),
        .R(1'b0));
  FDRE \input_6_val_read_reg_932_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_6_val_read_reg_932_reg[3]_srl2_n_0 ),
        .Q(input_6_val_read_reg_932_pp0_iter1_reg_3[3]),
        .R(1'b0));
  FDRE \input_6_val_read_reg_932_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_6_val_read_reg_932_reg[4]_srl2_n_0 ),
        .Q(input_6_val_read_reg_932_pp0_iter1_reg_3[4]),
        .R(1'b0));
  FDRE \input_6_val_read_reg_932_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_6_val_read_reg_932_reg[5]_srl2_n_0 ),
        .Q(input_6_val_read_reg_932_pp0_iter1_reg_3[5]),
        .R(1'b0));
  FDRE \input_6_val_read_reg_932_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_6_val_read_reg_932_reg[6]_srl2_n_0 ),
        .Q(input_6_val_read_reg_932_pp0_iter1_reg_3[6]),
        .R(1'b0));
  FDRE \input_6_val_read_reg_932_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_6_val_read_reg_932_reg[7]_srl2_n_0 ),
        .Q(input_6_val_read_reg_932_pp0_iter1_reg_3[7]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_forwardHidden_fu_325/input_6_val_read_reg_932_reg " *) 
  (* srl_name = "inst/\\grp_forwardHidden_fu_325/input_6_val_read_reg_932_reg[0]_srl2 " *) 
  SRL16E \input_6_val_read_reg_932_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(img_pos_6[0]),
        .Q(\input_6_val_read_reg_932_reg[0]_srl2_n_0 ));
  (* srl_bus_name = "inst/\\grp_forwardHidden_fu_325/input_6_val_read_reg_932_reg " *) 
  (* srl_name = "inst/\\grp_forwardHidden_fu_325/input_6_val_read_reg_932_reg[1]_srl2 " *) 
  SRL16E \input_6_val_read_reg_932_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(img_pos_6[1]),
        .Q(\input_6_val_read_reg_932_reg[1]_srl2_n_0 ));
  (* srl_bus_name = "inst/\\grp_forwardHidden_fu_325/input_6_val_read_reg_932_reg " *) 
  (* srl_name = "inst/\\grp_forwardHidden_fu_325/input_6_val_read_reg_932_reg[2]_srl2 " *) 
  SRL16E \input_6_val_read_reg_932_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(img_pos_6[2]),
        .Q(\input_6_val_read_reg_932_reg[2]_srl2_n_0 ));
  (* srl_bus_name = "inst/\\grp_forwardHidden_fu_325/input_6_val_read_reg_932_reg " *) 
  (* srl_name = "inst/\\grp_forwardHidden_fu_325/input_6_val_read_reg_932_reg[3]_srl2 " *) 
  SRL16E \input_6_val_read_reg_932_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(img_pos_6[3]),
        .Q(\input_6_val_read_reg_932_reg[3]_srl2_n_0 ));
  (* srl_bus_name = "inst/\\grp_forwardHidden_fu_325/input_6_val_read_reg_932_reg " *) 
  (* srl_name = "inst/\\grp_forwardHidden_fu_325/input_6_val_read_reg_932_reg[4]_srl2 " *) 
  SRL16E \input_6_val_read_reg_932_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(img_pos_6[4]),
        .Q(\input_6_val_read_reg_932_reg[4]_srl2_n_0 ));
  (* srl_bus_name = "inst/\\grp_forwardHidden_fu_325/input_6_val_read_reg_932_reg " *) 
  (* srl_name = "inst/\\grp_forwardHidden_fu_325/input_6_val_read_reg_932_reg[5]_srl2 " *) 
  SRL16E \input_6_val_read_reg_932_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(img_pos_6[5]),
        .Q(\input_6_val_read_reg_932_reg[5]_srl2_n_0 ));
  (* srl_bus_name = "inst/\\grp_forwardHidden_fu_325/input_6_val_read_reg_932_reg " *) 
  (* srl_name = "inst/\\grp_forwardHidden_fu_325/input_6_val_read_reg_932_reg[6]_srl2 " *) 
  SRL16E \input_6_val_read_reg_932_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(img_pos_6[6]),
        .Q(\input_6_val_read_reg_932_reg[6]_srl2_n_0 ));
  (* srl_bus_name = "inst/\\grp_forwardHidden_fu_325/input_6_val_read_reg_932_reg " *) 
  (* srl_name = "inst/\\grp_forwardHidden_fu_325/input_6_val_read_reg_932_reg[7]_srl2 " *) 
  SRL16E \input_6_val_read_reg_932_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(img_pos_6[7]),
        .Q(\input_6_val_read_reg_932_reg[7]_srl2_n_0 ));
  FDRE \input_7_val_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(img_pos_7[0]),
        .Q(input_7_val_int_reg[0]),
        .R(1'b0));
  FDRE \input_7_val_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(img_pos_7[1]),
        .Q(input_7_val_int_reg[1]),
        .R(1'b0));
  FDRE \input_7_val_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(img_pos_7[2]),
        .Q(input_7_val_int_reg[2]),
        .R(1'b0));
  FDRE \input_7_val_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(img_pos_7[3]),
        .Q(input_7_val_int_reg[3]),
        .R(1'b0));
  FDRE \input_7_val_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(img_pos_7[4]),
        .Q(input_7_val_int_reg[4]),
        .R(1'b0));
  FDRE \input_7_val_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(img_pos_7[5]),
        .Q(input_7_val_int_reg[5]),
        .R(1'b0));
  FDRE \input_7_val_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(img_pos_7[6]),
        .Q(input_7_val_int_reg[6]),
        .R(1'b0));
  FDRE \input_7_val_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(img_pos_7[7]),
        .Q(input_7_val_int_reg[7]),
        .R(1'b0));
  bd_0_hls_inst_0_train_step_mac_muladd_8s_2s_10s_11_4_1_109 mac_muladd_8s_2s_10s_11_4_1_U17
       (.C(C),
        .CO(mul_2s_8s_10_1_1_U1_n_12),
        .D(mac_muladd_8s_2s_10s_11_4_1_U17_n_49),
        .DI(DI),
        .Q(Q),
        .S({mac_muladd_8s_2s_10s_11_4_1_U17_n_9,mac_muladd_8s_2s_10s_11_4_1_U17_n_10,mac_muladd_8s_2s_10s_11_4_1_U17_n_11,mac_muladd_8s_2s_10s_11_4_1_U17_n_12}),
        .W1_0_0_int_reg(W1_0_0_int_reg),
        .\W1_1_0_int_reg_reg[0] ({mac_muladd_8s_2s_10s_11_4_1_U17_n_13,mac_muladd_8s_2s_10s_11_4_1_U17_n_14,mac_muladd_8s_2s_10s_11_4_1_U17_n_15,mac_muladd_8s_2s_10s_11_4_1_U17_n_16}),
        .\a_reg_reg[0] (mac_muladd_8s_2s_10s_11_4_1_U17_n_50),
        .\a_reg_reg[0]_0 (mac_muladd_8s_2s_10s_11_4_1_U17_n_51),
        .\a_reg_reg[2] ({mac_muladd_8s_2s_10s_11_4_1_U17_n_25,mac_muladd_8s_2s_10s_11_4_1_U17_n_26,mac_muladd_8s_2s_10s_11_4_1_U17_n_27}),
        .\a_reg_reg[2]_0 ({mac_muladd_8s_2s_10s_11_4_1_U17_n_32,mac_muladd_8s_2s_10s_11_4_1_U17_n_33,mac_muladd_8s_2s_10s_11_4_1_U17_n_34}),
        .\a_reg_reg[2]_1 ({mac_muladd_8s_2s_10s_11_4_1_U17_n_39,mac_muladd_8s_2s_10s_11_4_1_U17_n_40,mac_muladd_8s_2s_10s_11_4_1_U17_n_41}),
        .\a_reg_reg[6] ({mac_muladd_8s_2s_10s_11_4_1_U17_n_28,mac_muladd_8s_2s_10s_11_4_1_U17_n_29,mac_muladd_8s_2s_10s_11_4_1_U17_n_30,mac_muladd_8s_2s_10s_11_4_1_U17_n_31}),
        .\a_reg_reg[6]_0 ({mac_muladd_8s_2s_10s_11_4_1_U17_n_35,mac_muladd_8s_2s_10s_11_4_1_U17_n_36,mac_muladd_8s_2s_10s_11_4_1_U17_n_37,mac_muladd_8s_2s_10s_11_4_1_U17_n_38}),
        .\a_reg_reg[6]_1 ({mac_muladd_8s_2s_10s_11_4_1_U17_n_42,mac_muladd_8s_2s_10s_11_4_1_U17_n_43,mac_muladd_8s_2s_10s_11_4_1_U17_n_44,mac_muladd_8s_2s_10s_11_4_1_U17_n_45}),
        .\a_reg_reg[6]_2 (mac_muladd_8s_2s_10s_11_4_1_U17_n_52),
        .\a_reg_reg[6]_3 (mac_muladd_8s_2s_10s_11_4_1_U17_n_53),
        .\a_reg_reg[6]_4 (mac_muladd_8s_2s_10s_11_4_1_U17_n_54),
        .\a_reg_reg[7] (a_reg),
        .\a_reg_reg[7]_0 (input_0_val_int_reg),
        .ap_clk(ap_clk),
        .\b_reg_reg[0] (b_reg[0]),
        .\b_reg_reg[0]_0 (\b_reg_reg[0]_14 ),
        .\b_reg_reg[0]_1 (\b_reg_reg[0]_18 ),
        .\b_reg_reg[1] (b_reg[1]),
        .\b_reg_reg[1]_0 (\b_reg_reg[1]_14 ),
        .input_1_val_read_reg_947_pp0_iter1_reg(input_1_val_read_reg_947_pp0_iter1_reg[7:3]),
        .input_1_val_read_reg_947_pp0_iter1_reg_0({input_1_val_read_reg_947_pp0_iter1_reg_0[7:3],input_1_val_read_reg_947_pp0_iter1_reg_0[0]}),
        .\m_reg_reg[0] (\b_reg_reg[0]_11 ),
        .\m_reg_reg[0]_0 (\b_reg_reg[0]_9 ),
        .\m_reg_reg[0]_1 (\b_reg_reg[0]_7 ),
        .\m_reg_reg[4] (\b_reg_reg[1]_13 ),
        .\m_reg_reg[4]_0 (\b_reg_reg[1]_12 ),
        .\m_reg_reg[4]_1 (\b_reg_reg[1]_11 ),
        .\p_reg_reg[10] (P),
        .\p_reg_reg[3] (W1_1_0_int_reg[0]),
        .tmp_product__0_carry__0(W1_1_0_int_reg[1]));
  bd_0_hls_inst_0_train_step_mac_muladd_8s_2s_10s_11_4_1_110 mac_muladd_8s_2s_10s_11_4_1_U18
       (.CO(mul_2s_8s_10_1_1_U2_n_12),
        .D(mac_muladd_8s_2s_10s_11_4_1_U18_n_49),
        .DI({mac_muladd_8s_2s_10s_11_4_1_U18_n_13,mac_muladd_8s_2s_10s_11_4_1_U18_n_14,mac_muladd_8s_2s_10s_11_4_1_U18_n_15,mac_muladd_8s_2s_10s_11_4_1_U18_n_16}),
        .O({mul_2s_8s_10_1_1_U2_n_0,mul_2s_8s_10_1_1_U2_n_1,mul_2s_8s_10_1_1_U2_n_2,mul_2s_8s_10_1_1_U2_n_3}),
        .Q({mac_muladd_8s_2s_10s_11_4_1_U18_n_17,mac_muladd_8s_2s_10s_11_4_1_U18_n_18,mac_muladd_8s_2s_10s_11_4_1_U18_n_19,mac_muladd_8s_2s_10s_11_4_1_U18_n_20,mac_muladd_8s_2s_10s_11_4_1_U18_n_21,mac_muladd_8s_2s_10s_11_4_1_U18_n_22,mac_muladd_8s_2s_10s_11_4_1_U18_n_23,mac_muladd_8s_2s_10s_11_4_1_U18_n_24}),
        .S({mac_muladd_8s_2s_10s_11_4_1_U18_n_9,mac_muladd_8s_2s_10s_11_4_1_U18_n_10,mac_muladd_8s_2s_10s_11_4_1_U18_n_11,mac_muladd_8s_2s_10s_11_4_1_U18_n_12}),
        .\W1_2_0_int_reg_reg[0] (\W1_2_0_int_reg_reg[0]_1 ),
        .W1_3_0_int_reg(W1_3_0_int_reg),
        .\a_reg_reg[0] (mac_muladd_8s_2s_10s_11_4_1_U18_n_50),
        .\a_reg_reg[0]_0 (mac_muladd_8s_2s_10s_11_4_1_U18_n_51),
        .\a_reg_reg[2] ({mac_muladd_8s_2s_10s_11_4_1_U18_n_25,mac_muladd_8s_2s_10s_11_4_1_U18_n_26,mac_muladd_8s_2s_10s_11_4_1_U18_n_27}),
        .\a_reg_reg[2]_0 ({mac_muladd_8s_2s_10s_11_4_1_U18_n_32,mac_muladd_8s_2s_10s_11_4_1_U18_n_33,mac_muladd_8s_2s_10s_11_4_1_U18_n_34}),
        .\a_reg_reg[2]_1 ({mac_muladd_8s_2s_10s_11_4_1_U18_n_39,mac_muladd_8s_2s_10s_11_4_1_U18_n_40,mac_muladd_8s_2s_10s_11_4_1_U18_n_41}),
        .\a_reg_reg[6] ({mac_muladd_8s_2s_10s_11_4_1_U18_n_28,mac_muladd_8s_2s_10s_11_4_1_U18_n_29,mac_muladd_8s_2s_10s_11_4_1_U18_n_30,mac_muladd_8s_2s_10s_11_4_1_U18_n_31}),
        .\a_reg_reg[6]_0 ({mac_muladd_8s_2s_10s_11_4_1_U18_n_35,mac_muladd_8s_2s_10s_11_4_1_U18_n_36,mac_muladd_8s_2s_10s_11_4_1_U18_n_37,mac_muladd_8s_2s_10s_11_4_1_U18_n_38}),
        .\a_reg_reg[6]_1 ({mac_muladd_8s_2s_10s_11_4_1_U18_n_42,mac_muladd_8s_2s_10s_11_4_1_U18_n_43,mac_muladd_8s_2s_10s_11_4_1_U18_n_44,mac_muladd_8s_2s_10s_11_4_1_U18_n_45}),
        .\a_reg_reg[6]_2 (mac_muladd_8s_2s_10s_11_4_1_U18_n_52),
        .\a_reg_reg[6]_3 (mac_muladd_8s_2s_10s_11_4_1_U18_n_53),
        .\a_reg_reg[6]_4 (mac_muladd_8s_2s_10s_11_4_1_U18_n_54),
        .\a_reg_reg[7] (input_3_val_int_reg),
        .ap_clk(ap_clk),
        .\b_reg_reg[0] (\b_reg_reg[0]_13 ),
        .\b_reg_reg[0]_0 (\b_reg_reg[0]_22 ),
        .\b_reg_reg[0]_1 (\b_reg_reg[0]_26 ),
        .\b_reg_reg[1] (\b_reg_reg[1]_6 ),
        .\b_reg_reg[1]_0 (\b_reg_reg[1]_18 ),
        .input_2_val_read_reg_942_pp0_iter1_reg(input_2_val_read_reg_942_pp0_iter1_reg[7:3]),
        .input_2_val_read_reg_942_pp0_iter1_reg_1({input_2_val_read_reg_942_pp0_iter1_reg_1[7:3],input_2_val_read_reg_942_pp0_iter1_reg_1[0]}),
        .\m_reg_reg[0] (\b_reg_reg[0]_12 ),
        .\m_reg_reg[0]_0 (\b_reg_reg[0]_10 ),
        .\m_reg_reg[0]_1 (\b_reg_reg[0]_8 ),
        .\m_reg_reg[4] (\b_reg_reg[1]_5 ),
        .\m_reg_reg[4]_0 (\b_reg_reg[1]_4 ),
        .\m_reg_reg[4]_1 (\b_reg_reg[1]_3 ),
        .\m_reg_reg[8] (\m_reg_reg[8] ),
        .\p_reg_reg[10] ({mac_muladd_8s_2s_10s_11_4_1_U18_n_55,mac_muladd_8s_2s_10s_11_4_1_U18_n_56,mac_muladd_8s_2s_10s_11_4_1_U18_n_57,mac_muladd_8s_2s_10s_11_4_1_U18_n_58,mac_muladd_8s_2s_10s_11_4_1_U18_n_59,mac_muladd_8s_2s_10s_11_4_1_U18_n_60,mac_muladd_8s_2s_10s_11_4_1_U18_n_61,mac_muladd_8s_2s_10s_11_4_1_U18_n_62,mac_muladd_8s_2s_10s_11_4_1_U18_n_63,mac_muladd_8s_2s_10s_11_4_1_U18_n_64,mac_muladd_8s_2s_10s_11_4_1_U18_n_65}),
        .\p_reg_reg[10]_0 ({mul_2s_8s_10_1_1_U2_n_4,mul_2s_8s_10_1_1_U2_n_5,mul_2s_8s_10_1_1_U2_n_6,mul_2s_8s_10_1_1_U2_n_7}),
        .\p_reg_reg[3] (W1_2_0_int_reg[0]),
        .tmp_product__0_carry__0(W1_2_0_int_reg[1]));
  bd_0_hls_inst_0_train_step_mac_muladd_8s_2s_10s_11_4_1_111 mac_muladd_8s_2s_10s_11_4_1_U19
       (.CO(mul_2s_8s_10_1_1_U3_n_12),
        .D(mac_muladd_8s_2s_10s_11_4_1_U19_n_49),
        .DI({mac_muladd_8s_2s_10s_11_4_1_U19_n_13,mac_muladd_8s_2s_10s_11_4_1_U19_n_14,mac_muladd_8s_2s_10s_11_4_1_U19_n_15,mac_muladd_8s_2s_10s_11_4_1_U19_n_16}),
        .O({mul_2s_8s_10_1_1_U3_n_0,mul_2s_8s_10_1_1_U3_n_1,mul_2s_8s_10_1_1_U3_n_2,mul_2s_8s_10_1_1_U3_n_3}),
        .Q({mac_muladd_8s_2s_10s_11_4_1_U19_n_17,mac_muladd_8s_2s_10s_11_4_1_U19_n_18,mac_muladd_8s_2s_10s_11_4_1_U19_n_19,mac_muladd_8s_2s_10s_11_4_1_U19_n_20,mac_muladd_8s_2s_10s_11_4_1_U19_n_21,mac_muladd_8s_2s_10s_11_4_1_U19_n_22,mac_muladd_8s_2s_10s_11_4_1_U19_n_23,mac_muladd_8s_2s_10s_11_4_1_U19_n_24}),
        .S({mac_muladd_8s_2s_10s_11_4_1_U19_n_9,mac_muladd_8s_2s_10s_11_4_1_U19_n_10,mac_muladd_8s_2s_10s_11_4_1_U19_n_11,mac_muladd_8s_2s_10s_11_4_1_U19_n_12}),
        .\W1_4_0_int_reg_reg[0] (\W1_4_0_int_reg_reg[0]_1 ),
        .W1_5_0_int_reg(W1_5_0_int_reg),
        .\a_reg_reg[0] (mac_muladd_8s_2s_10s_11_4_1_U19_n_50),
        .\a_reg_reg[0]_0 (mac_muladd_8s_2s_10s_11_4_1_U19_n_51),
        .\a_reg_reg[2] ({mac_muladd_8s_2s_10s_11_4_1_U19_n_25,mac_muladd_8s_2s_10s_11_4_1_U19_n_26,mac_muladd_8s_2s_10s_11_4_1_U19_n_27}),
        .\a_reg_reg[2]_0 ({mac_muladd_8s_2s_10s_11_4_1_U19_n_32,mac_muladd_8s_2s_10s_11_4_1_U19_n_33,mac_muladd_8s_2s_10s_11_4_1_U19_n_34}),
        .\a_reg_reg[2]_1 ({mac_muladd_8s_2s_10s_11_4_1_U19_n_39,mac_muladd_8s_2s_10s_11_4_1_U19_n_40,mac_muladd_8s_2s_10s_11_4_1_U19_n_41}),
        .\a_reg_reg[6] ({mac_muladd_8s_2s_10s_11_4_1_U19_n_28,mac_muladd_8s_2s_10s_11_4_1_U19_n_29,mac_muladd_8s_2s_10s_11_4_1_U19_n_30,mac_muladd_8s_2s_10s_11_4_1_U19_n_31}),
        .\a_reg_reg[6]_0 ({mac_muladd_8s_2s_10s_11_4_1_U19_n_35,mac_muladd_8s_2s_10s_11_4_1_U19_n_36,mac_muladd_8s_2s_10s_11_4_1_U19_n_37,mac_muladd_8s_2s_10s_11_4_1_U19_n_38}),
        .\a_reg_reg[6]_1 ({mac_muladd_8s_2s_10s_11_4_1_U19_n_42,mac_muladd_8s_2s_10s_11_4_1_U19_n_43,mac_muladd_8s_2s_10s_11_4_1_U19_n_44,mac_muladd_8s_2s_10s_11_4_1_U19_n_45}),
        .\a_reg_reg[6]_2 (mac_muladd_8s_2s_10s_11_4_1_U19_n_52),
        .\a_reg_reg[6]_3 (mac_muladd_8s_2s_10s_11_4_1_U19_n_53),
        .\a_reg_reg[6]_4 (mac_muladd_8s_2s_10s_11_4_1_U19_n_54),
        .\a_reg_reg[7] (input_5_val_int_reg),
        .ap_clk(ap_clk),
        .\b_reg_reg[0] (\b_reg_reg[0]_5 ),
        .\b_reg_reg[0]_0 (\b_reg_reg[0]_30 ),
        .\b_reg_reg[0]_1 (\b_reg_reg[0]_34 ),
        .\b_reg_reg[1] (\b_reg_reg[1]_10 ),
        .\b_reg_reg[1]_0 (\b_reg_reg[1]_22 ),
        .input_4_val_read_reg_937_pp0_iter1_reg(input_4_val_read_reg_937_pp0_iter1_reg[7:3]),
        .input_4_val_read_reg_937_pp0_iter1_reg_2({input_4_val_read_reg_937_pp0_iter1_reg_2[7:3],input_4_val_read_reg_937_pp0_iter1_reg_2[0]}),
        .\m_reg_reg[0] (\b_reg_reg[0]_3 ),
        .\m_reg_reg[0]_0 (\b_reg_reg[0]_1 ),
        .\m_reg_reg[0]_1 (\b_reg_reg[0] ),
        .\m_reg_reg[4] (\b_reg_reg[1]_9 ),
        .\m_reg_reg[4]_0 (\b_reg_reg[1]_8 ),
        .\m_reg_reg[4]_1 (\b_reg_reg[1]_7 ),
        .\m_reg_reg[8] (\m_reg_reg[8]_0 ),
        .\p_reg_reg[10] ({mac_muladd_8s_2s_10s_11_4_1_U19_n_55,mac_muladd_8s_2s_10s_11_4_1_U19_n_56,mac_muladd_8s_2s_10s_11_4_1_U19_n_57,mac_muladd_8s_2s_10s_11_4_1_U19_n_58,mac_muladd_8s_2s_10s_11_4_1_U19_n_59,mac_muladd_8s_2s_10s_11_4_1_U19_n_60,mac_muladd_8s_2s_10s_11_4_1_U19_n_61,mac_muladd_8s_2s_10s_11_4_1_U19_n_62,mac_muladd_8s_2s_10s_11_4_1_U19_n_63,mac_muladd_8s_2s_10s_11_4_1_U19_n_64,mac_muladd_8s_2s_10s_11_4_1_U19_n_65}),
        .\p_reg_reg[10]_0 ({mul_2s_8s_10_1_1_U3_n_4,mul_2s_8s_10_1_1_U3_n_5,mul_2s_8s_10_1_1_U3_n_6,mul_2s_8s_10_1_1_U3_n_7}),
        .\p_reg_reg[3] (W1_4_0_int_reg[0]),
        .tmp_product__0_carry__0(W1_4_0_int_reg[1]));
  bd_0_hls_inst_0_train_step_mac_muladd_8s_2s_10s_11_4_1_112 mac_muladd_8s_2s_10s_11_4_1_U20
       (.CO(mul_2s_8s_10_1_1_U4_n_12),
        .D(mac_muladd_8s_2s_10s_11_4_1_U20_n_61),
        .DI({mac_muladd_8s_2s_10s_11_4_1_U20_n_13,mac_muladd_8s_2s_10s_11_4_1_U20_n_14,mac_muladd_8s_2s_10s_11_4_1_U20_n_15,mac_muladd_8s_2s_10s_11_4_1_U20_n_16}),
        .O({mul_2s_8s_10_1_1_U4_n_0,mul_2s_8s_10_1_1_U4_n_1,mul_2s_8s_10_1_1_U4_n_2,mul_2s_8s_10_1_1_U4_n_3}),
        .Q({mac_muladd_8s_2s_10s_11_4_1_U20_n_17,mac_muladd_8s_2s_10s_11_4_1_U20_n_18,mac_muladd_8s_2s_10s_11_4_1_U20_n_19,mac_muladd_8s_2s_10s_11_4_1_U20_n_20,mac_muladd_8s_2s_10s_11_4_1_U20_n_21,mac_muladd_8s_2s_10s_11_4_1_U20_n_22,mac_muladd_8s_2s_10s_11_4_1_U20_n_23,mac_muladd_8s_2s_10s_11_4_1_U20_n_24}),
        .S({mac_muladd_8s_2s_10s_11_4_1_U20_n_9,mac_muladd_8s_2s_10s_11_4_1_U20_n_10,mac_muladd_8s_2s_10s_11_4_1_U20_n_11,mac_muladd_8s_2s_10s_11_4_1_U20_n_12}),
        .\W1_6_0_int_reg_reg[0] (\W1_6_0_int_reg_reg[0]_1 ),
        .W1_7_0_int_reg(W1_7_0_int_reg),
        .\a_reg_reg[0] (mac_muladd_8s_2s_10s_11_4_1_U20_n_62),
        .\a_reg_reg[0]_0 (mac_muladd_8s_2s_10s_11_4_1_U20_n_63),
        .\a_reg_reg[2] ({mac_muladd_8s_2s_10s_11_4_1_U20_n_25,mac_muladd_8s_2s_10s_11_4_1_U20_n_26,mac_muladd_8s_2s_10s_11_4_1_U20_n_27}),
        .\a_reg_reg[2]_0 ({mac_muladd_8s_2s_10s_11_4_1_U20_n_32,mac_muladd_8s_2s_10s_11_4_1_U20_n_33,mac_muladd_8s_2s_10s_11_4_1_U20_n_34}),
        .\a_reg_reg[2]_1 ({mac_muladd_8s_2s_10s_11_4_1_U20_n_39,mac_muladd_8s_2s_10s_11_4_1_U20_n_40,mac_muladd_8s_2s_10s_11_4_1_U20_n_41}),
        .\a_reg_reg[6] ({mac_muladd_8s_2s_10s_11_4_1_U20_n_28,mac_muladd_8s_2s_10s_11_4_1_U20_n_29,mac_muladd_8s_2s_10s_11_4_1_U20_n_30,mac_muladd_8s_2s_10s_11_4_1_U20_n_31}),
        .\a_reg_reg[6]_0 ({mac_muladd_8s_2s_10s_11_4_1_U20_n_35,mac_muladd_8s_2s_10s_11_4_1_U20_n_36,mac_muladd_8s_2s_10s_11_4_1_U20_n_37,mac_muladd_8s_2s_10s_11_4_1_U20_n_38}),
        .\a_reg_reg[6]_1 ({mac_muladd_8s_2s_10s_11_4_1_U20_n_42,mac_muladd_8s_2s_10s_11_4_1_U20_n_43,mac_muladd_8s_2s_10s_11_4_1_U20_n_44,mac_muladd_8s_2s_10s_11_4_1_U20_n_45}),
        .\a_reg_reg[6]_2 (mac_muladd_8s_2s_10s_11_4_1_U20_n_64),
        .\a_reg_reg[6]_3 (mac_muladd_8s_2s_10s_11_4_1_U20_n_65),
        .\a_reg_reg[6]_4 (mac_muladd_8s_2s_10s_11_4_1_U20_n_66),
        .\a_reg_reg[7] (input_7_val_int_reg),
        .\add_ln56_5_reg_1154_reg[11] (mac_muladd_8s_2s_10s_11_4_1_U19_n_55),
        .ap_clk(ap_clk),
        .\b_reg_reg[0] (\b_reg_reg[0]_6 ),
        .\b_reg_reg[0]_0 (\b_reg_reg[0]_38 ),
        .\b_reg_reg[0]_1 (\b_reg_reg[0]_42 ),
        .\b_reg_reg[1] (\b_reg_reg[1]_2 ),
        .\b_reg_reg[1]_0 (\b_reg_reg[1]_26 ),
        .input_6_val_read_reg_932_pp0_iter1_reg(input_6_val_read_reg_932_pp0_iter1_reg[7:3]),
        .input_6_val_read_reg_932_pp0_iter1_reg_3({input_6_val_read_reg_932_pp0_iter1_reg_3[7:3],input_6_val_read_reg_932_pp0_iter1_reg_3[0]}),
        .\m_reg_reg[0] (\b_reg_reg[0]_4 ),
        .\m_reg_reg[0]_0 (\b_reg_reg[0]_2 ),
        .\m_reg_reg[0]_1 (\b_reg_reg[0]_0 ),
        .\m_reg_reg[4] (\b_reg_reg[1]_1 ),
        .\m_reg_reg[4]_0 (\b_reg_reg[1]_0 ),
        .\m_reg_reg[4]_1 (\b_reg_reg[1] ),
        .\m_reg_reg[8] (\m_reg_reg[8]_1 ),
        .\p_reg_reg[10] (mac_muladd_8s_2s_10s_11_4_1_U20_n_49),
        .\p_reg_reg[10]_0 ({mac_muladd_8s_2s_10s_11_4_1_U20_n_50,mac_muladd_8s_2s_10s_11_4_1_U20_n_51,mac_muladd_8s_2s_10s_11_4_1_U20_n_52,mac_muladd_8s_2s_10s_11_4_1_U20_n_53,mac_muladd_8s_2s_10s_11_4_1_U20_n_54,mac_muladd_8s_2s_10s_11_4_1_U20_n_55,mac_muladd_8s_2s_10s_11_4_1_U20_n_56,mac_muladd_8s_2s_10s_11_4_1_U20_n_57,mac_muladd_8s_2s_10s_11_4_1_U20_n_58,mac_muladd_8s_2s_10s_11_4_1_U20_n_59,mac_muladd_8s_2s_10s_11_4_1_U20_n_60}),
        .\p_reg_reg[10]_1 ({mul_2s_8s_10_1_1_U4_n_4,mul_2s_8s_10_1_1_U4_n_5,mul_2s_8s_10_1_1_U4_n_6,mul_2s_8s_10_1_1_U4_n_7}),
        .\p_reg_reg[3] (W1_6_0_int_reg[0]),
        .tmp_product__0_carry__0(W1_6_0_int_reg[1]));
  bd_0_hls_inst_0_train_step_mac_muladd_8s_2s_10s_11_4_1_113 mac_muladd_8s_2s_10s_11_4_1_U21
       (.CO(mul_2s_8s_10_1_1_U5_n_12),
        .D(mac_muladd_8s_2s_10s_11_4_1_U17_n_49),
        .DI({mac_muladd_8s_2s_10s_11_4_1_U21_n_13,mac_muladd_8s_2s_10s_11_4_1_U21_n_14,mac_muladd_8s_2s_10s_11_4_1_U21_n_15,mac_muladd_8s_2s_10s_11_4_1_U21_n_16}),
        .O({mul_2s_8s_10_1_1_U5_n_0,mul_2s_8s_10_1_1_U5_n_1,mul_2s_8s_10_1_1_U5_n_2,mul_2s_8s_10_1_1_U5_n_3}),
        .Q(Q),
        .S({mac_muladd_8s_2s_10s_11_4_1_U21_n_9,mac_muladd_8s_2s_10s_11_4_1_U21_n_10,mac_muladd_8s_2s_10s_11_4_1_U21_n_11,mac_muladd_8s_2s_10s_11_4_1_U21_n_12}),
        .W1_0_1_int_reg(W1_0_1_int_reg),
        .\W1_1_1_int_reg_reg[0] (\W1_1_1_int_reg_reg[0]_1 ),
        .ap_clk(ap_clk),
        .\b_reg_reg[0] (\b_reg_reg[0]_11 ),
        .\b_reg_reg[0]_0 (\b_reg_reg[0]_15 ),
        .\b_reg_reg[0]_1 (\b_reg_reg[0]_19 ),
        .\b_reg_reg[1] (\b_reg_reg[1]_13 ),
        .\b_reg_reg[1]_0 (\b_reg_reg[1]_15 ),
        .input_1_val_read_reg_947_pp0_iter1_reg(input_1_val_read_reg_947_pp0_iter1_reg[7:3]),
        .input_1_val_read_reg_947_pp0_iter1_reg_0({input_1_val_read_reg_947_pp0_iter1_reg_0[7:3],input_1_val_read_reg_947_pp0_iter1_reg_0[0]}),
        .\m_reg_reg[4] ({mac_muladd_8s_2s_10s_11_4_1_U17_n_25,mac_muladd_8s_2s_10s_11_4_1_U17_n_26,mac_muladd_8s_2s_10s_11_4_1_U17_n_27}),
        .\m_reg_reg[8] (mac_muladd_8s_2s_10s_11_4_1_U17_n_52),
        .\m_reg_reg[8]_0 ({mac_muladd_8s_2s_10s_11_4_1_U17_n_28,mac_muladd_8s_2s_10s_11_4_1_U17_n_29,mac_muladd_8s_2s_10s_11_4_1_U17_n_30,mac_muladd_8s_2s_10s_11_4_1_U17_n_31}),
        .\m_reg_reg[8]_1 (a_reg),
        .\p_reg_reg[10] ({mac_muladd_8s_2s_10s_11_4_1_U21_n_20,mac_muladd_8s_2s_10s_11_4_1_U21_n_21,mac_muladd_8s_2s_10s_11_4_1_U21_n_22,mac_muladd_8s_2s_10s_11_4_1_U21_n_23,mac_muladd_8s_2s_10s_11_4_1_U21_n_24,mac_muladd_8s_2s_10s_11_4_1_U21_n_25,mac_muladd_8s_2s_10s_11_4_1_U21_n_26,mac_muladd_8s_2s_10s_11_4_1_U21_n_27,mac_muladd_8s_2s_10s_11_4_1_U21_n_28,mac_muladd_8s_2s_10s_11_4_1_U21_n_29,mac_muladd_8s_2s_10s_11_4_1_U21_n_30}),
        .\p_reg_reg[10]_0 ({mul_2s_8s_10_1_1_U5_n_4,mul_2s_8s_10_1_1_U5_n_5,mul_2s_8s_10_1_1_U5_n_6,mul_2s_8s_10_1_1_U5_n_7}),
        .\p_reg_reg[3] (W1_1_1_int_reg[0]),
        .tmp_product__0_carry__0(W1_1_1_int_reg[1]));
  bd_0_hls_inst_0_train_step_mac_muladd_8s_2s_10s_11_4_1_114 mac_muladd_8s_2s_10s_11_4_1_U22
       (.CO(mul_2s_8s_10_1_1_U6_n_12),
        .D(mac_muladd_8s_2s_10s_11_4_1_U18_n_49),
        .DI({mac_muladd_8s_2s_10s_11_4_1_U22_n_13,mac_muladd_8s_2s_10s_11_4_1_U22_n_14,mac_muladd_8s_2s_10s_11_4_1_U22_n_15,mac_muladd_8s_2s_10s_11_4_1_U22_n_16}),
        .O({mul_2s_8s_10_1_1_U6_n_0,mul_2s_8s_10_1_1_U6_n_1,mul_2s_8s_10_1_1_U6_n_2,mul_2s_8s_10_1_1_U6_n_3}),
        .Q({mac_muladd_8s_2s_10s_11_4_1_U18_n_17,mac_muladd_8s_2s_10s_11_4_1_U18_n_18,mac_muladd_8s_2s_10s_11_4_1_U18_n_19,mac_muladd_8s_2s_10s_11_4_1_U18_n_20,mac_muladd_8s_2s_10s_11_4_1_U18_n_21,mac_muladd_8s_2s_10s_11_4_1_U18_n_22,mac_muladd_8s_2s_10s_11_4_1_U18_n_23,mac_muladd_8s_2s_10s_11_4_1_U18_n_24}),
        .S({mac_muladd_8s_2s_10s_11_4_1_U22_n_9,mac_muladd_8s_2s_10s_11_4_1_U22_n_10,mac_muladd_8s_2s_10s_11_4_1_U22_n_11,mac_muladd_8s_2s_10s_11_4_1_U22_n_12}),
        .\W1_2_1_int_reg_reg[0] (\W1_2_1_int_reg_reg[0]_1 ),
        .W1_3_1_int_reg(W1_3_1_int_reg),
        .ap_clk(ap_clk),
        .\b_reg_reg[0] (\b_reg_reg[0]_12 ),
        .\b_reg_reg[0]_0 (\b_reg_reg[0]_23 ),
        .\b_reg_reg[0]_1 (\b_reg_reg[0]_27 ),
        .\b_reg_reg[1] (\b_reg_reg[1]_5 ),
        .\b_reg_reg[1]_0 (\b_reg_reg[1]_19 ),
        .input_2_val_read_reg_942_pp0_iter1_reg(input_2_val_read_reg_942_pp0_iter1_reg[7:3]),
        .input_2_val_read_reg_942_pp0_iter1_reg_1({input_2_val_read_reg_942_pp0_iter1_reg_1[7:3],input_2_val_read_reg_942_pp0_iter1_reg_1[0]}),
        .\m_reg_reg[4] ({mac_muladd_8s_2s_10s_11_4_1_U18_n_25,mac_muladd_8s_2s_10s_11_4_1_U18_n_26,mac_muladd_8s_2s_10s_11_4_1_U18_n_27}),
        .\m_reg_reg[8] (mac_muladd_8s_2s_10s_11_4_1_U18_n_52),
        .\m_reg_reg[8]_0 ({mac_muladd_8s_2s_10s_11_4_1_U18_n_28,mac_muladd_8s_2s_10s_11_4_1_U18_n_29,mac_muladd_8s_2s_10s_11_4_1_U18_n_30,mac_muladd_8s_2s_10s_11_4_1_U18_n_31}),
        .\m_reg_reg[8]_1 (\m_reg_reg[8] ),
        .\p_reg_reg[10] ({mac_muladd_8s_2s_10s_11_4_1_U22_n_20,mac_muladd_8s_2s_10s_11_4_1_U22_n_21,mac_muladd_8s_2s_10s_11_4_1_U22_n_22,mac_muladd_8s_2s_10s_11_4_1_U22_n_23,mac_muladd_8s_2s_10s_11_4_1_U22_n_24,mac_muladd_8s_2s_10s_11_4_1_U22_n_25,mac_muladd_8s_2s_10s_11_4_1_U22_n_26,mac_muladd_8s_2s_10s_11_4_1_U22_n_27,mac_muladd_8s_2s_10s_11_4_1_U22_n_28,mac_muladd_8s_2s_10s_11_4_1_U22_n_29,mac_muladd_8s_2s_10s_11_4_1_U22_n_30}),
        .\p_reg_reg[10]_0 ({mul_2s_8s_10_1_1_U6_n_4,mul_2s_8s_10_1_1_U6_n_5,mul_2s_8s_10_1_1_U6_n_6,mul_2s_8s_10_1_1_U6_n_7}),
        .\p_reg_reg[3] (W1_2_1_int_reg[0]),
        .tmp_product__0_carry__0(W1_2_1_int_reg[1]));
  bd_0_hls_inst_0_train_step_mac_muladd_8s_2s_10s_11_4_1_115 mac_muladd_8s_2s_10s_11_4_1_U23
       (.CO(mul_2s_8s_10_1_1_U7_n_12),
        .D(mac_muladd_8s_2s_10s_11_4_1_U19_n_49),
        .DI({mac_muladd_8s_2s_10s_11_4_1_U23_n_13,mac_muladd_8s_2s_10s_11_4_1_U23_n_14,mac_muladd_8s_2s_10s_11_4_1_U23_n_15,mac_muladd_8s_2s_10s_11_4_1_U23_n_16}),
        .O({mul_2s_8s_10_1_1_U7_n_0,mul_2s_8s_10_1_1_U7_n_1,mul_2s_8s_10_1_1_U7_n_2,mul_2s_8s_10_1_1_U7_n_3}),
        .Q({mac_muladd_8s_2s_10s_11_4_1_U19_n_17,mac_muladd_8s_2s_10s_11_4_1_U19_n_18,mac_muladd_8s_2s_10s_11_4_1_U19_n_19,mac_muladd_8s_2s_10s_11_4_1_U19_n_20,mac_muladd_8s_2s_10s_11_4_1_U19_n_21,mac_muladd_8s_2s_10s_11_4_1_U19_n_22,mac_muladd_8s_2s_10s_11_4_1_U19_n_23,mac_muladd_8s_2s_10s_11_4_1_U19_n_24}),
        .S({mac_muladd_8s_2s_10s_11_4_1_U23_n_9,mac_muladd_8s_2s_10s_11_4_1_U23_n_10,mac_muladd_8s_2s_10s_11_4_1_U23_n_11,mac_muladd_8s_2s_10s_11_4_1_U23_n_12}),
        .\W1_4_1_int_reg_reg[0] (\W1_4_1_int_reg_reg[0]_1 ),
        .W1_5_1_int_reg(W1_5_1_int_reg),
        .ap_clk(ap_clk),
        .\b_reg_reg[0] (\b_reg_reg[0]_3 ),
        .\b_reg_reg[0]_0 (\b_reg_reg[0]_31 ),
        .\b_reg_reg[0]_1 (\b_reg_reg[0]_35 ),
        .\b_reg_reg[1] (\b_reg_reg[1]_9 ),
        .\b_reg_reg[1]_0 (\b_reg_reg[1]_23 ),
        .input_4_val_read_reg_937_pp0_iter1_reg(input_4_val_read_reg_937_pp0_iter1_reg[7:3]),
        .input_4_val_read_reg_937_pp0_iter1_reg_2({input_4_val_read_reg_937_pp0_iter1_reg_2[7:3],input_4_val_read_reg_937_pp0_iter1_reg_2[0]}),
        .\m_reg_reg[4] ({mac_muladd_8s_2s_10s_11_4_1_U19_n_25,mac_muladd_8s_2s_10s_11_4_1_U19_n_26,mac_muladd_8s_2s_10s_11_4_1_U19_n_27}),
        .\m_reg_reg[8] (mac_muladd_8s_2s_10s_11_4_1_U19_n_52),
        .\m_reg_reg[8]_0 ({mac_muladd_8s_2s_10s_11_4_1_U19_n_28,mac_muladd_8s_2s_10s_11_4_1_U19_n_29,mac_muladd_8s_2s_10s_11_4_1_U19_n_30,mac_muladd_8s_2s_10s_11_4_1_U19_n_31}),
        .\m_reg_reg[8]_1 (\m_reg_reg[8]_0 ),
        .\p_reg_reg[10] ({mac_muladd_8s_2s_10s_11_4_1_U23_n_20,mac_muladd_8s_2s_10s_11_4_1_U23_n_21,mac_muladd_8s_2s_10s_11_4_1_U23_n_22,mac_muladd_8s_2s_10s_11_4_1_U23_n_23,mac_muladd_8s_2s_10s_11_4_1_U23_n_24,mac_muladd_8s_2s_10s_11_4_1_U23_n_25,mac_muladd_8s_2s_10s_11_4_1_U23_n_26,mac_muladd_8s_2s_10s_11_4_1_U23_n_27,mac_muladd_8s_2s_10s_11_4_1_U23_n_28,mac_muladd_8s_2s_10s_11_4_1_U23_n_29,mac_muladd_8s_2s_10s_11_4_1_U23_n_30}),
        .\p_reg_reg[10]_0 ({mul_2s_8s_10_1_1_U7_n_4,mul_2s_8s_10_1_1_U7_n_5,mul_2s_8s_10_1_1_U7_n_6,mul_2s_8s_10_1_1_U7_n_7}),
        .\p_reg_reg[3] (W1_4_1_int_reg[0]),
        .tmp_product__0_carry__0(W1_4_1_int_reg[1]));
  bd_0_hls_inst_0_train_step_mac_muladd_8s_2s_10s_11_4_1_116 mac_muladd_8s_2s_10s_11_4_1_U24
       (.CO(mul_2s_8s_10_1_1_U8_n_12),
        .D(mac_muladd_8s_2s_10s_11_4_1_U20_n_61),
        .DI({mac_muladd_8s_2s_10s_11_4_1_U24_n_13,mac_muladd_8s_2s_10s_11_4_1_U24_n_14,mac_muladd_8s_2s_10s_11_4_1_U24_n_15,mac_muladd_8s_2s_10s_11_4_1_U24_n_16}),
        .O({mul_2s_8s_10_1_1_U8_n_0,mul_2s_8s_10_1_1_U8_n_1,mul_2s_8s_10_1_1_U8_n_2,mul_2s_8s_10_1_1_U8_n_3}),
        .Q({mac_muladd_8s_2s_10s_11_4_1_U20_n_17,mac_muladd_8s_2s_10s_11_4_1_U20_n_18,mac_muladd_8s_2s_10s_11_4_1_U20_n_19,mac_muladd_8s_2s_10s_11_4_1_U20_n_20,mac_muladd_8s_2s_10s_11_4_1_U20_n_21,mac_muladd_8s_2s_10s_11_4_1_U20_n_22,mac_muladd_8s_2s_10s_11_4_1_U20_n_23,mac_muladd_8s_2s_10s_11_4_1_U20_n_24}),
        .S({mac_muladd_8s_2s_10s_11_4_1_U24_n_9,mac_muladd_8s_2s_10s_11_4_1_U24_n_10,mac_muladd_8s_2s_10s_11_4_1_U24_n_11,mac_muladd_8s_2s_10s_11_4_1_U24_n_12}),
        .\W1_6_1_int_reg_reg[0] (\W1_6_1_int_reg_reg[0]_1 ),
        .W1_7_1_int_reg(W1_7_1_int_reg),
        .\add_ln56_12_reg_1169_reg[11] (mac_muladd_8s_2s_10s_11_4_1_U23_n_20),
        .ap_clk(ap_clk),
        .\b_reg_reg[0] (\b_reg_reg[0]_4 ),
        .\b_reg_reg[0]_0 (\b_reg_reg[0]_39 ),
        .\b_reg_reg[0]_1 (\b_reg_reg[0]_43 ),
        .\b_reg_reg[1] (\b_reg_reg[1]_1 ),
        .\b_reg_reg[1]_0 (\b_reg_reg[1]_27 ),
        .input_6_val_read_reg_932_pp0_iter1_reg(input_6_val_read_reg_932_pp0_iter1_reg[7:3]),
        .input_6_val_read_reg_932_pp0_iter1_reg_3({input_6_val_read_reg_932_pp0_iter1_reg_3[7:3],input_6_val_read_reg_932_pp0_iter1_reg_3[0]}),
        .\m_reg_reg[4] ({mac_muladd_8s_2s_10s_11_4_1_U20_n_25,mac_muladd_8s_2s_10s_11_4_1_U20_n_26,mac_muladd_8s_2s_10s_11_4_1_U20_n_27}),
        .\m_reg_reg[8] (mac_muladd_8s_2s_10s_11_4_1_U20_n_64),
        .\m_reg_reg[8]_0 ({mac_muladd_8s_2s_10s_11_4_1_U20_n_28,mac_muladd_8s_2s_10s_11_4_1_U20_n_29,mac_muladd_8s_2s_10s_11_4_1_U20_n_30,mac_muladd_8s_2s_10s_11_4_1_U20_n_31}),
        .\m_reg_reg[8]_1 (\m_reg_reg[8]_1 ),
        .\p_reg_reg[10] (mac_muladd_8s_2s_10s_11_4_1_U24_n_20),
        .\p_reg_reg[10]_0 ({mac_muladd_8s_2s_10s_11_4_1_U24_n_21,mac_muladd_8s_2s_10s_11_4_1_U24_n_22,mac_muladd_8s_2s_10s_11_4_1_U24_n_23,mac_muladd_8s_2s_10s_11_4_1_U24_n_24,mac_muladd_8s_2s_10s_11_4_1_U24_n_25,mac_muladd_8s_2s_10s_11_4_1_U24_n_26,mac_muladd_8s_2s_10s_11_4_1_U24_n_27,mac_muladd_8s_2s_10s_11_4_1_U24_n_28,mac_muladd_8s_2s_10s_11_4_1_U24_n_29,mac_muladd_8s_2s_10s_11_4_1_U24_n_30,mac_muladd_8s_2s_10s_11_4_1_U24_n_31}),
        .\p_reg_reg[10]_1 ({mul_2s_8s_10_1_1_U8_n_4,mul_2s_8s_10_1_1_U8_n_5,mul_2s_8s_10_1_1_U8_n_6,mul_2s_8s_10_1_1_U8_n_7}),
        .\p_reg_reg[3] (W1_6_1_int_reg[0]),
        .tmp_product__0_carry__0(W1_6_1_int_reg[1]));
  bd_0_hls_inst_0_train_step_mac_muladd_8s_2s_10s_11_4_1_117 mac_muladd_8s_2s_10s_11_4_1_U25
       (.CO(mul_2s_8s_10_1_1_U9_n_12),
        .D(mac_muladd_8s_2s_10s_11_4_1_U17_n_50),
        .DI({mac_muladd_8s_2s_10s_11_4_1_U25_n_13,mac_muladd_8s_2s_10s_11_4_1_U25_n_14,mac_muladd_8s_2s_10s_11_4_1_U25_n_15,mac_muladd_8s_2s_10s_11_4_1_U25_n_16}),
        .O({mul_2s_8s_10_1_1_U9_n_0,mul_2s_8s_10_1_1_U9_n_1,mul_2s_8s_10_1_1_U9_n_2,mul_2s_8s_10_1_1_U9_n_3}),
        .Q(Q),
        .S({mac_muladd_8s_2s_10s_11_4_1_U25_n_9,mac_muladd_8s_2s_10s_11_4_1_U25_n_10,mac_muladd_8s_2s_10s_11_4_1_U25_n_11,mac_muladd_8s_2s_10s_11_4_1_U25_n_12}),
        .W1_0_2_int_reg(W1_0_2_int_reg),
        .\W1_1_2_int_reg_reg[0] (\W1_1_2_int_reg_reg[0]_1 ),
        .ap_clk(ap_clk),
        .\b_reg_reg[0] (\b_reg_reg[0]_9 ),
        .\b_reg_reg[0]_0 (\b_reg_reg[0]_16 ),
        .\b_reg_reg[0]_1 (\b_reg_reg[0]_20 ),
        .\b_reg_reg[1] (\b_reg_reg[1]_12 ),
        .\b_reg_reg[1]_0 (\b_reg_reg[1]_16 ),
        .input_1_val_read_reg_947_pp0_iter1_reg(input_1_val_read_reg_947_pp0_iter1_reg[7:3]),
        .input_1_val_read_reg_947_pp0_iter1_reg_0({input_1_val_read_reg_947_pp0_iter1_reg_0[7:3],input_1_val_read_reg_947_pp0_iter1_reg_0[0]}),
        .\m_reg_reg[4] ({mac_muladd_8s_2s_10s_11_4_1_U17_n_32,mac_muladd_8s_2s_10s_11_4_1_U17_n_33,mac_muladd_8s_2s_10s_11_4_1_U17_n_34}),
        .\m_reg_reg[8] (mac_muladd_8s_2s_10s_11_4_1_U17_n_53),
        .\m_reg_reg[8]_0 ({mac_muladd_8s_2s_10s_11_4_1_U17_n_35,mac_muladd_8s_2s_10s_11_4_1_U17_n_36,mac_muladd_8s_2s_10s_11_4_1_U17_n_37,mac_muladd_8s_2s_10s_11_4_1_U17_n_38}),
        .\m_reg_reg[8]_1 (a_reg),
        .\p_reg_reg[10] ({mac_muladd_8s_2s_10s_11_4_1_U25_n_20,mac_muladd_8s_2s_10s_11_4_1_U25_n_21,mac_muladd_8s_2s_10s_11_4_1_U25_n_22,mac_muladd_8s_2s_10s_11_4_1_U25_n_23,mac_muladd_8s_2s_10s_11_4_1_U25_n_24,mac_muladd_8s_2s_10s_11_4_1_U25_n_25,mac_muladd_8s_2s_10s_11_4_1_U25_n_26,mac_muladd_8s_2s_10s_11_4_1_U25_n_27,mac_muladd_8s_2s_10s_11_4_1_U25_n_28,mac_muladd_8s_2s_10s_11_4_1_U25_n_29,mac_muladd_8s_2s_10s_11_4_1_U25_n_30}),
        .\p_reg_reg[10]_0 ({mul_2s_8s_10_1_1_U9_n_4,mul_2s_8s_10_1_1_U9_n_5,mul_2s_8s_10_1_1_U9_n_6,mul_2s_8s_10_1_1_U9_n_7}),
        .\p_reg_reg[3] (W1_1_2_int_reg[0]),
        .tmp_product__0_carry__0(W1_1_2_int_reg[1]));
  bd_0_hls_inst_0_train_step_mac_muladd_8s_2s_10s_11_4_1_118 mac_muladd_8s_2s_10s_11_4_1_U26
       (.CO(mul_2s_8s_10_1_1_U10_n_12),
        .D(mac_muladd_8s_2s_10s_11_4_1_U18_n_50),
        .DI({mac_muladd_8s_2s_10s_11_4_1_U26_n_13,mac_muladd_8s_2s_10s_11_4_1_U26_n_14,mac_muladd_8s_2s_10s_11_4_1_U26_n_15,mac_muladd_8s_2s_10s_11_4_1_U26_n_16}),
        .O({mul_2s_8s_10_1_1_U10_n_0,mul_2s_8s_10_1_1_U10_n_1,mul_2s_8s_10_1_1_U10_n_2,mul_2s_8s_10_1_1_U10_n_3}),
        .Q({mac_muladd_8s_2s_10s_11_4_1_U18_n_17,mac_muladd_8s_2s_10s_11_4_1_U18_n_18,mac_muladd_8s_2s_10s_11_4_1_U18_n_19,mac_muladd_8s_2s_10s_11_4_1_U18_n_20,mac_muladd_8s_2s_10s_11_4_1_U18_n_21,mac_muladd_8s_2s_10s_11_4_1_U18_n_22,mac_muladd_8s_2s_10s_11_4_1_U18_n_23,mac_muladd_8s_2s_10s_11_4_1_U18_n_24}),
        .S({mac_muladd_8s_2s_10s_11_4_1_U26_n_9,mac_muladd_8s_2s_10s_11_4_1_U26_n_10,mac_muladd_8s_2s_10s_11_4_1_U26_n_11,mac_muladd_8s_2s_10s_11_4_1_U26_n_12}),
        .\W1_2_2_int_reg_reg[0] (\W1_2_2_int_reg_reg[0]_1 ),
        .W1_3_2_int_reg(W1_3_2_int_reg),
        .ap_clk(ap_clk),
        .\b_reg_reg[0] (\b_reg_reg[0]_10 ),
        .\b_reg_reg[0]_0 (\b_reg_reg[0]_24 ),
        .\b_reg_reg[0]_1 (\b_reg_reg[0]_28 ),
        .\b_reg_reg[1] (\b_reg_reg[1]_4 ),
        .\b_reg_reg[1]_0 (\b_reg_reg[1]_20 ),
        .input_2_val_read_reg_942_pp0_iter1_reg(input_2_val_read_reg_942_pp0_iter1_reg[7:3]),
        .input_2_val_read_reg_942_pp0_iter1_reg_1({input_2_val_read_reg_942_pp0_iter1_reg_1[7:3],input_2_val_read_reg_942_pp0_iter1_reg_1[0]}),
        .\m_reg_reg[4] ({mac_muladd_8s_2s_10s_11_4_1_U18_n_32,mac_muladd_8s_2s_10s_11_4_1_U18_n_33,mac_muladd_8s_2s_10s_11_4_1_U18_n_34}),
        .\m_reg_reg[8] (mac_muladd_8s_2s_10s_11_4_1_U18_n_53),
        .\m_reg_reg[8]_0 ({mac_muladd_8s_2s_10s_11_4_1_U18_n_35,mac_muladd_8s_2s_10s_11_4_1_U18_n_36,mac_muladd_8s_2s_10s_11_4_1_U18_n_37,mac_muladd_8s_2s_10s_11_4_1_U18_n_38}),
        .\m_reg_reg[8]_1 (\m_reg_reg[8] ),
        .\p_reg_reg[10] ({mac_muladd_8s_2s_10s_11_4_1_U26_n_20,mac_muladd_8s_2s_10s_11_4_1_U26_n_21,mac_muladd_8s_2s_10s_11_4_1_U26_n_22,mac_muladd_8s_2s_10s_11_4_1_U26_n_23,mac_muladd_8s_2s_10s_11_4_1_U26_n_24,mac_muladd_8s_2s_10s_11_4_1_U26_n_25,mac_muladd_8s_2s_10s_11_4_1_U26_n_26,mac_muladd_8s_2s_10s_11_4_1_U26_n_27,mac_muladd_8s_2s_10s_11_4_1_U26_n_28,mac_muladd_8s_2s_10s_11_4_1_U26_n_29,mac_muladd_8s_2s_10s_11_4_1_U26_n_30}),
        .\p_reg_reg[10]_0 ({mul_2s_8s_10_1_1_U10_n_4,mul_2s_8s_10_1_1_U10_n_5,mul_2s_8s_10_1_1_U10_n_6,mul_2s_8s_10_1_1_U10_n_7}),
        .\p_reg_reg[3] (W1_2_2_int_reg[0]),
        .tmp_product__0_carry__0(W1_2_2_int_reg[1]));
  bd_0_hls_inst_0_train_step_mac_muladd_8s_2s_10s_11_4_1_119 mac_muladd_8s_2s_10s_11_4_1_U27
       (.CO(mul_2s_8s_10_1_1_U11_n_12),
        .D(mac_muladd_8s_2s_10s_11_4_1_U19_n_50),
        .DI({mac_muladd_8s_2s_10s_11_4_1_U27_n_13,mac_muladd_8s_2s_10s_11_4_1_U27_n_14,mac_muladd_8s_2s_10s_11_4_1_U27_n_15,mac_muladd_8s_2s_10s_11_4_1_U27_n_16}),
        .O({mul_2s_8s_10_1_1_U11_n_0,mul_2s_8s_10_1_1_U11_n_1,mul_2s_8s_10_1_1_U11_n_2,mul_2s_8s_10_1_1_U11_n_3}),
        .Q({mac_muladd_8s_2s_10s_11_4_1_U19_n_17,mac_muladd_8s_2s_10s_11_4_1_U19_n_18,mac_muladd_8s_2s_10s_11_4_1_U19_n_19,mac_muladd_8s_2s_10s_11_4_1_U19_n_20,mac_muladd_8s_2s_10s_11_4_1_U19_n_21,mac_muladd_8s_2s_10s_11_4_1_U19_n_22,mac_muladd_8s_2s_10s_11_4_1_U19_n_23,mac_muladd_8s_2s_10s_11_4_1_U19_n_24}),
        .S({mac_muladd_8s_2s_10s_11_4_1_U27_n_9,mac_muladd_8s_2s_10s_11_4_1_U27_n_10,mac_muladd_8s_2s_10s_11_4_1_U27_n_11,mac_muladd_8s_2s_10s_11_4_1_U27_n_12}),
        .\W1_4_2_int_reg_reg[0] (\W1_4_2_int_reg_reg[0]_1 ),
        .W1_5_2_int_reg(W1_5_2_int_reg),
        .ap_clk(ap_clk),
        .\b_reg_reg[0] (\b_reg_reg[0]_1 ),
        .\b_reg_reg[0]_0 (\b_reg_reg[0]_32 ),
        .\b_reg_reg[0]_1 (\b_reg_reg[0]_36 ),
        .\b_reg_reg[1] (\b_reg_reg[1]_8 ),
        .\b_reg_reg[1]_0 (\b_reg_reg[1]_24 ),
        .input_4_val_read_reg_937_pp0_iter1_reg(input_4_val_read_reg_937_pp0_iter1_reg[7:3]),
        .input_4_val_read_reg_937_pp0_iter1_reg_2({input_4_val_read_reg_937_pp0_iter1_reg_2[7:3],input_4_val_read_reg_937_pp0_iter1_reg_2[0]}),
        .\m_reg_reg[4] ({mac_muladd_8s_2s_10s_11_4_1_U19_n_32,mac_muladd_8s_2s_10s_11_4_1_U19_n_33,mac_muladd_8s_2s_10s_11_4_1_U19_n_34}),
        .\m_reg_reg[8] (mac_muladd_8s_2s_10s_11_4_1_U19_n_53),
        .\m_reg_reg[8]_0 ({mac_muladd_8s_2s_10s_11_4_1_U19_n_35,mac_muladd_8s_2s_10s_11_4_1_U19_n_36,mac_muladd_8s_2s_10s_11_4_1_U19_n_37,mac_muladd_8s_2s_10s_11_4_1_U19_n_38}),
        .\m_reg_reg[8]_1 (\m_reg_reg[8]_0 ),
        .\p_reg_reg[10] ({mac_muladd_8s_2s_10s_11_4_1_U27_n_20,mac_muladd_8s_2s_10s_11_4_1_U27_n_21,mac_muladd_8s_2s_10s_11_4_1_U27_n_22,mac_muladd_8s_2s_10s_11_4_1_U27_n_23,mac_muladd_8s_2s_10s_11_4_1_U27_n_24,mac_muladd_8s_2s_10s_11_4_1_U27_n_25,mac_muladd_8s_2s_10s_11_4_1_U27_n_26,mac_muladd_8s_2s_10s_11_4_1_U27_n_27,mac_muladd_8s_2s_10s_11_4_1_U27_n_28,mac_muladd_8s_2s_10s_11_4_1_U27_n_29,mac_muladd_8s_2s_10s_11_4_1_U27_n_30}),
        .\p_reg_reg[10]_0 ({mul_2s_8s_10_1_1_U11_n_4,mul_2s_8s_10_1_1_U11_n_5,mul_2s_8s_10_1_1_U11_n_6,mul_2s_8s_10_1_1_U11_n_7}),
        .\p_reg_reg[3] (W1_4_2_int_reg[0]),
        .tmp_product__0_carry__0(W1_4_2_int_reg[1]));
  bd_0_hls_inst_0_train_step_mac_muladd_8s_2s_10s_11_4_1_120 mac_muladd_8s_2s_10s_11_4_1_U28
       (.CO(mul_2s_8s_10_1_1_U12_n_12),
        .D(mac_muladd_8s_2s_10s_11_4_1_U20_n_62),
        .DI({mac_muladd_8s_2s_10s_11_4_1_U28_n_13,mac_muladd_8s_2s_10s_11_4_1_U28_n_14,mac_muladd_8s_2s_10s_11_4_1_U28_n_15,mac_muladd_8s_2s_10s_11_4_1_U28_n_16}),
        .O({mul_2s_8s_10_1_1_U12_n_0,mul_2s_8s_10_1_1_U12_n_1,mul_2s_8s_10_1_1_U12_n_2,mul_2s_8s_10_1_1_U12_n_3}),
        .Q({mac_muladd_8s_2s_10s_11_4_1_U20_n_17,mac_muladd_8s_2s_10s_11_4_1_U20_n_18,mac_muladd_8s_2s_10s_11_4_1_U20_n_19,mac_muladd_8s_2s_10s_11_4_1_U20_n_20,mac_muladd_8s_2s_10s_11_4_1_U20_n_21,mac_muladd_8s_2s_10s_11_4_1_U20_n_22,mac_muladd_8s_2s_10s_11_4_1_U20_n_23,mac_muladd_8s_2s_10s_11_4_1_U20_n_24}),
        .S({mac_muladd_8s_2s_10s_11_4_1_U28_n_9,mac_muladd_8s_2s_10s_11_4_1_U28_n_10,mac_muladd_8s_2s_10s_11_4_1_U28_n_11,mac_muladd_8s_2s_10s_11_4_1_U28_n_12}),
        .\W1_6_2_int_reg_reg[0] (\W1_6_2_int_reg_reg[0]_1 ),
        .W1_7_2_int_reg(W1_7_2_int_reg),
        .\add_ln56_19_reg_1184_reg[11] (mac_muladd_8s_2s_10s_11_4_1_U27_n_20),
        .ap_clk(ap_clk),
        .\b_reg_reg[0] (\b_reg_reg[0]_2 ),
        .\b_reg_reg[0]_0 (\b_reg_reg[0]_40 ),
        .\b_reg_reg[0]_1 (\b_reg_reg[0]_44 ),
        .\b_reg_reg[1] (\b_reg_reg[1]_0 ),
        .\b_reg_reg[1]_0 (\b_reg_reg[1]_28 ),
        .input_6_val_read_reg_932_pp0_iter1_reg(input_6_val_read_reg_932_pp0_iter1_reg[7:3]),
        .input_6_val_read_reg_932_pp0_iter1_reg_3({input_6_val_read_reg_932_pp0_iter1_reg_3[7:3],input_6_val_read_reg_932_pp0_iter1_reg_3[0]}),
        .\m_reg_reg[4] ({mac_muladd_8s_2s_10s_11_4_1_U20_n_32,mac_muladd_8s_2s_10s_11_4_1_U20_n_33,mac_muladd_8s_2s_10s_11_4_1_U20_n_34}),
        .\m_reg_reg[8] (mac_muladd_8s_2s_10s_11_4_1_U20_n_65),
        .\m_reg_reg[8]_0 ({mac_muladd_8s_2s_10s_11_4_1_U20_n_35,mac_muladd_8s_2s_10s_11_4_1_U20_n_36,mac_muladd_8s_2s_10s_11_4_1_U20_n_37,mac_muladd_8s_2s_10s_11_4_1_U20_n_38}),
        .\m_reg_reg[8]_1 (\m_reg_reg[8]_1 ),
        .\p_reg_reg[10] (mac_muladd_8s_2s_10s_11_4_1_U28_n_20),
        .\p_reg_reg[10]_0 ({mac_muladd_8s_2s_10s_11_4_1_U28_n_21,mac_muladd_8s_2s_10s_11_4_1_U28_n_22,mac_muladd_8s_2s_10s_11_4_1_U28_n_23,mac_muladd_8s_2s_10s_11_4_1_U28_n_24,mac_muladd_8s_2s_10s_11_4_1_U28_n_25,mac_muladd_8s_2s_10s_11_4_1_U28_n_26,mac_muladd_8s_2s_10s_11_4_1_U28_n_27,mac_muladd_8s_2s_10s_11_4_1_U28_n_28,mac_muladd_8s_2s_10s_11_4_1_U28_n_29,mac_muladd_8s_2s_10s_11_4_1_U28_n_30,mac_muladd_8s_2s_10s_11_4_1_U28_n_31}),
        .\p_reg_reg[10]_1 ({mul_2s_8s_10_1_1_U12_n_4,mul_2s_8s_10_1_1_U12_n_5,mul_2s_8s_10_1_1_U12_n_6,mul_2s_8s_10_1_1_U12_n_7}),
        .\p_reg_reg[3] (W1_6_2_int_reg[0]),
        .tmp_product__0_carry__0(W1_6_2_int_reg[1]));
  bd_0_hls_inst_0_train_step_mac_muladd_8s_2s_10s_11_4_1_121 mac_muladd_8s_2s_10s_11_4_1_U29
       (.CO(mul_2s_8s_10_1_1_U13_n_12),
        .D(mac_muladd_8s_2s_10s_11_4_1_U17_n_51),
        .DI({mac_muladd_8s_2s_10s_11_4_1_U29_n_13,mac_muladd_8s_2s_10s_11_4_1_U29_n_14,mac_muladd_8s_2s_10s_11_4_1_U29_n_15,mac_muladd_8s_2s_10s_11_4_1_U29_n_16}),
        .O({mul_2s_8s_10_1_1_U13_n_0,mul_2s_8s_10_1_1_U13_n_1,mul_2s_8s_10_1_1_U13_n_2,mul_2s_8s_10_1_1_U13_n_3}),
        .Q(Q),
        .S({mac_muladd_8s_2s_10s_11_4_1_U29_n_9,mac_muladd_8s_2s_10s_11_4_1_U29_n_10,mac_muladd_8s_2s_10s_11_4_1_U29_n_11,mac_muladd_8s_2s_10s_11_4_1_U29_n_12}),
        .W1_0_3_int_reg(W1_0_3_int_reg),
        .\W1_1_3_int_reg_reg[0] (\W1_1_3_int_reg_reg[0]_1 ),
        .ap_clk(ap_clk),
        .\b_reg_reg[0] (\b_reg_reg[0]_7 ),
        .\b_reg_reg[0]_0 (\b_reg_reg[0]_17 ),
        .\b_reg_reg[0]_1 (\b_reg_reg[0]_21 ),
        .\b_reg_reg[1] (\b_reg_reg[1]_11 ),
        .\b_reg_reg[1]_0 (\b_reg_reg[1]_17 ),
        .input_1_val_read_reg_947_pp0_iter1_reg(input_1_val_read_reg_947_pp0_iter1_reg[7:3]),
        .input_1_val_read_reg_947_pp0_iter1_reg_0({input_1_val_read_reg_947_pp0_iter1_reg_0[7:3],input_1_val_read_reg_947_pp0_iter1_reg_0[0]}),
        .\m_reg_reg[4] ({mac_muladd_8s_2s_10s_11_4_1_U17_n_39,mac_muladd_8s_2s_10s_11_4_1_U17_n_40,mac_muladd_8s_2s_10s_11_4_1_U17_n_41}),
        .\m_reg_reg[8] (mac_muladd_8s_2s_10s_11_4_1_U17_n_54),
        .\m_reg_reg[8]_0 ({mac_muladd_8s_2s_10s_11_4_1_U17_n_42,mac_muladd_8s_2s_10s_11_4_1_U17_n_43,mac_muladd_8s_2s_10s_11_4_1_U17_n_44,mac_muladd_8s_2s_10s_11_4_1_U17_n_45}),
        .\m_reg_reg[8]_1 (a_reg),
        .\p_reg_reg[10] ({mac_muladd_8s_2s_10s_11_4_1_U29_n_20,mac_muladd_8s_2s_10s_11_4_1_U29_n_21,mac_muladd_8s_2s_10s_11_4_1_U29_n_22,mac_muladd_8s_2s_10s_11_4_1_U29_n_23,mac_muladd_8s_2s_10s_11_4_1_U29_n_24,mac_muladd_8s_2s_10s_11_4_1_U29_n_25,mac_muladd_8s_2s_10s_11_4_1_U29_n_26,mac_muladd_8s_2s_10s_11_4_1_U29_n_27,mac_muladd_8s_2s_10s_11_4_1_U29_n_28,mac_muladd_8s_2s_10s_11_4_1_U29_n_29,mac_muladd_8s_2s_10s_11_4_1_U29_n_30}),
        .\p_reg_reg[10]_0 ({mul_2s_8s_10_1_1_U13_n_4,mul_2s_8s_10_1_1_U13_n_5,mul_2s_8s_10_1_1_U13_n_6,mul_2s_8s_10_1_1_U13_n_7}),
        .\p_reg_reg[3] (W1_1_3_int_reg[0]),
        .tmp_product__0_carry__0(W1_1_3_int_reg[1]));
  bd_0_hls_inst_0_train_step_mac_muladd_8s_2s_10s_11_4_1_122 mac_muladd_8s_2s_10s_11_4_1_U30
       (.CO(mul_2s_8s_10_1_1_U14_n_12),
        .D(mac_muladd_8s_2s_10s_11_4_1_U18_n_51),
        .DI({mac_muladd_8s_2s_10s_11_4_1_U30_n_13,mac_muladd_8s_2s_10s_11_4_1_U30_n_14,mac_muladd_8s_2s_10s_11_4_1_U30_n_15,mac_muladd_8s_2s_10s_11_4_1_U30_n_16}),
        .O({mul_2s_8s_10_1_1_U14_n_0,mul_2s_8s_10_1_1_U14_n_1,mul_2s_8s_10_1_1_U14_n_2,mul_2s_8s_10_1_1_U14_n_3}),
        .Q({mac_muladd_8s_2s_10s_11_4_1_U18_n_17,mac_muladd_8s_2s_10s_11_4_1_U18_n_18,mac_muladd_8s_2s_10s_11_4_1_U18_n_19,mac_muladd_8s_2s_10s_11_4_1_U18_n_20,mac_muladd_8s_2s_10s_11_4_1_U18_n_21,mac_muladd_8s_2s_10s_11_4_1_U18_n_22,mac_muladd_8s_2s_10s_11_4_1_U18_n_23,mac_muladd_8s_2s_10s_11_4_1_U18_n_24}),
        .S({mac_muladd_8s_2s_10s_11_4_1_U30_n_9,mac_muladd_8s_2s_10s_11_4_1_U30_n_10,mac_muladd_8s_2s_10s_11_4_1_U30_n_11,mac_muladd_8s_2s_10s_11_4_1_U30_n_12}),
        .\W1_2_3_int_reg_reg[0] (\W1_2_3_int_reg_reg[0]_1 ),
        .W1_3_3_int_reg(W1_3_3_int_reg),
        .ap_clk(ap_clk),
        .\b_reg_reg[0] (\b_reg_reg[0]_8 ),
        .\b_reg_reg[0]_0 (\b_reg_reg[0]_25 ),
        .\b_reg_reg[0]_1 (\b_reg_reg[0]_29 ),
        .\b_reg_reg[1] (\b_reg_reg[1]_3 ),
        .\b_reg_reg[1]_0 (\b_reg_reg[1]_21 ),
        .input_2_val_read_reg_942_pp0_iter1_reg(input_2_val_read_reg_942_pp0_iter1_reg[7:3]),
        .input_2_val_read_reg_942_pp0_iter1_reg_1({input_2_val_read_reg_942_pp0_iter1_reg_1[7:3],input_2_val_read_reg_942_pp0_iter1_reg_1[0]}),
        .\m_reg_reg[4] ({mac_muladd_8s_2s_10s_11_4_1_U18_n_39,mac_muladd_8s_2s_10s_11_4_1_U18_n_40,mac_muladd_8s_2s_10s_11_4_1_U18_n_41}),
        .\m_reg_reg[8] (mac_muladd_8s_2s_10s_11_4_1_U18_n_54),
        .\m_reg_reg[8]_0 ({mac_muladd_8s_2s_10s_11_4_1_U18_n_42,mac_muladd_8s_2s_10s_11_4_1_U18_n_43,mac_muladd_8s_2s_10s_11_4_1_U18_n_44,mac_muladd_8s_2s_10s_11_4_1_U18_n_45}),
        .\m_reg_reg[8]_1 (\m_reg_reg[8] ),
        .\p_reg_reg[10] ({mac_muladd_8s_2s_10s_11_4_1_U30_n_20,mac_muladd_8s_2s_10s_11_4_1_U30_n_21,mac_muladd_8s_2s_10s_11_4_1_U30_n_22,mac_muladd_8s_2s_10s_11_4_1_U30_n_23,mac_muladd_8s_2s_10s_11_4_1_U30_n_24,mac_muladd_8s_2s_10s_11_4_1_U30_n_25,mac_muladd_8s_2s_10s_11_4_1_U30_n_26,mac_muladd_8s_2s_10s_11_4_1_U30_n_27,mac_muladd_8s_2s_10s_11_4_1_U30_n_28,mac_muladd_8s_2s_10s_11_4_1_U30_n_29,mac_muladd_8s_2s_10s_11_4_1_U30_n_30}),
        .\p_reg_reg[10]_0 ({mul_2s_8s_10_1_1_U14_n_4,mul_2s_8s_10_1_1_U14_n_5,mul_2s_8s_10_1_1_U14_n_6,mul_2s_8s_10_1_1_U14_n_7}),
        .\p_reg_reg[3] (W1_2_3_int_reg[0]),
        .tmp_product__0_carry__0(W1_2_3_int_reg[1]));
  bd_0_hls_inst_0_train_step_mac_muladd_8s_2s_10s_11_4_1_123 mac_muladd_8s_2s_10s_11_4_1_U31
       (.CO(mul_2s_8s_10_1_1_U15_n_12),
        .D(mac_muladd_8s_2s_10s_11_4_1_U19_n_51),
        .DI({mac_muladd_8s_2s_10s_11_4_1_U31_n_13,mac_muladd_8s_2s_10s_11_4_1_U31_n_14,mac_muladd_8s_2s_10s_11_4_1_U31_n_15,mac_muladd_8s_2s_10s_11_4_1_U31_n_16}),
        .O({mul_2s_8s_10_1_1_U15_n_0,mul_2s_8s_10_1_1_U15_n_1,mul_2s_8s_10_1_1_U15_n_2,mul_2s_8s_10_1_1_U15_n_3}),
        .Q({mac_muladd_8s_2s_10s_11_4_1_U19_n_17,mac_muladd_8s_2s_10s_11_4_1_U19_n_18,mac_muladd_8s_2s_10s_11_4_1_U19_n_19,mac_muladd_8s_2s_10s_11_4_1_U19_n_20,mac_muladd_8s_2s_10s_11_4_1_U19_n_21,mac_muladd_8s_2s_10s_11_4_1_U19_n_22,mac_muladd_8s_2s_10s_11_4_1_U19_n_23,mac_muladd_8s_2s_10s_11_4_1_U19_n_24}),
        .S({mac_muladd_8s_2s_10s_11_4_1_U31_n_9,mac_muladd_8s_2s_10s_11_4_1_U31_n_10,mac_muladd_8s_2s_10s_11_4_1_U31_n_11,mac_muladd_8s_2s_10s_11_4_1_U31_n_12}),
        .\W1_4_3_int_reg_reg[0] (\W1_4_3_int_reg_reg[0]_1 ),
        .W1_5_3_int_reg(W1_5_3_int_reg),
        .ap_clk(ap_clk),
        .\b_reg_reg[0] (\b_reg_reg[0] ),
        .\b_reg_reg[0]_0 (\b_reg_reg[0]_33 ),
        .\b_reg_reg[0]_1 (\b_reg_reg[0]_37 ),
        .\b_reg_reg[1] (\b_reg_reg[1]_7 ),
        .\b_reg_reg[1]_0 (\b_reg_reg[1]_25 ),
        .input_4_val_read_reg_937_pp0_iter1_reg(input_4_val_read_reg_937_pp0_iter1_reg[7:3]),
        .input_4_val_read_reg_937_pp0_iter1_reg_2({input_4_val_read_reg_937_pp0_iter1_reg_2[7:3],input_4_val_read_reg_937_pp0_iter1_reg_2[0]}),
        .\m_reg_reg[4] ({mac_muladd_8s_2s_10s_11_4_1_U19_n_39,mac_muladd_8s_2s_10s_11_4_1_U19_n_40,mac_muladd_8s_2s_10s_11_4_1_U19_n_41}),
        .\m_reg_reg[8] (mac_muladd_8s_2s_10s_11_4_1_U19_n_54),
        .\m_reg_reg[8]_0 ({mac_muladd_8s_2s_10s_11_4_1_U19_n_42,mac_muladd_8s_2s_10s_11_4_1_U19_n_43,mac_muladd_8s_2s_10s_11_4_1_U19_n_44,mac_muladd_8s_2s_10s_11_4_1_U19_n_45}),
        .\m_reg_reg[8]_1 (\m_reg_reg[8]_0 ),
        .\p_reg_reg[10] ({mac_muladd_8s_2s_10s_11_4_1_U31_n_20,mac_muladd_8s_2s_10s_11_4_1_U31_n_21,mac_muladd_8s_2s_10s_11_4_1_U31_n_22,mac_muladd_8s_2s_10s_11_4_1_U31_n_23,mac_muladd_8s_2s_10s_11_4_1_U31_n_24,mac_muladd_8s_2s_10s_11_4_1_U31_n_25,mac_muladd_8s_2s_10s_11_4_1_U31_n_26,mac_muladd_8s_2s_10s_11_4_1_U31_n_27,mac_muladd_8s_2s_10s_11_4_1_U31_n_28,mac_muladd_8s_2s_10s_11_4_1_U31_n_29,mac_muladd_8s_2s_10s_11_4_1_U31_n_30}),
        .\p_reg_reg[10]_0 ({mul_2s_8s_10_1_1_U15_n_4,mul_2s_8s_10_1_1_U15_n_5,mul_2s_8s_10_1_1_U15_n_6,mul_2s_8s_10_1_1_U15_n_7}),
        .\p_reg_reg[3] (W1_4_3_int_reg[0]),
        .tmp_product__0_carry__0(W1_4_3_int_reg[1]));
  bd_0_hls_inst_0_train_step_mac_muladd_8s_2s_10s_11_4_1_124 mac_muladd_8s_2s_10s_11_4_1_U32
       (.CO(mul_2s_8s_10_1_1_U16_n_12),
        .D(mac_muladd_8s_2s_10s_11_4_1_U20_n_63),
        .DI({mac_muladd_8s_2s_10s_11_4_1_U32_n_13,mac_muladd_8s_2s_10s_11_4_1_U32_n_14,mac_muladd_8s_2s_10s_11_4_1_U32_n_15,mac_muladd_8s_2s_10s_11_4_1_U32_n_16}),
        .O({mul_2s_8s_10_1_1_U16_n_0,mul_2s_8s_10_1_1_U16_n_1,mul_2s_8s_10_1_1_U16_n_2,mul_2s_8s_10_1_1_U16_n_3}),
        .Q({mac_muladd_8s_2s_10s_11_4_1_U20_n_17,mac_muladd_8s_2s_10s_11_4_1_U20_n_18,mac_muladd_8s_2s_10s_11_4_1_U20_n_19,mac_muladd_8s_2s_10s_11_4_1_U20_n_20,mac_muladd_8s_2s_10s_11_4_1_U20_n_21,mac_muladd_8s_2s_10s_11_4_1_U20_n_22,mac_muladd_8s_2s_10s_11_4_1_U20_n_23,mac_muladd_8s_2s_10s_11_4_1_U20_n_24}),
        .S({mac_muladd_8s_2s_10s_11_4_1_U32_n_9,mac_muladd_8s_2s_10s_11_4_1_U32_n_10,mac_muladd_8s_2s_10s_11_4_1_U32_n_11,mac_muladd_8s_2s_10s_11_4_1_U32_n_12}),
        .\W1_6_3_int_reg_reg[0] (\W1_6_3_int_reg_reg[0]_1 ),
        .W1_7_3_int_reg(W1_7_3_int_reg),
        .\add_ln56_26_reg_1199_reg[11] (mac_muladd_8s_2s_10s_11_4_1_U31_n_20),
        .ap_clk(ap_clk),
        .\b_reg_reg[0] (\b_reg_reg[0]_0 ),
        .\b_reg_reg[0]_0 (\b_reg_reg[0]_41 ),
        .\b_reg_reg[0]_1 (\b_reg_reg[0]_45 ),
        .\b_reg_reg[1] (\b_reg_reg[1] ),
        .\b_reg_reg[1]_0 (\b_reg_reg[1]_29 ),
        .input_6_val_read_reg_932_pp0_iter1_reg(input_6_val_read_reg_932_pp0_iter1_reg[7:3]),
        .input_6_val_read_reg_932_pp0_iter1_reg_3({input_6_val_read_reg_932_pp0_iter1_reg_3[7:3],input_6_val_read_reg_932_pp0_iter1_reg_3[0]}),
        .\m_reg_reg[4] ({mac_muladd_8s_2s_10s_11_4_1_U20_n_39,mac_muladd_8s_2s_10s_11_4_1_U20_n_40,mac_muladd_8s_2s_10s_11_4_1_U20_n_41}),
        .\m_reg_reg[8] (mac_muladd_8s_2s_10s_11_4_1_U20_n_66),
        .\m_reg_reg[8]_0 ({mac_muladd_8s_2s_10s_11_4_1_U20_n_42,mac_muladd_8s_2s_10s_11_4_1_U20_n_43,mac_muladd_8s_2s_10s_11_4_1_U20_n_44,mac_muladd_8s_2s_10s_11_4_1_U20_n_45}),
        .\m_reg_reg[8]_1 (\m_reg_reg[8]_1 ),
        .\p_reg_reg[10] (mac_muladd_8s_2s_10s_11_4_1_U32_n_20),
        .\p_reg_reg[10]_0 ({mac_muladd_8s_2s_10s_11_4_1_U32_n_21,mac_muladd_8s_2s_10s_11_4_1_U32_n_22,mac_muladd_8s_2s_10s_11_4_1_U32_n_23,mac_muladd_8s_2s_10s_11_4_1_U32_n_24,mac_muladd_8s_2s_10s_11_4_1_U32_n_25,mac_muladd_8s_2s_10s_11_4_1_U32_n_26,mac_muladd_8s_2s_10s_11_4_1_U32_n_27,mac_muladd_8s_2s_10s_11_4_1_U32_n_28,mac_muladd_8s_2s_10s_11_4_1_U32_n_29,mac_muladd_8s_2s_10s_11_4_1_U32_n_30,mac_muladd_8s_2s_10s_11_4_1_U32_n_31}),
        .\p_reg_reg[10]_1 ({mul_2s_8s_10_1_1_U16_n_4,mul_2s_8s_10_1_1_U16_n_5,mul_2s_8s_10_1_1_U16_n_6,mul_2s_8s_10_1_1_U16_n_7}),
        .\p_reg_reg[3] (W1_6_3_int_reg[0]),
        .tmp_product__0_carry__0(W1_6_3_int_reg[1]));
  bd_0_hls_inst_0_train_step_mul_2s_8s_10_1_1_125 mul_2s_8s_10_1_1_U1
       (.C(C),
        .CO(mul_2s_8s_10_1_1_U1_n_12),
        .S({mac_muladd_8s_2s_10s_11_4_1_U17_n_9,mac_muladd_8s_2s_10s_11_4_1_U17_n_10,mac_muladd_8s_2s_10s_11_4_1_U17_n_11,mac_muladd_8s_2s_10s_11_4_1_U17_n_12}),
        .\W1_1_0_int_reg_reg[0] (S),
        .\W1_1_0_int_reg_reg[1] (\W1_1_0_int_reg_reg[1]_0 ),
        .input_1_val_read_reg_947_pp0_iter1_reg(input_1_val_read_reg_947_pp0_iter1_reg[3:0]),
        .input_1_val_read_reg_947_pp0_iter1_reg_0(input_1_val_read_reg_947_pp0_iter1_reg_0[4:0]),
        .p_carry__0_i_3({mac_muladd_8s_2s_10s_11_4_1_U17_n_13,mac_muladd_8s_2s_10s_11_4_1_U17_n_14,mac_muladd_8s_2s_10s_11_4_1_U17_n_15,mac_muladd_8s_2s_10s_11_4_1_U17_n_16}),
        .tmp_product__0_carry_0(W1_1_0_int_reg[0]),
        .tmp_product__0_carry_1(W1_1_0_int_reg[1]));
  bd_0_hls_inst_0_train_step_mul_2s_8s_10_1_1_126 mul_2s_8s_10_1_1_U10
       (.CO(mul_2s_8s_10_1_1_U10_n_12),
        .DI({mac_muladd_8s_2s_10s_11_4_1_U26_n_13,mac_muladd_8s_2s_10s_11_4_1_U26_n_14,mac_muladd_8s_2s_10s_11_4_1_U26_n_15,mac_muladd_8s_2s_10s_11_4_1_U26_n_16}),
        .O({mul_2s_8s_10_1_1_U10_n_0,mul_2s_8s_10_1_1_U10_n_1,mul_2s_8s_10_1_1_U10_n_2,mul_2s_8s_10_1_1_U10_n_3}),
        .S({mac_muladd_8s_2s_10s_11_4_1_U26_n_9,mac_muladd_8s_2s_10s_11_4_1_U26_n_10,mac_muladd_8s_2s_10s_11_4_1_U26_n_11,mac_muladd_8s_2s_10s_11_4_1_U26_n_12}),
        .\W1_2_2_int_reg_reg[0] ({mul_2s_8s_10_1_1_U10_n_4,mul_2s_8s_10_1_1_U10_n_5,mul_2s_8s_10_1_1_U10_n_6,mul_2s_8s_10_1_1_U10_n_7}),
        .\W1_2_2_int_reg_reg[0]_0 (\W1_2_2_int_reg_reg[0]_0 ),
        .\W1_2_2_int_reg_reg[1] (\W1_2_2_int_reg_reg[1]_0 ),
        .input_2_val_read_reg_942_pp0_iter1_reg(input_2_val_read_reg_942_pp0_iter1_reg[3:0]),
        .input_2_val_read_reg_942_pp0_iter1_reg_1(input_2_val_read_reg_942_pp0_iter1_reg_1[4:0]),
        .tmp_product__0_carry_0(W1_2_2_int_reg[0]),
        .tmp_product__0_carry_1(W1_2_2_int_reg[1]));
  bd_0_hls_inst_0_train_step_mul_2s_8s_10_1_1_127 mul_2s_8s_10_1_1_U11
       (.CO(mul_2s_8s_10_1_1_U11_n_12),
        .DI({mac_muladd_8s_2s_10s_11_4_1_U27_n_13,mac_muladd_8s_2s_10s_11_4_1_U27_n_14,mac_muladd_8s_2s_10s_11_4_1_U27_n_15,mac_muladd_8s_2s_10s_11_4_1_U27_n_16}),
        .O({mul_2s_8s_10_1_1_U11_n_0,mul_2s_8s_10_1_1_U11_n_1,mul_2s_8s_10_1_1_U11_n_2,mul_2s_8s_10_1_1_U11_n_3}),
        .S({mac_muladd_8s_2s_10s_11_4_1_U27_n_9,mac_muladd_8s_2s_10s_11_4_1_U27_n_10,mac_muladd_8s_2s_10s_11_4_1_U27_n_11,mac_muladd_8s_2s_10s_11_4_1_U27_n_12}),
        .\W1_4_2_int_reg_reg[0] ({mul_2s_8s_10_1_1_U11_n_4,mul_2s_8s_10_1_1_U11_n_5,mul_2s_8s_10_1_1_U11_n_6,mul_2s_8s_10_1_1_U11_n_7}),
        .\W1_4_2_int_reg_reg[0]_0 (\W1_4_2_int_reg_reg[0]_0 ),
        .\W1_4_2_int_reg_reg[1] (\W1_4_2_int_reg_reg[1]_0 ),
        .input_4_val_read_reg_937_pp0_iter1_reg(input_4_val_read_reg_937_pp0_iter1_reg[3:0]),
        .input_4_val_read_reg_937_pp0_iter1_reg_2(input_4_val_read_reg_937_pp0_iter1_reg_2[4:0]),
        .tmp_product__0_carry_0(W1_4_2_int_reg[0]),
        .tmp_product__0_carry_1(W1_4_2_int_reg[1]));
  bd_0_hls_inst_0_train_step_mul_2s_8s_10_1_1_128 mul_2s_8s_10_1_1_U12
       (.CO(mul_2s_8s_10_1_1_U12_n_12),
        .DI({mac_muladd_8s_2s_10s_11_4_1_U28_n_13,mac_muladd_8s_2s_10s_11_4_1_U28_n_14,mac_muladd_8s_2s_10s_11_4_1_U28_n_15,mac_muladd_8s_2s_10s_11_4_1_U28_n_16}),
        .O({mul_2s_8s_10_1_1_U12_n_0,mul_2s_8s_10_1_1_U12_n_1,mul_2s_8s_10_1_1_U12_n_2,mul_2s_8s_10_1_1_U12_n_3}),
        .S({mac_muladd_8s_2s_10s_11_4_1_U28_n_9,mac_muladd_8s_2s_10s_11_4_1_U28_n_10,mac_muladd_8s_2s_10s_11_4_1_U28_n_11,mac_muladd_8s_2s_10s_11_4_1_U28_n_12}),
        .\W1_6_2_int_reg_reg[0] ({mul_2s_8s_10_1_1_U12_n_4,mul_2s_8s_10_1_1_U12_n_5,mul_2s_8s_10_1_1_U12_n_6,mul_2s_8s_10_1_1_U12_n_7}),
        .\W1_6_2_int_reg_reg[0]_0 (\W1_6_2_int_reg_reg[0]_0 ),
        .\W1_6_2_int_reg_reg[1] (\W1_6_2_int_reg_reg[1]_0 ),
        .input_6_val_read_reg_932_pp0_iter1_reg(input_6_val_read_reg_932_pp0_iter1_reg[3:0]),
        .input_6_val_read_reg_932_pp0_iter1_reg_3(input_6_val_read_reg_932_pp0_iter1_reg_3[4:0]),
        .tmp_product__0_carry_0(W1_6_2_int_reg[0]),
        .tmp_product__0_carry_1(W1_6_2_int_reg[1]));
  bd_0_hls_inst_0_train_step_mul_2s_8s_10_1_1_129 mul_2s_8s_10_1_1_U13
       (.CO(mul_2s_8s_10_1_1_U13_n_12),
        .DI({mac_muladd_8s_2s_10s_11_4_1_U29_n_13,mac_muladd_8s_2s_10s_11_4_1_U29_n_14,mac_muladd_8s_2s_10s_11_4_1_U29_n_15,mac_muladd_8s_2s_10s_11_4_1_U29_n_16}),
        .O({mul_2s_8s_10_1_1_U13_n_0,mul_2s_8s_10_1_1_U13_n_1,mul_2s_8s_10_1_1_U13_n_2,mul_2s_8s_10_1_1_U13_n_3}),
        .S({mac_muladd_8s_2s_10s_11_4_1_U29_n_9,mac_muladd_8s_2s_10s_11_4_1_U29_n_10,mac_muladd_8s_2s_10s_11_4_1_U29_n_11,mac_muladd_8s_2s_10s_11_4_1_U29_n_12}),
        .\W1_1_3_int_reg_reg[0] ({mul_2s_8s_10_1_1_U13_n_4,mul_2s_8s_10_1_1_U13_n_5,mul_2s_8s_10_1_1_U13_n_6,mul_2s_8s_10_1_1_U13_n_7}),
        .\W1_1_3_int_reg_reg[0]_0 (\W1_1_3_int_reg_reg[0]_0 ),
        .\W1_1_3_int_reg_reg[1] (\W1_1_3_int_reg_reg[1]_0 ),
        .input_1_val_read_reg_947_pp0_iter1_reg(input_1_val_read_reg_947_pp0_iter1_reg[3:0]),
        .input_1_val_read_reg_947_pp0_iter1_reg_0(input_1_val_read_reg_947_pp0_iter1_reg_0[4:0]),
        .tmp_product__0_carry_0(W1_1_3_int_reg[0]),
        .tmp_product__0_carry_1(W1_1_3_int_reg[1]));
  bd_0_hls_inst_0_train_step_mul_2s_8s_10_1_1_130 mul_2s_8s_10_1_1_U14
       (.CO(mul_2s_8s_10_1_1_U14_n_12),
        .DI({mac_muladd_8s_2s_10s_11_4_1_U30_n_13,mac_muladd_8s_2s_10s_11_4_1_U30_n_14,mac_muladd_8s_2s_10s_11_4_1_U30_n_15,mac_muladd_8s_2s_10s_11_4_1_U30_n_16}),
        .O({mul_2s_8s_10_1_1_U14_n_0,mul_2s_8s_10_1_1_U14_n_1,mul_2s_8s_10_1_1_U14_n_2,mul_2s_8s_10_1_1_U14_n_3}),
        .S({mac_muladd_8s_2s_10s_11_4_1_U30_n_9,mac_muladd_8s_2s_10s_11_4_1_U30_n_10,mac_muladd_8s_2s_10s_11_4_1_U30_n_11,mac_muladd_8s_2s_10s_11_4_1_U30_n_12}),
        .\W1_2_3_int_reg_reg[0] ({mul_2s_8s_10_1_1_U14_n_4,mul_2s_8s_10_1_1_U14_n_5,mul_2s_8s_10_1_1_U14_n_6,mul_2s_8s_10_1_1_U14_n_7}),
        .\W1_2_3_int_reg_reg[0]_0 (\W1_2_3_int_reg_reg[0]_0 ),
        .\W1_2_3_int_reg_reg[1] (\W1_2_3_int_reg_reg[1]_0 ),
        .input_2_val_read_reg_942_pp0_iter1_reg(input_2_val_read_reg_942_pp0_iter1_reg[3:0]),
        .input_2_val_read_reg_942_pp0_iter1_reg_1(input_2_val_read_reg_942_pp0_iter1_reg_1[4:0]),
        .tmp_product__0_carry_0(W1_2_3_int_reg[0]),
        .tmp_product__0_carry_1(W1_2_3_int_reg[1]));
  bd_0_hls_inst_0_train_step_mul_2s_8s_10_1_1_131 mul_2s_8s_10_1_1_U15
       (.CO(mul_2s_8s_10_1_1_U15_n_12),
        .DI({mac_muladd_8s_2s_10s_11_4_1_U31_n_13,mac_muladd_8s_2s_10s_11_4_1_U31_n_14,mac_muladd_8s_2s_10s_11_4_1_U31_n_15,mac_muladd_8s_2s_10s_11_4_1_U31_n_16}),
        .O({mul_2s_8s_10_1_1_U15_n_0,mul_2s_8s_10_1_1_U15_n_1,mul_2s_8s_10_1_1_U15_n_2,mul_2s_8s_10_1_1_U15_n_3}),
        .S({mac_muladd_8s_2s_10s_11_4_1_U31_n_9,mac_muladd_8s_2s_10s_11_4_1_U31_n_10,mac_muladd_8s_2s_10s_11_4_1_U31_n_11,mac_muladd_8s_2s_10s_11_4_1_U31_n_12}),
        .\W1_4_3_int_reg_reg[0] ({mul_2s_8s_10_1_1_U15_n_4,mul_2s_8s_10_1_1_U15_n_5,mul_2s_8s_10_1_1_U15_n_6,mul_2s_8s_10_1_1_U15_n_7}),
        .\W1_4_3_int_reg_reg[0]_0 (\W1_4_3_int_reg_reg[0]_0 ),
        .\W1_4_3_int_reg_reg[1] (\W1_4_3_int_reg_reg[1]_0 ),
        .input_4_val_read_reg_937_pp0_iter1_reg(input_4_val_read_reg_937_pp0_iter1_reg[3:0]),
        .input_4_val_read_reg_937_pp0_iter1_reg_2(input_4_val_read_reg_937_pp0_iter1_reg_2[4:0]),
        .tmp_product__0_carry_0(W1_4_3_int_reg[0]),
        .tmp_product__0_carry_1(W1_4_3_int_reg[1]));
  bd_0_hls_inst_0_train_step_mul_2s_8s_10_1_1_132 mul_2s_8s_10_1_1_U16
       (.CO(mul_2s_8s_10_1_1_U16_n_12),
        .DI({mac_muladd_8s_2s_10s_11_4_1_U32_n_13,mac_muladd_8s_2s_10s_11_4_1_U32_n_14,mac_muladd_8s_2s_10s_11_4_1_U32_n_15,mac_muladd_8s_2s_10s_11_4_1_U32_n_16}),
        .O({mul_2s_8s_10_1_1_U16_n_0,mul_2s_8s_10_1_1_U16_n_1,mul_2s_8s_10_1_1_U16_n_2,mul_2s_8s_10_1_1_U16_n_3}),
        .S({mac_muladd_8s_2s_10s_11_4_1_U32_n_9,mac_muladd_8s_2s_10s_11_4_1_U32_n_10,mac_muladd_8s_2s_10s_11_4_1_U32_n_11,mac_muladd_8s_2s_10s_11_4_1_U32_n_12}),
        .\W1_6_3_int_reg_reg[0] ({mul_2s_8s_10_1_1_U16_n_4,mul_2s_8s_10_1_1_U16_n_5,mul_2s_8s_10_1_1_U16_n_6,mul_2s_8s_10_1_1_U16_n_7}),
        .\W1_6_3_int_reg_reg[0]_0 (\W1_6_3_int_reg_reg[0]_0 ),
        .\W1_6_3_int_reg_reg[1] (\W1_6_3_int_reg_reg[1]_0 ),
        .input_6_val_read_reg_932_pp0_iter1_reg(input_6_val_read_reg_932_pp0_iter1_reg[3:0]),
        .input_6_val_read_reg_932_pp0_iter1_reg_3(input_6_val_read_reg_932_pp0_iter1_reg_3[4:0]),
        .tmp_product__0_carry_0(W1_6_3_int_reg[0]),
        .tmp_product__0_carry_1(W1_6_3_int_reg[1]));
  bd_0_hls_inst_0_train_step_mul_2s_8s_10_1_1_133 mul_2s_8s_10_1_1_U2
       (.CO(mul_2s_8s_10_1_1_U2_n_12),
        .DI({mac_muladd_8s_2s_10s_11_4_1_U18_n_13,mac_muladd_8s_2s_10s_11_4_1_U18_n_14,mac_muladd_8s_2s_10s_11_4_1_U18_n_15,mac_muladd_8s_2s_10s_11_4_1_U18_n_16}),
        .O({mul_2s_8s_10_1_1_U2_n_0,mul_2s_8s_10_1_1_U2_n_1,mul_2s_8s_10_1_1_U2_n_2,mul_2s_8s_10_1_1_U2_n_3}),
        .S({mac_muladd_8s_2s_10s_11_4_1_U18_n_9,mac_muladd_8s_2s_10s_11_4_1_U18_n_10,mac_muladd_8s_2s_10s_11_4_1_U18_n_11,mac_muladd_8s_2s_10s_11_4_1_U18_n_12}),
        .\W1_2_0_int_reg_reg[0] ({mul_2s_8s_10_1_1_U2_n_4,mul_2s_8s_10_1_1_U2_n_5,mul_2s_8s_10_1_1_U2_n_6,mul_2s_8s_10_1_1_U2_n_7}),
        .\W1_2_0_int_reg_reg[0]_0 (\W1_2_0_int_reg_reg[0]_0 ),
        .\W1_2_0_int_reg_reg[1] (\W1_2_0_int_reg_reg[1]_0 ),
        .input_2_val_read_reg_942_pp0_iter1_reg(input_2_val_read_reg_942_pp0_iter1_reg[3:0]),
        .input_2_val_read_reg_942_pp0_iter1_reg_1(input_2_val_read_reg_942_pp0_iter1_reg_1[4:0]),
        .tmp_product__0_carry_0(W1_2_0_int_reg[0]),
        .tmp_product__0_carry_1(W1_2_0_int_reg[1]));
  bd_0_hls_inst_0_train_step_mul_2s_8s_10_1_1_134 mul_2s_8s_10_1_1_U3
       (.CO(mul_2s_8s_10_1_1_U3_n_12),
        .DI({mac_muladd_8s_2s_10s_11_4_1_U19_n_13,mac_muladd_8s_2s_10s_11_4_1_U19_n_14,mac_muladd_8s_2s_10s_11_4_1_U19_n_15,mac_muladd_8s_2s_10s_11_4_1_U19_n_16}),
        .O({mul_2s_8s_10_1_1_U3_n_0,mul_2s_8s_10_1_1_U3_n_1,mul_2s_8s_10_1_1_U3_n_2,mul_2s_8s_10_1_1_U3_n_3}),
        .S({mac_muladd_8s_2s_10s_11_4_1_U19_n_9,mac_muladd_8s_2s_10s_11_4_1_U19_n_10,mac_muladd_8s_2s_10s_11_4_1_U19_n_11,mac_muladd_8s_2s_10s_11_4_1_U19_n_12}),
        .\W1_4_0_int_reg_reg[0] ({mul_2s_8s_10_1_1_U3_n_4,mul_2s_8s_10_1_1_U3_n_5,mul_2s_8s_10_1_1_U3_n_6,mul_2s_8s_10_1_1_U3_n_7}),
        .\W1_4_0_int_reg_reg[0]_0 (\W1_4_0_int_reg_reg[0]_0 ),
        .\W1_4_0_int_reg_reg[1] (\W1_4_0_int_reg_reg[1]_0 ),
        .input_4_val_read_reg_937_pp0_iter1_reg(input_4_val_read_reg_937_pp0_iter1_reg[3:0]),
        .input_4_val_read_reg_937_pp0_iter1_reg_2(input_4_val_read_reg_937_pp0_iter1_reg_2[4:0]),
        .tmp_product__0_carry_0(W1_4_0_int_reg[0]),
        .tmp_product__0_carry_1(W1_4_0_int_reg[1]));
  bd_0_hls_inst_0_train_step_mul_2s_8s_10_1_1_135 mul_2s_8s_10_1_1_U4
       (.CO(mul_2s_8s_10_1_1_U4_n_12),
        .DI({mac_muladd_8s_2s_10s_11_4_1_U20_n_13,mac_muladd_8s_2s_10s_11_4_1_U20_n_14,mac_muladd_8s_2s_10s_11_4_1_U20_n_15,mac_muladd_8s_2s_10s_11_4_1_U20_n_16}),
        .O({mul_2s_8s_10_1_1_U4_n_0,mul_2s_8s_10_1_1_U4_n_1,mul_2s_8s_10_1_1_U4_n_2,mul_2s_8s_10_1_1_U4_n_3}),
        .S({mac_muladd_8s_2s_10s_11_4_1_U20_n_9,mac_muladd_8s_2s_10s_11_4_1_U20_n_10,mac_muladd_8s_2s_10s_11_4_1_U20_n_11,mac_muladd_8s_2s_10s_11_4_1_U20_n_12}),
        .\W1_6_0_int_reg_reg[0] ({mul_2s_8s_10_1_1_U4_n_4,mul_2s_8s_10_1_1_U4_n_5,mul_2s_8s_10_1_1_U4_n_6,mul_2s_8s_10_1_1_U4_n_7}),
        .\W1_6_0_int_reg_reg[0]_0 (\W1_6_0_int_reg_reg[0]_0 ),
        .\W1_6_0_int_reg_reg[1] (\W1_6_0_int_reg_reg[1]_0 ),
        .input_6_val_read_reg_932_pp0_iter1_reg(input_6_val_read_reg_932_pp0_iter1_reg[3:0]),
        .input_6_val_read_reg_932_pp0_iter1_reg_3(input_6_val_read_reg_932_pp0_iter1_reg_3[4:0]),
        .tmp_product__0_carry_0(W1_6_0_int_reg[0]),
        .tmp_product__0_carry_1(W1_6_0_int_reg[1]));
  bd_0_hls_inst_0_train_step_mul_2s_8s_10_1_1_136 mul_2s_8s_10_1_1_U5
       (.CO(mul_2s_8s_10_1_1_U5_n_12),
        .DI({mac_muladd_8s_2s_10s_11_4_1_U21_n_13,mac_muladd_8s_2s_10s_11_4_1_U21_n_14,mac_muladd_8s_2s_10s_11_4_1_U21_n_15,mac_muladd_8s_2s_10s_11_4_1_U21_n_16}),
        .O({mul_2s_8s_10_1_1_U5_n_0,mul_2s_8s_10_1_1_U5_n_1,mul_2s_8s_10_1_1_U5_n_2,mul_2s_8s_10_1_1_U5_n_3}),
        .S({mac_muladd_8s_2s_10s_11_4_1_U21_n_9,mac_muladd_8s_2s_10s_11_4_1_U21_n_10,mac_muladd_8s_2s_10s_11_4_1_U21_n_11,mac_muladd_8s_2s_10s_11_4_1_U21_n_12}),
        .\W1_1_1_int_reg_reg[0] ({mul_2s_8s_10_1_1_U5_n_4,mul_2s_8s_10_1_1_U5_n_5,mul_2s_8s_10_1_1_U5_n_6,mul_2s_8s_10_1_1_U5_n_7}),
        .\W1_1_1_int_reg_reg[0]_0 (\W1_1_1_int_reg_reg[0]_0 ),
        .\W1_1_1_int_reg_reg[1] (\W1_1_1_int_reg_reg[1]_0 ),
        .input_1_val_read_reg_947_pp0_iter1_reg(input_1_val_read_reg_947_pp0_iter1_reg[3:0]),
        .input_1_val_read_reg_947_pp0_iter1_reg_0(input_1_val_read_reg_947_pp0_iter1_reg_0[4:0]),
        .tmp_product__0_carry_0(W1_1_1_int_reg[0]),
        .tmp_product__0_carry_1(W1_1_1_int_reg[1]));
  bd_0_hls_inst_0_train_step_mul_2s_8s_10_1_1_137 mul_2s_8s_10_1_1_U6
       (.CO(mul_2s_8s_10_1_1_U6_n_12),
        .DI({mac_muladd_8s_2s_10s_11_4_1_U22_n_13,mac_muladd_8s_2s_10s_11_4_1_U22_n_14,mac_muladd_8s_2s_10s_11_4_1_U22_n_15,mac_muladd_8s_2s_10s_11_4_1_U22_n_16}),
        .O({mul_2s_8s_10_1_1_U6_n_0,mul_2s_8s_10_1_1_U6_n_1,mul_2s_8s_10_1_1_U6_n_2,mul_2s_8s_10_1_1_U6_n_3}),
        .S({mac_muladd_8s_2s_10s_11_4_1_U22_n_9,mac_muladd_8s_2s_10s_11_4_1_U22_n_10,mac_muladd_8s_2s_10s_11_4_1_U22_n_11,mac_muladd_8s_2s_10s_11_4_1_U22_n_12}),
        .\W1_2_1_int_reg_reg[0] ({mul_2s_8s_10_1_1_U6_n_4,mul_2s_8s_10_1_1_U6_n_5,mul_2s_8s_10_1_1_U6_n_6,mul_2s_8s_10_1_1_U6_n_7}),
        .\W1_2_1_int_reg_reg[0]_0 (\W1_2_1_int_reg_reg[0]_0 ),
        .\W1_2_1_int_reg_reg[1] (\W1_2_1_int_reg_reg[1]_0 ),
        .input_2_val_read_reg_942_pp0_iter1_reg(input_2_val_read_reg_942_pp0_iter1_reg[3:0]),
        .input_2_val_read_reg_942_pp0_iter1_reg_1(input_2_val_read_reg_942_pp0_iter1_reg_1[4:0]),
        .tmp_product__0_carry_0(W1_2_1_int_reg[0]),
        .tmp_product__0_carry_1(W1_2_1_int_reg[1]));
  bd_0_hls_inst_0_train_step_mul_2s_8s_10_1_1_138 mul_2s_8s_10_1_1_U7
       (.CO(mul_2s_8s_10_1_1_U7_n_12),
        .DI({mac_muladd_8s_2s_10s_11_4_1_U23_n_13,mac_muladd_8s_2s_10s_11_4_1_U23_n_14,mac_muladd_8s_2s_10s_11_4_1_U23_n_15,mac_muladd_8s_2s_10s_11_4_1_U23_n_16}),
        .O({mul_2s_8s_10_1_1_U7_n_0,mul_2s_8s_10_1_1_U7_n_1,mul_2s_8s_10_1_1_U7_n_2,mul_2s_8s_10_1_1_U7_n_3}),
        .S({mac_muladd_8s_2s_10s_11_4_1_U23_n_9,mac_muladd_8s_2s_10s_11_4_1_U23_n_10,mac_muladd_8s_2s_10s_11_4_1_U23_n_11,mac_muladd_8s_2s_10s_11_4_1_U23_n_12}),
        .\W1_4_1_int_reg_reg[0] ({mul_2s_8s_10_1_1_U7_n_4,mul_2s_8s_10_1_1_U7_n_5,mul_2s_8s_10_1_1_U7_n_6,mul_2s_8s_10_1_1_U7_n_7}),
        .\W1_4_1_int_reg_reg[0]_0 (\W1_4_1_int_reg_reg[0]_0 ),
        .\W1_4_1_int_reg_reg[1] (\W1_4_1_int_reg_reg[1]_0 ),
        .input_4_val_read_reg_937_pp0_iter1_reg(input_4_val_read_reg_937_pp0_iter1_reg[3:0]),
        .input_4_val_read_reg_937_pp0_iter1_reg_2(input_4_val_read_reg_937_pp0_iter1_reg_2[4:0]),
        .tmp_product__0_carry_0(W1_4_1_int_reg[0]),
        .tmp_product__0_carry_1(W1_4_1_int_reg[1]));
  bd_0_hls_inst_0_train_step_mul_2s_8s_10_1_1_139 mul_2s_8s_10_1_1_U8
       (.CO(mul_2s_8s_10_1_1_U8_n_12),
        .DI({mac_muladd_8s_2s_10s_11_4_1_U24_n_13,mac_muladd_8s_2s_10s_11_4_1_U24_n_14,mac_muladd_8s_2s_10s_11_4_1_U24_n_15,mac_muladd_8s_2s_10s_11_4_1_U24_n_16}),
        .O({mul_2s_8s_10_1_1_U8_n_0,mul_2s_8s_10_1_1_U8_n_1,mul_2s_8s_10_1_1_U8_n_2,mul_2s_8s_10_1_1_U8_n_3}),
        .S({mac_muladd_8s_2s_10s_11_4_1_U24_n_9,mac_muladd_8s_2s_10s_11_4_1_U24_n_10,mac_muladd_8s_2s_10s_11_4_1_U24_n_11,mac_muladd_8s_2s_10s_11_4_1_U24_n_12}),
        .\W1_6_1_int_reg_reg[0] ({mul_2s_8s_10_1_1_U8_n_4,mul_2s_8s_10_1_1_U8_n_5,mul_2s_8s_10_1_1_U8_n_6,mul_2s_8s_10_1_1_U8_n_7}),
        .\W1_6_1_int_reg_reg[0]_0 (\W1_6_1_int_reg_reg[0]_0 ),
        .\W1_6_1_int_reg_reg[1] (\W1_6_1_int_reg_reg[1]_0 ),
        .input_6_val_read_reg_932_pp0_iter1_reg(input_6_val_read_reg_932_pp0_iter1_reg[3:0]),
        .input_6_val_read_reg_932_pp0_iter1_reg_3(input_6_val_read_reg_932_pp0_iter1_reg_3[4:0]),
        .tmp_product__0_carry_0(W1_6_1_int_reg[0]),
        .tmp_product__0_carry_1(W1_6_1_int_reg[1]));
  bd_0_hls_inst_0_train_step_mul_2s_8s_10_1_1_140 mul_2s_8s_10_1_1_U9
       (.CO(mul_2s_8s_10_1_1_U9_n_12),
        .DI({mac_muladd_8s_2s_10s_11_4_1_U25_n_13,mac_muladd_8s_2s_10s_11_4_1_U25_n_14,mac_muladd_8s_2s_10s_11_4_1_U25_n_15,mac_muladd_8s_2s_10s_11_4_1_U25_n_16}),
        .O({mul_2s_8s_10_1_1_U9_n_0,mul_2s_8s_10_1_1_U9_n_1,mul_2s_8s_10_1_1_U9_n_2,mul_2s_8s_10_1_1_U9_n_3}),
        .S({mac_muladd_8s_2s_10s_11_4_1_U25_n_9,mac_muladd_8s_2s_10s_11_4_1_U25_n_10,mac_muladd_8s_2s_10s_11_4_1_U25_n_11,mac_muladd_8s_2s_10s_11_4_1_U25_n_12}),
        .\W1_1_2_int_reg_reg[0] ({mul_2s_8s_10_1_1_U9_n_4,mul_2s_8s_10_1_1_U9_n_5,mul_2s_8s_10_1_1_U9_n_6,mul_2s_8s_10_1_1_U9_n_7}),
        .\W1_1_2_int_reg_reg[0]_0 (\W1_1_2_int_reg_reg[0]_0 ),
        .\W1_1_2_int_reg_reg[1] (\W1_1_2_int_reg_reg[1]_0 ),
        .input_1_val_read_reg_947_pp0_iter1_reg(input_1_val_read_reg_947_pp0_iter1_reg[3:0]),
        .input_1_val_read_reg_947_pp0_iter1_reg_0(input_1_val_read_reg_947_pp0_iter1_reg_0[4:0]),
        .tmp_product__0_carry_0(W1_1_2_int_reg[0]),
        .tmp_product__0_carry_1(W1_1_2_int_reg[1]));
  (* HLUTNM = "lutpair36" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_11 
       (.I0(add_ln56_21_reg_1189[6]),
        .I1(add_ln56_22_reg_1194[6]),
        .I2(add_ln56_26_reg_1199[6]),
        .O(\train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_11_n_0 ));
  (* HLUTNM = "lutpair35" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_12 
       (.I0(add_ln56_21_reg_1189[5]),
        .I1(add_ln56_22_reg_1194[5]),
        .I2(add_ln56_26_reg_1199[5]),
        .O(\train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_12_n_0 ));
  (* HLUTNM = "lutpair34" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_13 
       (.I0(add_ln56_21_reg_1189[4]),
        .I1(add_ln56_22_reg_1194[4]),
        .I2(add_ln56_26_reg_1199[4]),
        .O(\train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_13_n_0 ));
  (* HLUTNM = "lutpair33" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_14 
       (.I0(add_ln56_21_reg_1189[3]),
        .I1(add_ln56_22_reg_1194[3]),
        .I2(add_ln56_26_reg_1199[3]),
        .O(\train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_14_n_0 ));
  (* HLUTNM = "lutpair37" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_15 
       (.I0(add_ln56_21_reg_1189[7]),
        .I1(add_ln56_22_reg_1194[7]),
        .I2(add_ln56_26_reg_1199[7]),
        .I3(\train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_11_n_0 ),
        .O(\train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_15_n_0 ));
  (* HLUTNM = "lutpair36" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_16 
       (.I0(add_ln56_21_reg_1189[6]),
        .I1(add_ln56_22_reg_1194[6]),
        .I2(add_ln56_26_reg_1199[6]),
        .I3(\train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_12_n_0 ),
        .O(\train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_16_n_0 ));
  (* HLUTNM = "lutpair35" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_17 
       (.I0(add_ln56_21_reg_1189[5]),
        .I1(add_ln56_22_reg_1194[5]),
        .I2(add_ln56_26_reg_1199[5]),
        .I3(\train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_13_n_0 ),
        .O(\train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_17_n_0 ));
  (* HLUTNM = "lutpair34" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_18 
       (.I0(add_ln56_21_reg_1189[4]),
        .I1(add_ln56_22_reg_1194[4]),
        .I2(add_ln56_26_reg_1199[4]),
        .I3(\train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_14_n_0 ),
        .O(\train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_18_n_0 ));
  (* HLUTNM = "lutpair32" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_19 
       (.I0(add_ln56_21_reg_1189[2]),
        .I1(add_ln56_22_reg_1194[2]),
        .I2(add_ln56_26_reg_1199[2]),
        .O(\train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_19_n_0 ));
  (* HLUTNM = "lutpair31" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_20 
       (.I0(add_ln56_21_reg_1189[1]),
        .I1(add_ln56_22_reg_1194[1]),
        .I2(add_ln56_26_reg_1199[1]),
        .O(\train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_20_n_0 ));
  (* HLUTNM = "lutpair30" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_21 
       (.I0(add_ln56_21_reg_1189[0]),
        .I1(add_ln56_22_reg_1194[0]),
        .I2(add_ln56_26_reg_1199[0]),
        .O(\train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_21_n_0 ));
  (* HLUTNM = "lutpair33" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_22 
       (.I0(add_ln56_21_reg_1189[3]),
        .I1(add_ln56_22_reg_1194[3]),
        .I2(add_ln56_26_reg_1199[3]),
        .I3(\train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_19_n_0 ),
        .O(\train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_22_n_0 ));
  (* HLUTNM = "lutpair32" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_23 
       (.I0(add_ln56_21_reg_1189[2]),
        .I1(add_ln56_22_reg_1194[2]),
        .I2(add_ln56_26_reg_1199[2]),
        .I3(\train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_20_n_0 ),
        .O(\train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_23_n_0 ));
  (* HLUTNM = "lutpair31" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_24 
       (.I0(add_ln56_21_reg_1189[1]),
        .I1(add_ln56_22_reg_1194[1]),
        .I2(add_ln56_26_reg_1199[1]),
        .I3(\train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_21_n_0 ),
        .O(\train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_24_n_0 ));
  (* HLUTNM = "lutpair30" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_25 
       (.I0(add_ln56_21_reg_1189[0]),
        .I1(add_ln56_22_reg_1194[0]),
        .I2(add_ln56_26_reg_1199[0]),
        .O(\train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_25_n_0 ));
  (* HLUTNM = "lutpair39" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_3 
       (.I0(add_ln56_21_reg_1189[9]),
        .I1(add_ln56_22_reg_1194[9]),
        .I2(add_ln56_26_reg_1199[9]),
        .O(\train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_3_n_0 ));
  (* HLUTNM = "lutpair38" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_4 
       (.I0(add_ln56_21_reg_1189[8]),
        .I1(add_ln56_22_reg_1194[8]),
        .I2(add_ln56_26_reg_1199[8]),
        .O(\train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_4_n_0 ));
  (* HLUTNM = "lutpair37" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_5 
       (.I0(add_ln56_21_reg_1189[7]),
        .I1(add_ln56_22_reg_1194[7]),
        .I2(add_ln56_26_reg_1199[7]),
        .O(\train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h2BD4)) 
    \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_6 
       (.I0(add_ln56_26_reg_1199[10]),
        .I1(add_ln56_22_reg_1194[10]),
        .I2(add_ln56_21_reg_1189[10]),
        .I3(add_ln56_26_reg_1199[11]),
        .O(\train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_7 
       (.I0(\train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_3_n_0 ),
        .I1(add_ln56_22_reg_1194[10]),
        .I2(add_ln56_21_reg_1189[10]),
        .I3(add_ln56_26_reg_1199[10]),
        .O(\train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_7_n_0 ));
  (* HLUTNM = "lutpair39" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_8 
       (.I0(add_ln56_21_reg_1189[9]),
        .I1(add_ln56_22_reg_1194[9]),
        .I2(add_ln56_26_reg_1199[9]),
        .I3(\train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_4_n_0 ),
        .O(\train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_8_n_0 ));
  (* HLUTNM = "lutpair38" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_9 
       (.I0(add_ln56_21_reg_1189[8]),
        .I1(add_ln56_22_reg_1194[8]),
        .I2(add_ln56_26_reg_1199[8]),
        .I3(\train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_5_n_0 ),
        .O(\train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_9_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_reg[6]_i_1 
       (.CI(\train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_reg[6]_i_2_n_0 ),
        .CO({\NLW_train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_reg[6]_i_1_CO_UNCONNECTED [3],\train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_reg[6]_i_1_n_1 ,\train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_reg[6]_i_1_n_2 ,\train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_3_n_0 ,\train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_4_n_0 ,\train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_5_n_0 }),
        .O({x_3_fu_751_p2,\NLW_train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_reg[6]_i_1_O_UNCONNECTED [2:0]}),
        .S({\train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_6_n_0 ,\train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_7_n_0 ,\train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_8_n_0 ,\train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_reg[6]_i_10 
       (.CI(1'b0),
        .CO({\train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_reg[6]_i_10_n_0 ,\train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_reg[6]_i_10_n_1 ,\train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_reg[6]_i_10_n_2 ,\train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_reg[6]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_19_n_0 ,\train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_20_n_0 ,\train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_21_n_0 ,1'b0}),
        .O(\NLW_train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_reg[6]_i_10_O_UNCONNECTED [3:0]),
        .S({\train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_22_n_0 ,\train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_23_n_0 ,\train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_24_n_0 ,\train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_25_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_reg[6]_i_2 
       (.CI(\train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_reg[6]_i_10_n_0 ),
        .CO({\train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_reg[6]_i_2_n_0 ,\train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_reg[6]_i_2_n_1 ,\train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_reg[6]_i_2_n_2 ,\train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_reg[6]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_11_n_0 ,\train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_12_n_0 ,\train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_13_n_0 ,\train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_14_n_0 }),
        .O(\NLW_train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_reg[6]_i_2_O_UNCONNECTED [3:0]),
        .S({\train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_15_n_0 ,\train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_16_n_0 ,\train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_17_n_0 ,\train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed[6]_i_18_n_0 }));
  (* HLUTNM = "lutpair26" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_11 
       (.I0(add_ln56_14_reg_1174[6]),
        .I1(add_ln56_15_reg_1179[6]),
        .I2(add_ln56_19_reg_1184[6]),
        .O(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_11_n_0 ));
  (* HLUTNM = "lutpair25" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_12 
       (.I0(add_ln56_14_reg_1174[5]),
        .I1(add_ln56_15_reg_1179[5]),
        .I2(add_ln56_19_reg_1184[5]),
        .O(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_12_n_0 ));
  (* HLUTNM = "lutpair24" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_13 
       (.I0(add_ln56_14_reg_1174[4]),
        .I1(add_ln56_15_reg_1179[4]),
        .I2(add_ln56_19_reg_1184[4]),
        .O(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_13_n_0 ));
  (* HLUTNM = "lutpair23" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_14 
       (.I0(add_ln56_14_reg_1174[3]),
        .I1(add_ln56_15_reg_1179[3]),
        .I2(add_ln56_19_reg_1184[3]),
        .O(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_14_n_0 ));
  (* HLUTNM = "lutpair27" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_15 
       (.I0(add_ln56_14_reg_1174[7]),
        .I1(add_ln56_15_reg_1179[7]),
        .I2(add_ln56_19_reg_1184[7]),
        .I3(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_11_n_0 ),
        .O(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_15_n_0 ));
  (* HLUTNM = "lutpair26" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_16 
       (.I0(add_ln56_14_reg_1174[6]),
        .I1(add_ln56_15_reg_1179[6]),
        .I2(add_ln56_19_reg_1184[6]),
        .I3(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_12_n_0 ),
        .O(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_16_n_0 ));
  (* HLUTNM = "lutpair25" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_17 
       (.I0(add_ln56_14_reg_1174[5]),
        .I1(add_ln56_15_reg_1179[5]),
        .I2(add_ln56_19_reg_1184[5]),
        .I3(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_13_n_0 ),
        .O(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_17_n_0 ));
  (* HLUTNM = "lutpair24" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_18 
       (.I0(add_ln56_14_reg_1174[4]),
        .I1(add_ln56_15_reg_1179[4]),
        .I2(add_ln56_19_reg_1184[4]),
        .I3(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_14_n_0 ),
        .O(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_18_n_0 ));
  (* HLUTNM = "lutpair22" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_19 
       (.I0(add_ln56_14_reg_1174[2]),
        .I1(add_ln56_15_reg_1179[2]),
        .I2(add_ln56_19_reg_1184[2]),
        .O(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_19_n_0 ));
  (* HLUTNM = "lutpair21" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_20 
       (.I0(add_ln56_14_reg_1174[1]),
        .I1(add_ln56_15_reg_1179[1]),
        .I2(add_ln56_19_reg_1184[1]),
        .O(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_20_n_0 ));
  (* HLUTNM = "lutpair20" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_21 
       (.I0(add_ln56_14_reg_1174[0]),
        .I1(add_ln56_15_reg_1179[0]),
        .I2(add_ln56_19_reg_1184[0]),
        .O(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_21_n_0 ));
  (* HLUTNM = "lutpair23" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_22 
       (.I0(add_ln56_14_reg_1174[3]),
        .I1(add_ln56_15_reg_1179[3]),
        .I2(add_ln56_19_reg_1184[3]),
        .I3(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_19_n_0 ),
        .O(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_22_n_0 ));
  (* HLUTNM = "lutpair22" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_23 
       (.I0(add_ln56_14_reg_1174[2]),
        .I1(add_ln56_15_reg_1179[2]),
        .I2(add_ln56_19_reg_1184[2]),
        .I3(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_20_n_0 ),
        .O(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_23_n_0 ));
  (* HLUTNM = "lutpair21" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_24 
       (.I0(add_ln56_14_reg_1174[1]),
        .I1(add_ln56_15_reg_1179[1]),
        .I2(add_ln56_19_reg_1184[1]),
        .I3(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_21_n_0 ),
        .O(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_24_n_0 ));
  (* HLUTNM = "lutpair20" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_25 
       (.I0(add_ln56_14_reg_1174[0]),
        .I1(add_ln56_15_reg_1179[0]),
        .I2(add_ln56_19_reg_1184[0]),
        .O(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_25_n_0 ));
  (* HLUTNM = "lutpair29" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_3 
       (.I0(add_ln56_14_reg_1174[9]),
        .I1(add_ln56_15_reg_1179[9]),
        .I2(add_ln56_19_reg_1184[9]),
        .O(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_3_n_0 ));
  (* HLUTNM = "lutpair28" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_4 
       (.I0(add_ln56_14_reg_1174[8]),
        .I1(add_ln56_15_reg_1179[8]),
        .I2(add_ln56_19_reg_1184[8]),
        .O(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_4_n_0 ));
  (* HLUTNM = "lutpair27" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_5 
       (.I0(add_ln56_14_reg_1174[7]),
        .I1(add_ln56_15_reg_1179[7]),
        .I2(add_ln56_19_reg_1184[7]),
        .O(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h2BD4)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_6 
       (.I0(add_ln56_19_reg_1184[10]),
        .I1(add_ln56_15_reg_1179[10]),
        .I2(add_ln56_14_reg_1174[10]),
        .I3(add_ln56_19_reg_1184[11]),
        .O(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_7 
       (.I0(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_3_n_0 ),
        .I1(add_ln56_15_reg_1179[10]),
        .I2(add_ln56_14_reg_1174[10]),
        .I3(add_ln56_19_reg_1184[10]),
        .O(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_7_n_0 ));
  (* HLUTNM = "lutpair29" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_8 
       (.I0(add_ln56_14_reg_1174[9]),
        .I1(add_ln56_15_reg_1179[9]),
        .I2(add_ln56_19_reg_1184[9]),
        .I3(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_4_n_0 ),
        .O(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_8_n_0 ));
  (* HLUTNM = "lutpair28" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_9 
       (.I0(add_ln56_14_reg_1174[8]),
        .I1(add_ln56_15_reg_1179[8]),
        .I2(add_ln56_19_reg_1184[8]),
        .I3(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_5_n_0 ),
        .O(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_9_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1_reg[6]_i_1 
       (.CI(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1_reg[6]_i_2_n_0 ),
        .CO({\NLW_train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1_reg[6]_i_1_CO_UNCONNECTED [3],\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1_reg[6]_i_1_n_1 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1_reg[6]_i_1_n_2 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_3_n_0 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_4_n_0 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_5_n_0 }),
        .O({x_5_fu_718_p2,\NLW_train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1_reg[6]_i_1_O_UNCONNECTED [2:0]}),
        .S({\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_6_n_0 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_7_n_0 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_8_n_0 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1_reg[6]_i_10 
       (.CI(1'b0),
        .CO({\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1_reg[6]_i_10_n_0 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1_reg[6]_i_10_n_1 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1_reg[6]_i_10_n_2 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1_reg[6]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_19_n_0 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_20_n_0 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_21_n_0 ,1'b0}),
        .O(\NLW_train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1_reg[6]_i_10_O_UNCONNECTED [3:0]),
        .S({\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_22_n_0 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_23_n_0 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_24_n_0 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_25_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1_reg[6]_i_2 
       (.CI(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1_reg[6]_i_10_n_0 ),
        .CO({\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1_reg[6]_i_2_n_0 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1_reg[6]_i_2_n_1 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1_reg[6]_i_2_n_2 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1_reg[6]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_11_n_0 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_12_n_0 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_13_n_0 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_14_n_0 }),
        .O(\NLW_train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1_reg[6]_i_2_O_UNCONNECTED [3:0]),
        .S({\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_15_n_0 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_16_n_0 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_17_n_0 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1[6]_i_18_n_0 }));
  (* HLUTNM = "lutpair16" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_11 
       (.I0(add_ln56_7_reg_1159[6]),
        .I1(add_ln56_8_reg_1164[6]),
        .I2(add_ln56_12_reg_1169[6]),
        .O(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_11_n_0 ));
  (* HLUTNM = "lutpair15" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_12 
       (.I0(add_ln56_7_reg_1159[5]),
        .I1(add_ln56_8_reg_1164[5]),
        .I2(add_ln56_12_reg_1169[5]),
        .O(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_12_n_0 ));
  (* HLUTNM = "lutpair14" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_13 
       (.I0(add_ln56_7_reg_1159[4]),
        .I1(add_ln56_8_reg_1164[4]),
        .I2(add_ln56_12_reg_1169[4]),
        .O(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_13_n_0 ));
  (* HLUTNM = "lutpair13" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_14 
       (.I0(add_ln56_7_reg_1159[3]),
        .I1(add_ln56_8_reg_1164[3]),
        .I2(add_ln56_12_reg_1169[3]),
        .O(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_14_n_0 ));
  (* HLUTNM = "lutpair17" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_15 
       (.I0(add_ln56_7_reg_1159[7]),
        .I1(add_ln56_8_reg_1164[7]),
        .I2(add_ln56_12_reg_1169[7]),
        .I3(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_11_n_0 ),
        .O(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_15_n_0 ));
  (* HLUTNM = "lutpair16" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_16 
       (.I0(add_ln56_7_reg_1159[6]),
        .I1(add_ln56_8_reg_1164[6]),
        .I2(add_ln56_12_reg_1169[6]),
        .I3(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_12_n_0 ),
        .O(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_16_n_0 ));
  (* HLUTNM = "lutpair15" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_17 
       (.I0(add_ln56_7_reg_1159[5]),
        .I1(add_ln56_8_reg_1164[5]),
        .I2(add_ln56_12_reg_1169[5]),
        .I3(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_13_n_0 ),
        .O(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_17_n_0 ));
  (* HLUTNM = "lutpair14" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_18 
       (.I0(add_ln56_7_reg_1159[4]),
        .I1(add_ln56_8_reg_1164[4]),
        .I2(add_ln56_12_reg_1169[4]),
        .I3(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_14_n_0 ),
        .O(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_18_n_0 ));
  (* HLUTNM = "lutpair12" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_19 
       (.I0(add_ln56_7_reg_1159[2]),
        .I1(add_ln56_8_reg_1164[2]),
        .I2(add_ln56_12_reg_1169[2]),
        .O(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_19_n_0 ));
  (* HLUTNM = "lutpair11" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_20 
       (.I0(add_ln56_7_reg_1159[1]),
        .I1(add_ln56_8_reg_1164[1]),
        .I2(add_ln56_12_reg_1169[1]),
        .O(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_20_n_0 ));
  (* HLUTNM = "lutpair10" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_21 
       (.I0(add_ln56_7_reg_1159[0]),
        .I1(add_ln56_8_reg_1164[0]),
        .I2(add_ln56_12_reg_1169[0]),
        .O(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_21_n_0 ));
  (* HLUTNM = "lutpair13" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_22 
       (.I0(add_ln56_7_reg_1159[3]),
        .I1(add_ln56_8_reg_1164[3]),
        .I2(add_ln56_12_reg_1169[3]),
        .I3(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_19_n_0 ),
        .O(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_22_n_0 ));
  (* HLUTNM = "lutpair12" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_23 
       (.I0(add_ln56_7_reg_1159[2]),
        .I1(add_ln56_8_reg_1164[2]),
        .I2(add_ln56_12_reg_1169[2]),
        .I3(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_20_n_0 ),
        .O(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_23_n_0 ));
  (* HLUTNM = "lutpair11" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_24 
       (.I0(add_ln56_7_reg_1159[1]),
        .I1(add_ln56_8_reg_1164[1]),
        .I2(add_ln56_12_reg_1169[1]),
        .I3(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_21_n_0 ),
        .O(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_24_n_0 ));
  (* HLUTNM = "lutpair10" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_25 
       (.I0(add_ln56_7_reg_1159[0]),
        .I1(add_ln56_8_reg_1164[0]),
        .I2(add_ln56_12_reg_1169[0]),
        .O(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_25_n_0 ));
  (* HLUTNM = "lutpair19" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_3 
       (.I0(add_ln56_7_reg_1159[9]),
        .I1(add_ln56_8_reg_1164[9]),
        .I2(add_ln56_12_reg_1169[9]),
        .O(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_3_n_0 ));
  (* HLUTNM = "lutpair18" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_4 
       (.I0(add_ln56_7_reg_1159[8]),
        .I1(add_ln56_8_reg_1164[8]),
        .I2(add_ln56_12_reg_1169[8]),
        .O(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_4_n_0 ));
  (* HLUTNM = "lutpair17" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_5 
       (.I0(add_ln56_7_reg_1159[7]),
        .I1(add_ln56_8_reg_1164[7]),
        .I2(add_ln56_12_reg_1169[7]),
        .O(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h2BD4)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_6 
       (.I0(add_ln56_12_reg_1169[10]),
        .I1(add_ln56_8_reg_1164[10]),
        .I2(add_ln56_7_reg_1159[10]),
        .I3(add_ln56_12_reg_1169[11]),
        .O(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_7 
       (.I0(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_3_n_0 ),
        .I1(add_ln56_8_reg_1164[10]),
        .I2(add_ln56_7_reg_1159[10]),
        .I3(add_ln56_12_reg_1169[10]),
        .O(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_7_n_0 ));
  (* HLUTNM = "lutpair19" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_8 
       (.I0(add_ln56_7_reg_1159[9]),
        .I1(add_ln56_8_reg_1164[9]),
        .I2(add_ln56_12_reg_1169[9]),
        .I3(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_4_n_0 ),
        .O(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_8_n_0 ));
  (* HLUTNM = "lutpair18" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_9 
       (.I0(add_ln56_7_reg_1159[8]),
        .I1(add_ln56_8_reg_1164[8]),
        .I2(add_ln56_12_reg_1169[8]),
        .I3(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_5_n_0 ),
        .O(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_9_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2_reg[6]_i_1 
       (.CI(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2_reg[6]_i_2_n_0 ),
        .CO({\NLW_train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2_reg[6]_i_1_CO_UNCONNECTED [3],\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2_reg[6]_i_1_n_1 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2_reg[6]_i_1_n_2 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_3_n_0 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_4_n_0 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_5_n_0 }),
        .O({x_4_fu_685_p2,\NLW_train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2_reg[6]_i_1_O_UNCONNECTED [2:0]}),
        .S({\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_6_n_0 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_7_n_0 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_8_n_0 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2_reg[6]_i_10 
       (.CI(1'b0),
        .CO({\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2_reg[6]_i_10_n_0 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2_reg[6]_i_10_n_1 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2_reg[6]_i_10_n_2 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2_reg[6]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_19_n_0 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_20_n_0 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_21_n_0 ,1'b0}),
        .O(\NLW_train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2_reg[6]_i_10_O_UNCONNECTED [3:0]),
        .S({\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_22_n_0 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_23_n_0 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_24_n_0 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_25_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2_reg[6]_i_2 
       (.CI(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2_reg[6]_i_10_n_0 ),
        .CO({\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2_reg[6]_i_2_n_0 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2_reg[6]_i_2_n_1 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2_reg[6]_i_2_n_2 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2_reg[6]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_11_n_0 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_12_n_0 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_13_n_0 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_14_n_0 }),
        .O(\NLW_train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2_reg[6]_i_2_O_UNCONNECTED [3:0]),
        .S({\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_15_n_0 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_16_n_0 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_17_n_0 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2[6]_i_18_n_0 }));
  (* HLUTNM = "lutpair6" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_11 
       (.I0(add_ln56_reg_1144[6]),
        .I1(add_ln56_1_reg_1149[6]),
        .I2(add_ln56_5_reg_1154[6]),
        .O(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_11_n_0 ));
  (* HLUTNM = "lutpair5" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_12 
       (.I0(add_ln56_reg_1144[5]),
        .I1(add_ln56_1_reg_1149[5]),
        .I2(add_ln56_5_reg_1154[5]),
        .O(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_12_n_0 ));
  (* HLUTNM = "lutpair4" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_13 
       (.I0(add_ln56_reg_1144[4]),
        .I1(add_ln56_1_reg_1149[4]),
        .I2(add_ln56_5_reg_1154[4]),
        .O(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_13_n_0 ));
  (* HLUTNM = "lutpair3" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_14 
       (.I0(add_ln56_reg_1144[3]),
        .I1(add_ln56_1_reg_1149[3]),
        .I2(add_ln56_5_reg_1154[3]),
        .O(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_14_n_0 ));
  (* HLUTNM = "lutpair7" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_15 
       (.I0(add_ln56_reg_1144[7]),
        .I1(add_ln56_1_reg_1149[7]),
        .I2(add_ln56_5_reg_1154[7]),
        .I3(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_11_n_0 ),
        .O(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_15_n_0 ));
  (* HLUTNM = "lutpair6" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_16 
       (.I0(add_ln56_reg_1144[6]),
        .I1(add_ln56_1_reg_1149[6]),
        .I2(add_ln56_5_reg_1154[6]),
        .I3(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_12_n_0 ),
        .O(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_16_n_0 ));
  (* HLUTNM = "lutpair5" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_17 
       (.I0(add_ln56_reg_1144[5]),
        .I1(add_ln56_1_reg_1149[5]),
        .I2(add_ln56_5_reg_1154[5]),
        .I3(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_13_n_0 ),
        .O(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_17_n_0 ));
  (* HLUTNM = "lutpair4" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_18 
       (.I0(add_ln56_reg_1144[4]),
        .I1(add_ln56_1_reg_1149[4]),
        .I2(add_ln56_5_reg_1154[4]),
        .I3(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_14_n_0 ),
        .O(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_18_n_0 ));
  (* HLUTNM = "lutpair2" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_19 
       (.I0(add_ln56_reg_1144[2]),
        .I1(add_ln56_1_reg_1149[2]),
        .I2(add_ln56_5_reg_1154[2]),
        .O(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_19_n_0 ));
  (* HLUTNM = "lutpair1" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_20 
       (.I0(add_ln56_reg_1144[1]),
        .I1(add_ln56_1_reg_1149[1]),
        .I2(add_ln56_5_reg_1154[1]),
        .O(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_20_n_0 ));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_21 
       (.I0(add_ln56_reg_1144[0]),
        .I1(add_ln56_1_reg_1149[0]),
        .I2(add_ln56_5_reg_1154[0]),
        .O(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_21_n_0 ));
  (* HLUTNM = "lutpair3" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_22 
       (.I0(add_ln56_reg_1144[3]),
        .I1(add_ln56_1_reg_1149[3]),
        .I2(add_ln56_5_reg_1154[3]),
        .I3(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_19_n_0 ),
        .O(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_22_n_0 ));
  (* HLUTNM = "lutpair2" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_23 
       (.I0(add_ln56_reg_1144[2]),
        .I1(add_ln56_1_reg_1149[2]),
        .I2(add_ln56_5_reg_1154[2]),
        .I3(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_20_n_0 ),
        .O(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_23_n_0 ));
  (* HLUTNM = "lutpair1" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_24 
       (.I0(add_ln56_reg_1144[1]),
        .I1(add_ln56_1_reg_1149[1]),
        .I2(add_ln56_5_reg_1154[1]),
        .I3(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_21_n_0 ),
        .O(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_24_n_0 ));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_25 
       (.I0(add_ln56_reg_1144[0]),
        .I1(add_ln56_1_reg_1149[0]),
        .I2(add_ln56_5_reg_1154[0]),
        .O(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_25_n_0 ));
  (* HLUTNM = "lutpair9" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_3 
       (.I0(add_ln56_reg_1144[9]),
        .I1(add_ln56_1_reg_1149[9]),
        .I2(add_ln56_5_reg_1154[9]),
        .O(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_3_n_0 ));
  (* HLUTNM = "lutpair8" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_4 
       (.I0(add_ln56_reg_1144[8]),
        .I1(add_ln56_1_reg_1149[8]),
        .I2(add_ln56_5_reg_1154[8]),
        .O(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_4_n_0 ));
  (* HLUTNM = "lutpair7" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_5 
       (.I0(add_ln56_reg_1144[7]),
        .I1(add_ln56_1_reg_1149[7]),
        .I2(add_ln56_5_reg_1154[7]),
        .O(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h2BD4)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_6 
       (.I0(add_ln56_5_reg_1154[10]),
        .I1(add_ln56_1_reg_1149[10]),
        .I2(add_ln56_reg_1144[10]),
        .I3(add_ln56_5_reg_1154[11]),
        .O(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_7 
       (.I0(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_3_n_0 ),
        .I1(add_ln56_1_reg_1149[10]),
        .I2(add_ln56_reg_1144[10]),
        .I3(add_ln56_5_reg_1154[10]),
        .O(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_7_n_0 ));
  (* HLUTNM = "lutpair9" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_8 
       (.I0(add_ln56_reg_1144[9]),
        .I1(add_ln56_1_reg_1149[9]),
        .I2(add_ln56_5_reg_1154[9]),
        .I3(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_4_n_0 ),
        .O(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_8_n_0 ));
  (* HLUTNM = "lutpair8" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_9 
       (.I0(add_ln56_reg_1144[8]),
        .I1(add_ln56_1_reg_1149[8]),
        .I2(add_ln56_5_reg_1154[8]),
        .I3(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_5_n_0 ),
        .O(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_9_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3_reg[6]_i_1 
       (.CI(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3_reg[6]_i_2_n_0 ),
        .CO({\NLW_train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3_reg[6]_i_1_CO_UNCONNECTED [3],\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3_reg[6]_i_1_n_1 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3_reg[6]_i_1_n_2 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_3_n_0 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_4_n_0 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_5_n_0 }),
        .O({x_fu_652_p2,\NLW_train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3_reg[6]_i_1_O_UNCONNECTED [2:0]}),
        .S({\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_6_n_0 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_7_n_0 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_8_n_0 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3_reg[6]_i_10 
       (.CI(1'b0),
        .CO({\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3_reg[6]_i_10_n_0 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3_reg[6]_i_10_n_1 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3_reg[6]_i_10_n_2 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3_reg[6]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_19_n_0 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_20_n_0 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_21_n_0 ,1'b0}),
        .O(\NLW_train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3_reg[6]_i_10_O_UNCONNECTED [3:0]),
        .S({\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_22_n_0 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_23_n_0 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_24_n_0 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_25_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3_reg[6]_i_2 
       (.CI(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3_reg[6]_i_10_n_0 ),
        .CO({\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3_reg[6]_i_2_n_0 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3_reg[6]_i_2_n_1 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3_reg[6]_i_2_n_2 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3_reg[6]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_11_n_0 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_12_n_0 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_13_n_0 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_14_n_0 }),
        .O(\NLW_train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3_reg[6]_i_2_O_UNCONNECTED [3:0]),
        .S({\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_15_n_0 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_16_n_0 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_17_n_0 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3[6]_i_18_n_0 }));
endmodule

(* ORIG_REF_NAME = "train_step_forwardHidden" *) 
module bd_0_hls_inst_0_train_step_forwardHidden_0
   (input_1_val_read_reg_947_pp0_iter1_reg,
    input_2_val_read_reg_942_pp0_iter1_reg,
    input_4_val_read_reg_937_pp0_iter1_reg,
    input_6_val_read_reg_932_pp0_iter1_reg,
    Q,
    \a_reg_reg[7] ,
    \a_reg_reg[7]_0 ,
    \a_reg_reg[7]_1 ,
    x_fu_652_p2,
    x_4_fu_685_p2,
    x_5_fu_718_p2,
    x_3_fu_751_p2,
    p_carry_i_3__15,
    S,
    DI,
    p_carry_i_3__16,
    p_carry_i_3__16_0,
    p_carry__0_i_3__16,
    p_carry_i_3__17,
    p_carry_i_3__17_0,
    p_carry__0_i_3__17,
    p_carry_i_3__18,
    p_carry_i_3__18_0,
    p_carry__0_i_3__18,
    \m_reg_reg[4] ,
    \m_reg_reg[4]_0 ,
    \m_reg_reg[8] ,
    \m_reg_reg[4]_1 ,
    \m_reg_reg[4]_2 ,
    \m_reg_reg[8]_0 ,
    \m_reg_reg[4]_3 ,
    \m_reg_reg[4]_4 ,
    \m_reg_reg[8]_1 ,
    \m_reg_reg[4]_5 ,
    \m_reg_reg[4]_6 ,
    \m_reg_reg[8]_2 ,
    p_carry_i_3__19,
    p_carry_i_3__19_0,
    p_carry__0_i_3__19,
    p_carry_i_3__20,
    p_carry_i_3__20_0,
    p_carry__0_i_3__20,
    p_carry_i_3__21,
    p_carry_i_3__21_0,
    p_carry__0_i_3__21,
    p_carry_i_3__22,
    p_carry_i_3__22_0,
    p_carry__0_i_3__22,
    \m_reg_reg[4]_7 ,
    \m_reg_reg[4]_8 ,
    \m_reg_reg[8]_3 ,
    \m_reg_reg[4]_9 ,
    \m_reg_reg[4]_10 ,
    \m_reg_reg[8]_4 ,
    \m_reg_reg[4]_11 ,
    \m_reg_reg[4]_12 ,
    \m_reg_reg[8]_5 ,
    \m_reg_reg[4]_13 ,
    \m_reg_reg[4]_14 ,
    \m_reg_reg[8]_6 ,
    p_carry_i_3__23,
    p_carry_i_3__23_0,
    p_carry__0_i_3__23,
    p_carry_i_3__24,
    p_carry_i_3__24_0,
    p_carry__0_i_3__24,
    p_carry_i_3__25,
    p_carry_i_3__25_0,
    p_carry__0_i_3__25,
    p_carry_i_3__26,
    p_carry_i_3__26_0,
    p_carry__0_i_3__26,
    \m_reg_reg[4]_15 ,
    \m_reg_reg[4]_16 ,
    \m_reg_reg[8]_7 ,
    \m_reg_reg[4]_17 ,
    \m_reg_reg[4]_18 ,
    \m_reg_reg[8]_8 ,
    \m_reg_reg[4]_19 ,
    \m_reg_reg[4]_20 ,
    \m_reg_reg[8]_9 ,
    \m_reg_reg[4]_21 ,
    \m_reg_reg[4]_22 ,
    \m_reg_reg[8]_10 ,
    p_carry_i_3__27,
    p_carry_i_3__27_0,
    p_carry__0_i_3__27,
    p_carry_i_3__28,
    p_carry_i_3__28_0,
    p_carry__0_i_3__28,
    p_carry_i_3__29,
    p_carry_i_3__29_0,
    p_carry__0_i_3__29,
    p_carry_i_3__30,
    p_carry_i_3__30_0,
    p_carry__0_i_3__30,
    \m_reg_reg[4]_23 ,
    \m_reg_reg[4]_24 ,
    \m_reg_reg[8]_11 ,
    \m_reg_reg[4]_25 ,
    \m_reg_reg[4]_26 ,
    \m_reg_reg[8]_12 ,
    \m_reg_reg[4]_27 ,
    \m_reg_reg[4]_28 ,
    \m_reg_reg[8]_13 ,
    \m_reg_reg[4]_29 ,
    \m_reg_reg[4]_30 ,
    \m_reg_reg[8]_14 ,
    img_neg_1,
    ap_clk,
    img_neg_2,
    img_neg_4,
    img_neg_6,
    W1_1_0_int_reg,
    W1_1_1_int_reg,
    W1_1_2_int_reg,
    W1_1_3_int_reg,
    b_reg,
    \m_reg_reg[4]_31 ,
    \m_reg_reg[0] ,
    \m_reg_reg[4]_32 ,
    \m_reg_reg[0]_0 ,
    \m_reg_reg[4]_33 ,
    \m_reg_reg[0]_1 ,
    W1_2_0_int_reg,
    W1_2_1_int_reg,
    W1_2_2_int_reg,
    W1_2_3_int_reg,
    \m_reg_reg[4]_34 ,
    \m_reg_reg[0]_2 ,
    \m_reg_reg[4]_35 ,
    \m_reg_reg[0]_3 ,
    \m_reg_reg[4]_36 ,
    \m_reg_reg[0]_4 ,
    \m_reg_reg[4]_37 ,
    \m_reg_reg[0]_5 ,
    W1_4_0_int_reg,
    W1_4_1_int_reg,
    W1_4_2_int_reg,
    W1_4_3_int_reg,
    \m_reg_reg[4]_38 ,
    \m_reg_reg[0]_6 ,
    \m_reg_reg[4]_39 ,
    \m_reg_reg[0]_7 ,
    \m_reg_reg[4]_40 ,
    \m_reg_reg[0]_8 ,
    \m_reg_reg[4]_41 ,
    \m_reg_reg[0]_9 ,
    W1_6_0_int_reg,
    W1_6_1_int_reg,
    W1_6_2_int_reg,
    W1_6_3_int_reg,
    \m_reg_reg[4]_42 ,
    \m_reg_reg[0]_10 ,
    \m_reg_reg[4]_43 ,
    \m_reg_reg[0]_11 ,
    \m_reg_reg[4]_44 ,
    \m_reg_reg[0]_12 ,
    \m_reg_reg[4]_45 ,
    \m_reg_reg[0]_13 ,
    D,
    \input_3_val_int_reg_reg[7]_0 ,
    \input_5_val_int_reg_reg[7]_0 ,
    \input_7_val_int_reg_reg[7]_0 );
  output [7:0]input_1_val_read_reg_947_pp0_iter1_reg;
  output [7:0]input_2_val_read_reg_942_pp0_iter1_reg;
  output [7:0]input_4_val_read_reg_937_pp0_iter1_reg;
  output [7:0]input_6_val_read_reg_932_pp0_iter1_reg;
  output [7:0]Q;
  output [7:0]\a_reg_reg[7] ;
  output [7:0]\a_reg_reg[7]_0 ;
  output [7:0]\a_reg_reg[7]_1 ;
  output [0:0]x_fu_652_p2;
  output [0:0]x_4_fu_685_p2;
  output [0:0]x_5_fu_718_p2;
  output [0:0]x_3_fu_751_p2;
  input [2:0]p_carry_i_3__15;
  input [0:0]S;
  input [2:0]DI;
  input [2:0]p_carry_i_3__16;
  input [0:0]p_carry_i_3__16_0;
  input [2:0]p_carry__0_i_3__16;
  input [2:0]p_carry_i_3__17;
  input [0:0]p_carry_i_3__17_0;
  input [2:0]p_carry__0_i_3__17;
  input [2:0]p_carry_i_3__18;
  input [0:0]p_carry_i_3__18_0;
  input [2:0]p_carry__0_i_3__18;
  input [2:0]\m_reg_reg[4] ;
  input [0:0]\m_reg_reg[4]_0 ;
  input [2:0]\m_reg_reg[8] ;
  input [2:0]\m_reg_reg[4]_1 ;
  input [0:0]\m_reg_reg[4]_2 ;
  input [2:0]\m_reg_reg[8]_0 ;
  input [2:0]\m_reg_reg[4]_3 ;
  input [0:0]\m_reg_reg[4]_4 ;
  input [2:0]\m_reg_reg[8]_1 ;
  input [2:0]\m_reg_reg[4]_5 ;
  input [0:0]\m_reg_reg[4]_6 ;
  input [2:0]\m_reg_reg[8]_2 ;
  input [2:0]p_carry_i_3__19;
  input [0:0]p_carry_i_3__19_0;
  input [2:0]p_carry__0_i_3__19;
  input [2:0]p_carry_i_3__20;
  input [0:0]p_carry_i_3__20_0;
  input [2:0]p_carry__0_i_3__20;
  input [2:0]p_carry_i_3__21;
  input [0:0]p_carry_i_3__21_0;
  input [2:0]p_carry__0_i_3__21;
  input [2:0]p_carry_i_3__22;
  input [0:0]p_carry_i_3__22_0;
  input [2:0]p_carry__0_i_3__22;
  input [2:0]\m_reg_reg[4]_7 ;
  input [0:0]\m_reg_reg[4]_8 ;
  input [2:0]\m_reg_reg[8]_3 ;
  input [2:0]\m_reg_reg[4]_9 ;
  input [0:0]\m_reg_reg[4]_10 ;
  input [2:0]\m_reg_reg[8]_4 ;
  input [2:0]\m_reg_reg[4]_11 ;
  input [0:0]\m_reg_reg[4]_12 ;
  input [2:0]\m_reg_reg[8]_5 ;
  input [2:0]\m_reg_reg[4]_13 ;
  input [0:0]\m_reg_reg[4]_14 ;
  input [2:0]\m_reg_reg[8]_6 ;
  input [2:0]p_carry_i_3__23;
  input [0:0]p_carry_i_3__23_0;
  input [2:0]p_carry__0_i_3__23;
  input [2:0]p_carry_i_3__24;
  input [0:0]p_carry_i_3__24_0;
  input [2:0]p_carry__0_i_3__24;
  input [2:0]p_carry_i_3__25;
  input [0:0]p_carry_i_3__25_0;
  input [2:0]p_carry__0_i_3__25;
  input [2:0]p_carry_i_3__26;
  input [0:0]p_carry_i_3__26_0;
  input [2:0]p_carry__0_i_3__26;
  input [2:0]\m_reg_reg[4]_15 ;
  input [0:0]\m_reg_reg[4]_16 ;
  input [2:0]\m_reg_reg[8]_7 ;
  input [2:0]\m_reg_reg[4]_17 ;
  input [0:0]\m_reg_reg[4]_18 ;
  input [2:0]\m_reg_reg[8]_8 ;
  input [2:0]\m_reg_reg[4]_19 ;
  input [0:0]\m_reg_reg[4]_20 ;
  input [2:0]\m_reg_reg[8]_9 ;
  input [2:0]\m_reg_reg[4]_21 ;
  input [0:0]\m_reg_reg[4]_22 ;
  input [2:0]\m_reg_reg[8]_10 ;
  input [2:0]p_carry_i_3__27;
  input [0:0]p_carry_i_3__27_0;
  input [2:0]p_carry__0_i_3__27;
  input [2:0]p_carry_i_3__28;
  input [0:0]p_carry_i_3__28_0;
  input [2:0]p_carry__0_i_3__28;
  input [2:0]p_carry_i_3__29;
  input [0:0]p_carry_i_3__29_0;
  input [2:0]p_carry__0_i_3__29;
  input [2:0]p_carry_i_3__30;
  input [0:0]p_carry_i_3__30_0;
  input [2:0]p_carry__0_i_3__30;
  input [2:0]\m_reg_reg[4]_23 ;
  input [0:0]\m_reg_reg[4]_24 ;
  input [2:0]\m_reg_reg[8]_11 ;
  input [2:0]\m_reg_reg[4]_25 ;
  input [0:0]\m_reg_reg[4]_26 ;
  input [2:0]\m_reg_reg[8]_12 ;
  input [2:0]\m_reg_reg[4]_27 ;
  input [0:0]\m_reg_reg[4]_28 ;
  input [2:0]\m_reg_reg[8]_13 ;
  input [2:0]\m_reg_reg[4]_29 ;
  input [0:0]\m_reg_reg[4]_30 ;
  input [2:0]\m_reg_reg[8]_14 ;
  input [7:0]img_neg_1;
  input ap_clk;
  input [7:0]img_neg_2;
  input [7:0]img_neg_4;
  input [7:0]img_neg_6;
  input [1:0]W1_1_0_int_reg;
  input [1:0]W1_1_1_int_reg;
  input [1:0]W1_1_2_int_reg;
  input [1:0]W1_1_3_int_reg;
  input [1:0]b_reg;
  input \m_reg_reg[4]_31 ;
  input \m_reg_reg[0] ;
  input \m_reg_reg[4]_32 ;
  input \m_reg_reg[0]_0 ;
  input \m_reg_reg[4]_33 ;
  input \m_reg_reg[0]_1 ;
  input [1:0]W1_2_0_int_reg;
  input [1:0]W1_2_1_int_reg;
  input [1:0]W1_2_2_int_reg;
  input [1:0]W1_2_3_int_reg;
  input \m_reg_reg[4]_34 ;
  input \m_reg_reg[0]_2 ;
  input \m_reg_reg[4]_35 ;
  input \m_reg_reg[0]_3 ;
  input \m_reg_reg[4]_36 ;
  input \m_reg_reg[0]_4 ;
  input \m_reg_reg[4]_37 ;
  input \m_reg_reg[0]_5 ;
  input [1:0]W1_4_0_int_reg;
  input [1:0]W1_4_1_int_reg;
  input [1:0]W1_4_2_int_reg;
  input [1:0]W1_4_3_int_reg;
  input \m_reg_reg[4]_38 ;
  input \m_reg_reg[0]_6 ;
  input \m_reg_reg[4]_39 ;
  input \m_reg_reg[0]_7 ;
  input \m_reg_reg[4]_40 ;
  input \m_reg_reg[0]_8 ;
  input \m_reg_reg[4]_41 ;
  input \m_reg_reg[0]_9 ;
  input [1:0]W1_6_0_int_reg;
  input [1:0]W1_6_1_int_reg;
  input [1:0]W1_6_2_int_reg;
  input [1:0]W1_6_3_int_reg;
  input \m_reg_reg[4]_42 ;
  input \m_reg_reg[0]_10 ;
  input \m_reg_reg[4]_43 ;
  input \m_reg_reg[0]_11 ;
  input \m_reg_reg[4]_44 ;
  input \m_reg_reg[0]_12 ;
  input \m_reg_reg[4]_45 ;
  input \m_reg_reg[0]_13 ;
  input [7:0]D;
  input [7:0]\input_3_val_int_reg_reg[7]_0 ;
  input [7:0]\input_5_val_int_reg_reg[7]_0 ;
  input [7:0]\input_7_val_int_reg_reg[7]_0 ;

  wire [8:1]C;
  wire [7:0]D;
  wire [2:0]DI;
  wire [10:0]P;
  wire [7:0]Q;
  wire [0:0]S;
  wire [1:0]W1_1_0_int_reg;
  wire [1:0]W1_1_1_int_reg;
  wire [1:0]W1_1_2_int_reg;
  wire [1:0]W1_1_3_int_reg;
  wire [1:0]W1_2_0_int_reg;
  wire [1:0]W1_2_1_int_reg;
  wire [1:0]W1_2_2_int_reg;
  wire [1:0]W1_2_3_int_reg;
  wire [1:0]W1_4_0_int_reg;
  wire [1:0]W1_4_1_int_reg;
  wire [1:0]W1_4_2_int_reg;
  wire [1:0]W1_4_3_int_reg;
  wire [1:0]W1_6_0_int_reg;
  wire [1:0]W1_6_1_int_reg;
  wire [1:0]W1_6_2_int_reg;
  wire [1:0]W1_6_3_int_reg;
  wire [7:0]\a_reg_reg[7] ;
  wire [7:0]\a_reg_reg[7]_0 ;
  wire [7:0]\a_reg_reg[7]_1 ;
  wire [11:0]add_ln56_12_fu_610_p2;
  wire [11:0]add_ln56_12_reg_1169;
  wire \add_ln56_12_reg_1169[11]_i_2_n_0 ;
  wire \add_ln56_12_reg_1169[11]_i_4_n_0 ;
  wire \add_ln56_12_reg_1169[11]_i_5_n_0 ;
  wire \add_ln56_12_reg_1169[3]_i_2_n_0 ;
  wire \add_ln56_12_reg_1169[3]_i_3_n_0 ;
  wire \add_ln56_12_reg_1169[3]_i_4_n_0 ;
  wire \add_ln56_12_reg_1169[3]_i_5_n_0 ;
  wire \add_ln56_12_reg_1169[7]_i_2_n_0 ;
  wire \add_ln56_12_reg_1169[7]_i_3_n_0 ;
  wire \add_ln56_12_reg_1169[7]_i_4_n_0 ;
  wire \add_ln56_12_reg_1169[7]_i_5_n_0 ;
  wire \add_ln56_12_reg_1169_reg[11]_i_1_n_1 ;
  wire \add_ln56_12_reg_1169_reg[11]_i_1_n_2 ;
  wire \add_ln56_12_reg_1169_reg[11]_i_1_n_3 ;
  wire \add_ln56_12_reg_1169_reg[3]_i_1_n_0 ;
  wire \add_ln56_12_reg_1169_reg[3]_i_1_n_1 ;
  wire \add_ln56_12_reg_1169_reg[3]_i_1_n_2 ;
  wire \add_ln56_12_reg_1169_reg[3]_i_1_n_3 ;
  wire \add_ln56_12_reg_1169_reg[7]_i_1_n_0 ;
  wire \add_ln56_12_reg_1169_reg[7]_i_1_n_1 ;
  wire \add_ln56_12_reg_1169_reg[7]_i_1_n_2 ;
  wire \add_ln56_12_reg_1169_reg[7]_i_1_n_3 ;
  wire [10:0]add_ln56_14_reg_1174;
  wire [10:0]add_ln56_15_reg_1179;
  wire [11:0]add_ln56_19_fu_622_p2;
  wire [11:0]add_ln56_19_reg_1184;
  wire \add_ln56_19_reg_1184[11]_i_2_n_0 ;
  wire \add_ln56_19_reg_1184[11]_i_4_n_0 ;
  wire \add_ln56_19_reg_1184[11]_i_5_n_0 ;
  wire \add_ln56_19_reg_1184[3]_i_2_n_0 ;
  wire \add_ln56_19_reg_1184[3]_i_3_n_0 ;
  wire \add_ln56_19_reg_1184[3]_i_4_n_0 ;
  wire \add_ln56_19_reg_1184[3]_i_5_n_0 ;
  wire \add_ln56_19_reg_1184[7]_i_2_n_0 ;
  wire \add_ln56_19_reg_1184[7]_i_3_n_0 ;
  wire \add_ln56_19_reg_1184[7]_i_4_n_0 ;
  wire \add_ln56_19_reg_1184[7]_i_5_n_0 ;
  wire \add_ln56_19_reg_1184_reg[11]_i_1_n_1 ;
  wire \add_ln56_19_reg_1184_reg[11]_i_1_n_2 ;
  wire \add_ln56_19_reg_1184_reg[11]_i_1_n_3 ;
  wire \add_ln56_19_reg_1184_reg[3]_i_1_n_0 ;
  wire \add_ln56_19_reg_1184_reg[3]_i_1_n_1 ;
  wire \add_ln56_19_reg_1184_reg[3]_i_1_n_2 ;
  wire \add_ln56_19_reg_1184_reg[3]_i_1_n_3 ;
  wire \add_ln56_19_reg_1184_reg[7]_i_1_n_0 ;
  wire \add_ln56_19_reg_1184_reg[7]_i_1_n_1 ;
  wire \add_ln56_19_reg_1184_reg[7]_i_1_n_2 ;
  wire \add_ln56_19_reg_1184_reg[7]_i_1_n_3 ;
  wire [10:0]add_ln56_1_reg_1149;
  wire [10:0]add_ln56_21_reg_1189;
  wire [10:0]add_ln56_22_reg_1194;
  wire [11:0]add_ln56_26_fu_634_p2;
  wire [11:0]add_ln56_26_reg_1199;
  wire \add_ln56_26_reg_1199[11]_i_2_n_0 ;
  wire \add_ln56_26_reg_1199[11]_i_4_n_0 ;
  wire \add_ln56_26_reg_1199[11]_i_5_n_0 ;
  wire \add_ln56_26_reg_1199[3]_i_2_n_0 ;
  wire \add_ln56_26_reg_1199[3]_i_3_n_0 ;
  wire \add_ln56_26_reg_1199[3]_i_4_n_0 ;
  wire \add_ln56_26_reg_1199[3]_i_5_n_0 ;
  wire \add_ln56_26_reg_1199[7]_i_2_n_0 ;
  wire \add_ln56_26_reg_1199[7]_i_3_n_0 ;
  wire \add_ln56_26_reg_1199[7]_i_4_n_0 ;
  wire \add_ln56_26_reg_1199[7]_i_5_n_0 ;
  wire \add_ln56_26_reg_1199_reg[11]_i_1_n_1 ;
  wire \add_ln56_26_reg_1199_reg[11]_i_1_n_2 ;
  wire \add_ln56_26_reg_1199_reg[11]_i_1_n_3 ;
  wire \add_ln56_26_reg_1199_reg[3]_i_1_n_0 ;
  wire \add_ln56_26_reg_1199_reg[3]_i_1_n_1 ;
  wire \add_ln56_26_reg_1199_reg[3]_i_1_n_2 ;
  wire \add_ln56_26_reg_1199_reg[3]_i_1_n_3 ;
  wire \add_ln56_26_reg_1199_reg[7]_i_1_n_0 ;
  wire \add_ln56_26_reg_1199_reg[7]_i_1_n_1 ;
  wire \add_ln56_26_reg_1199_reg[7]_i_1_n_2 ;
  wire \add_ln56_26_reg_1199_reg[7]_i_1_n_3 ;
  wire [11:0]add_ln56_5_fu_598_p2;
  wire [11:0]add_ln56_5_reg_1154;
  wire \add_ln56_5_reg_1154[11]_i_2_n_0 ;
  wire \add_ln56_5_reg_1154[11]_i_4_n_0 ;
  wire \add_ln56_5_reg_1154[11]_i_5_n_0 ;
  wire \add_ln56_5_reg_1154[3]_i_2_n_0 ;
  wire \add_ln56_5_reg_1154[3]_i_3_n_0 ;
  wire \add_ln56_5_reg_1154[3]_i_4_n_0 ;
  wire \add_ln56_5_reg_1154[3]_i_5_n_0 ;
  wire \add_ln56_5_reg_1154[7]_i_2_n_0 ;
  wire \add_ln56_5_reg_1154[7]_i_3_n_0 ;
  wire \add_ln56_5_reg_1154[7]_i_4_n_0 ;
  wire \add_ln56_5_reg_1154[7]_i_5_n_0 ;
  wire \add_ln56_5_reg_1154_reg[11]_i_1_n_1 ;
  wire \add_ln56_5_reg_1154_reg[11]_i_1_n_2 ;
  wire \add_ln56_5_reg_1154_reg[11]_i_1_n_3 ;
  wire \add_ln56_5_reg_1154_reg[3]_i_1_n_0 ;
  wire \add_ln56_5_reg_1154_reg[3]_i_1_n_1 ;
  wire \add_ln56_5_reg_1154_reg[3]_i_1_n_2 ;
  wire \add_ln56_5_reg_1154_reg[3]_i_1_n_3 ;
  wire \add_ln56_5_reg_1154_reg[7]_i_1_n_0 ;
  wire \add_ln56_5_reg_1154_reg[7]_i_1_n_1 ;
  wire \add_ln56_5_reg_1154_reg[7]_i_1_n_2 ;
  wire \add_ln56_5_reg_1154_reg[7]_i_1_n_3 ;
  wire [10:0]add_ln56_7_reg_1159;
  wire [10:0]add_ln56_8_reg_1164;
  wire [10:0]add_ln56_reg_1144;
  wire ap_clk;
  wire [1:0]b_reg;
  wire [7:0]img_neg_1;
  wire [7:0]img_neg_2;
  wire [7:0]img_neg_4;
  wire [7:0]img_neg_6;
  wire [7:0]input_0_val_int_reg;
  wire [7:0]input_1_val_read_reg_947_pp0_iter1_reg;
  wire \input_1_val_read_reg_947_reg[0]_srl2_n_0 ;
  wire \input_1_val_read_reg_947_reg[1]_srl2_n_0 ;
  wire \input_1_val_read_reg_947_reg[2]_srl2_n_0 ;
  wire \input_1_val_read_reg_947_reg[3]_srl2_n_0 ;
  wire \input_1_val_read_reg_947_reg[4]_srl2_n_0 ;
  wire \input_1_val_read_reg_947_reg[5]_srl2_n_0 ;
  wire \input_1_val_read_reg_947_reg[6]_srl2_n_0 ;
  wire \input_1_val_read_reg_947_reg[7]_srl2_n_0 ;
  wire [7:0]input_2_val_read_reg_942_pp0_iter1_reg;
  wire \input_2_val_read_reg_942_reg[0]_srl2_n_0 ;
  wire \input_2_val_read_reg_942_reg[1]_srl2_n_0 ;
  wire \input_2_val_read_reg_942_reg[2]_srl2_n_0 ;
  wire \input_2_val_read_reg_942_reg[3]_srl2_n_0 ;
  wire \input_2_val_read_reg_942_reg[4]_srl2_n_0 ;
  wire \input_2_val_read_reg_942_reg[5]_srl2_n_0 ;
  wire \input_2_val_read_reg_942_reg[6]_srl2_n_0 ;
  wire \input_2_val_read_reg_942_reg[7]_srl2_n_0 ;
  wire [7:0]input_3_val_int_reg;
  wire [7:0]\input_3_val_int_reg_reg[7]_0 ;
  wire [7:0]input_4_val_read_reg_937_pp0_iter1_reg;
  wire \input_4_val_read_reg_937_reg[0]_srl2_n_0 ;
  wire \input_4_val_read_reg_937_reg[1]_srl2_n_0 ;
  wire \input_4_val_read_reg_937_reg[2]_srl2_n_0 ;
  wire \input_4_val_read_reg_937_reg[3]_srl2_n_0 ;
  wire \input_4_val_read_reg_937_reg[4]_srl2_n_0 ;
  wire \input_4_val_read_reg_937_reg[5]_srl2_n_0 ;
  wire \input_4_val_read_reg_937_reg[6]_srl2_n_0 ;
  wire \input_4_val_read_reg_937_reg[7]_srl2_n_0 ;
  wire [7:0]input_5_val_int_reg;
  wire [7:0]\input_5_val_int_reg_reg[7]_0 ;
  wire [7:0]input_6_val_read_reg_932_pp0_iter1_reg;
  wire \input_6_val_read_reg_932_reg[0]_srl2_n_0 ;
  wire \input_6_val_read_reg_932_reg[1]_srl2_n_0 ;
  wire \input_6_val_read_reg_932_reg[2]_srl2_n_0 ;
  wire \input_6_val_read_reg_932_reg[3]_srl2_n_0 ;
  wire \input_6_val_read_reg_932_reg[4]_srl2_n_0 ;
  wire \input_6_val_read_reg_932_reg[5]_srl2_n_0 ;
  wire \input_6_val_read_reg_932_reg[6]_srl2_n_0 ;
  wire \input_6_val_read_reg_932_reg[7]_srl2_n_0 ;
  wire [7:0]input_7_val_int_reg;
  wire [7:0]\input_7_val_int_reg_reg[7]_0 ;
  wire \m_reg_reg[0] ;
  wire \m_reg_reg[0]_0 ;
  wire \m_reg_reg[0]_1 ;
  wire \m_reg_reg[0]_10 ;
  wire \m_reg_reg[0]_11 ;
  wire \m_reg_reg[0]_12 ;
  wire \m_reg_reg[0]_13 ;
  wire \m_reg_reg[0]_2 ;
  wire \m_reg_reg[0]_3 ;
  wire \m_reg_reg[0]_4 ;
  wire \m_reg_reg[0]_5 ;
  wire \m_reg_reg[0]_6 ;
  wire \m_reg_reg[0]_7 ;
  wire \m_reg_reg[0]_8 ;
  wire \m_reg_reg[0]_9 ;
  wire [2:0]\m_reg_reg[4] ;
  wire [0:0]\m_reg_reg[4]_0 ;
  wire [2:0]\m_reg_reg[4]_1 ;
  wire [0:0]\m_reg_reg[4]_10 ;
  wire [2:0]\m_reg_reg[4]_11 ;
  wire [0:0]\m_reg_reg[4]_12 ;
  wire [2:0]\m_reg_reg[4]_13 ;
  wire [0:0]\m_reg_reg[4]_14 ;
  wire [2:0]\m_reg_reg[4]_15 ;
  wire [0:0]\m_reg_reg[4]_16 ;
  wire [2:0]\m_reg_reg[4]_17 ;
  wire [0:0]\m_reg_reg[4]_18 ;
  wire [2:0]\m_reg_reg[4]_19 ;
  wire [0:0]\m_reg_reg[4]_2 ;
  wire [0:0]\m_reg_reg[4]_20 ;
  wire [2:0]\m_reg_reg[4]_21 ;
  wire [0:0]\m_reg_reg[4]_22 ;
  wire [2:0]\m_reg_reg[4]_23 ;
  wire [0:0]\m_reg_reg[4]_24 ;
  wire [2:0]\m_reg_reg[4]_25 ;
  wire [0:0]\m_reg_reg[4]_26 ;
  wire [2:0]\m_reg_reg[4]_27 ;
  wire [0:0]\m_reg_reg[4]_28 ;
  wire [2:0]\m_reg_reg[4]_29 ;
  wire [2:0]\m_reg_reg[4]_3 ;
  wire [0:0]\m_reg_reg[4]_30 ;
  wire \m_reg_reg[4]_31 ;
  wire \m_reg_reg[4]_32 ;
  wire \m_reg_reg[4]_33 ;
  wire \m_reg_reg[4]_34 ;
  wire \m_reg_reg[4]_35 ;
  wire \m_reg_reg[4]_36 ;
  wire \m_reg_reg[4]_37 ;
  wire \m_reg_reg[4]_38 ;
  wire \m_reg_reg[4]_39 ;
  wire [0:0]\m_reg_reg[4]_4 ;
  wire \m_reg_reg[4]_40 ;
  wire \m_reg_reg[4]_41 ;
  wire \m_reg_reg[4]_42 ;
  wire \m_reg_reg[4]_43 ;
  wire \m_reg_reg[4]_44 ;
  wire \m_reg_reg[4]_45 ;
  wire [2:0]\m_reg_reg[4]_5 ;
  wire [0:0]\m_reg_reg[4]_6 ;
  wire [2:0]\m_reg_reg[4]_7 ;
  wire [0:0]\m_reg_reg[4]_8 ;
  wire [2:0]\m_reg_reg[4]_9 ;
  wire [2:0]\m_reg_reg[8] ;
  wire [2:0]\m_reg_reg[8]_0 ;
  wire [2:0]\m_reg_reg[8]_1 ;
  wire [2:0]\m_reg_reg[8]_10 ;
  wire [2:0]\m_reg_reg[8]_11 ;
  wire [2:0]\m_reg_reg[8]_12 ;
  wire [2:0]\m_reg_reg[8]_13 ;
  wire [2:0]\m_reg_reg[8]_14 ;
  wire [2:0]\m_reg_reg[8]_2 ;
  wire [2:0]\m_reg_reg[8]_3 ;
  wire [2:0]\m_reg_reg[8]_4 ;
  wire [2:0]\m_reg_reg[8]_5 ;
  wire [2:0]\m_reg_reg[8]_6 ;
  wire [2:0]\m_reg_reg[8]_7 ;
  wire [2:0]\m_reg_reg[8]_8 ;
  wire [2:0]\m_reg_reg[8]_9 ;
  wire mac_muladd_8s_2s_10s_11_4_1_U17_n_0;
  wire mac_muladd_8s_2s_10s_11_4_1_U17_n_10;
  wire mac_muladd_8s_2s_10s_11_4_1_U17_n_11;
  wire mac_muladd_8s_2s_10s_11_4_1_U17_n_12;
  wire mac_muladd_8s_2s_10s_11_4_1_U17_n_13;
  wire mac_muladd_8s_2s_10s_11_4_1_U17_n_14;
  wire mac_muladd_8s_2s_10s_11_4_1_U17_n_15;
  wire mac_muladd_8s_2s_10s_11_4_1_U17_n_16;
  wire mac_muladd_8s_2s_10s_11_4_1_U17_n_17;
  wire mac_muladd_8s_2s_10s_11_4_1_U17_n_18;
  wire mac_muladd_8s_2s_10s_11_4_1_U17_n_19;
  wire mac_muladd_8s_2s_10s_11_4_1_U17_n_20;
  wire mac_muladd_8s_2s_10s_11_4_1_U17_n_21;
  wire mac_muladd_8s_2s_10s_11_4_1_U17_n_22;
  wire mac_muladd_8s_2s_10s_11_4_1_U17_n_23;
  wire mac_muladd_8s_2s_10s_11_4_1_U17_n_24;
  wire mac_muladd_8s_2s_10s_11_4_1_U17_n_25;
  wire mac_muladd_8s_2s_10s_11_4_1_U17_n_26;
  wire mac_muladd_8s_2s_10s_11_4_1_U17_n_27;
  wire mac_muladd_8s_2s_10s_11_4_1_U17_n_28;
  wire mac_muladd_8s_2s_10s_11_4_1_U17_n_29;
  wire mac_muladd_8s_2s_10s_11_4_1_U17_n_30;
  wire mac_muladd_8s_2s_10s_11_4_1_U17_n_31;
  wire mac_muladd_8s_2s_10s_11_4_1_U17_n_32;
  wire mac_muladd_8s_2s_10s_11_4_1_U17_n_33;
  wire mac_muladd_8s_2s_10s_11_4_1_U17_n_34;
  wire mac_muladd_8s_2s_10s_11_4_1_U17_n_35;
  wire mac_muladd_8s_2s_10s_11_4_1_U17_n_36;
  wire mac_muladd_8s_2s_10s_11_4_1_U17_n_37;
  wire mac_muladd_8s_2s_10s_11_4_1_U17_n_38;
  wire mac_muladd_8s_2s_10s_11_4_1_U17_n_39;
  wire mac_muladd_8s_2s_10s_11_4_1_U17_n_9;
  wire mac_muladd_8s_2s_10s_11_4_1_U18_n_0;
  wire mac_muladd_8s_2s_10s_11_4_1_U18_n_10;
  wire mac_muladd_8s_2s_10s_11_4_1_U18_n_11;
  wire mac_muladd_8s_2s_10s_11_4_1_U18_n_12;
  wire mac_muladd_8s_2s_10s_11_4_1_U18_n_13;
  wire mac_muladd_8s_2s_10s_11_4_1_U18_n_14;
  wire mac_muladd_8s_2s_10s_11_4_1_U18_n_15;
  wire mac_muladd_8s_2s_10s_11_4_1_U18_n_16;
  wire mac_muladd_8s_2s_10s_11_4_1_U18_n_17;
  wire mac_muladd_8s_2s_10s_11_4_1_U18_n_18;
  wire mac_muladd_8s_2s_10s_11_4_1_U18_n_19;
  wire mac_muladd_8s_2s_10s_11_4_1_U18_n_20;
  wire mac_muladd_8s_2s_10s_11_4_1_U18_n_21;
  wire mac_muladd_8s_2s_10s_11_4_1_U18_n_22;
  wire mac_muladd_8s_2s_10s_11_4_1_U18_n_23;
  wire mac_muladd_8s_2s_10s_11_4_1_U18_n_24;
  wire mac_muladd_8s_2s_10s_11_4_1_U18_n_25;
  wire mac_muladd_8s_2s_10s_11_4_1_U18_n_26;
  wire mac_muladd_8s_2s_10s_11_4_1_U18_n_27;
  wire mac_muladd_8s_2s_10s_11_4_1_U18_n_28;
  wire mac_muladd_8s_2s_10s_11_4_1_U18_n_29;
  wire mac_muladd_8s_2s_10s_11_4_1_U18_n_30;
  wire mac_muladd_8s_2s_10s_11_4_1_U18_n_31;
  wire mac_muladd_8s_2s_10s_11_4_1_U18_n_32;
  wire mac_muladd_8s_2s_10s_11_4_1_U18_n_33;
  wire mac_muladd_8s_2s_10s_11_4_1_U18_n_34;
  wire mac_muladd_8s_2s_10s_11_4_1_U18_n_35;
  wire mac_muladd_8s_2s_10s_11_4_1_U18_n_36;
  wire mac_muladd_8s_2s_10s_11_4_1_U18_n_37;
  wire mac_muladd_8s_2s_10s_11_4_1_U18_n_38;
  wire mac_muladd_8s_2s_10s_11_4_1_U18_n_39;
  wire mac_muladd_8s_2s_10s_11_4_1_U18_n_40;
  wire mac_muladd_8s_2s_10s_11_4_1_U18_n_41;
  wire mac_muladd_8s_2s_10s_11_4_1_U18_n_42;
  wire mac_muladd_8s_2s_10s_11_4_1_U18_n_43;
  wire mac_muladd_8s_2s_10s_11_4_1_U18_n_44;
  wire mac_muladd_8s_2s_10s_11_4_1_U18_n_45;
  wire mac_muladd_8s_2s_10s_11_4_1_U18_n_46;
  wire mac_muladd_8s_2s_10s_11_4_1_U18_n_47;
  wire mac_muladd_8s_2s_10s_11_4_1_U18_n_48;
  wire mac_muladd_8s_2s_10s_11_4_1_U18_n_49;
  wire mac_muladd_8s_2s_10s_11_4_1_U18_n_50;
  wire mac_muladd_8s_2s_10s_11_4_1_U18_n_9;
  wire mac_muladd_8s_2s_10s_11_4_1_U19_n_0;
  wire mac_muladd_8s_2s_10s_11_4_1_U19_n_10;
  wire mac_muladd_8s_2s_10s_11_4_1_U19_n_11;
  wire mac_muladd_8s_2s_10s_11_4_1_U19_n_12;
  wire mac_muladd_8s_2s_10s_11_4_1_U19_n_13;
  wire mac_muladd_8s_2s_10s_11_4_1_U19_n_14;
  wire mac_muladd_8s_2s_10s_11_4_1_U19_n_15;
  wire mac_muladd_8s_2s_10s_11_4_1_U19_n_16;
  wire mac_muladd_8s_2s_10s_11_4_1_U19_n_17;
  wire mac_muladd_8s_2s_10s_11_4_1_U19_n_18;
  wire mac_muladd_8s_2s_10s_11_4_1_U19_n_19;
  wire mac_muladd_8s_2s_10s_11_4_1_U19_n_20;
  wire mac_muladd_8s_2s_10s_11_4_1_U19_n_21;
  wire mac_muladd_8s_2s_10s_11_4_1_U19_n_22;
  wire mac_muladd_8s_2s_10s_11_4_1_U19_n_23;
  wire mac_muladd_8s_2s_10s_11_4_1_U19_n_24;
  wire mac_muladd_8s_2s_10s_11_4_1_U19_n_25;
  wire mac_muladd_8s_2s_10s_11_4_1_U19_n_26;
  wire mac_muladd_8s_2s_10s_11_4_1_U19_n_27;
  wire mac_muladd_8s_2s_10s_11_4_1_U19_n_28;
  wire mac_muladd_8s_2s_10s_11_4_1_U19_n_29;
  wire mac_muladd_8s_2s_10s_11_4_1_U19_n_30;
  wire mac_muladd_8s_2s_10s_11_4_1_U19_n_31;
  wire mac_muladd_8s_2s_10s_11_4_1_U19_n_32;
  wire mac_muladd_8s_2s_10s_11_4_1_U19_n_33;
  wire mac_muladd_8s_2s_10s_11_4_1_U19_n_34;
  wire mac_muladd_8s_2s_10s_11_4_1_U19_n_35;
  wire mac_muladd_8s_2s_10s_11_4_1_U19_n_36;
  wire mac_muladd_8s_2s_10s_11_4_1_U19_n_37;
  wire mac_muladd_8s_2s_10s_11_4_1_U19_n_38;
  wire mac_muladd_8s_2s_10s_11_4_1_U19_n_39;
  wire mac_muladd_8s_2s_10s_11_4_1_U19_n_40;
  wire mac_muladd_8s_2s_10s_11_4_1_U19_n_41;
  wire mac_muladd_8s_2s_10s_11_4_1_U19_n_42;
  wire mac_muladd_8s_2s_10s_11_4_1_U19_n_43;
  wire mac_muladd_8s_2s_10s_11_4_1_U19_n_44;
  wire mac_muladd_8s_2s_10s_11_4_1_U19_n_45;
  wire mac_muladd_8s_2s_10s_11_4_1_U19_n_46;
  wire mac_muladd_8s_2s_10s_11_4_1_U19_n_47;
  wire mac_muladd_8s_2s_10s_11_4_1_U19_n_48;
  wire mac_muladd_8s_2s_10s_11_4_1_U19_n_49;
  wire mac_muladd_8s_2s_10s_11_4_1_U19_n_50;
  wire mac_muladd_8s_2s_10s_11_4_1_U19_n_9;
  wire mac_muladd_8s_2s_10s_11_4_1_U20_n_0;
  wire mac_muladd_8s_2s_10s_11_4_1_U20_n_10;
  wire mac_muladd_8s_2s_10s_11_4_1_U20_n_11;
  wire mac_muladd_8s_2s_10s_11_4_1_U20_n_12;
  wire mac_muladd_8s_2s_10s_11_4_1_U20_n_13;
  wire mac_muladd_8s_2s_10s_11_4_1_U20_n_14;
  wire mac_muladd_8s_2s_10s_11_4_1_U20_n_15;
  wire mac_muladd_8s_2s_10s_11_4_1_U20_n_16;
  wire mac_muladd_8s_2s_10s_11_4_1_U20_n_17;
  wire mac_muladd_8s_2s_10s_11_4_1_U20_n_18;
  wire mac_muladd_8s_2s_10s_11_4_1_U20_n_19;
  wire mac_muladd_8s_2s_10s_11_4_1_U20_n_20;
  wire mac_muladd_8s_2s_10s_11_4_1_U20_n_21;
  wire mac_muladd_8s_2s_10s_11_4_1_U20_n_22;
  wire mac_muladd_8s_2s_10s_11_4_1_U20_n_23;
  wire mac_muladd_8s_2s_10s_11_4_1_U20_n_24;
  wire mac_muladd_8s_2s_10s_11_4_1_U20_n_25;
  wire mac_muladd_8s_2s_10s_11_4_1_U20_n_26;
  wire mac_muladd_8s_2s_10s_11_4_1_U20_n_27;
  wire mac_muladd_8s_2s_10s_11_4_1_U20_n_28;
  wire mac_muladd_8s_2s_10s_11_4_1_U20_n_29;
  wire mac_muladd_8s_2s_10s_11_4_1_U20_n_30;
  wire mac_muladd_8s_2s_10s_11_4_1_U20_n_31;
  wire mac_muladd_8s_2s_10s_11_4_1_U20_n_32;
  wire mac_muladd_8s_2s_10s_11_4_1_U20_n_33;
  wire mac_muladd_8s_2s_10s_11_4_1_U20_n_34;
  wire mac_muladd_8s_2s_10s_11_4_1_U20_n_35;
  wire mac_muladd_8s_2s_10s_11_4_1_U20_n_36;
  wire mac_muladd_8s_2s_10s_11_4_1_U20_n_37;
  wire mac_muladd_8s_2s_10s_11_4_1_U20_n_38;
  wire mac_muladd_8s_2s_10s_11_4_1_U20_n_39;
  wire mac_muladd_8s_2s_10s_11_4_1_U20_n_40;
  wire mac_muladd_8s_2s_10s_11_4_1_U20_n_41;
  wire mac_muladd_8s_2s_10s_11_4_1_U20_n_42;
  wire mac_muladd_8s_2s_10s_11_4_1_U20_n_43;
  wire mac_muladd_8s_2s_10s_11_4_1_U20_n_44;
  wire mac_muladd_8s_2s_10s_11_4_1_U20_n_45;
  wire mac_muladd_8s_2s_10s_11_4_1_U20_n_46;
  wire mac_muladd_8s_2s_10s_11_4_1_U20_n_47;
  wire mac_muladd_8s_2s_10s_11_4_1_U20_n_48;
  wire mac_muladd_8s_2s_10s_11_4_1_U20_n_49;
  wire mac_muladd_8s_2s_10s_11_4_1_U20_n_50;
  wire mac_muladd_8s_2s_10s_11_4_1_U20_n_51;
  wire mac_muladd_8s_2s_10s_11_4_1_U20_n_9;
  wire mac_muladd_8s_2s_10s_11_4_1_U21_n_0;
  wire mac_muladd_8s_2s_10s_11_4_1_U21_n_1;
  wire mac_muladd_8s_2s_10s_11_4_1_U21_n_10;
  wire mac_muladd_8s_2s_10s_11_4_1_U21_n_11;
  wire mac_muladd_8s_2s_10s_11_4_1_U21_n_12;
  wire mac_muladd_8s_2s_10s_11_4_1_U21_n_13;
  wire mac_muladd_8s_2s_10s_11_4_1_U21_n_14;
  wire mac_muladd_8s_2s_10s_11_4_1_U21_n_15;
  wire mac_muladd_8s_2s_10s_11_4_1_U21_n_2;
  wire mac_muladd_8s_2s_10s_11_4_1_U21_n_3;
  wire mac_muladd_8s_2s_10s_11_4_1_U21_n_4;
  wire mac_muladd_8s_2s_10s_11_4_1_U21_n_5;
  wire mac_muladd_8s_2s_10s_11_4_1_U21_n_6;
  wire mac_muladd_8s_2s_10s_11_4_1_U21_n_7;
  wire mac_muladd_8s_2s_10s_11_4_1_U21_n_8;
  wire mac_muladd_8s_2s_10s_11_4_1_U21_n_9;
  wire mac_muladd_8s_2s_10s_11_4_1_U22_n_0;
  wire mac_muladd_8s_2s_10s_11_4_1_U22_n_1;
  wire mac_muladd_8s_2s_10s_11_4_1_U22_n_10;
  wire mac_muladd_8s_2s_10s_11_4_1_U22_n_11;
  wire mac_muladd_8s_2s_10s_11_4_1_U22_n_12;
  wire mac_muladd_8s_2s_10s_11_4_1_U22_n_13;
  wire mac_muladd_8s_2s_10s_11_4_1_U22_n_14;
  wire mac_muladd_8s_2s_10s_11_4_1_U22_n_15;
  wire mac_muladd_8s_2s_10s_11_4_1_U22_n_2;
  wire mac_muladd_8s_2s_10s_11_4_1_U22_n_3;
  wire mac_muladd_8s_2s_10s_11_4_1_U22_n_4;
  wire mac_muladd_8s_2s_10s_11_4_1_U22_n_5;
  wire mac_muladd_8s_2s_10s_11_4_1_U22_n_6;
  wire mac_muladd_8s_2s_10s_11_4_1_U22_n_7;
  wire mac_muladd_8s_2s_10s_11_4_1_U22_n_8;
  wire mac_muladd_8s_2s_10s_11_4_1_U22_n_9;
  wire mac_muladd_8s_2s_10s_11_4_1_U23_n_0;
  wire mac_muladd_8s_2s_10s_11_4_1_U23_n_1;
  wire mac_muladd_8s_2s_10s_11_4_1_U23_n_10;
  wire mac_muladd_8s_2s_10s_11_4_1_U23_n_11;
  wire mac_muladd_8s_2s_10s_11_4_1_U23_n_12;
  wire mac_muladd_8s_2s_10s_11_4_1_U23_n_13;
  wire mac_muladd_8s_2s_10s_11_4_1_U23_n_14;
  wire mac_muladd_8s_2s_10s_11_4_1_U23_n_15;
  wire mac_muladd_8s_2s_10s_11_4_1_U23_n_2;
  wire mac_muladd_8s_2s_10s_11_4_1_U23_n_3;
  wire mac_muladd_8s_2s_10s_11_4_1_U23_n_4;
  wire mac_muladd_8s_2s_10s_11_4_1_U23_n_5;
  wire mac_muladd_8s_2s_10s_11_4_1_U23_n_6;
  wire mac_muladd_8s_2s_10s_11_4_1_U23_n_7;
  wire mac_muladd_8s_2s_10s_11_4_1_U23_n_8;
  wire mac_muladd_8s_2s_10s_11_4_1_U23_n_9;
  wire mac_muladd_8s_2s_10s_11_4_1_U24_n_0;
  wire mac_muladd_8s_2s_10s_11_4_1_U24_n_1;
  wire mac_muladd_8s_2s_10s_11_4_1_U24_n_10;
  wire mac_muladd_8s_2s_10s_11_4_1_U24_n_11;
  wire mac_muladd_8s_2s_10s_11_4_1_U24_n_12;
  wire mac_muladd_8s_2s_10s_11_4_1_U24_n_13;
  wire mac_muladd_8s_2s_10s_11_4_1_U24_n_14;
  wire mac_muladd_8s_2s_10s_11_4_1_U24_n_15;
  wire mac_muladd_8s_2s_10s_11_4_1_U24_n_16;
  wire mac_muladd_8s_2s_10s_11_4_1_U24_n_2;
  wire mac_muladd_8s_2s_10s_11_4_1_U24_n_3;
  wire mac_muladd_8s_2s_10s_11_4_1_U24_n_4;
  wire mac_muladd_8s_2s_10s_11_4_1_U24_n_5;
  wire mac_muladd_8s_2s_10s_11_4_1_U24_n_6;
  wire mac_muladd_8s_2s_10s_11_4_1_U24_n_7;
  wire mac_muladd_8s_2s_10s_11_4_1_U24_n_8;
  wire mac_muladd_8s_2s_10s_11_4_1_U24_n_9;
  wire mac_muladd_8s_2s_10s_11_4_1_U25_n_0;
  wire mac_muladd_8s_2s_10s_11_4_1_U25_n_1;
  wire mac_muladd_8s_2s_10s_11_4_1_U25_n_10;
  wire mac_muladd_8s_2s_10s_11_4_1_U25_n_11;
  wire mac_muladd_8s_2s_10s_11_4_1_U25_n_12;
  wire mac_muladd_8s_2s_10s_11_4_1_U25_n_13;
  wire mac_muladd_8s_2s_10s_11_4_1_U25_n_14;
  wire mac_muladd_8s_2s_10s_11_4_1_U25_n_15;
  wire mac_muladd_8s_2s_10s_11_4_1_U25_n_2;
  wire mac_muladd_8s_2s_10s_11_4_1_U25_n_3;
  wire mac_muladd_8s_2s_10s_11_4_1_U25_n_4;
  wire mac_muladd_8s_2s_10s_11_4_1_U25_n_5;
  wire mac_muladd_8s_2s_10s_11_4_1_U25_n_6;
  wire mac_muladd_8s_2s_10s_11_4_1_U25_n_7;
  wire mac_muladd_8s_2s_10s_11_4_1_U25_n_8;
  wire mac_muladd_8s_2s_10s_11_4_1_U25_n_9;
  wire mac_muladd_8s_2s_10s_11_4_1_U26_n_0;
  wire mac_muladd_8s_2s_10s_11_4_1_U26_n_1;
  wire mac_muladd_8s_2s_10s_11_4_1_U26_n_10;
  wire mac_muladd_8s_2s_10s_11_4_1_U26_n_11;
  wire mac_muladd_8s_2s_10s_11_4_1_U26_n_12;
  wire mac_muladd_8s_2s_10s_11_4_1_U26_n_13;
  wire mac_muladd_8s_2s_10s_11_4_1_U26_n_14;
  wire mac_muladd_8s_2s_10s_11_4_1_U26_n_15;
  wire mac_muladd_8s_2s_10s_11_4_1_U26_n_2;
  wire mac_muladd_8s_2s_10s_11_4_1_U26_n_3;
  wire mac_muladd_8s_2s_10s_11_4_1_U26_n_4;
  wire mac_muladd_8s_2s_10s_11_4_1_U26_n_5;
  wire mac_muladd_8s_2s_10s_11_4_1_U26_n_6;
  wire mac_muladd_8s_2s_10s_11_4_1_U26_n_7;
  wire mac_muladd_8s_2s_10s_11_4_1_U26_n_8;
  wire mac_muladd_8s_2s_10s_11_4_1_U26_n_9;
  wire mac_muladd_8s_2s_10s_11_4_1_U27_n_0;
  wire mac_muladd_8s_2s_10s_11_4_1_U27_n_1;
  wire mac_muladd_8s_2s_10s_11_4_1_U27_n_10;
  wire mac_muladd_8s_2s_10s_11_4_1_U27_n_11;
  wire mac_muladd_8s_2s_10s_11_4_1_U27_n_12;
  wire mac_muladd_8s_2s_10s_11_4_1_U27_n_13;
  wire mac_muladd_8s_2s_10s_11_4_1_U27_n_14;
  wire mac_muladd_8s_2s_10s_11_4_1_U27_n_15;
  wire mac_muladd_8s_2s_10s_11_4_1_U27_n_2;
  wire mac_muladd_8s_2s_10s_11_4_1_U27_n_3;
  wire mac_muladd_8s_2s_10s_11_4_1_U27_n_4;
  wire mac_muladd_8s_2s_10s_11_4_1_U27_n_5;
  wire mac_muladd_8s_2s_10s_11_4_1_U27_n_6;
  wire mac_muladd_8s_2s_10s_11_4_1_U27_n_7;
  wire mac_muladd_8s_2s_10s_11_4_1_U27_n_8;
  wire mac_muladd_8s_2s_10s_11_4_1_U27_n_9;
  wire mac_muladd_8s_2s_10s_11_4_1_U28_n_0;
  wire mac_muladd_8s_2s_10s_11_4_1_U28_n_1;
  wire mac_muladd_8s_2s_10s_11_4_1_U28_n_10;
  wire mac_muladd_8s_2s_10s_11_4_1_U28_n_11;
  wire mac_muladd_8s_2s_10s_11_4_1_U28_n_12;
  wire mac_muladd_8s_2s_10s_11_4_1_U28_n_13;
  wire mac_muladd_8s_2s_10s_11_4_1_U28_n_14;
  wire mac_muladd_8s_2s_10s_11_4_1_U28_n_15;
  wire mac_muladd_8s_2s_10s_11_4_1_U28_n_16;
  wire mac_muladd_8s_2s_10s_11_4_1_U28_n_2;
  wire mac_muladd_8s_2s_10s_11_4_1_U28_n_3;
  wire mac_muladd_8s_2s_10s_11_4_1_U28_n_4;
  wire mac_muladd_8s_2s_10s_11_4_1_U28_n_5;
  wire mac_muladd_8s_2s_10s_11_4_1_U28_n_6;
  wire mac_muladd_8s_2s_10s_11_4_1_U28_n_7;
  wire mac_muladd_8s_2s_10s_11_4_1_U28_n_8;
  wire mac_muladd_8s_2s_10s_11_4_1_U28_n_9;
  wire mac_muladd_8s_2s_10s_11_4_1_U29_n_0;
  wire mac_muladd_8s_2s_10s_11_4_1_U29_n_1;
  wire mac_muladd_8s_2s_10s_11_4_1_U29_n_10;
  wire mac_muladd_8s_2s_10s_11_4_1_U29_n_11;
  wire mac_muladd_8s_2s_10s_11_4_1_U29_n_12;
  wire mac_muladd_8s_2s_10s_11_4_1_U29_n_13;
  wire mac_muladd_8s_2s_10s_11_4_1_U29_n_14;
  wire mac_muladd_8s_2s_10s_11_4_1_U29_n_15;
  wire mac_muladd_8s_2s_10s_11_4_1_U29_n_2;
  wire mac_muladd_8s_2s_10s_11_4_1_U29_n_3;
  wire mac_muladd_8s_2s_10s_11_4_1_U29_n_4;
  wire mac_muladd_8s_2s_10s_11_4_1_U29_n_5;
  wire mac_muladd_8s_2s_10s_11_4_1_U29_n_6;
  wire mac_muladd_8s_2s_10s_11_4_1_U29_n_7;
  wire mac_muladd_8s_2s_10s_11_4_1_U29_n_8;
  wire mac_muladd_8s_2s_10s_11_4_1_U29_n_9;
  wire mac_muladd_8s_2s_10s_11_4_1_U30_n_0;
  wire mac_muladd_8s_2s_10s_11_4_1_U30_n_1;
  wire mac_muladd_8s_2s_10s_11_4_1_U30_n_10;
  wire mac_muladd_8s_2s_10s_11_4_1_U30_n_11;
  wire mac_muladd_8s_2s_10s_11_4_1_U30_n_12;
  wire mac_muladd_8s_2s_10s_11_4_1_U30_n_13;
  wire mac_muladd_8s_2s_10s_11_4_1_U30_n_14;
  wire mac_muladd_8s_2s_10s_11_4_1_U30_n_15;
  wire mac_muladd_8s_2s_10s_11_4_1_U30_n_2;
  wire mac_muladd_8s_2s_10s_11_4_1_U30_n_3;
  wire mac_muladd_8s_2s_10s_11_4_1_U30_n_4;
  wire mac_muladd_8s_2s_10s_11_4_1_U30_n_5;
  wire mac_muladd_8s_2s_10s_11_4_1_U30_n_6;
  wire mac_muladd_8s_2s_10s_11_4_1_U30_n_7;
  wire mac_muladd_8s_2s_10s_11_4_1_U30_n_8;
  wire mac_muladd_8s_2s_10s_11_4_1_U30_n_9;
  wire mac_muladd_8s_2s_10s_11_4_1_U31_n_0;
  wire mac_muladd_8s_2s_10s_11_4_1_U31_n_1;
  wire mac_muladd_8s_2s_10s_11_4_1_U31_n_10;
  wire mac_muladd_8s_2s_10s_11_4_1_U31_n_11;
  wire mac_muladd_8s_2s_10s_11_4_1_U31_n_12;
  wire mac_muladd_8s_2s_10s_11_4_1_U31_n_13;
  wire mac_muladd_8s_2s_10s_11_4_1_U31_n_14;
  wire mac_muladd_8s_2s_10s_11_4_1_U31_n_15;
  wire mac_muladd_8s_2s_10s_11_4_1_U31_n_2;
  wire mac_muladd_8s_2s_10s_11_4_1_U31_n_3;
  wire mac_muladd_8s_2s_10s_11_4_1_U31_n_4;
  wire mac_muladd_8s_2s_10s_11_4_1_U31_n_5;
  wire mac_muladd_8s_2s_10s_11_4_1_U31_n_6;
  wire mac_muladd_8s_2s_10s_11_4_1_U31_n_7;
  wire mac_muladd_8s_2s_10s_11_4_1_U31_n_8;
  wire mac_muladd_8s_2s_10s_11_4_1_U31_n_9;
  wire mac_muladd_8s_2s_10s_11_4_1_U32_n_0;
  wire mac_muladd_8s_2s_10s_11_4_1_U32_n_1;
  wire mac_muladd_8s_2s_10s_11_4_1_U32_n_10;
  wire mac_muladd_8s_2s_10s_11_4_1_U32_n_11;
  wire mac_muladd_8s_2s_10s_11_4_1_U32_n_12;
  wire mac_muladd_8s_2s_10s_11_4_1_U32_n_13;
  wire mac_muladd_8s_2s_10s_11_4_1_U32_n_14;
  wire mac_muladd_8s_2s_10s_11_4_1_U32_n_15;
  wire mac_muladd_8s_2s_10s_11_4_1_U32_n_16;
  wire mac_muladd_8s_2s_10s_11_4_1_U32_n_2;
  wire mac_muladd_8s_2s_10s_11_4_1_U32_n_3;
  wire mac_muladd_8s_2s_10s_11_4_1_U32_n_4;
  wire mac_muladd_8s_2s_10s_11_4_1_U32_n_5;
  wire mac_muladd_8s_2s_10s_11_4_1_U32_n_6;
  wire mac_muladd_8s_2s_10s_11_4_1_U32_n_7;
  wire mac_muladd_8s_2s_10s_11_4_1_U32_n_8;
  wire mac_muladd_8s_2s_10s_11_4_1_U32_n_9;
  wire mul_2s_8s_10_1_1_U10_n_0;
  wire mul_2s_8s_10_1_1_U10_n_1;
  wire mul_2s_8s_10_1_1_U10_n_2;
  wire mul_2s_8s_10_1_1_U10_n_3;
  wire mul_2s_8s_10_1_1_U10_n_4;
  wire mul_2s_8s_10_1_1_U10_n_5;
  wire mul_2s_8s_10_1_1_U10_n_6;
  wire mul_2s_8s_10_1_1_U10_n_7;
  wire mul_2s_8s_10_1_1_U10_n_8;
  wire mul_2s_8s_10_1_1_U11_n_0;
  wire mul_2s_8s_10_1_1_U11_n_1;
  wire mul_2s_8s_10_1_1_U11_n_2;
  wire mul_2s_8s_10_1_1_U11_n_3;
  wire mul_2s_8s_10_1_1_U11_n_4;
  wire mul_2s_8s_10_1_1_U11_n_5;
  wire mul_2s_8s_10_1_1_U11_n_6;
  wire mul_2s_8s_10_1_1_U11_n_7;
  wire mul_2s_8s_10_1_1_U11_n_8;
  wire mul_2s_8s_10_1_1_U12_n_0;
  wire mul_2s_8s_10_1_1_U12_n_1;
  wire mul_2s_8s_10_1_1_U12_n_2;
  wire mul_2s_8s_10_1_1_U12_n_3;
  wire mul_2s_8s_10_1_1_U12_n_4;
  wire mul_2s_8s_10_1_1_U12_n_5;
  wire mul_2s_8s_10_1_1_U12_n_6;
  wire mul_2s_8s_10_1_1_U12_n_7;
  wire mul_2s_8s_10_1_1_U12_n_8;
  wire mul_2s_8s_10_1_1_U13_n_0;
  wire mul_2s_8s_10_1_1_U13_n_1;
  wire mul_2s_8s_10_1_1_U13_n_2;
  wire mul_2s_8s_10_1_1_U13_n_3;
  wire mul_2s_8s_10_1_1_U13_n_4;
  wire mul_2s_8s_10_1_1_U13_n_5;
  wire mul_2s_8s_10_1_1_U13_n_6;
  wire mul_2s_8s_10_1_1_U13_n_7;
  wire mul_2s_8s_10_1_1_U13_n_8;
  wire mul_2s_8s_10_1_1_U14_n_0;
  wire mul_2s_8s_10_1_1_U14_n_1;
  wire mul_2s_8s_10_1_1_U14_n_2;
  wire mul_2s_8s_10_1_1_U14_n_3;
  wire mul_2s_8s_10_1_1_U14_n_4;
  wire mul_2s_8s_10_1_1_U14_n_5;
  wire mul_2s_8s_10_1_1_U14_n_6;
  wire mul_2s_8s_10_1_1_U14_n_7;
  wire mul_2s_8s_10_1_1_U14_n_8;
  wire mul_2s_8s_10_1_1_U15_n_0;
  wire mul_2s_8s_10_1_1_U15_n_1;
  wire mul_2s_8s_10_1_1_U15_n_2;
  wire mul_2s_8s_10_1_1_U15_n_3;
  wire mul_2s_8s_10_1_1_U15_n_4;
  wire mul_2s_8s_10_1_1_U15_n_5;
  wire mul_2s_8s_10_1_1_U15_n_6;
  wire mul_2s_8s_10_1_1_U15_n_7;
  wire mul_2s_8s_10_1_1_U15_n_8;
  wire mul_2s_8s_10_1_1_U16_n_0;
  wire mul_2s_8s_10_1_1_U16_n_1;
  wire mul_2s_8s_10_1_1_U16_n_2;
  wire mul_2s_8s_10_1_1_U16_n_3;
  wire mul_2s_8s_10_1_1_U16_n_4;
  wire mul_2s_8s_10_1_1_U16_n_5;
  wire mul_2s_8s_10_1_1_U16_n_6;
  wire mul_2s_8s_10_1_1_U16_n_7;
  wire mul_2s_8s_10_1_1_U16_n_8;
  wire mul_2s_8s_10_1_1_U1_n_8;
  wire mul_2s_8s_10_1_1_U2_n_0;
  wire mul_2s_8s_10_1_1_U2_n_1;
  wire mul_2s_8s_10_1_1_U2_n_2;
  wire mul_2s_8s_10_1_1_U2_n_3;
  wire mul_2s_8s_10_1_1_U2_n_4;
  wire mul_2s_8s_10_1_1_U2_n_5;
  wire mul_2s_8s_10_1_1_U2_n_6;
  wire mul_2s_8s_10_1_1_U2_n_7;
  wire mul_2s_8s_10_1_1_U2_n_8;
  wire mul_2s_8s_10_1_1_U3_n_0;
  wire mul_2s_8s_10_1_1_U3_n_1;
  wire mul_2s_8s_10_1_1_U3_n_2;
  wire mul_2s_8s_10_1_1_U3_n_3;
  wire mul_2s_8s_10_1_1_U3_n_4;
  wire mul_2s_8s_10_1_1_U3_n_5;
  wire mul_2s_8s_10_1_1_U3_n_6;
  wire mul_2s_8s_10_1_1_U3_n_7;
  wire mul_2s_8s_10_1_1_U3_n_8;
  wire mul_2s_8s_10_1_1_U4_n_0;
  wire mul_2s_8s_10_1_1_U4_n_1;
  wire mul_2s_8s_10_1_1_U4_n_2;
  wire mul_2s_8s_10_1_1_U4_n_3;
  wire mul_2s_8s_10_1_1_U4_n_4;
  wire mul_2s_8s_10_1_1_U4_n_5;
  wire mul_2s_8s_10_1_1_U4_n_6;
  wire mul_2s_8s_10_1_1_U4_n_7;
  wire mul_2s_8s_10_1_1_U4_n_8;
  wire mul_2s_8s_10_1_1_U5_n_0;
  wire mul_2s_8s_10_1_1_U5_n_1;
  wire mul_2s_8s_10_1_1_U5_n_2;
  wire mul_2s_8s_10_1_1_U5_n_3;
  wire mul_2s_8s_10_1_1_U5_n_4;
  wire mul_2s_8s_10_1_1_U5_n_5;
  wire mul_2s_8s_10_1_1_U5_n_6;
  wire mul_2s_8s_10_1_1_U5_n_7;
  wire mul_2s_8s_10_1_1_U5_n_8;
  wire mul_2s_8s_10_1_1_U6_n_0;
  wire mul_2s_8s_10_1_1_U6_n_1;
  wire mul_2s_8s_10_1_1_U6_n_2;
  wire mul_2s_8s_10_1_1_U6_n_3;
  wire mul_2s_8s_10_1_1_U6_n_4;
  wire mul_2s_8s_10_1_1_U6_n_5;
  wire mul_2s_8s_10_1_1_U6_n_6;
  wire mul_2s_8s_10_1_1_U6_n_7;
  wire mul_2s_8s_10_1_1_U6_n_8;
  wire mul_2s_8s_10_1_1_U7_n_0;
  wire mul_2s_8s_10_1_1_U7_n_1;
  wire mul_2s_8s_10_1_1_U7_n_2;
  wire mul_2s_8s_10_1_1_U7_n_3;
  wire mul_2s_8s_10_1_1_U7_n_4;
  wire mul_2s_8s_10_1_1_U7_n_5;
  wire mul_2s_8s_10_1_1_U7_n_6;
  wire mul_2s_8s_10_1_1_U7_n_7;
  wire mul_2s_8s_10_1_1_U7_n_8;
  wire mul_2s_8s_10_1_1_U8_n_0;
  wire mul_2s_8s_10_1_1_U8_n_1;
  wire mul_2s_8s_10_1_1_U8_n_2;
  wire mul_2s_8s_10_1_1_U8_n_3;
  wire mul_2s_8s_10_1_1_U8_n_4;
  wire mul_2s_8s_10_1_1_U8_n_5;
  wire mul_2s_8s_10_1_1_U8_n_6;
  wire mul_2s_8s_10_1_1_U8_n_7;
  wire mul_2s_8s_10_1_1_U8_n_8;
  wire mul_2s_8s_10_1_1_U9_n_0;
  wire mul_2s_8s_10_1_1_U9_n_1;
  wire mul_2s_8s_10_1_1_U9_n_2;
  wire mul_2s_8s_10_1_1_U9_n_3;
  wire mul_2s_8s_10_1_1_U9_n_4;
  wire mul_2s_8s_10_1_1_U9_n_5;
  wire mul_2s_8s_10_1_1_U9_n_6;
  wire mul_2s_8s_10_1_1_U9_n_7;
  wire mul_2s_8s_10_1_1_U9_n_8;
  wire [2:0]p_carry__0_i_3__16;
  wire [2:0]p_carry__0_i_3__17;
  wire [2:0]p_carry__0_i_3__18;
  wire [2:0]p_carry__0_i_3__19;
  wire [2:0]p_carry__0_i_3__20;
  wire [2:0]p_carry__0_i_3__21;
  wire [2:0]p_carry__0_i_3__22;
  wire [2:0]p_carry__0_i_3__23;
  wire [2:0]p_carry__0_i_3__24;
  wire [2:0]p_carry__0_i_3__25;
  wire [2:0]p_carry__0_i_3__26;
  wire [2:0]p_carry__0_i_3__27;
  wire [2:0]p_carry__0_i_3__28;
  wire [2:0]p_carry__0_i_3__29;
  wire [2:0]p_carry__0_i_3__30;
  wire [2:0]p_carry_i_3__15;
  wire [2:0]p_carry_i_3__16;
  wire [0:0]p_carry_i_3__16_0;
  wire [2:0]p_carry_i_3__17;
  wire [0:0]p_carry_i_3__17_0;
  wire [2:0]p_carry_i_3__18;
  wire [0:0]p_carry_i_3__18_0;
  wire [2:0]p_carry_i_3__19;
  wire [0:0]p_carry_i_3__19_0;
  wire [2:0]p_carry_i_3__20;
  wire [0:0]p_carry_i_3__20_0;
  wire [2:0]p_carry_i_3__21;
  wire [0:0]p_carry_i_3__21_0;
  wire [2:0]p_carry_i_3__22;
  wire [0:0]p_carry_i_3__22_0;
  wire [2:0]p_carry_i_3__23;
  wire [0:0]p_carry_i_3__23_0;
  wire [2:0]p_carry_i_3__24;
  wire [0:0]p_carry_i_3__24_0;
  wire [2:0]p_carry_i_3__25;
  wire [0:0]p_carry_i_3__25_0;
  wire [2:0]p_carry_i_3__26;
  wire [0:0]p_carry_i_3__26_0;
  wire [2:0]p_carry_i_3__27;
  wire [0:0]p_carry_i_3__27_0;
  wire [2:0]p_carry_i_3__28;
  wire [0:0]p_carry_i_3__28_0;
  wire [2:0]p_carry_i_3__29;
  wire [0:0]p_carry_i_3__29_0;
  wire [2:0]p_carry_i_3__30;
  wire [0:0]p_carry_i_3__30_0;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_11_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_12_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_13_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_14_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_15_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_16_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_17_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_18_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_19_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_20_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_21_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_22_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_23_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_24_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_25_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_3_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_4_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_5_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_6_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_7_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_8_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_9_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4_reg[6]_i_10_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4_reg[6]_i_10_n_1 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4_reg[6]_i_10_n_2 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4_reg[6]_i_10_n_3 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4_reg[6]_i_1_n_1 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4_reg[6]_i_1_n_2 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4_reg[6]_i_1_n_3 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4_reg[6]_i_2_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4_reg[6]_i_2_n_1 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4_reg[6]_i_2_n_2 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4_reg[6]_i_2_n_3 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_11_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_12_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_13_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_14_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_15_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_16_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_17_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_18_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_19_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_20_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_21_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_22_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_23_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_24_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_25_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_3_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_4_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_5_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_6_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_7_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_8_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_9_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5_reg[6]_i_10_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5_reg[6]_i_10_n_1 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5_reg[6]_i_10_n_2 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5_reg[6]_i_10_n_3 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5_reg[6]_i_1_n_1 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5_reg[6]_i_1_n_2 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5_reg[6]_i_1_n_3 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5_reg[6]_i_2_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5_reg[6]_i_2_n_1 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5_reg[6]_i_2_n_2 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5_reg[6]_i_2_n_3 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_11_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_12_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_13_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_14_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_15_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_16_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_17_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_18_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_19_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_20_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_21_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_22_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_23_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_24_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_25_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_3_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_4_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_5_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_6_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_7_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_8_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_9_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6_reg[6]_i_10_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6_reg[6]_i_10_n_1 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6_reg[6]_i_10_n_2 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6_reg[6]_i_10_n_3 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6_reg[6]_i_1_n_1 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6_reg[6]_i_1_n_2 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6_reg[6]_i_1_n_3 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6_reg[6]_i_2_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6_reg[6]_i_2_n_1 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6_reg[6]_i_2_n_2 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6_reg[6]_i_2_n_3 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_11_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_12_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_13_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_14_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_15_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_16_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_17_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_18_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_19_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_20_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_21_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_22_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_23_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_24_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_25_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_3_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_4_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_5_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_6_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_7_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_8_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_9_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7_reg[6]_i_10_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7_reg[6]_i_10_n_1 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7_reg[6]_i_10_n_2 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7_reg[6]_i_10_n_3 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7_reg[6]_i_1_n_1 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7_reg[6]_i_1_n_2 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7_reg[6]_i_1_n_3 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7_reg[6]_i_2_n_0 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7_reg[6]_i_2_n_1 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7_reg[6]_i_2_n_2 ;
  wire \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7_reg[6]_i_2_n_3 ;
  wire [0:0]x_3_fu_751_p2;
  wire [0:0]x_4_fu_685_p2;
  wire [0:0]x_5_fu_718_p2;
  wire [0:0]x_fu_652_p2;
  wire [3:3]\NLW_add_ln56_12_reg_1169_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln56_19_reg_1184_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln56_26_reg_1199_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln56_5_reg_1154_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4_reg[6]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4_reg[6]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4_reg[6]_i_10_O_UNCONNECTED ;
  wire [3:0]\NLW_train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4_reg[6]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5_reg[6]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5_reg[6]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5_reg[6]_i_10_O_UNCONNECTED ;
  wire [3:0]\NLW_train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5_reg[6]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6_reg[6]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6_reg[6]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6_reg[6]_i_10_O_UNCONNECTED ;
  wire [3:0]\NLW_train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6_reg[6]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7_reg[6]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7_reg[6]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7_reg[6]_i_10_O_UNCONNECTED ;
  wire [3:0]\NLW_train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7_reg[6]_i_2_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \add_ln56_12_reg_1169[11]_i_2 
       (.I0(mac_muladd_8s_2s_10s_11_4_1_U24_n_6),
        .O(\add_ln56_12_reg_1169[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln56_12_reg_1169[11]_i_4 
       (.I0(mac_muladd_8s_2s_10s_11_4_1_U24_n_7),
        .I1(mac_muladd_8s_2s_10s_11_4_1_U23_n_6),
        .O(\add_ln56_12_reg_1169[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln56_12_reg_1169[11]_i_5 
       (.I0(mac_muladd_8s_2s_10s_11_4_1_U24_n_8),
        .I1(mac_muladd_8s_2s_10s_11_4_1_U23_n_7),
        .O(\add_ln56_12_reg_1169[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln56_12_reg_1169[3]_i_2 
       (.I0(mac_muladd_8s_2s_10s_11_4_1_U24_n_13),
        .I1(mac_muladd_8s_2s_10s_11_4_1_U23_n_12),
        .O(\add_ln56_12_reg_1169[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln56_12_reg_1169[3]_i_3 
       (.I0(mac_muladd_8s_2s_10s_11_4_1_U24_n_14),
        .I1(mac_muladd_8s_2s_10s_11_4_1_U23_n_13),
        .O(\add_ln56_12_reg_1169[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln56_12_reg_1169[3]_i_4 
       (.I0(mac_muladd_8s_2s_10s_11_4_1_U24_n_15),
        .I1(mac_muladd_8s_2s_10s_11_4_1_U23_n_14),
        .O(\add_ln56_12_reg_1169[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln56_12_reg_1169[3]_i_5 
       (.I0(mac_muladd_8s_2s_10s_11_4_1_U24_n_16),
        .I1(mac_muladd_8s_2s_10s_11_4_1_U23_n_15),
        .O(\add_ln56_12_reg_1169[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln56_12_reg_1169[7]_i_2 
       (.I0(mac_muladd_8s_2s_10s_11_4_1_U24_n_9),
        .I1(mac_muladd_8s_2s_10s_11_4_1_U23_n_8),
        .O(\add_ln56_12_reg_1169[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln56_12_reg_1169[7]_i_3 
       (.I0(mac_muladd_8s_2s_10s_11_4_1_U24_n_10),
        .I1(mac_muladd_8s_2s_10s_11_4_1_U23_n_9),
        .O(\add_ln56_12_reg_1169[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln56_12_reg_1169[7]_i_4 
       (.I0(mac_muladd_8s_2s_10s_11_4_1_U24_n_11),
        .I1(mac_muladd_8s_2s_10s_11_4_1_U23_n_10),
        .O(\add_ln56_12_reg_1169[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln56_12_reg_1169[7]_i_5 
       (.I0(mac_muladd_8s_2s_10s_11_4_1_U24_n_12),
        .I1(mac_muladd_8s_2s_10s_11_4_1_U23_n_11),
        .O(\add_ln56_12_reg_1169[7]_i_5_n_0 ));
  FDRE \add_ln56_12_reg_1169_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln56_12_fu_610_p2[0]),
        .Q(add_ln56_12_reg_1169[0]),
        .R(1'b0));
  FDRE \add_ln56_12_reg_1169_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln56_12_fu_610_p2[10]),
        .Q(add_ln56_12_reg_1169[10]),
        .R(1'b0));
  FDRE \add_ln56_12_reg_1169_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln56_12_fu_610_p2[11]),
        .Q(add_ln56_12_reg_1169[11]),
        .R(1'b0));
  CARRY4 \add_ln56_12_reg_1169_reg[11]_i_1 
       (.CI(\add_ln56_12_reg_1169_reg[7]_i_1_n_0 ),
        .CO({\NLW_add_ln56_12_reg_1169_reg[11]_i_1_CO_UNCONNECTED [3],\add_ln56_12_reg_1169_reg[11]_i_1_n_1 ,\add_ln56_12_reg_1169_reg[11]_i_1_n_2 ,\add_ln56_12_reg_1169_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln56_12_reg_1169[11]_i_2_n_0 ,mac_muladd_8s_2s_10s_11_4_1_U24_n_7,mac_muladd_8s_2s_10s_11_4_1_U24_n_8}),
        .O(add_ln56_12_fu_610_p2[11:8]),
        .S({1'b1,mac_muladd_8s_2s_10s_11_4_1_U24_n_5,\add_ln56_12_reg_1169[11]_i_4_n_0 ,\add_ln56_12_reg_1169[11]_i_5_n_0 }));
  FDRE \add_ln56_12_reg_1169_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln56_12_fu_610_p2[1]),
        .Q(add_ln56_12_reg_1169[1]),
        .R(1'b0));
  FDRE \add_ln56_12_reg_1169_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln56_12_fu_610_p2[2]),
        .Q(add_ln56_12_reg_1169[2]),
        .R(1'b0));
  FDRE \add_ln56_12_reg_1169_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln56_12_fu_610_p2[3]),
        .Q(add_ln56_12_reg_1169[3]),
        .R(1'b0));
  CARRY4 \add_ln56_12_reg_1169_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln56_12_reg_1169_reg[3]_i_1_n_0 ,\add_ln56_12_reg_1169_reg[3]_i_1_n_1 ,\add_ln56_12_reg_1169_reg[3]_i_1_n_2 ,\add_ln56_12_reg_1169_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({mac_muladd_8s_2s_10s_11_4_1_U24_n_13,mac_muladd_8s_2s_10s_11_4_1_U24_n_14,mac_muladd_8s_2s_10s_11_4_1_U24_n_15,mac_muladd_8s_2s_10s_11_4_1_U24_n_16}),
        .O(add_ln56_12_fu_610_p2[3:0]),
        .S({\add_ln56_12_reg_1169[3]_i_2_n_0 ,\add_ln56_12_reg_1169[3]_i_3_n_0 ,\add_ln56_12_reg_1169[3]_i_4_n_0 ,\add_ln56_12_reg_1169[3]_i_5_n_0 }));
  FDRE \add_ln56_12_reg_1169_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln56_12_fu_610_p2[4]),
        .Q(add_ln56_12_reg_1169[4]),
        .R(1'b0));
  FDRE \add_ln56_12_reg_1169_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln56_12_fu_610_p2[5]),
        .Q(add_ln56_12_reg_1169[5]),
        .R(1'b0));
  FDRE \add_ln56_12_reg_1169_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln56_12_fu_610_p2[6]),
        .Q(add_ln56_12_reg_1169[6]),
        .R(1'b0));
  FDRE \add_ln56_12_reg_1169_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln56_12_fu_610_p2[7]),
        .Q(add_ln56_12_reg_1169[7]),
        .R(1'b0));
  CARRY4 \add_ln56_12_reg_1169_reg[7]_i_1 
       (.CI(\add_ln56_12_reg_1169_reg[3]_i_1_n_0 ),
        .CO({\add_ln56_12_reg_1169_reg[7]_i_1_n_0 ,\add_ln56_12_reg_1169_reg[7]_i_1_n_1 ,\add_ln56_12_reg_1169_reg[7]_i_1_n_2 ,\add_ln56_12_reg_1169_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({mac_muladd_8s_2s_10s_11_4_1_U24_n_9,mac_muladd_8s_2s_10s_11_4_1_U24_n_10,mac_muladd_8s_2s_10s_11_4_1_U24_n_11,mac_muladd_8s_2s_10s_11_4_1_U24_n_12}),
        .O(add_ln56_12_fu_610_p2[7:4]),
        .S({\add_ln56_12_reg_1169[7]_i_2_n_0 ,\add_ln56_12_reg_1169[7]_i_3_n_0 ,\add_ln56_12_reg_1169[7]_i_4_n_0 ,\add_ln56_12_reg_1169[7]_i_5_n_0 }));
  FDRE \add_ln56_12_reg_1169_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln56_12_fu_610_p2[8]),
        .Q(add_ln56_12_reg_1169[8]),
        .R(1'b0));
  FDRE \add_ln56_12_reg_1169_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln56_12_fu_610_p2[9]),
        .Q(add_ln56_12_reg_1169[9]),
        .R(1'b0));
  FDRE \add_ln56_14_reg_1174_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mac_muladd_8s_2s_10s_11_4_1_U25_n_15),
        .Q(add_ln56_14_reg_1174[0]),
        .R(1'b0));
  FDRE \add_ln56_14_reg_1174_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mac_muladd_8s_2s_10s_11_4_1_U25_n_5),
        .Q(add_ln56_14_reg_1174[10]),
        .R(1'b0));
  FDRE \add_ln56_14_reg_1174_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mac_muladd_8s_2s_10s_11_4_1_U25_n_14),
        .Q(add_ln56_14_reg_1174[1]),
        .R(1'b0));
  FDRE \add_ln56_14_reg_1174_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mac_muladd_8s_2s_10s_11_4_1_U25_n_13),
        .Q(add_ln56_14_reg_1174[2]),
        .R(1'b0));
  FDRE \add_ln56_14_reg_1174_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mac_muladd_8s_2s_10s_11_4_1_U25_n_12),
        .Q(add_ln56_14_reg_1174[3]),
        .R(1'b0));
  FDRE \add_ln56_14_reg_1174_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mac_muladd_8s_2s_10s_11_4_1_U25_n_11),
        .Q(add_ln56_14_reg_1174[4]),
        .R(1'b0));
  FDRE \add_ln56_14_reg_1174_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mac_muladd_8s_2s_10s_11_4_1_U25_n_10),
        .Q(add_ln56_14_reg_1174[5]),
        .R(1'b0));
  FDRE \add_ln56_14_reg_1174_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mac_muladd_8s_2s_10s_11_4_1_U25_n_9),
        .Q(add_ln56_14_reg_1174[6]),
        .R(1'b0));
  FDRE \add_ln56_14_reg_1174_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mac_muladd_8s_2s_10s_11_4_1_U25_n_8),
        .Q(add_ln56_14_reg_1174[7]),
        .R(1'b0));
  FDRE \add_ln56_14_reg_1174_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mac_muladd_8s_2s_10s_11_4_1_U25_n_7),
        .Q(add_ln56_14_reg_1174[8]),
        .R(1'b0));
  FDRE \add_ln56_14_reg_1174_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mac_muladd_8s_2s_10s_11_4_1_U25_n_6),
        .Q(add_ln56_14_reg_1174[9]),
        .R(1'b0));
  FDRE \add_ln56_15_reg_1179_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mac_muladd_8s_2s_10s_11_4_1_U26_n_15),
        .Q(add_ln56_15_reg_1179[0]),
        .R(1'b0));
  FDRE \add_ln56_15_reg_1179_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mac_muladd_8s_2s_10s_11_4_1_U26_n_5),
        .Q(add_ln56_15_reg_1179[10]),
        .R(1'b0));
  FDRE \add_ln56_15_reg_1179_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mac_muladd_8s_2s_10s_11_4_1_U26_n_14),
        .Q(add_ln56_15_reg_1179[1]),
        .R(1'b0));
  FDRE \add_ln56_15_reg_1179_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mac_muladd_8s_2s_10s_11_4_1_U26_n_13),
        .Q(add_ln56_15_reg_1179[2]),
        .R(1'b0));
  FDRE \add_ln56_15_reg_1179_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mac_muladd_8s_2s_10s_11_4_1_U26_n_12),
        .Q(add_ln56_15_reg_1179[3]),
        .R(1'b0));
  FDRE \add_ln56_15_reg_1179_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mac_muladd_8s_2s_10s_11_4_1_U26_n_11),
        .Q(add_ln56_15_reg_1179[4]),
        .R(1'b0));
  FDRE \add_ln56_15_reg_1179_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mac_muladd_8s_2s_10s_11_4_1_U26_n_10),
        .Q(add_ln56_15_reg_1179[5]),
        .R(1'b0));
  FDRE \add_ln56_15_reg_1179_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mac_muladd_8s_2s_10s_11_4_1_U26_n_9),
        .Q(add_ln56_15_reg_1179[6]),
        .R(1'b0));
  FDRE \add_ln56_15_reg_1179_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mac_muladd_8s_2s_10s_11_4_1_U26_n_8),
        .Q(add_ln56_15_reg_1179[7]),
        .R(1'b0));
  FDRE \add_ln56_15_reg_1179_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mac_muladd_8s_2s_10s_11_4_1_U26_n_7),
        .Q(add_ln56_15_reg_1179[8]),
        .R(1'b0));
  FDRE \add_ln56_15_reg_1179_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mac_muladd_8s_2s_10s_11_4_1_U26_n_6),
        .Q(add_ln56_15_reg_1179[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln56_19_reg_1184[11]_i_2 
       (.I0(mac_muladd_8s_2s_10s_11_4_1_U28_n_6),
        .O(\add_ln56_19_reg_1184[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln56_19_reg_1184[11]_i_4 
       (.I0(mac_muladd_8s_2s_10s_11_4_1_U28_n_7),
        .I1(mac_muladd_8s_2s_10s_11_4_1_U27_n_6),
        .O(\add_ln56_19_reg_1184[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln56_19_reg_1184[11]_i_5 
       (.I0(mac_muladd_8s_2s_10s_11_4_1_U28_n_8),
        .I1(mac_muladd_8s_2s_10s_11_4_1_U27_n_7),
        .O(\add_ln56_19_reg_1184[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln56_19_reg_1184[3]_i_2 
       (.I0(mac_muladd_8s_2s_10s_11_4_1_U28_n_13),
        .I1(mac_muladd_8s_2s_10s_11_4_1_U27_n_12),
        .O(\add_ln56_19_reg_1184[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln56_19_reg_1184[3]_i_3 
       (.I0(mac_muladd_8s_2s_10s_11_4_1_U28_n_14),
        .I1(mac_muladd_8s_2s_10s_11_4_1_U27_n_13),
        .O(\add_ln56_19_reg_1184[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln56_19_reg_1184[3]_i_4 
       (.I0(mac_muladd_8s_2s_10s_11_4_1_U28_n_15),
        .I1(mac_muladd_8s_2s_10s_11_4_1_U27_n_14),
        .O(\add_ln56_19_reg_1184[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln56_19_reg_1184[3]_i_5 
       (.I0(mac_muladd_8s_2s_10s_11_4_1_U28_n_16),
        .I1(mac_muladd_8s_2s_10s_11_4_1_U27_n_15),
        .O(\add_ln56_19_reg_1184[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln56_19_reg_1184[7]_i_2 
       (.I0(mac_muladd_8s_2s_10s_11_4_1_U28_n_9),
        .I1(mac_muladd_8s_2s_10s_11_4_1_U27_n_8),
        .O(\add_ln56_19_reg_1184[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln56_19_reg_1184[7]_i_3 
       (.I0(mac_muladd_8s_2s_10s_11_4_1_U28_n_10),
        .I1(mac_muladd_8s_2s_10s_11_4_1_U27_n_9),
        .O(\add_ln56_19_reg_1184[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln56_19_reg_1184[7]_i_4 
       (.I0(mac_muladd_8s_2s_10s_11_4_1_U28_n_11),
        .I1(mac_muladd_8s_2s_10s_11_4_1_U27_n_10),
        .O(\add_ln56_19_reg_1184[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln56_19_reg_1184[7]_i_5 
       (.I0(mac_muladd_8s_2s_10s_11_4_1_U28_n_12),
        .I1(mac_muladd_8s_2s_10s_11_4_1_U27_n_11),
        .O(\add_ln56_19_reg_1184[7]_i_5_n_0 ));
  FDRE \add_ln56_19_reg_1184_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln56_19_fu_622_p2[0]),
        .Q(add_ln56_19_reg_1184[0]),
        .R(1'b0));
  FDRE \add_ln56_19_reg_1184_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln56_19_fu_622_p2[10]),
        .Q(add_ln56_19_reg_1184[10]),
        .R(1'b0));
  FDRE \add_ln56_19_reg_1184_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln56_19_fu_622_p2[11]),
        .Q(add_ln56_19_reg_1184[11]),
        .R(1'b0));
  CARRY4 \add_ln56_19_reg_1184_reg[11]_i_1 
       (.CI(\add_ln56_19_reg_1184_reg[7]_i_1_n_0 ),
        .CO({\NLW_add_ln56_19_reg_1184_reg[11]_i_1_CO_UNCONNECTED [3],\add_ln56_19_reg_1184_reg[11]_i_1_n_1 ,\add_ln56_19_reg_1184_reg[11]_i_1_n_2 ,\add_ln56_19_reg_1184_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln56_19_reg_1184[11]_i_2_n_0 ,mac_muladd_8s_2s_10s_11_4_1_U28_n_7,mac_muladd_8s_2s_10s_11_4_1_U28_n_8}),
        .O(add_ln56_19_fu_622_p2[11:8]),
        .S({1'b1,mac_muladd_8s_2s_10s_11_4_1_U28_n_5,\add_ln56_19_reg_1184[11]_i_4_n_0 ,\add_ln56_19_reg_1184[11]_i_5_n_0 }));
  FDRE \add_ln56_19_reg_1184_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln56_19_fu_622_p2[1]),
        .Q(add_ln56_19_reg_1184[1]),
        .R(1'b0));
  FDRE \add_ln56_19_reg_1184_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln56_19_fu_622_p2[2]),
        .Q(add_ln56_19_reg_1184[2]),
        .R(1'b0));
  FDRE \add_ln56_19_reg_1184_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln56_19_fu_622_p2[3]),
        .Q(add_ln56_19_reg_1184[3]),
        .R(1'b0));
  CARRY4 \add_ln56_19_reg_1184_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln56_19_reg_1184_reg[3]_i_1_n_0 ,\add_ln56_19_reg_1184_reg[3]_i_1_n_1 ,\add_ln56_19_reg_1184_reg[3]_i_1_n_2 ,\add_ln56_19_reg_1184_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({mac_muladd_8s_2s_10s_11_4_1_U28_n_13,mac_muladd_8s_2s_10s_11_4_1_U28_n_14,mac_muladd_8s_2s_10s_11_4_1_U28_n_15,mac_muladd_8s_2s_10s_11_4_1_U28_n_16}),
        .O(add_ln56_19_fu_622_p2[3:0]),
        .S({\add_ln56_19_reg_1184[3]_i_2_n_0 ,\add_ln56_19_reg_1184[3]_i_3_n_0 ,\add_ln56_19_reg_1184[3]_i_4_n_0 ,\add_ln56_19_reg_1184[3]_i_5_n_0 }));
  FDRE \add_ln56_19_reg_1184_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln56_19_fu_622_p2[4]),
        .Q(add_ln56_19_reg_1184[4]),
        .R(1'b0));
  FDRE \add_ln56_19_reg_1184_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln56_19_fu_622_p2[5]),
        .Q(add_ln56_19_reg_1184[5]),
        .R(1'b0));
  FDRE \add_ln56_19_reg_1184_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln56_19_fu_622_p2[6]),
        .Q(add_ln56_19_reg_1184[6]),
        .R(1'b0));
  FDRE \add_ln56_19_reg_1184_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln56_19_fu_622_p2[7]),
        .Q(add_ln56_19_reg_1184[7]),
        .R(1'b0));
  CARRY4 \add_ln56_19_reg_1184_reg[7]_i_1 
       (.CI(\add_ln56_19_reg_1184_reg[3]_i_1_n_0 ),
        .CO({\add_ln56_19_reg_1184_reg[7]_i_1_n_0 ,\add_ln56_19_reg_1184_reg[7]_i_1_n_1 ,\add_ln56_19_reg_1184_reg[7]_i_1_n_2 ,\add_ln56_19_reg_1184_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({mac_muladd_8s_2s_10s_11_4_1_U28_n_9,mac_muladd_8s_2s_10s_11_4_1_U28_n_10,mac_muladd_8s_2s_10s_11_4_1_U28_n_11,mac_muladd_8s_2s_10s_11_4_1_U28_n_12}),
        .O(add_ln56_19_fu_622_p2[7:4]),
        .S({\add_ln56_19_reg_1184[7]_i_2_n_0 ,\add_ln56_19_reg_1184[7]_i_3_n_0 ,\add_ln56_19_reg_1184[7]_i_4_n_0 ,\add_ln56_19_reg_1184[7]_i_5_n_0 }));
  FDRE \add_ln56_19_reg_1184_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln56_19_fu_622_p2[8]),
        .Q(add_ln56_19_reg_1184[8]),
        .R(1'b0));
  FDRE \add_ln56_19_reg_1184_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln56_19_fu_622_p2[9]),
        .Q(add_ln56_19_reg_1184[9]),
        .R(1'b0));
  FDRE \add_ln56_1_reg_1149_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mac_muladd_8s_2s_10s_11_4_1_U18_n_50),
        .Q(add_ln56_1_reg_1149[0]),
        .R(1'b0));
  FDRE \add_ln56_1_reg_1149_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mac_muladd_8s_2s_10s_11_4_1_U18_n_40),
        .Q(add_ln56_1_reg_1149[10]),
        .R(1'b0));
  FDRE \add_ln56_1_reg_1149_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mac_muladd_8s_2s_10s_11_4_1_U18_n_49),
        .Q(add_ln56_1_reg_1149[1]),
        .R(1'b0));
  FDRE \add_ln56_1_reg_1149_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mac_muladd_8s_2s_10s_11_4_1_U18_n_48),
        .Q(add_ln56_1_reg_1149[2]),
        .R(1'b0));
  FDRE \add_ln56_1_reg_1149_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mac_muladd_8s_2s_10s_11_4_1_U18_n_47),
        .Q(add_ln56_1_reg_1149[3]),
        .R(1'b0));
  FDRE \add_ln56_1_reg_1149_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mac_muladd_8s_2s_10s_11_4_1_U18_n_46),
        .Q(add_ln56_1_reg_1149[4]),
        .R(1'b0));
  FDRE \add_ln56_1_reg_1149_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mac_muladd_8s_2s_10s_11_4_1_U18_n_45),
        .Q(add_ln56_1_reg_1149[5]),
        .R(1'b0));
  FDRE \add_ln56_1_reg_1149_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mac_muladd_8s_2s_10s_11_4_1_U18_n_44),
        .Q(add_ln56_1_reg_1149[6]),
        .R(1'b0));
  FDRE \add_ln56_1_reg_1149_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mac_muladd_8s_2s_10s_11_4_1_U18_n_43),
        .Q(add_ln56_1_reg_1149[7]),
        .R(1'b0));
  FDRE \add_ln56_1_reg_1149_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mac_muladd_8s_2s_10s_11_4_1_U18_n_42),
        .Q(add_ln56_1_reg_1149[8]),
        .R(1'b0));
  FDRE \add_ln56_1_reg_1149_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mac_muladd_8s_2s_10s_11_4_1_U18_n_41),
        .Q(add_ln56_1_reg_1149[9]),
        .R(1'b0));
  FDRE \add_ln56_21_reg_1189_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mac_muladd_8s_2s_10s_11_4_1_U29_n_15),
        .Q(add_ln56_21_reg_1189[0]),
        .R(1'b0));
  FDRE \add_ln56_21_reg_1189_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mac_muladd_8s_2s_10s_11_4_1_U29_n_5),
        .Q(add_ln56_21_reg_1189[10]),
        .R(1'b0));
  FDRE \add_ln56_21_reg_1189_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mac_muladd_8s_2s_10s_11_4_1_U29_n_14),
        .Q(add_ln56_21_reg_1189[1]),
        .R(1'b0));
  FDRE \add_ln56_21_reg_1189_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mac_muladd_8s_2s_10s_11_4_1_U29_n_13),
        .Q(add_ln56_21_reg_1189[2]),
        .R(1'b0));
  FDRE \add_ln56_21_reg_1189_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mac_muladd_8s_2s_10s_11_4_1_U29_n_12),
        .Q(add_ln56_21_reg_1189[3]),
        .R(1'b0));
  FDRE \add_ln56_21_reg_1189_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mac_muladd_8s_2s_10s_11_4_1_U29_n_11),
        .Q(add_ln56_21_reg_1189[4]),
        .R(1'b0));
  FDRE \add_ln56_21_reg_1189_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mac_muladd_8s_2s_10s_11_4_1_U29_n_10),
        .Q(add_ln56_21_reg_1189[5]),
        .R(1'b0));
  FDRE \add_ln56_21_reg_1189_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mac_muladd_8s_2s_10s_11_4_1_U29_n_9),
        .Q(add_ln56_21_reg_1189[6]),
        .R(1'b0));
  FDRE \add_ln56_21_reg_1189_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mac_muladd_8s_2s_10s_11_4_1_U29_n_8),
        .Q(add_ln56_21_reg_1189[7]),
        .R(1'b0));
  FDRE \add_ln56_21_reg_1189_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mac_muladd_8s_2s_10s_11_4_1_U29_n_7),
        .Q(add_ln56_21_reg_1189[8]),
        .R(1'b0));
  FDRE \add_ln56_21_reg_1189_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mac_muladd_8s_2s_10s_11_4_1_U29_n_6),
        .Q(add_ln56_21_reg_1189[9]),
        .R(1'b0));
  FDRE \add_ln56_22_reg_1194_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mac_muladd_8s_2s_10s_11_4_1_U30_n_15),
        .Q(add_ln56_22_reg_1194[0]),
        .R(1'b0));
  FDRE \add_ln56_22_reg_1194_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mac_muladd_8s_2s_10s_11_4_1_U30_n_5),
        .Q(add_ln56_22_reg_1194[10]),
        .R(1'b0));
  FDRE \add_ln56_22_reg_1194_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mac_muladd_8s_2s_10s_11_4_1_U30_n_14),
        .Q(add_ln56_22_reg_1194[1]),
        .R(1'b0));
  FDRE \add_ln56_22_reg_1194_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mac_muladd_8s_2s_10s_11_4_1_U30_n_13),
        .Q(add_ln56_22_reg_1194[2]),
        .R(1'b0));
  FDRE \add_ln56_22_reg_1194_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mac_muladd_8s_2s_10s_11_4_1_U30_n_12),
        .Q(add_ln56_22_reg_1194[3]),
        .R(1'b0));
  FDRE \add_ln56_22_reg_1194_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mac_muladd_8s_2s_10s_11_4_1_U30_n_11),
        .Q(add_ln56_22_reg_1194[4]),
        .R(1'b0));
  FDRE \add_ln56_22_reg_1194_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mac_muladd_8s_2s_10s_11_4_1_U30_n_10),
        .Q(add_ln56_22_reg_1194[5]),
        .R(1'b0));
  FDRE \add_ln56_22_reg_1194_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mac_muladd_8s_2s_10s_11_4_1_U30_n_9),
        .Q(add_ln56_22_reg_1194[6]),
        .R(1'b0));
  FDRE \add_ln56_22_reg_1194_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mac_muladd_8s_2s_10s_11_4_1_U30_n_8),
        .Q(add_ln56_22_reg_1194[7]),
        .R(1'b0));
  FDRE \add_ln56_22_reg_1194_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mac_muladd_8s_2s_10s_11_4_1_U30_n_7),
        .Q(add_ln56_22_reg_1194[8]),
        .R(1'b0));
  FDRE \add_ln56_22_reg_1194_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mac_muladd_8s_2s_10s_11_4_1_U30_n_6),
        .Q(add_ln56_22_reg_1194[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln56_26_reg_1199[11]_i_2 
       (.I0(mac_muladd_8s_2s_10s_11_4_1_U32_n_6),
        .O(\add_ln56_26_reg_1199[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln56_26_reg_1199[11]_i_4 
       (.I0(mac_muladd_8s_2s_10s_11_4_1_U32_n_7),
        .I1(mac_muladd_8s_2s_10s_11_4_1_U31_n_6),
        .O(\add_ln56_26_reg_1199[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln56_26_reg_1199[11]_i_5 
       (.I0(mac_muladd_8s_2s_10s_11_4_1_U32_n_8),
        .I1(mac_muladd_8s_2s_10s_11_4_1_U31_n_7),
        .O(\add_ln56_26_reg_1199[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln56_26_reg_1199[3]_i_2 
       (.I0(mac_muladd_8s_2s_10s_11_4_1_U32_n_13),
        .I1(mac_muladd_8s_2s_10s_11_4_1_U31_n_12),
        .O(\add_ln56_26_reg_1199[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln56_26_reg_1199[3]_i_3 
       (.I0(mac_muladd_8s_2s_10s_11_4_1_U32_n_14),
        .I1(mac_muladd_8s_2s_10s_11_4_1_U31_n_13),
        .O(\add_ln56_26_reg_1199[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln56_26_reg_1199[3]_i_4 
       (.I0(mac_muladd_8s_2s_10s_11_4_1_U32_n_15),
        .I1(mac_muladd_8s_2s_10s_11_4_1_U31_n_14),
        .O(\add_ln56_26_reg_1199[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln56_26_reg_1199[3]_i_5 
       (.I0(mac_muladd_8s_2s_10s_11_4_1_U32_n_16),
        .I1(mac_muladd_8s_2s_10s_11_4_1_U31_n_15),
        .O(\add_ln56_26_reg_1199[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln56_26_reg_1199[7]_i_2 
       (.I0(mac_muladd_8s_2s_10s_11_4_1_U32_n_9),
        .I1(mac_muladd_8s_2s_10s_11_4_1_U31_n_8),
        .O(\add_ln56_26_reg_1199[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln56_26_reg_1199[7]_i_3 
       (.I0(mac_muladd_8s_2s_10s_11_4_1_U32_n_10),
        .I1(mac_muladd_8s_2s_10s_11_4_1_U31_n_9),
        .O(\add_ln56_26_reg_1199[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln56_26_reg_1199[7]_i_4 
       (.I0(mac_muladd_8s_2s_10s_11_4_1_U32_n_11),
        .I1(mac_muladd_8s_2s_10s_11_4_1_U31_n_10),
        .O(\add_ln56_26_reg_1199[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln56_26_reg_1199[7]_i_5 
       (.I0(mac_muladd_8s_2s_10s_11_4_1_U32_n_12),
        .I1(mac_muladd_8s_2s_10s_11_4_1_U31_n_11),
        .O(\add_ln56_26_reg_1199[7]_i_5_n_0 ));
  FDRE \add_ln56_26_reg_1199_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln56_26_fu_634_p2[0]),
        .Q(add_ln56_26_reg_1199[0]),
        .R(1'b0));
  FDRE \add_ln56_26_reg_1199_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln56_26_fu_634_p2[10]),
        .Q(add_ln56_26_reg_1199[10]),
        .R(1'b0));
  FDRE \add_ln56_26_reg_1199_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln56_26_fu_634_p2[11]),
        .Q(add_ln56_26_reg_1199[11]),
        .R(1'b0));
  CARRY4 \add_ln56_26_reg_1199_reg[11]_i_1 
       (.CI(\add_ln56_26_reg_1199_reg[7]_i_1_n_0 ),
        .CO({\NLW_add_ln56_26_reg_1199_reg[11]_i_1_CO_UNCONNECTED [3],\add_ln56_26_reg_1199_reg[11]_i_1_n_1 ,\add_ln56_26_reg_1199_reg[11]_i_1_n_2 ,\add_ln56_26_reg_1199_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln56_26_reg_1199[11]_i_2_n_0 ,mac_muladd_8s_2s_10s_11_4_1_U32_n_7,mac_muladd_8s_2s_10s_11_4_1_U32_n_8}),
        .O(add_ln56_26_fu_634_p2[11:8]),
        .S({1'b1,mac_muladd_8s_2s_10s_11_4_1_U32_n_5,\add_ln56_26_reg_1199[11]_i_4_n_0 ,\add_ln56_26_reg_1199[11]_i_5_n_0 }));
  FDRE \add_ln56_26_reg_1199_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln56_26_fu_634_p2[1]),
        .Q(add_ln56_26_reg_1199[1]),
        .R(1'b0));
  FDRE \add_ln56_26_reg_1199_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln56_26_fu_634_p2[2]),
        .Q(add_ln56_26_reg_1199[2]),
        .R(1'b0));
  FDRE \add_ln56_26_reg_1199_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln56_26_fu_634_p2[3]),
        .Q(add_ln56_26_reg_1199[3]),
        .R(1'b0));
  CARRY4 \add_ln56_26_reg_1199_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln56_26_reg_1199_reg[3]_i_1_n_0 ,\add_ln56_26_reg_1199_reg[3]_i_1_n_1 ,\add_ln56_26_reg_1199_reg[3]_i_1_n_2 ,\add_ln56_26_reg_1199_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({mac_muladd_8s_2s_10s_11_4_1_U32_n_13,mac_muladd_8s_2s_10s_11_4_1_U32_n_14,mac_muladd_8s_2s_10s_11_4_1_U32_n_15,mac_muladd_8s_2s_10s_11_4_1_U32_n_16}),
        .O(add_ln56_26_fu_634_p2[3:0]),
        .S({\add_ln56_26_reg_1199[3]_i_2_n_0 ,\add_ln56_26_reg_1199[3]_i_3_n_0 ,\add_ln56_26_reg_1199[3]_i_4_n_0 ,\add_ln56_26_reg_1199[3]_i_5_n_0 }));
  FDRE \add_ln56_26_reg_1199_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln56_26_fu_634_p2[4]),
        .Q(add_ln56_26_reg_1199[4]),
        .R(1'b0));
  FDRE \add_ln56_26_reg_1199_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln56_26_fu_634_p2[5]),
        .Q(add_ln56_26_reg_1199[5]),
        .R(1'b0));
  FDRE \add_ln56_26_reg_1199_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln56_26_fu_634_p2[6]),
        .Q(add_ln56_26_reg_1199[6]),
        .R(1'b0));
  FDRE \add_ln56_26_reg_1199_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln56_26_fu_634_p2[7]),
        .Q(add_ln56_26_reg_1199[7]),
        .R(1'b0));
  CARRY4 \add_ln56_26_reg_1199_reg[7]_i_1 
       (.CI(\add_ln56_26_reg_1199_reg[3]_i_1_n_0 ),
        .CO({\add_ln56_26_reg_1199_reg[7]_i_1_n_0 ,\add_ln56_26_reg_1199_reg[7]_i_1_n_1 ,\add_ln56_26_reg_1199_reg[7]_i_1_n_2 ,\add_ln56_26_reg_1199_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({mac_muladd_8s_2s_10s_11_4_1_U32_n_9,mac_muladd_8s_2s_10s_11_4_1_U32_n_10,mac_muladd_8s_2s_10s_11_4_1_U32_n_11,mac_muladd_8s_2s_10s_11_4_1_U32_n_12}),
        .O(add_ln56_26_fu_634_p2[7:4]),
        .S({\add_ln56_26_reg_1199[7]_i_2_n_0 ,\add_ln56_26_reg_1199[7]_i_3_n_0 ,\add_ln56_26_reg_1199[7]_i_4_n_0 ,\add_ln56_26_reg_1199[7]_i_5_n_0 }));
  FDRE \add_ln56_26_reg_1199_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln56_26_fu_634_p2[8]),
        .Q(add_ln56_26_reg_1199[8]),
        .R(1'b0));
  FDRE \add_ln56_26_reg_1199_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln56_26_fu_634_p2[9]),
        .Q(add_ln56_26_reg_1199[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln56_5_reg_1154[11]_i_2 
       (.I0(mac_muladd_8s_2s_10s_11_4_1_U20_n_38),
        .O(\add_ln56_5_reg_1154[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln56_5_reg_1154[11]_i_4 
       (.I0(mac_muladd_8s_2s_10s_11_4_1_U20_n_39),
        .I1(mac_muladd_8s_2s_10s_11_4_1_U19_n_41),
        .O(\add_ln56_5_reg_1154[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln56_5_reg_1154[11]_i_5 
       (.I0(mac_muladd_8s_2s_10s_11_4_1_U20_n_40),
        .I1(mac_muladd_8s_2s_10s_11_4_1_U19_n_42),
        .O(\add_ln56_5_reg_1154[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln56_5_reg_1154[3]_i_2 
       (.I0(mac_muladd_8s_2s_10s_11_4_1_U20_n_45),
        .I1(mac_muladd_8s_2s_10s_11_4_1_U19_n_47),
        .O(\add_ln56_5_reg_1154[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln56_5_reg_1154[3]_i_3 
       (.I0(mac_muladd_8s_2s_10s_11_4_1_U20_n_46),
        .I1(mac_muladd_8s_2s_10s_11_4_1_U19_n_48),
        .O(\add_ln56_5_reg_1154[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln56_5_reg_1154[3]_i_4 
       (.I0(mac_muladd_8s_2s_10s_11_4_1_U20_n_47),
        .I1(mac_muladd_8s_2s_10s_11_4_1_U19_n_49),
        .O(\add_ln56_5_reg_1154[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln56_5_reg_1154[3]_i_5 
       (.I0(mac_muladd_8s_2s_10s_11_4_1_U20_n_48),
        .I1(mac_muladd_8s_2s_10s_11_4_1_U19_n_50),
        .O(\add_ln56_5_reg_1154[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln56_5_reg_1154[7]_i_2 
       (.I0(mac_muladd_8s_2s_10s_11_4_1_U20_n_41),
        .I1(mac_muladd_8s_2s_10s_11_4_1_U19_n_43),
        .O(\add_ln56_5_reg_1154[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln56_5_reg_1154[7]_i_3 
       (.I0(mac_muladd_8s_2s_10s_11_4_1_U20_n_42),
        .I1(mac_muladd_8s_2s_10s_11_4_1_U19_n_44),
        .O(\add_ln56_5_reg_1154[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln56_5_reg_1154[7]_i_4 
       (.I0(mac_muladd_8s_2s_10s_11_4_1_U20_n_43),
        .I1(mac_muladd_8s_2s_10s_11_4_1_U19_n_45),
        .O(\add_ln56_5_reg_1154[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln56_5_reg_1154[7]_i_5 
       (.I0(mac_muladd_8s_2s_10s_11_4_1_U20_n_44),
        .I1(mac_muladd_8s_2s_10s_11_4_1_U19_n_46),
        .O(\add_ln56_5_reg_1154[7]_i_5_n_0 ));
  FDRE \add_ln56_5_reg_1154_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln56_5_fu_598_p2[0]),
        .Q(add_ln56_5_reg_1154[0]),
        .R(1'b0));
  FDRE \add_ln56_5_reg_1154_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln56_5_fu_598_p2[10]),
        .Q(add_ln56_5_reg_1154[10]),
        .R(1'b0));
  FDRE \add_ln56_5_reg_1154_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln56_5_fu_598_p2[11]),
        .Q(add_ln56_5_reg_1154[11]),
        .R(1'b0));
  CARRY4 \add_ln56_5_reg_1154_reg[11]_i_1 
       (.CI(\add_ln56_5_reg_1154_reg[7]_i_1_n_0 ),
        .CO({\NLW_add_ln56_5_reg_1154_reg[11]_i_1_CO_UNCONNECTED [3],\add_ln56_5_reg_1154_reg[11]_i_1_n_1 ,\add_ln56_5_reg_1154_reg[11]_i_1_n_2 ,\add_ln56_5_reg_1154_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln56_5_reg_1154[11]_i_2_n_0 ,mac_muladd_8s_2s_10s_11_4_1_U20_n_39,mac_muladd_8s_2s_10s_11_4_1_U20_n_40}),
        .O(add_ln56_5_fu_598_p2[11:8]),
        .S({1'b1,mac_muladd_8s_2s_10s_11_4_1_U20_n_37,\add_ln56_5_reg_1154[11]_i_4_n_0 ,\add_ln56_5_reg_1154[11]_i_5_n_0 }));
  FDRE \add_ln56_5_reg_1154_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln56_5_fu_598_p2[1]),
        .Q(add_ln56_5_reg_1154[1]),
        .R(1'b0));
  FDRE \add_ln56_5_reg_1154_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln56_5_fu_598_p2[2]),
        .Q(add_ln56_5_reg_1154[2]),
        .R(1'b0));
  FDRE \add_ln56_5_reg_1154_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln56_5_fu_598_p2[3]),
        .Q(add_ln56_5_reg_1154[3]),
        .R(1'b0));
  CARRY4 \add_ln56_5_reg_1154_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln56_5_reg_1154_reg[3]_i_1_n_0 ,\add_ln56_5_reg_1154_reg[3]_i_1_n_1 ,\add_ln56_5_reg_1154_reg[3]_i_1_n_2 ,\add_ln56_5_reg_1154_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({mac_muladd_8s_2s_10s_11_4_1_U20_n_45,mac_muladd_8s_2s_10s_11_4_1_U20_n_46,mac_muladd_8s_2s_10s_11_4_1_U20_n_47,mac_muladd_8s_2s_10s_11_4_1_U20_n_48}),
        .O(add_ln56_5_fu_598_p2[3:0]),
        .S({\add_ln56_5_reg_1154[3]_i_2_n_0 ,\add_ln56_5_reg_1154[3]_i_3_n_0 ,\add_ln56_5_reg_1154[3]_i_4_n_0 ,\add_ln56_5_reg_1154[3]_i_5_n_0 }));
  FDRE \add_ln56_5_reg_1154_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln56_5_fu_598_p2[4]),
        .Q(add_ln56_5_reg_1154[4]),
        .R(1'b0));
  FDRE \add_ln56_5_reg_1154_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln56_5_fu_598_p2[5]),
        .Q(add_ln56_5_reg_1154[5]),
        .R(1'b0));
  FDRE \add_ln56_5_reg_1154_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln56_5_fu_598_p2[6]),
        .Q(add_ln56_5_reg_1154[6]),
        .R(1'b0));
  FDRE \add_ln56_5_reg_1154_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln56_5_fu_598_p2[7]),
        .Q(add_ln56_5_reg_1154[7]),
        .R(1'b0));
  CARRY4 \add_ln56_5_reg_1154_reg[7]_i_1 
       (.CI(\add_ln56_5_reg_1154_reg[3]_i_1_n_0 ),
        .CO({\add_ln56_5_reg_1154_reg[7]_i_1_n_0 ,\add_ln56_5_reg_1154_reg[7]_i_1_n_1 ,\add_ln56_5_reg_1154_reg[7]_i_1_n_2 ,\add_ln56_5_reg_1154_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({mac_muladd_8s_2s_10s_11_4_1_U20_n_41,mac_muladd_8s_2s_10s_11_4_1_U20_n_42,mac_muladd_8s_2s_10s_11_4_1_U20_n_43,mac_muladd_8s_2s_10s_11_4_1_U20_n_44}),
        .O(add_ln56_5_fu_598_p2[7:4]),
        .S({\add_ln56_5_reg_1154[7]_i_2_n_0 ,\add_ln56_5_reg_1154[7]_i_3_n_0 ,\add_ln56_5_reg_1154[7]_i_4_n_0 ,\add_ln56_5_reg_1154[7]_i_5_n_0 }));
  FDRE \add_ln56_5_reg_1154_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln56_5_fu_598_p2[8]),
        .Q(add_ln56_5_reg_1154[8]),
        .R(1'b0));
  FDRE \add_ln56_5_reg_1154_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(add_ln56_5_fu_598_p2[9]),
        .Q(add_ln56_5_reg_1154[9]),
        .R(1'b0));
  FDRE \add_ln56_7_reg_1159_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mac_muladd_8s_2s_10s_11_4_1_U21_n_15),
        .Q(add_ln56_7_reg_1159[0]),
        .R(1'b0));
  FDRE \add_ln56_7_reg_1159_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mac_muladd_8s_2s_10s_11_4_1_U21_n_5),
        .Q(add_ln56_7_reg_1159[10]),
        .R(1'b0));
  FDRE \add_ln56_7_reg_1159_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mac_muladd_8s_2s_10s_11_4_1_U21_n_14),
        .Q(add_ln56_7_reg_1159[1]),
        .R(1'b0));
  FDRE \add_ln56_7_reg_1159_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mac_muladd_8s_2s_10s_11_4_1_U21_n_13),
        .Q(add_ln56_7_reg_1159[2]),
        .R(1'b0));
  FDRE \add_ln56_7_reg_1159_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mac_muladd_8s_2s_10s_11_4_1_U21_n_12),
        .Q(add_ln56_7_reg_1159[3]),
        .R(1'b0));
  FDRE \add_ln56_7_reg_1159_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mac_muladd_8s_2s_10s_11_4_1_U21_n_11),
        .Q(add_ln56_7_reg_1159[4]),
        .R(1'b0));
  FDRE \add_ln56_7_reg_1159_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mac_muladd_8s_2s_10s_11_4_1_U21_n_10),
        .Q(add_ln56_7_reg_1159[5]),
        .R(1'b0));
  FDRE \add_ln56_7_reg_1159_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mac_muladd_8s_2s_10s_11_4_1_U21_n_9),
        .Q(add_ln56_7_reg_1159[6]),
        .R(1'b0));
  FDRE \add_ln56_7_reg_1159_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mac_muladd_8s_2s_10s_11_4_1_U21_n_8),
        .Q(add_ln56_7_reg_1159[7]),
        .R(1'b0));
  FDRE \add_ln56_7_reg_1159_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mac_muladd_8s_2s_10s_11_4_1_U21_n_7),
        .Q(add_ln56_7_reg_1159[8]),
        .R(1'b0));
  FDRE \add_ln56_7_reg_1159_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mac_muladd_8s_2s_10s_11_4_1_U21_n_6),
        .Q(add_ln56_7_reg_1159[9]),
        .R(1'b0));
  FDRE \add_ln56_8_reg_1164_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mac_muladd_8s_2s_10s_11_4_1_U22_n_15),
        .Q(add_ln56_8_reg_1164[0]),
        .R(1'b0));
  FDRE \add_ln56_8_reg_1164_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mac_muladd_8s_2s_10s_11_4_1_U22_n_5),
        .Q(add_ln56_8_reg_1164[10]),
        .R(1'b0));
  FDRE \add_ln56_8_reg_1164_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mac_muladd_8s_2s_10s_11_4_1_U22_n_14),
        .Q(add_ln56_8_reg_1164[1]),
        .R(1'b0));
  FDRE \add_ln56_8_reg_1164_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mac_muladd_8s_2s_10s_11_4_1_U22_n_13),
        .Q(add_ln56_8_reg_1164[2]),
        .R(1'b0));
  FDRE \add_ln56_8_reg_1164_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mac_muladd_8s_2s_10s_11_4_1_U22_n_12),
        .Q(add_ln56_8_reg_1164[3]),
        .R(1'b0));
  FDRE \add_ln56_8_reg_1164_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mac_muladd_8s_2s_10s_11_4_1_U22_n_11),
        .Q(add_ln56_8_reg_1164[4]),
        .R(1'b0));
  FDRE \add_ln56_8_reg_1164_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mac_muladd_8s_2s_10s_11_4_1_U22_n_10),
        .Q(add_ln56_8_reg_1164[5]),
        .R(1'b0));
  FDRE \add_ln56_8_reg_1164_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mac_muladd_8s_2s_10s_11_4_1_U22_n_9),
        .Q(add_ln56_8_reg_1164[6]),
        .R(1'b0));
  FDRE \add_ln56_8_reg_1164_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mac_muladd_8s_2s_10s_11_4_1_U22_n_8),
        .Q(add_ln56_8_reg_1164[7]),
        .R(1'b0));
  FDRE \add_ln56_8_reg_1164_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mac_muladd_8s_2s_10s_11_4_1_U22_n_7),
        .Q(add_ln56_8_reg_1164[8]),
        .R(1'b0));
  FDRE \add_ln56_8_reg_1164_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mac_muladd_8s_2s_10s_11_4_1_U22_n_6),
        .Q(add_ln56_8_reg_1164[9]),
        .R(1'b0));
  FDRE \add_ln56_reg_1144_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(P[0]),
        .Q(add_ln56_reg_1144[0]),
        .R(1'b0));
  FDRE \add_ln56_reg_1144_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(P[10]),
        .Q(add_ln56_reg_1144[10]),
        .R(1'b0));
  FDRE \add_ln56_reg_1144_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(P[1]),
        .Q(add_ln56_reg_1144[1]),
        .R(1'b0));
  FDRE \add_ln56_reg_1144_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(P[2]),
        .Q(add_ln56_reg_1144[2]),
        .R(1'b0));
  FDRE \add_ln56_reg_1144_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(P[3]),
        .Q(add_ln56_reg_1144[3]),
        .R(1'b0));
  FDRE \add_ln56_reg_1144_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(P[4]),
        .Q(add_ln56_reg_1144[4]),
        .R(1'b0));
  FDRE \add_ln56_reg_1144_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(P[5]),
        .Q(add_ln56_reg_1144[5]),
        .R(1'b0));
  FDRE \add_ln56_reg_1144_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(P[6]),
        .Q(add_ln56_reg_1144[6]),
        .R(1'b0));
  FDRE \add_ln56_reg_1144_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(P[7]),
        .Q(add_ln56_reg_1144[7]),
        .R(1'b0));
  FDRE \add_ln56_reg_1144_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(P[8]),
        .Q(add_ln56_reg_1144[8]),
        .R(1'b0));
  FDRE \add_ln56_reg_1144_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(P[9]),
        .Q(add_ln56_reg_1144[9]),
        .R(1'b0));
  FDRE \input_0_val_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(input_0_val_int_reg[0]),
        .R(1'b0));
  FDRE \input_0_val_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(input_0_val_int_reg[1]),
        .R(1'b0));
  FDRE \input_0_val_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(input_0_val_int_reg[2]),
        .R(1'b0));
  FDRE \input_0_val_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(input_0_val_int_reg[3]),
        .R(1'b0));
  FDRE \input_0_val_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(input_0_val_int_reg[4]),
        .R(1'b0));
  FDRE \input_0_val_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(input_0_val_int_reg[5]),
        .R(1'b0));
  FDRE \input_0_val_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(input_0_val_int_reg[6]),
        .R(1'b0));
  FDRE \input_0_val_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[7]),
        .Q(input_0_val_int_reg[7]),
        .R(1'b0));
  FDRE \input_1_val_read_reg_947_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_1_val_read_reg_947_reg[0]_srl2_n_0 ),
        .Q(input_1_val_read_reg_947_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \input_1_val_read_reg_947_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_1_val_read_reg_947_reg[1]_srl2_n_0 ),
        .Q(input_1_val_read_reg_947_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \input_1_val_read_reg_947_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_1_val_read_reg_947_reg[2]_srl2_n_0 ),
        .Q(input_1_val_read_reg_947_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \input_1_val_read_reg_947_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_1_val_read_reg_947_reg[3]_srl2_n_0 ),
        .Q(input_1_val_read_reg_947_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \input_1_val_read_reg_947_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_1_val_read_reg_947_reg[4]_srl2_n_0 ),
        .Q(input_1_val_read_reg_947_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \input_1_val_read_reg_947_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_1_val_read_reg_947_reg[5]_srl2_n_0 ),
        .Q(input_1_val_read_reg_947_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \input_1_val_read_reg_947_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_1_val_read_reg_947_reg[6]_srl2_n_0 ),
        .Q(input_1_val_read_reg_947_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \input_1_val_read_reg_947_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_1_val_read_reg_947_reg[7]_srl2_n_0 ),
        .Q(input_1_val_read_reg_947_pp0_iter1_reg[7]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_forwardHidden_fu_409/input_1_val_read_reg_947_reg " *) 
  (* srl_name = "inst/\\grp_forwardHidden_fu_409/input_1_val_read_reg_947_reg[0]_srl2 " *) 
  SRL16E \input_1_val_read_reg_947_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(img_neg_1[0]),
        .Q(\input_1_val_read_reg_947_reg[0]_srl2_n_0 ));
  (* srl_bus_name = "inst/\\grp_forwardHidden_fu_409/input_1_val_read_reg_947_reg " *) 
  (* srl_name = "inst/\\grp_forwardHidden_fu_409/input_1_val_read_reg_947_reg[1]_srl2 " *) 
  SRL16E \input_1_val_read_reg_947_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(img_neg_1[1]),
        .Q(\input_1_val_read_reg_947_reg[1]_srl2_n_0 ));
  (* srl_bus_name = "inst/\\grp_forwardHidden_fu_409/input_1_val_read_reg_947_reg " *) 
  (* srl_name = "inst/\\grp_forwardHidden_fu_409/input_1_val_read_reg_947_reg[2]_srl2 " *) 
  SRL16E \input_1_val_read_reg_947_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(img_neg_1[2]),
        .Q(\input_1_val_read_reg_947_reg[2]_srl2_n_0 ));
  (* srl_bus_name = "inst/\\grp_forwardHidden_fu_409/input_1_val_read_reg_947_reg " *) 
  (* srl_name = "inst/\\grp_forwardHidden_fu_409/input_1_val_read_reg_947_reg[3]_srl2 " *) 
  SRL16E \input_1_val_read_reg_947_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(img_neg_1[3]),
        .Q(\input_1_val_read_reg_947_reg[3]_srl2_n_0 ));
  (* srl_bus_name = "inst/\\grp_forwardHidden_fu_409/input_1_val_read_reg_947_reg " *) 
  (* srl_name = "inst/\\grp_forwardHidden_fu_409/input_1_val_read_reg_947_reg[4]_srl2 " *) 
  SRL16E \input_1_val_read_reg_947_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(img_neg_1[4]),
        .Q(\input_1_val_read_reg_947_reg[4]_srl2_n_0 ));
  (* srl_bus_name = "inst/\\grp_forwardHidden_fu_409/input_1_val_read_reg_947_reg " *) 
  (* srl_name = "inst/\\grp_forwardHidden_fu_409/input_1_val_read_reg_947_reg[5]_srl2 " *) 
  SRL16E \input_1_val_read_reg_947_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(img_neg_1[5]),
        .Q(\input_1_val_read_reg_947_reg[5]_srl2_n_0 ));
  (* srl_bus_name = "inst/\\grp_forwardHidden_fu_409/input_1_val_read_reg_947_reg " *) 
  (* srl_name = "inst/\\grp_forwardHidden_fu_409/input_1_val_read_reg_947_reg[6]_srl2 " *) 
  SRL16E \input_1_val_read_reg_947_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(img_neg_1[6]),
        .Q(\input_1_val_read_reg_947_reg[6]_srl2_n_0 ));
  (* srl_bus_name = "inst/\\grp_forwardHidden_fu_409/input_1_val_read_reg_947_reg " *) 
  (* srl_name = "inst/\\grp_forwardHidden_fu_409/input_1_val_read_reg_947_reg[7]_srl2 " *) 
  SRL16E \input_1_val_read_reg_947_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(img_neg_1[7]),
        .Q(\input_1_val_read_reg_947_reg[7]_srl2_n_0 ));
  FDRE \input_2_val_read_reg_942_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_2_val_read_reg_942_reg[0]_srl2_n_0 ),
        .Q(input_2_val_read_reg_942_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \input_2_val_read_reg_942_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_2_val_read_reg_942_reg[1]_srl2_n_0 ),
        .Q(input_2_val_read_reg_942_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \input_2_val_read_reg_942_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_2_val_read_reg_942_reg[2]_srl2_n_0 ),
        .Q(input_2_val_read_reg_942_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \input_2_val_read_reg_942_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_2_val_read_reg_942_reg[3]_srl2_n_0 ),
        .Q(input_2_val_read_reg_942_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \input_2_val_read_reg_942_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_2_val_read_reg_942_reg[4]_srl2_n_0 ),
        .Q(input_2_val_read_reg_942_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \input_2_val_read_reg_942_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_2_val_read_reg_942_reg[5]_srl2_n_0 ),
        .Q(input_2_val_read_reg_942_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \input_2_val_read_reg_942_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_2_val_read_reg_942_reg[6]_srl2_n_0 ),
        .Q(input_2_val_read_reg_942_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \input_2_val_read_reg_942_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_2_val_read_reg_942_reg[7]_srl2_n_0 ),
        .Q(input_2_val_read_reg_942_pp0_iter1_reg[7]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_forwardHidden_fu_409/input_2_val_read_reg_942_reg " *) 
  (* srl_name = "inst/\\grp_forwardHidden_fu_409/input_2_val_read_reg_942_reg[0]_srl2 " *) 
  SRL16E \input_2_val_read_reg_942_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(img_neg_2[0]),
        .Q(\input_2_val_read_reg_942_reg[0]_srl2_n_0 ));
  (* srl_bus_name = "inst/\\grp_forwardHidden_fu_409/input_2_val_read_reg_942_reg " *) 
  (* srl_name = "inst/\\grp_forwardHidden_fu_409/input_2_val_read_reg_942_reg[1]_srl2 " *) 
  SRL16E \input_2_val_read_reg_942_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(img_neg_2[1]),
        .Q(\input_2_val_read_reg_942_reg[1]_srl2_n_0 ));
  (* srl_bus_name = "inst/\\grp_forwardHidden_fu_409/input_2_val_read_reg_942_reg " *) 
  (* srl_name = "inst/\\grp_forwardHidden_fu_409/input_2_val_read_reg_942_reg[2]_srl2 " *) 
  SRL16E \input_2_val_read_reg_942_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(img_neg_2[2]),
        .Q(\input_2_val_read_reg_942_reg[2]_srl2_n_0 ));
  (* srl_bus_name = "inst/\\grp_forwardHidden_fu_409/input_2_val_read_reg_942_reg " *) 
  (* srl_name = "inst/\\grp_forwardHidden_fu_409/input_2_val_read_reg_942_reg[3]_srl2 " *) 
  SRL16E \input_2_val_read_reg_942_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(img_neg_2[3]),
        .Q(\input_2_val_read_reg_942_reg[3]_srl2_n_0 ));
  (* srl_bus_name = "inst/\\grp_forwardHidden_fu_409/input_2_val_read_reg_942_reg " *) 
  (* srl_name = "inst/\\grp_forwardHidden_fu_409/input_2_val_read_reg_942_reg[4]_srl2 " *) 
  SRL16E \input_2_val_read_reg_942_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(img_neg_2[4]),
        .Q(\input_2_val_read_reg_942_reg[4]_srl2_n_0 ));
  (* srl_bus_name = "inst/\\grp_forwardHidden_fu_409/input_2_val_read_reg_942_reg " *) 
  (* srl_name = "inst/\\grp_forwardHidden_fu_409/input_2_val_read_reg_942_reg[5]_srl2 " *) 
  SRL16E \input_2_val_read_reg_942_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(img_neg_2[5]),
        .Q(\input_2_val_read_reg_942_reg[5]_srl2_n_0 ));
  (* srl_bus_name = "inst/\\grp_forwardHidden_fu_409/input_2_val_read_reg_942_reg " *) 
  (* srl_name = "inst/\\grp_forwardHidden_fu_409/input_2_val_read_reg_942_reg[6]_srl2 " *) 
  SRL16E \input_2_val_read_reg_942_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(img_neg_2[6]),
        .Q(\input_2_val_read_reg_942_reg[6]_srl2_n_0 ));
  (* srl_bus_name = "inst/\\grp_forwardHidden_fu_409/input_2_val_read_reg_942_reg " *) 
  (* srl_name = "inst/\\grp_forwardHidden_fu_409/input_2_val_read_reg_942_reg[7]_srl2 " *) 
  SRL16E \input_2_val_read_reg_942_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(img_neg_2[7]),
        .Q(\input_2_val_read_reg_942_reg[7]_srl2_n_0 ));
  FDRE \input_3_val_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_3_val_int_reg_reg[7]_0 [0]),
        .Q(input_3_val_int_reg[0]),
        .R(1'b0));
  FDRE \input_3_val_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_3_val_int_reg_reg[7]_0 [1]),
        .Q(input_3_val_int_reg[1]),
        .R(1'b0));
  FDRE \input_3_val_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_3_val_int_reg_reg[7]_0 [2]),
        .Q(input_3_val_int_reg[2]),
        .R(1'b0));
  FDRE \input_3_val_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_3_val_int_reg_reg[7]_0 [3]),
        .Q(input_3_val_int_reg[3]),
        .R(1'b0));
  FDRE \input_3_val_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_3_val_int_reg_reg[7]_0 [4]),
        .Q(input_3_val_int_reg[4]),
        .R(1'b0));
  FDRE \input_3_val_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_3_val_int_reg_reg[7]_0 [5]),
        .Q(input_3_val_int_reg[5]),
        .R(1'b0));
  FDRE \input_3_val_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_3_val_int_reg_reg[7]_0 [6]),
        .Q(input_3_val_int_reg[6]),
        .R(1'b0));
  FDRE \input_3_val_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_3_val_int_reg_reg[7]_0 [7]),
        .Q(input_3_val_int_reg[7]),
        .R(1'b0));
  FDRE \input_4_val_read_reg_937_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_4_val_read_reg_937_reg[0]_srl2_n_0 ),
        .Q(input_4_val_read_reg_937_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \input_4_val_read_reg_937_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_4_val_read_reg_937_reg[1]_srl2_n_0 ),
        .Q(input_4_val_read_reg_937_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \input_4_val_read_reg_937_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_4_val_read_reg_937_reg[2]_srl2_n_0 ),
        .Q(input_4_val_read_reg_937_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \input_4_val_read_reg_937_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_4_val_read_reg_937_reg[3]_srl2_n_0 ),
        .Q(input_4_val_read_reg_937_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \input_4_val_read_reg_937_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_4_val_read_reg_937_reg[4]_srl2_n_0 ),
        .Q(input_4_val_read_reg_937_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \input_4_val_read_reg_937_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_4_val_read_reg_937_reg[5]_srl2_n_0 ),
        .Q(input_4_val_read_reg_937_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \input_4_val_read_reg_937_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_4_val_read_reg_937_reg[6]_srl2_n_0 ),
        .Q(input_4_val_read_reg_937_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \input_4_val_read_reg_937_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_4_val_read_reg_937_reg[7]_srl2_n_0 ),
        .Q(input_4_val_read_reg_937_pp0_iter1_reg[7]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_forwardHidden_fu_409/input_4_val_read_reg_937_reg " *) 
  (* srl_name = "inst/\\grp_forwardHidden_fu_409/input_4_val_read_reg_937_reg[0]_srl2 " *) 
  SRL16E \input_4_val_read_reg_937_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(img_neg_4[0]),
        .Q(\input_4_val_read_reg_937_reg[0]_srl2_n_0 ));
  (* srl_bus_name = "inst/\\grp_forwardHidden_fu_409/input_4_val_read_reg_937_reg " *) 
  (* srl_name = "inst/\\grp_forwardHidden_fu_409/input_4_val_read_reg_937_reg[1]_srl2 " *) 
  SRL16E \input_4_val_read_reg_937_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(img_neg_4[1]),
        .Q(\input_4_val_read_reg_937_reg[1]_srl2_n_0 ));
  (* srl_bus_name = "inst/\\grp_forwardHidden_fu_409/input_4_val_read_reg_937_reg " *) 
  (* srl_name = "inst/\\grp_forwardHidden_fu_409/input_4_val_read_reg_937_reg[2]_srl2 " *) 
  SRL16E \input_4_val_read_reg_937_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(img_neg_4[2]),
        .Q(\input_4_val_read_reg_937_reg[2]_srl2_n_0 ));
  (* srl_bus_name = "inst/\\grp_forwardHidden_fu_409/input_4_val_read_reg_937_reg " *) 
  (* srl_name = "inst/\\grp_forwardHidden_fu_409/input_4_val_read_reg_937_reg[3]_srl2 " *) 
  SRL16E \input_4_val_read_reg_937_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(img_neg_4[3]),
        .Q(\input_4_val_read_reg_937_reg[3]_srl2_n_0 ));
  (* srl_bus_name = "inst/\\grp_forwardHidden_fu_409/input_4_val_read_reg_937_reg " *) 
  (* srl_name = "inst/\\grp_forwardHidden_fu_409/input_4_val_read_reg_937_reg[4]_srl2 " *) 
  SRL16E \input_4_val_read_reg_937_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(img_neg_4[4]),
        .Q(\input_4_val_read_reg_937_reg[4]_srl2_n_0 ));
  (* srl_bus_name = "inst/\\grp_forwardHidden_fu_409/input_4_val_read_reg_937_reg " *) 
  (* srl_name = "inst/\\grp_forwardHidden_fu_409/input_4_val_read_reg_937_reg[5]_srl2 " *) 
  SRL16E \input_4_val_read_reg_937_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(img_neg_4[5]),
        .Q(\input_4_val_read_reg_937_reg[5]_srl2_n_0 ));
  (* srl_bus_name = "inst/\\grp_forwardHidden_fu_409/input_4_val_read_reg_937_reg " *) 
  (* srl_name = "inst/\\grp_forwardHidden_fu_409/input_4_val_read_reg_937_reg[6]_srl2 " *) 
  SRL16E \input_4_val_read_reg_937_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(img_neg_4[6]),
        .Q(\input_4_val_read_reg_937_reg[6]_srl2_n_0 ));
  (* srl_bus_name = "inst/\\grp_forwardHidden_fu_409/input_4_val_read_reg_937_reg " *) 
  (* srl_name = "inst/\\grp_forwardHidden_fu_409/input_4_val_read_reg_937_reg[7]_srl2 " *) 
  SRL16E \input_4_val_read_reg_937_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(img_neg_4[7]),
        .Q(\input_4_val_read_reg_937_reg[7]_srl2_n_0 ));
  FDRE \input_5_val_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_5_val_int_reg_reg[7]_0 [0]),
        .Q(input_5_val_int_reg[0]),
        .R(1'b0));
  FDRE \input_5_val_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_5_val_int_reg_reg[7]_0 [1]),
        .Q(input_5_val_int_reg[1]),
        .R(1'b0));
  FDRE \input_5_val_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_5_val_int_reg_reg[7]_0 [2]),
        .Q(input_5_val_int_reg[2]),
        .R(1'b0));
  FDRE \input_5_val_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_5_val_int_reg_reg[7]_0 [3]),
        .Q(input_5_val_int_reg[3]),
        .R(1'b0));
  FDRE \input_5_val_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_5_val_int_reg_reg[7]_0 [4]),
        .Q(input_5_val_int_reg[4]),
        .R(1'b0));
  FDRE \input_5_val_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_5_val_int_reg_reg[7]_0 [5]),
        .Q(input_5_val_int_reg[5]),
        .R(1'b0));
  FDRE \input_5_val_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_5_val_int_reg_reg[7]_0 [6]),
        .Q(input_5_val_int_reg[6]),
        .R(1'b0));
  FDRE \input_5_val_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_5_val_int_reg_reg[7]_0 [7]),
        .Q(input_5_val_int_reg[7]),
        .R(1'b0));
  FDRE \input_6_val_read_reg_932_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_6_val_read_reg_932_reg[0]_srl2_n_0 ),
        .Q(input_6_val_read_reg_932_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \input_6_val_read_reg_932_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_6_val_read_reg_932_reg[1]_srl2_n_0 ),
        .Q(input_6_val_read_reg_932_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \input_6_val_read_reg_932_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_6_val_read_reg_932_reg[2]_srl2_n_0 ),
        .Q(input_6_val_read_reg_932_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \input_6_val_read_reg_932_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_6_val_read_reg_932_reg[3]_srl2_n_0 ),
        .Q(input_6_val_read_reg_932_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \input_6_val_read_reg_932_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_6_val_read_reg_932_reg[4]_srl2_n_0 ),
        .Q(input_6_val_read_reg_932_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \input_6_val_read_reg_932_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_6_val_read_reg_932_reg[5]_srl2_n_0 ),
        .Q(input_6_val_read_reg_932_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \input_6_val_read_reg_932_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_6_val_read_reg_932_reg[6]_srl2_n_0 ),
        .Q(input_6_val_read_reg_932_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \input_6_val_read_reg_932_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_6_val_read_reg_932_reg[7]_srl2_n_0 ),
        .Q(input_6_val_read_reg_932_pp0_iter1_reg[7]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\grp_forwardHidden_fu_409/input_6_val_read_reg_932_reg " *) 
  (* srl_name = "inst/\\grp_forwardHidden_fu_409/input_6_val_read_reg_932_reg[0]_srl2 " *) 
  SRL16E \input_6_val_read_reg_932_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(img_neg_6[0]),
        .Q(\input_6_val_read_reg_932_reg[0]_srl2_n_0 ));
  (* srl_bus_name = "inst/\\grp_forwardHidden_fu_409/input_6_val_read_reg_932_reg " *) 
  (* srl_name = "inst/\\grp_forwardHidden_fu_409/input_6_val_read_reg_932_reg[1]_srl2 " *) 
  SRL16E \input_6_val_read_reg_932_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(img_neg_6[1]),
        .Q(\input_6_val_read_reg_932_reg[1]_srl2_n_0 ));
  (* srl_bus_name = "inst/\\grp_forwardHidden_fu_409/input_6_val_read_reg_932_reg " *) 
  (* srl_name = "inst/\\grp_forwardHidden_fu_409/input_6_val_read_reg_932_reg[2]_srl2 " *) 
  SRL16E \input_6_val_read_reg_932_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(img_neg_6[2]),
        .Q(\input_6_val_read_reg_932_reg[2]_srl2_n_0 ));
  (* srl_bus_name = "inst/\\grp_forwardHidden_fu_409/input_6_val_read_reg_932_reg " *) 
  (* srl_name = "inst/\\grp_forwardHidden_fu_409/input_6_val_read_reg_932_reg[3]_srl2 " *) 
  SRL16E \input_6_val_read_reg_932_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(img_neg_6[3]),
        .Q(\input_6_val_read_reg_932_reg[3]_srl2_n_0 ));
  (* srl_bus_name = "inst/\\grp_forwardHidden_fu_409/input_6_val_read_reg_932_reg " *) 
  (* srl_name = "inst/\\grp_forwardHidden_fu_409/input_6_val_read_reg_932_reg[4]_srl2 " *) 
  SRL16E \input_6_val_read_reg_932_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(img_neg_6[4]),
        .Q(\input_6_val_read_reg_932_reg[4]_srl2_n_0 ));
  (* srl_bus_name = "inst/\\grp_forwardHidden_fu_409/input_6_val_read_reg_932_reg " *) 
  (* srl_name = "inst/\\grp_forwardHidden_fu_409/input_6_val_read_reg_932_reg[5]_srl2 " *) 
  SRL16E \input_6_val_read_reg_932_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(img_neg_6[5]),
        .Q(\input_6_val_read_reg_932_reg[5]_srl2_n_0 ));
  (* srl_bus_name = "inst/\\grp_forwardHidden_fu_409/input_6_val_read_reg_932_reg " *) 
  (* srl_name = "inst/\\grp_forwardHidden_fu_409/input_6_val_read_reg_932_reg[6]_srl2 " *) 
  SRL16E \input_6_val_read_reg_932_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(img_neg_6[6]),
        .Q(\input_6_val_read_reg_932_reg[6]_srl2_n_0 ));
  (* srl_bus_name = "inst/\\grp_forwardHidden_fu_409/input_6_val_read_reg_932_reg " *) 
  (* srl_name = "inst/\\grp_forwardHidden_fu_409/input_6_val_read_reg_932_reg[7]_srl2 " *) 
  SRL16E \input_6_val_read_reg_932_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(img_neg_6[7]),
        .Q(\input_6_val_read_reg_932_reg[7]_srl2_n_0 ));
  FDRE \input_7_val_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_7_val_int_reg_reg[7]_0 [0]),
        .Q(input_7_val_int_reg[0]),
        .R(1'b0));
  FDRE \input_7_val_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_7_val_int_reg_reg[7]_0 [1]),
        .Q(input_7_val_int_reg[1]),
        .R(1'b0));
  FDRE \input_7_val_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_7_val_int_reg_reg[7]_0 [2]),
        .Q(input_7_val_int_reg[2]),
        .R(1'b0));
  FDRE \input_7_val_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_7_val_int_reg_reg[7]_0 [3]),
        .Q(input_7_val_int_reg[3]),
        .R(1'b0));
  FDRE \input_7_val_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_7_val_int_reg_reg[7]_0 [4]),
        .Q(input_7_val_int_reg[4]),
        .R(1'b0));
  FDRE \input_7_val_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_7_val_int_reg_reg[7]_0 [5]),
        .Q(input_7_val_int_reg[5]),
        .R(1'b0));
  FDRE \input_7_val_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_7_val_int_reg_reg[7]_0 [6]),
        .Q(input_7_val_int_reg[6]),
        .R(1'b0));
  FDRE \input_7_val_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\input_7_val_int_reg_reg[7]_0 [7]),
        .Q(input_7_val_int_reg[7]),
        .R(1'b0));
  bd_0_hls_inst_0_train_step_mac_muladd_8s_2s_10s_11_4_1 mac_muladd_8s_2s_10s_11_4_1_U17
       (.C(C),
        .CO(mul_2s_8s_10_1_1_U1_n_8),
        .D(mac_muladd_8s_2s_10s_11_4_1_U17_n_37),
        .DI(mac_muladd_8s_2s_10s_11_4_1_U17_n_0),
        .Q(Q),
        .S({mac_muladd_8s_2s_10s_11_4_1_U17_n_12,mac_muladd_8s_2s_10s_11_4_1_U17_n_13,mac_muladd_8s_2s_10s_11_4_1_U17_n_14,mac_muladd_8s_2s_10s_11_4_1_U17_n_15}),
        .W1_1_0_int_reg(W1_1_0_int_reg),
        .\a_reg_reg[0] (mac_muladd_8s_2s_10s_11_4_1_U17_n_38),
        .\a_reg_reg[0]_0 (mac_muladd_8s_2s_10s_11_4_1_U17_n_39),
        .\a_reg_reg[2] ({mac_muladd_8s_2s_10s_11_4_1_U17_n_16,mac_muladd_8s_2s_10s_11_4_1_U17_n_17,mac_muladd_8s_2s_10s_11_4_1_U17_n_18}),
        .\a_reg_reg[2]_0 ({mac_muladd_8s_2s_10s_11_4_1_U17_n_23,mac_muladd_8s_2s_10s_11_4_1_U17_n_24,mac_muladd_8s_2s_10s_11_4_1_U17_n_25}),
        .\a_reg_reg[2]_1 ({mac_muladd_8s_2s_10s_11_4_1_U17_n_30,mac_muladd_8s_2s_10s_11_4_1_U17_n_31,mac_muladd_8s_2s_10s_11_4_1_U17_n_32}),
        .\a_reg_reg[6] (mac_muladd_8s_2s_10s_11_4_1_U17_n_9),
        .\a_reg_reg[6]_0 (mac_muladd_8s_2s_10s_11_4_1_U17_n_10),
        .\a_reg_reg[6]_1 (mac_muladd_8s_2s_10s_11_4_1_U17_n_11),
        .\a_reg_reg[6]_2 ({mac_muladd_8s_2s_10s_11_4_1_U17_n_19,mac_muladd_8s_2s_10s_11_4_1_U17_n_20,mac_muladd_8s_2s_10s_11_4_1_U17_n_21,mac_muladd_8s_2s_10s_11_4_1_U17_n_22}),
        .\a_reg_reg[6]_3 ({mac_muladd_8s_2s_10s_11_4_1_U17_n_26,mac_muladd_8s_2s_10s_11_4_1_U17_n_27,mac_muladd_8s_2s_10s_11_4_1_U17_n_28,mac_muladd_8s_2s_10s_11_4_1_U17_n_29}),
        .\a_reg_reg[6]_4 ({mac_muladd_8s_2s_10s_11_4_1_U17_n_33,mac_muladd_8s_2s_10s_11_4_1_U17_n_34,mac_muladd_8s_2s_10s_11_4_1_U17_n_35,mac_muladd_8s_2s_10s_11_4_1_U17_n_36}),
        .\a_reg_reg[7] (input_0_val_int_reg),
        .ap_clk(ap_clk),
        .b_reg(b_reg),
        .\m_reg_reg[0] (\m_reg_reg[0] ),
        .\m_reg_reg[0]_0 (\m_reg_reg[0]_0 ),
        .\m_reg_reg[0]_1 (\m_reg_reg[0]_1 ),
        .\m_reg_reg[4] (\m_reg_reg[4] ),
        .\m_reg_reg[4]_0 (\m_reg_reg[4]_0 ),
        .\m_reg_reg[4]_1 (\m_reg_reg[4]_31 ),
        .\m_reg_reg[4]_2 (\m_reg_reg[4]_32 ),
        .\m_reg_reg[4]_3 (\m_reg_reg[4]_33 ),
        .\m_reg_reg[8] (\m_reg_reg[8] ),
        .\p_reg_reg[10] (P),
        .\p_reg_reg[3] (input_1_val_read_reg_947_pp0_iter1_reg[0]),
        .tmp_product__0_carry__0(input_1_val_read_reg_947_pp0_iter1_reg[6]),
        .tmp_product__0_carry__0_0(input_1_val_read_reg_947_pp0_iter1_reg[7]),
        .tmp_product__0_carry__0_1(input_1_val_read_reg_947_pp0_iter1_reg[3]),
        .tmp_product__0_carry__0_2(input_1_val_read_reg_947_pp0_iter1_reg[4]),
        .tmp_product__0_carry__0_3(input_1_val_read_reg_947_pp0_iter1_reg[5]));
  bd_0_hls_inst_0_train_step_mac_muladd_8s_2s_10s_11_4_1_64 mac_muladd_8s_2s_10s_11_4_1_U18
       (.CO(mul_2s_8s_10_1_1_U2_n_8),
        .D(mac_muladd_8s_2s_10s_11_4_1_U18_n_37),
        .DI(mac_muladd_8s_2s_10s_11_4_1_U18_n_0),
        .O({mul_2s_8s_10_1_1_U2_n_0,mul_2s_8s_10_1_1_U2_n_1,mul_2s_8s_10_1_1_U2_n_2,mul_2s_8s_10_1_1_U2_n_3}),
        .Q(\a_reg_reg[7] ),
        .S({mac_muladd_8s_2s_10s_11_4_1_U18_n_12,mac_muladd_8s_2s_10s_11_4_1_U18_n_13,mac_muladd_8s_2s_10s_11_4_1_U18_n_14,mac_muladd_8s_2s_10s_11_4_1_U18_n_15}),
        .W1_2_0_int_reg(W1_2_0_int_reg),
        .\a_reg_reg[0] (mac_muladd_8s_2s_10s_11_4_1_U18_n_38),
        .\a_reg_reg[0]_0 (mac_muladd_8s_2s_10s_11_4_1_U18_n_39),
        .\a_reg_reg[2] ({mac_muladd_8s_2s_10s_11_4_1_U18_n_16,mac_muladd_8s_2s_10s_11_4_1_U18_n_17,mac_muladd_8s_2s_10s_11_4_1_U18_n_18}),
        .\a_reg_reg[2]_0 ({mac_muladd_8s_2s_10s_11_4_1_U18_n_23,mac_muladd_8s_2s_10s_11_4_1_U18_n_24,mac_muladd_8s_2s_10s_11_4_1_U18_n_25}),
        .\a_reg_reg[2]_1 ({mac_muladd_8s_2s_10s_11_4_1_U18_n_30,mac_muladd_8s_2s_10s_11_4_1_U18_n_31,mac_muladd_8s_2s_10s_11_4_1_U18_n_32}),
        .\a_reg_reg[6] (mac_muladd_8s_2s_10s_11_4_1_U18_n_9),
        .\a_reg_reg[6]_0 (mac_muladd_8s_2s_10s_11_4_1_U18_n_10),
        .\a_reg_reg[6]_1 (mac_muladd_8s_2s_10s_11_4_1_U18_n_11),
        .\a_reg_reg[6]_2 ({mac_muladd_8s_2s_10s_11_4_1_U18_n_19,mac_muladd_8s_2s_10s_11_4_1_U18_n_20,mac_muladd_8s_2s_10s_11_4_1_U18_n_21,mac_muladd_8s_2s_10s_11_4_1_U18_n_22}),
        .\a_reg_reg[6]_3 ({mac_muladd_8s_2s_10s_11_4_1_U18_n_26,mac_muladd_8s_2s_10s_11_4_1_U18_n_27,mac_muladd_8s_2s_10s_11_4_1_U18_n_28,mac_muladd_8s_2s_10s_11_4_1_U18_n_29}),
        .\a_reg_reg[6]_4 ({mac_muladd_8s_2s_10s_11_4_1_U18_n_33,mac_muladd_8s_2s_10s_11_4_1_U18_n_34,mac_muladd_8s_2s_10s_11_4_1_U18_n_35,mac_muladd_8s_2s_10s_11_4_1_U18_n_36}),
        .\a_reg_reg[7] (input_3_val_int_reg),
        .ap_clk(ap_clk),
        .\m_reg_reg[0] (\m_reg_reg[0]_2 ),
        .\m_reg_reg[0]_0 (\m_reg_reg[0]_3 ),
        .\m_reg_reg[0]_1 (\m_reg_reg[0]_4 ),
        .\m_reg_reg[0]_2 (\m_reg_reg[0]_5 ),
        .\m_reg_reg[4] (\m_reg_reg[4]_7 ),
        .\m_reg_reg[4]_0 (\m_reg_reg[4]_8 ),
        .\m_reg_reg[4]_1 (\m_reg_reg[4]_34 ),
        .\m_reg_reg[4]_2 (\m_reg_reg[4]_35 ),
        .\m_reg_reg[4]_3 (\m_reg_reg[4]_36 ),
        .\m_reg_reg[4]_4 (\m_reg_reg[4]_37 ),
        .\m_reg_reg[8] (\m_reg_reg[8]_3 ),
        .\p_reg_reg[10] ({mac_muladd_8s_2s_10s_11_4_1_U18_n_40,mac_muladd_8s_2s_10s_11_4_1_U18_n_41,mac_muladd_8s_2s_10s_11_4_1_U18_n_42,mac_muladd_8s_2s_10s_11_4_1_U18_n_43,mac_muladd_8s_2s_10s_11_4_1_U18_n_44,mac_muladd_8s_2s_10s_11_4_1_U18_n_45,mac_muladd_8s_2s_10s_11_4_1_U18_n_46,mac_muladd_8s_2s_10s_11_4_1_U18_n_47,mac_muladd_8s_2s_10s_11_4_1_U18_n_48,mac_muladd_8s_2s_10s_11_4_1_U18_n_49,mac_muladd_8s_2s_10s_11_4_1_U18_n_50}),
        .\p_reg_reg[10]_0 ({mul_2s_8s_10_1_1_U2_n_4,mul_2s_8s_10_1_1_U2_n_5,mul_2s_8s_10_1_1_U2_n_6,mul_2s_8s_10_1_1_U2_n_7}),
        .\p_reg_reg[3] (input_2_val_read_reg_942_pp0_iter1_reg[0]),
        .tmp_product__0_carry__0(input_2_val_read_reg_942_pp0_iter1_reg[6]),
        .tmp_product__0_carry__0_0(input_2_val_read_reg_942_pp0_iter1_reg[7]),
        .tmp_product__0_carry__0_1(input_2_val_read_reg_942_pp0_iter1_reg[3]),
        .tmp_product__0_carry__0_2(input_2_val_read_reg_942_pp0_iter1_reg[4]),
        .tmp_product__0_carry__0_3(input_2_val_read_reg_942_pp0_iter1_reg[5]));
  bd_0_hls_inst_0_train_step_mac_muladd_8s_2s_10s_11_4_1_65 mac_muladd_8s_2s_10s_11_4_1_U19
       (.CO(mul_2s_8s_10_1_1_U3_n_8),
        .D(mac_muladd_8s_2s_10s_11_4_1_U19_n_37),
        .DI(mac_muladd_8s_2s_10s_11_4_1_U19_n_0),
        .O({mul_2s_8s_10_1_1_U3_n_0,mul_2s_8s_10_1_1_U3_n_1,mul_2s_8s_10_1_1_U3_n_2,mul_2s_8s_10_1_1_U3_n_3}),
        .Q(\a_reg_reg[7]_0 ),
        .S({mac_muladd_8s_2s_10s_11_4_1_U19_n_12,mac_muladd_8s_2s_10s_11_4_1_U19_n_13,mac_muladd_8s_2s_10s_11_4_1_U19_n_14,mac_muladd_8s_2s_10s_11_4_1_U19_n_15}),
        .W1_4_0_int_reg(W1_4_0_int_reg),
        .\a_reg_reg[0] (mac_muladd_8s_2s_10s_11_4_1_U19_n_38),
        .\a_reg_reg[0]_0 (mac_muladd_8s_2s_10s_11_4_1_U19_n_39),
        .\a_reg_reg[2] ({mac_muladd_8s_2s_10s_11_4_1_U19_n_16,mac_muladd_8s_2s_10s_11_4_1_U19_n_17,mac_muladd_8s_2s_10s_11_4_1_U19_n_18}),
        .\a_reg_reg[2]_0 ({mac_muladd_8s_2s_10s_11_4_1_U19_n_23,mac_muladd_8s_2s_10s_11_4_1_U19_n_24,mac_muladd_8s_2s_10s_11_4_1_U19_n_25}),
        .\a_reg_reg[2]_1 ({mac_muladd_8s_2s_10s_11_4_1_U19_n_30,mac_muladd_8s_2s_10s_11_4_1_U19_n_31,mac_muladd_8s_2s_10s_11_4_1_U19_n_32}),
        .\a_reg_reg[6] (mac_muladd_8s_2s_10s_11_4_1_U19_n_9),
        .\a_reg_reg[6]_0 (mac_muladd_8s_2s_10s_11_4_1_U19_n_10),
        .\a_reg_reg[6]_1 (mac_muladd_8s_2s_10s_11_4_1_U19_n_11),
        .\a_reg_reg[6]_2 ({mac_muladd_8s_2s_10s_11_4_1_U19_n_19,mac_muladd_8s_2s_10s_11_4_1_U19_n_20,mac_muladd_8s_2s_10s_11_4_1_U19_n_21,mac_muladd_8s_2s_10s_11_4_1_U19_n_22}),
        .\a_reg_reg[6]_3 ({mac_muladd_8s_2s_10s_11_4_1_U19_n_26,mac_muladd_8s_2s_10s_11_4_1_U19_n_27,mac_muladd_8s_2s_10s_11_4_1_U19_n_28,mac_muladd_8s_2s_10s_11_4_1_U19_n_29}),
        .\a_reg_reg[6]_4 ({mac_muladd_8s_2s_10s_11_4_1_U19_n_33,mac_muladd_8s_2s_10s_11_4_1_U19_n_34,mac_muladd_8s_2s_10s_11_4_1_U19_n_35,mac_muladd_8s_2s_10s_11_4_1_U19_n_36}),
        .\a_reg_reg[7] (input_5_val_int_reg),
        .ap_clk(ap_clk),
        .\m_reg_reg[0] (\m_reg_reg[0]_6 ),
        .\m_reg_reg[0]_0 (\m_reg_reg[0]_7 ),
        .\m_reg_reg[0]_1 (\m_reg_reg[0]_8 ),
        .\m_reg_reg[0]_2 (\m_reg_reg[0]_9 ),
        .\m_reg_reg[4] (\m_reg_reg[4]_15 ),
        .\m_reg_reg[4]_0 (\m_reg_reg[4]_16 ),
        .\m_reg_reg[4]_1 (\m_reg_reg[4]_38 ),
        .\m_reg_reg[4]_2 (\m_reg_reg[4]_39 ),
        .\m_reg_reg[4]_3 (\m_reg_reg[4]_40 ),
        .\m_reg_reg[4]_4 (\m_reg_reg[4]_41 ),
        .\m_reg_reg[8] (\m_reg_reg[8]_7 ),
        .\p_reg_reg[10] ({mac_muladd_8s_2s_10s_11_4_1_U19_n_40,mac_muladd_8s_2s_10s_11_4_1_U19_n_41,mac_muladd_8s_2s_10s_11_4_1_U19_n_42,mac_muladd_8s_2s_10s_11_4_1_U19_n_43,mac_muladd_8s_2s_10s_11_4_1_U19_n_44,mac_muladd_8s_2s_10s_11_4_1_U19_n_45,mac_muladd_8s_2s_10s_11_4_1_U19_n_46,mac_muladd_8s_2s_10s_11_4_1_U19_n_47,mac_muladd_8s_2s_10s_11_4_1_U19_n_48,mac_muladd_8s_2s_10s_11_4_1_U19_n_49,mac_muladd_8s_2s_10s_11_4_1_U19_n_50}),
        .\p_reg_reg[10]_0 ({mul_2s_8s_10_1_1_U3_n_4,mul_2s_8s_10_1_1_U3_n_5,mul_2s_8s_10_1_1_U3_n_6,mul_2s_8s_10_1_1_U3_n_7}),
        .\p_reg_reg[3] (input_4_val_read_reg_937_pp0_iter1_reg[0]),
        .tmp_product__0_carry__0(input_4_val_read_reg_937_pp0_iter1_reg[6]),
        .tmp_product__0_carry__0_0(input_4_val_read_reg_937_pp0_iter1_reg[7]),
        .tmp_product__0_carry__0_1(input_4_val_read_reg_937_pp0_iter1_reg[3]),
        .tmp_product__0_carry__0_2(input_4_val_read_reg_937_pp0_iter1_reg[4]),
        .tmp_product__0_carry__0_3(input_4_val_read_reg_937_pp0_iter1_reg[5]));
  bd_0_hls_inst_0_train_step_mac_muladd_8s_2s_10s_11_4_1_66 mac_muladd_8s_2s_10s_11_4_1_U20
       (.CO(mul_2s_8s_10_1_1_U4_n_8),
        .D(mac_muladd_8s_2s_10s_11_4_1_U20_n_49),
        .DI(mac_muladd_8s_2s_10s_11_4_1_U20_n_0),
        .O({mul_2s_8s_10_1_1_U4_n_0,mul_2s_8s_10_1_1_U4_n_1,mul_2s_8s_10_1_1_U4_n_2,mul_2s_8s_10_1_1_U4_n_3}),
        .Q(\a_reg_reg[7]_1 ),
        .S({mac_muladd_8s_2s_10s_11_4_1_U20_n_12,mac_muladd_8s_2s_10s_11_4_1_U20_n_13,mac_muladd_8s_2s_10s_11_4_1_U20_n_14,mac_muladd_8s_2s_10s_11_4_1_U20_n_15}),
        .W1_6_0_int_reg(W1_6_0_int_reg),
        .\a_reg_reg[0] (mac_muladd_8s_2s_10s_11_4_1_U20_n_50),
        .\a_reg_reg[0]_0 (mac_muladd_8s_2s_10s_11_4_1_U20_n_51),
        .\a_reg_reg[2] ({mac_muladd_8s_2s_10s_11_4_1_U20_n_16,mac_muladd_8s_2s_10s_11_4_1_U20_n_17,mac_muladd_8s_2s_10s_11_4_1_U20_n_18}),
        .\a_reg_reg[2]_0 ({mac_muladd_8s_2s_10s_11_4_1_U20_n_23,mac_muladd_8s_2s_10s_11_4_1_U20_n_24,mac_muladd_8s_2s_10s_11_4_1_U20_n_25}),
        .\a_reg_reg[2]_1 ({mac_muladd_8s_2s_10s_11_4_1_U20_n_30,mac_muladd_8s_2s_10s_11_4_1_U20_n_31,mac_muladd_8s_2s_10s_11_4_1_U20_n_32}),
        .\a_reg_reg[6] (mac_muladd_8s_2s_10s_11_4_1_U20_n_9),
        .\a_reg_reg[6]_0 (mac_muladd_8s_2s_10s_11_4_1_U20_n_10),
        .\a_reg_reg[6]_1 (mac_muladd_8s_2s_10s_11_4_1_U20_n_11),
        .\a_reg_reg[6]_2 ({mac_muladd_8s_2s_10s_11_4_1_U20_n_19,mac_muladd_8s_2s_10s_11_4_1_U20_n_20,mac_muladd_8s_2s_10s_11_4_1_U20_n_21,mac_muladd_8s_2s_10s_11_4_1_U20_n_22}),
        .\a_reg_reg[6]_3 ({mac_muladd_8s_2s_10s_11_4_1_U20_n_26,mac_muladd_8s_2s_10s_11_4_1_U20_n_27,mac_muladd_8s_2s_10s_11_4_1_U20_n_28,mac_muladd_8s_2s_10s_11_4_1_U20_n_29}),
        .\a_reg_reg[6]_4 ({mac_muladd_8s_2s_10s_11_4_1_U20_n_33,mac_muladd_8s_2s_10s_11_4_1_U20_n_34,mac_muladd_8s_2s_10s_11_4_1_U20_n_35,mac_muladd_8s_2s_10s_11_4_1_U20_n_36}),
        .\a_reg_reg[7] (input_7_val_int_reg),
        .\add_ln56_5_reg_1154_reg[11] (mac_muladd_8s_2s_10s_11_4_1_U19_n_40),
        .ap_clk(ap_clk),
        .\m_reg_reg[0] (\m_reg_reg[0]_10 ),
        .\m_reg_reg[0]_0 (\m_reg_reg[0]_11 ),
        .\m_reg_reg[0]_1 (\m_reg_reg[0]_12 ),
        .\m_reg_reg[0]_2 (\m_reg_reg[0]_13 ),
        .\m_reg_reg[4] (\m_reg_reg[4]_23 ),
        .\m_reg_reg[4]_0 (\m_reg_reg[4]_24 ),
        .\m_reg_reg[4]_1 (\m_reg_reg[4]_42 ),
        .\m_reg_reg[4]_2 (\m_reg_reg[4]_43 ),
        .\m_reg_reg[4]_3 (\m_reg_reg[4]_44 ),
        .\m_reg_reg[4]_4 (\m_reg_reg[4]_45 ),
        .\m_reg_reg[8] (\m_reg_reg[8]_11 ),
        .\p_reg_reg[10] (mac_muladd_8s_2s_10s_11_4_1_U20_n_37),
        .\p_reg_reg[10]_0 ({mac_muladd_8s_2s_10s_11_4_1_U20_n_38,mac_muladd_8s_2s_10s_11_4_1_U20_n_39,mac_muladd_8s_2s_10s_11_4_1_U20_n_40,mac_muladd_8s_2s_10s_11_4_1_U20_n_41,mac_muladd_8s_2s_10s_11_4_1_U20_n_42,mac_muladd_8s_2s_10s_11_4_1_U20_n_43,mac_muladd_8s_2s_10s_11_4_1_U20_n_44,mac_muladd_8s_2s_10s_11_4_1_U20_n_45,mac_muladd_8s_2s_10s_11_4_1_U20_n_46,mac_muladd_8s_2s_10s_11_4_1_U20_n_47,mac_muladd_8s_2s_10s_11_4_1_U20_n_48}),
        .\p_reg_reg[10]_1 ({mul_2s_8s_10_1_1_U4_n_4,mul_2s_8s_10_1_1_U4_n_5,mul_2s_8s_10_1_1_U4_n_6,mul_2s_8s_10_1_1_U4_n_7}),
        .\p_reg_reg[3] (input_6_val_read_reg_932_pp0_iter1_reg[0]),
        .tmp_product__0_carry__0(input_6_val_read_reg_932_pp0_iter1_reg[6]),
        .tmp_product__0_carry__0_0(input_6_val_read_reg_932_pp0_iter1_reg[7]),
        .tmp_product__0_carry__0_1(input_6_val_read_reg_932_pp0_iter1_reg[3]),
        .tmp_product__0_carry__0_2(input_6_val_read_reg_932_pp0_iter1_reg[4]),
        .tmp_product__0_carry__0_3(input_6_val_read_reg_932_pp0_iter1_reg[5]));
  bd_0_hls_inst_0_train_step_mac_muladd_8s_2s_10s_11_4_1_67 mac_muladd_8s_2s_10s_11_4_1_U21
       (.CO(mul_2s_8s_10_1_1_U5_n_8),
        .D(mac_muladd_8s_2s_10s_11_4_1_U17_n_37),
        .DI({\m_reg_reg[8]_0 [2],mac_muladd_8s_2s_10s_11_4_1_U17_n_9,\m_reg_reg[8]_0 [1:0]}),
        .O({mul_2s_8s_10_1_1_U5_n_0,mul_2s_8s_10_1_1_U5_n_1,mul_2s_8s_10_1_1_U5_n_2,mul_2s_8s_10_1_1_U5_n_3}),
        .Q({mac_muladd_8s_2s_10s_11_4_1_U21_n_5,mac_muladd_8s_2s_10s_11_4_1_U21_n_6,mac_muladd_8s_2s_10s_11_4_1_U21_n_7,mac_muladd_8s_2s_10s_11_4_1_U21_n_8,mac_muladd_8s_2s_10s_11_4_1_U21_n_9,mac_muladd_8s_2s_10s_11_4_1_U21_n_10,mac_muladd_8s_2s_10s_11_4_1_U21_n_11,mac_muladd_8s_2s_10s_11_4_1_U21_n_12,mac_muladd_8s_2s_10s_11_4_1_U21_n_13,mac_muladd_8s_2s_10s_11_4_1_U21_n_14,mac_muladd_8s_2s_10s_11_4_1_U21_n_15}),
        .S({mac_muladd_8s_2s_10s_11_4_1_U17_n_16,mac_muladd_8s_2s_10s_11_4_1_U17_n_17,mac_muladd_8s_2s_10s_11_4_1_U17_n_18,\m_reg_reg[4]_2 }),
        .W1_1_1_int_reg(W1_1_1_int_reg),
        .ap_clk(ap_clk),
        .\input_1_val_read_reg_947_pp0_iter1_reg_reg[6] (mac_muladd_8s_2s_10s_11_4_1_U21_n_0),
        .\input_1_val_read_reg_947_pp0_iter1_reg_reg[6]_0 ({mac_muladd_8s_2s_10s_11_4_1_U21_n_1,mac_muladd_8s_2s_10s_11_4_1_U21_n_2,mac_muladd_8s_2s_10s_11_4_1_U21_n_3,mac_muladd_8s_2s_10s_11_4_1_U21_n_4}),
        .\m_reg_reg[4] (\m_reg_reg[4]_1 ),
        .\m_reg_reg[8] ({mac_muladd_8s_2s_10s_11_4_1_U17_n_19,mac_muladd_8s_2s_10s_11_4_1_U17_n_20,mac_muladd_8s_2s_10s_11_4_1_U17_n_21,mac_muladd_8s_2s_10s_11_4_1_U17_n_22}),
        .\p_reg_reg[10] ({mul_2s_8s_10_1_1_U5_n_4,mul_2s_8s_10_1_1_U5_n_5,mul_2s_8s_10_1_1_U5_n_6,mul_2s_8s_10_1_1_U5_n_7}),
        .\p_reg_reg[3] (input_1_val_read_reg_947_pp0_iter1_reg[0]),
        .tmp_product__0_carry__0(input_1_val_read_reg_947_pp0_iter1_reg[6]),
        .tmp_product__0_carry__0_0(input_1_val_read_reg_947_pp0_iter1_reg[7]),
        .tmp_product__0_carry__0_1(input_1_val_read_reg_947_pp0_iter1_reg[3]),
        .tmp_product__0_carry__0_2(input_1_val_read_reg_947_pp0_iter1_reg[4]),
        .tmp_product__0_carry__0_3(input_1_val_read_reg_947_pp0_iter1_reg[5]));
  bd_0_hls_inst_0_train_step_mac_muladd_8s_2s_10s_11_4_1_68 mac_muladd_8s_2s_10s_11_4_1_U22
       (.CO(mul_2s_8s_10_1_1_U6_n_8),
        .D(mac_muladd_8s_2s_10s_11_4_1_U18_n_37),
        .DI({\m_reg_reg[8]_4 [2],mac_muladd_8s_2s_10s_11_4_1_U18_n_9,\m_reg_reg[8]_4 [1:0]}),
        .O({mul_2s_8s_10_1_1_U6_n_0,mul_2s_8s_10_1_1_U6_n_1,mul_2s_8s_10_1_1_U6_n_2,mul_2s_8s_10_1_1_U6_n_3}),
        .Q({mac_muladd_8s_2s_10s_11_4_1_U22_n_5,mac_muladd_8s_2s_10s_11_4_1_U22_n_6,mac_muladd_8s_2s_10s_11_4_1_U22_n_7,mac_muladd_8s_2s_10s_11_4_1_U22_n_8,mac_muladd_8s_2s_10s_11_4_1_U22_n_9,mac_muladd_8s_2s_10s_11_4_1_U22_n_10,mac_muladd_8s_2s_10s_11_4_1_U22_n_11,mac_muladd_8s_2s_10s_11_4_1_U22_n_12,mac_muladd_8s_2s_10s_11_4_1_U22_n_13,mac_muladd_8s_2s_10s_11_4_1_U22_n_14,mac_muladd_8s_2s_10s_11_4_1_U22_n_15}),
        .S({mac_muladd_8s_2s_10s_11_4_1_U18_n_16,mac_muladd_8s_2s_10s_11_4_1_U18_n_17,mac_muladd_8s_2s_10s_11_4_1_U18_n_18,\m_reg_reg[4]_10 }),
        .W1_2_1_int_reg(W1_2_1_int_reg),
        .ap_clk(ap_clk),
        .\input_2_val_read_reg_942_pp0_iter1_reg_reg[6] (mac_muladd_8s_2s_10s_11_4_1_U22_n_0),
        .\input_2_val_read_reg_942_pp0_iter1_reg_reg[6]_0 ({mac_muladd_8s_2s_10s_11_4_1_U22_n_1,mac_muladd_8s_2s_10s_11_4_1_U22_n_2,mac_muladd_8s_2s_10s_11_4_1_U22_n_3,mac_muladd_8s_2s_10s_11_4_1_U22_n_4}),
        .\m_reg_reg[4] (\m_reg_reg[4]_9 ),
        .\m_reg_reg[8] ({mac_muladd_8s_2s_10s_11_4_1_U18_n_19,mac_muladd_8s_2s_10s_11_4_1_U18_n_20,mac_muladd_8s_2s_10s_11_4_1_U18_n_21,mac_muladd_8s_2s_10s_11_4_1_U18_n_22}),
        .\p_reg_reg[10] ({mul_2s_8s_10_1_1_U6_n_4,mul_2s_8s_10_1_1_U6_n_5,mul_2s_8s_10_1_1_U6_n_6,mul_2s_8s_10_1_1_U6_n_7}),
        .\p_reg_reg[3] (input_2_val_read_reg_942_pp0_iter1_reg[0]),
        .tmp_product__0_carry__0(input_2_val_read_reg_942_pp0_iter1_reg[6]),
        .tmp_product__0_carry__0_0(input_2_val_read_reg_942_pp0_iter1_reg[7]),
        .tmp_product__0_carry__0_1(input_2_val_read_reg_942_pp0_iter1_reg[3]),
        .tmp_product__0_carry__0_2(input_2_val_read_reg_942_pp0_iter1_reg[4]),
        .tmp_product__0_carry__0_3(input_2_val_read_reg_942_pp0_iter1_reg[5]));
  bd_0_hls_inst_0_train_step_mac_muladd_8s_2s_10s_11_4_1_69 mac_muladd_8s_2s_10s_11_4_1_U23
       (.CO(mul_2s_8s_10_1_1_U7_n_8),
        .D(mac_muladd_8s_2s_10s_11_4_1_U19_n_37),
        .DI({\m_reg_reg[8]_8 [2],mac_muladd_8s_2s_10s_11_4_1_U19_n_9,\m_reg_reg[8]_8 [1:0]}),
        .O({mul_2s_8s_10_1_1_U7_n_0,mul_2s_8s_10_1_1_U7_n_1,mul_2s_8s_10_1_1_U7_n_2,mul_2s_8s_10_1_1_U7_n_3}),
        .Q({mac_muladd_8s_2s_10s_11_4_1_U23_n_5,mac_muladd_8s_2s_10s_11_4_1_U23_n_6,mac_muladd_8s_2s_10s_11_4_1_U23_n_7,mac_muladd_8s_2s_10s_11_4_1_U23_n_8,mac_muladd_8s_2s_10s_11_4_1_U23_n_9,mac_muladd_8s_2s_10s_11_4_1_U23_n_10,mac_muladd_8s_2s_10s_11_4_1_U23_n_11,mac_muladd_8s_2s_10s_11_4_1_U23_n_12,mac_muladd_8s_2s_10s_11_4_1_U23_n_13,mac_muladd_8s_2s_10s_11_4_1_U23_n_14,mac_muladd_8s_2s_10s_11_4_1_U23_n_15}),
        .S({mac_muladd_8s_2s_10s_11_4_1_U19_n_16,mac_muladd_8s_2s_10s_11_4_1_U19_n_17,mac_muladd_8s_2s_10s_11_4_1_U19_n_18,\m_reg_reg[4]_18 }),
        .W1_4_1_int_reg(W1_4_1_int_reg),
        .ap_clk(ap_clk),
        .\input_4_val_read_reg_937_pp0_iter1_reg_reg[6] (mac_muladd_8s_2s_10s_11_4_1_U23_n_0),
        .\input_4_val_read_reg_937_pp0_iter1_reg_reg[6]_0 ({mac_muladd_8s_2s_10s_11_4_1_U23_n_1,mac_muladd_8s_2s_10s_11_4_1_U23_n_2,mac_muladd_8s_2s_10s_11_4_1_U23_n_3,mac_muladd_8s_2s_10s_11_4_1_U23_n_4}),
        .\m_reg_reg[4] (\m_reg_reg[4]_17 ),
        .\m_reg_reg[8] ({mac_muladd_8s_2s_10s_11_4_1_U19_n_19,mac_muladd_8s_2s_10s_11_4_1_U19_n_20,mac_muladd_8s_2s_10s_11_4_1_U19_n_21,mac_muladd_8s_2s_10s_11_4_1_U19_n_22}),
        .\p_reg_reg[10] ({mul_2s_8s_10_1_1_U7_n_4,mul_2s_8s_10_1_1_U7_n_5,mul_2s_8s_10_1_1_U7_n_6,mul_2s_8s_10_1_1_U7_n_7}),
        .\p_reg_reg[3] (input_4_val_read_reg_937_pp0_iter1_reg[0]),
        .tmp_product__0_carry__0(input_4_val_read_reg_937_pp0_iter1_reg[6]),
        .tmp_product__0_carry__0_0(input_4_val_read_reg_937_pp0_iter1_reg[7]),
        .tmp_product__0_carry__0_1(input_4_val_read_reg_937_pp0_iter1_reg[3]),
        .tmp_product__0_carry__0_2(input_4_val_read_reg_937_pp0_iter1_reg[4]),
        .tmp_product__0_carry__0_3(input_4_val_read_reg_937_pp0_iter1_reg[5]));
  bd_0_hls_inst_0_train_step_mac_muladd_8s_2s_10s_11_4_1_70 mac_muladd_8s_2s_10s_11_4_1_U24
       (.CO(mul_2s_8s_10_1_1_U8_n_8),
        .D(mac_muladd_8s_2s_10s_11_4_1_U20_n_49),
        .DI({\m_reg_reg[8]_12 [2],mac_muladd_8s_2s_10s_11_4_1_U20_n_9,\m_reg_reg[8]_12 [1:0]}),
        .O({mul_2s_8s_10_1_1_U8_n_0,mul_2s_8s_10_1_1_U8_n_1,mul_2s_8s_10_1_1_U8_n_2,mul_2s_8s_10_1_1_U8_n_3}),
        .Q({mac_muladd_8s_2s_10s_11_4_1_U24_n_6,mac_muladd_8s_2s_10s_11_4_1_U24_n_7,mac_muladd_8s_2s_10s_11_4_1_U24_n_8,mac_muladd_8s_2s_10s_11_4_1_U24_n_9,mac_muladd_8s_2s_10s_11_4_1_U24_n_10,mac_muladd_8s_2s_10s_11_4_1_U24_n_11,mac_muladd_8s_2s_10s_11_4_1_U24_n_12,mac_muladd_8s_2s_10s_11_4_1_U24_n_13,mac_muladd_8s_2s_10s_11_4_1_U24_n_14,mac_muladd_8s_2s_10s_11_4_1_U24_n_15,mac_muladd_8s_2s_10s_11_4_1_U24_n_16}),
        .S({mac_muladd_8s_2s_10s_11_4_1_U20_n_16,mac_muladd_8s_2s_10s_11_4_1_U20_n_17,mac_muladd_8s_2s_10s_11_4_1_U20_n_18,\m_reg_reg[4]_26 }),
        .W1_6_1_int_reg(W1_6_1_int_reg),
        .\add_ln56_12_reg_1169_reg[11] (mac_muladd_8s_2s_10s_11_4_1_U23_n_5),
        .ap_clk(ap_clk),
        .\input_6_val_read_reg_932_pp0_iter1_reg_reg[6] (mac_muladd_8s_2s_10s_11_4_1_U24_n_0),
        .\input_6_val_read_reg_932_pp0_iter1_reg_reg[6]_0 ({mac_muladd_8s_2s_10s_11_4_1_U24_n_1,mac_muladd_8s_2s_10s_11_4_1_U24_n_2,mac_muladd_8s_2s_10s_11_4_1_U24_n_3,mac_muladd_8s_2s_10s_11_4_1_U24_n_4}),
        .\m_reg_reg[4] (\m_reg_reg[4]_25 ),
        .\m_reg_reg[8] ({mac_muladd_8s_2s_10s_11_4_1_U20_n_19,mac_muladd_8s_2s_10s_11_4_1_U20_n_20,mac_muladd_8s_2s_10s_11_4_1_U20_n_21,mac_muladd_8s_2s_10s_11_4_1_U20_n_22}),
        .\p_reg_reg[10] (mac_muladd_8s_2s_10s_11_4_1_U24_n_5),
        .\p_reg_reg[10]_0 ({mul_2s_8s_10_1_1_U8_n_4,mul_2s_8s_10_1_1_U8_n_5,mul_2s_8s_10_1_1_U8_n_6,mul_2s_8s_10_1_1_U8_n_7}),
        .\p_reg_reg[3] (input_6_val_read_reg_932_pp0_iter1_reg[0]),
        .tmp_product__0_carry__0(input_6_val_read_reg_932_pp0_iter1_reg[6]),
        .tmp_product__0_carry__0_0(input_6_val_read_reg_932_pp0_iter1_reg[7]),
        .tmp_product__0_carry__0_1(input_6_val_read_reg_932_pp0_iter1_reg[3]),
        .tmp_product__0_carry__0_2(input_6_val_read_reg_932_pp0_iter1_reg[4]),
        .tmp_product__0_carry__0_3(input_6_val_read_reg_932_pp0_iter1_reg[5]));
  bd_0_hls_inst_0_train_step_mac_muladd_8s_2s_10s_11_4_1_71 mac_muladd_8s_2s_10s_11_4_1_U25
       (.CO(mul_2s_8s_10_1_1_U9_n_8),
        .D(mac_muladd_8s_2s_10s_11_4_1_U17_n_38),
        .DI({\m_reg_reg[8]_1 [2],mac_muladd_8s_2s_10s_11_4_1_U17_n_10,\m_reg_reg[8]_1 [1:0]}),
        .O({mul_2s_8s_10_1_1_U9_n_0,mul_2s_8s_10_1_1_U9_n_1,mul_2s_8s_10_1_1_U9_n_2,mul_2s_8s_10_1_1_U9_n_3}),
        .Q({mac_muladd_8s_2s_10s_11_4_1_U25_n_5,mac_muladd_8s_2s_10s_11_4_1_U25_n_6,mac_muladd_8s_2s_10s_11_4_1_U25_n_7,mac_muladd_8s_2s_10s_11_4_1_U25_n_8,mac_muladd_8s_2s_10s_11_4_1_U25_n_9,mac_muladd_8s_2s_10s_11_4_1_U25_n_10,mac_muladd_8s_2s_10s_11_4_1_U25_n_11,mac_muladd_8s_2s_10s_11_4_1_U25_n_12,mac_muladd_8s_2s_10s_11_4_1_U25_n_13,mac_muladd_8s_2s_10s_11_4_1_U25_n_14,mac_muladd_8s_2s_10s_11_4_1_U25_n_15}),
        .S({mac_muladd_8s_2s_10s_11_4_1_U17_n_23,mac_muladd_8s_2s_10s_11_4_1_U17_n_24,mac_muladd_8s_2s_10s_11_4_1_U17_n_25,\m_reg_reg[4]_4 }),
        .W1_1_2_int_reg(W1_1_2_int_reg),
        .ap_clk(ap_clk),
        .\input_1_val_read_reg_947_pp0_iter1_reg_reg[6] (mac_muladd_8s_2s_10s_11_4_1_U25_n_0),
        .\input_1_val_read_reg_947_pp0_iter1_reg_reg[6]_0 ({mac_muladd_8s_2s_10s_11_4_1_U25_n_1,mac_muladd_8s_2s_10s_11_4_1_U25_n_2,mac_muladd_8s_2s_10s_11_4_1_U25_n_3,mac_muladd_8s_2s_10s_11_4_1_U25_n_4}),
        .\m_reg_reg[4] (\m_reg_reg[4]_3 ),
        .\m_reg_reg[8] ({mac_muladd_8s_2s_10s_11_4_1_U17_n_26,mac_muladd_8s_2s_10s_11_4_1_U17_n_27,mac_muladd_8s_2s_10s_11_4_1_U17_n_28,mac_muladd_8s_2s_10s_11_4_1_U17_n_29}),
        .\p_reg_reg[10] ({mul_2s_8s_10_1_1_U9_n_4,mul_2s_8s_10_1_1_U9_n_5,mul_2s_8s_10_1_1_U9_n_6,mul_2s_8s_10_1_1_U9_n_7}),
        .\p_reg_reg[3] (input_1_val_read_reg_947_pp0_iter1_reg[0]),
        .tmp_product__0_carry__0(input_1_val_read_reg_947_pp0_iter1_reg[6]),
        .tmp_product__0_carry__0_0(input_1_val_read_reg_947_pp0_iter1_reg[7]),
        .tmp_product__0_carry__0_1(input_1_val_read_reg_947_pp0_iter1_reg[3]),
        .tmp_product__0_carry__0_2(input_1_val_read_reg_947_pp0_iter1_reg[4]),
        .tmp_product__0_carry__0_3(input_1_val_read_reg_947_pp0_iter1_reg[5]));
  bd_0_hls_inst_0_train_step_mac_muladd_8s_2s_10s_11_4_1_72 mac_muladd_8s_2s_10s_11_4_1_U26
       (.CO(mul_2s_8s_10_1_1_U10_n_8),
        .D(mac_muladd_8s_2s_10s_11_4_1_U18_n_38),
        .DI({\m_reg_reg[8]_5 [2],mac_muladd_8s_2s_10s_11_4_1_U18_n_10,\m_reg_reg[8]_5 [1:0]}),
        .O({mul_2s_8s_10_1_1_U10_n_0,mul_2s_8s_10_1_1_U10_n_1,mul_2s_8s_10_1_1_U10_n_2,mul_2s_8s_10_1_1_U10_n_3}),
        .Q({mac_muladd_8s_2s_10s_11_4_1_U26_n_5,mac_muladd_8s_2s_10s_11_4_1_U26_n_6,mac_muladd_8s_2s_10s_11_4_1_U26_n_7,mac_muladd_8s_2s_10s_11_4_1_U26_n_8,mac_muladd_8s_2s_10s_11_4_1_U26_n_9,mac_muladd_8s_2s_10s_11_4_1_U26_n_10,mac_muladd_8s_2s_10s_11_4_1_U26_n_11,mac_muladd_8s_2s_10s_11_4_1_U26_n_12,mac_muladd_8s_2s_10s_11_4_1_U26_n_13,mac_muladd_8s_2s_10s_11_4_1_U26_n_14,mac_muladd_8s_2s_10s_11_4_1_U26_n_15}),
        .S({mac_muladd_8s_2s_10s_11_4_1_U18_n_23,mac_muladd_8s_2s_10s_11_4_1_U18_n_24,mac_muladd_8s_2s_10s_11_4_1_U18_n_25,\m_reg_reg[4]_12 }),
        .W1_2_2_int_reg(W1_2_2_int_reg),
        .ap_clk(ap_clk),
        .\input_2_val_read_reg_942_pp0_iter1_reg_reg[6] (mac_muladd_8s_2s_10s_11_4_1_U26_n_0),
        .\input_2_val_read_reg_942_pp0_iter1_reg_reg[6]_0 ({mac_muladd_8s_2s_10s_11_4_1_U26_n_1,mac_muladd_8s_2s_10s_11_4_1_U26_n_2,mac_muladd_8s_2s_10s_11_4_1_U26_n_3,mac_muladd_8s_2s_10s_11_4_1_U26_n_4}),
        .\m_reg_reg[4] (\m_reg_reg[4]_11 ),
        .\m_reg_reg[8] ({mac_muladd_8s_2s_10s_11_4_1_U18_n_26,mac_muladd_8s_2s_10s_11_4_1_U18_n_27,mac_muladd_8s_2s_10s_11_4_1_U18_n_28,mac_muladd_8s_2s_10s_11_4_1_U18_n_29}),
        .\p_reg_reg[10] ({mul_2s_8s_10_1_1_U10_n_4,mul_2s_8s_10_1_1_U10_n_5,mul_2s_8s_10_1_1_U10_n_6,mul_2s_8s_10_1_1_U10_n_7}),
        .\p_reg_reg[3] (input_2_val_read_reg_942_pp0_iter1_reg[0]),
        .tmp_product__0_carry__0(input_2_val_read_reg_942_pp0_iter1_reg[6]),
        .tmp_product__0_carry__0_0(input_2_val_read_reg_942_pp0_iter1_reg[7]),
        .tmp_product__0_carry__0_1(input_2_val_read_reg_942_pp0_iter1_reg[3]),
        .tmp_product__0_carry__0_2(input_2_val_read_reg_942_pp0_iter1_reg[4]),
        .tmp_product__0_carry__0_3(input_2_val_read_reg_942_pp0_iter1_reg[5]));
  bd_0_hls_inst_0_train_step_mac_muladd_8s_2s_10s_11_4_1_73 mac_muladd_8s_2s_10s_11_4_1_U27
       (.CO(mul_2s_8s_10_1_1_U11_n_8),
        .D(mac_muladd_8s_2s_10s_11_4_1_U19_n_38),
        .DI({\m_reg_reg[8]_9 [2],mac_muladd_8s_2s_10s_11_4_1_U19_n_10,\m_reg_reg[8]_9 [1:0]}),
        .O({mul_2s_8s_10_1_1_U11_n_0,mul_2s_8s_10_1_1_U11_n_1,mul_2s_8s_10_1_1_U11_n_2,mul_2s_8s_10_1_1_U11_n_3}),
        .Q({mac_muladd_8s_2s_10s_11_4_1_U27_n_5,mac_muladd_8s_2s_10s_11_4_1_U27_n_6,mac_muladd_8s_2s_10s_11_4_1_U27_n_7,mac_muladd_8s_2s_10s_11_4_1_U27_n_8,mac_muladd_8s_2s_10s_11_4_1_U27_n_9,mac_muladd_8s_2s_10s_11_4_1_U27_n_10,mac_muladd_8s_2s_10s_11_4_1_U27_n_11,mac_muladd_8s_2s_10s_11_4_1_U27_n_12,mac_muladd_8s_2s_10s_11_4_1_U27_n_13,mac_muladd_8s_2s_10s_11_4_1_U27_n_14,mac_muladd_8s_2s_10s_11_4_1_U27_n_15}),
        .S({mac_muladd_8s_2s_10s_11_4_1_U19_n_23,mac_muladd_8s_2s_10s_11_4_1_U19_n_24,mac_muladd_8s_2s_10s_11_4_1_U19_n_25,\m_reg_reg[4]_20 }),
        .W1_4_2_int_reg(W1_4_2_int_reg),
        .ap_clk(ap_clk),
        .\input_4_val_read_reg_937_pp0_iter1_reg_reg[6] (mac_muladd_8s_2s_10s_11_4_1_U27_n_0),
        .\input_4_val_read_reg_937_pp0_iter1_reg_reg[6]_0 ({mac_muladd_8s_2s_10s_11_4_1_U27_n_1,mac_muladd_8s_2s_10s_11_4_1_U27_n_2,mac_muladd_8s_2s_10s_11_4_1_U27_n_3,mac_muladd_8s_2s_10s_11_4_1_U27_n_4}),
        .\m_reg_reg[4] (\m_reg_reg[4]_19 ),
        .\m_reg_reg[8] ({mac_muladd_8s_2s_10s_11_4_1_U19_n_26,mac_muladd_8s_2s_10s_11_4_1_U19_n_27,mac_muladd_8s_2s_10s_11_4_1_U19_n_28,mac_muladd_8s_2s_10s_11_4_1_U19_n_29}),
        .\p_reg_reg[10] ({mul_2s_8s_10_1_1_U11_n_4,mul_2s_8s_10_1_1_U11_n_5,mul_2s_8s_10_1_1_U11_n_6,mul_2s_8s_10_1_1_U11_n_7}),
        .\p_reg_reg[3] (input_4_val_read_reg_937_pp0_iter1_reg[0]),
        .tmp_product__0_carry__0(input_4_val_read_reg_937_pp0_iter1_reg[6]),
        .tmp_product__0_carry__0_0(input_4_val_read_reg_937_pp0_iter1_reg[7]),
        .tmp_product__0_carry__0_1(input_4_val_read_reg_937_pp0_iter1_reg[3]),
        .tmp_product__0_carry__0_2(input_4_val_read_reg_937_pp0_iter1_reg[4]),
        .tmp_product__0_carry__0_3(input_4_val_read_reg_937_pp0_iter1_reg[5]));
  bd_0_hls_inst_0_train_step_mac_muladd_8s_2s_10s_11_4_1_74 mac_muladd_8s_2s_10s_11_4_1_U28
       (.CO(mul_2s_8s_10_1_1_U12_n_8),
        .D(mac_muladd_8s_2s_10s_11_4_1_U20_n_50),
        .DI({\m_reg_reg[8]_13 [2],mac_muladd_8s_2s_10s_11_4_1_U20_n_10,\m_reg_reg[8]_13 [1:0]}),
        .O({mul_2s_8s_10_1_1_U12_n_0,mul_2s_8s_10_1_1_U12_n_1,mul_2s_8s_10_1_1_U12_n_2,mul_2s_8s_10_1_1_U12_n_3}),
        .Q({mac_muladd_8s_2s_10s_11_4_1_U28_n_6,mac_muladd_8s_2s_10s_11_4_1_U28_n_7,mac_muladd_8s_2s_10s_11_4_1_U28_n_8,mac_muladd_8s_2s_10s_11_4_1_U28_n_9,mac_muladd_8s_2s_10s_11_4_1_U28_n_10,mac_muladd_8s_2s_10s_11_4_1_U28_n_11,mac_muladd_8s_2s_10s_11_4_1_U28_n_12,mac_muladd_8s_2s_10s_11_4_1_U28_n_13,mac_muladd_8s_2s_10s_11_4_1_U28_n_14,mac_muladd_8s_2s_10s_11_4_1_U28_n_15,mac_muladd_8s_2s_10s_11_4_1_U28_n_16}),
        .S({mac_muladd_8s_2s_10s_11_4_1_U20_n_23,mac_muladd_8s_2s_10s_11_4_1_U20_n_24,mac_muladd_8s_2s_10s_11_4_1_U20_n_25,\m_reg_reg[4]_28 }),
        .W1_6_2_int_reg(W1_6_2_int_reg),
        .\add_ln56_19_reg_1184_reg[11] (mac_muladd_8s_2s_10s_11_4_1_U27_n_5),
        .ap_clk(ap_clk),
        .\input_6_val_read_reg_932_pp0_iter1_reg_reg[6] (mac_muladd_8s_2s_10s_11_4_1_U28_n_0),
        .\input_6_val_read_reg_932_pp0_iter1_reg_reg[6]_0 ({mac_muladd_8s_2s_10s_11_4_1_U28_n_1,mac_muladd_8s_2s_10s_11_4_1_U28_n_2,mac_muladd_8s_2s_10s_11_4_1_U28_n_3,mac_muladd_8s_2s_10s_11_4_1_U28_n_4}),
        .\m_reg_reg[4] (\m_reg_reg[4]_27 ),
        .\m_reg_reg[8] ({mac_muladd_8s_2s_10s_11_4_1_U20_n_26,mac_muladd_8s_2s_10s_11_4_1_U20_n_27,mac_muladd_8s_2s_10s_11_4_1_U20_n_28,mac_muladd_8s_2s_10s_11_4_1_U20_n_29}),
        .\p_reg_reg[10] (mac_muladd_8s_2s_10s_11_4_1_U28_n_5),
        .\p_reg_reg[10]_0 ({mul_2s_8s_10_1_1_U12_n_4,mul_2s_8s_10_1_1_U12_n_5,mul_2s_8s_10_1_1_U12_n_6,mul_2s_8s_10_1_1_U12_n_7}),
        .\p_reg_reg[3] (input_6_val_read_reg_932_pp0_iter1_reg[0]),
        .tmp_product__0_carry__0(input_6_val_read_reg_932_pp0_iter1_reg[6]),
        .tmp_product__0_carry__0_0(input_6_val_read_reg_932_pp0_iter1_reg[7]),
        .tmp_product__0_carry__0_1(input_6_val_read_reg_932_pp0_iter1_reg[3]),
        .tmp_product__0_carry__0_2(input_6_val_read_reg_932_pp0_iter1_reg[4]),
        .tmp_product__0_carry__0_3(input_6_val_read_reg_932_pp0_iter1_reg[5]));
  bd_0_hls_inst_0_train_step_mac_muladd_8s_2s_10s_11_4_1_75 mac_muladd_8s_2s_10s_11_4_1_U29
       (.CO(mul_2s_8s_10_1_1_U13_n_8),
        .D(mac_muladd_8s_2s_10s_11_4_1_U17_n_39),
        .DI({\m_reg_reg[8]_2 [2],mac_muladd_8s_2s_10s_11_4_1_U17_n_11,\m_reg_reg[8]_2 [1:0]}),
        .O({mul_2s_8s_10_1_1_U13_n_0,mul_2s_8s_10_1_1_U13_n_1,mul_2s_8s_10_1_1_U13_n_2,mul_2s_8s_10_1_1_U13_n_3}),
        .Q({mac_muladd_8s_2s_10s_11_4_1_U29_n_5,mac_muladd_8s_2s_10s_11_4_1_U29_n_6,mac_muladd_8s_2s_10s_11_4_1_U29_n_7,mac_muladd_8s_2s_10s_11_4_1_U29_n_8,mac_muladd_8s_2s_10s_11_4_1_U29_n_9,mac_muladd_8s_2s_10s_11_4_1_U29_n_10,mac_muladd_8s_2s_10s_11_4_1_U29_n_11,mac_muladd_8s_2s_10s_11_4_1_U29_n_12,mac_muladd_8s_2s_10s_11_4_1_U29_n_13,mac_muladd_8s_2s_10s_11_4_1_U29_n_14,mac_muladd_8s_2s_10s_11_4_1_U29_n_15}),
        .S({mac_muladd_8s_2s_10s_11_4_1_U17_n_30,mac_muladd_8s_2s_10s_11_4_1_U17_n_31,mac_muladd_8s_2s_10s_11_4_1_U17_n_32,\m_reg_reg[4]_6 }),
        .W1_1_3_int_reg(W1_1_3_int_reg),
        .ap_clk(ap_clk),
        .\input_1_val_read_reg_947_pp0_iter1_reg_reg[6] (mac_muladd_8s_2s_10s_11_4_1_U29_n_0),
        .\input_1_val_read_reg_947_pp0_iter1_reg_reg[6]_0 ({mac_muladd_8s_2s_10s_11_4_1_U29_n_1,mac_muladd_8s_2s_10s_11_4_1_U29_n_2,mac_muladd_8s_2s_10s_11_4_1_U29_n_3,mac_muladd_8s_2s_10s_11_4_1_U29_n_4}),
        .\m_reg_reg[4] (\m_reg_reg[4]_5 ),
        .\m_reg_reg[8] ({mac_muladd_8s_2s_10s_11_4_1_U17_n_33,mac_muladd_8s_2s_10s_11_4_1_U17_n_34,mac_muladd_8s_2s_10s_11_4_1_U17_n_35,mac_muladd_8s_2s_10s_11_4_1_U17_n_36}),
        .\p_reg_reg[10] ({mul_2s_8s_10_1_1_U13_n_4,mul_2s_8s_10_1_1_U13_n_5,mul_2s_8s_10_1_1_U13_n_6,mul_2s_8s_10_1_1_U13_n_7}),
        .\p_reg_reg[3] (input_1_val_read_reg_947_pp0_iter1_reg[0]),
        .tmp_product__0_carry__0(input_1_val_read_reg_947_pp0_iter1_reg[6]),
        .tmp_product__0_carry__0_0(input_1_val_read_reg_947_pp0_iter1_reg[7]),
        .tmp_product__0_carry__0_1(input_1_val_read_reg_947_pp0_iter1_reg[3]),
        .tmp_product__0_carry__0_2(input_1_val_read_reg_947_pp0_iter1_reg[4]),
        .tmp_product__0_carry__0_3(input_1_val_read_reg_947_pp0_iter1_reg[5]));
  bd_0_hls_inst_0_train_step_mac_muladd_8s_2s_10s_11_4_1_76 mac_muladd_8s_2s_10s_11_4_1_U30
       (.CO(mul_2s_8s_10_1_1_U14_n_8),
        .D(mac_muladd_8s_2s_10s_11_4_1_U18_n_39),
        .DI({\m_reg_reg[8]_6 [2],mac_muladd_8s_2s_10s_11_4_1_U18_n_11,\m_reg_reg[8]_6 [1:0]}),
        .O({mul_2s_8s_10_1_1_U14_n_0,mul_2s_8s_10_1_1_U14_n_1,mul_2s_8s_10_1_1_U14_n_2,mul_2s_8s_10_1_1_U14_n_3}),
        .Q({mac_muladd_8s_2s_10s_11_4_1_U30_n_5,mac_muladd_8s_2s_10s_11_4_1_U30_n_6,mac_muladd_8s_2s_10s_11_4_1_U30_n_7,mac_muladd_8s_2s_10s_11_4_1_U30_n_8,mac_muladd_8s_2s_10s_11_4_1_U30_n_9,mac_muladd_8s_2s_10s_11_4_1_U30_n_10,mac_muladd_8s_2s_10s_11_4_1_U30_n_11,mac_muladd_8s_2s_10s_11_4_1_U30_n_12,mac_muladd_8s_2s_10s_11_4_1_U30_n_13,mac_muladd_8s_2s_10s_11_4_1_U30_n_14,mac_muladd_8s_2s_10s_11_4_1_U30_n_15}),
        .S({mac_muladd_8s_2s_10s_11_4_1_U18_n_30,mac_muladd_8s_2s_10s_11_4_1_U18_n_31,mac_muladd_8s_2s_10s_11_4_1_U18_n_32,\m_reg_reg[4]_14 }),
        .W1_2_3_int_reg(W1_2_3_int_reg),
        .ap_clk(ap_clk),
        .\input_2_val_read_reg_942_pp0_iter1_reg_reg[6] (mac_muladd_8s_2s_10s_11_4_1_U30_n_0),
        .\input_2_val_read_reg_942_pp0_iter1_reg_reg[6]_0 ({mac_muladd_8s_2s_10s_11_4_1_U30_n_1,mac_muladd_8s_2s_10s_11_4_1_U30_n_2,mac_muladd_8s_2s_10s_11_4_1_U30_n_3,mac_muladd_8s_2s_10s_11_4_1_U30_n_4}),
        .\m_reg_reg[4] (\m_reg_reg[4]_13 ),
        .\m_reg_reg[8] ({mac_muladd_8s_2s_10s_11_4_1_U18_n_33,mac_muladd_8s_2s_10s_11_4_1_U18_n_34,mac_muladd_8s_2s_10s_11_4_1_U18_n_35,mac_muladd_8s_2s_10s_11_4_1_U18_n_36}),
        .\p_reg_reg[10] ({mul_2s_8s_10_1_1_U14_n_4,mul_2s_8s_10_1_1_U14_n_5,mul_2s_8s_10_1_1_U14_n_6,mul_2s_8s_10_1_1_U14_n_7}),
        .\p_reg_reg[3] (input_2_val_read_reg_942_pp0_iter1_reg[0]),
        .tmp_product__0_carry__0(input_2_val_read_reg_942_pp0_iter1_reg[6]),
        .tmp_product__0_carry__0_0(input_2_val_read_reg_942_pp0_iter1_reg[7]),
        .tmp_product__0_carry__0_1(input_2_val_read_reg_942_pp0_iter1_reg[3]),
        .tmp_product__0_carry__0_2(input_2_val_read_reg_942_pp0_iter1_reg[4]),
        .tmp_product__0_carry__0_3(input_2_val_read_reg_942_pp0_iter1_reg[5]));
  bd_0_hls_inst_0_train_step_mac_muladd_8s_2s_10s_11_4_1_77 mac_muladd_8s_2s_10s_11_4_1_U31
       (.CO(mul_2s_8s_10_1_1_U15_n_8),
        .D(mac_muladd_8s_2s_10s_11_4_1_U19_n_39),
        .DI({\m_reg_reg[8]_10 [2],mac_muladd_8s_2s_10s_11_4_1_U19_n_11,\m_reg_reg[8]_10 [1:0]}),
        .O({mul_2s_8s_10_1_1_U15_n_0,mul_2s_8s_10_1_1_U15_n_1,mul_2s_8s_10_1_1_U15_n_2,mul_2s_8s_10_1_1_U15_n_3}),
        .Q({mac_muladd_8s_2s_10s_11_4_1_U31_n_5,mac_muladd_8s_2s_10s_11_4_1_U31_n_6,mac_muladd_8s_2s_10s_11_4_1_U31_n_7,mac_muladd_8s_2s_10s_11_4_1_U31_n_8,mac_muladd_8s_2s_10s_11_4_1_U31_n_9,mac_muladd_8s_2s_10s_11_4_1_U31_n_10,mac_muladd_8s_2s_10s_11_4_1_U31_n_11,mac_muladd_8s_2s_10s_11_4_1_U31_n_12,mac_muladd_8s_2s_10s_11_4_1_U31_n_13,mac_muladd_8s_2s_10s_11_4_1_U31_n_14,mac_muladd_8s_2s_10s_11_4_1_U31_n_15}),
        .S({mac_muladd_8s_2s_10s_11_4_1_U19_n_30,mac_muladd_8s_2s_10s_11_4_1_U19_n_31,mac_muladd_8s_2s_10s_11_4_1_U19_n_32,\m_reg_reg[4]_22 }),
        .W1_4_3_int_reg(W1_4_3_int_reg),
        .ap_clk(ap_clk),
        .\input_4_val_read_reg_937_pp0_iter1_reg_reg[6] (mac_muladd_8s_2s_10s_11_4_1_U31_n_0),
        .\input_4_val_read_reg_937_pp0_iter1_reg_reg[6]_0 ({mac_muladd_8s_2s_10s_11_4_1_U31_n_1,mac_muladd_8s_2s_10s_11_4_1_U31_n_2,mac_muladd_8s_2s_10s_11_4_1_U31_n_3,mac_muladd_8s_2s_10s_11_4_1_U31_n_4}),
        .\m_reg_reg[4] (\m_reg_reg[4]_21 ),
        .\m_reg_reg[8] ({mac_muladd_8s_2s_10s_11_4_1_U19_n_33,mac_muladd_8s_2s_10s_11_4_1_U19_n_34,mac_muladd_8s_2s_10s_11_4_1_U19_n_35,mac_muladd_8s_2s_10s_11_4_1_U19_n_36}),
        .\p_reg_reg[10] ({mul_2s_8s_10_1_1_U15_n_4,mul_2s_8s_10_1_1_U15_n_5,mul_2s_8s_10_1_1_U15_n_6,mul_2s_8s_10_1_1_U15_n_7}),
        .\p_reg_reg[3] (input_4_val_read_reg_937_pp0_iter1_reg[0]),
        .tmp_product__0_carry__0(input_4_val_read_reg_937_pp0_iter1_reg[6]),
        .tmp_product__0_carry__0_0(input_4_val_read_reg_937_pp0_iter1_reg[7]),
        .tmp_product__0_carry__0_1(input_4_val_read_reg_937_pp0_iter1_reg[3]),
        .tmp_product__0_carry__0_2(input_4_val_read_reg_937_pp0_iter1_reg[4]),
        .tmp_product__0_carry__0_3(input_4_val_read_reg_937_pp0_iter1_reg[5]));
  bd_0_hls_inst_0_train_step_mac_muladd_8s_2s_10s_11_4_1_78 mac_muladd_8s_2s_10s_11_4_1_U32
       (.CO(mul_2s_8s_10_1_1_U16_n_8),
        .D(mac_muladd_8s_2s_10s_11_4_1_U20_n_51),
        .DI({\m_reg_reg[8]_14 [2],mac_muladd_8s_2s_10s_11_4_1_U20_n_11,\m_reg_reg[8]_14 [1:0]}),
        .O({mul_2s_8s_10_1_1_U16_n_0,mul_2s_8s_10_1_1_U16_n_1,mul_2s_8s_10_1_1_U16_n_2,mul_2s_8s_10_1_1_U16_n_3}),
        .Q({mac_muladd_8s_2s_10s_11_4_1_U32_n_6,mac_muladd_8s_2s_10s_11_4_1_U32_n_7,mac_muladd_8s_2s_10s_11_4_1_U32_n_8,mac_muladd_8s_2s_10s_11_4_1_U32_n_9,mac_muladd_8s_2s_10s_11_4_1_U32_n_10,mac_muladd_8s_2s_10s_11_4_1_U32_n_11,mac_muladd_8s_2s_10s_11_4_1_U32_n_12,mac_muladd_8s_2s_10s_11_4_1_U32_n_13,mac_muladd_8s_2s_10s_11_4_1_U32_n_14,mac_muladd_8s_2s_10s_11_4_1_U32_n_15,mac_muladd_8s_2s_10s_11_4_1_U32_n_16}),
        .S({mac_muladd_8s_2s_10s_11_4_1_U20_n_30,mac_muladd_8s_2s_10s_11_4_1_U20_n_31,mac_muladd_8s_2s_10s_11_4_1_U20_n_32,\m_reg_reg[4]_30 }),
        .W1_6_3_int_reg(W1_6_3_int_reg),
        .\add_ln56_26_reg_1199_reg[11] (mac_muladd_8s_2s_10s_11_4_1_U31_n_5),
        .ap_clk(ap_clk),
        .\input_6_val_read_reg_932_pp0_iter1_reg_reg[6] (mac_muladd_8s_2s_10s_11_4_1_U32_n_0),
        .\input_6_val_read_reg_932_pp0_iter1_reg_reg[6]_0 ({mac_muladd_8s_2s_10s_11_4_1_U32_n_1,mac_muladd_8s_2s_10s_11_4_1_U32_n_2,mac_muladd_8s_2s_10s_11_4_1_U32_n_3,mac_muladd_8s_2s_10s_11_4_1_U32_n_4}),
        .\m_reg_reg[4] (\m_reg_reg[4]_29 ),
        .\m_reg_reg[8] ({mac_muladd_8s_2s_10s_11_4_1_U20_n_33,mac_muladd_8s_2s_10s_11_4_1_U20_n_34,mac_muladd_8s_2s_10s_11_4_1_U20_n_35,mac_muladd_8s_2s_10s_11_4_1_U20_n_36}),
        .\p_reg_reg[10] (mac_muladd_8s_2s_10s_11_4_1_U32_n_5),
        .\p_reg_reg[10]_0 ({mul_2s_8s_10_1_1_U16_n_4,mul_2s_8s_10_1_1_U16_n_5,mul_2s_8s_10_1_1_U16_n_6,mul_2s_8s_10_1_1_U16_n_7}),
        .\p_reg_reg[3] (input_6_val_read_reg_932_pp0_iter1_reg[0]),
        .tmp_product__0_carry__0(input_6_val_read_reg_932_pp0_iter1_reg[6]),
        .tmp_product__0_carry__0_0(input_6_val_read_reg_932_pp0_iter1_reg[7]),
        .tmp_product__0_carry__0_1(input_6_val_read_reg_932_pp0_iter1_reg[3]),
        .tmp_product__0_carry__0_2(input_6_val_read_reg_932_pp0_iter1_reg[4]),
        .tmp_product__0_carry__0_3(input_6_val_read_reg_932_pp0_iter1_reg[5]));
  bd_0_hls_inst_0_train_step_mul_2s_8s_10_1_1 mul_2s_8s_10_1_1_U1
       (.C(C),
        .CO(mul_2s_8s_10_1_1_U1_n_8),
        .DI({DI[2],mac_muladd_8s_2s_10s_11_4_1_U17_n_0,DI[1:0]}),
        .S(S),
        .W1_1_0_int_reg(W1_1_0_int_reg),
        .p_carry__0_i_3__15({mac_muladd_8s_2s_10s_11_4_1_U17_n_12,mac_muladd_8s_2s_10s_11_4_1_U17_n_13,mac_muladd_8s_2s_10s_11_4_1_U17_n_14,mac_muladd_8s_2s_10s_11_4_1_U17_n_15}),
        .p_carry_i_3__15(p_carry_i_3__15),
        .tmp_product__0_carry_0(input_1_val_read_reg_947_pp0_iter1_reg[0]),
        .tmp_product__0_carry_1(input_1_val_read_reg_947_pp0_iter1_reg[1]),
        .tmp_product__0_carry_2(input_1_val_read_reg_947_pp0_iter1_reg[2]),
        .tmp_product__0_carry_3(input_1_val_read_reg_947_pp0_iter1_reg[3]),
        .tmp_product__0_carry_4(input_1_val_read_reg_947_pp0_iter1_reg[4]));
  bd_0_hls_inst_0_train_step_mul_2s_8s_10_1_1_79 mul_2s_8s_10_1_1_U10
       (.CO(mul_2s_8s_10_1_1_U10_n_8),
        .DI({p_carry__0_i_3__21[2],mac_muladd_8s_2s_10s_11_4_1_U26_n_0,p_carry__0_i_3__21[1:0]}),
        .O({mul_2s_8s_10_1_1_U10_n_0,mul_2s_8s_10_1_1_U10_n_1,mul_2s_8s_10_1_1_U10_n_2,mul_2s_8s_10_1_1_U10_n_3}),
        .W1_2_2_int_reg(W1_2_2_int_reg),
        .\W1_2_2_int_reg_reg[0] ({mul_2s_8s_10_1_1_U10_n_4,mul_2s_8s_10_1_1_U10_n_5,mul_2s_8s_10_1_1_U10_n_6,mul_2s_8s_10_1_1_U10_n_7}),
        .p_carry__0_i_3__21({mac_muladd_8s_2s_10s_11_4_1_U26_n_1,mac_muladd_8s_2s_10s_11_4_1_U26_n_2,mac_muladd_8s_2s_10s_11_4_1_U26_n_3,mac_muladd_8s_2s_10s_11_4_1_U26_n_4}),
        .p_carry_i_3__21(p_carry_i_3__21),
        .p_carry_i_3__21_0(p_carry_i_3__21_0),
        .tmp_product__0_carry_0(input_2_val_read_reg_942_pp0_iter1_reg[0]),
        .tmp_product__0_carry_1(input_2_val_read_reg_942_pp0_iter1_reg[1]),
        .tmp_product__0_carry_2(input_2_val_read_reg_942_pp0_iter1_reg[2]),
        .tmp_product__0_carry_3(input_2_val_read_reg_942_pp0_iter1_reg[3]),
        .tmp_product__0_carry_4(input_2_val_read_reg_942_pp0_iter1_reg[4]));
  bd_0_hls_inst_0_train_step_mul_2s_8s_10_1_1_80 mul_2s_8s_10_1_1_U11
       (.CO(mul_2s_8s_10_1_1_U11_n_8),
        .DI({p_carry__0_i_3__25[2],mac_muladd_8s_2s_10s_11_4_1_U27_n_0,p_carry__0_i_3__25[1:0]}),
        .O({mul_2s_8s_10_1_1_U11_n_0,mul_2s_8s_10_1_1_U11_n_1,mul_2s_8s_10_1_1_U11_n_2,mul_2s_8s_10_1_1_U11_n_3}),
        .W1_4_2_int_reg(W1_4_2_int_reg),
        .\W1_4_2_int_reg_reg[0] ({mul_2s_8s_10_1_1_U11_n_4,mul_2s_8s_10_1_1_U11_n_5,mul_2s_8s_10_1_1_U11_n_6,mul_2s_8s_10_1_1_U11_n_7}),
        .p_carry__0_i_3__25({mac_muladd_8s_2s_10s_11_4_1_U27_n_1,mac_muladd_8s_2s_10s_11_4_1_U27_n_2,mac_muladd_8s_2s_10s_11_4_1_U27_n_3,mac_muladd_8s_2s_10s_11_4_1_U27_n_4}),
        .p_carry_i_3__25(p_carry_i_3__25),
        .p_carry_i_3__25_0(p_carry_i_3__25_0),
        .tmp_product__0_carry_0(input_4_val_read_reg_937_pp0_iter1_reg[0]),
        .tmp_product__0_carry_1(input_4_val_read_reg_937_pp0_iter1_reg[1]),
        .tmp_product__0_carry_2(input_4_val_read_reg_937_pp0_iter1_reg[2]),
        .tmp_product__0_carry_3(input_4_val_read_reg_937_pp0_iter1_reg[3]),
        .tmp_product__0_carry_4(input_4_val_read_reg_937_pp0_iter1_reg[4]));
  bd_0_hls_inst_0_train_step_mul_2s_8s_10_1_1_81 mul_2s_8s_10_1_1_U12
       (.CO(mul_2s_8s_10_1_1_U12_n_8),
        .DI({p_carry__0_i_3__29[2],mac_muladd_8s_2s_10s_11_4_1_U28_n_0,p_carry__0_i_3__29[1:0]}),
        .O({mul_2s_8s_10_1_1_U12_n_0,mul_2s_8s_10_1_1_U12_n_1,mul_2s_8s_10_1_1_U12_n_2,mul_2s_8s_10_1_1_U12_n_3}),
        .W1_6_2_int_reg(W1_6_2_int_reg),
        .\W1_6_2_int_reg_reg[0] ({mul_2s_8s_10_1_1_U12_n_4,mul_2s_8s_10_1_1_U12_n_5,mul_2s_8s_10_1_1_U12_n_6,mul_2s_8s_10_1_1_U12_n_7}),
        .p_carry__0_i_3__29({mac_muladd_8s_2s_10s_11_4_1_U28_n_1,mac_muladd_8s_2s_10s_11_4_1_U28_n_2,mac_muladd_8s_2s_10s_11_4_1_U28_n_3,mac_muladd_8s_2s_10s_11_4_1_U28_n_4}),
        .p_carry_i_3__29(p_carry_i_3__29),
        .p_carry_i_3__29_0(p_carry_i_3__29_0),
        .tmp_product__0_carry_0(input_6_val_read_reg_932_pp0_iter1_reg[0]),
        .tmp_product__0_carry_1(input_6_val_read_reg_932_pp0_iter1_reg[1]),
        .tmp_product__0_carry_2(input_6_val_read_reg_932_pp0_iter1_reg[2]),
        .tmp_product__0_carry_3(input_6_val_read_reg_932_pp0_iter1_reg[3]),
        .tmp_product__0_carry_4(input_6_val_read_reg_932_pp0_iter1_reg[4]));
  bd_0_hls_inst_0_train_step_mul_2s_8s_10_1_1_82 mul_2s_8s_10_1_1_U13
       (.CO(mul_2s_8s_10_1_1_U13_n_8),
        .DI({p_carry__0_i_3__18[2],mac_muladd_8s_2s_10s_11_4_1_U29_n_0,p_carry__0_i_3__18[1:0]}),
        .O({mul_2s_8s_10_1_1_U13_n_0,mul_2s_8s_10_1_1_U13_n_1,mul_2s_8s_10_1_1_U13_n_2,mul_2s_8s_10_1_1_U13_n_3}),
        .W1_1_3_int_reg(W1_1_3_int_reg),
        .\W1_1_3_int_reg_reg[0] ({mul_2s_8s_10_1_1_U13_n_4,mul_2s_8s_10_1_1_U13_n_5,mul_2s_8s_10_1_1_U13_n_6,mul_2s_8s_10_1_1_U13_n_7}),
        .p_carry__0_i_3__18({mac_muladd_8s_2s_10s_11_4_1_U29_n_1,mac_muladd_8s_2s_10s_11_4_1_U29_n_2,mac_muladd_8s_2s_10s_11_4_1_U29_n_3,mac_muladd_8s_2s_10s_11_4_1_U29_n_4}),
        .p_carry_i_3__18(p_carry_i_3__18),
        .p_carry_i_3__18_0(p_carry_i_3__18_0),
        .tmp_product__0_carry_0(input_1_val_read_reg_947_pp0_iter1_reg[0]),
        .tmp_product__0_carry_1(input_1_val_read_reg_947_pp0_iter1_reg[1]),
        .tmp_product__0_carry_2(input_1_val_read_reg_947_pp0_iter1_reg[2]),
        .tmp_product__0_carry_3(input_1_val_read_reg_947_pp0_iter1_reg[3]),
        .tmp_product__0_carry_4(input_1_val_read_reg_947_pp0_iter1_reg[4]));
  bd_0_hls_inst_0_train_step_mul_2s_8s_10_1_1_83 mul_2s_8s_10_1_1_U14
       (.CO(mul_2s_8s_10_1_1_U14_n_8),
        .DI({p_carry__0_i_3__22[2],mac_muladd_8s_2s_10s_11_4_1_U30_n_0,p_carry__0_i_3__22[1:0]}),
        .O({mul_2s_8s_10_1_1_U14_n_0,mul_2s_8s_10_1_1_U14_n_1,mul_2s_8s_10_1_1_U14_n_2,mul_2s_8s_10_1_1_U14_n_3}),
        .W1_2_3_int_reg(W1_2_3_int_reg),
        .\W1_2_3_int_reg_reg[0] ({mul_2s_8s_10_1_1_U14_n_4,mul_2s_8s_10_1_1_U14_n_5,mul_2s_8s_10_1_1_U14_n_6,mul_2s_8s_10_1_1_U14_n_7}),
        .p_carry__0_i_3__22({mac_muladd_8s_2s_10s_11_4_1_U30_n_1,mac_muladd_8s_2s_10s_11_4_1_U30_n_2,mac_muladd_8s_2s_10s_11_4_1_U30_n_3,mac_muladd_8s_2s_10s_11_4_1_U30_n_4}),
        .p_carry_i_3__22(p_carry_i_3__22),
        .p_carry_i_3__22_0(p_carry_i_3__22_0),
        .tmp_product__0_carry_0(input_2_val_read_reg_942_pp0_iter1_reg[0]),
        .tmp_product__0_carry_1(input_2_val_read_reg_942_pp0_iter1_reg[1]),
        .tmp_product__0_carry_2(input_2_val_read_reg_942_pp0_iter1_reg[2]),
        .tmp_product__0_carry_3(input_2_val_read_reg_942_pp0_iter1_reg[3]),
        .tmp_product__0_carry_4(input_2_val_read_reg_942_pp0_iter1_reg[4]));
  bd_0_hls_inst_0_train_step_mul_2s_8s_10_1_1_84 mul_2s_8s_10_1_1_U15
       (.CO(mul_2s_8s_10_1_1_U15_n_8),
        .DI({p_carry__0_i_3__26[2],mac_muladd_8s_2s_10s_11_4_1_U31_n_0,p_carry__0_i_3__26[1:0]}),
        .O({mul_2s_8s_10_1_1_U15_n_0,mul_2s_8s_10_1_1_U15_n_1,mul_2s_8s_10_1_1_U15_n_2,mul_2s_8s_10_1_1_U15_n_3}),
        .W1_4_3_int_reg(W1_4_3_int_reg),
        .\W1_4_3_int_reg_reg[0] ({mul_2s_8s_10_1_1_U15_n_4,mul_2s_8s_10_1_1_U15_n_5,mul_2s_8s_10_1_1_U15_n_6,mul_2s_8s_10_1_1_U15_n_7}),
        .p_carry__0_i_3__26({mac_muladd_8s_2s_10s_11_4_1_U31_n_1,mac_muladd_8s_2s_10s_11_4_1_U31_n_2,mac_muladd_8s_2s_10s_11_4_1_U31_n_3,mac_muladd_8s_2s_10s_11_4_1_U31_n_4}),
        .p_carry_i_3__26(p_carry_i_3__26),
        .p_carry_i_3__26_0(p_carry_i_3__26_0),
        .tmp_product__0_carry_0(input_4_val_read_reg_937_pp0_iter1_reg[0]),
        .tmp_product__0_carry_1(input_4_val_read_reg_937_pp0_iter1_reg[1]),
        .tmp_product__0_carry_2(input_4_val_read_reg_937_pp0_iter1_reg[2]),
        .tmp_product__0_carry_3(input_4_val_read_reg_937_pp0_iter1_reg[3]),
        .tmp_product__0_carry_4(input_4_val_read_reg_937_pp0_iter1_reg[4]));
  bd_0_hls_inst_0_train_step_mul_2s_8s_10_1_1_85 mul_2s_8s_10_1_1_U16
       (.CO(mul_2s_8s_10_1_1_U16_n_8),
        .DI({p_carry__0_i_3__30[2],mac_muladd_8s_2s_10s_11_4_1_U32_n_0,p_carry__0_i_3__30[1:0]}),
        .O({mul_2s_8s_10_1_1_U16_n_0,mul_2s_8s_10_1_1_U16_n_1,mul_2s_8s_10_1_1_U16_n_2,mul_2s_8s_10_1_1_U16_n_3}),
        .W1_6_3_int_reg(W1_6_3_int_reg),
        .\W1_6_3_int_reg_reg[0] ({mul_2s_8s_10_1_1_U16_n_4,mul_2s_8s_10_1_1_U16_n_5,mul_2s_8s_10_1_1_U16_n_6,mul_2s_8s_10_1_1_U16_n_7}),
        .p_carry__0_i_3__30({mac_muladd_8s_2s_10s_11_4_1_U32_n_1,mac_muladd_8s_2s_10s_11_4_1_U32_n_2,mac_muladd_8s_2s_10s_11_4_1_U32_n_3,mac_muladd_8s_2s_10s_11_4_1_U32_n_4}),
        .p_carry_i_3__30(p_carry_i_3__30),
        .p_carry_i_3__30_0(p_carry_i_3__30_0),
        .tmp_product__0_carry_0(input_6_val_read_reg_932_pp0_iter1_reg[0]),
        .tmp_product__0_carry_1(input_6_val_read_reg_932_pp0_iter1_reg[1]),
        .tmp_product__0_carry_2(input_6_val_read_reg_932_pp0_iter1_reg[2]),
        .tmp_product__0_carry_3(input_6_val_read_reg_932_pp0_iter1_reg[3]),
        .tmp_product__0_carry_4(input_6_val_read_reg_932_pp0_iter1_reg[4]));
  bd_0_hls_inst_0_train_step_mul_2s_8s_10_1_1_86 mul_2s_8s_10_1_1_U2
       (.CO(mul_2s_8s_10_1_1_U2_n_8),
        .DI({p_carry__0_i_3__19[2],mac_muladd_8s_2s_10s_11_4_1_U18_n_0,p_carry__0_i_3__19[1:0]}),
        .O({mul_2s_8s_10_1_1_U2_n_0,mul_2s_8s_10_1_1_U2_n_1,mul_2s_8s_10_1_1_U2_n_2,mul_2s_8s_10_1_1_U2_n_3}),
        .S({mac_muladd_8s_2s_10s_11_4_1_U18_n_12,mac_muladd_8s_2s_10s_11_4_1_U18_n_13,mac_muladd_8s_2s_10s_11_4_1_U18_n_14,mac_muladd_8s_2s_10s_11_4_1_U18_n_15}),
        .W1_2_0_int_reg(W1_2_0_int_reg),
        .\W1_2_0_int_reg_reg[0] ({mul_2s_8s_10_1_1_U2_n_4,mul_2s_8s_10_1_1_U2_n_5,mul_2s_8s_10_1_1_U2_n_6,mul_2s_8s_10_1_1_U2_n_7}),
        .p_carry_i_3__19(p_carry_i_3__19),
        .p_carry_i_3__19_0(p_carry_i_3__19_0),
        .tmp_product__0_carry_0(input_2_val_read_reg_942_pp0_iter1_reg[0]),
        .tmp_product__0_carry_1(input_2_val_read_reg_942_pp0_iter1_reg[1]),
        .tmp_product__0_carry_2(input_2_val_read_reg_942_pp0_iter1_reg[2]),
        .tmp_product__0_carry_3(input_2_val_read_reg_942_pp0_iter1_reg[3]),
        .tmp_product__0_carry_4(input_2_val_read_reg_942_pp0_iter1_reg[4]));
  bd_0_hls_inst_0_train_step_mul_2s_8s_10_1_1_87 mul_2s_8s_10_1_1_U3
       (.CO(mul_2s_8s_10_1_1_U3_n_8),
        .DI({p_carry__0_i_3__23[2],mac_muladd_8s_2s_10s_11_4_1_U19_n_0,p_carry__0_i_3__23[1:0]}),
        .O({mul_2s_8s_10_1_1_U3_n_0,mul_2s_8s_10_1_1_U3_n_1,mul_2s_8s_10_1_1_U3_n_2,mul_2s_8s_10_1_1_U3_n_3}),
        .S({mac_muladd_8s_2s_10s_11_4_1_U19_n_12,mac_muladd_8s_2s_10s_11_4_1_U19_n_13,mac_muladd_8s_2s_10s_11_4_1_U19_n_14,mac_muladd_8s_2s_10s_11_4_1_U19_n_15}),
        .W1_4_0_int_reg(W1_4_0_int_reg),
        .\W1_4_0_int_reg_reg[0] ({mul_2s_8s_10_1_1_U3_n_4,mul_2s_8s_10_1_1_U3_n_5,mul_2s_8s_10_1_1_U3_n_6,mul_2s_8s_10_1_1_U3_n_7}),
        .p_carry_i_3__23(p_carry_i_3__23),
        .p_carry_i_3__23_0(p_carry_i_3__23_0),
        .tmp_product__0_carry_0(input_4_val_read_reg_937_pp0_iter1_reg[0]),
        .tmp_product__0_carry_1(input_4_val_read_reg_937_pp0_iter1_reg[1]),
        .tmp_product__0_carry_2(input_4_val_read_reg_937_pp0_iter1_reg[2]),
        .tmp_product__0_carry_3(input_4_val_read_reg_937_pp0_iter1_reg[3]),
        .tmp_product__0_carry_4(input_4_val_read_reg_937_pp0_iter1_reg[4]));
  bd_0_hls_inst_0_train_step_mul_2s_8s_10_1_1_88 mul_2s_8s_10_1_1_U4
       (.CO(mul_2s_8s_10_1_1_U4_n_8),
        .DI({p_carry__0_i_3__27[2],mac_muladd_8s_2s_10s_11_4_1_U20_n_0,p_carry__0_i_3__27[1:0]}),
        .O({mul_2s_8s_10_1_1_U4_n_0,mul_2s_8s_10_1_1_U4_n_1,mul_2s_8s_10_1_1_U4_n_2,mul_2s_8s_10_1_1_U4_n_3}),
        .S({mac_muladd_8s_2s_10s_11_4_1_U20_n_12,mac_muladd_8s_2s_10s_11_4_1_U20_n_13,mac_muladd_8s_2s_10s_11_4_1_U20_n_14,mac_muladd_8s_2s_10s_11_4_1_U20_n_15}),
        .W1_6_0_int_reg(W1_6_0_int_reg),
        .\W1_6_0_int_reg_reg[0] ({mul_2s_8s_10_1_1_U4_n_4,mul_2s_8s_10_1_1_U4_n_5,mul_2s_8s_10_1_1_U4_n_6,mul_2s_8s_10_1_1_U4_n_7}),
        .p_carry_i_3__27(p_carry_i_3__27),
        .p_carry_i_3__27_0(p_carry_i_3__27_0),
        .tmp_product__0_carry_0(input_6_val_read_reg_932_pp0_iter1_reg[0]),
        .tmp_product__0_carry_1(input_6_val_read_reg_932_pp0_iter1_reg[1]),
        .tmp_product__0_carry_2(input_6_val_read_reg_932_pp0_iter1_reg[2]),
        .tmp_product__0_carry_3(input_6_val_read_reg_932_pp0_iter1_reg[3]),
        .tmp_product__0_carry_4(input_6_val_read_reg_932_pp0_iter1_reg[4]));
  bd_0_hls_inst_0_train_step_mul_2s_8s_10_1_1_89 mul_2s_8s_10_1_1_U5
       (.CO(mul_2s_8s_10_1_1_U5_n_8),
        .DI({p_carry__0_i_3__16[2],mac_muladd_8s_2s_10s_11_4_1_U21_n_0,p_carry__0_i_3__16[1:0]}),
        .O({mul_2s_8s_10_1_1_U5_n_0,mul_2s_8s_10_1_1_U5_n_1,mul_2s_8s_10_1_1_U5_n_2,mul_2s_8s_10_1_1_U5_n_3}),
        .W1_1_1_int_reg(W1_1_1_int_reg),
        .\W1_1_1_int_reg_reg[0] ({mul_2s_8s_10_1_1_U5_n_4,mul_2s_8s_10_1_1_U5_n_5,mul_2s_8s_10_1_1_U5_n_6,mul_2s_8s_10_1_1_U5_n_7}),
        .p_carry__0_i_3__16({mac_muladd_8s_2s_10s_11_4_1_U21_n_1,mac_muladd_8s_2s_10s_11_4_1_U21_n_2,mac_muladd_8s_2s_10s_11_4_1_U21_n_3,mac_muladd_8s_2s_10s_11_4_1_U21_n_4}),
        .p_carry_i_3__16(p_carry_i_3__16),
        .p_carry_i_3__16_0(p_carry_i_3__16_0),
        .tmp_product__0_carry_0(input_1_val_read_reg_947_pp0_iter1_reg[0]),
        .tmp_product__0_carry_1(input_1_val_read_reg_947_pp0_iter1_reg[1]),
        .tmp_product__0_carry_2(input_1_val_read_reg_947_pp0_iter1_reg[2]),
        .tmp_product__0_carry_3(input_1_val_read_reg_947_pp0_iter1_reg[3]),
        .tmp_product__0_carry_4(input_1_val_read_reg_947_pp0_iter1_reg[4]));
  bd_0_hls_inst_0_train_step_mul_2s_8s_10_1_1_90 mul_2s_8s_10_1_1_U6
       (.CO(mul_2s_8s_10_1_1_U6_n_8),
        .DI({p_carry__0_i_3__20[2],mac_muladd_8s_2s_10s_11_4_1_U22_n_0,p_carry__0_i_3__20[1:0]}),
        .O({mul_2s_8s_10_1_1_U6_n_0,mul_2s_8s_10_1_1_U6_n_1,mul_2s_8s_10_1_1_U6_n_2,mul_2s_8s_10_1_1_U6_n_3}),
        .W1_2_1_int_reg(W1_2_1_int_reg),
        .\W1_2_1_int_reg_reg[0] ({mul_2s_8s_10_1_1_U6_n_4,mul_2s_8s_10_1_1_U6_n_5,mul_2s_8s_10_1_1_U6_n_6,mul_2s_8s_10_1_1_U6_n_7}),
        .p_carry__0_i_3__20({mac_muladd_8s_2s_10s_11_4_1_U22_n_1,mac_muladd_8s_2s_10s_11_4_1_U22_n_2,mac_muladd_8s_2s_10s_11_4_1_U22_n_3,mac_muladd_8s_2s_10s_11_4_1_U22_n_4}),
        .p_carry_i_3__20(p_carry_i_3__20),
        .p_carry_i_3__20_0(p_carry_i_3__20_0),
        .tmp_product__0_carry_0(input_2_val_read_reg_942_pp0_iter1_reg[0]),
        .tmp_product__0_carry_1(input_2_val_read_reg_942_pp0_iter1_reg[1]),
        .tmp_product__0_carry_2(input_2_val_read_reg_942_pp0_iter1_reg[2]),
        .tmp_product__0_carry_3(input_2_val_read_reg_942_pp0_iter1_reg[3]),
        .tmp_product__0_carry_4(input_2_val_read_reg_942_pp0_iter1_reg[4]));
  bd_0_hls_inst_0_train_step_mul_2s_8s_10_1_1_91 mul_2s_8s_10_1_1_U7
       (.CO(mul_2s_8s_10_1_1_U7_n_8),
        .DI({p_carry__0_i_3__24[2],mac_muladd_8s_2s_10s_11_4_1_U23_n_0,p_carry__0_i_3__24[1:0]}),
        .O({mul_2s_8s_10_1_1_U7_n_0,mul_2s_8s_10_1_1_U7_n_1,mul_2s_8s_10_1_1_U7_n_2,mul_2s_8s_10_1_1_U7_n_3}),
        .W1_4_1_int_reg(W1_4_1_int_reg),
        .\W1_4_1_int_reg_reg[0] ({mul_2s_8s_10_1_1_U7_n_4,mul_2s_8s_10_1_1_U7_n_5,mul_2s_8s_10_1_1_U7_n_6,mul_2s_8s_10_1_1_U7_n_7}),
        .p_carry__0_i_3__24({mac_muladd_8s_2s_10s_11_4_1_U23_n_1,mac_muladd_8s_2s_10s_11_4_1_U23_n_2,mac_muladd_8s_2s_10s_11_4_1_U23_n_3,mac_muladd_8s_2s_10s_11_4_1_U23_n_4}),
        .p_carry_i_3__24(p_carry_i_3__24),
        .p_carry_i_3__24_0(p_carry_i_3__24_0),
        .tmp_product__0_carry_0(input_4_val_read_reg_937_pp0_iter1_reg[0]),
        .tmp_product__0_carry_1(input_4_val_read_reg_937_pp0_iter1_reg[1]),
        .tmp_product__0_carry_2(input_4_val_read_reg_937_pp0_iter1_reg[2]),
        .tmp_product__0_carry_3(input_4_val_read_reg_937_pp0_iter1_reg[3]),
        .tmp_product__0_carry_4(input_4_val_read_reg_937_pp0_iter1_reg[4]));
  bd_0_hls_inst_0_train_step_mul_2s_8s_10_1_1_92 mul_2s_8s_10_1_1_U8
       (.CO(mul_2s_8s_10_1_1_U8_n_8),
        .DI({p_carry__0_i_3__28[2],mac_muladd_8s_2s_10s_11_4_1_U24_n_0,p_carry__0_i_3__28[1:0]}),
        .O({mul_2s_8s_10_1_1_U8_n_0,mul_2s_8s_10_1_1_U8_n_1,mul_2s_8s_10_1_1_U8_n_2,mul_2s_8s_10_1_1_U8_n_3}),
        .W1_6_1_int_reg(W1_6_1_int_reg),
        .\W1_6_1_int_reg_reg[0] ({mul_2s_8s_10_1_1_U8_n_4,mul_2s_8s_10_1_1_U8_n_5,mul_2s_8s_10_1_1_U8_n_6,mul_2s_8s_10_1_1_U8_n_7}),
        .p_carry__0_i_3__28({mac_muladd_8s_2s_10s_11_4_1_U24_n_1,mac_muladd_8s_2s_10s_11_4_1_U24_n_2,mac_muladd_8s_2s_10s_11_4_1_U24_n_3,mac_muladd_8s_2s_10s_11_4_1_U24_n_4}),
        .p_carry_i_3__28(p_carry_i_3__28),
        .p_carry_i_3__28_0(p_carry_i_3__28_0),
        .tmp_product__0_carry_0(input_6_val_read_reg_932_pp0_iter1_reg[0]),
        .tmp_product__0_carry_1(input_6_val_read_reg_932_pp0_iter1_reg[1]),
        .tmp_product__0_carry_2(input_6_val_read_reg_932_pp0_iter1_reg[2]),
        .tmp_product__0_carry_3(input_6_val_read_reg_932_pp0_iter1_reg[3]),
        .tmp_product__0_carry_4(input_6_val_read_reg_932_pp0_iter1_reg[4]));
  bd_0_hls_inst_0_train_step_mul_2s_8s_10_1_1_93 mul_2s_8s_10_1_1_U9
       (.CO(mul_2s_8s_10_1_1_U9_n_8),
        .DI({p_carry__0_i_3__17[2],mac_muladd_8s_2s_10s_11_4_1_U25_n_0,p_carry__0_i_3__17[1:0]}),
        .O({mul_2s_8s_10_1_1_U9_n_0,mul_2s_8s_10_1_1_U9_n_1,mul_2s_8s_10_1_1_U9_n_2,mul_2s_8s_10_1_1_U9_n_3}),
        .W1_1_2_int_reg(W1_1_2_int_reg),
        .\W1_1_2_int_reg_reg[0] ({mul_2s_8s_10_1_1_U9_n_4,mul_2s_8s_10_1_1_U9_n_5,mul_2s_8s_10_1_1_U9_n_6,mul_2s_8s_10_1_1_U9_n_7}),
        .p_carry__0_i_3__17({mac_muladd_8s_2s_10s_11_4_1_U25_n_1,mac_muladd_8s_2s_10s_11_4_1_U25_n_2,mac_muladd_8s_2s_10s_11_4_1_U25_n_3,mac_muladd_8s_2s_10s_11_4_1_U25_n_4}),
        .p_carry_i_3__17(p_carry_i_3__17),
        .p_carry_i_3__17_0(p_carry_i_3__17_0),
        .tmp_product__0_carry_0(input_1_val_read_reg_947_pp0_iter1_reg[0]),
        .tmp_product__0_carry_1(input_1_val_read_reg_947_pp0_iter1_reg[1]),
        .tmp_product__0_carry_2(input_1_val_read_reg_947_pp0_iter1_reg[2]),
        .tmp_product__0_carry_3(input_1_val_read_reg_947_pp0_iter1_reg[3]),
        .tmp_product__0_carry_4(input_1_val_read_reg_947_pp0_iter1_reg[4]));
  (* HLUTNM = "lutpair76" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_11 
       (.I0(add_ln56_21_reg_1189[6]),
        .I1(add_ln56_22_reg_1194[6]),
        .I2(add_ln56_26_reg_1199[6]),
        .O(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_11_n_0 ));
  (* HLUTNM = "lutpair75" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_12 
       (.I0(add_ln56_21_reg_1189[5]),
        .I1(add_ln56_22_reg_1194[5]),
        .I2(add_ln56_26_reg_1199[5]),
        .O(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_12_n_0 ));
  (* HLUTNM = "lutpair74" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_13 
       (.I0(add_ln56_21_reg_1189[4]),
        .I1(add_ln56_22_reg_1194[4]),
        .I2(add_ln56_26_reg_1199[4]),
        .O(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_13_n_0 ));
  (* HLUTNM = "lutpair73" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_14 
       (.I0(add_ln56_21_reg_1189[3]),
        .I1(add_ln56_22_reg_1194[3]),
        .I2(add_ln56_26_reg_1199[3]),
        .O(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_14_n_0 ));
  (* HLUTNM = "lutpair77" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_15 
       (.I0(add_ln56_21_reg_1189[7]),
        .I1(add_ln56_22_reg_1194[7]),
        .I2(add_ln56_26_reg_1199[7]),
        .I3(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_11_n_0 ),
        .O(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_15_n_0 ));
  (* HLUTNM = "lutpair76" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_16 
       (.I0(add_ln56_21_reg_1189[6]),
        .I1(add_ln56_22_reg_1194[6]),
        .I2(add_ln56_26_reg_1199[6]),
        .I3(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_12_n_0 ),
        .O(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_16_n_0 ));
  (* HLUTNM = "lutpair75" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_17 
       (.I0(add_ln56_21_reg_1189[5]),
        .I1(add_ln56_22_reg_1194[5]),
        .I2(add_ln56_26_reg_1199[5]),
        .I3(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_13_n_0 ),
        .O(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_17_n_0 ));
  (* HLUTNM = "lutpair74" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_18 
       (.I0(add_ln56_21_reg_1189[4]),
        .I1(add_ln56_22_reg_1194[4]),
        .I2(add_ln56_26_reg_1199[4]),
        .I3(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_14_n_0 ),
        .O(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_18_n_0 ));
  (* HLUTNM = "lutpair72" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_19 
       (.I0(add_ln56_21_reg_1189[2]),
        .I1(add_ln56_22_reg_1194[2]),
        .I2(add_ln56_26_reg_1199[2]),
        .O(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_19_n_0 ));
  (* HLUTNM = "lutpair71" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_20 
       (.I0(add_ln56_21_reg_1189[1]),
        .I1(add_ln56_22_reg_1194[1]),
        .I2(add_ln56_26_reg_1199[1]),
        .O(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_20_n_0 ));
  (* HLUTNM = "lutpair70" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_21 
       (.I0(add_ln56_21_reg_1189[0]),
        .I1(add_ln56_22_reg_1194[0]),
        .I2(add_ln56_26_reg_1199[0]),
        .O(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_21_n_0 ));
  (* HLUTNM = "lutpair73" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_22 
       (.I0(add_ln56_21_reg_1189[3]),
        .I1(add_ln56_22_reg_1194[3]),
        .I2(add_ln56_26_reg_1199[3]),
        .I3(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_19_n_0 ),
        .O(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_22_n_0 ));
  (* HLUTNM = "lutpair72" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_23 
       (.I0(add_ln56_21_reg_1189[2]),
        .I1(add_ln56_22_reg_1194[2]),
        .I2(add_ln56_26_reg_1199[2]),
        .I3(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_20_n_0 ),
        .O(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_23_n_0 ));
  (* HLUTNM = "lutpair71" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_24 
       (.I0(add_ln56_21_reg_1189[1]),
        .I1(add_ln56_22_reg_1194[1]),
        .I2(add_ln56_26_reg_1199[1]),
        .I3(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_21_n_0 ),
        .O(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_24_n_0 ));
  (* HLUTNM = "lutpair70" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_25 
       (.I0(add_ln56_21_reg_1189[0]),
        .I1(add_ln56_22_reg_1194[0]),
        .I2(add_ln56_26_reg_1199[0]),
        .O(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_25_n_0 ));
  (* HLUTNM = "lutpair79" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_3 
       (.I0(add_ln56_21_reg_1189[9]),
        .I1(add_ln56_22_reg_1194[9]),
        .I2(add_ln56_26_reg_1199[9]),
        .O(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_3_n_0 ));
  (* HLUTNM = "lutpair78" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_4 
       (.I0(add_ln56_21_reg_1189[8]),
        .I1(add_ln56_22_reg_1194[8]),
        .I2(add_ln56_26_reg_1199[8]),
        .O(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_4_n_0 ));
  (* HLUTNM = "lutpair77" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_5 
       (.I0(add_ln56_21_reg_1189[7]),
        .I1(add_ln56_22_reg_1194[7]),
        .I2(add_ln56_26_reg_1199[7]),
        .O(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h2BD4)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_6 
       (.I0(add_ln56_26_reg_1199[10]),
        .I1(add_ln56_22_reg_1194[10]),
        .I2(add_ln56_21_reg_1189[10]),
        .I3(add_ln56_26_reg_1199[11]),
        .O(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_7 
       (.I0(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_3_n_0 ),
        .I1(add_ln56_22_reg_1194[10]),
        .I2(add_ln56_21_reg_1189[10]),
        .I3(add_ln56_26_reg_1199[10]),
        .O(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_7_n_0 ));
  (* HLUTNM = "lutpair79" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_8 
       (.I0(add_ln56_21_reg_1189[9]),
        .I1(add_ln56_22_reg_1194[9]),
        .I2(add_ln56_26_reg_1199[9]),
        .I3(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_4_n_0 ),
        .O(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_8_n_0 ));
  (* HLUTNM = "lutpair78" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_9 
       (.I0(add_ln56_21_reg_1189[8]),
        .I1(add_ln56_22_reg_1194[8]),
        .I2(add_ln56_26_reg_1199[8]),
        .I3(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_5_n_0 ),
        .O(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_9_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4_reg[6]_i_1 
       (.CI(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4_reg[6]_i_2_n_0 ),
        .CO({\NLW_train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4_reg[6]_i_1_CO_UNCONNECTED [3],\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4_reg[6]_i_1_n_1 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4_reg[6]_i_1_n_2 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_3_n_0 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_4_n_0 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_5_n_0 }),
        .O({x_3_fu_751_p2,\NLW_train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4_reg[6]_i_1_O_UNCONNECTED [2:0]}),
        .S({\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_6_n_0 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_7_n_0 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_8_n_0 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4_reg[6]_i_10 
       (.CI(1'b0),
        .CO({\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4_reg[6]_i_10_n_0 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4_reg[6]_i_10_n_1 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4_reg[6]_i_10_n_2 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4_reg[6]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_19_n_0 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_20_n_0 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_21_n_0 ,1'b0}),
        .O(\NLW_train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4_reg[6]_i_10_O_UNCONNECTED [3:0]),
        .S({\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_22_n_0 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_23_n_0 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_24_n_0 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_25_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4_reg[6]_i_2 
       (.CI(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4_reg[6]_i_10_n_0 ),
        .CO({\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4_reg[6]_i_2_n_0 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4_reg[6]_i_2_n_1 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4_reg[6]_i_2_n_2 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4_reg[6]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_11_n_0 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_12_n_0 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_13_n_0 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_14_n_0 }),
        .O(\NLW_train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4_reg[6]_i_2_O_UNCONNECTED [3:0]),
        .S({\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_15_n_0 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_16_n_0 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_17_n_0 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4[6]_i_18_n_0 }));
  (* HLUTNM = "lutpair66" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_11 
       (.I0(add_ln56_14_reg_1174[6]),
        .I1(add_ln56_15_reg_1179[6]),
        .I2(add_ln56_19_reg_1184[6]),
        .O(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_11_n_0 ));
  (* HLUTNM = "lutpair65" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_12 
       (.I0(add_ln56_14_reg_1174[5]),
        .I1(add_ln56_15_reg_1179[5]),
        .I2(add_ln56_19_reg_1184[5]),
        .O(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_12_n_0 ));
  (* HLUTNM = "lutpair64" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_13 
       (.I0(add_ln56_14_reg_1174[4]),
        .I1(add_ln56_15_reg_1179[4]),
        .I2(add_ln56_19_reg_1184[4]),
        .O(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_13_n_0 ));
  (* HLUTNM = "lutpair63" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_14 
       (.I0(add_ln56_14_reg_1174[3]),
        .I1(add_ln56_15_reg_1179[3]),
        .I2(add_ln56_19_reg_1184[3]),
        .O(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_14_n_0 ));
  (* HLUTNM = "lutpair67" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_15 
       (.I0(add_ln56_14_reg_1174[7]),
        .I1(add_ln56_15_reg_1179[7]),
        .I2(add_ln56_19_reg_1184[7]),
        .I3(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_11_n_0 ),
        .O(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_15_n_0 ));
  (* HLUTNM = "lutpair66" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_16 
       (.I0(add_ln56_14_reg_1174[6]),
        .I1(add_ln56_15_reg_1179[6]),
        .I2(add_ln56_19_reg_1184[6]),
        .I3(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_12_n_0 ),
        .O(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_16_n_0 ));
  (* HLUTNM = "lutpair65" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_17 
       (.I0(add_ln56_14_reg_1174[5]),
        .I1(add_ln56_15_reg_1179[5]),
        .I2(add_ln56_19_reg_1184[5]),
        .I3(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_13_n_0 ),
        .O(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_17_n_0 ));
  (* HLUTNM = "lutpair64" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_18 
       (.I0(add_ln56_14_reg_1174[4]),
        .I1(add_ln56_15_reg_1179[4]),
        .I2(add_ln56_19_reg_1184[4]),
        .I3(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_14_n_0 ),
        .O(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_18_n_0 ));
  (* HLUTNM = "lutpair62" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_19 
       (.I0(add_ln56_14_reg_1174[2]),
        .I1(add_ln56_15_reg_1179[2]),
        .I2(add_ln56_19_reg_1184[2]),
        .O(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_19_n_0 ));
  (* HLUTNM = "lutpair61" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_20 
       (.I0(add_ln56_14_reg_1174[1]),
        .I1(add_ln56_15_reg_1179[1]),
        .I2(add_ln56_19_reg_1184[1]),
        .O(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_20_n_0 ));
  (* HLUTNM = "lutpair60" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_21 
       (.I0(add_ln56_14_reg_1174[0]),
        .I1(add_ln56_15_reg_1179[0]),
        .I2(add_ln56_19_reg_1184[0]),
        .O(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_21_n_0 ));
  (* HLUTNM = "lutpair63" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_22 
       (.I0(add_ln56_14_reg_1174[3]),
        .I1(add_ln56_15_reg_1179[3]),
        .I2(add_ln56_19_reg_1184[3]),
        .I3(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_19_n_0 ),
        .O(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_22_n_0 ));
  (* HLUTNM = "lutpair62" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_23 
       (.I0(add_ln56_14_reg_1174[2]),
        .I1(add_ln56_15_reg_1179[2]),
        .I2(add_ln56_19_reg_1184[2]),
        .I3(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_20_n_0 ),
        .O(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_23_n_0 ));
  (* HLUTNM = "lutpair61" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_24 
       (.I0(add_ln56_14_reg_1174[1]),
        .I1(add_ln56_15_reg_1179[1]),
        .I2(add_ln56_19_reg_1184[1]),
        .I3(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_21_n_0 ),
        .O(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_24_n_0 ));
  (* HLUTNM = "lutpair60" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_25 
       (.I0(add_ln56_14_reg_1174[0]),
        .I1(add_ln56_15_reg_1179[0]),
        .I2(add_ln56_19_reg_1184[0]),
        .O(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_25_n_0 ));
  (* HLUTNM = "lutpair69" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_3 
       (.I0(add_ln56_14_reg_1174[9]),
        .I1(add_ln56_15_reg_1179[9]),
        .I2(add_ln56_19_reg_1184[9]),
        .O(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_3_n_0 ));
  (* HLUTNM = "lutpair68" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_4 
       (.I0(add_ln56_14_reg_1174[8]),
        .I1(add_ln56_15_reg_1179[8]),
        .I2(add_ln56_19_reg_1184[8]),
        .O(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_4_n_0 ));
  (* HLUTNM = "lutpair67" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_5 
       (.I0(add_ln56_14_reg_1174[7]),
        .I1(add_ln56_15_reg_1179[7]),
        .I2(add_ln56_19_reg_1184[7]),
        .O(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h2BD4)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_6 
       (.I0(add_ln56_19_reg_1184[10]),
        .I1(add_ln56_15_reg_1179[10]),
        .I2(add_ln56_14_reg_1174[10]),
        .I3(add_ln56_19_reg_1184[11]),
        .O(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_7 
       (.I0(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_3_n_0 ),
        .I1(add_ln56_15_reg_1179[10]),
        .I2(add_ln56_14_reg_1174[10]),
        .I3(add_ln56_19_reg_1184[10]),
        .O(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_7_n_0 ));
  (* HLUTNM = "lutpair69" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_8 
       (.I0(add_ln56_14_reg_1174[9]),
        .I1(add_ln56_15_reg_1179[9]),
        .I2(add_ln56_19_reg_1184[9]),
        .I3(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_4_n_0 ),
        .O(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_8_n_0 ));
  (* HLUTNM = "lutpair68" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_9 
       (.I0(add_ln56_14_reg_1174[8]),
        .I1(add_ln56_15_reg_1179[8]),
        .I2(add_ln56_19_reg_1184[8]),
        .I3(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_5_n_0 ),
        .O(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_9_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5_reg[6]_i_1 
       (.CI(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5_reg[6]_i_2_n_0 ),
        .CO({\NLW_train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5_reg[6]_i_1_CO_UNCONNECTED [3],\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5_reg[6]_i_1_n_1 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5_reg[6]_i_1_n_2 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_3_n_0 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_4_n_0 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_5_n_0 }),
        .O({x_5_fu_718_p2,\NLW_train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5_reg[6]_i_1_O_UNCONNECTED [2:0]}),
        .S({\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_6_n_0 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_7_n_0 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_8_n_0 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5_reg[6]_i_10 
       (.CI(1'b0),
        .CO({\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5_reg[6]_i_10_n_0 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5_reg[6]_i_10_n_1 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5_reg[6]_i_10_n_2 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5_reg[6]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_19_n_0 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_20_n_0 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_21_n_0 ,1'b0}),
        .O(\NLW_train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5_reg[6]_i_10_O_UNCONNECTED [3:0]),
        .S({\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_22_n_0 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_23_n_0 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_24_n_0 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_25_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5_reg[6]_i_2 
       (.CI(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5_reg[6]_i_10_n_0 ),
        .CO({\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5_reg[6]_i_2_n_0 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5_reg[6]_i_2_n_1 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5_reg[6]_i_2_n_2 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5_reg[6]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_11_n_0 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_12_n_0 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_13_n_0 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_14_n_0 }),
        .O(\NLW_train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5_reg[6]_i_2_O_UNCONNECTED [3:0]),
        .S({\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_15_n_0 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_16_n_0 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_17_n_0 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5[6]_i_18_n_0 }));
  (* HLUTNM = "lutpair56" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_11 
       (.I0(add_ln56_7_reg_1159[6]),
        .I1(add_ln56_8_reg_1164[6]),
        .I2(add_ln56_12_reg_1169[6]),
        .O(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_11_n_0 ));
  (* HLUTNM = "lutpair55" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_12 
       (.I0(add_ln56_7_reg_1159[5]),
        .I1(add_ln56_8_reg_1164[5]),
        .I2(add_ln56_12_reg_1169[5]),
        .O(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_12_n_0 ));
  (* HLUTNM = "lutpair54" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_13 
       (.I0(add_ln56_7_reg_1159[4]),
        .I1(add_ln56_8_reg_1164[4]),
        .I2(add_ln56_12_reg_1169[4]),
        .O(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_13_n_0 ));
  (* HLUTNM = "lutpair53" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_14 
       (.I0(add_ln56_7_reg_1159[3]),
        .I1(add_ln56_8_reg_1164[3]),
        .I2(add_ln56_12_reg_1169[3]),
        .O(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_14_n_0 ));
  (* HLUTNM = "lutpair57" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_15 
       (.I0(add_ln56_7_reg_1159[7]),
        .I1(add_ln56_8_reg_1164[7]),
        .I2(add_ln56_12_reg_1169[7]),
        .I3(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_11_n_0 ),
        .O(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_15_n_0 ));
  (* HLUTNM = "lutpair56" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_16 
       (.I0(add_ln56_7_reg_1159[6]),
        .I1(add_ln56_8_reg_1164[6]),
        .I2(add_ln56_12_reg_1169[6]),
        .I3(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_12_n_0 ),
        .O(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_16_n_0 ));
  (* HLUTNM = "lutpair55" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_17 
       (.I0(add_ln56_7_reg_1159[5]),
        .I1(add_ln56_8_reg_1164[5]),
        .I2(add_ln56_12_reg_1169[5]),
        .I3(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_13_n_0 ),
        .O(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_17_n_0 ));
  (* HLUTNM = "lutpair54" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_18 
       (.I0(add_ln56_7_reg_1159[4]),
        .I1(add_ln56_8_reg_1164[4]),
        .I2(add_ln56_12_reg_1169[4]),
        .I3(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_14_n_0 ),
        .O(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_18_n_0 ));
  (* HLUTNM = "lutpair52" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_19 
       (.I0(add_ln56_7_reg_1159[2]),
        .I1(add_ln56_8_reg_1164[2]),
        .I2(add_ln56_12_reg_1169[2]),
        .O(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_19_n_0 ));
  (* HLUTNM = "lutpair51" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_20 
       (.I0(add_ln56_7_reg_1159[1]),
        .I1(add_ln56_8_reg_1164[1]),
        .I2(add_ln56_12_reg_1169[1]),
        .O(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_20_n_0 ));
  (* HLUTNM = "lutpair50" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_21 
       (.I0(add_ln56_7_reg_1159[0]),
        .I1(add_ln56_8_reg_1164[0]),
        .I2(add_ln56_12_reg_1169[0]),
        .O(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_21_n_0 ));
  (* HLUTNM = "lutpair53" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_22 
       (.I0(add_ln56_7_reg_1159[3]),
        .I1(add_ln56_8_reg_1164[3]),
        .I2(add_ln56_12_reg_1169[3]),
        .I3(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_19_n_0 ),
        .O(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_22_n_0 ));
  (* HLUTNM = "lutpair52" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_23 
       (.I0(add_ln56_7_reg_1159[2]),
        .I1(add_ln56_8_reg_1164[2]),
        .I2(add_ln56_12_reg_1169[2]),
        .I3(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_20_n_0 ),
        .O(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_23_n_0 ));
  (* HLUTNM = "lutpair51" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_24 
       (.I0(add_ln56_7_reg_1159[1]),
        .I1(add_ln56_8_reg_1164[1]),
        .I2(add_ln56_12_reg_1169[1]),
        .I3(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_21_n_0 ),
        .O(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_24_n_0 ));
  (* HLUTNM = "lutpair50" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_25 
       (.I0(add_ln56_7_reg_1159[0]),
        .I1(add_ln56_8_reg_1164[0]),
        .I2(add_ln56_12_reg_1169[0]),
        .O(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_25_n_0 ));
  (* HLUTNM = "lutpair59" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_3 
       (.I0(add_ln56_7_reg_1159[9]),
        .I1(add_ln56_8_reg_1164[9]),
        .I2(add_ln56_12_reg_1169[9]),
        .O(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_3_n_0 ));
  (* HLUTNM = "lutpair58" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_4 
       (.I0(add_ln56_7_reg_1159[8]),
        .I1(add_ln56_8_reg_1164[8]),
        .I2(add_ln56_12_reg_1169[8]),
        .O(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_4_n_0 ));
  (* HLUTNM = "lutpair57" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_5 
       (.I0(add_ln56_7_reg_1159[7]),
        .I1(add_ln56_8_reg_1164[7]),
        .I2(add_ln56_12_reg_1169[7]),
        .O(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h2BD4)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_6 
       (.I0(add_ln56_12_reg_1169[10]),
        .I1(add_ln56_8_reg_1164[10]),
        .I2(add_ln56_7_reg_1159[10]),
        .I3(add_ln56_12_reg_1169[11]),
        .O(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_7 
       (.I0(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_3_n_0 ),
        .I1(add_ln56_8_reg_1164[10]),
        .I2(add_ln56_7_reg_1159[10]),
        .I3(add_ln56_12_reg_1169[10]),
        .O(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_7_n_0 ));
  (* HLUTNM = "lutpair59" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_8 
       (.I0(add_ln56_7_reg_1159[9]),
        .I1(add_ln56_8_reg_1164[9]),
        .I2(add_ln56_12_reg_1169[9]),
        .I3(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_4_n_0 ),
        .O(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_8_n_0 ));
  (* HLUTNM = "lutpair58" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_9 
       (.I0(add_ln56_7_reg_1159[8]),
        .I1(add_ln56_8_reg_1164[8]),
        .I2(add_ln56_12_reg_1169[8]),
        .I3(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_5_n_0 ),
        .O(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_9_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6_reg[6]_i_1 
       (.CI(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6_reg[6]_i_2_n_0 ),
        .CO({\NLW_train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6_reg[6]_i_1_CO_UNCONNECTED [3],\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6_reg[6]_i_1_n_1 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6_reg[6]_i_1_n_2 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_3_n_0 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_4_n_0 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_5_n_0 }),
        .O({x_4_fu_685_p2,\NLW_train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6_reg[6]_i_1_O_UNCONNECTED [2:0]}),
        .S({\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_6_n_0 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_7_n_0 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_8_n_0 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6_reg[6]_i_10 
       (.CI(1'b0),
        .CO({\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6_reg[6]_i_10_n_0 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6_reg[6]_i_10_n_1 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6_reg[6]_i_10_n_2 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6_reg[6]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_19_n_0 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_20_n_0 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_21_n_0 ,1'b0}),
        .O(\NLW_train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6_reg[6]_i_10_O_UNCONNECTED [3:0]),
        .S({\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_22_n_0 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_23_n_0 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_24_n_0 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_25_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6_reg[6]_i_2 
       (.CI(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6_reg[6]_i_10_n_0 ),
        .CO({\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6_reg[6]_i_2_n_0 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6_reg[6]_i_2_n_1 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6_reg[6]_i_2_n_2 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6_reg[6]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_11_n_0 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_12_n_0 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_13_n_0 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_14_n_0 }),
        .O(\NLW_train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6_reg[6]_i_2_O_UNCONNECTED [3:0]),
        .S({\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_15_n_0 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_16_n_0 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_17_n_0 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6[6]_i_18_n_0 }));
  (* HLUTNM = "lutpair46" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_11 
       (.I0(add_ln56_reg_1144[6]),
        .I1(add_ln56_1_reg_1149[6]),
        .I2(add_ln56_5_reg_1154[6]),
        .O(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_11_n_0 ));
  (* HLUTNM = "lutpair45" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_12 
       (.I0(add_ln56_reg_1144[5]),
        .I1(add_ln56_1_reg_1149[5]),
        .I2(add_ln56_5_reg_1154[5]),
        .O(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_12_n_0 ));
  (* HLUTNM = "lutpair44" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_13 
       (.I0(add_ln56_reg_1144[4]),
        .I1(add_ln56_1_reg_1149[4]),
        .I2(add_ln56_5_reg_1154[4]),
        .O(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_13_n_0 ));
  (* HLUTNM = "lutpair43" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_14 
       (.I0(add_ln56_reg_1144[3]),
        .I1(add_ln56_1_reg_1149[3]),
        .I2(add_ln56_5_reg_1154[3]),
        .O(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_14_n_0 ));
  (* HLUTNM = "lutpair47" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_15 
       (.I0(add_ln56_reg_1144[7]),
        .I1(add_ln56_1_reg_1149[7]),
        .I2(add_ln56_5_reg_1154[7]),
        .I3(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_11_n_0 ),
        .O(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_15_n_0 ));
  (* HLUTNM = "lutpair46" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_16 
       (.I0(add_ln56_reg_1144[6]),
        .I1(add_ln56_1_reg_1149[6]),
        .I2(add_ln56_5_reg_1154[6]),
        .I3(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_12_n_0 ),
        .O(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_16_n_0 ));
  (* HLUTNM = "lutpair45" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_17 
       (.I0(add_ln56_reg_1144[5]),
        .I1(add_ln56_1_reg_1149[5]),
        .I2(add_ln56_5_reg_1154[5]),
        .I3(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_13_n_0 ),
        .O(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_17_n_0 ));
  (* HLUTNM = "lutpair44" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_18 
       (.I0(add_ln56_reg_1144[4]),
        .I1(add_ln56_1_reg_1149[4]),
        .I2(add_ln56_5_reg_1154[4]),
        .I3(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_14_n_0 ),
        .O(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_18_n_0 ));
  (* HLUTNM = "lutpair42" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_19 
       (.I0(add_ln56_reg_1144[2]),
        .I1(add_ln56_1_reg_1149[2]),
        .I2(add_ln56_5_reg_1154[2]),
        .O(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_19_n_0 ));
  (* HLUTNM = "lutpair41" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_20 
       (.I0(add_ln56_reg_1144[1]),
        .I1(add_ln56_1_reg_1149[1]),
        .I2(add_ln56_5_reg_1154[1]),
        .O(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_20_n_0 ));
  (* HLUTNM = "lutpair40" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_21 
       (.I0(add_ln56_reg_1144[0]),
        .I1(add_ln56_1_reg_1149[0]),
        .I2(add_ln56_5_reg_1154[0]),
        .O(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_21_n_0 ));
  (* HLUTNM = "lutpair43" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_22 
       (.I0(add_ln56_reg_1144[3]),
        .I1(add_ln56_1_reg_1149[3]),
        .I2(add_ln56_5_reg_1154[3]),
        .I3(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_19_n_0 ),
        .O(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_22_n_0 ));
  (* HLUTNM = "lutpair42" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_23 
       (.I0(add_ln56_reg_1144[2]),
        .I1(add_ln56_1_reg_1149[2]),
        .I2(add_ln56_5_reg_1154[2]),
        .I3(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_20_n_0 ),
        .O(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_23_n_0 ));
  (* HLUTNM = "lutpair41" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_24 
       (.I0(add_ln56_reg_1144[1]),
        .I1(add_ln56_1_reg_1149[1]),
        .I2(add_ln56_5_reg_1154[1]),
        .I3(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_21_n_0 ),
        .O(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_24_n_0 ));
  (* HLUTNM = "lutpair40" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_25 
       (.I0(add_ln56_reg_1144[0]),
        .I1(add_ln56_1_reg_1149[0]),
        .I2(add_ln56_5_reg_1154[0]),
        .O(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_25_n_0 ));
  (* HLUTNM = "lutpair49" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_3 
       (.I0(add_ln56_reg_1144[9]),
        .I1(add_ln56_1_reg_1149[9]),
        .I2(add_ln56_5_reg_1154[9]),
        .O(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_3_n_0 ));
  (* HLUTNM = "lutpair48" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_4 
       (.I0(add_ln56_reg_1144[8]),
        .I1(add_ln56_1_reg_1149[8]),
        .I2(add_ln56_5_reg_1154[8]),
        .O(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_4_n_0 ));
  (* HLUTNM = "lutpair47" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_5 
       (.I0(add_ln56_reg_1144[7]),
        .I1(add_ln56_1_reg_1149[7]),
        .I2(add_ln56_5_reg_1154[7]),
        .O(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h2BD4)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_6 
       (.I0(add_ln56_5_reg_1154[10]),
        .I1(add_ln56_1_reg_1149[10]),
        .I2(add_ln56_reg_1144[10]),
        .I3(add_ln56_5_reg_1154[11]),
        .O(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_7 
       (.I0(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_3_n_0 ),
        .I1(add_ln56_1_reg_1149[10]),
        .I2(add_ln56_reg_1144[10]),
        .I3(add_ln56_5_reg_1154[10]),
        .O(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_7_n_0 ));
  (* HLUTNM = "lutpair49" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_8 
       (.I0(add_ln56_reg_1144[9]),
        .I1(add_ln56_1_reg_1149[9]),
        .I2(add_ln56_5_reg_1154[9]),
        .I3(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_4_n_0 ),
        .O(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_8_n_0 ));
  (* HLUTNM = "lutpair48" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_9 
       (.I0(add_ln56_reg_1144[8]),
        .I1(add_ln56_1_reg_1149[8]),
        .I2(add_ln56_5_reg_1154[8]),
        .I3(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_5_n_0 ),
        .O(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_9_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7_reg[6]_i_1 
       (.CI(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7_reg[6]_i_2_n_0 ),
        .CO({\NLW_train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7_reg[6]_i_1_CO_UNCONNECTED [3],\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7_reg[6]_i_1_n_1 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7_reg[6]_i_1_n_2 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_3_n_0 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_4_n_0 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_5_n_0 }),
        .O({x_fu_652_p2,\NLW_train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7_reg[6]_i_1_O_UNCONNECTED [2:0]}),
        .S({\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_6_n_0 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_7_n_0 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_8_n_0 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7_reg[6]_i_10 
       (.CI(1'b0),
        .CO({\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7_reg[6]_i_10_n_0 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7_reg[6]_i_10_n_1 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7_reg[6]_i_10_n_2 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7_reg[6]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_19_n_0 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_20_n_0 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_21_n_0 ,1'b0}),
        .O(\NLW_train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7_reg[6]_i_10_O_UNCONNECTED [3:0]),
        .S({\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_22_n_0 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_23_n_0 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_24_n_0 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_25_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7_reg[6]_i_2 
       (.CI(\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7_reg[6]_i_10_n_0 ),
        .CO({\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7_reg[6]_i_2_n_0 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7_reg[6]_i_2_n_1 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7_reg[6]_i_2_n_2 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7_reg[6]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_11_n_0 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_12_n_0 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_13_n_0 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_14_n_0 }),
        .O(\NLW_train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7_reg[6]_i_2_O_UNCONNECTED [3:0]),
        .S({\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_15_n_0 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_16_n_0 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_17_n_0 ,\train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7[6]_i_18_n_0 }));
endmodule

(* ORIG_REF_NAME = "train_step_mac_muladd_8s_2s_10s_11_4_1" *) 
module bd_0_hls_inst_0_train_step_mac_muladd_8s_2s_10s_11_4_1
   (DI,
    Q,
    \a_reg_reg[6] ,
    \a_reg_reg[6]_0 ,
    \a_reg_reg[6]_1 ,
    S,
    \a_reg_reg[2] ,
    \a_reg_reg[6]_2 ,
    \a_reg_reg[2]_0 ,
    \a_reg_reg[6]_3 ,
    \a_reg_reg[2]_1 ,
    \a_reg_reg[6]_4 ,
    D,
    \a_reg_reg[0] ,
    \a_reg_reg[0]_0 ,
    \p_reg_reg[10] ,
    CO,
    \m_reg_reg[4] ,
    \m_reg_reg[4]_0 ,
    \m_reg_reg[8] ,
    C,
    tmp_product__0_carry__0,
    W1_1_0_int_reg,
    tmp_product__0_carry__0_0,
    b_reg,
    \m_reg_reg[4]_1 ,
    \m_reg_reg[0] ,
    \m_reg_reg[4]_2 ,
    \m_reg_reg[0]_0 ,
    \m_reg_reg[4]_3 ,
    \m_reg_reg[0]_1 ,
    \p_reg_reg[3] ,
    tmp_product__0_carry__0_1,
    tmp_product__0_carry__0_2,
    tmp_product__0_carry__0_3,
    \a_reg_reg[7] ,
    ap_clk);
  output [0:0]DI;
  output [7:0]Q;
  output [0:0]\a_reg_reg[6] ;
  output [0:0]\a_reg_reg[6]_0 ;
  output [0:0]\a_reg_reg[6]_1 ;
  output [3:0]S;
  output [2:0]\a_reg_reg[2] ;
  output [3:0]\a_reg_reg[6]_2 ;
  output [2:0]\a_reg_reg[2]_0 ;
  output [3:0]\a_reg_reg[6]_3 ;
  output [2:0]\a_reg_reg[2]_1 ;
  output [3:0]\a_reg_reg[6]_4 ;
  output [0:0]D;
  output [0:0]\a_reg_reg[0] ;
  output [0:0]\a_reg_reg[0]_0 ;
  output [10:0]\p_reg_reg[10] ;
  input [0:0]CO;
  input [2:0]\m_reg_reg[4] ;
  input [0:0]\m_reg_reg[4]_0 ;
  input [2:0]\m_reg_reg[8] ;
  input [7:0]C;
  input tmp_product__0_carry__0;
  input [1:0]W1_1_0_int_reg;
  input tmp_product__0_carry__0_0;
  input [1:0]b_reg;
  input \m_reg_reg[4]_1 ;
  input \m_reg_reg[0] ;
  input \m_reg_reg[4]_2 ;
  input \m_reg_reg[0]_0 ;
  input \m_reg_reg[4]_3 ;
  input \m_reg_reg[0]_1 ;
  input \p_reg_reg[3] ;
  input tmp_product__0_carry__0_1;
  input tmp_product__0_carry__0_2;
  input tmp_product__0_carry__0_3;
  input [7:0]\a_reg_reg[7] ;
  input ap_clk;

  wire [7:0]C;
  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]DI;
  wire [7:0]Q;
  wire [3:0]S;
  wire [1:0]W1_1_0_int_reg;
  wire [0:0]\a_reg_reg[0] ;
  wire [0:0]\a_reg_reg[0]_0 ;
  wire [2:0]\a_reg_reg[2] ;
  wire [2:0]\a_reg_reg[2]_0 ;
  wire [2:0]\a_reg_reg[2]_1 ;
  wire [0:0]\a_reg_reg[6] ;
  wire [0:0]\a_reg_reg[6]_0 ;
  wire [0:0]\a_reg_reg[6]_1 ;
  wire [3:0]\a_reg_reg[6]_2 ;
  wire [3:0]\a_reg_reg[6]_3 ;
  wire [3:0]\a_reg_reg[6]_4 ;
  wire [7:0]\a_reg_reg[7] ;
  wire ap_clk;
  wire [1:0]b_reg;
  wire \m_reg_reg[0] ;
  wire \m_reg_reg[0]_0 ;
  wire \m_reg_reg[0]_1 ;
  wire [2:0]\m_reg_reg[4] ;
  wire [0:0]\m_reg_reg[4]_0 ;
  wire \m_reg_reg[4]_1 ;
  wire \m_reg_reg[4]_2 ;
  wire \m_reg_reg[4]_3 ;
  wire [2:0]\m_reg_reg[8] ;
  wire [10:0]\p_reg_reg[10] ;
  wire \p_reg_reg[3] ;
  wire tmp_product__0_carry__0;
  wire tmp_product__0_carry__0_0;
  wire tmp_product__0_carry__0_1;
  wire tmp_product__0_carry__0_2;
  wire tmp_product__0_carry__0_3;

  bd_0_hls_inst_0_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_108 train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_U
       (.C(C),
        .CO(CO),
        .D(D),
        .DI(DI),
        .Q(Q),
        .S(S),
        .W1_1_0_int_reg(W1_1_0_int_reg),
        .\a_reg_reg[0]_0 (\a_reg_reg[0] ),
        .\a_reg_reg[0]_1 (\a_reg_reg[0]_0 ),
        .\a_reg_reg[2]_0 (\a_reg_reg[2] ),
        .\a_reg_reg[2]_1 (\a_reg_reg[2]_0 ),
        .\a_reg_reg[2]_2 (\a_reg_reg[2]_1 ),
        .\a_reg_reg[6]_0 (\a_reg_reg[6] ),
        .\a_reg_reg[6]_1 (\a_reg_reg[6]_0 ),
        .\a_reg_reg[6]_2 (\a_reg_reg[6]_1 ),
        .\a_reg_reg[6]_3 (\a_reg_reg[6]_2 ),
        .\a_reg_reg[6]_4 (\a_reg_reg[6]_3 ),
        .\a_reg_reg[6]_5 (\a_reg_reg[6]_4 ),
        .\a_reg_reg[7]_0 (\a_reg_reg[7] ),
        .ap_clk(ap_clk),
        .b_reg(b_reg),
        .\m_reg_reg[0]_0 (\m_reg_reg[0] ),
        .\m_reg_reg[0]_1 (\m_reg_reg[0]_0 ),
        .\m_reg_reg[0]_2 (\m_reg_reg[0]_1 ),
        .\m_reg_reg[4]_0 (\m_reg_reg[4] ),
        .\m_reg_reg[4]_1 (\m_reg_reg[4]_0 ),
        .\m_reg_reg[4]_2 (\m_reg_reg[4]_1 ),
        .\m_reg_reg[4]_3 (\m_reg_reg[4]_2 ),
        .\m_reg_reg[4]_4 (\m_reg_reg[4]_3 ),
        .\m_reg_reg[8]_0 (\m_reg_reg[8] ),
        .\p_reg_reg[10]_0 (\p_reg_reg[10] ),
        .\p_reg_reg[3]_0 (\p_reg_reg[3] ),
        .tmp_product__0_carry__0(tmp_product__0_carry__0),
        .tmp_product__0_carry__0_0(tmp_product__0_carry__0_0),
        .tmp_product__0_carry__0_1(tmp_product__0_carry__0_1),
        .tmp_product__0_carry__0_2(tmp_product__0_carry__0_2),
        .tmp_product__0_carry__0_3(tmp_product__0_carry__0_3));
endmodule

(* ORIG_REF_NAME = "train_step_mac_muladd_8s_2s_10s_11_4_1" *) 
module bd_0_hls_inst_0_train_step_mac_muladd_8s_2s_10s_11_4_1_109
   (\b_reg_reg[1] ,
    \b_reg_reg[0] ,
    DI,
    \b_reg_reg[0]_0 ,
    \b_reg_reg[0]_1 ,
    S,
    \W1_1_0_int_reg_reg[0] ,
    \a_reg_reg[7] ,
    \a_reg_reg[2] ,
    \a_reg_reg[6] ,
    \a_reg_reg[2]_0 ,
    \a_reg_reg[6]_0 ,
    \a_reg_reg[2]_1 ,
    \a_reg_reg[6]_1 ,
    \b_reg_reg[1]_0 ,
    D,
    \a_reg_reg[0] ,
    \a_reg_reg[0]_0 ,
    \a_reg_reg[6]_2 ,
    \a_reg_reg[6]_3 ,
    \a_reg_reg[6]_4 ,
    \p_reg_reg[10] ,
    W1_0_0_int_reg,
    ap_clk,
    CO,
    \p_reg_reg[3] ,
    input_1_val_read_reg_947_pp0_iter1_reg,
    tmp_product__0_carry__0,
    Q,
    input_1_val_read_reg_947_pp0_iter1_reg_0,
    \m_reg_reg[4] ,
    \m_reg_reg[0] ,
    \m_reg_reg[4]_0 ,
    \m_reg_reg[0]_0 ,
    \m_reg_reg[4]_1 ,
    \m_reg_reg[0]_1 ,
    C,
    \a_reg_reg[7]_0 );
  output \b_reg_reg[1] ;
  output \b_reg_reg[0] ;
  output [2:0]DI;
  output [0:0]\b_reg_reg[0]_0 ;
  output [2:0]\b_reg_reg[0]_1 ;
  output [3:0]S;
  output [3:0]\W1_1_0_int_reg_reg[0] ;
  output [7:0]\a_reg_reg[7] ;
  output [2:0]\a_reg_reg[2] ;
  output [3:0]\a_reg_reg[6] ;
  output [2:0]\a_reg_reg[2]_0 ;
  output [3:0]\a_reg_reg[6]_0 ;
  output [2:0]\a_reg_reg[2]_1 ;
  output [3:0]\a_reg_reg[6]_1 ;
  output [2:0]\b_reg_reg[1]_0 ;
  output [0:0]D;
  output [0:0]\a_reg_reg[0] ;
  output [0:0]\a_reg_reg[0]_0 ;
  output [0:0]\a_reg_reg[6]_2 ;
  output [0:0]\a_reg_reg[6]_3 ;
  output [0:0]\a_reg_reg[6]_4 ;
  output [10:0]\p_reg_reg[10] ;
  input [1:0]W1_0_0_int_reg;
  input ap_clk;
  input [0:0]CO;
  input \p_reg_reg[3] ;
  input [4:0]input_1_val_read_reg_947_pp0_iter1_reg;
  input tmp_product__0_carry__0;
  input [7:0]Q;
  input [5:0]input_1_val_read_reg_947_pp0_iter1_reg_0;
  input \m_reg_reg[4] ;
  input \m_reg_reg[0] ;
  input \m_reg_reg[4]_0 ;
  input \m_reg_reg[0]_0 ;
  input \m_reg_reg[4]_1 ;
  input \m_reg_reg[0]_1 ;
  input [7:0]C;
  input [7:0]\a_reg_reg[7]_0 ;

  wire [7:0]C;
  wire [0:0]CO;
  wire [0:0]D;
  wire [2:0]DI;
  wire [7:0]Q;
  wire [3:0]S;
  wire [1:0]W1_0_0_int_reg;
  wire [3:0]\W1_1_0_int_reg_reg[0] ;
  wire [0:0]\a_reg_reg[0] ;
  wire [0:0]\a_reg_reg[0]_0 ;
  wire [2:0]\a_reg_reg[2] ;
  wire [2:0]\a_reg_reg[2]_0 ;
  wire [2:0]\a_reg_reg[2]_1 ;
  wire [3:0]\a_reg_reg[6] ;
  wire [3:0]\a_reg_reg[6]_0 ;
  wire [3:0]\a_reg_reg[6]_1 ;
  wire [0:0]\a_reg_reg[6]_2 ;
  wire [0:0]\a_reg_reg[6]_3 ;
  wire [0:0]\a_reg_reg[6]_4 ;
  wire [7:0]\a_reg_reg[7] ;
  wire [7:0]\a_reg_reg[7]_0 ;
  wire ap_clk;
  wire \b_reg_reg[0] ;
  wire [0:0]\b_reg_reg[0]_0 ;
  wire [2:0]\b_reg_reg[0]_1 ;
  wire \b_reg_reg[1] ;
  wire [2:0]\b_reg_reg[1]_0 ;
  wire [4:0]input_1_val_read_reg_947_pp0_iter1_reg;
  wire [5:0]input_1_val_read_reg_947_pp0_iter1_reg_0;
  wire \m_reg_reg[0] ;
  wire \m_reg_reg[0]_0 ;
  wire \m_reg_reg[0]_1 ;
  wire \m_reg_reg[4] ;
  wire \m_reg_reg[4]_0 ;
  wire \m_reg_reg[4]_1 ;
  wire [10:0]\p_reg_reg[10] ;
  wire \p_reg_reg[3] ;
  wire tmp_product__0_carry__0;

  bd_0_hls_inst_0_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_156 train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_U
       (.C(C),
        .CO(CO),
        .D(D),
        .DI(DI),
        .Q(Q),
        .S(S),
        .W1_0_0_int_reg(W1_0_0_int_reg),
        .\W1_1_0_int_reg_reg[0] (\W1_1_0_int_reg_reg[0] ),
        .\a_reg_reg[0]_0 (\a_reg_reg[0] ),
        .\a_reg_reg[0]_1 (\a_reg_reg[0]_0 ),
        .\a_reg_reg[2]_0 (\a_reg_reg[2] ),
        .\a_reg_reg[2]_1 (\a_reg_reg[2]_0 ),
        .\a_reg_reg[2]_2 (\a_reg_reg[2]_1 ),
        .\a_reg_reg[6]_0 (\a_reg_reg[6] ),
        .\a_reg_reg[6]_1 (\a_reg_reg[6]_0 ),
        .\a_reg_reg[6]_2 (\a_reg_reg[6]_1 ),
        .\a_reg_reg[6]_3 (\a_reg_reg[6]_2 ),
        .\a_reg_reg[6]_4 (\a_reg_reg[6]_3 ),
        .\a_reg_reg[6]_5 (\a_reg_reg[6]_4 ),
        .\a_reg_reg[7]_0 (\a_reg_reg[7] ),
        .\a_reg_reg[7]_1 (\a_reg_reg[7]_0 ),
        .ap_clk(ap_clk),
        .\b_reg_reg[0]_0 (\b_reg_reg[0] ),
        .\b_reg_reg[0]_1 (\b_reg_reg[0]_0 ),
        .\b_reg_reg[0]_2 (\b_reg_reg[0]_1 ),
        .\b_reg_reg[1]_0 (\b_reg_reg[1] ),
        .\b_reg_reg[1]_1 (\b_reg_reg[1]_0 ),
        .input_1_val_read_reg_947_pp0_iter1_reg(input_1_val_read_reg_947_pp0_iter1_reg),
        .input_1_val_read_reg_947_pp0_iter1_reg_0(input_1_val_read_reg_947_pp0_iter1_reg_0),
        .\m_reg_reg[0]_0 (\m_reg_reg[0] ),
        .\m_reg_reg[0]_1 (\m_reg_reg[0]_0 ),
        .\m_reg_reg[0]_2 (\m_reg_reg[0]_1 ),
        .\m_reg_reg[4]_0 (\m_reg_reg[4] ),
        .\m_reg_reg[4]_1 (\m_reg_reg[4]_0 ),
        .\m_reg_reg[4]_2 (\m_reg_reg[4]_1 ),
        .\p_reg_reg[10]_0 (\p_reg_reg[10] ),
        .\p_reg_reg[3]_0 (\p_reg_reg[3] ),
        .tmp_product__0_carry__0(tmp_product__0_carry__0));
endmodule

(* ORIG_REF_NAME = "train_step_mac_muladd_8s_2s_10s_11_4_1" *) 
module bd_0_hls_inst_0_train_step_mac_muladd_8s_2s_10s_11_4_1_110
   (\b_reg_reg[1] ,
    \b_reg_reg[0] ,
    \W1_2_0_int_reg_reg[0] ,
    \b_reg_reg[0]_0 ,
    \b_reg_reg[0]_1 ,
    S,
    DI,
    Q,
    \a_reg_reg[2] ,
    \a_reg_reg[6] ,
    \a_reg_reg[2]_0 ,
    \a_reg_reg[6]_0 ,
    \a_reg_reg[2]_1 ,
    \a_reg_reg[6]_1 ,
    \b_reg_reg[1]_0 ,
    D,
    \a_reg_reg[0] ,
    \a_reg_reg[0]_0 ,
    \a_reg_reg[6]_2 ,
    \a_reg_reg[6]_3 ,
    \a_reg_reg[6]_4 ,
    \p_reg_reg[10] ,
    W1_3_0_int_reg,
    ap_clk,
    CO,
    \p_reg_reg[3] ,
    input_2_val_read_reg_942_pp0_iter1_reg,
    tmp_product__0_carry__0,
    \m_reg_reg[8] ,
    input_2_val_read_reg_942_pp0_iter1_reg_1,
    \m_reg_reg[4] ,
    \m_reg_reg[0] ,
    \m_reg_reg[4]_0 ,
    \m_reg_reg[0]_0 ,
    \m_reg_reg[4]_1 ,
    \m_reg_reg[0]_1 ,
    O,
    \p_reg_reg[10]_0 ,
    \a_reg_reg[7] );
  output \b_reg_reg[1] ;
  output \b_reg_reg[0] ;
  output [2:0]\W1_2_0_int_reg_reg[0] ;
  output [0:0]\b_reg_reg[0]_0 ;
  output [2:0]\b_reg_reg[0]_1 ;
  output [3:0]S;
  output [3:0]DI;
  output [7:0]Q;
  output [2:0]\a_reg_reg[2] ;
  output [3:0]\a_reg_reg[6] ;
  output [2:0]\a_reg_reg[2]_0 ;
  output [3:0]\a_reg_reg[6]_0 ;
  output [2:0]\a_reg_reg[2]_1 ;
  output [3:0]\a_reg_reg[6]_1 ;
  output [2:0]\b_reg_reg[1]_0 ;
  output [0:0]D;
  output [0:0]\a_reg_reg[0] ;
  output [0:0]\a_reg_reg[0]_0 ;
  output [0:0]\a_reg_reg[6]_2 ;
  output [0:0]\a_reg_reg[6]_3 ;
  output [0:0]\a_reg_reg[6]_4 ;
  output [10:0]\p_reg_reg[10] ;
  input [1:0]W1_3_0_int_reg;
  input ap_clk;
  input [0:0]CO;
  input \p_reg_reg[3] ;
  input [4:0]input_2_val_read_reg_942_pp0_iter1_reg;
  input tmp_product__0_carry__0;
  input [7:0]\m_reg_reg[8] ;
  input [5:0]input_2_val_read_reg_942_pp0_iter1_reg_1;
  input \m_reg_reg[4] ;
  input \m_reg_reg[0] ;
  input \m_reg_reg[4]_0 ;
  input \m_reg_reg[0]_0 ;
  input \m_reg_reg[4]_1 ;
  input \m_reg_reg[0]_1 ;
  input [3:0]O;
  input [3:0]\p_reg_reg[10]_0 ;
  input [7:0]\a_reg_reg[7] ;

  wire [0:0]CO;
  wire [0:0]D;
  wire [3:0]DI;
  wire [3:0]O;
  wire [7:0]Q;
  wire [3:0]S;
  wire [2:0]\W1_2_0_int_reg_reg[0] ;
  wire [1:0]W1_3_0_int_reg;
  wire [0:0]\a_reg_reg[0] ;
  wire [0:0]\a_reg_reg[0]_0 ;
  wire [2:0]\a_reg_reg[2] ;
  wire [2:0]\a_reg_reg[2]_0 ;
  wire [2:0]\a_reg_reg[2]_1 ;
  wire [3:0]\a_reg_reg[6] ;
  wire [3:0]\a_reg_reg[6]_0 ;
  wire [3:0]\a_reg_reg[6]_1 ;
  wire [0:0]\a_reg_reg[6]_2 ;
  wire [0:0]\a_reg_reg[6]_3 ;
  wire [0:0]\a_reg_reg[6]_4 ;
  wire [7:0]\a_reg_reg[7] ;
  wire ap_clk;
  wire \b_reg_reg[0] ;
  wire [0:0]\b_reg_reg[0]_0 ;
  wire [2:0]\b_reg_reg[0]_1 ;
  wire \b_reg_reg[1] ;
  wire [2:0]\b_reg_reg[1]_0 ;
  wire [4:0]input_2_val_read_reg_942_pp0_iter1_reg;
  wire [5:0]input_2_val_read_reg_942_pp0_iter1_reg_1;
  wire \m_reg_reg[0] ;
  wire \m_reg_reg[0]_0 ;
  wire \m_reg_reg[0]_1 ;
  wire \m_reg_reg[4] ;
  wire \m_reg_reg[4]_0 ;
  wire \m_reg_reg[4]_1 ;
  wire [7:0]\m_reg_reg[8] ;
  wire [10:0]\p_reg_reg[10] ;
  wire [3:0]\p_reg_reg[10]_0 ;
  wire \p_reg_reg[3] ;
  wire tmp_product__0_carry__0;

  bd_0_hls_inst_0_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_155 train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_U
       (.CO(CO),
        .D(D),
        .DI(DI),
        .O(O),
        .Q(Q),
        .S(S),
        .\W1_2_0_int_reg_reg[0] (\W1_2_0_int_reg_reg[0] ),
        .W1_3_0_int_reg(W1_3_0_int_reg),
        .\a_reg_reg[0]_0 (\a_reg_reg[0] ),
        .\a_reg_reg[0]_1 (\a_reg_reg[0]_0 ),
        .\a_reg_reg[2]_0 (\a_reg_reg[2] ),
        .\a_reg_reg[2]_1 (\a_reg_reg[2]_0 ),
        .\a_reg_reg[2]_2 (\a_reg_reg[2]_1 ),
        .\a_reg_reg[6]_0 (\a_reg_reg[6] ),
        .\a_reg_reg[6]_1 (\a_reg_reg[6]_0 ),
        .\a_reg_reg[6]_2 (\a_reg_reg[6]_1 ),
        .\a_reg_reg[6]_3 (\a_reg_reg[6]_2 ),
        .\a_reg_reg[6]_4 (\a_reg_reg[6]_3 ),
        .\a_reg_reg[6]_5 (\a_reg_reg[6]_4 ),
        .\a_reg_reg[7]_0 (\a_reg_reg[7] ),
        .ap_clk(ap_clk),
        .\b_reg_reg[0]_0 (\b_reg_reg[0] ),
        .\b_reg_reg[0]_1 (\b_reg_reg[0]_0 ),
        .\b_reg_reg[0]_2 (\b_reg_reg[0]_1 ),
        .\b_reg_reg[1]_0 (\b_reg_reg[1] ),
        .\b_reg_reg[1]_1 (\b_reg_reg[1]_0 ),
        .input_2_val_read_reg_942_pp0_iter1_reg(input_2_val_read_reg_942_pp0_iter1_reg),
        .input_2_val_read_reg_942_pp0_iter1_reg_1(input_2_val_read_reg_942_pp0_iter1_reg_1),
        .\m_reg_reg[0]_0 (\m_reg_reg[0] ),
        .\m_reg_reg[0]_1 (\m_reg_reg[0]_0 ),
        .\m_reg_reg[0]_2 (\m_reg_reg[0]_1 ),
        .\m_reg_reg[4]_0 (\m_reg_reg[4] ),
        .\m_reg_reg[4]_1 (\m_reg_reg[4]_0 ),
        .\m_reg_reg[4]_2 (\m_reg_reg[4]_1 ),
        .\m_reg_reg[8]_0 (\m_reg_reg[8] ),
        .\p_reg_reg[10]_0 (\p_reg_reg[10] ),
        .\p_reg_reg[10]_1 (\p_reg_reg[10]_0 ),
        .\p_reg_reg[3]_0 (\p_reg_reg[3] ),
        .tmp_product__0_carry__0(tmp_product__0_carry__0));
endmodule

(* ORIG_REF_NAME = "train_step_mac_muladd_8s_2s_10s_11_4_1" *) 
module bd_0_hls_inst_0_train_step_mac_muladd_8s_2s_10s_11_4_1_111
   (\b_reg_reg[1] ,
    \b_reg_reg[0] ,
    \W1_4_0_int_reg_reg[0] ,
    \b_reg_reg[0]_0 ,
    \b_reg_reg[0]_1 ,
    S,
    DI,
    Q,
    \a_reg_reg[2] ,
    \a_reg_reg[6] ,
    \a_reg_reg[2]_0 ,
    \a_reg_reg[6]_0 ,
    \a_reg_reg[2]_1 ,
    \a_reg_reg[6]_1 ,
    \b_reg_reg[1]_0 ,
    D,
    \a_reg_reg[0] ,
    \a_reg_reg[0]_0 ,
    \a_reg_reg[6]_2 ,
    \a_reg_reg[6]_3 ,
    \a_reg_reg[6]_4 ,
    \p_reg_reg[10] ,
    W1_5_0_int_reg,
    ap_clk,
    CO,
    \p_reg_reg[3] ,
    input_4_val_read_reg_937_pp0_iter1_reg,
    tmp_product__0_carry__0,
    \m_reg_reg[8] ,
    input_4_val_read_reg_937_pp0_iter1_reg_2,
    \m_reg_reg[4] ,
    \m_reg_reg[0] ,
    \m_reg_reg[4]_0 ,
    \m_reg_reg[0]_0 ,
    \m_reg_reg[4]_1 ,
    \m_reg_reg[0]_1 ,
    O,
    \p_reg_reg[10]_0 ,
    \a_reg_reg[7] );
  output \b_reg_reg[1] ;
  output \b_reg_reg[0] ;
  output [2:0]\W1_4_0_int_reg_reg[0] ;
  output [0:0]\b_reg_reg[0]_0 ;
  output [2:0]\b_reg_reg[0]_1 ;
  output [3:0]S;
  output [3:0]DI;
  output [7:0]Q;
  output [2:0]\a_reg_reg[2] ;
  output [3:0]\a_reg_reg[6] ;
  output [2:0]\a_reg_reg[2]_0 ;
  output [3:0]\a_reg_reg[6]_0 ;
  output [2:0]\a_reg_reg[2]_1 ;
  output [3:0]\a_reg_reg[6]_1 ;
  output [2:0]\b_reg_reg[1]_0 ;
  output [0:0]D;
  output [0:0]\a_reg_reg[0] ;
  output [0:0]\a_reg_reg[0]_0 ;
  output [0:0]\a_reg_reg[6]_2 ;
  output [0:0]\a_reg_reg[6]_3 ;
  output [0:0]\a_reg_reg[6]_4 ;
  output [10:0]\p_reg_reg[10] ;
  input [1:0]W1_5_0_int_reg;
  input ap_clk;
  input [0:0]CO;
  input \p_reg_reg[3] ;
  input [4:0]input_4_val_read_reg_937_pp0_iter1_reg;
  input tmp_product__0_carry__0;
  input [7:0]\m_reg_reg[8] ;
  input [5:0]input_4_val_read_reg_937_pp0_iter1_reg_2;
  input \m_reg_reg[4] ;
  input \m_reg_reg[0] ;
  input \m_reg_reg[4]_0 ;
  input \m_reg_reg[0]_0 ;
  input \m_reg_reg[4]_1 ;
  input \m_reg_reg[0]_1 ;
  input [3:0]O;
  input [3:0]\p_reg_reg[10]_0 ;
  input [7:0]\a_reg_reg[7] ;

  wire [0:0]CO;
  wire [0:0]D;
  wire [3:0]DI;
  wire [3:0]O;
  wire [7:0]Q;
  wire [3:0]S;
  wire [2:0]\W1_4_0_int_reg_reg[0] ;
  wire [1:0]W1_5_0_int_reg;
  wire [0:0]\a_reg_reg[0] ;
  wire [0:0]\a_reg_reg[0]_0 ;
  wire [2:0]\a_reg_reg[2] ;
  wire [2:0]\a_reg_reg[2]_0 ;
  wire [2:0]\a_reg_reg[2]_1 ;
  wire [3:0]\a_reg_reg[6] ;
  wire [3:0]\a_reg_reg[6]_0 ;
  wire [3:0]\a_reg_reg[6]_1 ;
  wire [0:0]\a_reg_reg[6]_2 ;
  wire [0:0]\a_reg_reg[6]_3 ;
  wire [0:0]\a_reg_reg[6]_4 ;
  wire [7:0]\a_reg_reg[7] ;
  wire ap_clk;
  wire \b_reg_reg[0] ;
  wire [0:0]\b_reg_reg[0]_0 ;
  wire [2:0]\b_reg_reg[0]_1 ;
  wire \b_reg_reg[1] ;
  wire [2:0]\b_reg_reg[1]_0 ;
  wire [4:0]input_4_val_read_reg_937_pp0_iter1_reg;
  wire [5:0]input_4_val_read_reg_937_pp0_iter1_reg_2;
  wire \m_reg_reg[0] ;
  wire \m_reg_reg[0]_0 ;
  wire \m_reg_reg[0]_1 ;
  wire \m_reg_reg[4] ;
  wire \m_reg_reg[4]_0 ;
  wire \m_reg_reg[4]_1 ;
  wire [7:0]\m_reg_reg[8] ;
  wire [10:0]\p_reg_reg[10] ;
  wire [3:0]\p_reg_reg[10]_0 ;
  wire \p_reg_reg[3] ;
  wire tmp_product__0_carry__0;

  bd_0_hls_inst_0_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_154 train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_U
       (.CO(CO),
        .D(D),
        .DI(DI),
        .O(O),
        .Q(Q),
        .S(S),
        .\W1_4_0_int_reg_reg[0] (\W1_4_0_int_reg_reg[0] ),
        .W1_5_0_int_reg(W1_5_0_int_reg),
        .\a_reg_reg[0]_0 (\a_reg_reg[0] ),
        .\a_reg_reg[0]_1 (\a_reg_reg[0]_0 ),
        .\a_reg_reg[2]_0 (\a_reg_reg[2] ),
        .\a_reg_reg[2]_1 (\a_reg_reg[2]_0 ),
        .\a_reg_reg[2]_2 (\a_reg_reg[2]_1 ),
        .\a_reg_reg[6]_0 (\a_reg_reg[6] ),
        .\a_reg_reg[6]_1 (\a_reg_reg[6]_0 ),
        .\a_reg_reg[6]_2 (\a_reg_reg[6]_1 ),
        .\a_reg_reg[6]_3 (\a_reg_reg[6]_2 ),
        .\a_reg_reg[6]_4 (\a_reg_reg[6]_3 ),
        .\a_reg_reg[6]_5 (\a_reg_reg[6]_4 ),
        .\a_reg_reg[7]_0 (\a_reg_reg[7] ),
        .ap_clk(ap_clk),
        .\b_reg_reg[0]_0 (\b_reg_reg[0] ),
        .\b_reg_reg[0]_1 (\b_reg_reg[0]_0 ),
        .\b_reg_reg[0]_2 (\b_reg_reg[0]_1 ),
        .\b_reg_reg[1]_0 (\b_reg_reg[1] ),
        .\b_reg_reg[1]_1 (\b_reg_reg[1]_0 ),
        .input_4_val_read_reg_937_pp0_iter1_reg(input_4_val_read_reg_937_pp0_iter1_reg),
        .input_4_val_read_reg_937_pp0_iter1_reg_2(input_4_val_read_reg_937_pp0_iter1_reg_2),
        .\m_reg_reg[0]_0 (\m_reg_reg[0] ),
        .\m_reg_reg[0]_1 (\m_reg_reg[0]_0 ),
        .\m_reg_reg[0]_2 (\m_reg_reg[0]_1 ),
        .\m_reg_reg[4]_0 (\m_reg_reg[4] ),
        .\m_reg_reg[4]_1 (\m_reg_reg[4]_0 ),
        .\m_reg_reg[4]_2 (\m_reg_reg[4]_1 ),
        .\m_reg_reg[8]_0 (\m_reg_reg[8] ),
        .\p_reg_reg[10]_0 (\p_reg_reg[10] ),
        .\p_reg_reg[10]_1 (\p_reg_reg[10]_0 ),
        .\p_reg_reg[3]_0 (\p_reg_reg[3] ),
        .tmp_product__0_carry__0(tmp_product__0_carry__0));
endmodule

(* ORIG_REF_NAME = "train_step_mac_muladd_8s_2s_10s_11_4_1" *) 
module bd_0_hls_inst_0_train_step_mac_muladd_8s_2s_10s_11_4_1_112
   (\b_reg_reg[1] ,
    \b_reg_reg[0] ,
    \W1_6_0_int_reg_reg[0] ,
    \b_reg_reg[0]_0 ,
    \b_reg_reg[0]_1 ,
    S,
    DI,
    Q,
    \a_reg_reg[2] ,
    \a_reg_reg[6] ,
    \a_reg_reg[2]_0 ,
    \a_reg_reg[6]_0 ,
    \a_reg_reg[2]_1 ,
    \a_reg_reg[6]_1 ,
    \b_reg_reg[1]_0 ,
    \p_reg_reg[10] ,
    \p_reg_reg[10]_0 ,
    D,
    \a_reg_reg[0] ,
    \a_reg_reg[0]_0 ,
    \a_reg_reg[6]_2 ,
    \a_reg_reg[6]_3 ,
    \a_reg_reg[6]_4 ,
    W1_7_0_int_reg,
    ap_clk,
    CO,
    \p_reg_reg[3] ,
    input_6_val_read_reg_932_pp0_iter1_reg,
    tmp_product__0_carry__0,
    \m_reg_reg[8] ,
    input_6_val_read_reg_932_pp0_iter1_reg_3,
    \m_reg_reg[4] ,
    \m_reg_reg[0] ,
    \m_reg_reg[4]_0 ,
    \m_reg_reg[0]_0 ,
    \m_reg_reg[4]_1 ,
    \m_reg_reg[0]_1 ,
    \add_ln56_5_reg_1154_reg[11] ,
    O,
    \p_reg_reg[10]_1 ,
    \a_reg_reg[7] );
  output \b_reg_reg[1] ;
  output \b_reg_reg[0] ;
  output [2:0]\W1_6_0_int_reg_reg[0] ;
  output [0:0]\b_reg_reg[0]_0 ;
  output [2:0]\b_reg_reg[0]_1 ;
  output [3:0]S;
  output [3:0]DI;
  output [7:0]Q;
  output [2:0]\a_reg_reg[2] ;
  output [3:0]\a_reg_reg[6] ;
  output [2:0]\a_reg_reg[2]_0 ;
  output [3:0]\a_reg_reg[6]_0 ;
  output [2:0]\a_reg_reg[2]_1 ;
  output [3:0]\a_reg_reg[6]_1 ;
  output [2:0]\b_reg_reg[1]_0 ;
  output [0:0]\p_reg_reg[10] ;
  output [10:0]\p_reg_reg[10]_0 ;
  output [0:0]D;
  output [0:0]\a_reg_reg[0] ;
  output [0:0]\a_reg_reg[0]_0 ;
  output [0:0]\a_reg_reg[6]_2 ;
  output [0:0]\a_reg_reg[6]_3 ;
  output [0:0]\a_reg_reg[6]_4 ;
  input [1:0]W1_7_0_int_reg;
  input ap_clk;
  input [0:0]CO;
  input \p_reg_reg[3] ;
  input [4:0]input_6_val_read_reg_932_pp0_iter1_reg;
  input tmp_product__0_carry__0;
  input [7:0]\m_reg_reg[8] ;
  input [5:0]input_6_val_read_reg_932_pp0_iter1_reg_3;
  input \m_reg_reg[4] ;
  input \m_reg_reg[0] ;
  input \m_reg_reg[4]_0 ;
  input \m_reg_reg[0]_0 ;
  input \m_reg_reg[4]_1 ;
  input \m_reg_reg[0]_1 ;
  input [0:0]\add_ln56_5_reg_1154_reg[11] ;
  input [3:0]O;
  input [3:0]\p_reg_reg[10]_1 ;
  input [7:0]\a_reg_reg[7] ;

  wire [0:0]CO;
  wire [0:0]D;
  wire [3:0]DI;
  wire [3:0]O;
  wire [7:0]Q;
  wire [3:0]S;
  wire [2:0]\W1_6_0_int_reg_reg[0] ;
  wire [1:0]W1_7_0_int_reg;
  wire [0:0]\a_reg_reg[0] ;
  wire [0:0]\a_reg_reg[0]_0 ;
  wire [2:0]\a_reg_reg[2] ;
  wire [2:0]\a_reg_reg[2]_0 ;
  wire [2:0]\a_reg_reg[2]_1 ;
  wire [3:0]\a_reg_reg[6] ;
  wire [3:0]\a_reg_reg[6]_0 ;
  wire [3:0]\a_reg_reg[6]_1 ;
  wire [0:0]\a_reg_reg[6]_2 ;
  wire [0:0]\a_reg_reg[6]_3 ;
  wire [0:0]\a_reg_reg[6]_4 ;
  wire [7:0]\a_reg_reg[7] ;
  wire [0:0]\add_ln56_5_reg_1154_reg[11] ;
  wire ap_clk;
  wire \b_reg_reg[0] ;
  wire [0:0]\b_reg_reg[0]_0 ;
  wire [2:0]\b_reg_reg[0]_1 ;
  wire \b_reg_reg[1] ;
  wire [2:0]\b_reg_reg[1]_0 ;
  wire [4:0]input_6_val_read_reg_932_pp0_iter1_reg;
  wire [5:0]input_6_val_read_reg_932_pp0_iter1_reg_3;
  wire \m_reg_reg[0] ;
  wire \m_reg_reg[0]_0 ;
  wire \m_reg_reg[0]_1 ;
  wire \m_reg_reg[4] ;
  wire \m_reg_reg[4]_0 ;
  wire \m_reg_reg[4]_1 ;
  wire [7:0]\m_reg_reg[8] ;
  wire [0:0]\p_reg_reg[10] ;
  wire [10:0]\p_reg_reg[10]_0 ;
  wire [3:0]\p_reg_reg[10]_1 ;
  wire \p_reg_reg[3] ;
  wire tmp_product__0_carry__0;

  bd_0_hls_inst_0_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_153 train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_U
       (.CO(CO),
        .D(D),
        .DI(DI),
        .O(O),
        .Q(Q),
        .S(S),
        .\W1_6_0_int_reg_reg[0] (\W1_6_0_int_reg_reg[0] ),
        .W1_7_0_int_reg(W1_7_0_int_reg),
        .\a_reg_reg[0]_0 (\a_reg_reg[0] ),
        .\a_reg_reg[0]_1 (\a_reg_reg[0]_0 ),
        .\a_reg_reg[2]_0 (\a_reg_reg[2] ),
        .\a_reg_reg[2]_1 (\a_reg_reg[2]_0 ),
        .\a_reg_reg[2]_2 (\a_reg_reg[2]_1 ),
        .\a_reg_reg[6]_0 (\a_reg_reg[6] ),
        .\a_reg_reg[6]_1 (\a_reg_reg[6]_0 ),
        .\a_reg_reg[6]_2 (\a_reg_reg[6]_1 ),
        .\a_reg_reg[6]_3 (\a_reg_reg[6]_2 ),
        .\a_reg_reg[6]_4 (\a_reg_reg[6]_3 ),
        .\a_reg_reg[6]_5 (\a_reg_reg[6]_4 ),
        .\a_reg_reg[7]_0 (\a_reg_reg[7] ),
        .\add_ln56_5_reg_1154_reg[11] (\add_ln56_5_reg_1154_reg[11] ),
        .ap_clk(ap_clk),
        .\b_reg_reg[0]_0 (\b_reg_reg[0] ),
        .\b_reg_reg[0]_1 (\b_reg_reg[0]_0 ),
        .\b_reg_reg[0]_2 (\b_reg_reg[0]_1 ),
        .\b_reg_reg[1]_0 (\b_reg_reg[1] ),
        .\b_reg_reg[1]_1 (\b_reg_reg[1]_0 ),
        .input_6_val_read_reg_932_pp0_iter1_reg(input_6_val_read_reg_932_pp0_iter1_reg),
        .input_6_val_read_reg_932_pp0_iter1_reg_3(input_6_val_read_reg_932_pp0_iter1_reg_3),
        .\m_reg_reg[0]_0 (\m_reg_reg[0] ),
        .\m_reg_reg[0]_1 (\m_reg_reg[0]_0 ),
        .\m_reg_reg[0]_2 (\m_reg_reg[0]_1 ),
        .\m_reg_reg[4]_0 (\m_reg_reg[4] ),
        .\m_reg_reg[4]_1 (\m_reg_reg[4]_0 ),
        .\m_reg_reg[4]_2 (\m_reg_reg[4]_1 ),
        .\m_reg_reg[8]_0 (\m_reg_reg[8] ),
        .\p_reg_reg[10]_0 (\p_reg_reg[10] ),
        .\p_reg_reg[10]_1 (\p_reg_reg[10]_0 ),
        .\p_reg_reg[10]_2 (\p_reg_reg[10]_1 ),
        .\p_reg_reg[3]_0 (\p_reg_reg[3] ),
        .tmp_product__0_carry__0(tmp_product__0_carry__0));
endmodule

(* ORIG_REF_NAME = "train_step_mac_muladd_8s_2s_10s_11_4_1" *) 
module bd_0_hls_inst_0_train_step_mac_muladd_8s_2s_10s_11_4_1_113
   (\b_reg_reg[1] ,
    \b_reg_reg[0] ,
    \W1_1_1_int_reg_reg[0] ,
    \b_reg_reg[0]_0 ,
    \b_reg_reg[0]_1 ,
    S,
    DI,
    \b_reg_reg[1]_0 ,
    \p_reg_reg[10] ,
    W1_0_1_int_reg,
    ap_clk,
    CO,
    \m_reg_reg[4] ,
    \m_reg_reg[8] ,
    \m_reg_reg[8]_0 ,
    \p_reg_reg[3] ,
    input_1_val_read_reg_947_pp0_iter1_reg,
    tmp_product__0_carry__0,
    Q,
    input_1_val_read_reg_947_pp0_iter1_reg_0,
    \m_reg_reg[8]_1 ,
    O,
    \p_reg_reg[10]_0 ,
    D);
  output \b_reg_reg[1] ;
  output \b_reg_reg[0] ;
  output [2:0]\W1_1_1_int_reg_reg[0] ;
  output [0:0]\b_reg_reg[0]_0 ;
  output [2:0]\b_reg_reg[0]_1 ;
  output [3:0]S;
  output [3:0]DI;
  output [2:0]\b_reg_reg[1]_0 ;
  output [10:0]\p_reg_reg[10] ;
  input [1:0]W1_0_1_int_reg;
  input ap_clk;
  input [0:0]CO;
  input [2:0]\m_reg_reg[4] ;
  input [0:0]\m_reg_reg[8] ;
  input [3:0]\m_reg_reg[8]_0 ;
  input \p_reg_reg[3] ;
  input [4:0]input_1_val_read_reg_947_pp0_iter1_reg;
  input tmp_product__0_carry__0;
  input [7:0]Q;
  input [5:0]input_1_val_read_reg_947_pp0_iter1_reg_0;
  input [7:0]\m_reg_reg[8]_1 ;
  input [3:0]O;
  input [3:0]\p_reg_reg[10]_0 ;
  input [0:0]D;

  wire [0:0]CO;
  wire [0:0]D;
  wire [3:0]DI;
  wire [3:0]O;
  wire [7:0]Q;
  wire [3:0]S;
  wire [1:0]W1_0_1_int_reg;
  wire [2:0]\W1_1_1_int_reg_reg[0] ;
  wire ap_clk;
  wire \b_reg_reg[0] ;
  wire [0:0]\b_reg_reg[0]_0 ;
  wire [2:0]\b_reg_reg[0]_1 ;
  wire \b_reg_reg[1] ;
  wire [2:0]\b_reg_reg[1]_0 ;
  wire [4:0]input_1_val_read_reg_947_pp0_iter1_reg;
  wire [5:0]input_1_val_read_reg_947_pp0_iter1_reg_0;
  wire [2:0]\m_reg_reg[4] ;
  wire [0:0]\m_reg_reg[8] ;
  wire [3:0]\m_reg_reg[8]_0 ;
  wire [7:0]\m_reg_reg[8]_1 ;
  wire [10:0]\p_reg_reg[10] ;
  wire [3:0]\p_reg_reg[10]_0 ;
  wire \p_reg_reg[3] ;
  wire tmp_product__0_carry__0;

  bd_0_hls_inst_0_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_152 train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_U
       (.CO(CO),
        .D(D),
        .DI(DI),
        .O(O),
        .Q(Q),
        .S(S),
        .W1_0_1_int_reg(W1_0_1_int_reg),
        .\W1_1_1_int_reg_reg[0] (\W1_1_1_int_reg_reg[0] ),
        .ap_clk(ap_clk),
        .\b_reg_reg[0]_0 (\b_reg_reg[0] ),
        .\b_reg_reg[0]_1 (\b_reg_reg[0]_0 ),
        .\b_reg_reg[0]_2 (\b_reg_reg[0]_1 ),
        .\b_reg_reg[1]_0 (\b_reg_reg[1] ),
        .\b_reg_reg[1]_1 (\b_reg_reg[1]_0 ),
        .input_1_val_read_reg_947_pp0_iter1_reg(input_1_val_read_reg_947_pp0_iter1_reg),
        .input_1_val_read_reg_947_pp0_iter1_reg_0(input_1_val_read_reg_947_pp0_iter1_reg_0),
        .\m_reg_reg[4]_0 (\m_reg_reg[4] ),
        .\m_reg_reg[8]_0 (\m_reg_reg[8] ),
        .\m_reg_reg[8]_1 (\m_reg_reg[8]_0 ),
        .\m_reg_reg[8]_2 (\m_reg_reg[8]_1 ),
        .\p_reg_reg[10]_0 (\p_reg_reg[10] ),
        .\p_reg_reg[10]_1 (\p_reg_reg[10]_0 ),
        .\p_reg_reg[3]_0 (\p_reg_reg[3] ),
        .tmp_product__0_carry__0(tmp_product__0_carry__0));
endmodule

(* ORIG_REF_NAME = "train_step_mac_muladd_8s_2s_10s_11_4_1" *) 
module bd_0_hls_inst_0_train_step_mac_muladd_8s_2s_10s_11_4_1_114
   (\b_reg_reg[1] ,
    \b_reg_reg[0] ,
    \W1_2_1_int_reg_reg[0] ,
    \b_reg_reg[0]_0 ,
    \b_reg_reg[0]_1 ,
    S,
    DI,
    \b_reg_reg[1]_0 ,
    \p_reg_reg[10] ,
    W1_3_1_int_reg,
    ap_clk,
    CO,
    \m_reg_reg[4] ,
    \m_reg_reg[8] ,
    \m_reg_reg[8]_0 ,
    \p_reg_reg[3] ,
    input_2_val_read_reg_942_pp0_iter1_reg,
    tmp_product__0_carry__0,
    \m_reg_reg[8]_1 ,
    input_2_val_read_reg_942_pp0_iter1_reg_1,
    Q,
    O,
    \p_reg_reg[10]_0 ,
    D);
  output \b_reg_reg[1] ;
  output \b_reg_reg[0] ;
  output [2:0]\W1_2_1_int_reg_reg[0] ;
  output [0:0]\b_reg_reg[0]_0 ;
  output [2:0]\b_reg_reg[0]_1 ;
  output [3:0]S;
  output [3:0]DI;
  output [2:0]\b_reg_reg[1]_0 ;
  output [10:0]\p_reg_reg[10] ;
  input [1:0]W1_3_1_int_reg;
  input ap_clk;
  input [0:0]CO;
  input [2:0]\m_reg_reg[4] ;
  input [0:0]\m_reg_reg[8] ;
  input [3:0]\m_reg_reg[8]_0 ;
  input \p_reg_reg[3] ;
  input [4:0]input_2_val_read_reg_942_pp0_iter1_reg;
  input tmp_product__0_carry__0;
  input [7:0]\m_reg_reg[8]_1 ;
  input [5:0]input_2_val_read_reg_942_pp0_iter1_reg_1;
  input [7:0]Q;
  input [3:0]O;
  input [3:0]\p_reg_reg[10]_0 ;
  input [0:0]D;

  wire [0:0]CO;
  wire [0:0]D;
  wire [3:0]DI;
  wire [3:0]O;
  wire [7:0]Q;
  wire [3:0]S;
  wire [2:0]\W1_2_1_int_reg_reg[0] ;
  wire [1:0]W1_3_1_int_reg;
  wire ap_clk;
  wire \b_reg_reg[0] ;
  wire [0:0]\b_reg_reg[0]_0 ;
  wire [2:0]\b_reg_reg[0]_1 ;
  wire \b_reg_reg[1] ;
  wire [2:0]\b_reg_reg[1]_0 ;
  wire [4:0]input_2_val_read_reg_942_pp0_iter1_reg;
  wire [5:0]input_2_val_read_reg_942_pp0_iter1_reg_1;
  wire [2:0]\m_reg_reg[4] ;
  wire [0:0]\m_reg_reg[8] ;
  wire [3:0]\m_reg_reg[8]_0 ;
  wire [7:0]\m_reg_reg[8]_1 ;
  wire [10:0]\p_reg_reg[10] ;
  wire [3:0]\p_reg_reg[10]_0 ;
  wire \p_reg_reg[3] ;
  wire tmp_product__0_carry__0;

  bd_0_hls_inst_0_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_151 train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_U
       (.CO(CO),
        .D(D),
        .DI(DI),
        .O(O),
        .Q(Q),
        .S(S),
        .\W1_2_1_int_reg_reg[0] (\W1_2_1_int_reg_reg[0] ),
        .W1_3_1_int_reg(W1_3_1_int_reg),
        .ap_clk(ap_clk),
        .\b_reg_reg[0]_0 (\b_reg_reg[0] ),
        .\b_reg_reg[0]_1 (\b_reg_reg[0]_0 ),
        .\b_reg_reg[0]_2 (\b_reg_reg[0]_1 ),
        .\b_reg_reg[1]_0 (\b_reg_reg[1] ),
        .\b_reg_reg[1]_1 (\b_reg_reg[1]_0 ),
        .input_2_val_read_reg_942_pp0_iter1_reg(input_2_val_read_reg_942_pp0_iter1_reg),
        .input_2_val_read_reg_942_pp0_iter1_reg_1(input_2_val_read_reg_942_pp0_iter1_reg_1),
        .\m_reg_reg[4]_0 (\m_reg_reg[4] ),
        .\m_reg_reg[8]_0 (\m_reg_reg[8] ),
        .\m_reg_reg[8]_1 (\m_reg_reg[8]_0 ),
        .\m_reg_reg[8]_2 (\m_reg_reg[8]_1 ),
        .\p_reg_reg[10]_0 (\p_reg_reg[10] ),
        .\p_reg_reg[10]_1 (\p_reg_reg[10]_0 ),
        .\p_reg_reg[3]_0 (\p_reg_reg[3] ),
        .tmp_product__0_carry__0(tmp_product__0_carry__0));
endmodule

(* ORIG_REF_NAME = "train_step_mac_muladd_8s_2s_10s_11_4_1" *) 
module bd_0_hls_inst_0_train_step_mac_muladd_8s_2s_10s_11_4_1_115
   (\b_reg_reg[1] ,
    \b_reg_reg[0] ,
    \W1_4_1_int_reg_reg[0] ,
    \b_reg_reg[0]_0 ,
    \b_reg_reg[0]_1 ,
    S,
    DI,
    \b_reg_reg[1]_0 ,
    \p_reg_reg[10] ,
    W1_5_1_int_reg,
    ap_clk,
    CO,
    \m_reg_reg[4] ,
    \m_reg_reg[8] ,
    \m_reg_reg[8]_0 ,
    \p_reg_reg[3] ,
    input_4_val_read_reg_937_pp0_iter1_reg,
    tmp_product__0_carry__0,
    \m_reg_reg[8]_1 ,
    input_4_val_read_reg_937_pp0_iter1_reg_2,
    Q,
    O,
    \p_reg_reg[10]_0 ,
    D);
  output \b_reg_reg[1] ;
  output \b_reg_reg[0] ;
  output [2:0]\W1_4_1_int_reg_reg[0] ;
  output [0:0]\b_reg_reg[0]_0 ;
  output [2:0]\b_reg_reg[0]_1 ;
  output [3:0]S;
  output [3:0]DI;
  output [2:0]\b_reg_reg[1]_0 ;
  output [10:0]\p_reg_reg[10] ;
  input [1:0]W1_5_1_int_reg;
  input ap_clk;
  input [0:0]CO;
  input [2:0]\m_reg_reg[4] ;
  input [0:0]\m_reg_reg[8] ;
  input [3:0]\m_reg_reg[8]_0 ;
  input \p_reg_reg[3] ;
  input [4:0]input_4_val_read_reg_937_pp0_iter1_reg;
  input tmp_product__0_carry__0;
  input [7:0]\m_reg_reg[8]_1 ;
  input [5:0]input_4_val_read_reg_937_pp0_iter1_reg_2;
  input [7:0]Q;
  input [3:0]O;
  input [3:0]\p_reg_reg[10]_0 ;
  input [0:0]D;

  wire [0:0]CO;
  wire [0:0]D;
  wire [3:0]DI;
  wire [3:0]O;
  wire [7:0]Q;
  wire [3:0]S;
  wire [2:0]\W1_4_1_int_reg_reg[0] ;
  wire [1:0]W1_5_1_int_reg;
  wire ap_clk;
  wire \b_reg_reg[0] ;
  wire [0:0]\b_reg_reg[0]_0 ;
  wire [2:0]\b_reg_reg[0]_1 ;
  wire \b_reg_reg[1] ;
  wire [2:0]\b_reg_reg[1]_0 ;
  wire [4:0]input_4_val_read_reg_937_pp0_iter1_reg;
  wire [5:0]input_4_val_read_reg_937_pp0_iter1_reg_2;
  wire [2:0]\m_reg_reg[4] ;
  wire [0:0]\m_reg_reg[8] ;
  wire [3:0]\m_reg_reg[8]_0 ;
  wire [7:0]\m_reg_reg[8]_1 ;
  wire [10:0]\p_reg_reg[10] ;
  wire [3:0]\p_reg_reg[10]_0 ;
  wire \p_reg_reg[3] ;
  wire tmp_product__0_carry__0;

  bd_0_hls_inst_0_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_150 train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_U
       (.CO(CO),
        .D(D),
        .DI(DI),
        .O(O),
        .Q(Q),
        .S(S),
        .\W1_4_1_int_reg_reg[0] (\W1_4_1_int_reg_reg[0] ),
        .W1_5_1_int_reg(W1_5_1_int_reg),
        .ap_clk(ap_clk),
        .\b_reg_reg[0]_0 (\b_reg_reg[0] ),
        .\b_reg_reg[0]_1 (\b_reg_reg[0]_0 ),
        .\b_reg_reg[0]_2 (\b_reg_reg[0]_1 ),
        .\b_reg_reg[1]_0 (\b_reg_reg[1] ),
        .\b_reg_reg[1]_1 (\b_reg_reg[1]_0 ),
        .input_4_val_read_reg_937_pp0_iter1_reg(input_4_val_read_reg_937_pp0_iter1_reg),
        .input_4_val_read_reg_937_pp0_iter1_reg_2(input_4_val_read_reg_937_pp0_iter1_reg_2),
        .\m_reg_reg[4]_0 (\m_reg_reg[4] ),
        .\m_reg_reg[8]_0 (\m_reg_reg[8] ),
        .\m_reg_reg[8]_1 (\m_reg_reg[8]_0 ),
        .\m_reg_reg[8]_2 (\m_reg_reg[8]_1 ),
        .\p_reg_reg[10]_0 (\p_reg_reg[10] ),
        .\p_reg_reg[10]_1 (\p_reg_reg[10]_0 ),
        .\p_reg_reg[3]_0 (\p_reg_reg[3] ),
        .tmp_product__0_carry__0(tmp_product__0_carry__0));
endmodule

(* ORIG_REF_NAME = "train_step_mac_muladd_8s_2s_10s_11_4_1" *) 
module bd_0_hls_inst_0_train_step_mac_muladd_8s_2s_10s_11_4_1_116
   (\b_reg_reg[1] ,
    \b_reg_reg[0] ,
    \W1_6_1_int_reg_reg[0] ,
    \b_reg_reg[0]_0 ,
    \b_reg_reg[0]_1 ,
    S,
    DI,
    \b_reg_reg[1]_0 ,
    \p_reg_reg[10] ,
    \p_reg_reg[10]_0 ,
    W1_7_1_int_reg,
    ap_clk,
    CO,
    \m_reg_reg[4] ,
    \m_reg_reg[8] ,
    \m_reg_reg[8]_0 ,
    \p_reg_reg[3] ,
    input_6_val_read_reg_932_pp0_iter1_reg,
    tmp_product__0_carry__0,
    \m_reg_reg[8]_1 ,
    input_6_val_read_reg_932_pp0_iter1_reg_3,
    Q,
    \add_ln56_12_reg_1169_reg[11] ,
    O,
    \p_reg_reg[10]_1 ,
    D);
  output \b_reg_reg[1] ;
  output \b_reg_reg[0] ;
  output [2:0]\W1_6_1_int_reg_reg[0] ;
  output [0:0]\b_reg_reg[0]_0 ;
  output [2:0]\b_reg_reg[0]_1 ;
  output [3:0]S;
  output [3:0]DI;
  output [2:0]\b_reg_reg[1]_0 ;
  output [0:0]\p_reg_reg[10] ;
  output [10:0]\p_reg_reg[10]_0 ;
  input [1:0]W1_7_1_int_reg;
  input ap_clk;
  input [0:0]CO;
  input [2:0]\m_reg_reg[4] ;
  input [0:0]\m_reg_reg[8] ;
  input [3:0]\m_reg_reg[8]_0 ;
  input \p_reg_reg[3] ;
  input [4:0]input_6_val_read_reg_932_pp0_iter1_reg;
  input tmp_product__0_carry__0;
  input [7:0]\m_reg_reg[8]_1 ;
  input [5:0]input_6_val_read_reg_932_pp0_iter1_reg_3;
  input [7:0]Q;
  input [0:0]\add_ln56_12_reg_1169_reg[11] ;
  input [3:0]O;
  input [3:0]\p_reg_reg[10]_1 ;
  input [0:0]D;

  wire [0:0]CO;
  wire [0:0]D;
  wire [3:0]DI;
  wire [3:0]O;
  wire [7:0]Q;
  wire [3:0]S;
  wire [2:0]\W1_6_1_int_reg_reg[0] ;
  wire [1:0]W1_7_1_int_reg;
  wire [0:0]\add_ln56_12_reg_1169_reg[11] ;
  wire ap_clk;
  wire \b_reg_reg[0] ;
  wire [0:0]\b_reg_reg[0]_0 ;
  wire [2:0]\b_reg_reg[0]_1 ;
  wire \b_reg_reg[1] ;
  wire [2:0]\b_reg_reg[1]_0 ;
  wire [4:0]input_6_val_read_reg_932_pp0_iter1_reg;
  wire [5:0]input_6_val_read_reg_932_pp0_iter1_reg_3;
  wire [2:0]\m_reg_reg[4] ;
  wire [0:0]\m_reg_reg[8] ;
  wire [3:0]\m_reg_reg[8]_0 ;
  wire [7:0]\m_reg_reg[8]_1 ;
  wire [0:0]\p_reg_reg[10] ;
  wire [10:0]\p_reg_reg[10]_0 ;
  wire [3:0]\p_reg_reg[10]_1 ;
  wire \p_reg_reg[3] ;
  wire tmp_product__0_carry__0;

  bd_0_hls_inst_0_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_149 train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_U
       (.CO(CO),
        .D(D),
        .DI(DI),
        .O(O),
        .Q(Q),
        .S(S),
        .\W1_6_1_int_reg_reg[0] (\W1_6_1_int_reg_reg[0] ),
        .W1_7_1_int_reg(W1_7_1_int_reg),
        .\add_ln56_12_reg_1169_reg[11] (\add_ln56_12_reg_1169_reg[11] ),
        .ap_clk(ap_clk),
        .\b_reg_reg[0]_0 (\b_reg_reg[0] ),
        .\b_reg_reg[0]_1 (\b_reg_reg[0]_0 ),
        .\b_reg_reg[0]_2 (\b_reg_reg[0]_1 ),
        .\b_reg_reg[1]_0 (\b_reg_reg[1] ),
        .\b_reg_reg[1]_1 (\b_reg_reg[1]_0 ),
        .input_6_val_read_reg_932_pp0_iter1_reg(input_6_val_read_reg_932_pp0_iter1_reg),
        .input_6_val_read_reg_932_pp0_iter1_reg_3(input_6_val_read_reg_932_pp0_iter1_reg_3),
        .\m_reg_reg[4]_0 (\m_reg_reg[4] ),
        .\m_reg_reg[8]_0 (\m_reg_reg[8] ),
        .\m_reg_reg[8]_1 (\m_reg_reg[8]_0 ),
        .\m_reg_reg[8]_2 (\m_reg_reg[8]_1 ),
        .\p_reg_reg[10]_0 (\p_reg_reg[10] ),
        .\p_reg_reg[10]_1 (\p_reg_reg[10]_0 ),
        .\p_reg_reg[10]_2 (\p_reg_reg[10]_1 ),
        .\p_reg_reg[3]_0 (\p_reg_reg[3] ),
        .tmp_product__0_carry__0(tmp_product__0_carry__0));
endmodule

(* ORIG_REF_NAME = "train_step_mac_muladd_8s_2s_10s_11_4_1" *) 
module bd_0_hls_inst_0_train_step_mac_muladd_8s_2s_10s_11_4_1_117
   (\b_reg_reg[1] ,
    \b_reg_reg[0] ,
    \W1_1_2_int_reg_reg[0] ,
    \b_reg_reg[0]_0 ,
    \b_reg_reg[0]_1 ,
    S,
    DI,
    \b_reg_reg[1]_0 ,
    \p_reg_reg[10] ,
    W1_0_2_int_reg,
    ap_clk,
    CO,
    \m_reg_reg[4] ,
    \m_reg_reg[8] ,
    \m_reg_reg[8]_0 ,
    \p_reg_reg[3] ,
    input_1_val_read_reg_947_pp0_iter1_reg,
    tmp_product__0_carry__0,
    Q,
    input_1_val_read_reg_947_pp0_iter1_reg_0,
    \m_reg_reg[8]_1 ,
    O,
    \p_reg_reg[10]_0 ,
    D);
  output \b_reg_reg[1] ;
  output \b_reg_reg[0] ;
  output [2:0]\W1_1_2_int_reg_reg[0] ;
  output [0:0]\b_reg_reg[0]_0 ;
  output [2:0]\b_reg_reg[0]_1 ;
  output [3:0]S;
  output [3:0]DI;
  output [2:0]\b_reg_reg[1]_0 ;
  output [10:0]\p_reg_reg[10] ;
  input [1:0]W1_0_2_int_reg;
  input ap_clk;
  input [0:0]CO;
  input [2:0]\m_reg_reg[4] ;
  input [0:0]\m_reg_reg[8] ;
  input [3:0]\m_reg_reg[8]_0 ;
  input \p_reg_reg[3] ;
  input [4:0]input_1_val_read_reg_947_pp0_iter1_reg;
  input tmp_product__0_carry__0;
  input [7:0]Q;
  input [5:0]input_1_val_read_reg_947_pp0_iter1_reg_0;
  input [7:0]\m_reg_reg[8]_1 ;
  input [3:0]O;
  input [3:0]\p_reg_reg[10]_0 ;
  input [0:0]D;

  wire [0:0]CO;
  wire [0:0]D;
  wire [3:0]DI;
  wire [3:0]O;
  wire [7:0]Q;
  wire [3:0]S;
  wire [1:0]W1_0_2_int_reg;
  wire [2:0]\W1_1_2_int_reg_reg[0] ;
  wire ap_clk;
  wire \b_reg_reg[0] ;
  wire [0:0]\b_reg_reg[0]_0 ;
  wire [2:0]\b_reg_reg[0]_1 ;
  wire \b_reg_reg[1] ;
  wire [2:0]\b_reg_reg[1]_0 ;
  wire [4:0]input_1_val_read_reg_947_pp0_iter1_reg;
  wire [5:0]input_1_val_read_reg_947_pp0_iter1_reg_0;
  wire [2:0]\m_reg_reg[4] ;
  wire [0:0]\m_reg_reg[8] ;
  wire [3:0]\m_reg_reg[8]_0 ;
  wire [7:0]\m_reg_reg[8]_1 ;
  wire [10:0]\p_reg_reg[10] ;
  wire [3:0]\p_reg_reg[10]_0 ;
  wire \p_reg_reg[3] ;
  wire tmp_product__0_carry__0;

  bd_0_hls_inst_0_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_148 train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_U
       (.CO(CO),
        .D(D),
        .DI(DI),
        .O(O),
        .Q(Q),
        .S(S),
        .W1_0_2_int_reg(W1_0_2_int_reg),
        .\W1_1_2_int_reg_reg[0] (\W1_1_2_int_reg_reg[0] ),
        .ap_clk(ap_clk),
        .\b_reg_reg[0]_0 (\b_reg_reg[0] ),
        .\b_reg_reg[0]_1 (\b_reg_reg[0]_0 ),
        .\b_reg_reg[0]_2 (\b_reg_reg[0]_1 ),
        .\b_reg_reg[1]_0 (\b_reg_reg[1] ),
        .\b_reg_reg[1]_1 (\b_reg_reg[1]_0 ),
        .input_1_val_read_reg_947_pp0_iter1_reg(input_1_val_read_reg_947_pp0_iter1_reg),
        .input_1_val_read_reg_947_pp0_iter1_reg_0(input_1_val_read_reg_947_pp0_iter1_reg_0),
        .\m_reg_reg[4]_0 (\m_reg_reg[4] ),
        .\m_reg_reg[8]_0 (\m_reg_reg[8] ),
        .\m_reg_reg[8]_1 (\m_reg_reg[8]_0 ),
        .\m_reg_reg[8]_2 (\m_reg_reg[8]_1 ),
        .\p_reg_reg[10]_0 (\p_reg_reg[10] ),
        .\p_reg_reg[10]_1 (\p_reg_reg[10]_0 ),
        .\p_reg_reg[3]_0 (\p_reg_reg[3] ),
        .tmp_product__0_carry__0(tmp_product__0_carry__0));
endmodule

(* ORIG_REF_NAME = "train_step_mac_muladd_8s_2s_10s_11_4_1" *) 
module bd_0_hls_inst_0_train_step_mac_muladd_8s_2s_10s_11_4_1_118
   (\b_reg_reg[1] ,
    \b_reg_reg[0] ,
    \W1_2_2_int_reg_reg[0] ,
    \b_reg_reg[0]_0 ,
    \b_reg_reg[0]_1 ,
    S,
    DI,
    \b_reg_reg[1]_0 ,
    \p_reg_reg[10] ,
    W1_3_2_int_reg,
    ap_clk,
    CO,
    \m_reg_reg[4] ,
    \m_reg_reg[8] ,
    \m_reg_reg[8]_0 ,
    \p_reg_reg[3] ,
    input_2_val_read_reg_942_pp0_iter1_reg,
    tmp_product__0_carry__0,
    \m_reg_reg[8]_1 ,
    input_2_val_read_reg_942_pp0_iter1_reg_1,
    Q,
    O,
    \p_reg_reg[10]_0 ,
    D);
  output \b_reg_reg[1] ;
  output \b_reg_reg[0] ;
  output [2:0]\W1_2_2_int_reg_reg[0] ;
  output [0:0]\b_reg_reg[0]_0 ;
  output [2:0]\b_reg_reg[0]_1 ;
  output [3:0]S;
  output [3:0]DI;
  output [2:0]\b_reg_reg[1]_0 ;
  output [10:0]\p_reg_reg[10] ;
  input [1:0]W1_3_2_int_reg;
  input ap_clk;
  input [0:0]CO;
  input [2:0]\m_reg_reg[4] ;
  input [0:0]\m_reg_reg[8] ;
  input [3:0]\m_reg_reg[8]_0 ;
  input \p_reg_reg[3] ;
  input [4:0]input_2_val_read_reg_942_pp0_iter1_reg;
  input tmp_product__0_carry__0;
  input [7:0]\m_reg_reg[8]_1 ;
  input [5:0]input_2_val_read_reg_942_pp0_iter1_reg_1;
  input [7:0]Q;
  input [3:0]O;
  input [3:0]\p_reg_reg[10]_0 ;
  input [0:0]D;

  wire [0:0]CO;
  wire [0:0]D;
  wire [3:0]DI;
  wire [3:0]O;
  wire [7:0]Q;
  wire [3:0]S;
  wire [2:0]\W1_2_2_int_reg_reg[0] ;
  wire [1:0]W1_3_2_int_reg;
  wire ap_clk;
  wire \b_reg_reg[0] ;
  wire [0:0]\b_reg_reg[0]_0 ;
  wire [2:0]\b_reg_reg[0]_1 ;
  wire \b_reg_reg[1] ;
  wire [2:0]\b_reg_reg[1]_0 ;
  wire [4:0]input_2_val_read_reg_942_pp0_iter1_reg;
  wire [5:0]input_2_val_read_reg_942_pp0_iter1_reg_1;
  wire [2:0]\m_reg_reg[4] ;
  wire [0:0]\m_reg_reg[8] ;
  wire [3:0]\m_reg_reg[8]_0 ;
  wire [7:0]\m_reg_reg[8]_1 ;
  wire [10:0]\p_reg_reg[10] ;
  wire [3:0]\p_reg_reg[10]_0 ;
  wire \p_reg_reg[3] ;
  wire tmp_product__0_carry__0;

  bd_0_hls_inst_0_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_147 train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_U
       (.CO(CO),
        .D(D),
        .DI(DI),
        .O(O),
        .Q(Q),
        .S(S),
        .\W1_2_2_int_reg_reg[0] (\W1_2_2_int_reg_reg[0] ),
        .W1_3_2_int_reg(W1_3_2_int_reg),
        .ap_clk(ap_clk),
        .\b_reg_reg[0]_0 (\b_reg_reg[0] ),
        .\b_reg_reg[0]_1 (\b_reg_reg[0]_0 ),
        .\b_reg_reg[0]_2 (\b_reg_reg[0]_1 ),
        .\b_reg_reg[1]_0 (\b_reg_reg[1] ),
        .\b_reg_reg[1]_1 (\b_reg_reg[1]_0 ),
        .input_2_val_read_reg_942_pp0_iter1_reg(input_2_val_read_reg_942_pp0_iter1_reg),
        .input_2_val_read_reg_942_pp0_iter1_reg_1(input_2_val_read_reg_942_pp0_iter1_reg_1),
        .\m_reg_reg[4]_0 (\m_reg_reg[4] ),
        .\m_reg_reg[8]_0 (\m_reg_reg[8] ),
        .\m_reg_reg[8]_1 (\m_reg_reg[8]_0 ),
        .\m_reg_reg[8]_2 (\m_reg_reg[8]_1 ),
        .\p_reg_reg[10]_0 (\p_reg_reg[10] ),
        .\p_reg_reg[10]_1 (\p_reg_reg[10]_0 ),
        .\p_reg_reg[3]_0 (\p_reg_reg[3] ),
        .tmp_product__0_carry__0(tmp_product__0_carry__0));
endmodule

(* ORIG_REF_NAME = "train_step_mac_muladd_8s_2s_10s_11_4_1" *) 
module bd_0_hls_inst_0_train_step_mac_muladd_8s_2s_10s_11_4_1_119
   (\b_reg_reg[1] ,
    \b_reg_reg[0] ,
    \W1_4_2_int_reg_reg[0] ,
    \b_reg_reg[0]_0 ,
    \b_reg_reg[0]_1 ,
    S,
    DI,
    \b_reg_reg[1]_0 ,
    \p_reg_reg[10] ,
    W1_5_2_int_reg,
    ap_clk,
    CO,
    \m_reg_reg[4] ,
    \m_reg_reg[8] ,
    \m_reg_reg[8]_0 ,
    \p_reg_reg[3] ,
    input_4_val_read_reg_937_pp0_iter1_reg,
    tmp_product__0_carry__0,
    \m_reg_reg[8]_1 ,
    input_4_val_read_reg_937_pp0_iter1_reg_2,
    Q,
    O,
    \p_reg_reg[10]_0 ,
    D);
  output \b_reg_reg[1] ;
  output \b_reg_reg[0] ;
  output [2:0]\W1_4_2_int_reg_reg[0] ;
  output [0:0]\b_reg_reg[0]_0 ;
  output [2:0]\b_reg_reg[0]_1 ;
  output [3:0]S;
  output [3:0]DI;
  output [2:0]\b_reg_reg[1]_0 ;
  output [10:0]\p_reg_reg[10] ;
  input [1:0]W1_5_2_int_reg;
  input ap_clk;
  input [0:0]CO;
  input [2:0]\m_reg_reg[4] ;
  input [0:0]\m_reg_reg[8] ;
  input [3:0]\m_reg_reg[8]_0 ;
  input \p_reg_reg[3] ;
  input [4:0]input_4_val_read_reg_937_pp0_iter1_reg;
  input tmp_product__0_carry__0;
  input [7:0]\m_reg_reg[8]_1 ;
  input [5:0]input_4_val_read_reg_937_pp0_iter1_reg_2;
  input [7:0]Q;
  input [3:0]O;
  input [3:0]\p_reg_reg[10]_0 ;
  input [0:0]D;

  wire [0:0]CO;
  wire [0:0]D;
  wire [3:0]DI;
  wire [3:0]O;
  wire [7:0]Q;
  wire [3:0]S;
  wire [2:0]\W1_4_2_int_reg_reg[0] ;
  wire [1:0]W1_5_2_int_reg;
  wire ap_clk;
  wire \b_reg_reg[0] ;
  wire [0:0]\b_reg_reg[0]_0 ;
  wire [2:0]\b_reg_reg[0]_1 ;
  wire \b_reg_reg[1] ;
  wire [2:0]\b_reg_reg[1]_0 ;
  wire [4:0]input_4_val_read_reg_937_pp0_iter1_reg;
  wire [5:0]input_4_val_read_reg_937_pp0_iter1_reg_2;
  wire [2:0]\m_reg_reg[4] ;
  wire [0:0]\m_reg_reg[8] ;
  wire [3:0]\m_reg_reg[8]_0 ;
  wire [7:0]\m_reg_reg[8]_1 ;
  wire [10:0]\p_reg_reg[10] ;
  wire [3:0]\p_reg_reg[10]_0 ;
  wire \p_reg_reg[3] ;
  wire tmp_product__0_carry__0;

  bd_0_hls_inst_0_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_146 train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_U
       (.CO(CO),
        .D(D),
        .DI(DI),
        .O(O),
        .Q(Q),
        .S(S),
        .\W1_4_2_int_reg_reg[0] (\W1_4_2_int_reg_reg[0] ),
        .W1_5_2_int_reg(W1_5_2_int_reg),
        .ap_clk(ap_clk),
        .\b_reg_reg[0]_0 (\b_reg_reg[0] ),
        .\b_reg_reg[0]_1 (\b_reg_reg[0]_0 ),
        .\b_reg_reg[0]_2 (\b_reg_reg[0]_1 ),
        .\b_reg_reg[1]_0 (\b_reg_reg[1] ),
        .\b_reg_reg[1]_1 (\b_reg_reg[1]_0 ),
        .input_4_val_read_reg_937_pp0_iter1_reg(input_4_val_read_reg_937_pp0_iter1_reg),
        .input_4_val_read_reg_937_pp0_iter1_reg_2(input_4_val_read_reg_937_pp0_iter1_reg_2),
        .\m_reg_reg[4]_0 (\m_reg_reg[4] ),
        .\m_reg_reg[8]_0 (\m_reg_reg[8] ),
        .\m_reg_reg[8]_1 (\m_reg_reg[8]_0 ),
        .\m_reg_reg[8]_2 (\m_reg_reg[8]_1 ),
        .\p_reg_reg[10]_0 (\p_reg_reg[10] ),
        .\p_reg_reg[10]_1 (\p_reg_reg[10]_0 ),
        .\p_reg_reg[3]_0 (\p_reg_reg[3] ),
        .tmp_product__0_carry__0(tmp_product__0_carry__0));
endmodule

(* ORIG_REF_NAME = "train_step_mac_muladd_8s_2s_10s_11_4_1" *) 
module bd_0_hls_inst_0_train_step_mac_muladd_8s_2s_10s_11_4_1_120
   (\b_reg_reg[1] ,
    \b_reg_reg[0] ,
    \W1_6_2_int_reg_reg[0] ,
    \b_reg_reg[0]_0 ,
    \b_reg_reg[0]_1 ,
    S,
    DI,
    \b_reg_reg[1]_0 ,
    \p_reg_reg[10] ,
    \p_reg_reg[10]_0 ,
    W1_7_2_int_reg,
    ap_clk,
    CO,
    \m_reg_reg[4] ,
    \m_reg_reg[8] ,
    \m_reg_reg[8]_0 ,
    \p_reg_reg[3] ,
    input_6_val_read_reg_932_pp0_iter1_reg,
    tmp_product__0_carry__0,
    \m_reg_reg[8]_1 ,
    input_6_val_read_reg_932_pp0_iter1_reg_3,
    Q,
    \add_ln56_19_reg_1184_reg[11] ,
    O,
    \p_reg_reg[10]_1 ,
    D);
  output \b_reg_reg[1] ;
  output \b_reg_reg[0] ;
  output [2:0]\W1_6_2_int_reg_reg[0] ;
  output [0:0]\b_reg_reg[0]_0 ;
  output [2:0]\b_reg_reg[0]_1 ;
  output [3:0]S;
  output [3:0]DI;
  output [2:0]\b_reg_reg[1]_0 ;
  output [0:0]\p_reg_reg[10] ;
  output [10:0]\p_reg_reg[10]_0 ;
  input [1:0]W1_7_2_int_reg;
  input ap_clk;
  input [0:0]CO;
  input [2:0]\m_reg_reg[4] ;
  input [0:0]\m_reg_reg[8] ;
  input [3:0]\m_reg_reg[8]_0 ;
  input \p_reg_reg[3] ;
  input [4:0]input_6_val_read_reg_932_pp0_iter1_reg;
  input tmp_product__0_carry__0;
  input [7:0]\m_reg_reg[8]_1 ;
  input [5:0]input_6_val_read_reg_932_pp0_iter1_reg_3;
  input [7:0]Q;
  input [0:0]\add_ln56_19_reg_1184_reg[11] ;
  input [3:0]O;
  input [3:0]\p_reg_reg[10]_1 ;
  input [0:0]D;

  wire [0:0]CO;
  wire [0:0]D;
  wire [3:0]DI;
  wire [3:0]O;
  wire [7:0]Q;
  wire [3:0]S;
  wire [2:0]\W1_6_2_int_reg_reg[0] ;
  wire [1:0]W1_7_2_int_reg;
  wire [0:0]\add_ln56_19_reg_1184_reg[11] ;
  wire ap_clk;
  wire \b_reg_reg[0] ;
  wire [0:0]\b_reg_reg[0]_0 ;
  wire [2:0]\b_reg_reg[0]_1 ;
  wire \b_reg_reg[1] ;
  wire [2:0]\b_reg_reg[1]_0 ;
  wire [4:0]input_6_val_read_reg_932_pp0_iter1_reg;
  wire [5:0]input_6_val_read_reg_932_pp0_iter1_reg_3;
  wire [2:0]\m_reg_reg[4] ;
  wire [0:0]\m_reg_reg[8] ;
  wire [3:0]\m_reg_reg[8]_0 ;
  wire [7:0]\m_reg_reg[8]_1 ;
  wire [0:0]\p_reg_reg[10] ;
  wire [10:0]\p_reg_reg[10]_0 ;
  wire [3:0]\p_reg_reg[10]_1 ;
  wire \p_reg_reg[3] ;
  wire tmp_product__0_carry__0;

  bd_0_hls_inst_0_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_145 train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_U
       (.CO(CO),
        .D(D),
        .DI(DI),
        .O(O),
        .Q(Q),
        .S(S),
        .\W1_6_2_int_reg_reg[0] (\W1_6_2_int_reg_reg[0] ),
        .W1_7_2_int_reg(W1_7_2_int_reg),
        .\add_ln56_19_reg_1184_reg[11] (\add_ln56_19_reg_1184_reg[11] ),
        .ap_clk(ap_clk),
        .\b_reg_reg[0]_0 (\b_reg_reg[0] ),
        .\b_reg_reg[0]_1 (\b_reg_reg[0]_0 ),
        .\b_reg_reg[0]_2 (\b_reg_reg[0]_1 ),
        .\b_reg_reg[1]_0 (\b_reg_reg[1] ),
        .\b_reg_reg[1]_1 (\b_reg_reg[1]_0 ),
        .input_6_val_read_reg_932_pp0_iter1_reg(input_6_val_read_reg_932_pp0_iter1_reg),
        .input_6_val_read_reg_932_pp0_iter1_reg_3(input_6_val_read_reg_932_pp0_iter1_reg_3),
        .\m_reg_reg[4]_0 (\m_reg_reg[4] ),
        .\m_reg_reg[8]_0 (\m_reg_reg[8] ),
        .\m_reg_reg[8]_1 (\m_reg_reg[8]_0 ),
        .\m_reg_reg[8]_2 (\m_reg_reg[8]_1 ),
        .\p_reg_reg[10]_0 (\p_reg_reg[10] ),
        .\p_reg_reg[10]_1 (\p_reg_reg[10]_0 ),
        .\p_reg_reg[10]_2 (\p_reg_reg[10]_1 ),
        .\p_reg_reg[3]_0 (\p_reg_reg[3] ),
        .tmp_product__0_carry__0(tmp_product__0_carry__0));
endmodule

(* ORIG_REF_NAME = "train_step_mac_muladd_8s_2s_10s_11_4_1" *) 
module bd_0_hls_inst_0_train_step_mac_muladd_8s_2s_10s_11_4_1_121
   (\b_reg_reg[1] ,
    \b_reg_reg[0] ,
    \W1_1_3_int_reg_reg[0] ,
    \b_reg_reg[0]_0 ,
    \b_reg_reg[0]_1 ,
    S,
    DI,
    \b_reg_reg[1]_0 ,
    \p_reg_reg[10] ,
    W1_0_3_int_reg,
    ap_clk,
    CO,
    \m_reg_reg[4] ,
    \m_reg_reg[8] ,
    \m_reg_reg[8]_0 ,
    \p_reg_reg[3] ,
    input_1_val_read_reg_947_pp0_iter1_reg,
    tmp_product__0_carry__0,
    Q,
    input_1_val_read_reg_947_pp0_iter1_reg_0,
    \m_reg_reg[8]_1 ,
    O,
    \p_reg_reg[10]_0 ,
    D);
  output \b_reg_reg[1] ;
  output \b_reg_reg[0] ;
  output [2:0]\W1_1_3_int_reg_reg[0] ;
  output [0:0]\b_reg_reg[0]_0 ;
  output [2:0]\b_reg_reg[0]_1 ;
  output [3:0]S;
  output [3:0]DI;
  output [2:0]\b_reg_reg[1]_0 ;
  output [10:0]\p_reg_reg[10] ;
  input [1:0]W1_0_3_int_reg;
  input ap_clk;
  input [0:0]CO;
  input [2:0]\m_reg_reg[4] ;
  input [0:0]\m_reg_reg[8] ;
  input [3:0]\m_reg_reg[8]_0 ;
  input \p_reg_reg[3] ;
  input [4:0]input_1_val_read_reg_947_pp0_iter1_reg;
  input tmp_product__0_carry__0;
  input [7:0]Q;
  input [5:0]input_1_val_read_reg_947_pp0_iter1_reg_0;
  input [7:0]\m_reg_reg[8]_1 ;
  input [3:0]O;
  input [3:0]\p_reg_reg[10]_0 ;
  input [0:0]D;

  wire [0:0]CO;
  wire [0:0]D;
  wire [3:0]DI;
  wire [3:0]O;
  wire [7:0]Q;
  wire [3:0]S;
  wire [1:0]W1_0_3_int_reg;
  wire [2:0]\W1_1_3_int_reg_reg[0] ;
  wire ap_clk;
  wire \b_reg_reg[0] ;
  wire [0:0]\b_reg_reg[0]_0 ;
  wire [2:0]\b_reg_reg[0]_1 ;
  wire \b_reg_reg[1] ;
  wire [2:0]\b_reg_reg[1]_0 ;
  wire [4:0]input_1_val_read_reg_947_pp0_iter1_reg;
  wire [5:0]input_1_val_read_reg_947_pp0_iter1_reg_0;
  wire [2:0]\m_reg_reg[4] ;
  wire [0:0]\m_reg_reg[8] ;
  wire [3:0]\m_reg_reg[8]_0 ;
  wire [7:0]\m_reg_reg[8]_1 ;
  wire [10:0]\p_reg_reg[10] ;
  wire [3:0]\p_reg_reg[10]_0 ;
  wire \p_reg_reg[3] ;
  wire tmp_product__0_carry__0;

  bd_0_hls_inst_0_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_144 train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_U
       (.CO(CO),
        .D(D),
        .DI(DI),
        .O(O),
        .Q(Q),
        .S(S),
        .W1_0_3_int_reg(W1_0_3_int_reg),
        .\W1_1_3_int_reg_reg[0] (\W1_1_3_int_reg_reg[0] ),
        .ap_clk(ap_clk),
        .\b_reg_reg[0]_0 (\b_reg_reg[0] ),
        .\b_reg_reg[0]_1 (\b_reg_reg[0]_0 ),
        .\b_reg_reg[0]_2 (\b_reg_reg[0]_1 ),
        .\b_reg_reg[1]_0 (\b_reg_reg[1] ),
        .\b_reg_reg[1]_1 (\b_reg_reg[1]_0 ),
        .input_1_val_read_reg_947_pp0_iter1_reg(input_1_val_read_reg_947_pp0_iter1_reg),
        .input_1_val_read_reg_947_pp0_iter1_reg_0(input_1_val_read_reg_947_pp0_iter1_reg_0),
        .\m_reg_reg[4]_0 (\m_reg_reg[4] ),
        .\m_reg_reg[8]_0 (\m_reg_reg[8] ),
        .\m_reg_reg[8]_1 (\m_reg_reg[8]_0 ),
        .\m_reg_reg[8]_2 (\m_reg_reg[8]_1 ),
        .\p_reg_reg[10]_0 (\p_reg_reg[10] ),
        .\p_reg_reg[10]_1 (\p_reg_reg[10]_0 ),
        .\p_reg_reg[3]_0 (\p_reg_reg[3] ),
        .tmp_product__0_carry__0(tmp_product__0_carry__0));
endmodule

(* ORIG_REF_NAME = "train_step_mac_muladd_8s_2s_10s_11_4_1" *) 
module bd_0_hls_inst_0_train_step_mac_muladd_8s_2s_10s_11_4_1_122
   (\b_reg_reg[1] ,
    \b_reg_reg[0] ,
    \W1_2_3_int_reg_reg[0] ,
    \b_reg_reg[0]_0 ,
    \b_reg_reg[0]_1 ,
    S,
    DI,
    \b_reg_reg[1]_0 ,
    \p_reg_reg[10] ,
    W1_3_3_int_reg,
    ap_clk,
    CO,
    \m_reg_reg[4] ,
    \m_reg_reg[8] ,
    \m_reg_reg[8]_0 ,
    \p_reg_reg[3] ,
    input_2_val_read_reg_942_pp0_iter1_reg,
    tmp_product__0_carry__0,
    \m_reg_reg[8]_1 ,
    input_2_val_read_reg_942_pp0_iter1_reg_1,
    Q,
    O,
    \p_reg_reg[10]_0 ,
    D);
  output \b_reg_reg[1] ;
  output \b_reg_reg[0] ;
  output [2:0]\W1_2_3_int_reg_reg[0] ;
  output [0:0]\b_reg_reg[0]_0 ;
  output [2:0]\b_reg_reg[0]_1 ;
  output [3:0]S;
  output [3:0]DI;
  output [2:0]\b_reg_reg[1]_0 ;
  output [10:0]\p_reg_reg[10] ;
  input [1:0]W1_3_3_int_reg;
  input ap_clk;
  input [0:0]CO;
  input [2:0]\m_reg_reg[4] ;
  input [0:0]\m_reg_reg[8] ;
  input [3:0]\m_reg_reg[8]_0 ;
  input \p_reg_reg[3] ;
  input [4:0]input_2_val_read_reg_942_pp0_iter1_reg;
  input tmp_product__0_carry__0;
  input [7:0]\m_reg_reg[8]_1 ;
  input [5:0]input_2_val_read_reg_942_pp0_iter1_reg_1;
  input [7:0]Q;
  input [3:0]O;
  input [3:0]\p_reg_reg[10]_0 ;
  input [0:0]D;

  wire [0:0]CO;
  wire [0:0]D;
  wire [3:0]DI;
  wire [3:0]O;
  wire [7:0]Q;
  wire [3:0]S;
  wire [2:0]\W1_2_3_int_reg_reg[0] ;
  wire [1:0]W1_3_3_int_reg;
  wire ap_clk;
  wire \b_reg_reg[0] ;
  wire [0:0]\b_reg_reg[0]_0 ;
  wire [2:0]\b_reg_reg[0]_1 ;
  wire \b_reg_reg[1] ;
  wire [2:0]\b_reg_reg[1]_0 ;
  wire [4:0]input_2_val_read_reg_942_pp0_iter1_reg;
  wire [5:0]input_2_val_read_reg_942_pp0_iter1_reg_1;
  wire [2:0]\m_reg_reg[4] ;
  wire [0:0]\m_reg_reg[8] ;
  wire [3:0]\m_reg_reg[8]_0 ;
  wire [7:0]\m_reg_reg[8]_1 ;
  wire [10:0]\p_reg_reg[10] ;
  wire [3:0]\p_reg_reg[10]_0 ;
  wire \p_reg_reg[3] ;
  wire tmp_product__0_carry__0;

  bd_0_hls_inst_0_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_143 train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_U
       (.CO(CO),
        .D(D),
        .DI(DI),
        .O(O),
        .Q(Q),
        .S(S),
        .\W1_2_3_int_reg_reg[0] (\W1_2_3_int_reg_reg[0] ),
        .W1_3_3_int_reg(W1_3_3_int_reg),
        .ap_clk(ap_clk),
        .\b_reg_reg[0]_0 (\b_reg_reg[0] ),
        .\b_reg_reg[0]_1 (\b_reg_reg[0]_0 ),
        .\b_reg_reg[0]_2 (\b_reg_reg[0]_1 ),
        .\b_reg_reg[1]_0 (\b_reg_reg[1] ),
        .\b_reg_reg[1]_1 (\b_reg_reg[1]_0 ),
        .input_2_val_read_reg_942_pp0_iter1_reg(input_2_val_read_reg_942_pp0_iter1_reg),
        .input_2_val_read_reg_942_pp0_iter1_reg_1(input_2_val_read_reg_942_pp0_iter1_reg_1),
        .\m_reg_reg[4]_0 (\m_reg_reg[4] ),
        .\m_reg_reg[8]_0 (\m_reg_reg[8] ),
        .\m_reg_reg[8]_1 (\m_reg_reg[8]_0 ),
        .\m_reg_reg[8]_2 (\m_reg_reg[8]_1 ),
        .\p_reg_reg[10]_0 (\p_reg_reg[10] ),
        .\p_reg_reg[10]_1 (\p_reg_reg[10]_0 ),
        .\p_reg_reg[3]_0 (\p_reg_reg[3] ),
        .tmp_product__0_carry__0(tmp_product__0_carry__0));
endmodule

(* ORIG_REF_NAME = "train_step_mac_muladd_8s_2s_10s_11_4_1" *) 
module bd_0_hls_inst_0_train_step_mac_muladd_8s_2s_10s_11_4_1_123
   (\b_reg_reg[1] ,
    \b_reg_reg[0] ,
    \W1_4_3_int_reg_reg[0] ,
    \b_reg_reg[0]_0 ,
    \b_reg_reg[0]_1 ,
    S,
    DI,
    \b_reg_reg[1]_0 ,
    \p_reg_reg[10] ,
    W1_5_3_int_reg,
    ap_clk,
    CO,
    \m_reg_reg[4] ,
    \m_reg_reg[8] ,
    \m_reg_reg[8]_0 ,
    \p_reg_reg[3] ,
    input_4_val_read_reg_937_pp0_iter1_reg,
    tmp_product__0_carry__0,
    \m_reg_reg[8]_1 ,
    input_4_val_read_reg_937_pp0_iter1_reg_2,
    Q,
    O,
    \p_reg_reg[10]_0 ,
    D);
  output \b_reg_reg[1] ;
  output \b_reg_reg[0] ;
  output [2:0]\W1_4_3_int_reg_reg[0] ;
  output [0:0]\b_reg_reg[0]_0 ;
  output [2:0]\b_reg_reg[0]_1 ;
  output [3:0]S;
  output [3:0]DI;
  output [2:0]\b_reg_reg[1]_0 ;
  output [10:0]\p_reg_reg[10] ;
  input [1:0]W1_5_3_int_reg;
  input ap_clk;
  input [0:0]CO;
  input [2:0]\m_reg_reg[4] ;
  input [0:0]\m_reg_reg[8] ;
  input [3:0]\m_reg_reg[8]_0 ;
  input \p_reg_reg[3] ;
  input [4:0]input_4_val_read_reg_937_pp0_iter1_reg;
  input tmp_product__0_carry__0;
  input [7:0]\m_reg_reg[8]_1 ;
  input [5:0]input_4_val_read_reg_937_pp0_iter1_reg_2;
  input [7:0]Q;
  input [3:0]O;
  input [3:0]\p_reg_reg[10]_0 ;
  input [0:0]D;

  wire [0:0]CO;
  wire [0:0]D;
  wire [3:0]DI;
  wire [3:0]O;
  wire [7:0]Q;
  wire [3:0]S;
  wire [2:0]\W1_4_3_int_reg_reg[0] ;
  wire [1:0]W1_5_3_int_reg;
  wire ap_clk;
  wire \b_reg_reg[0] ;
  wire [0:0]\b_reg_reg[0]_0 ;
  wire [2:0]\b_reg_reg[0]_1 ;
  wire \b_reg_reg[1] ;
  wire [2:0]\b_reg_reg[1]_0 ;
  wire [4:0]input_4_val_read_reg_937_pp0_iter1_reg;
  wire [5:0]input_4_val_read_reg_937_pp0_iter1_reg_2;
  wire [2:0]\m_reg_reg[4] ;
  wire [0:0]\m_reg_reg[8] ;
  wire [3:0]\m_reg_reg[8]_0 ;
  wire [7:0]\m_reg_reg[8]_1 ;
  wire [10:0]\p_reg_reg[10] ;
  wire [3:0]\p_reg_reg[10]_0 ;
  wire \p_reg_reg[3] ;
  wire tmp_product__0_carry__0;

  bd_0_hls_inst_0_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_142 train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_U
       (.CO(CO),
        .D(D),
        .DI(DI),
        .O(O),
        .Q(Q),
        .S(S),
        .\W1_4_3_int_reg_reg[0] (\W1_4_3_int_reg_reg[0] ),
        .W1_5_3_int_reg(W1_5_3_int_reg),
        .ap_clk(ap_clk),
        .\b_reg_reg[0]_0 (\b_reg_reg[0] ),
        .\b_reg_reg[0]_1 (\b_reg_reg[0]_0 ),
        .\b_reg_reg[0]_2 (\b_reg_reg[0]_1 ),
        .\b_reg_reg[1]_0 (\b_reg_reg[1] ),
        .\b_reg_reg[1]_1 (\b_reg_reg[1]_0 ),
        .input_4_val_read_reg_937_pp0_iter1_reg(input_4_val_read_reg_937_pp0_iter1_reg),
        .input_4_val_read_reg_937_pp0_iter1_reg_2(input_4_val_read_reg_937_pp0_iter1_reg_2),
        .\m_reg_reg[4]_0 (\m_reg_reg[4] ),
        .\m_reg_reg[8]_0 (\m_reg_reg[8] ),
        .\m_reg_reg[8]_1 (\m_reg_reg[8]_0 ),
        .\m_reg_reg[8]_2 (\m_reg_reg[8]_1 ),
        .\p_reg_reg[10]_0 (\p_reg_reg[10] ),
        .\p_reg_reg[10]_1 (\p_reg_reg[10]_0 ),
        .\p_reg_reg[3]_0 (\p_reg_reg[3] ),
        .tmp_product__0_carry__0(tmp_product__0_carry__0));
endmodule

(* ORIG_REF_NAME = "train_step_mac_muladd_8s_2s_10s_11_4_1" *) 
module bd_0_hls_inst_0_train_step_mac_muladd_8s_2s_10s_11_4_1_124
   (\b_reg_reg[1] ,
    \b_reg_reg[0] ,
    \W1_6_3_int_reg_reg[0] ,
    \b_reg_reg[0]_0 ,
    \b_reg_reg[0]_1 ,
    S,
    DI,
    \b_reg_reg[1]_0 ,
    \p_reg_reg[10] ,
    \p_reg_reg[10]_0 ,
    W1_7_3_int_reg,
    ap_clk,
    CO,
    \m_reg_reg[4] ,
    \m_reg_reg[8] ,
    \m_reg_reg[8]_0 ,
    \p_reg_reg[3] ,
    input_6_val_read_reg_932_pp0_iter1_reg,
    tmp_product__0_carry__0,
    \m_reg_reg[8]_1 ,
    input_6_val_read_reg_932_pp0_iter1_reg_3,
    Q,
    \add_ln56_26_reg_1199_reg[11] ,
    O,
    \p_reg_reg[10]_1 ,
    D);
  output \b_reg_reg[1] ;
  output \b_reg_reg[0] ;
  output [2:0]\W1_6_3_int_reg_reg[0] ;
  output [0:0]\b_reg_reg[0]_0 ;
  output [2:0]\b_reg_reg[0]_1 ;
  output [3:0]S;
  output [3:0]DI;
  output [2:0]\b_reg_reg[1]_0 ;
  output [0:0]\p_reg_reg[10] ;
  output [10:0]\p_reg_reg[10]_0 ;
  input [1:0]W1_7_3_int_reg;
  input ap_clk;
  input [0:0]CO;
  input [2:0]\m_reg_reg[4] ;
  input [0:0]\m_reg_reg[8] ;
  input [3:0]\m_reg_reg[8]_0 ;
  input \p_reg_reg[3] ;
  input [4:0]input_6_val_read_reg_932_pp0_iter1_reg;
  input tmp_product__0_carry__0;
  input [7:0]\m_reg_reg[8]_1 ;
  input [5:0]input_6_val_read_reg_932_pp0_iter1_reg_3;
  input [7:0]Q;
  input [0:0]\add_ln56_26_reg_1199_reg[11] ;
  input [3:0]O;
  input [3:0]\p_reg_reg[10]_1 ;
  input [0:0]D;

  wire [0:0]CO;
  wire [0:0]D;
  wire [3:0]DI;
  wire [3:0]O;
  wire [7:0]Q;
  wire [3:0]S;
  wire [2:0]\W1_6_3_int_reg_reg[0] ;
  wire [1:0]W1_7_3_int_reg;
  wire [0:0]\add_ln56_26_reg_1199_reg[11] ;
  wire ap_clk;
  wire \b_reg_reg[0] ;
  wire [0:0]\b_reg_reg[0]_0 ;
  wire [2:0]\b_reg_reg[0]_1 ;
  wire \b_reg_reg[1] ;
  wire [2:0]\b_reg_reg[1]_0 ;
  wire [4:0]input_6_val_read_reg_932_pp0_iter1_reg;
  wire [5:0]input_6_val_read_reg_932_pp0_iter1_reg_3;
  wire [2:0]\m_reg_reg[4] ;
  wire [0:0]\m_reg_reg[8] ;
  wire [3:0]\m_reg_reg[8]_0 ;
  wire [7:0]\m_reg_reg[8]_1 ;
  wire [0:0]\p_reg_reg[10] ;
  wire [10:0]\p_reg_reg[10]_0 ;
  wire [3:0]\p_reg_reg[10]_1 ;
  wire \p_reg_reg[3] ;
  wire tmp_product__0_carry__0;

  bd_0_hls_inst_0_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_141 train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_U
       (.CO(CO),
        .D(D),
        .DI(DI),
        .O(O),
        .Q(Q),
        .S(S),
        .\W1_6_3_int_reg_reg[0] (\W1_6_3_int_reg_reg[0] ),
        .W1_7_3_int_reg(W1_7_3_int_reg),
        .\add_ln56_26_reg_1199_reg[11] (\add_ln56_26_reg_1199_reg[11] ),
        .ap_clk(ap_clk),
        .\b_reg_reg[0]_0 (\b_reg_reg[0] ),
        .\b_reg_reg[0]_1 (\b_reg_reg[0]_0 ),
        .\b_reg_reg[0]_2 (\b_reg_reg[0]_1 ),
        .\b_reg_reg[1]_0 (\b_reg_reg[1] ),
        .\b_reg_reg[1]_1 (\b_reg_reg[1]_0 ),
        .input_6_val_read_reg_932_pp0_iter1_reg(input_6_val_read_reg_932_pp0_iter1_reg),
        .input_6_val_read_reg_932_pp0_iter1_reg_3(input_6_val_read_reg_932_pp0_iter1_reg_3),
        .\m_reg_reg[4]_0 (\m_reg_reg[4] ),
        .\m_reg_reg[8]_0 (\m_reg_reg[8] ),
        .\m_reg_reg[8]_1 (\m_reg_reg[8]_0 ),
        .\m_reg_reg[8]_2 (\m_reg_reg[8]_1 ),
        .\p_reg_reg[10]_0 (\p_reg_reg[10] ),
        .\p_reg_reg[10]_1 (\p_reg_reg[10]_0 ),
        .\p_reg_reg[10]_2 (\p_reg_reg[10]_1 ),
        .\p_reg_reg[3]_0 (\p_reg_reg[3] ),
        .tmp_product__0_carry__0(tmp_product__0_carry__0));
endmodule

(* ORIG_REF_NAME = "train_step_mac_muladd_8s_2s_10s_11_4_1" *) 
module bd_0_hls_inst_0_train_step_mac_muladd_8s_2s_10s_11_4_1_64
   (DI,
    Q,
    \a_reg_reg[6] ,
    \a_reg_reg[6]_0 ,
    \a_reg_reg[6]_1 ,
    S,
    \a_reg_reg[2] ,
    \a_reg_reg[6]_2 ,
    \a_reg_reg[2]_0 ,
    \a_reg_reg[6]_3 ,
    \a_reg_reg[2]_1 ,
    \a_reg_reg[6]_4 ,
    D,
    \a_reg_reg[0] ,
    \a_reg_reg[0]_0 ,
    \p_reg_reg[10] ,
    CO,
    \m_reg_reg[4] ,
    \m_reg_reg[4]_0 ,
    \m_reg_reg[8] ,
    O,
    \p_reg_reg[10]_0 ,
    tmp_product__0_carry__0,
    W1_2_0_int_reg,
    tmp_product__0_carry__0_0,
    \m_reg_reg[4]_1 ,
    \m_reg_reg[0] ,
    \m_reg_reg[4]_2 ,
    \m_reg_reg[0]_0 ,
    \m_reg_reg[4]_3 ,
    \m_reg_reg[0]_1 ,
    \m_reg_reg[4]_4 ,
    \m_reg_reg[0]_2 ,
    \p_reg_reg[3] ,
    tmp_product__0_carry__0_1,
    tmp_product__0_carry__0_2,
    tmp_product__0_carry__0_3,
    \a_reg_reg[7] ,
    ap_clk);
  output [0:0]DI;
  output [7:0]Q;
  output [0:0]\a_reg_reg[6] ;
  output [0:0]\a_reg_reg[6]_0 ;
  output [0:0]\a_reg_reg[6]_1 ;
  output [3:0]S;
  output [2:0]\a_reg_reg[2] ;
  output [3:0]\a_reg_reg[6]_2 ;
  output [2:0]\a_reg_reg[2]_0 ;
  output [3:0]\a_reg_reg[6]_3 ;
  output [2:0]\a_reg_reg[2]_1 ;
  output [3:0]\a_reg_reg[6]_4 ;
  output [0:0]D;
  output [0:0]\a_reg_reg[0] ;
  output [0:0]\a_reg_reg[0]_0 ;
  output [10:0]\p_reg_reg[10] ;
  input [0:0]CO;
  input [2:0]\m_reg_reg[4] ;
  input [0:0]\m_reg_reg[4]_0 ;
  input [2:0]\m_reg_reg[8] ;
  input [3:0]O;
  input [3:0]\p_reg_reg[10]_0 ;
  input tmp_product__0_carry__0;
  input [1:0]W1_2_0_int_reg;
  input tmp_product__0_carry__0_0;
  input \m_reg_reg[4]_1 ;
  input \m_reg_reg[0] ;
  input \m_reg_reg[4]_2 ;
  input \m_reg_reg[0]_0 ;
  input \m_reg_reg[4]_3 ;
  input \m_reg_reg[0]_1 ;
  input \m_reg_reg[4]_4 ;
  input \m_reg_reg[0]_2 ;
  input \p_reg_reg[3] ;
  input tmp_product__0_carry__0_1;
  input tmp_product__0_carry__0_2;
  input tmp_product__0_carry__0_3;
  input [7:0]\a_reg_reg[7] ;
  input ap_clk;

  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]DI;
  wire [3:0]O;
  wire [7:0]Q;
  wire [3:0]S;
  wire [1:0]W1_2_0_int_reg;
  wire [0:0]\a_reg_reg[0] ;
  wire [0:0]\a_reg_reg[0]_0 ;
  wire [2:0]\a_reg_reg[2] ;
  wire [2:0]\a_reg_reg[2]_0 ;
  wire [2:0]\a_reg_reg[2]_1 ;
  wire [0:0]\a_reg_reg[6] ;
  wire [0:0]\a_reg_reg[6]_0 ;
  wire [0:0]\a_reg_reg[6]_1 ;
  wire [3:0]\a_reg_reg[6]_2 ;
  wire [3:0]\a_reg_reg[6]_3 ;
  wire [3:0]\a_reg_reg[6]_4 ;
  wire [7:0]\a_reg_reg[7] ;
  wire ap_clk;
  wire \m_reg_reg[0] ;
  wire \m_reg_reg[0]_0 ;
  wire \m_reg_reg[0]_1 ;
  wire \m_reg_reg[0]_2 ;
  wire [2:0]\m_reg_reg[4] ;
  wire [0:0]\m_reg_reg[4]_0 ;
  wire \m_reg_reg[4]_1 ;
  wire \m_reg_reg[4]_2 ;
  wire \m_reg_reg[4]_3 ;
  wire \m_reg_reg[4]_4 ;
  wire [2:0]\m_reg_reg[8] ;
  wire [10:0]\p_reg_reg[10] ;
  wire [3:0]\p_reg_reg[10]_0 ;
  wire \p_reg_reg[3] ;
  wire tmp_product__0_carry__0;
  wire tmp_product__0_carry__0_0;
  wire tmp_product__0_carry__0_1;
  wire tmp_product__0_carry__0_2;
  wire tmp_product__0_carry__0_3;

  bd_0_hls_inst_0_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_107 train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_U
       (.CO(CO),
        .D(D),
        .DI(DI),
        .O(O),
        .Q(Q),
        .S(S),
        .W1_2_0_int_reg(W1_2_0_int_reg),
        .\a_reg_reg[0]_0 (\a_reg_reg[0] ),
        .\a_reg_reg[0]_1 (\a_reg_reg[0]_0 ),
        .\a_reg_reg[2]_0 (\a_reg_reg[2] ),
        .\a_reg_reg[2]_1 (\a_reg_reg[2]_0 ),
        .\a_reg_reg[2]_2 (\a_reg_reg[2]_1 ),
        .\a_reg_reg[6]_0 (\a_reg_reg[6] ),
        .\a_reg_reg[6]_1 (\a_reg_reg[6]_0 ),
        .\a_reg_reg[6]_2 (\a_reg_reg[6]_1 ),
        .\a_reg_reg[6]_3 (\a_reg_reg[6]_2 ),
        .\a_reg_reg[6]_4 (\a_reg_reg[6]_3 ),
        .\a_reg_reg[6]_5 (\a_reg_reg[6]_4 ),
        .\a_reg_reg[7]_0 (\a_reg_reg[7] ),
        .ap_clk(ap_clk),
        .\m_reg_reg[0]_0 (\m_reg_reg[0] ),
        .\m_reg_reg[0]_1 (\m_reg_reg[0]_0 ),
        .\m_reg_reg[0]_2 (\m_reg_reg[0]_1 ),
        .\m_reg_reg[0]_3 (\m_reg_reg[0]_2 ),
        .\m_reg_reg[4]_0 (\m_reg_reg[4] ),
        .\m_reg_reg[4]_1 (\m_reg_reg[4]_0 ),
        .\m_reg_reg[4]_2 (\m_reg_reg[4]_1 ),
        .\m_reg_reg[4]_3 (\m_reg_reg[4]_2 ),
        .\m_reg_reg[4]_4 (\m_reg_reg[4]_3 ),
        .\m_reg_reg[4]_5 (\m_reg_reg[4]_4 ),
        .\m_reg_reg[8]_0 (\m_reg_reg[8] ),
        .\p_reg_reg[10]_0 (\p_reg_reg[10] ),
        .\p_reg_reg[10]_1 (\p_reg_reg[10]_0 ),
        .\p_reg_reg[3]_0 (\p_reg_reg[3] ),
        .tmp_product__0_carry__0(tmp_product__0_carry__0),
        .tmp_product__0_carry__0_0(tmp_product__0_carry__0_0),
        .tmp_product__0_carry__0_1(tmp_product__0_carry__0_1),
        .tmp_product__0_carry__0_2(tmp_product__0_carry__0_2),
        .tmp_product__0_carry__0_3(tmp_product__0_carry__0_3));
endmodule

(* ORIG_REF_NAME = "train_step_mac_muladd_8s_2s_10s_11_4_1" *) 
module bd_0_hls_inst_0_train_step_mac_muladd_8s_2s_10s_11_4_1_65
   (DI,
    Q,
    \a_reg_reg[6] ,
    \a_reg_reg[6]_0 ,
    \a_reg_reg[6]_1 ,
    S,
    \a_reg_reg[2] ,
    \a_reg_reg[6]_2 ,
    \a_reg_reg[2]_0 ,
    \a_reg_reg[6]_3 ,
    \a_reg_reg[2]_1 ,
    \a_reg_reg[6]_4 ,
    D,
    \a_reg_reg[0] ,
    \a_reg_reg[0]_0 ,
    \p_reg_reg[10] ,
    CO,
    \m_reg_reg[4] ,
    \m_reg_reg[4]_0 ,
    \m_reg_reg[8] ,
    O,
    \p_reg_reg[10]_0 ,
    tmp_product__0_carry__0,
    W1_4_0_int_reg,
    tmp_product__0_carry__0_0,
    \m_reg_reg[4]_1 ,
    \m_reg_reg[0] ,
    \m_reg_reg[4]_2 ,
    \m_reg_reg[0]_0 ,
    \m_reg_reg[4]_3 ,
    \m_reg_reg[0]_1 ,
    \m_reg_reg[4]_4 ,
    \m_reg_reg[0]_2 ,
    \p_reg_reg[3] ,
    tmp_product__0_carry__0_1,
    tmp_product__0_carry__0_2,
    tmp_product__0_carry__0_3,
    \a_reg_reg[7] ,
    ap_clk);
  output [0:0]DI;
  output [7:0]Q;
  output [0:0]\a_reg_reg[6] ;
  output [0:0]\a_reg_reg[6]_0 ;
  output [0:0]\a_reg_reg[6]_1 ;
  output [3:0]S;
  output [2:0]\a_reg_reg[2] ;
  output [3:0]\a_reg_reg[6]_2 ;
  output [2:0]\a_reg_reg[2]_0 ;
  output [3:0]\a_reg_reg[6]_3 ;
  output [2:0]\a_reg_reg[2]_1 ;
  output [3:0]\a_reg_reg[6]_4 ;
  output [0:0]D;
  output [0:0]\a_reg_reg[0] ;
  output [0:0]\a_reg_reg[0]_0 ;
  output [10:0]\p_reg_reg[10] ;
  input [0:0]CO;
  input [2:0]\m_reg_reg[4] ;
  input [0:0]\m_reg_reg[4]_0 ;
  input [2:0]\m_reg_reg[8] ;
  input [3:0]O;
  input [3:0]\p_reg_reg[10]_0 ;
  input tmp_product__0_carry__0;
  input [1:0]W1_4_0_int_reg;
  input tmp_product__0_carry__0_0;
  input \m_reg_reg[4]_1 ;
  input \m_reg_reg[0] ;
  input \m_reg_reg[4]_2 ;
  input \m_reg_reg[0]_0 ;
  input \m_reg_reg[4]_3 ;
  input \m_reg_reg[0]_1 ;
  input \m_reg_reg[4]_4 ;
  input \m_reg_reg[0]_2 ;
  input \p_reg_reg[3] ;
  input tmp_product__0_carry__0_1;
  input tmp_product__0_carry__0_2;
  input tmp_product__0_carry__0_3;
  input [7:0]\a_reg_reg[7] ;
  input ap_clk;

  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]DI;
  wire [3:0]O;
  wire [7:0]Q;
  wire [3:0]S;
  wire [1:0]W1_4_0_int_reg;
  wire [0:0]\a_reg_reg[0] ;
  wire [0:0]\a_reg_reg[0]_0 ;
  wire [2:0]\a_reg_reg[2] ;
  wire [2:0]\a_reg_reg[2]_0 ;
  wire [2:0]\a_reg_reg[2]_1 ;
  wire [0:0]\a_reg_reg[6] ;
  wire [0:0]\a_reg_reg[6]_0 ;
  wire [0:0]\a_reg_reg[6]_1 ;
  wire [3:0]\a_reg_reg[6]_2 ;
  wire [3:0]\a_reg_reg[6]_3 ;
  wire [3:0]\a_reg_reg[6]_4 ;
  wire [7:0]\a_reg_reg[7] ;
  wire ap_clk;
  wire \m_reg_reg[0] ;
  wire \m_reg_reg[0]_0 ;
  wire \m_reg_reg[0]_1 ;
  wire \m_reg_reg[0]_2 ;
  wire [2:0]\m_reg_reg[4] ;
  wire [0:0]\m_reg_reg[4]_0 ;
  wire \m_reg_reg[4]_1 ;
  wire \m_reg_reg[4]_2 ;
  wire \m_reg_reg[4]_3 ;
  wire \m_reg_reg[4]_4 ;
  wire [2:0]\m_reg_reg[8] ;
  wire [10:0]\p_reg_reg[10] ;
  wire [3:0]\p_reg_reg[10]_0 ;
  wire \p_reg_reg[3] ;
  wire tmp_product__0_carry__0;
  wire tmp_product__0_carry__0_0;
  wire tmp_product__0_carry__0_1;
  wire tmp_product__0_carry__0_2;
  wire tmp_product__0_carry__0_3;

  bd_0_hls_inst_0_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_106 train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_U
       (.CO(CO),
        .D(D),
        .DI(DI),
        .O(O),
        .Q(Q),
        .S(S),
        .W1_4_0_int_reg(W1_4_0_int_reg),
        .\a_reg_reg[0]_0 (\a_reg_reg[0] ),
        .\a_reg_reg[0]_1 (\a_reg_reg[0]_0 ),
        .\a_reg_reg[2]_0 (\a_reg_reg[2] ),
        .\a_reg_reg[2]_1 (\a_reg_reg[2]_0 ),
        .\a_reg_reg[2]_2 (\a_reg_reg[2]_1 ),
        .\a_reg_reg[6]_0 (\a_reg_reg[6] ),
        .\a_reg_reg[6]_1 (\a_reg_reg[6]_0 ),
        .\a_reg_reg[6]_2 (\a_reg_reg[6]_1 ),
        .\a_reg_reg[6]_3 (\a_reg_reg[6]_2 ),
        .\a_reg_reg[6]_4 (\a_reg_reg[6]_3 ),
        .\a_reg_reg[6]_5 (\a_reg_reg[6]_4 ),
        .\a_reg_reg[7]_0 (\a_reg_reg[7] ),
        .ap_clk(ap_clk),
        .\m_reg_reg[0]_0 (\m_reg_reg[0] ),
        .\m_reg_reg[0]_1 (\m_reg_reg[0]_0 ),
        .\m_reg_reg[0]_2 (\m_reg_reg[0]_1 ),
        .\m_reg_reg[0]_3 (\m_reg_reg[0]_2 ),
        .\m_reg_reg[4]_0 (\m_reg_reg[4] ),
        .\m_reg_reg[4]_1 (\m_reg_reg[4]_0 ),
        .\m_reg_reg[4]_2 (\m_reg_reg[4]_1 ),
        .\m_reg_reg[4]_3 (\m_reg_reg[4]_2 ),
        .\m_reg_reg[4]_4 (\m_reg_reg[4]_3 ),
        .\m_reg_reg[4]_5 (\m_reg_reg[4]_4 ),
        .\m_reg_reg[8]_0 (\m_reg_reg[8] ),
        .\p_reg_reg[10]_0 (\p_reg_reg[10] ),
        .\p_reg_reg[10]_1 (\p_reg_reg[10]_0 ),
        .\p_reg_reg[3]_0 (\p_reg_reg[3] ),
        .tmp_product__0_carry__0(tmp_product__0_carry__0),
        .tmp_product__0_carry__0_0(tmp_product__0_carry__0_0),
        .tmp_product__0_carry__0_1(tmp_product__0_carry__0_1),
        .tmp_product__0_carry__0_2(tmp_product__0_carry__0_2),
        .tmp_product__0_carry__0_3(tmp_product__0_carry__0_3));
endmodule

(* ORIG_REF_NAME = "train_step_mac_muladd_8s_2s_10s_11_4_1" *) 
module bd_0_hls_inst_0_train_step_mac_muladd_8s_2s_10s_11_4_1_66
   (DI,
    Q,
    \a_reg_reg[6] ,
    \a_reg_reg[6]_0 ,
    \a_reg_reg[6]_1 ,
    S,
    \a_reg_reg[2] ,
    \a_reg_reg[6]_2 ,
    \a_reg_reg[2]_0 ,
    \a_reg_reg[6]_3 ,
    \a_reg_reg[2]_1 ,
    \a_reg_reg[6]_4 ,
    \p_reg_reg[10] ,
    \p_reg_reg[10]_0 ,
    D,
    \a_reg_reg[0] ,
    \a_reg_reg[0]_0 ,
    CO,
    \m_reg_reg[4] ,
    \m_reg_reg[4]_0 ,
    \m_reg_reg[8] ,
    O,
    \p_reg_reg[10]_1 ,
    tmp_product__0_carry__0,
    W1_6_0_int_reg,
    tmp_product__0_carry__0_0,
    \m_reg_reg[4]_1 ,
    \m_reg_reg[0] ,
    \m_reg_reg[4]_2 ,
    \m_reg_reg[0]_0 ,
    \m_reg_reg[4]_3 ,
    \m_reg_reg[0]_1 ,
    \m_reg_reg[4]_4 ,
    \m_reg_reg[0]_2 ,
    \p_reg_reg[3] ,
    tmp_product__0_carry__0_1,
    tmp_product__0_carry__0_2,
    tmp_product__0_carry__0_3,
    \add_ln56_5_reg_1154_reg[11] ,
    \a_reg_reg[7] ,
    ap_clk);
  output [0:0]DI;
  output [7:0]Q;
  output [0:0]\a_reg_reg[6] ;
  output [0:0]\a_reg_reg[6]_0 ;
  output [0:0]\a_reg_reg[6]_1 ;
  output [3:0]S;
  output [2:0]\a_reg_reg[2] ;
  output [3:0]\a_reg_reg[6]_2 ;
  output [2:0]\a_reg_reg[2]_0 ;
  output [3:0]\a_reg_reg[6]_3 ;
  output [2:0]\a_reg_reg[2]_1 ;
  output [3:0]\a_reg_reg[6]_4 ;
  output [0:0]\p_reg_reg[10] ;
  output [10:0]\p_reg_reg[10]_0 ;
  output [0:0]D;
  output [0:0]\a_reg_reg[0] ;
  output [0:0]\a_reg_reg[0]_0 ;
  input [0:0]CO;
  input [2:0]\m_reg_reg[4] ;
  input [0:0]\m_reg_reg[4]_0 ;
  input [2:0]\m_reg_reg[8] ;
  input [3:0]O;
  input [3:0]\p_reg_reg[10]_1 ;
  input tmp_product__0_carry__0;
  input [1:0]W1_6_0_int_reg;
  input tmp_product__0_carry__0_0;
  input \m_reg_reg[4]_1 ;
  input \m_reg_reg[0] ;
  input \m_reg_reg[4]_2 ;
  input \m_reg_reg[0]_0 ;
  input \m_reg_reg[4]_3 ;
  input \m_reg_reg[0]_1 ;
  input \m_reg_reg[4]_4 ;
  input \m_reg_reg[0]_2 ;
  input \p_reg_reg[3] ;
  input tmp_product__0_carry__0_1;
  input tmp_product__0_carry__0_2;
  input tmp_product__0_carry__0_3;
  input [0:0]\add_ln56_5_reg_1154_reg[11] ;
  input [7:0]\a_reg_reg[7] ;
  input ap_clk;

  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]DI;
  wire [3:0]O;
  wire [7:0]Q;
  wire [3:0]S;
  wire [1:0]W1_6_0_int_reg;
  wire [0:0]\a_reg_reg[0] ;
  wire [0:0]\a_reg_reg[0]_0 ;
  wire [2:0]\a_reg_reg[2] ;
  wire [2:0]\a_reg_reg[2]_0 ;
  wire [2:0]\a_reg_reg[2]_1 ;
  wire [0:0]\a_reg_reg[6] ;
  wire [0:0]\a_reg_reg[6]_0 ;
  wire [0:0]\a_reg_reg[6]_1 ;
  wire [3:0]\a_reg_reg[6]_2 ;
  wire [3:0]\a_reg_reg[6]_3 ;
  wire [3:0]\a_reg_reg[6]_4 ;
  wire [7:0]\a_reg_reg[7] ;
  wire [0:0]\add_ln56_5_reg_1154_reg[11] ;
  wire ap_clk;
  wire \m_reg_reg[0] ;
  wire \m_reg_reg[0]_0 ;
  wire \m_reg_reg[0]_1 ;
  wire \m_reg_reg[0]_2 ;
  wire [2:0]\m_reg_reg[4] ;
  wire [0:0]\m_reg_reg[4]_0 ;
  wire \m_reg_reg[4]_1 ;
  wire \m_reg_reg[4]_2 ;
  wire \m_reg_reg[4]_3 ;
  wire \m_reg_reg[4]_4 ;
  wire [2:0]\m_reg_reg[8] ;
  wire [0:0]\p_reg_reg[10] ;
  wire [10:0]\p_reg_reg[10]_0 ;
  wire [3:0]\p_reg_reg[10]_1 ;
  wire \p_reg_reg[3] ;
  wire tmp_product__0_carry__0;
  wire tmp_product__0_carry__0_0;
  wire tmp_product__0_carry__0_1;
  wire tmp_product__0_carry__0_2;
  wire tmp_product__0_carry__0_3;

  bd_0_hls_inst_0_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_105 train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_U
       (.CO(CO),
        .D(D),
        .DI(DI),
        .O(O),
        .Q(Q),
        .S(S),
        .W1_6_0_int_reg(W1_6_0_int_reg),
        .\a_reg_reg[0]_0 (\a_reg_reg[0] ),
        .\a_reg_reg[0]_1 (\a_reg_reg[0]_0 ),
        .\a_reg_reg[2]_0 (\a_reg_reg[2] ),
        .\a_reg_reg[2]_1 (\a_reg_reg[2]_0 ),
        .\a_reg_reg[2]_2 (\a_reg_reg[2]_1 ),
        .\a_reg_reg[6]_0 (\a_reg_reg[6] ),
        .\a_reg_reg[6]_1 (\a_reg_reg[6]_0 ),
        .\a_reg_reg[6]_2 (\a_reg_reg[6]_1 ),
        .\a_reg_reg[6]_3 (\a_reg_reg[6]_2 ),
        .\a_reg_reg[6]_4 (\a_reg_reg[6]_3 ),
        .\a_reg_reg[6]_5 (\a_reg_reg[6]_4 ),
        .\a_reg_reg[7]_0 (\a_reg_reg[7] ),
        .\add_ln56_5_reg_1154_reg[11] (\add_ln56_5_reg_1154_reg[11] ),
        .ap_clk(ap_clk),
        .\m_reg_reg[0]_0 (\m_reg_reg[0] ),
        .\m_reg_reg[0]_1 (\m_reg_reg[0]_0 ),
        .\m_reg_reg[0]_2 (\m_reg_reg[0]_1 ),
        .\m_reg_reg[0]_3 (\m_reg_reg[0]_2 ),
        .\m_reg_reg[4]_0 (\m_reg_reg[4] ),
        .\m_reg_reg[4]_1 (\m_reg_reg[4]_0 ),
        .\m_reg_reg[4]_2 (\m_reg_reg[4]_1 ),
        .\m_reg_reg[4]_3 (\m_reg_reg[4]_2 ),
        .\m_reg_reg[4]_4 (\m_reg_reg[4]_3 ),
        .\m_reg_reg[4]_5 (\m_reg_reg[4]_4 ),
        .\m_reg_reg[8]_0 (\m_reg_reg[8] ),
        .\p_reg_reg[10]_0 (\p_reg_reg[10] ),
        .\p_reg_reg[10]_1 (\p_reg_reg[10]_0 ),
        .\p_reg_reg[10]_2 (\p_reg_reg[10]_1 ),
        .\p_reg_reg[3]_0 (\p_reg_reg[3] ),
        .tmp_product__0_carry__0(tmp_product__0_carry__0),
        .tmp_product__0_carry__0_0(tmp_product__0_carry__0_0),
        .tmp_product__0_carry__0_1(tmp_product__0_carry__0_1),
        .tmp_product__0_carry__0_2(tmp_product__0_carry__0_2),
        .tmp_product__0_carry__0_3(tmp_product__0_carry__0_3));
endmodule

(* ORIG_REF_NAME = "train_step_mac_muladd_8s_2s_10s_11_4_1" *) 
module bd_0_hls_inst_0_train_step_mac_muladd_8s_2s_10s_11_4_1_67
   (\input_1_val_read_reg_947_pp0_iter1_reg_reg[6] ,
    \input_1_val_read_reg_947_pp0_iter1_reg_reg[6]_0 ,
    Q,
    CO,
    \m_reg_reg[4] ,
    S,
    DI,
    \m_reg_reg[8] ,
    O,
    \p_reg_reg[10] ,
    tmp_product__0_carry__0,
    W1_1_1_int_reg,
    tmp_product__0_carry__0_0,
    \p_reg_reg[3] ,
    tmp_product__0_carry__0_1,
    tmp_product__0_carry__0_2,
    tmp_product__0_carry__0_3,
    ap_clk,
    D);
  output [0:0]\input_1_val_read_reg_947_pp0_iter1_reg_reg[6] ;
  output [3:0]\input_1_val_read_reg_947_pp0_iter1_reg_reg[6]_0 ;
  output [10:0]Q;
  input [0:0]CO;
  input [2:0]\m_reg_reg[4] ;
  input [3:0]S;
  input [3:0]DI;
  input [3:0]\m_reg_reg[8] ;
  input [3:0]O;
  input [3:0]\p_reg_reg[10] ;
  input tmp_product__0_carry__0;
  input [1:0]W1_1_1_int_reg;
  input tmp_product__0_carry__0_0;
  input \p_reg_reg[3] ;
  input tmp_product__0_carry__0_1;
  input tmp_product__0_carry__0_2;
  input tmp_product__0_carry__0_3;
  input ap_clk;
  input [0:0]D;

  wire [0:0]CO;
  wire [0:0]D;
  wire [3:0]DI;
  wire [3:0]O;
  wire [10:0]Q;
  wire [3:0]S;
  wire [1:0]W1_1_1_int_reg;
  wire ap_clk;
  wire [0:0]\input_1_val_read_reg_947_pp0_iter1_reg_reg[6] ;
  wire [3:0]\input_1_val_read_reg_947_pp0_iter1_reg_reg[6]_0 ;
  wire [2:0]\m_reg_reg[4] ;
  wire [3:0]\m_reg_reg[8] ;
  wire [3:0]\p_reg_reg[10] ;
  wire \p_reg_reg[3] ;
  wire tmp_product__0_carry__0;
  wire tmp_product__0_carry__0_0;
  wire tmp_product__0_carry__0_1;
  wire tmp_product__0_carry__0_2;
  wire tmp_product__0_carry__0_3;

  bd_0_hls_inst_0_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_104 train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_U
       (.CO(CO),
        .D(D),
        .DI(DI),
        .O(O),
        .Q(Q),
        .S(S),
        .W1_1_1_int_reg(W1_1_1_int_reg),
        .ap_clk(ap_clk),
        .\input_1_val_read_reg_947_pp0_iter1_reg_reg[6] (\input_1_val_read_reg_947_pp0_iter1_reg_reg[6] ),
        .\input_1_val_read_reg_947_pp0_iter1_reg_reg[6]_0 (\input_1_val_read_reg_947_pp0_iter1_reg_reg[6]_0 ),
        .\m_reg_reg[4]_0 (\m_reg_reg[4] ),
        .\m_reg_reg[8]_0 (\m_reg_reg[8] ),
        .\p_reg_reg[10]_0 (\p_reg_reg[10] ),
        .\p_reg_reg[3]_0 (\p_reg_reg[3] ),
        .tmp_product__0_carry__0(tmp_product__0_carry__0),
        .tmp_product__0_carry__0_0(tmp_product__0_carry__0_0),
        .tmp_product__0_carry__0_1(tmp_product__0_carry__0_1),
        .tmp_product__0_carry__0_2(tmp_product__0_carry__0_2),
        .tmp_product__0_carry__0_3(tmp_product__0_carry__0_3));
endmodule

(* ORIG_REF_NAME = "train_step_mac_muladd_8s_2s_10s_11_4_1" *) 
module bd_0_hls_inst_0_train_step_mac_muladd_8s_2s_10s_11_4_1_68
   (\input_2_val_read_reg_942_pp0_iter1_reg_reg[6] ,
    \input_2_val_read_reg_942_pp0_iter1_reg_reg[6]_0 ,
    Q,
    CO,
    \m_reg_reg[4] ,
    S,
    DI,
    \m_reg_reg[8] ,
    O,
    \p_reg_reg[10] ,
    tmp_product__0_carry__0,
    W1_2_1_int_reg,
    tmp_product__0_carry__0_0,
    \p_reg_reg[3] ,
    tmp_product__0_carry__0_1,
    tmp_product__0_carry__0_2,
    tmp_product__0_carry__0_3,
    ap_clk,
    D);
  output [0:0]\input_2_val_read_reg_942_pp0_iter1_reg_reg[6] ;
  output [3:0]\input_2_val_read_reg_942_pp0_iter1_reg_reg[6]_0 ;
  output [10:0]Q;
  input [0:0]CO;
  input [2:0]\m_reg_reg[4] ;
  input [3:0]S;
  input [3:0]DI;
  input [3:0]\m_reg_reg[8] ;
  input [3:0]O;
  input [3:0]\p_reg_reg[10] ;
  input tmp_product__0_carry__0;
  input [1:0]W1_2_1_int_reg;
  input tmp_product__0_carry__0_0;
  input \p_reg_reg[3] ;
  input tmp_product__0_carry__0_1;
  input tmp_product__0_carry__0_2;
  input tmp_product__0_carry__0_3;
  input ap_clk;
  input [0:0]D;

  wire [0:0]CO;
  wire [0:0]D;
  wire [3:0]DI;
  wire [3:0]O;
  wire [10:0]Q;
  wire [3:0]S;
  wire [1:0]W1_2_1_int_reg;
  wire ap_clk;
  wire [0:0]\input_2_val_read_reg_942_pp0_iter1_reg_reg[6] ;
  wire [3:0]\input_2_val_read_reg_942_pp0_iter1_reg_reg[6]_0 ;
  wire [2:0]\m_reg_reg[4] ;
  wire [3:0]\m_reg_reg[8] ;
  wire [3:0]\p_reg_reg[10] ;
  wire \p_reg_reg[3] ;
  wire tmp_product__0_carry__0;
  wire tmp_product__0_carry__0_0;
  wire tmp_product__0_carry__0_1;
  wire tmp_product__0_carry__0_2;
  wire tmp_product__0_carry__0_3;

  bd_0_hls_inst_0_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_103 train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_U
       (.CO(CO),
        .D(D),
        .DI(DI),
        .O(O),
        .Q(Q),
        .S(S),
        .W1_2_1_int_reg(W1_2_1_int_reg),
        .ap_clk(ap_clk),
        .\input_2_val_read_reg_942_pp0_iter1_reg_reg[6] (\input_2_val_read_reg_942_pp0_iter1_reg_reg[6] ),
        .\input_2_val_read_reg_942_pp0_iter1_reg_reg[6]_0 (\input_2_val_read_reg_942_pp0_iter1_reg_reg[6]_0 ),
        .\m_reg_reg[4]_0 (\m_reg_reg[4] ),
        .\m_reg_reg[8]_0 (\m_reg_reg[8] ),
        .\p_reg_reg[10]_0 (\p_reg_reg[10] ),
        .\p_reg_reg[3]_0 (\p_reg_reg[3] ),
        .tmp_product__0_carry__0(tmp_product__0_carry__0),
        .tmp_product__0_carry__0_0(tmp_product__0_carry__0_0),
        .tmp_product__0_carry__0_1(tmp_product__0_carry__0_1),
        .tmp_product__0_carry__0_2(tmp_product__0_carry__0_2),
        .tmp_product__0_carry__0_3(tmp_product__0_carry__0_3));
endmodule

(* ORIG_REF_NAME = "train_step_mac_muladd_8s_2s_10s_11_4_1" *) 
module bd_0_hls_inst_0_train_step_mac_muladd_8s_2s_10s_11_4_1_69
   (\input_4_val_read_reg_937_pp0_iter1_reg_reg[6] ,
    \input_4_val_read_reg_937_pp0_iter1_reg_reg[6]_0 ,
    Q,
    CO,
    \m_reg_reg[4] ,
    S,
    DI,
    \m_reg_reg[8] ,
    O,
    \p_reg_reg[10] ,
    tmp_product__0_carry__0,
    W1_4_1_int_reg,
    tmp_product__0_carry__0_0,
    \p_reg_reg[3] ,
    tmp_product__0_carry__0_1,
    tmp_product__0_carry__0_2,
    tmp_product__0_carry__0_3,
    ap_clk,
    D);
  output [0:0]\input_4_val_read_reg_937_pp0_iter1_reg_reg[6] ;
  output [3:0]\input_4_val_read_reg_937_pp0_iter1_reg_reg[6]_0 ;
  output [10:0]Q;
  input [0:0]CO;
  input [2:0]\m_reg_reg[4] ;
  input [3:0]S;
  input [3:0]DI;
  input [3:0]\m_reg_reg[8] ;
  input [3:0]O;
  input [3:0]\p_reg_reg[10] ;
  input tmp_product__0_carry__0;
  input [1:0]W1_4_1_int_reg;
  input tmp_product__0_carry__0_0;
  input \p_reg_reg[3] ;
  input tmp_product__0_carry__0_1;
  input tmp_product__0_carry__0_2;
  input tmp_product__0_carry__0_3;
  input ap_clk;
  input [0:0]D;

  wire [0:0]CO;
  wire [0:0]D;
  wire [3:0]DI;
  wire [3:0]O;
  wire [10:0]Q;
  wire [3:0]S;
  wire [1:0]W1_4_1_int_reg;
  wire ap_clk;
  wire [0:0]\input_4_val_read_reg_937_pp0_iter1_reg_reg[6] ;
  wire [3:0]\input_4_val_read_reg_937_pp0_iter1_reg_reg[6]_0 ;
  wire [2:0]\m_reg_reg[4] ;
  wire [3:0]\m_reg_reg[8] ;
  wire [3:0]\p_reg_reg[10] ;
  wire \p_reg_reg[3] ;
  wire tmp_product__0_carry__0;
  wire tmp_product__0_carry__0_0;
  wire tmp_product__0_carry__0_1;
  wire tmp_product__0_carry__0_2;
  wire tmp_product__0_carry__0_3;

  bd_0_hls_inst_0_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_102 train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_U
       (.CO(CO),
        .D(D),
        .DI(DI),
        .O(O),
        .Q(Q),
        .S(S),
        .W1_4_1_int_reg(W1_4_1_int_reg),
        .ap_clk(ap_clk),
        .\input_4_val_read_reg_937_pp0_iter1_reg_reg[6] (\input_4_val_read_reg_937_pp0_iter1_reg_reg[6] ),
        .\input_4_val_read_reg_937_pp0_iter1_reg_reg[6]_0 (\input_4_val_read_reg_937_pp0_iter1_reg_reg[6]_0 ),
        .\m_reg_reg[4]_0 (\m_reg_reg[4] ),
        .\m_reg_reg[8]_0 (\m_reg_reg[8] ),
        .\p_reg_reg[10]_0 (\p_reg_reg[10] ),
        .\p_reg_reg[3]_0 (\p_reg_reg[3] ),
        .tmp_product__0_carry__0(tmp_product__0_carry__0),
        .tmp_product__0_carry__0_0(tmp_product__0_carry__0_0),
        .tmp_product__0_carry__0_1(tmp_product__0_carry__0_1),
        .tmp_product__0_carry__0_2(tmp_product__0_carry__0_2),
        .tmp_product__0_carry__0_3(tmp_product__0_carry__0_3));
endmodule

(* ORIG_REF_NAME = "train_step_mac_muladd_8s_2s_10s_11_4_1" *) 
module bd_0_hls_inst_0_train_step_mac_muladd_8s_2s_10s_11_4_1_70
   (\input_6_val_read_reg_932_pp0_iter1_reg_reg[6] ,
    \input_6_val_read_reg_932_pp0_iter1_reg_reg[6]_0 ,
    \p_reg_reg[10] ,
    Q,
    CO,
    \m_reg_reg[4] ,
    S,
    DI,
    \m_reg_reg[8] ,
    O,
    \p_reg_reg[10]_0 ,
    tmp_product__0_carry__0,
    W1_6_1_int_reg,
    tmp_product__0_carry__0_0,
    \p_reg_reg[3] ,
    tmp_product__0_carry__0_1,
    tmp_product__0_carry__0_2,
    tmp_product__0_carry__0_3,
    \add_ln56_12_reg_1169_reg[11] ,
    ap_clk,
    D);
  output [0:0]\input_6_val_read_reg_932_pp0_iter1_reg_reg[6] ;
  output [3:0]\input_6_val_read_reg_932_pp0_iter1_reg_reg[6]_0 ;
  output [0:0]\p_reg_reg[10] ;
  output [10:0]Q;
  input [0:0]CO;
  input [2:0]\m_reg_reg[4] ;
  input [3:0]S;
  input [3:0]DI;
  input [3:0]\m_reg_reg[8] ;
  input [3:0]O;
  input [3:0]\p_reg_reg[10]_0 ;
  input tmp_product__0_carry__0;
  input [1:0]W1_6_1_int_reg;
  input tmp_product__0_carry__0_0;
  input \p_reg_reg[3] ;
  input tmp_product__0_carry__0_1;
  input tmp_product__0_carry__0_2;
  input tmp_product__0_carry__0_3;
  input [0:0]\add_ln56_12_reg_1169_reg[11] ;
  input ap_clk;
  input [0:0]D;

  wire [0:0]CO;
  wire [0:0]D;
  wire [3:0]DI;
  wire [3:0]O;
  wire [10:0]Q;
  wire [3:0]S;
  wire [1:0]W1_6_1_int_reg;
  wire [0:0]\add_ln56_12_reg_1169_reg[11] ;
  wire ap_clk;
  wire [0:0]\input_6_val_read_reg_932_pp0_iter1_reg_reg[6] ;
  wire [3:0]\input_6_val_read_reg_932_pp0_iter1_reg_reg[6]_0 ;
  wire [2:0]\m_reg_reg[4] ;
  wire [3:0]\m_reg_reg[8] ;
  wire [0:0]\p_reg_reg[10] ;
  wire [3:0]\p_reg_reg[10]_0 ;
  wire \p_reg_reg[3] ;
  wire tmp_product__0_carry__0;
  wire tmp_product__0_carry__0_0;
  wire tmp_product__0_carry__0_1;
  wire tmp_product__0_carry__0_2;
  wire tmp_product__0_carry__0_3;

  bd_0_hls_inst_0_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_101 train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_U
       (.CO(CO),
        .D(D),
        .DI(DI),
        .O(O),
        .Q(Q),
        .S(S),
        .W1_6_1_int_reg(W1_6_1_int_reg),
        .\add_ln56_12_reg_1169_reg[11] (\add_ln56_12_reg_1169_reg[11] ),
        .ap_clk(ap_clk),
        .\input_6_val_read_reg_932_pp0_iter1_reg_reg[6] (\input_6_val_read_reg_932_pp0_iter1_reg_reg[6] ),
        .\input_6_val_read_reg_932_pp0_iter1_reg_reg[6]_0 (\input_6_val_read_reg_932_pp0_iter1_reg_reg[6]_0 ),
        .\m_reg_reg[4]_0 (\m_reg_reg[4] ),
        .\m_reg_reg[8]_0 (\m_reg_reg[8] ),
        .\p_reg_reg[10]_0 (\p_reg_reg[10] ),
        .\p_reg_reg[10]_1 (\p_reg_reg[10]_0 ),
        .\p_reg_reg[3]_0 (\p_reg_reg[3] ),
        .tmp_product__0_carry__0(tmp_product__0_carry__0),
        .tmp_product__0_carry__0_0(tmp_product__0_carry__0_0),
        .tmp_product__0_carry__0_1(tmp_product__0_carry__0_1),
        .tmp_product__0_carry__0_2(tmp_product__0_carry__0_2),
        .tmp_product__0_carry__0_3(tmp_product__0_carry__0_3));
endmodule

(* ORIG_REF_NAME = "train_step_mac_muladd_8s_2s_10s_11_4_1" *) 
module bd_0_hls_inst_0_train_step_mac_muladd_8s_2s_10s_11_4_1_71
   (\input_1_val_read_reg_947_pp0_iter1_reg_reg[6] ,
    \input_1_val_read_reg_947_pp0_iter1_reg_reg[6]_0 ,
    Q,
    CO,
    \m_reg_reg[4] ,
    S,
    DI,
    \m_reg_reg[8] ,
    O,
    \p_reg_reg[10] ,
    tmp_product__0_carry__0,
    W1_1_2_int_reg,
    tmp_product__0_carry__0_0,
    \p_reg_reg[3] ,
    tmp_product__0_carry__0_1,
    tmp_product__0_carry__0_2,
    tmp_product__0_carry__0_3,
    ap_clk,
    D);
  output [0:0]\input_1_val_read_reg_947_pp0_iter1_reg_reg[6] ;
  output [3:0]\input_1_val_read_reg_947_pp0_iter1_reg_reg[6]_0 ;
  output [10:0]Q;
  input [0:0]CO;
  input [2:0]\m_reg_reg[4] ;
  input [3:0]S;
  input [3:0]DI;
  input [3:0]\m_reg_reg[8] ;
  input [3:0]O;
  input [3:0]\p_reg_reg[10] ;
  input tmp_product__0_carry__0;
  input [1:0]W1_1_2_int_reg;
  input tmp_product__0_carry__0_0;
  input \p_reg_reg[3] ;
  input tmp_product__0_carry__0_1;
  input tmp_product__0_carry__0_2;
  input tmp_product__0_carry__0_3;
  input ap_clk;
  input [0:0]D;

  wire [0:0]CO;
  wire [0:0]D;
  wire [3:0]DI;
  wire [3:0]O;
  wire [10:0]Q;
  wire [3:0]S;
  wire [1:0]W1_1_2_int_reg;
  wire ap_clk;
  wire [0:0]\input_1_val_read_reg_947_pp0_iter1_reg_reg[6] ;
  wire [3:0]\input_1_val_read_reg_947_pp0_iter1_reg_reg[6]_0 ;
  wire [2:0]\m_reg_reg[4] ;
  wire [3:0]\m_reg_reg[8] ;
  wire [3:0]\p_reg_reg[10] ;
  wire \p_reg_reg[3] ;
  wire tmp_product__0_carry__0;
  wire tmp_product__0_carry__0_0;
  wire tmp_product__0_carry__0_1;
  wire tmp_product__0_carry__0_2;
  wire tmp_product__0_carry__0_3;

  bd_0_hls_inst_0_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_100 train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_U
       (.CO(CO),
        .D(D),
        .DI(DI),
        .O(O),
        .Q(Q),
        .S(S),
        .W1_1_2_int_reg(W1_1_2_int_reg),
        .ap_clk(ap_clk),
        .\input_1_val_read_reg_947_pp0_iter1_reg_reg[6] (\input_1_val_read_reg_947_pp0_iter1_reg_reg[6] ),
        .\input_1_val_read_reg_947_pp0_iter1_reg_reg[6]_0 (\input_1_val_read_reg_947_pp0_iter1_reg_reg[6]_0 ),
        .\m_reg_reg[4]_0 (\m_reg_reg[4] ),
        .\m_reg_reg[8]_0 (\m_reg_reg[8] ),
        .\p_reg_reg[10]_0 (\p_reg_reg[10] ),
        .\p_reg_reg[3]_0 (\p_reg_reg[3] ),
        .tmp_product__0_carry__0(tmp_product__0_carry__0),
        .tmp_product__0_carry__0_0(tmp_product__0_carry__0_0),
        .tmp_product__0_carry__0_1(tmp_product__0_carry__0_1),
        .tmp_product__0_carry__0_2(tmp_product__0_carry__0_2),
        .tmp_product__0_carry__0_3(tmp_product__0_carry__0_3));
endmodule

(* ORIG_REF_NAME = "train_step_mac_muladd_8s_2s_10s_11_4_1" *) 
module bd_0_hls_inst_0_train_step_mac_muladd_8s_2s_10s_11_4_1_72
   (\input_2_val_read_reg_942_pp0_iter1_reg_reg[6] ,
    \input_2_val_read_reg_942_pp0_iter1_reg_reg[6]_0 ,
    Q,
    CO,
    \m_reg_reg[4] ,
    S,
    DI,
    \m_reg_reg[8] ,
    O,
    \p_reg_reg[10] ,
    tmp_product__0_carry__0,
    W1_2_2_int_reg,
    tmp_product__0_carry__0_0,
    \p_reg_reg[3] ,
    tmp_product__0_carry__0_1,
    tmp_product__0_carry__0_2,
    tmp_product__0_carry__0_3,
    ap_clk,
    D);
  output [0:0]\input_2_val_read_reg_942_pp0_iter1_reg_reg[6] ;
  output [3:0]\input_2_val_read_reg_942_pp0_iter1_reg_reg[6]_0 ;
  output [10:0]Q;
  input [0:0]CO;
  input [2:0]\m_reg_reg[4] ;
  input [3:0]S;
  input [3:0]DI;
  input [3:0]\m_reg_reg[8] ;
  input [3:0]O;
  input [3:0]\p_reg_reg[10] ;
  input tmp_product__0_carry__0;
  input [1:0]W1_2_2_int_reg;
  input tmp_product__0_carry__0_0;
  input \p_reg_reg[3] ;
  input tmp_product__0_carry__0_1;
  input tmp_product__0_carry__0_2;
  input tmp_product__0_carry__0_3;
  input ap_clk;
  input [0:0]D;

  wire [0:0]CO;
  wire [0:0]D;
  wire [3:0]DI;
  wire [3:0]O;
  wire [10:0]Q;
  wire [3:0]S;
  wire [1:0]W1_2_2_int_reg;
  wire ap_clk;
  wire [0:0]\input_2_val_read_reg_942_pp0_iter1_reg_reg[6] ;
  wire [3:0]\input_2_val_read_reg_942_pp0_iter1_reg_reg[6]_0 ;
  wire [2:0]\m_reg_reg[4] ;
  wire [3:0]\m_reg_reg[8] ;
  wire [3:0]\p_reg_reg[10] ;
  wire \p_reg_reg[3] ;
  wire tmp_product__0_carry__0;
  wire tmp_product__0_carry__0_0;
  wire tmp_product__0_carry__0_1;
  wire tmp_product__0_carry__0_2;
  wire tmp_product__0_carry__0_3;

  bd_0_hls_inst_0_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_99 train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_U
       (.CO(CO),
        .D(D),
        .DI(DI),
        .O(O),
        .Q(Q),
        .S(S),
        .W1_2_2_int_reg(W1_2_2_int_reg),
        .ap_clk(ap_clk),
        .\input_2_val_read_reg_942_pp0_iter1_reg_reg[6] (\input_2_val_read_reg_942_pp0_iter1_reg_reg[6] ),
        .\input_2_val_read_reg_942_pp0_iter1_reg_reg[6]_0 (\input_2_val_read_reg_942_pp0_iter1_reg_reg[6]_0 ),
        .\m_reg_reg[4]_0 (\m_reg_reg[4] ),
        .\m_reg_reg[8]_0 (\m_reg_reg[8] ),
        .\p_reg_reg[10]_0 (\p_reg_reg[10] ),
        .\p_reg_reg[3]_0 (\p_reg_reg[3] ),
        .tmp_product__0_carry__0(tmp_product__0_carry__0),
        .tmp_product__0_carry__0_0(tmp_product__0_carry__0_0),
        .tmp_product__0_carry__0_1(tmp_product__0_carry__0_1),
        .tmp_product__0_carry__0_2(tmp_product__0_carry__0_2),
        .tmp_product__0_carry__0_3(tmp_product__0_carry__0_3));
endmodule

(* ORIG_REF_NAME = "train_step_mac_muladd_8s_2s_10s_11_4_1" *) 
module bd_0_hls_inst_0_train_step_mac_muladd_8s_2s_10s_11_4_1_73
   (\input_4_val_read_reg_937_pp0_iter1_reg_reg[6] ,
    \input_4_val_read_reg_937_pp0_iter1_reg_reg[6]_0 ,
    Q,
    CO,
    \m_reg_reg[4] ,
    S,
    DI,
    \m_reg_reg[8] ,
    O,
    \p_reg_reg[10] ,
    tmp_product__0_carry__0,
    W1_4_2_int_reg,
    tmp_product__0_carry__0_0,
    \p_reg_reg[3] ,
    tmp_product__0_carry__0_1,
    tmp_product__0_carry__0_2,
    tmp_product__0_carry__0_3,
    ap_clk,
    D);
  output [0:0]\input_4_val_read_reg_937_pp0_iter1_reg_reg[6] ;
  output [3:0]\input_4_val_read_reg_937_pp0_iter1_reg_reg[6]_0 ;
  output [10:0]Q;
  input [0:0]CO;
  input [2:0]\m_reg_reg[4] ;
  input [3:0]S;
  input [3:0]DI;
  input [3:0]\m_reg_reg[8] ;
  input [3:0]O;
  input [3:0]\p_reg_reg[10] ;
  input tmp_product__0_carry__0;
  input [1:0]W1_4_2_int_reg;
  input tmp_product__0_carry__0_0;
  input \p_reg_reg[3] ;
  input tmp_product__0_carry__0_1;
  input tmp_product__0_carry__0_2;
  input tmp_product__0_carry__0_3;
  input ap_clk;
  input [0:0]D;

  wire [0:0]CO;
  wire [0:0]D;
  wire [3:0]DI;
  wire [3:0]O;
  wire [10:0]Q;
  wire [3:0]S;
  wire [1:0]W1_4_2_int_reg;
  wire ap_clk;
  wire [0:0]\input_4_val_read_reg_937_pp0_iter1_reg_reg[6] ;
  wire [3:0]\input_4_val_read_reg_937_pp0_iter1_reg_reg[6]_0 ;
  wire [2:0]\m_reg_reg[4] ;
  wire [3:0]\m_reg_reg[8] ;
  wire [3:0]\p_reg_reg[10] ;
  wire \p_reg_reg[3] ;
  wire tmp_product__0_carry__0;
  wire tmp_product__0_carry__0_0;
  wire tmp_product__0_carry__0_1;
  wire tmp_product__0_carry__0_2;
  wire tmp_product__0_carry__0_3;

  bd_0_hls_inst_0_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_98 train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_U
       (.CO(CO),
        .D(D),
        .DI(DI),
        .O(O),
        .Q(Q),
        .S(S),
        .W1_4_2_int_reg(W1_4_2_int_reg),
        .ap_clk(ap_clk),
        .\input_4_val_read_reg_937_pp0_iter1_reg_reg[6] (\input_4_val_read_reg_937_pp0_iter1_reg_reg[6] ),
        .\input_4_val_read_reg_937_pp0_iter1_reg_reg[6]_0 (\input_4_val_read_reg_937_pp0_iter1_reg_reg[6]_0 ),
        .\m_reg_reg[4]_0 (\m_reg_reg[4] ),
        .\m_reg_reg[8]_0 (\m_reg_reg[8] ),
        .\p_reg_reg[10]_0 (\p_reg_reg[10] ),
        .\p_reg_reg[3]_0 (\p_reg_reg[3] ),
        .tmp_product__0_carry__0(tmp_product__0_carry__0),
        .tmp_product__0_carry__0_0(tmp_product__0_carry__0_0),
        .tmp_product__0_carry__0_1(tmp_product__0_carry__0_1),
        .tmp_product__0_carry__0_2(tmp_product__0_carry__0_2),
        .tmp_product__0_carry__0_3(tmp_product__0_carry__0_3));
endmodule

(* ORIG_REF_NAME = "train_step_mac_muladd_8s_2s_10s_11_4_1" *) 
module bd_0_hls_inst_0_train_step_mac_muladd_8s_2s_10s_11_4_1_74
   (\input_6_val_read_reg_932_pp0_iter1_reg_reg[6] ,
    \input_6_val_read_reg_932_pp0_iter1_reg_reg[6]_0 ,
    \p_reg_reg[10] ,
    Q,
    CO,
    \m_reg_reg[4] ,
    S,
    DI,
    \m_reg_reg[8] ,
    O,
    \p_reg_reg[10]_0 ,
    tmp_product__0_carry__0,
    W1_6_2_int_reg,
    tmp_product__0_carry__0_0,
    \p_reg_reg[3] ,
    tmp_product__0_carry__0_1,
    tmp_product__0_carry__0_2,
    tmp_product__0_carry__0_3,
    \add_ln56_19_reg_1184_reg[11] ,
    ap_clk,
    D);
  output [0:0]\input_6_val_read_reg_932_pp0_iter1_reg_reg[6] ;
  output [3:0]\input_6_val_read_reg_932_pp0_iter1_reg_reg[6]_0 ;
  output [0:0]\p_reg_reg[10] ;
  output [10:0]Q;
  input [0:0]CO;
  input [2:0]\m_reg_reg[4] ;
  input [3:0]S;
  input [3:0]DI;
  input [3:0]\m_reg_reg[8] ;
  input [3:0]O;
  input [3:0]\p_reg_reg[10]_0 ;
  input tmp_product__0_carry__0;
  input [1:0]W1_6_2_int_reg;
  input tmp_product__0_carry__0_0;
  input \p_reg_reg[3] ;
  input tmp_product__0_carry__0_1;
  input tmp_product__0_carry__0_2;
  input tmp_product__0_carry__0_3;
  input [0:0]\add_ln56_19_reg_1184_reg[11] ;
  input ap_clk;
  input [0:0]D;

  wire [0:0]CO;
  wire [0:0]D;
  wire [3:0]DI;
  wire [3:0]O;
  wire [10:0]Q;
  wire [3:0]S;
  wire [1:0]W1_6_2_int_reg;
  wire [0:0]\add_ln56_19_reg_1184_reg[11] ;
  wire ap_clk;
  wire [0:0]\input_6_val_read_reg_932_pp0_iter1_reg_reg[6] ;
  wire [3:0]\input_6_val_read_reg_932_pp0_iter1_reg_reg[6]_0 ;
  wire [2:0]\m_reg_reg[4] ;
  wire [3:0]\m_reg_reg[8] ;
  wire [0:0]\p_reg_reg[10] ;
  wire [3:0]\p_reg_reg[10]_0 ;
  wire \p_reg_reg[3] ;
  wire tmp_product__0_carry__0;
  wire tmp_product__0_carry__0_0;
  wire tmp_product__0_carry__0_1;
  wire tmp_product__0_carry__0_2;
  wire tmp_product__0_carry__0_3;

  bd_0_hls_inst_0_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_97 train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_U
       (.CO(CO),
        .D(D),
        .DI(DI),
        .O(O),
        .Q(Q),
        .S(S),
        .W1_6_2_int_reg(W1_6_2_int_reg),
        .\add_ln56_19_reg_1184_reg[11] (\add_ln56_19_reg_1184_reg[11] ),
        .ap_clk(ap_clk),
        .\input_6_val_read_reg_932_pp0_iter1_reg_reg[6] (\input_6_val_read_reg_932_pp0_iter1_reg_reg[6] ),
        .\input_6_val_read_reg_932_pp0_iter1_reg_reg[6]_0 (\input_6_val_read_reg_932_pp0_iter1_reg_reg[6]_0 ),
        .\m_reg_reg[4]_0 (\m_reg_reg[4] ),
        .\m_reg_reg[8]_0 (\m_reg_reg[8] ),
        .\p_reg_reg[10]_0 (\p_reg_reg[10] ),
        .\p_reg_reg[10]_1 (\p_reg_reg[10]_0 ),
        .\p_reg_reg[3]_0 (\p_reg_reg[3] ),
        .tmp_product__0_carry__0(tmp_product__0_carry__0),
        .tmp_product__0_carry__0_0(tmp_product__0_carry__0_0),
        .tmp_product__0_carry__0_1(tmp_product__0_carry__0_1),
        .tmp_product__0_carry__0_2(tmp_product__0_carry__0_2),
        .tmp_product__0_carry__0_3(tmp_product__0_carry__0_3));
endmodule

(* ORIG_REF_NAME = "train_step_mac_muladd_8s_2s_10s_11_4_1" *) 
module bd_0_hls_inst_0_train_step_mac_muladd_8s_2s_10s_11_4_1_75
   (\input_1_val_read_reg_947_pp0_iter1_reg_reg[6] ,
    \input_1_val_read_reg_947_pp0_iter1_reg_reg[6]_0 ,
    Q,
    CO,
    \m_reg_reg[4] ,
    S,
    DI,
    \m_reg_reg[8] ,
    O,
    \p_reg_reg[10] ,
    tmp_product__0_carry__0,
    W1_1_3_int_reg,
    tmp_product__0_carry__0_0,
    \p_reg_reg[3] ,
    tmp_product__0_carry__0_1,
    tmp_product__0_carry__0_2,
    tmp_product__0_carry__0_3,
    ap_clk,
    D);
  output [0:0]\input_1_val_read_reg_947_pp0_iter1_reg_reg[6] ;
  output [3:0]\input_1_val_read_reg_947_pp0_iter1_reg_reg[6]_0 ;
  output [10:0]Q;
  input [0:0]CO;
  input [2:0]\m_reg_reg[4] ;
  input [3:0]S;
  input [3:0]DI;
  input [3:0]\m_reg_reg[8] ;
  input [3:0]O;
  input [3:0]\p_reg_reg[10] ;
  input tmp_product__0_carry__0;
  input [1:0]W1_1_3_int_reg;
  input tmp_product__0_carry__0_0;
  input \p_reg_reg[3] ;
  input tmp_product__0_carry__0_1;
  input tmp_product__0_carry__0_2;
  input tmp_product__0_carry__0_3;
  input ap_clk;
  input [0:0]D;

  wire [0:0]CO;
  wire [0:0]D;
  wire [3:0]DI;
  wire [3:0]O;
  wire [10:0]Q;
  wire [3:0]S;
  wire [1:0]W1_1_3_int_reg;
  wire ap_clk;
  wire [0:0]\input_1_val_read_reg_947_pp0_iter1_reg_reg[6] ;
  wire [3:0]\input_1_val_read_reg_947_pp0_iter1_reg_reg[6]_0 ;
  wire [2:0]\m_reg_reg[4] ;
  wire [3:0]\m_reg_reg[8] ;
  wire [3:0]\p_reg_reg[10] ;
  wire \p_reg_reg[3] ;
  wire tmp_product__0_carry__0;
  wire tmp_product__0_carry__0_0;
  wire tmp_product__0_carry__0_1;
  wire tmp_product__0_carry__0_2;
  wire tmp_product__0_carry__0_3;

  bd_0_hls_inst_0_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_96 train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_U
       (.CO(CO),
        .D(D),
        .DI(DI),
        .O(O),
        .Q(Q),
        .S(S),
        .W1_1_3_int_reg(W1_1_3_int_reg),
        .ap_clk(ap_clk),
        .\input_1_val_read_reg_947_pp0_iter1_reg_reg[6] (\input_1_val_read_reg_947_pp0_iter1_reg_reg[6] ),
        .\input_1_val_read_reg_947_pp0_iter1_reg_reg[6]_0 (\input_1_val_read_reg_947_pp0_iter1_reg_reg[6]_0 ),
        .\m_reg_reg[4]_0 (\m_reg_reg[4] ),
        .\m_reg_reg[8]_0 (\m_reg_reg[8] ),
        .\p_reg_reg[10]_0 (\p_reg_reg[10] ),
        .\p_reg_reg[3]_0 (\p_reg_reg[3] ),
        .tmp_product__0_carry__0(tmp_product__0_carry__0),
        .tmp_product__0_carry__0_0(tmp_product__0_carry__0_0),
        .tmp_product__0_carry__0_1(tmp_product__0_carry__0_1),
        .tmp_product__0_carry__0_2(tmp_product__0_carry__0_2),
        .tmp_product__0_carry__0_3(tmp_product__0_carry__0_3));
endmodule

(* ORIG_REF_NAME = "train_step_mac_muladd_8s_2s_10s_11_4_1" *) 
module bd_0_hls_inst_0_train_step_mac_muladd_8s_2s_10s_11_4_1_76
   (\input_2_val_read_reg_942_pp0_iter1_reg_reg[6] ,
    \input_2_val_read_reg_942_pp0_iter1_reg_reg[6]_0 ,
    Q,
    CO,
    \m_reg_reg[4] ,
    S,
    DI,
    \m_reg_reg[8] ,
    O,
    \p_reg_reg[10] ,
    tmp_product__0_carry__0,
    W1_2_3_int_reg,
    tmp_product__0_carry__0_0,
    \p_reg_reg[3] ,
    tmp_product__0_carry__0_1,
    tmp_product__0_carry__0_2,
    tmp_product__0_carry__0_3,
    ap_clk,
    D);
  output [0:0]\input_2_val_read_reg_942_pp0_iter1_reg_reg[6] ;
  output [3:0]\input_2_val_read_reg_942_pp0_iter1_reg_reg[6]_0 ;
  output [10:0]Q;
  input [0:0]CO;
  input [2:0]\m_reg_reg[4] ;
  input [3:0]S;
  input [3:0]DI;
  input [3:0]\m_reg_reg[8] ;
  input [3:0]O;
  input [3:0]\p_reg_reg[10] ;
  input tmp_product__0_carry__0;
  input [1:0]W1_2_3_int_reg;
  input tmp_product__0_carry__0_0;
  input \p_reg_reg[3] ;
  input tmp_product__0_carry__0_1;
  input tmp_product__0_carry__0_2;
  input tmp_product__0_carry__0_3;
  input ap_clk;
  input [0:0]D;

  wire [0:0]CO;
  wire [0:0]D;
  wire [3:0]DI;
  wire [3:0]O;
  wire [10:0]Q;
  wire [3:0]S;
  wire [1:0]W1_2_3_int_reg;
  wire ap_clk;
  wire [0:0]\input_2_val_read_reg_942_pp0_iter1_reg_reg[6] ;
  wire [3:0]\input_2_val_read_reg_942_pp0_iter1_reg_reg[6]_0 ;
  wire [2:0]\m_reg_reg[4] ;
  wire [3:0]\m_reg_reg[8] ;
  wire [3:0]\p_reg_reg[10] ;
  wire \p_reg_reg[3] ;
  wire tmp_product__0_carry__0;
  wire tmp_product__0_carry__0_0;
  wire tmp_product__0_carry__0_1;
  wire tmp_product__0_carry__0_2;
  wire tmp_product__0_carry__0_3;

  bd_0_hls_inst_0_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_95 train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_U
       (.CO(CO),
        .D(D),
        .DI(DI),
        .O(O),
        .Q(Q),
        .S(S),
        .W1_2_3_int_reg(W1_2_3_int_reg),
        .ap_clk(ap_clk),
        .\input_2_val_read_reg_942_pp0_iter1_reg_reg[6] (\input_2_val_read_reg_942_pp0_iter1_reg_reg[6] ),
        .\input_2_val_read_reg_942_pp0_iter1_reg_reg[6]_0 (\input_2_val_read_reg_942_pp0_iter1_reg_reg[6]_0 ),
        .\m_reg_reg[4]_0 (\m_reg_reg[4] ),
        .\m_reg_reg[8]_0 (\m_reg_reg[8] ),
        .\p_reg_reg[10]_0 (\p_reg_reg[10] ),
        .\p_reg_reg[3]_0 (\p_reg_reg[3] ),
        .tmp_product__0_carry__0(tmp_product__0_carry__0),
        .tmp_product__0_carry__0_0(tmp_product__0_carry__0_0),
        .tmp_product__0_carry__0_1(tmp_product__0_carry__0_1),
        .tmp_product__0_carry__0_2(tmp_product__0_carry__0_2),
        .tmp_product__0_carry__0_3(tmp_product__0_carry__0_3));
endmodule

(* ORIG_REF_NAME = "train_step_mac_muladd_8s_2s_10s_11_4_1" *) 
module bd_0_hls_inst_0_train_step_mac_muladd_8s_2s_10s_11_4_1_77
   (\input_4_val_read_reg_937_pp0_iter1_reg_reg[6] ,
    \input_4_val_read_reg_937_pp0_iter1_reg_reg[6]_0 ,
    Q,
    CO,
    \m_reg_reg[4] ,
    S,
    DI,
    \m_reg_reg[8] ,
    O,
    \p_reg_reg[10] ,
    tmp_product__0_carry__0,
    W1_4_3_int_reg,
    tmp_product__0_carry__0_0,
    \p_reg_reg[3] ,
    tmp_product__0_carry__0_1,
    tmp_product__0_carry__0_2,
    tmp_product__0_carry__0_3,
    ap_clk,
    D);
  output [0:0]\input_4_val_read_reg_937_pp0_iter1_reg_reg[6] ;
  output [3:0]\input_4_val_read_reg_937_pp0_iter1_reg_reg[6]_0 ;
  output [10:0]Q;
  input [0:0]CO;
  input [2:0]\m_reg_reg[4] ;
  input [3:0]S;
  input [3:0]DI;
  input [3:0]\m_reg_reg[8] ;
  input [3:0]O;
  input [3:0]\p_reg_reg[10] ;
  input tmp_product__0_carry__0;
  input [1:0]W1_4_3_int_reg;
  input tmp_product__0_carry__0_0;
  input \p_reg_reg[3] ;
  input tmp_product__0_carry__0_1;
  input tmp_product__0_carry__0_2;
  input tmp_product__0_carry__0_3;
  input ap_clk;
  input [0:0]D;

  wire [0:0]CO;
  wire [0:0]D;
  wire [3:0]DI;
  wire [3:0]O;
  wire [10:0]Q;
  wire [3:0]S;
  wire [1:0]W1_4_3_int_reg;
  wire ap_clk;
  wire [0:0]\input_4_val_read_reg_937_pp0_iter1_reg_reg[6] ;
  wire [3:0]\input_4_val_read_reg_937_pp0_iter1_reg_reg[6]_0 ;
  wire [2:0]\m_reg_reg[4] ;
  wire [3:0]\m_reg_reg[8] ;
  wire [3:0]\p_reg_reg[10] ;
  wire \p_reg_reg[3] ;
  wire tmp_product__0_carry__0;
  wire tmp_product__0_carry__0_0;
  wire tmp_product__0_carry__0_1;
  wire tmp_product__0_carry__0_2;
  wire tmp_product__0_carry__0_3;

  bd_0_hls_inst_0_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_94 train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_U
       (.CO(CO),
        .D(D),
        .DI(DI),
        .O(O),
        .Q(Q),
        .S(S),
        .W1_4_3_int_reg(W1_4_3_int_reg),
        .ap_clk(ap_clk),
        .\input_4_val_read_reg_937_pp0_iter1_reg_reg[6] (\input_4_val_read_reg_937_pp0_iter1_reg_reg[6] ),
        .\input_4_val_read_reg_937_pp0_iter1_reg_reg[6]_0 (\input_4_val_read_reg_937_pp0_iter1_reg_reg[6]_0 ),
        .\m_reg_reg[4]_0 (\m_reg_reg[4] ),
        .\m_reg_reg[8]_0 (\m_reg_reg[8] ),
        .\p_reg_reg[10]_0 (\p_reg_reg[10] ),
        .\p_reg_reg[3]_0 (\p_reg_reg[3] ),
        .tmp_product__0_carry__0(tmp_product__0_carry__0),
        .tmp_product__0_carry__0_0(tmp_product__0_carry__0_0),
        .tmp_product__0_carry__0_1(tmp_product__0_carry__0_1),
        .tmp_product__0_carry__0_2(tmp_product__0_carry__0_2),
        .tmp_product__0_carry__0_3(tmp_product__0_carry__0_3));
endmodule

(* ORIG_REF_NAME = "train_step_mac_muladd_8s_2s_10s_11_4_1" *) 
module bd_0_hls_inst_0_train_step_mac_muladd_8s_2s_10s_11_4_1_78
   (\input_6_val_read_reg_932_pp0_iter1_reg_reg[6] ,
    \input_6_val_read_reg_932_pp0_iter1_reg_reg[6]_0 ,
    \p_reg_reg[10] ,
    Q,
    CO,
    \m_reg_reg[4] ,
    S,
    DI,
    \m_reg_reg[8] ,
    O,
    \p_reg_reg[10]_0 ,
    tmp_product__0_carry__0,
    W1_6_3_int_reg,
    tmp_product__0_carry__0_0,
    \p_reg_reg[3] ,
    tmp_product__0_carry__0_1,
    tmp_product__0_carry__0_2,
    tmp_product__0_carry__0_3,
    \add_ln56_26_reg_1199_reg[11] ,
    ap_clk,
    D);
  output [0:0]\input_6_val_read_reg_932_pp0_iter1_reg_reg[6] ;
  output [3:0]\input_6_val_read_reg_932_pp0_iter1_reg_reg[6]_0 ;
  output [0:0]\p_reg_reg[10] ;
  output [10:0]Q;
  input [0:0]CO;
  input [2:0]\m_reg_reg[4] ;
  input [3:0]S;
  input [3:0]DI;
  input [3:0]\m_reg_reg[8] ;
  input [3:0]O;
  input [3:0]\p_reg_reg[10]_0 ;
  input tmp_product__0_carry__0;
  input [1:0]W1_6_3_int_reg;
  input tmp_product__0_carry__0_0;
  input \p_reg_reg[3] ;
  input tmp_product__0_carry__0_1;
  input tmp_product__0_carry__0_2;
  input tmp_product__0_carry__0_3;
  input [0:0]\add_ln56_26_reg_1199_reg[11] ;
  input ap_clk;
  input [0:0]D;

  wire [0:0]CO;
  wire [0:0]D;
  wire [3:0]DI;
  wire [3:0]O;
  wire [10:0]Q;
  wire [3:0]S;
  wire [1:0]W1_6_3_int_reg;
  wire [0:0]\add_ln56_26_reg_1199_reg[11] ;
  wire ap_clk;
  wire [0:0]\input_6_val_read_reg_932_pp0_iter1_reg_reg[6] ;
  wire [3:0]\input_6_val_read_reg_932_pp0_iter1_reg_reg[6]_0 ;
  wire [2:0]\m_reg_reg[4] ;
  wire [3:0]\m_reg_reg[8] ;
  wire [0:0]\p_reg_reg[10] ;
  wire [3:0]\p_reg_reg[10]_0 ;
  wire \p_reg_reg[3] ;
  wire tmp_product__0_carry__0;
  wire tmp_product__0_carry__0_0;
  wire tmp_product__0_carry__0_1;
  wire tmp_product__0_carry__0_2;
  wire tmp_product__0_carry__0_3;

  bd_0_hls_inst_0_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0 train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_U
       (.CO(CO),
        .D(D),
        .DI(DI),
        .O(O),
        .Q(Q),
        .S(S),
        .W1_6_3_int_reg(W1_6_3_int_reg),
        .\add_ln56_26_reg_1199_reg[11] (\add_ln56_26_reg_1199_reg[11] ),
        .ap_clk(ap_clk),
        .\input_6_val_read_reg_932_pp0_iter1_reg_reg[6] (\input_6_val_read_reg_932_pp0_iter1_reg_reg[6] ),
        .\input_6_val_read_reg_932_pp0_iter1_reg_reg[6]_0 (\input_6_val_read_reg_932_pp0_iter1_reg_reg[6]_0 ),
        .\m_reg_reg[4]_0 (\m_reg_reg[4] ),
        .\m_reg_reg[8]_0 (\m_reg_reg[8] ),
        .\p_reg_reg[10]_0 (\p_reg_reg[10] ),
        .\p_reg_reg[10]_1 (\p_reg_reg[10]_0 ),
        .\p_reg_reg[3]_0 (\p_reg_reg[3] ),
        .tmp_product__0_carry__0(tmp_product__0_carry__0),
        .tmp_product__0_carry__0_0(tmp_product__0_carry__0_0),
        .tmp_product__0_carry__0_1(tmp_product__0_carry__0_1),
        .tmp_product__0_carry__0_2(tmp_product__0_carry__0_2),
        .tmp_product__0_carry__0_3(tmp_product__0_carry__0_3));
endmodule

(* ORIG_REF_NAME = "train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0" *) 
module bd_0_hls_inst_0_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0
   (\input_6_val_read_reg_932_pp0_iter1_reg_reg[6] ,
    \input_6_val_read_reg_932_pp0_iter1_reg_reg[6]_0 ,
    \p_reg_reg[10]_0 ,
    Q,
    CO,
    \m_reg_reg[4]_0 ,
    S,
    DI,
    \m_reg_reg[8]_0 ,
    O,
    \p_reg_reg[10]_1 ,
    tmp_product__0_carry__0,
    W1_6_3_int_reg,
    tmp_product__0_carry__0_0,
    \p_reg_reg[3]_0 ,
    tmp_product__0_carry__0_1,
    tmp_product__0_carry__0_2,
    tmp_product__0_carry__0_3,
    \add_ln56_26_reg_1199_reg[11] ,
    ap_clk,
    D);
  output [0:0]\input_6_val_read_reg_932_pp0_iter1_reg_reg[6] ;
  output [3:0]\input_6_val_read_reg_932_pp0_iter1_reg_reg[6]_0 ;
  output [0:0]\p_reg_reg[10]_0 ;
  output [10:0]Q;
  input [0:0]CO;
  input [2:0]\m_reg_reg[4]_0 ;
  input [3:0]S;
  input [3:0]DI;
  input [3:0]\m_reg_reg[8]_0 ;
  input [3:0]O;
  input [3:0]\p_reg_reg[10]_1 ;
  input tmp_product__0_carry__0;
  input [1:0]W1_6_3_int_reg;
  input tmp_product__0_carry__0_0;
  input \p_reg_reg[3]_0 ;
  input tmp_product__0_carry__0_1;
  input tmp_product__0_carry__0_2;
  input tmp_product__0_carry__0_3;
  input [0:0]\add_ln56_26_reg_1199_reg[11] ;
  input ap_clk;
  input [0:0]D;

  wire [0:0]CO;
  wire [0:0]D;
  wire [3:0]DI;
  wire [3:0]O;
  wire [10:0]Q;
  wire [3:0]S;
  wire [1:0]W1_6_3_int_reg;
  wire [0:0]\add_ln56_26_reg_1199_reg[11] ;
  wire ap_clk;
  wire [0:0]\input_6_val_read_reg_932_pp0_iter1_reg_reg[6] ;
  wire [3:0]\input_6_val_read_reg_932_pp0_iter1_reg_reg[6]_0 ;
  wire m__0_carry__0_n_0;
  wire m__0_carry__0_n_1;
  wire m__0_carry__0_n_2;
  wire m__0_carry__0_n_3;
  wire m__0_carry__0_n_4;
  wire m__0_carry__0_n_5;
  wire m__0_carry__0_n_6;
  wire m__0_carry__0_n_7;
  wire m__0_carry__1_n_7;
  wire m__0_carry_n_0;
  wire m__0_carry_n_1;
  wire m__0_carry_n_2;
  wire m__0_carry_n_3;
  wire m__0_carry_n_4;
  wire m__0_carry_n_5;
  wire m__0_carry_n_6;
  wire m__0_carry_n_7;
  wire [2:0]\m_reg_reg[4]_0 ;
  wire [3:0]\m_reg_reg[8]_0 ;
  wire \m_reg_reg_n_0_[0] ;
  wire \m_reg_reg_n_0_[1] ;
  wire \m_reg_reg_n_0_[2] ;
  wire \m_reg_reg_n_0_[3] ;
  wire \m_reg_reg_n_0_[4] ;
  wire \m_reg_reg_n_0_[5] ;
  wire \m_reg_reg_n_0_[6] ;
  wire \m_reg_reg_n_0_[7] ;
  wire \m_reg_reg_n_0_[8] ;
  wire \m_reg_reg_n_0_[9] ;
  wire p_carry__0_i_1__30_n_0;
  wire p_carry__0_i_2__30_n_0;
  wire p_carry__0_i_3__30_n_0;
  wire p_carry__0_i_4__30_n_0;
  wire p_carry__0_n_0;
  wire p_carry__0_n_1;
  wire p_carry__0_n_2;
  wire p_carry__0_n_3;
  wire p_carry__0_n_4;
  wire p_carry__0_n_5;
  wire p_carry__0_n_6;
  wire p_carry__0_n_7;
  wire p_carry__1_i_2__30_n_0;
  wire p_carry__1_i_3__30_n_0;
  wire p_carry__1_n_2;
  wire p_carry__1_n_3;
  wire p_carry__1_n_5;
  wire p_carry__1_n_6;
  wire p_carry__1_n_7;
  wire p_carry_i_1__30_n_0;
  wire p_carry_i_2__30_n_0;
  wire p_carry_i_3__30_n_0;
  wire p_carry_i_4__30_n_0;
  wire p_carry_n_0;
  wire p_carry_n_1;
  wire p_carry_n_2;
  wire p_carry_n_3;
  wire p_carry_n_4;
  wire p_carry_n_5;
  wire p_carry_n_6;
  wire p_carry_n_7;
  wire [0:0]\p_reg_reg[10]_0 ;
  wire [3:0]\p_reg_reg[10]_1 ;
  wire \p_reg_reg[3]_0 ;
  wire tmp_product__0_carry__0;
  wire tmp_product__0_carry__0_0;
  wire tmp_product__0_carry__0_1;
  wire tmp_product__0_carry__0_2;
  wire tmp_product__0_carry__0_3;
  wire [3:0]NLW_m__0_carry__1_CO_UNCONNECTED;
  wire [3:1]NLW_m__0_carry__1_O_UNCONNECTED;
  wire [3:2]NLW_p_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_p_carry__1_O_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \add_ln56_26_reg_1199[11]_i_3__0 
       (.I0(Q[10]),
        .I1(\add_ln56_26_reg_1199_reg[11] ),
        .O(\p_reg_reg[10]_0 ));
  CARRY4 m__0_carry
       (.CI(1'b0),
        .CO({m__0_carry_n_0,m__0_carry_n_1,m__0_carry_n_2,m__0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({\m_reg_reg[4]_0 ,1'b0}),
        .O({m__0_carry_n_4,m__0_carry_n_5,m__0_carry_n_6,m__0_carry_n_7}),
        .S(S));
  CARRY4 m__0_carry__0
       (.CI(m__0_carry_n_0),
        .CO({m__0_carry__0_n_0,m__0_carry__0_n_1,m__0_carry__0_n_2,m__0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(DI),
        .O({m__0_carry__0_n_4,m__0_carry__0_n_5,m__0_carry__0_n_6,m__0_carry__0_n_7}),
        .S(\m_reg_reg[8]_0 ));
  CARRY4 m__0_carry__1
       (.CI(m__0_carry__0_n_0),
        .CO(NLW_m__0_carry__1_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_m__0_carry__1_O_UNCONNECTED[3:1],m__0_carry__1_n_7}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \m_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D),
        .Q(\m_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \m_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry_n_7),
        .Q(\m_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \m_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry_n_6),
        .Q(\m_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \m_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry_n_5),
        .Q(\m_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \m_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry_n_4),
        .Q(\m_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \m_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry__0_n_7),
        .Q(\m_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \m_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry__0_n_6),
        .Q(\m_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \m_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry__0_n_5),
        .Q(\m_reg_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \m_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry__0_n_4),
        .Q(\m_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \m_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry__1_n_7),
        .Q(\m_reg_reg_n_0_[9] ),
        .R(1'b0));
  CARRY4 p_carry
       (.CI(1'b0),
        .CO({p_carry_n_0,p_carry_n_1,p_carry_n_2,p_carry_n_3}),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[3] ,\m_reg_reg_n_0_[2] ,\m_reg_reg_n_0_[1] ,\m_reg_reg_n_0_[0] }),
        .O({p_carry_n_4,p_carry_n_5,p_carry_n_6,p_carry_n_7}),
        .S({p_carry_i_1__30_n_0,p_carry_i_2__30_n_0,p_carry_i_3__30_n_0,p_carry_i_4__30_n_0}));
  CARRY4 p_carry__0
       (.CI(p_carry_n_0),
        .CO({p_carry__0_n_0,p_carry__0_n_1,p_carry__0_n_2,p_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[7] ,\m_reg_reg_n_0_[6] ,\m_reg_reg_n_0_[5] ,\m_reg_reg_n_0_[4] }),
        .O({p_carry__0_n_4,p_carry__0_n_5,p_carry__0_n_6,p_carry__0_n_7}),
        .S({p_carry__0_i_1__30_n_0,p_carry__0_i_2__30_n_0,p_carry__0_i_3__30_n_0,p_carry__0_i_4__30_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_1__30
       (.I0(\m_reg_reg_n_0_[7] ),
        .I1(\p_reg_reg[10]_1 [2]),
        .O(p_carry__0_i_1__30_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_2__30
       (.I0(\m_reg_reg_n_0_[6] ),
        .I1(\p_reg_reg[10]_1 [1]),
        .O(p_carry__0_i_2__30_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_3__30
       (.I0(\m_reg_reg_n_0_[5] ),
        .I1(\p_reg_reg[10]_1 [0]),
        .O(p_carry__0_i_3__30_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_4__30
       (.I0(\m_reg_reg_n_0_[4] ),
        .I1(O[3]),
        .O(p_carry__0_i_4__30_n_0));
  CARRY4 p_carry__1
       (.CI(p_carry__0_n_0),
        .CO({NLW_p_carry__1_CO_UNCONNECTED[3:2],p_carry__1_n_2,p_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,CO,\m_reg_reg_n_0_[8] }),
        .O({NLW_p_carry__1_O_UNCONNECTED[3],p_carry__1_n_5,p_carry__1_n_6,p_carry__1_n_7}),
        .S({1'b0,1'b1,p_carry__1_i_2__30_n_0,p_carry__1_i_3__30_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    p_carry__1_i_2__30
       (.I0(\m_reg_reg_n_0_[9] ),
        .I1(CO),
        .O(p_carry__1_i_2__30_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__1_i_3__30
       (.I0(\m_reg_reg_n_0_[8] ),
        .I1(\p_reg_reg[10]_1 [3]),
        .O(p_carry__1_i_3__30_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry_i_1__30
       (.I0(\m_reg_reg_n_0_[3] ),
        .I1(O[2]),
        .O(p_carry_i_1__30_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry_i_2__30
       (.I0(\m_reg_reg_n_0_[2] ),
        .I1(O[1]),
        .O(p_carry_i_2__30_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry_i_3__30
       (.I0(\m_reg_reg_n_0_[1] ),
        .I1(O[0]),
        .O(p_carry_i_3__30_n_0));
  LUT3 #(
    .INIT(8'h6A)) 
    p_carry_i_4__30
       (.I0(\m_reg_reg_n_0_[0] ),
        .I1(W1_6_3_int_reg[0]),
        .I2(\p_reg_reg[3]_0 ),
        .O(p_carry_i_4__30_n_0));
  FDRE \p_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry_n_7),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \p_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__1_n_5),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \p_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry_n_6),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \p_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry_n_5),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \p_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry_n_4),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \p_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__0_n_7),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \p_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__0_n_6),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \p_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__0_n_5),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \p_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__0_n_4),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \p_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__1_n_7),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \p_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__1_n_6),
        .Q(Q[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8777)) 
    tmp_product__0_carry__0_i_2__30
       (.I0(tmp_product__0_carry__0),
        .I1(W1_6_3_int_reg[1]),
        .I2(tmp_product__0_carry__0_0),
        .I3(W1_6_3_int_reg[0]),
        .O(\input_6_val_read_reg_932_pp0_iter1_reg_reg[6] ));
  LUT4 #(
    .INIT(16'h8FFF)) 
    tmp_product__0_carry__0_i_5__30
       (.I0(tmp_product__0_carry__0),
        .I1(W1_6_3_int_reg[0]),
        .I2(W1_6_3_int_reg[1]),
        .I3(tmp_product__0_carry__0_0),
        .O(\input_6_val_read_reg_932_pp0_iter1_reg_reg[6]_0 [3]));
  LUT5 #(
    .INIT(32'h93539F9F)) 
    tmp_product__0_carry__0_i_6__30
       (.I0(tmp_product__0_carry__0_0),
        .I1(tmp_product__0_carry__0),
        .I2(W1_6_3_int_reg[0]),
        .I3(tmp_product__0_carry__0_3),
        .I4(W1_6_3_int_reg[1]),
        .O(\input_6_val_read_reg_932_pp0_iter1_reg_reg[6]_0 [2]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    tmp_product__0_carry__0_i_7__30
       (.I0(tmp_product__0_carry__0_2),
        .I1(tmp_product__0_carry__0_3),
        .I2(W1_6_3_int_reg[1]),
        .I3(tmp_product__0_carry__0),
        .I4(W1_6_3_int_reg[0]),
        .O(\input_6_val_read_reg_932_pp0_iter1_reg_reg[6]_0 [1]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    tmp_product__0_carry__0_i_8__30
       (.I0(tmp_product__0_carry__0_1),
        .I1(tmp_product__0_carry__0_2),
        .I2(W1_6_3_int_reg[1]),
        .I3(tmp_product__0_carry__0_3),
        .I4(W1_6_3_int_reg[0]),
        .O(\input_6_val_read_reg_932_pp0_iter1_reg_reg[6]_0 [0]));
endmodule

(* ORIG_REF_NAME = "train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0" *) 
module bd_0_hls_inst_0_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_100
   (\input_1_val_read_reg_947_pp0_iter1_reg_reg[6] ,
    \input_1_val_read_reg_947_pp0_iter1_reg_reg[6]_0 ,
    Q,
    CO,
    \m_reg_reg[4]_0 ,
    S,
    DI,
    \m_reg_reg[8]_0 ,
    O,
    \p_reg_reg[10]_0 ,
    tmp_product__0_carry__0,
    W1_1_2_int_reg,
    tmp_product__0_carry__0_0,
    \p_reg_reg[3]_0 ,
    tmp_product__0_carry__0_1,
    tmp_product__0_carry__0_2,
    tmp_product__0_carry__0_3,
    ap_clk,
    D);
  output [0:0]\input_1_val_read_reg_947_pp0_iter1_reg_reg[6] ;
  output [3:0]\input_1_val_read_reg_947_pp0_iter1_reg_reg[6]_0 ;
  output [10:0]Q;
  input [0:0]CO;
  input [2:0]\m_reg_reg[4]_0 ;
  input [3:0]S;
  input [3:0]DI;
  input [3:0]\m_reg_reg[8]_0 ;
  input [3:0]O;
  input [3:0]\p_reg_reg[10]_0 ;
  input tmp_product__0_carry__0;
  input [1:0]W1_1_2_int_reg;
  input tmp_product__0_carry__0_0;
  input \p_reg_reg[3]_0 ;
  input tmp_product__0_carry__0_1;
  input tmp_product__0_carry__0_2;
  input tmp_product__0_carry__0_3;
  input ap_clk;
  input [0:0]D;

  wire [0:0]CO;
  wire [0:0]D;
  wire [3:0]DI;
  wire [3:0]O;
  wire [10:0]Q;
  wire [3:0]S;
  wire [1:0]W1_1_2_int_reg;
  wire ap_clk;
  wire [0:0]\input_1_val_read_reg_947_pp0_iter1_reg_reg[6] ;
  wire [3:0]\input_1_val_read_reg_947_pp0_iter1_reg_reg[6]_0 ;
  wire m__0_carry__0_n_0;
  wire m__0_carry__0_n_1;
  wire m__0_carry__0_n_2;
  wire m__0_carry__0_n_3;
  wire m__0_carry__0_n_4;
  wire m__0_carry__0_n_5;
  wire m__0_carry__0_n_6;
  wire m__0_carry__0_n_7;
  wire m__0_carry__1_n_7;
  wire m__0_carry_n_0;
  wire m__0_carry_n_1;
  wire m__0_carry_n_2;
  wire m__0_carry_n_3;
  wire m__0_carry_n_4;
  wire m__0_carry_n_5;
  wire m__0_carry_n_6;
  wire m__0_carry_n_7;
  wire [2:0]\m_reg_reg[4]_0 ;
  wire [3:0]\m_reg_reg[8]_0 ;
  wire \m_reg_reg_n_0_[0] ;
  wire \m_reg_reg_n_0_[1] ;
  wire \m_reg_reg_n_0_[2] ;
  wire \m_reg_reg_n_0_[3] ;
  wire \m_reg_reg_n_0_[4] ;
  wire \m_reg_reg_n_0_[5] ;
  wire \m_reg_reg_n_0_[6] ;
  wire \m_reg_reg_n_0_[7] ;
  wire \m_reg_reg_n_0_[8] ;
  wire \m_reg_reg_n_0_[9] ;
  wire p_carry__0_i_1__17_n_0;
  wire p_carry__0_i_2__17_n_0;
  wire p_carry__0_i_3__17_n_0;
  wire p_carry__0_i_4__17_n_0;
  wire p_carry__0_n_0;
  wire p_carry__0_n_1;
  wire p_carry__0_n_2;
  wire p_carry__0_n_3;
  wire p_carry__0_n_4;
  wire p_carry__0_n_5;
  wire p_carry__0_n_6;
  wire p_carry__0_n_7;
  wire p_carry__1_i_2__17_n_0;
  wire p_carry__1_i_3__17_n_0;
  wire p_carry__1_n_2;
  wire p_carry__1_n_3;
  wire p_carry__1_n_5;
  wire p_carry__1_n_6;
  wire p_carry__1_n_7;
  wire p_carry_i_1__17_n_0;
  wire p_carry_i_2__17_n_0;
  wire p_carry_i_3__17_n_0;
  wire p_carry_i_4__17_n_0;
  wire p_carry_n_0;
  wire p_carry_n_1;
  wire p_carry_n_2;
  wire p_carry_n_3;
  wire p_carry_n_4;
  wire p_carry_n_5;
  wire p_carry_n_6;
  wire p_carry_n_7;
  wire [3:0]\p_reg_reg[10]_0 ;
  wire \p_reg_reg[3]_0 ;
  wire tmp_product__0_carry__0;
  wire tmp_product__0_carry__0_0;
  wire tmp_product__0_carry__0_1;
  wire tmp_product__0_carry__0_2;
  wire tmp_product__0_carry__0_3;
  wire [3:0]NLW_m__0_carry__1_CO_UNCONNECTED;
  wire [3:1]NLW_m__0_carry__1_O_UNCONNECTED;
  wire [3:2]NLW_p_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_p_carry__1_O_UNCONNECTED;

  CARRY4 m__0_carry
       (.CI(1'b0),
        .CO({m__0_carry_n_0,m__0_carry_n_1,m__0_carry_n_2,m__0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({\m_reg_reg[4]_0 ,1'b0}),
        .O({m__0_carry_n_4,m__0_carry_n_5,m__0_carry_n_6,m__0_carry_n_7}),
        .S(S));
  CARRY4 m__0_carry__0
       (.CI(m__0_carry_n_0),
        .CO({m__0_carry__0_n_0,m__0_carry__0_n_1,m__0_carry__0_n_2,m__0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(DI),
        .O({m__0_carry__0_n_4,m__0_carry__0_n_5,m__0_carry__0_n_6,m__0_carry__0_n_7}),
        .S(\m_reg_reg[8]_0 ));
  CARRY4 m__0_carry__1
       (.CI(m__0_carry__0_n_0),
        .CO(NLW_m__0_carry__1_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_m__0_carry__1_O_UNCONNECTED[3:1],m__0_carry__1_n_7}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \m_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D),
        .Q(\m_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \m_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry_n_7),
        .Q(\m_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \m_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry_n_6),
        .Q(\m_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \m_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry_n_5),
        .Q(\m_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \m_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry_n_4),
        .Q(\m_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \m_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry__0_n_7),
        .Q(\m_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \m_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry__0_n_6),
        .Q(\m_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \m_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry__0_n_5),
        .Q(\m_reg_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \m_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry__0_n_4),
        .Q(\m_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \m_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry__1_n_7),
        .Q(\m_reg_reg_n_0_[9] ),
        .R(1'b0));
  CARRY4 p_carry
       (.CI(1'b0),
        .CO({p_carry_n_0,p_carry_n_1,p_carry_n_2,p_carry_n_3}),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[3] ,\m_reg_reg_n_0_[2] ,\m_reg_reg_n_0_[1] ,\m_reg_reg_n_0_[0] }),
        .O({p_carry_n_4,p_carry_n_5,p_carry_n_6,p_carry_n_7}),
        .S({p_carry_i_1__17_n_0,p_carry_i_2__17_n_0,p_carry_i_3__17_n_0,p_carry_i_4__17_n_0}));
  CARRY4 p_carry__0
       (.CI(p_carry_n_0),
        .CO({p_carry__0_n_0,p_carry__0_n_1,p_carry__0_n_2,p_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[7] ,\m_reg_reg_n_0_[6] ,\m_reg_reg_n_0_[5] ,\m_reg_reg_n_0_[4] }),
        .O({p_carry__0_n_4,p_carry__0_n_5,p_carry__0_n_6,p_carry__0_n_7}),
        .S({p_carry__0_i_1__17_n_0,p_carry__0_i_2__17_n_0,p_carry__0_i_3__17_n_0,p_carry__0_i_4__17_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_1__17
       (.I0(\m_reg_reg_n_0_[7] ),
        .I1(\p_reg_reg[10]_0 [2]),
        .O(p_carry__0_i_1__17_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_2__17
       (.I0(\m_reg_reg_n_0_[6] ),
        .I1(\p_reg_reg[10]_0 [1]),
        .O(p_carry__0_i_2__17_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_3__17
       (.I0(\m_reg_reg_n_0_[5] ),
        .I1(\p_reg_reg[10]_0 [0]),
        .O(p_carry__0_i_3__17_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_4__17
       (.I0(\m_reg_reg_n_0_[4] ),
        .I1(O[3]),
        .O(p_carry__0_i_4__17_n_0));
  CARRY4 p_carry__1
       (.CI(p_carry__0_n_0),
        .CO({NLW_p_carry__1_CO_UNCONNECTED[3:2],p_carry__1_n_2,p_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,CO,\m_reg_reg_n_0_[8] }),
        .O({NLW_p_carry__1_O_UNCONNECTED[3],p_carry__1_n_5,p_carry__1_n_6,p_carry__1_n_7}),
        .S({1'b0,1'b1,p_carry__1_i_2__17_n_0,p_carry__1_i_3__17_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    p_carry__1_i_2__17
       (.I0(\m_reg_reg_n_0_[9] ),
        .I1(CO),
        .O(p_carry__1_i_2__17_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__1_i_3__17
       (.I0(\m_reg_reg_n_0_[8] ),
        .I1(\p_reg_reg[10]_0 [3]),
        .O(p_carry__1_i_3__17_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry_i_1__17
       (.I0(\m_reg_reg_n_0_[3] ),
        .I1(O[2]),
        .O(p_carry_i_1__17_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry_i_2__17
       (.I0(\m_reg_reg_n_0_[2] ),
        .I1(O[1]),
        .O(p_carry_i_2__17_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry_i_3__17
       (.I0(\m_reg_reg_n_0_[1] ),
        .I1(O[0]),
        .O(p_carry_i_3__17_n_0));
  LUT3 #(
    .INIT(8'h6A)) 
    p_carry_i_4__17
       (.I0(\m_reg_reg_n_0_[0] ),
        .I1(W1_1_2_int_reg[0]),
        .I2(\p_reg_reg[3]_0 ),
        .O(p_carry_i_4__17_n_0));
  FDRE \p_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry_n_7),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \p_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__1_n_5),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \p_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry_n_6),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \p_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry_n_5),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \p_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry_n_4),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \p_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__0_n_7),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \p_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__0_n_6),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \p_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__0_n_5),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \p_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__0_n_4),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \p_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__1_n_7),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \p_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__1_n_6),
        .Q(Q[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8777)) 
    tmp_product__0_carry__0_i_2__17
       (.I0(tmp_product__0_carry__0),
        .I1(W1_1_2_int_reg[1]),
        .I2(tmp_product__0_carry__0_0),
        .I3(W1_1_2_int_reg[0]),
        .O(\input_1_val_read_reg_947_pp0_iter1_reg_reg[6] ));
  LUT4 #(
    .INIT(16'h8FFF)) 
    tmp_product__0_carry__0_i_5__17
       (.I0(tmp_product__0_carry__0),
        .I1(W1_1_2_int_reg[0]),
        .I2(W1_1_2_int_reg[1]),
        .I3(tmp_product__0_carry__0_0),
        .O(\input_1_val_read_reg_947_pp0_iter1_reg_reg[6]_0 [3]));
  LUT5 #(
    .INIT(32'h93539F9F)) 
    tmp_product__0_carry__0_i_6__17
       (.I0(tmp_product__0_carry__0_0),
        .I1(tmp_product__0_carry__0),
        .I2(W1_1_2_int_reg[0]),
        .I3(tmp_product__0_carry__0_3),
        .I4(W1_1_2_int_reg[1]),
        .O(\input_1_val_read_reg_947_pp0_iter1_reg_reg[6]_0 [2]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    tmp_product__0_carry__0_i_7__17
       (.I0(tmp_product__0_carry__0_2),
        .I1(tmp_product__0_carry__0_3),
        .I2(W1_1_2_int_reg[1]),
        .I3(tmp_product__0_carry__0),
        .I4(W1_1_2_int_reg[0]),
        .O(\input_1_val_read_reg_947_pp0_iter1_reg_reg[6]_0 [1]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    tmp_product__0_carry__0_i_8__17
       (.I0(tmp_product__0_carry__0_1),
        .I1(tmp_product__0_carry__0_2),
        .I2(W1_1_2_int_reg[1]),
        .I3(tmp_product__0_carry__0_3),
        .I4(W1_1_2_int_reg[0]),
        .O(\input_1_val_read_reg_947_pp0_iter1_reg_reg[6]_0 [0]));
endmodule

(* ORIG_REF_NAME = "train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0" *) 
module bd_0_hls_inst_0_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_101
   (\input_6_val_read_reg_932_pp0_iter1_reg_reg[6] ,
    \input_6_val_read_reg_932_pp0_iter1_reg_reg[6]_0 ,
    \p_reg_reg[10]_0 ,
    Q,
    CO,
    \m_reg_reg[4]_0 ,
    S,
    DI,
    \m_reg_reg[8]_0 ,
    O,
    \p_reg_reg[10]_1 ,
    tmp_product__0_carry__0,
    W1_6_1_int_reg,
    tmp_product__0_carry__0_0,
    \p_reg_reg[3]_0 ,
    tmp_product__0_carry__0_1,
    tmp_product__0_carry__0_2,
    tmp_product__0_carry__0_3,
    \add_ln56_12_reg_1169_reg[11] ,
    ap_clk,
    D);
  output [0:0]\input_6_val_read_reg_932_pp0_iter1_reg_reg[6] ;
  output [3:0]\input_6_val_read_reg_932_pp0_iter1_reg_reg[6]_0 ;
  output [0:0]\p_reg_reg[10]_0 ;
  output [10:0]Q;
  input [0:0]CO;
  input [2:0]\m_reg_reg[4]_0 ;
  input [3:0]S;
  input [3:0]DI;
  input [3:0]\m_reg_reg[8]_0 ;
  input [3:0]O;
  input [3:0]\p_reg_reg[10]_1 ;
  input tmp_product__0_carry__0;
  input [1:0]W1_6_1_int_reg;
  input tmp_product__0_carry__0_0;
  input \p_reg_reg[3]_0 ;
  input tmp_product__0_carry__0_1;
  input tmp_product__0_carry__0_2;
  input tmp_product__0_carry__0_3;
  input [0:0]\add_ln56_12_reg_1169_reg[11] ;
  input ap_clk;
  input [0:0]D;

  wire [0:0]CO;
  wire [0:0]D;
  wire [3:0]DI;
  wire [3:0]O;
  wire [10:0]Q;
  wire [3:0]S;
  wire [1:0]W1_6_1_int_reg;
  wire [0:0]\add_ln56_12_reg_1169_reg[11] ;
  wire ap_clk;
  wire [0:0]\input_6_val_read_reg_932_pp0_iter1_reg_reg[6] ;
  wire [3:0]\input_6_val_read_reg_932_pp0_iter1_reg_reg[6]_0 ;
  wire m__0_carry__0_n_0;
  wire m__0_carry__0_n_1;
  wire m__0_carry__0_n_2;
  wire m__0_carry__0_n_3;
  wire m__0_carry__0_n_4;
  wire m__0_carry__0_n_5;
  wire m__0_carry__0_n_6;
  wire m__0_carry__0_n_7;
  wire m__0_carry__1_n_7;
  wire m__0_carry_n_0;
  wire m__0_carry_n_1;
  wire m__0_carry_n_2;
  wire m__0_carry_n_3;
  wire m__0_carry_n_4;
  wire m__0_carry_n_5;
  wire m__0_carry_n_6;
  wire m__0_carry_n_7;
  wire [2:0]\m_reg_reg[4]_0 ;
  wire [3:0]\m_reg_reg[8]_0 ;
  wire \m_reg_reg_n_0_[0] ;
  wire \m_reg_reg_n_0_[1] ;
  wire \m_reg_reg_n_0_[2] ;
  wire \m_reg_reg_n_0_[3] ;
  wire \m_reg_reg_n_0_[4] ;
  wire \m_reg_reg_n_0_[5] ;
  wire \m_reg_reg_n_0_[6] ;
  wire \m_reg_reg_n_0_[7] ;
  wire \m_reg_reg_n_0_[8] ;
  wire \m_reg_reg_n_0_[9] ;
  wire p_carry__0_i_1__28_n_0;
  wire p_carry__0_i_2__28_n_0;
  wire p_carry__0_i_3__28_n_0;
  wire p_carry__0_i_4__28_n_0;
  wire p_carry__0_n_0;
  wire p_carry__0_n_1;
  wire p_carry__0_n_2;
  wire p_carry__0_n_3;
  wire p_carry__0_n_4;
  wire p_carry__0_n_5;
  wire p_carry__0_n_6;
  wire p_carry__0_n_7;
  wire p_carry__1_i_2__28_n_0;
  wire p_carry__1_i_3__28_n_0;
  wire p_carry__1_n_2;
  wire p_carry__1_n_3;
  wire p_carry__1_n_5;
  wire p_carry__1_n_6;
  wire p_carry__1_n_7;
  wire p_carry_i_1__28_n_0;
  wire p_carry_i_2__28_n_0;
  wire p_carry_i_3__28_n_0;
  wire p_carry_i_4__28_n_0;
  wire p_carry_n_0;
  wire p_carry_n_1;
  wire p_carry_n_2;
  wire p_carry_n_3;
  wire p_carry_n_4;
  wire p_carry_n_5;
  wire p_carry_n_6;
  wire p_carry_n_7;
  wire [0:0]\p_reg_reg[10]_0 ;
  wire [3:0]\p_reg_reg[10]_1 ;
  wire \p_reg_reg[3]_0 ;
  wire tmp_product__0_carry__0;
  wire tmp_product__0_carry__0_0;
  wire tmp_product__0_carry__0_1;
  wire tmp_product__0_carry__0_2;
  wire tmp_product__0_carry__0_3;
  wire [3:0]NLW_m__0_carry__1_CO_UNCONNECTED;
  wire [3:1]NLW_m__0_carry__1_O_UNCONNECTED;
  wire [3:2]NLW_p_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_p_carry__1_O_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \add_ln56_12_reg_1169[11]_i_3__0 
       (.I0(Q[10]),
        .I1(\add_ln56_12_reg_1169_reg[11] ),
        .O(\p_reg_reg[10]_0 ));
  CARRY4 m__0_carry
       (.CI(1'b0),
        .CO({m__0_carry_n_0,m__0_carry_n_1,m__0_carry_n_2,m__0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({\m_reg_reg[4]_0 ,1'b0}),
        .O({m__0_carry_n_4,m__0_carry_n_5,m__0_carry_n_6,m__0_carry_n_7}),
        .S(S));
  CARRY4 m__0_carry__0
       (.CI(m__0_carry_n_0),
        .CO({m__0_carry__0_n_0,m__0_carry__0_n_1,m__0_carry__0_n_2,m__0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(DI),
        .O({m__0_carry__0_n_4,m__0_carry__0_n_5,m__0_carry__0_n_6,m__0_carry__0_n_7}),
        .S(\m_reg_reg[8]_0 ));
  CARRY4 m__0_carry__1
       (.CI(m__0_carry__0_n_0),
        .CO(NLW_m__0_carry__1_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_m__0_carry__1_O_UNCONNECTED[3:1],m__0_carry__1_n_7}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \m_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D),
        .Q(\m_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \m_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry_n_7),
        .Q(\m_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \m_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry_n_6),
        .Q(\m_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \m_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry_n_5),
        .Q(\m_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \m_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry_n_4),
        .Q(\m_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \m_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry__0_n_7),
        .Q(\m_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \m_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry__0_n_6),
        .Q(\m_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \m_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry__0_n_5),
        .Q(\m_reg_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \m_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry__0_n_4),
        .Q(\m_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \m_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry__1_n_7),
        .Q(\m_reg_reg_n_0_[9] ),
        .R(1'b0));
  CARRY4 p_carry
       (.CI(1'b0),
        .CO({p_carry_n_0,p_carry_n_1,p_carry_n_2,p_carry_n_3}),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[3] ,\m_reg_reg_n_0_[2] ,\m_reg_reg_n_0_[1] ,\m_reg_reg_n_0_[0] }),
        .O({p_carry_n_4,p_carry_n_5,p_carry_n_6,p_carry_n_7}),
        .S({p_carry_i_1__28_n_0,p_carry_i_2__28_n_0,p_carry_i_3__28_n_0,p_carry_i_4__28_n_0}));
  CARRY4 p_carry__0
       (.CI(p_carry_n_0),
        .CO({p_carry__0_n_0,p_carry__0_n_1,p_carry__0_n_2,p_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[7] ,\m_reg_reg_n_0_[6] ,\m_reg_reg_n_0_[5] ,\m_reg_reg_n_0_[4] }),
        .O({p_carry__0_n_4,p_carry__0_n_5,p_carry__0_n_6,p_carry__0_n_7}),
        .S({p_carry__0_i_1__28_n_0,p_carry__0_i_2__28_n_0,p_carry__0_i_3__28_n_0,p_carry__0_i_4__28_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_1__28
       (.I0(\m_reg_reg_n_0_[7] ),
        .I1(\p_reg_reg[10]_1 [2]),
        .O(p_carry__0_i_1__28_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_2__28
       (.I0(\m_reg_reg_n_0_[6] ),
        .I1(\p_reg_reg[10]_1 [1]),
        .O(p_carry__0_i_2__28_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_3__28
       (.I0(\m_reg_reg_n_0_[5] ),
        .I1(\p_reg_reg[10]_1 [0]),
        .O(p_carry__0_i_3__28_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_4__28
       (.I0(\m_reg_reg_n_0_[4] ),
        .I1(O[3]),
        .O(p_carry__0_i_4__28_n_0));
  CARRY4 p_carry__1
       (.CI(p_carry__0_n_0),
        .CO({NLW_p_carry__1_CO_UNCONNECTED[3:2],p_carry__1_n_2,p_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,CO,\m_reg_reg_n_0_[8] }),
        .O({NLW_p_carry__1_O_UNCONNECTED[3],p_carry__1_n_5,p_carry__1_n_6,p_carry__1_n_7}),
        .S({1'b0,1'b1,p_carry__1_i_2__28_n_0,p_carry__1_i_3__28_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    p_carry__1_i_2__28
       (.I0(\m_reg_reg_n_0_[9] ),
        .I1(CO),
        .O(p_carry__1_i_2__28_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__1_i_3__28
       (.I0(\m_reg_reg_n_0_[8] ),
        .I1(\p_reg_reg[10]_1 [3]),
        .O(p_carry__1_i_3__28_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry_i_1__28
       (.I0(\m_reg_reg_n_0_[3] ),
        .I1(O[2]),
        .O(p_carry_i_1__28_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry_i_2__28
       (.I0(\m_reg_reg_n_0_[2] ),
        .I1(O[1]),
        .O(p_carry_i_2__28_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry_i_3__28
       (.I0(\m_reg_reg_n_0_[1] ),
        .I1(O[0]),
        .O(p_carry_i_3__28_n_0));
  LUT3 #(
    .INIT(8'h6A)) 
    p_carry_i_4__28
       (.I0(\m_reg_reg_n_0_[0] ),
        .I1(W1_6_1_int_reg[0]),
        .I2(\p_reg_reg[3]_0 ),
        .O(p_carry_i_4__28_n_0));
  FDRE \p_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry_n_7),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \p_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__1_n_5),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \p_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry_n_6),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \p_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry_n_5),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \p_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry_n_4),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \p_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__0_n_7),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \p_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__0_n_6),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \p_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__0_n_5),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \p_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__0_n_4),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \p_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__1_n_7),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \p_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__1_n_6),
        .Q(Q[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8777)) 
    tmp_product__0_carry__0_i_2__28
       (.I0(tmp_product__0_carry__0),
        .I1(W1_6_1_int_reg[1]),
        .I2(tmp_product__0_carry__0_0),
        .I3(W1_6_1_int_reg[0]),
        .O(\input_6_val_read_reg_932_pp0_iter1_reg_reg[6] ));
  LUT4 #(
    .INIT(16'h8FFF)) 
    tmp_product__0_carry__0_i_5__28
       (.I0(tmp_product__0_carry__0),
        .I1(W1_6_1_int_reg[0]),
        .I2(W1_6_1_int_reg[1]),
        .I3(tmp_product__0_carry__0_0),
        .O(\input_6_val_read_reg_932_pp0_iter1_reg_reg[6]_0 [3]));
  LUT5 #(
    .INIT(32'h93539F9F)) 
    tmp_product__0_carry__0_i_6__28
       (.I0(tmp_product__0_carry__0_0),
        .I1(tmp_product__0_carry__0),
        .I2(W1_6_1_int_reg[0]),
        .I3(tmp_product__0_carry__0_3),
        .I4(W1_6_1_int_reg[1]),
        .O(\input_6_val_read_reg_932_pp0_iter1_reg_reg[6]_0 [2]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    tmp_product__0_carry__0_i_7__28
       (.I0(tmp_product__0_carry__0_2),
        .I1(tmp_product__0_carry__0_3),
        .I2(W1_6_1_int_reg[1]),
        .I3(tmp_product__0_carry__0),
        .I4(W1_6_1_int_reg[0]),
        .O(\input_6_val_read_reg_932_pp0_iter1_reg_reg[6]_0 [1]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    tmp_product__0_carry__0_i_8__28
       (.I0(tmp_product__0_carry__0_1),
        .I1(tmp_product__0_carry__0_2),
        .I2(W1_6_1_int_reg[1]),
        .I3(tmp_product__0_carry__0_3),
        .I4(W1_6_1_int_reg[0]),
        .O(\input_6_val_read_reg_932_pp0_iter1_reg_reg[6]_0 [0]));
endmodule

(* ORIG_REF_NAME = "train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0" *) 
module bd_0_hls_inst_0_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_102
   (\input_4_val_read_reg_937_pp0_iter1_reg_reg[6] ,
    \input_4_val_read_reg_937_pp0_iter1_reg_reg[6]_0 ,
    Q,
    CO,
    \m_reg_reg[4]_0 ,
    S,
    DI,
    \m_reg_reg[8]_0 ,
    O,
    \p_reg_reg[10]_0 ,
    tmp_product__0_carry__0,
    W1_4_1_int_reg,
    tmp_product__0_carry__0_0,
    \p_reg_reg[3]_0 ,
    tmp_product__0_carry__0_1,
    tmp_product__0_carry__0_2,
    tmp_product__0_carry__0_3,
    ap_clk,
    D);
  output [0:0]\input_4_val_read_reg_937_pp0_iter1_reg_reg[6] ;
  output [3:0]\input_4_val_read_reg_937_pp0_iter1_reg_reg[6]_0 ;
  output [10:0]Q;
  input [0:0]CO;
  input [2:0]\m_reg_reg[4]_0 ;
  input [3:0]S;
  input [3:0]DI;
  input [3:0]\m_reg_reg[8]_0 ;
  input [3:0]O;
  input [3:0]\p_reg_reg[10]_0 ;
  input tmp_product__0_carry__0;
  input [1:0]W1_4_1_int_reg;
  input tmp_product__0_carry__0_0;
  input \p_reg_reg[3]_0 ;
  input tmp_product__0_carry__0_1;
  input tmp_product__0_carry__0_2;
  input tmp_product__0_carry__0_3;
  input ap_clk;
  input [0:0]D;

  wire [0:0]CO;
  wire [0:0]D;
  wire [3:0]DI;
  wire [3:0]O;
  wire [10:0]Q;
  wire [3:0]S;
  wire [1:0]W1_4_1_int_reg;
  wire ap_clk;
  wire [0:0]\input_4_val_read_reg_937_pp0_iter1_reg_reg[6] ;
  wire [3:0]\input_4_val_read_reg_937_pp0_iter1_reg_reg[6]_0 ;
  wire m__0_carry__0_n_0;
  wire m__0_carry__0_n_1;
  wire m__0_carry__0_n_2;
  wire m__0_carry__0_n_3;
  wire m__0_carry__0_n_4;
  wire m__0_carry__0_n_5;
  wire m__0_carry__0_n_6;
  wire m__0_carry__0_n_7;
  wire m__0_carry__1_n_7;
  wire m__0_carry_n_0;
  wire m__0_carry_n_1;
  wire m__0_carry_n_2;
  wire m__0_carry_n_3;
  wire m__0_carry_n_4;
  wire m__0_carry_n_5;
  wire m__0_carry_n_6;
  wire m__0_carry_n_7;
  wire [2:0]\m_reg_reg[4]_0 ;
  wire [3:0]\m_reg_reg[8]_0 ;
  wire \m_reg_reg_n_0_[0] ;
  wire \m_reg_reg_n_0_[1] ;
  wire \m_reg_reg_n_0_[2] ;
  wire \m_reg_reg_n_0_[3] ;
  wire \m_reg_reg_n_0_[4] ;
  wire \m_reg_reg_n_0_[5] ;
  wire \m_reg_reg_n_0_[6] ;
  wire \m_reg_reg_n_0_[7] ;
  wire \m_reg_reg_n_0_[8] ;
  wire \m_reg_reg_n_0_[9] ;
  wire p_carry__0_i_1__24_n_0;
  wire p_carry__0_i_2__24_n_0;
  wire p_carry__0_i_3__24_n_0;
  wire p_carry__0_i_4__24_n_0;
  wire p_carry__0_n_0;
  wire p_carry__0_n_1;
  wire p_carry__0_n_2;
  wire p_carry__0_n_3;
  wire p_carry__0_n_4;
  wire p_carry__0_n_5;
  wire p_carry__0_n_6;
  wire p_carry__0_n_7;
  wire p_carry__1_i_2__24_n_0;
  wire p_carry__1_i_3__24_n_0;
  wire p_carry__1_n_2;
  wire p_carry__1_n_3;
  wire p_carry__1_n_5;
  wire p_carry__1_n_6;
  wire p_carry__1_n_7;
  wire p_carry_i_1__24_n_0;
  wire p_carry_i_2__24_n_0;
  wire p_carry_i_3__24_n_0;
  wire p_carry_i_4__24_n_0;
  wire p_carry_n_0;
  wire p_carry_n_1;
  wire p_carry_n_2;
  wire p_carry_n_3;
  wire p_carry_n_4;
  wire p_carry_n_5;
  wire p_carry_n_6;
  wire p_carry_n_7;
  wire [3:0]\p_reg_reg[10]_0 ;
  wire \p_reg_reg[3]_0 ;
  wire tmp_product__0_carry__0;
  wire tmp_product__0_carry__0_0;
  wire tmp_product__0_carry__0_1;
  wire tmp_product__0_carry__0_2;
  wire tmp_product__0_carry__0_3;
  wire [3:0]NLW_m__0_carry__1_CO_UNCONNECTED;
  wire [3:1]NLW_m__0_carry__1_O_UNCONNECTED;
  wire [3:2]NLW_p_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_p_carry__1_O_UNCONNECTED;

  CARRY4 m__0_carry
       (.CI(1'b0),
        .CO({m__0_carry_n_0,m__0_carry_n_1,m__0_carry_n_2,m__0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({\m_reg_reg[4]_0 ,1'b0}),
        .O({m__0_carry_n_4,m__0_carry_n_5,m__0_carry_n_6,m__0_carry_n_7}),
        .S(S));
  CARRY4 m__0_carry__0
       (.CI(m__0_carry_n_0),
        .CO({m__0_carry__0_n_0,m__0_carry__0_n_1,m__0_carry__0_n_2,m__0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(DI),
        .O({m__0_carry__0_n_4,m__0_carry__0_n_5,m__0_carry__0_n_6,m__0_carry__0_n_7}),
        .S(\m_reg_reg[8]_0 ));
  CARRY4 m__0_carry__1
       (.CI(m__0_carry__0_n_0),
        .CO(NLW_m__0_carry__1_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_m__0_carry__1_O_UNCONNECTED[3:1],m__0_carry__1_n_7}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \m_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D),
        .Q(\m_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \m_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry_n_7),
        .Q(\m_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \m_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry_n_6),
        .Q(\m_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \m_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry_n_5),
        .Q(\m_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \m_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry_n_4),
        .Q(\m_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \m_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry__0_n_7),
        .Q(\m_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \m_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry__0_n_6),
        .Q(\m_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \m_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry__0_n_5),
        .Q(\m_reg_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \m_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry__0_n_4),
        .Q(\m_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \m_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry__1_n_7),
        .Q(\m_reg_reg_n_0_[9] ),
        .R(1'b0));
  CARRY4 p_carry
       (.CI(1'b0),
        .CO({p_carry_n_0,p_carry_n_1,p_carry_n_2,p_carry_n_3}),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[3] ,\m_reg_reg_n_0_[2] ,\m_reg_reg_n_0_[1] ,\m_reg_reg_n_0_[0] }),
        .O({p_carry_n_4,p_carry_n_5,p_carry_n_6,p_carry_n_7}),
        .S({p_carry_i_1__24_n_0,p_carry_i_2__24_n_0,p_carry_i_3__24_n_0,p_carry_i_4__24_n_0}));
  CARRY4 p_carry__0
       (.CI(p_carry_n_0),
        .CO({p_carry__0_n_0,p_carry__0_n_1,p_carry__0_n_2,p_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[7] ,\m_reg_reg_n_0_[6] ,\m_reg_reg_n_0_[5] ,\m_reg_reg_n_0_[4] }),
        .O({p_carry__0_n_4,p_carry__0_n_5,p_carry__0_n_6,p_carry__0_n_7}),
        .S({p_carry__0_i_1__24_n_0,p_carry__0_i_2__24_n_0,p_carry__0_i_3__24_n_0,p_carry__0_i_4__24_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_1__24
       (.I0(\m_reg_reg_n_0_[7] ),
        .I1(\p_reg_reg[10]_0 [2]),
        .O(p_carry__0_i_1__24_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_2__24
       (.I0(\m_reg_reg_n_0_[6] ),
        .I1(\p_reg_reg[10]_0 [1]),
        .O(p_carry__0_i_2__24_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_3__24
       (.I0(\m_reg_reg_n_0_[5] ),
        .I1(\p_reg_reg[10]_0 [0]),
        .O(p_carry__0_i_3__24_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_4__24
       (.I0(\m_reg_reg_n_0_[4] ),
        .I1(O[3]),
        .O(p_carry__0_i_4__24_n_0));
  CARRY4 p_carry__1
       (.CI(p_carry__0_n_0),
        .CO({NLW_p_carry__1_CO_UNCONNECTED[3:2],p_carry__1_n_2,p_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,CO,\m_reg_reg_n_0_[8] }),
        .O({NLW_p_carry__1_O_UNCONNECTED[3],p_carry__1_n_5,p_carry__1_n_6,p_carry__1_n_7}),
        .S({1'b0,1'b1,p_carry__1_i_2__24_n_0,p_carry__1_i_3__24_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    p_carry__1_i_2__24
       (.I0(\m_reg_reg_n_0_[9] ),
        .I1(CO),
        .O(p_carry__1_i_2__24_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__1_i_3__24
       (.I0(\m_reg_reg_n_0_[8] ),
        .I1(\p_reg_reg[10]_0 [3]),
        .O(p_carry__1_i_3__24_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry_i_1__24
       (.I0(\m_reg_reg_n_0_[3] ),
        .I1(O[2]),
        .O(p_carry_i_1__24_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry_i_2__24
       (.I0(\m_reg_reg_n_0_[2] ),
        .I1(O[1]),
        .O(p_carry_i_2__24_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry_i_3__24
       (.I0(\m_reg_reg_n_0_[1] ),
        .I1(O[0]),
        .O(p_carry_i_3__24_n_0));
  LUT3 #(
    .INIT(8'h6A)) 
    p_carry_i_4__24
       (.I0(\m_reg_reg_n_0_[0] ),
        .I1(W1_4_1_int_reg[0]),
        .I2(\p_reg_reg[3]_0 ),
        .O(p_carry_i_4__24_n_0));
  FDRE \p_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry_n_7),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \p_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__1_n_5),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \p_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry_n_6),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \p_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry_n_5),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \p_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry_n_4),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \p_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__0_n_7),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \p_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__0_n_6),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \p_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__0_n_5),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \p_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__0_n_4),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \p_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__1_n_7),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \p_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__1_n_6),
        .Q(Q[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8777)) 
    tmp_product__0_carry__0_i_2__24
       (.I0(tmp_product__0_carry__0),
        .I1(W1_4_1_int_reg[1]),
        .I2(tmp_product__0_carry__0_0),
        .I3(W1_4_1_int_reg[0]),
        .O(\input_4_val_read_reg_937_pp0_iter1_reg_reg[6] ));
  LUT4 #(
    .INIT(16'h8FFF)) 
    tmp_product__0_carry__0_i_5__24
       (.I0(tmp_product__0_carry__0),
        .I1(W1_4_1_int_reg[0]),
        .I2(W1_4_1_int_reg[1]),
        .I3(tmp_product__0_carry__0_0),
        .O(\input_4_val_read_reg_937_pp0_iter1_reg_reg[6]_0 [3]));
  LUT5 #(
    .INIT(32'h93539F9F)) 
    tmp_product__0_carry__0_i_6__24
       (.I0(tmp_product__0_carry__0_0),
        .I1(tmp_product__0_carry__0),
        .I2(W1_4_1_int_reg[0]),
        .I3(tmp_product__0_carry__0_3),
        .I4(W1_4_1_int_reg[1]),
        .O(\input_4_val_read_reg_937_pp0_iter1_reg_reg[6]_0 [2]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    tmp_product__0_carry__0_i_7__24
       (.I0(tmp_product__0_carry__0_2),
        .I1(tmp_product__0_carry__0_3),
        .I2(W1_4_1_int_reg[1]),
        .I3(tmp_product__0_carry__0),
        .I4(W1_4_1_int_reg[0]),
        .O(\input_4_val_read_reg_937_pp0_iter1_reg_reg[6]_0 [1]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    tmp_product__0_carry__0_i_8__24
       (.I0(tmp_product__0_carry__0_1),
        .I1(tmp_product__0_carry__0_2),
        .I2(W1_4_1_int_reg[1]),
        .I3(tmp_product__0_carry__0_3),
        .I4(W1_4_1_int_reg[0]),
        .O(\input_4_val_read_reg_937_pp0_iter1_reg_reg[6]_0 [0]));
endmodule

(* ORIG_REF_NAME = "train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0" *) 
module bd_0_hls_inst_0_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_103
   (\input_2_val_read_reg_942_pp0_iter1_reg_reg[6] ,
    \input_2_val_read_reg_942_pp0_iter1_reg_reg[6]_0 ,
    Q,
    CO,
    \m_reg_reg[4]_0 ,
    S,
    DI,
    \m_reg_reg[8]_0 ,
    O,
    \p_reg_reg[10]_0 ,
    tmp_product__0_carry__0,
    W1_2_1_int_reg,
    tmp_product__0_carry__0_0,
    \p_reg_reg[3]_0 ,
    tmp_product__0_carry__0_1,
    tmp_product__0_carry__0_2,
    tmp_product__0_carry__0_3,
    ap_clk,
    D);
  output [0:0]\input_2_val_read_reg_942_pp0_iter1_reg_reg[6] ;
  output [3:0]\input_2_val_read_reg_942_pp0_iter1_reg_reg[6]_0 ;
  output [10:0]Q;
  input [0:0]CO;
  input [2:0]\m_reg_reg[4]_0 ;
  input [3:0]S;
  input [3:0]DI;
  input [3:0]\m_reg_reg[8]_0 ;
  input [3:0]O;
  input [3:0]\p_reg_reg[10]_0 ;
  input tmp_product__0_carry__0;
  input [1:0]W1_2_1_int_reg;
  input tmp_product__0_carry__0_0;
  input \p_reg_reg[3]_0 ;
  input tmp_product__0_carry__0_1;
  input tmp_product__0_carry__0_2;
  input tmp_product__0_carry__0_3;
  input ap_clk;
  input [0:0]D;

  wire [0:0]CO;
  wire [0:0]D;
  wire [3:0]DI;
  wire [3:0]O;
  wire [10:0]Q;
  wire [3:0]S;
  wire [1:0]W1_2_1_int_reg;
  wire ap_clk;
  wire [0:0]\input_2_val_read_reg_942_pp0_iter1_reg_reg[6] ;
  wire [3:0]\input_2_val_read_reg_942_pp0_iter1_reg_reg[6]_0 ;
  wire m__0_carry__0_n_0;
  wire m__0_carry__0_n_1;
  wire m__0_carry__0_n_2;
  wire m__0_carry__0_n_3;
  wire m__0_carry__0_n_4;
  wire m__0_carry__0_n_5;
  wire m__0_carry__0_n_6;
  wire m__0_carry__0_n_7;
  wire m__0_carry__1_n_7;
  wire m__0_carry_n_0;
  wire m__0_carry_n_1;
  wire m__0_carry_n_2;
  wire m__0_carry_n_3;
  wire m__0_carry_n_4;
  wire m__0_carry_n_5;
  wire m__0_carry_n_6;
  wire m__0_carry_n_7;
  wire [2:0]\m_reg_reg[4]_0 ;
  wire [3:0]\m_reg_reg[8]_0 ;
  wire \m_reg_reg_n_0_[0] ;
  wire \m_reg_reg_n_0_[1] ;
  wire \m_reg_reg_n_0_[2] ;
  wire \m_reg_reg_n_0_[3] ;
  wire \m_reg_reg_n_0_[4] ;
  wire \m_reg_reg_n_0_[5] ;
  wire \m_reg_reg_n_0_[6] ;
  wire \m_reg_reg_n_0_[7] ;
  wire \m_reg_reg_n_0_[8] ;
  wire \m_reg_reg_n_0_[9] ;
  wire p_carry__0_i_1__20_n_0;
  wire p_carry__0_i_2__20_n_0;
  wire p_carry__0_i_3__20_n_0;
  wire p_carry__0_i_4__20_n_0;
  wire p_carry__0_n_0;
  wire p_carry__0_n_1;
  wire p_carry__0_n_2;
  wire p_carry__0_n_3;
  wire p_carry__0_n_4;
  wire p_carry__0_n_5;
  wire p_carry__0_n_6;
  wire p_carry__0_n_7;
  wire p_carry__1_i_2__20_n_0;
  wire p_carry__1_i_3__20_n_0;
  wire p_carry__1_n_2;
  wire p_carry__1_n_3;
  wire p_carry__1_n_5;
  wire p_carry__1_n_6;
  wire p_carry__1_n_7;
  wire p_carry_i_1__20_n_0;
  wire p_carry_i_2__20_n_0;
  wire p_carry_i_3__20_n_0;
  wire p_carry_i_4__20_n_0;
  wire p_carry_n_0;
  wire p_carry_n_1;
  wire p_carry_n_2;
  wire p_carry_n_3;
  wire p_carry_n_4;
  wire p_carry_n_5;
  wire p_carry_n_6;
  wire p_carry_n_7;
  wire [3:0]\p_reg_reg[10]_0 ;
  wire \p_reg_reg[3]_0 ;
  wire tmp_product__0_carry__0;
  wire tmp_product__0_carry__0_0;
  wire tmp_product__0_carry__0_1;
  wire tmp_product__0_carry__0_2;
  wire tmp_product__0_carry__0_3;
  wire [3:0]NLW_m__0_carry__1_CO_UNCONNECTED;
  wire [3:1]NLW_m__0_carry__1_O_UNCONNECTED;
  wire [3:2]NLW_p_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_p_carry__1_O_UNCONNECTED;

  CARRY4 m__0_carry
       (.CI(1'b0),
        .CO({m__0_carry_n_0,m__0_carry_n_1,m__0_carry_n_2,m__0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({\m_reg_reg[4]_0 ,1'b0}),
        .O({m__0_carry_n_4,m__0_carry_n_5,m__0_carry_n_6,m__0_carry_n_7}),
        .S(S));
  CARRY4 m__0_carry__0
       (.CI(m__0_carry_n_0),
        .CO({m__0_carry__0_n_0,m__0_carry__0_n_1,m__0_carry__0_n_2,m__0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(DI),
        .O({m__0_carry__0_n_4,m__0_carry__0_n_5,m__0_carry__0_n_6,m__0_carry__0_n_7}),
        .S(\m_reg_reg[8]_0 ));
  CARRY4 m__0_carry__1
       (.CI(m__0_carry__0_n_0),
        .CO(NLW_m__0_carry__1_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_m__0_carry__1_O_UNCONNECTED[3:1],m__0_carry__1_n_7}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \m_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D),
        .Q(\m_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \m_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry_n_7),
        .Q(\m_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \m_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry_n_6),
        .Q(\m_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \m_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry_n_5),
        .Q(\m_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \m_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry_n_4),
        .Q(\m_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \m_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry__0_n_7),
        .Q(\m_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \m_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry__0_n_6),
        .Q(\m_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \m_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry__0_n_5),
        .Q(\m_reg_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \m_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry__0_n_4),
        .Q(\m_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \m_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry__1_n_7),
        .Q(\m_reg_reg_n_0_[9] ),
        .R(1'b0));
  CARRY4 p_carry
       (.CI(1'b0),
        .CO({p_carry_n_0,p_carry_n_1,p_carry_n_2,p_carry_n_3}),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[3] ,\m_reg_reg_n_0_[2] ,\m_reg_reg_n_0_[1] ,\m_reg_reg_n_0_[0] }),
        .O({p_carry_n_4,p_carry_n_5,p_carry_n_6,p_carry_n_7}),
        .S({p_carry_i_1__20_n_0,p_carry_i_2__20_n_0,p_carry_i_3__20_n_0,p_carry_i_4__20_n_0}));
  CARRY4 p_carry__0
       (.CI(p_carry_n_0),
        .CO({p_carry__0_n_0,p_carry__0_n_1,p_carry__0_n_2,p_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[7] ,\m_reg_reg_n_0_[6] ,\m_reg_reg_n_0_[5] ,\m_reg_reg_n_0_[4] }),
        .O({p_carry__0_n_4,p_carry__0_n_5,p_carry__0_n_6,p_carry__0_n_7}),
        .S({p_carry__0_i_1__20_n_0,p_carry__0_i_2__20_n_0,p_carry__0_i_3__20_n_0,p_carry__0_i_4__20_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_1__20
       (.I0(\m_reg_reg_n_0_[7] ),
        .I1(\p_reg_reg[10]_0 [2]),
        .O(p_carry__0_i_1__20_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_2__20
       (.I0(\m_reg_reg_n_0_[6] ),
        .I1(\p_reg_reg[10]_0 [1]),
        .O(p_carry__0_i_2__20_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_3__20
       (.I0(\m_reg_reg_n_0_[5] ),
        .I1(\p_reg_reg[10]_0 [0]),
        .O(p_carry__0_i_3__20_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_4__20
       (.I0(\m_reg_reg_n_0_[4] ),
        .I1(O[3]),
        .O(p_carry__0_i_4__20_n_0));
  CARRY4 p_carry__1
       (.CI(p_carry__0_n_0),
        .CO({NLW_p_carry__1_CO_UNCONNECTED[3:2],p_carry__1_n_2,p_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,CO,\m_reg_reg_n_0_[8] }),
        .O({NLW_p_carry__1_O_UNCONNECTED[3],p_carry__1_n_5,p_carry__1_n_6,p_carry__1_n_7}),
        .S({1'b0,1'b1,p_carry__1_i_2__20_n_0,p_carry__1_i_3__20_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    p_carry__1_i_2__20
       (.I0(\m_reg_reg_n_0_[9] ),
        .I1(CO),
        .O(p_carry__1_i_2__20_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__1_i_3__20
       (.I0(\m_reg_reg_n_0_[8] ),
        .I1(\p_reg_reg[10]_0 [3]),
        .O(p_carry__1_i_3__20_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry_i_1__20
       (.I0(\m_reg_reg_n_0_[3] ),
        .I1(O[2]),
        .O(p_carry_i_1__20_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry_i_2__20
       (.I0(\m_reg_reg_n_0_[2] ),
        .I1(O[1]),
        .O(p_carry_i_2__20_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry_i_3__20
       (.I0(\m_reg_reg_n_0_[1] ),
        .I1(O[0]),
        .O(p_carry_i_3__20_n_0));
  LUT3 #(
    .INIT(8'h6A)) 
    p_carry_i_4__20
       (.I0(\m_reg_reg_n_0_[0] ),
        .I1(W1_2_1_int_reg[0]),
        .I2(\p_reg_reg[3]_0 ),
        .O(p_carry_i_4__20_n_0));
  FDRE \p_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry_n_7),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \p_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__1_n_5),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \p_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry_n_6),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \p_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry_n_5),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \p_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry_n_4),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \p_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__0_n_7),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \p_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__0_n_6),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \p_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__0_n_5),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \p_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__0_n_4),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \p_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__1_n_7),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \p_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__1_n_6),
        .Q(Q[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8777)) 
    tmp_product__0_carry__0_i_2__20
       (.I0(tmp_product__0_carry__0),
        .I1(W1_2_1_int_reg[1]),
        .I2(tmp_product__0_carry__0_0),
        .I3(W1_2_1_int_reg[0]),
        .O(\input_2_val_read_reg_942_pp0_iter1_reg_reg[6] ));
  LUT4 #(
    .INIT(16'h8FFF)) 
    tmp_product__0_carry__0_i_5__20
       (.I0(tmp_product__0_carry__0),
        .I1(W1_2_1_int_reg[0]),
        .I2(W1_2_1_int_reg[1]),
        .I3(tmp_product__0_carry__0_0),
        .O(\input_2_val_read_reg_942_pp0_iter1_reg_reg[6]_0 [3]));
  LUT5 #(
    .INIT(32'h93539F9F)) 
    tmp_product__0_carry__0_i_6__20
       (.I0(tmp_product__0_carry__0_0),
        .I1(tmp_product__0_carry__0),
        .I2(W1_2_1_int_reg[0]),
        .I3(tmp_product__0_carry__0_3),
        .I4(W1_2_1_int_reg[1]),
        .O(\input_2_val_read_reg_942_pp0_iter1_reg_reg[6]_0 [2]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    tmp_product__0_carry__0_i_7__20
       (.I0(tmp_product__0_carry__0_2),
        .I1(tmp_product__0_carry__0_3),
        .I2(W1_2_1_int_reg[1]),
        .I3(tmp_product__0_carry__0),
        .I4(W1_2_1_int_reg[0]),
        .O(\input_2_val_read_reg_942_pp0_iter1_reg_reg[6]_0 [1]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    tmp_product__0_carry__0_i_8__20
       (.I0(tmp_product__0_carry__0_1),
        .I1(tmp_product__0_carry__0_2),
        .I2(W1_2_1_int_reg[1]),
        .I3(tmp_product__0_carry__0_3),
        .I4(W1_2_1_int_reg[0]),
        .O(\input_2_val_read_reg_942_pp0_iter1_reg_reg[6]_0 [0]));
endmodule

(* ORIG_REF_NAME = "train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0" *) 
module bd_0_hls_inst_0_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_104
   (\input_1_val_read_reg_947_pp0_iter1_reg_reg[6] ,
    \input_1_val_read_reg_947_pp0_iter1_reg_reg[6]_0 ,
    Q,
    CO,
    \m_reg_reg[4]_0 ,
    S,
    DI,
    \m_reg_reg[8]_0 ,
    O,
    \p_reg_reg[10]_0 ,
    tmp_product__0_carry__0,
    W1_1_1_int_reg,
    tmp_product__0_carry__0_0,
    \p_reg_reg[3]_0 ,
    tmp_product__0_carry__0_1,
    tmp_product__0_carry__0_2,
    tmp_product__0_carry__0_3,
    ap_clk,
    D);
  output [0:0]\input_1_val_read_reg_947_pp0_iter1_reg_reg[6] ;
  output [3:0]\input_1_val_read_reg_947_pp0_iter1_reg_reg[6]_0 ;
  output [10:0]Q;
  input [0:0]CO;
  input [2:0]\m_reg_reg[4]_0 ;
  input [3:0]S;
  input [3:0]DI;
  input [3:0]\m_reg_reg[8]_0 ;
  input [3:0]O;
  input [3:0]\p_reg_reg[10]_0 ;
  input tmp_product__0_carry__0;
  input [1:0]W1_1_1_int_reg;
  input tmp_product__0_carry__0_0;
  input \p_reg_reg[3]_0 ;
  input tmp_product__0_carry__0_1;
  input tmp_product__0_carry__0_2;
  input tmp_product__0_carry__0_3;
  input ap_clk;
  input [0:0]D;

  wire [0:0]CO;
  wire [0:0]D;
  wire [3:0]DI;
  wire [3:0]O;
  wire [10:0]Q;
  wire [3:0]S;
  wire [1:0]W1_1_1_int_reg;
  wire ap_clk;
  wire [0:0]\input_1_val_read_reg_947_pp0_iter1_reg_reg[6] ;
  wire [3:0]\input_1_val_read_reg_947_pp0_iter1_reg_reg[6]_0 ;
  wire m__0_carry__0_n_0;
  wire m__0_carry__0_n_1;
  wire m__0_carry__0_n_2;
  wire m__0_carry__0_n_3;
  wire m__0_carry__0_n_4;
  wire m__0_carry__0_n_5;
  wire m__0_carry__0_n_6;
  wire m__0_carry__0_n_7;
  wire m__0_carry__1_n_7;
  wire m__0_carry_n_0;
  wire m__0_carry_n_1;
  wire m__0_carry_n_2;
  wire m__0_carry_n_3;
  wire m__0_carry_n_4;
  wire m__0_carry_n_5;
  wire m__0_carry_n_6;
  wire m__0_carry_n_7;
  wire [2:0]\m_reg_reg[4]_0 ;
  wire [3:0]\m_reg_reg[8]_0 ;
  wire \m_reg_reg_n_0_[0] ;
  wire \m_reg_reg_n_0_[1] ;
  wire \m_reg_reg_n_0_[2] ;
  wire \m_reg_reg_n_0_[3] ;
  wire \m_reg_reg_n_0_[4] ;
  wire \m_reg_reg_n_0_[5] ;
  wire \m_reg_reg_n_0_[6] ;
  wire \m_reg_reg_n_0_[7] ;
  wire \m_reg_reg_n_0_[8] ;
  wire \m_reg_reg_n_0_[9] ;
  wire p_carry__0_i_1__16_n_0;
  wire p_carry__0_i_2__16_n_0;
  wire p_carry__0_i_3__16_n_0;
  wire p_carry__0_i_4__16_n_0;
  wire p_carry__0_n_0;
  wire p_carry__0_n_1;
  wire p_carry__0_n_2;
  wire p_carry__0_n_3;
  wire p_carry__0_n_4;
  wire p_carry__0_n_5;
  wire p_carry__0_n_6;
  wire p_carry__0_n_7;
  wire p_carry__1_i_2__16_n_0;
  wire p_carry__1_i_3__16_n_0;
  wire p_carry__1_n_2;
  wire p_carry__1_n_3;
  wire p_carry__1_n_5;
  wire p_carry__1_n_6;
  wire p_carry__1_n_7;
  wire p_carry_i_1__16_n_0;
  wire p_carry_i_2__16_n_0;
  wire p_carry_i_3__16_n_0;
  wire p_carry_i_4__16_n_0;
  wire p_carry_n_0;
  wire p_carry_n_1;
  wire p_carry_n_2;
  wire p_carry_n_3;
  wire p_carry_n_4;
  wire p_carry_n_5;
  wire p_carry_n_6;
  wire p_carry_n_7;
  wire [3:0]\p_reg_reg[10]_0 ;
  wire \p_reg_reg[3]_0 ;
  wire tmp_product__0_carry__0;
  wire tmp_product__0_carry__0_0;
  wire tmp_product__0_carry__0_1;
  wire tmp_product__0_carry__0_2;
  wire tmp_product__0_carry__0_3;
  wire [3:0]NLW_m__0_carry__1_CO_UNCONNECTED;
  wire [3:1]NLW_m__0_carry__1_O_UNCONNECTED;
  wire [3:2]NLW_p_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_p_carry__1_O_UNCONNECTED;

  CARRY4 m__0_carry
       (.CI(1'b0),
        .CO({m__0_carry_n_0,m__0_carry_n_1,m__0_carry_n_2,m__0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({\m_reg_reg[4]_0 ,1'b0}),
        .O({m__0_carry_n_4,m__0_carry_n_5,m__0_carry_n_6,m__0_carry_n_7}),
        .S(S));
  CARRY4 m__0_carry__0
       (.CI(m__0_carry_n_0),
        .CO({m__0_carry__0_n_0,m__0_carry__0_n_1,m__0_carry__0_n_2,m__0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(DI),
        .O({m__0_carry__0_n_4,m__0_carry__0_n_5,m__0_carry__0_n_6,m__0_carry__0_n_7}),
        .S(\m_reg_reg[8]_0 ));
  CARRY4 m__0_carry__1
       (.CI(m__0_carry__0_n_0),
        .CO(NLW_m__0_carry__1_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_m__0_carry__1_O_UNCONNECTED[3:1],m__0_carry__1_n_7}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \m_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D),
        .Q(\m_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \m_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry_n_7),
        .Q(\m_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \m_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry_n_6),
        .Q(\m_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \m_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry_n_5),
        .Q(\m_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \m_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry_n_4),
        .Q(\m_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \m_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry__0_n_7),
        .Q(\m_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \m_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry__0_n_6),
        .Q(\m_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \m_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry__0_n_5),
        .Q(\m_reg_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \m_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry__0_n_4),
        .Q(\m_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \m_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry__1_n_7),
        .Q(\m_reg_reg_n_0_[9] ),
        .R(1'b0));
  CARRY4 p_carry
       (.CI(1'b0),
        .CO({p_carry_n_0,p_carry_n_1,p_carry_n_2,p_carry_n_3}),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[3] ,\m_reg_reg_n_0_[2] ,\m_reg_reg_n_0_[1] ,\m_reg_reg_n_0_[0] }),
        .O({p_carry_n_4,p_carry_n_5,p_carry_n_6,p_carry_n_7}),
        .S({p_carry_i_1__16_n_0,p_carry_i_2__16_n_0,p_carry_i_3__16_n_0,p_carry_i_4__16_n_0}));
  CARRY4 p_carry__0
       (.CI(p_carry_n_0),
        .CO({p_carry__0_n_0,p_carry__0_n_1,p_carry__0_n_2,p_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[7] ,\m_reg_reg_n_0_[6] ,\m_reg_reg_n_0_[5] ,\m_reg_reg_n_0_[4] }),
        .O({p_carry__0_n_4,p_carry__0_n_5,p_carry__0_n_6,p_carry__0_n_7}),
        .S({p_carry__0_i_1__16_n_0,p_carry__0_i_2__16_n_0,p_carry__0_i_3__16_n_0,p_carry__0_i_4__16_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_1__16
       (.I0(\m_reg_reg_n_0_[7] ),
        .I1(\p_reg_reg[10]_0 [2]),
        .O(p_carry__0_i_1__16_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_2__16
       (.I0(\m_reg_reg_n_0_[6] ),
        .I1(\p_reg_reg[10]_0 [1]),
        .O(p_carry__0_i_2__16_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_3__16
       (.I0(\m_reg_reg_n_0_[5] ),
        .I1(\p_reg_reg[10]_0 [0]),
        .O(p_carry__0_i_3__16_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_4__16
       (.I0(\m_reg_reg_n_0_[4] ),
        .I1(O[3]),
        .O(p_carry__0_i_4__16_n_0));
  CARRY4 p_carry__1
       (.CI(p_carry__0_n_0),
        .CO({NLW_p_carry__1_CO_UNCONNECTED[3:2],p_carry__1_n_2,p_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,CO,\m_reg_reg_n_0_[8] }),
        .O({NLW_p_carry__1_O_UNCONNECTED[3],p_carry__1_n_5,p_carry__1_n_6,p_carry__1_n_7}),
        .S({1'b0,1'b1,p_carry__1_i_2__16_n_0,p_carry__1_i_3__16_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    p_carry__1_i_2__16
       (.I0(\m_reg_reg_n_0_[9] ),
        .I1(CO),
        .O(p_carry__1_i_2__16_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__1_i_3__16
       (.I0(\m_reg_reg_n_0_[8] ),
        .I1(\p_reg_reg[10]_0 [3]),
        .O(p_carry__1_i_3__16_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry_i_1__16
       (.I0(\m_reg_reg_n_0_[3] ),
        .I1(O[2]),
        .O(p_carry_i_1__16_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry_i_2__16
       (.I0(\m_reg_reg_n_0_[2] ),
        .I1(O[1]),
        .O(p_carry_i_2__16_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry_i_3__16
       (.I0(\m_reg_reg_n_0_[1] ),
        .I1(O[0]),
        .O(p_carry_i_3__16_n_0));
  LUT3 #(
    .INIT(8'h6A)) 
    p_carry_i_4__16
       (.I0(\m_reg_reg_n_0_[0] ),
        .I1(W1_1_1_int_reg[0]),
        .I2(\p_reg_reg[3]_0 ),
        .O(p_carry_i_4__16_n_0));
  FDRE \p_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry_n_7),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \p_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__1_n_5),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \p_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry_n_6),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \p_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry_n_5),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \p_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry_n_4),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \p_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__0_n_7),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \p_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__0_n_6),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \p_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__0_n_5),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \p_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__0_n_4),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \p_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__1_n_7),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \p_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__1_n_6),
        .Q(Q[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8777)) 
    tmp_product__0_carry__0_i_2__16
       (.I0(tmp_product__0_carry__0),
        .I1(W1_1_1_int_reg[1]),
        .I2(tmp_product__0_carry__0_0),
        .I3(W1_1_1_int_reg[0]),
        .O(\input_1_val_read_reg_947_pp0_iter1_reg_reg[6] ));
  LUT4 #(
    .INIT(16'h8FFF)) 
    tmp_product__0_carry__0_i_5__16
       (.I0(tmp_product__0_carry__0),
        .I1(W1_1_1_int_reg[0]),
        .I2(W1_1_1_int_reg[1]),
        .I3(tmp_product__0_carry__0_0),
        .O(\input_1_val_read_reg_947_pp0_iter1_reg_reg[6]_0 [3]));
  LUT5 #(
    .INIT(32'h93539F9F)) 
    tmp_product__0_carry__0_i_6__16
       (.I0(tmp_product__0_carry__0_0),
        .I1(tmp_product__0_carry__0),
        .I2(W1_1_1_int_reg[0]),
        .I3(tmp_product__0_carry__0_3),
        .I4(W1_1_1_int_reg[1]),
        .O(\input_1_val_read_reg_947_pp0_iter1_reg_reg[6]_0 [2]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    tmp_product__0_carry__0_i_7__16
       (.I0(tmp_product__0_carry__0_2),
        .I1(tmp_product__0_carry__0_3),
        .I2(W1_1_1_int_reg[1]),
        .I3(tmp_product__0_carry__0),
        .I4(W1_1_1_int_reg[0]),
        .O(\input_1_val_read_reg_947_pp0_iter1_reg_reg[6]_0 [1]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    tmp_product__0_carry__0_i_8__16
       (.I0(tmp_product__0_carry__0_1),
        .I1(tmp_product__0_carry__0_2),
        .I2(W1_1_1_int_reg[1]),
        .I3(tmp_product__0_carry__0_3),
        .I4(W1_1_1_int_reg[0]),
        .O(\input_1_val_read_reg_947_pp0_iter1_reg_reg[6]_0 [0]));
endmodule

(* ORIG_REF_NAME = "train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0" *) 
module bd_0_hls_inst_0_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_105
   (DI,
    Q,
    \a_reg_reg[6]_0 ,
    \a_reg_reg[6]_1 ,
    \a_reg_reg[6]_2 ,
    S,
    \a_reg_reg[2]_0 ,
    \a_reg_reg[6]_3 ,
    \a_reg_reg[2]_1 ,
    \a_reg_reg[6]_4 ,
    \a_reg_reg[2]_2 ,
    \a_reg_reg[6]_5 ,
    \p_reg_reg[10]_0 ,
    \p_reg_reg[10]_1 ,
    D,
    \a_reg_reg[0]_0 ,
    \a_reg_reg[0]_1 ,
    CO,
    \m_reg_reg[4]_0 ,
    \m_reg_reg[4]_1 ,
    \m_reg_reg[8]_0 ,
    O,
    \p_reg_reg[10]_2 ,
    tmp_product__0_carry__0,
    W1_6_0_int_reg,
    tmp_product__0_carry__0_0,
    \m_reg_reg[4]_2 ,
    \m_reg_reg[0]_0 ,
    \m_reg_reg[4]_3 ,
    \m_reg_reg[0]_1 ,
    \m_reg_reg[4]_4 ,
    \m_reg_reg[0]_2 ,
    \m_reg_reg[4]_5 ,
    \m_reg_reg[0]_3 ,
    \p_reg_reg[3]_0 ,
    tmp_product__0_carry__0_1,
    tmp_product__0_carry__0_2,
    tmp_product__0_carry__0_3,
    \add_ln56_5_reg_1154_reg[11] ,
    \a_reg_reg[7]_0 ,
    ap_clk);
  output [0:0]DI;
  output [7:0]Q;
  output [0:0]\a_reg_reg[6]_0 ;
  output [0:0]\a_reg_reg[6]_1 ;
  output [0:0]\a_reg_reg[6]_2 ;
  output [3:0]S;
  output [2:0]\a_reg_reg[2]_0 ;
  output [3:0]\a_reg_reg[6]_3 ;
  output [2:0]\a_reg_reg[2]_1 ;
  output [3:0]\a_reg_reg[6]_4 ;
  output [2:0]\a_reg_reg[2]_2 ;
  output [3:0]\a_reg_reg[6]_5 ;
  output [0:0]\p_reg_reg[10]_0 ;
  output [10:0]\p_reg_reg[10]_1 ;
  output [0:0]D;
  output [0:0]\a_reg_reg[0]_0 ;
  output [0:0]\a_reg_reg[0]_1 ;
  input [0:0]CO;
  input [2:0]\m_reg_reg[4]_0 ;
  input [0:0]\m_reg_reg[4]_1 ;
  input [2:0]\m_reg_reg[8]_0 ;
  input [3:0]O;
  input [3:0]\p_reg_reg[10]_2 ;
  input tmp_product__0_carry__0;
  input [1:0]W1_6_0_int_reg;
  input tmp_product__0_carry__0_0;
  input \m_reg_reg[4]_2 ;
  input \m_reg_reg[0]_0 ;
  input \m_reg_reg[4]_3 ;
  input \m_reg_reg[0]_1 ;
  input \m_reg_reg[4]_4 ;
  input \m_reg_reg[0]_2 ;
  input \m_reg_reg[4]_5 ;
  input \m_reg_reg[0]_3 ;
  input \p_reg_reg[3]_0 ;
  input tmp_product__0_carry__0_1;
  input tmp_product__0_carry__0_2;
  input tmp_product__0_carry__0_3;
  input [0:0]\add_ln56_5_reg_1154_reg[11] ;
  input [7:0]\a_reg_reg[7]_0 ;
  input ap_clk;

  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]DI;
  wire [3:0]O;
  wire [7:0]Q;
  wire [3:0]S;
  wire [1:0]W1_6_0_int_reg;
  wire [0:0]\a_reg_reg[0]_0 ;
  wire [0:0]\a_reg_reg[0]_1 ;
  wire [2:0]\a_reg_reg[2]_0 ;
  wire [2:0]\a_reg_reg[2]_1 ;
  wire [2:0]\a_reg_reg[2]_2 ;
  wire [0:0]\a_reg_reg[6]_0 ;
  wire [0:0]\a_reg_reg[6]_1 ;
  wire [0:0]\a_reg_reg[6]_2 ;
  wire [3:0]\a_reg_reg[6]_3 ;
  wire [3:0]\a_reg_reg[6]_4 ;
  wire [3:0]\a_reg_reg[6]_5 ;
  wire [7:0]\a_reg_reg[7]_0 ;
  wire [0:0]\add_ln56_5_reg_1154_reg[11] ;
  wire ap_clk;
  wire m__0_carry__0_i_2__27_n_0;
  wire m__0_carry__0_i_5__27_n_0;
  wire m__0_carry__0_i_6__27_n_0;
  wire m__0_carry__0_i_7__27_n_0;
  wire m__0_carry__0_i_8__27_n_0;
  wire m__0_carry__0_n_0;
  wire m__0_carry__0_n_1;
  wire m__0_carry__0_n_2;
  wire m__0_carry__0_n_3;
  wire m__0_carry__0_n_4;
  wire m__0_carry__0_n_5;
  wire m__0_carry__0_n_6;
  wire m__0_carry__0_n_7;
  wire m__0_carry__1_n_7;
  wire m__0_carry_i_4__27_n_0;
  wire m__0_carry_i_5__27_n_0;
  wire m__0_carry_i_6__27_n_0;
  wire m__0_carry_n_0;
  wire m__0_carry_n_1;
  wire m__0_carry_n_2;
  wire m__0_carry_n_3;
  wire m__0_carry_n_4;
  wire m__0_carry_n_5;
  wire m__0_carry_n_6;
  wire m__0_carry_n_7;
  wire \m_reg[0]_i_1__27_n_0 ;
  wire \m_reg_reg[0]_0 ;
  wire \m_reg_reg[0]_1 ;
  wire \m_reg_reg[0]_2 ;
  wire \m_reg_reg[0]_3 ;
  wire [2:0]\m_reg_reg[4]_0 ;
  wire [0:0]\m_reg_reg[4]_1 ;
  wire \m_reg_reg[4]_2 ;
  wire \m_reg_reg[4]_3 ;
  wire \m_reg_reg[4]_4 ;
  wire \m_reg_reg[4]_5 ;
  wire [2:0]\m_reg_reg[8]_0 ;
  wire \m_reg_reg_n_0_[0] ;
  wire \m_reg_reg_n_0_[1] ;
  wire \m_reg_reg_n_0_[2] ;
  wire \m_reg_reg_n_0_[3] ;
  wire \m_reg_reg_n_0_[4] ;
  wire \m_reg_reg_n_0_[5] ;
  wire \m_reg_reg_n_0_[6] ;
  wire \m_reg_reg_n_0_[7] ;
  wire \m_reg_reg_n_0_[8] ;
  wire \m_reg_reg_n_0_[9] ;
  wire p_carry__0_i_1__27_n_0;
  wire p_carry__0_i_2__27_n_0;
  wire p_carry__0_i_3__27_n_0;
  wire p_carry__0_i_4__27_n_0;
  wire p_carry__0_n_0;
  wire p_carry__0_n_1;
  wire p_carry__0_n_2;
  wire p_carry__0_n_3;
  wire p_carry__0_n_4;
  wire p_carry__0_n_5;
  wire p_carry__0_n_6;
  wire p_carry__0_n_7;
  wire p_carry__1_i_2__27_n_0;
  wire p_carry__1_i_3__27_n_0;
  wire p_carry__1_n_2;
  wire p_carry__1_n_3;
  wire p_carry__1_n_5;
  wire p_carry__1_n_6;
  wire p_carry__1_n_7;
  wire p_carry_i_1__27_n_0;
  wire p_carry_i_2__27_n_0;
  wire p_carry_i_3__27_n_0;
  wire p_carry_i_4__27_n_0;
  wire p_carry_n_0;
  wire p_carry_n_1;
  wire p_carry_n_2;
  wire p_carry_n_3;
  wire p_carry_n_4;
  wire p_carry_n_5;
  wire p_carry_n_6;
  wire p_carry_n_7;
  wire [0:0]\p_reg_reg[10]_0 ;
  wire [10:0]\p_reg_reg[10]_1 ;
  wire [3:0]\p_reg_reg[10]_2 ;
  wire \p_reg_reg[3]_0 ;
  wire tmp_product__0_carry__0;
  wire tmp_product__0_carry__0_0;
  wire tmp_product__0_carry__0_1;
  wire tmp_product__0_carry__0_2;
  wire tmp_product__0_carry__0_3;
  wire [3:0]NLW_m__0_carry__1_CO_UNCONNECTED;
  wire [3:1]NLW_m__0_carry__1_O_UNCONNECTED;
  wire [3:2]NLW_p_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_p_carry__1_O_UNCONNECTED;

  FDRE \a_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg_reg[7]_0 [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \a_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg_reg[7]_0 [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \a_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg_reg[7]_0 [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \a_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg_reg[7]_0 [3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \a_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg_reg[7]_0 [4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \a_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg_reg[7]_0 [5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \a_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg_reg[7]_0 [6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \a_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg_reg[7]_0 [7]),
        .Q(Q[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln56_5_reg_1154[11]_i_3__0 
       (.I0(\p_reg_reg[10]_1 [10]),
        .I1(\add_ln56_5_reg_1154_reg[11] ),
        .O(\p_reg_reg[10]_0 ));
  CARRY4 m__0_carry
       (.CI(1'b0),
        .CO({m__0_carry_n_0,m__0_carry_n_1,m__0_carry_n_2,m__0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({\m_reg_reg[4]_0 ,1'b0}),
        .O({m__0_carry_n_4,m__0_carry_n_5,m__0_carry_n_6,m__0_carry_n_7}),
        .S({m__0_carry_i_4__27_n_0,m__0_carry_i_5__27_n_0,m__0_carry_i_6__27_n_0,\m_reg_reg[4]_1 }));
  CARRY4 m__0_carry__0
       (.CI(m__0_carry_n_0),
        .CO({m__0_carry__0_n_0,m__0_carry__0_n_1,m__0_carry__0_n_2,m__0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({\m_reg_reg[8]_0 [2],m__0_carry__0_i_2__27_n_0,\m_reg_reg[8]_0 [1:0]}),
        .O({m__0_carry__0_n_4,m__0_carry__0_n_5,m__0_carry__0_n_6,m__0_carry__0_n_7}),
        .S({m__0_carry__0_i_5__27_n_0,m__0_carry__0_i_6__27_n_0,m__0_carry__0_i_7__27_n_0,m__0_carry__0_i_8__27_n_0}));
  LUT4 #(
    .INIT(16'h8777)) 
    m__0_carry__0_i_2__27
       (.I0(Q[6]),
        .I1(\m_reg_reg[4]_2 ),
        .I2(Q[7]),
        .I3(\m_reg_reg[0]_0 ),
        .O(m__0_carry__0_i_2__27_n_0));
  LUT4 #(
    .INIT(16'h8777)) 
    m__0_carry__0_i_2__28
       (.I0(Q[6]),
        .I1(\m_reg_reg[4]_3 ),
        .I2(Q[7]),
        .I3(\m_reg_reg[0]_1 ),
        .O(\a_reg_reg[6]_0 ));
  LUT4 #(
    .INIT(16'h8777)) 
    m__0_carry__0_i_2__29
       (.I0(Q[6]),
        .I1(\m_reg_reg[4]_4 ),
        .I2(Q[7]),
        .I3(\m_reg_reg[0]_2 ),
        .O(\a_reg_reg[6]_1 ));
  LUT4 #(
    .INIT(16'h8777)) 
    m__0_carry__0_i_2__30
       (.I0(Q[6]),
        .I1(\m_reg_reg[4]_5 ),
        .I2(Q[7]),
        .I3(\m_reg_reg[0]_3 ),
        .O(\a_reg_reg[6]_2 ));
  LUT4 #(
    .INIT(16'h8FFF)) 
    m__0_carry__0_i_5__27
       (.I0(Q[6]),
        .I1(\m_reg_reg[0]_0 ),
        .I2(\m_reg_reg[4]_2 ),
        .I3(Q[7]),
        .O(m__0_carry__0_i_5__27_n_0));
  LUT4 #(
    .INIT(16'h8FFF)) 
    m__0_carry__0_i_5__28
       (.I0(Q[6]),
        .I1(\m_reg_reg[0]_1 ),
        .I2(\m_reg_reg[4]_3 ),
        .I3(Q[7]),
        .O(\a_reg_reg[6]_3 [3]));
  LUT4 #(
    .INIT(16'h8FFF)) 
    m__0_carry__0_i_5__29
       (.I0(Q[6]),
        .I1(\m_reg_reg[0]_2 ),
        .I2(\m_reg_reg[4]_4 ),
        .I3(Q[7]),
        .O(\a_reg_reg[6]_4 [3]));
  LUT4 #(
    .INIT(16'h8FFF)) 
    m__0_carry__0_i_5__30
       (.I0(Q[6]),
        .I1(\m_reg_reg[0]_3 ),
        .I2(\m_reg_reg[4]_5 ),
        .I3(Q[7]),
        .O(\a_reg_reg[6]_5 [3]));
  LUT5 #(
    .INIT(32'h93539F9F)) 
    m__0_carry__0_i_6__27
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(\m_reg_reg[0]_0 ),
        .I3(Q[5]),
        .I4(\m_reg_reg[4]_2 ),
        .O(m__0_carry__0_i_6__27_n_0));
  LUT5 #(
    .INIT(32'h93539F9F)) 
    m__0_carry__0_i_6__28
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(\m_reg_reg[0]_1 ),
        .I3(Q[5]),
        .I4(\m_reg_reg[4]_3 ),
        .O(\a_reg_reg[6]_3 [2]));
  LUT5 #(
    .INIT(32'h93539F9F)) 
    m__0_carry__0_i_6__29
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(\m_reg_reg[0]_2 ),
        .I3(Q[5]),
        .I4(\m_reg_reg[4]_4 ),
        .O(\a_reg_reg[6]_4 [2]));
  LUT5 #(
    .INIT(32'h93539F9F)) 
    m__0_carry__0_i_6__30
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(\m_reg_reg[0]_3 ),
        .I3(Q[5]),
        .I4(\m_reg_reg[4]_5 ),
        .O(\a_reg_reg[6]_5 [2]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    m__0_carry__0_i_7__27
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(\m_reg_reg[4]_2 ),
        .I3(Q[6]),
        .I4(\m_reg_reg[0]_0 ),
        .O(m__0_carry__0_i_7__27_n_0));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    m__0_carry__0_i_7__28
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(\m_reg_reg[4]_3 ),
        .I3(Q[6]),
        .I4(\m_reg_reg[0]_1 ),
        .O(\a_reg_reg[6]_3 [1]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    m__0_carry__0_i_7__29
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(\m_reg_reg[4]_4 ),
        .I3(Q[6]),
        .I4(\m_reg_reg[0]_2 ),
        .O(\a_reg_reg[6]_4 [1]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    m__0_carry__0_i_7__30
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(\m_reg_reg[4]_5 ),
        .I3(Q[6]),
        .I4(\m_reg_reg[0]_3 ),
        .O(\a_reg_reg[6]_5 [1]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    m__0_carry__0_i_8__27
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(\m_reg_reg[4]_2 ),
        .I3(Q[5]),
        .I4(\m_reg_reg[0]_0 ),
        .O(m__0_carry__0_i_8__27_n_0));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    m__0_carry__0_i_8__28
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(\m_reg_reg[4]_3 ),
        .I3(Q[5]),
        .I4(\m_reg_reg[0]_1 ),
        .O(\a_reg_reg[6]_3 [0]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    m__0_carry__0_i_8__29
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(\m_reg_reg[4]_4 ),
        .I3(Q[5]),
        .I4(\m_reg_reg[0]_2 ),
        .O(\a_reg_reg[6]_4 [0]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    m__0_carry__0_i_8__30
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(\m_reg_reg[4]_5 ),
        .I3(Q[5]),
        .I4(\m_reg_reg[0]_3 ),
        .O(\a_reg_reg[6]_5 [0]));
  CARRY4 m__0_carry__1
       (.CI(m__0_carry__0_n_0),
        .CO(NLW_m__0_carry__1_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_m__0_carry__1_O_UNCONNECTED[3:1],m__0_carry__1_n_7}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    m__0_carry_i_4__27
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(\m_reg_reg[4]_2 ),
        .I3(Q[4]),
        .I4(\m_reg_reg[0]_0 ),
        .O(m__0_carry_i_4__27_n_0));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    m__0_carry_i_4__28
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(\m_reg_reg[4]_3 ),
        .I3(Q[4]),
        .I4(\m_reg_reg[0]_1 ),
        .O(\a_reg_reg[2]_0 [2]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    m__0_carry_i_4__29
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(\m_reg_reg[4]_4 ),
        .I3(Q[4]),
        .I4(\m_reg_reg[0]_2 ),
        .O(\a_reg_reg[2]_1 [2]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    m__0_carry_i_4__30
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(\m_reg_reg[4]_5 ),
        .I3(Q[4]),
        .I4(\m_reg_reg[0]_3 ),
        .O(\a_reg_reg[2]_2 [2]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    m__0_carry_i_5__27
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(\m_reg_reg[4]_2 ),
        .I3(Q[3]),
        .I4(\m_reg_reg[0]_0 ),
        .O(m__0_carry_i_5__27_n_0));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    m__0_carry_i_5__28
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(\m_reg_reg[4]_3 ),
        .I3(Q[3]),
        .I4(\m_reg_reg[0]_1 ),
        .O(\a_reg_reg[2]_0 [1]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    m__0_carry_i_5__29
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(\m_reg_reg[4]_4 ),
        .I3(Q[3]),
        .I4(\m_reg_reg[0]_2 ),
        .O(\a_reg_reg[2]_1 [1]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    m__0_carry_i_5__30
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(\m_reg_reg[4]_5 ),
        .I3(Q[3]),
        .I4(\m_reg_reg[0]_3 ),
        .O(\a_reg_reg[2]_2 [1]));
  LUT5 #(
    .INIT(32'h1FE06060)) 
    m__0_carry_i_6__27
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\m_reg_reg[4]_2 ),
        .I3(Q[2]),
        .I4(\m_reg_reg[0]_0 ),
        .O(m__0_carry_i_6__27_n_0));
  LUT5 #(
    .INIT(32'h1FE06060)) 
    m__0_carry_i_6__28
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\m_reg_reg[4]_3 ),
        .I3(Q[2]),
        .I4(\m_reg_reg[0]_1 ),
        .O(\a_reg_reg[2]_0 [0]));
  LUT5 #(
    .INIT(32'h1FE06060)) 
    m__0_carry_i_6__29
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\m_reg_reg[4]_4 ),
        .I3(Q[2]),
        .I4(\m_reg_reg[0]_2 ),
        .O(\a_reg_reg[2]_1 [0]));
  LUT5 #(
    .INIT(32'h1FE06060)) 
    m__0_carry_i_6__30
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\m_reg_reg[4]_5 ),
        .I3(Q[2]),
        .I4(\m_reg_reg[0]_3 ),
        .O(\a_reg_reg[2]_2 [0]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[0]_i_1__27 
       (.I0(Q[0]),
        .I1(\m_reg_reg[0]_0 ),
        .O(\m_reg[0]_i_1__27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[0]_i_1__28 
       (.I0(Q[0]),
        .I1(\m_reg_reg[0]_1 ),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[0]_i_1__29 
       (.I0(Q[0]),
        .I1(\m_reg_reg[0]_2 ),
        .O(\a_reg_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[0]_i_1__30 
       (.I0(Q[0]),
        .I1(\m_reg_reg[0]_3 ),
        .O(\a_reg_reg[0]_1 ));
  FDRE \m_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\m_reg[0]_i_1__27_n_0 ),
        .Q(\m_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \m_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry_n_7),
        .Q(\m_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \m_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry_n_6),
        .Q(\m_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \m_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry_n_5),
        .Q(\m_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \m_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry_n_4),
        .Q(\m_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \m_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry__0_n_7),
        .Q(\m_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \m_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry__0_n_6),
        .Q(\m_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \m_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry__0_n_5),
        .Q(\m_reg_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \m_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry__0_n_4),
        .Q(\m_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \m_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry__1_n_7),
        .Q(\m_reg_reg_n_0_[9] ),
        .R(1'b0));
  CARRY4 p_carry
       (.CI(1'b0),
        .CO({p_carry_n_0,p_carry_n_1,p_carry_n_2,p_carry_n_3}),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[3] ,\m_reg_reg_n_0_[2] ,\m_reg_reg_n_0_[1] ,\m_reg_reg_n_0_[0] }),
        .O({p_carry_n_4,p_carry_n_5,p_carry_n_6,p_carry_n_7}),
        .S({p_carry_i_1__27_n_0,p_carry_i_2__27_n_0,p_carry_i_3__27_n_0,p_carry_i_4__27_n_0}));
  CARRY4 p_carry__0
       (.CI(p_carry_n_0),
        .CO({p_carry__0_n_0,p_carry__0_n_1,p_carry__0_n_2,p_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[7] ,\m_reg_reg_n_0_[6] ,\m_reg_reg_n_0_[5] ,\m_reg_reg_n_0_[4] }),
        .O({p_carry__0_n_4,p_carry__0_n_5,p_carry__0_n_6,p_carry__0_n_7}),
        .S({p_carry__0_i_1__27_n_0,p_carry__0_i_2__27_n_0,p_carry__0_i_3__27_n_0,p_carry__0_i_4__27_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_1__27
       (.I0(\m_reg_reg_n_0_[7] ),
        .I1(\p_reg_reg[10]_2 [2]),
        .O(p_carry__0_i_1__27_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_2__27
       (.I0(\m_reg_reg_n_0_[6] ),
        .I1(\p_reg_reg[10]_2 [1]),
        .O(p_carry__0_i_2__27_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_3__27
       (.I0(\m_reg_reg_n_0_[5] ),
        .I1(\p_reg_reg[10]_2 [0]),
        .O(p_carry__0_i_3__27_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_4__27
       (.I0(\m_reg_reg_n_0_[4] ),
        .I1(O[3]),
        .O(p_carry__0_i_4__27_n_0));
  CARRY4 p_carry__1
       (.CI(p_carry__0_n_0),
        .CO({NLW_p_carry__1_CO_UNCONNECTED[3:2],p_carry__1_n_2,p_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,CO,\m_reg_reg_n_0_[8] }),
        .O({NLW_p_carry__1_O_UNCONNECTED[3],p_carry__1_n_5,p_carry__1_n_6,p_carry__1_n_7}),
        .S({1'b0,1'b1,p_carry__1_i_2__27_n_0,p_carry__1_i_3__27_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    p_carry__1_i_2__27
       (.I0(\m_reg_reg_n_0_[9] ),
        .I1(CO),
        .O(p_carry__1_i_2__27_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__1_i_3__27
       (.I0(\m_reg_reg_n_0_[8] ),
        .I1(\p_reg_reg[10]_2 [3]),
        .O(p_carry__1_i_3__27_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry_i_1__27
       (.I0(\m_reg_reg_n_0_[3] ),
        .I1(O[2]),
        .O(p_carry_i_1__27_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry_i_2__27
       (.I0(\m_reg_reg_n_0_[2] ),
        .I1(O[1]),
        .O(p_carry_i_2__27_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry_i_3__27
       (.I0(\m_reg_reg_n_0_[1] ),
        .I1(O[0]),
        .O(p_carry_i_3__27_n_0));
  LUT3 #(
    .INIT(8'h6A)) 
    p_carry_i_4__27
       (.I0(\m_reg_reg_n_0_[0] ),
        .I1(W1_6_0_int_reg[0]),
        .I2(\p_reg_reg[3]_0 ),
        .O(p_carry_i_4__27_n_0));
  FDRE \p_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry_n_7),
        .Q(\p_reg_reg[10]_1 [0]),
        .R(1'b0));
  FDRE \p_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__1_n_5),
        .Q(\p_reg_reg[10]_1 [10]),
        .R(1'b0));
  FDRE \p_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry_n_6),
        .Q(\p_reg_reg[10]_1 [1]),
        .R(1'b0));
  FDRE \p_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry_n_5),
        .Q(\p_reg_reg[10]_1 [2]),
        .R(1'b0));
  FDRE \p_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry_n_4),
        .Q(\p_reg_reg[10]_1 [3]),
        .R(1'b0));
  FDRE \p_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__0_n_7),
        .Q(\p_reg_reg[10]_1 [4]),
        .R(1'b0));
  FDRE \p_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__0_n_6),
        .Q(\p_reg_reg[10]_1 [5]),
        .R(1'b0));
  FDRE \p_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__0_n_5),
        .Q(\p_reg_reg[10]_1 [6]),
        .R(1'b0));
  FDRE \p_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__0_n_4),
        .Q(\p_reg_reg[10]_1 [7]),
        .R(1'b0));
  FDRE \p_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__1_n_7),
        .Q(\p_reg_reg[10]_1 [8]),
        .R(1'b0));
  FDRE \p_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__1_n_6),
        .Q(\p_reg_reg[10]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8777)) 
    tmp_product__0_carry__0_i_2__27
       (.I0(tmp_product__0_carry__0),
        .I1(W1_6_0_int_reg[1]),
        .I2(tmp_product__0_carry__0_0),
        .I3(W1_6_0_int_reg[0]),
        .O(DI));
  LUT4 #(
    .INIT(16'h8FFF)) 
    tmp_product__0_carry__0_i_5__27
       (.I0(tmp_product__0_carry__0),
        .I1(W1_6_0_int_reg[0]),
        .I2(W1_6_0_int_reg[1]),
        .I3(tmp_product__0_carry__0_0),
        .O(S[3]));
  LUT5 #(
    .INIT(32'h93539F9F)) 
    tmp_product__0_carry__0_i_6__27
       (.I0(tmp_product__0_carry__0_0),
        .I1(tmp_product__0_carry__0),
        .I2(W1_6_0_int_reg[0]),
        .I3(tmp_product__0_carry__0_3),
        .I4(W1_6_0_int_reg[1]),
        .O(S[2]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    tmp_product__0_carry__0_i_7__27
       (.I0(tmp_product__0_carry__0_2),
        .I1(tmp_product__0_carry__0_3),
        .I2(W1_6_0_int_reg[1]),
        .I3(tmp_product__0_carry__0),
        .I4(W1_6_0_int_reg[0]),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    tmp_product__0_carry__0_i_8__27
       (.I0(tmp_product__0_carry__0_1),
        .I1(tmp_product__0_carry__0_2),
        .I2(W1_6_0_int_reg[1]),
        .I3(tmp_product__0_carry__0_3),
        .I4(W1_6_0_int_reg[0]),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0" *) 
module bd_0_hls_inst_0_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_106
   (DI,
    Q,
    \a_reg_reg[6]_0 ,
    \a_reg_reg[6]_1 ,
    \a_reg_reg[6]_2 ,
    S,
    \a_reg_reg[2]_0 ,
    \a_reg_reg[6]_3 ,
    \a_reg_reg[2]_1 ,
    \a_reg_reg[6]_4 ,
    \a_reg_reg[2]_2 ,
    \a_reg_reg[6]_5 ,
    D,
    \a_reg_reg[0]_0 ,
    \a_reg_reg[0]_1 ,
    \p_reg_reg[10]_0 ,
    CO,
    \m_reg_reg[4]_0 ,
    \m_reg_reg[4]_1 ,
    \m_reg_reg[8]_0 ,
    O,
    \p_reg_reg[10]_1 ,
    tmp_product__0_carry__0,
    W1_4_0_int_reg,
    tmp_product__0_carry__0_0,
    \m_reg_reg[4]_2 ,
    \m_reg_reg[0]_0 ,
    \m_reg_reg[4]_3 ,
    \m_reg_reg[0]_1 ,
    \m_reg_reg[4]_4 ,
    \m_reg_reg[0]_2 ,
    \m_reg_reg[4]_5 ,
    \m_reg_reg[0]_3 ,
    \p_reg_reg[3]_0 ,
    tmp_product__0_carry__0_1,
    tmp_product__0_carry__0_2,
    tmp_product__0_carry__0_3,
    \a_reg_reg[7]_0 ,
    ap_clk);
  output [0:0]DI;
  output [7:0]Q;
  output [0:0]\a_reg_reg[6]_0 ;
  output [0:0]\a_reg_reg[6]_1 ;
  output [0:0]\a_reg_reg[6]_2 ;
  output [3:0]S;
  output [2:0]\a_reg_reg[2]_0 ;
  output [3:0]\a_reg_reg[6]_3 ;
  output [2:0]\a_reg_reg[2]_1 ;
  output [3:0]\a_reg_reg[6]_4 ;
  output [2:0]\a_reg_reg[2]_2 ;
  output [3:0]\a_reg_reg[6]_5 ;
  output [0:0]D;
  output [0:0]\a_reg_reg[0]_0 ;
  output [0:0]\a_reg_reg[0]_1 ;
  output [10:0]\p_reg_reg[10]_0 ;
  input [0:0]CO;
  input [2:0]\m_reg_reg[4]_0 ;
  input [0:0]\m_reg_reg[4]_1 ;
  input [2:0]\m_reg_reg[8]_0 ;
  input [3:0]O;
  input [3:0]\p_reg_reg[10]_1 ;
  input tmp_product__0_carry__0;
  input [1:0]W1_4_0_int_reg;
  input tmp_product__0_carry__0_0;
  input \m_reg_reg[4]_2 ;
  input \m_reg_reg[0]_0 ;
  input \m_reg_reg[4]_3 ;
  input \m_reg_reg[0]_1 ;
  input \m_reg_reg[4]_4 ;
  input \m_reg_reg[0]_2 ;
  input \m_reg_reg[4]_5 ;
  input \m_reg_reg[0]_3 ;
  input \p_reg_reg[3]_0 ;
  input tmp_product__0_carry__0_1;
  input tmp_product__0_carry__0_2;
  input tmp_product__0_carry__0_3;
  input [7:0]\a_reg_reg[7]_0 ;
  input ap_clk;

  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]DI;
  wire [3:0]O;
  wire [7:0]Q;
  wire [3:0]S;
  wire [1:0]W1_4_0_int_reg;
  wire [0:0]\a_reg_reg[0]_0 ;
  wire [0:0]\a_reg_reg[0]_1 ;
  wire [2:0]\a_reg_reg[2]_0 ;
  wire [2:0]\a_reg_reg[2]_1 ;
  wire [2:0]\a_reg_reg[2]_2 ;
  wire [0:0]\a_reg_reg[6]_0 ;
  wire [0:0]\a_reg_reg[6]_1 ;
  wire [0:0]\a_reg_reg[6]_2 ;
  wire [3:0]\a_reg_reg[6]_3 ;
  wire [3:0]\a_reg_reg[6]_4 ;
  wire [3:0]\a_reg_reg[6]_5 ;
  wire [7:0]\a_reg_reg[7]_0 ;
  wire ap_clk;
  wire m__0_carry__0_i_2__23_n_0;
  wire m__0_carry__0_i_5__23_n_0;
  wire m__0_carry__0_i_6__23_n_0;
  wire m__0_carry__0_i_7__23_n_0;
  wire m__0_carry__0_i_8__23_n_0;
  wire m__0_carry__0_n_0;
  wire m__0_carry__0_n_1;
  wire m__0_carry__0_n_2;
  wire m__0_carry__0_n_3;
  wire m__0_carry__0_n_4;
  wire m__0_carry__0_n_5;
  wire m__0_carry__0_n_6;
  wire m__0_carry__0_n_7;
  wire m__0_carry__1_n_7;
  wire m__0_carry_i_4__23_n_0;
  wire m__0_carry_i_5__23_n_0;
  wire m__0_carry_i_6__23_n_0;
  wire m__0_carry_n_0;
  wire m__0_carry_n_1;
  wire m__0_carry_n_2;
  wire m__0_carry_n_3;
  wire m__0_carry_n_4;
  wire m__0_carry_n_5;
  wire m__0_carry_n_6;
  wire m__0_carry_n_7;
  wire \m_reg[0]_i_1__23_n_0 ;
  wire \m_reg_reg[0]_0 ;
  wire \m_reg_reg[0]_1 ;
  wire \m_reg_reg[0]_2 ;
  wire \m_reg_reg[0]_3 ;
  wire [2:0]\m_reg_reg[4]_0 ;
  wire [0:0]\m_reg_reg[4]_1 ;
  wire \m_reg_reg[4]_2 ;
  wire \m_reg_reg[4]_3 ;
  wire \m_reg_reg[4]_4 ;
  wire \m_reg_reg[4]_5 ;
  wire [2:0]\m_reg_reg[8]_0 ;
  wire \m_reg_reg_n_0_[0] ;
  wire \m_reg_reg_n_0_[1] ;
  wire \m_reg_reg_n_0_[2] ;
  wire \m_reg_reg_n_0_[3] ;
  wire \m_reg_reg_n_0_[4] ;
  wire \m_reg_reg_n_0_[5] ;
  wire \m_reg_reg_n_0_[6] ;
  wire \m_reg_reg_n_0_[7] ;
  wire \m_reg_reg_n_0_[8] ;
  wire \m_reg_reg_n_0_[9] ;
  wire p_carry__0_i_1__23_n_0;
  wire p_carry__0_i_2__23_n_0;
  wire p_carry__0_i_3__23_n_0;
  wire p_carry__0_i_4__23_n_0;
  wire p_carry__0_n_0;
  wire p_carry__0_n_1;
  wire p_carry__0_n_2;
  wire p_carry__0_n_3;
  wire p_carry__0_n_4;
  wire p_carry__0_n_5;
  wire p_carry__0_n_6;
  wire p_carry__0_n_7;
  wire p_carry__1_i_2__23_n_0;
  wire p_carry__1_i_3__23_n_0;
  wire p_carry__1_n_2;
  wire p_carry__1_n_3;
  wire p_carry__1_n_5;
  wire p_carry__1_n_6;
  wire p_carry__1_n_7;
  wire p_carry_i_1__23_n_0;
  wire p_carry_i_2__23_n_0;
  wire p_carry_i_3__23_n_0;
  wire p_carry_i_4__23_n_0;
  wire p_carry_n_0;
  wire p_carry_n_1;
  wire p_carry_n_2;
  wire p_carry_n_3;
  wire p_carry_n_4;
  wire p_carry_n_5;
  wire p_carry_n_6;
  wire p_carry_n_7;
  wire [10:0]\p_reg_reg[10]_0 ;
  wire [3:0]\p_reg_reg[10]_1 ;
  wire \p_reg_reg[3]_0 ;
  wire tmp_product__0_carry__0;
  wire tmp_product__0_carry__0_0;
  wire tmp_product__0_carry__0_1;
  wire tmp_product__0_carry__0_2;
  wire tmp_product__0_carry__0_3;
  wire [3:0]NLW_m__0_carry__1_CO_UNCONNECTED;
  wire [3:1]NLW_m__0_carry__1_O_UNCONNECTED;
  wire [3:2]NLW_p_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_p_carry__1_O_UNCONNECTED;

  FDRE \a_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg_reg[7]_0 [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \a_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg_reg[7]_0 [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \a_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg_reg[7]_0 [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \a_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg_reg[7]_0 [3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \a_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg_reg[7]_0 [4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \a_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg_reg[7]_0 [5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \a_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg_reg[7]_0 [6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \a_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg_reg[7]_0 [7]),
        .Q(Q[7]),
        .R(1'b0));
  CARRY4 m__0_carry
       (.CI(1'b0),
        .CO({m__0_carry_n_0,m__0_carry_n_1,m__0_carry_n_2,m__0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({\m_reg_reg[4]_0 ,1'b0}),
        .O({m__0_carry_n_4,m__0_carry_n_5,m__0_carry_n_6,m__0_carry_n_7}),
        .S({m__0_carry_i_4__23_n_0,m__0_carry_i_5__23_n_0,m__0_carry_i_6__23_n_0,\m_reg_reg[4]_1 }));
  CARRY4 m__0_carry__0
       (.CI(m__0_carry_n_0),
        .CO({m__0_carry__0_n_0,m__0_carry__0_n_1,m__0_carry__0_n_2,m__0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({\m_reg_reg[8]_0 [2],m__0_carry__0_i_2__23_n_0,\m_reg_reg[8]_0 [1:0]}),
        .O({m__0_carry__0_n_4,m__0_carry__0_n_5,m__0_carry__0_n_6,m__0_carry__0_n_7}),
        .S({m__0_carry__0_i_5__23_n_0,m__0_carry__0_i_6__23_n_0,m__0_carry__0_i_7__23_n_0,m__0_carry__0_i_8__23_n_0}));
  LUT4 #(
    .INIT(16'h8777)) 
    m__0_carry__0_i_2__23
       (.I0(Q[6]),
        .I1(\m_reg_reg[4]_2 ),
        .I2(Q[7]),
        .I3(\m_reg_reg[0]_0 ),
        .O(m__0_carry__0_i_2__23_n_0));
  LUT4 #(
    .INIT(16'h8777)) 
    m__0_carry__0_i_2__24
       (.I0(Q[6]),
        .I1(\m_reg_reg[4]_3 ),
        .I2(Q[7]),
        .I3(\m_reg_reg[0]_1 ),
        .O(\a_reg_reg[6]_0 ));
  LUT4 #(
    .INIT(16'h8777)) 
    m__0_carry__0_i_2__25
       (.I0(Q[6]),
        .I1(\m_reg_reg[4]_4 ),
        .I2(Q[7]),
        .I3(\m_reg_reg[0]_2 ),
        .O(\a_reg_reg[6]_1 ));
  LUT4 #(
    .INIT(16'h8777)) 
    m__0_carry__0_i_2__26
       (.I0(Q[6]),
        .I1(\m_reg_reg[4]_5 ),
        .I2(Q[7]),
        .I3(\m_reg_reg[0]_3 ),
        .O(\a_reg_reg[6]_2 ));
  LUT4 #(
    .INIT(16'h8FFF)) 
    m__0_carry__0_i_5__23
       (.I0(Q[6]),
        .I1(\m_reg_reg[0]_0 ),
        .I2(\m_reg_reg[4]_2 ),
        .I3(Q[7]),
        .O(m__0_carry__0_i_5__23_n_0));
  LUT4 #(
    .INIT(16'h8FFF)) 
    m__0_carry__0_i_5__24
       (.I0(Q[6]),
        .I1(\m_reg_reg[0]_1 ),
        .I2(\m_reg_reg[4]_3 ),
        .I3(Q[7]),
        .O(\a_reg_reg[6]_3 [3]));
  LUT4 #(
    .INIT(16'h8FFF)) 
    m__0_carry__0_i_5__25
       (.I0(Q[6]),
        .I1(\m_reg_reg[0]_2 ),
        .I2(\m_reg_reg[4]_4 ),
        .I3(Q[7]),
        .O(\a_reg_reg[6]_4 [3]));
  LUT4 #(
    .INIT(16'h8FFF)) 
    m__0_carry__0_i_5__26
       (.I0(Q[6]),
        .I1(\m_reg_reg[0]_3 ),
        .I2(\m_reg_reg[4]_5 ),
        .I3(Q[7]),
        .O(\a_reg_reg[6]_5 [3]));
  LUT5 #(
    .INIT(32'h93539F9F)) 
    m__0_carry__0_i_6__23
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(\m_reg_reg[0]_0 ),
        .I3(Q[5]),
        .I4(\m_reg_reg[4]_2 ),
        .O(m__0_carry__0_i_6__23_n_0));
  LUT5 #(
    .INIT(32'h93539F9F)) 
    m__0_carry__0_i_6__24
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(\m_reg_reg[0]_1 ),
        .I3(Q[5]),
        .I4(\m_reg_reg[4]_3 ),
        .O(\a_reg_reg[6]_3 [2]));
  LUT5 #(
    .INIT(32'h93539F9F)) 
    m__0_carry__0_i_6__25
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(\m_reg_reg[0]_2 ),
        .I3(Q[5]),
        .I4(\m_reg_reg[4]_4 ),
        .O(\a_reg_reg[6]_4 [2]));
  LUT5 #(
    .INIT(32'h93539F9F)) 
    m__0_carry__0_i_6__26
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(\m_reg_reg[0]_3 ),
        .I3(Q[5]),
        .I4(\m_reg_reg[4]_5 ),
        .O(\a_reg_reg[6]_5 [2]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    m__0_carry__0_i_7__23
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(\m_reg_reg[4]_2 ),
        .I3(Q[6]),
        .I4(\m_reg_reg[0]_0 ),
        .O(m__0_carry__0_i_7__23_n_0));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    m__0_carry__0_i_7__24
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(\m_reg_reg[4]_3 ),
        .I3(Q[6]),
        .I4(\m_reg_reg[0]_1 ),
        .O(\a_reg_reg[6]_3 [1]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    m__0_carry__0_i_7__25
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(\m_reg_reg[4]_4 ),
        .I3(Q[6]),
        .I4(\m_reg_reg[0]_2 ),
        .O(\a_reg_reg[6]_4 [1]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    m__0_carry__0_i_7__26
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(\m_reg_reg[4]_5 ),
        .I3(Q[6]),
        .I4(\m_reg_reg[0]_3 ),
        .O(\a_reg_reg[6]_5 [1]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    m__0_carry__0_i_8__23
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(\m_reg_reg[4]_2 ),
        .I3(Q[5]),
        .I4(\m_reg_reg[0]_0 ),
        .O(m__0_carry__0_i_8__23_n_0));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    m__0_carry__0_i_8__24
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(\m_reg_reg[4]_3 ),
        .I3(Q[5]),
        .I4(\m_reg_reg[0]_1 ),
        .O(\a_reg_reg[6]_3 [0]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    m__0_carry__0_i_8__25
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(\m_reg_reg[4]_4 ),
        .I3(Q[5]),
        .I4(\m_reg_reg[0]_2 ),
        .O(\a_reg_reg[6]_4 [0]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    m__0_carry__0_i_8__26
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(\m_reg_reg[4]_5 ),
        .I3(Q[5]),
        .I4(\m_reg_reg[0]_3 ),
        .O(\a_reg_reg[6]_5 [0]));
  CARRY4 m__0_carry__1
       (.CI(m__0_carry__0_n_0),
        .CO(NLW_m__0_carry__1_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_m__0_carry__1_O_UNCONNECTED[3:1],m__0_carry__1_n_7}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    m__0_carry_i_4__23
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(\m_reg_reg[4]_2 ),
        .I3(Q[4]),
        .I4(\m_reg_reg[0]_0 ),
        .O(m__0_carry_i_4__23_n_0));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    m__0_carry_i_4__24
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(\m_reg_reg[4]_3 ),
        .I3(Q[4]),
        .I4(\m_reg_reg[0]_1 ),
        .O(\a_reg_reg[2]_0 [2]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    m__0_carry_i_4__25
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(\m_reg_reg[4]_4 ),
        .I3(Q[4]),
        .I4(\m_reg_reg[0]_2 ),
        .O(\a_reg_reg[2]_1 [2]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    m__0_carry_i_4__26
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(\m_reg_reg[4]_5 ),
        .I3(Q[4]),
        .I4(\m_reg_reg[0]_3 ),
        .O(\a_reg_reg[2]_2 [2]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    m__0_carry_i_5__23
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(\m_reg_reg[4]_2 ),
        .I3(Q[3]),
        .I4(\m_reg_reg[0]_0 ),
        .O(m__0_carry_i_5__23_n_0));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    m__0_carry_i_5__24
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(\m_reg_reg[4]_3 ),
        .I3(Q[3]),
        .I4(\m_reg_reg[0]_1 ),
        .O(\a_reg_reg[2]_0 [1]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    m__0_carry_i_5__25
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(\m_reg_reg[4]_4 ),
        .I3(Q[3]),
        .I4(\m_reg_reg[0]_2 ),
        .O(\a_reg_reg[2]_1 [1]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    m__0_carry_i_5__26
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(\m_reg_reg[4]_5 ),
        .I3(Q[3]),
        .I4(\m_reg_reg[0]_3 ),
        .O(\a_reg_reg[2]_2 [1]));
  LUT5 #(
    .INIT(32'h1FE06060)) 
    m__0_carry_i_6__23
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\m_reg_reg[4]_2 ),
        .I3(Q[2]),
        .I4(\m_reg_reg[0]_0 ),
        .O(m__0_carry_i_6__23_n_0));
  LUT5 #(
    .INIT(32'h1FE06060)) 
    m__0_carry_i_6__24
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\m_reg_reg[4]_3 ),
        .I3(Q[2]),
        .I4(\m_reg_reg[0]_1 ),
        .O(\a_reg_reg[2]_0 [0]));
  LUT5 #(
    .INIT(32'h1FE06060)) 
    m__0_carry_i_6__25
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\m_reg_reg[4]_4 ),
        .I3(Q[2]),
        .I4(\m_reg_reg[0]_2 ),
        .O(\a_reg_reg[2]_1 [0]));
  LUT5 #(
    .INIT(32'h1FE06060)) 
    m__0_carry_i_6__26
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\m_reg_reg[4]_5 ),
        .I3(Q[2]),
        .I4(\m_reg_reg[0]_3 ),
        .O(\a_reg_reg[2]_2 [0]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[0]_i_1__23 
       (.I0(Q[0]),
        .I1(\m_reg_reg[0]_0 ),
        .O(\m_reg[0]_i_1__23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[0]_i_1__24 
       (.I0(Q[0]),
        .I1(\m_reg_reg[0]_1 ),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[0]_i_1__25 
       (.I0(Q[0]),
        .I1(\m_reg_reg[0]_2 ),
        .O(\a_reg_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[0]_i_1__26 
       (.I0(Q[0]),
        .I1(\m_reg_reg[0]_3 ),
        .O(\a_reg_reg[0]_1 ));
  FDRE \m_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\m_reg[0]_i_1__23_n_0 ),
        .Q(\m_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \m_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry_n_7),
        .Q(\m_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \m_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry_n_6),
        .Q(\m_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \m_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry_n_5),
        .Q(\m_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \m_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry_n_4),
        .Q(\m_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \m_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry__0_n_7),
        .Q(\m_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \m_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry__0_n_6),
        .Q(\m_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \m_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry__0_n_5),
        .Q(\m_reg_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \m_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry__0_n_4),
        .Q(\m_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \m_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry__1_n_7),
        .Q(\m_reg_reg_n_0_[9] ),
        .R(1'b0));
  CARRY4 p_carry
       (.CI(1'b0),
        .CO({p_carry_n_0,p_carry_n_1,p_carry_n_2,p_carry_n_3}),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[3] ,\m_reg_reg_n_0_[2] ,\m_reg_reg_n_0_[1] ,\m_reg_reg_n_0_[0] }),
        .O({p_carry_n_4,p_carry_n_5,p_carry_n_6,p_carry_n_7}),
        .S({p_carry_i_1__23_n_0,p_carry_i_2__23_n_0,p_carry_i_3__23_n_0,p_carry_i_4__23_n_0}));
  CARRY4 p_carry__0
       (.CI(p_carry_n_0),
        .CO({p_carry__0_n_0,p_carry__0_n_1,p_carry__0_n_2,p_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[7] ,\m_reg_reg_n_0_[6] ,\m_reg_reg_n_0_[5] ,\m_reg_reg_n_0_[4] }),
        .O({p_carry__0_n_4,p_carry__0_n_5,p_carry__0_n_6,p_carry__0_n_7}),
        .S({p_carry__0_i_1__23_n_0,p_carry__0_i_2__23_n_0,p_carry__0_i_3__23_n_0,p_carry__0_i_4__23_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_1__23
       (.I0(\m_reg_reg_n_0_[7] ),
        .I1(\p_reg_reg[10]_1 [2]),
        .O(p_carry__0_i_1__23_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_2__23
       (.I0(\m_reg_reg_n_0_[6] ),
        .I1(\p_reg_reg[10]_1 [1]),
        .O(p_carry__0_i_2__23_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_3__23
       (.I0(\m_reg_reg_n_0_[5] ),
        .I1(\p_reg_reg[10]_1 [0]),
        .O(p_carry__0_i_3__23_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_4__23
       (.I0(\m_reg_reg_n_0_[4] ),
        .I1(O[3]),
        .O(p_carry__0_i_4__23_n_0));
  CARRY4 p_carry__1
       (.CI(p_carry__0_n_0),
        .CO({NLW_p_carry__1_CO_UNCONNECTED[3:2],p_carry__1_n_2,p_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,CO,\m_reg_reg_n_0_[8] }),
        .O({NLW_p_carry__1_O_UNCONNECTED[3],p_carry__1_n_5,p_carry__1_n_6,p_carry__1_n_7}),
        .S({1'b0,1'b1,p_carry__1_i_2__23_n_0,p_carry__1_i_3__23_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    p_carry__1_i_2__23
       (.I0(\m_reg_reg_n_0_[9] ),
        .I1(CO),
        .O(p_carry__1_i_2__23_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__1_i_3__23
       (.I0(\m_reg_reg_n_0_[8] ),
        .I1(\p_reg_reg[10]_1 [3]),
        .O(p_carry__1_i_3__23_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry_i_1__23
       (.I0(\m_reg_reg_n_0_[3] ),
        .I1(O[2]),
        .O(p_carry_i_1__23_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry_i_2__23
       (.I0(\m_reg_reg_n_0_[2] ),
        .I1(O[1]),
        .O(p_carry_i_2__23_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry_i_3__23
       (.I0(\m_reg_reg_n_0_[1] ),
        .I1(O[0]),
        .O(p_carry_i_3__23_n_0));
  LUT3 #(
    .INIT(8'h6A)) 
    p_carry_i_4__23
       (.I0(\m_reg_reg_n_0_[0] ),
        .I1(W1_4_0_int_reg[0]),
        .I2(\p_reg_reg[3]_0 ),
        .O(p_carry_i_4__23_n_0));
  FDRE \p_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry_n_7),
        .Q(\p_reg_reg[10]_0 [0]),
        .R(1'b0));
  FDRE \p_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__1_n_5),
        .Q(\p_reg_reg[10]_0 [10]),
        .R(1'b0));
  FDRE \p_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry_n_6),
        .Q(\p_reg_reg[10]_0 [1]),
        .R(1'b0));
  FDRE \p_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry_n_5),
        .Q(\p_reg_reg[10]_0 [2]),
        .R(1'b0));
  FDRE \p_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry_n_4),
        .Q(\p_reg_reg[10]_0 [3]),
        .R(1'b0));
  FDRE \p_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__0_n_7),
        .Q(\p_reg_reg[10]_0 [4]),
        .R(1'b0));
  FDRE \p_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__0_n_6),
        .Q(\p_reg_reg[10]_0 [5]),
        .R(1'b0));
  FDRE \p_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__0_n_5),
        .Q(\p_reg_reg[10]_0 [6]),
        .R(1'b0));
  FDRE \p_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__0_n_4),
        .Q(\p_reg_reg[10]_0 [7]),
        .R(1'b0));
  FDRE \p_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__1_n_7),
        .Q(\p_reg_reg[10]_0 [8]),
        .R(1'b0));
  FDRE \p_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__1_n_6),
        .Q(\p_reg_reg[10]_0 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8777)) 
    tmp_product__0_carry__0_i_2__23
       (.I0(tmp_product__0_carry__0),
        .I1(W1_4_0_int_reg[1]),
        .I2(tmp_product__0_carry__0_0),
        .I3(W1_4_0_int_reg[0]),
        .O(DI));
  LUT4 #(
    .INIT(16'h8FFF)) 
    tmp_product__0_carry__0_i_5__23
       (.I0(tmp_product__0_carry__0),
        .I1(W1_4_0_int_reg[0]),
        .I2(W1_4_0_int_reg[1]),
        .I3(tmp_product__0_carry__0_0),
        .O(S[3]));
  LUT5 #(
    .INIT(32'h93539F9F)) 
    tmp_product__0_carry__0_i_6__23
       (.I0(tmp_product__0_carry__0_0),
        .I1(tmp_product__0_carry__0),
        .I2(W1_4_0_int_reg[0]),
        .I3(tmp_product__0_carry__0_3),
        .I4(W1_4_0_int_reg[1]),
        .O(S[2]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    tmp_product__0_carry__0_i_7__23
       (.I0(tmp_product__0_carry__0_2),
        .I1(tmp_product__0_carry__0_3),
        .I2(W1_4_0_int_reg[1]),
        .I3(tmp_product__0_carry__0),
        .I4(W1_4_0_int_reg[0]),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    tmp_product__0_carry__0_i_8__23
       (.I0(tmp_product__0_carry__0_1),
        .I1(tmp_product__0_carry__0_2),
        .I2(W1_4_0_int_reg[1]),
        .I3(tmp_product__0_carry__0_3),
        .I4(W1_4_0_int_reg[0]),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0" *) 
module bd_0_hls_inst_0_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_107
   (DI,
    Q,
    \a_reg_reg[6]_0 ,
    \a_reg_reg[6]_1 ,
    \a_reg_reg[6]_2 ,
    S,
    \a_reg_reg[2]_0 ,
    \a_reg_reg[6]_3 ,
    \a_reg_reg[2]_1 ,
    \a_reg_reg[6]_4 ,
    \a_reg_reg[2]_2 ,
    \a_reg_reg[6]_5 ,
    D,
    \a_reg_reg[0]_0 ,
    \a_reg_reg[0]_1 ,
    \p_reg_reg[10]_0 ,
    CO,
    \m_reg_reg[4]_0 ,
    \m_reg_reg[4]_1 ,
    \m_reg_reg[8]_0 ,
    O,
    \p_reg_reg[10]_1 ,
    tmp_product__0_carry__0,
    W1_2_0_int_reg,
    tmp_product__0_carry__0_0,
    \m_reg_reg[4]_2 ,
    \m_reg_reg[0]_0 ,
    \m_reg_reg[4]_3 ,
    \m_reg_reg[0]_1 ,
    \m_reg_reg[4]_4 ,
    \m_reg_reg[0]_2 ,
    \m_reg_reg[4]_5 ,
    \m_reg_reg[0]_3 ,
    \p_reg_reg[3]_0 ,
    tmp_product__0_carry__0_1,
    tmp_product__0_carry__0_2,
    tmp_product__0_carry__0_3,
    \a_reg_reg[7]_0 ,
    ap_clk);
  output [0:0]DI;
  output [7:0]Q;
  output [0:0]\a_reg_reg[6]_0 ;
  output [0:0]\a_reg_reg[6]_1 ;
  output [0:0]\a_reg_reg[6]_2 ;
  output [3:0]S;
  output [2:0]\a_reg_reg[2]_0 ;
  output [3:0]\a_reg_reg[6]_3 ;
  output [2:0]\a_reg_reg[2]_1 ;
  output [3:0]\a_reg_reg[6]_4 ;
  output [2:0]\a_reg_reg[2]_2 ;
  output [3:0]\a_reg_reg[6]_5 ;
  output [0:0]D;
  output [0:0]\a_reg_reg[0]_0 ;
  output [0:0]\a_reg_reg[0]_1 ;
  output [10:0]\p_reg_reg[10]_0 ;
  input [0:0]CO;
  input [2:0]\m_reg_reg[4]_0 ;
  input [0:0]\m_reg_reg[4]_1 ;
  input [2:0]\m_reg_reg[8]_0 ;
  input [3:0]O;
  input [3:0]\p_reg_reg[10]_1 ;
  input tmp_product__0_carry__0;
  input [1:0]W1_2_0_int_reg;
  input tmp_product__0_carry__0_0;
  input \m_reg_reg[4]_2 ;
  input \m_reg_reg[0]_0 ;
  input \m_reg_reg[4]_3 ;
  input \m_reg_reg[0]_1 ;
  input \m_reg_reg[4]_4 ;
  input \m_reg_reg[0]_2 ;
  input \m_reg_reg[4]_5 ;
  input \m_reg_reg[0]_3 ;
  input \p_reg_reg[3]_0 ;
  input tmp_product__0_carry__0_1;
  input tmp_product__0_carry__0_2;
  input tmp_product__0_carry__0_3;
  input [7:0]\a_reg_reg[7]_0 ;
  input ap_clk;

  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]DI;
  wire [3:0]O;
  wire [7:0]Q;
  wire [3:0]S;
  wire [1:0]W1_2_0_int_reg;
  wire [0:0]\a_reg_reg[0]_0 ;
  wire [0:0]\a_reg_reg[0]_1 ;
  wire [2:0]\a_reg_reg[2]_0 ;
  wire [2:0]\a_reg_reg[2]_1 ;
  wire [2:0]\a_reg_reg[2]_2 ;
  wire [0:0]\a_reg_reg[6]_0 ;
  wire [0:0]\a_reg_reg[6]_1 ;
  wire [0:0]\a_reg_reg[6]_2 ;
  wire [3:0]\a_reg_reg[6]_3 ;
  wire [3:0]\a_reg_reg[6]_4 ;
  wire [3:0]\a_reg_reg[6]_5 ;
  wire [7:0]\a_reg_reg[7]_0 ;
  wire ap_clk;
  wire m__0_carry__0_i_2__19_n_0;
  wire m__0_carry__0_i_5__19_n_0;
  wire m__0_carry__0_i_6__19_n_0;
  wire m__0_carry__0_i_7__19_n_0;
  wire m__0_carry__0_i_8__19_n_0;
  wire m__0_carry__0_n_0;
  wire m__0_carry__0_n_1;
  wire m__0_carry__0_n_2;
  wire m__0_carry__0_n_3;
  wire m__0_carry__0_n_4;
  wire m__0_carry__0_n_5;
  wire m__0_carry__0_n_6;
  wire m__0_carry__0_n_7;
  wire m__0_carry__1_n_7;
  wire m__0_carry_i_4__19_n_0;
  wire m__0_carry_i_5__19_n_0;
  wire m__0_carry_i_6__19_n_0;
  wire m__0_carry_n_0;
  wire m__0_carry_n_1;
  wire m__0_carry_n_2;
  wire m__0_carry_n_3;
  wire m__0_carry_n_4;
  wire m__0_carry_n_5;
  wire m__0_carry_n_6;
  wire m__0_carry_n_7;
  wire \m_reg[0]_i_1__19_n_0 ;
  wire \m_reg_reg[0]_0 ;
  wire \m_reg_reg[0]_1 ;
  wire \m_reg_reg[0]_2 ;
  wire \m_reg_reg[0]_3 ;
  wire [2:0]\m_reg_reg[4]_0 ;
  wire [0:0]\m_reg_reg[4]_1 ;
  wire \m_reg_reg[4]_2 ;
  wire \m_reg_reg[4]_3 ;
  wire \m_reg_reg[4]_4 ;
  wire \m_reg_reg[4]_5 ;
  wire [2:0]\m_reg_reg[8]_0 ;
  wire \m_reg_reg_n_0_[0] ;
  wire \m_reg_reg_n_0_[1] ;
  wire \m_reg_reg_n_0_[2] ;
  wire \m_reg_reg_n_0_[3] ;
  wire \m_reg_reg_n_0_[4] ;
  wire \m_reg_reg_n_0_[5] ;
  wire \m_reg_reg_n_0_[6] ;
  wire \m_reg_reg_n_0_[7] ;
  wire \m_reg_reg_n_0_[8] ;
  wire \m_reg_reg_n_0_[9] ;
  wire p_carry__0_i_1__19_n_0;
  wire p_carry__0_i_2__19_n_0;
  wire p_carry__0_i_3__19_n_0;
  wire p_carry__0_i_4__19_n_0;
  wire p_carry__0_n_0;
  wire p_carry__0_n_1;
  wire p_carry__0_n_2;
  wire p_carry__0_n_3;
  wire p_carry__0_n_4;
  wire p_carry__0_n_5;
  wire p_carry__0_n_6;
  wire p_carry__0_n_7;
  wire p_carry__1_i_2__19_n_0;
  wire p_carry__1_i_3__19_n_0;
  wire p_carry__1_n_2;
  wire p_carry__1_n_3;
  wire p_carry__1_n_5;
  wire p_carry__1_n_6;
  wire p_carry__1_n_7;
  wire p_carry_i_1__19_n_0;
  wire p_carry_i_2__19_n_0;
  wire p_carry_i_3__19_n_0;
  wire p_carry_i_4__19_n_0;
  wire p_carry_n_0;
  wire p_carry_n_1;
  wire p_carry_n_2;
  wire p_carry_n_3;
  wire p_carry_n_4;
  wire p_carry_n_5;
  wire p_carry_n_6;
  wire p_carry_n_7;
  wire [10:0]\p_reg_reg[10]_0 ;
  wire [3:0]\p_reg_reg[10]_1 ;
  wire \p_reg_reg[3]_0 ;
  wire tmp_product__0_carry__0;
  wire tmp_product__0_carry__0_0;
  wire tmp_product__0_carry__0_1;
  wire tmp_product__0_carry__0_2;
  wire tmp_product__0_carry__0_3;
  wire [3:0]NLW_m__0_carry__1_CO_UNCONNECTED;
  wire [3:1]NLW_m__0_carry__1_O_UNCONNECTED;
  wire [3:2]NLW_p_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_p_carry__1_O_UNCONNECTED;

  FDRE \a_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg_reg[7]_0 [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \a_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg_reg[7]_0 [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \a_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg_reg[7]_0 [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \a_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg_reg[7]_0 [3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \a_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg_reg[7]_0 [4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \a_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg_reg[7]_0 [5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \a_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg_reg[7]_0 [6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \a_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg_reg[7]_0 [7]),
        .Q(Q[7]),
        .R(1'b0));
  CARRY4 m__0_carry
       (.CI(1'b0),
        .CO({m__0_carry_n_0,m__0_carry_n_1,m__0_carry_n_2,m__0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({\m_reg_reg[4]_0 ,1'b0}),
        .O({m__0_carry_n_4,m__0_carry_n_5,m__0_carry_n_6,m__0_carry_n_7}),
        .S({m__0_carry_i_4__19_n_0,m__0_carry_i_5__19_n_0,m__0_carry_i_6__19_n_0,\m_reg_reg[4]_1 }));
  CARRY4 m__0_carry__0
       (.CI(m__0_carry_n_0),
        .CO({m__0_carry__0_n_0,m__0_carry__0_n_1,m__0_carry__0_n_2,m__0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({\m_reg_reg[8]_0 [2],m__0_carry__0_i_2__19_n_0,\m_reg_reg[8]_0 [1:0]}),
        .O({m__0_carry__0_n_4,m__0_carry__0_n_5,m__0_carry__0_n_6,m__0_carry__0_n_7}),
        .S({m__0_carry__0_i_5__19_n_0,m__0_carry__0_i_6__19_n_0,m__0_carry__0_i_7__19_n_0,m__0_carry__0_i_8__19_n_0}));
  LUT4 #(
    .INIT(16'h8777)) 
    m__0_carry__0_i_2__19
       (.I0(Q[6]),
        .I1(\m_reg_reg[4]_2 ),
        .I2(Q[7]),
        .I3(\m_reg_reg[0]_0 ),
        .O(m__0_carry__0_i_2__19_n_0));
  LUT4 #(
    .INIT(16'h8777)) 
    m__0_carry__0_i_2__20
       (.I0(Q[6]),
        .I1(\m_reg_reg[4]_3 ),
        .I2(Q[7]),
        .I3(\m_reg_reg[0]_1 ),
        .O(\a_reg_reg[6]_0 ));
  LUT4 #(
    .INIT(16'h8777)) 
    m__0_carry__0_i_2__21
       (.I0(Q[6]),
        .I1(\m_reg_reg[4]_4 ),
        .I2(Q[7]),
        .I3(\m_reg_reg[0]_2 ),
        .O(\a_reg_reg[6]_1 ));
  LUT4 #(
    .INIT(16'h8777)) 
    m__0_carry__0_i_2__22
       (.I0(Q[6]),
        .I1(\m_reg_reg[4]_5 ),
        .I2(Q[7]),
        .I3(\m_reg_reg[0]_3 ),
        .O(\a_reg_reg[6]_2 ));
  LUT4 #(
    .INIT(16'h8FFF)) 
    m__0_carry__0_i_5__19
       (.I0(Q[6]),
        .I1(\m_reg_reg[0]_0 ),
        .I2(\m_reg_reg[4]_2 ),
        .I3(Q[7]),
        .O(m__0_carry__0_i_5__19_n_0));
  LUT4 #(
    .INIT(16'h8FFF)) 
    m__0_carry__0_i_5__20
       (.I0(Q[6]),
        .I1(\m_reg_reg[0]_1 ),
        .I2(\m_reg_reg[4]_3 ),
        .I3(Q[7]),
        .O(\a_reg_reg[6]_3 [3]));
  LUT4 #(
    .INIT(16'h8FFF)) 
    m__0_carry__0_i_5__21
       (.I0(Q[6]),
        .I1(\m_reg_reg[0]_2 ),
        .I2(\m_reg_reg[4]_4 ),
        .I3(Q[7]),
        .O(\a_reg_reg[6]_4 [3]));
  LUT4 #(
    .INIT(16'h8FFF)) 
    m__0_carry__0_i_5__22
       (.I0(Q[6]),
        .I1(\m_reg_reg[0]_3 ),
        .I2(\m_reg_reg[4]_5 ),
        .I3(Q[7]),
        .O(\a_reg_reg[6]_5 [3]));
  LUT5 #(
    .INIT(32'h93539F9F)) 
    m__0_carry__0_i_6__19
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(\m_reg_reg[0]_0 ),
        .I3(Q[5]),
        .I4(\m_reg_reg[4]_2 ),
        .O(m__0_carry__0_i_6__19_n_0));
  LUT5 #(
    .INIT(32'h93539F9F)) 
    m__0_carry__0_i_6__20
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(\m_reg_reg[0]_1 ),
        .I3(Q[5]),
        .I4(\m_reg_reg[4]_3 ),
        .O(\a_reg_reg[6]_3 [2]));
  LUT5 #(
    .INIT(32'h93539F9F)) 
    m__0_carry__0_i_6__21
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(\m_reg_reg[0]_2 ),
        .I3(Q[5]),
        .I4(\m_reg_reg[4]_4 ),
        .O(\a_reg_reg[6]_4 [2]));
  LUT5 #(
    .INIT(32'h93539F9F)) 
    m__0_carry__0_i_6__22
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(\m_reg_reg[0]_3 ),
        .I3(Q[5]),
        .I4(\m_reg_reg[4]_5 ),
        .O(\a_reg_reg[6]_5 [2]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    m__0_carry__0_i_7__19
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(\m_reg_reg[4]_2 ),
        .I3(Q[6]),
        .I4(\m_reg_reg[0]_0 ),
        .O(m__0_carry__0_i_7__19_n_0));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    m__0_carry__0_i_7__20
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(\m_reg_reg[4]_3 ),
        .I3(Q[6]),
        .I4(\m_reg_reg[0]_1 ),
        .O(\a_reg_reg[6]_3 [1]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    m__0_carry__0_i_7__21
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(\m_reg_reg[4]_4 ),
        .I3(Q[6]),
        .I4(\m_reg_reg[0]_2 ),
        .O(\a_reg_reg[6]_4 [1]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    m__0_carry__0_i_7__22
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(\m_reg_reg[4]_5 ),
        .I3(Q[6]),
        .I4(\m_reg_reg[0]_3 ),
        .O(\a_reg_reg[6]_5 [1]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    m__0_carry__0_i_8__19
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(\m_reg_reg[4]_2 ),
        .I3(Q[5]),
        .I4(\m_reg_reg[0]_0 ),
        .O(m__0_carry__0_i_8__19_n_0));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    m__0_carry__0_i_8__20
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(\m_reg_reg[4]_3 ),
        .I3(Q[5]),
        .I4(\m_reg_reg[0]_1 ),
        .O(\a_reg_reg[6]_3 [0]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    m__0_carry__0_i_8__21
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(\m_reg_reg[4]_4 ),
        .I3(Q[5]),
        .I4(\m_reg_reg[0]_2 ),
        .O(\a_reg_reg[6]_4 [0]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    m__0_carry__0_i_8__22
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(\m_reg_reg[4]_5 ),
        .I3(Q[5]),
        .I4(\m_reg_reg[0]_3 ),
        .O(\a_reg_reg[6]_5 [0]));
  CARRY4 m__0_carry__1
       (.CI(m__0_carry__0_n_0),
        .CO(NLW_m__0_carry__1_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_m__0_carry__1_O_UNCONNECTED[3:1],m__0_carry__1_n_7}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    m__0_carry_i_4__19
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(\m_reg_reg[4]_2 ),
        .I3(Q[4]),
        .I4(\m_reg_reg[0]_0 ),
        .O(m__0_carry_i_4__19_n_0));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    m__0_carry_i_4__20
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(\m_reg_reg[4]_3 ),
        .I3(Q[4]),
        .I4(\m_reg_reg[0]_1 ),
        .O(\a_reg_reg[2]_0 [2]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    m__0_carry_i_4__21
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(\m_reg_reg[4]_4 ),
        .I3(Q[4]),
        .I4(\m_reg_reg[0]_2 ),
        .O(\a_reg_reg[2]_1 [2]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    m__0_carry_i_4__22
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(\m_reg_reg[4]_5 ),
        .I3(Q[4]),
        .I4(\m_reg_reg[0]_3 ),
        .O(\a_reg_reg[2]_2 [2]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    m__0_carry_i_5__19
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(\m_reg_reg[4]_2 ),
        .I3(Q[3]),
        .I4(\m_reg_reg[0]_0 ),
        .O(m__0_carry_i_5__19_n_0));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    m__0_carry_i_5__20
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(\m_reg_reg[4]_3 ),
        .I3(Q[3]),
        .I4(\m_reg_reg[0]_1 ),
        .O(\a_reg_reg[2]_0 [1]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    m__0_carry_i_5__21
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(\m_reg_reg[4]_4 ),
        .I3(Q[3]),
        .I4(\m_reg_reg[0]_2 ),
        .O(\a_reg_reg[2]_1 [1]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    m__0_carry_i_5__22
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(\m_reg_reg[4]_5 ),
        .I3(Q[3]),
        .I4(\m_reg_reg[0]_3 ),
        .O(\a_reg_reg[2]_2 [1]));
  LUT5 #(
    .INIT(32'h1FE06060)) 
    m__0_carry_i_6__19
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\m_reg_reg[4]_2 ),
        .I3(Q[2]),
        .I4(\m_reg_reg[0]_0 ),
        .O(m__0_carry_i_6__19_n_0));
  LUT5 #(
    .INIT(32'h1FE06060)) 
    m__0_carry_i_6__20
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\m_reg_reg[4]_3 ),
        .I3(Q[2]),
        .I4(\m_reg_reg[0]_1 ),
        .O(\a_reg_reg[2]_0 [0]));
  LUT5 #(
    .INIT(32'h1FE06060)) 
    m__0_carry_i_6__21
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\m_reg_reg[4]_4 ),
        .I3(Q[2]),
        .I4(\m_reg_reg[0]_2 ),
        .O(\a_reg_reg[2]_1 [0]));
  LUT5 #(
    .INIT(32'h1FE06060)) 
    m__0_carry_i_6__22
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\m_reg_reg[4]_5 ),
        .I3(Q[2]),
        .I4(\m_reg_reg[0]_3 ),
        .O(\a_reg_reg[2]_2 [0]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[0]_i_1__19 
       (.I0(Q[0]),
        .I1(\m_reg_reg[0]_0 ),
        .O(\m_reg[0]_i_1__19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[0]_i_1__20 
       (.I0(Q[0]),
        .I1(\m_reg_reg[0]_1 ),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[0]_i_1__21 
       (.I0(Q[0]),
        .I1(\m_reg_reg[0]_2 ),
        .O(\a_reg_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[0]_i_1__22 
       (.I0(Q[0]),
        .I1(\m_reg_reg[0]_3 ),
        .O(\a_reg_reg[0]_1 ));
  FDRE \m_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\m_reg[0]_i_1__19_n_0 ),
        .Q(\m_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \m_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry_n_7),
        .Q(\m_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \m_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry_n_6),
        .Q(\m_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \m_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry_n_5),
        .Q(\m_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \m_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry_n_4),
        .Q(\m_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \m_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry__0_n_7),
        .Q(\m_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \m_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry__0_n_6),
        .Q(\m_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \m_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry__0_n_5),
        .Q(\m_reg_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \m_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry__0_n_4),
        .Q(\m_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \m_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry__1_n_7),
        .Q(\m_reg_reg_n_0_[9] ),
        .R(1'b0));
  CARRY4 p_carry
       (.CI(1'b0),
        .CO({p_carry_n_0,p_carry_n_1,p_carry_n_2,p_carry_n_3}),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[3] ,\m_reg_reg_n_0_[2] ,\m_reg_reg_n_0_[1] ,\m_reg_reg_n_0_[0] }),
        .O({p_carry_n_4,p_carry_n_5,p_carry_n_6,p_carry_n_7}),
        .S({p_carry_i_1__19_n_0,p_carry_i_2__19_n_0,p_carry_i_3__19_n_0,p_carry_i_4__19_n_0}));
  CARRY4 p_carry__0
       (.CI(p_carry_n_0),
        .CO({p_carry__0_n_0,p_carry__0_n_1,p_carry__0_n_2,p_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[7] ,\m_reg_reg_n_0_[6] ,\m_reg_reg_n_0_[5] ,\m_reg_reg_n_0_[4] }),
        .O({p_carry__0_n_4,p_carry__0_n_5,p_carry__0_n_6,p_carry__0_n_7}),
        .S({p_carry__0_i_1__19_n_0,p_carry__0_i_2__19_n_0,p_carry__0_i_3__19_n_0,p_carry__0_i_4__19_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_1__19
       (.I0(\m_reg_reg_n_0_[7] ),
        .I1(\p_reg_reg[10]_1 [2]),
        .O(p_carry__0_i_1__19_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_2__19
       (.I0(\m_reg_reg_n_0_[6] ),
        .I1(\p_reg_reg[10]_1 [1]),
        .O(p_carry__0_i_2__19_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_3__19
       (.I0(\m_reg_reg_n_0_[5] ),
        .I1(\p_reg_reg[10]_1 [0]),
        .O(p_carry__0_i_3__19_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_4__19
       (.I0(\m_reg_reg_n_0_[4] ),
        .I1(O[3]),
        .O(p_carry__0_i_4__19_n_0));
  CARRY4 p_carry__1
       (.CI(p_carry__0_n_0),
        .CO({NLW_p_carry__1_CO_UNCONNECTED[3:2],p_carry__1_n_2,p_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,CO,\m_reg_reg_n_0_[8] }),
        .O({NLW_p_carry__1_O_UNCONNECTED[3],p_carry__1_n_5,p_carry__1_n_6,p_carry__1_n_7}),
        .S({1'b0,1'b1,p_carry__1_i_2__19_n_0,p_carry__1_i_3__19_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    p_carry__1_i_2__19
       (.I0(\m_reg_reg_n_0_[9] ),
        .I1(CO),
        .O(p_carry__1_i_2__19_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__1_i_3__19
       (.I0(\m_reg_reg_n_0_[8] ),
        .I1(\p_reg_reg[10]_1 [3]),
        .O(p_carry__1_i_3__19_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry_i_1__19
       (.I0(\m_reg_reg_n_0_[3] ),
        .I1(O[2]),
        .O(p_carry_i_1__19_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry_i_2__19
       (.I0(\m_reg_reg_n_0_[2] ),
        .I1(O[1]),
        .O(p_carry_i_2__19_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry_i_3__19
       (.I0(\m_reg_reg_n_0_[1] ),
        .I1(O[0]),
        .O(p_carry_i_3__19_n_0));
  LUT3 #(
    .INIT(8'h6A)) 
    p_carry_i_4__19
       (.I0(\m_reg_reg_n_0_[0] ),
        .I1(W1_2_0_int_reg[0]),
        .I2(\p_reg_reg[3]_0 ),
        .O(p_carry_i_4__19_n_0));
  FDRE \p_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry_n_7),
        .Q(\p_reg_reg[10]_0 [0]),
        .R(1'b0));
  FDRE \p_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__1_n_5),
        .Q(\p_reg_reg[10]_0 [10]),
        .R(1'b0));
  FDRE \p_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry_n_6),
        .Q(\p_reg_reg[10]_0 [1]),
        .R(1'b0));
  FDRE \p_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry_n_5),
        .Q(\p_reg_reg[10]_0 [2]),
        .R(1'b0));
  FDRE \p_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry_n_4),
        .Q(\p_reg_reg[10]_0 [3]),
        .R(1'b0));
  FDRE \p_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__0_n_7),
        .Q(\p_reg_reg[10]_0 [4]),
        .R(1'b0));
  FDRE \p_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__0_n_6),
        .Q(\p_reg_reg[10]_0 [5]),
        .R(1'b0));
  FDRE \p_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__0_n_5),
        .Q(\p_reg_reg[10]_0 [6]),
        .R(1'b0));
  FDRE \p_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__0_n_4),
        .Q(\p_reg_reg[10]_0 [7]),
        .R(1'b0));
  FDRE \p_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__1_n_7),
        .Q(\p_reg_reg[10]_0 [8]),
        .R(1'b0));
  FDRE \p_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__1_n_6),
        .Q(\p_reg_reg[10]_0 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8777)) 
    tmp_product__0_carry__0_i_2__19
       (.I0(tmp_product__0_carry__0),
        .I1(W1_2_0_int_reg[1]),
        .I2(tmp_product__0_carry__0_0),
        .I3(W1_2_0_int_reg[0]),
        .O(DI));
  LUT4 #(
    .INIT(16'h8FFF)) 
    tmp_product__0_carry__0_i_5__19
       (.I0(tmp_product__0_carry__0),
        .I1(W1_2_0_int_reg[0]),
        .I2(W1_2_0_int_reg[1]),
        .I3(tmp_product__0_carry__0_0),
        .O(S[3]));
  LUT5 #(
    .INIT(32'h93539F9F)) 
    tmp_product__0_carry__0_i_6__19
       (.I0(tmp_product__0_carry__0_0),
        .I1(tmp_product__0_carry__0),
        .I2(W1_2_0_int_reg[0]),
        .I3(tmp_product__0_carry__0_3),
        .I4(W1_2_0_int_reg[1]),
        .O(S[2]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    tmp_product__0_carry__0_i_7__19
       (.I0(tmp_product__0_carry__0_2),
        .I1(tmp_product__0_carry__0_3),
        .I2(W1_2_0_int_reg[1]),
        .I3(tmp_product__0_carry__0),
        .I4(W1_2_0_int_reg[0]),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    tmp_product__0_carry__0_i_8__19
       (.I0(tmp_product__0_carry__0_1),
        .I1(tmp_product__0_carry__0_2),
        .I2(W1_2_0_int_reg[1]),
        .I3(tmp_product__0_carry__0_3),
        .I4(W1_2_0_int_reg[0]),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0" *) 
module bd_0_hls_inst_0_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_108
   (DI,
    Q,
    \a_reg_reg[6]_0 ,
    \a_reg_reg[6]_1 ,
    \a_reg_reg[6]_2 ,
    S,
    \a_reg_reg[2]_0 ,
    \a_reg_reg[6]_3 ,
    \a_reg_reg[2]_1 ,
    \a_reg_reg[6]_4 ,
    \a_reg_reg[2]_2 ,
    \a_reg_reg[6]_5 ,
    D,
    \a_reg_reg[0]_0 ,
    \a_reg_reg[0]_1 ,
    \p_reg_reg[10]_0 ,
    CO,
    \m_reg_reg[4]_0 ,
    \m_reg_reg[4]_1 ,
    \m_reg_reg[8]_0 ,
    C,
    tmp_product__0_carry__0,
    W1_1_0_int_reg,
    tmp_product__0_carry__0_0,
    b_reg,
    \m_reg_reg[4]_2 ,
    \m_reg_reg[0]_0 ,
    \m_reg_reg[4]_3 ,
    \m_reg_reg[0]_1 ,
    \m_reg_reg[4]_4 ,
    \m_reg_reg[0]_2 ,
    \p_reg_reg[3]_0 ,
    tmp_product__0_carry__0_1,
    tmp_product__0_carry__0_2,
    tmp_product__0_carry__0_3,
    \a_reg_reg[7]_0 ,
    ap_clk);
  output [0:0]DI;
  output [7:0]Q;
  output [0:0]\a_reg_reg[6]_0 ;
  output [0:0]\a_reg_reg[6]_1 ;
  output [0:0]\a_reg_reg[6]_2 ;
  output [3:0]S;
  output [2:0]\a_reg_reg[2]_0 ;
  output [3:0]\a_reg_reg[6]_3 ;
  output [2:0]\a_reg_reg[2]_1 ;
  output [3:0]\a_reg_reg[6]_4 ;
  output [2:0]\a_reg_reg[2]_2 ;
  output [3:0]\a_reg_reg[6]_5 ;
  output [0:0]D;
  output [0:0]\a_reg_reg[0]_0 ;
  output [0:0]\a_reg_reg[0]_1 ;
  output [10:0]\p_reg_reg[10]_0 ;
  input [0:0]CO;
  input [2:0]\m_reg_reg[4]_0 ;
  input [0:0]\m_reg_reg[4]_1 ;
  input [2:0]\m_reg_reg[8]_0 ;
  input [7:0]C;
  input tmp_product__0_carry__0;
  input [1:0]W1_1_0_int_reg;
  input tmp_product__0_carry__0_0;
  input [1:0]b_reg;
  input \m_reg_reg[4]_2 ;
  input \m_reg_reg[0]_0 ;
  input \m_reg_reg[4]_3 ;
  input \m_reg_reg[0]_1 ;
  input \m_reg_reg[4]_4 ;
  input \m_reg_reg[0]_2 ;
  input \p_reg_reg[3]_0 ;
  input tmp_product__0_carry__0_1;
  input tmp_product__0_carry__0_2;
  input tmp_product__0_carry__0_3;
  input [7:0]\a_reg_reg[7]_0 ;
  input ap_clk;

  wire [7:0]C;
  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]DI;
  wire [7:0]Q;
  wire [3:0]S;
  wire [1:0]W1_1_0_int_reg;
  wire [0:0]\a_reg_reg[0]_0 ;
  wire [0:0]\a_reg_reg[0]_1 ;
  wire [2:0]\a_reg_reg[2]_0 ;
  wire [2:0]\a_reg_reg[2]_1 ;
  wire [2:0]\a_reg_reg[2]_2 ;
  wire [0:0]\a_reg_reg[6]_0 ;
  wire [0:0]\a_reg_reg[6]_1 ;
  wire [0:0]\a_reg_reg[6]_2 ;
  wire [3:0]\a_reg_reg[6]_3 ;
  wire [3:0]\a_reg_reg[6]_4 ;
  wire [3:0]\a_reg_reg[6]_5 ;
  wire [7:0]\a_reg_reg[7]_0 ;
  wire ap_clk;
  wire [1:0]b_reg;
  wire [9:1]m;
  wire m__0_carry__0_i_2__15_n_0;
  wire m__0_carry__0_i_5__15_n_0;
  wire m__0_carry__0_i_6__15_n_0;
  wire m__0_carry__0_i_7__15_n_0;
  wire m__0_carry__0_i_8__15_n_0;
  wire m__0_carry__0_n_0;
  wire m__0_carry__0_n_1;
  wire m__0_carry__0_n_2;
  wire m__0_carry__0_n_3;
  wire m__0_carry_i_4__15_n_0;
  wire m__0_carry_i_5__15_n_0;
  wire m__0_carry_i_6__15_n_0;
  wire m__0_carry_n_0;
  wire m__0_carry_n_1;
  wire m__0_carry_n_2;
  wire m__0_carry_n_3;
  wire [9:0]m_reg;
  wire \m_reg[0]_i_1__15_n_0 ;
  wire \m_reg_reg[0]_0 ;
  wire \m_reg_reg[0]_1 ;
  wire \m_reg_reg[0]_2 ;
  wire [2:0]\m_reg_reg[4]_0 ;
  wire [0:0]\m_reg_reg[4]_1 ;
  wire \m_reg_reg[4]_2 ;
  wire \m_reg_reg[4]_3 ;
  wire \m_reg_reg[4]_4 ;
  wire [2:0]\m_reg_reg[8]_0 ;
  wire [10:0]p;
  wire p_carry__0_i_1__15_n_0;
  wire p_carry__0_i_2__15_n_0;
  wire p_carry__0_i_3__15_n_0;
  wire p_carry__0_i_4__15_n_0;
  wire p_carry__0_n_0;
  wire p_carry__0_n_1;
  wire p_carry__0_n_2;
  wire p_carry__0_n_3;
  wire p_carry__1_i_2__15_n_0;
  wire p_carry__1_i_3__15_n_0;
  wire p_carry__1_n_2;
  wire p_carry__1_n_3;
  wire p_carry_i_1__15_n_0;
  wire p_carry_i_2__15_n_0;
  wire p_carry_i_3__15_n_0;
  wire p_carry_i_4__15_n_0;
  wire p_carry_n_0;
  wire p_carry_n_1;
  wire p_carry_n_2;
  wire p_carry_n_3;
  wire [10:0]\p_reg_reg[10]_0 ;
  wire \p_reg_reg[3]_0 ;
  wire tmp_product__0_carry__0;
  wire tmp_product__0_carry__0_0;
  wire tmp_product__0_carry__0_1;
  wire tmp_product__0_carry__0_2;
  wire tmp_product__0_carry__0_3;
  wire [3:0]NLW_m__0_carry__1_CO_UNCONNECTED;
  wire [3:1]NLW_m__0_carry__1_O_UNCONNECTED;
  wire [3:2]NLW_p_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_p_carry__1_O_UNCONNECTED;

  FDRE \a_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg_reg[7]_0 [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \a_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg_reg[7]_0 [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \a_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg_reg[7]_0 [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \a_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg_reg[7]_0 [3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \a_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg_reg[7]_0 [4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \a_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg_reg[7]_0 [5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \a_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg_reg[7]_0 [6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \a_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg_reg[7]_0 [7]),
        .Q(Q[7]),
        .R(1'b0));
  CARRY4 m__0_carry
       (.CI(1'b0),
        .CO({m__0_carry_n_0,m__0_carry_n_1,m__0_carry_n_2,m__0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({\m_reg_reg[4]_0 ,1'b0}),
        .O(m[4:1]),
        .S({m__0_carry_i_4__15_n_0,m__0_carry_i_5__15_n_0,m__0_carry_i_6__15_n_0,\m_reg_reg[4]_1 }));
  CARRY4 m__0_carry__0
       (.CI(m__0_carry_n_0),
        .CO({m__0_carry__0_n_0,m__0_carry__0_n_1,m__0_carry__0_n_2,m__0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({\m_reg_reg[8]_0 [2],m__0_carry__0_i_2__15_n_0,\m_reg_reg[8]_0 [1:0]}),
        .O(m[8:5]),
        .S({m__0_carry__0_i_5__15_n_0,m__0_carry__0_i_6__15_n_0,m__0_carry__0_i_7__15_n_0,m__0_carry__0_i_8__15_n_0}));
  LUT4 #(
    .INIT(16'h8777)) 
    m__0_carry__0_i_2__15
       (.I0(Q[6]),
        .I1(b_reg[1]),
        .I2(Q[7]),
        .I3(b_reg[0]),
        .O(m__0_carry__0_i_2__15_n_0));
  LUT4 #(
    .INIT(16'h8777)) 
    m__0_carry__0_i_2__16
       (.I0(Q[6]),
        .I1(\m_reg_reg[4]_2 ),
        .I2(Q[7]),
        .I3(\m_reg_reg[0]_0 ),
        .O(\a_reg_reg[6]_0 ));
  LUT4 #(
    .INIT(16'h8777)) 
    m__0_carry__0_i_2__17
       (.I0(Q[6]),
        .I1(\m_reg_reg[4]_3 ),
        .I2(Q[7]),
        .I3(\m_reg_reg[0]_1 ),
        .O(\a_reg_reg[6]_1 ));
  LUT4 #(
    .INIT(16'h8777)) 
    m__0_carry__0_i_2__18
       (.I0(Q[6]),
        .I1(\m_reg_reg[4]_4 ),
        .I2(Q[7]),
        .I3(\m_reg_reg[0]_2 ),
        .O(\a_reg_reg[6]_2 ));
  LUT4 #(
    .INIT(16'h8FFF)) 
    m__0_carry__0_i_5__15
       (.I0(Q[6]),
        .I1(b_reg[0]),
        .I2(b_reg[1]),
        .I3(Q[7]),
        .O(m__0_carry__0_i_5__15_n_0));
  LUT4 #(
    .INIT(16'h8FFF)) 
    m__0_carry__0_i_5__16
       (.I0(Q[6]),
        .I1(\m_reg_reg[0]_0 ),
        .I2(\m_reg_reg[4]_2 ),
        .I3(Q[7]),
        .O(\a_reg_reg[6]_3 [3]));
  LUT4 #(
    .INIT(16'h8FFF)) 
    m__0_carry__0_i_5__17
       (.I0(Q[6]),
        .I1(\m_reg_reg[0]_1 ),
        .I2(\m_reg_reg[4]_3 ),
        .I3(Q[7]),
        .O(\a_reg_reg[6]_4 [3]));
  LUT4 #(
    .INIT(16'h8FFF)) 
    m__0_carry__0_i_5__18
       (.I0(Q[6]),
        .I1(\m_reg_reg[0]_2 ),
        .I2(\m_reg_reg[4]_4 ),
        .I3(Q[7]),
        .O(\a_reg_reg[6]_5 [3]));
  LUT5 #(
    .INIT(32'h93539F9F)) 
    m__0_carry__0_i_6__15
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(b_reg[0]),
        .I3(Q[5]),
        .I4(b_reg[1]),
        .O(m__0_carry__0_i_6__15_n_0));
  LUT5 #(
    .INIT(32'h93539F9F)) 
    m__0_carry__0_i_6__16
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(\m_reg_reg[0]_0 ),
        .I3(Q[5]),
        .I4(\m_reg_reg[4]_2 ),
        .O(\a_reg_reg[6]_3 [2]));
  LUT5 #(
    .INIT(32'h93539F9F)) 
    m__0_carry__0_i_6__17
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(\m_reg_reg[0]_1 ),
        .I3(Q[5]),
        .I4(\m_reg_reg[4]_3 ),
        .O(\a_reg_reg[6]_4 [2]));
  LUT5 #(
    .INIT(32'h93539F9F)) 
    m__0_carry__0_i_6__18
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(\m_reg_reg[0]_2 ),
        .I3(Q[5]),
        .I4(\m_reg_reg[4]_4 ),
        .O(\a_reg_reg[6]_5 [2]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    m__0_carry__0_i_7__15
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(b_reg[1]),
        .I3(Q[6]),
        .I4(b_reg[0]),
        .O(m__0_carry__0_i_7__15_n_0));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    m__0_carry__0_i_7__16
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(\m_reg_reg[4]_2 ),
        .I3(Q[6]),
        .I4(\m_reg_reg[0]_0 ),
        .O(\a_reg_reg[6]_3 [1]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    m__0_carry__0_i_7__17
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(\m_reg_reg[4]_3 ),
        .I3(Q[6]),
        .I4(\m_reg_reg[0]_1 ),
        .O(\a_reg_reg[6]_4 [1]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    m__0_carry__0_i_7__18
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(\m_reg_reg[4]_4 ),
        .I3(Q[6]),
        .I4(\m_reg_reg[0]_2 ),
        .O(\a_reg_reg[6]_5 [1]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    m__0_carry__0_i_8__15
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(b_reg[1]),
        .I3(Q[5]),
        .I4(b_reg[0]),
        .O(m__0_carry__0_i_8__15_n_0));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    m__0_carry__0_i_8__16
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(\m_reg_reg[4]_2 ),
        .I3(Q[5]),
        .I4(\m_reg_reg[0]_0 ),
        .O(\a_reg_reg[6]_3 [0]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    m__0_carry__0_i_8__17
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(\m_reg_reg[4]_3 ),
        .I3(Q[5]),
        .I4(\m_reg_reg[0]_1 ),
        .O(\a_reg_reg[6]_4 [0]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    m__0_carry__0_i_8__18
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(\m_reg_reg[4]_4 ),
        .I3(Q[5]),
        .I4(\m_reg_reg[0]_2 ),
        .O(\a_reg_reg[6]_5 [0]));
  CARRY4 m__0_carry__1
       (.CI(m__0_carry__0_n_0),
        .CO(NLW_m__0_carry__1_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_m__0_carry__1_O_UNCONNECTED[3:1],m[9]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    m__0_carry_i_4__15
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(b_reg[1]),
        .I3(Q[4]),
        .I4(b_reg[0]),
        .O(m__0_carry_i_4__15_n_0));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    m__0_carry_i_4__16
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(\m_reg_reg[4]_2 ),
        .I3(Q[4]),
        .I4(\m_reg_reg[0]_0 ),
        .O(\a_reg_reg[2]_0 [2]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    m__0_carry_i_4__17
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(\m_reg_reg[4]_3 ),
        .I3(Q[4]),
        .I4(\m_reg_reg[0]_1 ),
        .O(\a_reg_reg[2]_1 [2]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    m__0_carry_i_4__18
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(\m_reg_reg[4]_4 ),
        .I3(Q[4]),
        .I4(\m_reg_reg[0]_2 ),
        .O(\a_reg_reg[2]_2 [2]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    m__0_carry_i_5__15
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(b_reg[1]),
        .I3(Q[3]),
        .I4(b_reg[0]),
        .O(m__0_carry_i_5__15_n_0));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    m__0_carry_i_5__16
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(\m_reg_reg[4]_2 ),
        .I3(Q[3]),
        .I4(\m_reg_reg[0]_0 ),
        .O(\a_reg_reg[2]_0 [1]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    m__0_carry_i_5__17
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(\m_reg_reg[4]_3 ),
        .I3(Q[3]),
        .I4(\m_reg_reg[0]_1 ),
        .O(\a_reg_reg[2]_1 [1]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    m__0_carry_i_5__18
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(\m_reg_reg[4]_4 ),
        .I3(Q[3]),
        .I4(\m_reg_reg[0]_2 ),
        .O(\a_reg_reg[2]_2 [1]));
  LUT5 #(
    .INIT(32'h1FE06060)) 
    m__0_carry_i_6__15
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(b_reg[1]),
        .I3(Q[2]),
        .I4(b_reg[0]),
        .O(m__0_carry_i_6__15_n_0));
  LUT5 #(
    .INIT(32'h1FE06060)) 
    m__0_carry_i_6__16
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\m_reg_reg[4]_2 ),
        .I3(Q[2]),
        .I4(\m_reg_reg[0]_0 ),
        .O(\a_reg_reg[2]_0 [0]));
  LUT5 #(
    .INIT(32'h1FE06060)) 
    m__0_carry_i_6__17
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\m_reg_reg[4]_3 ),
        .I3(Q[2]),
        .I4(\m_reg_reg[0]_1 ),
        .O(\a_reg_reg[2]_1 [0]));
  LUT5 #(
    .INIT(32'h1FE06060)) 
    m__0_carry_i_6__18
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\m_reg_reg[4]_4 ),
        .I3(Q[2]),
        .I4(\m_reg_reg[0]_2 ),
        .O(\a_reg_reg[2]_2 [0]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[0]_i_1__15 
       (.I0(Q[0]),
        .I1(b_reg[0]),
        .O(\m_reg[0]_i_1__15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[0]_i_1__16 
       (.I0(Q[0]),
        .I1(\m_reg_reg[0]_0 ),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[0]_i_1__17 
       (.I0(Q[0]),
        .I1(\m_reg_reg[0]_1 ),
        .O(\a_reg_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[0]_i_1__18 
       (.I0(Q[0]),
        .I1(\m_reg_reg[0]_2 ),
        .O(\a_reg_reg[0]_1 ));
  FDRE \m_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\m_reg[0]_i_1__15_n_0 ),
        .Q(m_reg[0]),
        .R(1'b0));
  FDRE \m_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m[1]),
        .Q(m_reg[1]),
        .R(1'b0));
  FDRE \m_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m[2]),
        .Q(m_reg[2]),
        .R(1'b0));
  FDRE \m_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m[3]),
        .Q(m_reg[3]),
        .R(1'b0));
  FDRE \m_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m[4]),
        .Q(m_reg[4]),
        .R(1'b0));
  FDRE \m_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m[5]),
        .Q(m_reg[5]),
        .R(1'b0));
  FDRE \m_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m[6]),
        .Q(m_reg[6]),
        .R(1'b0));
  FDRE \m_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m[7]),
        .Q(m_reg[7]),
        .R(1'b0));
  FDRE \m_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m[8]),
        .Q(m_reg[8]),
        .R(1'b0));
  FDRE \m_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m[9]),
        .Q(m_reg[9]),
        .R(1'b0));
  CARRY4 p_carry
       (.CI(1'b0),
        .CO({p_carry_n_0,p_carry_n_1,p_carry_n_2,p_carry_n_3}),
        .CYINIT(1'b0),
        .DI(m_reg[3:0]),
        .O(p[3:0]),
        .S({p_carry_i_1__15_n_0,p_carry_i_2__15_n_0,p_carry_i_3__15_n_0,p_carry_i_4__15_n_0}));
  CARRY4 p_carry__0
       (.CI(p_carry_n_0),
        .CO({p_carry__0_n_0,p_carry__0_n_1,p_carry__0_n_2,p_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(m_reg[7:4]),
        .O(p[7:4]),
        .S({p_carry__0_i_1__15_n_0,p_carry__0_i_2__15_n_0,p_carry__0_i_3__15_n_0,p_carry__0_i_4__15_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_1__15
       (.I0(m_reg[7]),
        .I1(C[6]),
        .O(p_carry__0_i_1__15_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_2__15
       (.I0(m_reg[6]),
        .I1(C[5]),
        .O(p_carry__0_i_2__15_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_3__15
       (.I0(m_reg[5]),
        .I1(C[4]),
        .O(p_carry__0_i_3__15_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_4__15
       (.I0(m_reg[4]),
        .I1(C[3]),
        .O(p_carry__0_i_4__15_n_0));
  CARRY4 p_carry__1
       (.CI(p_carry__0_n_0),
        .CO({NLW_p_carry__1_CO_UNCONNECTED[3:2],p_carry__1_n_2,p_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,CO,m_reg[8]}),
        .O({NLW_p_carry__1_O_UNCONNECTED[3],p[10:8]}),
        .S({1'b0,1'b1,p_carry__1_i_2__15_n_0,p_carry__1_i_3__15_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    p_carry__1_i_2__15
       (.I0(m_reg[9]),
        .I1(CO),
        .O(p_carry__1_i_2__15_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__1_i_3__15
       (.I0(m_reg[8]),
        .I1(C[7]),
        .O(p_carry__1_i_3__15_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry_i_1__15
       (.I0(m_reg[3]),
        .I1(C[2]),
        .O(p_carry_i_1__15_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry_i_2__15
       (.I0(m_reg[2]),
        .I1(C[1]),
        .O(p_carry_i_2__15_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry_i_3__15
       (.I0(m_reg[1]),
        .I1(C[0]),
        .O(p_carry_i_3__15_n_0));
  LUT3 #(
    .INIT(8'h6A)) 
    p_carry_i_4__15
       (.I0(m_reg[0]),
        .I1(W1_1_0_int_reg[0]),
        .I2(\p_reg_reg[3]_0 ),
        .O(p_carry_i_4__15_n_0));
  FDRE \p_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p[0]),
        .Q(\p_reg_reg[10]_0 [0]),
        .R(1'b0));
  FDRE \p_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p[10]),
        .Q(\p_reg_reg[10]_0 [10]),
        .R(1'b0));
  FDRE \p_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p[1]),
        .Q(\p_reg_reg[10]_0 [1]),
        .R(1'b0));
  FDRE \p_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p[2]),
        .Q(\p_reg_reg[10]_0 [2]),
        .R(1'b0));
  FDRE \p_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p[3]),
        .Q(\p_reg_reg[10]_0 [3]),
        .R(1'b0));
  FDRE \p_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p[4]),
        .Q(\p_reg_reg[10]_0 [4]),
        .R(1'b0));
  FDRE \p_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p[5]),
        .Q(\p_reg_reg[10]_0 [5]),
        .R(1'b0));
  FDRE \p_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p[6]),
        .Q(\p_reg_reg[10]_0 [6]),
        .R(1'b0));
  FDRE \p_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p[7]),
        .Q(\p_reg_reg[10]_0 [7]),
        .R(1'b0));
  FDRE \p_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p[8]),
        .Q(\p_reg_reg[10]_0 [8]),
        .R(1'b0));
  FDRE \p_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p[9]),
        .Q(\p_reg_reg[10]_0 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8777)) 
    tmp_product__0_carry__0_i_2__15
       (.I0(tmp_product__0_carry__0),
        .I1(W1_1_0_int_reg[1]),
        .I2(tmp_product__0_carry__0_0),
        .I3(W1_1_0_int_reg[0]),
        .O(DI));
  LUT4 #(
    .INIT(16'h8FFF)) 
    tmp_product__0_carry__0_i_5__15
       (.I0(tmp_product__0_carry__0),
        .I1(W1_1_0_int_reg[0]),
        .I2(W1_1_0_int_reg[1]),
        .I3(tmp_product__0_carry__0_0),
        .O(S[3]));
  LUT5 #(
    .INIT(32'h93539F9F)) 
    tmp_product__0_carry__0_i_6__15
       (.I0(tmp_product__0_carry__0_0),
        .I1(tmp_product__0_carry__0),
        .I2(W1_1_0_int_reg[0]),
        .I3(tmp_product__0_carry__0_3),
        .I4(W1_1_0_int_reg[1]),
        .O(S[2]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    tmp_product__0_carry__0_i_7__15
       (.I0(tmp_product__0_carry__0_2),
        .I1(tmp_product__0_carry__0_3),
        .I2(W1_1_0_int_reg[1]),
        .I3(tmp_product__0_carry__0),
        .I4(W1_1_0_int_reg[0]),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    tmp_product__0_carry__0_i_8__15
       (.I0(tmp_product__0_carry__0_1),
        .I1(tmp_product__0_carry__0_2),
        .I2(W1_1_0_int_reg[1]),
        .I3(tmp_product__0_carry__0_3),
        .I4(W1_1_0_int_reg[0]),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0" *) 
module bd_0_hls_inst_0_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_141
   (\b_reg_reg[1]_0 ,
    \b_reg_reg[0]_0 ,
    \W1_6_3_int_reg_reg[0] ,
    \b_reg_reg[0]_1 ,
    \b_reg_reg[0]_2 ,
    S,
    DI,
    \b_reg_reg[1]_1 ,
    \p_reg_reg[10]_0 ,
    \p_reg_reg[10]_1 ,
    W1_7_3_int_reg,
    ap_clk,
    CO,
    \m_reg_reg[4]_0 ,
    \m_reg_reg[8]_0 ,
    \m_reg_reg[8]_1 ,
    \p_reg_reg[3]_0 ,
    input_6_val_read_reg_932_pp0_iter1_reg,
    tmp_product__0_carry__0,
    \m_reg_reg[8]_2 ,
    input_6_val_read_reg_932_pp0_iter1_reg_3,
    Q,
    \add_ln56_26_reg_1199_reg[11] ,
    O,
    \p_reg_reg[10]_2 ,
    D);
  output \b_reg_reg[1]_0 ;
  output \b_reg_reg[0]_0 ;
  output [2:0]\W1_6_3_int_reg_reg[0] ;
  output [0:0]\b_reg_reg[0]_1 ;
  output [2:0]\b_reg_reg[0]_2 ;
  output [3:0]S;
  output [3:0]DI;
  output [2:0]\b_reg_reg[1]_1 ;
  output [0:0]\p_reg_reg[10]_0 ;
  output [10:0]\p_reg_reg[10]_1 ;
  input [1:0]W1_7_3_int_reg;
  input ap_clk;
  input [0:0]CO;
  input [2:0]\m_reg_reg[4]_0 ;
  input [0:0]\m_reg_reg[8]_0 ;
  input [3:0]\m_reg_reg[8]_1 ;
  input \p_reg_reg[3]_0 ;
  input [4:0]input_6_val_read_reg_932_pp0_iter1_reg;
  input tmp_product__0_carry__0;
  input [7:0]\m_reg_reg[8]_2 ;
  input [5:0]input_6_val_read_reg_932_pp0_iter1_reg_3;
  input [7:0]Q;
  input [0:0]\add_ln56_26_reg_1199_reg[11] ;
  input [3:0]O;
  input [3:0]\p_reg_reg[10]_2 ;
  input [0:0]D;

  wire [0:0]CO;
  wire [0:0]D;
  wire [3:0]DI;
  wire [3:0]O;
  wire [7:0]Q;
  wire [3:0]S;
  wire [2:0]\W1_6_3_int_reg_reg[0] ;
  wire [1:0]W1_7_3_int_reg;
  wire [0:0]\add_ln56_26_reg_1199_reg[11] ;
  wire ap_clk;
  wire \b_reg_reg[0]_0 ;
  wire [0:0]\b_reg_reg[0]_1 ;
  wire [2:0]\b_reg_reg[0]_2 ;
  wire \b_reg_reg[1]_0 ;
  wire [2:0]\b_reg_reg[1]_1 ;
  wire [4:0]input_6_val_read_reg_932_pp0_iter1_reg;
  wire [5:0]input_6_val_read_reg_932_pp0_iter1_reg_3;
  wire m__0_carry__0_i_1__14_n_0;
  wire m__0_carry__0_i_3__14_n_0;
  wire m__0_carry__0_i_4__14_n_0;
  wire m__0_carry__0_n_0;
  wire m__0_carry__0_n_1;
  wire m__0_carry__0_n_2;
  wire m__0_carry__0_n_3;
  wire m__0_carry__0_n_4;
  wire m__0_carry__0_n_5;
  wire m__0_carry__0_n_6;
  wire m__0_carry__0_n_7;
  wire m__0_carry__1_n_7;
  wire m__0_carry_i_1__14_n_0;
  wire m__0_carry_i_2__14_n_0;
  wire m__0_carry_i_3__14_n_0;
  wire m__0_carry_i_7__14_n_0;
  wire m__0_carry_n_0;
  wire m__0_carry_n_1;
  wire m__0_carry_n_2;
  wire m__0_carry_n_3;
  wire m__0_carry_n_4;
  wire m__0_carry_n_5;
  wire m__0_carry_n_6;
  wire m__0_carry_n_7;
  wire [2:0]\m_reg_reg[4]_0 ;
  wire [0:0]\m_reg_reg[8]_0 ;
  wire [3:0]\m_reg_reg[8]_1 ;
  wire [7:0]\m_reg_reg[8]_2 ;
  wire \m_reg_reg_n_0_[0] ;
  wire \m_reg_reg_n_0_[1] ;
  wire \m_reg_reg_n_0_[2] ;
  wire \m_reg_reg_n_0_[3] ;
  wire \m_reg_reg_n_0_[4] ;
  wire \m_reg_reg_n_0_[5] ;
  wire \m_reg_reg_n_0_[6] ;
  wire \m_reg_reg_n_0_[7] ;
  wire \m_reg_reg_n_0_[8] ;
  wire \m_reg_reg_n_0_[9] ;
  wire p_carry__0_i_1__14_n_0;
  wire p_carry__0_i_2__14_n_0;
  wire p_carry__0_i_3__14_n_0;
  wire p_carry__0_i_4__14_n_0;
  wire p_carry__0_n_0;
  wire p_carry__0_n_1;
  wire p_carry__0_n_2;
  wire p_carry__0_n_3;
  wire p_carry__0_n_4;
  wire p_carry__0_n_5;
  wire p_carry__0_n_6;
  wire p_carry__0_n_7;
  wire p_carry__1_i_2__14_n_0;
  wire p_carry__1_i_3__14_n_0;
  wire p_carry__1_n_2;
  wire p_carry__1_n_3;
  wire p_carry__1_n_5;
  wire p_carry__1_n_6;
  wire p_carry__1_n_7;
  wire p_carry_i_1__14_n_0;
  wire p_carry_i_2__14_n_0;
  wire p_carry_i_3__14_n_0;
  wire p_carry_i_4__14_n_0;
  wire p_carry_n_0;
  wire p_carry_n_1;
  wire p_carry_n_2;
  wire p_carry_n_3;
  wire p_carry_n_4;
  wire p_carry_n_5;
  wire p_carry_n_6;
  wire p_carry_n_7;
  wire [0:0]\p_reg_reg[10]_0 ;
  wire [10:0]\p_reg_reg[10]_1 ;
  wire [3:0]\p_reg_reg[10]_2 ;
  wire \p_reg_reg[3]_0 ;
  wire tmp_product__0_carry__0;
  wire [3:0]NLW_m__0_carry__1_CO_UNCONNECTED;
  wire [3:1]NLW_m__0_carry__1_O_UNCONNECTED;
  wire [3:2]NLW_p_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_p_carry__1_O_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \add_ln56_26_reg_1199[11]_i_3 
       (.I0(\p_reg_reg[10]_1 [10]),
        .I1(\add_ln56_26_reg_1199_reg[11] ),
        .O(\p_reg_reg[10]_0 ));
  FDRE \b_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(W1_7_3_int_reg[0]),
        .Q(\b_reg_reg[0]_0 ),
        .R(1'b0));
  FDRE \b_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(W1_7_3_int_reg[1]),
        .Q(\b_reg_reg[1]_0 ),
        .R(1'b0));
  CARRY4 m__0_carry
       (.CI(1'b0),
        .CO({m__0_carry_n_0,m__0_carry_n_1,m__0_carry_n_2,m__0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({m__0_carry_i_1__14_n_0,m__0_carry_i_2__14_n_0,m__0_carry_i_3__14_n_0,1'b0}),
        .O({m__0_carry_n_4,m__0_carry_n_5,m__0_carry_n_6,m__0_carry_n_7}),
        .S({\m_reg_reg[4]_0 ,m__0_carry_i_7__14_n_0}));
  CARRY4 m__0_carry__0
       (.CI(m__0_carry_n_0),
        .CO({m__0_carry__0_n_0,m__0_carry__0_n_1,m__0_carry__0_n_2,m__0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({m__0_carry__0_i_1__14_n_0,\m_reg_reg[8]_0 ,m__0_carry__0_i_3__14_n_0,m__0_carry__0_i_4__14_n_0}),
        .O({m__0_carry__0_n_4,m__0_carry__0_n_5,m__0_carry__0_n_6,m__0_carry__0_n_7}),
        .S(\m_reg_reg[8]_1 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    m__0_carry__0_i_1__14
       (.I0(\b_reg_reg[0]_0 ),
        .I1(Q[7]),
        .I2(\b_reg_reg[1]_0 ),
        .I3(Q[6]),
        .O(m__0_carry__0_i_1__14_n_0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    m__0_carry__0_i_1__30
       (.I0(\b_reg_reg[0]_0 ),
        .I1(\m_reg_reg[8]_2 [7]),
        .I2(\b_reg_reg[1]_0 ),
        .I3(\m_reg_reg[8]_2 [6]),
        .O(\b_reg_reg[0]_2 [2]));
  LUT4 #(
    .INIT(16'h7000)) 
    m__0_carry__0_i_3__14
       (.I0(\b_reg_reg[1]_0 ),
        .I1(Q[4]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(Q[5]),
        .O(m__0_carry__0_i_3__14_n_0));
  LUT4 #(
    .INIT(16'h7000)) 
    m__0_carry__0_i_3__30
       (.I0(\b_reg_reg[1]_0 ),
        .I1(\m_reg_reg[8]_2 [4]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(\m_reg_reg[8]_2 [5]),
        .O(\b_reg_reg[0]_2 [1]));
  LUT4 #(
    .INIT(16'h7000)) 
    m__0_carry__0_i_4__14
       (.I0(\b_reg_reg[1]_0 ),
        .I1(Q[3]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(Q[4]),
        .O(m__0_carry__0_i_4__14_n_0));
  LUT4 #(
    .INIT(16'h7000)) 
    m__0_carry__0_i_4__30
       (.I0(\b_reg_reg[1]_0 ),
        .I1(\m_reg_reg[8]_2 [3]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(\m_reg_reg[8]_2 [4]),
        .O(\b_reg_reg[0]_2 [0]));
  CARRY4 m__0_carry__1
       (.CI(m__0_carry__0_n_0),
        .CO(NLW_m__0_carry__1_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_m__0_carry__1_O_UNCONNECTED[3:1],m__0_carry__1_n_7}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT4 #(
    .INIT(16'h7000)) 
    m__0_carry_i_1__14
       (.I0(\b_reg_reg[1]_0 ),
        .I1(Q[2]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(Q[3]),
        .O(m__0_carry_i_1__14_n_0));
  LUT4 #(
    .INIT(16'h7000)) 
    m__0_carry_i_1__30
       (.I0(\b_reg_reg[1]_0 ),
        .I1(\m_reg_reg[8]_2 [2]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(\m_reg_reg[8]_2 [3]),
        .O(\b_reg_reg[1]_1 [2]));
  LUT4 #(
    .INIT(16'h7000)) 
    m__0_carry_i_2__14
       (.I0(\b_reg_reg[1]_0 ),
        .I1(Q[1]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(Q[2]),
        .O(m__0_carry_i_2__14_n_0));
  LUT4 #(
    .INIT(16'h7000)) 
    m__0_carry_i_2__30
       (.I0(\b_reg_reg[1]_0 ),
        .I1(\m_reg_reg[8]_2 [1]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(\m_reg_reg[8]_2 [2]),
        .O(\b_reg_reg[1]_1 [1]));
  LUT4 #(
    .INIT(16'hF777)) 
    m__0_carry_i_3__14
       (.I0(\b_reg_reg[1]_0 ),
        .I1(Q[0]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(Q[1]),
        .O(m__0_carry_i_3__14_n_0));
  LUT4 #(
    .INIT(16'hF777)) 
    m__0_carry_i_3__30
       (.I0(\b_reg_reg[1]_0 ),
        .I1(\m_reg_reg[8]_2 [0]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(\m_reg_reg[8]_2 [1]),
        .O(\b_reg_reg[1]_1 [0]));
  LUT4 #(
    .INIT(16'h7888)) 
    m__0_carry_i_7__14
       (.I0(\b_reg_reg[0]_0 ),
        .I1(Q[1]),
        .I2(\b_reg_reg[1]_0 ),
        .I3(Q[0]),
        .O(m__0_carry_i_7__14_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    m__0_carry_i_7__30
       (.I0(\b_reg_reg[0]_0 ),
        .I1(\m_reg_reg[8]_2 [1]),
        .I2(\b_reg_reg[1]_0 ),
        .I3(\m_reg_reg[8]_2 [0]),
        .O(\b_reg_reg[0]_1 ));
  FDRE \m_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D),
        .Q(\m_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \m_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry_n_7),
        .Q(\m_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \m_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry_n_6),
        .Q(\m_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \m_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry_n_5),
        .Q(\m_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \m_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry_n_4),
        .Q(\m_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \m_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry__0_n_7),
        .Q(\m_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \m_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry__0_n_6),
        .Q(\m_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \m_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry__0_n_5),
        .Q(\m_reg_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \m_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry__0_n_4),
        .Q(\m_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \m_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry__1_n_7),
        .Q(\m_reg_reg_n_0_[9] ),
        .R(1'b0));
  CARRY4 p_carry
       (.CI(1'b0),
        .CO({p_carry_n_0,p_carry_n_1,p_carry_n_2,p_carry_n_3}),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[3] ,\m_reg_reg_n_0_[2] ,\m_reg_reg_n_0_[1] ,\m_reg_reg_n_0_[0] }),
        .O({p_carry_n_4,p_carry_n_5,p_carry_n_6,p_carry_n_7}),
        .S({p_carry_i_1__14_n_0,p_carry_i_2__14_n_0,p_carry_i_3__14_n_0,p_carry_i_4__14_n_0}));
  CARRY4 p_carry__0
       (.CI(p_carry_n_0),
        .CO({p_carry__0_n_0,p_carry__0_n_1,p_carry__0_n_2,p_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[7] ,\m_reg_reg_n_0_[6] ,\m_reg_reg_n_0_[5] ,\m_reg_reg_n_0_[4] }),
        .O({p_carry__0_n_4,p_carry__0_n_5,p_carry__0_n_6,p_carry__0_n_7}),
        .S({p_carry__0_i_1__14_n_0,p_carry__0_i_2__14_n_0,p_carry__0_i_3__14_n_0,p_carry__0_i_4__14_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_1__14
       (.I0(\m_reg_reg_n_0_[7] ),
        .I1(\p_reg_reg[10]_2 [2]),
        .O(p_carry__0_i_1__14_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_2__14
       (.I0(\m_reg_reg_n_0_[6] ),
        .I1(\p_reg_reg[10]_2 [1]),
        .O(p_carry__0_i_2__14_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_3__14
       (.I0(\m_reg_reg_n_0_[5] ),
        .I1(\p_reg_reg[10]_2 [0]),
        .O(p_carry__0_i_3__14_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_4__14
       (.I0(\m_reg_reg_n_0_[4] ),
        .I1(O[3]),
        .O(p_carry__0_i_4__14_n_0));
  CARRY4 p_carry__1
       (.CI(p_carry__0_n_0),
        .CO({NLW_p_carry__1_CO_UNCONNECTED[3:2],p_carry__1_n_2,p_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,CO,\m_reg_reg_n_0_[8] }),
        .O({NLW_p_carry__1_O_UNCONNECTED[3],p_carry__1_n_5,p_carry__1_n_6,p_carry__1_n_7}),
        .S({1'b0,1'b1,p_carry__1_i_2__14_n_0,p_carry__1_i_3__14_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    p_carry__1_i_2__14
       (.I0(\m_reg_reg_n_0_[9] ),
        .I1(CO),
        .O(p_carry__1_i_2__14_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__1_i_3__14
       (.I0(\m_reg_reg_n_0_[8] ),
        .I1(\p_reg_reg[10]_2 [3]),
        .O(p_carry__1_i_3__14_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry_i_1__14
       (.I0(\m_reg_reg_n_0_[3] ),
        .I1(O[2]),
        .O(p_carry_i_1__14_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry_i_2__14
       (.I0(\m_reg_reg_n_0_[2] ),
        .I1(O[1]),
        .O(p_carry_i_2__14_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry_i_3__14
       (.I0(\m_reg_reg_n_0_[1] ),
        .I1(O[0]),
        .O(p_carry_i_3__14_n_0));
  LUT3 #(
    .INIT(8'h6A)) 
    p_carry_i_4__14
       (.I0(\m_reg_reg_n_0_[0] ),
        .I1(\p_reg_reg[3]_0 ),
        .I2(input_6_val_read_reg_932_pp0_iter1_reg_3[0]),
        .O(p_carry_i_4__14_n_0));
  FDRE \p_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry_n_7),
        .Q(\p_reg_reg[10]_1 [0]),
        .R(1'b0));
  FDRE \p_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__1_n_5),
        .Q(\p_reg_reg[10]_1 [10]),
        .R(1'b0));
  FDRE \p_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry_n_6),
        .Q(\p_reg_reg[10]_1 [1]),
        .R(1'b0));
  FDRE \p_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry_n_5),
        .Q(\p_reg_reg[10]_1 [2]),
        .R(1'b0));
  FDRE \p_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry_n_4),
        .Q(\p_reg_reg[10]_1 [3]),
        .R(1'b0));
  FDRE \p_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__0_n_7),
        .Q(\p_reg_reg[10]_1 [4]),
        .R(1'b0));
  FDRE \p_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__0_n_6),
        .Q(\p_reg_reg[10]_1 [5]),
        .R(1'b0));
  FDRE \p_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__0_n_5),
        .Q(\p_reg_reg[10]_1 [6]),
        .R(1'b0));
  FDRE \p_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__0_n_4),
        .Q(\p_reg_reg[10]_1 [7]),
        .R(1'b0));
  FDRE \p_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__1_n_7),
        .Q(\p_reg_reg[10]_1 [8]),
        .R(1'b0));
  FDRE \p_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__1_n_6),
        .Q(\p_reg_reg[10]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    tmp_product__0_carry__0_i_1__14
       (.I0(\p_reg_reg[3]_0 ),
        .I1(input_6_val_read_reg_932_pp0_iter1_reg_3[5]),
        .I2(tmp_product__0_carry__0),
        .I3(input_6_val_read_reg_932_pp0_iter1_reg_3[4]),
        .O(DI[3]));
  LUT4 #(
    .INIT(16'h7FFF)) 
    tmp_product__0_carry__0_i_1__30
       (.I0(\p_reg_reg[3]_0 ),
        .I1(input_6_val_read_reg_932_pp0_iter1_reg[4]),
        .I2(tmp_product__0_carry__0),
        .I3(input_6_val_read_reg_932_pp0_iter1_reg[3]),
        .O(\W1_6_3_int_reg_reg[0] [2]));
  LUT4 #(
    .INIT(16'h8777)) 
    tmp_product__0_carry__0_i_2__14
       (.I0(input_6_val_read_reg_932_pp0_iter1_reg_3[4]),
        .I1(tmp_product__0_carry__0),
        .I2(input_6_val_read_reg_932_pp0_iter1_reg_3[5]),
        .I3(\p_reg_reg[3]_0 ),
        .O(DI[2]));
  LUT4 #(
    .INIT(16'h7000)) 
    tmp_product__0_carry__0_i_3__14
       (.I0(tmp_product__0_carry__0),
        .I1(input_6_val_read_reg_932_pp0_iter1_reg_3[2]),
        .I2(\p_reg_reg[3]_0 ),
        .I3(input_6_val_read_reg_932_pp0_iter1_reg_3[3]),
        .O(DI[1]));
  LUT4 #(
    .INIT(16'h7000)) 
    tmp_product__0_carry__0_i_3__30
       (.I0(tmp_product__0_carry__0),
        .I1(input_6_val_read_reg_932_pp0_iter1_reg[1]),
        .I2(\p_reg_reg[3]_0 ),
        .I3(input_6_val_read_reg_932_pp0_iter1_reg[2]),
        .O(\W1_6_3_int_reg_reg[0] [1]));
  LUT4 #(
    .INIT(16'h7000)) 
    tmp_product__0_carry__0_i_4__14
       (.I0(tmp_product__0_carry__0),
        .I1(input_6_val_read_reg_932_pp0_iter1_reg_3[1]),
        .I2(\p_reg_reg[3]_0 ),
        .I3(input_6_val_read_reg_932_pp0_iter1_reg_3[2]),
        .O(DI[0]));
  LUT4 #(
    .INIT(16'h7000)) 
    tmp_product__0_carry__0_i_4__30
       (.I0(tmp_product__0_carry__0),
        .I1(input_6_val_read_reg_932_pp0_iter1_reg[0]),
        .I2(\p_reg_reg[3]_0 ),
        .I3(input_6_val_read_reg_932_pp0_iter1_reg[1]),
        .O(\W1_6_3_int_reg_reg[0] [0]));
  LUT4 #(
    .INIT(16'h8FFF)) 
    tmp_product__0_carry__0_i_5__14
       (.I0(input_6_val_read_reg_932_pp0_iter1_reg_3[4]),
        .I1(\p_reg_reg[3]_0 ),
        .I2(tmp_product__0_carry__0),
        .I3(input_6_val_read_reg_932_pp0_iter1_reg_3[5]),
        .O(S[3]));
  LUT5 #(
    .INIT(32'h93539F9F)) 
    tmp_product__0_carry__0_i_6__14
       (.I0(input_6_val_read_reg_932_pp0_iter1_reg_3[5]),
        .I1(input_6_val_read_reg_932_pp0_iter1_reg_3[4]),
        .I2(\p_reg_reg[3]_0 ),
        .I3(input_6_val_read_reg_932_pp0_iter1_reg_3[3]),
        .I4(tmp_product__0_carry__0),
        .O(S[2]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    tmp_product__0_carry__0_i_7__14
       (.I0(input_6_val_read_reg_932_pp0_iter1_reg_3[2]),
        .I1(input_6_val_read_reg_932_pp0_iter1_reg_3[3]),
        .I2(tmp_product__0_carry__0),
        .I3(input_6_val_read_reg_932_pp0_iter1_reg_3[4]),
        .I4(\p_reg_reg[3]_0 ),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    tmp_product__0_carry__0_i_8__14
       (.I0(input_6_val_read_reg_932_pp0_iter1_reg_3[1]),
        .I1(input_6_val_read_reg_932_pp0_iter1_reg_3[2]),
        .I2(tmp_product__0_carry__0),
        .I3(input_6_val_read_reg_932_pp0_iter1_reg_3[3]),
        .I4(\p_reg_reg[3]_0 ),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0" *) 
module bd_0_hls_inst_0_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_142
   (\b_reg_reg[1]_0 ,
    \b_reg_reg[0]_0 ,
    \W1_4_3_int_reg_reg[0] ,
    \b_reg_reg[0]_1 ,
    \b_reg_reg[0]_2 ,
    S,
    DI,
    \b_reg_reg[1]_1 ,
    \p_reg_reg[10]_0 ,
    W1_5_3_int_reg,
    ap_clk,
    CO,
    \m_reg_reg[4]_0 ,
    \m_reg_reg[8]_0 ,
    \m_reg_reg[8]_1 ,
    \p_reg_reg[3]_0 ,
    input_4_val_read_reg_937_pp0_iter1_reg,
    tmp_product__0_carry__0,
    \m_reg_reg[8]_2 ,
    input_4_val_read_reg_937_pp0_iter1_reg_2,
    Q,
    O,
    \p_reg_reg[10]_1 ,
    D);
  output \b_reg_reg[1]_0 ;
  output \b_reg_reg[0]_0 ;
  output [2:0]\W1_4_3_int_reg_reg[0] ;
  output [0:0]\b_reg_reg[0]_1 ;
  output [2:0]\b_reg_reg[0]_2 ;
  output [3:0]S;
  output [3:0]DI;
  output [2:0]\b_reg_reg[1]_1 ;
  output [10:0]\p_reg_reg[10]_0 ;
  input [1:0]W1_5_3_int_reg;
  input ap_clk;
  input [0:0]CO;
  input [2:0]\m_reg_reg[4]_0 ;
  input [0:0]\m_reg_reg[8]_0 ;
  input [3:0]\m_reg_reg[8]_1 ;
  input \p_reg_reg[3]_0 ;
  input [4:0]input_4_val_read_reg_937_pp0_iter1_reg;
  input tmp_product__0_carry__0;
  input [7:0]\m_reg_reg[8]_2 ;
  input [5:0]input_4_val_read_reg_937_pp0_iter1_reg_2;
  input [7:0]Q;
  input [3:0]O;
  input [3:0]\p_reg_reg[10]_1 ;
  input [0:0]D;

  wire [0:0]CO;
  wire [0:0]D;
  wire [3:0]DI;
  wire [3:0]O;
  wire [7:0]Q;
  wire [3:0]S;
  wire [2:0]\W1_4_3_int_reg_reg[0] ;
  wire [1:0]W1_5_3_int_reg;
  wire ap_clk;
  wire \b_reg_reg[0]_0 ;
  wire [0:0]\b_reg_reg[0]_1 ;
  wire [2:0]\b_reg_reg[0]_2 ;
  wire \b_reg_reg[1]_0 ;
  wire [2:0]\b_reg_reg[1]_1 ;
  wire [4:0]input_4_val_read_reg_937_pp0_iter1_reg;
  wire [5:0]input_4_val_read_reg_937_pp0_iter1_reg_2;
  wire m__0_carry__0_i_1__10_n_0;
  wire m__0_carry__0_i_3__10_n_0;
  wire m__0_carry__0_i_4__10_n_0;
  wire m__0_carry__0_n_0;
  wire m__0_carry__0_n_1;
  wire m__0_carry__0_n_2;
  wire m__0_carry__0_n_3;
  wire m__0_carry__0_n_4;
  wire m__0_carry__0_n_5;
  wire m__0_carry__0_n_6;
  wire m__0_carry__0_n_7;
  wire m__0_carry__1_n_7;
  wire m__0_carry_i_1__10_n_0;
  wire m__0_carry_i_2__10_n_0;
  wire m__0_carry_i_3__10_n_0;
  wire m__0_carry_i_7__10_n_0;
  wire m__0_carry_n_0;
  wire m__0_carry_n_1;
  wire m__0_carry_n_2;
  wire m__0_carry_n_3;
  wire m__0_carry_n_4;
  wire m__0_carry_n_5;
  wire m__0_carry_n_6;
  wire m__0_carry_n_7;
  wire [2:0]\m_reg_reg[4]_0 ;
  wire [0:0]\m_reg_reg[8]_0 ;
  wire [3:0]\m_reg_reg[8]_1 ;
  wire [7:0]\m_reg_reg[8]_2 ;
  wire \m_reg_reg_n_0_[0] ;
  wire \m_reg_reg_n_0_[1] ;
  wire \m_reg_reg_n_0_[2] ;
  wire \m_reg_reg_n_0_[3] ;
  wire \m_reg_reg_n_0_[4] ;
  wire \m_reg_reg_n_0_[5] ;
  wire \m_reg_reg_n_0_[6] ;
  wire \m_reg_reg_n_0_[7] ;
  wire \m_reg_reg_n_0_[8] ;
  wire \m_reg_reg_n_0_[9] ;
  wire p_carry__0_i_1__10_n_0;
  wire p_carry__0_i_2__10_n_0;
  wire p_carry__0_i_3__10_n_0;
  wire p_carry__0_i_4__10_n_0;
  wire p_carry__0_n_0;
  wire p_carry__0_n_1;
  wire p_carry__0_n_2;
  wire p_carry__0_n_3;
  wire p_carry__0_n_4;
  wire p_carry__0_n_5;
  wire p_carry__0_n_6;
  wire p_carry__0_n_7;
  wire p_carry__1_i_2__10_n_0;
  wire p_carry__1_i_3__10_n_0;
  wire p_carry__1_n_2;
  wire p_carry__1_n_3;
  wire p_carry__1_n_5;
  wire p_carry__1_n_6;
  wire p_carry__1_n_7;
  wire p_carry_i_1__10_n_0;
  wire p_carry_i_2__10_n_0;
  wire p_carry_i_3__10_n_0;
  wire p_carry_i_4__10_n_0;
  wire p_carry_n_0;
  wire p_carry_n_1;
  wire p_carry_n_2;
  wire p_carry_n_3;
  wire p_carry_n_4;
  wire p_carry_n_5;
  wire p_carry_n_6;
  wire p_carry_n_7;
  wire [10:0]\p_reg_reg[10]_0 ;
  wire [3:0]\p_reg_reg[10]_1 ;
  wire \p_reg_reg[3]_0 ;
  wire tmp_product__0_carry__0;
  wire [3:0]NLW_m__0_carry__1_CO_UNCONNECTED;
  wire [3:1]NLW_m__0_carry__1_O_UNCONNECTED;
  wire [3:2]NLW_p_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_p_carry__1_O_UNCONNECTED;

  FDRE \b_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(W1_5_3_int_reg[0]),
        .Q(\b_reg_reg[0]_0 ),
        .R(1'b0));
  FDRE \b_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(W1_5_3_int_reg[1]),
        .Q(\b_reg_reg[1]_0 ),
        .R(1'b0));
  CARRY4 m__0_carry
       (.CI(1'b0),
        .CO({m__0_carry_n_0,m__0_carry_n_1,m__0_carry_n_2,m__0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({m__0_carry_i_1__10_n_0,m__0_carry_i_2__10_n_0,m__0_carry_i_3__10_n_0,1'b0}),
        .O({m__0_carry_n_4,m__0_carry_n_5,m__0_carry_n_6,m__0_carry_n_7}),
        .S({\m_reg_reg[4]_0 ,m__0_carry_i_7__10_n_0}));
  CARRY4 m__0_carry__0
       (.CI(m__0_carry_n_0),
        .CO({m__0_carry__0_n_0,m__0_carry__0_n_1,m__0_carry__0_n_2,m__0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({m__0_carry__0_i_1__10_n_0,\m_reg_reg[8]_0 ,m__0_carry__0_i_3__10_n_0,m__0_carry__0_i_4__10_n_0}),
        .O({m__0_carry__0_n_4,m__0_carry__0_n_5,m__0_carry__0_n_6,m__0_carry__0_n_7}),
        .S(\m_reg_reg[8]_1 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    m__0_carry__0_i_1__10
       (.I0(\b_reg_reg[0]_0 ),
        .I1(Q[7]),
        .I2(\b_reg_reg[1]_0 ),
        .I3(Q[6]),
        .O(m__0_carry__0_i_1__10_n_0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    m__0_carry__0_i_1__26
       (.I0(\b_reg_reg[0]_0 ),
        .I1(\m_reg_reg[8]_2 [7]),
        .I2(\b_reg_reg[1]_0 ),
        .I3(\m_reg_reg[8]_2 [6]),
        .O(\b_reg_reg[0]_2 [2]));
  LUT4 #(
    .INIT(16'h7000)) 
    m__0_carry__0_i_3__10
       (.I0(\b_reg_reg[1]_0 ),
        .I1(Q[4]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(Q[5]),
        .O(m__0_carry__0_i_3__10_n_0));
  LUT4 #(
    .INIT(16'h7000)) 
    m__0_carry__0_i_3__26
       (.I0(\b_reg_reg[1]_0 ),
        .I1(\m_reg_reg[8]_2 [4]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(\m_reg_reg[8]_2 [5]),
        .O(\b_reg_reg[0]_2 [1]));
  LUT4 #(
    .INIT(16'h7000)) 
    m__0_carry__0_i_4__10
       (.I0(\b_reg_reg[1]_0 ),
        .I1(Q[3]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(Q[4]),
        .O(m__0_carry__0_i_4__10_n_0));
  LUT4 #(
    .INIT(16'h7000)) 
    m__0_carry__0_i_4__26
       (.I0(\b_reg_reg[1]_0 ),
        .I1(\m_reg_reg[8]_2 [3]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(\m_reg_reg[8]_2 [4]),
        .O(\b_reg_reg[0]_2 [0]));
  CARRY4 m__0_carry__1
       (.CI(m__0_carry__0_n_0),
        .CO(NLW_m__0_carry__1_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_m__0_carry__1_O_UNCONNECTED[3:1],m__0_carry__1_n_7}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT4 #(
    .INIT(16'h7000)) 
    m__0_carry_i_1__10
       (.I0(\b_reg_reg[1]_0 ),
        .I1(Q[2]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(Q[3]),
        .O(m__0_carry_i_1__10_n_0));
  LUT4 #(
    .INIT(16'h7000)) 
    m__0_carry_i_1__26
       (.I0(\b_reg_reg[1]_0 ),
        .I1(\m_reg_reg[8]_2 [2]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(\m_reg_reg[8]_2 [3]),
        .O(\b_reg_reg[1]_1 [2]));
  LUT4 #(
    .INIT(16'h7000)) 
    m__0_carry_i_2__10
       (.I0(\b_reg_reg[1]_0 ),
        .I1(Q[1]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(Q[2]),
        .O(m__0_carry_i_2__10_n_0));
  LUT4 #(
    .INIT(16'h7000)) 
    m__0_carry_i_2__26
       (.I0(\b_reg_reg[1]_0 ),
        .I1(\m_reg_reg[8]_2 [1]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(\m_reg_reg[8]_2 [2]),
        .O(\b_reg_reg[1]_1 [1]));
  LUT4 #(
    .INIT(16'hF777)) 
    m__0_carry_i_3__10
       (.I0(\b_reg_reg[1]_0 ),
        .I1(Q[0]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(Q[1]),
        .O(m__0_carry_i_3__10_n_0));
  LUT4 #(
    .INIT(16'hF777)) 
    m__0_carry_i_3__26
       (.I0(\b_reg_reg[1]_0 ),
        .I1(\m_reg_reg[8]_2 [0]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(\m_reg_reg[8]_2 [1]),
        .O(\b_reg_reg[1]_1 [0]));
  LUT4 #(
    .INIT(16'h7888)) 
    m__0_carry_i_7__10
       (.I0(\b_reg_reg[0]_0 ),
        .I1(Q[1]),
        .I2(\b_reg_reg[1]_0 ),
        .I3(Q[0]),
        .O(m__0_carry_i_7__10_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    m__0_carry_i_7__26
       (.I0(\b_reg_reg[0]_0 ),
        .I1(\m_reg_reg[8]_2 [1]),
        .I2(\b_reg_reg[1]_0 ),
        .I3(\m_reg_reg[8]_2 [0]),
        .O(\b_reg_reg[0]_1 ));
  FDRE \m_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D),
        .Q(\m_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \m_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry_n_7),
        .Q(\m_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \m_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry_n_6),
        .Q(\m_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \m_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry_n_5),
        .Q(\m_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \m_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry_n_4),
        .Q(\m_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \m_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry__0_n_7),
        .Q(\m_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \m_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry__0_n_6),
        .Q(\m_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \m_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry__0_n_5),
        .Q(\m_reg_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \m_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry__0_n_4),
        .Q(\m_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \m_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry__1_n_7),
        .Q(\m_reg_reg_n_0_[9] ),
        .R(1'b0));
  CARRY4 p_carry
       (.CI(1'b0),
        .CO({p_carry_n_0,p_carry_n_1,p_carry_n_2,p_carry_n_3}),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[3] ,\m_reg_reg_n_0_[2] ,\m_reg_reg_n_0_[1] ,\m_reg_reg_n_0_[0] }),
        .O({p_carry_n_4,p_carry_n_5,p_carry_n_6,p_carry_n_7}),
        .S({p_carry_i_1__10_n_0,p_carry_i_2__10_n_0,p_carry_i_3__10_n_0,p_carry_i_4__10_n_0}));
  CARRY4 p_carry__0
       (.CI(p_carry_n_0),
        .CO({p_carry__0_n_0,p_carry__0_n_1,p_carry__0_n_2,p_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[7] ,\m_reg_reg_n_0_[6] ,\m_reg_reg_n_0_[5] ,\m_reg_reg_n_0_[4] }),
        .O({p_carry__0_n_4,p_carry__0_n_5,p_carry__0_n_6,p_carry__0_n_7}),
        .S({p_carry__0_i_1__10_n_0,p_carry__0_i_2__10_n_0,p_carry__0_i_3__10_n_0,p_carry__0_i_4__10_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_1__10
       (.I0(\m_reg_reg_n_0_[7] ),
        .I1(\p_reg_reg[10]_1 [2]),
        .O(p_carry__0_i_1__10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_2__10
       (.I0(\m_reg_reg_n_0_[6] ),
        .I1(\p_reg_reg[10]_1 [1]),
        .O(p_carry__0_i_2__10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_3__10
       (.I0(\m_reg_reg_n_0_[5] ),
        .I1(\p_reg_reg[10]_1 [0]),
        .O(p_carry__0_i_3__10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_4__10
       (.I0(\m_reg_reg_n_0_[4] ),
        .I1(O[3]),
        .O(p_carry__0_i_4__10_n_0));
  CARRY4 p_carry__1
       (.CI(p_carry__0_n_0),
        .CO({NLW_p_carry__1_CO_UNCONNECTED[3:2],p_carry__1_n_2,p_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,CO,\m_reg_reg_n_0_[8] }),
        .O({NLW_p_carry__1_O_UNCONNECTED[3],p_carry__1_n_5,p_carry__1_n_6,p_carry__1_n_7}),
        .S({1'b0,1'b1,p_carry__1_i_2__10_n_0,p_carry__1_i_3__10_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    p_carry__1_i_2__10
       (.I0(\m_reg_reg_n_0_[9] ),
        .I1(CO),
        .O(p_carry__1_i_2__10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__1_i_3__10
       (.I0(\m_reg_reg_n_0_[8] ),
        .I1(\p_reg_reg[10]_1 [3]),
        .O(p_carry__1_i_3__10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry_i_1__10
       (.I0(\m_reg_reg_n_0_[3] ),
        .I1(O[2]),
        .O(p_carry_i_1__10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry_i_2__10
       (.I0(\m_reg_reg_n_0_[2] ),
        .I1(O[1]),
        .O(p_carry_i_2__10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry_i_3__10
       (.I0(\m_reg_reg_n_0_[1] ),
        .I1(O[0]),
        .O(p_carry_i_3__10_n_0));
  LUT3 #(
    .INIT(8'h6A)) 
    p_carry_i_4__10
       (.I0(\m_reg_reg_n_0_[0] ),
        .I1(\p_reg_reg[3]_0 ),
        .I2(input_4_val_read_reg_937_pp0_iter1_reg_2[0]),
        .O(p_carry_i_4__10_n_0));
  FDRE \p_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry_n_7),
        .Q(\p_reg_reg[10]_0 [0]),
        .R(1'b0));
  FDRE \p_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__1_n_5),
        .Q(\p_reg_reg[10]_0 [10]),
        .R(1'b0));
  FDRE \p_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry_n_6),
        .Q(\p_reg_reg[10]_0 [1]),
        .R(1'b0));
  FDRE \p_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry_n_5),
        .Q(\p_reg_reg[10]_0 [2]),
        .R(1'b0));
  FDRE \p_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry_n_4),
        .Q(\p_reg_reg[10]_0 [3]),
        .R(1'b0));
  FDRE \p_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__0_n_7),
        .Q(\p_reg_reg[10]_0 [4]),
        .R(1'b0));
  FDRE \p_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__0_n_6),
        .Q(\p_reg_reg[10]_0 [5]),
        .R(1'b0));
  FDRE \p_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__0_n_5),
        .Q(\p_reg_reg[10]_0 [6]),
        .R(1'b0));
  FDRE \p_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__0_n_4),
        .Q(\p_reg_reg[10]_0 [7]),
        .R(1'b0));
  FDRE \p_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__1_n_7),
        .Q(\p_reg_reg[10]_0 [8]),
        .R(1'b0));
  FDRE \p_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__1_n_6),
        .Q(\p_reg_reg[10]_0 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    tmp_product__0_carry__0_i_1__10
       (.I0(\p_reg_reg[3]_0 ),
        .I1(input_4_val_read_reg_937_pp0_iter1_reg_2[5]),
        .I2(tmp_product__0_carry__0),
        .I3(input_4_val_read_reg_937_pp0_iter1_reg_2[4]),
        .O(DI[3]));
  LUT4 #(
    .INIT(16'h7FFF)) 
    tmp_product__0_carry__0_i_1__26
       (.I0(\p_reg_reg[3]_0 ),
        .I1(input_4_val_read_reg_937_pp0_iter1_reg[4]),
        .I2(tmp_product__0_carry__0),
        .I3(input_4_val_read_reg_937_pp0_iter1_reg[3]),
        .O(\W1_4_3_int_reg_reg[0] [2]));
  LUT4 #(
    .INIT(16'h8777)) 
    tmp_product__0_carry__0_i_2__10
       (.I0(input_4_val_read_reg_937_pp0_iter1_reg_2[4]),
        .I1(tmp_product__0_carry__0),
        .I2(input_4_val_read_reg_937_pp0_iter1_reg_2[5]),
        .I3(\p_reg_reg[3]_0 ),
        .O(DI[2]));
  LUT4 #(
    .INIT(16'h7000)) 
    tmp_product__0_carry__0_i_3__10
       (.I0(tmp_product__0_carry__0),
        .I1(input_4_val_read_reg_937_pp0_iter1_reg_2[2]),
        .I2(\p_reg_reg[3]_0 ),
        .I3(input_4_val_read_reg_937_pp0_iter1_reg_2[3]),
        .O(DI[1]));
  LUT4 #(
    .INIT(16'h7000)) 
    tmp_product__0_carry__0_i_3__26
       (.I0(tmp_product__0_carry__0),
        .I1(input_4_val_read_reg_937_pp0_iter1_reg[1]),
        .I2(\p_reg_reg[3]_0 ),
        .I3(input_4_val_read_reg_937_pp0_iter1_reg[2]),
        .O(\W1_4_3_int_reg_reg[0] [1]));
  LUT4 #(
    .INIT(16'h7000)) 
    tmp_product__0_carry__0_i_4__10
       (.I0(tmp_product__0_carry__0),
        .I1(input_4_val_read_reg_937_pp0_iter1_reg_2[1]),
        .I2(\p_reg_reg[3]_0 ),
        .I3(input_4_val_read_reg_937_pp0_iter1_reg_2[2]),
        .O(DI[0]));
  LUT4 #(
    .INIT(16'h7000)) 
    tmp_product__0_carry__0_i_4__26
       (.I0(tmp_product__0_carry__0),
        .I1(input_4_val_read_reg_937_pp0_iter1_reg[0]),
        .I2(\p_reg_reg[3]_0 ),
        .I3(input_4_val_read_reg_937_pp0_iter1_reg[1]),
        .O(\W1_4_3_int_reg_reg[0] [0]));
  LUT4 #(
    .INIT(16'h8FFF)) 
    tmp_product__0_carry__0_i_5__10
       (.I0(input_4_val_read_reg_937_pp0_iter1_reg_2[4]),
        .I1(\p_reg_reg[3]_0 ),
        .I2(tmp_product__0_carry__0),
        .I3(input_4_val_read_reg_937_pp0_iter1_reg_2[5]),
        .O(S[3]));
  LUT5 #(
    .INIT(32'h93539F9F)) 
    tmp_product__0_carry__0_i_6__10
       (.I0(input_4_val_read_reg_937_pp0_iter1_reg_2[5]),
        .I1(input_4_val_read_reg_937_pp0_iter1_reg_2[4]),
        .I2(\p_reg_reg[3]_0 ),
        .I3(input_4_val_read_reg_937_pp0_iter1_reg_2[3]),
        .I4(tmp_product__0_carry__0),
        .O(S[2]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    tmp_product__0_carry__0_i_7__10
       (.I0(input_4_val_read_reg_937_pp0_iter1_reg_2[2]),
        .I1(input_4_val_read_reg_937_pp0_iter1_reg_2[3]),
        .I2(tmp_product__0_carry__0),
        .I3(input_4_val_read_reg_937_pp0_iter1_reg_2[4]),
        .I4(\p_reg_reg[3]_0 ),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    tmp_product__0_carry__0_i_8__10
       (.I0(input_4_val_read_reg_937_pp0_iter1_reg_2[1]),
        .I1(input_4_val_read_reg_937_pp0_iter1_reg_2[2]),
        .I2(tmp_product__0_carry__0),
        .I3(input_4_val_read_reg_937_pp0_iter1_reg_2[3]),
        .I4(\p_reg_reg[3]_0 ),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0" *) 
module bd_0_hls_inst_0_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_143
   (\b_reg_reg[1]_0 ,
    \b_reg_reg[0]_0 ,
    \W1_2_3_int_reg_reg[0] ,
    \b_reg_reg[0]_1 ,
    \b_reg_reg[0]_2 ,
    S,
    DI,
    \b_reg_reg[1]_1 ,
    \p_reg_reg[10]_0 ,
    W1_3_3_int_reg,
    ap_clk,
    CO,
    \m_reg_reg[4]_0 ,
    \m_reg_reg[8]_0 ,
    \m_reg_reg[8]_1 ,
    \p_reg_reg[3]_0 ,
    input_2_val_read_reg_942_pp0_iter1_reg,
    tmp_product__0_carry__0,
    \m_reg_reg[8]_2 ,
    input_2_val_read_reg_942_pp0_iter1_reg_1,
    Q,
    O,
    \p_reg_reg[10]_1 ,
    D);
  output \b_reg_reg[1]_0 ;
  output \b_reg_reg[0]_0 ;
  output [2:0]\W1_2_3_int_reg_reg[0] ;
  output [0:0]\b_reg_reg[0]_1 ;
  output [2:0]\b_reg_reg[0]_2 ;
  output [3:0]S;
  output [3:0]DI;
  output [2:0]\b_reg_reg[1]_1 ;
  output [10:0]\p_reg_reg[10]_0 ;
  input [1:0]W1_3_3_int_reg;
  input ap_clk;
  input [0:0]CO;
  input [2:0]\m_reg_reg[4]_0 ;
  input [0:0]\m_reg_reg[8]_0 ;
  input [3:0]\m_reg_reg[8]_1 ;
  input \p_reg_reg[3]_0 ;
  input [4:0]input_2_val_read_reg_942_pp0_iter1_reg;
  input tmp_product__0_carry__0;
  input [7:0]\m_reg_reg[8]_2 ;
  input [5:0]input_2_val_read_reg_942_pp0_iter1_reg_1;
  input [7:0]Q;
  input [3:0]O;
  input [3:0]\p_reg_reg[10]_1 ;
  input [0:0]D;

  wire [0:0]CO;
  wire [0:0]D;
  wire [3:0]DI;
  wire [3:0]O;
  wire [7:0]Q;
  wire [3:0]S;
  wire [2:0]\W1_2_3_int_reg_reg[0] ;
  wire [1:0]W1_3_3_int_reg;
  wire ap_clk;
  wire \b_reg_reg[0]_0 ;
  wire [0:0]\b_reg_reg[0]_1 ;
  wire [2:0]\b_reg_reg[0]_2 ;
  wire \b_reg_reg[1]_0 ;
  wire [2:0]\b_reg_reg[1]_1 ;
  wire [4:0]input_2_val_read_reg_942_pp0_iter1_reg;
  wire [5:0]input_2_val_read_reg_942_pp0_iter1_reg_1;
  wire m__0_carry__0_i_1__6_n_0;
  wire m__0_carry__0_i_3__6_n_0;
  wire m__0_carry__0_i_4__6_n_0;
  wire m__0_carry__0_n_0;
  wire m__0_carry__0_n_1;
  wire m__0_carry__0_n_2;
  wire m__0_carry__0_n_3;
  wire m__0_carry__0_n_4;
  wire m__0_carry__0_n_5;
  wire m__0_carry__0_n_6;
  wire m__0_carry__0_n_7;
  wire m__0_carry__1_n_7;
  wire m__0_carry_i_1__6_n_0;
  wire m__0_carry_i_2__6_n_0;
  wire m__0_carry_i_3__6_n_0;
  wire m__0_carry_i_7__6_n_0;
  wire m__0_carry_n_0;
  wire m__0_carry_n_1;
  wire m__0_carry_n_2;
  wire m__0_carry_n_3;
  wire m__0_carry_n_4;
  wire m__0_carry_n_5;
  wire m__0_carry_n_6;
  wire m__0_carry_n_7;
  wire [2:0]\m_reg_reg[4]_0 ;
  wire [0:0]\m_reg_reg[8]_0 ;
  wire [3:0]\m_reg_reg[8]_1 ;
  wire [7:0]\m_reg_reg[8]_2 ;
  wire \m_reg_reg_n_0_[0] ;
  wire \m_reg_reg_n_0_[1] ;
  wire \m_reg_reg_n_0_[2] ;
  wire \m_reg_reg_n_0_[3] ;
  wire \m_reg_reg_n_0_[4] ;
  wire \m_reg_reg_n_0_[5] ;
  wire \m_reg_reg_n_0_[6] ;
  wire \m_reg_reg_n_0_[7] ;
  wire \m_reg_reg_n_0_[8] ;
  wire \m_reg_reg_n_0_[9] ;
  wire p_carry__0_i_1__6_n_0;
  wire p_carry__0_i_2__6_n_0;
  wire p_carry__0_i_3__6_n_0;
  wire p_carry__0_i_4__6_n_0;
  wire p_carry__0_n_0;
  wire p_carry__0_n_1;
  wire p_carry__0_n_2;
  wire p_carry__0_n_3;
  wire p_carry__0_n_4;
  wire p_carry__0_n_5;
  wire p_carry__0_n_6;
  wire p_carry__0_n_7;
  wire p_carry__1_i_2__6_n_0;
  wire p_carry__1_i_3__6_n_0;
  wire p_carry__1_n_2;
  wire p_carry__1_n_3;
  wire p_carry__1_n_5;
  wire p_carry__1_n_6;
  wire p_carry__1_n_7;
  wire p_carry_i_1__6_n_0;
  wire p_carry_i_2__6_n_0;
  wire p_carry_i_3__6_n_0;
  wire p_carry_i_4__6_n_0;
  wire p_carry_n_0;
  wire p_carry_n_1;
  wire p_carry_n_2;
  wire p_carry_n_3;
  wire p_carry_n_4;
  wire p_carry_n_5;
  wire p_carry_n_6;
  wire p_carry_n_7;
  wire [10:0]\p_reg_reg[10]_0 ;
  wire [3:0]\p_reg_reg[10]_1 ;
  wire \p_reg_reg[3]_0 ;
  wire tmp_product__0_carry__0;
  wire [3:0]NLW_m__0_carry__1_CO_UNCONNECTED;
  wire [3:1]NLW_m__0_carry__1_O_UNCONNECTED;
  wire [3:2]NLW_p_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_p_carry__1_O_UNCONNECTED;

  FDRE \b_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(W1_3_3_int_reg[0]),
        .Q(\b_reg_reg[0]_0 ),
        .R(1'b0));
  FDRE \b_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(W1_3_3_int_reg[1]),
        .Q(\b_reg_reg[1]_0 ),
        .R(1'b0));
  CARRY4 m__0_carry
       (.CI(1'b0),
        .CO({m__0_carry_n_0,m__0_carry_n_1,m__0_carry_n_2,m__0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({m__0_carry_i_1__6_n_0,m__0_carry_i_2__6_n_0,m__0_carry_i_3__6_n_0,1'b0}),
        .O({m__0_carry_n_4,m__0_carry_n_5,m__0_carry_n_6,m__0_carry_n_7}),
        .S({\m_reg_reg[4]_0 ,m__0_carry_i_7__6_n_0}));
  CARRY4 m__0_carry__0
       (.CI(m__0_carry_n_0),
        .CO({m__0_carry__0_n_0,m__0_carry__0_n_1,m__0_carry__0_n_2,m__0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({m__0_carry__0_i_1__6_n_0,\m_reg_reg[8]_0 ,m__0_carry__0_i_3__6_n_0,m__0_carry__0_i_4__6_n_0}),
        .O({m__0_carry__0_n_4,m__0_carry__0_n_5,m__0_carry__0_n_6,m__0_carry__0_n_7}),
        .S(\m_reg_reg[8]_1 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    m__0_carry__0_i_1__22
       (.I0(\b_reg_reg[0]_0 ),
        .I1(\m_reg_reg[8]_2 [7]),
        .I2(\b_reg_reg[1]_0 ),
        .I3(\m_reg_reg[8]_2 [6]),
        .O(\b_reg_reg[0]_2 [2]));
  LUT4 #(
    .INIT(16'h7FFF)) 
    m__0_carry__0_i_1__6
       (.I0(\b_reg_reg[0]_0 ),
        .I1(Q[7]),
        .I2(\b_reg_reg[1]_0 ),
        .I3(Q[6]),
        .O(m__0_carry__0_i_1__6_n_0));
  LUT4 #(
    .INIT(16'h7000)) 
    m__0_carry__0_i_3__22
       (.I0(\b_reg_reg[1]_0 ),
        .I1(\m_reg_reg[8]_2 [4]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(\m_reg_reg[8]_2 [5]),
        .O(\b_reg_reg[0]_2 [1]));
  LUT4 #(
    .INIT(16'h7000)) 
    m__0_carry__0_i_3__6
       (.I0(\b_reg_reg[1]_0 ),
        .I1(Q[4]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(Q[5]),
        .O(m__0_carry__0_i_3__6_n_0));
  LUT4 #(
    .INIT(16'h7000)) 
    m__0_carry__0_i_4__22
       (.I0(\b_reg_reg[1]_0 ),
        .I1(\m_reg_reg[8]_2 [3]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(\m_reg_reg[8]_2 [4]),
        .O(\b_reg_reg[0]_2 [0]));
  LUT4 #(
    .INIT(16'h7000)) 
    m__0_carry__0_i_4__6
       (.I0(\b_reg_reg[1]_0 ),
        .I1(Q[3]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(Q[4]),
        .O(m__0_carry__0_i_4__6_n_0));
  CARRY4 m__0_carry__1
       (.CI(m__0_carry__0_n_0),
        .CO(NLW_m__0_carry__1_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_m__0_carry__1_O_UNCONNECTED[3:1],m__0_carry__1_n_7}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT4 #(
    .INIT(16'h7000)) 
    m__0_carry_i_1__22
       (.I0(\b_reg_reg[1]_0 ),
        .I1(\m_reg_reg[8]_2 [2]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(\m_reg_reg[8]_2 [3]),
        .O(\b_reg_reg[1]_1 [2]));
  LUT4 #(
    .INIT(16'h7000)) 
    m__0_carry_i_1__6
       (.I0(\b_reg_reg[1]_0 ),
        .I1(Q[2]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(Q[3]),
        .O(m__0_carry_i_1__6_n_0));
  LUT4 #(
    .INIT(16'h7000)) 
    m__0_carry_i_2__22
       (.I0(\b_reg_reg[1]_0 ),
        .I1(\m_reg_reg[8]_2 [1]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(\m_reg_reg[8]_2 [2]),
        .O(\b_reg_reg[1]_1 [1]));
  LUT4 #(
    .INIT(16'h7000)) 
    m__0_carry_i_2__6
       (.I0(\b_reg_reg[1]_0 ),
        .I1(Q[1]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(Q[2]),
        .O(m__0_carry_i_2__6_n_0));
  LUT4 #(
    .INIT(16'hF777)) 
    m__0_carry_i_3__22
       (.I0(\b_reg_reg[1]_0 ),
        .I1(\m_reg_reg[8]_2 [0]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(\m_reg_reg[8]_2 [1]),
        .O(\b_reg_reg[1]_1 [0]));
  LUT4 #(
    .INIT(16'hF777)) 
    m__0_carry_i_3__6
       (.I0(\b_reg_reg[1]_0 ),
        .I1(Q[0]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(Q[1]),
        .O(m__0_carry_i_3__6_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    m__0_carry_i_7__22
       (.I0(\b_reg_reg[0]_0 ),
        .I1(\m_reg_reg[8]_2 [1]),
        .I2(\b_reg_reg[1]_0 ),
        .I3(\m_reg_reg[8]_2 [0]),
        .O(\b_reg_reg[0]_1 ));
  LUT4 #(
    .INIT(16'h7888)) 
    m__0_carry_i_7__6
       (.I0(\b_reg_reg[0]_0 ),
        .I1(Q[1]),
        .I2(\b_reg_reg[1]_0 ),
        .I3(Q[0]),
        .O(m__0_carry_i_7__6_n_0));
  FDRE \m_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D),
        .Q(\m_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \m_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry_n_7),
        .Q(\m_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \m_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry_n_6),
        .Q(\m_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \m_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry_n_5),
        .Q(\m_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \m_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry_n_4),
        .Q(\m_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \m_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry__0_n_7),
        .Q(\m_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \m_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry__0_n_6),
        .Q(\m_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \m_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry__0_n_5),
        .Q(\m_reg_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \m_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry__0_n_4),
        .Q(\m_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \m_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry__1_n_7),
        .Q(\m_reg_reg_n_0_[9] ),
        .R(1'b0));
  CARRY4 p_carry
       (.CI(1'b0),
        .CO({p_carry_n_0,p_carry_n_1,p_carry_n_2,p_carry_n_3}),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[3] ,\m_reg_reg_n_0_[2] ,\m_reg_reg_n_0_[1] ,\m_reg_reg_n_0_[0] }),
        .O({p_carry_n_4,p_carry_n_5,p_carry_n_6,p_carry_n_7}),
        .S({p_carry_i_1__6_n_0,p_carry_i_2__6_n_0,p_carry_i_3__6_n_0,p_carry_i_4__6_n_0}));
  CARRY4 p_carry__0
       (.CI(p_carry_n_0),
        .CO({p_carry__0_n_0,p_carry__0_n_1,p_carry__0_n_2,p_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[7] ,\m_reg_reg_n_0_[6] ,\m_reg_reg_n_0_[5] ,\m_reg_reg_n_0_[4] }),
        .O({p_carry__0_n_4,p_carry__0_n_5,p_carry__0_n_6,p_carry__0_n_7}),
        .S({p_carry__0_i_1__6_n_0,p_carry__0_i_2__6_n_0,p_carry__0_i_3__6_n_0,p_carry__0_i_4__6_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_1__6
       (.I0(\m_reg_reg_n_0_[7] ),
        .I1(\p_reg_reg[10]_1 [2]),
        .O(p_carry__0_i_1__6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_2__6
       (.I0(\m_reg_reg_n_0_[6] ),
        .I1(\p_reg_reg[10]_1 [1]),
        .O(p_carry__0_i_2__6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_3__6
       (.I0(\m_reg_reg_n_0_[5] ),
        .I1(\p_reg_reg[10]_1 [0]),
        .O(p_carry__0_i_3__6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_4__6
       (.I0(\m_reg_reg_n_0_[4] ),
        .I1(O[3]),
        .O(p_carry__0_i_4__6_n_0));
  CARRY4 p_carry__1
       (.CI(p_carry__0_n_0),
        .CO({NLW_p_carry__1_CO_UNCONNECTED[3:2],p_carry__1_n_2,p_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,CO,\m_reg_reg_n_0_[8] }),
        .O({NLW_p_carry__1_O_UNCONNECTED[3],p_carry__1_n_5,p_carry__1_n_6,p_carry__1_n_7}),
        .S({1'b0,1'b1,p_carry__1_i_2__6_n_0,p_carry__1_i_3__6_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    p_carry__1_i_2__6
       (.I0(\m_reg_reg_n_0_[9] ),
        .I1(CO),
        .O(p_carry__1_i_2__6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__1_i_3__6
       (.I0(\m_reg_reg_n_0_[8] ),
        .I1(\p_reg_reg[10]_1 [3]),
        .O(p_carry__1_i_3__6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry_i_1__6
       (.I0(\m_reg_reg_n_0_[3] ),
        .I1(O[2]),
        .O(p_carry_i_1__6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry_i_2__6
       (.I0(\m_reg_reg_n_0_[2] ),
        .I1(O[1]),
        .O(p_carry_i_2__6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry_i_3__6
       (.I0(\m_reg_reg_n_0_[1] ),
        .I1(O[0]),
        .O(p_carry_i_3__6_n_0));
  LUT3 #(
    .INIT(8'h6A)) 
    p_carry_i_4__6
       (.I0(\m_reg_reg_n_0_[0] ),
        .I1(\p_reg_reg[3]_0 ),
        .I2(input_2_val_read_reg_942_pp0_iter1_reg_1[0]),
        .O(p_carry_i_4__6_n_0));
  FDRE \p_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry_n_7),
        .Q(\p_reg_reg[10]_0 [0]),
        .R(1'b0));
  FDRE \p_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__1_n_5),
        .Q(\p_reg_reg[10]_0 [10]),
        .R(1'b0));
  FDRE \p_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry_n_6),
        .Q(\p_reg_reg[10]_0 [1]),
        .R(1'b0));
  FDRE \p_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry_n_5),
        .Q(\p_reg_reg[10]_0 [2]),
        .R(1'b0));
  FDRE \p_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry_n_4),
        .Q(\p_reg_reg[10]_0 [3]),
        .R(1'b0));
  FDRE \p_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__0_n_7),
        .Q(\p_reg_reg[10]_0 [4]),
        .R(1'b0));
  FDRE \p_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__0_n_6),
        .Q(\p_reg_reg[10]_0 [5]),
        .R(1'b0));
  FDRE \p_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__0_n_5),
        .Q(\p_reg_reg[10]_0 [6]),
        .R(1'b0));
  FDRE \p_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__0_n_4),
        .Q(\p_reg_reg[10]_0 [7]),
        .R(1'b0));
  FDRE \p_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__1_n_7),
        .Q(\p_reg_reg[10]_0 [8]),
        .R(1'b0));
  FDRE \p_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__1_n_6),
        .Q(\p_reg_reg[10]_0 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    tmp_product__0_carry__0_i_1__22
       (.I0(\p_reg_reg[3]_0 ),
        .I1(input_2_val_read_reg_942_pp0_iter1_reg[4]),
        .I2(tmp_product__0_carry__0),
        .I3(input_2_val_read_reg_942_pp0_iter1_reg[3]),
        .O(\W1_2_3_int_reg_reg[0] [2]));
  LUT4 #(
    .INIT(16'h7FFF)) 
    tmp_product__0_carry__0_i_1__6
       (.I0(\p_reg_reg[3]_0 ),
        .I1(input_2_val_read_reg_942_pp0_iter1_reg_1[5]),
        .I2(tmp_product__0_carry__0),
        .I3(input_2_val_read_reg_942_pp0_iter1_reg_1[4]),
        .O(DI[3]));
  LUT4 #(
    .INIT(16'h8777)) 
    tmp_product__0_carry__0_i_2__6
       (.I0(input_2_val_read_reg_942_pp0_iter1_reg_1[4]),
        .I1(tmp_product__0_carry__0),
        .I2(input_2_val_read_reg_942_pp0_iter1_reg_1[5]),
        .I3(\p_reg_reg[3]_0 ),
        .O(DI[2]));
  LUT4 #(
    .INIT(16'h7000)) 
    tmp_product__0_carry__0_i_3__22
       (.I0(tmp_product__0_carry__0),
        .I1(input_2_val_read_reg_942_pp0_iter1_reg[1]),
        .I2(\p_reg_reg[3]_0 ),
        .I3(input_2_val_read_reg_942_pp0_iter1_reg[2]),
        .O(\W1_2_3_int_reg_reg[0] [1]));
  LUT4 #(
    .INIT(16'h7000)) 
    tmp_product__0_carry__0_i_3__6
       (.I0(tmp_product__0_carry__0),
        .I1(input_2_val_read_reg_942_pp0_iter1_reg_1[2]),
        .I2(\p_reg_reg[3]_0 ),
        .I3(input_2_val_read_reg_942_pp0_iter1_reg_1[3]),
        .O(DI[1]));
  LUT4 #(
    .INIT(16'h7000)) 
    tmp_product__0_carry__0_i_4__22
       (.I0(tmp_product__0_carry__0),
        .I1(input_2_val_read_reg_942_pp0_iter1_reg[0]),
        .I2(\p_reg_reg[3]_0 ),
        .I3(input_2_val_read_reg_942_pp0_iter1_reg[1]),
        .O(\W1_2_3_int_reg_reg[0] [0]));
  LUT4 #(
    .INIT(16'h7000)) 
    tmp_product__0_carry__0_i_4__6
       (.I0(tmp_product__0_carry__0),
        .I1(input_2_val_read_reg_942_pp0_iter1_reg_1[1]),
        .I2(\p_reg_reg[3]_0 ),
        .I3(input_2_val_read_reg_942_pp0_iter1_reg_1[2]),
        .O(DI[0]));
  LUT4 #(
    .INIT(16'h8FFF)) 
    tmp_product__0_carry__0_i_5__6
       (.I0(input_2_val_read_reg_942_pp0_iter1_reg_1[4]),
        .I1(\p_reg_reg[3]_0 ),
        .I2(tmp_product__0_carry__0),
        .I3(input_2_val_read_reg_942_pp0_iter1_reg_1[5]),
        .O(S[3]));
  LUT5 #(
    .INIT(32'h93539F9F)) 
    tmp_product__0_carry__0_i_6__6
       (.I0(input_2_val_read_reg_942_pp0_iter1_reg_1[5]),
        .I1(input_2_val_read_reg_942_pp0_iter1_reg_1[4]),
        .I2(\p_reg_reg[3]_0 ),
        .I3(input_2_val_read_reg_942_pp0_iter1_reg_1[3]),
        .I4(tmp_product__0_carry__0),
        .O(S[2]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    tmp_product__0_carry__0_i_7__6
       (.I0(input_2_val_read_reg_942_pp0_iter1_reg_1[2]),
        .I1(input_2_val_read_reg_942_pp0_iter1_reg_1[3]),
        .I2(tmp_product__0_carry__0),
        .I3(input_2_val_read_reg_942_pp0_iter1_reg_1[4]),
        .I4(\p_reg_reg[3]_0 ),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    tmp_product__0_carry__0_i_8__6
       (.I0(input_2_val_read_reg_942_pp0_iter1_reg_1[1]),
        .I1(input_2_val_read_reg_942_pp0_iter1_reg_1[2]),
        .I2(tmp_product__0_carry__0),
        .I3(input_2_val_read_reg_942_pp0_iter1_reg_1[3]),
        .I4(\p_reg_reg[3]_0 ),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0" *) 
module bd_0_hls_inst_0_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_144
   (\b_reg_reg[1]_0 ,
    \b_reg_reg[0]_0 ,
    \W1_1_3_int_reg_reg[0] ,
    \b_reg_reg[0]_1 ,
    \b_reg_reg[0]_2 ,
    S,
    DI,
    \b_reg_reg[1]_1 ,
    \p_reg_reg[10]_0 ,
    W1_0_3_int_reg,
    ap_clk,
    CO,
    \m_reg_reg[4]_0 ,
    \m_reg_reg[8]_0 ,
    \m_reg_reg[8]_1 ,
    \p_reg_reg[3]_0 ,
    input_1_val_read_reg_947_pp0_iter1_reg,
    tmp_product__0_carry__0,
    Q,
    input_1_val_read_reg_947_pp0_iter1_reg_0,
    \m_reg_reg[8]_2 ,
    O,
    \p_reg_reg[10]_1 ,
    D);
  output \b_reg_reg[1]_0 ;
  output \b_reg_reg[0]_0 ;
  output [2:0]\W1_1_3_int_reg_reg[0] ;
  output [0:0]\b_reg_reg[0]_1 ;
  output [2:0]\b_reg_reg[0]_2 ;
  output [3:0]S;
  output [3:0]DI;
  output [2:0]\b_reg_reg[1]_1 ;
  output [10:0]\p_reg_reg[10]_0 ;
  input [1:0]W1_0_3_int_reg;
  input ap_clk;
  input [0:0]CO;
  input [2:0]\m_reg_reg[4]_0 ;
  input [0:0]\m_reg_reg[8]_0 ;
  input [3:0]\m_reg_reg[8]_1 ;
  input \p_reg_reg[3]_0 ;
  input [4:0]input_1_val_read_reg_947_pp0_iter1_reg;
  input tmp_product__0_carry__0;
  input [7:0]Q;
  input [5:0]input_1_val_read_reg_947_pp0_iter1_reg_0;
  input [7:0]\m_reg_reg[8]_2 ;
  input [3:0]O;
  input [3:0]\p_reg_reg[10]_1 ;
  input [0:0]D;

  wire [0:0]CO;
  wire [0:0]D;
  wire [3:0]DI;
  wire [3:0]O;
  wire [7:0]Q;
  wire [3:0]S;
  wire [1:0]W1_0_3_int_reg;
  wire [2:0]\W1_1_3_int_reg_reg[0] ;
  wire ap_clk;
  wire \b_reg_reg[0]_0 ;
  wire [0:0]\b_reg_reg[0]_1 ;
  wire [2:0]\b_reg_reg[0]_2 ;
  wire \b_reg_reg[1]_0 ;
  wire [2:0]\b_reg_reg[1]_1 ;
  wire [4:0]input_1_val_read_reg_947_pp0_iter1_reg;
  wire [5:0]input_1_val_read_reg_947_pp0_iter1_reg_0;
  wire m__0_carry__0_i_1__2_n_0;
  wire m__0_carry__0_i_3__2_n_0;
  wire m__0_carry__0_i_4__2_n_0;
  wire m__0_carry__0_n_0;
  wire m__0_carry__0_n_1;
  wire m__0_carry__0_n_2;
  wire m__0_carry__0_n_3;
  wire m__0_carry__0_n_4;
  wire m__0_carry__0_n_5;
  wire m__0_carry__0_n_6;
  wire m__0_carry__0_n_7;
  wire m__0_carry__1_n_7;
  wire m__0_carry_i_1__2_n_0;
  wire m__0_carry_i_2__2_n_0;
  wire m__0_carry_i_3__2_n_0;
  wire m__0_carry_i_7__2_n_0;
  wire m__0_carry_n_0;
  wire m__0_carry_n_1;
  wire m__0_carry_n_2;
  wire m__0_carry_n_3;
  wire m__0_carry_n_4;
  wire m__0_carry_n_5;
  wire m__0_carry_n_6;
  wire m__0_carry_n_7;
  wire [2:0]\m_reg_reg[4]_0 ;
  wire [0:0]\m_reg_reg[8]_0 ;
  wire [3:0]\m_reg_reg[8]_1 ;
  wire [7:0]\m_reg_reg[8]_2 ;
  wire \m_reg_reg_n_0_[0] ;
  wire \m_reg_reg_n_0_[1] ;
  wire \m_reg_reg_n_0_[2] ;
  wire \m_reg_reg_n_0_[3] ;
  wire \m_reg_reg_n_0_[4] ;
  wire \m_reg_reg_n_0_[5] ;
  wire \m_reg_reg_n_0_[6] ;
  wire \m_reg_reg_n_0_[7] ;
  wire \m_reg_reg_n_0_[8] ;
  wire \m_reg_reg_n_0_[9] ;
  wire p_carry__0_i_1__2_n_0;
  wire p_carry__0_i_2__2_n_0;
  wire p_carry__0_i_3__2_n_0;
  wire p_carry__0_i_4__2_n_0;
  wire p_carry__0_n_0;
  wire p_carry__0_n_1;
  wire p_carry__0_n_2;
  wire p_carry__0_n_3;
  wire p_carry__0_n_4;
  wire p_carry__0_n_5;
  wire p_carry__0_n_6;
  wire p_carry__0_n_7;
  wire p_carry__1_i_2__2_n_0;
  wire p_carry__1_i_3__2_n_0;
  wire p_carry__1_n_2;
  wire p_carry__1_n_3;
  wire p_carry__1_n_5;
  wire p_carry__1_n_6;
  wire p_carry__1_n_7;
  wire p_carry_i_1__2_n_0;
  wire p_carry_i_2__2_n_0;
  wire p_carry_i_3__2_n_0;
  wire p_carry_i_4__2_n_0;
  wire p_carry_n_0;
  wire p_carry_n_1;
  wire p_carry_n_2;
  wire p_carry_n_3;
  wire p_carry_n_4;
  wire p_carry_n_5;
  wire p_carry_n_6;
  wire p_carry_n_7;
  wire [10:0]\p_reg_reg[10]_0 ;
  wire [3:0]\p_reg_reg[10]_1 ;
  wire \p_reg_reg[3]_0 ;
  wire tmp_product__0_carry__0;
  wire [3:0]NLW_m__0_carry__1_CO_UNCONNECTED;
  wire [3:1]NLW_m__0_carry__1_O_UNCONNECTED;
  wire [3:2]NLW_p_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_p_carry__1_O_UNCONNECTED;

  FDRE \b_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(W1_0_3_int_reg[0]),
        .Q(\b_reg_reg[0]_0 ),
        .R(1'b0));
  FDRE \b_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(W1_0_3_int_reg[1]),
        .Q(\b_reg_reg[1]_0 ),
        .R(1'b0));
  CARRY4 m__0_carry
       (.CI(1'b0),
        .CO({m__0_carry_n_0,m__0_carry_n_1,m__0_carry_n_2,m__0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({m__0_carry_i_1__2_n_0,m__0_carry_i_2__2_n_0,m__0_carry_i_3__2_n_0,1'b0}),
        .O({m__0_carry_n_4,m__0_carry_n_5,m__0_carry_n_6,m__0_carry_n_7}),
        .S({\m_reg_reg[4]_0 ,m__0_carry_i_7__2_n_0}));
  CARRY4 m__0_carry__0
       (.CI(m__0_carry_n_0),
        .CO({m__0_carry__0_n_0,m__0_carry__0_n_1,m__0_carry__0_n_2,m__0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({m__0_carry__0_i_1__2_n_0,\m_reg_reg[8]_0 ,m__0_carry__0_i_3__2_n_0,m__0_carry__0_i_4__2_n_0}),
        .O({m__0_carry__0_n_4,m__0_carry__0_n_5,m__0_carry__0_n_6,m__0_carry__0_n_7}),
        .S(\m_reg_reg[8]_1 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    m__0_carry__0_i_1__18
       (.I0(\b_reg_reg[0]_0 ),
        .I1(Q[7]),
        .I2(\b_reg_reg[1]_0 ),
        .I3(Q[6]),
        .O(\b_reg_reg[0]_2 [2]));
  LUT4 #(
    .INIT(16'h7FFF)) 
    m__0_carry__0_i_1__2
       (.I0(\b_reg_reg[0]_0 ),
        .I1(\m_reg_reg[8]_2 [7]),
        .I2(\b_reg_reg[1]_0 ),
        .I3(\m_reg_reg[8]_2 [6]),
        .O(m__0_carry__0_i_1__2_n_0));
  LUT4 #(
    .INIT(16'h7000)) 
    m__0_carry__0_i_3__18
       (.I0(\b_reg_reg[1]_0 ),
        .I1(Q[4]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(Q[5]),
        .O(\b_reg_reg[0]_2 [1]));
  LUT4 #(
    .INIT(16'h7000)) 
    m__0_carry__0_i_3__2
       (.I0(\b_reg_reg[1]_0 ),
        .I1(\m_reg_reg[8]_2 [4]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(\m_reg_reg[8]_2 [5]),
        .O(m__0_carry__0_i_3__2_n_0));
  LUT4 #(
    .INIT(16'h7000)) 
    m__0_carry__0_i_4__18
       (.I0(\b_reg_reg[1]_0 ),
        .I1(Q[3]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(Q[4]),
        .O(\b_reg_reg[0]_2 [0]));
  LUT4 #(
    .INIT(16'h7000)) 
    m__0_carry__0_i_4__2
       (.I0(\b_reg_reg[1]_0 ),
        .I1(\m_reg_reg[8]_2 [3]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(\m_reg_reg[8]_2 [4]),
        .O(m__0_carry__0_i_4__2_n_0));
  CARRY4 m__0_carry__1
       (.CI(m__0_carry__0_n_0),
        .CO(NLW_m__0_carry__1_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_m__0_carry__1_O_UNCONNECTED[3:1],m__0_carry__1_n_7}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT4 #(
    .INIT(16'h7000)) 
    m__0_carry_i_1__18
       (.I0(\b_reg_reg[1]_0 ),
        .I1(Q[2]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(Q[3]),
        .O(\b_reg_reg[1]_1 [2]));
  LUT4 #(
    .INIT(16'h7000)) 
    m__0_carry_i_1__2
       (.I0(\b_reg_reg[1]_0 ),
        .I1(\m_reg_reg[8]_2 [2]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(\m_reg_reg[8]_2 [3]),
        .O(m__0_carry_i_1__2_n_0));
  LUT4 #(
    .INIT(16'h7000)) 
    m__0_carry_i_2__18
       (.I0(\b_reg_reg[1]_0 ),
        .I1(Q[1]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(Q[2]),
        .O(\b_reg_reg[1]_1 [1]));
  LUT4 #(
    .INIT(16'h7000)) 
    m__0_carry_i_2__2
       (.I0(\b_reg_reg[1]_0 ),
        .I1(\m_reg_reg[8]_2 [1]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(\m_reg_reg[8]_2 [2]),
        .O(m__0_carry_i_2__2_n_0));
  LUT4 #(
    .INIT(16'hF777)) 
    m__0_carry_i_3__18
       (.I0(\b_reg_reg[1]_0 ),
        .I1(Q[0]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(Q[1]),
        .O(\b_reg_reg[1]_1 [0]));
  LUT4 #(
    .INIT(16'hF777)) 
    m__0_carry_i_3__2
       (.I0(\b_reg_reg[1]_0 ),
        .I1(\m_reg_reg[8]_2 [0]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(\m_reg_reg[8]_2 [1]),
        .O(m__0_carry_i_3__2_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    m__0_carry_i_7__18
       (.I0(\b_reg_reg[0]_0 ),
        .I1(Q[1]),
        .I2(\b_reg_reg[1]_0 ),
        .I3(Q[0]),
        .O(\b_reg_reg[0]_1 ));
  LUT4 #(
    .INIT(16'h7888)) 
    m__0_carry_i_7__2
       (.I0(\b_reg_reg[0]_0 ),
        .I1(\m_reg_reg[8]_2 [1]),
        .I2(\b_reg_reg[1]_0 ),
        .I3(\m_reg_reg[8]_2 [0]),
        .O(m__0_carry_i_7__2_n_0));
  FDRE \m_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D),
        .Q(\m_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \m_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry_n_7),
        .Q(\m_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \m_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry_n_6),
        .Q(\m_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \m_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry_n_5),
        .Q(\m_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \m_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry_n_4),
        .Q(\m_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \m_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry__0_n_7),
        .Q(\m_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \m_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry__0_n_6),
        .Q(\m_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \m_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry__0_n_5),
        .Q(\m_reg_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \m_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry__0_n_4),
        .Q(\m_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \m_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry__1_n_7),
        .Q(\m_reg_reg_n_0_[9] ),
        .R(1'b0));
  CARRY4 p_carry
       (.CI(1'b0),
        .CO({p_carry_n_0,p_carry_n_1,p_carry_n_2,p_carry_n_3}),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[3] ,\m_reg_reg_n_0_[2] ,\m_reg_reg_n_0_[1] ,\m_reg_reg_n_0_[0] }),
        .O({p_carry_n_4,p_carry_n_5,p_carry_n_6,p_carry_n_7}),
        .S({p_carry_i_1__2_n_0,p_carry_i_2__2_n_0,p_carry_i_3__2_n_0,p_carry_i_4__2_n_0}));
  CARRY4 p_carry__0
       (.CI(p_carry_n_0),
        .CO({p_carry__0_n_0,p_carry__0_n_1,p_carry__0_n_2,p_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[7] ,\m_reg_reg_n_0_[6] ,\m_reg_reg_n_0_[5] ,\m_reg_reg_n_0_[4] }),
        .O({p_carry__0_n_4,p_carry__0_n_5,p_carry__0_n_6,p_carry__0_n_7}),
        .S({p_carry__0_i_1__2_n_0,p_carry__0_i_2__2_n_0,p_carry__0_i_3__2_n_0,p_carry__0_i_4__2_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_1__2
       (.I0(\m_reg_reg_n_0_[7] ),
        .I1(\p_reg_reg[10]_1 [2]),
        .O(p_carry__0_i_1__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_2__2
       (.I0(\m_reg_reg_n_0_[6] ),
        .I1(\p_reg_reg[10]_1 [1]),
        .O(p_carry__0_i_2__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_3__2
       (.I0(\m_reg_reg_n_0_[5] ),
        .I1(\p_reg_reg[10]_1 [0]),
        .O(p_carry__0_i_3__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_4__2
       (.I0(\m_reg_reg_n_0_[4] ),
        .I1(O[3]),
        .O(p_carry__0_i_4__2_n_0));
  CARRY4 p_carry__1
       (.CI(p_carry__0_n_0),
        .CO({NLW_p_carry__1_CO_UNCONNECTED[3:2],p_carry__1_n_2,p_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,CO,\m_reg_reg_n_0_[8] }),
        .O({NLW_p_carry__1_O_UNCONNECTED[3],p_carry__1_n_5,p_carry__1_n_6,p_carry__1_n_7}),
        .S({1'b0,1'b1,p_carry__1_i_2__2_n_0,p_carry__1_i_3__2_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    p_carry__1_i_2__2
       (.I0(\m_reg_reg_n_0_[9] ),
        .I1(CO),
        .O(p_carry__1_i_2__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__1_i_3__2
       (.I0(\m_reg_reg_n_0_[8] ),
        .I1(\p_reg_reg[10]_1 [3]),
        .O(p_carry__1_i_3__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry_i_1__2
       (.I0(\m_reg_reg_n_0_[3] ),
        .I1(O[2]),
        .O(p_carry_i_1__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry_i_2__2
       (.I0(\m_reg_reg_n_0_[2] ),
        .I1(O[1]),
        .O(p_carry_i_2__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry_i_3__2
       (.I0(\m_reg_reg_n_0_[1] ),
        .I1(O[0]),
        .O(p_carry_i_3__2_n_0));
  LUT3 #(
    .INIT(8'h6A)) 
    p_carry_i_4__2
       (.I0(\m_reg_reg_n_0_[0] ),
        .I1(\p_reg_reg[3]_0 ),
        .I2(input_1_val_read_reg_947_pp0_iter1_reg_0[0]),
        .O(p_carry_i_4__2_n_0));
  FDRE \p_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry_n_7),
        .Q(\p_reg_reg[10]_0 [0]),
        .R(1'b0));
  FDRE \p_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__1_n_5),
        .Q(\p_reg_reg[10]_0 [10]),
        .R(1'b0));
  FDRE \p_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry_n_6),
        .Q(\p_reg_reg[10]_0 [1]),
        .R(1'b0));
  FDRE \p_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry_n_5),
        .Q(\p_reg_reg[10]_0 [2]),
        .R(1'b0));
  FDRE \p_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry_n_4),
        .Q(\p_reg_reg[10]_0 [3]),
        .R(1'b0));
  FDRE \p_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__0_n_7),
        .Q(\p_reg_reg[10]_0 [4]),
        .R(1'b0));
  FDRE \p_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__0_n_6),
        .Q(\p_reg_reg[10]_0 [5]),
        .R(1'b0));
  FDRE \p_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__0_n_5),
        .Q(\p_reg_reg[10]_0 [6]),
        .R(1'b0));
  FDRE \p_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__0_n_4),
        .Q(\p_reg_reg[10]_0 [7]),
        .R(1'b0));
  FDRE \p_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__1_n_7),
        .Q(\p_reg_reg[10]_0 [8]),
        .R(1'b0));
  FDRE \p_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__1_n_6),
        .Q(\p_reg_reg[10]_0 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    tmp_product__0_carry__0_i_1__18
       (.I0(\p_reg_reg[3]_0 ),
        .I1(input_1_val_read_reg_947_pp0_iter1_reg[4]),
        .I2(tmp_product__0_carry__0),
        .I3(input_1_val_read_reg_947_pp0_iter1_reg[3]),
        .O(\W1_1_3_int_reg_reg[0] [2]));
  LUT4 #(
    .INIT(16'h7FFF)) 
    tmp_product__0_carry__0_i_1__2
       (.I0(\p_reg_reg[3]_0 ),
        .I1(input_1_val_read_reg_947_pp0_iter1_reg_0[5]),
        .I2(tmp_product__0_carry__0),
        .I3(input_1_val_read_reg_947_pp0_iter1_reg_0[4]),
        .O(DI[3]));
  LUT4 #(
    .INIT(16'h8777)) 
    tmp_product__0_carry__0_i_2__2
       (.I0(input_1_val_read_reg_947_pp0_iter1_reg_0[4]),
        .I1(tmp_product__0_carry__0),
        .I2(input_1_val_read_reg_947_pp0_iter1_reg_0[5]),
        .I3(\p_reg_reg[3]_0 ),
        .O(DI[2]));
  LUT4 #(
    .INIT(16'h7000)) 
    tmp_product__0_carry__0_i_3__18
       (.I0(tmp_product__0_carry__0),
        .I1(input_1_val_read_reg_947_pp0_iter1_reg[1]),
        .I2(\p_reg_reg[3]_0 ),
        .I3(input_1_val_read_reg_947_pp0_iter1_reg[2]),
        .O(\W1_1_3_int_reg_reg[0] [1]));
  LUT4 #(
    .INIT(16'h7000)) 
    tmp_product__0_carry__0_i_3__2
       (.I0(tmp_product__0_carry__0),
        .I1(input_1_val_read_reg_947_pp0_iter1_reg_0[2]),
        .I2(\p_reg_reg[3]_0 ),
        .I3(input_1_val_read_reg_947_pp0_iter1_reg_0[3]),
        .O(DI[1]));
  LUT4 #(
    .INIT(16'h7000)) 
    tmp_product__0_carry__0_i_4__18
       (.I0(tmp_product__0_carry__0),
        .I1(input_1_val_read_reg_947_pp0_iter1_reg[0]),
        .I2(\p_reg_reg[3]_0 ),
        .I3(input_1_val_read_reg_947_pp0_iter1_reg[1]),
        .O(\W1_1_3_int_reg_reg[0] [0]));
  LUT4 #(
    .INIT(16'h7000)) 
    tmp_product__0_carry__0_i_4__2
       (.I0(tmp_product__0_carry__0),
        .I1(input_1_val_read_reg_947_pp0_iter1_reg_0[1]),
        .I2(\p_reg_reg[3]_0 ),
        .I3(input_1_val_read_reg_947_pp0_iter1_reg_0[2]),
        .O(DI[0]));
  LUT4 #(
    .INIT(16'h8FFF)) 
    tmp_product__0_carry__0_i_5__2
       (.I0(input_1_val_read_reg_947_pp0_iter1_reg_0[4]),
        .I1(\p_reg_reg[3]_0 ),
        .I2(tmp_product__0_carry__0),
        .I3(input_1_val_read_reg_947_pp0_iter1_reg_0[5]),
        .O(S[3]));
  LUT5 #(
    .INIT(32'h93539F9F)) 
    tmp_product__0_carry__0_i_6__2
       (.I0(input_1_val_read_reg_947_pp0_iter1_reg_0[5]),
        .I1(input_1_val_read_reg_947_pp0_iter1_reg_0[4]),
        .I2(\p_reg_reg[3]_0 ),
        .I3(input_1_val_read_reg_947_pp0_iter1_reg_0[3]),
        .I4(tmp_product__0_carry__0),
        .O(S[2]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    tmp_product__0_carry__0_i_7__2
       (.I0(input_1_val_read_reg_947_pp0_iter1_reg_0[2]),
        .I1(input_1_val_read_reg_947_pp0_iter1_reg_0[3]),
        .I2(tmp_product__0_carry__0),
        .I3(input_1_val_read_reg_947_pp0_iter1_reg_0[4]),
        .I4(\p_reg_reg[3]_0 ),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    tmp_product__0_carry__0_i_8__2
       (.I0(input_1_val_read_reg_947_pp0_iter1_reg_0[1]),
        .I1(input_1_val_read_reg_947_pp0_iter1_reg_0[2]),
        .I2(tmp_product__0_carry__0),
        .I3(input_1_val_read_reg_947_pp0_iter1_reg_0[3]),
        .I4(\p_reg_reg[3]_0 ),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0" *) 
module bd_0_hls_inst_0_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_145
   (\b_reg_reg[1]_0 ,
    \b_reg_reg[0]_0 ,
    \W1_6_2_int_reg_reg[0] ,
    \b_reg_reg[0]_1 ,
    \b_reg_reg[0]_2 ,
    S,
    DI,
    \b_reg_reg[1]_1 ,
    \p_reg_reg[10]_0 ,
    \p_reg_reg[10]_1 ,
    W1_7_2_int_reg,
    ap_clk,
    CO,
    \m_reg_reg[4]_0 ,
    \m_reg_reg[8]_0 ,
    \m_reg_reg[8]_1 ,
    \p_reg_reg[3]_0 ,
    input_6_val_read_reg_932_pp0_iter1_reg,
    tmp_product__0_carry__0,
    \m_reg_reg[8]_2 ,
    input_6_val_read_reg_932_pp0_iter1_reg_3,
    Q,
    \add_ln56_19_reg_1184_reg[11] ,
    O,
    \p_reg_reg[10]_2 ,
    D);
  output \b_reg_reg[1]_0 ;
  output \b_reg_reg[0]_0 ;
  output [2:0]\W1_6_2_int_reg_reg[0] ;
  output [0:0]\b_reg_reg[0]_1 ;
  output [2:0]\b_reg_reg[0]_2 ;
  output [3:0]S;
  output [3:0]DI;
  output [2:0]\b_reg_reg[1]_1 ;
  output [0:0]\p_reg_reg[10]_0 ;
  output [10:0]\p_reg_reg[10]_1 ;
  input [1:0]W1_7_2_int_reg;
  input ap_clk;
  input [0:0]CO;
  input [2:0]\m_reg_reg[4]_0 ;
  input [0:0]\m_reg_reg[8]_0 ;
  input [3:0]\m_reg_reg[8]_1 ;
  input \p_reg_reg[3]_0 ;
  input [4:0]input_6_val_read_reg_932_pp0_iter1_reg;
  input tmp_product__0_carry__0;
  input [7:0]\m_reg_reg[8]_2 ;
  input [5:0]input_6_val_read_reg_932_pp0_iter1_reg_3;
  input [7:0]Q;
  input [0:0]\add_ln56_19_reg_1184_reg[11] ;
  input [3:0]O;
  input [3:0]\p_reg_reg[10]_2 ;
  input [0:0]D;

  wire [0:0]CO;
  wire [0:0]D;
  wire [3:0]DI;
  wire [3:0]O;
  wire [7:0]Q;
  wire [3:0]S;
  wire [2:0]\W1_6_2_int_reg_reg[0] ;
  wire [1:0]W1_7_2_int_reg;
  wire [0:0]\add_ln56_19_reg_1184_reg[11] ;
  wire ap_clk;
  wire \b_reg_reg[0]_0 ;
  wire [0:0]\b_reg_reg[0]_1 ;
  wire [2:0]\b_reg_reg[0]_2 ;
  wire \b_reg_reg[1]_0 ;
  wire [2:0]\b_reg_reg[1]_1 ;
  wire [4:0]input_6_val_read_reg_932_pp0_iter1_reg;
  wire [5:0]input_6_val_read_reg_932_pp0_iter1_reg_3;
  wire m__0_carry__0_i_1__13_n_0;
  wire m__0_carry__0_i_3__13_n_0;
  wire m__0_carry__0_i_4__13_n_0;
  wire m__0_carry__0_n_0;
  wire m__0_carry__0_n_1;
  wire m__0_carry__0_n_2;
  wire m__0_carry__0_n_3;
  wire m__0_carry__0_n_4;
  wire m__0_carry__0_n_5;
  wire m__0_carry__0_n_6;
  wire m__0_carry__0_n_7;
  wire m__0_carry__1_n_7;
  wire m__0_carry_i_1__13_n_0;
  wire m__0_carry_i_2__13_n_0;
  wire m__0_carry_i_3__13_n_0;
  wire m__0_carry_i_7__13_n_0;
  wire m__0_carry_n_0;
  wire m__0_carry_n_1;
  wire m__0_carry_n_2;
  wire m__0_carry_n_3;
  wire m__0_carry_n_4;
  wire m__0_carry_n_5;
  wire m__0_carry_n_6;
  wire m__0_carry_n_7;
  wire [2:0]\m_reg_reg[4]_0 ;
  wire [0:0]\m_reg_reg[8]_0 ;
  wire [3:0]\m_reg_reg[8]_1 ;
  wire [7:0]\m_reg_reg[8]_2 ;
  wire \m_reg_reg_n_0_[0] ;
  wire \m_reg_reg_n_0_[1] ;
  wire \m_reg_reg_n_0_[2] ;
  wire \m_reg_reg_n_0_[3] ;
  wire \m_reg_reg_n_0_[4] ;
  wire \m_reg_reg_n_0_[5] ;
  wire \m_reg_reg_n_0_[6] ;
  wire \m_reg_reg_n_0_[7] ;
  wire \m_reg_reg_n_0_[8] ;
  wire \m_reg_reg_n_0_[9] ;
  wire p_carry__0_i_1__13_n_0;
  wire p_carry__0_i_2__13_n_0;
  wire p_carry__0_i_3__13_n_0;
  wire p_carry__0_i_4__13_n_0;
  wire p_carry__0_n_0;
  wire p_carry__0_n_1;
  wire p_carry__0_n_2;
  wire p_carry__0_n_3;
  wire p_carry__0_n_4;
  wire p_carry__0_n_5;
  wire p_carry__0_n_6;
  wire p_carry__0_n_7;
  wire p_carry__1_i_2__13_n_0;
  wire p_carry__1_i_3__13_n_0;
  wire p_carry__1_n_2;
  wire p_carry__1_n_3;
  wire p_carry__1_n_5;
  wire p_carry__1_n_6;
  wire p_carry__1_n_7;
  wire p_carry_i_1__13_n_0;
  wire p_carry_i_2__13_n_0;
  wire p_carry_i_3__13_n_0;
  wire p_carry_i_4__13_n_0;
  wire p_carry_n_0;
  wire p_carry_n_1;
  wire p_carry_n_2;
  wire p_carry_n_3;
  wire p_carry_n_4;
  wire p_carry_n_5;
  wire p_carry_n_6;
  wire p_carry_n_7;
  wire [0:0]\p_reg_reg[10]_0 ;
  wire [10:0]\p_reg_reg[10]_1 ;
  wire [3:0]\p_reg_reg[10]_2 ;
  wire \p_reg_reg[3]_0 ;
  wire tmp_product__0_carry__0;
  wire [3:0]NLW_m__0_carry__1_CO_UNCONNECTED;
  wire [3:1]NLW_m__0_carry__1_O_UNCONNECTED;
  wire [3:2]NLW_p_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_p_carry__1_O_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \add_ln56_19_reg_1184[11]_i_3 
       (.I0(\p_reg_reg[10]_1 [10]),
        .I1(\add_ln56_19_reg_1184_reg[11] ),
        .O(\p_reg_reg[10]_0 ));
  FDRE \b_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(W1_7_2_int_reg[0]),
        .Q(\b_reg_reg[0]_0 ),
        .R(1'b0));
  FDRE \b_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(W1_7_2_int_reg[1]),
        .Q(\b_reg_reg[1]_0 ),
        .R(1'b0));
  CARRY4 m__0_carry
       (.CI(1'b0),
        .CO({m__0_carry_n_0,m__0_carry_n_1,m__0_carry_n_2,m__0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({m__0_carry_i_1__13_n_0,m__0_carry_i_2__13_n_0,m__0_carry_i_3__13_n_0,1'b0}),
        .O({m__0_carry_n_4,m__0_carry_n_5,m__0_carry_n_6,m__0_carry_n_7}),
        .S({\m_reg_reg[4]_0 ,m__0_carry_i_7__13_n_0}));
  CARRY4 m__0_carry__0
       (.CI(m__0_carry_n_0),
        .CO({m__0_carry__0_n_0,m__0_carry__0_n_1,m__0_carry__0_n_2,m__0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({m__0_carry__0_i_1__13_n_0,\m_reg_reg[8]_0 ,m__0_carry__0_i_3__13_n_0,m__0_carry__0_i_4__13_n_0}),
        .O({m__0_carry__0_n_4,m__0_carry__0_n_5,m__0_carry__0_n_6,m__0_carry__0_n_7}),
        .S(\m_reg_reg[8]_1 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    m__0_carry__0_i_1__13
       (.I0(\b_reg_reg[0]_0 ),
        .I1(Q[7]),
        .I2(\b_reg_reg[1]_0 ),
        .I3(Q[6]),
        .O(m__0_carry__0_i_1__13_n_0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    m__0_carry__0_i_1__29
       (.I0(\b_reg_reg[0]_0 ),
        .I1(\m_reg_reg[8]_2 [7]),
        .I2(\b_reg_reg[1]_0 ),
        .I3(\m_reg_reg[8]_2 [6]),
        .O(\b_reg_reg[0]_2 [2]));
  LUT4 #(
    .INIT(16'h7000)) 
    m__0_carry__0_i_3__13
       (.I0(\b_reg_reg[1]_0 ),
        .I1(Q[4]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(Q[5]),
        .O(m__0_carry__0_i_3__13_n_0));
  LUT4 #(
    .INIT(16'h7000)) 
    m__0_carry__0_i_3__29
       (.I0(\b_reg_reg[1]_0 ),
        .I1(\m_reg_reg[8]_2 [4]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(\m_reg_reg[8]_2 [5]),
        .O(\b_reg_reg[0]_2 [1]));
  LUT4 #(
    .INIT(16'h7000)) 
    m__0_carry__0_i_4__13
       (.I0(\b_reg_reg[1]_0 ),
        .I1(Q[3]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(Q[4]),
        .O(m__0_carry__0_i_4__13_n_0));
  LUT4 #(
    .INIT(16'h7000)) 
    m__0_carry__0_i_4__29
       (.I0(\b_reg_reg[1]_0 ),
        .I1(\m_reg_reg[8]_2 [3]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(\m_reg_reg[8]_2 [4]),
        .O(\b_reg_reg[0]_2 [0]));
  CARRY4 m__0_carry__1
       (.CI(m__0_carry__0_n_0),
        .CO(NLW_m__0_carry__1_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_m__0_carry__1_O_UNCONNECTED[3:1],m__0_carry__1_n_7}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT4 #(
    .INIT(16'h7000)) 
    m__0_carry_i_1__13
       (.I0(\b_reg_reg[1]_0 ),
        .I1(Q[2]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(Q[3]),
        .O(m__0_carry_i_1__13_n_0));
  LUT4 #(
    .INIT(16'h7000)) 
    m__0_carry_i_1__29
       (.I0(\b_reg_reg[1]_0 ),
        .I1(\m_reg_reg[8]_2 [2]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(\m_reg_reg[8]_2 [3]),
        .O(\b_reg_reg[1]_1 [2]));
  LUT4 #(
    .INIT(16'h7000)) 
    m__0_carry_i_2__13
       (.I0(\b_reg_reg[1]_0 ),
        .I1(Q[1]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(Q[2]),
        .O(m__0_carry_i_2__13_n_0));
  LUT4 #(
    .INIT(16'h7000)) 
    m__0_carry_i_2__29
       (.I0(\b_reg_reg[1]_0 ),
        .I1(\m_reg_reg[8]_2 [1]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(\m_reg_reg[8]_2 [2]),
        .O(\b_reg_reg[1]_1 [1]));
  LUT4 #(
    .INIT(16'hF777)) 
    m__0_carry_i_3__13
       (.I0(\b_reg_reg[1]_0 ),
        .I1(Q[0]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(Q[1]),
        .O(m__0_carry_i_3__13_n_0));
  LUT4 #(
    .INIT(16'hF777)) 
    m__0_carry_i_3__29
       (.I0(\b_reg_reg[1]_0 ),
        .I1(\m_reg_reg[8]_2 [0]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(\m_reg_reg[8]_2 [1]),
        .O(\b_reg_reg[1]_1 [0]));
  LUT4 #(
    .INIT(16'h7888)) 
    m__0_carry_i_7__13
       (.I0(\b_reg_reg[0]_0 ),
        .I1(Q[1]),
        .I2(\b_reg_reg[1]_0 ),
        .I3(Q[0]),
        .O(m__0_carry_i_7__13_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    m__0_carry_i_7__29
       (.I0(\b_reg_reg[0]_0 ),
        .I1(\m_reg_reg[8]_2 [1]),
        .I2(\b_reg_reg[1]_0 ),
        .I3(\m_reg_reg[8]_2 [0]),
        .O(\b_reg_reg[0]_1 ));
  FDRE \m_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D),
        .Q(\m_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \m_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry_n_7),
        .Q(\m_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \m_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry_n_6),
        .Q(\m_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \m_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry_n_5),
        .Q(\m_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \m_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry_n_4),
        .Q(\m_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \m_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry__0_n_7),
        .Q(\m_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \m_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry__0_n_6),
        .Q(\m_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \m_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry__0_n_5),
        .Q(\m_reg_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \m_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry__0_n_4),
        .Q(\m_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \m_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry__1_n_7),
        .Q(\m_reg_reg_n_0_[9] ),
        .R(1'b0));
  CARRY4 p_carry
       (.CI(1'b0),
        .CO({p_carry_n_0,p_carry_n_1,p_carry_n_2,p_carry_n_3}),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[3] ,\m_reg_reg_n_0_[2] ,\m_reg_reg_n_0_[1] ,\m_reg_reg_n_0_[0] }),
        .O({p_carry_n_4,p_carry_n_5,p_carry_n_6,p_carry_n_7}),
        .S({p_carry_i_1__13_n_0,p_carry_i_2__13_n_0,p_carry_i_3__13_n_0,p_carry_i_4__13_n_0}));
  CARRY4 p_carry__0
       (.CI(p_carry_n_0),
        .CO({p_carry__0_n_0,p_carry__0_n_1,p_carry__0_n_2,p_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[7] ,\m_reg_reg_n_0_[6] ,\m_reg_reg_n_0_[5] ,\m_reg_reg_n_0_[4] }),
        .O({p_carry__0_n_4,p_carry__0_n_5,p_carry__0_n_6,p_carry__0_n_7}),
        .S({p_carry__0_i_1__13_n_0,p_carry__0_i_2__13_n_0,p_carry__0_i_3__13_n_0,p_carry__0_i_4__13_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_1__13
       (.I0(\m_reg_reg_n_0_[7] ),
        .I1(\p_reg_reg[10]_2 [2]),
        .O(p_carry__0_i_1__13_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_2__13
       (.I0(\m_reg_reg_n_0_[6] ),
        .I1(\p_reg_reg[10]_2 [1]),
        .O(p_carry__0_i_2__13_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_3__13
       (.I0(\m_reg_reg_n_0_[5] ),
        .I1(\p_reg_reg[10]_2 [0]),
        .O(p_carry__0_i_3__13_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_4__13
       (.I0(\m_reg_reg_n_0_[4] ),
        .I1(O[3]),
        .O(p_carry__0_i_4__13_n_0));
  CARRY4 p_carry__1
       (.CI(p_carry__0_n_0),
        .CO({NLW_p_carry__1_CO_UNCONNECTED[3:2],p_carry__1_n_2,p_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,CO,\m_reg_reg_n_0_[8] }),
        .O({NLW_p_carry__1_O_UNCONNECTED[3],p_carry__1_n_5,p_carry__1_n_6,p_carry__1_n_7}),
        .S({1'b0,1'b1,p_carry__1_i_2__13_n_0,p_carry__1_i_3__13_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    p_carry__1_i_2__13
       (.I0(\m_reg_reg_n_0_[9] ),
        .I1(CO),
        .O(p_carry__1_i_2__13_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__1_i_3__13
       (.I0(\m_reg_reg_n_0_[8] ),
        .I1(\p_reg_reg[10]_2 [3]),
        .O(p_carry__1_i_3__13_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry_i_1__13
       (.I0(\m_reg_reg_n_0_[3] ),
        .I1(O[2]),
        .O(p_carry_i_1__13_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry_i_2__13
       (.I0(\m_reg_reg_n_0_[2] ),
        .I1(O[1]),
        .O(p_carry_i_2__13_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry_i_3__13
       (.I0(\m_reg_reg_n_0_[1] ),
        .I1(O[0]),
        .O(p_carry_i_3__13_n_0));
  LUT3 #(
    .INIT(8'h6A)) 
    p_carry_i_4__13
       (.I0(\m_reg_reg_n_0_[0] ),
        .I1(\p_reg_reg[3]_0 ),
        .I2(input_6_val_read_reg_932_pp0_iter1_reg_3[0]),
        .O(p_carry_i_4__13_n_0));
  FDRE \p_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry_n_7),
        .Q(\p_reg_reg[10]_1 [0]),
        .R(1'b0));
  FDRE \p_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__1_n_5),
        .Q(\p_reg_reg[10]_1 [10]),
        .R(1'b0));
  FDRE \p_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry_n_6),
        .Q(\p_reg_reg[10]_1 [1]),
        .R(1'b0));
  FDRE \p_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry_n_5),
        .Q(\p_reg_reg[10]_1 [2]),
        .R(1'b0));
  FDRE \p_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry_n_4),
        .Q(\p_reg_reg[10]_1 [3]),
        .R(1'b0));
  FDRE \p_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__0_n_7),
        .Q(\p_reg_reg[10]_1 [4]),
        .R(1'b0));
  FDRE \p_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__0_n_6),
        .Q(\p_reg_reg[10]_1 [5]),
        .R(1'b0));
  FDRE \p_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__0_n_5),
        .Q(\p_reg_reg[10]_1 [6]),
        .R(1'b0));
  FDRE \p_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__0_n_4),
        .Q(\p_reg_reg[10]_1 [7]),
        .R(1'b0));
  FDRE \p_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__1_n_7),
        .Q(\p_reg_reg[10]_1 [8]),
        .R(1'b0));
  FDRE \p_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__1_n_6),
        .Q(\p_reg_reg[10]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    tmp_product__0_carry__0_i_1__13
       (.I0(\p_reg_reg[3]_0 ),
        .I1(input_6_val_read_reg_932_pp0_iter1_reg_3[5]),
        .I2(tmp_product__0_carry__0),
        .I3(input_6_val_read_reg_932_pp0_iter1_reg_3[4]),
        .O(DI[3]));
  LUT4 #(
    .INIT(16'h7FFF)) 
    tmp_product__0_carry__0_i_1__29
       (.I0(\p_reg_reg[3]_0 ),
        .I1(input_6_val_read_reg_932_pp0_iter1_reg[4]),
        .I2(tmp_product__0_carry__0),
        .I3(input_6_val_read_reg_932_pp0_iter1_reg[3]),
        .O(\W1_6_2_int_reg_reg[0] [2]));
  LUT4 #(
    .INIT(16'h8777)) 
    tmp_product__0_carry__0_i_2__13
       (.I0(input_6_val_read_reg_932_pp0_iter1_reg_3[4]),
        .I1(tmp_product__0_carry__0),
        .I2(input_6_val_read_reg_932_pp0_iter1_reg_3[5]),
        .I3(\p_reg_reg[3]_0 ),
        .O(DI[2]));
  LUT4 #(
    .INIT(16'h7000)) 
    tmp_product__0_carry__0_i_3__13
       (.I0(tmp_product__0_carry__0),
        .I1(input_6_val_read_reg_932_pp0_iter1_reg_3[2]),
        .I2(\p_reg_reg[3]_0 ),
        .I3(input_6_val_read_reg_932_pp0_iter1_reg_3[3]),
        .O(DI[1]));
  LUT4 #(
    .INIT(16'h7000)) 
    tmp_product__0_carry__0_i_3__29
       (.I0(tmp_product__0_carry__0),
        .I1(input_6_val_read_reg_932_pp0_iter1_reg[1]),
        .I2(\p_reg_reg[3]_0 ),
        .I3(input_6_val_read_reg_932_pp0_iter1_reg[2]),
        .O(\W1_6_2_int_reg_reg[0] [1]));
  LUT4 #(
    .INIT(16'h7000)) 
    tmp_product__0_carry__0_i_4__13
       (.I0(tmp_product__0_carry__0),
        .I1(input_6_val_read_reg_932_pp0_iter1_reg_3[1]),
        .I2(\p_reg_reg[3]_0 ),
        .I3(input_6_val_read_reg_932_pp0_iter1_reg_3[2]),
        .O(DI[0]));
  LUT4 #(
    .INIT(16'h7000)) 
    tmp_product__0_carry__0_i_4__29
       (.I0(tmp_product__0_carry__0),
        .I1(input_6_val_read_reg_932_pp0_iter1_reg[0]),
        .I2(\p_reg_reg[3]_0 ),
        .I3(input_6_val_read_reg_932_pp0_iter1_reg[1]),
        .O(\W1_6_2_int_reg_reg[0] [0]));
  LUT4 #(
    .INIT(16'h8FFF)) 
    tmp_product__0_carry__0_i_5__13
       (.I0(input_6_val_read_reg_932_pp0_iter1_reg_3[4]),
        .I1(\p_reg_reg[3]_0 ),
        .I2(tmp_product__0_carry__0),
        .I3(input_6_val_read_reg_932_pp0_iter1_reg_3[5]),
        .O(S[3]));
  LUT5 #(
    .INIT(32'h93539F9F)) 
    tmp_product__0_carry__0_i_6__13
       (.I0(input_6_val_read_reg_932_pp0_iter1_reg_3[5]),
        .I1(input_6_val_read_reg_932_pp0_iter1_reg_3[4]),
        .I2(\p_reg_reg[3]_0 ),
        .I3(input_6_val_read_reg_932_pp0_iter1_reg_3[3]),
        .I4(tmp_product__0_carry__0),
        .O(S[2]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    tmp_product__0_carry__0_i_7__13
       (.I0(input_6_val_read_reg_932_pp0_iter1_reg_3[2]),
        .I1(input_6_val_read_reg_932_pp0_iter1_reg_3[3]),
        .I2(tmp_product__0_carry__0),
        .I3(input_6_val_read_reg_932_pp0_iter1_reg_3[4]),
        .I4(\p_reg_reg[3]_0 ),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    tmp_product__0_carry__0_i_8__13
       (.I0(input_6_val_read_reg_932_pp0_iter1_reg_3[1]),
        .I1(input_6_val_read_reg_932_pp0_iter1_reg_3[2]),
        .I2(tmp_product__0_carry__0),
        .I3(input_6_val_read_reg_932_pp0_iter1_reg_3[3]),
        .I4(\p_reg_reg[3]_0 ),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0" *) 
module bd_0_hls_inst_0_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_146
   (\b_reg_reg[1]_0 ,
    \b_reg_reg[0]_0 ,
    \W1_4_2_int_reg_reg[0] ,
    \b_reg_reg[0]_1 ,
    \b_reg_reg[0]_2 ,
    S,
    DI,
    \b_reg_reg[1]_1 ,
    \p_reg_reg[10]_0 ,
    W1_5_2_int_reg,
    ap_clk,
    CO,
    \m_reg_reg[4]_0 ,
    \m_reg_reg[8]_0 ,
    \m_reg_reg[8]_1 ,
    \p_reg_reg[3]_0 ,
    input_4_val_read_reg_937_pp0_iter1_reg,
    tmp_product__0_carry__0,
    \m_reg_reg[8]_2 ,
    input_4_val_read_reg_937_pp0_iter1_reg_2,
    Q,
    O,
    \p_reg_reg[10]_1 ,
    D);
  output \b_reg_reg[1]_0 ;
  output \b_reg_reg[0]_0 ;
  output [2:0]\W1_4_2_int_reg_reg[0] ;
  output [0:0]\b_reg_reg[0]_1 ;
  output [2:0]\b_reg_reg[0]_2 ;
  output [3:0]S;
  output [3:0]DI;
  output [2:0]\b_reg_reg[1]_1 ;
  output [10:0]\p_reg_reg[10]_0 ;
  input [1:0]W1_5_2_int_reg;
  input ap_clk;
  input [0:0]CO;
  input [2:0]\m_reg_reg[4]_0 ;
  input [0:0]\m_reg_reg[8]_0 ;
  input [3:0]\m_reg_reg[8]_1 ;
  input \p_reg_reg[3]_0 ;
  input [4:0]input_4_val_read_reg_937_pp0_iter1_reg;
  input tmp_product__0_carry__0;
  input [7:0]\m_reg_reg[8]_2 ;
  input [5:0]input_4_val_read_reg_937_pp0_iter1_reg_2;
  input [7:0]Q;
  input [3:0]O;
  input [3:0]\p_reg_reg[10]_1 ;
  input [0:0]D;

  wire [0:0]CO;
  wire [0:0]D;
  wire [3:0]DI;
  wire [3:0]O;
  wire [7:0]Q;
  wire [3:0]S;
  wire [2:0]\W1_4_2_int_reg_reg[0] ;
  wire [1:0]W1_5_2_int_reg;
  wire ap_clk;
  wire \b_reg_reg[0]_0 ;
  wire [0:0]\b_reg_reg[0]_1 ;
  wire [2:0]\b_reg_reg[0]_2 ;
  wire \b_reg_reg[1]_0 ;
  wire [2:0]\b_reg_reg[1]_1 ;
  wire [4:0]input_4_val_read_reg_937_pp0_iter1_reg;
  wire [5:0]input_4_val_read_reg_937_pp0_iter1_reg_2;
  wire m__0_carry__0_i_1__9_n_0;
  wire m__0_carry__0_i_3__9_n_0;
  wire m__0_carry__0_i_4__9_n_0;
  wire m__0_carry__0_n_0;
  wire m__0_carry__0_n_1;
  wire m__0_carry__0_n_2;
  wire m__0_carry__0_n_3;
  wire m__0_carry__0_n_4;
  wire m__0_carry__0_n_5;
  wire m__0_carry__0_n_6;
  wire m__0_carry__0_n_7;
  wire m__0_carry__1_n_7;
  wire m__0_carry_i_1__9_n_0;
  wire m__0_carry_i_2__9_n_0;
  wire m__0_carry_i_3__9_n_0;
  wire m__0_carry_i_7__9_n_0;
  wire m__0_carry_n_0;
  wire m__0_carry_n_1;
  wire m__0_carry_n_2;
  wire m__0_carry_n_3;
  wire m__0_carry_n_4;
  wire m__0_carry_n_5;
  wire m__0_carry_n_6;
  wire m__0_carry_n_7;
  wire [2:0]\m_reg_reg[4]_0 ;
  wire [0:0]\m_reg_reg[8]_0 ;
  wire [3:0]\m_reg_reg[8]_1 ;
  wire [7:0]\m_reg_reg[8]_2 ;
  wire \m_reg_reg_n_0_[0] ;
  wire \m_reg_reg_n_0_[1] ;
  wire \m_reg_reg_n_0_[2] ;
  wire \m_reg_reg_n_0_[3] ;
  wire \m_reg_reg_n_0_[4] ;
  wire \m_reg_reg_n_0_[5] ;
  wire \m_reg_reg_n_0_[6] ;
  wire \m_reg_reg_n_0_[7] ;
  wire \m_reg_reg_n_0_[8] ;
  wire \m_reg_reg_n_0_[9] ;
  wire p_carry__0_i_1__9_n_0;
  wire p_carry__0_i_2__9_n_0;
  wire p_carry__0_i_3__9_n_0;
  wire p_carry__0_i_4__9_n_0;
  wire p_carry__0_n_0;
  wire p_carry__0_n_1;
  wire p_carry__0_n_2;
  wire p_carry__0_n_3;
  wire p_carry__0_n_4;
  wire p_carry__0_n_5;
  wire p_carry__0_n_6;
  wire p_carry__0_n_7;
  wire p_carry__1_i_2__9_n_0;
  wire p_carry__1_i_3__9_n_0;
  wire p_carry__1_n_2;
  wire p_carry__1_n_3;
  wire p_carry__1_n_5;
  wire p_carry__1_n_6;
  wire p_carry__1_n_7;
  wire p_carry_i_1__9_n_0;
  wire p_carry_i_2__9_n_0;
  wire p_carry_i_3__9_n_0;
  wire p_carry_i_4__9_n_0;
  wire p_carry_n_0;
  wire p_carry_n_1;
  wire p_carry_n_2;
  wire p_carry_n_3;
  wire p_carry_n_4;
  wire p_carry_n_5;
  wire p_carry_n_6;
  wire p_carry_n_7;
  wire [10:0]\p_reg_reg[10]_0 ;
  wire [3:0]\p_reg_reg[10]_1 ;
  wire \p_reg_reg[3]_0 ;
  wire tmp_product__0_carry__0;
  wire [3:0]NLW_m__0_carry__1_CO_UNCONNECTED;
  wire [3:1]NLW_m__0_carry__1_O_UNCONNECTED;
  wire [3:2]NLW_p_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_p_carry__1_O_UNCONNECTED;

  FDRE \b_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(W1_5_2_int_reg[0]),
        .Q(\b_reg_reg[0]_0 ),
        .R(1'b0));
  FDRE \b_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(W1_5_2_int_reg[1]),
        .Q(\b_reg_reg[1]_0 ),
        .R(1'b0));
  CARRY4 m__0_carry
       (.CI(1'b0),
        .CO({m__0_carry_n_0,m__0_carry_n_1,m__0_carry_n_2,m__0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({m__0_carry_i_1__9_n_0,m__0_carry_i_2__9_n_0,m__0_carry_i_3__9_n_0,1'b0}),
        .O({m__0_carry_n_4,m__0_carry_n_5,m__0_carry_n_6,m__0_carry_n_7}),
        .S({\m_reg_reg[4]_0 ,m__0_carry_i_7__9_n_0}));
  CARRY4 m__0_carry__0
       (.CI(m__0_carry_n_0),
        .CO({m__0_carry__0_n_0,m__0_carry__0_n_1,m__0_carry__0_n_2,m__0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({m__0_carry__0_i_1__9_n_0,\m_reg_reg[8]_0 ,m__0_carry__0_i_3__9_n_0,m__0_carry__0_i_4__9_n_0}),
        .O({m__0_carry__0_n_4,m__0_carry__0_n_5,m__0_carry__0_n_6,m__0_carry__0_n_7}),
        .S(\m_reg_reg[8]_1 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    m__0_carry__0_i_1__25
       (.I0(\b_reg_reg[0]_0 ),
        .I1(\m_reg_reg[8]_2 [7]),
        .I2(\b_reg_reg[1]_0 ),
        .I3(\m_reg_reg[8]_2 [6]),
        .O(\b_reg_reg[0]_2 [2]));
  LUT4 #(
    .INIT(16'h7FFF)) 
    m__0_carry__0_i_1__9
       (.I0(\b_reg_reg[0]_0 ),
        .I1(Q[7]),
        .I2(\b_reg_reg[1]_0 ),
        .I3(Q[6]),
        .O(m__0_carry__0_i_1__9_n_0));
  LUT4 #(
    .INIT(16'h7000)) 
    m__0_carry__0_i_3__25
       (.I0(\b_reg_reg[1]_0 ),
        .I1(\m_reg_reg[8]_2 [4]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(\m_reg_reg[8]_2 [5]),
        .O(\b_reg_reg[0]_2 [1]));
  LUT4 #(
    .INIT(16'h7000)) 
    m__0_carry__0_i_3__9
       (.I0(\b_reg_reg[1]_0 ),
        .I1(Q[4]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(Q[5]),
        .O(m__0_carry__0_i_3__9_n_0));
  LUT4 #(
    .INIT(16'h7000)) 
    m__0_carry__0_i_4__25
       (.I0(\b_reg_reg[1]_0 ),
        .I1(\m_reg_reg[8]_2 [3]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(\m_reg_reg[8]_2 [4]),
        .O(\b_reg_reg[0]_2 [0]));
  LUT4 #(
    .INIT(16'h7000)) 
    m__0_carry__0_i_4__9
       (.I0(\b_reg_reg[1]_0 ),
        .I1(Q[3]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(Q[4]),
        .O(m__0_carry__0_i_4__9_n_0));
  CARRY4 m__0_carry__1
       (.CI(m__0_carry__0_n_0),
        .CO(NLW_m__0_carry__1_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_m__0_carry__1_O_UNCONNECTED[3:1],m__0_carry__1_n_7}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT4 #(
    .INIT(16'h7000)) 
    m__0_carry_i_1__25
       (.I0(\b_reg_reg[1]_0 ),
        .I1(\m_reg_reg[8]_2 [2]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(\m_reg_reg[8]_2 [3]),
        .O(\b_reg_reg[1]_1 [2]));
  LUT4 #(
    .INIT(16'h7000)) 
    m__0_carry_i_1__9
       (.I0(\b_reg_reg[1]_0 ),
        .I1(Q[2]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(Q[3]),
        .O(m__0_carry_i_1__9_n_0));
  LUT4 #(
    .INIT(16'h7000)) 
    m__0_carry_i_2__25
       (.I0(\b_reg_reg[1]_0 ),
        .I1(\m_reg_reg[8]_2 [1]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(\m_reg_reg[8]_2 [2]),
        .O(\b_reg_reg[1]_1 [1]));
  LUT4 #(
    .INIT(16'h7000)) 
    m__0_carry_i_2__9
       (.I0(\b_reg_reg[1]_0 ),
        .I1(Q[1]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(Q[2]),
        .O(m__0_carry_i_2__9_n_0));
  LUT4 #(
    .INIT(16'hF777)) 
    m__0_carry_i_3__25
       (.I0(\b_reg_reg[1]_0 ),
        .I1(\m_reg_reg[8]_2 [0]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(\m_reg_reg[8]_2 [1]),
        .O(\b_reg_reg[1]_1 [0]));
  LUT4 #(
    .INIT(16'hF777)) 
    m__0_carry_i_3__9
       (.I0(\b_reg_reg[1]_0 ),
        .I1(Q[0]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(Q[1]),
        .O(m__0_carry_i_3__9_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    m__0_carry_i_7__25
       (.I0(\b_reg_reg[0]_0 ),
        .I1(\m_reg_reg[8]_2 [1]),
        .I2(\b_reg_reg[1]_0 ),
        .I3(\m_reg_reg[8]_2 [0]),
        .O(\b_reg_reg[0]_1 ));
  LUT4 #(
    .INIT(16'h7888)) 
    m__0_carry_i_7__9
       (.I0(\b_reg_reg[0]_0 ),
        .I1(Q[1]),
        .I2(\b_reg_reg[1]_0 ),
        .I3(Q[0]),
        .O(m__0_carry_i_7__9_n_0));
  FDRE \m_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D),
        .Q(\m_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \m_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry_n_7),
        .Q(\m_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \m_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry_n_6),
        .Q(\m_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \m_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry_n_5),
        .Q(\m_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \m_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry_n_4),
        .Q(\m_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \m_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry__0_n_7),
        .Q(\m_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \m_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry__0_n_6),
        .Q(\m_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \m_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry__0_n_5),
        .Q(\m_reg_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \m_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry__0_n_4),
        .Q(\m_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \m_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry__1_n_7),
        .Q(\m_reg_reg_n_0_[9] ),
        .R(1'b0));
  CARRY4 p_carry
       (.CI(1'b0),
        .CO({p_carry_n_0,p_carry_n_1,p_carry_n_2,p_carry_n_3}),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[3] ,\m_reg_reg_n_0_[2] ,\m_reg_reg_n_0_[1] ,\m_reg_reg_n_0_[0] }),
        .O({p_carry_n_4,p_carry_n_5,p_carry_n_6,p_carry_n_7}),
        .S({p_carry_i_1__9_n_0,p_carry_i_2__9_n_0,p_carry_i_3__9_n_0,p_carry_i_4__9_n_0}));
  CARRY4 p_carry__0
       (.CI(p_carry_n_0),
        .CO({p_carry__0_n_0,p_carry__0_n_1,p_carry__0_n_2,p_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[7] ,\m_reg_reg_n_0_[6] ,\m_reg_reg_n_0_[5] ,\m_reg_reg_n_0_[4] }),
        .O({p_carry__0_n_4,p_carry__0_n_5,p_carry__0_n_6,p_carry__0_n_7}),
        .S({p_carry__0_i_1__9_n_0,p_carry__0_i_2__9_n_0,p_carry__0_i_3__9_n_0,p_carry__0_i_4__9_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_1__9
       (.I0(\m_reg_reg_n_0_[7] ),
        .I1(\p_reg_reg[10]_1 [2]),
        .O(p_carry__0_i_1__9_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_2__9
       (.I0(\m_reg_reg_n_0_[6] ),
        .I1(\p_reg_reg[10]_1 [1]),
        .O(p_carry__0_i_2__9_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_3__9
       (.I0(\m_reg_reg_n_0_[5] ),
        .I1(\p_reg_reg[10]_1 [0]),
        .O(p_carry__0_i_3__9_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_4__9
       (.I0(\m_reg_reg_n_0_[4] ),
        .I1(O[3]),
        .O(p_carry__0_i_4__9_n_0));
  CARRY4 p_carry__1
       (.CI(p_carry__0_n_0),
        .CO({NLW_p_carry__1_CO_UNCONNECTED[3:2],p_carry__1_n_2,p_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,CO,\m_reg_reg_n_0_[8] }),
        .O({NLW_p_carry__1_O_UNCONNECTED[3],p_carry__1_n_5,p_carry__1_n_6,p_carry__1_n_7}),
        .S({1'b0,1'b1,p_carry__1_i_2__9_n_0,p_carry__1_i_3__9_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    p_carry__1_i_2__9
       (.I0(\m_reg_reg_n_0_[9] ),
        .I1(CO),
        .O(p_carry__1_i_2__9_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__1_i_3__9
       (.I0(\m_reg_reg_n_0_[8] ),
        .I1(\p_reg_reg[10]_1 [3]),
        .O(p_carry__1_i_3__9_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry_i_1__9
       (.I0(\m_reg_reg_n_0_[3] ),
        .I1(O[2]),
        .O(p_carry_i_1__9_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry_i_2__9
       (.I0(\m_reg_reg_n_0_[2] ),
        .I1(O[1]),
        .O(p_carry_i_2__9_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry_i_3__9
       (.I0(\m_reg_reg_n_0_[1] ),
        .I1(O[0]),
        .O(p_carry_i_3__9_n_0));
  LUT3 #(
    .INIT(8'h6A)) 
    p_carry_i_4__9
       (.I0(\m_reg_reg_n_0_[0] ),
        .I1(\p_reg_reg[3]_0 ),
        .I2(input_4_val_read_reg_937_pp0_iter1_reg_2[0]),
        .O(p_carry_i_4__9_n_0));
  FDRE \p_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry_n_7),
        .Q(\p_reg_reg[10]_0 [0]),
        .R(1'b0));
  FDRE \p_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__1_n_5),
        .Q(\p_reg_reg[10]_0 [10]),
        .R(1'b0));
  FDRE \p_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry_n_6),
        .Q(\p_reg_reg[10]_0 [1]),
        .R(1'b0));
  FDRE \p_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry_n_5),
        .Q(\p_reg_reg[10]_0 [2]),
        .R(1'b0));
  FDRE \p_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry_n_4),
        .Q(\p_reg_reg[10]_0 [3]),
        .R(1'b0));
  FDRE \p_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__0_n_7),
        .Q(\p_reg_reg[10]_0 [4]),
        .R(1'b0));
  FDRE \p_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__0_n_6),
        .Q(\p_reg_reg[10]_0 [5]),
        .R(1'b0));
  FDRE \p_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__0_n_5),
        .Q(\p_reg_reg[10]_0 [6]),
        .R(1'b0));
  FDRE \p_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__0_n_4),
        .Q(\p_reg_reg[10]_0 [7]),
        .R(1'b0));
  FDRE \p_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__1_n_7),
        .Q(\p_reg_reg[10]_0 [8]),
        .R(1'b0));
  FDRE \p_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__1_n_6),
        .Q(\p_reg_reg[10]_0 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    tmp_product__0_carry__0_i_1__25
       (.I0(\p_reg_reg[3]_0 ),
        .I1(input_4_val_read_reg_937_pp0_iter1_reg[4]),
        .I2(tmp_product__0_carry__0),
        .I3(input_4_val_read_reg_937_pp0_iter1_reg[3]),
        .O(\W1_4_2_int_reg_reg[0] [2]));
  LUT4 #(
    .INIT(16'h7FFF)) 
    tmp_product__0_carry__0_i_1__9
       (.I0(\p_reg_reg[3]_0 ),
        .I1(input_4_val_read_reg_937_pp0_iter1_reg_2[5]),
        .I2(tmp_product__0_carry__0),
        .I3(input_4_val_read_reg_937_pp0_iter1_reg_2[4]),
        .O(DI[3]));
  LUT4 #(
    .INIT(16'h8777)) 
    tmp_product__0_carry__0_i_2__9
       (.I0(input_4_val_read_reg_937_pp0_iter1_reg_2[4]),
        .I1(tmp_product__0_carry__0),
        .I2(input_4_val_read_reg_937_pp0_iter1_reg_2[5]),
        .I3(\p_reg_reg[3]_0 ),
        .O(DI[2]));
  LUT4 #(
    .INIT(16'h7000)) 
    tmp_product__0_carry__0_i_3__25
       (.I0(tmp_product__0_carry__0),
        .I1(input_4_val_read_reg_937_pp0_iter1_reg[1]),
        .I2(\p_reg_reg[3]_0 ),
        .I3(input_4_val_read_reg_937_pp0_iter1_reg[2]),
        .O(\W1_4_2_int_reg_reg[0] [1]));
  LUT4 #(
    .INIT(16'h7000)) 
    tmp_product__0_carry__0_i_3__9
       (.I0(tmp_product__0_carry__0),
        .I1(input_4_val_read_reg_937_pp0_iter1_reg_2[2]),
        .I2(\p_reg_reg[3]_0 ),
        .I3(input_4_val_read_reg_937_pp0_iter1_reg_2[3]),
        .O(DI[1]));
  LUT4 #(
    .INIT(16'h7000)) 
    tmp_product__0_carry__0_i_4__25
       (.I0(tmp_product__0_carry__0),
        .I1(input_4_val_read_reg_937_pp0_iter1_reg[0]),
        .I2(\p_reg_reg[3]_0 ),
        .I3(input_4_val_read_reg_937_pp0_iter1_reg[1]),
        .O(\W1_4_2_int_reg_reg[0] [0]));
  LUT4 #(
    .INIT(16'h7000)) 
    tmp_product__0_carry__0_i_4__9
       (.I0(tmp_product__0_carry__0),
        .I1(input_4_val_read_reg_937_pp0_iter1_reg_2[1]),
        .I2(\p_reg_reg[3]_0 ),
        .I3(input_4_val_read_reg_937_pp0_iter1_reg_2[2]),
        .O(DI[0]));
  LUT4 #(
    .INIT(16'h8FFF)) 
    tmp_product__0_carry__0_i_5__9
       (.I0(input_4_val_read_reg_937_pp0_iter1_reg_2[4]),
        .I1(\p_reg_reg[3]_0 ),
        .I2(tmp_product__0_carry__0),
        .I3(input_4_val_read_reg_937_pp0_iter1_reg_2[5]),
        .O(S[3]));
  LUT5 #(
    .INIT(32'h93539F9F)) 
    tmp_product__0_carry__0_i_6__9
       (.I0(input_4_val_read_reg_937_pp0_iter1_reg_2[5]),
        .I1(input_4_val_read_reg_937_pp0_iter1_reg_2[4]),
        .I2(\p_reg_reg[3]_0 ),
        .I3(input_4_val_read_reg_937_pp0_iter1_reg_2[3]),
        .I4(tmp_product__0_carry__0),
        .O(S[2]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    tmp_product__0_carry__0_i_7__9
       (.I0(input_4_val_read_reg_937_pp0_iter1_reg_2[2]),
        .I1(input_4_val_read_reg_937_pp0_iter1_reg_2[3]),
        .I2(tmp_product__0_carry__0),
        .I3(input_4_val_read_reg_937_pp0_iter1_reg_2[4]),
        .I4(\p_reg_reg[3]_0 ),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    tmp_product__0_carry__0_i_8__9
       (.I0(input_4_val_read_reg_937_pp0_iter1_reg_2[1]),
        .I1(input_4_val_read_reg_937_pp0_iter1_reg_2[2]),
        .I2(tmp_product__0_carry__0),
        .I3(input_4_val_read_reg_937_pp0_iter1_reg_2[3]),
        .I4(\p_reg_reg[3]_0 ),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0" *) 
module bd_0_hls_inst_0_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_147
   (\b_reg_reg[1]_0 ,
    \b_reg_reg[0]_0 ,
    \W1_2_2_int_reg_reg[0] ,
    \b_reg_reg[0]_1 ,
    \b_reg_reg[0]_2 ,
    S,
    DI,
    \b_reg_reg[1]_1 ,
    \p_reg_reg[10]_0 ,
    W1_3_2_int_reg,
    ap_clk,
    CO,
    \m_reg_reg[4]_0 ,
    \m_reg_reg[8]_0 ,
    \m_reg_reg[8]_1 ,
    \p_reg_reg[3]_0 ,
    input_2_val_read_reg_942_pp0_iter1_reg,
    tmp_product__0_carry__0,
    \m_reg_reg[8]_2 ,
    input_2_val_read_reg_942_pp0_iter1_reg_1,
    Q,
    O,
    \p_reg_reg[10]_1 ,
    D);
  output \b_reg_reg[1]_0 ;
  output \b_reg_reg[0]_0 ;
  output [2:0]\W1_2_2_int_reg_reg[0] ;
  output [0:0]\b_reg_reg[0]_1 ;
  output [2:0]\b_reg_reg[0]_2 ;
  output [3:0]S;
  output [3:0]DI;
  output [2:0]\b_reg_reg[1]_1 ;
  output [10:0]\p_reg_reg[10]_0 ;
  input [1:0]W1_3_2_int_reg;
  input ap_clk;
  input [0:0]CO;
  input [2:0]\m_reg_reg[4]_0 ;
  input [0:0]\m_reg_reg[8]_0 ;
  input [3:0]\m_reg_reg[8]_1 ;
  input \p_reg_reg[3]_0 ;
  input [4:0]input_2_val_read_reg_942_pp0_iter1_reg;
  input tmp_product__0_carry__0;
  input [7:0]\m_reg_reg[8]_2 ;
  input [5:0]input_2_val_read_reg_942_pp0_iter1_reg_1;
  input [7:0]Q;
  input [3:0]O;
  input [3:0]\p_reg_reg[10]_1 ;
  input [0:0]D;

  wire [0:0]CO;
  wire [0:0]D;
  wire [3:0]DI;
  wire [3:0]O;
  wire [7:0]Q;
  wire [3:0]S;
  wire [2:0]\W1_2_2_int_reg_reg[0] ;
  wire [1:0]W1_3_2_int_reg;
  wire ap_clk;
  wire \b_reg_reg[0]_0 ;
  wire [0:0]\b_reg_reg[0]_1 ;
  wire [2:0]\b_reg_reg[0]_2 ;
  wire \b_reg_reg[1]_0 ;
  wire [2:0]\b_reg_reg[1]_1 ;
  wire [4:0]input_2_val_read_reg_942_pp0_iter1_reg;
  wire [5:0]input_2_val_read_reg_942_pp0_iter1_reg_1;
  wire m__0_carry__0_i_1__5_n_0;
  wire m__0_carry__0_i_3__5_n_0;
  wire m__0_carry__0_i_4__5_n_0;
  wire m__0_carry__0_n_0;
  wire m__0_carry__0_n_1;
  wire m__0_carry__0_n_2;
  wire m__0_carry__0_n_3;
  wire m__0_carry__0_n_4;
  wire m__0_carry__0_n_5;
  wire m__0_carry__0_n_6;
  wire m__0_carry__0_n_7;
  wire m__0_carry__1_n_7;
  wire m__0_carry_i_1__5_n_0;
  wire m__0_carry_i_2__5_n_0;
  wire m__0_carry_i_3__5_n_0;
  wire m__0_carry_i_7__5_n_0;
  wire m__0_carry_n_0;
  wire m__0_carry_n_1;
  wire m__0_carry_n_2;
  wire m__0_carry_n_3;
  wire m__0_carry_n_4;
  wire m__0_carry_n_5;
  wire m__0_carry_n_6;
  wire m__0_carry_n_7;
  wire [2:0]\m_reg_reg[4]_0 ;
  wire [0:0]\m_reg_reg[8]_0 ;
  wire [3:0]\m_reg_reg[8]_1 ;
  wire [7:0]\m_reg_reg[8]_2 ;
  wire \m_reg_reg_n_0_[0] ;
  wire \m_reg_reg_n_0_[1] ;
  wire \m_reg_reg_n_0_[2] ;
  wire \m_reg_reg_n_0_[3] ;
  wire \m_reg_reg_n_0_[4] ;
  wire \m_reg_reg_n_0_[5] ;
  wire \m_reg_reg_n_0_[6] ;
  wire \m_reg_reg_n_0_[7] ;
  wire \m_reg_reg_n_0_[8] ;
  wire \m_reg_reg_n_0_[9] ;
  wire p_carry__0_i_1__5_n_0;
  wire p_carry__0_i_2__5_n_0;
  wire p_carry__0_i_3__5_n_0;
  wire p_carry__0_i_4__5_n_0;
  wire p_carry__0_n_0;
  wire p_carry__0_n_1;
  wire p_carry__0_n_2;
  wire p_carry__0_n_3;
  wire p_carry__0_n_4;
  wire p_carry__0_n_5;
  wire p_carry__0_n_6;
  wire p_carry__0_n_7;
  wire p_carry__1_i_2__5_n_0;
  wire p_carry__1_i_3__5_n_0;
  wire p_carry__1_n_2;
  wire p_carry__1_n_3;
  wire p_carry__1_n_5;
  wire p_carry__1_n_6;
  wire p_carry__1_n_7;
  wire p_carry_i_1__5_n_0;
  wire p_carry_i_2__5_n_0;
  wire p_carry_i_3__5_n_0;
  wire p_carry_i_4__5_n_0;
  wire p_carry_n_0;
  wire p_carry_n_1;
  wire p_carry_n_2;
  wire p_carry_n_3;
  wire p_carry_n_4;
  wire p_carry_n_5;
  wire p_carry_n_6;
  wire p_carry_n_7;
  wire [10:0]\p_reg_reg[10]_0 ;
  wire [3:0]\p_reg_reg[10]_1 ;
  wire \p_reg_reg[3]_0 ;
  wire tmp_product__0_carry__0;
  wire [3:0]NLW_m__0_carry__1_CO_UNCONNECTED;
  wire [3:1]NLW_m__0_carry__1_O_UNCONNECTED;
  wire [3:2]NLW_p_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_p_carry__1_O_UNCONNECTED;

  FDRE \b_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(W1_3_2_int_reg[0]),
        .Q(\b_reg_reg[0]_0 ),
        .R(1'b0));
  FDRE \b_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(W1_3_2_int_reg[1]),
        .Q(\b_reg_reg[1]_0 ),
        .R(1'b0));
  CARRY4 m__0_carry
       (.CI(1'b0),
        .CO({m__0_carry_n_0,m__0_carry_n_1,m__0_carry_n_2,m__0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({m__0_carry_i_1__5_n_0,m__0_carry_i_2__5_n_0,m__0_carry_i_3__5_n_0,1'b0}),
        .O({m__0_carry_n_4,m__0_carry_n_5,m__0_carry_n_6,m__0_carry_n_7}),
        .S({\m_reg_reg[4]_0 ,m__0_carry_i_7__5_n_0}));
  CARRY4 m__0_carry__0
       (.CI(m__0_carry_n_0),
        .CO({m__0_carry__0_n_0,m__0_carry__0_n_1,m__0_carry__0_n_2,m__0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({m__0_carry__0_i_1__5_n_0,\m_reg_reg[8]_0 ,m__0_carry__0_i_3__5_n_0,m__0_carry__0_i_4__5_n_0}),
        .O({m__0_carry__0_n_4,m__0_carry__0_n_5,m__0_carry__0_n_6,m__0_carry__0_n_7}),
        .S(\m_reg_reg[8]_1 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    m__0_carry__0_i_1__21
       (.I0(\b_reg_reg[0]_0 ),
        .I1(\m_reg_reg[8]_2 [7]),
        .I2(\b_reg_reg[1]_0 ),
        .I3(\m_reg_reg[8]_2 [6]),
        .O(\b_reg_reg[0]_2 [2]));
  LUT4 #(
    .INIT(16'h7FFF)) 
    m__0_carry__0_i_1__5
       (.I0(\b_reg_reg[0]_0 ),
        .I1(Q[7]),
        .I2(\b_reg_reg[1]_0 ),
        .I3(Q[6]),
        .O(m__0_carry__0_i_1__5_n_0));
  LUT4 #(
    .INIT(16'h7000)) 
    m__0_carry__0_i_3__21
       (.I0(\b_reg_reg[1]_0 ),
        .I1(\m_reg_reg[8]_2 [4]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(\m_reg_reg[8]_2 [5]),
        .O(\b_reg_reg[0]_2 [1]));
  LUT4 #(
    .INIT(16'h7000)) 
    m__0_carry__0_i_3__5
       (.I0(\b_reg_reg[1]_0 ),
        .I1(Q[4]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(Q[5]),
        .O(m__0_carry__0_i_3__5_n_0));
  LUT4 #(
    .INIT(16'h7000)) 
    m__0_carry__0_i_4__21
       (.I0(\b_reg_reg[1]_0 ),
        .I1(\m_reg_reg[8]_2 [3]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(\m_reg_reg[8]_2 [4]),
        .O(\b_reg_reg[0]_2 [0]));
  LUT4 #(
    .INIT(16'h7000)) 
    m__0_carry__0_i_4__5
       (.I0(\b_reg_reg[1]_0 ),
        .I1(Q[3]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(Q[4]),
        .O(m__0_carry__0_i_4__5_n_0));
  CARRY4 m__0_carry__1
       (.CI(m__0_carry__0_n_0),
        .CO(NLW_m__0_carry__1_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_m__0_carry__1_O_UNCONNECTED[3:1],m__0_carry__1_n_7}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT4 #(
    .INIT(16'h7000)) 
    m__0_carry_i_1__21
       (.I0(\b_reg_reg[1]_0 ),
        .I1(\m_reg_reg[8]_2 [2]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(\m_reg_reg[8]_2 [3]),
        .O(\b_reg_reg[1]_1 [2]));
  LUT4 #(
    .INIT(16'h7000)) 
    m__0_carry_i_1__5
       (.I0(\b_reg_reg[1]_0 ),
        .I1(Q[2]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(Q[3]),
        .O(m__0_carry_i_1__5_n_0));
  LUT4 #(
    .INIT(16'h7000)) 
    m__0_carry_i_2__21
       (.I0(\b_reg_reg[1]_0 ),
        .I1(\m_reg_reg[8]_2 [1]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(\m_reg_reg[8]_2 [2]),
        .O(\b_reg_reg[1]_1 [1]));
  LUT4 #(
    .INIT(16'h7000)) 
    m__0_carry_i_2__5
       (.I0(\b_reg_reg[1]_0 ),
        .I1(Q[1]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(Q[2]),
        .O(m__0_carry_i_2__5_n_0));
  LUT4 #(
    .INIT(16'hF777)) 
    m__0_carry_i_3__21
       (.I0(\b_reg_reg[1]_0 ),
        .I1(\m_reg_reg[8]_2 [0]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(\m_reg_reg[8]_2 [1]),
        .O(\b_reg_reg[1]_1 [0]));
  LUT4 #(
    .INIT(16'hF777)) 
    m__0_carry_i_3__5
       (.I0(\b_reg_reg[1]_0 ),
        .I1(Q[0]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(Q[1]),
        .O(m__0_carry_i_3__5_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    m__0_carry_i_7__21
       (.I0(\b_reg_reg[0]_0 ),
        .I1(\m_reg_reg[8]_2 [1]),
        .I2(\b_reg_reg[1]_0 ),
        .I3(\m_reg_reg[8]_2 [0]),
        .O(\b_reg_reg[0]_1 ));
  LUT4 #(
    .INIT(16'h7888)) 
    m__0_carry_i_7__5
       (.I0(\b_reg_reg[0]_0 ),
        .I1(Q[1]),
        .I2(\b_reg_reg[1]_0 ),
        .I3(Q[0]),
        .O(m__0_carry_i_7__5_n_0));
  FDRE \m_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D),
        .Q(\m_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \m_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry_n_7),
        .Q(\m_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \m_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry_n_6),
        .Q(\m_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \m_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry_n_5),
        .Q(\m_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \m_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry_n_4),
        .Q(\m_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \m_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry__0_n_7),
        .Q(\m_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \m_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry__0_n_6),
        .Q(\m_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \m_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry__0_n_5),
        .Q(\m_reg_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \m_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry__0_n_4),
        .Q(\m_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \m_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry__1_n_7),
        .Q(\m_reg_reg_n_0_[9] ),
        .R(1'b0));
  CARRY4 p_carry
       (.CI(1'b0),
        .CO({p_carry_n_0,p_carry_n_1,p_carry_n_2,p_carry_n_3}),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[3] ,\m_reg_reg_n_0_[2] ,\m_reg_reg_n_0_[1] ,\m_reg_reg_n_0_[0] }),
        .O({p_carry_n_4,p_carry_n_5,p_carry_n_6,p_carry_n_7}),
        .S({p_carry_i_1__5_n_0,p_carry_i_2__5_n_0,p_carry_i_3__5_n_0,p_carry_i_4__5_n_0}));
  CARRY4 p_carry__0
       (.CI(p_carry_n_0),
        .CO({p_carry__0_n_0,p_carry__0_n_1,p_carry__0_n_2,p_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[7] ,\m_reg_reg_n_0_[6] ,\m_reg_reg_n_0_[5] ,\m_reg_reg_n_0_[4] }),
        .O({p_carry__0_n_4,p_carry__0_n_5,p_carry__0_n_6,p_carry__0_n_7}),
        .S({p_carry__0_i_1__5_n_0,p_carry__0_i_2__5_n_0,p_carry__0_i_3__5_n_0,p_carry__0_i_4__5_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_1__5
       (.I0(\m_reg_reg_n_0_[7] ),
        .I1(\p_reg_reg[10]_1 [2]),
        .O(p_carry__0_i_1__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_2__5
       (.I0(\m_reg_reg_n_0_[6] ),
        .I1(\p_reg_reg[10]_1 [1]),
        .O(p_carry__0_i_2__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_3__5
       (.I0(\m_reg_reg_n_0_[5] ),
        .I1(\p_reg_reg[10]_1 [0]),
        .O(p_carry__0_i_3__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_4__5
       (.I0(\m_reg_reg_n_0_[4] ),
        .I1(O[3]),
        .O(p_carry__0_i_4__5_n_0));
  CARRY4 p_carry__1
       (.CI(p_carry__0_n_0),
        .CO({NLW_p_carry__1_CO_UNCONNECTED[3:2],p_carry__1_n_2,p_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,CO,\m_reg_reg_n_0_[8] }),
        .O({NLW_p_carry__1_O_UNCONNECTED[3],p_carry__1_n_5,p_carry__1_n_6,p_carry__1_n_7}),
        .S({1'b0,1'b1,p_carry__1_i_2__5_n_0,p_carry__1_i_3__5_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    p_carry__1_i_2__5
       (.I0(\m_reg_reg_n_0_[9] ),
        .I1(CO),
        .O(p_carry__1_i_2__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__1_i_3__5
       (.I0(\m_reg_reg_n_0_[8] ),
        .I1(\p_reg_reg[10]_1 [3]),
        .O(p_carry__1_i_3__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry_i_1__5
       (.I0(\m_reg_reg_n_0_[3] ),
        .I1(O[2]),
        .O(p_carry_i_1__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry_i_2__5
       (.I0(\m_reg_reg_n_0_[2] ),
        .I1(O[1]),
        .O(p_carry_i_2__5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry_i_3__5
       (.I0(\m_reg_reg_n_0_[1] ),
        .I1(O[0]),
        .O(p_carry_i_3__5_n_0));
  LUT3 #(
    .INIT(8'h6A)) 
    p_carry_i_4__5
       (.I0(\m_reg_reg_n_0_[0] ),
        .I1(\p_reg_reg[3]_0 ),
        .I2(input_2_val_read_reg_942_pp0_iter1_reg_1[0]),
        .O(p_carry_i_4__5_n_0));
  FDRE \p_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry_n_7),
        .Q(\p_reg_reg[10]_0 [0]),
        .R(1'b0));
  FDRE \p_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__1_n_5),
        .Q(\p_reg_reg[10]_0 [10]),
        .R(1'b0));
  FDRE \p_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry_n_6),
        .Q(\p_reg_reg[10]_0 [1]),
        .R(1'b0));
  FDRE \p_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry_n_5),
        .Q(\p_reg_reg[10]_0 [2]),
        .R(1'b0));
  FDRE \p_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry_n_4),
        .Q(\p_reg_reg[10]_0 [3]),
        .R(1'b0));
  FDRE \p_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__0_n_7),
        .Q(\p_reg_reg[10]_0 [4]),
        .R(1'b0));
  FDRE \p_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__0_n_6),
        .Q(\p_reg_reg[10]_0 [5]),
        .R(1'b0));
  FDRE \p_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__0_n_5),
        .Q(\p_reg_reg[10]_0 [6]),
        .R(1'b0));
  FDRE \p_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__0_n_4),
        .Q(\p_reg_reg[10]_0 [7]),
        .R(1'b0));
  FDRE \p_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__1_n_7),
        .Q(\p_reg_reg[10]_0 [8]),
        .R(1'b0));
  FDRE \p_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__1_n_6),
        .Q(\p_reg_reg[10]_0 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    tmp_product__0_carry__0_i_1__21
       (.I0(\p_reg_reg[3]_0 ),
        .I1(input_2_val_read_reg_942_pp0_iter1_reg[4]),
        .I2(tmp_product__0_carry__0),
        .I3(input_2_val_read_reg_942_pp0_iter1_reg[3]),
        .O(\W1_2_2_int_reg_reg[0] [2]));
  LUT4 #(
    .INIT(16'h7FFF)) 
    tmp_product__0_carry__0_i_1__5
       (.I0(\p_reg_reg[3]_0 ),
        .I1(input_2_val_read_reg_942_pp0_iter1_reg_1[5]),
        .I2(tmp_product__0_carry__0),
        .I3(input_2_val_read_reg_942_pp0_iter1_reg_1[4]),
        .O(DI[3]));
  LUT4 #(
    .INIT(16'h8777)) 
    tmp_product__0_carry__0_i_2__5
       (.I0(input_2_val_read_reg_942_pp0_iter1_reg_1[4]),
        .I1(tmp_product__0_carry__0),
        .I2(input_2_val_read_reg_942_pp0_iter1_reg_1[5]),
        .I3(\p_reg_reg[3]_0 ),
        .O(DI[2]));
  LUT4 #(
    .INIT(16'h7000)) 
    tmp_product__0_carry__0_i_3__21
       (.I0(tmp_product__0_carry__0),
        .I1(input_2_val_read_reg_942_pp0_iter1_reg[1]),
        .I2(\p_reg_reg[3]_0 ),
        .I3(input_2_val_read_reg_942_pp0_iter1_reg[2]),
        .O(\W1_2_2_int_reg_reg[0] [1]));
  LUT4 #(
    .INIT(16'h7000)) 
    tmp_product__0_carry__0_i_3__5
       (.I0(tmp_product__0_carry__0),
        .I1(input_2_val_read_reg_942_pp0_iter1_reg_1[2]),
        .I2(\p_reg_reg[3]_0 ),
        .I3(input_2_val_read_reg_942_pp0_iter1_reg_1[3]),
        .O(DI[1]));
  LUT4 #(
    .INIT(16'h7000)) 
    tmp_product__0_carry__0_i_4__21
       (.I0(tmp_product__0_carry__0),
        .I1(input_2_val_read_reg_942_pp0_iter1_reg[0]),
        .I2(\p_reg_reg[3]_0 ),
        .I3(input_2_val_read_reg_942_pp0_iter1_reg[1]),
        .O(\W1_2_2_int_reg_reg[0] [0]));
  LUT4 #(
    .INIT(16'h7000)) 
    tmp_product__0_carry__0_i_4__5
       (.I0(tmp_product__0_carry__0),
        .I1(input_2_val_read_reg_942_pp0_iter1_reg_1[1]),
        .I2(\p_reg_reg[3]_0 ),
        .I3(input_2_val_read_reg_942_pp0_iter1_reg_1[2]),
        .O(DI[0]));
  LUT4 #(
    .INIT(16'h8FFF)) 
    tmp_product__0_carry__0_i_5__5
       (.I0(input_2_val_read_reg_942_pp0_iter1_reg_1[4]),
        .I1(\p_reg_reg[3]_0 ),
        .I2(tmp_product__0_carry__0),
        .I3(input_2_val_read_reg_942_pp0_iter1_reg_1[5]),
        .O(S[3]));
  LUT5 #(
    .INIT(32'h93539F9F)) 
    tmp_product__0_carry__0_i_6__5
       (.I0(input_2_val_read_reg_942_pp0_iter1_reg_1[5]),
        .I1(input_2_val_read_reg_942_pp0_iter1_reg_1[4]),
        .I2(\p_reg_reg[3]_0 ),
        .I3(input_2_val_read_reg_942_pp0_iter1_reg_1[3]),
        .I4(tmp_product__0_carry__0),
        .O(S[2]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    tmp_product__0_carry__0_i_7__5
       (.I0(input_2_val_read_reg_942_pp0_iter1_reg_1[2]),
        .I1(input_2_val_read_reg_942_pp0_iter1_reg_1[3]),
        .I2(tmp_product__0_carry__0),
        .I3(input_2_val_read_reg_942_pp0_iter1_reg_1[4]),
        .I4(\p_reg_reg[3]_0 ),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    tmp_product__0_carry__0_i_8__5
       (.I0(input_2_val_read_reg_942_pp0_iter1_reg_1[1]),
        .I1(input_2_val_read_reg_942_pp0_iter1_reg_1[2]),
        .I2(tmp_product__0_carry__0),
        .I3(input_2_val_read_reg_942_pp0_iter1_reg_1[3]),
        .I4(\p_reg_reg[3]_0 ),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0" *) 
module bd_0_hls_inst_0_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_148
   (\b_reg_reg[1]_0 ,
    \b_reg_reg[0]_0 ,
    \W1_1_2_int_reg_reg[0] ,
    \b_reg_reg[0]_1 ,
    \b_reg_reg[0]_2 ,
    S,
    DI,
    \b_reg_reg[1]_1 ,
    \p_reg_reg[10]_0 ,
    W1_0_2_int_reg,
    ap_clk,
    CO,
    \m_reg_reg[4]_0 ,
    \m_reg_reg[8]_0 ,
    \m_reg_reg[8]_1 ,
    \p_reg_reg[3]_0 ,
    input_1_val_read_reg_947_pp0_iter1_reg,
    tmp_product__0_carry__0,
    Q,
    input_1_val_read_reg_947_pp0_iter1_reg_0,
    \m_reg_reg[8]_2 ,
    O,
    \p_reg_reg[10]_1 ,
    D);
  output \b_reg_reg[1]_0 ;
  output \b_reg_reg[0]_0 ;
  output [2:0]\W1_1_2_int_reg_reg[0] ;
  output [0:0]\b_reg_reg[0]_1 ;
  output [2:0]\b_reg_reg[0]_2 ;
  output [3:0]S;
  output [3:0]DI;
  output [2:0]\b_reg_reg[1]_1 ;
  output [10:0]\p_reg_reg[10]_0 ;
  input [1:0]W1_0_2_int_reg;
  input ap_clk;
  input [0:0]CO;
  input [2:0]\m_reg_reg[4]_0 ;
  input [0:0]\m_reg_reg[8]_0 ;
  input [3:0]\m_reg_reg[8]_1 ;
  input \p_reg_reg[3]_0 ;
  input [4:0]input_1_val_read_reg_947_pp0_iter1_reg;
  input tmp_product__0_carry__0;
  input [7:0]Q;
  input [5:0]input_1_val_read_reg_947_pp0_iter1_reg_0;
  input [7:0]\m_reg_reg[8]_2 ;
  input [3:0]O;
  input [3:0]\p_reg_reg[10]_1 ;
  input [0:0]D;

  wire [0:0]CO;
  wire [0:0]D;
  wire [3:0]DI;
  wire [3:0]O;
  wire [7:0]Q;
  wire [3:0]S;
  wire [1:0]W1_0_2_int_reg;
  wire [2:0]\W1_1_2_int_reg_reg[0] ;
  wire ap_clk;
  wire \b_reg_reg[0]_0 ;
  wire [0:0]\b_reg_reg[0]_1 ;
  wire [2:0]\b_reg_reg[0]_2 ;
  wire \b_reg_reg[1]_0 ;
  wire [2:0]\b_reg_reg[1]_1 ;
  wire [4:0]input_1_val_read_reg_947_pp0_iter1_reg;
  wire [5:0]input_1_val_read_reg_947_pp0_iter1_reg_0;
  wire m__0_carry__0_i_1__1_n_0;
  wire m__0_carry__0_i_3__1_n_0;
  wire m__0_carry__0_i_4__1_n_0;
  wire m__0_carry__0_n_0;
  wire m__0_carry__0_n_1;
  wire m__0_carry__0_n_2;
  wire m__0_carry__0_n_3;
  wire m__0_carry__0_n_4;
  wire m__0_carry__0_n_5;
  wire m__0_carry__0_n_6;
  wire m__0_carry__0_n_7;
  wire m__0_carry__1_n_7;
  wire m__0_carry_i_1__1_n_0;
  wire m__0_carry_i_2__1_n_0;
  wire m__0_carry_i_3__1_n_0;
  wire m__0_carry_i_7__1_n_0;
  wire m__0_carry_n_0;
  wire m__0_carry_n_1;
  wire m__0_carry_n_2;
  wire m__0_carry_n_3;
  wire m__0_carry_n_4;
  wire m__0_carry_n_5;
  wire m__0_carry_n_6;
  wire m__0_carry_n_7;
  wire [2:0]\m_reg_reg[4]_0 ;
  wire [0:0]\m_reg_reg[8]_0 ;
  wire [3:0]\m_reg_reg[8]_1 ;
  wire [7:0]\m_reg_reg[8]_2 ;
  wire \m_reg_reg_n_0_[0] ;
  wire \m_reg_reg_n_0_[1] ;
  wire \m_reg_reg_n_0_[2] ;
  wire \m_reg_reg_n_0_[3] ;
  wire \m_reg_reg_n_0_[4] ;
  wire \m_reg_reg_n_0_[5] ;
  wire \m_reg_reg_n_0_[6] ;
  wire \m_reg_reg_n_0_[7] ;
  wire \m_reg_reg_n_0_[8] ;
  wire \m_reg_reg_n_0_[9] ;
  wire p_carry__0_i_1__1_n_0;
  wire p_carry__0_i_2__1_n_0;
  wire p_carry__0_i_3__1_n_0;
  wire p_carry__0_i_4__1_n_0;
  wire p_carry__0_n_0;
  wire p_carry__0_n_1;
  wire p_carry__0_n_2;
  wire p_carry__0_n_3;
  wire p_carry__0_n_4;
  wire p_carry__0_n_5;
  wire p_carry__0_n_6;
  wire p_carry__0_n_7;
  wire p_carry__1_i_2__1_n_0;
  wire p_carry__1_i_3__1_n_0;
  wire p_carry__1_n_2;
  wire p_carry__1_n_3;
  wire p_carry__1_n_5;
  wire p_carry__1_n_6;
  wire p_carry__1_n_7;
  wire p_carry_i_1__1_n_0;
  wire p_carry_i_2__1_n_0;
  wire p_carry_i_3__1_n_0;
  wire p_carry_i_4__1_n_0;
  wire p_carry_n_0;
  wire p_carry_n_1;
  wire p_carry_n_2;
  wire p_carry_n_3;
  wire p_carry_n_4;
  wire p_carry_n_5;
  wire p_carry_n_6;
  wire p_carry_n_7;
  wire [10:0]\p_reg_reg[10]_0 ;
  wire [3:0]\p_reg_reg[10]_1 ;
  wire \p_reg_reg[3]_0 ;
  wire tmp_product__0_carry__0;
  wire [3:0]NLW_m__0_carry__1_CO_UNCONNECTED;
  wire [3:1]NLW_m__0_carry__1_O_UNCONNECTED;
  wire [3:2]NLW_p_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_p_carry__1_O_UNCONNECTED;

  FDRE \b_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(W1_0_2_int_reg[0]),
        .Q(\b_reg_reg[0]_0 ),
        .R(1'b0));
  FDRE \b_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(W1_0_2_int_reg[1]),
        .Q(\b_reg_reg[1]_0 ),
        .R(1'b0));
  CARRY4 m__0_carry
       (.CI(1'b0),
        .CO({m__0_carry_n_0,m__0_carry_n_1,m__0_carry_n_2,m__0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({m__0_carry_i_1__1_n_0,m__0_carry_i_2__1_n_0,m__0_carry_i_3__1_n_0,1'b0}),
        .O({m__0_carry_n_4,m__0_carry_n_5,m__0_carry_n_6,m__0_carry_n_7}),
        .S({\m_reg_reg[4]_0 ,m__0_carry_i_7__1_n_0}));
  CARRY4 m__0_carry__0
       (.CI(m__0_carry_n_0),
        .CO({m__0_carry__0_n_0,m__0_carry__0_n_1,m__0_carry__0_n_2,m__0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({m__0_carry__0_i_1__1_n_0,\m_reg_reg[8]_0 ,m__0_carry__0_i_3__1_n_0,m__0_carry__0_i_4__1_n_0}),
        .O({m__0_carry__0_n_4,m__0_carry__0_n_5,m__0_carry__0_n_6,m__0_carry__0_n_7}),
        .S(\m_reg_reg[8]_1 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    m__0_carry__0_i_1__1
       (.I0(\b_reg_reg[0]_0 ),
        .I1(\m_reg_reg[8]_2 [7]),
        .I2(\b_reg_reg[1]_0 ),
        .I3(\m_reg_reg[8]_2 [6]),
        .O(m__0_carry__0_i_1__1_n_0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    m__0_carry__0_i_1__17
       (.I0(\b_reg_reg[0]_0 ),
        .I1(Q[7]),
        .I2(\b_reg_reg[1]_0 ),
        .I3(Q[6]),
        .O(\b_reg_reg[0]_2 [2]));
  LUT4 #(
    .INIT(16'h7000)) 
    m__0_carry__0_i_3__1
       (.I0(\b_reg_reg[1]_0 ),
        .I1(\m_reg_reg[8]_2 [4]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(\m_reg_reg[8]_2 [5]),
        .O(m__0_carry__0_i_3__1_n_0));
  LUT4 #(
    .INIT(16'h7000)) 
    m__0_carry__0_i_3__17
       (.I0(\b_reg_reg[1]_0 ),
        .I1(Q[4]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(Q[5]),
        .O(\b_reg_reg[0]_2 [1]));
  LUT4 #(
    .INIT(16'h7000)) 
    m__0_carry__0_i_4__1
       (.I0(\b_reg_reg[1]_0 ),
        .I1(\m_reg_reg[8]_2 [3]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(\m_reg_reg[8]_2 [4]),
        .O(m__0_carry__0_i_4__1_n_0));
  LUT4 #(
    .INIT(16'h7000)) 
    m__0_carry__0_i_4__17
       (.I0(\b_reg_reg[1]_0 ),
        .I1(Q[3]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(Q[4]),
        .O(\b_reg_reg[0]_2 [0]));
  CARRY4 m__0_carry__1
       (.CI(m__0_carry__0_n_0),
        .CO(NLW_m__0_carry__1_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_m__0_carry__1_O_UNCONNECTED[3:1],m__0_carry__1_n_7}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT4 #(
    .INIT(16'h7000)) 
    m__0_carry_i_1__1
       (.I0(\b_reg_reg[1]_0 ),
        .I1(\m_reg_reg[8]_2 [2]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(\m_reg_reg[8]_2 [3]),
        .O(m__0_carry_i_1__1_n_0));
  LUT4 #(
    .INIT(16'h7000)) 
    m__0_carry_i_1__17
       (.I0(\b_reg_reg[1]_0 ),
        .I1(Q[2]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(Q[3]),
        .O(\b_reg_reg[1]_1 [2]));
  LUT4 #(
    .INIT(16'h7000)) 
    m__0_carry_i_2__1
       (.I0(\b_reg_reg[1]_0 ),
        .I1(\m_reg_reg[8]_2 [1]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(\m_reg_reg[8]_2 [2]),
        .O(m__0_carry_i_2__1_n_0));
  LUT4 #(
    .INIT(16'h7000)) 
    m__0_carry_i_2__17
       (.I0(\b_reg_reg[1]_0 ),
        .I1(Q[1]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(Q[2]),
        .O(\b_reg_reg[1]_1 [1]));
  LUT4 #(
    .INIT(16'hF777)) 
    m__0_carry_i_3__1
       (.I0(\b_reg_reg[1]_0 ),
        .I1(\m_reg_reg[8]_2 [0]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(\m_reg_reg[8]_2 [1]),
        .O(m__0_carry_i_3__1_n_0));
  LUT4 #(
    .INIT(16'hF777)) 
    m__0_carry_i_3__17
       (.I0(\b_reg_reg[1]_0 ),
        .I1(Q[0]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(Q[1]),
        .O(\b_reg_reg[1]_1 [0]));
  LUT4 #(
    .INIT(16'h7888)) 
    m__0_carry_i_7__1
       (.I0(\b_reg_reg[0]_0 ),
        .I1(\m_reg_reg[8]_2 [1]),
        .I2(\b_reg_reg[1]_0 ),
        .I3(\m_reg_reg[8]_2 [0]),
        .O(m__0_carry_i_7__1_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    m__0_carry_i_7__17
       (.I0(\b_reg_reg[0]_0 ),
        .I1(Q[1]),
        .I2(\b_reg_reg[1]_0 ),
        .I3(Q[0]),
        .O(\b_reg_reg[0]_1 ));
  FDRE \m_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D),
        .Q(\m_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \m_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry_n_7),
        .Q(\m_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \m_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry_n_6),
        .Q(\m_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \m_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry_n_5),
        .Q(\m_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \m_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry_n_4),
        .Q(\m_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \m_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry__0_n_7),
        .Q(\m_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \m_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry__0_n_6),
        .Q(\m_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \m_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry__0_n_5),
        .Q(\m_reg_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \m_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry__0_n_4),
        .Q(\m_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \m_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry__1_n_7),
        .Q(\m_reg_reg_n_0_[9] ),
        .R(1'b0));
  CARRY4 p_carry
       (.CI(1'b0),
        .CO({p_carry_n_0,p_carry_n_1,p_carry_n_2,p_carry_n_3}),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[3] ,\m_reg_reg_n_0_[2] ,\m_reg_reg_n_0_[1] ,\m_reg_reg_n_0_[0] }),
        .O({p_carry_n_4,p_carry_n_5,p_carry_n_6,p_carry_n_7}),
        .S({p_carry_i_1__1_n_0,p_carry_i_2__1_n_0,p_carry_i_3__1_n_0,p_carry_i_4__1_n_0}));
  CARRY4 p_carry__0
       (.CI(p_carry_n_0),
        .CO({p_carry__0_n_0,p_carry__0_n_1,p_carry__0_n_2,p_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[7] ,\m_reg_reg_n_0_[6] ,\m_reg_reg_n_0_[5] ,\m_reg_reg_n_0_[4] }),
        .O({p_carry__0_n_4,p_carry__0_n_5,p_carry__0_n_6,p_carry__0_n_7}),
        .S({p_carry__0_i_1__1_n_0,p_carry__0_i_2__1_n_0,p_carry__0_i_3__1_n_0,p_carry__0_i_4__1_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_1__1
       (.I0(\m_reg_reg_n_0_[7] ),
        .I1(\p_reg_reg[10]_1 [2]),
        .O(p_carry__0_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_2__1
       (.I0(\m_reg_reg_n_0_[6] ),
        .I1(\p_reg_reg[10]_1 [1]),
        .O(p_carry__0_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_3__1
       (.I0(\m_reg_reg_n_0_[5] ),
        .I1(\p_reg_reg[10]_1 [0]),
        .O(p_carry__0_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_4__1
       (.I0(\m_reg_reg_n_0_[4] ),
        .I1(O[3]),
        .O(p_carry__0_i_4__1_n_0));
  CARRY4 p_carry__1
       (.CI(p_carry__0_n_0),
        .CO({NLW_p_carry__1_CO_UNCONNECTED[3:2],p_carry__1_n_2,p_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,CO,\m_reg_reg_n_0_[8] }),
        .O({NLW_p_carry__1_O_UNCONNECTED[3],p_carry__1_n_5,p_carry__1_n_6,p_carry__1_n_7}),
        .S({1'b0,1'b1,p_carry__1_i_2__1_n_0,p_carry__1_i_3__1_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    p_carry__1_i_2__1
       (.I0(\m_reg_reg_n_0_[9] ),
        .I1(CO),
        .O(p_carry__1_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__1_i_3__1
       (.I0(\m_reg_reg_n_0_[8] ),
        .I1(\p_reg_reg[10]_1 [3]),
        .O(p_carry__1_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry_i_1__1
       (.I0(\m_reg_reg_n_0_[3] ),
        .I1(O[2]),
        .O(p_carry_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry_i_2__1
       (.I0(\m_reg_reg_n_0_[2] ),
        .I1(O[1]),
        .O(p_carry_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry_i_3__1
       (.I0(\m_reg_reg_n_0_[1] ),
        .I1(O[0]),
        .O(p_carry_i_3__1_n_0));
  LUT3 #(
    .INIT(8'h6A)) 
    p_carry_i_4__1
       (.I0(\m_reg_reg_n_0_[0] ),
        .I1(\p_reg_reg[3]_0 ),
        .I2(input_1_val_read_reg_947_pp0_iter1_reg_0[0]),
        .O(p_carry_i_4__1_n_0));
  FDRE \p_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry_n_7),
        .Q(\p_reg_reg[10]_0 [0]),
        .R(1'b0));
  FDRE \p_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__1_n_5),
        .Q(\p_reg_reg[10]_0 [10]),
        .R(1'b0));
  FDRE \p_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry_n_6),
        .Q(\p_reg_reg[10]_0 [1]),
        .R(1'b0));
  FDRE \p_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry_n_5),
        .Q(\p_reg_reg[10]_0 [2]),
        .R(1'b0));
  FDRE \p_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry_n_4),
        .Q(\p_reg_reg[10]_0 [3]),
        .R(1'b0));
  FDRE \p_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__0_n_7),
        .Q(\p_reg_reg[10]_0 [4]),
        .R(1'b0));
  FDRE \p_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__0_n_6),
        .Q(\p_reg_reg[10]_0 [5]),
        .R(1'b0));
  FDRE \p_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__0_n_5),
        .Q(\p_reg_reg[10]_0 [6]),
        .R(1'b0));
  FDRE \p_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__0_n_4),
        .Q(\p_reg_reg[10]_0 [7]),
        .R(1'b0));
  FDRE \p_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__1_n_7),
        .Q(\p_reg_reg[10]_0 [8]),
        .R(1'b0));
  FDRE \p_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__1_n_6),
        .Q(\p_reg_reg[10]_0 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    tmp_product__0_carry__0_i_1__1
       (.I0(\p_reg_reg[3]_0 ),
        .I1(input_1_val_read_reg_947_pp0_iter1_reg_0[5]),
        .I2(tmp_product__0_carry__0),
        .I3(input_1_val_read_reg_947_pp0_iter1_reg_0[4]),
        .O(DI[3]));
  LUT4 #(
    .INIT(16'h7FFF)) 
    tmp_product__0_carry__0_i_1__17
       (.I0(\p_reg_reg[3]_0 ),
        .I1(input_1_val_read_reg_947_pp0_iter1_reg[4]),
        .I2(tmp_product__0_carry__0),
        .I3(input_1_val_read_reg_947_pp0_iter1_reg[3]),
        .O(\W1_1_2_int_reg_reg[0] [2]));
  LUT4 #(
    .INIT(16'h8777)) 
    tmp_product__0_carry__0_i_2__1
       (.I0(input_1_val_read_reg_947_pp0_iter1_reg_0[4]),
        .I1(tmp_product__0_carry__0),
        .I2(input_1_val_read_reg_947_pp0_iter1_reg_0[5]),
        .I3(\p_reg_reg[3]_0 ),
        .O(DI[2]));
  LUT4 #(
    .INIT(16'h7000)) 
    tmp_product__0_carry__0_i_3__1
       (.I0(tmp_product__0_carry__0),
        .I1(input_1_val_read_reg_947_pp0_iter1_reg_0[2]),
        .I2(\p_reg_reg[3]_0 ),
        .I3(input_1_val_read_reg_947_pp0_iter1_reg_0[3]),
        .O(DI[1]));
  LUT4 #(
    .INIT(16'h7000)) 
    tmp_product__0_carry__0_i_3__17
       (.I0(tmp_product__0_carry__0),
        .I1(input_1_val_read_reg_947_pp0_iter1_reg[1]),
        .I2(\p_reg_reg[3]_0 ),
        .I3(input_1_val_read_reg_947_pp0_iter1_reg[2]),
        .O(\W1_1_2_int_reg_reg[0] [1]));
  LUT4 #(
    .INIT(16'h7000)) 
    tmp_product__0_carry__0_i_4__1
       (.I0(tmp_product__0_carry__0),
        .I1(input_1_val_read_reg_947_pp0_iter1_reg_0[1]),
        .I2(\p_reg_reg[3]_0 ),
        .I3(input_1_val_read_reg_947_pp0_iter1_reg_0[2]),
        .O(DI[0]));
  LUT4 #(
    .INIT(16'h7000)) 
    tmp_product__0_carry__0_i_4__17
       (.I0(tmp_product__0_carry__0),
        .I1(input_1_val_read_reg_947_pp0_iter1_reg[0]),
        .I2(\p_reg_reg[3]_0 ),
        .I3(input_1_val_read_reg_947_pp0_iter1_reg[1]),
        .O(\W1_1_2_int_reg_reg[0] [0]));
  LUT4 #(
    .INIT(16'h8FFF)) 
    tmp_product__0_carry__0_i_5__1
       (.I0(input_1_val_read_reg_947_pp0_iter1_reg_0[4]),
        .I1(\p_reg_reg[3]_0 ),
        .I2(tmp_product__0_carry__0),
        .I3(input_1_val_read_reg_947_pp0_iter1_reg_0[5]),
        .O(S[3]));
  LUT5 #(
    .INIT(32'h93539F9F)) 
    tmp_product__0_carry__0_i_6__1
       (.I0(input_1_val_read_reg_947_pp0_iter1_reg_0[5]),
        .I1(input_1_val_read_reg_947_pp0_iter1_reg_0[4]),
        .I2(\p_reg_reg[3]_0 ),
        .I3(input_1_val_read_reg_947_pp0_iter1_reg_0[3]),
        .I4(tmp_product__0_carry__0),
        .O(S[2]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    tmp_product__0_carry__0_i_7__1
       (.I0(input_1_val_read_reg_947_pp0_iter1_reg_0[2]),
        .I1(input_1_val_read_reg_947_pp0_iter1_reg_0[3]),
        .I2(tmp_product__0_carry__0),
        .I3(input_1_val_read_reg_947_pp0_iter1_reg_0[4]),
        .I4(\p_reg_reg[3]_0 ),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    tmp_product__0_carry__0_i_8__1
       (.I0(input_1_val_read_reg_947_pp0_iter1_reg_0[1]),
        .I1(input_1_val_read_reg_947_pp0_iter1_reg_0[2]),
        .I2(tmp_product__0_carry__0),
        .I3(input_1_val_read_reg_947_pp0_iter1_reg_0[3]),
        .I4(\p_reg_reg[3]_0 ),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0" *) 
module bd_0_hls_inst_0_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_149
   (\b_reg_reg[1]_0 ,
    \b_reg_reg[0]_0 ,
    \W1_6_1_int_reg_reg[0] ,
    \b_reg_reg[0]_1 ,
    \b_reg_reg[0]_2 ,
    S,
    DI,
    \b_reg_reg[1]_1 ,
    \p_reg_reg[10]_0 ,
    \p_reg_reg[10]_1 ,
    W1_7_1_int_reg,
    ap_clk,
    CO,
    \m_reg_reg[4]_0 ,
    \m_reg_reg[8]_0 ,
    \m_reg_reg[8]_1 ,
    \p_reg_reg[3]_0 ,
    input_6_val_read_reg_932_pp0_iter1_reg,
    tmp_product__0_carry__0,
    \m_reg_reg[8]_2 ,
    input_6_val_read_reg_932_pp0_iter1_reg_3,
    Q,
    \add_ln56_12_reg_1169_reg[11] ,
    O,
    \p_reg_reg[10]_2 ,
    D);
  output \b_reg_reg[1]_0 ;
  output \b_reg_reg[0]_0 ;
  output [2:0]\W1_6_1_int_reg_reg[0] ;
  output [0:0]\b_reg_reg[0]_1 ;
  output [2:0]\b_reg_reg[0]_2 ;
  output [3:0]S;
  output [3:0]DI;
  output [2:0]\b_reg_reg[1]_1 ;
  output [0:0]\p_reg_reg[10]_0 ;
  output [10:0]\p_reg_reg[10]_1 ;
  input [1:0]W1_7_1_int_reg;
  input ap_clk;
  input [0:0]CO;
  input [2:0]\m_reg_reg[4]_0 ;
  input [0:0]\m_reg_reg[8]_0 ;
  input [3:0]\m_reg_reg[8]_1 ;
  input \p_reg_reg[3]_0 ;
  input [4:0]input_6_val_read_reg_932_pp0_iter1_reg;
  input tmp_product__0_carry__0;
  input [7:0]\m_reg_reg[8]_2 ;
  input [5:0]input_6_val_read_reg_932_pp0_iter1_reg_3;
  input [7:0]Q;
  input [0:0]\add_ln56_12_reg_1169_reg[11] ;
  input [3:0]O;
  input [3:0]\p_reg_reg[10]_2 ;
  input [0:0]D;

  wire [0:0]CO;
  wire [0:0]D;
  wire [3:0]DI;
  wire [3:0]O;
  wire [7:0]Q;
  wire [3:0]S;
  wire [2:0]\W1_6_1_int_reg_reg[0] ;
  wire [1:0]W1_7_1_int_reg;
  wire [0:0]\add_ln56_12_reg_1169_reg[11] ;
  wire ap_clk;
  wire \b_reg_reg[0]_0 ;
  wire [0:0]\b_reg_reg[0]_1 ;
  wire [2:0]\b_reg_reg[0]_2 ;
  wire \b_reg_reg[1]_0 ;
  wire [2:0]\b_reg_reg[1]_1 ;
  wire [4:0]input_6_val_read_reg_932_pp0_iter1_reg;
  wire [5:0]input_6_val_read_reg_932_pp0_iter1_reg_3;
  wire m__0_carry__0_i_1__12_n_0;
  wire m__0_carry__0_i_3__12_n_0;
  wire m__0_carry__0_i_4__12_n_0;
  wire m__0_carry__0_n_0;
  wire m__0_carry__0_n_1;
  wire m__0_carry__0_n_2;
  wire m__0_carry__0_n_3;
  wire m__0_carry__0_n_4;
  wire m__0_carry__0_n_5;
  wire m__0_carry__0_n_6;
  wire m__0_carry__0_n_7;
  wire m__0_carry__1_n_7;
  wire m__0_carry_i_1__12_n_0;
  wire m__0_carry_i_2__12_n_0;
  wire m__0_carry_i_3__12_n_0;
  wire m__0_carry_i_7__12_n_0;
  wire m__0_carry_n_0;
  wire m__0_carry_n_1;
  wire m__0_carry_n_2;
  wire m__0_carry_n_3;
  wire m__0_carry_n_4;
  wire m__0_carry_n_5;
  wire m__0_carry_n_6;
  wire m__0_carry_n_7;
  wire [2:0]\m_reg_reg[4]_0 ;
  wire [0:0]\m_reg_reg[8]_0 ;
  wire [3:0]\m_reg_reg[8]_1 ;
  wire [7:0]\m_reg_reg[8]_2 ;
  wire \m_reg_reg_n_0_[0] ;
  wire \m_reg_reg_n_0_[1] ;
  wire \m_reg_reg_n_0_[2] ;
  wire \m_reg_reg_n_0_[3] ;
  wire \m_reg_reg_n_0_[4] ;
  wire \m_reg_reg_n_0_[5] ;
  wire \m_reg_reg_n_0_[6] ;
  wire \m_reg_reg_n_0_[7] ;
  wire \m_reg_reg_n_0_[8] ;
  wire \m_reg_reg_n_0_[9] ;
  wire p_carry__0_i_1__12_n_0;
  wire p_carry__0_i_2__12_n_0;
  wire p_carry__0_i_3__12_n_0;
  wire p_carry__0_i_4__12_n_0;
  wire p_carry__0_n_0;
  wire p_carry__0_n_1;
  wire p_carry__0_n_2;
  wire p_carry__0_n_3;
  wire p_carry__0_n_4;
  wire p_carry__0_n_5;
  wire p_carry__0_n_6;
  wire p_carry__0_n_7;
  wire p_carry__1_i_2__12_n_0;
  wire p_carry__1_i_3__12_n_0;
  wire p_carry__1_n_2;
  wire p_carry__1_n_3;
  wire p_carry__1_n_5;
  wire p_carry__1_n_6;
  wire p_carry__1_n_7;
  wire p_carry_i_1__12_n_0;
  wire p_carry_i_2__12_n_0;
  wire p_carry_i_3__12_n_0;
  wire p_carry_i_4__12_n_0;
  wire p_carry_n_0;
  wire p_carry_n_1;
  wire p_carry_n_2;
  wire p_carry_n_3;
  wire p_carry_n_4;
  wire p_carry_n_5;
  wire p_carry_n_6;
  wire p_carry_n_7;
  wire [0:0]\p_reg_reg[10]_0 ;
  wire [10:0]\p_reg_reg[10]_1 ;
  wire [3:0]\p_reg_reg[10]_2 ;
  wire \p_reg_reg[3]_0 ;
  wire tmp_product__0_carry__0;
  wire [3:0]NLW_m__0_carry__1_CO_UNCONNECTED;
  wire [3:1]NLW_m__0_carry__1_O_UNCONNECTED;
  wire [3:2]NLW_p_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_p_carry__1_O_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \add_ln56_12_reg_1169[11]_i_3 
       (.I0(\p_reg_reg[10]_1 [10]),
        .I1(\add_ln56_12_reg_1169_reg[11] ),
        .O(\p_reg_reg[10]_0 ));
  FDRE \b_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(W1_7_1_int_reg[0]),
        .Q(\b_reg_reg[0]_0 ),
        .R(1'b0));
  FDRE \b_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(W1_7_1_int_reg[1]),
        .Q(\b_reg_reg[1]_0 ),
        .R(1'b0));
  CARRY4 m__0_carry
       (.CI(1'b0),
        .CO({m__0_carry_n_0,m__0_carry_n_1,m__0_carry_n_2,m__0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({m__0_carry_i_1__12_n_0,m__0_carry_i_2__12_n_0,m__0_carry_i_3__12_n_0,1'b0}),
        .O({m__0_carry_n_4,m__0_carry_n_5,m__0_carry_n_6,m__0_carry_n_7}),
        .S({\m_reg_reg[4]_0 ,m__0_carry_i_7__12_n_0}));
  CARRY4 m__0_carry__0
       (.CI(m__0_carry_n_0),
        .CO({m__0_carry__0_n_0,m__0_carry__0_n_1,m__0_carry__0_n_2,m__0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({m__0_carry__0_i_1__12_n_0,\m_reg_reg[8]_0 ,m__0_carry__0_i_3__12_n_0,m__0_carry__0_i_4__12_n_0}),
        .O({m__0_carry__0_n_4,m__0_carry__0_n_5,m__0_carry__0_n_6,m__0_carry__0_n_7}),
        .S(\m_reg_reg[8]_1 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    m__0_carry__0_i_1__12
       (.I0(\b_reg_reg[0]_0 ),
        .I1(Q[7]),
        .I2(\b_reg_reg[1]_0 ),
        .I3(Q[6]),
        .O(m__0_carry__0_i_1__12_n_0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    m__0_carry__0_i_1__28
       (.I0(\b_reg_reg[0]_0 ),
        .I1(\m_reg_reg[8]_2 [7]),
        .I2(\b_reg_reg[1]_0 ),
        .I3(\m_reg_reg[8]_2 [6]),
        .O(\b_reg_reg[0]_2 [2]));
  LUT4 #(
    .INIT(16'h7000)) 
    m__0_carry__0_i_3__12
       (.I0(\b_reg_reg[1]_0 ),
        .I1(Q[4]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(Q[5]),
        .O(m__0_carry__0_i_3__12_n_0));
  LUT4 #(
    .INIT(16'h7000)) 
    m__0_carry__0_i_3__28
       (.I0(\b_reg_reg[1]_0 ),
        .I1(\m_reg_reg[8]_2 [4]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(\m_reg_reg[8]_2 [5]),
        .O(\b_reg_reg[0]_2 [1]));
  LUT4 #(
    .INIT(16'h7000)) 
    m__0_carry__0_i_4__12
       (.I0(\b_reg_reg[1]_0 ),
        .I1(Q[3]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(Q[4]),
        .O(m__0_carry__0_i_4__12_n_0));
  LUT4 #(
    .INIT(16'h7000)) 
    m__0_carry__0_i_4__28
       (.I0(\b_reg_reg[1]_0 ),
        .I1(\m_reg_reg[8]_2 [3]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(\m_reg_reg[8]_2 [4]),
        .O(\b_reg_reg[0]_2 [0]));
  CARRY4 m__0_carry__1
       (.CI(m__0_carry__0_n_0),
        .CO(NLW_m__0_carry__1_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_m__0_carry__1_O_UNCONNECTED[3:1],m__0_carry__1_n_7}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT4 #(
    .INIT(16'h7000)) 
    m__0_carry_i_1__12
       (.I0(\b_reg_reg[1]_0 ),
        .I1(Q[2]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(Q[3]),
        .O(m__0_carry_i_1__12_n_0));
  LUT4 #(
    .INIT(16'h7000)) 
    m__0_carry_i_1__28
       (.I0(\b_reg_reg[1]_0 ),
        .I1(\m_reg_reg[8]_2 [2]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(\m_reg_reg[8]_2 [3]),
        .O(\b_reg_reg[1]_1 [2]));
  LUT4 #(
    .INIT(16'h7000)) 
    m__0_carry_i_2__12
       (.I0(\b_reg_reg[1]_0 ),
        .I1(Q[1]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(Q[2]),
        .O(m__0_carry_i_2__12_n_0));
  LUT4 #(
    .INIT(16'h7000)) 
    m__0_carry_i_2__28
       (.I0(\b_reg_reg[1]_0 ),
        .I1(\m_reg_reg[8]_2 [1]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(\m_reg_reg[8]_2 [2]),
        .O(\b_reg_reg[1]_1 [1]));
  LUT4 #(
    .INIT(16'hF777)) 
    m__0_carry_i_3__12
       (.I0(\b_reg_reg[1]_0 ),
        .I1(Q[0]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(Q[1]),
        .O(m__0_carry_i_3__12_n_0));
  LUT4 #(
    .INIT(16'hF777)) 
    m__0_carry_i_3__28
       (.I0(\b_reg_reg[1]_0 ),
        .I1(\m_reg_reg[8]_2 [0]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(\m_reg_reg[8]_2 [1]),
        .O(\b_reg_reg[1]_1 [0]));
  LUT4 #(
    .INIT(16'h7888)) 
    m__0_carry_i_7__12
       (.I0(\b_reg_reg[0]_0 ),
        .I1(Q[1]),
        .I2(\b_reg_reg[1]_0 ),
        .I3(Q[0]),
        .O(m__0_carry_i_7__12_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    m__0_carry_i_7__28
       (.I0(\b_reg_reg[0]_0 ),
        .I1(\m_reg_reg[8]_2 [1]),
        .I2(\b_reg_reg[1]_0 ),
        .I3(\m_reg_reg[8]_2 [0]),
        .O(\b_reg_reg[0]_1 ));
  FDRE \m_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D),
        .Q(\m_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \m_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry_n_7),
        .Q(\m_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \m_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry_n_6),
        .Q(\m_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \m_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry_n_5),
        .Q(\m_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \m_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry_n_4),
        .Q(\m_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \m_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry__0_n_7),
        .Q(\m_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \m_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry__0_n_6),
        .Q(\m_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \m_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry__0_n_5),
        .Q(\m_reg_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \m_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry__0_n_4),
        .Q(\m_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \m_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry__1_n_7),
        .Q(\m_reg_reg_n_0_[9] ),
        .R(1'b0));
  CARRY4 p_carry
       (.CI(1'b0),
        .CO({p_carry_n_0,p_carry_n_1,p_carry_n_2,p_carry_n_3}),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[3] ,\m_reg_reg_n_0_[2] ,\m_reg_reg_n_0_[1] ,\m_reg_reg_n_0_[0] }),
        .O({p_carry_n_4,p_carry_n_5,p_carry_n_6,p_carry_n_7}),
        .S({p_carry_i_1__12_n_0,p_carry_i_2__12_n_0,p_carry_i_3__12_n_0,p_carry_i_4__12_n_0}));
  CARRY4 p_carry__0
       (.CI(p_carry_n_0),
        .CO({p_carry__0_n_0,p_carry__0_n_1,p_carry__0_n_2,p_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[7] ,\m_reg_reg_n_0_[6] ,\m_reg_reg_n_0_[5] ,\m_reg_reg_n_0_[4] }),
        .O({p_carry__0_n_4,p_carry__0_n_5,p_carry__0_n_6,p_carry__0_n_7}),
        .S({p_carry__0_i_1__12_n_0,p_carry__0_i_2__12_n_0,p_carry__0_i_3__12_n_0,p_carry__0_i_4__12_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_1__12
       (.I0(\m_reg_reg_n_0_[7] ),
        .I1(\p_reg_reg[10]_2 [2]),
        .O(p_carry__0_i_1__12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_2__12
       (.I0(\m_reg_reg_n_0_[6] ),
        .I1(\p_reg_reg[10]_2 [1]),
        .O(p_carry__0_i_2__12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_3__12
       (.I0(\m_reg_reg_n_0_[5] ),
        .I1(\p_reg_reg[10]_2 [0]),
        .O(p_carry__0_i_3__12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_4__12
       (.I0(\m_reg_reg_n_0_[4] ),
        .I1(O[3]),
        .O(p_carry__0_i_4__12_n_0));
  CARRY4 p_carry__1
       (.CI(p_carry__0_n_0),
        .CO({NLW_p_carry__1_CO_UNCONNECTED[3:2],p_carry__1_n_2,p_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,CO,\m_reg_reg_n_0_[8] }),
        .O({NLW_p_carry__1_O_UNCONNECTED[3],p_carry__1_n_5,p_carry__1_n_6,p_carry__1_n_7}),
        .S({1'b0,1'b1,p_carry__1_i_2__12_n_0,p_carry__1_i_3__12_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    p_carry__1_i_2__12
       (.I0(\m_reg_reg_n_0_[9] ),
        .I1(CO),
        .O(p_carry__1_i_2__12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__1_i_3__12
       (.I0(\m_reg_reg_n_0_[8] ),
        .I1(\p_reg_reg[10]_2 [3]),
        .O(p_carry__1_i_3__12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry_i_1__12
       (.I0(\m_reg_reg_n_0_[3] ),
        .I1(O[2]),
        .O(p_carry_i_1__12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry_i_2__12
       (.I0(\m_reg_reg_n_0_[2] ),
        .I1(O[1]),
        .O(p_carry_i_2__12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry_i_3__12
       (.I0(\m_reg_reg_n_0_[1] ),
        .I1(O[0]),
        .O(p_carry_i_3__12_n_0));
  LUT3 #(
    .INIT(8'h6A)) 
    p_carry_i_4__12
       (.I0(\m_reg_reg_n_0_[0] ),
        .I1(\p_reg_reg[3]_0 ),
        .I2(input_6_val_read_reg_932_pp0_iter1_reg_3[0]),
        .O(p_carry_i_4__12_n_0));
  FDRE \p_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry_n_7),
        .Q(\p_reg_reg[10]_1 [0]),
        .R(1'b0));
  FDRE \p_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__1_n_5),
        .Q(\p_reg_reg[10]_1 [10]),
        .R(1'b0));
  FDRE \p_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry_n_6),
        .Q(\p_reg_reg[10]_1 [1]),
        .R(1'b0));
  FDRE \p_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry_n_5),
        .Q(\p_reg_reg[10]_1 [2]),
        .R(1'b0));
  FDRE \p_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry_n_4),
        .Q(\p_reg_reg[10]_1 [3]),
        .R(1'b0));
  FDRE \p_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__0_n_7),
        .Q(\p_reg_reg[10]_1 [4]),
        .R(1'b0));
  FDRE \p_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__0_n_6),
        .Q(\p_reg_reg[10]_1 [5]),
        .R(1'b0));
  FDRE \p_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__0_n_5),
        .Q(\p_reg_reg[10]_1 [6]),
        .R(1'b0));
  FDRE \p_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__0_n_4),
        .Q(\p_reg_reg[10]_1 [7]),
        .R(1'b0));
  FDRE \p_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__1_n_7),
        .Q(\p_reg_reg[10]_1 [8]),
        .R(1'b0));
  FDRE \p_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__1_n_6),
        .Q(\p_reg_reg[10]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    tmp_product__0_carry__0_i_1__12
       (.I0(\p_reg_reg[3]_0 ),
        .I1(input_6_val_read_reg_932_pp0_iter1_reg_3[5]),
        .I2(tmp_product__0_carry__0),
        .I3(input_6_val_read_reg_932_pp0_iter1_reg_3[4]),
        .O(DI[3]));
  LUT4 #(
    .INIT(16'h7FFF)) 
    tmp_product__0_carry__0_i_1__28
       (.I0(\p_reg_reg[3]_0 ),
        .I1(input_6_val_read_reg_932_pp0_iter1_reg[4]),
        .I2(tmp_product__0_carry__0),
        .I3(input_6_val_read_reg_932_pp0_iter1_reg[3]),
        .O(\W1_6_1_int_reg_reg[0] [2]));
  LUT4 #(
    .INIT(16'h8777)) 
    tmp_product__0_carry__0_i_2__12
       (.I0(input_6_val_read_reg_932_pp0_iter1_reg_3[4]),
        .I1(tmp_product__0_carry__0),
        .I2(input_6_val_read_reg_932_pp0_iter1_reg_3[5]),
        .I3(\p_reg_reg[3]_0 ),
        .O(DI[2]));
  LUT4 #(
    .INIT(16'h7000)) 
    tmp_product__0_carry__0_i_3__12
       (.I0(tmp_product__0_carry__0),
        .I1(input_6_val_read_reg_932_pp0_iter1_reg_3[2]),
        .I2(\p_reg_reg[3]_0 ),
        .I3(input_6_val_read_reg_932_pp0_iter1_reg_3[3]),
        .O(DI[1]));
  LUT4 #(
    .INIT(16'h7000)) 
    tmp_product__0_carry__0_i_3__28
       (.I0(tmp_product__0_carry__0),
        .I1(input_6_val_read_reg_932_pp0_iter1_reg[1]),
        .I2(\p_reg_reg[3]_0 ),
        .I3(input_6_val_read_reg_932_pp0_iter1_reg[2]),
        .O(\W1_6_1_int_reg_reg[0] [1]));
  LUT4 #(
    .INIT(16'h7000)) 
    tmp_product__0_carry__0_i_4__12
       (.I0(tmp_product__0_carry__0),
        .I1(input_6_val_read_reg_932_pp0_iter1_reg_3[1]),
        .I2(\p_reg_reg[3]_0 ),
        .I3(input_6_val_read_reg_932_pp0_iter1_reg_3[2]),
        .O(DI[0]));
  LUT4 #(
    .INIT(16'h7000)) 
    tmp_product__0_carry__0_i_4__28
       (.I0(tmp_product__0_carry__0),
        .I1(input_6_val_read_reg_932_pp0_iter1_reg[0]),
        .I2(\p_reg_reg[3]_0 ),
        .I3(input_6_val_read_reg_932_pp0_iter1_reg[1]),
        .O(\W1_6_1_int_reg_reg[0] [0]));
  LUT4 #(
    .INIT(16'h8FFF)) 
    tmp_product__0_carry__0_i_5__12
       (.I0(input_6_val_read_reg_932_pp0_iter1_reg_3[4]),
        .I1(\p_reg_reg[3]_0 ),
        .I2(tmp_product__0_carry__0),
        .I3(input_6_val_read_reg_932_pp0_iter1_reg_3[5]),
        .O(S[3]));
  LUT5 #(
    .INIT(32'h93539F9F)) 
    tmp_product__0_carry__0_i_6__12
       (.I0(input_6_val_read_reg_932_pp0_iter1_reg_3[5]),
        .I1(input_6_val_read_reg_932_pp0_iter1_reg_3[4]),
        .I2(\p_reg_reg[3]_0 ),
        .I3(input_6_val_read_reg_932_pp0_iter1_reg_3[3]),
        .I4(tmp_product__0_carry__0),
        .O(S[2]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    tmp_product__0_carry__0_i_7__12
       (.I0(input_6_val_read_reg_932_pp0_iter1_reg_3[2]),
        .I1(input_6_val_read_reg_932_pp0_iter1_reg_3[3]),
        .I2(tmp_product__0_carry__0),
        .I3(input_6_val_read_reg_932_pp0_iter1_reg_3[4]),
        .I4(\p_reg_reg[3]_0 ),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    tmp_product__0_carry__0_i_8__12
       (.I0(input_6_val_read_reg_932_pp0_iter1_reg_3[1]),
        .I1(input_6_val_read_reg_932_pp0_iter1_reg_3[2]),
        .I2(tmp_product__0_carry__0),
        .I3(input_6_val_read_reg_932_pp0_iter1_reg_3[3]),
        .I4(\p_reg_reg[3]_0 ),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0" *) 
module bd_0_hls_inst_0_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_150
   (\b_reg_reg[1]_0 ,
    \b_reg_reg[0]_0 ,
    \W1_4_1_int_reg_reg[0] ,
    \b_reg_reg[0]_1 ,
    \b_reg_reg[0]_2 ,
    S,
    DI,
    \b_reg_reg[1]_1 ,
    \p_reg_reg[10]_0 ,
    W1_5_1_int_reg,
    ap_clk,
    CO,
    \m_reg_reg[4]_0 ,
    \m_reg_reg[8]_0 ,
    \m_reg_reg[8]_1 ,
    \p_reg_reg[3]_0 ,
    input_4_val_read_reg_937_pp0_iter1_reg,
    tmp_product__0_carry__0,
    \m_reg_reg[8]_2 ,
    input_4_val_read_reg_937_pp0_iter1_reg_2,
    Q,
    O,
    \p_reg_reg[10]_1 ,
    D);
  output \b_reg_reg[1]_0 ;
  output \b_reg_reg[0]_0 ;
  output [2:0]\W1_4_1_int_reg_reg[0] ;
  output [0:0]\b_reg_reg[0]_1 ;
  output [2:0]\b_reg_reg[0]_2 ;
  output [3:0]S;
  output [3:0]DI;
  output [2:0]\b_reg_reg[1]_1 ;
  output [10:0]\p_reg_reg[10]_0 ;
  input [1:0]W1_5_1_int_reg;
  input ap_clk;
  input [0:0]CO;
  input [2:0]\m_reg_reg[4]_0 ;
  input [0:0]\m_reg_reg[8]_0 ;
  input [3:0]\m_reg_reg[8]_1 ;
  input \p_reg_reg[3]_0 ;
  input [4:0]input_4_val_read_reg_937_pp0_iter1_reg;
  input tmp_product__0_carry__0;
  input [7:0]\m_reg_reg[8]_2 ;
  input [5:0]input_4_val_read_reg_937_pp0_iter1_reg_2;
  input [7:0]Q;
  input [3:0]O;
  input [3:0]\p_reg_reg[10]_1 ;
  input [0:0]D;

  wire [0:0]CO;
  wire [0:0]D;
  wire [3:0]DI;
  wire [3:0]O;
  wire [7:0]Q;
  wire [3:0]S;
  wire [2:0]\W1_4_1_int_reg_reg[0] ;
  wire [1:0]W1_5_1_int_reg;
  wire ap_clk;
  wire \b_reg_reg[0]_0 ;
  wire [0:0]\b_reg_reg[0]_1 ;
  wire [2:0]\b_reg_reg[0]_2 ;
  wire \b_reg_reg[1]_0 ;
  wire [2:0]\b_reg_reg[1]_1 ;
  wire [4:0]input_4_val_read_reg_937_pp0_iter1_reg;
  wire [5:0]input_4_val_read_reg_937_pp0_iter1_reg_2;
  wire m__0_carry__0_i_1__8_n_0;
  wire m__0_carry__0_i_3__8_n_0;
  wire m__0_carry__0_i_4__8_n_0;
  wire m__0_carry__0_n_0;
  wire m__0_carry__0_n_1;
  wire m__0_carry__0_n_2;
  wire m__0_carry__0_n_3;
  wire m__0_carry__0_n_4;
  wire m__0_carry__0_n_5;
  wire m__0_carry__0_n_6;
  wire m__0_carry__0_n_7;
  wire m__0_carry__1_n_7;
  wire m__0_carry_i_1__8_n_0;
  wire m__0_carry_i_2__8_n_0;
  wire m__0_carry_i_3__8_n_0;
  wire m__0_carry_i_7__8_n_0;
  wire m__0_carry_n_0;
  wire m__0_carry_n_1;
  wire m__0_carry_n_2;
  wire m__0_carry_n_3;
  wire m__0_carry_n_4;
  wire m__0_carry_n_5;
  wire m__0_carry_n_6;
  wire m__0_carry_n_7;
  wire [2:0]\m_reg_reg[4]_0 ;
  wire [0:0]\m_reg_reg[8]_0 ;
  wire [3:0]\m_reg_reg[8]_1 ;
  wire [7:0]\m_reg_reg[8]_2 ;
  wire \m_reg_reg_n_0_[0] ;
  wire \m_reg_reg_n_0_[1] ;
  wire \m_reg_reg_n_0_[2] ;
  wire \m_reg_reg_n_0_[3] ;
  wire \m_reg_reg_n_0_[4] ;
  wire \m_reg_reg_n_0_[5] ;
  wire \m_reg_reg_n_0_[6] ;
  wire \m_reg_reg_n_0_[7] ;
  wire \m_reg_reg_n_0_[8] ;
  wire \m_reg_reg_n_0_[9] ;
  wire p_carry__0_i_1__8_n_0;
  wire p_carry__0_i_2__8_n_0;
  wire p_carry__0_i_3__8_n_0;
  wire p_carry__0_i_4__8_n_0;
  wire p_carry__0_n_0;
  wire p_carry__0_n_1;
  wire p_carry__0_n_2;
  wire p_carry__0_n_3;
  wire p_carry__0_n_4;
  wire p_carry__0_n_5;
  wire p_carry__0_n_6;
  wire p_carry__0_n_7;
  wire p_carry__1_i_2__8_n_0;
  wire p_carry__1_i_3__8_n_0;
  wire p_carry__1_n_2;
  wire p_carry__1_n_3;
  wire p_carry__1_n_5;
  wire p_carry__1_n_6;
  wire p_carry__1_n_7;
  wire p_carry_i_1__8_n_0;
  wire p_carry_i_2__8_n_0;
  wire p_carry_i_3__8_n_0;
  wire p_carry_i_4__8_n_0;
  wire p_carry_n_0;
  wire p_carry_n_1;
  wire p_carry_n_2;
  wire p_carry_n_3;
  wire p_carry_n_4;
  wire p_carry_n_5;
  wire p_carry_n_6;
  wire p_carry_n_7;
  wire [10:0]\p_reg_reg[10]_0 ;
  wire [3:0]\p_reg_reg[10]_1 ;
  wire \p_reg_reg[3]_0 ;
  wire tmp_product__0_carry__0;
  wire [3:0]NLW_m__0_carry__1_CO_UNCONNECTED;
  wire [3:1]NLW_m__0_carry__1_O_UNCONNECTED;
  wire [3:2]NLW_p_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_p_carry__1_O_UNCONNECTED;

  FDRE \b_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(W1_5_1_int_reg[0]),
        .Q(\b_reg_reg[0]_0 ),
        .R(1'b0));
  FDRE \b_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(W1_5_1_int_reg[1]),
        .Q(\b_reg_reg[1]_0 ),
        .R(1'b0));
  CARRY4 m__0_carry
       (.CI(1'b0),
        .CO({m__0_carry_n_0,m__0_carry_n_1,m__0_carry_n_2,m__0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({m__0_carry_i_1__8_n_0,m__0_carry_i_2__8_n_0,m__0_carry_i_3__8_n_0,1'b0}),
        .O({m__0_carry_n_4,m__0_carry_n_5,m__0_carry_n_6,m__0_carry_n_7}),
        .S({\m_reg_reg[4]_0 ,m__0_carry_i_7__8_n_0}));
  CARRY4 m__0_carry__0
       (.CI(m__0_carry_n_0),
        .CO({m__0_carry__0_n_0,m__0_carry__0_n_1,m__0_carry__0_n_2,m__0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({m__0_carry__0_i_1__8_n_0,\m_reg_reg[8]_0 ,m__0_carry__0_i_3__8_n_0,m__0_carry__0_i_4__8_n_0}),
        .O({m__0_carry__0_n_4,m__0_carry__0_n_5,m__0_carry__0_n_6,m__0_carry__0_n_7}),
        .S(\m_reg_reg[8]_1 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    m__0_carry__0_i_1__24
       (.I0(\b_reg_reg[0]_0 ),
        .I1(\m_reg_reg[8]_2 [7]),
        .I2(\b_reg_reg[1]_0 ),
        .I3(\m_reg_reg[8]_2 [6]),
        .O(\b_reg_reg[0]_2 [2]));
  LUT4 #(
    .INIT(16'h7FFF)) 
    m__0_carry__0_i_1__8
       (.I0(\b_reg_reg[0]_0 ),
        .I1(Q[7]),
        .I2(\b_reg_reg[1]_0 ),
        .I3(Q[6]),
        .O(m__0_carry__0_i_1__8_n_0));
  LUT4 #(
    .INIT(16'h7000)) 
    m__0_carry__0_i_3__24
       (.I0(\b_reg_reg[1]_0 ),
        .I1(\m_reg_reg[8]_2 [4]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(\m_reg_reg[8]_2 [5]),
        .O(\b_reg_reg[0]_2 [1]));
  LUT4 #(
    .INIT(16'h7000)) 
    m__0_carry__0_i_3__8
       (.I0(\b_reg_reg[1]_0 ),
        .I1(Q[4]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(Q[5]),
        .O(m__0_carry__0_i_3__8_n_0));
  LUT4 #(
    .INIT(16'h7000)) 
    m__0_carry__0_i_4__24
       (.I0(\b_reg_reg[1]_0 ),
        .I1(\m_reg_reg[8]_2 [3]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(\m_reg_reg[8]_2 [4]),
        .O(\b_reg_reg[0]_2 [0]));
  LUT4 #(
    .INIT(16'h7000)) 
    m__0_carry__0_i_4__8
       (.I0(\b_reg_reg[1]_0 ),
        .I1(Q[3]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(Q[4]),
        .O(m__0_carry__0_i_4__8_n_0));
  CARRY4 m__0_carry__1
       (.CI(m__0_carry__0_n_0),
        .CO(NLW_m__0_carry__1_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_m__0_carry__1_O_UNCONNECTED[3:1],m__0_carry__1_n_7}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT4 #(
    .INIT(16'h7000)) 
    m__0_carry_i_1__24
       (.I0(\b_reg_reg[1]_0 ),
        .I1(\m_reg_reg[8]_2 [2]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(\m_reg_reg[8]_2 [3]),
        .O(\b_reg_reg[1]_1 [2]));
  LUT4 #(
    .INIT(16'h7000)) 
    m__0_carry_i_1__8
       (.I0(\b_reg_reg[1]_0 ),
        .I1(Q[2]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(Q[3]),
        .O(m__0_carry_i_1__8_n_0));
  LUT4 #(
    .INIT(16'h7000)) 
    m__0_carry_i_2__24
       (.I0(\b_reg_reg[1]_0 ),
        .I1(\m_reg_reg[8]_2 [1]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(\m_reg_reg[8]_2 [2]),
        .O(\b_reg_reg[1]_1 [1]));
  LUT4 #(
    .INIT(16'h7000)) 
    m__0_carry_i_2__8
       (.I0(\b_reg_reg[1]_0 ),
        .I1(Q[1]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(Q[2]),
        .O(m__0_carry_i_2__8_n_0));
  LUT4 #(
    .INIT(16'hF777)) 
    m__0_carry_i_3__24
       (.I0(\b_reg_reg[1]_0 ),
        .I1(\m_reg_reg[8]_2 [0]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(\m_reg_reg[8]_2 [1]),
        .O(\b_reg_reg[1]_1 [0]));
  LUT4 #(
    .INIT(16'hF777)) 
    m__0_carry_i_3__8
       (.I0(\b_reg_reg[1]_0 ),
        .I1(Q[0]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(Q[1]),
        .O(m__0_carry_i_3__8_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    m__0_carry_i_7__24
       (.I0(\b_reg_reg[0]_0 ),
        .I1(\m_reg_reg[8]_2 [1]),
        .I2(\b_reg_reg[1]_0 ),
        .I3(\m_reg_reg[8]_2 [0]),
        .O(\b_reg_reg[0]_1 ));
  LUT4 #(
    .INIT(16'h7888)) 
    m__0_carry_i_7__8
       (.I0(\b_reg_reg[0]_0 ),
        .I1(Q[1]),
        .I2(\b_reg_reg[1]_0 ),
        .I3(Q[0]),
        .O(m__0_carry_i_7__8_n_0));
  FDRE \m_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D),
        .Q(\m_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \m_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry_n_7),
        .Q(\m_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \m_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry_n_6),
        .Q(\m_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \m_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry_n_5),
        .Q(\m_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \m_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry_n_4),
        .Q(\m_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \m_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry__0_n_7),
        .Q(\m_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \m_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry__0_n_6),
        .Q(\m_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \m_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry__0_n_5),
        .Q(\m_reg_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \m_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry__0_n_4),
        .Q(\m_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \m_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry__1_n_7),
        .Q(\m_reg_reg_n_0_[9] ),
        .R(1'b0));
  CARRY4 p_carry
       (.CI(1'b0),
        .CO({p_carry_n_0,p_carry_n_1,p_carry_n_2,p_carry_n_3}),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[3] ,\m_reg_reg_n_0_[2] ,\m_reg_reg_n_0_[1] ,\m_reg_reg_n_0_[0] }),
        .O({p_carry_n_4,p_carry_n_5,p_carry_n_6,p_carry_n_7}),
        .S({p_carry_i_1__8_n_0,p_carry_i_2__8_n_0,p_carry_i_3__8_n_0,p_carry_i_4__8_n_0}));
  CARRY4 p_carry__0
       (.CI(p_carry_n_0),
        .CO({p_carry__0_n_0,p_carry__0_n_1,p_carry__0_n_2,p_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[7] ,\m_reg_reg_n_0_[6] ,\m_reg_reg_n_0_[5] ,\m_reg_reg_n_0_[4] }),
        .O({p_carry__0_n_4,p_carry__0_n_5,p_carry__0_n_6,p_carry__0_n_7}),
        .S({p_carry__0_i_1__8_n_0,p_carry__0_i_2__8_n_0,p_carry__0_i_3__8_n_0,p_carry__0_i_4__8_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_1__8
       (.I0(\m_reg_reg_n_0_[7] ),
        .I1(\p_reg_reg[10]_1 [2]),
        .O(p_carry__0_i_1__8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_2__8
       (.I0(\m_reg_reg_n_0_[6] ),
        .I1(\p_reg_reg[10]_1 [1]),
        .O(p_carry__0_i_2__8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_3__8
       (.I0(\m_reg_reg_n_0_[5] ),
        .I1(\p_reg_reg[10]_1 [0]),
        .O(p_carry__0_i_3__8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_4__8
       (.I0(\m_reg_reg_n_0_[4] ),
        .I1(O[3]),
        .O(p_carry__0_i_4__8_n_0));
  CARRY4 p_carry__1
       (.CI(p_carry__0_n_0),
        .CO({NLW_p_carry__1_CO_UNCONNECTED[3:2],p_carry__1_n_2,p_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,CO,\m_reg_reg_n_0_[8] }),
        .O({NLW_p_carry__1_O_UNCONNECTED[3],p_carry__1_n_5,p_carry__1_n_6,p_carry__1_n_7}),
        .S({1'b0,1'b1,p_carry__1_i_2__8_n_0,p_carry__1_i_3__8_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    p_carry__1_i_2__8
       (.I0(\m_reg_reg_n_0_[9] ),
        .I1(CO),
        .O(p_carry__1_i_2__8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__1_i_3__8
       (.I0(\m_reg_reg_n_0_[8] ),
        .I1(\p_reg_reg[10]_1 [3]),
        .O(p_carry__1_i_3__8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry_i_1__8
       (.I0(\m_reg_reg_n_0_[3] ),
        .I1(O[2]),
        .O(p_carry_i_1__8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry_i_2__8
       (.I0(\m_reg_reg_n_0_[2] ),
        .I1(O[1]),
        .O(p_carry_i_2__8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry_i_3__8
       (.I0(\m_reg_reg_n_0_[1] ),
        .I1(O[0]),
        .O(p_carry_i_3__8_n_0));
  LUT3 #(
    .INIT(8'h6A)) 
    p_carry_i_4__8
       (.I0(\m_reg_reg_n_0_[0] ),
        .I1(\p_reg_reg[3]_0 ),
        .I2(input_4_val_read_reg_937_pp0_iter1_reg_2[0]),
        .O(p_carry_i_4__8_n_0));
  FDRE \p_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry_n_7),
        .Q(\p_reg_reg[10]_0 [0]),
        .R(1'b0));
  FDRE \p_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__1_n_5),
        .Q(\p_reg_reg[10]_0 [10]),
        .R(1'b0));
  FDRE \p_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry_n_6),
        .Q(\p_reg_reg[10]_0 [1]),
        .R(1'b0));
  FDRE \p_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry_n_5),
        .Q(\p_reg_reg[10]_0 [2]),
        .R(1'b0));
  FDRE \p_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry_n_4),
        .Q(\p_reg_reg[10]_0 [3]),
        .R(1'b0));
  FDRE \p_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__0_n_7),
        .Q(\p_reg_reg[10]_0 [4]),
        .R(1'b0));
  FDRE \p_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__0_n_6),
        .Q(\p_reg_reg[10]_0 [5]),
        .R(1'b0));
  FDRE \p_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__0_n_5),
        .Q(\p_reg_reg[10]_0 [6]),
        .R(1'b0));
  FDRE \p_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__0_n_4),
        .Q(\p_reg_reg[10]_0 [7]),
        .R(1'b0));
  FDRE \p_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__1_n_7),
        .Q(\p_reg_reg[10]_0 [8]),
        .R(1'b0));
  FDRE \p_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__1_n_6),
        .Q(\p_reg_reg[10]_0 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    tmp_product__0_carry__0_i_1__24
       (.I0(\p_reg_reg[3]_0 ),
        .I1(input_4_val_read_reg_937_pp0_iter1_reg[4]),
        .I2(tmp_product__0_carry__0),
        .I3(input_4_val_read_reg_937_pp0_iter1_reg[3]),
        .O(\W1_4_1_int_reg_reg[0] [2]));
  LUT4 #(
    .INIT(16'h7FFF)) 
    tmp_product__0_carry__0_i_1__8
       (.I0(\p_reg_reg[3]_0 ),
        .I1(input_4_val_read_reg_937_pp0_iter1_reg_2[5]),
        .I2(tmp_product__0_carry__0),
        .I3(input_4_val_read_reg_937_pp0_iter1_reg_2[4]),
        .O(DI[3]));
  LUT4 #(
    .INIT(16'h8777)) 
    tmp_product__0_carry__0_i_2__8
       (.I0(input_4_val_read_reg_937_pp0_iter1_reg_2[4]),
        .I1(tmp_product__0_carry__0),
        .I2(input_4_val_read_reg_937_pp0_iter1_reg_2[5]),
        .I3(\p_reg_reg[3]_0 ),
        .O(DI[2]));
  LUT4 #(
    .INIT(16'h7000)) 
    tmp_product__0_carry__0_i_3__24
       (.I0(tmp_product__0_carry__0),
        .I1(input_4_val_read_reg_937_pp0_iter1_reg[1]),
        .I2(\p_reg_reg[3]_0 ),
        .I3(input_4_val_read_reg_937_pp0_iter1_reg[2]),
        .O(\W1_4_1_int_reg_reg[0] [1]));
  LUT4 #(
    .INIT(16'h7000)) 
    tmp_product__0_carry__0_i_3__8
       (.I0(tmp_product__0_carry__0),
        .I1(input_4_val_read_reg_937_pp0_iter1_reg_2[2]),
        .I2(\p_reg_reg[3]_0 ),
        .I3(input_4_val_read_reg_937_pp0_iter1_reg_2[3]),
        .O(DI[1]));
  LUT4 #(
    .INIT(16'h7000)) 
    tmp_product__0_carry__0_i_4__24
       (.I0(tmp_product__0_carry__0),
        .I1(input_4_val_read_reg_937_pp0_iter1_reg[0]),
        .I2(\p_reg_reg[3]_0 ),
        .I3(input_4_val_read_reg_937_pp0_iter1_reg[1]),
        .O(\W1_4_1_int_reg_reg[0] [0]));
  LUT4 #(
    .INIT(16'h7000)) 
    tmp_product__0_carry__0_i_4__8
       (.I0(tmp_product__0_carry__0),
        .I1(input_4_val_read_reg_937_pp0_iter1_reg_2[1]),
        .I2(\p_reg_reg[3]_0 ),
        .I3(input_4_val_read_reg_937_pp0_iter1_reg_2[2]),
        .O(DI[0]));
  LUT4 #(
    .INIT(16'h8FFF)) 
    tmp_product__0_carry__0_i_5__8
       (.I0(input_4_val_read_reg_937_pp0_iter1_reg_2[4]),
        .I1(\p_reg_reg[3]_0 ),
        .I2(tmp_product__0_carry__0),
        .I3(input_4_val_read_reg_937_pp0_iter1_reg_2[5]),
        .O(S[3]));
  LUT5 #(
    .INIT(32'h93539F9F)) 
    tmp_product__0_carry__0_i_6__8
       (.I0(input_4_val_read_reg_937_pp0_iter1_reg_2[5]),
        .I1(input_4_val_read_reg_937_pp0_iter1_reg_2[4]),
        .I2(\p_reg_reg[3]_0 ),
        .I3(input_4_val_read_reg_937_pp0_iter1_reg_2[3]),
        .I4(tmp_product__0_carry__0),
        .O(S[2]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    tmp_product__0_carry__0_i_7__8
       (.I0(input_4_val_read_reg_937_pp0_iter1_reg_2[2]),
        .I1(input_4_val_read_reg_937_pp0_iter1_reg_2[3]),
        .I2(tmp_product__0_carry__0),
        .I3(input_4_val_read_reg_937_pp0_iter1_reg_2[4]),
        .I4(\p_reg_reg[3]_0 ),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    tmp_product__0_carry__0_i_8__8
       (.I0(input_4_val_read_reg_937_pp0_iter1_reg_2[1]),
        .I1(input_4_val_read_reg_937_pp0_iter1_reg_2[2]),
        .I2(tmp_product__0_carry__0),
        .I3(input_4_val_read_reg_937_pp0_iter1_reg_2[3]),
        .I4(\p_reg_reg[3]_0 ),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0" *) 
module bd_0_hls_inst_0_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_151
   (\b_reg_reg[1]_0 ,
    \b_reg_reg[0]_0 ,
    \W1_2_1_int_reg_reg[0] ,
    \b_reg_reg[0]_1 ,
    \b_reg_reg[0]_2 ,
    S,
    DI,
    \b_reg_reg[1]_1 ,
    \p_reg_reg[10]_0 ,
    W1_3_1_int_reg,
    ap_clk,
    CO,
    \m_reg_reg[4]_0 ,
    \m_reg_reg[8]_0 ,
    \m_reg_reg[8]_1 ,
    \p_reg_reg[3]_0 ,
    input_2_val_read_reg_942_pp0_iter1_reg,
    tmp_product__0_carry__0,
    \m_reg_reg[8]_2 ,
    input_2_val_read_reg_942_pp0_iter1_reg_1,
    Q,
    O,
    \p_reg_reg[10]_1 ,
    D);
  output \b_reg_reg[1]_0 ;
  output \b_reg_reg[0]_0 ;
  output [2:0]\W1_2_1_int_reg_reg[0] ;
  output [0:0]\b_reg_reg[0]_1 ;
  output [2:0]\b_reg_reg[0]_2 ;
  output [3:0]S;
  output [3:0]DI;
  output [2:0]\b_reg_reg[1]_1 ;
  output [10:0]\p_reg_reg[10]_0 ;
  input [1:0]W1_3_1_int_reg;
  input ap_clk;
  input [0:0]CO;
  input [2:0]\m_reg_reg[4]_0 ;
  input [0:0]\m_reg_reg[8]_0 ;
  input [3:0]\m_reg_reg[8]_1 ;
  input \p_reg_reg[3]_0 ;
  input [4:0]input_2_val_read_reg_942_pp0_iter1_reg;
  input tmp_product__0_carry__0;
  input [7:0]\m_reg_reg[8]_2 ;
  input [5:0]input_2_val_read_reg_942_pp0_iter1_reg_1;
  input [7:0]Q;
  input [3:0]O;
  input [3:0]\p_reg_reg[10]_1 ;
  input [0:0]D;

  wire [0:0]CO;
  wire [0:0]D;
  wire [3:0]DI;
  wire [3:0]O;
  wire [7:0]Q;
  wire [3:0]S;
  wire [2:0]\W1_2_1_int_reg_reg[0] ;
  wire [1:0]W1_3_1_int_reg;
  wire ap_clk;
  wire \b_reg_reg[0]_0 ;
  wire [0:0]\b_reg_reg[0]_1 ;
  wire [2:0]\b_reg_reg[0]_2 ;
  wire \b_reg_reg[1]_0 ;
  wire [2:0]\b_reg_reg[1]_1 ;
  wire [4:0]input_2_val_read_reg_942_pp0_iter1_reg;
  wire [5:0]input_2_val_read_reg_942_pp0_iter1_reg_1;
  wire m__0_carry__0_i_1__4_n_0;
  wire m__0_carry__0_i_3__4_n_0;
  wire m__0_carry__0_i_4__4_n_0;
  wire m__0_carry__0_n_0;
  wire m__0_carry__0_n_1;
  wire m__0_carry__0_n_2;
  wire m__0_carry__0_n_3;
  wire m__0_carry__0_n_4;
  wire m__0_carry__0_n_5;
  wire m__0_carry__0_n_6;
  wire m__0_carry__0_n_7;
  wire m__0_carry__1_n_7;
  wire m__0_carry_i_1__4_n_0;
  wire m__0_carry_i_2__4_n_0;
  wire m__0_carry_i_3__4_n_0;
  wire m__0_carry_i_7__4_n_0;
  wire m__0_carry_n_0;
  wire m__0_carry_n_1;
  wire m__0_carry_n_2;
  wire m__0_carry_n_3;
  wire m__0_carry_n_4;
  wire m__0_carry_n_5;
  wire m__0_carry_n_6;
  wire m__0_carry_n_7;
  wire [2:0]\m_reg_reg[4]_0 ;
  wire [0:0]\m_reg_reg[8]_0 ;
  wire [3:0]\m_reg_reg[8]_1 ;
  wire [7:0]\m_reg_reg[8]_2 ;
  wire \m_reg_reg_n_0_[0] ;
  wire \m_reg_reg_n_0_[1] ;
  wire \m_reg_reg_n_0_[2] ;
  wire \m_reg_reg_n_0_[3] ;
  wire \m_reg_reg_n_0_[4] ;
  wire \m_reg_reg_n_0_[5] ;
  wire \m_reg_reg_n_0_[6] ;
  wire \m_reg_reg_n_0_[7] ;
  wire \m_reg_reg_n_0_[8] ;
  wire \m_reg_reg_n_0_[9] ;
  wire p_carry__0_i_1__4_n_0;
  wire p_carry__0_i_2__4_n_0;
  wire p_carry__0_i_3__4_n_0;
  wire p_carry__0_i_4__4_n_0;
  wire p_carry__0_n_0;
  wire p_carry__0_n_1;
  wire p_carry__0_n_2;
  wire p_carry__0_n_3;
  wire p_carry__0_n_4;
  wire p_carry__0_n_5;
  wire p_carry__0_n_6;
  wire p_carry__0_n_7;
  wire p_carry__1_i_2__4_n_0;
  wire p_carry__1_i_3__4_n_0;
  wire p_carry__1_n_2;
  wire p_carry__1_n_3;
  wire p_carry__1_n_5;
  wire p_carry__1_n_6;
  wire p_carry__1_n_7;
  wire p_carry_i_1__4_n_0;
  wire p_carry_i_2__4_n_0;
  wire p_carry_i_3__4_n_0;
  wire p_carry_i_4__4_n_0;
  wire p_carry_n_0;
  wire p_carry_n_1;
  wire p_carry_n_2;
  wire p_carry_n_3;
  wire p_carry_n_4;
  wire p_carry_n_5;
  wire p_carry_n_6;
  wire p_carry_n_7;
  wire [10:0]\p_reg_reg[10]_0 ;
  wire [3:0]\p_reg_reg[10]_1 ;
  wire \p_reg_reg[3]_0 ;
  wire tmp_product__0_carry__0;
  wire [3:0]NLW_m__0_carry__1_CO_UNCONNECTED;
  wire [3:1]NLW_m__0_carry__1_O_UNCONNECTED;
  wire [3:2]NLW_p_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_p_carry__1_O_UNCONNECTED;

  FDRE \b_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(W1_3_1_int_reg[0]),
        .Q(\b_reg_reg[0]_0 ),
        .R(1'b0));
  FDRE \b_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(W1_3_1_int_reg[1]),
        .Q(\b_reg_reg[1]_0 ),
        .R(1'b0));
  CARRY4 m__0_carry
       (.CI(1'b0),
        .CO({m__0_carry_n_0,m__0_carry_n_1,m__0_carry_n_2,m__0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({m__0_carry_i_1__4_n_0,m__0_carry_i_2__4_n_0,m__0_carry_i_3__4_n_0,1'b0}),
        .O({m__0_carry_n_4,m__0_carry_n_5,m__0_carry_n_6,m__0_carry_n_7}),
        .S({\m_reg_reg[4]_0 ,m__0_carry_i_7__4_n_0}));
  CARRY4 m__0_carry__0
       (.CI(m__0_carry_n_0),
        .CO({m__0_carry__0_n_0,m__0_carry__0_n_1,m__0_carry__0_n_2,m__0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({m__0_carry__0_i_1__4_n_0,\m_reg_reg[8]_0 ,m__0_carry__0_i_3__4_n_0,m__0_carry__0_i_4__4_n_0}),
        .O({m__0_carry__0_n_4,m__0_carry__0_n_5,m__0_carry__0_n_6,m__0_carry__0_n_7}),
        .S(\m_reg_reg[8]_1 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    m__0_carry__0_i_1__20
       (.I0(\b_reg_reg[0]_0 ),
        .I1(\m_reg_reg[8]_2 [7]),
        .I2(\b_reg_reg[1]_0 ),
        .I3(\m_reg_reg[8]_2 [6]),
        .O(\b_reg_reg[0]_2 [2]));
  LUT4 #(
    .INIT(16'h7FFF)) 
    m__0_carry__0_i_1__4
       (.I0(\b_reg_reg[0]_0 ),
        .I1(Q[7]),
        .I2(\b_reg_reg[1]_0 ),
        .I3(Q[6]),
        .O(m__0_carry__0_i_1__4_n_0));
  LUT4 #(
    .INIT(16'h7000)) 
    m__0_carry__0_i_3__20
       (.I0(\b_reg_reg[1]_0 ),
        .I1(\m_reg_reg[8]_2 [4]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(\m_reg_reg[8]_2 [5]),
        .O(\b_reg_reg[0]_2 [1]));
  LUT4 #(
    .INIT(16'h7000)) 
    m__0_carry__0_i_3__4
       (.I0(\b_reg_reg[1]_0 ),
        .I1(Q[4]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(Q[5]),
        .O(m__0_carry__0_i_3__4_n_0));
  LUT4 #(
    .INIT(16'h7000)) 
    m__0_carry__0_i_4__20
       (.I0(\b_reg_reg[1]_0 ),
        .I1(\m_reg_reg[8]_2 [3]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(\m_reg_reg[8]_2 [4]),
        .O(\b_reg_reg[0]_2 [0]));
  LUT4 #(
    .INIT(16'h7000)) 
    m__0_carry__0_i_4__4
       (.I0(\b_reg_reg[1]_0 ),
        .I1(Q[3]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(Q[4]),
        .O(m__0_carry__0_i_4__4_n_0));
  CARRY4 m__0_carry__1
       (.CI(m__0_carry__0_n_0),
        .CO(NLW_m__0_carry__1_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_m__0_carry__1_O_UNCONNECTED[3:1],m__0_carry__1_n_7}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT4 #(
    .INIT(16'h7000)) 
    m__0_carry_i_1__20
       (.I0(\b_reg_reg[1]_0 ),
        .I1(\m_reg_reg[8]_2 [2]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(\m_reg_reg[8]_2 [3]),
        .O(\b_reg_reg[1]_1 [2]));
  LUT4 #(
    .INIT(16'h7000)) 
    m__0_carry_i_1__4
       (.I0(\b_reg_reg[1]_0 ),
        .I1(Q[2]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(Q[3]),
        .O(m__0_carry_i_1__4_n_0));
  LUT4 #(
    .INIT(16'h7000)) 
    m__0_carry_i_2__20
       (.I0(\b_reg_reg[1]_0 ),
        .I1(\m_reg_reg[8]_2 [1]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(\m_reg_reg[8]_2 [2]),
        .O(\b_reg_reg[1]_1 [1]));
  LUT4 #(
    .INIT(16'h7000)) 
    m__0_carry_i_2__4
       (.I0(\b_reg_reg[1]_0 ),
        .I1(Q[1]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(Q[2]),
        .O(m__0_carry_i_2__4_n_0));
  LUT4 #(
    .INIT(16'hF777)) 
    m__0_carry_i_3__20
       (.I0(\b_reg_reg[1]_0 ),
        .I1(\m_reg_reg[8]_2 [0]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(\m_reg_reg[8]_2 [1]),
        .O(\b_reg_reg[1]_1 [0]));
  LUT4 #(
    .INIT(16'hF777)) 
    m__0_carry_i_3__4
       (.I0(\b_reg_reg[1]_0 ),
        .I1(Q[0]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(Q[1]),
        .O(m__0_carry_i_3__4_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    m__0_carry_i_7__20
       (.I0(\b_reg_reg[0]_0 ),
        .I1(\m_reg_reg[8]_2 [1]),
        .I2(\b_reg_reg[1]_0 ),
        .I3(\m_reg_reg[8]_2 [0]),
        .O(\b_reg_reg[0]_1 ));
  LUT4 #(
    .INIT(16'h7888)) 
    m__0_carry_i_7__4
       (.I0(\b_reg_reg[0]_0 ),
        .I1(Q[1]),
        .I2(\b_reg_reg[1]_0 ),
        .I3(Q[0]),
        .O(m__0_carry_i_7__4_n_0));
  FDRE \m_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D),
        .Q(\m_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \m_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry_n_7),
        .Q(\m_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \m_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry_n_6),
        .Q(\m_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \m_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry_n_5),
        .Q(\m_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \m_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry_n_4),
        .Q(\m_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \m_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry__0_n_7),
        .Q(\m_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \m_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry__0_n_6),
        .Q(\m_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \m_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry__0_n_5),
        .Q(\m_reg_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \m_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry__0_n_4),
        .Q(\m_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \m_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry__1_n_7),
        .Q(\m_reg_reg_n_0_[9] ),
        .R(1'b0));
  CARRY4 p_carry
       (.CI(1'b0),
        .CO({p_carry_n_0,p_carry_n_1,p_carry_n_2,p_carry_n_3}),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[3] ,\m_reg_reg_n_0_[2] ,\m_reg_reg_n_0_[1] ,\m_reg_reg_n_0_[0] }),
        .O({p_carry_n_4,p_carry_n_5,p_carry_n_6,p_carry_n_7}),
        .S({p_carry_i_1__4_n_0,p_carry_i_2__4_n_0,p_carry_i_3__4_n_0,p_carry_i_4__4_n_0}));
  CARRY4 p_carry__0
       (.CI(p_carry_n_0),
        .CO({p_carry__0_n_0,p_carry__0_n_1,p_carry__0_n_2,p_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[7] ,\m_reg_reg_n_0_[6] ,\m_reg_reg_n_0_[5] ,\m_reg_reg_n_0_[4] }),
        .O({p_carry__0_n_4,p_carry__0_n_5,p_carry__0_n_6,p_carry__0_n_7}),
        .S({p_carry__0_i_1__4_n_0,p_carry__0_i_2__4_n_0,p_carry__0_i_3__4_n_0,p_carry__0_i_4__4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_1__4
       (.I0(\m_reg_reg_n_0_[7] ),
        .I1(\p_reg_reg[10]_1 [2]),
        .O(p_carry__0_i_1__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_2__4
       (.I0(\m_reg_reg_n_0_[6] ),
        .I1(\p_reg_reg[10]_1 [1]),
        .O(p_carry__0_i_2__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_3__4
       (.I0(\m_reg_reg_n_0_[5] ),
        .I1(\p_reg_reg[10]_1 [0]),
        .O(p_carry__0_i_3__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_4__4
       (.I0(\m_reg_reg_n_0_[4] ),
        .I1(O[3]),
        .O(p_carry__0_i_4__4_n_0));
  CARRY4 p_carry__1
       (.CI(p_carry__0_n_0),
        .CO({NLW_p_carry__1_CO_UNCONNECTED[3:2],p_carry__1_n_2,p_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,CO,\m_reg_reg_n_0_[8] }),
        .O({NLW_p_carry__1_O_UNCONNECTED[3],p_carry__1_n_5,p_carry__1_n_6,p_carry__1_n_7}),
        .S({1'b0,1'b1,p_carry__1_i_2__4_n_0,p_carry__1_i_3__4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    p_carry__1_i_2__4
       (.I0(\m_reg_reg_n_0_[9] ),
        .I1(CO),
        .O(p_carry__1_i_2__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__1_i_3__4
       (.I0(\m_reg_reg_n_0_[8] ),
        .I1(\p_reg_reg[10]_1 [3]),
        .O(p_carry__1_i_3__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry_i_1__4
       (.I0(\m_reg_reg_n_0_[3] ),
        .I1(O[2]),
        .O(p_carry_i_1__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry_i_2__4
       (.I0(\m_reg_reg_n_0_[2] ),
        .I1(O[1]),
        .O(p_carry_i_2__4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry_i_3__4
       (.I0(\m_reg_reg_n_0_[1] ),
        .I1(O[0]),
        .O(p_carry_i_3__4_n_0));
  LUT3 #(
    .INIT(8'h6A)) 
    p_carry_i_4__4
       (.I0(\m_reg_reg_n_0_[0] ),
        .I1(\p_reg_reg[3]_0 ),
        .I2(input_2_val_read_reg_942_pp0_iter1_reg_1[0]),
        .O(p_carry_i_4__4_n_0));
  FDRE \p_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry_n_7),
        .Q(\p_reg_reg[10]_0 [0]),
        .R(1'b0));
  FDRE \p_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__1_n_5),
        .Q(\p_reg_reg[10]_0 [10]),
        .R(1'b0));
  FDRE \p_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry_n_6),
        .Q(\p_reg_reg[10]_0 [1]),
        .R(1'b0));
  FDRE \p_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry_n_5),
        .Q(\p_reg_reg[10]_0 [2]),
        .R(1'b0));
  FDRE \p_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry_n_4),
        .Q(\p_reg_reg[10]_0 [3]),
        .R(1'b0));
  FDRE \p_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__0_n_7),
        .Q(\p_reg_reg[10]_0 [4]),
        .R(1'b0));
  FDRE \p_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__0_n_6),
        .Q(\p_reg_reg[10]_0 [5]),
        .R(1'b0));
  FDRE \p_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__0_n_5),
        .Q(\p_reg_reg[10]_0 [6]),
        .R(1'b0));
  FDRE \p_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__0_n_4),
        .Q(\p_reg_reg[10]_0 [7]),
        .R(1'b0));
  FDRE \p_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__1_n_7),
        .Q(\p_reg_reg[10]_0 [8]),
        .R(1'b0));
  FDRE \p_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__1_n_6),
        .Q(\p_reg_reg[10]_0 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    tmp_product__0_carry__0_i_1__20
       (.I0(\p_reg_reg[3]_0 ),
        .I1(input_2_val_read_reg_942_pp0_iter1_reg[4]),
        .I2(tmp_product__0_carry__0),
        .I3(input_2_val_read_reg_942_pp0_iter1_reg[3]),
        .O(\W1_2_1_int_reg_reg[0] [2]));
  LUT4 #(
    .INIT(16'h7FFF)) 
    tmp_product__0_carry__0_i_1__4
       (.I0(\p_reg_reg[3]_0 ),
        .I1(input_2_val_read_reg_942_pp0_iter1_reg_1[5]),
        .I2(tmp_product__0_carry__0),
        .I3(input_2_val_read_reg_942_pp0_iter1_reg_1[4]),
        .O(DI[3]));
  LUT4 #(
    .INIT(16'h8777)) 
    tmp_product__0_carry__0_i_2__4
       (.I0(input_2_val_read_reg_942_pp0_iter1_reg_1[4]),
        .I1(tmp_product__0_carry__0),
        .I2(input_2_val_read_reg_942_pp0_iter1_reg_1[5]),
        .I3(\p_reg_reg[3]_0 ),
        .O(DI[2]));
  LUT4 #(
    .INIT(16'h7000)) 
    tmp_product__0_carry__0_i_3__20
       (.I0(tmp_product__0_carry__0),
        .I1(input_2_val_read_reg_942_pp0_iter1_reg[1]),
        .I2(\p_reg_reg[3]_0 ),
        .I3(input_2_val_read_reg_942_pp0_iter1_reg[2]),
        .O(\W1_2_1_int_reg_reg[0] [1]));
  LUT4 #(
    .INIT(16'h7000)) 
    tmp_product__0_carry__0_i_3__4
       (.I0(tmp_product__0_carry__0),
        .I1(input_2_val_read_reg_942_pp0_iter1_reg_1[2]),
        .I2(\p_reg_reg[3]_0 ),
        .I3(input_2_val_read_reg_942_pp0_iter1_reg_1[3]),
        .O(DI[1]));
  LUT4 #(
    .INIT(16'h7000)) 
    tmp_product__0_carry__0_i_4__20
       (.I0(tmp_product__0_carry__0),
        .I1(input_2_val_read_reg_942_pp0_iter1_reg[0]),
        .I2(\p_reg_reg[3]_0 ),
        .I3(input_2_val_read_reg_942_pp0_iter1_reg[1]),
        .O(\W1_2_1_int_reg_reg[0] [0]));
  LUT4 #(
    .INIT(16'h7000)) 
    tmp_product__0_carry__0_i_4__4
       (.I0(tmp_product__0_carry__0),
        .I1(input_2_val_read_reg_942_pp0_iter1_reg_1[1]),
        .I2(\p_reg_reg[3]_0 ),
        .I3(input_2_val_read_reg_942_pp0_iter1_reg_1[2]),
        .O(DI[0]));
  LUT4 #(
    .INIT(16'h8FFF)) 
    tmp_product__0_carry__0_i_5__4
       (.I0(input_2_val_read_reg_942_pp0_iter1_reg_1[4]),
        .I1(\p_reg_reg[3]_0 ),
        .I2(tmp_product__0_carry__0),
        .I3(input_2_val_read_reg_942_pp0_iter1_reg_1[5]),
        .O(S[3]));
  LUT5 #(
    .INIT(32'h93539F9F)) 
    tmp_product__0_carry__0_i_6__4
       (.I0(input_2_val_read_reg_942_pp0_iter1_reg_1[5]),
        .I1(input_2_val_read_reg_942_pp0_iter1_reg_1[4]),
        .I2(\p_reg_reg[3]_0 ),
        .I3(input_2_val_read_reg_942_pp0_iter1_reg_1[3]),
        .I4(tmp_product__0_carry__0),
        .O(S[2]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    tmp_product__0_carry__0_i_7__4
       (.I0(input_2_val_read_reg_942_pp0_iter1_reg_1[2]),
        .I1(input_2_val_read_reg_942_pp0_iter1_reg_1[3]),
        .I2(tmp_product__0_carry__0),
        .I3(input_2_val_read_reg_942_pp0_iter1_reg_1[4]),
        .I4(\p_reg_reg[3]_0 ),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    tmp_product__0_carry__0_i_8__4
       (.I0(input_2_val_read_reg_942_pp0_iter1_reg_1[1]),
        .I1(input_2_val_read_reg_942_pp0_iter1_reg_1[2]),
        .I2(tmp_product__0_carry__0),
        .I3(input_2_val_read_reg_942_pp0_iter1_reg_1[3]),
        .I4(\p_reg_reg[3]_0 ),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0" *) 
module bd_0_hls_inst_0_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_152
   (\b_reg_reg[1]_0 ,
    \b_reg_reg[0]_0 ,
    \W1_1_1_int_reg_reg[0] ,
    \b_reg_reg[0]_1 ,
    \b_reg_reg[0]_2 ,
    S,
    DI,
    \b_reg_reg[1]_1 ,
    \p_reg_reg[10]_0 ,
    W1_0_1_int_reg,
    ap_clk,
    CO,
    \m_reg_reg[4]_0 ,
    \m_reg_reg[8]_0 ,
    \m_reg_reg[8]_1 ,
    \p_reg_reg[3]_0 ,
    input_1_val_read_reg_947_pp0_iter1_reg,
    tmp_product__0_carry__0,
    Q,
    input_1_val_read_reg_947_pp0_iter1_reg_0,
    \m_reg_reg[8]_2 ,
    O,
    \p_reg_reg[10]_1 ,
    D);
  output \b_reg_reg[1]_0 ;
  output \b_reg_reg[0]_0 ;
  output [2:0]\W1_1_1_int_reg_reg[0] ;
  output [0:0]\b_reg_reg[0]_1 ;
  output [2:0]\b_reg_reg[0]_2 ;
  output [3:0]S;
  output [3:0]DI;
  output [2:0]\b_reg_reg[1]_1 ;
  output [10:0]\p_reg_reg[10]_0 ;
  input [1:0]W1_0_1_int_reg;
  input ap_clk;
  input [0:0]CO;
  input [2:0]\m_reg_reg[4]_0 ;
  input [0:0]\m_reg_reg[8]_0 ;
  input [3:0]\m_reg_reg[8]_1 ;
  input \p_reg_reg[3]_0 ;
  input [4:0]input_1_val_read_reg_947_pp0_iter1_reg;
  input tmp_product__0_carry__0;
  input [7:0]Q;
  input [5:0]input_1_val_read_reg_947_pp0_iter1_reg_0;
  input [7:0]\m_reg_reg[8]_2 ;
  input [3:0]O;
  input [3:0]\p_reg_reg[10]_1 ;
  input [0:0]D;

  wire [0:0]CO;
  wire [0:0]D;
  wire [3:0]DI;
  wire [3:0]O;
  wire [7:0]Q;
  wire [3:0]S;
  wire [1:0]W1_0_1_int_reg;
  wire [2:0]\W1_1_1_int_reg_reg[0] ;
  wire ap_clk;
  wire \b_reg_reg[0]_0 ;
  wire [0:0]\b_reg_reg[0]_1 ;
  wire [2:0]\b_reg_reg[0]_2 ;
  wire \b_reg_reg[1]_0 ;
  wire [2:0]\b_reg_reg[1]_1 ;
  wire [4:0]input_1_val_read_reg_947_pp0_iter1_reg;
  wire [5:0]input_1_val_read_reg_947_pp0_iter1_reg_0;
  wire m__0_carry__0_i_1__0_n_0;
  wire m__0_carry__0_i_3__0_n_0;
  wire m__0_carry__0_i_4__0_n_0;
  wire m__0_carry__0_n_0;
  wire m__0_carry__0_n_1;
  wire m__0_carry__0_n_2;
  wire m__0_carry__0_n_3;
  wire m__0_carry__0_n_4;
  wire m__0_carry__0_n_5;
  wire m__0_carry__0_n_6;
  wire m__0_carry__0_n_7;
  wire m__0_carry__1_n_7;
  wire m__0_carry_i_1__0_n_0;
  wire m__0_carry_i_2__0_n_0;
  wire m__0_carry_i_3__0_n_0;
  wire m__0_carry_i_7__0_n_0;
  wire m__0_carry_n_0;
  wire m__0_carry_n_1;
  wire m__0_carry_n_2;
  wire m__0_carry_n_3;
  wire m__0_carry_n_4;
  wire m__0_carry_n_5;
  wire m__0_carry_n_6;
  wire m__0_carry_n_7;
  wire [2:0]\m_reg_reg[4]_0 ;
  wire [0:0]\m_reg_reg[8]_0 ;
  wire [3:0]\m_reg_reg[8]_1 ;
  wire [7:0]\m_reg_reg[8]_2 ;
  wire \m_reg_reg_n_0_[0] ;
  wire \m_reg_reg_n_0_[1] ;
  wire \m_reg_reg_n_0_[2] ;
  wire \m_reg_reg_n_0_[3] ;
  wire \m_reg_reg_n_0_[4] ;
  wire \m_reg_reg_n_0_[5] ;
  wire \m_reg_reg_n_0_[6] ;
  wire \m_reg_reg_n_0_[7] ;
  wire \m_reg_reg_n_0_[8] ;
  wire \m_reg_reg_n_0_[9] ;
  wire p_carry__0_i_1__0_n_0;
  wire p_carry__0_i_2__0_n_0;
  wire p_carry__0_i_3__0_n_0;
  wire p_carry__0_i_4__0_n_0;
  wire p_carry__0_n_0;
  wire p_carry__0_n_1;
  wire p_carry__0_n_2;
  wire p_carry__0_n_3;
  wire p_carry__0_n_4;
  wire p_carry__0_n_5;
  wire p_carry__0_n_6;
  wire p_carry__0_n_7;
  wire p_carry__1_i_2__0_n_0;
  wire p_carry__1_i_3__0_n_0;
  wire p_carry__1_n_2;
  wire p_carry__1_n_3;
  wire p_carry__1_n_5;
  wire p_carry__1_n_6;
  wire p_carry__1_n_7;
  wire p_carry_i_1__0_n_0;
  wire p_carry_i_2__0_n_0;
  wire p_carry_i_3__0_n_0;
  wire p_carry_i_4__0_n_0;
  wire p_carry_n_0;
  wire p_carry_n_1;
  wire p_carry_n_2;
  wire p_carry_n_3;
  wire p_carry_n_4;
  wire p_carry_n_5;
  wire p_carry_n_6;
  wire p_carry_n_7;
  wire [10:0]\p_reg_reg[10]_0 ;
  wire [3:0]\p_reg_reg[10]_1 ;
  wire \p_reg_reg[3]_0 ;
  wire tmp_product__0_carry__0;
  wire [3:0]NLW_m__0_carry__1_CO_UNCONNECTED;
  wire [3:1]NLW_m__0_carry__1_O_UNCONNECTED;
  wire [3:2]NLW_p_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_p_carry__1_O_UNCONNECTED;

  FDRE \b_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(W1_0_1_int_reg[0]),
        .Q(\b_reg_reg[0]_0 ),
        .R(1'b0));
  FDRE \b_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(W1_0_1_int_reg[1]),
        .Q(\b_reg_reg[1]_0 ),
        .R(1'b0));
  CARRY4 m__0_carry
       (.CI(1'b0),
        .CO({m__0_carry_n_0,m__0_carry_n_1,m__0_carry_n_2,m__0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({m__0_carry_i_1__0_n_0,m__0_carry_i_2__0_n_0,m__0_carry_i_3__0_n_0,1'b0}),
        .O({m__0_carry_n_4,m__0_carry_n_5,m__0_carry_n_6,m__0_carry_n_7}),
        .S({\m_reg_reg[4]_0 ,m__0_carry_i_7__0_n_0}));
  CARRY4 m__0_carry__0
       (.CI(m__0_carry_n_0),
        .CO({m__0_carry__0_n_0,m__0_carry__0_n_1,m__0_carry__0_n_2,m__0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({m__0_carry__0_i_1__0_n_0,\m_reg_reg[8]_0 ,m__0_carry__0_i_3__0_n_0,m__0_carry__0_i_4__0_n_0}),
        .O({m__0_carry__0_n_4,m__0_carry__0_n_5,m__0_carry__0_n_6,m__0_carry__0_n_7}),
        .S(\m_reg_reg[8]_1 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    m__0_carry__0_i_1__0
       (.I0(\b_reg_reg[0]_0 ),
        .I1(\m_reg_reg[8]_2 [7]),
        .I2(\b_reg_reg[1]_0 ),
        .I3(\m_reg_reg[8]_2 [6]),
        .O(m__0_carry__0_i_1__0_n_0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    m__0_carry__0_i_1__16
       (.I0(\b_reg_reg[0]_0 ),
        .I1(Q[7]),
        .I2(\b_reg_reg[1]_0 ),
        .I3(Q[6]),
        .O(\b_reg_reg[0]_2 [2]));
  LUT4 #(
    .INIT(16'h7000)) 
    m__0_carry__0_i_3__0
       (.I0(\b_reg_reg[1]_0 ),
        .I1(\m_reg_reg[8]_2 [4]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(\m_reg_reg[8]_2 [5]),
        .O(m__0_carry__0_i_3__0_n_0));
  LUT4 #(
    .INIT(16'h7000)) 
    m__0_carry__0_i_3__16
       (.I0(\b_reg_reg[1]_0 ),
        .I1(Q[4]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(Q[5]),
        .O(\b_reg_reg[0]_2 [1]));
  LUT4 #(
    .INIT(16'h7000)) 
    m__0_carry__0_i_4__0
       (.I0(\b_reg_reg[1]_0 ),
        .I1(\m_reg_reg[8]_2 [3]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(\m_reg_reg[8]_2 [4]),
        .O(m__0_carry__0_i_4__0_n_0));
  LUT4 #(
    .INIT(16'h7000)) 
    m__0_carry__0_i_4__16
       (.I0(\b_reg_reg[1]_0 ),
        .I1(Q[3]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(Q[4]),
        .O(\b_reg_reg[0]_2 [0]));
  CARRY4 m__0_carry__1
       (.CI(m__0_carry__0_n_0),
        .CO(NLW_m__0_carry__1_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_m__0_carry__1_O_UNCONNECTED[3:1],m__0_carry__1_n_7}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT4 #(
    .INIT(16'h7000)) 
    m__0_carry_i_1__0
       (.I0(\b_reg_reg[1]_0 ),
        .I1(\m_reg_reg[8]_2 [2]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(\m_reg_reg[8]_2 [3]),
        .O(m__0_carry_i_1__0_n_0));
  LUT4 #(
    .INIT(16'h7000)) 
    m__0_carry_i_1__16
       (.I0(\b_reg_reg[1]_0 ),
        .I1(Q[2]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(Q[3]),
        .O(\b_reg_reg[1]_1 [2]));
  LUT4 #(
    .INIT(16'h7000)) 
    m__0_carry_i_2__0
       (.I0(\b_reg_reg[1]_0 ),
        .I1(\m_reg_reg[8]_2 [1]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(\m_reg_reg[8]_2 [2]),
        .O(m__0_carry_i_2__0_n_0));
  LUT4 #(
    .INIT(16'h7000)) 
    m__0_carry_i_2__16
       (.I0(\b_reg_reg[1]_0 ),
        .I1(Q[1]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(Q[2]),
        .O(\b_reg_reg[1]_1 [1]));
  LUT4 #(
    .INIT(16'hF777)) 
    m__0_carry_i_3__0
       (.I0(\b_reg_reg[1]_0 ),
        .I1(\m_reg_reg[8]_2 [0]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(\m_reg_reg[8]_2 [1]),
        .O(m__0_carry_i_3__0_n_0));
  LUT4 #(
    .INIT(16'hF777)) 
    m__0_carry_i_3__16
       (.I0(\b_reg_reg[1]_0 ),
        .I1(Q[0]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(Q[1]),
        .O(\b_reg_reg[1]_1 [0]));
  LUT4 #(
    .INIT(16'h7888)) 
    m__0_carry_i_7__0
       (.I0(\b_reg_reg[0]_0 ),
        .I1(\m_reg_reg[8]_2 [1]),
        .I2(\b_reg_reg[1]_0 ),
        .I3(\m_reg_reg[8]_2 [0]),
        .O(m__0_carry_i_7__0_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    m__0_carry_i_7__16
       (.I0(\b_reg_reg[0]_0 ),
        .I1(Q[1]),
        .I2(\b_reg_reg[1]_0 ),
        .I3(Q[0]),
        .O(\b_reg_reg[0]_1 ));
  FDRE \m_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D),
        .Q(\m_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \m_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry_n_7),
        .Q(\m_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \m_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry_n_6),
        .Q(\m_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \m_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry_n_5),
        .Q(\m_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \m_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry_n_4),
        .Q(\m_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \m_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry__0_n_7),
        .Q(\m_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \m_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry__0_n_6),
        .Q(\m_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \m_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry__0_n_5),
        .Q(\m_reg_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \m_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry__0_n_4),
        .Q(\m_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \m_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry__1_n_7),
        .Q(\m_reg_reg_n_0_[9] ),
        .R(1'b0));
  CARRY4 p_carry
       (.CI(1'b0),
        .CO({p_carry_n_0,p_carry_n_1,p_carry_n_2,p_carry_n_3}),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[3] ,\m_reg_reg_n_0_[2] ,\m_reg_reg_n_0_[1] ,\m_reg_reg_n_0_[0] }),
        .O({p_carry_n_4,p_carry_n_5,p_carry_n_6,p_carry_n_7}),
        .S({p_carry_i_1__0_n_0,p_carry_i_2__0_n_0,p_carry_i_3__0_n_0,p_carry_i_4__0_n_0}));
  CARRY4 p_carry__0
       (.CI(p_carry_n_0),
        .CO({p_carry__0_n_0,p_carry__0_n_1,p_carry__0_n_2,p_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[7] ,\m_reg_reg_n_0_[6] ,\m_reg_reg_n_0_[5] ,\m_reg_reg_n_0_[4] }),
        .O({p_carry__0_n_4,p_carry__0_n_5,p_carry__0_n_6,p_carry__0_n_7}),
        .S({p_carry__0_i_1__0_n_0,p_carry__0_i_2__0_n_0,p_carry__0_i_3__0_n_0,p_carry__0_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_1__0
       (.I0(\m_reg_reg_n_0_[7] ),
        .I1(\p_reg_reg[10]_1 [2]),
        .O(p_carry__0_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_2__0
       (.I0(\m_reg_reg_n_0_[6] ),
        .I1(\p_reg_reg[10]_1 [1]),
        .O(p_carry__0_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_3__0
       (.I0(\m_reg_reg_n_0_[5] ),
        .I1(\p_reg_reg[10]_1 [0]),
        .O(p_carry__0_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_4__0
       (.I0(\m_reg_reg_n_0_[4] ),
        .I1(O[3]),
        .O(p_carry__0_i_4__0_n_0));
  CARRY4 p_carry__1
       (.CI(p_carry__0_n_0),
        .CO({NLW_p_carry__1_CO_UNCONNECTED[3:2],p_carry__1_n_2,p_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,CO,\m_reg_reg_n_0_[8] }),
        .O({NLW_p_carry__1_O_UNCONNECTED[3],p_carry__1_n_5,p_carry__1_n_6,p_carry__1_n_7}),
        .S({1'b0,1'b1,p_carry__1_i_2__0_n_0,p_carry__1_i_3__0_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    p_carry__1_i_2__0
       (.I0(\m_reg_reg_n_0_[9] ),
        .I1(CO),
        .O(p_carry__1_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__1_i_3__0
       (.I0(\m_reg_reg_n_0_[8] ),
        .I1(\p_reg_reg[10]_1 [3]),
        .O(p_carry__1_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry_i_1__0
       (.I0(\m_reg_reg_n_0_[3] ),
        .I1(O[2]),
        .O(p_carry_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry_i_2__0
       (.I0(\m_reg_reg_n_0_[2] ),
        .I1(O[1]),
        .O(p_carry_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry_i_3__0
       (.I0(\m_reg_reg_n_0_[1] ),
        .I1(O[0]),
        .O(p_carry_i_3__0_n_0));
  LUT3 #(
    .INIT(8'h6A)) 
    p_carry_i_4__0
       (.I0(\m_reg_reg_n_0_[0] ),
        .I1(\p_reg_reg[3]_0 ),
        .I2(input_1_val_read_reg_947_pp0_iter1_reg_0[0]),
        .O(p_carry_i_4__0_n_0));
  FDRE \p_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry_n_7),
        .Q(\p_reg_reg[10]_0 [0]),
        .R(1'b0));
  FDRE \p_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__1_n_5),
        .Q(\p_reg_reg[10]_0 [10]),
        .R(1'b0));
  FDRE \p_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry_n_6),
        .Q(\p_reg_reg[10]_0 [1]),
        .R(1'b0));
  FDRE \p_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry_n_5),
        .Q(\p_reg_reg[10]_0 [2]),
        .R(1'b0));
  FDRE \p_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry_n_4),
        .Q(\p_reg_reg[10]_0 [3]),
        .R(1'b0));
  FDRE \p_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__0_n_7),
        .Q(\p_reg_reg[10]_0 [4]),
        .R(1'b0));
  FDRE \p_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__0_n_6),
        .Q(\p_reg_reg[10]_0 [5]),
        .R(1'b0));
  FDRE \p_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__0_n_5),
        .Q(\p_reg_reg[10]_0 [6]),
        .R(1'b0));
  FDRE \p_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__0_n_4),
        .Q(\p_reg_reg[10]_0 [7]),
        .R(1'b0));
  FDRE \p_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__1_n_7),
        .Q(\p_reg_reg[10]_0 [8]),
        .R(1'b0));
  FDRE \p_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__1_n_6),
        .Q(\p_reg_reg[10]_0 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    tmp_product__0_carry__0_i_1__0
       (.I0(\p_reg_reg[3]_0 ),
        .I1(input_1_val_read_reg_947_pp0_iter1_reg_0[5]),
        .I2(tmp_product__0_carry__0),
        .I3(input_1_val_read_reg_947_pp0_iter1_reg_0[4]),
        .O(DI[3]));
  LUT4 #(
    .INIT(16'h7FFF)) 
    tmp_product__0_carry__0_i_1__16
       (.I0(\p_reg_reg[3]_0 ),
        .I1(input_1_val_read_reg_947_pp0_iter1_reg[4]),
        .I2(tmp_product__0_carry__0),
        .I3(input_1_val_read_reg_947_pp0_iter1_reg[3]),
        .O(\W1_1_1_int_reg_reg[0] [2]));
  LUT4 #(
    .INIT(16'h8777)) 
    tmp_product__0_carry__0_i_2__0
       (.I0(input_1_val_read_reg_947_pp0_iter1_reg_0[4]),
        .I1(tmp_product__0_carry__0),
        .I2(input_1_val_read_reg_947_pp0_iter1_reg_0[5]),
        .I3(\p_reg_reg[3]_0 ),
        .O(DI[2]));
  LUT4 #(
    .INIT(16'h7000)) 
    tmp_product__0_carry__0_i_3__0
       (.I0(tmp_product__0_carry__0),
        .I1(input_1_val_read_reg_947_pp0_iter1_reg_0[2]),
        .I2(\p_reg_reg[3]_0 ),
        .I3(input_1_val_read_reg_947_pp0_iter1_reg_0[3]),
        .O(DI[1]));
  LUT4 #(
    .INIT(16'h7000)) 
    tmp_product__0_carry__0_i_3__16
       (.I0(tmp_product__0_carry__0),
        .I1(input_1_val_read_reg_947_pp0_iter1_reg[1]),
        .I2(\p_reg_reg[3]_0 ),
        .I3(input_1_val_read_reg_947_pp0_iter1_reg[2]),
        .O(\W1_1_1_int_reg_reg[0] [1]));
  LUT4 #(
    .INIT(16'h7000)) 
    tmp_product__0_carry__0_i_4__0
       (.I0(tmp_product__0_carry__0),
        .I1(input_1_val_read_reg_947_pp0_iter1_reg_0[1]),
        .I2(\p_reg_reg[3]_0 ),
        .I3(input_1_val_read_reg_947_pp0_iter1_reg_0[2]),
        .O(DI[0]));
  LUT4 #(
    .INIT(16'h7000)) 
    tmp_product__0_carry__0_i_4__16
       (.I0(tmp_product__0_carry__0),
        .I1(input_1_val_read_reg_947_pp0_iter1_reg[0]),
        .I2(\p_reg_reg[3]_0 ),
        .I3(input_1_val_read_reg_947_pp0_iter1_reg[1]),
        .O(\W1_1_1_int_reg_reg[0] [0]));
  LUT4 #(
    .INIT(16'h8FFF)) 
    tmp_product__0_carry__0_i_5__0
       (.I0(input_1_val_read_reg_947_pp0_iter1_reg_0[4]),
        .I1(\p_reg_reg[3]_0 ),
        .I2(tmp_product__0_carry__0),
        .I3(input_1_val_read_reg_947_pp0_iter1_reg_0[5]),
        .O(S[3]));
  LUT5 #(
    .INIT(32'h93539F9F)) 
    tmp_product__0_carry__0_i_6__0
       (.I0(input_1_val_read_reg_947_pp0_iter1_reg_0[5]),
        .I1(input_1_val_read_reg_947_pp0_iter1_reg_0[4]),
        .I2(\p_reg_reg[3]_0 ),
        .I3(input_1_val_read_reg_947_pp0_iter1_reg_0[3]),
        .I4(tmp_product__0_carry__0),
        .O(S[2]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    tmp_product__0_carry__0_i_7__0
       (.I0(input_1_val_read_reg_947_pp0_iter1_reg_0[2]),
        .I1(input_1_val_read_reg_947_pp0_iter1_reg_0[3]),
        .I2(tmp_product__0_carry__0),
        .I3(input_1_val_read_reg_947_pp0_iter1_reg_0[4]),
        .I4(\p_reg_reg[3]_0 ),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    tmp_product__0_carry__0_i_8__0
       (.I0(input_1_val_read_reg_947_pp0_iter1_reg_0[1]),
        .I1(input_1_val_read_reg_947_pp0_iter1_reg_0[2]),
        .I2(tmp_product__0_carry__0),
        .I3(input_1_val_read_reg_947_pp0_iter1_reg_0[3]),
        .I4(\p_reg_reg[3]_0 ),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0" *) 
module bd_0_hls_inst_0_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_153
   (\b_reg_reg[1]_0 ,
    \b_reg_reg[0]_0 ,
    \W1_6_0_int_reg_reg[0] ,
    \b_reg_reg[0]_1 ,
    \b_reg_reg[0]_2 ,
    S,
    DI,
    Q,
    \a_reg_reg[2]_0 ,
    \a_reg_reg[6]_0 ,
    \a_reg_reg[2]_1 ,
    \a_reg_reg[6]_1 ,
    \a_reg_reg[2]_2 ,
    \a_reg_reg[6]_2 ,
    \b_reg_reg[1]_1 ,
    \p_reg_reg[10]_0 ,
    \p_reg_reg[10]_1 ,
    D,
    \a_reg_reg[0]_0 ,
    \a_reg_reg[0]_1 ,
    \a_reg_reg[6]_3 ,
    \a_reg_reg[6]_4 ,
    \a_reg_reg[6]_5 ,
    W1_7_0_int_reg,
    ap_clk,
    CO,
    \p_reg_reg[3]_0 ,
    input_6_val_read_reg_932_pp0_iter1_reg,
    tmp_product__0_carry__0,
    \m_reg_reg[8]_0 ,
    input_6_val_read_reg_932_pp0_iter1_reg_3,
    \m_reg_reg[4]_0 ,
    \m_reg_reg[0]_0 ,
    \m_reg_reg[4]_1 ,
    \m_reg_reg[0]_1 ,
    \m_reg_reg[4]_2 ,
    \m_reg_reg[0]_2 ,
    \add_ln56_5_reg_1154_reg[11] ,
    O,
    \p_reg_reg[10]_2 ,
    \a_reg_reg[7]_0 );
  output \b_reg_reg[1]_0 ;
  output \b_reg_reg[0]_0 ;
  output [2:0]\W1_6_0_int_reg_reg[0] ;
  output [0:0]\b_reg_reg[0]_1 ;
  output [2:0]\b_reg_reg[0]_2 ;
  output [3:0]S;
  output [3:0]DI;
  output [7:0]Q;
  output [2:0]\a_reg_reg[2]_0 ;
  output [3:0]\a_reg_reg[6]_0 ;
  output [2:0]\a_reg_reg[2]_1 ;
  output [3:0]\a_reg_reg[6]_1 ;
  output [2:0]\a_reg_reg[2]_2 ;
  output [3:0]\a_reg_reg[6]_2 ;
  output [2:0]\b_reg_reg[1]_1 ;
  output [0:0]\p_reg_reg[10]_0 ;
  output [10:0]\p_reg_reg[10]_1 ;
  output [0:0]D;
  output [0:0]\a_reg_reg[0]_0 ;
  output [0:0]\a_reg_reg[0]_1 ;
  output [0:0]\a_reg_reg[6]_3 ;
  output [0:0]\a_reg_reg[6]_4 ;
  output [0:0]\a_reg_reg[6]_5 ;
  input [1:0]W1_7_0_int_reg;
  input ap_clk;
  input [0:0]CO;
  input \p_reg_reg[3]_0 ;
  input [4:0]input_6_val_read_reg_932_pp0_iter1_reg;
  input tmp_product__0_carry__0;
  input [7:0]\m_reg_reg[8]_0 ;
  input [5:0]input_6_val_read_reg_932_pp0_iter1_reg_3;
  input \m_reg_reg[4]_0 ;
  input \m_reg_reg[0]_0 ;
  input \m_reg_reg[4]_1 ;
  input \m_reg_reg[0]_1 ;
  input \m_reg_reg[4]_2 ;
  input \m_reg_reg[0]_2 ;
  input [0:0]\add_ln56_5_reg_1154_reg[11] ;
  input [3:0]O;
  input [3:0]\p_reg_reg[10]_2 ;
  input [7:0]\a_reg_reg[7]_0 ;

  wire [0:0]CO;
  wire [0:0]D;
  wire [3:0]DI;
  wire [3:0]O;
  wire [7:0]Q;
  wire [3:0]S;
  wire [2:0]\W1_6_0_int_reg_reg[0] ;
  wire [1:0]W1_7_0_int_reg;
  wire [0:0]\a_reg_reg[0]_0 ;
  wire [0:0]\a_reg_reg[0]_1 ;
  wire [2:0]\a_reg_reg[2]_0 ;
  wire [2:0]\a_reg_reg[2]_1 ;
  wire [2:0]\a_reg_reg[2]_2 ;
  wire [3:0]\a_reg_reg[6]_0 ;
  wire [3:0]\a_reg_reg[6]_1 ;
  wire [3:0]\a_reg_reg[6]_2 ;
  wire [0:0]\a_reg_reg[6]_3 ;
  wire [0:0]\a_reg_reg[6]_4 ;
  wire [0:0]\a_reg_reg[6]_5 ;
  wire [7:0]\a_reg_reg[7]_0 ;
  wire [0:0]\add_ln56_5_reg_1154_reg[11] ;
  wire ap_clk;
  wire \b_reg_reg[0]_0 ;
  wire [0:0]\b_reg_reg[0]_1 ;
  wire [2:0]\b_reg_reg[0]_2 ;
  wire \b_reg_reg[1]_0 ;
  wire [2:0]\b_reg_reg[1]_1 ;
  wire [4:0]input_6_val_read_reg_932_pp0_iter1_reg;
  wire [5:0]input_6_val_read_reg_932_pp0_iter1_reg_3;
  wire m__0_carry__0_i_1__11_n_0;
  wire m__0_carry__0_i_2__11_n_0;
  wire m__0_carry__0_i_3__11_n_0;
  wire m__0_carry__0_i_4__11_n_0;
  wire m__0_carry__0_i_5__11_n_0;
  wire m__0_carry__0_i_6__11_n_0;
  wire m__0_carry__0_i_7__11_n_0;
  wire m__0_carry__0_i_8__11_n_0;
  wire m__0_carry__0_n_0;
  wire m__0_carry__0_n_1;
  wire m__0_carry__0_n_2;
  wire m__0_carry__0_n_3;
  wire m__0_carry__0_n_4;
  wire m__0_carry__0_n_5;
  wire m__0_carry__0_n_6;
  wire m__0_carry__0_n_7;
  wire m__0_carry__1_n_7;
  wire m__0_carry_i_1__11_n_0;
  wire m__0_carry_i_2__11_n_0;
  wire m__0_carry_i_3__11_n_0;
  wire m__0_carry_i_4__11_n_0;
  wire m__0_carry_i_5__11_n_0;
  wire m__0_carry_i_6__11_n_0;
  wire m__0_carry_i_7__11_n_0;
  wire m__0_carry_n_0;
  wire m__0_carry_n_1;
  wire m__0_carry_n_2;
  wire m__0_carry_n_3;
  wire m__0_carry_n_4;
  wire m__0_carry_n_5;
  wire m__0_carry_n_6;
  wire m__0_carry_n_7;
  wire \m_reg[0]_i_1__11_n_0 ;
  wire \m_reg_reg[0]_0 ;
  wire \m_reg_reg[0]_1 ;
  wire \m_reg_reg[0]_2 ;
  wire \m_reg_reg[4]_0 ;
  wire \m_reg_reg[4]_1 ;
  wire \m_reg_reg[4]_2 ;
  wire [7:0]\m_reg_reg[8]_0 ;
  wire \m_reg_reg_n_0_[0] ;
  wire \m_reg_reg_n_0_[1] ;
  wire \m_reg_reg_n_0_[2] ;
  wire \m_reg_reg_n_0_[3] ;
  wire \m_reg_reg_n_0_[4] ;
  wire \m_reg_reg_n_0_[5] ;
  wire \m_reg_reg_n_0_[6] ;
  wire \m_reg_reg_n_0_[7] ;
  wire \m_reg_reg_n_0_[8] ;
  wire \m_reg_reg_n_0_[9] ;
  wire p_carry__0_i_1__11_n_0;
  wire p_carry__0_i_2__11_n_0;
  wire p_carry__0_i_3__11_n_0;
  wire p_carry__0_i_4__11_n_0;
  wire p_carry__0_n_0;
  wire p_carry__0_n_1;
  wire p_carry__0_n_2;
  wire p_carry__0_n_3;
  wire p_carry__0_n_4;
  wire p_carry__0_n_5;
  wire p_carry__0_n_6;
  wire p_carry__0_n_7;
  wire p_carry__1_i_2__11_n_0;
  wire p_carry__1_i_3__11_n_0;
  wire p_carry__1_n_2;
  wire p_carry__1_n_3;
  wire p_carry__1_n_5;
  wire p_carry__1_n_6;
  wire p_carry__1_n_7;
  wire p_carry_i_1__11_n_0;
  wire p_carry_i_2__11_n_0;
  wire p_carry_i_3__11_n_0;
  wire p_carry_i_4__11_n_0;
  wire p_carry_n_0;
  wire p_carry_n_1;
  wire p_carry_n_2;
  wire p_carry_n_3;
  wire p_carry_n_4;
  wire p_carry_n_5;
  wire p_carry_n_6;
  wire p_carry_n_7;
  wire [0:0]\p_reg_reg[10]_0 ;
  wire [10:0]\p_reg_reg[10]_1 ;
  wire [3:0]\p_reg_reg[10]_2 ;
  wire \p_reg_reg[3]_0 ;
  wire tmp_product__0_carry__0;
  wire [3:0]NLW_m__0_carry__1_CO_UNCONNECTED;
  wire [3:1]NLW_m__0_carry__1_O_UNCONNECTED;
  wire [3:2]NLW_p_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_p_carry__1_O_UNCONNECTED;

  FDRE \a_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg_reg[7]_0 [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \a_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg_reg[7]_0 [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \a_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg_reg[7]_0 [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \a_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg_reg[7]_0 [3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \a_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg_reg[7]_0 [4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \a_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg_reg[7]_0 [5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \a_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg_reg[7]_0 [6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \a_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg_reg[7]_0 [7]),
        .Q(Q[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln56_5_reg_1154[11]_i_3 
       (.I0(\p_reg_reg[10]_1 [10]),
        .I1(\add_ln56_5_reg_1154_reg[11] ),
        .O(\p_reg_reg[10]_0 ));
  FDRE \b_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(W1_7_0_int_reg[0]),
        .Q(\b_reg_reg[0]_0 ),
        .R(1'b0));
  FDRE \b_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(W1_7_0_int_reg[1]),
        .Q(\b_reg_reg[1]_0 ),
        .R(1'b0));
  CARRY4 m__0_carry
       (.CI(1'b0),
        .CO({m__0_carry_n_0,m__0_carry_n_1,m__0_carry_n_2,m__0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({m__0_carry_i_1__11_n_0,m__0_carry_i_2__11_n_0,m__0_carry_i_3__11_n_0,1'b0}),
        .O({m__0_carry_n_4,m__0_carry_n_5,m__0_carry_n_6,m__0_carry_n_7}),
        .S({m__0_carry_i_4__11_n_0,m__0_carry_i_5__11_n_0,m__0_carry_i_6__11_n_0,m__0_carry_i_7__11_n_0}));
  CARRY4 m__0_carry__0
       (.CI(m__0_carry_n_0),
        .CO({m__0_carry__0_n_0,m__0_carry__0_n_1,m__0_carry__0_n_2,m__0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({m__0_carry__0_i_1__11_n_0,m__0_carry__0_i_2__11_n_0,m__0_carry__0_i_3__11_n_0,m__0_carry__0_i_4__11_n_0}),
        .O({m__0_carry__0_n_4,m__0_carry__0_n_5,m__0_carry__0_n_6,m__0_carry__0_n_7}),
        .S({m__0_carry__0_i_5__11_n_0,m__0_carry__0_i_6__11_n_0,m__0_carry__0_i_7__11_n_0,m__0_carry__0_i_8__11_n_0}));
  LUT4 #(
    .INIT(16'h7FFF)) 
    m__0_carry__0_i_1__11
       (.I0(\b_reg_reg[0]_0 ),
        .I1(Q[7]),
        .I2(\b_reg_reg[1]_0 ),
        .I3(Q[6]),
        .O(m__0_carry__0_i_1__11_n_0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    m__0_carry__0_i_1__27
       (.I0(\b_reg_reg[0]_0 ),
        .I1(\m_reg_reg[8]_0 [7]),
        .I2(\b_reg_reg[1]_0 ),
        .I3(\m_reg_reg[8]_0 [6]),
        .O(\b_reg_reg[0]_2 [2]));
  LUT4 #(
    .INIT(16'h8777)) 
    m__0_carry__0_i_2__11
       (.I0(Q[6]),
        .I1(\b_reg_reg[1]_0 ),
        .I2(Q[7]),
        .I3(\b_reg_reg[0]_0 ),
        .O(m__0_carry__0_i_2__11_n_0));
  LUT4 #(
    .INIT(16'h8777)) 
    m__0_carry__0_i_2__12
       (.I0(Q[6]),
        .I1(\m_reg_reg[4]_0 ),
        .I2(Q[7]),
        .I3(\m_reg_reg[0]_0 ),
        .O(\a_reg_reg[6]_3 ));
  LUT4 #(
    .INIT(16'h8777)) 
    m__0_carry__0_i_2__13
       (.I0(Q[6]),
        .I1(\m_reg_reg[4]_1 ),
        .I2(Q[7]),
        .I3(\m_reg_reg[0]_1 ),
        .O(\a_reg_reg[6]_4 ));
  LUT4 #(
    .INIT(16'h8777)) 
    m__0_carry__0_i_2__14
       (.I0(Q[6]),
        .I1(\m_reg_reg[4]_2 ),
        .I2(Q[7]),
        .I3(\m_reg_reg[0]_2 ),
        .O(\a_reg_reg[6]_5 ));
  LUT4 #(
    .INIT(16'h7000)) 
    m__0_carry__0_i_3__11
       (.I0(\b_reg_reg[1]_0 ),
        .I1(Q[4]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(Q[5]),
        .O(m__0_carry__0_i_3__11_n_0));
  LUT4 #(
    .INIT(16'h7000)) 
    m__0_carry__0_i_3__27
       (.I0(\b_reg_reg[1]_0 ),
        .I1(\m_reg_reg[8]_0 [4]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(\m_reg_reg[8]_0 [5]),
        .O(\b_reg_reg[0]_2 [1]));
  LUT4 #(
    .INIT(16'h7000)) 
    m__0_carry__0_i_4__11
       (.I0(\b_reg_reg[1]_0 ),
        .I1(Q[3]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(Q[4]),
        .O(m__0_carry__0_i_4__11_n_0));
  LUT4 #(
    .INIT(16'h7000)) 
    m__0_carry__0_i_4__27
       (.I0(\b_reg_reg[1]_0 ),
        .I1(\m_reg_reg[8]_0 [3]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(\m_reg_reg[8]_0 [4]),
        .O(\b_reg_reg[0]_2 [0]));
  LUT4 #(
    .INIT(16'h8FFF)) 
    m__0_carry__0_i_5__11
       (.I0(Q[6]),
        .I1(\b_reg_reg[0]_0 ),
        .I2(\b_reg_reg[1]_0 ),
        .I3(Q[7]),
        .O(m__0_carry__0_i_5__11_n_0));
  LUT4 #(
    .INIT(16'h8FFF)) 
    m__0_carry__0_i_5__12
       (.I0(Q[6]),
        .I1(\m_reg_reg[0]_0 ),
        .I2(\m_reg_reg[4]_0 ),
        .I3(Q[7]),
        .O(\a_reg_reg[6]_0 [3]));
  LUT4 #(
    .INIT(16'h8FFF)) 
    m__0_carry__0_i_5__13
       (.I0(Q[6]),
        .I1(\m_reg_reg[0]_1 ),
        .I2(\m_reg_reg[4]_1 ),
        .I3(Q[7]),
        .O(\a_reg_reg[6]_1 [3]));
  LUT4 #(
    .INIT(16'h8FFF)) 
    m__0_carry__0_i_5__14
       (.I0(Q[6]),
        .I1(\m_reg_reg[0]_2 ),
        .I2(\m_reg_reg[4]_2 ),
        .I3(Q[7]),
        .O(\a_reg_reg[6]_2 [3]));
  LUT5 #(
    .INIT(32'h93539F9F)) 
    m__0_carry__0_i_6__11
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(Q[5]),
        .I4(\b_reg_reg[1]_0 ),
        .O(m__0_carry__0_i_6__11_n_0));
  LUT5 #(
    .INIT(32'h93539F9F)) 
    m__0_carry__0_i_6__12
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(\m_reg_reg[0]_0 ),
        .I3(Q[5]),
        .I4(\m_reg_reg[4]_0 ),
        .O(\a_reg_reg[6]_0 [2]));
  LUT5 #(
    .INIT(32'h93539F9F)) 
    m__0_carry__0_i_6__13
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(\m_reg_reg[0]_1 ),
        .I3(Q[5]),
        .I4(\m_reg_reg[4]_1 ),
        .O(\a_reg_reg[6]_1 [2]));
  LUT5 #(
    .INIT(32'h93539F9F)) 
    m__0_carry__0_i_6__14
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(\m_reg_reg[0]_2 ),
        .I3(Q[5]),
        .I4(\m_reg_reg[4]_2 ),
        .O(\a_reg_reg[6]_2 [2]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    m__0_carry__0_i_7__11
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(\b_reg_reg[1]_0 ),
        .I3(Q[6]),
        .I4(\b_reg_reg[0]_0 ),
        .O(m__0_carry__0_i_7__11_n_0));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    m__0_carry__0_i_7__12
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(\m_reg_reg[4]_0 ),
        .I3(Q[6]),
        .I4(\m_reg_reg[0]_0 ),
        .O(\a_reg_reg[6]_0 [1]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    m__0_carry__0_i_7__13
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(\m_reg_reg[4]_1 ),
        .I3(Q[6]),
        .I4(\m_reg_reg[0]_1 ),
        .O(\a_reg_reg[6]_1 [1]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    m__0_carry__0_i_7__14
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(\m_reg_reg[4]_2 ),
        .I3(Q[6]),
        .I4(\m_reg_reg[0]_2 ),
        .O(\a_reg_reg[6]_2 [1]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    m__0_carry__0_i_8__11
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(\b_reg_reg[1]_0 ),
        .I3(Q[5]),
        .I4(\b_reg_reg[0]_0 ),
        .O(m__0_carry__0_i_8__11_n_0));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    m__0_carry__0_i_8__12
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(\m_reg_reg[4]_0 ),
        .I3(Q[5]),
        .I4(\m_reg_reg[0]_0 ),
        .O(\a_reg_reg[6]_0 [0]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    m__0_carry__0_i_8__13
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(\m_reg_reg[4]_1 ),
        .I3(Q[5]),
        .I4(\m_reg_reg[0]_1 ),
        .O(\a_reg_reg[6]_1 [0]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    m__0_carry__0_i_8__14
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(\m_reg_reg[4]_2 ),
        .I3(Q[5]),
        .I4(\m_reg_reg[0]_2 ),
        .O(\a_reg_reg[6]_2 [0]));
  CARRY4 m__0_carry__1
       (.CI(m__0_carry__0_n_0),
        .CO(NLW_m__0_carry__1_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_m__0_carry__1_O_UNCONNECTED[3:1],m__0_carry__1_n_7}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT4 #(
    .INIT(16'h7000)) 
    m__0_carry_i_1__11
       (.I0(\b_reg_reg[1]_0 ),
        .I1(Q[2]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(Q[3]),
        .O(m__0_carry_i_1__11_n_0));
  LUT4 #(
    .INIT(16'h7000)) 
    m__0_carry_i_1__27
       (.I0(\b_reg_reg[1]_0 ),
        .I1(\m_reg_reg[8]_0 [2]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(\m_reg_reg[8]_0 [3]),
        .O(\b_reg_reg[1]_1 [2]));
  LUT4 #(
    .INIT(16'h7000)) 
    m__0_carry_i_2__11
       (.I0(\b_reg_reg[1]_0 ),
        .I1(Q[1]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(Q[2]),
        .O(m__0_carry_i_2__11_n_0));
  LUT4 #(
    .INIT(16'h7000)) 
    m__0_carry_i_2__27
       (.I0(\b_reg_reg[1]_0 ),
        .I1(\m_reg_reg[8]_0 [1]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(\m_reg_reg[8]_0 [2]),
        .O(\b_reg_reg[1]_1 [1]));
  LUT4 #(
    .INIT(16'hF777)) 
    m__0_carry_i_3__11
       (.I0(\b_reg_reg[1]_0 ),
        .I1(Q[0]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(Q[1]),
        .O(m__0_carry_i_3__11_n_0));
  LUT4 #(
    .INIT(16'hF777)) 
    m__0_carry_i_3__27
       (.I0(\b_reg_reg[1]_0 ),
        .I1(\m_reg_reg[8]_0 [0]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(\m_reg_reg[8]_0 [1]),
        .O(\b_reg_reg[1]_1 [0]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    m__0_carry_i_4__11
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(\b_reg_reg[1]_0 ),
        .I3(Q[4]),
        .I4(\b_reg_reg[0]_0 ),
        .O(m__0_carry_i_4__11_n_0));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    m__0_carry_i_4__12
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(\m_reg_reg[4]_0 ),
        .I3(Q[4]),
        .I4(\m_reg_reg[0]_0 ),
        .O(\a_reg_reg[2]_0 [2]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    m__0_carry_i_4__13
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(\m_reg_reg[4]_1 ),
        .I3(Q[4]),
        .I4(\m_reg_reg[0]_1 ),
        .O(\a_reg_reg[2]_1 [2]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    m__0_carry_i_4__14
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(\m_reg_reg[4]_2 ),
        .I3(Q[4]),
        .I4(\m_reg_reg[0]_2 ),
        .O(\a_reg_reg[2]_2 [2]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    m__0_carry_i_5__11
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(\b_reg_reg[1]_0 ),
        .I3(Q[3]),
        .I4(\b_reg_reg[0]_0 ),
        .O(m__0_carry_i_5__11_n_0));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    m__0_carry_i_5__12
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(\m_reg_reg[4]_0 ),
        .I3(Q[3]),
        .I4(\m_reg_reg[0]_0 ),
        .O(\a_reg_reg[2]_0 [1]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    m__0_carry_i_5__13
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(\m_reg_reg[4]_1 ),
        .I3(Q[3]),
        .I4(\m_reg_reg[0]_1 ),
        .O(\a_reg_reg[2]_1 [1]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    m__0_carry_i_5__14
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(\m_reg_reg[4]_2 ),
        .I3(Q[3]),
        .I4(\m_reg_reg[0]_2 ),
        .O(\a_reg_reg[2]_2 [1]));
  LUT5 #(
    .INIT(32'h1FE06060)) 
    m__0_carry_i_6__11
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\b_reg_reg[1]_0 ),
        .I3(Q[2]),
        .I4(\b_reg_reg[0]_0 ),
        .O(m__0_carry_i_6__11_n_0));
  LUT5 #(
    .INIT(32'h1FE06060)) 
    m__0_carry_i_6__12
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\m_reg_reg[4]_0 ),
        .I3(Q[2]),
        .I4(\m_reg_reg[0]_0 ),
        .O(\a_reg_reg[2]_0 [0]));
  LUT5 #(
    .INIT(32'h1FE06060)) 
    m__0_carry_i_6__13
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\m_reg_reg[4]_1 ),
        .I3(Q[2]),
        .I4(\m_reg_reg[0]_1 ),
        .O(\a_reg_reg[2]_1 [0]));
  LUT5 #(
    .INIT(32'h1FE06060)) 
    m__0_carry_i_6__14
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\m_reg_reg[4]_2 ),
        .I3(Q[2]),
        .I4(\m_reg_reg[0]_2 ),
        .O(\a_reg_reg[2]_2 [0]));
  LUT4 #(
    .INIT(16'h7888)) 
    m__0_carry_i_7__11
       (.I0(\b_reg_reg[0]_0 ),
        .I1(Q[1]),
        .I2(\b_reg_reg[1]_0 ),
        .I3(Q[0]),
        .O(m__0_carry_i_7__11_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    m__0_carry_i_7__27
       (.I0(\b_reg_reg[0]_0 ),
        .I1(\m_reg_reg[8]_0 [1]),
        .I2(\b_reg_reg[1]_0 ),
        .I3(\m_reg_reg[8]_0 [0]),
        .O(\b_reg_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[0]_i_1__11 
       (.I0(Q[0]),
        .I1(\b_reg_reg[0]_0 ),
        .O(\m_reg[0]_i_1__11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[0]_i_1__12 
       (.I0(Q[0]),
        .I1(\m_reg_reg[0]_0 ),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[0]_i_1__13 
       (.I0(Q[0]),
        .I1(\m_reg_reg[0]_1 ),
        .O(\a_reg_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[0]_i_1__14 
       (.I0(Q[0]),
        .I1(\m_reg_reg[0]_2 ),
        .O(\a_reg_reg[0]_1 ));
  FDRE \m_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\m_reg[0]_i_1__11_n_0 ),
        .Q(\m_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \m_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry_n_7),
        .Q(\m_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \m_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry_n_6),
        .Q(\m_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \m_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry_n_5),
        .Q(\m_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \m_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry_n_4),
        .Q(\m_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \m_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry__0_n_7),
        .Q(\m_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \m_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry__0_n_6),
        .Q(\m_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \m_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry__0_n_5),
        .Q(\m_reg_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \m_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry__0_n_4),
        .Q(\m_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \m_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry__1_n_7),
        .Q(\m_reg_reg_n_0_[9] ),
        .R(1'b0));
  CARRY4 p_carry
       (.CI(1'b0),
        .CO({p_carry_n_0,p_carry_n_1,p_carry_n_2,p_carry_n_3}),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[3] ,\m_reg_reg_n_0_[2] ,\m_reg_reg_n_0_[1] ,\m_reg_reg_n_0_[0] }),
        .O({p_carry_n_4,p_carry_n_5,p_carry_n_6,p_carry_n_7}),
        .S({p_carry_i_1__11_n_0,p_carry_i_2__11_n_0,p_carry_i_3__11_n_0,p_carry_i_4__11_n_0}));
  CARRY4 p_carry__0
       (.CI(p_carry_n_0),
        .CO({p_carry__0_n_0,p_carry__0_n_1,p_carry__0_n_2,p_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[7] ,\m_reg_reg_n_0_[6] ,\m_reg_reg_n_0_[5] ,\m_reg_reg_n_0_[4] }),
        .O({p_carry__0_n_4,p_carry__0_n_5,p_carry__0_n_6,p_carry__0_n_7}),
        .S({p_carry__0_i_1__11_n_0,p_carry__0_i_2__11_n_0,p_carry__0_i_3__11_n_0,p_carry__0_i_4__11_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_1__11
       (.I0(\m_reg_reg_n_0_[7] ),
        .I1(\p_reg_reg[10]_2 [2]),
        .O(p_carry__0_i_1__11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_2__11
       (.I0(\m_reg_reg_n_0_[6] ),
        .I1(\p_reg_reg[10]_2 [1]),
        .O(p_carry__0_i_2__11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_3__11
       (.I0(\m_reg_reg_n_0_[5] ),
        .I1(\p_reg_reg[10]_2 [0]),
        .O(p_carry__0_i_3__11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_4__11
       (.I0(\m_reg_reg_n_0_[4] ),
        .I1(O[3]),
        .O(p_carry__0_i_4__11_n_0));
  CARRY4 p_carry__1
       (.CI(p_carry__0_n_0),
        .CO({NLW_p_carry__1_CO_UNCONNECTED[3:2],p_carry__1_n_2,p_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,CO,\m_reg_reg_n_0_[8] }),
        .O({NLW_p_carry__1_O_UNCONNECTED[3],p_carry__1_n_5,p_carry__1_n_6,p_carry__1_n_7}),
        .S({1'b0,1'b1,p_carry__1_i_2__11_n_0,p_carry__1_i_3__11_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    p_carry__1_i_2__11
       (.I0(\m_reg_reg_n_0_[9] ),
        .I1(CO),
        .O(p_carry__1_i_2__11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__1_i_3__11
       (.I0(\m_reg_reg_n_0_[8] ),
        .I1(\p_reg_reg[10]_2 [3]),
        .O(p_carry__1_i_3__11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry_i_1__11
       (.I0(\m_reg_reg_n_0_[3] ),
        .I1(O[2]),
        .O(p_carry_i_1__11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry_i_2__11
       (.I0(\m_reg_reg_n_0_[2] ),
        .I1(O[1]),
        .O(p_carry_i_2__11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry_i_3__11
       (.I0(\m_reg_reg_n_0_[1] ),
        .I1(O[0]),
        .O(p_carry_i_3__11_n_0));
  LUT3 #(
    .INIT(8'h6A)) 
    p_carry_i_4__11
       (.I0(\m_reg_reg_n_0_[0] ),
        .I1(\p_reg_reg[3]_0 ),
        .I2(input_6_val_read_reg_932_pp0_iter1_reg_3[0]),
        .O(p_carry_i_4__11_n_0));
  FDRE \p_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry_n_7),
        .Q(\p_reg_reg[10]_1 [0]),
        .R(1'b0));
  FDRE \p_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__1_n_5),
        .Q(\p_reg_reg[10]_1 [10]),
        .R(1'b0));
  FDRE \p_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry_n_6),
        .Q(\p_reg_reg[10]_1 [1]),
        .R(1'b0));
  FDRE \p_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry_n_5),
        .Q(\p_reg_reg[10]_1 [2]),
        .R(1'b0));
  FDRE \p_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry_n_4),
        .Q(\p_reg_reg[10]_1 [3]),
        .R(1'b0));
  FDRE \p_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__0_n_7),
        .Q(\p_reg_reg[10]_1 [4]),
        .R(1'b0));
  FDRE \p_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__0_n_6),
        .Q(\p_reg_reg[10]_1 [5]),
        .R(1'b0));
  FDRE \p_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__0_n_5),
        .Q(\p_reg_reg[10]_1 [6]),
        .R(1'b0));
  FDRE \p_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__0_n_4),
        .Q(\p_reg_reg[10]_1 [7]),
        .R(1'b0));
  FDRE \p_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__1_n_7),
        .Q(\p_reg_reg[10]_1 [8]),
        .R(1'b0));
  FDRE \p_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__1_n_6),
        .Q(\p_reg_reg[10]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    tmp_product__0_carry__0_i_1__11
       (.I0(\p_reg_reg[3]_0 ),
        .I1(input_6_val_read_reg_932_pp0_iter1_reg_3[5]),
        .I2(tmp_product__0_carry__0),
        .I3(input_6_val_read_reg_932_pp0_iter1_reg_3[4]),
        .O(DI[3]));
  LUT4 #(
    .INIT(16'h7FFF)) 
    tmp_product__0_carry__0_i_1__27
       (.I0(\p_reg_reg[3]_0 ),
        .I1(input_6_val_read_reg_932_pp0_iter1_reg[4]),
        .I2(tmp_product__0_carry__0),
        .I3(input_6_val_read_reg_932_pp0_iter1_reg[3]),
        .O(\W1_6_0_int_reg_reg[0] [2]));
  LUT4 #(
    .INIT(16'h8777)) 
    tmp_product__0_carry__0_i_2__11
       (.I0(input_6_val_read_reg_932_pp0_iter1_reg_3[4]),
        .I1(tmp_product__0_carry__0),
        .I2(input_6_val_read_reg_932_pp0_iter1_reg_3[5]),
        .I3(\p_reg_reg[3]_0 ),
        .O(DI[2]));
  LUT4 #(
    .INIT(16'h7000)) 
    tmp_product__0_carry__0_i_3__11
       (.I0(tmp_product__0_carry__0),
        .I1(input_6_val_read_reg_932_pp0_iter1_reg_3[2]),
        .I2(\p_reg_reg[3]_0 ),
        .I3(input_6_val_read_reg_932_pp0_iter1_reg_3[3]),
        .O(DI[1]));
  LUT4 #(
    .INIT(16'h7000)) 
    tmp_product__0_carry__0_i_3__27
       (.I0(tmp_product__0_carry__0),
        .I1(input_6_val_read_reg_932_pp0_iter1_reg[1]),
        .I2(\p_reg_reg[3]_0 ),
        .I3(input_6_val_read_reg_932_pp0_iter1_reg[2]),
        .O(\W1_6_0_int_reg_reg[0] [1]));
  LUT4 #(
    .INIT(16'h7000)) 
    tmp_product__0_carry__0_i_4__11
       (.I0(tmp_product__0_carry__0),
        .I1(input_6_val_read_reg_932_pp0_iter1_reg_3[1]),
        .I2(\p_reg_reg[3]_0 ),
        .I3(input_6_val_read_reg_932_pp0_iter1_reg_3[2]),
        .O(DI[0]));
  LUT4 #(
    .INIT(16'h7000)) 
    tmp_product__0_carry__0_i_4__27
       (.I0(tmp_product__0_carry__0),
        .I1(input_6_val_read_reg_932_pp0_iter1_reg[0]),
        .I2(\p_reg_reg[3]_0 ),
        .I3(input_6_val_read_reg_932_pp0_iter1_reg[1]),
        .O(\W1_6_0_int_reg_reg[0] [0]));
  LUT4 #(
    .INIT(16'h8FFF)) 
    tmp_product__0_carry__0_i_5__11
       (.I0(input_6_val_read_reg_932_pp0_iter1_reg_3[4]),
        .I1(\p_reg_reg[3]_0 ),
        .I2(tmp_product__0_carry__0),
        .I3(input_6_val_read_reg_932_pp0_iter1_reg_3[5]),
        .O(S[3]));
  LUT5 #(
    .INIT(32'h93539F9F)) 
    tmp_product__0_carry__0_i_6__11
       (.I0(input_6_val_read_reg_932_pp0_iter1_reg_3[5]),
        .I1(input_6_val_read_reg_932_pp0_iter1_reg_3[4]),
        .I2(\p_reg_reg[3]_0 ),
        .I3(input_6_val_read_reg_932_pp0_iter1_reg_3[3]),
        .I4(tmp_product__0_carry__0),
        .O(S[2]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    tmp_product__0_carry__0_i_7__11
       (.I0(input_6_val_read_reg_932_pp0_iter1_reg_3[2]),
        .I1(input_6_val_read_reg_932_pp0_iter1_reg_3[3]),
        .I2(tmp_product__0_carry__0),
        .I3(input_6_val_read_reg_932_pp0_iter1_reg_3[4]),
        .I4(\p_reg_reg[3]_0 ),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    tmp_product__0_carry__0_i_8__11
       (.I0(input_6_val_read_reg_932_pp0_iter1_reg_3[1]),
        .I1(input_6_val_read_reg_932_pp0_iter1_reg_3[2]),
        .I2(tmp_product__0_carry__0),
        .I3(input_6_val_read_reg_932_pp0_iter1_reg_3[3]),
        .I4(\p_reg_reg[3]_0 ),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0" *) 
module bd_0_hls_inst_0_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_154
   (\b_reg_reg[1]_0 ,
    \b_reg_reg[0]_0 ,
    \W1_4_0_int_reg_reg[0] ,
    \b_reg_reg[0]_1 ,
    \b_reg_reg[0]_2 ,
    S,
    DI,
    Q,
    \a_reg_reg[2]_0 ,
    \a_reg_reg[6]_0 ,
    \a_reg_reg[2]_1 ,
    \a_reg_reg[6]_1 ,
    \a_reg_reg[2]_2 ,
    \a_reg_reg[6]_2 ,
    \b_reg_reg[1]_1 ,
    D,
    \a_reg_reg[0]_0 ,
    \a_reg_reg[0]_1 ,
    \a_reg_reg[6]_3 ,
    \a_reg_reg[6]_4 ,
    \a_reg_reg[6]_5 ,
    \p_reg_reg[10]_0 ,
    W1_5_0_int_reg,
    ap_clk,
    CO,
    \p_reg_reg[3]_0 ,
    input_4_val_read_reg_937_pp0_iter1_reg,
    tmp_product__0_carry__0,
    \m_reg_reg[8]_0 ,
    input_4_val_read_reg_937_pp0_iter1_reg_2,
    \m_reg_reg[4]_0 ,
    \m_reg_reg[0]_0 ,
    \m_reg_reg[4]_1 ,
    \m_reg_reg[0]_1 ,
    \m_reg_reg[4]_2 ,
    \m_reg_reg[0]_2 ,
    O,
    \p_reg_reg[10]_1 ,
    \a_reg_reg[7]_0 );
  output \b_reg_reg[1]_0 ;
  output \b_reg_reg[0]_0 ;
  output [2:0]\W1_4_0_int_reg_reg[0] ;
  output [0:0]\b_reg_reg[0]_1 ;
  output [2:0]\b_reg_reg[0]_2 ;
  output [3:0]S;
  output [3:0]DI;
  output [7:0]Q;
  output [2:0]\a_reg_reg[2]_0 ;
  output [3:0]\a_reg_reg[6]_0 ;
  output [2:0]\a_reg_reg[2]_1 ;
  output [3:0]\a_reg_reg[6]_1 ;
  output [2:0]\a_reg_reg[2]_2 ;
  output [3:0]\a_reg_reg[6]_2 ;
  output [2:0]\b_reg_reg[1]_1 ;
  output [0:0]D;
  output [0:0]\a_reg_reg[0]_0 ;
  output [0:0]\a_reg_reg[0]_1 ;
  output [0:0]\a_reg_reg[6]_3 ;
  output [0:0]\a_reg_reg[6]_4 ;
  output [0:0]\a_reg_reg[6]_5 ;
  output [10:0]\p_reg_reg[10]_0 ;
  input [1:0]W1_5_0_int_reg;
  input ap_clk;
  input [0:0]CO;
  input \p_reg_reg[3]_0 ;
  input [4:0]input_4_val_read_reg_937_pp0_iter1_reg;
  input tmp_product__0_carry__0;
  input [7:0]\m_reg_reg[8]_0 ;
  input [5:0]input_4_val_read_reg_937_pp0_iter1_reg_2;
  input \m_reg_reg[4]_0 ;
  input \m_reg_reg[0]_0 ;
  input \m_reg_reg[4]_1 ;
  input \m_reg_reg[0]_1 ;
  input \m_reg_reg[4]_2 ;
  input \m_reg_reg[0]_2 ;
  input [3:0]O;
  input [3:0]\p_reg_reg[10]_1 ;
  input [7:0]\a_reg_reg[7]_0 ;

  wire [0:0]CO;
  wire [0:0]D;
  wire [3:0]DI;
  wire [3:0]O;
  wire [7:0]Q;
  wire [3:0]S;
  wire [2:0]\W1_4_0_int_reg_reg[0] ;
  wire [1:0]W1_5_0_int_reg;
  wire [0:0]\a_reg_reg[0]_0 ;
  wire [0:0]\a_reg_reg[0]_1 ;
  wire [2:0]\a_reg_reg[2]_0 ;
  wire [2:0]\a_reg_reg[2]_1 ;
  wire [2:0]\a_reg_reg[2]_2 ;
  wire [3:0]\a_reg_reg[6]_0 ;
  wire [3:0]\a_reg_reg[6]_1 ;
  wire [3:0]\a_reg_reg[6]_2 ;
  wire [0:0]\a_reg_reg[6]_3 ;
  wire [0:0]\a_reg_reg[6]_4 ;
  wire [0:0]\a_reg_reg[6]_5 ;
  wire [7:0]\a_reg_reg[7]_0 ;
  wire ap_clk;
  wire \b_reg_reg[0]_0 ;
  wire [0:0]\b_reg_reg[0]_1 ;
  wire [2:0]\b_reg_reg[0]_2 ;
  wire \b_reg_reg[1]_0 ;
  wire [2:0]\b_reg_reg[1]_1 ;
  wire [4:0]input_4_val_read_reg_937_pp0_iter1_reg;
  wire [5:0]input_4_val_read_reg_937_pp0_iter1_reg_2;
  wire m__0_carry__0_i_1__7_n_0;
  wire m__0_carry__0_i_2__7_n_0;
  wire m__0_carry__0_i_3__7_n_0;
  wire m__0_carry__0_i_4__7_n_0;
  wire m__0_carry__0_i_5__7_n_0;
  wire m__0_carry__0_i_6__7_n_0;
  wire m__0_carry__0_i_7__7_n_0;
  wire m__0_carry__0_i_8__7_n_0;
  wire m__0_carry__0_n_0;
  wire m__0_carry__0_n_1;
  wire m__0_carry__0_n_2;
  wire m__0_carry__0_n_3;
  wire m__0_carry__0_n_4;
  wire m__0_carry__0_n_5;
  wire m__0_carry__0_n_6;
  wire m__0_carry__0_n_7;
  wire m__0_carry__1_n_7;
  wire m__0_carry_i_1__7_n_0;
  wire m__0_carry_i_2__7_n_0;
  wire m__0_carry_i_3__7_n_0;
  wire m__0_carry_i_4__7_n_0;
  wire m__0_carry_i_5__7_n_0;
  wire m__0_carry_i_6__7_n_0;
  wire m__0_carry_i_7__7_n_0;
  wire m__0_carry_n_0;
  wire m__0_carry_n_1;
  wire m__0_carry_n_2;
  wire m__0_carry_n_3;
  wire m__0_carry_n_4;
  wire m__0_carry_n_5;
  wire m__0_carry_n_6;
  wire m__0_carry_n_7;
  wire \m_reg[0]_i_1__7_n_0 ;
  wire \m_reg_reg[0]_0 ;
  wire \m_reg_reg[0]_1 ;
  wire \m_reg_reg[0]_2 ;
  wire \m_reg_reg[4]_0 ;
  wire \m_reg_reg[4]_1 ;
  wire \m_reg_reg[4]_2 ;
  wire [7:0]\m_reg_reg[8]_0 ;
  wire \m_reg_reg_n_0_[0] ;
  wire \m_reg_reg_n_0_[1] ;
  wire \m_reg_reg_n_0_[2] ;
  wire \m_reg_reg_n_0_[3] ;
  wire \m_reg_reg_n_0_[4] ;
  wire \m_reg_reg_n_0_[5] ;
  wire \m_reg_reg_n_0_[6] ;
  wire \m_reg_reg_n_0_[7] ;
  wire \m_reg_reg_n_0_[8] ;
  wire \m_reg_reg_n_0_[9] ;
  wire p_carry__0_i_1__7_n_0;
  wire p_carry__0_i_2__7_n_0;
  wire p_carry__0_i_3__7_n_0;
  wire p_carry__0_i_4__7_n_0;
  wire p_carry__0_n_0;
  wire p_carry__0_n_1;
  wire p_carry__0_n_2;
  wire p_carry__0_n_3;
  wire p_carry__0_n_4;
  wire p_carry__0_n_5;
  wire p_carry__0_n_6;
  wire p_carry__0_n_7;
  wire p_carry__1_i_2__7_n_0;
  wire p_carry__1_i_3__7_n_0;
  wire p_carry__1_n_2;
  wire p_carry__1_n_3;
  wire p_carry__1_n_5;
  wire p_carry__1_n_6;
  wire p_carry__1_n_7;
  wire p_carry_i_1__7_n_0;
  wire p_carry_i_2__7_n_0;
  wire p_carry_i_3__7_n_0;
  wire p_carry_i_4__7_n_0;
  wire p_carry_n_0;
  wire p_carry_n_1;
  wire p_carry_n_2;
  wire p_carry_n_3;
  wire p_carry_n_4;
  wire p_carry_n_5;
  wire p_carry_n_6;
  wire p_carry_n_7;
  wire [10:0]\p_reg_reg[10]_0 ;
  wire [3:0]\p_reg_reg[10]_1 ;
  wire \p_reg_reg[3]_0 ;
  wire tmp_product__0_carry__0;
  wire [3:0]NLW_m__0_carry__1_CO_UNCONNECTED;
  wire [3:1]NLW_m__0_carry__1_O_UNCONNECTED;
  wire [3:2]NLW_p_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_p_carry__1_O_UNCONNECTED;

  FDRE \a_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg_reg[7]_0 [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \a_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg_reg[7]_0 [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \a_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg_reg[7]_0 [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \a_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg_reg[7]_0 [3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \a_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg_reg[7]_0 [4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \a_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg_reg[7]_0 [5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \a_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg_reg[7]_0 [6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \a_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg_reg[7]_0 [7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \b_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(W1_5_0_int_reg[0]),
        .Q(\b_reg_reg[0]_0 ),
        .R(1'b0));
  FDRE \b_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(W1_5_0_int_reg[1]),
        .Q(\b_reg_reg[1]_0 ),
        .R(1'b0));
  CARRY4 m__0_carry
       (.CI(1'b0),
        .CO({m__0_carry_n_0,m__0_carry_n_1,m__0_carry_n_2,m__0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({m__0_carry_i_1__7_n_0,m__0_carry_i_2__7_n_0,m__0_carry_i_3__7_n_0,1'b0}),
        .O({m__0_carry_n_4,m__0_carry_n_5,m__0_carry_n_6,m__0_carry_n_7}),
        .S({m__0_carry_i_4__7_n_0,m__0_carry_i_5__7_n_0,m__0_carry_i_6__7_n_0,m__0_carry_i_7__7_n_0}));
  CARRY4 m__0_carry__0
       (.CI(m__0_carry_n_0),
        .CO({m__0_carry__0_n_0,m__0_carry__0_n_1,m__0_carry__0_n_2,m__0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({m__0_carry__0_i_1__7_n_0,m__0_carry__0_i_2__7_n_0,m__0_carry__0_i_3__7_n_0,m__0_carry__0_i_4__7_n_0}),
        .O({m__0_carry__0_n_4,m__0_carry__0_n_5,m__0_carry__0_n_6,m__0_carry__0_n_7}),
        .S({m__0_carry__0_i_5__7_n_0,m__0_carry__0_i_6__7_n_0,m__0_carry__0_i_7__7_n_0,m__0_carry__0_i_8__7_n_0}));
  LUT4 #(
    .INIT(16'h7FFF)) 
    m__0_carry__0_i_1__23
       (.I0(\b_reg_reg[0]_0 ),
        .I1(\m_reg_reg[8]_0 [7]),
        .I2(\b_reg_reg[1]_0 ),
        .I3(\m_reg_reg[8]_0 [6]),
        .O(\b_reg_reg[0]_2 [2]));
  LUT4 #(
    .INIT(16'h7FFF)) 
    m__0_carry__0_i_1__7
       (.I0(\b_reg_reg[0]_0 ),
        .I1(Q[7]),
        .I2(\b_reg_reg[1]_0 ),
        .I3(Q[6]),
        .O(m__0_carry__0_i_1__7_n_0));
  LUT4 #(
    .INIT(16'h8777)) 
    m__0_carry__0_i_2__10
       (.I0(Q[6]),
        .I1(\m_reg_reg[4]_2 ),
        .I2(Q[7]),
        .I3(\m_reg_reg[0]_2 ),
        .O(\a_reg_reg[6]_5 ));
  LUT4 #(
    .INIT(16'h8777)) 
    m__0_carry__0_i_2__7
       (.I0(Q[6]),
        .I1(\b_reg_reg[1]_0 ),
        .I2(Q[7]),
        .I3(\b_reg_reg[0]_0 ),
        .O(m__0_carry__0_i_2__7_n_0));
  LUT4 #(
    .INIT(16'h8777)) 
    m__0_carry__0_i_2__8
       (.I0(Q[6]),
        .I1(\m_reg_reg[4]_0 ),
        .I2(Q[7]),
        .I3(\m_reg_reg[0]_0 ),
        .O(\a_reg_reg[6]_3 ));
  LUT4 #(
    .INIT(16'h8777)) 
    m__0_carry__0_i_2__9
       (.I0(Q[6]),
        .I1(\m_reg_reg[4]_1 ),
        .I2(Q[7]),
        .I3(\m_reg_reg[0]_1 ),
        .O(\a_reg_reg[6]_4 ));
  LUT4 #(
    .INIT(16'h7000)) 
    m__0_carry__0_i_3__23
       (.I0(\b_reg_reg[1]_0 ),
        .I1(\m_reg_reg[8]_0 [4]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(\m_reg_reg[8]_0 [5]),
        .O(\b_reg_reg[0]_2 [1]));
  LUT4 #(
    .INIT(16'h7000)) 
    m__0_carry__0_i_3__7
       (.I0(\b_reg_reg[1]_0 ),
        .I1(Q[4]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(Q[5]),
        .O(m__0_carry__0_i_3__7_n_0));
  LUT4 #(
    .INIT(16'h7000)) 
    m__0_carry__0_i_4__23
       (.I0(\b_reg_reg[1]_0 ),
        .I1(\m_reg_reg[8]_0 [3]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(\m_reg_reg[8]_0 [4]),
        .O(\b_reg_reg[0]_2 [0]));
  LUT4 #(
    .INIT(16'h7000)) 
    m__0_carry__0_i_4__7
       (.I0(\b_reg_reg[1]_0 ),
        .I1(Q[3]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(Q[4]),
        .O(m__0_carry__0_i_4__7_n_0));
  LUT4 #(
    .INIT(16'h8FFF)) 
    m__0_carry__0_i_5__10
       (.I0(Q[6]),
        .I1(\m_reg_reg[0]_2 ),
        .I2(\m_reg_reg[4]_2 ),
        .I3(Q[7]),
        .O(\a_reg_reg[6]_2 [3]));
  LUT4 #(
    .INIT(16'h8FFF)) 
    m__0_carry__0_i_5__7
       (.I0(Q[6]),
        .I1(\b_reg_reg[0]_0 ),
        .I2(\b_reg_reg[1]_0 ),
        .I3(Q[7]),
        .O(m__0_carry__0_i_5__7_n_0));
  LUT4 #(
    .INIT(16'h8FFF)) 
    m__0_carry__0_i_5__8
       (.I0(Q[6]),
        .I1(\m_reg_reg[0]_0 ),
        .I2(\m_reg_reg[4]_0 ),
        .I3(Q[7]),
        .O(\a_reg_reg[6]_0 [3]));
  LUT4 #(
    .INIT(16'h8FFF)) 
    m__0_carry__0_i_5__9
       (.I0(Q[6]),
        .I1(\m_reg_reg[0]_1 ),
        .I2(\m_reg_reg[4]_1 ),
        .I3(Q[7]),
        .O(\a_reg_reg[6]_1 [3]));
  LUT5 #(
    .INIT(32'h93539F9F)) 
    m__0_carry__0_i_6__10
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(\m_reg_reg[0]_2 ),
        .I3(Q[5]),
        .I4(\m_reg_reg[4]_2 ),
        .O(\a_reg_reg[6]_2 [2]));
  LUT5 #(
    .INIT(32'h93539F9F)) 
    m__0_carry__0_i_6__7
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(Q[5]),
        .I4(\b_reg_reg[1]_0 ),
        .O(m__0_carry__0_i_6__7_n_0));
  LUT5 #(
    .INIT(32'h93539F9F)) 
    m__0_carry__0_i_6__8
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(\m_reg_reg[0]_0 ),
        .I3(Q[5]),
        .I4(\m_reg_reg[4]_0 ),
        .O(\a_reg_reg[6]_0 [2]));
  LUT5 #(
    .INIT(32'h93539F9F)) 
    m__0_carry__0_i_6__9
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(\m_reg_reg[0]_1 ),
        .I3(Q[5]),
        .I4(\m_reg_reg[4]_1 ),
        .O(\a_reg_reg[6]_1 [2]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    m__0_carry__0_i_7__10
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(\m_reg_reg[4]_2 ),
        .I3(Q[6]),
        .I4(\m_reg_reg[0]_2 ),
        .O(\a_reg_reg[6]_2 [1]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    m__0_carry__0_i_7__7
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(\b_reg_reg[1]_0 ),
        .I3(Q[6]),
        .I4(\b_reg_reg[0]_0 ),
        .O(m__0_carry__0_i_7__7_n_0));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    m__0_carry__0_i_7__8
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(\m_reg_reg[4]_0 ),
        .I3(Q[6]),
        .I4(\m_reg_reg[0]_0 ),
        .O(\a_reg_reg[6]_0 [1]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    m__0_carry__0_i_7__9
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(\m_reg_reg[4]_1 ),
        .I3(Q[6]),
        .I4(\m_reg_reg[0]_1 ),
        .O(\a_reg_reg[6]_1 [1]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    m__0_carry__0_i_8__10
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(\m_reg_reg[4]_2 ),
        .I3(Q[5]),
        .I4(\m_reg_reg[0]_2 ),
        .O(\a_reg_reg[6]_2 [0]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    m__0_carry__0_i_8__7
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(\b_reg_reg[1]_0 ),
        .I3(Q[5]),
        .I4(\b_reg_reg[0]_0 ),
        .O(m__0_carry__0_i_8__7_n_0));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    m__0_carry__0_i_8__8
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(\m_reg_reg[4]_0 ),
        .I3(Q[5]),
        .I4(\m_reg_reg[0]_0 ),
        .O(\a_reg_reg[6]_0 [0]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    m__0_carry__0_i_8__9
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(\m_reg_reg[4]_1 ),
        .I3(Q[5]),
        .I4(\m_reg_reg[0]_1 ),
        .O(\a_reg_reg[6]_1 [0]));
  CARRY4 m__0_carry__1
       (.CI(m__0_carry__0_n_0),
        .CO(NLW_m__0_carry__1_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_m__0_carry__1_O_UNCONNECTED[3:1],m__0_carry__1_n_7}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT4 #(
    .INIT(16'h7000)) 
    m__0_carry_i_1__23
       (.I0(\b_reg_reg[1]_0 ),
        .I1(\m_reg_reg[8]_0 [2]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(\m_reg_reg[8]_0 [3]),
        .O(\b_reg_reg[1]_1 [2]));
  LUT4 #(
    .INIT(16'h7000)) 
    m__0_carry_i_1__7
       (.I0(\b_reg_reg[1]_0 ),
        .I1(Q[2]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(Q[3]),
        .O(m__0_carry_i_1__7_n_0));
  LUT4 #(
    .INIT(16'h7000)) 
    m__0_carry_i_2__23
       (.I0(\b_reg_reg[1]_0 ),
        .I1(\m_reg_reg[8]_0 [1]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(\m_reg_reg[8]_0 [2]),
        .O(\b_reg_reg[1]_1 [1]));
  LUT4 #(
    .INIT(16'h7000)) 
    m__0_carry_i_2__7
       (.I0(\b_reg_reg[1]_0 ),
        .I1(Q[1]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(Q[2]),
        .O(m__0_carry_i_2__7_n_0));
  LUT4 #(
    .INIT(16'hF777)) 
    m__0_carry_i_3__23
       (.I0(\b_reg_reg[1]_0 ),
        .I1(\m_reg_reg[8]_0 [0]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(\m_reg_reg[8]_0 [1]),
        .O(\b_reg_reg[1]_1 [0]));
  LUT4 #(
    .INIT(16'hF777)) 
    m__0_carry_i_3__7
       (.I0(\b_reg_reg[1]_0 ),
        .I1(Q[0]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(Q[1]),
        .O(m__0_carry_i_3__7_n_0));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    m__0_carry_i_4__10
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(\m_reg_reg[4]_2 ),
        .I3(Q[4]),
        .I4(\m_reg_reg[0]_2 ),
        .O(\a_reg_reg[2]_2 [2]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    m__0_carry_i_4__7
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(\b_reg_reg[1]_0 ),
        .I3(Q[4]),
        .I4(\b_reg_reg[0]_0 ),
        .O(m__0_carry_i_4__7_n_0));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    m__0_carry_i_4__8
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(\m_reg_reg[4]_0 ),
        .I3(Q[4]),
        .I4(\m_reg_reg[0]_0 ),
        .O(\a_reg_reg[2]_0 [2]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    m__0_carry_i_4__9
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(\m_reg_reg[4]_1 ),
        .I3(Q[4]),
        .I4(\m_reg_reg[0]_1 ),
        .O(\a_reg_reg[2]_1 [2]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    m__0_carry_i_5__10
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(\m_reg_reg[4]_2 ),
        .I3(Q[3]),
        .I4(\m_reg_reg[0]_2 ),
        .O(\a_reg_reg[2]_2 [1]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    m__0_carry_i_5__7
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(\b_reg_reg[1]_0 ),
        .I3(Q[3]),
        .I4(\b_reg_reg[0]_0 ),
        .O(m__0_carry_i_5__7_n_0));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    m__0_carry_i_5__8
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(\m_reg_reg[4]_0 ),
        .I3(Q[3]),
        .I4(\m_reg_reg[0]_0 ),
        .O(\a_reg_reg[2]_0 [1]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    m__0_carry_i_5__9
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(\m_reg_reg[4]_1 ),
        .I3(Q[3]),
        .I4(\m_reg_reg[0]_1 ),
        .O(\a_reg_reg[2]_1 [1]));
  LUT5 #(
    .INIT(32'h1FE06060)) 
    m__0_carry_i_6__10
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\m_reg_reg[4]_2 ),
        .I3(Q[2]),
        .I4(\m_reg_reg[0]_2 ),
        .O(\a_reg_reg[2]_2 [0]));
  LUT5 #(
    .INIT(32'h1FE06060)) 
    m__0_carry_i_6__7
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\b_reg_reg[1]_0 ),
        .I3(Q[2]),
        .I4(\b_reg_reg[0]_0 ),
        .O(m__0_carry_i_6__7_n_0));
  LUT5 #(
    .INIT(32'h1FE06060)) 
    m__0_carry_i_6__8
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\m_reg_reg[4]_0 ),
        .I3(Q[2]),
        .I4(\m_reg_reg[0]_0 ),
        .O(\a_reg_reg[2]_0 [0]));
  LUT5 #(
    .INIT(32'h1FE06060)) 
    m__0_carry_i_6__9
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\m_reg_reg[4]_1 ),
        .I3(Q[2]),
        .I4(\m_reg_reg[0]_1 ),
        .O(\a_reg_reg[2]_1 [0]));
  LUT4 #(
    .INIT(16'h7888)) 
    m__0_carry_i_7__23
       (.I0(\b_reg_reg[0]_0 ),
        .I1(\m_reg_reg[8]_0 [1]),
        .I2(\b_reg_reg[1]_0 ),
        .I3(\m_reg_reg[8]_0 [0]),
        .O(\b_reg_reg[0]_1 ));
  LUT4 #(
    .INIT(16'h7888)) 
    m__0_carry_i_7__7
       (.I0(\b_reg_reg[0]_0 ),
        .I1(Q[1]),
        .I2(\b_reg_reg[1]_0 ),
        .I3(Q[0]),
        .O(m__0_carry_i_7__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[0]_i_1__10 
       (.I0(Q[0]),
        .I1(\m_reg_reg[0]_2 ),
        .O(\a_reg_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[0]_i_1__7 
       (.I0(Q[0]),
        .I1(\b_reg_reg[0]_0 ),
        .O(\m_reg[0]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[0]_i_1__8 
       (.I0(Q[0]),
        .I1(\m_reg_reg[0]_0 ),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[0]_i_1__9 
       (.I0(Q[0]),
        .I1(\m_reg_reg[0]_1 ),
        .O(\a_reg_reg[0]_0 ));
  FDRE \m_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\m_reg[0]_i_1__7_n_0 ),
        .Q(\m_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \m_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry_n_7),
        .Q(\m_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \m_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry_n_6),
        .Q(\m_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \m_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry_n_5),
        .Q(\m_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \m_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry_n_4),
        .Q(\m_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \m_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry__0_n_7),
        .Q(\m_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \m_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry__0_n_6),
        .Q(\m_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \m_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry__0_n_5),
        .Q(\m_reg_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \m_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry__0_n_4),
        .Q(\m_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \m_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry__1_n_7),
        .Q(\m_reg_reg_n_0_[9] ),
        .R(1'b0));
  CARRY4 p_carry
       (.CI(1'b0),
        .CO({p_carry_n_0,p_carry_n_1,p_carry_n_2,p_carry_n_3}),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[3] ,\m_reg_reg_n_0_[2] ,\m_reg_reg_n_0_[1] ,\m_reg_reg_n_0_[0] }),
        .O({p_carry_n_4,p_carry_n_5,p_carry_n_6,p_carry_n_7}),
        .S({p_carry_i_1__7_n_0,p_carry_i_2__7_n_0,p_carry_i_3__7_n_0,p_carry_i_4__7_n_0}));
  CARRY4 p_carry__0
       (.CI(p_carry_n_0),
        .CO({p_carry__0_n_0,p_carry__0_n_1,p_carry__0_n_2,p_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[7] ,\m_reg_reg_n_0_[6] ,\m_reg_reg_n_0_[5] ,\m_reg_reg_n_0_[4] }),
        .O({p_carry__0_n_4,p_carry__0_n_5,p_carry__0_n_6,p_carry__0_n_7}),
        .S({p_carry__0_i_1__7_n_0,p_carry__0_i_2__7_n_0,p_carry__0_i_3__7_n_0,p_carry__0_i_4__7_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_1__7
       (.I0(\m_reg_reg_n_0_[7] ),
        .I1(\p_reg_reg[10]_1 [2]),
        .O(p_carry__0_i_1__7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_2__7
       (.I0(\m_reg_reg_n_0_[6] ),
        .I1(\p_reg_reg[10]_1 [1]),
        .O(p_carry__0_i_2__7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_3__7
       (.I0(\m_reg_reg_n_0_[5] ),
        .I1(\p_reg_reg[10]_1 [0]),
        .O(p_carry__0_i_3__7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_4__7
       (.I0(\m_reg_reg_n_0_[4] ),
        .I1(O[3]),
        .O(p_carry__0_i_4__7_n_0));
  CARRY4 p_carry__1
       (.CI(p_carry__0_n_0),
        .CO({NLW_p_carry__1_CO_UNCONNECTED[3:2],p_carry__1_n_2,p_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,CO,\m_reg_reg_n_0_[8] }),
        .O({NLW_p_carry__1_O_UNCONNECTED[3],p_carry__1_n_5,p_carry__1_n_6,p_carry__1_n_7}),
        .S({1'b0,1'b1,p_carry__1_i_2__7_n_0,p_carry__1_i_3__7_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    p_carry__1_i_2__7
       (.I0(\m_reg_reg_n_0_[9] ),
        .I1(CO),
        .O(p_carry__1_i_2__7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__1_i_3__7
       (.I0(\m_reg_reg_n_0_[8] ),
        .I1(\p_reg_reg[10]_1 [3]),
        .O(p_carry__1_i_3__7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry_i_1__7
       (.I0(\m_reg_reg_n_0_[3] ),
        .I1(O[2]),
        .O(p_carry_i_1__7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry_i_2__7
       (.I0(\m_reg_reg_n_0_[2] ),
        .I1(O[1]),
        .O(p_carry_i_2__7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry_i_3__7
       (.I0(\m_reg_reg_n_0_[1] ),
        .I1(O[0]),
        .O(p_carry_i_3__7_n_0));
  LUT3 #(
    .INIT(8'h6A)) 
    p_carry_i_4__7
       (.I0(\m_reg_reg_n_0_[0] ),
        .I1(\p_reg_reg[3]_0 ),
        .I2(input_4_val_read_reg_937_pp0_iter1_reg_2[0]),
        .O(p_carry_i_4__7_n_0));
  FDRE \p_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry_n_7),
        .Q(\p_reg_reg[10]_0 [0]),
        .R(1'b0));
  FDRE \p_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__1_n_5),
        .Q(\p_reg_reg[10]_0 [10]),
        .R(1'b0));
  FDRE \p_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry_n_6),
        .Q(\p_reg_reg[10]_0 [1]),
        .R(1'b0));
  FDRE \p_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry_n_5),
        .Q(\p_reg_reg[10]_0 [2]),
        .R(1'b0));
  FDRE \p_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry_n_4),
        .Q(\p_reg_reg[10]_0 [3]),
        .R(1'b0));
  FDRE \p_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__0_n_7),
        .Q(\p_reg_reg[10]_0 [4]),
        .R(1'b0));
  FDRE \p_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__0_n_6),
        .Q(\p_reg_reg[10]_0 [5]),
        .R(1'b0));
  FDRE \p_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__0_n_5),
        .Q(\p_reg_reg[10]_0 [6]),
        .R(1'b0));
  FDRE \p_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__0_n_4),
        .Q(\p_reg_reg[10]_0 [7]),
        .R(1'b0));
  FDRE \p_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__1_n_7),
        .Q(\p_reg_reg[10]_0 [8]),
        .R(1'b0));
  FDRE \p_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__1_n_6),
        .Q(\p_reg_reg[10]_0 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    tmp_product__0_carry__0_i_1__23
       (.I0(\p_reg_reg[3]_0 ),
        .I1(input_4_val_read_reg_937_pp0_iter1_reg[4]),
        .I2(tmp_product__0_carry__0),
        .I3(input_4_val_read_reg_937_pp0_iter1_reg[3]),
        .O(\W1_4_0_int_reg_reg[0] [2]));
  LUT4 #(
    .INIT(16'h7FFF)) 
    tmp_product__0_carry__0_i_1__7
       (.I0(\p_reg_reg[3]_0 ),
        .I1(input_4_val_read_reg_937_pp0_iter1_reg_2[5]),
        .I2(tmp_product__0_carry__0),
        .I3(input_4_val_read_reg_937_pp0_iter1_reg_2[4]),
        .O(DI[3]));
  LUT4 #(
    .INIT(16'h8777)) 
    tmp_product__0_carry__0_i_2__7
       (.I0(input_4_val_read_reg_937_pp0_iter1_reg_2[4]),
        .I1(tmp_product__0_carry__0),
        .I2(input_4_val_read_reg_937_pp0_iter1_reg_2[5]),
        .I3(\p_reg_reg[3]_0 ),
        .O(DI[2]));
  LUT4 #(
    .INIT(16'h7000)) 
    tmp_product__0_carry__0_i_3__23
       (.I0(tmp_product__0_carry__0),
        .I1(input_4_val_read_reg_937_pp0_iter1_reg[1]),
        .I2(\p_reg_reg[3]_0 ),
        .I3(input_4_val_read_reg_937_pp0_iter1_reg[2]),
        .O(\W1_4_0_int_reg_reg[0] [1]));
  LUT4 #(
    .INIT(16'h7000)) 
    tmp_product__0_carry__0_i_3__7
       (.I0(tmp_product__0_carry__0),
        .I1(input_4_val_read_reg_937_pp0_iter1_reg_2[2]),
        .I2(\p_reg_reg[3]_0 ),
        .I3(input_4_val_read_reg_937_pp0_iter1_reg_2[3]),
        .O(DI[1]));
  LUT4 #(
    .INIT(16'h7000)) 
    tmp_product__0_carry__0_i_4__23
       (.I0(tmp_product__0_carry__0),
        .I1(input_4_val_read_reg_937_pp0_iter1_reg[0]),
        .I2(\p_reg_reg[3]_0 ),
        .I3(input_4_val_read_reg_937_pp0_iter1_reg[1]),
        .O(\W1_4_0_int_reg_reg[0] [0]));
  LUT4 #(
    .INIT(16'h7000)) 
    tmp_product__0_carry__0_i_4__7
       (.I0(tmp_product__0_carry__0),
        .I1(input_4_val_read_reg_937_pp0_iter1_reg_2[1]),
        .I2(\p_reg_reg[3]_0 ),
        .I3(input_4_val_read_reg_937_pp0_iter1_reg_2[2]),
        .O(DI[0]));
  LUT4 #(
    .INIT(16'h8FFF)) 
    tmp_product__0_carry__0_i_5__7
       (.I0(input_4_val_read_reg_937_pp0_iter1_reg_2[4]),
        .I1(\p_reg_reg[3]_0 ),
        .I2(tmp_product__0_carry__0),
        .I3(input_4_val_read_reg_937_pp0_iter1_reg_2[5]),
        .O(S[3]));
  LUT5 #(
    .INIT(32'h93539F9F)) 
    tmp_product__0_carry__0_i_6__7
       (.I0(input_4_val_read_reg_937_pp0_iter1_reg_2[5]),
        .I1(input_4_val_read_reg_937_pp0_iter1_reg_2[4]),
        .I2(\p_reg_reg[3]_0 ),
        .I3(input_4_val_read_reg_937_pp0_iter1_reg_2[3]),
        .I4(tmp_product__0_carry__0),
        .O(S[2]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    tmp_product__0_carry__0_i_7__7
       (.I0(input_4_val_read_reg_937_pp0_iter1_reg_2[2]),
        .I1(input_4_val_read_reg_937_pp0_iter1_reg_2[3]),
        .I2(tmp_product__0_carry__0),
        .I3(input_4_val_read_reg_937_pp0_iter1_reg_2[4]),
        .I4(\p_reg_reg[3]_0 ),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    tmp_product__0_carry__0_i_8__7
       (.I0(input_4_val_read_reg_937_pp0_iter1_reg_2[1]),
        .I1(input_4_val_read_reg_937_pp0_iter1_reg_2[2]),
        .I2(tmp_product__0_carry__0),
        .I3(input_4_val_read_reg_937_pp0_iter1_reg_2[3]),
        .I4(\p_reg_reg[3]_0 ),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0" *) 
module bd_0_hls_inst_0_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_155
   (\b_reg_reg[1]_0 ,
    \b_reg_reg[0]_0 ,
    \W1_2_0_int_reg_reg[0] ,
    \b_reg_reg[0]_1 ,
    \b_reg_reg[0]_2 ,
    S,
    DI,
    Q,
    \a_reg_reg[2]_0 ,
    \a_reg_reg[6]_0 ,
    \a_reg_reg[2]_1 ,
    \a_reg_reg[6]_1 ,
    \a_reg_reg[2]_2 ,
    \a_reg_reg[6]_2 ,
    \b_reg_reg[1]_1 ,
    D,
    \a_reg_reg[0]_0 ,
    \a_reg_reg[0]_1 ,
    \a_reg_reg[6]_3 ,
    \a_reg_reg[6]_4 ,
    \a_reg_reg[6]_5 ,
    \p_reg_reg[10]_0 ,
    W1_3_0_int_reg,
    ap_clk,
    CO,
    \p_reg_reg[3]_0 ,
    input_2_val_read_reg_942_pp0_iter1_reg,
    tmp_product__0_carry__0,
    \m_reg_reg[8]_0 ,
    input_2_val_read_reg_942_pp0_iter1_reg_1,
    \m_reg_reg[4]_0 ,
    \m_reg_reg[0]_0 ,
    \m_reg_reg[4]_1 ,
    \m_reg_reg[0]_1 ,
    \m_reg_reg[4]_2 ,
    \m_reg_reg[0]_2 ,
    O,
    \p_reg_reg[10]_1 ,
    \a_reg_reg[7]_0 );
  output \b_reg_reg[1]_0 ;
  output \b_reg_reg[0]_0 ;
  output [2:0]\W1_2_0_int_reg_reg[0] ;
  output [0:0]\b_reg_reg[0]_1 ;
  output [2:0]\b_reg_reg[0]_2 ;
  output [3:0]S;
  output [3:0]DI;
  output [7:0]Q;
  output [2:0]\a_reg_reg[2]_0 ;
  output [3:0]\a_reg_reg[6]_0 ;
  output [2:0]\a_reg_reg[2]_1 ;
  output [3:0]\a_reg_reg[6]_1 ;
  output [2:0]\a_reg_reg[2]_2 ;
  output [3:0]\a_reg_reg[6]_2 ;
  output [2:0]\b_reg_reg[1]_1 ;
  output [0:0]D;
  output [0:0]\a_reg_reg[0]_0 ;
  output [0:0]\a_reg_reg[0]_1 ;
  output [0:0]\a_reg_reg[6]_3 ;
  output [0:0]\a_reg_reg[6]_4 ;
  output [0:0]\a_reg_reg[6]_5 ;
  output [10:0]\p_reg_reg[10]_0 ;
  input [1:0]W1_3_0_int_reg;
  input ap_clk;
  input [0:0]CO;
  input \p_reg_reg[3]_0 ;
  input [4:0]input_2_val_read_reg_942_pp0_iter1_reg;
  input tmp_product__0_carry__0;
  input [7:0]\m_reg_reg[8]_0 ;
  input [5:0]input_2_val_read_reg_942_pp0_iter1_reg_1;
  input \m_reg_reg[4]_0 ;
  input \m_reg_reg[0]_0 ;
  input \m_reg_reg[4]_1 ;
  input \m_reg_reg[0]_1 ;
  input \m_reg_reg[4]_2 ;
  input \m_reg_reg[0]_2 ;
  input [3:0]O;
  input [3:0]\p_reg_reg[10]_1 ;
  input [7:0]\a_reg_reg[7]_0 ;

  wire [0:0]CO;
  wire [0:0]D;
  wire [3:0]DI;
  wire [3:0]O;
  wire [7:0]Q;
  wire [3:0]S;
  wire [2:0]\W1_2_0_int_reg_reg[0] ;
  wire [1:0]W1_3_0_int_reg;
  wire [0:0]\a_reg_reg[0]_0 ;
  wire [0:0]\a_reg_reg[0]_1 ;
  wire [2:0]\a_reg_reg[2]_0 ;
  wire [2:0]\a_reg_reg[2]_1 ;
  wire [2:0]\a_reg_reg[2]_2 ;
  wire [3:0]\a_reg_reg[6]_0 ;
  wire [3:0]\a_reg_reg[6]_1 ;
  wire [3:0]\a_reg_reg[6]_2 ;
  wire [0:0]\a_reg_reg[6]_3 ;
  wire [0:0]\a_reg_reg[6]_4 ;
  wire [0:0]\a_reg_reg[6]_5 ;
  wire [7:0]\a_reg_reg[7]_0 ;
  wire ap_clk;
  wire \b_reg_reg[0]_0 ;
  wire [0:0]\b_reg_reg[0]_1 ;
  wire [2:0]\b_reg_reg[0]_2 ;
  wire \b_reg_reg[1]_0 ;
  wire [2:0]\b_reg_reg[1]_1 ;
  wire [4:0]input_2_val_read_reg_942_pp0_iter1_reg;
  wire [5:0]input_2_val_read_reg_942_pp0_iter1_reg_1;
  wire m__0_carry__0_i_1__3_n_0;
  wire m__0_carry__0_i_2__3_n_0;
  wire m__0_carry__0_i_3__3_n_0;
  wire m__0_carry__0_i_4__3_n_0;
  wire m__0_carry__0_i_5__3_n_0;
  wire m__0_carry__0_i_6__3_n_0;
  wire m__0_carry__0_i_7__3_n_0;
  wire m__0_carry__0_i_8__3_n_0;
  wire m__0_carry__0_n_0;
  wire m__0_carry__0_n_1;
  wire m__0_carry__0_n_2;
  wire m__0_carry__0_n_3;
  wire m__0_carry__0_n_4;
  wire m__0_carry__0_n_5;
  wire m__0_carry__0_n_6;
  wire m__0_carry__0_n_7;
  wire m__0_carry__1_n_7;
  wire m__0_carry_i_1__3_n_0;
  wire m__0_carry_i_2__3_n_0;
  wire m__0_carry_i_3__3_n_0;
  wire m__0_carry_i_4__3_n_0;
  wire m__0_carry_i_5__3_n_0;
  wire m__0_carry_i_6__3_n_0;
  wire m__0_carry_i_7__3_n_0;
  wire m__0_carry_n_0;
  wire m__0_carry_n_1;
  wire m__0_carry_n_2;
  wire m__0_carry_n_3;
  wire m__0_carry_n_4;
  wire m__0_carry_n_5;
  wire m__0_carry_n_6;
  wire m__0_carry_n_7;
  wire \m_reg[0]_i_1__3_n_0 ;
  wire \m_reg_reg[0]_0 ;
  wire \m_reg_reg[0]_1 ;
  wire \m_reg_reg[0]_2 ;
  wire \m_reg_reg[4]_0 ;
  wire \m_reg_reg[4]_1 ;
  wire \m_reg_reg[4]_2 ;
  wire [7:0]\m_reg_reg[8]_0 ;
  wire \m_reg_reg_n_0_[0] ;
  wire \m_reg_reg_n_0_[1] ;
  wire \m_reg_reg_n_0_[2] ;
  wire \m_reg_reg_n_0_[3] ;
  wire \m_reg_reg_n_0_[4] ;
  wire \m_reg_reg_n_0_[5] ;
  wire \m_reg_reg_n_0_[6] ;
  wire \m_reg_reg_n_0_[7] ;
  wire \m_reg_reg_n_0_[8] ;
  wire \m_reg_reg_n_0_[9] ;
  wire p_carry__0_i_1__3_n_0;
  wire p_carry__0_i_2__3_n_0;
  wire p_carry__0_i_3__3_n_0;
  wire p_carry__0_i_4__3_n_0;
  wire p_carry__0_n_0;
  wire p_carry__0_n_1;
  wire p_carry__0_n_2;
  wire p_carry__0_n_3;
  wire p_carry__0_n_4;
  wire p_carry__0_n_5;
  wire p_carry__0_n_6;
  wire p_carry__0_n_7;
  wire p_carry__1_i_2__3_n_0;
  wire p_carry__1_i_3__3_n_0;
  wire p_carry__1_n_2;
  wire p_carry__1_n_3;
  wire p_carry__1_n_5;
  wire p_carry__1_n_6;
  wire p_carry__1_n_7;
  wire p_carry_i_1__3_n_0;
  wire p_carry_i_2__3_n_0;
  wire p_carry_i_3__3_n_0;
  wire p_carry_i_4__3_n_0;
  wire p_carry_n_0;
  wire p_carry_n_1;
  wire p_carry_n_2;
  wire p_carry_n_3;
  wire p_carry_n_4;
  wire p_carry_n_5;
  wire p_carry_n_6;
  wire p_carry_n_7;
  wire [10:0]\p_reg_reg[10]_0 ;
  wire [3:0]\p_reg_reg[10]_1 ;
  wire \p_reg_reg[3]_0 ;
  wire tmp_product__0_carry__0;
  wire [3:0]NLW_m__0_carry__1_CO_UNCONNECTED;
  wire [3:1]NLW_m__0_carry__1_O_UNCONNECTED;
  wire [3:2]NLW_p_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_p_carry__1_O_UNCONNECTED;

  FDRE \a_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg_reg[7]_0 [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \a_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg_reg[7]_0 [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \a_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg_reg[7]_0 [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \a_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg_reg[7]_0 [3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \a_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg_reg[7]_0 [4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \a_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg_reg[7]_0 [5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \a_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg_reg[7]_0 [6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \a_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg_reg[7]_0 [7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \b_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(W1_3_0_int_reg[0]),
        .Q(\b_reg_reg[0]_0 ),
        .R(1'b0));
  FDRE \b_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(W1_3_0_int_reg[1]),
        .Q(\b_reg_reg[1]_0 ),
        .R(1'b0));
  CARRY4 m__0_carry
       (.CI(1'b0),
        .CO({m__0_carry_n_0,m__0_carry_n_1,m__0_carry_n_2,m__0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({m__0_carry_i_1__3_n_0,m__0_carry_i_2__3_n_0,m__0_carry_i_3__3_n_0,1'b0}),
        .O({m__0_carry_n_4,m__0_carry_n_5,m__0_carry_n_6,m__0_carry_n_7}),
        .S({m__0_carry_i_4__3_n_0,m__0_carry_i_5__3_n_0,m__0_carry_i_6__3_n_0,m__0_carry_i_7__3_n_0}));
  CARRY4 m__0_carry__0
       (.CI(m__0_carry_n_0),
        .CO({m__0_carry__0_n_0,m__0_carry__0_n_1,m__0_carry__0_n_2,m__0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({m__0_carry__0_i_1__3_n_0,m__0_carry__0_i_2__3_n_0,m__0_carry__0_i_3__3_n_0,m__0_carry__0_i_4__3_n_0}),
        .O({m__0_carry__0_n_4,m__0_carry__0_n_5,m__0_carry__0_n_6,m__0_carry__0_n_7}),
        .S({m__0_carry__0_i_5__3_n_0,m__0_carry__0_i_6__3_n_0,m__0_carry__0_i_7__3_n_0,m__0_carry__0_i_8__3_n_0}));
  LUT4 #(
    .INIT(16'h7FFF)) 
    m__0_carry__0_i_1__19
       (.I0(\b_reg_reg[0]_0 ),
        .I1(\m_reg_reg[8]_0 [7]),
        .I2(\b_reg_reg[1]_0 ),
        .I3(\m_reg_reg[8]_0 [6]),
        .O(\b_reg_reg[0]_2 [2]));
  LUT4 #(
    .INIT(16'h7FFF)) 
    m__0_carry__0_i_1__3
       (.I0(\b_reg_reg[0]_0 ),
        .I1(Q[7]),
        .I2(\b_reg_reg[1]_0 ),
        .I3(Q[6]),
        .O(m__0_carry__0_i_1__3_n_0));
  LUT4 #(
    .INIT(16'h8777)) 
    m__0_carry__0_i_2__3
       (.I0(Q[6]),
        .I1(\b_reg_reg[1]_0 ),
        .I2(Q[7]),
        .I3(\b_reg_reg[0]_0 ),
        .O(m__0_carry__0_i_2__3_n_0));
  LUT4 #(
    .INIT(16'h8777)) 
    m__0_carry__0_i_2__4
       (.I0(Q[6]),
        .I1(\m_reg_reg[4]_0 ),
        .I2(Q[7]),
        .I3(\m_reg_reg[0]_0 ),
        .O(\a_reg_reg[6]_3 ));
  LUT4 #(
    .INIT(16'h8777)) 
    m__0_carry__0_i_2__5
       (.I0(Q[6]),
        .I1(\m_reg_reg[4]_1 ),
        .I2(Q[7]),
        .I3(\m_reg_reg[0]_1 ),
        .O(\a_reg_reg[6]_4 ));
  LUT4 #(
    .INIT(16'h8777)) 
    m__0_carry__0_i_2__6
       (.I0(Q[6]),
        .I1(\m_reg_reg[4]_2 ),
        .I2(Q[7]),
        .I3(\m_reg_reg[0]_2 ),
        .O(\a_reg_reg[6]_5 ));
  LUT4 #(
    .INIT(16'h7000)) 
    m__0_carry__0_i_3__19
       (.I0(\b_reg_reg[1]_0 ),
        .I1(\m_reg_reg[8]_0 [4]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(\m_reg_reg[8]_0 [5]),
        .O(\b_reg_reg[0]_2 [1]));
  LUT4 #(
    .INIT(16'h7000)) 
    m__0_carry__0_i_3__3
       (.I0(\b_reg_reg[1]_0 ),
        .I1(Q[4]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(Q[5]),
        .O(m__0_carry__0_i_3__3_n_0));
  LUT4 #(
    .INIT(16'h7000)) 
    m__0_carry__0_i_4__19
       (.I0(\b_reg_reg[1]_0 ),
        .I1(\m_reg_reg[8]_0 [3]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(\m_reg_reg[8]_0 [4]),
        .O(\b_reg_reg[0]_2 [0]));
  LUT4 #(
    .INIT(16'h7000)) 
    m__0_carry__0_i_4__3
       (.I0(\b_reg_reg[1]_0 ),
        .I1(Q[3]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(Q[4]),
        .O(m__0_carry__0_i_4__3_n_0));
  LUT4 #(
    .INIT(16'h8FFF)) 
    m__0_carry__0_i_5__3
       (.I0(Q[6]),
        .I1(\b_reg_reg[0]_0 ),
        .I2(\b_reg_reg[1]_0 ),
        .I3(Q[7]),
        .O(m__0_carry__0_i_5__3_n_0));
  LUT4 #(
    .INIT(16'h8FFF)) 
    m__0_carry__0_i_5__4
       (.I0(Q[6]),
        .I1(\m_reg_reg[0]_0 ),
        .I2(\m_reg_reg[4]_0 ),
        .I3(Q[7]),
        .O(\a_reg_reg[6]_0 [3]));
  LUT4 #(
    .INIT(16'h8FFF)) 
    m__0_carry__0_i_5__5
       (.I0(Q[6]),
        .I1(\m_reg_reg[0]_1 ),
        .I2(\m_reg_reg[4]_1 ),
        .I3(Q[7]),
        .O(\a_reg_reg[6]_1 [3]));
  LUT4 #(
    .INIT(16'h8FFF)) 
    m__0_carry__0_i_5__6
       (.I0(Q[6]),
        .I1(\m_reg_reg[0]_2 ),
        .I2(\m_reg_reg[4]_2 ),
        .I3(Q[7]),
        .O(\a_reg_reg[6]_2 [3]));
  LUT5 #(
    .INIT(32'h93539F9F)) 
    m__0_carry__0_i_6__3
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(Q[5]),
        .I4(\b_reg_reg[1]_0 ),
        .O(m__0_carry__0_i_6__3_n_0));
  LUT5 #(
    .INIT(32'h93539F9F)) 
    m__0_carry__0_i_6__4
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(\m_reg_reg[0]_0 ),
        .I3(Q[5]),
        .I4(\m_reg_reg[4]_0 ),
        .O(\a_reg_reg[6]_0 [2]));
  LUT5 #(
    .INIT(32'h93539F9F)) 
    m__0_carry__0_i_6__5
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(\m_reg_reg[0]_1 ),
        .I3(Q[5]),
        .I4(\m_reg_reg[4]_1 ),
        .O(\a_reg_reg[6]_1 [2]));
  LUT5 #(
    .INIT(32'h93539F9F)) 
    m__0_carry__0_i_6__6
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(\m_reg_reg[0]_2 ),
        .I3(Q[5]),
        .I4(\m_reg_reg[4]_2 ),
        .O(\a_reg_reg[6]_2 [2]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    m__0_carry__0_i_7__3
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(\b_reg_reg[1]_0 ),
        .I3(Q[6]),
        .I4(\b_reg_reg[0]_0 ),
        .O(m__0_carry__0_i_7__3_n_0));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    m__0_carry__0_i_7__4
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(\m_reg_reg[4]_0 ),
        .I3(Q[6]),
        .I4(\m_reg_reg[0]_0 ),
        .O(\a_reg_reg[6]_0 [1]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    m__0_carry__0_i_7__5
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(\m_reg_reg[4]_1 ),
        .I3(Q[6]),
        .I4(\m_reg_reg[0]_1 ),
        .O(\a_reg_reg[6]_1 [1]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    m__0_carry__0_i_7__6
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(\m_reg_reg[4]_2 ),
        .I3(Q[6]),
        .I4(\m_reg_reg[0]_2 ),
        .O(\a_reg_reg[6]_2 [1]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    m__0_carry__0_i_8__3
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(\b_reg_reg[1]_0 ),
        .I3(Q[5]),
        .I4(\b_reg_reg[0]_0 ),
        .O(m__0_carry__0_i_8__3_n_0));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    m__0_carry__0_i_8__4
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(\m_reg_reg[4]_0 ),
        .I3(Q[5]),
        .I4(\m_reg_reg[0]_0 ),
        .O(\a_reg_reg[6]_0 [0]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    m__0_carry__0_i_8__5
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(\m_reg_reg[4]_1 ),
        .I3(Q[5]),
        .I4(\m_reg_reg[0]_1 ),
        .O(\a_reg_reg[6]_1 [0]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    m__0_carry__0_i_8__6
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(\m_reg_reg[4]_2 ),
        .I3(Q[5]),
        .I4(\m_reg_reg[0]_2 ),
        .O(\a_reg_reg[6]_2 [0]));
  CARRY4 m__0_carry__1
       (.CI(m__0_carry__0_n_0),
        .CO(NLW_m__0_carry__1_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_m__0_carry__1_O_UNCONNECTED[3:1],m__0_carry__1_n_7}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT4 #(
    .INIT(16'h7000)) 
    m__0_carry_i_1__19
       (.I0(\b_reg_reg[1]_0 ),
        .I1(\m_reg_reg[8]_0 [2]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(\m_reg_reg[8]_0 [3]),
        .O(\b_reg_reg[1]_1 [2]));
  LUT4 #(
    .INIT(16'h7000)) 
    m__0_carry_i_1__3
       (.I0(\b_reg_reg[1]_0 ),
        .I1(Q[2]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(Q[3]),
        .O(m__0_carry_i_1__3_n_0));
  LUT4 #(
    .INIT(16'h7000)) 
    m__0_carry_i_2__19
       (.I0(\b_reg_reg[1]_0 ),
        .I1(\m_reg_reg[8]_0 [1]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(\m_reg_reg[8]_0 [2]),
        .O(\b_reg_reg[1]_1 [1]));
  LUT4 #(
    .INIT(16'h7000)) 
    m__0_carry_i_2__3
       (.I0(\b_reg_reg[1]_0 ),
        .I1(Q[1]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(Q[2]),
        .O(m__0_carry_i_2__3_n_0));
  LUT4 #(
    .INIT(16'hF777)) 
    m__0_carry_i_3__19
       (.I0(\b_reg_reg[1]_0 ),
        .I1(\m_reg_reg[8]_0 [0]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(\m_reg_reg[8]_0 [1]),
        .O(\b_reg_reg[1]_1 [0]));
  LUT4 #(
    .INIT(16'hF777)) 
    m__0_carry_i_3__3
       (.I0(\b_reg_reg[1]_0 ),
        .I1(Q[0]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(Q[1]),
        .O(m__0_carry_i_3__3_n_0));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    m__0_carry_i_4__3
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(\b_reg_reg[1]_0 ),
        .I3(Q[4]),
        .I4(\b_reg_reg[0]_0 ),
        .O(m__0_carry_i_4__3_n_0));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    m__0_carry_i_4__4
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(\m_reg_reg[4]_0 ),
        .I3(Q[4]),
        .I4(\m_reg_reg[0]_0 ),
        .O(\a_reg_reg[2]_0 [2]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    m__0_carry_i_4__5
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(\m_reg_reg[4]_1 ),
        .I3(Q[4]),
        .I4(\m_reg_reg[0]_1 ),
        .O(\a_reg_reg[2]_1 [2]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    m__0_carry_i_4__6
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(\m_reg_reg[4]_2 ),
        .I3(Q[4]),
        .I4(\m_reg_reg[0]_2 ),
        .O(\a_reg_reg[2]_2 [2]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    m__0_carry_i_5__3
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(\b_reg_reg[1]_0 ),
        .I3(Q[3]),
        .I4(\b_reg_reg[0]_0 ),
        .O(m__0_carry_i_5__3_n_0));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    m__0_carry_i_5__4
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(\m_reg_reg[4]_0 ),
        .I3(Q[3]),
        .I4(\m_reg_reg[0]_0 ),
        .O(\a_reg_reg[2]_0 [1]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    m__0_carry_i_5__5
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(\m_reg_reg[4]_1 ),
        .I3(Q[3]),
        .I4(\m_reg_reg[0]_1 ),
        .O(\a_reg_reg[2]_1 [1]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    m__0_carry_i_5__6
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(\m_reg_reg[4]_2 ),
        .I3(Q[3]),
        .I4(\m_reg_reg[0]_2 ),
        .O(\a_reg_reg[2]_2 [1]));
  LUT5 #(
    .INIT(32'h1FE06060)) 
    m__0_carry_i_6__3
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\b_reg_reg[1]_0 ),
        .I3(Q[2]),
        .I4(\b_reg_reg[0]_0 ),
        .O(m__0_carry_i_6__3_n_0));
  LUT5 #(
    .INIT(32'h1FE06060)) 
    m__0_carry_i_6__4
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\m_reg_reg[4]_0 ),
        .I3(Q[2]),
        .I4(\m_reg_reg[0]_0 ),
        .O(\a_reg_reg[2]_0 [0]));
  LUT5 #(
    .INIT(32'h1FE06060)) 
    m__0_carry_i_6__5
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\m_reg_reg[4]_1 ),
        .I3(Q[2]),
        .I4(\m_reg_reg[0]_1 ),
        .O(\a_reg_reg[2]_1 [0]));
  LUT5 #(
    .INIT(32'h1FE06060)) 
    m__0_carry_i_6__6
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\m_reg_reg[4]_2 ),
        .I3(Q[2]),
        .I4(\m_reg_reg[0]_2 ),
        .O(\a_reg_reg[2]_2 [0]));
  LUT4 #(
    .INIT(16'h7888)) 
    m__0_carry_i_7__19
       (.I0(\b_reg_reg[0]_0 ),
        .I1(\m_reg_reg[8]_0 [1]),
        .I2(\b_reg_reg[1]_0 ),
        .I3(\m_reg_reg[8]_0 [0]),
        .O(\b_reg_reg[0]_1 ));
  LUT4 #(
    .INIT(16'h7888)) 
    m__0_carry_i_7__3
       (.I0(\b_reg_reg[0]_0 ),
        .I1(Q[1]),
        .I2(\b_reg_reg[1]_0 ),
        .I3(Q[0]),
        .O(m__0_carry_i_7__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[0]_i_1__3 
       (.I0(Q[0]),
        .I1(\b_reg_reg[0]_0 ),
        .O(\m_reg[0]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[0]_i_1__4 
       (.I0(Q[0]),
        .I1(\m_reg_reg[0]_0 ),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[0]_i_1__5 
       (.I0(Q[0]),
        .I1(\m_reg_reg[0]_1 ),
        .O(\a_reg_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[0]_i_1__6 
       (.I0(Q[0]),
        .I1(\m_reg_reg[0]_2 ),
        .O(\a_reg_reg[0]_1 ));
  FDRE \m_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\m_reg[0]_i_1__3_n_0 ),
        .Q(\m_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \m_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry_n_7),
        .Q(\m_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \m_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry_n_6),
        .Q(\m_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \m_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry_n_5),
        .Q(\m_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \m_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry_n_4),
        .Q(\m_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \m_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry__0_n_7),
        .Q(\m_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \m_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry__0_n_6),
        .Q(\m_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \m_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry__0_n_5),
        .Q(\m_reg_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \m_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry__0_n_4),
        .Q(\m_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \m_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry__1_n_7),
        .Q(\m_reg_reg_n_0_[9] ),
        .R(1'b0));
  CARRY4 p_carry
       (.CI(1'b0),
        .CO({p_carry_n_0,p_carry_n_1,p_carry_n_2,p_carry_n_3}),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[3] ,\m_reg_reg_n_0_[2] ,\m_reg_reg_n_0_[1] ,\m_reg_reg_n_0_[0] }),
        .O({p_carry_n_4,p_carry_n_5,p_carry_n_6,p_carry_n_7}),
        .S({p_carry_i_1__3_n_0,p_carry_i_2__3_n_0,p_carry_i_3__3_n_0,p_carry_i_4__3_n_0}));
  CARRY4 p_carry__0
       (.CI(p_carry_n_0),
        .CO({p_carry__0_n_0,p_carry__0_n_1,p_carry__0_n_2,p_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[7] ,\m_reg_reg_n_0_[6] ,\m_reg_reg_n_0_[5] ,\m_reg_reg_n_0_[4] }),
        .O({p_carry__0_n_4,p_carry__0_n_5,p_carry__0_n_6,p_carry__0_n_7}),
        .S({p_carry__0_i_1__3_n_0,p_carry__0_i_2__3_n_0,p_carry__0_i_3__3_n_0,p_carry__0_i_4__3_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_1__3
       (.I0(\m_reg_reg_n_0_[7] ),
        .I1(\p_reg_reg[10]_1 [2]),
        .O(p_carry__0_i_1__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_2__3
       (.I0(\m_reg_reg_n_0_[6] ),
        .I1(\p_reg_reg[10]_1 [1]),
        .O(p_carry__0_i_2__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_3__3
       (.I0(\m_reg_reg_n_0_[5] ),
        .I1(\p_reg_reg[10]_1 [0]),
        .O(p_carry__0_i_3__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_4__3
       (.I0(\m_reg_reg_n_0_[4] ),
        .I1(O[3]),
        .O(p_carry__0_i_4__3_n_0));
  CARRY4 p_carry__1
       (.CI(p_carry__0_n_0),
        .CO({NLW_p_carry__1_CO_UNCONNECTED[3:2],p_carry__1_n_2,p_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,CO,\m_reg_reg_n_0_[8] }),
        .O({NLW_p_carry__1_O_UNCONNECTED[3],p_carry__1_n_5,p_carry__1_n_6,p_carry__1_n_7}),
        .S({1'b0,1'b1,p_carry__1_i_2__3_n_0,p_carry__1_i_3__3_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    p_carry__1_i_2__3
       (.I0(\m_reg_reg_n_0_[9] ),
        .I1(CO),
        .O(p_carry__1_i_2__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__1_i_3__3
       (.I0(\m_reg_reg_n_0_[8] ),
        .I1(\p_reg_reg[10]_1 [3]),
        .O(p_carry__1_i_3__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry_i_1__3
       (.I0(\m_reg_reg_n_0_[3] ),
        .I1(O[2]),
        .O(p_carry_i_1__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry_i_2__3
       (.I0(\m_reg_reg_n_0_[2] ),
        .I1(O[1]),
        .O(p_carry_i_2__3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry_i_3__3
       (.I0(\m_reg_reg_n_0_[1] ),
        .I1(O[0]),
        .O(p_carry_i_3__3_n_0));
  LUT3 #(
    .INIT(8'h6A)) 
    p_carry_i_4__3
       (.I0(\m_reg_reg_n_0_[0] ),
        .I1(\p_reg_reg[3]_0 ),
        .I2(input_2_val_read_reg_942_pp0_iter1_reg_1[0]),
        .O(p_carry_i_4__3_n_0));
  FDRE \p_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry_n_7),
        .Q(\p_reg_reg[10]_0 [0]),
        .R(1'b0));
  FDRE \p_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__1_n_5),
        .Q(\p_reg_reg[10]_0 [10]),
        .R(1'b0));
  FDRE \p_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry_n_6),
        .Q(\p_reg_reg[10]_0 [1]),
        .R(1'b0));
  FDRE \p_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry_n_5),
        .Q(\p_reg_reg[10]_0 [2]),
        .R(1'b0));
  FDRE \p_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry_n_4),
        .Q(\p_reg_reg[10]_0 [3]),
        .R(1'b0));
  FDRE \p_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__0_n_7),
        .Q(\p_reg_reg[10]_0 [4]),
        .R(1'b0));
  FDRE \p_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__0_n_6),
        .Q(\p_reg_reg[10]_0 [5]),
        .R(1'b0));
  FDRE \p_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__0_n_5),
        .Q(\p_reg_reg[10]_0 [6]),
        .R(1'b0));
  FDRE \p_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__0_n_4),
        .Q(\p_reg_reg[10]_0 [7]),
        .R(1'b0));
  FDRE \p_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__1_n_7),
        .Q(\p_reg_reg[10]_0 [8]),
        .R(1'b0));
  FDRE \p_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__1_n_6),
        .Q(\p_reg_reg[10]_0 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    tmp_product__0_carry__0_i_1__19
       (.I0(\p_reg_reg[3]_0 ),
        .I1(input_2_val_read_reg_942_pp0_iter1_reg[4]),
        .I2(tmp_product__0_carry__0),
        .I3(input_2_val_read_reg_942_pp0_iter1_reg[3]),
        .O(\W1_2_0_int_reg_reg[0] [2]));
  LUT4 #(
    .INIT(16'h7FFF)) 
    tmp_product__0_carry__0_i_1__3
       (.I0(\p_reg_reg[3]_0 ),
        .I1(input_2_val_read_reg_942_pp0_iter1_reg_1[5]),
        .I2(tmp_product__0_carry__0),
        .I3(input_2_val_read_reg_942_pp0_iter1_reg_1[4]),
        .O(DI[3]));
  LUT4 #(
    .INIT(16'h8777)) 
    tmp_product__0_carry__0_i_2__3
       (.I0(input_2_val_read_reg_942_pp0_iter1_reg_1[4]),
        .I1(tmp_product__0_carry__0),
        .I2(input_2_val_read_reg_942_pp0_iter1_reg_1[5]),
        .I3(\p_reg_reg[3]_0 ),
        .O(DI[2]));
  LUT4 #(
    .INIT(16'h7000)) 
    tmp_product__0_carry__0_i_3__19
       (.I0(tmp_product__0_carry__0),
        .I1(input_2_val_read_reg_942_pp0_iter1_reg[1]),
        .I2(\p_reg_reg[3]_0 ),
        .I3(input_2_val_read_reg_942_pp0_iter1_reg[2]),
        .O(\W1_2_0_int_reg_reg[0] [1]));
  LUT4 #(
    .INIT(16'h7000)) 
    tmp_product__0_carry__0_i_3__3
       (.I0(tmp_product__0_carry__0),
        .I1(input_2_val_read_reg_942_pp0_iter1_reg_1[2]),
        .I2(\p_reg_reg[3]_0 ),
        .I3(input_2_val_read_reg_942_pp0_iter1_reg_1[3]),
        .O(DI[1]));
  LUT4 #(
    .INIT(16'h7000)) 
    tmp_product__0_carry__0_i_4__19
       (.I0(tmp_product__0_carry__0),
        .I1(input_2_val_read_reg_942_pp0_iter1_reg[0]),
        .I2(\p_reg_reg[3]_0 ),
        .I3(input_2_val_read_reg_942_pp0_iter1_reg[1]),
        .O(\W1_2_0_int_reg_reg[0] [0]));
  LUT4 #(
    .INIT(16'h7000)) 
    tmp_product__0_carry__0_i_4__3
       (.I0(tmp_product__0_carry__0),
        .I1(input_2_val_read_reg_942_pp0_iter1_reg_1[1]),
        .I2(\p_reg_reg[3]_0 ),
        .I3(input_2_val_read_reg_942_pp0_iter1_reg_1[2]),
        .O(DI[0]));
  LUT4 #(
    .INIT(16'h8FFF)) 
    tmp_product__0_carry__0_i_5__3
       (.I0(input_2_val_read_reg_942_pp0_iter1_reg_1[4]),
        .I1(\p_reg_reg[3]_0 ),
        .I2(tmp_product__0_carry__0),
        .I3(input_2_val_read_reg_942_pp0_iter1_reg_1[5]),
        .O(S[3]));
  LUT5 #(
    .INIT(32'h93539F9F)) 
    tmp_product__0_carry__0_i_6__3
       (.I0(input_2_val_read_reg_942_pp0_iter1_reg_1[5]),
        .I1(input_2_val_read_reg_942_pp0_iter1_reg_1[4]),
        .I2(\p_reg_reg[3]_0 ),
        .I3(input_2_val_read_reg_942_pp0_iter1_reg_1[3]),
        .I4(tmp_product__0_carry__0),
        .O(S[2]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    tmp_product__0_carry__0_i_7__3
       (.I0(input_2_val_read_reg_942_pp0_iter1_reg_1[2]),
        .I1(input_2_val_read_reg_942_pp0_iter1_reg_1[3]),
        .I2(tmp_product__0_carry__0),
        .I3(input_2_val_read_reg_942_pp0_iter1_reg_1[4]),
        .I4(\p_reg_reg[3]_0 ),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    tmp_product__0_carry__0_i_8__3
       (.I0(input_2_val_read_reg_942_pp0_iter1_reg_1[1]),
        .I1(input_2_val_read_reg_942_pp0_iter1_reg_1[2]),
        .I2(tmp_product__0_carry__0),
        .I3(input_2_val_read_reg_942_pp0_iter1_reg_1[3]),
        .I4(\p_reg_reg[3]_0 ),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0" *) 
module bd_0_hls_inst_0_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_156
   (\b_reg_reg[1]_0 ,
    \b_reg_reg[0]_0 ,
    DI,
    \b_reg_reg[0]_1 ,
    \b_reg_reg[0]_2 ,
    S,
    \W1_1_0_int_reg_reg[0] ,
    \a_reg_reg[7]_0 ,
    \a_reg_reg[2]_0 ,
    \a_reg_reg[6]_0 ,
    \a_reg_reg[2]_1 ,
    \a_reg_reg[6]_1 ,
    \a_reg_reg[2]_2 ,
    \a_reg_reg[6]_2 ,
    \b_reg_reg[1]_1 ,
    D,
    \a_reg_reg[0]_0 ,
    \a_reg_reg[0]_1 ,
    \a_reg_reg[6]_3 ,
    \a_reg_reg[6]_4 ,
    \a_reg_reg[6]_5 ,
    \p_reg_reg[10]_0 ,
    W1_0_0_int_reg,
    ap_clk,
    CO,
    \p_reg_reg[3]_0 ,
    input_1_val_read_reg_947_pp0_iter1_reg,
    tmp_product__0_carry__0,
    Q,
    input_1_val_read_reg_947_pp0_iter1_reg_0,
    \m_reg_reg[4]_0 ,
    \m_reg_reg[0]_0 ,
    \m_reg_reg[4]_1 ,
    \m_reg_reg[0]_1 ,
    \m_reg_reg[4]_2 ,
    \m_reg_reg[0]_2 ,
    C,
    \a_reg_reg[7]_1 );
  output \b_reg_reg[1]_0 ;
  output \b_reg_reg[0]_0 ;
  output [2:0]DI;
  output [0:0]\b_reg_reg[0]_1 ;
  output [2:0]\b_reg_reg[0]_2 ;
  output [3:0]S;
  output [3:0]\W1_1_0_int_reg_reg[0] ;
  output [7:0]\a_reg_reg[7]_0 ;
  output [2:0]\a_reg_reg[2]_0 ;
  output [3:0]\a_reg_reg[6]_0 ;
  output [2:0]\a_reg_reg[2]_1 ;
  output [3:0]\a_reg_reg[6]_1 ;
  output [2:0]\a_reg_reg[2]_2 ;
  output [3:0]\a_reg_reg[6]_2 ;
  output [2:0]\b_reg_reg[1]_1 ;
  output [0:0]D;
  output [0:0]\a_reg_reg[0]_0 ;
  output [0:0]\a_reg_reg[0]_1 ;
  output [0:0]\a_reg_reg[6]_3 ;
  output [0:0]\a_reg_reg[6]_4 ;
  output [0:0]\a_reg_reg[6]_5 ;
  output [10:0]\p_reg_reg[10]_0 ;
  input [1:0]W1_0_0_int_reg;
  input ap_clk;
  input [0:0]CO;
  input \p_reg_reg[3]_0 ;
  input [4:0]input_1_val_read_reg_947_pp0_iter1_reg;
  input tmp_product__0_carry__0;
  input [7:0]Q;
  input [5:0]input_1_val_read_reg_947_pp0_iter1_reg_0;
  input \m_reg_reg[4]_0 ;
  input \m_reg_reg[0]_0 ;
  input \m_reg_reg[4]_1 ;
  input \m_reg_reg[0]_1 ;
  input \m_reg_reg[4]_2 ;
  input \m_reg_reg[0]_2 ;
  input [7:0]C;
  input [7:0]\a_reg_reg[7]_1 ;

  wire [7:0]C;
  wire [0:0]CO;
  wire [0:0]D;
  wire [2:0]DI;
  wire [7:0]Q;
  wire [3:0]S;
  wire [1:0]W1_0_0_int_reg;
  wire [3:0]\W1_1_0_int_reg_reg[0] ;
  wire [0:0]\a_reg_reg[0]_0 ;
  wire [0:0]\a_reg_reg[0]_1 ;
  wire [2:0]\a_reg_reg[2]_0 ;
  wire [2:0]\a_reg_reg[2]_1 ;
  wire [2:0]\a_reg_reg[2]_2 ;
  wire [3:0]\a_reg_reg[6]_0 ;
  wire [3:0]\a_reg_reg[6]_1 ;
  wire [3:0]\a_reg_reg[6]_2 ;
  wire [0:0]\a_reg_reg[6]_3 ;
  wire [0:0]\a_reg_reg[6]_4 ;
  wire [0:0]\a_reg_reg[6]_5 ;
  wire [7:0]\a_reg_reg[7]_0 ;
  wire [7:0]\a_reg_reg[7]_1 ;
  wire ap_clk;
  wire \b_reg_reg[0]_0 ;
  wire [0:0]\b_reg_reg[0]_1 ;
  wire [2:0]\b_reg_reg[0]_2 ;
  wire \b_reg_reg[1]_0 ;
  wire [2:0]\b_reg_reg[1]_1 ;
  wire [4:0]input_1_val_read_reg_947_pp0_iter1_reg;
  wire [5:0]input_1_val_read_reg_947_pp0_iter1_reg_0;
  wire [9:1]m;
  wire m__0_carry__0_i_1_n_0;
  wire m__0_carry__0_i_2_n_0;
  wire m__0_carry__0_i_3_n_0;
  wire m__0_carry__0_i_4_n_0;
  wire m__0_carry__0_i_5_n_0;
  wire m__0_carry__0_i_6_n_0;
  wire m__0_carry__0_i_7_n_0;
  wire m__0_carry__0_i_8_n_0;
  wire m__0_carry__0_n_0;
  wire m__0_carry__0_n_1;
  wire m__0_carry__0_n_2;
  wire m__0_carry__0_n_3;
  wire m__0_carry_i_1_n_0;
  wire m__0_carry_i_2_n_0;
  wire m__0_carry_i_3_n_0;
  wire m__0_carry_i_4_n_0;
  wire m__0_carry_i_5_n_0;
  wire m__0_carry_i_6_n_0;
  wire m__0_carry_i_7_n_0;
  wire m__0_carry_n_0;
  wire m__0_carry_n_1;
  wire m__0_carry_n_2;
  wire m__0_carry_n_3;
  wire [9:0]m_reg;
  wire \m_reg[0]_i_1_n_0 ;
  wire \m_reg_reg[0]_0 ;
  wire \m_reg_reg[0]_1 ;
  wire \m_reg_reg[0]_2 ;
  wire \m_reg_reg[4]_0 ;
  wire \m_reg_reg[4]_1 ;
  wire \m_reg_reg[4]_2 ;
  wire [10:0]p;
  wire p_carry__0_i_1_n_0;
  wire p_carry__0_i_2_n_0;
  wire p_carry__0_i_3_n_0;
  wire p_carry__0_i_4_n_0;
  wire p_carry__0_n_0;
  wire p_carry__0_n_1;
  wire p_carry__0_n_2;
  wire p_carry__0_n_3;
  wire p_carry__1_i_2_n_0;
  wire p_carry__1_i_3_n_0;
  wire p_carry__1_n_2;
  wire p_carry__1_n_3;
  wire p_carry_i_1_n_0;
  wire p_carry_i_2_n_0;
  wire p_carry_i_3_n_0;
  wire p_carry_i_4_n_0;
  wire p_carry_n_0;
  wire p_carry_n_1;
  wire p_carry_n_2;
  wire p_carry_n_3;
  wire [10:0]\p_reg_reg[10]_0 ;
  wire \p_reg_reg[3]_0 ;
  wire tmp_product__0_carry__0;
  wire [3:0]NLW_m__0_carry__1_CO_UNCONNECTED;
  wire [3:1]NLW_m__0_carry__1_O_UNCONNECTED;
  wire [3:2]NLW_p_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_p_carry__1_O_UNCONNECTED;

  FDRE \a_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg_reg[7]_1 [0]),
        .Q(\a_reg_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \a_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg_reg[7]_1 [1]),
        .Q(\a_reg_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \a_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg_reg[7]_1 [2]),
        .Q(\a_reg_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \a_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg_reg[7]_1 [3]),
        .Q(\a_reg_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \a_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg_reg[7]_1 [4]),
        .Q(\a_reg_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \a_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg_reg[7]_1 [5]),
        .Q(\a_reg_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \a_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg_reg[7]_1 [6]),
        .Q(\a_reg_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \a_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\a_reg_reg[7]_1 [7]),
        .Q(\a_reg_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \b_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(W1_0_0_int_reg[0]),
        .Q(\b_reg_reg[0]_0 ),
        .R(1'b0));
  FDRE \b_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(W1_0_0_int_reg[1]),
        .Q(\b_reg_reg[1]_0 ),
        .R(1'b0));
  CARRY4 m__0_carry
       (.CI(1'b0),
        .CO({m__0_carry_n_0,m__0_carry_n_1,m__0_carry_n_2,m__0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({m__0_carry_i_1_n_0,m__0_carry_i_2_n_0,m__0_carry_i_3_n_0,1'b0}),
        .O(m[4:1]),
        .S({m__0_carry_i_4_n_0,m__0_carry_i_5_n_0,m__0_carry_i_6_n_0,m__0_carry_i_7_n_0}));
  CARRY4 m__0_carry__0
       (.CI(m__0_carry_n_0),
        .CO({m__0_carry__0_n_0,m__0_carry__0_n_1,m__0_carry__0_n_2,m__0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({m__0_carry__0_i_1_n_0,m__0_carry__0_i_2_n_0,m__0_carry__0_i_3_n_0,m__0_carry__0_i_4_n_0}),
        .O(m[8:5]),
        .S({m__0_carry__0_i_5_n_0,m__0_carry__0_i_6_n_0,m__0_carry__0_i_7_n_0,m__0_carry__0_i_8_n_0}));
  LUT4 #(
    .INIT(16'h7FFF)) 
    m__0_carry__0_i_1
       (.I0(\b_reg_reg[0]_0 ),
        .I1(\a_reg_reg[7]_0 [7]),
        .I2(\b_reg_reg[1]_0 ),
        .I3(\a_reg_reg[7]_0 [6]),
        .O(m__0_carry__0_i_1_n_0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    m__0_carry__0_i_1__15
       (.I0(\b_reg_reg[0]_0 ),
        .I1(Q[7]),
        .I2(\b_reg_reg[1]_0 ),
        .I3(Q[6]),
        .O(\b_reg_reg[0]_2 [2]));
  LUT4 #(
    .INIT(16'h8777)) 
    m__0_carry__0_i_2
       (.I0(\a_reg_reg[7]_0 [6]),
        .I1(\b_reg_reg[1]_0 ),
        .I2(\a_reg_reg[7]_0 [7]),
        .I3(\b_reg_reg[0]_0 ),
        .O(m__0_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h8777)) 
    m__0_carry__0_i_2__0
       (.I0(\a_reg_reg[7]_0 [6]),
        .I1(\m_reg_reg[4]_0 ),
        .I2(\a_reg_reg[7]_0 [7]),
        .I3(\m_reg_reg[0]_0 ),
        .O(\a_reg_reg[6]_3 ));
  LUT4 #(
    .INIT(16'h8777)) 
    m__0_carry__0_i_2__1
       (.I0(\a_reg_reg[7]_0 [6]),
        .I1(\m_reg_reg[4]_1 ),
        .I2(\a_reg_reg[7]_0 [7]),
        .I3(\m_reg_reg[0]_1 ),
        .O(\a_reg_reg[6]_4 ));
  LUT4 #(
    .INIT(16'h8777)) 
    m__0_carry__0_i_2__2
       (.I0(\a_reg_reg[7]_0 [6]),
        .I1(\m_reg_reg[4]_2 ),
        .I2(\a_reg_reg[7]_0 [7]),
        .I3(\m_reg_reg[0]_2 ),
        .O(\a_reg_reg[6]_5 ));
  LUT4 #(
    .INIT(16'h7000)) 
    m__0_carry__0_i_3
       (.I0(\b_reg_reg[1]_0 ),
        .I1(\a_reg_reg[7]_0 [4]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(\a_reg_reg[7]_0 [5]),
        .O(m__0_carry__0_i_3_n_0));
  LUT4 #(
    .INIT(16'h7000)) 
    m__0_carry__0_i_3__15
       (.I0(\b_reg_reg[1]_0 ),
        .I1(Q[4]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(Q[5]),
        .O(\b_reg_reg[0]_2 [1]));
  LUT4 #(
    .INIT(16'h7000)) 
    m__0_carry__0_i_4
       (.I0(\b_reg_reg[1]_0 ),
        .I1(\a_reg_reg[7]_0 [3]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(\a_reg_reg[7]_0 [4]),
        .O(m__0_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h7000)) 
    m__0_carry__0_i_4__15
       (.I0(\b_reg_reg[1]_0 ),
        .I1(Q[3]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(Q[4]),
        .O(\b_reg_reg[0]_2 [0]));
  LUT4 #(
    .INIT(16'h8FFF)) 
    m__0_carry__0_i_5
       (.I0(\a_reg_reg[7]_0 [6]),
        .I1(\b_reg_reg[0]_0 ),
        .I2(\b_reg_reg[1]_0 ),
        .I3(\a_reg_reg[7]_0 [7]),
        .O(m__0_carry__0_i_5_n_0));
  LUT4 #(
    .INIT(16'h8FFF)) 
    m__0_carry__0_i_5__0
       (.I0(\a_reg_reg[7]_0 [6]),
        .I1(\m_reg_reg[0]_0 ),
        .I2(\m_reg_reg[4]_0 ),
        .I3(\a_reg_reg[7]_0 [7]),
        .O(\a_reg_reg[6]_0 [3]));
  LUT4 #(
    .INIT(16'h8FFF)) 
    m__0_carry__0_i_5__1
       (.I0(\a_reg_reg[7]_0 [6]),
        .I1(\m_reg_reg[0]_1 ),
        .I2(\m_reg_reg[4]_1 ),
        .I3(\a_reg_reg[7]_0 [7]),
        .O(\a_reg_reg[6]_1 [3]));
  LUT4 #(
    .INIT(16'h8FFF)) 
    m__0_carry__0_i_5__2
       (.I0(\a_reg_reg[7]_0 [6]),
        .I1(\m_reg_reg[0]_2 ),
        .I2(\m_reg_reg[4]_2 ),
        .I3(\a_reg_reg[7]_0 [7]),
        .O(\a_reg_reg[6]_2 [3]));
  LUT5 #(
    .INIT(32'h93539F9F)) 
    m__0_carry__0_i_6
       (.I0(\a_reg_reg[7]_0 [7]),
        .I1(\a_reg_reg[7]_0 [6]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(\a_reg_reg[7]_0 [5]),
        .I4(\b_reg_reg[1]_0 ),
        .O(m__0_carry__0_i_6_n_0));
  LUT5 #(
    .INIT(32'h93539F9F)) 
    m__0_carry__0_i_6__0
       (.I0(\a_reg_reg[7]_0 [7]),
        .I1(\a_reg_reg[7]_0 [6]),
        .I2(\m_reg_reg[0]_0 ),
        .I3(\a_reg_reg[7]_0 [5]),
        .I4(\m_reg_reg[4]_0 ),
        .O(\a_reg_reg[6]_0 [2]));
  LUT5 #(
    .INIT(32'h93539F9F)) 
    m__0_carry__0_i_6__1
       (.I0(\a_reg_reg[7]_0 [7]),
        .I1(\a_reg_reg[7]_0 [6]),
        .I2(\m_reg_reg[0]_1 ),
        .I3(\a_reg_reg[7]_0 [5]),
        .I4(\m_reg_reg[4]_1 ),
        .O(\a_reg_reg[6]_1 [2]));
  LUT5 #(
    .INIT(32'h93539F9F)) 
    m__0_carry__0_i_6__2
       (.I0(\a_reg_reg[7]_0 [7]),
        .I1(\a_reg_reg[7]_0 [6]),
        .I2(\m_reg_reg[0]_2 ),
        .I3(\a_reg_reg[7]_0 [5]),
        .I4(\m_reg_reg[4]_2 ),
        .O(\a_reg_reg[6]_2 [2]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    m__0_carry__0_i_7
       (.I0(\a_reg_reg[7]_0 [4]),
        .I1(\a_reg_reg[7]_0 [5]),
        .I2(\b_reg_reg[1]_0 ),
        .I3(\a_reg_reg[7]_0 [6]),
        .I4(\b_reg_reg[0]_0 ),
        .O(m__0_carry__0_i_7_n_0));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    m__0_carry__0_i_7__0
       (.I0(\a_reg_reg[7]_0 [4]),
        .I1(\a_reg_reg[7]_0 [5]),
        .I2(\m_reg_reg[4]_0 ),
        .I3(\a_reg_reg[7]_0 [6]),
        .I4(\m_reg_reg[0]_0 ),
        .O(\a_reg_reg[6]_0 [1]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    m__0_carry__0_i_7__1
       (.I0(\a_reg_reg[7]_0 [4]),
        .I1(\a_reg_reg[7]_0 [5]),
        .I2(\m_reg_reg[4]_1 ),
        .I3(\a_reg_reg[7]_0 [6]),
        .I4(\m_reg_reg[0]_1 ),
        .O(\a_reg_reg[6]_1 [1]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    m__0_carry__0_i_7__2
       (.I0(\a_reg_reg[7]_0 [4]),
        .I1(\a_reg_reg[7]_0 [5]),
        .I2(\m_reg_reg[4]_2 ),
        .I3(\a_reg_reg[7]_0 [6]),
        .I4(\m_reg_reg[0]_2 ),
        .O(\a_reg_reg[6]_2 [1]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    m__0_carry__0_i_8
       (.I0(\a_reg_reg[7]_0 [3]),
        .I1(\a_reg_reg[7]_0 [4]),
        .I2(\b_reg_reg[1]_0 ),
        .I3(\a_reg_reg[7]_0 [5]),
        .I4(\b_reg_reg[0]_0 ),
        .O(m__0_carry__0_i_8_n_0));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    m__0_carry__0_i_8__0
       (.I0(\a_reg_reg[7]_0 [3]),
        .I1(\a_reg_reg[7]_0 [4]),
        .I2(\m_reg_reg[4]_0 ),
        .I3(\a_reg_reg[7]_0 [5]),
        .I4(\m_reg_reg[0]_0 ),
        .O(\a_reg_reg[6]_0 [0]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    m__0_carry__0_i_8__1
       (.I0(\a_reg_reg[7]_0 [3]),
        .I1(\a_reg_reg[7]_0 [4]),
        .I2(\m_reg_reg[4]_1 ),
        .I3(\a_reg_reg[7]_0 [5]),
        .I4(\m_reg_reg[0]_1 ),
        .O(\a_reg_reg[6]_1 [0]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    m__0_carry__0_i_8__2
       (.I0(\a_reg_reg[7]_0 [3]),
        .I1(\a_reg_reg[7]_0 [4]),
        .I2(\m_reg_reg[4]_2 ),
        .I3(\a_reg_reg[7]_0 [5]),
        .I4(\m_reg_reg[0]_2 ),
        .O(\a_reg_reg[6]_2 [0]));
  CARRY4 m__0_carry__1
       (.CI(m__0_carry__0_n_0),
        .CO(NLW_m__0_carry__1_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_m__0_carry__1_O_UNCONNECTED[3:1],m[9]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT4 #(
    .INIT(16'h7000)) 
    m__0_carry_i_1
       (.I0(\b_reg_reg[1]_0 ),
        .I1(\a_reg_reg[7]_0 [2]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(\a_reg_reg[7]_0 [3]),
        .O(m__0_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h7000)) 
    m__0_carry_i_1__15
       (.I0(\b_reg_reg[1]_0 ),
        .I1(Q[2]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(Q[3]),
        .O(\b_reg_reg[1]_1 [2]));
  LUT4 #(
    .INIT(16'h7000)) 
    m__0_carry_i_2
       (.I0(\b_reg_reg[1]_0 ),
        .I1(\a_reg_reg[7]_0 [1]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(\a_reg_reg[7]_0 [2]),
        .O(m__0_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h7000)) 
    m__0_carry_i_2__15
       (.I0(\b_reg_reg[1]_0 ),
        .I1(Q[1]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(Q[2]),
        .O(\b_reg_reg[1]_1 [1]));
  LUT4 #(
    .INIT(16'hF777)) 
    m__0_carry_i_3
       (.I0(\b_reg_reg[1]_0 ),
        .I1(\a_reg_reg[7]_0 [0]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(\a_reg_reg[7]_0 [1]),
        .O(m__0_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'hF777)) 
    m__0_carry_i_3__15
       (.I0(\b_reg_reg[1]_0 ),
        .I1(Q[0]),
        .I2(\b_reg_reg[0]_0 ),
        .I3(Q[1]),
        .O(\b_reg_reg[1]_1 [0]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    m__0_carry_i_4
       (.I0(\a_reg_reg[7]_0 [2]),
        .I1(\a_reg_reg[7]_0 [3]),
        .I2(\b_reg_reg[1]_0 ),
        .I3(\a_reg_reg[7]_0 [4]),
        .I4(\b_reg_reg[0]_0 ),
        .O(m__0_carry_i_4_n_0));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    m__0_carry_i_4__0
       (.I0(\a_reg_reg[7]_0 [2]),
        .I1(\a_reg_reg[7]_0 [3]),
        .I2(\m_reg_reg[4]_0 ),
        .I3(\a_reg_reg[7]_0 [4]),
        .I4(\m_reg_reg[0]_0 ),
        .O(\a_reg_reg[2]_0 [2]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    m__0_carry_i_4__1
       (.I0(\a_reg_reg[7]_0 [2]),
        .I1(\a_reg_reg[7]_0 [3]),
        .I2(\m_reg_reg[4]_1 ),
        .I3(\a_reg_reg[7]_0 [4]),
        .I4(\m_reg_reg[0]_1 ),
        .O(\a_reg_reg[2]_1 [2]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    m__0_carry_i_4__2
       (.I0(\a_reg_reg[7]_0 [2]),
        .I1(\a_reg_reg[7]_0 [3]),
        .I2(\m_reg_reg[4]_2 ),
        .I3(\a_reg_reg[7]_0 [4]),
        .I4(\m_reg_reg[0]_2 ),
        .O(\a_reg_reg[2]_2 [2]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    m__0_carry_i_5
       (.I0(\a_reg_reg[7]_0 [1]),
        .I1(\a_reg_reg[7]_0 [2]),
        .I2(\b_reg_reg[1]_0 ),
        .I3(\a_reg_reg[7]_0 [3]),
        .I4(\b_reg_reg[0]_0 ),
        .O(m__0_carry_i_5_n_0));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    m__0_carry_i_5__0
       (.I0(\a_reg_reg[7]_0 [1]),
        .I1(\a_reg_reg[7]_0 [2]),
        .I2(\m_reg_reg[4]_0 ),
        .I3(\a_reg_reg[7]_0 [3]),
        .I4(\m_reg_reg[0]_0 ),
        .O(\a_reg_reg[2]_0 [1]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    m__0_carry_i_5__1
       (.I0(\a_reg_reg[7]_0 [1]),
        .I1(\a_reg_reg[7]_0 [2]),
        .I2(\m_reg_reg[4]_1 ),
        .I3(\a_reg_reg[7]_0 [3]),
        .I4(\m_reg_reg[0]_1 ),
        .O(\a_reg_reg[2]_1 [1]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    m__0_carry_i_5__2
       (.I0(\a_reg_reg[7]_0 [1]),
        .I1(\a_reg_reg[7]_0 [2]),
        .I2(\m_reg_reg[4]_2 ),
        .I3(\a_reg_reg[7]_0 [3]),
        .I4(\m_reg_reg[0]_2 ),
        .O(\a_reg_reg[2]_2 [1]));
  LUT5 #(
    .INIT(32'h1FE06060)) 
    m__0_carry_i_6
       (.I0(\a_reg_reg[7]_0 [0]),
        .I1(\a_reg_reg[7]_0 [1]),
        .I2(\b_reg_reg[1]_0 ),
        .I3(\a_reg_reg[7]_0 [2]),
        .I4(\b_reg_reg[0]_0 ),
        .O(m__0_carry_i_6_n_0));
  LUT5 #(
    .INIT(32'h1FE06060)) 
    m__0_carry_i_6__0
       (.I0(\a_reg_reg[7]_0 [0]),
        .I1(\a_reg_reg[7]_0 [1]),
        .I2(\m_reg_reg[4]_0 ),
        .I3(\a_reg_reg[7]_0 [2]),
        .I4(\m_reg_reg[0]_0 ),
        .O(\a_reg_reg[2]_0 [0]));
  LUT5 #(
    .INIT(32'h1FE06060)) 
    m__0_carry_i_6__1
       (.I0(\a_reg_reg[7]_0 [0]),
        .I1(\a_reg_reg[7]_0 [1]),
        .I2(\m_reg_reg[4]_1 ),
        .I3(\a_reg_reg[7]_0 [2]),
        .I4(\m_reg_reg[0]_1 ),
        .O(\a_reg_reg[2]_1 [0]));
  LUT5 #(
    .INIT(32'h1FE06060)) 
    m__0_carry_i_6__2
       (.I0(\a_reg_reg[7]_0 [0]),
        .I1(\a_reg_reg[7]_0 [1]),
        .I2(\m_reg_reg[4]_2 ),
        .I3(\a_reg_reg[7]_0 [2]),
        .I4(\m_reg_reg[0]_2 ),
        .O(\a_reg_reg[2]_2 [0]));
  LUT4 #(
    .INIT(16'h7888)) 
    m__0_carry_i_7
       (.I0(\b_reg_reg[0]_0 ),
        .I1(\a_reg_reg[7]_0 [1]),
        .I2(\b_reg_reg[1]_0 ),
        .I3(\a_reg_reg[7]_0 [0]),
        .O(m__0_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    m__0_carry_i_7__15
       (.I0(\b_reg_reg[0]_0 ),
        .I1(Q[1]),
        .I2(\b_reg_reg[1]_0 ),
        .I3(Q[0]),
        .O(\b_reg_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[0]_i_1 
       (.I0(\a_reg_reg[7]_0 [0]),
        .I1(\b_reg_reg[0]_0 ),
        .O(\m_reg[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[0]_i_1__0 
       (.I0(\a_reg_reg[7]_0 [0]),
        .I1(\m_reg_reg[0]_0 ),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[0]_i_1__1 
       (.I0(\a_reg_reg[7]_0 [0]),
        .I1(\m_reg_reg[0]_1 ),
        .O(\a_reg_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_reg[0]_i_1__2 
       (.I0(\a_reg_reg[7]_0 [0]),
        .I1(\m_reg_reg[0]_2 ),
        .O(\a_reg_reg[0]_1 ));
  FDRE \m_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\m_reg[0]_i_1_n_0 ),
        .Q(m_reg[0]),
        .R(1'b0));
  FDRE \m_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m[1]),
        .Q(m_reg[1]),
        .R(1'b0));
  FDRE \m_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m[2]),
        .Q(m_reg[2]),
        .R(1'b0));
  FDRE \m_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m[3]),
        .Q(m_reg[3]),
        .R(1'b0));
  FDRE \m_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m[4]),
        .Q(m_reg[4]),
        .R(1'b0));
  FDRE \m_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m[5]),
        .Q(m_reg[5]),
        .R(1'b0));
  FDRE \m_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m[6]),
        .Q(m_reg[6]),
        .R(1'b0));
  FDRE \m_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m[7]),
        .Q(m_reg[7]),
        .R(1'b0));
  FDRE \m_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m[8]),
        .Q(m_reg[8]),
        .R(1'b0));
  FDRE \m_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m[9]),
        .Q(m_reg[9]),
        .R(1'b0));
  CARRY4 p_carry
       (.CI(1'b0),
        .CO({p_carry_n_0,p_carry_n_1,p_carry_n_2,p_carry_n_3}),
        .CYINIT(1'b0),
        .DI(m_reg[3:0]),
        .O(p[3:0]),
        .S({p_carry_i_1_n_0,p_carry_i_2_n_0,p_carry_i_3_n_0,p_carry_i_4_n_0}));
  CARRY4 p_carry__0
       (.CI(p_carry_n_0),
        .CO({p_carry__0_n_0,p_carry__0_n_1,p_carry__0_n_2,p_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(m_reg[7:4]),
        .O(p[7:4]),
        .S({p_carry__0_i_1_n_0,p_carry__0_i_2_n_0,p_carry__0_i_3_n_0,p_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_1
       (.I0(m_reg[7]),
        .I1(C[6]),
        .O(p_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_2
       (.I0(m_reg[6]),
        .I1(C[5]),
        .O(p_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_3
       (.I0(m_reg[5]),
        .I1(C[4]),
        .O(p_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_4
       (.I0(m_reg[4]),
        .I1(C[3]),
        .O(p_carry__0_i_4_n_0));
  CARRY4 p_carry__1
       (.CI(p_carry__0_n_0),
        .CO({NLW_p_carry__1_CO_UNCONNECTED[3:2],p_carry__1_n_2,p_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,CO,m_reg[8]}),
        .O({NLW_p_carry__1_O_UNCONNECTED[3],p[10:8]}),
        .S({1'b0,1'b1,p_carry__1_i_2_n_0,p_carry__1_i_3_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    p_carry__1_i_2
       (.I0(m_reg[9]),
        .I1(CO),
        .O(p_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__1_i_3
       (.I0(m_reg[8]),
        .I1(C[7]),
        .O(p_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry_i_1
       (.I0(m_reg[3]),
        .I1(C[2]),
        .O(p_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry_i_2
       (.I0(m_reg[2]),
        .I1(C[1]),
        .O(p_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry_i_3
       (.I0(m_reg[1]),
        .I1(C[0]),
        .O(p_carry_i_3_n_0));
  LUT3 #(
    .INIT(8'h6A)) 
    p_carry_i_4
       (.I0(m_reg[0]),
        .I1(\p_reg_reg[3]_0 ),
        .I2(input_1_val_read_reg_947_pp0_iter1_reg_0[0]),
        .O(p_carry_i_4_n_0));
  FDRE \p_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p[0]),
        .Q(\p_reg_reg[10]_0 [0]),
        .R(1'b0));
  FDRE \p_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p[10]),
        .Q(\p_reg_reg[10]_0 [10]),
        .R(1'b0));
  FDRE \p_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p[1]),
        .Q(\p_reg_reg[10]_0 [1]),
        .R(1'b0));
  FDRE \p_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p[2]),
        .Q(\p_reg_reg[10]_0 [2]),
        .R(1'b0));
  FDRE \p_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p[3]),
        .Q(\p_reg_reg[10]_0 [3]),
        .R(1'b0));
  FDRE \p_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p[4]),
        .Q(\p_reg_reg[10]_0 [4]),
        .R(1'b0));
  FDRE \p_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p[5]),
        .Q(\p_reg_reg[10]_0 [5]),
        .R(1'b0));
  FDRE \p_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p[6]),
        .Q(\p_reg_reg[10]_0 [6]),
        .R(1'b0));
  FDRE \p_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p[7]),
        .Q(\p_reg_reg[10]_0 [7]),
        .R(1'b0));
  FDRE \p_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p[8]),
        .Q(\p_reg_reg[10]_0 [8]),
        .R(1'b0));
  FDRE \p_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p[9]),
        .Q(\p_reg_reg[10]_0 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    tmp_product__0_carry__0_i_1
       (.I0(\p_reg_reg[3]_0 ),
        .I1(input_1_val_read_reg_947_pp0_iter1_reg_0[5]),
        .I2(tmp_product__0_carry__0),
        .I3(input_1_val_read_reg_947_pp0_iter1_reg_0[4]),
        .O(\W1_1_0_int_reg_reg[0] [3]));
  LUT4 #(
    .INIT(16'h7FFF)) 
    tmp_product__0_carry__0_i_1__15
       (.I0(\p_reg_reg[3]_0 ),
        .I1(input_1_val_read_reg_947_pp0_iter1_reg[4]),
        .I2(tmp_product__0_carry__0),
        .I3(input_1_val_read_reg_947_pp0_iter1_reg[3]),
        .O(DI[2]));
  LUT4 #(
    .INIT(16'h8777)) 
    tmp_product__0_carry__0_i_2
       (.I0(input_1_val_read_reg_947_pp0_iter1_reg_0[4]),
        .I1(tmp_product__0_carry__0),
        .I2(input_1_val_read_reg_947_pp0_iter1_reg_0[5]),
        .I3(\p_reg_reg[3]_0 ),
        .O(\W1_1_0_int_reg_reg[0] [2]));
  LUT4 #(
    .INIT(16'h7000)) 
    tmp_product__0_carry__0_i_3
       (.I0(tmp_product__0_carry__0),
        .I1(input_1_val_read_reg_947_pp0_iter1_reg_0[2]),
        .I2(\p_reg_reg[3]_0 ),
        .I3(input_1_val_read_reg_947_pp0_iter1_reg_0[3]),
        .O(\W1_1_0_int_reg_reg[0] [1]));
  LUT4 #(
    .INIT(16'h7000)) 
    tmp_product__0_carry__0_i_3__15
       (.I0(tmp_product__0_carry__0),
        .I1(input_1_val_read_reg_947_pp0_iter1_reg[1]),
        .I2(\p_reg_reg[3]_0 ),
        .I3(input_1_val_read_reg_947_pp0_iter1_reg[2]),
        .O(DI[1]));
  LUT4 #(
    .INIT(16'h7000)) 
    tmp_product__0_carry__0_i_4
       (.I0(tmp_product__0_carry__0),
        .I1(input_1_val_read_reg_947_pp0_iter1_reg_0[1]),
        .I2(\p_reg_reg[3]_0 ),
        .I3(input_1_val_read_reg_947_pp0_iter1_reg_0[2]),
        .O(\W1_1_0_int_reg_reg[0] [0]));
  LUT4 #(
    .INIT(16'h7000)) 
    tmp_product__0_carry__0_i_4__15
       (.I0(tmp_product__0_carry__0),
        .I1(input_1_val_read_reg_947_pp0_iter1_reg[0]),
        .I2(\p_reg_reg[3]_0 ),
        .I3(input_1_val_read_reg_947_pp0_iter1_reg[1]),
        .O(DI[0]));
  LUT4 #(
    .INIT(16'h8FFF)) 
    tmp_product__0_carry__0_i_5
       (.I0(input_1_val_read_reg_947_pp0_iter1_reg_0[4]),
        .I1(\p_reg_reg[3]_0 ),
        .I2(tmp_product__0_carry__0),
        .I3(input_1_val_read_reg_947_pp0_iter1_reg_0[5]),
        .O(S[3]));
  LUT5 #(
    .INIT(32'h93539F9F)) 
    tmp_product__0_carry__0_i_6
       (.I0(input_1_val_read_reg_947_pp0_iter1_reg_0[5]),
        .I1(input_1_val_read_reg_947_pp0_iter1_reg_0[4]),
        .I2(\p_reg_reg[3]_0 ),
        .I3(input_1_val_read_reg_947_pp0_iter1_reg_0[3]),
        .I4(tmp_product__0_carry__0),
        .O(S[2]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    tmp_product__0_carry__0_i_7
       (.I0(input_1_val_read_reg_947_pp0_iter1_reg_0[2]),
        .I1(input_1_val_read_reg_947_pp0_iter1_reg_0[3]),
        .I2(tmp_product__0_carry__0),
        .I3(input_1_val_read_reg_947_pp0_iter1_reg_0[4]),
        .I4(\p_reg_reg[3]_0 ),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    tmp_product__0_carry__0_i_8
       (.I0(input_1_val_read_reg_947_pp0_iter1_reg_0[1]),
        .I1(input_1_val_read_reg_947_pp0_iter1_reg_0[2]),
        .I2(tmp_product__0_carry__0),
        .I3(input_1_val_read_reg_947_pp0_iter1_reg_0[3]),
        .I4(\p_reg_reg[3]_0 ),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0" *) 
module bd_0_hls_inst_0_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_94
   (\input_4_val_read_reg_937_pp0_iter1_reg_reg[6] ,
    \input_4_val_read_reg_937_pp0_iter1_reg_reg[6]_0 ,
    Q,
    CO,
    \m_reg_reg[4]_0 ,
    S,
    DI,
    \m_reg_reg[8]_0 ,
    O,
    \p_reg_reg[10]_0 ,
    tmp_product__0_carry__0,
    W1_4_3_int_reg,
    tmp_product__0_carry__0_0,
    \p_reg_reg[3]_0 ,
    tmp_product__0_carry__0_1,
    tmp_product__0_carry__0_2,
    tmp_product__0_carry__0_3,
    ap_clk,
    D);
  output [0:0]\input_4_val_read_reg_937_pp0_iter1_reg_reg[6] ;
  output [3:0]\input_4_val_read_reg_937_pp0_iter1_reg_reg[6]_0 ;
  output [10:0]Q;
  input [0:0]CO;
  input [2:0]\m_reg_reg[4]_0 ;
  input [3:0]S;
  input [3:0]DI;
  input [3:0]\m_reg_reg[8]_0 ;
  input [3:0]O;
  input [3:0]\p_reg_reg[10]_0 ;
  input tmp_product__0_carry__0;
  input [1:0]W1_4_3_int_reg;
  input tmp_product__0_carry__0_0;
  input \p_reg_reg[3]_0 ;
  input tmp_product__0_carry__0_1;
  input tmp_product__0_carry__0_2;
  input tmp_product__0_carry__0_3;
  input ap_clk;
  input [0:0]D;

  wire [0:0]CO;
  wire [0:0]D;
  wire [3:0]DI;
  wire [3:0]O;
  wire [10:0]Q;
  wire [3:0]S;
  wire [1:0]W1_4_3_int_reg;
  wire ap_clk;
  wire [0:0]\input_4_val_read_reg_937_pp0_iter1_reg_reg[6] ;
  wire [3:0]\input_4_val_read_reg_937_pp0_iter1_reg_reg[6]_0 ;
  wire m__0_carry__0_n_0;
  wire m__0_carry__0_n_1;
  wire m__0_carry__0_n_2;
  wire m__0_carry__0_n_3;
  wire m__0_carry__0_n_4;
  wire m__0_carry__0_n_5;
  wire m__0_carry__0_n_6;
  wire m__0_carry__0_n_7;
  wire m__0_carry__1_n_7;
  wire m__0_carry_n_0;
  wire m__0_carry_n_1;
  wire m__0_carry_n_2;
  wire m__0_carry_n_3;
  wire m__0_carry_n_4;
  wire m__0_carry_n_5;
  wire m__0_carry_n_6;
  wire m__0_carry_n_7;
  wire [2:0]\m_reg_reg[4]_0 ;
  wire [3:0]\m_reg_reg[8]_0 ;
  wire \m_reg_reg_n_0_[0] ;
  wire \m_reg_reg_n_0_[1] ;
  wire \m_reg_reg_n_0_[2] ;
  wire \m_reg_reg_n_0_[3] ;
  wire \m_reg_reg_n_0_[4] ;
  wire \m_reg_reg_n_0_[5] ;
  wire \m_reg_reg_n_0_[6] ;
  wire \m_reg_reg_n_0_[7] ;
  wire \m_reg_reg_n_0_[8] ;
  wire \m_reg_reg_n_0_[9] ;
  wire p_carry__0_i_1__26_n_0;
  wire p_carry__0_i_2__26_n_0;
  wire p_carry__0_i_3__26_n_0;
  wire p_carry__0_i_4__26_n_0;
  wire p_carry__0_n_0;
  wire p_carry__0_n_1;
  wire p_carry__0_n_2;
  wire p_carry__0_n_3;
  wire p_carry__0_n_4;
  wire p_carry__0_n_5;
  wire p_carry__0_n_6;
  wire p_carry__0_n_7;
  wire p_carry__1_i_2__26_n_0;
  wire p_carry__1_i_3__26_n_0;
  wire p_carry__1_n_2;
  wire p_carry__1_n_3;
  wire p_carry__1_n_5;
  wire p_carry__1_n_6;
  wire p_carry__1_n_7;
  wire p_carry_i_1__26_n_0;
  wire p_carry_i_2__26_n_0;
  wire p_carry_i_3__26_n_0;
  wire p_carry_i_4__26_n_0;
  wire p_carry_n_0;
  wire p_carry_n_1;
  wire p_carry_n_2;
  wire p_carry_n_3;
  wire p_carry_n_4;
  wire p_carry_n_5;
  wire p_carry_n_6;
  wire p_carry_n_7;
  wire [3:0]\p_reg_reg[10]_0 ;
  wire \p_reg_reg[3]_0 ;
  wire tmp_product__0_carry__0;
  wire tmp_product__0_carry__0_0;
  wire tmp_product__0_carry__0_1;
  wire tmp_product__0_carry__0_2;
  wire tmp_product__0_carry__0_3;
  wire [3:0]NLW_m__0_carry__1_CO_UNCONNECTED;
  wire [3:1]NLW_m__0_carry__1_O_UNCONNECTED;
  wire [3:2]NLW_p_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_p_carry__1_O_UNCONNECTED;

  CARRY4 m__0_carry
       (.CI(1'b0),
        .CO({m__0_carry_n_0,m__0_carry_n_1,m__0_carry_n_2,m__0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({\m_reg_reg[4]_0 ,1'b0}),
        .O({m__0_carry_n_4,m__0_carry_n_5,m__0_carry_n_6,m__0_carry_n_7}),
        .S(S));
  CARRY4 m__0_carry__0
       (.CI(m__0_carry_n_0),
        .CO({m__0_carry__0_n_0,m__0_carry__0_n_1,m__0_carry__0_n_2,m__0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(DI),
        .O({m__0_carry__0_n_4,m__0_carry__0_n_5,m__0_carry__0_n_6,m__0_carry__0_n_7}),
        .S(\m_reg_reg[8]_0 ));
  CARRY4 m__0_carry__1
       (.CI(m__0_carry__0_n_0),
        .CO(NLW_m__0_carry__1_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_m__0_carry__1_O_UNCONNECTED[3:1],m__0_carry__1_n_7}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \m_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D),
        .Q(\m_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \m_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry_n_7),
        .Q(\m_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \m_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry_n_6),
        .Q(\m_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \m_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry_n_5),
        .Q(\m_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \m_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry_n_4),
        .Q(\m_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \m_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry__0_n_7),
        .Q(\m_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \m_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry__0_n_6),
        .Q(\m_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \m_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry__0_n_5),
        .Q(\m_reg_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \m_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry__0_n_4),
        .Q(\m_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \m_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry__1_n_7),
        .Q(\m_reg_reg_n_0_[9] ),
        .R(1'b0));
  CARRY4 p_carry
       (.CI(1'b0),
        .CO({p_carry_n_0,p_carry_n_1,p_carry_n_2,p_carry_n_3}),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[3] ,\m_reg_reg_n_0_[2] ,\m_reg_reg_n_0_[1] ,\m_reg_reg_n_0_[0] }),
        .O({p_carry_n_4,p_carry_n_5,p_carry_n_6,p_carry_n_7}),
        .S({p_carry_i_1__26_n_0,p_carry_i_2__26_n_0,p_carry_i_3__26_n_0,p_carry_i_4__26_n_0}));
  CARRY4 p_carry__0
       (.CI(p_carry_n_0),
        .CO({p_carry__0_n_0,p_carry__0_n_1,p_carry__0_n_2,p_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[7] ,\m_reg_reg_n_0_[6] ,\m_reg_reg_n_0_[5] ,\m_reg_reg_n_0_[4] }),
        .O({p_carry__0_n_4,p_carry__0_n_5,p_carry__0_n_6,p_carry__0_n_7}),
        .S({p_carry__0_i_1__26_n_0,p_carry__0_i_2__26_n_0,p_carry__0_i_3__26_n_0,p_carry__0_i_4__26_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_1__26
       (.I0(\m_reg_reg_n_0_[7] ),
        .I1(\p_reg_reg[10]_0 [2]),
        .O(p_carry__0_i_1__26_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_2__26
       (.I0(\m_reg_reg_n_0_[6] ),
        .I1(\p_reg_reg[10]_0 [1]),
        .O(p_carry__0_i_2__26_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_3__26
       (.I0(\m_reg_reg_n_0_[5] ),
        .I1(\p_reg_reg[10]_0 [0]),
        .O(p_carry__0_i_3__26_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_4__26
       (.I0(\m_reg_reg_n_0_[4] ),
        .I1(O[3]),
        .O(p_carry__0_i_4__26_n_0));
  CARRY4 p_carry__1
       (.CI(p_carry__0_n_0),
        .CO({NLW_p_carry__1_CO_UNCONNECTED[3:2],p_carry__1_n_2,p_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,CO,\m_reg_reg_n_0_[8] }),
        .O({NLW_p_carry__1_O_UNCONNECTED[3],p_carry__1_n_5,p_carry__1_n_6,p_carry__1_n_7}),
        .S({1'b0,1'b1,p_carry__1_i_2__26_n_0,p_carry__1_i_3__26_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    p_carry__1_i_2__26
       (.I0(\m_reg_reg_n_0_[9] ),
        .I1(CO),
        .O(p_carry__1_i_2__26_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__1_i_3__26
       (.I0(\m_reg_reg_n_0_[8] ),
        .I1(\p_reg_reg[10]_0 [3]),
        .O(p_carry__1_i_3__26_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry_i_1__26
       (.I0(\m_reg_reg_n_0_[3] ),
        .I1(O[2]),
        .O(p_carry_i_1__26_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry_i_2__26
       (.I0(\m_reg_reg_n_0_[2] ),
        .I1(O[1]),
        .O(p_carry_i_2__26_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry_i_3__26
       (.I0(\m_reg_reg_n_0_[1] ),
        .I1(O[0]),
        .O(p_carry_i_3__26_n_0));
  LUT3 #(
    .INIT(8'h6A)) 
    p_carry_i_4__26
       (.I0(\m_reg_reg_n_0_[0] ),
        .I1(W1_4_3_int_reg[0]),
        .I2(\p_reg_reg[3]_0 ),
        .O(p_carry_i_4__26_n_0));
  FDRE \p_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry_n_7),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \p_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__1_n_5),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \p_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry_n_6),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \p_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry_n_5),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \p_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry_n_4),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \p_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__0_n_7),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \p_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__0_n_6),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \p_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__0_n_5),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \p_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__0_n_4),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \p_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__1_n_7),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \p_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__1_n_6),
        .Q(Q[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8777)) 
    tmp_product__0_carry__0_i_2__26
       (.I0(tmp_product__0_carry__0),
        .I1(W1_4_3_int_reg[1]),
        .I2(tmp_product__0_carry__0_0),
        .I3(W1_4_3_int_reg[0]),
        .O(\input_4_val_read_reg_937_pp0_iter1_reg_reg[6] ));
  LUT4 #(
    .INIT(16'h8FFF)) 
    tmp_product__0_carry__0_i_5__26
       (.I0(tmp_product__0_carry__0),
        .I1(W1_4_3_int_reg[0]),
        .I2(W1_4_3_int_reg[1]),
        .I3(tmp_product__0_carry__0_0),
        .O(\input_4_val_read_reg_937_pp0_iter1_reg_reg[6]_0 [3]));
  LUT5 #(
    .INIT(32'h93539F9F)) 
    tmp_product__0_carry__0_i_6__26
       (.I0(tmp_product__0_carry__0_0),
        .I1(tmp_product__0_carry__0),
        .I2(W1_4_3_int_reg[0]),
        .I3(tmp_product__0_carry__0_3),
        .I4(W1_4_3_int_reg[1]),
        .O(\input_4_val_read_reg_937_pp0_iter1_reg_reg[6]_0 [2]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    tmp_product__0_carry__0_i_7__26
       (.I0(tmp_product__0_carry__0_2),
        .I1(tmp_product__0_carry__0_3),
        .I2(W1_4_3_int_reg[1]),
        .I3(tmp_product__0_carry__0),
        .I4(W1_4_3_int_reg[0]),
        .O(\input_4_val_read_reg_937_pp0_iter1_reg_reg[6]_0 [1]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    tmp_product__0_carry__0_i_8__26
       (.I0(tmp_product__0_carry__0_1),
        .I1(tmp_product__0_carry__0_2),
        .I2(W1_4_3_int_reg[1]),
        .I3(tmp_product__0_carry__0_3),
        .I4(W1_4_3_int_reg[0]),
        .O(\input_4_val_read_reg_937_pp0_iter1_reg_reg[6]_0 [0]));
endmodule

(* ORIG_REF_NAME = "train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0" *) 
module bd_0_hls_inst_0_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_95
   (\input_2_val_read_reg_942_pp0_iter1_reg_reg[6] ,
    \input_2_val_read_reg_942_pp0_iter1_reg_reg[6]_0 ,
    Q,
    CO,
    \m_reg_reg[4]_0 ,
    S,
    DI,
    \m_reg_reg[8]_0 ,
    O,
    \p_reg_reg[10]_0 ,
    tmp_product__0_carry__0,
    W1_2_3_int_reg,
    tmp_product__0_carry__0_0,
    \p_reg_reg[3]_0 ,
    tmp_product__0_carry__0_1,
    tmp_product__0_carry__0_2,
    tmp_product__0_carry__0_3,
    ap_clk,
    D);
  output [0:0]\input_2_val_read_reg_942_pp0_iter1_reg_reg[6] ;
  output [3:0]\input_2_val_read_reg_942_pp0_iter1_reg_reg[6]_0 ;
  output [10:0]Q;
  input [0:0]CO;
  input [2:0]\m_reg_reg[4]_0 ;
  input [3:0]S;
  input [3:0]DI;
  input [3:0]\m_reg_reg[8]_0 ;
  input [3:0]O;
  input [3:0]\p_reg_reg[10]_0 ;
  input tmp_product__0_carry__0;
  input [1:0]W1_2_3_int_reg;
  input tmp_product__0_carry__0_0;
  input \p_reg_reg[3]_0 ;
  input tmp_product__0_carry__0_1;
  input tmp_product__0_carry__0_2;
  input tmp_product__0_carry__0_3;
  input ap_clk;
  input [0:0]D;

  wire [0:0]CO;
  wire [0:0]D;
  wire [3:0]DI;
  wire [3:0]O;
  wire [10:0]Q;
  wire [3:0]S;
  wire [1:0]W1_2_3_int_reg;
  wire ap_clk;
  wire [0:0]\input_2_val_read_reg_942_pp0_iter1_reg_reg[6] ;
  wire [3:0]\input_2_val_read_reg_942_pp0_iter1_reg_reg[6]_0 ;
  wire m__0_carry__0_n_0;
  wire m__0_carry__0_n_1;
  wire m__0_carry__0_n_2;
  wire m__0_carry__0_n_3;
  wire m__0_carry__0_n_4;
  wire m__0_carry__0_n_5;
  wire m__0_carry__0_n_6;
  wire m__0_carry__0_n_7;
  wire m__0_carry__1_n_7;
  wire m__0_carry_n_0;
  wire m__0_carry_n_1;
  wire m__0_carry_n_2;
  wire m__0_carry_n_3;
  wire m__0_carry_n_4;
  wire m__0_carry_n_5;
  wire m__0_carry_n_6;
  wire m__0_carry_n_7;
  wire [2:0]\m_reg_reg[4]_0 ;
  wire [3:0]\m_reg_reg[8]_0 ;
  wire \m_reg_reg_n_0_[0] ;
  wire \m_reg_reg_n_0_[1] ;
  wire \m_reg_reg_n_0_[2] ;
  wire \m_reg_reg_n_0_[3] ;
  wire \m_reg_reg_n_0_[4] ;
  wire \m_reg_reg_n_0_[5] ;
  wire \m_reg_reg_n_0_[6] ;
  wire \m_reg_reg_n_0_[7] ;
  wire \m_reg_reg_n_0_[8] ;
  wire \m_reg_reg_n_0_[9] ;
  wire p_carry__0_i_1__22_n_0;
  wire p_carry__0_i_2__22_n_0;
  wire p_carry__0_i_3__22_n_0;
  wire p_carry__0_i_4__22_n_0;
  wire p_carry__0_n_0;
  wire p_carry__0_n_1;
  wire p_carry__0_n_2;
  wire p_carry__0_n_3;
  wire p_carry__0_n_4;
  wire p_carry__0_n_5;
  wire p_carry__0_n_6;
  wire p_carry__0_n_7;
  wire p_carry__1_i_2__22_n_0;
  wire p_carry__1_i_3__22_n_0;
  wire p_carry__1_n_2;
  wire p_carry__1_n_3;
  wire p_carry__1_n_5;
  wire p_carry__1_n_6;
  wire p_carry__1_n_7;
  wire p_carry_i_1__22_n_0;
  wire p_carry_i_2__22_n_0;
  wire p_carry_i_3__22_n_0;
  wire p_carry_i_4__22_n_0;
  wire p_carry_n_0;
  wire p_carry_n_1;
  wire p_carry_n_2;
  wire p_carry_n_3;
  wire p_carry_n_4;
  wire p_carry_n_5;
  wire p_carry_n_6;
  wire p_carry_n_7;
  wire [3:0]\p_reg_reg[10]_0 ;
  wire \p_reg_reg[3]_0 ;
  wire tmp_product__0_carry__0;
  wire tmp_product__0_carry__0_0;
  wire tmp_product__0_carry__0_1;
  wire tmp_product__0_carry__0_2;
  wire tmp_product__0_carry__0_3;
  wire [3:0]NLW_m__0_carry__1_CO_UNCONNECTED;
  wire [3:1]NLW_m__0_carry__1_O_UNCONNECTED;
  wire [3:2]NLW_p_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_p_carry__1_O_UNCONNECTED;

  CARRY4 m__0_carry
       (.CI(1'b0),
        .CO({m__0_carry_n_0,m__0_carry_n_1,m__0_carry_n_2,m__0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({\m_reg_reg[4]_0 ,1'b0}),
        .O({m__0_carry_n_4,m__0_carry_n_5,m__0_carry_n_6,m__0_carry_n_7}),
        .S(S));
  CARRY4 m__0_carry__0
       (.CI(m__0_carry_n_0),
        .CO({m__0_carry__0_n_0,m__0_carry__0_n_1,m__0_carry__0_n_2,m__0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(DI),
        .O({m__0_carry__0_n_4,m__0_carry__0_n_5,m__0_carry__0_n_6,m__0_carry__0_n_7}),
        .S(\m_reg_reg[8]_0 ));
  CARRY4 m__0_carry__1
       (.CI(m__0_carry__0_n_0),
        .CO(NLW_m__0_carry__1_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_m__0_carry__1_O_UNCONNECTED[3:1],m__0_carry__1_n_7}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \m_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D),
        .Q(\m_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \m_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry_n_7),
        .Q(\m_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \m_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry_n_6),
        .Q(\m_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \m_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry_n_5),
        .Q(\m_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \m_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry_n_4),
        .Q(\m_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \m_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry__0_n_7),
        .Q(\m_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \m_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry__0_n_6),
        .Q(\m_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \m_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry__0_n_5),
        .Q(\m_reg_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \m_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry__0_n_4),
        .Q(\m_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \m_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry__1_n_7),
        .Q(\m_reg_reg_n_0_[9] ),
        .R(1'b0));
  CARRY4 p_carry
       (.CI(1'b0),
        .CO({p_carry_n_0,p_carry_n_1,p_carry_n_2,p_carry_n_3}),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[3] ,\m_reg_reg_n_0_[2] ,\m_reg_reg_n_0_[1] ,\m_reg_reg_n_0_[0] }),
        .O({p_carry_n_4,p_carry_n_5,p_carry_n_6,p_carry_n_7}),
        .S({p_carry_i_1__22_n_0,p_carry_i_2__22_n_0,p_carry_i_3__22_n_0,p_carry_i_4__22_n_0}));
  CARRY4 p_carry__0
       (.CI(p_carry_n_0),
        .CO({p_carry__0_n_0,p_carry__0_n_1,p_carry__0_n_2,p_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[7] ,\m_reg_reg_n_0_[6] ,\m_reg_reg_n_0_[5] ,\m_reg_reg_n_0_[4] }),
        .O({p_carry__0_n_4,p_carry__0_n_5,p_carry__0_n_6,p_carry__0_n_7}),
        .S({p_carry__0_i_1__22_n_0,p_carry__0_i_2__22_n_0,p_carry__0_i_3__22_n_0,p_carry__0_i_4__22_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_1__22
       (.I0(\m_reg_reg_n_0_[7] ),
        .I1(\p_reg_reg[10]_0 [2]),
        .O(p_carry__0_i_1__22_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_2__22
       (.I0(\m_reg_reg_n_0_[6] ),
        .I1(\p_reg_reg[10]_0 [1]),
        .O(p_carry__0_i_2__22_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_3__22
       (.I0(\m_reg_reg_n_0_[5] ),
        .I1(\p_reg_reg[10]_0 [0]),
        .O(p_carry__0_i_3__22_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_4__22
       (.I0(\m_reg_reg_n_0_[4] ),
        .I1(O[3]),
        .O(p_carry__0_i_4__22_n_0));
  CARRY4 p_carry__1
       (.CI(p_carry__0_n_0),
        .CO({NLW_p_carry__1_CO_UNCONNECTED[3:2],p_carry__1_n_2,p_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,CO,\m_reg_reg_n_0_[8] }),
        .O({NLW_p_carry__1_O_UNCONNECTED[3],p_carry__1_n_5,p_carry__1_n_6,p_carry__1_n_7}),
        .S({1'b0,1'b1,p_carry__1_i_2__22_n_0,p_carry__1_i_3__22_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    p_carry__1_i_2__22
       (.I0(\m_reg_reg_n_0_[9] ),
        .I1(CO),
        .O(p_carry__1_i_2__22_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__1_i_3__22
       (.I0(\m_reg_reg_n_0_[8] ),
        .I1(\p_reg_reg[10]_0 [3]),
        .O(p_carry__1_i_3__22_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry_i_1__22
       (.I0(\m_reg_reg_n_0_[3] ),
        .I1(O[2]),
        .O(p_carry_i_1__22_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry_i_2__22
       (.I0(\m_reg_reg_n_0_[2] ),
        .I1(O[1]),
        .O(p_carry_i_2__22_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry_i_3__22
       (.I0(\m_reg_reg_n_0_[1] ),
        .I1(O[0]),
        .O(p_carry_i_3__22_n_0));
  LUT3 #(
    .INIT(8'h6A)) 
    p_carry_i_4__22
       (.I0(\m_reg_reg_n_0_[0] ),
        .I1(W1_2_3_int_reg[0]),
        .I2(\p_reg_reg[3]_0 ),
        .O(p_carry_i_4__22_n_0));
  FDRE \p_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry_n_7),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \p_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__1_n_5),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \p_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry_n_6),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \p_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry_n_5),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \p_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry_n_4),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \p_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__0_n_7),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \p_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__0_n_6),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \p_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__0_n_5),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \p_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__0_n_4),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \p_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__1_n_7),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \p_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__1_n_6),
        .Q(Q[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8777)) 
    tmp_product__0_carry__0_i_2__22
       (.I0(tmp_product__0_carry__0),
        .I1(W1_2_3_int_reg[1]),
        .I2(tmp_product__0_carry__0_0),
        .I3(W1_2_3_int_reg[0]),
        .O(\input_2_val_read_reg_942_pp0_iter1_reg_reg[6] ));
  LUT4 #(
    .INIT(16'h8FFF)) 
    tmp_product__0_carry__0_i_5__22
       (.I0(tmp_product__0_carry__0),
        .I1(W1_2_3_int_reg[0]),
        .I2(W1_2_3_int_reg[1]),
        .I3(tmp_product__0_carry__0_0),
        .O(\input_2_val_read_reg_942_pp0_iter1_reg_reg[6]_0 [3]));
  LUT5 #(
    .INIT(32'h93539F9F)) 
    tmp_product__0_carry__0_i_6__22
       (.I0(tmp_product__0_carry__0_0),
        .I1(tmp_product__0_carry__0),
        .I2(W1_2_3_int_reg[0]),
        .I3(tmp_product__0_carry__0_3),
        .I4(W1_2_3_int_reg[1]),
        .O(\input_2_val_read_reg_942_pp0_iter1_reg_reg[6]_0 [2]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    tmp_product__0_carry__0_i_7__22
       (.I0(tmp_product__0_carry__0_2),
        .I1(tmp_product__0_carry__0_3),
        .I2(W1_2_3_int_reg[1]),
        .I3(tmp_product__0_carry__0),
        .I4(W1_2_3_int_reg[0]),
        .O(\input_2_val_read_reg_942_pp0_iter1_reg_reg[6]_0 [1]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    tmp_product__0_carry__0_i_8__22
       (.I0(tmp_product__0_carry__0_1),
        .I1(tmp_product__0_carry__0_2),
        .I2(W1_2_3_int_reg[1]),
        .I3(tmp_product__0_carry__0_3),
        .I4(W1_2_3_int_reg[0]),
        .O(\input_2_val_read_reg_942_pp0_iter1_reg_reg[6]_0 [0]));
endmodule

(* ORIG_REF_NAME = "train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0" *) 
module bd_0_hls_inst_0_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_96
   (\input_1_val_read_reg_947_pp0_iter1_reg_reg[6] ,
    \input_1_val_read_reg_947_pp0_iter1_reg_reg[6]_0 ,
    Q,
    CO,
    \m_reg_reg[4]_0 ,
    S,
    DI,
    \m_reg_reg[8]_0 ,
    O,
    \p_reg_reg[10]_0 ,
    tmp_product__0_carry__0,
    W1_1_3_int_reg,
    tmp_product__0_carry__0_0,
    \p_reg_reg[3]_0 ,
    tmp_product__0_carry__0_1,
    tmp_product__0_carry__0_2,
    tmp_product__0_carry__0_3,
    ap_clk,
    D);
  output [0:0]\input_1_val_read_reg_947_pp0_iter1_reg_reg[6] ;
  output [3:0]\input_1_val_read_reg_947_pp0_iter1_reg_reg[6]_0 ;
  output [10:0]Q;
  input [0:0]CO;
  input [2:0]\m_reg_reg[4]_0 ;
  input [3:0]S;
  input [3:0]DI;
  input [3:0]\m_reg_reg[8]_0 ;
  input [3:0]O;
  input [3:0]\p_reg_reg[10]_0 ;
  input tmp_product__0_carry__0;
  input [1:0]W1_1_3_int_reg;
  input tmp_product__0_carry__0_0;
  input \p_reg_reg[3]_0 ;
  input tmp_product__0_carry__0_1;
  input tmp_product__0_carry__0_2;
  input tmp_product__0_carry__0_3;
  input ap_clk;
  input [0:0]D;

  wire [0:0]CO;
  wire [0:0]D;
  wire [3:0]DI;
  wire [3:0]O;
  wire [10:0]Q;
  wire [3:0]S;
  wire [1:0]W1_1_3_int_reg;
  wire ap_clk;
  wire [0:0]\input_1_val_read_reg_947_pp0_iter1_reg_reg[6] ;
  wire [3:0]\input_1_val_read_reg_947_pp0_iter1_reg_reg[6]_0 ;
  wire m__0_carry__0_n_0;
  wire m__0_carry__0_n_1;
  wire m__0_carry__0_n_2;
  wire m__0_carry__0_n_3;
  wire m__0_carry__0_n_4;
  wire m__0_carry__0_n_5;
  wire m__0_carry__0_n_6;
  wire m__0_carry__0_n_7;
  wire m__0_carry__1_n_7;
  wire m__0_carry_n_0;
  wire m__0_carry_n_1;
  wire m__0_carry_n_2;
  wire m__0_carry_n_3;
  wire m__0_carry_n_4;
  wire m__0_carry_n_5;
  wire m__0_carry_n_6;
  wire m__0_carry_n_7;
  wire [2:0]\m_reg_reg[4]_0 ;
  wire [3:0]\m_reg_reg[8]_0 ;
  wire \m_reg_reg_n_0_[0] ;
  wire \m_reg_reg_n_0_[1] ;
  wire \m_reg_reg_n_0_[2] ;
  wire \m_reg_reg_n_0_[3] ;
  wire \m_reg_reg_n_0_[4] ;
  wire \m_reg_reg_n_0_[5] ;
  wire \m_reg_reg_n_0_[6] ;
  wire \m_reg_reg_n_0_[7] ;
  wire \m_reg_reg_n_0_[8] ;
  wire \m_reg_reg_n_0_[9] ;
  wire p_carry__0_i_1__18_n_0;
  wire p_carry__0_i_2__18_n_0;
  wire p_carry__0_i_3__18_n_0;
  wire p_carry__0_i_4__18_n_0;
  wire p_carry__0_n_0;
  wire p_carry__0_n_1;
  wire p_carry__0_n_2;
  wire p_carry__0_n_3;
  wire p_carry__0_n_4;
  wire p_carry__0_n_5;
  wire p_carry__0_n_6;
  wire p_carry__0_n_7;
  wire p_carry__1_i_2__18_n_0;
  wire p_carry__1_i_3__18_n_0;
  wire p_carry__1_n_2;
  wire p_carry__1_n_3;
  wire p_carry__1_n_5;
  wire p_carry__1_n_6;
  wire p_carry__1_n_7;
  wire p_carry_i_1__18_n_0;
  wire p_carry_i_2__18_n_0;
  wire p_carry_i_3__18_n_0;
  wire p_carry_i_4__18_n_0;
  wire p_carry_n_0;
  wire p_carry_n_1;
  wire p_carry_n_2;
  wire p_carry_n_3;
  wire p_carry_n_4;
  wire p_carry_n_5;
  wire p_carry_n_6;
  wire p_carry_n_7;
  wire [3:0]\p_reg_reg[10]_0 ;
  wire \p_reg_reg[3]_0 ;
  wire tmp_product__0_carry__0;
  wire tmp_product__0_carry__0_0;
  wire tmp_product__0_carry__0_1;
  wire tmp_product__0_carry__0_2;
  wire tmp_product__0_carry__0_3;
  wire [3:0]NLW_m__0_carry__1_CO_UNCONNECTED;
  wire [3:1]NLW_m__0_carry__1_O_UNCONNECTED;
  wire [3:2]NLW_p_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_p_carry__1_O_UNCONNECTED;

  CARRY4 m__0_carry
       (.CI(1'b0),
        .CO({m__0_carry_n_0,m__0_carry_n_1,m__0_carry_n_2,m__0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({\m_reg_reg[4]_0 ,1'b0}),
        .O({m__0_carry_n_4,m__0_carry_n_5,m__0_carry_n_6,m__0_carry_n_7}),
        .S(S));
  CARRY4 m__0_carry__0
       (.CI(m__0_carry_n_0),
        .CO({m__0_carry__0_n_0,m__0_carry__0_n_1,m__0_carry__0_n_2,m__0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(DI),
        .O({m__0_carry__0_n_4,m__0_carry__0_n_5,m__0_carry__0_n_6,m__0_carry__0_n_7}),
        .S(\m_reg_reg[8]_0 ));
  CARRY4 m__0_carry__1
       (.CI(m__0_carry__0_n_0),
        .CO(NLW_m__0_carry__1_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_m__0_carry__1_O_UNCONNECTED[3:1],m__0_carry__1_n_7}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \m_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D),
        .Q(\m_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \m_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry_n_7),
        .Q(\m_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \m_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry_n_6),
        .Q(\m_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \m_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry_n_5),
        .Q(\m_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \m_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry_n_4),
        .Q(\m_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \m_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry__0_n_7),
        .Q(\m_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \m_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry__0_n_6),
        .Q(\m_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \m_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry__0_n_5),
        .Q(\m_reg_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \m_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry__0_n_4),
        .Q(\m_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \m_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry__1_n_7),
        .Q(\m_reg_reg_n_0_[9] ),
        .R(1'b0));
  CARRY4 p_carry
       (.CI(1'b0),
        .CO({p_carry_n_0,p_carry_n_1,p_carry_n_2,p_carry_n_3}),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[3] ,\m_reg_reg_n_0_[2] ,\m_reg_reg_n_0_[1] ,\m_reg_reg_n_0_[0] }),
        .O({p_carry_n_4,p_carry_n_5,p_carry_n_6,p_carry_n_7}),
        .S({p_carry_i_1__18_n_0,p_carry_i_2__18_n_0,p_carry_i_3__18_n_0,p_carry_i_4__18_n_0}));
  CARRY4 p_carry__0
       (.CI(p_carry_n_0),
        .CO({p_carry__0_n_0,p_carry__0_n_1,p_carry__0_n_2,p_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[7] ,\m_reg_reg_n_0_[6] ,\m_reg_reg_n_0_[5] ,\m_reg_reg_n_0_[4] }),
        .O({p_carry__0_n_4,p_carry__0_n_5,p_carry__0_n_6,p_carry__0_n_7}),
        .S({p_carry__0_i_1__18_n_0,p_carry__0_i_2__18_n_0,p_carry__0_i_3__18_n_0,p_carry__0_i_4__18_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_1__18
       (.I0(\m_reg_reg_n_0_[7] ),
        .I1(\p_reg_reg[10]_0 [2]),
        .O(p_carry__0_i_1__18_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_2__18
       (.I0(\m_reg_reg_n_0_[6] ),
        .I1(\p_reg_reg[10]_0 [1]),
        .O(p_carry__0_i_2__18_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_3__18
       (.I0(\m_reg_reg_n_0_[5] ),
        .I1(\p_reg_reg[10]_0 [0]),
        .O(p_carry__0_i_3__18_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_4__18
       (.I0(\m_reg_reg_n_0_[4] ),
        .I1(O[3]),
        .O(p_carry__0_i_4__18_n_0));
  CARRY4 p_carry__1
       (.CI(p_carry__0_n_0),
        .CO({NLW_p_carry__1_CO_UNCONNECTED[3:2],p_carry__1_n_2,p_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,CO,\m_reg_reg_n_0_[8] }),
        .O({NLW_p_carry__1_O_UNCONNECTED[3],p_carry__1_n_5,p_carry__1_n_6,p_carry__1_n_7}),
        .S({1'b0,1'b1,p_carry__1_i_2__18_n_0,p_carry__1_i_3__18_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    p_carry__1_i_2__18
       (.I0(\m_reg_reg_n_0_[9] ),
        .I1(CO),
        .O(p_carry__1_i_2__18_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__1_i_3__18
       (.I0(\m_reg_reg_n_0_[8] ),
        .I1(\p_reg_reg[10]_0 [3]),
        .O(p_carry__1_i_3__18_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry_i_1__18
       (.I0(\m_reg_reg_n_0_[3] ),
        .I1(O[2]),
        .O(p_carry_i_1__18_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry_i_2__18
       (.I0(\m_reg_reg_n_0_[2] ),
        .I1(O[1]),
        .O(p_carry_i_2__18_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry_i_3__18
       (.I0(\m_reg_reg_n_0_[1] ),
        .I1(O[0]),
        .O(p_carry_i_3__18_n_0));
  LUT3 #(
    .INIT(8'h6A)) 
    p_carry_i_4__18
       (.I0(\m_reg_reg_n_0_[0] ),
        .I1(W1_1_3_int_reg[0]),
        .I2(\p_reg_reg[3]_0 ),
        .O(p_carry_i_4__18_n_0));
  FDRE \p_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry_n_7),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \p_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__1_n_5),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \p_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry_n_6),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \p_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry_n_5),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \p_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry_n_4),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \p_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__0_n_7),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \p_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__0_n_6),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \p_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__0_n_5),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \p_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__0_n_4),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \p_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__1_n_7),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \p_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__1_n_6),
        .Q(Q[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8777)) 
    tmp_product__0_carry__0_i_2__18
       (.I0(tmp_product__0_carry__0),
        .I1(W1_1_3_int_reg[1]),
        .I2(tmp_product__0_carry__0_0),
        .I3(W1_1_3_int_reg[0]),
        .O(\input_1_val_read_reg_947_pp0_iter1_reg_reg[6] ));
  LUT4 #(
    .INIT(16'h8FFF)) 
    tmp_product__0_carry__0_i_5__18
       (.I0(tmp_product__0_carry__0),
        .I1(W1_1_3_int_reg[0]),
        .I2(W1_1_3_int_reg[1]),
        .I3(tmp_product__0_carry__0_0),
        .O(\input_1_val_read_reg_947_pp0_iter1_reg_reg[6]_0 [3]));
  LUT5 #(
    .INIT(32'h93539F9F)) 
    tmp_product__0_carry__0_i_6__18
       (.I0(tmp_product__0_carry__0_0),
        .I1(tmp_product__0_carry__0),
        .I2(W1_1_3_int_reg[0]),
        .I3(tmp_product__0_carry__0_3),
        .I4(W1_1_3_int_reg[1]),
        .O(\input_1_val_read_reg_947_pp0_iter1_reg_reg[6]_0 [2]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    tmp_product__0_carry__0_i_7__18
       (.I0(tmp_product__0_carry__0_2),
        .I1(tmp_product__0_carry__0_3),
        .I2(W1_1_3_int_reg[1]),
        .I3(tmp_product__0_carry__0),
        .I4(W1_1_3_int_reg[0]),
        .O(\input_1_val_read_reg_947_pp0_iter1_reg_reg[6]_0 [1]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    tmp_product__0_carry__0_i_8__18
       (.I0(tmp_product__0_carry__0_1),
        .I1(tmp_product__0_carry__0_2),
        .I2(W1_1_3_int_reg[1]),
        .I3(tmp_product__0_carry__0_3),
        .I4(W1_1_3_int_reg[0]),
        .O(\input_1_val_read_reg_947_pp0_iter1_reg_reg[6]_0 [0]));
endmodule

(* ORIG_REF_NAME = "train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0" *) 
module bd_0_hls_inst_0_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_97
   (\input_6_val_read_reg_932_pp0_iter1_reg_reg[6] ,
    \input_6_val_read_reg_932_pp0_iter1_reg_reg[6]_0 ,
    \p_reg_reg[10]_0 ,
    Q,
    CO,
    \m_reg_reg[4]_0 ,
    S,
    DI,
    \m_reg_reg[8]_0 ,
    O,
    \p_reg_reg[10]_1 ,
    tmp_product__0_carry__0,
    W1_6_2_int_reg,
    tmp_product__0_carry__0_0,
    \p_reg_reg[3]_0 ,
    tmp_product__0_carry__0_1,
    tmp_product__0_carry__0_2,
    tmp_product__0_carry__0_3,
    \add_ln56_19_reg_1184_reg[11] ,
    ap_clk,
    D);
  output [0:0]\input_6_val_read_reg_932_pp0_iter1_reg_reg[6] ;
  output [3:0]\input_6_val_read_reg_932_pp0_iter1_reg_reg[6]_0 ;
  output [0:0]\p_reg_reg[10]_0 ;
  output [10:0]Q;
  input [0:0]CO;
  input [2:0]\m_reg_reg[4]_0 ;
  input [3:0]S;
  input [3:0]DI;
  input [3:0]\m_reg_reg[8]_0 ;
  input [3:0]O;
  input [3:0]\p_reg_reg[10]_1 ;
  input tmp_product__0_carry__0;
  input [1:0]W1_6_2_int_reg;
  input tmp_product__0_carry__0_0;
  input \p_reg_reg[3]_0 ;
  input tmp_product__0_carry__0_1;
  input tmp_product__0_carry__0_2;
  input tmp_product__0_carry__0_3;
  input [0:0]\add_ln56_19_reg_1184_reg[11] ;
  input ap_clk;
  input [0:0]D;

  wire [0:0]CO;
  wire [0:0]D;
  wire [3:0]DI;
  wire [3:0]O;
  wire [10:0]Q;
  wire [3:0]S;
  wire [1:0]W1_6_2_int_reg;
  wire [0:0]\add_ln56_19_reg_1184_reg[11] ;
  wire ap_clk;
  wire [0:0]\input_6_val_read_reg_932_pp0_iter1_reg_reg[6] ;
  wire [3:0]\input_6_val_read_reg_932_pp0_iter1_reg_reg[6]_0 ;
  wire m__0_carry__0_n_0;
  wire m__0_carry__0_n_1;
  wire m__0_carry__0_n_2;
  wire m__0_carry__0_n_3;
  wire m__0_carry__0_n_4;
  wire m__0_carry__0_n_5;
  wire m__0_carry__0_n_6;
  wire m__0_carry__0_n_7;
  wire m__0_carry__1_n_7;
  wire m__0_carry_n_0;
  wire m__0_carry_n_1;
  wire m__0_carry_n_2;
  wire m__0_carry_n_3;
  wire m__0_carry_n_4;
  wire m__0_carry_n_5;
  wire m__0_carry_n_6;
  wire m__0_carry_n_7;
  wire [2:0]\m_reg_reg[4]_0 ;
  wire [3:0]\m_reg_reg[8]_0 ;
  wire \m_reg_reg_n_0_[0] ;
  wire \m_reg_reg_n_0_[1] ;
  wire \m_reg_reg_n_0_[2] ;
  wire \m_reg_reg_n_0_[3] ;
  wire \m_reg_reg_n_0_[4] ;
  wire \m_reg_reg_n_0_[5] ;
  wire \m_reg_reg_n_0_[6] ;
  wire \m_reg_reg_n_0_[7] ;
  wire \m_reg_reg_n_0_[8] ;
  wire \m_reg_reg_n_0_[9] ;
  wire p_carry__0_i_1__29_n_0;
  wire p_carry__0_i_2__29_n_0;
  wire p_carry__0_i_3__29_n_0;
  wire p_carry__0_i_4__29_n_0;
  wire p_carry__0_n_0;
  wire p_carry__0_n_1;
  wire p_carry__0_n_2;
  wire p_carry__0_n_3;
  wire p_carry__0_n_4;
  wire p_carry__0_n_5;
  wire p_carry__0_n_6;
  wire p_carry__0_n_7;
  wire p_carry__1_i_2__29_n_0;
  wire p_carry__1_i_3__29_n_0;
  wire p_carry__1_n_2;
  wire p_carry__1_n_3;
  wire p_carry__1_n_5;
  wire p_carry__1_n_6;
  wire p_carry__1_n_7;
  wire p_carry_i_1__29_n_0;
  wire p_carry_i_2__29_n_0;
  wire p_carry_i_3__29_n_0;
  wire p_carry_i_4__29_n_0;
  wire p_carry_n_0;
  wire p_carry_n_1;
  wire p_carry_n_2;
  wire p_carry_n_3;
  wire p_carry_n_4;
  wire p_carry_n_5;
  wire p_carry_n_6;
  wire p_carry_n_7;
  wire [0:0]\p_reg_reg[10]_0 ;
  wire [3:0]\p_reg_reg[10]_1 ;
  wire \p_reg_reg[3]_0 ;
  wire tmp_product__0_carry__0;
  wire tmp_product__0_carry__0_0;
  wire tmp_product__0_carry__0_1;
  wire tmp_product__0_carry__0_2;
  wire tmp_product__0_carry__0_3;
  wire [3:0]NLW_m__0_carry__1_CO_UNCONNECTED;
  wire [3:1]NLW_m__0_carry__1_O_UNCONNECTED;
  wire [3:2]NLW_p_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_p_carry__1_O_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \add_ln56_19_reg_1184[11]_i_3__0 
       (.I0(Q[10]),
        .I1(\add_ln56_19_reg_1184_reg[11] ),
        .O(\p_reg_reg[10]_0 ));
  CARRY4 m__0_carry
       (.CI(1'b0),
        .CO({m__0_carry_n_0,m__0_carry_n_1,m__0_carry_n_2,m__0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({\m_reg_reg[4]_0 ,1'b0}),
        .O({m__0_carry_n_4,m__0_carry_n_5,m__0_carry_n_6,m__0_carry_n_7}),
        .S(S));
  CARRY4 m__0_carry__0
       (.CI(m__0_carry_n_0),
        .CO({m__0_carry__0_n_0,m__0_carry__0_n_1,m__0_carry__0_n_2,m__0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(DI),
        .O({m__0_carry__0_n_4,m__0_carry__0_n_5,m__0_carry__0_n_6,m__0_carry__0_n_7}),
        .S(\m_reg_reg[8]_0 ));
  CARRY4 m__0_carry__1
       (.CI(m__0_carry__0_n_0),
        .CO(NLW_m__0_carry__1_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_m__0_carry__1_O_UNCONNECTED[3:1],m__0_carry__1_n_7}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \m_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D),
        .Q(\m_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \m_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry_n_7),
        .Q(\m_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \m_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry_n_6),
        .Q(\m_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \m_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry_n_5),
        .Q(\m_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \m_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry_n_4),
        .Q(\m_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \m_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry__0_n_7),
        .Q(\m_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \m_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry__0_n_6),
        .Q(\m_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \m_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry__0_n_5),
        .Q(\m_reg_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \m_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry__0_n_4),
        .Q(\m_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \m_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry__1_n_7),
        .Q(\m_reg_reg_n_0_[9] ),
        .R(1'b0));
  CARRY4 p_carry
       (.CI(1'b0),
        .CO({p_carry_n_0,p_carry_n_1,p_carry_n_2,p_carry_n_3}),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[3] ,\m_reg_reg_n_0_[2] ,\m_reg_reg_n_0_[1] ,\m_reg_reg_n_0_[0] }),
        .O({p_carry_n_4,p_carry_n_5,p_carry_n_6,p_carry_n_7}),
        .S({p_carry_i_1__29_n_0,p_carry_i_2__29_n_0,p_carry_i_3__29_n_0,p_carry_i_4__29_n_0}));
  CARRY4 p_carry__0
       (.CI(p_carry_n_0),
        .CO({p_carry__0_n_0,p_carry__0_n_1,p_carry__0_n_2,p_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[7] ,\m_reg_reg_n_0_[6] ,\m_reg_reg_n_0_[5] ,\m_reg_reg_n_0_[4] }),
        .O({p_carry__0_n_4,p_carry__0_n_5,p_carry__0_n_6,p_carry__0_n_7}),
        .S({p_carry__0_i_1__29_n_0,p_carry__0_i_2__29_n_0,p_carry__0_i_3__29_n_0,p_carry__0_i_4__29_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_1__29
       (.I0(\m_reg_reg_n_0_[7] ),
        .I1(\p_reg_reg[10]_1 [2]),
        .O(p_carry__0_i_1__29_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_2__29
       (.I0(\m_reg_reg_n_0_[6] ),
        .I1(\p_reg_reg[10]_1 [1]),
        .O(p_carry__0_i_2__29_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_3__29
       (.I0(\m_reg_reg_n_0_[5] ),
        .I1(\p_reg_reg[10]_1 [0]),
        .O(p_carry__0_i_3__29_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_4__29
       (.I0(\m_reg_reg_n_0_[4] ),
        .I1(O[3]),
        .O(p_carry__0_i_4__29_n_0));
  CARRY4 p_carry__1
       (.CI(p_carry__0_n_0),
        .CO({NLW_p_carry__1_CO_UNCONNECTED[3:2],p_carry__1_n_2,p_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,CO,\m_reg_reg_n_0_[8] }),
        .O({NLW_p_carry__1_O_UNCONNECTED[3],p_carry__1_n_5,p_carry__1_n_6,p_carry__1_n_7}),
        .S({1'b0,1'b1,p_carry__1_i_2__29_n_0,p_carry__1_i_3__29_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    p_carry__1_i_2__29
       (.I0(\m_reg_reg_n_0_[9] ),
        .I1(CO),
        .O(p_carry__1_i_2__29_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__1_i_3__29
       (.I0(\m_reg_reg_n_0_[8] ),
        .I1(\p_reg_reg[10]_1 [3]),
        .O(p_carry__1_i_3__29_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry_i_1__29
       (.I0(\m_reg_reg_n_0_[3] ),
        .I1(O[2]),
        .O(p_carry_i_1__29_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry_i_2__29
       (.I0(\m_reg_reg_n_0_[2] ),
        .I1(O[1]),
        .O(p_carry_i_2__29_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry_i_3__29
       (.I0(\m_reg_reg_n_0_[1] ),
        .I1(O[0]),
        .O(p_carry_i_3__29_n_0));
  LUT3 #(
    .INIT(8'h6A)) 
    p_carry_i_4__29
       (.I0(\m_reg_reg_n_0_[0] ),
        .I1(W1_6_2_int_reg[0]),
        .I2(\p_reg_reg[3]_0 ),
        .O(p_carry_i_4__29_n_0));
  FDRE \p_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry_n_7),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \p_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__1_n_5),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \p_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry_n_6),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \p_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry_n_5),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \p_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry_n_4),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \p_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__0_n_7),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \p_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__0_n_6),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \p_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__0_n_5),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \p_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__0_n_4),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \p_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__1_n_7),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \p_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__1_n_6),
        .Q(Q[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8777)) 
    tmp_product__0_carry__0_i_2__29
       (.I0(tmp_product__0_carry__0),
        .I1(W1_6_2_int_reg[1]),
        .I2(tmp_product__0_carry__0_0),
        .I3(W1_6_2_int_reg[0]),
        .O(\input_6_val_read_reg_932_pp0_iter1_reg_reg[6] ));
  LUT4 #(
    .INIT(16'h8FFF)) 
    tmp_product__0_carry__0_i_5__29
       (.I0(tmp_product__0_carry__0),
        .I1(W1_6_2_int_reg[0]),
        .I2(W1_6_2_int_reg[1]),
        .I3(tmp_product__0_carry__0_0),
        .O(\input_6_val_read_reg_932_pp0_iter1_reg_reg[6]_0 [3]));
  LUT5 #(
    .INIT(32'h93539F9F)) 
    tmp_product__0_carry__0_i_6__29
       (.I0(tmp_product__0_carry__0_0),
        .I1(tmp_product__0_carry__0),
        .I2(W1_6_2_int_reg[0]),
        .I3(tmp_product__0_carry__0_3),
        .I4(W1_6_2_int_reg[1]),
        .O(\input_6_val_read_reg_932_pp0_iter1_reg_reg[6]_0 [2]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    tmp_product__0_carry__0_i_7__29
       (.I0(tmp_product__0_carry__0_2),
        .I1(tmp_product__0_carry__0_3),
        .I2(W1_6_2_int_reg[1]),
        .I3(tmp_product__0_carry__0),
        .I4(W1_6_2_int_reg[0]),
        .O(\input_6_val_read_reg_932_pp0_iter1_reg_reg[6]_0 [1]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    tmp_product__0_carry__0_i_8__29
       (.I0(tmp_product__0_carry__0_1),
        .I1(tmp_product__0_carry__0_2),
        .I2(W1_6_2_int_reg[1]),
        .I3(tmp_product__0_carry__0_3),
        .I4(W1_6_2_int_reg[0]),
        .O(\input_6_val_read_reg_932_pp0_iter1_reg_reg[6]_0 [0]));
endmodule

(* ORIG_REF_NAME = "train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0" *) 
module bd_0_hls_inst_0_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_98
   (\input_4_val_read_reg_937_pp0_iter1_reg_reg[6] ,
    \input_4_val_read_reg_937_pp0_iter1_reg_reg[6]_0 ,
    Q,
    CO,
    \m_reg_reg[4]_0 ,
    S,
    DI,
    \m_reg_reg[8]_0 ,
    O,
    \p_reg_reg[10]_0 ,
    tmp_product__0_carry__0,
    W1_4_2_int_reg,
    tmp_product__0_carry__0_0,
    \p_reg_reg[3]_0 ,
    tmp_product__0_carry__0_1,
    tmp_product__0_carry__0_2,
    tmp_product__0_carry__0_3,
    ap_clk,
    D);
  output [0:0]\input_4_val_read_reg_937_pp0_iter1_reg_reg[6] ;
  output [3:0]\input_4_val_read_reg_937_pp0_iter1_reg_reg[6]_0 ;
  output [10:0]Q;
  input [0:0]CO;
  input [2:0]\m_reg_reg[4]_0 ;
  input [3:0]S;
  input [3:0]DI;
  input [3:0]\m_reg_reg[8]_0 ;
  input [3:0]O;
  input [3:0]\p_reg_reg[10]_0 ;
  input tmp_product__0_carry__0;
  input [1:0]W1_4_2_int_reg;
  input tmp_product__0_carry__0_0;
  input \p_reg_reg[3]_0 ;
  input tmp_product__0_carry__0_1;
  input tmp_product__0_carry__0_2;
  input tmp_product__0_carry__0_3;
  input ap_clk;
  input [0:0]D;

  wire [0:0]CO;
  wire [0:0]D;
  wire [3:0]DI;
  wire [3:0]O;
  wire [10:0]Q;
  wire [3:0]S;
  wire [1:0]W1_4_2_int_reg;
  wire ap_clk;
  wire [0:0]\input_4_val_read_reg_937_pp0_iter1_reg_reg[6] ;
  wire [3:0]\input_4_val_read_reg_937_pp0_iter1_reg_reg[6]_0 ;
  wire m__0_carry__0_n_0;
  wire m__0_carry__0_n_1;
  wire m__0_carry__0_n_2;
  wire m__0_carry__0_n_3;
  wire m__0_carry__0_n_4;
  wire m__0_carry__0_n_5;
  wire m__0_carry__0_n_6;
  wire m__0_carry__0_n_7;
  wire m__0_carry__1_n_7;
  wire m__0_carry_n_0;
  wire m__0_carry_n_1;
  wire m__0_carry_n_2;
  wire m__0_carry_n_3;
  wire m__0_carry_n_4;
  wire m__0_carry_n_5;
  wire m__0_carry_n_6;
  wire m__0_carry_n_7;
  wire [2:0]\m_reg_reg[4]_0 ;
  wire [3:0]\m_reg_reg[8]_0 ;
  wire \m_reg_reg_n_0_[0] ;
  wire \m_reg_reg_n_0_[1] ;
  wire \m_reg_reg_n_0_[2] ;
  wire \m_reg_reg_n_0_[3] ;
  wire \m_reg_reg_n_0_[4] ;
  wire \m_reg_reg_n_0_[5] ;
  wire \m_reg_reg_n_0_[6] ;
  wire \m_reg_reg_n_0_[7] ;
  wire \m_reg_reg_n_0_[8] ;
  wire \m_reg_reg_n_0_[9] ;
  wire p_carry__0_i_1__25_n_0;
  wire p_carry__0_i_2__25_n_0;
  wire p_carry__0_i_3__25_n_0;
  wire p_carry__0_i_4__25_n_0;
  wire p_carry__0_n_0;
  wire p_carry__0_n_1;
  wire p_carry__0_n_2;
  wire p_carry__0_n_3;
  wire p_carry__0_n_4;
  wire p_carry__0_n_5;
  wire p_carry__0_n_6;
  wire p_carry__0_n_7;
  wire p_carry__1_i_2__25_n_0;
  wire p_carry__1_i_3__25_n_0;
  wire p_carry__1_n_2;
  wire p_carry__1_n_3;
  wire p_carry__1_n_5;
  wire p_carry__1_n_6;
  wire p_carry__1_n_7;
  wire p_carry_i_1__25_n_0;
  wire p_carry_i_2__25_n_0;
  wire p_carry_i_3__25_n_0;
  wire p_carry_i_4__25_n_0;
  wire p_carry_n_0;
  wire p_carry_n_1;
  wire p_carry_n_2;
  wire p_carry_n_3;
  wire p_carry_n_4;
  wire p_carry_n_5;
  wire p_carry_n_6;
  wire p_carry_n_7;
  wire [3:0]\p_reg_reg[10]_0 ;
  wire \p_reg_reg[3]_0 ;
  wire tmp_product__0_carry__0;
  wire tmp_product__0_carry__0_0;
  wire tmp_product__0_carry__0_1;
  wire tmp_product__0_carry__0_2;
  wire tmp_product__0_carry__0_3;
  wire [3:0]NLW_m__0_carry__1_CO_UNCONNECTED;
  wire [3:1]NLW_m__0_carry__1_O_UNCONNECTED;
  wire [3:2]NLW_p_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_p_carry__1_O_UNCONNECTED;

  CARRY4 m__0_carry
       (.CI(1'b0),
        .CO({m__0_carry_n_0,m__0_carry_n_1,m__0_carry_n_2,m__0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({\m_reg_reg[4]_0 ,1'b0}),
        .O({m__0_carry_n_4,m__0_carry_n_5,m__0_carry_n_6,m__0_carry_n_7}),
        .S(S));
  CARRY4 m__0_carry__0
       (.CI(m__0_carry_n_0),
        .CO({m__0_carry__0_n_0,m__0_carry__0_n_1,m__0_carry__0_n_2,m__0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(DI),
        .O({m__0_carry__0_n_4,m__0_carry__0_n_5,m__0_carry__0_n_6,m__0_carry__0_n_7}),
        .S(\m_reg_reg[8]_0 ));
  CARRY4 m__0_carry__1
       (.CI(m__0_carry__0_n_0),
        .CO(NLW_m__0_carry__1_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_m__0_carry__1_O_UNCONNECTED[3:1],m__0_carry__1_n_7}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \m_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D),
        .Q(\m_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \m_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry_n_7),
        .Q(\m_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \m_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry_n_6),
        .Q(\m_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \m_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry_n_5),
        .Q(\m_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \m_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry_n_4),
        .Q(\m_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \m_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry__0_n_7),
        .Q(\m_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \m_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry__0_n_6),
        .Q(\m_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \m_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry__0_n_5),
        .Q(\m_reg_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \m_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry__0_n_4),
        .Q(\m_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \m_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry__1_n_7),
        .Q(\m_reg_reg_n_0_[9] ),
        .R(1'b0));
  CARRY4 p_carry
       (.CI(1'b0),
        .CO({p_carry_n_0,p_carry_n_1,p_carry_n_2,p_carry_n_3}),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[3] ,\m_reg_reg_n_0_[2] ,\m_reg_reg_n_0_[1] ,\m_reg_reg_n_0_[0] }),
        .O({p_carry_n_4,p_carry_n_5,p_carry_n_6,p_carry_n_7}),
        .S({p_carry_i_1__25_n_0,p_carry_i_2__25_n_0,p_carry_i_3__25_n_0,p_carry_i_4__25_n_0}));
  CARRY4 p_carry__0
       (.CI(p_carry_n_0),
        .CO({p_carry__0_n_0,p_carry__0_n_1,p_carry__0_n_2,p_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[7] ,\m_reg_reg_n_0_[6] ,\m_reg_reg_n_0_[5] ,\m_reg_reg_n_0_[4] }),
        .O({p_carry__0_n_4,p_carry__0_n_5,p_carry__0_n_6,p_carry__0_n_7}),
        .S({p_carry__0_i_1__25_n_0,p_carry__0_i_2__25_n_0,p_carry__0_i_3__25_n_0,p_carry__0_i_4__25_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_1__25
       (.I0(\m_reg_reg_n_0_[7] ),
        .I1(\p_reg_reg[10]_0 [2]),
        .O(p_carry__0_i_1__25_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_2__25
       (.I0(\m_reg_reg_n_0_[6] ),
        .I1(\p_reg_reg[10]_0 [1]),
        .O(p_carry__0_i_2__25_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_3__25
       (.I0(\m_reg_reg_n_0_[5] ),
        .I1(\p_reg_reg[10]_0 [0]),
        .O(p_carry__0_i_3__25_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_4__25
       (.I0(\m_reg_reg_n_0_[4] ),
        .I1(O[3]),
        .O(p_carry__0_i_4__25_n_0));
  CARRY4 p_carry__1
       (.CI(p_carry__0_n_0),
        .CO({NLW_p_carry__1_CO_UNCONNECTED[3:2],p_carry__1_n_2,p_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,CO,\m_reg_reg_n_0_[8] }),
        .O({NLW_p_carry__1_O_UNCONNECTED[3],p_carry__1_n_5,p_carry__1_n_6,p_carry__1_n_7}),
        .S({1'b0,1'b1,p_carry__1_i_2__25_n_0,p_carry__1_i_3__25_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    p_carry__1_i_2__25
       (.I0(\m_reg_reg_n_0_[9] ),
        .I1(CO),
        .O(p_carry__1_i_2__25_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__1_i_3__25
       (.I0(\m_reg_reg_n_0_[8] ),
        .I1(\p_reg_reg[10]_0 [3]),
        .O(p_carry__1_i_3__25_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry_i_1__25
       (.I0(\m_reg_reg_n_0_[3] ),
        .I1(O[2]),
        .O(p_carry_i_1__25_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry_i_2__25
       (.I0(\m_reg_reg_n_0_[2] ),
        .I1(O[1]),
        .O(p_carry_i_2__25_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry_i_3__25
       (.I0(\m_reg_reg_n_0_[1] ),
        .I1(O[0]),
        .O(p_carry_i_3__25_n_0));
  LUT3 #(
    .INIT(8'h6A)) 
    p_carry_i_4__25
       (.I0(\m_reg_reg_n_0_[0] ),
        .I1(W1_4_2_int_reg[0]),
        .I2(\p_reg_reg[3]_0 ),
        .O(p_carry_i_4__25_n_0));
  FDRE \p_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry_n_7),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \p_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__1_n_5),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \p_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry_n_6),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \p_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry_n_5),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \p_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry_n_4),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \p_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__0_n_7),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \p_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__0_n_6),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \p_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__0_n_5),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \p_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__0_n_4),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \p_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__1_n_7),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \p_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__1_n_6),
        .Q(Q[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8777)) 
    tmp_product__0_carry__0_i_2__25
       (.I0(tmp_product__0_carry__0),
        .I1(W1_4_2_int_reg[1]),
        .I2(tmp_product__0_carry__0_0),
        .I3(W1_4_2_int_reg[0]),
        .O(\input_4_val_read_reg_937_pp0_iter1_reg_reg[6] ));
  LUT4 #(
    .INIT(16'h8FFF)) 
    tmp_product__0_carry__0_i_5__25
       (.I0(tmp_product__0_carry__0),
        .I1(W1_4_2_int_reg[0]),
        .I2(W1_4_2_int_reg[1]),
        .I3(tmp_product__0_carry__0_0),
        .O(\input_4_val_read_reg_937_pp0_iter1_reg_reg[6]_0 [3]));
  LUT5 #(
    .INIT(32'h93539F9F)) 
    tmp_product__0_carry__0_i_6__25
       (.I0(tmp_product__0_carry__0_0),
        .I1(tmp_product__0_carry__0),
        .I2(W1_4_2_int_reg[0]),
        .I3(tmp_product__0_carry__0_3),
        .I4(W1_4_2_int_reg[1]),
        .O(\input_4_val_read_reg_937_pp0_iter1_reg_reg[6]_0 [2]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    tmp_product__0_carry__0_i_7__25
       (.I0(tmp_product__0_carry__0_2),
        .I1(tmp_product__0_carry__0_3),
        .I2(W1_4_2_int_reg[1]),
        .I3(tmp_product__0_carry__0),
        .I4(W1_4_2_int_reg[0]),
        .O(\input_4_val_read_reg_937_pp0_iter1_reg_reg[6]_0 [1]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    tmp_product__0_carry__0_i_8__25
       (.I0(tmp_product__0_carry__0_1),
        .I1(tmp_product__0_carry__0_2),
        .I2(W1_4_2_int_reg[1]),
        .I3(tmp_product__0_carry__0_3),
        .I4(W1_4_2_int_reg[0]),
        .O(\input_4_val_read_reg_937_pp0_iter1_reg_reg[6]_0 [0]));
endmodule

(* ORIG_REF_NAME = "train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0" *) 
module bd_0_hls_inst_0_train_step_mac_muladd_8s_2s_10s_11_4_1_DSP48_0_99
   (\input_2_val_read_reg_942_pp0_iter1_reg_reg[6] ,
    \input_2_val_read_reg_942_pp0_iter1_reg_reg[6]_0 ,
    Q,
    CO,
    \m_reg_reg[4]_0 ,
    S,
    DI,
    \m_reg_reg[8]_0 ,
    O,
    \p_reg_reg[10]_0 ,
    tmp_product__0_carry__0,
    W1_2_2_int_reg,
    tmp_product__0_carry__0_0,
    \p_reg_reg[3]_0 ,
    tmp_product__0_carry__0_1,
    tmp_product__0_carry__0_2,
    tmp_product__0_carry__0_3,
    ap_clk,
    D);
  output [0:0]\input_2_val_read_reg_942_pp0_iter1_reg_reg[6] ;
  output [3:0]\input_2_val_read_reg_942_pp0_iter1_reg_reg[6]_0 ;
  output [10:0]Q;
  input [0:0]CO;
  input [2:0]\m_reg_reg[4]_0 ;
  input [3:0]S;
  input [3:0]DI;
  input [3:0]\m_reg_reg[8]_0 ;
  input [3:0]O;
  input [3:0]\p_reg_reg[10]_0 ;
  input tmp_product__0_carry__0;
  input [1:0]W1_2_2_int_reg;
  input tmp_product__0_carry__0_0;
  input \p_reg_reg[3]_0 ;
  input tmp_product__0_carry__0_1;
  input tmp_product__0_carry__0_2;
  input tmp_product__0_carry__0_3;
  input ap_clk;
  input [0:0]D;

  wire [0:0]CO;
  wire [0:0]D;
  wire [3:0]DI;
  wire [3:0]O;
  wire [10:0]Q;
  wire [3:0]S;
  wire [1:0]W1_2_2_int_reg;
  wire ap_clk;
  wire [0:0]\input_2_val_read_reg_942_pp0_iter1_reg_reg[6] ;
  wire [3:0]\input_2_val_read_reg_942_pp0_iter1_reg_reg[6]_0 ;
  wire m__0_carry__0_n_0;
  wire m__0_carry__0_n_1;
  wire m__0_carry__0_n_2;
  wire m__0_carry__0_n_3;
  wire m__0_carry__0_n_4;
  wire m__0_carry__0_n_5;
  wire m__0_carry__0_n_6;
  wire m__0_carry__0_n_7;
  wire m__0_carry__1_n_7;
  wire m__0_carry_n_0;
  wire m__0_carry_n_1;
  wire m__0_carry_n_2;
  wire m__0_carry_n_3;
  wire m__0_carry_n_4;
  wire m__0_carry_n_5;
  wire m__0_carry_n_6;
  wire m__0_carry_n_7;
  wire [2:0]\m_reg_reg[4]_0 ;
  wire [3:0]\m_reg_reg[8]_0 ;
  wire \m_reg_reg_n_0_[0] ;
  wire \m_reg_reg_n_0_[1] ;
  wire \m_reg_reg_n_0_[2] ;
  wire \m_reg_reg_n_0_[3] ;
  wire \m_reg_reg_n_0_[4] ;
  wire \m_reg_reg_n_0_[5] ;
  wire \m_reg_reg_n_0_[6] ;
  wire \m_reg_reg_n_0_[7] ;
  wire \m_reg_reg_n_0_[8] ;
  wire \m_reg_reg_n_0_[9] ;
  wire p_carry__0_i_1__21_n_0;
  wire p_carry__0_i_2__21_n_0;
  wire p_carry__0_i_3__21_n_0;
  wire p_carry__0_i_4__21_n_0;
  wire p_carry__0_n_0;
  wire p_carry__0_n_1;
  wire p_carry__0_n_2;
  wire p_carry__0_n_3;
  wire p_carry__0_n_4;
  wire p_carry__0_n_5;
  wire p_carry__0_n_6;
  wire p_carry__0_n_7;
  wire p_carry__1_i_2__21_n_0;
  wire p_carry__1_i_3__21_n_0;
  wire p_carry__1_n_2;
  wire p_carry__1_n_3;
  wire p_carry__1_n_5;
  wire p_carry__1_n_6;
  wire p_carry__1_n_7;
  wire p_carry_i_1__21_n_0;
  wire p_carry_i_2__21_n_0;
  wire p_carry_i_3__21_n_0;
  wire p_carry_i_4__21_n_0;
  wire p_carry_n_0;
  wire p_carry_n_1;
  wire p_carry_n_2;
  wire p_carry_n_3;
  wire p_carry_n_4;
  wire p_carry_n_5;
  wire p_carry_n_6;
  wire p_carry_n_7;
  wire [3:0]\p_reg_reg[10]_0 ;
  wire \p_reg_reg[3]_0 ;
  wire tmp_product__0_carry__0;
  wire tmp_product__0_carry__0_0;
  wire tmp_product__0_carry__0_1;
  wire tmp_product__0_carry__0_2;
  wire tmp_product__0_carry__0_3;
  wire [3:0]NLW_m__0_carry__1_CO_UNCONNECTED;
  wire [3:1]NLW_m__0_carry__1_O_UNCONNECTED;
  wire [3:2]NLW_p_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_p_carry__1_O_UNCONNECTED;

  CARRY4 m__0_carry
       (.CI(1'b0),
        .CO({m__0_carry_n_0,m__0_carry_n_1,m__0_carry_n_2,m__0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({\m_reg_reg[4]_0 ,1'b0}),
        .O({m__0_carry_n_4,m__0_carry_n_5,m__0_carry_n_6,m__0_carry_n_7}),
        .S(S));
  CARRY4 m__0_carry__0
       (.CI(m__0_carry_n_0),
        .CO({m__0_carry__0_n_0,m__0_carry__0_n_1,m__0_carry__0_n_2,m__0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(DI),
        .O({m__0_carry__0_n_4,m__0_carry__0_n_5,m__0_carry__0_n_6,m__0_carry__0_n_7}),
        .S(\m_reg_reg[8]_0 ));
  CARRY4 m__0_carry__1
       (.CI(m__0_carry__0_n_0),
        .CO(NLW_m__0_carry__1_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_m__0_carry__1_O_UNCONNECTED[3:1],m__0_carry__1_n_7}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \m_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D),
        .Q(\m_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \m_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry_n_7),
        .Q(\m_reg_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \m_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry_n_6),
        .Q(\m_reg_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \m_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry_n_5),
        .Q(\m_reg_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \m_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry_n_4),
        .Q(\m_reg_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \m_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry__0_n_7),
        .Q(\m_reg_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \m_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry__0_n_6),
        .Q(\m_reg_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \m_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry__0_n_5),
        .Q(\m_reg_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \m_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry__0_n_4),
        .Q(\m_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \m_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(m__0_carry__1_n_7),
        .Q(\m_reg_reg_n_0_[9] ),
        .R(1'b0));
  CARRY4 p_carry
       (.CI(1'b0),
        .CO({p_carry_n_0,p_carry_n_1,p_carry_n_2,p_carry_n_3}),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[3] ,\m_reg_reg_n_0_[2] ,\m_reg_reg_n_0_[1] ,\m_reg_reg_n_0_[0] }),
        .O({p_carry_n_4,p_carry_n_5,p_carry_n_6,p_carry_n_7}),
        .S({p_carry_i_1__21_n_0,p_carry_i_2__21_n_0,p_carry_i_3__21_n_0,p_carry_i_4__21_n_0}));
  CARRY4 p_carry__0
       (.CI(p_carry_n_0),
        .CO({p_carry__0_n_0,p_carry__0_n_1,p_carry__0_n_2,p_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({\m_reg_reg_n_0_[7] ,\m_reg_reg_n_0_[6] ,\m_reg_reg_n_0_[5] ,\m_reg_reg_n_0_[4] }),
        .O({p_carry__0_n_4,p_carry__0_n_5,p_carry__0_n_6,p_carry__0_n_7}),
        .S({p_carry__0_i_1__21_n_0,p_carry__0_i_2__21_n_0,p_carry__0_i_3__21_n_0,p_carry__0_i_4__21_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_1__21
       (.I0(\m_reg_reg_n_0_[7] ),
        .I1(\p_reg_reg[10]_0 [2]),
        .O(p_carry__0_i_1__21_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_2__21
       (.I0(\m_reg_reg_n_0_[6] ),
        .I1(\p_reg_reg[10]_0 [1]),
        .O(p_carry__0_i_2__21_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_3__21
       (.I0(\m_reg_reg_n_0_[5] ),
        .I1(\p_reg_reg[10]_0 [0]),
        .O(p_carry__0_i_3__21_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__0_i_4__21
       (.I0(\m_reg_reg_n_0_[4] ),
        .I1(O[3]),
        .O(p_carry__0_i_4__21_n_0));
  CARRY4 p_carry__1
       (.CI(p_carry__0_n_0),
        .CO({NLW_p_carry__1_CO_UNCONNECTED[3:2],p_carry__1_n_2,p_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,CO,\m_reg_reg_n_0_[8] }),
        .O({NLW_p_carry__1_O_UNCONNECTED[3],p_carry__1_n_5,p_carry__1_n_6,p_carry__1_n_7}),
        .S({1'b0,1'b1,p_carry__1_i_2__21_n_0,p_carry__1_i_3__21_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    p_carry__1_i_2__21
       (.I0(\m_reg_reg_n_0_[9] ),
        .I1(CO),
        .O(p_carry__1_i_2__21_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry__1_i_3__21
       (.I0(\m_reg_reg_n_0_[8] ),
        .I1(\p_reg_reg[10]_0 [3]),
        .O(p_carry__1_i_3__21_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry_i_1__21
       (.I0(\m_reg_reg_n_0_[3] ),
        .I1(O[2]),
        .O(p_carry_i_1__21_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry_i_2__21
       (.I0(\m_reg_reg_n_0_[2] ),
        .I1(O[1]),
        .O(p_carry_i_2__21_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    p_carry_i_3__21
       (.I0(\m_reg_reg_n_0_[1] ),
        .I1(O[0]),
        .O(p_carry_i_3__21_n_0));
  LUT3 #(
    .INIT(8'h6A)) 
    p_carry_i_4__21
       (.I0(\m_reg_reg_n_0_[0] ),
        .I1(W1_2_2_int_reg[0]),
        .I2(\p_reg_reg[3]_0 ),
        .O(p_carry_i_4__21_n_0));
  FDRE \p_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry_n_7),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \p_reg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__1_n_5),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \p_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry_n_6),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \p_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry_n_5),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \p_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry_n_4),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \p_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__0_n_7),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \p_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__0_n_6),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \p_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__0_n_5),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \p_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__0_n_4),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \p_reg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__1_n_7),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \p_reg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_carry__1_n_6),
        .Q(Q[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8777)) 
    tmp_product__0_carry__0_i_2__21
       (.I0(tmp_product__0_carry__0),
        .I1(W1_2_2_int_reg[1]),
        .I2(tmp_product__0_carry__0_0),
        .I3(W1_2_2_int_reg[0]),
        .O(\input_2_val_read_reg_942_pp0_iter1_reg_reg[6] ));
  LUT4 #(
    .INIT(16'h8FFF)) 
    tmp_product__0_carry__0_i_5__21
       (.I0(tmp_product__0_carry__0),
        .I1(W1_2_2_int_reg[0]),
        .I2(W1_2_2_int_reg[1]),
        .I3(tmp_product__0_carry__0_0),
        .O(\input_2_val_read_reg_942_pp0_iter1_reg_reg[6]_0 [3]));
  LUT5 #(
    .INIT(32'h93539F9F)) 
    tmp_product__0_carry__0_i_6__21
       (.I0(tmp_product__0_carry__0_0),
        .I1(tmp_product__0_carry__0),
        .I2(W1_2_2_int_reg[0]),
        .I3(tmp_product__0_carry__0_3),
        .I4(W1_2_2_int_reg[1]),
        .O(\input_2_val_read_reg_942_pp0_iter1_reg_reg[6]_0 [2]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    tmp_product__0_carry__0_i_7__21
       (.I0(tmp_product__0_carry__0_2),
        .I1(tmp_product__0_carry__0_3),
        .I2(W1_2_2_int_reg[1]),
        .I3(tmp_product__0_carry__0),
        .I4(W1_2_2_int_reg[0]),
        .O(\input_2_val_read_reg_942_pp0_iter1_reg_reg[6]_0 [1]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    tmp_product__0_carry__0_i_8__21
       (.I0(tmp_product__0_carry__0_1),
        .I1(tmp_product__0_carry__0_2),
        .I2(W1_2_2_int_reg[1]),
        .I3(tmp_product__0_carry__0_3),
        .I4(W1_2_2_int_reg[0]),
        .O(\input_2_val_read_reg_942_pp0_iter1_reg_reg[6]_0 [0]));
endmodule

(* ORIG_REF_NAME = "train_step_mac_muladd_8s_8s_2s_12_4_1" *) 
module bd_0_hls_inst_0_train_step_mac_muladd_8s_8s_2s_12_4_1
   (C,
    Q,
    ap_clk,
    img_pos_1,
    O66,
    W1_7_3_o_ap_vld,
    W1_1_3);
  output [0:0]C;
  input [0:0]Q;
  input ap_clk;
  input [7:0]img_pos_1;
  input [6:0]O66;
  input W1_7_3_o_ap_vld;
  input [1:0]W1_1_3;

  wire [0:0]C;
  wire [6:0]O66;
  wire [0:0]Q;
  wire [1:0]W1_1_3;
  wire W1_7_3_o_ap_vld;
  wire ap_clk;
  wire [7:0]img_pos_1;

  bd_0_hls_inst_0_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_62 train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U
       (.C(C),
        .O66(O66),
        .Q(Q),
        .W1_1_3(W1_1_3),
        .W1_7_3_o_ap_vld(W1_7_3_o_ap_vld),
        .ap_clk(ap_clk),
        .img_pos_1(img_pos_1));
endmodule

(* ORIG_REF_NAME = "train_step_mac_muladd_8s_8s_2s_12_4_1" *) 
module bd_0_hls_inst_0_train_step_mac_muladd_8s_8s_2s_12_4_1_1
   (C,
    Q,
    ap_clk,
    img_pos_2,
    O66,
    W1_7_3_o_ap_vld,
    W1_2_3);
  output [0:0]C;
  input [0:0]Q;
  input ap_clk;
  input [7:0]img_pos_2;
  input [6:0]O66;
  input W1_7_3_o_ap_vld;
  input [1:0]W1_2_3;

  wire [0:0]C;
  wire [6:0]O66;
  wire [0:0]Q;
  wire [1:0]W1_2_3;
  wire W1_7_3_o_ap_vld;
  wire ap_clk;
  wire [7:0]img_pos_2;

  bd_0_hls_inst_0_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_61 train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U
       (.C(C),
        .O66(O66),
        .Q(Q),
        .W1_2_3(W1_2_3),
        .W1_7_3_o_ap_vld(W1_7_3_o_ap_vld),
        .ap_clk(ap_clk),
        .img_pos_2(img_pos_2));
endmodule

(* ORIG_REF_NAME = "train_step_mac_muladd_8s_8s_2s_12_4_1" *) 
module bd_0_hls_inst_0_train_step_mac_muladd_8s_8s_2s_12_4_1_10
   (C,
    Q,
    ap_clk,
    img_pos_3,
    A,
    W1_7_3_o_ap_vld,
    W1_3_0);
  output [0:0]C;
  input [0:0]Q;
  input ap_clk;
  input [7:0]img_pos_3;
  input [6:0]A;
  input W1_7_3_o_ap_vld;
  input [1:0]W1_3_0;

  wire [6:0]A;
  wire [0:0]C;
  wire [0:0]Q;
  wire [1:0]W1_3_0;
  wire W1_7_3_o_ap_vld;
  wire ap_clk;
  wire [7:0]img_pos_3;

  bd_0_hls_inst_0_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_52 train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U
       (.A(A),
        .C(C),
        .Q(Q),
        .W1_3_0(W1_3_0),
        .W1_7_3_o_ap_vld(W1_7_3_o_ap_vld),
        .ap_clk(ap_clk),
        .img_pos_3(img_pos_3));
endmodule

(* ORIG_REF_NAME = "train_step_mac_muladd_8s_8s_2s_12_4_1" *) 
module bd_0_hls_inst_0_train_step_mac_muladd_8s_8s_2s_12_4_1_11
   (C,
    Q,
    ap_clk,
    img_pos_4,
    A,
    W1_7_3_o_ap_vld,
    W1_4_0);
  output [0:0]C;
  input [0:0]Q;
  input ap_clk;
  input [7:0]img_pos_4;
  input [6:0]A;
  input W1_7_3_o_ap_vld;
  input [1:0]W1_4_0;

  wire [6:0]A;
  wire [0:0]C;
  wire [0:0]Q;
  wire [1:0]W1_4_0;
  wire W1_7_3_o_ap_vld;
  wire ap_clk;
  wire [7:0]img_pos_4;

  bd_0_hls_inst_0_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_51 train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U
       (.A(A),
        .C(C),
        .Q(Q),
        .W1_4_0(W1_4_0),
        .W1_7_3_o_ap_vld(W1_7_3_o_ap_vld),
        .ap_clk(ap_clk),
        .img_pos_4(img_pos_4));
endmodule

(* ORIG_REF_NAME = "train_step_mac_muladd_8s_8s_2s_12_4_1" *) 
module bd_0_hls_inst_0_train_step_mac_muladd_8s_8s_2s_12_4_1_12
   (C,
    Q,
    ap_clk,
    img_pos_5,
    A,
    W1_7_3_o_ap_vld,
    W1_5_0);
  output [0:0]C;
  input [0:0]Q;
  input ap_clk;
  input [7:0]img_pos_5;
  input [6:0]A;
  input W1_7_3_o_ap_vld;
  input [1:0]W1_5_0;

  wire [6:0]A;
  wire [0:0]C;
  wire [0:0]Q;
  wire [1:0]W1_5_0;
  wire W1_7_3_o_ap_vld;
  wire ap_clk;
  wire [7:0]img_pos_5;

  bd_0_hls_inst_0_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_50 train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U
       (.A(A),
        .C(C),
        .Q(Q),
        .W1_5_0(W1_5_0),
        .W1_7_3_o_ap_vld(W1_7_3_o_ap_vld),
        .ap_clk(ap_clk),
        .img_pos_5(img_pos_5));
endmodule

(* ORIG_REF_NAME = "train_step_mac_muladd_8s_8s_2s_12_4_1" *) 
module bd_0_hls_inst_0_train_step_mac_muladd_8s_8s_2s_12_4_1_13
   (C,
    Q,
    ap_clk,
    img_pos_6,
    A,
    W1_7_3_o_ap_vld,
    W1_6_0);
  output [0:0]C;
  input [0:0]Q;
  input ap_clk;
  input [7:0]img_pos_6;
  input [6:0]A;
  input W1_7_3_o_ap_vld;
  input [1:0]W1_6_0;

  wire [6:0]A;
  wire [0:0]C;
  wire [0:0]Q;
  wire [1:0]W1_6_0;
  wire W1_7_3_o_ap_vld;
  wire ap_clk;
  wire [7:0]img_pos_6;

  bd_0_hls_inst_0_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_49 train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U
       (.A(A),
        .C(C),
        .Q(Q),
        .W1_6_0(W1_6_0),
        .W1_7_3_o_ap_vld(W1_7_3_o_ap_vld),
        .ap_clk(ap_clk),
        .img_pos_6(img_pos_6));
endmodule

(* ORIG_REF_NAME = "train_step_mac_muladd_8s_8s_2s_12_4_1" *) 
module bd_0_hls_inst_0_train_step_mac_muladd_8s_8s_2s_12_4_1_14
   (A,
    C,
    Q,
    ap_clk,
    img_pos_7,
    train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3,
    train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7,
    W1_7_3_o_ap_vld,
    W1_7_0);
  output [6:0]A;
  output [0:0]C;
  input [0:0]Q;
  input ap_clk;
  input [7:0]img_pos_7;
  input [0:0]train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3;
  input [0:0]train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7;
  input W1_7_3_o_ap_vld;
  input [1:0]W1_7_0;

  wire [6:0]A;
  wire [0:0]C;
  wire [0:0]Q;
  wire [1:0]W1_7_0;
  wire W1_7_3_o_ap_vld;
  wire ap_clk;
  wire [7:0]img_pos_7;
  wire [0:0]train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3;
  wire [0:0]train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7;

  bd_0_hls_inst_0_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_48 train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U
       (.A(A),
        .C(C),
        .Q(Q),
        .W1_7_0(W1_7_0),
        .W1_7_3_o_ap_vld(W1_7_3_o_ap_vld),
        .ap_clk(ap_clk),
        .img_pos_7(img_pos_7),
        .train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3(train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3),
        .train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7(train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7));
endmodule

(* ORIG_REF_NAME = "train_step_mac_muladd_8s_8s_2s_12_4_1" *) 
module bd_0_hls_inst_0_train_step_mac_muladd_8s_8s_2s_12_4_1_15
   (C,
    Q,
    ap_clk,
    img_pos_0,
    A,
    W1_7_3_o_ap_vld,
    W1_0_1);
  output [0:0]C;
  input [0:0]Q;
  input ap_clk;
  input [7:0]img_pos_0;
  input [6:0]A;
  input W1_7_3_o_ap_vld;
  input [1:0]W1_0_1;

  wire [6:0]A;
  wire [0:0]C;
  wire [0:0]Q;
  wire [1:0]W1_0_1;
  wire W1_7_3_o_ap_vld;
  wire ap_clk;
  wire [7:0]img_pos_0;

  bd_0_hls_inst_0_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_47 train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U
       (.A(A),
        .C(C),
        .Q(Q),
        .W1_0_1(W1_0_1),
        .W1_7_3_o_ap_vld(W1_7_3_o_ap_vld),
        .ap_clk(ap_clk),
        .img_pos_0(img_pos_0));
endmodule

(* ORIG_REF_NAME = "train_step_mac_muladd_8s_8s_2s_12_4_1" *) 
module bd_0_hls_inst_0_train_step_mac_muladd_8s_8s_2s_12_4_1_16
   (C,
    Q,
    ap_clk,
    img_pos_1,
    A,
    W1_7_3_o_ap_vld,
    W1_1_1);
  output [0:0]C;
  input [0:0]Q;
  input ap_clk;
  input [7:0]img_pos_1;
  input [6:0]A;
  input W1_7_3_o_ap_vld;
  input [1:0]W1_1_1;

  wire [6:0]A;
  wire [0:0]C;
  wire [0:0]Q;
  wire [1:0]W1_1_1;
  wire W1_7_3_o_ap_vld;
  wire ap_clk;
  wire [7:0]img_pos_1;

  bd_0_hls_inst_0_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_46 train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U
       (.A(A),
        .C(C),
        .Q(Q),
        .W1_1_1(W1_1_1),
        .W1_7_3_o_ap_vld(W1_7_3_o_ap_vld),
        .ap_clk(ap_clk),
        .img_pos_1(img_pos_1));
endmodule

(* ORIG_REF_NAME = "train_step_mac_muladd_8s_8s_2s_12_4_1" *) 
module bd_0_hls_inst_0_train_step_mac_muladd_8s_8s_2s_12_4_1_17
   (C,
    Q,
    ap_clk,
    img_pos_2,
    A,
    W1_7_3_o_ap_vld,
    W1_2_1);
  output [0:0]C;
  input [0:0]Q;
  input ap_clk;
  input [7:0]img_pos_2;
  input [6:0]A;
  input W1_7_3_o_ap_vld;
  input [1:0]W1_2_1;

  wire [6:0]A;
  wire [0:0]C;
  wire [0:0]Q;
  wire [1:0]W1_2_1;
  wire W1_7_3_o_ap_vld;
  wire ap_clk;
  wire [7:0]img_pos_2;

  bd_0_hls_inst_0_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_45 train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U
       (.A(A),
        .C(C),
        .Q(Q),
        .W1_2_1(W1_2_1),
        .W1_7_3_o_ap_vld(W1_7_3_o_ap_vld),
        .ap_clk(ap_clk),
        .img_pos_2(img_pos_2));
endmodule

(* ORIG_REF_NAME = "train_step_mac_muladd_8s_8s_2s_12_4_1" *) 
module bd_0_hls_inst_0_train_step_mac_muladd_8s_8s_2s_12_4_1_18
   (C,
    Q,
    ap_clk,
    img_pos_3,
    A,
    W1_7_3_o_ap_vld,
    W1_3_1);
  output [0:0]C;
  input [0:0]Q;
  input ap_clk;
  input [7:0]img_pos_3;
  input [6:0]A;
  input W1_7_3_o_ap_vld;
  input [1:0]W1_3_1;

  wire [6:0]A;
  wire [0:0]C;
  wire [0:0]Q;
  wire [1:0]W1_3_1;
  wire W1_7_3_o_ap_vld;
  wire ap_clk;
  wire [7:0]img_pos_3;

  bd_0_hls_inst_0_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_44 train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U
       (.A(A),
        .C(C),
        .Q(Q),
        .W1_3_1(W1_3_1),
        .W1_7_3_o_ap_vld(W1_7_3_o_ap_vld),
        .ap_clk(ap_clk),
        .img_pos_3(img_pos_3));
endmodule

(* ORIG_REF_NAME = "train_step_mac_muladd_8s_8s_2s_12_4_1" *) 
module bd_0_hls_inst_0_train_step_mac_muladd_8s_8s_2s_12_4_1_19
   (C,
    Q,
    ap_clk,
    img_pos_4,
    A,
    W1_7_3_o_ap_vld,
    W1_4_1);
  output [0:0]C;
  input [0:0]Q;
  input ap_clk;
  input [7:0]img_pos_4;
  input [6:0]A;
  input W1_7_3_o_ap_vld;
  input [1:0]W1_4_1;

  wire [6:0]A;
  wire [0:0]C;
  wire [0:0]Q;
  wire [1:0]W1_4_1;
  wire W1_7_3_o_ap_vld;
  wire ap_clk;
  wire [7:0]img_pos_4;

  bd_0_hls_inst_0_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_43 train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U
       (.A(A),
        .C(C),
        .Q(Q),
        .W1_4_1(W1_4_1),
        .W1_7_3_o_ap_vld(W1_7_3_o_ap_vld),
        .ap_clk(ap_clk),
        .img_pos_4(img_pos_4));
endmodule

(* ORIG_REF_NAME = "train_step_mac_muladd_8s_8s_2s_12_4_1" *) 
module bd_0_hls_inst_0_train_step_mac_muladd_8s_8s_2s_12_4_1_2
   (C,
    Q,
    ap_clk,
    img_pos_3,
    O66,
    W1_7_3_o_ap_vld,
    W1_3_3);
  output [0:0]C;
  input [0:0]Q;
  input ap_clk;
  input [7:0]img_pos_3;
  input [6:0]O66;
  input W1_7_3_o_ap_vld;
  input [1:0]W1_3_3;

  wire [0:0]C;
  wire [6:0]O66;
  wire [0:0]Q;
  wire [1:0]W1_3_3;
  wire W1_7_3_o_ap_vld;
  wire ap_clk;
  wire [7:0]img_pos_3;

  bd_0_hls_inst_0_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_60 train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U
       (.C(C),
        .O66(O66),
        .Q(Q),
        .W1_3_3(W1_3_3),
        .W1_7_3_o_ap_vld(W1_7_3_o_ap_vld),
        .ap_clk(ap_clk),
        .img_pos_3(img_pos_3));
endmodule

(* ORIG_REF_NAME = "train_step_mac_muladd_8s_8s_2s_12_4_1" *) 
module bd_0_hls_inst_0_train_step_mac_muladd_8s_8s_2s_12_4_1_20
   (C,
    Q,
    ap_clk,
    img_pos_5,
    A,
    W1_7_3_o_ap_vld,
    W1_5_1);
  output [0:0]C;
  input [0:0]Q;
  input ap_clk;
  input [7:0]img_pos_5;
  input [6:0]A;
  input W1_7_3_o_ap_vld;
  input [1:0]W1_5_1;

  wire [6:0]A;
  wire [0:0]C;
  wire [0:0]Q;
  wire [1:0]W1_5_1;
  wire W1_7_3_o_ap_vld;
  wire ap_clk;
  wire [7:0]img_pos_5;

  bd_0_hls_inst_0_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_42 train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U
       (.A(A),
        .C(C),
        .Q(Q),
        .W1_5_1(W1_5_1),
        .W1_7_3_o_ap_vld(W1_7_3_o_ap_vld),
        .ap_clk(ap_clk),
        .img_pos_5(img_pos_5));
endmodule

(* ORIG_REF_NAME = "train_step_mac_muladd_8s_8s_2s_12_4_1" *) 
module bd_0_hls_inst_0_train_step_mac_muladd_8s_8s_2s_12_4_1_21
   (C,
    Q,
    ap_clk,
    img_pos_6,
    A,
    W1_7_3_o_ap_vld,
    W1_6_1);
  output [0:0]C;
  input [0:0]Q;
  input ap_clk;
  input [7:0]img_pos_6;
  input [6:0]A;
  input W1_7_3_o_ap_vld;
  input [1:0]W1_6_1;

  wire [6:0]A;
  wire [0:0]C;
  wire [0:0]Q;
  wire [1:0]W1_6_1;
  wire W1_7_3_o_ap_vld;
  wire ap_clk;
  wire [7:0]img_pos_6;

  bd_0_hls_inst_0_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_41 train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U
       (.A(A),
        .C(C),
        .Q(Q),
        .W1_6_1(W1_6_1),
        .W1_7_3_o_ap_vld(W1_7_3_o_ap_vld),
        .ap_clk(ap_clk),
        .img_pos_6(img_pos_6));
endmodule

(* ORIG_REF_NAME = "train_step_mac_muladd_8s_8s_2s_12_4_1" *) 
module bd_0_hls_inst_0_train_step_mac_muladd_8s_8s_2s_12_4_1_22
   (A,
    C,
    Q,
    ap_clk,
    img_pos_7,
    train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2,
    train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6,
    W1_7_3_o_ap_vld,
    W1_7_1);
  output [6:0]A;
  output [0:0]C;
  input [0:0]Q;
  input ap_clk;
  input [7:0]img_pos_7;
  input [0:0]train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2;
  input [0:0]train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6;
  input W1_7_3_o_ap_vld;
  input [1:0]W1_7_1;

  wire [6:0]A;
  wire [0:0]C;
  wire [0:0]Q;
  wire [1:0]W1_7_1;
  wire W1_7_3_o_ap_vld;
  wire ap_clk;
  wire [7:0]img_pos_7;
  wire [0:0]train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2;
  wire [0:0]train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6;

  bd_0_hls_inst_0_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_40 train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U
       (.A(A),
        .C(C),
        .Q(Q),
        .W1_7_1(W1_7_1),
        .W1_7_3_o_ap_vld(W1_7_3_o_ap_vld),
        .ap_clk(ap_clk),
        .img_pos_7(img_pos_7),
        .train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2(train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2),
        .train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6(train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6));
endmodule

(* ORIG_REF_NAME = "train_step_mac_muladd_8s_8s_2s_12_4_1" *) 
module bd_0_hls_inst_0_train_step_mac_muladd_8s_8s_2s_12_4_1_23
   (C,
    Q,
    ap_clk,
    img_pos_0,
    A,
    W1_7_3_o_ap_vld,
    W1_0_2);
  output [0:0]C;
  input [0:0]Q;
  input ap_clk;
  input [7:0]img_pos_0;
  input [6:0]A;
  input W1_7_3_o_ap_vld;
  input [1:0]W1_0_2;

  wire [6:0]A;
  wire [0:0]C;
  wire [0:0]Q;
  wire [1:0]W1_0_2;
  wire W1_7_3_o_ap_vld;
  wire ap_clk;
  wire [7:0]img_pos_0;

  bd_0_hls_inst_0_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_39 train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U
       (.A(A),
        .C(C),
        .Q(Q),
        .W1_0_2(W1_0_2),
        .W1_7_3_o_ap_vld(W1_7_3_o_ap_vld),
        .ap_clk(ap_clk),
        .img_pos_0(img_pos_0));
endmodule

(* ORIG_REF_NAME = "train_step_mac_muladd_8s_8s_2s_12_4_1" *) 
module bd_0_hls_inst_0_train_step_mac_muladd_8s_8s_2s_12_4_1_24
   (C,
    Q,
    ap_clk,
    img_pos_1,
    A,
    W1_7_3_o_ap_vld,
    W1_1_2);
  output [0:0]C;
  input [0:0]Q;
  input ap_clk;
  input [7:0]img_pos_1;
  input [6:0]A;
  input W1_7_3_o_ap_vld;
  input [1:0]W1_1_2;

  wire [6:0]A;
  wire [0:0]C;
  wire [0:0]Q;
  wire [1:0]W1_1_2;
  wire W1_7_3_o_ap_vld;
  wire ap_clk;
  wire [7:0]img_pos_1;

  bd_0_hls_inst_0_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_38 train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U
       (.A(A),
        .C(C),
        .Q(Q),
        .W1_1_2(W1_1_2),
        .W1_7_3_o_ap_vld(W1_7_3_o_ap_vld),
        .ap_clk(ap_clk),
        .img_pos_1(img_pos_1));
endmodule

(* ORIG_REF_NAME = "train_step_mac_muladd_8s_8s_2s_12_4_1" *) 
module bd_0_hls_inst_0_train_step_mac_muladd_8s_8s_2s_12_4_1_25
   (C,
    Q,
    ap_clk,
    img_pos_2,
    A,
    W1_7_3_o_ap_vld,
    W1_2_2);
  output [0:0]C;
  input [0:0]Q;
  input ap_clk;
  input [7:0]img_pos_2;
  input [6:0]A;
  input W1_7_3_o_ap_vld;
  input [1:0]W1_2_2;

  wire [6:0]A;
  wire [0:0]C;
  wire [0:0]Q;
  wire [1:0]W1_2_2;
  wire W1_7_3_o_ap_vld;
  wire ap_clk;
  wire [7:0]img_pos_2;

  bd_0_hls_inst_0_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_37 train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U
       (.A(A),
        .C(C),
        .Q(Q),
        .W1_2_2(W1_2_2),
        .W1_7_3_o_ap_vld(W1_7_3_o_ap_vld),
        .ap_clk(ap_clk),
        .img_pos_2(img_pos_2));
endmodule

(* ORIG_REF_NAME = "train_step_mac_muladd_8s_8s_2s_12_4_1" *) 
module bd_0_hls_inst_0_train_step_mac_muladd_8s_8s_2s_12_4_1_26
   (C,
    Q,
    ap_clk,
    img_pos_3,
    A,
    W1_7_3_o_ap_vld,
    W1_3_2);
  output [0:0]C;
  input [0:0]Q;
  input ap_clk;
  input [7:0]img_pos_3;
  input [6:0]A;
  input W1_7_3_o_ap_vld;
  input [1:0]W1_3_2;

  wire [6:0]A;
  wire [0:0]C;
  wire [0:0]Q;
  wire [1:0]W1_3_2;
  wire W1_7_3_o_ap_vld;
  wire ap_clk;
  wire [7:0]img_pos_3;

  bd_0_hls_inst_0_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_36 train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U
       (.A(A),
        .C(C),
        .Q(Q),
        .W1_3_2(W1_3_2),
        .W1_7_3_o_ap_vld(W1_7_3_o_ap_vld),
        .ap_clk(ap_clk),
        .img_pos_3(img_pos_3));
endmodule

(* ORIG_REF_NAME = "train_step_mac_muladd_8s_8s_2s_12_4_1" *) 
module bd_0_hls_inst_0_train_step_mac_muladd_8s_8s_2s_12_4_1_27
   (C,
    Q,
    ap_clk,
    img_pos_4,
    A,
    W1_7_3_o_ap_vld,
    W1_4_2);
  output [0:0]C;
  input [0:0]Q;
  input ap_clk;
  input [7:0]img_pos_4;
  input [6:0]A;
  input W1_7_3_o_ap_vld;
  input [1:0]W1_4_2;

  wire [6:0]A;
  wire [0:0]C;
  wire [0:0]Q;
  wire [1:0]W1_4_2;
  wire W1_7_3_o_ap_vld;
  wire ap_clk;
  wire [7:0]img_pos_4;

  bd_0_hls_inst_0_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_35 train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U
       (.A(A),
        .C(C),
        .Q(Q),
        .W1_4_2(W1_4_2),
        .W1_7_3_o_ap_vld(W1_7_3_o_ap_vld),
        .ap_clk(ap_clk),
        .img_pos_4(img_pos_4));
endmodule

(* ORIG_REF_NAME = "train_step_mac_muladd_8s_8s_2s_12_4_1" *) 
module bd_0_hls_inst_0_train_step_mac_muladd_8s_8s_2s_12_4_1_28
   (C,
    Q,
    ap_clk,
    img_pos_5,
    A,
    W1_7_3_o_ap_vld,
    W1_5_2);
  output [0:0]C;
  input [0:0]Q;
  input ap_clk;
  input [7:0]img_pos_5;
  input [6:0]A;
  input W1_7_3_o_ap_vld;
  input [1:0]W1_5_2;

  wire [6:0]A;
  wire [0:0]C;
  wire [0:0]Q;
  wire [1:0]W1_5_2;
  wire W1_7_3_o_ap_vld;
  wire ap_clk;
  wire [7:0]img_pos_5;

  bd_0_hls_inst_0_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_34 train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U
       (.A(A),
        .C(C),
        .Q(Q),
        .W1_5_2(W1_5_2),
        .W1_7_3_o_ap_vld(W1_7_3_o_ap_vld),
        .ap_clk(ap_clk),
        .img_pos_5(img_pos_5));
endmodule

(* ORIG_REF_NAME = "train_step_mac_muladd_8s_8s_2s_12_4_1" *) 
module bd_0_hls_inst_0_train_step_mac_muladd_8s_8s_2s_12_4_1_29
   (C,
    Q,
    ap_clk,
    img_pos_6,
    A,
    W1_7_3_o_ap_vld,
    W1_6_2);
  output [0:0]C;
  input [0:0]Q;
  input ap_clk;
  input [7:0]img_pos_6;
  input [6:0]A;
  input W1_7_3_o_ap_vld;
  input [1:0]W1_6_2;

  wire [6:0]A;
  wire [0:0]C;
  wire [0:0]Q;
  wire [1:0]W1_6_2;
  wire W1_7_3_o_ap_vld;
  wire ap_clk;
  wire [7:0]img_pos_6;

  bd_0_hls_inst_0_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_33 train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U
       (.A(A),
        .C(C),
        .Q(Q),
        .W1_6_2(W1_6_2),
        .W1_7_3_o_ap_vld(W1_7_3_o_ap_vld),
        .ap_clk(ap_clk),
        .img_pos_6(img_pos_6));
endmodule

(* ORIG_REF_NAME = "train_step_mac_muladd_8s_8s_2s_12_4_1" *) 
module bd_0_hls_inst_0_train_step_mac_muladd_8s_8s_2s_12_4_1_3
   (C,
    Q,
    ap_clk,
    img_pos_4,
    O66,
    W1_7_3_o_ap_vld,
    W1_4_3);
  output [0:0]C;
  input [0:0]Q;
  input ap_clk;
  input [7:0]img_pos_4;
  input [6:0]O66;
  input W1_7_3_o_ap_vld;
  input [1:0]W1_4_3;

  wire [0:0]C;
  wire [6:0]O66;
  wire [0:0]Q;
  wire [1:0]W1_4_3;
  wire W1_7_3_o_ap_vld;
  wire ap_clk;
  wire [7:0]img_pos_4;

  bd_0_hls_inst_0_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_59 train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U
       (.C(C),
        .O66(O66),
        .Q(Q),
        .W1_4_3(W1_4_3),
        .W1_7_3_o_ap_vld(W1_7_3_o_ap_vld),
        .ap_clk(ap_clk),
        .img_pos_4(img_pos_4));
endmodule

(* ORIG_REF_NAME = "train_step_mac_muladd_8s_8s_2s_12_4_1" *) 
module bd_0_hls_inst_0_train_step_mac_muladd_8s_8s_2s_12_4_1_30
   (A,
    C,
    Q,
    ap_clk,
    img_pos_7,
    train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1,
    train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5,
    W1_7_3_o_ap_vld,
    W1_7_2);
  output [6:0]A;
  output [0:0]C;
  input [0:0]Q;
  input ap_clk;
  input [7:0]img_pos_7;
  input [0:0]train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1;
  input [0:0]train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5;
  input W1_7_3_o_ap_vld;
  input [1:0]W1_7_2;

  wire [6:0]A;
  wire [0:0]C;
  wire [0:0]Q;
  wire [1:0]W1_7_2;
  wire W1_7_3_o_ap_vld;
  wire ap_clk;
  wire [7:0]img_pos_7;
  wire [0:0]train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1;
  wire [0:0]train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5;

  bd_0_hls_inst_0_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_32 train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U
       (.A(A),
        .C(C),
        .Q(Q),
        .W1_7_2(W1_7_2),
        .W1_7_3_o_ap_vld(W1_7_3_o_ap_vld),
        .ap_clk(ap_clk),
        .img_pos_7(img_pos_7),
        .train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1(train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1),
        .train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5(train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5));
endmodule

(* ORIG_REF_NAME = "train_step_mac_muladd_8s_8s_2s_12_4_1" *) 
module bd_0_hls_inst_0_train_step_mac_muladd_8s_8s_2s_12_4_1_31
   (C,
    Q,
    ap_clk,
    img_pos_0,
    O66,
    W1_7_3_o_ap_vld,
    W1_0_3);
  output [0:0]C;
  input [0:0]Q;
  input ap_clk;
  input [7:0]img_pos_0;
  input [6:0]O66;
  input W1_7_3_o_ap_vld;
  input [1:0]W1_0_3;

  wire [0:0]C;
  wire [6:0]O66;
  wire [0:0]Q;
  wire [1:0]W1_0_3;
  wire W1_7_3_o_ap_vld;
  wire ap_clk;
  wire [7:0]img_pos_0;

  bd_0_hls_inst_0_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0 train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U
       (.C(C),
        .O66(O66),
        .Q(Q),
        .W1_0_3(W1_0_3),
        .W1_7_3_o_ap_vld(W1_7_3_o_ap_vld),
        .ap_clk(ap_clk),
        .img_pos_0(img_pos_0));
endmodule

(* ORIG_REF_NAME = "train_step_mac_muladd_8s_8s_2s_12_4_1" *) 
module bd_0_hls_inst_0_train_step_mac_muladd_8s_8s_2s_12_4_1_4
   (C,
    Q,
    ap_clk,
    img_pos_5,
    O66,
    W1_7_3_o_ap_vld,
    W1_5_3);
  output [0:0]C;
  input [0:0]Q;
  input ap_clk;
  input [7:0]img_pos_5;
  input [6:0]O66;
  input W1_7_3_o_ap_vld;
  input [1:0]W1_5_3;

  wire [0:0]C;
  wire [6:0]O66;
  wire [0:0]Q;
  wire [1:0]W1_5_3;
  wire W1_7_3_o_ap_vld;
  wire ap_clk;
  wire [7:0]img_pos_5;

  bd_0_hls_inst_0_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_58 train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U
       (.C(C),
        .O66(O66),
        .Q(Q),
        .W1_5_3(W1_5_3),
        .W1_7_3_o_ap_vld(W1_7_3_o_ap_vld),
        .ap_clk(ap_clk),
        .img_pos_5(img_pos_5));
endmodule

(* ORIG_REF_NAME = "train_step_mac_muladd_8s_8s_2s_12_4_1" *) 
module bd_0_hls_inst_0_train_step_mac_muladd_8s_8s_2s_12_4_1_5
   (C,
    Q,
    ap_clk,
    img_pos_6,
    O66,
    W1_7_3_o_ap_vld,
    W1_6_3);
  output [0:0]C;
  input [0:0]Q;
  input ap_clk;
  input [7:0]img_pos_6;
  input [6:0]O66;
  input W1_7_3_o_ap_vld;
  input [1:0]W1_6_3;

  wire [0:0]C;
  wire [6:0]O66;
  wire [0:0]Q;
  wire [1:0]W1_6_3;
  wire W1_7_3_o_ap_vld;
  wire ap_clk;
  wire [7:0]img_pos_6;

  bd_0_hls_inst_0_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_57 train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U
       (.C(C),
        .O66(O66),
        .Q(Q),
        .W1_6_3(W1_6_3),
        .W1_7_3_o_ap_vld(W1_7_3_o_ap_vld),
        .ap_clk(ap_clk),
        .img_pos_6(img_pos_6));
endmodule

(* ORIG_REF_NAME = "train_step_mac_muladd_8s_8s_2s_12_4_1" *) 
module bd_0_hls_inst_0_train_step_mac_muladd_8s_8s_2s_12_4_1_6
   (O66,
    C,
    Q,
    ap_clk,
    img_pos_7,
    train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed,
    train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4,
    W1_7_3_o_ap_vld,
    W1_7_3);
  output [6:0]O66;
  output [0:0]C;
  input [0:0]Q;
  input ap_clk;
  input [7:0]img_pos_7;
  input [0:0]train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed;
  input [0:0]train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4;
  input W1_7_3_o_ap_vld;
  input [1:0]W1_7_3;

  wire [0:0]C;
  wire [6:0]O66;
  wire [0:0]Q;
  wire [1:0]W1_7_3;
  wire W1_7_3_o_ap_vld;
  wire ap_clk;
  wire [7:0]img_pos_7;
  wire [0:0]train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed;
  wire [0:0]train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4;

  bd_0_hls_inst_0_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_56 train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U
       (.A(O66),
        .C(C),
        .Q(Q),
        .W1_7_3(W1_7_3),
        .W1_7_3_o_ap_vld(W1_7_3_o_ap_vld),
        .ap_clk(ap_clk),
        .img_pos_7(img_pos_7),
        .train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed(train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed),
        .train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4(train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4));
endmodule

(* ORIG_REF_NAME = "train_step_mac_muladd_8s_8s_2s_12_4_1" *) 
module bd_0_hls_inst_0_train_step_mac_muladd_8s_8s_2s_12_4_1_7
   (C,
    Q,
    ap_clk,
    img_pos_0,
    A,
    W1_7_3_o_ap_vld,
    W1_0_0);
  output [0:0]C;
  input [0:0]Q;
  input ap_clk;
  input [7:0]img_pos_0;
  input [6:0]A;
  input W1_7_3_o_ap_vld;
  input [1:0]W1_0_0;

  wire [6:0]A;
  wire [0:0]C;
  wire [0:0]Q;
  wire [1:0]W1_0_0;
  wire W1_7_3_o_ap_vld;
  wire ap_clk;
  wire [7:0]img_pos_0;

  bd_0_hls_inst_0_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_55 train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U
       (.A(A),
        .C(C),
        .Q(Q),
        .W1_0_0(W1_0_0),
        .W1_7_3_o_ap_vld(W1_7_3_o_ap_vld),
        .ap_clk(ap_clk),
        .img_pos_0(img_pos_0));
endmodule

(* ORIG_REF_NAME = "train_step_mac_muladd_8s_8s_2s_12_4_1" *) 
module bd_0_hls_inst_0_train_step_mac_muladd_8s_8s_2s_12_4_1_8
   (C,
    Q,
    ap_clk,
    img_pos_1,
    A,
    W1_7_3_o_ap_vld,
    W1_1_0);
  output [0:0]C;
  input [0:0]Q;
  input ap_clk;
  input [7:0]img_pos_1;
  input [6:0]A;
  input W1_7_3_o_ap_vld;
  input [1:0]W1_1_0;

  wire [6:0]A;
  wire [0:0]C;
  wire [0:0]Q;
  wire [1:0]W1_1_0;
  wire W1_7_3_o_ap_vld;
  wire ap_clk;
  wire [7:0]img_pos_1;

  bd_0_hls_inst_0_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_54 train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U
       (.A(A),
        .C(C),
        .Q(Q),
        .W1_1_0(W1_1_0),
        .W1_7_3_o_ap_vld(W1_7_3_o_ap_vld),
        .ap_clk(ap_clk),
        .img_pos_1(img_pos_1));
endmodule

(* ORIG_REF_NAME = "train_step_mac_muladd_8s_8s_2s_12_4_1" *) 
module bd_0_hls_inst_0_train_step_mac_muladd_8s_8s_2s_12_4_1_9
   (C,
    Q,
    ap_clk,
    img_pos_2,
    A,
    W1_7_3_o_ap_vld,
    W1_2_0);
  output [0:0]C;
  input [0:0]Q;
  input ap_clk;
  input [7:0]img_pos_2;
  input [6:0]A;
  input W1_7_3_o_ap_vld;
  input [1:0]W1_2_0;

  wire [6:0]A;
  wire [0:0]C;
  wire [0:0]Q;
  wire [1:0]W1_2_0;
  wire W1_7_3_o_ap_vld;
  wire ap_clk;
  wire [7:0]img_pos_2;

  bd_0_hls_inst_0_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_53 train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_U
       (.A(A),
        .C(C),
        .Q(Q),
        .W1_2_0(W1_2_0),
        .W1_7_3_o_ap_vld(W1_7_3_o_ap_vld),
        .ap_clk(ap_clk),
        .img_pos_2(img_pos_2));
endmodule

(* ORIG_REF_NAME = "train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0" *) 
module bd_0_hls_inst_0_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0
   (C,
    Q,
    ap_clk,
    img_pos_0,
    O66,
    W1_7_3_o_ap_vld,
    W1_0_3);
  output [0:0]C;
  input [0:0]Q;
  input ap_clk;
  input [7:0]img_pos_0;
  input [6:0]O66;
  input W1_7_3_o_ap_vld;
  input [1:0]W1_0_3;

  wire [0:0]C;
  wire [6:0]O66;
  wire [0:0]Q;
  wire [1:0]W1_0_3;
  wire W1_7_3_o_ap_vld;
  wire ap_clk;
  wire [0:0]grp_updateHidden_fu_493_W1_0_3_o;
  wire [7:0]img_pos_0;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({O66[6],O66[6],O66[6],O66[6],O66[6],O66[6],O66[6],O66[6],O66[6],O66[6],O66[6],O66[6],O66[6],O66[6],O66[6],O66[6],O66[6],O66[6],O66[6],O66[6],O66[6],O66[6],O66,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({img_pos_0[7],img_pos_0[7],img_pos_0[7],img_pos_0[7],img_pos_0[7],img_pos_0[7],img_pos_0[7],img_pos_0[7],img_pos_0[7],img_pos_0[7],img_pos_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,grp_updateHidden_fu_493_W1_0_3_o}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:12],p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_3__2
       (.I0(p_reg_reg_n_94),
        .I1(W1_7_3_o_ap_vld),
        .I2(W1_0_3[1]),
        .O(C));
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_4__2
       (.I0(W1_7_3_o_ap_vld),
        .I1(W1_0_3[0]),
        .O(grp_updateHidden_fu_493_W1_0_3_o));
endmodule

(* ORIG_REF_NAME = "train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0" *) 
module bd_0_hls_inst_0_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_32
   (A,
    C,
    Q,
    ap_clk,
    img_pos_7,
    train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1,
    train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5,
    W1_7_3_o_ap_vld,
    W1_7_2);
  output [6:0]A;
  output [0:0]C;
  input [0:0]Q;
  input ap_clk;
  input [7:0]img_pos_7;
  input [0:0]train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1;
  input [0:0]train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5;
  input W1_7_3_o_ap_vld;
  input [1:0]W1_7_2;

  wire [6:0]A;
  wire [0:0]C;
  wire [0:0]Q;
  wire [1:0]W1_7_2;
  wire W1_7_3_o_ap_vld;
  wire ap_clk;
  wire [0:0]grp_updateHidden_fu_493_W1_7_2_o;
  wire [7:0]img_pos_7;
  wire p_reg_reg_i_10__1_n_0;
  wire p_reg_reg_i_11__1_n_0;
  wire p_reg_reg_i_1__1_n_2;
  wire p_reg_reg_i_1__1_n_3;
  wire p_reg_reg_i_2__1_n_0;
  wire p_reg_reg_i_2__1_n_1;
  wire p_reg_reg_i_2__1_n_2;
  wire p_reg_reg_i_2__1_n_3;
  wire p_reg_reg_i_5__1_n_0;
  wire p_reg_reg_i_6__1_n_0;
  wire p_reg_reg_i_7__1_n_0;
  wire p_reg_reg_i_8__1_n_0;
  wire p_reg_reg_i_9__1_n_0;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [0:0]train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1;
  wire [0:0]train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [3:2]NLW_p_reg_reg_i_1__1_CO_UNCONNECTED;
  wire [3:3]NLW_p_reg_reg_i_1__1_O_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({img_pos_7[7],img_pos_7[7],img_pos_7[7],img_pos_7[7],img_pos_7[7],img_pos_7[7],img_pos_7[7],img_pos_7[7],img_pos_7[7],img_pos_7[7],img_pos_7}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,grp_updateHidden_fu_493_W1_7_2_o}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:12],p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_10__1
       (.I0(train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1),
        .I1(train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5),
        .O(p_reg_reg_i_10__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_11__1
       (.I0(train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1),
        .I1(train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5),
        .O(p_reg_reg_i_11__1_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_reg_reg_i_1__1
       (.CI(p_reg_reg_i_2__1_n_0),
        .CO({NLW_p_reg_reg_i_1__1_CO_UNCONNECTED[3:2],p_reg_reg_i_1__1_n_2,p_reg_reg_i_1__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1,train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1}),
        .O({NLW_p_reg_reg_i_1__1_O_UNCONNECTED[3],A[6:4]}),
        .S({1'b0,p_reg_reg_i_5__1_n_0,p_reg_reg_i_6__1_n_0,p_reg_reg_i_7__1_n_0}));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_1__23
       (.I0(p_reg_reg_n_94),
        .I1(W1_7_3_o_ap_vld),
        .I2(W1_7_2[1]),
        .O(C));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_reg_reg_i_2__1
       (.CI(1'b0),
        .CO({p_reg_reg_i_2__1_n_0,p_reg_reg_i_2__1_n_1,p_reg_reg_i_2__1_n_2,p_reg_reg_i_2__1_n_3}),
        .CYINIT(1'b1),
        .DI({train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1,train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1,train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1,train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1}),
        .O(A[3:0]),
        .S({p_reg_reg_i_8__1_n_0,p_reg_reg_i_9__1_n_0,p_reg_reg_i_10__1_n_0,p_reg_reg_i_11__1_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_2__23
       (.I0(W1_7_3_o_ap_vld),
        .I1(W1_7_2[0]),
        .O(grp_updateHidden_fu_493_W1_7_2_o));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_5__1
       (.I0(train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1),
        .I1(train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5),
        .O(p_reg_reg_i_5__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_6__1
       (.I0(train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1),
        .I1(train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5),
        .O(p_reg_reg_i_6__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_7__1
       (.I0(train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1),
        .I1(train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5),
        .O(p_reg_reg_i_7__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_8__1
       (.I0(train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1),
        .I1(train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5),
        .O(p_reg_reg_i_8__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_9__1
       (.I0(train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1),
        .I1(train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5),
        .O(p_reg_reg_i_9__1_n_0));
endmodule

(* ORIG_REF_NAME = "train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0" *) 
module bd_0_hls_inst_0_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_33
   (C,
    Q,
    ap_clk,
    img_pos_6,
    A,
    W1_7_3_o_ap_vld,
    W1_6_2);
  output [0:0]C;
  input [0:0]Q;
  input ap_clk;
  input [7:0]img_pos_6;
  input [6:0]A;
  input W1_7_3_o_ap_vld;
  input [1:0]W1_6_2;

  wire [6:0]A;
  wire [0:0]C;
  wire [0:0]Q;
  wire [1:0]W1_6_2;
  wire W1_7_3_o_ap_vld;
  wire ap_clk;
  wire [0:0]grp_updateHidden_fu_493_W1_6_2_o;
  wire [7:0]img_pos_6;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({img_pos_6[7],img_pos_6[7],img_pos_6[7],img_pos_6[7],img_pos_6[7],img_pos_6[7],img_pos_6[7],img_pos_6[7],img_pos_6[7],img_pos_6[7],img_pos_6}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,grp_updateHidden_fu_493_W1_6_2_o}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:12],p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_1__22
       (.I0(p_reg_reg_n_94),
        .I1(W1_7_3_o_ap_vld),
        .I2(W1_6_2[1]),
        .O(C));
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_2__22
       (.I0(W1_7_3_o_ap_vld),
        .I1(W1_6_2[0]),
        .O(grp_updateHidden_fu_493_W1_6_2_o));
endmodule

(* ORIG_REF_NAME = "train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0" *) 
module bd_0_hls_inst_0_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_34
   (C,
    Q,
    ap_clk,
    img_pos_5,
    A,
    W1_7_3_o_ap_vld,
    W1_5_2);
  output [0:0]C;
  input [0:0]Q;
  input ap_clk;
  input [7:0]img_pos_5;
  input [6:0]A;
  input W1_7_3_o_ap_vld;
  input [1:0]W1_5_2;

  wire [6:0]A;
  wire [0:0]C;
  wire [0:0]Q;
  wire [1:0]W1_5_2;
  wire W1_7_3_o_ap_vld;
  wire ap_clk;
  wire [0:0]grp_updateHidden_fu_493_W1_5_2_o;
  wire [7:0]img_pos_5;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({img_pos_5[7],img_pos_5[7],img_pos_5[7],img_pos_5[7],img_pos_5[7],img_pos_5[7],img_pos_5[7],img_pos_5[7],img_pos_5[7],img_pos_5[7],img_pos_5}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,grp_updateHidden_fu_493_W1_5_2_o}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:12],p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_1__21
       (.I0(p_reg_reg_n_94),
        .I1(W1_7_3_o_ap_vld),
        .I2(W1_5_2[1]),
        .O(C));
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_2__21
       (.I0(W1_7_3_o_ap_vld),
        .I1(W1_5_2[0]),
        .O(grp_updateHidden_fu_493_W1_5_2_o));
endmodule

(* ORIG_REF_NAME = "train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0" *) 
module bd_0_hls_inst_0_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_35
   (C,
    Q,
    ap_clk,
    img_pos_4,
    A,
    W1_7_3_o_ap_vld,
    W1_4_2);
  output [0:0]C;
  input [0:0]Q;
  input ap_clk;
  input [7:0]img_pos_4;
  input [6:0]A;
  input W1_7_3_o_ap_vld;
  input [1:0]W1_4_2;

  wire [6:0]A;
  wire [0:0]C;
  wire [0:0]Q;
  wire [1:0]W1_4_2;
  wire W1_7_3_o_ap_vld;
  wire ap_clk;
  wire [0:0]grp_updateHidden_fu_493_W1_4_2_o;
  wire [7:0]img_pos_4;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({img_pos_4[7],img_pos_4[7],img_pos_4[7],img_pos_4[7],img_pos_4[7],img_pos_4[7],img_pos_4[7],img_pos_4[7],img_pos_4[7],img_pos_4[7],img_pos_4}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,grp_updateHidden_fu_493_W1_4_2_o}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:12],p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_1__20
       (.I0(p_reg_reg_n_94),
        .I1(W1_7_3_o_ap_vld),
        .I2(W1_4_2[1]),
        .O(C));
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_2__20
       (.I0(W1_7_3_o_ap_vld),
        .I1(W1_4_2[0]),
        .O(grp_updateHidden_fu_493_W1_4_2_o));
endmodule

(* ORIG_REF_NAME = "train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0" *) 
module bd_0_hls_inst_0_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_36
   (C,
    Q,
    ap_clk,
    img_pos_3,
    A,
    W1_7_3_o_ap_vld,
    W1_3_2);
  output [0:0]C;
  input [0:0]Q;
  input ap_clk;
  input [7:0]img_pos_3;
  input [6:0]A;
  input W1_7_3_o_ap_vld;
  input [1:0]W1_3_2;

  wire [6:0]A;
  wire [0:0]C;
  wire [0:0]Q;
  wire [1:0]W1_3_2;
  wire W1_7_3_o_ap_vld;
  wire ap_clk;
  wire [0:0]grp_updateHidden_fu_493_W1_3_2_o;
  wire [7:0]img_pos_3;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({img_pos_3[7],img_pos_3[7],img_pos_3[7],img_pos_3[7],img_pos_3[7],img_pos_3[7],img_pos_3[7],img_pos_3[7],img_pos_3[7],img_pos_3[7],img_pos_3}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,grp_updateHidden_fu_493_W1_3_2_o}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:12],p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_1__19
       (.I0(p_reg_reg_n_94),
        .I1(W1_7_3_o_ap_vld),
        .I2(W1_3_2[1]),
        .O(C));
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_2__19
       (.I0(W1_7_3_o_ap_vld),
        .I1(W1_3_2[0]),
        .O(grp_updateHidden_fu_493_W1_3_2_o));
endmodule

(* ORIG_REF_NAME = "train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0" *) 
module bd_0_hls_inst_0_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_37
   (C,
    Q,
    ap_clk,
    img_pos_2,
    A,
    W1_7_3_o_ap_vld,
    W1_2_2);
  output [0:0]C;
  input [0:0]Q;
  input ap_clk;
  input [7:0]img_pos_2;
  input [6:0]A;
  input W1_7_3_o_ap_vld;
  input [1:0]W1_2_2;

  wire [6:0]A;
  wire [0:0]C;
  wire [0:0]Q;
  wire [1:0]W1_2_2;
  wire W1_7_3_o_ap_vld;
  wire ap_clk;
  wire [0:0]grp_updateHidden_fu_493_W1_2_2_o;
  wire [7:0]img_pos_2;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({img_pos_2[7],img_pos_2[7],img_pos_2[7],img_pos_2[7],img_pos_2[7],img_pos_2[7],img_pos_2[7],img_pos_2[7],img_pos_2[7],img_pos_2[7],img_pos_2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,grp_updateHidden_fu_493_W1_2_2_o}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:12],p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_1__18
       (.I0(p_reg_reg_n_94),
        .I1(W1_7_3_o_ap_vld),
        .I2(W1_2_2[1]),
        .O(C));
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_2__18
       (.I0(W1_7_3_o_ap_vld),
        .I1(W1_2_2[0]),
        .O(grp_updateHidden_fu_493_W1_2_2_o));
endmodule

(* ORIG_REF_NAME = "train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0" *) 
module bd_0_hls_inst_0_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_38
   (C,
    Q,
    ap_clk,
    img_pos_1,
    A,
    W1_7_3_o_ap_vld,
    W1_1_2);
  output [0:0]C;
  input [0:0]Q;
  input ap_clk;
  input [7:0]img_pos_1;
  input [6:0]A;
  input W1_7_3_o_ap_vld;
  input [1:0]W1_1_2;

  wire [6:0]A;
  wire [0:0]C;
  wire [0:0]Q;
  wire [1:0]W1_1_2;
  wire W1_7_3_o_ap_vld;
  wire ap_clk;
  wire [0:0]grp_updateHidden_fu_493_W1_1_2_o;
  wire [7:0]img_pos_1;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({img_pos_1[7],img_pos_1[7],img_pos_1[7],img_pos_1[7],img_pos_1[7],img_pos_1[7],img_pos_1[7],img_pos_1[7],img_pos_1[7],img_pos_1[7],img_pos_1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,grp_updateHidden_fu_493_W1_1_2_o}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:12],p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_1__17
       (.I0(p_reg_reg_n_94),
        .I1(W1_7_3_o_ap_vld),
        .I2(W1_1_2[1]),
        .O(C));
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_2__17
       (.I0(W1_7_3_o_ap_vld),
        .I1(W1_1_2[0]),
        .O(grp_updateHidden_fu_493_W1_1_2_o));
endmodule

(* ORIG_REF_NAME = "train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0" *) 
module bd_0_hls_inst_0_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_39
   (C,
    Q,
    ap_clk,
    img_pos_0,
    A,
    W1_7_3_o_ap_vld,
    W1_0_2);
  output [0:0]C;
  input [0:0]Q;
  input ap_clk;
  input [7:0]img_pos_0;
  input [6:0]A;
  input W1_7_3_o_ap_vld;
  input [1:0]W1_0_2;

  wire [6:0]A;
  wire [0:0]C;
  wire [0:0]Q;
  wire [1:0]W1_0_2;
  wire W1_7_3_o_ap_vld;
  wire ap_clk;
  wire [0:0]grp_updateHidden_fu_493_W1_0_2_o;
  wire [7:0]img_pos_0;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({img_pos_0[7],img_pos_0[7],img_pos_0[7],img_pos_0[7],img_pos_0[7],img_pos_0[7],img_pos_0[7],img_pos_0[7],img_pos_0[7],img_pos_0[7],img_pos_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,grp_updateHidden_fu_493_W1_0_2_o}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:12],p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_3__1
       (.I0(p_reg_reg_n_94),
        .I1(W1_7_3_o_ap_vld),
        .I2(W1_0_2[1]),
        .O(C));
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_4__1
       (.I0(W1_7_3_o_ap_vld),
        .I1(W1_0_2[0]),
        .O(grp_updateHidden_fu_493_W1_0_2_o));
endmodule

(* ORIG_REF_NAME = "train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0" *) 
module bd_0_hls_inst_0_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_40
   (A,
    C,
    Q,
    ap_clk,
    img_pos_7,
    train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2,
    train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6,
    W1_7_3_o_ap_vld,
    W1_7_1);
  output [6:0]A;
  output [0:0]C;
  input [0:0]Q;
  input ap_clk;
  input [7:0]img_pos_7;
  input [0:0]train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2;
  input [0:0]train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6;
  input W1_7_3_o_ap_vld;
  input [1:0]W1_7_1;

  wire [6:0]A;
  wire [0:0]C;
  wire [0:0]Q;
  wire [1:0]W1_7_1;
  wire W1_7_3_o_ap_vld;
  wire ap_clk;
  wire [0:0]grp_updateHidden_fu_493_W1_7_1_o;
  wire [7:0]img_pos_7;
  wire p_reg_reg_i_10__0_n_0;
  wire p_reg_reg_i_11__0_n_0;
  wire p_reg_reg_i_1__0_n_2;
  wire p_reg_reg_i_1__0_n_3;
  wire p_reg_reg_i_2__0_n_0;
  wire p_reg_reg_i_2__0_n_1;
  wire p_reg_reg_i_2__0_n_2;
  wire p_reg_reg_i_2__0_n_3;
  wire p_reg_reg_i_5__0_n_0;
  wire p_reg_reg_i_6__0_n_0;
  wire p_reg_reg_i_7__0_n_0;
  wire p_reg_reg_i_8__0_n_0;
  wire p_reg_reg_i_9__0_n_0;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [0:0]train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2;
  wire [0:0]train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [3:2]NLW_p_reg_reg_i_1__0_CO_UNCONNECTED;
  wire [3:3]NLW_p_reg_reg_i_1__0_O_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({img_pos_7[7],img_pos_7[7],img_pos_7[7],img_pos_7[7],img_pos_7[7],img_pos_7[7],img_pos_7[7],img_pos_7[7],img_pos_7[7],img_pos_7[7],img_pos_7}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,grp_updateHidden_fu_493_W1_7_1_o}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:12],p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_10__0
       (.I0(train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2),
        .I1(train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6),
        .O(p_reg_reg_i_10__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_11__0
       (.I0(train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2),
        .I1(train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6),
        .O(p_reg_reg_i_11__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_reg_reg_i_1__0
       (.CI(p_reg_reg_i_2__0_n_0),
        .CO({NLW_p_reg_reg_i_1__0_CO_UNCONNECTED[3:2],p_reg_reg_i_1__0_n_2,p_reg_reg_i_1__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2,train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2}),
        .O({NLW_p_reg_reg_i_1__0_O_UNCONNECTED[3],A[6:4]}),
        .S({1'b0,p_reg_reg_i_5__0_n_0,p_reg_reg_i_6__0_n_0,p_reg_reg_i_7__0_n_0}));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_1__16
       (.I0(p_reg_reg_n_94),
        .I1(W1_7_3_o_ap_vld),
        .I2(W1_7_1[1]),
        .O(C));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_reg_reg_i_2__0
       (.CI(1'b0),
        .CO({p_reg_reg_i_2__0_n_0,p_reg_reg_i_2__0_n_1,p_reg_reg_i_2__0_n_2,p_reg_reg_i_2__0_n_3}),
        .CYINIT(1'b1),
        .DI({train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2,train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2,train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2,train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2}),
        .O(A[3:0]),
        .S({p_reg_reg_i_8__0_n_0,p_reg_reg_i_9__0_n_0,p_reg_reg_i_10__0_n_0,p_reg_reg_i_11__0_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_2__16
       (.I0(W1_7_3_o_ap_vld),
        .I1(W1_7_1[0]),
        .O(grp_updateHidden_fu_493_W1_7_1_o));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_5__0
       (.I0(train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2),
        .I1(train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6),
        .O(p_reg_reg_i_5__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_6__0
       (.I0(train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2),
        .I1(train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6),
        .O(p_reg_reg_i_6__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_7__0
       (.I0(train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2),
        .I1(train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6),
        .O(p_reg_reg_i_7__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_8__0
       (.I0(train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2),
        .I1(train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6),
        .O(p_reg_reg_i_8__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_9__0
       (.I0(train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2),
        .I1(train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6),
        .O(p_reg_reg_i_9__0_n_0));
endmodule

(* ORIG_REF_NAME = "train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0" *) 
module bd_0_hls_inst_0_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_41
   (C,
    Q,
    ap_clk,
    img_pos_6,
    A,
    W1_7_3_o_ap_vld,
    W1_6_1);
  output [0:0]C;
  input [0:0]Q;
  input ap_clk;
  input [7:0]img_pos_6;
  input [6:0]A;
  input W1_7_3_o_ap_vld;
  input [1:0]W1_6_1;

  wire [6:0]A;
  wire [0:0]C;
  wire [0:0]Q;
  wire [1:0]W1_6_1;
  wire W1_7_3_o_ap_vld;
  wire ap_clk;
  wire [0:0]grp_updateHidden_fu_493_W1_6_1_o;
  wire [7:0]img_pos_6;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({img_pos_6[7],img_pos_6[7],img_pos_6[7],img_pos_6[7],img_pos_6[7],img_pos_6[7],img_pos_6[7],img_pos_6[7],img_pos_6[7],img_pos_6[7],img_pos_6}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,grp_updateHidden_fu_493_W1_6_1_o}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:12],p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_1__15
       (.I0(p_reg_reg_n_94),
        .I1(W1_7_3_o_ap_vld),
        .I2(W1_6_1[1]),
        .O(C));
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_2__15
       (.I0(W1_7_3_o_ap_vld),
        .I1(W1_6_1[0]),
        .O(grp_updateHidden_fu_493_W1_6_1_o));
endmodule

(* ORIG_REF_NAME = "train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0" *) 
module bd_0_hls_inst_0_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_42
   (C,
    Q,
    ap_clk,
    img_pos_5,
    A,
    W1_7_3_o_ap_vld,
    W1_5_1);
  output [0:0]C;
  input [0:0]Q;
  input ap_clk;
  input [7:0]img_pos_5;
  input [6:0]A;
  input W1_7_3_o_ap_vld;
  input [1:0]W1_5_1;

  wire [6:0]A;
  wire [0:0]C;
  wire [0:0]Q;
  wire [1:0]W1_5_1;
  wire W1_7_3_o_ap_vld;
  wire ap_clk;
  wire [0:0]grp_updateHidden_fu_493_W1_5_1_o;
  wire [7:0]img_pos_5;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({img_pos_5[7],img_pos_5[7],img_pos_5[7],img_pos_5[7],img_pos_5[7],img_pos_5[7],img_pos_5[7],img_pos_5[7],img_pos_5[7],img_pos_5[7],img_pos_5}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,grp_updateHidden_fu_493_W1_5_1_o}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:12],p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_1__14
       (.I0(p_reg_reg_n_94),
        .I1(W1_7_3_o_ap_vld),
        .I2(W1_5_1[1]),
        .O(C));
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_2__14
       (.I0(W1_7_3_o_ap_vld),
        .I1(W1_5_1[0]),
        .O(grp_updateHidden_fu_493_W1_5_1_o));
endmodule

(* ORIG_REF_NAME = "train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0" *) 
module bd_0_hls_inst_0_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_43
   (C,
    Q,
    ap_clk,
    img_pos_4,
    A,
    W1_7_3_o_ap_vld,
    W1_4_1);
  output [0:0]C;
  input [0:0]Q;
  input ap_clk;
  input [7:0]img_pos_4;
  input [6:0]A;
  input W1_7_3_o_ap_vld;
  input [1:0]W1_4_1;

  wire [6:0]A;
  wire [0:0]C;
  wire [0:0]Q;
  wire [1:0]W1_4_1;
  wire W1_7_3_o_ap_vld;
  wire ap_clk;
  wire [0:0]grp_updateHidden_fu_493_W1_4_1_o;
  wire [7:0]img_pos_4;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({img_pos_4[7],img_pos_4[7],img_pos_4[7],img_pos_4[7],img_pos_4[7],img_pos_4[7],img_pos_4[7],img_pos_4[7],img_pos_4[7],img_pos_4[7],img_pos_4}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,grp_updateHidden_fu_493_W1_4_1_o}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:12],p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_1__13
       (.I0(p_reg_reg_n_94),
        .I1(W1_7_3_o_ap_vld),
        .I2(W1_4_1[1]),
        .O(C));
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_2__13
       (.I0(W1_7_3_o_ap_vld),
        .I1(W1_4_1[0]),
        .O(grp_updateHidden_fu_493_W1_4_1_o));
endmodule

(* ORIG_REF_NAME = "train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0" *) 
module bd_0_hls_inst_0_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_44
   (C,
    Q,
    ap_clk,
    img_pos_3,
    A,
    W1_7_3_o_ap_vld,
    W1_3_1);
  output [0:0]C;
  input [0:0]Q;
  input ap_clk;
  input [7:0]img_pos_3;
  input [6:0]A;
  input W1_7_3_o_ap_vld;
  input [1:0]W1_3_1;

  wire [6:0]A;
  wire [0:0]C;
  wire [0:0]Q;
  wire [1:0]W1_3_1;
  wire W1_7_3_o_ap_vld;
  wire ap_clk;
  wire [0:0]grp_updateHidden_fu_493_W1_3_1_o;
  wire [7:0]img_pos_3;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({img_pos_3[7],img_pos_3[7],img_pos_3[7],img_pos_3[7],img_pos_3[7],img_pos_3[7],img_pos_3[7],img_pos_3[7],img_pos_3[7],img_pos_3[7],img_pos_3}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,grp_updateHidden_fu_493_W1_3_1_o}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:12],p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_1__12
       (.I0(p_reg_reg_n_94),
        .I1(W1_7_3_o_ap_vld),
        .I2(W1_3_1[1]),
        .O(C));
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_2__12
       (.I0(W1_7_3_o_ap_vld),
        .I1(W1_3_1[0]),
        .O(grp_updateHidden_fu_493_W1_3_1_o));
endmodule

(* ORIG_REF_NAME = "train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0" *) 
module bd_0_hls_inst_0_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_45
   (C,
    Q,
    ap_clk,
    img_pos_2,
    A,
    W1_7_3_o_ap_vld,
    W1_2_1);
  output [0:0]C;
  input [0:0]Q;
  input ap_clk;
  input [7:0]img_pos_2;
  input [6:0]A;
  input W1_7_3_o_ap_vld;
  input [1:0]W1_2_1;

  wire [6:0]A;
  wire [0:0]C;
  wire [0:0]Q;
  wire [1:0]W1_2_1;
  wire W1_7_3_o_ap_vld;
  wire ap_clk;
  wire [0:0]grp_updateHidden_fu_493_W1_2_1_o;
  wire [7:0]img_pos_2;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({img_pos_2[7],img_pos_2[7],img_pos_2[7],img_pos_2[7],img_pos_2[7],img_pos_2[7],img_pos_2[7],img_pos_2[7],img_pos_2[7],img_pos_2[7],img_pos_2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,grp_updateHidden_fu_493_W1_2_1_o}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:12],p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_1__11
       (.I0(p_reg_reg_n_94),
        .I1(W1_7_3_o_ap_vld),
        .I2(W1_2_1[1]),
        .O(C));
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_2__11
       (.I0(W1_7_3_o_ap_vld),
        .I1(W1_2_1[0]),
        .O(grp_updateHidden_fu_493_W1_2_1_o));
endmodule

(* ORIG_REF_NAME = "train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0" *) 
module bd_0_hls_inst_0_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_46
   (C,
    Q,
    ap_clk,
    img_pos_1,
    A,
    W1_7_3_o_ap_vld,
    W1_1_1);
  output [0:0]C;
  input [0:0]Q;
  input ap_clk;
  input [7:0]img_pos_1;
  input [6:0]A;
  input W1_7_3_o_ap_vld;
  input [1:0]W1_1_1;

  wire [6:0]A;
  wire [0:0]C;
  wire [0:0]Q;
  wire [1:0]W1_1_1;
  wire W1_7_3_o_ap_vld;
  wire ap_clk;
  wire [0:0]grp_updateHidden_fu_493_W1_1_1_o;
  wire [7:0]img_pos_1;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({img_pos_1[7],img_pos_1[7],img_pos_1[7],img_pos_1[7],img_pos_1[7],img_pos_1[7],img_pos_1[7],img_pos_1[7],img_pos_1[7],img_pos_1[7],img_pos_1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,grp_updateHidden_fu_493_W1_1_1_o}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:12],p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_1__10
       (.I0(p_reg_reg_n_94),
        .I1(W1_7_3_o_ap_vld),
        .I2(W1_1_1[1]),
        .O(C));
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_2__10
       (.I0(W1_7_3_o_ap_vld),
        .I1(W1_1_1[0]),
        .O(grp_updateHidden_fu_493_W1_1_1_o));
endmodule

(* ORIG_REF_NAME = "train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0" *) 
module bd_0_hls_inst_0_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_47
   (C,
    Q,
    ap_clk,
    img_pos_0,
    A,
    W1_7_3_o_ap_vld,
    W1_0_1);
  output [0:0]C;
  input [0:0]Q;
  input ap_clk;
  input [7:0]img_pos_0;
  input [6:0]A;
  input W1_7_3_o_ap_vld;
  input [1:0]W1_0_1;

  wire [6:0]A;
  wire [0:0]C;
  wire [0:0]Q;
  wire [1:0]W1_0_1;
  wire W1_7_3_o_ap_vld;
  wire ap_clk;
  wire [0:0]grp_updateHidden_fu_493_W1_0_1_o;
  wire [7:0]img_pos_0;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({img_pos_0[7],img_pos_0[7],img_pos_0[7],img_pos_0[7],img_pos_0[7],img_pos_0[7],img_pos_0[7],img_pos_0[7],img_pos_0[7],img_pos_0[7],img_pos_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,grp_updateHidden_fu_493_W1_0_1_o}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:12],p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_3__0
       (.I0(p_reg_reg_n_94),
        .I1(W1_7_3_o_ap_vld),
        .I2(W1_0_1[1]),
        .O(C));
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_4__0
       (.I0(W1_7_3_o_ap_vld),
        .I1(W1_0_1[0]),
        .O(grp_updateHidden_fu_493_W1_0_1_o));
endmodule

(* ORIG_REF_NAME = "train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0" *) 
module bd_0_hls_inst_0_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_48
   (A,
    C,
    Q,
    ap_clk,
    img_pos_7,
    train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3,
    train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7,
    W1_7_3_o_ap_vld,
    W1_7_0);
  output [6:0]A;
  output [0:0]C;
  input [0:0]Q;
  input ap_clk;
  input [7:0]img_pos_7;
  input [0:0]train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3;
  input [0:0]train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7;
  input W1_7_3_o_ap_vld;
  input [1:0]W1_7_0;

  wire [6:0]A;
  wire [0:0]C;
  wire [0:0]Q;
  wire [1:0]W1_7_0;
  wire W1_7_3_o_ap_vld;
  wire ap_clk;
  wire [0:0]grp_updateHidden_fu_493_W1_7_0_o;
  wire [7:0]img_pos_7;
  wire p_reg_reg_i_10_n_0;
  wire p_reg_reg_i_11_n_0;
  wire p_reg_reg_i_1_n_2;
  wire p_reg_reg_i_1_n_3;
  wire p_reg_reg_i_2_n_0;
  wire p_reg_reg_i_2_n_1;
  wire p_reg_reg_i_2_n_2;
  wire p_reg_reg_i_2_n_3;
  wire p_reg_reg_i_5_n_0;
  wire p_reg_reg_i_6_n_0;
  wire p_reg_reg_i_7_n_0;
  wire p_reg_reg_i_8_n_0;
  wire p_reg_reg_i_9_n_0;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [0:0]train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3;
  wire [0:0]train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [3:2]NLW_p_reg_reg_i_1_CO_UNCONNECTED;
  wire [3:3]NLW_p_reg_reg_i_1_O_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({img_pos_7[7],img_pos_7[7],img_pos_7[7],img_pos_7[7],img_pos_7[7],img_pos_7[7],img_pos_7[7],img_pos_7[7],img_pos_7[7],img_pos_7[7],img_pos_7}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,grp_updateHidden_fu_493_W1_7_0_o}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:12],p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_reg_reg_i_1
       (.CI(p_reg_reg_i_2_n_0),
        .CO({NLW_p_reg_reg_i_1_CO_UNCONNECTED[3:2],p_reg_reg_i_1_n_2,p_reg_reg_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3,train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3}),
        .O({NLW_p_reg_reg_i_1_O_UNCONNECTED[3],A[6:4]}),
        .S({1'b0,p_reg_reg_i_5_n_0,p_reg_reg_i_6_n_0,p_reg_reg_i_7_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_10
       (.I0(train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3),
        .I1(train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7),
        .O(p_reg_reg_i_10_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_11
       (.I0(train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3),
        .I1(train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7),
        .O(p_reg_reg_i_11_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_1__9
       (.I0(p_reg_reg_n_94),
        .I1(W1_7_3_o_ap_vld),
        .I2(W1_7_0[1]),
        .O(C));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_reg_reg_i_2
       (.CI(1'b0),
        .CO({p_reg_reg_i_2_n_0,p_reg_reg_i_2_n_1,p_reg_reg_i_2_n_2,p_reg_reg_i_2_n_3}),
        .CYINIT(1'b1),
        .DI({train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3,train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3,train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3,train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3}),
        .O(A[3:0]),
        .S({p_reg_reg_i_8_n_0,p_reg_reg_i_9_n_0,p_reg_reg_i_10_n_0,p_reg_reg_i_11_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_2__9
       (.I0(W1_7_3_o_ap_vld),
        .I1(W1_7_0[0]),
        .O(grp_updateHidden_fu_493_W1_7_0_o));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_5
       (.I0(train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3),
        .I1(train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7),
        .O(p_reg_reg_i_5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_6
       (.I0(train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3),
        .I1(train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7),
        .O(p_reg_reg_i_6_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_7
       (.I0(train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3),
        .I1(train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7),
        .O(p_reg_reg_i_7_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_8
       (.I0(train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3),
        .I1(train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7),
        .O(p_reg_reg_i_8_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_9
       (.I0(train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3),
        .I1(train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7),
        .O(p_reg_reg_i_9_n_0));
endmodule

(* ORIG_REF_NAME = "train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0" *) 
module bd_0_hls_inst_0_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_49
   (C,
    Q,
    ap_clk,
    img_pos_6,
    A,
    W1_7_3_o_ap_vld,
    W1_6_0);
  output [0:0]C;
  input [0:0]Q;
  input ap_clk;
  input [7:0]img_pos_6;
  input [6:0]A;
  input W1_7_3_o_ap_vld;
  input [1:0]W1_6_0;

  wire [6:0]A;
  wire [0:0]C;
  wire [0:0]Q;
  wire [1:0]W1_6_0;
  wire W1_7_3_o_ap_vld;
  wire ap_clk;
  wire [0:0]grp_updateHidden_fu_493_W1_6_0_o;
  wire [7:0]img_pos_6;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({img_pos_6[7],img_pos_6[7],img_pos_6[7],img_pos_6[7],img_pos_6[7],img_pos_6[7],img_pos_6[7],img_pos_6[7],img_pos_6[7],img_pos_6[7],img_pos_6}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,grp_updateHidden_fu_493_W1_6_0_o}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:12],p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_1__8
       (.I0(p_reg_reg_n_94),
        .I1(W1_7_3_o_ap_vld),
        .I2(W1_6_0[1]),
        .O(C));
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_2__8
       (.I0(W1_7_3_o_ap_vld),
        .I1(W1_6_0[0]),
        .O(grp_updateHidden_fu_493_W1_6_0_o));
endmodule

(* ORIG_REF_NAME = "train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0" *) 
module bd_0_hls_inst_0_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_50
   (C,
    Q,
    ap_clk,
    img_pos_5,
    A,
    W1_7_3_o_ap_vld,
    W1_5_0);
  output [0:0]C;
  input [0:0]Q;
  input ap_clk;
  input [7:0]img_pos_5;
  input [6:0]A;
  input W1_7_3_o_ap_vld;
  input [1:0]W1_5_0;

  wire [6:0]A;
  wire [0:0]C;
  wire [0:0]Q;
  wire [1:0]W1_5_0;
  wire W1_7_3_o_ap_vld;
  wire ap_clk;
  wire [0:0]grp_updateHidden_fu_493_W1_5_0_o;
  wire [7:0]img_pos_5;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({img_pos_5[7],img_pos_5[7],img_pos_5[7],img_pos_5[7],img_pos_5[7],img_pos_5[7],img_pos_5[7],img_pos_5[7],img_pos_5[7],img_pos_5[7],img_pos_5}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,grp_updateHidden_fu_493_W1_5_0_o}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:12],p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_1__7
       (.I0(p_reg_reg_n_94),
        .I1(W1_7_3_o_ap_vld),
        .I2(W1_5_0[1]),
        .O(C));
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_2__7
       (.I0(W1_7_3_o_ap_vld),
        .I1(W1_5_0[0]),
        .O(grp_updateHidden_fu_493_W1_5_0_o));
endmodule

(* ORIG_REF_NAME = "train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0" *) 
module bd_0_hls_inst_0_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_51
   (C,
    Q,
    ap_clk,
    img_pos_4,
    A,
    W1_7_3_o_ap_vld,
    W1_4_0);
  output [0:0]C;
  input [0:0]Q;
  input ap_clk;
  input [7:0]img_pos_4;
  input [6:0]A;
  input W1_7_3_o_ap_vld;
  input [1:0]W1_4_0;

  wire [6:0]A;
  wire [0:0]C;
  wire [0:0]Q;
  wire [1:0]W1_4_0;
  wire W1_7_3_o_ap_vld;
  wire ap_clk;
  wire [0:0]grp_updateHidden_fu_493_W1_4_0_o;
  wire [7:0]img_pos_4;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({img_pos_4[7],img_pos_4[7],img_pos_4[7],img_pos_4[7],img_pos_4[7],img_pos_4[7],img_pos_4[7],img_pos_4[7],img_pos_4[7],img_pos_4[7],img_pos_4}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,grp_updateHidden_fu_493_W1_4_0_o}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:12],p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_1__6
       (.I0(p_reg_reg_n_94),
        .I1(W1_7_3_o_ap_vld),
        .I2(W1_4_0[1]),
        .O(C));
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_2__6
       (.I0(W1_7_3_o_ap_vld),
        .I1(W1_4_0[0]),
        .O(grp_updateHidden_fu_493_W1_4_0_o));
endmodule

(* ORIG_REF_NAME = "train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0" *) 
module bd_0_hls_inst_0_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_52
   (C,
    Q,
    ap_clk,
    img_pos_3,
    A,
    W1_7_3_o_ap_vld,
    W1_3_0);
  output [0:0]C;
  input [0:0]Q;
  input ap_clk;
  input [7:0]img_pos_3;
  input [6:0]A;
  input W1_7_3_o_ap_vld;
  input [1:0]W1_3_0;

  wire [6:0]A;
  wire [0:0]C;
  wire [0:0]Q;
  wire [1:0]W1_3_0;
  wire W1_7_3_o_ap_vld;
  wire ap_clk;
  wire [0:0]grp_updateHidden_fu_493_W1_3_0_o;
  wire [7:0]img_pos_3;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({img_pos_3[7],img_pos_3[7],img_pos_3[7],img_pos_3[7],img_pos_3[7],img_pos_3[7],img_pos_3[7],img_pos_3[7],img_pos_3[7],img_pos_3[7],img_pos_3}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,grp_updateHidden_fu_493_W1_3_0_o}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:12],p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_1__5
       (.I0(p_reg_reg_n_94),
        .I1(W1_7_3_o_ap_vld),
        .I2(W1_3_0[1]),
        .O(C));
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_2__5
       (.I0(W1_7_3_o_ap_vld),
        .I1(W1_3_0[0]),
        .O(grp_updateHidden_fu_493_W1_3_0_o));
endmodule

(* ORIG_REF_NAME = "train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0" *) 
module bd_0_hls_inst_0_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_53
   (C,
    Q,
    ap_clk,
    img_pos_2,
    A,
    W1_7_3_o_ap_vld,
    W1_2_0);
  output [0:0]C;
  input [0:0]Q;
  input ap_clk;
  input [7:0]img_pos_2;
  input [6:0]A;
  input W1_7_3_o_ap_vld;
  input [1:0]W1_2_0;

  wire [6:0]A;
  wire [0:0]C;
  wire [0:0]Q;
  wire [1:0]W1_2_0;
  wire W1_7_3_o_ap_vld;
  wire ap_clk;
  wire [0:0]grp_updateHidden_fu_493_W1_2_0_o;
  wire [7:0]img_pos_2;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({img_pos_2[7],img_pos_2[7],img_pos_2[7],img_pos_2[7],img_pos_2[7],img_pos_2[7],img_pos_2[7],img_pos_2[7],img_pos_2[7],img_pos_2[7],img_pos_2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,grp_updateHidden_fu_493_W1_2_0_o}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:12],p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_1__4
       (.I0(p_reg_reg_n_94),
        .I1(W1_7_3_o_ap_vld),
        .I2(W1_2_0[1]),
        .O(C));
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_2__4
       (.I0(W1_7_3_o_ap_vld),
        .I1(W1_2_0[0]),
        .O(grp_updateHidden_fu_493_W1_2_0_o));
endmodule

(* ORIG_REF_NAME = "train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0" *) 
module bd_0_hls_inst_0_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_54
   (C,
    Q,
    ap_clk,
    img_pos_1,
    A,
    W1_7_3_o_ap_vld,
    W1_1_0);
  output [0:0]C;
  input [0:0]Q;
  input ap_clk;
  input [7:0]img_pos_1;
  input [6:0]A;
  input W1_7_3_o_ap_vld;
  input [1:0]W1_1_0;

  wire [6:0]A;
  wire [0:0]C;
  wire [0:0]Q;
  wire [1:0]W1_1_0;
  wire W1_7_3_o_ap_vld;
  wire ap_clk;
  wire [0:0]grp_updateHidden_fu_493_W1_1_0_o;
  wire [7:0]img_pos_1;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({img_pos_1[7],img_pos_1[7],img_pos_1[7],img_pos_1[7],img_pos_1[7],img_pos_1[7],img_pos_1[7],img_pos_1[7],img_pos_1[7],img_pos_1[7],img_pos_1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,grp_updateHidden_fu_493_W1_1_0_o}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:12],p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_1__3
       (.I0(p_reg_reg_n_94),
        .I1(W1_7_3_o_ap_vld),
        .I2(W1_1_0[1]),
        .O(C));
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_2__3
       (.I0(W1_7_3_o_ap_vld),
        .I1(W1_1_0[0]),
        .O(grp_updateHidden_fu_493_W1_1_0_o));
endmodule

(* ORIG_REF_NAME = "train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0" *) 
module bd_0_hls_inst_0_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_55
   (C,
    Q,
    ap_clk,
    img_pos_0,
    A,
    W1_7_3_o_ap_vld,
    W1_0_0);
  output [0:0]C;
  input [0:0]Q;
  input ap_clk;
  input [7:0]img_pos_0;
  input [6:0]A;
  input W1_7_3_o_ap_vld;
  input [1:0]W1_0_0;

  wire [6:0]A;
  wire [0:0]C;
  wire [0:0]Q;
  wire [1:0]W1_0_0;
  wire W1_7_3_o_ap_vld;
  wire ap_clk;
  wire [0:0]grp_updateHidden_fu_493_W1_0_0_o;
  wire [7:0]img_pos_0;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire sel;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({img_pos_0[7],img_pos_0[7],img_pos_0[7],img_pos_0[7],img_pos_0[7],img_pos_0[7],img_pos_0[7],img_pos_0[7],img_pos_0[7],img_pos_0[7],img_pos_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,grp_updateHidden_fu_493_W1_0_0_o}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:12],sel,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_3
       (.I0(sel),
        .I1(W1_7_3_o_ap_vld),
        .I2(W1_0_0[1]),
        .O(C));
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_4
       (.I0(W1_7_3_o_ap_vld),
        .I1(W1_0_0[0]),
        .O(grp_updateHidden_fu_493_W1_0_0_o));
endmodule

(* ORIG_REF_NAME = "train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0" *) 
module bd_0_hls_inst_0_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_56
   (A,
    C,
    Q,
    ap_clk,
    img_pos_7,
    train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed,
    train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4,
    W1_7_3_o_ap_vld,
    W1_7_3);
  output [6:0]A;
  output [0:0]C;
  input [0:0]Q;
  input ap_clk;
  input [7:0]img_pos_7;
  input [0:0]train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed;
  input [0:0]train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4;
  input W1_7_3_o_ap_vld;
  input [1:0]W1_7_3;

  wire [6:0]A;
  wire [0:0]C;
  wire [0:0]Q;
  wire [1:0]W1_7_3;
  wire W1_7_3_o_ap_vld;
  wire ap_clk;
  wire [0:0]grp_updateHidden_fu_493_W1_7_3_o;
  wire [7:0]img_pos_7;
  wire p_reg_reg_i_10__2_n_0;
  wire p_reg_reg_i_11__2_n_0;
  wire p_reg_reg_i_1__2_n_2;
  wire p_reg_reg_i_1__2_n_3;
  wire p_reg_reg_i_2__2_n_0;
  wire p_reg_reg_i_2__2_n_1;
  wire p_reg_reg_i_2__2_n_2;
  wire p_reg_reg_i_2__2_n_3;
  wire p_reg_reg_i_5__2_n_0;
  wire p_reg_reg_i_6__2_n_0;
  wire p_reg_reg_i_7__2_n_0;
  wire p_reg_reg_i_8__2_n_0;
  wire p_reg_reg_i_9__2_n_0;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [0:0]train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed;
  wire [0:0]train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [3:2]NLW_p_reg_reg_i_1__2_CO_UNCONNECTED;
  wire [3:3]NLW_p_reg_reg_i_1__2_O_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A[6],A,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({img_pos_7[7],img_pos_7[7],img_pos_7[7],img_pos_7[7],img_pos_7[7],img_pos_7[7],img_pos_7[7],img_pos_7[7],img_pos_7[7],img_pos_7[7],img_pos_7}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,grp_updateHidden_fu_493_W1_7_3_o}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:12],p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_10__2
       (.I0(train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed),
        .I1(train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4),
        .O(p_reg_reg_i_10__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_11__2
       (.I0(train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed),
        .I1(train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4),
        .O(p_reg_reg_i_11__2_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_reg_reg_i_1__2
       (.CI(p_reg_reg_i_2__2_n_0),
        .CO({NLW_p_reg_reg_i_1__2_CO_UNCONNECTED[3:2],p_reg_reg_i_1__2_n_2,p_reg_reg_i_1__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed,train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed}),
        .O({NLW_p_reg_reg_i_1__2_O_UNCONNECTED[3],A[6:4]}),
        .S({1'b0,p_reg_reg_i_5__2_n_0,p_reg_reg_i_6__2_n_0,p_reg_reg_i_7__2_n_0}));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_1__30
       (.I0(p_reg_reg_n_94),
        .I1(W1_7_3_o_ap_vld),
        .I2(W1_7_3[1]),
        .O(C));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_reg_reg_i_2__2
       (.CI(1'b0),
        .CO({p_reg_reg_i_2__2_n_0,p_reg_reg_i_2__2_n_1,p_reg_reg_i_2__2_n_2,p_reg_reg_i_2__2_n_3}),
        .CYINIT(1'b1),
        .DI({train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed,train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed,train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed,train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed}),
        .O(A[3:0]),
        .S({p_reg_reg_i_8__2_n_0,p_reg_reg_i_9__2_n_0,p_reg_reg_i_10__2_n_0,p_reg_reg_i_11__2_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_2__30
       (.I0(W1_7_3_o_ap_vld),
        .I1(W1_7_3[0]),
        .O(grp_updateHidden_fu_493_W1_7_3_o));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_5__2
       (.I0(train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed),
        .I1(train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4),
        .O(p_reg_reg_i_5__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_6__2
       (.I0(train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed),
        .I1(train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4),
        .O(p_reg_reg_i_6__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_7__2
       (.I0(train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed),
        .I1(train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4),
        .O(p_reg_reg_i_7__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_8__2
       (.I0(train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed),
        .I1(train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4),
        .O(p_reg_reg_i_8__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_9__2
       (.I0(train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed),
        .I1(train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4),
        .O(p_reg_reg_i_9__2_n_0));
endmodule

(* ORIG_REF_NAME = "train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0" *) 
module bd_0_hls_inst_0_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_57
   (C,
    Q,
    ap_clk,
    img_pos_6,
    O66,
    W1_7_3_o_ap_vld,
    W1_6_3);
  output [0:0]C;
  input [0:0]Q;
  input ap_clk;
  input [7:0]img_pos_6;
  input [6:0]O66;
  input W1_7_3_o_ap_vld;
  input [1:0]W1_6_3;

  wire [0:0]C;
  wire [6:0]O66;
  wire [0:0]Q;
  wire [1:0]W1_6_3;
  wire W1_7_3_o_ap_vld;
  wire ap_clk;
  wire [0:0]grp_updateHidden_fu_493_W1_6_3_o;
  wire [7:0]img_pos_6;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({O66[6],O66[6],O66[6],O66[6],O66[6],O66[6],O66[6],O66[6],O66[6],O66[6],O66[6],O66[6],O66[6],O66[6],O66[6],O66[6],O66[6],O66[6],O66[6],O66[6],O66[6],O66[6],O66,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({img_pos_6[7],img_pos_6[7],img_pos_6[7],img_pos_6[7],img_pos_6[7],img_pos_6[7],img_pos_6[7],img_pos_6[7],img_pos_6[7],img_pos_6[7],img_pos_6}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,grp_updateHidden_fu_493_W1_6_3_o}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:12],p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_1__29
       (.I0(p_reg_reg_n_94),
        .I1(W1_7_3_o_ap_vld),
        .I2(W1_6_3[1]),
        .O(C));
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_2__29
       (.I0(W1_7_3_o_ap_vld),
        .I1(W1_6_3[0]),
        .O(grp_updateHidden_fu_493_W1_6_3_o));
endmodule

(* ORIG_REF_NAME = "train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0" *) 
module bd_0_hls_inst_0_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_58
   (C,
    Q,
    ap_clk,
    img_pos_5,
    O66,
    W1_7_3_o_ap_vld,
    W1_5_3);
  output [0:0]C;
  input [0:0]Q;
  input ap_clk;
  input [7:0]img_pos_5;
  input [6:0]O66;
  input W1_7_3_o_ap_vld;
  input [1:0]W1_5_3;

  wire [0:0]C;
  wire [6:0]O66;
  wire [0:0]Q;
  wire [1:0]W1_5_3;
  wire W1_7_3_o_ap_vld;
  wire ap_clk;
  wire [0:0]grp_updateHidden_fu_493_W1_5_3_o;
  wire [7:0]img_pos_5;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({O66[6],O66[6],O66[6],O66[6],O66[6],O66[6],O66[6],O66[6],O66[6],O66[6],O66[6],O66[6],O66[6],O66[6],O66[6],O66[6],O66[6],O66[6],O66[6],O66[6],O66[6],O66[6],O66,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({img_pos_5[7],img_pos_5[7],img_pos_5[7],img_pos_5[7],img_pos_5[7],img_pos_5[7],img_pos_5[7],img_pos_5[7],img_pos_5[7],img_pos_5[7],img_pos_5}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,grp_updateHidden_fu_493_W1_5_3_o}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:12],p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_1__28
       (.I0(p_reg_reg_n_94),
        .I1(W1_7_3_o_ap_vld),
        .I2(W1_5_3[1]),
        .O(C));
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_2__28
       (.I0(W1_7_3_o_ap_vld),
        .I1(W1_5_3[0]),
        .O(grp_updateHidden_fu_493_W1_5_3_o));
endmodule

(* ORIG_REF_NAME = "train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0" *) 
module bd_0_hls_inst_0_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_59
   (C,
    Q,
    ap_clk,
    img_pos_4,
    O66,
    W1_7_3_o_ap_vld,
    W1_4_3);
  output [0:0]C;
  input [0:0]Q;
  input ap_clk;
  input [7:0]img_pos_4;
  input [6:0]O66;
  input W1_7_3_o_ap_vld;
  input [1:0]W1_4_3;

  wire [0:0]C;
  wire [6:0]O66;
  wire [0:0]Q;
  wire [1:0]W1_4_3;
  wire W1_7_3_o_ap_vld;
  wire ap_clk;
  wire [0:0]grp_updateHidden_fu_493_W1_4_3_o;
  wire [7:0]img_pos_4;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({O66[6],O66[6],O66[6],O66[6],O66[6],O66[6],O66[6],O66[6],O66[6],O66[6],O66[6],O66[6],O66[6],O66[6],O66[6],O66[6],O66[6],O66[6],O66[6],O66[6],O66[6],O66[6],O66,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({img_pos_4[7],img_pos_4[7],img_pos_4[7],img_pos_4[7],img_pos_4[7],img_pos_4[7],img_pos_4[7],img_pos_4[7],img_pos_4[7],img_pos_4[7],img_pos_4}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,grp_updateHidden_fu_493_W1_4_3_o}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:12],p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_1__27
       (.I0(p_reg_reg_n_94),
        .I1(W1_7_3_o_ap_vld),
        .I2(W1_4_3[1]),
        .O(C));
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_2__27
       (.I0(W1_7_3_o_ap_vld),
        .I1(W1_4_3[0]),
        .O(grp_updateHidden_fu_493_W1_4_3_o));
endmodule

(* ORIG_REF_NAME = "train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0" *) 
module bd_0_hls_inst_0_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_60
   (C,
    Q,
    ap_clk,
    img_pos_3,
    O66,
    W1_7_3_o_ap_vld,
    W1_3_3);
  output [0:0]C;
  input [0:0]Q;
  input ap_clk;
  input [7:0]img_pos_3;
  input [6:0]O66;
  input W1_7_3_o_ap_vld;
  input [1:0]W1_3_3;

  wire [0:0]C;
  wire [6:0]O66;
  wire [0:0]Q;
  wire [1:0]W1_3_3;
  wire W1_7_3_o_ap_vld;
  wire ap_clk;
  wire [0:0]grp_updateHidden_fu_493_W1_3_3_o;
  wire [7:0]img_pos_3;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({O66[6],O66[6],O66[6],O66[6],O66[6],O66[6],O66[6],O66[6],O66[6],O66[6],O66[6],O66[6],O66[6],O66[6],O66[6],O66[6],O66[6],O66[6],O66[6],O66[6],O66[6],O66[6],O66,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({img_pos_3[7],img_pos_3[7],img_pos_3[7],img_pos_3[7],img_pos_3[7],img_pos_3[7],img_pos_3[7],img_pos_3[7],img_pos_3[7],img_pos_3[7],img_pos_3}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,grp_updateHidden_fu_493_W1_3_3_o}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:12],p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_1__26
       (.I0(p_reg_reg_n_94),
        .I1(W1_7_3_o_ap_vld),
        .I2(W1_3_3[1]),
        .O(C));
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_2__26
       (.I0(W1_7_3_o_ap_vld),
        .I1(W1_3_3[0]),
        .O(grp_updateHidden_fu_493_W1_3_3_o));
endmodule

(* ORIG_REF_NAME = "train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0" *) 
module bd_0_hls_inst_0_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_61
   (C,
    Q,
    ap_clk,
    img_pos_2,
    O66,
    W1_7_3_o_ap_vld,
    W1_2_3);
  output [0:0]C;
  input [0:0]Q;
  input ap_clk;
  input [7:0]img_pos_2;
  input [6:0]O66;
  input W1_7_3_o_ap_vld;
  input [1:0]W1_2_3;

  wire [0:0]C;
  wire [6:0]O66;
  wire [0:0]Q;
  wire [1:0]W1_2_3;
  wire W1_7_3_o_ap_vld;
  wire ap_clk;
  wire [0:0]grp_updateHidden_fu_493_W1_2_3_o;
  wire [7:0]img_pos_2;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({O66[6],O66[6],O66[6],O66[6],O66[6],O66[6],O66[6],O66[6],O66[6],O66[6],O66[6],O66[6],O66[6],O66[6],O66[6],O66[6],O66[6],O66[6],O66[6],O66[6],O66[6],O66[6],O66,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({img_pos_2[7],img_pos_2[7],img_pos_2[7],img_pos_2[7],img_pos_2[7],img_pos_2[7],img_pos_2[7],img_pos_2[7],img_pos_2[7],img_pos_2[7],img_pos_2}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,grp_updateHidden_fu_493_W1_2_3_o}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:12],p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_1__25
       (.I0(p_reg_reg_n_94),
        .I1(W1_7_3_o_ap_vld),
        .I2(W1_2_3[1]),
        .O(C));
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_2__25
       (.I0(W1_7_3_o_ap_vld),
        .I1(W1_2_3[0]),
        .O(grp_updateHidden_fu_493_W1_2_3_o));
endmodule

(* ORIG_REF_NAME = "train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0" *) 
module bd_0_hls_inst_0_train_step_mac_muladd_8s_8s_2s_12_4_1_DSP48_0_62
   (C,
    Q,
    ap_clk,
    img_pos_1,
    O66,
    W1_7_3_o_ap_vld,
    W1_1_3);
  output [0:0]C;
  input [0:0]Q;
  input ap_clk;
  input [7:0]img_pos_1;
  input [6:0]O66;
  input W1_7_3_o_ap_vld;
  input [1:0]W1_1_3;

  wire [0:0]C;
  wire [6:0]O66;
  wire [0:0]Q;
  wire [1:0]W1_1_3;
  wire W1_7_3_o_ap_vld;
  wire ap_clk;
  wire [0:0]grp_updateHidden_fu_493_W1_1_3_o;
  wire [7:0]img_pos_1;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({O66[6],O66[6],O66[6],O66[6],O66[6],O66[6],O66[6],O66[6],O66[6],O66[6],O66[6],O66[6],O66[6],O66[6],O66[6],O66[6],O66[6],O66[6],O66[6],O66[6],O66[6],O66[6],O66,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({img_pos_1[7],img_pos_1[7],img_pos_1[7],img_pos_1[7],img_pos_1[7],img_pos_1[7],img_pos_1[7],img_pos_1[7],img_pos_1[7],img_pos_1[7],img_pos_1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,C,grp_updateHidden_fu_493_W1_1_3_o}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(Q),
        .CEB2(1'b1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:12],p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'hB8)) 
    p_reg_reg_i_1__24
       (.I0(p_reg_reg_n_94),
        .I1(W1_7_3_o_ap_vld),
        .I2(W1_1_3[1]),
        .O(C));
  LUT2 #(
    .INIT(4'hE)) 
    p_reg_reg_i_2__24
       (.I0(W1_7_3_o_ap_vld),
        .I1(W1_1_3[0]),
        .O(grp_updateHidden_fu_493_W1_1_3_o));
endmodule

(* ORIG_REF_NAME = "train_step_mul_2s_8s_10_1_1" *) 
module bd_0_hls_inst_0_train_step_mul_2s_8s_10_1_1
   (C,
    CO,
    p_carry_i_3__15,
    S,
    DI,
    p_carry__0_i_3__15,
    tmp_product__0_carry_0,
    tmp_product__0_carry_1,
    W1_1_0_int_reg,
    tmp_product__0_carry_2,
    tmp_product__0_carry_3,
    tmp_product__0_carry_4);
  output [7:0]C;
  output [0:0]CO;
  input [2:0]p_carry_i_3__15;
  input [0:0]S;
  input [3:0]DI;
  input [3:0]p_carry__0_i_3__15;
  input tmp_product__0_carry_0;
  input tmp_product__0_carry_1;
  input [1:0]W1_1_0_int_reg;
  input tmp_product__0_carry_2;
  input tmp_product__0_carry_3;
  input tmp_product__0_carry_4;

  wire [7:0]C;
  wire [0:0]CO;
  wire [3:0]DI;
  wire [0:0]S;
  wire [1:0]W1_1_0_int_reg;
  wire [3:0]p_carry__0_i_3__15;
  wire [2:0]p_carry_i_3__15;
  wire tmp_product__0_carry_0;
  wire tmp_product__0_carry_1;
  wire tmp_product__0_carry_2;
  wire tmp_product__0_carry_3;
  wire tmp_product__0_carry_4;
  wire tmp_product__0_carry__0_n_0;
  wire tmp_product__0_carry__0_n_1;
  wire tmp_product__0_carry__0_n_2;
  wire tmp_product__0_carry__0_n_3;
  wire tmp_product__0_carry_i_4__15_n_0;
  wire tmp_product__0_carry_i_5__15_n_0;
  wire tmp_product__0_carry_i_6__15_n_0;
  wire tmp_product__0_carry_n_0;
  wire tmp_product__0_carry_n_1;
  wire tmp_product__0_carry_n_2;
  wire tmp_product__0_carry_n_3;
  wire [3:1]NLW_p_carry__1_i_1__15_CO_UNCONNECTED;
  wire [3:0]NLW_p_carry__1_i_1__15_O_UNCONNECTED;

  CARRY4 p_carry__1_i_1__15
       (.CI(tmp_product__0_carry__0_n_0),
        .CO({NLW_p_carry__1_i_1__15_CO_UNCONNECTED[3:1],CO}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_p_carry__1_i_1__15_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 tmp_product__0_carry
       (.CI(1'b0),
        .CO({tmp_product__0_carry_n_0,tmp_product__0_carry_n_1,tmp_product__0_carry_n_2,tmp_product__0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({p_carry_i_3__15,1'b0}),
        .O(C[3:0]),
        .S({tmp_product__0_carry_i_4__15_n_0,tmp_product__0_carry_i_5__15_n_0,tmp_product__0_carry_i_6__15_n_0,S}));
  CARRY4 tmp_product__0_carry__0
       (.CI(tmp_product__0_carry_n_0),
        .CO({tmp_product__0_carry__0_n_0,tmp_product__0_carry__0_n_1,tmp_product__0_carry__0_n_2,tmp_product__0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(DI),
        .O(C[7:4]),
        .S(p_carry__0_i_3__15));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    tmp_product__0_carry_i_4__15
       (.I0(tmp_product__0_carry_2),
        .I1(tmp_product__0_carry_3),
        .I2(W1_1_0_int_reg[1]),
        .I3(tmp_product__0_carry_4),
        .I4(W1_1_0_int_reg[0]),
        .O(tmp_product__0_carry_i_4__15_n_0));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    tmp_product__0_carry_i_5__15
       (.I0(tmp_product__0_carry_1),
        .I1(tmp_product__0_carry_2),
        .I2(W1_1_0_int_reg[1]),
        .I3(tmp_product__0_carry_3),
        .I4(W1_1_0_int_reg[0]),
        .O(tmp_product__0_carry_i_5__15_n_0));
  LUT5 #(
    .INIT(32'h1FE06060)) 
    tmp_product__0_carry_i_6__15
       (.I0(tmp_product__0_carry_0),
        .I1(tmp_product__0_carry_1),
        .I2(W1_1_0_int_reg[1]),
        .I3(tmp_product__0_carry_2),
        .I4(W1_1_0_int_reg[0]),
        .O(tmp_product__0_carry_i_6__15_n_0));
endmodule

(* ORIG_REF_NAME = "train_step_mul_2s_8s_10_1_1" *) 
module bd_0_hls_inst_0_train_step_mul_2s_8s_10_1_1_125
   (C,
    \W1_1_0_int_reg_reg[0] ,
    \W1_1_0_int_reg_reg[1] ,
    CO,
    p_carry__0_i_3,
    S,
    tmp_product__0_carry_0,
    input_1_val_read_reg_947_pp0_iter1_reg,
    tmp_product__0_carry_1,
    input_1_val_read_reg_947_pp0_iter1_reg_0);
  output [7:0]C;
  output [0:0]\W1_1_0_int_reg_reg[0] ;
  output [2:0]\W1_1_0_int_reg_reg[1] ;
  output [0:0]CO;
  input [3:0]p_carry__0_i_3;
  input [3:0]S;
  input tmp_product__0_carry_0;
  input [3:0]input_1_val_read_reg_947_pp0_iter1_reg;
  input tmp_product__0_carry_1;
  input [4:0]input_1_val_read_reg_947_pp0_iter1_reg_0;

  wire [7:0]C;
  wire [0:0]CO;
  wire [3:0]S;
  wire [0:0]\W1_1_0_int_reg_reg[0] ;
  wire [2:0]\W1_1_0_int_reg_reg[1] ;
  wire [3:0]input_1_val_read_reg_947_pp0_iter1_reg;
  wire [4:0]input_1_val_read_reg_947_pp0_iter1_reg_0;
  wire [3:0]p_carry__0_i_3;
  wire tmp_product__0_carry_0;
  wire tmp_product__0_carry_1;
  wire tmp_product__0_carry__0_n_0;
  wire tmp_product__0_carry__0_n_1;
  wire tmp_product__0_carry__0_n_2;
  wire tmp_product__0_carry__0_n_3;
  wire tmp_product__0_carry_i_1_n_0;
  wire tmp_product__0_carry_i_2_n_0;
  wire tmp_product__0_carry_i_3_n_0;
  wire tmp_product__0_carry_i_4_n_0;
  wire tmp_product__0_carry_i_5_n_0;
  wire tmp_product__0_carry_i_6_n_0;
  wire tmp_product__0_carry_i_7_n_0;
  wire tmp_product__0_carry_n_0;
  wire tmp_product__0_carry_n_1;
  wire tmp_product__0_carry_n_2;
  wire tmp_product__0_carry_n_3;
  wire [3:1]NLW_p_carry__1_i_1_CO_UNCONNECTED;
  wire [3:0]NLW_p_carry__1_i_1_O_UNCONNECTED;

  CARRY4 p_carry__1_i_1
       (.CI(tmp_product__0_carry__0_n_0),
        .CO({NLW_p_carry__1_i_1_CO_UNCONNECTED[3:1],CO}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_p_carry__1_i_1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 tmp_product__0_carry
       (.CI(1'b0),
        .CO({tmp_product__0_carry_n_0,tmp_product__0_carry_n_1,tmp_product__0_carry_n_2,tmp_product__0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__0_carry_i_1_n_0,tmp_product__0_carry_i_2_n_0,tmp_product__0_carry_i_3_n_0,1'b0}),
        .O(C[3:0]),
        .S({tmp_product__0_carry_i_4_n_0,tmp_product__0_carry_i_5_n_0,tmp_product__0_carry_i_6_n_0,tmp_product__0_carry_i_7_n_0}));
  CARRY4 tmp_product__0_carry__0
       (.CI(tmp_product__0_carry_n_0),
        .CO({tmp_product__0_carry__0_n_0,tmp_product__0_carry__0_n_1,tmp_product__0_carry__0_n_2,tmp_product__0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(p_carry__0_i_3),
        .O(C[7:4]),
        .S(S));
  LUT4 #(
    .INIT(16'h7000)) 
    tmp_product__0_carry_i_1
       (.I0(tmp_product__0_carry_1),
        .I1(input_1_val_read_reg_947_pp0_iter1_reg_0[2]),
        .I2(tmp_product__0_carry_0),
        .I3(input_1_val_read_reg_947_pp0_iter1_reg_0[3]),
        .O(tmp_product__0_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h7000)) 
    tmp_product__0_carry_i_1__15
       (.I0(tmp_product__0_carry_1),
        .I1(input_1_val_read_reg_947_pp0_iter1_reg[2]),
        .I2(tmp_product__0_carry_0),
        .I3(input_1_val_read_reg_947_pp0_iter1_reg[3]),
        .O(\W1_1_0_int_reg_reg[1] [2]));
  LUT4 #(
    .INIT(16'h7000)) 
    tmp_product__0_carry_i_2
       (.I0(tmp_product__0_carry_1),
        .I1(input_1_val_read_reg_947_pp0_iter1_reg_0[1]),
        .I2(tmp_product__0_carry_0),
        .I3(input_1_val_read_reg_947_pp0_iter1_reg_0[2]),
        .O(tmp_product__0_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h7000)) 
    tmp_product__0_carry_i_2__15
       (.I0(tmp_product__0_carry_1),
        .I1(input_1_val_read_reg_947_pp0_iter1_reg[1]),
        .I2(tmp_product__0_carry_0),
        .I3(input_1_val_read_reg_947_pp0_iter1_reg[2]),
        .O(\W1_1_0_int_reg_reg[1] [1]));
  LUT4 #(
    .INIT(16'hF777)) 
    tmp_product__0_carry_i_3
       (.I0(tmp_product__0_carry_1),
        .I1(input_1_val_read_reg_947_pp0_iter1_reg_0[0]),
        .I2(tmp_product__0_carry_0),
        .I3(input_1_val_read_reg_947_pp0_iter1_reg_0[1]),
        .O(tmp_product__0_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'hF777)) 
    tmp_product__0_carry_i_3__15
       (.I0(tmp_product__0_carry_1),
        .I1(input_1_val_read_reg_947_pp0_iter1_reg[0]),
        .I2(tmp_product__0_carry_0),
        .I3(input_1_val_read_reg_947_pp0_iter1_reg[1]),
        .O(\W1_1_0_int_reg_reg[1] [0]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    tmp_product__0_carry_i_4
       (.I0(input_1_val_read_reg_947_pp0_iter1_reg_0[2]),
        .I1(input_1_val_read_reg_947_pp0_iter1_reg_0[3]),
        .I2(tmp_product__0_carry_1),
        .I3(input_1_val_read_reg_947_pp0_iter1_reg_0[4]),
        .I4(tmp_product__0_carry_0),
        .O(tmp_product__0_carry_i_4_n_0));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    tmp_product__0_carry_i_5
       (.I0(input_1_val_read_reg_947_pp0_iter1_reg_0[1]),
        .I1(input_1_val_read_reg_947_pp0_iter1_reg_0[2]),
        .I2(tmp_product__0_carry_1),
        .I3(input_1_val_read_reg_947_pp0_iter1_reg_0[3]),
        .I4(tmp_product__0_carry_0),
        .O(tmp_product__0_carry_i_5_n_0));
  LUT5 #(
    .INIT(32'h1FE06060)) 
    tmp_product__0_carry_i_6
       (.I0(input_1_val_read_reg_947_pp0_iter1_reg_0[0]),
        .I1(input_1_val_read_reg_947_pp0_iter1_reg_0[1]),
        .I2(tmp_product__0_carry_1),
        .I3(input_1_val_read_reg_947_pp0_iter1_reg_0[2]),
        .I4(tmp_product__0_carry_0),
        .O(tmp_product__0_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    tmp_product__0_carry_i_7
       (.I0(tmp_product__0_carry_0),
        .I1(input_1_val_read_reg_947_pp0_iter1_reg_0[1]),
        .I2(tmp_product__0_carry_1),
        .I3(input_1_val_read_reg_947_pp0_iter1_reg_0[0]),
        .O(tmp_product__0_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    tmp_product__0_carry_i_7__15
       (.I0(tmp_product__0_carry_0),
        .I1(input_1_val_read_reg_947_pp0_iter1_reg[1]),
        .I2(tmp_product__0_carry_1),
        .I3(input_1_val_read_reg_947_pp0_iter1_reg[0]),
        .O(\W1_1_0_int_reg_reg[0] ));
endmodule

(* ORIG_REF_NAME = "train_step_mul_2s_8s_10_1_1" *) 
module bd_0_hls_inst_0_train_step_mul_2s_8s_10_1_1_126
   (O,
    \W1_2_2_int_reg_reg[0] ,
    \W1_2_2_int_reg_reg[0]_0 ,
    \W1_2_2_int_reg_reg[1] ,
    CO,
    DI,
    S,
    tmp_product__0_carry_0,
    input_2_val_read_reg_942_pp0_iter1_reg,
    tmp_product__0_carry_1,
    input_2_val_read_reg_942_pp0_iter1_reg_1);
  output [3:0]O;
  output [3:0]\W1_2_2_int_reg_reg[0] ;
  output [0:0]\W1_2_2_int_reg_reg[0]_0 ;
  output [2:0]\W1_2_2_int_reg_reg[1] ;
  output [0:0]CO;
  input [3:0]DI;
  input [3:0]S;
  input tmp_product__0_carry_0;
  input [3:0]input_2_val_read_reg_942_pp0_iter1_reg;
  input tmp_product__0_carry_1;
  input [4:0]input_2_val_read_reg_942_pp0_iter1_reg_1;

  wire [0:0]CO;
  wire [3:0]DI;
  wire [3:0]O;
  wire [3:0]S;
  wire [3:0]\W1_2_2_int_reg_reg[0] ;
  wire [0:0]\W1_2_2_int_reg_reg[0]_0 ;
  wire [2:0]\W1_2_2_int_reg_reg[1] ;
  wire [3:0]input_2_val_read_reg_942_pp0_iter1_reg;
  wire [4:0]input_2_val_read_reg_942_pp0_iter1_reg_1;
  wire tmp_product__0_carry_0;
  wire tmp_product__0_carry_1;
  wire tmp_product__0_carry__0_n_0;
  wire tmp_product__0_carry__0_n_1;
  wire tmp_product__0_carry__0_n_2;
  wire tmp_product__0_carry__0_n_3;
  wire tmp_product__0_carry_i_1__5_n_0;
  wire tmp_product__0_carry_i_2__5_n_0;
  wire tmp_product__0_carry_i_3__5_n_0;
  wire tmp_product__0_carry_i_4__5_n_0;
  wire tmp_product__0_carry_i_5__5_n_0;
  wire tmp_product__0_carry_i_6__5_n_0;
  wire tmp_product__0_carry_i_7__5_n_0;
  wire tmp_product__0_carry_n_0;
  wire tmp_product__0_carry_n_1;
  wire tmp_product__0_carry_n_2;
  wire tmp_product__0_carry_n_3;
  wire [3:1]NLW_p_carry__1_i_1__5_CO_UNCONNECTED;
  wire [3:0]NLW_p_carry__1_i_1__5_O_UNCONNECTED;

  CARRY4 p_carry__1_i_1__5
       (.CI(tmp_product__0_carry__0_n_0),
        .CO({NLW_p_carry__1_i_1__5_CO_UNCONNECTED[3:1],CO}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_p_carry__1_i_1__5_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 tmp_product__0_carry
       (.CI(1'b0),
        .CO({tmp_product__0_carry_n_0,tmp_product__0_carry_n_1,tmp_product__0_carry_n_2,tmp_product__0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__0_carry_i_1__5_n_0,tmp_product__0_carry_i_2__5_n_0,tmp_product__0_carry_i_3__5_n_0,1'b0}),
        .O(O),
        .S({tmp_product__0_carry_i_4__5_n_0,tmp_product__0_carry_i_5__5_n_0,tmp_product__0_carry_i_6__5_n_0,tmp_product__0_carry_i_7__5_n_0}));
  CARRY4 tmp_product__0_carry__0
       (.CI(tmp_product__0_carry_n_0),
        .CO({tmp_product__0_carry__0_n_0,tmp_product__0_carry__0_n_1,tmp_product__0_carry__0_n_2,tmp_product__0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(DI),
        .O(\W1_2_2_int_reg_reg[0] ),
        .S(S));
  LUT4 #(
    .INIT(16'h7000)) 
    tmp_product__0_carry_i_1__21
       (.I0(tmp_product__0_carry_1),
        .I1(input_2_val_read_reg_942_pp0_iter1_reg[2]),
        .I2(tmp_product__0_carry_0),
        .I3(input_2_val_read_reg_942_pp0_iter1_reg[3]),
        .O(\W1_2_2_int_reg_reg[1] [2]));
  LUT4 #(
    .INIT(16'h7000)) 
    tmp_product__0_carry_i_1__5
       (.I0(tmp_product__0_carry_1),
        .I1(input_2_val_read_reg_942_pp0_iter1_reg_1[2]),
        .I2(tmp_product__0_carry_0),
        .I3(input_2_val_read_reg_942_pp0_iter1_reg_1[3]),
        .O(tmp_product__0_carry_i_1__5_n_0));
  LUT4 #(
    .INIT(16'h7000)) 
    tmp_product__0_carry_i_2__21
       (.I0(tmp_product__0_carry_1),
        .I1(input_2_val_read_reg_942_pp0_iter1_reg[1]),
        .I2(tmp_product__0_carry_0),
        .I3(input_2_val_read_reg_942_pp0_iter1_reg[2]),
        .O(\W1_2_2_int_reg_reg[1] [1]));
  LUT4 #(
    .INIT(16'h7000)) 
    tmp_product__0_carry_i_2__5
       (.I0(tmp_product__0_carry_1),
        .I1(input_2_val_read_reg_942_pp0_iter1_reg_1[1]),
        .I2(tmp_product__0_carry_0),
        .I3(input_2_val_read_reg_942_pp0_iter1_reg_1[2]),
        .O(tmp_product__0_carry_i_2__5_n_0));
  LUT4 #(
    .INIT(16'hF777)) 
    tmp_product__0_carry_i_3__21
       (.I0(tmp_product__0_carry_1),
        .I1(input_2_val_read_reg_942_pp0_iter1_reg[0]),
        .I2(tmp_product__0_carry_0),
        .I3(input_2_val_read_reg_942_pp0_iter1_reg[1]),
        .O(\W1_2_2_int_reg_reg[1] [0]));
  LUT4 #(
    .INIT(16'hF777)) 
    tmp_product__0_carry_i_3__5
       (.I0(tmp_product__0_carry_1),
        .I1(input_2_val_read_reg_942_pp0_iter1_reg_1[0]),
        .I2(tmp_product__0_carry_0),
        .I3(input_2_val_read_reg_942_pp0_iter1_reg_1[1]),
        .O(tmp_product__0_carry_i_3__5_n_0));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    tmp_product__0_carry_i_4__5
       (.I0(input_2_val_read_reg_942_pp0_iter1_reg_1[2]),
        .I1(input_2_val_read_reg_942_pp0_iter1_reg_1[3]),
        .I2(tmp_product__0_carry_1),
        .I3(input_2_val_read_reg_942_pp0_iter1_reg_1[4]),
        .I4(tmp_product__0_carry_0),
        .O(tmp_product__0_carry_i_4__5_n_0));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    tmp_product__0_carry_i_5__5
       (.I0(input_2_val_read_reg_942_pp0_iter1_reg_1[1]),
        .I1(input_2_val_read_reg_942_pp0_iter1_reg_1[2]),
        .I2(tmp_product__0_carry_1),
        .I3(input_2_val_read_reg_942_pp0_iter1_reg_1[3]),
        .I4(tmp_product__0_carry_0),
        .O(tmp_product__0_carry_i_5__5_n_0));
  LUT5 #(
    .INIT(32'h1FE06060)) 
    tmp_product__0_carry_i_6__5
       (.I0(input_2_val_read_reg_942_pp0_iter1_reg_1[0]),
        .I1(input_2_val_read_reg_942_pp0_iter1_reg_1[1]),
        .I2(tmp_product__0_carry_1),
        .I3(input_2_val_read_reg_942_pp0_iter1_reg_1[2]),
        .I4(tmp_product__0_carry_0),
        .O(tmp_product__0_carry_i_6__5_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    tmp_product__0_carry_i_7__21
       (.I0(tmp_product__0_carry_0),
        .I1(input_2_val_read_reg_942_pp0_iter1_reg[1]),
        .I2(tmp_product__0_carry_1),
        .I3(input_2_val_read_reg_942_pp0_iter1_reg[0]),
        .O(\W1_2_2_int_reg_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    tmp_product__0_carry_i_7__5
       (.I0(tmp_product__0_carry_0),
        .I1(input_2_val_read_reg_942_pp0_iter1_reg_1[1]),
        .I2(tmp_product__0_carry_1),
        .I3(input_2_val_read_reg_942_pp0_iter1_reg_1[0]),
        .O(tmp_product__0_carry_i_7__5_n_0));
endmodule

(* ORIG_REF_NAME = "train_step_mul_2s_8s_10_1_1" *) 
module bd_0_hls_inst_0_train_step_mul_2s_8s_10_1_1_127
   (O,
    \W1_4_2_int_reg_reg[0] ,
    \W1_4_2_int_reg_reg[0]_0 ,
    \W1_4_2_int_reg_reg[1] ,
    CO,
    DI,
    S,
    tmp_product__0_carry_0,
    input_4_val_read_reg_937_pp0_iter1_reg,
    tmp_product__0_carry_1,
    input_4_val_read_reg_937_pp0_iter1_reg_2);
  output [3:0]O;
  output [3:0]\W1_4_2_int_reg_reg[0] ;
  output [0:0]\W1_4_2_int_reg_reg[0]_0 ;
  output [2:0]\W1_4_2_int_reg_reg[1] ;
  output [0:0]CO;
  input [3:0]DI;
  input [3:0]S;
  input tmp_product__0_carry_0;
  input [3:0]input_4_val_read_reg_937_pp0_iter1_reg;
  input tmp_product__0_carry_1;
  input [4:0]input_4_val_read_reg_937_pp0_iter1_reg_2;

  wire [0:0]CO;
  wire [3:0]DI;
  wire [3:0]O;
  wire [3:0]S;
  wire [3:0]\W1_4_2_int_reg_reg[0] ;
  wire [0:0]\W1_4_2_int_reg_reg[0]_0 ;
  wire [2:0]\W1_4_2_int_reg_reg[1] ;
  wire [3:0]input_4_val_read_reg_937_pp0_iter1_reg;
  wire [4:0]input_4_val_read_reg_937_pp0_iter1_reg_2;
  wire tmp_product__0_carry_0;
  wire tmp_product__0_carry_1;
  wire tmp_product__0_carry__0_n_0;
  wire tmp_product__0_carry__0_n_1;
  wire tmp_product__0_carry__0_n_2;
  wire tmp_product__0_carry__0_n_3;
  wire tmp_product__0_carry_i_1__9_n_0;
  wire tmp_product__0_carry_i_2__9_n_0;
  wire tmp_product__0_carry_i_3__9_n_0;
  wire tmp_product__0_carry_i_4__9_n_0;
  wire tmp_product__0_carry_i_5__9_n_0;
  wire tmp_product__0_carry_i_6__9_n_0;
  wire tmp_product__0_carry_i_7__9_n_0;
  wire tmp_product__0_carry_n_0;
  wire tmp_product__0_carry_n_1;
  wire tmp_product__0_carry_n_2;
  wire tmp_product__0_carry_n_3;
  wire [3:1]NLW_p_carry__1_i_1__9_CO_UNCONNECTED;
  wire [3:0]NLW_p_carry__1_i_1__9_O_UNCONNECTED;

  CARRY4 p_carry__1_i_1__9
       (.CI(tmp_product__0_carry__0_n_0),
        .CO({NLW_p_carry__1_i_1__9_CO_UNCONNECTED[3:1],CO}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_p_carry__1_i_1__9_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 tmp_product__0_carry
       (.CI(1'b0),
        .CO({tmp_product__0_carry_n_0,tmp_product__0_carry_n_1,tmp_product__0_carry_n_2,tmp_product__0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__0_carry_i_1__9_n_0,tmp_product__0_carry_i_2__9_n_0,tmp_product__0_carry_i_3__9_n_0,1'b0}),
        .O(O),
        .S({tmp_product__0_carry_i_4__9_n_0,tmp_product__0_carry_i_5__9_n_0,tmp_product__0_carry_i_6__9_n_0,tmp_product__0_carry_i_7__9_n_0}));
  CARRY4 tmp_product__0_carry__0
       (.CI(tmp_product__0_carry_n_0),
        .CO({tmp_product__0_carry__0_n_0,tmp_product__0_carry__0_n_1,tmp_product__0_carry__0_n_2,tmp_product__0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(DI),
        .O(\W1_4_2_int_reg_reg[0] ),
        .S(S));
  LUT4 #(
    .INIT(16'h7000)) 
    tmp_product__0_carry_i_1__25
       (.I0(tmp_product__0_carry_1),
        .I1(input_4_val_read_reg_937_pp0_iter1_reg[2]),
        .I2(tmp_product__0_carry_0),
        .I3(input_4_val_read_reg_937_pp0_iter1_reg[3]),
        .O(\W1_4_2_int_reg_reg[1] [2]));
  LUT4 #(
    .INIT(16'h7000)) 
    tmp_product__0_carry_i_1__9
       (.I0(tmp_product__0_carry_1),
        .I1(input_4_val_read_reg_937_pp0_iter1_reg_2[2]),
        .I2(tmp_product__0_carry_0),
        .I3(input_4_val_read_reg_937_pp0_iter1_reg_2[3]),
        .O(tmp_product__0_carry_i_1__9_n_0));
  LUT4 #(
    .INIT(16'h7000)) 
    tmp_product__0_carry_i_2__25
       (.I0(tmp_product__0_carry_1),
        .I1(input_4_val_read_reg_937_pp0_iter1_reg[1]),
        .I2(tmp_product__0_carry_0),
        .I3(input_4_val_read_reg_937_pp0_iter1_reg[2]),
        .O(\W1_4_2_int_reg_reg[1] [1]));
  LUT4 #(
    .INIT(16'h7000)) 
    tmp_product__0_carry_i_2__9
       (.I0(tmp_product__0_carry_1),
        .I1(input_4_val_read_reg_937_pp0_iter1_reg_2[1]),
        .I2(tmp_product__0_carry_0),
        .I3(input_4_val_read_reg_937_pp0_iter1_reg_2[2]),
        .O(tmp_product__0_carry_i_2__9_n_0));
  LUT4 #(
    .INIT(16'hF777)) 
    tmp_product__0_carry_i_3__25
       (.I0(tmp_product__0_carry_1),
        .I1(input_4_val_read_reg_937_pp0_iter1_reg[0]),
        .I2(tmp_product__0_carry_0),
        .I3(input_4_val_read_reg_937_pp0_iter1_reg[1]),
        .O(\W1_4_2_int_reg_reg[1] [0]));
  LUT4 #(
    .INIT(16'hF777)) 
    tmp_product__0_carry_i_3__9
       (.I0(tmp_product__0_carry_1),
        .I1(input_4_val_read_reg_937_pp0_iter1_reg_2[0]),
        .I2(tmp_product__0_carry_0),
        .I3(input_4_val_read_reg_937_pp0_iter1_reg_2[1]),
        .O(tmp_product__0_carry_i_3__9_n_0));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    tmp_product__0_carry_i_4__9
       (.I0(input_4_val_read_reg_937_pp0_iter1_reg_2[2]),
        .I1(input_4_val_read_reg_937_pp0_iter1_reg_2[3]),
        .I2(tmp_product__0_carry_1),
        .I3(input_4_val_read_reg_937_pp0_iter1_reg_2[4]),
        .I4(tmp_product__0_carry_0),
        .O(tmp_product__0_carry_i_4__9_n_0));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    tmp_product__0_carry_i_5__9
       (.I0(input_4_val_read_reg_937_pp0_iter1_reg_2[1]),
        .I1(input_4_val_read_reg_937_pp0_iter1_reg_2[2]),
        .I2(tmp_product__0_carry_1),
        .I3(input_4_val_read_reg_937_pp0_iter1_reg_2[3]),
        .I4(tmp_product__0_carry_0),
        .O(tmp_product__0_carry_i_5__9_n_0));
  LUT5 #(
    .INIT(32'h1FE06060)) 
    tmp_product__0_carry_i_6__9
       (.I0(input_4_val_read_reg_937_pp0_iter1_reg_2[0]),
        .I1(input_4_val_read_reg_937_pp0_iter1_reg_2[1]),
        .I2(tmp_product__0_carry_1),
        .I3(input_4_val_read_reg_937_pp0_iter1_reg_2[2]),
        .I4(tmp_product__0_carry_0),
        .O(tmp_product__0_carry_i_6__9_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    tmp_product__0_carry_i_7__25
       (.I0(tmp_product__0_carry_0),
        .I1(input_4_val_read_reg_937_pp0_iter1_reg[1]),
        .I2(tmp_product__0_carry_1),
        .I3(input_4_val_read_reg_937_pp0_iter1_reg[0]),
        .O(\W1_4_2_int_reg_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    tmp_product__0_carry_i_7__9
       (.I0(tmp_product__0_carry_0),
        .I1(input_4_val_read_reg_937_pp0_iter1_reg_2[1]),
        .I2(tmp_product__0_carry_1),
        .I3(input_4_val_read_reg_937_pp0_iter1_reg_2[0]),
        .O(tmp_product__0_carry_i_7__9_n_0));
endmodule

(* ORIG_REF_NAME = "train_step_mul_2s_8s_10_1_1" *) 
module bd_0_hls_inst_0_train_step_mul_2s_8s_10_1_1_128
   (O,
    \W1_6_2_int_reg_reg[0] ,
    \W1_6_2_int_reg_reg[0]_0 ,
    \W1_6_2_int_reg_reg[1] ,
    CO,
    DI,
    S,
    tmp_product__0_carry_0,
    input_6_val_read_reg_932_pp0_iter1_reg,
    tmp_product__0_carry_1,
    input_6_val_read_reg_932_pp0_iter1_reg_3);
  output [3:0]O;
  output [3:0]\W1_6_2_int_reg_reg[0] ;
  output [0:0]\W1_6_2_int_reg_reg[0]_0 ;
  output [2:0]\W1_6_2_int_reg_reg[1] ;
  output [0:0]CO;
  input [3:0]DI;
  input [3:0]S;
  input tmp_product__0_carry_0;
  input [3:0]input_6_val_read_reg_932_pp0_iter1_reg;
  input tmp_product__0_carry_1;
  input [4:0]input_6_val_read_reg_932_pp0_iter1_reg_3;

  wire [0:0]CO;
  wire [3:0]DI;
  wire [3:0]O;
  wire [3:0]S;
  wire [3:0]\W1_6_2_int_reg_reg[0] ;
  wire [0:0]\W1_6_2_int_reg_reg[0]_0 ;
  wire [2:0]\W1_6_2_int_reg_reg[1] ;
  wire [3:0]input_6_val_read_reg_932_pp0_iter1_reg;
  wire [4:0]input_6_val_read_reg_932_pp0_iter1_reg_3;
  wire tmp_product__0_carry_0;
  wire tmp_product__0_carry_1;
  wire tmp_product__0_carry__0_n_0;
  wire tmp_product__0_carry__0_n_1;
  wire tmp_product__0_carry__0_n_2;
  wire tmp_product__0_carry__0_n_3;
  wire tmp_product__0_carry_i_1__13_n_0;
  wire tmp_product__0_carry_i_2__13_n_0;
  wire tmp_product__0_carry_i_3__13_n_0;
  wire tmp_product__0_carry_i_4__13_n_0;
  wire tmp_product__0_carry_i_5__13_n_0;
  wire tmp_product__0_carry_i_6__13_n_0;
  wire tmp_product__0_carry_i_7__13_n_0;
  wire tmp_product__0_carry_n_0;
  wire tmp_product__0_carry_n_1;
  wire tmp_product__0_carry_n_2;
  wire tmp_product__0_carry_n_3;
  wire [3:1]NLW_p_carry__1_i_1__13_CO_UNCONNECTED;
  wire [3:0]NLW_p_carry__1_i_1__13_O_UNCONNECTED;

  CARRY4 p_carry__1_i_1__13
       (.CI(tmp_product__0_carry__0_n_0),
        .CO({NLW_p_carry__1_i_1__13_CO_UNCONNECTED[3:1],CO}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_p_carry__1_i_1__13_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 tmp_product__0_carry
       (.CI(1'b0),
        .CO({tmp_product__0_carry_n_0,tmp_product__0_carry_n_1,tmp_product__0_carry_n_2,tmp_product__0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__0_carry_i_1__13_n_0,tmp_product__0_carry_i_2__13_n_0,tmp_product__0_carry_i_3__13_n_0,1'b0}),
        .O(O),
        .S({tmp_product__0_carry_i_4__13_n_0,tmp_product__0_carry_i_5__13_n_0,tmp_product__0_carry_i_6__13_n_0,tmp_product__0_carry_i_7__13_n_0}));
  CARRY4 tmp_product__0_carry__0
       (.CI(tmp_product__0_carry_n_0),
        .CO({tmp_product__0_carry__0_n_0,tmp_product__0_carry__0_n_1,tmp_product__0_carry__0_n_2,tmp_product__0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(DI),
        .O(\W1_6_2_int_reg_reg[0] ),
        .S(S));
  LUT4 #(
    .INIT(16'h7000)) 
    tmp_product__0_carry_i_1__13
       (.I0(tmp_product__0_carry_1),
        .I1(input_6_val_read_reg_932_pp0_iter1_reg_3[2]),
        .I2(tmp_product__0_carry_0),
        .I3(input_6_val_read_reg_932_pp0_iter1_reg_3[3]),
        .O(tmp_product__0_carry_i_1__13_n_0));
  LUT4 #(
    .INIT(16'h7000)) 
    tmp_product__0_carry_i_1__29
       (.I0(tmp_product__0_carry_1),
        .I1(input_6_val_read_reg_932_pp0_iter1_reg[2]),
        .I2(tmp_product__0_carry_0),
        .I3(input_6_val_read_reg_932_pp0_iter1_reg[3]),
        .O(\W1_6_2_int_reg_reg[1] [2]));
  LUT4 #(
    .INIT(16'h7000)) 
    tmp_product__0_carry_i_2__13
       (.I0(tmp_product__0_carry_1),
        .I1(input_6_val_read_reg_932_pp0_iter1_reg_3[1]),
        .I2(tmp_product__0_carry_0),
        .I3(input_6_val_read_reg_932_pp0_iter1_reg_3[2]),
        .O(tmp_product__0_carry_i_2__13_n_0));
  LUT4 #(
    .INIT(16'h7000)) 
    tmp_product__0_carry_i_2__29
       (.I0(tmp_product__0_carry_1),
        .I1(input_6_val_read_reg_932_pp0_iter1_reg[1]),
        .I2(tmp_product__0_carry_0),
        .I3(input_6_val_read_reg_932_pp0_iter1_reg[2]),
        .O(\W1_6_2_int_reg_reg[1] [1]));
  LUT4 #(
    .INIT(16'hF777)) 
    tmp_product__0_carry_i_3__13
       (.I0(tmp_product__0_carry_1),
        .I1(input_6_val_read_reg_932_pp0_iter1_reg_3[0]),
        .I2(tmp_product__0_carry_0),
        .I3(input_6_val_read_reg_932_pp0_iter1_reg_3[1]),
        .O(tmp_product__0_carry_i_3__13_n_0));
  LUT4 #(
    .INIT(16'hF777)) 
    tmp_product__0_carry_i_3__29
       (.I0(tmp_product__0_carry_1),
        .I1(input_6_val_read_reg_932_pp0_iter1_reg[0]),
        .I2(tmp_product__0_carry_0),
        .I3(input_6_val_read_reg_932_pp0_iter1_reg[1]),
        .O(\W1_6_2_int_reg_reg[1] [0]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    tmp_product__0_carry_i_4__13
       (.I0(input_6_val_read_reg_932_pp0_iter1_reg_3[2]),
        .I1(input_6_val_read_reg_932_pp0_iter1_reg_3[3]),
        .I2(tmp_product__0_carry_1),
        .I3(input_6_val_read_reg_932_pp0_iter1_reg_3[4]),
        .I4(tmp_product__0_carry_0),
        .O(tmp_product__0_carry_i_4__13_n_0));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    tmp_product__0_carry_i_5__13
       (.I0(input_6_val_read_reg_932_pp0_iter1_reg_3[1]),
        .I1(input_6_val_read_reg_932_pp0_iter1_reg_3[2]),
        .I2(tmp_product__0_carry_1),
        .I3(input_6_val_read_reg_932_pp0_iter1_reg_3[3]),
        .I4(tmp_product__0_carry_0),
        .O(tmp_product__0_carry_i_5__13_n_0));
  LUT5 #(
    .INIT(32'h1FE06060)) 
    tmp_product__0_carry_i_6__13
       (.I0(input_6_val_read_reg_932_pp0_iter1_reg_3[0]),
        .I1(input_6_val_read_reg_932_pp0_iter1_reg_3[1]),
        .I2(tmp_product__0_carry_1),
        .I3(input_6_val_read_reg_932_pp0_iter1_reg_3[2]),
        .I4(tmp_product__0_carry_0),
        .O(tmp_product__0_carry_i_6__13_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    tmp_product__0_carry_i_7__13
       (.I0(tmp_product__0_carry_0),
        .I1(input_6_val_read_reg_932_pp0_iter1_reg_3[1]),
        .I2(tmp_product__0_carry_1),
        .I3(input_6_val_read_reg_932_pp0_iter1_reg_3[0]),
        .O(tmp_product__0_carry_i_7__13_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    tmp_product__0_carry_i_7__29
       (.I0(tmp_product__0_carry_0),
        .I1(input_6_val_read_reg_932_pp0_iter1_reg[1]),
        .I2(tmp_product__0_carry_1),
        .I3(input_6_val_read_reg_932_pp0_iter1_reg[0]),
        .O(\W1_6_2_int_reg_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "train_step_mul_2s_8s_10_1_1" *) 
module bd_0_hls_inst_0_train_step_mul_2s_8s_10_1_1_129
   (O,
    \W1_1_3_int_reg_reg[0] ,
    \W1_1_3_int_reg_reg[0]_0 ,
    \W1_1_3_int_reg_reg[1] ,
    CO,
    DI,
    S,
    tmp_product__0_carry_0,
    input_1_val_read_reg_947_pp0_iter1_reg,
    tmp_product__0_carry_1,
    input_1_val_read_reg_947_pp0_iter1_reg_0);
  output [3:0]O;
  output [3:0]\W1_1_3_int_reg_reg[0] ;
  output [0:0]\W1_1_3_int_reg_reg[0]_0 ;
  output [2:0]\W1_1_3_int_reg_reg[1] ;
  output [0:0]CO;
  input [3:0]DI;
  input [3:0]S;
  input tmp_product__0_carry_0;
  input [3:0]input_1_val_read_reg_947_pp0_iter1_reg;
  input tmp_product__0_carry_1;
  input [4:0]input_1_val_read_reg_947_pp0_iter1_reg_0;

  wire [0:0]CO;
  wire [3:0]DI;
  wire [3:0]O;
  wire [3:0]S;
  wire [3:0]\W1_1_3_int_reg_reg[0] ;
  wire [0:0]\W1_1_3_int_reg_reg[0]_0 ;
  wire [2:0]\W1_1_3_int_reg_reg[1] ;
  wire [3:0]input_1_val_read_reg_947_pp0_iter1_reg;
  wire [4:0]input_1_val_read_reg_947_pp0_iter1_reg_0;
  wire tmp_product__0_carry_0;
  wire tmp_product__0_carry_1;
  wire tmp_product__0_carry__0_n_0;
  wire tmp_product__0_carry__0_n_1;
  wire tmp_product__0_carry__0_n_2;
  wire tmp_product__0_carry__0_n_3;
  wire tmp_product__0_carry_i_1__2_n_0;
  wire tmp_product__0_carry_i_2__2_n_0;
  wire tmp_product__0_carry_i_3__2_n_0;
  wire tmp_product__0_carry_i_4__2_n_0;
  wire tmp_product__0_carry_i_5__2_n_0;
  wire tmp_product__0_carry_i_6__2_n_0;
  wire tmp_product__0_carry_i_7__2_n_0;
  wire tmp_product__0_carry_n_0;
  wire tmp_product__0_carry_n_1;
  wire tmp_product__0_carry_n_2;
  wire tmp_product__0_carry_n_3;
  wire [3:1]NLW_p_carry__1_i_1__2_CO_UNCONNECTED;
  wire [3:0]NLW_p_carry__1_i_1__2_O_UNCONNECTED;

  CARRY4 p_carry__1_i_1__2
       (.CI(tmp_product__0_carry__0_n_0),
        .CO({NLW_p_carry__1_i_1__2_CO_UNCONNECTED[3:1],CO}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_p_carry__1_i_1__2_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 tmp_product__0_carry
       (.CI(1'b0),
        .CO({tmp_product__0_carry_n_0,tmp_product__0_carry_n_1,tmp_product__0_carry_n_2,tmp_product__0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__0_carry_i_1__2_n_0,tmp_product__0_carry_i_2__2_n_0,tmp_product__0_carry_i_3__2_n_0,1'b0}),
        .O(O),
        .S({tmp_product__0_carry_i_4__2_n_0,tmp_product__0_carry_i_5__2_n_0,tmp_product__0_carry_i_6__2_n_0,tmp_product__0_carry_i_7__2_n_0}));
  CARRY4 tmp_product__0_carry__0
       (.CI(tmp_product__0_carry_n_0),
        .CO({tmp_product__0_carry__0_n_0,tmp_product__0_carry__0_n_1,tmp_product__0_carry__0_n_2,tmp_product__0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(DI),
        .O(\W1_1_3_int_reg_reg[0] ),
        .S(S));
  LUT4 #(
    .INIT(16'h7000)) 
    tmp_product__0_carry_i_1__18
       (.I0(tmp_product__0_carry_1),
        .I1(input_1_val_read_reg_947_pp0_iter1_reg[2]),
        .I2(tmp_product__0_carry_0),
        .I3(input_1_val_read_reg_947_pp0_iter1_reg[3]),
        .O(\W1_1_3_int_reg_reg[1] [2]));
  LUT4 #(
    .INIT(16'h7000)) 
    tmp_product__0_carry_i_1__2
       (.I0(tmp_product__0_carry_1),
        .I1(input_1_val_read_reg_947_pp0_iter1_reg_0[2]),
        .I2(tmp_product__0_carry_0),
        .I3(input_1_val_read_reg_947_pp0_iter1_reg_0[3]),
        .O(tmp_product__0_carry_i_1__2_n_0));
  LUT4 #(
    .INIT(16'h7000)) 
    tmp_product__0_carry_i_2__18
       (.I0(tmp_product__0_carry_1),
        .I1(input_1_val_read_reg_947_pp0_iter1_reg[1]),
        .I2(tmp_product__0_carry_0),
        .I3(input_1_val_read_reg_947_pp0_iter1_reg[2]),
        .O(\W1_1_3_int_reg_reg[1] [1]));
  LUT4 #(
    .INIT(16'h7000)) 
    tmp_product__0_carry_i_2__2
       (.I0(tmp_product__0_carry_1),
        .I1(input_1_val_read_reg_947_pp0_iter1_reg_0[1]),
        .I2(tmp_product__0_carry_0),
        .I3(input_1_val_read_reg_947_pp0_iter1_reg_0[2]),
        .O(tmp_product__0_carry_i_2__2_n_0));
  LUT4 #(
    .INIT(16'hF777)) 
    tmp_product__0_carry_i_3__18
       (.I0(tmp_product__0_carry_1),
        .I1(input_1_val_read_reg_947_pp0_iter1_reg[0]),
        .I2(tmp_product__0_carry_0),
        .I3(input_1_val_read_reg_947_pp0_iter1_reg[1]),
        .O(\W1_1_3_int_reg_reg[1] [0]));
  LUT4 #(
    .INIT(16'hF777)) 
    tmp_product__0_carry_i_3__2
       (.I0(tmp_product__0_carry_1),
        .I1(input_1_val_read_reg_947_pp0_iter1_reg_0[0]),
        .I2(tmp_product__0_carry_0),
        .I3(input_1_val_read_reg_947_pp0_iter1_reg_0[1]),
        .O(tmp_product__0_carry_i_3__2_n_0));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    tmp_product__0_carry_i_4__2
       (.I0(input_1_val_read_reg_947_pp0_iter1_reg_0[2]),
        .I1(input_1_val_read_reg_947_pp0_iter1_reg_0[3]),
        .I2(tmp_product__0_carry_1),
        .I3(input_1_val_read_reg_947_pp0_iter1_reg_0[4]),
        .I4(tmp_product__0_carry_0),
        .O(tmp_product__0_carry_i_4__2_n_0));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    tmp_product__0_carry_i_5__2
       (.I0(input_1_val_read_reg_947_pp0_iter1_reg_0[1]),
        .I1(input_1_val_read_reg_947_pp0_iter1_reg_0[2]),
        .I2(tmp_product__0_carry_1),
        .I3(input_1_val_read_reg_947_pp0_iter1_reg_0[3]),
        .I4(tmp_product__0_carry_0),
        .O(tmp_product__0_carry_i_5__2_n_0));
  LUT5 #(
    .INIT(32'h1FE06060)) 
    tmp_product__0_carry_i_6__2
       (.I0(input_1_val_read_reg_947_pp0_iter1_reg_0[0]),
        .I1(input_1_val_read_reg_947_pp0_iter1_reg_0[1]),
        .I2(tmp_product__0_carry_1),
        .I3(input_1_val_read_reg_947_pp0_iter1_reg_0[2]),
        .I4(tmp_product__0_carry_0),
        .O(tmp_product__0_carry_i_6__2_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    tmp_product__0_carry_i_7__18
       (.I0(tmp_product__0_carry_0),
        .I1(input_1_val_read_reg_947_pp0_iter1_reg[1]),
        .I2(tmp_product__0_carry_1),
        .I3(input_1_val_read_reg_947_pp0_iter1_reg[0]),
        .O(\W1_1_3_int_reg_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    tmp_product__0_carry_i_7__2
       (.I0(tmp_product__0_carry_0),
        .I1(input_1_val_read_reg_947_pp0_iter1_reg_0[1]),
        .I2(tmp_product__0_carry_1),
        .I3(input_1_val_read_reg_947_pp0_iter1_reg_0[0]),
        .O(tmp_product__0_carry_i_7__2_n_0));
endmodule

(* ORIG_REF_NAME = "train_step_mul_2s_8s_10_1_1" *) 
module bd_0_hls_inst_0_train_step_mul_2s_8s_10_1_1_130
   (O,
    \W1_2_3_int_reg_reg[0] ,
    \W1_2_3_int_reg_reg[0]_0 ,
    \W1_2_3_int_reg_reg[1] ,
    CO,
    DI,
    S,
    tmp_product__0_carry_0,
    input_2_val_read_reg_942_pp0_iter1_reg,
    tmp_product__0_carry_1,
    input_2_val_read_reg_942_pp0_iter1_reg_1);
  output [3:0]O;
  output [3:0]\W1_2_3_int_reg_reg[0] ;
  output [0:0]\W1_2_3_int_reg_reg[0]_0 ;
  output [2:0]\W1_2_3_int_reg_reg[1] ;
  output [0:0]CO;
  input [3:0]DI;
  input [3:0]S;
  input tmp_product__0_carry_0;
  input [3:0]input_2_val_read_reg_942_pp0_iter1_reg;
  input tmp_product__0_carry_1;
  input [4:0]input_2_val_read_reg_942_pp0_iter1_reg_1;

  wire [0:0]CO;
  wire [3:0]DI;
  wire [3:0]O;
  wire [3:0]S;
  wire [3:0]\W1_2_3_int_reg_reg[0] ;
  wire [0:0]\W1_2_3_int_reg_reg[0]_0 ;
  wire [2:0]\W1_2_3_int_reg_reg[1] ;
  wire [3:0]input_2_val_read_reg_942_pp0_iter1_reg;
  wire [4:0]input_2_val_read_reg_942_pp0_iter1_reg_1;
  wire tmp_product__0_carry_0;
  wire tmp_product__0_carry_1;
  wire tmp_product__0_carry__0_n_0;
  wire tmp_product__0_carry__0_n_1;
  wire tmp_product__0_carry__0_n_2;
  wire tmp_product__0_carry__0_n_3;
  wire tmp_product__0_carry_i_1__6_n_0;
  wire tmp_product__0_carry_i_2__6_n_0;
  wire tmp_product__0_carry_i_3__6_n_0;
  wire tmp_product__0_carry_i_4__6_n_0;
  wire tmp_product__0_carry_i_5__6_n_0;
  wire tmp_product__0_carry_i_6__6_n_0;
  wire tmp_product__0_carry_i_7__6_n_0;
  wire tmp_product__0_carry_n_0;
  wire tmp_product__0_carry_n_1;
  wire tmp_product__0_carry_n_2;
  wire tmp_product__0_carry_n_3;
  wire [3:1]NLW_p_carry__1_i_1__6_CO_UNCONNECTED;
  wire [3:0]NLW_p_carry__1_i_1__6_O_UNCONNECTED;

  CARRY4 p_carry__1_i_1__6
       (.CI(tmp_product__0_carry__0_n_0),
        .CO({NLW_p_carry__1_i_1__6_CO_UNCONNECTED[3:1],CO}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_p_carry__1_i_1__6_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 tmp_product__0_carry
       (.CI(1'b0),
        .CO({tmp_product__0_carry_n_0,tmp_product__0_carry_n_1,tmp_product__0_carry_n_2,tmp_product__0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__0_carry_i_1__6_n_0,tmp_product__0_carry_i_2__6_n_0,tmp_product__0_carry_i_3__6_n_0,1'b0}),
        .O(O),
        .S({tmp_product__0_carry_i_4__6_n_0,tmp_product__0_carry_i_5__6_n_0,tmp_product__0_carry_i_6__6_n_0,tmp_product__0_carry_i_7__6_n_0}));
  CARRY4 tmp_product__0_carry__0
       (.CI(tmp_product__0_carry_n_0),
        .CO({tmp_product__0_carry__0_n_0,tmp_product__0_carry__0_n_1,tmp_product__0_carry__0_n_2,tmp_product__0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(DI),
        .O(\W1_2_3_int_reg_reg[0] ),
        .S(S));
  LUT4 #(
    .INIT(16'h7000)) 
    tmp_product__0_carry_i_1__22
       (.I0(tmp_product__0_carry_1),
        .I1(input_2_val_read_reg_942_pp0_iter1_reg[2]),
        .I2(tmp_product__0_carry_0),
        .I3(input_2_val_read_reg_942_pp0_iter1_reg[3]),
        .O(\W1_2_3_int_reg_reg[1] [2]));
  LUT4 #(
    .INIT(16'h7000)) 
    tmp_product__0_carry_i_1__6
       (.I0(tmp_product__0_carry_1),
        .I1(input_2_val_read_reg_942_pp0_iter1_reg_1[2]),
        .I2(tmp_product__0_carry_0),
        .I3(input_2_val_read_reg_942_pp0_iter1_reg_1[3]),
        .O(tmp_product__0_carry_i_1__6_n_0));
  LUT4 #(
    .INIT(16'h7000)) 
    tmp_product__0_carry_i_2__22
       (.I0(tmp_product__0_carry_1),
        .I1(input_2_val_read_reg_942_pp0_iter1_reg[1]),
        .I2(tmp_product__0_carry_0),
        .I3(input_2_val_read_reg_942_pp0_iter1_reg[2]),
        .O(\W1_2_3_int_reg_reg[1] [1]));
  LUT4 #(
    .INIT(16'h7000)) 
    tmp_product__0_carry_i_2__6
       (.I0(tmp_product__0_carry_1),
        .I1(input_2_val_read_reg_942_pp0_iter1_reg_1[1]),
        .I2(tmp_product__0_carry_0),
        .I3(input_2_val_read_reg_942_pp0_iter1_reg_1[2]),
        .O(tmp_product__0_carry_i_2__6_n_0));
  LUT4 #(
    .INIT(16'hF777)) 
    tmp_product__0_carry_i_3__22
       (.I0(tmp_product__0_carry_1),
        .I1(input_2_val_read_reg_942_pp0_iter1_reg[0]),
        .I2(tmp_product__0_carry_0),
        .I3(input_2_val_read_reg_942_pp0_iter1_reg[1]),
        .O(\W1_2_3_int_reg_reg[1] [0]));
  LUT4 #(
    .INIT(16'hF777)) 
    tmp_product__0_carry_i_3__6
       (.I0(tmp_product__0_carry_1),
        .I1(input_2_val_read_reg_942_pp0_iter1_reg_1[0]),
        .I2(tmp_product__0_carry_0),
        .I3(input_2_val_read_reg_942_pp0_iter1_reg_1[1]),
        .O(tmp_product__0_carry_i_3__6_n_0));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    tmp_product__0_carry_i_4__6
       (.I0(input_2_val_read_reg_942_pp0_iter1_reg_1[2]),
        .I1(input_2_val_read_reg_942_pp0_iter1_reg_1[3]),
        .I2(tmp_product__0_carry_1),
        .I3(input_2_val_read_reg_942_pp0_iter1_reg_1[4]),
        .I4(tmp_product__0_carry_0),
        .O(tmp_product__0_carry_i_4__6_n_0));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    tmp_product__0_carry_i_5__6
       (.I0(input_2_val_read_reg_942_pp0_iter1_reg_1[1]),
        .I1(input_2_val_read_reg_942_pp0_iter1_reg_1[2]),
        .I2(tmp_product__0_carry_1),
        .I3(input_2_val_read_reg_942_pp0_iter1_reg_1[3]),
        .I4(tmp_product__0_carry_0),
        .O(tmp_product__0_carry_i_5__6_n_0));
  LUT5 #(
    .INIT(32'h1FE06060)) 
    tmp_product__0_carry_i_6__6
       (.I0(input_2_val_read_reg_942_pp0_iter1_reg_1[0]),
        .I1(input_2_val_read_reg_942_pp0_iter1_reg_1[1]),
        .I2(tmp_product__0_carry_1),
        .I3(input_2_val_read_reg_942_pp0_iter1_reg_1[2]),
        .I4(tmp_product__0_carry_0),
        .O(tmp_product__0_carry_i_6__6_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    tmp_product__0_carry_i_7__22
       (.I0(tmp_product__0_carry_0),
        .I1(input_2_val_read_reg_942_pp0_iter1_reg[1]),
        .I2(tmp_product__0_carry_1),
        .I3(input_2_val_read_reg_942_pp0_iter1_reg[0]),
        .O(\W1_2_3_int_reg_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    tmp_product__0_carry_i_7__6
       (.I0(tmp_product__0_carry_0),
        .I1(input_2_val_read_reg_942_pp0_iter1_reg_1[1]),
        .I2(tmp_product__0_carry_1),
        .I3(input_2_val_read_reg_942_pp0_iter1_reg_1[0]),
        .O(tmp_product__0_carry_i_7__6_n_0));
endmodule

(* ORIG_REF_NAME = "train_step_mul_2s_8s_10_1_1" *) 
module bd_0_hls_inst_0_train_step_mul_2s_8s_10_1_1_131
   (O,
    \W1_4_3_int_reg_reg[0] ,
    \W1_4_3_int_reg_reg[0]_0 ,
    \W1_4_3_int_reg_reg[1] ,
    CO,
    DI,
    S,
    tmp_product__0_carry_0,
    input_4_val_read_reg_937_pp0_iter1_reg,
    tmp_product__0_carry_1,
    input_4_val_read_reg_937_pp0_iter1_reg_2);
  output [3:0]O;
  output [3:0]\W1_4_3_int_reg_reg[0] ;
  output [0:0]\W1_4_3_int_reg_reg[0]_0 ;
  output [2:0]\W1_4_3_int_reg_reg[1] ;
  output [0:0]CO;
  input [3:0]DI;
  input [3:0]S;
  input tmp_product__0_carry_0;
  input [3:0]input_4_val_read_reg_937_pp0_iter1_reg;
  input tmp_product__0_carry_1;
  input [4:0]input_4_val_read_reg_937_pp0_iter1_reg_2;

  wire [0:0]CO;
  wire [3:0]DI;
  wire [3:0]O;
  wire [3:0]S;
  wire [3:0]\W1_4_3_int_reg_reg[0] ;
  wire [0:0]\W1_4_3_int_reg_reg[0]_0 ;
  wire [2:0]\W1_4_3_int_reg_reg[1] ;
  wire [3:0]input_4_val_read_reg_937_pp0_iter1_reg;
  wire [4:0]input_4_val_read_reg_937_pp0_iter1_reg_2;
  wire tmp_product__0_carry_0;
  wire tmp_product__0_carry_1;
  wire tmp_product__0_carry__0_n_0;
  wire tmp_product__0_carry__0_n_1;
  wire tmp_product__0_carry__0_n_2;
  wire tmp_product__0_carry__0_n_3;
  wire tmp_product__0_carry_i_1__10_n_0;
  wire tmp_product__0_carry_i_2__10_n_0;
  wire tmp_product__0_carry_i_3__10_n_0;
  wire tmp_product__0_carry_i_4__10_n_0;
  wire tmp_product__0_carry_i_5__10_n_0;
  wire tmp_product__0_carry_i_6__10_n_0;
  wire tmp_product__0_carry_i_7__10_n_0;
  wire tmp_product__0_carry_n_0;
  wire tmp_product__0_carry_n_1;
  wire tmp_product__0_carry_n_2;
  wire tmp_product__0_carry_n_3;
  wire [3:1]NLW_p_carry__1_i_1__10_CO_UNCONNECTED;
  wire [3:0]NLW_p_carry__1_i_1__10_O_UNCONNECTED;

  CARRY4 p_carry__1_i_1__10
       (.CI(tmp_product__0_carry__0_n_0),
        .CO({NLW_p_carry__1_i_1__10_CO_UNCONNECTED[3:1],CO}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_p_carry__1_i_1__10_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 tmp_product__0_carry
       (.CI(1'b0),
        .CO({tmp_product__0_carry_n_0,tmp_product__0_carry_n_1,tmp_product__0_carry_n_2,tmp_product__0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__0_carry_i_1__10_n_0,tmp_product__0_carry_i_2__10_n_0,tmp_product__0_carry_i_3__10_n_0,1'b0}),
        .O(O),
        .S({tmp_product__0_carry_i_4__10_n_0,tmp_product__0_carry_i_5__10_n_0,tmp_product__0_carry_i_6__10_n_0,tmp_product__0_carry_i_7__10_n_0}));
  CARRY4 tmp_product__0_carry__0
       (.CI(tmp_product__0_carry_n_0),
        .CO({tmp_product__0_carry__0_n_0,tmp_product__0_carry__0_n_1,tmp_product__0_carry__0_n_2,tmp_product__0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(DI),
        .O(\W1_4_3_int_reg_reg[0] ),
        .S(S));
  LUT4 #(
    .INIT(16'h7000)) 
    tmp_product__0_carry_i_1__10
       (.I0(tmp_product__0_carry_1),
        .I1(input_4_val_read_reg_937_pp0_iter1_reg_2[2]),
        .I2(tmp_product__0_carry_0),
        .I3(input_4_val_read_reg_937_pp0_iter1_reg_2[3]),
        .O(tmp_product__0_carry_i_1__10_n_0));
  LUT4 #(
    .INIT(16'h7000)) 
    tmp_product__0_carry_i_1__26
       (.I0(tmp_product__0_carry_1),
        .I1(input_4_val_read_reg_937_pp0_iter1_reg[2]),
        .I2(tmp_product__0_carry_0),
        .I3(input_4_val_read_reg_937_pp0_iter1_reg[3]),
        .O(\W1_4_3_int_reg_reg[1] [2]));
  LUT4 #(
    .INIT(16'h7000)) 
    tmp_product__0_carry_i_2__10
       (.I0(tmp_product__0_carry_1),
        .I1(input_4_val_read_reg_937_pp0_iter1_reg_2[1]),
        .I2(tmp_product__0_carry_0),
        .I3(input_4_val_read_reg_937_pp0_iter1_reg_2[2]),
        .O(tmp_product__0_carry_i_2__10_n_0));
  LUT4 #(
    .INIT(16'h7000)) 
    tmp_product__0_carry_i_2__26
       (.I0(tmp_product__0_carry_1),
        .I1(input_4_val_read_reg_937_pp0_iter1_reg[1]),
        .I2(tmp_product__0_carry_0),
        .I3(input_4_val_read_reg_937_pp0_iter1_reg[2]),
        .O(\W1_4_3_int_reg_reg[1] [1]));
  LUT4 #(
    .INIT(16'hF777)) 
    tmp_product__0_carry_i_3__10
       (.I0(tmp_product__0_carry_1),
        .I1(input_4_val_read_reg_937_pp0_iter1_reg_2[0]),
        .I2(tmp_product__0_carry_0),
        .I3(input_4_val_read_reg_937_pp0_iter1_reg_2[1]),
        .O(tmp_product__0_carry_i_3__10_n_0));
  LUT4 #(
    .INIT(16'hF777)) 
    tmp_product__0_carry_i_3__26
       (.I0(tmp_product__0_carry_1),
        .I1(input_4_val_read_reg_937_pp0_iter1_reg[0]),
        .I2(tmp_product__0_carry_0),
        .I3(input_4_val_read_reg_937_pp0_iter1_reg[1]),
        .O(\W1_4_3_int_reg_reg[1] [0]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    tmp_product__0_carry_i_4__10
       (.I0(input_4_val_read_reg_937_pp0_iter1_reg_2[2]),
        .I1(input_4_val_read_reg_937_pp0_iter1_reg_2[3]),
        .I2(tmp_product__0_carry_1),
        .I3(input_4_val_read_reg_937_pp0_iter1_reg_2[4]),
        .I4(tmp_product__0_carry_0),
        .O(tmp_product__0_carry_i_4__10_n_0));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    tmp_product__0_carry_i_5__10
       (.I0(input_4_val_read_reg_937_pp0_iter1_reg_2[1]),
        .I1(input_4_val_read_reg_937_pp0_iter1_reg_2[2]),
        .I2(tmp_product__0_carry_1),
        .I3(input_4_val_read_reg_937_pp0_iter1_reg_2[3]),
        .I4(tmp_product__0_carry_0),
        .O(tmp_product__0_carry_i_5__10_n_0));
  LUT5 #(
    .INIT(32'h1FE06060)) 
    tmp_product__0_carry_i_6__10
       (.I0(input_4_val_read_reg_937_pp0_iter1_reg_2[0]),
        .I1(input_4_val_read_reg_937_pp0_iter1_reg_2[1]),
        .I2(tmp_product__0_carry_1),
        .I3(input_4_val_read_reg_937_pp0_iter1_reg_2[2]),
        .I4(tmp_product__0_carry_0),
        .O(tmp_product__0_carry_i_6__10_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    tmp_product__0_carry_i_7__10
       (.I0(tmp_product__0_carry_0),
        .I1(input_4_val_read_reg_937_pp0_iter1_reg_2[1]),
        .I2(tmp_product__0_carry_1),
        .I3(input_4_val_read_reg_937_pp0_iter1_reg_2[0]),
        .O(tmp_product__0_carry_i_7__10_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    tmp_product__0_carry_i_7__26
       (.I0(tmp_product__0_carry_0),
        .I1(input_4_val_read_reg_937_pp0_iter1_reg[1]),
        .I2(tmp_product__0_carry_1),
        .I3(input_4_val_read_reg_937_pp0_iter1_reg[0]),
        .O(\W1_4_3_int_reg_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "train_step_mul_2s_8s_10_1_1" *) 
module bd_0_hls_inst_0_train_step_mul_2s_8s_10_1_1_132
   (O,
    \W1_6_3_int_reg_reg[0] ,
    \W1_6_3_int_reg_reg[0]_0 ,
    \W1_6_3_int_reg_reg[1] ,
    CO,
    DI,
    S,
    tmp_product__0_carry_0,
    input_6_val_read_reg_932_pp0_iter1_reg,
    tmp_product__0_carry_1,
    input_6_val_read_reg_932_pp0_iter1_reg_3);
  output [3:0]O;
  output [3:0]\W1_6_3_int_reg_reg[0] ;
  output [0:0]\W1_6_3_int_reg_reg[0]_0 ;
  output [2:0]\W1_6_3_int_reg_reg[1] ;
  output [0:0]CO;
  input [3:0]DI;
  input [3:0]S;
  input tmp_product__0_carry_0;
  input [3:0]input_6_val_read_reg_932_pp0_iter1_reg;
  input tmp_product__0_carry_1;
  input [4:0]input_6_val_read_reg_932_pp0_iter1_reg_3;

  wire [0:0]CO;
  wire [3:0]DI;
  wire [3:0]O;
  wire [3:0]S;
  wire [3:0]\W1_6_3_int_reg_reg[0] ;
  wire [0:0]\W1_6_3_int_reg_reg[0]_0 ;
  wire [2:0]\W1_6_3_int_reg_reg[1] ;
  wire [3:0]input_6_val_read_reg_932_pp0_iter1_reg;
  wire [4:0]input_6_val_read_reg_932_pp0_iter1_reg_3;
  wire tmp_product__0_carry_0;
  wire tmp_product__0_carry_1;
  wire tmp_product__0_carry__0_n_0;
  wire tmp_product__0_carry__0_n_1;
  wire tmp_product__0_carry__0_n_2;
  wire tmp_product__0_carry__0_n_3;
  wire tmp_product__0_carry_i_1__14_n_0;
  wire tmp_product__0_carry_i_2__14_n_0;
  wire tmp_product__0_carry_i_3__14_n_0;
  wire tmp_product__0_carry_i_4__14_n_0;
  wire tmp_product__0_carry_i_5__14_n_0;
  wire tmp_product__0_carry_i_6__14_n_0;
  wire tmp_product__0_carry_i_7__14_n_0;
  wire tmp_product__0_carry_n_0;
  wire tmp_product__0_carry_n_1;
  wire tmp_product__0_carry_n_2;
  wire tmp_product__0_carry_n_3;
  wire [3:1]NLW_p_carry__1_i_1__14_CO_UNCONNECTED;
  wire [3:0]NLW_p_carry__1_i_1__14_O_UNCONNECTED;

  CARRY4 p_carry__1_i_1__14
       (.CI(tmp_product__0_carry__0_n_0),
        .CO({NLW_p_carry__1_i_1__14_CO_UNCONNECTED[3:1],CO}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_p_carry__1_i_1__14_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 tmp_product__0_carry
       (.CI(1'b0),
        .CO({tmp_product__0_carry_n_0,tmp_product__0_carry_n_1,tmp_product__0_carry_n_2,tmp_product__0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__0_carry_i_1__14_n_0,tmp_product__0_carry_i_2__14_n_0,tmp_product__0_carry_i_3__14_n_0,1'b0}),
        .O(O),
        .S({tmp_product__0_carry_i_4__14_n_0,tmp_product__0_carry_i_5__14_n_0,tmp_product__0_carry_i_6__14_n_0,tmp_product__0_carry_i_7__14_n_0}));
  CARRY4 tmp_product__0_carry__0
       (.CI(tmp_product__0_carry_n_0),
        .CO({tmp_product__0_carry__0_n_0,tmp_product__0_carry__0_n_1,tmp_product__0_carry__0_n_2,tmp_product__0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(DI),
        .O(\W1_6_3_int_reg_reg[0] ),
        .S(S));
  LUT4 #(
    .INIT(16'h7000)) 
    tmp_product__0_carry_i_1__14
       (.I0(tmp_product__0_carry_1),
        .I1(input_6_val_read_reg_932_pp0_iter1_reg_3[2]),
        .I2(tmp_product__0_carry_0),
        .I3(input_6_val_read_reg_932_pp0_iter1_reg_3[3]),
        .O(tmp_product__0_carry_i_1__14_n_0));
  LUT4 #(
    .INIT(16'h7000)) 
    tmp_product__0_carry_i_1__30
       (.I0(tmp_product__0_carry_1),
        .I1(input_6_val_read_reg_932_pp0_iter1_reg[2]),
        .I2(tmp_product__0_carry_0),
        .I3(input_6_val_read_reg_932_pp0_iter1_reg[3]),
        .O(\W1_6_3_int_reg_reg[1] [2]));
  LUT4 #(
    .INIT(16'h7000)) 
    tmp_product__0_carry_i_2__14
       (.I0(tmp_product__0_carry_1),
        .I1(input_6_val_read_reg_932_pp0_iter1_reg_3[1]),
        .I2(tmp_product__0_carry_0),
        .I3(input_6_val_read_reg_932_pp0_iter1_reg_3[2]),
        .O(tmp_product__0_carry_i_2__14_n_0));
  LUT4 #(
    .INIT(16'h7000)) 
    tmp_product__0_carry_i_2__30
       (.I0(tmp_product__0_carry_1),
        .I1(input_6_val_read_reg_932_pp0_iter1_reg[1]),
        .I2(tmp_product__0_carry_0),
        .I3(input_6_val_read_reg_932_pp0_iter1_reg[2]),
        .O(\W1_6_3_int_reg_reg[1] [1]));
  LUT4 #(
    .INIT(16'hF777)) 
    tmp_product__0_carry_i_3__14
       (.I0(tmp_product__0_carry_1),
        .I1(input_6_val_read_reg_932_pp0_iter1_reg_3[0]),
        .I2(tmp_product__0_carry_0),
        .I3(input_6_val_read_reg_932_pp0_iter1_reg_3[1]),
        .O(tmp_product__0_carry_i_3__14_n_0));
  LUT4 #(
    .INIT(16'hF777)) 
    tmp_product__0_carry_i_3__30
       (.I0(tmp_product__0_carry_1),
        .I1(input_6_val_read_reg_932_pp0_iter1_reg[0]),
        .I2(tmp_product__0_carry_0),
        .I3(input_6_val_read_reg_932_pp0_iter1_reg[1]),
        .O(\W1_6_3_int_reg_reg[1] [0]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    tmp_product__0_carry_i_4__14
       (.I0(input_6_val_read_reg_932_pp0_iter1_reg_3[2]),
        .I1(input_6_val_read_reg_932_pp0_iter1_reg_3[3]),
        .I2(tmp_product__0_carry_1),
        .I3(input_6_val_read_reg_932_pp0_iter1_reg_3[4]),
        .I4(tmp_product__0_carry_0),
        .O(tmp_product__0_carry_i_4__14_n_0));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    tmp_product__0_carry_i_5__14
       (.I0(input_6_val_read_reg_932_pp0_iter1_reg_3[1]),
        .I1(input_6_val_read_reg_932_pp0_iter1_reg_3[2]),
        .I2(tmp_product__0_carry_1),
        .I3(input_6_val_read_reg_932_pp0_iter1_reg_3[3]),
        .I4(tmp_product__0_carry_0),
        .O(tmp_product__0_carry_i_5__14_n_0));
  LUT5 #(
    .INIT(32'h1FE06060)) 
    tmp_product__0_carry_i_6__14
       (.I0(input_6_val_read_reg_932_pp0_iter1_reg_3[0]),
        .I1(input_6_val_read_reg_932_pp0_iter1_reg_3[1]),
        .I2(tmp_product__0_carry_1),
        .I3(input_6_val_read_reg_932_pp0_iter1_reg_3[2]),
        .I4(tmp_product__0_carry_0),
        .O(tmp_product__0_carry_i_6__14_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    tmp_product__0_carry_i_7__14
       (.I0(tmp_product__0_carry_0),
        .I1(input_6_val_read_reg_932_pp0_iter1_reg_3[1]),
        .I2(tmp_product__0_carry_1),
        .I3(input_6_val_read_reg_932_pp0_iter1_reg_3[0]),
        .O(tmp_product__0_carry_i_7__14_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    tmp_product__0_carry_i_7__30
       (.I0(tmp_product__0_carry_0),
        .I1(input_6_val_read_reg_932_pp0_iter1_reg[1]),
        .I2(tmp_product__0_carry_1),
        .I3(input_6_val_read_reg_932_pp0_iter1_reg[0]),
        .O(\W1_6_3_int_reg_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "train_step_mul_2s_8s_10_1_1" *) 
module bd_0_hls_inst_0_train_step_mul_2s_8s_10_1_1_133
   (O,
    \W1_2_0_int_reg_reg[0] ,
    \W1_2_0_int_reg_reg[0]_0 ,
    \W1_2_0_int_reg_reg[1] ,
    CO,
    DI,
    S,
    tmp_product__0_carry_0,
    input_2_val_read_reg_942_pp0_iter1_reg,
    tmp_product__0_carry_1,
    input_2_val_read_reg_942_pp0_iter1_reg_1);
  output [3:0]O;
  output [3:0]\W1_2_0_int_reg_reg[0] ;
  output [0:0]\W1_2_0_int_reg_reg[0]_0 ;
  output [2:0]\W1_2_0_int_reg_reg[1] ;
  output [0:0]CO;
  input [3:0]DI;
  input [3:0]S;
  input tmp_product__0_carry_0;
  input [3:0]input_2_val_read_reg_942_pp0_iter1_reg;
  input tmp_product__0_carry_1;
  input [4:0]input_2_val_read_reg_942_pp0_iter1_reg_1;

  wire [0:0]CO;
  wire [3:0]DI;
  wire [3:0]O;
  wire [3:0]S;
  wire [3:0]\W1_2_0_int_reg_reg[0] ;
  wire [0:0]\W1_2_0_int_reg_reg[0]_0 ;
  wire [2:0]\W1_2_0_int_reg_reg[1] ;
  wire [3:0]input_2_val_read_reg_942_pp0_iter1_reg;
  wire [4:0]input_2_val_read_reg_942_pp0_iter1_reg_1;
  wire tmp_product__0_carry_0;
  wire tmp_product__0_carry_1;
  wire tmp_product__0_carry__0_n_0;
  wire tmp_product__0_carry__0_n_1;
  wire tmp_product__0_carry__0_n_2;
  wire tmp_product__0_carry__0_n_3;
  wire tmp_product__0_carry_i_1__3_n_0;
  wire tmp_product__0_carry_i_2__3_n_0;
  wire tmp_product__0_carry_i_3__3_n_0;
  wire tmp_product__0_carry_i_4__3_n_0;
  wire tmp_product__0_carry_i_5__3_n_0;
  wire tmp_product__0_carry_i_6__3_n_0;
  wire tmp_product__0_carry_i_7__3_n_0;
  wire tmp_product__0_carry_n_0;
  wire tmp_product__0_carry_n_1;
  wire tmp_product__0_carry_n_2;
  wire tmp_product__0_carry_n_3;
  wire [3:1]NLW_p_carry__1_i_1__3_CO_UNCONNECTED;
  wire [3:0]NLW_p_carry__1_i_1__3_O_UNCONNECTED;

  CARRY4 p_carry__1_i_1__3
       (.CI(tmp_product__0_carry__0_n_0),
        .CO({NLW_p_carry__1_i_1__3_CO_UNCONNECTED[3:1],CO}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_p_carry__1_i_1__3_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 tmp_product__0_carry
       (.CI(1'b0),
        .CO({tmp_product__0_carry_n_0,tmp_product__0_carry_n_1,tmp_product__0_carry_n_2,tmp_product__0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__0_carry_i_1__3_n_0,tmp_product__0_carry_i_2__3_n_0,tmp_product__0_carry_i_3__3_n_0,1'b0}),
        .O(O),
        .S({tmp_product__0_carry_i_4__3_n_0,tmp_product__0_carry_i_5__3_n_0,tmp_product__0_carry_i_6__3_n_0,tmp_product__0_carry_i_7__3_n_0}));
  CARRY4 tmp_product__0_carry__0
       (.CI(tmp_product__0_carry_n_0),
        .CO({tmp_product__0_carry__0_n_0,tmp_product__0_carry__0_n_1,tmp_product__0_carry__0_n_2,tmp_product__0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(DI),
        .O(\W1_2_0_int_reg_reg[0] ),
        .S(S));
  LUT4 #(
    .INIT(16'h7000)) 
    tmp_product__0_carry_i_1__19
       (.I0(tmp_product__0_carry_1),
        .I1(input_2_val_read_reg_942_pp0_iter1_reg[2]),
        .I2(tmp_product__0_carry_0),
        .I3(input_2_val_read_reg_942_pp0_iter1_reg[3]),
        .O(\W1_2_0_int_reg_reg[1] [2]));
  LUT4 #(
    .INIT(16'h7000)) 
    tmp_product__0_carry_i_1__3
       (.I0(tmp_product__0_carry_1),
        .I1(input_2_val_read_reg_942_pp0_iter1_reg_1[2]),
        .I2(tmp_product__0_carry_0),
        .I3(input_2_val_read_reg_942_pp0_iter1_reg_1[3]),
        .O(tmp_product__0_carry_i_1__3_n_0));
  LUT4 #(
    .INIT(16'h7000)) 
    tmp_product__0_carry_i_2__19
       (.I0(tmp_product__0_carry_1),
        .I1(input_2_val_read_reg_942_pp0_iter1_reg[1]),
        .I2(tmp_product__0_carry_0),
        .I3(input_2_val_read_reg_942_pp0_iter1_reg[2]),
        .O(\W1_2_0_int_reg_reg[1] [1]));
  LUT4 #(
    .INIT(16'h7000)) 
    tmp_product__0_carry_i_2__3
       (.I0(tmp_product__0_carry_1),
        .I1(input_2_val_read_reg_942_pp0_iter1_reg_1[1]),
        .I2(tmp_product__0_carry_0),
        .I3(input_2_val_read_reg_942_pp0_iter1_reg_1[2]),
        .O(tmp_product__0_carry_i_2__3_n_0));
  LUT4 #(
    .INIT(16'hF777)) 
    tmp_product__0_carry_i_3__19
       (.I0(tmp_product__0_carry_1),
        .I1(input_2_val_read_reg_942_pp0_iter1_reg[0]),
        .I2(tmp_product__0_carry_0),
        .I3(input_2_val_read_reg_942_pp0_iter1_reg[1]),
        .O(\W1_2_0_int_reg_reg[1] [0]));
  LUT4 #(
    .INIT(16'hF777)) 
    tmp_product__0_carry_i_3__3
       (.I0(tmp_product__0_carry_1),
        .I1(input_2_val_read_reg_942_pp0_iter1_reg_1[0]),
        .I2(tmp_product__0_carry_0),
        .I3(input_2_val_read_reg_942_pp0_iter1_reg_1[1]),
        .O(tmp_product__0_carry_i_3__3_n_0));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    tmp_product__0_carry_i_4__3
       (.I0(input_2_val_read_reg_942_pp0_iter1_reg_1[2]),
        .I1(input_2_val_read_reg_942_pp0_iter1_reg_1[3]),
        .I2(tmp_product__0_carry_1),
        .I3(input_2_val_read_reg_942_pp0_iter1_reg_1[4]),
        .I4(tmp_product__0_carry_0),
        .O(tmp_product__0_carry_i_4__3_n_0));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    tmp_product__0_carry_i_5__3
       (.I0(input_2_val_read_reg_942_pp0_iter1_reg_1[1]),
        .I1(input_2_val_read_reg_942_pp0_iter1_reg_1[2]),
        .I2(tmp_product__0_carry_1),
        .I3(input_2_val_read_reg_942_pp0_iter1_reg_1[3]),
        .I4(tmp_product__0_carry_0),
        .O(tmp_product__0_carry_i_5__3_n_0));
  LUT5 #(
    .INIT(32'h1FE06060)) 
    tmp_product__0_carry_i_6__3
       (.I0(input_2_val_read_reg_942_pp0_iter1_reg_1[0]),
        .I1(input_2_val_read_reg_942_pp0_iter1_reg_1[1]),
        .I2(tmp_product__0_carry_1),
        .I3(input_2_val_read_reg_942_pp0_iter1_reg_1[2]),
        .I4(tmp_product__0_carry_0),
        .O(tmp_product__0_carry_i_6__3_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    tmp_product__0_carry_i_7__19
       (.I0(tmp_product__0_carry_0),
        .I1(input_2_val_read_reg_942_pp0_iter1_reg[1]),
        .I2(tmp_product__0_carry_1),
        .I3(input_2_val_read_reg_942_pp0_iter1_reg[0]),
        .O(\W1_2_0_int_reg_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    tmp_product__0_carry_i_7__3
       (.I0(tmp_product__0_carry_0),
        .I1(input_2_val_read_reg_942_pp0_iter1_reg_1[1]),
        .I2(tmp_product__0_carry_1),
        .I3(input_2_val_read_reg_942_pp0_iter1_reg_1[0]),
        .O(tmp_product__0_carry_i_7__3_n_0));
endmodule

(* ORIG_REF_NAME = "train_step_mul_2s_8s_10_1_1" *) 
module bd_0_hls_inst_0_train_step_mul_2s_8s_10_1_1_134
   (O,
    \W1_4_0_int_reg_reg[0] ,
    \W1_4_0_int_reg_reg[0]_0 ,
    \W1_4_0_int_reg_reg[1] ,
    CO,
    DI,
    S,
    tmp_product__0_carry_0,
    input_4_val_read_reg_937_pp0_iter1_reg,
    tmp_product__0_carry_1,
    input_4_val_read_reg_937_pp0_iter1_reg_2);
  output [3:0]O;
  output [3:0]\W1_4_0_int_reg_reg[0] ;
  output [0:0]\W1_4_0_int_reg_reg[0]_0 ;
  output [2:0]\W1_4_0_int_reg_reg[1] ;
  output [0:0]CO;
  input [3:0]DI;
  input [3:0]S;
  input tmp_product__0_carry_0;
  input [3:0]input_4_val_read_reg_937_pp0_iter1_reg;
  input tmp_product__0_carry_1;
  input [4:0]input_4_val_read_reg_937_pp0_iter1_reg_2;

  wire [0:0]CO;
  wire [3:0]DI;
  wire [3:0]O;
  wire [3:0]S;
  wire [3:0]\W1_4_0_int_reg_reg[0] ;
  wire [0:0]\W1_4_0_int_reg_reg[0]_0 ;
  wire [2:0]\W1_4_0_int_reg_reg[1] ;
  wire [3:0]input_4_val_read_reg_937_pp0_iter1_reg;
  wire [4:0]input_4_val_read_reg_937_pp0_iter1_reg_2;
  wire tmp_product__0_carry_0;
  wire tmp_product__0_carry_1;
  wire tmp_product__0_carry__0_n_0;
  wire tmp_product__0_carry__0_n_1;
  wire tmp_product__0_carry__0_n_2;
  wire tmp_product__0_carry__0_n_3;
  wire tmp_product__0_carry_i_1__7_n_0;
  wire tmp_product__0_carry_i_2__7_n_0;
  wire tmp_product__0_carry_i_3__7_n_0;
  wire tmp_product__0_carry_i_4__7_n_0;
  wire tmp_product__0_carry_i_5__7_n_0;
  wire tmp_product__0_carry_i_6__7_n_0;
  wire tmp_product__0_carry_i_7__7_n_0;
  wire tmp_product__0_carry_n_0;
  wire tmp_product__0_carry_n_1;
  wire tmp_product__0_carry_n_2;
  wire tmp_product__0_carry_n_3;
  wire [3:1]NLW_p_carry__1_i_1__7_CO_UNCONNECTED;
  wire [3:0]NLW_p_carry__1_i_1__7_O_UNCONNECTED;

  CARRY4 p_carry__1_i_1__7
       (.CI(tmp_product__0_carry__0_n_0),
        .CO({NLW_p_carry__1_i_1__7_CO_UNCONNECTED[3:1],CO}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_p_carry__1_i_1__7_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 tmp_product__0_carry
       (.CI(1'b0),
        .CO({tmp_product__0_carry_n_0,tmp_product__0_carry_n_1,tmp_product__0_carry_n_2,tmp_product__0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__0_carry_i_1__7_n_0,tmp_product__0_carry_i_2__7_n_0,tmp_product__0_carry_i_3__7_n_0,1'b0}),
        .O(O),
        .S({tmp_product__0_carry_i_4__7_n_0,tmp_product__0_carry_i_5__7_n_0,tmp_product__0_carry_i_6__7_n_0,tmp_product__0_carry_i_7__7_n_0}));
  CARRY4 tmp_product__0_carry__0
       (.CI(tmp_product__0_carry_n_0),
        .CO({tmp_product__0_carry__0_n_0,tmp_product__0_carry__0_n_1,tmp_product__0_carry__0_n_2,tmp_product__0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(DI),
        .O(\W1_4_0_int_reg_reg[0] ),
        .S(S));
  LUT4 #(
    .INIT(16'h7000)) 
    tmp_product__0_carry_i_1__23
       (.I0(tmp_product__0_carry_1),
        .I1(input_4_val_read_reg_937_pp0_iter1_reg[2]),
        .I2(tmp_product__0_carry_0),
        .I3(input_4_val_read_reg_937_pp0_iter1_reg[3]),
        .O(\W1_4_0_int_reg_reg[1] [2]));
  LUT4 #(
    .INIT(16'h7000)) 
    tmp_product__0_carry_i_1__7
       (.I0(tmp_product__0_carry_1),
        .I1(input_4_val_read_reg_937_pp0_iter1_reg_2[2]),
        .I2(tmp_product__0_carry_0),
        .I3(input_4_val_read_reg_937_pp0_iter1_reg_2[3]),
        .O(tmp_product__0_carry_i_1__7_n_0));
  LUT4 #(
    .INIT(16'h7000)) 
    tmp_product__0_carry_i_2__23
       (.I0(tmp_product__0_carry_1),
        .I1(input_4_val_read_reg_937_pp0_iter1_reg[1]),
        .I2(tmp_product__0_carry_0),
        .I3(input_4_val_read_reg_937_pp0_iter1_reg[2]),
        .O(\W1_4_0_int_reg_reg[1] [1]));
  LUT4 #(
    .INIT(16'h7000)) 
    tmp_product__0_carry_i_2__7
       (.I0(tmp_product__0_carry_1),
        .I1(input_4_val_read_reg_937_pp0_iter1_reg_2[1]),
        .I2(tmp_product__0_carry_0),
        .I3(input_4_val_read_reg_937_pp0_iter1_reg_2[2]),
        .O(tmp_product__0_carry_i_2__7_n_0));
  LUT4 #(
    .INIT(16'hF777)) 
    tmp_product__0_carry_i_3__23
       (.I0(tmp_product__0_carry_1),
        .I1(input_4_val_read_reg_937_pp0_iter1_reg[0]),
        .I2(tmp_product__0_carry_0),
        .I3(input_4_val_read_reg_937_pp0_iter1_reg[1]),
        .O(\W1_4_0_int_reg_reg[1] [0]));
  LUT4 #(
    .INIT(16'hF777)) 
    tmp_product__0_carry_i_3__7
       (.I0(tmp_product__0_carry_1),
        .I1(input_4_val_read_reg_937_pp0_iter1_reg_2[0]),
        .I2(tmp_product__0_carry_0),
        .I3(input_4_val_read_reg_937_pp0_iter1_reg_2[1]),
        .O(tmp_product__0_carry_i_3__7_n_0));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    tmp_product__0_carry_i_4__7
       (.I0(input_4_val_read_reg_937_pp0_iter1_reg_2[2]),
        .I1(input_4_val_read_reg_937_pp0_iter1_reg_2[3]),
        .I2(tmp_product__0_carry_1),
        .I3(input_4_val_read_reg_937_pp0_iter1_reg_2[4]),
        .I4(tmp_product__0_carry_0),
        .O(tmp_product__0_carry_i_4__7_n_0));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    tmp_product__0_carry_i_5__7
       (.I0(input_4_val_read_reg_937_pp0_iter1_reg_2[1]),
        .I1(input_4_val_read_reg_937_pp0_iter1_reg_2[2]),
        .I2(tmp_product__0_carry_1),
        .I3(input_4_val_read_reg_937_pp0_iter1_reg_2[3]),
        .I4(tmp_product__0_carry_0),
        .O(tmp_product__0_carry_i_5__7_n_0));
  LUT5 #(
    .INIT(32'h1FE06060)) 
    tmp_product__0_carry_i_6__7
       (.I0(input_4_val_read_reg_937_pp0_iter1_reg_2[0]),
        .I1(input_4_val_read_reg_937_pp0_iter1_reg_2[1]),
        .I2(tmp_product__0_carry_1),
        .I3(input_4_val_read_reg_937_pp0_iter1_reg_2[2]),
        .I4(tmp_product__0_carry_0),
        .O(tmp_product__0_carry_i_6__7_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    tmp_product__0_carry_i_7__23
       (.I0(tmp_product__0_carry_0),
        .I1(input_4_val_read_reg_937_pp0_iter1_reg[1]),
        .I2(tmp_product__0_carry_1),
        .I3(input_4_val_read_reg_937_pp0_iter1_reg[0]),
        .O(\W1_4_0_int_reg_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    tmp_product__0_carry_i_7__7
       (.I0(tmp_product__0_carry_0),
        .I1(input_4_val_read_reg_937_pp0_iter1_reg_2[1]),
        .I2(tmp_product__0_carry_1),
        .I3(input_4_val_read_reg_937_pp0_iter1_reg_2[0]),
        .O(tmp_product__0_carry_i_7__7_n_0));
endmodule

(* ORIG_REF_NAME = "train_step_mul_2s_8s_10_1_1" *) 
module bd_0_hls_inst_0_train_step_mul_2s_8s_10_1_1_135
   (O,
    \W1_6_0_int_reg_reg[0] ,
    \W1_6_0_int_reg_reg[0]_0 ,
    \W1_6_0_int_reg_reg[1] ,
    CO,
    DI,
    S,
    tmp_product__0_carry_0,
    input_6_val_read_reg_932_pp0_iter1_reg,
    tmp_product__0_carry_1,
    input_6_val_read_reg_932_pp0_iter1_reg_3);
  output [3:0]O;
  output [3:0]\W1_6_0_int_reg_reg[0] ;
  output [0:0]\W1_6_0_int_reg_reg[0]_0 ;
  output [2:0]\W1_6_0_int_reg_reg[1] ;
  output [0:0]CO;
  input [3:0]DI;
  input [3:0]S;
  input tmp_product__0_carry_0;
  input [3:0]input_6_val_read_reg_932_pp0_iter1_reg;
  input tmp_product__0_carry_1;
  input [4:0]input_6_val_read_reg_932_pp0_iter1_reg_3;

  wire [0:0]CO;
  wire [3:0]DI;
  wire [3:0]O;
  wire [3:0]S;
  wire [3:0]\W1_6_0_int_reg_reg[0] ;
  wire [0:0]\W1_6_0_int_reg_reg[0]_0 ;
  wire [2:0]\W1_6_0_int_reg_reg[1] ;
  wire [3:0]input_6_val_read_reg_932_pp0_iter1_reg;
  wire [4:0]input_6_val_read_reg_932_pp0_iter1_reg_3;
  wire tmp_product__0_carry_0;
  wire tmp_product__0_carry_1;
  wire tmp_product__0_carry__0_n_0;
  wire tmp_product__0_carry__0_n_1;
  wire tmp_product__0_carry__0_n_2;
  wire tmp_product__0_carry__0_n_3;
  wire tmp_product__0_carry_i_1__11_n_0;
  wire tmp_product__0_carry_i_2__11_n_0;
  wire tmp_product__0_carry_i_3__11_n_0;
  wire tmp_product__0_carry_i_4__11_n_0;
  wire tmp_product__0_carry_i_5__11_n_0;
  wire tmp_product__0_carry_i_6__11_n_0;
  wire tmp_product__0_carry_i_7__11_n_0;
  wire tmp_product__0_carry_n_0;
  wire tmp_product__0_carry_n_1;
  wire tmp_product__0_carry_n_2;
  wire tmp_product__0_carry_n_3;
  wire [3:1]NLW_p_carry__1_i_1__11_CO_UNCONNECTED;
  wire [3:0]NLW_p_carry__1_i_1__11_O_UNCONNECTED;

  CARRY4 p_carry__1_i_1__11
       (.CI(tmp_product__0_carry__0_n_0),
        .CO({NLW_p_carry__1_i_1__11_CO_UNCONNECTED[3:1],CO}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_p_carry__1_i_1__11_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 tmp_product__0_carry
       (.CI(1'b0),
        .CO({tmp_product__0_carry_n_0,tmp_product__0_carry_n_1,tmp_product__0_carry_n_2,tmp_product__0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__0_carry_i_1__11_n_0,tmp_product__0_carry_i_2__11_n_0,tmp_product__0_carry_i_3__11_n_0,1'b0}),
        .O(O),
        .S({tmp_product__0_carry_i_4__11_n_0,tmp_product__0_carry_i_5__11_n_0,tmp_product__0_carry_i_6__11_n_0,tmp_product__0_carry_i_7__11_n_0}));
  CARRY4 tmp_product__0_carry__0
       (.CI(tmp_product__0_carry_n_0),
        .CO({tmp_product__0_carry__0_n_0,tmp_product__0_carry__0_n_1,tmp_product__0_carry__0_n_2,tmp_product__0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(DI),
        .O(\W1_6_0_int_reg_reg[0] ),
        .S(S));
  LUT4 #(
    .INIT(16'h7000)) 
    tmp_product__0_carry_i_1__11
       (.I0(tmp_product__0_carry_1),
        .I1(input_6_val_read_reg_932_pp0_iter1_reg_3[2]),
        .I2(tmp_product__0_carry_0),
        .I3(input_6_val_read_reg_932_pp0_iter1_reg_3[3]),
        .O(tmp_product__0_carry_i_1__11_n_0));
  LUT4 #(
    .INIT(16'h7000)) 
    tmp_product__0_carry_i_1__27
       (.I0(tmp_product__0_carry_1),
        .I1(input_6_val_read_reg_932_pp0_iter1_reg[2]),
        .I2(tmp_product__0_carry_0),
        .I3(input_6_val_read_reg_932_pp0_iter1_reg[3]),
        .O(\W1_6_0_int_reg_reg[1] [2]));
  LUT4 #(
    .INIT(16'h7000)) 
    tmp_product__0_carry_i_2__11
       (.I0(tmp_product__0_carry_1),
        .I1(input_6_val_read_reg_932_pp0_iter1_reg_3[1]),
        .I2(tmp_product__0_carry_0),
        .I3(input_6_val_read_reg_932_pp0_iter1_reg_3[2]),
        .O(tmp_product__0_carry_i_2__11_n_0));
  LUT4 #(
    .INIT(16'h7000)) 
    tmp_product__0_carry_i_2__27
       (.I0(tmp_product__0_carry_1),
        .I1(input_6_val_read_reg_932_pp0_iter1_reg[1]),
        .I2(tmp_product__0_carry_0),
        .I3(input_6_val_read_reg_932_pp0_iter1_reg[2]),
        .O(\W1_6_0_int_reg_reg[1] [1]));
  LUT4 #(
    .INIT(16'hF777)) 
    tmp_product__0_carry_i_3__11
       (.I0(tmp_product__0_carry_1),
        .I1(input_6_val_read_reg_932_pp0_iter1_reg_3[0]),
        .I2(tmp_product__0_carry_0),
        .I3(input_6_val_read_reg_932_pp0_iter1_reg_3[1]),
        .O(tmp_product__0_carry_i_3__11_n_0));
  LUT4 #(
    .INIT(16'hF777)) 
    tmp_product__0_carry_i_3__27
       (.I0(tmp_product__0_carry_1),
        .I1(input_6_val_read_reg_932_pp0_iter1_reg[0]),
        .I2(tmp_product__0_carry_0),
        .I3(input_6_val_read_reg_932_pp0_iter1_reg[1]),
        .O(\W1_6_0_int_reg_reg[1] [0]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    tmp_product__0_carry_i_4__11
       (.I0(input_6_val_read_reg_932_pp0_iter1_reg_3[2]),
        .I1(input_6_val_read_reg_932_pp0_iter1_reg_3[3]),
        .I2(tmp_product__0_carry_1),
        .I3(input_6_val_read_reg_932_pp0_iter1_reg_3[4]),
        .I4(tmp_product__0_carry_0),
        .O(tmp_product__0_carry_i_4__11_n_0));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    tmp_product__0_carry_i_5__11
       (.I0(input_6_val_read_reg_932_pp0_iter1_reg_3[1]),
        .I1(input_6_val_read_reg_932_pp0_iter1_reg_3[2]),
        .I2(tmp_product__0_carry_1),
        .I3(input_6_val_read_reg_932_pp0_iter1_reg_3[3]),
        .I4(tmp_product__0_carry_0),
        .O(tmp_product__0_carry_i_5__11_n_0));
  LUT5 #(
    .INIT(32'h1FE06060)) 
    tmp_product__0_carry_i_6__11
       (.I0(input_6_val_read_reg_932_pp0_iter1_reg_3[0]),
        .I1(input_6_val_read_reg_932_pp0_iter1_reg_3[1]),
        .I2(tmp_product__0_carry_1),
        .I3(input_6_val_read_reg_932_pp0_iter1_reg_3[2]),
        .I4(tmp_product__0_carry_0),
        .O(tmp_product__0_carry_i_6__11_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    tmp_product__0_carry_i_7__11
       (.I0(tmp_product__0_carry_0),
        .I1(input_6_val_read_reg_932_pp0_iter1_reg_3[1]),
        .I2(tmp_product__0_carry_1),
        .I3(input_6_val_read_reg_932_pp0_iter1_reg_3[0]),
        .O(tmp_product__0_carry_i_7__11_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    tmp_product__0_carry_i_7__27
       (.I0(tmp_product__0_carry_0),
        .I1(input_6_val_read_reg_932_pp0_iter1_reg[1]),
        .I2(tmp_product__0_carry_1),
        .I3(input_6_val_read_reg_932_pp0_iter1_reg[0]),
        .O(\W1_6_0_int_reg_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "train_step_mul_2s_8s_10_1_1" *) 
module bd_0_hls_inst_0_train_step_mul_2s_8s_10_1_1_136
   (O,
    \W1_1_1_int_reg_reg[0] ,
    \W1_1_1_int_reg_reg[0]_0 ,
    \W1_1_1_int_reg_reg[1] ,
    CO,
    DI,
    S,
    tmp_product__0_carry_0,
    input_1_val_read_reg_947_pp0_iter1_reg,
    tmp_product__0_carry_1,
    input_1_val_read_reg_947_pp0_iter1_reg_0);
  output [3:0]O;
  output [3:0]\W1_1_1_int_reg_reg[0] ;
  output [0:0]\W1_1_1_int_reg_reg[0]_0 ;
  output [2:0]\W1_1_1_int_reg_reg[1] ;
  output [0:0]CO;
  input [3:0]DI;
  input [3:0]S;
  input tmp_product__0_carry_0;
  input [3:0]input_1_val_read_reg_947_pp0_iter1_reg;
  input tmp_product__0_carry_1;
  input [4:0]input_1_val_read_reg_947_pp0_iter1_reg_0;

  wire [0:0]CO;
  wire [3:0]DI;
  wire [3:0]O;
  wire [3:0]S;
  wire [3:0]\W1_1_1_int_reg_reg[0] ;
  wire [0:0]\W1_1_1_int_reg_reg[0]_0 ;
  wire [2:0]\W1_1_1_int_reg_reg[1] ;
  wire [3:0]input_1_val_read_reg_947_pp0_iter1_reg;
  wire [4:0]input_1_val_read_reg_947_pp0_iter1_reg_0;
  wire tmp_product__0_carry_0;
  wire tmp_product__0_carry_1;
  wire tmp_product__0_carry__0_n_0;
  wire tmp_product__0_carry__0_n_1;
  wire tmp_product__0_carry__0_n_2;
  wire tmp_product__0_carry__0_n_3;
  wire tmp_product__0_carry_i_1__0_n_0;
  wire tmp_product__0_carry_i_2__0_n_0;
  wire tmp_product__0_carry_i_3__0_n_0;
  wire tmp_product__0_carry_i_4__0_n_0;
  wire tmp_product__0_carry_i_5__0_n_0;
  wire tmp_product__0_carry_i_6__0_n_0;
  wire tmp_product__0_carry_i_7__0_n_0;
  wire tmp_product__0_carry_n_0;
  wire tmp_product__0_carry_n_1;
  wire tmp_product__0_carry_n_2;
  wire tmp_product__0_carry_n_3;
  wire [3:1]NLW_p_carry__1_i_1__0_CO_UNCONNECTED;
  wire [3:0]NLW_p_carry__1_i_1__0_O_UNCONNECTED;

  CARRY4 p_carry__1_i_1__0
       (.CI(tmp_product__0_carry__0_n_0),
        .CO({NLW_p_carry__1_i_1__0_CO_UNCONNECTED[3:1],CO}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_p_carry__1_i_1__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 tmp_product__0_carry
       (.CI(1'b0),
        .CO({tmp_product__0_carry_n_0,tmp_product__0_carry_n_1,tmp_product__0_carry_n_2,tmp_product__0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__0_carry_i_1__0_n_0,tmp_product__0_carry_i_2__0_n_0,tmp_product__0_carry_i_3__0_n_0,1'b0}),
        .O(O),
        .S({tmp_product__0_carry_i_4__0_n_0,tmp_product__0_carry_i_5__0_n_0,tmp_product__0_carry_i_6__0_n_0,tmp_product__0_carry_i_7__0_n_0}));
  CARRY4 tmp_product__0_carry__0
       (.CI(tmp_product__0_carry_n_0),
        .CO({tmp_product__0_carry__0_n_0,tmp_product__0_carry__0_n_1,tmp_product__0_carry__0_n_2,tmp_product__0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(DI),
        .O(\W1_1_1_int_reg_reg[0] ),
        .S(S));
  LUT4 #(
    .INIT(16'h7000)) 
    tmp_product__0_carry_i_1__0
       (.I0(tmp_product__0_carry_1),
        .I1(input_1_val_read_reg_947_pp0_iter1_reg_0[2]),
        .I2(tmp_product__0_carry_0),
        .I3(input_1_val_read_reg_947_pp0_iter1_reg_0[3]),
        .O(tmp_product__0_carry_i_1__0_n_0));
  LUT4 #(
    .INIT(16'h7000)) 
    tmp_product__0_carry_i_1__16
       (.I0(tmp_product__0_carry_1),
        .I1(input_1_val_read_reg_947_pp0_iter1_reg[2]),
        .I2(tmp_product__0_carry_0),
        .I3(input_1_val_read_reg_947_pp0_iter1_reg[3]),
        .O(\W1_1_1_int_reg_reg[1] [2]));
  LUT4 #(
    .INIT(16'h7000)) 
    tmp_product__0_carry_i_2__0
       (.I0(tmp_product__0_carry_1),
        .I1(input_1_val_read_reg_947_pp0_iter1_reg_0[1]),
        .I2(tmp_product__0_carry_0),
        .I3(input_1_val_read_reg_947_pp0_iter1_reg_0[2]),
        .O(tmp_product__0_carry_i_2__0_n_0));
  LUT4 #(
    .INIT(16'h7000)) 
    tmp_product__0_carry_i_2__16
       (.I0(tmp_product__0_carry_1),
        .I1(input_1_val_read_reg_947_pp0_iter1_reg[1]),
        .I2(tmp_product__0_carry_0),
        .I3(input_1_val_read_reg_947_pp0_iter1_reg[2]),
        .O(\W1_1_1_int_reg_reg[1] [1]));
  LUT4 #(
    .INIT(16'hF777)) 
    tmp_product__0_carry_i_3__0
       (.I0(tmp_product__0_carry_1),
        .I1(input_1_val_read_reg_947_pp0_iter1_reg_0[0]),
        .I2(tmp_product__0_carry_0),
        .I3(input_1_val_read_reg_947_pp0_iter1_reg_0[1]),
        .O(tmp_product__0_carry_i_3__0_n_0));
  LUT4 #(
    .INIT(16'hF777)) 
    tmp_product__0_carry_i_3__16
       (.I0(tmp_product__0_carry_1),
        .I1(input_1_val_read_reg_947_pp0_iter1_reg[0]),
        .I2(tmp_product__0_carry_0),
        .I3(input_1_val_read_reg_947_pp0_iter1_reg[1]),
        .O(\W1_1_1_int_reg_reg[1] [0]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    tmp_product__0_carry_i_4__0
       (.I0(input_1_val_read_reg_947_pp0_iter1_reg_0[2]),
        .I1(input_1_val_read_reg_947_pp0_iter1_reg_0[3]),
        .I2(tmp_product__0_carry_1),
        .I3(input_1_val_read_reg_947_pp0_iter1_reg_0[4]),
        .I4(tmp_product__0_carry_0),
        .O(tmp_product__0_carry_i_4__0_n_0));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    tmp_product__0_carry_i_5__0
       (.I0(input_1_val_read_reg_947_pp0_iter1_reg_0[1]),
        .I1(input_1_val_read_reg_947_pp0_iter1_reg_0[2]),
        .I2(tmp_product__0_carry_1),
        .I3(input_1_val_read_reg_947_pp0_iter1_reg_0[3]),
        .I4(tmp_product__0_carry_0),
        .O(tmp_product__0_carry_i_5__0_n_0));
  LUT5 #(
    .INIT(32'h1FE06060)) 
    tmp_product__0_carry_i_6__0
       (.I0(input_1_val_read_reg_947_pp0_iter1_reg_0[0]),
        .I1(input_1_val_read_reg_947_pp0_iter1_reg_0[1]),
        .I2(tmp_product__0_carry_1),
        .I3(input_1_val_read_reg_947_pp0_iter1_reg_0[2]),
        .I4(tmp_product__0_carry_0),
        .O(tmp_product__0_carry_i_6__0_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    tmp_product__0_carry_i_7__0
       (.I0(tmp_product__0_carry_0),
        .I1(input_1_val_read_reg_947_pp0_iter1_reg_0[1]),
        .I2(tmp_product__0_carry_1),
        .I3(input_1_val_read_reg_947_pp0_iter1_reg_0[0]),
        .O(tmp_product__0_carry_i_7__0_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    tmp_product__0_carry_i_7__16
       (.I0(tmp_product__0_carry_0),
        .I1(input_1_val_read_reg_947_pp0_iter1_reg[1]),
        .I2(tmp_product__0_carry_1),
        .I3(input_1_val_read_reg_947_pp0_iter1_reg[0]),
        .O(\W1_1_1_int_reg_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "train_step_mul_2s_8s_10_1_1" *) 
module bd_0_hls_inst_0_train_step_mul_2s_8s_10_1_1_137
   (O,
    \W1_2_1_int_reg_reg[0] ,
    \W1_2_1_int_reg_reg[0]_0 ,
    \W1_2_1_int_reg_reg[1] ,
    CO,
    DI,
    S,
    tmp_product__0_carry_0,
    input_2_val_read_reg_942_pp0_iter1_reg,
    tmp_product__0_carry_1,
    input_2_val_read_reg_942_pp0_iter1_reg_1);
  output [3:0]O;
  output [3:0]\W1_2_1_int_reg_reg[0] ;
  output [0:0]\W1_2_1_int_reg_reg[0]_0 ;
  output [2:0]\W1_2_1_int_reg_reg[1] ;
  output [0:0]CO;
  input [3:0]DI;
  input [3:0]S;
  input tmp_product__0_carry_0;
  input [3:0]input_2_val_read_reg_942_pp0_iter1_reg;
  input tmp_product__0_carry_1;
  input [4:0]input_2_val_read_reg_942_pp0_iter1_reg_1;

  wire [0:0]CO;
  wire [3:0]DI;
  wire [3:0]O;
  wire [3:0]S;
  wire [3:0]\W1_2_1_int_reg_reg[0] ;
  wire [0:0]\W1_2_1_int_reg_reg[0]_0 ;
  wire [2:0]\W1_2_1_int_reg_reg[1] ;
  wire [3:0]input_2_val_read_reg_942_pp0_iter1_reg;
  wire [4:0]input_2_val_read_reg_942_pp0_iter1_reg_1;
  wire tmp_product__0_carry_0;
  wire tmp_product__0_carry_1;
  wire tmp_product__0_carry__0_n_0;
  wire tmp_product__0_carry__0_n_1;
  wire tmp_product__0_carry__0_n_2;
  wire tmp_product__0_carry__0_n_3;
  wire tmp_product__0_carry_i_1__4_n_0;
  wire tmp_product__0_carry_i_2__4_n_0;
  wire tmp_product__0_carry_i_3__4_n_0;
  wire tmp_product__0_carry_i_4__4_n_0;
  wire tmp_product__0_carry_i_5__4_n_0;
  wire tmp_product__0_carry_i_6__4_n_0;
  wire tmp_product__0_carry_i_7__4_n_0;
  wire tmp_product__0_carry_n_0;
  wire tmp_product__0_carry_n_1;
  wire tmp_product__0_carry_n_2;
  wire tmp_product__0_carry_n_3;
  wire [3:1]NLW_p_carry__1_i_1__4_CO_UNCONNECTED;
  wire [3:0]NLW_p_carry__1_i_1__4_O_UNCONNECTED;

  CARRY4 p_carry__1_i_1__4
       (.CI(tmp_product__0_carry__0_n_0),
        .CO({NLW_p_carry__1_i_1__4_CO_UNCONNECTED[3:1],CO}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_p_carry__1_i_1__4_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 tmp_product__0_carry
       (.CI(1'b0),
        .CO({tmp_product__0_carry_n_0,tmp_product__0_carry_n_1,tmp_product__0_carry_n_2,tmp_product__0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__0_carry_i_1__4_n_0,tmp_product__0_carry_i_2__4_n_0,tmp_product__0_carry_i_3__4_n_0,1'b0}),
        .O(O),
        .S({tmp_product__0_carry_i_4__4_n_0,tmp_product__0_carry_i_5__4_n_0,tmp_product__0_carry_i_6__4_n_0,tmp_product__0_carry_i_7__4_n_0}));
  CARRY4 tmp_product__0_carry__0
       (.CI(tmp_product__0_carry_n_0),
        .CO({tmp_product__0_carry__0_n_0,tmp_product__0_carry__0_n_1,tmp_product__0_carry__0_n_2,tmp_product__0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(DI),
        .O(\W1_2_1_int_reg_reg[0] ),
        .S(S));
  LUT4 #(
    .INIT(16'h7000)) 
    tmp_product__0_carry_i_1__20
       (.I0(tmp_product__0_carry_1),
        .I1(input_2_val_read_reg_942_pp0_iter1_reg[2]),
        .I2(tmp_product__0_carry_0),
        .I3(input_2_val_read_reg_942_pp0_iter1_reg[3]),
        .O(\W1_2_1_int_reg_reg[1] [2]));
  LUT4 #(
    .INIT(16'h7000)) 
    tmp_product__0_carry_i_1__4
       (.I0(tmp_product__0_carry_1),
        .I1(input_2_val_read_reg_942_pp0_iter1_reg_1[2]),
        .I2(tmp_product__0_carry_0),
        .I3(input_2_val_read_reg_942_pp0_iter1_reg_1[3]),
        .O(tmp_product__0_carry_i_1__4_n_0));
  LUT4 #(
    .INIT(16'h7000)) 
    tmp_product__0_carry_i_2__20
       (.I0(tmp_product__0_carry_1),
        .I1(input_2_val_read_reg_942_pp0_iter1_reg[1]),
        .I2(tmp_product__0_carry_0),
        .I3(input_2_val_read_reg_942_pp0_iter1_reg[2]),
        .O(\W1_2_1_int_reg_reg[1] [1]));
  LUT4 #(
    .INIT(16'h7000)) 
    tmp_product__0_carry_i_2__4
       (.I0(tmp_product__0_carry_1),
        .I1(input_2_val_read_reg_942_pp0_iter1_reg_1[1]),
        .I2(tmp_product__0_carry_0),
        .I3(input_2_val_read_reg_942_pp0_iter1_reg_1[2]),
        .O(tmp_product__0_carry_i_2__4_n_0));
  LUT4 #(
    .INIT(16'hF777)) 
    tmp_product__0_carry_i_3__20
       (.I0(tmp_product__0_carry_1),
        .I1(input_2_val_read_reg_942_pp0_iter1_reg[0]),
        .I2(tmp_product__0_carry_0),
        .I3(input_2_val_read_reg_942_pp0_iter1_reg[1]),
        .O(\W1_2_1_int_reg_reg[1] [0]));
  LUT4 #(
    .INIT(16'hF777)) 
    tmp_product__0_carry_i_3__4
       (.I0(tmp_product__0_carry_1),
        .I1(input_2_val_read_reg_942_pp0_iter1_reg_1[0]),
        .I2(tmp_product__0_carry_0),
        .I3(input_2_val_read_reg_942_pp0_iter1_reg_1[1]),
        .O(tmp_product__0_carry_i_3__4_n_0));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    tmp_product__0_carry_i_4__4
       (.I0(input_2_val_read_reg_942_pp0_iter1_reg_1[2]),
        .I1(input_2_val_read_reg_942_pp0_iter1_reg_1[3]),
        .I2(tmp_product__0_carry_1),
        .I3(input_2_val_read_reg_942_pp0_iter1_reg_1[4]),
        .I4(tmp_product__0_carry_0),
        .O(tmp_product__0_carry_i_4__4_n_0));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    tmp_product__0_carry_i_5__4
       (.I0(input_2_val_read_reg_942_pp0_iter1_reg_1[1]),
        .I1(input_2_val_read_reg_942_pp0_iter1_reg_1[2]),
        .I2(tmp_product__0_carry_1),
        .I3(input_2_val_read_reg_942_pp0_iter1_reg_1[3]),
        .I4(tmp_product__0_carry_0),
        .O(tmp_product__0_carry_i_5__4_n_0));
  LUT5 #(
    .INIT(32'h1FE06060)) 
    tmp_product__0_carry_i_6__4
       (.I0(input_2_val_read_reg_942_pp0_iter1_reg_1[0]),
        .I1(input_2_val_read_reg_942_pp0_iter1_reg_1[1]),
        .I2(tmp_product__0_carry_1),
        .I3(input_2_val_read_reg_942_pp0_iter1_reg_1[2]),
        .I4(tmp_product__0_carry_0),
        .O(tmp_product__0_carry_i_6__4_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    tmp_product__0_carry_i_7__20
       (.I0(tmp_product__0_carry_0),
        .I1(input_2_val_read_reg_942_pp0_iter1_reg[1]),
        .I2(tmp_product__0_carry_1),
        .I3(input_2_val_read_reg_942_pp0_iter1_reg[0]),
        .O(\W1_2_1_int_reg_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    tmp_product__0_carry_i_7__4
       (.I0(tmp_product__0_carry_0),
        .I1(input_2_val_read_reg_942_pp0_iter1_reg_1[1]),
        .I2(tmp_product__0_carry_1),
        .I3(input_2_val_read_reg_942_pp0_iter1_reg_1[0]),
        .O(tmp_product__0_carry_i_7__4_n_0));
endmodule

(* ORIG_REF_NAME = "train_step_mul_2s_8s_10_1_1" *) 
module bd_0_hls_inst_0_train_step_mul_2s_8s_10_1_1_138
   (O,
    \W1_4_1_int_reg_reg[0] ,
    \W1_4_1_int_reg_reg[0]_0 ,
    \W1_4_1_int_reg_reg[1] ,
    CO,
    DI,
    S,
    tmp_product__0_carry_0,
    input_4_val_read_reg_937_pp0_iter1_reg,
    tmp_product__0_carry_1,
    input_4_val_read_reg_937_pp0_iter1_reg_2);
  output [3:0]O;
  output [3:0]\W1_4_1_int_reg_reg[0] ;
  output [0:0]\W1_4_1_int_reg_reg[0]_0 ;
  output [2:0]\W1_4_1_int_reg_reg[1] ;
  output [0:0]CO;
  input [3:0]DI;
  input [3:0]S;
  input tmp_product__0_carry_0;
  input [3:0]input_4_val_read_reg_937_pp0_iter1_reg;
  input tmp_product__0_carry_1;
  input [4:0]input_4_val_read_reg_937_pp0_iter1_reg_2;

  wire [0:0]CO;
  wire [3:0]DI;
  wire [3:0]O;
  wire [3:0]S;
  wire [3:0]\W1_4_1_int_reg_reg[0] ;
  wire [0:0]\W1_4_1_int_reg_reg[0]_0 ;
  wire [2:0]\W1_4_1_int_reg_reg[1] ;
  wire [3:0]input_4_val_read_reg_937_pp0_iter1_reg;
  wire [4:0]input_4_val_read_reg_937_pp0_iter1_reg_2;
  wire tmp_product__0_carry_0;
  wire tmp_product__0_carry_1;
  wire tmp_product__0_carry__0_n_0;
  wire tmp_product__0_carry__0_n_1;
  wire tmp_product__0_carry__0_n_2;
  wire tmp_product__0_carry__0_n_3;
  wire tmp_product__0_carry_i_1__8_n_0;
  wire tmp_product__0_carry_i_2__8_n_0;
  wire tmp_product__0_carry_i_3__8_n_0;
  wire tmp_product__0_carry_i_4__8_n_0;
  wire tmp_product__0_carry_i_5__8_n_0;
  wire tmp_product__0_carry_i_6__8_n_0;
  wire tmp_product__0_carry_i_7__8_n_0;
  wire tmp_product__0_carry_n_0;
  wire tmp_product__0_carry_n_1;
  wire tmp_product__0_carry_n_2;
  wire tmp_product__0_carry_n_3;
  wire [3:1]NLW_p_carry__1_i_1__8_CO_UNCONNECTED;
  wire [3:0]NLW_p_carry__1_i_1__8_O_UNCONNECTED;

  CARRY4 p_carry__1_i_1__8
       (.CI(tmp_product__0_carry__0_n_0),
        .CO({NLW_p_carry__1_i_1__8_CO_UNCONNECTED[3:1],CO}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_p_carry__1_i_1__8_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 tmp_product__0_carry
       (.CI(1'b0),
        .CO({tmp_product__0_carry_n_0,tmp_product__0_carry_n_1,tmp_product__0_carry_n_2,tmp_product__0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__0_carry_i_1__8_n_0,tmp_product__0_carry_i_2__8_n_0,tmp_product__0_carry_i_3__8_n_0,1'b0}),
        .O(O),
        .S({tmp_product__0_carry_i_4__8_n_0,tmp_product__0_carry_i_5__8_n_0,tmp_product__0_carry_i_6__8_n_0,tmp_product__0_carry_i_7__8_n_0}));
  CARRY4 tmp_product__0_carry__0
       (.CI(tmp_product__0_carry_n_0),
        .CO({tmp_product__0_carry__0_n_0,tmp_product__0_carry__0_n_1,tmp_product__0_carry__0_n_2,tmp_product__0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(DI),
        .O(\W1_4_1_int_reg_reg[0] ),
        .S(S));
  LUT4 #(
    .INIT(16'h7000)) 
    tmp_product__0_carry_i_1__24
       (.I0(tmp_product__0_carry_1),
        .I1(input_4_val_read_reg_937_pp0_iter1_reg[2]),
        .I2(tmp_product__0_carry_0),
        .I3(input_4_val_read_reg_937_pp0_iter1_reg[3]),
        .O(\W1_4_1_int_reg_reg[1] [2]));
  LUT4 #(
    .INIT(16'h7000)) 
    tmp_product__0_carry_i_1__8
       (.I0(tmp_product__0_carry_1),
        .I1(input_4_val_read_reg_937_pp0_iter1_reg_2[2]),
        .I2(tmp_product__0_carry_0),
        .I3(input_4_val_read_reg_937_pp0_iter1_reg_2[3]),
        .O(tmp_product__0_carry_i_1__8_n_0));
  LUT4 #(
    .INIT(16'h7000)) 
    tmp_product__0_carry_i_2__24
       (.I0(tmp_product__0_carry_1),
        .I1(input_4_val_read_reg_937_pp0_iter1_reg[1]),
        .I2(tmp_product__0_carry_0),
        .I3(input_4_val_read_reg_937_pp0_iter1_reg[2]),
        .O(\W1_4_1_int_reg_reg[1] [1]));
  LUT4 #(
    .INIT(16'h7000)) 
    tmp_product__0_carry_i_2__8
       (.I0(tmp_product__0_carry_1),
        .I1(input_4_val_read_reg_937_pp0_iter1_reg_2[1]),
        .I2(tmp_product__0_carry_0),
        .I3(input_4_val_read_reg_937_pp0_iter1_reg_2[2]),
        .O(tmp_product__0_carry_i_2__8_n_0));
  LUT4 #(
    .INIT(16'hF777)) 
    tmp_product__0_carry_i_3__24
       (.I0(tmp_product__0_carry_1),
        .I1(input_4_val_read_reg_937_pp0_iter1_reg[0]),
        .I2(tmp_product__0_carry_0),
        .I3(input_4_val_read_reg_937_pp0_iter1_reg[1]),
        .O(\W1_4_1_int_reg_reg[1] [0]));
  LUT4 #(
    .INIT(16'hF777)) 
    tmp_product__0_carry_i_3__8
       (.I0(tmp_product__0_carry_1),
        .I1(input_4_val_read_reg_937_pp0_iter1_reg_2[0]),
        .I2(tmp_product__0_carry_0),
        .I3(input_4_val_read_reg_937_pp0_iter1_reg_2[1]),
        .O(tmp_product__0_carry_i_3__8_n_0));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    tmp_product__0_carry_i_4__8
       (.I0(input_4_val_read_reg_937_pp0_iter1_reg_2[2]),
        .I1(input_4_val_read_reg_937_pp0_iter1_reg_2[3]),
        .I2(tmp_product__0_carry_1),
        .I3(input_4_val_read_reg_937_pp0_iter1_reg_2[4]),
        .I4(tmp_product__0_carry_0),
        .O(tmp_product__0_carry_i_4__8_n_0));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    tmp_product__0_carry_i_5__8
       (.I0(input_4_val_read_reg_937_pp0_iter1_reg_2[1]),
        .I1(input_4_val_read_reg_937_pp0_iter1_reg_2[2]),
        .I2(tmp_product__0_carry_1),
        .I3(input_4_val_read_reg_937_pp0_iter1_reg_2[3]),
        .I4(tmp_product__0_carry_0),
        .O(tmp_product__0_carry_i_5__8_n_0));
  LUT5 #(
    .INIT(32'h1FE06060)) 
    tmp_product__0_carry_i_6__8
       (.I0(input_4_val_read_reg_937_pp0_iter1_reg_2[0]),
        .I1(input_4_val_read_reg_937_pp0_iter1_reg_2[1]),
        .I2(tmp_product__0_carry_1),
        .I3(input_4_val_read_reg_937_pp0_iter1_reg_2[2]),
        .I4(tmp_product__0_carry_0),
        .O(tmp_product__0_carry_i_6__8_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    tmp_product__0_carry_i_7__24
       (.I0(tmp_product__0_carry_0),
        .I1(input_4_val_read_reg_937_pp0_iter1_reg[1]),
        .I2(tmp_product__0_carry_1),
        .I3(input_4_val_read_reg_937_pp0_iter1_reg[0]),
        .O(\W1_4_1_int_reg_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    tmp_product__0_carry_i_7__8
       (.I0(tmp_product__0_carry_0),
        .I1(input_4_val_read_reg_937_pp0_iter1_reg_2[1]),
        .I2(tmp_product__0_carry_1),
        .I3(input_4_val_read_reg_937_pp0_iter1_reg_2[0]),
        .O(tmp_product__0_carry_i_7__8_n_0));
endmodule

(* ORIG_REF_NAME = "train_step_mul_2s_8s_10_1_1" *) 
module bd_0_hls_inst_0_train_step_mul_2s_8s_10_1_1_139
   (O,
    \W1_6_1_int_reg_reg[0] ,
    \W1_6_1_int_reg_reg[0]_0 ,
    \W1_6_1_int_reg_reg[1] ,
    CO,
    DI,
    S,
    tmp_product__0_carry_0,
    input_6_val_read_reg_932_pp0_iter1_reg,
    tmp_product__0_carry_1,
    input_6_val_read_reg_932_pp0_iter1_reg_3);
  output [3:0]O;
  output [3:0]\W1_6_1_int_reg_reg[0] ;
  output [0:0]\W1_6_1_int_reg_reg[0]_0 ;
  output [2:0]\W1_6_1_int_reg_reg[1] ;
  output [0:0]CO;
  input [3:0]DI;
  input [3:0]S;
  input tmp_product__0_carry_0;
  input [3:0]input_6_val_read_reg_932_pp0_iter1_reg;
  input tmp_product__0_carry_1;
  input [4:0]input_6_val_read_reg_932_pp0_iter1_reg_3;

  wire [0:0]CO;
  wire [3:0]DI;
  wire [3:0]O;
  wire [3:0]S;
  wire [3:0]\W1_6_1_int_reg_reg[0] ;
  wire [0:0]\W1_6_1_int_reg_reg[0]_0 ;
  wire [2:0]\W1_6_1_int_reg_reg[1] ;
  wire [3:0]input_6_val_read_reg_932_pp0_iter1_reg;
  wire [4:0]input_6_val_read_reg_932_pp0_iter1_reg_3;
  wire tmp_product__0_carry_0;
  wire tmp_product__0_carry_1;
  wire tmp_product__0_carry__0_n_0;
  wire tmp_product__0_carry__0_n_1;
  wire tmp_product__0_carry__0_n_2;
  wire tmp_product__0_carry__0_n_3;
  wire tmp_product__0_carry_i_1__12_n_0;
  wire tmp_product__0_carry_i_2__12_n_0;
  wire tmp_product__0_carry_i_3__12_n_0;
  wire tmp_product__0_carry_i_4__12_n_0;
  wire tmp_product__0_carry_i_5__12_n_0;
  wire tmp_product__0_carry_i_6__12_n_0;
  wire tmp_product__0_carry_i_7__12_n_0;
  wire tmp_product__0_carry_n_0;
  wire tmp_product__0_carry_n_1;
  wire tmp_product__0_carry_n_2;
  wire tmp_product__0_carry_n_3;
  wire [3:1]NLW_p_carry__1_i_1__12_CO_UNCONNECTED;
  wire [3:0]NLW_p_carry__1_i_1__12_O_UNCONNECTED;

  CARRY4 p_carry__1_i_1__12
       (.CI(tmp_product__0_carry__0_n_0),
        .CO({NLW_p_carry__1_i_1__12_CO_UNCONNECTED[3:1],CO}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_p_carry__1_i_1__12_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 tmp_product__0_carry
       (.CI(1'b0),
        .CO({tmp_product__0_carry_n_0,tmp_product__0_carry_n_1,tmp_product__0_carry_n_2,tmp_product__0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__0_carry_i_1__12_n_0,tmp_product__0_carry_i_2__12_n_0,tmp_product__0_carry_i_3__12_n_0,1'b0}),
        .O(O),
        .S({tmp_product__0_carry_i_4__12_n_0,tmp_product__0_carry_i_5__12_n_0,tmp_product__0_carry_i_6__12_n_0,tmp_product__0_carry_i_7__12_n_0}));
  CARRY4 tmp_product__0_carry__0
       (.CI(tmp_product__0_carry_n_0),
        .CO({tmp_product__0_carry__0_n_0,tmp_product__0_carry__0_n_1,tmp_product__0_carry__0_n_2,tmp_product__0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(DI),
        .O(\W1_6_1_int_reg_reg[0] ),
        .S(S));
  LUT4 #(
    .INIT(16'h7000)) 
    tmp_product__0_carry_i_1__12
       (.I0(tmp_product__0_carry_1),
        .I1(input_6_val_read_reg_932_pp0_iter1_reg_3[2]),
        .I2(tmp_product__0_carry_0),
        .I3(input_6_val_read_reg_932_pp0_iter1_reg_3[3]),
        .O(tmp_product__0_carry_i_1__12_n_0));
  LUT4 #(
    .INIT(16'h7000)) 
    tmp_product__0_carry_i_1__28
       (.I0(tmp_product__0_carry_1),
        .I1(input_6_val_read_reg_932_pp0_iter1_reg[2]),
        .I2(tmp_product__0_carry_0),
        .I3(input_6_val_read_reg_932_pp0_iter1_reg[3]),
        .O(\W1_6_1_int_reg_reg[1] [2]));
  LUT4 #(
    .INIT(16'h7000)) 
    tmp_product__0_carry_i_2__12
       (.I0(tmp_product__0_carry_1),
        .I1(input_6_val_read_reg_932_pp0_iter1_reg_3[1]),
        .I2(tmp_product__0_carry_0),
        .I3(input_6_val_read_reg_932_pp0_iter1_reg_3[2]),
        .O(tmp_product__0_carry_i_2__12_n_0));
  LUT4 #(
    .INIT(16'h7000)) 
    tmp_product__0_carry_i_2__28
       (.I0(tmp_product__0_carry_1),
        .I1(input_6_val_read_reg_932_pp0_iter1_reg[1]),
        .I2(tmp_product__0_carry_0),
        .I3(input_6_val_read_reg_932_pp0_iter1_reg[2]),
        .O(\W1_6_1_int_reg_reg[1] [1]));
  LUT4 #(
    .INIT(16'hF777)) 
    tmp_product__0_carry_i_3__12
       (.I0(tmp_product__0_carry_1),
        .I1(input_6_val_read_reg_932_pp0_iter1_reg_3[0]),
        .I2(tmp_product__0_carry_0),
        .I3(input_6_val_read_reg_932_pp0_iter1_reg_3[1]),
        .O(tmp_product__0_carry_i_3__12_n_0));
  LUT4 #(
    .INIT(16'hF777)) 
    tmp_product__0_carry_i_3__28
       (.I0(tmp_product__0_carry_1),
        .I1(input_6_val_read_reg_932_pp0_iter1_reg[0]),
        .I2(tmp_product__0_carry_0),
        .I3(input_6_val_read_reg_932_pp0_iter1_reg[1]),
        .O(\W1_6_1_int_reg_reg[1] [0]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    tmp_product__0_carry_i_4__12
       (.I0(input_6_val_read_reg_932_pp0_iter1_reg_3[2]),
        .I1(input_6_val_read_reg_932_pp0_iter1_reg_3[3]),
        .I2(tmp_product__0_carry_1),
        .I3(input_6_val_read_reg_932_pp0_iter1_reg_3[4]),
        .I4(tmp_product__0_carry_0),
        .O(tmp_product__0_carry_i_4__12_n_0));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    tmp_product__0_carry_i_5__12
       (.I0(input_6_val_read_reg_932_pp0_iter1_reg_3[1]),
        .I1(input_6_val_read_reg_932_pp0_iter1_reg_3[2]),
        .I2(tmp_product__0_carry_1),
        .I3(input_6_val_read_reg_932_pp0_iter1_reg_3[3]),
        .I4(tmp_product__0_carry_0),
        .O(tmp_product__0_carry_i_5__12_n_0));
  LUT5 #(
    .INIT(32'h1FE06060)) 
    tmp_product__0_carry_i_6__12
       (.I0(input_6_val_read_reg_932_pp0_iter1_reg_3[0]),
        .I1(input_6_val_read_reg_932_pp0_iter1_reg_3[1]),
        .I2(tmp_product__0_carry_1),
        .I3(input_6_val_read_reg_932_pp0_iter1_reg_3[2]),
        .I4(tmp_product__0_carry_0),
        .O(tmp_product__0_carry_i_6__12_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    tmp_product__0_carry_i_7__12
       (.I0(tmp_product__0_carry_0),
        .I1(input_6_val_read_reg_932_pp0_iter1_reg_3[1]),
        .I2(tmp_product__0_carry_1),
        .I3(input_6_val_read_reg_932_pp0_iter1_reg_3[0]),
        .O(tmp_product__0_carry_i_7__12_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    tmp_product__0_carry_i_7__28
       (.I0(tmp_product__0_carry_0),
        .I1(input_6_val_read_reg_932_pp0_iter1_reg[1]),
        .I2(tmp_product__0_carry_1),
        .I3(input_6_val_read_reg_932_pp0_iter1_reg[0]),
        .O(\W1_6_1_int_reg_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "train_step_mul_2s_8s_10_1_1" *) 
module bd_0_hls_inst_0_train_step_mul_2s_8s_10_1_1_140
   (O,
    \W1_1_2_int_reg_reg[0] ,
    \W1_1_2_int_reg_reg[0]_0 ,
    \W1_1_2_int_reg_reg[1] ,
    CO,
    DI,
    S,
    tmp_product__0_carry_0,
    input_1_val_read_reg_947_pp0_iter1_reg,
    tmp_product__0_carry_1,
    input_1_val_read_reg_947_pp0_iter1_reg_0);
  output [3:0]O;
  output [3:0]\W1_1_2_int_reg_reg[0] ;
  output [0:0]\W1_1_2_int_reg_reg[0]_0 ;
  output [2:0]\W1_1_2_int_reg_reg[1] ;
  output [0:0]CO;
  input [3:0]DI;
  input [3:0]S;
  input tmp_product__0_carry_0;
  input [3:0]input_1_val_read_reg_947_pp0_iter1_reg;
  input tmp_product__0_carry_1;
  input [4:0]input_1_val_read_reg_947_pp0_iter1_reg_0;

  wire [0:0]CO;
  wire [3:0]DI;
  wire [3:0]O;
  wire [3:0]S;
  wire [3:0]\W1_1_2_int_reg_reg[0] ;
  wire [0:0]\W1_1_2_int_reg_reg[0]_0 ;
  wire [2:0]\W1_1_2_int_reg_reg[1] ;
  wire [3:0]input_1_val_read_reg_947_pp0_iter1_reg;
  wire [4:0]input_1_val_read_reg_947_pp0_iter1_reg_0;
  wire tmp_product__0_carry_0;
  wire tmp_product__0_carry_1;
  wire tmp_product__0_carry__0_n_0;
  wire tmp_product__0_carry__0_n_1;
  wire tmp_product__0_carry__0_n_2;
  wire tmp_product__0_carry__0_n_3;
  wire tmp_product__0_carry_i_1__1_n_0;
  wire tmp_product__0_carry_i_2__1_n_0;
  wire tmp_product__0_carry_i_3__1_n_0;
  wire tmp_product__0_carry_i_4__1_n_0;
  wire tmp_product__0_carry_i_5__1_n_0;
  wire tmp_product__0_carry_i_6__1_n_0;
  wire tmp_product__0_carry_i_7__1_n_0;
  wire tmp_product__0_carry_n_0;
  wire tmp_product__0_carry_n_1;
  wire tmp_product__0_carry_n_2;
  wire tmp_product__0_carry_n_3;
  wire [3:1]NLW_p_carry__1_i_1__1_CO_UNCONNECTED;
  wire [3:0]NLW_p_carry__1_i_1__1_O_UNCONNECTED;

  CARRY4 p_carry__1_i_1__1
       (.CI(tmp_product__0_carry__0_n_0),
        .CO({NLW_p_carry__1_i_1__1_CO_UNCONNECTED[3:1],CO}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_p_carry__1_i_1__1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 tmp_product__0_carry
       (.CI(1'b0),
        .CO({tmp_product__0_carry_n_0,tmp_product__0_carry_n_1,tmp_product__0_carry_n_2,tmp_product__0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({tmp_product__0_carry_i_1__1_n_0,tmp_product__0_carry_i_2__1_n_0,tmp_product__0_carry_i_3__1_n_0,1'b0}),
        .O(O),
        .S({tmp_product__0_carry_i_4__1_n_0,tmp_product__0_carry_i_5__1_n_0,tmp_product__0_carry_i_6__1_n_0,tmp_product__0_carry_i_7__1_n_0}));
  CARRY4 tmp_product__0_carry__0
       (.CI(tmp_product__0_carry_n_0),
        .CO({tmp_product__0_carry__0_n_0,tmp_product__0_carry__0_n_1,tmp_product__0_carry__0_n_2,tmp_product__0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(DI),
        .O(\W1_1_2_int_reg_reg[0] ),
        .S(S));
  LUT4 #(
    .INIT(16'h7000)) 
    tmp_product__0_carry_i_1__1
       (.I0(tmp_product__0_carry_1),
        .I1(input_1_val_read_reg_947_pp0_iter1_reg_0[2]),
        .I2(tmp_product__0_carry_0),
        .I3(input_1_val_read_reg_947_pp0_iter1_reg_0[3]),
        .O(tmp_product__0_carry_i_1__1_n_0));
  LUT4 #(
    .INIT(16'h7000)) 
    tmp_product__0_carry_i_1__17
       (.I0(tmp_product__0_carry_1),
        .I1(input_1_val_read_reg_947_pp0_iter1_reg[2]),
        .I2(tmp_product__0_carry_0),
        .I3(input_1_val_read_reg_947_pp0_iter1_reg[3]),
        .O(\W1_1_2_int_reg_reg[1] [2]));
  LUT4 #(
    .INIT(16'h7000)) 
    tmp_product__0_carry_i_2__1
       (.I0(tmp_product__0_carry_1),
        .I1(input_1_val_read_reg_947_pp0_iter1_reg_0[1]),
        .I2(tmp_product__0_carry_0),
        .I3(input_1_val_read_reg_947_pp0_iter1_reg_0[2]),
        .O(tmp_product__0_carry_i_2__1_n_0));
  LUT4 #(
    .INIT(16'h7000)) 
    tmp_product__0_carry_i_2__17
       (.I0(tmp_product__0_carry_1),
        .I1(input_1_val_read_reg_947_pp0_iter1_reg[1]),
        .I2(tmp_product__0_carry_0),
        .I3(input_1_val_read_reg_947_pp0_iter1_reg[2]),
        .O(\W1_1_2_int_reg_reg[1] [1]));
  LUT4 #(
    .INIT(16'hF777)) 
    tmp_product__0_carry_i_3__1
       (.I0(tmp_product__0_carry_1),
        .I1(input_1_val_read_reg_947_pp0_iter1_reg_0[0]),
        .I2(tmp_product__0_carry_0),
        .I3(input_1_val_read_reg_947_pp0_iter1_reg_0[1]),
        .O(tmp_product__0_carry_i_3__1_n_0));
  LUT4 #(
    .INIT(16'hF777)) 
    tmp_product__0_carry_i_3__17
       (.I0(tmp_product__0_carry_1),
        .I1(input_1_val_read_reg_947_pp0_iter1_reg[0]),
        .I2(tmp_product__0_carry_0),
        .I3(input_1_val_read_reg_947_pp0_iter1_reg[1]),
        .O(\W1_1_2_int_reg_reg[1] [0]));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    tmp_product__0_carry_i_4__1
       (.I0(input_1_val_read_reg_947_pp0_iter1_reg_0[2]),
        .I1(input_1_val_read_reg_947_pp0_iter1_reg_0[3]),
        .I2(tmp_product__0_carry_1),
        .I3(input_1_val_read_reg_947_pp0_iter1_reg_0[4]),
        .I4(tmp_product__0_carry_0),
        .O(tmp_product__0_carry_i_4__1_n_0));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    tmp_product__0_carry_i_5__1
       (.I0(input_1_val_read_reg_947_pp0_iter1_reg_0[1]),
        .I1(input_1_val_read_reg_947_pp0_iter1_reg_0[2]),
        .I2(tmp_product__0_carry_1),
        .I3(input_1_val_read_reg_947_pp0_iter1_reg_0[3]),
        .I4(tmp_product__0_carry_0),
        .O(tmp_product__0_carry_i_5__1_n_0));
  LUT5 #(
    .INIT(32'h1FE06060)) 
    tmp_product__0_carry_i_6__1
       (.I0(input_1_val_read_reg_947_pp0_iter1_reg_0[0]),
        .I1(input_1_val_read_reg_947_pp0_iter1_reg_0[1]),
        .I2(tmp_product__0_carry_1),
        .I3(input_1_val_read_reg_947_pp0_iter1_reg_0[2]),
        .I4(tmp_product__0_carry_0),
        .O(tmp_product__0_carry_i_6__1_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    tmp_product__0_carry_i_7__1
       (.I0(tmp_product__0_carry_0),
        .I1(input_1_val_read_reg_947_pp0_iter1_reg_0[1]),
        .I2(tmp_product__0_carry_1),
        .I3(input_1_val_read_reg_947_pp0_iter1_reg_0[0]),
        .O(tmp_product__0_carry_i_7__1_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    tmp_product__0_carry_i_7__17
       (.I0(tmp_product__0_carry_0),
        .I1(input_1_val_read_reg_947_pp0_iter1_reg[1]),
        .I2(tmp_product__0_carry_1),
        .I3(input_1_val_read_reg_947_pp0_iter1_reg[0]),
        .O(\W1_1_2_int_reg_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "train_step_mul_2s_8s_10_1_1" *) 
module bd_0_hls_inst_0_train_step_mul_2s_8s_10_1_1_79
   (O,
    \W1_2_2_int_reg_reg[0] ,
    CO,
    p_carry_i_3__21,
    p_carry_i_3__21_0,
    DI,
    p_carry__0_i_3__21,
    tmp_product__0_carry_0,
    tmp_product__0_carry_1,
    W1_2_2_int_reg,
    tmp_product__0_carry_2,
    tmp_product__0_carry_3,
    tmp_product__0_carry_4);
  output [3:0]O;
  output [3:0]\W1_2_2_int_reg_reg[0] ;
  output [0:0]CO;
  input [2:0]p_carry_i_3__21;
  input [0:0]p_carry_i_3__21_0;
  input [3:0]DI;
  input [3:0]p_carry__0_i_3__21;
  input tmp_product__0_carry_0;
  input tmp_product__0_carry_1;
  input [1:0]W1_2_2_int_reg;
  input tmp_product__0_carry_2;
  input tmp_product__0_carry_3;
  input tmp_product__0_carry_4;

  wire [0:0]CO;
  wire [3:0]DI;
  wire [3:0]O;
  wire [1:0]W1_2_2_int_reg;
  wire [3:0]\W1_2_2_int_reg_reg[0] ;
  wire [3:0]p_carry__0_i_3__21;
  wire [2:0]p_carry_i_3__21;
  wire [0:0]p_carry_i_3__21_0;
  wire tmp_product__0_carry_0;
  wire tmp_product__0_carry_1;
  wire tmp_product__0_carry_2;
  wire tmp_product__0_carry_3;
  wire tmp_product__0_carry_4;
  wire tmp_product__0_carry__0_n_0;
  wire tmp_product__0_carry__0_n_1;
  wire tmp_product__0_carry__0_n_2;
  wire tmp_product__0_carry__0_n_3;
  wire tmp_product__0_carry_i_4__21_n_0;
  wire tmp_product__0_carry_i_5__21_n_0;
  wire tmp_product__0_carry_i_6__21_n_0;
  wire tmp_product__0_carry_n_0;
  wire tmp_product__0_carry_n_1;
  wire tmp_product__0_carry_n_2;
  wire tmp_product__0_carry_n_3;
  wire [3:1]NLW_p_carry__1_i_1__21_CO_UNCONNECTED;
  wire [3:0]NLW_p_carry__1_i_1__21_O_UNCONNECTED;

  CARRY4 p_carry__1_i_1__21
       (.CI(tmp_product__0_carry__0_n_0),
        .CO({NLW_p_carry__1_i_1__21_CO_UNCONNECTED[3:1],CO}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_p_carry__1_i_1__21_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 tmp_product__0_carry
       (.CI(1'b0),
        .CO({tmp_product__0_carry_n_0,tmp_product__0_carry_n_1,tmp_product__0_carry_n_2,tmp_product__0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({p_carry_i_3__21,1'b0}),
        .O(O),
        .S({tmp_product__0_carry_i_4__21_n_0,tmp_product__0_carry_i_5__21_n_0,tmp_product__0_carry_i_6__21_n_0,p_carry_i_3__21_0}));
  CARRY4 tmp_product__0_carry__0
       (.CI(tmp_product__0_carry_n_0),
        .CO({tmp_product__0_carry__0_n_0,tmp_product__0_carry__0_n_1,tmp_product__0_carry__0_n_2,tmp_product__0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(DI),
        .O(\W1_2_2_int_reg_reg[0] ),
        .S(p_carry__0_i_3__21));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    tmp_product__0_carry_i_4__21
       (.I0(tmp_product__0_carry_2),
        .I1(tmp_product__0_carry_3),
        .I2(W1_2_2_int_reg[1]),
        .I3(tmp_product__0_carry_4),
        .I4(W1_2_2_int_reg[0]),
        .O(tmp_product__0_carry_i_4__21_n_0));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    tmp_product__0_carry_i_5__21
       (.I0(tmp_product__0_carry_1),
        .I1(tmp_product__0_carry_2),
        .I2(W1_2_2_int_reg[1]),
        .I3(tmp_product__0_carry_3),
        .I4(W1_2_2_int_reg[0]),
        .O(tmp_product__0_carry_i_5__21_n_0));
  LUT5 #(
    .INIT(32'h1FE06060)) 
    tmp_product__0_carry_i_6__21
       (.I0(tmp_product__0_carry_0),
        .I1(tmp_product__0_carry_1),
        .I2(W1_2_2_int_reg[1]),
        .I3(tmp_product__0_carry_2),
        .I4(W1_2_2_int_reg[0]),
        .O(tmp_product__0_carry_i_6__21_n_0));
endmodule

(* ORIG_REF_NAME = "train_step_mul_2s_8s_10_1_1" *) 
module bd_0_hls_inst_0_train_step_mul_2s_8s_10_1_1_80
   (O,
    \W1_4_2_int_reg_reg[0] ,
    CO,
    p_carry_i_3__25,
    p_carry_i_3__25_0,
    DI,
    p_carry__0_i_3__25,
    tmp_product__0_carry_0,
    tmp_product__0_carry_1,
    W1_4_2_int_reg,
    tmp_product__0_carry_2,
    tmp_product__0_carry_3,
    tmp_product__0_carry_4);
  output [3:0]O;
  output [3:0]\W1_4_2_int_reg_reg[0] ;
  output [0:0]CO;
  input [2:0]p_carry_i_3__25;
  input [0:0]p_carry_i_3__25_0;
  input [3:0]DI;
  input [3:0]p_carry__0_i_3__25;
  input tmp_product__0_carry_0;
  input tmp_product__0_carry_1;
  input [1:0]W1_4_2_int_reg;
  input tmp_product__0_carry_2;
  input tmp_product__0_carry_3;
  input tmp_product__0_carry_4;

  wire [0:0]CO;
  wire [3:0]DI;
  wire [3:0]O;
  wire [1:0]W1_4_2_int_reg;
  wire [3:0]\W1_4_2_int_reg_reg[0] ;
  wire [3:0]p_carry__0_i_3__25;
  wire [2:0]p_carry_i_3__25;
  wire [0:0]p_carry_i_3__25_0;
  wire tmp_product__0_carry_0;
  wire tmp_product__0_carry_1;
  wire tmp_product__0_carry_2;
  wire tmp_product__0_carry_3;
  wire tmp_product__0_carry_4;
  wire tmp_product__0_carry__0_n_0;
  wire tmp_product__0_carry__0_n_1;
  wire tmp_product__0_carry__0_n_2;
  wire tmp_product__0_carry__0_n_3;
  wire tmp_product__0_carry_i_4__25_n_0;
  wire tmp_product__0_carry_i_5__25_n_0;
  wire tmp_product__0_carry_i_6__25_n_0;
  wire tmp_product__0_carry_n_0;
  wire tmp_product__0_carry_n_1;
  wire tmp_product__0_carry_n_2;
  wire tmp_product__0_carry_n_3;
  wire [3:1]NLW_p_carry__1_i_1__25_CO_UNCONNECTED;
  wire [3:0]NLW_p_carry__1_i_1__25_O_UNCONNECTED;

  CARRY4 p_carry__1_i_1__25
       (.CI(tmp_product__0_carry__0_n_0),
        .CO({NLW_p_carry__1_i_1__25_CO_UNCONNECTED[3:1],CO}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_p_carry__1_i_1__25_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 tmp_product__0_carry
       (.CI(1'b0),
        .CO({tmp_product__0_carry_n_0,tmp_product__0_carry_n_1,tmp_product__0_carry_n_2,tmp_product__0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({p_carry_i_3__25,1'b0}),
        .O(O),
        .S({tmp_product__0_carry_i_4__25_n_0,tmp_product__0_carry_i_5__25_n_0,tmp_product__0_carry_i_6__25_n_0,p_carry_i_3__25_0}));
  CARRY4 tmp_product__0_carry__0
       (.CI(tmp_product__0_carry_n_0),
        .CO({tmp_product__0_carry__0_n_0,tmp_product__0_carry__0_n_1,tmp_product__0_carry__0_n_2,tmp_product__0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(DI),
        .O(\W1_4_2_int_reg_reg[0] ),
        .S(p_carry__0_i_3__25));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    tmp_product__0_carry_i_4__25
       (.I0(tmp_product__0_carry_2),
        .I1(tmp_product__0_carry_3),
        .I2(W1_4_2_int_reg[1]),
        .I3(tmp_product__0_carry_4),
        .I4(W1_4_2_int_reg[0]),
        .O(tmp_product__0_carry_i_4__25_n_0));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    tmp_product__0_carry_i_5__25
       (.I0(tmp_product__0_carry_1),
        .I1(tmp_product__0_carry_2),
        .I2(W1_4_2_int_reg[1]),
        .I3(tmp_product__0_carry_3),
        .I4(W1_4_2_int_reg[0]),
        .O(tmp_product__0_carry_i_5__25_n_0));
  LUT5 #(
    .INIT(32'h1FE06060)) 
    tmp_product__0_carry_i_6__25
       (.I0(tmp_product__0_carry_0),
        .I1(tmp_product__0_carry_1),
        .I2(W1_4_2_int_reg[1]),
        .I3(tmp_product__0_carry_2),
        .I4(W1_4_2_int_reg[0]),
        .O(tmp_product__0_carry_i_6__25_n_0));
endmodule

(* ORIG_REF_NAME = "train_step_mul_2s_8s_10_1_1" *) 
module bd_0_hls_inst_0_train_step_mul_2s_8s_10_1_1_81
   (O,
    \W1_6_2_int_reg_reg[0] ,
    CO,
    p_carry_i_3__29,
    p_carry_i_3__29_0,
    DI,
    p_carry__0_i_3__29,
    tmp_product__0_carry_0,
    tmp_product__0_carry_1,
    W1_6_2_int_reg,
    tmp_product__0_carry_2,
    tmp_product__0_carry_3,
    tmp_product__0_carry_4);
  output [3:0]O;
  output [3:0]\W1_6_2_int_reg_reg[0] ;
  output [0:0]CO;
  input [2:0]p_carry_i_3__29;
  input [0:0]p_carry_i_3__29_0;
  input [3:0]DI;
  input [3:0]p_carry__0_i_3__29;
  input tmp_product__0_carry_0;
  input tmp_product__0_carry_1;
  input [1:0]W1_6_2_int_reg;
  input tmp_product__0_carry_2;
  input tmp_product__0_carry_3;
  input tmp_product__0_carry_4;

  wire [0:0]CO;
  wire [3:0]DI;
  wire [3:0]O;
  wire [1:0]W1_6_2_int_reg;
  wire [3:0]\W1_6_2_int_reg_reg[0] ;
  wire [3:0]p_carry__0_i_3__29;
  wire [2:0]p_carry_i_3__29;
  wire [0:0]p_carry_i_3__29_0;
  wire tmp_product__0_carry_0;
  wire tmp_product__0_carry_1;
  wire tmp_product__0_carry_2;
  wire tmp_product__0_carry_3;
  wire tmp_product__0_carry_4;
  wire tmp_product__0_carry__0_n_0;
  wire tmp_product__0_carry__0_n_1;
  wire tmp_product__0_carry__0_n_2;
  wire tmp_product__0_carry__0_n_3;
  wire tmp_product__0_carry_i_4__29_n_0;
  wire tmp_product__0_carry_i_5__29_n_0;
  wire tmp_product__0_carry_i_6__29_n_0;
  wire tmp_product__0_carry_n_0;
  wire tmp_product__0_carry_n_1;
  wire tmp_product__0_carry_n_2;
  wire tmp_product__0_carry_n_3;
  wire [3:1]NLW_p_carry__1_i_1__29_CO_UNCONNECTED;
  wire [3:0]NLW_p_carry__1_i_1__29_O_UNCONNECTED;

  CARRY4 p_carry__1_i_1__29
       (.CI(tmp_product__0_carry__0_n_0),
        .CO({NLW_p_carry__1_i_1__29_CO_UNCONNECTED[3:1],CO}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_p_carry__1_i_1__29_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 tmp_product__0_carry
       (.CI(1'b0),
        .CO({tmp_product__0_carry_n_0,tmp_product__0_carry_n_1,tmp_product__0_carry_n_2,tmp_product__0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({p_carry_i_3__29,1'b0}),
        .O(O),
        .S({tmp_product__0_carry_i_4__29_n_0,tmp_product__0_carry_i_5__29_n_0,tmp_product__0_carry_i_6__29_n_0,p_carry_i_3__29_0}));
  CARRY4 tmp_product__0_carry__0
       (.CI(tmp_product__0_carry_n_0),
        .CO({tmp_product__0_carry__0_n_0,tmp_product__0_carry__0_n_1,tmp_product__0_carry__0_n_2,tmp_product__0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(DI),
        .O(\W1_6_2_int_reg_reg[0] ),
        .S(p_carry__0_i_3__29));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    tmp_product__0_carry_i_4__29
       (.I0(tmp_product__0_carry_2),
        .I1(tmp_product__0_carry_3),
        .I2(W1_6_2_int_reg[1]),
        .I3(tmp_product__0_carry_4),
        .I4(W1_6_2_int_reg[0]),
        .O(tmp_product__0_carry_i_4__29_n_0));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    tmp_product__0_carry_i_5__29
       (.I0(tmp_product__0_carry_1),
        .I1(tmp_product__0_carry_2),
        .I2(W1_6_2_int_reg[1]),
        .I3(tmp_product__0_carry_3),
        .I4(W1_6_2_int_reg[0]),
        .O(tmp_product__0_carry_i_5__29_n_0));
  LUT5 #(
    .INIT(32'h1FE06060)) 
    tmp_product__0_carry_i_6__29
       (.I0(tmp_product__0_carry_0),
        .I1(tmp_product__0_carry_1),
        .I2(W1_6_2_int_reg[1]),
        .I3(tmp_product__0_carry_2),
        .I4(W1_6_2_int_reg[0]),
        .O(tmp_product__0_carry_i_6__29_n_0));
endmodule

(* ORIG_REF_NAME = "train_step_mul_2s_8s_10_1_1" *) 
module bd_0_hls_inst_0_train_step_mul_2s_8s_10_1_1_82
   (O,
    \W1_1_3_int_reg_reg[0] ,
    CO,
    p_carry_i_3__18,
    p_carry_i_3__18_0,
    DI,
    p_carry__0_i_3__18,
    tmp_product__0_carry_0,
    tmp_product__0_carry_1,
    W1_1_3_int_reg,
    tmp_product__0_carry_2,
    tmp_product__0_carry_3,
    tmp_product__0_carry_4);
  output [3:0]O;
  output [3:0]\W1_1_3_int_reg_reg[0] ;
  output [0:0]CO;
  input [2:0]p_carry_i_3__18;
  input [0:0]p_carry_i_3__18_0;
  input [3:0]DI;
  input [3:0]p_carry__0_i_3__18;
  input tmp_product__0_carry_0;
  input tmp_product__0_carry_1;
  input [1:0]W1_1_3_int_reg;
  input tmp_product__0_carry_2;
  input tmp_product__0_carry_3;
  input tmp_product__0_carry_4;

  wire [0:0]CO;
  wire [3:0]DI;
  wire [3:0]O;
  wire [1:0]W1_1_3_int_reg;
  wire [3:0]\W1_1_3_int_reg_reg[0] ;
  wire [3:0]p_carry__0_i_3__18;
  wire [2:0]p_carry_i_3__18;
  wire [0:0]p_carry_i_3__18_0;
  wire tmp_product__0_carry_0;
  wire tmp_product__0_carry_1;
  wire tmp_product__0_carry_2;
  wire tmp_product__0_carry_3;
  wire tmp_product__0_carry_4;
  wire tmp_product__0_carry__0_n_0;
  wire tmp_product__0_carry__0_n_1;
  wire tmp_product__0_carry__0_n_2;
  wire tmp_product__0_carry__0_n_3;
  wire tmp_product__0_carry_i_4__18_n_0;
  wire tmp_product__0_carry_i_5__18_n_0;
  wire tmp_product__0_carry_i_6__18_n_0;
  wire tmp_product__0_carry_n_0;
  wire tmp_product__0_carry_n_1;
  wire tmp_product__0_carry_n_2;
  wire tmp_product__0_carry_n_3;
  wire [3:1]NLW_p_carry__1_i_1__18_CO_UNCONNECTED;
  wire [3:0]NLW_p_carry__1_i_1__18_O_UNCONNECTED;

  CARRY4 p_carry__1_i_1__18
       (.CI(tmp_product__0_carry__0_n_0),
        .CO({NLW_p_carry__1_i_1__18_CO_UNCONNECTED[3:1],CO}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_p_carry__1_i_1__18_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 tmp_product__0_carry
       (.CI(1'b0),
        .CO({tmp_product__0_carry_n_0,tmp_product__0_carry_n_1,tmp_product__0_carry_n_2,tmp_product__0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({p_carry_i_3__18,1'b0}),
        .O(O),
        .S({tmp_product__0_carry_i_4__18_n_0,tmp_product__0_carry_i_5__18_n_0,tmp_product__0_carry_i_6__18_n_0,p_carry_i_3__18_0}));
  CARRY4 tmp_product__0_carry__0
       (.CI(tmp_product__0_carry_n_0),
        .CO({tmp_product__0_carry__0_n_0,tmp_product__0_carry__0_n_1,tmp_product__0_carry__0_n_2,tmp_product__0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(DI),
        .O(\W1_1_3_int_reg_reg[0] ),
        .S(p_carry__0_i_3__18));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    tmp_product__0_carry_i_4__18
       (.I0(tmp_product__0_carry_2),
        .I1(tmp_product__0_carry_3),
        .I2(W1_1_3_int_reg[1]),
        .I3(tmp_product__0_carry_4),
        .I4(W1_1_3_int_reg[0]),
        .O(tmp_product__0_carry_i_4__18_n_0));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    tmp_product__0_carry_i_5__18
       (.I0(tmp_product__0_carry_1),
        .I1(tmp_product__0_carry_2),
        .I2(W1_1_3_int_reg[1]),
        .I3(tmp_product__0_carry_3),
        .I4(W1_1_3_int_reg[0]),
        .O(tmp_product__0_carry_i_5__18_n_0));
  LUT5 #(
    .INIT(32'h1FE06060)) 
    tmp_product__0_carry_i_6__18
       (.I0(tmp_product__0_carry_0),
        .I1(tmp_product__0_carry_1),
        .I2(W1_1_3_int_reg[1]),
        .I3(tmp_product__0_carry_2),
        .I4(W1_1_3_int_reg[0]),
        .O(tmp_product__0_carry_i_6__18_n_0));
endmodule

(* ORIG_REF_NAME = "train_step_mul_2s_8s_10_1_1" *) 
module bd_0_hls_inst_0_train_step_mul_2s_8s_10_1_1_83
   (O,
    \W1_2_3_int_reg_reg[0] ,
    CO,
    p_carry_i_3__22,
    p_carry_i_3__22_0,
    DI,
    p_carry__0_i_3__22,
    tmp_product__0_carry_0,
    tmp_product__0_carry_1,
    W1_2_3_int_reg,
    tmp_product__0_carry_2,
    tmp_product__0_carry_3,
    tmp_product__0_carry_4);
  output [3:0]O;
  output [3:0]\W1_2_3_int_reg_reg[0] ;
  output [0:0]CO;
  input [2:0]p_carry_i_3__22;
  input [0:0]p_carry_i_3__22_0;
  input [3:0]DI;
  input [3:0]p_carry__0_i_3__22;
  input tmp_product__0_carry_0;
  input tmp_product__0_carry_1;
  input [1:0]W1_2_3_int_reg;
  input tmp_product__0_carry_2;
  input tmp_product__0_carry_3;
  input tmp_product__0_carry_4;

  wire [0:0]CO;
  wire [3:0]DI;
  wire [3:0]O;
  wire [1:0]W1_2_3_int_reg;
  wire [3:0]\W1_2_3_int_reg_reg[0] ;
  wire [3:0]p_carry__0_i_3__22;
  wire [2:0]p_carry_i_3__22;
  wire [0:0]p_carry_i_3__22_0;
  wire tmp_product__0_carry_0;
  wire tmp_product__0_carry_1;
  wire tmp_product__0_carry_2;
  wire tmp_product__0_carry_3;
  wire tmp_product__0_carry_4;
  wire tmp_product__0_carry__0_n_0;
  wire tmp_product__0_carry__0_n_1;
  wire tmp_product__0_carry__0_n_2;
  wire tmp_product__0_carry__0_n_3;
  wire tmp_product__0_carry_i_4__22_n_0;
  wire tmp_product__0_carry_i_5__22_n_0;
  wire tmp_product__0_carry_i_6__22_n_0;
  wire tmp_product__0_carry_n_0;
  wire tmp_product__0_carry_n_1;
  wire tmp_product__0_carry_n_2;
  wire tmp_product__0_carry_n_3;
  wire [3:1]NLW_p_carry__1_i_1__22_CO_UNCONNECTED;
  wire [3:0]NLW_p_carry__1_i_1__22_O_UNCONNECTED;

  CARRY4 p_carry__1_i_1__22
       (.CI(tmp_product__0_carry__0_n_0),
        .CO({NLW_p_carry__1_i_1__22_CO_UNCONNECTED[3:1],CO}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_p_carry__1_i_1__22_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 tmp_product__0_carry
       (.CI(1'b0),
        .CO({tmp_product__0_carry_n_0,tmp_product__0_carry_n_1,tmp_product__0_carry_n_2,tmp_product__0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({p_carry_i_3__22,1'b0}),
        .O(O),
        .S({tmp_product__0_carry_i_4__22_n_0,tmp_product__0_carry_i_5__22_n_0,tmp_product__0_carry_i_6__22_n_0,p_carry_i_3__22_0}));
  CARRY4 tmp_product__0_carry__0
       (.CI(tmp_product__0_carry_n_0),
        .CO({tmp_product__0_carry__0_n_0,tmp_product__0_carry__0_n_1,tmp_product__0_carry__0_n_2,tmp_product__0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(DI),
        .O(\W1_2_3_int_reg_reg[0] ),
        .S(p_carry__0_i_3__22));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    tmp_product__0_carry_i_4__22
       (.I0(tmp_product__0_carry_2),
        .I1(tmp_product__0_carry_3),
        .I2(W1_2_3_int_reg[1]),
        .I3(tmp_product__0_carry_4),
        .I4(W1_2_3_int_reg[0]),
        .O(tmp_product__0_carry_i_4__22_n_0));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    tmp_product__0_carry_i_5__22
       (.I0(tmp_product__0_carry_1),
        .I1(tmp_product__0_carry_2),
        .I2(W1_2_3_int_reg[1]),
        .I3(tmp_product__0_carry_3),
        .I4(W1_2_3_int_reg[0]),
        .O(tmp_product__0_carry_i_5__22_n_0));
  LUT5 #(
    .INIT(32'h1FE06060)) 
    tmp_product__0_carry_i_6__22
       (.I0(tmp_product__0_carry_0),
        .I1(tmp_product__0_carry_1),
        .I2(W1_2_3_int_reg[1]),
        .I3(tmp_product__0_carry_2),
        .I4(W1_2_3_int_reg[0]),
        .O(tmp_product__0_carry_i_6__22_n_0));
endmodule

(* ORIG_REF_NAME = "train_step_mul_2s_8s_10_1_1" *) 
module bd_0_hls_inst_0_train_step_mul_2s_8s_10_1_1_84
   (O,
    \W1_4_3_int_reg_reg[0] ,
    CO,
    p_carry_i_3__26,
    p_carry_i_3__26_0,
    DI,
    p_carry__0_i_3__26,
    tmp_product__0_carry_0,
    tmp_product__0_carry_1,
    W1_4_3_int_reg,
    tmp_product__0_carry_2,
    tmp_product__0_carry_3,
    tmp_product__0_carry_4);
  output [3:0]O;
  output [3:0]\W1_4_3_int_reg_reg[0] ;
  output [0:0]CO;
  input [2:0]p_carry_i_3__26;
  input [0:0]p_carry_i_3__26_0;
  input [3:0]DI;
  input [3:0]p_carry__0_i_3__26;
  input tmp_product__0_carry_0;
  input tmp_product__0_carry_1;
  input [1:0]W1_4_3_int_reg;
  input tmp_product__0_carry_2;
  input tmp_product__0_carry_3;
  input tmp_product__0_carry_4;

  wire [0:0]CO;
  wire [3:0]DI;
  wire [3:0]O;
  wire [1:0]W1_4_3_int_reg;
  wire [3:0]\W1_4_3_int_reg_reg[0] ;
  wire [3:0]p_carry__0_i_3__26;
  wire [2:0]p_carry_i_3__26;
  wire [0:0]p_carry_i_3__26_0;
  wire tmp_product__0_carry_0;
  wire tmp_product__0_carry_1;
  wire tmp_product__0_carry_2;
  wire tmp_product__0_carry_3;
  wire tmp_product__0_carry_4;
  wire tmp_product__0_carry__0_n_0;
  wire tmp_product__0_carry__0_n_1;
  wire tmp_product__0_carry__0_n_2;
  wire tmp_product__0_carry__0_n_3;
  wire tmp_product__0_carry_i_4__26_n_0;
  wire tmp_product__0_carry_i_5__26_n_0;
  wire tmp_product__0_carry_i_6__26_n_0;
  wire tmp_product__0_carry_n_0;
  wire tmp_product__0_carry_n_1;
  wire tmp_product__0_carry_n_2;
  wire tmp_product__0_carry_n_3;
  wire [3:1]NLW_p_carry__1_i_1__26_CO_UNCONNECTED;
  wire [3:0]NLW_p_carry__1_i_1__26_O_UNCONNECTED;

  CARRY4 p_carry__1_i_1__26
       (.CI(tmp_product__0_carry__0_n_0),
        .CO({NLW_p_carry__1_i_1__26_CO_UNCONNECTED[3:1],CO}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_p_carry__1_i_1__26_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 tmp_product__0_carry
       (.CI(1'b0),
        .CO({tmp_product__0_carry_n_0,tmp_product__0_carry_n_1,tmp_product__0_carry_n_2,tmp_product__0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({p_carry_i_3__26,1'b0}),
        .O(O),
        .S({tmp_product__0_carry_i_4__26_n_0,tmp_product__0_carry_i_5__26_n_0,tmp_product__0_carry_i_6__26_n_0,p_carry_i_3__26_0}));
  CARRY4 tmp_product__0_carry__0
       (.CI(tmp_product__0_carry_n_0),
        .CO({tmp_product__0_carry__0_n_0,tmp_product__0_carry__0_n_1,tmp_product__0_carry__0_n_2,tmp_product__0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(DI),
        .O(\W1_4_3_int_reg_reg[0] ),
        .S(p_carry__0_i_3__26));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    tmp_product__0_carry_i_4__26
       (.I0(tmp_product__0_carry_2),
        .I1(tmp_product__0_carry_3),
        .I2(W1_4_3_int_reg[1]),
        .I3(tmp_product__0_carry_4),
        .I4(W1_4_3_int_reg[0]),
        .O(tmp_product__0_carry_i_4__26_n_0));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    tmp_product__0_carry_i_5__26
       (.I0(tmp_product__0_carry_1),
        .I1(tmp_product__0_carry_2),
        .I2(W1_4_3_int_reg[1]),
        .I3(tmp_product__0_carry_3),
        .I4(W1_4_3_int_reg[0]),
        .O(tmp_product__0_carry_i_5__26_n_0));
  LUT5 #(
    .INIT(32'h1FE06060)) 
    tmp_product__0_carry_i_6__26
       (.I0(tmp_product__0_carry_0),
        .I1(tmp_product__0_carry_1),
        .I2(W1_4_3_int_reg[1]),
        .I3(tmp_product__0_carry_2),
        .I4(W1_4_3_int_reg[0]),
        .O(tmp_product__0_carry_i_6__26_n_0));
endmodule

(* ORIG_REF_NAME = "train_step_mul_2s_8s_10_1_1" *) 
module bd_0_hls_inst_0_train_step_mul_2s_8s_10_1_1_85
   (O,
    \W1_6_3_int_reg_reg[0] ,
    CO,
    p_carry_i_3__30,
    p_carry_i_3__30_0,
    DI,
    p_carry__0_i_3__30,
    tmp_product__0_carry_0,
    tmp_product__0_carry_1,
    W1_6_3_int_reg,
    tmp_product__0_carry_2,
    tmp_product__0_carry_3,
    tmp_product__0_carry_4);
  output [3:0]O;
  output [3:0]\W1_6_3_int_reg_reg[0] ;
  output [0:0]CO;
  input [2:0]p_carry_i_3__30;
  input [0:0]p_carry_i_3__30_0;
  input [3:0]DI;
  input [3:0]p_carry__0_i_3__30;
  input tmp_product__0_carry_0;
  input tmp_product__0_carry_1;
  input [1:0]W1_6_3_int_reg;
  input tmp_product__0_carry_2;
  input tmp_product__0_carry_3;
  input tmp_product__0_carry_4;

  wire [0:0]CO;
  wire [3:0]DI;
  wire [3:0]O;
  wire [1:0]W1_6_3_int_reg;
  wire [3:0]\W1_6_3_int_reg_reg[0] ;
  wire [3:0]p_carry__0_i_3__30;
  wire [2:0]p_carry_i_3__30;
  wire [0:0]p_carry_i_3__30_0;
  wire tmp_product__0_carry_0;
  wire tmp_product__0_carry_1;
  wire tmp_product__0_carry_2;
  wire tmp_product__0_carry_3;
  wire tmp_product__0_carry_4;
  wire tmp_product__0_carry__0_n_0;
  wire tmp_product__0_carry__0_n_1;
  wire tmp_product__0_carry__0_n_2;
  wire tmp_product__0_carry__0_n_3;
  wire tmp_product__0_carry_i_4__30_n_0;
  wire tmp_product__0_carry_i_5__30_n_0;
  wire tmp_product__0_carry_i_6__30_n_0;
  wire tmp_product__0_carry_n_0;
  wire tmp_product__0_carry_n_1;
  wire tmp_product__0_carry_n_2;
  wire tmp_product__0_carry_n_3;
  wire [3:1]NLW_p_carry__1_i_1__30_CO_UNCONNECTED;
  wire [3:0]NLW_p_carry__1_i_1__30_O_UNCONNECTED;

  CARRY4 p_carry__1_i_1__30
       (.CI(tmp_product__0_carry__0_n_0),
        .CO({NLW_p_carry__1_i_1__30_CO_UNCONNECTED[3:1],CO}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_p_carry__1_i_1__30_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 tmp_product__0_carry
       (.CI(1'b0),
        .CO({tmp_product__0_carry_n_0,tmp_product__0_carry_n_1,tmp_product__0_carry_n_2,tmp_product__0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({p_carry_i_3__30,1'b0}),
        .O(O),
        .S({tmp_product__0_carry_i_4__30_n_0,tmp_product__0_carry_i_5__30_n_0,tmp_product__0_carry_i_6__30_n_0,p_carry_i_3__30_0}));
  CARRY4 tmp_product__0_carry__0
       (.CI(tmp_product__0_carry_n_0),
        .CO({tmp_product__0_carry__0_n_0,tmp_product__0_carry__0_n_1,tmp_product__0_carry__0_n_2,tmp_product__0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(DI),
        .O(\W1_6_3_int_reg_reg[0] ),
        .S(p_carry__0_i_3__30));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    tmp_product__0_carry_i_4__30
       (.I0(tmp_product__0_carry_2),
        .I1(tmp_product__0_carry_3),
        .I2(W1_6_3_int_reg[1]),
        .I3(tmp_product__0_carry_4),
        .I4(W1_6_3_int_reg[0]),
        .O(tmp_product__0_carry_i_4__30_n_0));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    tmp_product__0_carry_i_5__30
       (.I0(tmp_product__0_carry_1),
        .I1(tmp_product__0_carry_2),
        .I2(W1_6_3_int_reg[1]),
        .I3(tmp_product__0_carry_3),
        .I4(W1_6_3_int_reg[0]),
        .O(tmp_product__0_carry_i_5__30_n_0));
  LUT5 #(
    .INIT(32'h1FE06060)) 
    tmp_product__0_carry_i_6__30
       (.I0(tmp_product__0_carry_0),
        .I1(tmp_product__0_carry_1),
        .I2(W1_6_3_int_reg[1]),
        .I3(tmp_product__0_carry_2),
        .I4(W1_6_3_int_reg[0]),
        .O(tmp_product__0_carry_i_6__30_n_0));
endmodule

(* ORIG_REF_NAME = "train_step_mul_2s_8s_10_1_1" *) 
module bd_0_hls_inst_0_train_step_mul_2s_8s_10_1_1_86
   (O,
    \W1_2_0_int_reg_reg[0] ,
    CO,
    p_carry_i_3__19,
    p_carry_i_3__19_0,
    DI,
    S,
    tmp_product__0_carry_0,
    tmp_product__0_carry_1,
    W1_2_0_int_reg,
    tmp_product__0_carry_2,
    tmp_product__0_carry_3,
    tmp_product__0_carry_4);
  output [3:0]O;
  output [3:0]\W1_2_0_int_reg_reg[0] ;
  output [0:0]CO;
  input [2:0]p_carry_i_3__19;
  input [0:0]p_carry_i_3__19_0;
  input [3:0]DI;
  input [3:0]S;
  input tmp_product__0_carry_0;
  input tmp_product__0_carry_1;
  input [1:0]W1_2_0_int_reg;
  input tmp_product__0_carry_2;
  input tmp_product__0_carry_3;
  input tmp_product__0_carry_4;

  wire [0:0]CO;
  wire [3:0]DI;
  wire [3:0]O;
  wire [3:0]S;
  wire [1:0]W1_2_0_int_reg;
  wire [3:0]\W1_2_0_int_reg_reg[0] ;
  wire [2:0]p_carry_i_3__19;
  wire [0:0]p_carry_i_3__19_0;
  wire tmp_product__0_carry_0;
  wire tmp_product__0_carry_1;
  wire tmp_product__0_carry_2;
  wire tmp_product__0_carry_3;
  wire tmp_product__0_carry_4;
  wire tmp_product__0_carry__0_n_0;
  wire tmp_product__0_carry__0_n_1;
  wire tmp_product__0_carry__0_n_2;
  wire tmp_product__0_carry__0_n_3;
  wire tmp_product__0_carry_i_4__19_n_0;
  wire tmp_product__0_carry_i_5__19_n_0;
  wire tmp_product__0_carry_i_6__19_n_0;
  wire tmp_product__0_carry_n_0;
  wire tmp_product__0_carry_n_1;
  wire tmp_product__0_carry_n_2;
  wire tmp_product__0_carry_n_3;
  wire [3:1]NLW_p_carry__1_i_1__19_CO_UNCONNECTED;
  wire [3:0]NLW_p_carry__1_i_1__19_O_UNCONNECTED;

  CARRY4 p_carry__1_i_1__19
       (.CI(tmp_product__0_carry__0_n_0),
        .CO({NLW_p_carry__1_i_1__19_CO_UNCONNECTED[3:1],CO}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_p_carry__1_i_1__19_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 tmp_product__0_carry
       (.CI(1'b0),
        .CO({tmp_product__0_carry_n_0,tmp_product__0_carry_n_1,tmp_product__0_carry_n_2,tmp_product__0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({p_carry_i_3__19,1'b0}),
        .O(O),
        .S({tmp_product__0_carry_i_4__19_n_0,tmp_product__0_carry_i_5__19_n_0,tmp_product__0_carry_i_6__19_n_0,p_carry_i_3__19_0}));
  CARRY4 tmp_product__0_carry__0
       (.CI(tmp_product__0_carry_n_0),
        .CO({tmp_product__0_carry__0_n_0,tmp_product__0_carry__0_n_1,tmp_product__0_carry__0_n_2,tmp_product__0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(DI),
        .O(\W1_2_0_int_reg_reg[0] ),
        .S(S));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    tmp_product__0_carry_i_4__19
       (.I0(tmp_product__0_carry_2),
        .I1(tmp_product__0_carry_3),
        .I2(W1_2_0_int_reg[1]),
        .I3(tmp_product__0_carry_4),
        .I4(W1_2_0_int_reg[0]),
        .O(tmp_product__0_carry_i_4__19_n_0));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    tmp_product__0_carry_i_5__19
       (.I0(tmp_product__0_carry_1),
        .I1(tmp_product__0_carry_2),
        .I2(W1_2_0_int_reg[1]),
        .I3(tmp_product__0_carry_3),
        .I4(W1_2_0_int_reg[0]),
        .O(tmp_product__0_carry_i_5__19_n_0));
  LUT5 #(
    .INIT(32'h1FE06060)) 
    tmp_product__0_carry_i_6__19
       (.I0(tmp_product__0_carry_0),
        .I1(tmp_product__0_carry_1),
        .I2(W1_2_0_int_reg[1]),
        .I3(tmp_product__0_carry_2),
        .I4(W1_2_0_int_reg[0]),
        .O(tmp_product__0_carry_i_6__19_n_0));
endmodule

(* ORIG_REF_NAME = "train_step_mul_2s_8s_10_1_1" *) 
module bd_0_hls_inst_0_train_step_mul_2s_8s_10_1_1_87
   (O,
    \W1_4_0_int_reg_reg[0] ,
    CO,
    p_carry_i_3__23,
    p_carry_i_3__23_0,
    DI,
    S,
    tmp_product__0_carry_0,
    tmp_product__0_carry_1,
    W1_4_0_int_reg,
    tmp_product__0_carry_2,
    tmp_product__0_carry_3,
    tmp_product__0_carry_4);
  output [3:0]O;
  output [3:0]\W1_4_0_int_reg_reg[0] ;
  output [0:0]CO;
  input [2:0]p_carry_i_3__23;
  input [0:0]p_carry_i_3__23_0;
  input [3:0]DI;
  input [3:0]S;
  input tmp_product__0_carry_0;
  input tmp_product__0_carry_1;
  input [1:0]W1_4_0_int_reg;
  input tmp_product__0_carry_2;
  input tmp_product__0_carry_3;
  input tmp_product__0_carry_4;

  wire [0:0]CO;
  wire [3:0]DI;
  wire [3:0]O;
  wire [3:0]S;
  wire [1:0]W1_4_0_int_reg;
  wire [3:0]\W1_4_0_int_reg_reg[0] ;
  wire [2:0]p_carry_i_3__23;
  wire [0:0]p_carry_i_3__23_0;
  wire tmp_product__0_carry_0;
  wire tmp_product__0_carry_1;
  wire tmp_product__0_carry_2;
  wire tmp_product__0_carry_3;
  wire tmp_product__0_carry_4;
  wire tmp_product__0_carry__0_n_0;
  wire tmp_product__0_carry__0_n_1;
  wire tmp_product__0_carry__0_n_2;
  wire tmp_product__0_carry__0_n_3;
  wire tmp_product__0_carry_i_4__23_n_0;
  wire tmp_product__0_carry_i_5__23_n_0;
  wire tmp_product__0_carry_i_6__23_n_0;
  wire tmp_product__0_carry_n_0;
  wire tmp_product__0_carry_n_1;
  wire tmp_product__0_carry_n_2;
  wire tmp_product__0_carry_n_3;
  wire [3:1]NLW_p_carry__1_i_1__23_CO_UNCONNECTED;
  wire [3:0]NLW_p_carry__1_i_1__23_O_UNCONNECTED;

  CARRY4 p_carry__1_i_1__23
       (.CI(tmp_product__0_carry__0_n_0),
        .CO({NLW_p_carry__1_i_1__23_CO_UNCONNECTED[3:1],CO}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_p_carry__1_i_1__23_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 tmp_product__0_carry
       (.CI(1'b0),
        .CO({tmp_product__0_carry_n_0,tmp_product__0_carry_n_1,tmp_product__0_carry_n_2,tmp_product__0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({p_carry_i_3__23,1'b0}),
        .O(O),
        .S({tmp_product__0_carry_i_4__23_n_0,tmp_product__0_carry_i_5__23_n_0,tmp_product__0_carry_i_6__23_n_0,p_carry_i_3__23_0}));
  CARRY4 tmp_product__0_carry__0
       (.CI(tmp_product__0_carry_n_0),
        .CO({tmp_product__0_carry__0_n_0,tmp_product__0_carry__0_n_1,tmp_product__0_carry__0_n_2,tmp_product__0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(DI),
        .O(\W1_4_0_int_reg_reg[0] ),
        .S(S));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    tmp_product__0_carry_i_4__23
       (.I0(tmp_product__0_carry_2),
        .I1(tmp_product__0_carry_3),
        .I2(W1_4_0_int_reg[1]),
        .I3(tmp_product__0_carry_4),
        .I4(W1_4_0_int_reg[0]),
        .O(tmp_product__0_carry_i_4__23_n_0));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    tmp_product__0_carry_i_5__23
       (.I0(tmp_product__0_carry_1),
        .I1(tmp_product__0_carry_2),
        .I2(W1_4_0_int_reg[1]),
        .I3(tmp_product__0_carry_3),
        .I4(W1_4_0_int_reg[0]),
        .O(tmp_product__0_carry_i_5__23_n_0));
  LUT5 #(
    .INIT(32'h1FE06060)) 
    tmp_product__0_carry_i_6__23
       (.I0(tmp_product__0_carry_0),
        .I1(tmp_product__0_carry_1),
        .I2(W1_4_0_int_reg[1]),
        .I3(tmp_product__0_carry_2),
        .I4(W1_4_0_int_reg[0]),
        .O(tmp_product__0_carry_i_6__23_n_0));
endmodule

(* ORIG_REF_NAME = "train_step_mul_2s_8s_10_1_1" *) 
module bd_0_hls_inst_0_train_step_mul_2s_8s_10_1_1_88
   (O,
    \W1_6_0_int_reg_reg[0] ,
    CO,
    p_carry_i_3__27,
    p_carry_i_3__27_0,
    DI,
    S,
    tmp_product__0_carry_0,
    tmp_product__0_carry_1,
    W1_6_0_int_reg,
    tmp_product__0_carry_2,
    tmp_product__0_carry_3,
    tmp_product__0_carry_4);
  output [3:0]O;
  output [3:0]\W1_6_0_int_reg_reg[0] ;
  output [0:0]CO;
  input [2:0]p_carry_i_3__27;
  input [0:0]p_carry_i_3__27_0;
  input [3:0]DI;
  input [3:0]S;
  input tmp_product__0_carry_0;
  input tmp_product__0_carry_1;
  input [1:0]W1_6_0_int_reg;
  input tmp_product__0_carry_2;
  input tmp_product__0_carry_3;
  input tmp_product__0_carry_4;

  wire [0:0]CO;
  wire [3:0]DI;
  wire [3:0]O;
  wire [3:0]S;
  wire [1:0]W1_6_0_int_reg;
  wire [3:0]\W1_6_0_int_reg_reg[0] ;
  wire [2:0]p_carry_i_3__27;
  wire [0:0]p_carry_i_3__27_0;
  wire tmp_product__0_carry_0;
  wire tmp_product__0_carry_1;
  wire tmp_product__0_carry_2;
  wire tmp_product__0_carry_3;
  wire tmp_product__0_carry_4;
  wire tmp_product__0_carry__0_n_0;
  wire tmp_product__0_carry__0_n_1;
  wire tmp_product__0_carry__0_n_2;
  wire tmp_product__0_carry__0_n_3;
  wire tmp_product__0_carry_i_4__27_n_0;
  wire tmp_product__0_carry_i_5__27_n_0;
  wire tmp_product__0_carry_i_6__27_n_0;
  wire tmp_product__0_carry_n_0;
  wire tmp_product__0_carry_n_1;
  wire tmp_product__0_carry_n_2;
  wire tmp_product__0_carry_n_3;
  wire [3:1]NLW_p_carry__1_i_1__27_CO_UNCONNECTED;
  wire [3:0]NLW_p_carry__1_i_1__27_O_UNCONNECTED;

  CARRY4 p_carry__1_i_1__27
       (.CI(tmp_product__0_carry__0_n_0),
        .CO({NLW_p_carry__1_i_1__27_CO_UNCONNECTED[3:1],CO}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_p_carry__1_i_1__27_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 tmp_product__0_carry
       (.CI(1'b0),
        .CO({tmp_product__0_carry_n_0,tmp_product__0_carry_n_1,tmp_product__0_carry_n_2,tmp_product__0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({p_carry_i_3__27,1'b0}),
        .O(O),
        .S({tmp_product__0_carry_i_4__27_n_0,tmp_product__0_carry_i_5__27_n_0,tmp_product__0_carry_i_6__27_n_0,p_carry_i_3__27_0}));
  CARRY4 tmp_product__0_carry__0
       (.CI(tmp_product__0_carry_n_0),
        .CO({tmp_product__0_carry__0_n_0,tmp_product__0_carry__0_n_1,tmp_product__0_carry__0_n_2,tmp_product__0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(DI),
        .O(\W1_6_0_int_reg_reg[0] ),
        .S(S));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    tmp_product__0_carry_i_4__27
       (.I0(tmp_product__0_carry_2),
        .I1(tmp_product__0_carry_3),
        .I2(W1_6_0_int_reg[1]),
        .I3(tmp_product__0_carry_4),
        .I4(W1_6_0_int_reg[0]),
        .O(tmp_product__0_carry_i_4__27_n_0));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    tmp_product__0_carry_i_5__27
       (.I0(tmp_product__0_carry_1),
        .I1(tmp_product__0_carry_2),
        .I2(W1_6_0_int_reg[1]),
        .I3(tmp_product__0_carry_3),
        .I4(W1_6_0_int_reg[0]),
        .O(tmp_product__0_carry_i_5__27_n_0));
  LUT5 #(
    .INIT(32'h1FE06060)) 
    tmp_product__0_carry_i_6__27
       (.I0(tmp_product__0_carry_0),
        .I1(tmp_product__0_carry_1),
        .I2(W1_6_0_int_reg[1]),
        .I3(tmp_product__0_carry_2),
        .I4(W1_6_0_int_reg[0]),
        .O(tmp_product__0_carry_i_6__27_n_0));
endmodule

(* ORIG_REF_NAME = "train_step_mul_2s_8s_10_1_1" *) 
module bd_0_hls_inst_0_train_step_mul_2s_8s_10_1_1_89
   (O,
    \W1_1_1_int_reg_reg[0] ,
    CO,
    p_carry_i_3__16,
    p_carry_i_3__16_0,
    DI,
    p_carry__0_i_3__16,
    tmp_product__0_carry_0,
    tmp_product__0_carry_1,
    W1_1_1_int_reg,
    tmp_product__0_carry_2,
    tmp_product__0_carry_3,
    tmp_product__0_carry_4);
  output [3:0]O;
  output [3:0]\W1_1_1_int_reg_reg[0] ;
  output [0:0]CO;
  input [2:0]p_carry_i_3__16;
  input [0:0]p_carry_i_3__16_0;
  input [3:0]DI;
  input [3:0]p_carry__0_i_3__16;
  input tmp_product__0_carry_0;
  input tmp_product__0_carry_1;
  input [1:0]W1_1_1_int_reg;
  input tmp_product__0_carry_2;
  input tmp_product__0_carry_3;
  input tmp_product__0_carry_4;

  wire [0:0]CO;
  wire [3:0]DI;
  wire [3:0]O;
  wire [1:0]W1_1_1_int_reg;
  wire [3:0]\W1_1_1_int_reg_reg[0] ;
  wire [3:0]p_carry__0_i_3__16;
  wire [2:0]p_carry_i_3__16;
  wire [0:0]p_carry_i_3__16_0;
  wire tmp_product__0_carry_0;
  wire tmp_product__0_carry_1;
  wire tmp_product__0_carry_2;
  wire tmp_product__0_carry_3;
  wire tmp_product__0_carry_4;
  wire tmp_product__0_carry__0_n_0;
  wire tmp_product__0_carry__0_n_1;
  wire tmp_product__0_carry__0_n_2;
  wire tmp_product__0_carry__0_n_3;
  wire tmp_product__0_carry_i_4__16_n_0;
  wire tmp_product__0_carry_i_5__16_n_0;
  wire tmp_product__0_carry_i_6__16_n_0;
  wire tmp_product__0_carry_n_0;
  wire tmp_product__0_carry_n_1;
  wire tmp_product__0_carry_n_2;
  wire tmp_product__0_carry_n_3;
  wire [3:1]NLW_p_carry__1_i_1__16_CO_UNCONNECTED;
  wire [3:0]NLW_p_carry__1_i_1__16_O_UNCONNECTED;

  CARRY4 p_carry__1_i_1__16
       (.CI(tmp_product__0_carry__0_n_0),
        .CO({NLW_p_carry__1_i_1__16_CO_UNCONNECTED[3:1],CO}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_p_carry__1_i_1__16_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 tmp_product__0_carry
       (.CI(1'b0),
        .CO({tmp_product__0_carry_n_0,tmp_product__0_carry_n_1,tmp_product__0_carry_n_2,tmp_product__0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({p_carry_i_3__16,1'b0}),
        .O(O),
        .S({tmp_product__0_carry_i_4__16_n_0,tmp_product__0_carry_i_5__16_n_0,tmp_product__0_carry_i_6__16_n_0,p_carry_i_3__16_0}));
  CARRY4 tmp_product__0_carry__0
       (.CI(tmp_product__0_carry_n_0),
        .CO({tmp_product__0_carry__0_n_0,tmp_product__0_carry__0_n_1,tmp_product__0_carry__0_n_2,tmp_product__0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(DI),
        .O(\W1_1_1_int_reg_reg[0] ),
        .S(p_carry__0_i_3__16));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    tmp_product__0_carry_i_4__16
       (.I0(tmp_product__0_carry_2),
        .I1(tmp_product__0_carry_3),
        .I2(W1_1_1_int_reg[1]),
        .I3(tmp_product__0_carry_4),
        .I4(W1_1_1_int_reg[0]),
        .O(tmp_product__0_carry_i_4__16_n_0));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    tmp_product__0_carry_i_5__16
       (.I0(tmp_product__0_carry_1),
        .I1(tmp_product__0_carry_2),
        .I2(W1_1_1_int_reg[1]),
        .I3(tmp_product__0_carry_3),
        .I4(W1_1_1_int_reg[0]),
        .O(tmp_product__0_carry_i_5__16_n_0));
  LUT5 #(
    .INIT(32'h1FE06060)) 
    tmp_product__0_carry_i_6__16
       (.I0(tmp_product__0_carry_0),
        .I1(tmp_product__0_carry_1),
        .I2(W1_1_1_int_reg[1]),
        .I3(tmp_product__0_carry_2),
        .I4(W1_1_1_int_reg[0]),
        .O(tmp_product__0_carry_i_6__16_n_0));
endmodule

(* ORIG_REF_NAME = "train_step_mul_2s_8s_10_1_1" *) 
module bd_0_hls_inst_0_train_step_mul_2s_8s_10_1_1_90
   (O,
    \W1_2_1_int_reg_reg[0] ,
    CO,
    p_carry_i_3__20,
    p_carry_i_3__20_0,
    DI,
    p_carry__0_i_3__20,
    tmp_product__0_carry_0,
    tmp_product__0_carry_1,
    W1_2_1_int_reg,
    tmp_product__0_carry_2,
    tmp_product__0_carry_3,
    tmp_product__0_carry_4);
  output [3:0]O;
  output [3:0]\W1_2_1_int_reg_reg[0] ;
  output [0:0]CO;
  input [2:0]p_carry_i_3__20;
  input [0:0]p_carry_i_3__20_0;
  input [3:0]DI;
  input [3:0]p_carry__0_i_3__20;
  input tmp_product__0_carry_0;
  input tmp_product__0_carry_1;
  input [1:0]W1_2_1_int_reg;
  input tmp_product__0_carry_2;
  input tmp_product__0_carry_3;
  input tmp_product__0_carry_4;

  wire [0:0]CO;
  wire [3:0]DI;
  wire [3:0]O;
  wire [1:0]W1_2_1_int_reg;
  wire [3:0]\W1_2_1_int_reg_reg[0] ;
  wire [3:0]p_carry__0_i_3__20;
  wire [2:0]p_carry_i_3__20;
  wire [0:0]p_carry_i_3__20_0;
  wire tmp_product__0_carry_0;
  wire tmp_product__0_carry_1;
  wire tmp_product__0_carry_2;
  wire tmp_product__0_carry_3;
  wire tmp_product__0_carry_4;
  wire tmp_product__0_carry__0_n_0;
  wire tmp_product__0_carry__0_n_1;
  wire tmp_product__0_carry__0_n_2;
  wire tmp_product__0_carry__0_n_3;
  wire tmp_product__0_carry_i_4__20_n_0;
  wire tmp_product__0_carry_i_5__20_n_0;
  wire tmp_product__0_carry_i_6__20_n_0;
  wire tmp_product__0_carry_n_0;
  wire tmp_product__0_carry_n_1;
  wire tmp_product__0_carry_n_2;
  wire tmp_product__0_carry_n_3;
  wire [3:1]NLW_p_carry__1_i_1__20_CO_UNCONNECTED;
  wire [3:0]NLW_p_carry__1_i_1__20_O_UNCONNECTED;

  CARRY4 p_carry__1_i_1__20
       (.CI(tmp_product__0_carry__0_n_0),
        .CO({NLW_p_carry__1_i_1__20_CO_UNCONNECTED[3:1],CO}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_p_carry__1_i_1__20_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 tmp_product__0_carry
       (.CI(1'b0),
        .CO({tmp_product__0_carry_n_0,tmp_product__0_carry_n_1,tmp_product__0_carry_n_2,tmp_product__0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({p_carry_i_3__20,1'b0}),
        .O(O),
        .S({tmp_product__0_carry_i_4__20_n_0,tmp_product__0_carry_i_5__20_n_0,tmp_product__0_carry_i_6__20_n_0,p_carry_i_3__20_0}));
  CARRY4 tmp_product__0_carry__0
       (.CI(tmp_product__0_carry_n_0),
        .CO({tmp_product__0_carry__0_n_0,tmp_product__0_carry__0_n_1,tmp_product__0_carry__0_n_2,tmp_product__0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(DI),
        .O(\W1_2_1_int_reg_reg[0] ),
        .S(p_carry__0_i_3__20));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    tmp_product__0_carry_i_4__20
       (.I0(tmp_product__0_carry_2),
        .I1(tmp_product__0_carry_3),
        .I2(W1_2_1_int_reg[1]),
        .I3(tmp_product__0_carry_4),
        .I4(W1_2_1_int_reg[0]),
        .O(tmp_product__0_carry_i_4__20_n_0));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    tmp_product__0_carry_i_5__20
       (.I0(tmp_product__0_carry_1),
        .I1(tmp_product__0_carry_2),
        .I2(W1_2_1_int_reg[1]),
        .I3(tmp_product__0_carry_3),
        .I4(W1_2_1_int_reg[0]),
        .O(tmp_product__0_carry_i_5__20_n_0));
  LUT5 #(
    .INIT(32'h1FE06060)) 
    tmp_product__0_carry_i_6__20
       (.I0(tmp_product__0_carry_0),
        .I1(tmp_product__0_carry_1),
        .I2(W1_2_1_int_reg[1]),
        .I3(tmp_product__0_carry_2),
        .I4(W1_2_1_int_reg[0]),
        .O(tmp_product__0_carry_i_6__20_n_0));
endmodule

(* ORIG_REF_NAME = "train_step_mul_2s_8s_10_1_1" *) 
module bd_0_hls_inst_0_train_step_mul_2s_8s_10_1_1_91
   (O,
    \W1_4_1_int_reg_reg[0] ,
    CO,
    p_carry_i_3__24,
    p_carry_i_3__24_0,
    DI,
    p_carry__0_i_3__24,
    tmp_product__0_carry_0,
    tmp_product__0_carry_1,
    W1_4_1_int_reg,
    tmp_product__0_carry_2,
    tmp_product__0_carry_3,
    tmp_product__0_carry_4);
  output [3:0]O;
  output [3:0]\W1_4_1_int_reg_reg[0] ;
  output [0:0]CO;
  input [2:0]p_carry_i_3__24;
  input [0:0]p_carry_i_3__24_0;
  input [3:0]DI;
  input [3:0]p_carry__0_i_3__24;
  input tmp_product__0_carry_0;
  input tmp_product__0_carry_1;
  input [1:0]W1_4_1_int_reg;
  input tmp_product__0_carry_2;
  input tmp_product__0_carry_3;
  input tmp_product__0_carry_4;

  wire [0:0]CO;
  wire [3:0]DI;
  wire [3:0]O;
  wire [1:0]W1_4_1_int_reg;
  wire [3:0]\W1_4_1_int_reg_reg[0] ;
  wire [3:0]p_carry__0_i_3__24;
  wire [2:0]p_carry_i_3__24;
  wire [0:0]p_carry_i_3__24_0;
  wire tmp_product__0_carry_0;
  wire tmp_product__0_carry_1;
  wire tmp_product__0_carry_2;
  wire tmp_product__0_carry_3;
  wire tmp_product__0_carry_4;
  wire tmp_product__0_carry__0_n_0;
  wire tmp_product__0_carry__0_n_1;
  wire tmp_product__0_carry__0_n_2;
  wire tmp_product__0_carry__0_n_3;
  wire tmp_product__0_carry_i_4__24_n_0;
  wire tmp_product__0_carry_i_5__24_n_0;
  wire tmp_product__0_carry_i_6__24_n_0;
  wire tmp_product__0_carry_n_0;
  wire tmp_product__0_carry_n_1;
  wire tmp_product__0_carry_n_2;
  wire tmp_product__0_carry_n_3;
  wire [3:1]NLW_p_carry__1_i_1__24_CO_UNCONNECTED;
  wire [3:0]NLW_p_carry__1_i_1__24_O_UNCONNECTED;

  CARRY4 p_carry__1_i_1__24
       (.CI(tmp_product__0_carry__0_n_0),
        .CO({NLW_p_carry__1_i_1__24_CO_UNCONNECTED[3:1],CO}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_p_carry__1_i_1__24_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 tmp_product__0_carry
       (.CI(1'b0),
        .CO({tmp_product__0_carry_n_0,tmp_product__0_carry_n_1,tmp_product__0_carry_n_2,tmp_product__0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({p_carry_i_3__24,1'b0}),
        .O(O),
        .S({tmp_product__0_carry_i_4__24_n_0,tmp_product__0_carry_i_5__24_n_0,tmp_product__0_carry_i_6__24_n_0,p_carry_i_3__24_0}));
  CARRY4 tmp_product__0_carry__0
       (.CI(tmp_product__0_carry_n_0),
        .CO({tmp_product__0_carry__0_n_0,tmp_product__0_carry__0_n_1,tmp_product__0_carry__0_n_2,tmp_product__0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(DI),
        .O(\W1_4_1_int_reg_reg[0] ),
        .S(p_carry__0_i_3__24));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    tmp_product__0_carry_i_4__24
       (.I0(tmp_product__0_carry_2),
        .I1(tmp_product__0_carry_3),
        .I2(W1_4_1_int_reg[1]),
        .I3(tmp_product__0_carry_4),
        .I4(W1_4_1_int_reg[0]),
        .O(tmp_product__0_carry_i_4__24_n_0));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    tmp_product__0_carry_i_5__24
       (.I0(tmp_product__0_carry_1),
        .I1(tmp_product__0_carry_2),
        .I2(W1_4_1_int_reg[1]),
        .I3(tmp_product__0_carry_3),
        .I4(W1_4_1_int_reg[0]),
        .O(tmp_product__0_carry_i_5__24_n_0));
  LUT5 #(
    .INIT(32'h1FE06060)) 
    tmp_product__0_carry_i_6__24
       (.I0(tmp_product__0_carry_0),
        .I1(tmp_product__0_carry_1),
        .I2(W1_4_1_int_reg[1]),
        .I3(tmp_product__0_carry_2),
        .I4(W1_4_1_int_reg[0]),
        .O(tmp_product__0_carry_i_6__24_n_0));
endmodule

(* ORIG_REF_NAME = "train_step_mul_2s_8s_10_1_1" *) 
module bd_0_hls_inst_0_train_step_mul_2s_8s_10_1_1_92
   (O,
    \W1_6_1_int_reg_reg[0] ,
    CO,
    p_carry_i_3__28,
    p_carry_i_3__28_0,
    DI,
    p_carry__0_i_3__28,
    tmp_product__0_carry_0,
    tmp_product__0_carry_1,
    W1_6_1_int_reg,
    tmp_product__0_carry_2,
    tmp_product__0_carry_3,
    tmp_product__0_carry_4);
  output [3:0]O;
  output [3:0]\W1_6_1_int_reg_reg[0] ;
  output [0:0]CO;
  input [2:0]p_carry_i_3__28;
  input [0:0]p_carry_i_3__28_0;
  input [3:0]DI;
  input [3:0]p_carry__0_i_3__28;
  input tmp_product__0_carry_0;
  input tmp_product__0_carry_1;
  input [1:0]W1_6_1_int_reg;
  input tmp_product__0_carry_2;
  input tmp_product__0_carry_3;
  input tmp_product__0_carry_4;

  wire [0:0]CO;
  wire [3:0]DI;
  wire [3:0]O;
  wire [1:0]W1_6_1_int_reg;
  wire [3:0]\W1_6_1_int_reg_reg[0] ;
  wire [3:0]p_carry__0_i_3__28;
  wire [2:0]p_carry_i_3__28;
  wire [0:0]p_carry_i_3__28_0;
  wire tmp_product__0_carry_0;
  wire tmp_product__0_carry_1;
  wire tmp_product__0_carry_2;
  wire tmp_product__0_carry_3;
  wire tmp_product__0_carry_4;
  wire tmp_product__0_carry__0_n_0;
  wire tmp_product__0_carry__0_n_1;
  wire tmp_product__0_carry__0_n_2;
  wire tmp_product__0_carry__0_n_3;
  wire tmp_product__0_carry_i_4__28_n_0;
  wire tmp_product__0_carry_i_5__28_n_0;
  wire tmp_product__0_carry_i_6__28_n_0;
  wire tmp_product__0_carry_n_0;
  wire tmp_product__0_carry_n_1;
  wire tmp_product__0_carry_n_2;
  wire tmp_product__0_carry_n_3;
  wire [3:1]NLW_p_carry__1_i_1__28_CO_UNCONNECTED;
  wire [3:0]NLW_p_carry__1_i_1__28_O_UNCONNECTED;

  CARRY4 p_carry__1_i_1__28
       (.CI(tmp_product__0_carry__0_n_0),
        .CO({NLW_p_carry__1_i_1__28_CO_UNCONNECTED[3:1],CO}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_p_carry__1_i_1__28_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 tmp_product__0_carry
       (.CI(1'b0),
        .CO({tmp_product__0_carry_n_0,tmp_product__0_carry_n_1,tmp_product__0_carry_n_2,tmp_product__0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({p_carry_i_3__28,1'b0}),
        .O(O),
        .S({tmp_product__0_carry_i_4__28_n_0,tmp_product__0_carry_i_5__28_n_0,tmp_product__0_carry_i_6__28_n_0,p_carry_i_3__28_0}));
  CARRY4 tmp_product__0_carry__0
       (.CI(tmp_product__0_carry_n_0),
        .CO({tmp_product__0_carry__0_n_0,tmp_product__0_carry__0_n_1,tmp_product__0_carry__0_n_2,tmp_product__0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(DI),
        .O(\W1_6_1_int_reg_reg[0] ),
        .S(p_carry__0_i_3__28));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    tmp_product__0_carry_i_4__28
       (.I0(tmp_product__0_carry_2),
        .I1(tmp_product__0_carry_3),
        .I2(W1_6_1_int_reg[1]),
        .I3(tmp_product__0_carry_4),
        .I4(W1_6_1_int_reg[0]),
        .O(tmp_product__0_carry_i_4__28_n_0));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    tmp_product__0_carry_i_5__28
       (.I0(tmp_product__0_carry_1),
        .I1(tmp_product__0_carry_2),
        .I2(W1_6_1_int_reg[1]),
        .I3(tmp_product__0_carry_3),
        .I4(W1_6_1_int_reg[0]),
        .O(tmp_product__0_carry_i_5__28_n_0));
  LUT5 #(
    .INIT(32'h1FE06060)) 
    tmp_product__0_carry_i_6__28
       (.I0(tmp_product__0_carry_0),
        .I1(tmp_product__0_carry_1),
        .I2(W1_6_1_int_reg[1]),
        .I3(tmp_product__0_carry_2),
        .I4(W1_6_1_int_reg[0]),
        .O(tmp_product__0_carry_i_6__28_n_0));
endmodule

(* ORIG_REF_NAME = "train_step_mul_2s_8s_10_1_1" *) 
module bd_0_hls_inst_0_train_step_mul_2s_8s_10_1_1_93
   (O,
    \W1_1_2_int_reg_reg[0] ,
    CO,
    p_carry_i_3__17,
    p_carry_i_3__17_0,
    DI,
    p_carry__0_i_3__17,
    tmp_product__0_carry_0,
    tmp_product__0_carry_1,
    W1_1_2_int_reg,
    tmp_product__0_carry_2,
    tmp_product__0_carry_3,
    tmp_product__0_carry_4);
  output [3:0]O;
  output [3:0]\W1_1_2_int_reg_reg[0] ;
  output [0:0]CO;
  input [2:0]p_carry_i_3__17;
  input [0:0]p_carry_i_3__17_0;
  input [3:0]DI;
  input [3:0]p_carry__0_i_3__17;
  input tmp_product__0_carry_0;
  input tmp_product__0_carry_1;
  input [1:0]W1_1_2_int_reg;
  input tmp_product__0_carry_2;
  input tmp_product__0_carry_3;
  input tmp_product__0_carry_4;

  wire [0:0]CO;
  wire [3:0]DI;
  wire [3:0]O;
  wire [1:0]W1_1_2_int_reg;
  wire [3:0]\W1_1_2_int_reg_reg[0] ;
  wire [3:0]p_carry__0_i_3__17;
  wire [2:0]p_carry_i_3__17;
  wire [0:0]p_carry_i_3__17_0;
  wire tmp_product__0_carry_0;
  wire tmp_product__0_carry_1;
  wire tmp_product__0_carry_2;
  wire tmp_product__0_carry_3;
  wire tmp_product__0_carry_4;
  wire tmp_product__0_carry__0_n_0;
  wire tmp_product__0_carry__0_n_1;
  wire tmp_product__0_carry__0_n_2;
  wire tmp_product__0_carry__0_n_3;
  wire tmp_product__0_carry_i_4__17_n_0;
  wire tmp_product__0_carry_i_5__17_n_0;
  wire tmp_product__0_carry_i_6__17_n_0;
  wire tmp_product__0_carry_n_0;
  wire tmp_product__0_carry_n_1;
  wire tmp_product__0_carry_n_2;
  wire tmp_product__0_carry_n_3;
  wire [3:1]NLW_p_carry__1_i_1__17_CO_UNCONNECTED;
  wire [3:0]NLW_p_carry__1_i_1__17_O_UNCONNECTED;

  CARRY4 p_carry__1_i_1__17
       (.CI(tmp_product__0_carry__0_n_0),
        .CO({NLW_p_carry__1_i_1__17_CO_UNCONNECTED[3:1],CO}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_p_carry__1_i_1__17_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 tmp_product__0_carry
       (.CI(1'b0),
        .CO({tmp_product__0_carry_n_0,tmp_product__0_carry_n_1,tmp_product__0_carry_n_2,tmp_product__0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({p_carry_i_3__17,1'b0}),
        .O(O),
        .S({tmp_product__0_carry_i_4__17_n_0,tmp_product__0_carry_i_5__17_n_0,tmp_product__0_carry_i_6__17_n_0,p_carry_i_3__17_0}));
  CARRY4 tmp_product__0_carry__0
       (.CI(tmp_product__0_carry_n_0),
        .CO({tmp_product__0_carry__0_n_0,tmp_product__0_carry__0_n_1,tmp_product__0_carry__0_n_2,tmp_product__0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(DI),
        .O(\W1_1_2_int_reg_reg[0] ),
        .S(p_carry__0_i_3__17));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    tmp_product__0_carry_i_4__17
       (.I0(tmp_product__0_carry_2),
        .I1(tmp_product__0_carry_3),
        .I2(W1_1_2_int_reg[1]),
        .I3(tmp_product__0_carry_4),
        .I4(W1_1_2_int_reg[0]),
        .O(tmp_product__0_carry_i_4__17_n_0));
  LUT5 #(
    .INIT(32'h8C733F3F)) 
    tmp_product__0_carry_i_5__17
       (.I0(tmp_product__0_carry_1),
        .I1(tmp_product__0_carry_2),
        .I2(W1_1_2_int_reg[1]),
        .I3(tmp_product__0_carry_3),
        .I4(W1_1_2_int_reg[0]),
        .O(tmp_product__0_carry_i_5__17_n_0));
  LUT5 #(
    .INIT(32'h1FE06060)) 
    tmp_product__0_carry_i_6__17
       (.I0(tmp_product__0_carry_0),
        .I1(tmp_product__0_carry_1),
        .I2(W1_1_2_int_reg[1]),
        .I3(tmp_product__0_carry_2),
        .I4(W1_1_2_int_reg[0]),
        .O(tmp_product__0_carry_i_6__17_n_0));
endmodule

(* ORIG_REF_NAME = "train_step_mul_32ns_34ns_42_2_1" *) 
module bd_0_hls_inst_0_train_step_mul_32ns_34ns_42_2_1
   (buff0_reg__0_0,
    Q,
    ap_clk,
    sub_ln145_fu_640_p2,
    tmp_product__0_0);
  output [3:0]buff0_reg__0_0;
  input [0:0]Q;
  input ap_clk;
  input [30:0]sub_ln145_fu_640_p2;
  input [0:0]tmp_product__0_0;

  wire [0:0]Q;
  wire ap_clk;
  wire \buff0_reg[16]__0_n_0 ;
  wire [3:0]buff0_reg__0_0;
  wire buff0_reg__0_n_100;
  wire buff0_reg__0_n_101;
  wire buff0_reg__0_n_102;
  wire buff0_reg__0_n_103;
  wire buff0_reg__0_n_104;
  wire buff0_reg__0_n_105;
  wire buff0_reg__0_n_58;
  wire buff0_reg__0_n_59;
  wire buff0_reg__0_n_60;
  wire buff0_reg__0_n_61;
  wire buff0_reg__0_n_62;
  wire buff0_reg__0_n_63;
  wire buff0_reg__0_n_64;
  wire buff0_reg__0_n_65;
  wire buff0_reg__0_n_66;
  wire buff0_reg__0_n_67;
  wire buff0_reg__0_n_68;
  wire buff0_reg__0_n_69;
  wire buff0_reg__0_n_70;
  wire buff0_reg__0_n_71;
  wire buff0_reg__0_n_72;
  wire buff0_reg__0_n_73;
  wire buff0_reg__0_n_74;
  wire buff0_reg__0_n_75;
  wire buff0_reg__0_n_76;
  wire buff0_reg__0_n_77;
  wire buff0_reg__0_n_78;
  wire buff0_reg__0_n_79;
  wire buff0_reg__0_n_80;
  wire buff0_reg__0_n_81;
  wire buff0_reg__0_n_82;
  wire buff0_reg__0_n_83;
  wire buff0_reg__0_n_84;
  wire buff0_reg__0_n_85;
  wire buff0_reg__0_n_86;
  wire buff0_reg__0_n_87;
  wire buff0_reg__0_n_88;
  wire buff0_reg__0_n_89;
  wire buff0_reg__0_n_90;
  wire buff0_reg__0_n_91;
  wire buff0_reg__0_n_92;
  wire buff0_reg__0_n_93;
  wire buff0_reg__0_n_94;
  wire buff0_reg__0_n_95;
  wire buff0_reg__0_n_96;
  wire buff0_reg__0_n_97;
  wire buff0_reg__0_n_98;
  wire buff0_reg__0_n_99;
  wire \buff0_reg_n_0_[0] ;
  wire \buff0_reg_n_0_[10] ;
  wire \buff0_reg_n_0_[11] ;
  wire \buff0_reg_n_0_[12] ;
  wire \buff0_reg_n_0_[13] ;
  wire \buff0_reg_n_0_[14] ;
  wire \buff0_reg_n_0_[15] ;
  wire \buff0_reg_n_0_[16] ;
  wire \buff0_reg_n_0_[1] ;
  wire \buff0_reg_n_0_[2] ;
  wire \buff0_reg_n_0_[3] ;
  wire \buff0_reg_n_0_[4] ;
  wire \buff0_reg_n_0_[5] ;
  wire \buff0_reg_n_0_[6] ;
  wire \buff0_reg_n_0_[7] ;
  wire \buff0_reg_n_0_[8] ;
  wire \buff0_reg_n_0_[9] ;
  wire buff0_reg_n_100;
  wire buff0_reg_n_101;
  wire buff0_reg_n_102;
  wire buff0_reg_n_103;
  wire buff0_reg_n_104;
  wire buff0_reg_n_105;
  wire buff0_reg_n_58;
  wire buff0_reg_n_59;
  wire buff0_reg_n_60;
  wire buff0_reg_n_61;
  wire buff0_reg_n_62;
  wire buff0_reg_n_63;
  wire buff0_reg_n_64;
  wire buff0_reg_n_65;
  wire buff0_reg_n_66;
  wire buff0_reg_n_67;
  wire buff0_reg_n_68;
  wire buff0_reg_n_69;
  wire buff0_reg_n_70;
  wire buff0_reg_n_71;
  wire buff0_reg_n_72;
  wire buff0_reg_n_73;
  wire buff0_reg_n_74;
  wire buff0_reg_n_75;
  wire buff0_reg_n_76;
  wire buff0_reg_n_77;
  wire buff0_reg_n_78;
  wire buff0_reg_n_79;
  wire buff0_reg_n_80;
  wire buff0_reg_n_81;
  wire buff0_reg_n_82;
  wire buff0_reg_n_83;
  wire buff0_reg_n_84;
  wire buff0_reg_n_85;
  wire buff0_reg_n_86;
  wire buff0_reg_n_87;
  wire buff0_reg_n_88;
  wire buff0_reg_n_89;
  wire buff0_reg_n_90;
  wire buff0_reg_n_91;
  wire buff0_reg_n_92;
  wire buff0_reg_n_93;
  wire buff0_reg_n_94;
  wire buff0_reg_n_95;
  wire buff0_reg_n_96;
  wire buff0_reg_n_97;
  wire buff0_reg_n_98;
  wire buff0_reg_n_99;
  wire [30:0]sub_ln145_fu_640_p2;
  wire [0:0]tmp_product__0_0;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_58;
  wire tmp_product__0_n_59;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire \trunc_ln1_reg_1021[1]_i_10_n_0 ;
  wire \trunc_ln1_reg_1021[1]_i_11_n_0 ;
  wire \trunc_ln1_reg_1021[1]_i_13_n_0 ;
  wire \trunc_ln1_reg_1021[1]_i_14_n_0 ;
  wire \trunc_ln1_reg_1021[1]_i_15_n_0 ;
  wire \trunc_ln1_reg_1021[1]_i_16_n_0 ;
  wire \trunc_ln1_reg_1021[1]_i_18_n_0 ;
  wire \trunc_ln1_reg_1021[1]_i_19_n_0 ;
  wire \trunc_ln1_reg_1021[1]_i_20_n_0 ;
  wire \trunc_ln1_reg_1021[1]_i_21_n_0 ;
  wire \trunc_ln1_reg_1021[1]_i_23_n_0 ;
  wire \trunc_ln1_reg_1021[1]_i_24_n_0 ;
  wire \trunc_ln1_reg_1021[1]_i_25_n_0 ;
  wire \trunc_ln1_reg_1021[1]_i_26_n_0 ;
  wire \trunc_ln1_reg_1021[1]_i_27_n_0 ;
  wire \trunc_ln1_reg_1021[1]_i_28_n_0 ;
  wire \trunc_ln1_reg_1021[1]_i_29_n_0 ;
  wire \trunc_ln1_reg_1021[1]_i_3_n_0 ;
  wire \trunc_ln1_reg_1021[1]_i_4_n_0 ;
  wire \trunc_ln1_reg_1021[1]_i_5_n_0 ;
  wire \trunc_ln1_reg_1021[1]_i_6_n_0 ;
  wire \trunc_ln1_reg_1021[1]_i_8_n_0 ;
  wire \trunc_ln1_reg_1021[1]_i_9_n_0 ;
  wire \trunc_ln1_reg_1021[3]_i_2_n_0 ;
  wire \trunc_ln1_reg_1021[3]_i_3_n_0 ;
  wire \trunc_ln1_reg_1021_reg[1]_i_12_n_0 ;
  wire \trunc_ln1_reg_1021_reg[1]_i_12_n_1 ;
  wire \trunc_ln1_reg_1021_reg[1]_i_12_n_2 ;
  wire \trunc_ln1_reg_1021_reg[1]_i_12_n_3 ;
  wire \trunc_ln1_reg_1021_reg[1]_i_17_n_0 ;
  wire \trunc_ln1_reg_1021_reg[1]_i_17_n_1 ;
  wire \trunc_ln1_reg_1021_reg[1]_i_17_n_2 ;
  wire \trunc_ln1_reg_1021_reg[1]_i_17_n_3 ;
  wire \trunc_ln1_reg_1021_reg[1]_i_1_n_0 ;
  wire \trunc_ln1_reg_1021_reg[1]_i_1_n_1 ;
  wire \trunc_ln1_reg_1021_reg[1]_i_1_n_2 ;
  wire \trunc_ln1_reg_1021_reg[1]_i_1_n_3 ;
  wire \trunc_ln1_reg_1021_reg[1]_i_22_n_0 ;
  wire \trunc_ln1_reg_1021_reg[1]_i_22_n_1 ;
  wire \trunc_ln1_reg_1021_reg[1]_i_22_n_2 ;
  wire \trunc_ln1_reg_1021_reg[1]_i_22_n_3 ;
  wire \trunc_ln1_reg_1021_reg[1]_i_2_n_0 ;
  wire \trunc_ln1_reg_1021_reg[1]_i_2_n_1 ;
  wire \trunc_ln1_reg_1021_reg[1]_i_2_n_2 ;
  wire \trunc_ln1_reg_1021_reg[1]_i_2_n_3 ;
  wire \trunc_ln1_reg_1021_reg[1]_i_7_n_0 ;
  wire \trunc_ln1_reg_1021_reg[1]_i_7_n_1 ;
  wire \trunc_ln1_reg_1021_reg[1]_i_7_n_2 ;
  wire \trunc_ln1_reg_1021_reg[1]_i_7_n_3 ;
  wire \trunc_ln1_reg_1021_reg[3]_i_1_n_3 ;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff0_reg_PCOUT_UNCONNECTED;
  wire NLW_buff0_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff0_reg__0_PCOUT_UNCONNECTED;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;
  wire [1:0]\NLW_trunc_ln1_reg_1021_reg[1]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_trunc_ln1_reg_1021_reg[1]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_trunc_ln1_reg_1021_reg[1]_i_17_O_UNCONNECTED ;
  wire [3:0]\NLW_trunc_ln1_reg_1021_reg[1]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_trunc_ln1_reg_1021_reg[1]_i_22_O_UNCONNECTED ;
  wire [3:0]\NLW_trunc_ln1_reg_1021_reg[1]_i_7_O_UNCONNECTED ;
  wire [3:1]\NLW_trunc_ln1_reg_1021_reg[3]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_trunc_ln1_reg_1021_reg[3]_i_1_O_UNCONNECTED ;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 16x17 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,sub_ln145_fu_640_p2[30:16]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P({buff0_reg_n_58,buff0_reg_n_59,buff0_reg_n_60,buff0_reg_n_61,buff0_reg_n_62,buff0_reg_n_63,buff0_reg_n_64,buff0_reg_n_65,buff0_reg_n_66,buff0_reg_n_67,buff0_reg_n_68,buff0_reg_n_69,buff0_reg_n_70,buff0_reg_n_71,buff0_reg_n_72,buff0_reg_n_73,buff0_reg_n_74,buff0_reg_n_75,buff0_reg_n_76,buff0_reg_n_77,buff0_reg_n_78,buff0_reg_n_79,buff0_reg_n_80,buff0_reg_n_81,buff0_reg_n_82,buff0_reg_n_83,buff0_reg_n_84,buff0_reg_n_85,buff0_reg_n_86,buff0_reg_n_87,buff0_reg_n_88,buff0_reg_n_89,buff0_reg_n_90,buff0_reg_n_91,buff0_reg_n_92,buff0_reg_n_93,buff0_reg_n_94,buff0_reg_n_95,buff0_reg_n_96,buff0_reg_n_97,buff0_reg_n_98,buff0_reg_n_99,buff0_reg_n_100,buff0_reg_n_101,buff0_reg_n_102,buff0_reg_n_103,buff0_reg_n_104,buff0_reg_n_105}),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .PCOUT(NLW_buff0_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff0_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_105),
        .Q(\buff0_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \buff0_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_95),
        .Q(\buff0_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \buff0_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_94),
        .Q(\buff0_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \buff0_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_93),
        .Q(\buff0_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \buff0_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_92),
        .Q(\buff0_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \buff0_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_91),
        .Q(\buff0_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \buff0_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_90),
        .Q(\buff0_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \buff0_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_89),
        .Q(\buff0_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \buff0_reg[16]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_89),
        .Q(\buff0_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \buff0_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_104),
        .Q(\buff0_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \buff0_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_103),
        .Q(\buff0_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \buff0_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_102),
        .Q(\buff0_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \buff0_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_101),
        .Q(\buff0_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \buff0_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_100),
        .Q(\buff0_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \buff0_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_99),
        .Q(\buff0_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \buff0_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_98),
        .Q(\buff0_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \buff0_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_97),
        .Q(\buff0_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \buff0_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_96),
        .Q(\buff0_reg_n_0_[9] ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x17 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,sub_ln145_fu_640_p2[15:0],tmp_product__0_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg__0_OVERFLOW_UNCONNECTED),
        .P({buff0_reg__0_n_58,buff0_reg__0_n_59,buff0_reg__0_n_60,buff0_reg__0_n_61,buff0_reg__0_n_62,buff0_reg__0_n_63,buff0_reg__0_n_64,buff0_reg__0_n_65,buff0_reg__0_n_66,buff0_reg__0_n_67,buff0_reg__0_n_68,buff0_reg__0_n_69,buff0_reg__0_n_70,buff0_reg__0_n_71,buff0_reg__0_n_72,buff0_reg__0_n_73,buff0_reg__0_n_74,buff0_reg__0_n_75,buff0_reg__0_n_76,buff0_reg__0_n_77,buff0_reg__0_n_78,buff0_reg__0_n_79,buff0_reg__0_n_80,buff0_reg__0_n_81,buff0_reg__0_n_82,buff0_reg__0_n_83,buff0_reg__0_n_84,buff0_reg__0_n_85,buff0_reg__0_n_86,buff0_reg__0_n_87,buff0_reg__0_n_88,buff0_reg__0_n_89,buff0_reg__0_n_90,buff0_reg__0_n_91,buff0_reg__0_n_92,buff0_reg__0_n_93,buff0_reg__0_n_94,buff0_reg__0_n_95,buff0_reg__0_n_96,buff0_reg__0_n_97,buff0_reg__0_n_98,buff0_reg__0_n_99,buff0_reg__0_n_100,buff0_reg__0_n_101,buff0_reg__0_n_102,buff0_reg__0_n_103,buff0_reg__0_n_104,buff0_reg__0_n_105}),
        .PATTERNBDETECT(NLW_buff0_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_buff0_reg__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 16x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,sub_ln145_fu_640_p2[30:16]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0,1'b0,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,sub_ln145_fu_640_p2[15:0],tmp_product__0_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0,1'b0,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_58,tmp_product__0_n_59,tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_1021[1]_i_10 
       (.I0(buff0_reg__0_n_89),
        .I1(\buff0_reg_n_0_[16] ),
        .O(\trunc_ln1_reg_1021[1]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_1021[1]_i_11 
       (.I0(buff0_reg__0_n_90),
        .I1(\buff0_reg_n_0_[15] ),
        .O(\trunc_ln1_reg_1021[1]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_1021[1]_i_13 
       (.I0(buff0_reg__0_n_91),
        .I1(\buff0_reg_n_0_[14] ),
        .O(\trunc_ln1_reg_1021[1]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_1021[1]_i_14 
       (.I0(buff0_reg__0_n_92),
        .I1(\buff0_reg_n_0_[13] ),
        .O(\trunc_ln1_reg_1021[1]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_1021[1]_i_15 
       (.I0(buff0_reg__0_n_93),
        .I1(\buff0_reg_n_0_[12] ),
        .O(\trunc_ln1_reg_1021[1]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_1021[1]_i_16 
       (.I0(buff0_reg__0_n_94),
        .I1(\buff0_reg_n_0_[11] ),
        .O(\trunc_ln1_reg_1021[1]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_1021[1]_i_18 
       (.I0(buff0_reg__0_n_95),
        .I1(\buff0_reg_n_0_[10] ),
        .O(\trunc_ln1_reg_1021[1]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_1021[1]_i_19 
       (.I0(buff0_reg__0_n_96),
        .I1(\buff0_reg_n_0_[9] ),
        .O(\trunc_ln1_reg_1021[1]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_1021[1]_i_20 
       (.I0(buff0_reg__0_n_97),
        .I1(\buff0_reg_n_0_[8] ),
        .O(\trunc_ln1_reg_1021[1]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_1021[1]_i_21 
       (.I0(buff0_reg__0_n_98),
        .I1(\buff0_reg_n_0_[7] ),
        .O(\trunc_ln1_reg_1021[1]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_1021[1]_i_23 
       (.I0(buff0_reg__0_n_99),
        .I1(\buff0_reg_n_0_[6] ),
        .O(\trunc_ln1_reg_1021[1]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_1021[1]_i_24 
       (.I0(buff0_reg__0_n_100),
        .I1(\buff0_reg_n_0_[5] ),
        .O(\trunc_ln1_reg_1021[1]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_1021[1]_i_25 
       (.I0(buff0_reg__0_n_101),
        .I1(\buff0_reg_n_0_[4] ),
        .O(\trunc_ln1_reg_1021[1]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_1021[1]_i_26 
       (.I0(buff0_reg__0_n_102),
        .I1(\buff0_reg_n_0_[3] ),
        .O(\trunc_ln1_reg_1021[1]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_1021[1]_i_27 
       (.I0(buff0_reg__0_n_103),
        .I1(\buff0_reg_n_0_[2] ),
        .O(\trunc_ln1_reg_1021[1]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_1021[1]_i_28 
       (.I0(buff0_reg__0_n_104),
        .I1(\buff0_reg_n_0_[1] ),
        .O(\trunc_ln1_reg_1021[1]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_1021[1]_i_29 
       (.I0(buff0_reg__0_n_105),
        .I1(\buff0_reg_n_0_[0] ),
        .O(\trunc_ln1_reg_1021[1]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_1021[1]_i_3 
       (.I0(buff0_reg__0_n_83),
        .I1(buff0_reg_n_100),
        .O(\trunc_ln1_reg_1021[1]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_1021[1]_i_4 
       (.I0(buff0_reg__0_n_84),
        .I1(buff0_reg_n_101),
        .O(\trunc_ln1_reg_1021[1]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_1021[1]_i_5 
       (.I0(buff0_reg__0_n_85),
        .I1(buff0_reg_n_102),
        .O(\trunc_ln1_reg_1021[1]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_1021[1]_i_6 
       (.I0(buff0_reg__0_n_86),
        .I1(buff0_reg_n_103),
        .O(\trunc_ln1_reg_1021[1]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_1021[1]_i_8 
       (.I0(buff0_reg__0_n_87),
        .I1(buff0_reg_n_104),
        .O(\trunc_ln1_reg_1021[1]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_1021[1]_i_9 
       (.I0(buff0_reg__0_n_88),
        .I1(buff0_reg_n_105),
        .O(\trunc_ln1_reg_1021[1]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_1021[3]_i_2 
       (.I0(buff0_reg__0_n_81),
        .I1(buff0_reg_n_98),
        .O(\trunc_ln1_reg_1021[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1_reg_1021[3]_i_3 
       (.I0(buff0_reg__0_n_82),
        .I1(buff0_reg_n_99),
        .O(\trunc_ln1_reg_1021[3]_i_3_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln1_reg_1021_reg[1]_i_1 
       (.CI(\trunc_ln1_reg_1021_reg[1]_i_2_n_0 ),
        .CO({\trunc_ln1_reg_1021_reg[1]_i_1_n_0 ,\trunc_ln1_reg_1021_reg[1]_i_1_n_1 ,\trunc_ln1_reg_1021_reg[1]_i_1_n_2 ,\trunc_ln1_reg_1021_reg[1]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff0_reg__0_n_83,buff0_reg__0_n_84,buff0_reg__0_n_85,buff0_reg__0_n_86}),
        .O({buff0_reg__0_0[1:0],\NLW_trunc_ln1_reg_1021_reg[1]_i_1_O_UNCONNECTED [1:0]}),
        .S({\trunc_ln1_reg_1021[1]_i_3_n_0 ,\trunc_ln1_reg_1021[1]_i_4_n_0 ,\trunc_ln1_reg_1021[1]_i_5_n_0 ,\trunc_ln1_reg_1021[1]_i_6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln1_reg_1021_reg[1]_i_12 
       (.CI(\trunc_ln1_reg_1021_reg[1]_i_17_n_0 ),
        .CO({\trunc_ln1_reg_1021_reg[1]_i_12_n_0 ,\trunc_ln1_reg_1021_reg[1]_i_12_n_1 ,\trunc_ln1_reg_1021_reg[1]_i_12_n_2 ,\trunc_ln1_reg_1021_reg[1]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({buff0_reg__0_n_95,buff0_reg__0_n_96,buff0_reg__0_n_97,buff0_reg__0_n_98}),
        .O(\NLW_trunc_ln1_reg_1021_reg[1]_i_12_O_UNCONNECTED [3:0]),
        .S({\trunc_ln1_reg_1021[1]_i_18_n_0 ,\trunc_ln1_reg_1021[1]_i_19_n_0 ,\trunc_ln1_reg_1021[1]_i_20_n_0 ,\trunc_ln1_reg_1021[1]_i_21_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln1_reg_1021_reg[1]_i_17 
       (.CI(\trunc_ln1_reg_1021_reg[1]_i_22_n_0 ),
        .CO({\trunc_ln1_reg_1021_reg[1]_i_17_n_0 ,\trunc_ln1_reg_1021_reg[1]_i_17_n_1 ,\trunc_ln1_reg_1021_reg[1]_i_17_n_2 ,\trunc_ln1_reg_1021_reg[1]_i_17_n_3 }),
        .CYINIT(1'b0),
        .DI({buff0_reg__0_n_99,buff0_reg__0_n_100,buff0_reg__0_n_101,buff0_reg__0_n_102}),
        .O(\NLW_trunc_ln1_reg_1021_reg[1]_i_17_O_UNCONNECTED [3:0]),
        .S({\trunc_ln1_reg_1021[1]_i_23_n_0 ,\trunc_ln1_reg_1021[1]_i_24_n_0 ,\trunc_ln1_reg_1021[1]_i_25_n_0 ,\trunc_ln1_reg_1021[1]_i_26_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln1_reg_1021_reg[1]_i_2 
       (.CI(\trunc_ln1_reg_1021_reg[1]_i_7_n_0 ),
        .CO({\trunc_ln1_reg_1021_reg[1]_i_2_n_0 ,\trunc_ln1_reg_1021_reg[1]_i_2_n_1 ,\trunc_ln1_reg_1021_reg[1]_i_2_n_2 ,\trunc_ln1_reg_1021_reg[1]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({buff0_reg__0_n_87,buff0_reg__0_n_88,buff0_reg__0_n_89,buff0_reg__0_n_90}),
        .O(\NLW_trunc_ln1_reg_1021_reg[1]_i_2_O_UNCONNECTED [3:0]),
        .S({\trunc_ln1_reg_1021[1]_i_8_n_0 ,\trunc_ln1_reg_1021[1]_i_9_n_0 ,\trunc_ln1_reg_1021[1]_i_10_n_0 ,\trunc_ln1_reg_1021[1]_i_11_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln1_reg_1021_reg[1]_i_22 
       (.CI(1'b0),
        .CO({\trunc_ln1_reg_1021_reg[1]_i_22_n_0 ,\trunc_ln1_reg_1021_reg[1]_i_22_n_1 ,\trunc_ln1_reg_1021_reg[1]_i_22_n_2 ,\trunc_ln1_reg_1021_reg[1]_i_22_n_3 }),
        .CYINIT(1'b0),
        .DI({buff0_reg__0_n_103,buff0_reg__0_n_104,buff0_reg__0_n_105,1'b0}),
        .O(\NLW_trunc_ln1_reg_1021_reg[1]_i_22_O_UNCONNECTED [3:0]),
        .S({\trunc_ln1_reg_1021[1]_i_27_n_0 ,\trunc_ln1_reg_1021[1]_i_28_n_0 ,\trunc_ln1_reg_1021[1]_i_29_n_0 ,\buff0_reg[16]__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln1_reg_1021_reg[1]_i_7 
       (.CI(\trunc_ln1_reg_1021_reg[1]_i_12_n_0 ),
        .CO({\trunc_ln1_reg_1021_reg[1]_i_7_n_0 ,\trunc_ln1_reg_1021_reg[1]_i_7_n_1 ,\trunc_ln1_reg_1021_reg[1]_i_7_n_2 ,\trunc_ln1_reg_1021_reg[1]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({buff0_reg__0_n_91,buff0_reg__0_n_92,buff0_reg__0_n_93,buff0_reg__0_n_94}),
        .O(\NLW_trunc_ln1_reg_1021_reg[1]_i_7_O_UNCONNECTED [3:0]),
        .S({\trunc_ln1_reg_1021[1]_i_13_n_0 ,\trunc_ln1_reg_1021[1]_i_14_n_0 ,\trunc_ln1_reg_1021[1]_i_15_n_0 ,\trunc_ln1_reg_1021[1]_i_16_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln1_reg_1021_reg[3]_i_1 
       (.CI(\trunc_ln1_reg_1021_reg[1]_i_1_n_0 ),
        .CO({\NLW_trunc_ln1_reg_1021_reg[3]_i_1_CO_UNCONNECTED [3:1],\trunc_ln1_reg_1021_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,buff0_reg__0_n_82}),
        .O({\NLW_trunc_ln1_reg_1021_reg[3]_i_1_O_UNCONNECTED [3:2],buff0_reg__0_0[3:2]}),
        .S({1'b0,1'b0,\trunc_ln1_reg_1021[3]_i_2_n_0 ,\trunc_ln1_reg_1021[3]_i_3_n_0 }));
endmodule

(* ORIG_REF_NAME = "train_step_train_step_Pipeline_VITIS_LOOP_136_1" *) 
module bd_0_hls_inst_0_train_step_train_step_Pipeline_VITIS_LOOP_136_1
   (D,
    ap_done,
    \ap_CS_fsm_reg[10] ,
    W1_out_we1,
    W1_out_address1,
    W1_out_d1,
    W1_out_d0,
    Q,
    grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585_ap_start_reg,
    grp_train_step_Pipeline_VITIS_LOOP_141_4_fu_623_ap_done,
    SR,
    ap_clk,
    ap_rst_n,
    W1_0_2,
    W1_0_3,
    W1_0_0,
    W1_0_1,
    W1_6_2,
    W1_6_3,
    W1_6_0,
    W1_6_1,
    W1_4_2,
    W1_4_3,
    W1_4_0,
    W1_4_1,
    W1_2_2,
    W1_2_3,
    W1_2_0,
    W1_2_1,
    W1_1_2,
    W1_1_3,
    W1_1_0,
    W1_1_1,
    W1_7_2,
    W1_7_3,
    W1_7_0,
    W1_7_1,
    W1_5_2,
    W1_5_3,
    W1_5_0,
    W1_5_1,
    W1_3_2,
    W1_3_3,
    W1_3_0,
    W1_3_1);
  output [0:0]D;
  output ap_done;
  output \ap_CS_fsm_reg[10] ;
  output W1_out_we1;
  output [3:0]W1_out_address1;
  output [1:0]W1_out_d1;
  output [1:0]W1_out_d0;
  input [1:0]Q;
  input grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585_ap_start_reg;
  input grp_train_step_Pipeline_VITIS_LOOP_141_4_fu_623_ap_done;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input [1:0]W1_0_2;
  input [1:0]W1_0_3;
  input [1:0]W1_0_0;
  input [1:0]W1_0_1;
  input [1:0]W1_6_2;
  input [1:0]W1_6_3;
  input [1:0]W1_6_0;
  input [1:0]W1_6_1;
  input [1:0]W1_4_2;
  input [1:0]W1_4_3;
  input [1:0]W1_4_0;
  input [1:0]W1_4_1;
  input [1:0]W1_2_2;
  input [1:0]W1_2_3;
  input [1:0]W1_2_0;
  input [1:0]W1_2_1;
  input [1:0]W1_1_2;
  input [1:0]W1_1_3;
  input [1:0]W1_1_0;
  input [1:0]W1_1_1;
  input [1:0]W1_7_2;
  input [1:0]W1_7_3;
  input [1:0]W1_7_0;
  input [1:0]W1_7_1;
  input [1:0]W1_5_2;
  input [1:0]W1_5_3;
  input [1:0]W1_5_0;
  input [1:0]W1_5_1;
  input [1:0]W1_3_2;
  input [1:0]W1_3_3;
  input [1:0]W1_3_0;
  input [1:0]W1_3_1;

  wire [0:0]D;
  wire [1:0]Q;
  wire [0:0]SR;
  wire [1:0]W1_0_0;
  wire [1:0]W1_0_1;
  wire [1:0]W1_0_2;
  wire [1:0]W1_0_3;
  wire [1:0]W1_1_0;
  wire [1:0]W1_1_1;
  wire [1:0]W1_1_2;
  wire [1:0]W1_1_3;
  wire [1:0]W1_2_0;
  wire [1:0]W1_2_1;
  wire [1:0]W1_2_2;
  wire [1:0]W1_2_3;
  wire [1:0]W1_3_0;
  wire [1:0]W1_3_1;
  wire [1:0]W1_3_2;
  wire [1:0]W1_3_3;
  wire [1:0]W1_4_0;
  wire [1:0]W1_4_1;
  wire [1:0]W1_4_2;
  wire [1:0]W1_4_3;
  wire [1:0]W1_5_0;
  wire [1:0]W1_5_1;
  wire [1:0]W1_5_2;
  wire [1:0]W1_5_3;
  wire [1:0]W1_6_0;
  wire [1:0]W1_6_1;
  wire [1:0]W1_6_2;
  wire [1:0]W1_6_3;
  wire [1:0]W1_7_0;
  wire [1:0]W1_7_1;
  wire [1:0]W1_7_2;
  wire [1:0]W1_7_3;
  wire [3:0]W1_out_address1;
  wire [1:0]W1_out_d0;
  wire \W1_out_d0[0]_INST_0_i_2_n_0 ;
  wire \W1_out_d0[0]_INST_0_i_3_n_0 ;
  wire \W1_out_d0[1]_INST_0_i_2_n_0 ;
  wire \W1_out_d0[1]_INST_0_i_3_n_0 ;
  wire \W1_out_d0[1]_INST_0_i_4_n_0 ;
  wire [1:0]W1_out_d1;
  wire \W1_out_d1[0]_INST_0_i_2_n_0 ;
  wire \W1_out_d1[0]_INST_0_i_3_n_0 ;
  wire \W1_out_d1[1]_INST_0_i_2_n_0 ;
  wire \W1_out_d1[1]_INST_0_i_3_n_0 ;
  wire W1_out_we1;
  wire \ap_CS_fsm_reg[10] ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire [0:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_clk;
  wire ap_done;
  wire ap_rst_n;
  wire [1:0]ap_sig_allocacmp_j_2;
  wire [1:0]dout_tmp;
  wire flow_control_loop_pipe_sequential_init_U_n_15;
  wire flow_control_loop_pipe_sequential_init_U_n_16;
  wire flow_control_loop_pipe_sequential_init_U_n_17;
  wire flow_control_loop_pipe_sequential_init_U_n_18;
  wire flow_control_loop_pipe_sequential_init_U_n_19;
  wire flow_control_loop_pipe_sequential_init_U_n_2;
  wire flow_control_loop_pipe_sequential_init_U_n_20;
  wire flow_control_loop_pipe_sequential_init_U_n_23;
  wire flow_control_loop_pipe_sequential_init_U_n_24;
  wire flow_control_loop_pipe_sequential_init_U_n_25;
  wire flow_control_loop_pipe_sequential_init_U_n_26;
  wire flow_control_loop_pipe_sequential_init_U_n_5;
  wire flow_control_loop_pipe_sequential_init_U_n_6;
  wire flow_control_loop_pipe_sequential_init_U_n_7;
  wire grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585_ap_start_reg;
  wire grp_train_step_Pipeline_VITIS_LOOP_141_4_fu_623_ap_done;
  wire \j_fu_122_reg_n_0_[0] ;
  wire \j_fu_122_reg_n_0_[1] ;
  wire \j_fu_122_reg_n_0_[2] ;
  wire [1:0]tmp_2_reg_764;
  wire [1:0]tmp_3_reg_769;
  wire [1:0]tmp_4_reg_774;
  wire [1:0]tmp_5_reg_779;
  wire [1:0]tmp_6_reg_784;
  wire [1:0]tmp_7_reg_789;
  wire [1:0]trunc_ln136_reg_754;

  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \W1_out_address1[1]_INST_0 
       (.I0(ap_CS_fsm_state3),
        .I1(ap_CS_fsm_state2),
        .I2(ap_CS_fsm_state4),
        .O(W1_out_address1[0]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \W1_out_address1[2]_INST_0 
       (.I0(ap_CS_fsm_state4),
        .I1(ap_CS_fsm_state3),
        .O(W1_out_address1[1]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \W1_out_d0[0]_INST_0_i_2 
       (.I0(ap_CS_fsm_state3),
        .I1(ap_CS_fsm_state2),
        .I2(tmp_3_reg_769[0]),
        .O(\W1_out_d0[0]_INST_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \W1_out_d0[0]_INST_0_i_3 
       (.I0(tmp_5_reg_779[0]),
        .I1(ap_CS_fsm_state3),
        .O(\W1_out_d0[0]_INST_0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \W1_out_d0[1]_INST_0_i_2 
       (.I0(ap_CS_fsm_state3),
        .I1(ap_CS_fsm_state2),
        .O(\W1_out_d0[1]_INST_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \W1_out_d0[1]_INST_0_i_3 
       (.I0(ap_CS_fsm_state3),
        .I1(ap_CS_fsm_state2),
        .I2(tmp_3_reg_769[1]),
        .O(\W1_out_d0[1]_INST_0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \W1_out_d0[1]_INST_0_i_4 
       (.I0(tmp_5_reg_779[1]),
        .I1(ap_CS_fsm_state3),
        .O(\W1_out_d0[1]_INST_0_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \W1_out_d1[0]_INST_0_i_2 
       (.I0(ap_CS_fsm_state3),
        .I1(ap_CS_fsm_state2),
        .I2(tmp_2_reg_764[0]),
        .O(\W1_out_d1[0]_INST_0_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \W1_out_d1[0]_INST_0_i_3 
       (.I0(tmp_4_reg_774[0]),
        .I1(ap_CS_fsm_state3),
        .O(\W1_out_d1[0]_INST_0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \W1_out_d1[1]_INST_0_i_2 
       (.I0(ap_CS_fsm_state3),
        .I1(ap_CS_fsm_state2),
        .I2(tmp_2_reg_764[1]),
        .O(\W1_out_d1[1]_INST_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \W1_out_d1[1]_INST_0_i_3 
       (.I0(tmp_4_reg_774[1]),
        .I1(ap_CS_fsm_state3),
        .O(\W1_out_d1[1]_INST_0_i_3_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_2),
        .Q(ap_CS_fsm_state2),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state2),
        .Q(ap_CS_fsm_state3),
        .R(SR));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state3),
        .Q(ap_CS_fsm_state4),
        .R(SR));
  bd_0_hls_inst_0_train_step_flow_control_loop_pipe_sequential_init_63 flow_control_loop_pipe_sequential_init_U
       (.D(D),
        .Q(Q),
        .SR(SR),
        .W1_0_0(W1_0_0),
        .W1_0_1(W1_0_1),
        .W1_0_2(W1_0_2),
        .W1_0_3(W1_0_3),
        .W1_1_0(W1_1_0),
        .W1_1_1(W1_1_1),
        .W1_1_2(W1_1_2),
        .W1_1_3(W1_1_3),
        .W1_2_0(W1_2_0),
        .W1_2_1(W1_2_1),
        .W1_2_2(W1_2_2),
        .\W1_2_2_reg[1] ({flow_control_loop_pipe_sequential_init_U_n_19,flow_control_loop_pipe_sequential_init_U_n_20}),
        .W1_2_3(W1_2_3),
        .W1_3_0(W1_3_0),
        .W1_3_1(W1_3_1),
        .W1_3_2(W1_3_2),
        .\W1_3_2_reg[1] (dout_tmp),
        .W1_3_3(W1_3_3),
        .W1_4_0(W1_4_0),
        .W1_4_1(W1_4_1),
        .W1_4_2(W1_4_2),
        .\W1_4_2_reg[1] ({flow_control_loop_pipe_sequential_init_U_n_17,flow_control_loop_pipe_sequential_init_U_n_18}),
        .W1_4_3(W1_4_3),
        .W1_5_0(W1_5_0),
        .W1_5_1(W1_5_1),
        .W1_5_2(W1_5_2),
        .\W1_5_2_reg[1] ({flow_control_loop_pipe_sequential_init_U_n_25,flow_control_loop_pipe_sequential_init_U_n_26}),
        .W1_5_3(W1_5_3),
        .W1_6_0(W1_6_0),
        .W1_6_1(W1_6_1),
        .W1_6_2(W1_6_2),
        .\W1_6_2_reg[1] ({flow_control_loop_pipe_sequential_init_U_n_15,flow_control_loop_pipe_sequential_init_U_n_16}),
        .W1_6_3(W1_6_3),
        .W1_7_0(W1_7_0),
        .W1_7_1(W1_7_1),
        .W1_7_2(W1_7_2),
        .\W1_7_2_reg[1] ({flow_control_loop_pipe_sequential_init_U_n_23,flow_control_loop_pipe_sequential_init_U_n_24}),
        .W1_7_3(W1_7_3),
        .W1_out_address1(W1_out_address1[3:2]),
        .\W1_out_address1[4] (trunc_ln136_reg_754),
        .W1_out_d0(W1_out_d0),
        .\W1_out_d0[0]_0 (\W1_out_d0[0]_INST_0_i_3_n_0 ),
        .\W1_out_d0[1] (tmp_7_reg_789),
        .\W1_out_d0[1]_0 (\W1_out_d0[1]_INST_0_i_3_n_0 ),
        .\W1_out_d0[1]_1 (\W1_out_d0[1]_INST_0_i_4_n_0 ),
        .W1_out_d0_0_sp_1(\W1_out_d0[0]_INST_0_i_2_n_0 ),
        .W1_out_d1(W1_out_d1),
        .\W1_out_d1[0]_0 (\W1_out_d1[0]_INST_0_i_2_n_0 ),
        .\W1_out_d1[0]_1 (\W1_out_d1[0]_INST_0_i_3_n_0 ),
        .\W1_out_d1[1] (tmp_6_reg_784),
        .\W1_out_d1[1]_0 (\W1_out_d1[1]_INST_0_i_2_n_0 ),
        .\W1_out_d1[1]_1 (\W1_out_d1[1]_INST_0_i_3_n_0 ),
        .W1_out_d1_0_sp_1(\W1_out_d0[1]_INST_0_i_2_n_0 ),
        .W1_out_we1(W1_out_we1),
        .W1_out_we1_0({ap_CS_fsm_state4,ap_CS_fsm_state3,ap_CS_fsm_state2,\ap_CS_fsm_reg_n_0_[0] }),
        .\ap_CS_fsm_reg[10] (\ap_CS_fsm_reg[10] ),
        .\ap_CS_fsm_reg[3] ({flow_control_loop_pipe_sequential_init_U_n_2,ap_NS_fsm}),
        .ap_clk(ap_clk),
        .ap_done(ap_done),
        .ap_rst_n(ap_rst_n),
        .ap_sig_allocacmp_j_2(ap_sig_allocacmp_j_2),
        .grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585_ap_start_reg(grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585_ap_start_reg),
        .grp_train_step_Pipeline_VITIS_LOOP_141_4_fu_623_ap_done(grp_train_step_Pipeline_VITIS_LOOP_141_4_fu_623_ap_done),
        .\j_fu_122_reg[0] (flow_control_loop_pipe_sequential_init_U_n_5),
        .\j_fu_122_reg[0]_0 (flow_control_loop_pipe_sequential_init_U_n_6),
        .\j_fu_122_reg[0]_1 (flow_control_loop_pipe_sequential_init_U_n_7),
        .\j_fu_122_reg[2] (\j_fu_122_reg_n_0_[0] ),
        .\j_fu_122_reg[2]_0 (\j_fu_122_reg_n_0_[2] ),
        .\j_fu_122_reg[2]_1 (\j_fu_122_reg_n_0_[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_122_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_6),
        .Q(\j_fu_122_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_122_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_7),
        .Q(\j_fu_122_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_122_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_5),
        .Q(\j_fu_122_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \tmp_2_reg_764_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(flow_control_loop_pipe_sequential_init_U_n_20),
        .Q(tmp_2_reg_764[0]),
        .R(1'b0));
  FDRE \tmp_2_reg_764_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(flow_control_loop_pipe_sequential_init_U_n_19),
        .Q(tmp_2_reg_764[1]),
        .R(1'b0));
  FDRE \tmp_3_reg_769_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(dout_tmp[0]),
        .Q(tmp_3_reg_769[0]),
        .R(1'b0));
  FDRE \tmp_3_reg_769_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(dout_tmp[1]),
        .Q(tmp_3_reg_769[1]),
        .R(1'b0));
  FDRE \tmp_4_reg_774_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(flow_control_loop_pipe_sequential_init_U_n_18),
        .Q(tmp_4_reg_774[0]),
        .R(1'b0));
  FDRE \tmp_4_reg_774_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(flow_control_loop_pipe_sequential_init_U_n_17),
        .Q(tmp_4_reg_774[1]),
        .R(1'b0));
  FDRE \tmp_5_reg_779_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(flow_control_loop_pipe_sequential_init_U_n_26),
        .Q(tmp_5_reg_779[0]),
        .R(1'b0));
  FDRE \tmp_5_reg_779_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(flow_control_loop_pipe_sequential_init_U_n_25),
        .Q(tmp_5_reg_779[1]),
        .R(1'b0));
  FDRE \tmp_6_reg_784_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(flow_control_loop_pipe_sequential_init_U_n_16),
        .Q(tmp_6_reg_784[0]),
        .R(1'b0));
  FDRE \tmp_6_reg_784_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(flow_control_loop_pipe_sequential_init_U_n_15),
        .Q(tmp_6_reg_784[1]),
        .R(1'b0));
  FDRE \tmp_7_reg_789_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(flow_control_loop_pipe_sequential_init_U_n_24),
        .Q(tmp_7_reg_789[0]),
        .R(1'b0));
  FDRE \tmp_7_reg_789_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(flow_control_loop_pipe_sequential_init_U_n_23),
        .Q(tmp_7_reg_789[1]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \trunc_ln136_reg_754[1]_i_1 
       (.I0(grp_train_step_Pipeline_VITIS_LOOP_136_1_fu_585_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .O(ap_NS_fsm1));
  FDRE \trunc_ln136_reg_754_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(ap_sig_allocacmp_j_2[0]),
        .Q(trunc_ln136_reg_754[0]),
        .R(1'b0));
  FDRE \trunc_ln136_reg_754_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(ap_sig_allocacmp_j_2[1]),
        .Q(trunc_ln136_reg_754[1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "train_step_train_step_Pipeline_VITIS_LOOP_141_4" *) 
module bd_0_hls_inst_0_train_step_train_step_Pipeline_VITIS_LOOP_141_4
   (\ap_CS_fsm_reg[10] ,
    W2_out_we0,
    W2_out_address0,
    grp_train_step_Pipeline_VITIS_LOOP_141_4_fu_623_ap_done,
    Q,
    \j_fu_34_reg[1]_0 ,
    ap_clk,
    ap_rst_n,
    ap_rst);
  output \ap_CS_fsm_reg[10] ;
  output W2_out_we0;
  output [1:0]W2_out_address0;
  output grp_train_step_Pipeline_VITIS_LOOP_141_4_fu_623_ap_done;
  input [0:0]Q;
  input \j_fu_34_reg[1]_0 ;
  input ap_clk;
  input ap_rst_n;
  input ap_rst;

  wire [0:0]Q;
  wire [1:0]W2_out_address0;
  wire W2_out_we0;
  wire \ap_CS_fsm_reg[10] ;
  wire ap_clk;
  wire ap_rst;
  wire ap_rst_n;
  wire flow_control_loop_pipe_sequential_init_U_n_2;
  wire flow_control_loop_pipe_sequential_init_U_n_3;
  wire flow_control_loop_pipe_sequential_init_U_n_4;
  wire grp_train_step_Pipeline_VITIS_LOOP_141_4_fu_623_ap_done;
  wire \j_fu_34_reg[1]_0 ;
  wire \j_fu_34_reg_n_0_[0] ;
  wire \j_fu_34_reg_n_0_[1] ;
  wire \j_fu_34_reg_n_0_[2] ;

  bd_0_hls_inst_0_train_step_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U
       (.Q(Q),
        .W2_out_address0(W2_out_address0),
        .W2_out_we0(W2_out_we0),
        .\ap_CS_fsm_reg[10] (\ap_CS_fsm_reg[10] ),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .ap_rst_n(ap_rst_n),
        .grp_train_step_Pipeline_VITIS_LOOP_141_4_fu_623_ap_done(grp_train_step_Pipeline_VITIS_LOOP_141_4_fu_623_ap_done),
        .\j_fu_34_reg[0] (flow_control_loop_pipe_sequential_init_U_n_2),
        .\j_fu_34_reg[0]_0 (flow_control_loop_pipe_sequential_init_U_n_3),
        .\j_fu_34_reg[0]_1 (flow_control_loop_pipe_sequential_init_U_n_4),
        .\j_fu_34_reg[1] (\j_fu_34_reg[1]_0 ),
        .\j_fu_34_reg[2] (\j_fu_34_reg_n_0_[0] ),
        .\j_fu_34_reg[2]_0 (\j_fu_34_reg_n_0_[2] ),
        .\j_fu_34_reg[2]_1 (\j_fu_34_reg_n_0_[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_34_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_3),
        .Q(\j_fu_34_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_34_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_4),
        .Q(\j_fu_34_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_34_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_2),
        .Q(\j_fu_34_reg_n_0_[2] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "train_step_updateHidden" *) 
module bd_0_hls_inst_0_train_step_updateHidden
   (\ap_CS_fsm_reg[9] ,
    W1_1_30,
    C,
    p_reg_reg,
    p_reg_reg_0,
    p_reg_reg_1,
    p_reg_reg_2,
    p_reg_reg_3,
    p_reg_reg_4,
    p_reg_reg_5,
    p_reg_reg_6,
    p_reg_reg_7,
    p_reg_reg_8,
    p_reg_reg_9,
    p_reg_reg_10,
    p_reg_reg_11,
    p_reg_reg_12,
    p_reg_reg_13,
    p_reg_reg_14,
    p_reg_reg_15,
    p_reg_reg_16,
    p_reg_reg_17,
    p_reg_reg_18,
    p_reg_reg_19,
    p_reg_reg_20,
    p_reg_reg_21,
    p_reg_reg_22,
    p_reg_reg_23,
    p_reg_reg_24,
    p_reg_reg_25,
    p_reg_reg_26,
    p_reg_reg_27,
    p_reg_reg_28,
    p_reg_reg_29,
    Q,
    train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3,
    train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7,
    train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2,
    train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6,
    train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1,
    train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5,
    train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed,
    train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4,
    ap_clk,
    img_pos_0,
    ap_rst,
    img_pos_1,
    img_pos_2,
    img_pos_3,
    img_pos_4,
    img_pos_5,
    img_pos_6,
    img_pos_7,
    W1_0_0,
    W1_1_0,
    W1_2_0,
    W1_3_0,
    W1_4_0,
    W1_5_0,
    W1_6_0,
    W1_7_0,
    W1_0_1,
    W1_1_1,
    W1_2_1,
    W1_3_1,
    W1_4_1,
    W1_5_1,
    W1_6_1,
    W1_7_1,
    W1_0_2,
    W1_1_2,
    W1_2_2,
    W1_3_2,
    W1_4_2,
    W1_5_2,
    W1_6_2,
    W1_7_2,
    W1_0_3,
    W1_1_3,
    W1_2_3,
    W1_3_3,
    W1_4_3,
    W1_5_3,
    W1_6_3,
    W1_7_3,
    grp_updateHidden_fu_493_ap_start_reg);
  output \ap_CS_fsm_reg[9] ;
  output W1_1_30;
  output [0:0]C;
  output [0:0]p_reg_reg;
  output [0:0]p_reg_reg_0;
  output [0:0]p_reg_reg_1;
  output [0:0]p_reg_reg_2;
  output [0:0]p_reg_reg_3;
  output [0:0]p_reg_reg_4;
  output [0:0]p_reg_reg_5;
  output [0:0]p_reg_reg_6;
  output [0:0]p_reg_reg_7;
  output [0:0]p_reg_reg_8;
  output [0:0]p_reg_reg_9;
  output [0:0]p_reg_reg_10;
  output [0:0]p_reg_reg_11;
  output [0:0]p_reg_reg_12;
  output [0:0]p_reg_reg_13;
  output [0:0]p_reg_reg_14;
  output [0:0]p_reg_reg_15;
  output [0:0]p_reg_reg_16;
  output [0:0]p_reg_reg_17;
  output [0:0]p_reg_reg_18;
  output [0:0]p_reg_reg_19;
  output [0:0]p_reg_reg_20;
  output [0:0]p_reg_reg_21;
  output [0:0]p_reg_reg_22;
  output [0:0]p_reg_reg_23;
  output [0:0]p_reg_reg_24;
  output [0:0]p_reg_reg_25;
  output [0:0]p_reg_reg_26;
  output [0:0]p_reg_reg_27;
  output [0:0]p_reg_reg_28;
  output [0:0]p_reg_reg_29;
  input [1:0]Q;
  input [0:0]train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3;
  input [0:0]train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7;
  input [0:0]train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2;
  input [0:0]train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6;
  input [0:0]train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1;
  input [0:0]train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5;
  input [0:0]train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed;
  input [0:0]train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4;
  input ap_clk;
  input [7:0]img_pos_0;
  input ap_rst;
  input [7:0]img_pos_1;
  input [7:0]img_pos_2;
  input [7:0]img_pos_3;
  input [7:0]img_pos_4;
  input [7:0]img_pos_5;
  input [7:0]img_pos_6;
  input [7:0]img_pos_7;
  input [1:0]W1_0_0;
  input [1:0]W1_1_0;
  input [1:0]W1_2_0;
  input [1:0]W1_3_0;
  input [1:0]W1_4_0;
  input [1:0]W1_5_0;
  input [1:0]W1_6_0;
  input [1:0]W1_7_0;
  input [1:0]W1_0_1;
  input [1:0]W1_1_1;
  input [1:0]W1_2_1;
  input [1:0]W1_3_1;
  input [1:0]W1_4_1;
  input [1:0]W1_5_1;
  input [1:0]W1_6_1;
  input [1:0]W1_7_1;
  input [1:0]W1_0_2;
  input [1:0]W1_1_2;
  input [1:0]W1_2_2;
  input [1:0]W1_3_2;
  input [1:0]W1_4_2;
  input [1:0]W1_5_2;
  input [1:0]W1_6_2;
  input [1:0]W1_7_2;
  input [1:0]W1_0_3;
  input [1:0]W1_1_3;
  input [1:0]W1_2_3;
  input [1:0]W1_3_3;
  input [1:0]W1_4_3;
  input [1:0]W1_5_3;
  input [1:0]W1_6_3;
  input [1:0]W1_7_3;
  input grp_updateHidden_fu_493_ap_start_reg;

  wire [0:0]C;
  wire [1:0]Q;
  wire [1:0]W1_0_0;
  wire [1:0]W1_0_1;
  wire [1:0]W1_0_2;
  wire [1:0]W1_0_3;
  wire [1:0]W1_1_0;
  wire [1:0]W1_1_1;
  wire [1:0]W1_1_2;
  wire [1:0]W1_1_3;
  wire W1_1_30;
  wire [1:0]W1_2_0;
  wire [1:0]W1_2_1;
  wire [1:0]W1_2_2;
  wire [1:0]W1_2_3;
  wire [1:0]W1_3_0;
  wire [1:0]W1_3_1;
  wire [1:0]W1_3_2;
  wire [1:0]W1_3_3;
  wire [1:0]W1_4_0;
  wire [1:0]W1_4_1;
  wire [1:0]W1_4_2;
  wire [1:0]W1_4_3;
  wire [1:0]W1_5_0;
  wire [1:0]W1_5_1;
  wire [1:0]W1_5_2;
  wire [1:0]W1_5_3;
  wire [1:0]W1_6_0;
  wire [1:0]W1_6_1;
  wire [1:0]W1_6_2;
  wire [1:0]W1_6_3;
  wire [1:0]W1_7_0;
  wire [1:0]W1_7_1;
  wire [1:0]W1_7_2;
  wire [1:0]W1_7_3;
  wire \ap_CS_fsm_reg[9] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_rst;
  wire grp_updateHidden_fu_493_W1_1_3_o_ap_vld;
  wire grp_updateHidden_fu_493_ap_start_reg;
  wire [7:0]img_pos_0;
  wire [7:0]img_pos_1;
  wire [7:0]img_pos_2;
  wire [7:0]img_pos_3;
  wire [7:0]img_pos_4;
  wire [7:0]img_pos_5;
  wire [7:0]img_pos_6;
  wire [7:0]img_pos_7;
  wire mac_muladd_8s_8s_2s_12_4_1_U106_n_0;
  wire mac_muladd_8s_8s_2s_12_4_1_U106_n_1;
  wire mac_muladd_8s_8s_2s_12_4_1_U106_n_2;
  wire mac_muladd_8s_8s_2s_12_4_1_U106_n_3;
  wire mac_muladd_8s_8s_2s_12_4_1_U106_n_4;
  wire mac_muladd_8s_8s_2s_12_4_1_U106_n_5;
  wire mac_muladd_8s_8s_2s_12_4_1_U106_n_6;
  wire mac_muladd_8s_8s_2s_12_4_1_U82_n_0;
  wire mac_muladd_8s_8s_2s_12_4_1_U82_n_1;
  wire mac_muladd_8s_8s_2s_12_4_1_U82_n_2;
  wire mac_muladd_8s_8s_2s_12_4_1_U82_n_3;
  wire mac_muladd_8s_8s_2s_12_4_1_U82_n_4;
  wire mac_muladd_8s_8s_2s_12_4_1_U82_n_5;
  wire mac_muladd_8s_8s_2s_12_4_1_U82_n_6;
  wire mac_muladd_8s_8s_2s_12_4_1_U90_n_0;
  wire mac_muladd_8s_8s_2s_12_4_1_U90_n_1;
  wire mac_muladd_8s_8s_2s_12_4_1_U90_n_2;
  wire mac_muladd_8s_8s_2s_12_4_1_U90_n_3;
  wire mac_muladd_8s_8s_2s_12_4_1_U90_n_4;
  wire mac_muladd_8s_8s_2s_12_4_1_U90_n_5;
  wire mac_muladd_8s_8s_2s_12_4_1_U90_n_6;
  wire mac_muladd_8s_8s_2s_12_4_1_U98_n_0;
  wire mac_muladd_8s_8s_2s_12_4_1_U98_n_1;
  wire mac_muladd_8s_8s_2s_12_4_1_U98_n_2;
  wire mac_muladd_8s_8s_2s_12_4_1_U98_n_3;
  wire mac_muladd_8s_8s_2s_12_4_1_U98_n_4;
  wire mac_muladd_8s_8s_2s_12_4_1_U98_n_5;
  wire mac_muladd_8s_8s_2s_12_4_1_U98_n_6;
  wire [0:0]p_reg_reg;
  wire [0:0]p_reg_reg_0;
  wire [0:0]p_reg_reg_1;
  wire [0:0]p_reg_reg_10;
  wire [0:0]p_reg_reg_11;
  wire [0:0]p_reg_reg_12;
  wire [0:0]p_reg_reg_13;
  wire [0:0]p_reg_reg_14;
  wire [0:0]p_reg_reg_15;
  wire [0:0]p_reg_reg_16;
  wire [0:0]p_reg_reg_17;
  wire [0:0]p_reg_reg_18;
  wire [0:0]p_reg_reg_19;
  wire [0:0]p_reg_reg_2;
  wire [0:0]p_reg_reg_20;
  wire [0:0]p_reg_reg_21;
  wire [0:0]p_reg_reg_22;
  wire [0:0]p_reg_reg_23;
  wire [0:0]p_reg_reg_24;
  wire [0:0]p_reg_reg_25;
  wire [0:0]p_reg_reg_26;
  wire [0:0]p_reg_reg_27;
  wire [0:0]p_reg_reg_28;
  wire [0:0]p_reg_reg_29;
  wire [0:0]p_reg_reg_3;
  wire [0:0]p_reg_reg_4;
  wire [0:0]p_reg_reg_5;
  wire [0:0]p_reg_reg_6;
  wire [0:0]p_reg_reg_7;
  wire [0:0]p_reg_reg_8;
  wire [0:0]p_reg_reg_9;
  wire [0:0]train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed;
  wire [0:0]train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1;
  wire [0:0]train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2;
  wire [0:0]train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3;
  wire [0:0]train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4;
  wire [0:0]train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5;
  wire [0:0]train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6;
  wire [0:0]train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7;

  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \W1_0_0[0]_i_1 
       (.I0(Q[1]),
        .I1(grp_updateHidden_fu_493_W1_1_3_o_ap_vld),
        .O(\ap_CS_fsm_reg[9] ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \W1_0_0[1]_i_1 
       (.I0(grp_updateHidden_fu_493_W1_1_3_o_ap_vld),
        .I1(Q[1]),
        .O(W1_1_30));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_updateHidden_fu_493_ap_start_reg),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2),
        .Q(grp_updateHidden_fu_493_W1_1_3_o_ap_vld),
        .R(ap_rst));
  bd_0_hls_inst_0_train_step_mac_muladd_8s_8s_2s_12_4_1 mac_muladd_8s_8s_2s_12_4_1_U100
       (.C(p_reg_reg_23),
        .O66({mac_muladd_8s_8s_2s_12_4_1_U106_n_0,mac_muladd_8s_8s_2s_12_4_1_U106_n_1,mac_muladd_8s_8s_2s_12_4_1_U106_n_2,mac_muladd_8s_8s_2s_12_4_1_U106_n_3,mac_muladd_8s_8s_2s_12_4_1_U106_n_4,mac_muladd_8s_8s_2s_12_4_1_U106_n_5,mac_muladd_8s_8s_2s_12_4_1_U106_n_6}),
        .Q(Q[0]),
        .W1_1_3(W1_1_3),
        .W1_7_3_o_ap_vld(grp_updateHidden_fu_493_W1_1_3_o_ap_vld),
        .ap_clk(ap_clk),
        .img_pos_1(img_pos_1));
  bd_0_hls_inst_0_train_step_mac_muladd_8s_8s_2s_12_4_1_1 mac_muladd_8s_8s_2s_12_4_1_U101
       (.C(p_reg_reg_24),
        .O66({mac_muladd_8s_8s_2s_12_4_1_U106_n_0,mac_muladd_8s_8s_2s_12_4_1_U106_n_1,mac_muladd_8s_8s_2s_12_4_1_U106_n_2,mac_muladd_8s_8s_2s_12_4_1_U106_n_3,mac_muladd_8s_8s_2s_12_4_1_U106_n_4,mac_muladd_8s_8s_2s_12_4_1_U106_n_5,mac_muladd_8s_8s_2s_12_4_1_U106_n_6}),
        .Q(Q[0]),
        .W1_2_3(W1_2_3),
        .W1_7_3_o_ap_vld(grp_updateHidden_fu_493_W1_1_3_o_ap_vld),
        .ap_clk(ap_clk),
        .img_pos_2(img_pos_2));
  bd_0_hls_inst_0_train_step_mac_muladd_8s_8s_2s_12_4_1_2 mac_muladd_8s_8s_2s_12_4_1_U102
       (.C(p_reg_reg_25),
        .O66({mac_muladd_8s_8s_2s_12_4_1_U106_n_0,mac_muladd_8s_8s_2s_12_4_1_U106_n_1,mac_muladd_8s_8s_2s_12_4_1_U106_n_2,mac_muladd_8s_8s_2s_12_4_1_U106_n_3,mac_muladd_8s_8s_2s_12_4_1_U106_n_4,mac_muladd_8s_8s_2s_12_4_1_U106_n_5,mac_muladd_8s_8s_2s_12_4_1_U106_n_6}),
        .Q(Q[0]),
        .W1_3_3(W1_3_3),
        .W1_7_3_o_ap_vld(grp_updateHidden_fu_493_W1_1_3_o_ap_vld),
        .ap_clk(ap_clk),
        .img_pos_3(img_pos_3));
  bd_0_hls_inst_0_train_step_mac_muladd_8s_8s_2s_12_4_1_3 mac_muladd_8s_8s_2s_12_4_1_U103
       (.C(p_reg_reg_26),
        .O66({mac_muladd_8s_8s_2s_12_4_1_U106_n_0,mac_muladd_8s_8s_2s_12_4_1_U106_n_1,mac_muladd_8s_8s_2s_12_4_1_U106_n_2,mac_muladd_8s_8s_2s_12_4_1_U106_n_3,mac_muladd_8s_8s_2s_12_4_1_U106_n_4,mac_muladd_8s_8s_2s_12_4_1_U106_n_5,mac_muladd_8s_8s_2s_12_4_1_U106_n_6}),
        .Q(Q[0]),
        .W1_4_3(W1_4_3),
        .W1_7_3_o_ap_vld(grp_updateHidden_fu_493_W1_1_3_o_ap_vld),
        .ap_clk(ap_clk),
        .img_pos_4(img_pos_4));
  bd_0_hls_inst_0_train_step_mac_muladd_8s_8s_2s_12_4_1_4 mac_muladd_8s_8s_2s_12_4_1_U104
       (.C(p_reg_reg_27),
        .O66({mac_muladd_8s_8s_2s_12_4_1_U106_n_0,mac_muladd_8s_8s_2s_12_4_1_U106_n_1,mac_muladd_8s_8s_2s_12_4_1_U106_n_2,mac_muladd_8s_8s_2s_12_4_1_U106_n_3,mac_muladd_8s_8s_2s_12_4_1_U106_n_4,mac_muladd_8s_8s_2s_12_4_1_U106_n_5,mac_muladd_8s_8s_2s_12_4_1_U106_n_6}),
        .Q(Q[0]),
        .W1_5_3(W1_5_3),
        .W1_7_3_o_ap_vld(grp_updateHidden_fu_493_W1_1_3_o_ap_vld),
        .ap_clk(ap_clk),
        .img_pos_5(img_pos_5));
  bd_0_hls_inst_0_train_step_mac_muladd_8s_8s_2s_12_4_1_5 mac_muladd_8s_8s_2s_12_4_1_U105
       (.C(p_reg_reg_28),
        .O66({mac_muladd_8s_8s_2s_12_4_1_U106_n_0,mac_muladd_8s_8s_2s_12_4_1_U106_n_1,mac_muladd_8s_8s_2s_12_4_1_U106_n_2,mac_muladd_8s_8s_2s_12_4_1_U106_n_3,mac_muladd_8s_8s_2s_12_4_1_U106_n_4,mac_muladd_8s_8s_2s_12_4_1_U106_n_5,mac_muladd_8s_8s_2s_12_4_1_U106_n_6}),
        .Q(Q[0]),
        .W1_6_3(W1_6_3),
        .W1_7_3_o_ap_vld(grp_updateHidden_fu_493_W1_1_3_o_ap_vld),
        .ap_clk(ap_clk),
        .img_pos_6(img_pos_6));
  bd_0_hls_inst_0_train_step_mac_muladd_8s_8s_2s_12_4_1_6 mac_muladd_8s_8s_2s_12_4_1_U106
       (.C(p_reg_reg_29),
        .O66({mac_muladd_8s_8s_2s_12_4_1_U106_n_0,mac_muladd_8s_8s_2s_12_4_1_U106_n_1,mac_muladd_8s_8s_2s_12_4_1_U106_n_2,mac_muladd_8s_8s_2s_12_4_1_U106_n_3,mac_muladd_8s_8s_2s_12_4_1_U106_n_4,mac_muladd_8s_8s_2s_12_4_1_U106_n_5,mac_muladd_8s_8s_2s_12_4_1_U106_n_6}),
        .Q(Q[0]),
        .W1_7_3(W1_7_3),
        .W1_7_3_o_ap_vld(grp_updateHidden_fu_493_W1_1_3_o_ap_vld),
        .ap_clk(ap_clk),
        .img_pos_7(img_pos_7),
        .train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed(train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed),
        .train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4(train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4));
  bd_0_hls_inst_0_train_step_mac_muladd_8s_8s_2s_12_4_1_7 mac_muladd_8s_8s_2s_12_4_1_U75
       (.A({mac_muladd_8s_8s_2s_12_4_1_U82_n_0,mac_muladd_8s_8s_2s_12_4_1_U82_n_1,mac_muladd_8s_8s_2s_12_4_1_U82_n_2,mac_muladd_8s_8s_2s_12_4_1_U82_n_3,mac_muladd_8s_8s_2s_12_4_1_U82_n_4,mac_muladd_8s_8s_2s_12_4_1_U82_n_5,mac_muladd_8s_8s_2s_12_4_1_U82_n_6}),
        .C(C),
        .Q(Q[0]),
        .W1_0_0(W1_0_0),
        .W1_7_3_o_ap_vld(grp_updateHidden_fu_493_W1_1_3_o_ap_vld),
        .ap_clk(ap_clk),
        .img_pos_0(img_pos_0));
  bd_0_hls_inst_0_train_step_mac_muladd_8s_8s_2s_12_4_1_8 mac_muladd_8s_8s_2s_12_4_1_U76
       (.A({mac_muladd_8s_8s_2s_12_4_1_U82_n_0,mac_muladd_8s_8s_2s_12_4_1_U82_n_1,mac_muladd_8s_8s_2s_12_4_1_U82_n_2,mac_muladd_8s_8s_2s_12_4_1_U82_n_3,mac_muladd_8s_8s_2s_12_4_1_U82_n_4,mac_muladd_8s_8s_2s_12_4_1_U82_n_5,mac_muladd_8s_8s_2s_12_4_1_U82_n_6}),
        .C(p_reg_reg),
        .Q(Q[0]),
        .W1_1_0(W1_1_0),
        .W1_7_3_o_ap_vld(grp_updateHidden_fu_493_W1_1_3_o_ap_vld),
        .ap_clk(ap_clk),
        .img_pos_1(img_pos_1));
  bd_0_hls_inst_0_train_step_mac_muladd_8s_8s_2s_12_4_1_9 mac_muladd_8s_8s_2s_12_4_1_U77
       (.A({mac_muladd_8s_8s_2s_12_4_1_U82_n_0,mac_muladd_8s_8s_2s_12_4_1_U82_n_1,mac_muladd_8s_8s_2s_12_4_1_U82_n_2,mac_muladd_8s_8s_2s_12_4_1_U82_n_3,mac_muladd_8s_8s_2s_12_4_1_U82_n_4,mac_muladd_8s_8s_2s_12_4_1_U82_n_5,mac_muladd_8s_8s_2s_12_4_1_U82_n_6}),
        .C(p_reg_reg_0),
        .Q(Q[0]),
        .W1_2_0(W1_2_0),
        .W1_7_3_o_ap_vld(grp_updateHidden_fu_493_W1_1_3_o_ap_vld),
        .ap_clk(ap_clk),
        .img_pos_2(img_pos_2));
  bd_0_hls_inst_0_train_step_mac_muladd_8s_8s_2s_12_4_1_10 mac_muladd_8s_8s_2s_12_4_1_U78
       (.A({mac_muladd_8s_8s_2s_12_4_1_U82_n_0,mac_muladd_8s_8s_2s_12_4_1_U82_n_1,mac_muladd_8s_8s_2s_12_4_1_U82_n_2,mac_muladd_8s_8s_2s_12_4_1_U82_n_3,mac_muladd_8s_8s_2s_12_4_1_U82_n_4,mac_muladd_8s_8s_2s_12_4_1_U82_n_5,mac_muladd_8s_8s_2s_12_4_1_U82_n_6}),
        .C(p_reg_reg_1),
        .Q(Q[0]),
        .W1_3_0(W1_3_0),
        .W1_7_3_o_ap_vld(grp_updateHidden_fu_493_W1_1_3_o_ap_vld),
        .ap_clk(ap_clk),
        .img_pos_3(img_pos_3));
  bd_0_hls_inst_0_train_step_mac_muladd_8s_8s_2s_12_4_1_11 mac_muladd_8s_8s_2s_12_4_1_U79
       (.A({mac_muladd_8s_8s_2s_12_4_1_U82_n_0,mac_muladd_8s_8s_2s_12_4_1_U82_n_1,mac_muladd_8s_8s_2s_12_4_1_U82_n_2,mac_muladd_8s_8s_2s_12_4_1_U82_n_3,mac_muladd_8s_8s_2s_12_4_1_U82_n_4,mac_muladd_8s_8s_2s_12_4_1_U82_n_5,mac_muladd_8s_8s_2s_12_4_1_U82_n_6}),
        .C(p_reg_reg_2),
        .Q(Q[0]),
        .W1_4_0(W1_4_0),
        .W1_7_3_o_ap_vld(grp_updateHidden_fu_493_W1_1_3_o_ap_vld),
        .ap_clk(ap_clk),
        .img_pos_4(img_pos_4));
  bd_0_hls_inst_0_train_step_mac_muladd_8s_8s_2s_12_4_1_12 mac_muladd_8s_8s_2s_12_4_1_U80
       (.A({mac_muladd_8s_8s_2s_12_4_1_U82_n_0,mac_muladd_8s_8s_2s_12_4_1_U82_n_1,mac_muladd_8s_8s_2s_12_4_1_U82_n_2,mac_muladd_8s_8s_2s_12_4_1_U82_n_3,mac_muladd_8s_8s_2s_12_4_1_U82_n_4,mac_muladd_8s_8s_2s_12_4_1_U82_n_5,mac_muladd_8s_8s_2s_12_4_1_U82_n_6}),
        .C(p_reg_reg_3),
        .Q(Q[0]),
        .W1_5_0(W1_5_0),
        .W1_7_3_o_ap_vld(grp_updateHidden_fu_493_W1_1_3_o_ap_vld),
        .ap_clk(ap_clk),
        .img_pos_5(img_pos_5));
  bd_0_hls_inst_0_train_step_mac_muladd_8s_8s_2s_12_4_1_13 mac_muladd_8s_8s_2s_12_4_1_U81
       (.A({mac_muladd_8s_8s_2s_12_4_1_U82_n_0,mac_muladd_8s_8s_2s_12_4_1_U82_n_1,mac_muladd_8s_8s_2s_12_4_1_U82_n_2,mac_muladd_8s_8s_2s_12_4_1_U82_n_3,mac_muladd_8s_8s_2s_12_4_1_U82_n_4,mac_muladd_8s_8s_2s_12_4_1_U82_n_5,mac_muladd_8s_8s_2s_12_4_1_U82_n_6}),
        .C(p_reg_reg_4),
        .Q(Q[0]),
        .W1_6_0(W1_6_0),
        .W1_7_3_o_ap_vld(grp_updateHidden_fu_493_W1_1_3_o_ap_vld),
        .ap_clk(ap_clk),
        .img_pos_6(img_pos_6));
  bd_0_hls_inst_0_train_step_mac_muladd_8s_8s_2s_12_4_1_14 mac_muladd_8s_8s_2s_12_4_1_U82
       (.A({mac_muladd_8s_8s_2s_12_4_1_U82_n_0,mac_muladd_8s_8s_2s_12_4_1_U82_n_1,mac_muladd_8s_8s_2s_12_4_1_U82_n_2,mac_muladd_8s_8s_2s_12_4_1_U82_n_3,mac_muladd_8s_8s_2s_12_4_1_U82_n_4,mac_muladd_8s_8s_2s_12_4_1_U82_n_5,mac_muladd_8s_8s_2s_12_4_1_U82_n_6}),
        .C(p_reg_reg_5),
        .Q(Q[0]),
        .W1_7_0(W1_7_0),
        .W1_7_3_o_ap_vld(grp_updateHidden_fu_493_W1_1_3_o_ap_vld),
        .ap_clk(ap_clk),
        .img_pos_7(img_pos_7),
        .train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3(train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3),
        .train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7(train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7));
  bd_0_hls_inst_0_train_step_mac_muladd_8s_8s_2s_12_4_1_15 mac_muladd_8s_8s_2s_12_4_1_U83
       (.A({mac_muladd_8s_8s_2s_12_4_1_U90_n_0,mac_muladd_8s_8s_2s_12_4_1_U90_n_1,mac_muladd_8s_8s_2s_12_4_1_U90_n_2,mac_muladd_8s_8s_2s_12_4_1_U90_n_3,mac_muladd_8s_8s_2s_12_4_1_U90_n_4,mac_muladd_8s_8s_2s_12_4_1_U90_n_5,mac_muladd_8s_8s_2s_12_4_1_U90_n_6}),
        .C(p_reg_reg_6),
        .Q(Q[0]),
        .W1_0_1(W1_0_1),
        .W1_7_3_o_ap_vld(grp_updateHidden_fu_493_W1_1_3_o_ap_vld),
        .ap_clk(ap_clk),
        .img_pos_0(img_pos_0));
  bd_0_hls_inst_0_train_step_mac_muladd_8s_8s_2s_12_4_1_16 mac_muladd_8s_8s_2s_12_4_1_U84
       (.A({mac_muladd_8s_8s_2s_12_4_1_U90_n_0,mac_muladd_8s_8s_2s_12_4_1_U90_n_1,mac_muladd_8s_8s_2s_12_4_1_U90_n_2,mac_muladd_8s_8s_2s_12_4_1_U90_n_3,mac_muladd_8s_8s_2s_12_4_1_U90_n_4,mac_muladd_8s_8s_2s_12_4_1_U90_n_5,mac_muladd_8s_8s_2s_12_4_1_U90_n_6}),
        .C(p_reg_reg_7),
        .Q(Q[0]),
        .W1_1_1(W1_1_1),
        .W1_7_3_o_ap_vld(grp_updateHidden_fu_493_W1_1_3_o_ap_vld),
        .ap_clk(ap_clk),
        .img_pos_1(img_pos_1));
  bd_0_hls_inst_0_train_step_mac_muladd_8s_8s_2s_12_4_1_17 mac_muladd_8s_8s_2s_12_4_1_U85
       (.A({mac_muladd_8s_8s_2s_12_4_1_U90_n_0,mac_muladd_8s_8s_2s_12_4_1_U90_n_1,mac_muladd_8s_8s_2s_12_4_1_U90_n_2,mac_muladd_8s_8s_2s_12_4_1_U90_n_3,mac_muladd_8s_8s_2s_12_4_1_U90_n_4,mac_muladd_8s_8s_2s_12_4_1_U90_n_5,mac_muladd_8s_8s_2s_12_4_1_U90_n_6}),
        .C(p_reg_reg_8),
        .Q(Q[0]),
        .W1_2_1(W1_2_1),
        .W1_7_3_o_ap_vld(grp_updateHidden_fu_493_W1_1_3_o_ap_vld),
        .ap_clk(ap_clk),
        .img_pos_2(img_pos_2));
  bd_0_hls_inst_0_train_step_mac_muladd_8s_8s_2s_12_4_1_18 mac_muladd_8s_8s_2s_12_4_1_U86
       (.A({mac_muladd_8s_8s_2s_12_4_1_U90_n_0,mac_muladd_8s_8s_2s_12_4_1_U90_n_1,mac_muladd_8s_8s_2s_12_4_1_U90_n_2,mac_muladd_8s_8s_2s_12_4_1_U90_n_3,mac_muladd_8s_8s_2s_12_4_1_U90_n_4,mac_muladd_8s_8s_2s_12_4_1_U90_n_5,mac_muladd_8s_8s_2s_12_4_1_U90_n_6}),
        .C(p_reg_reg_9),
        .Q(Q[0]),
        .W1_3_1(W1_3_1),
        .W1_7_3_o_ap_vld(grp_updateHidden_fu_493_W1_1_3_o_ap_vld),
        .ap_clk(ap_clk),
        .img_pos_3(img_pos_3));
  bd_0_hls_inst_0_train_step_mac_muladd_8s_8s_2s_12_4_1_19 mac_muladd_8s_8s_2s_12_4_1_U87
       (.A({mac_muladd_8s_8s_2s_12_4_1_U90_n_0,mac_muladd_8s_8s_2s_12_4_1_U90_n_1,mac_muladd_8s_8s_2s_12_4_1_U90_n_2,mac_muladd_8s_8s_2s_12_4_1_U90_n_3,mac_muladd_8s_8s_2s_12_4_1_U90_n_4,mac_muladd_8s_8s_2s_12_4_1_U90_n_5,mac_muladd_8s_8s_2s_12_4_1_U90_n_6}),
        .C(p_reg_reg_10),
        .Q(Q[0]),
        .W1_4_1(W1_4_1),
        .W1_7_3_o_ap_vld(grp_updateHidden_fu_493_W1_1_3_o_ap_vld),
        .ap_clk(ap_clk),
        .img_pos_4(img_pos_4));
  bd_0_hls_inst_0_train_step_mac_muladd_8s_8s_2s_12_4_1_20 mac_muladd_8s_8s_2s_12_4_1_U88
       (.A({mac_muladd_8s_8s_2s_12_4_1_U90_n_0,mac_muladd_8s_8s_2s_12_4_1_U90_n_1,mac_muladd_8s_8s_2s_12_4_1_U90_n_2,mac_muladd_8s_8s_2s_12_4_1_U90_n_3,mac_muladd_8s_8s_2s_12_4_1_U90_n_4,mac_muladd_8s_8s_2s_12_4_1_U90_n_5,mac_muladd_8s_8s_2s_12_4_1_U90_n_6}),
        .C(p_reg_reg_11),
        .Q(Q[0]),
        .W1_5_1(W1_5_1),
        .W1_7_3_o_ap_vld(grp_updateHidden_fu_493_W1_1_3_o_ap_vld),
        .ap_clk(ap_clk),
        .img_pos_5(img_pos_5));
  bd_0_hls_inst_0_train_step_mac_muladd_8s_8s_2s_12_4_1_21 mac_muladd_8s_8s_2s_12_4_1_U89
       (.A({mac_muladd_8s_8s_2s_12_4_1_U90_n_0,mac_muladd_8s_8s_2s_12_4_1_U90_n_1,mac_muladd_8s_8s_2s_12_4_1_U90_n_2,mac_muladd_8s_8s_2s_12_4_1_U90_n_3,mac_muladd_8s_8s_2s_12_4_1_U90_n_4,mac_muladd_8s_8s_2s_12_4_1_U90_n_5,mac_muladd_8s_8s_2s_12_4_1_U90_n_6}),
        .C(p_reg_reg_12),
        .Q(Q[0]),
        .W1_6_1(W1_6_1),
        .W1_7_3_o_ap_vld(grp_updateHidden_fu_493_W1_1_3_o_ap_vld),
        .ap_clk(ap_clk),
        .img_pos_6(img_pos_6));
  bd_0_hls_inst_0_train_step_mac_muladd_8s_8s_2s_12_4_1_22 mac_muladd_8s_8s_2s_12_4_1_U90
       (.A({mac_muladd_8s_8s_2s_12_4_1_U90_n_0,mac_muladd_8s_8s_2s_12_4_1_U90_n_1,mac_muladd_8s_8s_2s_12_4_1_U90_n_2,mac_muladd_8s_8s_2s_12_4_1_U90_n_3,mac_muladd_8s_8s_2s_12_4_1_U90_n_4,mac_muladd_8s_8s_2s_12_4_1_U90_n_5,mac_muladd_8s_8s_2s_12_4_1_U90_n_6}),
        .C(p_reg_reg_13),
        .Q(Q[0]),
        .W1_7_1(W1_7_1),
        .W1_7_3_o_ap_vld(grp_updateHidden_fu_493_W1_1_3_o_ap_vld),
        .ap_clk(ap_clk),
        .img_pos_7(img_pos_7),
        .train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2(train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2),
        .train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6(train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6));
  bd_0_hls_inst_0_train_step_mac_muladd_8s_8s_2s_12_4_1_23 mac_muladd_8s_8s_2s_12_4_1_U91
       (.A({mac_muladd_8s_8s_2s_12_4_1_U98_n_0,mac_muladd_8s_8s_2s_12_4_1_U98_n_1,mac_muladd_8s_8s_2s_12_4_1_U98_n_2,mac_muladd_8s_8s_2s_12_4_1_U98_n_3,mac_muladd_8s_8s_2s_12_4_1_U98_n_4,mac_muladd_8s_8s_2s_12_4_1_U98_n_5,mac_muladd_8s_8s_2s_12_4_1_U98_n_6}),
        .C(p_reg_reg_14),
        .Q(Q[0]),
        .W1_0_2(W1_0_2),
        .W1_7_3_o_ap_vld(grp_updateHidden_fu_493_W1_1_3_o_ap_vld),
        .ap_clk(ap_clk),
        .img_pos_0(img_pos_0));
  bd_0_hls_inst_0_train_step_mac_muladd_8s_8s_2s_12_4_1_24 mac_muladd_8s_8s_2s_12_4_1_U92
       (.A({mac_muladd_8s_8s_2s_12_4_1_U98_n_0,mac_muladd_8s_8s_2s_12_4_1_U98_n_1,mac_muladd_8s_8s_2s_12_4_1_U98_n_2,mac_muladd_8s_8s_2s_12_4_1_U98_n_3,mac_muladd_8s_8s_2s_12_4_1_U98_n_4,mac_muladd_8s_8s_2s_12_4_1_U98_n_5,mac_muladd_8s_8s_2s_12_4_1_U98_n_6}),
        .C(p_reg_reg_15),
        .Q(Q[0]),
        .W1_1_2(W1_1_2),
        .W1_7_3_o_ap_vld(grp_updateHidden_fu_493_W1_1_3_o_ap_vld),
        .ap_clk(ap_clk),
        .img_pos_1(img_pos_1));
  bd_0_hls_inst_0_train_step_mac_muladd_8s_8s_2s_12_4_1_25 mac_muladd_8s_8s_2s_12_4_1_U93
       (.A({mac_muladd_8s_8s_2s_12_4_1_U98_n_0,mac_muladd_8s_8s_2s_12_4_1_U98_n_1,mac_muladd_8s_8s_2s_12_4_1_U98_n_2,mac_muladd_8s_8s_2s_12_4_1_U98_n_3,mac_muladd_8s_8s_2s_12_4_1_U98_n_4,mac_muladd_8s_8s_2s_12_4_1_U98_n_5,mac_muladd_8s_8s_2s_12_4_1_U98_n_6}),
        .C(p_reg_reg_16),
        .Q(Q[0]),
        .W1_2_2(W1_2_2),
        .W1_7_3_o_ap_vld(grp_updateHidden_fu_493_W1_1_3_o_ap_vld),
        .ap_clk(ap_clk),
        .img_pos_2(img_pos_2));
  bd_0_hls_inst_0_train_step_mac_muladd_8s_8s_2s_12_4_1_26 mac_muladd_8s_8s_2s_12_4_1_U94
       (.A({mac_muladd_8s_8s_2s_12_4_1_U98_n_0,mac_muladd_8s_8s_2s_12_4_1_U98_n_1,mac_muladd_8s_8s_2s_12_4_1_U98_n_2,mac_muladd_8s_8s_2s_12_4_1_U98_n_3,mac_muladd_8s_8s_2s_12_4_1_U98_n_4,mac_muladd_8s_8s_2s_12_4_1_U98_n_5,mac_muladd_8s_8s_2s_12_4_1_U98_n_6}),
        .C(p_reg_reg_17),
        .Q(Q[0]),
        .W1_3_2(W1_3_2),
        .W1_7_3_o_ap_vld(grp_updateHidden_fu_493_W1_1_3_o_ap_vld),
        .ap_clk(ap_clk),
        .img_pos_3(img_pos_3));
  bd_0_hls_inst_0_train_step_mac_muladd_8s_8s_2s_12_4_1_27 mac_muladd_8s_8s_2s_12_4_1_U95
       (.A({mac_muladd_8s_8s_2s_12_4_1_U98_n_0,mac_muladd_8s_8s_2s_12_4_1_U98_n_1,mac_muladd_8s_8s_2s_12_4_1_U98_n_2,mac_muladd_8s_8s_2s_12_4_1_U98_n_3,mac_muladd_8s_8s_2s_12_4_1_U98_n_4,mac_muladd_8s_8s_2s_12_4_1_U98_n_5,mac_muladd_8s_8s_2s_12_4_1_U98_n_6}),
        .C(p_reg_reg_18),
        .Q(Q[0]),
        .W1_4_2(W1_4_2),
        .W1_7_3_o_ap_vld(grp_updateHidden_fu_493_W1_1_3_o_ap_vld),
        .ap_clk(ap_clk),
        .img_pos_4(img_pos_4));
  bd_0_hls_inst_0_train_step_mac_muladd_8s_8s_2s_12_4_1_28 mac_muladd_8s_8s_2s_12_4_1_U96
       (.A({mac_muladd_8s_8s_2s_12_4_1_U98_n_0,mac_muladd_8s_8s_2s_12_4_1_U98_n_1,mac_muladd_8s_8s_2s_12_4_1_U98_n_2,mac_muladd_8s_8s_2s_12_4_1_U98_n_3,mac_muladd_8s_8s_2s_12_4_1_U98_n_4,mac_muladd_8s_8s_2s_12_4_1_U98_n_5,mac_muladd_8s_8s_2s_12_4_1_U98_n_6}),
        .C(p_reg_reg_19),
        .Q(Q[0]),
        .W1_5_2(W1_5_2),
        .W1_7_3_o_ap_vld(grp_updateHidden_fu_493_W1_1_3_o_ap_vld),
        .ap_clk(ap_clk),
        .img_pos_5(img_pos_5));
  bd_0_hls_inst_0_train_step_mac_muladd_8s_8s_2s_12_4_1_29 mac_muladd_8s_8s_2s_12_4_1_U97
       (.A({mac_muladd_8s_8s_2s_12_4_1_U98_n_0,mac_muladd_8s_8s_2s_12_4_1_U98_n_1,mac_muladd_8s_8s_2s_12_4_1_U98_n_2,mac_muladd_8s_8s_2s_12_4_1_U98_n_3,mac_muladd_8s_8s_2s_12_4_1_U98_n_4,mac_muladd_8s_8s_2s_12_4_1_U98_n_5,mac_muladd_8s_8s_2s_12_4_1_U98_n_6}),
        .C(p_reg_reg_20),
        .Q(Q[0]),
        .W1_6_2(W1_6_2),
        .W1_7_3_o_ap_vld(grp_updateHidden_fu_493_W1_1_3_o_ap_vld),
        .ap_clk(ap_clk),
        .img_pos_6(img_pos_6));
  bd_0_hls_inst_0_train_step_mac_muladd_8s_8s_2s_12_4_1_30 mac_muladd_8s_8s_2s_12_4_1_U98
       (.A({mac_muladd_8s_8s_2s_12_4_1_U98_n_0,mac_muladd_8s_8s_2s_12_4_1_U98_n_1,mac_muladd_8s_8s_2s_12_4_1_U98_n_2,mac_muladd_8s_8s_2s_12_4_1_U98_n_3,mac_muladd_8s_8s_2s_12_4_1_U98_n_4,mac_muladd_8s_8s_2s_12_4_1_U98_n_5,mac_muladd_8s_8s_2s_12_4_1_U98_n_6}),
        .C(p_reg_reg_21),
        .Q(Q[0]),
        .W1_7_2(W1_7_2),
        .W1_7_3_o_ap_vld(grp_updateHidden_fu_493_W1_1_3_o_ap_vld),
        .ap_clk(ap_clk),
        .img_pos_7(img_pos_7),
        .train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1(train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1),
        .train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5(train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5));
  bd_0_hls_inst_0_train_step_mac_muladd_8s_8s_2s_12_4_1_31 mac_muladd_8s_8s_2s_12_4_1_U99
       (.C(p_reg_reg_22),
        .O66({mac_muladd_8s_8s_2s_12_4_1_U106_n_0,mac_muladd_8s_8s_2s_12_4_1_U106_n_1,mac_muladd_8s_8s_2s_12_4_1_U106_n_2,mac_muladd_8s_8s_2s_12_4_1_U106_n_3,mac_muladd_8s_8s_2s_12_4_1_U106_n_4,mac_muladd_8s_8s_2s_12_4_1_U106_n_5,mac_muladd_8s_8s_2s_12_4_1_U106_n_6}),
        .Q(Q[0]),
        .W1_0_3(W1_0_3),
        .W1_7_3_o_ap_vld(grp_updateHidden_fu_493_W1_1_3_o_ap_vld),
        .ap_clk(ap_clk),
        .img_pos_0(img_pos_0));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
