// Generated by FIR Compiler
// ************************************************************
// THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE!
// ************************************************************
// Copyright (C) 1991-2005 Altera Corporation
// Any megafunction design, and related net list (encrypted or decrypted),
// support information, device programming or simulation file, and any other
// associated documentation or information provided by Altera or a partner
// under Altera's Megafunction Partnership Program may be used only to
// program PLD devices (but not masked PLD devices) from Altera.  Any other
// use of such megafunction design, net list, support information, device
// programming or simulation file, or any other related documentation or
// information is prohibited for any other purpose, including, but not
// limited to modification, reverse engineering, de-compiling, or use with
// any other silicon devices, unless such use is explicitly licensed under
// a separate agreement with Altera or a megafunction partner.  Title to
// the intellectual property, including patents, copyrights, trademarks,
// trade secrets, or maskworks, embodied in any such megafunction design,
// net list, support information, device programming or simulation file, or
// any other related documentation or information provided by Altera or a
// megafunction partner, remains with Altera, the megafunction partner, or
// their respective licensors.  No other licenses, including any licenses
// needed under any third party's intellectual property, are provided herein.
// 00
// altera message_off 10036
(* altera_attribute = "-name MESSAGE_DISABLE 15400; -name MESSAGE_DISABLE 14130; -name MESSAGE_DISABLE 10036; -name MESSAGE_DISABLE 12020; -name MESSAGE_DISABLE 12030; -name MESSAGE_DISABLE 12010; -name MESSAGE_DISABLE 12110; -name MESSAGE_DISABLE 14320; -name MESSAGE_DISABLE 13410" *)
module FIR1_st (clk, 
              rst, 
              data_in, 
              clk_en, 
              rdy_to_ld, 
              done, 
              fir_result); 
parameter DATA_WIDTH  = 8;
parameter COEF_WIDTH  = 8;
parameter ACCUM_WIDTH = 18;

input clk, rst;
input [DATA_WIDTH-1:0] data_in;
input clk_en;
output rdy_to_ld;
wire rdy_to_ld;
wire rdy_int;
wire data_ld;
output done;
wire done;
wire done_int;
output [ACCUM_WIDTH-1:0] fir_result;
wire addr_low;
assign addr_low = 1'b0;


//--- Parallel TDL Storage ---
wire inv_rst;
assign inv_rst = ~rst;
assign data_ld = rdy_int;
wire [7:0] tdl_0_n;
wire [7:0] tdl_1_n;
wire [7:0] tdl_2_n;
wire [7:0] tdl_3_n;
wire [7:0] tdl_4_n;
wire [7:0] tdl_5_n;
wire [7:0] tdl_6_n;
wire [7:0] tdl_7_n;
wire [7:0] tdl_8_n;
wire [7:0] tdl_9_n;
wire [7:0] tdl_10_n;
wire [7:0] tdl_11_n;
wire [7:0] tdl_12_n;
wire [7:0] tdl_13_n;
wire [7:0] tdl_14_n;
wire [7:0] tdl_15_n;
wire [7:0] tdl_16_n;
wire [7:0] tdl_17_n;
wire [7:0] tdl_18_n;
wire [7:0] tdl_19_n;
wire [7:0] tdl_20_n;
wire [7:0] tdl_21_n;
wire [7:0] tdl_22_n;
wire [7:0] tdl_23_n;
wire [7:0] tdl_24_n;
wire [7:0] tdl_25_n;
wire [7:0] tdl_26_n;
wire [7:0] tdl_27_n;
wire [7:0] tdl_28_n;
wire [7:0] tdl_29_n;
wire [7:0] tdl_30_n;
wire [7:0] tdl_31_n;
wire [7:0] tdl_32_n;
wire [7:0] tdl_33_n;
wire [7:0] tdl_34_n;
wire [7:0] tdl_35_n;
wire [7:0] tdl_36_n;
wire [7:0] tdl_37_n;
wire [7:0] tdl_38_n;
wire [7:0] tdl_39_n;


//--- TDL  ---
tdl_da_lc Utdldalc0n (.clk(clk), .clk_en(rdy_int & clk_en),.rst(rst),.data_in(data_in), .data_out(tdl_0_n) );
defparam Utdldalc0n.WIDTH = DATA_WIDTH;
tdl_da_lc Utdldalc1n (.clk(clk), .clk_en(rdy_int & clk_en),.rst(rst),.data_in(tdl_0_n), .data_out(tdl_1_n) );
defparam Utdldalc1n.WIDTH = DATA_WIDTH;
tdl_da_lc Utdldalc2n (.clk(clk), .clk_en(rdy_int & clk_en),.rst(rst),.data_in(tdl_1_n), .data_out(tdl_2_n) );
defparam Utdldalc2n.WIDTH = DATA_WIDTH;
tdl_da_lc Utdldalc3n (.clk(clk), .clk_en(rdy_int & clk_en),.rst(rst),.data_in(tdl_2_n), .data_out(tdl_3_n) );
defparam Utdldalc3n.WIDTH = DATA_WIDTH;
tdl_da_lc Utdldalc4n (.clk(clk), .clk_en(rdy_int & clk_en),.rst(rst),.data_in(tdl_3_n), .data_out(tdl_4_n) );
defparam Utdldalc4n.WIDTH = DATA_WIDTH;
tdl_da_lc Utdldalc5n (.clk(clk), .clk_en(rdy_int & clk_en),.rst(rst),.data_in(tdl_4_n), .data_out(tdl_5_n) );
defparam Utdldalc5n.WIDTH = DATA_WIDTH;
tdl_da_lc Utdldalc6n (.clk(clk), .clk_en(rdy_int & clk_en),.rst(rst),.data_in(tdl_5_n), .data_out(tdl_6_n) );
defparam Utdldalc6n.WIDTH = DATA_WIDTH;
tdl_da_lc Utdldalc7n (.clk(clk), .clk_en(rdy_int & clk_en),.rst(rst),.data_in(tdl_6_n), .data_out(tdl_7_n) );
defparam Utdldalc7n.WIDTH = DATA_WIDTH;
tdl_da_lc Utdldalc8n (.clk(clk), .clk_en(rdy_int & clk_en),.rst(rst),.data_in(tdl_7_n), .data_out(tdl_8_n) );
defparam Utdldalc8n.WIDTH = DATA_WIDTH;
tdl_da_lc Utdldalc9n (.clk(clk), .clk_en(rdy_int & clk_en),.rst(rst),.data_in(tdl_8_n), .data_out(tdl_9_n) );
defparam Utdldalc9n.WIDTH = DATA_WIDTH;
tdl_da_lc Utdldalc10n (.clk(clk), .clk_en(rdy_int & clk_en),.rst(rst),.data_in(tdl_9_n), .data_out(tdl_10_n) );
defparam Utdldalc10n.WIDTH = DATA_WIDTH;
tdl_da_lc Utdldalc11n (.clk(clk), .clk_en(rdy_int & clk_en),.rst(rst),.data_in(tdl_10_n), .data_out(tdl_11_n) );
defparam Utdldalc11n.WIDTH = DATA_WIDTH;
tdl_da_lc Utdldalc12n (.clk(clk), .clk_en(rdy_int & clk_en),.rst(rst),.data_in(tdl_11_n), .data_out(tdl_12_n) );
defparam Utdldalc12n.WIDTH = DATA_WIDTH;
tdl_da_lc Utdldalc13n (.clk(clk), .clk_en(rdy_int & clk_en),.rst(rst),.data_in(tdl_12_n), .data_out(tdl_13_n) );
defparam Utdldalc13n.WIDTH = DATA_WIDTH;
tdl_da_lc Utdldalc14n (.clk(clk), .clk_en(rdy_int & clk_en),.rst(rst),.data_in(tdl_13_n), .data_out(tdl_14_n) );
defparam Utdldalc14n.WIDTH = DATA_WIDTH;
tdl_da_lc Utdldalc15n (.clk(clk), .clk_en(rdy_int & clk_en),.rst(rst),.data_in(tdl_14_n), .data_out(tdl_15_n) );
defparam Utdldalc15n.WIDTH = DATA_WIDTH;
tdl_da_lc Utdldalc16n (.clk(clk), .clk_en(rdy_int & clk_en),.rst(rst),.data_in(tdl_15_n), .data_out(tdl_16_n) );
defparam Utdldalc16n.WIDTH = DATA_WIDTH;
tdl_da_lc Utdldalc17n (.clk(clk), .clk_en(rdy_int & clk_en),.rst(rst),.data_in(tdl_16_n), .data_out(tdl_17_n) );
defparam Utdldalc17n.WIDTH = DATA_WIDTH;
tdl_da_lc Utdldalc18n (.clk(clk), .clk_en(rdy_int & clk_en),.rst(rst),.data_in(tdl_17_n), .data_out(tdl_18_n) );
defparam Utdldalc18n.WIDTH = DATA_WIDTH;
tdl_da_lc Utdldalc19n (.clk(clk), .clk_en(rdy_int & clk_en),.rst(rst),.data_in(tdl_18_n), .data_out(tdl_19_n) );
defparam Utdldalc19n.WIDTH = DATA_WIDTH;
tdl_da_lc Utdldalc20n (.clk(clk), .clk_en(rdy_int & clk_en),.rst(rst),.data_in(tdl_19_n), .data_out(tdl_20_n) );
defparam Utdldalc20n.WIDTH = DATA_WIDTH;
tdl_da_lc Utdldalc21n (.clk(clk), .clk_en(rdy_int & clk_en),.rst(rst),.data_in(tdl_20_n), .data_out(tdl_21_n) );
defparam Utdldalc21n.WIDTH = DATA_WIDTH;
tdl_da_lc Utdldalc22n (.clk(clk), .clk_en(rdy_int & clk_en),.rst(rst),.data_in(tdl_21_n), .data_out(tdl_22_n) );
defparam Utdldalc22n.WIDTH = DATA_WIDTH;
tdl_da_lc Utdldalc23n (.clk(clk), .clk_en(rdy_int & clk_en),.rst(rst),.data_in(tdl_22_n), .data_out(tdl_23_n) );
defparam Utdldalc23n.WIDTH = DATA_WIDTH;
tdl_da_lc Utdldalc24n (.clk(clk), .clk_en(rdy_int & clk_en),.rst(rst),.data_in(tdl_23_n), .data_out(tdl_24_n) );
defparam Utdldalc24n.WIDTH = DATA_WIDTH;
tdl_da_lc Utdldalc25n (.clk(clk), .clk_en(rdy_int & clk_en),.rst(rst),.data_in(tdl_24_n), .data_out(tdl_25_n) );
defparam Utdldalc25n.WIDTH = DATA_WIDTH;
tdl_da_lc Utdldalc26n (.clk(clk), .clk_en(rdy_int & clk_en),.rst(rst),.data_in(tdl_25_n), .data_out(tdl_26_n) );
defparam Utdldalc26n.WIDTH = DATA_WIDTH;
tdl_da_lc Utdldalc27n (.clk(clk), .clk_en(rdy_int & clk_en),.rst(rst),.data_in(tdl_26_n), .data_out(tdl_27_n) );
defparam Utdldalc27n.WIDTH = DATA_WIDTH;
tdl_da_lc Utdldalc28n (.clk(clk), .clk_en(rdy_int & clk_en),.rst(rst),.data_in(tdl_27_n), .data_out(tdl_28_n) );
defparam Utdldalc28n.WIDTH = DATA_WIDTH;
tdl_da_lc Utdldalc29n (.clk(clk), .clk_en(rdy_int & clk_en),.rst(rst),.data_in(tdl_28_n), .data_out(tdl_29_n) );
defparam Utdldalc29n.WIDTH = DATA_WIDTH;
tdl_da_lc Utdldalc30n (.clk(clk), .clk_en(rdy_int & clk_en),.rst(rst),.data_in(tdl_29_n), .data_out(tdl_30_n) );
defparam Utdldalc30n.WIDTH = DATA_WIDTH;
tdl_da_lc Utdldalc31n (.clk(clk), .clk_en(rdy_int & clk_en),.rst(rst),.data_in(tdl_30_n), .data_out(tdl_31_n) );
defparam Utdldalc31n.WIDTH = DATA_WIDTH;
tdl_da_lc Utdldalc32n (.clk(clk), .clk_en(rdy_int & clk_en),.rst(rst),.data_in(tdl_31_n), .data_out(tdl_32_n) );
defparam Utdldalc32n.WIDTH = DATA_WIDTH;
tdl_da_lc Utdldalc33n (.clk(clk), .clk_en(rdy_int & clk_en),.rst(rst),.data_in(tdl_32_n), .data_out(tdl_33_n) );
defparam Utdldalc33n.WIDTH = DATA_WIDTH;
tdl_da_lc Utdldalc34n (.clk(clk), .clk_en(rdy_int & clk_en),.rst(rst),.data_in(tdl_33_n), .data_out(tdl_34_n) );
defparam Utdldalc34n.WIDTH = DATA_WIDTH;
tdl_da_lc Utdldalc35n (.clk(clk), .clk_en(rdy_int & clk_en),.rst(rst),.data_in(tdl_34_n), .data_out(tdl_35_n) );
defparam Utdldalc35n.WIDTH = DATA_WIDTH;
tdl_da_lc Utdldalc36n (.clk(clk), .clk_en(rdy_int & clk_en),.rst(rst),.data_in(tdl_35_n), .data_out(tdl_36_n) );
defparam Utdldalc36n.WIDTH = DATA_WIDTH;
tdl_da_lc Utdldalc37n (.clk(clk), .clk_en(rdy_int & clk_en),.rst(rst),.data_in(tdl_36_n), .data_out(tdl_37_n) );
defparam Utdldalc37n.WIDTH = DATA_WIDTH;
tdl_da_lc Utdldalc38n (.clk(clk), .clk_en(rdy_int & clk_en),.rst(rst),.data_in(tdl_37_n), .data_out(tdl_38_n) );
defparam Utdldalc38n.WIDTH = DATA_WIDTH;
tdl_da_lc Utdldalc39n (.clk(clk), .clk_en(rdy_int & clk_en),.rst(rst),.data_in(tdl_38_n), .data_out(tdl_39_n) );
defparam Utdldalc39n.WIDTH = DATA_WIDTH;


// --- ROM LUTs ---- 
// symmetrical adders ...
wire [8:0] sym_res_0_n;
sadd_cen U_0_sym_add (.clk(clk), .gclk_en(clk_en), .ain(tdl_0_n), .bin(tdl_39_n), .res(sym_res_0_n) );
defparam U_0_sym_add.IN_WIDTH = 8;
defparam U_0_sym_add.PIPE_DEPTH = 1;
wire [8:0] sym_res_1_n;
sadd_cen U_1_sym_add (.clk(clk), .gclk_en(clk_en), .ain(tdl_1_n), .bin(tdl_38_n), .res(sym_res_1_n) );
defparam U_1_sym_add.IN_WIDTH = 8;
defparam U_1_sym_add.PIPE_DEPTH = 1;
wire [8:0] sym_res_2_n;
sadd_cen U_2_sym_add (.clk(clk), .gclk_en(clk_en), .ain(tdl_2_n), .bin(tdl_37_n), .res(sym_res_2_n) );
defparam U_2_sym_add.IN_WIDTH = 8;
defparam U_2_sym_add.PIPE_DEPTH = 1;
wire [8:0] sym_res_3_n;
sadd_cen U_3_sym_add (.clk(clk), .gclk_en(clk_en), .ain(tdl_3_n), .bin(tdl_36_n), .res(sym_res_3_n) );
defparam U_3_sym_add.IN_WIDTH = 8;
defparam U_3_sym_add.PIPE_DEPTH = 1;
wire [8:0] sym_res_4_n;
sadd_cen U_4_sym_add (.clk(clk), .gclk_en(clk_en), .ain(tdl_4_n), .bin(tdl_35_n), .res(sym_res_4_n) );
defparam U_4_sym_add.IN_WIDTH = 8;
defparam U_4_sym_add.PIPE_DEPTH = 1;
wire [8:0] sym_res_5_n;
sadd_cen U_5_sym_add (.clk(clk), .gclk_en(clk_en), .ain(tdl_5_n), .bin(tdl_34_n), .res(sym_res_5_n) );
defparam U_5_sym_add.IN_WIDTH = 8;
defparam U_5_sym_add.PIPE_DEPTH = 1;
wire [8:0] sym_res_6_n;
sadd_cen U_6_sym_add (.clk(clk), .gclk_en(clk_en), .ain(tdl_6_n), .bin(tdl_33_n), .res(sym_res_6_n) );
defparam U_6_sym_add.IN_WIDTH = 8;
defparam U_6_sym_add.PIPE_DEPTH = 1;
wire [8:0] sym_res_7_n;
sadd_cen U_7_sym_add (.clk(clk), .gclk_en(clk_en), .ain(tdl_7_n), .bin(tdl_32_n), .res(sym_res_7_n) );
defparam U_7_sym_add.IN_WIDTH = 8;
defparam U_7_sym_add.PIPE_DEPTH = 1;
wire [8:0] sym_res_8_n;
sadd_cen U_8_sym_add (.clk(clk), .gclk_en(clk_en), .ain(tdl_8_n), .bin(tdl_31_n), .res(sym_res_8_n) );
defparam U_8_sym_add.IN_WIDTH = 8;
defparam U_8_sym_add.PIPE_DEPTH = 1;
wire [8:0] sym_res_9_n;
sadd_cen U_9_sym_add (.clk(clk), .gclk_en(clk_en), .ain(tdl_9_n), .bin(tdl_30_n), .res(sym_res_9_n) );
defparam U_9_sym_add.IN_WIDTH = 8;
defparam U_9_sym_add.PIPE_DEPTH = 1;
wire [8:0] sym_res_10_n;
sadd_cen U_10_sym_add (.clk(clk), .gclk_en(clk_en), .ain(tdl_10_n), .bin(tdl_29_n), .res(sym_res_10_n) );
defparam U_10_sym_add.IN_WIDTH = 8;
defparam U_10_sym_add.PIPE_DEPTH = 1;
wire [8:0] sym_res_11_n;
sadd_cen U_11_sym_add (.clk(clk), .gclk_en(clk_en), .ain(tdl_11_n), .bin(tdl_28_n), .res(sym_res_11_n) );
defparam U_11_sym_add.IN_WIDTH = 8;
defparam U_11_sym_add.PIPE_DEPTH = 1;
wire [8:0] sym_res_12_n;
sadd_cen U_12_sym_add (.clk(clk), .gclk_en(clk_en), .ain(tdl_12_n), .bin(tdl_27_n), .res(sym_res_12_n) );
defparam U_12_sym_add.IN_WIDTH = 8;
defparam U_12_sym_add.PIPE_DEPTH = 1;
wire [8:0] sym_res_13_n;
sadd_cen U_13_sym_add (.clk(clk), .gclk_en(clk_en), .ain(tdl_13_n), .bin(tdl_26_n), .res(sym_res_13_n) );
defparam U_13_sym_add.IN_WIDTH = 8;
defparam U_13_sym_add.PIPE_DEPTH = 1;
wire [8:0] sym_res_14_n;
sadd_cen U_14_sym_add (.clk(clk), .gclk_en(clk_en), .ain(tdl_14_n), .bin(tdl_25_n), .res(sym_res_14_n) );
defparam U_14_sym_add.IN_WIDTH = 8;
defparam U_14_sym_add.PIPE_DEPTH = 1;
wire [8:0] sym_res_15_n;
sadd_cen U_15_sym_add (.clk(clk), .gclk_en(clk_en), .ain(tdl_15_n), .bin(tdl_24_n), .res(sym_res_15_n) );
defparam U_15_sym_add.IN_WIDTH = 8;
defparam U_15_sym_add.PIPE_DEPTH = 1;
wire [8:0] sym_res_16_n;
sadd_cen U_16_sym_add (.clk(clk), .gclk_en(clk_en), .ain(tdl_16_n), .bin(tdl_23_n), .res(sym_res_16_n) );
defparam U_16_sym_add.IN_WIDTH = 8;
defparam U_16_sym_add.PIPE_DEPTH = 1;
wire [8:0] sym_res_17_n;
sadd_cen U_17_sym_add (.clk(clk), .gclk_en(clk_en), .ain(tdl_17_n), .bin(tdl_22_n), .res(sym_res_17_n) );
defparam U_17_sym_add.IN_WIDTH = 8;
defparam U_17_sym_add.PIPE_DEPTH = 1;
wire [8:0] sym_res_18_n;
sadd_cen U_18_sym_add (.clk(clk), .gclk_en(clk_en), .ain(tdl_18_n), .bin(tdl_21_n), .res(sym_res_18_n) );
defparam U_18_sym_add.IN_WIDTH = 8;
defparam U_18_sym_add.PIPE_DEPTH = 1;
wire [8:0] sym_res_19_n;
sadd_cen U_19_sym_add (.clk(clk), .gclk_en(clk_en), .ain(tdl_19_n), .bin(tdl_20_n), .res(sym_res_19_n) );
defparam U_19_sym_add.IN_WIDTH = 8;
defparam U_19_sym_add.PIPE_DEPTH = 1;


wire [8:0] lut_val_0_n_0_pp;
rom_lut Ur0_n_0_pp (.addr_in( {sym_res_3_n[0],sym_res_2_n[0],sym_res_1_n[0],sym_res_0_n[0] } ), .data_out( lut_val_0_n_0_pp[3:0]) ) ;
 defparam Ur0_n_0_pp.DATA_WIDTH = 4;
defparam Ur0_n_0_pp.C0 =                    0;
defparam Ur0_n_0_pp.C1 =                   13;
defparam Ur0_n_0_pp.C2 =                   13;
defparam Ur0_n_0_pp.C3 =                   10;
defparam Ur0_n_0_pp.C4 =                    3;
defparam Ur0_n_0_pp.C5 =                    0;
defparam Ur0_n_0_pp.C6 =                    0;
defparam Ur0_n_0_pp.C7 =                   13;
defparam Ur0_n_0_pp.C8 =                    3;
defparam Ur0_n_0_pp.C9 =                    0;
defparam Ur0_n_0_pp.CA =                    0;
defparam Ur0_n_0_pp.CB =                   13;
defparam Ur0_n_0_pp.CC =                    6;
defparam Ur0_n_0_pp.CD =                    3;
defparam Ur0_n_0_pp.CE =                    3;
defparam Ur0_n_0_pp.CF =                    0;
assign lut_val_0_n_0_pp[8] = lut_val_0_n_0_pp[3];
assign lut_val_0_n_0_pp[7] = lut_val_0_n_0_pp[3];
assign lut_val_0_n_0_pp[6] = lut_val_0_n_0_pp[3];
assign lut_val_0_n_0_pp[5] = lut_val_0_n_0_pp[3];
assign lut_val_0_n_0_pp[4] = lut_val_0_n_0_pp[3];
wire [8:0] lut_val_0_n_1_pp;
rom_lut Ur0_n_1_pp (.addr_in( {sym_res_3_n[1],sym_res_2_n[1],sym_res_1_n[1],sym_res_0_n[1] } ), .data_out( lut_val_0_n_1_pp[3:0]) ) ;
 defparam Ur0_n_1_pp.DATA_WIDTH = 4;
defparam Ur0_n_1_pp.C0 =                    0;
defparam Ur0_n_1_pp.C1 =                   13;
defparam Ur0_n_1_pp.C2 =                   13;
defparam Ur0_n_1_pp.C3 =                   10;
defparam Ur0_n_1_pp.C4 =                    3;
defparam Ur0_n_1_pp.C5 =                    0;
defparam Ur0_n_1_pp.C6 =                    0;
defparam Ur0_n_1_pp.C7 =                   13;
defparam Ur0_n_1_pp.C8 =                    3;
defparam Ur0_n_1_pp.C9 =                    0;
defparam Ur0_n_1_pp.CA =                    0;
defparam Ur0_n_1_pp.CB =                   13;
defparam Ur0_n_1_pp.CC =                    6;
defparam Ur0_n_1_pp.CD =                    3;
defparam Ur0_n_1_pp.CE =                    3;
defparam Ur0_n_1_pp.CF =                    0;
assign lut_val_0_n_1_pp[8] = lut_val_0_n_1_pp[3];
assign lut_val_0_n_1_pp[7] = lut_val_0_n_1_pp[3];
assign lut_val_0_n_1_pp[6] = lut_val_0_n_1_pp[3];
assign lut_val_0_n_1_pp[5] = lut_val_0_n_1_pp[3];
assign lut_val_0_n_1_pp[4] = lut_val_0_n_1_pp[3];
wire [8:0] lut_val_0_n_2_pp;
rom_lut Ur0_n_2_pp (.addr_in( {sym_res_3_n[2],sym_res_2_n[2],sym_res_1_n[2],sym_res_0_n[2] } ), .data_out( lut_val_0_n_2_pp[3:0]) ) ;
 defparam Ur0_n_2_pp.DATA_WIDTH = 4;
defparam Ur0_n_2_pp.C0 =                    0;
defparam Ur0_n_2_pp.C1 =                   13;
defparam Ur0_n_2_pp.C2 =                   13;
defparam Ur0_n_2_pp.C3 =                   10;
defparam Ur0_n_2_pp.C4 =                    3;
defparam Ur0_n_2_pp.C5 =                    0;
defparam Ur0_n_2_pp.C6 =                    0;
defparam Ur0_n_2_pp.C7 =                   13;
defparam Ur0_n_2_pp.C8 =                    3;
defparam Ur0_n_2_pp.C9 =                    0;
defparam Ur0_n_2_pp.CA =                    0;
defparam Ur0_n_2_pp.CB =                   13;
defparam Ur0_n_2_pp.CC =                    6;
defparam Ur0_n_2_pp.CD =                    3;
defparam Ur0_n_2_pp.CE =                    3;
defparam Ur0_n_2_pp.CF =                    0;
assign lut_val_0_n_2_pp[8] = lut_val_0_n_2_pp[3];
assign lut_val_0_n_2_pp[7] = lut_val_0_n_2_pp[3];
assign lut_val_0_n_2_pp[6] = lut_val_0_n_2_pp[3];
assign lut_val_0_n_2_pp[5] = lut_val_0_n_2_pp[3];
assign lut_val_0_n_2_pp[4] = lut_val_0_n_2_pp[3];
wire [8:0] lut_val_0_n_3_pp;
rom_lut Ur0_n_3_pp (.addr_in( {sym_res_3_n[3],sym_res_2_n[3],sym_res_1_n[3],sym_res_0_n[3] } ), .data_out( lut_val_0_n_3_pp[3:0]) ) ;
 defparam Ur0_n_3_pp.DATA_WIDTH = 4;
defparam Ur0_n_3_pp.C0 =                    0;
defparam Ur0_n_3_pp.C1 =                   13;
defparam Ur0_n_3_pp.C2 =                   13;
defparam Ur0_n_3_pp.C3 =                   10;
defparam Ur0_n_3_pp.C4 =                    3;
defparam Ur0_n_3_pp.C5 =                    0;
defparam Ur0_n_3_pp.C6 =                    0;
defparam Ur0_n_3_pp.C7 =                   13;
defparam Ur0_n_3_pp.C8 =                    3;
defparam Ur0_n_3_pp.C9 =                    0;
defparam Ur0_n_3_pp.CA =                    0;
defparam Ur0_n_3_pp.CB =                   13;
defparam Ur0_n_3_pp.CC =                    6;
defparam Ur0_n_3_pp.CD =                    3;
defparam Ur0_n_3_pp.CE =                    3;
defparam Ur0_n_3_pp.CF =                    0;
assign lut_val_0_n_3_pp[8] = lut_val_0_n_3_pp[3];
assign lut_val_0_n_3_pp[7] = lut_val_0_n_3_pp[3];
assign lut_val_0_n_3_pp[6] = lut_val_0_n_3_pp[3];
assign lut_val_0_n_3_pp[5] = lut_val_0_n_3_pp[3];
assign lut_val_0_n_3_pp[4] = lut_val_0_n_3_pp[3];
wire [8:0] lut_val_0_n_4_pp;
rom_lut Ur0_n_4_pp (.addr_in( {sym_res_3_n[4],sym_res_2_n[4],sym_res_1_n[4],sym_res_0_n[4] } ), .data_out( lut_val_0_n_4_pp[3:0]) ) ;
 defparam Ur0_n_4_pp.DATA_WIDTH = 4;
defparam Ur0_n_4_pp.C0 =                    0;
defparam Ur0_n_4_pp.C1 =                   13;
defparam Ur0_n_4_pp.C2 =                   13;
defparam Ur0_n_4_pp.C3 =                   10;
defparam Ur0_n_4_pp.C4 =                    3;
defparam Ur0_n_4_pp.C5 =                    0;
defparam Ur0_n_4_pp.C6 =                    0;
defparam Ur0_n_4_pp.C7 =                   13;
defparam Ur0_n_4_pp.C8 =                    3;
defparam Ur0_n_4_pp.C9 =                    0;
defparam Ur0_n_4_pp.CA =                    0;
defparam Ur0_n_4_pp.CB =                   13;
defparam Ur0_n_4_pp.CC =                    6;
defparam Ur0_n_4_pp.CD =                    3;
defparam Ur0_n_4_pp.CE =                    3;
defparam Ur0_n_4_pp.CF =                    0;
assign lut_val_0_n_4_pp[8] = lut_val_0_n_4_pp[3];
assign lut_val_0_n_4_pp[7] = lut_val_0_n_4_pp[3];
assign lut_val_0_n_4_pp[6] = lut_val_0_n_4_pp[3];
assign lut_val_0_n_4_pp[5] = lut_val_0_n_4_pp[3];
assign lut_val_0_n_4_pp[4] = lut_val_0_n_4_pp[3];
wire [8:0] lut_val_0_n_5_pp;
rom_lut Ur0_n_5_pp (.addr_in( {sym_res_3_n[5],sym_res_2_n[5],sym_res_1_n[5],sym_res_0_n[5] } ), .data_out( lut_val_0_n_5_pp[3:0]) ) ;
 defparam Ur0_n_5_pp.DATA_WIDTH = 4;
defparam Ur0_n_5_pp.C0 =                    0;
defparam Ur0_n_5_pp.C1 =                   13;
defparam Ur0_n_5_pp.C2 =                   13;
defparam Ur0_n_5_pp.C3 =                   10;
defparam Ur0_n_5_pp.C4 =                    3;
defparam Ur0_n_5_pp.C5 =                    0;
defparam Ur0_n_5_pp.C6 =                    0;
defparam Ur0_n_5_pp.C7 =                   13;
defparam Ur0_n_5_pp.C8 =                    3;
defparam Ur0_n_5_pp.C9 =                    0;
defparam Ur0_n_5_pp.CA =                    0;
defparam Ur0_n_5_pp.CB =                   13;
defparam Ur0_n_5_pp.CC =                    6;
defparam Ur0_n_5_pp.CD =                    3;
defparam Ur0_n_5_pp.CE =                    3;
defparam Ur0_n_5_pp.CF =                    0;
assign lut_val_0_n_5_pp[8] = lut_val_0_n_5_pp[3];
assign lut_val_0_n_5_pp[7] = lut_val_0_n_5_pp[3];
assign lut_val_0_n_5_pp[6] = lut_val_0_n_5_pp[3];
assign lut_val_0_n_5_pp[5] = lut_val_0_n_5_pp[3];
assign lut_val_0_n_5_pp[4] = lut_val_0_n_5_pp[3];
wire [8:0] lut_val_0_n_6_pp;
rom_lut Ur0_n_6_pp (.addr_in( {sym_res_3_n[6],sym_res_2_n[6],sym_res_1_n[6],sym_res_0_n[6] } ), .data_out( lut_val_0_n_6_pp[3:0]) ) ;
 defparam Ur0_n_6_pp.DATA_WIDTH = 4;
defparam Ur0_n_6_pp.C0 =                    0;
defparam Ur0_n_6_pp.C1 =                   13;
defparam Ur0_n_6_pp.C2 =                   13;
defparam Ur0_n_6_pp.C3 =                   10;
defparam Ur0_n_6_pp.C4 =                    3;
defparam Ur0_n_6_pp.C5 =                    0;
defparam Ur0_n_6_pp.C6 =                    0;
defparam Ur0_n_6_pp.C7 =                   13;
defparam Ur0_n_6_pp.C8 =                    3;
defparam Ur0_n_6_pp.C9 =                    0;
defparam Ur0_n_6_pp.CA =                    0;
defparam Ur0_n_6_pp.CB =                   13;
defparam Ur0_n_6_pp.CC =                    6;
defparam Ur0_n_6_pp.CD =                    3;
defparam Ur0_n_6_pp.CE =                    3;
defparam Ur0_n_6_pp.CF =                    0;
assign lut_val_0_n_6_pp[8] = lut_val_0_n_6_pp[3];
assign lut_val_0_n_6_pp[7] = lut_val_0_n_6_pp[3];
assign lut_val_0_n_6_pp[6] = lut_val_0_n_6_pp[3];
assign lut_val_0_n_6_pp[5] = lut_val_0_n_6_pp[3];
assign lut_val_0_n_6_pp[4] = lut_val_0_n_6_pp[3];
wire [8:0] lut_val_0_n_7_pp;
rom_lut Ur0_n_7_pp (.addr_in( {sym_res_3_n[7],sym_res_2_n[7],sym_res_1_n[7],sym_res_0_n[7] } ), .data_out( lut_val_0_n_7_pp[3:0]) ) ;
 defparam Ur0_n_7_pp.DATA_WIDTH = 4;
defparam Ur0_n_7_pp.C0 =                    0;
defparam Ur0_n_7_pp.C1 =                   13;
defparam Ur0_n_7_pp.C2 =                   13;
defparam Ur0_n_7_pp.C3 =                   10;
defparam Ur0_n_7_pp.C4 =                    3;
defparam Ur0_n_7_pp.C5 =                    0;
defparam Ur0_n_7_pp.C6 =                    0;
defparam Ur0_n_7_pp.C7 =                   13;
defparam Ur0_n_7_pp.C8 =                    3;
defparam Ur0_n_7_pp.C9 =                    0;
defparam Ur0_n_7_pp.CA =                    0;
defparam Ur0_n_7_pp.CB =                   13;
defparam Ur0_n_7_pp.CC =                    6;
defparam Ur0_n_7_pp.CD =                    3;
defparam Ur0_n_7_pp.CE =                    3;
defparam Ur0_n_7_pp.CF =                    0;
assign lut_val_0_n_7_pp[8] = lut_val_0_n_7_pp[3];
assign lut_val_0_n_7_pp[7] = lut_val_0_n_7_pp[3];
assign lut_val_0_n_7_pp[6] = lut_val_0_n_7_pp[3];
assign lut_val_0_n_7_pp[5] = lut_val_0_n_7_pp[3];
assign lut_val_0_n_7_pp[4] = lut_val_0_n_7_pp[3];
wire [8:0] lut_val_0_n_8_pp;
rom_lut Ur0_n_8_pp (.addr_in( {sym_res_3_n[8],sym_res_2_n[8],sym_res_1_n[8],sym_res_0_n[8] } ), .data_out( lut_val_0_n_8_pp[3:0]) ) ;
 defparam Ur0_n_8_pp.DATA_WIDTH = 4;
defparam Ur0_n_8_pp.C0 =                    0;
defparam Ur0_n_8_pp.C1 =                    3;
defparam Ur0_n_8_pp.C2 =                    3;
defparam Ur0_n_8_pp.C3 =                    6;
defparam Ur0_n_8_pp.C4 =                   13;
defparam Ur0_n_8_pp.C5 =                    0;
defparam Ur0_n_8_pp.C6 =                    0;
defparam Ur0_n_8_pp.C7 =                    3;
defparam Ur0_n_8_pp.C8 =                   13;
defparam Ur0_n_8_pp.C9 =                    0;
defparam Ur0_n_8_pp.CA =                    0;
defparam Ur0_n_8_pp.CB =                    3;
defparam Ur0_n_8_pp.CC =                   10;
defparam Ur0_n_8_pp.CD =                   13;
defparam Ur0_n_8_pp.CE =                   13;
defparam Ur0_n_8_pp.CF =                    0;
assign lut_val_0_n_8_pp[8] = lut_val_0_n_8_pp[3];
assign lut_val_0_n_8_pp[7] = lut_val_0_n_8_pp[3];
assign lut_val_0_n_8_pp[6] = lut_val_0_n_8_pp[3];
assign lut_val_0_n_8_pp[5] = lut_val_0_n_8_pp[3];
assign lut_val_0_n_8_pp[4] = lut_val_0_n_8_pp[3];
wire [8:0] lut_val_1_n_0_pp;
rom_lut Ur1_n_0_pp (.addr_in( {sym_res_7_n[0],sym_res_6_n[0],sym_res_5_n[0],sym_res_4_n[0] } ), .data_out( lut_val_1_n_0_pp[4:0]) ) ;
 defparam Ur1_n_0_pp.DATA_WIDTH = 5;
defparam Ur1_n_0_pp.C0 =                    0;
defparam Ur1_n_0_pp.C1 =                   28;
defparam Ur1_n_0_pp.C2 =                   28;
defparam Ur1_n_0_pp.C3 =                   24;
defparam Ur1_n_0_pp.C4 =                    4;
defparam Ur1_n_0_pp.C5 =                    0;
defparam Ur1_n_0_pp.C6 =                    0;
defparam Ur1_n_0_pp.C7 =                   28;
defparam Ur1_n_0_pp.C8 =                    5;
defparam Ur1_n_0_pp.C9 =                    1;
defparam Ur1_n_0_pp.CA =                    1;
defparam Ur1_n_0_pp.CB =                   29;
defparam Ur1_n_0_pp.CC =                    9;
defparam Ur1_n_0_pp.CD =                    5;
defparam Ur1_n_0_pp.CE =                    5;
defparam Ur1_n_0_pp.CF =                    1;
assign lut_val_1_n_0_pp[8] = lut_val_1_n_0_pp[4];
assign lut_val_1_n_0_pp[7] = lut_val_1_n_0_pp[4];
assign lut_val_1_n_0_pp[6] = lut_val_1_n_0_pp[4];
assign lut_val_1_n_0_pp[5] = lut_val_1_n_0_pp[4];
wire [8:0] lut_val_1_n_1_pp;
rom_lut Ur1_n_1_pp (.addr_in( {sym_res_7_n[1],sym_res_6_n[1],sym_res_5_n[1],sym_res_4_n[1] } ), .data_out( lut_val_1_n_1_pp[4:0]) ) ;
 defparam Ur1_n_1_pp.DATA_WIDTH = 5;
defparam Ur1_n_1_pp.C0 =                    0;
defparam Ur1_n_1_pp.C1 =                   28;
defparam Ur1_n_1_pp.C2 =                   28;
defparam Ur1_n_1_pp.C3 =                   24;
defparam Ur1_n_1_pp.C4 =                    4;
defparam Ur1_n_1_pp.C5 =                    0;
defparam Ur1_n_1_pp.C6 =                    0;
defparam Ur1_n_1_pp.C7 =                   28;
defparam Ur1_n_1_pp.C8 =                    5;
defparam Ur1_n_1_pp.C9 =                    1;
defparam Ur1_n_1_pp.CA =                    1;
defparam Ur1_n_1_pp.CB =                   29;
defparam Ur1_n_1_pp.CC =                    9;
defparam Ur1_n_1_pp.CD =                    5;
defparam Ur1_n_1_pp.CE =                    5;
defparam Ur1_n_1_pp.CF =                    1;
assign lut_val_1_n_1_pp[8] = lut_val_1_n_1_pp[4];
assign lut_val_1_n_1_pp[7] = lut_val_1_n_1_pp[4];
assign lut_val_1_n_1_pp[6] = lut_val_1_n_1_pp[4];
assign lut_val_1_n_1_pp[5] = lut_val_1_n_1_pp[4];
wire [8:0] lut_val_1_n_2_pp;
rom_lut Ur1_n_2_pp (.addr_in( {sym_res_7_n[2],sym_res_6_n[2],sym_res_5_n[2],sym_res_4_n[2] } ), .data_out( lut_val_1_n_2_pp[4:0]) ) ;
 defparam Ur1_n_2_pp.DATA_WIDTH = 5;
defparam Ur1_n_2_pp.C0 =                    0;
defparam Ur1_n_2_pp.C1 =                   28;
defparam Ur1_n_2_pp.C2 =                   28;
defparam Ur1_n_2_pp.C3 =                   24;
defparam Ur1_n_2_pp.C4 =                    4;
defparam Ur1_n_2_pp.C5 =                    0;
defparam Ur1_n_2_pp.C6 =                    0;
defparam Ur1_n_2_pp.C7 =                   28;
defparam Ur1_n_2_pp.C8 =                    5;
defparam Ur1_n_2_pp.C9 =                    1;
defparam Ur1_n_2_pp.CA =                    1;
defparam Ur1_n_2_pp.CB =                   29;
defparam Ur1_n_2_pp.CC =                    9;
defparam Ur1_n_2_pp.CD =                    5;
defparam Ur1_n_2_pp.CE =                    5;
defparam Ur1_n_2_pp.CF =                    1;
assign lut_val_1_n_2_pp[8] = lut_val_1_n_2_pp[4];
assign lut_val_1_n_2_pp[7] = lut_val_1_n_2_pp[4];
assign lut_val_1_n_2_pp[6] = lut_val_1_n_2_pp[4];
assign lut_val_1_n_2_pp[5] = lut_val_1_n_2_pp[4];
wire [8:0] lut_val_1_n_3_pp;
rom_lut Ur1_n_3_pp (.addr_in( {sym_res_7_n[3],sym_res_6_n[3],sym_res_5_n[3],sym_res_4_n[3] } ), .data_out( lut_val_1_n_3_pp[4:0]) ) ;
 defparam Ur1_n_3_pp.DATA_WIDTH = 5;
defparam Ur1_n_3_pp.C0 =                    0;
defparam Ur1_n_3_pp.C1 =                   28;
defparam Ur1_n_3_pp.C2 =                   28;
defparam Ur1_n_3_pp.C3 =                   24;
defparam Ur1_n_3_pp.C4 =                    4;
defparam Ur1_n_3_pp.C5 =                    0;
defparam Ur1_n_3_pp.C6 =                    0;
defparam Ur1_n_3_pp.C7 =                   28;
defparam Ur1_n_3_pp.C8 =                    5;
defparam Ur1_n_3_pp.C9 =                    1;
defparam Ur1_n_3_pp.CA =                    1;
defparam Ur1_n_3_pp.CB =                   29;
defparam Ur1_n_3_pp.CC =                    9;
defparam Ur1_n_3_pp.CD =                    5;
defparam Ur1_n_3_pp.CE =                    5;
defparam Ur1_n_3_pp.CF =                    1;
assign lut_val_1_n_3_pp[8] = lut_val_1_n_3_pp[4];
assign lut_val_1_n_3_pp[7] = lut_val_1_n_3_pp[4];
assign lut_val_1_n_3_pp[6] = lut_val_1_n_3_pp[4];
assign lut_val_1_n_3_pp[5] = lut_val_1_n_3_pp[4];
wire [8:0] lut_val_1_n_4_pp;
rom_lut Ur1_n_4_pp (.addr_in( {sym_res_7_n[4],sym_res_6_n[4],sym_res_5_n[4],sym_res_4_n[4] } ), .data_out( lut_val_1_n_4_pp[4:0]) ) ;
 defparam Ur1_n_4_pp.DATA_WIDTH = 5;
defparam Ur1_n_4_pp.C0 =                    0;
defparam Ur1_n_4_pp.C1 =                   28;
defparam Ur1_n_4_pp.C2 =                   28;
defparam Ur1_n_4_pp.C3 =                   24;
defparam Ur1_n_4_pp.C4 =                    4;
defparam Ur1_n_4_pp.C5 =                    0;
defparam Ur1_n_4_pp.C6 =                    0;
defparam Ur1_n_4_pp.C7 =                   28;
defparam Ur1_n_4_pp.C8 =                    5;
defparam Ur1_n_4_pp.C9 =                    1;
defparam Ur1_n_4_pp.CA =                    1;
defparam Ur1_n_4_pp.CB =                   29;
defparam Ur1_n_4_pp.CC =                    9;
defparam Ur1_n_4_pp.CD =                    5;
defparam Ur1_n_4_pp.CE =                    5;
defparam Ur1_n_4_pp.CF =                    1;
assign lut_val_1_n_4_pp[8] = lut_val_1_n_4_pp[4];
assign lut_val_1_n_4_pp[7] = lut_val_1_n_4_pp[4];
assign lut_val_1_n_4_pp[6] = lut_val_1_n_4_pp[4];
assign lut_val_1_n_4_pp[5] = lut_val_1_n_4_pp[4];
wire [8:0] lut_val_1_n_5_pp;
rom_lut Ur1_n_5_pp (.addr_in( {sym_res_7_n[5],sym_res_6_n[5],sym_res_5_n[5],sym_res_4_n[5] } ), .data_out( lut_val_1_n_5_pp[4:0]) ) ;
 defparam Ur1_n_5_pp.DATA_WIDTH = 5;
defparam Ur1_n_5_pp.C0 =                    0;
defparam Ur1_n_5_pp.C1 =                   28;
defparam Ur1_n_5_pp.C2 =                   28;
defparam Ur1_n_5_pp.C3 =                   24;
defparam Ur1_n_5_pp.C4 =                    4;
defparam Ur1_n_5_pp.C5 =                    0;
defparam Ur1_n_5_pp.C6 =                    0;
defparam Ur1_n_5_pp.C7 =                   28;
defparam Ur1_n_5_pp.C8 =                    5;
defparam Ur1_n_5_pp.C9 =                    1;
defparam Ur1_n_5_pp.CA =                    1;
defparam Ur1_n_5_pp.CB =                   29;
defparam Ur1_n_5_pp.CC =                    9;
defparam Ur1_n_5_pp.CD =                    5;
defparam Ur1_n_5_pp.CE =                    5;
defparam Ur1_n_5_pp.CF =                    1;
assign lut_val_1_n_5_pp[8] = lut_val_1_n_5_pp[4];
assign lut_val_1_n_5_pp[7] = lut_val_1_n_5_pp[4];
assign lut_val_1_n_5_pp[6] = lut_val_1_n_5_pp[4];
assign lut_val_1_n_5_pp[5] = lut_val_1_n_5_pp[4];
wire [8:0] lut_val_1_n_6_pp;
rom_lut Ur1_n_6_pp (.addr_in( {sym_res_7_n[6],sym_res_6_n[6],sym_res_5_n[6],sym_res_4_n[6] } ), .data_out( lut_val_1_n_6_pp[4:0]) ) ;
 defparam Ur1_n_6_pp.DATA_WIDTH = 5;
defparam Ur1_n_6_pp.C0 =                    0;
defparam Ur1_n_6_pp.C1 =                   28;
defparam Ur1_n_6_pp.C2 =                   28;
defparam Ur1_n_6_pp.C3 =                   24;
defparam Ur1_n_6_pp.C4 =                    4;
defparam Ur1_n_6_pp.C5 =                    0;
defparam Ur1_n_6_pp.C6 =                    0;
defparam Ur1_n_6_pp.C7 =                   28;
defparam Ur1_n_6_pp.C8 =                    5;
defparam Ur1_n_6_pp.C9 =                    1;
defparam Ur1_n_6_pp.CA =                    1;
defparam Ur1_n_6_pp.CB =                   29;
defparam Ur1_n_6_pp.CC =                    9;
defparam Ur1_n_6_pp.CD =                    5;
defparam Ur1_n_6_pp.CE =                    5;
defparam Ur1_n_6_pp.CF =                    1;
assign lut_val_1_n_6_pp[8] = lut_val_1_n_6_pp[4];
assign lut_val_1_n_6_pp[7] = lut_val_1_n_6_pp[4];
assign lut_val_1_n_6_pp[6] = lut_val_1_n_6_pp[4];
assign lut_val_1_n_6_pp[5] = lut_val_1_n_6_pp[4];
wire [8:0] lut_val_1_n_7_pp;
rom_lut Ur1_n_7_pp (.addr_in( {sym_res_7_n[7],sym_res_6_n[7],sym_res_5_n[7],sym_res_4_n[7] } ), .data_out( lut_val_1_n_7_pp[4:0]) ) ;
 defparam Ur1_n_7_pp.DATA_WIDTH = 5;
defparam Ur1_n_7_pp.C0 =                    0;
defparam Ur1_n_7_pp.C1 =                   28;
defparam Ur1_n_7_pp.C2 =                   28;
defparam Ur1_n_7_pp.C3 =                   24;
defparam Ur1_n_7_pp.C4 =                    4;
defparam Ur1_n_7_pp.C5 =                    0;
defparam Ur1_n_7_pp.C6 =                    0;
defparam Ur1_n_7_pp.C7 =                   28;
defparam Ur1_n_7_pp.C8 =                    5;
defparam Ur1_n_7_pp.C9 =                    1;
defparam Ur1_n_7_pp.CA =                    1;
defparam Ur1_n_7_pp.CB =                   29;
defparam Ur1_n_7_pp.CC =                    9;
defparam Ur1_n_7_pp.CD =                    5;
defparam Ur1_n_7_pp.CE =                    5;
defparam Ur1_n_7_pp.CF =                    1;
assign lut_val_1_n_7_pp[8] = lut_val_1_n_7_pp[4];
assign lut_val_1_n_7_pp[7] = lut_val_1_n_7_pp[4];
assign lut_val_1_n_7_pp[6] = lut_val_1_n_7_pp[4];
assign lut_val_1_n_7_pp[5] = lut_val_1_n_7_pp[4];
wire [8:0] lut_val_1_n_8_pp;
rom_lut Ur1_n_8_pp (.addr_in( {sym_res_7_n[8],sym_res_6_n[8],sym_res_5_n[8],sym_res_4_n[8] } ), .data_out( lut_val_1_n_8_pp[4:0]) ) ;
 defparam Ur1_n_8_pp.DATA_WIDTH = 5;
defparam Ur1_n_8_pp.C0 =                    0;
defparam Ur1_n_8_pp.C1 =                    4;
defparam Ur1_n_8_pp.C2 =                    4;
defparam Ur1_n_8_pp.C3 =                    8;
defparam Ur1_n_8_pp.C4 =                   28;
defparam Ur1_n_8_pp.C5 =                    0;
defparam Ur1_n_8_pp.C6 =                    0;
defparam Ur1_n_8_pp.C7 =                    4;
defparam Ur1_n_8_pp.C8 =                   27;
defparam Ur1_n_8_pp.C9 =                   31;
defparam Ur1_n_8_pp.CA =                   31;
defparam Ur1_n_8_pp.CB =                    3;
defparam Ur1_n_8_pp.CC =                   23;
defparam Ur1_n_8_pp.CD =                   27;
defparam Ur1_n_8_pp.CE =                   27;
defparam Ur1_n_8_pp.CF =                   31;
assign lut_val_1_n_8_pp[8] = lut_val_1_n_8_pp[4];
assign lut_val_1_n_8_pp[7] = lut_val_1_n_8_pp[4];
assign lut_val_1_n_8_pp[6] = lut_val_1_n_8_pp[4];
assign lut_val_1_n_8_pp[5] = lut_val_1_n_8_pp[4];
wire [8:0] lut_val_2_n_0_pp;
rom_lut Ur2_n_0_pp (.addr_in( {sym_res_11_n[0],sym_res_10_n[0],sym_res_9_n[0],sym_res_8_n[0] } ), .data_out( lut_val_2_n_0_pp[4:0]) ) ;
 defparam Ur2_n_0_pp.DATA_WIDTH = 5;
defparam Ur2_n_0_pp.C0 =                    0;
defparam Ur2_n_0_pp.C1 =                   27;
defparam Ur2_n_0_pp.C2 =                   26;
defparam Ur2_n_0_pp.C3 =                   21;
defparam Ur2_n_0_pp.C4 =                    6;
defparam Ur2_n_0_pp.C5 =                    1;
defparam Ur2_n_0_pp.C6 =                    0;
defparam Ur2_n_0_pp.C7 =                   27;
defparam Ur2_n_0_pp.C8 =                    7;
defparam Ur2_n_0_pp.C9 =                    2;
defparam Ur2_n_0_pp.CA =                    1;
defparam Ur2_n_0_pp.CB =                   28;
defparam Ur2_n_0_pp.CC =                   13;
defparam Ur2_n_0_pp.CD =                    8;
defparam Ur2_n_0_pp.CE =                    7;
defparam Ur2_n_0_pp.CF =                    2;
assign lut_val_2_n_0_pp[8] = lut_val_2_n_0_pp[4];
assign lut_val_2_n_0_pp[7] = lut_val_2_n_0_pp[4];
assign lut_val_2_n_0_pp[6] = lut_val_2_n_0_pp[4];
assign lut_val_2_n_0_pp[5] = lut_val_2_n_0_pp[4];
wire [8:0] lut_val_2_n_1_pp;
rom_lut Ur2_n_1_pp (.addr_in( {sym_res_11_n[1],sym_res_10_n[1],sym_res_9_n[1],sym_res_8_n[1] } ), .data_out( lut_val_2_n_1_pp[4:0]) ) ;
 defparam Ur2_n_1_pp.DATA_WIDTH = 5;
defparam Ur2_n_1_pp.C0 =                    0;
defparam Ur2_n_1_pp.C1 =                   27;
defparam Ur2_n_1_pp.C2 =                   26;
defparam Ur2_n_1_pp.C3 =                   21;
defparam Ur2_n_1_pp.C4 =                    6;
defparam Ur2_n_1_pp.C5 =                    1;
defparam Ur2_n_1_pp.C6 =                    0;
defparam Ur2_n_1_pp.C7 =                   27;
defparam Ur2_n_1_pp.C8 =                    7;
defparam Ur2_n_1_pp.C9 =                    2;
defparam Ur2_n_1_pp.CA =                    1;
defparam Ur2_n_1_pp.CB =                   28;
defparam Ur2_n_1_pp.CC =                   13;
defparam Ur2_n_1_pp.CD =                    8;
defparam Ur2_n_1_pp.CE =                    7;
defparam Ur2_n_1_pp.CF =                    2;
assign lut_val_2_n_1_pp[8] = lut_val_2_n_1_pp[4];
assign lut_val_2_n_1_pp[7] = lut_val_2_n_1_pp[4];
assign lut_val_2_n_1_pp[6] = lut_val_2_n_1_pp[4];
assign lut_val_2_n_1_pp[5] = lut_val_2_n_1_pp[4];
wire [8:0] lut_val_2_n_2_pp;
rom_lut Ur2_n_2_pp (.addr_in( {sym_res_11_n[2],sym_res_10_n[2],sym_res_9_n[2],sym_res_8_n[2] } ), .data_out( lut_val_2_n_2_pp[4:0]) ) ;
 defparam Ur2_n_2_pp.DATA_WIDTH = 5;
defparam Ur2_n_2_pp.C0 =                    0;
defparam Ur2_n_2_pp.C1 =                   27;
defparam Ur2_n_2_pp.C2 =                   26;
defparam Ur2_n_2_pp.C3 =                   21;
defparam Ur2_n_2_pp.C4 =                    6;
defparam Ur2_n_2_pp.C5 =                    1;
defparam Ur2_n_2_pp.C6 =                    0;
defparam Ur2_n_2_pp.C7 =                   27;
defparam Ur2_n_2_pp.C8 =                    7;
defparam Ur2_n_2_pp.C9 =                    2;
defparam Ur2_n_2_pp.CA =                    1;
defparam Ur2_n_2_pp.CB =                   28;
defparam Ur2_n_2_pp.CC =                   13;
defparam Ur2_n_2_pp.CD =                    8;
defparam Ur2_n_2_pp.CE =                    7;
defparam Ur2_n_2_pp.CF =                    2;
assign lut_val_2_n_2_pp[8] = lut_val_2_n_2_pp[4];
assign lut_val_2_n_2_pp[7] = lut_val_2_n_2_pp[4];
assign lut_val_2_n_2_pp[6] = lut_val_2_n_2_pp[4];
assign lut_val_2_n_2_pp[5] = lut_val_2_n_2_pp[4];
wire [8:0] lut_val_2_n_3_pp;
rom_lut Ur2_n_3_pp (.addr_in( {sym_res_11_n[3],sym_res_10_n[3],sym_res_9_n[3],sym_res_8_n[3] } ), .data_out( lut_val_2_n_3_pp[4:0]) ) ;
 defparam Ur2_n_3_pp.DATA_WIDTH = 5;
defparam Ur2_n_3_pp.C0 =                    0;
defparam Ur2_n_3_pp.C1 =                   27;
defparam Ur2_n_3_pp.C2 =                   26;
defparam Ur2_n_3_pp.C3 =                   21;
defparam Ur2_n_3_pp.C4 =                    6;
defparam Ur2_n_3_pp.C5 =                    1;
defparam Ur2_n_3_pp.C6 =                    0;
defparam Ur2_n_3_pp.C7 =                   27;
defparam Ur2_n_3_pp.C8 =                    7;
defparam Ur2_n_3_pp.C9 =                    2;
defparam Ur2_n_3_pp.CA =                    1;
defparam Ur2_n_3_pp.CB =                   28;
defparam Ur2_n_3_pp.CC =                   13;
defparam Ur2_n_3_pp.CD =                    8;
defparam Ur2_n_3_pp.CE =                    7;
defparam Ur2_n_3_pp.CF =                    2;
assign lut_val_2_n_3_pp[8] = lut_val_2_n_3_pp[4];
assign lut_val_2_n_3_pp[7] = lut_val_2_n_3_pp[4];
assign lut_val_2_n_3_pp[6] = lut_val_2_n_3_pp[4];
assign lut_val_2_n_3_pp[5] = lut_val_2_n_3_pp[4];
wire [8:0] lut_val_2_n_4_pp;
rom_lut Ur2_n_4_pp (.addr_in( {sym_res_11_n[4],sym_res_10_n[4],sym_res_9_n[4],sym_res_8_n[4] } ), .data_out( lut_val_2_n_4_pp[4:0]) ) ;
 defparam Ur2_n_4_pp.DATA_WIDTH = 5;
defparam Ur2_n_4_pp.C0 =                    0;
defparam Ur2_n_4_pp.C1 =                   27;
defparam Ur2_n_4_pp.C2 =                   26;
defparam Ur2_n_4_pp.C3 =                   21;
defparam Ur2_n_4_pp.C4 =                    6;
defparam Ur2_n_4_pp.C5 =                    1;
defparam Ur2_n_4_pp.C6 =                    0;
defparam Ur2_n_4_pp.C7 =                   27;
defparam Ur2_n_4_pp.C8 =                    7;
defparam Ur2_n_4_pp.C9 =                    2;
defparam Ur2_n_4_pp.CA =                    1;
defparam Ur2_n_4_pp.CB =                   28;
defparam Ur2_n_4_pp.CC =                   13;
defparam Ur2_n_4_pp.CD =                    8;
defparam Ur2_n_4_pp.CE =                    7;
defparam Ur2_n_4_pp.CF =                    2;
assign lut_val_2_n_4_pp[8] = lut_val_2_n_4_pp[4];
assign lut_val_2_n_4_pp[7] = lut_val_2_n_4_pp[4];
assign lut_val_2_n_4_pp[6] = lut_val_2_n_4_pp[4];
assign lut_val_2_n_4_pp[5] = lut_val_2_n_4_pp[4];
wire [8:0] lut_val_2_n_5_pp;
rom_lut Ur2_n_5_pp (.addr_in( {sym_res_11_n[5],sym_res_10_n[5],sym_res_9_n[5],sym_res_8_n[5] } ), .data_out( lut_val_2_n_5_pp[4:0]) ) ;
 defparam Ur2_n_5_pp.DATA_WIDTH = 5;
defparam Ur2_n_5_pp.C0 =                    0;
defparam Ur2_n_5_pp.C1 =                   27;
defparam Ur2_n_5_pp.C2 =                   26;
defparam Ur2_n_5_pp.C3 =                   21;
defparam Ur2_n_5_pp.C4 =                    6;
defparam Ur2_n_5_pp.C5 =                    1;
defparam Ur2_n_5_pp.C6 =                    0;
defparam Ur2_n_5_pp.C7 =                   27;
defparam Ur2_n_5_pp.C8 =                    7;
defparam Ur2_n_5_pp.C9 =                    2;
defparam Ur2_n_5_pp.CA =                    1;
defparam Ur2_n_5_pp.CB =                   28;
defparam Ur2_n_5_pp.CC =                   13;
defparam Ur2_n_5_pp.CD =                    8;
defparam Ur2_n_5_pp.CE =                    7;
defparam Ur2_n_5_pp.CF =                    2;
assign lut_val_2_n_5_pp[8] = lut_val_2_n_5_pp[4];
assign lut_val_2_n_5_pp[7] = lut_val_2_n_5_pp[4];
assign lut_val_2_n_5_pp[6] = lut_val_2_n_5_pp[4];
assign lut_val_2_n_5_pp[5] = lut_val_2_n_5_pp[4];
wire [8:0] lut_val_2_n_6_pp;
rom_lut Ur2_n_6_pp (.addr_in( {sym_res_11_n[6],sym_res_10_n[6],sym_res_9_n[6],sym_res_8_n[6] } ), .data_out( lut_val_2_n_6_pp[4:0]) ) ;
 defparam Ur2_n_6_pp.DATA_WIDTH = 5;
defparam Ur2_n_6_pp.C0 =                    0;
defparam Ur2_n_6_pp.C1 =                   27;
defparam Ur2_n_6_pp.C2 =                   26;
defparam Ur2_n_6_pp.C3 =                   21;
defparam Ur2_n_6_pp.C4 =                    6;
defparam Ur2_n_6_pp.C5 =                    1;
defparam Ur2_n_6_pp.C6 =                    0;
defparam Ur2_n_6_pp.C7 =                   27;
defparam Ur2_n_6_pp.C8 =                    7;
defparam Ur2_n_6_pp.C9 =                    2;
defparam Ur2_n_6_pp.CA =                    1;
defparam Ur2_n_6_pp.CB =                   28;
defparam Ur2_n_6_pp.CC =                   13;
defparam Ur2_n_6_pp.CD =                    8;
defparam Ur2_n_6_pp.CE =                    7;
defparam Ur2_n_6_pp.CF =                    2;
assign lut_val_2_n_6_pp[8] = lut_val_2_n_6_pp[4];
assign lut_val_2_n_6_pp[7] = lut_val_2_n_6_pp[4];
assign lut_val_2_n_6_pp[6] = lut_val_2_n_6_pp[4];
assign lut_val_2_n_6_pp[5] = lut_val_2_n_6_pp[4];
wire [8:0] lut_val_2_n_7_pp;
rom_lut Ur2_n_7_pp (.addr_in( {sym_res_11_n[7],sym_res_10_n[7],sym_res_9_n[7],sym_res_8_n[7] } ), .data_out( lut_val_2_n_7_pp[4:0]) ) ;
 defparam Ur2_n_7_pp.DATA_WIDTH = 5;
defparam Ur2_n_7_pp.C0 =                    0;
defparam Ur2_n_7_pp.C1 =                   27;
defparam Ur2_n_7_pp.C2 =                   26;
defparam Ur2_n_7_pp.C3 =                   21;
defparam Ur2_n_7_pp.C4 =                    6;
defparam Ur2_n_7_pp.C5 =                    1;
defparam Ur2_n_7_pp.C6 =                    0;
defparam Ur2_n_7_pp.C7 =                   27;
defparam Ur2_n_7_pp.C8 =                    7;
defparam Ur2_n_7_pp.C9 =                    2;
defparam Ur2_n_7_pp.CA =                    1;
defparam Ur2_n_7_pp.CB =                   28;
defparam Ur2_n_7_pp.CC =                   13;
defparam Ur2_n_7_pp.CD =                    8;
defparam Ur2_n_7_pp.CE =                    7;
defparam Ur2_n_7_pp.CF =                    2;
assign lut_val_2_n_7_pp[8] = lut_val_2_n_7_pp[4];
assign lut_val_2_n_7_pp[7] = lut_val_2_n_7_pp[4];
assign lut_val_2_n_7_pp[6] = lut_val_2_n_7_pp[4];
assign lut_val_2_n_7_pp[5] = lut_val_2_n_7_pp[4];
wire [8:0] lut_val_2_n_8_pp;
rom_lut Ur2_n_8_pp (.addr_in( {sym_res_11_n[8],sym_res_10_n[8],sym_res_9_n[8],sym_res_8_n[8] } ), .data_out( lut_val_2_n_8_pp[4:0]) ) ;
 defparam Ur2_n_8_pp.DATA_WIDTH = 5;
defparam Ur2_n_8_pp.C0 =                    0;
defparam Ur2_n_8_pp.C1 =                    5;
defparam Ur2_n_8_pp.C2 =                    6;
defparam Ur2_n_8_pp.C3 =                   11;
defparam Ur2_n_8_pp.C4 =                   26;
defparam Ur2_n_8_pp.C5 =                   31;
defparam Ur2_n_8_pp.C6 =                    0;
defparam Ur2_n_8_pp.C7 =                    5;
defparam Ur2_n_8_pp.C8 =                   25;
defparam Ur2_n_8_pp.C9 =                   30;
defparam Ur2_n_8_pp.CA =                   31;
defparam Ur2_n_8_pp.CB =                    4;
defparam Ur2_n_8_pp.CC =                   19;
defparam Ur2_n_8_pp.CD =                   24;
defparam Ur2_n_8_pp.CE =                   25;
defparam Ur2_n_8_pp.CF =                   30;
assign lut_val_2_n_8_pp[8] = lut_val_2_n_8_pp[4];
assign lut_val_2_n_8_pp[7] = lut_val_2_n_8_pp[4];
assign lut_val_2_n_8_pp[6] = lut_val_2_n_8_pp[4];
assign lut_val_2_n_8_pp[5] = lut_val_2_n_8_pp[4];
wire [8:0] lut_val_3_n_0_pp;
rom_lut Ur3_n_0_pp (.addr_in( {sym_res_15_n[0],sym_res_14_n[0],sym_res_13_n[0],sym_res_12_n[0] } ), .data_out( lut_val_3_n_0_pp[5:0]) ) ;
 defparam Ur3_n_0_pp.DATA_WIDTH = 6;
defparam Ur3_n_0_pp.C0 =                    0;
defparam Ur3_n_0_pp.C1 =                   56;
defparam Ur3_n_0_pp.C2 =                   55;
defparam Ur3_n_0_pp.C3 =                   47;
defparam Ur3_n_0_pp.C4 =                   11;
defparam Ur3_n_0_pp.C5 =                    3;
defparam Ur3_n_0_pp.C6 =                    2;
defparam Ur3_n_0_pp.C7 =                   58;
defparam Ur3_n_0_pp.C8 =                   14;
defparam Ur3_n_0_pp.C9 =                    6;
defparam Ur3_n_0_pp.CA =                    5;
defparam Ur3_n_0_pp.CB =                   61;
defparam Ur3_n_0_pp.CC =                   25;
defparam Ur3_n_0_pp.CD =                   17;
defparam Ur3_n_0_pp.CE =                   16;
defparam Ur3_n_0_pp.CF =                    8;
assign lut_val_3_n_0_pp[8] = lut_val_3_n_0_pp[5];
assign lut_val_3_n_0_pp[7] = lut_val_3_n_0_pp[5];
assign lut_val_3_n_0_pp[6] = lut_val_3_n_0_pp[5];
wire [8:0] lut_val_3_n_1_pp;
rom_lut Ur3_n_1_pp (.addr_in( {sym_res_15_n[1],sym_res_14_n[1],sym_res_13_n[1],sym_res_12_n[1] } ), .data_out( lut_val_3_n_1_pp[5:0]) ) ;
 defparam Ur3_n_1_pp.DATA_WIDTH = 6;
defparam Ur3_n_1_pp.C0 =                    0;
defparam Ur3_n_1_pp.C1 =                   56;
defparam Ur3_n_1_pp.C2 =                   55;
defparam Ur3_n_1_pp.C3 =                   47;
defparam Ur3_n_1_pp.C4 =                   11;
defparam Ur3_n_1_pp.C5 =                    3;
defparam Ur3_n_1_pp.C6 =                    2;
defparam Ur3_n_1_pp.C7 =                   58;
defparam Ur3_n_1_pp.C8 =                   14;
defparam Ur3_n_1_pp.C9 =                    6;
defparam Ur3_n_1_pp.CA =                    5;
defparam Ur3_n_1_pp.CB =                   61;
defparam Ur3_n_1_pp.CC =                   25;
defparam Ur3_n_1_pp.CD =                   17;
defparam Ur3_n_1_pp.CE =                   16;
defparam Ur3_n_1_pp.CF =                    8;
assign lut_val_3_n_1_pp[8] = lut_val_3_n_1_pp[5];
assign lut_val_3_n_1_pp[7] = lut_val_3_n_1_pp[5];
assign lut_val_3_n_1_pp[6] = lut_val_3_n_1_pp[5];
wire [8:0] lut_val_3_n_2_pp;
rom_lut Ur3_n_2_pp (.addr_in( {sym_res_15_n[2],sym_res_14_n[2],sym_res_13_n[2],sym_res_12_n[2] } ), .data_out( lut_val_3_n_2_pp[5:0]) ) ;
 defparam Ur3_n_2_pp.DATA_WIDTH = 6;
defparam Ur3_n_2_pp.C0 =                    0;
defparam Ur3_n_2_pp.C1 =                   56;
defparam Ur3_n_2_pp.C2 =                   55;
defparam Ur3_n_2_pp.C3 =                   47;
defparam Ur3_n_2_pp.C4 =                   11;
defparam Ur3_n_2_pp.C5 =                    3;
defparam Ur3_n_2_pp.C6 =                    2;
defparam Ur3_n_2_pp.C7 =                   58;
defparam Ur3_n_2_pp.C8 =                   14;
defparam Ur3_n_2_pp.C9 =                    6;
defparam Ur3_n_2_pp.CA =                    5;
defparam Ur3_n_2_pp.CB =                   61;
defparam Ur3_n_2_pp.CC =                   25;
defparam Ur3_n_2_pp.CD =                   17;
defparam Ur3_n_2_pp.CE =                   16;
defparam Ur3_n_2_pp.CF =                    8;
assign lut_val_3_n_2_pp[8] = lut_val_3_n_2_pp[5];
assign lut_val_3_n_2_pp[7] = lut_val_3_n_2_pp[5];
assign lut_val_3_n_2_pp[6] = lut_val_3_n_2_pp[5];
wire [8:0] lut_val_3_n_3_pp;
rom_lut Ur3_n_3_pp (.addr_in( {sym_res_15_n[3],sym_res_14_n[3],sym_res_13_n[3],sym_res_12_n[3] } ), .data_out( lut_val_3_n_3_pp[5:0]) ) ;
 defparam Ur3_n_3_pp.DATA_WIDTH = 6;
defparam Ur3_n_3_pp.C0 =                    0;
defparam Ur3_n_3_pp.C1 =                   56;
defparam Ur3_n_3_pp.C2 =                   55;
defparam Ur3_n_3_pp.C3 =                   47;
defparam Ur3_n_3_pp.C4 =                   11;
defparam Ur3_n_3_pp.C5 =                    3;
defparam Ur3_n_3_pp.C6 =                    2;
defparam Ur3_n_3_pp.C7 =                   58;
defparam Ur3_n_3_pp.C8 =                   14;
defparam Ur3_n_3_pp.C9 =                    6;
defparam Ur3_n_3_pp.CA =                    5;
defparam Ur3_n_3_pp.CB =                   61;
defparam Ur3_n_3_pp.CC =                   25;
defparam Ur3_n_3_pp.CD =                   17;
defparam Ur3_n_3_pp.CE =                   16;
defparam Ur3_n_3_pp.CF =                    8;
assign lut_val_3_n_3_pp[8] = lut_val_3_n_3_pp[5];
assign lut_val_3_n_3_pp[7] = lut_val_3_n_3_pp[5];
assign lut_val_3_n_3_pp[6] = lut_val_3_n_3_pp[5];
wire [8:0] lut_val_3_n_4_pp;
rom_lut Ur3_n_4_pp (.addr_in( {sym_res_15_n[4],sym_res_14_n[4],sym_res_13_n[4],sym_res_12_n[4] } ), .data_out( lut_val_3_n_4_pp[5:0]) ) ;
 defparam Ur3_n_4_pp.DATA_WIDTH = 6;
defparam Ur3_n_4_pp.C0 =                    0;
defparam Ur3_n_4_pp.C1 =                   56;
defparam Ur3_n_4_pp.C2 =                   55;
defparam Ur3_n_4_pp.C3 =                   47;
defparam Ur3_n_4_pp.C4 =                   11;
defparam Ur3_n_4_pp.C5 =                    3;
defparam Ur3_n_4_pp.C6 =                    2;
defparam Ur3_n_4_pp.C7 =                   58;
defparam Ur3_n_4_pp.C8 =                   14;
defparam Ur3_n_4_pp.C9 =                    6;
defparam Ur3_n_4_pp.CA =                    5;
defparam Ur3_n_4_pp.CB =                   61;
defparam Ur3_n_4_pp.CC =                   25;
defparam Ur3_n_4_pp.CD =                   17;
defparam Ur3_n_4_pp.CE =                   16;
defparam Ur3_n_4_pp.CF =                    8;
assign lut_val_3_n_4_pp[8] = lut_val_3_n_4_pp[5];
assign lut_val_3_n_4_pp[7] = lut_val_3_n_4_pp[5];
assign lut_val_3_n_4_pp[6] = lut_val_3_n_4_pp[5];
wire [8:0] lut_val_3_n_5_pp;
rom_lut Ur3_n_5_pp (.addr_in( {sym_res_15_n[5],sym_res_14_n[5],sym_res_13_n[5],sym_res_12_n[5] } ), .data_out( lut_val_3_n_5_pp[5:0]) ) ;
 defparam Ur3_n_5_pp.DATA_WIDTH = 6;
defparam Ur3_n_5_pp.C0 =                    0;
defparam Ur3_n_5_pp.C1 =                   56;
defparam Ur3_n_5_pp.C2 =                   55;
defparam Ur3_n_5_pp.C3 =                   47;
defparam Ur3_n_5_pp.C4 =                   11;
defparam Ur3_n_5_pp.C5 =                    3;
defparam Ur3_n_5_pp.C6 =                    2;
defparam Ur3_n_5_pp.C7 =                   58;
defparam Ur3_n_5_pp.C8 =                   14;
defparam Ur3_n_5_pp.C9 =                    6;
defparam Ur3_n_5_pp.CA =                    5;
defparam Ur3_n_5_pp.CB =                   61;
defparam Ur3_n_5_pp.CC =                   25;
defparam Ur3_n_5_pp.CD =                   17;
defparam Ur3_n_5_pp.CE =                   16;
defparam Ur3_n_5_pp.CF =                    8;
assign lut_val_3_n_5_pp[8] = lut_val_3_n_5_pp[5];
assign lut_val_3_n_5_pp[7] = lut_val_3_n_5_pp[5];
assign lut_val_3_n_5_pp[6] = lut_val_3_n_5_pp[5];
wire [8:0] lut_val_3_n_6_pp;
rom_lut Ur3_n_6_pp (.addr_in( {sym_res_15_n[6],sym_res_14_n[6],sym_res_13_n[6],sym_res_12_n[6] } ), .data_out( lut_val_3_n_6_pp[5:0]) ) ;
 defparam Ur3_n_6_pp.DATA_WIDTH = 6;
defparam Ur3_n_6_pp.C0 =                    0;
defparam Ur3_n_6_pp.C1 =                   56;
defparam Ur3_n_6_pp.C2 =                   55;
defparam Ur3_n_6_pp.C3 =                   47;
defparam Ur3_n_6_pp.C4 =                   11;
defparam Ur3_n_6_pp.C5 =                    3;
defparam Ur3_n_6_pp.C6 =                    2;
defparam Ur3_n_6_pp.C7 =                   58;
defparam Ur3_n_6_pp.C8 =                   14;
defparam Ur3_n_6_pp.C9 =                    6;
defparam Ur3_n_6_pp.CA =                    5;
defparam Ur3_n_6_pp.CB =                   61;
defparam Ur3_n_6_pp.CC =                   25;
defparam Ur3_n_6_pp.CD =                   17;
defparam Ur3_n_6_pp.CE =                   16;
defparam Ur3_n_6_pp.CF =                    8;
assign lut_val_3_n_6_pp[8] = lut_val_3_n_6_pp[5];
assign lut_val_3_n_6_pp[7] = lut_val_3_n_6_pp[5];
assign lut_val_3_n_6_pp[6] = lut_val_3_n_6_pp[5];
wire [8:0] lut_val_3_n_7_pp;
rom_lut Ur3_n_7_pp (.addr_in( {sym_res_15_n[7],sym_res_14_n[7],sym_res_13_n[7],sym_res_12_n[7] } ), .data_out( lut_val_3_n_7_pp[5:0]) ) ;
 defparam Ur3_n_7_pp.DATA_WIDTH = 6;
defparam Ur3_n_7_pp.C0 =                    0;
defparam Ur3_n_7_pp.C1 =                   56;
defparam Ur3_n_7_pp.C2 =                   55;
defparam Ur3_n_7_pp.C3 =                   47;
defparam Ur3_n_7_pp.C4 =                   11;
defparam Ur3_n_7_pp.C5 =                    3;
defparam Ur3_n_7_pp.C6 =                    2;
defparam Ur3_n_7_pp.C7 =                   58;
defparam Ur3_n_7_pp.C8 =                   14;
defparam Ur3_n_7_pp.C9 =                    6;
defparam Ur3_n_7_pp.CA =                    5;
defparam Ur3_n_7_pp.CB =                   61;
defparam Ur3_n_7_pp.CC =                   25;
defparam Ur3_n_7_pp.CD =                   17;
defparam Ur3_n_7_pp.CE =                   16;
defparam Ur3_n_7_pp.CF =                    8;
assign lut_val_3_n_7_pp[8] = lut_val_3_n_7_pp[5];
assign lut_val_3_n_7_pp[7] = lut_val_3_n_7_pp[5];
assign lut_val_3_n_7_pp[6] = lut_val_3_n_7_pp[5];
wire [8:0] lut_val_3_n_8_pp;
rom_lut Ur3_n_8_pp (.addr_in( {sym_res_15_n[8],sym_res_14_n[8],sym_res_13_n[8],sym_res_12_n[8] } ), .data_out( lut_val_3_n_8_pp[5:0]) ) ;
 defparam Ur3_n_8_pp.DATA_WIDTH = 6;
defparam Ur3_n_8_pp.C0 =                    0;
defparam Ur3_n_8_pp.C1 =                    8;
defparam Ur3_n_8_pp.C2 =                    9;
defparam Ur3_n_8_pp.C3 =                   17;
defparam Ur3_n_8_pp.C4 =                   53;
defparam Ur3_n_8_pp.C5 =                   61;
defparam Ur3_n_8_pp.C6 =                   62;
defparam Ur3_n_8_pp.C7 =                    6;
defparam Ur3_n_8_pp.C8 =                   50;
defparam Ur3_n_8_pp.C9 =                   58;
defparam Ur3_n_8_pp.CA =                   59;
defparam Ur3_n_8_pp.CB =                    3;
defparam Ur3_n_8_pp.CC =                   39;
defparam Ur3_n_8_pp.CD =                   47;
defparam Ur3_n_8_pp.CE =                   48;
defparam Ur3_n_8_pp.CF =                   56;
assign lut_val_3_n_8_pp[8] = lut_val_3_n_8_pp[5];
assign lut_val_3_n_8_pp[7] = lut_val_3_n_8_pp[5];
assign lut_val_3_n_8_pp[6] = lut_val_3_n_8_pp[5];
wire [8:0] lut_val_4_n_0_pp;
rom_lut Ur4_n_0_pp (.addr_in( {sym_res_19_n[0],sym_res_18_n[0],sym_res_17_n[0],sym_res_16_n[0] } ), .data_out( lut_val_4_n_0_pp[8:0]) ) ;
 defparam Ur4_n_0_pp.DATA_WIDTH = 9;
defparam Ur4_n_0_pp.C0 =                    0;
defparam Ur4_n_0_pp.C1 =                  494;
defparam Ur4_n_0_pp.C2 =                  487;
defparam Ur4_n_0_pp.C3 =                  469;
defparam Ur4_n_0_pp.C4 =                   42;
defparam Ur4_n_0_pp.C5 =                   24;
defparam Ur4_n_0_pp.C6 =                   17;
defparam Ur4_n_0_pp.C7 =                  511;
defparam Ur4_n_0_pp.C8 =                  127;
defparam Ur4_n_0_pp.C9 =                  109;
defparam Ur4_n_0_pp.CA =                  102;
defparam Ur4_n_0_pp.CB =                   84;
defparam Ur4_n_0_pp.CC =                  169;
defparam Ur4_n_0_pp.CD =                  151;
defparam Ur4_n_0_pp.CE =                  144;
defparam Ur4_n_0_pp.CF =                  126;
wire [8:0] lut_val_4_n_1_pp;
rom_lut Ur4_n_1_pp (.addr_in( {sym_res_19_n[1],sym_res_18_n[1],sym_res_17_n[1],sym_res_16_n[1] } ), .data_out( lut_val_4_n_1_pp[8:0]) ) ;
 defparam Ur4_n_1_pp.DATA_WIDTH = 9;
defparam Ur4_n_1_pp.C0 =                    0;
defparam Ur4_n_1_pp.C1 =                  494;
defparam Ur4_n_1_pp.C2 =                  487;
defparam Ur4_n_1_pp.C3 =                  469;
defparam Ur4_n_1_pp.C4 =                   42;
defparam Ur4_n_1_pp.C5 =                   24;
defparam Ur4_n_1_pp.C6 =                   17;
defparam Ur4_n_1_pp.C7 =                  511;
defparam Ur4_n_1_pp.C8 =                  127;
defparam Ur4_n_1_pp.C9 =                  109;
defparam Ur4_n_1_pp.CA =                  102;
defparam Ur4_n_1_pp.CB =                   84;
defparam Ur4_n_1_pp.CC =                  169;
defparam Ur4_n_1_pp.CD =                  151;
defparam Ur4_n_1_pp.CE =                  144;
defparam Ur4_n_1_pp.CF =                  126;
wire [8:0] lut_val_4_n_2_pp;
rom_lut Ur4_n_2_pp (.addr_in( {sym_res_19_n[2],sym_res_18_n[2],sym_res_17_n[2],sym_res_16_n[2] } ), .data_out( lut_val_4_n_2_pp[8:0]) ) ;
 defparam Ur4_n_2_pp.DATA_WIDTH = 9;
defparam Ur4_n_2_pp.C0 =                    0;
defparam Ur4_n_2_pp.C1 =                  494;
defparam Ur4_n_2_pp.C2 =                  487;
defparam Ur4_n_2_pp.C3 =                  469;
defparam Ur4_n_2_pp.C4 =                   42;
defparam Ur4_n_2_pp.C5 =                   24;
defparam Ur4_n_2_pp.C6 =                   17;
defparam Ur4_n_2_pp.C7 =                  511;
defparam Ur4_n_2_pp.C8 =                  127;
defparam Ur4_n_2_pp.C9 =                  109;
defparam Ur4_n_2_pp.CA =                  102;
defparam Ur4_n_2_pp.CB =                   84;
defparam Ur4_n_2_pp.CC =                  169;
defparam Ur4_n_2_pp.CD =                  151;
defparam Ur4_n_2_pp.CE =                  144;
defparam Ur4_n_2_pp.CF =                  126;
wire [8:0] lut_val_4_n_3_pp;
rom_lut Ur4_n_3_pp (.addr_in( {sym_res_19_n[3],sym_res_18_n[3],sym_res_17_n[3],sym_res_16_n[3] } ), .data_out( lut_val_4_n_3_pp[8:0]) ) ;
 defparam Ur4_n_3_pp.DATA_WIDTH = 9;
defparam Ur4_n_3_pp.C0 =                    0;
defparam Ur4_n_3_pp.C1 =                  494;
defparam Ur4_n_3_pp.C2 =                  487;
defparam Ur4_n_3_pp.C3 =                  469;
defparam Ur4_n_3_pp.C4 =                   42;
defparam Ur4_n_3_pp.C5 =                   24;
defparam Ur4_n_3_pp.C6 =                   17;
defparam Ur4_n_3_pp.C7 =                  511;
defparam Ur4_n_3_pp.C8 =                  127;
defparam Ur4_n_3_pp.C9 =                  109;
defparam Ur4_n_3_pp.CA =                  102;
defparam Ur4_n_3_pp.CB =                   84;
defparam Ur4_n_3_pp.CC =                  169;
defparam Ur4_n_3_pp.CD =                  151;
defparam Ur4_n_3_pp.CE =                  144;
defparam Ur4_n_3_pp.CF =                  126;
wire [8:0] lut_val_4_n_4_pp;
rom_lut Ur4_n_4_pp (.addr_in( {sym_res_19_n[4],sym_res_18_n[4],sym_res_17_n[4],sym_res_16_n[4] } ), .data_out( lut_val_4_n_4_pp[8:0]) ) ;
 defparam Ur4_n_4_pp.DATA_WIDTH = 9;
defparam Ur4_n_4_pp.C0 =                    0;
defparam Ur4_n_4_pp.C1 =                  494;
defparam Ur4_n_4_pp.C2 =                  487;
defparam Ur4_n_4_pp.C3 =                  469;
defparam Ur4_n_4_pp.C4 =                   42;
defparam Ur4_n_4_pp.C5 =                   24;
defparam Ur4_n_4_pp.C6 =                   17;
defparam Ur4_n_4_pp.C7 =                  511;
defparam Ur4_n_4_pp.C8 =                  127;
defparam Ur4_n_4_pp.C9 =                  109;
defparam Ur4_n_4_pp.CA =                  102;
defparam Ur4_n_4_pp.CB =                   84;
defparam Ur4_n_4_pp.CC =                  169;
defparam Ur4_n_4_pp.CD =                  151;
defparam Ur4_n_4_pp.CE =                  144;
defparam Ur4_n_4_pp.CF =                  126;
wire [8:0] lut_val_4_n_5_pp;
rom_lut Ur4_n_5_pp (.addr_in( {sym_res_19_n[5],sym_res_18_n[5],sym_res_17_n[5],sym_res_16_n[5] } ), .data_out( lut_val_4_n_5_pp[8:0]) ) ;
 defparam Ur4_n_5_pp.DATA_WIDTH = 9;
defparam Ur4_n_5_pp.C0 =                    0;
defparam Ur4_n_5_pp.C1 =                  494;
defparam Ur4_n_5_pp.C2 =                  487;
defparam Ur4_n_5_pp.C3 =                  469;
defparam Ur4_n_5_pp.C4 =                   42;
defparam Ur4_n_5_pp.C5 =                   24;
defparam Ur4_n_5_pp.C6 =                   17;
defparam Ur4_n_5_pp.C7 =                  511;
defparam Ur4_n_5_pp.C8 =                  127;
defparam Ur4_n_5_pp.C9 =                  109;
defparam Ur4_n_5_pp.CA =                  102;
defparam Ur4_n_5_pp.CB =                   84;
defparam Ur4_n_5_pp.CC =                  169;
defparam Ur4_n_5_pp.CD =                  151;
defparam Ur4_n_5_pp.CE =                  144;
defparam Ur4_n_5_pp.CF =                  126;
wire [8:0] lut_val_4_n_6_pp;
rom_lut Ur4_n_6_pp (.addr_in( {sym_res_19_n[6],sym_res_18_n[6],sym_res_17_n[6],sym_res_16_n[6] } ), .data_out( lut_val_4_n_6_pp[8:0]) ) ;
 defparam Ur4_n_6_pp.DATA_WIDTH = 9;
defparam Ur4_n_6_pp.C0 =                    0;
defparam Ur4_n_6_pp.C1 =                  494;
defparam Ur4_n_6_pp.C2 =                  487;
defparam Ur4_n_6_pp.C3 =                  469;
defparam Ur4_n_6_pp.C4 =                   42;
defparam Ur4_n_6_pp.C5 =                   24;
defparam Ur4_n_6_pp.C6 =                   17;
defparam Ur4_n_6_pp.C7 =                  511;
defparam Ur4_n_6_pp.C8 =                  127;
defparam Ur4_n_6_pp.C9 =                  109;
defparam Ur4_n_6_pp.CA =                  102;
defparam Ur4_n_6_pp.CB =                   84;
defparam Ur4_n_6_pp.CC =                  169;
defparam Ur4_n_6_pp.CD =                  151;
defparam Ur4_n_6_pp.CE =                  144;
defparam Ur4_n_6_pp.CF =                  126;
wire [8:0] lut_val_4_n_7_pp;
rom_lut Ur4_n_7_pp (.addr_in( {sym_res_19_n[7],sym_res_18_n[7],sym_res_17_n[7],sym_res_16_n[7] } ), .data_out( lut_val_4_n_7_pp[8:0]) ) ;
 defparam Ur4_n_7_pp.DATA_WIDTH = 9;
defparam Ur4_n_7_pp.C0 =                    0;
defparam Ur4_n_7_pp.C1 =                  494;
defparam Ur4_n_7_pp.C2 =                  487;
defparam Ur4_n_7_pp.C3 =                  469;
defparam Ur4_n_7_pp.C4 =                   42;
defparam Ur4_n_7_pp.C5 =                   24;
defparam Ur4_n_7_pp.C6 =                   17;
defparam Ur4_n_7_pp.C7 =                  511;
defparam Ur4_n_7_pp.C8 =                  127;
defparam Ur4_n_7_pp.C9 =                  109;
defparam Ur4_n_7_pp.CA =                  102;
defparam Ur4_n_7_pp.CB =                   84;
defparam Ur4_n_7_pp.CC =                  169;
defparam Ur4_n_7_pp.CD =                  151;
defparam Ur4_n_7_pp.CE =                  144;
defparam Ur4_n_7_pp.CF =                  126;
wire [8:0] lut_val_4_n_8_pp;
rom_lut Ur4_n_8_pp (.addr_in( {sym_res_19_n[8],sym_res_18_n[8],sym_res_17_n[8],sym_res_16_n[8] } ), .data_out( lut_val_4_n_8_pp[8:0]) ) ;
 defparam Ur4_n_8_pp.DATA_WIDTH = 9;
defparam Ur4_n_8_pp.C0 =                    0;
defparam Ur4_n_8_pp.C1 =                   18;
defparam Ur4_n_8_pp.C2 =                   25;
defparam Ur4_n_8_pp.C3 =                   43;
defparam Ur4_n_8_pp.C4 =                  470;
defparam Ur4_n_8_pp.C5 =                  488;
defparam Ur4_n_8_pp.C6 =                  495;
defparam Ur4_n_8_pp.C7 =                    1;
defparam Ur4_n_8_pp.C8 =                  385;
defparam Ur4_n_8_pp.C9 =                  403;
defparam Ur4_n_8_pp.CA =                  410;
defparam Ur4_n_8_pp.CB =                  428;
defparam Ur4_n_8_pp.CC =                  343;
defparam Ur4_n_8_pp.CD =                  361;
defparam Ur4_n_8_pp.CE =                  368;
defparam Ur4_n_8_pp.CF =                  386;


// ---- partial product adder tree ----

wire [16:0] lut_0_bit_0_fill;
wire [16:0] lut_0_bit_1_fill;
wire [16:0] lut_0_bit_2_fill;
wire [16:0] lut_0_bit_3_fill;
wire [16:0] lut_0_bit_4_fill;
wire [16:0] lut_0_bit_5_fill;
wire [16:0] lut_0_bit_6_fill;
wire [16:0] lut_0_bit_7_fill;
wire [16:0] lut_0_bit_8_fill;
assign lut_0_bit_0_fill = {lut_val_0_n_0_pp[8], lut_val_0_n_0_pp[8], lut_val_0_n_0_pp[8], lut_val_0_n_0_pp[8], lut_val_0_n_0_pp[8], lut_val_0_n_0_pp[8], lut_val_0_n_0_pp[8], lut_val_0_n_0_pp[8],  lut_val_0_n_0_pp };
assign lut_0_bit_1_fill = {lut_val_0_n_1_pp[8], lut_val_0_n_1_pp[8], lut_val_0_n_1_pp[8], lut_val_0_n_1_pp[8], lut_val_0_n_1_pp[8], lut_val_0_n_1_pp[8], lut_val_0_n_1_pp[8],  lut_val_0_n_1_pp, 1'd0 };
assign lut_0_bit_2_fill = {lut_val_0_n_2_pp[8], lut_val_0_n_2_pp[8], lut_val_0_n_2_pp[8], lut_val_0_n_2_pp[8], lut_val_0_n_2_pp[8], lut_val_0_n_2_pp[8],  lut_val_0_n_2_pp, 2'd0 };
assign lut_0_bit_3_fill = {lut_val_0_n_3_pp[8], lut_val_0_n_3_pp[8], lut_val_0_n_3_pp[8], lut_val_0_n_3_pp[8], lut_val_0_n_3_pp[8],  lut_val_0_n_3_pp, 3'd0 };
assign lut_0_bit_4_fill = {lut_val_0_n_4_pp[8], lut_val_0_n_4_pp[8], lut_val_0_n_4_pp[8], lut_val_0_n_4_pp[8],  lut_val_0_n_4_pp, 4'd0 };
assign lut_0_bit_5_fill = {lut_val_0_n_5_pp[8], lut_val_0_n_5_pp[8], lut_val_0_n_5_pp[8],  lut_val_0_n_5_pp, 5'd0 };
assign lut_0_bit_6_fill = {lut_val_0_n_6_pp[8], lut_val_0_n_6_pp[8],  lut_val_0_n_6_pp, 6'd0 };
assign lut_0_bit_7_fill = {lut_val_0_n_7_pp[8],  lut_val_0_n_7_pp, 7'd0 };
assign lut_0_bit_8_fill = { lut_val_0_n_8_pp, 8'd0 };
wire [17:0] tree_0_pp_l_0_n_0_n;
sadd_lpm_cen Uadd_0_lut_l_0_n_0_n (.clk(clk),  .gclk_en(clk_en), .ain(lut_0_bit_0_fill), .bin(lut_0_bit_1_fill), .res(tree_0_pp_l_0_n_0_n) );
defparam Uadd_0_lut_l_0_n_0_n.IN_WIDTH = 17;
defparam Uadd_0_lut_l_0_n_0_n.PIPE_DEPTH = 1;
wire [17:0] tree_0_pp_l_0_n_1_n;
sadd_lpm_cen Uadd_0_lut_l_0_n_1_n (.clk(clk),  .gclk_en(clk_en), .ain(lut_0_bit_2_fill), .bin(lut_0_bit_3_fill), .res(tree_0_pp_l_0_n_1_n) );
defparam Uadd_0_lut_l_0_n_1_n.IN_WIDTH = 17;
defparam Uadd_0_lut_l_0_n_1_n.PIPE_DEPTH = 1;
wire [17:0] tree_0_pp_l_0_n_2_n;
sadd_lpm_cen Uadd_0_lut_l_0_n_2_n (.clk(clk),  .gclk_en(clk_en), .ain(lut_0_bit_4_fill), .bin(lut_0_bit_5_fill), .res(tree_0_pp_l_0_n_2_n) );
defparam Uadd_0_lut_l_0_n_2_n.IN_WIDTH = 17;
defparam Uadd_0_lut_l_0_n_2_n.PIPE_DEPTH = 1;
wire [17:0] tree_0_pp_l_0_n_3_n;
sadd_lpm_cen Uadd_0_lut_l_0_n_3_n (.clk(clk),  .gclk_en(clk_en), .ain(lut_0_bit_6_fill), .bin(lut_0_bit_7_fill), .res(tree_0_pp_l_0_n_3_n) );
defparam Uadd_0_lut_l_0_n_3_n.IN_WIDTH = 17;
defparam Uadd_0_lut_l_0_n_3_n.PIPE_DEPTH = 1;
wire [17:0] tree_0_pp_l_0_n_4_n;
sadd_lpm_cen Uadd_0_lut_l_0_n_4_n (.clk(clk),  .gclk_en(clk_en), .ain(lut_0_bit_8_fill), .bin(17'd0), .res(tree_0_pp_l_0_n_4_n) );
defparam Uadd_0_lut_l_0_n_4_n.IN_WIDTH = 17;
defparam Uadd_0_lut_l_0_n_4_n.PIPE_DEPTH = 1;

wire [19:0] tree_0_pp_l_1_n_0_n;
tsadd_lpm_cen Uadd_0_lut_l_1_n_0_n (.clk(clk),  .gclk_en(clk_en), .ain(tree_0_pp_l_0_n_0_n), .cin(tree_0_pp_l_0_n_1_n), .bin(tree_0_pp_l_0_n_2_n), .res(tree_0_pp_l_1_n_0_n) );
defparam Uadd_0_lut_l_1_n_0_n.IN_WIDTH = 18;
defparam Uadd_0_lut_l_1_n_0_n.PIPE_DEPTH = 1;
wire [19:0] tree_0_pp_l_1_n_1_n;
tsadd_lpm_cen Uadd_0_lut_l_1_n_1_n (.clk(clk),  .gclk_en(clk_en), .ain(tree_0_pp_l_0_n_3_n), .cin(tree_0_pp_l_0_n_4_n), .bin(18'd0), .res(tree_0_pp_l_1_n_1_n) );
defparam Uadd_0_lut_l_1_n_1_n.IN_WIDTH = 18;
defparam Uadd_0_lut_l_1_n_1_n.PIPE_DEPTH = 1;

wire [21:0] tree_0_pp_l_2_n_0_n;
tsadd_lpm_cen Uadd_0_lut_l_2_n_0_n (.clk(clk),  .gclk_en(clk_en), .ain(tree_0_pp_l_1_n_0_n), .cin(tree_0_pp_l_1_n_1_n), .bin(20'd0), .res(tree_0_pp_l_2_n_0_n) );
defparam Uadd_0_lut_l_2_n_0_n.IN_WIDTH = 20;
defparam Uadd_0_lut_l_2_n_0_n.PIPE_DEPTH = 1;

wire [21:0] lut_val_0_n;
assign lut_val_0_n=tree_0_pp_l_2_n_0_n;


// ---- partial product adder tree ----

wire [16:0] lut_1_bit_0_fill;
wire [16:0] lut_1_bit_1_fill;
wire [16:0] lut_1_bit_2_fill;
wire [16:0] lut_1_bit_3_fill;
wire [16:0] lut_1_bit_4_fill;
wire [16:0] lut_1_bit_5_fill;
wire [16:0] lut_1_bit_6_fill;
wire [16:0] lut_1_bit_7_fill;
wire [16:0] lut_1_bit_8_fill;
assign lut_1_bit_0_fill = {lut_val_1_n_0_pp[8], lut_val_1_n_0_pp[8], lut_val_1_n_0_pp[8], lut_val_1_n_0_pp[8], lut_val_1_n_0_pp[8], lut_val_1_n_0_pp[8], lut_val_1_n_0_pp[8], lut_val_1_n_0_pp[8],  lut_val_1_n_0_pp };
assign lut_1_bit_1_fill = {lut_val_1_n_1_pp[8], lut_val_1_n_1_pp[8], lut_val_1_n_1_pp[8], lut_val_1_n_1_pp[8], lut_val_1_n_1_pp[8], lut_val_1_n_1_pp[8], lut_val_1_n_1_pp[8],  lut_val_1_n_1_pp, 1'd0 };
assign lut_1_bit_2_fill = {lut_val_1_n_2_pp[8], lut_val_1_n_2_pp[8], lut_val_1_n_2_pp[8], lut_val_1_n_2_pp[8], lut_val_1_n_2_pp[8], lut_val_1_n_2_pp[8],  lut_val_1_n_2_pp, 2'd0 };
assign lut_1_bit_3_fill = {lut_val_1_n_3_pp[8], lut_val_1_n_3_pp[8], lut_val_1_n_3_pp[8], lut_val_1_n_3_pp[8], lut_val_1_n_3_pp[8],  lut_val_1_n_3_pp, 3'd0 };
assign lut_1_bit_4_fill = {lut_val_1_n_4_pp[8], lut_val_1_n_4_pp[8], lut_val_1_n_4_pp[8], lut_val_1_n_4_pp[8],  lut_val_1_n_4_pp, 4'd0 };
assign lut_1_bit_5_fill = {lut_val_1_n_5_pp[8], lut_val_1_n_5_pp[8], lut_val_1_n_5_pp[8],  lut_val_1_n_5_pp, 5'd0 };
assign lut_1_bit_6_fill = {lut_val_1_n_6_pp[8], lut_val_1_n_6_pp[8],  lut_val_1_n_6_pp, 6'd0 };
assign lut_1_bit_7_fill = {lut_val_1_n_7_pp[8],  lut_val_1_n_7_pp, 7'd0 };
assign lut_1_bit_8_fill = { lut_val_1_n_8_pp, 8'd0 };
wire [17:0] tree_1_pp_l_0_n_0_n;
sadd_lpm_cen Uadd_1_lut_l_0_n_0_n (.clk(clk),  .gclk_en(clk_en), .ain(lut_1_bit_0_fill), .bin(lut_1_bit_1_fill), .res(tree_1_pp_l_0_n_0_n) );
defparam Uadd_1_lut_l_0_n_0_n.IN_WIDTH = 17;
defparam Uadd_1_lut_l_0_n_0_n.PIPE_DEPTH = 1;
wire [17:0] tree_1_pp_l_0_n_1_n;
sadd_lpm_cen Uadd_1_lut_l_0_n_1_n (.clk(clk),  .gclk_en(clk_en), .ain(lut_1_bit_2_fill), .bin(lut_1_bit_3_fill), .res(tree_1_pp_l_0_n_1_n) );
defparam Uadd_1_lut_l_0_n_1_n.IN_WIDTH = 17;
defparam Uadd_1_lut_l_0_n_1_n.PIPE_DEPTH = 1;
wire [17:0] tree_1_pp_l_0_n_2_n;
sadd_lpm_cen Uadd_1_lut_l_0_n_2_n (.clk(clk),  .gclk_en(clk_en), .ain(lut_1_bit_4_fill), .bin(lut_1_bit_5_fill), .res(tree_1_pp_l_0_n_2_n) );
defparam Uadd_1_lut_l_0_n_2_n.IN_WIDTH = 17;
defparam Uadd_1_lut_l_0_n_2_n.PIPE_DEPTH = 1;
wire [17:0] tree_1_pp_l_0_n_3_n;
sadd_lpm_cen Uadd_1_lut_l_0_n_3_n (.clk(clk),  .gclk_en(clk_en), .ain(lut_1_bit_6_fill), .bin(lut_1_bit_7_fill), .res(tree_1_pp_l_0_n_3_n) );
defparam Uadd_1_lut_l_0_n_3_n.IN_WIDTH = 17;
defparam Uadd_1_lut_l_0_n_3_n.PIPE_DEPTH = 1;
wire [17:0] tree_1_pp_l_0_n_4_n;
sadd_lpm_cen Uadd_1_lut_l_0_n_4_n (.clk(clk),  .gclk_en(clk_en), .ain(lut_1_bit_8_fill), .bin(17'd0), .res(tree_1_pp_l_0_n_4_n) );
defparam Uadd_1_lut_l_0_n_4_n.IN_WIDTH = 17;
defparam Uadd_1_lut_l_0_n_4_n.PIPE_DEPTH = 1;

wire [19:0] tree_1_pp_l_1_n_0_n;
tsadd_lpm_cen Uadd_1_lut_l_1_n_0_n (.clk(clk),  .gclk_en(clk_en), .ain(tree_1_pp_l_0_n_0_n), .cin(tree_1_pp_l_0_n_1_n), .bin(tree_1_pp_l_0_n_2_n), .res(tree_1_pp_l_1_n_0_n) );
defparam Uadd_1_lut_l_1_n_0_n.IN_WIDTH = 18;
defparam Uadd_1_lut_l_1_n_0_n.PIPE_DEPTH = 1;
wire [19:0] tree_1_pp_l_1_n_1_n;
tsadd_lpm_cen Uadd_1_lut_l_1_n_1_n (.clk(clk),  .gclk_en(clk_en), .ain(tree_1_pp_l_0_n_3_n), .cin(tree_1_pp_l_0_n_4_n), .bin(18'd0), .res(tree_1_pp_l_1_n_1_n) );
defparam Uadd_1_lut_l_1_n_1_n.IN_WIDTH = 18;
defparam Uadd_1_lut_l_1_n_1_n.PIPE_DEPTH = 1;

wire [21:0] tree_1_pp_l_2_n_0_n;
tsadd_lpm_cen Uadd_1_lut_l_2_n_0_n (.clk(clk),  .gclk_en(clk_en), .ain(tree_1_pp_l_1_n_0_n), .cin(tree_1_pp_l_1_n_1_n), .bin(20'd0), .res(tree_1_pp_l_2_n_0_n) );
defparam Uadd_1_lut_l_2_n_0_n.IN_WIDTH = 20;
defparam Uadd_1_lut_l_2_n_0_n.PIPE_DEPTH = 1;

wire [21:0] lut_val_1_n;
assign lut_val_1_n=tree_1_pp_l_2_n_0_n;


// ---- partial product adder tree ----

wire [16:0] lut_2_bit_0_fill;
wire [16:0] lut_2_bit_1_fill;
wire [16:0] lut_2_bit_2_fill;
wire [16:0] lut_2_bit_3_fill;
wire [16:0] lut_2_bit_4_fill;
wire [16:0] lut_2_bit_5_fill;
wire [16:0] lut_2_bit_6_fill;
wire [16:0] lut_2_bit_7_fill;
wire [16:0] lut_2_bit_8_fill;
assign lut_2_bit_0_fill = {lut_val_2_n_0_pp[8], lut_val_2_n_0_pp[8], lut_val_2_n_0_pp[8], lut_val_2_n_0_pp[8], lut_val_2_n_0_pp[8], lut_val_2_n_0_pp[8], lut_val_2_n_0_pp[8], lut_val_2_n_0_pp[8],  lut_val_2_n_0_pp };
assign lut_2_bit_1_fill = {lut_val_2_n_1_pp[8], lut_val_2_n_1_pp[8], lut_val_2_n_1_pp[8], lut_val_2_n_1_pp[8], lut_val_2_n_1_pp[8], lut_val_2_n_1_pp[8], lut_val_2_n_1_pp[8],  lut_val_2_n_1_pp, 1'd0 };
assign lut_2_bit_2_fill = {lut_val_2_n_2_pp[8], lut_val_2_n_2_pp[8], lut_val_2_n_2_pp[8], lut_val_2_n_2_pp[8], lut_val_2_n_2_pp[8], lut_val_2_n_2_pp[8],  lut_val_2_n_2_pp, 2'd0 };
assign lut_2_bit_3_fill = {lut_val_2_n_3_pp[8], lut_val_2_n_3_pp[8], lut_val_2_n_3_pp[8], lut_val_2_n_3_pp[8], lut_val_2_n_3_pp[8],  lut_val_2_n_3_pp, 3'd0 };
assign lut_2_bit_4_fill = {lut_val_2_n_4_pp[8], lut_val_2_n_4_pp[8], lut_val_2_n_4_pp[8], lut_val_2_n_4_pp[8],  lut_val_2_n_4_pp, 4'd0 };
assign lut_2_bit_5_fill = {lut_val_2_n_5_pp[8], lut_val_2_n_5_pp[8], lut_val_2_n_5_pp[8],  lut_val_2_n_5_pp, 5'd0 };
assign lut_2_bit_6_fill = {lut_val_2_n_6_pp[8], lut_val_2_n_6_pp[8],  lut_val_2_n_6_pp, 6'd0 };
assign lut_2_bit_7_fill = {lut_val_2_n_7_pp[8],  lut_val_2_n_7_pp, 7'd0 };
assign lut_2_bit_8_fill = { lut_val_2_n_8_pp, 8'd0 };
wire [17:0] tree_2_pp_l_0_n_0_n;
sadd_lpm_cen Uadd_2_lut_l_0_n_0_n (.clk(clk),  .gclk_en(clk_en), .ain(lut_2_bit_0_fill), .bin(lut_2_bit_1_fill), .res(tree_2_pp_l_0_n_0_n) );
defparam Uadd_2_lut_l_0_n_0_n.IN_WIDTH = 17;
defparam Uadd_2_lut_l_0_n_0_n.PIPE_DEPTH = 1;
wire [17:0] tree_2_pp_l_0_n_1_n;
sadd_lpm_cen Uadd_2_lut_l_0_n_1_n (.clk(clk),  .gclk_en(clk_en), .ain(lut_2_bit_2_fill), .bin(lut_2_bit_3_fill), .res(tree_2_pp_l_0_n_1_n) );
defparam Uadd_2_lut_l_0_n_1_n.IN_WIDTH = 17;
defparam Uadd_2_lut_l_0_n_1_n.PIPE_DEPTH = 1;
wire [17:0] tree_2_pp_l_0_n_2_n;
sadd_lpm_cen Uadd_2_lut_l_0_n_2_n (.clk(clk),  .gclk_en(clk_en), .ain(lut_2_bit_4_fill), .bin(lut_2_bit_5_fill), .res(tree_2_pp_l_0_n_2_n) );
defparam Uadd_2_lut_l_0_n_2_n.IN_WIDTH = 17;
defparam Uadd_2_lut_l_0_n_2_n.PIPE_DEPTH = 1;
wire [17:0] tree_2_pp_l_0_n_3_n;
sadd_lpm_cen Uadd_2_lut_l_0_n_3_n (.clk(clk),  .gclk_en(clk_en), .ain(lut_2_bit_6_fill), .bin(lut_2_bit_7_fill), .res(tree_2_pp_l_0_n_3_n) );
defparam Uadd_2_lut_l_0_n_3_n.IN_WIDTH = 17;
defparam Uadd_2_lut_l_0_n_3_n.PIPE_DEPTH = 1;
wire [17:0] tree_2_pp_l_0_n_4_n;
sadd_lpm_cen Uadd_2_lut_l_0_n_4_n (.clk(clk),  .gclk_en(clk_en), .ain(lut_2_bit_8_fill), .bin(17'd0), .res(tree_2_pp_l_0_n_4_n) );
defparam Uadd_2_lut_l_0_n_4_n.IN_WIDTH = 17;
defparam Uadd_2_lut_l_0_n_4_n.PIPE_DEPTH = 1;

wire [19:0] tree_2_pp_l_1_n_0_n;
tsadd_lpm_cen Uadd_2_lut_l_1_n_0_n (.clk(clk),  .gclk_en(clk_en), .ain(tree_2_pp_l_0_n_0_n), .cin(tree_2_pp_l_0_n_1_n), .bin(tree_2_pp_l_0_n_2_n), .res(tree_2_pp_l_1_n_0_n) );
defparam Uadd_2_lut_l_1_n_0_n.IN_WIDTH = 18;
defparam Uadd_2_lut_l_1_n_0_n.PIPE_DEPTH = 1;
wire [19:0] tree_2_pp_l_1_n_1_n;
tsadd_lpm_cen Uadd_2_lut_l_1_n_1_n (.clk(clk),  .gclk_en(clk_en), .ain(tree_2_pp_l_0_n_3_n), .cin(tree_2_pp_l_0_n_4_n), .bin(18'd0), .res(tree_2_pp_l_1_n_1_n) );
defparam Uadd_2_lut_l_1_n_1_n.IN_WIDTH = 18;
defparam Uadd_2_lut_l_1_n_1_n.PIPE_DEPTH = 1;

wire [21:0] tree_2_pp_l_2_n_0_n;
tsadd_lpm_cen Uadd_2_lut_l_2_n_0_n (.clk(clk),  .gclk_en(clk_en), .ain(tree_2_pp_l_1_n_0_n), .cin(tree_2_pp_l_1_n_1_n), .bin(20'd0), .res(tree_2_pp_l_2_n_0_n) );
defparam Uadd_2_lut_l_2_n_0_n.IN_WIDTH = 20;
defparam Uadd_2_lut_l_2_n_0_n.PIPE_DEPTH = 1;

wire [21:0] lut_val_2_n;
assign lut_val_2_n=tree_2_pp_l_2_n_0_n;


// ---- partial product adder tree ----

wire [16:0] lut_3_bit_0_fill;
wire [16:0] lut_3_bit_1_fill;
wire [16:0] lut_3_bit_2_fill;
wire [16:0] lut_3_bit_3_fill;
wire [16:0] lut_3_bit_4_fill;
wire [16:0] lut_3_bit_5_fill;
wire [16:0] lut_3_bit_6_fill;
wire [16:0] lut_3_bit_7_fill;
wire [16:0] lut_3_bit_8_fill;
assign lut_3_bit_0_fill = {lut_val_3_n_0_pp[8], lut_val_3_n_0_pp[8], lut_val_3_n_0_pp[8], lut_val_3_n_0_pp[8], lut_val_3_n_0_pp[8], lut_val_3_n_0_pp[8], lut_val_3_n_0_pp[8], lut_val_3_n_0_pp[8],  lut_val_3_n_0_pp };
assign lut_3_bit_1_fill = {lut_val_3_n_1_pp[8], lut_val_3_n_1_pp[8], lut_val_3_n_1_pp[8], lut_val_3_n_1_pp[8], lut_val_3_n_1_pp[8], lut_val_3_n_1_pp[8], lut_val_3_n_1_pp[8],  lut_val_3_n_1_pp, 1'd0 };
assign lut_3_bit_2_fill = {lut_val_3_n_2_pp[8], lut_val_3_n_2_pp[8], lut_val_3_n_2_pp[8], lut_val_3_n_2_pp[8], lut_val_3_n_2_pp[8], lut_val_3_n_2_pp[8],  lut_val_3_n_2_pp, 2'd0 };
assign lut_3_bit_3_fill = {lut_val_3_n_3_pp[8], lut_val_3_n_3_pp[8], lut_val_3_n_3_pp[8], lut_val_3_n_3_pp[8], lut_val_3_n_3_pp[8],  lut_val_3_n_3_pp, 3'd0 };
assign lut_3_bit_4_fill = {lut_val_3_n_4_pp[8], lut_val_3_n_4_pp[8], lut_val_3_n_4_pp[8], lut_val_3_n_4_pp[8],  lut_val_3_n_4_pp, 4'd0 };
assign lut_3_bit_5_fill = {lut_val_3_n_5_pp[8], lut_val_3_n_5_pp[8], lut_val_3_n_5_pp[8],  lut_val_3_n_5_pp, 5'd0 };
assign lut_3_bit_6_fill = {lut_val_3_n_6_pp[8], lut_val_3_n_6_pp[8],  lut_val_3_n_6_pp, 6'd0 };
assign lut_3_bit_7_fill = {lut_val_3_n_7_pp[8],  lut_val_3_n_7_pp, 7'd0 };
assign lut_3_bit_8_fill = { lut_val_3_n_8_pp, 8'd0 };
wire [17:0] tree_3_pp_l_0_n_0_n;
sadd_lpm_cen Uadd_3_lut_l_0_n_0_n (.clk(clk),  .gclk_en(clk_en), .ain(lut_3_bit_0_fill), .bin(lut_3_bit_1_fill), .res(tree_3_pp_l_0_n_0_n) );
defparam Uadd_3_lut_l_0_n_0_n.IN_WIDTH = 17;
defparam Uadd_3_lut_l_0_n_0_n.PIPE_DEPTH = 1;
wire [17:0] tree_3_pp_l_0_n_1_n;
sadd_lpm_cen Uadd_3_lut_l_0_n_1_n (.clk(clk),  .gclk_en(clk_en), .ain(lut_3_bit_2_fill), .bin(lut_3_bit_3_fill), .res(tree_3_pp_l_0_n_1_n) );
defparam Uadd_3_lut_l_0_n_1_n.IN_WIDTH = 17;
defparam Uadd_3_lut_l_0_n_1_n.PIPE_DEPTH = 1;
wire [17:0] tree_3_pp_l_0_n_2_n;
sadd_lpm_cen Uadd_3_lut_l_0_n_2_n (.clk(clk),  .gclk_en(clk_en), .ain(lut_3_bit_4_fill), .bin(lut_3_bit_5_fill), .res(tree_3_pp_l_0_n_2_n) );
defparam Uadd_3_lut_l_0_n_2_n.IN_WIDTH = 17;
defparam Uadd_3_lut_l_0_n_2_n.PIPE_DEPTH = 1;
wire [17:0] tree_3_pp_l_0_n_3_n;
sadd_lpm_cen Uadd_3_lut_l_0_n_3_n (.clk(clk),  .gclk_en(clk_en), .ain(lut_3_bit_6_fill), .bin(lut_3_bit_7_fill), .res(tree_3_pp_l_0_n_3_n) );
defparam Uadd_3_lut_l_0_n_3_n.IN_WIDTH = 17;
defparam Uadd_3_lut_l_0_n_3_n.PIPE_DEPTH = 1;
wire [17:0] tree_3_pp_l_0_n_4_n;
sadd_lpm_cen Uadd_3_lut_l_0_n_4_n (.clk(clk),  .gclk_en(clk_en), .ain(lut_3_bit_8_fill), .bin(17'd0), .res(tree_3_pp_l_0_n_4_n) );
defparam Uadd_3_lut_l_0_n_4_n.IN_WIDTH = 17;
defparam Uadd_3_lut_l_0_n_4_n.PIPE_DEPTH = 1;

wire [19:0] tree_3_pp_l_1_n_0_n;
tsadd_lpm_cen Uadd_3_lut_l_1_n_0_n (.clk(clk),  .gclk_en(clk_en), .ain(tree_3_pp_l_0_n_0_n), .cin(tree_3_pp_l_0_n_1_n), .bin(tree_3_pp_l_0_n_2_n), .res(tree_3_pp_l_1_n_0_n) );
defparam Uadd_3_lut_l_1_n_0_n.IN_WIDTH = 18;
defparam Uadd_3_lut_l_1_n_0_n.PIPE_DEPTH = 1;
wire [19:0] tree_3_pp_l_1_n_1_n;
tsadd_lpm_cen Uadd_3_lut_l_1_n_1_n (.clk(clk),  .gclk_en(clk_en), .ain(tree_3_pp_l_0_n_3_n), .cin(tree_3_pp_l_0_n_4_n), .bin(18'd0), .res(tree_3_pp_l_1_n_1_n) );
defparam Uadd_3_lut_l_1_n_1_n.IN_WIDTH = 18;
defparam Uadd_3_lut_l_1_n_1_n.PIPE_DEPTH = 1;

wire [21:0] tree_3_pp_l_2_n_0_n;
tsadd_lpm_cen Uadd_3_lut_l_2_n_0_n (.clk(clk),  .gclk_en(clk_en), .ain(tree_3_pp_l_1_n_0_n), .cin(tree_3_pp_l_1_n_1_n), .bin(20'd0), .res(tree_3_pp_l_2_n_0_n) );
defparam Uadd_3_lut_l_2_n_0_n.IN_WIDTH = 20;
defparam Uadd_3_lut_l_2_n_0_n.PIPE_DEPTH = 1;

wire [21:0] lut_val_3_n;
assign lut_val_3_n=tree_3_pp_l_2_n_0_n;


// ---- partial product adder tree ----

wire [16:0] lut_4_bit_0_fill;
wire [16:0] lut_4_bit_1_fill;
wire [16:0] lut_4_bit_2_fill;
wire [16:0] lut_4_bit_3_fill;
wire [16:0] lut_4_bit_4_fill;
wire [16:0] lut_4_bit_5_fill;
wire [16:0] lut_4_bit_6_fill;
wire [16:0] lut_4_bit_7_fill;
wire [16:0] lut_4_bit_8_fill;
assign lut_4_bit_0_fill = {lut_val_4_n_0_pp[8], lut_val_4_n_0_pp[8], lut_val_4_n_0_pp[8], lut_val_4_n_0_pp[8], lut_val_4_n_0_pp[8], lut_val_4_n_0_pp[8], lut_val_4_n_0_pp[8], lut_val_4_n_0_pp[8],  lut_val_4_n_0_pp };
assign lut_4_bit_1_fill = {lut_val_4_n_1_pp[8], lut_val_4_n_1_pp[8], lut_val_4_n_1_pp[8], lut_val_4_n_1_pp[8], lut_val_4_n_1_pp[8], lut_val_4_n_1_pp[8], lut_val_4_n_1_pp[8],  lut_val_4_n_1_pp, 1'd0 };
assign lut_4_bit_2_fill = {lut_val_4_n_2_pp[8], lut_val_4_n_2_pp[8], lut_val_4_n_2_pp[8], lut_val_4_n_2_pp[8], lut_val_4_n_2_pp[8], lut_val_4_n_2_pp[8],  lut_val_4_n_2_pp, 2'd0 };
assign lut_4_bit_3_fill = {lut_val_4_n_3_pp[8], lut_val_4_n_3_pp[8], lut_val_4_n_3_pp[8], lut_val_4_n_3_pp[8], lut_val_4_n_3_pp[8],  lut_val_4_n_3_pp, 3'd0 };
assign lut_4_bit_4_fill = {lut_val_4_n_4_pp[8], lut_val_4_n_4_pp[8], lut_val_4_n_4_pp[8], lut_val_4_n_4_pp[8],  lut_val_4_n_4_pp, 4'd0 };
assign lut_4_bit_5_fill = {lut_val_4_n_5_pp[8], lut_val_4_n_5_pp[8], lut_val_4_n_5_pp[8],  lut_val_4_n_5_pp, 5'd0 };
assign lut_4_bit_6_fill = {lut_val_4_n_6_pp[8], lut_val_4_n_6_pp[8],  lut_val_4_n_6_pp, 6'd0 };
assign lut_4_bit_7_fill = {lut_val_4_n_7_pp[8],  lut_val_4_n_7_pp, 7'd0 };
assign lut_4_bit_8_fill = { lut_val_4_n_8_pp, 8'd0 };
wire [17:0] tree_4_pp_l_0_n_0_n;
sadd_lpm_cen Uadd_4_lut_l_0_n_0_n (.clk(clk),  .gclk_en(clk_en), .ain(lut_4_bit_0_fill), .bin(lut_4_bit_1_fill), .res(tree_4_pp_l_0_n_0_n) );
defparam Uadd_4_lut_l_0_n_0_n.IN_WIDTH = 17;
defparam Uadd_4_lut_l_0_n_0_n.PIPE_DEPTH = 1;
wire [17:0] tree_4_pp_l_0_n_1_n;
sadd_lpm_cen Uadd_4_lut_l_0_n_1_n (.clk(clk),  .gclk_en(clk_en), .ain(lut_4_bit_2_fill), .bin(lut_4_bit_3_fill), .res(tree_4_pp_l_0_n_1_n) );
defparam Uadd_4_lut_l_0_n_1_n.IN_WIDTH = 17;
defparam Uadd_4_lut_l_0_n_1_n.PIPE_DEPTH = 1;
wire [17:0] tree_4_pp_l_0_n_2_n;
sadd_lpm_cen Uadd_4_lut_l_0_n_2_n (.clk(clk),  .gclk_en(clk_en), .ain(lut_4_bit_4_fill), .bin(lut_4_bit_5_fill), .res(tree_4_pp_l_0_n_2_n) );
defparam Uadd_4_lut_l_0_n_2_n.IN_WIDTH = 17;
defparam Uadd_4_lut_l_0_n_2_n.PIPE_DEPTH = 1;
wire [17:0] tree_4_pp_l_0_n_3_n;
sadd_lpm_cen Uadd_4_lut_l_0_n_3_n (.clk(clk),  .gclk_en(clk_en), .ain(lut_4_bit_6_fill), .bin(lut_4_bit_7_fill), .res(tree_4_pp_l_0_n_3_n) );
defparam Uadd_4_lut_l_0_n_3_n.IN_WIDTH = 17;
defparam Uadd_4_lut_l_0_n_3_n.PIPE_DEPTH = 1;
wire [17:0] tree_4_pp_l_0_n_4_n;
sadd_lpm_cen Uadd_4_lut_l_0_n_4_n (.clk(clk),  .gclk_en(clk_en), .ain(lut_4_bit_8_fill), .bin(17'd0), .res(tree_4_pp_l_0_n_4_n) );
defparam Uadd_4_lut_l_0_n_4_n.IN_WIDTH = 17;
defparam Uadd_4_lut_l_0_n_4_n.PIPE_DEPTH = 1;

wire [19:0] tree_4_pp_l_1_n_0_n;
tsadd_lpm_cen Uadd_4_lut_l_1_n_0_n (.clk(clk),  .gclk_en(clk_en), .ain(tree_4_pp_l_0_n_0_n), .cin(tree_4_pp_l_0_n_1_n), .bin(tree_4_pp_l_0_n_2_n), .res(tree_4_pp_l_1_n_0_n) );
defparam Uadd_4_lut_l_1_n_0_n.IN_WIDTH = 18;
defparam Uadd_4_lut_l_1_n_0_n.PIPE_DEPTH = 1;
wire [19:0] tree_4_pp_l_1_n_1_n;
tsadd_lpm_cen Uadd_4_lut_l_1_n_1_n (.clk(clk),  .gclk_en(clk_en), .ain(tree_4_pp_l_0_n_3_n), .cin(tree_4_pp_l_0_n_4_n), .bin(18'd0), .res(tree_4_pp_l_1_n_1_n) );
defparam Uadd_4_lut_l_1_n_1_n.IN_WIDTH = 18;
defparam Uadd_4_lut_l_1_n_1_n.PIPE_DEPTH = 1;

wire [21:0] tree_4_pp_l_2_n_0_n;
tsadd_lpm_cen Uadd_4_lut_l_2_n_0_n (.clk(clk),  .gclk_en(clk_en), .ain(tree_4_pp_l_1_n_0_n), .cin(tree_4_pp_l_1_n_1_n), .bin(20'd0), .res(tree_4_pp_l_2_n_0_n) );
defparam Uadd_4_lut_l_2_n_0_n.IN_WIDTH = 20;
defparam Uadd_4_lut_l_2_n_0_n.PIPE_DEPTH = 1;

wire [21:0] lut_val_4_n;
assign lut_val_4_n=tree_4_pp_l_2_n_0_n;


// ---- final adder tree ----

wire [23:0] fin_atree_l_0_n_0_n;
tsadd_lpm_cen Uadd_cen_l_0_n_0_n (.clk(clk),  .gclk_en(clk_en), .ain(lut_val_0_n), .cin(lut_val_1_n), .bin(lut_val_2_n), .res(fin_atree_l_0_n_0_n) );
defparam Uadd_cen_l_0_n_0_n.IN_WIDTH = 22;
defparam Uadd_cen_l_0_n_0_n.PIPE_DEPTH = 1;
wire [23:0] fin_atree_l_0_n_1_n;
tsadd_lpm_cen Uadd_cen_l_0_n_1_n (.clk(clk),  .gclk_en(clk_en), .ain(lut_val_3_n), .cin(lut_val_4_n), .bin(22'd0), .res(fin_atree_l_0_n_1_n) );
defparam Uadd_cen_l_0_n_1_n.IN_WIDTH = 22;
defparam Uadd_cen_l_0_n_1_n.PIPE_DEPTH = 1;

wire [25:0] fin_atree_l_1_n_0_n;
tsadd_lpm_cen Uadd_cen_l_1_n_0_n (.clk(clk),  .gclk_en(clk_en), .ain(fin_atree_l_0_n_0_n), .cin(fin_atree_l_0_n_1_n), .bin(24'd0), .res(fin_atree_l_1_n_0_n) );
defparam Uadd_cen_l_1_n_0_n.IN_WIDTH = 24;
defparam Uadd_cen_l_1_n_0_n.PIPE_DEPTH = 1;

wire [25:0] mac_res;
assign mac_res=fin_atree_l_1_n_0_n;
wire [24:0] atree_res;
mac_tl Umtl (.clk(clk), 
             .data_in(mac_res),
             .data_out(atree_res));
defparam Umtl.DATA_WIDTH = 25;

// ---- Adder Tree Complete ---- 
wire [17:0] fir_int_res;
assign fir_int_res = atree_res [17:0];

assign fir_result = fir_int_res[ACCUM_WIDTH-1:0];
wire pre_rdy;
assign rdy_to_ld = pre_rdy;
assign done = done_int;
par_ctrl Uctrl(.rst(rst),
		.clk(clk),
		.clk_en(clk_en),
		.done(done_int),
		.rdy_int(rdy_int),
		.rdy_to_ld(pre_rdy));
defparam Uctrl.REG_LEN = 7;
defparam Uctrl.REG_BIT = 3;
defparam Uctrl.CH_WIDTH =0; 
defparam Uctrl.NUM_CH =1; 
endmodule
