Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Sat Apr 28 16:56:07 2018
| Host         : prabhat-Lenovo-ideapad-510-15IKB running 64-bit Ubuntu 16.04.4 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file DC_timing_summary_routed.rpt -rpx DC_timing_summary_routed.rpx
| Design       : DC
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 12 register/latch pins with no clock driven by root clock pin: Ctrl/Decode/inscd_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: Ctrl/Decode/inscd_reg[1]/L7/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: Ctrl/Decode/inscd_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Ctrl/MC/asrc1_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Ctrl/MC/iord_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Ctrl/MC/rsrc2_reg[0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: Ctrl/States/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: Ctrl/States/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: Ctrl/States/FSM_sequential_state_reg[2]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: Ctrl/States/FSM_sequential_state_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/PC_write/temp_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/PC_write/temp_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/PC_write/temp_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/PC_write/temp_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/PC_write/temp_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/PC_write/temp_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/PC_write/temp_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/PC_write/temp_reg[8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[0][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[0][3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[10][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[10][3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[10][9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[11][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[11][3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[11][9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[12][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[12][3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[12][9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[13][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[13][3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[13][9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[14][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[14][3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[14][9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[15][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[15][3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[15][9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[1][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[1][3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[2][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[2][3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[3][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[3][3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[4][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[4][3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[5][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[5][3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[6][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[6][3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[7][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[7][3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[8][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[8][3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[8][9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[9][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[9][3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DP/Reg/registers_reg[9][9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 27 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 314 combinational loops in the design. (HIGH)


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -35.022   -24038.359                   1116                 1124        0.339        0.000                      0                 1124        4.500        0.000                       0                   563  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -35.022   -24038.359                   1116                 1124        0.339        0.000                      0                 1124        4.500        0.000                       0                   563  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :         1116  Failing Endpoints,  Worst Slack      -35.022ns,  Total Violation   -24038.360ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.339ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -35.022ns  (required time - arrival time)
  Source:                 Ctrl/States/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DP/Reg/registers_reg[6][13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        44.918ns  (logic 16.653ns (37.074%)  route 28.265ns (62.926%))
  Logic Levels:           75  (CARRY4=12 DSP48E1=1 LUT2=1 LUT3=8 LUT4=6 LUT5=20 LUT6=21 MUXF7=4 MUXF8=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.566     5.087    Ctrl/States/CLK
    SLICE_X10Y11         FDRE                                         r  Ctrl/States/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  Ctrl/States/FSM_sequential_state_reg[1]/Q
                         net (fo=194, routed)         0.870     6.475    DP/IR_write/out[1]
    SLICE_X11Y9          LUT5 (Prop_lut5_I1_O)        0.124     6.599 r  DP/IR_write/temp[1]_i_16/O
                         net (fo=6, routed)           0.619     7.217    DP/Rsrc2_mux/result[1]
    SLICE_X13Y11         LUT3 (Prop_lut3_I2_O)        0.124     7.341 r  DP/Rsrc2_mux/t_i_262/O
                         net (fo=128, routed)         0.900     8.241    DP/Reg/rad2_in[1]
    SLICE_X12Y12         LUT6 (Prop_lut6_I2_O)        0.124     8.365 r  DP/Reg/t_i_224/O
                         net (fo=1, routed)           0.000     8.365    DP/Reg/t_i_224_n_0
    SLICE_X12Y12         MUXF7 (Prop_muxf7_I1_O)      0.214     8.579 r  DP/Reg/t_i_112/O
                         net (fo=1, routed)           0.000     8.579    DP/Reg/t_i_112_n_0
    SLICE_X12Y12         MUXF8 (Prop_muxf8_I1_O)      0.088     8.667 r  DP/Reg/t_i_56/O
                         net (fo=2, routed)           0.304     8.971    Ctrl/States/rd2_outt[9]
    SLICE_X15Y12         LUT3 (Prop_lut3_I2_O)        0.319     9.290 r  Ctrl/States/t__0_i_8/O
                         net (fo=12, routed)          0.434     9.724    DP/Mult/B[9]
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_A[9]_P[0])
                                                      3.841    13.565 f  DP/Mult/t__0/P[0]
                         net (fo=1, routed)           0.784    14.349    DP/Asrc2_mux/P[0]
    SLICE_X9Y14          LUT6 (Prop_lut6_I3_O)        0.124    14.473 f  DP/Asrc2_mux/temp[0]_i_12/O
                         net (fo=1, routed)           0.149    14.622    DP/Asrc2_mux/temp[0]_i_12_n_0
    SLICE_X9Y14          LUT2 (Prop_lut2_I1_O)        0.124    14.746 r  DP/Asrc2_mux/temp[0]_i_7/O
                         net (fo=9, routed)           0.636    15.382    Ctrl/MC/t__0
    SLICE_X8Y16          LUT4 (Prop_lut4_I0_O)        0.124    15.506 r  Ctrl/MC/temp[2]_i_19/O
                         net (fo=1, routed)           0.000    15.506    Ctrl/MC/temp[2]_i_19_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    16.114 f  Ctrl/MC/temp_reg[2]_i_9/O[3]
                         net (fo=1, routed)           0.306    16.420    Ctrl/Acontrol/data3[3]
    SLICE_X8Y15          LUT6 (Prop_lut6_I0_O)        0.307    16.727 f  Ctrl/Acontrol/temp[3]_i_4/O
                         net (fo=1, routed)           0.303    17.030    Ctrl/Acontrol/temp[3]_i_4_n_0
    SLICE_X8Y14          LUT5 (Prop_lut5_I0_O)        0.124    17.154 f  Ctrl/Acontrol/temp[3]_i_2/O
                         net (fo=1, routed)           0.000    17.154    Ctrl/Acontrol/temp[3]_i_2_n_0
    SLICE_X8Y14          MUXF7 (Prop_muxf7_I0_O)      0.209    17.363 f  Ctrl/Acontrol/temp_reg[3]_i_1/O
                         net (fo=3, routed)           0.504    17.867    Ctrl/States/temp_reg[31]_4[3]
    SLICE_X13Y13         LUT6 (Prop_lut6_I4_O)        0.297    18.164 f  Ctrl/States/registers[0][3]_i_3/O
                         net (fo=3, routed)           0.414    18.577    Ctrl/States/RES[3]
    SLICE_X13Y13         LUT5 (Prop_lut5_I1_O)        0.124    18.701 r  Ctrl/States/inscd_reg[2]_i_16/O
                         net (fo=1, routed)           0.151    18.853    DP/PC_write/temp_reg[3]_0
    SLICE_X13Y13         LUT6 (Prop_lut6_I2_O)        0.124    18.977 r  DP/PC_write/inscd_reg[2]_i_15/O
                         net (fo=1, routed)           0.154    19.131    DP/PC_write/inscd_reg[2]_i_15_n_0
    SLICE_X13Y13         LUT6 (Prop_lut6_I2_O)        0.124    19.255 r  DP/PC_write/inscd_reg[2]_i_14/O
                         net (fo=1, routed)           0.302    19.557    DP/PC_write/inscd_reg[2]_i_14_n_0
    SLICE_X12Y14         LUT4 (Prop_lut4_I0_O)        0.124    19.681 r  DP/PC_write/inscd_reg[2]_i_11/O
                         net (fo=12, routed)          0.203    19.884    Ctrl/States/temp_reg[8]_5
    SLICE_X12Y14         LUT6 (Prop_lut6_I5_O)        0.124    20.008 r  Ctrl/States/temp[2]_i_32/O
                         net (fo=5, routed)           0.456    20.464    Ctrl/MC/FSM_sequential_state_reg[2]_1
    SLICE_X12Y15         LUT3 (Prop_lut3_I2_O)        0.124    20.588 r  Ctrl/MC/Rsrc2_mux/t_i_132/O
                         net (fo=64, routed)          0.830    21.418    DP/Reg/FSM_sequential_state_reg[2]_2[0]
    SLICE_X13Y12         MUXF7 (Prop_muxf7_S_O)       0.276    21.694 r  DP/Reg/t_i_100/O
                         net (fo=1, routed)           0.000    21.694    DP/Reg/t_i_100_n_0
    SLICE_X13Y12         MUXF8 (Prop_muxf8_I1_O)      0.094    21.788 r  DP/Reg/t_i_50/O
                         net (fo=2, routed)           0.646    22.434    Ctrl/States/rd2_outt[15]
    SLICE_X15Y17         LUT3 (Prop_lut3_I2_O)        0.316    22.750 r  Ctrl/States/t__0_i_2/O
                         net (fo=12, routed)          0.468    23.218    Ctrl/States/t__1_1
    SLICE_X15Y17         LUT4 (Prop_lut4_I2_O)        0.124    23.342 r  Ctrl/States/temp[31]_i_101/O
                         net (fo=1, routed)           0.471    23.812    Ctrl/States/temp[31]_i_101_n_0
    SLICE_X14Y16         LUT6 (Prop_lut6_I5_O)        0.124    23.936 r  Ctrl/States/temp[31]_i_82/O
                         net (fo=4, routed)           0.328    24.264    Ctrl/States/temp[31]_i_82_n_0
    SLICE_X14Y17         LUT6 (Prop_lut6_I0_O)        0.124    24.388 r  Ctrl/States/temp[19]_i_66/O
                         net (fo=3, routed)           0.301    24.689    Ctrl/States/temp_reg[19]
    SLICE_X14Y17         LUT6 (Prop_lut6_I3_O)        0.124    24.813 r  Ctrl/States/temp[3]_i_15/O
                         net (fo=1, routed)           0.293    25.106    Ctrl/States/temp[3]_i_15_n_0
    SLICE_X15Y15         LUT5 (Prop_lut5_I0_O)        0.124    25.230 r  Ctrl/States/temp[3]_i_11/O
                         net (fo=3, routed)           0.179    25.410    Ctrl/MC/FSM_sequential_state_reg[1]_25[0]
    SLICE_X15Y15         LUT5 (Prop_lut5_I2_O)        0.124    25.534 r  Ctrl/MC/temp[29]_i_22/O
                         net (fo=101, routed)         0.595    26.129    Ctrl/MC/shifter_in2[2]
    SLICE_X12Y15         LUT6 (Prop_lut6_I5_O)        0.124    26.253 f  Ctrl/MC/temp[1]_i_22/O
                         net (fo=1, routed)           0.409    26.662    Ctrl/MC/temp[1]_i_22_n_0
    SLICE_X15Y16         LUT5 (Prop_lut5_I3_O)        0.124    26.786 f  Ctrl/MC/temp[1]_i_17/O
                         net (fo=1, routed)           0.149    26.935    Ctrl/MC/temp[1]_i_17_n_0
    SLICE_X15Y16         LUT5 (Prop_lut5_I0_O)        0.124    27.059 f  Ctrl/MC/temp[1]_i_12/O
                         net (fo=3, routed)           0.331    27.389    Ctrl/MC/E_0[0]
    SLICE_X12Y16         LUT5 (Prop_lut5_I2_O)        0.124    27.513 f  Ctrl/MC/temp[31]_i_88/O
                         net (fo=91, routed)          0.572    28.085    Ctrl/MC/shifter_in2[0]
    SLICE_X13Y16         LUT5 (Prop_lut5_I3_O)        0.124    28.209 r  Ctrl/MC/temp[0]_i_38/O
                         net (fo=1, routed)           0.406    28.615    DP/E_write/FSM_sequential_state_reg[0]_15
    SLICE_X13Y18         LUT6 (Prop_lut6_I1_O)        0.124    28.739 f  DP/E_write/temp[0]_i_35/O
                         net (fo=1, routed)           0.151    28.891    Ctrl/States/FSM_sequential_state_reg[1]_12
    SLICE_X13Y18         LUT6 (Prop_lut6_I5_O)        0.124    29.015 r  Ctrl/States/temp[0]_i_31/O
                         net (fo=4, routed)           0.191    29.205    Ctrl/MC/FSM_sequential_state_reg[0]_4
    SLICE_X13Y18         LUT4 (Prop_lut4_I0_O)        0.124    29.329 r  Ctrl/MC/temp[31]_i_87/O
                         net (fo=119, routed)         0.763    30.092    Ctrl/States/FSM_sequential_state_reg[0]_5
    SLICE_X13Y19         LUT6 (Prop_lut6_I4_O)        0.124    30.216 r  Ctrl/States/temp[28]_i_38/O
                         net (fo=2, routed)           0.413    30.629    Ctrl/MC/FSM_sequential_state_reg[0]_77
    SLICE_X13Y20         LUT5 (Prop_lut5_I4_O)        0.124    30.753 r  Ctrl/MC/temp[28]_i_26/O
                         net (fo=3, routed)           0.421    31.175    Ctrl/MC/temp[28]_i_26_n_0
    SLICE_X15Y21         LUT6 (Prop_lut6_I0_O)        0.124    31.299 r  Ctrl/MC/temp[4]_i_16/O
                         net (fo=1, routed)           0.263    31.561    Ctrl/States/FSM_sequential_state_reg[0]_25
    SLICE_X15Y21         LUT5 (Prop_lut5_I0_O)        0.124    31.685 r  Ctrl/States/temp[4]_i_12/O
                         net (fo=3, routed)           0.307    31.992    Ctrl/MC/FSM_sequential_state_reg[1]_25[1]
    SLICE_X15Y22         LUT5 (Prop_lut5_I2_O)        0.124    32.116 r  Ctrl/MC/temp[31]_i_64/O
                         net (fo=73, routed)          0.504    32.620    Ctrl/MC/temp_reg[28]_0
    SLICE_X15Y23         LUT5 (Prop_lut5_I3_O)        0.124    32.744 r  Ctrl/MC/temp[2]_i_38/O
                         net (fo=1, routed)           0.302    33.047    Ctrl/MC/temp[2]_i_38_n_0
    SLICE_X14Y22         LUT5 (Prop_lut5_I2_O)        0.124    33.171 r  Ctrl/MC/temp[2]_i_33/O
                         net (fo=3, routed)           0.307    33.478    Ctrl/MC/E_0[1]
    SLICE_X13Y22         LUT5 (Prop_lut5_I2_O)        0.124    33.602 r  Ctrl/MC/temp[31]_i_77/O
                         net (fo=105, routed)         0.607    34.208    Ctrl/States/shifter_in2[1]
    SLICE_X10Y22         LUT5 (Prop_lut5_I1_O)        0.124    34.332 r  Ctrl/States/temp[30]_i_41/O
                         net (fo=2, routed)           0.870    35.202    Ctrl/States/temp[30]_i_41_n_0
    SLICE_X11Y23         LUT3 (Prop_lut3_I0_O)        0.124    35.326 r  Ctrl/States/temp[22]_i_22/O
                         net (fo=2, routed)           0.643    35.969    Ctrl/MC/FSM_sequential_state_reg[0]_75
    SLICE_X11Y23         LUT5 (Prop_lut5_I0_O)        0.124    36.093 r  Ctrl/MC/temp[6]_i_18/O
                         net (fo=1, routed)           0.684    36.777    Ctrl/MC/temp[6]_i_18_n_0
    SLICE_X12Y18         LUT5 (Prop_lut5_I2_O)        0.124    36.901 r  Ctrl/MC/temp[6]_i_13/O
                         net (fo=2, routed)           0.612    37.513    DP/Asrc2_mux/E_0[5]
    SLICE_X9Y17          LUT6 (Prop_lut6_I5_O)        0.124    37.637 r  DP/Asrc2_mux/temp[6]_i_11/O
                         net (fo=1, routed)           0.149    37.786    DP/Asrc2_mux/temp[6]_i_11_n_0
    SLICE_X9Y17          LUT3 (Prop_lut3_I1_O)        0.124    37.910 r  DP/Asrc2_mux/temp[6]_i_7/O
                         net (fo=10, routed)          0.911    38.821    Ctrl/MC/FSM_sequential_state_reg[0]_3[5]
    SLICE_X2Y19          LUT4 (Prop_lut4_I3_O)        0.124    38.945 r  Ctrl/MC/temp[7]_i_36/O
                         net (fo=1, routed)           0.000    38.945    Ctrl/States/temp_reg[6]_0[1]
    SLICE_X2Y19          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    39.325 r  Ctrl/States/temp_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    39.325    Ctrl/States/temp_reg[7]_i_9_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.442 r  Ctrl/States/temp_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    39.442    Ctrl/States/temp_reg[11]_i_9_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.559 r  Ctrl/States/temp_reg[15]_i_9/CO[3]
                         net (fo=1, routed)           0.000    39.559    Ctrl/States/temp_reg[15]_i_9_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.676 r  Ctrl/States/temp_reg[19]_i_9/CO[3]
                         net (fo=1, routed)           0.000    39.676    Ctrl/States/temp_reg[19]_i_9_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.793 r  Ctrl/States/temp_reg[23]_i_9/CO[3]
                         net (fo=1, routed)           0.000    39.793    Ctrl/States/temp_reg[23]_i_9_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.910 r  Ctrl/States/temp_reg[26]_i_9/CO[3]
                         net (fo=1, routed)           0.009    39.919    Ctrl/States/temp_reg[26]_i_9_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    40.234 r  Ctrl/States/temp_reg[31]_i_10/O[3]
                         net (fo=3, routed)           0.727    40.960    Ctrl/Acontrol/temp_reg[30][30]
    SLICE_X6Y26          LUT6 (Prop_lut6_I2_O)        0.307    41.267 f  Ctrl/Acontrol/temp[31]_i_5/O
                         net (fo=2, routed)           0.314    41.581    Ctrl/Acontrol/temp[31]_i_5_n_0
    SLICE_X6Y27          LUT5 (Prop_lut5_I0_O)        0.124    41.705 r  Ctrl/Acontrol/temp[31]_i_3/O
                         net (fo=1, routed)           0.000    41.705    Ctrl/Acontrol/temp[31]_i_3_n_0
    SLICE_X6Y27          MUXF7 (Prop_muxf7_I0_O)      0.209    41.914 r  Ctrl/Acontrol/temp_reg[31]_i_2/O
                         net (fo=5, routed)           0.590    42.504    Ctrl/MC/temp_reg[31]_2[0]
    SLICE_X6Y29          LUT5 (Prop_lut5_I0_O)        0.297    42.801 r  Ctrl/MC/p_reg_i_17/O
                         net (fo=1, routed)           0.307    43.108    DP/F_write/C_new
    SLICE_X6Y28          LUT3 (Prop_lut3_I2_O)        0.124    43.232 r  DP/F_write/p_reg_i_13/O
                         net (fo=7, routed)           1.053    44.286    Ctrl/MC/F_out_tmp[2]
    SLICE_X4Y18          LUT4 (Prop_lut4_I3_O)        0.124    44.410 r  Ctrl/MC/temp[0]_i_25/O
                         net (fo=1, routed)           0.000    44.410    Ctrl/MC/temp[0]_i_25_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    44.942 r  Ctrl/MC/temp_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000    44.942    Ctrl/States/temp_reg[3]_1[0]
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.056 r  Ctrl/States/temp_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000    45.056    Ctrl/States/temp_reg[7]_i_7_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.170 r  Ctrl/States/temp_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.170    Ctrl/States/temp_reg[11]_i_13_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    45.504 r  Ctrl/States/temp_reg[15]_i_7/O[1]
                         net (fo=1, routed)           1.015    46.518    Ctrl/Acontrol/data6[13]
    SLICE_X4Y15          LUT6 (Prop_lut6_I1_O)        0.303    46.821 r  Ctrl/Acontrol/temp[13]_i_2/O
                         net (fo=1, routed)           0.416    47.237    Ctrl/Acontrol/temp[13]_i_2_n_0
    SLICE_X4Y16          LUT6 (Prop_lut6_I1_O)        0.124    47.361 r  Ctrl/Acontrol/temp[13]_i_1/O
                         net (fo=3, routed)           0.749    48.110    Ctrl/States/temp_reg[31]_4[13]
    SLICE_X8Y11          LUT6 (Prop_lut6_I5_O)        0.124    48.234 r  Ctrl/States/registers[0][13]_i_3/O
                         net (fo=2, routed)           0.172    48.406    DP/M2r_mux/RES[13]
    SLICE_X8Y11          LUT6 (Prop_lut6_I0_O)        0.124    48.530 r  DP/M2r_mux/registers[0][13]_i_2/O
                         net (fo=1, routed)           0.571    49.101    DP/M2r_mux/registers[0][13]_i_2_n_0
    SLICE_X9Y10          LUT3 (Prop_lut3_I1_O)        0.124    49.225 r  DP/M2r_mux/registers[0][13]_i_1/O
                         net (fo=17, routed)          0.781    50.005    DP/Reg/wr_data[13]
    SLICE_X8Y14          FDRE                                         r  DP/Reg/registers_reg[6][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.445    14.786    DP/Reg/CLK
    SLICE_X8Y14          FDRE                                         r  DP/Reg/registers_reg[6][13]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X8Y14          FDRE (Setup_fdre_C_D)       -0.028    14.983    DP/Reg/registers_reg[6][13]
  -------------------------------------------------------------------
                         required time                         14.983    
                         arrival time                         -50.005    
  -------------------------------------------------------------------
                         slack                                -35.022    

Slack (VIOLATED) :        -34.993ns  (required time - arrival time)
  Source:                 Ctrl/States/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DP/Reg/registers_reg[5][13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        44.874ns  (logic 16.653ns (37.111%)  route 28.221ns (62.889%))
  Logic Levels:           75  (CARRY4=12 DSP48E1=1 LUT2=1 LUT3=8 LUT4=6 LUT5=20 LUT6=21 MUXF7=4 MUXF8=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.566     5.087    Ctrl/States/CLK
    SLICE_X10Y11         FDRE                                         r  Ctrl/States/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  Ctrl/States/FSM_sequential_state_reg[1]/Q
                         net (fo=194, routed)         0.870     6.475    DP/IR_write/out[1]
    SLICE_X11Y9          LUT5 (Prop_lut5_I1_O)        0.124     6.599 r  DP/IR_write/temp[1]_i_16/O
                         net (fo=6, routed)           0.619     7.217    DP/Rsrc2_mux/result[1]
    SLICE_X13Y11         LUT3 (Prop_lut3_I2_O)        0.124     7.341 r  DP/Rsrc2_mux/t_i_262/O
                         net (fo=128, routed)         0.900     8.241    DP/Reg/rad2_in[1]
    SLICE_X12Y12         LUT6 (Prop_lut6_I2_O)        0.124     8.365 r  DP/Reg/t_i_224/O
                         net (fo=1, routed)           0.000     8.365    DP/Reg/t_i_224_n_0
    SLICE_X12Y12         MUXF7 (Prop_muxf7_I1_O)      0.214     8.579 r  DP/Reg/t_i_112/O
                         net (fo=1, routed)           0.000     8.579    DP/Reg/t_i_112_n_0
    SLICE_X12Y12         MUXF8 (Prop_muxf8_I1_O)      0.088     8.667 r  DP/Reg/t_i_56/O
                         net (fo=2, routed)           0.304     8.971    Ctrl/States/rd2_outt[9]
    SLICE_X15Y12         LUT3 (Prop_lut3_I2_O)        0.319     9.290 r  Ctrl/States/t__0_i_8/O
                         net (fo=12, routed)          0.434     9.724    DP/Mult/B[9]
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_A[9]_P[0])
                                                      3.841    13.565 f  DP/Mult/t__0/P[0]
                         net (fo=1, routed)           0.784    14.349    DP/Asrc2_mux/P[0]
    SLICE_X9Y14          LUT6 (Prop_lut6_I3_O)        0.124    14.473 f  DP/Asrc2_mux/temp[0]_i_12/O
                         net (fo=1, routed)           0.149    14.622    DP/Asrc2_mux/temp[0]_i_12_n_0
    SLICE_X9Y14          LUT2 (Prop_lut2_I1_O)        0.124    14.746 r  DP/Asrc2_mux/temp[0]_i_7/O
                         net (fo=9, routed)           0.636    15.382    Ctrl/MC/t__0
    SLICE_X8Y16          LUT4 (Prop_lut4_I0_O)        0.124    15.506 r  Ctrl/MC/temp[2]_i_19/O
                         net (fo=1, routed)           0.000    15.506    Ctrl/MC/temp[2]_i_19_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    16.114 f  Ctrl/MC/temp_reg[2]_i_9/O[3]
                         net (fo=1, routed)           0.306    16.420    Ctrl/Acontrol/data3[3]
    SLICE_X8Y15          LUT6 (Prop_lut6_I0_O)        0.307    16.727 f  Ctrl/Acontrol/temp[3]_i_4/O
                         net (fo=1, routed)           0.303    17.030    Ctrl/Acontrol/temp[3]_i_4_n_0
    SLICE_X8Y14          LUT5 (Prop_lut5_I0_O)        0.124    17.154 f  Ctrl/Acontrol/temp[3]_i_2/O
                         net (fo=1, routed)           0.000    17.154    Ctrl/Acontrol/temp[3]_i_2_n_0
    SLICE_X8Y14          MUXF7 (Prop_muxf7_I0_O)      0.209    17.363 f  Ctrl/Acontrol/temp_reg[3]_i_1/O
                         net (fo=3, routed)           0.504    17.867    Ctrl/States/temp_reg[31]_4[3]
    SLICE_X13Y13         LUT6 (Prop_lut6_I4_O)        0.297    18.164 f  Ctrl/States/registers[0][3]_i_3/O
                         net (fo=3, routed)           0.414    18.577    Ctrl/States/RES[3]
    SLICE_X13Y13         LUT5 (Prop_lut5_I1_O)        0.124    18.701 r  Ctrl/States/inscd_reg[2]_i_16/O
                         net (fo=1, routed)           0.151    18.853    DP/PC_write/temp_reg[3]_0
    SLICE_X13Y13         LUT6 (Prop_lut6_I2_O)        0.124    18.977 r  DP/PC_write/inscd_reg[2]_i_15/O
                         net (fo=1, routed)           0.154    19.131    DP/PC_write/inscd_reg[2]_i_15_n_0
    SLICE_X13Y13         LUT6 (Prop_lut6_I2_O)        0.124    19.255 r  DP/PC_write/inscd_reg[2]_i_14/O
                         net (fo=1, routed)           0.302    19.557    DP/PC_write/inscd_reg[2]_i_14_n_0
    SLICE_X12Y14         LUT4 (Prop_lut4_I0_O)        0.124    19.681 r  DP/PC_write/inscd_reg[2]_i_11/O
                         net (fo=12, routed)          0.203    19.884    Ctrl/States/temp_reg[8]_5
    SLICE_X12Y14         LUT6 (Prop_lut6_I5_O)        0.124    20.008 r  Ctrl/States/temp[2]_i_32/O
                         net (fo=5, routed)           0.456    20.464    Ctrl/MC/FSM_sequential_state_reg[2]_1
    SLICE_X12Y15         LUT3 (Prop_lut3_I2_O)        0.124    20.588 r  Ctrl/MC/Rsrc2_mux/t_i_132/O
                         net (fo=64, routed)          0.830    21.418    DP/Reg/FSM_sequential_state_reg[2]_2[0]
    SLICE_X13Y12         MUXF7 (Prop_muxf7_S_O)       0.276    21.694 r  DP/Reg/t_i_100/O
                         net (fo=1, routed)           0.000    21.694    DP/Reg/t_i_100_n_0
    SLICE_X13Y12         MUXF8 (Prop_muxf8_I1_O)      0.094    21.788 r  DP/Reg/t_i_50/O
                         net (fo=2, routed)           0.646    22.434    Ctrl/States/rd2_outt[15]
    SLICE_X15Y17         LUT3 (Prop_lut3_I2_O)        0.316    22.750 r  Ctrl/States/t__0_i_2/O
                         net (fo=12, routed)          0.468    23.218    Ctrl/States/t__1_1
    SLICE_X15Y17         LUT4 (Prop_lut4_I2_O)        0.124    23.342 r  Ctrl/States/temp[31]_i_101/O
                         net (fo=1, routed)           0.471    23.812    Ctrl/States/temp[31]_i_101_n_0
    SLICE_X14Y16         LUT6 (Prop_lut6_I5_O)        0.124    23.936 r  Ctrl/States/temp[31]_i_82/O
                         net (fo=4, routed)           0.328    24.264    Ctrl/States/temp[31]_i_82_n_0
    SLICE_X14Y17         LUT6 (Prop_lut6_I0_O)        0.124    24.388 r  Ctrl/States/temp[19]_i_66/O
                         net (fo=3, routed)           0.301    24.689    Ctrl/States/temp_reg[19]
    SLICE_X14Y17         LUT6 (Prop_lut6_I3_O)        0.124    24.813 r  Ctrl/States/temp[3]_i_15/O
                         net (fo=1, routed)           0.293    25.106    Ctrl/States/temp[3]_i_15_n_0
    SLICE_X15Y15         LUT5 (Prop_lut5_I0_O)        0.124    25.230 r  Ctrl/States/temp[3]_i_11/O
                         net (fo=3, routed)           0.179    25.410    Ctrl/MC/FSM_sequential_state_reg[1]_25[0]
    SLICE_X15Y15         LUT5 (Prop_lut5_I2_O)        0.124    25.534 r  Ctrl/MC/temp[29]_i_22/O
                         net (fo=101, routed)         0.595    26.129    Ctrl/MC/shifter_in2[2]
    SLICE_X12Y15         LUT6 (Prop_lut6_I5_O)        0.124    26.253 f  Ctrl/MC/temp[1]_i_22/O
                         net (fo=1, routed)           0.409    26.662    Ctrl/MC/temp[1]_i_22_n_0
    SLICE_X15Y16         LUT5 (Prop_lut5_I3_O)        0.124    26.786 f  Ctrl/MC/temp[1]_i_17/O
                         net (fo=1, routed)           0.149    26.935    Ctrl/MC/temp[1]_i_17_n_0
    SLICE_X15Y16         LUT5 (Prop_lut5_I0_O)        0.124    27.059 f  Ctrl/MC/temp[1]_i_12/O
                         net (fo=3, routed)           0.331    27.389    Ctrl/MC/E_0[0]
    SLICE_X12Y16         LUT5 (Prop_lut5_I2_O)        0.124    27.513 f  Ctrl/MC/temp[31]_i_88/O
                         net (fo=91, routed)          0.572    28.085    Ctrl/MC/shifter_in2[0]
    SLICE_X13Y16         LUT5 (Prop_lut5_I3_O)        0.124    28.209 r  Ctrl/MC/temp[0]_i_38/O
                         net (fo=1, routed)           0.406    28.615    DP/E_write/FSM_sequential_state_reg[0]_15
    SLICE_X13Y18         LUT6 (Prop_lut6_I1_O)        0.124    28.739 f  DP/E_write/temp[0]_i_35/O
                         net (fo=1, routed)           0.151    28.891    Ctrl/States/FSM_sequential_state_reg[1]_12
    SLICE_X13Y18         LUT6 (Prop_lut6_I5_O)        0.124    29.015 r  Ctrl/States/temp[0]_i_31/O
                         net (fo=4, routed)           0.191    29.205    Ctrl/MC/FSM_sequential_state_reg[0]_4
    SLICE_X13Y18         LUT4 (Prop_lut4_I0_O)        0.124    29.329 r  Ctrl/MC/temp[31]_i_87/O
                         net (fo=119, routed)         0.763    30.092    Ctrl/States/FSM_sequential_state_reg[0]_5
    SLICE_X13Y19         LUT6 (Prop_lut6_I4_O)        0.124    30.216 r  Ctrl/States/temp[28]_i_38/O
                         net (fo=2, routed)           0.413    30.629    Ctrl/MC/FSM_sequential_state_reg[0]_77
    SLICE_X13Y20         LUT5 (Prop_lut5_I4_O)        0.124    30.753 r  Ctrl/MC/temp[28]_i_26/O
                         net (fo=3, routed)           0.421    31.175    Ctrl/MC/temp[28]_i_26_n_0
    SLICE_X15Y21         LUT6 (Prop_lut6_I0_O)        0.124    31.299 r  Ctrl/MC/temp[4]_i_16/O
                         net (fo=1, routed)           0.263    31.561    Ctrl/States/FSM_sequential_state_reg[0]_25
    SLICE_X15Y21         LUT5 (Prop_lut5_I0_O)        0.124    31.685 r  Ctrl/States/temp[4]_i_12/O
                         net (fo=3, routed)           0.307    31.992    Ctrl/MC/FSM_sequential_state_reg[1]_25[1]
    SLICE_X15Y22         LUT5 (Prop_lut5_I2_O)        0.124    32.116 r  Ctrl/MC/temp[31]_i_64/O
                         net (fo=73, routed)          0.504    32.620    Ctrl/MC/temp_reg[28]_0
    SLICE_X15Y23         LUT5 (Prop_lut5_I3_O)        0.124    32.744 r  Ctrl/MC/temp[2]_i_38/O
                         net (fo=1, routed)           0.302    33.047    Ctrl/MC/temp[2]_i_38_n_0
    SLICE_X14Y22         LUT5 (Prop_lut5_I2_O)        0.124    33.171 r  Ctrl/MC/temp[2]_i_33/O
                         net (fo=3, routed)           0.307    33.478    Ctrl/MC/E_0[1]
    SLICE_X13Y22         LUT5 (Prop_lut5_I2_O)        0.124    33.602 r  Ctrl/MC/temp[31]_i_77/O
                         net (fo=105, routed)         0.607    34.208    Ctrl/States/shifter_in2[1]
    SLICE_X10Y22         LUT5 (Prop_lut5_I1_O)        0.124    34.332 r  Ctrl/States/temp[30]_i_41/O
                         net (fo=2, routed)           0.870    35.202    Ctrl/States/temp[30]_i_41_n_0
    SLICE_X11Y23         LUT3 (Prop_lut3_I0_O)        0.124    35.326 r  Ctrl/States/temp[22]_i_22/O
                         net (fo=2, routed)           0.643    35.969    Ctrl/MC/FSM_sequential_state_reg[0]_75
    SLICE_X11Y23         LUT5 (Prop_lut5_I0_O)        0.124    36.093 r  Ctrl/MC/temp[6]_i_18/O
                         net (fo=1, routed)           0.684    36.777    Ctrl/MC/temp[6]_i_18_n_0
    SLICE_X12Y18         LUT5 (Prop_lut5_I2_O)        0.124    36.901 r  Ctrl/MC/temp[6]_i_13/O
                         net (fo=2, routed)           0.612    37.513    DP/Asrc2_mux/E_0[5]
    SLICE_X9Y17          LUT6 (Prop_lut6_I5_O)        0.124    37.637 r  DP/Asrc2_mux/temp[6]_i_11/O
                         net (fo=1, routed)           0.149    37.786    DP/Asrc2_mux/temp[6]_i_11_n_0
    SLICE_X9Y17          LUT3 (Prop_lut3_I1_O)        0.124    37.910 r  DP/Asrc2_mux/temp[6]_i_7/O
                         net (fo=10, routed)          0.911    38.821    Ctrl/MC/FSM_sequential_state_reg[0]_3[5]
    SLICE_X2Y19          LUT4 (Prop_lut4_I3_O)        0.124    38.945 r  Ctrl/MC/temp[7]_i_36/O
                         net (fo=1, routed)           0.000    38.945    Ctrl/States/temp_reg[6]_0[1]
    SLICE_X2Y19          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    39.325 r  Ctrl/States/temp_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    39.325    Ctrl/States/temp_reg[7]_i_9_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.442 r  Ctrl/States/temp_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    39.442    Ctrl/States/temp_reg[11]_i_9_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.559 r  Ctrl/States/temp_reg[15]_i_9/CO[3]
                         net (fo=1, routed)           0.000    39.559    Ctrl/States/temp_reg[15]_i_9_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.676 r  Ctrl/States/temp_reg[19]_i_9/CO[3]
                         net (fo=1, routed)           0.000    39.676    Ctrl/States/temp_reg[19]_i_9_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.793 r  Ctrl/States/temp_reg[23]_i_9/CO[3]
                         net (fo=1, routed)           0.000    39.793    Ctrl/States/temp_reg[23]_i_9_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.910 r  Ctrl/States/temp_reg[26]_i_9/CO[3]
                         net (fo=1, routed)           0.009    39.919    Ctrl/States/temp_reg[26]_i_9_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    40.234 r  Ctrl/States/temp_reg[31]_i_10/O[3]
                         net (fo=3, routed)           0.727    40.960    Ctrl/Acontrol/temp_reg[30][30]
    SLICE_X6Y26          LUT6 (Prop_lut6_I2_O)        0.307    41.267 f  Ctrl/Acontrol/temp[31]_i_5/O
                         net (fo=2, routed)           0.314    41.581    Ctrl/Acontrol/temp[31]_i_5_n_0
    SLICE_X6Y27          LUT5 (Prop_lut5_I0_O)        0.124    41.705 r  Ctrl/Acontrol/temp[31]_i_3/O
                         net (fo=1, routed)           0.000    41.705    Ctrl/Acontrol/temp[31]_i_3_n_0
    SLICE_X6Y27          MUXF7 (Prop_muxf7_I0_O)      0.209    41.914 r  Ctrl/Acontrol/temp_reg[31]_i_2/O
                         net (fo=5, routed)           0.590    42.504    Ctrl/MC/temp_reg[31]_2[0]
    SLICE_X6Y29          LUT5 (Prop_lut5_I0_O)        0.297    42.801 r  Ctrl/MC/p_reg_i_17/O
                         net (fo=1, routed)           0.307    43.108    DP/F_write/C_new
    SLICE_X6Y28          LUT3 (Prop_lut3_I2_O)        0.124    43.232 r  DP/F_write/p_reg_i_13/O
                         net (fo=7, routed)           1.053    44.286    Ctrl/MC/F_out_tmp[2]
    SLICE_X4Y18          LUT4 (Prop_lut4_I3_O)        0.124    44.410 r  Ctrl/MC/temp[0]_i_25/O
                         net (fo=1, routed)           0.000    44.410    Ctrl/MC/temp[0]_i_25_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    44.942 r  Ctrl/MC/temp_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000    44.942    Ctrl/States/temp_reg[3]_1[0]
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.056 r  Ctrl/States/temp_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000    45.056    Ctrl/States/temp_reg[7]_i_7_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.170 r  Ctrl/States/temp_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.170    Ctrl/States/temp_reg[11]_i_13_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    45.504 r  Ctrl/States/temp_reg[15]_i_7/O[1]
                         net (fo=1, routed)           1.015    46.518    Ctrl/Acontrol/data6[13]
    SLICE_X4Y15          LUT6 (Prop_lut6_I1_O)        0.303    46.821 r  Ctrl/Acontrol/temp[13]_i_2/O
                         net (fo=1, routed)           0.416    47.237    Ctrl/Acontrol/temp[13]_i_2_n_0
    SLICE_X4Y16          LUT6 (Prop_lut6_I1_O)        0.124    47.361 r  Ctrl/Acontrol/temp[13]_i_1/O
                         net (fo=3, routed)           0.749    48.110    Ctrl/States/temp_reg[31]_4[13]
    SLICE_X8Y11          LUT6 (Prop_lut6_I5_O)        0.124    48.234 r  Ctrl/States/registers[0][13]_i_3/O
                         net (fo=2, routed)           0.172    48.406    DP/M2r_mux/RES[13]
    SLICE_X8Y11          LUT6 (Prop_lut6_I0_O)        0.124    48.530 r  DP/M2r_mux/registers[0][13]_i_2/O
                         net (fo=1, routed)           0.571    49.101    DP/M2r_mux/registers[0][13]_i_2_n_0
    SLICE_X9Y10          LUT3 (Prop_lut3_I1_O)        0.124    49.225 r  DP/M2r_mux/registers[0][13]_i_1/O
                         net (fo=17, routed)          0.736    49.961    DP/Reg/wr_data[13]
    SLICE_X12Y11         FDRE                                         r  DP/Reg/registers_reg[5][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.447    14.788    DP/Reg/CLK
    SLICE_X12Y11         FDRE                                         r  DP/Reg/registers_reg[5][13]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X12Y11         FDRE (Setup_fdre_C_D)       -0.045    14.968    DP/Reg/registers_reg[5][13]
  -------------------------------------------------------------------
                         required time                         14.968    
                         arrival time                         -49.961    
  -------------------------------------------------------------------
                         slack                                -34.993    

Slack (VIOLATED) :        -34.990ns  (required time - arrival time)
  Source:                 Ctrl/States/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DP/Reg/registers_reg[2][13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        44.868ns  (logic 16.653ns (37.116%)  route 28.215ns (62.884%))
  Logic Levels:           75  (CARRY4=12 DSP48E1=1 LUT2=1 LUT3=8 LUT4=6 LUT5=20 LUT6=21 MUXF7=4 MUXF8=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.566     5.087    Ctrl/States/CLK
    SLICE_X10Y11         FDRE                                         r  Ctrl/States/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  Ctrl/States/FSM_sequential_state_reg[1]/Q
                         net (fo=194, routed)         0.870     6.475    DP/IR_write/out[1]
    SLICE_X11Y9          LUT5 (Prop_lut5_I1_O)        0.124     6.599 r  DP/IR_write/temp[1]_i_16/O
                         net (fo=6, routed)           0.619     7.217    DP/Rsrc2_mux/result[1]
    SLICE_X13Y11         LUT3 (Prop_lut3_I2_O)        0.124     7.341 r  DP/Rsrc2_mux/t_i_262/O
                         net (fo=128, routed)         0.900     8.241    DP/Reg/rad2_in[1]
    SLICE_X12Y12         LUT6 (Prop_lut6_I2_O)        0.124     8.365 r  DP/Reg/t_i_224/O
                         net (fo=1, routed)           0.000     8.365    DP/Reg/t_i_224_n_0
    SLICE_X12Y12         MUXF7 (Prop_muxf7_I1_O)      0.214     8.579 r  DP/Reg/t_i_112/O
                         net (fo=1, routed)           0.000     8.579    DP/Reg/t_i_112_n_0
    SLICE_X12Y12         MUXF8 (Prop_muxf8_I1_O)      0.088     8.667 r  DP/Reg/t_i_56/O
                         net (fo=2, routed)           0.304     8.971    Ctrl/States/rd2_outt[9]
    SLICE_X15Y12         LUT3 (Prop_lut3_I2_O)        0.319     9.290 r  Ctrl/States/t__0_i_8/O
                         net (fo=12, routed)          0.434     9.724    DP/Mult/B[9]
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_A[9]_P[0])
                                                      3.841    13.565 f  DP/Mult/t__0/P[0]
                         net (fo=1, routed)           0.784    14.349    DP/Asrc2_mux/P[0]
    SLICE_X9Y14          LUT6 (Prop_lut6_I3_O)        0.124    14.473 f  DP/Asrc2_mux/temp[0]_i_12/O
                         net (fo=1, routed)           0.149    14.622    DP/Asrc2_mux/temp[0]_i_12_n_0
    SLICE_X9Y14          LUT2 (Prop_lut2_I1_O)        0.124    14.746 r  DP/Asrc2_mux/temp[0]_i_7/O
                         net (fo=9, routed)           0.636    15.382    Ctrl/MC/t__0
    SLICE_X8Y16          LUT4 (Prop_lut4_I0_O)        0.124    15.506 r  Ctrl/MC/temp[2]_i_19/O
                         net (fo=1, routed)           0.000    15.506    Ctrl/MC/temp[2]_i_19_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    16.114 f  Ctrl/MC/temp_reg[2]_i_9/O[3]
                         net (fo=1, routed)           0.306    16.420    Ctrl/Acontrol/data3[3]
    SLICE_X8Y15          LUT6 (Prop_lut6_I0_O)        0.307    16.727 f  Ctrl/Acontrol/temp[3]_i_4/O
                         net (fo=1, routed)           0.303    17.030    Ctrl/Acontrol/temp[3]_i_4_n_0
    SLICE_X8Y14          LUT5 (Prop_lut5_I0_O)        0.124    17.154 f  Ctrl/Acontrol/temp[3]_i_2/O
                         net (fo=1, routed)           0.000    17.154    Ctrl/Acontrol/temp[3]_i_2_n_0
    SLICE_X8Y14          MUXF7 (Prop_muxf7_I0_O)      0.209    17.363 f  Ctrl/Acontrol/temp_reg[3]_i_1/O
                         net (fo=3, routed)           0.504    17.867    Ctrl/States/temp_reg[31]_4[3]
    SLICE_X13Y13         LUT6 (Prop_lut6_I4_O)        0.297    18.164 f  Ctrl/States/registers[0][3]_i_3/O
                         net (fo=3, routed)           0.414    18.577    Ctrl/States/RES[3]
    SLICE_X13Y13         LUT5 (Prop_lut5_I1_O)        0.124    18.701 r  Ctrl/States/inscd_reg[2]_i_16/O
                         net (fo=1, routed)           0.151    18.853    DP/PC_write/temp_reg[3]_0
    SLICE_X13Y13         LUT6 (Prop_lut6_I2_O)        0.124    18.977 r  DP/PC_write/inscd_reg[2]_i_15/O
                         net (fo=1, routed)           0.154    19.131    DP/PC_write/inscd_reg[2]_i_15_n_0
    SLICE_X13Y13         LUT6 (Prop_lut6_I2_O)        0.124    19.255 r  DP/PC_write/inscd_reg[2]_i_14/O
                         net (fo=1, routed)           0.302    19.557    DP/PC_write/inscd_reg[2]_i_14_n_0
    SLICE_X12Y14         LUT4 (Prop_lut4_I0_O)        0.124    19.681 r  DP/PC_write/inscd_reg[2]_i_11/O
                         net (fo=12, routed)          0.203    19.884    Ctrl/States/temp_reg[8]_5
    SLICE_X12Y14         LUT6 (Prop_lut6_I5_O)        0.124    20.008 r  Ctrl/States/temp[2]_i_32/O
                         net (fo=5, routed)           0.456    20.464    Ctrl/MC/FSM_sequential_state_reg[2]_1
    SLICE_X12Y15         LUT3 (Prop_lut3_I2_O)        0.124    20.588 r  Ctrl/MC/Rsrc2_mux/t_i_132/O
                         net (fo=64, routed)          0.830    21.418    DP/Reg/FSM_sequential_state_reg[2]_2[0]
    SLICE_X13Y12         MUXF7 (Prop_muxf7_S_O)       0.276    21.694 r  DP/Reg/t_i_100/O
                         net (fo=1, routed)           0.000    21.694    DP/Reg/t_i_100_n_0
    SLICE_X13Y12         MUXF8 (Prop_muxf8_I1_O)      0.094    21.788 r  DP/Reg/t_i_50/O
                         net (fo=2, routed)           0.646    22.434    Ctrl/States/rd2_outt[15]
    SLICE_X15Y17         LUT3 (Prop_lut3_I2_O)        0.316    22.750 r  Ctrl/States/t__0_i_2/O
                         net (fo=12, routed)          0.468    23.218    Ctrl/States/t__1_1
    SLICE_X15Y17         LUT4 (Prop_lut4_I2_O)        0.124    23.342 r  Ctrl/States/temp[31]_i_101/O
                         net (fo=1, routed)           0.471    23.812    Ctrl/States/temp[31]_i_101_n_0
    SLICE_X14Y16         LUT6 (Prop_lut6_I5_O)        0.124    23.936 r  Ctrl/States/temp[31]_i_82/O
                         net (fo=4, routed)           0.328    24.264    Ctrl/States/temp[31]_i_82_n_0
    SLICE_X14Y17         LUT6 (Prop_lut6_I0_O)        0.124    24.388 r  Ctrl/States/temp[19]_i_66/O
                         net (fo=3, routed)           0.301    24.689    Ctrl/States/temp_reg[19]
    SLICE_X14Y17         LUT6 (Prop_lut6_I3_O)        0.124    24.813 r  Ctrl/States/temp[3]_i_15/O
                         net (fo=1, routed)           0.293    25.106    Ctrl/States/temp[3]_i_15_n_0
    SLICE_X15Y15         LUT5 (Prop_lut5_I0_O)        0.124    25.230 r  Ctrl/States/temp[3]_i_11/O
                         net (fo=3, routed)           0.179    25.410    Ctrl/MC/FSM_sequential_state_reg[1]_25[0]
    SLICE_X15Y15         LUT5 (Prop_lut5_I2_O)        0.124    25.534 r  Ctrl/MC/temp[29]_i_22/O
                         net (fo=101, routed)         0.595    26.129    Ctrl/MC/shifter_in2[2]
    SLICE_X12Y15         LUT6 (Prop_lut6_I5_O)        0.124    26.253 f  Ctrl/MC/temp[1]_i_22/O
                         net (fo=1, routed)           0.409    26.662    Ctrl/MC/temp[1]_i_22_n_0
    SLICE_X15Y16         LUT5 (Prop_lut5_I3_O)        0.124    26.786 f  Ctrl/MC/temp[1]_i_17/O
                         net (fo=1, routed)           0.149    26.935    Ctrl/MC/temp[1]_i_17_n_0
    SLICE_X15Y16         LUT5 (Prop_lut5_I0_O)        0.124    27.059 f  Ctrl/MC/temp[1]_i_12/O
                         net (fo=3, routed)           0.331    27.389    Ctrl/MC/E_0[0]
    SLICE_X12Y16         LUT5 (Prop_lut5_I2_O)        0.124    27.513 f  Ctrl/MC/temp[31]_i_88/O
                         net (fo=91, routed)          0.572    28.085    Ctrl/MC/shifter_in2[0]
    SLICE_X13Y16         LUT5 (Prop_lut5_I3_O)        0.124    28.209 r  Ctrl/MC/temp[0]_i_38/O
                         net (fo=1, routed)           0.406    28.615    DP/E_write/FSM_sequential_state_reg[0]_15
    SLICE_X13Y18         LUT6 (Prop_lut6_I1_O)        0.124    28.739 f  DP/E_write/temp[0]_i_35/O
                         net (fo=1, routed)           0.151    28.891    Ctrl/States/FSM_sequential_state_reg[1]_12
    SLICE_X13Y18         LUT6 (Prop_lut6_I5_O)        0.124    29.015 r  Ctrl/States/temp[0]_i_31/O
                         net (fo=4, routed)           0.191    29.205    Ctrl/MC/FSM_sequential_state_reg[0]_4
    SLICE_X13Y18         LUT4 (Prop_lut4_I0_O)        0.124    29.329 r  Ctrl/MC/temp[31]_i_87/O
                         net (fo=119, routed)         0.763    30.092    Ctrl/States/FSM_sequential_state_reg[0]_5
    SLICE_X13Y19         LUT6 (Prop_lut6_I4_O)        0.124    30.216 r  Ctrl/States/temp[28]_i_38/O
                         net (fo=2, routed)           0.413    30.629    Ctrl/MC/FSM_sequential_state_reg[0]_77
    SLICE_X13Y20         LUT5 (Prop_lut5_I4_O)        0.124    30.753 r  Ctrl/MC/temp[28]_i_26/O
                         net (fo=3, routed)           0.421    31.175    Ctrl/MC/temp[28]_i_26_n_0
    SLICE_X15Y21         LUT6 (Prop_lut6_I0_O)        0.124    31.299 r  Ctrl/MC/temp[4]_i_16/O
                         net (fo=1, routed)           0.263    31.561    Ctrl/States/FSM_sequential_state_reg[0]_25
    SLICE_X15Y21         LUT5 (Prop_lut5_I0_O)        0.124    31.685 r  Ctrl/States/temp[4]_i_12/O
                         net (fo=3, routed)           0.307    31.992    Ctrl/MC/FSM_sequential_state_reg[1]_25[1]
    SLICE_X15Y22         LUT5 (Prop_lut5_I2_O)        0.124    32.116 r  Ctrl/MC/temp[31]_i_64/O
                         net (fo=73, routed)          0.504    32.620    Ctrl/MC/temp_reg[28]_0
    SLICE_X15Y23         LUT5 (Prop_lut5_I3_O)        0.124    32.744 r  Ctrl/MC/temp[2]_i_38/O
                         net (fo=1, routed)           0.302    33.047    Ctrl/MC/temp[2]_i_38_n_0
    SLICE_X14Y22         LUT5 (Prop_lut5_I2_O)        0.124    33.171 r  Ctrl/MC/temp[2]_i_33/O
                         net (fo=3, routed)           0.307    33.478    Ctrl/MC/E_0[1]
    SLICE_X13Y22         LUT5 (Prop_lut5_I2_O)        0.124    33.602 r  Ctrl/MC/temp[31]_i_77/O
                         net (fo=105, routed)         0.607    34.208    Ctrl/States/shifter_in2[1]
    SLICE_X10Y22         LUT5 (Prop_lut5_I1_O)        0.124    34.332 r  Ctrl/States/temp[30]_i_41/O
                         net (fo=2, routed)           0.870    35.202    Ctrl/States/temp[30]_i_41_n_0
    SLICE_X11Y23         LUT3 (Prop_lut3_I0_O)        0.124    35.326 r  Ctrl/States/temp[22]_i_22/O
                         net (fo=2, routed)           0.643    35.969    Ctrl/MC/FSM_sequential_state_reg[0]_75
    SLICE_X11Y23         LUT5 (Prop_lut5_I0_O)        0.124    36.093 r  Ctrl/MC/temp[6]_i_18/O
                         net (fo=1, routed)           0.684    36.777    Ctrl/MC/temp[6]_i_18_n_0
    SLICE_X12Y18         LUT5 (Prop_lut5_I2_O)        0.124    36.901 r  Ctrl/MC/temp[6]_i_13/O
                         net (fo=2, routed)           0.612    37.513    DP/Asrc2_mux/E_0[5]
    SLICE_X9Y17          LUT6 (Prop_lut6_I5_O)        0.124    37.637 r  DP/Asrc2_mux/temp[6]_i_11/O
                         net (fo=1, routed)           0.149    37.786    DP/Asrc2_mux/temp[6]_i_11_n_0
    SLICE_X9Y17          LUT3 (Prop_lut3_I1_O)        0.124    37.910 r  DP/Asrc2_mux/temp[6]_i_7/O
                         net (fo=10, routed)          0.911    38.821    Ctrl/MC/FSM_sequential_state_reg[0]_3[5]
    SLICE_X2Y19          LUT4 (Prop_lut4_I3_O)        0.124    38.945 r  Ctrl/MC/temp[7]_i_36/O
                         net (fo=1, routed)           0.000    38.945    Ctrl/States/temp_reg[6]_0[1]
    SLICE_X2Y19          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    39.325 r  Ctrl/States/temp_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    39.325    Ctrl/States/temp_reg[7]_i_9_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.442 r  Ctrl/States/temp_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    39.442    Ctrl/States/temp_reg[11]_i_9_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.559 r  Ctrl/States/temp_reg[15]_i_9/CO[3]
                         net (fo=1, routed)           0.000    39.559    Ctrl/States/temp_reg[15]_i_9_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.676 r  Ctrl/States/temp_reg[19]_i_9/CO[3]
                         net (fo=1, routed)           0.000    39.676    Ctrl/States/temp_reg[19]_i_9_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.793 r  Ctrl/States/temp_reg[23]_i_9/CO[3]
                         net (fo=1, routed)           0.000    39.793    Ctrl/States/temp_reg[23]_i_9_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.910 r  Ctrl/States/temp_reg[26]_i_9/CO[3]
                         net (fo=1, routed)           0.009    39.919    Ctrl/States/temp_reg[26]_i_9_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    40.234 r  Ctrl/States/temp_reg[31]_i_10/O[3]
                         net (fo=3, routed)           0.727    40.960    Ctrl/Acontrol/temp_reg[30][30]
    SLICE_X6Y26          LUT6 (Prop_lut6_I2_O)        0.307    41.267 f  Ctrl/Acontrol/temp[31]_i_5/O
                         net (fo=2, routed)           0.314    41.581    Ctrl/Acontrol/temp[31]_i_5_n_0
    SLICE_X6Y27          LUT5 (Prop_lut5_I0_O)        0.124    41.705 r  Ctrl/Acontrol/temp[31]_i_3/O
                         net (fo=1, routed)           0.000    41.705    Ctrl/Acontrol/temp[31]_i_3_n_0
    SLICE_X6Y27          MUXF7 (Prop_muxf7_I0_O)      0.209    41.914 r  Ctrl/Acontrol/temp_reg[31]_i_2/O
                         net (fo=5, routed)           0.590    42.504    Ctrl/MC/temp_reg[31]_2[0]
    SLICE_X6Y29          LUT5 (Prop_lut5_I0_O)        0.297    42.801 r  Ctrl/MC/p_reg_i_17/O
                         net (fo=1, routed)           0.307    43.108    DP/F_write/C_new
    SLICE_X6Y28          LUT3 (Prop_lut3_I2_O)        0.124    43.232 r  DP/F_write/p_reg_i_13/O
                         net (fo=7, routed)           1.053    44.286    Ctrl/MC/F_out_tmp[2]
    SLICE_X4Y18          LUT4 (Prop_lut4_I3_O)        0.124    44.410 r  Ctrl/MC/temp[0]_i_25/O
                         net (fo=1, routed)           0.000    44.410    Ctrl/MC/temp[0]_i_25_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    44.942 r  Ctrl/MC/temp_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000    44.942    Ctrl/States/temp_reg[3]_1[0]
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.056 r  Ctrl/States/temp_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000    45.056    Ctrl/States/temp_reg[7]_i_7_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.170 r  Ctrl/States/temp_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.170    Ctrl/States/temp_reg[11]_i_13_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    45.504 r  Ctrl/States/temp_reg[15]_i_7/O[1]
                         net (fo=1, routed)           1.015    46.518    Ctrl/Acontrol/data6[13]
    SLICE_X4Y15          LUT6 (Prop_lut6_I1_O)        0.303    46.821 r  Ctrl/Acontrol/temp[13]_i_2/O
                         net (fo=1, routed)           0.416    47.237    Ctrl/Acontrol/temp[13]_i_2_n_0
    SLICE_X4Y16          LUT6 (Prop_lut6_I1_O)        0.124    47.361 r  Ctrl/Acontrol/temp[13]_i_1/O
                         net (fo=3, routed)           0.749    48.110    Ctrl/States/temp_reg[31]_4[13]
    SLICE_X8Y11          LUT6 (Prop_lut6_I5_O)        0.124    48.234 r  Ctrl/States/registers[0][13]_i_3/O
                         net (fo=2, routed)           0.172    48.406    DP/M2r_mux/RES[13]
    SLICE_X8Y11          LUT6 (Prop_lut6_I0_O)        0.124    48.530 r  DP/M2r_mux/registers[0][13]_i_2/O
                         net (fo=1, routed)           0.571    49.101    DP/M2r_mux/registers[0][13]_i_2_n_0
    SLICE_X9Y10          LUT3 (Prop_lut3_I1_O)        0.124    49.225 r  DP/M2r_mux/registers[0][13]_i_1/O
                         net (fo=17, routed)          0.730    49.955    DP/Reg/wr_data[13]
    SLICE_X8Y15          FDRE                                         r  DP/Reg/registers_reg[2][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.444    14.785    DP/Reg/CLK
    SLICE_X8Y15          FDRE                                         r  DP/Reg/registers_reg[2][13]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X8Y15          FDRE (Setup_fdre_C_D)       -0.045    14.965    DP/Reg/registers_reg[2][13]
  -------------------------------------------------------------------
                         required time                         14.965    
                         arrival time                         -49.955    
  -------------------------------------------------------------------
                         slack                                -34.990    

Slack (VIOLATED) :        -34.985ns  (required time - arrival time)
  Source:                 Ctrl/States/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DP/Reg/registers_reg[2][24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        44.878ns  (logic 16.879ns (37.611%)  route 27.999ns (62.389%))
  Logic Levels:           78  (CARRY4=15 DSP48E1=1 LUT2=1 LUT3=8 LUT4=6 LUT5=20 LUT6=21 MUXF7=4 MUXF8=2)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.566     5.087    Ctrl/States/CLK
    SLICE_X10Y11         FDRE                                         r  Ctrl/States/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  Ctrl/States/FSM_sequential_state_reg[1]/Q
                         net (fo=194, routed)         0.870     6.475    DP/IR_write/out[1]
    SLICE_X11Y9          LUT5 (Prop_lut5_I1_O)        0.124     6.599 r  DP/IR_write/temp[1]_i_16/O
                         net (fo=6, routed)           0.619     7.217    DP/Rsrc2_mux/result[1]
    SLICE_X13Y11         LUT3 (Prop_lut3_I2_O)        0.124     7.341 r  DP/Rsrc2_mux/t_i_262/O
                         net (fo=128, routed)         0.900     8.241    DP/Reg/rad2_in[1]
    SLICE_X12Y12         LUT6 (Prop_lut6_I2_O)        0.124     8.365 r  DP/Reg/t_i_224/O
                         net (fo=1, routed)           0.000     8.365    DP/Reg/t_i_224_n_0
    SLICE_X12Y12         MUXF7 (Prop_muxf7_I1_O)      0.214     8.579 r  DP/Reg/t_i_112/O
                         net (fo=1, routed)           0.000     8.579    DP/Reg/t_i_112_n_0
    SLICE_X12Y12         MUXF8 (Prop_muxf8_I1_O)      0.088     8.667 r  DP/Reg/t_i_56/O
                         net (fo=2, routed)           0.304     8.971    Ctrl/States/rd2_outt[9]
    SLICE_X15Y12         LUT3 (Prop_lut3_I2_O)        0.319     9.290 r  Ctrl/States/t__0_i_8/O
                         net (fo=12, routed)          0.434     9.724    DP/Mult/B[9]
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_A[9]_P[0])
                                                      3.841    13.565 f  DP/Mult/t__0/P[0]
                         net (fo=1, routed)           0.784    14.349    DP/Asrc2_mux/P[0]
    SLICE_X9Y14          LUT6 (Prop_lut6_I3_O)        0.124    14.473 f  DP/Asrc2_mux/temp[0]_i_12/O
                         net (fo=1, routed)           0.149    14.622    DP/Asrc2_mux/temp[0]_i_12_n_0
    SLICE_X9Y14          LUT2 (Prop_lut2_I1_O)        0.124    14.746 r  DP/Asrc2_mux/temp[0]_i_7/O
                         net (fo=9, routed)           0.636    15.382    Ctrl/MC/t__0
    SLICE_X8Y16          LUT4 (Prop_lut4_I0_O)        0.124    15.506 r  Ctrl/MC/temp[2]_i_19/O
                         net (fo=1, routed)           0.000    15.506    Ctrl/MC/temp[2]_i_19_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    16.114 f  Ctrl/MC/temp_reg[2]_i_9/O[3]
                         net (fo=1, routed)           0.306    16.420    Ctrl/Acontrol/data3[3]
    SLICE_X8Y15          LUT6 (Prop_lut6_I0_O)        0.307    16.727 f  Ctrl/Acontrol/temp[3]_i_4/O
                         net (fo=1, routed)           0.303    17.030    Ctrl/Acontrol/temp[3]_i_4_n_0
    SLICE_X8Y14          LUT5 (Prop_lut5_I0_O)        0.124    17.154 f  Ctrl/Acontrol/temp[3]_i_2/O
                         net (fo=1, routed)           0.000    17.154    Ctrl/Acontrol/temp[3]_i_2_n_0
    SLICE_X8Y14          MUXF7 (Prop_muxf7_I0_O)      0.209    17.363 f  Ctrl/Acontrol/temp_reg[3]_i_1/O
                         net (fo=3, routed)           0.504    17.867    Ctrl/States/temp_reg[31]_4[3]
    SLICE_X13Y13         LUT6 (Prop_lut6_I4_O)        0.297    18.164 f  Ctrl/States/registers[0][3]_i_3/O
                         net (fo=3, routed)           0.414    18.577    Ctrl/States/RES[3]
    SLICE_X13Y13         LUT5 (Prop_lut5_I1_O)        0.124    18.701 r  Ctrl/States/inscd_reg[2]_i_16/O
                         net (fo=1, routed)           0.151    18.853    DP/PC_write/temp_reg[3]_0
    SLICE_X13Y13         LUT6 (Prop_lut6_I2_O)        0.124    18.977 r  DP/PC_write/inscd_reg[2]_i_15/O
                         net (fo=1, routed)           0.154    19.131    DP/PC_write/inscd_reg[2]_i_15_n_0
    SLICE_X13Y13         LUT6 (Prop_lut6_I2_O)        0.124    19.255 r  DP/PC_write/inscd_reg[2]_i_14/O
                         net (fo=1, routed)           0.302    19.557    DP/PC_write/inscd_reg[2]_i_14_n_0
    SLICE_X12Y14         LUT4 (Prop_lut4_I0_O)        0.124    19.681 r  DP/PC_write/inscd_reg[2]_i_11/O
                         net (fo=12, routed)          0.203    19.884    Ctrl/States/temp_reg[8]_5
    SLICE_X12Y14         LUT6 (Prop_lut6_I5_O)        0.124    20.008 r  Ctrl/States/temp[2]_i_32/O
                         net (fo=5, routed)           0.456    20.464    Ctrl/MC/FSM_sequential_state_reg[2]_1
    SLICE_X12Y15         LUT3 (Prop_lut3_I2_O)        0.124    20.588 r  Ctrl/MC/Rsrc2_mux/t_i_132/O
                         net (fo=64, routed)          0.830    21.418    DP/Reg/FSM_sequential_state_reg[2]_2[0]
    SLICE_X13Y12         MUXF7 (Prop_muxf7_S_O)       0.276    21.694 r  DP/Reg/t_i_100/O
                         net (fo=1, routed)           0.000    21.694    DP/Reg/t_i_100_n_0
    SLICE_X13Y12         MUXF8 (Prop_muxf8_I1_O)      0.094    21.788 r  DP/Reg/t_i_50/O
                         net (fo=2, routed)           0.646    22.434    Ctrl/States/rd2_outt[15]
    SLICE_X15Y17         LUT3 (Prop_lut3_I2_O)        0.316    22.750 r  Ctrl/States/t__0_i_2/O
                         net (fo=12, routed)          0.468    23.218    Ctrl/States/t__1_1
    SLICE_X15Y17         LUT4 (Prop_lut4_I2_O)        0.124    23.342 r  Ctrl/States/temp[31]_i_101/O
                         net (fo=1, routed)           0.471    23.812    Ctrl/States/temp[31]_i_101_n_0
    SLICE_X14Y16         LUT6 (Prop_lut6_I5_O)        0.124    23.936 r  Ctrl/States/temp[31]_i_82/O
                         net (fo=4, routed)           0.328    24.264    Ctrl/States/temp[31]_i_82_n_0
    SLICE_X14Y17         LUT6 (Prop_lut6_I0_O)        0.124    24.388 r  Ctrl/States/temp[19]_i_66/O
                         net (fo=3, routed)           0.301    24.689    Ctrl/States/temp_reg[19]
    SLICE_X14Y17         LUT6 (Prop_lut6_I3_O)        0.124    24.813 r  Ctrl/States/temp[3]_i_15/O
                         net (fo=1, routed)           0.293    25.106    Ctrl/States/temp[3]_i_15_n_0
    SLICE_X15Y15         LUT5 (Prop_lut5_I0_O)        0.124    25.230 r  Ctrl/States/temp[3]_i_11/O
                         net (fo=3, routed)           0.179    25.410    Ctrl/MC/FSM_sequential_state_reg[1]_25[0]
    SLICE_X15Y15         LUT5 (Prop_lut5_I2_O)        0.124    25.534 r  Ctrl/MC/temp[29]_i_22/O
                         net (fo=101, routed)         0.595    26.129    Ctrl/MC/shifter_in2[2]
    SLICE_X12Y15         LUT6 (Prop_lut6_I5_O)        0.124    26.253 f  Ctrl/MC/temp[1]_i_22/O
                         net (fo=1, routed)           0.409    26.662    Ctrl/MC/temp[1]_i_22_n_0
    SLICE_X15Y16         LUT5 (Prop_lut5_I3_O)        0.124    26.786 f  Ctrl/MC/temp[1]_i_17/O
                         net (fo=1, routed)           0.149    26.935    Ctrl/MC/temp[1]_i_17_n_0
    SLICE_X15Y16         LUT5 (Prop_lut5_I0_O)        0.124    27.059 f  Ctrl/MC/temp[1]_i_12/O
                         net (fo=3, routed)           0.331    27.389    Ctrl/MC/E_0[0]
    SLICE_X12Y16         LUT5 (Prop_lut5_I2_O)        0.124    27.513 f  Ctrl/MC/temp[31]_i_88/O
                         net (fo=91, routed)          0.572    28.085    Ctrl/MC/shifter_in2[0]
    SLICE_X13Y16         LUT5 (Prop_lut5_I3_O)        0.124    28.209 r  Ctrl/MC/temp[0]_i_38/O
                         net (fo=1, routed)           0.406    28.615    DP/E_write/FSM_sequential_state_reg[0]_15
    SLICE_X13Y18         LUT6 (Prop_lut6_I1_O)        0.124    28.739 f  DP/E_write/temp[0]_i_35/O
                         net (fo=1, routed)           0.151    28.891    Ctrl/States/FSM_sequential_state_reg[1]_12
    SLICE_X13Y18         LUT6 (Prop_lut6_I5_O)        0.124    29.015 r  Ctrl/States/temp[0]_i_31/O
                         net (fo=4, routed)           0.191    29.205    Ctrl/MC/FSM_sequential_state_reg[0]_4
    SLICE_X13Y18         LUT4 (Prop_lut4_I0_O)        0.124    29.329 r  Ctrl/MC/temp[31]_i_87/O
                         net (fo=119, routed)         0.763    30.092    Ctrl/States/FSM_sequential_state_reg[0]_5
    SLICE_X13Y19         LUT6 (Prop_lut6_I4_O)        0.124    30.216 r  Ctrl/States/temp[28]_i_38/O
                         net (fo=2, routed)           0.413    30.629    Ctrl/MC/FSM_sequential_state_reg[0]_77
    SLICE_X13Y20         LUT5 (Prop_lut5_I4_O)        0.124    30.753 r  Ctrl/MC/temp[28]_i_26/O
                         net (fo=3, routed)           0.421    31.175    Ctrl/MC/temp[28]_i_26_n_0
    SLICE_X15Y21         LUT6 (Prop_lut6_I0_O)        0.124    31.299 r  Ctrl/MC/temp[4]_i_16/O
                         net (fo=1, routed)           0.263    31.561    Ctrl/States/FSM_sequential_state_reg[0]_25
    SLICE_X15Y21         LUT5 (Prop_lut5_I0_O)        0.124    31.685 r  Ctrl/States/temp[4]_i_12/O
                         net (fo=3, routed)           0.307    31.992    Ctrl/MC/FSM_sequential_state_reg[1]_25[1]
    SLICE_X15Y22         LUT5 (Prop_lut5_I2_O)        0.124    32.116 r  Ctrl/MC/temp[31]_i_64/O
                         net (fo=73, routed)          0.504    32.620    Ctrl/MC/temp_reg[28]_0
    SLICE_X15Y23         LUT5 (Prop_lut5_I3_O)        0.124    32.744 r  Ctrl/MC/temp[2]_i_38/O
                         net (fo=1, routed)           0.302    33.047    Ctrl/MC/temp[2]_i_38_n_0
    SLICE_X14Y22         LUT5 (Prop_lut5_I2_O)        0.124    33.171 r  Ctrl/MC/temp[2]_i_33/O
                         net (fo=3, routed)           0.307    33.478    Ctrl/MC/E_0[1]
    SLICE_X13Y22         LUT5 (Prop_lut5_I2_O)        0.124    33.602 r  Ctrl/MC/temp[31]_i_77/O
                         net (fo=105, routed)         0.607    34.208    Ctrl/States/shifter_in2[1]
    SLICE_X10Y22         LUT5 (Prop_lut5_I1_O)        0.124    34.332 r  Ctrl/States/temp[30]_i_41/O
                         net (fo=2, routed)           0.870    35.202    Ctrl/States/temp[30]_i_41_n_0
    SLICE_X11Y23         LUT3 (Prop_lut3_I0_O)        0.124    35.326 r  Ctrl/States/temp[22]_i_22/O
                         net (fo=2, routed)           0.643    35.969    Ctrl/MC/FSM_sequential_state_reg[0]_75
    SLICE_X11Y23         LUT5 (Prop_lut5_I0_O)        0.124    36.093 r  Ctrl/MC/temp[6]_i_18/O
                         net (fo=1, routed)           0.684    36.777    Ctrl/MC/temp[6]_i_18_n_0
    SLICE_X12Y18         LUT5 (Prop_lut5_I2_O)        0.124    36.901 r  Ctrl/MC/temp[6]_i_13/O
                         net (fo=2, routed)           0.612    37.513    DP/Asrc2_mux/E_0[5]
    SLICE_X9Y17          LUT6 (Prop_lut6_I5_O)        0.124    37.637 r  DP/Asrc2_mux/temp[6]_i_11/O
                         net (fo=1, routed)           0.149    37.786    DP/Asrc2_mux/temp[6]_i_11_n_0
    SLICE_X9Y17          LUT3 (Prop_lut3_I1_O)        0.124    37.910 r  DP/Asrc2_mux/temp[6]_i_7/O
                         net (fo=10, routed)          0.911    38.821    Ctrl/MC/FSM_sequential_state_reg[0]_3[5]
    SLICE_X2Y19          LUT4 (Prop_lut4_I3_O)        0.124    38.945 r  Ctrl/MC/temp[7]_i_36/O
                         net (fo=1, routed)           0.000    38.945    Ctrl/States/temp_reg[6]_0[1]
    SLICE_X2Y19          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    39.325 r  Ctrl/States/temp_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    39.325    Ctrl/States/temp_reg[7]_i_9_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.442 r  Ctrl/States/temp_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    39.442    Ctrl/States/temp_reg[11]_i_9_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.559 r  Ctrl/States/temp_reg[15]_i_9/CO[3]
                         net (fo=1, routed)           0.000    39.559    Ctrl/States/temp_reg[15]_i_9_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.676 r  Ctrl/States/temp_reg[19]_i_9/CO[3]
                         net (fo=1, routed)           0.000    39.676    Ctrl/States/temp_reg[19]_i_9_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.793 r  Ctrl/States/temp_reg[23]_i_9/CO[3]
                         net (fo=1, routed)           0.000    39.793    Ctrl/States/temp_reg[23]_i_9_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.910 r  Ctrl/States/temp_reg[26]_i_9/CO[3]
                         net (fo=1, routed)           0.009    39.919    Ctrl/States/temp_reg[26]_i_9_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    40.234 r  Ctrl/States/temp_reg[31]_i_10/O[3]
                         net (fo=3, routed)           0.727    40.960    Ctrl/Acontrol/temp_reg[30][30]
    SLICE_X6Y26          LUT6 (Prop_lut6_I2_O)        0.307    41.267 f  Ctrl/Acontrol/temp[31]_i_5/O
                         net (fo=2, routed)           0.314    41.581    Ctrl/Acontrol/temp[31]_i_5_n_0
    SLICE_X6Y27          LUT5 (Prop_lut5_I0_O)        0.124    41.705 r  Ctrl/Acontrol/temp[31]_i_3/O
                         net (fo=1, routed)           0.000    41.705    Ctrl/Acontrol/temp[31]_i_3_n_0
    SLICE_X6Y27          MUXF7 (Prop_muxf7_I0_O)      0.209    41.914 r  Ctrl/Acontrol/temp_reg[31]_i_2/O
                         net (fo=5, routed)           0.590    42.504    Ctrl/MC/temp_reg[31]_2[0]
    SLICE_X6Y29          LUT5 (Prop_lut5_I0_O)        0.297    42.801 r  Ctrl/MC/p_reg_i_17/O
                         net (fo=1, routed)           0.307    43.108    DP/F_write/C_new
    SLICE_X6Y28          LUT3 (Prop_lut3_I2_O)        0.124    43.232 r  DP/F_write/p_reg_i_13/O
                         net (fo=7, routed)           1.053    44.286    Ctrl/MC/F_out_tmp[2]
    SLICE_X4Y18          LUT4 (Prop_lut4_I3_O)        0.124    44.410 r  Ctrl/MC/temp[0]_i_25/O
                         net (fo=1, routed)           0.000    44.410    Ctrl/MC/temp[0]_i_25_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    44.942 r  Ctrl/MC/temp_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000    44.942    Ctrl/States/temp_reg[3]_1[0]
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.056 r  Ctrl/States/temp_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000    45.056    Ctrl/States/temp_reg[7]_i_7_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.170 r  Ctrl/States/temp_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.170    Ctrl/States/temp_reg[11]_i_13_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.284 r  Ctrl/States/temp_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    45.284    Ctrl/States/temp_reg[15]_i_7_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.398 r  Ctrl/States/temp_reg[19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.398    Ctrl/States/temp_reg[19]_i_13_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.512 r  Ctrl/States/temp_reg[23]_i_7/CO[3]
                         net (fo=1, routed)           0.000    45.512    Ctrl/States/temp_reg[23]_i_7_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    45.734 r  Ctrl/States/temp_reg[26]_i_7/O[0]
                         net (fo=1, routed)           0.806    46.540    Ctrl/Acontrol/data6[24]
    SLICE_X3Y29          LUT6 (Prop_lut6_I1_O)        0.299    46.839 r  Ctrl/Acontrol/temp[24]_i_2/O
                         net (fo=1, routed)           0.455    47.293    Ctrl/Acontrol/temp[24]_i_2_n_0
    SLICE_X1Y29          LUT6 (Prop_lut6_I1_O)        0.124    47.417 r  Ctrl/Acontrol/temp[24]_i_1/O
                         net (fo=3, routed)           0.287    47.704    Ctrl/States/temp_reg[31]_4[24]
    SLICE_X1Y29          LUT6 (Prop_lut6_I5_O)        0.124    47.828 r  Ctrl/States/registers[0][24]_i_3/O
                         net (fo=2, routed)           0.609    48.437    DP/M2r_mux/RES[24]
    SLICE_X2Y29          LUT6 (Prop_lut6_I0_O)        0.124    48.561 r  DP/M2r_mux/registers[0][24]_i_2/O
                         net (fo=1, routed)           0.544    49.105    DP/M2r_mux/registers[0][24]_i_2_n_0
    SLICE_X2Y29          LUT3 (Prop_lut3_I1_O)        0.124    49.229 r  DP/M2r_mux/registers[0][24]_i_1/O
                         net (fo=16, routed)          0.737    49.966    DP/Reg/wr_data[24]
    SLICE_X0Y30          FDRE                                         r  DP/Reg/registers_reg[2][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.508    14.849    DP/Reg/CLK
    SLICE_X0Y30          FDRE                                         r  DP/Reg/registers_reg[2][24]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X0Y30          FDRE (Setup_fdre_C_D)       -0.093    14.981    DP/Reg/registers_reg[2][24]
  -------------------------------------------------------------------
                         required time                         14.981    
                         arrival time                         -49.966    
  -------------------------------------------------------------------
                         slack                                -34.985    

Slack (VIOLATED) :        -34.984ns  (required time - arrival time)
  Source:                 Ctrl/States/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DP/Reg/registers_reg[12][24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        44.910ns  (logic 16.879ns (37.584%)  route 28.031ns (62.416%))
  Logic Levels:           78  (CARRY4=15 DSP48E1=1 LUT2=1 LUT3=8 LUT4=6 LUT5=20 LUT6=21 MUXF7=4 MUXF8=2)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.566     5.087    Ctrl/States/CLK
    SLICE_X10Y11         FDRE                                         r  Ctrl/States/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  Ctrl/States/FSM_sequential_state_reg[1]/Q
                         net (fo=194, routed)         0.870     6.475    DP/IR_write/out[1]
    SLICE_X11Y9          LUT5 (Prop_lut5_I1_O)        0.124     6.599 r  DP/IR_write/temp[1]_i_16/O
                         net (fo=6, routed)           0.619     7.217    DP/Rsrc2_mux/result[1]
    SLICE_X13Y11         LUT3 (Prop_lut3_I2_O)        0.124     7.341 r  DP/Rsrc2_mux/t_i_262/O
                         net (fo=128, routed)         0.900     8.241    DP/Reg/rad2_in[1]
    SLICE_X12Y12         LUT6 (Prop_lut6_I2_O)        0.124     8.365 r  DP/Reg/t_i_224/O
                         net (fo=1, routed)           0.000     8.365    DP/Reg/t_i_224_n_0
    SLICE_X12Y12         MUXF7 (Prop_muxf7_I1_O)      0.214     8.579 r  DP/Reg/t_i_112/O
                         net (fo=1, routed)           0.000     8.579    DP/Reg/t_i_112_n_0
    SLICE_X12Y12         MUXF8 (Prop_muxf8_I1_O)      0.088     8.667 r  DP/Reg/t_i_56/O
                         net (fo=2, routed)           0.304     8.971    Ctrl/States/rd2_outt[9]
    SLICE_X15Y12         LUT3 (Prop_lut3_I2_O)        0.319     9.290 r  Ctrl/States/t__0_i_8/O
                         net (fo=12, routed)          0.434     9.724    DP/Mult/B[9]
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_A[9]_P[0])
                                                      3.841    13.565 f  DP/Mult/t__0/P[0]
                         net (fo=1, routed)           0.784    14.349    DP/Asrc2_mux/P[0]
    SLICE_X9Y14          LUT6 (Prop_lut6_I3_O)        0.124    14.473 f  DP/Asrc2_mux/temp[0]_i_12/O
                         net (fo=1, routed)           0.149    14.622    DP/Asrc2_mux/temp[0]_i_12_n_0
    SLICE_X9Y14          LUT2 (Prop_lut2_I1_O)        0.124    14.746 r  DP/Asrc2_mux/temp[0]_i_7/O
                         net (fo=9, routed)           0.636    15.382    Ctrl/MC/t__0
    SLICE_X8Y16          LUT4 (Prop_lut4_I0_O)        0.124    15.506 r  Ctrl/MC/temp[2]_i_19/O
                         net (fo=1, routed)           0.000    15.506    Ctrl/MC/temp[2]_i_19_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    16.114 f  Ctrl/MC/temp_reg[2]_i_9/O[3]
                         net (fo=1, routed)           0.306    16.420    Ctrl/Acontrol/data3[3]
    SLICE_X8Y15          LUT6 (Prop_lut6_I0_O)        0.307    16.727 f  Ctrl/Acontrol/temp[3]_i_4/O
                         net (fo=1, routed)           0.303    17.030    Ctrl/Acontrol/temp[3]_i_4_n_0
    SLICE_X8Y14          LUT5 (Prop_lut5_I0_O)        0.124    17.154 f  Ctrl/Acontrol/temp[3]_i_2/O
                         net (fo=1, routed)           0.000    17.154    Ctrl/Acontrol/temp[3]_i_2_n_0
    SLICE_X8Y14          MUXF7 (Prop_muxf7_I0_O)      0.209    17.363 f  Ctrl/Acontrol/temp_reg[3]_i_1/O
                         net (fo=3, routed)           0.504    17.867    Ctrl/States/temp_reg[31]_4[3]
    SLICE_X13Y13         LUT6 (Prop_lut6_I4_O)        0.297    18.164 f  Ctrl/States/registers[0][3]_i_3/O
                         net (fo=3, routed)           0.414    18.577    Ctrl/States/RES[3]
    SLICE_X13Y13         LUT5 (Prop_lut5_I1_O)        0.124    18.701 r  Ctrl/States/inscd_reg[2]_i_16/O
                         net (fo=1, routed)           0.151    18.853    DP/PC_write/temp_reg[3]_0
    SLICE_X13Y13         LUT6 (Prop_lut6_I2_O)        0.124    18.977 r  DP/PC_write/inscd_reg[2]_i_15/O
                         net (fo=1, routed)           0.154    19.131    DP/PC_write/inscd_reg[2]_i_15_n_0
    SLICE_X13Y13         LUT6 (Prop_lut6_I2_O)        0.124    19.255 r  DP/PC_write/inscd_reg[2]_i_14/O
                         net (fo=1, routed)           0.302    19.557    DP/PC_write/inscd_reg[2]_i_14_n_0
    SLICE_X12Y14         LUT4 (Prop_lut4_I0_O)        0.124    19.681 r  DP/PC_write/inscd_reg[2]_i_11/O
                         net (fo=12, routed)          0.203    19.884    Ctrl/States/temp_reg[8]_5
    SLICE_X12Y14         LUT6 (Prop_lut6_I5_O)        0.124    20.008 r  Ctrl/States/temp[2]_i_32/O
                         net (fo=5, routed)           0.456    20.464    Ctrl/MC/FSM_sequential_state_reg[2]_1
    SLICE_X12Y15         LUT3 (Prop_lut3_I2_O)        0.124    20.588 r  Ctrl/MC/Rsrc2_mux/t_i_132/O
                         net (fo=64, routed)          0.830    21.418    DP/Reg/FSM_sequential_state_reg[2]_2[0]
    SLICE_X13Y12         MUXF7 (Prop_muxf7_S_O)       0.276    21.694 r  DP/Reg/t_i_100/O
                         net (fo=1, routed)           0.000    21.694    DP/Reg/t_i_100_n_0
    SLICE_X13Y12         MUXF8 (Prop_muxf8_I1_O)      0.094    21.788 r  DP/Reg/t_i_50/O
                         net (fo=2, routed)           0.646    22.434    Ctrl/States/rd2_outt[15]
    SLICE_X15Y17         LUT3 (Prop_lut3_I2_O)        0.316    22.750 r  Ctrl/States/t__0_i_2/O
                         net (fo=12, routed)          0.468    23.218    Ctrl/States/t__1_1
    SLICE_X15Y17         LUT4 (Prop_lut4_I2_O)        0.124    23.342 r  Ctrl/States/temp[31]_i_101/O
                         net (fo=1, routed)           0.471    23.812    Ctrl/States/temp[31]_i_101_n_0
    SLICE_X14Y16         LUT6 (Prop_lut6_I5_O)        0.124    23.936 r  Ctrl/States/temp[31]_i_82/O
                         net (fo=4, routed)           0.328    24.264    Ctrl/States/temp[31]_i_82_n_0
    SLICE_X14Y17         LUT6 (Prop_lut6_I0_O)        0.124    24.388 r  Ctrl/States/temp[19]_i_66/O
                         net (fo=3, routed)           0.301    24.689    Ctrl/States/temp_reg[19]
    SLICE_X14Y17         LUT6 (Prop_lut6_I3_O)        0.124    24.813 r  Ctrl/States/temp[3]_i_15/O
                         net (fo=1, routed)           0.293    25.106    Ctrl/States/temp[3]_i_15_n_0
    SLICE_X15Y15         LUT5 (Prop_lut5_I0_O)        0.124    25.230 r  Ctrl/States/temp[3]_i_11/O
                         net (fo=3, routed)           0.179    25.410    Ctrl/MC/FSM_sequential_state_reg[1]_25[0]
    SLICE_X15Y15         LUT5 (Prop_lut5_I2_O)        0.124    25.534 r  Ctrl/MC/temp[29]_i_22/O
                         net (fo=101, routed)         0.595    26.129    Ctrl/MC/shifter_in2[2]
    SLICE_X12Y15         LUT6 (Prop_lut6_I5_O)        0.124    26.253 f  Ctrl/MC/temp[1]_i_22/O
                         net (fo=1, routed)           0.409    26.662    Ctrl/MC/temp[1]_i_22_n_0
    SLICE_X15Y16         LUT5 (Prop_lut5_I3_O)        0.124    26.786 f  Ctrl/MC/temp[1]_i_17/O
                         net (fo=1, routed)           0.149    26.935    Ctrl/MC/temp[1]_i_17_n_0
    SLICE_X15Y16         LUT5 (Prop_lut5_I0_O)        0.124    27.059 f  Ctrl/MC/temp[1]_i_12/O
                         net (fo=3, routed)           0.331    27.389    Ctrl/MC/E_0[0]
    SLICE_X12Y16         LUT5 (Prop_lut5_I2_O)        0.124    27.513 f  Ctrl/MC/temp[31]_i_88/O
                         net (fo=91, routed)          0.572    28.085    Ctrl/MC/shifter_in2[0]
    SLICE_X13Y16         LUT5 (Prop_lut5_I3_O)        0.124    28.209 r  Ctrl/MC/temp[0]_i_38/O
                         net (fo=1, routed)           0.406    28.615    DP/E_write/FSM_sequential_state_reg[0]_15
    SLICE_X13Y18         LUT6 (Prop_lut6_I1_O)        0.124    28.739 f  DP/E_write/temp[0]_i_35/O
                         net (fo=1, routed)           0.151    28.891    Ctrl/States/FSM_sequential_state_reg[1]_12
    SLICE_X13Y18         LUT6 (Prop_lut6_I5_O)        0.124    29.015 r  Ctrl/States/temp[0]_i_31/O
                         net (fo=4, routed)           0.191    29.205    Ctrl/MC/FSM_sequential_state_reg[0]_4
    SLICE_X13Y18         LUT4 (Prop_lut4_I0_O)        0.124    29.329 r  Ctrl/MC/temp[31]_i_87/O
                         net (fo=119, routed)         0.763    30.092    Ctrl/States/FSM_sequential_state_reg[0]_5
    SLICE_X13Y19         LUT6 (Prop_lut6_I4_O)        0.124    30.216 r  Ctrl/States/temp[28]_i_38/O
                         net (fo=2, routed)           0.413    30.629    Ctrl/MC/FSM_sequential_state_reg[0]_77
    SLICE_X13Y20         LUT5 (Prop_lut5_I4_O)        0.124    30.753 r  Ctrl/MC/temp[28]_i_26/O
                         net (fo=3, routed)           0.421    31.175    Ctrl/MC/temp[28]_i_26_n_0
    SLICE_X15Y21         LUT6 (Prop_lut6_I0_O)        0.124    31.299 r  Ctrl/MC/temp[4]_i_16/O
                         net (fo=1, routed)           0.263    31.561    Ctrl/States/FSM_sequential_state_reg[0]_25
    SLICE_X15Y21         LUT5 (Prop_lut5_I0_O)        0.124    31.685 r  Ctrl/States/temp[4]_i_12/O
                         net (fo=3, routed)           0.307    31.992    Ctrl/MC/FSM_sequential_state_reg[1]_25[1]
    SLICE_X15Y22         LUT5 (Prop_lut5_I2_O)        0.124    32.116 r  Ctrl/MC/temp[31]_i_64/O
                         net (fo=73, routed)          0.504    32.620    Ctrl/MC/temp_reg[28]_0
    SLICE_X15Y23         LUT5 (Prop_lut5_I3_O)        0.124    32.744 r  Ctrl/MC/temp[2]_i_38/O
                         net (fo=1, routed)           0.302    33.047    Ctrl/MC/temp[2]_i_38_n_0
    SLICE_X14Y22         LUT5 (Prop_lut5_I2_O)        0.124    33.171 r  Ctrl/MC/temp[2]_i_33/O
                         net (fo=3, routed)           0.307    33.478    Ctrl/MC/E_0[1]
    SLICE_X13Y22         LUT5 (Prop_lut5_I2_O)        0.124    33.602 r  Ctrl/MC/temp[31]_i_77/O
                         net (fo=105, routed)         0.607    34.208    Ctrl/States/shifter_in2[1]
    SLICE_X10Y22         LUT5 (Prop_lut5_I1_O)        0.124    34.332 r  Ctrl/States/temp[30]_i_41/O
                         net (fo=2, routed)           0.870    35.202    Ctrl/States/temp[30]_i_41_n_0
    SLICE_X11Y23         LUT3 (Prop_lut3_I0_O)        0.124    35.326 r  Ctrl/States/temp[22]_i_22/O
                         net (fo=2, routed)           0.643    35.969    Ctrl/MC/FSM_sequential_state_reg[0]_75
    SLICE_X11Y23         LUT5 (Prop_lut5_I0_O)        0.124    36.093 r  Ctrl/MC/temp[6]_i_18/O
                         net (fo=1, routed)           0.684    36.777    Ctrl/MC/temp[6]_i_18_n_0
    SLICE_X12Y18         LUT5 (Prop_lut5_I2_O)        0.124    36.901 r  Ctrl/MC/temp[6]_i_13/O
                         net (fo=2, routed)           0.612    37.513    DP/Asrc2_mux/E_0[5]
    SLICE_X9Y17          LUT6 (Prop_lut6_I5_O)        0.124    37.637 r  DP/Asrc2_mux/temp[6]_i_11/O
                         net (fo=1, routed)           0.149    37.786    DP/Asrc2_mux/temp[6]_i_11_n_0
    SLICE_X9Y17          LUT3 (Prop_lut3_I1_O)        0.124    37.910 r  DP/Asrc2_mux/temp[6]_i_7/O
                         net (fo=10, routed)          0.911    38.821    Ctrl/MC/FSM_sequential_state_reg[0]_3[5]
    SLICE_X2Y19          LUT4 (Prop_lut4_I3_O)        0.124    38.945 r  Ctrl/MC/temp[7]_i_36/O
                         net (fo=1, routed)           0.000    38.945    Ctrl/States/temp_reg[6]_0[1]
    SLICE_X2Y19          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    39.325 r  Ctrl/States/temp_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    39.325    Ctrl/States/temp_reg[7]_i_9_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.442 r  Ctrl/States/temp_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    39.442    Ctrl/States/temp_reg[11]_i_9_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.559 r  Ctrl/States/temp_reg[15]_i_9/CO[3]
                         net (fo=1, routed)           0.000    39.559    Ctrl/States/temp_reg[15]_i_9_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.676 r  Ctrl/States/temp_reg[19]_i_9/CO[3]
                         net (fo=1, routed)           0.000    39.676    Ctrl/States/temp_reg[19]_i_9_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.793 r  Ctrl/States/temp_reg[23]_i_9/CO[3]
                         net (fo=1, routed)           0.000    39.793    Ctrl/States/temp_reg[23]_i_9_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.910 r  Ctrl/States/temp_reg[26]_i_9/CO[3]
                         net (fo=1, routed)           0.009    39.919    Ctrl/States/temp_reg[26]_i_9_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    40.234 r  Ctrl/States/temp_reg[31]_i_10/O[3]
                         net (fo=3, routed)           0.727    40.960    Ctrl/Acontrol/temp_reg[30][30]
    SLICE_X6Y26          LUT6 (Prop_lut6_I2_O)        0.307    41.267 f  Ctrl/Acontrol/temp[31]_i_5/O
                         net (fo=2, routed)           0.314    41.581    Ctrl/Acontrol/temp[31]_i_5_n_0
    SLICE_X6Y27          LUT5 (Prop_lut5_I0_O)        0.124    41.705 r  Ctrl/Acontrol/temp[31]_i_3/O
                         net (fo=1, routed)           0.000    41.705    Ctrl/Acontrol/temp[31]_i_3_n_0
    SLICE_X6Y27          MUXF7 (Prop_muxf7_I0_O)      0.209    41.914 r  Ctrl/Acontrol/temp_reg[31]_i_2/O
                         net (fo=5, routed)           0.590    42.504    Ctrl/MC/temp_reg[31]_2[0]
    SLICE_X6Y29          LUT5 (Prop_lut5_I0_O)        0.297    42.801 r  Ctrl/MC/p_reg_i_17/O
                         net (fo=1, routed)           0.307    43.108    DP/F_write/C_new
    SLICE_X6Y28          LUT3 (Prop_lut3_I2_O)        0.124    43.232 r  DP/F_write/p_reg_i_13/O
                         net (fo=7, routed)           1.053    44.286    Ctrl/MC/F_out_tmp[2]
    SLICE_X4Y18          LUT4 (Prop_lut4_I3_O)        0.124    44.410 r  Ctrl/MC/temp[0]_i_25/O
                         net (fo=1, routed)           0.000    44.410    Ctrl/MC/temp[0]_i_25_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    44.942 r  Ctrl/MC/temp_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000    44.942    Ctrl/States/temp_reg[3]_1[0]
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.056 r  Ctrl/States/temp_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000    45.056    Ctrl/States/temp_reg[7]_i_7_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.170 r  Ctrl/States/temp_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.170    Ctrl/States/temp_reg[11]_i_13_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.284 r  Ctrl/States/temp_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    45.284    Ctrl/States/temp_reg[15]_i_7_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.398 r  Ctrl/States/temp_reg[19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.398    Ctrl/States/temp_reg[19]_i_13_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.512 r  Ctrl/States/temp_reg[23]_i_7/CO[3]
                         net (fo=1, routed)           0.000    45.512    Ctrl/States/temp_reg[23]_i_7_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    45.734 r  Ctrl/States/temp_reg[26]_i_7/O[0]
                         net (fo=1, routed)           0.806    46.540    Ctrl/Acontrol/data6[24]
    SLICE_X3Y29          LUT6 (Prop_lut6_I1_O)        0.299    46.839 r  Ctrl/Acontrol/temp[24]_i_2/O
                         net (fo=1, routed)           0.455    47.293    Ctrl/Acontrol/temp[24]_i_2_n_0
    SLICE_X1Y29          LUT6 (Prop_lut6_I1_O)        0.124    47.417 r  Ctrl/Acontrol/temp[24]_i_1/O
                         net (fo=3, routed)           0.287    47.704    Ctrl/States/temp_reg[31]_4[24]
    SLICE_X1Y29          LUT6 (Prop_lut6_I5_O)        0.124    47.828 r  Ctrl/States/registers[0][24]_i_3/O
                         net (fo=2, routed)           0.609    48.437    DP/M2r_mux/RES[24]
    SLICE_X2Y29          LUT6 (Prop_lut6_I0_O)        0.124    48.561 r  DP/M2r_mux/registers[0][24]_i_2/O
                         net (fo=1, routed)           0.544    49.105    DP/M2r_mux/registers[0][24]_i_2_n_0
    SLICE_X2Y29          LUT3 (Prop_lut3_I1_O)        0.124    49.229 r  DP/M2r_mux/registers[0][24]_i_1/O
                         net (fo=16, routed)          0.768    49.997    DP/Reg/wr_data[24]
    SLICE_X1Y30          FDRE                                         r  DP/Reg/registers_reg[12][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.508    14.849    DP/Reg/CLK
    SLICE_X1Y30          FDRE                                         r  DP/Reg/registers_reg[12][24]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X1Y30          FDRE (Setup_fdre_C_D)       -0.061    15.013    DP/Reg/registers_reg[12][24]
  -------------------------------------------------------------------
                         required time                         15.013    
                         arrival time                         -49.997    
  -------------------------------------------------------------------
                         slack                                -34.984    

Slack (VIOLATED) :        -34.980ns  (required time - arrival time)
  Source:                 Ctrl/States/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DP/Reg/registers_reg[3][28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        44.902ns  (logic 17.380ns (38.706%)  route 27.522ns (61.294%))
  Logic Levels:           80  (CARRY4=16 DSP48E1=1 LUT2=1 LUT3=8 LUT4=6 LUT5=20 LUT6=21 MUXF7=5 MUXF8=2)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.566     5.087    Ctrl/States/CLK
    SLICE_X10Y11         FDRE                                         r  Ctrl/States/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  Ctrl/States/FSM_sequential_state_reg[1]/Q
                         net (fo=194, routed)         0.870     6.475    DP/IR_write/out[1]
    SLICE_X11Y9          LUT5 (Prop_lut5_I1_O)        0.124     6.599 r  DP/IR_write/temp[1]_i_16/O
                         net (fo=6, routed)           0.619     7.217    DP/Rsrc2_mux/result[1]
    SLICE_X13Y11         LUT3 (Prop_lut3_I2_O)        0.124     7.341 r  DP/Rsrc2_mux/t_i_262/O
                         net (fo=128, routed)         0.900     8.241    DP/Reg/rad2_in[1]
    SLICE_X12Y12         LUT6 (Prop_lut6_I2_O)        0.124     8.365 r  DP/Reg/t_i_224/O
                         net (fo=1, routed)           0.000     8.365    DP/Reg/t_i_224_n_0
    SLICE_X12Y12         MUXF7 (Prop_muxf7_I1_O)      0.214     8.579 r  DP/Reg/t_i_112/O
                         net (fo=1, routed)           0.000     8.579    DP/Reg/t_i_112_n_0
    SLICE_X12Y12         MUXF8 (Prop_muxf8_I1_O)      0.088     8.667 r  DP/Reg/t_i_56/O
                         net (fo=2, routed)           0.304     8.971    Ctrl/States/rd2_outt[9]
    SLICE_X15Y12         LUT3 (Prop_lut3_I2_O)        0.319     9.290 r  Ctrl/States/t__0_i_8/O
                         net (fo=12, routed)          0.434     9.724    DP/Mult/B[9]
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_A[9]_P[0])
                                                      3.841    13.565 f  DP/Mult/t__0/P[0]
                         net (fo=1, routed)           0.784    14.349    DP/Asrc2_mux/P[0]
    SLICE_X9Y14          LUT6 (Prop_lut6_I3_O)        0.124    14.473 f  DP/Asrc2_mux/temp[0]_i_12/O
                         net (fo=1, routed)           0.149    14.622    DP/Asrc2_mux/temp[0]_i_12_n_0
    SLICE_X9Y14          LUT2 (Prop_lut2_I1_O)        0.124    14.746 r  DP/Asrc2_mux/temp[0]_i_7/O
                         net (fo=9, routed)           0.636    15.382    Ctrl/MC/t__0
    SLICE_X8Y16          LUT4 (Prop_lut4_I0_O)        0.124    15.506 r  Ctrl/MC/temp[2]_i_19/O
                         net (fo=1, routed)           0.000    15.506    Ctrl/MC/temp[2]_i_19_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    16.114 f  Ctrl/MC/temp_reg[2]_i_9/O[3]
                         net (fo=1, routed)           0.306    16.420    Ctrl/Acontrol/data3[3]
    SLICE_X8Y15          LUT6 (Prop_lut6_I0_O)        0.307    16.727 f  Ctrl/Acontrol/temp[3]_i_4/O
                         net (fo=1, routed)           0.303    17.030    Ctrl/Acontrol/temp[3]_i_4_n_0
    SLICE_X8Y14          LUT5 (Prop_lut5_I0_O)        0.124    17.154 f  Ctrl/Acontrol/temp[3]_i_2/O
                         net (fo=1, routed)           0.000    17.154    Ctrl/Acontrol/temp[3]_i_2_n_0
    SLICE_X8Y14          MUXF7 (Prop_muxf7_I0_O)      0.209    17.363 f  Ctrl/Acontrol/temp_reg[3]_i_1/O
                         net (fo=3, routed)           0.504    17.867    Ctrl/States/temp_reg[31]_4[3]
    SLICE_X13Y13         LUT6 (Prop_lut6_I4_O)        0.297    18.164 f  Ctrl/States/registers[0][3]_i_3/O
                         net (fo=3, routed)           0.414    18.577    Ctrl/States/RES[3]
    SLICE_X13Y13         LUT5 (Prop_lut5_I1_O)        0.124    18.701 r  Ctrl/States/inscd_reg[2]_i_16/O
                         net (fo=1, routed)           0.151    18.853    DP/PC_write/temp_reg[3]_0
    SLICE_X13Y13         LUT6 (Prop_lut6_I2_O)        0.124    18.977 r  DP/PC_write/inscd_reg[2]_i_15/O
                         net (fo=1, routed)           0.154    19.131    DP/PC_write/inscd_reg[2]_i_15_n_0
    SLICE_X13Y13         LUT6 (Prop_lut6_I2_O)        0.124    19.255 r  DP/PC_write/inscd_reg[2]_i_14/O
                         net (fo=1, routed)           0.302    19.557    DP/PC_write/inscd_reg[2]_i_14_n_0
    SLICE_X12Y14         LUT4 (Prop_lut4_I0_O)        0.124    19.681 r  DP/PC_write/inscd_reg[2]_i_11/O
                         net (fo=12, routed)          0.203    19.884    Ctrl/States/temp_reg[8]_5
    SLICE_X12Y14         LUT6 (Prop_lut6_I5_O)        0.124    20.008 r  Ctrl/States/temp[2]_i_32/O
                         net (fo=5, routed)           0.456    20.464    Ctrl/MC/FSM_sequential_state_reg[2]_1
    SLICE_X12Y15         LUT3 (Prop_lut3_I2_O)        0.124    20.588 r  Ctrl/MC/Rsrc2_mux/t_i_132/O
                         net (fo=64, routed)          0.830    21.418    DP/Reg/FSM_sequential_state_reg[2]_2[0]
    SLICE_X13Y12         MUXF7 (Prop_muxf7_S_O)       0.276    21.694 r  DP/Reg/t_i_100/O
                         net (fo=1, routed)           0.000    21.694    DP/Reg/t_i_100_n_0
    SLICE_X13Y12         MUXF8 (Prop_muxf8_I1_O)      0.094    21.788 r  DP/Reg/t_i_50/O
                         net (fo=2, routed)           0.646    22.434    Ctrl/States/rd2_outt[15]
    SLICE_X15Y17         LUT3 (Prop_lut3_I2_O)        0.316    22.750 r  Ctrl/States/t__0_i_2/O
                         net (fo=12, routed)          0.468    23.218    Ctrl/States/t__1_1
    SLICE_X15Y17         LUT4 (Prop_lut4_I2_O)        0.124    23.342 r  Ctrl/States/temp[31]_i_101/O
                         net (fo=1, routed)           0.471    23.812    Ctrl/States/temp[31]_i_101_n_0
    SLICE_X14Y16         LUT6 (Prop_lut6_I5_O)        0.124    23.936 r  Ctrl/States/temp[31]_i_82/O
                         net (fo=4, routed)           0.328    24.264    Ctrl/States/temp[31]_i_82_n_0
    SLICE_X14Y17         LUT6 (Prop_lut6_I0_O)        0.124    24.388 r  Ctrl/States/temp[19]_i_66/O
                         net (fo=3, routed)           0.301    24.689    Ctrl/States/temp_reg[19]
    SLICE_X14Y17         LUT6 (Prop_lut6_I3_O)        0.124    24.813 r  Ctrl/States/temp[3]_i_15/O
                         net (fo=1, routed)           0.293    25.106    Ctrl/States/temp[3]_i_15_n_0
    SLICE_X15Y15         LUT5 (Prop_lut5_I0_O)        0.124    25.230 r  Ctrl/States/temp[3]_i_11/O
                         net (fo=3, routed)           0.179    25.410    Ctrl/MC/FSM_sequential_state_reg[1]_25[0]
    SLICE_X15Y15         LUT5 (Prop_lut5_I2_O)        0.124    25.534 r  Ctrl/MC/temp[29]_i_22/O
                         net (fo=101, routed)         0.595    26.129    Ctrl/MC/shifter_in2[2]
    SLICE_X12Y15         LUT6 (Prop_lut6_I5_O)        0.124    26.253 f  Ctrl/MC/temp[1]_i_22/O
                         net (fo=1, routed)           0.409    26.662    Ctrl/MC/temp[1]_i_22_n_0
    SLICE_X15Y16         LUT5 (Prop_lut5_I3_O)        0.124    26.786 f  Ctrl/MC/temp[1]_i_17/O
                         net (fo=1, routed)           0.149    26.935    Ctrl/MC/temp[1]_i_17_n_0
    SLICE_X15Y16         LUT5 (Prop_lut5_I0_O)        0.124    27.059 f  Ctrl/MC/temp[1]_i_12/O
                         net (fo=3, routed)           0.331    27.389    Ctrl/MC/E_0[0]
    SLICE_X12Y16         LUT5 (Prop_lut5_I2_O)        0.124    27.513 f  Ctrl/MC/temp[31]_i_88/O
                         net (fo=91, routed)          0.572    28.085    Ctrl/MC/shifter_in2[0]
    SLICE_X13Y16         LUT5 (Prop_lut5_I3_O)        0.124    28.209 r  Ctrl/MC/temp[0]_i_38/O
                         net (fo=1, routed)           0.406    28.615    DP/E_write/FSM_sequential_state_reg[0]_15
    SLICE_X13Y18         LUT6 (Prop_lut6_I1_O)        0.124    28.739 f  DP/E_write/temp[0]_i_35/O
                         net (fo=1, routed)           0.151    28.891    Ctrl/States/FSM_sequential_state_reg[1]_12
    SLICE_X13Y18         LUT6 (Prop_lut6_I5_O)        0.124    29.015 r  Ctrl/States/temp[0]_i_31/O
                         net (fo=4, routed)           0.191    29.205    Ctrl/MC/FSM_sequential_state_reg[0]_4
    SLICE_X13Y18         LUT4 (Prop_lut4_I0_O)        0.124    29.329 r  Ctrl/MC/temp[31]_i_87/O
                         net (fo=119, routed)         0.763    30.092    Ctrl/States/FSM_sequential_state_reg[0]_5
    SLICE_X13Y19         LUT6 (Prop_lut6_I4_O)        0.124    30.216 r  Ctrl/States/temp[28]_i_38/O
                         net (fo=2, routed)           0.413    30.629    Ctrl/MC/FSM_sequential_state_reg[0]_77
    SLICE_X13Y20         LUT5 (Prop_lut5_I4_O)        0.124    30.753 r  Ctrl/MC/temp[28]_i_26/O
                         net (fo=3, routed)           0.421    31.175    Ctrl/MC/temp[28]_i_26_n_0
    SLICE_X15Y21         LUT6 (Prop_lut6_I0_O)        0.124    31.299 r  Ctrl/MC/temp[4]_i_16/O
                         net (fo=1, routed)           0.263    31.561    Ctrl/States/FSM_sequential_state_reg[0]_25
    SLICE_X15Y21         LUT5 (Prop_lut5_I0_O)        0.124    31.685 r  Ctrl/States/temp[4]_i_12/O
                         net (fo=3, routed)           0.307    31.992    Ctrl/MC/FSM_sequential_state_reg[1]_25[1]
    SLICE_X15Y22         LUT5 (Prop_lut5_I2_O)        0.124    32.116 r  Ctrl/MC/temp[31]_i_64/O
                         net (fo=73, routed)          0.504    32.620    Ctrl/MC/temp_reg[28]_0
    SLICE_X15Y23         LUT5 (Prop_lut5_I3_O)        0.124    32.744 r  Ctrl/MC/temp[2]_i_38/O
                         net (fo=1, routed)           0.302    33.047    Ctrl/MC/temp[2]_i_38_n_0
    SLICE_X14Y22         LUT5 (Prop_lut5_I2_O)        0.124    33.171 r  Ctrl/MC/temp[2]_i_33/O
                         net (fo=3, routed)           0.307    33.478    Ctrl/MC/E_0[1]
    SLICE_X13Y22         LUT5 (Prop_lut5_I2_O)        0.124    33.602 r  Ctrl/MC/temp[31]_i_77/O
                         net (fo=105, routed)         0.607    34.208    Ctrl/States/shifter_in2[1]
    SLICE_X10Y22         LUT5 (Prop_lut5_I1_O)        0.124    34.332 r  Ctrl/States/temp[30]_i_41/O
                         net (fo=2, routed)           0.870    35.202    Ctrl/States/temp[30]_i_41_n_0
    SLICE_X11Y23         LUT3 (Prop_lut3_I0_O)        0.124    35.326 r  Ctrl/States/temp[22]_i_22/O
                         net (fo=2, routed)           0.643    35.969    Ctrl/MC/FSM_sequential_state_reg[0]_75
    SLICE_X11Y23         LUT5 (Prop_lut5_I0_O)        0.124    36.093 r  Ctrl/MC/temp[6]_i_18/O
                         net (fo=1, routed)           0.684    36.777    Ctrl/MC/temp[6]_i_18_n_0
    SLICE_X12Y18         LUT5 (Prop_lut5_I2_O)        0.124    36.901 r  Ctrl/MC/temp[6]_i_13/O
                         net (fo=2, routed)           0.612    37.513    DP/Asrc2_mux/E_0[5]
    SLICE_X9Y17          LUT6 (Prop_lut6_I5_O)        0.124    37.637 r  DP/Asrc2_mux/temp[6]_i_11/O
                         net (fo=1, routed)           0.149    37.786    DP/Asrc2_mux/temp[6]_i_11_n_0
    SLICE_X9Y17          LUT3 (Prop_lut3_I1_O)        0.124    37.910 r  DP/Asrc2_mux/temp[6]_i_7/O
                         net (fo=10, routed)          0.911    38.821    Ctrl/MC/FSM_sequential_state_reg[0]_3[5]
    SLICE_X2Y19          LUT4 (Prop_lut4_I3_O)        0.124    38.945 r  Ctrl/MC/temp[7]_i_36/O
                         net (fo=1, routed)           0.000    38.945    Ctrl/States/temp_reg[6]_0[1]
    SLICE_X2Y19          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    39.325 r  Ctrl/States/temp_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    39.325    Ctrl/States/temp_reg[7]_i_9_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.442 r  Ctrl/States/temp_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    39.442    Ctrl/States/temp_reg[11]_i_9_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.559 r  Ctrl/States/temp_reg[15]_i_9/CO[3]
                         net (fo=1, routed)           0.000    39.559    Ctrl/States/temp_reg[15]_i_9_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.676 r  Ctrl/States/temp_reg[19]_i_9/CO[3]
                         net (fo=1, routed)           0.000    39.676    Ctrl/States/temp_reg[19]_i_9_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.793 r  Ctrl/States/temp_reg[23]_i_9/CO[3]
                         net (fo=1, routed)           0.000    39.793    Ctrl/States/temp_reg[23]_i_9_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.910 r  Ctrl/States/temp_reg[26]_i_9/CO[3]
                         net (fo=1, routed)           0.009    39.919    Ctrl/States/temp_reg[26]_i_9_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    40.234 r  Ctrl/States/temp_reg[31]_i_10/O[3]
                         net (fo=3, routed)           0.727    40.960    Ctrl/Acontrol/temp_reg[30][30]
    SLICE_X6Y26          LUT6 (Prop_lut6_I2_O)        0.307    41.267 f  Ctrl/Acontrol/temp[31]_i_5/O
                         net (fo=2, routed)           0.314    41.581    Ctrl/Acontrol/temp[31]_i_5_n_0
    SLICE_X6Y27          LUT5 (Prop_lut5_I0_O)        0.124    41.705 r  Ctrl/Acontrol/temp[31]_i_3/O
                         net (fo=1, routed)           0.000    41.705    Ctrl/Acontrol/temp[31]_i_3_n_0
    SLICE_X6Y27          MUXF7 (Prop_muxf7_I0_O)      0.209    41.914 r  Ctrl/Acontrol/temp_reg[31]_i_2/O
                         net (fo=5, routed)           0.590    42.504    Ctrl/MC/temp_reg[31]_2[0]
    SLICE_X6Y29          LUT5 (Prop_lut5_I0_O)        0.297    42.801 r  Ctrl/MC/p_reg_i_17/O
                         net (fo=1, routed)           0.307    43.108    DP/F_write/C_new
    SLICE_X6Y28          LUT3 (Prop_lut3_I2_O)        0.124    43.232 r  DP/F_write/p_reg_i_13/O
                         net (fo=7, routed)           1.053    44.286    Ctrl/MC/F_out_tmp[2]
    SLICE_X4Y18          LUT4 (Prop_lut4_I3_O)        0.124    44.410 r  Ctrl/MC/temp[0]_i_25/O
                         net (fo=1, routed)           0.000    44.410    Ctrl/MC/temp[0]_i_25_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    44.942 r  Ctrl/MC/temp_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000    44.942    Ctrl/States/temp_reg[3]_1[0]
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.056 r  Ctrl/States/temp_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000    45.056    Ctrl/States/temp_reg[7]_i_7_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.170 r  Ctrl/States/temp_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.170    Ctrl/States/temp_reg[11]_i_13_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.284 r  Ctrl/States/temp_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    45.284    Ctrl/States/temp_reg[15]_i_7_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.398 r  Ctrl/States/temp_reg[19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.398    Ctrl/States/temp_reg[19]_i_13_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.512 r  Ctrl/States/temp_reg[23]_i_7/CO[3]
                         net (fo=1, routed)           0.000    45.512    Ctrl/States/temp_reg[23]_i_7_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.626 r  Ctrl/States/temp_reg[26]_i_7/CO[3]
                         net (fo=1, routed)           0.009    45.635    Ctrl/States/temp_reg[26]_i_7_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    45.857 r  Ctrl/States/temp_reg[31]_i_17/O[0]
                         net (fo=1, routed)           0.796    46.653    Ctrl/Acontrol/data6[28]
    SLICE_X2Y30          LUT6 (Prop_lut6_I1_O)        0.299    46.952 r  Ctrl/Acontrol/temp[28]_i_7/O
                         net (fo=1, routed)           0.165    47.117    Ctrl/Acontrol/temp[28]_i_7_n_0
    SLICE_X2Y30          LUT6 (Prop_lut6_I0_O)        0.124    47.241 r  Ctrl/Acontrol/temp[28]_i_3/O
                         net (fo=2, routed)           0.000    47.241    Ctrl/Acontrol/temp[28]_i_3_n_0
    SLICE_X2Y30          MUXF7 (Prop_muxf7_I1_O)      0.214    47.455 r  Ctrl/Acontrol/temp_reg[28]_i_1/O
                         net (fo=2, routed)           0.301    47.756    Ctrl/States/temp_reg[31]_4[28]
    SLICE_X1Y30          LUT6 (Prop_lut6_I5_O)        0.297    48.053 r  Ctrl/States/registers[0][28]_i_3/O
                         net (fo=2, routed)           0.572    48.625    DP/M2r_mux/RES[28]
    SLICE_X0Y25          LUT6 (Prop_lut6_I0_O)        0.124    48.749 r  DP/M2r_mux/registers[0][28]_i_2/O
                         net (fo=1, routed)           0.317    49.067    DP/M2r_mux/registers[0][28]_i_2_n_0
    SLICE_X1Y24          LUT3 (Prop_lut3_I1_O)        0.124    49.191 r  DP/M2r_mux/registers[0][28]_i_1/O
                         net (fo=16, routed)          0.799    49.989    DP/Reg/wr_data[28]
    SLICE_X0Y26          FDRE                                         r  DP/Reg/registers_reg[3][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.504    14.845    DP/Reg/CLK
    SLICE_X0Y26          FDRE                                         r  DP/Reg/registers_reg[3][28]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X0Y26          FDRE (Setup_fdre_C_D)       -0.061    15.009    DP/Reg/registers_reg[3][28]
  -------------------------------------------------------------------
                         required time                         15.009    
                         arrival time                         -49.989    
  -------------------------------------------------------------------
                         slack                                -34.980    

Slack (VIOLATED) :        -34.977ns  (required time - arrival time)
  Source:                 Ctrl/States/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DP/Reg/registers_reg[1][28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        44.902ns  (logic 17.380ns (38.706%)  route 27.522ns (61.294%))
  Logic Levels:           80  (CARRY4=16 DSP48E1=1 LUT2=1 LUT3=8 LUT4=6 LUT5=20 LUT6=21 MUXF7=5 MUXF8=2)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.566     5.087    Ctrl/States/CLK
    SLICE_X10Y11         FDRE                                         r  Ctrl/States/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  Ctrl/States/FSM_sequential_state_reg[1]/Q
                         net (fo=194, routed)         0.870     6.475    DP/IR_write/out[1]
    SLICE_X11Y9          LUT5 (Prop_lut5_I1_O)        0.124     6.599 r  DP/IR_write/temp[1]_i_16/O
                         net (fo=6, routed)           0.619     7.217    DP/Rsrc2_mux/result[1]
    SLICE_X13Y11         LUT3 (Prop_lut3_I2_O)        0.124     7.341 r  DP/Rsrc2_mux/t_i_262/O
                         net (fo=128, routed)         0.900     8.241    DP/Reg/rad2_in[1]
    SLICE_X12Y12         LUT6 (Prop_lut6_I2_O)        0.124     8.365 r  DP/Reg/t_i_224/O
                         net (fo=1, routed)           0.000     8.365    DP/Reg/t_i_224_n_0
    SLICE_X12Y12         MUXF7 (Prop_muxf7_I1_O)      0.214     8.579 r  DP/Reg/t_i_112/O
                         net (fo=1, routed)           0.000     8.579    DP/Reg/t_i_112_n_0
    SLICE_X12Y12         MUXF8 (Prop_muxf8_I1_O)      0.088     8.667 r  DP/Reg/t_i_56/O
                         net (fo=2, routed)           0.304     8.971    Ctrl/States/rd2_outt[9]
    SLICE_X15Y12         LUT3 (Prop_lut3_I2_O)        0.319     9.290 r  Ctrl/States/t__0_i_8/O
                         net (fo=12, routed)          0.434     9.724    DP/Mult/B[9]
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_A[9]_P[0])
                                                      3.841    13.565 f  DP/Mult/t__0/P[0]
                         net (fo=1, routed)           0.784    14.349    DP/Asrc2_mux/P[0]
    SLICE_X9Y14          LUT6 (Prop_lut6_I3_O)        0.124    14.473 f  DP/Asrc2_mux/temp[0]_i_12/O
                         net (fo=1, routed)           0.149    14.622    DP/Asrc2_mux/temp[0]_i_12_n_0
    SLICE_X9Y14          LUT2 (Prop_lut2_I1_O)        0.124    14.746 r  DP/Asrc2_mux/temp[0]_i_7/O
                         net (fo=9, routed)           0.636    15.382    Ctrl/MC/t__0
    SLICE_X8Y16          LUT4 (Prop_lut4_I0_O)        0.124    15.506 r  Ctrl/MC/temp[2]_i_19/O
                         net (fo=1, routed)           0.000    15.506    Ctrl/MC/temp[2]_i_19_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    16.114 f  Ctrl/MC/temp_reg[2]_i_9/O[3]
                         net (fo=1, routed)           0.306    16.420    Ctrl/Acontrol/data3[3]
    SLICE_X8Y15          LUT6 (Prop_lut6_I0_O)        0.307    16.727 f  Ctrl/Acontrol/temp[3]_i_4/O
                         net (fo=1, routed)           0.303    17.030    Ctrl/Acontrol/temp[3]_i_4_n_0
    SLICE_X8Y14          LUT5 (Prop_lut5_I0_O)        0.124    17.154 f  Ctrl/Acontrol/temp[3]_i_2/O
                         net (fo=1, routed)           0.000    17.154    Ctrl/Acontrol/temp[3]_i_2_n_0
    SLICE_X8Y14          MUXF7 (Prop_muxf7_I0_O)      0.209    17.363 f  Ctrl/Acontrol/temp_reg[3]_i_1/O
                         net (fo=3, routed)           0.504    17.867    Ctrl/States/temp_reg[31]_4[3]
    SLICE_X13Y13         LUT6 (Prop_lut6_I4_O)        0.297    18.164 f  Ctrl/States/registers[0][3]_i_3/O
                         net (fo=3, routed)           0.414    18.577    Ctrl/States/RES[3]
    SLICE_X13Y13         LUT5 (Prop_lut5_I1_O)        0.124    18.701 r  Ctrl/States/inscd_reg[2]_i_16/O
                         net (fo=1, routed)           0.151    18.853    DP/PC_write/temp_reg[3]_0
    SLICE_X13Y13         LUT6 (Prop_lut6_I2_O)        0.124    18.977 r  DP/PC_write/inscd_reg[2]_i_15/O
                         net (fo=1, routed)           0.154    19.131    DP/PC_write/inscd_reg[2]_i_15_n_0
    SLICE_X13Y13         LUT6 (Prop_lut6_I2_O)        0.124    19.255 r  DP/PC_write/inscd_reg[2]_i_14/O
                         net (fo=1, routed)           0.302    19.557    DP/PC_write/inscd_reg[2]_i_14_n_0
    SLICE_X12Y14         LUT4 (Prop_lut4_I0_O)        0.124    19.681 r  DP/PC_write/inscd_reg[2]_i_11/O
                         net (fo=12, routed)          0.203    19.884    Ctrl/States/temp_reg[8]_5
    SLICE_X12Y14         LUT6 (Prop_lut6_I5_O)        0.124    20.008 r  Ctrl/States/temp[2]_i_32/O
                         net (fo=5, routed)           0.456    20.464    Ctrl/MC/FSM_sequential_state_reg[2]_1
    SLICE_X12Y15         LUT3 (Prop_lut3_I2_O)        0.124    20.588 r  Ctrl/MC/Rsrc2_mux/t_i_132/O
                         net (fo=64, routed)          0.830    21.418    DP/Reg/FSM_sequential_state_reg[2]_2[0]
    SLICE_X13Y12         MUXF7 (Prop_muxf7_S_O)       0.276    21.694 r  DP/Reg/t_i_100/O
                         net (fo=1, routed)           0.000    21.694    DP/Reg/t_i_100_n_0
    SLICE_X13Y12         MUXF8 (Prop_muxf8_I1_O)      0.094    21.788 r  DP/Reg/t_i_50/O
                         net (fo=2, routed)           0.646    22.434    Ctrl/States/rd2_outt[15]
    SLICE_X15Y17         LUT3 (Prop_lut3_I2_O)        0.316    22.750 r  Ctrl/States/t__0_i_2/O
                         net (fo=12, routed)          0.468    23.218    Ctrl/States/t__1_1
    SLICE_X15Y17         LUT4 (Prop_lut4_I2_O)        0.124    23.342 r  Ctrl/States/temp[31]_i_101/O
                         net (fo=1, routed)           0.471    23.812    Ctrl/States/temp[31]_i_101_n_0
    SLICE_X14Y16         LUT6 (Prop_lut6_I5_O)        0.124    23.936 r  Ctrl/States/temp[31]_i_82/O
                         net (fo=4, routed)           0.328    24.264    Ctrl/States/temp[31]_i_82_n_0
    SLICE_X14Y17         LUT6 (Prop_lut6_I0_O)        0.124    24.388 r  Ctrl/States/temp[19]_i_66/O
                         net (fo=3, routed)           0.301    24.689    Ctrl/States/temp_reg[19]
    SLICE_X14Y17         LUT6 (Prop_lut6_I3_O)        0.124    24.813 r  Ctrl/States/temp[3]_i_15/O
                         net (fo=1, routed)           0.293    25.106    Ctrl/States/temp[3]_i_15_n_0
    SLICE_X15Y15         LUT5 (Prop_lut5_I0_O)        0.124    25.230 r  Ctrl/States/temp[3]_i_11/O
                         net (fo=3, routed)           0.179    25.410    Ctrl/MC/FSM_sequential_state_reg[1]_25[0]
    SLICE_X15Y15         LUT5 (Prop_lut5_I2_O)        0.124    25.534 r  Ctrl/MC/temp[29]_i_22/O
                         net (fo=101, routed)         0.595    26.129    Ctrl/MC/shifter_in2[2]
    SLICE_X12Y15         LUT6 (Prop_lut6_I5_O)        0.124    26.253 f  Ctrl/MC/temp[1]_i_22/O
                         net (fo=1, routed)           0.409    26.662    Ctrl/MC/temp[1]_i_22_n_0
    SLICE_X15Y16         LUT5 (Prop_lut5_I3_O)        0.124    26.786 f  Ctrl/MC/temp[1]_i_17/O
                         net (fo=1, routed)           0.149    26.935    Ctrl/MC/temp[1]_i_17_n_0
    SLICE_X15Y16         LUT5 (Prop_lut5_I0_O)        0.124    27.059 f  Ctrl/MC/temp[1]_i_12/O
                         net (fo=3, routed)           0.331    27.389    Ctrl/MC/E_0[0]
    SLICE_X12Y16         LUT5 (Prop_lut5_I2_O)        0.124    27.513 f  Ctrl/MC/temp[31]_i_88/O
                         net (fo=91, routed)          0.572    28.085    Ctrl/MC/shifter_in2[0]
    SLICE_X13Y16         LUT5 (Prop_lut5_I3_O)        0.124    28.209 r  Ctrl/MC/temp[0]_i_38/O
                         net (fo=1, routed)           0.406    28.615    DP/E_write/FSM_sequential_state_reg[0]_15
    SLICE_X13Y18         LUT6 (Prop_lut6_I1_O)        0.124    28.739 f  DP/E_write/temp[0]_i_35/O
                         net (fo=1, routed)           0.151    28.891    Ctrl/States/FSM_sequential_state_reg[1]_12
    SLICE_X13Y18         LUT6 (Prop_lut6_I5_O)        0.124    29.015 r  Ctrl/States/temp[0]_i_31/O
                         net (fo=4, routed)           0.191    29.205    Ctrl/MC/FSM_sequential_state_reg[0]_4
    SLICE_X13Y18         LUT4 (Prop_lut4_I0_O)        0.124    29.329 r  Ctrl/MC/temp[31]_i_87/O
                         net (fo=119, routed)         0.763    30.092    Ctrl/States/FSM_sequential_state_reg[0]_5
    SLICE_X13Y19         LUT6 (Prop_lut6_I4_O)        0.124    30.216 r  Ctrl/States/temp[28]_i_38/O
                         net (fo=2, routed)           0.413    30.629    Ctrl/MC/FSM_sequential_state_reg[0]_77
    SLICE_X13Y20         LUT5 (Prop_lut5_I4_O)        0.124    30.753 r  Ctrl/MC/temp[28]_i_26/O
                         net (fo=3, routed)           0.421    31.175    Ctrl/MC/temp[28]_i_26_n_0
    SLICE_X15Y21         LUT6 (Prop_lut6_I0_O)        0.124    31.299 r  Ctrl/MC/temp[4]_i_16/O
                         net (fo=1, routed)           0.263    31.561    Ctrl/States/FSM_sequential_state_reg[0]_25
    SLICE_X15Y21         LUT5 (Prop_lut5_I0_O)        0.124    31.685 r  Ctrl/States/temp[4]_i_12/O
                         net (fo=3, routed)           0.307    31.992    Ctrl/MC/FSM_sequential_state_reg[1]_25[1]
    SLICE_X15Y22         LUT5 (Prop_lut5_I2_O)        0.124    32.116 r  Ctrl/MC/temp[31]_i_64/O
                         net (fo=73, routed)          0.504    32.620    Ctrl/MC/temp_reg[28]_0
    SLICE_X15Y23         LUT5 (Prop_lut5_I3_O)        0.124    32.744 r  Ctrl/MC/temp[2]_i_38/O
                         net (fo=1, routed)           0.302    33.047    Ctrl/MC/temp[2]_i_38_n_0
    SLICE_X14Y22         LUT5 (Prop_lut5_I2_O)        0.124    33.171 r  Ctrl/MC/temp[2]_i_33/O
                         net (fo=3, routed)           0.307    33.478    Ctrl/MC/E_0[1]
    SLICE_X13Y22         LUT5 (Prop_lut5_I2_O)        0.124    33.602 r  Ctrl/MC/temp[31]_i_77/O
                         net (fo=105, routed)         0.607    34.208    Ctrl/States/shifter_in2[1]
    SLICE_X10Y22         LUT5 (Prop_lut5_I1_O)        0.124    34.332 r  Ctrl/States/temp[30]_i_41/O
                         net (fo=2, routed)           0.870    35.202    Ctrl/States/temp[30]_i_41_n_0
    SLICE_X11Y23         LUT3 (Prop_lut3_I0_O)        0.124    35.326 r  Ctrl/States/temp[22]_i_22/O
                         net (fo=2, routed)           0.643    35.969    Ctrl/MC/FSM_sequential_state_reg[0]_75
    SLICE_X11Y23         LUT5 (Prop_lut5_I0_O)        0.124    36.093 r  Ctrl/MC/temp[6]_i_18/O
                         net (fo=1, routed)           0.684    36.777    Ctrl/MC/temp[6]_i_18_n_0
    SLICE_X12Y18         LUT5 (Prop_lut5_I2_O)        0.124    36.901 r  Ctrl/MC/temp[6]_i_13/O
                         net (fo=2, routed)           0.612    37.513    DP/Asrc2_mux/E_0[5]
    SLICE_X9Y17          LUT6 (Prop_lut6_I5_O)        0.124    37.637 r  DP/Asrc2_mux/temp[6]_i_11/O
                         net (fo=1, routed)           0.149    37.786    DP/Asrc2_mux/temp[6]_i_11_n_0
    SLICE_X9Y17          LUT3 (Prop_lut3_I1_O)        0.124    37.910 r  DP/Asrc2_mux/temp[6]_i_7/O
                         net (fo=10, routed)          0.911    38.821    Ctrl/MC/FSM_sequential_state_reg[0]_3[5]
    SLICE_X2Y19          LUT4 (Prop_lut4_I3_O)        0.124    38.945 r  Ctrl/MC/temp[7]_i_36/O
                         net (fo=1, routed)           0.000    38.945    Ctrl/States/temp_reg[6]_0[1]
    SLICE_X2Y19          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    39.325 r  Ctrl/States/temp_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    39.325    Ctrl/States/temp_reg[7]_i_9_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.442 r  Ctrl/States/temp_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    39.442    Ctrl/States/temp_reg[11]_i_9_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.559 r  Ctrl/States/temp_reg[15]_i_9/CO[3]
                         net (fo=1, routed)           0.000    39.559    Ctrl/States/temp_reg[15]_i_9_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.676 r  Ctrl/States/temp_reg[19]_i_9/CO[3]
                         net (fo=1, routed)           0.000    39.676    Ctrl/States/temp_reg[19]_i_9_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.793 r  Ctrl/States/temp_reg[23]_i_9/CO[3]
                         net (fo=1, routed)           0.000    39.793    Ctrl/States/temp_reg[23]_i_9_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.910 r  Ctrl/States/temp_reg[26]_i_9/CO[3]
                         net (fo=1, routed)           0.009    39.919    Ctrl/States/temp_reg[26]_i_9_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    40.234 r  Ctrl/States/temp_reg[31]_i_10/O[3]
                         net (fo=3, routed)           0.727    40.960    Ctrl/Acontrol/temp_reg[30][30]
    SLICE_X6Y26          LUT6 (Prop_lut6_I2_O)        0.307    41.267 f  Ctrl/Acontrol/temp[31]_i_5/O
                         net (fo=2, routed)           0.314    41.581    Ctrl/Acontrol/temp[31]_i_5_n_0
    SLICE_X6Y27          LUT5 (Prop_lut5_I0_O)        0.124    41.705 r  Ctrl/Acontrol/temp[31]_i_3/O
                         net (fo=1, routed)           0.000    41.705    Ctrl/Acontrol/temp[31]_i_3_n_0
    SLICE_X6Y27          MUXF7 (Prop_muxf7_I0_O)      0.209    41.914 r  Ctrl/Acontrol/temp_reg[31]_i_2/O
                         net (fo=5, routed)           0.590    42.504    Ctrl/MC/temp_reg[31]_2[0]
    SLICE_X6Y29          LUT5 (Prop_lut5_I0_O)        0.297    42.801 r  Ctrl/MC/p_reg_i_17/O
                         net (fo=1, routed)           0.307    43.108    DP/F_write/C_new
    SLICE_X6Y28          LUT3 (Prop_lut3_I2_O)        0.124    43.232 r  DP/F_write/p_reg_i_13/O
                         net (fo=7, routed)           1.053    44.286    Ctrl/MC/F_out_tmp[2]
    SLICE_X4Y18          LUT4 (Prop_lut4_I3_O)        0.124    44.410 r  Ctrl/MC/temp[0]_i_25/O
                         net (fo=1, routed)           0.000    44.410    Ctrl/MC/temp[0]_i_25_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    44.942 r  Ctrl/MC/temp_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000    44.942    Ctrl/States/temp_reg[3]_1[0]
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.056 r  Ctrl/States/temp_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000    45.056    Ctrl/States/temp_reg[7]_i_7_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.170 r  Ctrl/States/temp_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.170    Ctrl/States/temp_reg[11]_i_13_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.284 r  Ctrl/States/temp_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    45.284    Ctrl/States/temp_reg[15]_i_7_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.398 r  Ctrl/States/temp_reg[19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.398    Ctrl/States/temp_reg[19]_i_13_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.512 r  Ctrl/States/temp_reg[23]_i_7/CO[3]
                         net (fo=1, routed)           0.000    45.512    Ctrl/States/temp_reg[23]_i_7_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.626 r  Ctrl/States/temp_reg[26]_i_7/CO[3]
                         net (fo=1, routed)           0.009    45.635    Ctrl/States/temp_reg[26]_i_7_n_0
    SLICE_X4Y25          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    45.857 r  Ctrl/States/temp_reg[31]_i_17/O[0]
                         net (fo=1, routed)           0.796    46.653    Ctrl/Acontrol/data6[28]
    SLICE_X2Y30          LUT6 (Prop_lut6_I1_O)        0.299    46.952 r  Ctrl/Acontrol/temp[28]_i_7/O
                         net (fo=1, routed)           0.165    47.117    Ctrl/Acontrol/temp[28]_i_7_n_0
    SLICE_X2Y30          LUT6 (Prop_lut6_I0_O)        0.124    47.241 r  Ctrl/Acontrol/temp[28]_i_3/O
                         net (fo=2, routed)           0.000    47.241    Ctrl/Acontrol/temp[28]_i_3_n_0
    SLICE_X2Y30          MUXF7 (Prop_muxf7_I1_O)      0.214    47.455 r  Ctrl/Acontrol/temp_reg[28]_i_1/O
                         net (fo=2, routed)           0.301    47.756    Ctrl/States/temp_reg[31]_4[28]
    SLICE_X1Y30          LUT6 (Prop_lut6_I5_O)        0.297    48.053 r  Ctrl/States/registers[0][28]_i_3/O
                         net (fo=2, routed)           0.572    48.625    DP/M2r_mux/RES[28]
    SLICE_X0Y25          LUT6 (Prop_lut6_I0_O)        0.124    48.749 r  DP/M2r_mux/registers[0][28]_i_2/O
                         net (fo=1, routed)           0.317    49.067    DP/M2r_mux/registers[0][28]_i_2_n_0
    SLICE_X1Y24          LUT3 (Prop_lut3_I1_O)        0.124    49.191 r  DP/M2r_mux/registers[0][28]_i_1/O
                         net (fo=16, routed)          0.799    49.989    DP/Reg/wr_data[28]
    SLICE_X1Y26          FDRE                                         r  DP/Reg/registers_reg[1][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.504    14.845    DP/Reg/CLK
    SLICE_X1Y26          FDRE                                         r  DP/Reg/registers_reg[1][28]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X1Y26          FDRE (Setup_fdre_C_D)       -0.058    15.012    DP/Reg/registers_reg[1][28]
  -------------------------------------------------------------------
                         required time                         15.012    
                         arrival time                         -49.989    
  -------------------------------------------------------------------
                         slack                                -34.977    

Slack (VIOLATED) :        -34.971ns  (required time - arrival time)
  Source:                 Ctrl/States/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DP/Reg/registers_reg[12][13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        44.854ns  (logic 16.653ns (37.127%)  route 28.201ns (62.873%))
  Logic Levels:           75  (CARRY4=12 DSP48E1=1 LUT2=1 LUT3=8 LUT4=6 LUT5=20 LUT6=21 MUXF7=4 MUXF8=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.566     5.087    Ctrl/States/CLK
    SLICE_X10Y11         FDRE                                         r  Ctrl/States/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  Ctrl/States/FSM_sequential_state_reg[1]/Q
                         net (fo=194, routed)         0.870     6.475    DP/IR_write/out[1]
    SLICE_X11Y9          LUT5 (Prop_lut5_I1_O)        0.124     6.599 r  DP/IR_write/temp[1]_i_16/O
                         net (fo=6, routed)           0.619     7.217    DP/Rsrc2_mux/result[1]
    SLICE_X13Y11         LUT3 (Prop_lut3_I2_O)        0.124     7.341 r  DP/Rsrc2_mux/t_i_262/O
                         net (fo=128, routed)         0.900     8.241    DP/Reg/rad2_in[1]
    SLICE_X12Y12         LUT6 (Prop_lut6_I2_O)        0.124     8.365 r  DP/Reg/t_i_224/O
                         net (fo=1, routed)           0.000     8.365    DP/Reg/t_i_224_n_0
    SLICE_X12Y12         MUXF7 (Prop_muxf7_I1_O)      0.214     8.579 r  DP/Reg/t_i_112/O
                         net (fo=1, routed)           0.000     8.579    DP/Reg/t_i_112_n_0
    SLICE_X12Y12         MUXF8 (Prop_muxf8_I1_O)      0.088     8.667 r  DP/Reg/t_i_56/O
                         net (fo=2, routed)           0.304     8.971    Ctrl/States/rd2_outt[9]
    SLICE_X15Y12         LUT3 (Prop_lut3_I2_O)        0.319     9.290 r  Ctrl/States/t__0_i_8/O
                         net (fo=12, routed)          0.434     9.724    DP/Mult/B[9]
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_A[9]_P[0])
                                                      3.841    13.565 f  DP/Mult/t__0/P[0]
                         net (fo=1, routed)           0.784    14.349    DP/Asrc2_mux/P[0]
    SLICE_X9Y14          LUT6 (Prop_lut6_I3_O)        0.124    14.473 f  DP/Asrc2_mux/temp[0]_i_12/O
                         net (fo=1, routed)           0.149    14.622    DP/Asrc2_mux/temp[0]_i_12_n_0
    SLICE_X9Y14          LUT2 (Prop_lut2_I1_O)        0.124    14.746 r  DP/Asrc2_mux/temp[0]_i_7/O
                         net (fo=9, routed)           0.636    15.382    Ctrl/MC/t__0
    SLICE_X8Y16          LUT4 (Prop_lut4_I0_O)        0.124    15.506 r  Ctrl/MC/temp[2]_i_19/O
                         net (fo=1, routed)           0.000    15.506    Ctrl/MC/temp[2]_i_19_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    16.114 f  Ctrl/MC/temp_reg[2]_i_9/O[3]
                         net (fo=1, routed)           0.306    16.420    Ctrl/Acontrol/data3[3]
    SLICE_X8Y15          LUT6 (Prop_lut6_I0_O)        0.307    16.727 f  Ctrl/Acontrol/temp[3]_i_4/O
                         net (fo=1, routed)           0.303    17.030    Ctrl/Acontrol/temp[3]_i_4_n_0
    SLICE_X8Y14          LUT5 (Prop_lut5_I0_O)        0.124    17.154 f  Ctrl/Acontrol/temp[3]_i_2/O
                         net (fo=1, routed)           0.000    17.154    Ctrl/Acontrol/temp[3]_i_2_n_0
    SLICE_X8Y14          MUXF7 (Prop_muxf7_I0_O)      0.209    17.363 f  Ctrl/Acontrol/temp_reg[3]_i_1/O
                         net (fo=3, routed)           0.504    17.867    Ctrl/States/temp_reg[31]_4[3]
    SLICE_X13Y13         LUT6 (Prop_lut6_I4_O)        0.297    18.164 f  Ctrl/States/registers[0][3]_i_3/O
                         net (fo=3, routed)           0.414    18.577    Ctrl/States/RES[3]
    SLICE_X13Y13         LUT5 (Prop_lut5_I1_O)        0.124    18.701 r  Ctrl/States/inscd_reg[2]_i_16/O
                         net (fo=1, routed)           0.151    18.853    DP/PC_write/temp_reg[3]_0
    SLICE_X13Y13         LUT6 (Prop_lut6_I2_O)        0.124    18.977 r  DP/PC_write/inscd_reg[2]_i_15/O
                         net (fo=1, routed)           0.154    19.131    DP/PC_write/inscd_reg[2]_i_15_n_0
    SLICE_X13Y13         LUT6 (Prop_lut6_I2_O)        0.124    19.255 r  DP/PC_write/inscd_reg[2]_i_14/O
                         net (fo=1, routed)           0.302    19.557    DP/PC_write/inscd_reg[2]_i_14_n_0
    SLICE_X12Y14         LUT4 (Prop_lut4_I0_O)        0.124    19.681 r  DP/PC_write/inscd_reg[2]_i_11/O
                         net (fo=12, routed)          0.203    19.884    Ctrl/States/temp_reg[8]_5
    SLICE_X12Y14         LUT6 (Prop_lut6_I5_O)        0.124    20.008 r  Ctrl/States/temp[2]_i_32/O
                         net (fo=5, routed)           0.456    20.464    Ctrl/MC/FSM_sequential_state_reg[2]_1
    SLICE_X12Y15         LUT3 (Prop_lut3_I2_O)        0.124    20.588 r  Ctrl/MC/Rsrc2_mux/t_i_132/O
                         net (fo=64, routed)          0.830    21.418    DP/Reg/FSM_sequential_state_reg[2]_2[0]
    SLICE_X13Y12         MUXF7 (Prop_muxf7_S_O)       0.276    21.694 r  DP/Reg/t_i_100/O
                         net (fo=1, routed)           0.000    21.694    DP/Reg/t_i_100_n_0
    SLICE_X13Y12         MUXF8 (Prop_muxf8_I1_O)      0.094    21.788 r  DP/Reg/t_i_50/O
                         net (fo=2, routed)           0.646    22.434    Ctrl/States/rd2_outt[15]
    SLICE_X15Y17         LUT3 (Prop_lut3_I2_O)        0.316    22.750 r  Ctrl/States/t__0_i_2/O
                         net (fo=12, routed)          0.468    23.218    Ctrl/States/t__1_1
    SLICE_X15Y17         LUT4 (Prop_lut4_I2_O)        0.124    23.342 r  Ctrl/States/temp[31]_i_101/O
                         net (fo=1, routed)           0.471    23.812    Ctrl/States/temp[31]_i_101_n_0
    SLICE_X14Y16         LUT6 (Prop_lut6_I5_O)        0.124    23.936 r  Ctrl/States/temp[31]_i_82/O
                         net (fo=4, routed)           0.328    24.264    Ctrl/States/temp[31]_i_82_n_0
    SLICE_X14Y17         LUT6 (Prop_lut6_I0_O)        0.124    24.388 r  Ctrl/States/temp[19]_i_66/O
                         net (fo=3, routed)           0.301    24.689    Ctrl/States/temp_reg[19]
    SLICE_X14Y17         LUT6 (Prop_lut6_I3_O)        0.124    24.813 r  Ctrl/States/temp[3]_i_15/O
                         net (fo=1, routed)           0.293    25.106    Ctrl/States/temp[3]_i_15_n_0
    SLICE_X15Y15         LUT5 (Prop_lut5_I0_O)        0.124    25.230 r  Ctrl/States/temp[3]_i_11/O
                         net (fo=3, routed)           0.179    25.410    Ctrl/MC/FSM_sequential_state_reg[1]_25[0]
    SLICE_X15Y15         LUT5 (Prop_lut5_I2_O)        0.124    25.534 r  Ctrl/MC/temp[29]_i_22/O
                         net (fo=101, routed)         0.595    26.129    Ctrl/MC/shifter_in2[2]
    SLICE_X12Y15         LUT6 (Prop_lut6_I5_O)        0.124    26.253 f  Ctrl/MC/temp[1]_i_22/O
                         net (fo=1, routed)           0.409    26.662    Ctrl/MC/temp[1]_i_22_n_0
    SLICE_X15Y16         LUT5 (Prop_lut5_I3_O)        0.124    26.786 f  Ctrl/MC/temp[1]_i_17/O
                         net (fo=1, routed)           0.149    26.935    Ctrl/MC/temp[1]_i_17_n_0
    SLICE_X15Y16         LUT5 (Prop_lut5_I0_O)        0.124    27.059 f  Ctrl/MC/temp[1]_i_12/O
                         net (fo=3, routed)           0.331    27.389    Ctrl/MC/E_0[0]
    SLICE_X12Y16         LUT5 (Prop_lut5_I2_O)        0.124    27.513 f  Ctrl/MC/temp[31]_i_88/O
                         net (fo=91, routed)          0.572    28.085    Ctrl/MC/shifter_in2[0]
    SLICE_X13Y16         LUT5 (Prop_lut5_I3_O)        0.124    28.209 r  Ctrl/MC/temp[0]_i_38/O
                         net (fo=1, routed)           0.406    28.615    DP/E_write/FSM_sequential_state_reg[0]_15
    SLICE_X13Y18         LUT6 (Prop_lut6_I1_O)        0.124    28.739 f  DP/E_write/temp[0]_i_35/O
                         net (fo=1, routed)           0.151    28.891    Ctrl/States/FSM_sequential_state_reg[1]_12
    SLICE_X13Y18         LUT6 (Prop_lut6_I5_O)        0.124    29.015 r  Ctrl/States/temp[0]_i_31/O
                         net (fo=4, routed)           0.191    29.205    Ctrl/MC/FSM_sequential_state_reg[0]_4
    SLICE_X13Y18         LUT4 (Prop_lut4_I0_O)        0.124    29.329 r  Ctrl/MC/temp[31]_i_87/O
                         net (fo=119, routed)         0.763    30.092    Ctrl/States/FSM_sequential_state_reg[0]_5
    SLICE_X13Y19         LUT6 (Prop_lut6_I4_O)        0.124    30.216 r  Ctrl/States/temp[28]_i_38/O
                         net (fo=2, routed)           0.413    30.629    Ctrl/MC/FSM_sequential_state_reg[0]_77
    SLICE_X13Y20         LUT5 (Prop_lut5_I4_O)        0.124    30.753 r  Ctrl/MC/temp[28]_i_26/O
                         net (fo=3, routed)           0.421    31.175    Ctrl/MC/temp[28]_i_26_n_0
    SLICE_X15Y21         LUT6 (Prop_lut6_I0_O)        0.124    31.299 r  Ctrl/MC/temp[4]_i_16/O
                         net (fo=1, routed)           0.263    31.561    Ctrl/States/FSM_sequential_state_reg[0]_25
    SLICE_X15Y21         LUT5 (Prop_lut5_I0_O)        0.124    31.685 r  Ctrl/States/temp[4]_i_12/O
                         net (fo=3, routed)           0.307    31.992    Ctrl/MC/FSM_sequential_state_reg[1]_25[1]
    SLICE_X15Y22         LUT5 (Prop_lut5_I2_O)        0.124    32.116 r  Ctrl/MC/temp[31]_i_64/O
                         net (fo=73, routed)          0.504    32.620    Ctrl/MC/temp_reg[28]_0
    SLICE_X15Y23         LUT5 (Prop_lut5_I3_O)        0.124    32.744 r  Ctrl/MC/temp[2]_i_38/O
                         net (fo=1, routed)           0.302    33.047    Ctrl/MC/temp[2]_i_38_n_0
    SLICE_X14Y22         LUT5 (Prop_lut5_I2_O)        0.124    33.171 r  Ctrl/MC/temp[2]_i_33/O
                         net (fo=3, routed)           0.307    33.478    Ctrl/MC/E_0[1]
    SLICE_X13Y22         LUT5 (Prop_lut5_I2_O)        0.124    33.602 r  Ctrl/MC/temp[31]_i_77/O
                         net (fo=105, routed)         0.607    34.208    Ctrl/States/shifter_in2[1]
    SLICE_X10Y22         LUT5 (Prop_lut5_I1_O)        0.124    34.332 r  Ctrl/States/temp[30]_i_41/O
                         net (fo=2, routed)           0.870    35.202    Ctrl/States/temp[30]_i_41_n_0
    SLICE_X11Y23         LUT3 (Prop_lut3_I0_O)        0.124    35.326 r  Ctrl/States/temp[22]_i_22/O
                         net (fo=2, routed)           0.643    35.969    Ctrl/MC/FSM_sequential_state_reg[0]_75
    SLICE_X11Y23         LUT5 (Prop_lut5_I0_O)        0.124    36.093 r  Ctrl/MC/temp[6]_i_18/O
                         net (fo=1, routed)           0.684    36.777    Ctrl/MC/temp[6]_i_18_n_0
    SLICE_X12Y18         LUT5 (Prop_lut5_I2_O)        0.124    36.901 r  Ctrl/MC/temp[6]_i_13/O
                         net (fo=2, routed)           0.612    37.513    DP/Asrc2_mux/E_0[5]
    SLICE_X9Y17          LUT6 (Prop_lut6_I5_O)        0.124    37.637 r  DP/Asrc2_mux/temp[6]_i_11/O
                         net (fo=1, routed)           0.149    37.786    DP/Asrc2_mux/temp[6]_i_11_n_0
    SLICE_X9Y17          LUT3 (Prop_lut3_I1_O)        0.124    37.910 r  DP/Asrc2_mux/temp[6]_i_7/O
                         net (fo=10, routed)          0.911    38.821    Ctrl/MC/FSM_sequential_state_reg[0]_3[5]
    SLICE_X2Y19          LUT4 (Prop_lut4_I3_O)        0.124    38.945 r  Ctrl/MC/temp[7]_i_36/O
                         net (fo=1, routed)           0.000    38.945    Ctrl/States/temp_reg[6]_0[1]
    SLICE_X2Y19          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    39.325 r  Ctrl/States/temp_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    39.325    Ctrl/States/temp_reg[7]_i_9_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.442 r  Ctrl/States/temp_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    39.442    Ctrl/States/temp_reg[11]_i_9_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.559 r  Ctrl/States/temp_reg[15]_i_9/CO[3]
                         net (fo=1, routed)           0.000    39.559    Ctrl/States/temp_reg[15]_i_9_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.676 r  Ctrl/States/temp_reg[19]_i_9/CO[3]
                         net (fo=1, routed)           0.000    39.676    Ctrl/States/temp_reg[19]_i_9_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.793 r  Ctrl/States/temp_reg[23]_i_9/CO[3]
                         net (fo=1, routed)           0.000    39.793    Ctrl/States/temp_reg[23]_i_9_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.910 r  Ctrl/States/temp_reg[26]_i_9/CO[3]
                         net (fo=1, routed)           0.009    39.919    Ctrl/States/temp_reg[26]_i_9_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    40.234 r  Ctrl/States/temp_reg[31]_i_10/O[3]
                         net (fo=3, routed)           0.727    40.960    Ctrl/Acontrol/temp_reg[30][30]
    SLICE_X6Y26          LUT6 (Prop_lut6_I2_O)        0.307    41.267 f  Ctrl/Acontrol/temp[31]_i_5/O
                         net (fo=2, routed)           0.314    41.581    Ctrl/Acontrol/temp[31]_i_5_n_0
    SLICE_X6Y27          LUT5 (Prop_lut5_I0_O)        0.124    41.705 r  Ctrl/Acontrol/temp[31]_i_3/O
                         net (fo=1, routed)           0.000    41.705    Ctrl/Acontrol/temp[31]_i_3_n_0
    SLICE_X6Y27          MUXF7 (Prop_muxf7_I0_O)      0.209    41.914 r  Ctrl/Acontrol/temp_reg[31]_i_2/O
                         net (fo=5, routed)           0.590    42.504    Ctrl/MC/temp_reg[31]_2[0]
    SLICE_X6Y29          LUT5 (Prop_lut5_I0_O)        0.297    42.801 r  Ctrl/MC/p_reg_i_17/O
                         net (fo=1, routed)           0.307    43.108    DP/F_write/C_new
    SLICE_X6Y28          LUT3 (Prop_lut3_I2_O)        0.124    43.232 r  DP/F_write/p_reg_i_13/O
                         net (fo=7, routed)           1.053    44.286    Ctrl/MC/F_out_tmp[2]
    SLICE_X4Y18          LUT4 (Prop_lut4_I3_O)        0.124    44.410 r  Ctrl/MC/temp[0]_i_25/O
                         net (fo=1, routed)           0.000    44.410    Ctrl/MC/temp[0]_i_25_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    44.942 r  Ctrl/MC/temp_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000    44.942    Ctrl/States/temp_reg[3]_1[0]
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.056 r  Ctrl/States/temp_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000    45.056    Ctrl/States/temp_reg[7]_i_7_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.170 r  Ctrl/States/temp_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.170    Ctrl/States/temp_reg[11]_i_13_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    45.504 r  Ctrl/States/temp_reg[15]_i_7/O[1]
                         net (fo=1, routed)           1.015    46.518    Ctrl/Acontrol/data6[13]
    SLICE_X4Y15          LUT6 (Prop_lut6_I1_O)        0.303    46.821 r  Ctrl/Acontrol/temp[13]_i_2/O
                         net (fo=1, routed)           0.416    47.237    Ctrl/Acontrol/temp[13]_i_2_n_0
    SLICE_X4Y16          LUT6 (Prop_lut6_I1_O)        0.124    47.361 r  Ctrl/Acontrol/temp[13]_i_1/O
                         net (fo=3, routed)           0.749    48.110    Ctrl/States/temp_reg[31]_4[13]
    SLICE_X8Y11          LUT6 (Prop_lut6_I5_O)        0.124    48.234 r  Ctrl/States/registers[0][13]_i_3/O
                         net (fo=2, routed)           0.172    48.406    DP/M2r_mux/RES[13]
    SLICE_X8Y11          LUT6 (Prop_lut6_I0_O)        0.124    48.530 r  DP/M2r_mux/registers[0][13]_i_2/O
                         net (fo=1, routed)           0.571    49.101    DP/M2r_mux/registers[0][13]_i_2_n_0
    SLICE_X9Y10          LUT3 (Prop_lut3_I1_O)        0.124    49.225 r  DP/M2r_mux/registers[0][13]_i_1/O
                         net (fo=17, routed)          0.717    49.941    DP/Reg/wr_data[13]
    SLICE_X11Y7          FDRE                                         r  DP/Reg/registers_reg[12][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.450    14.791    DP/Reg/CLK
    SLICE_X11Y7          FDRE                                         r  DP/Reg/registers_reg[12][13]/C
                         clock pessimism              0.273    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X11Y7          FDRE (Setup_fdre_C_D)       -0.058    14.971    DP/Reg/registers_reg[12][13]
  -------------------------------------------------------------------
                         required time                         14.971    
                         arrival time                         -49.941    
  -------------------------------------------------------------------
                         slack                                -34.971    

Slack (VIOLATED) :        -34.963ns  (required time - arrival time)
  Source:                 Ctrl/States/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DP/Reg/registers_reg[15][13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        44.847ns  (logic 16.653ns (37.133%)  route 28.193ns (62.867%))
  Logic Levels:           75  (CARRY4=12 DSP48E1=1 LUT2=1 LUT3=8 LUT4=6 LUT5=20 LUT6=21 MUXF7=4 MUXF8=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.566     5.087    Ctrl/States/CLK
    SLICE_X10Y11         FDRE                                         r  Ctrl/States/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  Ctrl/States/FSM_sequential_state_reg[1]/Q
                         net (fo=194, routed)         0.870     6.475    DP/IR_write/out[1]
    SLICE_X11Y9          LUT5 (Prop_lut5_I1_O)        0.124     6.599 r  DP/IR_write/temp[1]_i_16/O
                         net (fo=6, routed)           0.619     7.217    DP/Rsrc2_mux/result[1]
    SLICE_X13Y11         LUT3 (Prop_lut3_I2_O)        0.124     7.341 r  DP/Rsrc2_mux/t_i_262/O
                         net (fo=128, routed)         0.900     8.241    DP/Reg/rad2_in[1]
    SLICE_X12Y12         LUT6 (Prop_lut6_I2_O)        0.124     8.365 r  DP/Reg/t_i_224/O
                         net (fo=1, routed)           0.000     8.365    DP/Reg/t_i_224_n_0
    SLICE_X12Y12         MUXF7 (Prop_muxf7_I1_O)      0.214     8.579 r  DP/Reg/t_i_112/O
                         net (fo=1, routed)           0.000     8.579    DP/Reg/t_i_112_n_0
    SLICE_X12Y12         MUXF8 (Prop_muxf8_I1_O)      0.088     8.667 r  DP/Reg/t_i_56/O
                         net (fo=2, routed)           0.304     8.971    Ctrl/States/rd2_outt[9]
    SLICE_X15Y12         LUT3 (Prop_lut3_I2_O)        0.319     9.290 r  Ctrl/States/t__0_i_8/O
                         net (fo=12, routed)          0.434     9.724    DP/Mult/B[9]
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_A[9]_P[0])
                                                      3.841    13.565 f  DP/Mult/t__0/P[0]
                         net (fo=1, routed)           0.784    14.349    DP/Asrc2_mux/P[0]
    SLICE_X9Y14          LUT6 (Prop_lut6_I3_O)        0.124    14.473 f  DP/Asrc2_mux/temp[0]_i_12/O
                         net (fo=1, routed)           0.149    14.622    DP/Asrc2_mux/temp[0]_i_12_n_0
    SLICE_X9Y14          LUT2 (Prop_lut2_I1_O)        0.124    14.746 r  DP/Asrc2_mux/temp[0]_i_7/O
                         net (fo=9, routed)           0.636    15.382    Ctrl/MC/t__0
    SLICE_X8Y16          LUT4 (Prop_lut4_I0_O)        0.124    15.506 r  Ctrl/MC/temp[2]_i_19/O
                         net (fo=1, routed)           0.000    15.506    Ctrl/MC/temp[2]_i_19_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    16.114 f  Ctrl/MC/temp_reg[2]_i_9/O[3]
                         net (fo=1, routed)           0.306    16.420    Ctrl/Acontrol/data3[3]
    SLICE_X8Y15          LUT6 (Prop_lut6_I0_O)        0.307    16.727 f  Ctrl/Acontrol/temp[3]_i_4/O
                         net (fo=1, routed)           0.303    17.030    Ctrl/Acontrol/temp[3]_i_4_n_0
    SLICE_X8Y14          LUT5 (Prop_lut5_I0_O)        0.124    17.154 f  Ctrl/Acontrol/temp[3]_i_2/O
                         net (fo=1, routed)           0.000    17.154    Ctrl/Acontrol/temp[3]_i_2_n_0
    SLICE_X8Y14          MUXF7 (Prop_muxf7_I0_O)      0.209    17.363 f  Ctrl/Acontrol/temp_reg[3]_i_1/O
                         net (fo=3, routed)           0.504    17.867    Ctrl/States/temp_reg[31]_4[3]
    SLICE_X13Y13         LUT6 (Prop_lut6_I4_O)        0.297    18.164 f  Ctrl/States/registers[0][3]_i_3/O
                         net (fo=3, routed)           0.414    18.577    Ctrl/States/RES[3]
    SLICE_X13Y13         LUT5 (Prop_lut5_I1_O)        0.124    18.701 r  Ctrl/States/inscd_reg[2]_i_16/O
                         net (fo=1, routed)           0.151    18.853    DP/PC_write/temp_reg[3]_0
    SLICE_X13Y13         LUT6 (Prop_lut6_I2_O)        0.124    18.977 r  DP/PC_write/inscd_reg[2]_i_15/O
                         net (fo=1, routed)           0.154    19.131    DP/PC_write/inscd_reg[2]_i_15_n_0
    SLICE_X13Y13         LUT6 (Prop_lut6_I2_O)        0.124    19.255 r  DP/PC_write/inscd_reg[2]_i_14/O
                         net (fo=1, routed)           0.302    19.557    DP/PC_write/inscd_reg[2]_i_14_n_0
    SLICE_X12Y14         LUT4 (Prop_lut4_I0_O)        0.124    19.681 r  DP/PC_write/inscd_reg[2]_i_11/O
                         net (fo=12, routed)          0.203    19.884    Ctrl/States/temp_reg[8]_5
    SLICE_X12Y14         LUT6 (Prop_lut6_I5_O)        0.124    20.008 r  Ctrl/States/temp[2]_i_32/O
                         net (fo=5, routed)           0.456    20.464    Ctrl/MC/FSM_sequential_state_reg[2]_1
    SLICE_X12Y15         LUT3 (Prop_lut3_I2_O)        0.124    20.588 r  Ctrl/MC/Rsrc2_mux/t_i_132/O
                         net (fo=64, routed)          0.830    21.418    DP/Reg/FSM_sequential_state_reg[2]_2[0]
    SLICE_X13Y12         MUXF7 (Prop_muxf7_S_O)       0.276    21.694 r  DP/Reg/t_i_100/O
                         net (fo=1, routed)           0.000    21.694    DP/Reg/t_i_100_n_0
    SLICE_X13Y12         MUXF8 (Prop_muxf8_I1_O)      0.094    21.788 r  DP/Reg/t_i_50/O
                         net (fo=2, routed)           0.646    22.434    Ctrl/States/rd2_outt[15]
    SLICE_X15Y17         LUT3 (Prop_lut3_I2_O)        0.316    22.750 r  Ctrl/States/t__0_i_2/O
                         net (fo=12, routed)          0.468    23.218    Ctrl/States/t__1_1
    SLICE_X15Y17         LUT4 (Prop_lut4_I2_O)        0.124    23.342 r  Ctrl/States/temp[31]_i_101/O
                         net (fo=1, routed)           0.471    23.812    Ctrl/States/temp[31]_i_101_n_0
    SLICE_X14Y16         LUT6 (Prop_lut6_I5_O)        0.124    23.936 r  Ctrl/States/temp[31]_i_82/O
                         net (fo=4, routed)           0.328    24.264    Ctrl/States/temp[31]_i_82_n_0
    SLICE_X14Y17         LUT6 (Prop_lut6_I0_O)        0.124    24.388 r  Ctrl/States/temp[19]_i_66/O
                         net (fo=3, routed)           0.301    24.689    Ctrl/States/temp_reg[19]
    SLICE_X14Y17         LUT6 (Prop_lut6_I3_O)        0.124    24.813 r  Ctrl/States/temp[3]_i_15/O
                         net (fo=1, routed)           0.293    25.106    Ctrl/States/temp[3]_i_15_n_0
    SLICE_X15Y15         LUT5 (Prop_lut5_I0_O)        0.124    25.230 r  Ctrl/States/temp[3]_i_11/O
                         net (fo=3, routed)           0.179    25.410    Ctrl/MC/FSM_sequential_state_reg[1]_25[0]
    SLICE_X15Y15         LUT5 (Prop_lut5_I2_O)        0.124    25.534 r  Ctrl/MC/temp[29]_i_22/O
                         net (fo=101, routed)         0.595    26.129    Ctrl/MC/shifter_in2[2]
    SLICE_X12Y15         LUT6 (Prop_lut6_I5_O)        0.124    26.253 f  Ctrl/MC/temp[1]_i_22/O
                         net (fo=1, routed)           0.409    26.662    Ctrl/MC/temp[1]_i_22_n_0
    SLICE_X15Y16         LUT5 (Prop_lut5_I3_O)        0.124    26.786 f  Ctrl/MC/temp[1]_i_17/O
                         net (fo=1, routed)           0.149    26.935    Ctrl/MC/temp[1]_i_17_n_0
    SLICE_X15Y16         LUT5 (Prop_lut5_I0_O)        0.124    27.059 f  Ctrl/MC/temp[1]_i_12/O
                         net (fo=3, routed)           0.331    27.389    Ctrl/MC/E_0[0]
    SLICE_X12Y16         LUT5 (Prop_lut5_I2_O)        0.124    27.513 f  Ctrl/MC/temp[31]_i_88/O
                         net (fo=91, routed)          0.572    28.085    Ctrl/MC/shifter_in2[0]
    SLICE_X13Y16         LUT5 (Prop_lut5_I3_O)        0.124    28.209 r  Ctrl/MC/temp[0]_i_38/O
                         net (fo=1, routed)           0.406    28.615    DP/E_write/FSM_sequential_state_reg[0]_15
    SLICE_X13Y18         LUT6 (Prop_lut6_I1_O)        0.124    28.739 f  DP/E_write/temp[0]_i_35/O
                         net (fo=1, routed)           0.151    28.891    Ctrl/States/FSM_sequential_state_reg[1]_12
    SLICE_X13Y18         LUT6 (Prop_lut6_I5_O)        0.124    29.015 r  Ctrl/States/temp[0]_i_31/O
                         net (fo=4, routed)           0.191    29.205    Ctrl/MC/FSM_sequential_state_reg[0]_4
    SLICE_X13Y18         LUT4 (Prop_lut4_I0_O)        0.124    29.329 r  Ctrl/MC/temp[31]_i_87/O
                         net (fo=119, routed)         0.763    30.092    Ctrl/States/FSM_sequential_state_reg[0]_5
    SLICE_X13Y19         LUT6 (Prop_lut6_I4_O)        0.124    30.216 r  Ctrl/States/temp[28]_i_38/O
                         net (fo=2, routed)           0.413    30.629    Ctrl/MC/FSM_sequential_state_reg[0]_77
    SLICE_X13Y20         LUT5 (Prop_lut5_I4_O)        0.124    30.753 r  Ctrl/MC/temp[28]_i_26/O
                         net (fo=3, routed)           0.421    31.175    Ctrl/MC/temp[28]_i_26_n_0
    SLICE_X15Y21         LUT6 (Prop_lut6_I0_O)        0.124    31.299 r  Ctrl/MC/temp[4]_i_16/O
                         net (fo=1, routed)           0.263    31.561    Ctrl/States/FSM_sequential_state_reg[0]_25
    SLICE_X15Y21         LUT5 (Prop_lut5_I0_O)        0.124    31.685 r  Ctrl/States/temp[4]_i_12/O
                         net (fo=3, routed)           0.307    31.992    Ctrl/MC/FSM_sequential_state_reg[1]_25[1]
    SLICE_X15Y22         LUT5 (Prop_lut5_I2_O)        0.124    32.116 r  Ctrl/MC/temp[31]_i_64/O
                         net (fo=73, routed)          0.504    32.620    Ctrl/MC/temp_reg[28]_0
    SLICE_X15Y23         LUT5 (Prop_lut5_I3_O)        0.124    32.744 r  Ctrl/MC/temp[2]_i_38/O
                         net (fo=1, routed)           0.302    33.047    Ctrl/MC/temp[2]_i_38_n_0
    SLICE_X14Y22         LUT5 (Prop_lut5_I2_O)        0.124    33.171 r  Ctrl/MC/temp[2]_i_33/O
                         net (fo=3, routed)           0.307    33.478    Ctrl/MC/E_0[1]
    SLICE_X13Y22         LUT5 (Prop_lut5_I2_O)        0.124    33.602 r  Ctrl/MC/temp[31]_i_77/O
                         net (fo=105, routed)         0.607    34.208    Ctrl/States/shifter_in2[1]
    SLICE_X10Y22         LUT5 (Prop_lut5_I1_O)        0.124    34.332 r  Ctrl/States/temp[30]_i_41/O
                         net (fo=2, routed)           0.870    35.202    Ctrl/States/temp[30]_i_41_n_0
    SLICE_X11Y23         LUT3 (Prop_lut3_I0_O)        0.124    35.326 r  Ctrl/States/temp[22]_i_22/O
                         net (fo=2, routed)           0.643    35.969    Ctrl/MC/FSM_sequential_state_reg[0]_75
    SLICE_X11Y23         LUT5 (Prop_lut5_I0_O)        0.124    36.093 r  Ctrl/MC/temp[6]_i_18/O
                         net (fo=1, routed)           0.684    36.777    Ctrl/MC/temp[6]_i_18_n_0
    SLICE_X12Y18         LUT5 (Prop_lut5_I2_O)        0.124    36.901 r  Ctrl/MC/temp[6]_i_13/O
                         net (fo=2, routed)           0.612    37.513    DP/Asrc2_mux/E_0[5]
    SLICE_X9Y17          LUT6 (Prop_lut6_I5_O)        0.124    37.637 r  DP/Asrc2_mux/temp[6]_i_11/O
                         net (fo=1, routed)           0.149    37.786    DP/Asrc2_mux/temp[6]_i_11_n_0
    SLICE_X9Y17          LUT3 (Prop_lut3_I1_O)        0.124    37.910 r  DP/Asrc2_mux/temp[6]_i_7/O
                         net (fo=10, routed)          0.911    38.821    Ctrl/MC/FSM_sequential_state_reg[0]_3[5]
    SLICE_X2Y19          LUT4 (Prop_lut4_I3_O)        0.124    38.945 r  Ctrl/MC/temp[7]_i_36/O
                         net (fo=1, routed)           0.000    38.945    Ctrl/States/temp_reg[6]_0[1]
    SLICE_X2Y19          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    39.325 r  Ctrl/States/temp_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    39.325    Ctrl/States/temp_reg[7]_i_9_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.442 r  Ctrl/States/temp_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    39.442    Ctrl/States/temp_reg[11]_i_9_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.559 r  Ctrl/States/temp_reg[15]_i_9/CO[3]
                         net (fo=1, routed)           0.000    39.559    Ctrl/States/temp_reg[15]_i_9_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.676 r  Ctrl/States/temp_reg[19]_i_9/CO[3]
                         net (fo=1, routed)           0.000    39.676    Ctrl/States/temp_reg[19]_i_9_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.793 r  Ctrl/States/temp_reg[23]_i_9/CO[3]
                         net (fo=1, routed)           0.000    39.793    Ctrl/States/temp_reg[23]_i_9_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.910 r  Ctrl/States/temp_reg[26]_i_9/CO[3]
                         net (fo=1, routed)           0.009    39.919    Ctrl/States/temp_reg[26]_i_9_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    40.234 r  Ctrl/States/temp_reg[31]_i_10/O[3]
                         net (fo=3, routed)           0.727    40.960    Ctrl/Acontrol/temp_reg[30][30]
    SLICE_X6Y26          LUT6 (Prop_lut6_I2_O)        0.307    41.267 f  Ctrl/Acontrol/temp[31]_i_5/O
                         net (fo=2, routed)           0.314    41.581    Ctrl/Acontrol/temp[31]_i_5_n_0
    SLICE_X6Y27          LUT5 (Prop_lut5_I0_O)        0.124    41.705 r  Ctrl/Acontrol/temp[31]_i_3/O
                         net (fo=1, routed)           0.000    41.705    Ctrl/Acontrol/temp[31]_i_3_n_0
    SLICE_X6Y27          MUXF7 (Prop_muxf7_I0_O)      0.209    41.914 r  Ctrl/Acontrol/temp_reg[31]_i_2/O
                         net (fo=5, routed)           0.590    42.504    Ctrl/MC/temp_reg[31]_2[0]
    SLICE_X6Y29          LUT5 (Prop_lut5_I0_O)        0.297    42.801 r  Ctrl/MC/p_reg_i_17/O
                         net (fo=1, routed)           0.307    43.108    DP/F_write/C_new
    SLICE_X6Y28          LUT3 (Prop_lut3_I2_O)        0.124    43.232 r  DP/F_write/p_reg_i_13/O
                         net (fo=7, routed)           1.053    44.286    Ctrl/MC/F_out_tmp[2]
    SLICE_X4Y18          LUT4 (Prop_lut4_I3_O)        0.124    44.410 r  Ctrl/MC/temp[0]_i_25/O
                         net (fo=1, routed)           0.000    44.410    Ctrl/MC/temp[0]_i_25_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    44.942 r  Ctrl/MC/temp_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000    44.942    Ctrl/States/temp_reg[3]_1[0]
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.056 r  Ctrl/States/temp_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000    45.056    Ctrl/States/temp_reg[7]_i_7_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.170 r  Ctrl/States/temp_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.170    Ctrl/States/temp_reg[11]_i_13_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    45.504 r  Ctrl/States/temp_reg[15]_i_7/O[1]
                         net (fo=1, routed)           1.015    46.518    Ctrl/Acontrol/data6[13]
    SLICE_X4Y15          LUT6 (Prop_lut6_I1_O)        0.303    46.821 r  Ctrl/Acontrol/temp[13]_i_2/O
                         net (fo=1, routed)           0.416    47.237    Ctrl/Acontrol/temp[13]_i_2_n_0
    SLICE_X4Y16          LUT6 (Prop_lut6_I1_O)        0.124    47.361 r  Ctrl/Acontrol/temp[13]_i_1/O
                         net (fo=3, routed)           0.749    48.110    Ctrl/States/temp_reg[31]_4[13]
    SLICE_X8Y11          LUT6 (Prop_lut6_I5_O)        0.124    48.234 r  Ctrl/States/registers[0][13]_i_3/O
                         net (fo=2, routed)           0.172    48.406    DP/M2r_mux/RES[13]
    SLICE_X8Y11          LUT6 (Prop_lut6_I0_O)        0.124    48.530 r  DP/M2r_mux/registers[0][13]_i_2/O
                         net (fo=1, routed)           0.571    49.101    DP/M2r_mux/registers[0][13]_i_2_n_0
    SLICE_X9Y10          LUT3 (Prop_lut3_I1_O)        0.124    49.225 r  DP/M2r_mux/registers[0][13]_i_1/O
                         net (fo=17, routed)          0.709    49.934    DP/Reg/wr_data[13]
    SLICE_X9Y10          FDCE                                         r  DP/Reg/registers_reg[15][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.448    14.789    DP/Reg/CLK
    SLICE_X9Y10          FDCE                                         r  DP/Reg/registers_reg[15][13]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X9Y10          FDCE (Setup_fdce_C_D)       -0.043    14.971    DP/Reg/registers_reg[15][13]
  -------------------------------------------------------------------
                         required time                         14.971    
                         arrival time                         -49.934    
  -------------------------------------------------------------------
                         slack                                -34.963    

Slack (VIOLATED) :        -34.962ns  (required time - arrival time)
  Source:                 Ctrl/States/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DP/Reg/registers_reg[13][24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        44.885ns  (logic 16.879ns (37.605%)  route 28.006ns (62.395%))
  Logic Levels:           78  (CARRY4=15 DSP48E1=1 LUT2=1 LUT3=8 LUT4=6 LUT5=20 LUT6=21 MUXF7=4 MUXF8=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.566     5.087    Ctrl/States/CLK
    SLICE_X10Y11         FDRE                                         r  Ctrl/States/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  Ctrl/States/FSM_sequential_state_reg[1]/Q
                         net (fo=194, routed)         0.870     6.475    DP/IR_write/out[1]
    SLICE_X11Y9          LUT5 (Prop_lut5_I1_O)        0.124     6.599 r  DP/IR_write/temp[1]_i_16/O
                         net (fo=6, routed)           0.619     7.217    DP/Rsrc2_mux/result[1]
    SLICE_X13Y11         LUT3 (Prop_lut3_I2_O)        0.124     7.341 r  DP/Rsrc2_mux/t_i_262/O
                         net (fo=128, routed)         0.900     8.241    DP/Reg/rad2_in[1]
    SLICE_X12Y12         LUT6 (Prop_lut6_I2_O)        0.124     8.365 r  DP/Reg/t_i_224/O
                         net (fo=1, routed)           0.000     8.365    DP/Reg/t_i_224_n_0
    SLICE_X12Y12         MUXF7 (Prop_muxf7_I1_O)      0.214     8.579 r  DP/Reg/t_i_112/O
                         net (fo=1, routed)           0.000     8.579    DP/Reg/t_i_112_n_0
    SLICE_X12Y12         MUXF8 (Prop_muxf8_I1_O)      0.088     8.667 r  DP/Reg/t_i_56/O
                         net (fo=2, routed)           0.304     8.971    Ctrl/States/rd2_outt[9]
    SLICE_X15Y12         LUT3 (Prop_lut3_I2_O)        0.319     9.290 r  Ctrl/States/t__0_i_8/O
                         net (fo=12, routed)          0.434     9.724    DP/Mult/B[9]
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_A[9]_P[0])
                                                      3.841    13.565 f  DP/Mult/t__0/P[0]
                         net (fo=1, routed)           0.784    14.349    DP/Asrc2_mux/P[0]
    SLICE_X9Y14          LUT6 (Prop_lut6_I3_O)        0.124    14.473 f  DP/Asrc2_mux/temp[0]_i_12/O
                         net (fo=1, routed)           0.149    14.622    DP/Asrc2_mux/temp[0]_i_12_n_0
    SLICE_X9Y14          LUT2 (Prop_lut2_I1_O)        0.124    14.746 r  DP/Asrc2_mux/temp[0]_i_7/O
                         net (fo=9, routed)           0.636    15.382    Ctrl/MC/t__0
    SLICE_X8Y16          LUT4 (Prop_lut4_I0_O)        0.124    15.506 r  Ctrl/MC/temp[2]_i_19/O
                         net (fo=1, routed)           0.000    15.506    Ctrl/MC/temp[2]_i_19_n_0
    SLICE_X8Y16          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    16.114 f  Ctrl/MC/temp_reg[2]_i_9/O[3]
                         net (fo=1, routed)           0.306    16.420    Ctrl/Acontrol/data3[3]
    SLICE_X8Y15          LUT6 (Prop_lut6_I0_O)        0.307    16.727 f  Ctrl/Acontrol/temp[3]_i_4/O
                         net (fo=1, routed)           0.303    17.030    Ctrl/Acontrol/temp[3]_i_4_n_0
    SLICE_X8Y14          LUT5 (Prop_lut5_I0_O)        0.124    17.154 f  Ctrl/Acontrol/temp[3]_i_2/O
                         net (fo=1, routed)           0.000    17.154    Ctrl/Acontrol/temp[3]_i_2_n_0
    SLICE_X8Y14          MUXF7 (Prop_muxf7_I0_O)      0.209    17.363 f  Ctrl/Acontrol/temp_reg[3]_i_1/O
                         net (fo=3, routed)           0.504    17.867    Ctrl/States/temp_reg[31]_4[3]
    SLICE_X13Y13         LUT6 (Prop_lut6_I4_O)        0.297    18.164 f  Ctrl/States/registers[0][3]_i_3/O
                         net (fo=3, routed)           0.414    18.577    Ctrl/States/RES[3]
    SLICE_X13Y13         LUT5 (Prop_lut5_I1_O)        0.124    18.701 r  Ctrl/States/inscd_reg[2]_i_16/O
                         net (fo=1, routed)           0.151    18.853    DP/PC_write/temp_reg[3]_0
    SLICE_X13Y13         LUT6 (Prop_lut6_I2_O)        0.124    18.977 r  DP/PC_write/inscd_reg[2]_i_15/O
                         net (fo=1, routed)           0.154    19.131    DP/PC_write/inscd_reg[2]_i_15_n_0
    SLICE_X13Y13         LUT6 (Prop_lut6_I2_O)        0.124    19.255 r  DP/PC_write/inscd_reg[2]_i_14/O
                         net (fo=1, routed)           0.302    19.557    DP/PC_write/inscd_reg[2]_i_14_n_0
    SLICE_X12Y14         LUT4 (Prop_lut4_I0_O)        0.124    19.681 r  DP/PC_write/inscd_reg[2]_i_11/O
                         net (fo=12, routed)          0.203    19.884    Ctrl/States/temp_reg[8]_5
    SLICE_X12Y14         LUT6 (Prop_lut6_I5_O)        0.124    20.008 r  Ctrl/States/temp[2]_i_32/O
                         net (fo=5, routed)           0.456    20.464    Ctrl/MC/FSM_sequential_state_reg[2]_1
    SLICE_X12Y15         LUT3 (Prop_lut3_I2_O)        0.124    20.588 r  Ctrl/MC/Rsrc2_mux/t_i_132/O
                         net (fo=64, routed)          0.830    21.418    DP/Reg/FSM_sequential_state_reg[2]_2[0]
    SLICE_X13Y12         MUXF7 (Prop_muxf7_S_O)       0.276    21.694 r  DP/Reg/t_i_100/O
                         net (fo=1, routed)           0.000    21.694    DP/Reg/t_i_100_n_0
    SLICE_X13Y12         MUXF8 (Prop_muxf8_I1_O)      0.094    21.788 r  DP/Reg/t_i_50/O
                         net (fo=2, routed)           0.646    22.434    Ctrl/States/rd2_outt[15]
    SLICE_X15Y17         LUT3 (Prop_lut3_I2_O)        0.316    22.750 r  Ctrl/States/t__0_i_2/O
                         net (fo=12, routed)          0.468    23.218    Ctrl/States/t__1_1
    SLICE_X15Y17         LUT4 (Prop_lut4_I2_O)        0.124    23.342 r  Ctrl/States/temp[31]_i_101/O
                         net (fo=1, routed)           0.471    23.812    Ctrl/States/temp[31]_i_101_n_0
    SLICE_X14Y16         LUT6 (Prop_lut6_I5_O)        0.124    23.936 r  Ctrl/States/temp[31]_i_82/O
                         net (fo=4, routed)           0.328    24.264    Ctrl/States/temp[31]_i_82_n_0
    SLICE_X14Y17         LUT6 (Prop_lut6_I0_O)        0.124    24.388 r  Ctrl/States/temp[19]_i_66/O
                         net (fo=3, routed)           0.301    24.689    Ctrl/States/temp_reg[19]
    SLICE_X14Y17         LUT6 (Prop_lut6_I3_O)        0.124    24.813 r  Ctrl/States/temp[3]_i_15/O
                         net (fo=1, routed)           0.293    25.106    Ctrl/States/temp[3]_i_15_n_0
    SLICE_X15Y15         LUT5 (Prop_lut5_I0_O)        0.124    25.230 r  Ctrl/States/temp[3]_i_11/O
                         net (fo=3, routed)           0.179    25.410    Ctrl/MC/FSM_sequential_state_reg[1]_25[0]
    SLICE_X15Y15         LUT5 (Prop_lut5_I2_O)        0.124    25.534 r  Ctrl/MC/temp[29]_i_22/O
                         net (fo=101, routed)         0.595    26.129    Ctrl/MC/shifter_in2[2]
    SLICE_X12Y15         LUT6 (Prop_lut6_I5_O)        0.124    26.253 f  Ctrl/MC/temp[1]_i_22/O
                         net (fo=1, routed)           0.409    26.662    Ctrl/MC/temp[1]_i_22_n_0
    SLICE_X15Y16         LUT5 (Prop_lut5_I3_O)        0.124    26.786 f  Ctrl/MC/temp[1]_i_17/O
                         net (fo=1, routed)           0.149    26.935    Ctrl/MC/temp[1]_i_17_n_0
    SLICE_X15Y16         LUT5 (Prop_lut5_I0_O)        0.124    27.059 f  Ctrl/MC/temp[1]_i_12/O
                         net (fo=3, routed)           0.331    27.389    Ctrl/MC/E_0[0]
    SLICE_X12Y16         LUT5 (Prop_lut5_I2_O)        0.124    27.513 f  Ctrl/MC/temp[31]_i_88/O
                         net (fo=91, routed)          0.572    28.085    Ctrl/MC/shifter_in2[0]
    SLICE_X13Y16         LUT5 (Prop_lut5_I3_O)        0.124    28.209 r  Ctrl/MC/temp[0]_i_38/O
                         net (fo=1, routed)           0.406    28.615    DP/E_write/FSM_sequential_state_reg[0]_15
    SLICE_X13Y18         LUT6 (Prop_lut6_I1_O)        0.124    28.739 f  DP/E_write/temp[0]_i_35/O
                         net (fo=1, routed)           0.151    28.891    Ctrl/States/FSM_sequential_state_reg[1]_12
    SLICE_X13Y18         LUT6 (Prop_lut6_I5_O)        0.124    29.015 r  Ctrl/States/temp[0]_i_31/O
                         net (fo=4, routed)           0.191    29.205    Ctrl/MC/FSM_sequential_state_reg[0]_4
    SLICE_X13Y18         LUT4 (Prop_lut4_I0_O)        0.124    29.329 r  Ctrl/MC/temp[31]_i_87/O
                         net (fo=119, routed)         0.763    30.092    Ctrl/States/FSM_sequential_state_reg[0]_5
    SLICE_X13Y19         LUT6 (Prop_lut6_I4_O)        0.124    30.216 r  Ctrl/States/temp[28]_i_38/O
                         net (fo=2, routed)           0.413    30.629    Ctrl/MC/FSM_sequential_state_reg[0]_77
    SLICE_X13Y20         LUT5 (Prop_lut5_I4_O)        0.124    30.753 r  Ctrl/MC/temp[28]_i_26/O
                         net (fo=3, routed)           0.421    31.175    Ctrl/MC/temp[28]_i_26_n_0
    SLICE_X15Y21         LUT6 (Prop_lut6_I0_O)        0.124    31.299 r  Ctrl/MC/temp[4]_i_16/O
                         net (fo=1, routed)           0.263    31.561    Ctrl/States/FSM_sequential_state_reg[0]_25
    SLICE_X15Y21         LUT5 (Prop_lut5_I0_O)        0.124    31.685 r  Ctrl/States/temp[4]_i_12/O
                         net (fo=3, routed)           0.307    31.992    Ctrl/MC/FSM_sequential_state_reg[1]_25[1]
    SLICE_X15Y22         LUT5 (Prop_lut5_I2_O)        0.124    32.116 r  Ctrl/MC/temp[31]_i_64/O
                         net (fo=73, routed)          0.504    32.620    Ctrl/MC/temp_reg[28]_0
    SLICE_X15Y23         LUT5 (Prop_lut5_I3_O)        0.124    32.744 r  Ctrl/MC/temp[2]_i_38/O
                         net (fo=1, routed)           0.302    33.047    Ctrl/MC/temp[2]_i_38_n_0
    SLICE_X14Y22         LUT5 (Prop_lut5_I2_O)        0.124    33.171 r  Ctrl/MC/temp[2]_i_33/O
                         net (fo=3, routed)           0.307    33.478    Ctrl/MC/E_0[1]
    SLICE_X13Y22         LUT5 (Prop_lut5_I2_O)        0.124    33.602 r  Ctrl/MC/temp[31]_i_77/O
                         net (fo=105, routed)         0.607    34.208    Ctrl/States/shifter_in2[1]
    SLICE_X10Y22         LUT5 (Prop_lut5_I1_O)        0.124    34.332 r  Ctrl/States/temp[30]_i_41/O
                         net (fo=2, routed)           0.870    35.202    Ctrl/States/temp[30]_i_41_n_0
    SLICE_X11Y23         LUT3 (Prop_lut3_I0_O)        0.124    35.326 r  Ctrl/States/temp[22]_i_22/O
                         net (fo=2, routed)           0.643    35.969    Ctrl/MC/FSM_sequential_state_reg[0]_75
    SLICE_X11Y23         LUT5 (Prop_lut5_I0_O)        0.124    36.093 r  Ctrl/MC/temp[6]_i_18/O
                         net (fo=1, routed)           0.684    36.777    Ctrl/MC/temp[6]_i_18_n_0
    SLICE_X12Y18         LUT5 (Prop_lut5_I2_O)        0.124    36.901 r  Ctrl/MC/temp[6]_i_13/O
                         net (fo=2, routed)           0.612    37.513    DP/Asrc2_mux/E_0[5]
    SLICE_X9Y17          LUT6 (Prop_lut6_I5_O)        0.124    37.637 r  DP/Asrc2_mux/temp[6]_i_11/O
                         net (fo=1, routed)           0.149    37.786    DP/Asrc2_mux/temp[6]_i_11_n_0
    SLICE_X9Y17          LUT3 (Prop_lut3_I1_O)        0.124    37.910 r  DP/Asrc2_mux/temp[6]_i_7/O
                         net (fo=10, routed)          0.911    38.821    Ctrl/MC/FSM_sequential_state_reg[0]_3[5]
    SLICE_X2Y19          LUT4 (Prop_lut4_I3_O)        0.124    38.945 r  Ctrl/MC/temp[7]_i_36/O
                         net (fo=1, routed)           0.000    38.945    Ctrl/States/temp_reg[6]_0[1]
    SLICE_X2Y19          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    39.325 r  Ctrl/States/temp_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    39.325    Ctrl/States/temp_reg[7]_i_9_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.442 r  Ctrl/States/temp_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    39.442    Ctrl/States/temp_reg[11]_i_9_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.559 r  Ctrl/States/temp_reg[15]_i_9/CO[3]
                         net (fo=1, routed)           0.000    39.559    Ctrl/States/temp_reg[15]_i_9_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.676 r  Ctrl/States/temp_reg[19]_i_9/CO[3]
                         net (fo=1, routed)           0.000    39.676    Ctrl/States/temp_reg[19]_i_9_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.793 r  Ctrl/States/temp_reg[23]_i_9/CO[3]
                         net (fo=1, routed)           0.000    39.793    Ctrl/States/temp_reg[23]_i_9_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.910 r  Ctrl/States/temp_reg[26]_i_9/CO[3]
                         net (fo=1, routed)           0.009    39.919    Ctrl/States/temp_reg[26]_i_9_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    40.234 r  Ctrl/States/temp_reg[31]_i_10/O[3]
                         net (fo=3, routed)           0.727    40.960    Ctrl/Acontrol/temp_reg[30][30]
    SLICE_X6Y26          LUT6 (Prop_lut6_I2_O)        0.307    41.267 f  Ctrl/Acontrol/temp[31]_i_5/O
                         net (fo=2, routed)           0.314    41.581    Ctrl/Acontrol/temp[31]_i_5_n_0
    SLICE_X6Y27          LUT5 (Prop_lut5_I0_O)        0.124    41.705 r  Ctrl/Acontrol/temp[31]_i_3/O
                         net (fo=1, routed)           0.000    41.705    Ctrl/Acontrol/temp[31]_i_3_n_0
    SLICE_X6Y27          MUXF7 (Prop_muxf7_I0_O)      0.209    41.914 r  Ctrl/Acontrol/temp_reg[31]_i_2/O
                         net (fo=5, routed)           0.590    42.504    Ctrl/MC/temp_reg[31]_2[0]
    SLICE_X6Y29          LUT5 (Prop_lut5_I0_O)        0.297    42.801 r  Ctrl/MC/p_reg_i_17/O
                         net (fo=1, routed)           0.307    43.108    DP/F_write/C_new
    SLICE_X6Y28          LUT3 (Prop_lut3_I2_O)        0.124    43.232 r  DP/F_write/p_reg_i_13/O
                         net (fo=7, routed)           1.053    44.286    Ctrl/MC/F_out_tmp[2]
    SLICE_X4Y18          LUT4 (Prop_lut4_I3_O)        0.124    44.410 r  Ctrl/MC/temp[0]_i_25/O
                         net (fo=1, routed)           0.000    44.410    Ctrl/MC/temp[0]_i_25_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    44.942 r  Ctrl/MC/temp_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000    44.942    Ctrl/States/temp_reg[3]_1[0]
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.056 r  Ctrl/States/temp_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000    45.056    Ctrl/States/temp_reg[7]_i_7_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.170 r  Ctrl/States/temp_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.170    Ctrl/States/temp_reg[11]_i_13_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.284 r  Ctrl/States/temp_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    45.284    Ctrl/States/temp_reg[15]_i_7_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.398 r  Ctrl/States/temp_reg[19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.398    Ctrl/States/temp_reg[19]_i_13_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.512 r  Ctrl/States/temp_reg[23]_i_7/CO[3]
                         net (fo=1, routed)           0.000    45.512    Ctrl/States/temp_reg[23]_i_7_n_0
    SLICE_X4Y24          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    45.734 r  Ctrl/States/temp_reg[26]_i_7/O[0]
                         net (fo=1, routed)           0.806    46.540    Ctrl/Acontrol/data6[24]
    SLICE_X3Y29          LUT6 (Prop_lut6_I1_O)        0.299    46.839 r  Ctrl/Acontrol/temp[24]_i_2/O
                         net (fo=1, routed)           0.455    47.293    Ctrl/Acontrol/temp[24]_i_2_n_0
    SLICE_X1Y29          LUT6 (Prop_lut6_I1_O)        0.124    47.417 r  Ctrl/Acontrol/temp[24]_i_1/O
                         net (fo=3, routed)           0.287    47.704    Ctrl/States/temp_reg[31]_4[24]
    SLICE_X1Y29          LUT6 (Prop_lut6_I5_O)        0.124    47.828 r  Ctrl/States/registers[0][24]_i_3/O
                         net (fo=2, routed)           0.609    48.437    DP/M2r_mux/RES[24]
    SLICE_X2Y29          LUT6 (Prop_lut6_I0_O)        0.124    48.561 r  DP/M2r_mux/registers[0][24]_i_2/O
                         net (fo=1, routed)           0.544    49.105    DP/M2r_mux/registers[0][24]_i_2_n_0
    SLICE_X2Y29          LUT3 (Prop_lut3_I1_O)        0.124    49.229 r  DP/M2r_mux/registers[0][24]_i_1/O
                         net (fo=16, routed)          0.744    49.973    DP/Reg/wr_data[24]
    SLICE_X7Y29          FDRE                                         r  DP/Reg/registers_reg[13][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.506    14.847    DP/Reg/CLK
    SLICE_X7Y29          FDRE                                         r  DP/Reg/registers_reg[13][24]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X7Y29          FDRE (Setup_fdre_C_D)       -0.061    15.011    DP/Reg/registers_reg[13][24]
  -------------------------------------------------------------------
                         required time                         15.011    
                         arrival time                         -49.973    
  -------------------------------------------------------------------
                         slack                                -34.962    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 Ctrl/States/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Ctrl/States/FSM_sequential_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.209ns (45.423%)  route 0.251ns (54.577%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.564     1.447    Ctrl/States/CLK
    SLICE_X10Y11         FDRE                                         r  Ctrl/States/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  Ctrl/States/FSM_sequential_state_reg[1]/Q
                         net (fo=194, routed)         0.251     1.862    Ctrl/States/out[1]
    SLICE_X10Y11         LUT6 (Prop_lut6_I2_O)        0.045     1.907 r  Ctrl/States/FSM_sequential_state[3]_i_2/O
                         net (fo=1, routed)           0.000     1.907    Ctrl/States/FSM_sequential_state[3]_i_2_n_0
    SLICE_X10Y11         FDRE                                         r  Ctrl/States/FSM_sequential_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.834     1.961    Ctrl/States/CLK
    SLICE_X10Y11         FDRE                                         r  Ctrl/States/FSM_sequential_state_reg[3]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X10Y11         FDRE (Hold_fdre_C_D)         0.121     1.568    Ctrl/States/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 Ctrl/States/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Ctrl/States/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.209ns (45.227%)  route 0.253ns (54.773%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.564     1.447    Ctrl/States/CLK
    SLICE_X10Y11         FDRE                                         r  Ctrl/States/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  Ctrl/States/FSM_sequential_state_reg[1]/Q
                         net (fo=194, routed)         0.253     1.864    Ctrl/States/out[1]
    SLICE_X10Y11         LUT6 (Prop_lut6_I4_O)        0.045     1.909 r  Ctrl/States/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.909    Ctrl/States/FSM_sequential_state[0]_i_1_n_0
    SLICE_X10Y11         FDRE                                         r  Ctrl/States/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.834     1.961    Ctrl/States/CLK
    SLICE_X10Y11         FDRE                                         r  Ctrl/States/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X10Y11         FDRE (Hold_fdre_C_D)         0.121     1.568    Ctrl/States/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 Ctrl/States/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Ctrl/States/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.209ns (42.097%)  route 0.287ns (57.903%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.564     1.447    Ctrl/States/CLK
    SLICE_X10Y11         FDRE                                         r  Ctrl/States/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  Ctrl/States/FSM_sequential_state_reg[0]/Q
                         net (fo=191, routed)         0.287     1.899    Ctrl/States/out[0]
    SLICE_X10Y11         LUT6 (Prop_lut6_I4_O)        0.045     1.944 r  Ctrl/States/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.944    Ctrl/States/FSM_sequential_state[1]_i_1_n_0
    SLICE_X10Y11         FDRE                                         r  Ctrl/States/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.834     1.961    Ctrl/States/CLK
    SLICE_X10Y11         FDRE                                         r  Ctrl/States/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X10Y11         FDRE (Hold_fdre_C_D)         0.120     1.567    Ctrl/States/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 Ctrl/States/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Ctrl/States/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.186ns (39.653%)  route 0.283ns (60.347%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.564     1.447    Ctrl/States/CLK
    SLICE_X13Y10         FDRE                                         r  Ctrl/States/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y10         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  Ctrl/States/FSM_sequential_state_reg[2]/Q
                         net (fo=194, routed)         0.283     1.871    Ctrl/States/out[2]
    SLICE_X13Y10         LUT5 (Prop_lut5_I2_O)        0.045     1.916 r  Ctrl/States/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.916    Ctrl/States/FSM_sequential_state[2]_i_1_n_0
    SLICE_X13Y10         FDRE                                         r  Ctrl/States/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.834     1.961    Ctrl/States/CLK
    SLICE_X13Y10         FDRE                                         r  Ctrl/States/FSM_sequential_state_reg[2]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X13Y10         FDRE (Hold_fdre_C_D)         0.092     1.539    Ctrl/States/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.507ns  (arrival time - required time)
  Source:                 DP/PC_write/temp_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DP/Reg/registers_reg[10][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.186ns (29.078%)  route 0.454ns (70.922%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.588     1.471    DP/PC_write/CLK
    SLICE_X7Y16          FDCE                                         r  DP/PC_write/temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y16          FDCE (Prop_fdce_C_Q)         0.141     1.612 r  DP/PC_write/temp_reg[1]/Q
                         net (fo=10, routed)          0.454     2.066    DP/M2r_mux/Q[1]
    SLICE_X8Y8           LUT3 (Prop_lut3_I0_O)        0.045     2.111 r  DP/M2r_mux/registers[0][1]_i_1/O
                         net (fo=17, routed)          0.000     2.111    DP/Reg/wr_data[1]
    SLICE_X8Y8           FDRE                                         r  DP/Reg/registers_reg[10][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.835     1.962    DP/Reg/CLK
    SLICE_X8Y8           FDRE                                         r  DP/Reg/registers_reg[10][1]/C
                         clock pessimism             -0.478     1.484    
    SLICE_X8Y8           FDRE (Hold_fdre_C_D)         0.120     1.604    DP/Reg/registers_reg[10][1]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.513ns  (arrival time - required time)
  Source:                 DP/PC_write/temp_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DP/Reg/registers_reg[4][30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.619ns  (logic 0.186ns (30.035%)  route 0.433ns (69.965%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.583     1.466    DP/PC_write/CLK
    SLICE_X4Y27          FDCE                                         r  DP/PC_write/temp_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  DP/PC_write/temp_reg[30]/Q
                         net (fo=10, routed)          0.250     1.858    DP/M2r_mux/Q[30]
    SLICE_X2Y28          LUT3 (Prop_lut3_I0_O)        0.045     1.903 r  DP/M2r_mux/registers[0][30]_i_1/O
                         net (fo=16, routed)          0.183     2.085    DP/Reg/wr_data[30]
    SLICE_X1Y27          FDRE                                         r  DP/Reg/registers_reg[4][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.853     1.980    DP/Reg/CLK
    SLICE_X1Y27          FDRE                                         r  DP/Reg/registers_reg[4][30]/C
                         clock pessimism             -0.478     1.502    
    SLICE_X1Y27          FDRE (Hold_fdre_C_D)         0.070     1.572    DP/Reg/registers_reg[4][30]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           2.085    
  -------------------------------------------------------------------
                         slack                                  0.513    

Slack (MET) :             0.523ns  (arrival time - required time)
  Source:                 DP/PC_write/temp_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DP/Reg/registers_reg[15][29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.186ns (31.146%)  route 0.411ns (68.854%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.583     1.466    DP/PC_write/CLK
    SLICE_X4Y27          FDCE                                         r  DP/PC_write/temp_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  DP/PC_write/temp_reg[29]/Q
                         net (fo=11, routed)          0.237     1.844    DP/M2r_mux/Q[29]
    SLICE_X5Y26          LUT3 (Prop_lut3_I0_O)        0.045     1.889 r  DP/M2r_mux/registers[0][29]_i_1/O
                         net (fo=16, routed)          0.174     2.063    DP/Reg/wr_data[29]
    SLICE_X6Y25          FDCE                                         r  DP/Reg/registers_reg[15][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.848     1.975    DP/Reg/CLK
    SLICE_X6Y25          FDCE                                         r  DP/Reg/registers_reg[15][29]/C
                         clock pessimism             -0.499     1.476    
    SLICE_X6Y25          FDCE (Hold_fdce_C_D)         0.064     1.540    DP/Reg/registers_reg[15][29]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.523    

Slack (MET) :             0.527ns  (arrival time - required time)
  Source:                 DP/PC_write/temp_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DP/Reg/registers_reg[10][24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.209ns (34.214%)  route 0.402ns (65.786%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.587     1.470    DP/PC_write/CLK
    SLICE_X2Y30          FDCE                                         r  DP/PC_write/temp_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDCE (Prop_fdce_C_Q)         0.164     1.634 r  DP/PC_write/temp_reg[24]/Q
                         net (fo=10, routed)          0.231     1.865    DP/M2r_mux/Q[24]
    SLICE_X2Y29          LUT3 (Prop_lut3_I0_O)        0.045     1.910 r  DP/M2r_mux/registers[0][24]_i_1/O
                         net (fo=16, routed)          0.171     2.081    DP/Reg/wr_data[24]
    SLICE_X1Y28          FDRE                                         r  DP/Reg/registers_reg[10][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.854     1.981    DP/Reg/CLK
    SLICE_X1Y28          FDRE                                         r  DP/Reg/registers_reg[10][24]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X1Y28          FDRE (Hold_fdre_C_D)         0.072     1.554    DP/Reg/registers_reg[10][24]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           2.081    
  -------------------------------------------------------------------
                         slack                                  0.527    

Slack (MET) :             0.535ns  (arrival time - required time)
  Source:                 DP/PC_write/temp_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DP/Reg/registers_reg[2][29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.186ns (30.149%)  route 0.431ns (69.851%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.583     1.466    DP/PC_write/CLK
    SLICE_X4Y27          FDCE                                         r  DP/PC_write/temp_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  DP/PC_write/temp_reg[29]/Q
                         net (fo=11, routed)          0.237     1.844    DP/M2r_mux/Q[29]
    SLICE_X5Y26          LUT3 (Prop_lut3_I0_O)        0.045     1.889 r  DP/M2r_mux/registers[0][29]_i_1/O
                         net (fo=16, routed)          0.194     2.083    DP/Reg/wr_data[29]
    SLICE_X5Y25          FDRE                                         r  DP/Reg/registers_reg[2][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.848     1.975    DP/Reg/CLK
    SLICE_X5Y25          FDRE                                         r  DP/Reg/registers_reg[2][29]/C
                         clock pessimism             -0.499     1.476    
    SLICE_X5Y25          FDRE (Hold_fdre_C_D)         0.072     1.548    DP/Reg/registers_reg[2][29]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           2.083    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.536ns  (arrival time - required time)
  Source:                 DP/PC_write/temp_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DP/Reg/registers_reg[0][29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.186ns (29.401%)  route 0.447ns (70.599%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.583     1.466    DP/PC_write/CLK
    SLICE_X4Y27          FDCE                                         r  DP/PC_write/temp_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  DP/PC_write/temp_reg[29]/Q
                         net (fo=11, routed)          0.237     1.844    DP/M2r_mux/Q[29]
    SLICE_X5Y26          LUT3 (Prop_lut3_I0_O)        0.045     1.889 r  DP/M2r_mux/registers[0][29]_i_1/O
                         net (fo=16, routed)          0.210     2.099    DP/Reg/wr_data[29]
    SLICE_X2Y26          FDRE                                         r  DP/Reg/registers_reg[0][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.851     1.978    DP/Reg/CLK
    SLICE_X2Y26          FDRE                                         r  DP/Reg/registers_reg[0][29]/C
                         clock pessimism             -0.478     1.500    
    SLICE_X2Y26          FDRE (Hold_fdre_C_D)         0.063     1.563    DP/Reg/registers_reg[0][29]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           2.099    
  -------------------------------------------------------------------
                         slack                                  0.536    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y16    DP/PC_write/temp_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y17    DP/PC_write/temp_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y16    DP/PC_write/temp_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y17    DP/PC_write/temp_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y16    DP/PC_write/temp_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y18    DP/PC_write/temp_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y16    DP/PC_write/temp_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y22    DP/PC_write/temp_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y21    DP/PC_write/temp_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y14   DP/PC_write/temp_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y11    DP/Reg/registers_reg[0][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y11    DP/Reg/registers_reg[0][13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y11    DP/Reg/registers_reg[0][13]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y14   DP/Reg/registers_reg[0][25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y14   DP/Reg/registers_reg[0][9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y14   DP/Reg/registers_reg[0][9]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y13    DP/Reg/registers_reg[10][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y13   DP/Reg/registers_reg[10][13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y14   DP/Reg/registers_reg[10][25]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y17    DP/PC_write/temp_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y16    DP/PC_write/temp_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y16    DP/PC_write/temp_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y17    DP/PC_write/temp_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y16    DP/PC_write/temp_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y16    DP/PC_write/temp_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y16    DP/PC_write/temp_reg[15]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y16    DP/PC_write/temp_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y22    DP/PC_write/temp_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y27    DP/PC_write/temp_reg[21]/C



