# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.

# Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
# File: C:\Users\Sce_dio\Desktop\EDA_3\encode\test.csv
# Generated on: Wed Jun 24 17:03:31 2020

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus II software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Differential Pair
clk,Input,PIN_H2,1,B1_N0,PIN_H2,,,,
d_finish,Input,PIN_J4,1,B1_N1,PIN_J4,,,,
datain,Input,PIN_K2,1,B1_N1,PIN_K2,,,,
dataout,Output,PIN_K5,1,B1_N1,PIN_K4,,,,
rst,Input,PIN_K5,1,B1_N1,PIN_K1,,,,
start,Input,,,,PIN_K5,,,,
