dd1ace2304adf7e4101d944d4d0b39c477d5b1ef
[rtl/cpu] fixed another bug in mtval csr (wrong value for breakpoint trap); fixed bug in load/store control logic
diff --git a/rtl/core/neorv32_package.vhd b/rtl/core/neorv32_package.vhd
index 4faa8bd..366cd9f 100644
--- a/rtl/core/neorv32_package.vhd
+++ b/rtl/core/neorv32_package.vhd
@@ -60,7 +60,7 @@ package neorv32_package is
   -- Architecture Constants (do not modify!)= -----------------------------------------------
   -- -------------------------------------------------------------------------------------------
   constant data_width_c   : natural := 32; -- data width - do not change!
-  constant hw_version_c   : std_ulogic_vector(31 downto 0) := x"01040811"; -- no touchy!
+  constant hw_version_c   : std_ulogic_vector(31 downto 0) := x"01040812"; -- no touchy!
   constant pmp_max_r_c    : natural := 8; -- max PMP regions - FIXED!
   constant archid_c       : natural := 19; -- official NEORV32 architecture ID - hands off!
   constant rf_r0_is_reg_c : boolean := true; -- reg_file.r0 is a physical register that has to be initialized to zero by the HW