Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Sun May 01 15:46:28 2016
| Host         : LAPTOP-50QHPPJG running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Nexys4fpga_control_sets_placed.rpt
| Design       : Nexys4fpga
| Device       : xc7a100t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    49 |
| Minimum Number of register sites lost to control set restrictions |   104 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             237 |           78 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             122 |           50 |
| Yes          | No                    | No                     |             147 |           41 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             190 |           43 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------+-------------------------------------------------------------+-----------------------------------+------------------+----------------+
|                        Clock Signal                       |                        Enable Signal                        |          Set/Reset Signal         | Slice Load Count | Bel Load Count |
+-----------------------------------------------------------+-------------------------------------------------------------+-----------------------------------+------------------+----------------+
|  PRJ_Demo/instantiate_loader.jtag_loader_6_inst/shift_clk |                                                             |                                   |                1 |              1 |
|  clock_Wizard/clk_out1                                    | APPCPU/flag_enable                                          | APPCPU/internal_reset             |                1 |              2 |
|  clock_Wizard/clk_out1                                    | ROJO/BOTSIMCPU/flag_enable                                  | ROJO/BOTSIMCPU/internal_reset     |                1 |              2 |
|  clock_Wizard/clk_out3                                    |                                                             |                                   |                2 |              3 |
|  PRJ_Demo/instantiate_loader.jtag_loader_6_inst/clk_b     |                                                             |                                   |                1 |              4 |
|  clock_Wizard/clk_out1                                    | APPCPU/dp_reg[3]                                            |                                   |                1 |              4 |
|  clock_Wizard/clk_out1                                    |                                                             | APPCPU/active_interrupt           |                2 |              4 |
|  clock_Wizard/clk_out1                                    | APPCPU/dp_reg[7]                                            |                                   |                1 |              4 |
|  clock_Wizard/clk_out1                                    | APPCPU/dig4_reg[4][0]                                       | DB/JA_OBUF[0]                     |                1 |              5 |
|  clock_Wizard/clk_out1                                    | APPCPU/dig5_reg[4][0]                                       | DB/JA_OBUF[0]                     |                1 |              5 |
|  clock_Wizard/clk_out1                                    | APPCPU/dig3_reg[0][0]                                       | DB/JA_OBUF[0]                     |                1 |              5 |
|  clock_Wizard/clk_out1                                    | APPCPU/E[0]                                                 | DB/JA_OBUF[0]                     |                2 |              5 |
|  clock_Wizard/clk_out1                                    | APPCPU/dig1_reg[0][0]                                       | DB/JA_OBUF[0]                     |                1 |              5 |
|  clock_Wizard/clk_out1                                    | APPCPU/dig0_reg[4][0]                                       | DB/JA_OBUF[0]                     |                1 |              5 |
|  clock_Wizard/clk_out1                                    | APPCPU/dig2_reg[4][0]                                       | DB/JA_OBUF[0]                     |                1 |              5 |
|  clock_Wizard/clk_out1                                    | APPCPU/dig6_reg[4][0]                                       | DB/JA_OBUF[0]                     |                1 |              5 |
|  clock_Wizard/clk_out1                                    |                                                             | APPCPU/internal_reset             |                3 |              6 |
|  clock_Wizard/clk_out1                                    |                                                             | ROJO/BOTSIMCPU/internal_reset     |                3 |              6 |
|  clock_Wizard/clk_out1                                    | ROJO/BOTSIMCPU/spm_enable                                   |                                   |                2 |              8 |
|  clock_Wizard/clk_out1                                    | ROJO/BOTSIMCPU/LMDist_int_reg[7][0]                         | DB/JA_OBUF[0]                     |                2 |              8 |
|  clock_Wizard/clk_out1                                    |                                                             | PRJ_Demo/instruction[7]           |                4 |              8 |
|  clock_Wizard/clk_out1                                    |                                                             | ROJO/BOTSIMPGM/instruction[7]     |                3 |              8 |
|  clock_Wizard/clk_out1                                    | APPCPU/led_reg[8][1]                                        | DB/JA_OBUF[0]                     |                3 |              8 |
|  clock_Wizard/clk_out1                                    | APPCPU/led_reg[8][0]                                        | DB/JA_OBUF[0]                     |                2 |              8 |
|  clock_Wizard/clk_out1                                    | ROJO/BOTSIMCPU/Sensors_int_reg[7][0]                        | DB/JA_OBUF[0]                     |                1 |              8 |
|  clock_Wizard/clk_out1                                    | APPCPU/spm_enable                                           |                                   |                2 |              8 |
|  clock_Wizard/clk_out1                                    | APPCPU/MotCtl_reg[7][0]                                     |                                   |                4 |              8 |
|  clock_Wizard/clk_out1                                    | ROJO/BOTSIMCPU/RMDist_int_reg[0][0]                         | DB/JA_OBUF[0]                     |                1 |              8 |
|  clock_Wizard/clk_out1                                    | ROJO/BOTSIMCPU/MapY_reg[7][0]                               |                                   |                2 |              8 |
|  clock_Wizard/clk_out1                                    | ROJO/BOTSIMCPU/MapX_reg[7][0]                               |                                   |                2 |              8 |
|  clock_Wizard/clk_out1                                    | ROJO/BOTSIMCPU/LocY_int_reg[7][0]                           | DB/JA_OBUF[0]                     |                1 |              8 |
|  clock_Wizard/clk_out1                                    | ROJO/BOTSIMCPU/LocX_int_reg[7][0]                           | DB/JA_OBUF[0]                     |                2 |              8 |
|  clock_Wizard/clk_out1                                    | ROJO/BOTSIMCPU/E[0]                                         | DB/JA_OBUF[0]                     |                1 |              8 |
|  clock_Wizard/clk_out3                                    | generate_dtg/pixel_row_1                                    | generate_dtg/pixel_row[9]_i_1_n_0 |                2 |             10 |
|  clock_Wizard/clk_out1                                    | APPCPU/t_state_0                                            | APPCPU/internal_reset             |                3 |             12 |
|  clock_Wizard/clk_out1                                    | ROJO/BOTSIMCPU/t_state_0                                    | ROJO/BOTSIMCPU/internal_reset     |                3 |             12 |
|  clock_Wizard/clk_out3                                    |                                                             | DB/JA_OBUF[0]                     |                5 |             13 |
|  PRJ_Demo/instantiate_loader.jtag_loader_6_inst/shift_clk | PRJ_Demo/instantiate_loader.jtag_loader_6_inst/shift        |                                   |                4 |             14 |
|  clock_Wizard/clk_out1                                    | APPCPU/register_enable                                      |                                   |                2 |             16 |
|  clock_Wizard/clk_out1                                    | APPCPU/t_state_0                                            |                                   |                2 |             16 |
|  clock_Wizard/clk_out1                                    | ROJO/BOTSIMCPU/t_state_0                                    |                                   |                2 |             16 |
|  clock_Wizard/clk_out1                                    | ROJO/BOTSIMCPU/register_enable                              |                                   |                2 |             16 |
|  clock_Wizard/clk_out1                                    | ROJO/WRLDIF/LMDist_reg[7]_0[0]                              | DB/JA_OBUF[0]                     |                4 |             16 |
|  PRJ_Demo/instantiate_loader.jtag_loader_6_inst/shift_clk | PRJ_Demo/instantiate_loader.jtag_loader_6_inst/jtag_din_int |                                   |                6 |             17 |
|  clock_Wizard/clk_out1                                    |                                                             | DB/db_count[31]_i_1_n_0           |                8 |             31 |
|  clock_Wizard/clk_out1                                    | ROJO/WRLDIF/E[0]                                            | DB/JA_OBUF[0]                     |                7 |             32 |
|  clock_Wizard/clk_out1                                    |                                                             | DB/JA_OBUF[0]                     |               22 |             46 |
|  clock_Wizard/clk_out1                                    | DB/db_count[31]_i_1_n_0                                     |                                   |               21 |             84 |
|  clock_Wizard/clk_out1                                    |                                                             |                                   |               74 |            229 |
+-----------------------------------------------------------+-------------------------------------------------------------+-----------------------------------+------------------+----------------+


