<module name="ISP_SBL" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="SBL_PID" acronym="SBL_PID" offset="0x0" width="32" description="PERIPHERAL IDENTIFICATION REGISTER">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x00" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="TID" width="8" begin="23" end="16" resetval="0x01" description="Peripheral identification: SBL" range="" rwaccess="R"/>
    <bitfield id="CID" width="8" begin="15" end="8" resetval="0xFB" description="Class identification:Camera ISP" range="" rwaccess="R"/>
    <bitfield id="PREV" width="8" begin="7" end="0" resetval="TI internal data" description="Peripheral revision number." range="" rwaccess="R"/>
  </register>
  <register id="SBL_PCR" acronym="SBL_PCR" offset="0x4" width="32" description="PERIPHERAL CONTROL REGISTER Note on the overflow bits: the overflow does not prevent the modules to make further requests. The only way to clear the overflow is to reset the bit. After an overflow, the data are corrupted and the application layer should disregard the data. No software reset is required after an overflow. If the overflow condition is cleared, the data continue to be acquired normally.">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x00" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="RW"/>
    <bitfield id="CSIB_WBL_OVF" width="1" begin="26" end="26" resetval="0x0" description="CSIB Write buffer memory overflow All DUs have been filled up: overflow. Software has to write 1 to clear the bit." range="" rwaccess="RW">
      <bitenum value="0" token="CSIB_WBL_OVF_0" description="No overflow"/>
      <bitenum value="1" token="CSIB_WBL_OVF_1" description="Overflow"/>
    </bitfield>
    <bitfield id="CSIA_WBL_OVF" width="1" begin="25" end="25" resetval="0x0" description="CSIA Write buffer memory overflow All DUs have been filled up: overflow. Software has to write 1 to clear the bit." range="" rwaccess="RW">
      <bitenum value="0" token="CSIA_WBL_OVF_0" description="No overflow"/>
      <bitenum value="1" token="CSIA_WBL_OVF_1" description="Overflow"/>
    </bitfield>
    <bitfield id="CCDCPRV_2_RSZ_OVF" width="1" begin="24" end="24" resetval="0x0" description="CCDC/PRV to RESIZER input overflow This bit is set if the RESIZER input source is set to CCDC/PREVIEW engine when the active data (to be resized) has already showed up at the resizer interface. In such a case, resizing for this frame cannot take place and the bit is set. This scenario can happen when a resize of 4x is required per frame. Therefore, the RESIZER needs to operate in two passes. In the first pass the input data from CCDC/PREVIEW is directly resized and written to memory. In the second pass, the resized data from the first pass is resized again. The next frame from the CCDC/PREVIEW engine should only start after the second pass on the previous frame is complete. This bit indicated the failure status. Software has to write 1 to clear the bit.Ignore the behavior of this field when RSZ_CNT[28] INPSRC = 0x1 (when data comes from memory)." range="" rwaccess="RW">
      <bitenum value="0" token="CCDCPRV_2_RSZ_OVF_0" description="No overflow"/>
      <bitenum value="1" token="CCDCPRV_2_RSZ_OVF_1" description="Overflow"/>
    </bitfield>
    <bitfield id="CCDC_WBL_OVF" width="1" begin="23" end="23" resetval="0x0" description="CCDC Write buffer memory overflow All DUs have been filled up: overflow. Software has to write 1 to clear the bit." range="" rwaccess="RW">
      <bitenum value="0" token="CCDC_WBL_OVF_0" description="No overflow"/>
      <bitenum value="1" token="CCDC_WBL_OVF_1" description="Overflow"/>
    </bitfield>
    <bitfield id="PRV_WBL_OVF" width="1" begin="22" end="22" resetval="0x0" description="PREVIEW Write buffer memory overflow All DUs have been filled up: overflow. Software has to write 1 to clear the bit." range="" rwaccess="RW">
      <bitenum value="0" token="PRV_WBL_OVF_0" description="No overflow"/>
      <bitenum value="1" token="PRV_WBL_OVF_1" description="Overflow"/>
    </bitfield>
    <bitfield id="RSZ1_WBL_OVF" width="1" begin="21" end="21" resetval="0x0" description="RESIZER line 1 Write buffer memory overflow All DUs have been filled up: overflow. Software has to write 1 to clear the bit." range="" rwaccess="RW">
      <bitenum value="0" token="RSZ1_WBL_OVF_0" description="No overflow"/>
      <bitenum value="1" token="RSZ1_WBL_OVF_1" description="Overflow"/>
    </bitfield>
    <bitfield id="RSZ2_WBL_OVF" width="1" begin="20" end="20" resetval="0x0" description="RESIZER line 2 Write buffer memory overflow All DUs have been filled up: overflow. Software has to write 1 to clear the bit." range="" rwaccess="RW">
      <bitenum value="0" token="RSZ2_WBL_OVF_0" description="No overflow"/>
      <bitenum value="1" token="RSZ2_WBL_OVF_1" description="Overflow"/>
    </bitfield>
    <bitfield id="RSZ3_WBL_OVF" width="1" begin="19" end="19" resetval="0x0" description="RESIZER line 3 Write buffer memory overflow All DUs have been filled up: overflow. Software has to write 1 to clear the bit." range="" rwaccess="RW">
      <bitenum value="0" token="RSZ3_WBL_OVF_0" description="No overflow"/>
      <bitenum value="1" token="RSZ3_WBL_OVF_1" description="Overflow"/>
    </bitfield>
    <bitfield id="RSZ4_WBL_OVF" width="1" begin="18" end="18" resetval="0x0" description="RESIZER line 4 Write buffer memory overflow All DUs have been filled up: overflow. Software has to write 1 to clear the bit." range="" rwaccess="RW">
      <bitenum value="0" token="RSZ4_WBL_OVF_0" description="No overflow"/>
      <bitenum value="1" token="RSZ4_WBL_OVF_1" description="Overflow"/>
    </bitfield>
    <bitfield id="H3A_AF_WBL_OVF" width="1" begin="17" end="17" resetval="0x0" description="H3A AF Write buffer memory overflow All DUs have been filled up: overflow. Software has to write 1 to clear the bit." range="" rwaccess="RW">
      <bitenum value="0" token="H3A_AF_WBL_OVF_0" description="No overflow"/>
      <bitenum value="1" token="H3A_AF_WBL_OVF_1" description="Overflow"/>
    </bitfield>
    <bitfield id="H3A_AEAWB_WBL_OVF" width="1" begin="16" end="16" resetval="0x0" description="H3A AE AWB Write buffer memory overflow All DUs have been filled up: overflow. Software has to write 1 to clear the bit." range="" rwaccess="RW">
      <bitenum value="0" token="H3A_AEAWB_WBL_OVF_0" description="No overflow"/>
      <bitenum value="1" token="H3A_AEAWB_WBL_OVF_1" description="Overflow"/>
    </bitfield>
    <bitfield id="RESERVED" width="13" begin="15" end="3" resetval="0x0000" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="2" end="0" resetval="0x0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="RW"/>
  </register>
  <register id="SBL_GLB_REG_0" acronym="SBL_GLB_REG_0" offset="0x8" width="32" description="GLOBAL REGISTER 0">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x000000" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="SRC_DST_ID" width="2" begin="8" end="7" resetval="0x0" description="Individual module register command number. For the modules that only have 2 individual requestors, this field only displays either 0 or 1. For modules that have 4 individual requestors, this field displays 0, 1, 2 or 3." range="" rwaccess="R">
      <bitenum value="0" token="SRC_DST_ID_0" description="Read/write module requestor #1"/>
      <bitenum value="1" token="SRC_DST_ID_1" description="Read/write module requestor #2"/>
      <bitenum value="2" token="SRC_DST_ID_2" description="Read/write module requestor #3"/>
      <bitenum value="3" token="SRC_DST_ID_3" description="Read/write module requestor #4"/>
    </bitfield>
    <bitfield id="SRC_DST_M" width="5" begin="6" end="2" resetval="0x00" description="Source or destination module" range="" rwaccess="R">
      <bitenum value="0" token="SRC_DST_M_0" description="CCDC module output"/>
      <bitenum value="1" token="SRC_DST_M_1" description="CCDC module fault pixel correction input"/>
      <bitenum value="2" token="SRC_DST_M_2" description="PREVIEW module input"/>
      <bitenum value="3" token="SRC_DST_M_3" description="PREVIEW module output"/>
      <bitenum value="4" token="SRC_DST_M_4" description="PREVIEW module dark frame subtract input"/>
      <bitenum value="5" token="SRC_DST_M_5" description="RESIZER module input"/>
      <bitenum value="6" token="SRC_DST_M_6" description="RESIZER module output line 1"/>
      <bitenum value="7" token="SRC_DST_M_7" description="RESIZER module output line 2"/>
      <bitenum value="8" token="SRC_DST_M_8" description="RESIZER module output line 3"/>
      <bitenum value="9" token="SRC_DST_M_9" description="RESIZER module output line 4"/>
      <bitenum value="10" token="SRC_DST_M_10" description="HISTOGRAM module input"/>
      <bitenum value="11" token="SRC_DST_M_11" description="H3A module output - autofocus"/>
      <bitenum value="12" token="SRC_DST_M_12" description="H3A module output - auto exposure and auto white balance"/>
      <bitenum value="13" token="SRC_DST_M_13" description="CSIa module output"/>
      <bitenum value="14" token="SRC_DST_M_14" description="CSIb module output"/>
    </bitfield>
    <bitfield id="DIRECTION" width="1" begin="1" end="1" resetval="0x0" description="Direction" range="" rwaccess="R">
      <bitenum value="0" token="DIRECTION_0" description="Read"/>
      <bitenum value="1" token="DIRECTION_1" description="Write"/>
    </bitfield>
    <bitfield id="VALID" width="1" begin="0" end="0" resetval="0x0" description="Valid bit" range="" rwaccess="R">
      <bitenum value="0" token="VALID_0" description="Not valid."/>
      <bitenum value="1" token="VALID_1" description="Valid"/>
    </bitfield>
  </register>
  <register id="SBL_GLB_REG_1" acronym="SBL_GLB_REG_1" offset="0xC" width="32" description="GLOBAL REGISTER 1">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x000000" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="SRC_DST_ID" width="2" begin="8" end="7" resetval="0x0" description="Individual module register command number. For the modules that only have 2 individual requestors, this field only displays either 0 or 1. For modules that have 4 individual requestors, this field displays 0, 1, 2 or 3." range="" rwaccess="R">
      <bitenum value="0" token="SRC_DST_ID_0" description="Read/write module requestor #1"/>
      <bitenum value="1" token="SRC_DST_ID_1" description="Read/write module requestor #2"/>
      <bitenum value="2" token="SRC_DST_ID_2" description="Read/write module requestor #3"/>
      <bitenum value="3" token="SRC_DST_ID_3" description="Read/write module requestor #4"/>
    </bitfield>
    <bitfield id="SRC_DST_M" width="5" begin="6" end="2" resetval="0x00" description="Source or destination module" range="" rwaccess="R">
      <bitenum value="0" token="SRC_DST_M_0" description="CCDC module output"/>
      <bitenum value="1" token="SRC_DST_M_1" description="CCDC module fault pixel correction input"/>
      <bitenum value="2" token="SRC_DST_M_2" description="PREVIEW module input"/>
      <bitenum value="3" token="SRC_DST_M_3" description="PREVIEW module output"/>
      <bitenum value="4" token="SRC_DST_M_4" description="PREVIEW module dark frame subtract input"/>
      <bitenum value="5" token="SRC_DST_M_5" description="RESIZER module input"/>
      <bitenum value="6" token="SRC_DST_M_6" description="RESIZER module output line 1"/>
      <bitenum value="7" token="SRC_DST_M_7" description="RESIZER module output line 2"/>
      <bitenum value="8" token="SRC_DST_M_8" description="RESIZER module output line 3"/>
      <bitenum value="9" token="SRC_DST_M_9" description="RESIZER module output line 4"/>
      <bitenum value="10" token="SRC_DST_M_10" description="HISTOGRAM module input"/>
      <bitenum value="11" token="SRC_DST_M_11" description="H3A module output - autofocus"/>
      <bitenum value="12" token="SRC_DST_M_12" description="H3A module output - auto exposure and auto white balance"/>
      <bitenum value="13" token="SRC_DST_M_13" description="CSIa module output"/>
      <bitenum value="14" token="SRC_DST_M_14" description="CSIb module output"/>
    </bitfield>
    <bitfield id="DIRECTION" width="1" begin="1" end="1" resetval="0x0" description="Direction" range="" rwaccess="R">
      <bitenum value="0" token="DIRECTION_0" description="Read"/>
      <bitenum value="1" token="DIRECTION_1" description="Write"/>
    </bitfield>
    <bitfield id="VALID" width="1" begin="0" end="0" resetval="0x0" description="Valid bit" range="" rwaccess="R">
      <bitenum value="0" token="VALID_0" description="Not valid."/>
      <bitenum value="1" token="VALID_1" description="Valid"/>
    </bitfield>
  </register>
  <register id="SBL_GLB_REG_2" acronym="SBL_GLB_REG_2" offset="0x10" width="32" description="GLOBAL REGISTER 2">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x000000" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="SRC_DST_ID" width="2" begin="8" end="7" resetval="0x0" description="Individual module register command number. For the modules that only have 2 individual requestors, this field only displays either 0 or 1. For modules that have 4 individual requestors, this field displays 0, 1, 2 or 3." range="" rwaccess="R">
      <bitenum value="0" token="SRC_DST_ID_0" description="Read/write module requestor #1"/>
      <bitenum value="1" token="SRC_DST_ID_1" description="Read/write module requestor #2"/>
      <bitenum value="2" token="SRC_DST_ID_2" description="Read/write module requestor #3"/>
      <bitenum value="3" token="SRC_DST_ID_3" description="Read/write module requestor #4"/>
    </bitfield>
    <bitfield id="SRC_DST_M" width="5" begin="6" end="2" resetval="0x00" description="Source or destination module" range="" rwaccess="R">
      <bitenum value="0" token="SRC_DST_M_0" description="CCDC module output"/>
      <bitenum value="1" token="SRC_DST_M_1" description="CCDC module fault pixel correction input"/>
      <bitenum value="2" token="SRC_DST_M_2" description="PREVIEW module input"/>
      <bitenum value="3" token="SRC_DST_M_3" description="PREVIEW module output"/>
      <bitenum value="4" token="SRC_DST_M_4" description="PREVIEW module dark frame subtract input"/>
      <bitenum value="5" token="SRC_DST_M_5" description="RESIZER module input"/>
      <bitenum value="6" token="SRC_DST_M_6" description="RESIZER module output line 1"/>
      <bitenum value="7" token="SRC_DST_M_7" description="RESIZER module output line 2"/>
      <bitenum value="8" token="SRC_DST_M_8" description="RESIZER module output line 3"/>
      <bitenum value="9" token="SRC_DST_M_9" description="RESIZER module output line 4"/>
      <bitenum value="10" token="SRC_DST_M_10" description="HISTOGRAM module input"/>
      <bitenum value="11" token="SRC_DST_M_11" description="H3A module output - autofocus"/>
      <bitenum value="12" token="SRC_DST_M_12" description="H3A module output - auto exposure and auto white balance"/>
      <bitenum value="13" token="SRC_DST_M_13" description="CSIa module output"/>
      <bitenum value="14" token="SRC_DST_M_14" description="CSIb module output"/>
    </bitfield>
    <bitfield id="DIRECTION" width="1" begin="1" end="1" resetval="0x0" description="Direction" range="" rwaccess="R">
      <bitenum value="0" token="DIRECTION_0" description="Read"/>
      <bitenum value="1" token="DIRECTION_1" description="Write"/>
    </bitfield>
    <bitfield id="VALID" width="1" begin="0" end="0" resetval="0x0" description="Valid bit" range="" rwaccess="R">
      <bitenum value="0" token="VALID_0" description="Not valid."/>
      <bitenum value="1" token="VALID_1" description="Valid"/>
    </bitfield>
  </register>
  <register id="SBL_GLB_REG_3" acronym="SBL_GLB_REG_3" offset="0x14" width="32" description="GLOBAL REGISTER 3">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x000000" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="SRC_DST_ID" width="2" begin="8" end="7" resetval="0x0" description="Individual module register command number. For the modules that only have 2 individual requestors, this field only displays either 0 or 1. For modules that have 4 individual requestors, this field displays 0, 1, 2 or 3." range="" rwaccess="R">
      <bitenum value="0" token="SRC_DST_ID_0" description="Read/write module requestor #1"/>
      <bitenum value="1" token="SRC_DST_ID_1" description="Read/write module requestor #2"/>
      <bitenum value="2" token="SRC_DST_ID_2" description="Read/write module requestor #3"/>
      <bitenum value="3" token="SRC_DST_ID_3" description="Read/write module requestor #4"/>
    </bitfield>
    <bitfield id="SRC_DST_M" width="5" begin="6" end="2" resetval="0x00" description="Source or destination module" range="" rwaccess="R">
      <bitenum value="0" token="SRC_DST_M_0" description="CCDC module output"/>
      <bitenum value="1" token="SRC_DST_M_1" description="CCDC module fault pixel correction input"/>
      <bitenum value="2" token="SRC_DST_M_2" description="PREVIEW module input"/>
      <bitenum value="3" token="SRC_DST_M_3" description="PREVIEW module output"/>
      <bitenum value="4" token="SRC_DST_M_4" description="PREVIEW module dark frame subtract input"/>
      <bitenum value="5" token="SRC_DST_M_5" description="RESIZER module input"/>
      <bitenum value="6" token="SRC_DST_M_6" description="RESIZER module output line 1"/>
      <bitenum value="7" token="SRC_DST_M_7" description="RESIZER module output line 2"/>
      <bitenum value="8" token="SRC_DST_M_8" description="RESIZER module output line 3"/>
      <bitenum value="9" token="SRC_DST_M_9" description="RESIZER module output line 4"/>
      <bitenum value="10" token="SRC_DST_M_10" description="HISTOGRAM module input"/>
      <bitenum value="11" token="SRC_DST_M_11" description="H3A module output - autofocus"/>
      <bitenum value="12" token="SRC_DST_M_12" description="H3A module output - auto exposure and auto white balance"/>
      <bitenum value="13" token="SRC_DST_M_13" description="CSIa module output"/>
      <bitenum value="14" token="SRC_DST_M_14" description="CSIb module output"/>
    </bitfield>
    <bitfield id="DIRECTION" width="1" begin="1" end="1" resetval="0x0" description="Direction" range="" rwaccess="R">
      <bitenum value="0" token="DIRECTION_0" description="Read"/>
      <bitenum value="1" token="DIRECTION_1" description="Write"/>
    </bitfield>
    <bitfield id="VALID" width="1" begin="0" end="0" resetval="0x0" description="Valid bit" range="" rwaccess="R">
      <bitenum value="0" token="VALID_0" description="Not valid."/>
      <bitenum value="1" token="VALID_1" description="Valid"/>
    </bitfield>
  </register>
  <register id="SBL_GLB_REG_4" acronym="SBL_GLB_REG_4" offset="0x18" width="32" description="GLOBAL REGISTER 4">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x000000" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="SRC_DST_ID" width="2" begin="8" end="7" resetval="0x0" description="Individual module register command number. For the modules that only have 2 individual requestors, this field only displays either 0 or 1. For modules that have 4 individual requestors, this field displays 0, 1, 2 or 3." range="" rwaccess="R">
      <bitenum value="0" token="SRC_DST_ID_0" description="Read/write module requestor #1"/>
      <bitenum value="1" token="SRC_DST_ID_1" description="Read/write module requestor #2"/>
      <bitenum value="2" token="SRC_DST_ID_2" description="Read/write module requestor #3"/>
      <bitenum value="3" token="SRC_DST_ID_3" description="Read/write module requestor #4"/>
    </bitfield>
    <bitfield id="SRC_DST_M" width="5" begin="6" end="2" resetval="0x00" description="Source or destination module" range="" rwaccess="R">
      <bitenum value="0" token="SRC_DST_M_0" description="CCDC module output"/>
      <bitenum value="1" token="SRC_DST_M_1" description="CCDC module fault pixel correction input"/>
      <bitenum value="2" token="SRC_DST_M_2" description="PREVIEW module input"/>
      <bitenum value="3" token="SRC_DST_M_3" description="PREVIEW module output"/>
      <bitenum value="4" token="SRC_DST_M_4" description="PREVIEW module dark frame subtract input"/>
      <bitenum value="5" token="SRC_DST_M_5" description="RESIZER module input"/>
      <bitenum value="6" token="SRC_DST_M_6" description="RESIZER module output line 1"/>
      <bitenum value="7" token="SRC_DST_M_7" description="RESIZER module output line 2"/>
      <bitenum value="8" token="SRC_DST_M_8" description="RESIZER module output line 3"/>
      <bitenum value="9" token="SRC_DST_M_9" description="RESIZER module output line 4"/>
      <bitenum value="10" token="SRC_DST_M_10" description="HISTOGRAM module input"/>
      <bitenum value="11" token="SRC_DST_M_11" description="H3A module output - autofocus"/>
      <bitenum value="12" token="SRC_DST_M_12" description="H3A module output - auto exposure and auto white balance"/>
      <bitenum value="13" token="SRC_DST_M_13" description="CSIa module output"/>
      <bitenum value="14" token="SRC_DST_M_14" description="CSIb module output"/>
    </bitfield>
    <bitfield id="DIRECTION" width="1" begin="1" end="1" resetval="0x0" description="Direction" range="" rwaccess="R">
      <bitenum value="0" token="DIRECTION_0" description="Read"/>
      <bitenum value="1" token="DIRECTION_1" description="Write"/>
    </bitfield>
    <bitfield id="VALID" width="1" begin="0" end="0" resetval="0x0" description="Valid bit" range="" rwaccess="R">
      <bitenum value="0" token="VALID_0" description="Not valid."/>
      <bitenum value="1" token="VALID_1" description="Valid"/>
    </bitfield>
  </register>
  <register id="SBL_GLB_REG_5" acronym="SBL_GLB_REG_5" offset="0x1C" width="32" description="GLOBAL REGISTER 5">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x000000" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="SRC_DST_ID" width="2" begin="8" end="7" resetval="0x0" description="Individual module register command number. For the modules that only have 2 individual requestors, this field only displays either 0 or 1. For modules that have 4 individual requestors, this field displays 0, 1, 2 or 3." range="" rwaccess="R">
      <bitenum value="0" token="SRC_DST_ID_0" description="Read/write module requestor #1"/>
      <bitenum value="1" token="SRC_DST_ID_1" description="Read/write module requestor #2"/>
      <bitenum value="2" token="SRC_DST_ID_2" description="Read/write module requestor #3"/>
      <bitenum value="3" token="SRC_DST_ID_3" description="Read/write module requestor #4"/>
    </bitfield>
    <bitfield id="SRC_DST_M" width="5" begin="6" end="2" resetval="0x00" description="Source or destination module" range="" rwaccess="R">
      <bitenum value="0" token="SRC_DST_M_0" description="CCDC module output"/>
      <bitenum value="1" token="SRC_DST_M_1" description="CCDC module fault pixel correction input"/>
      <bitenum value="2" token="SRC_DST_M_2" description="PREVIEW module input"/>
      <bitenum value="3" token="SRC_DST_M_3" description="PREVIEW module output"/>
      <bitenum value="4" token="SRC_DST_M_4" description="PREVIEW module dark frame subtract input"/>
      <bitenum value="5" token="SRC_DST_M_5" description="RESIZER module input"/>
      <bitenum value="6" token="SRC_DST_M_6" description="RESIZER module output line 1"/>
      <bitenum value="7" token="SRC_DST_M_7" description="RESIZER module output line 2"/>
      <bitenum value="8" token="SRC_DST_M_8" description="RESIZER module output line 3"/>
      <bitenum value="9" token="SRC_DST_M_9" description="RESIZER module output line 4"/>
      <bitenum value="10" token="SRC_DST_M_10" description="HISTOGRAM module input"/>
      <bitenum value="11" token="SRC_DST_M_11" description="H3A module output - autofocus"/>
      <bitenum value="12" token="SRC_DST_M_12" description="H3A module output - auto exposure and auto white balance"/>
      <bitenum value="13" token="SRC_DST_M_13" description="CSIa module output"/>
      <bitenum value="14" token="SRC_DST_M_14" description="CSIb module output"/>
    </bitfield>
    <bitfield id="DIRECTION" width="1" begin="1" end="1" resetval="0x0" description="Direction" range="" rwaccess="R">
      <bitenum value="0" token="DIRECTION_0" description="Read"/>
      <bitenum value="1" token="DIRECTION_1" description="Write"/>
    </bitfield>
    <bitfield id="VALID" width="1" begin="0" end="0" resetval="0x0" description="Valid bit" range="" rwaccess="R">
      <bitenum value="0" token="VALID_0" description="Not valid."/>
      <bitenum value="1" token="VALID_1" description="Valid"/>
    </bitfield>
  </register>
  <register id="SBL_GLB_REG_6" acronym="SBL_GLB_REG_6" offset="0x20" width="32" description="GLOBAL REGISTER 6">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x000000" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="SRC_DST_ID" width="2" begin="8" end="7" resetval="0x0" description="Individual module register command number. For the modules that only have 2 individual requestors, this field only displays either 0 or 1. For modules that have 4 individual requestors, this field displays 0, 1, 2 or 3." range="" rwaccess="R">
      <bitenum value="0" token="SRC_DST_ID_0" description="Read/write module requestor #1"/>
      <bitenum value="1" token="SRC_DST_ID_1" description="Read/write module requestor #2"/>
      <bitenum value="2" token="SRC_DST_ID_2" description="Read/write module requestor #3"/>
      <bitenum value="3" token="SRC_DST_ID_3" description="Read/write module requestor #4"/>
    </bitfield>
    <bitfield id="SRC_DST_M" width="5" begin="6" end="2" resetval="0x00" description="Source or destination module" range="" rwaccess="R">
      <bitenum value="0" token="SRC_DST_M_0" description="CCDC module output"/>
      <bitenum value="1" token="SRC_DST_M_1" description="CCDC module fault pixel correction input"/>
      <bitenum value="2" token="SRC_DST_M_2" description="PREVIEW module input"/>
      <bitenum value="3" token="SRC_DST_M_3" description="PREVIEW module output"/>
      <bitenum value="4" token="SRC_DST_M_4" description="PREVIEW module dark frame subtract input"/>
      <bitenum value="5" token="SRC_DST_M_5" description="RESIZER module input"/>
      <bitenum value="6" token="SRC_DST_M_6" description="RESIZER module output line 1"/>
      <bitenum value="7" token="SRC_DST_M_7" description="RESIZER module output line 2"/>
      <bitenum value="8" token="SRC_DST_M_8" description="RESIZER module output line 3"/>
      <bitenum value="9" token="SRC_DST_M_9" description="RESIZER module output line 4"/>
      <bitenum value="10" token="SRC_DST_M_10" description="HISTOGRAM module input"/>
      <bitenum value="11" token="SRC_DST_M_11" description="H3A module output - autofocus"/>
      <bitenum value="12" token="SRC_DST_M_12" description="H3A module output - auto exposure and auto white balance"/>
      <bitenum value="13" token="SRC_DST_M_13" description="CSIa module output"/>
      <bitenum value="14" token="SRC_DST_M_14" description="CSIb module output"/>
    </bitfield>
    <bitfield id="DIRECTION" width="1" begin="1" end="1" resetval="0x0" description="Direction" range="" rwaccess="R">
      <bitenum value="0" token="DIRECTION_0" description="Read"/>
      <bitenum value="1" token="DIRECTION_1" description="Write"/>
    </bitfield>
    <bitfield id="VALID" width="1" begin="0" end="0" resetval="0x0" description="Valid bit" range="" rwaccess="R">
      <bitenum value="0" token="VALID_0" description="Not valid."/>
      <bitenum value="1" token="VALID_1" description="Valid"/>
    </bitfield>
  </register>
  <register id="SBL_GLB_REG_7" acronym="SBL_GLB_REG_7" offset="0x24" width="32" description="GLOBAL REGISTER 7">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x000000" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="SRC_DST_ID" width="2" begin="8" end="7" resetval="0x0" description="Individual module register command number. For the modules that only have 2 individual requestors, this field only displays either 0 or 1. For modules that have 4 individual requestors, this field displays 0, 1, 2 or 3." range="" rwaccess="R">
      <bitenum value="0" token="SRC_DST_ID_0" description="Read/write module requestor #1"/>
      <bitenum value="1" token="SRC_DST_ID_1" description="Read/write module requestor #2"/>
      <bitenum value="2" token="SRC_DST_ID_2" description="Read/write module requestor #3"/>
      <bitenum value="3" token="SRC_DST_ID_3" description="Read/write module requestor #4"/>
    </bitfield>
    <bitfield id="SRC_DST_M" width="5" begin="6" end="2" resetval="0x00" description="Source or destination module" range="" rwaccess="R">
      <bitenum value="0" token="SRC_DST_M_0" description="CCDC module output"/>
      <bitenum value="1" token="SRC_DST_M_1" description="CCDC module fault pixel correction input"/>
      <bitenum value="2" token="SRC_DST_M_2" description="PREVIEW module input"/>
      <bitenum value="3" token="SRC_DST_M_3" description="PREVIEW module output"/>
      <bitenum value="4" token="SRC_DST_M_4" description="PREVIEW module dark frame subtract input"/>
      <bitenum value="5" token="SRC_DST_M_5" description="RESIZER module input"/>
      <bitenum value="6" token="SRC_DST_M_6" description="RESIZER module output line 1"/>
      <bitenum value="7" token="SRC_DST_M_7" description="RESIZER module output line 2"/>
      <bitenum value="8" token="SRC_DST_M_8" description="RESIZER module output line 3"/>
      <bitenum value="9" token="SRC_DST_M_9" description="RESIZER module output line 4"/>
      <bitenum value="10" token="SRC_DST_M_10" description="HISTOGRAM module input"/>
      <bitenum value="11" token="SRC_DST_M_11" description="H3A module output - autofocus"/>
      <bitenum value="12" token="SRC_DST_M_12" description="H3A module output - auto exposure and auto white balance"/>
      <bitenum value="13" token="SRC_DST_M_13" description="CSIa module output"/>
      <bitenum value="14" token="SRC_DST_M_14" description="CSIb module output"/>
    </bitfield>
    <bitfield id="DIRECTION" width="1" begin="1" end="1" resetval="0x0" description="Direction" range="" rwaccess="R">
      <bitenum value="0" token="DIRECTION_0" description="Read"/>
      <bitenum value="1" token="DIRECTION_1" description="Write"/>
    </bitfield>
    <bitfield id="VALID" width="1" begin="0" end="0" resetval="0x0" description="Valid bit" range="" rwaccess="R">
      <bitenum value="0" token="VALID_0" description="Not valid."/>
      <bitenum value="1" token="VALID_1" description="Valid"/>
    </bitfield>
  </register>
  <register id="SBL_CCDC_WR_0" acronym="SBL_CCDC_WR_0" offset="0x28" width="32" description="CCDC WRITE REQUEST 1 REGISTER">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="BYTE_CNT" width="8" begin="29" end="22" resetval="0x00" description="Current byte count." range="" rwaccess="R"/>
    <bitfield id="DATA_READY" width="1" begin="21" end="21" resetval="0x0" description="Data ready" range="" rwaccess="R">
      <bitenum value="0" token="DATA_READY_0" description="No"/>
      <bitenum value="1" token="DATA_READY_1" description="Yes"/>
    </bitfield>
    <bitfield id="DATA_SENT" width="1" begin="20" end="20" resetval="0x0" description="Data sent to the destination, waiting for status." range="" rwaccess="R">
      <bitenum value="0" token="DATA_SENT_0" description="No"/>
      <bitenum value="1" token="DATA_SENT_1" description="Yes"/>
    </bitfield>
    <bitfield id="ADDR" width="20" begin="19" end="0" resetval="0x00000" description="Upper 20 bits of the write address." range="" rwaccess="R"/>
  </register>
  <register id="SBL_CCDC_WR_1" acronym="SBL_CCDC_WR_1" offset="0x2C" width="32" description="CCDC WRITE REQUEST 2 REGISTER">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="BYTE_CNT" width="8" begin="29" end="22" resetval="0x00" description="Current byte count." range="" rwaccess="R"/>
    <bitfield id="DATA_READY" width="1" begin="21" end="21" resetval="0x0" description="Data ready" range="" rwaccess="R">
      <bitenum value="0" token="DATA_READY_0" description="No"/>
      <bitenum value="1" token="DATA_READY_1" description="Yes"/>
    </bitfield>
    <bitfield id="DATA_SENT" width="1" begin="20" end="20" resetval="0x0" description="Data sent to the destination, waiting for status." range="" rwaccess="R">
      <bitenum value="0" token="DATA_SENT_0" description="No"/>
      <bitenum value="1" token="DATA_SENT_1" description="Yes"/>
    </bitfield>
    <bitfield id="ADDR" width="20" begin="19" end="0" resetval="0x00000" description="Upper 20 bits of the write address." range="" rwaccess="R"/>
  </register>
  <register id="SBL_CCDC_WR_2" acronym="SBL_CCDC_WR_2" offset="0x30" width="32" description="CCDC WRITE REQUEST 3 REGISTER">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="BYTE_CNT" width="8" begin="29" end="22" resetval="0x00" description="Current byte count." range="" rwaccess="R"/>
    <bitfield id="DATA_READY" width="1" begin="21" end="21" resetval="0x0" description="Data ready" range="" rwaccess="R">
      <bitenum value="0" token="DATA_READY_0" description="No"/>
      <bitenum value="1" token="DATA_READY_1" description="Yes"/>
    </bitfield>
    <bitfield id="DATA_SENT" width="1" begin="20" end="20" resetval="0x0" description="Data sent to the destination, waiting for status." range="" rwaccess="R">
      <bitenum value="0" token="DATA_SENT_0" description="No"/>
      <bitenum value="1" token="DATA_SENT_1" description="Yes"/>
    </bitfield>
    <bitfield id="ADDR" width="20" begin="19" end="0" resetval="0x00000" description="Upper 20 bits of the write address." range="" rwaccess="R"/>
  </register>
  <register id="SBL_CCDC_WR_3" acronym="SBL_CCDC_WR_3" offset="0x34" width="32" description="CCDC WRITE REQUEST 4 REGISTER">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="BYTE_CNT" width="8" begin="29" end="22" resetval="0x00" description="Current byte count." range="" rwaccess="R"/>
    <bitfield id="DATA_READY" width="1" begin="21" end="21" resetval="0x0" description="Data ready" range="" rwaccess="R">
      <bitenum value="0" token="DATA_READY_0" description="No"/>
      <bitenum value="1" token="DATA_READY_1" description="Yes"/>
    </bitfield>
    <bitfield id="DATA_SENT" width="1" begin="20" end="20" resetval="0x0" description="Data sent to the destination, waiting for status." range="" rwaccess="R">
      <bitenum value="0" token="DATA_SENT_0" description="No"/>
      <bitenum value="1" token="DATA_SENT_1" description="Yes"/>
    </bitfield>
    <bitfield id="ADDR" width="20" begin="19" end="0" resetval="0x00000" description="Upper 20 bits of the write address." range="" rwaccess="R"/>
  </register>
  <register id="SBL_CCDC_FP_RD_0" acronym="SBL_CCDC_FP_RD_0" offset="0x38" width="32" description="CCDC FAULT PIXEL CORRECTION READ REQUEST 1 REGISTER">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="VALID" width="1" begin="30" end="30" resetval="0" description="Valid bitRead 0x0 : No Read 0x1 : Ye s" range="" rwaccess="R"/>
    <bitfield id="DATA_WAIT" width="1" begin="29" end="29" resetval="0" description="Waiting for dataRead 0x0 : No Read 0x1 : Yes" range="" rwaccess="R"/>
    <bitfield id="DATA_AVL" width="1" begin="28" end="28" resetval="0" description="Data available. Received from source and can be read by the module.Read 0x0 : No Read 0x1 : Yes" range="" rwaccess="R"/>
    <bitfield id="BYTE_CNT" width="8" begin="27" end="20" resetval="0x00" description="Byte count requested." range="" rwaccess="R"/>
    <bitfield id="ADDR" width="20" begin="19" end="0" resetval="0x00000" description="Upper 20 bits of the read address." range="" rwaccess="R"/>
  </register>
  <register id="SBL_CCDC_FP_RD_1" acronym="SBL_CCDC_FP_RD_1" offset="0x3C" width="32" description="CCDC FAULT PIXEL CORRECTION READ REQUEST 2 REGISTER">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="VALID" width="1" begin="30" end="30" resetval="0" description="Valid bit.Read 0x0: NoRead 0x1: Yes" range="" rwaccess="R"/>
    <bitfield id="DATA_WAIT" width="1" begin="29" end="29" resetval="0" description="Waiting for dataRead 0x0 : No Read 0x1 : Yes" range="" rwaccess="R"/>
    <bitfield id="DATA_AVL" width="1" begin="28" end="28" resetval="0" description="Data available. Received from source and can be read by the module.Read 0x0 : No Read 0x1 : Yes" range="" rwaccess="R"/>
    <bitfield id="BYTE_CNT" width="8" begin="27" end="20" resetval="0x00" description="Byte count requested." range="" rwaccess="R"/>
    <bitfield id="ADDR" width="20" begin="19" end="0" resetval="0x00000" description="Upper 20 bits of the read address." range="" rwaccess="R"/>
  </register>
  <register id="SBL_PRV_RD_0" acronym="SBL_PRV_RD_0" offset="0x40" width="32" description="PREVIEW READ REQUEST 1 REGISTER">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="VALID" width="1" begin="30" end="30" resetval="0" description="Valid bit.Read 0x0: NoRead 0x1: Yes" range="" rwaccess="R"/>
    <bitfield id="DATA_WAIT" width="1" begin="29" end="29" resetval="0" description="Waiting for dataRead 0x0 : No Read 0x1 : Yes" range="" rwaccess="R"/>
    <bitfield id="DATA_AVL" width="1" begin="28" end="28" resetval="0" description="Data available. Received from source and can be read by the module.Read 0x0 : No Read 0x1 : Yes" range="" rwaccess="R"/>
    <bitfield id="BYTE_CNT" width="8" begin="27" end="20" resetval="0x00" description="Byte count requested." range="" rwaccess="R"/>
    <bitfield id="ADDR" width="20" begin="19" end="0" resetval="0x00000" description="Upper 20 bits of the read address." range="" rwaccess="R"/>
  </register>
  <register id="SBL_PRV_RD_1" acronym="SBL_PRV_RD_1" offset="0x44" width="32" description="PREVIEW READ REQUEST 2 REGISTER">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="VALID" width="1" begin="30" end="30" resetval="0" description="Valid bit.Read 0x0: NoRead 0x1: Yes" range="" rwaccess="R"/>
    <bitfield id="DATA_WAIT" width="1" begin="29" end="29" resetval="0" description="Waiting for dataRead 0x0 : No Read 0x1 : Yes" range="" rwaccess="R"/>
    <bitfield id="DATA_AVL" width="1" begin="28" end="28" resetval="0" description="Data available. Received from source and can be read by the module.Read 0x0 : No Read 0x1 : Yes" range="" rwaccess="R"/>
    <bitfield id="BYTE_CNT" width="8" begin="27" end="20" resetval="0x00" description="Byte count requested." range="" rwaccess="R"/>
    <bitfield id="ADDR" width="20" begin="19" end="0" resetval="0x00000" description="Upper 20 bits of the read address." range="" rwaccess="R"/>
  </register>
  <register id="SBL_PRV_RD_2" acronym="SBL_PRV_RD_2" offset="0x48" width="32" description="PREVIEW READ REQUEST 3 REGISTER">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="VALID" width="1" begin="30" end="30" resetval="0" description="Valid bit.Read 0x0: NoRead 0x1: Yes" range="" rwaccess="R"/>
    <bitfield id="DATA_WAIT" width="1" begin="29" end="29" resetval="0" description="Waiting for dataRead 0x0 : No Read 0x1 : Yes" range="" rwaccess="R"/>
    <bitfield id="DATA_AVL" width="1" begin="28" end="28" resetval="0" description="Data available. Received from source and can be read by the module.Read 0x0 : No Read 0x1 : Yes" range="" rwaccess="R"/>
    <bitfield id="BYTE_CNT" width="8" begin="27" end="20" resetval="0x00" description="Byte count requested." range="" rwaccess="R"/>
    <bitfield id="ADDR" width="20" begin="19" end="0" resetval="0x00000" description="Upper 20 bits of the read address." range="" rwaccess="R"/>
  </register>
  <register id="SBL_PRV_RD_3" acronym="SBL_PRV_RD_3" offset="0x4C" width="32" description="PREVIEW READ REQUEST 4 REGISTER">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="VALID" width="1" begin="30" end="30" resetval="0" description="Valid bit.Read 0x0: NoRead 0x1: Yes" range="" rwaccess="R"/>
    <bitfield id="DATA_WAIT" width="1" begin="29" end="29" resetval="0" description="Waiting for dataRead 0x0 : No Read 0x1 : Yes" range="" rwaccess="R"/>
    <bitfield id="DATA_AVL" width="1" begin="28" end="28" resetval="0" description="Data available. Received from source and can be read by the module.Read 0x0 : No Read 0x1 : Yes" range="" rwaccess="R"/>
    <bitfield id="BYTE_CNT" width="8" begin="27" end="20" resetval="0x00" description="Byte count requested." range="" rwaccess="R"/>
    <bitfield id="ADDR" width="20" begin="19" end="0" resetval="0x00000" description="Upper 20 bits of the read address." range="" rwaccess="R"/>
  </register>
  <register id="SBL_PRV_WR_0" acronym="SBL_PRV_WR_0" offset="0x50" width="32" description="PREVIEW WRITE REQUEST 1 REGISTER">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="BYTE_CNT" width="8" begin="29" end="22" resetval="0x00" description="Current byte count." range="" rwaccess="R"/>
    <bitfield id="DATA_READY" width="1" begin="21" end="21" resetval="0x0" description="Data ready" range="" rwaccess="R">
      <bitenum value="0" token="DATA_READY_0" description="No"/>
      <bitenum value="1" token="DATA_READY_1" description="Yes"/>
    </bitfield>
    <bitfield id="DATA_SENT" width="1" begin="20" end="20" resetval="0x0" description="Data sent to the destination, waiting for status." range="" rwaccess="R">
      <bitenum value="0" token="DATA_SENT_0" description="No"/>
      <bitenum value="1" token="DATA_SENT_1" description="Yes"/>
    </bitfield>
    <bitfield id="ADDR" width="20" begin="19" end="0" resetval="0x00000" description="Upper 20 bits of the write address." range="" rwaccess="R"/>
  </register>
  <register id="SBL_PRV_WR_1" acronym="SBL_PRV_WR_1" offset="0x54" width="32" description="PREVIEW WRITE REQUEST 2 REGISTER">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="BYTE_CNT" width="8" begin="29" end="22" resetval="0x00" description="Current byte count." range="" rwaccess="R"/>
    <bitfield id="DATA_READY" width="1" begin="21" end="21" resetval="0x0" description="Data ready" range="" rwaccess="R">
      <bitenum value="0" token="DATA_READY_0" description="No"/>
      <bitenum value="1" token="DATA_READY_1" description="Yes"/>
    </bitfield>
    <bitfield id="DATA_SENT" width="1" begin="20" end="20" resetval="0x0" description="Data sent to the destination, waiting for status." range="" rwaccess="R">
      <bitenum value="0" token="DATA_SENT_0" description="No"/>
      <bitenum value="1" token="DATA_SENT_1" description="Yes"/>
    </bitfield>
    <bitfield id="ADDR" width="20" begin="19" end="0" resetval="0x00000" description="Upper 20 bits of the write address." range="" rwaccess="R"/>
  </register>
  <register id="SBL_PRV_WR_2" acronym="SBL_PRV_WR_2" offset="0x58" width="32" description="PREVIEW WRITE REQUEST 3 REGISTER">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="BYTE_CNT" width="8" begin="29" end="22" resetval="0x00" description="Current byte count" range="" rwaccess="R"/>
    <bitfield id="DATA_READY" width="1" begin="21" end="21" resetval="0" description="Data ready" range="" rwaccess="R">
      <bitenum value="0" token="DATA_READY_0_r" description="No"/>
      <bitenum value="1" token="DATA_READY_1_r" description="Yes"/>
    </bitfield>
    <bitfield id="DATA_SENT" width="1" begin="20" end="20" resetval="0" description="Data sent to the destination, waiting for status" range="" rwaccess="R">
      <bitenum value="0" token="DATA_SENT_0_r" description="No"/>
      <bitenum value="1" token="DATA_SENT_1_r" description="Yes"/>
    </bitfield>
    <bitfield id="ADDR" width="20" begin="19" end="0" resetval="0x00000" description="Upper 20 bits of the write address." range="" rwaccess="R"/>
  </register>
  <register id="SBL_PRV_WR_3" acronym="SBL_PRV_WR_3" offset="0x5C" width="32" description="PREVIEW WRITE REQUEST 4 REGISTER">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="BYTE_CNT" width="8" begin="29" end="22" resetval="0x00" description="Current byte count" range="" rwaccess="R"/>
    <bitfield id="DATA_READY" width="1" begin="21" end="21" resetval="0" description="Data ready" range="" rwaccess="R">
      <bitenum value="0" token="DATA_READY_0_r" description="No"/>
      <bitenum value="1" token="DATA_READY_1_r" description="Yes"/>
    </bitfield>
    <bitfield id="DATA_SENT" width="1" begin="20" end="20" resetval="0" description="Data sent to the destination, waiting for status" range="" rwaccess="R">
      <bitenum value="0" token="DATA_SENT_0_r" description="No"/>
      <bitenum value="1" token="DATA_SENT_1_r" description="Yes"/>
    </bitfield>
    <bitfield id="ADDR" width="20" begin="19" end="0" resetval="0x00000" description="Upper 20 bits of the write address." range="" rwaccess="R"/>
  </register>
  <register id="SBL_PRV_DK_RD_0" acronym="SBL_PRV_DK_RD_0" offset="0x60" width="32" description="PREVIEW READ REQUEST 1 REGISTER">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="VALID" width="1" begin="30" end="30" resetval="0x0" description="Valid bit" range="" rwaccess="R">
      <bitenum value="0" token="VALID_0" description="No"/>
      <bitenum value="1" token="VALID_1" description="Yes"/>
    </bitfield>
    <bitfield id="DATA_WAIT" width="1" begin="29" end="29" resetval="0x0" description="Waiting for data" range="" rwaccess="R">
      <bitenum value="0" token="DATA_WAIT_0" description="No"/>
      <bitenum value="1" token="DATA_WAIT_1" description="Yes"/>
    </bitfield>
    <bitfield id="DATA_AVL" width="1" begin="28" end="28" resetval="0x0" description="Data available. Received from source and can be read by the module." range="" rwaccess="R">
      <bitenum value="0" token="DATA_AVL_0" description="No"/>
      <bitenum value="1" token="DATA_AVL_1" description="Yes"/>
    </bitfield>
    <bitfield id="BYTE_CNT" width="8" begin="27" end="20" resetval="0x00" description="Byte count requested." range="" rwaccess="R"/>
    <bitfield id="ADDR" width="20" begin="19" end="0" resetval="0x00000" description="Upper 20 bits of the read address." range="" rwaccess="R"/>
  </register>
  <register id="SBL_PRV_DK_RD_1" acronym="SBL_PRV_DK_RD_1" offset="0x64" width="32" description="PREVIEW READ REQUEST 2 REGISTER">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="VALID" width="1" begin="30" end="30" resetval="0x0" description="Valid bit" range="" rwaccess="R">
      <bitenum value="0" token="VALID_0" description="No"/>
      <bitenum value="1" token="VALID_1" description="Yes"/>
    </bitfield>
    <bitfield id="DATA_WAIT" width="1" begin="29" end="29" resetval="0x0" description="Waiting for data" range="" rwaccess="R">
      <bitenum value="0" token="DATA_WAIT_0" description="No"/>
      <bitenum value="1" token="DATA_WAIT_1" description="Yes"/>
    </bitfield>
    <bitfield id="DATA_AVL" width="1" begin="28" end="28" resetval="0x0" description="Data available. Received from source and can be read by the module." range="" rwaccess="R">
      <bitenum value="0" token="DATA_AVL_0" description="No"/>
      <bitenum value="1" token="DATA_AVL_1" description="Yes"/>
    </bitfield>
    <bitfield id="BYTE_CNT" width="8" begin="27" end="20" resetval="0x00" description="Byte count requested." range="" rwaccess="R"/>
    <bitfield id="ADDR" width="20" begin="19" end="0" resetval="0x00000" description="Upper 20 bits of the read address." range="" rwaccess="R"/>
  </register>
  <register id="SBL_PRV_DK_RD_2" acronym="SBL_PRV_DK_RD_2" offset="0x68" width="32" description="PREVIEW READ REQUEST 3 REGISTER">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="VALID" width="1" begin="30" end="30" resetval="0x0" description="Valid bit" range="" rwaccess="R">
      <bitenum value="0" token="VALID_0" description="No"/>
      <bitenum value="1" token="VALID_1" description="Yes"/>
    </bitfield>
    <bitfield id="DATA_WAIT" width="1" begin="29" end="29" resetval="0x0" description="Waiting for data" range="" rwaccess="R">
      <bitenum value="0" token="DATA_WAIT_0" description="No"/>
      <bitenum value="1" token="DATA_WAIT_1" description="Yes"/>
    </bitfield>
    <bitfield id="DATA_AVL" width="1" begin="28" end="28" resetval="0x0" description="Data available. Received from source and can be read by the module." range="" rwaccess="R">
      <bitenum value="0" token="DATA_AVL_0" description="No"/>
      <bitenum value="1" token="DATA_AVL_1" description="Yes"/>
    </bitfield>
    <bitfield id="BYTE_CNT" width="8" begin="27" end="20" resetval="0x00" description="Byte count requested." range="" rwaccess="R"/>
    <bitfield id="ADDR" width="20" begin="19" end="0" resetval="0x00000" description="Upper 20 bits of the read address." range="" rwaccess="R"/>
  </register>
  <register id="SBL_PRV_DK_RD_3" acronym="SBL_PRV_DK_RD_3" offset="0x6C" width="32" description="PREVIEW READ REQUEST 4 REGISTER">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="VALID" width="1" begin="30" end="30" resetval="0x0" description="Valid bit" range="" rwaccess="R">
      <bitenum value="0" token="VALID_0" description="No"/>
      <bitenum value="1" token="VALID_1" description="Yes"/>
    </bitfield>
    <bitfield id="DATA_WAIT" width="1" begin="29" end="29" resetval="0x0" description="Waiting for data" range="" rwaccess="R">
      <bitenum value="0" token="DATA_WAIT_0" description="No"/>
      <bitenum value="1" token="DATA_WAIT_1" description="Yes"/>
    </bitfield>
    <bitfield id="DATA_AVL" width="1" begin="28" end="28" resetval="0x0" description="Data available. Received from source and can be read by the module." range="" rwaccess="R">
      <bitenum value="0" token="DATA_AVL_0" description="No"/>
      <bitenum value="1" token="DATA_AVL_1" description="Yes"/>
    </bitfield>
    <bitfield id="BYTE_CNT" width="8" begin="27" end="20" resetval="0x00" description="Byte count requested." range="" rwaccess="R"/>
    <bitfield id="ADDR" width="20" begin="19" end="0" resetval="0x00000" description="Upper 20 bits of the read address." range="" rwaccess="R"/>
  </register>
  <register id="SBL_RSZ_RD_0" acronym="SBL_RSZ_RD_0" offset="0x70" width="32" description="RESEIZER READ REQUEST 1 REGISTER">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="VALID" width="1" begin="30" end="30" resetval="0" description="Valid bit.Read 0x0: No Read 0x1: Yes" range="" rwaccess="R"/>
    <bitfield id="DATA_WAIT" width="1" begin="29" end="29" resetval="0" description="Waiting for dataRead 0x0: No Read 0x1: Yes" range="" rwaccess="R"/>
    <bitfield id="DATA_AVL" width="1" begin="28" end="28" resetval="0" description="Data available. Received from source and can be read by the module.Read 0x0: No Read 0x1: Yes" range="" rwaccess="R"/>
    <bitfield id="BYTE_CNT" width="8" begin="27" end="20" resetval="0x00" description="Byte count requested." range="" rwaccess="R"/>
    <bitfield id="ADDR" width="20" begin="19" end="0" resetval="0x00000" description="Upper 20 bits of the read address." range="" rwaccess="R"/>
  </register>
  <register id="SBL_RSZ_RD_1" acronym="SBL_RSZ_RD_1" offset="0x74" width="32" description="RESIZER READ REQUEST 2 REGISTER">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="VALID" width="1" begin="30" end="30" resetval="0" description="Valid bit.Read 0x0: No Read 0x1: Yes" range="" rwaccess="R"/>
    <bitfield id="DATA_WAIT" width="1" begin="29" end="29" resetval="0" description="Waiting for dataRead 0x0: No Read 0x1: Yes" range="" rwaccess="R"/>
    <bitfield id="DATA_AVL" width="1" begin="28" end="28" resetval="0" description="Data available. Received from source and can be read by the module.Read 0x0: No Read 0x1: Yes" range="" rwaccess="R"/>
    <bitfield id="BYTE_CNT" width="8" begin="27" end="20" resetval="0x00" description="Byte count requested." range="" rwaccess="R"/>
    <bitfield id="ADDR" width="20" begin="19" end="0" resetval="0x00000" description="Upper 20 bits of the read address." range="" rwaccess="R"/>
  </register>
  <register id="SBL_RSZ_RD_2" acronym="SBL_RSZ_RD_2" offset="0x78" width="32" description="RESIZER READ REQUEST 3 REGISTER">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="VALID" width="1" begin="30" end="30" resetval="0" description="Valid bit.Read 0x0: No Read 0x1: Yes" range="" rwaccess="R"/>
    <bitfield id="DATA_WAIT" width="1" begin="29" end="29" resetval="0" description="Waiting for dataRead 0x0: No Read 0x1: Yes" range="" rwaccess="R"/>
    <bitfield id="DATA_AVL" width="1" begin="28" end="28" resetval="0" description="Data available. Received from source and can be read by the module.Read 0x0: No Read 0x1: Yes" range="" rwaccess="R"/>
    <bitfield id="BYTE_CNT" width="8" begin="27" end="20" resetval="0x00" description="Byte count requested." range="" rwaccess="R"/>
    <bitfield id="ADDR" width="20" begin="19" end="0" resetval="0x00000" description="Upper 20 bits of the read address." range="" rwaccess="R"/>
  </register>
  <register id="SBL_RSZ_RD_3" acronym="SBL_RSZ_RD_3" offset="0x7C" width="32" description="RESIZER READ REQUEST 4 REGISTER">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="VALID" width="1" begin="30" end="30" resetval="0" description="Valid bit.Read 0x0: No Read 0x1: Yes" range="" rwaccess="R"/>
    <bitfield id="DATA_WAIT" width="1" begin="29" end="29" resetval="0" description="Waiting for dataRead 0x0: No Read 0x1: Yes" range="" rwaccess="R"/>
    <bitfield id="DATA_AVL" width="1" begin="28" end="28" resetval="0" description="Data available. Received from source and can be read by the module.Read 0x0: No Read 0x1: Yes" range="" rwaccess="R"/>
    <bitfield id="BYTE_CNT" width="8" begin="27" end="20" resetval="0x00" description="Byte count requested." range="" rwaccess="R"/>
    <bitfield id="ADDR" width="20" begin="19" end="0" resetval="0x00000" description="Upper 20 bits of the read address." range="" rwaccess="R"/>
  </register>
  <register id="SBL_RSZ1_WR_0" acronym="SBL_RSZ1_WR_0" offset="0x80" width="32" description="RESIZER LINE 1 WRITE REQUEST 1 REGISTER">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="BYTE_CNT" width="8" begin="29" end="22" resetval="0x0" description="Current byte count" range="" rwaccess="R"/>
    <bitfield id="DATA_READY" width="1" begin="21" end="21" resetval="0" description="Data ready" range="" rwaccess="R">
      <bitenum value="0" token="DATA_READY_0_r" description="No"/>
      <bitenum value="1" token="DATA_READY_1_r" description="Yes"/>
    </bitfield>
    <bitfield id="DATA_SENT" width="1" begin="20" end="20" resetval="0" description="Data sent to the destination, waiting for status" range="" rwaccess="R">
      <bitenum value="0" token="DATA_SENT_0_r" description="No"/>
      <bitenum value="1" token="DATA_SENT_1_r" description="Yes"/>
    </bitfield>
    <bitfield id="ADDR" width="20" begin="19" end="0" resetval="0x00000" description="Upper 20 bits of the write address." range="" rwaccess="R"/>
  </register>
  <register id="SBL_RSZ1_WR_1" acronym="SBL_RSZ1_WR_1" offset="0x84" width="32" description="RESIZER LINE 1 WRITE REQUEST 2 REGISTER">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="BYTE_CNT" width="8" begin="29" end="22" resetval="0x0" description="Current byte count" range="" rwaccess="R"/>
    <bitfield id="DATA_READY" width="1" begin="21" end="21" resetval="0" description="Data ready" range="" rwaccess="R">
      <bitenum value="0" token="DATA_READY_0_r" description="No"/>
      <bitenum value="1" token="DATA_READY_1_r" description="Yes"/>
    </bitfield>
    <bitfield id="DATA_SENT" width="1" begin="20" end="20" resetval="0" description="Data sent to the destination, waiting for status" range="" rwaccess="R">
      <bitenum value="0" token="DATA_SENT_0_r" description="No"/>
      <bitenum value="1" token="DATA_SENT_1_r" description="Yes"/>
    </bitfield>
    <bitfield id="ADDR" width="20" begin="19" end="0" resetval="0x00000" description="Upper 20 bits of the write address." range="" rwaccess="R"/>
  </register>
  <register id="SBL_RSZ1_WR_2" acronym="SBL_RSZ1_WR_2" offset="0x88" width="32" description="RESIZER LINE 1 WRITE REQUEST 3 REGISTER">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="BYTE_CNT" width="8" begin="29" end="22" resetval="0x00" description="Current byte count" range="" rwaccess="R"/>
    <bitfield id="DATA_READY" width="1" begin="21" end="21" resetval="0" description="Data ready" range="" rwaccess="R">
      <bitenum value="0" token="DATA_READY_0_r" description="No"/>
      <bitenum value="1" token="DATA_READY_1_r" description="Yes"/>
    </bitfield>
    <bitfield id="DATA_SENT" width="1" begin="20" end="20" resetval="0" description="Data sent to the destination, waiting for status" range="" rwaccess="R">
      <bitenum value="0" token="DATA_SENT_0_r" description="No"/>
      <bitenum value="1" token="DATA_SENT_1_r" description="Yes"/>
    </bitfield>
    <bitfield id="ADDR" width="20" begin="19" end="0" resetval="0x00000" description="Upper 20 bits of the write address." range="" rwaccess="R"/>
  </register>
  <register id="SBL_RSZ1_WR_3" acronym="SBL_RSZ1_WR_3" offset="0x8C" width="32" description="RESIZER LINE 1 WRITE REQUEST 4 REGISTER">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="BYTE_CNT" width="8" begin="29" end="22" resetval="0x00" description="Current byte count" range="" rwaccess="R"/>
    <bitfield id="DATA_READY" width="1" begin="21" end="21" resetval="0" description="Data ready" range="" rwaccess="R">
      <bitenum value="0" token="DATA_READY_0_r" description="No"/>
      <bitenum value="1" token="DATA_READY_1_r" description="Yes"/>
    </bitfield>
    <bitfield id="DATA_SENT" width="1" begin="20" end="20" resetval="0" description="Data sent to the destination, waiting for status" range="" rwaccess="R">
      <bitenum value="0" token="DATA_SENT_0_r" description="No"/>
      <bitenum value="1" token="DATA_SENT_1_r" description="Yes"/>
    </bitfield>
    <bitfield id="ADDR" width="20" begin="19" end="0" resetval="0x00000" description="Upper 20 bits of the write address." range="" rwaccess="R"/>
  </register>
  <register id="SBL_RSZ2_WR_0" acronym="SBL_RSZ2_WR_0" offset="0x90" width="32" description="RESIZER LINE 2 WRITE REQUEST 1 REGISTER">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="BYTE_CNT" width="8" begin="29" end="22" resetval="0x00" description="Current byte count" range="" rwaccess="R"/>
    <bitfield id="DATA_READY" width="1" begin="21" end="21" resetval="0" description="Data ready" range="" rwaccess="R">
      <bitenum value="0" token="DATA_READY_0_r" description="No"/>
      <bitenum value="1" token="DATA_READY_1_r" description="Yes"/>
    </bitfield>
    <bitfield id="DATA_SENT" width="1" begin="20" end="20" resetval="0" description="Data sent to the destination, waiting for status" range="" rwaccess="R">
      <bitenum value="0" token="DATA_SENT_0_r" description="No"/>
      <bitenum value="1" token="DATA_SENT_1_r" description="Yes"/>
    </bitfield>
    <bitfield id="ADDR" width="20" begin="19" end="0" resetval="0x00000" description="Upper 20 bits of the write address." range="" rwaccess="R"/>
  </register>
  <register id="SBL_RSZ2_WR_1" acronym="SBL_RSZ2_WR_1" offset="0x94" width="32" description="RESIZER LINE 2 WRITE REQUEST 2 REGISTER">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="BYTE_CNT" width="8" begin="29" end="22" resetval="0x00" description="Current byte count" range="" rwaccess="R"/>
    <bitfield id="DATA_READY" width="1" begin="21" end="21" resetval="0" description="Data ready" range="" rwaccess="R">
      <bitenum value="0" token="DATA_READY_0_r" description="No"/>
      <bitenum value="1" token="DATA_READY_1_r" description="Yes"/>
    </bitfield>
    <bitfield id="DATA_SENT" width="1" begin="20" end="20" resetval="0" description="Data sent to the destination, waiting for status" range="" rwaccess="R">
      <bitenum value="0" token="DATA_SENT_0_r" description="No"/>
      <bitenum value="1" token="DATA_SENT_1_r" description="Yes"/>
    </bitfield>
    <bitfield id="ADDR" width="20" begin="19" end="0" resetval="0x00000" description="Upper 20 bits of the write address." range="" rwaccess="R"/>
  </register>
  <register id="SBL_RSZ2_WR_2" acronym="SBL_RSZ2_WR_2" offset="0x98" width="32" description="RESIZER LINE 2 WRITE REQUEST 3 REGISTER">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="BYTE_CNT" width="8" begin="29" end="22" resetval="0x00" description="Current byte count" range="" rwaccess="R"/>
    <bitfield id="DATA_READY" width="1" begin="21" end="21" resetval="0" description="Data ready" range="" rwaccess="R">
      <bitenum value="0" token="DATA_READY_0_r" description="No"/>
      <bitenum value="1" token="DATA_READY_1_r" description="Yes"/>
    </bitfield>
    <bitfield id="DATA_SENT" width="1" begin="20" end="20" resetval="0" description="Data sent to the destination, waiting for status" range="" rwaccess="R">
      <bitenum value="0" token="DATA_SENT_0_r" description="No"/>
      <bitenum value="1" token="DATA_SENT_1_r" description="Yes"/>
    </bitfield>
    <bitfield id="ADDR" width="20" begin="19" end="0" resetval="0x00000" description="Upper 20 bits of the write address." range="" rwaccess="R"/>
  </register>
  <register id="SBL_RSZ2_WR_3" acronym="SBL_RSZ2_WR_3" offset="0x9C" width="32" description="RESIZER LINE 2 WRITE REQUEST 4 REGISTER">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="BYTE_CNT" width="8" begin="29" end="22" resetval="0x00" description="Current byte count" range="" rwaccess="R"/>
    <bitfield id="DATA_READY" width="1" begin="21" end="21" resetval="0" description="Data ready" range="" rwaccess="R">
      <bitenum value="0" token="DATA_READY_0_r" description="No"/>
      <bitenum value="1" token="DATA_READY_1_r" description="Yes"/>
    </bitfield>
    <bitfield id="DATA_SENT" width="1" begin="20" end="20" resetval="0" description="Data sent to the destination, waiting for status" range="" rwaccess="R">
      <bitenum value="0" token="DATA_SENT_0_r" description="No"/>
      <bitenum value="1" token="DATA_SENT_1_r" description="Yes"/>
    </bitfield>
    <bitfield id="ADDR" width="20" begin="19" end="0" resetval="0x00000" description="Upper 20 bits of the write address." range="" rwaccess="R"/>
  </register>
  <register id="SBL_RSZ3_WR_0" acronym="SBL_RSZ3_WR_0" offset="0xA0" width="32" description="RESIZER LINE 3 WRITE REQUEST 1 REGISTER">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="BYTE_CNT" width="8" begin="29" end="22" resetval="0x00" description="Current byte count." range="" rwaccess="R"/>
    <bitfield id="DATA_READY" width="1" begin="21" end="21" resetval="0x0" description="Data ready" range="" rwaccess="R">
      <bitenum value="0" token="DATA_READY_0" description="No"/>
      <bitenum value="1" token="DATA_READY_1" description="Yes"/>
    </bitfield>
    <bitfield id="DATA_SENT" width="1" begin="20" end="20" resetval="0x0" description="Data sent to the destination, waiting for status." range="" rwaccess="R">
      <bitenum value="0" token="DATA_SENT_0" description="No"/>
      <bitenum value="1" token="DATA_SENT_1" description="Yes"/>
    </bitfield>
    <bitfield id="ADDR" width="20" begin="19" end="0" resetval="0x00000" description="Upper 20 bits of the write address." range="" rwaccess="R"/>
  </register>
  <register id="SBL_RSZ3_WR_1" acronym="SBL_RSZ3_WR_1" offset="0xA4" width="32" description="RESIZER LINE 3 WRITE REQUEST 2 REGISTER">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="BYTE_CNT" width="8" begin="29" end="22" resetval="0x00" description="Current byte count." range="" rwaccess="R"/>
    <bitfield id="DATA_READY" width="1" begin="21" end="21" resetval="0x0" description="Data ready" range="" rwaccess="R">
      <bitenum value="0" token="DATA_READY_0" description="No"/>
      <bitenum value="1" token="DATA_READY_1" description="Yes"/>
    </bitfield>
    <bitfield id="DATA_SENT" width="1" begin="20" end="20" resetval="0x0" description="Data sent to the destination, waiting for status." range="" rwaccess="R">
      <bitenum value="0" token="DATA_SENT_0" description="No"/>
      <bitenum value="1" token="DATA_SENT_1" description="Yes"/>
    </bitfield>
    <bitfield id="ADDR" width="20" begin="19" end="0" resetval="0x00000" description="Upper 20 bits of the write address." range="" rwaccess="R"/>
  </register>
  <register id="SBL_RSZ3_WR_2" acronym="SBL_RSZ3_WR_2" offset="0xA8" width="32" description="RESIZER LINE 3 WRITE REQUEST 3 REGISTER">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="BYTE_CNT" width="8" begin="29" end="22" resetval="0x00" description="Current byte count." range="" rwaccess="R"/>
    <bitfield id="DATA_READY" width="1" begin="21" end="21" resetval="0x0" description="Data ready" range="" rwaccess="R">
      <bitenum value="0" token="DATA_READY_0" description="No"/>
      <bitenum value="1" token="DATA_READY_1" description="Yes"/>
    </bitfield>
    <bitfield id="DATA_SENT" width="1" begin="20" end="20" resetval="0x0" description="Data sent to the destination, waiting for status." range="" rwaccess="R">
      <bitenum value="0" token="DATA_SENT_0" description="No"/>
      <bitenum value="1" token="DATA_SENT_1" description="Yes"/>
    </bitfield>
    <bitfield id="ADDR" width="20" begin="19" end="0" resetval="0x00000" description="Upper 20 bits of the write address." range="" rwaccess="R"/>
  </register>
  <register id="SBL_RSZ3_WR_3" acronym="SBL_RSZ3_WR_3" offset="0xAC" width="32" description="RESIZER LINE 3 WRITE REQUEST 4 REGISTER">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="BYTE_CNT" width="8" begin="29" end="22" resetval="0x00" description="Current byte count." range="" rwaccess="R"/>
    <bitfield id="DATA_READY" width="1" begin="21" end="21" resetval="0x0" description="Data ready" range="" rwaccess="R">
      <bitenum value="0" token="DATA_READY_0" description="No"/>
      <bitenum value="1" token="DATA_READY_1" description="Yes"/>
    </bitfield>
    <bitfield id="DATA_SENT" width="1" begin="20" end="20" resetval="0x0" description="Data sent to the destination, waiting for status." range="" rwaccess="R">
      <bitenum value="0" token="DATA_SENT_0" description="No"/>
      <bitenum value="1" token="DATA_SENT_1" description="Yes"/>
    </bitfield>
    <bitfield id="ADDR" width="20" begin="19" end="0" resetval="0x00000" description="Upper 20 bits of the write address." range="" rwaccess="R"/>
  </register>
  <register id="SBL_RSZ4_WR_0" acronym="SBL_RSZ4_WR_0" offset="0xB0" width="32" description="RESIZER LINE 4 WRITE REQUEST 1 REGISTER">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="BYTE_CNT" width="8" begin="29" end="22" resetval="0x00" description="Current byte count." range="" rwaccess="R"/>
    <bitfield id="DATA_READY" width="1" begin="21" end="21" resetval="0x0" description="Data ready" range="" rwaccess="R">
      <bitenum value="0" token="DATA_READY_0" description="No"/>
      <bitenum value="1" token="DATA_READY_1" description="Yes"/>
    </bitfield>
    <bitfield id="DATA_SENT" width="1" begin="20" end="20" resetval="0x0" description="Data sent to the destination, waiting for status." range="" rwaccess="R">
      <bitenum value="0" token="DATA_SENT_0" description="No"/>
      <bitenum value="1" token="DATA_SENT_1" description="Yes"/>
    </bitfield>
    <bitfield id="ADDR" width="20" begin="19" end="0" resetval="0x00000" description="Upper 20 bits of the write address." range="" rwaccess="R"/>
  </register>
  <register id="SBL_RSZ4_WR_1" acronym="SBL_RSZ4_WR_1" offset="0xB4" width="32" description="RESIZER LINE 4 WRITE REQUEST 2 REGISTER">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="BYTE_CNT" width="8" begin="29" end="22" resetval="0x00" description="Current byte count." range="" rwaccess="R"/>
    <bitfield id="DATA_READY" width="1" begin="21" end="21" resetval="0x0" description="Data ready" range="" rwaccess="R">
      <bitenum value="0" token="DATA_READY_0" description="No"/>
      <bitenum value="1" token="DATA_READY_1" description="Yes"/>
    </bitfield>
    <bitfield id="DATA_SENT" width="1" begin="20" end="20" resetval="0x0" description="Data sent to the destination, waiting for status." range="" rwaccess="R">
      <bitenum value="0" token="DATA_SENT_0" description="No"/>
      <bitenum value="1" token="DATA_SENT_1" description="Yes"/>
    </bitfield>
    <bitfield id="ADDR" width="20" begin="19" end="0" resetval="0x00000" description="Upper 20 bits of the write address." range="" rwaccess="R"/>
  </register>
  <register id="SBL_RSZ4_WR_2" acronym="SBL_RSZ4_WR_2" offset="0xB8" width="32" description="RESIZER LINE 4 WRITE REQUEST 3 REGISTER">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="BYTE_CNT" width="8" begin="29" end="22" resetval="0x00" description="Current byte count." range="" rwaccess="R"/>
    <bitfield id="DATA_READY" width="1" begin="21" end="21" resetval="0x0" description="Data ready" range="" rwaccess="R">
      <bitenum value="0" token="DATA_READY_0" description="No"/>
      <bitenum value="1" token="DATA_READY_1" description="Yes"/>
    </bitfield>
    <bitfield id="DATA_SENT" width="1" begin="20" end="20" resetval="0x0" description="Data sent to the destination, waiting for status." range="" rwaccess="R">
      <bitenum value="0" token="DATA_SENT_0" description="No"/>
      <bitenum value="1" token="DATA_SENT_1" description="Yes"/>
    </bitfield>
    <bitfield id="ADDR" width="20" begin="19" end="0" resetval="0x00000" description="Upper 20 bits of the write address." range="" rwaccess="R"/>
  </register>
  <register id="SBL_RSZ4_WR_3" acronym="SBL_RSZ4_WR_3" offset="0xBC" width="32" description="RESIZER LINE 4 WRITE REQUEST 4 REGISTER">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="BYTE_CNT" width="8" begin="29" end="22" resetval="0x00" description="Current byte count." range="" rwaccess="R"/>
    <bitfield id="DATA_READY" width="1" begin="21" end="21" resetval="0x0" description="Data ready" range="" rwaccess="R">
      <bitenum value="0" token="DATA_READY_0" description="No"/>
      <bitenum value="1" token="DATA_READY_1" description="Yes"/>
    </bitfield>
    <bitfield id="DATA_SENT" width="1" begin="20" end="20" resetval="0x0" description="Data sent to the destination, waiting for status." range="" rwaccess="R">
      <bitenum value="0" token="DATA_SENT_0" description="No"/>
      <bitenum value="1" token="DATA_SENT_1" description="Yes"/>
    </bitfield>
    <bitfield id="ADDR" width="20" begin="19" end="0" resetval="0x00000" description="Upper 20 bits of the write address." range="" rwaccess="R"/>
  </register>
  <register id="SBL_HIST_RD_0" acronym="SBL_HIST_RD_0" offset="0xC0" width="32" description="HISTOGRAM READ REQUEST 1 REGISTER">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="VALID" width="1" begin="30" end="30" resetval="0" description="Valid bitRead 0x0: NoRead 0x1: Yes" range="" rwaccess="R"/>
    <bitfield id="DATA_WAIT" width="1" begin="29" end="29" resetval="0" description="Waiting for data" range="" rwaccess="R">
      <bitenum value="0" token="DATA_WAIT_0_r" description="No"/>
      <bitenum value="1" token="DATA_WAIT_1_r" description="Yes"/>
    </bitfield>
    <bitfield id="DATA_AVL" width="1" begin="28" end="28" resetval="0" description="Data available. Received from source and can be read by the module." range="" rwaccess="R">
      <bitenum value="0" token="DATA_AVL_0_r" description="No"/>
      <bitenum value="1" token="DATA_AVL_1_r" description="Yes"/>
    </bitfield>
    <bitfield id="BYTE_CNT" width="8" begin="27" end="20" resetval="0x00" description="Byte count requested." range="" rwaccess="R"/>
    <bitfield id="ADDR" width="20" begin="19" end="0" resetval="0x00000" description="Upper 20 bits of the read address." range="" rwaccess="R"/>
  </register>
  <register id="SBL_HIST_RD_1" acronym="SBL_HIST_RD_1" offset="0xC4" width="32" description="HISTOGRAM READ REQUEST 2 REGISTER">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="VALID" width="1" begin="30" end="30" resetval="0" description="Valid bitRead 0x0: NoRead 0x1: Yes" range="" rwaccess="R"/>
    <bitfield id="DATA_WAIT" width="1" begin="29" end="29" resetval="0" description="Waiting for data" range="" rwaccess="R">
      <bitenum value="0" token="DATA_WAIT_0_r" description="No"/>
      <bitenum value="1" token="DATA_WAIT_1_r" description="Yes"/>
    </bitfield>
    <bitfield id="DATA_AVL" width="1" begin="28" end="28" resetval="0" description="Data available. Received from source and can be read by the module." range="" rwaccess="R">
      <bitenum value="0" token="DATA_AVL_0_r" description="No"/>
      <bitenum value="1" token="DATA_AVL_1_r" description="Yes"/>
    </bitfield>
    <bitfield id="BYTE_CNT" width="8" begin="27" end="20" resetval="0x00" description="Byte count requested." range="" rwaccess="R"/>
    <bitfield id="ADDR" width="20" begin="19" end="0" resetval="0x00000" description="Upper 20 bits of the read address." range="" rwaccess="R"/>
  </register>
  <register id="SBL_H3A_AF_WR_0" acronym="SBL_H3A_AF_WR_0" offset="0xC8" width="32" description="H3A AF WRITE REQUEST 1 REGISTER">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="BYTE_CNT" width="8" begin="29" end="22" resetval="0x00" description="Current byte count." range="" rwaccess="R"/>
    <bitfield id="DATA_READY" width="1" begin="21" end="21" resetval="0x0" description="Data ready" range="" rwaccess="R">
      <bitenum value="0" token="DATA_READY_0" description="No"/>
      <bitenum value="1" token="DATA_READY_1" description="Yes"/>
    </bitfield>
    <bitfield id="DATA_SENT" width="1" begin="20" end="20" resetval="0x0" description="Data sent to the destination, waiting for status." range="" rwaccess="R">
      <bitenum value="0" token="DATA_SENT_0" description="No"/>
      <bitenum value="1" token="DATA_SENT_1" description="Yes"/>
    </bitfield>
    <bitfield id="ADDR" width="20" begin="19" end="0" resetval="0x00000" description="Upper 20 bits of the write address." range="" rwaccess="R"/>
  </register>
  <register id="SBL_H3A_AF_WR_1" acronym="SBL_H3A_AF_WR_1" offset="0xCC" width="32" description="H3A AF WRITE REQUEST 2 REGISTER">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="BYTE_CNT" width="8" begin="29" end="22" resetval="0x00" description="Current byte count." range="" rwaccess="R"/>
    <bitfield id="DATA_READY" width="1" begin="21" end="21" resetval="0x0" description="Data ready" range="" rwaccess="R">
      <bitenum value="0" token="DATA_READY_0" description="No"/>
      <bitenum value="1" token="DATA_READY_1" description="Yes"/>
    </bitfield>
    <bitfield id="DATA_SENT" width="1" begin="20" end="20" resetval="0x0" description="Data sent to the destination, waiting for status." range="" rwaccess="R">
      <bitenum value="0" token="DATA_SENT_0" description="No"/>
      <bitenum value="1" token="DATA_SENT_1" description="Yes"/>
    </bitfield>
    <bitfield id="ADDR" width="20" begin="19" end="0" resetval="0x00000" description="Upper 20 bits of the write address." range="" rwaccess="R"/>
  </register>
  <register id="SBL_H3A_AEAWB_WR_0" acronym="SBL_H3A_AEAWB_WR_0" offset="0xD0" width="32" description="H3A AEAWB WRITE REQUEST 1 REGISTER">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="BYTE_CNT" width="8" begin="29" end="22" resetval="0x00" description="Current byte count." range="" rwaccess="R"/>
    <bitfield id="DATA_READY" width="1" begin="21" end="21" resetval="0x0" description="Data ready" range="" rwaccess="R">
      <bitenum value="0" token="DATA_READY_0" description="No"/>
      <bitenum value="1" token="DATA_READY_1" description="Yes"/>
    </bitfield>
    <bitfield id="DATA_SENT" width="1" begin="20" end="20" resetval="0x0" description="Data sent to the destination, waiting for status." range="" rwaccess="R">
      <bitenum value="0" token="DATA_SENT_0" description="No"/>
      <bitenum value="1" token="DATA_SENT_1" description="Yes"/>
    </bitfield>
    <bitfield id="ADDR" width="20" begin="19" end="0" resetval="0x00000" description="Upper 20 bits of the write address." range="" rwaccess="R"/>
  </register>
  <register id="SBL_H3A_AEAWB_WR_1" acronym="SBL_H3A_AEAWB_WR_1" offset="0xD4" width="32" description="H3A AEAWB WRTIE REQUEST 2 REGISTER">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="BYTE_CNT" width="8" begin="29" end="22" resetval="0x00" description="Current byte count." range="" rwaccess="R"/>
    <bitfield id="DATA_READY" width="1" begin="21" end="21" resetval="0x0" description="Data ready" range="" rwaccess="R">
      <bitenum value="0" token="DATA_READY_0" description="No"/>
      <bitenum value="1" token="DATA_READY_1" description="Yes"/>
    </bitfield>
    <bitfield id="DATA_SENT" width="1" begin="20" end="20" resetval="0x0" description="Data sent to the destination, waiting for status." range="" rwaccess="R">
      <bitenum value="0" token="DATA_SENT_0" description="No"/>
      <bitenum value="1" token="DATA_SENT_1" description="Yes"/>
    </bitfield>
    <bitfield id="ADDR" width="20" begin="19" end="0" resetval="0x00000" description="Upper 20 bits of the write address." range="" rwaccess="R"/>
  </register>
  <register id="SBL_CSIA_WR_0" acronym="SBL_CSIA_WR_0" offset="0xD8" width="32" description="CSIA WRITE REQUEST 1 REGISTER">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="BYTE_CNT" width="8" begin="29" end="22" resetval="0x00" description="Current byte count." range="" rwaccess="R"/>
    <bitfield id="DATA_READY" width="1" begin="21" end="21" resetval="0x0" description="Data ready" range="" rwaccess="R">
      <bitenum value="0" token="DATA_READY_0" description="No"/>
      <bitenum value="1" token="DATA_READY_1" description="Yes"/>
    </bitfield>
    <bitfield id="DATA_SENT" width="1" begin="20" end="20" resetval="0x0" description="Data sent to the destination, waiting for status." range="" rwaccess="R">
      <bitenum value="0" token="DATA_SENT_0" description="No"/>
      <bitenum value="1" token="DATA_SENT_1" description="Yes"/>
    </bitfield>
    <bitfield id="ADDR" width="20" begin="19" end="0" resetval="0x00000" description="Upper 20 bits of the write address." range="" rwaccess="R"/>
  </register>
  <register id="SBL_CSIA_WR_1" acronym="SBL_CSIA_WR_1" offset="0xDC" width="32" description="CSIA WRITE REQUEST 2 REGISTER">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="BYTE_CNT" width="8" begin="29" end="22" resetval="0x00" description="Current byte count." range="" rwaccess="R"/>
    <bitfield id="DATA_READY" width="1" begin="21" end="21" resetval="0x0" description="Data ready" range="" rwaccess="R">
      <bitenum value="0" token="DATA_READY_0" description="No"/>
      <bitenum value="1" token="DATA_READY_1" description="Yes"/>
    </bitfield>
    <bitfield id="DATA_SENT" width="1" begin="20" end="20" resetval="0x0" description="Data sent to the destination, waiting for status." range="" rwaccess="R">
      <bitenum value="0" token="DATA_SENT_0" description="No"/>
      <bitenum value="1" token="DATA_SENT_1" description="Yes"/>
    </bitfield>
    <bitfield id="ADDR" width="20" begin="19" end="0" resetval="0x00000" description="Upper 20 bits of the write address." range="" rwaccess="R"/>
  </register>
  <register id="SBL_CSIA_WR_2" acronym="SBL_CSIA_WR_2" offset="0xE0" width="32" description="CSIA WRITE REQUEST 3 REGISTER">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="BYTE_CNT" width="8" begin="29" end="22" resetval="0x00" description="Current byte count" range="" rwaccess="R"/>
    <bitfield id="DATA_READY" width="1" begin="21" end="21" resetval="0" description="Data ready" range="" rwaccess="R">
      <bitenum value="0" token="DATA_READY_0_r" description="No"/>
      <bitenum value="1" token="DATA_READY_1_r" description="Yes"/>
    </bitfield>
    <bitfield id="DATA_SENT" width="1" begin="20" end="20" resetval="0" description="Data sent to the destination, waiting for status" range="" rwaccess="R">
      <bitenum value="0" token="DATA_SENT_0_r" description="No"/>
      <bitenum value="1" token="DATA_SENT_1_r" description="Yes"/>
    </bitfield>
    <bitfield id="ADDR" width="20" begin="19" end="0" resetval="0x00000" description="Upper 20 bits of the write address." range="" rwaccess="R"/>
  </register>
  <register id="SBL_CSIA_WR_3" acronym="SBL_CSIA_WR_3" offset="0xE4" width="32" description="CSIA WRITE REQUEST 4 REGISTER">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="BYTE_CNT" width="8" begin="29" end="22" resetval="0x00" description="Current byte count" range="" rwaccess="R"/>
    <bitfield id="DATA_READY" width="1" begin="21" end="21" resetval="0" description="Data ready" range="" rwaccess="R">
      <bitenum value="0" token="DATA_READY_0_r" description="No"/>
      <bitenum value="1" token="DATA_READY_1_r" description="Yes"/>
    </bitfield>
    <bitfield id="DATA_SENT" width="1" begin="20" end="20" resetval="0" description="Data sent to the destination, waiting for status" range="" rwaccess="R">
      <bitenum value="0" token="DATA_SENT_0_r" description="No"/>
      <bitenum value="1" token="DATA_SENT_1_r" description="Yes"/>
    </bitfield>
    <bitfield id="ADDR" width="20" begin="19" end="0" resetval="0x00000" description="Upper 20 bits of the write address." range="" rwaccess="R"/>
  </register>
  <register id="SBL_CSIB_WR_0" acronym="SBL_CSIB_WR_0" offset="0xE8" width="32" description="CSIB WRITE REQUEST 1 REGISTER">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="BYTE_CNT" width="8" begin="29" end="22" resetval="0x00" description="Current byte count." range="" rwaccess="R"/>
    <bitfield id="DATA_READY" width="1" begin="21" end="21" resetval="0x0" description="Data ready" range="" rwaccess="R">
      <bitenum value="0" token="DATA_READY_0" description="No"/>
      <bitenum value="1" token="DATA_READY_1" description="Yes"/>
    </bitfield>
    <bitfield id="DATA_SENT" width="1" begin="20" end="20" resetval="0x0" description="Data sent to the destination, waiting for status." range="" rwaccess="R">
      <bitenum value="0" token="DATA_SENT_0" description="No"/>
      <bitenum value="1" token="DATA_SENT_1" description="Yes"/>
    </bitfield>
    <bitfield id="ADDR" width="20" begin="19" end="0" resetval="0x00000" description="Upper 20 bits of the write address." range="" rwaccess="R"/>
  </register>
  <register id="SBL_CSIB_WR_1" acronym="SBL_CSIB_WR_1" offset="0xEC" width="32" description="CSIB WRITE REQUEST 2 REGISTER">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="BYTE_CNT" width="8" begin="29" end="22" resetval="0x00" description="Current byte count." range="" rwaccess="R"/>
    <bitfield id="DATA_READY" width="1" begin="21" end="21" resetval="0x0" description="Data ready" range="" rwaccess="R">
      <bitenum value="0" token="DATA_READY_0" description="No"/>
      <bitenum value="1" token="DATA_READY_1" description="Yes"/>
    </bitfield>
    <bitfield id="DATA_SENT" width="1" begin="20" end="20" resetval="0x0" description="Data sent to the destination, waiting for status." range="" rwaccess="R">
      <bitenum value="0" token="DATA_SENT_0" description="No"/>
      <bitenum value="1" token="DATA_SENT_1" description="Yes"/>
    </bitfield>
    <bitfield id="ADDR" width="20" begin="19" end="0" resetval="0x00000" description="Upper 20 bits of the write address." range="" rwaccess="R"/>
  </register>
  <register id="SBL_CSIB_WR_2" acronym="SBL_CSIB_WR_2" offset="0xF0" width="32" description="CSIB WRITE REQUEST 3 REGISTER">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="BYTE_CNT" width="8" begin="29" end="22" resetval="0x00" description="Current byte count." range="" rwaccess="R"/>
    <bitfield id="DATA_READY" width="1" begin="21" end="21" resetval="0x0" description="Data ready" range="" rwaccess="R">
      <bitenum value="0" token="DATA_READY_0" description="No"/>
      <bitenum value="1" token="DATA_READY_1" description="Yes"/>
    </bitfield>
    <bitfield id="DATA_SENT" width="1" begin="20" end="20" resetval="0x0" description="Data sent to the destination, waiting for status." range="" rwaccess="R">
      <bitenum value="0" token="DATA_SENT_0" description="No"/>
      <bitenum value="1" token="DATA_SENT_1" description="Yes"/>
    </bitfield>
    <bitfield id="ADDR" width="20" begin="19" end="0" resetval="0x00000" description="Upper 20 bits of the write address." range="" rwaccess="R"/>
  </register>
  <register id="SBL_CSIB_WR_3" acronym="SBL_CSIB_WR_3" offset="0xF4" width="32" description="CSIB WRITE REQUEST 4 REGISTER">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Write 0s for future compatibility.Reads returns 0." range="" rwaccess="R"/>
    <bitfield id="BYTE_CNT" width="8" begin="29" end="22" resetval="0x00" description="Current byte count." range="" rwaccess="R"/>
    <bitfield id="DATA_READY" width="1" begin="21" end="21" resetval="0x0" description="Data ready" range="" rwaccess="R">
      <bitenum value="0" token="DATA_READY_0" description="No"/>
      <bitenum value="1" token="DATA_READY_1" description="Yes"/>
    </bitfield>
    <bitfield id="DATA_SENT" width="1" begin="20" end="20" resetval="0x0" description="Data sent to the destination, waiting for status." range="" rwaccess="R">
      <bitenum value="0" token="DATA_SENT_0" description="No"/>
      <bitenum value="1" token="DATA_SENT_1" description="Yes"/>
    </bitfield>
    <bitfield id="ADDR" width="20" begin="19" end="0" resetval="0x00000" description="Upper 20 bits of the write address." range="" rwaccess="R"/>
  </register>
  <register id="SBL_SDR_REQ_EXP" acronym="SBL_SDR_REQ_EXP" offset="0xF8" width="32" description="MEMORY NON REAL TIME READ REQUEST EXPAND">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="PRV_EXP" width="10" begin="29" end="20" resetval="0x000" description="PREVIEW module READ request expand Sets the number of clock cycles (func clock cycles) to allow between two consecutive READ requests from the module. It spreads non-real time read requests over time. It enables less priority in the system not to be locked out. At maximum, the PRV and CCP2_RD can read 256 bytes every 1*PRV_EXP functional clock cycles." range="" rwaccess="RW"/>
    <bitfield id="RSZ_EXP" width="10" begin="19" end="10" resetval="0x000" description="RESIZER module READ request expand Sets the number of clock cycles (func clock cycles) to allow between two consecutive READ requests from the module. It spreads non-real time read requests over time. It enables less priority in the system not to be locked out. At maximum, the RSZ can read 256 bytes every 1024*RSZ_EXP functional clock cycles" range="" rwaccess="RW"/>
    <bitfield id="HIST_EXP" width="10" begin="9" end="0" resetval="0x000" description="HISTOGRAM module READ request expand Sets the number of clock cycles (func clock cycles) to allow between two consecutive READ requests from the module. It spreads non-real time read requests over time. It enables less priority in the system not to be locked out. At maximum, the HIST can read 256 bytes every HIST_EXP functional clock cycles." range="" rwaccess="RW"/>
  </register>
</module>
