#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Apr 18 12:16:46 2022
# Process ID: 17004
# Current directory: C:/Users/jones/Desktop/EE316-Lab6/Lab6
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16872 C:\Users\jones\Desktop\EE316-Lab6\Lab6\Lab6.xpr
# Log file: C:/Users/jones/Desktop/EE316-Lab6/Lab6/vivado.log
# Journal file: C:/Users/jones/Desktop/EE316-Lab6/Lab6\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd}
ipx::edit_ip_in_project -upgrade true -name vga_bram_v1_0_project -directory C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.tmp/vga_bram_v1_0_project c:/Users/jones/Desktop/EE316-Lab6/ip_repo/vga_bram_1.0/component.xml
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 8 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:vga_bram:1.0 [get_ips  design_1_vga_bram_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_vga_bram_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
reset_target all [get_files  C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects  [get_files  C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd]
generate_target all [get_files  C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_videomemlab_master_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_clk_wiz_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_keyboard_subordinate_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_rst_clk_wiz_0_100M_0] }
catch { config_ip_cache -export [get_ips -all design_1_xbar_0] }
catch { config_ip_cache -export [get_ips -all design_1_vga_bram_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_rst_clk_wiz_0_50M_0] }
export_ip_user_files -of_objects [get_files C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 8 design_1_vga_bram_0_0_synth_1
export_simulation -of_objects [get_files C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.ip_user_files -ipstatic_source_dir C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.cache/compile_simlib/modelsim} {questa=C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.cache/compile_simlib/questa} {riviera=C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.cache/compile_simlib/riviera} {activehdl=C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z007s_1]
current_hw_device [get_hw_devices xc7z007s_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z007s_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
open_bd_design {C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd}
ipx::edit_ip_in_project -upgrade true -name vga_bram_v1_0_project -directory C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.tmp/vga_bram_v1_0_project c:/Users/jones/Desktop/EE316-Lab6/ip_repo/vga_bram_1.0/component.xml
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 9 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/jones/Desktop/EE316-Lab6/ip_repo/vga_bram_1.0
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:vga_bram:1.0 [get_ips  design_1_vga_bram_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_vga_bram_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_vga_bram_0_0] }
export_ip_user_files -of_objects [get_files C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 8 design_1_vga_bram_0_0_synth_1
export_simulation -of_objects [get_files C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.ip_user_files -ipstatic_source_dir C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.cache/compile_simlib/modelsim} {questa=C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.cache/compile_simlib/questa} {riviera=C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.cache/compile_simlib/riviera} {activehdl=C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
open_bd_design {C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd}
report_ip_status -name ip_status 
regenerate_bd_layout
regenerate_bd_layout
ipx::edit_ip_in_project -upgrade true -name vga_bram_v1_0_project -directory C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.tmp/vga_bram_v1_0_project c:/Users/jones/Desktop/EE316-Lab6/ip_repo/vga_bram_1.0/component.xml
update_compile_order -fileset sources_1
close_project
report_ip_status -name ip_status 
set_property PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
open_bd_design {C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd}
ipx::edit_ip_in_project -upgrade true -name vga_bram_v1_0_project -directory C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.tmp/vga_bram_v1_0_project c:/Users/jones/Desktop/EE316-Lab6/ip_repo/vga_bram_1.0/component.xml
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 10 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/jones/Desktop/EE316-Lab6/ip_repo/vga_bram_1.0
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:vga_bram:1.0 [get_ips  design_1_vga_bram_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_vga_bram_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_vga_bram_0_0] }
export_ip_user_files -of_objects [get_files C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 8 design_1_vga_bram_0_0_synth_1
export_simulation -of_objects [get_files C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.ip_user_files -ipstatic_source_dir C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.cache/compile_simlib/modelsim} {questa=C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.cache/compile_simlib/questa} {riviera=C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.cache/compile_simlib/riviera} {activehdl=C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
open_bd_design {C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd}
ipx::edit_ip_in_project -upgrade true -name vga_bram_v1_0_project -directory C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.tmp/vga_bram_v1_0_project c:/Users/jones/Desktop/EE316-Lab6/ip_repo/vga_bram_1.0/component.xml
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 11 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/jones/Desktop/EE316-Lab6/ip_repo/vga_bram_1.0
upgrade_ip -vlnv xilinx.com:user:vga_bram:1.0 [get_ips  design_1_vga_bram_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_vga_bram_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
generate_target all [get_files  C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_vga_bram_0_0] }
export_ip_user_files -of_objects [get_files C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 8 design_1_vga_bram_0_0_synth_1
export_simulation -of_objects [get_files C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.ip_user_files -ipstatic_source_dir C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.cache/compile_simlib/modelsim} {questa=C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.cache/compile_simlib/questa} {riviera=C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.cache/compile_simlib/riviera} {activehdl=C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
open_bd_design {C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd}
ipx::edit_ip_in_project -upgrade true -name vga_bram_v1_0_project -directory C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.tmp/vga_bram_v1_0_project c:/Users/jones/Desktop/EE316-Lab6/ip_repo/vga_bram_1.0/component.xml
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 12 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/jones/Desktop/EE316-Lab6/ip_repo/vga_bram_1.0
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:vga_bram:1.0 [get_ips  design_1_vga_bram_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_vga_bram_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_vga_bram_0_0] }
export_ip_user_files -of_objects [get_files C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 8 design_1_vga_bram_0_0_synth_1
export_simulation -of_objects [get_files C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.ip_user_files -ipstatic_source_dir C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.cache/compile_simlib/modelsim} {questa=C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.cache/compile_simlib/questa} {riviera=C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.cache/compile_simlib/riviera} {activehdl=C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
open_bd_design {C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd}
ipx::edit_ip_in_project -upgrade true -name vga_bram_v1_0_project -directory C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.tmp/vga_bram_v1_0_project c:/Users/jones/Desktop/EE316-Lab6/ip_repo/vga_bram_1.0/component.xml
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 13 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/jones/Desktop/EE316-Lab6/ip_repo/vga_bram_1.0
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:vga_bram:1.0 [get_ips  design_1_vga_bram_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_vga_bram_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_vga_bram_0_0] }
export_ip_user_files -of_objects [get_files C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 8 design_1_vga_bram_0_0_synth_1
export_simulation -of_objects [get_files C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.ip_user_files -ipstatic_source_dir C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.cache/compile_simlib/modelsim} {questa=C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.cache/compile_simlib/questa} {riviera=C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.cache/compile_simlib/riviera} {activehdl=C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
open_bd_design {C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd}
ipx::edit_ip_in_project -upgrade true -name vga_bram_v1_0_project -directory C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.tmp/vga_bram_v1_0_project c:/Users/jones/Desktop/EE316-Lab6/ip_repo/vga_bram_1.0/component.xml
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 14 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/jones/Desktop/EE316-Lab6/ip_repo/vga_bram_1.0
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:vga_bram:1.0 [get_ips  design_1_vga_bram_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_vga_bram_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_vga_bram_0_0] }
export_ip_user_files -of_objects [get_files C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 8 design_1_vga_bram_0_0_synth_1
export_simulation -of_objects [get_files C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.ip_user_files -ipstatic_source_dir C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.cache/compile_simlib/modelsim} {questa=C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.cache/compile_simlib/questa} {riviera=C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.cache/compile_simlib/riviera} {activehdl=C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
ipx::edit_ip_in_project -upgrade true -name videomemlab_master_v1_0_project -directory C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.tmp/videomemlab_master_v1_0_project c:/Users/jones/Desktop/EE316-Lab6/ip_repo/videomemlab_master_1.0/component.xml
update_compile_order -fileset sources_1
close_project
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
open_bd_design {C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd}
ipx::edit_ip_in_project -upgrade true -name videomemlab_master_v1_0_project -directory C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.tmp/videomemlab_master_v1_0_project c:/Users/jones/Desktop/EE316-Lab6/ip_repo/videomemlab_master_1.0/component.xml
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 8 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/jones/Desktop/EE316-Lab6/ip_repo/videomemlab_master_1.0
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:videomemlab_master:1.0 [get_ips  design_1_videomemlab_master_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_videomemlab_master_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_videomemlab_master_0_0] }
export_ip_user_files -of_objects [get_files C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 8 design_1_videomemlab_master_0_0_synth_1
export_simulation -of_objects [get_files C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.ip_user_files -ipstatic_source_dir C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.cache/compile_simlib/modelsim} {questa=C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.cache/compile_simlib/questa} {riviera=C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.cache/compile_simlib/riviera} {activehdl=C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
open_bd_design {C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd}
ipx::edit_ip_in_project -upgrade true -name vga_bram_v1_0_project -directory C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.tmp/vga_bram_v1_0_project c:/Users/jones/Desktop/EE316-Lab6/ip_repo/vga_bram_1.0/component.xml
update_compile_order -fileset sources_1
close_project
