--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml labkit.twx labkit.ncd -o labkit.twr labkit.pcf

Design file:              labkit.ncd
Physical constraint file: labkit.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk_100mhz
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
btn_enter   |    4.625(R)|      SLOW  |   -1.473(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
switch<0>   |    3.950(R)|      SLOW  |   -1.445(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
switch<1>   |    3.940(R)|      SLOW  |   -1.541(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
switch<4>   |    7.483(R)|      SLOW  |   -2.735(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
switch<5>   |    7.060(R)|      SLOW  |   -2.535(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
switch<6>   |    8.248(R)|      SLOW  |   -2.778(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
switch<7>   |    8.471(R)|      SLOW  |   -2.893(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk_100mhz to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
dig<0>      |         5.937(R)|      SLOW  |         3.832(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
dig<1>      |         5.731(R)|      SLOW  |         3.711(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
dig<2>      |         5.777(R)|      SLOW  |         3.736(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
dig<3>      |         5.726(R)|      SLOW  |         3.721(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
hsync       |         6.596(R)|      SLOW  |         4.326(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
seg<0>      |         6.523(R)|      SLOW  |         4.225(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
seg<1>      |         6.461(R)|      SLOW  |         4.186(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
seg<2>      |         6.688(R)|      SLOW  |         4.350(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
seg<3>      |         6.727(R)|      SLOW  |         4.373(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
seg<4>      |         6.757(R)|      SLOW  |         4.359(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
seg<5>      |         6.885(R)|      SLOW  |         4.428(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
seg<6>      |         7.072(R)|      SLOW  |         4.606(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
vgablue<1>  |         7.736(R)|      SLOW  |         4.719(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
vgablue<2>  |         7.493(R)|      SLOW  |         4.552(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
vgagreen<0> |         7.330(R)|      SLOW  |         4.437(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
vgagreen<1> |         7.214(R)|      SLOW  |         4.385(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
vgagreen<2> |         7.219(R)|      SLOW  |         4.390(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
vgared<0>   |         8.379(R)|      SLOW  |         5.022(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
vgared<1>   |         8.537(R)|      SLOW  |         5.142(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
vgared<2>   |         8.536(R)|      SLOW  |         5.103(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
vsync       |         6.694(R)|      SLOW  |         4.335(R)|      FAST  |clk_65mhz_BUFG    |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |  223.068|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
switch<0>      |led<0>         |    7.437|
switch<1>      |led<1>         |    8.099|
switch<2>      |led<2>         |    7.352|
switch<3>      |led<3>         |    7.338|
switch<4>      |led<4>         |    7.080|
switch<5>      |led<5>         |    6.939|
switch<6>      |led<6>         |    7.010|
switch<7>      |led<7>         |    7.506|
---------------+---------------+---------+


Analysis completed Mon Nov 28 04:39:44 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 172 MB



