

================================================================
== Vitis HLS Report for 'Loop_loop30_proc3_Pipeline_loop30_loop31_loop32'
================================================================
* Date:           Wed Sep 25 12:39:09 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_ResidualBlock
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.469 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
    +---------+---------+-----------+-----------+-------+-------+---------+
    |    13461|    13461|  44.825 us|  44.825 us|  13461|  13461|       no|
    +---------+---------+-----------+-----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- loop30_loop31_loop32  |    13459|    13459|         5|          1|          1|  13456|       yes|
        +------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     2|        -|        -|    -|
|Expression           |        -|     -|        0|      239|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       90|    -|
|Register             |        -|     -|       81|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     2|       81|      329|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +----------------------------------+------------------------------+--------------+
    |             Instance             |            Module            |  Expression  |
    +----------------------------------+------------------------------+--------------+
    |mac_muladd_4ns_5ns_5ns_9_4_1_U67  |mac_muladd_4ns_5ns_5ns_9_4_1  |  i0 * i1 + i2|
    |mac_muladd_4ns_5ns_5ns_9_4_1_U68  |mac_muladd_4ns_5ns_5ns_9_4_1  |  i0 * i1 + i2|
    +----------------------------------+------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln131_1_fu_353_p2     |         +|   0|  0|  21|          14|           1|
    |add_ln131_fu_362_p2       |         +|   0|  0|  12|           4|           1|
    |add_ln132_1_fu_402_p2     |         +|   0|  0|  18|          11|           1|
    |add_ln132_fu_461_p2       |         +|   0|  0|  12|           5|           1|
    |add_ln133_fu_506_p2       |         +|   0|  0|  13|           6|           1|
    |add_ln139_2_fu_557_p2     |         +|   0|  0|  17|          13|          13|
    |add_ln139_3_fu_575_p2     |         +|   0|  0|  17|          13|          13|
    |sub_ln139_1_fu_548_p2     |         -|   0|  0|  17|          13|          13|
    |sub_ln139_fu_532_p2       |         -|   0|  0|  17|          13|          13|
    |and_ln131_fu_455_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln131_fu_347_p2      |      icmp|   0|  0|  21|          14|          13|
    |icmp_ln132_fu_368_p2      |      icmp|   0|  0|  18|          11|          10|
    |icmp_ln133_fu_449_p2      |      icmp|   0|  0|  13|           6|           4|
    |empty_219_fu_392_p2       |        or|   0|  0|   4|           4|           1|
    |or_ln132_fu_467_p2        |        or|   0|  0|   2|           1|           1|
    |select_ln131_1_fu_374_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln131_fu_437_p3    |    select|   0|  0|   5|           1|           1|
    |select_ln132_1_fu_480_p3  |    select|   0|  0|   5|           1|           5|
    |select_ln132_2_fu_408_p3  |    select|   0|  0|  11|           1|           1|
    |select_ln132_fu_472_p3    |    select|   0|  0|   6|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    |xor_ln131_fu_444_p2       |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 239|         136|         103|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten12_load  |   9|          2|   14|         28|
    |ap_sig_allocacmp_indvar_flatten_load    |   9|          2|   11|         22|
    |ap_sig_allocacmp_v54_load               |   9|          2|    4|          8|
    |indvar_flatten12_fu_96                  |   9|          2|   14|         28|
    |indvar_flatten_fu_88                    |   9|          2|   11|         22|
    |v54_fu_92                               |   9|          2|    4|          8|
    |v55_fu_84                               |   9|          2|    5|         10|
    |v56_fu_80                               |   9|          2|    6|         12|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  90|         20|   71|        142|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln139_1_reg_686                |   9|   0|    9|          0|
    |add_ln139_reg_680                  |   9|   0|    9|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |icmp_ln132_reg_648                 |   1|   0|    1|          0|
    |icmp_ln132_reg_648_pp0_iter1_reg   |   1|   0|    1|          0|
    |indvar_flatten12_fu_96             |  14|   0|   14|          0|
    |indvar_flatten_fu_88               |  11|   0|   11|          0|
    |lshr_ln_reg_675                    |   4|   0|    4|          0|
    |lshr_ln_reg_675_pp0_iter3_reg      |   4|   0|    4|          0|
    |trunc_ln133_reg_671                |   2|   0|    2|          0|
    |trunc_ln133_reg_671_pp0_iter3_reg  |   2|   0|    2|          0|
    |v54_fu_92                          |   4|   0|    4|          0|
    |v55_fu_84                          |   5|   0|    5|          0|
    |v56_fu_80                          |   6|   0|    6|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |  81|   0|   81|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+-------------------------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |                  Source Object                  |    C Type    |
+----------------+-----+-----+------------+-------------------------------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  Loop_loop30_proc3_Pipeline_loop30_loop31_loop32|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  Loop_loop30_proc3_Pipeline_loop30_loop31_loop32|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  Loop_loop30_proc3_Pipeline_loop30_loop31_loop32|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  Loop_loop30_proc3_Pipeline_loop30_loop31_loop32|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  Loop_loop30_proc3_Pipeline_loop30_loop31_loop32|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  Loop_loop30_proc3_Pipeline_loop30_loop31_loop32|  return value|
|v53_7_address0  |  out|   13|   ap_memory|                                            v53_7|         array|
|v53_7_ce0       |  out|    1|   ap_memory|                                            v53_7|         array|
|v53_7_we0       |  out|    1|   ap_memory|                                            v53_7|         array|
|v53_7_d0        |  out|   32|   ap_memory|                                            v53_7|         array|
|v53_7_address1  |  out|   13|   ap_memory|                                            v53_7|         array|
|v53_7_ce1       |  out|    1|   ap_memory|                                            v53_7|         array|
|v53_7_we1       |  out|    1|   ap_memory|                                            v53_7|         array|
|v53_7_d1        |  out|   32|   ap_memory|                                            v53_7|         array|
|v53_6_address0  |  out|   13|   ap_memory|                                            v53_6|         array|
|v53_6_ce0       |  out|    1|   ap_memory|                                            v53_6|         array|
|v53_6_we0       |  out|    1|   ap_memory|                                            v53_6|         array|
|v53_6_d0        |  out|   32|   ap_memory|                                            v53_6|         array|
|v53_6_address1  |  out|   13|   ap_memory|                                            v53_6|         array|
|v53_6_ce1       |  out|    1|   ap_memory|                                            v53_6|         array|
|v53_6_we1       |  out|    1|   ap_memory|                                            v53_6|         array|
|v53_6_d1        |  out|   32|   ap_memory|                                            v53_6|         array|
|v53_5_address0  |  out|   13|   ap_memory|                                            v53_5|         array|
|v53_5_ce0       |  out|    1|   ap_memory|                                            v53_5|         array|
|v53_5_we0       |  out|    1|   ap_memory|                                            v53_5|         array|
|v53_5_d0        |  out|   32|   ap_memory|                                            v53_5|         array|
|v53_5_address1  |  out|   13|   ap_memory|                                            v53_5|         array|
|v53_5_ce1       |  out|    1|   ap_memory|                                            v53_5|         array|
|v53_5_we1       |  out|    1|   ap_memory|                                            v53_5|         array|
|v53_5_d1        |  out|   32|   ap_memory|                                            v53_5|         array|
|v53_4_address0  |  out|   13|   ap_memory|                                            v53_4|         array|
|v53_4_ce0       |  out|    1|   ap_memory|                                            v53_4|         array|
|v53_4_we0       |  out|    1|   ap_memory|                                            v53_4|         array|
|v53_4_d0        |  out|   32|   ap_memory|                                            v53_4|         array|
|v53_4_address1  |  out|   13|   ap_memory|                                            v53_4|         array|
|v53_4_ce1       |  out|    1|   ap_memory|                                            v53_4|         array|
|v53_4_we1       |  out|    1|   ap_memory|                                            v53_4|         array|
|v53_4_d1        |  out|   32|   ap_memory|                                            v53_4|         array|
|v53_3_address0  |  out|   13|   ap_memory|                                            v53_3|         array|
|v53_3_ce0       |  out|    1|   ap_memory|                                            v53_3|         array|
|v53_3_we0       |  out|    1|   ap_memory|                                            v53_3|         array|
|v53_3_d0        |  out|   32|   ap_memory|                                            v53_3|         array|
|v53_3_address1  |  out|   13|   ap_memory|                                            v53_3|         array|
|v53_3_ce1       |  out|    1|   ap_memory|                                            v53_3|         array|
|v53_3_we1       |  out|    1|   ap_memory|                                            v53_3|         array|
|v53_3_d1        |  out|   32|   ap_memory|                                            v53_3|         array|
|v53_2_address0  |  out|   13|   ap_memory|                                            v53_2|         array|
|v53_2_ce0       |  out|    1|   ap_memory|                                            v53_2|         array|
|v53_2_we0       |  out|    1|   ap_memory|                                            v53_2|         array|
|v53_2_d0        |  out|   32|   ap_memory|                                            v53_2|         array|
|v53_2_address1  |  out|   13|   ap_memory|                                            v53_2|         array|
|v53_2_ce1       |  out|    1|   ap_memory|                                            v53_2|         array|
|v53_2_we1       |  out|    1|   ap_memory|                                            v53_2|         array|
|v53_2_d1        |  out|   32|   ap_memory|                                            v53_2|         array|
|v53_1_address0  |  out|   13|   ap_memory|                                            v53_1|         array|
|v53_1_ce0       |  out|    1|   ap_memory|                                            v53_1|         array|
|v53_1_we0       |  out|    1|   ap_memory|                                            v53_1|         array|
|v53_1_d0        |  out|   32|   ap_memory|                                            v53_1|         array|
|v53_1_address1  |  out|   13|   ap_memory|                                            v53_1|         array|
|v53_1_ce1       |  out|    1|   ap_memory|                                            v53_1|         array|
|v53_1_we1       |  out|    1|   ap_memory|                                            v53_1|         array|
|v53_1_d1        |  out|   32|   ap_memory|                                            v53_1|         array|
|v53_address0    |  out|   13|   ap_memory|                                              v53|         array|
|v53_ce0         |  out|    1|   ap_memory|                                              v53|         array|
|v53_we0         |  out|    1|   ap_memory|                                              v53|         array|
|v53_d0          |  out|   32|   ap_memory|                                              v53|         array|
|v53_address1    |  out|   13|   ap_memory|                                              v53|         array|
|v53_ce1         |  out|    1|   ap_memory|                                              v53|         array|
|v53_we1         |  out|    1|   ap_memory|                                              v53|         array|
|v53_d1          |  out|   32|   ap_memory|                                              v53|         array|
+----------------+-----+-----+------------+-------------------------------------------------+--------------+

