Return-Path: <devicetree+bounces-305306-lists+devicetree=lfdr.de@vger.kernel.org>
Delivered-To: lists+devicetree@lfdr.de
Received: from mail.lfdr.de
	by lfdr with LMTP
	id eMZKOs/NHWrHeQkAu9opvQ
	(envelope-from <devicetree+bounces-305306-lists+devicetree=lfdr.de@vger.kernel.org>)
	for <lists+devicetree@lfdr.de>; Mon, 01 Jun 2026 20:22:07 +0200
X-Original-To: lists+devicetree@lfdr.de
Received: from tor.lore.kernel.org (tor.lore.kernel.org [172.105.105.114])
	by mail.lfdr.de (Postfix) with ESMTPS id 5BDA6623DED
	for <lists+devicetree@lfdr.de>; Mon, 01 Jun 2026 20:22:06 +0200 (CEST)
Received: from smtp.subspace.kernel.org (conduit.subspace.kernel.org [100.90.174.1])
	by tor.lore.kernel.org (Postfix) with ESMTP id 93BCC30285F6
	for <lists+devicetree@lfdr.de>; Mon,  1 Jun 2026 18:22:05 +0000 (UTC)
Received: from localhost.localdomain (localhost.localdomain [127.0.0.1])
	by smtp.subspace.kernel.org (Postfix) with ESMTP id 37E9538E8AB;
	Mon,  1 Jun 2026 18:22:04 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org;
	dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="n6vLvdi5";
	dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="AKCz+RKB"
X-Original-To: devicetree@vger.kernel.org
Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id CC36530C34A
	for <devicetree@vger.kernel.org>; Mon,  1 Jun 2026 18:22:02 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131
ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1780338124; cv=none; b=Sl2pbqd9u4rwxyIHgfsJjmKIfNtW275xkRMOF6V6r7Z2nn6fdjKTnduZVbnns+e8WK78uR4qsCj0bJo4fcdfIoHb8QSrEmU2JqVK58qrpLyCqybJPKDyy8WoSXdwKPIN3kSIRD15JISaVfKD2M5AOYSqY6cSCjgO1CoC9AUqvwU=
ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1780338124; c=relaxed/simple;
	bh=+5uUPPpDGZQzFkMOIjKIP9I/2V8FyC+O6p4fPZFAVq8=;
	h=From:Subject:Date:Message-Id:MIME-Version:Content-Type:To:Cc; b=M9Exb42UKI6sQY5PccJo2Hezczu1WEY+6F/7N1FWgxjHwuSN4M4XbswwSNiV2/jrEsNgraGQJwUGR5D7muYduTzo7smTGnTGyqcdX3RhlYjyEb0Ytm4+lk8qkfvuBm0YasYfdFILUzGiDuGCk84fdT0gHmiafQvIlSryxaX4UX4=
ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=n6vLvdi5; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=AKCz+RKB; arc=none smtp.client-ip=205.220.168.131
Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com
Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com
Received: from pps.filterd (m0279862.ppops.net [127.0.0.1])
	by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 651FAXTT1214152
	for <devicetree@vger.kernel.org>; Mon, 1 Jun 2026 18:22:02 GMT
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h=
	cc:content-transfer-encoding:content-type:date:from:message-id
	:mime-version:subject:to; s=qcppdkim1; bh=HeOOU5cua7Ktk12Td4xji8
	2Gjv4e5F5KqDpxKc0nPY0=; b=n6vLvdi57kK5OcWaVMHsMxb/kzpJ7YK5St+07v
	aYDkx8yzvcTGI0NKz7n9Paqig8eu3V5aZyAcglgUbB+0DTv0qLBnU2xGbTCtyEn5
	icvt15VFrRZG68rq9SfYrNJG4vK+VTHx9wEGRGJGZYXSDx7/cXP6JWG7M8u8ySy9
	eZYJGT7N9UzbavdlZaX2AyMru1D69QOL3cKTxbfIANs4g/QDQi6DGFDuJ3I5BMQ5
	PZBP5FleQi1xjIbJdJYvmA3q3FVSxOEn1fm6TBgFKP2n5Wz3xpQt2sL7HUxg1aXb
	8ou0Kh2upUL/j3+MK9F6hbahTpa9F2QjHlKEsdmiDGE3zHkQ==
Received: from mail-pj1-f70.google.com (mail-pj1-f70.google.com [209.85.216.70])
	by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4eh6s9afr7-1
	(version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT)
	for <devicetree@vger.kernel.org>; Mon, 01 Jun 2026 18:22:02 +0000 (GMT)
Received: by mail-pj1-f70.google.com with SMTP id 98e67ed59e1d1-36b9d265308so3359550a91.2
        for <devicetree@vger.kernel.org>; Mon, 01 Jun 2026 11:22:02 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=oss.qualcomm.com; s=google; t=1780338121; x=1780942921; darn=vger.kernel.org;
        h=cc:to:content-transfer-encoding:mime-version:message-id:date
         :subject:from:from:to:cc:subject:date:message-id:reply-to;
        bh=HeOOU5cua7Ktk12Td4xji82Gjv4e5F5KqDpxKc0nPY0=;
        b=AKCz+RKBfnHEDE8+3hxuH+1CAbgLlUfsd8AL5ZBT4Ewxq7RUz8asIpZkyfQRiDbrVv
         ltUwJjv5J9wapXjmT0gcUKrttlec7ZZu34+mLJw2UKdrmHp51jNNoqET8dPtQSgW5DoT
         sQBG/Mtt1zh3rWJcxZuDs0Hupvm43exJNaWfClZVQ7jqCI0rWWGg7gb7KScQn6/FAUHi
         2L+qsIJIFoFQchn/fZKvbYy6j+zRKV70zY8s2q6fGZg/hW8ttsmmMD1UaKV+6TEv7qTT
         vyKXcpVBSYtTJrU7qRR0SVcB3guCKVr5injXPf9dOBeIT3oA5RjVj/9+kMZ0pyEhXkX0
         cTFA==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20251104; t=1780338121; x=1780942921;
        h=cc:to:content-transfer-encoding:mime-version:message-id:date
         :subject:from:x-gm-gg:x-gm-message-state:from:to:cc:subject:date
         :message-id:reply-to;
        bh=HeOOU5cua7Ktk12Td4xji82Gjv4e5F5KqDpxKc0nPY0=;
        b=aYIHJL5h3lYMt9T3VU7VBzG0WIMF1g1qk06cFNNl3vbb0yQzJMJ2yOjJrmNG2ogfTr
         yupg/U0vUiPiPHJjriKMXLeoOxCeEZ1xwRp7WuQUJFMaGMYthHJPPliY1y1fmvLlo+O3
         QwJnVJWjlnLUvkyHA0cJYpYhi++x61THzAGW+vxDOaOw/hMb83+YE5+P+4ul5ThB4Y7g
         AP1Hs/zenmEicXjVMzEtMb9osYt+GcpQyi2cwfEYZMWSDXrbfcuaRtFNfnYMkio7r/r/
         876aytsxIiXBYzBqF9JZ+a9/LbcEgsjCK+Z335S4CD8pow73llnWUhAgDS7iiIsTjdsZ
         m7Rw==
X-Forwarded-Encrypted: i=1; AFNElJ+9r41rkigkMP5dkycDc+t/WsArA4C8bCA71h74YqANDBnRPBVeR6XbwX3AGnEORY3YeDD2AtU8bKBv@vger.kernel.org
X-Gm-Message-State: AOJu0YxKyK8l1fkTQmTT5VJATUxEkiD3xxLu9uYWoUbnN68dbYZ4RPX+
	6KsYXndmmSJw/zKBXyG2JYEPqElYoMeUVEptlC6VZlmlHjUnpvxt4XavBJu8K+0FN2IbIwKMwi/
	yWbOmoLbXZI7FXa710vwDzNNQ6klMRMHEg0jNumU9XJLM3nIfgUpKuDAuce9k+cnQ
X-Gm-Gg: Acq92OFvnct9LJKOHnSV2c2YgcXyolKIHvUKblCMBkpKodfFz1kHQbfMZOhPxhqf79y
	NBNsxDN3xLlbea6hl7IS43bywLT729FdUekNcYlzm1pCrdysuW9sADCBhVuu0d4d0oEEHoAn/cb
	4PVGY/X3fTsOkQQPk8wW/CzTL2adYGINVpufzwFsfF+y3P2+m/3W1LJRBgGciIkhntjaNbzq5IL
	ad+xbC5hGC+oXKrh1PUs9plm9ulwQENAsgDkDgArq81qqoE0wAnE8OBSpUhzJbPRsW+1MUDzlzY
	2bE4wNSx6s6C9rfo+20M+ENRqbb/vTyd7SiAaT1yjac76riITVk566v7yD9FfRsqoq6vmj/5jS6
	dFyIr94vvr/GKZI4Ljpel7gFMDRK/E1x/F7ZWX8cUjRiE4ZAQGuQ5CMlGtZ8KE0E=
X-Received: by 2002:a17:90b:562b:b0:36d:8e49:d8 with SMTP id 98e67ed59e1d1-36d8e49038cmr9158631a91.15.1780338121354;
        Mon, 01 Jun 2026 11:22:01 -0700 (PDT)
X-Received: by 2002:a17:90b:562b:b0:36d:8e49:d8 with SMTP id 98e67ed59e1d1-36d8e49038cmr9158584a91.15.1780338120701;
        Mon, 01 Jun 2026 11:22:00 -0700 (PDT)
Received: from hu-imrashai-hyd.qualcomm.com ([202.46.22.19])
        by smtp.gmail.com with ESMTPSA id 98e67ed59e1d1-36dd918f069sm326613a91.1.2026.06.01.11.21.55
        (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);
        Mon, 01 Jun 2026 11:22:00 -0700 (PDT)
From: Imran Shaik <imran.shaik@oss.qualcomm.com>
Subject: [PATCH v3 00/12] clk: qcom: Add DISPCC and GPUCC support for the
 Qualcomm Shikra SoC
Date: Mon, 01 Jun 2026 23:51:22 +0530
Message-Id: <20260601-shikra-dispcc-gpucc-v3-0-61c1ba3735e8@oss.qualcomm.com>
Precedence: bulk
X-Mailing-List: devicetree@vger.kernel.org
List-Id: <devicetree.vger.kernel.org>
List-Subscribe: <mailto:devicetree+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:devicetree+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
Content-Type: text/plain; charset="utf-8"
Content-Transfer-Encoding: 7bit
X-B4-Tracking: v=1; b=H4sIAKLNHWoC/33PTW7DIBAF4KtYrEs0DD8uXvUeVReAwUaJYwdsq
 1Xkuxc7qtpF1M2THtJ8zNxJ9in6TJrqTpJfY47jtRT+UhHXm2vnaWxLJwioQDJOcx/PydA25sk
 52k1LSRWkdsgBIUhSJqfkQ/w81PePR0/+thR8fjz+2k11yAL1j9wVME1DSXc5Z4qghW9DCNxCs
 /KdtyZ76sZhiHNTaV0LrbRjAjgzoOtWWSGts7UBZa0wRqJ0Asi+SB/zPKav49qVHZv8e9jKKFA
 ZWlVzJpSx+DbmfLot5rJ/fypxsCv+ofD1OYWF0pIHLBAEa59Q27Z9A+wyRpqRAQAA
X-Change-ID: 20260513-shikra-dispcc-gpucc-6f59c23020f5
To: Bjorn Andersson <andersson@kernel.org>,
        Michael Turquette <mturquette@baylibre.com>,
        Stephen Boyd <sboyd@kernel.org>, Rob Herring <robh@kernel.org>,
        Krzysztof Kozlowski <krzk+dt@kernel.org>,
        Conor Dooley <conor+dt@kernel.org>,
        Konrad Dybcio <konradybcio@kernel.org>,
        Loic Poulain <loic.poulain@oss.qualcomm.com>
Cc: Ajit Pandey <ajit.pandey@oss.qualcomm.com>,
        Taniya Das <taniya.das@oss.qualcomm.com>,
        Jagadeesh Kona <jagadeesh.kona@oss.qualcomm.com>,
        linux-arm-msm@vger.kernel.org, linux-clk@vger.kernel.org,
        devicetree@vger.kernel.org, linux-kernel@vger.kernel.org,
        Imran Shaik <imran.shaik@oss.qualcomm.com>
X-Mailer: b4 0.14.2
X-Proofpoint-ORIG-GUID: H__OpjpQhcJFYCrMNy5sl3Xcss343jdR
X-Proofpoint-GUID: H__OpjpQhcJFYCrMNy5sl3Xcss343jdR
X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNjAxMDE4MSBTYWx0ZWRfX47oP7RfpJ0Yk
 ltAErZQmzJnKdst7s0xw9PJqXzCBheEdZIjIfNm4awUeVwUu82ZmG4g+jJx5xwQiG9t2shNCNAx
 tMhSBM/7y5IUi5Fgra7hPeK8hD/PB6JmyczPFyw1IXfeYZpDk0XKhcX2e6wkVgJy/u36oCzzcmZ
 oJ8aqyZkv8eoQ5jIb/nJfFsJjdA/T4TkErpvJe0ja4tqifP/NGQNnMsKUuvNU53CDYcmD7T+neg
 Z2S8nMR5qtp4Y2e27+kiBh/rtll57slLlXdeplIR6ZAu9xTjXiE5vdJbHJN+Ta6NpMioz2ZPr/U
 Ru3dyUs7J3+2u6M4nDUedjTid2hqbNVQ+TUCuf+LZ1mK29xHZiig4EHoFYXgpK39v9pxN4WkTsN
 CV7FBi2ZkEfjS7GCbWCg516XRDtHNBuiAFUQQsH6HemjHRgN8KdsJeayO0icRslaVD1xQPbcwQm
 3FU5OXF6ofalGlilp4g==
X-Authority-Analysis: v=2.4 cv=Zo7d7d7G c=1 sm=1 tr=0 ts=6a1dcdca cx=c_pps
 a=0uOsjrqzRL749jD1oC5vDA==:117 a=fChuTYTh2wq5r3m49p7fHw==:17
 a=IkcTkHD0fZMA:10 a=FelO9ux0wxsA:10 a=s4-Qcg_JpJYA:10
 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=_K5XuSEh1TEqbUxoQ0s3:22
 a=VwQbUJbxAAAA:8 a=EUspDBNiAAAA:8 a=7SD8abTaIGG2LWf2mz8A:9 a=QEXdDO2ut3YA:10
 a=mQ_c8vxmzFEMiUWkPHU9:22
X-Proofpoint-Virus-Version: vendor=baseguard
 engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.125,FMLib:17.12.100.49
 definitions=2026-06-01_05,2026-05-28_03,2025-10-01_01
X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0
 adultscore=0 clxscore=1015 impostorscore=0 spamscore=0 lowpriorityscore=0
 priorityscore=1501 bulkscore=0 malwarescore=0 phishscore=0 suspectscore=0
 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0
 reason=mlx scancount=1 engine=8.22.0-2605210000 definitions=main-2606010181
X-Spamd-Result: default: False [-2.16 / 15.00];
	ARC_ALLOW(-1.00)[subspace.kernel.org:s=arc-20240116:i=1];
	DMARC_POLICY_ALLOW(-0.50)[qualcomm.com,reject];
	R_SPF_ALLOW(-0.20)[+ip4:172.105.105.114];
	R_DKIM_ALLOW(-0.20)[qualcomm.com:s=qcppdkim1,oss.qualcomm.com:s=google];
	MAILLIST(-0.15)[generic];
	MIME_GOOD(-0.10)[text/plain];
	HAS_LIST_UNSUB(-0.01)[];
	MIME_TRACE(0.00)[0:+];
	RCPT_COUNT_TWELVE(0.00)[16];
	TAGGED_FROM(0.00)[bounces-305306-lists,devicetree=lfdr.de];
	FORGED_SENDER_MAILLIST(0.00)[];
	RCVD_TLS_LAST(0.00)[];
	DKIM_TRACE(0.00)[qualcomm.com:+,oss.qualcomm.com:+];
	FORGED_RECIPIENTS_MAILLIST(0.00)[];
	DBL_BLOCKED_OPENRESOLVER(0.00)[tor.lore.kernel.org:rdns,tor.lore.kernel.org:helo,oss.qualcomm.com:mid,oss.qualcomm.com:dkim,qualcomm.com:email,qualcomm.com:dkim];
	TO_DN_SOME(0.00)[];
	PRECEDENCE_BULK(0.00)[];
	FROM_NEQ_ENVFROM(0.00)[imran.shaik@oss.qualcomm.com,devicetree@vger.kernel.org];
	FROM_HAS_DN(0.00)[];
	ASN(0.00)[asn:63949, ipnet:172.105.96.0/20, country:SG];
	NEURAL_HAM(-0.00)[-1.000];
	TAGGED_RCPT(0.00)[devicetree,dt];
	MID_RHS_MATCH_FROM(0.00)[];
	RCVD_VIA_SMTP_AUTH(0.00)[];
	RCVD_COUNT_SEVEN(0.00)[7]
X-Rspamd-Queue-Id: 5BDA6623DED
X-Rspamd-Action: no action
X-Rspamd-Server: lfdr

This series adds support for the Display clock controller (DISPCC) and
GPU Clock Controller (GPUCC) on Qualcomm Shikra SoC, by reusing the
respective QCM2290 SoC drivers.

As part of this, the series extends the QCM2290 GPUCC binding ABI to
include DSI1PHY and sleep clock inputs and updates the Agatti DT
accordingly to match new bindings.

Shikra GCC series link:
- https://lore.kernel.org/linux-clk/20260508-shikra-gcc-rpmcc-clks-v2-0-83238ba24060@oss.qualcomm.com/

Signed-off-by: Imran Shaik <imran.shaik@oss.qualcomm.com>
---
Changes in v3:
- Updated the QCM2290 GCC patch to use the .clk_cbcr convention
- Extended the QCM2290 GPUCC bindings to add DSI1 PHY and Sleep clocks
- Separated the patches as per the review comments in v2 series
- Added Agatti DISPCC DT node changes as per the latest bindings changes
- Link to v2: https://lore.kernel.org/r/20260528-shikra-dispcc-gpucc-v2-0-953f246a0fbb@oss.qualcomm.com

Changes in v2:
- Dropped QCM2290 GCC critical clocks modelling to kept them ON from probe.
- Updated the QCM2290 DISPCC/GPUCC bindings to align for Shikra drivers reuse.
- Reused the QCM2290 DISPCC driver for Shikra without modernizing
  (keeping the clock-names approach) for now to avoid potential bindings ABI breakage.
- Modernized QCM2290 GPUCC driver to use commmon qcom_cc_probe() model
  and reuse for Shikra. 
- Link to v1: https://lore.kernel.org/r/20260513-shikra-dispcc-gpucc-v1-0-5fd673146ab2@oss.qualcomm.com

---
Imran Shaik (12):
      clk: qcom: gcc-qcm2290: Keep the critical clocks always-on from probe
      dt-bindings: clock: qcom,qcm2290-dispcc: Add DSI1 PHY and sleep clocks
      dt-bindings: clock: qcom: Add Qualcomm Shikra Display clock controller
      dt-bindings: clock: qcom: Add Qualcomm Shikra GPU clock controller
      clk: qcom: dispcc-qcm2290: Move to the latest common qcom_cc_probe() model
      clk: qcom: dispcc-qcm2290: Switch to DT index based clk lookup
      clk: qcom: dispcc-qcm2290: Update GDSC *wait_val values and flags
      clk: qcom: gpucc-qcm2290: Move to the latest common qcom_cc_probe() model
      clk: qcom: gpucc-qcm2290: Park RCG's clk source at XO during disable
      clk: qcom: gpucc-qcm2290: Update GDSC *wait_val values and flags
      clk: qcom: Add support for Qualcomm GPU Clock Controller on Shikra
      arm64: dts: qcom: agatti: Add DSI1 PHY and sleep clocks to DISPCC node

 .../bindings/clock/qcom,qcm2290-dispcc.yaml        |  28 +++-
 .../bindings/clock/qcom,qcm2290-gpucc.yaml         |   4 +-
 arch/arm64/boot/dts/qcom/agatti.dtsi               |  10 +-
 drivers/clk/qcom/dispcc-qcm2290.c                  |  87 ++++++-----
 drivers/clk/qcom/gcc-qcm2290.c                     | 160 +++------------------
 drivers/clk/qcom/gpucc-qcm2290.c                   | 117 ++++++---------
 6 files changed, 149 insertions(+), 257 deletions(-)
---
base-commit: 9974969c14031a097d6b45bcb7a06bb4aa525c40
change-id: 20260513-shikra-dispcc-gpucc-6f59c23020f5
prerequisite-change-id: 20260429-shikra-gcc-rpmcc-clks-2094edfff3b0:v3
prerequisite-patch-id: 5a0fbdd458785da2d0e850c851a05046672ecadf
prerequisite-patch-id: 197da6bcb15cadc47869dba88c8020987b25c335
prerequisite-patch-id: a64476b2ba6e0f2a55928baf72ec32672ee0123c
prerequisite-patch-id: 63e4153eb0a47bb23d906be97cc4ce84f9821248

Best regards,
-- 
Imran Shaik <imran.shaik@oss.qualcomm.com>


