#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x18c3830 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x18c39c0 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x18d00b0 .functor NOT 1, L_0x18fb820, C4<0>, C4<0>, C4<0>;
L_0x18fb5b0 .functor XOR 1, L_0x18fb450, L_0x18fb510, C4<0>, C4<0>;
L_0x18fb710 .functor XOR 1, L_0x18fb5b0, L_0x18fb670, C4<0>, C4<0>;
v0x18f7520_0 .net *"_ivl_10", 0 0, L_0x18fb670;  1 drivers
v0x18f7620_0 .net *"_ivl_12", 0 0, L_0x18fb710;  1 drivers
v0x18f7700_0 .net *"_ivl_2", 0 0, L_0x18fa160;  1 drivers
v0x18f77c0_0 .net *"_ivl_4", 0 0, L_0x18fb450;  1 drivers
v0x18f78a0_0 .net *"_ivl_6", 0 0, L_0x18fb510;  1 drivers
v0x18f79d0_0 .net *"_ivl_8", 0 0, L_0x18fb5b0;  1 drivers
v0x18f7ab0_0 .net "a", 0 0, v0x18f4620_0;  1 drivers
v0x18f7b50_0 .net "b", 0 0, v0x18f46c0_0;  1 drivers
v0x18f7bf0_0 .net "c", 0 0, v0x18f4760_0;  1 drivers
v0x18f7c90_0 .var "clk", 0 0;
v0x18f7d30_0 .net "d", 0 0, v0x18f48d0_0;  1 drivers
v0x18f7dd0_0 .net "out_dut", 0 0, L_0x18fb2f0;  1 drivers
v0x18f7e70_0 .net "out_ref", 0 0, L_0x18f8d30;  1 drivers
v0x18f7f10_0 .var/2u "stats1", 159 0;
v0x18f7fb0_0 .var/2u "strobe", 0 0;
v0x18f8050_0 .net "tb_match", 0 0, L_0x18fb820;  1 drivers
v0x18f8110_0 .net "tb_mismatch", 0 0, L_0x18d00b0;  1 drivers
v0x18f81d0_0 .net "wavedrom_enable", 0 0, v0x18f49c0_0;  1 drivers
v0x18f8270_0 .net "wavedrom_title", 511 0, v0x18f4a60_0;  1 drivers
L_0x18fa160 .concat [ 1 0 0 0], L_0x18f8d30;
L_0x18fb450 .concat [ 1 0 0 0], L_0x18f8d30;
L_0x18fb510 .concat [ 1 0 0 0], L_0x18fb2f0;
L_0x18fb670 .concat [ 1 0 0 0], L_0x18f8d30;
L_0x18fb820 .cmp/eeq 1, L_0x18fa160, L_0x18fb710;
S_0x18c3b50 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x18c39c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x18c42d0 .functor NOT 1, v0x18f4760_0, C4<0>, C4<0>, C4<0>;
L_0x18d0970 .functor NOT 1, v0x18f46c0_0, C4<0>, C4<0>, C4<0>;
L_0x18f8480 .functor AND 1, L_0x18c42d0, L_0x18d0970, C4<1>, C4<1>;
L_0x18f8520 .functor NOT 1, v0x18f48d0_0, C4<0>, C4<0>, C4<0>;
L_0x18f8650 .functor NOT 1, v0x18f4620_0, C4<0>, C4<0>, C4<0>;
L_0x18f8750 .functor AND 1, L_0x18f8520, L_0x18f8650, C4<1>, C4<1>;
L_0x18f8830 .functor OR 1, L_0x18f8480, L_0x18f8750, C4<0>, C4<0>;
L_0x18f88f0 .functor AND 1, v0x18f4620_0, v0x18f4760_0, C4<1>, C4<1>;
L_0x18f89b0 .functor AND 1, L_0x18f88f0, v0x18f48d0_0, C4<1>, C4<1>;
L_0x18f8a70 .functor OR 1, L_0x18f8830, L_0x18f89b0, C4<0>, C4<0>;
L_0x18f8be0 .functor AND 1, v0x18f46c0_0, v0x18f4760_0, C4<1>, C4<1>;
L_0x18f8c50 .functor AND 1, L_0x18f8be0, v0x18f48d0_0, C4<1>, C4<1>;
L_0x18f8d30 .functor OR 1, L_0x18f8a70, L_0x18f8c50, C4<0>, C4<0>;
v0x18d0320_0 .net *"_ivl_0", 0 0, L_0x18c42d0;  1 drivers
v0x18d03c0_0 .net *"_ivl_10", 0 0, L_0x18f8750;  1 drivers
v0x18f2e10_0 .net *"_ivl_12", 0 0, L_0x18f8830;  1 drivers
v0x18f2ed0_0 .net *"_ivl_14", 0 0, L_0x18f88f0;  1 drivers
v0x18f2fb0_0 .net *"_ivl_16", 0 0, L_0x18f89b0;  1 drivers
v0x18f30e0_0 .net *"_ivl_18", 0 0, L_0x18f8a70;  1 drivers
v0x18f31c0_0 .net *"_ivl_2", 0 0, L_0x18d0970;  1 drivers
v0x18f32a0_0 .net *"_ivl_20", 0 0, L_0x18f8be0;  1 drivers
v0x18f3380_0 .net *"_ivl_22", 0 0, L_0x18f8c50;  1 drivers
v0x18f3460_0 .net *"_ivl_4", 0 0, L_0x18f8480;  1 drivers
v0x18f3540_0 .net *"_ivl_6", 0 0, L_0x18f8520;  1 drivers
v0x18f3620_0 .net *"_ivl_8", 0 0, L_0x18f8650;  1 drivers
v0x18f3700_0 .net "a", 0 0, v0x18f4620_0;  alias, 1 drivers
v0x18f37c0_0 .net "b", 0 0, v0x18f46c0_0;  alias, 1 drivers
v0x18f3880_0 .net "c", 0 0, v0x18f4760_0;  alias, 1 drivers
v0x18f3940_0 .net "d", 0 0, v0x18f48d0_0;  alias, 1 drivers
v0x18f3a00_0 .net "out", 0 0, L_0x18f8d30;  alias, 1 drivers
S_0x18f3b60 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x18c39c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x18f4620_0 .var "a", 0 0;
v0x18f46c0_0 .var "b", 0 0;
v0x18f4760_0 .var "c", 0 0;
v0x18f4830_0 .net "clk", 0 0, v0x18f7c90_0;  1 drivers
v0x18f48d0_0 .var "d", 0 0;
v0x18f49c0_0 .var "wavedrom_enable", 0 0;
v0x18f4a60_0 .var "wavedrom_title", 511 0;
S_0x18f3e00 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x18f3b60;
 .timescale -12 -12;
v0x18f4060_0 .var/2s "count", 31 0;
E_0x18be780/0 .event negedge, v0x18f4830_0;
E_0x18be780/1 .event posedge, v0x18f4830_0;
E_0x18be780 .event/or E_0x18be780/0, E_0x18be780/1;
E_0x18be9d0 .event negedge, v0x18f4830_0;
E_0x18a89f0 .event posedge, v0x18f4830_0;
S_0x18f4160 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x18f3b60;
 .timescale -12 -12;
v0x18f4360_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x18f4440 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x18f3b60;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x18f4bc0 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x18c39c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x18f8e90 .functor NOT 1, v0x18f4760_0, C4<0>, C4<0>, C4<0>;
L_0x18f8f00 .functor NOT 1, v0x18f48d0_0, C4<0>, C4<0>, C4<0>;
L_0x18f8f90 .functor AND 1, L_0x18f8e90, L_0x18f8f00, C4<1>, C4<1>;
L_0x18f90a0 .functor NOT 1, v0x18f4620_0, C4<0>, C4<0>, C4<0>;
L_0x18f9140 .functor NOT 1, v0x18f46c0_0, C4<0>, C4<0>, C4<0>;
L_0x18f91b0 .functor AND 1, L_0x18f90a0, L_0x18f9140, C4<1>, C4<1>;
L_0x18f9300 .functor NOT 1, v0x18f4760_0, C4<0>, C4<0>, C4<0>;
L_0x18f9480 .functor AND 1, L_0x18f91b0, L_0x18f9300, C4<1>, C4<1>;
L_0x18f95e0 .functor OR 1, L_0x18f8f90, L_0x18f9480, C4<0>, C4<0>;
L_0x18f96f0 .functor NOT 1, v0x18f4620_0, C4<0>, C4<0>, C4<0>;
L_0x18f97c0 .functor NOT 1, v0x18f46c0_0, C4<0>, C4<0>, C4<0>;
L_0x18f9830 .functor AND 1, L_0x18f96f0, L_0x18f97c0, C4<1>, C4<1>;
L_0x18f9960 .functor AND 1, L_0x18f9830, v0x18f48d0_0, C4<1>, C4<1>;
L_0x18f9b30 .functor OR 1, L_0x18f95e0, L_0x18f9960, C4<0>, C4<0>;
L_0x18f98f0 .functor NOT 1, v0x18f4620_0, C4<0>, C4<0>, C4<0>;
L_0x18f9dd0 .functor AND 1, L_0x18f98f0, v0x18f46c0_0, C4<1>, C4<1>;
L_0x18fa030 .functor AND 1, L_0x18f9dd0, v0x18f4760_0, C4<1>, C4<1>;
L_0x18fa0f0 .functor NOT 1, v0x18f48d0_0, C4<0>, C4<0>, C4<0>;
L_0x18fa200 .functor AND 1, L_0x18fa030, L_0x18fa0f0, C4<1>, C4<1>;
L_0x18fa310 .functor OR 1, L_0x18f9b30, L_0x18fa200, C4<0>, C4<0>;
L_0x18fa4d0 .functor NOT 1, v0x18f46c0_0, C4<0>, C4<0>, C4<0>;
L_0x18fa540 .functor AND 1, v0x18f4620_0, L_0x18fa4d0, C4<1>, C4<1>;
L_0x18fa6c0 .functor NOT 1, v0x18f4760_0, C4<0>, C4<0>, C4<0>;
L_0x18fa730 .functor AND 1, L_0x18fa540, L_0x18fa6c0, C4<1>, C4<1>;
L_0x18fa910 .functor NOT 1, v0x18f48d0_0, C4<0>, C4<0>, C4<0>;
L_0x18fa980 .functor AND 1, L_0x18fa730, L_0x18fa910, C4<1>, C4<1>;
L_0x18fab70 .functor OR 1, L_0x18fa310, L_0x18fa980, C4<0>, C4<0>;
L_0x18fac80 .functor AND 1, v0x18f4620_0, v0x18f46c0_0, C4<1>, C4<1>;
L_0x18fade0 .functor AND 1, L_0x18fac80, v0x18f4760_0, C4<1>, C4<1>;
L_0x18faea0 .functor OR 1, L_0x18fab70, L_0x18fade0, C4<0>, C4<0>;
L_0x18fb0b0 .functor AND 1, v0x18f4620_0, v0x18f46c0_0, C4<1>, C4<1>;
L_0x18fb120 .functor AND 1, L_0x18fb0b0, v0x18f48d0_0, C4<1>, C4<1>;
L_0x18fb2f0 .functor OR 1, L_0x18faea0, L_0x18fb120, C4<0>, C4<0>;
v0x18f4eb0_0 .net *"_ivl_0", 0 0, L_0x18f8e90;  1 drivers
v0x18f4f90_0 .net *"_ivl_10", 0 0, L_0x18f91b0;  1 drivers
v0x18f5070_0 .net *"_ivl_12", 0 0, L_0x18f9300;  1 drivers
v0x18f5160_0 .net *"_ivl_14", 0 0, L_0x18f9480;  1 drivers
v0x18f5240_0 .net *"_ivl_16", 0 0, L_0x18f95e0;  1 drivers
v0x18f5370_0 .net *"_ivl_18", 0 0, L_0x18f96f0;  1 drivers
v0x18f5450_0 .net *"_ivl_2", 0 0, L_0x18f8f00;  1 drivers
v0x18f5530_0 .net *"_ivl_20", 0 0, L_0x18f97c0;  1 drivers
v0x18f5610_0 .net *"_ivl_22", 0 0, L_0x18f9830;  1 drivers
v0x18f56f0_0 .net *"_ivl_24", 0 0, L_0x18f9960;  1 drivers
v0x18f57d0_0 .net *"_ivl_26", 0 0, L_0x18f9b30;  1 drivers
v0x18f58b0_0 .net *"_ivl_28", 0 0, L_0x18f98f0;  1 drivers
v0x18f5990_0 .net *"_ivl_30", 0 0, L_0x18f9dd0;  1 drivers
v0x18f5a70_0 .net *"_ivl_32", 0 0, L_0x18fa030;  1 drivers
v0x18f5b50_0 .net *"_ivl_34", 0 0, L_0x18fa0f0;  1 drivers
v0x18f5c30_0 .net *"_ivl_36", 0 0, L_0x18fa200;  1 drivers
v0x18f5d10_0 .net *"_ivl_38", 0 0, L_0x18fa310;  1 drivers
v0x18f5f00_0 .net *"_ivl_4", 0 0, L_0x18f8f90;  1 drivers
v0x18f5fe0_0 .net *"_ivl_40", 0 0, L_0x18fa4d0;  1 drivers
v0x18f60c0_0 .net *"_ivl_42", 0 0, L_0x18fa540;  1 drivers
v0x18f61a0_0 .net *"_ivl_44", 0 0, L_0x18fa6c0;  1 drivers
v0x18f6280_0 .net *"_ivl_46", 0 0, L_0x18fa730;  1 drivers
v0x18f6360_0 .net *"_ivl_48", 0 0, L_0x18fa910;  1 drivers
v0x18f6440_0 .net *"_ivl_50", 0 0, L_0x18fa980;  1 drivers
v0x18f6520_0 .net *"_ivl_52", 0 0, L_0x18fab70;  1 drivers
v0x18f6600_0 .net *"_ivl_54", 0 0, L_0x18fac80;  1 drivers
v0x18f66e0_0 .net *"_ivl_56", 0 0, L_0x18fade0;  1 drivers
v0x18f67c0_0 .net *"_ivl_58", 0 0, L_0x18faea0;  1 drivers
v0x18f68a0_0 .net *"_ivl_6", 0 0, L_0x18f90a0;  1 drivers
v0x18f6980_0 .net *"_ivl_60", 0 0, L_0x18fb0b0;  1 drivers
v0x18f6a60_0 .net *"_ivl_62", 0 0, L_0x18fb120;  1 drivers
v0x18f6b40_0 .net *"_ivl_8", 0 0, L_0x18f9140;  1 drivers
v0x18f6c20_0 .net "a", 0 0, v0x18f4620_0;  alias, 1 drivers
v0x18f6ed0_0 .net "b", 0 0, v0x18f46c0_0;  alias, 1 drivers
v0x18f6fc0_0 .net "c", 0 0, v0x18f4760_0;  alias, 1 drivers
v0x18f70b0_0 .net "d", 0 0, v0x18f48d0_0;  alias, 1 drivers
v0x18f71a0_0 .net "out", 0 0, L_0x18fb2f0;  alias, 1 drivers
S_0x18f7300 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x18c39c0;
 .timescale -12 -12;
E_0x18be520 .event anyedge, v0x18f7fb0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x18f7fb0_0;
    %nor/r;
    %assign/vec4 v0x18f7fb0_0, 0;
    %wait E_0x18be520;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x18f3b60;
T_3 ;
    %fork t_1, S_0x18f3e00;
    %jmp t_0;
    .scope S_0x18f3e00;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x18f4060_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18f48d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18f4760_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18f46c0_0, 0;
    %assign/vec4 v0x18f4620_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x18a89f0;
    %load/vec4 v0x18f4060_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x18f4060_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x18f48d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18f4760_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18f46c0_0, 0;
    %assign/vec4 v0x18f4620_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x18be9d0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x18f4440;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x18be780;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x18f4620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18f46c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18f4760_0, 0;
    %assign/vec4 v0x18f48d0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x18f3b60;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x18c39c0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18f7c90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18f7fb0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x18c39c0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x18f7c90_0;
    %inv;
    %store/vec4 v0x18f7c90_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x18c39c0;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x18f4830_0, v0x18f8110_0, v0x18f7ab0_0, v0x18f7b50_0, v0x18f7bf0_0, v0x18f7d30_0, v0x18f7e70_0, v0x18f7dd0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x18c39c0;
T_7 ;
    %load/vec4 v0x18f7f10_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x18f7f10_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x18f7f10_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x18f7f10_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x18f7f10_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x18f7f10_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x18f7f10_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x18c39c0;
T_8 ;
    %wait E_0x18be780;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18f7f10_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18f7f10_0, 4, 32;
    %load/vec4 v0x18f8050_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x18f7f10_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18f7f10_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18f7f10_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18f7f10_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x18f7e70_0;
    %load/vec4 v0x18f7e70_0;
    %load/vec4 v0x18f7dd0_0;
    %xor;
    %load/vec4 v0x18f7e70_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x18f7f10_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18f7f10_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x18f7f10_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18f7f10_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can5_depth5/human/kmap2/iter4/response1/top_module.sv";
