/*
 * Copyright (C) 2013,2014 Russell King
 * Copyright (C) 2015 Simon St√ºrz <simon.stuerz@guh.guru>
 */

#include "imx6qdl-microsom.dtsi"
#include "imx6qdl-microsom-ar8035.dtsi"

/ {
	chosen {
		bootargs = "quiet console=ttymxc0,115200 root=/dev/mmcblk0p1 rw";
	};

	aliases {
		mxcfb0 = &mxcfb1;
	};

	regulators {
		compatible = "simple-bus";

		reg_3p3v: 3p3v {
			compatible = "regulator-fixed";
			regulator-name = "3P3V";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			regulator-always-on;
		};

		reg_usbh1_vbus: usb-h1-vbus {
			compatible = "regulator-fixed";
			enable-active-high;
			gpio = <&gpio1 0 0>;
			pinctrl-names = "default";
            		pinctrl-0 = <&pinctrl_tune_usbh1_vbus>;
			regulator-name = "usb_h1_vbus";
			regulator-min-microvolt = <5000000>;
			regulator-max-microvolt = <5000000>;
		};

		reg_usbotg_vbus: usb-otg-vbus {
			compatible = "regulator-fixed";
			enable-active-high;
			gpio = <&gpio3 22 0>;
			pinctrl-names = "default";
			pinctrl-0 = <&pinctrl_tune_usbotg_vbus>;
			regulator-name = "usb_otg_vbus";
			regulator-min-microvolt = <5000000>;
			regulator-max-microvolt = <5000000>;
		};

                reg_mipi_dsi_pwr_on: mipi_dsi_pwr_on {
                        compatible = "regulator-fixed";
                        regulator-name = "mipi_dsi_pwr_on";
                        gpio = <&gpio6 14 0>;
                        enable-active-high;
                };
	};

	mipi_dsi_reset: mipi-dsi-reset {
                compatible = "gpio-reset";
                reset-gpios = <&gpio7 12 GPIO_ACTIVE_LOW>;
                reset-delay-us = <50>;
                #reset-cells = <0>;
        };

        mxcfb1: fb@0 {
                compatible = "fsl,mxc_sdc_fb";
                disp_dev = "mipi_dsi";
                interface_pix_fmt = "RGB565";
                mode_str ="OTM3201A";
                default_bpp = <24>;
                int_clk = <0>;
                late_init = <0>;
                status = "okay";
        };
};

&mipi_dsi {
        dev_id = <0>;
        disp_id = <0>;
        lcd_panel = "OTM3201A";
        disp-power-on-supply = <&reg_mipi_dsi_pwr_on>;
        resets = <&mipi_dsi_reset>;
        status = "okay";
};

&i2c1 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_tune_i2c1>;
	status = "okay";
	
	sht21: sht21@40 {
		compatible = "fsl,sht21";
		reg = <0x40>;
	};
};

&i2c2 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_tune_i2c2>;
	status = "okay";
};

&can1 {
	pinctrl-names = "default";
	status = "okay";
};

&iomuxc {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hog>;
	tune {
		pinctrl_hog: hoggrp {
			fsl,pins = <
				/*
				 * 26 pin header GPIO description. The pins 
				 * numbering as following -
				 * GPIO number | GPIO (bank,num) |  PIN number
				 * ------------+-----------------+------------
				 * gpio1       | (1,1)           | IO7
				 * gpio73      | (3,9)           | IO11
				 * gpio72      | (3,8)           | IO12
				 * gpio71      | (3,7)           | IO13
				 * gpio70      | (3,6)           | IO15
				 * gpio194     | (7,2)           | IO16
				 * gpio195     | (7,3)           | IO18
				 * gpio67      | (3,3)           | IO22
				 *
				 * Notice the gpioX and GPIO (Y,Z) mapping forumla :
				 * X = (Y-1) * 32 + Z
				 */
				MX6QDL_PAD_GPIO_1__GPIO1_IO01 0x400130b1
				MX6QDL_PAD_EIM_DA9__GPIO3_IO09 0x400130b1
				MX6QDL_PAD_EIM_DA8__GPIO3_IO08 0x400130b1
				MX6QDL_PAD_EIM_DA7__GPIO3_IO07 0x400130b1
				MX6QDL_PAD_EIM_DA6__GPIO3_IO06 0x400130b1
				MX6QDL_PAD_SD3_CMD__GPIO7_IO02 0x400130b1
				MX6QDL_PAD_SD3_CLK__GPIO7_IO03 0x400130b1
				MX6QDL_PAD_EIM_DA3__GPIO3_IO03 0x400130b1
			>;
		};

        pinctrl_tune_gpio3_5: tune-gpio3_5 {
			fsl,pins = <
				MX6QDL_PAD_EIM_DA5__GPIO3_IO05 0x80000000
			>;
		};

	pinctrl_tune_spdif: tune-spdif {
		fsl,pins = <
			MX6QDL_PAD_GPIO_17__SPDIF_OUT 0x13091
		>;
	};

        pinctrl_tune_i2c1: tune-i2c1 {
			fsl,pins = <
				MX6QDL_PAD_EIM_D21__I2C1_SCL 0x4001b8b1
				MX6QDL_PAD_EIM_D28__I2C1_SDA 0x4001b8b1
			>;
		};

        pinctrl_tune_i2c2: tune-i2c2 {
			fsl,pins = <
				MX6QDL_PAD_KEY_COL3__I2C2_SCL 0x4001b8b1
				MX6QDL_PAD_KEY_ROW3__I2C2_SDA 0x4001b8b1
			>;
		};

        pinctrl_tune_usbh1_vbus: tune-usbh1-vbus {
			fsl,pins = <MX6QDL_PAD_GPIO_0__GPIO1_IO00 0x1b0b0>;
		};

        pinctrl_tune_usbotg_id: tune-usbotg-id {
			/*
			 * Similar to pinctrl_usbotg_2, but we want it
			 * pulled down for a fixed host connection.
			 */
			fsl,pins = <MX6QDL_PAD_ENET_RX_ER__USB_OTG_ID 0x13059>;
		};

        pinctrl_tune_usbotg_vbus: tune-usbotg-vbus {
			fsl,pins = <MX6QDL_PAD_EIM_D22__GPIO3_IO22 0x1b0b0>;
		};

        pinctrl_tune_usdhc2_aux: tune-usdhc2-aux {
			fsl,pins = <
				MX6QDL_PAD_GPIO_4__GPIO1_IO04    0x1f071
			>;
		};

        pinctrl_tune_usdhc2: tune-usdhc2 {
			fsl,pins = <
				MX6QDL_PAD_SD2_CMD__SD2_CMD    0x17059
				MX6QDL_PAD_SD2_CLK__SD2_CLK    0x10059
				MX6QDL_PAD_SD2_DAT0__SD2_DATA0 0x17059
				MX6QDL_PAD_SD2_DAT1__SD2_DATA1 0x17059
				MX6QDL_PAD_SD2_DAT2__SD2_DATA2 0x17059
				MX6QDL_PAD_SD2_DAT3__SD2_DATA3 0x13059
			>;
		};

        pinctrl_tune_pcie_reset: tune-pcie-reset {
			fsl,pins = <
				MX6QDL_PAD_EIM_DA4__GPIO3_IO04 0x80000000
			>;
		};

		pinctrl_pwm1: pwm1grp {
			fsl,pins = <
				MX6QDL_PAD_DISP0_DAT8__PWM1_OUT 0x1b0b1
			>;
		};

	};
};

&spdif {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_tune_spdif>;
	clocks = <&clks 197>, <&clks 0>,
		 <&clks 197>, <&clks 0>,
		 <&clks 0>,   <&clks 0>,
		 <&clks 0>,   <&clks 0>,
		 <&clks 0>;
	clock-names = "core",  "rxtx0",
		      "rxtx1", "rxtx2",
		      "rxtx3", "rxtx4",
		      "rxtx5", "rxtx6",
		      "rxtx7";
	status = "okay";
};

&ssi1 {
	fsl,mode = "i2s-slave";
	status = "okay";
};

&usbh1 {
	disable-over-current;
	vbus-supply = <&reg_usbh1_vbus>;
	status = "okay";
};

&usbotg {
	disable-over-current;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_tune_usbotg_id>;
	vbus-supply = <&reg_usbotg_vbus>;
	status = "okay";
};

&usdhc2 {
	pinctrl-names = "default";
	pinctrl-0 = <
        	&pinctrl_tune_usdhc2_aux
        	&pinctrl_tune_usdhc2
	>;
	vmmc-supply = <&reg_3p3v>;
	cd-gpios = <&gpio1 4 0>;
	status = "okay";
};

&gpc {
	fsl,cpu_pupscr_sw2iso = <0xf>;
	fsl,cpu_pupscr_sw = <0xf>;
	fsl,cpu_pdnscr_iso2sw = <0x1>;
	fsl,cpu_pdnscr_iso = <0x1>;
};

&pcie {
	pinctrl-names = "default";
	pinctrl-0 = <
        	&pinctrl_tune_pcie_reset
	>;
	reset-gpio = <&gpio3 4 0>;
	status = "okay";
	no-msi;
};

&pwm1 {
        pinctrl-names = "default";
        pinctrl-0 = <&pinctrl_pwm1>;
        status = "okay";
};

&pwm2 {
        pinctrl-names = "default";
        status = "okay";
};

&pwm3 {
        pinctrl-names = "default";
	status = "okay";
};

&pwm4 {
        pinctrl-names = "default";
	status = "okay";
};

