Analysis & Synthesis report for soc_system
Thu Nov 16 14:07:27 2023
Quartus Prime Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis IP Cores Summary
  6. Analysis & Synthesis Messages
  7. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+-----------------------------+------------------------------------------------+
; Analysis & Synthesis Status ; Failed - Thu Nov 16 14:07:27 2023              ;
; Quartus Prime Version       ; 22.1std.2 Build 922 07/20/2023 SC Lite Edition ;
; Revision Name               ; soc_system                                     ;
; Top-level Entity Name       ; ghrd_top                                       ;
; Family                      ; Cyclone V                                      ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                      ;
; Total registers             ; N/A until Partition Merge                      ;
; Total pins                  ; N/A until Partition Merge                      ;
; Total virtual pins          ; N/A until Partition Merge                      ;
; Total block memory bits     ; N/A until Partition Merge                      ;
; Total PLLs                  ; N/A until Partition Merge                      ;
; Total DLLs                  ; N/A until Partition Merge                      ;
+-----------------------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; ghrd_top           ; soc_system         ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                          ;
+--------+-----------------------------------+--------------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+
; Vendor ; IP Core Name                      ; Version      ; Release Date ; License Type ; Entity Instance                                                                                                                                                     ; IP Include File                ;
+--------+-----------------------------------+--------------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+
; Altera ; In-System Sources and Probes      ; 22.1         ; N/A          ; N/A          ; |ghrd_top|hps_reset:hps_reset_inst                                                                                                                                  ; ip/altsource_probe/hps_reset.v ;
; N/A    ; Qsys                              ; 22.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0                                                                                                                                             ; soc_system.qsys                ;
; Altera ; altera_jtag_avalon_master         ; 22.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_fpga_only_master:fpga_only_master                                                                                                ; soc_system.qsys                ;
; Altera ; altera_avalon_st_bytes_to_packets ; 22.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_bytes_to_packets:b2p                                                          ; soc_system.qsys                ;
; Altera ; channel_adapter                   ; 22.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|soc_system_fpga_only_master_b2p_adapter:b2p_adapter                                            ; soc_system.qsys                ;
; Altera ; altera_avalon_sc_fifo             ; 22.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo                                                                     ; soc_system.qsys                ;
; Altera ; altera_jtag_dc_streaming          ; 22.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                               ; soc_system.qsys                ;
; Altera ; altera_avalon_st_packets_to_bytes ; 22.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_packets_to_bytes:p2b                                                          ; soc_system.qsys                ;
; Altera ; channel_adapter                   ; 22.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|soc_system_fpga_only_master_p2b_adapter:p2b_adapter                                            ; soc_system.qsys                ;
; Altera ; altera_reset_controller           ; 22.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_reset_controller:rst_controller                                                         ; soc_system.qsys                ;
; Altera ; timing_adapter                    ; 22.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|soc_system_fpga_only_master_timing_adt:timing_adt                                              ; soc_system.qsys                ;
; Altera ; altera_avalon_packets_to_master   ; 22.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto                                                      ; soc_system.qsys                ;
; Altera ; altera_hps                        ; 22.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0                                                                                                                      ; soc_system.qsys                ;
; Altera ; altera_hps_io                     ; 22.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io                                                                                       ; soc_system.qsys                ;
; Altera ; altera_jtag_avalon_master         ; 22.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_fpga_only_master:hps_only_master                                                                                                 ; soc_system.qsys                ;
; Altera ; altera_avalon_st_bytes_to_packets ; 22.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_bytes_to_packets:b2p                                                           ; soc_system.qsys                ;
; Altera ; channel_adapter                   ; 22.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_fpga_only_master:hps_only_master|soc_system_fpga_only_master_b2p_adapter:b2p_adapter                                             ; soc_system.qsys                ;
; Altera ; altera_avalon_sc_fifo             ; 22.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_sc_fifo:fifo                                                                      ; soc_system.qsys                ;
; Altera ; altera_jtag_dc_streaming          ; 22.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                ; soc_system.qsys                ;
; Altera ; altera_avalon_st_packets_to_bytes ; 22.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_packets_to_bytes:p2b                                                           ; soc_system.qsys                ;
; Altera ; channel_adapter                   ; 22.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_fpga_only_master:hps_only_master|soc_system_fpga_only_master_p2b_adapter:p2b_adapter                                             ; soc_system.qsys                ;
; Altera ; altera_reset_controller           ; 22.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_reset_controller:rst_controller                                                          ; soc_system.qsys                ;
; Altera ; timing_adapter                    ; 22.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_fpga_only_master:hps_only_master|soc_system_fpga_only_master_timing_adt:timing_adt                                               ; soc_system.qsys                ;
; Altera ; altera_avalon_packets_to_master   ; 22.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto                                                       ; soc_system.qsys                ;
; Altera ; intr_capturer                     ; 100.99.98.97 ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|intr_capturer:intr_capturer_0                                                                                                               ; soc_system.qsys                ;
; Altera ; altera_irq_mapper                 ; 22.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_irq_mapper:irq_mapper                                                                                                            ; soc_system.qsys                ;
; Altera ; altera_irq_mapper                 ; 22.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_irq_mapper_001:irq_mapper_001                                                                                                    ; soc_system.qsys                ;
; Altera ; altera_irq_mapper                 ; 22.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_irq_mapper:irq_mapper_002                                                                                                        ; soc_system.qsys                ;
; Altera ; altera_avalon_jtag_uart           ; 22.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_jtag_uart:jtag_uart                                                                                                              ; soc_system.qsys                ;
; Altera ; altera_mm_interconnect            ; 22.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0                                                                                              ; soc_system.qsys                ;
; Altera ; altera_avalon_st_adapter          ; 22.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                             ; soc_system.qsys                ;
; Altera ; altera_avalon_st_adapter          ; 22.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001                     ; soc_system.qsys                ;
; Altera ; altera_avalon_st_adapter          ; 22.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_002                     ; soc_system.qsys                ;
; Altera ; altera_avalon_st_adapter          ; 22.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_003                     ; soc_system.qsys                ;
; Altera ; altera_avalon_st_adapter          ; 22.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_004                     ; soc_system.qsys                ;
; Altera ; altera_merlin_demultiplexer       ; 22.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:cmd_demux                                             ; soc_system.qsys                ;
; Altera ; altera_merlin_demultiplexer       ; 22.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:cmd_demux_001                                         ; soc_system.qsys                ;
; Altera ; altera_merlin_demultiplexer       ; 22.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux_002:cmd_demux_002                                     ; soc_system.qsys                ;
; Altera ; altera_merlin_demultiplexer       ; 22.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux_003:cmd_demux_003                                     ; soc_system.qsys                ;
; Altera ; altera_merlin_demultiplexer       ; 22.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux_003:cmd_demux_004                                     ; soc_system.qsys                ;
; Altera ; altera_merlin_multiplexer         ; 22.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux                                                 ; soc_system.qsys                ;
; Altera ; altera_merlin_multiplexer         ; 22.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                         ; soc_system.qsys                ;
; Altera ; altera_merlin_multiplexer         ; 22.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002                                         ; soc_system.qsys                ;
; Altera ; altera_merlin_multiplexer         ; 22.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003                                         ; soc_system.qsys                ;
; Altera ; altera_merlin_multiplexer         ; 22.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004                                         ; soc_system.qsys                ;
; Altera ; altera_merlin_master_agent        ; 22.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:fpga_only_master_master_agent                                     ; soc_system.qsys                ;
; Altera ; altera_merlin_traffic_limiter     ; 22.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:fpga_only_master_master_limiter                                ; soc_system.qsys                ;
; Altera ; altera_merlin_width_adapter       ; 22.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter ; soc_system.qsys                ;
; Altera ; altera_merlin_master_translator   ; 22.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:fpga_only_master_master_translator                           ; soc_system.qsys                ;
; Altera ; altera_merlin_axi_master_ni       ; 22.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent                                       ; soc_system.qsys                ;
; Altera ; altera_merlin_axi_master_ni       ; 22.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent                                    ; soc_system.qsys                ;
; Altera ; altera_merlin_traffic_limiter     ; 22.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter                             ; soc_system.qsys                ;
; Altera ; altera_merlin_traffic_limiter     ; 22.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter                             ; soc_system.qsys                ;
; Altera ; altera_merlin_slave_agent         ; 22.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:intr_capturer_0_avalon_slave_0_agent                               ; soc_system.qsys                ;
; Altera ; altera_avalon_sc_fifo             ; 22.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo                        ; soc_system.qsys                ;
; Altera ; altera_avalon_sc_fifo             ; 22.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo                          ; soc_system.qsys                ;
; Altera ; altera_merlin_slave_translator    ; 22.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:intr_capturer_0_avalon_slave_0_translator                     ; soc_system.qsys                ;
; Altera ; altera_merlin_slave_agent         ; 22.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent                                  ; soc_system.qsys                ;
; Altera ; altera_avalon_sc_fifo             ; 22.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo                           ; soc_system.qsys                ;
; Altera ; altera_avalon_sc_fifo             ; 22.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                             ; soc_system.qsys                ;
; Altera ; altera_merlin_burst_adapter       ; 22.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter                        ; soc_system.qsys                ;
; Altera ; altera_merlin_slave_translator    ; 22.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                        ; soc_system.qsys                ;
; Altera ; altera_merlin_slave_agent         ; 22.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent                                          ; soc_system.qsys                ;
; Altera ; altera_avalon_sc_fifo             ; 22.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo                                   ; soc_system.qsys                ;
; Altera ; altera_avalon_sc_fifo             ; 22.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                     ; soc_system.qsys                ;
; Altera ; altera_merlin_burst_adapter       ; 22.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter                                ; soc_system.qsys                ;
; Altera ; altera_merlin_width_adapter       ; 22.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_fpga_only_master_master_rsp_width_adapter ; soc_system.qsys                ;
; Altera ; altera_merlin_slave_translator    ; 22.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                ; soc_system.qsys                ;
; Altera ; altera_merlin_slave_agent         ; 22.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_led_s1_agent                                                   ; soc_system.qsys                ;
; Altera ; altera_avalon_sc_fifo             ; 22.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rdata_fifo                                            ; soc_system.qsys                ;
; Altera ; altera_avalon_sc_fifo             ; 22.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo                                              ; soc_system.qsys                ;
; Altera ; altera_merlin_burst_adapter       ; 22.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:pio_led_s1_burst_adapter                                         ; soc_system.qsys                ;
; Altera ; altera_merlin_slave_translator    ; 22.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator                                         ; soc_system.qsys                ;
; Altera ; altera_merlin_router              ; 22.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router                                                   ; soc_system.qsys                ;
; Altera ; altera_merlin_router              ; 22.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router_001                                               ; soc_system.qsys                ;
; Altera ; altera_merlin_router              ; 22.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_002                                           ; soc_system.qsys                ;
; Altera ; altera_merlin_router              ; 22.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_003:router_003                                           ; soc_system.qsys                ;
; Altera ; altera_merlin_router              ; 22.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_003:router_004                                           ; soc_system.qsys                ;
; Altera ; altera_merlin_router              ; 22.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_005:router_005                                           ; soc_system.qsys                ;
; Altera ; altera_merlin_router              ; 22.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_006:router_006                                           ; soc_system.qsys                ;
; Altera ; altera_merlin_router              ; 22.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_007:router_007                                           ; soc_system.qsys                ;
; Altera ; altera_merlin_router              ; 22.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_006:router_008                                           ; soc_system.qsys                ;
; Altera ; altera_merlin_router              ; 22.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_009:router_009                                           ; soc_system.qsys                ;
; Altera ; altera_merlin_demultiplexer       ; 22.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux                                             ; soc_system.qsys                ;
; Altera ; altera_merlin_demultiplexer       ; 22.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux_001:rsp_demux_001                                     ; soc_system.qsys                ;
; Altera ; altera_merlin_demultiplexer       ; 22.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux_002:rsp_demux_002                                     ; soc_system.qsys                ;
; Altera ; altera_merlin_demultiplexer       ; 22.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux_001:rsp_demux_003                                     ; soc_system.qsys                ;
; Altera ; altera_merlin_demultiplexer       ; 22.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux_004:rsp_demux_004                                     ; soc_system.qsys                ;
; Altera ; altera_merlin_multiplexer         ; 22.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux                                                 ; soc_system.qsys                ;
; Altera ; altera_merlin_multiplexer         ; 22.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux_001                                             ; soc_system.qsys                ;
; Altera ; altera_merlin_multiplexer         ; 22.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002                                         ; soc_system.qsys                ;
; Altera ; altera_merlin_multiplexer         ; 22.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux_003:rsp_mux_003                                         ; soc_system.qsys                ;
; Altera ; altera_merlin_multiplexer         ; 22.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux_003:rsp_mux_004                                         ; soc_system.qsys                ;
; Altera ; altera_merlin_slave_agent         ; 22.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent                                     ; soc_system.qsys                ;
; Altera ; altera_avalon_sc_fifo             ; 22.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo                              ; soc_system.qsys                ;
; Altera ; altera_avalon_sc_fifo             ; 22.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo                                ; soc_system.qsys                ;
; Altera ; altera_merlin_burst_adapter       ; 22.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter                           ; soc_system.qsys                ;
; Altera ; altera_merlin_slave_translator    ; 22.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator                           ; soc_system.qsys                ;
; Altera ; altera_mm_interconnect            ; 22.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1                                                                                              ; soc_system.qsys                ;
; Altera ; altera_merlin_demultiplexer       ; 22.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_demux:cmd_demux                                             ; soc_system.qsys                ;
; Altera ; altera_merlin_multiplexer         ; 22.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux                                                 ; soc_system.qsys                ;
; Altera ; altera_merlin_multiplexer         ; 22.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux_001                                             ; soc_system.qsys                ;
; Altera ; altera_merlin_axi_slave_ni        ; 22.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent                                         ; soc_system.qsys                ;
; Altera ; altera_avalon_sc_fifo             ; 22.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo     ; soc_system.qsys                ;
; Altera ; altera_avalon_sc_fifo             ; 22.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo    ; soc_system.qsys                ;
; Altera ; altera_merlin_width_adapter       ; 22.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter                         ; soc_system.qsys                ;
; Altera ; altera_merlin_width_adapter       ; 22.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_rsp_width_adapter                         ; soc_system.qsys                ;
; Altera ; altera_merlin_width_adapter       ; 22.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter                         ; soc_system.qsys                ;
; Altera ; altera_merlin_width_adapter       ; 22.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_rsp_width_adapter                         ; soc_system.qsys                ;
; Altera ; altera_merlin_master_agent        ; 22.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:hps_only_master_master_agent                                      ; soc_system.qsys                ;
; Altera ; altera_merlin_traffic_limiter     ; 22.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_only_master_master_limiter                                 ; soc_system.qsys                ;
; Altera ; altera_merlin_master_translator   ; 22.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:hps_only_master_master_translator                            ; soc_system.qsys                ;
; Altera ; altera_merlin_router              ; 22.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router:router                                                   ; soc_system.qsys                ;
; Altera ; altera_merlin_router              ; 22.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_001:router_001                                           ; soc_system.qsys                ;
; Altera ; altera_merlin_router              ; 22.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_001:router_002                                           ; soc_system.qsys                ;
; Altera ; altera_merlin_demultiplexer       ; 22.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux:rsp_demux                                             ; soc_system.qsys                ;
; Altera ; altera_merlin_demultiplexer       ; 22.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux:rsp_demux_001                                         ; soc_system.qsys                ;
; Altera ; altera_merlin_multiplexer         ; 22.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux                                                 ; soc_system.qsys                ;
; Altera ; altera_avalon_onchip_memory2      ; 22.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0                                                                                                ; soc_system.qsys                ;
; Altera ; altera_avalon_pio                 ; 22.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_pio_led:pio_led                                                                                                                  ; soc_system.qsys                ;
; Altera ; altera_reset_controller           ; 22.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|altera_reset_controller:rst_controller                                                                                                      ; soc_system.qsys                ;
; Altera ; altera_reset_controller           ; 22.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|altera_reset_controller:rst_controller_001                                                                                                  ; soc_system.qsys                ;
; Altera ; altera_avalon_sysid_qsys          ; 22.1         ; N/A          ; N/A          ; |ghrd_top|soc_system:u0|soc_system_sysid_qsys:sysid_qsys                                                                                                            ; soc_system.qsys                ;
+--------+-----------------------------------+--------------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition
    Info: Processing started: Thu Nov 16 14:07:07 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off soc_system -c soc_system
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file ip/altsource_probe/hps_reset.v
    Info (12023): Found entity 1: hps_reset File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/ip/altsource_probe/hps_reset.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ip/debounce/debounce.v
    Info (12023): Found entity 1: debounce File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/ip/debounce/debounce.v Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file ip/edge_detect/altera_edge_detector.v
    Info (12023): Found entity 1: altera_edge_detector File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/ip/edge_detect/altera_edge_detector.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/soc_system.v
    Info (12023): Found entity 1: soc_system File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/soc_system.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_irq_mapper_001.sv
    Info (12023): Found entity 1: soc_system_irq_mapper_001 File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_irq_mapper_001.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_irq_mapper.sv
    Info (12023): Found entity 1: soc_system_irq_mapper File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v
    Info (12023): Found entity 1: soc_system_mm_interconnect_1 File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_1_rsp_mux File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_1_rsp_demux File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_1_cmd_mux File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_1_cmd_demux File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_1_router_001_default_decode File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv Line: 45
    Info (12023): Found entity 2: soc_system_mm_interconnect_1_router_001 File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_1_router_default_decode File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv Line: 45
    Info (12023): Found entity 2: soc_system_mm_interconnect_1_router File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv
    Info (12023): Found entity 1: altera_merlin_axi_slave_ni File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v
    Info (12023): Found entity 1: soc_system_mm_interconnect_0 File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_001.v
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter_001 File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_001.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_003.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_rsp_mux_003 File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_003.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_002.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_rsp_mux_002 File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_002.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_rsp_mux File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_004.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_rsp_demux_004 File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_004.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_002.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_rsp_demux_002 File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_002.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_001.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_rsp_demux_001 File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_rsp_demux File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_004.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_cmd_mux_004 File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_004.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_002.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_cmd_mux_002 File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_002.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_001.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_cmd_mux_001 File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_cmd_mux File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_003.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_cmd_demux_003 File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_003.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_002.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_cmd_demux_002 File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_002.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_cmd_demux File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 5 design units, including 5 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_009.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_router_009_default_decode File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_009.sv Line: 45
    Info (12023): Found entity 2: soc_system_mm_interconnect_0_router_009 File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_009.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_007.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_router_007_default_decode File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_007.sv Line: 45
    Info (12023): Found entity 2: soc_system_mm_interconnect_0_router_007 File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_007.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_006.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_router_006_default_decode File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_006.sv Line: 45
    Info (12023): Found entity 2: soc_system_mm_interconnect_0_router_006 File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_006.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_005.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_router_005_default_decode File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_005.sv Line: 45
    Info (12023): Found entity 2: soc_system_mm_interconnect_0_router_005 File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_005.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_router_003_default_decode File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv Line: 45
    Info (12023): Found entity 2: soc_system_mm_interconnect_0_router_003 File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_router_002_default_decode File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: soc_system_mm_interconnect_0_router_002 File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_router_default_decode File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: soc_system_mm_interconnect_0_router File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv
    Info (12023): Found entity 1: altera_merlin_axi_master_ni File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_sysid_qsys.v
    Info (12023): Found entity 1: soc_system_sysid_qsys File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_sysid_qsys.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_pio_led.v
    Info (12023): Found entity 1: soc_system_pio_led File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_pio_led.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_onchip_memory2_0.v
    Info (12023): Found entity 1: soc_system_onchip_memory2_0 File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_onchip_memory2_0.v Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file soc_system/synthesis/submodules/soc_system_jtag_uart.v
    Info (12023): Found entity 1: soc_system_jtag_uart_sim_scfifo_w File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_jtag_uart.v Line: 21
    Info (12023): Found entity 2: soc_system_jtag_uart_scfifo_w File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_jtag_uart.v Line: 78
    Info (12023): Found entity 3: soc_system_jtag_uart_sim_scfifo_r File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_jtag_uart.v Line: 164
    Info (12023): Found entity 4: soc_system_jtag_uart_scfifo_r File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_jtag_uart.v Line: 243
    Info (12023): Found entity 5: soc_system_jtag_uart File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_jtag_uart.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/intr_capturer.v
    Info (12023): Found entity 1: intr_capturer File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/intr_capturer.v Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0.v
    Info (12023): Found entity 1: soc_system_hps_0 File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_hps_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v
    Info (12023): Found entity 1: soc_system_hps_0_hps_io File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram.v
    Info (12023): Found entity 1: hps_sdram File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/hps_sdram.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
    Info (12023): Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v
    Info (12023): Found entity 1: altera_mem_if_hhp_qseq_synth_top File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0.sv
    Info (12023): Found entity 1: hps_sdram_p0 File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/hps_sdram_p0.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_io_pads File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_memphy File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_ldc File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v
    Info (12023): Found entity 1: hps_sdram_p0_altdqdqs File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v
    Info (12023): Found entity 1: hps_sdram_p0_clock_pair_generator File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v
    Info (12023): Found entity 1: hps_sdram_p0_generic_ddio File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v
    Info (12023): Found entity 1: hps_sdram_p0_iss_probe File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv
    Info (12023): Found entity 1: hps_sdram_p0_phy_csr File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_reset.v
    Info (12023): Found entity 1: hps_sdram_p0_reset File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/hps_sdram_p0_reset.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v
    Info (12023): Found entity 1: hps_sdram_p0_reset_sync File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_pll.sv
    Info (12023): Found entity 1: hps_sdram_pll File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/hps_sdram_pll.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv
    Info (12023): Found entity 1: soc_system_hps_0_hps_io_border File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv
    Info (12023): Found entity 1: soc_system_hps_0_fpga_interfaces File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_fpga_only_master.v
    Info (12023): Found entity 1: soc_system_fpga_only_master File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_fpga_only_master.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_fpga_only_master_p2b_adapter.sv
    Info (12023): Found entity 1: soc_system_fpga_only_master_p2b_adapter File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_fpga_only_master_p2b_adapter.sv Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_fpga_only_master_b2p_adapter.sv
    Info (12023): Found entity 1: soc_system_fpga_only_master_b2p_adapter File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_fpga_only_master_b2p_adapter.sv Line: 55
Info (12021): Found 7 design units, including 7 entities, in source file soc_system/synthesis/submodules/altera_avalon_packets_to_master.v
    Info (12023): Found entity 1: altera_avalon_packets_to_master File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v Line: 22
    Info (12023): Found entity 2: packets_to_fifo File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v Line: 142
    Info (12023): Found entity 3: fifo_buffer_single_clock_fifo File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v Line: 512
    Info (12023): Found entity 4: fifo_buffer_scfifo_with_controls File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v Line: 573
    Info (12023): Found entity 5: fifo_buffer File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v Line: 627
    Info (12023): Found entity 6: fifo_to_packet File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v Line: 697
    Info (12023): Found entity 7: packets_to_master File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v Line: 851
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v
    Info (12023): Found entity 1: altera_avalon_st_packets_to_bytes File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v
    Info (12023): Found entity 1: altera_avalon_st_bytes_to_packets File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_fpga_only_master_timing_adt.sv
    Info (12023): Found entity 1: soc_system_fpga_only_master_timing_adt File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_fpga_only_master_timing_adt.sv Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v
    Info (12023): Found entity 1: altera_avalon_st_jtag_interface File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v Line: 20
Info (12021): Found 3 design units, including 3 entities, in source file soc_system/synthesis/submodules/altera_jtag_dc_streaming.v
    Info (12023): Found entity 1: altera_jtag_control_signal_crosser File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v Line: 30
    Info (12023): Found entity 2: altera_jtag_src_crosser File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v Line: 72
    Info (12023): Found entity 3: altera_jtag_dc_streaming File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v Line: 135
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_jtag_sld_node.v
    Info (12023): Found entity 1: altera_jtag_sld_node File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/altera_jtag_sld_node.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_jtag_streaming.v
    Info (12023): Found entity 1: altera_jtag_streaming File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/altera_jtag_streaming.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_idle_remover.v
    Info (12023): Found entity 1: altera_avalon_st_idle_remover File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/altera_avalon_st_idle_remover.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_idle_inserter.v
    Info (12023): Found entity 1: altera_avalon_st_idle_inserter File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/altera_avalon_st_idle_inserter.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file ghrd_top.v
    Info (12023): Found entity 1: ghrd_top File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/ghrd_top.v Line: 36
Warning (10236): Verilog HDL Implicit Net warning at altera_edge_detector.v(21): created implicit net for "reset_qual_n" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/ip/edge_detect/altera_edge_detector.v Line: 21
Warning (10236): Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for "pll_dr_clk" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/hps_sdram_pll.sv Line: 168
Info (12127): Elaborating entity "ghrd_top" for the top level hierarchy
Warning (10858): Verilog HDL warning at ghrd_top.v(205): object fpga_debounced_buttons used but never assigned File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/ghrd_top.v Line: 205
Warning (10858): Verilog HDL warning at ghrd_top.v(206): object fpga_led_internal used but never assigned File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/ghrd_top.v Line: 206
Warning (10030): Net "fpga_debounced_buttons" at ghrd_top.v(205) has no driver or initial value, using a default initial value '0' File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/ghrd_top.v Line: 205
Warning (10030): Net "fpga_led_internal" at ghrd_top.v(206) has no driver or initial value, using a default initial value '0' File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/ghrd_top.v Line: 206
Warning (10034): Output port "DRAM_ADDR" at ghrd_top.v(66) has no driver File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/ghrd_top.v Line: 66
Warning (10034): Output port "DRAM_BA" at ghrd_top.v(67) has no driver File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/ghrd_top.v Line: 67
Warning (10034): Output port "HEX0" at ghrd_top.v(91) has no driver File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/ghrd_top.v Line: 91
Warning (10034): Output port "HEX1" at ghrd_top.v(94) has no driver File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/ghrd_top.v Line: 94
Warning (10034): Output port "HEX2" at ghrd_top.v(97) has no driver File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/ghrd_top.v Line: 97
Warning (10034): Output port "HEX3" at ghrd_top.v(100) has no driver File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/ghrd_top.v Line: 100
Warning (10034): Output port "HEX4" at ghrd_top.v(103) has no driver File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/ghrd_top.v Line: 103
Warning (10034): Output port "HEX5" at ghrd_top.v(106) has no driver File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/ghrd_top.v Line: 106
Warning (10034): Output port "VGA_B" at ghrd_top.v(192) has no driver File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/ghrd_top.v Line: 192
Warning (10034): Output port "VGA_G" at ghrd_top.v(195) has no driver File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/ghrd_top.v Line: 195
Warning (10034): Output port "VGA_R" at ghrd_top.v(197) has no driver File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/ghrd_top.v Line: 197
Warning (10034): Output port "ADC_DIN" at ghrd_top.v(41) has no driver File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/ghrd_top.v Line: 41
Warning (10034): Output port "ADC_SCLK" at ghrd_top.v(43) has no driver File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/ghrd_top.v Line: 43
Warning (10034): Output port "AUD_DACDAT" at ghrd_top.v(49) has no driver File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/ghrd_top.v Line: 49
Warning (10034): Output port "AUD_XCK" at ghrd_top.v(51) has no driver File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/ghrd_top.v Line: 51
Warning (10034): Output port "DRAM_CAS_N" at ghrd_top.v(68) has no driver File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/ghrd_top.v Line: 68
Warning (10034): Output port "DRAM_CKE" at ghrd_top.v(69) has no driver File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/ghrd_top.v Line: 69
Warning (10034): Output port "DRAM_CLK" at ghrd_top.v(70) has no driver File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/ghrd_top.v Line: 70
Warning (10034): Output port "DRAM_CS_N" at ghrd_top.v(71) has no driver File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/ghrd_top.v Line: 71
Warning (10034): Output port "DRAM_LDQM" at ghrd_top.v(73) has no driver File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/ghrd_top.v Line: 73
Warning (10034): Output port "DRAM_RAS_N" at ghrd_top.v(74) has no driver File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/ghrd_top.v Line: 74
Warning (10034): Output port "DRAM_UDQM" at ghrd_top.v(75) has no driver File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/ghrd_top.v Line: 75
Warning (10034): Output port "DRAM_WE_N" at ghrd_top.v(76) has no driver File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/ghrd_top.v Line: 76
Warning (10034): Output port "FAN_CTRL" at ghrd_top.v(79) has no driver File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/ghrd_top.v Line: 79
Warning (10034): Output port "FPGA_I2C_SCLK" at ghrd_top.v(82) has no driver File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/ghrd_top.v Line: 82
Warning (10034): Output port "IRDA_TXD" at ghrd_top.v(166) has no driver File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/ghrd_top.v Line: 166
Warning (10034): Output port "TD_RESET_N" at ghrd_top.v(187) has no driver File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/ghrd_top.v Line: 187
Warning (10034): Output port "VGA_BLANK_N" at ghrd_top.v(193) has no driver File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/ghrd_top.v Line: 193
Warning (10034): Output port "VGA_CLK" at ghrd_top.v(194) has no driver File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/ghrd_top.v Line: 194
Warning (10034): Output port "VGA_HS" at ghrd_top.v(196) has no driver File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/ghrd_top.v Line: 196
Warning (10034): Output port "VGA_SYNC_N" at ghrd_top.v(198) has no driver File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/ghrd_top.v Line: 198
Warning (10034): Output port "VGA_VS" at ghrd_top.v(200) has no driver File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/ghrd_top.v Line: 200
Info (12128): Elaborating entity "soc_system" for hierarchy "soc_system:u0" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/ghrd_top.v Line: 313
Info (12128): Elaborating entity "soc_system_fpga_only_master" for hierarchy "soc_system:u0|soc_system_fpga_only_master:fpga_only_master" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/soc_system.v Line: 262
Info (12128): Elaborating entity "altera_avalon_st_jtag_interface" for hierarchy "soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_fpga_only_master.v Line: 145
Info (12128): Elaborating entity "altera_jtag_sld_node" for hierarchy "soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v Line: 101
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/altera_jtag_sld_node.v Line: 105
Info (12130): Elaborated megafunction instantiation "soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/altera_jtag_sld_node.v Line: 105
Info (12133): Instantiated megafunction "soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" with the following parameter: File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/altera_jtag_sld_node.v Line: 105
    Info (12134): Parameter "sld_mfg_id" = "110"
    Info (12134): Parameter "sld_type_id" = "132"
    Info (12134): Parameter "sld_version" = "1"
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "3"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12131): Elaborated megafunction instantiation "soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 415
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "altera_jtag_dc_streaming" for hierarchy "soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v Line: 143
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v Line: 197
Info (12130): Elaborated megafunction instantiation "soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v Line: 197
Info (12133): Instantiated megafunction "soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" with the following parameter: File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v Line: 197
    Info (12134): Parameter "depth" = "3"
Info (12128): Elaborating entity "altera_jtag_streaming" for hierarchy "soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v Line: 226
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/altera_jtag_streaming.v Line: 231
Info (12130): Elaborated megafunction instantiation "soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/altera_jtag_streaming.v Line: 231
Info (12133): Instantiated megafunction "soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" with the following parameter: File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/altera_jtag_streaming.v Line: 231
    Info (12134): Parameter "depth" = "8"
Info (12128): Elaborating entity "altera_avalon_st_idle_remover" for hierarchy "soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/altera_jtag_streaming.v Line: 547
Info (12128): Elaborating entity "altera_avalon_st_idle_inserter" for hierarchy "soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/altera_jtag_streaming.v Line: 564
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v Line: 246
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 105
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 112
Info (12128): Elaborating entity "altera_avalon_st_pipeline_base" for hierarchy "soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 129
Info (12128): Elaborating entity "altera_jtag_src_crosser" for hierarchy "soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v Line: 259
Info (12128): Elaborating entity "altera_jtag_control_signal_crosser" for hierarchy "soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v Line: 110
Info (12128): Elaborating entity "soc_system_fpga_only_master_timing_adt" for hierarchy "soc_system:u0|soc_system_fpga_only_master:fpga_only_master|soc_system_fpga_only_master_timing_adt:timing_adt" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_fpga_only_master.v Line: 155
Warning (10036): Verilog HDL or VHDL warning at soc_system_fpga_only_master_timing_adt.sv(82): object "in_ready" assigned a value but never read File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_fpga_only_master_timing_adt.sv Line: 82
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_fpga_only_master.v Line: 196
Info (12128): Elaborating entity "altera_avalon_st_bytes_to_packets" for hierarchy "soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_bytes_to_packets:b2p" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_fpga_only_master.v Line: 213
Info (12128): Elaborating entity "altera_avalon_st_packets_to_bytes" for hierarchy "soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_packets_to_bytes:p2b" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_fpga_only_master.v Line: 230
Info (12128): Elaborating entity "altera_avalon_packets_to_master" for hierarchy "soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_fpga_only_master.v Line: 257
Info (12128): Elaborating entity "packets_to_master" for hierarchy "soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v Line: 137
Info (12128): Elaborating entity "soc_system_fpga_only_master_b2p_adapter" for hierarchy "soc_system:u0|soc_system_fpga_only_master:fpga_only_master|soc_system_fpga_only_master_b2p_adapter:b2p_adapter" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_fpga_only_master.v Line: 273
Warning (10036): Verilog HDL or VHDL warning at soc_system_fpga_only_master_b2p_adapter.sv(78): object "out_channel" assigned a value but never read File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_fpga_only_master_b2p_adapter.sv Line: 78
Warning (10230): Verilog HDL assignment warning at soc_system_fpga_only_master_b2p_adapter.sv(90): truncated value with size 8 to match size of target (1) File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_fpga_only_master_b2p_adapter.sv Line: 90
Info (12128): Elaborating entity "soc_system_fpga_only_master_p2b_adapter" for hierarchy "soc_system:u0|soc_system_fpga_only_master:fpga_only_master|soc_system_fpga_only_master_p2b_adapter:p2b_adapter" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_fpga_only_master.v Line: 289
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_reset_controller:rst_controller" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_fpga_only_master.v Line: 352
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "soc_system_hps_0" for hierarchy "soc_system:u0|soc_system_hps_0:hps_0" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/soc_system.v Line: 459
Info (12128): Elaborating entity "soc_system_hps_0_fpga_interfaces" for hierarchy "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_hps_0.v Line: 353
Info (12128): Elaborating entity "soc_system_hps_0_hps_io" for hierarchy "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_hps_0.v Line: 427
Info (12128): Elaborating entity "soc_system_hps_0_hps_io_border" for hierarchy "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v Line: 155
Info (12128): Elaborating entity "hps_sdram" for hierarchy "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv Line: 456
Info (12128): Elaborating entity "hps_sdram_pll" for hierarchy "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/hps_sdram.v Line: 105
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object "pll_dr_clk" assigned a value but never read File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/hps_sdram_pll.sv Line: 168
Warning (10034): Output port "pll_locked" at hps_sdram_pll.sv(91) has no driver File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/hps_sdram_pll.sv Line: 91
Info (12128): Elaborating entity "hps_sdram_p0" for hierarchy "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/hps_sdram.v Line: 230
Info (10648): Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/hps_sdram_p0.sv Line: 405
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_memphy" for hierarchy "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/hps_sdram_p0.sv Line: 573
Warning (10858): Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 420
Warning (10230): Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1) File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 557
Warning (10030): Net "reset_n_seq_clk" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0' File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 420
Warning (10034): Output port "ctl_reset_export_n" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 222
Info (12128): Elaborating entity "hps_sdram_p0_acv_ldc" for hierarchy "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 554
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object "phy_clk_dq" assigned a value but never read File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v Line: 45
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object "phy_clk_dqs_2x" assigned a value but never read File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v Line: 47
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_io_pads" for hierarchy "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 780
Warning (10034): Output port "ddio_phy_dqdin[179..140]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Warning (10034): Output port "ddio_phy_dqdin[107..104]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Warning (10034): Output port "ddio_phy_dqdin[71..68]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Warning (10034): Output port "ddio_phy_dqdin[35..32]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_addr_cmd_pads" for hierarchy "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 244
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 157
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 166
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 189
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 198
Info (12128): Elaborating entity "altddio_out" for hierarchy "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 317
Info (12130): Elaborated megafunction instantiation "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 317
Info (12133): Instantiated megafunction "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" with the following parameter: File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 317
    Info (12134): Parameter "extend_oe_disable" = "UNUSED"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "invert_output" = "OFF"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_out"
    Info (12134): Parameter "oe_reg" = "UNUSED"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf
    Info (12023): Found entity 1: ddio_out_uqe File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/db/ddio_out_uqe.tdf Line: 28
Info (12128): Elaborating entity "ddio_out_uqe" for hierarchy "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altddio_out.tdf Line: 101
Info (12128): Elaborating entity "hps_sdram_p0_clock_pair_generator" for hierarchy "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 337
Info (12128): Elaborating entity "hps_sdram_p0_altdqdqs" for hierarchy "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 317
Info (12128): Elaborating entity "altdq_dqs2_acv_connect_to_hard_phy_cyclonev" for hierarchy "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v Line: 146
Info (12128): Elaborating entity "altera_mem_if_hhp_qseq_synth_top" for hierarchy "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/hps_sdram.v Line: 238
Warning (12158): Entity "altera_mem_if_hhp_qseq_synth_top" contains only dangling pins File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/hps_sdram.v Line: 238
Info (12128): Elaborating entity "intr_capturer" for hierarchy "soc_system:u0|intr_capturer:intr_capturer_0" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/soc_system.v Line: 488
Info (12128): Elaborating entity "soc_system_jtag_uart" for hierarchy "soc_system:u0|soc_system_jtag_uart:jtag_uart" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/soc_system.v Line: 501
Info (12128): Elaborating entity "soc_system_jtag_uart_scfifo_w" for hierarchy "soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_jtag_uart.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_jtag_uart.v Line: 139
Info (12130): Elaborated megafunction instantiation "soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_jtag_uart.v Line: 139
Info (12133): Instantiated megafunction "soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo" with the following parameter: File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_jtag_uart.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf
    Info (12023): Found entity 1: scfifo_3291 File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/db/scfifo_3291.tdf Line: 25
Info (12128): Elaborating entity "scfifo_3291" for hierarchy "soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf
    Info (12023): Found entity 1: a_dpfifo_5771 File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/db/a_dpfifo_5771.tdf Line: 29
Info (12128): Elaborating entity "a_dpfifo_5771" for hierarchy "soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/db/scfifo_3291.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/db/a_fefifo_7cf.tdf Line: 25
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/db/a_dpfifo_5771.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf
    Info (12023): Found entity 1: cntr_vg7 File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/db/cntr_vg7.tdf Line: 26
Info (12128): Elaborating entity "cntr_vg7" for hierarchy "soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/db/a_fefifo_7cf.tdf Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf
    Info (12023): Found entity 1: altsyncram_7pu1 File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/db/altsyncram_7pu1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_7pu1" for hierarchy "soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/db/a_dpfifo_5771.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf
    Info (12023): Found entity 1: cntr_jgb File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/db/cntr_jgb.tdf Line: 26
Info (12128): Elaborating entity "cntr_jgb" for hierarchy "soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/db/a_dpfifo_5771.tdf Line: 45
Info (12128): Elaborating entity "soc_system_jtag_uart_scfifo_r" for hierarchy "soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_jtag_uart.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_jtag_uart.v Line: 569
Info (12130): Elaborated megafunction instantiation "soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_jtag_uart.v Line: 569
Info (12133): Instantiated megafunction "soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic" with the following parameter: File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_jtag_uart.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 276
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "soc_system_onchip_memory2_0" for hierarchy "soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/soc_system.v Line: 515
Info (12128): Elaborating entity "altsyncram" for hierarchy "soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_onchip_memory2_0.v Line: 69
Info (12130): Elaborated megafunction instantiation "soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_onchip_memory2_0.v Line: 69
Info (12133): Instantiated megafunction "soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_onchip_memory2_0.v Line: 69
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "soc_system_onchip_memory2_0.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "8192"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "64"
    Info (12134): Parameter "width_byteena_a" = "8"
    Info (12134): Parameter "widthad_a" = "13"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5nn1.tdf
    Info (12023): Found entity 1: altsyncram_5nn1 File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/db/altsyncram_5nn1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_5nn1" for hierarchy "soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5nn1:auto_generated" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "soc_system_pio_led" for hierarchy "soc_system:u0|soc_system_pio_led:pio_led" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/soc_system.v Line: 526
Info (12128): Elaborating entity "soc_system_sysid_qsys" for hierarchy "soc_system:u0|soc_system_sysid_qsys:sysid_qsys" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/soc_system.v Line: 533
Info (12128): Elaborating entity "soc_system_mm_interconnect_0" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/soc_system.v Line: 644
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:fpga_only_master_master_translator" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 731
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 795
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 859
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:intr_capturer_0_avalon_slave_0_translator" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 923
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 1051
Info (12128): Elaborating entity "altera_merlin_axi_master_ni" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 1179
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv Line: 485
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:fpga_only_master_master_agent" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 1260
Info (12128): Elaborating entity "altera_merlin_axi_master_ni" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 1388
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv Line: 485
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 1472
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 1513
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 1554
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 1638
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 1679
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 1720
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_router" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 2234
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_router_default_decode" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router|soc_system_mm_interconnect_0_router_default_decode:the_default_decode" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv Line: 174
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_router_002" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_002" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 2266
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_router_002_default_decode" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_002:router_002|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv Line: 187
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_router_003" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_003:router_003" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 2282
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_router_003_default_decode" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_003:router_003|soc_system_mm_interconnect_0_router_003_default_decode:the_default_decode" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv Line: 186
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_router_005" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_005:router_005" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 2314
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_router_005_default_decode" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_005:router_005|soc_system_mm_interconnect_0_router_005_default_decode:the_default_decode" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_005.sv Line: 181
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_router_006" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_006:router_006" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 2330
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_router_006_default_decode" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_006:router_006|soc_system_mm_interconnect_0_router_006_default_decode:the_default_decode" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_006.sv Line: 180
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_router_007" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_007:router_007" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 2346
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_router_007_default_decode" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_007:router_007|soc_system_mm_interconnect_0_router_007_default_decode:the_default_decode" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_007.sv Line: 173
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_router_009" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_009:router_009" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 2378
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_router_009_default_decode" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_009:router_009|soc_system_mm_interconnect_0_router_009_default_decode:the_default_decode" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_009.sv Line: 181
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:fpga_only_master_master_limiter" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 2428
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 2578
Info (12128): Elaborating entity "altera_merlin_burst_adapter_13_1" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 181
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 778
Info (12128): Elaborating entity "altera_merlin_burst_adapter_burstwrap_increment" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 979
Info (12128): Elaborating entity "altera_merlin_burst_adapter_min" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 1004
Info (12128): Elaborating entity "altera_merlin_burst_adapter_subtractor" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 157
Info (12128): Elaborating entity "altera_merlin_burst_adapter_adder" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 88
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 2628
Info (12128): Elaborating entity "altera_merlin_burst_adapter_13_1" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 181
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 778
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_cmd_demux" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:cmd_demux" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 2745
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_cmd_demux_002" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux_002:cmd_demux_002" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 2797
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_cmd_demux_003" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux_003:cmd_demux_003" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 2826
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_cmd_mux" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 2884
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv Line: 301
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_cmd_mux_001" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 2913
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_cmd_mux_002" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 2930
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_cmd_mux_004" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 2982
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_004.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_rsp_demux" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 3011
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_rsp_demux_001" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux_001:rsp_demux_001" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 3040
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_rsp_demux_002" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux_002:rsp_demux_002" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 3057
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_rsp_demux_004" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux_004:rsp_demux_004" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 3109
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_rsp_mux" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 3126
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_rsp_mux_002" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 3178
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_002.sv Line: 342
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_rsp_mux_003" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux_003:rsp_mux_003" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 3207
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux_003:rsp_mux_003|altera_merlin_arbitrator:arb" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_003.sv Line: 326
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 3302
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv Line: 283
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object "aligned_addr" assigned a value but never read File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv Line: 742
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object "aligned_byte_cnt" assigned a value but never read File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv Line: 743
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_fpga_only_master_master_rsp_width_adapter" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 3368
Warning (10240): Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable "data_reg", which holds its previous value in one or more paths through the always construct File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv Line: 459
Warning (10240): Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable "byteen_reg", which holds its previous value in one or more paths through the always construct File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv Line: 459
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_fpga_only_master_master_rsp_width_adapter|altera_merlin_address_alignment:check_and_align_address_to_size" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv Line: 388
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_avalon_st_adapter" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 3397
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_avalon_st_adapter_001" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 3426
Info (12128): Elaborating entity "soc_system_mm_interconnect_1" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/soc_system.v Line: 697
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:hps_only_master_master_agent" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 324
Info (12128): Elaborating entity "altera_merlin_axi_slave_ni" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 443
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv Line: 798
Info (12128): Elaborating entity "soc_system_mm_interconnect_1_router" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router:router" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 459
Warning (10036): Verilog HDL or VHDL warning at soc_system_mm_interconnect_1_router.sv(154): object "address" assigned a value but never read File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv Line: 154
Info (12128): Elaborating entity "soc_system_mm_interconnect_1_router_default_decode" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router:router|soc_system_mm_interconnect_1_router_default_decode:the_default_decode" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv Line: 188
Info (12128): Elaborating entity "soc_system_mm_interconnect_1_router_001" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_001:router_001" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 475
Info (12128): Elaborating entity "soc_system_mm_interconnect_1_router_001_default_decode" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_001:router_001|soc_system_mm_interconnect_1_router_001_default_decode:the_default_decode" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv Line: 173
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_only_master_master_limiter" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 541
Info (12128): Elaborating entity "soc_system_mm_interconnect_1_cmd_demux" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_demux:cmd_demux" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 564
Info (12128): Elaborating entity "soc_system_mm_interconnect_1_cmd_mux" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 581
Info (12128): Elaborating entity "soc_system_mm_interconnect_1_rsp_demux" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux:rsp_demux" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 615
Info (12128): Elaborating entity "soc_system_mm_interconnect_1_rsp_mux" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 655
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv Line: 310
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 721
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv Line: 283
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object "aligned_addr" assigned a value but never read File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv Line: 742
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object "aligned_byte_cnt" assigned a value but never read File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv Line: 743
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_rsp_width_adapter" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 853
Warning (10240): Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable "data_reg", which holds its previous value in one or more paths through the always construct File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv Line: 459
Warning (10240): Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable "byteen_reg", which holds its previous value in one or more paths through the always construct File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv Line: 459
Info (12128): Elaborating entity "soc_system_irq_mapper" for hierarchy "soc_system:u0|soc_system_irq_mapper:irq_mapper" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/soc_system.v Line: 704
Info (12128): Elaborating entity "soc_system_irq_mapper_001" for hierarchy "soc_system:u0|soc_system_irq_mapper_001:irq_mapper_001" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/soc_system.v Line: 710
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "soc_system:u0|altera_reset_controller:rst_controller" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/soc_system.v Line: 780
Info (12128): Elaborating entity "hps_reset" for hierarchy "hps_reset:hps_reset_inst" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/ghrd_top.v Line: 319
Info (12128): Elaborating entity "altsource_probe" for hierarchy "hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/ip/altsource_probe/hps_reset.v Line: 75
Info (12130): Elaborated megafunction instantiation "hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/ip/altsource_probe/hps_reset.v Line: 75
Info (12133): Instantiated megafunction "hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component" with the following parameter: File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/ip/altsource_probe/hps_reset.v Line: 75
    Info (12134): Parameter "enable_metastability" = "YES"
    Info (12134): Parameter "instance_id" = "RST"
    Info (12134): Parameter "probe_width" = "0"
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "source_initial_value" = " 0"
    Info (12134): Parameter "source_width" = "3"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsource_probe.v Line: 169
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "altsource_probe_body" for hierarchy "hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsource_probe.v Line: 243
Info (12128): Elaborating entity "altsource_probe_impl" for hierarchy "hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsource_probe_body.vhd Line: 536
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsource_probe_body.vhd Line: 756
Info (12128): Elaborating entity "altera_edge_detector" for hierarchy "altera_edge_detector:pulse_cold_reset" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/ghrd_top.v Line: 326
Info (12128): Elaborating entity "altera_edge_detector" for hierarchy "altera_edge_detector:pulse_warm_reset" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/ghrd_top.v Line: 336
Info (12128): Elaborating entity "altera_edge_detector" for hierarchy "altera_edge_detector:pulse_debug_reset" File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/ghrd_top.v Line: 346
Error (12006): Node instance "c0" instantiates undefined entity "altera_mem_if_hard_memory_controller_top_cyclonev". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/hps_sdram.v Line: 794
Error (12006): Node instance "oct" instantiates undefined entity "altera_mem_if_oct_cyclonev". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/hps_sdram.v Line: 802
Error (12006): Node instance "dll" instantiates undefined entity "altera_mem_if_dll_cyclonev". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/hps_sdram.v Line: 814
Error (12006): Node instance "error_adapter_0" instantiates undefined entity "soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v Line: 200
Error (12006): Node instance "error_adapter_0" instantiates undefined entity "soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_001.v Line: 200
Error (12006): Node instance "error_adapter_0" instantiates undefined entity "soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_001.v Line: 200
Error (12006): Node instance "error_adapter_0" instantiates undefined entity "soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_001.v Line: 200
Error (12006): Node instance "error_adapter_0" instantiates undefined entity "soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_001.v Line: 200
Info (144001): Generated suppressed messages file C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 8 errors, 66 warnings
    Error: Peak virtual memory: 5105 megabytes
    Error: Processing ended: Thu Nov 16 14:10:01 2023
    Error: Elapsed time: 00:02:54
    Error: Total CPU time (on all processors): 00:03:05


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/sxc210186/Downloads/my_first_hps-fpga/my_first_hps-fpga/fpga-rtl/soc_system.map.smsg.


