
*** Running vivado
    with args -log system_bd_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_bd_wrapper.tcl



****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Mon Nov 17 01:35:24 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source system_bd_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 492.418 ; gain = 211.465
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw_HLS_backup/ecg_cnn_PACKAGE'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/2025.1/Vivado/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.cache/ip 
INFO: [Project 1-5698] Found the below utility IPs instantiated in block design C:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.srcs/sources_1/bd/system_bd/system_bd.bd which have equivalent inline hdl with improved performance and reduced diskspace.
It is recommended to migrate these utility IPs to inline hdl  using the command upgrade_project -migrate_to_inline_hdl.  The utility IPs may be deprecated in future releases.
More information on inline hdl is available in UG994.
Utility IP Component Instances:
 system_bd_xlconstant_0_2
add_files: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 571.016 ; gain = 74.605
Command: read_checkpoint -auto_incremental -incremental C:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.srcs/utils_1/imports/synth_1/system_bd_wrapper.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.srcs/utils_1/imports/synth_1/system_bd_wrapper.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
read_checkpoint: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 575.141 ; gain = 4.125
Command: synth_design -top system_bd_wrapper -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 5708
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1271.672 ; gain = 493.523
---------------------------------------------------------------------------------
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_2/synth/bd_e6ac_arsw_0.sv:83]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_2/synth/bd_e6ac_arsw_0.sv:84]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_2/synth/bd_e6ac_arsw_0.sv:85]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_2/synth/bd_e6ac_arsw_0.sv:86]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_2/synth/bd_e6ac_arsw_0.sv:87]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_2/synth/bd_e6ac_arsw_0.sv:88]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_2/synth/bd_e6ac_arsw_0.sv:89]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_2/synth/bd_e6ac_arsw_0.sv:90]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_2/synth/bd_e6ac_arsw_0.sv:102]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_2/synth/bd_e6ac_arsw_0.sv:103]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_2/synth/bd_e6ac_arsw_0.sv:104]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_2/synth/bd_e6ac_arsw_0.sv:105]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_3/synth/bd_e6ac_rsw_0.sv:83]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_3/synth/bd_e6ac_rsw_0.sv:84]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_3/synth/bd_e6ac_rsw_0.sv:85]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_3/synth/bd_e6ac_rsw_0.sv:86]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_3/synth/bd_e6ac_rsw_0.sv:87]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_3/synth/bd_e6ac_rsw_0.sv:88]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_3/synth/bd_e6ac_rsw_0.sv:89]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_3/synth/bd_e6ac_rsw_0.sv:90]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_3/synth/bd_e6ac_rsw_0.sv:102]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_3/synth/bd_e6ac_rsw_0.sv:103]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_3/synth/bd_e6ac_rsw_0.sv:104]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_3/synth/bd_e6ac_rsw_0.sv:105]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_4/synth/bd_e6ac_awsw_0.sv:83]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_4/synth/bd_e6ac_awsw_0.sv:84]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_4/synth/bd_e6ac_awsw_0.sv:85]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_4/synth/bd_e6ac_awsw_0.sv:86]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_4/synth/bd_e6ac_awsw_0.sv:87]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_4/synth/bd_e6ac_awsw_0.sv:88]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_4/synth/bd_e6ac_awsw_0.sv:89]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_4/synth/bd_e6ac_awsw_0.sv:90]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_4/synth/bd_e6ac_awsw_0.sv:102]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_4/synth/bd_e6ac_awsw_0.sv:103]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_4/synth/bd_e6ac_awsw_0.sv:104]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_4/synth/bd_e6ac_awsw_0.sv:105]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_5/synth/bd_e6ac_wsw_0.sv:83]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_5/synth/bd_e6ac_wsw_0.sv:84]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_5/synth/bd_e6ac_wsw_0.sv:85]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_5/synth/bd_e6ac_wsw_0.sv:86]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_5/synth/bd_e6ac_wsw_0.sv:87]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_5/synth/bd_e6ac_wsw_0.sv:88]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_5/synth/bd_e6ac_wsw_0.sv:89]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_5/synth/bd_e6ac_wsw_0.sv:90]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_5/synth/bd_e6ac_wsw_0.sv:102]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_5/synth/bd_e6ac_wsw_0.sv:103]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_5/synth/bd_e6ac_wsw_0.sv:104]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_5/synth/bd_e6ac_wsw_0.sv:105]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_6/synth/bd_e6ac_bsw_0.sv:83]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_6/synth/bd_e6ac_bsw_0.sv:84]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_6/synth/bd_e6ac_bsw_0.sv:85]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_6/synth/bd_e6ac_bsw_0.sv:86]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_6/synth/bd_e6ac_bsw_0.sv:87]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_6/synth/bd_e6ac_bsw_0.sv:88]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_6/synth/bd_e6ac_bsw_0.sv:89]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_PARAMETER' is already specified; last one will take precedence [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_6/synth/bd_e6ac_bsw_0.sv:90]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_6/synth/bd_e6ac_bsw_0.sv:102]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_6/synth/bd_e6ac_bsw_0.sv:103]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_6/synth/bd_e6ac_bsw_0.sv:104]
WARNING: [Synth 8-10507] attribute 'X_INTERFACE_MODE' is already specified; last one will take precedence [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_6/synth/bd_e6ac_bsw_0.sv:105]
INFO: [Synth 8-638] synthesizing module 'system_bd_wrapper' [C:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/hdl/system_bd_wrapper.vhd:27]
INFO: [Synth 8-3491] module 'system_bd' declared at 'c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/synth/system_bd.vhd:667' bound to instance 'system_bd_i' of component 'system_bd' [C:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/hdl/system_bd_wrapper.vhd:40]
INFO: [Synth 8-638] synthesizing module 'system_bd' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/synth/system_bd.vhd:683]
INFO: [Synth 8-3491] module 'system_bd_axi_bram_ctrl_0_1' declared at 'c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_axi_bram_ctrl_0_1/synth/system_bd_axi_bram_ctrl_0_1.vhd:59' bound to instance 'axi_bram_ctrl_0' of component 'system_bd_axi_bram_ctrl_0_1' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/synth/system_bd.vhd:1667]
INFO: [Synth 8-638] synthesizing module 'system_bd_axi_bram_ctrl_0_1' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_axi_bram_ctrl_0_1/synth/system_bd_axi_bram_ctrl_0_1.vhd:111]
	Parameter C_BRAM_INST_MODE bound to: EXTERNAL - type: string 
	Parameter C_MEMORY_DEPTH bound to: 16384 - type: integer 
	Parameter C_BRAM_ADDR_WIDTH bound to: 14 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_READ_LATENCY bound to: 1 - type: integer 
	Parameter C_RD_CMD_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_bram_ctrl' declared at 'c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/2f03/hdl/axi_bram_ctrl_v4_1_rfs.vhd:31263' bound to instance 'U0' of component 'axi_bram_ctrl' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_axi_bram_ctrl_0_1/synth/system_bd_axi_bram_ctrl_0_1.vhd:276]
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/2f03/hdl/axi_bram_ctrl_v4_1_rfs.vhd:31434]
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl_top' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/2f03/hdl/axi_bram_ctrl_v4_1_rfs.vhd:30438]
INFO: [Synth 8-638] synthesizing module 'full_axi' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/2f03/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29196]
WARNING: [Synth 8-6774] Null subtype or type declaration found [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/2f03/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29266]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/2f03/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29266]
INFO: [Synth 8-3919] null assignment ignored [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/2f03/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29472]
INFO: [Synth 8-638] synthesizing module 'wr_chnl' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/2f03/hdl/axi_bram_ctrl_v4_1_rfs.vhd:24080]
INFO: [Synth 8-506] null port 'FaultInjectECC' ignored [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/2f03/hdl/axi_bram_ctrl_v4_1_rfs.vhd:24047]
INFO: [Synth 8-638] synthesizing module 'wrap_brst' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/2f03/hdl/axi_bram_ctrl_v4_1_rfs.vhd:12386]
INFO: [Synth 8-256] done synthesizing module 'wrap_brst' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/2f03/hdl/axi_bram_ctrl_v4_1_rfs.vhd:12386]
INFO: [Synth 8-226] default block is never used [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/2f03/hdl/axi_bram_ctrl_v4_1_rfs.vhd:25753]
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl_v4_1_13_SRL_FIFO' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/2f03/hdl/axi_bram_ctrl_v4_1_rfs.vhd:91]
INFO: [Synth 8-3491] module 'FDR' declared at 'C:/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:44218' bound to instance 'Data_Exists_DFF' of component 'FDR' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/2f03/hdl/axi_bram_ctrl_v4_1_rfs.vhd:188]
INFO: [Synth 8-6157] synthesizing module 'FDR' [C:/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:44218]
INFO: [Synth 8-6155] done synthesizing module 'FDR' (0#1) [C:/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:44218]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:95613' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/2f03/hdl/axi_bram_ctrl_v4_1_rfs.vhd:205]
INFO: [Synth 8-6157] synthesizing module 'MUXCY_L' [C:/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:95613]
INFO: [Synth 8-6155] done synthesizing module 'MUXCY_L' (0#1) [C:/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:95613]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:164593' bound to instance 'XORCY_I' of component 'XORCY' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/2f03/hdl/axi_bram_ctrl_v4_1_rfs.vhd:212]
INFO: [Synth 8-6157] synthesizing module 'XORCY' [C:/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:164593]
INFO: [Synth 8-6155] done synthesizing module 'XORCY' (0#1) [C:/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:164593]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:44231' bound to instance 'FDRE_I' of component 'FDRE' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/2f03/hdl/axi_bram_ctrl_v4_1_rfs.vhd:218]
INFO: [Synth 8-6157] synthesizing module 'FDRE' [C:/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:44231]
INFO: [Synth 8-6155] done synthesizing module 'FDRE' (0#1) [C:/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:44231]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:95613' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/2f03/hdl/axi_bram_ctrl_v4_1_rfs.vhd:205]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:164593' bound to instance 'XORCY_I' of component 'XORCY' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/2f03/hdl/axi_bram_ctrl_v4_1_rfs.vhd:212]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:44231' bound to instance 'FDRE_I' of component 'FDRE' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/2f03/hdl/axi_bram_ctrl_v4_1_rfs.vhd:218]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:95613' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/2f03/hdl/axi_bram_ctrl_v4_1_rfs.vhd:205]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:164593' bound to instance 'XORCY_I' of component 'XORCY' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/2f03/hdl/axi_bram_ctrl_v4_1_rfs.vhd:212]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:44231' bound to instance 'FDRE_I' of component 'FDRE' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/2f03/hdl/axi_bram_ctrl_v4_1_rfs.vhd:218]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:95613' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/2f03/hdl/axi_bram_ctrl_v4_1_rfs.vhd:205]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:164593' bound to instance 'XORCY_I' of component 'XORCY' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/2f03/hdl/axi_bram_ctrl_v4_1_rfs.vhd:212]
INFO: [Synth 8-3491] module 'FDRE' declared at 'C:/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:44231' bound to instance 'FDRE_I' of component 'FDRE' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/2f03/hdl/axi_bram_ctrl_v4_1_rfs.vhd:218]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'C:/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:158612' bound to instance 'SRL16E_I' of component 'SRL16E' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/2f03/hdl/axi_bram_ctrl_v4_1_rfs.vhd:229]
INFO: [Synth 8-6157] synthesizing module 'SRL16E' [C:/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:158612]
INFO: [Synth 8-6155] done synthesizing module 'SRL16E' (0#1) [C:/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:158612]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl_v4_1_13_SRL_FIFO' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/2f03/hdl/axi_bram_ctrl_v4_1_rfs.vhd:91]
INFO: [Synth 8-256] done synthesizing module 'wr_chnl' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/2f03/hdl/axi_bram_ctrl_v4_1_rfs.vhd:24080]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/2f03/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29936]
INFO: [Synth 8-638] synthesizing module 'rd_chnl' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/2f03/hdl/axi_bram_ctrl_v4_1_rfs.vhd:14672]
INFO: [Synth 8-256] done synthesizing module 'rd_chnl' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/2f03/hdl/axi_bram_ctrl_v4_1_rfs.vhd:14672]
INFO: [Synth 8-256] done synthesizing module 'full_axi' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/2f03/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29196]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl_top' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/2f03/hdl/axi_bram_ctrl_v4_1_rfs.vhd:30438]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/2f03/hdl/axi_bram_ctrl_v4_1_rfs.vhd:31434]
INFO: [Synth 8-256] done synthesizing module 'system_bd_axi_bram_ctrl_0_1' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_axi_bram_ctrl_0_1/synth/system_bd_axi_bram_ctrl_0_1.vhd:111]
INFO: [Synth 8-3491] module 'system_bd_axi_gpio_0_0' declared at 'c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_axi_gpio_0_0/synth/system_bd_axi_gpio_0_0.vhd:59' bound to instance 'axi_gpio_0' of component 'system_bd_axi_gpio_0_0' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/synth/system_bd.vhd:1717]
INFO: [Synth 8-638] synthesizing module 'system_bd_axi_gpio_0_0' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_axi_gpio_0_0/synth/system_bd_axi_gpio_0_0.vhd:84]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 3 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'axi_gpio' declared at 'c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/0271/hdl/axi_gpio_v2_0_vh_rfs.vhd:1255' bound to instance 'U0' of component 'axi_gpio' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_axi_gpio_0_0/synth/system_bd_axi_gpio_0_0.vhd:173]
INFO: [Synth 8-638] synthesizing module 'axi_gpio' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/0271/hdl/axi_gpio_v2_0_vh_rfs.vhd:1341]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-638] synthesizing module 'address_decoder' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-638] synthesizing module 'pselect_f' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'GPIO_Core' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/0271/hdl/axi_gpio_v2_0_vh_rfs.vhd:182]
INFO: [Synth 8-226] default block is never used [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/0271/hdl/axi_gpio_v2_0_vh_rfs.vhd:447]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
	Parameter WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'xpm_cdc_array_single' declared at 'C:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:903' bound to instance 'INPUT_DOUBLE_REGS3' of component 'xpm_cdc_array_single' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/0271/hdl/axi_gpio_v2_0_vh_rfs.vhd:458]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_array_single' [C:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:903]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_array_single' (0#1) [C:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:903]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/0271/hdl/axi_gpio_v2_0_vh_rfs.vhd:182]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/0271/hdl/axi_gpio_v2_0_vh_rfs.vhd:1341]
INFO: [Synth 8-256] done synthesizing module 'system_bd_axi_gpio_0_0' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_axi_gpio_0_0/synth/system_bd_axi_gpio_0_0.vhd:84]
INFO: [Synth 8-3491] module 'system_bd_axi_gpio_1_0' declared at 'c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_axi_gpio_1_0/synth/system_bd_axi_gpio_1_0.vhd:59' bound to instance 'axi_gpio_1' of component 'system_bd_axi_gpio_1_0' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/synth/system_bd.vhd:1740]
INFO: [Synth 8-638] synthesizing module 'system_bd_axi_gpio_1_0' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_axi_gpio_1_0/synth/system_bd_axi_gpio_1_0.vhd:85]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 8 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 8 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 1 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'axi_gpio' declared at 'c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/0271/hdl/axi_gpio_v2_0_vh_rfs.vhd:1255' bound to instance 'U0' of component 'axi_gpio' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_axi_gpio_1_0/synth/system_bd_axi_gpio_1_0.vhd:177]
INFO: [Synth 8-638] synthesizing module 'axi_gpio__parameterized1' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/0271/hdl/axi_gpio_v2_0_vh_rfs.vhd:1341]
INFO: [Synth 8-638] synthesizing module 'GPIO_Core__parameterized0' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/0271/hdl/axi_gpio_v2_0_vh_rfs.vhd:182]
INFO: [Synth 8-226] default block is never used [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/0271/hdl/axi_gpio_v2_0_vh_rfs.vhd:833]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'xpm_cdc_array_single' declared at 'C:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:903' bound to instance 'INPUT_DOUBLE_REGS4' of component 'xpm_cdc_array_single' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/0271/hdl/axi_gpio_v2_0_vh_rfs.vhd:851]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_array_single__parameterized1' [C:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:903]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_array_single__parameterized1' (0#1) [C:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:903]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'xpm_cdc_array_single' declared at 'C:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:903' bound to instance 'INPUT_DOUBLE_REGS5' of component 'xpm_cdc_array_single' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/0271/hdl/axi_gpio_v2_0_vh_rfs.vhd:880]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core__parameterized0' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/0271/hdl/axi_gpio_v2_0_vh_rfs.vhd:182]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio__parameterized1' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/0271/hdl/axi_gpio_v2_0_vh_rfs.vhd:1341]
INFO: [Synth 8-256] done synthesizing module 'system_bd_axi_gpio_1_0' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_axi_gpio_1_0/synth/system_bd_axi_gpio_1_0.vhd:85]
INFO: [Synth 8-3491] module 'system_bd_axi_uartlite_0_0' declared at 'c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_axi_uartlite_0_0_1/synth/system_bd_axi_uartlite_0_0.vhd:59' bound to instance 'axi_uartlite_0' of component 'system_bd_axi_uartlite_0_0' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/synth/system_bd.vhd:1764]
INFO: [Synth 8-638] synthesizing module 'system_bd_axi_uartlite_0_0' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_axi_uartlite_0_0_1/synth/system_bd_axi_uartlite_0_0.vhd:86]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_BAUDRATE bound to: 115200 - type: integer 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_USE_PARITY bound to: 0 - type: integer 
	Parameter C_ODD_PARITY bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_uartlite' declared at 'c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/eab1/hdl/axi_uartlite_v2_0_vh_rfs.vhd:1951' bound to instance 'U0' of component 'axi_uartlite' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_axi_uartlite_0_0_1/synth/system_bd_axi_uartlite_0_0.vhd:168]
INFO: [Synth 8-638] synthesizing module 'axi_uartlite' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/eab1/hdl/axi_uartlite_v2_0_vh_rfs.vhd:2013]
INFO: [Synth 8-638] synthesizing module 'uartlite_core' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/eab1/hdl/axi_uartlite_v2_0_vh_rfs.vhd:1479]
INFO: [Synth 8-638] synthesizing module 'baudrate' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/eab1/hdl/axi_uartlite_v2_0_vh_rfs.vhd:1288]
INFO: [Synth 8-256] done synthesizing module 'baudrate' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/eab1/hdl/axi_uartlite_v2_0_vh_rfs.vhd:1288]
INFO: [Synth 8-638] synthesizing module 'uartlite_rx' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/eab1/hdl/axi_uartlite_v2_0_vh_rfs.vhd:794]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_cdc_single' declared at 'C:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152' bound to instance 'INPUT_DOUBLE_REGS3' of component 'xpm_cdc_single' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/eab1/hdl/axi_uartlite_v2_0_vh_rfs.vhd:854]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_single' [C:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_single' (0#1) [C:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:152]
INFO: [Synth 8-638] synthesizing module 'axi_uartlite_v2_0_39_srl_fifo' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/eab1/hdl/axi_uartlite_v2_0_vh_rfs.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'axi_uartlite_v2_0_39_srl_fifo' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/eab1/hdl/axi_uartlite_v2_0_vh_rfs.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'uartlite_rx' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/eab1/hdl/axi_uartlite_v2_0_vh_rfs.vhd:794]
INFO: [Synth 8-638] synthesizing module 'uartlite_tx' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/eab1/hdl/axi_uartlite_v2_0_vh_rfs.vhd:306]
INFO: [Synth 8-256] done synthesizing module 'uartlite_tx' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/eab1/hdl/axi_uartlite_v2_0_vh_rfs.vhd:306]
INFO: [Synth 8-256] done synthesizing module 'uartlite_core' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/eab1/hdl/axi_uartlite_v2_0_vh_rfs.vhd:1479]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif__parameterized0' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'slave_attachment__parameterized0' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-638] synthesizing module 'address_decoder__parameterized0' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-256] done synthesizing module 'address_decoder__parameterized0' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment__parameterized0' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif__parameterized0' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-256] done synthesizing module 'axi_uartlite' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/eab1/hdl/axi_uartlite_v2_0_vh_rfs.vhd:2013]
INFO: [Synth 8-256] done synthesizing module 'system_bd_axi_uartlite_0_0' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_axi_uartlite_0_0_1/synth/system_bd_axi_uartlite_0_0.vhd:86]
INFO: [Synth 8-3491] module 'system_bd_blk_mem_gen_0_1' declared at 'c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_blk_mem_gen_0_1/synth/system_bd_blk_mem_gen_0_1.vhd:59' bound to instance 'blk_mem_gen_0' of component 'system_bd_blk_mem_gen_0_1' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/synth/system_bd.vhd:1789]
INFO: [Synth 8-638] synthesizing module 'system_bd_blk_mem_gen_0_1' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_blk_mem_gen_0_1/synth/system_bd_blk_mem_gen_0_1.vhd:80]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: system_bd_blk_mem_gen_0_1.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 16384 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 16384 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 16384 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 16384 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 16 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     20.388 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_11' declared at 'c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/a32c/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195209' bound to instance 'U0' of component 'blk_mem_gen_v8_4_11' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_blk_mem_gen_0_1/synth/system_bd_blk_mem_gen_0_1.vhd:258]
INFO: [Synth 8-256] done synthesizing module 'system_bd_blk_mem_gen_0_1' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_blk_mem_gen_0_1/synth/system_bd_blk_mem_gen_0_1.vhd:80]
INFO: [Synth 8-3491] module 'system_bd_clk_wiz_1_0' declared at 'c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_clk_wiz_1_0_1/system_bd_clk_wiz_1_0.v:65' bound to instance 'clk_wiz_1' of component 'system_bd_clk_wiz_1_0' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/synth/system_bd.vhd:1810]
INFO: [Synth 8-6157] synthesizing module 'system_bd_clk_wiz_1_0' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_clk_wiz_1_0_1/system_bd_clk_wiz_1_0.v:65]
INFO: [Synth 8-6157] synthesizing module 'system_bd_clk_wiz_1_0_clk_wiz' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_clk_wiz_1_0_1/system_bd_clk_wiz_1_0_clk_wiz.v:65]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [C:/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:76868]
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (0#1) [C:/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:76868]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [C:/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:89421]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (0#1) [C:/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:89421]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:2678]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [C:/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:2678]
INFO: [Synth 8-6155] done synthesizing module 'system_bd_clk_wiz_1_0_clk_wiz' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_clk_wiz_1_0_1/system_bd_clk_wiz_1_0_clk_wiz.v:65]
INFO: [Synth 8-6155] done synthesizing module 'system_bd_clk_wiz_1_0' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_clk_wiz_1_0_1/system_bd_clk_wiz_1_0.v:65]
INFO: [Synth 8-3491] module 'system_bd_ecg_cnn_0_1' declared at 'c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_ecg_cnn_0_1/synth/system_bd_ecg_cnn_0_1.vhd:56' bound to instance 'ecg_cnn_0' of component 'system_bd_ecg_cnn_0_1' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/synth/system_bd.vhd:1817]
INFO: [Synth 8-638] synthesizing module 'system_bd_ecg_cnn_0_1' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_ecg_cnn_0_1/synth/system_bd_ecg_cnn_0_1.vhd:161]
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_INPUT_R_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_INPUT_R_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_INPUT_R_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_INPUT_R_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_INPUT_R_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_INPUT_R_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_INPUT_R_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_INPUT_R_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_INPUT_R_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_INPUT_R_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_INPUT_R_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_M_AXI_OUTPUT_R_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_OUTPUT_R_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_OUTPUT_R_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_OUTPUT_R_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_OUTPUT_R_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_OUTPUT_R_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_OUTPUT_R_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_OUTPUT_R_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_OUTPUT_R_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_OUTPUT_R_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_OUTPUT_R_CACHE_VALUE bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'ecg_cnn' declared at 'c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn.vhd:11' bound to instance 'U0' of component 'ecg_cnn' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_ecg_cnn_0_1/synth/system_bd_ecg_cnn_0_1.vhd:435]
INFO: [Synth 8-638] synthesizing module 'ecg_cnn' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn.vhd:151]
	Parameter DataWidth bound to: 11 - type: integer 
	Parameter AddressRange bound to: 2856 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'ecg_cnn_conv1_out_RAM_T2P_BRAM_1R1W' declared at 'c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_conv1_out_RAM_T2P_BRAM_1R1W.vhd:11' bound to instance 'conv1_out_U' of component 'ecg_cnn_conv1_out_RAM_T2P_BRAM_1R1W' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn.vhd:1434]
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_conv1_out_RAM_T2P_BRAM_1R1W' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_conv1_out_RAM_T2P_BRAM_1R1W.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_conv1_out_RAM_T2P_BRAM_1R1W' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_conv1_out_RAM_T2P_BRAM_1R1W.vhd:32]
	Parameter DataWidth bound to: 11 - type: integer 
	Parameter AddressRange bound to: 2856 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'ecg_cnn_conv1_out_RAM_T2P_BRAM_1R1W' declared at 'c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_conv1_out_RAM_T2P_BRAM_1R1W.vhd:11' bound to instance 'conv1_out_1_U' of component 'ecg_cnn_conv1_out_RAM_T2P_BRAM_1R1W' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn.vhd:1451]
	Parameter DataWidth bound to: 11 - type: integer 
	Parameter AddressRange bound to: 288 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'ecg_cnn_pool1_out_RAM_T2P_BRAM_1R1W' declared at 'c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_pool1_out_RAM_T2P_BRAM_1R1W.vhd:11' bound to instance 'pool1_out_U' of component 'ecg_cnn_pool1_out_RAM_T2P_BRAM_1R1W' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn.vhd:1468]
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_pool1_out_RAM_T2P_BRAM_1R1W' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_pool1_out_RAM_T2P_BRAM_1R1W.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_pool1_out_RAM_T2P_BRAM_1R1W' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_pool1_out_RAM_T2P_BRAM_1R1W.vhd:32]
	Parameter DataWidth bound to: 11 - type: integer 
	Parameter AddressRange bound to: 288 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'ecg_cnn_pool1_out_RAM_T2P_BRAM_1R1W' declared at 'c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_pool1_out_RAM_T2P_BRAM_1R1W.vhd:11' bound to instance 'pool1_out_1_U' of component 'ecg_cnn_pool1_out_RAM_T2P_BRAM_1R1W' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn.vhd:1485]
	Parameter DataWidth bound to: 11 - type: integer 
	Parameter AddressRange bound to: 288 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'ecg_cnn_pool1_out_RAM_T2P_BRAM_1R1W' declared at 'c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_pool1_out_RAM_T2P_BRAM_1R1W.vhd:11' bound to instance 'pool1_out_2_U' of component 'ecg_cnn_pool1_out_RAM_T2P_BRAM_1R1W' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn.vhd:1502]
	Parameter DataWidth bound to: 11 - type: integer 
	Parameter AddressRange bound to: 288 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'ecg_cnn_pool1_out_RAM_T2P_BRAM_1R1W' declared at 'c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_pool1_out_RAM_T2P_BRAM_1R1W.vhd:11' bound to instance 'pool1_out_3_U' of component 'ecg_cnn_pool1_out_RAM_T2P_BRAM_1R1W' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn.vhd:1519]
	Parameter DataWidth bound to: 11 - type: integer 
	Parameter AddressRange bound to: 288 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'ecg_cnn_pool1_out_RAM_T2P_BRAM_1R1W' declared at 'c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_pool1_out_RAM_T2P_BRAM_1R1W.vhd:11' bound to instance 'pool1_out_4_U' of component 'ecg_cnn_pool1_out_RAM_T2P_BRAM_1R1W' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn.vhd:1536]
	Parameter DataWidth bound to: 11 - type: integer 
	Parameter AddressRange bound to: 288 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'ecg_cnn_pool1_out_RAM_T2P_BRAM_1R1W' declared at 'c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_pool1_out_RAM_T2P_BRAM_1R1W.vhd:11' bound to instance 'pool1_out_5_U' of component 'ecg_cnn_pool1_out_RAM_T2P_BRAM_1R1W' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn.vhd:1553]
	Parameter DataWidth bound to: 11 - type: integer 
	Parameter AddressRange bound to: 288 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'ecg_cnn_pool1_out_RAM_T2P_BRAM_1R1W' declared at 'c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_pool1_out_RAM_T2P_BRAM_1R1W.vhd:11' bound to instance 'pool1_out_6_U' of component 'ecg_cnn_pool1_out_RAM_T2P_BRAM_1R1W' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn.vhd:1570]
	Parameter DataWidth bound to: 11 - type: integer 
	Parameter AddressRange bound to: 288 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'ecg_cnn_pool1_out_RAM_T2P_BRAM_1R1W' declared at 'c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_pool1_out_RAM_T2P_BRAM_1R1W.vhd:11' bound to instance 'pool1_out_7_U' of component 'ecg_cnn_pool1_out_RAM_T2P_BRAM_1R1W' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn.vhd:1587]
	Parameter DataWidth bound to: 11 - type: integer 
	Parameter AddressRange bound to: 288 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'ecg_cnn_pool1_out_RAM_T2P_BRAM_1R1W' declared at 'c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_pool1_out_RAM_T2P_BRAM_1R1W.vhd:11' bound to instance 'pool1_out_8_U' of component 'ecg_cnn_pool1_out_RAM_T2P_BRAM_1R1W' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn.vhd:1604]
	Parameter DataWidth bound to: 11 - type: integer 
	Parameter AddressRange bound to: 288 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'ecg_cnn_pool1_out_RAM_T2P_BRAM_1R1W' declared at 'c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_pool1_out_RAM_T2P_BRAM_1R1W.vhd:11' bound to instance 'pool1_out_9_U' of component 'ecg_cnn_pool1_out_RAM_T2P_BRAM_1R1W' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn.vhd:1621]
	Parameter DataWidth bound to: 11 - type: integer 
	Parameter AddressRange bound to: 1412 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'ecg_cnn_conv2_out_RAM_T2P_BRAM_1R1W' declared at 'c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_conv2_out_RAM_T2P_BRAM_1R1W.vhd:11' bound to instance 'conv2_out_U' of component 'ecg_cnn_conv2_out_RAM_T2P_BRAM_1R1W' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn.vhd:1638]
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_conv2_out_RAM_T2P_BRAM_1R1W' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_conv2_out_RAM_T2P_BRAM_1R1W.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_conv2_out_RAM_T2P_BRAM_1R1W' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_conv2_out_RAM_T2P_BRAM_1R1W.vhd:29]
	Parameter DataWidth bound to: 11 - type: integer 
	Parameter AddressRange bound to: 1412 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'ecg_cnn_conv2_out_RAM_T2P_BRAM_1R1W' declared at 'c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_conv2_out_RAM_T2P_BRAM_1R1W.vhd:11' bound to instance 'conv2_out_1_U' of component 'ecg_cnn_conv2_out_RAM_T2P_BRAM_1R1W' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn.vhd:1652]
	Parameter DataWidth bound to: 11 - type: integer 
	Parameter AddressRange bound to: 1412 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'ecg_cnn_conv2_out_RAM_T2P_BRAM_1R1W' declared at 'c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_conv2_out_RAM_T2P_BRAM_1R1W.vhd:11' bound to instance 'conv2_out_2_U' of component 'ecg_cnn_conv2_out_RAM_T2P_BRAM_1R1W' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn.vhd:1666]
	Parameter DataWidth bound to: 11 - type: integer 
	Parameter AddressRange bound to: 1412 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'ecg_cnn_conv2_out_RAM_T2P_BRAM_1R1W' declared at 'c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_conv2_out_RAM_T2P_BRAM_1R1W.vhd:11' bound to instance 'conv2_out_3_U' of component 'ecg_cnn_conv2_out_RAM_T2P_BRAM_1R1W' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn.vhd:1680]
INFO: [Synth 8-3491] module 'ecg_cnn_conv1d_relu' declared at 'c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_conv1d_relu.vhd:11' bound to instance 'grp_conv1d_relu_fu_410' of component 'ecg_cnn_conv1d_relu' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn.vhd:1694]
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_conv1d_relu' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_conv1d_relu.vhd:77]
	Parameter DataWidth bound to: 11 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'ecg_cnn_conv1d_relu_w_local_0_RAM_T2P_BRAM_1R1W' declared at 'c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_conv1d_relu_w_local_0_RAM_T2P_BRAM_1R1W.vhd:10' bound to instance 'w_local_0_U' of component 'ecg_cnn_conv1d_relu_w_local_0_RAM_T2P_BRAM_1R1W' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_conv1d_relu.vhd:679]
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_conv1d_relu_w_local_0_RAM_T2P_BRAM_1R1W' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_conv1d_relu_w_local_0_RAM_T2P_BRAM_1R1W.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_conv1d_relu_w_local_0_RAM_T2P_BRAM_1R1W' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_conv1d_relu_w_local_0_RAM_T2P_BRAM_1R1W.vhd:28]
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'ecg_cnn_conv1d_relu_w_local_1_RAM_T2P_BRAM_1R1W' declared at 'c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_conv1d_relu_w_local_1_RAM_T2P_BRAM_1R1W.vhd:10' bound to instance 'w_local_1_U' of component 'ecg_cnn_conv1d_relu_w_local_1_RAM_T2P_BRAM_1R1W' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_conv1d_relu.vhd:691]
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_conv1d_relu_w_local_1_RAM_T2P_BRAM_1R1W' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_conv1d_relu_w_local_1_RAM_T2P_BRAM_1R1W.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_conv1d_relu_w_local_1_RAM_T2P_BRAM_1R1W' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_conv1d_relu_w_local_1_RAM_T2P_BRAM_1R1W.vhd:28]
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'ecg_cnn_conv1d_relu_w_local_2_RAM_T2P_BRAM_1R1W' declared at 'c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_conv1d_relu_w_local_2_RAM_T2P_BRAM_1R1W.vhd:10' bound to instance 'w_local_2_U' of component 'ecg_cnn_conv1d_relu_w_local_2_RAM_T2P_BRAM_1R1W' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_conv1d_relu.vhd:703]
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_conv1d_relu_w_local_2_RAM_T2P_BRAM_1R1W' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_conv1d_relu_w_local_2_RAM_T2P_BRAM_1R1W.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_conv1d_relu_w_local_2_RAM_T2P_BRAM_1R1W' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_conv1d_relu_w_local_2_RAM_T2P_BRAM_1R1W.vhd:28]
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'ecg_cnn_conv1d_relu_w_local_3_RAM_T2P_BRAM_1R1W' declared at 'c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_conv1d_relu_w_local_3_RAM_T2P_BRAM_1R1W.vhd:10' bound to instance 'w_local_3_U' of component 'ecg_cnn_conv1d_relu_w_local_3_RAM_T2P_BRAM_1R1W' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_conv1d_relu.vhd:715]
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_conv1d_relu_w_local_3_RAM_T2P_BRAM_1R1W' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_conv1d_relu_w_local_3_RAM_T2P_BRAM_1R1W.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_conv1d_relu_w_local_3_RAM_T2P_BRAM_1R1W' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_conv1d_relu_w_local_3_RAM_T2P_BRAM_1R1W.vhd:28]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'ecg_cnn_conv1d_relu_w_local_4_RAM_T2P_BRAM_1R1W' declared at 'c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_conv1d_relu_w_local_4_RAM_T2P_BRAM_1R1W.vhd:10' bound to instance 'w_local_4_U' of component 'ecg_cnn_conv1d_relu_w_local_4_RAM_T2P_BRAM_1R1W' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_conv1d_relu.vhd:727]
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_conv1d_relu_w_local_4_RAM_T2P_BRAM_1R1W' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_conv1d_relu_w_local_4_RAM_T2P_BRAM_1R1W.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_conv1d_relu_w_local_4_RAM_T2P_BRAM_1R1W' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_conv1d_relu_w_local_4_RAM_T2P_BRAM_1R1W.vhd:28]
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'ecg_cnn_conv1d_relu_w_local_5_RAM_T2P_BRAM_1R1W' declared at 'c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_conv1d_relu_w_local_5_RAM_T2P_BRAM_1R1W.vhd:10' bound to instance 'w_local_5_U' of component 'ecg_cnn_conv1d_relu_w_local_5_RAM_T2P_BRAM_1R1W' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_conv1d_relu.vhd:739]
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_conv1d_relu_w_local_5_RAM_T2P_BRAM_1R1W' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_conv1d_relu_w_local_5_RAM_T2P_BRAM_1R1W.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_conv1d_relu_w_local_5_RAM_T2P_BRAM_1R1W' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_conv1d_relu_w_local_5_RAM_T2P_BRAM_1R1W.vhd:28]
	Parameter DataWidth bound to: 11 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'ecg_cnn_conv1d_relu_w_local_6_RAM_T2P_BRAM_1R1W' declared at 'c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_conv1d_relu_w_local_6_RAM_T2P_BRAM_1R1W.vhd:10' bound to instance 'w_local_6_U' of component 'ecg_cnn_conv1d_relu_w_local_6_RAM_T2P_BRAM_1R1W' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_conv1d_relu.vhd:751]
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_conv1d_relu_w_local_6_RAM_T2P_BRAM_1R1W' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_conv1d_relu_w_local_6_RAM_T2P_BRAM_1R1W.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_conv1d_relu_w_local_6_RAM_T2P_BRAM_1R1W' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_conv1d_relu_w_local_6_RAM_T2P_BRAM_1R1W.vhd:28]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter CASE0 bound to: 3'b000 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter CASE1 bound to: 3'b001 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter CASE2 bound to: 3'b010 
	Parameter din2_WIDTH bound to: 9 - type: integer 
	Parameter CASE3 bound to: 3'b011 
	Parameter din3_WIDTH bound to: 9 - type: integer 
	Parameter CASE4 bound to: 3'b100 
	Parameter din4_WIDTH bound to: 9 - type: integer 
	Parameter CASE5 bound to: 3'b101 
	Parameter din5_WIDTH bound to: 9 - type: integer 
	Parameter CASE6 bound to: 3'b110 
	Parameter din6_WIDTH bound to: 9 - type: integer 
	Parameter CASE7 bound to: 3'b111 
	Parameter din7_WIDTH bound to: 9 - type: integer 
	Parameter def_WIDTH bound to: 9 - type: integer 
	Parameter sel_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'ecg_cnn_sparsemux_17_3_9_1_1' declared at 'c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_sparsemux_17_3_9_1_1.vhd:11' bound to instance 'sparsemux_17_3_9_1_1_U1' of component 'ecg_cnn_sparsemux_17_3_9_1_1' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_conv1d_relu.vhd:763]
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_sparsemux_17_3_9_1_1' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_sparsemux_17_3_9_1_1.vhd:78]
INFO: [Synth 8-226] default block is never used [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_sparsemux_17_3_9_1_1.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_sparsemux_17_3_9_1_1' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_sparsemux_17_3_9_1_1.vhd:78]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 18 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'ecg_cnn_mac_muladd_12s_11s_18s_21_4_1' declared at 'c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_mac_muladd_12s_11s_18s_21_4_1.vhd:57' bound to instance 'mac_muladd_12s_11s_18s_21_4_1_U2' of component 'ecg_cnn_mac_muladd_12s_11s_18s_21_4_1' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_conv1d_relu.vhd:799]
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_mac_muladd_12s_11s_18s_21_4_1' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_mac_muladd_12s_11s_18s_21_4_1.vhd:75]
INFO: [Synth 8-3491] module 'ecg_cnn_mac_muladd_12s_11s_18s_21_4_1_DSP48_0' declared at 'c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_mac_muladd_12s_11s_18s_21_4_1.vhd:10' bound to instance 'ecg_cnn_mac_muladd_12s_11s_18s_21_4_1_DSP48_0_U' of component 'ecg_cnn_mac_muladd_12s_11s_18s_21_4_1_DSP48_0' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_mac_muladd_12s_11s_18s_21_4_1.vhd:90]
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_mac_muladd_12s_11s_18s_21_4_1_DSP48_0' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_mac_muladd_12s_11s_18s_21_4_1.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_mac_muladd_12s_11s_18s_21_4_1_DSP48_0' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_mac_muladd_12s_11s_18s_21_4_1.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_mac_muladd_12s_11s_18s_21_4_1' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_mac_muladd_12s_11s_18s_21_4_1.vhd:75]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter din2_WIDTH bound to: 21 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'ecg_cnn_mac_muladd_12s_10s_21ns_21_4_1' declared at 'c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_mac_muladd_12s_10s_21ns_21_4_1.vhd:57' bound to instance 'mac_muladd_12s_10s_21ns_21_4_1_U3' of component 'ecg_cnn_mac_muladd_12s_10s_21ns_21_4_1' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_conv1d_relu.vhd:816]
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_mac_muladd_12s_10s_21ns_21_4_1' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_mac_muladd_12s_10s_21ns_21_4_1.vhd:75]
INFO: [Synth 8-3491] module 'ecg_cnn_mac_muladd_12s_10s_21ns_21_4_1_DSP48_0' declared at 'c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_mac_muladd_12s_10s_21ns_21_4_1.vhd:10' bound to instance 'ecg_cnn_mac_muladd_12s_10s_21ns_21_4_1_DSP48_0_U' of component 'ecg_cnn_mac_muladd_12s_10s_21ns_21_4_1_DSP48_0' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_mac_muladd_12s_10s_21ns_21_4_1.vhd:90]
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_mac_muladd_12s_10s_21ns_21_4_1_DSP48_0' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_mac_muladd_12s_10s_21ns_21_4_1.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_mac_muladd_12s_10s_21ns_21_4_1_DSP48_0' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_mac_muladd_12s_10s_21ns_21_4_1.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_mac_muladd_12s_10s_21ns_21_4_1' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_mac_muladd_12s_10s_21ns_21_4_1.vhd:75]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter din2_WIDTH bound to: 21 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'ecg_cnn_mac_muladd_12s_10s_21ns_21_4_1' declared at 'c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_mac_muladd_12s_10s_21ns_21_4_1.vhd:57' bound to instance 'mac_muladd_12s_10s_21ns_21_4_1_U4' of component 'ecg_cnn_mac_muladd_12s_10s_21ns_21_4_1' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_conv1d_relu.vhd:833]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter din2_WIDTH bound to: 21 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'ecg_cnn_mac_muladd_12s_10s_21ns_21_4_1' declared at 'c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_mac_muladd_12s_10s_21ns_21_4_1.vhd:57' bound to instance 'mac_muladd_12s_10s_21ns_21_4_1_U5' of component 'ecg_cnn_mac_muladd_12s_10s_21ns_21_4_1' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_conv1d_relu.vhd:850]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter din2_WIDTH bound to: 21 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'ecg_cnn_mac_muladd_12s_9s_21ns_21_4_1' declared at 'c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_mac_muladd_12s_9s_21ns_21_4_1.vhd:57' bound to instance 'mac_muladd_12s_9s_21ns_21_4_1_U6' of component 'ecg_cnn_mac_muladd_12s_9s_21ns_21_4_1' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_conv1d_relu.vhd:867]
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_mac_muladd_12s_9s_21ns_21_4_1' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_mac_muladd_12s_9s_21ns_21_4_1.vhd:75]
INFO: [Synth 8-3491] module 'ecg_cnn_mac_muladd_12s_9s_21ns_21_4_1_DSP48_0' declared at 'c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_mac_muladd_12s_9s_21ns_21_4_1.vhd:10' bound to instance 'ecg_cnn_mac_muladd_12s_9s_21ns_21_4_1_DSP48_0_U' of component 'ecg_cnn_mac_muladd_12s_9s_21ns_21_4_1_DSP48_0' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_mac_muladd_12s_9s_21ns_21_4_1.vhd:90]
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_mac_muladd_12s_9s_21ns_21_4_1_DSP48_0' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_mac_muladd_12s_9s_21ns_21_4_1.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_mac_muladd_12s_9s_21ns_21_4_1_DSP48_0' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_mac_muladd_12s_9s_21ns_21_4_1.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_mac_muladd_12s_9s_21ns_21_4_1' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_mac_muladd_12s_9s_21ns_21_4_1.vhd:75]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter din2_WIDTH bound to: 21 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'ecg_cnn_mac_muladd_12s_10s_21ns_21_4_1' declared at 'c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_mac_muladd_12s_10s_21ns_21_4_1.vhd:57' bound to instance 'mac_muladd_12s_10s_21ns_21_4_1_U7' of component 'ecg_cnn_mac_muladd_12s_10s_21ns_21_4_1' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_conv1d_relu.vhd:884]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 21 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'ecg_cnn_mac_muladd_12s_11s_21ns_21_4_1' declared at 'c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_mac_muladd_12s_11s_21ns_21_4_1.vhd:57' bound to instance 'mac_muladd_12s_11s_21ns_21_4_1_U8' of component 'ecg_cnn_mac_muladd_12s_11s_21ns_21_4_1' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_conv1d_relu.vhd:901]
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_mac_muladd_12s_11s_21ns_21_4_1' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_mac_muladd_12s_11s_21ns_21_4_1.vhd:75]
INFO: [Synth 8-3491] module 'ecg_cnn_mac_muladd_12s_11s_21ns_21_4_1_DSP48_0' declared at 'c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_mac_muladd_12s_11s_21ns_21_4_1.vhd:10' bound to instance 'ecg_cnn_mac_muladd_12s_11s_21ns_21_4_1_DSP48_0_U' of component 'ecg_cnn_mac_muladd_12s_11s_21ns_21_4_1_DSP48_0' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_mac_muladd_12s_11s_21ns_21_4_1.vhd:90]
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_mac_muladd_12s_11s_21ns_21_4_1_DSP48_0' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_mac_muladd_12s_11s_21ns_21_4_1.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_mac_muladd_12s_11s_21ns_21_4_1_DSP48_0' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_mac_muladd_12s_11s_21ns_21_4_1.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_mac_muladd_12s_11s_21ns_21_4_1' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_mac_muladd_12s_11s_21ns_21_4_1.vhd:75]
INFO: [Synth 8-3491] module 'ecg_cnn_flow_control_loop_pipe_sequential_init' declared at 'c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_flow_control_loop_pipe_sequential_init.vhd:13' bound to instance 'flow_control_loop_pipe_sequential_init_U' of component 'ecg_cnn_flow_control_loop_pipe_sequential_init' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_conv1d_relu.vhd:918]
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_flow_control_loop_pipe_sequential_init' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_flow_control_loop_pipe_sequential_init.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_flow_control_loop_pipe_sequential_init' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_flow_control_loop_pipe_sequential_init.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_conv1d_relu' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_conv1d_relu.vhd:77]
INFO: [Synth 8-3491] module 'ecg_cnn_maxpool' declared at 'c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_maxpool.vhd:11' bound to instance 'grp_maxpool_fu_436' of component 'ecg_cnn_maxpool' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn.vhd:1758]
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_maxpool' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_maxpool.vhd:74]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 13 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'ecg_cnn_urem_9ns_4ns_3_13_1' declared at 'c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_urem_9ns_4ns_3_13_1.vhd:86' bound to instance 'urem_9ns_4ns_3_13_1_U25' of component 'ecg_cnn_urem_9ns_4ns_3_13_1' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_maxpool.vhd:288]
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_urem_9ns_4ns_3_13_1' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_urem_9ns_4ns_3_13_1.vhd:102]
	Parameter in0_WIDTH bound to: 9 - type: integer 
	Parameter in1_WIDTH bound to: 4 - type: integer 
	Parameter out_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'ecg_cnn_urem_9ns_4ns_3_13_1_divider' declared at 'c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_urem_9ns_4ns_3_13_1.vhd:10' bound to instance 'ecg_cnn_urem_9ns_4ns_3_13_1_divider_u' of component 'ecg_cnn_urem_9ns_4ns_3_13_1_divider' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_urem_9ns_4ns_3_13_1.vhd:127]
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_urem_9ns_4ns_3_13_1_divider' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_urem_9ns_4ns_3_13_1.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_urem_9ns_4ns_3_13_1_divider' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_urem_9ns_4ns_3_13_1.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_urem_9ns_4ns_3_13_1' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_urem_9ns_4ns_3_13_1.vhd:102]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 19 - type: integer 
INFO: [Synth 8-3491] module 'ecg_cnn_mul_9ns_11ns_19_1_1' declared at 'c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_mul_9ns_11ns_19_1_1.vhd:7' bound to instance 'mul_9ns_11ns_19_1_1_U26' of component 'ecg_cnn_mul_9ns_11ns_19_1_1' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_maxpool.vhd:303]
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_mul_9ns_11ns_19_1_1' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_mul_9ns_11ns_19_1_1.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_mul_9ns_11ns_19_1_1' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_mul_9ns_11ns_19_1_1.vhd:23]
INFO: [Synth 8-3491] module 'ecg_cnn_flow_control_loop_pipe_sequential_init' declared at 'c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_flow_control_loop_pipe_sequential_init.vhd:13' bound to instance 'flow_control_loop_pipe_sequential_init_U' of component 'ecg_cnn_flow_control_loop_pipe_sequential_init' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_maxpool.vhd:315]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_maxpool' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_maxpool.vhd:74]
INFO: [Synth 8-3491] module 'ecg_cnn_conv1d_relu2' declared at 'c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_conv1d_relu2.vhd:11' bound to instance 'grp_conv1d_relu2_fu_452' of component 'ecg_cnn_conv1d_relu2' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn.vhd:1819]
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_conv1d_relu2' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_conv1d_relu2.vhd:98]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'ecg_cnn_conv1d_relu2_w_local_80_0_0_RAM_T2P_BRAM_1R1W' declared at 'c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_conv1d_relu2_w_local_80_0_0_RAM_T2P_BRAM_1R1W.vhd:10' bound to instance 'w_local_80_0_0_U' of component 'ecg_cnn_conv1d_relu2_w_local_80_0_0_RAM_T2P_BRAM_1R1W' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_conv1d_relu2.vhd:2822]
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_conv1d_relu2_w_local_80_0_0_RAM_T2P_BRAM_1R1W' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_conv1d_relu2_w_local_80_0_0_RAM_T2P_BRAM_1R1W.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_conv1d_relu2_w_local_80_0_0_RAM_T2P_BRAM_1R1W' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_conv1d_relu2_w_local_80_0_0_RAM_T2P_BRAM_1R1W.vhd:32]
	Parameter DataWidth bound to: 11 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'ecg_cnn_conv1d_relu2_w_local_80_0_1_RAM_T2P_BRAM_1R1W' declared at 'c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_conv1d_relu2_w_local_80_0_1_RAM_T2P_BRAM_1R1W.vhd:10' bound to instance 'w_local_80_0_1_U' of component 'ecg_cnn_conv1d_relu2_w_local_80_0_1_RAM_T2P_BRAM_1R1W' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_conv1d_relu2.vhd:2837]
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_conv1d_relu2_w_local_80_0_1_RAM_T2P_BRAM_1R1W' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_conv1d_relu2_w_local_80_0_1_RAM_T2P_BRAM_1R1W.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_conv1d_relu2_w_local_80_0_1_RAM_T2P_BRAM_1R1W' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_conv1d_relu2_w_local_80_0_1_RAM_T2P_BRAM_1R1W.vhd:32]
	Parameter DataWidth bound to: 11 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'ecg_cnn_conv1d_relu2_w_local_80_0_2_RAM_T2P_BRAM_1R1W' declared at 'c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_conv1d_relu2_w_local_80_0_2_RAM_T2P_BRAM_1R1W.vhd:10' bound to instance 'w_local_80_0_2_U' of component 'ecg_cnn_conv1d_relu2_w_local_80_0_2_RAM_T2P_BRAM_1R1W' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_conv1d_relu2.vhd:2852]
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_conv1d_relu2_w_local_80_0_2_RAM_T2P_BRAM_1R1W' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_conv1d_relu2_w_local_80_0_2_RAM_T2P_BRAM_1R1W.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_conv1d_relu2_w_local_80_0_2_RAM_T2P_BRAM_1R1W' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_conv1d_relu2_w_local_80_0_2_RAM_T2P_BRAM_1R1W.vhd:32]
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'ecg_cnn_conv1d_relu2_w_local_80_0_3_RAM_T2P_BRAM_1R1W' declared at 'c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_conv1d_relu2_w_local_80_0_3_RAM_T2P_BRAM_1R1W.vhd:10' bound to instance 'w_local_80_0_3_U' of component 'ecg_cnn_conv1d_relu2_w_local_80_0_3_RAM_T2P_BRAM_1R1W' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_conv1d_relu2.vhd:2867]
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_conv1d_relu2_w_local_80_0_3_RAM_T2P_BRAM_1R1W' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_conv1d_relu2_w_local_80_0_3_RAM_T2P_BRAM_1R1W.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_conv1d_relu2_w_local_80_0_3_RAM_T2P_BRAM_1R1W' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_conv1d_relu2_w_local_80_0_3_RAM_T2P_BRAM_1R1W.vhd:32]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'ecg_cnn_conv1d_relu2_w_local_80_0_4_RAM_T2P_BRAM_1R1W' declared at 'c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_conv1d_relu2_w_local_80_0_4_RAM_T2P_BRAM_1R1W.vhd:10' bound to instance 'w_local_80_0_4_U' of component 'ecg_cnn_conv1d_relu2_w_local_80_0_4_RAM_T2P_BRAM_1R1W' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_conv1d_relu2.vhd:2882]
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_conv1d_relu2_w_local_80_0_4_RAM_T2P_BRAM_1R1W' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_conv1d_relu2_w_local_80_0_4_RAM_T2P_BRAM_1R1W.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_conv1d_relu2_w_local_80_0_4_RAM_T2P_BRAM_1R1W' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_conv1d_relu2_w_local_80_0_4_RAM_T2P_BRAM_1R1W.vhd:32]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'ecg_cnn_conv1d_relu2_w_local_80_1_0_RAM_T2P_BRAM_1R1W' declared at 'c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_conv1d_relu2_w_local_80_1_0_RAM_T2P_BRAM_1R1W.vhd:10' bound to instance 'w_local_80_1_0_U' of component 'ecg_cnn_conv1d_relu2_w_local_80_1_0_RAM_T2P_BRAM_1R1W' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_conv1d_relu2.vhd:2897]
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_conv1d_relu2_w_local_80_1_0_RAM_T2P_BRAM_1R1W' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_conv1d_relu2_w_local_80_1_0_RAM_T2P_BRAM_1R1W.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_conv1d_relu2_w_local_80_1_0_RAM_T2P_BRAM_1R1W' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_conv1d_relu2_w_local_80_1_0_RAM_T2P_BRAM_1R1W.vhd:32]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'ecg_cnn_conv1d_relu2_w_local_80_1_1_RAM_T2P_BRAM_1R1W' declared at 'c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_conv1d_relu2_w_local_80_1_1_RAM_T2P_BRAM_1R1W.vhd:10' bound to instance 'w_local_80_1_1_U' of component 'ecg_cnn_conv1d_relu2_w_local_80_1_1_RAM_T2P_BRAM_1R1W' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_conv1d_relu2.vhd:2912]
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_conv1d_relu2_w_local_80_1_1_RAM_T2P_BRAM_1R1W' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_conv1d_relu2_w_local_80_1_1_RAM_T2P_BRAM_1R1W.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_conv1d_relu2_w_local_80_1_1_RAM_T2P_BRAM_1R1W' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_conv1d_relu2_w_local_80_1_1_RAM_T2P_BRAM_1R1W.vhd:32]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'ecg_cnn_conv1d_relu2_w_local_80_1_2_RAM_T2P_BRAM_1R1W' declared at 'c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_conv1d_relu2_w_local_80_1_2_RAM_T2P_BRAM_1R1W.vhd:10' bound to instance 'w_local_80_1_2_U' of component 'ecg_cnn_conv1d_relu2_w_local_80_1_2_RAM_T2P_BRAM_1R1W' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_conv1d_relu2.vhd:2927]
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_conv1d_relu2_w_local_80_1_2_RAM_T2P_BRAM_1R1W' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_conv1d_relu2_w_local_80_1_2_RAM_T2P_BRAM_1R1W.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_conv1d_relu2_w_local_80_1_2_RAM_T2P_BRAM_1R1W' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_conv1d_relu2_w_local_80_1_2_RAM_T2P_BRAM_1R1W.vhd:32]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'ecg_cnn_conv1d_relu2_w_local_80_1_3_RAM_T2P_BRAM_1R1W' declared at 'c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_conv1d_relu2_w_local_80_1_3_RAM_T2P_BRAM_1R1W.vhd:10' bound to instance 'w_local_80_1_3_U' of component 'ecg_cnn_conv1d_relu2_w_local_80_1_3_RAM_T2P_BRAM_1R1W' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_conv1d_relu2.vhd:2942]
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_conv1d_relu2_w_local_80_1_3_RAM_T2P_BRAM_1R1W' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_conv1d_relu2_w_local_80_1_3_RAM_T2P_BRAM_1R1W.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_conv1d_relu2_w_local_80_1_3_RAM_T2P_BRAM_1R1W' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_conv1d_relu2_w_local_80_1_3_RAM_T2P_BRAM_1R1W.vhd:32]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'ecg_cnn_conv1d_relu2_w_local_80_1_4_RAM_T2P_BRAM_1R1W' declared at 'c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_conv1d_relu2_w_local_80_1_4_RAM_T2P_BRAM_1R1W.vhd:10' bound to instance 'w_local_80_1_4_U' of component 'ecg_cnn_conv1d_relu2_w_local_80_1_4_RAM_T2P_BRAM_1R1W' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_conv1d_relu2.vhd:2957]
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_conv1d_relu2_w_local_80_1_4_RAM_T2P_BRAM_1R1W' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_conv1d_relu2_w_local_80_1_4_RAM_T2P_BRAM_1R1W.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_conv1d_relu2_w_local_80_1_4_RAM_T2P_BRAM_1R1W' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_conv1d_relu2_w_local_80_1_4_RAM_T2P_BRAM_1R1W.vhd:32]
	Parameter DataWidth bound to: 11 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'ecg_cnn_conv1d_relu2_w_local_80_2_0_RAM_T2P_BRAM_1R1W' declared at 'c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_conv1d_relu2_w_local_80_2_0_RAM_T2P_BRAM_1R1W.vhd:10' bound to instance 'w_local_80_2_0_U' of component 'ecg_cnn_conv1d_relu2_w_local_80_2_0_RAM_T2P_BRAM_1R1W' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_conv1d_relu2.vhd:2972]
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_conv1d_relu2_w_local_80_2_0_RAM_T2P_BRAM_1R1W' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_conv1d_relu2_w_local_80_2_0_RAM_T2P_BRAM_1R1W.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_conv1d_relu2_w_local_80_2_0_RAM_T2P_BRAM_1R1W' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_conv1d_relu2_w_local_80_2_0_RAM_T2P_BRAM_1R1W.vhd:32]
	Parameter DataWidth bound to: 11 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'ecg_cnn_conv1d_relu2_w_local_80_2_1_RAM_T2P_BRAM_1R1W' declared at 'c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_conv1d_relu2_w_local_80_2_1_RAM_T2P_BRAM_1R1W.vhd:10' bound to instance 'w_local_80_2_1_U' of component 'ecg_cnn_conv1d_relu2_w_local_80_2_1_RAM_T2P_BRAM_1R1W' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_conv1d_relu2.vhd:2987]
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_conv1d_relu2_w_local_80_2_1_RAM_T2P_BRAM_1R1W' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_conv1d_relu2_w_local_80_2_1_RAM_T2P_BRAM_1R1W.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_conv1d_relu2_w_local_80_2_1_RAM_T2P_BRAM_1R1W' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_conv1d_relu2_w_local_80_2_1_RAM_T2P_BRAM_1R1W.vhd:32]
	Parameter DataWidth bound to: 11 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'ecg_cnn_conv1d_relu2_w_local_80_2_2_RAM_T2P_BRAM_1R1W' declared at 'c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_conv1d_relu2_w_local_80_2_2_RAM_T2P_BRAM_1R1W.vhd:10' bound to instance 'w_local_80_2_2_U' of component 'ecg_cnn_conv1d_relu2_w_local_80_2_2_RAM_T2P_BRAM_1R1W' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_conv1d_relu2.vhd:3002]
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_conv1d_relu2_w_local_80_2_2_RAM_T2P_BRAM_1R1W' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_conv1d_relu2_w_local_80_2_2_RAM_T2P_BRAM_1R1W.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_conv1d_relu2_w_local_80_2_2_RAM_T2P_BRAM_1R1W' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_conv1d_relu2_w_local_80_2_2_RAM_T2P_BRAM_1R1W.vhd:32]
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'ecg_cnn_conv1d_relu2_w_local_80_2_3_RAM_T2P_BRAM_1R1W' declared at 'c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_conv1d_relu2_w_local_80_2_3_RAM_T2P_BRAM_1R1W.vhd:10' bound to instance 'w_local_80_2_3_U' of component 'ecg_cnn_conv1d_relu2_w_local_80_2_3_RAM_T2P_BRAM_1R1W' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_conv1d_relu2.vhd:3017]
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_conv1d_relu2_w_local_80_2_3_RAM_T2P_BRAM_1R1W' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_conv1d_relu2_w_local_80_2_3_RAM_T2P_BRAM_1R1W.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_conv1d_relu2_w_local_80_2_3_RAM_T2P_BRAM_1R1W' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_conv1d_relu2_w_local_80_2_3_RAM_T2P_BRAM_1R1W.vhd:32]
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'ecg_cnn_conv1d_relu2_w_local_80_2_4_RAM_T2P_BRAM_1R1W' declared at 'c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_conv1d_relu2_w_local_80_2_4_RAM_T2P_BRAM_1R1W.vhd:10' bound to instance 'w_local_80_2_4_U' of component 'ecg_cnn_conv1d_relu2_w_local_80_2_4_RAM_T2P_BRAM_1R1W' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_conv1d_relu2.vhd:3032]
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_conv1d_relu2_w_local_80_2_4_RAM_T2P_BRAM_1R1W' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_conv1d_relu2_w_local_80_2_4_RAM_T2P_BRAM_1R1W.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_conv1d_relu2_w_local_80_2_4_RAM_T2P_BRAM_1R1W' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_conv1d_relu2_w_local_80_2_4_RAM_T2P_BRAM_1R1W.vhd:32]
	Parameter DataWidth bound to: 11 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'ecg_cnn_conv1d_relu2_w_local_80_3_0_RAM_T2P_BRAM_1R1W' declared at 'c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_conv1d_relu2_w_local_80_3_0_RAM_T2P_BRAM_1R1W.vhd:10' bound to instance 'w_local_80_3_0_U' of component 'ecg_cnn_conv1d_relu2_w_local_80_3_0_RAM_T2P_BRAM_1R1W' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_conv1d_relu2.vhd:3047]
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_conv1d_relu2_w_local_80_3_0_RAM_T2P_BRAM_1R1W' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_conv1d_relu2_w_local_80_3_0_RAM_T2P_BRAM_1R1W.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_conv1d_relu2_w_local_80_3_0_RAM_T2P_BRAM_1R1W' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_conv1d_relu2_w_local_80_3_0_RAM_T2P_BRAM_1R1W.vhd:32]
	Parameter DataWidth bound to: 11 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'ecg_cnn_conv1d_relu2_w_local_80_3_1_RAM_T2P_BRAM_1R1W' declared at 'c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_conv1d_relu2_w_local_80_3_1_RAM_T2P_BRAM_1R1W.vhd:10' bound to instance 'w_local_80_3_1_U' of component 'ecg_cnn_conv1d_relu2_w_local_80_3_1_RAM_T2P_BRAM_1R1W' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_conv1d_relu2.vhd:3062]
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_conv1d_relu2_w_local_80_3_1_RAM_T2P_BRAM_1R1W' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_conv1d_relu2_w_local_80_3_1_RAM_T2P_BRAM_1R1W.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_conv1d_relu2_w_local_80_3_1_RAM_T2P_BRAM_1R1W' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_conv1d_relu2_w_local_80_3_1_RAM_T2P_BRAM_1R1W.vhd:32]
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'ecg_cnn_conv1d_relu2_w_local_80_3_2_RAM_T2P_BRAM_1R1W' declared at 'c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_conv1d_relu2_w_local_80_3_2_RAM_T2P_BRAM_1R1W.vhd:10' bound to instance 'w_local_80_3_2_U' of component 'ecg_cnn_conv1d_relu2_w_local_80_3_2_RAM_T2P_BRAM_1R1W' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_conv1d_relu2.vhd:3077]
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_conv1d_relu2_w_local_80_3_2_RAM_T2P_BRAM_1R1W' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_conv1d_relu2_w_local_80_3_2_RAM_T2P_BRAM_1R1W.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_conv1d_relu2_w_local_80_3_2_RAM_T2P_BRAM_1R1W' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_conv1d_relu2_w_local_80_3_2_RAM_T2P_BRAM_1R1W.vhd:32]
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'ecg_cnn_conv1d_relu2_w_local_80_3_3_RAM_T2P_BRAM_1R1W' declared at 'c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_conv1d_relu2_w_local_80_3_3_RAM_T2P_BRAM_1R1W.vhd:10' bound to instance 'w_local_80_3_3_U' of component 'ecg_cnn_conv1d_relu2_w_local_80_3_3_RAM_T2P_BRAM_1R1W' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_conv1d_relu2.vhd:3092]
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_conv1d_relu2_w_local_80_3_3_RAM_T2P_BRAM_1R1W' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_conv1d_relu2_w_local_80_3_3_RAM_T2P_BRAM_1R1W.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_conv1d_relu2_w_local_80_3_3_RAM_T2P_BRAM_1R1W' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_conv1d_relu2_w_local_80_3_3_RAM_T2P_BRAM_1R1W.vhd:32]
	Parameter DataWidth bound to: 11 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'ecg_cnn_conv1d_relu2_w_local_80_3_4_RAM_T2P_BRAM_1R1W' declared at 'c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_conv1d_relu2_w_local_80_3_4_RAM_T2P_BRAM_1R1W.vhd:10' bound to instance 'w_local_80_3_4_U' of component 'ecg_cnn_conv1d_relu2_w_local_80_3_4_RAM_T2P_BRAM_1R1W' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_conv1d_relu2.vhd:3107]
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_conv1d_relu2_w_local_80_3_4_RAM_T2P_BRAM_1R1W' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_conv1d_relu2_w_local_80_3_4_RAM_T2P_BRAM_1R1W.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_conv1d_relu2_w_local_80_3_4_RAM_T2P_BRAM_1R1W' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_conv1d_relu2_w_local_80_3_4_RAM_T2P_BRAM_1R1W.vhd:32]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 19 - type: integer 
INFO: [Synth 8-3491] module 'ecg_cnn_mul_9ns_11ns_19_1_1' declared at 'c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_mul_9ns_11ns_19_1_1.vhd:7' bound to instance 'mul_9ns_11ns_19_1_1_U41' of component 'ecg_cnn_mul_9ns_11ns_19_1_1' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_conv1d_relu2.vhd:3122]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 13 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'ecg_cnn_urem_9ns_4ns_3_13_1' declared at 'c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_urem_9ns_4ns_3_13_1.vhd:86' bound to instance 'urem_9ns_4ns_3_13_1_U42' of component 'ecg_cnn_urem_9ns_4ns_3_13_1' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_conv1d_relu2.vhd:3134]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 19 - type: integer 
INFO: [Synth 8-3491] module 'ecg_cnn_mul_9ns_11ns_19_1_1' declared at 'c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_mul_9ns_11ns_19_1_1.vhd:7' bound to instance 'mul_9ns_11ns_19_1_1_U43' of component 'ecg_cnn_mul_9ns_11ns_19_1_1' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_conv1d_relu2.vhd:3149]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 19 - type: integer 
INFO: [Synth 8-3491] module 'ecg_cnn_mul_9ns_11ns_19_1_1' declared at 'c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_mul_9ns_11ns_19_1_1.vhd:7' bound to instance 'mul_9ns_11ns_19_1_1_U44' of component 'ecg_cnn_mul_9ns_11ns_19_1_1' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_conv1d_relu2.vhd:3161]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 19 - type: integer 
INFO: [Synth 8-3491] module 'ecg_cnn_mul_9ns_11ns_19_1_1' declared at 'c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_mul_9ns_11ns_19_1_1.vhd:7' bound to instance 'mul_9ns_11ns_19_1_1_U45' of component 'ecg_cnn_mul_9ns_11ns_19_1_1' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_conv1d_relu2.vhd:3173]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 19 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter CASE0 bound to: 3'b000 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter CASE1 bound to: 3'b001 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter CASE2 bound to: 3'b010 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter CASE3 bound to: 3'b011 
	Parameter din3_WIDTH bound to: 11 - type: integer 
	Parameter CASE4 bound to: 3'b100 
	Parameter din4_WIDTH bound to: 11 - type: integer 
	Parameter def_WIDTH bound to: 11 - type: integer 
	Parameter sel_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_sparsemux_11_3_11_1_1' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_sparsemux_11_3_11_1_1.vhd:60]
WARNING: [Synth 8-614] signal 'def' is read in the process but is not in the sensitivity list [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_sparsemux_11_3_11_1_1.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_sparsemux_11_3_11_1_1' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_sparsemux_11_3_11_1_1.vhd:60]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter CASE0 bound to: 3'b100 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter CASE1 bound to: 3'b000 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter CASE2 bound to: 3'b001 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter CASE3 bound to: 3'b010 
	Parameter din3_WIDTH bound to: 11 - type: integer 
	Parameter CASE4 bound to: 3'b011 
	Parameter din4_WIDTH bound to: 11 - type: integer 
	Parameter def_WIDTH bound to: 11 - type: integer 
	Parameter sel_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_sparsemux_11_3_11_1_1__parameterized1' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_sparsemux_11_3_11_1_1.vhd:60]
WARNING: [Synth 8-614] signal 'def' is read in the process but is not in the sensitivity list [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_sparsemux_11_3_11_1_1.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_sparsemux_11_3_11_1_1__parameterized1' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_sparsemux_11_3_11_1_1.vhd:60]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter CASE0 bound to: 3'b011 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter CASE1 bound to: 3'b100 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter CASE2 bound to: 3'b000 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter CASE3 bound to: 3'b001 
	Parameter din3_WIDTH bound to: 11 - type: integer 
	Parameter CASE4 bound to: 3'b010 
	Parameter din4_WIDTH bound to: 11 - type: integer 
	Parameter def_WIDTH bound to: 11 - type: integer 
	Parameter sel_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_sparsemux_11_3_11_1_1__parameterized3' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_sparsemux_11_3_11_1_1.vhd:60]
WARNING: [Synth 8-614] signal 'def' is read in the process but is not in the sensitivity list [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_sparsemux_11_3_11_1_1.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_sparsemux_11_3_11_1_1__parameterized3' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_sparsemux_11_3_11_1_1.vhd:60]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter CASE0 bound to: 3'b010 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter CASE1 bound to: 3'b011 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter CASE2 bound to: 3'b100 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter CASE3 bound to: 3'b000 
	Parameter din3_WIDTH bound to: 11 - type: integer 
	Parameter CASE4 bound to: 3'b001 
	Parameter din4_WIDTH bound to: 11 - type: integer 
	Parameter def_WIDTH bound to: 11 - type: integer 
	Parameter sel_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_sparsemux_11_3_11_1_1__parameterized5' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_sparsemux_11_3_11_1_1.vhd:60]
WARNING: [Synth 8-614] signal 'def' is read in the process but is not in the sensitivity list [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_sparsemux_11_3_11_1_1.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_sparsemux_11_3_11_1_1__parameterized5' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_sparsemux_11_3_11_1_1.vhd:60]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter CASE0 bound to: 3'b001 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter CASE1 bound to: 3'b010 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter CASE2 bound to: 3'b011 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter CASE3 bound to: 3'b100 
	Parameter din3_WIDTH bound to: 11 - type: integer 
	Parameter CASE4 bound to: 3'b000 
	Parameter din4_WIDTH bound to: 11 - type: integer 
	Parameter def_WIDTH bound to: 11 - type: integer 
	Parameter sel_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_sparsemux_11_3_11_1_1__parameterized7' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_sparsemux_11_3_11_1_1.vhd:60]
WARNING: [Synth 8-614] signal 'def' is read in the process but is not in the sensitivity list [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_sparsemux_11_3_11_1_1.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_sparsemux_11_3_11_1_1__parameterized7' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_sparsemux_11_3_11_1_1.vhd:60]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter CASE0 bound to: 3'b000 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter CASE1 bound to: 3'b001 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter CASE2 bound to: 3'b010 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter CASE3 bound to: 3'b011 
	Parameter din3_WIDTH bound to: 11 - type: integer 
	Parameter CASE4 bound to: 3'b100 
	Parameter din4_WIDTH bound to: 11 - type: integer 
	Parameter def_WIDTH bound to: 11 - type: integer 
	Parameter sel_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter CASE0 bound to: 3'b100 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter CASE1 bound to: 3'b000 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter CASE2 bound to: 3'b001 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter CASE3 bound to: 3'b010 
	Parameter din3_WIDTH bound to: 11 - type: integer 
	Parameter CASE4 bound to: 3'b011 
	Parameter din4_WIDTH bound to: 11 - type: integer 
	Parameter def_WIDTH bound to: 11 - type: integer 
	Parameter sel_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter CASE0 bound to: 3'b011 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter CASE1 bound to: 3'b100 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter CASE2 bound to: 3'b000 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter CASE3 bound to: 3'b001 
	Parameter din3_WIDTH bound to: 11 - type: integer 
	Parameter CASE4 bound to: 3'b010 
	Parameter din4_WIDTH bound to: 11 - type: integer 
	Parameter def_WIDTH bound to: 11 - type: integer 
	Parameter sel_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter CASE0 bound to: 3'b010 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter CASE1 bound to: 3'b011 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter CASE2 bound to: 3'b100 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter CASE3 bound to: 3'b000 
	Parameter din3_WIDTH bound to: 11 - type: integer 
	Parameter CASE4 bound to: 3'b001 
	Parameter din4_WIDTH bound to: 11 - type: integer 
	Parameter def_WIDTH bound to: 11 - type: integer 
	Parameter sel_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter CASE0 bound to: 3'b001 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter CASE1 bound to: 3'b010 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter CASE2 bound to: 3'b011 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter CASE3 bound to: 3'b100 
	Parameter din3_WIDTH bound to: 11 - type: integer 
	Parameter CASE4 bound to: 3'b000 
	Parameter din4_WIDTH bound to: 11 - type: integer 
	Parameter def_WIDTH bound to: 11 - type: integer 
	Parameter sel_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter CASE0 bound to: 3'b000 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter CASE1 bound to: 3'b001 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter CASE2 bound to: 3'b010 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter CASE3 bound to: 3'b011 
	Parameter din3_WIDTH bound to: 11 - type: integer 
	Parameter CASE4 bound to: 3'b100 
	Parameter din4_WIDTH bound to: 11 - type: integer 
	Parameter def_WIDTH bound to: 11 - type: integer 
	Parameter sel_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter CASE0 bound to: 3'b100 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter CASE1 bound to: 3'b000 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter CASE2 bound to: 3'b001 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter CASE3 bound to: 3'b010 
	Parameter din3_WIDTH bound to: 11 - type: integer 
	Parameter CASE4 bound to: 3'b011 
	Parameter din4_WIDTH bound to: 11 - type: integer 
	Parameter def_WIDTH bound to: 11 - type: integer 
	Parameter sel_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter CASE0 bound to: 3'b011 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter CASE1 bound to: 3'b100 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter CASE2 bound to: 3'b000 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter CASE3 bound to: 3'b001 
	Parameter din3_WIDTH bound to: 11 - type: integer 
	Parameter CASE4 bound to: 3'b010 
	Parameter din4_WIDTH bound to: 11 - type: integer 
	Parameter def_WIDTH bound to: 11 - type: integer 
	Parameter sel_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter CASE0 bound to: 3'b010 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter CASE1 bound to: 3'b011 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter CASE2 bound to: 3'b100 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter CASE3 bound to: 3'b000 
	Parameter din3_WIDTH bound to: 11 - type: integer 
	Parameter CASE4 bound to: 3'b001 
	Parameter din4_WIDTH bound to: 11 - type: integer 
	Parameter def_WIDTH bound to: 11 - type: integer 
	Parameter sel_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter CASE0 bound to: 3'b001 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter CASE1 bound to: 3'b010 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter CASE2 bound to: 3'b011 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter CASE3 bound to: 3'b100 
	Parameter din3_WIDTH bound to: 11 - type: integer 
	Parameter CASE4 bound to: 3'b000 
	Parameter din4_WIDTH bound to: 11 - type: integer 
	Parameter def_WIDTH bound to: 11 - type: integer 
	Parameter sel_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter CASE0 bound to: 3'b000 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter CASE1 bound to: 3'b001 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter CASE2 bound to: 3'b010 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter CASE3 bound to: 3'b011 
	Parameter din3_WIDTH bound to: 11 - type: integer 
	Parameter CASE4 bound to: 3'b100 
	Parameter din4_WIDTH bound to: 11 - type: integer 
	Parameter def_WIDTH bound to: 11 - type: integer 
	Parameter sel_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter CASE0 bound to: 3'b100 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter CASE1 bound to: 3'b000 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter CASE2 bound to: 3'b001 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter CASE3 bound to: 3'b010 
	Parameter din3_WIDTH bound to: 11 - type: integer 
	Parameter CASE4 bound to: 3'b011 
	Parameter din4_WIDTH bound to: 11 - type: integer 
	Parameter def_WIDTH bound to: 11 - type: integer 
	Parameter sel_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter CASE0 bound to: 3'b011 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter CASE1 bound to: 3'b100 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter CASE2 bound to: 3'b000 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter CASE3 bound to: 3'b001 
	Parameter din3_WIDTH bound to: 11 - type: integer 
	Parameter CASE4 bound to: 3'b010 
	Parameter din4_WIDTH bound to: 11 - type: integer 
	Parameter def_WIDTH bound to: 11 - type: integer 
	Parameter sel_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter CASE0 bound to: 3'b010 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter CASE1 bound to: 3'b011 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter CASE2 bound to: 3'b100 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter CASE3 bound to: 3'b000 
	Parameter din3_WIDTH bound to: 11 - type: integer 
	Parameter CASE4 bound to: 3'b001 
	Parameter din4_WIDTH bound to: 11 - type: integer 
	Parameter def_WIDTH bound to: 11 - type: integer 
	Parameter sel_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter CASE0 bound to: 3'b001 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter CASE1 bound to: 3'b010 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter CASE2 bound to: 3'b011 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter CASE3 bound to: 3'b100 
	Parameter din3_WIDTH bound to: 11 - type: integer 
	Parameter CASE4 bound to: 3'b000 
	Parameter din4_WIDTH bound to: 11 - type: integer 
	Parameter def_WIDTH bound to: 11 - type: integer 
	Parameter sel_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter CASE0 bound to: 3'b000 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter CASE1 bound to: 3'b001 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter CASE2 bound to: 3'b010 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter CASE3 bound to: 3'b011 
	Parameter din3_WIDTH bound to: 11 - type: integer 
	Parameter CASE4 bound to: 3'b100 
	Parameter din4_WIDTH bound to: 11 - type: integer 
	Parameter def_WIDTH bound to: 11 - type: integer 
	Parameter sel_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter CASE0 bound to: 3'b100 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter CASE1 bound to: 3'b000 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter CASE2 bound to: 3'b001 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter CASE3 bound to: 3'b010 
	Parameter din3_WIDTH bound to: 11 - type: integer 
	Parameter CASE4 bound to: 3'b011 
	Parameter din4_WIDTH bound to: 11 - type: integer 
	Parameter def_WIDTH bound to: 11 - type: integer 
	Parameter sel_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter CASE0 bound to: 3'b011 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter CASE1 bound to: 3'b100 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter CASE2 bound to: 3'b000 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter CASE3 bound to: 3'b001 
	Parameter din3_WIDTH bound to: 11 - type: integer 
	Parameter CASE4 bound to: 3'b010 
	Parameter din4_WIDTH bound to: 11 - type: integer 
	Parameter def_WIDTH bound to: 11 - type: integer 
	Parameter sel_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter CASE0 bound to: 3'b010 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter CASE1 bound to: 3'b011 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter CASE2 bound to: 3'b100 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter CASE3 bound to: 3'b000 
	Parameter din3_WIDTH bound to: 11 - type: integer 
	Parameter CASE4 bound to: 3'b001 
	Parameter din4_WIDTH bound to: 11 - type: integer 
	Parameter def_WIDTH bound to: 11 - type: integer 
	Parameter sel_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter CASE0 bound to: 3'b001 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter CASE1 bound to: 3'b010 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter CASE2 bound to: 3'b011 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter CASE3 bound to: 3'b100 
	Parameter din3_WIDTH bound to: 11 - type: integer 
	Parameter CASE4 bound to: 3'b000 
	Parameter din4_WIDTH bound to: 11 - type: integer 
	Parameter def_WIDTH bound to: 11 - type: integer 
	Parameter sel_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter CASE0 bound to: 3'b000 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter CASE1 bound to: 3'b001 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter CASE2 bound to: 3'b010 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter CASE3 bound to: 3'b011 
	Parameter din3_WIDTH bound to: 11 - type: integer 
	Parameter CASE4 bound to: 3'b100 
	Parameter din4_WIDTH bound to: 11 - type: integer 
	Parameter def_WIDTH bound to: 11 - type: integer 
	Parameter sel_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter CASE0 bound to: 3'b100 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter CASE1 bound to: 3'b000 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter CASE2 bound to: 3'b001 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter CASE3 bound to: 3'b010 
	Parameter din3_WIDTH bound to: 11 - type: integer 
	Parameter CASE4 bound to: 3'b011 
	Parameter din4_WIDTH bound to: 11 - type: integer 
	Parameter def_WIDTH bound to: 11 - type: integer 
	Parameter sel_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter CASE0 bound to: 3'b011 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter CASE1 bound to: 3'b100 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter CASE2 bound to: 3'b000 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter CASE3 bound to: 3'b001 
	Parameter din3_WIDTH bound to: 11 - type: integer 
	Parameter CASE4 bound to: 3'b010 
	Parameter din4_WIDTH bound to: 11 - type: integer 
	Parameter def_WIDTH bound to: 11 - type: integer 
	Parameter sel_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter CASE0 bound to: 3'b010 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter CASE1 bound to: 3'b011 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter CASE2 bound to: 3'b100 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter CASE3 bound to: 3'b000 
	Parameter din3_WIDTH bound to: 11 - type: integer 
	Parameter CASE4 bound to: 3'b001 
	Parameter din4_WIDTH bound to: 11 - type: integer 
	Parameter def_WIDTH bound to: 11 - type: integer 
	Parameter sel_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter CASE0 bound to: 3'b001 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter CASE1 bound to: 3'b010 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter CASE2 bound to: 3'b011 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter CASE3 bound to: 3'b100 
	Parameter din3_WIDTH bound to: 11 - type: integer 
	Parameter CASE4 bound to: 3'b000 
	Parameter din4_WIDTH bound to: 11 - type: integer 
	Parameter def_WIDTH bound to: 11 - type: integer 
	Parameter sel_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter CASE0 bound to: 3'b000 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter CASE1 bound to: 3'b001 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter CASE2 bound to: 3'b010 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter CASE3 bound to: 3'b011 
	Parameter din3_WIDTH bound to: 11 - type: integer 
	Parameter CASE4 bound to: 3'b100 
	Parameter din4_WIDTH bound to: 11 - type: integer 
	Parameter def_WIDTH bound to: 11 - type: integer 
	Parameter sel_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter CASE0 bound to: 3'b100 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter CASE1 bound to: 3'b000 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter CASE2 bound to: 3'b001 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter CASE3 bound to: 3'b010 
	Parameter din3_WIDTH bound to: 11 - type: integer 
	Parameter CASE4 bound to: 3'b011 
	Parameter din4_WIDTH bound to: 11 - type: integer 
	Parameter def_WIDTH bound to: 11 - type: integer 
	Parameter sel_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter CASE0 bound to: 3'b011 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter CASE1 bound to: 3'b100 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter CASE2 bound to: 3'b000 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter CASE3 bound to: 3'b001 
	Parameter din3_WIDTH bound to: 11 - type: integer 
	Parameter CASE4 bound to: 3'b010 
	Parameter din4_WIDTH bound to: 11 - type: integer 
	Parameter def_WIDTH bound to: 11 - type: integer 
	Parameter sel_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter CASE0 bound to: 3'b010 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter CASE1 bound to: 3'b011 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter CASE2 bound to: 3'b100 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter CASE3 bound to: 3'b000 
	Parameter din3_WIDTH bound to: 11 - type: integer 
	Parameter CASE4 bound to: 3'b001 
	Parameter din4_WIDTH bound to: 11 - type: integer 
	Parameter def_WIDTH bound to: 11 - type: integer 
	Parameter sel_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter CASE0 bound to: 3'b001 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter CASE1 bound to: 3'b010 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter CASE2 bound to: 3'b011 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter CASE3 bound to: 3'b100 
	Parameter din3_WIDTH bound to: 11 - type: integer 
	Parameter CASE4 bound to: 3'b000 
	Parameter din4_WIDTH bound to: 11 - type: integer 
	Parameter def_WIDTH bound to: 11 - type: integer 
	Parameter sel_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter CASE0 bound to: 3'b000 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter CASE1 bound to: 3'b001 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter CASE2 bound to: 3'b010 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter CASE3 bound to: 3'b011 
	Parameter din3_WIDTH bound to: 11 - type: integer 
	Parameter CASE4 bound to: 3'b100 
	Parameter din4_WIDTH bound to: 11 - type: integer 
	Parameter def_WIDTH bound to: 11 - type: integer 
	Parameter sel_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter CASE0 bound to: 3'b100 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter CASE1 bound to: 3'b000 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter CASE2 bound to: 3'b001 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter CASE3 bound to: 3'b010 
	Parameter din3_WIDTH bound to: 11 - type: integer 
	Parameter CASE4 bound to: 3'b011 
	Parameter din4_WIDTH bound to: 11 - type: integer 
	Parameter def_WIDTH bound to: 11 - type: integer 
	Parameter sel_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter CASE0 bound to: 3'b011 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter CASE1 bound to: 3'b100 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter CASE2 bound to: 3'b000 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter CASE3 bound to: 3'b001 
	Parameter din3_WIDTH bound to: 11 - type: integer 
	Parameter CASE4 bound to: 3'b010 
	Parameter din4_WIDTH bound to: 11 - type: integer 
	Parameter def_WIDTH bound to: 11 - type: integer 
	Parameter sel_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter CASE0 bound to: 3'b010 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter CASE1 bound to: 3'b011 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter CASE2 bound to: 3'b100 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter CASE3 bound to: 3'b000 
	Parameter din3_WIDTH bound to: 11 - type: integer 
	Parameter CASE4 bound to: 3'b001 
	Parameter din4_WIDTH bound to: 11 - type: integer 
	Parameter def_WIDTH bound to: 11 - type: integer 
	Parameter sel_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter CASE0 bound to: 3'b001 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter CASE1 bound to: 3'b010 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter CASE2 bound to: 3'b011 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter CASE3 bound to: 3'b100 
	Parameter din3_WIDTH bound to: 11 - type: integer 
	Parameter CASE4 bound to: 3'b000 
	Parameter din4_WIDTH bound to: 11 - type: integer 
	Parameter def_WIDTH bound to: 11 - type: integer 
	Parameter sel_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter CASE0 bound to: 4'b0000 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter CASE1 bound to: 4'b0001 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter CASE2 bound to: 4'b0010 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter CASE3 bound to: 4'b0011 
	Parameter din3_WIDTH bound to: 10 - type: integer 
	Parameter CASE4 bound to: 4'b0100 
	Parameter din4_WIDTH bound to: 10 - type: integer 
	Parameter CASE5 bound to: 4'b0101 
	Parameter din5_WIDTH bound to: 10 - type: integer 
	Parameter CASE6 bound to: 4'b0110 
	Parameter din6_WIDTH bound to: 10 - type: integer 
	Parameter CASE7 bound to: 4'b0111 
	Parameter din7_WIDTH bound to: 10 - type: integer 
	Parameter CASE8 bound to: 4'b1000 
	Parameter din8_WIDTH bound to: 10 - type: integer 
	Parameter CASE9 bound to: 4'b1001 
	Parameter din9_WIDTH bound to: 10 - type: integer 
	Parameter CASE10 bound to: 4'b1010 
	Parameter din10_WIDTH bound to: 10 - type: integer 
	Parameter CASE11 bound to: 4'b1011 
	Parameter din11_WIDTH bound to: 10 - type: integer 
	Parameter CASE12 bound to: 4'b1100 
	Parameter din12_WIDTH bound to: 10 - type: integer 
	Parameter CASE13 bound to: 4'b1101 
	Parameter din13_WIDTH bound to: 10 - type: integer 
	Parameter CASE14 bound to: 4'b1110 
	Parameter din14_WIDTH bound to: 10 - type: integer 
	Parameter CASE15 bound to: 4'b1111 
	Parameter din15_WIDTH bound to: 10 - type: integer 
	Parameter def_WIDTH bound to: 10 - type: integer 
	Parameter sel_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_sparsemux_33_4_10_1_1' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_sparsemux_33_4_10_1_1.vhd:126]
INFO: [Synth 8-226] default block is never used [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_sparsemux_33_4_10_1_1.vhd:134]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_sparsemux_33_4_10_1_1' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_sparsemux_33_4_10_1_1.vhd:126]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 19 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_mac_muladd_12s_11ns_19s_21_4_1' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_mac_muladd_12s_11ns_19s_21_4_1.vhd:75]
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_mac_muladd_12s_11ns_19s_21_4_1_DSP48_0' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_mac_muladd_12s_11ns_19s_21_4_1.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_mac_muladd_12s_11ns_19s_21_4_1_DSP48_0' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_mac_muladd_12s_11ns_19s_21_4_1.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_mac_muladd_12s_11ns_19s_21_4_1' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_mac_muladd_12s_11ns_19s_21_4_1.vhd:75]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 21 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1.vhd:75]
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1.vhd:75]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 21 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter din2_WIDTH bound to: 21 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1.vhd:75]
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1.vhd:75]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 21 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1.vhd:75]
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1.vhd:75]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 21 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 21 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 21 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 21 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 21 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 21 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 21 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 21 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter din2_WIDTH bound to: 21 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter din2_WIDTH bound to: 21 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 21 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 21 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter din2_WIDTH bound to: 21 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter din2_WIDTH bound to: 21 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 21 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 21 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 21 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 21 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter din2_WIDTH bound to: 21 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 21 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 21 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 21 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 21 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 21 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 21 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 21 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 21 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 21 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter din2_WIDTH bound to: 21 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter din2_WIDTH bound to: 21 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 21 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 21 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter din2_WIDTH bound to: 21 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter din2_WIDTH bound to: 21 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 21 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_conv1d_relu2' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_conv1d_relu2.vhd:98]
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_gap' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_gap.vhd:66]
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_gap_Pipeline_VITIS_LOOP_117_1' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_gap_Pipeline_VITIS_LOOP_117_1.vhd:38]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter CASE0 bound to: 2'b00 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter CASE1 bound to: 2'b01 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter CASE2 bound to: 2'b10 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter CASE3 bound to: 2'b11 
	Parameter din3_WIDTH bound to: 11 - type: integer 
	Parameter def_WIDTH bound to: 11 - type: integer 
	Parameter sel_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_sparsemux_9_2_11_1_1' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_sparsemux_9_2_11_1_1.vhd:54]
INFO: [Synth 8-226] default block is never used [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_sparsemux_9_2_11_1_1.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_sparsemux_9_2_11_1_1' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_sparsemux_9_2_11_1_1.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_gap_Pipeline_VITIS_LOOP_117_1' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_gap_Pipeline_VITIS_LOOP_117_1.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_gap' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_gap.vhd:66]
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_dense_relu' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_dense_relu.vhd:70]
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_dense_relu_Pipeline_VITIS_LOOP_148_2' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_dense_relu_Pipeline_VITIS_LOOP_148_2.vhd:42]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_dense_relu_Pipeline_VITIS_LOOP_148_2_w_local_82_0_ROM_AUTO_1R' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_dense_relu_Pipeline_VITIS_LOOP_148_2_w_local_82_0_ROM_AUTO_1R.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_dense_relu_Pipeline_VITIS_LOOP_148_2_w_local_82_0_ROM_AUTO_1R' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_dense_relu_Pipeline_VITIS_LOOP_148_2_w_local_82_0_ROM_AUTO_1R.vhd:28]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_dense_relu_Pipeline_VITIS_LOOP_148_2_w_local_82_1_ROM_AUTO_1R' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_dense_relu_Pipeline_VITIS_LOOP_148_2_w_local_82_1_ROM_AUTO_1R.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_dense_relu_Pipeline_VITIS_LOOP_148_2_w_local_82_1_ROM_AUTO_1R' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_dense_relu_Pipeline_VITIS_LOOP_148_2_w_local_82_1_ROM_AUTO_1R.vhd:28]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_dense_relu_Pipeline_VITIS_LOOP_148_2_w_local_82_2_ROM_AUTO_1R' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_dense_relu_Pipeline_VITIS_LOOP_148_2_w_local_82_2_ROM_AUTO_1R.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_dense_relu_Pipeline_VITIS_LOOP_148_2_w_local_82_2_ROM_AUTO_1R' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_dense_relu_Pipeline_VITIS_LOOP_148_2_w_local_82_2_ROM_AUTO_1R.vhd:28]
	Parameter DataWidth bound to: 11 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_dense_relu_Pipeline_VITIS_LOOP_148_2_w_local_82_3_ROM_AUTO_1R' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_dense_relu_Pipeline_VITIS_LOOP_148_2_w_local_82_3_ROM_AUTO_1R.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_dense_relu_Pipeline_VITIS_LOOP_148_2_w_local_82_3_ROM_AUTO_1R' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_dense_relu_Pipeline_VITIS_LOOP_148_2_w_local_82_3_ROM_AUTO_1R.vhd:28]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter CASE0 bound to: 4'b0000 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter CASE1 bound to: 4'b0001 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter CASE2 bound to: 4'b0010 
	Parameter din2_WIDTH bound to: 12 - type: integer 
	Parameter CASE3 bound to: 4'b0011 
	Parameter din3_WIDTH bound to: 12 - type: integer 
	Parameter CASE4 bound to: 4'b0100 
	Parameter din4_WIDTH bound to: 12 - type: integer 
	Parameter CASE5 bound to: 4'b0101 
	Parameter din5_WIDTH bound to: 12 - type: integer 
	Parameter CASE6 bound to: 4'b0110 
	Parameter din6_WIDTH bound to: 12 - type: integer 
	Parameter CASE7 bound to: 4'b0111 
	Parameter din7_WIDTH bound to: 12 - type: integer 
	Parameter CASE8 bound to: 4'b1000 
	Parameter din8_WIDTH bound to: 12 - type: integer 
	Parameter CASE9 bound to: 4'b1001 
	Parameter din9_WIDTH bound to: 12 - type: integer 
	Parameter CASE10 bound to: 4'b1010 
	Parameter din10_WIDTH bound to: 12 - type: integer 
	Parameter CASE11 bound to: 4'b1011 
	Parameter din11_WIDTH bound to: 12 - type: integer 
	Parameter CASE12 bound to: 4'b1100 
	Parameter din12_WIDTH bound to: 12 - type: integer 
	Parameter CASE13 bound to: 4'b1101 
	Parameter din13_WIDTH bound to: 12 - type: integer 
	Parameter CASE14 bound to: 4'b1110 
	Parameter din14_WIDTH bound to: 12 - type: integer 
	Parameter CASE15 bound to: 4'b1111 
	Parameter din15_WIDTH bound to: 12 - type: integer 
	Parameter def_WIDTH bound to: 12 - type: integer 
	Parameter sel_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_sparsemux_33_4_12_1_1' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_sparsemux_33_4_12_1_1.vhd:126]
INFO: [Synth 8-226] default block is never used [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_sparsemux_33_4_12_1_1.vhd:134]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_sparsemux_33_4_12_1_1' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_sparsemux_33_4_12_1_1.vhd:126]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter CASE0 bound to: 2'b00 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter CASE1 bound to: 2'b01 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter CASE2 bound to: 2'b10 
	Parameter din2_WIDTH bound to: 12 - type: integer 
	Parameter CASE3 bound to: 2'b11 
	Parameter din3_WIDTH bound to: 12 - type: integer 
	Parameter def_WIDTH bound to: 12 - type: integer 
	Parameter sel_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_sparsemux_9_2_12_1_1' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_sparsemux_9_2_12_1_1.vhd:54]
INFO: [Synth 8-226] default block is never used [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_sparsemux_9_2_12_1_1.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_sparsemux_9_2_12_1_1' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_sparsemux_9_2_12_1_1.vhd:54]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter din2_WIDTH bound to: 21 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1.vhd:75]
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_dense_relu_Pipeline_VITIS_LOOP_148_2' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_dense_relu_Pipeline_VITIS_LOOP_148_2.vhd:42]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter CASE0 bound to: 4'b0000 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter CASE1 bound to: 4'b0001 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter CASE2 bound to: 4'b0010 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter CASE3 bound to: 4'b0011 
	Parameter din3_WIDTH bound to: 8 - type: integer 
	Parameter CASE4 bound to: 4'b0100 
	Parameter din4_WIDTH bound to: 8 - type: integer 
	Parameter CASE5 bound to: 4'b0101 
	Parameter din5_WIDTH bound to: 8 - type: integer 
	Parameter CASE6 bound to: 4'b0110 
	Parameter din6_WIDTH bound to: 8 - type: integer 
	Parameter CASE7 bound to: 4'b0111 
	Parameter din7_WIDTH bound to: 8 - type: integer 
	Parameter CASE8 bound to: 4'b1000 
	Parameter din8_WIDTH bound to: 8 - type: integer 
	Parameter CASE9 bound to: 4'b1001 
	Parameter din9_WIDTH bound to: 8 - type: integer 
	Parameter CASE10 bound to: 4'b1010 
	Parameter din10_WIDTH bound to: 8 - type: integer 
	Parameter CASE11 bound to: 4'b1011 
	Parameter din11_WIDTH bound to: 8 - type: integer 
	Parameter CASE12 bound to: 4'b1100 
	Parameter din12_WIDTH bound to: 8 - type: integer 
	Parameter CASE13 bound to: 4'b1101 
	Parameter din13_WIDTH bound to: 8 - type: integer 
	Parameter CASE14 bound to: 4'b1110 
	Parameter din14_WIDTH bound to: 8 - type: integer 
	Parameter CASE15 bound to: 4'b1111 
	Parameter din15_WIDTH bound to: 8 - type: integer 
	Parameter def_WIDTH bound to: 8 - type: integer 
	Parameter sel_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_sparsemux_33_4_8_1_1' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_sparsemux_33_4_8_1_1.vhd:126]
INFO: [Synth 8-226] default block is never used [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_sparsemux_33_4_8_1_1.vhd:134]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_sparsemux_33_4_8_1_1' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_sparsemux_33_4_8_1_1.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_dense_relu' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_dense_relu.vhd:70]
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_dense_linear' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_dense_linear.vhd:39]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter CASE0 bound to: 4'b0000 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter CASE1 bound to: 4'b0001 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter CASE2 bound to: 4'b0010 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter CASE3 bound to: 4'b0011 
	Parameter din3_WIDTH bound to: 11 - type: integer 
	Parameter CASE4 bound to: 4'b0100 
	Parameter din4_WIDTH bound to: 11 - type: integer 
	Parameter CASE5 bound to: 4'b0101 
	Parameter din5_WIDTH bound to: 11 - type: integer 
	Parameter CASE6 bound to: 4'b0110 
	Parameter din6_WIDTH bound to: 11 - type: integer 
	Parameter CASE7 bound to: 4'b0111 
	Parameter din7_WIDTH bound to: 11 - type: integer 
	Parameter CASE8 bound to: 4'b1000 
	Parameter din8_WIDTH bound to: 11 - type: integer 
	Parameter CASE9 bound to: 4'b1001 
	Parameter din9_WIDTH bound to: 11 - type: integer 
	Parameter CASE10 bound to: 4'b1010 
	Parameter din10_WIDTH bound to: 11 - type: integer 
	Parameter CASE11 bound to: 4'b1011 
	Parameter din11_WIDTH bound to: 11 - type: integer 
	Parameter CASE12 bound to: 4'b1100 
	Parameter din12_WIDTH bound to: 11 - type: integer 
	Parameter CASE13 bound to: 4'b1101 
	Parameter din13_WIDTH bound to: 11 - type: integer 
	Parameter CASE14 bound to: 4'b1110 
	Parameter din14_WIDTH bound to: 11 - type: integer 
	Parameter CASE15 bound to: 4'b1111 
	Parameter din15_WIDTH bound to: 11 - type: integer 
	Parameter def_WIDTH bound to: 11 - type: integer 
	Parameter sel_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_sparsemux_33_4_11_1_1' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_sparsemux_33_4_11_1_1.vhd:126]
INFO: [Synth 8-226] default block is never used [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_sparsemux_33_4_11_1_1.vhd:134]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_sparsemux_33_4_11_1_1' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_sparsemux_33_4_11_1_1.vhd:126]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter CASE0 bound to: 4'b0000 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter CASE1 bound to: 4'b0001 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter CASE2 bound to: 4'b0010 
	Parameter din2_WIDTH bound to: 12 - type: integer 
	Parameter CASE3 bound to: 4'b0011 
	Parameter din3_WIDTH bound to: 12 - type: integer 
	Parameter CASE4 bound to: 4'b0100 
	Parameter din4_WIDTH bound to: 12 - type: integer 
	Parameter CASE5 bound to: 4'b0101 
	Parameter din5_WIDTH bound to: 12 - type: integer 
	Parameter CASE6 bound to: 4'b0110 
	Parameter din6_WIDTH bound to: 12 - type: integer 
	Parameter CASE7 bound to: 4'b0111 
	Parameter din7_WIDTH bound to: 12 - type: integer 
	Parameter CASE8 bound to: 4'b1000 
	Parameter din8_WIDTH bound to: 12 - type: integer 
	Parameter CASE9 bound to: 4'b1001 
	Parameter din9_WIDTH bound to: 12 - type: integer 
	Parameter CASE10 bound to: 4'b1010 
	Parameter din10_WIDTH bound to: 12 - type: integer 
	Parameter CASE11 bound to: 4'b1011 
	Parameter din11_WIDTH bound to: 12 - type: integer 
	Parameter CASE12 bound to: 4'b1100 
	Parameter din12_WIDTH bound to: 12 - type: integer 
	Parameter CASE13 bound to: 4'b1101 
	Parameter din13_WIDTH bound to: 12 - type: integer 
	Parameter CASE14 bound to: 4'b1110 
	Parameter din14_WIDTH bound to: 12 - type: integer 
	Parameter CASE15 bound to: 4'b1111 
	Parameter din15_WIDTH bound to: 12 - type: integer 
	Parameter def_WIDTH bound to: 12 - type: integer 
	Parameter sel_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_sparsemux_33_4_12_1_1_x' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_sparsemux_33_4_12_1_1_x.vhd:126]
INFO: [Synth 8-226] default block is never used [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_sparsemux_33_4_12_1_1_x.vhd:134]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_sparsemux_33_4_12_1_1_x' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_sparsemux_33_4_12_1_1_x.vhd:126]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter din2_WIDTH bound to: 21 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_dense_linear' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_dense_linear.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_exp_12_3_s' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_exp_12_3_s.vhd:21]
	Parameter DataWidth bound to: 11 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_exp_12_3_s_f_x_lsb_table_ROM_AUTO_1R' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_exp_12_3_s_f_x_lsb_table_ROM_AUTO_1R.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_exp_12_3_s_f_x_lsb_table_ROM_AUTO_1R' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_exp_12_3_s_f_x_lsb_table_ROM_AUTO_1R.vhd:28]
	Parameter DataWidth bound to: 25 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_exp_12_3_s_exp_x_msb_2_m_1_table_ROM_AUTO_1R' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_exp_12_3_s_exp_x_msb_2_m_1_table_ROM_AUTO_1R.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_exp_12_3_s_exp_x_msb_2_m_1_table_ROM_AUTO_1R' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_exp_12_3_s_exp_x_msb_2_m_1_table_ROM_AUTO_1R.vhd:28]
	Parameter DataWidth bound to: 25 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_exp_12_3_s_exp_x_msb_1_table_ROM_AUTO_1R' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_exp_12_3_s_exp_x_msb_1_table_ROM_AUTO_1R.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_exp_12_3_s_exp_x_msb_1_table_ROM_AUTO_1R' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_exp_12_3_s_exp_x_msb_1_table_ROM_AUTO_1R.vhd:28]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 25 - type: integer 
	Parameter din1_WIDTH bound to: 25 - type: integer 
	Parameter dout_WIDTH bound to: 50 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_mul_25ns_25ns_50_1_0' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_mul_25ns_25ns_50_1_0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_mul_25ns_25ns_50_1_0' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_mul_25ns_25ns_50_1_0.vhd:23]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 25 - type: integer 
	Parameter din1_WIDTH bound to: 18 - type: integer 
	Parameter dout_WIDTH bound to: 43 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_mul_25ns_18ns_43_1_0' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_mul_25ns_18ns_43_1_0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_mul_25ns_18ns_43_1_0' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_mul_25ns_18ns_43_1_0.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_exp_12_3_s' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_exp_12_3_s.vhd:21]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_CTRL_s_axi' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_CTRL_s_axi.vhd:81]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_CTRL_s_axi' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_CTRL_s_axi.vhd:81]
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter USER_MAXREQS bound to: 7 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter CH0_NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter CH0_NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter CH0_USER_RFIFONUM_WIDTH bound to: 10 - type: integer 
	Parameter CH0_USER_DW bound to: 16 - type: integer 
	Parameter CH0_USER_AW bound to: 64 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_INPUT_r_m_axi' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_INPUT_r_m_axi.vhd:117]
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DW bound to: 16 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_LEN_WIDTH bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 7 - type: integer 
	Parameter USER_RFIFONUM_WIDTH bound to: 10 - type: integer 
	Parameter BUFFER_IMPL bound to: block - type: string 
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_INPUT_r_m_axi_load' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_INPUT_r_m_axi.vhd:417]
	Parameter DATA_WIDTH bound to: 96 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_INPUT_r_m_axi_fifo' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_INPUT_r_m_axi.vhd:2565]
	Parameter DATA_WIDTH bound to: 96 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_INPUT_r_m_axi_srl' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_INPUT_r_m_axi.vhd:2848]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_INPUT_r_m_axi_srl' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_INPUT_r_m_axi.vhd:2848]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_INPUT_r_m_axi_fifo' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_INPUT_r_m_axi.vhd:2565]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 34 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_INPUT_r_m_axi_fifo__parameterized1' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_INPUT_r_m_axi.vhd:2565]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 34 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_INPUT_r_m_axi_mem' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_INPUT_r_m_axi.vhd:2900]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_INPUT_r_m_axi_mem' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_INPUT_r_m_axi.vhd:2900]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_INPUT_r_m_axi_fifo__parameterized1' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_INPUT_r_m_axi.vhd:2565]
	Parameter DATA_WIDTH bound to: 2 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_INPUT_r_m_axi_fifo__parameterized3' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_INPUT_r_m_axi.vhd:2565]
	Parameter DATA_WIDTH bound to: 2 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_INPUT_r_m_axi_srl__parameterized1' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_INPUT_r_m_axi.vhd:2848]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_INPUT_r_m_axi_srl__parameterized1' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_INPUT_r_m_axi.vhd:2848]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_INPUT_r_m_axi_fifo__parameterized3' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_INPUT_r_m_axi.vhd:2565]
	Parameter DATA_WIDTH bound to: 33 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_INPUT_r_m_axi_reg_slice' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_INPUT_r_m_axi.vhd:2438]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_INPUT_r_m_axi_reg_slice' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_INPUT_r_m_axi.vhd:2438]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_INPUT_r_m_axi_load' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_INPUT_r_m_axi.vhd:417]
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_LEN_WIDTH bound to: 32 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter ID0_NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_READ_PORTS bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_INPUT_r_m_axi_read' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_INPUT_r_m_axi.vhd:1020]
	Parameter ID_WIDTH bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter LEN_WIDTH bound to: 32 - type: integer 
	Parameter MAX_BURST_LENGTH bound to: 16 - type: integer 
	Parameter NUM_PORTS bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_INPUT_r_m_axi_burst_converter' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_INPUT_r_m_axi.vhd:1325]
	Parameter ID_WIDTH bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter LEN_WIDTH bound to: 32 - type: integer 
	Parameter MAX_BURST_LENGTH bound to: 16 - type: integer 
	Parameter NUM_PORTS bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_INPUT_r_m_axi_burst_sequential' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_INPUT_r_m_axi.vhd:2072]
	Parameter DATA_WIDTH bound to: 97 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_INPUT_r_m_axi_reg_slice__parameterized1' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_INPUT_r_m_axi.vhd:2438]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_INPUT_r_m_axi_reg_slice__parameterized1' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_INPUT_r_m_axi.vhd:2438]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_INPUT_r_m_axi_burst_sequential' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_INPUT_r_m_axi.vhd:2072]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_INPUT_r_m_axi_burst_converter' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_INPUT_r_m_axi.vhd:1325]
	Parameter DATA_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_INPUT_r_m_axi_reg_slice__parameterized3' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_INPUT_r_m_axi.vhd:2438]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_INPUT_r_m_axi_reg_slice__parameterized3' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_INPUT_r_m_axi.vhd:2438]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_INPUT_r_m_axi_fifo__parameterized5' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_INPUT_r_m_axi.vhd:2565]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_INPUT_r_m_axi_srl__parameterized3' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_INPUT_r_m_axi.vhd:2848]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_INPUT_r_m_axi_srl__parameterized3' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_INPUT_r_m_axi.vhd:2848]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_INPUT_r_m_axi_fifo__parameterized5' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_INPUT_r_m_axi.vhd:2565]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_INPUT_r_m_axi_read' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_INPUT_r_m_axi.vhd:1020]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_INPUT_r_m_axi' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_INPUT_r_m_axi.vhd:117]
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter USER_MAXREQS bound to: 4 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter CH0_NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter CH0_NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter CH0_USER_RFIFONUM_WIDTH bound to: 9 - type: integer 
	Parameter CH0_USER_DW bound to: 32 - type: integer 
	Parameter CH0_USER_AW bound to: 64 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 0 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_OUTPUT_r_m_axi' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_OUTPUT_r_m_axi.vhd:117]
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 64 - type: integer 
	Parameter USER_LEN_WIDTH bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 4 - type: integer 
	Parameter BUFFER_IMPL bound to: block - type: string 
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_OUTPUT_r_m_axi_store' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_OUTPUT_r_m_axi.vhd:483]
	Parameter DATA_WIDTH bound to: 96 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_OUTPUT_r_m_axi_fifo' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_OUTPUT_r_m_axi.vhd:3333]
	Parameter DATA_WIDTH bound to: 96 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_OUTPUT_r_m_axi_srl' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_OUTPUT_r_m_axi.vhd:3616]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_OUTPUT_r_m_axi_srl' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_OUTPUT_r_m_axi.vhd:3616]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_OUTPUT_r_m_axi_fifo' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_OUTPUT_r_m_axi.vhd:3333]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_OUTPUT_r_m_axi_fifo__parameterized1' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_OUTPUT_r_m_axi.vhd:3333]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_OUTPUT_r_m_axi_srl__parameterized1' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_OUTPUT_r_m_axi.vhd:3616]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_OUTPUT_r_m_axi_srl__parameterized1' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_OUTPUT_r_m_axi.vhd:3616]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_OUTPUT_r_m_axi_fifo__parameterized1' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_OUTPUT_r_m_axi.vhd:3333]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_OUTPUT_r_m_axi_fifo__parameterized3' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_OUTPUT_r_m_axi.vhd:3333]
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_OUTPUT_r_m_axi_srl__parameterized3' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_OUTPUT_r_m_axi.vhd:3616]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_OUTPUT_r_m_axi_srl__parameterized3' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_OUTPUT_r_m_axi.vhd:3616]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_OUTPUT_r_m_axi_fifo__parameterized3' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_OUTPUT_r_m_axi.vhd:3333]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_OUTPUT_r_m_axi_fifo__parameterized5' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_OUTPUT_r_m_axi.vhd:3333]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_OUTPUT_r_m_axi_srl__parameterized5' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_OUTPUT_r_m_axi.vhd:3616]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_OUTPUT_r_m_axi_srl__parameterized5' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_OUTPUT_r_m_axi.vhd:3616]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_OUTPUT_r_m_axi_fifo__parameterized5' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_OUTPUT_r_m_axi.vhd:3333]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_OUTPUT_r_m_axi_fifo__parameterized7' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_OUTPUT_r_m_axi.vhd:3333]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_OUTPUT_r_m_axi_srl__parameterized7' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_OUTPUT_r_m_axi.vhd:3616]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_OUTPUT_r_m_axi_srl__parameterized7' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_OUTPUT_r_m_axi.vhd:3616]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_OUTPUT_r_m_axi_fifo__parameterized7' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_OUTPUT_r_m_axi.vhd:3333]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_OUTPUT_r_m_axi_store' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_OUTPUT_r_m_axi.vhd:483]
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter BUS_ADDR_WIDTH bound to: 64 - type: integer 
	Parameter BUS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter USER_LEN_WIDTH bound to: 32 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter ID0_NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_PORTS bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_OUTPUT_r_m_axi_write' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_OUTPUT_r_m_axi.vhd:1379]
	Parameter ID_WIDTH bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter LEN_WIDTH bound to: 32 - type: integer 
	Parameter MAX_BURST_LENGTH bound to: 16 - type: integer 
	Parameter NUM_PORTS bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_OUTPUT_r_m_axi_burst_converter' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_OUTPUT_r_m_axi.vhd:1744]
	Parameter ID_WIDTH bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter LEN_WIDTH bound to: 32 - type: integer 
	Parameter MAX_BURST_LENGTH bound to: 16 - type: integer 
	Parameter NUM_PORTS bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_OUTPUT_r_m_axi_burst_sequential' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_OUTPUT_r_m_axi.vhd:2491]
	Parameter DATA_WIDTH bound to: 97 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_OUTPUT_r_m_axi_reg_slice' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_OUTPUT_r_m_axi.vhd:3206]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_OUTPUT_r_m_axi_reg_slice' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_OUTPUT_r_m_axi.vhd:3206]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_OUTPUT_r_m_axi_burst_sequential' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_OUTPUT_r_m_axi.vhd:2491]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_OUTPUT_r_m_axi_burst_converter' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_OUTPUT_r_m_axi.vhd:1744]
	Parameter CONSERVATIVE bound to: 1 - type: integer 
	Parameter ID_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 64 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter NUM_OUTSTANDING bound to: 16 - type: integer 
	Parameter ID0_NUM_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_PORTS bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_OUTPUT_r_m_axi_throttle' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_OUTPUT_r_m_axi.vhd:2879]
	Parameter DATA_WIDTH bound to: 73 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_OUTPUT_r_m_axi_reg_slice__parameterized1' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_OUTPUT_r_m_axi.vhd:3206]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_OUTPUT_r_m_axi_reg_slice__parameterized1' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_OUTPUT_r_m_axi.vhd:3206]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_OUTPUT_r_m_axi_fifo__parameterized9' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_OUTPUT_r_m_axi.vhd:3333]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_OUTPUT_r_m_axi_srl__parameterized9' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_OUTPUT_r_m_axi.vhd:3616]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_OUTPUT_r_m_axi_srl__parameterized9' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_OUTPUT_r_m_axi.vhd:3616]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_OUTPUT_r_m_axi_fifo__parameterized9' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_OUTPUT_r_m_axi.vhd:3333]
	Parameter DATA_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_OUTPUT_r_m_axi_reg_slice__parameterized3' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_OUTPUT_r_m_axi.vhd:3206]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_OUTPUT_r_m_axi_reg_slice__parameterized3' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_OUTPUT_r_m_axi.vhd:3206]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_OUTPUT_r_m_axi_throttle' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_OUTPUT_r_m_axi.vhd:2879]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_OUTPUT_r_m_axi_reg_slice__parameterized5' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_OUTPUT_r_m_axi.vhd:3206]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_OUTPUT_r_m_axi_reg_slice__parameterized5' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_OUTPUT_r_m_axi.vhd:3206]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_OUTPUT_r_m_axi_write' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_OUTPUT_r_m_axi.vhd:1379]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_OUTPUT_r_m_axi' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_OUTPUT_r_m_axi.vhd:117]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 24 - type: integer 
	Parameter din0_WIDTH bound to: 20 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_sdiv_20ns_13s_20_24_seq_1' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_sdiv_20ns_13s_20_24_seq_1.vhd:126]
	Parameter in0_WIDTH bound to: 20 - type: integer 
	Parameter in1_WIDTH bound to: 13 - type: integer 
	Parameter out_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ecg_cnn_sdiv_20ns_13s_20_24_seq_1_divseq' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_sdiv_20ns_13s_20_24_seq_1.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_sdiv_20ns_13s_20_24_seq_1_divseq' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_sdiv_20ns_13s_20_24_seq_1.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn_sdiv_20ns_13s_20_24_seq_1' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_sdiv_20ns_13s_20_24_seq_1.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'ecg_cnn' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn.vhd:151]
INFO: [Synth 8-256] done synthesizing module 'system_bd_ecg_cnn_0_1' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_ecg_cnn_0_1/synth/system_bd_ecg_cnn_0_1.vhd:161]
INFO: [Synth 8-638] synthesizing module 'system_bd_mdm_1_0' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_mdm_1_0_1/synth/system_bd_mdm_1_0.vhd:74]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_DEVICE bound to: xc7a100t - type: string 
	Parameter C_JTAG_CHAIN bound to: 2 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_BSCANID bound to: 76547328 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_USE_UART bound to: 0 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TRACE_CLK_FREQ_HZ bound to: 200000000 - type: integer 
	Parameter C_TRACE_CLK_OUT_PHASE bound to: 90 - type: integer 
	Parameter C_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_TRACE_PROTOCOL bound to: 1 - type: integer 
	Parameter C_TRACE_ID bound to: 110 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_ADDR_SIZE bound to: 32 - type: integer 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_M_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_ID_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'MDM' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/00dd/hdl/mdm_v3_2_vh_rfs.vhd:14367]
	Parameter C_TARGET bound to: 2 - type: integer 
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'MB_BSCANE2' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/00dd/hdl/mdm_v3_2_vh_rfs.vhd:354]
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 2 - type: integer 
INFO: [Synth 8-113] binding component instance 'BSCANE2_I' to cell 'BSCANE2' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/00dd/hdl/mdm_v3_2_vh_rfs.vhd:364]
INFO: [Synth 8-256] done synthesizing module 'MB_BSCANE2' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/00dd/hdl/mdm_v3_2_vh_rfs.vhd:354]
	Parameter C_TARGET bound to: 2 - type: integer 
	Parameter INIT bound to: 2'b10 
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_28_MB_LUT1' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/00dd/hdl/mdm_v3_2_vh_rfs.vhd:1557]
	Parameter INIT bound to: 2'b10 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'LUT1' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/00dd/hdl/mdm_v3_2_vh_rfs.vhd:1579]
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_28_MB_LUT1' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/00dd/hdl/mdm_v3_2_vh_rfs.vhd:1557]
	Parameter C_TARGET bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'MB_BUFG' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/00dd/hdl/mdm_v3_2_vh_rfs.vhd:405]
INFO: [Synth 8-113] binding component instance 'Native' to cell 'BUFG' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/00dd/hdl/mdm_v3_2_vh_rfs.vhd:415]
INFO: [Synth 8-256] done synthesizing module 'MB_BUFG' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/00dd/hdl/mdm_v3_2_vh_rfs.vhd:405]
	Parameter C_TARGET bound to: 2 - type: integer 
	Parameter C_JTAG_CHAIN bound to: 2 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_EN_WIDTH bound to: 1 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_REG_NUM_CE bound to: 4 - type: integer 
	Parameter C_REG_DATA_WIDTH bound to: 8 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_USE_UART bound to: 0 - type: integer 
	Parameter C_UART_WIDTH bound to: 8 - type: integer 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_TRACE_CLK_FREQ_HZ bound to: 200000000 - type: integer 
	Parameter C_TRACE_CLK_OUT_PHASE bound to: 90 - type: integer 
	Parameter C_TRACE_PROTOCOL bound to: 1 - type: integer 
	Parameter C_TRACE_ID bound to: 110 - type: integer 
	Parameter C_M_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_ID_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'MDM_Core' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/00dd/hdl/mdm_v3_2_vh_rfs.vhd:7040]
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_28_xil_scan_reset_control' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/00dd/hdl/mdm_v3_2_vh_rfs.vhd:315]
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_28_xil_scan_reset_control' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/00dd/hdl/mdm_v3_2_vh_rfs.vhd:315]
	Parameter C_TARGET bound to: 2 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_EXT_TRIG_RESET_VALUE bound to: 20'b11110001001000110100 
	Parameter C_USE_UART bound to: 0 - type: integer 
	Parameter C_UART_WIDTH bound to: 8 - type: integer 
	Parameter C_TRACE_OUTPUT bound to: 0 - type: integer 
	Parameter C_TRACE_PROTOCOL bound to: 1 - type: integer 
	Parameter C_EN_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'JTAG_CONTROL' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/00dd/hdl/mdm_v3_2_vh_rfs.vhd:3360]
	Parameter C_TARGET bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'MB_FDC_1' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/00dd/hdl/mdm_v3_2_vh_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'FDC_1' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/00dd/hdl/mdm_v3_2_vh_rfs.vhd:793]
INFO: [Synth 8-256] done synthesizing module 'MB_FDC_1' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/00dd/hdl/mdm_v3_2_vh_rfs.vhd:772]
	Parameter C_TARGET bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'MB_FDRE_1' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/00dd/hdl/mdm_v3_2_vh_rfs.vhd:832]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'FDRE_1' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/00dd/hdl/mdm_v3_2_vh_rfs.vhd:855]
INFO: [Synth 8-256] done synthesizing module 'MB_FDRE_1' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/00dd/hdl/mdm_v3_2_vh_rfs.vhd:832]
	Parameter C_TARGET bound to: 2 - type: integer 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000101100111 
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_28_MB_SRL16E' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/00dd/hdl/mdm_v3_2_vh_rfs.vhd:902]
	Parameter INIT bound to: 16'b0000000101100111 
INFO: [Synth 8-113] binding component instance 'MB_SRL16E_I1' to cell 'SRL16E' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/00dd/hdl/mdm_v3_2_vh_rfs.vhd:906]
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_28_MB_SRL16E' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/00dd/hdl/mdm_v3_2_vh_rfs.vhd:902]
	Parameter C_TARGET bound to: 2 - type: integer 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0100001010000111 
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_28_MB_SRL16E__parameterized0' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/00dd/hdl/mdm_v3_2_vh_rfs.vhd:902]
	Parameter INIT bound to: 16'b0100001010000111 
INFO: [Synth 8-113] binding component instance 'MB_SRL16E_I1' to cell 'SRL16E' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/00dd/hdl/mdm_v3_2_vh_rfs.vhd:906]
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_28_MB_SRL16E__parameterized0' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/00dd/hdl/mdm_v3_2_vh_rfs.vhd:902]
	Parameter C_TARGET bound to: 2 - type: integer 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0100010001000011 
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_28_MB_SRL16E__parameterized1' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/00dd/hdl/mdm_v3_2_vh_rfs.vhd:902]
	Parameter INIT bound to: 16'b0100010001000011 
INFO: [Synth 8-113] binding component instance 'MB_SRL16E_I1' to cell 'SRL16E' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/00dd/hdl/mdm_v3_2_vh_rfs.vhd:906]
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_28_MB_SRL16E__parameterized1' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/00dd/hdl/mdm_v3_2_vh_rfs.vhd:902]
	Parameter C_TARGET bound to: 2 - type: integer 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0101100001001101 
INFO: [Synth 8-638] synthesizing module 'mdm_v3_2_28_MB_SRL16E__parameterized2' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/00dd/hdl/mdm_v3_2_vh_rfs.vhd:902]
	Parameter INIT bound to: 16'b0101100001001101 
INFO: [Synth 8-113] binding component instance 'MB_SRL16E_I1' to cell 'SRL16E' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/00dd/hdl/mdm_v3_2_vh_rfs.vhd:906]
INFO: [Synth 8-256] done synthesizing module 'mdm_v3_2_28_MB_SRL16E__parameterized2' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/00dd/hdl/mdm_v3_2_vh_rfs.vhd:902]
INFO: [Synth 8-256] done synthesizing module 'JTAG_CONTROL' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/00dd/hdl/mdm_v3_2_vh_rfs.vhd:3360]
INFO: [Synth 8-256] done synthesizing module 'MDM_Core' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/00dd/hdl/mdm_v3_2_vh_rfs.vhd:7040]
INFO: [Synth 8-256] done synthesizing module 'MDM' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/00dd/hdl/mdm_v3_2_vh_rfs.vhd:14367]
INFO: [Synth 8-256] done synthesizing module 'system_bd_mdm_1_0' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_mdm_1_0_1/synth/system_bd_mdm_1_0.vhd:74]
INFO: [Synth 8-638] synthesizing module 'system_bd_microblaze_0_0' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_microblaze_0_0/synth/system_bd_microblaze_0_0.vhd:190]
	Parameter C_SCO bound to: 0 - type: integer 
	Parameter C_FREQ bound to: 100000000 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_IRQ bound to: 1 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_DEBUG bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_DBG_CLK bound to: 1 - type: integer 
	Parameter C_NUM_SYNC_FF_DBG_TRACE_CLK bound to: 2 - type: integer 
	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
	Parameter C_ECC_USE_CE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_SLAVE bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_MASTER bound to: 0 - type: integer 
	Parameter C_TEMPORAL_DEPTH bound to: 0 - type: integer 
	Parameter C_ENDIANNESS bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_PART bound to: xc7a100tcsg324-1 - type: string 
	Parameter C_DATA_SIZE bound to: 64 - type: integer 
	Parameter C_LMB_DATA_SIZE bound to: 64 - type: integer 
	Parameter C_INSTR_SIZE bound to: 32 - type: integer 
	Parameter C_IADDR_SIZE bound to: 32 - type: integer 
	Parameter C_PIADDR_SIZE bound to: 32 - type: integer 
	Parameter C_DADDR_SIZE bound to: 32 - type: integer 
	Parameter C_INSTANCE bound to: system_bd_microblaze_0_0 - type: string 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_AREA_OPTIMIZED bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_BASE_VECTORS bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_M_AXI_DP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_D_BUS_EXCEPTION bound to: 1 - type: integer 
	Parameter C_M_AXI_IP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_I_BUS_EXCEPTION bound to: 1 - type: integer 
	Parameter C_D_LMB bound to: 1 - type: integer 
	Parameter C_D_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_D_AXI bound to: 1 - type: integer 
	Parameter C_I_LMB bound to: 1 - type: integer 
	Parameter C_I_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_I_AXI bound to: 0 - type: integer 
	Parameter G_TEMPLATE_LIST bound to: 0 - type: integer 
	Parameter C_USE_MSR_INSTR bound to: 0 - type: integer 
	Parameter C_USE_PCMP_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BARREL bound to: 0 - type: integer 
	Parameter C_USE_DIV bound to: 0 - type: integer 
	Parameter C_USE_HW_MUL bound to: 0 - type: integer 
	Parameter C_USE_FPU bound to: 0 - type: integer 
	Parameter C_USE_REORDER_INSTR bound to: 1 - type: integer 
	Parameter C_UNALIGNED_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_ILL_OPCODE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FSL_LINKS bound to: 0 - type: integer 
	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
	Parameter C_FSL_EXCEPTION bound to: 0 - type: integer 
	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: integer 
	Parameter C_IMPRECISE_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_USE_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_EXT_BRK bound to: 0 - type: integer 
	Parameter C_USE_EXT_NM_BRK bound to: 0 - type: integer 
	Parameter C_USE_NON_SECURE bound to: 0 - type: integer 
	Parameter C_USE_MMU bound to: 0 - type: integer 
	Parameter C_MMU_DTLB_SIZE bound to: 4 - type: integer 
	Parameter C_MMU_ITLB_SIZE bound to: 2 - type: integer 
	Parameter C_MMU_TLB_ACCESS bound to: 3 - type: integer 
	Parameter C_MMU_ZONES bound to: 16 - type: integer 
	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BRANCH_TARGET_CACHE bound to: 0 - type: integer 
	Parameter C_BRANCH_TARGET_CACHE_SIZE bound to: 0 - type: integer 
	Parameter C_PC_WIDTH bound to: 32 - type: integer 
	Parameter C_PVR bound to: 0 - type: integer 
	Parameter C_PVR_USER1 bound to: 8'b00000000 
	Parameter C_PVR_USER2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_DYNAMIC_BUS_SIZING bound to: 0 - type: integer 
	Parameter C_RESET_MSR bound to: 32'b00000000000000000000000000000000 
	Parameter C_OPCODE_0x0_ILLEGAL bound to: 0 - type: integer 
	Parameter C_DEBUG_ENABLED bound to: 1 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_PC_BRK bound to: 1 - type: integer 
	Parameter C_NUMBER_OF_RD_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_WR_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_DEBUG_EVENT_COUNTERS bound to: 5 - type: integer 
	Parameter C_DEBUG_LATENCY_COUNTERS bound to: 1 - type: integer 
	Parameter C_DEBUG_COUNTER_WIDTH bound to: 32 - type: integer 
	Parameter C_DEBUG_TRACE_SIZE bound to: 8192 - type: integer 
	Parameter C_DEBUG_EXTERNAL_TRACE bound to: 0 - type: integer 
	Parameter C_DEBUG_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_DEBUG_PROFILE_SIZE bound to: 0 - type: integer 
	Parameter C_INTERRUPT_IS_EDGE bound to: 0 - type: integer 
	Parameter C_EDGE_IS_POSITIVE bound to: 1 - type: integer 
	Parameter C_ASYNC_INTERRUPT bound to: 1 - type: integer 
	Parameter C_ASYNC_WAKEUP bound to: 3 - type: integer 
	Parameter C_M0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ICACHE_BASEADDR bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_ICACHE_HIGHADDR bound to: 64'b0000000000000000000000000000000011000000000000001111111111111111 
	Parameter C_USE_ICACHE bound to: 1 - type: integer 
	Parameter C_ALLOW_ICACHE_WR bound to: 1 - type: integer 
	Parameter C_ADDR_TAG_BITS bound to: 3 - type: integer 
	Parameter C_CACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_ICACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_ICACHE_ALWAYS_USED bound to: 1 - type: integer 
	Parameter C_ICACHE_STREAMS bound to: 0 - type: integer 
	Parameter C_ICACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_ICACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_ICACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_IC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_IC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_DCACHE_BASEADDR bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_DCACHE_HIGHADDR bound to: 64'b0000000000000000000000000000000011000000000000001111111111111111 
	Parameter C_USE_DCACHE bound to: 1 - type: integer 
	Parameter C_ALLOW_DCACHE_WR bound to: 1 - type: integer 
	Parameter C_DCACHE_ADDR_TAG bound to: 3 - type: integer 
	Parameter C_DCACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_DCACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_DCACHE_ALWAYS_USED bound to: 0 - type: integer 
	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
	Parameter C_DCACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_DCACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_DCACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_DC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_BUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'system_bd_microblaze_0_0' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_microblaze_0_0/synth/system_bd_microblaze_0_0.vhd:190]
INFO: [Synth 8-638] synthesizing module 'microblaze_0_local_memory_imp_CVHQOW' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/synth/system_bd.vhd:41]
INFO: [Synth 8-638] synthesizing module 'system_bd_dlmb_bram_if_cntlr_0' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_dlmb_bram_if_cntlr_0_1/synth/system_bd_dlmb_bram_if_cntlr_0.vhd:84]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000001111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK4 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK5 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK6 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK7 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 64 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_ARBITRATION bound to: 0 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/0e64/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:5222]
	Parameter C_TARGET bound to: 2 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK4 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK5 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK6 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK7 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 64 - type: integer 
	Parameter C_ECC_WIDTH bound to: 8 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_ARBITRATION bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lmb_mux' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/0e64/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:4291]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'pselect_mask' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/0e64/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3485]
INFO: [Synth 8-256] done synthesizing module 'pselect_mask' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/0e64/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3485]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/0e64/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:4291]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/0e64/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:5222]
INFO: [Synth 8-256] done synthesizing module 'system_bd_dlmb_bram_if_cntlr_0' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_dlmb_bram_if_cntlr_0_1/synth/system_bd_dlmb_bram_if_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'system_bd_dlmb_v10_0' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_dlmb_v10_0_1/synth/system_bd_dlmb_v10_0.vhd:89]
	Parameter C_LMB_NUM_SLAVES bound to: 1 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 64 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lmb_v10' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/b1c4/hdl/lmb_v10_v3_0_vh_rfs.vhd:140]
INFO: [Synth 8-6157] synthesizing module 'FDS' [C:/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:44354]
INFO: [Synth 8-6155] done synthesizing module 'FDS' (0#1) [C:/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:44354]
INFO: [Synth 8-256] done synthesizing module 'lmb_v10' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/b1c4/hdl/lmb_v10_v3_0_vh_rfs.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'system_bd_dlmb_v10_0' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_dlmb_v10_0_1/synth/system_bd_dlmb_v10_0.vhd:89]
INFO: [Synth 8-638] synthesizing module 'system_bd_ilmb_bram_if_cntlr_0' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_ilmb_bram_if_cntlr_0_1/synth/system_bd_ilmb_bram_if_cntlr_0.vhd:84]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000001111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK4 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK5 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK6 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK7 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 64 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_ARBITRATION bound to: 0 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'system_bd_ilmb_bram_if_cntlr_0' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_ilmb_bram_if_cntlr_0_1/synth/system_bd_ilmb_bram_if_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'system_bd_ilmb_v10_0' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_ilmb_v10_0_1/synth/system_bd_ilmb_v10_0.vhd:89]
	Parameter C_LMB_NUM_SLAVES bound to: 1 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 64 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'system_bd_ilmb_v10_0' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_ilmb_v10_0_1/synth/system_bd_ilmb_v10_0.vhd:89]
INFO: [Synth 8-638] synthesizing module 'system_bd_lmb_bram_0' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_lmb_bram_0_1/synth/system_bd_lmb_bram_0.vhd:80]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: system_bd_lmb_bram_0.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 8 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 64 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 64 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 8192 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 8192 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 8 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 64 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 64 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 8192 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 8192 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 16 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     40.776 mW - type: string 
INFO: [Synth 8-256] done synthesizing module 'system_bd_lmb_bram_0' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_lmb_bram_0_1/synth/system_bd_lmb_bram_0.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'microblaze_0_local_memory_imp_CVHQOW' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/synth/system_bd.vhd:41]
INFO: [Synth 8-638] synthesizing module 'system_bd_rst_clk_wiz_1_100M_0' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_rst_clk_wiz_1_100M_0_1/synth/system_bd_rst_clk_wiz_1_100M_0.vhd:74]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1302]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1371]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1387]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1413]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1436]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1460]
INFO: [Synth 8-638] synthesizing module 'lpf' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [C:/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:158596]
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (0#1) [C:/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:158596]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lpf' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:304]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:304]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1302]
INFO: [Synth 8-256] done synthesizing module 'system_bd_rst_clk_wiz_1_100M_0' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_rst_clk_wiz_1_100M_0_1/synth/system_bd_rst_clk_wiz_1_100M_0.vhd:74]
INFO: [Synth 8-6157] synthesizing module 'system_bd_smartconnect_0_0' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/synth/system_bd_smartconnect_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_e6ac' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/synth/bd_e6ac.v:10]
INFO: [Synth 8-6157] synthesizing module 'clk_map_imp_1CTFAST' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/synth/bd_e6ac.v:3272]
INFO: [Synth 8-6157] synthesizing module 'bd_e6ac_one_0' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_0/synth/bd_e6ac_one_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_10_xlconstant' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/a165/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_10_xlconstant' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/a165/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'bd_e6ac_one_0' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_0/synth/bd_e6ac_one_0.v:53]
INFO: [Synth 8-638] synthesizing module 'bd_e6ac_psr_aclk_0' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_1/synth/bd_e6ac_psr_aclk_0.vhd:74]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset__parameterized1' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1302]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1371]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1387]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1413]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1436]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1460]
INFO: [Synth 8-638] synthesizing module 'lpf__parameterized0' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lpf__parameterized0' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset__parameterized1' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1302]
INFO: [Synth 8-256] done synthesizing module 'bd_e6ac_psr_aclk_0' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_1/synth/bd_e6ac_psr_aclk_0.vhd:74]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'bd_e6ac_psr_aclk_0' is unconnected for instance 'psr_aclk' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/synth/bd_e6ac.v:3352]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'bd_e6ac_psr_aclk_0' is unconnected for instance 'psr_aclk' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/synth/bd_e6ac.v:3352]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'bd_e6ac_psr_aclk_0' is unconnected for instance 'psr_aclk' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/synth/bd_e6ac.v:3352]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'bd_e6ac_psr_aclk_0' is unconnected for instance 'psr_aclk' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/synth/bd_e6ac.v:3352]
WARNING: [Synth 8-7023] instance 'psr_aclk' of module 'bd_e6ac_psr_aclk_0' has 10 connections declared, but only 6 given [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/synth/bd_e6ac.v:3352]
INFO: [Synth 8-6155] done synthesizing module 'clk_map_imp_1CTFAST' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/synth/bd_e6ac.v:3272]
INFO: [Synth 8-6157] synthesizing module 'm00_exit_pipeline_imp_O8R8AE' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/synth/bd_e6ac.v:3361]
INFO: [Synth 8-6157] synthesizing module 'bd_e6ac_m00e_0' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_50/synth/bd_e6ac_m00e_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_async_rst' [C:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_async_rst' (0#1) [C:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6155] done synthesizing module 'bd_e6ac_m00e_0' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_50/synth/bd_e6ac_m00e_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'm00_exit_pipeline_imp_O8R8AE' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/synth/bd_e6ac.v:3361]
INFO: [Synth 8-6157] synthesizing module 'm00_nodes_imp_2230KA' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/synth/bd_e6ac.v:3659]
INFO: [Synth 8-6157] synthesizing module 'bd_e6ac_m00arn_0' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_45/synth/bd_e6ac_m00arn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram' [C:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8994]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [C:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (0#1) [C:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram' (0#1) [C:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8994]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized0' [C:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8994]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized0' [C:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized0' (0#1) [C:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized0' (0#1) [C:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8994]
INFO: [Synth 8-6155] done synthesizing module 'bd_e6ac_m00arn_0' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_45/synth/bd_e6ac_m00arn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_e6ac_m00awn_0' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_47/synth/bd_e6ac_m00awn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_e6ac_m00awn_0' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_47/synth/bd_e6ac_m00awn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_e6ac_m00bn_0' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_49/synth/bd_e6ac_m00bn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized1' [C:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8994]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized1' [C:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized1' (0#1) [C:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized1' (0#1) [C:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8994]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized2' [C:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8994]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized2' [C:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized2' (0#1) [C:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized2' (0#1) [C:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8994]
INFO: [Synth 8-6155] done synthesizing module 'bd_e6ac_m00bn_0' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_49/synth/bd_e6ac_m00bn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_e6ac_m00rn_0' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_46/synth/bd_e6ac_m00rn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized3' [C:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8994]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized3' [C:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized3' (0#1) [C:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized3' (0#1) [C:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8994]
INFO: [Synth 8-6155] done synthesizing module 'bd_e6ac_m00rn_0' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_46/synth/bd_e6ac_m00rn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_e6ac_m00wn_0' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_48/synth/bd_e6ac_m00wn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized4' [C:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8994]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized4' [C:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized4' (0#1) [C:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized4' (0#1) [C:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8994]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized5' [C:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8994]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized5' [C:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized5' (0#1) [C:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized5' (0#1) [C:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8994]
INFO: [Synth 8-6155] done synthesizing module 'bd_e6ac_m00wn_0' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_48/synth/bd_e6ac_m00wn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'm00_nodes_imp_2230KA' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/synth/bd_e6ac.v:3659]
INFO: [Synth 8-6157] synthesizing module 'bd_e6ac_m00s2a_0' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_44/synth/bd_e6ac_m00s2a_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_e6ac_m00s2a_0' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_44/synth/bd_e6ac_m00s2a_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'm01_exit_pipeline_imp_HVY4JA' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/synth/bd_e6ac.v:3910]
INFO: [Synth 8-6157] synthesizing module 'bd_e6ac_m01e_0' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_57/synth/bd_e6ac_m01e_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_e6ac_m01e_0' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_57/synth/bd_e6ac_m01e_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'm01_exit_pipeline_imp_HVY4JA' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/synth/bd_e6ac.v:3910]
INFO: [Synth 8-6157] synthesizing module 'm01_nodes_imp_16U7RVW' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/synth/bd_e6ac.v:4152]
INFO: [Synth 8-6157] synthesizing module 'bd_e6ac_m01arn_0' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_52/synth/bd_e6ac_m01arn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_e6ac_m01arn_0' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_52/synth/bd_e6ac_m01arn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_e6ac_m01awn_0' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_54/synth/bd_e6ac_m01awn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_e6ac_m01awn_0' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_54/synth/bd_e6ac_m01awn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_e6ac_m01bn_0' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_56/synth/bd_e6ac_m01bn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_e6ac_m01bn_0' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_56/synth/bd_e6ac_m01bn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_e6ac_m01rn_0' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_53/synth/bd_e6ac_m01rn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_e6ac_m01rn_0' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_53/synth/bd_e6ac_m01rn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_e6ac_m01wn_0' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_55/synth/bd_e6ac_m01wn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_e6ac_m01wn_0' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_55/synth/bd_e6ac_m01wn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'm01_nodes_imp_16U7RVW' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/synth/bd_e6ac.v:4152]
INFO: [Synth 8-6157] synthesizing module 'bd_e6ac_m01s2a_0' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_51/synth/bd_e6ac_m01s2a_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_e6ac_m01s2a_0' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_51/synth/bd_e6ac_m01s2a_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'm02_exit_pipeline_imp_XL7YGM' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/synth/bd_e6ac.v:4403]
INFO: [Synth 8-6157] synthesizing module 'bd_e6ac_m02e_0' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_64/synth/bd_e6ac_m02e_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_e6ac_m02e_0' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_64/synth/bd_e6ac_m02e_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'm02_exit_pipeline_imp_XL7YGM' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/synth/bd_e6ac.v:4403]
INFO: [Synth 8-6157] synthesizing module 'm02_nodes_imp_1RTKTH3' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/synth/bd_e6ac.v:4645]
INFO: [Synth 8-6157] synthesizing module 'bd_e6ac_m02arn_0' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_59/synth/bd_e6ac_m02arn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_e6ac_m02arn_0' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_59/synth/bd_e6ac_m02arn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_e6ac_m02awn_0' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_61/synth/bd_e6ac_m02awn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_e6ac_m02awn_0' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_61/synth/bd_e6ac_m02awn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_e6ac_m02bn_0' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_63/synth/bd_e6ac_m02bn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_e6ac_m02bn_0' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_63/synth/bd_e6ac_m02bn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_e6ac_m02rn_0' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_60/synth/bd_e6ac_m02rn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_e6ac_m02rn_0' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_60/synth/bd_e6ac_m02rn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_e6ac_m02wn_0' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_62/synth/bd_e6ac_m02wn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_e6ac_m02wn_0' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_62/synth/bd_e6ac_m02wn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'm02_nodes_imp_1RTKTH3' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/synth/bd_e6ac.v:4645]
INFO: [Synth 8-6157] synthesizing module 'bd_e6ac_m02s2a_0' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_58/synth/bd_e6ac_m02s2a_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_e6ac_m02s2a_0' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_58/synth/bd_e6ac_m02s2a_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'm03_exit_pipeline_imp_UKAOS6' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/synth/bd_e6ac.v:4896]
INFO: [Synth 8-6157] synthesizing module 'bd_e6ac_m03e_0' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_71/synth/bd_e6ac_m03e_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_e6ac_m03e_0' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_71/synth/bd_e6ac_m03e_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'm03_exit_pipeline_imp_UKAOS6' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/synth/bd_e6ac.v:4896]
INFO: [Synth 8-6157] synthesizing module 'm03_nodes_imp_Y529MP' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/synth/bd_e6ac.v:5138]
INFO: [Synth 8-6157] synthesizing module 'bd_e6ac_m03arn_0' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_66/synth/bd_e6ac_m03arn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_e6ac_m03arn_0' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_66/synth/bd_e6ac_m03arn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_e6ac_m03awn_0' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_68/synth/bd_e6ac_m03awn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_e6ac_m03awn_0' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_68/synth/bd_e6ac_m03awn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_e6ac_m03bn_0' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_70/synth/bd_e6ac_m03bn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_e6ac_m03bn_0' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_70/synth/bd_e6ac_m03bn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_e6ac_m03rn_0' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_67/synth/bd_e6ac_m03rn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_e6ac_m03rn_0' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_67/synth/bd_e6ac_m03rn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_e6ac_m03wn_0' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_69/synth/bd_e6ac_m03wn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_e6ac_m03wn_0' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_69/synth/bd_e6ac_m03wn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'm03_nodes_imp_Y529MP' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/synth/bd_e6ac.v:5138]
INFO: [Synth 8-6157] synthesizing module 'bd_e6ac_m03s2a_0' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_65/synth/bd_e6ac_m03s2a_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_e6ac_m03s2a_0' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_65/synth/bd_e6ac_m03s2a_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'm04_exit_pipeline_imp_3BST6E' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/synth/bd_e6ac.v:5389]
INFO: [Synth 8-6157] synthesizing module 'bd_e6ac_m04e_0' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_78/synth/bd_e6ac_m04e_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_e6ac_m04e_0' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_78/synth/bd_e6ac_m04e_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'm04_exit_pipeline_imp_3BST6E' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/synth/bd_e6ac.v:5389]
INFO: [Synth 8-6157] synthesizing module 'm04_nodes_imp_8JE4CH' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/synth/bd_e6ac.v:5631]
INFO: [Synth 8-6157] synthesizing module 'bd_e6ac_m04arn_0' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_73/synth/bd_e6ac_m04arn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_e6ac_m04arn_0' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_73/synth/bd_e6ac_m04arn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_e6ac_m04awn_0' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_75/synth/bd_e6ac_m04awn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_e6ac_m04awn_0' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_75/synth/bd_e6ac_m04awn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_e6ac_m04bn_0' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_77/synth/bd_e6ac_m04bn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_e6ac_m04bn_0' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_77/synth/bd_e6ac_m04bn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_e6ac_m04rn_0' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_74/synth/bd_e6ac_m04rn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_e6ac_m04rn_0' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_74/synth/bd_e6ac_m04rn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_e6ac_m04wn_0' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_76/synth/bd_e6ac_m04wn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_e6ac_m04wn_0' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_76/synth/bd_e6ac_m04wn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'm04_nodes_imp_8JE4CH' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/synth/bd_e6ac.v:5631]
INFO: [Synth 8-6157] synthesizing module 'bd_e6ac_m04s2a_0' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_72/synth/bd_e6ac_m04s2a_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_e6ac_m04s2a_0' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_72/synth/bd_e6ac_m04s2a_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_e6ac_s00a2s_0' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_10/synth/bd_e6ac_s00a2s_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_e6ac_s00a2s_0' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_10/synth/bd_e6ac_s00a2s_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 's00_entry_pipeline_imp_1MY7WL1' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/synth/bd_e6ac.v:5882]
INFO: [Synth 8-6157] synthesizing module 'bd_e6ac_s00mmu_0' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_7/synth/bd_e6ac_s00mmu_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_e6ac_s00mmu_0' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_7/synth/bd_e6ac_s00mmu_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_e6ac_s00sic_0' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_9/synth/bd_e6ac_s00sic_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_e6ac_s00sic_0' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_9/synth/bd_e6ac_s00sic_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_e6ac_s00tr_0' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_8/synth/bd_e6ac_s00tr_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_e6ac_s00tr_0' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_8/synth/bd_e6ac_s00tr_0.sv:53]
WARNING: [Synth 8-7071] port 'm_axi_awburst' of module 'bd_e6ac_s00tr_0' is unconnected for instance 's00_transaction_regulator' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/synth/bd_e6ac.v:6281]
WARNING: [Synth 8-7071] port 'm_axi_arburst' of module 'bd_e6ac_s00tr_0' is unconnected for instance 's00_transaction_regulator' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/synth/bd_e6ac.v:6281]
WARNING: [Synth 8-7023] instance 's00_transaction_regulator' of module 'bd_e6ac_s00tr_0' has 82 connections declared, but only 80 given [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/synth/bd_e6ac.v:6281]
INFO: [Synth 8-6155] done synthesizing module 's00_entry_pipeline_imp_1MY7WL1' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/synth/bd_e6ac.v:5882]
INFO: [Synth 8-6157] synthesizing module 's00_nodes_imp_1HRWYWF' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/synth/bd_e6ac.v:6364]
INFO: [Synth 8-6157] synthesizing module 'bd_e6ac_sarn_0' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_11/synth/bd_e6ac_sarn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized6' [C:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8994]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized6' [C:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized6' (0#1) [C:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized6' (0#1) [C:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8994]
INFO: [Synth 8-6155] done synthesizing module 'bd_e6ac_sarn_0' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_11/synth/bd_e6ac_sarn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_e6ac_sawn_0' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_13/synth/bd_e6ac_sawn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_e6ac_sawn_0' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_13/synth/bd_e6ac_sawn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_e6ac_sbn_0' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_15/synth/bd_e6ac_sbn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized7' [C:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8994]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized7' [C:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized7' (0#1) [C:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized7' (0#1) [C:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8994]
INFO: [Synth 8-6155] done synthesizing module 'bd_e6ac_sbn_0' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_15/synth/bd_e6ac_sbn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_e6ac_srn_0' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_12/synth/bd_e6ac_srn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized8' [C:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8994]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized8' [C:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized8' (0#1) [C:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized8' (0#1) [C:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8994]
INFO: [Synth 8-6155] done synthesizing module 'bd_e6ac_srn_0' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_12/synth/bd_e6ac_srn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_e6ac_swn_0' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_14/synth/bd_e6ac_swn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized9' [C:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8994]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized9' [C:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized9' (0#1) [C:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized9' (0#1) [C:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8994]
INFO: [Synth 8-6155] done synthesizing module 'bd_e6ac_swn_0' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_14/synth/bd_e6ac_swn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 's00_nodes_imp_1HRWYWF' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/synth/bd_e6ac.v:6364]
INFO: [Synth 8-6157] synthesizing module 'bd_e6ac_s01a2s_0' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_19/synth/bd_e6ac_s01a2s_0.sv:53]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'bd_e6ac_s01a2s_0' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_19/synth/bd_e6ac_s01a2s_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_e6ac_s01mmu_0' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_16/synth/bd_e6ac_s01mmu_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_e6ac_s01sic_0' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_18/synth/bd_e6ac_s01sic_0.sv:53]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7071] port 'm_axi_arburst' of module 'bd_e6ac_s01tr_0' is unconnected for instance 's01_transaction_regulator' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/synth/bd_e6ac.v:6831]
WARNING: [Synth 8-7023] instance 's01_transaction_regulator' of module 'bd_e6ac_s01tr_0' has 40 connections declared, but only 39 given [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/synth/bd_e6ac.v:6831]
WARNING: [Synth 8-7071] port 'm_axi_awburst' of module 'bd_e6ac_s02tr_0' is unconnected for instance 's02_transaction_regulator' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/synth/bd_e6ac.v:7249]
WARNING: [Synth 8-7023] instance 's02_transaction_regulator' of module 'bd_e6ac_s02tr_0' has 48 connections declared, but only 47 given [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/synth/bd_e6ac.v:7249]
WARNING: [Synth 8-7071] port 'M01_SC_B_info' of module 'switchboards_imp_1B8AX8B' is unconnected for instance 'switchboards' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/synth/bd_e6ac.v:3034]
WARNING: [Synth 8-7071] port 'M01_SC_B_payld' of module 'switchboards_imp_1B8AX8B' is unconnected for instance 'switchboards' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/synth/bd_e6ac.v:3034]
WARNING: [Synth 8-7071] port 'M01_SC_B_req' of module 'switchboards_imp_1B8AX8B' is unconnected for instance 'switchboards' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/synth/bd_e6ac.v:3034]
WARNING: [Synth 8-7071] port 'M01_SC_B_send' of module 'switchboards_imp_1B8AX8B' is unconnected for instance 'switchboards' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/synth/bd_e6ac.v:3034]
WARNING: [Synth 8-7071] port 'M02_SC_R_info' of module 'switchboards_imp_1B8AX8B' is unconnected for instance 'switchboards' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/synth/bd_e6ac.v:3034]
WARNING: [Synth 8-7071] port 'M02_SC_R_payld' of module 'switchboards_imp_1B8AX8B' is unconnected for instance 'switchboards' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/synth/bd_e6ac.v:3034]
WARNING: [Synth 8-7071] port 'M02_SC_R_req' of module 'switchboards_imp_1B8AX8B' is unconnected for instance 'switchboards' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/synth/bd_e6ac.v:3034]
WARNING: [Synth 8-7071] port 'M02_SC_R_send' of module 'switchboards_imp_1B8AX8B' is unconnected for instance 'switchboards' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/synth/bd_e6ac.v:3034]
WARNING: [Synth 8-7071] port 'M04_SC_B_info' of module 'switchboards_imp_1B8AX8B' is unconnected for instance 'switchboards' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/synth/bd_e6ac.v:3034]
WARNING: [Synth 8-7071] port 'M04_SC_B_payld' of module 'switchboards_imp_1B8AX8B' is unconnected for instance 'switchboards' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/synth/bd_e6ac.v:3034]
WARNING: [Synth 8-7071] port 'M04_SC_B_req' of module 'switchboards_imp_1B8AX8B' is unconnected for instance 'switchboards' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/synth/bd_e6ac.v:3034]
WARNING: [Synth 8-7071] port 'M04_SC_B_send' of module 'switchboards_imp_1B8AX8B' is unconnected for instance 'switchboards' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/synth/bd_e6ac.v:3034]
WARNING: [Synth 8-7071] port 'S01_SC_AW_recv' of module 'switchboards_imp_1B8AX8B' is unconnected for instance 'switchboards' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/synth/bd_e6ac.v:3034]
WARNING: [Synth 8-7071] port 'S01_SC_W_recv' of module 'switchboards_imp_1B8AX8B' is unconnected for instance 'switchboards' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/synth/bd_e6ac.v:3034]
WARNING: [Synth 8-7071] port 'S02_SC_AR_recv' of module 'switchboards_imp_1B8AX8B' is unconnected for instance 'switchboards' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/synth/bd_e6ac.v:3034]
WARNING: [Synth 8-7071] port 'S04_SC_AW_recv' of module 'switchboards_imp_1B8AX8B' is unconnected for instance 'switchboards' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/synth/bd_e6ac.v:3034]
WARNING: [Synth 8-7071] port 'S04_SC_W_recv' of module 'switchboards_imp_1B8AX8B' is unconnected for instance 'switchboards' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/synth/bd_e6ac.v:3034]
WARNING: [Synth 8-7023] instance 'switchboards' of module 'switchboards_imp_1B8AX8B' has 252 connections declared, but only 235 given [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/synth/bd_e6ac.v:3034]
INFO: [Synth 8-256] done synthesizing module 'system_bd' (0#1) [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/synth/system_bd.vhd:683]
INFO: [Synth 8-256] done synthesizing module 'system_bd_wrapper' (0#1) [C:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/hdl/system_bd_wrapper.vhd:27]
WARNING: [Synth 8-6014] Unused sequential element curr_awsize_reg_reg was removed.  [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/2f03/hdl/axi_bram_ctrl_v4_1_rfs.vhd:25239]
WARNING: [Synth 8-6014] Unused sequential element aw_active_d1_reg was removed.  [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/2f03/hdl/axi_bram_ctrl_v4_1_rfs.vhd:25664]
WARNING: [Synth 8-6014] Unused sequential element GEN_NO_RD_CMD_OPT.curr_arsize_reg_reg was removed.  [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/2f03/hdl/axi_bram_ctrl_v4_1_rfs.vhd:15924]
WARNING: [Synth 8-6014] Unused sequential element GEN_NO_RD_CMD_OPT.do_cmplt_burst_reg was removed.  [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/2f03/hdl/axi_bram_ctrl_v4_1_rfs.vhd:21170]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT_ND.READ_REG_GEN[0].GPIO_DBus_i_reg was removed.  [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/0271/hdl/axi_gpio_v2_0_vh_rfs.vhd:323]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT_ND.READ_REG_GEN[1].GPIO_DBus_i_reg was removed.  [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/0271/hdl/axi_gpio_v2_0_vh_rfs.vhd:323]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT_ND.READ_REG_GEN[2].GPIO_DBus_i_reg was removed.  [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/0271/hdl/axi_gpio_v2_0_vh_rfs.vhd:323]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.gpio_Data_In_reg was removed.  [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/0271/hdl/axi_gpio_v2_0_vh_rfs.vhd:485]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[0].GPIO_DBus_i_reg was removed.  [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/0271/hdl/axi_gpio_v2_0_vh_rfs.vhd:688]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[1].GPIO_DBus_i_reg was removed.  [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/0271/hdl/axi_gpio_v2_0_vh_rfs.vhd:688]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[2].GPIO_DBus_i_reg was removed.  [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/0271/hdl/axi_gpio_v2_0_vh_rfs.vhd:688]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[3].GPIO_DBus_i_reg was removed.  [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/0271/hdl/axi_gpio_v2_0_vh_rfs.vhd:688]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[4].GPIO_DBus_i_reg was removed.  [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/0271/hdl/axi_gpio_v2_0_vh_rfs.vhd:688]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[5].GPIO_DBus_i_reg was removed.  [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/0271/hdl/axi_gpio_v2_0_vh_rfs.vhd:688]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[6].GPIO_DBus_i_reg was removed.  [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/0271/hdl/axi_gpio_v2_0_vh_rfs.vhd:688]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[7].GPIO_DBus_i_reg was removed.  [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/0271/hdl/axi_gpio_v2_0_vh_rfs.vhd:688]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT1_ND_G2.READ_REG2_GEN[0].GPIO2_DBus_i_reg was removed.  [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/0271/hdl/axi_gpio_v2_0_vh_rfs.vhd:785]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT1_ND_G2.READ_REG2_GEN[1].GPIO2_DBus_i_reg was removed.  [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/0271/hdl/axi_gpio_v2_0_vh_rfs.vhd:785]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT1_ND_G2.READ_REG2_GEN[2].GPIO2_DBus_i_reg was removed.  [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/0271/hdl/axi_gpio_v2_0_vh_rfs.vhd:785]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT1_ND_G2.READ_REG2_GEN[3].GPIO2_DBus_i_reg was removed.  [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/0271/hdl/axi_gpio_v2_0_vh_rfs.vhd:785]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT1_ND_G2.READ_REG2_GEN[4].GPIO2_DBus_i_reg was removed.  [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/0271/hdl/axi_gpio_v2_0_vh_rfs.vhd:785]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT1_ND_G2.READ_REG2_GEN[5].GPIO2_DBus_i_reg was removed.  [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/0271/hdl/axi_gpio_v2_0_vh_rfs.vhd:785]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT1_ND_G2.READ_REG2_GEN[6].GPIO2_DBus_i_reg was removed.  [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/0271/hdl/axi_gpio_v2_0_vh_rfs.vhd:785]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT1_ND_G2.READ_REG2_GEN[7].GPIO2_DBus_i_reg was removed.  [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/0271/hdl/axi_gpio_v2_0_vh_rfs.vhd:785]
WARNING: [Synth 8-6014] Unused sequential element Dual.gpio_Data_In_reg was removed.  [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/0271/hdl/axi_gpio_v2_0_vh_rfs.vhd:875]
WARNING: [Synth 8-6014] Unused sequential element Dual.gpio2_Data_In_reg was removed.  [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/0271/hdl/axi_gpio_v2_0_vh_rfs.vhd:908]
WARNING: [Synth 8-6014] Unused sequential element is_read_reg was removed.  [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2447]
WARNING: [Synth 8-6014] Unused sequential element is_write_reg was removed.  [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2448]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-6014] Unused sequential element run_proc[8].divisor_tmp_reg[9] was removed.  [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_urem_9ns_4ns_3_13_1.vhd:62]
WARNING: [Synth 8-6014] Unused sequential element quot_reg was removed.  [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_urem_9ns_4ns_3_13_1.vhd:158]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_CTRL_s_axi.vhd:315]
WARNING: [Synth 8-6014] Unused sequential element remd_reg was removed.  [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/8825/hdl/vhdl/ecg_cnn_sdiv_20ns_13s_20_24_seq_1.vhd:217]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-6014] Unused sequential element set_Ext_BRK_reg was removed.  [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/00dd/hdl/mdm_v3_2_vh_rfs.vhd:4133]
WARNING: [Synth 8-3848] Net aresetn_out in module/entity clk_map_imp_1CTFAST does not have driver. [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/synth/bd_e6ac.v:3320]
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_AB_reg_slice.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
WARNING: [Synth 8-7129] Port aclk in module sc_util_v1_0_4_pipeline__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module sc_util_v1_0_4_pipeline__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port areset in module sc_util_v1_0_4_pipeline__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[0] in module sc_util_v1_0_4_onehot_to_binary__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk in module sc_util_v1_0_4_pipeline__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module sc_util_v1_0_4_pipeline__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port areset in module sc_util_v1_0_4_pipeline__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[24] in module sc_switchboard_v1_0_8_top__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[23] in module sc_switchboard_v1_0_8_top__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[22] in module sc_switchboard_v1_0_8_top__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[21] in module sc_switchboard_v1_0_8_top__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[20] in module sc_switchboard_v1_0_8_top__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[19] in module sc_switchboard_v1_0_8_top__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[18] in module sc_switchboard_v1_0_8_top__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[17] in module sc_switchboard_v1_0_8_top__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[16] in module sc_switchboard_v1_0_8_top__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[15] in module sc_switchboard_v1_0_8_top__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[14] in module sc_switchboard_v1_0_8_top__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[13] in module sc_switchboard_v1_0_8_top__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[12] in module sc_switchboard_v1_0_8_top__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[11] in module sc_switchboard_v1_0_8_top__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[10] in module sc_switchboard_v1_0_8_top__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[9] in module sc_switchboard_v1_0_8_top__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[8] in module sc_switchboard_v1_0_8_top__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[7] in module sc_switchboard_v1_0_8_top__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[6] in module sc_switchboard_v1_0_8_top__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[5] in module sc_switchboard_v1_0_8_top__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[4] in module sc_switchboard_v1_0_8_top__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[3] in module sc_switchboard_v1_0_8_top__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[2] in module sc_switchboard_v1_0_8_top__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[1] in module sc_switchboard_v1_0_8_top__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[0] in module sc_switchboard_v1_0_8_top__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_send[14] in module sc_switchboard_v1_0_8_top__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_send[13] in module sc_switchboard_v1_0_8_top__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_send[12] in module sc_switchboard_v1_0_8_top__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_send[11] in module sc_switchboard_v1_0_8_top__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_send[9] in module sc_switchboard_v1_0_8_top__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_send[8] in module sc_switchboard_v1_0_8_top__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_send[7] in module sc_switchboard_v1_0_8_top__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_send[6] in module sc_switchboard_v1_0_8_top__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_req[14] in module sc_switchboard_v1_0_8_top__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_req[13] in module sc_switchboard_v1_0_8_top__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_req[12] in module sc_switchboard_v1_0_8_top__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_req[11] in module sc_switchboard_v1_0_8_top__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_req[9] in module sc_switchboard_v1_0_8_top__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_req[8] in module sc_switchboard_v1_0_8_top__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_req[7] in module sc_switchboard_v1_0_8_top__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_req[6] in module sc_switchboard_v1_0_8_top__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_info[14] in module sc_switchboard_v1_0_8_top__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_info[13] in module sc_switchboard_v1_0_8_top__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_info[12] in module sc_switchboard_v1_0_8_top__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_info[11] in module sc_switchboard_v1_0_8_top__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_info[9] in module sc_switchboard_v1_0_8_top__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_info[8] in module sc_switchboard_v1_0_8_top__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_info[7] in module sc_switchboard_v1_0_8_top__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_info[6] in module sc_switchboard_v1_0_8_top__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk in module sc_util_v1_0_4_pipeline__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module sc_util_v1_0_4_pipeline__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port areset in module sc_util_v1_0_4_pipeline__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[24] in module sc_switchboard_v1_0_8_top__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[23] in module sc_switchboard_v1_0_8_top__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[22] in module sc_switchboard_v1_0_8_top__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[21] in module sc_switchboard_v1_0_8_top__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[20] in module sc_switchboard_v1_0_8_top__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[19] in module sc_switchboard_v1_0_8_top__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[18] in module sc_switchboard_v1_0_8_top__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[17] in module sc_switchboard_v1_0_8_top__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[16] in module sc_switchboard_v1_0_8_top__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[15] in module sc_switchboard_v1_0_8_top__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[14] in module sc_switchboard_v1_0_8_top__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[13] in module sc_switchboard_v1_0_8_top__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[12] in module sc_switchboard_v1_0_8_top__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[11] in module sc_switchboard_v1_0_8_top__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[10] in module sc_switchboard_v1_0_8_top__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[9] in module sc_switchboard_v1_0_8_top__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[8] in module sc_switchboard_v1_0_8_top__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[7] in module sc_switchboard_v1_0_8_top__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[6] in module sc_switchboard_v1_0_8_top__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[5] in module sc_switchboard_v1_0_8_top__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[4] in module sc_switchboard_v1_0_8_top__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[3] in module sc_switchboard_v1_0_8_top__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[2] in module sc_switchboard_v1_0_8_top__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[1] in module sc_switchboard_v1_0_8_top__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[0] in module sc_switchboard_v1_0_8_top__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_send[22] in module sc_switchboard_v1_0_8_top__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_send[21] in module sc_switchboard_v1_0_8_top__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_send[17] in module sc_switchboard_v1_0_8_top__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_send[16] in module sc_switchboard_v1_0_8_top__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_send[12] in module sc_switchboard_v1_0_8_top__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_send[11] in module sc_switchboard_v1_0_8_top__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_send[7] in module sc_switchboard_v1_0_8_top__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_send[6] in module sc_switchboard_v1_0_8_top__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_req[22] in module sc_switchboard_v1_0_8_top__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_req[21] in module sc_switchboard_v1_0_8_top__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_req[17] in module sc_switchboard_v1_0_8_top__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_req[16] in module sc_switchboard_v1_0_8_top__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_req[12] in module sc_switchboard_v1_0_8_top__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_req[11] in module sc_switchboard_v1_0_8_top__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_req[7] in module sc_switchboard_v1_0_8_top__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_req[6] in module sc_switchboard_v1_0_8_top__parameterized1 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:34 ; elapsed = 00:01:46 . Memory (MB): peak = 2290.785 ; gain = 1512.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:35 ; elapsed = 00:01:47 . Memory (MB): peak = 2290.785 ; gain = 1512.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:35 ; elapsed = 00:01:47 . Memory (MB): peak = 2290.785 ; gain = 1512.637
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3153.719 ; gain = 8.328
INFO: [Netlist 29-17] Analyzing 926 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_microblaze_0_0/system_bd_microblaze_0_0.xdc] for cell 'system_bd_i/microblaze_0/U0'
Finished Parsing XDC File [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_microblaze_0_0/system_bd_microblaze_0_0.xdc] for cell 'system_bd_i/microblaze_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_microblaze_0_0/system_bd_microblaze_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_bd_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_bd_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_clk_wiz_1_0_1/system_bd_clk_wiz_1_0_board.xdc] for cell 'system_bd_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_clk_wiz_1_0_1/system_bd_clk_wiz_1_0_board.xdc] for cell 'system_bd_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_clk_wiz_1_0_1/system_bd_clk_wiz_1_0.xdc] for cell 'system_bd_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_clk_wiz_1_0_1/system_bd_clk_wiz_1_0.xdc] for cell 'system_bd_i/clk_wiz_1/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_clk_wiz_1_0_1/system_bd_clk_wiz_1_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_bd_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_bd_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_rst_clk_wiz_1_100M_0_1/system_bd_rst_clk_wiz_1_100M_0_board.xdc] for cell 'system_bd_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_rst_clk_wiz_1_100M_0_1/system_bd_rst_clk_wiz_1_100M_0_board.xdc] for cell 'system_bd_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_axi_uartlite_0_0_1/system_bd_axi_uartlite_0_0_board.xdc] for cell 'system_bd_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_axi_uartlite_0_0_1/system_bd_axi_uartlite_0_0_board.xdc] for cell 'system_bd_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_axi_gpio_0_0/system_bd_axi_gpio_0_0_board.xdc] for cell 'system_bd_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_axi_gpio_0_0/system_bd_axi_gpio_0_0_board.xdc] for cell 'system_bd_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_axi_gpio_1_0/system_bd_axi_gpio_1_0_board.xdc] for cell 'system_bd_i/axi_gpio_1/U0'
Finished Parsing XDC File [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_axi_gpio_1_0/system_bd_axi_gpio_1_0_board.xdc] for cell 'system_bd_i/axi_gpio_1/U0'
Parsing XDC File [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_1/bd_e6ac_psr_aclk_0_board.xdc] for cell 'system_bd_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/bd_0/ip/ip_1/bd_e6ac_psr_aclk_0_board.xdc] for cell 'system_bd_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/smartconnect.xdc] for cell 'system_bd_i/smartconnect_0/inst'
Finished Parsing XDC File [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_smartconnect_0_0/smartconnect.xdc] for cell 'system_bd_i/smartconnect_0/inst'
INFO: [Timing 38-2] Deriving generated clocks
write_xdc: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 3969.344 ; gain = 44.957
Parsing XDC File [C:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.srcs/constrs_1/imports/ecg_cnn_nexys_bd/nexys4.xdc]
Finished Parsing XDC File [C:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.srcs/constrs_1/imports/ecg_cnn_nexys_bd/nexys4.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.srcs/constrs_1/imports/ecg_cnn_nexys_bd/nexys4.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_bd_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_bd_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_bd_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_bd_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_mdm_1_0_1/system_bd_mdm_1_0.xdc] for cell 'system_bd_i/mdm_1/U0'
Finished Parsing XDC File [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_mdm_1_0_1/system_bd_mdm_1_0.xdc] for cell 'system_bd_i/mdm_1/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_mdm_1_0_1/system_bd_mdm_1_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_bd_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_bd_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_bd_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_bd_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_bd_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_bd_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Common 17-14] Message 'Common 17-55' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [C:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:55]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_bd_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_bd_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 221 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.385 . Memory (MB): peak = 3969.344 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 614 instances were transformed.
  FDC_1 => FDCE (inverted pins: C): 1 instance 
  FDR => FDRE: 192 instances
  FDRE_1 => FDRE (inverted pins: C): 1 instance 
  FDS => FDSE: 3 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 111 instances
  MULT_AND => LUT2: 2 instances
  MUXCY_L => MUXCY: 206 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 32 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 64 instances
  SRL16 => SRL16E: 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3971.047 ; gain = 1.703
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:04:51 ; elapsed = 00:04:49 . Memory (MB): peak = 3971.258 ; gain = 3193.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:04:51 ; elapsed = 00:04:49 . Memory (MB): peak = 3971.258 ; gain = 3193.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:04:53 ; elapsed = 00:04:51 . Memory (MB): peak = 3971.258 ; gain = 3193.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
got a mismatch ecg_cnn_conv1d_relu_w_local_0_RAM_T2P_BRAM_1R1W
got a mismatch ecg_cnn_conv1d_relu_w_local_1_RAM_T2P_BRAM_1R1W
got a mismatch ecg_cnn_conv1d_relu_w_local_2_RAM_T2P_BRAM_1R1W
got a mismatch ecg_cnn_conv1d_relu_w_local_3_RAM_T2P_BRAM_1R1W
got a mismatch ecg_cnn_conv1d_relu_w_local_6_RAM_T2P_BRAM_1R1W
got a mismatch ecg_cnn_conv1d_relu2_w_local_80_0_0_RAM_T2P_BRAM_1R1W
got a mismatch ecg_cnn_conv1d_relu2_w_local_80_0_1_RAM_T2P_BRAM_1R1W
got a mismatch ecg_cnn_conv1d_relu2_w_local_80_0_2_RAM_T2P_BRAM_1R1W
got a mismatch ecg_cnn_conv1d_relu2_w_local_80_0_3_RAM_T2P_BRAM_1R1W
got a mismatch ecg_cnn_conv1d_relu2_w_local_80_0_4_RAM_T2P_BRAM_1R1W
got a mismatch ecg_cnn_conv1d_relu2_w_local_80_1_0_RAM_T2P_BRAM_1R1W
got a mismatch ecg_cnn_conv1d_relu2_w_local_80_1_1_RAM_T2P_BRAM_1R1W
got a mismatch ecg_cnn_conv1d_relu2_w_local_80_1_2_RAM_T2P_BRAM_1R1W
got a mismatch ecg_cnn_conv1d_relu2_w_local_80_1_3_RAM_T2P_BRAM_1R1W
got a mismatch ecg_cnn_conv1d_relu2_w_local_80_1_4_RAM_T2P_BRAM_1R1W
got a mismatch ecg_cnn_conv1d_relu2_w_local_80_2_0_RAM_T2P_BRAM_1R1W
got a mismatch ecg_cnn_conv1d_relu2_w_local_80_2_1_RAM_T2P_BRAM_1R1W
got a mismatch ecg_cnn_conv1d_relu2_w_local_80_2_2_RAM_T2P_BRAM_1R1W
got a mismatch ecg_cnn_conv1d_relu2_w_local_80_3_0_RAM_T2P_BRAM_1R1W
got a mismatch ecg_cnn_conv1d_relu2_w_local_80_3_1_RAM_T2P_BRAM_1R1W
got a mismatch ecg_cnn_conv1d_relu2_w_local_80_3_4_RAM_T2P_BRAM_1R1W
got a mismatch ecg_cnn_dense_relu_Pipeline_VITIS_LOOP_148_2
Is not a child genome
got a mismatch ecg_cnn_dense_relu_Pipeline_VITIS_LOOP_148_2_w_local_82_0_ROM_AUTO_1R
got a mismatch ecg_cnn_dense_relu_Pipeline_VITIS_LOOP_148_2_w_local_82_1_ROM_AUTO_1R
Is not a child genome
got a mismatch ecg_cnn_dense_relu_Pipeline_VITIS_LOOP_148_2_w_local_82_2_ROM_AUTO_1R
Is not a child genome
got a mismatch ecg_cnn_dense_relu_Pipeline_VITIS_LOOP_148_2_w_local_82_3_ROM_AUTO_1R
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:05:10 ; elapsed = 00:05:10 . Memory (MB): peak = 3971.258 ; gain = 3193.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:05:10 ; elapsed = 00:05:10 . Memory (MB): peak = 3971.258 ; gain = 3193.109
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.wr_data_sm_cs_reg' in module 'wr_chnl'
INFO: [Synth 8-802] inferred FSM for state register 'GEN_NO_RD_CMD_OPT.GEN_AR_DUAL.rd_addr_sm_cs_reg' in module 'rd_chnl'
INFO: [Synth 8-802] inferred FSM for state register 'GEN_NO_RD_CMD_OPT.rd_data_sm_cs_reg' in module 'rd_chnl'
INFO: [Synth 8-802] inferred FSM for state register 'GEN_NO_RD_CMD_OPT.rlast_sm_cs_reg' in module 'rd_chnl'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment__parameterized0'
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg_reg' and it is trimmed from '48' to '21' bits. [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/fe02/hdl/vhdl/ecg_cnn_mac_muladd_12s_10s_21ns_21_4_1.vhd:45]
WARNING: [Synth 8-3936] Found unconnected internal register 'm_reg_reg' and it is trimmed from '43' to '21' bits. [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/fe02/hdl/vhdl/ecg_cnn_mac_muladd_12s_10s_21ns_21_4_1.vhd:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'a_reg_reg' and it is trimmed from '25' to '21' bits. [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/fe02/hdl/vhdl/ecg_cnn_mac_muladd_12s_10s_21ns_21_4_1.vhd:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg_reg' and it is trimmed from '48' to '21' bits. [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/fe02/hdl/vhdl/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1.vhd:45]
WARNING: [Synth 8-3936] Found unconnected internal register 'm_reg_reg' and it is trimmed from '43' to '21' bits. [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/fe02/hdl/vhdl/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1.vhd:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'a_reg_reg' and it is trimmed from '25' to '21' bits. [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/fe02/hdl/vhdl/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1.vhd:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg_reg' and it is trimmed from '48' to '21' bits. [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/fe02/hdl/vhdl/ecg_cnn_mac_muladd_11ns_9s_21s_21_4_1.vhd:45]
WARNING: [Synth 8-3936] Found unconnected internal register 'm_reg_reg' and it is trimmed from '43' to '21' bits. [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/fe02/hdl/vhdl/ecg_cnn_mac_muladd_11ns_9s_21s_21_4_1.vhd:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'a_reg_reg' and it is trimmed from '25' to '21' bits. [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/fe02/hdl/vhdl/ecg_cnn_mac_muladd_11ns_9s_21s_21_4_1.vhd:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg_reg' and it is trimmed from '48' to '21' bits. [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/fe02/hdl/vhdl/ecg_cnn_maxpool.vhd:45]
WARNING: [Synth 8-3936] Found unconnected internal register 'm_reg_reg' and it is trimmed from '43' to '21' bits. [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/fe02/hdl/vhdl/ecg_cnn_maxpool.vhd:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'a_reg_reg' and it is trimmed from '25' to '21' bits. [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/fe02/hdl/vhdl/ecg_cnn_maxpool.vhd:37]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[8].remd_tmp_reg[9]' and it is trimmed from '9' to '3' bits. [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_ecg_cnn_0_1/synth/system_bd_ecg_cnn_0_1.vhd:61]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[8].dividend_tmp_reg[9]' and it is trimmed from '9' to '3' bits. [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_ecg_cnn_0_1/synth/system_bd_ecg_cnn_0_1.vhd:61]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[7].remd_tmp_reg[8]' and it is trimmed from '9' to '8' bits. [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_ecg_cnn_0_1/synth/system_bd_ecg_cnn_0_1.vhd:61]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[6].remd_tmp_reg[7]' and it is trimmed from '9' to '8' bits. [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_ecg_cnn_0_1/synth/system_bd_ecg_cnn_0_1.vhd:61]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[5].remd_tmp_reg[6]' and it is trimmed from '9' to '8' bits. [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_ecg_cnn_0_1/synth/system_bd_ecg_cnn_0_1.vhd:61]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[4].remd_tmp_reg[5]' and it is trimmed from '9' to '8' bits. [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_ecg_cnn_0_1/synth/system_bd_ecg_cnn_0_1.vhd:61]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[3].remd_tmp_reg[4]' and it is trimmed from '9' to '8' bits. [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_ecg_cnn_0_1/synth/system_bd_ecg_cnn_0_1.vhd:61]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[2].remd_tmp_reg[3]' and it is trimmed from '9' to '8' bits. [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_ecg_cnn_0_1/synth/system_bd_ecg_cnn_0_1.vhd:61]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[1].remd_tmp_reg[2]' and it is trimmed from '9' to '8' bits. [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_ecg_cnn_0_1/synth/system_bd_ecg_cnn_0_1.vhd:61]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[0].remd_tmp_reg[1]' and it is trimmed from '9' to '8' bits. [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ip/system_bd_ecg_cnn_0_1/synth/system_bd_ecg_cnn_0_1.vhd:61]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg_reg' and it is trimmed from '48' to '21' bits. [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/fe02/hdl/vhdl/ecg_cnn_mac_muladd_12s_9s_19s_21_4_1.vhd:45]
WARNING: [Synth 8-3936] Found unconnected internal register 'm_reg_reg' and it is trimmed from '43' to '21' bits. [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/fe02/hdl/vhdl/ecg_cnn_mac_muladd_12s_9s_19s_21_4_1.vhd:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'a_reg_reg' and it is trimmed from '25' to '21' bits. [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/fe02/hdl/vhdl/ecg_cnn_mac_muladd_12s_9s_19s_21_4_1.vhd:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg_reg' and it is trimmed from '48' to '21' bits. [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/fe02/hdl/vhdl/ecg_cnn_mac_muladd_11ns_9s_19s_21_4_1.vhd:45]
WARNING: [Synth 8-3936] Found unconnected internal register 'm_reg_reg' and it is trimmed from '43' to '21' bits. [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/fe02/hdl/vhdl/ecg_cnn_mac_muladd_11ns_9s_19s_21_4_1.vhd:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'a_reg_reg' and it is trimmed from '25' to '21' bits. [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/fe02/hdl/vhdl/ecg_cnn_mac_muladd_11ns_9s_19s_21_4_1.vhd:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg_reg' and it is trimmed from '48' to '21' bits. [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/fe02/hdl/vhdl/ecg_cnn_mac_muladd_11ns_8s_21s_21_4_1.vhd:45]
WARNING: [Synth 8-3936] Found unconnected internal register 'm_reg_reg' and it is trimmed from '43' to '21' bits. [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/fe02/hdl/vhdl/ecg_cnn_mac_muladd_11ns_8s_21s_21_4_1.vhd:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'a_reg_reg' and it is trimmed from '25' to '21' bits. [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/fe02/hdl/vhdl/ecg_cnn_mac_muladd_11ns_8s_21s_21_4_1.vhd:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg_reg' and it is trimmed from '48' to '21' bits. [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/fe02/hdl/vhdl/ecg_cnn_mac_muladd_12s_9s_21ns_21_4_1.vhd:45]
WARNING: [Synth 8-3936] Found unconnected internal register 'm_reg_reg' and it is trimmed from '43' to '21' bits. [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/fe02/hdl/vhdl/ecg_cnn_mac_muladd_12s_9s_21ns_21_4_1.vhd:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'a_reg_reg' and it is trimmed from '25' to '21' bits. [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/fe02/hdl/vhdl/ecg_cnn_mac_muladd_12s_9s_21ns_21_4_1.vhd:37]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg_reg' and it is trimmed from '48' to '21' bits. [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/fe02/hdl/vhdl/ecg_cnn_mul_9ns_11ns_19_1_1.vhd:45]
WARNING: [Synth 8-3936] Found unconnected internal register 'm_reg_reg' and it is trimmed from '43' to '21' bits. [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/fe02/hdl/vhdl/ecg_cnn_mul_9ns_11ns_19_1_1.vhd:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'a_reg_reg' and it is trimmed from '25' to '21' bits. [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/fe02/hdl/vhdl/ecg_cnn_mul_9ns_11ns_19_1_1.vhd:37]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'ecg_cnn_CTRL_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'ecg_cnn_CTRL_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ecg_cnn_INPUT_r_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ecg_cnn_INPUT_r_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ecg_cnn_INPUT_r_m_axi_reg_slice__parameterized3'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ecg_cnn_OUTPUT_r_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ecg_cnn_OUTPUT_r_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ecg_cnn_OUTPUT_r_m_axi_reg_slice__parameterized3'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ecg_cnn_OUTPUT_r_m_axi_reg_slice__parameterized5'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'cache_state_reg' in module 'Icache'
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_AB_reg_slice.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_AB_reg_slice.state_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'w_state_reg' in module 'sc_exit_v1_0_17_axilite_conv'
INFO: [Synth 8-802] inferred FSM for state register 'r_state_reg' in module 'sc_exit_v1_0_17_axilite_conv'
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'gen_endpoint.w_state_reg' in module 'sc_mmu_v1_0_15_top'
INFO: [Synth 8-802] inferred FSM for state register 'gen_endpoint.r_state_reg' in module 'sc_mmu_v1_0_15_top'
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.gen_write.write_cs_reg' in module 'sc_mmu_v1_0_15_decerr_slave__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'gen_endpoint.w_state_reg' in module 'sc_mmu_v1_0_15_top__parameterized0__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'gen_endpoint.r_state_reg' in module 'sc_mmu_v1_0_15_top__parameterized0__xdcDup__1'
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'gen_endpoint.w_state_reg' in module 'sc_mmu_v1_0_15_top__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'gen_endpoint.r_state_reg' in module 'sc_mmu_v1_0_15_top__parameterized0'
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'gen_endpoint.w_state_reg' in module 'sc_mmu_v1_0_15_top__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'gen_endpoint.r_state_reg' in module 'sc_mmu_v1_0_15_top__parameterized1'
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'gen_endpoint.w_state_reg' in module 'sc_mmu_v1_0_15_top__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'gen_endpoint.r_state_reg' in module 'sc_mmu_v1_0_15_top__parameterized2'
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
               w8_awaddr |                              001 |                              001
            brst_wr_data |                              010 |                              011
          b2b_w8_wr_data |                              011 |                              100
             sng_wr_data |                              100 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.wr_data_sm_cs_reg' using encoding 'sequential' in module 'wr_chnl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                                0 |                               00
               ld_araddr |                                1 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'GEN_NO_RD_CMD_OPT.GEN_AR_DUAL.rd_addr_sm_cs_reg' using encoding 'sequential' in module 'rd_chnl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
          w8_throttle_b2 |                              001 |                              101
             w8_throttle |                              010 |                              010
        w8_2nd_last_data |                              011 |                              011
            w8_last_data |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'GEN_NO_RD_CMD_OPT.rlast_sm_cs_reg' using encoding 'sequential' in module 'rd_chnl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0000 |                             0000
                sng_addr |                             0001 |                             0011
                sec_addr |                             0010 |                             0100
               full_pipe |                             0011 |                             0101
           full_throttle |                             0100 |                             0110
               last_addr |                             0101 |                             0111
           last_throttle |                             0110 |                             1000
               last_data |                             0111 |                             1001
       last_data_ar_pend |                             1000 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'GEN_NO_RD_CMD_OPT.rd_data_sm_cs_reg' using encoding 'sequential' in module 'rd_chnl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 sm_idle |                             0010 |                               00
                 sm_read |                             1000 |                               01
                sm_write |                             0100 |                               10
                 sm_resp |                             0001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                              011
*
                  wridle |                             0010 |                              000
                  wrdata |                             0100 |                              001
                  wrresp |                             1000 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'ecg_cnn_CTRL_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                              110
*
                  rdidle |                              010 |                              100
                  rddata |                              100 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'ecg_cnn_CTRL_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    zero |                               00 |                               10
                     one |                               10 |                               11
                     two |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'ecg_cnn_INPUT_r_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    zero |                               00 |                               10
                     one |                               10 |                               11
                     two |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'ecg_cnn_INPUT_r_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    zero |                               00 |                               10
                     one |                               10 |                               11
                     two |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'ecg_cnn_INPUT_r_m_axi_reg_slice__parameterized3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    zero |                               00 |                               10
                     one |                               10 |                               11
                     two |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'ecg_cnn_OUTPUT_r_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    zero |                               00 |                               10
                     one |                               10 |                               11
                     two |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'ecg_cnn_OUTPUT_r_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    zero |                               00 |                               10
                     one |                               10 |                               11
                     two |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'ecg_cnn_OUTPUT_r_m_axi_reg_slice__parameterized3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    zero |                               00 |                               10
                     one |                               10 |                               11
                     two |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'ecg_cnn_OUTPUT_r_m_axi_reg_slice__parameterized5'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                             0000
     stream_wait_on_idle |                              001 |                             0001
        read_from_stream |                              010 |                             0010
     victim_wait_on_idle |                              011 |                             0011
       handle_victim_hit |                              100 |                             0100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cache_state_reg' using encoding 'sequential' in module 'Icache'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  W_IDLE |                              000 | 00000000000000000000000000000000
                    W_RX |                              001 | 00000000000000000000000000000001
                    W_TX |                              010 | 00000000000000000000000000000010
              W_COMPLETE |                              011 | 00000000000000000000000000000100
               W_RECOVER |                              100 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'w_state_reg' using encoding 'sequential' in module 'sc_exit_v1_0_17_axilite_conv'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  R_IDLE |                               00 | 00000000000000000000000000000000
                    R_RX |                               01 | 00000000000000000000000000000001
                    R_TX |                               10 | 00000000000000000000000000000010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_state_reg' using encoding 'sequential' in module 'sc_exit_v1_0_17_axilite_conv'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 | 00000000000000000000000000000000
*
                 W_STALL |                               01 | 00000000000000000000000000000001
               W_PENDING |                               10 | 00000000000000000000000000000010
                W_DECERR |                               11 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_endpoint.w_state_reg' using encoding 'sequential' in module 'sc_mmu_v1_0_15_top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 | 00000000000000000000000000000000
*
                 R_STALL |                               01 | 00000000000000000000000000000001
               R_PENDING |                               10 | 00000000000000000000000000000010
                R_DECERR |                               11 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_endpoint.r_state_reg' using encoding 'sequential' in module 'sc_mmu_v1_0_15_top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.gen_write.write_cs_reg' using encoding 'one-hot' in module 'sc_mmu_v1_0_15_decerr_slave__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 | 00000000000000000000000000000000
*
                 W_STALL |                               01 | 00000000000000000000000000000001
               W_PENDING |                               10 | 00000000000000000000000000000010
                W_DECERR |                               11 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_endpoint.w_state_reg' using encoding 'sequential' in module 'sc_mmu_v1_0_15_top__parameterized0__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 | 00000000000000000000000000000000
*
                 R_STALL |                               01 | 00000000000000000000000000000001
               R_PENDING |                               10 | 00000000000000000000000000000010
                R_DECERR |                               11 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_endpoint.r_state_reg' using encoding 'sequential' in module 'sc_mmu_v1_0_15_top__parameterized0__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 | 00000000000000000000000000000000
*
                 W_STALL |                               01 | 00000000000000000000000000000001
               W_PENDING |                               10 | 00000000000000000000000000000010
                W_DECERR |                               11 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_endpoint.w_state_reg' using encoding 'sequential' in module 'sc_mmu_v1_0_15_top__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 | 00000000000000000000000000000000
*
                 R_STALL |                               01 | 00000000000000000000000000000001
               R_PENDING |                               10 | 00000000000000000000000000000010
                R_DECERR |                               11 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_endpoint.r_state_reg' using encoding 'sequential' in module 'sc_mmu_v1_0_15_top__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 | 00000000000000000000000000000000
*
                 W_STALL |                               01 | 00000000000000000000000000000001
               W_PENDING |                               10 | 00000000000000000000000000000010
                W_DECERR |                               11 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_endpoint.w_state_reg' using encoding 'sequential' in module 'sc_mmu_v1_0_15_top__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 | 00000000000000000000000000000000
*
                 R_STALL |                               01 | 00000000000000000000000000000001
               R_PENDING |                               10 | 00000000000000000000000000000010
                R_DECERR |                               11 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_endpoint.r_state_reg' using encoding 'sequential' in module 'sc_mmu_v1_0_15_top__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 | 00000000000000000000000000000000
*
                 W_STALL |                               01 | 00000000000000000000000000000001
               W_PENDING |                               10 | 00000000000000000000000000000010
                W_DECERR |                               11 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_endpoint.w_state_reg' using encoding 'sequential' in module 'sc_mmu_v1_0_15_top__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 | 00000000000000000000000000000000
*
                 R_STALL |                               01 | 00000000000000000000000000000001
               R_PENDING |                               10 | 00000000000000000000000000000010
                R_DECERR |                               11 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_endpoint.r_state_reg' using encoding 'sequential' in module 'sc_mmu_v1_0_15_top__parameterized2'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:05:43 ; elapsed = 00:05:46 . Memory (MB): peak = 3971.258 ; gain = 3193.109
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : Port sizes have changed


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP tmp_38_cast_reg_5979_reg, operation Mode is: ((A:0x334)*B)'.
DSP Report: register tmp_38_cast_reg_5979_reg is absorbed into DSP tmp_38_cast_reg_5979_reg.
DSP Report: operator mul_9ns_11ns_19_1_1_U46/tmp_product is absorbed into DSP tmp_38_cast_reg_5979_reg.
DSP Report: Generating DSP tmp_32_cast_reg_5971_reg, operation Mode is: ((A:0x334)*B)'.
DSP Report: register tmp_32_cast_reg_5971_reg is absorbed into DSP tmp_32_cast_reg_5971_reg.
DSP Report: operator mul_9ns_11ns_19_1_1_U45/tmp_product is absorbed into DSP tmp_32_cast_reg_5971_reg.
DSP Report: Generating DSP tmp_26_cast_reg_5963_reg, operation Mode is: ((A:0x334)*B)'.
DSP Report: register tmp_26_cast_reg_5963_reg is absorbed into DSP tmp_26_cast_reg_5963_reg.
DSP Report: operator mul_9ns_11ns_19_1_1_U44/tmp_product is absorbed into DSP tmp_26_cast_reg_5963_reg.
DSP Report: Generating DSP tmp_20_cast_reg_5955_reg, operation Mode is: ((A:0x334)*B)'.
DSP Report: register tmp_20_cast_reg_5955_reg is absorbed into DSP tmp_20_cast_reg_5955_reg.
DSP Report: operator mul_9ns_11ns_19_1_1_U43/tmp_product is absorbed into DSP tmp_20_cast_reg_5955_reg.
DSP Report: Generating DSP tmp_15_cast_reg_5947_reg, operation Mode is: ((A:0x334)*B2)'.
DSP Report: register select_ln94_reg_5722_reg is absorbed into DSP tmp_15_cast_reg_5947_reg.
DSP Report: register tmp_15_cast_reg_5947_reg is absorbed into DSP tmp_15_cast_reg_5947_reg.
DSP Report: operator mul_9ns_11ns_19_1_1_U41/tmp_product is absorbed into DSP tmp_15_cast_reg_5947_reg.
DSP Report: Generating DSP mac_muladd_12s_11ns_19s_21_4_1_U88/ecg_cnn_mac_muladd_12s_11ns_19s_21_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B'')')'.
DSP Report: register w_local_80_0_0_load_reg_5987_pp0_iter7_reg_reg is absorbed into DSP mac_muladd_12s_11ns_19s_21_4_1_U88/ecg_cnn_mac_muladd_12s_11ns_19s_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_19s_21_4_1_U88/ecg_cnn_mac_muladd_12s_11ns_19s_21_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_12s_11ns_19s_21_4_1_U88/ecg_cnn_mac_muladd_12s_11ns_19s_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_19s_21_4_1_U88/ecg_cnn_mac_muladd_12s_11ns_19s_21_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_12s_11ns_19s_21_4_1_U88/ecg_cnn_mac_muladd_12s_11ns_19s_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_19s_21_4_1_U88/ecg_cnn_mac_muladd_12s_11ns_19s_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_19s_21_4_1_U88/ecg_cnn_mac_muladd_12s_11ns_19s_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_19s_21_4_1_U88/ecg_cnn_mac_muladd_12s_11ns_19s_21_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_12s_11ns_19s_21_4_1_U88/ecg_cnn_mac_muladd_12s_11ns_19s_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_11ns_19s_21_4_1_U88/ecg_cnn_mac_muladd_12s_11ns_19s_21_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_12s_11ns_19s_21_4_1_U88/ecg_cnn_mac_muladd_12s_11ns_19s_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_11ns_19s_21_4_1_U88/ecg_cnn_mac_muladd_12s_11ns_19s_21_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_12s_11ns_19s_21_4_1_U88/ecg_cnn_mac_muladd_12s_11ns_19s_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_11ns_11s_21ns_21_4_1_U89/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register w_local_80_0_1_load_reg_5992_pp0_iter7_reg_reg is absorbed into DSP mac_muladd_11ns_11s_21ns_21_4_1_U89/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_11s_21ns_21_4_1_U89/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_11ns_11s_21ns_21_4_1_U89/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_11s_21ns_21_4_1_U89/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_11ns_11s_21ns_21_4_1_U89/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_11s_21ns_21_4_1_U89/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_11ns_11s_21ns_21_4_1_U89/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_11s_21ns_21_4_1_U89/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_11ns_11s_21ns_21_4_1_U89/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_11s_21ns_21_4_1_U89/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_11ns_11s_21ns_21_4_1_U89/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_11ns_11s_21ns_21_4_1_U89/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_11ns_11s_21ns_21_4_1_U89/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_11ns_11s_21ns_21_4_1_U89/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_11ns_11s_21ns_21_4_1_U89/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_11ns_11s_21ns_21_4_1_U90/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register w_local_80_0_2_load_reg_5997_pp0_iter8_reg_reg is absorbed into DSP mac_muladd_11ns_11s_21ns_21_4_1_U90/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_11s_21ns_21_4_1_U90/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_11ns_11s_21ns_21_4_1_U90/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_11s_21ns_21_4_1_U90/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_11ns_11s_21ns_21_4_1_U90/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_11s_21ns_21_4_1_U90/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_11ns_11s_21ns_21_4_1_U90/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_11s_21ns_21_4_1_U90/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_11ns_11s_21ns_21_4_1_U90/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_11s_21ns_21_4_1_U90/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_11ns_11s_21ns_21_4_1_U90/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_11ns_11s_21ns_21_4_1_U90/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_11ns_11s_21ns_21_4_1_U90/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_11ns_11s_21ns_21_4_1_U90/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_11ns_11s_21ns_21_4_1_U90/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_11ns_10s_21ns_21_4_1_U91/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register w_local_80_0_3_load_reg_6002_pp0_iter8_reg_reg is absorbed into DSP mac_muladd_11ns_10s_21ns_21_4_1_U91/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_10s_21ns_21_4_1_U91/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_11ns_10s_21ns_21_4_1_U91/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_10s_21ns_21_4_1_U91/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_11ns_10s_21ns_21_4_1_U91/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_10s_21ns_21_4_1_U91/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_11ns_10s_21ns_21_4_1_U91/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_10s_21ns_21_4_1_U91/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_11ns_10s_21ns_21_4_1_U91/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_10s_21ns_21_4_1_U91/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_11ns_10s_21ns_21_4_1_U91/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_11ns_10s_21ns_21_4_1_U91/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_11ns_10s_21ns_21_4_1_U91/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_11ns_10s_21ns_21_4_1_U91/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_11ns_10s_21ns_21_4_1_U91/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_11ns_21ns_21_4_1_U92/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register w_local_80_0_4_load_reg_6007_pp0_iter9_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U92/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U92/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U92/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U92/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U92/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U92/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U92/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U92/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U92/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U92/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U92/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_11ns_21ns_21_4_1_U92/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U92/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_11ns_21ns_21_4_1_U92/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U92/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_11ns_21ns_21_4_1_U93/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register w_local_80_1_0_load_reg_6012_pp0_iter9_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U93/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U93/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U93/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U93/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U93/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U93/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U93/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U93/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U93/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U93/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U93/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_11ns_21ns_21_4_1_U93/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U93/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_11ns_21ns_21_4_1_U93/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U93/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_11ns_21ns_21_4_1_U94/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register w_local_80_1_1_load_reg_6017_pp0_iter10_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U94/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U94/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U94/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U94/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U94/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U94/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U94/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U94/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U94/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U94/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U94/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_11ns_21ns_21_4_1_U94/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U94/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_11ns_21ns_21_4_1_U94/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U94/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_11ns_21ns_21_4_1_U95/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register w_local_80_1_2_load_reg_6022_pp0_iter10_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U95/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U95/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U95/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U95/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U95/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U95/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U95/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U95/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U95/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U95/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U95/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_11ns_21ns_21_4_1_U95/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U95/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_11ns_21ns_21_4_1_U95/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U95/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_11ns_21ns_21_4_1_U96/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register w_local_80_1_3_load_reg_6027_pp0_iter11_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U96/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U96/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U96/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U96/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U96/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U96/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U96/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U96/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U96/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U96/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U96/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_11ns_21ns_21_4_1_U96/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U96/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_11ns_21ns_21_4_1_U96/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U96/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_11ns_21ns_21_4_1_U97/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register w_local_80_1_4_load_reg_6032_pp0_iter11_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U97/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U97/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U97/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U97/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U97/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U97/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U97/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U97/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U97/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U97/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U97/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_11ns_21ns_21_4_1_U97/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U97/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_11ns_21ns_21_4_1_U97/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U97/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_11ns_11s_21ns_21_4_1_U98/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register w_local_80_2_0_load_reg_6037_pp0_iter12_reg_reg is absorbed into DSP mac_muladd_11ns_11s_21ns_21_4_1_U98/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_11s_21ns_21_4_1_U98/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_11ns_11s_21ns_21_4_1_U98/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_11s_21ns_21_4_1_U98/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_11ns_11s_21ns_21_4_1_U98/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_11s_21ns_21_4_1_U98/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_11ns_11s_21ns_21_4_1_U98/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_11s_21ns_21_4_1_U98/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_11ns_11s_21ns_21_4_1_U98/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_11s_21ns_21_4_1_U98/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_11ns_11s_21ns_21_4_1_U98/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_11ns_11s_21ns_21_4_1_U98/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_11ns_11s_21ns_21_4_1_U98/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_11ns_11s_21ns_21_4_1_U98/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_11ns_11s_21ns_21_4_1_U98/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_11ns_11s_21ns_21_4_1_U99/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register w_local_80_2_1_load_reg_6042_pp0_iter12_reg_reg is absorbed into DSP mac_muladd_11ns_11s_21ns_21_4_1_U99/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_11s_21ns_21_4_1_U99/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_11ns_11s_21ns_21_4_1_U99/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_11s_21ns_21_4_1_U99/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_11ns_11s_21ns_21_4_1_U99/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_11s_21ns_21_4_1_U99/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_11ns_11s_21ns_21_4_1_U99/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_11s_21ns_21_4_1_U99/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_11ns_11s_21ns_21_4_1_U99/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_11s_21ns_21_4_1_U99/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_11ns_11s_21ns_21_4_1_U99/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_11ns_11s_21ns_21_4_1_U99/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_11ns_11s_21ns_21_4_1_U99/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_11ns_11s_21ns_21_4_1_U99/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_11ns_11s_21ns_21_4_1_U99/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_11ns_11s_21ns_21_4_1_U100/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register w_local_80_2_2_load_reg_6047_pp0_iter13_reg_reg is absorbed into DSP mac_muladd_11ns_11s_21ns_21_4_1_U100/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_11s_21ns_21_4_1_U100/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_11ns_11s_21ns_21_4_1_U100/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_11s_21ns_21_4_1_U100/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_11ns_11s_21ns_21_4_1_U100/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_11s_21ns_21_4_1_U100/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_11ns_11s_21ns_21_4_1_U100/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_11s_21ns_21_4_1_U100/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_11ns_11s_21ns_21_4_1_U100/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_11s_21ns_21_4_1_U100/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_11ns_11s_21ns_21_4_1_U100/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_11ns_11s_21ns_21_4_1_U100/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_11ns_11s_21ns_21_4_1_U100/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_11ns_11s_21ns_21_4_1_U100/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_11ns_11s_21ns_21_4_1_U100/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_11ns_10s_21ns_21_4_1_U101/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register w_local_80_2_3_load_reg_6052_pp0_iter13_reg_reg is absorbed into DSP mac_muladd_11ns_10s_21ns_21_4_1_U101/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_10s_21ns_21_4_1_U101/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_11ns_10s_21ns_21_4_1_U101/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_10s_21ns_21_4_1_U101/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_11ns_10s_21ns_21_4_1_U101/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_10s_21ns_21_4_1_U101/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_11ns_10s_21ns_21_4_1_U101/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_10s_21ns_21_4_1_U101/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_11ns_10s_21ns_21_4_1_U101/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_10s_21ns_21_4_1_U101/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_11ns_10s_21ns_21_4_1_U101/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_11ns_10s_21ns_21_4_1_U101/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_11ns_10s_21ns_21_4_1_U101/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_11ns_10s_21ns_21_4_1_U101/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_11ns_10s_21ns_21_4_1_U101/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_11ns_10s_21ns_21_4_1_U102/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register w_local_80_2_4_load_reg_6057_pp0_iter14_reg_reg is absorbed into DSP mac_muladd_11ns_10s_21ns_21_4_1_U102/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_10s_21ns_21_4_1_U102/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_11ns_10s_21ns_21_4_1_U102/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_10s_21ns_21_4_1_U102/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_11ns_10s_21ns_21_4_1_U102/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_10s_21ns_21_4_1_U102/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_11ns_10s_21ns_21_4_1_U102/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_10s_21ns_21_4_1_U102/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_11ns_10s_21ns_21_4_1_U102/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_10s_21ns_21_4_1_U102/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_11ns_10s_21ns_21_4_1_U102/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_11ns_10s_21ns_21_4_1_U102/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_11ns_10s_21ns_21_4_1_U102/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_11ns_10s_21ns_21_4_1_U102/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_11ns_10s_21ns_21_4_1_U102/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_11ns_11s_21ns_21_4_1_U103/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register w_local_80_3_0_load_reg_6062_pp0_iter14_reg_reg is absorbed into DSP mac_muladd_11ns_11s_21ns_21_4_1_U103/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_11s_21ns_21_4_1_U103/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_11ns_11s_21ns_21_4_1_U103/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_11s_21ns_21_4_1_U103/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_11ns_11s_21ns_21_4_1_U103/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_11s_21ns_21_4_1_U103/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_11ns_11s_21ns_21_4_1_U103/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_11s_21ns_21_4_1_U103/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_11ns_11s_21ns_21_4_1_U103/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_11s_21ns_21_4_1_U103/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_11ns_11s_21ns_21_4_1_U103/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_11ns_11s_21ns_21_4_1_U103/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_11ns_11s_21ns_21_4_1_U103/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_11ns_11s_21ns_21_4_1_U103/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_11ns_11s_21ns_21_4_1_U103/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_11ns_11s_21ns_21_4_1_U104/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register w_local_80_3_1_load_reg_6067_pp0_iter15_reg_reg is absorbed into DSP mac_muladd_11ns_11s_21ns_21_4_1_U104/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_11s_21ns_21_4_1_U104/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_11ns_11s_21ns_21_4_1_U104/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_11s_21ns_21_4_1_U104/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_11ns_11s_21ns_21_4_1_U104/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_11s_21ns_21_4_1_U104/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_11ns_11s_21ns_21_4_1_U104/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_11s_21ns_21_4_1_U104/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_11ns_11s_21ns_21_4_1_U104/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_11s_21ns_21_4_1_U104/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_11ns_11s_21ns_21_4_1_U104/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_11ns_11s_21ns_21_4_1_U104/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_11ns_11s_21ns_21_4_1_U104/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_11ns_11s_21ns_21_4_1_U104/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_11ns_11s_21ns_21_4_1_U104/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_11ns_10s_21ns_21_4_1_U105/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register w_local_80_3_2_load_reg_6072_pp0_iter15_reg_reg is absorbed into DSP mac_muladd_11ns_10s_21ns_21_4_1_U105/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_10s_21ns_21_4_1_U105/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_11ns_10s_21ns_21_4_1_U105/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_10s_21ns_21_4_1_U105/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_11ns_10s_21ns_21_4_1_U105/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_10s_21ns_21_4_1_U105/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_11ns_10s_21ns_21_4_1_U105/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_10s_21ns_21_4_1_U105/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_11ns_10s_21ns_21_4_1_U105/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_10s_21ns_21_4_1_U105/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_11ns_10s_21ns_21_4_1_U105/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_11ns_10s_21ns_21_4_1_U105/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_11ns_10s_21ns_21_4_1_U105/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_11ns_10s_21ns_21_4_1_U105/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_11ns_10s_21ns_21_4_1_U105/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_11ns_10s_21ns_21_4_1_U106/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register w_local_80_3_3_load_reg_6077_pp0_iter16_reg_reg is absorbed into DSP mac_muladd_11ns_10s_21ns_21_4_1_U106/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_10s_21ns_21_4_1_U106/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_11ns_10s_21ns_21_4_1_U106/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_10s_21ns_21_4_1_U106/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_11ns_10s_21ns_21_4_1_U106/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_10s_21ns_21_4_1_U106/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_11ns_10s_21ns_21_4_1_U106/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_10s_21ns_21_4_1_U106/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_11ns_10s_21ns_21_4_1_U106/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_10s_21ns_21_4_1_U106/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_11ns_10s_21ns_21_4_1_U106/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_11ns_10s_21ns_21_4_1_U106/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_11ns_10s_21ns_21_4_1_U106/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_11ns_10s_21ns_21_4_1_U106/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_11ns_10s_21ns_21_4_1_U106/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_11ns_11s_21ns_21_4_1_U107/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register w_local_80_3_4_load_reg_6082_pp0_iter16_reg_reg is absorbed into DSP mac_muladd_11ns_11s_21ns_21_4_1_U107/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_11s_21ns_21_4_1_U107/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_11ns_11s_21ns_21_4_1_U107/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_11s_21ns_21_4_1_U107/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_11ns_11s_21ns_21_4_1_U107/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_11s_21ns_21_4_1_U107/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_11ns_11s_21ns_21_4_1_U107/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_11s_21ns_21_4_1_U107/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_11ns_11s_21ns_21_4_1_U107/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_11s_21ns_21_4_1_U107/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_11ns_11s_21ns_21_4_1_U107/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_11ns_11s_21ns_21_4_1_U107/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_11ns_11s_21ns_21_4_1_U107/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_11ns_11s_21ns_21_4_1_U107/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_11ns_11s_21ns_21_4_1_U107/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_11ns_21ns_21_4_1_U108/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register w_local_80_0_0_load_1_reg_6087_pp0_iter17_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U108/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U108/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U108/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U108/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U108/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U108/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U108/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U108/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U108/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U108/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U108/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_11ns_21ns_21_4_1_U108/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U108/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_11ns_21ns_21_4_1_U108/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U108/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_11ns_11s_21ns_21_4_1_U109/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register w_local_80_0_1_load_1_reg_6092_pp0_iter17_reg_reg is absorbed into DSP mac_muladd_11ns_11s_21ns_21_4_1_U109/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_11s_21ns_21_4_1_U109/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_11ns_11s_21ns_21_4_1_U109/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_11s_21ns_21_4_1_U109/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_11ns_11s_21ns_21_4_1_U109/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_11s_21ns_21_4_1_U109/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_11ns_11s_21ns_21_4_1_U109/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_11s_21ns_21_4_1_U109/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_11ns_11s_21ns_21_4_1_U109/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_11s_21ns_21_4_1_U109/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_11ns_11s_21ns_21_4_1_U109/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_11ns_11s_21ns_21_4_1_U109/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_11ns_11s_21ns_21_4_1_U109/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_11ns_11s_21ns_21_4_1_U109/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_11ns_11s_21ns_21_4_1_U109/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_11ns_11s_21ns_21_4_1_U110/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register w_local_80_0_2_load_1_reg_6097_pp0_iter18_reg_reg is absorbed into DSP mac_muladd_11ns_11s_21ns_21_4_1_U110/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_11s_21ns_21_4_1_U110/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_11ns_11s_21ns_21_4_1_U110/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_11s_21ns_21_4_1_U110/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_11ns_11s_21ns_21_4_1_U110/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_11s_21ns_21_4_1_U110/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_11ns_11s_21ns_21_4_1_U110/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_11s_21ns_21_4_1_U110/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_11ns_11s_21ns_21_4_1_U110/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_11s_21ns_21_4_1_U110/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_11ns_11s_21ns_21_4_1_U110/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_11ns_11s_21ns_21_4_1_U110/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_11ns_11s_21ns_21_4_1_U110/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_11ns_11s_21ns_21_4_1_U110/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_11ns_11s_21ns_21_4_1_U110/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_11ns_10s_21ns_21_4_1_U111/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register w_local_80_0_3_load_1_reg_6102_pp0_iter18_reg_reg is absorbed into DSP mac_muladd_11ns_10s_21ns_21_4_1_U111/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_10s_21ns_21_4_1_U111/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_11ns_10s_21ns_21_4_1_U111/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_10s_21ns_21_4_1_U111/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_11ns_10s_21ns_21_4_1_U111/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_10s_21ns_21_4_1_U111/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_11ns_10s_21ns_21_4_1_U111/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_10s_21ns_21_4_1_U111/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_11ns_10s_21ns_21_4_1_U111/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_10s_21ns_21_4_1_U111/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_11ns_10s_21ns_21_4_1_U111/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_11ns_10s_21ns_21_4_1_U111/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_11ns_10s_21ns_21_4_1_U111/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_11ns_10s_21ns_21_4_1_U111/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_11ns_10s_21ns_21_4_1_U111/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_11ns_21ns_21_4_1_U112/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register w_local_80_0_4_load_1_reg_6107_pp0_iter19_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U112/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U112/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U112/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U112/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U112/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U112/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U112/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U112/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U112/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U112/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U112/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_11ns_21ns_21_4_1_U112/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U112/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_11ns_21ns_21_4_1_U112/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U112/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_11ns_21ns_21_4_1_U113/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register w_local_80_1_0_load_1_reg_6112_pp0_iter19_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U113/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U113/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U113/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U113/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U113/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U113/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U113/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U113/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U113/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U113/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U113/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_11ns_21ns_21_4_1_U113/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U113/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_11ns_21ns_21_4_1_U113/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U113/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_11ns_21ns_21_4_1_U114/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register w_local_80_1_1_load_1_reg_6117_pp0_iter20_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U114/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U114/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U114/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U114/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U114/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U114/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U114/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U114/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U114/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U114/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U114/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_11ns_21ns_21_4_1_U114/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U114/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_11ns_21ns_21_4_1_U114/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U114/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_11ns_21ns_21_4_1_U115/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register w_local_80_1_2_load_1_reg_6122_pp0_iter20_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U115/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U115/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U115/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U115/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U115/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U115/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U115/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U115/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U115/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U115/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U115/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_11ns_21ns_21_4_1_U115/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U115/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_11ns_21ns_21_4_1_U115/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U115/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_11ns_21ns_21_4_1_U116/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register w_local_80_1_3_load_1_reg_6127_pp0_iter21_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U116/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U116/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U116/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U116/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U116/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U116/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U116/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U116/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U116/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U116/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U116/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_11ns_21ns_21_4_1_U116/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U116/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_11ns_21ns_21_4_1_U116/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U116/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_11ns_21ns_21_4_1_U117/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register w_local_80_1_4_load_1_reg_6132_pp0_iter21_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U117/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U117/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U117/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U117/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U117/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U117/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U117/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U117/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U117/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11ns_21ns_21_4_1_U117/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U117/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_11ns_21ns_21_4_1_U117/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U117/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_11ns_21ns_21_4_1_U117/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_12s_11ns_21ns_21_4_1_U117/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_11ns_11s_21ns_21_4_1_U118/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register w_local_80_2_0_load_1_reg_6137_pp0_iter22_reg_reg is absorbed into DSP mac_muladd_11ns_11s_21ns_21_4_1_U118/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_11s_21ns_21_4_1_U118/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_11ns_11s_21ns_21_4_1_U118/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_11s_21ns_21_4_1_U118/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_11ns_11s_21ns_21_4_1_U118/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_11s_21ns_21_4_1_U118/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_11ns_11s_21ns_21_4_1_U118/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_11s_21ns_21_4_1_U118/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_11ns_11s_21ns_21_4_1_U118/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_11s_21ns_21_4_1_U118/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_11ns_11s_21ns_21_4_1_U118/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_11ns_11s_21ns_21_4_1_U118/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_11ns_11s_21ns_21_4_1_U118/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_11ns_11s_21ns_21_4_1_U118/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_11ns_11s_21ns_21_4_1_U118/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_11ns_11s_21ns_21_4_1_U119/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register w_local_80_2_1_load_1_reg_6142_pp0_iter22_reg_reg is absorbed into DSP mac_muladd_11ns_11s_21ns_21_4_1_U119/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_11s_21ns_21_4_1_U119/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_11ns_11s_21ns_21_4_1_U119/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_11s_21ns_21_4_1_U119/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_11ns_11s_21ns_21_4_1_U119/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_11s_21ns_21_4_1_U119/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_11ns_11s_21ns_21_4_1_U119/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_11s_21ns_21_4_1_U119/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_11ns_11s_21ns_21_4_1_U119/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_11s_21ns_21_4_1_U119/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_11ns_11s_21ns_21_4_1_U119/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_11ns_11s_21ns_21_4_1_U119/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_11ns_11s_21ns_21_4_1_U119/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_11ns_11s_21ns_21_4_1_U119/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_11ns_11s_21ns_21_4_1_U119/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_11ns_11s_21ns_21_4_1_U120/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register w_local_80_2_2_load_1_reg_6147_pp0_iter23_reg_reg is absorbed into DSP mac_muladd_11ns_11s_21ns_21_4_1_U120/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_11s_21ns_21_4_1_U120/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_11ns_11s_21ns_21_4_1_U120/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_11s_21ns_21_4_1_U120/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_11ns_11s_21ns_21_4_1_U120/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_11s_21ns_21_4_1_U120/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_11ns_11s_21ns_21_4_1_U120/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_11s_21ns_21_4_1_U120/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_11ns_11s_21ns_21_4_1_U120/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_11s_21ns_21_4_1_U120/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_11ns_11s_21ns_21_4_1_U120/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_11ns_11s_21ns_21_4_1_U120/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_11ns_11s_21ns_21_4_1_U120/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_11ns_11s_21ns_21_4_1_U120/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_11ns_11s_21ns_21_4_1_U120/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_11ns_10s_21ns_21_4_1_U121/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register w_local_80_2_3_load_1_reg_6152_pp0_iter23_reg_reg is absorbed into DSP mac_muladd_11ns_10s_21ns_21_4_1_U121/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_10s_21ns_21_4_1_U121/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_11ns_10s_21ns_21_4_1_U121/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_10s_21ns_21_4_1_U121/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_11ns_10s_21ns_21_4_1_U121/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_10s_21ns_21_4_1_U121/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_11ns_10s_21ns_21_4_1_U121/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_10s_21ns_21_4_1_U121/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_11ns_10s_21ns_21_4_1_U121/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_10s_21ns_21_4_1_U121/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_11ns_10s_21ns_21_4_1_U121/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_11ns_10s_21ns_21_4_1_U121/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_11ns_10s_21ns_21_4_1_U121/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_11ns_10s_21ns_21_4_1_U121/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_11ns_10s_21ns_21_4_1_U121/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_11ns_10s_21ns_21_4_1_U122/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register w_local_80_2_4_load_1_reg_6157_pp0_iter24_reg_reg is absorbed into DSP mac_muladd_11ns_10s_21ns_21_4_1_U122/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_10s_21ns_21_4_1_U122/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_11ns_10s_21ns_21_4_1_U122/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_10s_21ns_21_4_1_U122/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_11ns_10s_21ns_21_4_1_U122/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_10s_21ns_21_4_1_U122/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_11ns_10s_21ns_21_4_1_U122/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_10s_21ns_21_4_1_U122/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_11ns_10s_21ns_21_4_1_U122/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_10s_21ns_21_4_1_U122/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_11ns_10s_21ns_21_4_1_U122/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_11ns_10s_21ns_21_4_1_U122/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_11ns_10s_21ns_21_4_1_U122/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_11ns_10s_21ns_21_4_1_U122/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_11ns_10s_21ns_21_4_1_U122/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_11ns_11s_21ns_21_4_1_U123/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register w_local_80_3_0_load_1_reg_6162_pp0_iter24_reg_reg is absorbed into DSP mac_muladd_11ns_11s_21ns_21_4_1_U123/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_11s_21ns_21_4_1_U123/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_11ns_11s_21ns_21_4_1_U123/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_11s_21ns_21_4_1_U123/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_11ns_11s_21ns_21_4_1_U123/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_11s_21ns_21_4_1_U123/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_11ns_11s_21ns_21_4_1_U123/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_11s_21ns_21_4_1_U123/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_11ns_11s_21ns_21_4_1_U123/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_11s_21ns_21_4_1_U123/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_11ns_11s_21ns_21_4_1_U123/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_11ns_11s_21ns_21_4_1_U123/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_11ns_11s_21ns_21_4_1_U123/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_11ns_11s_21ns_21_4_1_U123/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_11ns_11s_21ns_21_4_1_U123/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_11ns_11s_21ns_21_4_1_U124/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register w_local_80_3_1_load_1_reg_6167_pp0_iter25_reg_reg is absorbed into DSP mac_muladd_11ns_11s_21ns_21_4_1_U124/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_11s_21ns_21_4_1_U124/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_11ns_11s_21ns_21_4_1_U124/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_11s_21ns_21_4_1_U124/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_11ns_11s_21ns_21_4_1_U124/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_11s_21ns_21_4_1_U124/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_11ns_11s_21ns_21_4_1_U124/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_11s_21ns_21_4_1_U124/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_11ns_11s_21ns_21_4_1_U124/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_11s_21ns_21_4_1_U124/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_11ns_11s_21ns_21_4_1_U124/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_11ns_11s_21ns_21_4_1_U124/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_11ns_11s_21ns_21_4_1_U124/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_11ns_11s_21ns_21_4_1_U124/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_11ns_11s_21ns_21_4_1_U124/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_11ns_10s_21ns_21_4_1_U125/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register w_local_80_3_2_load_1_reg_6172_pp0_iter25_reg_reg is absorbed into DSP mac_muladd_11ns_10s_21ns_21_4_1_U125/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_10s_21ns_21_4_1_U125/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_11ns_10s_21ns_21_4_1_U125/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_10s_21ns_21_4_1_U125/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_11ns_10s_21ns_21_4_1_U125/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_10s_21ns_21_4_1_U125/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_11ns_10s_21ns_21_4_1_U125/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_10s_21ns_21_4_1_U125/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_11ns_10s_21ns_21_4_1_U125/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_10s_21ns_21_4_1_U125/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_11ns_10s_21ns_21_4_1_U125/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_11ns_10s_21ns_21_4_1_U125/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_11ns_10s_21ns_21_4_1_U125/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_11ns_10s_21ns_21_4_1_U125/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_11ns_10s_21ns_21_4_1_U125/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_11ns_10s_21ns_21_4_1_U126/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register w_local_80_3_3_load_1_reg_6177_pp0_iter26_reg_reg is absorbed into DSP mac_muladd_11ns_10s_21ns_21_4_1_U126/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_10s_21ns_21_4_1_U126/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_11ns_10s_21ns_21_4_1_U126/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_10s_21ns_21_4_1_U126/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_11ns_10s_21ns_21_4_1_U126/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_10s_21ns_21_4_1_U126/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_11ns_10s_21ns_21_4_1_U126/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_10s_21ns_21_4_1_U126/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_11ns_10s_21ns_21_4_1_U126/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_10s_21ns_21_4_1_U126/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_11ns_10s_21ns_21_4_1_U126/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_11ns_10s_21ns_21_4_1_U126/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_11ns_10s_21ns_21_4_1_U126/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_11ns_10s_21ns_21_4_1_U126/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_11ns_10s_21ns_21_4_1_U126/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_11ns_11s_21ns_21_4_1_U127/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register w_local_80_3_4_load_1_reg_6182_pp0_iter26_reg_reg is absorbed into DSP mac_muladd_11ns_11s_21ns_21_4_1_U127/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_11s_21ns_21_4_1_U127/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_11ns_11s_21ns_21_4_1_U127/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_11s_21ns_21_4_1_U127/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_11ns_11s_21ns_21_4_1_U127/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_11s_21ns_21_4_1_U127/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_11ns_11s_21ns_21_4_1_U127/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_11s_21ns_21_4_1_U127/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_11ns_11s_21ns_21_4_1_U127/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_11ns_11s_21ns_21_4_1_U127/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_11ns_11s_21ns_21_4_1_U127/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_11ns_11s_21ns_21_4_1_U127/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_11ns_11s_21ns_21_4_1_U127/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_11ns_11s_21ns_21_4_1_U127/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_11ns_11s_21ns_21_4_1_U127/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
INFO: [Synth 8-4471] merging register 'grp_gap_fu_510/grp_gap_Pipeline_VITIS_LOOP_117_1_fu_226/ap_CS_fsm_reg[0:0]' into 'grp_maxpool_fu_436/ap_CS_fsm_reg[0:0]' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/fe02/hdl/vhdl/ecg_cnn_gap_Pipeline_VITIS_LOOP_117_1.vhd:194]
INFO: [Synth 8-5544] ROM "grp_dense_relu_fu_534/sparsemux_33_4_8_1_1_U230/dout_tmp" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "grp_dense_linear_fu_578/sparsemux_33_4_12_1_1_x_U265/dout_tmp" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
DSP Report: Generating DSP grp_dense_relu_fu_534/grp_dense_relu_Pipeline_VITIS_LOOP_148_2_fu_380/mac_muladd_12s_12s_21ns_21_4_1_U203/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register grp_dense_relu_fu_534/grp_dense_relu_Pipeline_VITIS_LOOP_148_2_fu_380/tmp_reg_595_reg is absorbed into DSP grp_dense_relu_fu_534/grp_dense_relu_Pipeline_VITIS_LOOP_148_2_fu_380/mac_muladd_12s_12s_21ns_21_4_1_U203/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_dense_relu_fu_534/grp_dense_relu_Pipeline_VITIS_LOOP_148_2_fu_380/mac_muladd_12s_12s_21ns_21_4_1_U203/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP grp_dense_relu_fu_534/grp_dense_relu_Pipeline_VITIS_LOOP_148_2_fu_380/mac_muladd_12s_12s_21ns_21_4_1_U203/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_dense_relu_fu_534/grp_dense_relu_Pipeline_VITIS_LOOP_148_2_fu_380/mac_muladd_12s_12s_21ns_21_4_1_U203/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP grp_dense_relu_fu_534/grp_dense_relu_Pipeline_VITIS_LOOP_148_2_fu_380/mac_muladd_12s_12s_21ns_21_4_1_U203/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_dense_relu_fu_534/grp_dense_relu_Pipeline_VITIS_LOOP_148_2_fu_380/mac_muladd_12s_12s_21ns_21_4_1_U203/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_dense_relu_fu_534/grp_dense_relu_Pipeline_VITIS_LOOP_148_2_fu_380/mac_muladd_12s_12s_21ns_21_4_1_U203/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_dense_relu_fu_534/grp_dense_relu_Pipeline_VITIS_LOOP_148_2_fu_380/mac_muladd_12s_12s_21ns_21_4_1_U203/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_dense_relu_fu_534/grp_dense_relu_Pipeline_VITIS_LOOP_148_2_fu_380/mac_muladd_12s_12s_21ns_21_4_1_U203/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_dense_relu_fu_534/grp_dense_relu_Pipeline_VITIS_LOOP_148_2_fu_380/mac_muladd_12s_12s_21ns_21_4_1_U203/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP grp_dense_relu_fu_534/grp_dense_relu_Pipeline_VITIS_LOOP_148_2_fu_380/mac_muladd_12s_12s_21ns_21_4_1_U203/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_dense_relu_fu_534/grp_dense_relu_Pipeline_VITIS_LOOP_148_2_fu_380/mac_muladd_12s_12s_21ns_21_4_1_U203/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0_U/p is absorbed into DSP grp_dense_relu_fu_534/grp_dense_relu_Pipeline_VITIS_LOOP_148_2_fu_380/mac_muladd_12s_12s_21ns_21_4_1_U203/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_dense_relu_fu_534/grp_dense_relu_Pipeline_VITIS_LOOP_148_2_fu_380/mac_muladd_12s_12s_21ns_21_4_1_U203/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0_U/m is absorbed into DSP grp_dense_relu_fu_534/grp_dense_relu_Pipeline_VITIS_LOOP_148_2_fu_380/mac_muladd_12s_12s_21ns_21_4_1_U203/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP grp_dense_linear_fu_578/mac_muladd_12s_11ns_21ns_21_4_1_U266/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register grp_dense_linear_fu_578/mac_muladd_12s_11ns_21ns_21_4_1_U266/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_dense_linear_fu_578/mac_muladd_12s_11ns_21ns_21_4_1_U266/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_dense_linear_fu_578/mac_muladd_12s_11ns_21ns_21_4_1_U266/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_dense_linear_fu_578/mac_muladd_12s_11ns_21ns_21_4_1_U266/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_dense_linear_fu_578/mac_muladd_12s_11ns_21ns_21_4_1_U266/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_dense_linear_fu_578/mac_muladd_12s_11ns_21ns_21_4_1_U266/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_dense_linear_fu_578/mac_muladd_12s_11ns_21ns_21_4_1_U266/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP grp_dense_linear_fu_578/mac_muladd_12s_11ns_21ns_21_4_1_U266/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_dense_linear_fu_578/mac_muladd_12s_11ns_21ns_21_4_1_U266/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p is absorbed into DSP grp_dense_linear_fu_578/mac_muladd_12s_11ns_21ns_21_4_1_U266/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_dense_linear_fu_578/mac_muladd_12s_11ns_21ns_21_4_1_U266/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/m is absorbed into DSP grp_dense_linear_fu_578/mac_muladd_12s_11ns_21ns_21_4_1_U266/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP grp_maxpool_fu_436/tmp_cast_reg_554_reg, operation Mode is: ((A:0x334)*B'')'.
DSP Report: register grp_maxpool_fu_436/select_ln57_reg_535_pp0_iter10_reg_reg is absorbed into DSP grp_maxpool_fu_436/tmp_cast_reg_554_reg.
DSP Report: register grp_maxpool_fu_436/select_ln57_reg_535_pp0_iter11_reg_reg is absorbed into DSP grp_maxpool_fu_436/tmp_cast_reg_554_reg.
DSP Report: register grp_maxpool_fu_436/tmp_cast_reg_554_reg is absorbed into DSP grp_maxpool_fu_436/tmp_cast_reg_554_reg.
DSP Report: operator grp_maxpool_fu_436/mul_9ns_11ns_19_1_1_U26/tmp_product is absorbed into DSP grp_maxpool_fu_436/tmp_cast_reg_554_reg.
INFO: [Synth 8-3886] merging instance 'grp_conv1d_relu2_fu_452/empty_reg_5733_reg[0]' (FDE) to 'grp_conv1d_relu2_fu_452/trunc_ln94_reg_5938_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_conv1d_relu2_fu_452/empty_reg_5733_pp0_iter1_reg_reg[0]' (FDE) to 'grp_conv1d_relu2_fu_452/trunc_ln94_reg_5938_pp0_iter1_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_conv1d_relu2_fu_452/empty_reg_5733_pp0_iter2_reg_reg[0]' (FDE) to 'grp_conv1d_relu2_fu_452/trunc_ln94_reg_5938_pp0_iter2_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_conv1d_relu2_fu_452/empty_reg_5733_pp0_iter3_reg_reg[0]' (FDE) to 'grp_conv1d_relu2_fu_452/trunc_ln94_reg_5938_pp0_iter3_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_conv1d_relu2_fu_452/empty_reg_5733_pp0_iter4_reg_reg[0]' (FDE) to 'grp_conv1d_relu2_fu_452/trunc_ln94_reg_5938_pp0_iter4_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_conv1d_relu2_fu_452/empty_reg_5733_pp0_iter5_reg_reg[0]' (FDE) to 'grp_conv1d_relu2_fu_452/trunc_ln94_reg_5938_pp0_iter5_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_conv1d_relu2_fu_452/empty_reg_5733_pp0_iter6_reg_reg[0]' (FDE) to 'grp_conv1d_relu2_fu_452/trunc_ln94_reg_5938_pp0_iter6_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_conv1d_relu2_fu_452/empty_reg_5733_pp0_iter7_reg_reg[0]' (FDE) to 'grp_conv1d_relu2_fu_452/trunc_ln94_reg_5938_pp0_iter7_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_conv1d_relu2_fu_452/empty_reg_5733_reg[1]' (FDE) to 'grp_conv1d_relu2_fu_452/trunc_ln94_reg_5938_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_conv1d_relu2_fu_452/empty_reg_5733_pp0_iter1_reg_reg[1]' (FDE) to 'grp_conv1d_relu2_fu_452/trunc_ln94_reg_5938_pp0_iter1_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_conv1d_relu2_fu_452/empty_reg_5733_pp0_iter2_reg_reg[1]' (FDE) to 'grp_conv1d_relu2_fu_452/trunc_ln94_reg_5938_pp0_iter2_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_conv1d_relu2_fu_452/empty_reg_5733_pp0_iter3_reg_reg[1]' (FDE) to 'grp_conv1d_relu2_fu_452/trunc_ln94_reg_5938_pp0_iter3_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_conv1d_relu2_fu_452/empty_reg_5733_pp0_iter4_reg_reg[1]' (FDE) to 'grp_conv1d_relu2_fu_452/trunc_ln94_reg_5938_pp0_iter4_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_conv1d_relu2_fu_452/empty_reg_5733_pp0_iter5_reg_reg[1]' (FDE) to 'grp_conv1d_relu2_fu_452/trunc_ln94_reg_5938_pp0_iter5_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_conv1d_relu2_fu_452/empty_reg_5733_pp0_iter6_reg_reg[1]' (FDE) to 'grp_conv1d_relu2_fu_452/trunc_ln94_reg_5938_pp0_iter6_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_conv1d_relu2_fu_452/empty_reg_5733_pp0_iter7_reg_reg[1]' (FDE) to 'grp_conv1d_relu2_fu_452/trunc_ln94_reg_5938_pp0_iter7_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_conv1d_relu2_fu_452/empty_reg_5733_reg[2]' (FDE) to 'grp_conv1d_relu2_fu_452/lshr_ln_reg_5942_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_conv1d_relu2_fu_452/empty_reg_5733_pp0_iter1_reg_reg[2]' (FDE) to 'grp_conv1d_relu2_fu_452/lshr_ln_reg_5942_pp0_iter1_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_conv1d_relu2_fu_452/empty_reg_5733_pp0_iter2_reg_reg[2]' (FDE) to 'grp_conv1d_relu2_fu_452/lshr_ln_reg_5942_pp0_iter2_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_conv1d_relu2_fu_452/empty_reg_5733_pp0_iter3_reg_reg[2]' (FDE) to 'grp_conv1d_relu2_fu_452/lshr_ln_reg_5942_pp0_iter3_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_conv1d_relu2_fu_452/empty_reg_5733_pp0_iter4_reg_reg[2]' (FDE) to 'grp_conv1d_relu2_fu_452/lshr_ln_reg_5942_pp0_iter4_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_conv1d_relu2_fu_452/empty_reg_5733_pp0_iter5_reg_reg[2]' (FDE) to 'grp_conv1d_relu2_fu_452/lshr_ln_reg_5942_pp0_iter5_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_conv1d_relu2_fu_452/empty_reg_5733_pp0_iter6_reg_reg[2]' (FDE) to 'grp_conv1d_relu2_fu_452/lshr_ln_reg_5942_pp0_iter6_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_conv1d_relu2_fu_452/empty_reg_5733_pp0_iter7_reg_reg[2]' (FDE) to 'grp_conv1d_relu2_fu_452/lshr_ln_reg_5942_pp0_iter7_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_conv1d_relu2_fu_452/empty_reg_5733_reg[3]' (FDE) to 'grp_conv1d_relu2_fu_452/lshr_ln_reg_5942_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_conv1d_relu2_fu_452/empty_reg_5733_pp0_iter1_reg_reg[3]' (FDE) to 'grp_conv1d_relu2_fu_452/lshr_ln_reg_5942_pp0_iter1_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_conv1d_relu2_fu_452/empty_reg_5733_pp0_iter2_reg_reg[3]' (FDE) to 'grp_conv1d_relu2_fu_452/lshr_ln_reg_5942_pp0_iter2_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_conv1d_relu2_fu_452/empty_reg_5733_pp0_iter3_reg_reg[3]' (FDE) to 'grp_conv1d_relu2_fu_452/lshr_ln_reg_5942_pp0_iter3_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_conv1d_relu2_fu_452/empty_reg_5733_pp0_iter4_reg_reg[3]' (FDE) to 'grp_conv1d_relu2_fu_452/lshr_ln_reg_5942_pp0_iter4_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_conv1d_relu2_fu_452/empty_reg_5733_pp0_iter5_reg_reg[3]' (FDE) to 'grp_conv1d_relu2_fu_452/lshr_ln_reg_5942_pp0_iter5_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_conv1d_relu2_fu_452/empty_reg_5733_pp0_iter6_reg_reg[3]' (FDE) to 'grp_conv1d_relu2_fu_452/lshr_ln_reg_5942_pp0_iter6_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_conv1d_relu2_fu_452/empty_reg_5733_pp0_iter7_reg_reg[3]' (FDE) to 'grp_conv1d_relu2_fu_452/lshr_ln_reg_5942_pp0_iter7_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_conv1d_relu2_fu_452/w_local_80_1_3_load_reg_6027_reg[9]' (FDE) to 'grp_conv1d_relu2_fu_452/w_local_80_1_3_load_reg_6027_reg[10]'
INFO: [Synth 8-3886] merging instance 'grp_conv1d_relu2_fu_452/w_local_80_1_3_load_reg_6027_pp0_iter2_reg_reg[9]' (FDE) to 'grp_conv1d_relu2_fu_452/w_local_80_1_3_load_reg_6027_pp0_iter2_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'grp_conv1d_relu2_fu_452/w_local_80_1_3_load_reg_6027_pp0_iter3_reg_reg[9]' (FDE) to 'grp_conv1d_relu2_fu_452/w_local_80_1_3_load_reg_6027_pp0_iter3_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'grp_conv1d_relu2_fu_452/w_local_80_1_3_load_reg_6027_pp0_iter4_reg_reg[9]' (FDE) to 'grp_conv1d_relu2_fu_452/w_local_80_1_3_load_reg_6027_pp0_iter4_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'grp_conv1d_relu2_fu_452/w_local_80_1_3_load_reg_6027_pp0_iter5_reg_reg[9]' (FDE) to 'grp_conv1d_relu2_fu_452/w_local_80_1_3_load_reg_6027_pp0_iter5_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'grp_conv1d_relu2_fu_452/w_local_80_1_3_load_reg_6027_pp0_iter6_reg_reg[9]' (FDE) to 'grp_conv1d_relu2_fu_452/w_local_80_1_3_load_reg_6027_pp0_iter6_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'grp_conv1d_relu2_fu_452/w_local_80_1_3_load_reg_6027_pp0_iter7_reg_reg[9]' (FDE) to 'grp_conv1d_relu2_fu_452/w_local_80_1_3_load_reg_6027_pp0_iter7_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'grp_conv1d_relu2_fu_452/w_local_80_1_3_load_reg_6027_pp0_iter8_reg_reg[9]' (FDE) to 'grp_conv1d_relu2_fu_452/w_local_80_1_3_load_reg_6027_pp0_iter8_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'grp_conv1d_relu2_fu_452/w_local_80_1_3_load_reg_6027_pp0_iter9_reg_reg[9]' (FDE) to 'grp_conv1d_relu2_fu_452/w_local_80_1_3_load_reg_6027_pp0_iter9_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'grp_conv1d_relu2_fu_452/w_local_80_1_3_load_reg_6027_pp0_iter10_reg_reg[9]' (FDE) to 'grp_conv1d_relu2_fu_452/w_local_80_1_3_load_reg_6027_pp0_iter10_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'grp_conv1d_relu2_fu_452/w_local_80_3_0_load_reg_6062_reg[8]' (FDE) to 'grp_conv1d_relu2_fu_452/w_local_80_3_0_load_reg_6062_reg[10]'
INFO: [Synth 8-3886] merging instance 'grp_conv1d_relu2_fu_452/w_local_80_3_0_load_reg_6062_pp0_iter2_reg_reg[8]' (FDE) to 'grp_conv1d_relu2_fu_452/w_local_80_3_0_load_reg_6062_pp0_iter2_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'grp_conv1d_relu2_fu_452/w_local_80_3_0_load_reg_6062_pp0_iter3_reg_reg[8]' (FDE) to 'grp_conv1d_relu2_fu_452/w_local_80_3_0_load_reg_6062_pp0_iter3_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'grp_conv1d_relu2_fu_452/w_local_80_3_0_load_reg_6062_pp0_iter4_reg_reg[8]' (FDE) to 'grp_conv1d_relu2_fu_452/w_local_80_3_0_load_reg_6062_pp0_iter4_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'grp_conv1d_relu2_fu_452/w_local_80_3_0_load_reg_6062_pp0_iter5_reg_reg[8]' (FDE) to 'grp_conv1d_relu2_fu_452/w_local_80_3_0_load_reg_6062_pp0_iter5_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'grp_conv1d_relu2_fu_452/w_local_80_3_0_load_reg_6062_pp0_iter6_reg_reg[8]' (FDE) to 'grp_conv1d_relu2_fu_452/w_local_80_3_0_load_reg_6062_pp0_iter6_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'grp_conv1d_relu2_fu_452/w_local_80_3_0_load_reg_6062_pp0_iter7_reg_reg[8]' (FDE) to 'grp_conv1d_relu2_fu_452/w_local_80_3_0_load_reg_6062_pp0_iter7_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'grp_conv1d_relu2_fu_452/w_local_80_3_0_load_reg_6062_pp0_iter8_reg_reg[8]' (FDE) to 'grp_conv1d_relu2_fu_452/w_local_80_3_0_load_reg_6062_pp0_iter8_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'grp_conv1d_relu2_fu_452/w_local_80_3_0_load_reg_6062_pp0_iter9_reg_reg[8]' (FDE) to 'grp_conv1d_relu2_fu_452/w_local_80_3_0_load_reg_6062_pp0_iter9_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'grp_conv1d_relu2_fu_452/w_local_80_3_0_load_reg_6062_pp0_iter10_reg_reg[8]' (FDE) to 'grp_conv1d_relu2_fu_452/w_local_80_3_0_load_reg_6062_pp0_iter10_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'grp_conv1d_relu2_fu_452/w_local_80_3_0_load_reg_6062_pp0_iter11_reg_reg[8]' (FDE) to 'grp_conv1d_relu2_fu_452/w_local_80_3_0_load_reg_6062_pp0_iter11_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'grp_conv1d_relu2_fu_452/w_local_80_3_0_load_reg_6062_pp0_iter12_reg_reg[8]' (FDE) to 'grp_conv1d_relu2_fu_452/w_local_80_3_0_load_reg_6062_pp0_iter12_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'grp_conv1d_relu2_fu_452/w_local_80_3_0_load_reg_6062_pp0_iter13_reg_reg[8]' (FDE) to 'grp_conv1d_relu2_fu_452/w_local_80_3_0_load_reg_6062_pp0_iter13_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'grp_maxpool_fu_436/urem_9ns_4ns_3_13_1_U25/divisor0_reg[0]' (FD) to 'grp_maxpool_fu_436/urem_9ns_4ns_3_13_1_U25/divisor0_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_maxpool_fu_436/urem_9ns_4ns_3_13_1_U25/ecg_cnn_urem_9ns_4ns_3_13_1_divider_u/divisor_tmp_reg[0][0]' (FD) to 'grp_maxpool_fu_436/urem_9ns_4ns_3_13_1_U25/ecg_cnn_urem_9ns_4ns_3_13_1_divider_u/divisor_tmp_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'grp_maxpool_fu_436/urem_9ns_4ns_3_13_1_U25/ecg_cnn_urem_9ns_4ns_3_13_1_divider_u/run_proc[0].divisor_tmp_reg[1][0]' (FD) to 'grp_maxpool_fu_436/urem_9ns_4ns_3_13_1_U25/ecg_cnn_urem_9ns_4ns_3_13_1_divider_u/run_proc[0].divisor_tmp_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'grp_maxpool_fu_436/urem_9ns_4ns_3_13_1_U25/ecg_cnn_urem_9ns_4ns_3_13_1_divider_u/run_proc[1].divisor_tmp_reg[2][0]' (FD) to 'grp_maxpool_fu_436/urem_9ns_4ns_3_13_1_U25/ecg_cnn_urem_9ns_4ns_3_13_1_divider_u/run_proc[1].divisor_tmp_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'grp_maxpool_fu_436/urem_9ns_4ns_3_13_1_U25/ecg_cnn_urem_9ns_4ns_3_13_1_divider_u/run_proc[2].divisor_tmp_reg[3][0]' (FD) to 'grp_maxpool_fu_436/urem_9ns_4ns_3_13_1_U25/ecg_cnn_urem_9ns_4ns_3_13_1_divider_u/run_proc[2].divisor_tmp_reg[3][2]'
INFO: [Synth 8-3886] merging instance 'grp_maxpool_fu_436/urem_9ns_4ns_3_13_1_U25/ecg_cnn_urem_9ns_4ns_3_13_1_divider_u/run_proc[3].divisor_tmp_reg[4][0]' (FD) to 'grp_maxpool_fu_436/urem_9ns_4ns_3_13_1_U25/ecg_cnn_urem_9ns_4ns_3_13_1_divider_u/run_proc[3].divisor_tmp_reg[4][2]'
INFO: [Synth 8-3886] merging instance 'grp_maxpool_fu_436/urem_9ns_4ns_3_13_1_U25/ecg_cnn_urem_9ns_4ns_3_13_1_divider_u/run_proc[4].divisor_tmp_reg[5][0]' (FD) to 'grp_maxpool_fu_436/urem_9ns_4ns_3_13_1_U25/ecg_cnn_urem_9ns_4ns_3_13_1_divider_u/run_proc[4].divisor_tmp_reg[5][2]'
INFO: [Synth 8-3886] merging instance 'grp_maxpool_fu_436/urem_9ns_4ns_3_13_1_U25/ecg_cnn_urem_9ns_4ns_3_13_1_divider_u/run_proc[5].divisor_tmp_reg[6][0]' (FD) to 'grp_maxpool_fu_436/urem_9ns_4ns_3_13_1_U25/ecg_cnn_urem_9ns_4ns_3_13_1_divider_u/run_proc[5].divisor_tmp_reg[6][2]'
INFO: [Synth 8-3886] merging instance 'grp_maxpool_fu_436/urem_9ns_4ns_3_13_1_U25/ecg_cnn_urem_9ns_4ns_3_13_1_divider_u/run_proc[6].divisor_tmp_reg[7][0]' (FD) to 'grp_maxpool_fu_436/urem_9ns_4ns_3_13_1_U25/ecg_cnn_urem_9ns_4ns_3_13_1_divider_u/run_proc[6].divisor_tmp_reg[7][2]'
INFO: [Synth 8-3886] merging instance 'grp_maxpool_fu_436/urem_9ns_4ns_3_13_1_U25/ecg_cnn_urem_9ns_4ns_3_13_1_divider_u/run_proc[7].divisor_tmp_reg[8][0]' (FD) to 'grp_maxpool_fu_436/urem_9ns_4ns_3_13_1_U25/ecg_cnn_urem_9ns_4ns_3_13_1_divider_u/run_proc[7].divisor_tmp_reg[8][2]'
INFO: [Synth 8-3886] merging instance 'grp_maxpool_fu_436/urem_9ns_4ns_3_13_1_U25/divisor0_reg[1]' (FD) to 'grp_maxpool_fu_436/urem_9ns_4ns_3_13_1_U25/divisor0_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_maxpool_fu_436/urem_9ns_4ns_3_13_1_U25/ecg_cnn_urem_9ns_4ns_3_13_1_divider_u/divisor_tmp_reg[0][1]' (FD) to 'grp_maxpool_fu_436/urem_9ns_4ns_3_13_1_U25/ecg_cnn_urem_9ns_4ns_3_13_1_divider_u/divisor_tmp_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'grp_maxpool_fu_436/urem_9ns_4ns_3_13_1_U25/ecg_cnn_urem_9ns_4ns_3_13_1_divider_u/run_proc[0].divisor_tmp_reg[1][1]' (FD) to 'grp_maxpool_fu_436/urem_9ns_4ns_3_13_1_U25/ecg_cnn_urem_9ns_4ns_3_13_1_divider_u/run_proc[0].divisor_tmp_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'grp_maxpool_fu_436/urem_9ns_4ns_3_13_1_U25/ecg_cnn_urem_9ns_4ns_3_13_1_divider_u/run_proc[1].divisor_tmp_reg[2][1]' (FD) to 'grp_maxpool_fu_436/urem_9ns_4ns_3_13_1_U25/ecg_cnn_urem_9ns_4ns_3_13_1_divider_u/run_proc[1].divisor_tmp_reg[2][3]'
INFO: [Synth 8-3886] merging instance 'grp_maxpool_fu_436/urem_9ns_4ns_3_13_1_U25/ecg_cnn_urem_9ns_4ns_3_13_1_divider_u/run_proc[2].divisor_tmp_reg[3][1]' (FD) to 'grp_maxpool_fu_436/urem_9ns_4ns_3_13_1_U25/ecg_cnn_urem_9ns_4ns_3_13_1_divider_u/run_proc[2].divisor_tmp_reg[3][3]'
INFO: [Synth 8-3886] merging instance 'grp_maxpool_fu_436/urem_9ns_4ns_3_13_1_U25/ecg_cnn_urem_9ns_4ns_3_13_1_divider_u/run_proc[3].divisor_tmp_reg[4][1]' (FD) to 'grp_maxpool_fu_436/urem_9ns_4ns_3_13_1_U25/ecg_cnn_urem_9ns_4ns_3_13_1_divider_u/run_proc[3].divisor_tmp_reg[4][3]'
INFO: [Synth 8-3886] merging instance 'grp_maxpool_fu_436/urem_9ns_4ns_3_13_1_U25/ecg_cnn_urem_9ns_4ns_3_13_1_divider_u/run_proc[4].divisor_tmp_reg[5][1]' (FD) to 'grp_maxpool_fu_436/urem_9ns_4ns_3_13_1_U25/ecg_cnn_urem_9ns_4ns_3_13_1_divider_u/run_proc[4].divisor_tmp_reg[5][3]'
INFO: [Synth 8-3886] merging instance 'grp_maxpool_fu_436/urem_9ns_4ns_3_13_1_U25/ecg_cnn_urem_9ns_4ns_3_13_1_divider_u/run_proc[5].divisor_tmp_reg[6][1]' (FD) to 'grp_maxpool_fu_436/urem_9ns_4ns_3_13_1_U25/ecg_cnn_urem_9ns_4ns_3_13_1_divider_u/run_proc[5].divisor_tmp_reg[6][3]'
INFO: [Synth 8-3886] merging instance 'grp_maxpool_fu_436/urem_9ns_4ns_3_13_1_U25/ecg_cnn_urem_9ns_4ns_3_13_1_divider_u/run_proc[6].divisor_tmp_reg[7][1]' (FD) to 'grp_maxpool_fu_436/urem_9ns_4ns_3_13_1_U25/ecg_cnn_urem_9ns_4ns_3_13_1_divider_u/run_proc[6].divisor_tmp_reg[7][3]'
INFO: [Synth 8-3886] merging instance 'grp_maxpool_fu_436/urem_9ns_4ns_3_13_1_U25/ecg_cnn_urem_9ns_4ns_3_13_1_divider_u/run_proc[7].divisor_tmp_reg[8][1]' (FD) to 'grp_maxpool_fu_436/urem_9ns_4ns_3_13_1_U25/ecg_cnn_urem_9ns_4ns_3_13_1_divider_u/run_proc[7].divisor_tmp_reg[8][3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\grp_maxpool_fu_436/urem_9ns_4ns_3_13_1_U25/divisor0_reg[2] )
INFO: [Synth 8-3886] merging instance 'grp_maxpool_fu_436/urem_9ns_4ns_3_13_1_U25/ecg_cnn_urem_9ns_4ns_3_13_1_divider_u/divisor_tmp_reg[0][2]' (FD) to 'grp_maxpool_fu_436/urem_9ns_4ns_3_13_1_U25/divisor0_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_maxpool_fu_436/urem_9ns_4ns_3_13_1_U25/divisor0_reg[3] )
INFO: [Synth 8-3886] merging instance 'grp_maxpool_fu_436/urem_9ns_4ns_3_13_1_U25/ecg_cnn_urem_9ns_4ns_3_13_1_divider_u/divisor_tmp_reg[0][3]' (FD) to 'grp_maxpool_fu_436/urem_9ns_4ns_3_13_1_U25/divisor0_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_conv1d_relu2_fu_452/urem_9ns_4ns_3_13_1_U42/divisor0_reg[0]' (FDE) to 'grp_conv1d_relu2_fu_452/urem_9ns_4ns_3_13_1_U42/divisor0_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_conv1d_relu2_fu_452/urem_9ns_4ns_3_13_1_U42/ecg_cnn_urem_9ns_4ns_3_13_1_divider_u/divisor_tmp_reg[0][0]' (FDE) to 'grp_conv1d_relu2_fu_452/urem_9ns_4ns_3_13_1_U42/ecg_cnn_urem_9ns_4ns_3_13_1_divider_u/divisor_tmp_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'grp_conv1d_relu2_fu_452/urem_9ns_4ns_3_13_1_U42/ecg_cnn_urem_9ns_4ns_3_13_1_divider_u/run_proc[0].divisor_tmp_reg[1][0]' (FDE) to 'grp_conv1d_relu2_fu_452/urem_9ns_4ns_3_13_1_U42/ecg_cnn_urem_9ns_4ns_3_13_1_divider_u/run_proc[0].divisor_tmp_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'grp_conv1d_relu2_fu_452/urem_9ns_4ns_3_13_1_U42/ecg_cnn_urem_9ns_4ns_3_13_1_divider_u/run_proc[1].divisor_tmp_reg[2][0]' (FDE) to 'grp_conv1d_relu2_fu_452/urem_9ns_4ns_3_13_1_U42/ecg_cnn_urem_9ns_4ns_3_13_1_divider_u/run_proc[1].divisor_tmp_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'grp_conv1d_relu2_fu_452/urem_9ns_4ns_3_13_1_U42/ecg_cnn_urem_9ns_4ns_3_13_1_divider_u/run_proc[2].divisor_tmp_reg[3][0]' (FDE) to 'grp_conv1d_relu2_fu_452/urem_9ns_4ns_3_13_1_U42/ecg_cnn_urem_9ns_4ns_3_13_1_divider_u/run_proc[2].divisor_tmp_reg[3][2]'
INFO: [Synth 8-3886] merging instance 'grp_conv1d_relu2_fu_452/urem_9ns_4ns_3_13_1_U42/ecg_cnn_urem_9ns_4ns_3_13_1_divider_u/run_proc[3].divisor_tmp_reg[4][0]' (FDE) to 'grp_conv1d_relu2_fu_452/urem_9ns_4ns_3_13_1_U42/ecg_cnn_urem_9ns_4ns_3_13_1_divider_u/run_proc[3].divisor_tmp_reg[4][2]'
INFO: [Synth 8-3886] merging instance 'grp_conv1d_relu2_fu_452/urem_9ns_4ns_3_13_1_U42/ecg_cnn_urem_9ns_4ns_3_13_1_divider_u/run_proc[4].divisor_tmp_reg[5][0]' (FDE) to 'grp_conv1d_relu2_fu_452/urem_9ns_4ns_3_13_1_U42/ecg_cnn_urem_9ns_4ns_3_13_1_divider_u/run_proc[4].divisor_tmp_reg[5][2]'
INFO: [Synth 8-3886] merging instance 'grp_conv1d_relu2_fu_452/urem_9ns_4ns_3_13_1_U42/ecg_cnn_urem_9ns_4ns_3_13_1_divider_u/run_proc[5].divisor_tmp_reg[6][0]' (FDE) to 'grp_conv1d_relu2_fu_452/urem_9ns_4ns_3_13_1_U42/ecg_cnn_urem_9ns_4ns_3_13_1_divider_u/run_proc[5].divisor_tmp_reg[6][2]'
INFO: [Synth 8-3886] merging instance 'grp_conv1d_relu2_fu_452/urem_9ns_4ns_3_13_1_U42/ecg_cnn_urem_9ns_4ns_3_13_1_divider_u/run_proc[6].divisor_tmp_reg[7][0]' (FDE) to 'grp_conv1d_relu2_fu_452/urem_9ns_4ns_3_13_1_U42/ecg_cnn_urem_9ns_4ns_3_13_1_divider_u/run_proc[6].divisor_tmp_reg[7][2]'
INFO: [Synth 8-3886] merging instance 'grp_conv1d_relu2_fu_452/urem_9ns_4ns_3_13_1_U42/ecg_cnn_urem_9ns_4ns_3_13_1_divider_u/run_proc[7].divisor_tmp_reg[8][0]' (FDE) to 'grp_conv1d_relu2_fu_452/urem_9ns_4ns_3_13_1_U42/ecg_cnn_urem_9ns_4ns_3_13_1_divider_u/run_proc[7].divisor_tmp_reg[8][2]'
INFO: [Synth 8-3886] merging instance 'grp_conv1d_relu2_fu_452/urem_9ns_4ns_3_13_1_U42/divisor0_reg[1]' (FDE) to 'grp_conv1d_relu2_fu_452/urem_9ns_4ns_3_13_1_U42/divisor0_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_conv1d_relu2_fu_452/urem_9ns_4ns_3_13_1_U42/ecg_cnn_urem_9ns_4ns_3_13_1_divider_u/divisor_tmp_reg[0][1]' (FDE) to 'grp_conv1d_relu2_fu_452/urem_9ns_4ns_3_13_1_U42/ecg_cnn_urem_9ns_4ns_3_13_1_divider_u/divisor_tmp_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'grp_conv1d_relu2_fu_452/urem_9ns_4ns_3_13_1_U42/ecg_cnn_urem_9ns_4ns_3_13_1_divider_u/run_proc[0].divisor_tmp_reg[1][1]' (FDE) to 'grp_conv1d_relu2_fu_452/urem_9ns_4ns_3_13_1_U42/ecg_cnn_urem_9ns_4ns_3_13_1_divider_u/run_proc[0].divisor_tmp_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'grp_conv1d_relu2_fu_452/urem_9ns_4ns_3_13_1_U42/ecg_cnn_urem_9ns_4ns_3_13_1_divider_u/run_proc[1].divisor_tmp_reg[2][1]' (FDE) to 'grp_conv1d_relu2_fu_452/urem_9ns_4ns_3_13_1_U42/ecg_cnn_urem_9ns_4ns_3_13_1_divider_u/run_proc[1].divisor_tmp_reg[2][3]'
INFO: [Synth 8-3886] merging instance 'grp_conv1d_relu2_fu_452/urem_9ns_4ns_3_13_1_U42/ecg_cnn_urem_9ns_4ns_3_13_1_divider_u/run_proc[2].divisor_tmp_reg[3][1]' (FDE) to 'grp_conv1d_relu2_fu_452/urem_9ns_4ns_3_13_1_U42/ecg_cnn_urem_9ns_4ns_3_13_1_divider_u/run_proc[2].divisor_tmp_reg[3][3]'
INFO: [Synth 8-3886] merging instance 'grp_conv1d_relu2_fu_452/urem_9ns_4ns_3_13_1_U42/ecg_cnn_urem_9ns_4ns_3_13_1_divider_u/run_proc[3].divisor_tmp_reg[4][1]' (FDE) to 'grp_conv1d_relu2_fu_452/urem_9ns_4ns_3_13_1_U42/ecg_cnn_urem_9ns_4ns_3_13_1_divider_u/run_proc[3].divisor_tmp_reg[4][3]'
INFO: [Synth 8-3886] merging instance 'grp_conv1d_relu2_fu_452/urem_9ns_4ns_3_13_1_U42/ecg_cnn_urem_9ns_4ns_3_13_1_divider_u/run_proc[4].divisor_tmp_reg[5][1]' (FDE) to 'grp_conv1d_relu2_fu_452/urem_9ns_4ns_3_13_1_U42/ecg_cnn_urem_9ns_4ns_3_13_1_divider_u/run_proc[4].divisor_tmp_reg[5][3]'
INFO: [Synth 8-3886] merging instance 'grp_conv1d_relu2_fu_452/urem_9ns_4ns_3_13_1_U42/ecg_cnn_urem_9ns_4ns_3_13_1_divider_u/run_proc[5].divisor_tmp_reg[6][1]' (FDE) to 'grp_conv1d_relu2_fu_452/urem_9ns_4ns_3_13_1_U42/ecg_cnn_urem_9ns_4ns_3_13_1_divider_u/run_proc[5].divisor_tmp_reg[6][3]'
INFO: [Synth 8-3886] merging instance 'grp_conv1d_relu2_fu_452/urem_9ns_4ns_3_13_1_U42/ecg_cnn_urem_9ns_4ns_3_13_1_divider_u/run_proc[6].divisor_tmp_reg[7][1]' (FDE) to 'grp_conv1d_relu2_fu_452/urem_9ns_4ns_3_13_1_U42/ecg_cnn_urem_9ns_4ns_3_13_1_divider_u/run_proc[6].divisor_tmp_reg[7][3]'
INFO: [Synth 8-3886] merging instance 'grp_conv1d_relu2_fu_452/urem_9ns_4ns_3_13_1_U42/ecg_cnn_urem_9ns_4ns_3_13_1_divider_u/run_proc[7].divisor_tmp_reg[8][1]' (FDE) to 'grp_conv1d_relu2_fu_452/urem_9ns_4ns_3_13_1_U42/ecg_cnn_urem_9ns_4ns_3_13_1_divider_u/run_proc[7].divisor_tmp_reg[8][3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_conv1d_relu2_fu_452/urem_9ns_4ns_3_13_1_U42/\divisor0_reg[2] )
INFO: [Synth 8-3886] merging instance 'grp_conv1d_relu2_fu_452/urem_9ns_4ns_3_13_1_U42/ecg_cnn_urem_9ns_4ns_3_13_1_divider_u/divisor_tmp_reg[0][2]' (FDE) to 'grp_conv1d_relu2_fu_452/urem_9ns_4ns_3_13_1_U42/divisor0_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv1d_relu2_fu_452/urem_9ns_4ns_3_13_1_U42/\divisor0_reg[3] )
INFO: [Synth 8-3886] merging instance 'grp_conv1d_relu2_fu_452/urem_9ns_4ns_3_13_1_U42/ecg_cnn_urem_9ns_4ns_3_13_1_divider_u/divisor_tmp_reg[0][3]' (FDE) to 'grp_conv1d_relu2_fu_452/urem_9ns_4ns_3_13_1_U42/divisor0_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_conv1d_relu2_fu_452/w_local_80_1_3_load_1_reg_6127_reg[9]' (FDE) to 'grp_conv1d_relu2_fu_452/w_local_80_1_3_load_1_reg_6127_reg[10]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_maxpool_fu_436/urem_9ns_4ns_3_13_1_U25/ecg_cnn_urem_9ns_4ns_3_13_1_divider_u/remd_tmp_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv1d_relu2_fu_452/urem_9ns_4ns_3_13_1_U42/\ecg_cnn_urem_9ns_4ns_3_13_1_divider_u/remd_tmp_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_dense_relu_fu_534/grp_dense_relu_Pipeline_VITIS_LOOP_148_2_fu_380/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_gap_fu_510/grp_gap_Pipeline_VITIS_LOOP_117_1_fu_226/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\grp_maxpool_fu_436/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_dense_linear_fu_578/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv1d_relu2_fu_452/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_maxpool_fu_436/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\grp_maxpool_fu_436/urem_9ns_4ns_3_13_1_U25/divisor0_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_conv1d_relu2_fu_452/urem_9ns_4ns_3_13_1_U42/\divisor0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_maxpool_fu_436/urem_9ns_4ns_3_13_1_U25/ecg_cnn_urem_9ns_4ns_3_13_1_divider_u/run_proc[0].remd_tmp_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv1d_relu2_fu_452/urem_9ns_4ns_3_13_1_U42/\ecg_cnn_urem_9ns_4ns_3_13_1_divider_u/run_proc[0].remd_tmp_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\grp_maxpool_fu_436/urem_9ns_4ns_3_13_1_U25/divisor0_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_conv1d_relu2_fu_452/urem_9ns_4ns_3_13_1_U42/\divisor0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_maxpool_fu_436/urem_9ns_4ns_3_13_1_U25/ecg_cnn_urem_9ns_4ns_3_13_1_divider_u/run_proc[1].remd_tmp_reg[2][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv1d_relu2_fu_452/urem_9ns_4ns_3_13_1_U42/\ecg_cnn_urem_9ns_4ns_3_13_1_divider_u/run_proc[1].remd_tmp_reg[2][7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\grp_maxpool_fu_436/urem_9ns_4ns_3_13_1_U25/divisor0_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_conv1d_relu2_fu_452/urem_9ns_4ns_3_13_1_U42/\divisor0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_maxpool_fu_436/urem_9ns_4ns_3_13_1_U25/ecg_cnn_urem_9ns_4ns_3_13_1_divider_u/run_proc[2].remd_tmp_reg[3][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv1d_relu2_fu_452/urem_9ns_4ns_3_13_1_U42/\ecg_cnn_urem_9ns_4ns_3_13_1_divider_u/run_proc[2].remd_tmp_reg[3][7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\grp_maxpool_fu_436/urem_9ns_4ns_3_13_1_U25/divisor0_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_conv1d_relu2_fu_452/urem_9ns_4ns_3_13_1_U42/\divisor0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_maxpool_fu_436/urem_9ns_4ns_3_13_1_U25/ecg_cnn_urem_9ns_4ns_3_13_1_divider_u/run_proc[3].remd_tmp_reg[4][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv1d_relu2_fu_452/urem_9ns_4ns_3_13_1_U42/\ecg_cnn_urem_9ns_4ns_3_13_1_divider_u/run_proc[3].remd_tmp_reg[4][7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\grp_maxpool_fu_436/urem_9ns_4ns_3_13_1_U25/divisor0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_maxpool_fu_436/urem_9ns_4ns_3_13_1_U25/ecg_cnn_urem_9ns_4ns_3_13_1_divider_u/run_proc[3].remd_tmp_reg[4][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_conv1d_relu2_fu_452/urem_9ns_4ns_3_13_1_U42/\divisor0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv1d_relu2_fu_452/urem_9ns_4ns_3_13_1_U42/\ecg_cnn_urem_9ns_4ns_3_13_1_divider_u/run_proc[3].remd_tmp_reg[4][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\grp_maxpool_fu_436/urem_9ns_4ns_3_13_1_U25/divisor0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_maxpool_fu_436/urem_9ns_4ns_3_13_1_U25/ecg_cnn_urem_9ns_4ns_3_13_1_divider_u/run_proc[4].remd_tmp_reg[5][7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_conv1d_relu2_fu_452/urem_9ns_4ns_3_13_1_U42/\divisor0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv1d_relu2_fu_452/urem_9ns_4ns_3_13_1_U42/\ecg_cnn_urem_9ns_4ns_3_13_1_divider_u/run_proc[4].remd_tmp_reg[5][7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\grp_maxpool_fu_436/urem_9ns_4ns_3_13_1_U25/divisor0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_maxpool_fu_436/urem_9ns_4ns_3_13_1_U25/ecg_cnn_urem_9ns_4ns_3_13_1_divider_u/run_proc[5].remd_tmp_reg[6][7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_conv1d_relu2_fu_452/urem_9ns_4ns_3_13_1_U42/\divisor0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv1d_relu2_fu_452/urem_9ns_4ns_3_13_1_U42/\ecg_cnn_urem_9ns_4ns_3_13_1_divider_u/run_proc[5].remd_tmp_reg[6][7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\grp_maxpool_fu_436/urem_9ns_4ns_3_13_1_U25/divisor0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_maxpool_fu_436/urem_9ns_4ns_3_13_1_U25/ecg_cnn_urem_9ns_4ns_3_13_1_divider_u/run_proc[6].remd_tmp_reg[7][7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_conv1d_relu2_fu_452/urem_9ns_4ns_3_13_1_U42/\divisor0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv1d_relu2_fu_452/urem_9ns_4ns_3_13_1_U42/\ecg_cnn_urem_9ns_4ns_3_13_1_divider_u/run_proc[6].remd_tmp_reg[7][7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\grp_maxpool_fu_436/urem_9ns_4ns_3_13_1_U25/divisor0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_maxpool_fu_436/urem_9ns_4ns_3_13_1_U25/ecg_cnn_urem_9ns_4ns_3_13_1_divider_u/run_proc[7].divisor_tmp_reg[8][3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_conv1d_relu2_fu_452/urem_9ns_4ns_3_13_1_U42/\divisor0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv1d_relu2_fu_452/urem_9ns_4ns_3_13_1_U42/\ecg_cnn_urem_9ns_4ns_3_13_1_divider_u/run_proc[7].divisor_tmp_reg[8][3] )
WARNING: [Synth 8-3936] Found unconnected internal register 'ecg_cnn_sdiv_20ns_13s_20_24_seq_1_divseq_u/remd_tmp_reg' and it is trimmed from '20' to '19' bits. [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/fe02/hdl/vhdl/ecg_cnn_sparsemux_9_2_11_1_1.vhd:94]
WARNING: [Synth 8-3936] Found unconnected internal register 'bus_write/wreq_throttl/rs_req/data_p1_reg' and it is trimmed from '73' to '72' bits. [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/fe02/hdl/vhdl/ecg_cnn_sdiv_20ns_13s_20_24_seq_1.vhd:3220]
WARNING: [Synth 8-3936] Found unconnected internal register 'bus_write/wreq_throttl/rs_req/data_p2_reg' and it is trimmed from '73' to '72' bits. [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/fe02/hdl/vhdl/ecg_cnn_sdiv_20ns_13s_20_24_seq_1.vhd:3236]
DSP Report: Generating DSP mul_25ns_18ns_43_1_0_U286/tmp_product, operation Mode is: A''*B''.
DSP Report: register mul_25ns_18ns_43_1_0_U286/tmp_product is absorbed into DSP mul_25ns_18ns_43_1_0_U286/tmp_product.
DSP Report: register mul_25ns_18ns_43_1_0_U286/tmp_product is absorbed into DSP mul_25ns_18ns_43_1_0_U286/tmp_product.
DSP Report: register mul_25ns_18ns_43_1_0_U286/tmp_product is absorbed into DSP mul_25ns_18ns_43_1_0_U286/tmp_product.
DSP Report: register mul_25ns_18ns_43_1_0_U286/tmp_product is absorbed into DSP mul_25ns_18ns_43_1_0_U286/tmp_product.
DSP Report: operator mul_25ns_18ns_43_1_0_U286/tmp_product is absorbed into DSP mul_25ns_18ns_43_1_0_U286/tmp_product.
DSP Report: operator mul_25ns_18ns_43_1_0_U286/tmp_product is absorbed into DSP mul_25ns_18ns_43_1_0_U286/tmp_product.
DSP Report: Generating DSP mul_25ns_18ns_43_1_0_U286/tmp_product, operation Mode is: (PCIN>>17)+A''*B''.
DSP Report: register exp_x_msb_2_m_1_table_U/q0_reg is absorbed into DSP mul_25ns_18ns_43_1_0_U286/tmp_product.
DSP Report: register exp_x_msb_2_m_1_reg_449_reg is absorbed into DSP mul_25ns_18ns_43_1_0_U286/tmp_product.
DSP Report: register mul_25ns_18ns_43_1_0_U286/tmp_product is absorbed into DSP mul_25ns_18ns_43_1_0_U286/tmp_product.
DSP Report: register mul_25ns_18ns_43_1_0_U286/tmp_product is absorbed into DSP mul_25ns_18ns_43_1_0_U286/tmp_product.
DSP Report: operator mul_25ns_18ns_43_1_0_U286/tmp_product is absorbed into DSP mul_25ns_18ns_43_1_0_U286/tmp_product.
DSP Report: operator mul_25ns_18ns_43_1_0_U286/tmp_product is absorbed into DSP mul_25ns_18ns_43_1_0_U286/tmp_product.
DSP Report: Generating DSP mul_25ns_25ns_50_1_0_U285/tmp_product, operation Mode is: A''*B2.
DSP Report: register exp_x_msb_2_lsb_m_1_reg_465_reg is absorbed into DSP mul_25ns_25ns_50_1_0_U285/tmp_product.
DSP Report: register mul_25ns_25ns_50_1_0_U285/tmp_product is absorbed into DSP mul_25ns_25ns_50_1_0_U285/tmp_product.
DSP Report: register mul_25ns_25ns_50_1_0_U285/tmp_product is absorbed into DSP mul_25ns_25ns_50_1_0_U285/tmp_product.
DSP Report: operator mul_25ns_25ns_50_1_0_U285/tmp_product is absorbed into DSP mul_25ns_25ns_50_1_0_U285/tmp_product.
DSP Report: operator mul_25ns_25ns_50_1_0_U285/tmp_product is absorbed into DSP mul_25ns_25ns_50_1_0_U285/tmp_product.
DSP Report: Generating DSP mul_25ns_25ns_50_1_0_U285/tmp_product, operation Mode is: A2*B''.
DSP Report: register mul_25ns_25ns_50_1_0_U285/tmp_product is absorbed into DSP mul_25ns_25ns_50_1_0_U285/tmp_product.
DSP Report: register mul_25ns_25ns_50_1_0_U285/tmp_product is absorbed into DSP mul_25ns_25ns_50_1_0_U285/tmp_product.
DSP Report: register mul_25ns_25ns_50_1_0_U285/tmp_product is absorbed into DSP mul_25ns_25ns_50_1_0_U285/tmp_product.
DSP Report: operator mul_25ns_25ns_50_1_0_U285/tmp_product is absorbed into DSP mul_25ns_25ns_50_1_0_U285/tmp_product.
DSP Report: operator mul_25ns_25ns_50_1_0_U285/tmp_product is absorbed into DSP mul_25ns_25ns_50_1_0_U285/tmp_product.
DSP Report: Generating DSP mul_25ns_25ns_50_1_0_U285/tmp_product, operation Mode is: (PCIN>>17)+A2*B''.
DSP Report: register exp_x_msb_1_table_U/q0_reg is absorbed into DSP mul_25ns_25ns_50_1_0_U285/tmp_product.
DSP Report: register exp_x_msb_1_reg_470_reg is absorbed into DSP mul_25ns_25ns_50_1_0_U285/tmp_product.
DSP Report: register mul_25ns_25ns_50_1_0_U285/tmp_product is absorbed into DSP mul_25ns_25ns_50_1_0_U285/tmp_product.
DSP Report: operator mul_25ns_25ns_50_1_0_U285/tmp_product is absorbed into DSP mul_25ns_25ns_50_1_0_U285/tmp_product.
DSP Report: operator mul_25ns_25ns_50_1_0_U285/tmp_product is absorbed into DSP mul_25ns_25ns_50_1_0_U285/tmp_product.
DSP Report: Generating DSP mac_muladd_12s_11s_18s_21_4_1_U2/ecg_cnn_mac_muladd_12s_11s_18s_21_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register w_local_0_load_reg_1137_reg is absorbed into DSP mac_muladd_12s_11s_18s_21_4_1_U2/ecg_cnn_mac_muladd_12s_11s_18s_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11s_18s_21_4_1_U2/ecg_cnn_mac_muladd_12s_11s_18s_21_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_12s_11s_18s_21_4_1_U2/ecg_cnn_mac_muladd_12s_11s_18s_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register trunc_ln43_reg_1157_reg is absorbed into DSP mac_muladd_12s_11s_18s_21_4_1_U2/ecg_cnn_mac_muladd_12s_11s_18s_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11s_18s_21_4_1_U2/ecg_cnn_mac_muladd_12s_11s_18s_21_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_12s_11s_18s_21_4_1_U2/ecg_cnn_mac_muladd_12s_11s_18s_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11s_18s_21_4_1_U2/ecg_cnn_mac_muladd_12s_11s_18s_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11s_18s_21_4_1_U2/ecg_cnn_mac_muladd_12s_11s_18s_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11s_18s_21_4_1_U2/ecg_cnn_mac_muladd_12s_11s_18s_21_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_12s_11s_18s_21_4_1_U2/ecg_cnn_mac_muladd_12s_11s_18s_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_11s_18s_21_4_1_U2/ecg_cnn_mac_muladd_12s_11s_18s_21_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_12s_11s_18s_21_4_1_U2/ecg_cnn_mac_muladd_12s_11s_18s_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_11s_18s_21_4_1_U2/ecg_cnn_mac_muladd_12s_11s_18s_21_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_12s_11s_18s_21_4_1_U2/ecg_cnn_mac_muladd_12s_11s_18s_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_10s_21ns_21_4_1_U3/ecg_cnn_mac_muladd_12s_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register w_local_1_load_reg_1142_reg is absorbed into DSP mac_muladd_12s_10s_21ns_21_4_1_U3/ecg_cnn_mac_muladd_12s_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_10s_21ns_21_4_1_U3/ecg_cnn_mac_muladd_12s_10s_21ns_21_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_12s_10s_21ns_21_4_1_U3/ecg_cnn_mac_muladd_12s_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register trunc_ln43_2_reg_1172_reg is absorbed into DSP mac_muladd_12s_10s_21ns_21_4_1_U3/ecg_cnn_mac_muladd_12s_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_10s_21ns_21_4_1_U3/ecg_cnn_mac_muladd_12s_10s_21ns_21_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_12s_10s_21ns_21_4_1_U3/ecg_cnn_mac_muladd_12s_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_10s_21ns_21_4_1_U3/ecg_cnn_mac_muladd_12s_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_10s_21ns_21_4_1_U3/ecg_cnn_mac_muladd_12s_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_10s_21ns_21_4_1_U3/ecg_cnn_mac_muladd_12s_10s_21ns_21_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_12s_10s_21ns_21_4_1_U3/ecg_cnn_mac_muladd_12s_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_10s_21ns_21_4_1_U3/ecg_cnn_mac_muladd_12s_10s_21ns_21_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_12s_10s_21ns_21_4_1_U3/ecg_cnn_mac_muladd_12s_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_10s_21ns_21_4_1_U3/ecg_cnn_mac_muladd_12s_10s_21ns_21_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_12s_10s_21ns_21_4_1_U3/ecg_cnn_mac_muladd_12s_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_10s_21ns_21_4_1_U4/ecg_cnn_mac_muladd_12s_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register w_local_2_load_reg_1147_reg is absorbed into DSP mac_muladd_12s_10s_21ns_21_4_1_U4/ecg_cnn_mac_muladd_12s_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_10s_21ns_21_4_1_U4/ecg_cnn_mac_muladd_12s_10s_21ns_21_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_12s_10s_21ns_21_4_1_U4/ecg_cnn_mac_muladd_12s_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register trunc_ln43_4_reg_1187_reg is absorbed into DSP mac_muladd_12s_10s_21ns_21_4_1_U4/ecg_cnn_mac_muladd_12s_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_10s_21ns_21_4_1_U4/ecg_cnn_mac_muladd_12s_10s_21ns_21_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_12s_10s_21ns_21_4_1_U4/ecg_cnn_mac_muladd_12s_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_10s_21ns_21_4_1_U4/ecg_cnn_mac_muladd_12s_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_10s_21ns_21_4_1_U4/ecg_cnn_mac_muladd_12s_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_10s_21ns_21_4_1_U4/ecg_cnn_mac_muladd_12s_10s_21ns_21_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_12s_10s_21ns_21_4_1_U4/ecg_cnn_mac_muladd_12s_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_10s_21ns_21_4_1_U4/ecg_cnn_mac_muladd_12s_10s_21ns_21_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_12s_10s_21ns_21_4_1_U4/ecg_cnn_mac_muladd_12s_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_10s_21ns_21_4_1_U4/ecg_cnn_mac_muladd_12s_10s_21ns_21_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_12s_10s_21ns_21_4_1_U4/ecg_cnn_mac_muladd_12s_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_10s_21ns_21_4_1_U5/ecg_cnn_mac_muladd_12s_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register w_local_3_load_reg_1152_reg is absorbed into DSP mac_muladd_12s_10s_21ns_21_4_1_U5/ecg_cnn_mac_muladd_12s_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_10s_21ns_21_4_1_U5/ecg_cnn_mac_muladd_12s_10s_21ns_21_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_12s_10s_21ns_21_4_1_U5/ecg_cnn_mac_muladd_12s_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register trunc_ln43_6_reg_1207_reg is absorbed into DSP mac_muladd_12s_10s_21ns_21_4_1_U5/ecg_cnn_mac_muladd_12s_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_10s_21ns_21_4_1_U5/ecg_cnn_mac_muladd_12s_10s_21ns_21_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_12s_10s_21ns_21_4_1_U5/ecg_cnn_mac_muladd_12s_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_10s_21ns_21_4_1_U5/ecg_cnn_mac_muladd_12s_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_10s_21ns_21_4_1_U5/ecg_cnn_mac_muladd_12s_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_10s_21ns_21_4_1_U5/ecg_cnn_mac_muladd_12s_10s_21ns_21_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_12s_10s_21ns_21_4_1_U5/ecg_cnn_mac_muladd_12s_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_10s_21ns_21_4_1_U5/ecg_cnn_mac_muladd_12s_10s_21ns_21_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_12s_10s_21ns_21_4_1_U5/ecg_cnn_mac_muladd_12s_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_10s_21ns_21_4_1_U5/ecg_cnn_mac_muladd_12s_10s_21ns_21_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_12s_10s_21ns_21_4_1_U5/ecg_cnn_mac_muladd_12s_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_9s_21ns_21_4_1_U6/ecg_cnn_mac_muladd_12s_9s_21ns_21_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_12s_9s_21ns_21_4_1_U6/ecg_cnn_mac_muladd_12s_9s_21ns_21_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_12s_9s_21ns_21_4_1_U6/ecg_cnn_mac_muladd_12s_9s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register trunc_ln43_8_reg_1242_reg is absorbed into DSP mac_muladd_12s_9s_21ns_21_4_1_U6/ecg_cnn_mac_muladd_12s_9s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_9s_21ns_21_4_1_U6/ecg_cnn_mac_muladd_12s_9s_21ns_21_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_12s_9s_21ns_21_4_1_U6/ecg_cnn_mac_muladd_12s_9s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_9s_21ns_21_4_1_U6/ecg_cnn_mac_muladd_12s_9s_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_9s_21ns_21_4_1_U6/ecg_cnn_mac_muladd_12s_9s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_9s_21ns_21_4_1_U6/ecg_cnn_mac_muladd_12s_9s_21ns_21_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_12s_9s_21ns_21_4_1_U6/ecg_cnn_mac_muladd_12s_9s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_9s_21ns_21_4_1_U6/ecg_cnn_mac_muladd_12s_9s_21ns_21_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_12s_9s_21ns_21_4_1_U6/ecg_cnn_mac_muladd_12s_9s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_9s_21ns_21_4_1_U6/ecg_cnn_mac_muladd_12s_9s_21ns_21_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_12s_9s_21ns_21_4_1_U6/ecg_cnn_mac_muladd_12s_9s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_10s_21ns_21_4_1_U7/ecg_cnn_mac_muladd_12s_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register w_local_5_load_reg_1252_reg is absorbed into DSP mac_muladd_12s_10s_21ns_21_4_1_U7/ecg_cnn_mac_muladd_12s_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_10s_21ns_21_4_1_U7/ecg_cnn_mac_muladd_12s_10s_21ns_21_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_12s_10s_21ns_21_4_1_U7/ecg_cnn_mac_muladd_12s_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register trunc_ln43_10_reg_1272_reg is absorbed into DSP mac_muladd_12s_10s_21ns_21_4_1_U7/ecg_cnn_mac_muladd_12s_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_10s_21ns_21_4_1_U7/ecg_cnn_mac_muladd_12s_10s_21ns_21_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_12s_10s_21ns_21_4_1_U7/ecg_cnn_mac_muladd_12s_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_10s_21ns_21_4_1_U7/ecg_cnn_mac_muladd_12s_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_10s_21ns_21_4_1_U7/ecg_cnn_mac_muladd_12s_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_10s_21ns_21_4_1_U7/ecg_cnn_mac_muladd_12s_10s_21ns_21_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_12s_10s_21ns_21_4_1_U7/ecg_cnn_mac_muladd_12s_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_10s_21ns_21_4_1_U7/ecg_cnn_mac_muladd_12s_10s_21ns_21_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_12s_10s_21ns_21_4_1_U7/ecg_cnn_mac_muladd_12s_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_10s_21ns_21_4_1_U7/ecg_cnn_mac_muladd_12s_10s_21ns_21_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_12s_10s_21ns_21_4_1_U7/ecg_cnn_mac_muladd_12s_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_11s_21ns_21_4_1_U8/ecg_cnn_mac_muladd_12s_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register w_local_6_load_reg_1257_reg is absorbed into DSP mac_muladd_12s_11s_21ns_21_4_1_U8/ecg_cnn_mac_muladd_12s_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11s_21ns_21_4_1_U8/ecg_cnn_mac_muladd_12s_11s_21ns_21_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_12s_11s_21ns_21_4_1_U8/ecg_cnn_mac_muladd_12s_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register trunc_ln43_12_reg_1292_reg is absorbed into DSP mac_muladd_12s_11s_21ns_21_4_1_U8/ecg_cnn_mac_muladd_12s_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11s_21ns_21_4_1_U8/ecg_cnn_mac_muladd_12s_11s_21ns_21_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_12s_11s_21ns_21_4_1_U8/ecg_cnn_mac_muladd_12s_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11s_21ns_21_4_1_U8/ecg_cnn_mac_muladd_12s_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_11s_21ns_21_4_1_U8/ecg_cnn_mac_muladd_12s_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_11s_21ns_21_4_1_U8/ecg_cnn_mac_muladd_12s_11s_21ns_21_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_12s_11s_21ns_21_4_1_U8/ecg_cnn_mac_muladd_12s_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_11s_21ns_21_4_1_U8/ecg_cnn_mac_muladd_12s_11s_21ns_21_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_12s_11s_21ns_21_4_1_U8/ecg_cnn_mac_muladd_12s_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_11s_21ns_21_4_1_U8/ecg_cnn_mac_muladd_12s_11s_21ns_21_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_12s_11s_21ns_21_4_1_U8/ecg_cnn_mac_muladd_12s_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_exp_12_3_s_fu_598/\f_x_lsb_table_U/q0_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sdiv_20ns_13s_20_24_seq_1_U293/\dividend0_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sdiv_20ns_13s_20_24_seq_1_U293/\dividend0_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (OUTPUT_r_m_axi_U/\bus_write/wreq_burst_conv/sequential_bursts.burst_sequential/rs_req/data_p2_reg[96] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module ecg_cnn_CTRL_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module ecg_cnn_CTRL_s_axi.
INFO: [Synth 8-3917] design sc_mmu_v1_0_15_top__parameterized1__GC0 has port m_axi_awid[0] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_15_top__parameterized1__GC0 has port m_axi_arid[0] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_15_top__parameterized1__GC0 has port s_arvector[2177] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_15_top__parameterized1__GC0 has port s_arvector[2176] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_15_top__parameterized1__GC0 has port s_arvector[2175] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_15_top__parameterized1__GC0 has port s_arvector[2174] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_15_top__parameterized1__GC0 has port s_arvector[2173] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_15_top__parameterized1__GC0 has port s_arvector[2172] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_15_top__parameterized1__GC0 has port s_arvector[2171] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_15_top__parameterized1__GC0 has port s_arvector[2170] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_15_top__parameterized1__GC0 has port s_arvector[2169] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_15_top__parameterized1__GC0 has port s_arvector[2168] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_15_top__parameterized1__GC0 has port s_arvector[2167] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_15_top__parameterized1__GC0 has port s_arvector[2166] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_15_top__parameterized1__GC0 has port s_arvector[2165] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_15_top__parameterized1__GC0 has port s_arvector[2164] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_15_top__parameterized1__GC0 has port s_arvector[2163] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_15_top__parameterized1__GC0 has port s_arvector[2162] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_15_top__parameterized1__GC0 has port s_arvector[2161] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_15_top__parameterized1__GC0 has port s_arvector[2160] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_15_top__parameterized1__GC0 has port s_arvector[2159] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_15_top__parameterized1__GC0 has port s_arvector[2158] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_15_top__parameterized1__GC0 has port s_arvector[2157] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_15_top__parameterized1__GC0 has port s_arvector[2156] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_15_top__parameterized1__GC0 has port s_arvector[2155] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_15_top__parameterized1__GC0 has port s_arvector[2154] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_15_top__parameterized1__GC0 has port s_arvector[2153] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_15_top__parameterized1__GC0 has port s_arvector[2152] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_15_top__parameterized1__GC0 has port s_arvector[2151] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_15_top__parameterized1__GC0 has port s_arvector[2150] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_15_top__parameterized1__GC0 has port s_arvector[2149] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_15_top__parameterized1__GC0 has port s_arvector[2148] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_15_top__parameterized1__GC0 has port s_arvector[2147] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_15_top__parameterized1__GC0 has port s_arvector[2146] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_15_top__parameterized1__GC0 has port s_arvector[2145] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_15_top__parameterized1__GC0 has port s_arvector[2144] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_15_top__parameterized1__GC0 has port s_arvector[2143] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_15_top__parameterized1__GC0 has port s_arvector[2142] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_15_top__parameterized1__GC0 has port s_arvector[2141] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_15_top__parameterized1__GC0 has port s_arvector[2140] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_15_top__parameterized1__GC0 has port s_arvector[2139] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_15_top__parameterized1__GC0 has port s_arvector[2138] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_15_top__parameterized1__GC0 has port s_arvector[2137] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_15_top__parameterized1__GC0 has port s_arvector[2136] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_15_top__parameterized1__GC0 has port s_arvector[2135] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_15_top__parameterized1__GC0 has port s_arvector[2134] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_15_top__parameterized1__GC0 has port s_arvector[2133] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_15_top__parameterized1__GC0 has port s_arvector[2132] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_15_top__parameterized1__GC0 has port s_arvector[2131] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_15_top__parameterized1__GC0 has port s_arvector[2130] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_15_top__parameterized1__GC0 has port s_arvector[2129] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_15_top__parameterized1__GC0 has port s_arvector[2128] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_15_top__parameterized1__GC0 has port s_arvector[2127] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_15_top__parameterized1__GC0 has port s_arvector[2126] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_15_top__parameterized1__GC0 has port s_arvector[2125] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_15_top__parameterized1__GC0 has port s_arvector[2124] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_15_top__parameterized1__GC0 has port s_arvector[2123] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_15_top__parameterized1__GC0 has port s_arvector[2122] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_15_top__parameterized1__GC0 has port s_arvector[2121] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_15_top__parameterized1__GC0 has port s_arvector[2120] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_15_top__parameterized1__GC0 has port s_arvector[2119] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_15_top__parameterized1__GC0 has port s_arvector[2118] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_15_top__parameterized1__GC0 has port s_arvector[2117] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_15_top__parameterized1__GC0 has port s_arvector[2116] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_15_top__parameterized1__GC0 has port s_arvector[2115] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_15_top__parameterized1__GC0 has port s_arvector[2114] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_15_top__parameterized1__GC0 has port s_arvector[2113] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_15_top__parameterized1__GC0 has port s_arvector[2112] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_15_top__parameterized1__GC0 has port s_arvector[2111] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_15_top__parameterized1__GC0 has port s_arvector[2110] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_15_top__parameterized1__GC0 has port s_arvector[2109] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_15_top__parameterized1__GC0 has port s_arvector[2108] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_15_top__parameterized1__GC0 has port s_arvector[2107] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_15_top__parameterized1__GC0 has port s_arvector[2106] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_15_top__parameterized1__GC0 has port s_arvector[2105] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_15_top__parameterized1__GC0 has port s_arvector[2104] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_15_top__parameterized1__GC0 has port s_arvector[2103] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_15_top__parameterized1__GC0 has port s_arvector[2102] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_15_top__parameterized1__GC0 has port s_arvector[2101] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_15_top__parameterized1__GC0 has port s_arvector[2100] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_15_top__parameterized1__GC0 has port s_arvector[2099] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_15_top__parameterized1__GC0 has port s_arvector[2098] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_15_top__parameterized1__GC0 has port s_arvector[2097] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_15_top__parameterized1__GC0 has port s_arvector[2096] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_15_top__parameterized1__GC0 has port s_arvector[2095] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_15_top__parameterized1__GC0 has port s_arvector[2094] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_15_top__parameterized1__GC0 has port s_arvector[2093] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_15_top__parameterized1__GC0 has port s_arvector[2092] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_15_top__parameterized1__GC0 has port s_arvector[2091] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_15_top__parameterized1__GC0 has port s_arvector[2090] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_15_top__parameterized1__GC0 has port s_arvector[2089] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_15_top__parameterized1__GC0 has port s_arvector[2088] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_15_top__parameterized1__GC0 has port s_arvector[2087] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_15_top__parameterized1__GC0 has port s_arvector[2086] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_15_top__parameterized1__GC0 has port s_arvector[2085] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_15_top__parameterized1__GC0 has port s_arvector[2084] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_15_top__parameterized1__GC0 has port s_arvector[2083] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_15_top__parameterized1__GC0 has port s_arvector[2082] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_15_top__parameterized1__GC0 has port s_arvector[2081] driven by constant 0
INFO: [Synth 8-3917] design sc_mmu_v1_0_15_top__parameterized1__GC0 has port s_arvector[2080] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i_reg[0] )
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6014] Unused sequential element gen_wr_a.gen_word_narrow.mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_wr_a.gen_word_narrow.mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_wr_a.gen_word_narrow.mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_wr_a.gen_word_narrow.mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_wr_a.gen_word_narrow.mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_wr_a.gen_word_narrow.mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_wr_a.gen_word_narrow.mem_reg was removed. 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m03_nodes/m03_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m03_nodes/m03_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m03_nodes/m03_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m03_nodes/m03_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m03_nodes/m03_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m03_nodes/m03_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m03_nodes/m03_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m03_nodes/m03_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m03_nodes/m03_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m03_nodes/m03_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m03_nodes/m03_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m03_nodes/m03_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m03_nodes/m03_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[4].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m03_nodes/m03_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[4].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m03_nodes/m03_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[4].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m03_nodes/m03_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[4].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m03_nodes/m03_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[4].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m03_nodes/m03_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[4].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\m03_nodes/m03_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/count_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m03_nodes/m03_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/count_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m03_nodes/m03_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/count_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\m03_nodes/m03_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/count_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m03_nodes/m03_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/count_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m03_nodes/m03_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/count_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\m03_nodes/m03_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[4].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/count_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m03_nodes/m03_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[4].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/count_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m03_nodes/m03_w_node/inst /\inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[4].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/count_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m03_nodes/m03_aw_node/inst /\inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/count_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m03_nodes/m03_aw_node/inst /\inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/count_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m03_nodes/m03_aw_node/inst /\inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[2].inst_req_counter/count_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m03_nodes/m03_aw_node/inst /\inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[2].inst_req_counter/count_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m03_nodes/m03_aw_node/inst /\inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[4].inst_req_counter/count_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m03_nodes/m03_aw_node/inst /\inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[4].inst_req_counter/count_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m03_nodes/m03_ar_node/inst /\inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/count_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m03_nodes/m03_ar_node/inst /\inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/count_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m03_nodes/m03_ar_node/inst /\inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[2].inst_req_counter/count_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m03_nodes/m03_ar_node/inst /\inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[2].inst_req_counter/count_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\m03_nodes/m03_aw_node/inst /\inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/is_zero_r_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\m03_nodes/m03_ar_node/inst /\inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/is_zero_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m03_nodes/m03_ar_node/inst /\inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/grant_i_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m03_nodes/m03_aw_node/inst /\inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_pipelined.mesg_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m03_nodes/m03_aw_node/inst /\inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/grant_i_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m03_nodes/m03_aw_node/inst /\inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/last_grant_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m03_nodes/m03_ar_node/inst /\inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/last_grant_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m03_nodes/m03_w_node/inst /\inst_mi_handler/inst_ingress/inst_pipeline_recv/gen_pipe[1].pipe_reg[1][2] )
WARNING: [Synth 8-6014] Unused sequential element gen_wr_a.gen_word_narrow.mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_wr_a.gen_word_narrow.mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_wr_a.gen_word_narrow.mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_wr_a.gen_word_narrow.mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_wr_a.gen_word_narrow.mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_wr_a.gen_word_narrow.mem_reg was removed. 
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6014] Unused sequential element gen_wr_a.gen_word_narrow.mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_wr_a.gen_word_narrow.mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_wr_a.gen_word_narrow.mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_wr_a.gen_word_narrow.mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_wr_a.gen_word_narrow.mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_wr_a.gen_word_narrow.mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_wr_a.gen_word_narrow.mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_wr_a.gen_word_narrow.mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_wr_a.gen_word_narrow.mem_reg was removed. 
INFO: [Synth 8-4471] merging register 'U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_ARREADY.axi_aresetn_d1_reg' into 'U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_AWREADY.axi_aresetn_d1_reg' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/0271/hdl/axi_gpio_v2_0_vh_rfs.vhd:15574]
INFO: [Synth 8-4471] merging register 'U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_ARREADY.axi_aresetn_d2_reg' into 'U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_AWREADY.axi_aresetn_d2_reg' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/0271/hdl/axi_gpio_v2_0_vh_rfs.vhd:15575]
INFO: [Synth 8-4471] merging register 'U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_ARREADY.axi_aresetn_d3_reg' into 'U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_AWREADY.axi_aresetn_d3_reg' [c:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.gen/sources_1/bd/system_bd/ipshared/0271/hdl/axi_gpio_v2_0_vh_rfs.vhd:15576]
INFO: [Synth 8-4471] merging register 'bus2ip_reset_reg' into 'AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg' [C:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.runs/synth_1/1993/src/standard.vhd:1667]
INFO: [Synth 8-4471] merging register 'bus2ip_reset_reg' into 'AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg' [C:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.runs/synth_1/1993/src/standard.vhd:1667]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mdm_1/U0/\MDM_Core_I1/Use_BSCAN.Config_Reg_reg[31] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Data_Exists_DFF) is unused and will be removed from module system_bd_axi_bram_ctrl_0_1.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[0].FDRE_I) is unused and will be removed from module system_bd_axi_bram_ctrl_0_1.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[1].FDRE_I) is unused and will be removed from module system_bd_axi_bram_ctrl_0_1.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[2].FDRE_I) is unused and will be removed from module system_bd_axi_bram_ctrl_0_1.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[3].FDRE_I) is unused and will be removed from module system_bd_axi_bram_ctrl_0_1.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Gen_Bits[27].MEM_EX_Result_Inst/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Gen_Bits[29].MEM_EX_Result_Inst/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
WARNING: [Synth 8-3332] Sequential element (MEM_MSR_Bits[17].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module msr_reg_gti.
WARNING: [Synth 8-3332] Sequential element (MEM_MSR_Bits[18].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module msr_reg_gti.
WARNING: [Synth 8-3332] Sequential element (MEM_MSR_Bits[19].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module msr_reg_gti.
WARNING: [Synth 8-3332] Sequential element (MEM_MSR_Bits[20].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module msr_reg_gti.
WARNING: [Synth 8-3332] Sequential element (MEM_MSR_Bits[21].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module msr_reg_gti.
WARNING: [Synth 8-3332] Sequential element (MEM_MSR_Bits[25].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module msr_reg_gti.
WARNING: [Synth 8-3332] Sequential element (MEM_MSR_Bits[27].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module msr_reg_gti.
WARNING: [Synth 8-3332] Sequential element (MEM_MSR_Bits[31].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module msr_reg_gti.
WARNING: [Synth 8-3332] Sequential element (OF_EX_MSR_Bits[17].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module msr_reg_gti.
WARNING: [Synth 8-3332] Sequential element (OF_EX_MSR_Bits[17].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module msr_reg_gti.
WARNING: [Synth 8-3332] Sequential element (OF_EX_MSR_Bits[18].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module msr_reg_gti.
WARNING: [Synth 8-3332] Sequential element (OF_EX_MSR_Bits[18].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module msr_reg_gti.
WARNING: [Synth 8-3332] Sequential element (OF_EX_MSR_Bits[19].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module msr_reg_gti.
WARNING: [Synth 8-3332] Sequential element (OF_EX_MSR_Bits[19].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module msr_reg_gti.
WARNING: [Synth 8-3332] Sequential element (OF_EX_MSR_Bits[20].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module msr_reg_gti.
WARNING: [Synth 8-3332] Sequential element (OF_EX_MSR_Bits[20].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module msr_reg_gti.
WARNING: [Synth 8-3332] Sequential element (OF_EX_MSR_Bits[21].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module msr_reg_gti.
WARNING: [Synth 8-3332] Sequential element (OF_EX_MSR_Bits[21].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module msr_reg_gti.
WARNING: [Synth 8-3332] Sequential element (OF_EX_MSR_Bits[22].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module msr_reg_gti.
WARNING: [Synth 8-3332] Sequential element (OF_EX_MSR_Bits[23].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module msr_reg_gti.
WARNING: [Synth 8-3332] Sequential element (OF_EX_MSR_Bits[24].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module msr_reg_gti.
WARNING: [Synth 8-3332] Sequential element (OF_EX_MSR_Bits[25].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module msr_reg_gti.
WARNING: [Synth 8-3332] Sequential element (OF_EX_MSR_Bits[25].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module msr_reg_gti.
WARNING: [Synth 8-3332] Sequential element (OF_EX_MSR_Bits[26].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module msr_reg_gti.
WARNING: [Synth 8-3332] Sequential element (OF_EX_MSR_Bits[27].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module msr_reg_gti.
WARNING: [Synth 8-3332] Sequential element (OF_EX_MSR_Bits[27].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module msr_reg_gti.
WARNING: [Synth 8-3332] Sequential element (OF_EX_MSR_Bits[28].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module msr_reg_gti.
WARNING: [Synth 8-3332] Sequential element (OF_EX_MSR_Bits[29].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module msr_reg_gti.
WARNING: [Synth 8-3332] Sequential element (OF_EX_MSR_Bits[30].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module msr_reg_gti.
WARNING: [Synth 8-3332] Sequential element (OF_EX_MSR_Bits[31].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module msr_reg_gti.
WARNING: [Synth 8-3332] Sequential element (OF_EX_MSR_Bits[31].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module msr_reg_gti.
INFO: [Synth 8-3332] Sequential element (U0/POR_FF_I) is unused and will be removed from module system_bd_dlmb_v10_0.
INFO: [Synth 8-3332] Sequential element (U0/POR_FF_I) is unused and will be removed from module system_bd_ilmb_v10_0.
WARNING: [Synth 8-3332] Sequential element (PR_OUT_DFF[0].FDRE_PER) is unused and will be removed from module proc_sys_reset.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:08:44 ; elapsed = 00:08:51 . Memory (MB): peak = 3971.258 ; gain = 3193.109
---------------------------------------------------------------------------------
 Sort Area is ecg_cnn__GB1 mul_25ns_18ns_43_1_0_U286/tmp_product_0 : 0 0 : 2884 4130 : Used 1 time 0
 Sort Area is ecg_cnn__GB1 mul_25ns_18ns_43_1_0_U286/tmp_product_0 : 0 1 : 1246 4130 : Used 1 time 0
 Sort Area is ecg_cnn__GB1 mul_25ns_25ns_50_1_0_U285/tmp_product_3 : 0 0 : 2755 3992 : Used 1 time 0
 Sort Area is ecg_cnn__GB1 mul_25ns_25ns_50_1_0_U285/tmp_product_3 : 0 1 : 1237 3992 : Used 1 time 0
 Sort Area is ecg_cnn__GB0 grp_dense_linear_fu_578/mac_muladd_12s_11ns_21ns_21_4_1_U266/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg_35 : 0 0 : 2942 2942 : Used 1 time 0
 Sort Area is ecg_cnn__GB0 mac_muladd_11ns_11s_21ns_21_4_1_U100/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg_17 : 0 0 : 1723 1723 : Used 1 time 0
 Sort Area is ecg_cnn__GB0 mac_muladd_11ns_11s_21ns_21_4_1_U103/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg_1a : 0 0 : 1723 1723 : Used 1 time 0
 Sort Area is ecg_cnn__GB0 mac_muladd_11ns_11s_21ns_21_4_1_U104/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg_1b : 0 0 : 1723 1723 : Used 1 time 0
 Sort Area is ecg_cnn__GB0 mac_muladd_11ns_11s_21ns_21_4_1_U107/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg_1e : 0 0 : 1723 1723 : Used 1 time 0
 Sort Area is ecg_cnn__GB0 mac_muladd_11ns_11s_21ns_21_4_1_U109/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg_20 : 0 0 : 1723 1723 : Used 1 time 0
 Sort Area is ecg_cnn__GB0 mac_muladd_11ns_11s_21ns_21_4_1_U110/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg_21 : 0 0 : 1723 1723 : Used 1 time 0
 Sort Area is ecg_cnn__GB0 mac_muladd_11ns_11s_21ns_21_4_1_U118/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg_29 : 0 0 : 1723 1723 : Used 1 time 0
 Sort Area is ecg_cnn__GB0 mac_muladd_11ns_11s_21ns_21_4_1_U119/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg_2a : 0 0 : 1723 1723 : Used 1 time 0
 Sort Area is ecg_cnn__GB0 mac_muladd_11ns_11s_21ns_21_4_1_U120/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg_2b : 0 0 : 1723 1723 : Used 1 time 0
 Sort Area is ecg_cnn__GB0 mac_muladd_11ns_11s_21ns_21_4_1_U123/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg_2e : 0 0 : 1723 1723 : Used 1 time 0
 Sort Area is ecg_cnn__GB0 mac_muladd_11ns_11s_21ns_21_4_1_U124/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg_2f : 0 0 : 1723 1723 : Used 1 time 0
 Sort Area is ecg_cnn__GB0 mac_muladd_11ns_11s_21ns_21_4_1_U127/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg_32 : 0 0 : 1723 1723 : Used 1 time 0
 Sort Area is ecg_cnn__GB0 mac_muladd_11ns_11s_21ns_21_4_1_U89/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg_9 : 0 0 : 1723 1723 : Used 1 time 0
 Sort Area is ecg_cnn__GB0 mac_muladd_11ns_11s_21ns_21_4_1_U90/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg_b : 0 0 : 1723 1723 : Used 1 time 0
 Sort Area is ecg_cnn__GB0 mac_muladd_11ns_11s_21ns_21_4_1_U98/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg_15 : 0 0 : 1723 1723 : Used 1 time 0
 Sort Area is ecg_cnn__GB0 mac_muladd_11ns_11s_21ns_21_4_1_U99/ecg_cnn_mac_muladd_11ns_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg_16 : 0 0 : 1723 1723 : Used 1 time 0
 Sort Area is ecg_cnn__GB0 mac_muladd_12s_11ns_21ns_21_4_1_U108/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg_1f : 0 0 : 1639 1639 : Used 1 time 0
 Sort Area is ecg_cnn__GB0 mac_muladd_12s_11ns_21ns_21_4_1_U112/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg_23 : 0 0 : 1639 1639 : Used 1 time 0
 Sort Area is ecg_cnn__GB0 mac_muladd_12s_11ns_21ns_21_4_1_U113/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg_24 : 0 0 : 1639 1639 : Used 1 time 0
 Sort Area is ecg_cnn__GB0 mac_muladd_12s_11ns_21ns_21_4_1_U114/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg_25 : 0 0 : 1639 1639 : Used 1 time 0
 Sort Area is ecg_cnn__GB0 mac_muladd_12s_11ns_21ns_21_4_1_U115/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg_26 : 0 0 : 1639 1639 : Used 1 time 0
 Sort Area is ecg_cnn__GB0 mac_muladd_12s_11ns_21ns_21_4_1_U116/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg_27 : 0 0 : 1639 1639 : Used 1 time 0
 Sort Area is ecg_cnn__GB0 mac_muladd_12s_11ns_21ns_21_4_1_U117/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg_28 : 0 0 : 1639 1639 : Used 1 time 0
 Sort Area is ecg_cnn__GB0 mac_muladd_12s_11ns_21ns_21_4_1_U92/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg_e : 0 0 : 1639 1639 : Used 1 time 0
 Sort Area is ecg_cnn__GB0 mac_muladd_12s_11ns_21ns_21_4_1_U93/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg_10 : 0 0 : 1639 1639 : Used 1 time 0
 Sort Area is ecg_cnn__GB0 mac_muladd_12s_11ns_21ns_21_4_1_U94/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg_11 : 0 0 : 1639 1639 : Used 1 time 0
 Sort Area is ecg_cnn__GB0 mac_muladd_12s_11ns_21ns_21_4_1_U95/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg_12 : 0 0 : 1639 1639 : Used 1 time 0
 Sort Area is ecg_cnn__GB0 mac_muladd_12s_11ns_21ns_21_4_1_U96/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg_13 : 0 0 : 1639 1639 : Used 1 time 0
 Sort Area is ecg_cnn__GB0 mac_muladd_12s_11ns_21ns_21_4_1_U97/ecg_cnn_mac_muladd_12s_11ns_21ns_21_4_1_DSP48_0_U/p_reg_reg_14 : 0 0 : 1639 1639 : Used 1 time 0
 Sort Area is ecg_cnn__GB0 mac_muladd_12s_11ns_19s_21_4_1_U88/ecg_cnn_mac_muladd_12s_11ns_19s_21_4_1_DSP48_0_U/p_reg_reg_7 : 0 0 : 1624 1624 : Used 1 time 0
 Sort Area is ecg_cnn__GB0 mac_muladd_11ns_10s_21ns_21_4_1_U101/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg_18 : 0 0 : 1500 1500 : Used 1 time 0
 Sort Area is ecg_cnn__GB0 mac_muladd_11ns_10s_21ns_21_4_1_U102/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg_19 : 0 0 : 1500 1500 : Used 1 time 0
 Sort Area is ecg_cnn__GB0 mac_muladd_11ns_10s_21ns_21_4_1_U105/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg_1c : 0 0 : 1500 1500 : Used 1 time 0
 Sort Area is ecg_cnn__GB0 mac_muladd_11ns_10s_21ns_21_4_1_U106/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg_1d : 0 0 : 1500 1500 : Used 1 time 0
 Sort Area is ecg_cnn__GB0 mac_muladd_11ns_10s_21ns_21_4_1_U111/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg_22 : 0 0 : 1500 1500 : Used 1 time 0
 Sort Area is ecg_cnn__GB0 mac_muladd_11ns_10s_21ns_21_4_1_U121/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg_2c : 0 0 : 1500 1500 : Used 1 time 0
 Sort Area is ecg_cnn__GB0 mac_muladd_11ns_10s_21ns_21_4_1_U122/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg_2d : 0 0 : 1500 1500 : Used 1 time 0
 Sort Area is ecg_cnn__GB0 mac_muladd_11ns_10s_21ns_21_4_1_U125/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg_30 : 0 0 : 1500 1500 : Used 1 time 0
 Sort Area is ecg_cnn__GB0 mac_muladd_11ns_10s_21ns_21_4_1_U126/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg_31 : 0 0 : 1500 1500 : Used 1 time 0
 Sort Area is ecg_cnn__GB0 mac_muladd_11ns_10s_21ns_21_4_1_U91/ecg_cnn_mac_muladd_11ns_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg_c : 0 0 : 1500 1500 : Used 1 time 0
 Sort Area is ecg_cnn__GB1 mul_25ns_25ns_50_1_0_U285/tmp_product_6 : 0 0 : 1288 1288 : Used 1 time 0
 Sort Area is ecg_cnn__GB0 grp_dense_relu_fu_534/grp_dense_relu_Pipeline_VITIS_LOOP_148_2_fu_380/mac_muladd_12s_12s_21ns_21_4_1_U203/ecg_cnn_mac_muladd_12s_12s_21ns_21_4_1_DSP48_0_U/p_reg_reg_33 : 0 0 : 1213 1213 : Used 1 time 0
 Sort Area is ecg_cnn__GB1 mac_muladd_12s_11s_18s_21_4_1_U2/ecg_cnn_mac_muladd_12s_11s_18s_21_4_1_DSP48_0_U/p_reg_reg_8 : 0 0 : 1133 1133 : Used 1 time 0
 Sort Area is ecg_cnn__GB1 mac_muladd_12s_11s_21ns_21_4_1_U8/ecg_cnn_mac_muladd_12s_11s_21ns_21_4_1_DSP48_0_U/p_reg_reg_11 : 0 0 : 1129 1129 : Used 1 time 0
 Sort Area is ecg_cnn__GB1 mac_muladd_12s_10s_21ns_21_4_1_U3/ecg_cnn_mac_muladd_12s_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg_a : 0 0 : 978 978 : Used 1 time 0
 Sort Area is ecg_cnn__GB1 mac_muladd_12s_10s_21ns_21_4_1_U4/ecg_cnn_mac_muladd_12s_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg_c : 0 0 : 978 978 : Used 1 time 0
 Sort Area is ecg_cnn__GB1 mac_muladd_12s_10s_21ns_21_4_1_U5/ecg_cnn_mac_muladd_12s_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg_d : 0 0 : 978 978 : Used 1 time 0
 Sort Area is ecg_cnn__GB1 mac_muladd_12s_10s_21ns_21_4_1_U7/ecg_cnn_mac_muladd_12s_10s_21ns_21_4_1_DSP48_0_U/p_reg_reg_10 : 0 0 : 978 978 : Used 1 time 0
 Sort Area is ecg_cnn__GB1 mac_muladd_12s_9s_21ns_21_4_1_U6/ecg_cnn_mac_muladd_12s_9s_21ns_21_4_1_DSP48_0_U/p_reg_reg_e : 0 0 : 879 879 : Used 1 time 0
 Sort Area is ecg_cnn__GB0 grp_maxpool_fu_436/tmp_cast_reg_554_reg_37 : 0 0 : 263 263 : Used 1 time 0
 Sort Area is ecg_cnn__GB0 tmp_15_cast_reg_5947_reg_0 : 0 0 : 254 254 : Used 1 time 0
 Sort Area is ecg_cnn__GB0 tmp_20_cast_reg_5955_reg_2 : 0 0 : 245 245 : Used 1 time 0
 Sort Area is ecg_cnn__GB0 tmp_26_cast_reg_5963_reg_4 : 0 0 : 245 245 : Used 1 time 0
 Sort Area is ecg_cnn__GB0 tmp_32_cast_reg_5971_reg_5 : 0 0 : 245 245 : Used 1 time 0
 Sort Area is ecg_cnn__GB0 tmp_38_cast_reg_5979_reg_6 : 0 0 : 245 245 : Used 1 time 0
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'microblaze_0/U0/Reset' to pin 'rst_clk_wiz_1_100M/U0/FDRE_inst/Q'
WARNING: [Synth 8-565] redefining clock 'clk_100MHz'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:09:16 ; elapsed = 00:09:28 . Memory (MB): peak = 3971.258 ; gain = 3193.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:10:11 ; elapsed = 00:10:25 . Memory (MB): peak = 3971.258 ; gain = 3193.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance system_bd_i/ecg_cnn_0/U0i_0/U0/conv1_out_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_bd_i/ecg_cnn_0/U0i_0/U0/conv1_out_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_bd_i/ecg_cnn_0/U0i_0/U0/conv1_out_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_bd_i/ecg_cnn_0/U0i_0/U0/conv1_out_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_bd_i/ecg_cnn_0/U0i_0/U0/conv1_out_1_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_bd_i/ecg_cnn_0/U0i_0/U0/conv1_out_1_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_bd_i/ecg_cnn_0/U0i_0/U0/conv1_out_1_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_bd_i/ecg_cnn_0/U0i_0/U0/conv1_out_1_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_bd_i/ecg_cnn_0/U0i_0/U0/pool1_out_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_bd_i/ecg_cnn_0/U0i_0/U0/pool1_out_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_bd_i/ecg_cnn_0/U0i_0/U0/pool1_out_1_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_bd_i/ecg_cnn_0/U0i_0/U0/pool1_out_1_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_bd_i/ecg_cnn_0/U0i_0/U0/pool1_out_2_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_bd_i/ecg_cnn_0/U0i_0/U0/pool1_out_2_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_bd_i/ecg_cnn_0/U0i_0/U0/pool1_out_3_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_bd_i/ecg_cnn_0/U0i_0/U0/pool1_out_3_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_bd_i/ecg_cnn_0/U0i_0/U0/pool1_out_4_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_bd_i/ecg_cnn_0/U0i_0/U0/pool1_out_4_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_bd_i/ecg_cnn_0/U0i_0/U0/pool1_out_5_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_bd_i/ecg_cnn_0/U0i_0/U0/pool1_out_5_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_bd_i/ecg_cnn_0/U0i_0/U0/pool1_out_6_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_bd_i/ecg_cnn_0/U0i_0/U0/pool1_out_6_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_bd_i/ecg_cnn_0/U0i_0/U0/pool1_out_7_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_bd_i/ecg_cnn_0/U0i_0/U0/pool1_out_7_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_bd_i/ecg_cnn_0/U0i_0/U0/pool1_out_8_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_bd_i/ecg_cnn_0/U0i_0/U0/pool1_out_8_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_bd_i/ecg_cnn_0/U0i_0/U0/pool1_out_9_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_bd_i/ecg_cnn_0/U0i_0/U0/pool1_out_9_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_bd_i/ecg_cnn_0/U0i_0/U0/conv2_out_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_bd_i/ecg_cnn_0/U0i_0/U0/conv2_out_1_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_bd_i/ecg_cnn_0/U0i_0/U0/conv2_out_2_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_bd_i/ecg_cnn_0/U0i_0/U0/conv2_out_3_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_bd_i/ecg_cnn_0/U0i_1/U0/INPUT_r_m_axi_U/load_unit_0/buff_rdata/fifo_depth_gt1_gen.fifo_mem_gen.U_ffo_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_bd_i/ecg_cnn_0/U0i_1/U0/grp_conv1d_relu_fu_410/w_local_0_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_bd_i/ecg_cnn_0/U0i_1/U0/grp_conv1d_relu_fu_410/w_local_1_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_bd_i/ecg_cnn_0/U0i_1/U0/grp_conv1d_relu_fu_410/w_local_2_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_bd_i/ecg_cnn_0/U0i_1/U0/grp_conv1d_relu_fu_410/w_local_3_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_bd_i/ecg_cnn_0/U0i_1/U0/grp_conv1d_relu_fu_410/w_local_4_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_bd_i/ecg_cnn_0/U0i_1/U0/grp_conv1d_relu_fu_410/w_local_5_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_bd_i/ecg_cnn_0/U0i_1/U0/grp_conv1d_relu_fu_410/w_local_6_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:11:09 ; elapsed = 00:11:27 . Memory (MB): peak = 3971.258 ; gain = 3193.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs_reg[2]) is unused and will be removed from module sc_mmu_v1_0_15_top__parameterized0__xdcDup__1.
INFO: [Synth 8-3332] Sequential element (gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs_reg[1]) is unused and will be removed from module sc_mmu_v1_0_15_top__parameterized0__xdcDup__1.
INFO: [Synth 8-3332] Sequential element (gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs_reg[0]) is unused and will be removed from module sc_mmu_v1_0_15_top__parameterized0__xdcDup__1.
INFO: [Synth 8-3332] Sequential element (FSM_sequential_gen_endpoint.w_state_reg[1]) is unused and will be removed from module sc_mmu_v1_0_15_top__parameterized0__xdcDup__1.
INFO: [Synth 8-3332] Sequential element (FSM_sequential_gen_endpoint.w_state_reg[0]) is unused and will be removed from module sc_mmu_v1_0_15_top__parameterized0__xdcDup__1.
INFO: [Synth 8-3332] Sequential element (FSM_sequential_gen_endpoint.r_state_reg[1]) is unused and will be removed from module sc_mmu_v1_0_15_top__parameterized0.
INFO: [Synth 8-3332] Sequential element (FSM_sequential_gen_endpoint.r_state_reg[0]) is unused and will be removed from module sc_mmu_v1_0_15_top__parameterized0.
INFO: [Synth 8-3332] Sequential element (gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs_reg[2]) is unused and will be removed from module sc_mmu_v1_0_15_top__parameterized2.
INFO: [Synth 8-3332] Sequential element (gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs_reg[1]) is unused and will be removed from module sc_mmu_v1_0_15_top__parameterized2.
INFO: [Synth 8-3332] Sequential element (gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs_reg[0]) is unused and will be removed from module sc_mmu_v1_0_15_top__parameterized2.
INFO: [Synth 8-3332] Sequential element (FSM_sequential_gen_endpoint.w_state_reg[1]) is unused and will be removed from module sc_mmu_v1_0_15_top__parameterized2.
INFO: [Synth 8-3332] Sequential element (FSM_sequential_gen_endpoint.w_state_reg[0]) is unused and will be removed from module sc_mmu_v1_0_15_top__parameterized2.
INFO: [Synth 8-7052] The timing for the instance system_bd_i/ecg_cnn_0/U0/conv1_out_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_bd_i/ecg_cnn_0/U0/conv1_out_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_bd_i/ecg_cnn_0/U0/conv1_out_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_bd_i/ecg_cnn_0/U0/conv1_out_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_bd_i/ecg_cnn_0/U0/conv1_out_1_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_bd_i/ecg_cnn_0/U0/conv1_out_1_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_bd_i/ecg_cnn_0/U0/conv1_out_1_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_bd_i/ecg_cnn_0/U0/conv1_out_1_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_bd_i/ecg_cnn_0/U0/pool1_out_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_bd_i/ecg_cnn_0/U0/pool1_out_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_bd_i/ecg_cnn_0/U0/pool1_out_1_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_bd_i/ecg_cnn_0/U0/pool1_out_1_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_bd_i/ecg_cnn_0/U0/pool1_out_2_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_bd_i/ecg_cnn_0/U0/pool1_out_2_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_bd_i/ecg_cnn_0/U0/pool1_out_3_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_bd_i/ecg_cnn_0/U0/pool1_out_3_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_bd_i/ecg_cnn_0/U0/pool1_out_4_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_bd_i/ecg_cnn_0/U0/pool1_out_4_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_bd_i/ecg_cnn_0/U0/pool1_out_5_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_bd_i/ecg_cnn_0/U0/pool1_out_5_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_bd_i/ecg_cnn_0/U0/pool1_out_6_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_bd_i/ecg_cnn_0/U0/pool1_out_6_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_bd_i/ecg_cnn_0/U0/pool1_out_7_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_bd_i/ecg_cnn_0/U0/pool1_out_7_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_bd_i/ecg_cnn_0/U0/pool1_out_8_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_bd_i/ecg_cnn_0/U0/pool1_out_8_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_bd_i/ecg_cnn_0/U0/pool1_out_9_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_bd_i/ecg_cnn_0/U0/pool1_out_9_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_bd_i/ecg_cnn_0/U0/conv2_out_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_bd_i/ecg_cnn_0/U0/conv2_out_1_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_bd_i/ecg_cnn_0/U0/conv2_out_2_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_bd_i/ecg_cnn_0/U0/conv2_out_3_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_bd_i/ecg_cnn_0/U0/INPUT_r_m_axi_U/load_unit_0/buff_rdata/fifo_depth_gt1_gen.fifo_mem_gen.U_ffo_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_bd_i/ecg_cnn_0/U0/grp_conv1d_relu_fu_410/w_local_0_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_bd_i/ecg_cnn_0/U0/grp_conv1d_relu_fu_410/w_local_1_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_bd_i/ecg_cnn_0/U0/grp_conv1d_relu_fu_410/w_local_2_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_bd_i/ecg_cnn_0/U0/grp_conv1d_relu_fu_410/w_local_3_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_bd_i/ecg_cnn_0/U0/grp_conv1d_relu_fu_410/w_local_4_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_bd_i/ecg_cnn_0/U0/grp_conv1d_relu_fu_410/w_local_5_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_bd_i/ecg_cnn_0/U0/grp_conv1d_relu_fu_410/w_local_6_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:11:32 ; elapsed = 00:11:56 . Memory (MB): peak = 3971.258 ; gain = 3193.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:11:32 ; elapsed = 00:11:56 . Memory (MB): peak = 3971.258 ; gain = 3193.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:11:44 ; elapsed = 00:12:08 . Memory (MB): peak = 3971.258 ; gain = 3193.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:11:44 ; elapsed = 00:12:08 . Memory (MB): peak = 3971.258 ; gain = 3193.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:11:46 ; elapsed = 00:12:10 . Memory (MB): peak = 3971.258 ; gain = 3193.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:11:46 ; elapsed = 00:12:10 . Memory (MB): peak = 3971.258 ; gain = 3193.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+----------------------------------------------+----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                   | DSP Mapping          | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------------------------------+----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ecg_cnn_conv1d_relu2                          | ((A*B)')'            | 9      | 10     | -      | -      | 19     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|ecg_cnn_conv1d_relu2                          | ((A*B)')'            | 9      | 10     | -      | -      | 19     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|ecg_cnn_conv1d_relu2                          | ((A*B)')'            | 9      | 10     | -      | -      | 19     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|ecg_cnn_conv1d_relu2                          | ((A*B)')'            | 9      | 10     | -      | -      | 19     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|ecg_cnn_conv1d_relu2                          | ((A'*B)')'           | 9      | 10     | -      | -      | 19     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|ecg_cnn_conv1d_relu2                          | (C+(A''*B'')')'      | 11     | 18     | 48     | -      | 21     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|ecg_cnn_conv1d_relu2                          | (C+(A''*B'')')'      | 11     | 18     | 48     | -      | 21     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|ecg_cnn_conv1d_relu2                          | (C+(A''*B'')')'      | 11     | 18     | 48     | -      | 21     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|ecg_cnn_conv1d_relu2                          | (C+(A''*B'')')'      | 11     | 18     | 48     | -      | 21     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|ecg_cnn_conv1d_relu2                          | (C+(A''*B'')')'      | 11     | 18     | 48     | -      | 21     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|ecg_cnn_conv1d_relu2                          | (C+(A''*B'')')'      | 11     | 18     | 48     | -      | 21     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|ecg_cnn_conv1d_relu2                          | (C+(A''*B'')')'      | 11     | 18     | 48     | -      | 21     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|ecg_cnn_conv1d_relu2                          | (C+(A''*B'')')'      | 11     | 18     | 48     | -      | 21     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|ecg_cnn_conv1d_relu2                          | (C+(A''*B'')')'      | 11     | 18     | 48     | -      | 21     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|ecg_cnn_conv1d_relu2                          | (C+(A''*B'')')'      | 11     | 18     | 48     | -      | 21     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|ecg_cnn_conv1d_relu2                          | (C+(A''*B'')')'      | 11     | 18     | 48     | -      | 21     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|ecg_cnn_conv1d_relu2                          | (C+(A''*B'')')'      | 11     | 18     | 48     | -      | 21     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|ecg_cnn_conv1d_relu2                          | (C+(A''*B'')')'      | 11     | 18     | 48     | -      | 21     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|ecg_cnn_conv1d_relu2                          | (C+(A''*B'')')'      | 11     | 18     | 48     | -      | 21     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|ecg_cnn_conv1d_relu2                          | (C+(A''*B'')')'      | 11     | 18     | 48     | -      | 21     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|ecg_cnn_conv1d_relu2                          | (C+(A''*B'')')'      | 11     | 18     | 48     | -      | 21     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|ecg_cnn_conv1d_relu2                          | (C+(A''*B'')')'      | 11     | 18     | 48     | -      | 21     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|ecg_cnn_conv1d_relu2                          | (C+(A''*B'')')'      | 11     | 18     | 48     | -      | 21     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|ecg_cnn_conv1d_relu2                          | (C+(A''*B'')')'      | 11     | 18     | 48     | -      | 21     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|ecg_cnn_conv1d_relu2                          | (C+(A''*B'')')'      | 11     | 18     | 48     | -      | 21     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|ecg_cnn_conv1d_relu2                          | (C+(A''*B'')')'      | 11     | 18     | 48     | -      | 21     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|ecg_cnn_conv1d_relu2                          | (C+(A''*B'')')'      | 11     | 18     | 48     | -      | 21     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|ecg_cnn_conv1d_relu2                          | (C+(A''*B'')')'      | 11     | 18     | 48     | -      | 21     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|ecg_cnn_conv1d_relu2                          | (C+(A''*B'')')'      | 11     | 18     | 48     | -      | 21     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|ecg_cnn_conv1d_relu2                          | (C+(A''*B'')')'      | 11     | 18     | 48     | -      | 21     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|ecg_cnn_conv1d_relu2                          | (C+(A''*B'')')'      | 11     | 18     | 48     | -      | 21     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|ecg_cnn_conv1d_relu2                          | (C+(A'*B'')')'       | 11     | 18     | 48     | -      | 21     | 1    | 2    | 0    | -    | -     | 1    | 1    | 
|ecg_cnn_conv1d_relu2                          | (C+(A''*B'')')'      | 11     | 18     | 48     | -      | 21     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|ecg_cnn_conv1d_relu2                          | (C+(A''*B'')')'      | 11     | 18     | 48     | -      | 21     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|ecg_cnn_conv1d_relu2                          | (C+(A''*B'')')'      | 11     | 18     | 48     | -      | 21     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|ecg_cnn_conv1d_relu2                          | (C+(A''*B'')')'      | 11     | 18     | 48     | -      | 21     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|ecg_cnn_conv1d_relu2                          | (C+(A''*B'')')'      | 11     | 18     | 48     | -      | 21     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|ecg_cnn_conv1d_relu2                          | (C+(A''*B'')')'      | 11     | 18     | 48     | -      | 21     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|ecg_cnn_conv1d_relu2                          | (C+(A''*B'')')'      | 11     | 18     | 48     | -      | 21     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|ecg_cnn_conv1d_relu2                          | (C+(A''*B'')')'      | 11     | 18     | 48     | -      | 21     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|ecg_cnn_conv1d_relu2                          | (C+(A''*B'')')'      | 11     | 18     | 48     | -      | 21     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|ecg_cnn_conv1d_relu2                          | (C+(A''*B'')')'      | 11     | 18     | 48     | -      | 21     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|ecg_cnn_conv1d_relu2                          | (C+(A''*B'')')'      | 11     | 18     | 48     | -      | 21     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|ecg_cnn_conv1d_relu2                          | (C+(A''*B'')')'      | 11     | 18     | 48     | -      | 21     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|ecg_cnn_conv1d_relu2                          | (C+(A''*B'')')'      | 11     | 18     | 48     | -      | 21     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|ecg_cnn_conv1d_relu                           | (C+(A''*B'')')'      | 30     | 18     | 48     | -      | 21     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|ecg_cnn_conv1d_relu                           | (C+(A''*B'')')'      | 30     | 18     | 48     | -      | 21     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|ecg_cnn_conv1d_relu                           | (C+(A''*B'')')'      | 30     | 18     | 48     | -      | 21     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|ecg_cnn_conv1d_relu                           | (C+(A''*B'')')'      | 30     | 18     | 48     | -      | 21     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|ecg_cnn_conv1d_relu                           | (C+(A''*B'')')'      | 30     | 18     | 48     | -      | 21     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|ecg_cnn_conv1d_relu                           | (C+(A''*B'')')'      | 30     | 18     | 48     | -      | 21     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|ecg_cnn_mac_muladd_12s_9s_21ns_21_4_1_DSP48_0 | (C+(A''*B')')'       | 30     | 18     | 48     | -      | 21     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|ecg_cnn__GB0                                  | (C+(A'*B')')'        | 30     | 11     | 48     | -      | 21     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|ecg_cnn__GB0                                  | (C'+(A'*B'')')'      | 30     | 18     | 48     | -      | 21     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|ecg_cnn_exp_12_3_s                            | A''*B''              | 18     | 17     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 0    | 0    | 
|ecg_cnn_exp_12_3_s                            | (PCIN>>17+(A'*B')')' | 18     | 8      | -      | -      | 26     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|ecg_cnn_exp_12_3_s                            | A''*B'               | 17     | 8      | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|ecg_cnn_exp_12_3_s                            | A'*B''               | 17     | 17     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|ecg_cnn_exp_12_3_s                            | PCIN>>17+A*B''       | 0      | 8      | -      | -      | 33     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|ecg_cnn__GB0                                  | ((A''*B)')'          | 9      | 10     | -      | -      | 19     | 2    | 0    | -    | -    | -     | 1    | 1    | 
+----------------------------------------------+----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |AND2B1L    |     4|
|2     |BSCANE2    |     1|
|3     |BUFG       |     3|
|4     |CARRY4     |   339|
|5     |DSP48E1    |    60|
|18    |LUT1       |   881|
|19    |LUT2       |  1424|
|20    |LUT3       |  3647|
|21    |LUT4       |  2550|
|22    |LUT5       |  3243|
|23    |LUT6       |  5262|
|25    |MMCME2_ADV |     1|
|26    |MULT_AND   |     2|
|27    |MUXCY_L    |   200|
|28    |MUXF7      |   198|
|29    |RAM16X1D   |    11|
|30    |RAM32M     |   268|
|31    |RAM32X1D   |    70|
|32    |RAMB18E1   |    40|
|62    |RAMB36E1   |    46|
|68    |SRL16      |     2|
|69    |SRL16E     |  1301|
|70    |SRLC16E    |     8|
|71    |SRLC32E    |   363|
|72    |XORCY      |   126|
|73    |FDCE       |   349|
|74    |FDC        |     1|
|75    |FDPE       |     6|
|76    |FDR        |   160|
|77    |FDRE       | 15602|
|79    |FDS        |     1|
|80    |FDSE       |   717|
|81    |IBUF       |     3|
|82    |OBUF       |    20|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:11:46 ; elapsed = 00:12:11 . Memory (MB): peak = 3971.258 ; gain = 3193.109
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 15759 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:07:15 ; elapsed = 00:09:31 . Memory (MB): peak = 3971.258 ; gain = 1512.637
Synthesis Optimization Complete : Time (s): cpu = 00:11:47 ; elapsed = 00:12:13 . Memory (MB): peak = 3971.258 ; gain = 3193.109
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3971.258 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1637 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.079 . Memory (MB): peak = 3971.258 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 681 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 54 instances
  FDC_1 => FDCE (inverted pins: C): 1 instance 
  FDR => FDRE: 160 instances
  FDRE_1 => FDRE (inverted pins: C): 1 instance 
  FDS => FDSE: 1 instance 
  LUT6_2 => LUT6_2 (LUT5, LUT6): 111 instances
  MULT_AND => LUT2: 2 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 11 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 268 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 70 instances
  SRL16 => SRL16E: 2 instances

Synth Design complete | Checksum: 52a00349
INFO: [Common 17-83] Releasing license: Synthesis
1298 Infos, 329 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:12:23 ; elapsed = 00:12:57 . Memory (MB): peak = 3971.258 ; gain = 3396.117
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.395 . Memory (MB): peak = 3971.258 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/oussk/Downloads/ecg_cnn_BACKUP_1/hw/ecg_cnn_nexys_bd_backup/ecg_cnn_bd.runs/synth_1/system_bd_wrapper.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 3971.258 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_utilization -file system_bd_wrapper_utilization_synth.rpt -pb system_bd_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Nov 17 01:49:37 2025...
