
Laboratoire_5_git.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000029ac  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .init_array   00000004  08002b34  08002b34  00012b34  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  3 .fini_array   00000004  08002b38  08002b38  00012b38  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .data         00000024  20000000  08002b3c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .ccmram       00000000  10000000  10000000  00020024  2**0
                  CONTENTS
  6 .bss          0000013c  20000024  20000024  00020024  2**2
                  ALLOC
  7 ._user_heap_stack 00000400  20000160  20000160  00020024  2**0
                  ALLOC
  8 .ARM.attributes 00000030  00000000  00000000  00020024  2**0
                  CONTENTS, READONLY
  9 .debug_info   0000f8a8  00000000  00000000  00020054  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00002636  00000000  00000000  0002f8fc  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000da0  00000000  00000000  00031f38  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000c48  00000000  00000000  00032cd8  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   000057a7  00000000  00000000  00033920  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00003f4c  00000000  00000000  000390c7  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007c  00000000  00000000  0003d013  2**0
                  CONTENTS, READONLY
 16 .debug_frame  000039ec  00000000  00000000  0003d090  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000024 	.word	0x20000024
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08002b1c 	.word	0x08002b1c

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000028 	.word	0x20000028
 80001c4:	08002b1c 	.word	0x08002b1c

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	; 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000306:	f1a4 0401 	sub.w	r4, r4, #1
 800030a:	d1e9      	bne.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f092 0f00 	teq	r2, #0
 80004b2:	bf14      	ite	ne
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b8:	4770      	bxeq	lr
 80004ba:	b530      	push	{r4, r5, lr}
 80004bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004c8:	e720      	b.n	800030c <__adddf3+0x138>
 80004ca:	bf00      	nop

080004cc <__aeabi_ul2d>:
 80004cc:	ea50 0201 	orrs.w	r2, r0, r1
 80004d0:	bf08      	it	eq
 80004d2:	4770      	bxeq	lr
 80004d4:	b530      	push	{r4, r5, lr}
 80004d6:	f04f 0500 	mov.w	r5, #0
 80004da:	e00a      	b.n	80004f2 <__aeabi_l2d+0x16>

080004dc <__aeabi_l2d>:
 80004dc:	ea50 0201 	orrs.w	r2, r0, r1
 80004e0:	bf08      	it	eq
 80004e2:	4770      	bxeq	lr
 80004e4:	b530      	push	{r4, r5, lr}
 80004e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004ea:	d502      	bpl.n	80004f2 <__aeabi_l2d+0x16>
 80004ec:	4240      	negs	r0, r0
 80004ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004fe:	f43f aedc 	beq.w	80002ba <__adddf3+0xe6>
 8000502:	f04f 0203 	mov.w	r2, #3
 8000506:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800050a:	bf18      	it	ne
 800050c:	3203      	addne	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800051a:	f1c2 0320 	rsb	r3, r2, #32
 800051e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000522:	fa20 f002 	lsr.w	r0, r0, r2
 8000526:	fa01 fe03 	lsl.w	lr, r1, r3
 800052a:	ea40 000e 	orr.w	r0, r0, lr
 800052e:	fa21 f102 	lsr.w	r1, r1, r2
 8000532:	4414      	add	r4, r2
 8000534:	e6c1      	b.n	80002ba <__adddf3+0xe6>
 8000536:	bf00      	nop

08000538 <__aeabi_dmul>:
 8000538:	b570      	push	{r4, r5, r6, lr}
 800053a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800053e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000542:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000546:	bf1d      	ittte	ne
 8000548:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800054c:	ea94 0f0c 	teqne	r4, ip
 8000550:	ea95 0f0c 	teqne	r5, ip
 8000554:	f000 f8de 	bleq	8000714 <__aeabi_dmul+0x1dc>
 8000558:	442c      	add	r4, r5
 800055a:	ea81 0603 	eor.w	r6, r1, r3
 800055e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000562:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000566:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800056a:	bf18      	it	ne
 800056c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000570:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000574:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000578:	d038      	beq.n	80005ec <__aeabi_dmul+0xb4>
 800057a:	fba0 ce02 	umull	ip, lr, r0, r2
 800057e:	f04f 0500 	mov.w	r5, #0
 8000582:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000586:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800058a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800058e:	f04f 0600 	mov.w	r6, #0
 8000592:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000596:	f09c 0f00 	teq	ip, #0
 800059a:	bf18      	it	ne
 800059c:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005ac:	d204      	bcs.n	80005b8 <__aeabi_dmul+0x80>
 80005ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005b2:	416d      	adcs	r5, r5
 80005b4:	eb46 0606 	adc.w	r6, r6, r6
 80005b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005d0:	bf88      	it	hi
 80005d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005d6:	d81e      	bhi.n	8000616 <__aeabi_dmul+0xde>
 80005d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005dc:	bf08      	it	eq
 80005de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005e2:	f150 0000 	adcs.w	r0, r0, #0
 80005e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005ea:	bd70      	pop	{r4, r5, r6, pc}
 80005ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005f0:	ea46 0101 	orr.w	r1, r6, r1
 80005f4:	ea40 0002 	orr.w	r0, r0, r2
 80005f8:	ea81 0103 	eor.w	r1, r1, r3
 80005fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000600:	bfc2      	ittt	gt
 8000602:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000606:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800060a:	bd70      	popgt	{r4, r5, r6, pc}
 800060c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000610:	f04f 0e00 	mov.w	lr, #0
 8000614:	3c01      	subs	r4, #1
 8000616:	f300 80ab 	bgt.w	8000770 <__aeabi_dmul+0x238>
 800061a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800061e:	bfde      	ittt	le
 8000620:	2000      	movle	r0, #0
 8000622:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000626:	bd70      	pople	{r4, r5, r6, pc}
 8000628:	f1c4 0400 	rsb	r4, r4, #0
 800062c:	3c20      	subs	r4, #32
 800062e:	da35      	bge.n	800069c <__aeabi_dmul+0x164>
 8000630:	340c      	adds	r4, #12
 8000632:	dc1b      	bgt.n	800066c <__aeabi_dmul+0x134>
 8000634:	f104 0414 	add.w	r4, r4, #20
 8000638:	f1c4 0520 	rsb	r5, r4, #32
 800063c:	fa00 f305 	lsl.w	r3, r0, r5
 8000640:	fa20 f004 	lsr.w	r0, r0, r4
 8000644:	fa01 f205 	lsl.w	r2, r1, r5
 8000648:	ea40 0002 	orr.w	r0, r0, r2
 800064c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000650:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000654:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000658:	fa21 f604 	lsr.w	r6, r1, r4
 800065c:	eb42 0106 	adc.w	r1, r2, r6
 8000660:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000664:	bf08      	it	eq
 8000666:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800066a:	bd70      	pop	{r4, r5, r6, pc}
 800066c:	f1c4 040c 	rsb	r4, r4, #12
 8000670:	f1c4 0520 	rsb	r5, r4, #32
 8000674:	fa00 f304 	lsl.w	r3, r0, r4
 8000678:	fa20 f005 	lsr.w	r0, r0, r5
 800067c:	fa01 f204 	lsl.w	r2, r1, r4
 8000680:	ea40 0002 	orr.w	r0, r0, r2
 8000684:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000688:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800068c:	f141 0100 	adc.w	r1, r1, #0
 8000690:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000694:	bf08      	it	eq
 8000696:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f1c4 0520 	rsb	r5, r4, #32
 80006a0:	fa00 f205 	lsl.w	r2, r0, r5
 80006a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80006a8:	fa20 f304 	lsr.w	r3, r0, r4
 80006ac:	fa01 f205 	lsl.w	r2, r1, r5
 80006b0:	ea43 0302 	orr.w	r3, r3, r2
 80006b4:	fa21 f004 	lsr.w	r0, r1, r4
 80006b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006bc:	fa21 f204 	lsr.w	r2, r1, r4
 80006c0:	ea20 0002 	bic.w	r0, r0, r2
 80006c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006cc:	bf08      	it	eq
 80006ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006d2:	bd70      	pop	{r4, r5, r6, pc}
 80006d4:	f094 0f00 	teq	r4, #0
 80006d8:	d10f      	bne.n	80006fa <__aeabi_dmul+0x1c2>
 80006da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006de:	0040      	lsls	r0, r0, #1
 80006e0:	eb41 0101 	adc.w	r1, r1, r1
 80006e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006e8:	bf08      	it	eq
 80006ea:	3c01      	subeq	r4, #1
 80006ec:	d0f7      	beq.n	80006de <__aeabi_dmul+0x1a6>
 80006ee:	ea41 0106 	orr.w	r1, r1, r6
 80006f2:	f095 0f00 	teq	r5, #0
 80006f6:	bf18      	it	ne
 80006f8:	4770      	bxne	lr
 80006fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80006fe:	0052      	lsls	r2, r2, #1
 8000700:	eb43 0303 	adc.w	r3, r3, r3
 8000704:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000708:	bf08      	it	eq
 800070a:	3d01      	subeq	r5, #1
 800070c:	d0f7      	beq.n	80006fe <__aeabi_dmul+0x1c6>
 800070e:	ea43 0306 	orr.w	r3, r3, r6
 8000712:	4770      	bx	lr
 8000714:	ea94 0f0c 	teq	r4, ip
 8000718:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800071c:	bf18      	it	ne
 800071e:	ea95 0f0c 	teqne	r5, ip
 8000722:	d00c      	beq.n	800073e <__aeabi_dmul+0x206>
 8000724:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000728:	bf18      	it	ne
 800072a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800072e:	d1d1      	bne.n	80006d4 <__aeabi_dmul+0x19c>
 8000730:	ea81 0103 	eor.w	r1, r1, r3
 8000734:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000738:	f04f 0000 	mov.w	r0, #0
 800073c:	bd70      	pop	{r4, r5, r6, pc}
 800073e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000742:	bf06      	itte	eq
 8000744:	4610      	moveq	r0, r2
 8000746:	4619      	moveq	r1, r3
 8000748:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800074c:	d019      	beq.n	8000782 <__aeabi_dmul+0x24a>
 800074e:	ea94 0f0c 	teq	r4, ip
 8000752:	d102      	bne.n	800075a <__aeabi_dmul+0x222>
 8000754:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000758:	d113      	bne.n	8000782 <__aeabi_dmul+0x24a>
 800075a:	ea95 0f0c 	teq	r5, ip
 800075e:	d105      	bne.n	800076c <__aeabi_dmul+0x234>
 8000760:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000764:	bf1c      	itt	ne
 8000766:	4610      	movne	r0, r2
 8000768:	4619      	movne	r1, r3
 800076a:	d10a      	bne.n	8000782 <__aeabi_dmul+0x24a>
 800076c:	ea81 0103 	eor.w	r1, r1, r3
 8000770:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000774:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000778:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800077c:	f04f 0000 	mov.w	r0, #0
 8000780:	bd70      	pop	{r4, r5, r6, pc}
 8000782:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000786:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800078a:	bd70      	pop	{r4, r5, r6, pc}

0800078c <__aeabi_ddiv>:
 800078c:	b570      	push	{r4, r5, r6, lr}
 800078e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000792:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000796:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800079a:	bf1d      	ittte	ne
 800079c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a0:	ea94 0f0c 	teqne	r4, ip
 80007a4:	ea95 0f0c 	teqne	r5, ip
 80007a8:	f000 f8a7 	bleq	80008fa <__aeabi_ddiv+0x16e>
 80007ac:	eba4 0405 	sub.w	r4, r4, r5
 80007b0:	ea81 0e03 	eor.w	lr, r1, r3
 80007b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007bc:	f000 8088 	beq.w	80008d0 <__aeabi_ddiv+0x144>
 80007c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007e4:	429d      	cmp	r5, r3
 80007e6:	bf08      	it	eq
 80007e8:	4296      	cmpeq	r6, r2
 80007ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007f2:	d202      	bcs.n	80007fa <__aeabi_ddiv+0x6e>
 80007f4:	085b      	lsrs	r3, r3, #1
 80007f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007fa:	1ab6      	subs	r6, r6, r2
 80007fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000800:	085b      	lsrs	r3, r3, #1
 8000802:	ea4f 0232 	mov.w	r2, r2, rrx
 8000806:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800080a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800080e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000812:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000816:	bf22      	ittt	cs
 8000818:	1ab6      	subcs	r6, r6, r2
 800081a:	4675      	movcs	r5, lr
 800081c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000820:	085b      	lsrs	r3, r3, #1
 8000822:	ea4f 0232 	mov.w	r2, r2, rrx
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000838:	085b      	lsrs	r3, r3, #1
 800083a:	ea4f 0232 	mov.w	r2, r2, rrx
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000868:	ea55 0e06 	orrs.w	lr, r5, r6
 800086c:	d018      	beq.n	80008a0 <__aeabi_ddiv+0x114>
 800086e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000872:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000876:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800087a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800087e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000882:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000886:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800088a:	d1c0      	bne.n	800080e <__aeabi_ddiv+0x82>
 800088c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000890:	d10b      	bne.n	80008aa <__aeabi_ddiv+0x11e>
 8000892:	ea41 0100 	orr.w	r1, r1, r0
 8000896:	f04f 0000 	mov.w	r0, #0
 800089a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800089e:	e7b6      	b.n	800080e <__aeabi_ddiv+0x82>
 80008a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a4:	bf04      	itt	eq
 80008a6:	4301      	orreq	r1, r0
 80008a8:	2000      	moveq	r0, #0
 80008aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008ae:	bf88      	it	hi
 80008b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008b4:	f63f aeaf 	bhi.w	8000616 <__aeabi_dmul+0xde>
 80008b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80008bc:	bf04      	itt	eq
 80008be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008c6:	f150 0000 	adcs.w	r0, r0, #0
 80008ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008ce:	bd70      	pop	{r4, r5, r6, pc}
 80008d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008dc:	bfc2      	ittt	gt
 80008de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008e6:	bd70      	popgt	{r4, r5, r6, pc}
 80008e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008ec:	f04f 0e00 	mov.w	lr, #0
 80008f0:	3c01      	subs	r4, #1
 80008f2:	e690      	b.n	8000616 <__aeabi_dmul+0xde>
 80008f4:	ea45 0e06 	orr.w	lr, r5, r6
 80008f8:	e68d      	b.n	8000616 <__aeabi_dmul+0xde>
 80008fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008fe:	ea94 0f0c 	teq	r4, ip
 8000902:	bf08      	it	eq
 8000904:	ea95 0f0c 	teqeq	r5, ip
 8000908:	f43f af3b 	beq.w	8000782 <__aeabi_dmul+0x24a>
 800090c:	ea94 0f0c 	teq	r4, ip
 8000910:	d10a      	bne.n	8000928 <__aeabi_ddiv+0x19c>
 8000912:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000916:	f47f af34 	bne.w	8000782 <__aeabi_dmul+0x24a>
 800091a:	ea95 0f0c 	teq	r5, ip
 800091e:	f47f af25 	bne.w	800076c <__aeabi_dmul+0x234>
 8000922:	4610      	mov	r0, r2
 8000924:	4619      	mov	r1, r3
 8000926:	e72c      	b.n	8000782 <__aeabi_dmul+0x24a>
 8000928:	ea95 0f0c 	teq	r5, ip
 800092c:	d106      	bne.n	800093c <__aeabi_ddiv+0x1b0>
 800092e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000932:	f43f aefd 	beq.w	8000730 <__aeabi_dmul+0x1f8>
 8000936:	4610      	mov	r0, r2
 8000938:	4619      	mov	r1, r3
 800093a:	e722      	b.n	8000782 <__aeabi_dmul+0x24a>
 800093c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000940:	bf18      	it	ne
 8000942:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000946:	f47f aec5 	bne.w	80006d4 <__aeabi_dmul+0x19c>
 800094a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800094e:	f47f af0d 	bne.w	800076c <__aeabi_dmul+0x234>
 8000952:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000956:	f47f aeeb 	bne.w	8000730 <__aeabi_dmul+0x1f8>
 800095a:	e712      	b.n	8000782 <__aeabi_dmul+0x24a>

0800095c <__gedf2>:
 800095c:	f04f 3cff 	mov.w	ip, #4294967295
 8000960:	e006      	b.n	8000970 <__cmpdf2+0x4>
 8000962:	bf00      	nop

08000964 <__ledf2>:
 8000964:	f04f 0c01 	mov.w	ip, #1
 8000968:	e002      	b.n	8000970 <__cmpdf2+0x4>
 800096a:	bf00      	nop

0800096c <__cmpdf2>:
 800096c:	f04f 0c01 	mov.w	ip, #1
 8000970:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000974:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000978:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800097c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000980:	bf18      	it	ne
 8000982:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000986:	d01b      	beq.n	80009c0 <__cmpdf2+0x54>
 8000988:	b001      	add	sp, #4
 800098a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800098e:	bf0c      	ite	eq
 8000990:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000994:	ea91 0f03 	teqne	r1, r3
 8000998:	bf02      	ittt	eq
 800099a:	ea90 0f02 	teqeq	r0, r2
 800099e:	2000      	moveq	r0, #0
 80009a0:	4770      	bxeq	lr
 80009a2:	f110 0f00 	cmn.w	r0, #0
 80009a6:	ea91 0f03 	teq	r1, r3
 80009aa:	bf58      	it	pl
 80009ac:	4299      	cmppl	r1, r3
 80009ae:	bf08      	it	eq
 80009b0:	4290      	cmpeq	r0, r2
 80009b2:	bf2c      	ite	cs
 80009b4:	17d8      	asrcs	r0, r3, #31
 80009b6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009ba:	f040 0001 	orr.w	r0, r0, #1
 80009be:	4770      	bx	lr
 80009c0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009c4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009c8:	d102      	bne.n	80009d0 <__cmpdf2+0x64>
 80009ca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009ce:	d107      	bne.n	80009e0 <__cmpdf2+0x74>
 80009d0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009d4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d8:	d1d6      	bne.n	8000988 <__cmpdf2+0x1c>
 80009da:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009de:	d0d3      	beq.n	8000988 <__cmpdf2+0x1c>
 80009e0:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009e4:	4770      	bx	lr
 80009e6:	bf00      	nop

080009e8 <__aeabi_cdrcmple>:
 80009e8:	4684      	mov	ip, r0
 80009ea:	4610      	mov	r0, r2
 80009ec:	4662      	mov	r2, ip
 80009ee:	468c      	mov	ip, r1
 80009f0:	4619      	mov	r1, r3
 80009f2:	4663      	mov	r3, ip
 80009f4:	e000      	b.n	80009f8 <__aeabi_cdcmpeq>
 80009f6:	bf00      	nop

080009f8 <__aeabi_cdcmpeq>:
 80009f8:	b501      	push	{r0, lr}
 80009fa:	f7ff ffb7 	bl	800096c <__cmpdf2>
 80009fe:	2800      	cmp	r0, #0
 8000a00:	bf48      	it	mi
 8000a02:	f110 0f00 	cmnmi.w	r0, #0
 8000a06:	bd01      	pop	{r0, pc}

08000a08 <__aeabi_dcmpeq>:
 8000a08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a0c:	f7ff fff4 	bl	80009f8 <__aeabi_cdcmpeq>
 8000a10:	bf0c      	ite	eq
 8000a12:	2001      	moveq	r0, #1
 8000a14:	2000      	movne	r0, #0
 8000a16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a1a:	bf00      	nop

08000a1c <__aeabi_dcmplt>:
 8000a1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a20:	f7ff ffea 	bl	80009f8 <__aeabi_cdcmpeq>
 8000a24:	bf34      	ite	cc
 8000a26:	2001      	movcc	r0, #1
 8000a28:	2000      	movcs	r0, #0
 8000a2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a2e:	bf00      	nop

08000a30 <__aeabi_dcmple>:
 8000a30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a34:	f7ff ffe0 	bl	80009f8 <__aeabi_cdcmpeq>
 8000a38:	bf94      	ite	ls
 8000a3a:	2001      	movls	r0, #1
 8000a3c:	2000      	movhi	r0, #0
 8000a3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a42:	bf00      	nop

08000a44 <__aeabi_dcmpge>:
 8000a44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a48:	f7ff ffce 	bl	80009e8 <__aeabi_cdrcmple>
 8000a4c:	bf94      	ite	ls
 8000a4e:	2001      	movls	r0, #1
 8000a50:	2000      	movhi	r0, #0
 8000a52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a56:	bf00      	nop

08000a58 <__aeabi_dcmpgt>:
 8000a58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a5c:	f7ff ffc4 	bl	80009e8 <__aeabi_cdrcmple>
 8000a60:	bf34      	ite	cc
 8000a62:	2001      	movcc	r0, #1
 8000a64:	2000      	movcs	r0, #0
 8000a66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6a:	bf00      	nop

08000a6c <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 8000a6c:	b480      	push	{r7}
 8000a6e:	b085      	sub	sp, #20
 8000a70:	af00      	add	r7, sp, #0
 8000a72:	6078      	str	r0, [r7, #4]
  uint8_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
 8000a74:	2300      	movs	r3, #0
 8000a76:	73fb      	strb	r3, [r7, #15]
 8000a78:	2300      	movs	r3, #0
 8000a7a:	73bb      	strb	r3, [r7, #14]
 8000a7c:	230f      	movs	r3, #15
 8000a7e:	737b      	strb	r3, [r7, #13]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 8000a80:	687b      	ldr	r3, [r7, #4]
 8000a82:	78db      	ldrb	r3, [r3, #3]
 8000a84:	2b00      	cmp	r3, #0
 8000a86:	d039      	beq.n	8000afc <NVIC_Init+0x90>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 8000a88:	4b27      	ldr	r3, [pc, #156]	; (8000b28 <NVIC_Init+0xbc>)
 8000a8a:	68db      	ldr	r3, [r3, #12]
 8000a8c:	43db      	mvns	r3, r3
 8000a8e:	0a1b      	lsrs	r3, r3, #8
 8000a90:	b2db      	uxtb	r3, r3
 8000a92:	f003 0307 	and.w	r3, r3, #7
 8000a96:	73fb      	strb	r3, [r7, #15]
    tmppre = (0x4 - tmppriority);
 8000a98:	7bfb      	ldrb	r3, [r7, #15]
 8000a9a:	f1c3 0304 	rsb	r3, r3, #4
 8000a9e:	73bb      	strb	r3, [r7, #14]
    tmpsub = tmpsub >> tmppriority;
 8000aa0:	7b7a      	ldrb	r2, [r7, #13]
 8000aa2:	7bfb      	ldrb	r3, [r7, #15]
 8000aa4:	fa42 f303 	asr.w	r3, r2, r3
 8000aa8:	737b      	strb	r3, [r7, #13]

    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8000aaa:	687b      	ldr	r3, [r7, #4]
 8000aac:	785b      	ldrb	r3, [r3, #1]
 8000aae:	461a      	mov	r2, r3
 8000ab0:	7bbb      	ldrb	r3, [r7, #14]
 8000ab2:	fa02 f303 	lsl.w	r3, r2, r3
 8000ab6:	73fb      	strb	r3, [r7, #15]
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
 8000ab8:	687b      	ldr	r3, [r7, #4]
 8000aba:	789a      	ldrb	r2, [r3, #2]
 8000abc:	7b7b      	ldrb	r3, [r7, #13]
 8000abe:	4013      	ands	r3, r2
 8000ac0:	b2da      	uxtb	r2, r3
 8000ac2:	7bfb      	ldrb	r3, [r7, #15]
 8000ac4:	4313      	orrs	r3, r2
 8000ac6:	73fb      	strb	r3, [r7, #15]
        
    tmppriority = tmppriority << 0x04;
 8000ac8:	7bfb      	ldrb	r3, [r7, #15]
 8000aca:	011b      	lsls	r3, r3, #4
 8000acc:	73fb      	strb	r3, [r7, #15]
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 8000ace:	4a17      	ldr	r2, [pc, #92]	; (8000b2c <NVIC_Init+0xc0>)
 8000ad0:	687b      	ldr	r3, [r7, #4]
 8000ad2:	781b      	ldrb	r3, [r3, #0]
 8000ad4:	4413      	add	r3, r2
 8000ad6:	7bfa      	ldrb	r2, [r7, #15]
 8000ad8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000adc:	4a13      	ldr	r2, [pc, #76]	; (8000b2c <NVIC_Init+0xc0>)
 8000ade:	687b      	ldr	r3, [r7, #4]
 8000ae0:	781b      	ldrb	r3, [r3, #0]
 8000ae2:	095b      	lsrs	r3, r3, #5
 8000ae4:	b2db      	uxtb	r3, r3
 8000ae6:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000ae8:	687b      	ldr	r3, [r7, #4]
 8000aea:	781b      	ldrb	r3, [r3, #0]
 8000aec:	f003 031f 	and.w	r3, r3, #31
 8000af0:	2101      	movs	r1, #1
 8000af2:	fa01 f303 	lsl.w	r3, r1, r3
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000af6:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 8000afa:	e00f      	b.n	8000b1c <NVIC_Init+0xb0>
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000afc:	490b      	ldr	r1, [pc, #44]	; (8000b2c <NVIC_Init+0xc0>)
 8000afe:	687b      	ldr	r3, [r7, #4]
 8000b00:	781b      	ldrb	r3, [r3, #0]
 8000b02:	095b      	lsrs	r3, r3, #5
 8000b04:	b2db      	uxtb	r3, r3
 8000b06:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000b08:	687b      	ldr	r3, [r7, #4]
 8000b0a:	781b      	ldrb	r3, [r3, #0]
 8000b0c:	f003 031f 	and.w	r3, r3, #31
 8000b10:	2201      	movs	r2, #1
 8000b12:	409a      	lsls	r2, r3
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000b14:	f100 0320 	add.w	r3, r0, #32
 8000b18:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000b1c:	bf00      	nop
 8000b1e:	3714      	adds	r7, #20
 8000b20:	46bd      	mov	sp, r7
 8000b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b26:	4770      	bx	lr
 8000b28:	e000ed00 	.word	0xe000ed00
 8000b2c:	e000e100 	.word	0xe000e100

08000b30 <DAC_SetChannel1Data>:
  *            @arg DAC_Align_12b_R: 12bit right data alignment selected
  * @param  Data: Data to be loaded in the selected data holding register.
  * @retval None
  */
void DAC_SetChannel1Data(uint32_t DAC_Align, uint16_t Data)
{  
 8000b30:	b480      	push	{r7}
 8000b32:	b085      	sub	sp, #20
 8000b34:	af00      	add	r7, sp, #0
 8000b36:	6078      	str	r0, [r7, #4]
 8000b38:	460b      	mov	r3, r1
 8000b3a:	807b      	strh	r3, [r7, #2]
  __IO uint32_t tmp = 0;
 8000b3c:	2300      	movs	r3, #0
 8000b3e:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_DAC_ALIGN(DAC_Align));
  assert_param(IS_DAC_DATA(Data));
  
  tmp = (uint32_t)DAC_BASE; 
 8000b40:	4b08      	ldr	r3, [pc, #32]	; (8000b64 <DAC_SetChannel1Data+0x34>)
 8000b42:	60fb      	str	r3, [r7, #12]
  tmp += DHR12R1_OFFSET + DAC_Align;
 8000b44:	68fa      	ldr	r2, [r7, #12]
 8000b46:	687b      	ldr	r3, [r7, #4]
 8000b48:	4413      	add	r3, r2
 8000b4a:	3308      	adds	r3, #8
 8000b4c:	60fb      	str	r3, [r7, #12]

  /* Set the DAC channel1 selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8000b4e:	68fb      	ldr	r3, [r7, #12]
 8000b50:	461a      	mov	r2, r3
 8000b52:	887b      	ldrh	r3, [r7, #2]
 8000b54:	6013      	str	r3, [r2, #0]
}
 8000b56:	bf00      	nop
 8000b58:	3714      	adds	r7, #20
 8000b5a:	46bd      	mov	sp, r7
 8000b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b60:	4770      	bx	lr
 8000b62:	bf00      	nop
 8000b64:	40007400 	.word	0x40007400

08000b68 <DMA_Init>:
  * @param  DMA_InitStruct: pointer to a DMA_InitTypeDef structure that contains
  *         the configuration information for the specified DMA Stream.  
  * @retval None
  */
void DMA_Init(DMA_Stream_TypeDef* DMAy_Streamx, DMA_InitTypeDef* DMA_InitStruct)
{
 8000b68:	b480      	push	{r7}
 8000b6a:	b085      	sub	sp, #20
 8000b6c:	af00      	add	r7, sp, #0
 8000b6e:	6078      	str	r0, [r7, #4]
 8000b70:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8000b72:	2300      	movs	r3, #0
 8000b74:	60fb      	str	r3, [r7, #12]
  assert_param(IS_DMA_MEMORY_BURST(DMA_InitStruct->DMA_MemoryBurst));
  assert_param(IS_DMA_PERIPHERAL_BURST(DMA_InitStruct->DMA_PeripheralBurst));

  /*------------------------- DMAy Streamx CR Configuration ------------------*/
  /* Get the DMAy_Streamx CR value */
  tmpreg = DMAy_Streamx->CR;
 8000b76:	687b      	ldr	r3, [r7, #4]
 8000b78:	681b      	ldr	r3, [r3, #0]
 8000b7a:	60fb      	str	r3, [r7, #12]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmpreg &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8000b7c:	68fa      	ldr	r2, [r7, #12]
 8000b7e:	4b25      	ldr	r3, [pc, #148]	; (8000c14 <DMA_Init+0xac>)
 8000b80:	4013      	ands	r3, r2
 8000b82:	60fb      	str	r3, [r7, #12]
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 8000b84:	683b      	ldr	r3, [r7, #0]
 8000b86:	681a      	ldr	r2, [r3, #0]
 8000b88:	683b      	ldr	r3, [r7, #0]
 8000b8a:	68db      	ldr	r3, [r3, #12]
 8000b8c:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 8000b8e:	683b      	ldr	r3, [r7, #0]
 8000b90:	695b      	ldr	r3, [r3, #20]
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 8000b92:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 8000b94:	683b      	ldr	r3, [r7, #0]
 8000b96:	699b      	ldr	r3, [r3, #24]
 8000b98:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8000b9a:	683b      	ldr	r3, [r7, #0]
 8000b9c:	69db      	ldr	r3, [r3, #28]
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 8000b9e:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8000ba0:	683b      	ldr	r3, [r7, #0]
 8000ba2:	6a1b      	ldr	r3, [r3, #32]
 8000ba4:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 8000ba6:	683b      	ldr	r3, [r7, #0]
 8000ba8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8000baa:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 8000bac:	683b      	ldr	r3, [r7, #0]
 8000bae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000bb0:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 8000bb2:	683b      	ldr	r3, [r7, #0]
 8000bb4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 8000bb6:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 8000bb8:	683b      	ldr	r3, [r7, #0]
 8000bba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000bbc:	4313      	orrs	r3, r2
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 8000bbe:	68fa      	ldr	r2, [r7, #12]
 8000bc0:	4313      	orrs	r3, r2
 8000bc2:	60fb      	str	r3, [r7, #12]

  /* Write to DMAy Streamx CR register */
  DMAy_Streamx->CR = tmpreg;
 8000bc4:	687b      	ldr	r3, [r7, #4]
 8000bc6:	68fa      	ldr	r2, [r7, #12]
 8000bc8:	601a      	str	r2, [r3, #0]

  /*------------------------- DMAy Streamx FCR Configuration -----------------*/
  /* Get the DMAy_Streamx FCR value */
  tmpreg = DMAy_Streamx->FCR;
 8000bca:	687b      	ldr	r3, [r7, #4]
 8000bcc:	695b      	ldr	r3, [r3, #20]
 8000bce:	60fb      	str	r3, [r7, #12]

  /* Clear DMDIS and FTH bits */
  tmpreg &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8000bd0:	68fb      	ldr	r3, [r7, #12]
 8000bd2:	f023 0307 	bic.w	r3, r3, #7
 8000bd6:	60fb      	str	r3, [r7, #12]

  /* Configure DMAy Streamx FIFO: 
    Set DMDIS bits according to DMA_FIFOMode value 
    Set FTH bits according to DMA_FIFOThreshold value */
  tmpreg |= DMA_InitStruct->DMA_FIFOMode | DMA_InitStruct->DMA_FIFOThreshold;
 8000bd8:	683b      	ldr	r3, [r7, #0]
 8000bda:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000bdc:	683b      	ldr	r3, [r7, #0]
 8000bde:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000be0:	4313      	orrs	r3, r2
 8000be2:	68fa      	ldr	r2, [r7, #12]
 8000be4:	4313      	orrs	r3, r2
 8000be6:	60fb      	str	r3, [r7, #12]

  /* Write to DMAy Streamx CR */
  DMAy_Streamx->FCR = tmpreg;
 8000be8:	687b      	ldr	r3, [r7, #4]
 8000bea:	68fa      	ldr	r2, [r7, #12]
 8000bec:	615a      	str	r2, [r3, #20]

  /*------------------------- DMAy Streamx NDTR Configuration ----------------*/
  /* Write to DMAy Streamx NDTR register */
  DMAy_Streamx->NDTR = DMA_InitStruct->DMA_BufferSize;
 8000bee:	683b      	ldr	r3, [r7, #0]
 8000bf0:	691a      	ldr	r2, [r3, #16]
 8000bf2:	687b      	ldr	r3, [r7, #4]
 8000bf4:	605a      	str	r2, [r3, #4]

  /*------------------------- DMAy Streamx PAR Configuration -----------------*/
  /* Write to DMAy Streamx PAR */
  DMAy_Streamx->PAR = DMA_InitStruct->DMA_PeripheralBaseAddr;
 8000bf6:	683b      	ldr	r3, [r7, #0]
 8000bf8:	685a      	ldr	r2, [r3, #4]
 8000bfa:	687b      	ldr	r3, [r7, #4]
 8000bfc:	609a      	str	r2, [r3, #8]

  /*------------------------- DMAy Streamx M0AR Configuration ----------------*/
  /* Write to DMAy Streamx M0AR */
  DMAy_Streamx->M0AR = DMA_InitStruct->DMA_Memory0BaseAddr;
 8000bfe:	683b      	ldr	r3, [r7, #0]
 8000c00:	689a      	ldr	r2, [r3, #8]
 8000c02:	687b      	ldr	r3, [r7, #4]
 8000c04:	60da      	str	r2, [r3, #12]
}
 8000c06:	bf00      	nop
 8000c08:	3714      	adds	r7, #20
 8000c0a:	46bd      	mov	sp, r7
 8000c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c10:	4770      	bx	lr
 8000c12:	bf00      	nop
 8000c14:	f01c803f 	.word	0xf01c803f

08000c18 <DMA_Cmd>:
  *        this single data is finished.            
  *    
  * @retval None
  */
void DMA_Cmd(DMA_Stream_TypeDef* DMAy_Streamx, FunctionalState NewState)
{
 8000c18:	b480      	push	{r7}
 8000c1a:	b083      	sub	sp, #12
 8000c1c:	af00      	add	r7, sp, #0
 8000c1e:	6078      	str	r0, [r7, #4]
 8000c20:	460b      	mov	r3, r1
 8000c22:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000c24:	78fb      	ldrb	r3, [r7, #3]
 8000c26:	2b00      	cmp	r3, #0
 8000c28:	d006      	beq.n	8000c38 <DMA_Cmd+0x20>
  {
    /* Enable the selected DMAy Streamx by setting EN bit */
    DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_EN;
 8000c2a:	687b      	ldr	r3, [r7, #4]
 8000c2c:	681b      	ldr	r3, [r3, #0]
 8000c2e:	f043 0201 	orr.w	r2, r3, #1
 8000c32:	687b      	ldr	r3, [r7, #4]
 8000c34:	601a      	str	r2, [r3, #0]
  else
  {
    /* Disable the selected DMAy Streamx by clearing EN bit */
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
  }
}
 8000c36:	e005      	b.n	8000c44 <DMA_Cmd+0x2c>
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
 8000c38:	687b      	ldr	r3, [r7, #4]
 8000c3a:	681b      	ldr	r3, [r3, #0]
 8000c3c:	f023 0201 	bic.w	r2, r3, #1
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	601a      	str	r2, [r3, #0]
}
 8000c44:	bf00      	nop
 8000c46:	370c      	adds	r7, #12
 8000c48:	46bd      	mov	sp, r7
 8000c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c4e:	4770      	bx	lr

08000c50 <DMA_GetCmdStatus>:
  *          of this single data is finished.  
  *      
  * @retval Current state of the DMAy Streamx (ENABLE or DISABLE).
  */
FunctionalState DMA_GetCmdStatus(DMA_Stream_TypeDef* DMAy_Streamx)
{
 8000c50:	b480      	push	{r7}
 8000c52:	b085      	sub	sp, #20
 8000c54:	af00      	add	r7, sp, #0
 8000c56:	6078      	str	r0, [r7, #4]
  FunctionalState state = DISABLE;
 8000c58:	2300      	movs	r3, #0
 8000c5a:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));

  if ((DMAy_Streamx->CR & (uint32_t)DMA_SxCR_EN) != 0)
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	681b      	ldr	r3, [r3, #0]
 8000c60:	f003 0301 	and.w	r3, r3, #1
 8000c64:	2b00      	cmp	r3, #0
 8000c66:	d002      	beq.n	8000c6e <DMA_GetCmdStatus+0x1e>
  {
    /* The selected DMAy Streamx EN bit is set (DMA is still transferring) */
    state = ENABLE;
 8000c68:	2301      	movs	r3, #1
 8000c6a:	73fb      	strb	r3, [r7, #15]
 8000c6c:	e001      	b.n	8000c72 <DMA_GetCmdStatus+0x22>
  }
  else
  {
    /* The selected DMAy Streamx EN bit is cleared (DMA is disabled and 
        all transfers are complete) */
    state = DISABLE;
 8000c6e:	2300      	movs	r3, #0
 8000c70:	73fb      	strb	r3, [r7, #15]
  }
  return state;
 8000c72:	7bfb      	ldrb	r3, [r7, #15]
}
 8000c74:	4618      	mov	r0, r3
 8000c76:	3714      	adds	r7, #20
 8000c78:	46bd      	mov	sp, r7
 8000c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c7e:	4770      	bx	lr

08000c80 <DMA_GetFlagStatus>:
  *            @arg DMA_FLAG_FEIFx:  Streamx FIFO error flag
  *         Where x can be 0 to 7 to select the DMA Stream.
  * @retval The new state of DMA_FLAG (SET or RESET).
  */
FlagStatus DMA_GetFlagStatus(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG)
{
 8000c80:	b480      	push	{r7}
 8000c82:	b087      	sub	sp, #28
 8000c84:	af00      	add	r7, sp, #0
 8000c86:	6078      	str	r0, [r7, #4]
 8000c88:	6039      	str	r1, [r7, #0]
  FlagStatus bitstatus = RESET;
 8000c8a:	2300      	movs	r3, #0
 8000c8c:	75fb      	strb	r3, [r7, #23]
  DMA_TypeDef* DMAy;
  uint32_t tmpreg = 0;
 8000c8e:	2300      	movs	r3, #0
 8000c90:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_GET_FLAG(DMA_FLAG));

  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	4a15      	ldr	r2, [pc, #84]	; (8000cec <DMA_GetFlagStatus+0x6c>)
 8000c96:	4293      	cmp	r3, r2
 8000c98:	d802      	bhi.n	8000ca0 <DMA_GetFlagStatus+0x20>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 8000c9a:	4b15      	ldr	r3, [pc, #84]	; (8000cf0 <DMA_GetFlagStatus+0x70>)
 8000c9c:	613b      	str	r3, [r7, #16]
 8000c9e:	e001      	b.n	8000ca4 <DMA_GetFlagStatus+0x24>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 8000ca0:	4b14      	ldr	r3, [pc, #80]	; (8000cf4 <DMA_GetFlagStatus+0x74>)
 8000ca2:	613b      	str	r3, [r7, #16]
  }

  /* Check if the flag is in HISR or LISR */
  if ((DMA_FLAG & HIGH_ISR_MASK) != (uint32_t)RESET)
 8000ca4:	683b      	ldr	r3, [r7, #0]
 8000ca6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8000caa:	2b00      	cmp	r3, #0
 8000cac:	d003      	beq.n	8000cb6 <DMA_GetFlagStatus+0x36>
  {
    /* Get DMAy HISR register value */
    tmpreg = DMAy->HISR;
 8000cae:	693b      	ldr	r3, [r7, #16]
 8000cb0:	685b      	ldr	r3, [r3, #4]
 8000cb2:	60fb      	str	r3, [r7, #12]
 8000cb4:	e002      	b.n	8000cbc <DMA_GetFlagStatus+0x3c>
  }
  else
  {
    /* Get DMAy LISR register value */
    tmpreg = DMAy->LISR;
 8000cb6:	693b      	ldr	r3, [r7, #16]
 8000cb8:	681b      	ldr	r3, [r3, #0]
 8000cba:	60fb      	str	r3, [r7, #12]
  }   
 
  /* Mask the reserved bits */
  tmpreg &= (uint32_t)RESERVED_MASK;
 8000cbc:	68fb      	ldr	r3, [r7, #12]
 8000cbe:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 8000cc2:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 8000cc6:	60fb      	str	r3, [r7, #12]

  /* Check the status of the specified DMA flag */
  if ((tmpreg & DMA_FLAG) != (uint32_t)RESET)
 8000cc8:	68fa      	ldr	r2, [r7, #12]
 8000cca:	683b      	ldr	r3, [r7, #0]
 8000ccc:	4013      	ands	r3, r2
 8000cce:	2b00      	cmp	r3, #0
 8000cd0:	d002      	beq.n	8000cd8 <DMA_GetFlagStatus+0x58>
  {
    /* DMA_FLAG is set */
    bitstatus = SET;
 8000cd2:	2301      	movs	r3, #1
 8000cd4:	75fb      	strb	r3, [r7, #23]
 8000cd6:	e001      	b.n	8000cdc <DMA_GetFlagStatus+0x5c>
  }
  else
  {
    /* DMA_FLAG is reset */
    bitstatus = RESET;
 8000cd8:	2300      	movs	r3, #0
 8000cda:	75fb      	strb	r3, [r7, #23]
  }

  /* Return the DMA_FLAG status */
  return  bitstatus;
 8000cdc:	7dfb      	ldrb	r3, [r7, #23]
}
 8000cde:	4618      	mov	r0, r3
 8000ce0:	371c      	adds	r7, #28
 8000ce2:	46bd      	mov	sp, r7
 8000ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce8:	4770      	bx	lr
 8000cea:	bf00      	nop
 8000cec:	4002640f 	.word	0x4002640f
 8000cf0:	40026000 	.word	0x40026000
 8000cf4:	40026400 	.word	0x40026400

08000cf8 <DMA_ClearFlag>:
  *            @arg DMA_FLAG_FEIFx:  Streamx FIFO error flag
  *         Where x can be 0 to 7 to select the DMA Stream.   
  * @retval None
  */
void DMA_ClearFlag(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG)
{
 8000cf8:	b480      	push	{r7}
 8000cfa:	b085      	sub	sp, #20
 8000cfc:	af00      	add	r7, sp, #0
 8000cfe:	6078      	str	r0, [r7, #4]
 8000d00:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_CLEAR_FLAG(DMA_FLAG));

  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	4a10      	ldr	r2, [pc, #64]	; (8000d48 <DMA_ClearFlag+0x50>)
 8000d06:	4293      	cmp	r3, r2
 8000d08:	d802      	bhi.n	8000d10 <DMA_ClearFlag+0x18>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 8000d0a:	4b10      	ldr	r3, [pc, #64]	; (8000d4c <DMA_ClearFlag+0x54>)
 8000d0c:	60fb      	str	r3, [r7, #12]
 8000d0e:	e001      	b.n	8000d14 <DMA_ClearFlag+0x1c>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 8000d10:	4b0f      	ldr	r3, [pc, #60]	; (8000d50 <DMA_ClearFlag+0x58>)
 8000d12:	60fb      	str	r3, [r7, #12]
  }

  /* Check if LIFCR or HIFCR register is targeted */
  if ((DMA_FLAG & HIGH_ISR_MASK) != (uint32_t)RESET)
 8000d14:	683b      	ldr	r3, [r7, #0]
 8000d16:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8000d1a:	2b00      	cmp	r3, #0
 8000d1c:	d007      	beq.n	8000d2e <DMA_ClearFlag+0x36>
  {
    /* Set DMAy HIFCR register clear flag bits */
    DMAy->HIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
 8000d1e:	683b      	ldr	r3, [r7, #0]
 8000d20:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 8000d24:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 8000d28:	68fa      	ldr	r2, [r7, #12]
 8000d2a:	60d3      	str	r3, [r2, #12]
  else 
  {
    /* Set DMAy LIFCR register clear flag bits */
    DMAy->LIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
  }    
}
 8000d2c:	e006      	b.n	8000d3c <DMA_ClearFlag+0x44>
    DMAy->LIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
 8000d2e:	683b      	ldr	r3, [r7, #0]
 8000d30:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 8000d34:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 8000d38:	68fa      	ldr	r2, [r7, #12]
 8000d3a:	6093      	str	r3, [r2, #8]
}
 8000d3c:	bf00      	nop
 8000d3e:	3714      	adds	r7, #20
 8000d40:	46bd      	mov	sp, r7
 8000d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d46:	4770      	bx	lr
 8000d48:	4002640f 	.word	0x4002640f
 8000d4c:	40026000 	.word	0x40026000
 8000d50:	40026400 	.word	0x40026400

08000d54 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8000d54:	b480      	push	{r7}
 8000d56:	b087      	sub	sp, #28
 8000d58:	af00      	add	r7, sp, #0
 8000d5a:	6078      	str	r0, [r7, #4]
 8000d5c:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 8000d5e:	2300      	movs	r3, #0
 8000d60:	617b      	str	r3, [r7, #20]
 8000d62:	2300      	movs	r3, #0
 8000d64:	613b      	str	r3, [r7, #16]
 8000d66:	2300      	movs	r3, #0
 8000d68:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* -------------------------Configure the port pins---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8000d6a:	2300      	movs	r3, #0
 8000d6c:	617b      	str	r3, [r7, #20]
 8000d6e:	e076      	b.n	8000e5e <GPIO_Init+0x10a>
  {
    pos = ((uint32_t)0x01) << pinpos;
 8000d70:	2201      	movs	r2, #1
 8000d72:	697b      	ldr	r3, [r7, #20]
 8000d74:	fa02 f303 	lsl.w	r3, r2, r3
 8000d78:	613b      	str	r3, [r7, #16]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8000d7a:	683b      	ldr	r3, [r7, #0]
 8000d7c:	681a      	ldr	r2, [r3, #0]
 8000d7e:	693b      	ldr	r3, [r7, #16]
 8000d80:	4013      	ands	r3, r2
 8000d82:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 8000d84:	68fa      	ldr	r2, [r7, #12]
 8000d86:	693b      	ldr	r3, [r7, #16]
 8000d88:	429a      	cmp	r2, r3
 8000d8a:	d165      	bne.n	8000e58 <GPIO_Init+0x104>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	681a      	ldr	r2, [r3, #0]
 8000d90:	697b      	ldr	r3, [r7, #20]
 8000d92:	005b      	lsls	r3, r3, #1
 8000d94:	2103      	movs	r1, #3
 8000d96:	fa01 f303 	lsl.w	r3, r1, r3
 8000d9a:	43db      	mvns	r3, r3
 8000d9c:	401a      	ands	r2, r3
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	601a      	str	r2, [r3, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000da2:	687b      	ldr	r3, [r7, #4]
 8000da4:	681a      	ldr	r2, [r3, #0]
 8000da6:	683b      	ldr	r3, [r7, #0]
 8000da8:	791b      	ldrb	r3, [r3, #4]
 8000daa:	4619      	mov	r1, r3
 8000dac:	697b      	ldr	r3, [r7, #20]
 8000dae:	005b      	lsls	r3, r3, #1
 8000db0:	fa01 f303 	lsl.w	r3, r1, r3
 8000db4:	431a      	orrs	r2, r3
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8000dba:	683b      	ldr	r3, [r7, #0]
 8000dbc:	791b      	ldrb	r3, [r3, #4]
 8000dbe:	2b01      	cmp	r3, #1
 8000dc0:	d003      	beq.n	8000dca <GPIO_Init+0x76>
 8000dc2:	683b      	ldr	r3, [r7, #0]
 8000dc4:	791b      	ldrb	r3, [r3, #4]
 8000dc6:	2b02      	cmp	r3, #2
 8000dc8:	d12e      	bne.n	8000e28 <GPIO_Init+0xd4>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8000dca:	687b      	ldr	r3, [r7, #4]
 8000dcc:	689a      	ldr	r2, [r3, #8]
 8000dce:	697b      	ldr	r3, [r7, #20]
 8000dd0:	005b      	lsls	r3, r3, #1
 8000dd2:	2103      	movs	r1, #3
 8000dd4:	fa01 f303 	lsl.w	r3, r1, r3
 8000dd8:	43db      	mvns	r3, r3
 8000dda:	401a      	ands	r2, r3
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	689a      	ldr	r2, [r3, #8]
 8000de4:	683b      	ldr	r3, [r7, #0]
 8000de6:	795b      	ldrb	r3, [r3, #5]
 8000de8:	4619      	mov	r1, r3
 8000dea:	697b      	ldr	r3, [r7, #20]
 8000dec:	005b      	lsls	r3, r3, #1
 8000dee:	fa01 f303 	lsl.w	r3, r1, r3
 8000df2:	431a      	orrs	r2, r3
 8000df4:	687b      	ldr	r3, [r7, #4]
 8000df6:	609a      	str	r2, [r3, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	685a      	ldr	r2, [r3, #4]
 8000dfc:	697b      	ldr	r3, [r7, #20]
 8000dfe:	b29b      	uxth	r3, r3
 8000e00:	4619      	mov	r1, r3
 8000e02:	2301      	movs	r3, #1
 8000e04:	408b      	lsls	r3, r1
 8000e06:	43db      	mvns	r3, r3
 8000e08:	401a      	ands	r2, r3
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	605a      	str	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 8000e0e:	687b      	ldr	r3, [r7, #4]
 8000e10:	685b      	ldr	r3, [r3, #4]
 8000e12:	683a      	ldr	r2, [r7, #0]
 8000e14:	7992      	ldrb	r2, [r2, #6]
 8000e16:	4611      	mov	r1, r2
 8000e18:	697a      	ldr	r2, [r7, #20]
 8000e1a:	b292      	uxth	r2, r2
 8000e1c:	fa01 f202 	lsl.w	r2, r1, r2
 8000e20:	b292      	uxth	r2, r2
 8000e22:	431a      	orrs	r2, r3
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	605a      	str	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	68da      	ldr	r2, [r3, #12]
 8000e2c:	697b      	ldr	r3, [r7, #20]
 8000e2e:	b29b      	uxth	r3, r3
 8000e30:	005b      	lsls	r3, r3, #1
 8000e32:	2103      	movs	r1, #3
 8000e34:	fa01 f303 	lsl.w	r3, r1, r3
 8000e38:	43db      	mvns	r3, r3
 8000e3a:	401a      	ands	r2, r3
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	68da      	ldr	r2, [r3, #12]
 8000e44:	683b      	ldr	r3, [r7, #0]
 8000e46:	79db      	ldrb	r3, [r3, #7]
 8000e48:	4619      	mov	r1, r3
 8000e4a:	697b      	ldr	r3, [r7, #20]
 8000e4c:	005b      	lsls	r3, r3, #1
 8000e4e:	fa01 f303 	lsl.w	r3, r1, r3
 8000e52:	431a      	orrs	r2, r3
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	60da      	str	r2, [r3, #12]
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8000e58:	697b      	ldr	r3, [r7, #20]
 8000e5a:	3301      	adds	r3, #1
 8000e5c:	617b      	str	r3, [r7, #20]
 8000e5e:	697b      	ldr	r3, [r7, #20]
 8000e60:	2b0f      	cmp	r3, #15
 8000e62:	d985      	bls.n	8000d70 <GPIO_Init+0x1c>
    }
  }
}
 8000e64:	bf00      	nop
 8000e66:	371c      	adds	r7, #28
 8000e68:	46bd      	mov	sp, r7
 8000e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e6e:	4770      	bx	lr

08000e70 <GPIO_SetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *          This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_SetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000e70:	b480      	push	{r7}
 8000e72:	b083      	sub	sp, #12
 8000e74:	af00      	add	r7, sp, #0
 8000e76:	6078      	str	r0, [r7, #4]
 8000e78:	460b      	mov	r3, r1
 8000e7a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRL = GPIO_Pin;
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	887a      	ldrh	r2, [r7, #2]
 8000e80:	831a      	strh	r2, [r3, #24]
}
 8000e82:	bf00      	nop
 8000e84:	370c      	adds	r7, #12
 8000e86:	46bd      	mov	sp, r7
 8000e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e8c:	4770      	bx	lr

08000e8e <GPIO_ResetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *          This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_ResetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000e8e:	b480      	push	{r7}
 8000e90:	b083      	sub	sp, #12
 8000e92:	af00      	add	r7, sp, #0
 8000e94:	6078      	str	r0, [r7, #4]
 8000e96:	460b      	mov	r3, r1
 8000e98:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRH = GPIO_Pin;
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	887a      	ldrh	r2, [r7, #2]
 8000e9e:	835a      	strh	r2, [r3, #26]
}
 8000ea0:	bf00      	nop
 8000ea2:	370c      	adds	r7, #12
 8000ea4:	46bd      	mov	sp, r7
 8000ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eaa:	4770      	bx	lr

08000eac <GPIO_PinAFConfig>:
  *            @arg GPIO_AF_DCMI: Connect DCMI pins to AF13
  *            @arg GPIO_AF_EVENTOUT: Connect EVENTOUT pins to AF15
  * @retval None
  */
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
{
 8000eac:	b480      	push	{r7}
 8000eae:	b085      	sub	sp, #20
 8000eb0:	af00      	add	r7, sp, #0
 8000eb2:	6078      	str	r0, [r7, #4]
 8000eb4:	460b      	mov	r3, r1
 8000eb6:	807b      	strh	r3, [r7, #2]
 8000eb8:	4613      	mov	r3, r2
 8000eba:	707b      	strb	r3, [r7, #1]
  uint32_t temp = 0x00;
 8000ebc:	2300      	movs	r3, #0
 8000ebe:	60fb      	str	r3, [r7, #12]
  uint32_t temp_2 = 0x00;
 8000ec0:	2300      	movs	r3, #0
 8000ec2:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8000ec4:	787a      	ldrb	r2, [r7, #1]
 8000ec6:	887b      	ldrh	r3, [r7, #2]
 8000ec8:	f003 0307 	and.w	r3, r3, #7
 8000ecc:	009b      	lsls	r3, r3, #2
 8000ece:	fa02 f303 	lsl.w	r3, r2, r3
 8000ed2:	60fb      	str	r3, [r7, #12]
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8000ed4:	887b      	ldrh	r3, [r7, #2]
 8000ed6:	08db      	lsrs	r3, r3, #3
 8000ed8:	b29b      	uxth	r3, r3
 8000eda:	4618      	mov	r0, r3
 8000edc:	887b      	ldrh	r3, [r7, #2]
 8000ede:	08db      	lsrs	r3, r3, #3
 8000ee0:	b29b      	uxth	r3, r3
 8000ee2:	461a      	mov	r2, r3
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	3208      	adds	r2, #8
 8000ee8:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000eec:	887b      	ldrh	r3, [r7, #2]
 8000eee:	f003 0307 	and.w	r3, r3, #7
 8000ef2:	009b      	lsls	r3, r3, #2
 8000ef4:	210f      	movs	r1, #15
 8000ef6:	fa01 f303 	lsl.w	r3, r1, r3
 8000efa:	43db      	mvns	r3, r3
 8000efc:	ea02 0103 	and.w	r1, r2, r3
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	f100 0208 	add.w	r2, r0, #8
 8000f06:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 8000f0a:	887b      	ldrh	r3, [r7, #2]
 8000f0c:	08db      	lsrs	r3, r3, #3
 8000f0e:	b29b      	uxth	r3, r3
 8000f10:	461a      	mov	r2, r3
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	3208      	adds	r2, #8
 8000f16:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000f1a:	68fb      	ldr	r3, [r7, #12]
 8000f1c:	4313      	orrs	r3, r2
 8000f1e:	60bb      	str	r3, [r7, #8]
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
 8000f20:	887b      	ldrh	r3, [r7, #2]
 8000f22:	08db      	lsrs	r3, r3, #3
 8000f24:	b29b      	uxth	r3, r3
 8000f26:	461a      	mov	r2, r3
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	3208      	adds	r2, #8
 8000f2c:	68b9      	ldr	r1, [r7, #8]
 8000f2e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 8000f32:	bf00      	nop
 8000f34:	3714      	adds	r7, #20
 8000f36:	46bd      	mov	sp, r7
 8000f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f3c:	4770      	bx	lr
	...

08000f40 <RCC_GetClocksFreq>:
  *         configuration based on this function will be incorrect.
  *    
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 8000f40:	b480      	push	{r7}
 8000f42:	b089      	sub	sp, #36	; 0x24
 8000f44:	af00      	add	r7, sp, #0
 8000f46:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, presc = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 8000f48:	2300      	movs	r3, #0
 8000f4a:	61bb      	str	r3, [r7, #24]
 8000f4c:	2300      	movs	r3, #0
 8000f4e:	617b      	str	r3, [r7, #20]
 8000f50:	2300      	movs	r3, #0
 8000f52:	61fb      	str	r3, [r7, #28]
 8000f54:	2302      	movs	r3, #2
 8000f56:	613b      	str	r3, [r7, #16]
 8000f58:	2300      	movs	r3, #0
 8000f5a:	60fb      	str	r3, [r7, #12]
 8000f5c:	2302      	movs	r3, #2
 8000f5e:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8000f60:	4b47      	ldr	r3, [pc, #284]	; (8001080 <RCC_GetClocksFreq+0x140>)
 8000f62:	689b      	ldr	r3, [r3, #8]
 8000f64:	f003 030c 	and.w	r3, r3, #12
 8000f68:	61bb      	str	r3, [r7, #24]

  switch (tmp)
 8000f6a:	69bb      	ldr	r3, [r7, #24]
 8000f6c:	2b04      	cmp	r3, #4
 8000f6e:	d007      	beq.n	8000f80 <RCC_GetClocksFreq+0x40>
 8000f70:	2b08      	cmp	r3, #8
 8000f72:	d009      	beq.n	8000f88 <RCC_GetClocksFreq+0x48>
 8000f74:	2b00      	cmp	r3, #0
 8000f76:	d13d      	bne.n	8000ff4 <RCC_GetClocksFreq+0xb4>
  {
    case 0x00:  /* HSI used as system clock source */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	4a42      	ldr	r2, [pc, #264]	; (8001084 <RCC_GetClocksFreq+0x144>)
 8000f7c:	601a      	str	r2, [r3, #0]
      break;
 8000f7e:	e03d      	b.n	8000ffc <RCC_GetClocksFreq+0xbc>
    case 0x04:  /* HSE used as system clock  source */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	4a41      	ldr	r2, [pc, #260]	; (8001088 <RCC_GetClocksFreq+0x148>)
 8000f84:	601a      	str	r2, [r3, #0]
      break;
 8000f86:	e039      	b.n	8000ffc <RCC_GetClocksFreq+0xbc>
    case 0x08:  /* PLL used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
         SYSCLK = PLL_VCO / PLLP
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 8000f88:	4b3d      	ldr	r3, [pc, #244]	; (8001080 <RCC_GetClocksFreq+0x140>)
 8000f8a:	685b      	ldr	r3, [r3, #4]
 8000f8c:	0d9b      	lsrs	r3, r3, #22
 8000f8e:	f003 0301 	and.w	r3, r3, #1
 8000f92:	60fb      	str	r3, [r7, #12]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000f94:	4b3a      	ldr	r3, [pc, #232]	; (8001080 <RCC_GetClocksFreq+0x140>)
 8000f96:	685b      	ldr	r3, [r3, #4]
 8000f98:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8000f9c:	60bb      	str	r3, [r7, #8]
      
      if (pllsource != 0)
 8000f9e:	68fb      	ldr	r3, [r7, #12]
 8000fa0:	2b00      	cmp	r3, #0
 8000fa2:	d00c      	beq.n	8000fbe <RCC_GetClocksFreq+0x7e>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8000fa4:	4a38      	ldr	r2, [pc, #224]	; (8001088 <RCC_GetClocksFreq+0x148>)
 8000fa6:	68bb      	ldr	r3, [r7, #8]
 8000fa8:	fbb2 f3f3 	udiv	r3, r2, r3
 8000fac:	4a34      	ldr	r2, [pc, #208]	; (8001080 <RCC_GetClocksFreq+0x140>)
 8000fae:	6852      	ldr	r2, [r2, #4]
 8000fb0:	0992      	lsrs	r2, r2, #6
 8000fb2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8000fb6:	fb02 f303 	mul.w	r3, r2, r3
 8000fba:	61fb      	str	r3, [r7, #28]
 8000fbc:	e00b      	b.n	8000fd6 <RCC_GetClocksFreq+0x96>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 8000fbe:	4a31      	ldr	r2, [pc, #196]	; (8001084 <RCC_GetClocksFreq+0x144>)
 8000fc0:	68bb      	ldr	r3, [r7, #8]
 8000fc2:	fbb2 f3f3 	udiv	r3, r2, r3
 8000fc6:	4a2e      	ldr	r2, [pc, #184]	; (8001080 <RCC_GetClocksFreq+0x140>)
 8000fc8:	6852      	ldr	r2, [r2, #4]
 8000fca:	0992      	lsrs	r2, r2, #6
 8000fcc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8000fd0:	fb02 f303 	mul.w	r3, r2, r3
 8000fd4:	61fb      	str	r3, [r7, #28]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 8000fd6:	4b2a      	ldr	r3, [pc, #168]	; (8001080 <RCC_GetClocksFreq+0x140>)
 8000fd8:	685b      	ldr	r3, [r3, #4]
 8000fda:	0c1b      	lsrs	r3, r3, #16
 8000fdc:	f003 0303 	and.w	r3, r3, #3
 8000fe0:	3301      	adds	r3, #1
 8000fe2:	005b      	lsls	r3, r3, #1
 8000fe4:	613b      	str	r3, [r7, #16]
      RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
 8000fe6:	69fa      	ldr	r2, [r7, #28]
 8000fe8:	693b      	ldr	r3, [r7, #16]
 8000fea:	fbb2 f2f3 	udiv	r2, r2, r3
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	601a      	str	r2, [r3, #0]
      break;
 8000ff2:	e003      	b.n	8000ffc <RCC_GetClocksFreq+0xbc>
    default:
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	4a23      	ldr	r2, [pc, #140]	; (8001084 <RCC_GetClocksFreq+0x144>)
 8000ff8:	601a      	str	r2, [r3, #0]
      break;
 8000ffa:	bf00      	nop
  }
  /* Compute HCLK, PCLK1 and PCLK2 clocks frequencies ------------------------*/

  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 8000ffc:	4b20      	ldr	r3, [pc, #128]	; (8001080 <RCC_GetClocksFreq+0x140>)
 8000ffe:	689b      	ldr	r3, [r3, #8]
 8001000:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001004:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 4;
 8001006:	69bb      	ldr	r3, [r7, #24]
 8001008:	091b      	lsrs	r3, r3, #4
 800100a:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 800100c:	4a1f      	ldr	r2, [pc, #124]	; (800108c <RCC_GetClocksFreq+0x14c>)
 800100e:	69bb      	ldr	r3, [r7, #24]
 8001010:	4413      	add	r3, r2
 8001012:	781b      	ldrb	r3, [r3, #0]
 8001014:	b2db      	uxtb	r3, r3
 8001016:	617b      	str	r3, [r7, #20]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	681a      	ldr	r2, [r3, #0]
 800101c:	697b      	ldr	r3, [r7, #20]
 800101e:	40da      	lsrs	r2, r3
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	605a      	str	r2, [r3, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE1;
 8001024:	4b16      	ldr	r3, [pc, #88]	; (8001080 <RCC_GetClocksFreq+0x140>)
 8001026:	689b      	ldr	r3, [r3, #8]
 8001028:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 800102c:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 10;
 800102e:	69bb      	ldr	r3, [r7, #24]
 8001030:	0a9b      	lsrs	r3, r3, #10
 8001032:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 8001034:	4a15      	ldr	r2, [pc, #84]	; (800108c <RCC_GetClocksFreq+0x14c>)
 8001036:	69bb      	ldr	r3, [r7, #24]
 8001038:	4413      	add	r3, r2
 800103a:	781b      	ldrb	r3, [r3, #0]
 800103c:	b2db      	uxtb	r3, r3
 800103e:	617b      	str	r3, [r7, #20]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	685a      	ldr	r2, [r3, #4]
 8001044:	697b      	ldr	r3, [r7, #20]
 8001046:	40da      	lsrs	r2, r3
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	609a      	str	r2, [r3, #8]

  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE2;
 800104c:	4b0c      	ldr	r3, [pc, #48]	; (8001080 <RCC_GetClocksFreq+0x140>)
 800104e:	689b      	ldr	r3, [r3, #8]
 8001050:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8001054:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 13;
 8001056:	69bb      	ldr	r3, [r7, #24]
 8001058:	0b5b      	lsrs	r3, r3, #13
 800105a:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 800105c:	4a0b      	ldr	r2, [pc, #44]	; (800108c <RCC_GetClocksFreq+0x14c>)
 800105e:	69bb      	ldr	r3, [r7, #24]
 8001060:	4413      	add	r3, r2
 8001062:	781b      	ldrb	r3, [r3, #0]
 8001064:	b2db      	uxtb	r3, r3
 8001066:	617b      	str	r3, [r7, #20]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	685a      	ldr	r2, [r3, #4]
 800106c:	697b      	ldr	r3, [r7, #20]
 800106e:	40da      	lsrs	r2, r3
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	60da      	str	r2, [r3, #12]
}
 8001074:	bf00      	nop
 8001076:	3724      	adds	r7, #36	; 0x24
 8001078:	46bd      	mov	sp, r7
 800107a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800107e:	4770      	bx	lr
 8001080:	40023800 	.word	0x40023800
 8001084:	00f42400 	.word	0x00f42400
 8001088:	007a1200 	.word	0x007a1200
 800108c:	20000000 	.word	0x20000000

08001090 <RCC_AHB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 8001090:	b480      	push	{r7}
 8001092:	b083      	sub	sp, #12
 8001094:	af00      	add	r7, sp, #0
 8001096:	6078      	str	r0, [r7, #4]
 8001098:	460b      	mov	r3, r1
 800109a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800109c:	78fb      	ldrb	r3, [r7, #3]
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d006      	beq.n	80010b0 <RCC_AHB1PeriphClockCmd+0x20>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 80010a2:	490a      	ldr	r1, [pc, #40]	; (80010cc <RCC_AHB1PeriphClockCmd+0x3c>)
 80010a4:	4b09      	ldr	r3, [pc, #36]	; (80010cc <RCC_AHB1PeriphClockCmd+0x3c>)
 80010a6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	4313      	orrs	r3, r2
 80010ac:	630b      	str	r3, [r1, #48]	; 0x30
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
  }
}
 80010ae:	e006      	b.n	80010be <RCC_AHB1PeriphClockCmd+0x2e>
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 80010b0:	4906      	ldr	r1, [pc, #24]	; (80010cc <RCC_AHB1PeriphClockCmd+0x3c>)
 80010b2:	4b06      	ldr	r3, [pc, #24]	; (80010cc <RCC_AHB1PeriphClockCmd+0x3c>)
 80010b4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	43db      	mvns	r3, r3
 80010ba:	4013      	ands	r3, r2
 80010bc:	630b      	str	r3, [r1, #48]	; 0x30
}
 80010be:	bf00      	nop
 80010c0:	370c      	adds	r7, #12
 80010c2:	46bd      	mov	sp, r7
 80010c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010c8:	4770      	bx	lr
 80010ca:	bf00      	nop
 80010cc:	40023800 	.word	0x40023800

080010d0 <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 80010d0:	b480      	push	{r7}
 80010d2:	b083      	sub	sp, #12
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	6078      	str	r0, [r7, #4]
 80010d8:	460b      	mov	r3, r1
 80010da:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80010dc:	78fb      	ldrb	r3, [r7, #3]
 80010de:	2b00      	cmp	r3, #0
 80010e0:	d006      	beq.n	80010f0 <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 80010e2:	490a      	ldr	r1, [pc, #40]	; (800110c <RCC_APB1PeriphClockCmd+0x3c>)
 80010e4:	4b09      	ldr	r3, [pc, #36]	; (800110c <RCC_APB1PeriphClockCmd+0x3c>)
 80010e6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	4313      	orrs	r3, r2
 80010ec:	640b      	str	r3, [r1, #64]	; 0x40
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
  }
}
 80010ee:	e006      	b.n	80010fe <RCC_APB1PeriphClockCmd+0x2e>
    RCC->APB1ENR &= ~RCC_APB1Periph;
 80010f0:	4906      	ldr	r1, [pc, #24]	; (800110c <RCC_APB1PeriphClockCmd+0x3c>)
 80010f2:	4b06      	ldr	r3, [pc, #24]	; (800110c <RCC_APB1PeriphClockCmd+0x3c>)
 80010f4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	43db      	mvns	r3, r3
 80010fa:	4013      	ands	r3, r2
 80010fc:	640b      	str	r3, [r1, #64]	; 0x40
}
 80010fe:	bf00      	nop
 8001100:	370c      	adds	r7, #12
 8001102:	46bd      	mov	sp, r7
 8001104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001108:	4770      	bx	lr
 800110a:	bf00      	nop
 800110c:	40023800 	.word	0x40023800

08001110 <SPI_I2S_SendData>:
  *         in SPI mode or 2 or 3 in I2S mode or I2Sxext for I2S full duplex mode.     
  * @param  Data: Data to be transmitted.
  * @retval None
  */
void SPI_I2S_SendData(SPI_TypeDef* SPIx, uint16_t Data)
{
 8001110:	b480      	push	{r7}
 8001112:	b083      	sub	sp, #12
 8001114:	af00      	add	r7, sp, #0
 8001116:	6078      	str	r0, [r7, #4]
 8001118:	460b      	mov	r3, r1
 800111a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  
  /* Write in the DR register the data to be sent */
  SPIx->DR = Data;
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	887a      	ldrh	r2, [r7, #2]
 8001120:	819a      	strh	r2, [r3, #12]
}
 8001122:	bf00      	nop
 8001124:	370c      	adds	r7, #12
 8001126:	46bd      	mov	sp, r7
 8001128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800112c:	4770      	bx	lr

0800112e <SPI_I2S_GetFlagStatus>:
  *            @arg I2S_FLAG_UDR: Underrun Error flag.
  *            @arg I2S_FLAG_CHSIDE: Channel Side flag.  
  * @retval The new state of SPI_I2S_FLAG (SET or RESET).
  */
FlagStatus SPI_I2S_GetFlagStatus(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG)
{
 800112e:	b480      	push	{r7}
 8001130:	b085      	sub	sp, #20
 8001132:	af00      	add	r7, sp, #0
 8001134:	6078      	str	r0, [r7, #4]
 8001136:	460b      	mov	r3, r1
 8001138:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 800113a:	2300      	movs	r3, #0
 800113c:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  assert_param(IS_SPI_I2S_GET_FLAG(SPI_I2S_FLAG));
  
  /* Check the status of the specified SPI flag */
  if ((SPIx->SR & SPI_I2S_FLAG) != (uint16_t)RESET)
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	891b      	ldrh	r3, [r3, #8]
 8001142:	b29a      	uxth	r2, r3
 8001144:	887b      	ldrh	r3, [r7, #2]
 8001146:	4013      	ands	r3, r2
 8001148:	b29b      	uxth	r3, r3
 800114a:	2b00      	cmp	r3, #0
 800114c:	d002      	beq.n	8001154 <SPI_I2S_GetFlagStatus+0x26>
  {
    /* SPI_I2S_FLAG is set */
    bitstatus = SET;
 800114e:	2301      	movs	r3, #1
 8001150:	73fb      	strb	r3, [r7, #15]
 8001152:	e001      	b.n	8001158 <SPI_I2S_GetFlagStatus+0x2a>
  }
  else
  {
    /* SPI_I2S_FLAG is reset */
    bitstatus = RESET;
 8001154:	2300      	movs	r3, #0
 8001156:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the SPI_I2S_FLAG status */
  return  bitstatus;
 8001158:	7bfb      	ldrb	r3, [r7, #15]
}
 800115a:	4618      	mov	r0, r3
 800115c:	3714      	adds	r7, #20
 800115e:	46bd      	mov	sp, r7
 8001160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001164:	4770      	bx	lr
	...

08001168 <TIM_TimeBaseInit>:
  * @param  TIM_TimeBaseInitStruct: pointer to a TIM_TimeBaseInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 8001168:	b480      	push	{r7}
 800116a:	b085      	sub	sp, #20
 800116c:	af00      	add	r7, sp, #0
 800116e:	6078      	str	r0, [r7, #4]
 8001170:	6039      	str	r1, [r7, #0]
  uint16_t tmpcr1 = 0;
 8001172:	2300      	movs	r3, #0
 8001174:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	881b      	ldrh	r3, [r3, #0]
 800117a:	81fb      	strh	r3, [r7, #14]

  if((TIMx == TIM1) || (TIMx == TIM8)||
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	4a29      	ldr	r2, [pc, #164]	; (8001224 <TIM_TimeBaseInit+0xbc>)
 8001180:	4293      	cmp	r3, r2
 8001182:	d013      	beq.n	80011ac <TIM_TimeBaseInit+0x44>
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	4a28      	ldr	r2, [pc, #160]	; (8001228 <TIM_TimeBaseInit+0xc0>)
 8001188:	4293      	cmp	r3, r2
 800118a:	d00f      	beq.n	80011ac <TIM_TimeBaseInit+0x44>
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001192:	d00b      	beq.n	80011ac <TIM_TimeBaseInit+0x44>
     (TIMx == TIM2) || (TIMx == TIM3)||
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	4a25      	ldr	r2, [pc, #148]	; (800122c <TIM_TimeBaseInit+0xc4>)
 8001198:	4293      	cmp	r3, r2
 800119a:	d007      	beq.n	80011ac <TIM_TimeBaseInit+0x44>
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	4a24      	ldr	r2, [pc, #144]	; (8001230 <TIM_TimeBaseInit+0xc8>)
 80011a0:	4293      	cmp	r3, r2
 80011a2:	d003      	beq.n	80011ac <TIM_TimeBaseInit+0x44>
     (TIMx == TIM4) || (TIMx == TIM5)) 
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	4a23      	ldr	r2, [pc, #140]	; (8001234 <TIM_TimeBaseInit+0xcc>)
 80011a8:	4293      	cmp	r3, r2
 80011aa:	d108      	bne.n	80011be <TIM_TimeBaseInit+0x56>
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~(TIM_CR1_DIR | TIM_CR1_CMS));
 80011ac:	89fb      	ldrh	r3, [r7, #14]
 80011ae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80011b2:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 80011b4:	683b      	ldr	r3, [r7, #0]
 80011b6:	885a      	ldrh	r2, [r3, #2]
 80011b8:	89fb      	ldrh	r3, [r7, #14]
 80011ba:	4313      	orrs	r3, r2
 80011bc:	81fb      	strh	r3, [r7, #14]
  }
 
  if((TIMx != TIM6) && (TIMx != TIM7))
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	4a1d      	ldr	r2, [pc, #116]	; (8001238 <TIM_TimeBaseInit+0xd0>)
 80011c2:	4293      	cmp	r3, r2
 80011c4:	d00c      	beq.n	80011e0 <TIM_TimeBaseInit+0x78>
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	4a1c      	ldr	r2, [pc, #112]	; (800123c <TIM_TimeBaseInit+0xd4>)
 80011ca:	4293      	cmp	r3, r2
 80011cc:	d008      	beq.n	80011e0 <TIM_TimeBaseInit+0x78>
  {
    /* Set the clock division */
    tmpcr1 &=  (uint16_t)(~TIM_CR1_CKD);
 80011ce:	89fb      	ldrh	r3, [r7, #14]
 80011d0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80011d4:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 80011d6:	683b      	ldr	r3, [r7, #0]
 80011d8:	891a      	ldrh	r2, [r3, #8]
 80011da:	89fb      	ldrh	r3, [r7, #14]
 80011dc:	4313      	orrs	r3, r2
 80011de:	81fb      	strh	r3, [r7, #14]
  }

  TIMx->CR1 = tmpcr1;
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	89fa      	ldrh	r2, [r7, #14]
 80011e4:	801a      	strh	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 80011e6:	683b      	ldr	r3, [r7, #0]
 80011e8:	685a      	ldr	r2, [r3, #4]
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	62da      	str	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 80011ee:	683b      	ldr	r3, [r7, #0]
 80011f0:	881a      	ldrh	r2, [r3, #0]
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	851a      	strh	r2, [r3, #40]	; 0x28
    
  if ((TIMx == TIM1) || (TIMx == TIM8))  
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	4a0a      	ldr	r2, [pc, #40]	; (8001224 <TIM_TimeBaseInit+0xbc>)
 80011fa:	4293      	cmp	r3, r2
 80011fc:	d003      	beq.n	8001206 <TIM_TimeBaseInit+0x9e>
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	4a09      	ldr	r2, [pc, #36]	; (8001228 <TIM_TimeBaseInit+0xc0>)
 8001202:	4293      	cmp	r3, r2
 8001204:	d104      	bne.n	8001210 <TIM_TimeBaseInit+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 8001206:	683b      	ldr	r3, [r7, #0]
 8001208:	7a9b      	ldrb	r3, [r3, #10]
 800120a:	b29a      	uxth	r2, r3
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;          
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	2201      	movs	r2, #1
 8001214:	829a      	strh	r2, [r3, #20]
}
 8001216:	bf00      	nop
 8001218:	3714      	adds	r7, #20
 800121a:	46bd      	mov	sp, r7
 800121c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001220:	4770      	bx	lr
 8001222:	bf00      	nop
 8001224:	40010000 	.word	0x40010000
 8001228:	40010400 	.word	0x40010400
 800122c:	40000400 	.word	0x40000400
 8001230:	40000800 	.word	0x40000800
 8001234:	40000c00 	.word	0x40000c00
 8001238:	40001000 	.word	0x40001000
 800123c:	40001400 	.word	0x40001400

08001240 <TIM_Cmd>:
  * @param  NewState: new state of the TIMx peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8001240:	b480      	push	{r7}
 8001242:	b083      	sub	sp, #12
 8001244:	af00      	add	r7, sp, #0
 8001246:	6078      	str	r0, [r7, #4]
 8001248:	460b      	mov	r3, r1
 800124a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 800124c:	78fb      	ldrb	r3, [r7, #3]
 800124e:	2b00      	cmp	r3, #0
 8001250:	d008      	beq.n	8001264 <TIM_Cmd+0x24>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	881b      	ldrh	r3, [r3, #0]
 8001256:	b29b      	uxth	r3, r3
 8001258:	f043 0301 	orr.w	r3, r3, #1
 800125c:	b29a      	uxth	r2, r3
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
  }
}
 8001262:	e007      	b.n	8001274 <TIM_Cmd+0x34>
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	881b      	ldrh	r3, [r3, #0]
 8001268:	b29b      	uxth	r3, r3
 800126a:	f023 0301 	bic.w	r3, r3, #1
 800126e:	b29a      	uxth	r2, r3
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	801a      	strh	r2, [r3, #0]
}
 8001274:	bf00      	nop
 8001276:	370c      	adds	r7, #12
 8001278:	46bd      	mov	sp, r7
 800127a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800127e:	4770      	bx	lr

08001280 <TIM_ITConfig>:
  * @param  NewState: new state of the TIM interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ITConfig(TIM_TypeDef* TIMx, uint16_t TIM_IT, FunctionalState NewState)
{  
 8001280:	b480      	push	{r7}
 8001282:	b083      	sub	sp, #12
 8001284:	af00      	add	r7, sp, #0
 8001286:	6078      	str	r0, [r7, #4]
 8001288:	460b      	mov	r3, r1
 800128a:	807b      	strh	r3, [r7, #2]
 800128c:	4613      	mov	r3, r2
 800128e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8001290:	787b      	ldrb	r3, [r7, #1]
 8001292:	2b00      	cmp	r3, #0
 8001294:	d008      	beq.n	80012a8 <TIM_ITConfig+0x28>
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	899b      	ldrh	r3, [r3, #12]
 800129a:	b29a      	uxth	r2, r3
 800129c:	887b      	ldrh	r3, [r7, #2]
 800129e:	4313      	orrs	r3, r2
 80012a0:	b29a      	uxth	r2, r3
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the Interrupt sources */
    TIMx->DIER &= (uint16_t)~TIM_IT;
  }
}
 80012a6:	e009      	b.n	80012bc <TIM_ITConfig+0x3c>
    TIMx->DIER &= (uint16_t)~TIM_IT;
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	899b      	ldrh	r3, [r3, #12]
 80012ac:	b29a      	uxth	r2, r3
 80012ae:	887b      	ldrh	r3, [r7, #2]
 80012b0:	43db      	mvns	r3, r3
 80012b2:	b29b      	uxth	r3, r3
 80012b4:	4013      	ands	r3, r2
 80012b6:	b29a      	uxth	r2, r3
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	819a      	strh	r2, [r3, #12]
}
 80012bc:	bf00      	nop
 80012be:	370c      	adds	r7, #12
 80012c0:	46bd      	mov	sp, r7
 80012c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c6:	4770      	bx	lr

080012c8 <TIM_GetITStatus>:
  * @note   TIM_IT_COM and TIM_IT_Break are used only with TIM1 and TIM8.
  *     
  * @retval The new state of the TIM_IT(SET or RESET).
  */
ITStatus TIM_GetITStatus(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 80012c8:	b480      	push	{r7}
 80012ca:	b085      	sub	sp, #20
 80012cc:	af00      	add	r7, sp, #0
 80012ce:	6078      	str	r0, [r7, #4]
 80012d0:	460b      	mov	r3, r1
 80012d2:	807b      	strh	r3, [r7, #2]
  ITStatus bitstatus = RESET;  
 80012d4:	2300      	movs	r3, #0
 80012d6:	73fb      	strb	r3, [r7, #15]
  uint16_t itstatus = 0x0, itenable = 0x0;
 80012d8:	2300      	movs	r3, #0
 80012da:	81bb      	strh	r3, [r7, #12]
 80012dc:	2300      	movs	r3, #0
 80012de:	817b      	strh	r3, [r7, #10]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_IT(TIM_IT));
   
  itstatus = TIMx->SR & TIM_IT;
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	8a1b      	ldrh	r3, [r3, #16]
 80012e4:	b29a      	uxth	r2, r3
 80012e6:	887b      	ldrh	r3, [r7, #2]
 80012e8:	4013      	ands	r3, r2
 80012ea:	81bb      	strh	r3, [r7, #12]
  
  itenable = TIMx->DIER & TIM_IT;
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	899b      	ldrh	r3, [r3, #12]
 80012f0:	b29a      	uxth	r2, r3
 80012f2:	887b      	ldrh	r3, [r7, #2]
 80012f4:	4013      	ands	r3, r2
 80012f6:	817b      	strh	r3, [r7, #10]
  if ((itstatus != (uint16_t)RESET) && (itenable != (uint16_t)RESET))
 80012f8:	89bb      	ldrh	r3, [r7, #12]
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d005      	beq.n	800130a <TIM_GetITStatus+0x42>
 80012fe:	897b      	ldrh	r3, [r7, #10]
 8001300:	2b00      	cmp	r3, #0
 8001302:	d002      	beq.n	800130a <TIM_GetITStatus+0x42>
  {
    bitstatus = SET;
 8001304:	2301      	movs	r3, #1
 8001306:	73fb      	strb	r3, [r7, #15]
 8001308:	e001      	b.n	800130e <TIM_GetITStatus+0x46>
  }
  else
  {
    bitstatus = RESET;
 800130a:	2300      	movs	r3, #0
 800130c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800130e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001310:	4618      	mov	r0, r3
 8001312:	3714      	adds	r7, #20
 8001314:	46bd      	mov	sp, r7
 8001316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800131a:	4770      	bx	lr

0800131c <TIM_ClearITPendingBit>:
  * @note   TIM_IT_COM and TIM_IT_Break are used only with TIM1 and TIM8.
  *      
  * @retval None
  */
void TIM_ClearITPendingBit(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 800131c:	b480      	push	{r7}
 800131e:	b083      	sub	sp, #12
 8001320:	af00      	add	r7, sp, #0
 8001322:	6078      	str	r0, [r7, #4]
 8001324:	460b      	mov	r3, r1
 8001326:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Clear the IT pending Bit */
  TIMx->SR = (uint16_t)~TIM_IT;
 8001328:	887b      	ldrh	r3, [r7, #2]
 800132a:	43db      	mvns	r3, r3
 800132c:	b29a      	uxth	r2, r3
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	821a      	strh	r2, [r3, #16]
}
 8001332:	bf00      	nop
 8001334:	370c      	adds	r7, #12
 8001336:	46bd      	mov	sp, r7
 8001338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800133c:	4770      	bx	lr
	...

08001340 <USART_Init>:
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure that contains
  *         the configuration information for the specified USART peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8001340:	b580      	push	{r7, lr}
 8001342:	b08a      	sub	sp, #40	; 0x28
 8001344:	af00      	add	r7, sp, #0
 8001346:	6078      	str	r0, [r7, #4]
 8001348:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0x00, apbclock = 0x00;
 800134a:	2300      	movs	r3, #0
 800134c:	627b      	str	r3, [r7, #36]	; 0x24
 800134e:	2300      	movs	r3, #0
 8001350:	623b      	str	r3, [r7, #32]
  uint32_t integerdivider = 0x00;
 8001352:	2300      	movs	r3, #0
 8001354:	61fb      	str	r3, [r7, #28]
  uint32_t fractionaldivider = 0x00;
 8001356:	2300      	movs	r3, #0
 8001358:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  }

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	8a1b      	ldrh	r3, [r3, #16]
 800135e:	b29b      	uxth	r3, r3
 8001360:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 8001362:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001364:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001368:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit :
      Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
 800136a:	683b      	ldr	r3, [r7, #0]
 800136c:	88db      	ldrh	r3, [r3, #6]
 800136e:	461a      	mov	r2, r3
 8001370:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001372:	4313      	orrs	r3, r2
 8001374:	627b      	str	r3, [r7, #36]	; 0x24
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 8001376:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001378:	b29a      	uxth	r2, r3
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	821a      	strh	r2, [r3, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	899b      	ldrh	r3, [r3, #12]
 8001382:	b29b      	uxth	r3, r3
 8001384:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR1_CLEAR_MASK);
 8001386:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001388:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800138c:	f023 030c 	bic.w	r3, r3, #12
 8001390:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART Word Length, Parity and mode: 
     Set the M bits according to USART_WordLength value 
     Set PCE and PS bits according to USART_Parity value
     Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8001392:	683b      	ldr	r3, [r7, #0]
 8001394:	889a      	ldrh	r2, [r3, #4]
 8001396:	683b      	ldr	r3, [r7, #0]
 8001398:	891b      	ldrh	r3, [r3, #8]
 800139a:	4313      	orrs	r3, r2
 800139c:	b29a      	uxth	r2, r3
            USART_InitStruct->USART_Mode;
 800139e:	683b      	ldr	r3, [r7, #0]
 80013a0:	895b      	ldrh	r3, [r3, #10]
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 80013a2:	4313      	orrs	r3, r2
 80013a4:	b29b      	uxth	r3, r3
 80013a6:	461a      	mov	r2, r3
 80013a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013aa:	4313      	orrs	r3, r2
 80013ac:	627b      	str	r3, [r7, #36]	; 0x24

  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;
 80013ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013b0:	b29a      	uxth	r2, r3
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	819a      	strh	r2, [r3, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	8a9b      	ldrh	r3, [r3, #20]
 80013ba:	b29b      	uxth	r3, r3
 80013bc:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR3_CLEAR_MASK);
 80013be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013c0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80013c4:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART HFC : 
      Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 80013c6:	683b      	ldr	r3, [r7, #0]
 80013c8:	899b      	ldrh	r3, [r3, #12]
 80013ca:	461a      	mov	r2, r3
 80013cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013ce:	4313      	orrs	r3, r2
 80013d0:	627b      	str	r3, [r7, #36]	; 0x24

  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
 80013d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013d4:	b29a      	uxth	r2, r3
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	829a      	strh	r2, [r3, #20]

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate */
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 80013da:	f107 0308 	add.w	r3, r7, #8
 80013de:	4618      	mov	r0, r3
 80013e0:	f7ff fdae 	bl	8000f40 <RCC_GetClocksFreq>

  if ((USARTx == USART1) || (USARTx == USART6))
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	4a30      	ldr	r2, [pc, #192]	; (80014a8 <USART_Init+0x168>)
 80013e8:	4293      	cmp	r3, r2
 80013ea:	d003      	beq.n	80013f4 <USART_Init+0xb4>
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	4a2f      	ldr	r2, [pc, #188]	; (80014ac <USART_Init+0x16c>)
 80013f0:	4293      	cmp	r3, r2
 80013f2:	d102      	bne.n	80013fa <USART_Init+0xba>
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 80013f4:	697b      	ldr	r3, [r7, #20]
 80013f6:	623b      	str	r3, [r7, #32]
 80013f8:	e001      	b.n	80013fe <USART_Init+0xbe>
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 80013fa:	693b      	ldr	r3, [r7, #16]
 80013fc:	623b      	str	r3, [r7, #32]
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	899b      	ldrh	r3, [r3, #12]
 8001402:	b29b      	uxth	r3, r3
 8001404:	b21b      	sxth	r3, r3
 8001406:	2b00      	cmp	r3, #0
 8001408:	da0c      	bge.n	8001424 <USART_Init+0xe4>
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 800140a:	6a3a      	ldr	r2, [r7, #32]
 800140c:	4613      	mov	r3, r2
 800140e:	009b      	lsls	r3, r3, #2
 8001410:	4413      	add	r3, r2
 8001412:	009a      	lsls	r2, r3, #2
 8001414:	441a      	add	r2, r3
 8001416:	683b      	ldr	r3, [r7, #0]
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	005b      	lsls	r3, r3, #1
 800141c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001420:	61fb      	str	r3, [r7, #28]
 8001422:	e00b      	b.n	800143c <USART_Init+0xfc>
  }
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
 8001424:	6a3a      	ldr	r2, [r7, #32]
 8001426:	4613      	mov	r3, r2
 8001428:	009b      	lsls	r3, r3, #2
 800142a:	4413      	add	r3, r2
 800142c:	009a      	lsls	r2, r3, #2
 800142e:	441a      	add	r2, r3
 8001430:	683b      	ldr	r3, [r7, #0]
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	009b      	lsls	r3, r3, #2
 8001436:	fbb2 f3f3 	udiv	r3, r2, r3
 800143a:	61fb      	str	r3, [r7, #28]
  }
  tmpreg = (integerdivider / 100) << 4;
 800143c:	69fb      	ldr	r3, [r7, #28]
 800143e:	4a1c      	ldr	r2, [pc, #112]	; (80014b0 <USART_Init+0x170>)
 8001440:	fba2 2303 	umull	r2, r3, r2, r3
 8001444:	095b      	lsrs	r3, r3, #5
 8001446:	011b      	lsls	r3, r3, #4
 8001448:	627b      	str	r3, [r7, #36]	; 0x24

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));
 800144a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800144c:	091b      	lsrs	r3, r3, #4
 800144e:	2264      	movs	r2, #100	; 0x64
 8001450:	fb02 f303 	mul.w	r3, r2, r3
 8001454:	69fa      	ldr	r2, [r7, #28]
 8001456:	1ad3      	subs	r3, r2, r3
 8001458:	61bb      	str	r3, [r7, #24]

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	899b      	ldrh	r3, [r3, #12]
 800145e:	b29b      	uxth	r3, r3
 8001460:	b21b      	sxth	r3, r3
 8001462:	2b00      	cmp	r3, #0
 8001464:	da0c      	bge.n	8001480 <USART_Init+0x140>
  {
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
 8001466:	69bb      	ldr	r3, [r7, #24]
 8001468:	00db      	lsls	r3, r3, #3
 800146a:	3332      	adds	r3, #50	; 0x32
 800146c:	4a10      	ldr	r2, [pc, #64]	; (80014b0 <USART_Init+0x170>)
 800146e:	fba2 2303 	umull	r2, r3, r2, r3
 8001472:	095b      	lsrs	r3, r3, #5
 8001474:	f003 0307 	and.w	r3, r3, #7
 8001478:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800147a:	4313      	orrs	r3, r2
 800147c:	627b      	str	r3, [r7, #36]	; 0x24
 800147e:	e00b      	b.n	8001498 <USART_Init+0x158>
  }
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F);
 8001480:	69bb      	ldr	r3, [r7, #24]
 8001482:	011b      	lsls	r3, r3, #4
 8001484:	3332      	adds	r3, #50	; 0x32
 8001486:	4a0a      	ldr	r2, [pc, #40]	; (80014b0 <USART_Init+0x170>)
 8001488:	fba2 2303 	umull	r2, r3, r2, r3
 800148c:	095b      	lsrs	r3, r3, #5
 800148e:	f003 030f 	and.w	r3, r3, #15
 8001492:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001494:	4313      	orrs	r3, r2
 8001496:	627b      	str	r3, [r7, #36]	; 0x24
  }
  
  /* Write to USART BRR register */
  USARTx->BRR = (uint16_t)tmpreg;
 8001498:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800149a:	b29a      	uxth	r2, r3
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	811a      	strh	r2, [r3, #8]
}
 80014a0:	bf00      	nop
 80014a2:	3728      	adds	r7, #40	; 0x28
 80014a4:	46bd      	mov	sp, r7
 80014a6:	bd80      	pop	{r7, pc}
 80014a8:	40011000 	.word	0x40011000
 80014ac:	40011400 	.word	0x40011400
 80014b0:	51eb851f 	.word	0x51eb851f

080014b4 <USART_Cmd>:
  * @param  NewState: new state of the USARTx peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_Cmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 80014b4:	b480      	push	{r7}
 80014b6:	b083      	sub	sp, #12
 80014b8:	af00      	add	r7, sp, #0
 80014ba:	6078      	str	r0, [r7, #4]
 80014bc:	460b      	mov	r3, r1
 80014be:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80014c0:	78fb      	ldrb	r3, [r7, #3]
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d008      	beq.n	80014d8 <USART_Cmd+0x24>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_UE;
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	899b      	ldrh	r3, [r3, #12]
 80014ca:	b29b      	uxth	r3, r3
 80014cc:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80014d0:	b29a      	uxth	r2, r3
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_UE);
  }
}
 80014d6:	e007      	b.n	80014e8 <USART_Cmd+0x34>
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_UE);
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	899b      	ldrh	r3, [r3, #12]
 80014dc:	b29b      	uxth	r3, r3
 80014de:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80014e2:	b29a      	uxth	r2, r3
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	819a      	strh	r2, [r3, #12]
}
 80014e8:	bf00      	nop
 80014ea:	370c      	adds	r7, #12
 80014ec:	46bd      	mov	sp, r7
 80014ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f2:	4770      	bx	lr

080014f4 <USART_ReceiveData>:
  * @param  USARTx: where x can be 1, 2, 3, 4, 5 or 6 to select the USART or 
  *         UART peripheral.
  * @retval The received data.
  */
uint16_t USART_ReceiveData(USART_TypeDef* USARTx)
{
 80014f4:	b480      	push	{r7}
 80014f6:	b083      	sub	sp, #12
 80014f8:	af00      	add	r7, sp, #0
 80014fa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Receive Data */
  return (uint16_t)(USARTx->DR & (uint16_t)0x01FF);
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	889b      	ldrh	r3, [r3, #4]
 8001500:	b29b      	uxth	r3, r3
 8001502:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001506:	b29b      	uxth	r3, r3
}
 8001508:	4618      	mov	r0, r3
 800150a:	370c      	adds	r7, #12
 800150c:	46bd      	mov	sp, r7
 800150e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001512:	4770      	bx	lr

08001514 <USART_ITConfig>:
  * @param  NewState: new state of the specified USARTx interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_ITConfig(USART_TypeDef* USARTx, uint16_t USART_IT, FunctionalState NewState)
{
 8001514:	b480      	push	{r7}
 8001516:	b087      	sub	sp, #28
 8001518:	af00      	add	r7, sp, #0
 800151a:	6078      	str	r0, [r7, #4]
 800151c:	460b      	mov	r3, r1
 800151e:	807b      	strh	r3, [r7, #2]
 8001520:	4613      	mov	r3, r2
 8001522:	707b      	strb	r3, [r7, #1]
  uint32_t usartreg = 0x00, itpos = 0x00, itmask = 0x00;
 8001524:	2300      	movs	r3, #0
 8001526:	613b      	str	r3, [r7, #16]
 8001528:	2300      	movs	r3, #0
 800152a:	60fb      	str	r3, [r7, #12]
 800152c:	2300      	movs	r3, #0
 800152e:	60bb      	str	r3, [r7, #8]
  uint32_t usartxbase = 0x00;
 8001530:	2300      	movs	r3, #0
 8001532:	617b      	str	r3, [r7, #20]
  if (USART_IT == USART_IT_CTS)
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  usartxbase = (uint32_t)USARTx;
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	617b      	str	r3, [r7, #20]

  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 8001538:	887b      	ldrh	r3, [r7, #2]
 800153a:	b2db      	uxtb	r3, r3
 800153c:	095b      	lsrs	r3, r3, #5
 800153e:	b2db      	uxtb	r3, r3
 8001540:	613b      	str	r3, [r7, #16]

  /* Get the interrupt position */
  itpos = USART_IT & IT_MASK;
 8001542:	887b      	ldrh	r3, [r7, #2]
 8001544:	f003 031f 	and.w	r3, r3, #31
 8001548:	60fb      	str	r3, [r7, #12]
  itmask = (((uint32_t)0x01) << itpos);
 800154a:	2201      	movs	r2, #1
 800154c:	68fb      	ldr	r3, [r7, #12]
 800154e:	fa02 f303 	lsl.w	r3, r2, r3
 8001552:	60bb      	str	r3, [r7, #8]
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 8001554:	693b      	ldr	r3, [r7, #16]
 8001556:	2b01      	cmp	r3, #1
 8001558:	d103      	bne.n	8001562 <USART_ITConfig+0x4e>
  {
    usartxbase += 0x0C;
 800155a:	697b      	ldr	r3, [r7, #20]
 800155c:	330c      	adds	r3, #12
 800155e:	617b      	str	r3, [r7, #20]
 8001560:	e009      	b.n	8001576 <USART_ITConfig+0x62>
  }
  else if (usartreg == 0x02) /* The IT is in CR2 register */
 8001562:	693b      	ldr	r3, [r7, #16]
 8001564:	2b02      	cmp	r3, #2
 8001566:	d103      	bne.n	8001570 <USART_ITConfig+0x5c>
  {
    usartxbase += 0x10;
 8001568:	697b      	ldr	r3, [r7, #20]
 800156a:	3310      	adds	r3, #16
 800156c:	617b      	str	r3, [r7, #20]
 800156e:	e002      	b.n	8001576 <USART_ITConfig+0x62>
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
 8001570:	697b      	ldr	r3, [r7, #20]
 8001572:	3314      	adds	r3, #20
 8001574:	617b      	str	r3, [r7, #20]
  }
  if (NewState != DISABLE)
 8001576:	787b      	ldrb	r3, [r7, #1]
 8001578:	2b00      	cmp	r3, #0
 800157a:	d006      	beq.n	800158a <USART_ITConfig+0x76>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
 800157c:	697b      	ldr	r3, [r7, #20]
 800157e:	697a      	ldr	r2, [r7, #20]
 8001580:	6811      	ldr	r1, [r2, #0]
 8001582:	68ba      	ldr	r2, [r7, #8]
 8001584:	430a      	orrs	r2, r1
 8001586:	601a      	str	r2, [r3, #0]
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
  }
}
 8001588:	e006      	b.n	8001598 <USART_ITConfig+0x84>
    *(__IO uint32_t*)usartxbase &= ~itmask;
 800158a:	697b      	ldr	r3, [r7, #20]
 800158c:	697a      	ldr	r2, [r7, #20]
 800158e:	6811      	ldr	r1, [r2, #0]
 8001590:	68ba      	ldr	r2, [r7, #8]
 8001592:	43d2      	mvns	r2, r2
 8001594:	400a      	ands	r2, r1
 8001596:	601a      	str	r2, [r3, #0]
}
 8001598:	bf00      	nop
 800159a:	371c      	adds	r7, #28
 800159c:	46bd      	mov	sp, r7
 800159e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a2:	4770      	bx	lr

080015a4 <USART_GetITStatus>:
  *            @arg USART_IT_FE:   Framing Error interrupt
  *            @arg USART_IT_PE:   Parity Error interrupt
  * @retval The new state of USART_IT (SET or RESET).
  */
ITStatus USART_GetITStatus(USART_TypeDef* USARTx, uint16_t USART_IT)
{
 80015a4:	b480      	push	{r7}
 80015a6:	b087      	sub	sp, #28
 80015a8:	af00      	add	r7, sp, #0
 80015aa:	6078      	str	r0, [r7, #4]
 80015ac:	460b      	mov	r3, r1
 80015ae:	807b      	strh	r3, [r7, #2]
  uint32_t bitpos = 0x00, itmask = 0x00, usartreg = 0x00;
 80015b0:	2300      	movs	r3, #0
 80015b2:	60fb      	str	r3, [r7, #12]
 80015b4:	2300      	movs	r3, #0
 80015b6:	617b      	str	r3, [r7, #20]
 80015b8:	2300      	movs	r3, #0
 80015ba:	60bb      	str	r3, [r7, #8]
  ITStatus bitstatus = RESET;
 80015bc:	2300      	movs	r3, #0
 80015be:	74fb      	strb	r3, [r7, #19]
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 80015c0:	887b      	ldrh	r3, [r7, #2]
 80015c2:	b2db      	uxtb	r3, r3
 80015c4:	095b      	lsrs	r3, r3, #5
 80015c6:	b2db      	uxtb	r3, r3
 80015c8:	60bb      	str	r3, [r7, #8]
  /* Get the interrupt position */
  itmask = USART_IT & IT_MASK;
 80015ca:	887b      	ldrh	r3, [r7, #2]
 80015cc:	f003 031f 	and.w	r3, r3, #31
 80015d0:	617b      	str	r3, [r7, #20]
  itmask = (uint32_t)0x01 << itmask;
 80015d2:	2201      	movs	r2, #1
 80015d4:	697b      	ldr	r3, [r7, #20]
 80015d6:	fa02 f303 	lsl.w	r3, r2, r3
 80015da:	617b      	str	r3, [r7, #20]
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 80015dc:	68bb      	ldr	r3, [r7, #8]
 80015de:	2b01      	cmp	r3, #1
 80015e0:	d107      	bne.n	80015f2 <USART_GetITStatus+0x4e>
  {
    itmask &= USARTx->CR1;
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	899b      	ldrh	r3, [r3, #12]
 80015e6:	b29b      	uxth	r3, r3
 80015e8:	461a      	mov	r2, r3
 80015ea:	697b      	ldr	r3, [r7, #20]
 80015ec:	4013      	ands	r3, r2
 80015ee:	617b      	str	r3, [r7, #20]
 80015f0:	e011      	b.n	8001616 <USART_GetITStatus+0x72>
  }
  else if (usartreg == 0x02) /* The IT  is in CR2 register */
 80015f2:	68bb      	ldr	r3, [r7, #8]
 80015f4:	2b02      	cmp	r3, #2
 80015f6:	d107      	bne.n	8001608 <USART_GetITStatus+0x64>
  {
    itmask &= USARTx->CR2;
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	8a1b      	ldrh	r3, [r3, #16]
 80015fc:	b29b      	uxth	r3, r3
 80015fe:	461a      	mov	r2, r3
 8001600:	697b      	ldr	r3, [r7, #20]
 8001602:	4013      	ands	r3, r2
 8001604:	617b      	str	r3, [r7, #20]
 8001606:	e006      	b.n	8001616 <USART_GetITStatus+0x72>
  }
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	8a9b      	ldrh	r3, [r3, #20]
 800160c:	b29b      	uxth	r3, r3
 800160e:	461a      	mov	r2, r3
 8001610:	697b      	ldr	r3, [r7, #20]
 8001612:	4013      	ands	r3, r2
 8001614:	617b      	str	r3, [r7, #20]
  }
  
  bitpos = USART_IT >> 0x08;
 8001616:	887b      	ldrh	r3, [r7, #2]
 8001618:	0a1b      	lsrs	r3, r3, #8
 800161a:	b29b      	uxth	r3, r3
 800161c:	60fb      	str	r3, [r7, #12]
  bitpos = (uint32_t)0x01 << bitpos;
 800161e:	2201      	movs	r2, #1
 8001620:	68fb      	ldr	r3, [r7, #12]
 8001622:	fa02 f303 	lsl.w	r3, r2, r3
 8001626:	60fb      	str	r3, [r7, #12]
  bitpos &= USARTx->SR;
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	881b      	ldrh	r3, [r3, #0]
 800162c:	b29b      	uxth	r3, r3
 800162e:	461a      	mov	r2, r3
 8001630:	68fb      	ldr	r3, [r7, #12]
 8001632:	4013      	ands	r3, r2
 8001634:	60fb      	str	r3, [r7, #12]
  if ((itmask != (uint16_t)RESET)&&(bitpos != (uint16_t)RESET))
 8001636:	697b      	ldr	r3, [r7, #20]
 8001638:	2b00      	cmp	r3, #0
 800163a:	d005      	beq.n	8001648 <USART_GetITStatus+0xa4>
 800163c:	68fb      	ldr	r3, [r7, #12]
 800163e:	2b00      	cmp	r3, #0
 8001640:	d002      	beq.n	8001648 <USART_GetITStatus+0xa4>
  {
    bitstatus = SET;
 8001642:	2301      	movs	r3, #1
 8001644:	74fb      	strb	r3, [r7, #19]
 8001646:	e001      	b.n	800164c <USART_GetITStatus+0xa8>
  }
  else
  {
    bitstatus = RESET;
 8001648:	2300      	movs	r3, #0
 800164a:	74fb      	strb	r3, [r7, #19]
  }
  
  return bitstatus;  
 800164c:	7cfb      	ldrb	r3, [r7, #19]
}
 800164e:	4618      	mov	r0, r3
 8001650:	371c      	adds	r7, #28
 8001652:	46bd      	mov	sp, r7
 8001654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001658:	4770      	bx	lr

0800165a <USART_ClearITPendingBit>:
  *          (USART_SendData()).
  *  
  * @retval None
  */
void USART_ClearITPendingBit(USART_TypeDef* USARTx, uint16_t USART_IT)
{
 800165a:	b480      	push	{r7}
 800165c:	b085      	sub	sp, #20
 800165e:	af00      	add	r7, sp, #0
 8001660:	6078      	str	r0, [r7, #4]
 8001662:	460b      	mov	r3, r1
 8001664:	807b      	strh	r3, [r7, #2]
  uint16_t bitpos = 0x00, itmask = 0x00;
 8001666:	2300      	movs	r3, #0
 8001668:	81fb      	strh	r3, [r7, #14]
 800166a:	2300      	movs	r3, #0
 800166c:	81bb      	strh	r3, [r7, #12]
  if (USART_IT == USART_IT_CTS)
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  bitpos = USART_IT >> 0x08;
 800166e:	887b      	ldrh	r3, [r7, #2]
 8001670:	0a1b      	lsrs	r3, r3, #8
 8001672:	81fb      	strh	r3, [r7, #14]
  itmask = ((uint16_t)0x01 << (uint16_t)bitpos);
 8001674:	89fb      	ldrh	r3, [r7, #14]
 8001676:	2201      	movs	r2, #1
 8001678:	fa02 f303 	lsl.w	r3, r2, r3
 800167c:	81bb      	strh	r3, [r7, #12]
  USARTx->SR = (uint16_t)~itmask;
 800167e:	89bb      	ldrh	r3, [r7, #12]
 8001680:	43db      	mvns	r3, r3
 8001682:	b29a      	uxth	r2, r3
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	801a      	strh	r2, [r3, #0]
}
 8001688:	bf00      	nop
 800168a:	3714      	adds	r7, #20
 800168c:	46bd      	mov	sp, r7
 800168e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001692:	4770      	bx	lr

08001694 <Audio_MAL_IRQHandler>:
  * @brief  This function handles main Media layer interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
static void Audio_MAL_IRQHandler(void)
{    
 8001694:	b580      	push	{r7, lr}
 8001696:	af00      	add	r7, sp, #0
  uint32_t Size = AudioRemSize;
#endif /* AUDIO_MAL_MODE_NORMAL */
  
#ifdef AUDIO_MAL_DMA_IT_TC_EN
  /* Transfer complete interrupt */
  if (DMA_GetFlagStatus(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC) != RESET)
 8001698:	4b38      	ldr	r3, [pc, #224]	; (800177c <Audio_MAL_IRQHandler+0xe8>)
 800169a:	681a      	ldr	r2, [r3, #0]
 800169c:	4b38      	ldr	r3, [pc, #224]	; (8001780 <Audio_MAL_IRQHandler+0xec>)
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	4619      	mov	r1, r3
 80016a2:	4610      	mov	r0, r2
 80016a4:	f7ff faec 	bl	8000c80 <DMA_GetFlagStatus>
 80016a8:	4603      	mov	r3, r0
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d064      	beq.n	8001778 <Audio_MAL_IRQHandler+0xe4>
  {         
 #ifdef AUDIO_MAL_MODE_NORMAL
    /* Check if the end of file has been reached */
    if (AudioRemSize > 0)
 80016ae:	4b35      	ldr	r3, [pc, #212]	; (8001784 <Audio_MAL_IRQHandler+0xf0>)
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d04c      	beq.n	8001750 <Audio_MAL_IRQHandler+0xbc>
    {      
      /* Wait the DMA Stream to be effectively disabled */
      while (DMA_GetCmdStatus(AUDIO_MAL_DMA_STREAM) != DISABLE)
 80016b6:	bf00      	nop
 80016b8:	4b30      	ldr	r3, [pc, #192]	; (800177c <Audio_MAL_IRQHandler+0xe8>)
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	4618      	mov	r0, r3
 80016be:	f7ff fac7 	bl	8000c50 <DMA_GetCmdStatus>
 80016c2:	4603      	mov	r3, r0
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	d1f7      	bne.n	80016b8 <Audio_MAL_IRQHandler+0x24>
      {}
      
      /* Clear the Interrupt flag */
      DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC); 
 80016c8:	4b2c      	ldr	r3, [pc, #176]	; (800177c <Audio_MAL_IRQHandler+0xe8>)
 80016ca:	681a      	ldr	r2, [r3, #0]
 80016cc:	4b2c      	ldr	r3, [pc, #176]	; (8001780 <Audio_MAL_IRQHandler+0xec>)
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	4619      	mov	r1, r3
 80016d2:	4610      	mov	r0, r2
 80016d4:	f7ff fb10 	bl	8000cf8 <DMA_ClearFlag>
           
      /* Re-Configure the buffer address and size */
      DMA_InitStructure.DMA_Memory0BaseAddr = (uint32_t) CurrentPos;
 80016d8:	4b2b      	ldr	r3, [pc, #172]	; (8001788 <Audio_MAL_IRQHandler+0xf4>)
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	461a      	mov	r2, r3
 80016de:	4b2b      	ldr	r3, [pc, #172]	; (800178c <Audio_MAL_IRQHandler+0xf8>)
 80016e0:	609a      	str	r2, [r3, #8]
      DMA_InitStructure.DMA_BufferSize = (uint32_t) (DMA_MAX(AudioRemSize));
 80016e2:	4b28      	ldr	r3, [pc, #160]	; (8001784 <Audio_MAL_IRQHandler+0xf0>)
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80016ea:	4293      	cmp	r3, r2
 80016ec:	bf28      	it	cs
 80016ee:	4613      	movcs	r3, r2
 80016f0:	4a26      	ldr	r2, [pc, #152]	; (800178c <Audio_MAL_IRQHandler+0xf8>)
 80016f2:	6113      	str	r3, [r2, #16]
            
      /* Configure the DMA Stream with the new parameters */
      DMA_Init(AUDIO_MAL_DMA_STREAM, &DMA_InitStructure);
 80016f4:	4b21      	ldr	r3, [pc, #132]	; (800177c <Audio_MAL_IRQHandler+0xe8>)
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	4924      	ldr	r1, [pc, #144]	; (800178c <Audio_MAL_IRQHandler+0xf8>)
 80016fa:	4618      	mov	r0, r3
 80016fc:	f7ff fa34 	bl	8000b68 <DMA_Init>
      
      /* Enable the I2S DMA Stream*/
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, ENABLE);    
 8001700:	4b1e      	ldr	r3, [pc, #120]	; (800177c <Audio_MAL_IRQHandler+0xe8>)
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	2101      	movs	r1, #1
 8001706:	4618      	mov	r0, r3
 8001708:	f7ff fa86 	bl	8000c18 <DMA_Cmd>
      
      /* Update the current pointer position */
      CurrentPos += DMA_MAX(AudioRemSize);        
 800170c:	4b1e      	ldr	r3, [pc, #120]	; (8001788 <Audio_MAL_IRQHandler+0xf4>)
 800170e:	681a      	ldr	r2, [r3, #0]
 8001710:	4b1c      	ldr	r3, [pc, #112]	; (8001784 <Audio_MAL_IRQHandler+0xf0>)
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001718:	d203      	bcs.n	8001722 <Audio_MAL_IRQHandler+0x8e>
 800171a:	4b1a      	ldr	r3, [pc, #104]	; (8001784 <Audio_MAL_IRQHandler+0xf0>)
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	005b      	lsls	r3, r3, #1
 8001720:	e000      	b.n	8001724 <Audio_MAL_IRQHandler+0x90>
 8001722:	4b1b      	ldr	r3, [pc, #108]	; (8001790 <Audio_MAL_IRQHandler+0xfc>)
 8001724:	4413      	add	r3, r2
 8001726:	4a18      	ldr	r2, [pc, #96]	; (8001788 <Audio_MAL_IRQHandler+0xf4>)
 8001728:	6013      	str	r3, [r2, #0]
      
      /* Update the remaining number of data to be played */
      AudioRemSize -= DMA_MAX(AudioRemSize);   
 800172a:	4b16      	ldr	r3, [pc, #88]	; (8001784 <Audio_MAL_IRQHandler+0xf0>)
 800172c:	681a      	ldr	r2, [r3, #0]
 800172e:	4b15      	ldr	r3, [pc, #84]	; (8001784 <Audio_MAL_IRQHandler+0xf0>)
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8001736:	428b      	cmp	r3, r1
 8001738:	bf28      	it	cs
 800173a:	460b      	movcs	r3, r1
 800173c:	1ad3      	subs	r3, r2, r3
 800173e:	4a11      	ldr	r2, [pc, #68]	; (8001784 <Audio_MAL_IRQHandler+0xf0>)
 8001740:	6013      	str	r3, [r2, #0]
        /* Enable the I2S DMA Stream*/
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, ENABLE); 
 8001742:	4b0e      	ldr	r3, [pc, #56]	; (800177c <Audio_MAL_IRQHandler+0xe8>)
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	2101      	movs	r1, #1
 8001748:	4618      	mov	r0, r3
 800174a:	f7ff fa65 	bl	8000c18 <DMA_Cmd>
    /* Clear the Interrupt flag */
    DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TE | AUDIO_MAL_DMA_FLAG_FE | \
                                        AUDIO_MAL_DMA_FLAG_DME);
  }  
#endif /* AUDIO_MAL_DMA_IT_TE_EN */
}
 800174e:	e013      	b.n	8001778 <Audio_MAL_IRQHandler+0xe4>
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, DISABLE);   
 8001750:	4b0a      	ldr	r3, [pc, #40]	; (800177c <Audio_MAL_IRQHandler+0xe8>)
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	2100      	movs	r1, #0
 8001756:	4618      	mov	r0, r3
 8001758:	f7ff fa5e 	bl	8000c18 <DMA_Cmd>
      DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC);       
 800175c:	4b07      	ldr	r3, [pc, #28]	; (800177c <Audio_MAL_IRQHandler+0xe8>)
 800175e:	681a      	ldr	r2, [r3, #0]
 8001760:	4b07      	ldr	r3, [pc, #28]	; (8001780 <Audio_MAL_IRQHandler+0xec>)
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	4619      	mov	r1, r3
 8001766:	4610      	mov	r0, r2
 8001768:	f7ff fac6 	bl	8000cf8 <DMA_ClearFlag>
      EVAL_AUDIO_TransferComplete_CallBack((uint32_t)CurrentPos, 0);       
 800176c:	4b06      	ldr	r3, [pc, #24]	; (8001788 <Audio_MAL_IRQHandler+0xf4>)
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	2100      	movs	r1, #0
 8001772:	4618      	mov	r0, r3
 8001774:	f000 f8b4 	bl	80018e0 <EVAL_AUDIO_TransferComplete_CallBack>
}
 8001778:	bf00      	nop
 800177a:	bd80      	pop	{r7, pc}
 800177c:	20000018 	.word	0x20000018
 8001780:	2000001c 	.word	0x2000001c
 8001784:	20000010 	.word	0x20000010
 8001788:	20000084 	.word	0x20000084
 800178c:	200000c4 	.word	0x200000c4
 8001790:	0001fffe 	.word	0x0001fffe

08001794 <DMA1_Stream7_IRQHandler>:
  * @brief  This function handles main I2S interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
void Audio_MAL_I2S_IRQHandler(void)
{ 
 8001794:	b580      	push	{r7, lr}
 8001796:	af00      	add	r7, sp, #0
  Audio_MAL_IRQHandler();
 8001798:	f7ff ff7c 	bl	8001694 <Audio_MAL_IRQHandler>
}
 800179c:	bf00      	nop
 800179e:	bd80      	pop	{r7, pc}

080017a0 <DMA1_Stream0_IRQHandler>:
  * @brief  This function handles main DAC interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
void Audio_MAL_DAC_IRQHandler(void)
{ 
 80017a0:	b580      	push	{r7, lr}
 80017a2:	af00      	add	r7, sp, #0
  Audio_MAL_IRQHandler();
 80017a4:	f7ff ff76 	bl	8001694 <Audio_MAL_IRQHandler>
}
 80017a8:	bf00      	nop
 80017aa:	bd80      	pop	{r7, pc}

080017ac <SPI3_IRQHandler>:
  * @brief  I2S interrupt management
  * @param  None
  * @retval None
  */
void Audio_I2S_IRQHandler(void)
{
 80017ac:	b580      	push	{r7, lr}
 80017ae:	af00      	add	r7, sp, #0
  /* Check on the I2S TXE flag */  
  if (SPI_I2S_GetFlagStatus(SPI3, SPI_I2S_FLAG_TXE) != RESET)
 80017b0:	2102      	movs	r1, #2
 80017b2:	480d      	ldr	r0, [pc, #52]	; (80017e8 <SPI3_IRQHandler+0x3c>)
 80017b4:	f7ff fcbb 	bl	800112e <SPI_I2S_GetFlagStatus>
 80017b8:	4603      	mov	r3, r0
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d011      	beq.n	80017e2 <SPI3_IRQHandler+0x36>
  { 
    if (CurrAudioInterface == AUDIO_INTERFACE_DAC)
 80017be:	4b0b      	ldr	r3, [pc, #44]	; (80017ec <SPI3_IRQHandler+0x40>)
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	2b02      	cmp	r3, #2
 80017c4:	d106      	bne.n	80017d4 <SPI3_IRQHandler+0x28>
    {
      /* Wirte data to the DAC interface */
      DAC_SetChannel1Data(DAC_Align_12b_L, EVAL_AUDIO_GetSampleCallBack()); 
 80017c6:	f000 f896 	bl	80018f6 <EVAL_AUDIO_GetSampleCallBack>
 80017ca:	4603      	mov	r3, r0
 80017cc:	4619      	mov	r1, r3
 80017ce:	2004      	movs	r0, #4
 80017d0:	f7ff f9ae 	bl	8000b30 <DAC_SetChannel1Data>
    }
    
    /* Send dummy data on I2S to avoid the underrun condition */
    SPI_I2S_SendData(CODEC_I2S, EVAL_AUDIO_GetSampleCallBack()); 
 80017d4:	f000 f88f 	bl	80018f6 <EVAL_AUDIO_GetSampleCallBack>
 80017d8:	4603      	mov	r3, r0
 80017da:	4619      	mov	r1, r3
 80017dc:	4802      	ldr	r0, [pc, #8]	; (80017e8 <SPI3_IRQHandler+0x3c>)
 80017de:	f7ff fc97 	bl	8001110 <SPI_I2S_SendData>
  }
}
 80017e2:	bf00      	nop
 80017e4:	bd80      	pop	{r7, pc}
 80017e6:	bf00      	nop
 80017e8:	40003c00 	.word	0x40003c00
 80017ec:	20000014 	.word	0x20000014

080017f0 <init_LCD>:

#include "LCD.h"

void init_LCD(void){
 80017f0:	b580      	push	{r7, lr}
 80017f2:	af00      	add	r7, sp, #0
	  TM_DELAY_Init();
 80017f4:	f000 fe34 	bl	8002460 <TM_DELAY_Init>
	  TM_HD44780_Init(16,2);
 80017f8:	2102      	movs	r1, #2
 80017fa:	2010      	movs	r0, #16
 80017fc:	f000 ff58 	bl	80026b0 <TM_HD44780_Init>

}
 8001800:	bf00      	nop
 8001802:	bd80      	pop	{r7, pc}

08001804 <Ecriture_temps>:

void Ecriture_temps(unsigned int temps){
 8001804:	b580      	push	{r7, lr}
 8001806:	b084      	sub	sp, #16
 8001808:	af00      	add	r7, sp, #0
 800180a:	6078      	str	r0, [r7, #4]

	char buffer[5];
	Convertir_str(buffer,temps);
 800180c:	f107 0308 	add.w	r3, r7, #8
 8001810:	6879      	ldr	r1, [r7, #4]
 8001812:	4618      	mov	r0, r3
 8001814:	f000 f878 	bl	8001908 <Convertir_str>
	TM_HD44780_Puts(6,0,buffer);
 8001818:	f107 0308 	add.w	r3, r7, #8
 800181c:	461a      	mov	r2, r3
 800181e:	2100      	movs	r1, #0
 8001820:	2006      	movs	r0, #6
 8001822:	f000 ffb9 	bl	8002798 <TM_HD44780_Puts>

}
 8001826:	bf00      	nop
 8001828:	3710      	adds	r7, #16
 800182a:	46bd      	mov	sp, r7
 800182c:	bd80      	pop	{r7, pc}
	...

08001830 <init_Monitoring>:
 *      Author: Flix-Antoine Demers
 */

#include "LED.h"

void init_Monitoring(void){
 8001830:	b580      	push	{r7, lr}
 8001832:	af00      	add	r7, sp, #0
	  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA, ENABLE);
 8001834:	2101      	movs	r1, #1
 8001836:	2001      	movs	r0, #1
 8001838:	f7ff fc2a 	bl	8001090 <RCC_AHB1PeriphClockCmd>

	  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0 | GPIO_Pin_3 |GPIO_Pin_6;
 800183c:	4b0a      	ldr	r3, [pc, #40]	; (8001868 <init_Monitoring+0x38>)
 800183e:	2249      	movs	r2, #73	; 0x49
 8001840:	601a      	str	r2, [r3, #0]
	  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 8001842:	4b09      	ldr	r3, [pc, #36]	; (8001868 <init_Monitoring+0x38>)
 8001844:	2201      	movs	r2, #1
 8001846:	711a      	strb	r2, [r3, #4]
	  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8001848:	4b07      	ldr	r3, [pc, #28]	; (8001868 <init_Monitoring+0x38>)
 800184a:	2200      	movs	r2, #0
 800184c:	719a      	strb	r2, [r3, #6]
	  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;
 800184e:	4b06      	ldr	r3, [pc, #24]	; (8001868 <init_Monitoring+0x38>)
 8001850:	2203      	movs	r2, #3
 8001852:	715a      	strb	r2, [r3, #5]
	  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8001854:	4b04      	ldr	r3, [pc, #16]	; (8001868 <init_Monitoring+0x38>)
 8001856:	2200      	movs	r2, #0
 8001858:	71da      	strb	r2, [r3, #7]
	  GPIO_Init(GPIOD, &GPIO_InitStructure);
 800185a:	4903      	ldr	r1, [pc, #12]	; (8001868 <init_Monitoring+0x38>)
 800185c:	4803      	ldr	r0, [pc, #12]	; (800186c <init_Monitoring+0x3c>)
 800185e:	f7ff fa79 	bl	8000d54 <GPIO_Init>

}
 8001862:	bf00      	nop
 8001864:	bd80      	pop	{r7, pc}
 8001866:	bf00      	nop
 8001868:	20000134 	.word	0x20000134
 800186c:	40020c00 	.word	0x40020c00

08001870 <init_LED>:

void init_LED(void){
 8001870:	b580      	push	{r7, lr}
 8001872:	af00      	add	r7, sp, #0
  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOD, ENABLE);
 8001874:	2101      	movs	r1, #1
 8001876:	2008      	movs	r0, #8
 8001878:	f7ff fc0a 	bl	8001090 <RCC_AHB1PeriphClockCmd>

  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_12;
 800187c:	4b0a      	ldr	r3, [pc, #40]	; (80018a8 <init_LED+0x38>)
 800187e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001882:	601a      	str	r2, [r3, #0]
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 8001884:	4b08      	ldr	r3, [pc, #32]	; (80018a8 <init_LED+0x38>)
 8001886:	2201      	movs	r2, #1
 8001888:	711a      	strb	r2, [r3, #4]
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 800188a:	4b07      	ldr	r3, [pc, #28]	; (80018a8 <init_LED+0x38>)
 800188c:	2200      	movs	r2, #0
 800188e:	719a      	strb	r2, [r3, #6]
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;
 8001890:	4b05      	ldr	r3, [pc, #20]	; (80018a8 <init_LED+0x38>)
 8001892:	2203      	movs	r2, #3
 8001894:	715a      	strb	r2, [r3, #5]
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8001896:	4b04      	ldr	r3, [pc, #16]	; (80018a8 <init_LED+0x38>)
 8001898:	2200      	movs	r2, #0
 800189a:	71da      	strb	r2, [r3, #7]
  GPIO_Init(GPIOD, &GPIO_InitStructure);
 800189c:	4902      	ldr	r1, [pc, #8]	; (80018a8 <init_LED+0x38>)
 800189e:	4803      	ldr	r0, [pc, #12]	; (80018ac <init_LED+0x3c>)
 80018a0:	f7ff fa58 	bl	8000d54 <GPIO_Init>

}
 80018a4:	bf00      	nop
 80018a6:	bd80      	pop	{r7, pc}
 80018a8:	20000134 	.word	0x20000134
 80018ac:	40020c00 	.word	0x40020c00

080018b0 <LED_ON>:

void LED_ON(void){
 80018b0:	b580      	push	{r7, lr}
 80018b2:	af00      	add	r7, sp, #0
    GPIO_SetBits(GPIOD, GPIO_Pin_12);
 80018b4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80018b8:	4802      	ldr	r0, [pc, #8]	; (80018c4 <LED_ON+0x14>)
 80018ba:	f7ff fad9 	bl	8000e70 <GPIO_SetBits>
}
 80018be:	bf00      	nop
 80018c0:	bd80      	pop	{r7, pc}
 80018c2:	bf00      	nop
 80018c4:	40020c00 	.word	0x40020c00

080018c8 <LED_OFF>:

void LED_OFF(void){
 80018c8:	b580      	push	{r7, lr}
 80018ca:	af00      	add	r7, sp, #0
	 GPIO_ResetBits(GPIOD, GPIO_Pin_12);
 80018cc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80018d0:	4802      	ldr	r0, [pc, #8]	; (80018dc <LED_OFF+0x14>)
 80018d2:	f7ff fadc 	bl	8000e8e <GPIO_ResetBits>
}
 80018d6:	bf00      	nop
 80018d8:	bd80      	pop	{r7, pc}
 80018da:	bf00      	nop
 80018dc:	40020c00 	.word	0x40020c00

080018e0 <EVAL_AUDIO_TransferComplete_CallBack>:
/*
 * Callback used by stm32f4_discovery_audio_codec.c.
 * Refer to stm32f4_discovery_audio_codec.h for more info.
 */
__attribute__((weak)) void EVAL_AUDIO_TransferComplete_CallBack(uint32_t pBuffer, uint32_t Size)
{
 80018e0:	b480      	push	{r7}
 80018e2:	b083      	sub	sp, #12
 80018e4:	af00      	add	r7, sp, #0
 80018e6:	6078      	str	r0, [r7, #4]
 80018e8:	6039      	str	r1, [r7, #0]
  /* TODO, implement your code here */
  return;
 80018ea:	bf00      	nop
}
 80018ec:	370c      	adds	r7, #12
 80018ee:	46bd      	mov	sp, r7
 80018f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f4:	4770      	bx	lr

080018f6 <EVAL_AUDIO_GetSampleCallBack>:
/*
 * Callback used by stm32f4_discovery_audio_codec.c.
 * Refer to stm32f4_discovery_audio_codec.h for more info.
 */
__attribute__((weak)) uint16_t EVAL_AUDIO_GetSampleCallBack(void)
{
 80018f6:	b480      	push	{r7}
 80018f8:	af00      	add	r7, sp, #0
  /* TODO, implement your code here */
  return;
 80018fa:	bf00      	nop
 80018fc:	bf00      	nop
}
 80018fe:	4618      	mov	r0, r3
 8001900:	46bd      	mov	sp, r7
 8001902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001906:	4770      	bx	lr

08001908 <Convertir_str>:

#include "Temps.h"

void Convertir_str(char* buffer, unsigned int temps){
 8001908:	b580      	push	{r7, lr}
 800190a:	b082      	sub	sp, #8
 800190c:	af00      	add	r7, sp, #0
 800190e:	6078      	str	r0, [r7, #4]
 8001910:	6039      	str	r1, [r7, #0]
	sprintf(buffer,"%d",temps);
 8001912:	683a      	ldr	r2, [r7, #0]
 8001914:	4903      	ldr	r1, [pc, #12]	; (8001924 <Convertir_str+0x1c>)
 8001916:	6878      	ldr	r0, [r7, #4]
 8001918:	f000 fcc8 	bl	80022ac <sprintf>
}
 800191c:	bf00      	nop
 800191e:	3708      	adds	r7, #8
 8001920:	46bd      	mov	sp, r7
 8001922:	bd80      	pop	{r7, pc}
 8001924:	08002afc 	.word	0x08002afc

08001928 <Decremente_Global>:

void Decremente_Global(void){
 8001928:	b480      	push	{r7}
 800192a:	af00      	add	r7, sp, #0
	if(TimingGlobal == 0){
 800192c:	4b0b      	ldr	r3, [pc, #44]	; (800195c <Decremente_Global+0x34>)
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	2b00      	cmp	r3, #0
 8001932:	d109      	bne.n	8001948 <Decremente_Global+0x20>
		temps_ecoule++; /*si une seconde ecoule en interruption, alors une seconde ajoutee*/
 8001934:	4b0a      	ldr	r3, [pc, #40]	; (8001960 <Decremente_Global+0x38>)
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	3301      	adds	r3, #1
 800193a:	4a09      	ldr	r2, [pc, #36]	; (8001960 <Decremente_Global+0x38>)
 800193c:	6013      	str	r3, [r2, #0]
	    TimingGlobal = 1000;
 800193e:	4b07      	ldr	r3, [pc, #28]	; (800195c <Decremente_Global+0x34>)
 8001940:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001944:	601a      	str	r2, [r3, #0]
	}                        /*on remet le TimingGlobal a 1000 pour compter une nouvelle seconde*/

     else{
		TimingGlobal--;       /*Si une seconde ne s'est pas ecoulee, alors un decremente*/
     }
}
 8001946:	e004      	b.n	8001952 <Decremente_Global+0x2a>
		TimingGlobal--;       /*Si une seconde ne s'est pas ecoulee, alors un decremente*/
 8001948:	4b04      	ldr	r3, [pc, #16]	; (800195c <Decremente_Global+0x34>)
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	3b01      	subs	r3, #1
 800194e:	4a03      	ldr	r2, [pc, #12]	; (800195c <Decremente_Global+0x34>)
 8001950:	6013      	str	r3, [r2, #0]
}
 8001952:	bf00      	nop
 8001954:	46bd      	mov	sp, r7
 8001956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800195a:	4770      	bx	lr
 800195c:	2000013c 	.word	0x2000013c
 8001960:	20000114 	.word	0x20000114

08001964 <TM_DELAY_1msHandler>:


void TM_DELAY_1msHandler(void){
 8001964:	b580      	push	{r7, lr}
 8001966:	af00      	add	r7, sp, #0
	GPIO_SetBits(GPIOA, GPIO_Pin_6); //active le monitoring
 8001968:	2140      	movs	r1, #64	; 0x40
 800196a:	4805      	ldr	r0, [pc, #20]	; (8001980 <TM_DELAY_1msHandler+0x1c>)
 800196c:	f7ff fa80 	bl	8000e70 <GPIO_SetBits>
    Decremente_Global();
 8001970:	f7ff ffda 	bl	8001928 <Decremente_Global>
    GPIO_ResetBits(GPIOA, GPIO_Pin_6); //active le monitoring
 8001974:	2140      	movs	r1, #64	; 0x40
 8001976:	4802      	ldr	r0, [pc, #8]	; (8001980 <TM_DELAY_1msHandler+0x1c>)
 8001978:	f7ff fa89 	bl	8000e8e <GPIO_ResetBits>
}
 800197c:	bf00      	nop
 800197e:	bd80      	pop	{r7, pc}
 8001980:	40020000 	.word	0x40020000

08001984 <BoucleDAttente>:

void BoucleDAttente(double nombre_microseconde_DAttente){
 8001984:	b590      	push	{r4, r7, lr}
 8001986:	b087      	sub	sp, #28
 8001988:	af00      	add	r7, sp, #0
 800198a:	ed87 0b00 	vstr	d0, [r7]

	double counter = 0;
 800198e:	f04f 0300 	mov.w	r3, #0
 8001992:	f04f 0400 	mov.w	r4, #0
 8001996:	e9c7 3404 	strd	r3, r4, [r7, #16]
	nombre_microseconde_DAttente = nombre_microseconde_DAttente * 2.5;
 800199a:	f04f 0200 	mov.w	r2, #0
 800199e:	4b14      	ldr	r3, [pc, #80]	; (80019f0 <BoucleDAttente+0x6c>)
 80019a0:	e9d7 0100 	ldrd	r0, r1, [r7]
 80019a4:	f7fe fdc8 	bl	8000538 <__aeabi_dmul>
 80019a8:	4603      	mov	r3, r0
 80019aa:	460c      	mov	r4, r1
 80019ac:	e887 0018 	stmia.w	r7, {r3, r4}

	for (int i = 0; i <= nombre_microseconde_DAttente; i++) {
 80019b0:	2300      	movs	r3, #0
 80019b2:	60fb      	str	r3, [r7, #12]
 80019b4:	e00d      	b.n	80019d2 <BoucleDAttente+0x4e>
		counter++;
 80019b6:	f04f 0200 	mov.w	r2, #0
 80019ba:	4b0e      	ldr	r3, [pc, #56]	; (80019f4 <BoucleDAttente+0x70>)
 80019bc:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80019c0:	f7fe fc08 	bl	80001d4 <__adddf3>
 80019c4:	4603      	mov	r3, r0
 80019c6:	460c      	mov	r4, r1
 80019c8:	e9c7 3404 	strd	r3, r4, [r7, #16]
	for (int i = 0; i <= nombre_microseconde_DAttente; i++) {
 80019cc:	68fb      	ldr	r3, [r7, #12]
 80019ce:	3301      	adds	r3, #1
 80019d0:	60fb      	str	r3, [r7, #12]
 80019d2:	68f8      	ldr	r0, [r7, #12]
 80019d4:	f7fe fd4a 	bl	800046c <__aeabi_i2d>
 80019d8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80019dc:	f7ff f828 	bl	8000a30 <__aeabi_dcmple>
 80019e0:	4603      	mov	r3, r0
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d1e7      	bne.n	80019b6 <BoucleDAttente+0x32>
	}
}
 80019e6:	bf00      	nop
 80019e8:	371c      	adds	r7, #28
 80019ea:	46bd      	mov	sp, r7
 80019ec:	bd90      	pop	{r4, r7, pc}
 80019ee:	bf00      	nop
 80019f0:	40040000 	.word	0x40040000
 80019f4:	3ff00000 	.word	0x3ff00000

080019f8 <TIM2_INIT>:

void TIM2_INIT(void){
 80019f8:	b580      	push	{r7, lr}
 80019fa:	af00      	add	r7, sp, #0

	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM2, ENABLE);
 80019fc:	2101      	movs	r1, #1
 80019fe:	2001      	movs	r0, #1
 8001a00:	f7ff fb66 	bl	80010d0 <RCC_APB1PeriphClockCmd>

	TIM_TimeBaseStructure.TIM_Period = 84000 - 1; // 1ms
 8001a04:	4b16      	ldr	r3, [pc, #88]	; (8001a60 <TIM2_INIT+0x68>)
 8001a06:	4a17      	ldr	r2, [pc, #92]	; (8001a64 <TIM2_INIT+0x6c>)
 8001a08:	605a      	str	r2, [r3, #4]
	TIM_TimeBaseStructure.TIM_Prescaler =  0;
 8001a0a:	4b15      	ldr	r3, [pc, #84]	; (8001a60 <TIM2_INIT+0x68>)
 8001a0c:	2200      	movs	r2, #0
 8001a0e:	801a      	strh	r2, [r3, #0]
	TIM_TimeBaseStructure.TIM_ClockDivision = TIM_CKD_DIV1;
 8001a10:	4b13      	ldr	r3, [pc, #76]	; (8001a60 <TIM2_INIT+0x68>)
 8001a12:	2200      	movs	r2, #0
 8001a14:	811a      	strh	r2, [r3, #8]
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 8001a16:	4b12      	ldr	r3, [pc, #72]	; (8001a60 <TIM2_INIT+0x68>)
 8001a18:	2200      	movs	r2, #0
 8001a1a:	805a      	strh	r2, [r3, #2]
	TIM_TimeBaseInit(TIM2, &TIM_TimeBaseStructure);
 8001a1c:	4910      	ldr	r1, [pc, #64]	; (8001a60 <TIM2_INIT+0x68>)
 8001a1e:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001a22:	f7ff fba1 	bl	8001168 <TIM_TimeBaseInit>


	TIM_ITConfig(TIM2, TIM_IT_Update, ENABLE);
 8001a26:	2201      	movs	r2, #1
 8001a28:	2101      	movs	r1, #1
 8001a2a:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001a2e:	f7ff fc27 	bl	8001280 <TIM_ITConfig>

	NVIC_InitStruct.NVIC_IRQChannel = TIM2_IRQn;
 8001a32:	4b0d      	ldr	r3, [pc, #52]	; (8001a68 <TIM2_INIT+0x70>)
 8001a34:	221c      	movs	r2, #28
 8001a36:	701a      	strb	r2, [r3, #0]
	NVIC_InitStruct.NVIC_IRQChannelCmd = ENABLE;
 8001a38:	4b0b      	ldr	r3, [pc, #44]	; (8001a68 <TIM2_INIT+0x70>)
 8001a3a:	2201      	movs	r2, #1
 8001a3c:	70da      	strb	r2, [r3, #3]
	NVIC_InitStruct.NVIC_IRQChannelPreemptionPriority = 0;
 8001a3e:	4b0a      	ldr	r3, [pc, #40]	; (8001a68 <TIM2_INIT+0x70>)
 8001a40:	2200      	movs	r2, #0
 8001a42:	705a      	strb	r2, [r3, #1]
	NVIC_InitStruct.NVIC_IRQChannelSubPriority = 1;
 8001a44:	4b08      	ldr	r3, [pc, #32]	; (8001a68 <TIM2_INIT+0x70>)
 8001a46:	2201      	movs	r2, #1
 8001a48:	709a      	strb	r2, [r3, #2]
	NVIC_Init(&NVIC_InitStruct);
 8001a4a:	4807      	ldr	r0, [pc, #28]	; (8001a68 <TIM2_INIT+0x70>)
 8001a4c:	f7ff f80e 	bl	8000a6c <NVIC_Init>

	/* TIM2 enable counter */
	TIM_Cmd(TIM2, ENABLE);
 8001a50:	2101      	movs	r1, #1
 8001a52:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001a56:	f7ff fbf3 	bl	8001240 <TIM_Cmd>

}
 8001a5a:	bf00      	nop
 8001a5c:	bd80      	pop	{r7, pc}
 8001a5e:	bf00      	nop
 8001a60:	20000104 	.word	0x20000104
 8001a64:	0001481f 	.word	0x0001481f
 8001a68:	20000154 	.word	0x20000154
 8001a6c:	00000000 	.word	0x00000000

08001a70 <TIM2_IRQHandler>:

void TIM2_IRQHandler(void){
 8001a70:	b580      	push	{r7, lr}
 8001a72:	af00      	add	r7, sp, #0
    if (TIM_GetITStatus(TIM2, TIM_IT_Update) == SET) {
 8001a74:	2101      	movs	r1, #1
 8001a76:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001a7a:	f7ff fc25 	bl	80012c8 <TIM_GetITStatus>
 8001a7e:	4603      	mov	r3, r0
 8001a80:	2b01      	cmp	r3, #1
 8001a82:	d108      	bne.n	8001a96 <TIM2_IRQHandler+0x26>
        TIM_ClearITPendingBit(TIM2, TIM_IT_Update);
 8001a84:	2101      	movs	r1, #1
 8001a86:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001a8a:	f7ff fc47 	bl	800131c <TIM_ClearITPendingBit>
	BoucleDAttente(300);
 8001a8e:	ed9f 0b04 	vldr	d0, [pc, #16]	; 8001aa0 <TIM2_IRQHandler+0x30>
 8001a92:	f7ff ff77 	bl	8001984 <BoucleDAttente>
    }
}
 8001a96:	bf00      	nop
 8001a98:	bd80      	pop	{r7, pc}
 8001a9a:	bf00      	nop
 8001a9c:	f3af 8000 	nop.w
 8001aa0:	00000000 	.word	0x00000000
 8001aa4:	4072c000 	.word	0x4072c000

08001aa8 <Delay>:
 * @param  Delays for specific amount of microseconds
 * @param  micros: Time in microseconds for delay
 * @retval None
 * @note   Declared as static inline
 */
static __INLINE void Delay(uint32_t micros) {
 8001aa8:	b480      	push	{r7}
 8001aaa:	b085      	sub	sp, #20
 8001aac:	af00      	add	r7, sp, #0
 8001aae:	6078      	str	r0, [r7, #4]
	} while (--micros);
#else
	uint32_t amicros;

	/* Multiply micro seconds */
	amicros = (micros) * (mult);
 8001ab0:	4b10      	ldr	r3, [pc, #64]	; (8001af4 <Delay+0x4c>)
 8001ab2:	681a      	ldr	r2, [r3, #0]
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	fb02 f303 	mul.w	r3, r2, r3
 8001aba:	60fb      	str	r3, [r7, #12]

	#ifdef __GNUC__
		if (SystemCoreClock == 180000000 || SystemCoreClock == 100000000) {
 8001abc:	4b0e      	ldr	r3, [pc, #56]	; (8001af8 <Delay+0x50>)
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	4a0e      	ldr	r2, [pc, #56]	; (8001afc <Delay+0x54>)
 8001ac2:	4293      	cmp	r3, r2
 8001ac4:	d004      	beq.n	8001ad0 <Delay+0x28>
 8001ac6:	4b0c      	ldr	r3, [pc, #48]	; (8001af8 <Delay+0x50>)
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	4a0d      	ldr	r2, [pc, #52]	; (8001b00 <Delay+0x58>)
 8001acc:	4293      	cmp	r3, r2
 8001ace:	d104      	bne.n	8001ada <Delay+0x32>
			amicros -= mult;
 8001ad0:	4b08      	ldr	r3, [pc, #32]	; (8001af4 <Delay+0x4c>)
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	68fa      	ldr	r2, [r7, #12]
 8001ad6:	1ad3      	subs	r3, r2, r3
 8001ad8:	60fb      	str	r3, [r7, #12]
	#if defined(STM32F411xE)
	amicros += mult;
	#endif

	/* While loop */
	while (amicros--);
 8001ada:	bf00      	nop
 8001adc:	68fb      	ldr	r3, [r7, #12]
 8001ade:	1e5a      	subs	r2, r3, #1
 8001ae0:	60fa      	str	r2, [r7, #12]
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d1fa      	bne.n	8001adc <Delay+0x34>
#endif /* TM_DELAY_TIM */
}
 8001ae6:	bf00      	nop
 8001ae8:	3714      	adds	r7, #20
 8001aea:	46bd      	mov	sp, r7
 8001aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af0:	4770      	bx	lr
 8001af2:	bf00      	nop
 8001af4:	2000015c 	.word	0x2000015c
 8001af8:	20000020 	.word	0x20000020
 8001afc:	0aba9500 	.word	0x0aba9500
 8001b00:	05f5e100 	.word	0x05f5e100

08001b04 <INIT_UART>:

/* Includes ------------------------------------------------------------------*/
#include "UART.h"

/*Routine d'initialisation du module UART du microcontroleur*/
void INIT_UART(void){
 8001b04:	b580      	push	{r7, lr}
 8001b06:	af00      	add	r7, sp, #0

    /*initalisation des proprietes du module*/
	UART_InitStructure.USART_BaudRate = 19200;
 8001b08:	4b32      	ldr	r3, [pc, #200]	; (8001bd4 <INIT_UART+0xd0>)
 8001b0a:	f44f 4296 	mov.w	r2, #19200	; 0x4b00
 8001b0e:	601a      	str	r2, [r3, #0]
	UART_InitStructure.USART_WordLength = USART_WordLength_8b;
 8001b10:	4b30      	ldr	r3, [pc, #192]	; (8001bd4 <INIT_UART+0xd0>)
 8001b12:	2200      	movs	r2, #0
 8001b14:	809a      	strh	r2, [r3, #4]
	UART_InitStructure.USART_StopBits = USART_StopBits_1;
 8001b16:	4b2f      	ldr	r3, [pc, #188]	; (8001bd4 <INIT_UART+0xd0>)
 8001b18:	2200      	movs	r2, #0
 8001b1a:	80da      	strh	r2, [r3, #6]
	UART_InitStructure.USART_Parity = USART_Parity_Even;
 8001b1c:	4b2d      	ldr	r3, [pc, #180]	; (8001bd4 <INIT_UART+0xd0>)
 8001b1e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001b22:	811a      	strh	r2, [r3, #8]
	UART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 8001b24:	4b2b      	ldr	r3, [pc, #172]	; (8001bd4 <INIT_UART+0xd0>)
 8001b26:	2200      	movs	r2, #0
 8001b28:	819a      	strh	r2, [r3, #12]
	UART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8001b2a:	4b2a      	ldr	r3, [pc, #168]	; (8001bd4 <INIT_UART+0xd0>)
 8001b2c:	220c      	movs	r2, #12
 8001b2e:	815a      	strh	r2, [r3, #10]

	/*initalisation des GPIO*/
	//RCC_AHB1PeriphClockCmd(UART4_TX_PIN | UART4_RX_PIN, ENABLE);
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOC, ENABLE);
 8001b30:	2101      	movs	r1, #1
 8001b32:	2004      	movs	r0, #4
 8001b34:	f7ff faac 	bl	8001090 <RCC_AHB1PeriphClockCmd>
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_UART4, ENABLE);
 8001b38:	2101      	movs	r1, #1
 8001b3a:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8001b3e:	f7ff fac7 	bl	80010d0 <RCC_APB1PeriphClockCmd>

	/*pas sure c'est quoi*/
	GPIO_PinAFConfig(GPIOC,GPIO_PinSource10,GPIO_AF_UART4);
 8001b42:	2208      	movs	r2, #8
 8001b44:	210a      	movs	r1, #10
 8001b46:	4824      	ldr	r0, [pc, #144]	; (8001bd8 <INIT_UART+0xd4>)
 8001b48:	f7ff f9b0 	bl	8000eac <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOC,GPIO_PinSource11,GPIO_AF_UART4);
 8001b4c:	2208      	movs	r2, #8
 8001b4e:	210b      	movs	r1, #11
 8001b50:	4821      	ldr	r0, [pc, #132]	; (8001bd8 <INIT_UART+0xd4>)
 8001b52:	f7ff f9ab 	bl	8000eac <GPIO_PinAFConfig>

	/*Configuration de TX*/
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8001b56:	4b21      	ldr	r3, [pc, #132]	; (8001bdc <INIT_UART+0xd8>)
 8001b58:	2200      	movs	r2, #0
 8001b5a:	719a      	strb	r2, [r3, #6]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
 8001b5c:	4b1f      	ldr	r3, [pc, #124]	; (8001bdc <INIT_UART+0xd8>)
 8001b5e:	2201      	movs	r2, #1
 8001b60:	71da      	strb	r2, [r3, #7]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 8001b62:	4b1e      	ldr	r3, [pc, #120]	; (8001bdc <INIT_UART+0xd8>)
 8001b64:	2202      	movs	r2, #2
 8001b66:	711a      	strb	r2, [r3, #4]
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_10;
 8001b68:	4b1c      	ldr	r3, [pc, #112]	; (8001bdc <INIT_UART+0xd8>)
 8001b6a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001b6e:	601a      	str	r2, [r3, #0]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8001b70:	4b1a      	ldr	r3, [pc, #104]	; (8001bdc <INIT_UART+0xd8>)
 8001b72:	2202      	movs	r2, #2
 8001b74:	715a      	strb	r2, [r3, #5]
	GPIO_Init(GPIOC,&GPIO_InitStructure);
 8001b76:	4919      	ldr	r1, [pc, #100]	; (8001bdc <INIT_UART+0xd8>)
 8001b78:	4817      	ldr	r0, [pc, #92]	; (8001bd8 <INIT_UART+0xd4>)
 8001b7a:	f7ff f8eb 	bl	8000d54 <GPIO_Init>

	/*Configuration de RX*/
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 8001b7e:	4b17      	ldr	r3, [pc, #92]	; (8001bdc <INIT_UART+0xd8>)
 8001b80:	2202      	movs	r2, #2
 8001b82:	711a      	strb	r2, [r3, #4]
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_11;
 8001b84:	4b15      	ldr	r3, [pc, #84]	; (8001bdc <INIT_UART+0xd8>)
 8001b86:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001b8a:	601a      	str	r2, [r3, #0]
	GPIO_Init(GPIOC,&GPIO_InitStructure);
 8001b8c:	4913      	ldr	r1, [pc, #76]	; (8001bdc <INIT_UART+0xd8>)
 8001b8e:	4812      	ldr	r0, [pc, #72]	; (8001bd8 <INIT_UART+0xd4>)
 8001b90:	f7ff f8e0 	bl	8000d54 <GPIO_Init>

	USART_Init(UART4, &UART_InitStructure);
 8001b94:	490f      	ldr	r1, [pc, #60]	; (8001bd4 <INIT_UART+0xd0>)
 8001b96:	4812      	ldr	r0, [pc, #72]	; (8001be0 <INIT_UART+0xdc>)
 8001b98:	f7ff fbd2 	bl	8001340 <USART_Init>

	USART_ITConfig(UART4, USART_IT_RXNE, ENABLE);
 8001b9c:	2201      	movs	r2, #1
 8001b9e:	f240 5125 	movw	r1, #1317	; 0x525
 8001ba2:	480f      	ldr	r0, [pc, #60]	; (8001be0 <INIT_UART+0xdc>)
 8001ba4:	f7ff fcb6 	bl	8001514 <USART_ITConfig>
	NVIC_InitStruct.NVIC_IRQChannel = UART4_IRQn;
 8001ba8:	4b0e      	ldr	r3, [pc, #56]	; (8001be4 <INIT_UART+0xe0>)
 8001baa:	2234      	movs	r2, #52	; 0x34
 8001bac:	701a      	strb	r2, [r3, #0]
	NVIC_InitStruct.NVIC_IRQChannelCmd = ENABLE;
 8001bae:	4b0d      	ldr	r3, [pc, #52]	; (8001be4 <INIT_UART+0xe0>)
 8001bb0:	2201      	movs	r2, #1
 8001bb2:	70da      	strb	r2, [r3, #3]
	NVIC_InitStruct.NVIC_IRQChannelPreemptionPriority = 0;
 8001bb4:	4b0b      	ldr	r3, [pc, #44]	; (8001be4 <INIT_UART+0xe0>)
 8001bb6:	2200      	movs	r2, #0
 8001bb8:	705a      	strb	r2, [r3, #1]
	NVIC_InitStruct.NVIC_IRQChannelSubPriority = 0;
 8001bba:	4b0a      	ldr	r3, [pc, #40]	; (8001be4 <INIT_UART+0xe0>)
 8001bbc:	2200      	movs	r2, #0
 8001bbe:	709a      	strb	r2, [r3, #2]
	NVIC_Init(&NVIC_InitStruct);
 8001bc0:	4808      	ldr	r0, [pc, #32]	; (8001be4 <INIT_UART+0xe0>)
 8001bc2:	f7fe ff53 	bl	8000a6c <NVIC_Init>
	USART_Cmd(UART4,ENABLE);
 8001bc6:	2101      	movs	r1, #1
 8001bc8:	4805      	ldr	r0, [pc, #20]	; (8001be0 <INIT_UART+0xdc>)
 8001bca:	f7ff fc73 	bl	80014b4 <USART_Cmd>
}
 8001bce:	bf00      	nop
 8001bd0:	bd80      	pop	{r7, pc}
 8001bd2:	bf00      	nop
 8001bd4:	20000120 	.word	0x20000120
 8001bd8:	40020800 	.word	0x40020800
 8001bdc:	20000134 	.word	0x20000134
 8001be0:	40004c00 	.word	0x40004c00
 8001be4:	20000154 	.word	0x20000154

08001be8 <Traducteur_Commandes>:


void Traducteur_Commandes(char commande, char parametre, char checksum){
 8001be8:	b580      	push	{r7, lr}
 8001bea:	b082      	sub	sp, #8
 8001bec:	af00      	add	r7, sp, #0
 8001bee:	4603      	mov	r3, r0
 8001bf0:	71fb      	strb	r3, [r7, #7]
 8001bf2:	460b      	mov	r3, r1
 8001bf4:	71bb      	strb	r3, [r7, #6]
 8001bf6:	4613      	mov	r3, r2
 8001bf8:	717b      	strb	r3, [r7, #5]

	switch(commande){
 8001bfa:	79fb      	ldrb	r3, [r7, #7]
 8001bfc:	2b42      	cmp	r3, #66	; 0x42
 8001bfe:	d010      	beq.n	8001c22 <Traducteur_Commandes+0x3a>
 8001c00:	2b43      	cmp	r3, #67	; 0x43
 8001c02:	d01e      	beq.n	8001c42 <Traducteur_Commandes+0x5a>
 8001c04:	2b41      	cmp	r3, #65	; 0x41
 8001c06:	d000      	beq.n	8001c0a <Traducteur_Commandes+0x22>
			curseur++;
		}

		break;
    }
}
 8001c08:	e03f      	b.n	8001c8a <Traducteur_Commandes+0xa2>
		if (parametre == 0x30){
 8001c0a:	79bb      	ldrb	r3, [r7, #6]
 8001c0c:	2b30      	cmp	r3, #48	; 0x30
 8001c0e:	d102      	bne.n	8001c16 <Traducteur_Commandes+0x2e>
			LED_OFF();
 8001c10:	f7ff fe5a 	bl	80018c8 <LED_OFF>
		break;
 8001c14:	e036      	b.n	8001c84 <Traducteur_Commandes+0x9c>
		else if(parametre == 0x31){
 8001c16:	79bb      	ldrb	r3, [r7, #6]
 8001c18:	2b31      	cmp	r3, #49	; 0x31
 8001c1a:	d133      	bne.n	8001c84 <Traducteur_Commandes+0x9c>
			LED_ON();
 8001c1c:	f7ff fe48 	bl	80018b0 <LED_ON>
		break;
 8001c20:	e030      	b.n	8001c84 <Traducteur_Commandes+0x9c>
		TM_HD44780_Clear();
 8001c22:	f000 fdad 	bl	8002780 <TM_HD44780_Clear>
		TM_HD44780_Puts(0, 0,"FDFB");
 8001c26:	4a1b      	ldr	r2, [pc, #108]	; (8001c94 <Traducteur_Commandes+0xac>)
 8001c28:	2100      	movs	r1, #0
 8001c2a:	2000      	movs	r0, #0
 8001c2c:	f000 fdb4 	bl	8002798 <TM_HD44780_Puts>
		Ecriture_temps(temps_ecoule);
 8001c30:	4b19      	ldr	r3, [pc, #100]	; (8001c98 <Traducteur_Commandes+0xb0>)
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	4618      	mov	r0, r3
 8001c36:	f7ff fde5 	bl	8001804 <Ecriture_temps>
		curseur = 0;
 8001c3a:	4b18      	ldr	r3, [pc, #96]	; (8001c9c <Traducteur_Commandes+0xb4>)
 8001c3c:	2200      	movs	r2, #0
 8001c3e:	601a      	str	r2, [r3, #0]
		break;
 8001c40:	e023      	b.n	8001c8a <Traducteur_Commandes+0xa2>
		if (curseur < 16){ /*pas de depassement*/
 8001c42:	4b16      	ldr	r3, [pc, #88]	; (8001c9c <Traducteur_Commandes+0xb4>)
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	2b0f      	cmp	r3, #15
 8001c48:	dc1e      	bgt.n	8001c88 <Traducteur_Commandes+0xa0>
			TM_HD44780_Puts(curseur, 1, &parametre);
 8001c4a:	4b14      	ldr	r3, [pc, #80]	; (8001c9c <Traducteur_Commandes+0xb4>)
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	b2db      	uxtb	r3, r3
 8001c50:	1dba      	adds	r2, r7, #6
 8001c52:	2101      	movs	r1, #1
 8001c54:	4618      	mov	r0, r3
 8001c56:	f000 fd9f 	bl	8002798 <TM_HD44780_Puts>
			TM_HD44780_Puts(curseur + 1, 1, "      ");
 8001c5a:	4b10      	ldr	r3, [pc, #64]	; (8001c9c <Traducteur_Commandes+0xb4>)
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	b2db      	uxtb	r3, r3
 8001c60:	3301      	adds	r3, #1
 8001c62:	b2db      	uxtb	r3, r3
 8001c64:	4a0e      	ldr	r2, [pc, #56]	; (8001ca0 <Traducteur_Commandes+0xb8>)
 8001c66:	2101      	movs	r1, #1
 8001c68:	4618      	mov	r0, r3
 8001c6a:	f000 fd95 	bl	8002798 <TM_HD44780_Puts>
			TM_HD44780_Puts(0, 0,"FDFB");
 8001c6e:	4a09      	ldr	r2, [pc, #36]	; (8001c94 <Traducteur_Commandes+0xac>)
 8001c70:	2100      	movs	r1, #0
 8001c72:	2000      	movs	r0, #0
 8001c74:	f000 fd90 	bl	8002798 <TM_HD44780_Puts>
			curseur++;
 8001c78:	4b08      	ldr	r3, [pc, #32]	; (8001c9c <Traducteur_Commandes+0xb4>)
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	3301      	adds	r3, #1
 8001c7e:	4a07      	ldr	r2, [pc, #28]	; (8001c9c <Traducteur_Commandes+0xb4>)
 8001c80:	6013      	str	r3, [r2, #0]
		break;
 8001c82:	e001      	b.n	8001c88 <Traducteur_Commandes+0xa0>
		break;
 8001c84:	bf00      	nop
 8001c86:	e000      	b.n	8001c8a <Traducteur_Commandes+0xa2>
		break;
 8001c88:	bf00      	nop
}
 8001c8a:	bf00      	nop
 8001c8c:	3708      	adds	r7, #8
 8001c8e:	46bd      	mov	sp, r7
 8001c90:	bd80      	pop	{r7, pc}
 8001c92:	bf00      	nop
 8001c94:	08002b00 	.word	0x08002b00
 8001c98:	20000114 	.word	0x20000114
 8001c9c:	20000118 	.word	0x20000118
 8001ca0:	08002b08 	.word	0x08002b08

08001ca4 <ajout_data_buffer>:

void ajout_data_buffer(char* buffer, char octet){
 8001ca4:	b480      	push	{r7}
 8001ca6:	b083      	sub	sp, #12
 8001ca8:	af00      	add	r7, sp, #0
 8001caa:	6078      	str	r0, [r7, #4]
 8001cac:	460b      	mov	r3, r1
 8001cae:	70fb      	strb	r3, [r7, #3]

	if (ptr_ecriture > size - 1){
 8001cb0:	4b26      	ldr	r3, [pc, #152]	; (8001d4c <ajout_data_buffer+0xa8>)
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	2b13      	cmp	r3, #19
 8001cb6:	dd14      	ble.n	8001ce2 <ajout_data_buffer+0x3e>
			ptr_ecriture = 0;
 8001cb8:	4b24      	ldr	r3, [pc, #144]	; (8001d4c <ajout_data_buffer+0xa8>)
 8001cba:	2200      	movs	r2, #0
 8001cbc:	601a      	str	r2, [r3, #0]
			buffer[ptr_ecriture] = octet;
 8001cbe:	4b23      	ldr	r3, [pc, #140]	; (8001d4c <ajout_data_buffer+0xa8>)
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	461a      	mov	r2, r3
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	4413      	add	r3, r2
 8001cc8:	78fa      	ldrb	r2, [r7, #3]
 8001cca:	701a      	strb	r2, [r3, #0]
			ptr_ecriture++;
 8001ccc:	4b1f      	ldr	r3, [pc, #124]	; (8001d4c <ajout_data_buffer+0xa8>)
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	3301      	adds	r3, #1
 8001cd2:	4a1e      	ldr	r2, [pc, #120]	; (8001d4c <ajout_data_buffer+0xa8>)
 8001cd4:	6013      	str	r3, [r2, #0]
			nombre_ecriture++;
 8001cd6:	4b1e      	ldr	r3, [pc, #120]	; (8001d50 <ajout_data_buffer+0xac>)
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	3301      	adds	r3, #1
 8001cdc:	4a1c      	ldr	r2, [pc, #112]	; (8001d50 <ajout_data_buffer+0xac>)
 8001cde:	6013      	str	r3, [r2, #0]
		buffer[ptr_ecriture] = octet;
	    ptr_ecriture++;
	    nombre_ecriture++;
	}

}
 8001ce0:	e02e      	b.n	8001d40 <ajout_data_buffer+0x9c>
	else if(ptr_ecriture ==  ptr_lecture){ /*etat initale*/
 8001ce2:	4b1a      	ldr	r3, [pc, #104]	; (8001d4c <ajout_data_buffer+0xa8>)
 8001ce4:	681a      	ldr	r2, [r3, #0]
 8001ce6:	4b1b      	ldr	r3, [pc, #108]	; (8001d54 <ajout_data_buffer+0xb0>)
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	429a      	cmp	r2, r3
 8001cec:	d111      	bne.n	8001d12 <ajout_data_buffer+0x6e>
		buffer[ptr_ecriture] = octet;
 8001cee:	4b17      	ldr	r3, [pc, #92]	; (8001d4c <ajout_data_buffer+0xa8>)
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	461a      	mov	r2, r3
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	4413      	add	r3, r2
 8001cf8:	78fa      	ldrb	r2, [r7, #3]
 8001cfa:	701a      	strb	r2, [r3, #0]
	    ptr_ecriture++;
 8001cfc:	4b13      	ldr	r3, [pc, #76]	; (8001d4c <ajout_data_buffer+0xa8>)
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	3301      	adds	r3, #1
 8001d02:	4a12      	ldr	r2, [pc, #72]	; (8001d4c <ajout_data_buffer+0xa8>)
 8001d04:	6013      	str	r3, [r2, #0]
	    nombre_ecriture++;
 8001d06:	4b12      	ldr	r3, [pc, #72]	; (8001d50 <ajout_data_buffer+0xac>)
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	3301      	adds	r3, #1
 8001d0c:	4a10      	ldr	r2, [pc, #64]	; (8001d50 <ajout_data_buffer+0xac>)
 8001d0e:	6013      	str	r3, [r2, #0]
}
 8001d10:	e016      	b.n	8001d40 <ajout_data_buffer+0x9c>
	else if(ptr_ecriture != ptr_lecture){ /*on n'ecrit pas sur une lecture en cours*/
 8001d12:	4b0e      	ldr	r3, [pc, #56]	; (8001d4c <ajout_data_buffer+0xa8>)
 8001d14:	681a      	ldr	r2, [r3, #0]
 8001d16:	4b0f      	ldr	r3, [pc, #60]	; (8001d54 <ajout_data_buffer+0xb0>)
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	429a      	cmp	r2, r3
 8001d1c:	d010      	beq.n	8001d40 <ajout_data_buffer+0x9c>
		buffer[ptr_ecriture] = octet;
 8001d1e:	4b0b      	ldr	r3, [pc, #44]	; (8001d4c <ajout_data_buffer+0xa8>)
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	461a      	mov	r2, r3
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	4413      	add	r3, r2
 8001d28:	78fa      	ldrb	r2, [r7, #3]
 8001d2a:	701a      	strb	r2, [r3, #0]
	    ptr_ecriture++;
 8001d2c:	4b07      	ldr	r3, [pc, #28]	; (8001d4c <ajout_data_buffer+0xa8>)
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	3301      	adds	r3, #1
 8001d32:	4a06      	ldr	r2, [pc, #24]	; (8001d4c <ajout_data_buffer+0xa8>)
 8001d34:	6013      	str	r3, [r2, #0]
	    nombre_ecriture++;
 8001d36:	4b06      	ldr	r3, [pc, #24]	; (8001d50 <ajout_data_buffer+0xac>)
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	3301      	adds	r3, #1
 8001d3c:	4a04      	ldr	r2, [pc, #16]	; (8001d50 <ajout_data_buffer+0xac>)
 8001d3e:	6013      	str	r3, [r2, #0]
}
 8001d40:	bf00      	nop
 8001d42:	370c      	adds	r7, #12
 8001d44:	46bd      	mov	sp, r7
 8001d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d4a:	4770      	bx	lr
 8001d4c:	20000110 	.word	0x20000110
 8001d50:	20000158 	.word	0x20000158
 8001d54:	20000100 	.word	0x20000100

08001d58 <lecture_data_buffer>:

void lecture_data_buffer(char* buffer){
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	b084      	sub	sp, #16
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	6078      	str	r0, [r7, #4]

	while(nombre_lecture + 3 <= nombre_ecriture){
 8001d60:	e034      	b.n	8001dcc <lecture_data_buffer+0x74>
        char liste[3];

		for(int i = 0; i < 3; i++) {
 8001d62:	2300      	movs	r3, #0
 8001d64:	60fb      	str	r3, [r7, #12]
 8001d66:	e01f      	b.n	8001da8 <lecture_data_buffer+0x50>
			if(ptr_lecture > size - 1) {
 8001d68:	4b1e      	ldr	r3, [pc, #120]	; (8001de4 <lecture_data_buffer+0x8c>)
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	2b13      	cmp	r3, #19
 8001d6e:	dd02      	ble.n	8001d76 <lecture_data_buffer+0x1e>
				ptr_lecture = 0;
 8001d70:	4b1c      	ldr	r3, [pc, #112]	; (8001de4 <lecture_data_buffer+0x8c>)
 8001d72:	2200      	movs	r2, #0
 8001d74:	601a      	str	r2, [r3, #0]
			}
			liste[i] = buffer[ptr_lecture];
 8001d76:	4b1b      	ldr	r3, [pc, #108]	; (8001de4 <lecture_data_buffer+0x8c>)
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	461a      	mov	r2, r3
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	4413      	add	r3, r2
 8001d80:	7819      	ldrb	r1, [r3, #0]
 8001d82:	f107 0208 	add.w	r2, r7, #8
 8001d86:	68fb      	ldr	r3, [r7, #12]
 8001d88:	4413      	add	r3, r2
 8001d8a:	460a      	mov	r2, r1
 8001d8c:	701a      	strb	r2, [r3, #0]
			ptr_lecture ++;
 8001d8e:	4b15      	ldr	r3, [pc, #84]	; (8001de4 <lecture_data_buffer+0x8c>)
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	3301      	adds	r3, #1
 8001d94:	4a13      	ldr	r2, [pc, #76]	; (8001de4 <lecture_data_buffer+0x8c>)
 8001d96:	6013      	str	r3, [r2, #0]
			nombre_lecture++;
 8001d98:	4b13      	ldr	r3, [pc, #76]	; (8001de8 <lecture_data_buffer+0x90>)
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	3301      	adds	r3, #1
 8001d9e:	4a12      	ldr	r2, [pc, #72]	; (8001de8 <lecture_data_buffer+0x90>)
 8001da0:	6013      	str	r3, [r2, #0]
		for(int i = 0; i < 3; i++) {
 8001da2:	68fb      	ldr	r3, [r7, #12]
 8001da4:	3301      	adds	r3, #1
 8001da6:	60fb      	str	r3, [r7, #12]
 8001da8:	68fb      	ldr	r3, [r7, #12]
 8001daa:	2b02      	cmp	r3, #2
 8001dac:	dddc      	ble.n	8001d68 <lecture_data_buffer+0x10>
		}

		if((liste[0] + liste[1] + liste[2])%256 == 0){
 8001dae:	7a3b      	ldrb	r3, [r7, #8]
 8001db0:	461a      	mov	r2, r3
 8001db2:	7a7b      	ldrb	r3, [r7, #9]
 8001db4:	4413      	add	r3, r2
 8001db6:	7aba      	ldrb	r2, [r7, #10]
 8001db8:	4413      	add	r3, r2
 8001dba:	b2db      	uxtb	r3, r3
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	d105      	bne.n	8001dcc <lecture_data_buffer+0x74>
		Traducteur_Commandes(liste[0],liste[1],liste[2]);
 8001dc0:	7a3b      	ldrb	r3, [r7, #8]
 8001dc2:	7a79      	ldrb	r1, [r7, #9]
 8001dc4:	7aba      	ldrb	r2, [r7, #10]
 8001dc6:	4618      	mov	r0, r3
 8001dc8:	f7ff ff0e 	bl	8001be8 <Traducteur_Commandes>
	while(nombre_lecture + 3 <= nombre_ecriture){
 8001dcc:	4b06      	ldr	r3, [pc, #24]	; (8001de8 <lecture_data_buffer+0x90>)
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	1cda      	adds	r2, r3, #3
 8001dd2:	4b06      	ldr	r3, [pc, #24]	; (8001dec <lecture_data_buffer+0x94>)
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	429a      	cmp	r2, r3
 8001dd8:	ddc3      	ble.n	8001d62 <lecture_data_buffer+0xa>
		}
	}
}
 8001dda:	bf00      	nop
 8001ddc:	3710      	adds	r7, #16
 8001dde:	46bd      	mov	sp, r7
 8001de0:	bd80      	pop	{r7, pc}
 8001de2:	bf00      	nop
 8001de4:	20000100 	.word	0x20000100
 8001de8:	20000130 	.word	0x20000130
 8001dec:	20000158 	.word	0x20000158

08001df0 <UART4_IRQHandler>:

void UART4_IRQHandler(void){
 8001df0:	b580      	push	{r7, lr}
 8001df2:	af00      	add	r7, sp, #0
	 GPIO_SetBits(GPIOA, GPIO_Pin_3); //active le monitoring
 8001df4:	2108      	movs	r1, #8
 8001df6:	4811      	ldr	r0, [pc, #68]	; (8001e3c <UART4_IRQHandler+0x4c>)
 8001df8:	f7ff f83a 	bl	8000e70 <GPIO_SetBits>
	/*gpio monitoring*/
    if(USART_GetITStatus(UART4, USART_IT_RXNE) != RESET) /*effectue interrupt lorsque recoit*/
 8001dfc:	f240 5125 	movw	r1, #1317	; 0x525
 8001e00:	480f      	ldr	r0, [pc, #60]	; (8001e40 <UART4_IRQHandler+0x50>)
 8001e02:	f7ff fbcf 	bl	80015a4 <USART_GetITStatus>
 8001e06:	4603      	mov	r3, r0
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d00d      	beq.n	8001e28 <UART4_IRQHandler+0x38>
    {

       USART_ClearITPendingBit(UART4, USART_IT_RXNE);
 8001e0c:	f240 5125 	movw	r1, #1317	; 0x525
 8001e10:	480b      	ldr	r0, [pc, #44]	; (8001e40 <UART4_IRQHandler+0x50>)
 8001e12:	f7ff fc22 	bl	800165a <USART_ClearITPendingBit>
       ajout_data_buffer( buffer_commandes , (char) USART_ReceiveData(UART4) ); /*ajoute data au tab*/
 8001e16:	480a      	ldr	r0, [pc, #40]	; (8001e40 <UART4_IRQHandler+0x50>)
 8001e18:	f7ff fb6c 	bl	80014f4 <USART_ReceiveData>
 8001e1c:	4603      	mov	r3, r0
 8001e1e:	b2db      	uxtb	r3, r3
 8001e20:	4619      	mov	r1, r3
 8001e22:	4808      	ldr	r0, [pc, #32]	; (8001e44 <UART4_IRQHandler+0x54>)
 8001e24:	f7ff ff3e 	bl	8001ca4 <ajout_data_buffer>
    }
    GPIO_ResetBits(GPIOA, GPIO_Pin_3); //reset le monitoring
 8001e28:	2108      	movs	r1, #8
 8001e2a:	4804      	ldr	r0, [pc, #16]	; (8001e3c <UART4_IRQHandler+0x4c>)
 8001e2c:	f7ff f82f 	bl	8000e8e <GPIO_ResetBits>
    Delay(200);
 8001e30:	20c8      	movs	r0, #200	; 0xc8
 8001e32:	f7ff fe39 	bl	8001aa8 <Delay>

}
 8001e36:	bf00      	nop
 8001e38:	bd80      	pop	{r7, pc}
 8001e3a:	bf00      	nop
 8001e3c:	40020000 	.word	0x40020000
 8001e40:	40004c00 	.word	0x40004c00
 8001e44:	20000140 	.word	0x20000140

08001e48 <main>:
/* Includes ------------------------------------------------------------------*/
#include "main.h"


int main(void)
{
 8001e48:	b580      	push	{r7, lr}
 8001e4a:	af00      	add	r7, sp, #0
  /*initalisation des variables*/
  temps_ecoule = 0;
 8001e4c:	4b1c      	ldr	r3, [pc, #112]	; (8001ec0 <main+0x78>)
 8001e4e:	2200      	movs	r2, #0
 8001e50:	601a      	str	r2, [r3, #0]
  TimingGlobal = 1000;
 8001e52:	4b1c      	ldr	r3, [pc, #112]	; (8001ec4 <main+0x7c>)
 8001e54:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001e58:	601a      	str	r2, [r3, #0]
  curseur = 0;
 8001e5a:	4b1b      	ldr	r3, [pc, #108]	; (8001ec8 <main+0x80>)
 8001e5c:	2200      	movs	r2, #0
 8001e5e:	601a      	str	r2, [r3, #0]
  ptr_ecriture = 0;
 8001e60:	4b1a      	ldr	r3, [pc, #104]	; (8001ecc <main+0x84>)
 8001e62:	2200      	movs	r2, #0
 8001e64:	601a      	str	r2, [r3, #0]
  ptr_lecture = 0;
 8001e66:	4b1a      	ldr	r3, [pc, #104]	; (8001ed0 <main+0x88>)
 8001e68:	2200      	movs	r2, #0
 8001e6a:	601a      	str	r2, [r3, #0]
  time_counter = 0;
 8001e6c:	4b19      	ldr	r3, [pc, #100]	; (8001ed4 <main+0x8c>)
 8001e6e:	2200      	movs	r2, #0
 8001e70:	601a      	str	r2, [r3, #0]
  nombre_ecriture = 0;
 8001e72:	4b19      	ldr	r3, [pc, #100]	; (8001ed8 <main+0x90>)
 8001e74:	2200      	movs	r2, #0
 8001e76:	601a      	str	r2, [r3, #0]
  nombre_lecture = 0;
 8001e78:	4b18      	ldr	r3, [pc, #96]	; (8001edc <main+0x94>)
 8001e7a:	2200      	movs	r2, #0
 8001e7c:	601a      	str	r2, [r3, #0]

  INIT_UART();     /*initalise les pins du module UART (ainsi que le module lui-meme*/
 8001e7e:	f7ff fe41 	bl	8001b04 <INIT_UART>
  init_LED();      /*initalise la LED a interfacer*/
 8001e82:	f7ff fcf5 	bl	8001870 <init_LED>
  TIM2_INIT();     /*initalise le TIM2*/
 8001e86:	f7ff fdb7 	bl	80019f8 <TIM2_INIT>
  init_Monitoring();/*initalise les GPIO de monitoring*/
 8001e8a:	f7ff fcd1 	bl	8001830 <init_Monitoring>
  init_LCD();      /*initialise le lcd*/
 8001e8e:	f7ff fcaf 	bl	80017f0 <init_LCD>
  TM_HD44780_Puts(0, 0,"FDFB");
 8001e92:	4a13      	ldr	r2, [pc, #76]	; (8001ee0 <main+0x98>)
 8001e94:	2100      	movs	r1, #0
 8001e96:	2000      	movs	r0, #0
 8001e98:	f000 fc7e 	bl	8002798 <TM_HD44780_Puts>

  while (1) {


	 GPIO_ResetBits(GPIOA, GPIO_Pin_0); //Reset le monitoring
 8001e9c:	2101      	movs	r1, #1
 8001e9e:	4811      	ldr	r0, [pc, #68]	; (8001ee4 <main+0x9c>)
 8001ea0:	f7fe fff5 	bl	8000e8e <GPIO_ResetBits>
	 Ecriture_temps(temps_ecoule);
 8001ea4:	4b06      	ldr	r3, [pc, #24]	; (8001ec0 <main+0x78>)
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	4618      	mov	r0, r3
 8001eaa:	f7ff fcab 	bl	8001804 <Ecriture_temps>
	 lecture_data_buffer(buffer_commandes);
 8001eae:	480e      	ldr	r0, [pc, #56]	; (8001ee8 <main+0xa0>)
 8001eb0:	f7ff ff52 	bl	8001d58 <lecture_data_buffer>
	 GPIO_SetBits(GPIOA, GPIO_Pin_0); //active le monitoring
 8001eb4:	2101      	movs	r1, #1
 8001eb6:	480b      	ldr	r0, [pc, #44]	; (8001ee4 <main+0x9c>)
 8001eb8:	f7fe ffda 	bl	8000e70 <GPIO_SetBits>
	 GPIO_ResetBits(GPIOA, GPIO_Pin_0); //Reset le monitoring
 8001ebc:	e7ee      	b.n	8001e9c <main+0x54>
 8001ebe:	bf00      	nop
 8001ec0:	20000114 	.word	0x20000114
 8001ec4:	2000013c 	.word	0x2000013c
 8001ec8:	20000118 	.word	0x20000118
 8001ecc:	20000110 	.word	0x20000110
 8001ed0:	20000100 	.word	0x20000100
 8001ed4:	2000011c 	.word	0x2000011c
 8001ed8:	20000158 	.word	0x20000158
 8001edc:	20000130 	.word	0x20000130
 8001ee0:	08002b10 	.word	0x08002b10
 8001ee4:	40020000 	.word	0x40020000
 8001ee8:	20000140 	.word	0x20000140

08001eec <Reset_Handler>:
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001eec:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8001eee:	e003      	b.n	8001ef8 <LoopCopyDataInit>

08001ef0 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001ef0:	4b0b      	ldr	r3, [pc, #44]	; (8001f20 <LoopFillZerobss+0x14>)
  ldr  r3, [r3, r1]
 8001ef2:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001ef4:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8001ef6:	3104      	adds	r1, #4

08001ef8 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001ef8:	480a      	ldr	r0, [pc, #40]	; (8001f24 <LoopFillZerobss+0x18>)
  ldr  r3, =_edata
 8001efa:	4b0b      	ldr	r3, [pc, #44]	; (8001f28 <LoopFillZerobss+0x1c>)
  adds  r2, r0, r1
 8001efc:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001efe:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001f00:	d3f6      	bcc.n	8001ef0 <CopyDataInit>
  ldr  r2, =_sbss
 8001f02:	4a0a      	ldr	r2, [pc, #40]	; (8001f2c <LoopFillZerobss+0x20>)
  b  LoopFillZerobss
 8001f04:	e002      	b.n	8001f0c <LoopFillZerobss>

08001f06 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8001f06:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001f08:	f842 3b04 	str.w	r3, [r2], #4

08001f0c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001f0c:	4b08      	ldr	r3, [pc, #32]	; (8001f30 <LoopFillZerobss+0x24>)
  cmp  r2, r3
 8001f0e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001f10:	d3f9      	bcc.n	8001f06 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001f12:	f000 f839 	bl	8001f88 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001f16:	f000 fdcd 	bl	8002ab4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001f1a:	f7ff ff95 	bl	8001e48 <main>
  bx  lr    
 8001f1e:	4770      	bx	lr
  ldr  r3, =_sidata
 8001f20:	08002b3c 	.word	0x08002b3c
  ldr  r0, =_sdata
 8001f24:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001f28:	20000024 	.word	0x20000024
  ldr  r2, =_sbss
 8001f2c:	20000024 	.word	0x20000024
  ldr  r3, = _ebss
 8001f30:	20000160 	.word	0x20000160

08001f34 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001f34:	e7fe      	b.n	8001f34 <ADC_IRQHandler>

08001f36 <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 8001f36:	b480      	push	{r7}
 8001f38:	af00      	add	r7, sp, #0
}
 8001f3a:	bf00      	nop
 8001f3c:	46bd      	mov	sp, r7
 8001f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f42:	4770      	bx	lr

08001f44 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8001f44:	b480      	push	{r7}
 8001f46:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 8001f48:	e7fe      	b.n	8001f48 <HardFault_Handler+0x4>

08001f4a <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8001f4a:	b480      	push	{r7}
 8001f4c:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 8001f4e:	e7fe      	b.n	8001f4e <MemManage_Handler+0x4>

08001f50 <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 8001f50:	b480      	push	{r7}
 8001f52:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 8001f54:	e7fe      	b.n	8001f54 <BusFault_Handler+0x4>

08001f56 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8001f56:	b480      	push	{r7}
 8001f58:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 8001f5a:	e7fe      	b.n	8001f5a <UsageFault_Handler+0x4>

08001f5c <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 8001f5c:	b480      	push	{r7}
 8001f5e:	af00      	add	r7, sp, #0
}
 8001f60:	bf00      	nop
 8001f62:	46bd      	mov	sp, r7
 8001f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f68:	4770      	bx	lr

08001f6a <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 8001f6a:	b480      	push	{r7}
 8001f6c:	af00      	add	r7, sp, #0
}
 8001f6e:	bf00      	nop
 8001f70:	46bd      	mov	sp, r7
 8001f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f76:	4770      	bx	lr

08001f78 <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 8001f78:	b480      	push	{r7}
 8001f7a:	af00      	add	r7, sp, #0
}
 8001f7c:	bf00      	nop
 8001f7e:	46bd      	mov	sp, r7
 8001f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f84:	4770      	bx	lr
	...

08001f88 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001f88:	b580      	push	{r7, lr}
 8001f8a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001f8c:	4a16      	ldr	r2, [pc, #88]	; (8001fe8 <SystemInit+0x60>)
 8001f8e:	4b16      	ldr	r3, [pc, #88]	; (8001fe8 <SystemInit+0x60>)
 8001f90:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001f94:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001f98:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8001f9c:	4a13      	ldr	r2, [pc, #76]	; (8001fec <SystemInit+0x64>)
 8001f9e:	4b13      	ldr	r3, [pc, #76]	; (8001fec <SystemInit+0x64>)
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	f043 0301 	orr.w	r3, r3, #1
 8001fa6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001fa8:	4b10      	ldr	r3, [pc, #64]	; (8001fec <SystemInit+0x64>)
 8001faa:	2200      	movs	r2, #0
 8001fac:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8001fae:	4a0f      	ldr	r2, [pc, #60]	; (8001fec <SystemInit+0x64>)
 8001fb0:	4b0e      	ldr	r3, [pc, #56]	; (8001fec <SystemInit+0x64>)
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8001fb8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001fbc:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8001fbe:	4b0b      	ldr	r3, [pc, #44]	; (8001fec <SystemInit+0x64>)
 8001fc0:	4a0b      	ldr	r2, [pc, #44]	; (8001ff0 <SystemInit+0x68>)
 8001fc2:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8001fc4:	4a09      	ldr	r2, [pc, #36]	; (8001fec <SystemInit+0x64>)
 8001fc6:	4b09      	ldr	r3, [pc, #36]	; (8001fec <SystemInit+0x64>)
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001fce:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8001fd0:	4b06      	ldr	r3, [pc, #24]	; (8001fec <SystemInit+0x64>)
 8001fd2:	2200      	movs	r2, #0
 8001fd4:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 8001fd6:	f000 f80d 	bl	8001ff4 <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001fda:	4b03      	ldr	r3, [pc, #12]	; (8001fe8 <SystemInit+0x60>)
 8001fdc:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001fe0:	609a      	str	r2, [r3, #8]
#endif
}
 8001fe2:	bf00      	nop
 8001fe4:	bd80      	pop	{r7, pc}
 8001fe6:	bf00      	nop
 8001fe8:	e000ed00 	.word	0xe000ed00
 8001fec:	40023800 	.word	0x40023800
 8001ff0:	24003010 	.word	0x24003010

08001ff4 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8001ff4:	b480      	push	{r7}
 8001ff6:	b083      	sub	sp, #12
 8001ff8:	af00      	add	r7, sp, #0
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 8001ffa:	2300      	movs	r3, #0
 8001ffc:	607b      	str	r3, [r7, #4]
 8001ffe:	2300      	movs	r3, #0
 8002000:	603b      	str	r3, [r7, #0]
  
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 8002002:	4a36      	ldr	r2, [pc, #216]	; (80020dc <SetSysClock+0xe8>)
 8002004:	4b35      	ldr	r3, [pc, #212]	; (80020dc <SetSysClock+0xe8>)
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800200c:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 800200e:	4b33      	ldr	r3, [pc, #204]	; (80020dc <SetSysClock+0xe8>)
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002016:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	3301      	adds	r3, #1
 800201c:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 800201e:	683b      	ldr	r3, [r7, #0]
 8002020:	2b00      	cmp	r3, #0
 8002022:	d103      	bne.n	800202c <SetSysClock+0x38>
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 800202a:	d1f0      	bne.n	800200e <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 800202c:	4b2b      	ldr	r3, [pc, #172]	; (80020dc <SetSysClock+0xe8>)
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002034:	2b00      	cmp	r3, #0
 8002036:	d002      	beq.n	800203e <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 8002038:	2301      	movs	r3, #1
 800203a:	603b      	str	r3, [r7, #0]
 800203c:	e001      	b.n	8002042 <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 800203e:	2300      	movs	r3, #0
 8002040:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
 8002042:	683b      	ldr	r3, [r7, #0]
 8002044:	2b01      	cmp	r3, #1
 8002046:	d142      	bne.n	80020ce <SetSysClock+0xda>
  {
    /* Enable high performance mode, System frequency up to 168 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8002048:	4a24      	ldr	r2, [pc, #144]	; (80020dc <SetSysClock+0xe8>)
 800204a:	4b24      	ldr	r3, [pc, #144]	; (80020dc <SetSysClock+0xe8>)
 800204c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800204e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002052:	6413      	str	r3, [r2, #64]	; 0x40
    PWR->CR |= PWR_CR_PMODE;  
 8002054:	4a22      	ldr	r2, [pc, #136]	; (80020e0 <SetSysClock+0xec>)
 8002056:	4b22      	ldr	r3, [pc, #136]	; (80020e0 <SetSysClock+0xec>)
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800205e:	6013      	str	r3, [r2, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 8002060:	4a1e      	ldr	r2, [pc, #120]	; (80020dc <SetSysClock+0xe8>)
 8002062:	4b1e      	ldr	r3, [pc, #120]	; (80020dc <SetSysClock+0xe8>)
 8002064:	689b      	ldr	r3, [r3, #8]
 8002066:	6093      	str	r3, [r2, #8]
      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 8002068:	4a1c      	ldr	r2, [pc, #112]	; (80020dc <SetSysClock+0xe8>)
 800206a:	4b1c      	ldr	r3, [pc, #112]	; (80020dc <SetSysClock+0xe8>)
 800206c:	689b      	ldr	r3, [r3, #8]
 800206e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002072:	6093      	str	r3, [r2, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 8002074:	4a19      	ldr	r2, [pc, #100]	; (80020dc <SetSysClock+0xe8>)
 8002076:	4b19      	ldr	r3, [pc, #100]	; (80020dc <SetSysClock+0xe8>)
 8002078:	689b      	ldr	r3, [r3, #8]
 800207a:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 800207e:	6093      	str	r3, [r2, #8]

    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 8002080:	4b16      	ldr	r3, [pc, #88]	; (80020dc <SetSysClock+0xe8>)
 8002082:	4a18      	ldr	r2, [pc, #96]	; (80020e4 <SetSysClock+0xf0>)
 8002084:	605a      	str	r2, [r3, #4]
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 8002086:	4a15      	ldr	r2, [pc, #84]	; (80020dc <SetSysClock+0xe8>)
 8002088:	4b14      	ldr	r3, [pc, #80]	; (80020dc <SetSysClock+0xe8>)
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002090:	6013      	str	r3, [r2, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8002092:	bf00      	nop
 8002094:	4b11      	ldr	r3, [pc, #68]	; (80020dc <SetSysClock+0xe8>)
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800209c:	2b00      	cmp	r3, #0
 800209e:	d0f9      	beq.n	8002094 <SetSysClock+0xa0>
    {
    }
   
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 80020a0:	4b11      	ldr	r3, [pc, #68]	; (80020e8 <SetSysClock+0xf4>)
 80020a2:	f240 6205 	movw	r2, #1541	; 0x605
 80020a6:	601a      	str	r2, [r3, #0]

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 80020a8:	4a0c      	ldr	r2, [pc, #48]	; (80020dc <SetSysClock+0xe8>)
 80020aa:	4b0c      	ldr	r3, [pc, #48]	; (80020dc <SetSysClock+0xe8>)
 80020ac:	689b      	ldr	r3, [r3, #8]
 80020ae:	f023 0303 	bic.w	r3, r3, #3
 80020b2:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 80020b4:	4a09      	ldr	r2, [pc, #36]	; (80020dc <SetSysClock+0xe8>)
 80020b6:	4b09      	ldr	r3, [pc, #36]	; (80020dc <SetSysClock+0xe8>)
 80020b8:	689b      	ldr	r3, [r3, #8]
 80020ba:	f043 0302 	orr.w	r3, r3, #2
 80020be:	6093      	str	r3, [r2, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 80020c0:	bf00      	nop
 80020c2:	4b06      	ldr	r3, [pc, #24]	; (80020dc <SetSysClock+0xe8>)
 80020c4:	689b      	ldr	r3, [r3, #8]
 80020c6:	f003 030c 	and.w	r3, r3, #12
 80020ca:	2b08      	cmp	r3, #8
 80020cc:	d1f9      	bne.n	80020c2 <SetSysClock+0xce>
  else
  { /* If HSE fails to start-up, the application will have wrong clock
         configuration. User can add here some code to deal with this error */
  }

}
 80020ce:	bf00      	nop
 80020d0:	370c      	adds	r7, #12
 80020d2:	46bd      	mov	sp, r7
 80020d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d8:	4770      	bx	lr
 80020da:	bf00      	nop
 80020dc:	40023800 	.word	0x40023800
 80020e0:	40007000 	.word	0x40007000
 80020e4:	07405408 	.word	0x07405408
 80020e8:	40023c00 	.word	0x40023c00

080020ec <ts_itoa>:
**  Abstract: Convert integer to ascii
**  Returns:  void
**---------------------------------------------------------------------------
*/
void ts_itoa(char **buf, unsigned int d, int base)
{
 80020ec:	b480      	push	{r7}
 80020ee:	b087      	sub	sp, #28
 80020f0:	af00      	add	r7, sp, #0
 80020f2:	60f8      	str	r0, [r7, #12]
 80020f4:	60b9      	str	r1, [r7, #8]
 80020f6:	607a      	str	r2, [r7, #4]
	int div = 1;
 80020f8:	2301      	movs	r3, #1
 80020fa:	617b      	str	r3, [r7, #20]
	while (d/div >= base)
 80020fc:	e004      	b.n	8002108 <ts_itoa+0x1c>
		div *= base;
 80020fe:	697b      	ldr	r3, [r7, #20]
 8002100:	687a      	ldr	r2, [r7, #4]
 8002102:	fb02 f303 	mul.w	r3, r2, r3
 8002106:	617b      	str	r3, [r7, #20]
	while (d/div >= base)
 8002108:	697b      	ldr	r3, [r7, #20]
 800210a:	68ba      	ldr	r2, [r7, #8]
 800210c:	fbb2 f2f3 	udiv	r2, r2, r3
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	429a      	cmp	r2, r3
 8002114:	d2f3      	bcs.n	80020fe <ts_itoa+0x12>

	while (div != 0)
 8002116:	e029      	b.n	800216c <ts_itoa+0x80>
	{
		int num = d/div;
 8002118:	697b      	ldr	r3, [r7, #20]
 800211a:	68ba      	ldr	r2, [r7, #8]
 800211c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002120:	613b      	str	r3, [r7, #16]
		d = d%div;
 8002122:	697a      	ldr	r2, [r7, #20]
 8002124:	68bb      	ldr	r3, [r7, #8]
 8002126:	fbb3 f1f2 	udiv	r1, r3, r2
 800212a:	fb02 f201 	mul.w	r2, r2, r1
 800212e:	1a9b      	subs	r3, r3, r2
 8002130:	60bb      	str	r3, [r7, #8]
		div /= base;
 8002132:	697a      	ldr	r2, [r7, #20]
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	fb92 f3f3 	sdiv	r3, r2, r3
 800213a:	617b      	str	r3, [r7, #20]
		if (num > 9)
 800213c:	693b      	ldr	r3, [r7, #16]
 800213e:	2b09      	cmp	r3, #9
 8002140:	dd0a      	ble.n	8002158 <ts_itoa+0x6c>
			*((*buf)++) = (num-10) + 'A';
 8002142:	68fb      	ldr	r3, [r7, #12]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	1c59      	adds	r1, r3, #1
 8002148:	68fa      	ldr	r2, [r7, #12]
 800214a:	6011      	str	r1, [r2, #0]
 800214c:	693a      	ldr	r2, [r7, #16]
 800214e:	b2d2      	uxtb	r2, r2
 8002150:	3237      	adds	r2, #55	; 0x37
 8002152:	b2d2      	uxtb	r2, r2
 8002154:	701a      	strb	r2, [r3, #0]
 8002156:	e009      	b.n	800216c <ts_itoa+0x80>
		else
			*((*buf)++) = num + '0';
 8002158:	68fb      	ldr	r3, [r7, #12]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	1c59      	adds	r1, r3, #1
 800215e:	68fa      	ldr	r2, [r7, #12]
 8002160:	6011      	str	r1, [r2, #0]
 8002162:	693a      	ldr	r2, [r7, #16]
 8002164:	b2d2      	uxtb	r2, r2
 8002166:	3230      	adds	r2, #48	; 0x30
 8002168:	b2d2      	uxtb	r2, r2
 800216a:	701a      	strb	r2, [r3, #0]
	while (div != 0)
 800216c:	697b      	ldr	r3, [r7, #20]
 800216e:	2b00      	cmp	r3, #0
 8002170:	d1d2      	bne.n	8002118 <ts_itoa+0x2c>
	}
}
 8002172:	bf00      	nop
 8002174:	371c      	adds	r7, #28
 8002176:	46bd      	mov	sp, r7
 8002178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800217c:	4770      	bx	lr

0800217e <ts_formatstring>:
**  Abstract: Writes arguments va to buffer buf according to format fmt
**  Returns:  Length of string
**---------------------------------------------------------------------------
*/
int ts_formatstring(char *buf, const char *fmt, va_list va)
{
 800217e:	b580      	push	{r7, lr}
 8002180:	b088      	sub	sp, #32
 8002182:	af00      	add	r7, sp, #0
 8002184:	60f8      	str	r0, [r7, #12]
 8002186:	60b9      	str	r1, [r7, #8]
 8002188:	607a      	str	r2, [r7, #4]
	char *start_buf = buf;
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	617b      	str	r3, [r7, #20]
	while(*fmt)
 800218e:	e07d      	b.n	800228c <ts_formatstring+0x10e>
	{
		/* Character needs formating? */
		if (*fmt == '%')
 8002190:	68bb      	ldr	r3, [r7, #8]
 8002192:	781b      	ldrb	r3, [r3, #0]
 8002194:	2b25      	cmp	r3, #37	; 0x25
 8002196:	d171      	bne.n	800227c <ts_formatstring+0xfe>
		{
			switch (*(++fmt))
 8002198:	68bb      	ldr	r3, [r7, #8]
 800219a:	3301      	adds	r3, #1
 800219c:	60bb      	str	r3, [r7, #8]
 800219e:	68bb      	ldr	r3, [r7, #8]
 80021a0:	781b      	ldrb	r3, [r3, #0]
 80021a2:	2b64      	cmp	r3, #100	; 0x64
 80021a4:	d01e      	beq.n	80021e4 <ts_formatstring+0x66>
 80021a6:	2b64      	cmp	r3, #100	; 0x64
 80021a8:	dc06      	bgt.n	80021b8 <ts_formatstring+0x3a>
 80021aa:	2b58      	cmp	r3, #88	; 0x58
 80021ac:	d050      	beq.n	8002250 <ts_formatstring+0xd2>
 80021ae:	2b63      	cmp	r3, #99	; 0x63
 80021b0:	d00e      	beq.n	80021d0 <ts_formatstring+0x52>
 80021b2:	2b25      	cmp	r3, #37	; 0x25
 80021b4:	d058      	beq.n	8002268 <ts_formatstring+0xea>
 80021b6:	e05d      	b.n	8002274 <ts_formatstring+0xf6>
 80021b8:	2b73      	cmp	r3, #115	; 0x73
 80021ba:	d02b      	beq.n	8002214 <ts_formatstring+0x96>
 80021bc:	2b73      	cmp	r3, #115	; 0x73
 80021be:	dc02      	bgt.n	80021c6 <ts_formatstring+0x48>
 80021c0:	2b69      	cmp	r3, #105	; 0x69
 80021c2:	d00f      	beq.n	80021e4 <ts_formatstring+0x66>
 80021c4:	e056      	b.n	8002274 <ts_formatstring+0xf6>
 80021c6:	2b75      	cmp	r3, #117	; 0x75
 80021c8:	d037      	beq.n	800223a <ts_formatstring+0xbc>
 80021ca:	2b78      	cmp	r3, #120	; 0x78
 80021cc:	d040      	beq.n	8002250 <ts_formatstring+0xd2>
 80021ce:	e051      	b.n	8002274 <ts_formatstring+0xf6>
			{
			  case 'c':
				*buf++ = va_arg(va, int);
 80021d0:	68fb      	ldr	r3, [r7, #12]
 80021d2:	1c5a      	adds	r2, r3, #1
 80021d4:	60fa      	str	r2, [r7, #12]
 80021d6:	687a      	ldr	r2, [r7, #4]
 80021d8:	1d11      	adds	r1, r2, #4
 80021da:	6079      	str	r1, [r7, #4]
 80021dc:	6812      	ldr	r2, [r2, #0]
 80021de:	b2d2      	uxtb	r2, r2
 80021e0:	701a      	strb	r2, [r3, #0]
				break;
 80021e2:	e047      	b.n	8002274 <ts_formatstring+0xf6>
			  case 'd':
			  case 'i':
				{
					signed int val = va_arg(va, signed int);
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	1d1a      	adds	r2, r3, #4
 80021e8:	607a      	str	r2, [r7, #4]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	61fb      	str	r3, [r7, #28]
					if (val < 0)
 80021ee:	69fb      	ldr	r3, [r7, #28]
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	da07      	bge.n	8002204 <ts_formatstring+0x86>
					{
						val *= -1;
 80021f4:	69fb      	ldr	r3, [r7, #28]
 80021f6:	425b      	negs	r3, r3
 80021f8:	61fb      	str	r3, [r7, #28]
						*buf++ = '-';
 80021fa:	68fb      	ldr	r3, [r7, #12]
 80021fc:	1c5a      	adds	r2, r3, #1
 80021fe:	60fa      	str	r2, [r7, #12]
 8002200:	222d      	movs	r2, #45	; 0x2d
 8002202:	701a      	strb	r2, [r3, #0]
					}
					ts_itoa(&buf, val, 10);
 8002204:	69f9      	ldr	r1, [r7, #28]
 8002206:	f107 030c 	add.w	r3, r7, #12
 800220a:	220a      	movs	r2, #10
 800220c:	4618      	mov	r0, r3
 800220e:	f7ff ff6d 	bl	80020ec <ts_itoa>
				}
				break;
 8002212:	e02f      	b.n	8002274 <ts_formatstring+0xf6>
			  case 's':
				{
					char * arg = va_arg(va, char *);
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	1d1a      	adds	r2, r3, #4
 8002218:	607a      	str	r2, [r7, #4]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	61bb      	str	r3, [r7, #24]
					while (*arg)
 800221e:	e007      	b.n	8002230 <ts_formatstring+0xb2>
					{
						*buf++ = *arg++;
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	1c5a      	adds	r2, r3, #1
 8002224:	60fa      	str	r2, [r7, #12]
 8002226:	69ba      	ldr	r2, [r7, #24]
 8002228:	1c51      	adds	r1, r2, #1
 800222a:	61b9      	str	r1, [r7, #24]
 800222c:	7812      	ldrb	r2, [r2, #0]
 800222e:	701a      	strb	r2, [r3, #0]
					while (*arg)
 8002230:	69bb      	ldr	r3, [r7, #24]
 8002232:	781b      	ldrb	r3, [r3, #0]
 8002234:	2b00      	cmp	r3, #0
 8002236:	d1f3      	bne.n	8002220 <ts_formatstring+0xa2>
					}
				}
				break;
 8002238:	e01c      	b.n	8002274 <ts_formatstring+0xf6>
			  case 'u':
					ts_itoa(&buf, va_arg(va, unsigned int), 10);
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	1d1a      	adds	r2, r3, #4
 800223e:	607a      	str	r2, [r7, #4]
 8002240:	6819      	ldr	r1, [r3, #0]
 8002242:	f107 030c 	add.w	r3, r7, #12
 8002246:	220a      	movs	r2, #10
 8002248:	4618      	mov	r0, r3
 800224a:	f7ff ff4f 	bl	80020ec <ts_itoa>
				break;
 800224e:	e011      	b.n	8002274 <ts_formatstring+0xf6>
			  case 'x':
			  case 'X':
					ts_itoa(&buf, va_arg(va, int), 16);
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	1d1a      	adds	r2, r3, #4
 8002254:	607a      	str	r2, [r7, #4]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	4619      	mov	r1, r3
 800225a:	f107 030c 	add.w	r3, r7, #12
 800225e:	2210      	movs	r2, #16
 8002260:	4618      	mov	r0, r3
 8002262:	f7ff ff43 	bl	80020ec <ts_itoa>
				break;
 8002266:	e005      	b.n	8002274 <ts_formatstring+0xf6>
			  case '%':
				  *buf++ = '%';
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	1c5a      	adds	r2, r3, #1
 800226c:	60fa      	str	r2, [r7, #12]
 800226e:	2225      	movs	r2, #37	; 0x25
 8002270:	701a      	strb	r2, [r3, #0]
				  break;
 8002272:	bf00      	nop
			}
			fmt++;
 8002274:	68bb      	ldr	r3, [r7, #8]
 8002276:	3301      	adds	r3, #1
 8002278:	60bb      	str	r3, [r7, #8]
 800227a:	e007      	b.n	800228c <ts_formatstring+0x10e>
		}
		/* Else just copy */
		else
		{
			*buf++ = *fmt++;
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	1c5a      	adds	r2, r3, #1
 8002280:	60fa      	str	r2, [r7, #12]
 8002282:	68ba      	ldr	r2, [r7, #8]
 8002284:	1c51      	adds	r1, r2, #1
 8002286:	60b9      	str	r1, [r7, #8]
 8002288:	7812      	ldrb	r2, [r2, #0]
 800228a:	701a      	strb	r2, [r3, #0]
	while(*fmt)
 800228c:	68bb      	ldr	r3, [r7, #8]
 800228e:	781b      	ldrb	r3, [r3, #0]
 8002290:	2b00      	cmp	r3, #0
 8002292:	f47f af7d 	bne.w	8002190 <ts_formatstring+0x12>
		}
	}
	*buf = 0;
 8002296:	68fb      	ldr	r3, [r7, #12]
 8002298:	2200      	movs	r2, #0
 800229a:	701a      	strb	r2, [r3, #0]

	return (int)(buf - start_buf);
 800229c:	68fb      	ldr	r3, [r7, #12]
 800229e:	461a      	mov	r2, r3
 80022a0:	697b      	ldr	r3, [r7, #20]
 80022a2:	1ad3      	subs	r3, r2, r3
}
 80022a4:	4618      	mov	r0, r3
 80022a6:	3720      	adds	r7, #32
 80022a8:	46bd      	mov	sp, r7
 80022aa:	bd80      	pop	{r7, pc}

080022ac <sprintf>:
**            given character string according to the format parameter.
**  Returns:  Number of bytes written
**===========================================================================
*/
int sprintf(char *buf, const char *fmt, ...)
{
 80022ac:	b40e      	push	{r1, r2, r3}
 80022ae:	b580      	push	{r7, lr}
 80022b0:	b085      	sub	sp, #20
 80022b2:	af00      	add	r7, sp, #0
 80022b4:	6078      	str	r0, [r7, #4]
	int length;
	va_list va;
	va_start(va, fmt);
 80022b6:	f107 0320 	add.w	r3, r7, #32
 80022ba:	60bb      	str	r3, [r7, #8]
	length = ts_formatstring(buf, fmt, va);
 80022bc:	68ba      	ldr	r2, [r7, #8]
 80022be:	69f9      	ldr	r1, [r7, #28]
 80022c0:	6878      	ldr	r0, [r7, #4]
 80022c2:	f7ff ff5c 	bl	800217e <ts_formatstring>
 80022c6:	60f8      	str	r0, [r7, #12]
	va_end(va);
	return length;
 80022c8:	68fb      	ldr	r3, [r7, #12]
}
 80022ca:	4618      	mov	r0, r3
 80022cc:	3714      	adds	r7, #20
 80022ce:	46bd      	mov	sp, r7
 80022d0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80022d4:	b003      	add	sp, #12
 80022d6:	4770      	bx	lr

080022d8 <NVIC_SetPriority>:

    \param [in]      IRQn  Number of the interrupt for set priority
    \param [in]  priority  Priority to set
 */
static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80022d8:	b480      	push	{r7}
 80022da:	b083      	sub	sp, #12
 80022dc:	af00      	add	r7, sp, #0
 80022de:	4603      	mov	r3, r0
 80022e0:	6039      	str	r1, [r7, #0]
 80022e2:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
 80022e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	da0b      	bge.n	8002304 <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 80022ec:	490d      	ldr	r1, [pc, #52]	; (8002324 <NVIC_SetPriority+0x4c>)
 80022ee:	79fb      	ldrb	r3, [r7, #7]
 80022f0:	f003 030f 	and.w	r3, r3, #15
 80022f4:	3b04      	subs	r3, #4
 80022f6:	683a      	ldr	r2, [r7, #0]
 80022f8:	b2d2      	uxtb	r2, r2
 80022fa:	0112      	lsls	r2, r2, #4
 80022fc:	b2d2      	uxtb	r2, r2
 80022fe:	440b      	add	r3, r1
 8002300:	761a      	strb	r2, [r3, #24]
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
}
 8002302:	e009      	b.n	8002318 <NVIC_SetPriority+0x40>
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 8002304:	4908      	ldr	r1, [pc, #32]	; (8002328 <NVIC_SetPriority+0x50>)
 8002306:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800230a:	683a      	ldr	r2, [r7, #0]
 800230c:	b2d2      	uxtb	r2, r2
 800230e:	0112      	lsls	r2, r2, #4
 8002310:	b2d2      	uxtb	r2, r2
 8002312:	440b      	add	r3, r1
 8002314:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8002318:	bf00      	nop
 800231a:	370c      	adds	r7, #12
 800231c:	46bd      	mov	sp, r7
 800231e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002322:	4770      	bx	lr
 8002324:	e000ed00 	.word	0xe000ed00
 8002328:	e000e100 	.word	0xe000e100

0800232c <SysTick_Config>:
    \param [in]  ticks  Number of ticks between two interrupts
    \return          0  Function succeeded
    \return          1  Function failed
 */
static __INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800232c:	b580      	push	{r7, lr}
 800232e:	b082      	sub	sp, #8
 8002330:	af00      	add	r7, sp, #0
 8002332:	6078      	str	r0, [r7, #4]
  if (ticks > SysTick_LOAD_RELOAD_Msk)  return (1);            /* Reload value impossible */
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800233a:	d301      	bcc.n	8002340 <SysTick_Config+0x14>
 800233c:	2301      	movs	r3, #1
 800233e:	e011      	b.n	8002364 <SysTick_Config+0x38>

  SysTick->LOAD  = (ticks & SysTick_LOAD_RELOAD_Msk) - 1;      /* set reload register */
 8002340:	4a0a      	ldr	r2, [pc, #40]	; (800236c <SysTick_Config+0x40>)
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8002348:	3b01      	subs	r3, #1
 800234a:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Cortex-M0 System Interrupts */
 800234c:	210f      	movs	r1, #15
 800234e:	f04f 30ff 	mov.w	r0, #4294967295
 8002352:	f7ff ffc1 	bl	80022d8 <NVIC_SetPriority>
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 8002356:	4b05      	ldr	r3, [pc, #20]	; (800236c <SysTick_Config+0x40>)
 8002358:	2200      	movs	r2, #0
 800235a:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800235c:	4b03      	ldr	r3, [pc, #12]	; (800236c <SysTick_Config+0x40>)
 800235e:	2207      	movs	r2, #7
 8002360:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
  return (0);                                                  /* Function successful */
 8002362:	2300      	movs	r3, #0
}
 8002364:	4618      	mov	r0, r3
 8002366:	3708      	adds	r7, #8
 8002368:	46bd      	mov	sp, r7
 800236a:	bd80      	pop	{r7, pc}
 800236c:	e000e010 	.word	0xe000e010

08002370 <SysTick_Handler>:
void TM_DELAY_TIM_IRQ_HANDLER(void) {
	TM_DELAY_TIM->SR = ~TIM_IT_Update;
#elif defined(KEIL_IDE)
void TimingDelay_Decrement(void) {
#else
void SysTick_Handler(void) {
 8002370:	b580      	push	{r7, lr}
 8002372:	b082      	sub	sp, #8
 8002374:	af00      	add	r7, sp, #0
#endif
	uint8_t i;
	
	TM_Time++;
 8002376:	4b37      	ldr	r3, [pc, #220]	; (8002454 <SysTick_Handler+0xe4>)
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	3301      	adds	r3, #1
 800237c:	4a35      	ldr	r2, [pc, #212]	; (8002454 <SysTick_Handler+0xe4>)
 800237e:	6013      	str	r3, [r2, #0]
	if (TM_Time2 != 0x00) {
 8002380:	4b35      	ldr	r3, [pc, #212]	; (8002458 <SysTick_Handler+0xe8>)
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	2b00      	cmp	r3, #0
 8002386:	d004      	beq.n	8002392 <SysTick_Handler+0x22>
		TM_Time2--;
 8002388:	4b33      	ldr	r3, [pc, #204]	; (8002458 <SysTick_Handler+0xe8>)
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	3b01      	subs	r3, #1
 800238e:	4a32      	ldr	r2, [pc, #200]	; (8002458 <SysTick_Handler+0xe8>)
 8002390:	6013      	str	r3, [r2, #0]
	}
	
	/* Call user function */
	TM_DELAY_1msHandler();
 8002392:	f7ff fae7 	bl	8001964 <TM_DELAY_1msHandler>
	
	/* Check custom timers */
	for (i = 0; i < CustomTimers.Count; i++) {
 8002396:	2300      	movs	r3, #0
 8002398:	71fb      	strb	r3, [r7, #7]
 800239a:	e052      	b.n	8002442 <SysTick_Handler+0xd2>
		/* Check if timer is enabled */
		if (
			CustomTimers.Timers[i] &&          /*!< Pointer exists */
 800239c:	79fb      	ldrb	r3, [r7, #7]
 800239e:	4a2f      	ldr	r2, [pc, #188]	; (800245c <SysTick_Handler+0xec>)
 80023a0:	009b      	lsls	r3, r3, #2
 80023a2:	4413      	add	r3, r2
 80023a4:	685b      	ldr	r3, [r3, #4]
		if (
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d048      	beq.n	800243c <SysTick_Handler+0xcc>
			CustomTimers.Timers[i]->Enabled && /*!< Timer is enabled */
 80023aa:	79fb      	ldrb	r3, [r7, #7]
 80023ac:	4a2b      	ldr	r2, [pc, #172]	; (800245c <SysTick_Handler+0xec>)
 80023ae:	009b      	lsls	r3, r3, #2
 80023b0:	4413      	add	r3, r2
 80023b2:	685b      	ldr	r3, [r3, #4]
 80023b4:	7b1b      	ldrb	r3, [r3, #12]
			CustomTimers.Timers[i] &&          /*!< Pointer exists */
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d040      	beq.n	800243c <SysTick_Handler+0xcc>
			CustomTimers.Timers[i]->CNT > 0    /*!< Counter is not NULL */
 80023ba:	79fb      	ldrb	r3, [r7, #7]
 80023bc:	4a27      	ldr	r2, [pc, #156]	; (800245c <SysTick_Handler+0xec>)
 80023be:	009b      	lsls	r3, r3, #2
 80023c0:	4413      	add	r3, r2
 80023c2:	685b      	ldr	r3, [r3, #4]
 80023c4:	689b      	ldr	r3, [r3, #8]
			CustomTimers.Timers[i]->Enabled && /*!< Timer is enabled */
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d038      	beq.n	800243c <SysTick_Handler+0xcc>
		) {
			/* Decrease counter */
			CustomTimers.Timers[i]->CNT--;
 80023ca:	79fb      	ldrb	r3, [r7, #7]
 80023cc:	4a23      	ldr	r2, [pc, #140]	; (800245c <SysTick_Handler+0xec>)
 80023ce:	009b      	lsls	r3, r3, #2
 80023d0:	4413      	add	r3, r2
 80023d2:	685b      	ldr	r3, [r3, #4]
 80023d4:	689a      	ldr	r2, [r3, #8]
 80023d6:	3a01      	subs	r2, #1
 80023d8:	609a      	str	r2, [r3, #8]
			
			/* Check if count is zero */
			if (CustomTimers.Timers[i]->CNT == 0) {
 80023da:	79fb      	ldrb	r3, [r7, #7]
 80023dc:	4a1f      	ldr	r2, [pc, #124]	; (800245c <SysTick_Handler+0xec>)
 80023de:	009b      	lsls	r3, r3, #2
 80023e0:	4413      	add	r3, r2
 80023e2:	685b      	ldr	r3, [r3, #4]
 80023e4:	689b      	ldr	r3, [r3, #8]
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d128      	bne.n	800243c <SysTick_Handler+0xcc>
				/* Call user callback function */
				CustomTimers.Timers[i]->Callback(CustomTimers.Timers[i]->UserParameters);
 80023ea:	79fb      	ldrb	r3, [r7, #7]
 80023ec:	4a1b      	ldr	r2, [pc, #108]	; (800245c <SysTick_Handler+0xec>)
 80023ee:	009b      	lsls	r3, r3, #2
 80023f0:	4413      	add	r3, r2
 80023f2:	685b      	ldr	r3, [r3, #4]
 80023f4:	691a      	ldr	r2, [r3, #16]
 80023f6:	79fb      	ldrb	r3, [r7, #7]
 80023f8:	4918      	ldr	r1, [pc, #96]	; (800245c <SysTick_Handler+0xec>)
 80023fa:	009b      	lsls	r3, r3, #2
 80023fc:	440b      	add	r3, r1
 80023fe:	685b      	ldr	r3, [r3, #4]
 8002400:	695b      	ldr	r3, [r3, #20]
 8002402:	4618      	mov	r0, r3
 8002404:	4790      	blx	r2
				
				/* Set new counter value */
				CustomTimers.Timers[i]->CNT = CustomTimers.Timers[i]->ARR;
 8002406:	79fb      	ldrb	r3, [r7, #7]
 8002408:	4a14      	ldr	r2, [pc, #80]	; (800245c <SysTick_Handler+0xec>)
 800240a:	009b      	lsls	r3, r3, #2
 800240c:	4413      	add	r3, r2
 800240e:	685a      	ldr	r2, [r3, #4]
 8002410:	79fb      	ldrb	r3, [r7, #7]
 8002412:	4912      	ldr	r1, [pc, #72]	; (800245c <SysTick_Handler+0xec>)
 8002414:	009b      	lsls	r3, r3, #2
 8002416:	440b      	add	r3, r1
 8002418:	685b      	ldr	r3, [r3, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	6093      	str	r3, [r2, #8]
				
				/* Disable timer if auto reload feature is not used */
				if (!CustomTimers.Timers[i]->AutoReload) {
 800241e:	79fb      	ldrb	r3, [r7, #7]
 8002420:	4a0e      	ldr	r2, [pc, #56]	; (800245c <SysTick_Handler+0xec>)
 8002422:	009b      	lsls	r3, r3, #2
 8002424:	4413      	add	r3, r2
 8002426:	685b      	ldr	r3, [r3, #4]
 8002428:	685b      	ldr	r3, [r3, #4]
 800242a:	2b00      	cmp	r3, #0
 800242c:	d106      	bne.n	800243c <SysTick_Handler+0xcc>
					/* Disable counter */
					CustomTimers.Timers[i]->Enabled = 0;
 800242e:	79fb      	ldrb	r3, [r7, #7]
 8002430:	4a0a      	ldr	r2, [pc, #40]	; (800245c <SysTick_Handler+0xec>)
 8002432:	009b      	lsls	r3, r3, #2
 8002434:	4413      	add	r3, r2
 8002436:	685b      	ldr	r3, [r3, #4]
 8002438:	2200      	movs	r2, #0
 800243a:	731a      	strb	r2, [r3, #12]
	for (i = 0; i < CustomTimers.Count; i++) {
 800243c:	79fb      	ldrb	r3, [r7, #7]
 800243e:	3301      	adds	r3, #1
 8002440:	71fb      	strb	r3, [r7, #7]
 8002442:	4b06      	ldr	r3, [pc, #24]	; (800245c <SysTick_Handler+0xec>)
 8002444:	781b      	ldrb	r3, [r3, #0]
 8002446:	79fa      	ldrb	r2, [r7, #7]
 8002448:	429a      	cmp	r2, r3
 800244a:	d3a7      	bcc.n	800239c <SysTick_Handler+0x2c>
				}
			}
		}
	}
}
 800244c:	bf00      	nop
 800244e:	3708      	adds	r7, #8
 8002450:	46bd      	mov	sp, r7
 8002452:	bd80      	pop	{r7, pc}
 8002454:	20000040 	.word	0x20000040
 8002458:	20000044 	.word	0x20000044
 800245c:	2000004c 	.word	0x2000004c

08002460 <TM_DELAY_Init>:

void TM_DELAY_Init(void) {	
 8002460:	b580      	push	{r7, lr}
 8002462:	af00      	add	r7, sp, #0
#if defined(TM_DELAY_TIM)
	TM_DELAY_INT_InitTIM();
#else
	/* Set Systick interrupt every 1ms */
	if (SysTick_Config(SystemCoreClock / 1000)) {
 8002464:	4b0d      	ldr	r3, [pc, #52]	; (800249c <TM_DELAY_Init+0x3c>)
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	4a0d      	ldr	r2, [pc, #52]	; (80024a0 <TM_DELAY_Init+0x40>)
 800246a:	fba2 2303 	umull	r2, r3, r2, r3
 800246e:	099b      	lsrs	r3, r3, #6
 8002470:	4618      	mov	r0, r3
 8002472:	f7ff ff5b 	bl	800232c <SysTick_Config>
 8002476:	4603      	mov	r3, r0
 8002478:	2b00      	cmp	r3, #0
 800247a:	d000      	beq.n	800247e <TM_DELAY_Init+0x1e>
		/* Capture error */
		while (1);
 800247c:	e7fe      	b.n	800247c <TM_DELAY_Init+0x1c>
	}
	
	#ifdef __GNUC__
		/* Set multiplier for delay under 1us with pooling mode = not so accurate */
		mult = SystemCoreClock / 7000000;
 800247e:	4b07      	ldr	r3, [pc, #28]	; (800249c <TM_DELAY_Init+0x3c>)
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	099b      	lsrs	r3, r3, #6
 8002484:	4a07      	ldr	r2, [pc, #28]	; (80024a4 <TM_DELAY_Init+0x44>)
 8002486:	fba2 2303 	umull	r2, r3, r2, r3
 800248a:	0a9b      	lsrs	r3, r3, #10
 800248c:	4a06      	ldr	r2, [pc, #24]	; (80024a8 <TM_DELAY_Init+0x48>)
 800248e:	6013      	str	r3, [r2, #0]
		mult = SystemCoreClock / 3000000;
	#endif
#endif
	
	/* Set initialized flag */
	TM_DELAY_Initialized = 1;
 8002490:	4b06      	ldr	r3, [pc, #24]	; (80024ac <TM_DELAY_Init+0x4c>)
 8002492:	2201      	movs	r2, #1
 8002494:	701a      	strb	r2, [r3, #0]
}
 8002496:	bf00      	nop
 8002498:	bd80      	pop	{r7, pc}
 800249a:	bf00      	nop
 800249c:	20000020 	.word	0x20000020
 80024a0:	10624dd3 	.word	0x10624dd3
 80024a4:	02659117 	.word	0x02659117
 80024a8:	2000015c 	.word	0x2000015c
 80024ac:	20000048 	.word	0x20000048

080024b0 <TM_GPIO_Init>:
/* Private functions */
void TM_GPIO_INT_EnableClock(GPIO_TypeDef* GPIOx);
void TM_GPIO_INT_DisableClock(GPIO_TypeDef* GPIOx);
void TM_GPIO_INT_Init(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, TM_GPIO_Mode_t GPIO_Mode, TM_GPIO_OType_t GPIO_OType, TM_GPIO_PuPd_t GPIO_PuPd, TM_GPIO_Speed_t GPIO_Speed);

void TM_GPIO_Init(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, TM_GPIO_Mode_t GPIO_Mode, TM_GPIO_OType_t GPIO_OType, TM_GPIO_PuPd_t GPIO_PuPd, TM_GPIO_Speed_t GPIO_Speed) {	
 80024b0:	b580      	push	{r7, lr}
 80024b2:	b084      	sub	sp, #16
 80024b4:	af02      	add	r7, sp, #8
 80024b6:	6078      	str	r0, [r7, #4]
 80024b8:	4608      	mov	r0, r1
 80024ba:	4611      	mov	r1, r2
 80024bc:	461a      	mov	r2, r3
 80024be:	4603      	mov	r3, r0
 80024c0:	807b      	strh	r3, [r7, #2]
 80024c2:	460b      	mov	r3, r1
 80024c4:	707b      	strb	r3, [r7, #1]
 80024c6:	4613      	mov	r3, r2
 80024c8:	703b      	strb	r3, [r7, #0]
	/* Check input */
	if (GPIO_Pin == 0x00) {
 80024ca:	887b      	ldrh	r3, [r7, #2]
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d00e      	beq.n	80024ee <TM_GPIO_Init+0x3e>
		return;
	}
	
	/* Enable clock for GPIO */
	TM_GPIO_INT_EnableClock(GPIOx);
 80024d0:	6878      	ldr	r0, [r7, #4]
 80024d2:	f000 f821 	bl	8002518 <TM_GPIO_INT_EnableClock>
	
	/* Do initialization */
	TM_GPIO_INT_Init(GPIOx, GPIO_Pin, GPIO_Mode, GPIO_OType, GPIO_PuPd, GPIO_Speed);
 80024d6:	7838      	ldrb	r0, [r7, #0]
 80024d8:	787a      	ldrb	r2, [r7, #1]
 80024da:	8879      	ldrh	r1, [r7, #2]
 80024dc:	7d3b      	ldrb	r3, [r7, #20]
 80024de:	9301      	str	r3, [sp, #4]
 80024e0:	7c3b      	ldrb	r3, [r7, #16]
 80024e2:	9300      	str	r3, [sp, #0]
 80024e4:	4603      	mov	r3, r0
 80024e6:	6878      	ldr	r0, [r7, #4]
 80024e8:	f000 f82e 	bl	8002548 <TM_GPIO_INT_Init>
 80024ec:	e000      	b.n	80024f0 <TM_GPIO_Init+0x40>
		return;
 80024ee:	bf00      	nop
}
 80024f0:	3708      	adds	r7, #8
 80024f2:	46bd      	mov	sp, r7
 80024f4:	bd80      	pop	{r7, pc}

080024f6 <TM_GPIO_GetPortSource>:
	
	/* Return source */
	return pinsource;
}

uint16_t TM_GPIO_GetPortSource(GPIO_TypeDef* GPIOx) {
 80024f6:	b480      	push	{r7}
 80024f8:	b083      	sub	sp, #12
 80024fa:	af00      	add	r7, sp, #0
 80024fc:	6078      	str	r0, [r7, #4]
	/* Get port source number */
	/* Offset from GPIOA                       Difference between 2 GPIO addresses */
	return ((uint32_t)GPIOx - (GPIOA_BASE)) / ((GPIOB_BASE) - (GPIOA_BASE));
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	f103 433f 	add.w	r3, r3, #3204448256	; 0xbf000000
 8002504:	f503 037e 	add.w	r3, r3, #16646144	; 0xfe0000
 8002508:	0a9b      	lsrs	r3, r3, #10
 800250a:	b29b      	uxth	r3, r3
}
 800250c:	4618      	mov	r0, r3
 800250e:	370c      	adds	r7, #12
 8002510:	46bd      	mov	sp, r7
 8002512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002516:	4770      	bx	lr

08002518 <TM_GPIO_INT_EnableClock>:

/* Private functions */
void TM_GPIO_INT_EnableClock(GPIO_TypeDef* GPIOx) {
 8002518:	b580      	push	{r7, lr}
 800251a:	b082      	sub	sp, #8
 800251c:	af00      	add	r7, sp, #0
 800251e:	6078      	str	r0, [r7, #4]
	/* Set bit according to the 1 << portsourcenumber */
	RCC->AHB1ENR |= (1 << TM_GPIO_GetPortSource(GPIOx));
 8002520:	6878      	ldr	r0, [r7, #4]
 8002522:	f7ff ffe8 	bl	80024f6 <TM_GPIO_GetPortSource>
 8002526:	4603      	mov	r3, r0
 8002528:	461a      	mov	r2, r3
 800252a:	2301      	movs	r3, #1
 800252c:	fa03 f102 	lsl.w	r1, r3, r2
 8002530:	4a04      	ldr	r2, [pc, #16]	; (8002544 <TM_GPIO_INT_EnableClock+0x2c>)
 8002532:	4b04      	ldr	r3, [pc, #16]	; (8002544 <TM_GPIO_INT_EnableClock+0x2c>)
 8002534:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002536:	430b      	orrs	r3, r1
 8002538:	6313      	str	r3, [r2, #48]	; 0x30
}
 800253a:	bf00      	nop
 800253c:	3708      	adds	r7, #8
 800253e:	46bd      	mov	sp, r7
 8002540:	bd80      	pop	{r7, pc}
 8002542:	bf00      	nop
 8002544:	40023800 	.word	0x40023800

08002548 <TM_GPIO_INT_Init>:
void TM_GPIO_INT_DisableClock(GPIO_TypeDef* GPIOx) {
	/* Clear bit according to the 1 << portsourcenumber */
	RCC->AHB1ENR &= ~(1 << TM_GPIO_GetPortSource(GPIOx));
}

void TM_GPIO_INT_Init(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, TM_GPIO_Mode_t GPIO_Mode, TM_GPIO_OType_t GPIO_OType, TM_GPIO_PuPd_t GPIO_PuPd, TM_GPIO_Speed_t GPIO_Speed) {
 8002548:	b580      	push	{r7, lr}
 800254a:	b084      	sub	sp, #16
 800254c:	af00      	add	r7, sp, #0
 800254e:	6078      	str	r0, [r7, #4]
 8002550:	4608      	mov	r0, r1
 8002552:	4611      	mov	r1, r2
 8002554:	461a      	mov	r2, r3
 8002556:	4603      	mov	r3, r0
 8002558:	807b      	strh	r3, [r7, #2]
 800255a:	460b      	mov	r3, r1
 800255c:	707b      	strb	r3, [r7, #1]
 800255e:	4613      	mov	r3, r2
 8002560:	703b      	strb	r3, [r7, #0]
	uint8_t pinpos;
	uint8_t ptr = TM_GPIO_GetPortSource(GPIOx);
 8002562:	6878      	ldr	r0, [r7, #4]
 8002564:	f7ff ffc7 	bl	80024f6 <TM_GPIO_GetPortSource>
 8002568:	4603      	mov	r3, r0
 800256a:	73bb      	strb	r3, [r7, #14]
	
	/* Go through all pins */
	for (pinpos = 0; pinpos < 0x10; pinpos++) {
 800256c:	2300      	movs	r3, #0
 800256e:	73fb      	strb	r3, [r7, #15]
 8002570:	e067      	b.n	8002642 <TM_GPIO_INT_Init+0xfa>
		/* Check if pin available */
		if ((GPIO_Pin & (1 << pinpos)) == 0) {
 8002572:	887a      	ldrh	r2, [r7, #2]
 8002574:	7bfb      	ldrb	r3, [r7, #15]
 8002576:	fa42 f303 	asr.w	r3, r2, r3
 800257a:	f003 0301 	and.w	r3, r3, #1
 800257e:	2b00      	cmp	r3, #0
 8002580:	d05b      	beq.n	800263a <TM_GPIO_INT_Init+0xf2>
			continue;
		}
		
		/* Pin is used */
		GPIO_UsedPins[ptr] |= 1 << pinpos;
 8002582:	7bbb      	ldrb	r3, [r7, #14]
 8002584:	7bba      	ldrb	r2, [r7, #14]
 8002586:	4932      	ldr	r1, [pc, #200]	; (8002650 <TM_GPIO_INT_Init+0x108>)
 8002588:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 800258c:	b211      	sxth	r1, r2
 800258e:	7bfa      	ldrb	r2, [r7, #15]
 8002590:	2001      	movs	r0, #1
 8002592:	fa00 f202 	lsl.w	r2, r0, r2
 8002596:	b212      	sxth	r2, r2
 8002598:	430a      	orrs	r2, r1
 800259a:	b212      	sxth	r2, r2
 800259c:	b291      	uxth	r1, r2
 800259e:	4a2c      	ldr	r2, [pc, #176]	; (8002650 <TM_GPIO_INT_Init+0x108>)
 80025a0:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		
		/* Set GPIO PUPD register */
		GPIOx->PUPDR = (GPIOx->PUPDR & ~(0x03 << (2 * pinpos))) | ((uint32_t)(GPIO_PuPd << (2 * pinpos)));
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	68db      	ldr	r3, [r3, #12]
 80025a8:	7bfa      	ldrb	r2, [r7, #15]
 80025aa:	0052      	lsls	r2, r2, #1
 80025ac:	2103      	movs	r1, #3
 80025ae:	fa01 f202 	lsl.w	r2, r1, r2
 80025b2:	43d2      	mvns	r2, r2
 80025b4:	4013      	ands	r3, r2
 80025b6:	7e39      	ldrb	r1, [r7, #24]
 80025b8:	7bfa      	ldrb	r2, [r7, #15]
 80025ba:	0052      	lsls	r2, r2, #1
 80025bc:	fa01 f202 	lsl.w	r2, r1, r2
 80025c0:	431a      	orrs	r2, r3
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	60da      	str	r2, [r3, #12]
		
		/* Set GPIO MODE register */
		GPIOx->MODER = (GPIOx->MODER & ~((uint32_t)(0x03 << (2 * pinpos)))) | ((uint32_t)(GPIO_Mode << (2 * pinpos)));
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681a      	ldr	r2, [r3, #0]
 80025ca:	7bfb      	ldrb	r3, [r7, #15]
 80025cc:	005b      	lsls	r3, r3, #1
 80025ce:	2103      	movs	r1, #3
 80025d0:	fa01 f303 	lsl.w	r3, r1, r3
 80025d4:	43db      	mvns	r3, r3
 80025d6:	4013      	ands	r3, r2
 80025d8:	7879      	ldrb	r1, [r7, #1]
 80025da:	7bfa      	ldrb	r2, [r7, #15]
 80025dc:	0052      	lsls	r2, r2, #1
 80025de:	fa01 f202 	lsl.w	r2, r1, r2
 80025e2:	431a      	orrs	r2, r3
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	601a      	str	r2, [r3, #0]
		
		/* Set only if output or alternate functions */
		if (GPIO_Mode == TM_GPIO_Mode_OUT || GPIO_Mode == TM_GPIO_Mode_AF) {		
 80025e8:	787b      	ldrb	r3, [r7, #1]
 80025ea:	2b01      	cmp	r3, #1
 80025ec:	d002      	beq.n	80025f4 <TM_GPIO_INT_Init+0xac>
 80025ee:	787b      	ldrb	r3, [r7, #1]
 80025f0:	2b02      	cmp	r3, #2
 80025f2:	d123      	bne.n	800263c <TM_GPIO_INT_Init+0xf4>
			/* Set GPIO OTYPE register */
			GPIOx->OTYPER = (GPIOx->OTYPER & ~(uint16_t)(0x01 << pinpos)) | ((uint16_t)(GPIO_OType << pinpos));
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	685b      	ldr	r3, [r3, #4]
 80025f8:	7bfa      	ldrb	r2, [r7, #15]
 80025fa:	2101      	movs	r1, #1
 80025fc:	fa01 f202 	lsl.w	r2, r1, r2
 8002600:	b292      	uxth	r2, r2
 8002602:	43d2      	mvns	r2, r2
 8002604:	4013      	ands	r3, r2
 8002606:	7839      	ldrb	r1, [r7, #0]
 8002608:	7bfa      	ldrb	r2, [r7, #15]
 800260a:	fa01 f202 	lsl.w	r2, r1, r2
 800260e:	b292      	uxth	r2, r2
 8002610:	431a      	orrs	r2, r3
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	605a      	str	r2, [r3, #4]
			
			/* Set GPIO OSPEED register */
			GPIOx->OSPEEDR = (GPIOx->OSPEEDR & ~((uint32_t)(0x03 << (2 * pinpos)))) | ((uint32_t)(GPIO_Speed << (2 * pinpos)));
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	689a      	ldr	r2, [r3, #8]
 800261a:	7bfb      	ldrb	r3, [r7, #15]
 800261c:	005b      	lsls	r3, r3, #1
 800261e:	2103      	movs	r1, #3
 8002620:	fa01 f303 	lsl.w	r3, r1, r3
 8002624:	43db      	mvns	r3, r3
 8002626:	4013      	ands	r3, r2
 8002628:	7f39      	ldrb	r1, [r7, #28]
 800262a:	7bfa      	ldrb	r2, [r7, #15]
 800262c:	0052      	lsls	r2, r2, #1
 800262e:	fa01 f202 	lsl.w	r2, r1, r2
 8002632:	431a      	orrs	r2, r3
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	609a      	str	r2, [r3, #8]
 8002638:	e000      	b.n	800263c <TM_GPIO_INT_Init+0xf4>
			continue;
 800263a:	bf00      	nop
	for (pinpos = 0; pinpos < 0x10; pinpos++) {
 800263c:	7bfb      	ldrb	r3, [r7, #15]
 800263e:	3301      	adds	r3, #1
 8002640:	73fb      	strb	r3, [r7, #15]
 8002642:	7bfb      	ldrb	r3, [r7, #15]
 8002644:	2b0f      	cmp	r3, #15
 8002646:	d994      	bls.n	8002572 <TM_GPIO_INT_Init+0x2a>
		}
	}
}
 8002648:	bf00      	nop
 800264a:	3710      	adds	r7, #16
 800264c:	46bd      	mov	sp, r7
 800264e:	bd80      	pop	{r7, pc}
 8002650:	20000064 	.word	0x20000064

08002654 <Delay>:
static __INLINE void Delay(uint32_t micros) {
 8002654:	b480      	push	{r7}
 8002656:	b085      	sub	sp, #20
 8002658:	af00      	add	r7, sp, #0
 800265a:	6078      	str	r0, [r7, #4]
	amicros = (micros) * (mult);
 800265c:	4b10      	ldr	r3, [pc, #64]	; (80026a0 <Delay+0x4c>)
 800265e:	681a      	ldr	r2, [r3, #0]
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	fb02 f303 	mul.w	r3, r2, r3
 8002666:	60fb      	str	r3, [r7, #12]
		if (SystemCoreClock == 180000000 || SystemCoreClock == 100000000) {
 8002668:	4b0e      	ldr	r3, [pc, #56]	; (80026a4 <Delay+0x50>)
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	4a0e      	ldr	r2, [pc, #56]	; (80026a8 <Delay+0x54>)
 800266e:	4293      	cmp	r3, r2
 8002670:	d004      	beq.n	800267c <Delay+0x28>
 8002672:	4b0c      	ldr	r3, [pc, #48]	; (80026a4 <Delay+0x50>)
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	4a0d      	ldr	r2, [pc, #52]	; (80026ac <Delay+0x58>)
 8002678:	4293      	cmp	r3, r2
 800267a:	d104      	bne.n	8002686 <Delay+0x32>
			amicros -= mult;
 800267c:	4b08      	ldr	r3, [pc, #32]	; (80026a0 <Delay+0x4c>)
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	68fa      	ldr	r2, [r7, #12]
 8002682:	1ad3      	subs	r3, r2, r3
 8002684:	60fb      	str	r3, [r7, #12]
	while (amicros--);
 8002686:	bf00      	nop
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	1e5a      	subs	r2, r3, #1
 800268c:	60fa      	str	r2, [r7, #12]
 800268e:	2b00      	cmp	r3, #0
 8002690:	d1fa      	bne.n	8002688 <Delay+0x34>
}
 8002692:	bf00      	nop
 8002694:	3714      	adds	r7, #20
 8002696:	46bd      	mov	sp, r7
 8002698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800269c:	4770      	bx	lr
 800269e:	bf00      	nop
 80026a0:	2000015c 	.word	0x2000015c
 80026a4:	20000020 	.word	0x20000020
 80026a8:	0aba9500 	.word	0x0aba9500
 80026ac:	05f5e100 	.word	0x05f5e100

080026b0 <TM_HD44780_Init>:
#define HD44780_2LINE               0x08
#define HD44780_1LINE               0x00
#define HD44780_5x10DOTS            0x04
#define HD44780_5x8DOTS             0x00

void TM_HD44780_Init(uint8_t cols, uint8_t rows) {
 80026b0:	b580      	push	{r7, lr}
 80026b2:	b082      	sub	sp, #8
 80026b4:	af00      	add	r7, sp, #0
 80026b6:	4603      	mov	r3, r0
 80026b8:	460a      	mov	r2, r1
 80026ba:	71fb      	strb	r3, [r7, #7]
 80026bc:	4613      	mov	r3, r2
 80026be:	71bb      	strb	r3, [r7, #6]
	/* Initialize delay */
	TM_DELAY_Init();
 80026c0:	f7ff fece 	bl	8002460 <TM_DELAY_Init>
	
	/* Init pinout */
	TM_HD44780_InitPins();
 80026c4:	f000 f996 	bl	80029f4 <TM_HD44780_InitPins>
	
	/* At least 40ms */
	HD44780_Delay(45000);
 80026c8:	f64a 70c8 	movw	r0, #45000	; 0xafc8
 80026cc:	f7ff ffc2 	bl	8002654 <Delay>
	
	/* Set LCD width and height */
	HD44780_Opts.Rows = rows;
 80026d0:	4a2a      	ldr	r2, [pc, #168]	; (800277c <TM_HD44780_Init+0xcc>)
 80026d2:	79bb      	ldrb	r3, [r7, #6]
 80026d4:	70d3      	strb	r3, [r2, #3]
	HD44780_Opts.Cols = cols;
 80026d6:	4a29      	ldr	r2, [pc, #164]	; (800277c <TM_HD44780_Init+0xcc>)
 80026d8:	79fb      	ldrb	r3, [r7, #7]
 80026da:	7113      	strb	r3, [r2, #4]
	
	/* Set cursor pointer to beginning for LCD */
	HD44780_Opts.currentX = 0;
 80026dc:	4b27      	ldr	r3, [pc, #156]	; (800277c <TM_HD44780_Init+0xcc>)
 80026de:	2200      	movs	r2, #0
 80026e0:	715a      	strb	r2, [r3, #5]
	HD44780_Opts.currentY = 0;
 80026e2:	4b26      	ldr	r3, [pc, #152]	; (800277c <TM_HD44780_Init+0xcc>)
 80026e4:	2200      	movs	r2, #0
 80026e6:	719a      	strb	r2, [r3, #6]
	
	HD44780_Opts.DisplayFunction = HD44780_4BITMODE | HD44780_5x8DOTS | HD44780_1LINE;
 80026e8:	4b24      	ldr	r3, [pc, #144]	; (800277c <TM_HD44780_Init+0xcc>)
 80026ea:	2200      	movs	r2, #0
 80026ec:	705a      	strb	r2, [r3, #1]
	if (rows > 1) {
 80026ee:	79bb      	ldrb	r3, [r7, #6]
 80026f0:	2b01      	cmp	r3, #1
 80026f2:	d906      	bls.n	8002702 <TM_HD44780_Init+0x52>
		HD44780_Opts.DisplayFunction |= HD44780_2LINE;
 80026f4:	4b21      	ldr	r3, [pc, #132]	; (800277c <TM_HD44780_Init+0xcc>)
 80026f6:	785b      	ldrb	r3, [r3, #1]
 80026f8:	f043 0308 	orr.w	r3, r3, #8
 80026fc:	b2da      	uxtb	r2, r3
 80026fe:	4b1f      	ldr	r3, [pc, #124]	; (800277c <TM_HD44780_Init+0xcc>)
 8002700:	705a      	strb	r2, [r3, #1]
	}
	
	/* Try to set 4bit mode */
	TM_HD44780_Cmd4bit(0x03);
 8002702:	2003      	movs	r0, #3
 8002704:	f000 f8f2 	bl	80028ec <TM_HD44780_Cmd4bit>
	HD44780_Delay(4500);
 8002708:	f241 1094 	movw	r0, #4500	; 0x1194
 800270c:	f7ff ffa2 	bl	8002654 <Delay>
	
	/* Second try */
	TM_HD44780_Cmd4bit(0x03);
 8002710:	2003      	movs	r0, #3
 8002712:	f000 f8eb 	bl	80028ec <TM_HD44780_Cmd4bit>
	HD44780_Delay(4500);
 8002716:	f241 1094 	movw	r0, #4500	; 0x1194
 800271a:	f7ff ff9b 	bl	8002654 <Delay>
	
	/* Third goo! */
	TM_HD44780_Cmd4bit(0x03);
 800271e:	2003      	movs	r0, #3
 8002720:	f000 f8e4 	bl	80028ec <TM_HD44780_Cmd4bit>
	HD44780_Delay(4500);	
 8002724:	f241 1094 	movw	r0, #4500	; 0x1194
 8002728:	f7ff ff94 	bl	8002654 <Delay>
	
	/* Set 4-bit interface */
	TM_HD44780_Cmd4bit(0x02);
 800272c:	2002      	movs	r0, #2
 800272e:	f000 f8dd 	bl	80028ec <TM_HD44780_Cmd4bit>
	HD44780_Delay(100);
 8002732:	2064      	movs	r0, #100	; 0x64
 8002734:	f7ff ff8e 	bl	8002654 <Delay>
	
	/* Set # lines, font size, etc. */
	TM_HD44780_Cmd(HD44780_FUNCTIONSET | HD44780_Opts.DisplayFunction);
 8002738:	4b10      	ldr	r3, [pc, #64]	; (800277c <TM_HD44780_Init+0xcc>)
 800273a:	785b      	ldrb	r3, [r3, #1]
 800273c:	f043 0320 	orr.w	r3, r3, #32
 8002740:	b2db      	uxtb	r3, r3
 8002742:	4618      	mov	r0, r3
 8002744:	f000 f89a 	bl	800287c <TM_HD44780_Cmd>

	/* Turn the display on with no cursor or blinking default */
	HD44780_Opts.DisplayControl = HD44780_DISPLAYON;
 8002748:	4b0c      	ldr	r3, [pc, #48]	; (800277c <TM_HD44780_Init+0xcc>)
 800274a:	2204      	movs	r2, #4
 800274c:	701a      	strb	r2, [r3, #0]
	TM_HD44780_DisplayOn();
 800274e:	f000 f87f 	bl	8002850 <TM_HD44780_DisplayOn>

	/* Clear lcd */
	TM_HD44780_Clear();
 8002752:	f000 f815 	bl	8002780 <TM_HD44780_Clear>

	/* Default font directions */
	HD44780_Opts.DisplayMode = HD44780_ENTRYLEFT | HD44780_ENTRYSHIFTDECREMENT;
 8002756:	4b09      	ldr	r3, [pc, #36]	; (800277c <TM_HD44780_Init+0xcc>)
 8002758:	2202      	movs	r2, #2
 800275a:	709a      	strb	r2, [r3, #2]
	TM_HD44780_Cmd(HD44780_ENTRYMODESET | HD44780_Opts.DisplayMode);
 800275c:	4b07      	ldr	r3, [pc, #28]	; (800277c <TM_HD44780_Init+0xcc>)
 800275e:	789b      	ldrb	r3, [r3, #2]
 8002760:	f043 0304 	orr.w	r3, r3, #4
 8002764:	b2db      	uxtb	r3, r3
 8002766:	4618      	mov	r0, r3
 8002768:	f000 f888 	bl	800287c <TM_HD44780_Cmd>

	/* Delay */
	HD44780_Delay(4500);
 800276c:	f241 1094 	movw	r0, #4500	; 0x1194
 8002770:	f7ff ff70 	bl	8002654 <Delay>
}
 8002774:	bf00      	nop
 8002776:	3708      	adds	r7, #8
 8002778:	46bd      	mov	sp, r7
 800277a:	bd80      	pop	{r7, pc}
 800277c:	2000007c 	.word	0x2000007c

08002780 <TM_HD44780_Clear>:

void TM_HD44780_Clear(void) {
 8002780:	b580      	push	{r7, lr}
 8002782:	af00      	add	r7, sp, #0
	TM_HD44780_Cmd(HD44780_CLEARDISPLAY);
 8002784:	2001      	movs	r0, #1
 8002786:	f000 f879 	bl	800287c <TM_HD44780_Cmd>
	HD44780_Delay(3000);
 800278a:	f640 30b8 	movw	r0, #3000	; 0xbb8
 800278e:	f7ff ff61 	bl	8002654 <Delay>
}
 8002792:	bf00      	nop
 8002794:	bd80      	pop	{r7, pc}
	...

08002798 <TM_HD44780_Puts>:

void TM_HD44780_Puts(uint8_t x, uint8_t y, char* str) {
 8002798:	b580      	push	{r7, lr}
 800279a:	b082      	sub	sp, #8
 800279c:	af00      	add	r7, sp, #0
 800279e:	4603      	mov	r3, r0
 80027a0:	603a      	str	r2, [r7, #0]
 80027a2:	71fb      	strb	r3, [r7, #7]
 80027a4:	460b      	mov	r3, r1
 80027a6:	71bb      	strb	r3, [r7, #6]
	TM_HD44780_CursorSet(x, y);
 80027a8:	79ba      	ldrb	r2, [r7, #6]
 80027aa:	79fb      	ldrb	r3, [r7, #7]
 80027ac:	4611      	mov	r1, r2
 80027ae:	4618      	mov	r0, r3
 80027b0:	f000 f8ee 	bl	8002990 <TM_HD44780_CursorSet>
	while (*str) {
 80027b4:	e042      	b.n	800283c <TM_HD44780_Puts+0xa4>
		if (HD44780_Opts.currentX >= HD44780_Opts.Cols) {
 80027b6:	4b25      	ldr	r3, [pc, #148]	; (800284c <TM_HD44780_Puts+0xb4>)
 80027b8:	795a      	ldrb	r2, [r3, #5]
 80027ba:	4b24      	ldr	r3, [pc, #144]	; (800284c <TM_HD44780_Puts+0xb4>)
 80027bc:	791b      	ldrb	r3, [r3, #4]
 80027be:	429a      	cmp	r2, r3
 80027c0:	d310      	bcc.n	80027e4 <TM_HD44780_Puts+0x4c>
			HD44780_Opts.currentX = 0;
 80027c2:	4b22      	ldr	r3, [pc, #136]	; (800284c <TM_HD44780_Puts+0xb4>)
 80027c4:	2200      	movs	r2, #0
 80027c6:	715a      	strb	r2, [r3, #5]
			HD44780_Opts.currentY++;
 80027c8:	4b20      	ldr	r3, [pc, #128]	; (800284c <TM_HD44780_Puts+0xb4>)
 80027ca:	799b      	ldrb	r3, [r3, #6]
 80027cc:	3301      	adds	r3, #1
 80027ce:	b2da      	uxtb	r2, r3
 80027d0:	4b1e      	ldr	r3, [pc, #120]	; (800284c <TM_HD44780_Puts+0xb4>)
 80027d2:	719a      	strb	r2, [r3, #6]
			TM_HD44780_CursorSet(HD44780_Opts.currentX, HD44780_Opts.currentY);
 80027d4:	4b1d      	ldr	r3, [pc, #116]	; (800284c <TM_HD44780_Puts+0xb4>)
 80027d6:	795a      	ldrb	r2, [r3, #5]
 80027d8:	4b1c      	ldr	r3, [pc, #112]	; (800284c <TM_HD44780_Puts+0xb4>)
 80027da:	799b      	ldrb	r3, [r3, #6]
 80027dc:	4619      	mov	r1, r3
 80027de:	4610      	mov	r0, r2
 80027e0:	f000 f8d6 	bl	8002990 <TM_HD44780_CursorSet>
		}
		if (*str == '\n') {
 80027e4:	683b      	ldr	r3, [r7, #0]
 80027e6:	781b      	ldrb	r3, [r3, #0]
 80027e8:	2b0a      	cmp	r3, #10
 80027ea:	d10e      	bne.n	800280a <TM_HD44780_Puts+0x72>
			HD44780_Opts.currentY++;
 80027ec:	4b17      	ldr	r3, [pc, #92]	; (800284c <TM_HD44780_Puts+0xb4>)
 80027ee:	799b      	ldrb	r3, [r3, #6]
 80027f0:	3301      	adds	r3, #1
 80027f2:	b2da      	uxtb	r2, r3
 80027f4:	4b15      	ldr	r3, [pc, #84]	; (800284c <TM_HD44780_Puts+0xb4>)
 80027f6:	719a      	strb	r2, [r3, #6]
			TM_HD44780_CursorSet(HD44780_Opts.currentX, HD44780_Opts.currentY);
 80027f8:	4b14      	ldr	r3, [pc, #80]	; (800284c <TM_HD44780_Puts+0xb4>)
 80027fa:	795a      	ldrb	r2, [r3, #5]
 80027fc:	4b13      	ldr	r3, [pc, #76]	; (800284c <TM_HD44780_Puts+0xb4>)
 80027fe:	799b      	ldrb	r3, [r3, #6]
 8002800:	4619      	mov	r1, r3
 8002802:	4610      	mov	r0, r2
 8002804:	f000 f8c4 	bl	8002990 <TM_HD44780_CursorSet>
 8002808:	e015      	b.n	8002836 <TM_HD44780_Puts+0x9e>
		} else if (*str == '\r') {
 800280a:	683b      	ldr	r3, [r7, #0]
 800280c:	781b      	ldrb	r3, [r3, #0]
 800280e:	2b0d      	cmp	r3, #13
 8002810:	d106      	bne.n	8002820 <TM_HD44780_Puts+0x88>
			TM_HD44780_CursorSet(0, HD44780_Opts.currentY);
 8002812:	4b0e      	ldr	r3, [pc, #56]	; (800284c <TM_HD44780_Puts+0xb4>)
 8002814:	799b      	ldrb	r3, [r3, #6]
 8002816:	4619      	mov	r1, r3
 8002818:	2000      	movs	r0, #0
 800281a:	f000 f8b9 	bl	8002990 <TM_HD44780_CursorSet>
 800281e:	e00a      	b.n	8002836 <TM_HD44780_Puts+0x9e>
		} else {
			TM_HD44780_Data(*str);
 8002820:	683b      	ldr	r3, [r7, #0]
 8002822:	781b      	ldrb	r3, [r3, #0]
 8002824:	4618      	mov	r0, r3
 8002826:	f000 f845 	bl	80028b4 <TM_HD44780_Data>
			HD44780_Opts.currentX++;
 800282a:	4b08      	ldr	r3, [pc, #32]	; (800284c <TM_HD44780_Puts+0xb4>)
 800282c:	795b      	ldrb	r3, [r3, #5]
 800282e:	3301      	adds	r3, #1
 8002830:	b2da      	uxtb	r2, r3
 8002832:	4b06      	ldr	r3, [pc, #24]	; (800284c <TM_HD44780_Puts+0xb4>)
 8002834:	715a      	strb	r2, [r3, #5]
		}
		str++;
 8002836:	683b      	ldr	r3, [r7, #0]
 8002838:	3301      	adds	r3, #1
 800283a:	603b      	str	r3, [r7, #0]
	while (*str) {
 800283c:	683b      	ldr	r3, [r7, #0]
 800283e:	781b      	ldrb	r3, [r3, #0]
 8002840:	2b00      	cmp	r3, #0
 8002842:	d1b8      	bne.n	80027b6 <TM_HD44780_Puts+0x1e>
	}
}
 8002844:	bf00      	nop
 8002846:	3708      	adds	r7, #8
 8002848:	46bd      	mov	sp, r7
 800284a:	bd80      	pop	{r7, pc}
 800284c:	2000007c 	.word	0x2000007c

08002850 <TM_HD44780_DisplayOn>:

void TM_HD44780_DisplayOn(void) {
 8002850:	b580      	push	{r7, lr}
 8002852:	af00      	add	r7, sp, #0
	HD44780_Opts.DisplayControl |= HD44780_DISPLAYON;
 8002854:	4b08      	ldr	r3, [pc, #32]	; (8002878 <TM_HD44780_DisplayOn+0x28>)
 8002856:	781b      	ldrb	r3, [r3, #0]
 8002858:	f043 0304 	orr.w	r3, r3, #4
 800285c:	b2da      	uxtb	r2, r3
 800285e:	4b06      	ldr	r3, [pc, #24]	; (8002878 <TM_HD44780_DisplayOn+0x28>)
 8002860:	701a      	strb	r2, [r3, #0]
	TM_HD44780_Cmd(HD44780_DISPLAYCONTROL | HD44780_Opts.DisplayControl);
 8002862:	4b05      	ldr	r3, [pc, #20]	; (8002878 <TM_HD44780_DisplayOn+0x28>)
 8002864:	781b      	ldrb	r3, [r3, #0]
 8002866:	f043 0308 	orr.w	r3, r3, #8
 800286a:	b2db      	uxtb	r3, r3
 800286c:	4618      	mov	r0, r3
 800286e:	f000 f805 	bl	800287c <TM_HD44780_Cmd>
}
 8002872:	bf00      	nop
 8002874:	bd80      	pop	{r7, pc}
 8002876:	bf00      	nop
 8002878:	2000007c 	.word	0x2000007c

0800287c <TM_HD44780_Cmd>:
	TM_HD44780_CursorSet(x, y);
	TM_HD44780_Data(location);
}

/* Private functions */
static void TM_HD44780_Cmd(uint8_t cmd) {
 800287c:	b580      	push	{r7, lr}
 800287e:	b082      	sub	sp, #8
 8002880:	af00      	add	r7, sp, #0
 8002882:	4603      	mov	r3, r0
 8002884:	71fb      	strb	r3, [r7, #7]
	/* Command mode */
	HD44780_RS_LOW;
 8002886:	4b0a      	ldr	r3, [pc, #40]	; (80028b0 <TM_HD44780_Cmd+0x34>)
 8002888:	2204      	movs	r2, #4
 800288a:	835a      	strh	r2, [r3, #26]
	
	/* High nibble */
	TM_HD44780_Cmd4bit(cmd >> 4);
 800288c:	79fb      	ldrb	r3, [r7, #7]
 800288e:	091b      	lsrs	r3, r3, #4
 8002890:	b2db      	uxtb	r3, r3
 8002892:	4618      	mov	r0, r3
 8002894:	f000 f82a 	bl	80028ec <TM_HD44780_Cmd4bit>
	/* Low nibble */
	TM_HD44780_Cmd4bit(cmd & 0x0F);
 8002898:	79fb      	ldrb	r3, [r7, #7]
 800289a:	f003 030f 	and.w	r3, r3, #15
 800289e:	b2db      	uxtb	r3, r3
 80028a0:	4618      	mov	r0, r3
 80028a2:	f000 f823 	bl	80028ec <TM_HD44780_Cmd4bit>
}
 80028a6:	bf00      	nop
 80028a8:	3708      	adds	r7, #8
 80028aa:	46bd      	mov	sp, r7
 80028ac:	bd80      	pop	{r7, pc}
 80028ae:	bf00      	nop
 80028b0:	40020400 	.word	0x40020400

080028b4 <TM_HD44780_Data>:

static void TM_HD44780_Data(uint8_t data) {
 80028b4:	b580      	push	{r7, lr}
 80028b6:	b082      	sub	sp, #8
 80028b8:	af00      	add	r7, sp, #0
 80028ba:	4603      	mov	r3, r0
 80028bc:	71fb      	strb	r3, [r7, #7]
	/* Data mode */
	HD44780_RS_HIGH;
 80028be:	4b0a      	ldr	r3, [pc, #40]	; (80028e8 <TM_HD44780_Data+0x34>)
 80028c0:	2204      	movs	r2, #4
 80028c2:	831a      	strh	r2, [r3, #24]
	
	/* High nibble */
	TM_HD44780_Cmd4bit(data >> 4);
 80028c4:	79fb      	ldrb	r3, [r7, #7]
 80028c6:	091b      	lsrs	r3, r3, #4
 80028c8:	b2db      	uxtb	r3, r3
 80028ca:	4618      	mov	r0, r3
 80028cc:	f000 f80e 	bl	80028ec <TM_HD44780_Cmd4bit>
	/* Low nibble */
	TM_HD44780_Cmd4bit(data & 0x0F);
 80028d0:	79fb      	ldrb	r3, [r7, #7]
 80028d2:	f003 030f 	and.w	r3, r3, #15
 80028d6:	b2db      	uxtb	r3, r3
 80028d8:	4618      	mov	r0, r3
 80028da:	f000 f807 	bl	80028ec <TM_HD44780_Cmd4bit>
}
 80028de:	bf00      	nop
 80028e0:	3708      	adds	r7, #8
 80028e2:	46bd      	mov	sp, r7
 80028e4:	bd80      	pop	{r7, pc}
 80028e6:	bf00      	nop
 80028e8:	40020400 	.word	0x40020400

080028ec <TM_HD44780_Cmd4bit>:

static void TM_HD44780_Cmd4bit(uint8_t cmd) {
 80028ec:	b580      	push	{r7, lr}
 80028ee:	b082      	sub	sp, #8
 80028f0:	af00      	add	r7, sp, #0
 80028f2:	4603      	mov	r3, r0
 80028f4:	71fb      	strb	r3, [r7, #7]
	/* Set output port */
	TM_GPIO_SetPinValue(HD44780_D7_PORT, HD44780_D7_PIN, (cmd & 0x08));
 80028f6:	79fb      	ldrb	r3, [r7, #7]
 80028f8:	f003 0308 	and.w	r3, r3, #8
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d004      	beq.n	800290a <TM_HD44780_Cmd4bit+0x1e>
 8002900:	4b21      	ldr	r3, [pc, #132]	; (8002988 <TM_HD44780_Cmd4bit+0x9c>)
 8002902:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002906:	831a      	strh	r2, [r3, #24]
 8002908:	e003      	b.n	8002912 <TM_HD44780_Cmd4bit+0x26>
 800290a:	4b1f      	ldr	r3, [pc, #124]	; (8002988 <TM_HD44780_Cmd4bit+0x9c>)
 800290c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002910:	835a      	strh	r2, [r3, #26]
	TM_GPIO_SetPinValue(HD44780_D6_PORT, HD44780_D6_PIN, (cmd & 0x04));
 8002912:	79fb      	ldrb	r3, [r7, #7]
 8002914:	f003 0304 	and.w	r3, r3, #4
 8002918:	2b00      	cmp	r3, #0
 800291a:	d004      	beq.n	8002926 <TM_HD44780_Cmd4bit+0x3a>
 800291c:	4b1a      	ldr	r3, [pc, #104]	; (8002988 <TM_HD44780_Cmd4bit+0x9c>)
 800291e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002922:	831a      	strh	r2, [r3, #24]
 8002924:	e003      	b.n	800292e <TM_HD44780_Cmd4bit+0x42>
 8002926:	4b18      	ldr	r3, [pc, #96]	; (8002988 <TM_HD44780_Cmd4bit+0x9c>)
 8002928:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800292c:	835a      	strh	r2, [r3, #26]
	TM_GPIO_SetPinValue(HD44780_D5_PORT, HD44780_D5_PIN, (cmd & 0x02));
 800292e:	79fb      	ldrb	r3, [r7, #7]
 8002930:	f003 0302 	and.w	r3, r3, #2
 8002934:	2b00      	cmp	r3, #0
 8002936:	d004      	beq.n	8002942 <TM_HD44780_Cmd4bit+0x56>
 8002938:	4b14      	ldr	r3, [pc, #80]	; (800298c <TM_HD44780_Cmd4bit+0xa0>)
 800293a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800293e:	831a      	strh	r2, [r3, #24]
 8002940:	e003      	b.n	800294a <TM_HD44780_Cmd4bit+0x5e>
 8002942:	4b12      	ldr	r3, [pc, #72]	; (800298c <TM_HD44780_Cmd4bit+0xa0>)
 8002944:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002948:	835a      	strh	r2, [r3, #26]
	TM_GPIO_SetPinValue(HD44780_D4_PORT, HD44780_D4_PIN, (cmd & 0x01));
 800294a:	79fb      	ldrb	r3, [r7, #7]
 800294c:	f003 0301 	and.w	r3, r3, #1
 8002950:	2b00      	cmp	r3, #0
 8002952:	d004      	beq.n	800295e <TM_HD44780_Cmd4bit+0x72>
 8002954:	4b0d      	ldr	r3, [pc, #52]	; (800298c <TM_HD44780_Cmd4bit+0xa0>)
 8002956:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800295a:	831a      	strh	r2, [r3, #24]
 800295c:	e003      	b.n	8002966 <TM_HD44780_Cmd4bit+0x7a>
 800295e:	4b0b      	ldr	r3, [pc, #44]	; (800298c <TM_HD44780_Cmd4bit+0xa0>)
 8002960:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002964:	835a      	strh	r2, [r3, #26]
	HD44780_E_BLINK;
 8002966:	4b08      	ldr	r3, [pc, #32]	; (8002988 <TM_HD44780_Cmd4bit+0x9c>)
 8002968:	2280      	movs	r2, #128	; 0x80
 800296a:	831a      	strh	r2, [r3, #24]
 800296c:	2014      	movs	r0, #20
 800296e:	f7ff fe71 	bl	8002654 <Delay>
 8002972:	4b05      	ldr	r3, [pc, #20]	; (8002988 <TM_HD44780_Cmd4bit+0x9c>)
 8002974:	2280      	movs	r2, #128	; 0x80
 8002976:	835a      	strh	r2, [r3, #26]
 8002978:	2014      	movs	r0, #20
 800297a:	f7ff fe6b 	bl	8002654 <Delay>
}
 800297e:	bf00      	nop
 8002980:	3708      	adds	r7, #8
 8002982:	46bd      	mov	sp, r7
 8002984:	bd80      	pop	{r7, pc}
 8002986:	bf00      	nop
 8002988:	40020400 	.word	0x40020400
 800298c:	40020800 	.word	0x40020800

08002990 <TM_HD44780_CursorSet>:

static void TM_HD44780_CursorSet(uint8_t col, uint8_t row) {
 8002990:	b580      	push	{r7, lr}
 8002992:	b084      	sub	sp, #16
 8002994:	af00      	add	r7, sp, #0
 8002996:	4603      	mov	r3, r0
 8002998:	460a      	mov	r2, r1
 800299a:	71fb      	strb	r3, [r7, #7]
 800299c:	4613      	mov	r3, r2
 800299e:	71bb      	strb	r3, [r7, #6]
	uint8_t row_offsets[] = {0x00, 0x40, 0x14, 0x54};
 80029a0:	4b12      	ldr	r3, [pc, #72]	; (80029ec <TM_HD44780_CursorSet+0x5c>)
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	60fb      	str	r3, [r7, #12]
	
	/* Go to beginning */
	if (row >= HD44780_Opts.Rows) {
 80029a6:	4b12      	ldr	r3, [pc, #72]	; (80029f0 <TM_HD44780_CursorSet+0x60>)
 80029a8:	78db      	ldrb	r3, [r3, #3]
 80029aa:	79ba      	ldrb	r2, [r7, #6]
 80029ac:	429a      	cmp	r2, r3
 80029ae:	d301      	bcc.n	80029b4 <TM_HD44780_CursorSet+0x24>
		row = 0;
 80029b0:	2300      	movs	r3, #0
 80029b2:	71bb      	strb	r3, [r7, #6]
	}
	
	/* Set current column and row */
	HD44780_Opts.currentX = col;
 80029b4:	4a0e      	ldr	r2, [pc, #56]	; (80029f0 <TM_HD44780_CursorSet+0x60>)
 80029b6:	79fb      	ldrb	r3, [r7, #7]
 80029b8:	7153      	strb	r3, [r2, #5]
	HD44780_Opts.currentY = row;
 80029ba:	4a0d      	ldr	r2, [pc, #52]	; (80029f0 <TM_HD44780_CursorSet+0x60>)
 80029bc:	79bb      	ldrb	r3, [r7, #6]
 80029be:	7193      	strb	r3, [r2, #6]
	
	/* Set location address */
	TM_HD44780_Cmd(HD44780_SETDDRAMADDR | (col + row_offsets[row]));
 80029c0:	79bb      	ldrb	r3, [r7, #6]
 80029c2:	f107 0210 	add.w	r2, r7, #16
 80029c6:	4413      	add	r3, r2
 80029c8:	f813 2c04 	ldrb.w	r2, [r3, #-4]
 80029cc:	79fb      	ldrb	r3, [r7, #7]
 80029ce:	4413      	add	r3, r2
 80029d0:	b2db      	uxtb	r3, r3
 80029d2:	b25b      	sxtb	r3, r3
 80029d4:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80029d8:	b25b      	sxtb	r3, r3
 80029da:	b2db      	uxtb	r3, r3
 80029dc:	4618      	mov	r0, r3
 80029de:	f7ff ff4d 	bl	800287c <TM_HD44780_Cmd>
}
 80029e2:	bf00      	nop
 80029e4:	3710      	adds	r7, #16
 80029e6:	46bd      	mov	sp, r7
 80029e8:	bd80      	pop	{r7, pc}
 80029ea:	bf00      	nop
 80029ec:	08002b18 	.word	0x08002b18
 80029f0:	2000007c 	.word	0x2000007c

080029f4 <TM_HD44780_InitPins>:

static void TM_HD44780_InitPins(void) {
 80029f4:	b580      	push	{r7, lr}
 80029f6:	b082      	sub	sp, #8
 80029f8:	af02      	add	r7, sp, #8
	/* Init all pins */
	TM_GPIO_Init(HD44780_RS_PORT, HD44780_RS_PIN, TM_GPIO_Mode_OUT, TM_GPIO_OType_PP, TM_GPIO_PuPd_NOPULL, TM_GPIO_Speed_Low);
 80029fa:	2300      	movs	r3, #0
 80029fc:	9301      	str	r3, [sp, #4]
 80029fe:	2300      	movs	r3, #0
 8002a00:	9300      	str	r3, [sp, #0]
 8002a02:	2300      	movs	r3, #0
 8002a04:	2201      	movs	r2, #1
 8002a06:	2104      	movs	r1, #4
 8002a08:	4828      	ldr	r0, [pc, #160]	; (8002aac <TM_HD44780_InitPins+0xb8>)
 8002a0a:	f7ff fd51 	bl	80024b0 <TM_GPIO_Init>
	TM_GPIO_Init(HD44780_E_PORT, HD44780_E_PIN, TM_GPIO_Mode_OUT, TM_GPIO_OType_PP, TM_GPIO_PuPd_NOPULL, TM_GPIO_Speed_Low);
 8002a0e:	2300      	movs	r3, #0
 8002a10:	9301      	str	r3, [sp, #4]
 8002a12:	2300      	movs	r3, #0
 8002a14:	9300      	str	r3, [sp, #0]
 8002a16:	2300      	movs	r3, #0
 8002a18:	2201      	movs	r2, #1
 8002a1a:	2180      	movs	r1, #128	; 0x80
 8002a1c:	4823      	ldr	r0, [pc, #140]	; (8002aac <TM_HD44780_InitPins+0xb8>)
 8002a1e:	f7ff fd47 	bl	80024b0 <TM_GPIO_Init>
	TM_GPIO_Init(HD44780_D4_PORT, HD44780_D4_PIN, TM_GPIO_Mode_OUT, TM_GPIO_OType_PP, TM_GPIO_PuPd_NOPULL, TM_GPIO_Speed_Low);
 8002a22:	2300      	movs	r3, #0
 8002a24:	9301      	str	r3, [sp, #4]
 8002a26:	2300      	movs	r3, #0
 8002a28:	9300      	str	r3, [sp, #0]
 8002a2a:	2300      	movs	r3, #0
 8002a2c:	2201      	movs	r2, #1
 8002a2e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002a32:	481f      	ldr	r0, [pc, #124]	; (8002ab0 <TM_HD44780_InitPins+0xbc>)
 8002a34:	f7ff fd3c 	bl	80024b0 <TM_GPIO_Init>
	TM_GPIO_Init(HD44780_D5_PORT, HD44780_D5_PIN, TM_GPIO_Mode_OUT, TM_GPIO_OType_PP, TM_GPIO_PuPd_NOPULL, TM_GPIO_Speed_Low);
 8002a38:	2300      	movs	r3, #0
 8002a3a:	9301      	str	r3, [sp, #4]
 8002a3c:	2300      	movs	r3, #0
 8002a3e:	9300      	str	r3, [sp, #0]
 8002a40:	2300      	movs	r3, #0
 8002a42:	2201      	movs	r2, #1
 8002a44:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002a48:	4819      	ldr	r0, [pc, #100]	; (8002ab0 <TM_HD44780_InitPins+0xbc>)
 8002a4a:	f7ff fd31 	bl	80024b0 <TM_GPIO_Init>
	TM_GPIO_Init(HD44780_D6_PORT, HD44780_D6_PIN, TM_GPIO_Mode_OUT, TM_GPIO_OType_PP, TM_GPIO_PuPd_NOPULL, TM_GPIO_Speed_Low);
 8002a4e:	2300      	movs	r3, #0
 8002a50:	9301      	str	r3, [sp, #4]
 8002a52:	2300      	movs	r3, #0
 8002a54:	9300      	str	r3, [sp, #0]
 8002a56:	2300      	movs	r3, #0
 8002a58:	2201      	movs	r2, #1
 8002a5a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002a5e:	4813      	ldr	r0, [pc, #76]	; (8002aac <TM_HD44780_InitPins+0xb8>)
 8002a60:	f7ff fd26 	bl	80024b0 <TM_GPIO_Init>
	TM_GPIO_Init(HD44780_D7_PORT, HD44780_D7_PIN, TM_GPIO_Mode_OUT, TM_GPIO_OType_PP, TM_GPIO_PuPd_NOPULL, TM_GPIO_Speed_Low);
 8002a64:	2300      	movs	r3, #0
 8002a66:	9301      	str	r3, [sp, #4]
 8002a68:	2300      	movs	r3, #0
 8002a6a:	9300      	str	r3, [sp, #0]
 8002a6c:	2300      	movs	r3, #0
 8002a6e:	2201      	movs	r2, #1
 8002a70:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002a74:	480d      	ldr	r0, [pc, #52]	; (8002aac <TM_HD44780_InitPins+0xb8>)
 8002a76:	f7ff fd1b 	bl	80024b0 <TM_GPIO_Init>
	
	/* Set pins low */
	TM_GPIO_SetPinLow(HD44780_RS_PORT, HD44780_RS_PIN);
 8002a7a:	4b0c      	ldr	r3, [pc, #48]	; (8002aac <TM_HD44780_InitPins+0xb8>)
 8002a7c:	2204      	movs	r2, #4
 8002a7e:	835a      	strh	r2, [r3, #26]
	TM_GPIO_SetPinLow(HD44780_E_PORT, HD44780_E_PIN);
 8002a80:	4b0a      	ldr	r3, [pc, #40]	; (8002aac <TM_HD44780_InitPins+0xb8>)
 8002a82:	2280      	movs	r2, #128	; 0x80
 8002a84:	835a      	strh	r2, [r3, #26]
	TM_GPIO_SetPinLow(HD44780_D4_PORT, HD44780_D4_PIN);
 8002a86:	4b0a      	ldr	r3, [pc, #40]	; (8002ab0 <TM_HD44780_InitPins+0xbc>)
 8002a88:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002a8c:	835a      	strh	r2, [r3, #26]
	TM_GPIO_SetPinLow(HD44780_D5_PORT, HD44780_D5_PIN);
 8002a8e:	4b08      	ldr	r3, [pc, #32]	; (8002ab0 <TM_HD44780_InitPins+0xbc>)
 8002a90:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002a94:	835a      	strh	r2, [r3, #26]
	TM_GPIO_SetPinLow(HD44780_D6_PORT, HD44780_D6_PIN);
 8002a96:	4b05      	ldr	r3, [pc, #20]	; (8002aac <TM_HD44780_InitPins+0xb8>)
 8002a98:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002a9c:	835a      	strh	r2, [r3, #26]
	TM_GPIO_SetPinLow(HD44780_D7_PORT, HD44780_D7_PIN);
 8002a9e:	4b03      	ldr	r3, [pc, #12]	; (8002aac <TM_HD44780_InitPins+0xb8>)
 8002aa0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002aa4:	835a      	strh	r2, [r3, #26]
}
 8002aa6:	bf00      	nop
 8002aa8:	46bd      	mov	sp, r7
 8002aaa:	bd80      	pop	{r7, pc}
 8002aac:	40020400 	.word	0x40020400
 8002ab0:	40020800 	.word	0x40020800

08002ab4 <__libc_init_array>:
 8002ab4:	b570      	push	{r4, r5, r6, lr}
 8002ab6:	4e0d      	ldr	r6, [pc, #52]	; (8002aec <__libc_init_array+0x38>)
 8002ab8:	4c0d      	ldr	r4, [pc, #52]	; (8002af0 <__libc_init_array+0x3c>)
 8002aba:	1ba4      	subs	r4, r4, r6
 8002abc:	10a4      	asrs	r4, r4, #2
 8002abe:	2500      	movs	r5, #0
 8002ac0:	42a5      	cmp	r5, r4
 8002ac2:	d109      	bne.n	8002ad8 <__libc_init_array+0x24>
 8002ac4:	4e0b      	ldr	r6, [pc, #44]	; (8002af4 <__libc_init_array+0x40>)
 8002ac6:	4c0c      	ldr	r4, [pc, #48]	; (8002af8 <__libc_init_array+0x44>)
 8002ac8:	f000 f828 	bl	8002b1c <_init>
 8002acc:	1ba4      	subs	r4, r4, r6
 8002ace:	10a4      	asrs	r4, r4, #2
 8002ad0:	2500      	movs	r5, #0
 8002ad2:	42a5      	cmp	r5, r4
 8002ad4:	d105      	bne.n	8002ae2 <__libc_init_array+0x2e>
 8002ad6:	bd70      	pop	{r4, r5, r6, pc}
 8002ad8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002adc:	4798      	blx	r3
 8002ade:	3501      	adds	r5, #1
 8002ae0:	e7ee      	b.n	8002ac0 <__libc_init_array+0xc>
 8002ae2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002ae6:	4798      	blx	r3
 8002ae8:	3501      	adds	r5, #1
 8002aea:	e7f2      	b.n	8002ad2 <__libc_init_array+0x1e>
 8002aec:	08002b34 	.word	0x08002b34
 8002af0:	08002b34 	.word	0x08002b34
 8002af4:	08002b34 	.word	0x08002b34
 8002af8:	08002b38 	.word	0x08002b38
 8002afc:	00006425 	.word	0x00006425
 8002b00:	42464446 	.word	0x42464446
 8002b04:	00000000 	.word	0x00000000
 8002b08:	20202020 	.word	0x20202020
 8002b0c:	00002020 	.word	0x00002020
 8002b10:	42464446 	.word	0x42464446
 8002b14:	00000000 	.word	0x00000000
 8002b18:	54144000 	.word	0x54144000

08002b1c <_init>:
 8002b1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002b1e:	bf00      	nop
 8002b20:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002b22:	bc08      	pop	{r3}
 8002b24:	469e      	mov	lr, r3
 8002b26:	4770      	bx	lr

08002b28 <_fini>:
 8002b28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002b2a:	bf00      	nop
 8002b2c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002b2e:	bc08      	pop	{r3}
 8002b30:	469e      	mov	lr, r3
 8002b32:	4770      	bx	lr
