{
  "module_name": "vlv_dsi_regs.h",
  "hash_id": "e792a4deedb49c2224739ae0acec8c1b3c6966ff9f6dce1a7b4d658047fc6eae",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/i915/display/vlv_dsi_regs.h",
  "human_readable_source": " \n \n\n#ifndef __VLV_DSI_REGS_H__\n#define __VLV_DSI_REGS_H__\n\n#include \"intel_display_reg_defs.h\"\n\n#define VLV_MIPI_BASE\t\t\tVLV_DISPLAY_BASE\n#define BXT_MIPI_BASE\t\t\t0x60000\n\n#define _MIPI_MMIO_BASE(__i915) ((__i915)->display.dsi.mmio_base)\n\n#define _MIPI_PORT(port, a, c)\t(((port) == PORT_A) ? a : c)\t \n#define _MMIO_MIPI(port, a, c)\t_MMIO(_MIPI_PORT(port, a, c))\n\n \n#define  _BXT_MIPIA_TRANS_HACTIVE\t\t\t0x6B0F8\n#define  _BXT_MIPIC_TRANS_HACTIVE\t\t\t0x6B8F8\n#define  BXT_MIPI_TRANS_HACTIVE(tc)\t_MMIO_MIPI(tc, \\\n\t\t_BXT_MIPIA_TRANS_HACTIVE, _BXT_MIPIC_TRANS_HACTIVE)\n\n#define  _BXT_MIPIA_TRANS_VACTIVE\t\t\t0x6B0FC\n#define  _BXT_MIPIC_TRANS_VACTIVE\t\t\t0x6B8FC\n#define  BXT_MIPI_TRANS_VACTIVE(tc)\t_MMIO_MIPI(tc, \\\n\t\t_BXT_MIPIA_TRANS_VACTIVE, _BXT_MIPIC_TRANS_VACTIVE)\n\n#define  _BXT_MIPIA_TRANS_VTOTAL\t\t\t0x6B100\n#define  _BXT_MIPIC_TRANS_VTOTAL\t\t\t0x6B900\n#define  BXT_MIPI_TRANS_VTOTAL(tc)\t_MMIO_MIPI(tc, \\\n\t\t_BXT_MIPIA_TRANS_VTOTAL, _BXT_MIPIC_TRANS_VTOTAL)\n\n#define BXT_P_DSI_REGULATOR_CFG\t\t\t_MMIO(0x160020)\n#define  STAP_SELECT\t\t\t\t\t(1 << 0)\n\n#define BXT_P_DSI_REGULATOR_TX_CTRL\t\t_MMIO(0x160054)\n#define  HS_IO_CTRL_SELECT\t\t\t\t(1 << 0)\n\n#define _MIPIA_PORT_CTRL\t\t\t(VLV_DISPLAY_BASE + 0x61190)\n#define _MIPIC_PORT_CTRL\t\t\t(VLV_DISPLAY_BASE + 0x61700)\n#define MIPI_PORT_CTRL(port)\t_MMIO_MIPI(port, _MIPIA_PORT_CTRL, _MIPIC_PORT_CTRL)\n\n  \n#define _BXT_MIPIA_PORT_CTRL\t\t\t\t0x6B0C0\n#define _BXT_MIPIC_PORT_CTRL\t\t\t\t0x6B8C0\n#define BXT_MIPI_PORT_CTRL(tc)\t_MMIO_MIPI(tc, _BXT_MIPIA_PORT_CTRL, _BXT_MIPIC_PORT_CTRL)\n\n#define  DPI_ENABLE\t\t\t\t\t(1 << 31)  \n#define  MIPIA_MIPI4DPHY_DELAY_COUNT_SHIFT\t\t27\n#define  MIPIA_MIPI4DPHY_DELAY_COUNT_MASK\t\t(0xf << 27)\n#define  DUAL_LINK_MODE_SHIFT\t\t\t\t26\n#define  DUAL_LINK_MODE_MASK\t\t\t\t(1 << 26)\n#define  DUAL_LINK_MODE_FRONT_BACK\t\t\t(0 << 26)\n#define  DUAL_LINK_MODE_PIXEL_ALTERNATIVE\t\t(1 << 26)\n#define  DITHERING_ENABLE\t\t\t\t(1 << 25)  \n#define  FLOPPED_HSTX\t\t\t\t\t(1 << 23)\n#define  DE_INVERT\t\t\t\t\t(1 << 19)  \n#define  MIPIA_FLISDSI_DELAY_COUNT_SHIFT\t\t18\n#define  MIPIA_FLISDSI_DELAY_COUNT_MASK\t\t\t(0xf << 18)\n#define  AFE_LATCHOUT\t\t\t\t\t(1 << 17)\n#define  LP_OUTPUT_HOLD\t\t\t\t\t(1 << 16)\n#define  MIPIC_FLISDSI_DELAY_COUNT_HIGH_SHIFT\t\t15\n#define  MIPIC_FLISDSI_DELAY_COUNT_HIGH_MASK\t\t(1 << 15)\n#define  MIPIC_MIPI4DPHY_DELAY_COUNT_SHIFT\t\t11\n#define  MIPIC_MIPI4DPHY_DELAY_COUNT_MASK\t\t(0xf << 11)\n#define  CSB_SHIFT\t\t\t\t\t9\n#define  CSB_MASK\t\t\t\t\t(3 << 9)\n#define  CSB_20MHZ\t\t\t\t\t(0 << 9)\n#define  CSB_10MHZ\t\t\t\t\t(1 << 9)\n#define  CSB_40MHZ\t\t\t\t\t(2 << 9)\n#define  BANDGAP_MASK\t\t\t\t\t(1 << 8)\n#define  BANDGAP_PNW_CIRCUIT\t\t\t\t(0 << 8)\n#define  BANDGAP_LNC_CIRCUIT\t\t\t\t(1 << 8)\n#define  MIPIC_FLISDSI_DELAY_COUNT_LOW_SHIFT\t\t5\n#define  MIPIC_FLISDSI_DELAY_COUNT_LOW_MASK\t\t(7 << 5)\n#define  TEARING_EFFECT_DELAY\t\t\t\t(1 << 4)  \n#define  TEARING_EFFECT_SHIFT\t\t\t\t2  \n#define  TEARING_EFFECT_MASK\t\t\t\t(3 << 2)\n#define  TEARING_EFFECT_OFF\t\t\t\t(0 << 2)\n#define  TEARING_EFFECT_DSI\t\t\t\t(1 << 2)\n#define  TEARING_EFFECT_GPIO\t\t\t\t(2 << 2)\n#define  LANE_CONFIGURATION_SHIFT\t\t\t0\n#define  LANE_CONFIGURATION_MASK\t\t\t(3 << 0)\n#define  LANE_CONFIGURATION_4LANE\t\t\t(0 << 0)\n#define  LANE_CONFIGURATION_DUAL_LINK_A\t\t\t(1 << 0)\n#define  LANE_CONFIGURATION_DUAL_LINK_B\t\t\t(2 << 0)\n\n#define _MIPIA_TEARING_CTRL\t\t\t(VLV_DISPLAY_BASE + 0x61194)\n#define _MIPIC_TEARING_CTRL\t\t\t(VLV_DISPLAY_BASE + 0x61704)\n#define MIPI_TEARING_CTRL(port)\t\t\t_MMIO_MIPI(port, _MIPIA_TEARING_CTRL, _MIPIC_TEARING_CTRL)\n#define  TEARING_EFFECT_DELAY_SHIFT\t\t\t0\n#define  TEARING_EFFECT_DELAY_MASK\t\t\t(0xffff << 0)\n\n \n#define _MIPIA_AUTOPWG\t\t\t(VLV_DISPLAY_BASE + 0x611a0)\n\n \n\n#define _MIPIA_DEVICE_READY\t\t(_MIPI_MMIO_BASE(dev_priv) + 0xb000)\n#define _MIPIC_DEVICE_READY\t\t(_MIPI_MMIO_BASE(dev_priv) + 0xb800)\n#define MIPI_DEVICE_READY(port)\t\t_MMIO_MIPI(port, _MIPIA_DEVICE_READY, _MIPIC_DEVICE_READY)\n#define  BUS_POSSESSION\t\t\t\t\t(1 << 3)  \n#define  ULPS_STATE_MASK\t\t\t\t(3 << 1)\n#define  ULPS_STATE_ENTER\t\t\t\t(2 << 1)\n#define  ULPS_STATE_EXIT\t\t\t\t(1 << 1)\n#define  ULPS_STATE_NORMAL_OPERATION\t\t\t(0 << 1)\n#define  DEVICE_READY\t\t\t\t\t(1 << 0)\n\n#define _MIPIA_INTR_STAT\t\t(_MIPI_MMIO_BASE(dev_priv) + 0xb004)\n#define _MIPIC_INTR_STAT\t\t(_MIPI_MMIO_BASE(dev_priv) + 0xb804)\n#define MIPI_INTR_STAT(port)\t\t_MMIO_MIPI(port, _MIPIA_INTR_STAT, _MIPIC_INTR_STAT)\n#define _MIPIA_INTR_EN\t\t\t(_MIPI_MMIO_BASE(dev_priv) + 0xb008)\n#define _MIPIC_INTR_EN\t\t\t(_MIPI_MMIO_BASE(dev_priv) + 0xb808)\n#define MIPI_INTR_EN(port)\t\t_MMIO_MIPI(port, _MIPIA_INTR_EN, _MIPIC_INTR_EN)\n#define  TEARING_EFFECT\t\t\t\t\t(1 << 31)\n#define  SPL_PKT_SENT_INTERRUPT\t\t\t\t(1 << 30)\n#define  GEN_READ_DATA_AVAIL\t\t\t\t(1 << 29)\n#define  LP_GENERIC_WR_FIFO_FULL\t\t\t(1 << 28)\n#define  HS_GENERIC_WR_FIFO_FULL\t\t\t(1 << 27)\n#define  RX_PROT_VIOLATION\t\t\t\t(1 << 26)\n#define  RX_INVALID_TX_LENGTH\t\t\t\t(1 << 25)\n#define  ACK_WITH_NO_ERROR\t\t\t\t(1 << 24)\n#define  TURN_AROUND_ACK_TIMEOUT\t\t\t(1 << 23)\n#define  LP_RX_TIMEOUT\t\t\t\t\t(1 << 22)\n#define  HS_TX_TIMEOUT\t\t\t\t\t(1 << 21)\n#define  DPI_FIFO_UNDERRUN\t\t\t\t(1 << 20)\n#define  LOW_CONTENTION\t\t\t\t\t(1 << 19)\n#define  HIGH_CONTENTION\t\t\t\t(1 << 18)\n#define  TXDSI_VC_ID_INVALID\t\t\t\t(1 << 17)\n#define  TXDSI_DATA_TYPE_NOT_RECOGNISED\t\t\t(1 << 16)\n#define  TXCHECKSUM_ERROR\t\t\t\t(1 << 15)\n#define  TXECC_MULTIBIT_ERROR\t\t\t\t(1 << 14)\n#define  TXECC_SINGLE_BIT_ERROR\t\t\t\t(1 << 13)\n#define  TXFALSE_CONTROL_ERROR\t\t\t\t(1 << 12)\n#define  RXDSI_VC_ID_INVALID\t\t\t\t(1 << 11)\n#define  RXDSI_DATA_TYPE_NOT_REGOGNISED\t\t\t(1 << 10)\n#define  RXCHECKSUM_ERROR\t\t\t\t(1 << 9)\n#define  RXECC_MULTIBIT_ERROR\t\t\t\t(1 << 8)\n#define  RXECC_SINGLE_BIT_ERROR\t\t\t\t(1 << 7)\n#define  RXFALSE_CONTROL_ERROR\t\t\t\t(1 << 6)\n#define  RXHS_RECEIVE_TIMEOUT_ERROR\t\t\t(1 << 5)\n#define  RX_LP_TX_SYNC_ERROR\t\t\t\t(1 << 4)\n#define  RXEXCAPE_MODE_ENTRY_ERROR\t\t\t(1 << 3)\n#define  RXEOT_SYNC_ERROR\t\t\t\t(1 << 2)\n#define  RXSOT_SYNC_ERROR\t\t\t\t(1 << 1)\n#define  RXSOT_ERROR\t\t\t\t\t(1 << 0)\n\n#define _MIPIA_DSI_FUNC_PRG\t\t(_MIPI_MMIO_BASE(dev_priv) + 0xb00c)\n#define _MIPIC_DSI_FUNC_PRG\t\t(_MIPI_MMIO_BASE(dev_priv) + 0xb80c)\n#define MIPI_DSI_FUNC_PRG(port)\t\t_MMIO_MIPI(port, _MIPIA_DSI_FUNC_PRG, _MIPIC_DSI_FUNC_PRG)\n#define  CMD_MODE_DATA_WIDTH_MASK\t\t\t(7 << 13)\n#define  CMD_MODE_NOT_SUPPORTED\t\t\t\t(0 << 13)\n#define  CMD_MODE_DATA_WIDTH_16_BIT\t\t\t(1 << 13)\n#define  CMD_MODE_DATA_WIDTH_9_BIT\t\t\t(2 << 13)\n#define  CMD_MODE_DATA_WIDTH_8_BIT\t\t\t(3 << 13)\n#define  CMD_MODE_DATA_WIDTH_OPTION1\t\t\t(4 << 13)\n#define  CMD_MODE_DATA_WIDTH_OPTION2\t\t\t(5 << 13)\n#define  VID_MODE_FORMAT_MASK\t\t\t\t(0xf << 7)\n#define  VID_MODE_NOT_SUPPORTED\t\t\t\t(0 << 7)\n#define  VID_MODE_FORMAT_RGB565\t\t\t\t(1 << 7)\n#define  VID_MODE_FORMAT_RGB666_PACKED\t\t\t(2 << 7)\n#define  VID_MODE_FORMAT_RGB666\t\t\t\t(3 << 7)\n#define  VID_MODE_FORMAT_RGB888\t\t\t\t(4 << 7)\n#define  CMD_MODE_CHANNEL_NUMBER_SHIFT\t\t\t5\n#define  CMD_MODE_CHANNEL_NUMBER_MASK\t\t\t(3 << 5)\n#define  VID_MODE_CHANNEL_NUMBER_SHIFT\t\t\t3\n#define  VID_MODE_CHANNEL_NUMBER_MASK\t\t\t(3 << 3)\n#define  DATA_LANES_PRG_REG_SHIFT\t\t\t0\n#define  DATA_LANES_PRG_REG_MASK\t\t\t(7 << 0)\n\n#define _MIPIA_HS_TX_TIMEOUT\t\t(_MIPI_MMIO_BASE(dev_priv) + 0xb010)\n#define _MIPIC_HS_TX_TIMEOUT\t\t(_MIPI_MMIO_BASE(dev_priv) + 0xb810)\n#define MIPI_HS_TX_TIMEOUT(port)\t_MMIO_MIPI(port, _MIPIA_HS_TX_TIMEOUT, _MIPIC_HS_TX_TIMEOUT)\n#define  HIGH_SPEED_TX_TIMEOUT_COUNTER_MASK\t\t0xffffff\n\n#define _MIPIA_LP_RX_TIMEOUT\t\t(_MIPI_MMIO_BASE(dev_priv) + 0xb014)\n#define _MIPIC_LP_RX_TIMEOUT\t\t(_MIPI_MMIO_BASE(dev_priv) + 0xb814)\n#define MIPI_LP_RX_TIMEOUT(port)\t_MMIO_MIPI(port, _MIPIA_LP_RX_TIMEOUT, _MIPIC_LP_RX_TIMEOUT)\n#define  LOW_POWER_RX_TIMEOUT_COUNTER_MASK\t\t0xffffff\n\n#define _MIPIA_TURN_AROUND_TIMEOUT\t(_MIPI_MMIO_BASE(dev_priv) + 0xb018)\n#define _MIPIC_TURN_AROUND_TIMEOUT\t(_MIPI_MMIO_BASE(dev_priv) + 0xb818)\n#define MIPI_TURN_AROUND_TIMEOUT(port)\t_MMIO_MIPI(port, _MIPIA_TURN_AROUND_TIMEOUT, _MIPIC_TURN_AROUND_TIMEOUT)\n#define  TURN_AROUND_TIMEOUT_MASK\t\t\t0x3f\n\n#define _MIPIA_DEVICE_RESET_TIMER\t(_MIPI_MMIO_BASE(dev_priv) + 0xb01c)\n#define _MIPIC_DEVICE_RESET_TIMER\t(_MIPI_MMIO_BASE(dev_priv) + 0xb81c)\n#define MIPI_DEVICE_RESET_TIMER(port)\t_MMIO_MIPI(port, _MIPIA_DEVICE_RESET_TIMER, _MIPIC_DEVICE_RESET_TIMER)\n#define  DEVICE_RESET_TIMER_MASK\t\t\t0xffff\n\n#define _MIPIA_DPI_RESOLUTION\t\t(_MIPI_MMIO_BASE(dev_priv) + 0xb020)\n#define _MIPIC_DPI_RESOLUTION\t\t(_MIPI_MMIO_BASE(dev_priv) + 0xb820)\n#define MIPI_DPI_RESOLUTION(port)\t_MMIO_MIPI(port, _MIPIA_DPI_RESOLUTION, _MIPIC_DPI_RESOLUTION)\n#define  VERTICAL_ADDRESS_SHIFT\t\t\t\t16\n#define  VERTICAL_ADDRESS_MASK\t\t\t\t(0xffff << 16)\n#define  HORIZONTAL_ADDRESS_SHIFT\t\t\t0\n#define  HORIZONTAL_ADDRESS_MASK\t\t\t0xffff\n\n#define _MIPIA_DBI_FIFO_THROTTLE\t(_MIPI_MMIO_BASE(dev_priv) + 0xb024)\n#define _MIPIC_DBI_FIFO_THROTTLE\t(_MIPI_MMIO_BASE(dev_priv) + 0xb824)\n#define MIPI_DBI_FIFO_THROTTLE(port)\t_MMIO_MIPI(port, _MIPIA_DBI_FIFO_THROTTLE, _MIPIC_DBI_FIFO_THROTTLE)\n#define  DBI_FIFO_EMPTY_HALF\t\t\t\t(0 << 0)\n#define  DBI_FIFO_EMPTY_QUARTER\t\t\t\t(1 << 0)\n#define  DBI_FIFO_EMPTY_7_LOCATIONS\t\t\t(2 << 0)\n\n \n#define _MIPIA_HSYNC_PADDING_COUNT\t(_MIPI_MMIO_BASE(dev_priv) + 0xb028)\n#define _MIPIC_HSYNC_PADDING_COUNT\t(_MIPI_MMIO_BASE(dev_priv) + 0xb828)\n#define MIPI_HSYNC_PADDING_COUNT(port)\t_MMIO_MIPI(port, _MIPIA_HSYNC_PADDING_COUNT, _MIPIC_HSYNC_PADDING_COUNT)\n\n#define _MIPIA_HBP_COUNT\t\t(_MIPI_MMIO_BASE(dev_priv) + 0xb02c)\n#define _MIPIC_HBP_COUNT\t\t(_MIPI_MMIO_BASE(dev_priv) + 0xb82c)\n#define MIPI_HBP_COUNT(port)\t\t_MMIO_MIPI(port, _MIPIA_HBP_COUNT, _MIPIC_HBP_COUNT)\n\n#define _MIPIA_HFP_COUNT\t\t(_MIPI_MMIO_BASE(dev_priv) + 0xb030)\n#define _MIPIC_HFP_COUNT\t\t(_MIPI_MMIO_BASE(dev_priv) + 0xb830)\n#define MIPI_HFP_COUNT(port)\t\t_MMIO_MIPI(port, _MIPIA_HFP_COUNT, _MIPIC_HFP_COUNT)\n\n#define _MIPIA_HACTIVE_AREA_COUNT\t(_MIPI_MMIO_BASE(dev_priv) + 0xb034)\n#define _MIPIC_HACTIVE_AREA_COUNT\t(_MIPI_MMIO_BASE(dev_priv) + 0xb834)\n#define MIPI_HACTIVE_AREA_COUNT(port)\t_MMIO_MIPI(port, _MIPIA_HACTIVE_AREA_COUNT, _MIPIC_HACTIVE_AREA_COUNT)\n\n#define _MIPIA_VSYNC_PADDING_COUNT\t(_MIPI_MMIO_BASE(dev_priv) + 0xb038)\n#define _MIPIC_VSYNC_PADDING_COUNT\t(_MIPI_MMIO_BASE(dev_priv) + 0xb838)\n#define MIPI_VSYNC_PADDING_COUNT(port)\t_MMIO_MIPI(port, _MIPIA_VSYNC_PADDING_COUNT, _MIPIC_VSYNC_PADDING_COUNT)\n\n#define _MIPIA_VBP_COUNT\t\t(_MIPI_MMIO_BASE(dev_priv) + 0xb03c)\n#define _MIPIC_VBP_COUNT\t\t(_MIPI_MMIO_BASE(dev_priv) + 0xb83c)\n#define MIPI_VBP_COUNT(port)\t\t_MMIO_MIPI(port, _MIPIA_VBP_COUNT, _MIPIC_VBP_COUNT)\n\n#define _MIPIA_VFP_COUNT\t\t(_MIPI_MMIO_BASE(dev_priv) + 0xb040)\n#define _MIPIC_VFP_COUNT\t\t(_MIPI_MMIO_BASE(dev_priv) + 0xb840)\n#define MIPI_VFP_COUNT(port)\t\t_MMIO_MIPI(port, _MIPIA_VFP_COUNT, _MIPIC_VFP_COUNT)\n\n#define _MIPIA_HIGH_LOW_SWITCH_COUNT\t(_MIPI_MMIO_BASE(dev_priv) + 0xb044)\n#define _MIPIC_HIGH_LOW_SWITCH_COUNT\t(_MIPI_MMIO_BASE(dev_priv) + 0xb844)\n#define MIPI_HIGH_LOW_SWITCH_COUNT(port)\t_MMIO_MIPI(port,\t_MIPIA_HIGH_LOW_SWITCH_COUNT, _MIPIC_HIGH_LOW_SWITCH_COUNT)\n\n#define _MIPIA_DPI_CONTROL\t\t(_MIPI_MMIO_BASE(dev_priv) + 0xb048)\n#define _MIPIC_DPI_CONTROL\t\t(_MIPI_MMIO_BASE(dev_priv) + 0xb848)\n#define MIPI_DPI_CONTROL(port)\t\t_MMIO_MIPI(port, _MIPIA_DPI_CONTROL, _MIPIC_DPI_CONTROL)\n#define  DPI_LP_MODE\t\t\t\t\t(1 << 6)\n#define  BACKLIGHT_OFF\t\t\t\t\t(1 << 5)\n#define  BACKLIGHT_ON\t\t\t\t\t(1 << 4)\n#define  COLOR_MODE_OFF\t\t\t\t\t(1 << 3)\n#define  COLOR_MODE_ON\t\t\t\t\t(1 << 2)\n#define  TURN_ON\t\t\t\t\t(1 << 1)\n#define  SHUTDOWN\t\t\t\t\t(1 << 0)\n\n#define _MIPIA_DPI_DATA\t\t\t(_MIPI_MMIO_BASE(dev_priv) + 0xb04c)\n#define _MIPIC_DPI_DATA\t\t\t(_MIPI_MMIO_BASE(dev_priv) + 0xb84c)\n#define MIPI_DPI_DATA(port)\t\t_MMIO_MIPI(port, _MIPIA_DPI_DATA, _MIPIC_DPI_DATA)\n#define  COMMAND_BYTE_SHIFT\t\t\t\t0\n#define  COMMAND_BYTE_MASK\t\t\t\t(0x3f << 0)\n\n#define _MIPIA_INIT_COUNT\t\t(_MIPI_MMIO_BASE(dev_priv) + 0xb050)\n#define _MIPIC_INIT_COUNT\t\t(_MIPI_MMIO_BASE(dev_priv) + 0xb850)\n#define MIPI_INIT_COUNT(port)\t\t_MMIO_MIPI(port, _MIPIA_INIT_COUNT, _MIPIC_INIT_COUNT)\n#define  MASTER_INIT_TIMER_SHIFT\t\t\t0\n#define  MASTER_INIT_TIMER_MASK\t\t\t\t(0xffff << 0)\n\n#define _MIPIA_MAX_RETURN_PKT_SIZE\t(_MIPI_MMIO_BASE(dev_priv) + 0xb054)\n#define _MIPIC_MAX_RETURN_PKT_SIZE\t(_MIPI_MMIO_BASE(dev_priv) + 0xb854)\n#define MIPI_MAX_RETURN_PKT_SIZE(port)\t_MMIO_MIPI(port, \\\n\t\t\t_MIPIA_MAX_RETURN_PKT_SIZE, _MIPIC_MAX_RETURN_PKT_SIZE)\n#define  MAX_RETURN_PKT_SIZE_SHIFT\t\t\t0\n#define  MAX_RETURN_PKT_SIZE_MASK\t\t\t(0x3ff << 0)\n\n#define _MIPIA_VIDEO_MODE_FORMAT\t(_MIPI_MMIO_BASE(dev_priv) + 0xb058)\n#define _MIPIC_VIDEO_MODE_FORMAT\t(_MIPI_MMIO_BASE(dev_priv) + 0xb858)\n#define MIPI_VIDEO_MODE_FORMAT(port)\t_MMIO_MIPI(port, _MIPIA_VIDEO_MODE_FORMAT, _MIPIC_VIDEO_MODE_FORMAT)\n#define  RANDOM_DPI_DISPLAY_RESOLUTION\t\t\t(1 << 4)\n#define  DISABLE_VIDEO_BTA\t\t\t\t(1 << 3)\n#define  IP_TG_CONFIG\t\t\t\t\t(1 << 2)\n#define  VIDEO_MODE_NON_BURST_WITH_SYNC_PULSE\t\t(1 << 0)\n#define  VIDEO_MODE_NON_BURST_WITH_SYNC_EVENTS\t\t(2 << 0)\n#define  VIDEO_MODE_BURST\t\t\t\t(3 << 0)\n\n#define _MIPIA_EOT_DISABLE\t\t(_MIPI_MMIO_BASE(dev_priv) + 0xb05c)\n#define _MIPIC_EOT_DISABLE\t\t(_MIPI_MMIO_BASE(dev_priv) + 0xb85c)\n#define MIPI_EOT_DISABLE(port)\t\t_MMIO_MIPI(port, _MIPIA_EOT_DISABLE, _MIPIC_EOT_DISABLE)\n#define  BXT_DEFEATURE_DPI_FIFO_CTR\t\t\t(1 << 9)\n#define  BXT_DPHY_DEFEATURE_EN\t\t\t\t(1 << 8)\n#define  LP_RX_TIMEOUT_ERROR_RECOVERY_DISABLE\t\t(1 << 7)\n#define  HS_RX_TIMEOUT_ERROR_RECOVERY_DISABLE\t\t(1 << 6)\n#define  LOW_CONTENTION_RECOVERY_DISABLE\t\t(1 << 5)\n#define  HIGH_CONTENTION_RECOVERY_DISABLE\t\t(1 << 4)\n#define  TXDSI_TYPE_NOT_RECOGNISED_ERROR_RECOVERY_DISABLE (1 << 3)\n#define  TXECC_MULTIBIT_ERROR_RECOVERY_DISABLE\t\t(1 << 2)\n#define  CLOCKSTOP\t\t\t\t\t(1 << 1)\n#define  EOT_DISABLE\t\t\t\t\t(1 << 0)\n\n#define _MIPIA_LP_BYTECLK\t\t(_MIPI_MMIO_BASE(dev_priv) + 0xb060)\n#define _MIPIC_LP_BYTECLK\t\t(_MIPI_MMIO_BASE(dev_priv) + 0xb860)\n#define MIPI_LP_BYTECLK(port)\t\t_MMIO_MIPI(port, _MIPIA_LP_BYTECLK, _MIPIC_LP_BYTECLK)\n#define  LP_BYTECLK_SHIFT\t\t\t\t0\n#define  LP_BYTECLK_MASK\t\t\t\t(0xffff << 0)\n\n#define _MIPIA_TLPX_TIME_COUNT\t\t(_MIPI_MMIO_BASE(dev_priv) + 0xb0a4)\n#define _MIPIC_TLPX_TIME_COUNT\t\t(_MIPI_MMIO_BASE(dev_priv) + 0xb8a4)\n#define MIPI_TLPX_TIME_COUNT(port)\t _MMIO_MIPI(port, _MIPIA_TLPX_TIME_COUNT, _MIPIC_TLPX_TIME_COUNT)\n\n#define _MIPIA_CLK_LANE_TIMING\t\t(_MIPI_MMIO_BASE(dev_priv) + 0xb098)\n#define _MIPIC_CLK_LANE_TIMING\t\t(_MIPI_MMIO_BASE(dev_priv) + 0xb898)\n#define MIPI_CLK_LANE_TIMING(port)\t _MMIO_MIPI(port, _MIPIA_CLK_LANE_TIMING, _MIPIC_CLK_LANE_TIMING)\n\n \n#define _MIPIA_LP_GEN_DATA\t\t(_MIPI_MMIO_BASE(dev_priv) + 0xb064)\n#define _MIPIC_LP_GEN_DATA\t\t(_MIPI_MMIO_BASE(dev_priv) + 0xb864)\n#define MIPI_LP_GEN_DATA(port)\t\t_MMIO_MIPI(port, _MIPIA_LP_GEN_DATA, _MIPIC_LP_GEN_DATA)\n\n \n#define _MIPIA_HS_GEN_DATA\t\t(_MIPI_MMIO_BASE(dev_priv) + 0xb068)\n#define _MIPIC_HS_GEN_DATA\t\t(_MIPI_MMIO_BASE(dev_priv) + 0xb868)\n#define MIPI_HS_GEN_DATA(port)\t\t_MMIO_MIPI(port, _MIPIA_HS_GEN_DATA, _MIPIC_HS_GEN_DATA)\n\n#define _MIPIA_LP_GEN_CTRL\t\t(_MIPI_MMIO_BASE(dev_priv) + 0xb06c)\n#define _MIPIC_LP_GEN_CTRL\t\t(_MIPI_MMIO_BASE(dev_priv) + 0xb86c)\n#define MIPI_LP_GEN_CTRL(port)\t\t_MMIO_MIPI(port, _MIPIA_LP_GEN_CTRL, _MIPIC_LP_GEN_CTRL)\n#define _MIPIA_HS_GEN_CTRL\t\t(_MIPI_MMIO_BASE(dev_priv) + 0xb070)\n#define _MIPIC_HS_GEN_CTRL\t\t(_MIPI_MMIO_BASE(dev_priv) + 0xb870)\n#define MIPI_HS_GEN_CTRL(port)\t\t_MMIO_MIPI(port, _MIPIA_HS_GEN_CTRL, _MIPIC_HS_GEN_CTRL)\n#define  LONG_PACKET_WORD_COUNT_SHIFT\t\t\t8\n#define  LONG_PACKET_WORD_COUNT_MASK\t\t\t(0xffff << 8)\n#define  SHORT_PACKET_PARAM_SHIFT\t\t\t8\n#define  SHORT_PACKET_PARAM_MASK\t\t\t(0xffff << 8)\n#define  VIRTUAL_CHANNEL_SHIFT\t\t\t\t6\n#define  VIRTUAL_CHANNEL_MASK\t\t\t\t(3 << 6)\n#define  DATA_TYPE_SHIFT\t\t\t\t0\n#define  DATA_TYPE_MASK\t\t\t\t\t(0x3f << 0)\n \n\n#define _MIPIA_GEN_FIFO_STAT\t\t(_MIPI_MMIO_BASE(dev_priv) + 0xb074)\n#define _MIPIC_GEN_FIFO_STAT\t\t(_MIPI_MMIO_BASE(dev_priv) + 0xb874)\n#define MIPI_GEN_FIFO_STAT(port)\t_MMIO_MIPI(port, _MIPIA_GEN_FIFO_STAT, _MIPIC_GEN_FIFO_STAT)\n#define  DPI_FIFO_EMPTY\t\t\t\t\t(1 << 28)\n#define  DBI_FIFO_EMPTY\t\t\t\t\t(1 << 27)\n#define  LP_CTRL_FIFO_EMPTY\t\t\t\t(1 << 26)\n#define  LP_CTRL_FIFO_HALF_EMPTY\t\t\t(1 << 25)\n#define  LP_CTRL_FIFO_FULL\t\t\t\t(1 << 24)\n#define  HS_CTRL_FIFO_EMPTY\t\t\t\t(1 << 18)\n#define  HS_CTRL_FIFO_HALF_EMPTY\t\t\t(1 << 17)\n#define  HS_CTRL_FIFO_FULL\t\t\t\t(1 << 16)\n#define  LP_DATA_FIFO_EMPTY\t\t\t\t(1 << 10)\n#define  LP_DATA_FIFO_HALF_EMPTY\t\t\t(1 << 9)\n#define  LP_DATA_FIFO_FULL\t\t\t\t(1 << 8)\n#define  HS_DATA_FIFO_EMPTY\t\t\t\t(1 << 2)\n#define  HS_DATA_FIFO_HALF_EMPTY\t\t\t(1 << 1)\n#define  HS_DATA_FIFO_FULL\t\t\t\t(1 << 0)\n\n#define _MIPIA_HS_LS_DBI_ENABLE\t\t(_MIPI_MMIO_BASE(dev_priv) + 0xb078)\n#define _MIPIC_HS_LS_DBI_ENABLE\t\t(_MIPI_MMIO_BASE(dev_priv) + 0xb878)\n#define MIPI_HS_LP_DBI_ENABLE(port)\t_MMIO_MIPI(port, _MIPIA_HS_LS_DBI_ENABLE, _MIPIC_HS_LS_DBI_ENABLE)\n#define  DBI_HS_LP_MODE_MASK\t\t\t\t(1 << 0)\n#define  DBI_LP_MODE\t\t\t\t\t(1 << 0)\n#define  DBI_HS_MODE\t\t\t\t\t(0 << 0)\n\n#define _MIPIA_DPHY_PARAM\t\t(_MIPI_MMIO_BASE(dev_priv) + 0xb080)\n#define _MIPIC_DPHY_PARAM\t\t(_MIPI_MMIO_BASE(dev_priv) + 0xb880)\n#define MIPI_DPHY_PARAM(port)\t\t_MMIO_MIPI(port, _MIPIA_DPHY_PARAM, _MIPIC_DPHY_PARAM)\n#define  EXIT_ZERO_COUNT_SHIFT\t\t\t\t24\n#define  EXIT_ZERO_COUNT_MASK\t\t\t\t(0x3f << 24)\n#define  TRAIL_COUNT_SHIFT\t\t\t\t16\n#define  TRAIL_COUNT_MASK\t\t\t\t(0x1f << 16)\n#define  CLK_ZERO_COUNT_SHIFT\t\t\t\t8\n#define  CLK_ZERO_COUNT_MASK\t\t\t\t(0xff << 8)\n#define  PREPARE_COUNT_SHIFT\t\t\t\t0\n#define  PREPARE_COUNT_MASK\t\t\t\t(0x3f << 0)\n\n#define _MIPIA_DBI_BW_CTRL\t\t(_MIPI_MMIO_BASE(dev_priv) + 0xb084)\n#define _MIPIC_DBI_BW_CTRL\t\t(_MIPI_MMIO_BASE(dev_priv) + 0xb884)\n#define MIPI_DBI_BW_CTRL(port)\t\t_MMIO_MIPI(port, _MIPIA_DBI_BW_CTRL, _MIPIC_DBI_BW_CTRL)\n\n#define _MIPIA_CLK_LANE_SWITCH_TIME_CNT\t\t(_MIPI_MMIO_BASE(dev_priv) + 0xb088)\n#define _MIPIC_CLK_LANE_SWITCH_TIME_CNT\t\t(_MIPI_MMIO_BASE(dev_priv) + 0xb888)\n#define MIPI_CLK_LANE_SWITCH_TIME_CNT(port)\t_MMIO_MIPI(port, _MIPIA_CLK_LANE_SWITCH_TIME_CNT, _MIPIC_CLK_LANE_SWITCH_TIME_CNT)\n#define  LP_HS_SSW_CNT_SHIFT\t\t\t\t16\n#define  LP_HS_SSW_CNT_MASK\t\t\t\t(0xffff << 16)\n#define  HS_LP_PWR_SW_CNT_SHIFT\t\t\t\t0\n#define  HS_LP_PWR_SW_CNT_MASK\t\t\t\t(0xffff << 0)\n\n#define _MIPIA_STOP_STATE_STALL\t\t(_MIPI_MMIO_BASE(dev_priv) + 0xb08c)\n#define _MIPIC_STOP_STATE_STALL\t\t(_MIPI_MMIO_BASE(dev_priv) + 0xb88c)\n#define MIPI_STOP_STATE_STALL(port)\t_MMIO_MIPI(port, _MIPIA_STOP_STATE_STALL, _MIPIC_STOP_STATE_STALL)\n#define  STOP_STATE_STALL_COUNTER_SHIFT\t\t\t0\n#define  STOP_STATE_STALL_COUNTER_MASK\t\t\t(0xff << 0)\n\n#define _MIPIA_INTR_STAT_REG_1\t\t(_MIPI_MMIO_BASE(dev_priv) + 0xb090)\n#define _MIPIC_INTR_STAT_REG_1\t\t(_MIPI_MMIO_BASE(dev_priv) + 0xb890)\n#define MIPI_INTR_STAT_REG_1(port)\t_MMIO_MIPI(port, _MIPIA_INTR_STAT_REG_1, _MIPIC_INTR_STAT_REG_1)\n#define _MIPIA_INTR_EN_REG_1\t\t(_MIPI_MMIO_BASE(dev_priv) + 0xb094)\n#define _MIPIC_INTR_EN_REG_1\t\t(_MIPI_MMIO_BASE(dev_priv) + 0xb894)\n#define MIPI_INTR_EN_REG_1(port)\t_MMIO_MIPI(port, _MIPIA_INTR_EN_REG_1, _MIPIC_INTR_EN_REG_1)\n#define  RX_CONTENTION_DETECTED\t\t\t\t(1 << 0)\n\n \n#define MIPIA_DBI_TYPEC_CTRL\t\t(_MIPI_MMIO_BASE(dev_priv) + 0xb100)\n#define  DBI_TYPEC_ENABLE\t\t\t\t(1 << 31)\n#define  DBI_TYPEC_WIP\t\t\t\t\t(1 << 30)\n#define  DBI_TYPEC_OPTION_SHIFT\t\t\t\t28\n#define  DBI_TYPEC_OPTION_MASK\t\t\t\t(3 << 28)\n#define  DBI_TYPEC_FREQ_SHIFT\t\t\t\t24\n#define  DBI_TYPEC_FREQ_MASK\t\t\t\t(0xf << 24)\n#define  DBI_TYPEC_OVERRIDE\t\t\t\t(1 << 8)\n#define  DBI_TYPEC_OVERRIDE_COUNTER_SHIFT\t\t0\n#define  DBI_TYPEC_OVERRIDE_COUNTER_MASK\t\t(0xff << 0)\n\n \n\n#define _MIPIA_CTRL\t\t\t(_MIPI_MMIO_BASE(dev_priv) + 0xb104)\n#define _MIPIC_CTRL\t\t\t(_MIPI_MMIO_BASE(dev_priv) + 0xb904)\n#define MIPI_CTRL(port)\t\t\t_MMIO_MIPI(port, _MIPIA_CTRL, _MIPIC_CTRL)\n#define  ESCAPE_CLOCK_DIVIDER_SHIFT\t\t\t5  \n#define  ESCAPE_CLOCK_DIVIDER_MASK\t\t\t(3 << 5)\n#define  ESCAPE_CLOCK_DIVIDER_1\t\t\t\t(0 << 5)\n#define  ESCAPE_CLOCK_DIVIDER_2\t\t\t\t(1 << 5)\n#define  ESCAPE_CLOCK_DIVIDER_4\t\t\t\t(2 << 5)\n#define  READ_REQUEST_PRIORITY_SHIFT\t\t\t3\n#define  READ_REQUEST_PRIORITY_MASK\t\t\t(3 << 3)\n#define  READ_REQUEST_PRIORITY_LOW\t\t\t(0 << 3)\n#define  READ_REQUEST_PRIORITY_HIGH\t\t\t(3 << 3)\n#define  RGB_FLIP_TO_BGR\t\t\t\t(1 << 2)\n\n#define  BXT_PIPE_SELECT_SHIFT\t\t\t\t7\n#define  BXT_PIPE_SELECT_MASK\t\t\t\t(7 << 7)\n#define  BXT_PIPE_SELECT(pipe)\t\t\t\t((pipe) << 7)\n#define  GLK_PHY_STATUS_PORT_READY\t\t\t(1 << 31)  \n#define  GLK_ULPS_NOT_ACTIVE\t\t\t\t(1 << 30)  \n#define  GLK_MIPIIO_RESET_RELEASED\t\t\t(1 << 28)\n#define  GLK_CLOCK_LANE_STOP_STATE\t\t\t(1 << 27)  \n#define  GLK_DATA_LANE_STOP_STATE\t\t\t(1 << 26)  \n#define  GLK_LP_WAKE\t\t\t\t\t(1 << 22)\n#define  GLK_LP11_LOW_PWR_MODE\t\t\t\t(1 << 21)\n#define  GLK_LP00_LOW_PWR_MODE\t\t\t\t(1 << 20)\n#define  GLK_FIREWALL_ENABLE\t\t\t\t(1 << 16)\n#define  BXT_PIXEL_OVERLAP_CNT_MASK\t\t\t(0xf << 10)\n#define  BXT_PIXEL_OVERLAP_CNT_SHIFT\t\t\t10\n#define  BXT_DSC_ENABLE\t\t\t\t\t(1 << 3)\n#define  BXT_RGB_FLIP\t\t\t\t\t(1 << 2)\n#define  GLK_MIPIIO_PORT_POWERED\t\t\t(1 << 1)  \n#define  GLK_MIPIIO_ENABLE\t\t\t\t(1 << 0)\n\n#define _MIPIA_DATA_ADDRESS\t\t(_MIPI_MMIO_BASE(dev_priv) + 0xb108)\n#define _MIPIC_DATA_ADDRESS\t\t(_MIPI_MMIO_BASE(dev_priv) + 0xb908)\n#define MIPI_DATA_ADDRESS(port)\t\t_MMIO_MIPI(port, _MIPIA_DATA_ADDRESS, _MIPIC_DATA_ADDRESS)\n#define  DATA_MEM_ADDRESS_SHIFT\t\t\t\t5\n#define  DATA_MEM_ADDRESS_MASK\t\t\t\t(0x7ffffff << 5)\n#define  DATA_VALID\t\t\t\t\t(1 << 0)\n\n#define _MIPIA_DATA_LENGTH\t\t(_MIPI_MMIO_BASE(dev_priv) + 0xb10c)\n#define _MIPIC_DATA_LENGTH\t\t(_MIPI_MMIO_BASE(dev_priv) + 0xb90c)\n#define MIPI_DATA_LENGTH(port)\t\t_MMIO_MIPI(port, _MIPIA_DATA_LENGTH, _MIPIC_DATA_LENGTH)\n#define  DATA_LENGTH_SHIFT\t\t\t\t0\n#define  DATA_LENGTH_MASK\t\t\t\t(0xfffff << 0)\n\n#define _MIPIA_COMMAND_ADDRESS\t\t(_MIPI_MMIO_BASE(dev_priv) + 0xb110)\n#define _MIPIC_COMMAND_ADDRESS\t\t(_MIPI_MMIO_BASE(dev_priv) + 0xb910)\n#define MIPI_COMMAND_ADDRESS(port)\t_MMIO_MIPI(port, _MIPIA_COMMAND_ADDRESS, _MIPIC_COMMAND_ADDRESS)\n#define  COMMAND_MEM_ADDRESS_SHIFT\t\t\t5\n#define  COMMAND_MEM_ADDRESS_MASK\t\t\t(0x7ffffff << 5)\n#define  AUTO_PWG_ENABLE\t\t\t\t(1 << 2)\n#define  MEMORY_WRITE_DATA_FROM_PIPE_RENDERING\t\t(1 << 1)\n#define  COMMAND_VALID\t\t\t\t\t(1 << 0)\n\n#define _MIPIA_COMMAND_LENGTH\t\t(_MIPI_MMIO_BASE(dev_priv) + 0xb114)\n#define _MIPIC_COMMAND_LENGTH\t\t(_MIPI_MMIO_BASE(dev_priv) + 0xb914)\n#define MIPI_COMMAND_LENGTH(port)\t_MMIO_MIPI(port, _MIPIA_COMMAND_LENGTH, _MIPIC_COMMAND_LENGTH)\n#define  COMMAND_LENGTH_SHIFT(n)\t\t\t(8 * (n))  \n#define  COMMAND_LENGTH_MASK(n)\t\t\t\t(0xff << (8 * (n)))\n\n#define _MIPIA_READ_DATA_RETURN0\t(_MIPI_MMIO_BASE(dev_priv) + 0xb118)\n#define _MIPIC_READ_DATA_RETURN0\t(_MIPI_MMIO_BASE(dev_priv) + 0xb918)\n#define MIPI_READ_DATA_RETURN(port, n) _MMIO(_MIPI(port, _MIPIA_READ_DATA_RETURN0, _MIPIC_READ_DATA_RETURN0) + 4 * (n))  \n\n#define _MIPIA_READ_DATA_VALID\t\t(_MIPI_MMIO_BASE(dev_priv) + 0xb138)\n#define _MIPIC_READ_DATA_VALID\t\t(_MIPI_MMIO_BASE(dev_priv) + 0xb938)\n#define MIPI_READ_DATA_VALID(port)\t_MMIO_MIPI(port, _MIPIA_READ_DATA_VALID, _MIPIC_READ_DATA_VALID)\n#define  READ_DATA_VALID(n)\t\t\t\t(1 << (n))\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}