NDSearch.OnPrefixDataLoaded("clr",["Function"],[["clr_all_resp_okay",,[["axi_transaction",,,,0,"File:axi_vip_pkg.sv:axi_transaction.clr_all_resp_okay","SystemVerilogClass:axi_transaction:clr_all_resp_okay"]]],["clr_arready",,[["axi_vif_mem_proxy",,,,0,"File:axi_vip_pkg.sv:axi_vif_mem_proxy.clr_arready","SystemVerilogClass:axi_vif_mem_proxy:clr_arready"]]],["clr_arvalid",,[["axi_vif_mem_proxy",,,,0,"File:axi_vip_pkg.sv:axi_vif_mem_proxy.clr_arvalid","SystemVerilogClass:axi_vif_mem_proxy:clr_arvalid"]]],["clr_awready",,[["axi_vif_mem_proxy",,,,0,"File:axi_vip_pkg.sv:axi_vif_mem_proxy.clr_awready","SystemVerilogClass:axi_vif_mem_proxy:clr_awready"]]],["clr_awvalid",,[["axi_vif_mem_proxy",,,,0,"File:axi_vip_pkg.sv:axi_vif_mem_proxy.clr_awvalid","SystemVerilogClass:axi_vif_mem_proxy:clr_awvalid"]]],["clr_beat_index",,[["axi_transaction",,,,0,"File:axi_vip_pkg.sv:axi_transaction.clr_beat_index","SystemVerilogClass:axi_transaction:clr_beat_index"]]],["clr_bready",,[["axi_vif_mem_proxy",,,,0,"File:axi_vip_pkg.sv:axi_vif_mem_proxy.clr_bready","SystemVerilogClass:axi_vif_mem_proxy:clr_bready"]]],["clr_bvalid",,[["axi_vif_mem_proxy",,,,0,"File:axi_vip_pkg.sv:axi_vif_mem_proxy.clr_bvalid","SystemVerilogClass:axi_vif_mem_proxy:clr_bvalid"]]],["clr_data_array",,[["axi_transaction",,,,0,"File:axi_vip_pkg.sv:axi_transaction.clr_data_array","SystemVerilogClass:axi_transaction:clr_data_array"]]],["clr_driver_return_item",,[["axi4stream_transaction",,,,0,"File:axi4stream_vip_pkg.sv:axi4stream_transaction.clr_driver_return_item","SystemVerilogClass:axi4stream_transaction:clr_driver_return_item"]]],["clr_enable_xchecks",,[[,,,,0,"File:axi_vip_if.sv:clr_enable_xchecks"]]],["clr_enabled",,[["xil_analysis_port",,,,0,"File:axi_vip_pkg.sv:xil_analysis_port.clr_enabled","SystemVerilogClass:xil_analysis_port:clr_enabled"]]],["clr_exclude_resp_exokay",,[["axi_transaction",,,,0,"File:axi_vip_pkg.sv:axi_transaction.clr_exclude_resp_exokay","SystemVerilogClass:axi_transaction:clr_exclude_resp_exokay"]]],["clr_is_active",,[["xil_object",,,,0,"File:axi_vip_pkg.sv:xil_object.clr_is_active","SystemVerilogClass:xil_object:clr_is_active"]]],["clr_monitor_print_times",,[["axi_monitor_transaction",,,,0,"File:axi_vip_pkg.sv:axi_monitor_transaction.clr_monitor_print_times","SystemVerilogClass:axi_monitor_transaction:clr_monitor_print_times"],["axi4stream_monitor_transaction",,,,0,"File:axi4stream_vip_pkg.sv:axi4stream_monitor_transaction.clr_monitor_print_times","SystemVerilogClass:axi4stream_monitor_transaction:clr_monitor_print_times"]]],["clr_ready",,[["axi4stream_vif_proxy",,,,0,"File:axi4stream_vip_pkg.sv:axi4stream_vif_proxy.clr_ready","SystemVerilogClass:axi4stream_vif_proxy:clr_ready"]]],["clr_rready",,[["axi_vif_mem_proxy",,,,0,"File:axi_vip_pkg.sv:axi_vif_mem_proxy.clr_rready","SystemVerilogClass:axi_vif_mem_proxy:clr_rready"]]],["clr_rvalid",,[["axi_vif_mem_proxy",,,,0,"File:axi_vip_pkg.sv:axi_vif_mem_proxy.clr_rvalid","SystemVerilogClass:axi_vif_mem_proxy:clr_rvalid"]]],["clr_strb_array",,[["axi_transaction",,,,0,"File:axi_vip_pkg.sv:axi_transaction.clr_strb_array","SystemVerilogClass:axi_transaction:clr_strb_array"]]],["clr_supports_read",,[[,,,,0,"File:axi_vip_if.sv:clr_supports_read"]]],["clr_supports_write",,[[,,,,0,"File:axi_vip_if.sv:clr_supports_write"]]],["clr_use_variable_ranges",,[["axi_ready_gen",,,,0,"File:axi_vip_pkg.sv:axi_ready_gen.clr_use_variable_ranges","SystemVerilogClass:axi_ready_gen:clr_use_variable_ranges"]]],["clr_valid",,[["axi4stream_vif_proxy",,,,0,"File:axi4stream_vip_pkg.sv:axi4stream_vif_proxy.clr_valid","SystemVerilogClass:axi4stream_vif_proxy:clr_valid"]]],["clr_wready",,[["axi_vif_mem_proxy",,,,0,"File:axi_vip_pkg.sv:axi_vif_mem_proxy.clr_wready","SystemVerilogClass:axi_vif_mem_proxy:clr_wready"]]],["clr_wvalid",,[["axi_vif_mem_proxy",,,,0,"File:axi_vip_pkg.sv:axi_vif_mem_proxy.clr_wvalid","SystemVerilogClass:axi_vif_mem_proxy:clr_wvalid"]]],["clr_xilinx_no_strb_address_check",,[[,,,,0,"File:axi_vip_if.sv:clr_xilinx_no_strb_address_check"]]],["clr_xilinx_reset_check",,[[,,,,0,"File:axi_vip_if.sv:clr_xilinx_reset_check"]]],["clr_xilinx_slave_ready_check",,[[,,,,0,"File:axi_vip_if.sv:clr_xilinx_slave_ready_check"]]],["clr_xilinx_supports_narrow_burst_check",,[[,,,,0,"File:axi_vip_if.sv:clr_xilinx_supports_narrow_burst_check"]]],["clr_xilinx_supports_narrow_cache_check",,[[,,,,0,"File:axi_vip_if.sv:clr_xilinx_supports_narrow_cache_check"]]],["clr_xilinx_tkeep_check",,[[,,,,0,"File:axi4stream_vip_if.sv:clr_xilinx_tkeep_check"]]]]);