Timing Analyzer report for Sram_CIC
Thu Aug  8 17:11:48 2024
Quartus Prime Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'Sram_CIC_2:inst1|clk_int'
 13. Slow 1200mV 85C Model Setup: 'divisor:inst2|clk_int'
 14. Slow 1200mV 85C Model Setup: 'Clk_50'
 15. Slow 1200mV 85C Model Setup: 'Programador_controlador_block:inst5|controlador:inst|clk_int'
 16. Slow 1200mV 85C Model Setup: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'
 17. Slow 1200mV 85C Model Setup: 'Pix_clk'
 18. Slow 1200mV 85C Model Hold: 'Sram_CIC_2:inst1|clk_int'
 19. Slow 1200mV 85C Model Hold: 'Clk_50'
 20. Slow 1200mV 85C Model Hold: 'divisor:inst2|clk_int'
 21. Slow 1200mV 85C Model Hold: 'Programador_controlador_block:inst5|controlador:inst|clk_int'
 22. Slow 1200mV 85C Model Hold: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'
 23. Slow 1200mV 85C Model Hold: 'Pix_clk'
 24. Slow 1200mV 85C Model Recovery: 'Pix_clk'
 25. Slow 1200mV 85C Model Recovery: 'Sram_CIC_2:inst1|clk_int'
 26. Slow 1200mV 85C Model Recovery: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'
 27. Slow 1200mV 85C Model Recovery: 'Clk_50'
 28. Slow 1200mV 85C Model Recovery: 'Programador_controlador_block:inst5|controlador:inst|clk_int'
 29. Slow 1200mV 85C Model Removal: 'Programador_controlador_block:inst5|controlador:inst|clk_int'
 30. Slow 1200mV 85C Model Removal: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'
 31. Slow 1200mV 85C Model Removal: 'Clk_50'
 32. Slow 1200mV 85C Model Removal: 'Sram_CIC_2:inst1|clk_int'
 33. Slow 1200mV 85C Model Removal: 'Pix_clk'
 34. Slow 1200mV 85C Model Metastability Summary
 35. Slow 1200mV 0C Model Fmax Summary
 36. Slow 1200mV 0C Model Setup Summary
 37. Slow 1200mV 0C Model Hold Summary
 38. Slow 1200mV 0C Model Recovery Summary
 39. Slow 1200mV 0C Model Removal Summary
 40. Slow 1200mV 0C Model Minimum Pulse Width Summary
 41. Slow 1200mV 0C Model Setup: 'Sram_CIC_2:inst1|clk_int'
 42. Slow 1200mV 0C Model Setup: 'divisor:inst2|clk_int'
 43. Slow 1200mV 0C Model Setup: 'Clk_50'
 44. Slow 1200mV 0C Model Setup: 'Programador_controlador_block:inst5|controlador:inst|clk_int'
 45. Slow 1200mV 0C Model Setup: 'Pix_clk'
 46. Slow 1200mV 0C Model Setup: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'
 47. Slow 1200mV 0C Model Hold: 'Sram_CIC_2:inst1|clk_int'
 48. Slow 1200mV 0C Model Hold: 'Clk_50'
 49. Slow 1200mV 0C Model Hold: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'
 50. Slow 1200mV 0C Model Hold: 'divisor:inst2|clk_int'
 51. Slow 1200mV 0C Model Hold: 'Programador_controlador_block:inst5|controlador:inst|clk_int'
 52. Slow 1200mV 0C Model Hold: 'Pix_clk'
 53. Slow 1200mV 0C Model Recovery: 'Pix_clk'
 54. Slow 1200mV 0C Model Recovery: 'Sram_CIC_2:inst1|clk_int'
 55. Slow 1200mV 0C Model Recovery: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'
 56. Slow 1200mV 0C Model Recovery: 'Clk_50'
 57. Slow 1200mV 0C Model Recovery: 'Programador_controlador_block:inst5|controlador:inst|clk_int'
 58. Slow 1200mV 0C Model Removal: 'Programador_controlador_block:inst5|controlador:inst|clk_int'
 59. Slow 1200mV 0C Model Removal: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'
 60. Slow 1200mV 0C Model Removal: 'Clk_50'
 61. Slow 1200mV 0C Model Removal: 'Sram_CIC_2:inst1|clk_int'
 62. Slow 1200mV 0C Model Removal: 'Pix_clk'
 63. Slow 1200mV 0C Model Metastability Summary
 64. Fast 1200mV 0C Model Setup Summary
 65. Fast 1200mV 0C Model Hold Summary
 66. Fast 1200mV 0C Model Recovery Summary
 67. Fast 1200mV 0C Model Removal Summary
 68. Fast 1200mV 0C Model Minimum Pulse Width Summary
 69. Fast 1200mV 0C Model Setup: 'Sram_CIC_2:inst1|clk_int'
 70. Fast 1200mV 0C Model Setup: 'divisor:inst2|clk_int'
 71. Fast 1200mV 0C Model Setup: 'Clk_50'
 72. Fast 1200mV 0C Model Setup: 'Programador_controlador_block:inst5|controlador:inst|clk_int'
 73. Fast 1200mV 0C Model Setup: 'Pix_clk'
 74. Fast 1200mV 0C Model Setup: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'
 75. Fast 1200mV 0C Model Hold: 'Sram_CIC_2:inst1|clk_int'
 76. Fast 1200mV 0C Model Hold: 'Clk_50'
 77. Fast 1200mV 0C Model Hold: 'Pix_clk'
 78. Fast 1200mV 0C Model Hold: 'divisor:inst2|clk_int'
 79. Fast 1200mV 0C Model Hold: 'Programador_controlador_block:inst5|controlador:inst|clk_int'
 80. Fast 1200mV 0C Model Hold: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'
 81. Fast 1200mV 0C Model Recovery: 'Sram_CIC_2:inst1|clk_int'
 82. Fast 1200mV 0C Model Recovery: 'Pix_clk'
 83. Fast 1200mV 0C Model Recovery: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'
 84. Fast 1200mV 0C Model Recovery: 'Clk_50'
 85. Fast 1200mV 0C Model Recovery: 'Programador_controlador_block:inst5|controlador:inst|clk_int'
 86. Fast 1200mV 0C Model Removal: 'Programador_controlador_block:inst5|controlador:inst|clk_int'
 87. Fast 1200mV 0C Model Removal: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'
 88. Fast 1200mV 0C Model Removal: 'Clk_50'
 89. Fast 1200mV 0C Model Removal: 'Pix_clk'
 90. Fast 1200mV 0C Model Removal: 'Sram_CIC_2:inst1|clk_int'
 91. Fast 1200mV 0C Model Metastability Summary
 92. Multicorner Timing Analysis Summary
 93. Board Trace Model Assignments
 94. Input Transition Times
 95. Signal Integrity Metrics (Slow 1200mv 0c Model)
 96. Signal Integrity Metrics (Slow 1200mv 85c Model)
 97. Signal Integrity Metrics (Fast 1200mv 0c Model)
 98. Setup Transfers
 99. Hold Transfers
100. Recovery Transfers
101. Removal Transfers
102. Report TCCS
103. Report RSKM
104. Unconstrained Paths Summary
105. Clock Status Summary
106. Unconstrained Input Ports
107. Unconstrained Output Ports
108. Unconstrained Input Ports
109. Unconstrained Output Ports
110. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                        ;
+-----------------------+--------------------------------------------------------+
; Quartus Prime Version ; Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                 ;
; Revision Name         ; Sram_CIC                                               ;
; Device Family         ; Cyclone IV E                                           ;
; Device Name           ; EP4CE115F29C7                                          ;
; Timing Models         ; Final                                                  ;
; Delay Model           ; Combined                                               ;
; Rise/Fall Delays      ; Enabled                                                ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.06        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.6%      ;
;     Processors 3-12        ;   0.5%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                         ;
+----------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------------------+
; Clock Name                                                     ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                            ;
+----------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------------------+
; Clk_50                                                         ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Clk_50 }                                                         ;
; divisor:inst2|clk_int                                          ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divisor:inst2|clk_int }                                          ;
; Pix_clk                                                        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Pix_clk }                                                        ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Programador_controlador_block:inst5|controlador:inst|clk_int }   ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Programador_controlador_block:inst5|controlador:inst|clk_int_2 } ;
; Sram_CIC_2:inst1|clk_int                                       ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Sram_CIC_2:inst1|clk_int }                                       ;
+----------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                            ;
+------------+-----------------+----------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                     ; Note                                                          ;
+------------+-----------------+----------------------------------------------------------------+---------------------------------------------------------------+
; 227.89 MHz ; 227.89 MHz      ; divisor:inst2|clk_int                                          ;                                                               ;
; 268.46 MHz ; 250.0 MHz       ; Clk_50                                                         ; limit due to minimum period restriction (max I/O toggle rate) ;
; 306.65 MHz ; 306.65 MHz      ; Sram_CIC_2:inst1|clk_int                                       ;                                                               ;
; 317.26 MHz ; 317.26 MHz      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ;                                                               ;
; 325.52 MHz ; 250.0 MHz       ; Pix_clk                                                        ; limit due to minimum period restriction (max I/O toggle rate) ;
; 348.07 MHz ; 348.07 MHz      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ;                                                               ;
+------------+-----------------+----------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                     ;
+----------------------------------------------------------------+--------+---------------+
; Clock                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------+--------+---------------+
; Sram_CIC_2:inst1|clk_int                                       ; -4.251 ; -85.803       ;
; divisor:inst2|clk_int                                          ; -3.388 ; -15.781       ;
; Clk_50                                                         ; -2.725 ; -126.844      ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; -2.538 ; -28.139       ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; -2.152 ; -25.086       ;
; Pix_clk                                                        ; -2.130 ; -41.028       ;
+----------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                     ;
+----------------------------------------------------------------+-------+---------------+
; Clock                                                          ; Slack ; End Point TNS ;
+----------------------------------------------------------------+-------+---------------+
; Sram_CIC_2:inst1|clk_int                                       ; 0.388 ; 0.000         ;
; Clk_50                                                         ; 0.390 ; 0.000         ;
; divisor:inst2|clk_int                                          ; 0.402 ; 0.000         ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; 0.403 ; 0.000         ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.403 ; 0.000         ;
; Pix_clk                                                        ; 0.404 ; 0.000         ;
+----------------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                                  ;
+----------------------------------------------------------------+--------+---------------+
; Clock                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------+--------+---------------+
; Pix_clk                                                        ; -1.802 ; -34.989       ;
; Sram_CIC_2:inst1|clk_int                                       ; -1.749 ; -35.200       ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; -1.154 ; -17.693       ;
; Clk_50                                                         ; -0.993 ; -16.633       ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; -0.909 ; -12.053       ;
+----------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                                  ;
+----------------------------------------------------------------+-------+---------------+
; Clock                                                          ; Slack ; End Point TNS ;
+----------------------------------------------------------------+-------+---------------+
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; 1.151 ; 0.000         ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.259 ; 0.000         ;
; Clk_50                                                         ; 1.307 ; 0.000         ;
; Sram_CIC_2:inst1|clk_int                                       ; 1.505 ; 0.000         ;
; Pix_clk                                                        ; 1.715 ; 0.000         ;
+----------------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                       ;
+----------------------------------------------------------------+--------+---------------+
; Clock                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------+--------+---------------+
; Clk_50                                                         ; -3.000 ; -119.935      ;
; Pix_clk                                                        ; -3.000 ; -29.985       ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; -1.285 ; -30.840       ;
; Sram_CIC_2:inst1|clk_int                                       ; -1.285 ; -28.270       ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; -1.285 ; -25.700       ;
; divisor:inst2|clk_int                                          ; -1.285 ; -14.135       ;
+----------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Sram_CIC_2:inst1|clk_int'                                                                                                                       ;
+--------+--------------------------------------------------+--------------------------------+--------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                        ; Launch Clock ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+--------------------------------+--------------+--------------------------+--------------+------------+------------+
; -4.251 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Sram_CIC_2:inst1|add_count[19] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.343     ; 4.396      ;
; -4.251 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Sram_CIC_2:inst1|add_count[10] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.343     ; 4.396      ;
; -4.251 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Sram_CIC_2:inst1|add_count[11] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.343     ; 4.396      ;
; -4.251 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Sram_CIC_2:inst1|add_count[12] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.343     ; 4.396      ;
; -4.251 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Sram_CIC_2:inst1|add_count[13] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.343     ; 4.396      ;
; -4.251 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Sram_CIC_2:inst1|add_count[14] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.343     ; 4.396      ;
; -4.251 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Sram_CIC_2:inst1|add_count[15] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.343     ; 4.396      ;
; -4.251 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Sram_CIC_2:inst1|add_count[16] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.343     ; 4.396      ;
; -4.251 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Sram_CIC_2:inst1|add_count[17] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.343     ; 4.396      ;
; -4.251 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Sram_CIC_2:inst1|add_count[18] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.343     ; 4.396      ;
; -4.249 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_2:inst1|add_count[19] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.343     ; 4.394      ;
; -4.249 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_2:inst1|add_count[10] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.343     ; 4.394      ;
; -4.249 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_2:inst1|add_count[11] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.343     ; 4.394      ;
; -4.249 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_2:inst1|add_count[12] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.343     ; 4.394      ;
; -4.249 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_2:inst1|add_count[13] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.343     ; 4.394      ;
; -4.249 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_2:inst1|add_count[14] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.343     ; 4.394      ;
; -4.249 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_2:inst1|add_count[15] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.343     ; 4.394      ;
; -4.249 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_2:inst1|add_count[16] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.343     ; 4.394      ;
; -4.249 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_2:inst1|add_count[17] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.343     ; 4.394      ;
; -4.249 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_2:inst1|add_count[18] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.343     ; 4.394      ;
; -4.242 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Sram_CIC_2:inst1|add_count[19] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.343     ; 4.387      ;
; -4.242 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Sram_CIC_2:inst1|add_count[10] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.343     ; 4.387      ;
; -4.242 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Sram_CIC_2:inst1|add_count[11] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.343     ; 4.387      ;
; -4.242 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Sram_CIC_2:inst1|add_count[12] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.343     ; 4.387      ;
; -4.242 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Sram_CIC_2:inst1|add_count[13] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.343     ; 4.387      ;
; -4.242 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Sram_CIC_2:inst1|add_count[14] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.343     ; 4.387      ;
; -4.242 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Sram_CIC_2:inst1|add_count[15] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.343     ; 4.387      ;
; -4.242 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Sram_CIC_2:inst1|add_count[16] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.343     ; 4.387      ;
; -4.242 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Sram_CIC_2:inst1|add_count[17] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.343     ; 4.387      ;
; -4.242 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Sram_CIC_2:inst1|add_count[18] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.343     ; 4.387      ;
; -4.215 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Sram_CIC_2:inst1|add_count[19] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.344     ; 4.359      ;
; -4.215 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Sram_CIC_2:inst1|add_count[10] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.344     ; 4.359      ;
; -4.215 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Sram_CIC_2:inst1|add_count[11] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.344     ; 4.359      ;
; -4.215 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Sram_CIC_2:inst1|add_count[12] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.344     ; 4.359      ;
; -4.215 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Sram_CIC_2:inst1|add_count[13] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.344     ; 4.359      ;
; -4.215 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Sram_CIC_2:inst1|add_count[14] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.344     ; 4.359      ;
; -4.215 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Sram_CIC_2:inst1|add_count[15] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.344     ; 4.359      ;
; -4.215 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Sram_CIC_2:inst1|add_count[16] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.344     ; 4.359      ;
; -4.215 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Sram_CIC_2:inst1|add_count[17] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.344     ; 4.359      ;
; -4.215 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Sram_CIC_2:inst1|add_count[18] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.344     ; 4.359      ;
; -4.210 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_2:inst1|add_count[19] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.343     ; 4.355      ;
; -4.210 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_2:inst1|add_count[10] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.343     ; 4.355      ;
; -4.210 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_2:inst1|add_count[11] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.343     ; 4.355      ;
; -4.210 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_2:inst1|add_count[12] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.343     ; 4.355      ;
; -4.210 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_2:inst1|add_count[13] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.343     ; 4.355      ;
; -4.210 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_2:inst1|add_count[14] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.343     ; 4.355      ;
; -4.210 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_2:inst1|add_count[15] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.343     ; 4.355      ;
; -4.210 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_2:inst1|add_count[16] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.343     ; 4.355      ;
; -4.210 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_2:inst1|add_count[17] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.343     ; 4.355      ;
; -4.210 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_2:inst1|add_count[18] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.343     ; 4.355      ;
; -4.207 ; Capture_Input_Controller:inst4|pix_count_int[12] ; Sram_CIC_2:inst1|add_count[19] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.344     ; 4.351      ;
; -4.207 ; Capture_Input_Controller:inst4|pix_count_int[12] ; Sram_CIC_2:inst1|add_count[10] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.344     ; 4.351      ;
; -4.207 ; Capture_Input_Controller:inst4|pix_count_int[12] ; Sram_CIC_2:inst1|add_count[11] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.344     ; 4.351      ;
; -4.207 ; Capture_Input_Controller:inst4|pix_count_int[12] ; Sram_CIC_2:inst1|add_count[12] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.344     ; 4.351      ;
; -4.207 ; Capture_Input_Controller:inst4|pix_count_int[12] ; Sram_CIC_2:inst1|add_count[13] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.344     ; 4.351      ;
; -4.207 ; Capture_Input_Controller:inst4|pix_count_int[12] ; Sram_CIC_2:inst1|add_count[14] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.344     ; 4.351      ;
; -4.207 ; Capture_Input_Controller:inst4|pix_count_int[12] ; Sram_CIC_2:inst1|add_count[15] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.344     ; 4.351      ;
; -4.207 ; Capture_Input_Controller:inst4|pix_count_int[12] ; Sram_CIC_2:inst1|add_count[16] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.344     ; 4.351      ;
; -4.207 ; Capture_Input_Controller:inst4|pix_count_int[12] ; Sram_CIC_2:inst1|add_count[17] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.344     ; 4.351      ;
; -4.207 ; Capture_Input_Controller:inst4|pix_count_int[12] ; Sram_CIC_2:inst1|add_count[18] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.344     ; 4.351      ;
; -4.202 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_2:inst1|add_count[19] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.343     ; 4.347      ;
; -4.202 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_2:inst1|add_count[10] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.343     ; 4.347      ;
; -4.202 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_2:inst1|add_count[11] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.343     ; 4.347      ;
; -4.202 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_2:inst1|add_count[12] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.343     ; 4.347      ;
; -4.202 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_2:inst1|add_count[13] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.343     ; 4.347      ;
; -4.202 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_2:inst1|add_count[14] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.343     ; 4.347      ;
; -4.202 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_2:inst1|add_count[15] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.343     ; 4.347      ;
; -4.202 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_2:inst1|add_count[16] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.343     ; 4.347      ;
; -4.202 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_2:inst1|add_count[17] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.343     ; 4.347      ;
; -4.202 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_2:inst1|add_count[18] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.343     ; 4.347      ;
; -4.190 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Sram_CIC_2:inst1|add_count[19] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.345     ; 4.333      ;
; -4.190 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Sram_CIC_2:inst1|add_count[10] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.345     ; 4.333      ;
; -4.190 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Sram_CIC_2:inst1|add_count[11] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.345     ; 4.333      ;
; -4.190 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Sram_CIC_2:inst1|add_count[12] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.345     ; 4.333      ;
; -4.190 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Sram_CIC_2:inst1|add_count[13] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.345     ; 4.333      ;
; -4.190 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Sram_CIC_2:inst1|add_count[14] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.345     ; 4.333      ;
; -4.190 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Sram_CIC_2:inst1|add_count[15] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.345     ; 4.333      ;
; -4.190 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Sram_CIC_2:inst1|add_count[16] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.345     ; 4.333      ;
; -4.190 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Sram_CIC_2:inst1|add_count[17] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.345     ; 4.333      ;
; -4.190 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Sram_CIC_2:inst1|add_count[18] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.345     ; 4.333      ;
; -4.075 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Sram_CIC_2:inst1|add_count[19] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.344     ; 4.219      ;
; -4.075 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Sram_CIC_2:inst1|add_count[10] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.344     ; 4.219      ;
; -4.075 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Sram_CIC_2:inst1|add_count[11] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.344     ; 4.219      ;
; -4.075 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Sram_CIC_2:inst1|add_count[12] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.344     ; 4.219      ;
; -4.075 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Sram_CIC_2:inst1|add_count[13] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.344     ; 4.219      ;
; -4.075 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Sram_CIC_2:inst1|add_count[14] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.344     ; 4.219      ;
; -4.075 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Sram_CIC_2:inst1|add_count[15] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.344     ; 4.219      ;
; -4.075 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Sram_CIC_2:inst1|add_count[16] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.344     ; 4.219      ;
; -4.075 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Sram_CIC_2:inst1|add_count[17] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.344     ; 4.219      ;
; -4.075 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Sram_CIC_2:inst1|add_count[18] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.344     ; 4.219      ;
; -4.067 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Sram_CIC_2:inst1|add_count[19] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.344     ; 4.211      ;
; -4.067 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Sram_CIC_2:inst1|add_count[10] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.344     ; 4.211      ;
; -4.067 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Sram_CIC_2:inst1|add_count[11] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.344     ; 4.211      ;
; -4.067 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Sram_CIC_2:inst1|add_count[12] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.344     ; 4.211      ;
; -4.067 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Sram_CIC_2:inst1|add_count[13] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.344     ; 4.211      ;
; -4.067 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Sram_CIC_2:inst1|add_count[14] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.344     ; 4.211      ;
; -4.067 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Sram_CIC_2:inst1|add_count[15] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.344     ; 4.211      ;
; -4.067 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Sram_CIC_2:inst1|add_count[16] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.344     ; 4.211      ;
; -4.067 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Sram_CIC_2:inst1|add_count[17] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.344     ; 4.211      ;
; -4.067 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Sram_CIC_2:inst1|add_count[18] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.344     ; 4.211      ;
+--------+--------------------------------------------------+--------------------------------+--------------+--------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'divisor:inst2|clk_int'                                                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                                                            ; To Node                                                              ; Launch Clock                                                   ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------+-----------------------+--------------+------------+------------+
; -3.388 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[0]   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 4.306      ;
; -3.180 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst5|controlador:inst|clk_int_2       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 4.098      ;
; -3.069 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst5|controlador:inst|clk_int_2       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 3.987      ;
; -2.895 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst5|controlador:inst|clk_int         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 3.812      ;
; -2.890 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst5|controlador:inst|clk_int_2       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 3.808      ;
; -2.870 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst5|controlador:inst|clk_int         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 3.787      ;
; -2.795 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst5|controlador:inst|clk_int         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 3.712      ;
; -2.775 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[0]   ; Programador_controlador_block:inst5|controlador:inst|clk_int         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 3.693      ;
; -2.473 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst5|controlador:inst|clk_int         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 3.390      ;
; -2.449 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; Programador_controlador_block:inst5|controlador:inst|clk_int_2       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.539     ; 2.908      ;
; -1.933 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[0]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 2.851      ;
; -1.725 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 2.643      ;
; -1.601 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 2.518      ;
; -1.576 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 2.493      ;
; -1.501 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 2.418      ;
; -1.494 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[0]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; 0.360      ; 2.852      ;
; -1.481 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[0]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 2.399      ;
; -1.463 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 2.381      ;
; -1.437 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; divisor:inst2|clk_int ; 0.500        ; 2.865      ; 5.032      ;
; -1.435 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 2.353      ;
; -1.412 ; Programador_controlador_block:inst5|controlador:inst|clk_int         ; Programador_controlador_block:inst5|controlador:inst|clk_int         ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; divisor:inst2|clk_int ; 0.500        ; 2.865      ; 5.007      ;
; -1.286 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; 0.360      ; 2.644      ;
; -1.088 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[0]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 2.006      ;
; -1.063 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 1.980      ;
; -1.049 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; 0.360      ; 2.407      ;
; -0.996 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; 0.360      ; 2.354      ;
; -0.938 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; divisor:inst2|clk_int ; 1.000        ; 2.865      ; 5.033      ;
; -0.922 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 1.839      ;
; -0.898 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 1.815      ;
; -0.897 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 1.814      ;
; -0.847 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[0]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 1.765      ;
; -0.844 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.539     ; 1.303      ;
; -0.822 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 1.739      ;
; -0.818 ; Programador_controlador_block:inst5|controlador:inst|clk_int         ; Programador_controlador_block:inst5|controlador:inst|clk_int         ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; divisor:inst2|clk_int ; 1.000        ; 2.865      ; 4.913      ;
; -0.802 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[0]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 1.720      ;
; -0.792 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 1.710      ;
; -0.781 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 1.698      ;
; -0.781 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 1.698      ;
; -0.777 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[0]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 1.695      ;
; -0.715 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[0]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 1.633      ;
; -0.709 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 1.626      ;
; -0.709 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 1.626      ;
; -0.691 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 1.609      ;
; -0.527 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 1.444      ;
; -0.429 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.099     ; 1.328      ;
; -0.333 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 1.251      ;
; -0.330 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 1.247      ;
; -0.330 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 1.247      ;
; -0.189 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 1.107      ;
; 0.152  ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.081     ; 0.765      ;
; 0.153  ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[0]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[0]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.080     ; 0.765      ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------+-----------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Clk_50'                                                                                                                                ;
+--------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.725 ; CIC_SRAM_controller:inst|count_errase[13] ; CIC_SRAM_controller:inst|count_errase[16] ; Clk_50       ; Clk_50      ; 1.000        ; -0.081     ; 3.642      ;
; -2.725 ; CIC_SRAM_controller:inst|count_errase[13] ; CIC_SRAM_controller:inst|count_errase[15] ; Clk_50       ; Clk_50      ; 1.000        ; -0.081     ; 3.642      ;
; -2.725 ; CIC_SRAM_controller:inst|count_errase[13] ; CIC_SRAM_controller:inst|count_errase[18] ; Clk_50       ; Clk_50      ; 1.000        ; -0.081     ; 3.642      ;
; -2.725 ; CIC_SRAM_controller:inst|count_errase[13] ; CIC_SRAM_controller:inst|count_errase[17] ; Clk_50       ; Clk_50      ; 1.000        ; -0.081     ; 3.642      ;
; -2.725 ; CIC_SRAM_controller:inst|count_errase[13] ; CIC_SRAM_controller:inst|count_errase[19] ; Clk_50       ; Clk_50      ; 1.000        ; -0.081     ; 3.642      ;
; -2.725 ; CIC_SRAM_controller:inst|count_errase[13] ; CIC_SRAM_controller:inst|count_errase[12] ; Clk_50       ; Clk_50      ; 1.000        ; -0.081     ; 3.642      ;
; -2.725 ; CIC_SRAM_controller:inst|count_errase[13] ; CIC_SRAM_controller:inst|count_errase[13] ; Clk_50       ; Clk_50      ; 1.000        ; -0.081     ; 3.642      ;
; -2.725 ; CIC_SRAM_controller:inst|count_errase[13] ; CIC_SRAM_controller:inst|count_errase[14] ; Clk_50       ; Clk_50      ; 1.000        ; -0.081     ; 3.642      ;
; -2.724 ; CIC_SRAM_controller:inst|count_errase[12] ; CIC_SRAM_controller:inst|count_errase[16] ; Clk_50       ; Clk_50      ; 1.000        ; -0.081     ; 3.641      ;
; -2.724 ; CIC_SRAM_controller:inst|count_errase[12] ; CIC_SRAM_controller:inst|count_errase[15] ; Clk_50       ; Clk_50      ; 1.000        ; -0.081     ; 3.641      ;
; -2.724 ; CIC_SRAM_controller:inst|count_errase[12] ; CIC_SRAM_controller:inst|count_errase[18] ; Clk_50       ; Clk_50      ; 1.000        ; -0.081     ; 3.641      ;
; -2.724 ; CIC_SRAM_controller:inst|count_errase[12] ; CIC_SRAM_controller:inst|count_errase[17] ; Clk_50       ; Clk_50      ; 1.000        ; -0.081     ; 3.641      ;
; -2.724 ; CIC_SRAM_controller:inst|count_errase[12] ; CIC_SRAM_controller:inst|count_errase[19] ; Clk_50       ; Clk_50      ; 1.000        ; -0.081     ; 3.641      ;
; -2.724 ; CIC_SRAM_controller:inst|count_errase[12] ; CIC_SRAM_controller:inst|count_errase[12] ; Clk_50       ; Clk_50      ; 1.000        ; -0.081     ; 3.641      ;
; -2.724 ; CIC_SRAM_controller:inst|count_errase[12] ; CIC_SRAM_controller:inst|count_errase[13] ; Clk_50       ; Clk_50      ; 1.000        ; -0.081     ; 3.641      ;
; -2.724 ; CIC_SRAM_controller:inst|count_errase[12] ; CIC_SRAM_controller:inst|count_errase[14] ; Clk_50       ; Clk_50      ; 1.000        ; -0.081     ; 3.641      ;
; -2.609 ; CIC_SRAM_controller:inst|count_errase[19] ; CIC_SRAM_controller:inst|count_errase[16] ; Clk_50       ; Clk_50      ; 1.000        ; -0.081     ; 3.526      ;
; -2.609 ; CIC_SRAM_controller:inst|count_errase[19] ; CIC_SRAM_controller:inst|count_errase[15] ; Clk_50       ; Clk_50      ; 1.000        ; -0.081     ; 3.526      ;
; -2.609 ; CIC_SRAM_controller:inst|count_errase[19] ; CIC_SRAM_controller:inst|count_errase[18] ; Clk_50       ; Clk_50      ; 1.000        ; -0.081     ; 3.526      ;
; -2.609 ; CIC_SRAM_controller:inst|count_errase[19] ; CIC_SRAM_controller:inst|count_errase[17] ; Clk_50       ; Clk_50      ; 1.000        ; -0.081     ; 3.526      ;
; -2.609 ; CIC_SRAM_controller:inst|count_errase[19] ; CIC_SRAM_controller:inst|count_errase[19] ; Clk_50       ; Clk_50      ; 1.000        ; -0.081     ; 3.526      ;
; -2.609 ; CIC_SRAM_controller:inst|count_errase[19] ; CIC_SRAM_controller:inst|count_errase[12] ; Clk_50       ; Clk_50      ; 1.000        ; -0.081     ; 3.526      ;
; -2.609 ; CIC_SRAM_controller:inst|count_errase[19] ; CIC_SRAM_controller:inst|count_errase[13] ; Clk_50       ; Clk_50      ; 1.000        ; -0.081     ; 3.526      ;
; -2.609 ; CIC_SRAM_controller:inst|count_errase[19] ; CIC_SRAM_controller:inst|count_errase[14] ; Clk_50       ; Clk_50      ; 1.000        ; -0.081     ; 3.526      ;
; -2.596 ; CIC_SRAM_controller:inst|count_errase[14] ; CIC_SRAM_controller:inst|count_errase[16] ; Clk_50       ; Clk_50      ; 1.000        ; -0.081     ; 3.513      ;
; -2.596 ; CIC_SRAM_controller:inst|count_errase[14] ; CIC_SRAM_controller:inst|count_errase[15] ; Clk_50       ; Clk_50      ; 1.000        ; -0.081     ; 3.513      ;
; -2.596 ; CIC_SRAM_controller:inst|count_errase[14] ; CIC_SRAM_controller:inst|count_errase[18] ; Clk_50       ; Clk_50      ; 1.000        ; -0.081     ; 3.513      ;
; -2.596 ; CIC_SRAM_controller:inst|count_errase[14] ; CIC_SRAM_controller:inst|count_errase[17] ; Clk_50       ; Clk_50      ; 1.000        ; -0.081     ; 3.513      ;
; -2.596 ; CIC_SRAM_controller:inst|count_errase[14] ; CIC_SRAM_controller:inst|count_errase[19] ; Clk_50       ; Clk_50      ; 1.000        ; -0.081     ; 3.513      ;
; -2.596 ; CIC_SRAM_controller:inst|count_errase[14] ; CIC_SRAM_controller:inst|count_errase[12] ; Clk_50       ; Clk_50      ; 1.000        ; -0.081     ; 3.513      ;
; -2.596 ; CIC_SRAM_controller:inst|count_errase[14] ; CIC_SRAM_controller:inst|count_errase[13] ; Clk_50       ; Clk_50      ; 1.000        ; -0.081     ; 3.513      ;
; -2.596 ; CIC_SRAM_controller:inst|count_errase[14] ; CIC_SRAM_controller:inst|count_errase[14] ; Clk_50       ; Clk_50      ; 1.000        ; -0.081     ; 3.513      ;
; -2.584 ; CIC_SRAM_controller:inst|count_errase[16] ; CIC_SRAM_controller:inst|count_errase[16] ; Clk_50       ; Clk_50      ; 1.000        ; -0.081     ; 3.501      ;
; -2.584 ; CIC_SRAM_controller:inst|count_errase[16] ; CIC_SRAM_controller:inst|count_errase[15] ; Clk_50       ; Clk_50      ; 1.000        ; -0.081     ; 3.501      ;
; -2.584 ; CIC_SRAM_controller:inst|count_errase[16] ; CIC_SRAM_controller:inst|count_errase[18] ; Clk_50       ; Clk_50      ; 1.000        ; -0.081     ; 3.501      ;
; -2.584 ; CIC_SRAM_controller:inst|count_errase[16] ; CIC_SRAM_controller:inst|count_errase[17] ; Clk_50       ; Clk_50      ; 1.000        ; -0.081     ; 3.501      ;
; -2.584 ; CIC_SRAM_controller:inst|count_errase[16] ; CIC_SRAM_controller:inst|count_errase[19] ; Clk_50       ; Clk_50      ; 1.000        ; -0.081     ; 3.501      ;
; -2.584 ; CIC_SRAM_controller:inst|count_errase[16] ; CIC_SRAM_controller:inst|count_errase[12] ; Clk_50       ; Clk_50      ; 1.000        ; -0.081     ; 3.501      ;
; -2.584 ; CIC_SRAM_controller:inst|count_errase[16] ; CIC_SRAM_controller:inst|count_errase[13] ; Clk_50       ; Clk_50      ; 1.000        ; -0.081     ; 3.501      ;
; -2.584 ; CIC_SRAM_controller:inst|count_errase[16] ; CIC_SRAM_controller:inst|count_errase[14] ; Clk_50       ; Clk_50      ; 1.000        ; -0.081     ; 3.501      ;
; -2.572 ; CIC_SRAM_controller:inst|count_errase[17] ; CIC_SRAM_controller:inst|count_errase[16] ; Clk_50       ; Clk_50      ; 1.000        ; -0.081     ; 3.489      ;
; -2.572 ; CIC_SRAM_controller:inst|count_errase[17] ; CIC_SRAM_controller:inst|count_errase[15] ; Clk_50       ; Clk_50      ; 1.000        ; -0.081     ; 3.489      ;
; -2.572 ; CIC_SRAM_controller:inst|count_errase[17] ; CIC_SRAM_controller:inst|count_errase[18] ; Clk_50       ; Clk_50      ; 1.000        ; -0.081     ; 3.489      ;
; -2.572 ; CIC_SRAM_controller:inst|count_errase[17] ; CIC_SRAM_controller:inst|count_errase[17] ; Clk_50       ; Clk_50      ; 1.000        ; -0.081     ; 3.489      ;
; -2.572 ; CIC_SRAM_controller:inst|count_errase[17] ; CIC_SRAM_controller:inst|count_errase[19] ; Clk_50       ; Clk_50      ; 1.000        ; -0.081     ; 3.489      ;
; -2.572 ; CIC_SRAM_controller:inst|count_errase[17] ; CIC_SRAM_controller:inst|count_errase[12] ; Clk_50       ; Clk_50      ; 1.000        ; -0.081     ; 3.489      ;
; -2.572 ; CIC_SRAM_controller:inst|count_errase[17] ; CIC_SRAM_controller:inst|count_errase[13] ; Clk_50       ; Clk_50      ; 1.000        ; -0.081     ; 3.489      ;
; -2.572 ; CIC_SRAM_controller:inst|count_errase[17] ; CIC_SRAM_controller:inst|count_errase[14] ; Clk_50       ; Clk_50      ; 1.000        ; -0.081     ; 3.489      ;
; -2.545 ; CIC_SRAM_controller:inst|count_errase[2]  ; CIC_SRAM_controller:inst|count_errase[16] ; Clk_50       ; Clk_50      ; 1.000        ; -0.068     ; 3.475      ;
; -2.545 ; CIC_SRAM_controller:inst|count_errase[2]  ; CIC_SRAM_controller:inst|count_errase[15] ; Clk_50       ; Clk_50      ; 1.000        ; -0.068     ; 3.475      ;
; -2.545 ; CIC_SRAM_controller:inst|count_errase[2]  ; CIC_SRAM_controller:inst|count_errase[18] ; Clk_50       ; Clk_50      ; 1.000        ; -0.068     ; 3.475      ;
; -2.545 ; CIC_SRAM_controller:inst|count_errase[2]  ; CIC_SRAM_controller:inst|count_errase[17] ; Clk_50       ; Clk_50      ; 1.000        ; -0.068     ; 3.475      ;
; -2.545 ; CIC_SRAM_controller:inst|count_errase[2]  ; CIC_SRAM_controller:inst|count_errase[19] ; Clk_50       ; Clk_50      ; 1.000        ; -0.068     ; 3.475      ;
; -2.545 ; CIC_SRAM_controller:inst|count_errase[2]  ; CIC_SRAM_controller:inst|count_errase[12] ; Clk_50       ; Clk_50      ; 1.000        ; -0.068     ; 3.475      ;
; -2.545 ; CIC_SRAM_controller:inst|count_errase[2]  ; CIC_SRAM_controller:inst|count_errase[13] ; Clk_50       ; Clk_50      ; 1.000        ; -0.068     ; 3.475      ;
; -2.545 ; CIC_SRAM_controller:inst|count_errase[2]  ; CIC_SRAM_controller:inst|count_errase[14] ; Clk_50       ; Clk_50      ; 1.000        ; -0.068     ; 3.475      ;
; -2.524 ; CIC_SRAM_controller:inst|count_errase[7]  ; CIC_SRAM_controller:inst|count_errase[16] ; Clk_50       ; Clk_50      ; 1.000        ; -0.068     ; 3.454      ;
; -2.524 ; CIC_SRAM_controller:inst|count_errase[7]  ; CIC_SRAM_controller:inst|count_errase[15] ; Clk_50       ; Clk_50      ; 1.000        ; -0.068     ; 3.454      ;
; -2.524 ; CIC_SRAM_controller:inst|count_errase[7]  ; CIC_SRAM_controller:inst|count_errase[18] ; Clk_50       ; Clk_50      ; 1.000        ; -0.068     ; 3.454      ;
; -2.524 ; CIC_SRAM_controller:inst|count_errase[7]  ; CIC_SRAM_controller:inst|count_errase[17] ; Clk_50       ; Clk_50      ; 1.000        ; -0.068     ; 3.454      ;
; -2.524 ; CIC_SRAM_controller:inst|count_errase[7]  ; CIC_SRAM_controller:inst|count_errase[19] ; Clk_50       ; Clk_50      ; 1.000        ; -0.068     ; 3.454      ;
; -2.524 ; CIC_SRAM_controller:inst|count_errase[7]  ; CIC_SRAM_controller:inst|count_errase[12] ; Clk_50       ; Clk_50      ; 1.000        ; -0.068     ; 3.454      ;
; -2.524 ; CIC_SRAM_controller:inst|count_errase[7]  ; CIC_SRAM_controller:inst|count_errase[13] ; Clk_50       ; Clk_50      ; 1.000        ; -0.068     ; 3.454      ;
; -2.524 ; CIC_SRAM_controller:inst|count_errase[7]  ; CIC_SRAM_controller:inst|count_errase[14] ; Clk_50       ; Clk_50      ; 1.000        ; -0.068     ; 3.454      ;
; -2.515 ; CIC_SRAM_controller:inst|count_errase[13] ; CIC_SRAM_controller:inst|state.errase     ; Clk_50       ; Clk_50      ; 1.000        ; -0.083     ; 3.430      ;
; -2.515 ; CIC_SRAM_controller:inst|count_errase[0]  ; CIC_SRAM_controller:inst|count_errase[16] ; Clk_50       ; Clk_50      ; 1.000        ; -0.068     ; 3.445      ;
; -2.515 ; CIC_SRAM_controller:inst|count_errase[0]  ; CIC_SRAM_controller:inst|count_errase[15] ; Clk_50       ; Clk_50      ; 1.000        ; -0.068     ; 3.445      ;
; -2.515 ; CIC_SRAM_controller:inst|count_errase[0]  ; CIC_SRAM_controller:inst|count_errase[18] ; Clk_50       ; Clk_50      ; 1.000        ; -0.068     ; 3.445      ;
; -2.515 ; CIC_SRAM_controller:inst|count_errase[0]  ; CIC_SRAM_controller:inst|count_errase[17] ; Clk_50       ; Clk_50      ; 1.000        ; -0.068     ; 3.445      ;
; -2.515 ; CIC_SRAM_controller:inst|count_errase[0]  ; CIC_SRAM_controller:inst|count_errase[19] ; Clk_50       ; Clk_50      ; 1.000        ; -0.068     ; 3.445      ;
; -2.515 ; CIC_SRAM_controller:inst|count_errase[0]  ; CIC_SRAM_controller:inst|count_errase[12] ; Clk_50       ; Clk_50      ; 1.000        ; -0.068     ; 3.445      ;
; -2.515 ; CIC_SRAM_controller:inst|count_errase[0]  ; CIC_SRAM_controller:inst|count_errase[13] ; Clk_50       ; Clk_50      ; 1.000        ; -0.068     ; 3.445      ;
; -2.515 ; CIC_SRAM_controller:inst|count_errase[0]  ; CIC_SRAM_controller:inst|count_errase[14] ; Clk_50       ; Clk_50      ; 1.000        ; -0.068     ; 3.445      ;
; -2.514 ; CIC_SRAM_controller:inst|count_errase[12] ; CIC_SRAM_controller:inst|state.errase     ; Clk_50       ; Clk_50      ; 1.000        ; -0.083     ; 3.429      ;
; -2.503 ; CIC_SRAM_controller:inst|count_errase[1]  ; CIC_SRAM_controller:inst|count_errase[16] ; Clk_50       ; Clk_50      ; 1.000        ; -0.068     ; 3.433      ;
; -2.503 ; CIC_SRAM_controller:inst|count_errase[1]  ; CIC_SRAM_controller:inst|count_errase[15] ; Clk_50       ; Clk_50      ; 1.000        ; -0.068     ; 3.433      ;
; -2.503 ; CIC_SRAM_controller:inst|count_errase[1]  ; CIC_SRAM_controller:inst|count_errase[18] ; Clk_50       ; Clk_50      ; 1.000        ; -0.068     ; 3.433      ;
; -2.503 ; CIC_SRAM_controller:inst|count_errase[1]  ; CIC_SRAM_controller:inst|count_errase[17] ; Clk_50       ; Clk_50      ; 1.000        ; -0.068     ; 3.433      ;
; -2.503 ; CIC_SRAM_controller:inst|count_errase[1]  ; CIC_SRAM_controller:inst|count_errase[19] ; Clk_50       ; Clk_50      ; 1.000        ; -0.068     ; 3.433      ;
; -2.503 ; CIC_SRAM_controller:inst|count_errase[1]  ; CIC_SRAM_controller:inst|count_errase[12] ; Clk_50       ; Clk_50      ; 1.000        ; -0.068     ; 3.433      ;
; -2.503 ; CIC_SRAM_controller:inst|count_errase[1]  ; CIC_SRAM_controller:inst|count_errase[13] ; Clk_50       ; Clk_50      ; 1.000        ; -0.068     ; 3.433      ;
; -2.503 ; CIC_SRAM_controller:inst|count_errase[1]  ; CIC_SRAM_controller:inst|count_errase[14] ; Clk_50       ; Clk_50      ; 1.000        ; -0.068     ; 3.433      ;
; -2.499 ; CIC_SRAM_controller:inst|count_errase[10] ; CIC_SRAM_controller:inst|count_errase[16] ; Clk_50       ; Clk_50      ; 1.000        ; -0.068     ; 3.429      ;
; -2.499 ; CIC_SRAM_controller:inst|count_errase[10] ; CIC_SRAM_controller:inst|count_errase[15] ; Clk_50       ; Clk_50      ; 1.000        ; -0.068     ; 3.429      ;
; -2.499 ; CIC_SRAM_controller:inst|count_errase[10] ; CIC_SRAM_controller:inst|count_errase[18] ; Clk_50       ; Clk_50      ; 1.000        ; -0.068     ; 3.429      ;
; -2.499 ; CIC_SRAM_controller:inst|count_errase[10] ; CIC_SRAM_controller:inst|count_errase[17] ; Clk_50       ; Clk_50      ; 1.000        ; -0.068     ; 3.429      ;
; -2.499 ; CIC_SRAM_controller:inst|count_errase[10] ; CIC_SRAM_controller:inst|count_errase[19] ; Clk_50       ; Clk_50      ; 1.000        ; -0.068     ; 3.429      ;
; -2.499 ; CIC_SRAM_controller:inst|count_errase[10] ; CIC_SRAM_controller:inst|count_errase[12] ; Clk_50       ; Clk_50      ; 1.000        ; -0.068     ; 3.429      ;
; -2.499 ; CIC_SRAM_controller:inst|count_errase[10] ; CIC_SRAM_controller:inst|count_errase[13] ; Clk_50       ; Clk_50      ; 1.000        ; -0.068     ; 3.429      ;
; -2.499 ; CIC_SRAM_controller:inst|count_errase[10] ; CIC_SRAM_controller:inst|count_errase[14] ; Clk_50       ; Clk_50      ; 1.000        ; -0.068     ; 3.429      ;
; -2.489 ; CIC_SRAM_controller:inst|count_errase[11] ; CIC_SRAM_controller:inst|count_errase[16] ; Clk_50       ; Clk_50      ; 1.000        ; -0.068     ; 3.419      ;
; -2.489 ; CIC_SRAM_controller:inst|count_errase[11] ; CIC_SRAM_controller:inst|count_errase[15] ; Clk_50       ; Clk_50      ; 1.000        ; -0.068     ; 3.419      ;
; -2.489 ; CIC_SRAM_controller:inst|count_errase[11] ; CIC_SRAM_controller:inst|count_errase[18] ; Clk_50       ; Clk_50      ; 1.000        ; -0.068     ; 3.419      ;
; -2.489 ; CIC_SRAM_controller:inst|count_errase[11] ; CIC_SRAM_controller:inst|count_errase[17] ; Clk_50       ; Clk_50      ; 1.000        ; -0.068     ; 3.419      ;
; -2.489 ; CIC_SRAM_controller:inst|count_errase[11] ; CIC_SRAM_controller:inst|count_errase[19] ; Clk_50       ; Clk_50      ; 1.000        ; -0.068     ; 3.419      ;
; -2.489 ; CIC_SRAM_controller:inst|count_errase[11] ; CIC_SRAM_controller:inst|count_errase[12] ; Clk_50       ; Clk_50      ; 1.000        ; -0.068     ; 3.419      ;
; -2.489 ; CIC_SRAM_controller:inst|count_errase[11] ; CIC_SRAM_controller:inst|count_errase[13] ; Clk_50       ; Clk_50      ; 1.000        ; -0.068     ; 3.419      ;
; -2.489 ; CIC_SRAM_controller:inst|count_errase[11] ; CIC_SRAM_controller:inst|count_errase[14] ; Clk_50       ; Clk_50      ; 1.000        ; -0.068     ; 3.419      ;
; -2.446 ; CIC_SRAM_controller:inst|count_errase[15] ; CIC_SRAM_controller:inst|count_errase[16] ; Clk_50       ; Clk_50      ; 1.000        ; -0.081     ; 3.363      ;
; -2.446 ; CIC_SRAM_controller:inst|count_errase[15] ; CIC_SRAM_controller:inst|count_errase[15] ; Clk_50       ; Clk_50      ; 1.000        ; -0.081     ; 3.363      ;
+--------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Programador_controlador_block:inst5|controlador:inst|clk_int'                                                                                                                                                                                                                                   ;
+--------+-----------------------------------------------------------------------+---------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                             ; Launch Clock                                                   ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+---------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; -2.538 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.309     ; 3.227      ;
; -2.538 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.309     ; 3.227      ;
; -2.538 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.309     ; 3.227      ;
; -2.538 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.309     ; 3.227      ;
; -2.538 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.309     ; 3.227      ;
; -2.517 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.309     ; 3.206      ;
; -2.517 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.309     ; 3.206      ;
; -2.517 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.309     ; 3.206      ;
; -2.517 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.309     ; 3.206      ;
; -2.517 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.309     ; 3.206      ;
; -2.368 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.309     ; 3.057      ;
; -2.368 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.309     ; 3.057      ;
; -2.368 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.309     ; 3.057      ;
; -2.368 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.309     ; 3.057      ;
; -2.368 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.309     ; 3.057      ;
; -2.323 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.309     ; 3.012      ;
; -2.323 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.309     ; 3.012      ;
; -2.323 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.309     ; 3.012      ;
; -2.323 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.309     ; 3.012      ;
; -2.323 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.309     ; 3.012      ;
; -2.304 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.309     ; 2.993      ;
; -2.304 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.309     ; 2.993      ;
; -2.304 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.309     ; 2.993      ;
; -2.304 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.309     ; 2.993      ;
; -2.304 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.309     ; 2.993      ;
; -2.297 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.309     ; 2.986      ;
; -2.297 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.309     ; 2.986      ;
; -2.297 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.309     ; 2.986      ;
; -2.297 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.309     ; 2.986      ;
; -2.297 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.309     ; 2.986      ;
; -2.164 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.310     ; 2.852      ;
; -2.143 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.310     ; 2.831      ;
; -2.043 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.307     ; 2.734      ;
; -2.022 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.307     ; 2.713      ;
; -1.994 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.310     ; 2.682      ;
; -1.949 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.310     ; 2.637      ;
; -1.873 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.307     ; 2.564      ;
; -1.873 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.082     ; 2.789      ;
; -1.873 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.082     ; 2.789      ;
; -1.873 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.082     ; 2.789      ;
; -1.873 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.082     ; 2.789      ;
; -1.873 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.082     ; 2.789      ;
; -1.854 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.307     ; 2.545      ;
; -1.854 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.307     ; 2.545      ;
; -1.854 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.307     ; 2.545      ;
; -1.854 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.307     ; 2.545      ;
; -1.854 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.307     ; 2.545      ;
; -1.831 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.309     ; 2.520      ;
; -1.831 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.309     ; 2.520      ;
; -1.831 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.309     ; 2.520      ;
; -1.831 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.309     ; 2.520      ;
; -1.831 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.309     ; 2.520      ;
; -1.828 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.307     ; 2.519      ;
; -1.781 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.308     ; 2.471      ;
; -1.753 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.307     ; 2.444      ;
; -1.750 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.307     ; 2.441      ;
; -1.732 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.307     ; 2.423      ;
; -1.729 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.307     ; 2.420      ;
; -1.704 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.310     ; 2.392      ;
; -1.703 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.310     ; 2.391      ;
; -1.703 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.310     ; 2.391      ;
; -1.703 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.310     ; 2.391      ;
; -1.703 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.310     ; 2.391      ;
; -1.703 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.310     ; 2.391      ;
; -1.702 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.310     ; 2.390      ;
; -1.587 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2     ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.305     ; 2.280      ;
; -1.583 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.307     ; 2.274      ;
; -1.580 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.307     ; 2.271      ;
; -1.577 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.307     ; 2.268      ;
; -1.538 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.307     ; 2.229      ;
; -1.535 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.307     ; 2.226      ;
; -1.529 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.310     ; 2.217      ;
; -1.519 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.307     ; 2.210      ;
; -1.516 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.307     ; 2.207      ;
; -1.508 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.307     ; 2.199      ;
; -1.505 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.307     ; 2.196      ;
; -1.492 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|count[2]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.308     ; 2.182      ;
; -1.492 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.308     ; 2.182      ;
; -1.492 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.308     ; 2.182      ;
; -1.489 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.082     ; 2.405      ;
; -1.489 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.082     ; 2.405      ;
; -1.489 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.082     ; 2.405      ;
; -1.489 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.082     ; 2.405      ;
; -1.489 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.082     ; 2.405      ;
; -1.408 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.307     ; 2.099      ;
; -1.380 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.083     ; 2.295      ;
; -1.334 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|count[2]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.080     ; 2.252      ;
; -1.334 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.080     ; 2.252      ;
; -1.334 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.080     ; 2.252      ;
; -1.314 ; Programador_controlador_block:inst5|controlador:inst|state.stop_1     ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.305     ; 2.007      ;
; -1.292 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.309     ; 1.981      ;
; -1.259 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.080     ; 2.177      ;
; -1.218 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.311     ; 1.905      ;
; -1.182 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.309     ; 1.871      ;
; -1.173 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|state.ack_1   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.080     ; 2.091      ;
; -1.147 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.080     ; 2.065      ;
; -1.052 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.080     ; 1.970      ;
; -1.049 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.080     ; 1.967      ;
; -1.002 ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|programador:inst1|state.ack_1   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.080     ; 1.920      ;
; -0.995 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.083     ; 1.910      ;
+--------+-----------------------------------------------------------------------+---------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'                                                                                                                                                                                                                               ;
+--------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                          ; To Node                                                            ; Launch Clock                                                   ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; -2.152 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.079     ; 3.071      ;
; -2.152 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.079     ; 3.071      ;
; -2.131 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.079     ; 3.050      ;
; -2.131 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.079     ; 3.050      ;
; -1.982 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.079     ; 2.901      ;
; -1.982 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.079     ; 2.901      ;
; -1.964 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.077     ; 2.885      ;
; -1.964 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.077     ; 2.885      ;
; -1.937 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.079     ; 2.856      ;
; -1.937 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.079     ; 2.856      ;
; -1.887 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.079     ; 2.806      ;
; -1.887 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.079     ; 2.806      ;
; -1.573 ; Programador_controlador_block:inst5|programador:inst1|state.error  ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.034      ; 2.605      ;
; -1.573 ; Programador_controlador_block:inst5|programador:inst1|state.error  ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.034      ; 2.605      ;
; -1.568 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.079     ; 2.487      ;
; -1.568 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.079     ; 2.487      ;
; -1.544 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.034      ; 2.576      ;
; -1.544 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.034      ; 2.576      ;
; -1.537 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.079     ; 2.456      ;
; -1.537 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.079     ; 2.456      ;
; -1.501 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.080     ; 2.419      ;
; -1.344 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.079     ; 2.263      ;
; -1.297 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.034      ; 2.329      ;
; -1.297 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.034      ; 2.329      ;
; -1.282 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.031      ; 2.311      ;
; -1.282 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.031      ; 2.311      ;
; -1.282 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.031      ; 2.311      ;
; -1.267 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.034      ; 2.299      ;
; -1.220 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.034      ; 2.252      ;
; -1.220 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.034      ; 2.252      ;
; -1.220 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.034      ; 2.252      ;
; -1.219 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.034      ; 2.251      ;
; -1.199 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.033      ; 2.230      ;
; -1.198 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.033      ; 2.229      ;
; -1.163 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.080     ; 2.081      ;
; -1.077 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.031      ; 2.106      ;
; -1.077 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.031      ; 2.106      ;
; -1.077 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.031      ; 2.106      ;
; -1.041 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.034      ; 2.073      ;
; -1.040 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.079     ; 1.959      ;
; -1.037 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.079     ; 1.956      ;
; -1.036 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.079     ; 1.955      ;
; -1.035 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.079     ; 1.954      ;
; -1.031 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.079     ; 1.950      ;
; -1.029 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.079     ; 1.948      ;
; -1.024 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.079     ; 1.943      ;
; -1.019 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.079     ; 1.938      ;
; -1.006 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.079     ; 1.925      ;
; -0.994 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.034      ; 2.026      ;
; -0.990 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.034      ; 2.022      ;
; -0.966 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.034      ; 1.998      ;
; -0.966 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.034      ; 1.998      ;
; -0.966 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.034      ; 1.998      ;
; -0.965 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.034      ; 1.997      ;
; -0.948 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.034      ; 1.980      ;
; -0.944 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.079     ; 1.863      ;
; -0.898 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.033      ; 1.929      ;
; -0.898 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.033      ; 1.929      ;
; -0.892 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.034      ; 1.924      ;
; -0.859 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.033      ; 1.890      ;
; -0.841 ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.080     ; 1.759      ;
; -0.772 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.080     ; 1.690      ;
; -0.770 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.080     ; 1.688      ;
; -0.752 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.034      ; 1.784      ;
; -0.749 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.034      ; 1.781      ;
; -0.726 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.034      ; 1.758      ;
; -0.705 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.034      ; 1.737      ;
; -0.702 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.079     ; 1.621      ;
; -0.700 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.034      ; 1.732      ;
; -0.699 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.079     ; 1.618      ;
; -0.698 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.079     ; 1.617      ;
; -0.697 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.079     ; 1.616      ;
; -0.693 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.079     ; 1.612      ;
; -0.691 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.079     ; 1.610      ;
; -0.686 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.079     ; 1.605      ;
; -0.681 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.079     ; 1.600      ;
; -0.620 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.033      ; 1.651      ;
; -0.611 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.079     ; 1.530      ;
; -0.597 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.079     ; 1.516      ;
; -0.596 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.080     ; 1.514      ;
; -0.580 ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.079     ; 1.499      ;
; -0.571 ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.080     ; 1.489      ;
; -0.434 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.080     ; 1.352      ;
; -0.432 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.080     ; 1.350      ;
; -0.432 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.034      ; 1.464      ;
; -0.431 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.034      ; 1.463      ;
; -0.430 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.080     ; 1.348      ;
; -0.411 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.079     ; 1.330      ;
; -0.398 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.079     ; 1.317      ;
; -0.376 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.078     ; 1.296      ;
; -0.368 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.079     ; 1.287      ;
; -0.311 ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.082     ; 1.227      ;
; -0.289 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.082     ; 1.205      ;
; -0.263 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.079     ; 1.182      ;
; -0.257 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.077     ; 1.178      ;
; -0.238 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.034      ; 1.270      ;
; -0.218 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.079     ; 1.137      ;
; -0.177 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.079     ; 1.096      ;
; 0.106  ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.080     ; 0.812      ;
; 0.154  ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.079     ; 0.765      ;
+--------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Pix_clk'                                                                                                                                            ;
+--------+-------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.130 ; CIC_SRAM_controller:inst|state.errase           ; Capture_Input_Controller:inst4|pix_count_int[13] ; Clk_50       ; Pix_clk     ; 0.500        ; -0.037     ; 2.571      ;
; -2.130 ; CIC_SRAM_controller:inst|state.errase           ; Capture_Input_Controller:inst4|pix_count_int[11] ; Clk_50       ; Pix_clk     ; 0.500        ; -0.037     ; 2.571      ;
; -2.130 ; CIC_SRAM_controller:inst|state.errase           ; Capture_Input_Controller:inst4|pix_count_int[12] ; Clk_50       ; Pix_clk     ; 0.500        ; -0.037     ; 2.571      ;
; -2.130 ; CIC_SRAM_controller:inst|state.errase           ; Capture_Input_Controller:inst4|pix_count_int[15] ; Clk_50       ; Pix_clk     ; 0.500        ; -0.037     ; 2.571      ;
; -2.130 ; CIC_SRAM_controller:inst|state.errase           ; Capture_Input_Controller:inst4|pix_count_int[14] ; Clk_50       ; Pix_clk     ; 0.500        ; -0.037     ; 2.571      ;
; -2.130 ; CIC_SRAM_controller:inst|state.errase           ; Capture_Input_Controller:inst4|pix_count_int[17] ; Clk_50       ; Pix_clk     ; 0.500        ; -0.037     ; 2.571      ;
; -2.130 ; CIC_SRAM_controller:inst|state.errase           ; Capture_Input_Controller:inst4|pix_count_int[16] ; Clk_50       ; Pix_clk     ; 0.500        ; -0.037     ; 2.571      ;
; -2.130 ; CIC_SRAM_controller:inst|state.errase           ; Capture_Input_Controller:inst4|pix_count_int[18] ; Clk_50       ; Pix_clk     ; 0.500        ; -0.037     ; 2.571      ;
; -2.130 ; CIC_SRAM_controller:inst|state.errase           ; Capture_Input_Controller:inst4|pix_count_int[19] ; Clk_50       ; Pix_clk     ; 0.500        ; -0.037     ; 2.571      ;
; -2.130 ; CIC_SRAM_controller:inst|state.errase           ; Capture_Input_Controller:inst4|pix_count_int[20] ; Clk_50       ; Pix_clk     ; 0.500        ; -0.037     ; 2.571      ;
; -2.072 ; Capture_Input_Controller:inst4|pix_count_int[1] ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.078     ; 2.992      ;
; -2.064 ; Capture_Input_Controller:inst4|pix_count_int[0] ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.080     ; 2.982      ;
; -2.061 ; CIC_SRAM_controller:inst|state.wait_done        ; Capture_Input_Controller:inst4|pix_count_int[13] ; Clk_50       ; Pix_clk     ; 0.500        ; -0.037     ; 2.502      ;
; -2.061 ; CIC_SRAM_controller:inst|state.wait_done        ; Capture_Input_Controller:inst4|pix_count_int[11] ; Clk_50       ; Pix_clk     ; 0.500        ; -0.037     ; 2.502      ;
; -2.061 ; CIC_SRAM_controller:inst|state.wait_done        ; Capture_Input_Controller:inst4|pix_count_int[12] ; Clk_50       ; Pix_clk     ; 0.500        ; -0.037     ; 2.502      ;
; -2.061 ; CIC_SRAM_controller:inst|state.wait_done        ; Capture_Input_Controller:inst4|pix_count_int[15] ; Clk_50       ; Pix_clk     ; 0.500        ; -0.037     ; 2.502      ;
; -2.061 ; CIC_SRAM_controller:inst|state.wait_done        ; Capture_Input_Controller:inst4|pix_count_int[14] ; Clk_50       ; Pix_clk     ; 0.500        ; -0.037     ; 2.502      ;
; -2.061 ; CIC_SRAM_controller:inst|state.wait_done        ; Capture_Input_Controller:inst4|pix_count_int[17] ; Clk_50       ; Pix_clk     ; 0.500        ; -0.037     ; 2.502      ;
; -2.061 ; CIC_SRAM_controller:inst|state.wait_done        ; Capture_Input_Controller:inst4|pix_count_int[16] ; Clk_50       ; Pix_clk     ; 0.500        ; -0.037     ; 2.502      ;
; -2.061 ; CIC_SRAM_controller:inst|state.wait_done        ; Capture_Input_Controller:inst4|pix_count_int[18] ; Clk_50       ; Pix_clk     ; 0.500        ; -0.037     ; 2.502      ;
; -2.061 ; CIC_SRAM_controller:inst|state.wait_done        ; Capture_Input_Controller:inst4|pix_count_int[19] ; Clk_50       ; Pix_clk     ; 0.500        ; -0.037     ; 2.502      ;
; -2.061 ; CIC_SRAM_controller:inst|state.wait_done        ; Capture_Input_Controller:inst4|pix_count_int[20] ; Clk_50       ; Pix_clk     ; 0.500        ; -0.037     ; 2.502      ;
; -1.982 ; CIC_SRAM_controller:inst|state.trigger_wait     ; Capture_Input_Controller:inst4|pix_count_int[13] ; Clk_50       ; Pix_clk     ; 0.500        ; -0.037     ; 2.423      ;
; -1.982 ; CIC_SRAM_controller:inst|state.trigger_wait     ; Capture_Input_Controller:inst4|pix_count_int[11] ; Clk_50       ; Pix_clk     ; 0.500        ; -0.037     ; 2.423      ;
; -1.982 ; CIC_SRAM_controller:inst|state.trigger_wait     ; Capture_Input_Controller:inst4|pix_count_int[12] ; Clk_50       ; Pix_clk     ; 0.500        ; -0.037     ; 2.423      ;
; -1.982 ; CIC_SRAM_controller:inst|state.trigger_wait     ; Capture_Input_Controller:inst4|pix_count_int[15] ; Clk_50       ; Pix_clk     ; 0.500        ; -0.037     ; 2.423      ;
; -1.982 ; CIC_SRAM_controller:inst|state.trigger_wait     ; Capture_Input_Controller:inst4|pix_count_int[14] ; Clk_50       ; Pix_clk     ; 0.500        ; -0.037     ; 2.423      ;
; -1.982 ; CIC_SRAM_controller:inst|state.trigger_wait     ; Capture_Input_Controller:inst4|pix_count_int[17] ; Clk_50       ; Pix_clk     ; 0.500        ; -0.037     ; 2.423      ;
; -1.982 ; CIC_SRAM_controller:inst|state.trigger_wait     ; Capture_Input_Controller:inst4|pix_count_int[16] ; Clk_50       ; Pix_clk     ; 0.500        ; -0.037     ; 2.423      ;
; -1.982 ; CIC_SRAM_controller:inst|state.trigger_wait     ; Capture_Input_Controller:inst4|pix_count_int[18] ; Clk_50       ; Pix_clk     ; 0.500        ; -0.037     ; 2.423      ;
; -1.982 ; CIC_SRAM_controller:inst|state.trigger_wait     ; Capture_Input_Controller:inst4|pix_count_int[19] ; Clk_50       ; Pix_clk     ; 0.500        ; -0.037     ; 2.423      ;
; -1.982 ; CIC_SRAM_controller:inst|state.trigger_wait     ; Capture_Input_Controller:inst4|pix_count_int[20] ; Clk_50       ; Pix_clk     ; 0.500        ; -0.037     ; 2.423      ;
; -1.948 ; Capture_Input_Controller:inst4|pix_count_int[1] ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.078     ; 2.868      ;
; -1.943 ; Capture_Input_Controller:inst4|pix_count_int[0] ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.080     ; 2.861      ;
; -1.940 ; Capture_Input_Controller:inst4|pix_count_int[1] ; Capture_Input_Controller:inst4|pix_count_int[18] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.078     ; 2.860      ;
; -1.932 ; Capture_Input_Controller:inst4|pix_count_int[0] ; Capture_Input_Controller:inst4|pix_count_int[18] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.080     ; 2.850      ;
; -1.881 ; Capture_Input_Controller:inst4|pix_count_int[2] ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.078     ; 2.801      ;
; -1.880 ; CIC_SRAM_controller:inst|state.errase           ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Clk_50       ; Pix_clk     ; 0.500        ; -0.038     ; 2.320      ;
; -1.880 ; CIC_SRAM_controller:inst|state.errase           ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Clk_50       ; Pix_clk     ; 0.500        ; -0.038     ; 2.320      ;
; -1.880 ; CIC_SRAM_controller:inst|state.errase           ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Clk_50       ; Pix_clk     ; 0.500        ; -0.038     ; 2.320      ;
; -1.880 ; CIC_SRAM_controller:inst|state.errase           ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Clk_50       ; Pix_clk     ; 0.500        ; -0.038     ; 2.320      ;
; -1.880 ; CIC_SRAM_controller:inst|state.errase           ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Clk_50       ; Pix_clk     ; 0.500        ; -0.038     ; 2.320      ;
; -1.880 ; CIC_SRAM_controller:inst|state.errase           ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Clk_50       ; Pix_clk     ; 0.500        ; -0.038     ; 2.320      ;
; -1.880 ; CIC_SRAM_controller:inst|state.errase           ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Clk_50       ; Pix_clk     ; 0.500        ; -0.038     ; 2.320      ;
; -1.880 ; CIC_SRAM_controller:inst|state.errase           ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Clk_50       ; Pix_clk     ; 0.500        ; -0.038     ; 2.320      ;
; -1.880 ; CIC_SRAM_controller:inst|state.errase           ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Clk_50       ; Pix_clk     ; 0.500        ; -0.038     ; 2.320      ;
; -1.880 ; CIC_SRAM_controller:inst|state.errase           ; Capture_Input_Controller:inst4|pix_count_int[10] ; Clk_50       ; Pix_clk     ; 0.500        ; -0.038     ; 2.320      ;
; -1.862 ; Capture_Input_Controller:inst4|pix_count_int[2] ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.078     ; 2.782      ;
; -1.816 ; Capture_Input_Controller:inst4|pix_count_int[1] ; Capture_Input_Controller:inst4|pix_count_int[17] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.078     ; 2.736      ;
; -1.811 ; Capture_Input_Controller:inst4|pix_count_int[0] ; Capture_Input_Controller:inst4|pix_count_int[17] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.080     ; 2.729      ;
; -1.808 ; Capture_Input_Controller:inst4|pix_count_int[1] ; Capture_Input_Controller:inst4|pix_count_int[16] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.078     ; 2.728      ;
; -1.800 ; Capture_Input_Controller:inst4|pix_count_int[0] ; Capture_Input_Controller:inst4|pix_count_int[16] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.080     ; 2.718      ;
; -1.783 ; CIC_SRAM_controller:inst|state.wait_done        ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Clk_50       ; Pix_clk     ; 0.500        ; -0.038     ; 2.223      ;
; -1.783 ; CIC_SRAM_controller:inst|state.wait_done        ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Clk_50       ; Pix_clk     ; 0.500        ; -0.038     ; 2.223      ;
; -1.783 ; CIC_SRAM_controller:inst|state.wait_done        ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Clk_50       ; Pix_clk     ; 0.500        ; -0.038     ; 2.223      ;
; -1.783 ; CIC_SRAM_controller:inst|state.wait_done        ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Clk_50       ; Pix_clk     ; 0.500        ; -0.038     ; 2.223      ;
; -1.783 ; CIC_SRAM_controller:inst|state.wait_done        ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Clk_50       ; Pix_clk     ; 0.500        ; -0.038     ; 2.223      ;
; -1.783 ; CIC_SRAM_controller:inst|state.wait_done        ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Clk_50       ; Pix_clk     ; 0.500        ; -0.038     ; 2.223      ;
; -1.783 ; CIC_SRAM_controller:inst|state.wait_done        ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Clk_50       ; Pix_clk     ; 0.500        ; -0.038     ; 2.223      ;
; -1.783 ; CIC_SRAM_controller:inst|state.wait_done        ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Clk_50       ; Pix_clk     ; 0.500        ; -0.038     ; 2.223      ;
; -1.783 ; CIC_SRAM_controller:inst|state.wait_done        ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Clk_50       ; Pix_clk     ; 0.500        ; -0.038     ; 2.223      ;
; -1.783 ; CIC_SRAM_controller:inst|state.wait_done        ; Capture_Input_Controller:inst4|pix_count_int[10] ; Clk_50       ; Pix_clk     ; 0.500        ; -0.038     ; 2.223      ;
; -1.756 ; Capture_Input_Controller:inst4|pix_count_int[3] ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.078     ; 2.676      ;
; -1.749 ; Capture_Input_Controller:inst4|pix_count_int[2] ; Capture_Input_Controller:inst4|pix_count_int[17] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.078     ; 2.669      ;
; -1.747 ; Capture_Input_Controller:inst4|pix_count_int[4] ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.078     ; 2.667      ;
; -1.730 ; Capture_Input_Controller:inst4|pix_count_int[2] ; Capture_Input_Controller:inst4|pix_count_int[18] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.078     ; 2.650      ;
; -1.728 ; Capture_Input_Controller:inst4|pix_count_int[4] ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.078     ; 2.648      ;
; -1.704 ; CIC_SRAM_controller:inst|state.trigger_wait     ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Clk_50       ; Pix_clk     ; 0.500        ; -0.038     ; 2.144      ;
; -1.704 ; CIC_SRAM_controller:inst|state.trigger_wait     ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Clk_50       ; Pix_clk     ; 0.500        ; -0.038     ; 2.144      ;
; -1.704 ; CIC_SRAM_controller:inst|state.trigger_wait     ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Clk_50       ; Pix_clk     ; 0.500        ; -0.038     ; 2.144      ;
; -1.704 ; CIC_SRAM_controller:inst|state.trigger_wait     ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Clk_50       ; Pix_clk     ; 0.500        ; -0.038     ; 2.144      ;
; -1.704 ; CIC_SRAM_controller:inst|state.trigger_wait     ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Clk_50       ; Pix_clk     ; 0.500        ; -0.038     ; 2.144      ;
; -1.704 ; CIC_SRAM_controller:inst|state.trigger_wait     ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Clk_50       ; Pix_clk     ; 0.500        ; -0.038     ; 2.144      ;
; -1.704 ; CIC_SRAM_controller:inst|state.trigger_wait     ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Clk_50       ; Pix_clk     ; 0.500        ; -0.038     ; 2.144      ;
; -1.704 ; CIC_SRAM_controller:inst|state.trigger_wait     ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Clk_50       ; Pix_clk     ; 0.500        ; -0.038     ; 2.144      ;
; -1.704 ; CIC_SRAM_controller:inst|state.trigger_wait     ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Clk_50       ; Pix_clk     ; 0.500        ; -0.038     ; 2.144      ;
; -1.704 ; CIC_SRAM_controller:inst|state.trigger_wait     ; Capture_Input_Controller:inst4|pix_count_int[10] ; Clk_50       ; Pix_clk     ; 0.500        ; -0.038     ; 2.144      ;
; -1.684 ; Capture_Input_Controller:inst4|pix_count_int[1] ; Capture_Input_Controller:inst4|pix_count_int[15] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.078     ; 2.604      ;
; -1.679 ; Capture_Input_Controller:inst4|pix_count_int[0] ; Capture_Input_Controller:inst4|pix_count_int[15] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.080     ; 2.597      ;
; -1.676 ; Capture_Input_Controller:inst4|pix_count_int[1] ; Capture_Input_Controller:inst4|pix_count_int[14] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.078     ; 2.596      ;
; -1.668 ; Capture_Input_Controller:inst4|pix_count_int[0] ; Capture_Input_Controller:inst4|pix_count_int[14] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.080     ; 2.586      ;
; -1.657 ; Capture_Input_Controller:inst4|pix_count_int[3] ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.078     ; 2.577      ;
; -1.624 ; Capture_Input_Controller:inst4|pix_count_int[5] ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.078     ; 2.544      ;
; -1.624 ; Capture_Input_Controller:inst4|pix_count_int[3] ; Capture_Input_Controller:inst4|pix_count_int[18] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.078     ; 2.544      ;
; -1.617 ; Capture_Input_Controller:inst4|pix_count_int[2] ; Capture_Input_Controller:inst4|pix_count_int[15] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.078     ; 2.537      ;
; -1.615 ; Capture_Input_Controller:inst4|pix_count_int[4] ; Capture_Input_Controller:inst4|pix_count_int[17] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.078     ; 2.535      ;
; -1.613 ; Capture_Input_Controller:inst4|pix_count_int[6] ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.078     ; 2.533      ;
; -1.598 ; Capture_Input_Controller:inst4|pix_count_int[2] ; Capture_Input_Controller:inst4|pix_count_int[16] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.078     ; 2.518      ;
; -1.596 ; Capture_Input_Controller:inst4|pix_count_int[4] ; Capture_Input_Controller:inst4|pix_count_int[18] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.078     ; 2.516      ;
; -1.594 ; Capture_Input_Controller:inst4|pix_count_int[6] ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.078     ; 2.514      ;
; -1.552 ; Capture_Input_Controller:inst4|pix_count_int[1] ; Capture_Input_Controller:inst4|pix_count_int[13] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.078     ; 2.472      ;
; -1.547 ; Capture_Input_Controller:inst4|pix_count_int[0] ; Capture_Input_Controller:inst4|pix_count_int[13] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.080     ; 2.465      ;
; -1.544 ; Capture_Input_Controller:inst4|pix_count_int[1] ; Capture_Input_Controller:inst4|pix_count_int[12] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.078     ; 2.464      ;
; -1.536 ; Capture_Input_Controller:inst4|pix_count_int[0] ; Capture_Input_Controller:inst4|pix_count_int[12] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.080     ; 2.454      ;
; -1.526 ; Capture_Input_Controller:inst4|pix_count_int[5] ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.078     ; 2.446      ;
; -1.525 ; Capture_Input_Controller:inst4|pix_count_int[3] ; Capture_Input_Controller:inst4|pix_count_int[17] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.078     ; 2.445      ;
; -1.506 ; Capture_Input_Controller:inst4|pix_count_int[7] ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.078     ; 2.426      ;
; -1.492 ; Capture_Input_Controller:inst4|pix_count_int[8] ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.078     ; 2.412      ;
; -1.492 ; Capture_Input_Controller:inst4|pix_count_int[5] ; Capture_Input_Controller:inst4|pix_count_int[18] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.078     ; 2.412      ;
; -1.492 ; Capture_Input_Controller:inst4|pix_count_int[3] ; Capture_Input_Controller:inst4|pix_count_int[16] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.078     ; 2.412      ;
+--------+-------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Sram_CIC_2:inst1|clk_int'                                                                                                                              ;
+-------+---------------------------------------------+--------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                                   ; To Node                        ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------+--------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.388 ; Sram_CIC_2:inst1|state.final                ; Sram_CIC_2:inst1|state.final   ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.095      ; 0.669      ;
; 0.404 ; Sram_CIC_2:inst1|add_count[0]               ; Sram_CIC_2:inst1|add_count[0]  ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sram_CIC_2:inst1|state.idle                 ; Sram_CIC_2:inst1|state.idle    ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.079      ; 0.669      ;
; 0.643 ; Sram_CIC_2:inst1|add_count[9]               ; Sram_CIC_2:inst1|add_count[9]  ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.079      ; 0.908      ;
; 0.658 ; Sram_CIC_2:inst1|add_count[16]              ; Sram_CIC_2:inst1|add_count[16] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.079      ; 0.923      ;
; 0.658 ; Sram_CIC_2:inst1|add_count[10]              ; Sram_CIC_2:inst1|add_count[10] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.079      ; 0.923      ;
; 0.658 ; Sram_CIC_2:inst1|add_count[7]               ; Sram_CIC_2:inst1|add_count[7]  ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.079      ; 0.923      ;
; 0.659 ; Sram_CIC_2:inst1|add_count[8]               ; Sram_CIC_2:inst1|add_count[8]  ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.079      ; 0.924      ;
; 0.659 ; Sram_CIC_2:inst1|add_count[6]               ; Sram_CIC_2:inst1|add_count[6]  ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.079      ; 0.924      ;
; 0.659 ; Sram_CIC_2:inst1|add_count[5]               ; Sram_CIC_2:inst1|add_count[5]  ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.079      ; 0.924      ;
; 0.659 ; Sram_CIC_2:inst1|add_count[4]               ; Sram_CIC_2:inst1|add_count[4]  ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.079      ; 0.924      ;
; 0.660 ; Sram_CIC_2:inst1|add_count[15]              ; Sram_CIC_2:inst1|add_count[15] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.079      ; 0.925      ;
; 0.660 ; Sram_CIC_2:inst1|add_count[2]               ; Sram_CIC_2:inst1|add_count[2]  ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.079      ; 0.925      ;
; 0.661 ; Sram_CIC_2:inst1|add_count[18]              ; Sram_CIC_2:inst1|add_count[18] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.079      ; 0.926      ;
; 0.662 ; Sram_CIC_2:inst1|add_count[3]               ; Sram_CIC_2:inst1|add_count[3]  ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.079      ; 0.927      ;
; 0.664 ; Sram_CIC_2:inst1|add_count[17]              ; Sram_CIC_2:inst1|add_count[17] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.079      ; 0.929      ;
; 0.815 ; Sram_CIC_2:inst1|add_count[13]              ; Sram_CIC_2:inst1|add_count[13] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.079      ; 1.080      ;
; 0.818 ; Sram_CIC_2:inst1|add_count[14]              ; Sram_CIC_2:inst1|add_count[14] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.079      ; 1.083      ;
; 0.820 ; Sram_CIC_2:inst1|add_count[12]              ; Sram_CIC_2:inst1|add_count[12] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.079      ; 1.085      ;
; 0.829 ; Sram_CIC_2:inst1|state.idle                 ; Sram_CIC_2:inst1|add_count[0]  ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.079      ; 1.094      ;
; 0.843 ; Sram_CIC_2:inst1|add_count[1]               ; Sram_CIC_2:inst1|add_count[1]  ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.079      ; 1.108      ;
; 0.851 ; Sram_CIC_2:inst1|add_count[11]              ; Sram_CIC_2:inst1|add_count[11] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.079      ; 1.116      ;
; 0.967 ; Sram_CIC_2:inst1|add_count[9]               ; Sram_CIC_2:inst1|add_count[10] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.082      ; 1.235      ;
; 0.972 ; Sram_CIC_2:inst1|add_count[9]               ; Sram_CIC_2:inst1|add_count[11] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.082      ; 1.240      ;
; 0.975 ; Sram_CIC_2:inst1|add_count[10]              ; Sram_CIC_2:inst1|add_count[11] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.079      ; 1.240      ;
; 0.976 ; Sram_CIC_2:inst1|add_count[8]               ; Sram_CIC_2:inst1|add_count[9]  ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.079      ; 1.241      ;
; 0.976 ; Sram_CIC_2:inst1|add_count[6]               ; Sram_CIC_2:inst1|add_count[7]  ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.079      ; 1.241      ;
; 0.976 ; Sram_CIC_2:inst1|add_count[4]               ; Sram_CIC_2:inst1|add_count[5]  ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.079      ; 1.241      ;
; 0.976 ; Sram_CIC_2:inst1|add_count[16]              ; Sram_CIC_2:inst1|add_count[17] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.079      ; 1.241      ;
; 0.977 ; Sram_CIC_2:inst1|add_count[2]               ; Sram_CIC_2:inst1|add_count[3]  ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.079      ; 1.242      ;
; 0.978 ; Sram_CIC_2:inst1|add_count[18]              ; Sram_CIC_2:inst1|add_count[19] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.079      ; 1.243      ;
; 0.985 ; Sram_CIC_2:inst1|add_count[7]               ; Sram_CIC_2:inst1|add_count[8]  ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.079      ; 1.250      ;
; 0.986 ; Sram_CIC_2:inst1|add_count[5]               ; Sram_CIC_2:inst1|add_count[6]  ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.079      ; 1.251      ;
; 0.987 ; Sram_CIC_2:inst1|add_count[15]              ; Sram_CIC_2:inst1|add_count[16] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.079      ; 1.252      ;
; 0.989 ; Sram_CIC_2:inst1|add_count[3]               ; Sram_CIC_2:inst1|add_count[4]  ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.079      ; 1.254      ;
; 0.990 ; Sram_CIC_2:inst1|add_count[7]               ; Sram_CIC_2:inst1|add_count[9]  ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.079      ; 1.255      ;
; 0.991 ; Sram_CIC_2:inst1|add_count[17]              ; Sram_CIC_2:inst1|add_count[18] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.079      ; 1.256      ;
; 0.991 ; Sram_CIC_2:inst1|add_count[5]               ; Sram_CIC_2:inst1|add_count[7]  ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.079      ; 1.256      ;
; 0.992 ; Sram_CIC_2:inst1|add_count[15]              ; Sram_CIC_2:inst1|add_count[17] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.079      ; 1.257      ;
; 0.994 ; Sram_CIC_2:inst1|add_count[3]               ; Sram_CIC_2:inst1|add_count[5]  ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.079      ; 1.259      ;
; 0.996 ; Sram_CIC_2:inst1|add_count[17]              ; Sram_CIC_2:inst1|add_count[19] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.079      ; 1.261      ;
; 1.055 ; Sram_CIC_2:inst1|add_count[19]              ; Sram_CIC_2:inst1|add_count[19] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.079      ; 1.320      ;
; 1.093 ; Sram_CIC_2:inst1|add_count[9]               ; Sram_CIC_2:inst1|add_count[12] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.082      ; 1.361      ;
; 1.094 ; Sram_CIC_2:inst1|add_count[8]               ; Sram_CIC_2:inst1|add_count[10] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.082      ; 1.362      ;
; 1.096 ; Sram_CIC_2:inst1|add_count[10]              ; Sram_CIC_2:inst1|add_count[12] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.079      ; 1.361      ;
; 1.097 ; Sram_CIC_2:inst1|add_count[6]               ; Sram_CIC_2:inst1|add_count[8]  ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.079      ; 1.362      ;
; 1.097 ; Sram_CIC_2:inst1|add_count[4]               ; Sram_CIC_2:inst1|add_count[6]  ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.079      ; 1.362      ;
; 1.097 ; Sram_CIC_2:inst1|add_count[16]              ; Sram_CIC_2:inst1|add_count[18] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.079      ; 1.362      ;
; 1.098 ; Sram_CIC_2:inst1|add_count[9]               ; Sram_CIC_2:inst1|add_count[13] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.082      ; 1.366      ;
; 1.098 ; Sram_CIC_2:inst1|add_count[2]               ; Sram_CIC_2:inst1|add_count[4]  ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.079      ; 1.363      ;
; 1.099 ; Sram_CIC_2:inst1|add_count[8]               ; Sram_CIC_2:inst1|add_count[11] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.082      ; 1.367      ;
; 1.101 ; Sram_CIC_2:inst1|add_count[10]              ; Sram_CIC_2:inst1|add_count[13] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.079      ; 1.366      ;
; 1.102 ; Sram_CIC_2:inst1|add_count[6]               ; Sram_CIC_2:inst1|add_count[9]  ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.079      ; 1.367      ;
; 1.102 ; Sram_CIC_2:inst1|add_count[4]               ; Sram_CIC_2:inst1|add_count[7]  ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.079      ; 1.367      ;
; 1.102 ; Sram_CIC_2:inst1|add_count[16]              ; Sram_CIC_2:inst1|add_count[19] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.079      ; 1.367      ;
; 1.103 ; Sram_CIC_2:inst1|add_count[2]               ; Sram_CIC_2:inst1|add_count[5]  ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.079      ; 1.368      ;
; 1.108 ; Sram_CIC_2:inst1|add_count[7]               ; Sram_CIC_2:inst1|add_count[10] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.082      ; 1.376      ;
; 1.112 ; Sram_CIC_2:inst1|add_count[5]               ; Sram_CIC_2:inst1|add_count[8]  ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.079      ; 1.377      ;
; 1.113 ; Sram_CIC_2:inst1|add_count[15]              ; Sram_CIC_2:inst1|add_count[18] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.079      ; 1.378      ;
; 1.113 ; Sram_CIC_2:inst1|add_count[7]               ; Sram_CIC_2:inst1|add_count[11] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.082      ; 1.381      ;
; 1.115 ; Sram_CIC_2:inst1|add_count[3]               ; Sram_CIC_2:inst1|add_count[6]  ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.079      ; 1.380      ;
; 1.117 ; Sram_CIC_2:inst1|add_count[5]               ; Sram_CIC_2:inst1|add_count[9]  ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.079      ; 1.382      ;
; 1.118 ; Sram_CIC_2:inst1|add_count[15]              ; Sram_CIC_2:inst1|add_count[19] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.079      ; 1.383      ;
; 1.120 ; Sram_CIC_2:inst1|add_count[3]               ; Sram_CIC_2:inst1|add_count[7]  ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.079      ; 1.385      ;
; 1.136 ; Sram_CIC_2:inst1|add_count[14]              ; Sram_CIC_2:inst1|add_count[15] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.079      ; 1.401      ;
; 1.137 ; Sram_CIC_2:inst1|add_count[12]              ; Sram_CIC_2:inst1|add_count[13] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.079      ; 1.402      ;
; 1.142 ; Sram_CIC_2:inst1|add_count[13]              ; Sram_CIC_2:inst1|add_count[14] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.079      ; 1.407      ;
; 1.147 ; Sram_CIC_2:inst1|add_count[13]              ; Sram_CIC_2:inst1|add_count[15] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.079      ; 1.412      ;
; 1.149 ; Sram_CIC_2:inst1|add_count[0]               ; Sram_CIC_2:inst1|add_count[1]  ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.074      ; 1.409      ;
; 1.153 ; Sram_CIC_2:inst1|add_count[1]               ; Sram_CIC_2:inst1|add_count[2]  ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.079      ; 1.418      ;
; 1.158 ; Sram_CIC_2:inst1|add_count[1]               ; Sram_CIC_2:inst1|add_count[3]  ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.079      ; 1.423      ;
; 1.178 ; Sram_CIC_2:inst1|add_count[11]              ; Sram_CIC_2:inst1|add_count[12] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.079      ; 1.443      ;
; 1.183 ; Sram_CIC_2:inst1|add_count[11]              ; Sram_CIC_2:inst1|add_count[13] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.079      ; 1.448      ;
; 1.219 ; Sram_CIC_2:inst1|add_count[9]               ; Sram_CIC_2:inst1|add_count[14] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.082      ; 1.487      ;
; 1.220 ; Sram_CIC_2:inst1|add_count[8]               ; Sram_CIC_2:inst1|add_count[12] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.082      ; 1.488      ;
; 1.220 ; Sram_CIC_2:inst1|add_count[6]               ; Sram_CIC_2:inst1|add_count[10] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.082      ; 1.488      ;
; 1.222 ; Sram_CIC_2:inst1|add_count[10]              ; Sram_CIC_2:inst1|add_count[14] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.079      ; 1.487      ;
; 1.223 ; Sram_CIC_2:inst1|add_count[4]               ; Sram_CIC_2:inst1|add_count[8]  ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.079      ; 1.488      ;
; 1.224 ; Sram_CIC_2:inst1|add_count[2]               ; Sram_CIC_2:inst1|add_count[6]  ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.079      ; 1.489      ;
; 1.224 ; Sram_CIC_2:inst1|add_count[9]               ; Sram_CIC_2:inst1|add_count[15] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.082      ; 1.492      ;
; 1.225 ; Sram_CIC_2:inst1|add_count[8]               ; Sram_CIC_2:inst1|add_count[13] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.082      ; 1.493      ;
; 1.225 ; Sram_CIC_2:inst1|add_count[6]               ; Sram_CIC_2:inst1|add_count[11] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.082      ; 1.493      ;
; 1.227 ; Sram_CIC_2:inst1|add_count[10]              ; Sram_CIC_2:inst1|add_count[15] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.079      ; 1.492      ;
; 1.228 ; Sram_CIC_2:inst1|add_count[4]               ; Sram_CIC_2:inst1|add_count[9]  ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.079      ; 1.493      ;
; 1.229 ; Sram_CIC_2:inst1|add_count[2]               ; Sram_CIC_2:inst1|add_count[7]  ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.079      ; 1.494      ;
; 1.234 ; Sram_CIC_2:inst1|add_count[7]               ; Sram_CIC_2:inst1|add_count[12] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.082      ; 1.502      ;
; 1.235 ; Sram_CIC_2:inst1|add_count[5]               ; Sram_CIC_2:inst1|add_count[10] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.082      ; 1.503      ;
; 1.239 ; Sram_CIC_2:inst1|add_count[7]               ; Sram_CIC_2:inst1|add_count[13] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.082      ; 1.507      ;
; 1.240 ; Sram_CIC_2:inst1|add_count[5]               ; Sram_CIC_2:inst1|add_count[11] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.082      ; 1.508      ;
; 1.241 ; Sram_CIC_2:inst1|add_count[3]               ; Sram_CIC_2:inst1|add_count[8]  ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.079      ; 1.506      ;
; 1.246 ; Sram_CIC_2:inst1|add_count[3]               ; Sram_CIC_2:inst1|add_count[9]  ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.079      ; 1.511      ;
; 1.250 ; Sram_CIC_2:inst1|add_count[14]              ; Sram_CIC_2:inst1|add_count[16] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.079      ; 1.515      ;
; 1.255 ; Sram_CIC_2:inst1|add_count[12]              ; Sram_CIC_2:inst1|add_count[14] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.079      ; 1.520      ;
; 1.262 ; Sram_CIC_2:inst1|add_count[14]              ; Sram_CIC_2:inst1|add_count[17] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.079      ; 1.527      ;
; 1.263 ; Sram_CIC_2:inst1|add_count[12]              ; Sram_CIC_2:inst1|add_count[15] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.079      ; 1.528      ;
; 1.268 ; Sram_CIC_2:inst1|add_count[13]              ; Sram_CIC_2:inst1|add_count[16] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.079      ; 1.533      ;
; 1.273 ; Sram_CIC_2:inst1|add_count[13]              ; Sram_CIC_2:inst1|add_count[17] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.079      ; 1.538      ;
; 1.275 ; CIC_SRAM_controller:inst|state.trigger_wait ; Sram_CIC_2:inst1|state.idle    ; Clk_50                   ; Sram_CIC_2:inst1|clk_int ; 0.000        ; -0.017     ; 1.474      ;
; 1.279 ; Sram_CIC_2:inst1|add_count[1]               ; Sram_CIC_2:inst1|add_count[4]  ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.079      ; 1.544      ;
; 1.284 ; Sram_CIC_2:inst1|add_count[1]               ; Sram_CIC_2:inst1|add_count[5]  ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.079      ; 1.549      ;
+-------+---------------------------------------------+--------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Clk_50'                                                                                                                                                            ;
+-------+---------------------------------------------------+---------------------------------------------------+--------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                           ; Launch Clock             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------------------+--------------------------+-------------+--------------+------------+------------+
; 0.390 ; divisor:inst2|cuenta[0]                           ; divisor:inst2|cuenta[0]                           ; Clk_50                   ; Clk_50      ; 0.000        ; 0.098      ; 0.674      ;
; 0.402 ; divisor:inst2|cuenta[1]                           ; divisor:inst2|cuenta[1]                           ; Clk_50                   ; Clk_50      ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; divisor:inst2|cuenta[2]                           ; divisor:inst2|cuenta[2]                           ; Clk_50                   ; Clk_50      ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; CIC_SRAM_controller:inst|state.lectura            ; CIC_SRAM_controller:inst|state.lectura            ; Clk_50                   ; Clk_50      ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; CIC_SRAM_controller:inst|state.escritura          ; CIC_SRAM_controller:inst|state.escritura          ; Clk_50                   ; Clk_50      ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; CIC_SRAM_controller:inst|state.trigger_camara     ; CIC_SRAM_controller:inst|state.trigger_camara     ; Clk_50                   ; Clk_50      ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; CIC_SRAM_controller:inst|state.trigger_wait       ; CIC_SRAM_controller:inst|state.trigger_wait       ; Clk_50                   ; Clk_50      ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; CIC_SRAM_controller:inst|count_errase[0]          ; CIC_SRAM_controller:inst|count_errase[0]          ; Clk_50                   ; Clk_50      ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; CIC_SRAM_controller:inst|cuenta_trigger_camara[2] ; CIC_SRAM_controller:inst|cuenta_trigger_camara[2] ; Clk_50                   ; Clk_50      ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; CIC_SRAM_controller:inst|cuenta_trigger_camara[1] ; CIC_SRAM_controller:inst|cuenta_trigger_camara[1] ; Clk_50                   ; Clk_50      ; 0.000        ; 0.080      ; 0.669      ;
; 0.408 ; CIC_SRAM_controller:inst|cuenta_trigger_camara[0] ; CIC_SRAM_controller:inst|cuenta_trigger_camara[0] ; Clk_50                   ; Clk_50      ; 0.000        ; 0.080      ; 0.674      ;
; 0.429 ; divisor:inst2|cuenta[2]                           ; divisor:inst2|cuenta[1]                           ; Clk_50                   ; Clk_50      ; 0.000        ; 0.081      ; 0.696      ;
; 0.435 ; CIC_SRAM_controller:inst|cuenta_trigger_camara[2] ; CIC_SRAM_controller:inst|cuenta_trigger_camara[1] ; Clk_50                   ; Clk_50      ; 0.000        ; 0.080      ; 0.701      ;
; 0.436 ; CIC_SRAM_controller:inst|cuenta_trigger_camara[1] ; CIC_SRAM_controller:inst|cuenta_trigger_camara[2] ; Clk_50                   ; Clk_50      ; 0.000        ; 0.080      ; 0.702      ;
; 0.437 ; divisor:inst2|cuenta[2]                           ; divisor:inst2|enable                              ; Clk_50                   ; Clk_50      ; 0.000        ; 0.081      ; 0.704      ;
; 0.437 ; CIC_SRAM_controller:inst|cuenta_trigger_camara[2] ; CIC_SRAM_controller:inst|cuenta_trigger_camara[0] ; Clk_50                   ; Clk_50      ; 0.000        ; 0.080      ; 0.703      ;
; 0.468 ; CIC_SRAM_controller:inst|state.trigger_wait       ; CIC_SRAM_controller:inst|state.trigger_interno    ; Clk_50                   ; Clk_50      ; 0.000        ; 0.081      ; 0.735      ;
; 0.481 ; CIC_SRAM_controller:inst|state.escritura          ; CIC_SRAM_controller:inst|state.lectura            ; Clk_50                   ; Clk_50      ; 0.000        ; 0.081      ; 0.748      ;
; 0.552 ; divisor:inst2|cuenta[1]                           ; divisor:inst2|enable                              ; Clk_50                   ; Clk_50      ; 0.000        ; 0.081      ; 0.819      ;
; 0.568 ; Sram_CIC_2:inst1|clk_int                          ; Sram_CIC_2:inst1|clk_int                          ; Sram_CIC_2:inst1|clk_int ; Clk_50      ; 0.000        ; 3.102      ; 4.118      ;
; 0.612 ; CIC_SRAM_controller:inst|state.lectura            ; CIC_SRAM_controller:inst|state.errase             ; Clk_50                   ; Clk_50      ; 0.000        ; 0.081      ; 0.879      ;
; 0.648 ; divisor:inst2|cuenta[1]                           ; divisor:inst2|cuenta[2]                           ; Clk_50                   ; Clk_50      ; 0.000        ; 0.081      ; 0.915      ;
; 0.655 ; CIC_SRAM_controller:inst|cuenta_trigger_camara[0] ; CIC_SRAM_controller:inst|cuenta_trigger_camara[2] ; Clk_50                   ; Clk_50      ; 0.000        ; 0.080      ; 0.921      ;
; 0.664 ; CIC_SRAM_controller:inst|count_errase[16]         ; CIC_SRAM_controller:inst|count_errase[16]         ; Clk_50                   ; Clk_50      ; 0.000        ; 0.081      ; 0.931      ;
; 0.664 ; CIC_SRAM_controller:inst|count_errase[8]          ; CIC_SRAM_controller:inst|count_errase[8]          ; Clk_50                   ; Clk_50      ; 0.000        ; 0.080      ; 0.930      ;
; 0.664 ; CIC_SRAM_controller:inst|count_errase[9]          ; CIC_SRAM_controller:inst|count_errase[9]          ; Clk_50                   ; Clk_50      ; 0.000        ; 0.080      ; 0.930      ;
; 0.664 ; CIC_SRAM_controller:inst|count_errase[13]         ; CIC_SRAM_controller:inst|count_errase[13]         ; Clk_50                   ; Clk_50      ; 0.000        ; 0.081      ; 0.931      ;
; 0.665 ; CIC_SRAM_controller:inst|count_errase[15]         ; CIC_SRAM_controller:inst|count_errase[15]         ; Clk_50                   ; Clk_50      ; 0.000        ; 0.081      ; 0.932      ;
; 0.665 ; CIC_SRAM_controller:inst|count_errase[5]          ; CIC_SRAM_controller:inst|count_errase[5]          ; Clk_50                   ; Clk_50      ; 0.000        ; 0.080      ; 0.931      ;
; 0.665 ; CIC_SRAM_controller:inst|count_errase[6]          ; CIC_SRAM_controller:inst|count_errase[6]          ; Clk_50                   ; Clk_50      ; 0.000        ; 0.080      ; 0.931      ;
; 0.667 ; CIC_SRAM_controller:inst|count_errase[18]         ; CIC_SRAM_controller:inst|count_errase[18]         ; Clk_50                   ; Clk_50      ; 0.000        ; 0.081      ; 0.934      ;
; 0.669 ; CIC_SRAM_controller:inst|count_errase[17]         ; CIC_SRAM_controller:inst|count_errase[17]         ; Clk_50                   ; Clk_50      ; 0.000        ; 0.081      ; 0.936      ;
; 0.669 ; CIC_SRAM_controller:inst|count_errase[3]          ; CIC_SRAM_controller:inst|count_errase[3]          ; Clk_50                   ; Clk_50      ; 0.000        ; 0.080      ; 0.935      ;
; 0.681 ; CIC_SRAM_controller:inst|count_errase[2]          ; CIC_SRAM_controller:inst|count_errase[2]          ; Clk_50                   ; Clk_50      ; 0.000        ; 0.080      ; 0.947      ;
; 0.681 ; CIC_SRAM_controller:inst|count_errase[4]          ; CIC_SRAM_controller:inst|count_errase[4]          ; Clk_50                   ; Clk_50      ; 0.000        ; 0.080      ; 0.947      ;
; 0.683 ; CIC_SRAM_controller:inst|count_errase[0]          ; CIC_SRAM_controller:inst|count_errase[1]          ; Clk_50                   ; Clk_50      ; 0.000        ; 0.080      ; 0.949      ;
; 0.683 ; CIC_SRAM_controller:inst|count_errase[1]          ; CIC_SRAM_controller:inst|count_errase[1]          ; Clk_50                   ; Clk_50      ; 0.000        ; 0.080      ; 0.949      ;
; 0.685 ; CIC_SRAM_controller:inst|cuenta_trigger_camara[1] ; CIC_SRAM_controller:inst|cuenta_trigger_camara[0] ; Clk_50                   ; Clk_50      ; 0.000        ; 0.080      ; 0.951      ;
; 0.710 ; CIC_SRAM_controller:inst|cuenta_trigger_camara[0] ; CIC_SRAM_controller:inst|cuenta_trigger_camara[1] ; Clk_50                   ; Clk_50      ; 0.000        ; 0.080      ; 0.976      ;
; 0.738 ; Sram_CIC_2:inst1|add_count[3]                     ; sram:inst3|SRAM_ADDR[3]                           ; Sram_CIC_2:inst1|clk_int ; Clk_50      ; 0.000        ; 0.265      ; 1.219      ;
; 0.739 ; Sram_CIC_2:inst1|add_count[5]                     ; sram:inst3|SRAM_ADDR[5]                           ; Sram_CIC_2:inst1|clk_int ; Clk_50      ; 0.000        ; 0.265      ; 1.220      ;
; 0.764 ; Sram_CIC_2:inst1|add_count[6]                     ; sram:inst3|SRAM_ADDR[6]                           ; Sram_CIC_2:inst1|clk_int ; Clk_50      ; 0.000        ; 0.265      ; 1.245      ;
; 0.791 ; CIC_SRAM_controller:inst|state.lectura            ; sram:inst3|SRAM_DQ[1]~en                          ; Clk_50                   ; Clk_50      ; 0.000        ; 0.499      ; 1.476      ;
; 0.791 ; Sram_CIC_2:inst1|add_count[18]                    ; sram:inst3|SRAM_ADDR[18]                          ; Sram_CIC_2:inst1|clk_int ; Clk_50      ; 0.000        ; 0.256      ; 1.263      ;
; 0.793 ; CIC_SRAM_controller:inst|state.lectura            ; sram:inst3|SRAM_DQ[13]~en                         ; Clk_50                   ; Clk_50      ; 0.000        ; 0.499      ; 1.478      ;
; 0.795 ; CIC_SRAM_controller:inst|state.lectura            ; sram:inst3|SRAM_DQ[0]~en                          ; Clk_50                   ; Clk_50      ; 0.000        ; 0.499      ; 1.480      ;
; 0.808 ; CIC_SRAM_controller:inst|state.trigger_camara     ; CIC_SRAM_controller:inst|state.escritura          ; Clk_50                   ; Clk_50      ; 0.000        ; 0.081      ; 1.075      ;
; 0.815 ; CIC_SRAM_controller:inst|count_errase[7]          ; CIC_SRAM_controller:inst|count_errase[7]          ; Clk_50                   ; Clk_50      ; 0.000        ; 0.080      ; 1.081      ;
; 0.823 ; CIC_SRAM_controller:inst|count_errase[14]         ; CIC_SRAM_controller:inst|count_errase[14]         ; Clk_50                   ; Clk_50      ; 0.000        ; 0.081      ; 1.090      ;
; 0.831 ; CIC_SRAM_controller:inst|count_errase[19]         ; CIC_SRAM_controller:inst|count_errase[19]         ; Clk_50                   ; Clk_50      ; 0.000        ; 0.081      ; 1.098      ;
; 0.837 ; CIC_SRAM_controller:inst|state.wait_done          ; CIC_SRAM_controller:inst|state.trigger_wait       ; Clk_50                   ; Clk_50      ; 0.000        ; 0.081      ; 1.104      ;
; 0.840 ; CIC_SRAM_controller:inst|count_errase[12]         ; CIC_SRAM_controller:inst|count_errase[12]         ; Clk_50                   ; Clk_50      ; 0.000        ; 0.081      ; 1.107      ;
; 0.848 ; Sram_CIC_2:inst1|add_count[19]                    ; sram:inst3|SRAM_ADDR[19]                          ; Sram_CIC_2:inst1|clk_int ; Clk_50      ; 0.000        ; 0.256      ; 1.320      ;
; 0.850 ; divisor:inst2|cuenta[0]                           ; divisor:inst2|cuenta[2]                           ; Clk_50                   ; Clk_50      ; 0.000        ; -0.333     ; 0.703      ;
; 0.871 ; Sram_CIC_2:inst1|add_count[9]                     ; sram:inst3|SRAM_ADDR[9]                           ; Sram_CIC_2:inst1|clk_int ; Clk_50      ; 0.000        ; 0.265      ; 1.352      ;
; 0.871 ; Sram_CIC_2:inst1|add_count[1]                     ; sram:inst3|SRAM_ADDR[1]                           ; Sram_CIC_2:inst1|clk_int ; Clk_50      ; 0.000        ; 0.265      ; 1.352      ;
; 0.874 ; Sram_CIC_2:inst1|add_count[12]                    ; sram:inst3|SRAM_ADDR[12]                          ; Sram_CIC_2:inst1|clk_int ; Clk_50      ; 0.000        ; 0.254      ; 1.344      ;
; 0.888 ; Sram_CIC_2:inst1|add_count[8]                     ; sram:inst3|SRAM_ADDR[8]                           ; Sram_CIC_2:inst1|clk_int ; Clk_50      ; 0.000        ; 0.265      ; 1.369      ;
; 0.964 ; CIC_SRAM_controller:inst|state.lectura            ; sram:inst3|SRAM_DQ[3]~en                          ; Clk_50                   ; Clk_50      ; 0.000        ; 0.074      ; 1.224      ;
; 0.975 ; CIC_SRAM_controller:inst|state.lectura            ; sram:inst3|SRAM_ADDR[1]                           ; Clk_50                   ; Clk_50      ; 0.000        ; 0.074      ; 1.235      ;
; 0.981 ; CIC_SRAM_controller:inst|state.lectura            ; sram:inst3|SRAM_ADDR[8]                           ; Clk_50                   ; Clk_50      ; 0.000        ; 0.074      ; 1.241      ;
; 0.981 ; CIC_SRAM_controller:inst|count_errase[8]          ; CIC_SRAM_controller:inst|count_errase[9]          ; Clk_50                   ; Clk_50      ; 0.000        ; 0.080      ; 1.247      ;
; 0.982 ; CIC_SRAM_controller:inst|count_errase[16]         ; CIC_SRAM_controller:inst|count_errase[17]         ; Clk_50                   ; Clk_50      ; 0.000        ; 0.081      ; 1.249      ;
; 0.982 ; CIC_SRAM_controller:inst|count_errase[6]          ; CIC_SRAM_controller:inst|count_errase[7]          ; Clk_50                   ; Clk_50      ; 0.000        ; 0.080      ; 1.248      ;
; 0.984 ; CIC_SRAM_controller:inst|count_errase[18]         ; CIC_SRAM_controller:inst|count_errase[19]         ; Clk_50                   ; Clk_50      ; 0.000        ; 0.081      ; 1.251      ;
; 0.991 ; CIC_SRAM_controller:inst|count_errase[13]         ; CIC_SRAM_controller:inst|count_errase[14]         ; Clk_50                   ; Clk_50      ; 0.000        ; 0.081      ; 1.258      ;
; 0.992 ; CIC_SRAM_controller:inst|count_errase[15]         ; CIC_SRAM_controller:inst|count_errase[16]         ; Clk_50                   ; Clk_50      ; 0.000        ; 0.081      ; 1.259      ;
; 0.992 ; CIC_SRAM_controller:inst|count_errase[5]          ; CIC_SRAM_controller:inst|count_errase[6]          ; Clk_50                   ; Clk_50      ; 0.000        ; 0.080      ; 1.258      ;
; 0.993 ; CIC_SRAM_controller:inst|count_errase[0]          ; CIC_SRAM_controller:inst|count_errase[2]          ; Clk_50                   ; Clk_50      ; 0.000        ; 0.080      ; 1.259      ;
; 0.996 ; CIC_SRAM_controller:inst|count_errase[13]         ; CIC_SRAM_controller:inst|count_errase[15]         ; Clk_50                   ; Clk_50      ; 0.000        ; 0.081      ; 1.263      ;
; 0.996 ; CIC_SRAM_controller:inst|count_errase[17]         ; CIC_SRAM_controller:inst|count_errase[18]         ; Clk_50                   ; Clk_50      ; 0.000        ; 0.081      ; 1.263      ;
; 0.996 ; CIC_SRAM_controller:inst|count_errase[3]          ; CIC_SRAM_controller:inst|count_errase[4]          ; Clk_50                   ; Clk_50      ; 0.000        ; 0.080      ; 1.262      ;
; 0.996 ; CIC_SRAM_controller:inst|count_errase[1]          ; CIC_SRAM_controller:inst|count_errase[2]          ; Clk_50                   ; Clk_50      ; 0.000        ; 0.080      ; 1.262      ;
; 0.997 ; CIC_SRAM_controller:inst|count_errase[15]         ; CIC_SRAM_controller:inst|count_errase[17]         ; Clk_50                   ; Clk_50      ; 0.000        ; 0.081      ; 1.264      ;
; 0.997 ; CIC_SRAM_controller:inst|count_errase[5]          ; CIC_SRAM_controller:inst|count_errase[7]          ; Clk_50                   ; Clk_50      ; 0.000        ; 0.080      ; 1.263      ;
; 0.998 ; CIC_SRAM_controller:inst|count_errase[4]          ; CIC_SRAM_controller:inst|count_errase[5]          ; Clk_50                   ; Clk_50      ; 0.000        ; 0.080      ; 1.264      ;
; 0.998 ; CIC_SRAM_controller:inst|count_errase[2]          ; CIC_SRAM_controller:inst|count_errase[3]          ; Clk_50                   ; Clk_50      ; 0.000        ; 0.080      ; 1.264      ;
; 0.998 ; CIC_SRAM_controller:inst|count_errase[0]          ; CIC_SRAM_controller:inst|count_errase[3]          ; Clk_50                   ; Clk_50      ; 0.000        ; 0.080      ; 1.264      ;
; 0.998 ; Sram_CIC_2:inst1|add_count[7]                     ; sram:inst3|SRAM_ADDR[7]                           ; Sram_CIC_2:inst1|clk_int ; Clk_50      ; 0.000        ; 0.265      ; 1.479      ;
; 1.001 ; CIC_SRAM_controller:inst|count_errase[17]         ; CIC_SRAM_controller:inst|count_errase[19]         ; Clk_50                   ; Clk_50      ; 0.000        ; 0.081      ; 1.268      ;
; 1.001 ; CIC_SRAM_controller:inst|count_errase[3]          ; CIC_SRAM_controller:inst|count_errase[5]          ; Clk_50                   ; Clk_50      ; 0.000        ; 0.080      ; 1.267      ;
; 1.001 ; CIC_SRAM_controller:inst|count_errase[1]          ; CIC_SRAM_controller:inst|count_errase[3]          ; Clk_50                   ; Clk_50      ; 0.000        ; 0.080      ; 1.267      ;
; 1.020 ; Sram_CIC_2:inst1|add_count[0]                     ; sram:inst3|SRAM_ADDR[0]                           ; Sram_CIC_2:inst1|clk_int ; Clk_50      ; 0.000        ; 0.258      ; 1.494      ;
; 1.025 ; Sram_CIC_2:inst1|add_count[13]                    ; sram:inst3|SRAM_ADDR[13]                          ; Sram_CIC_2:inst1|clk_int ; Clk_50      ; 0.000        ; 0.256      ; 1.497      ;
; 1.035 ; CIC_SRAM_controller:inst|state.lectura            ; sram:inst3|SRAM_ADDR[0]                           ; Clk_50                   ; Clk_50      ; 0.000        ; 0.072      ; 1.293      ;
; 1.052 ; Sram_CIC_2:inst1|add_count[17]                    ; sram:inst3|SRAM_ADDR[17]                          ; Sram_CIC_2:inst1|clk_int ; Clk_50      ; 0.000        ; 0.262      ; 1.530      ;
; 1.063 ; CIC_SRAM_controller:inst|state.trigger_interno    ; CIC_SRAM_controller:inst|state.trigger_camara     ; Clk_50                   ; Clk_50      ; 0.000        ; 0.081      ; 1.330      ;
; 1.066 ; divisor:inst2|cuenta[0]                           ; divisor:inst2|enable                              ; Clk_50                   ; Clk_50      ; 0.000        ; -0.333     ; 0.919      ;
; 1.066 ; Sram_CIC_2:inst1|add_count[15]                    ; sram:inst3|SRAM_ADDR[15]                          ; Sram_CIC_2:inst1|clk_int ; Clk_50      ; 0.000        ; 0.260      ; 1.542      ;
; 1.068 ; CIC_SRAM_controller:inst|state.lectura            ; sram:inst3|S_ACTION                               ; Clk_50                   ; Clk_50      ; 0.000        ; 0.095      ; 1.349      ;
; 1.068 ; CIC_SRAM_controller:inst|state.lectura            ; sram:inst3|SRAM_DQ[12]~en                         ; Clk_50                   ; Clk_50      ; 0.000        ; 0.095      ; 1.349      ;
; 1.069 ; CIC_SRAM_controller:inst|state.lectura            ; sram:inst3|SRAM_DQ[15]~en                         ; Clk_50                   ; Clk_50      ; 0.000        ; 0.095      ; 1.350      ;
; 1.070 ; CIC_SRAM_controller:inst|state.lectura            ; sram:inst3|SRAM_DQ[14]~en                         ; Clk_50                   ; Clk_50      ; 0.000        ; 0.095      ; 1.351      ;
; 1.071 ; CIC_SRAM_controller:inst|state.lectura            ; sram:inst3|SRAM_DQ[5]~en                          ; Clk_50                   ; Clk_50      ; 0.000        ; 0.095      ; 1.352      ;
; 1.072 ; CIC_SRAM_controller:inst|state.lectura            ; sram:inst3|SRAM_DQ[2]~en                          ; Clk_50                   ; Clk_50      ; 0.000        ; 0.095      ; 1.353      ;
; 1.074 ; CIC_SRAM_controller:inst|state.lectura            ; sram:inst3|SRAM_DQ[7]~en                          ; Clk_50                   ; Clk_50      ; 0.000        ; 0.095      ; 1.355      ;
; 1.075 ; CIC_SRAM_controller:inst|state.lectura            ; sram:inst3|SRAM_DQ[10]~en                         ; Clk_50                   ; Clk_50      ; 0.000        ; 0.095      ; 1.356      ;
; 1.076 ; CIC_SRAM_controller:inst|state.lectura            ; sram:inst3|SRAM_DQ[8]~en                          ; Clk_50                   ; Clk_50      ; 0.000        ; 0.095      ; 1.357      ;
; 1.077 ; CIC_SRAM_controller:inst|state.lectura            ; sram:inst3|SRAM_DQ[11]~en                         ; Clk_50                   ; Clk_50      ; 0.000        ; 0.095      ; 1.358      ;
; 1.078 ; CIC_SRAM_controller:inst|state.lectura            ; sram:inst3|SRAM_DQ[9]~en                          ; Clk_50                   ; Clk_50      ; 0.000        ; 0.095      ; 1.359      ;
+-------+---------------------------------------------------+---------------------------------------------------+--------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'divisor:inst2|clk_int'                                                                                                                                                                                                                                   ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node                                                            ; To Node                                                              ; Launch Clock                                                   ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------+-----------------------+--------------+------------+------------+
; 0.402 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 0.669      ;
; 0.408 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[0]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[0]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 0.674      ;
; 0.633 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[0]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 0.900      ;
; 0.634 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 0.900      ;
; 0.802 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 1.068      ;
; 0.817 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.084      ;
; 0.817 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.084      ;
; 0.897 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.099      ; 1.182      ;
; 0.959 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.226      ;
; 0.964 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 1.230      ;
; 0.971 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.238      ;
; 0.971 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.238      ;
; 0.988 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[0]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 1.254      ;
; 0.997 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[0]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.264      ;
; 0.997 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[0]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.264      ;
; 0.997 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.539      ; 1.722      ;
; 1.000 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.267      ;
; 1.012 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.279      ;
; 1.018 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.285      ;
; 1.018 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.285      ;
; 1.058 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.539      ; 1.783      ;
; 1.072 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 1.338      ;
; 1.105 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.539      ; 1.830      ;
; 1.111 ; Programador_controlador_block:inst5|controlador:inst|clk_int         ; Programador_controlador_block:inst5|controlador:inst|clk_int         ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; divisor:inst2|clk_int ; 0.000        ; 3.005      ; 4.554      ;
; 1.114 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[0]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 1.380      ;
; 1.147 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[0]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.539      ; 1.872      ;
; 1.166 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.433      ;
; 1.211 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[0]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.478      ;
; 1.230 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.497      ;
; 1.234 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.501      ;
; 1.259 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.526      ;
; 1.265 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 1.532      ;
; 1.310 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; divisor:inst2|clk_int ; 0.000        ; 3.004      ; 4.752      ;
; 1.348 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; -0.360     ; 1.174      ;
; 1.372 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 1.638      ;
; 1.516 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 1.782      ;
; 1.556 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 1.822      ;
; 1.598 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[0]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 1.864      ;
; 1.657 ; Programador_controlador_block:inst5|controlador:inst|clk_int         ; Programador_controlador_block:inst5|controlador:inst|clk_int         ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; divisor:inst2|clk_int ; -0.500       ; 3.005      ; 4.600      ;
; 1.844 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; divisor:inst2|clk_int ; -0.500       ; 3.004      ; 4.786      ;
; 2.789 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst5|controlador:inst|clk_int         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 3.056      ;
; 2.794 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; Programador_controlador_block:inst5|controlador:inst|clk_int_2       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; -0.360     ; 2.620      ;
; 2.813 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst5|controlador:inst|clk_int_2       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 3.079      ;
; 2.830 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst5|controlador:inst|clk_int_2       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 3.096      ;
; 2.931 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst5|controlador:inst|clk_int         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 3.198      ;
; 2.974 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[0]   ; Programador_controlador_block:inst5|controlador:inst|clk_int         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 3.241      ;
; 2.989 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst5|controlador:inst|clk_int         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 3.256      ;
; 2.995 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst5|controlador:inst|clk_int         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.081      ; 3.262      ;
; 3.006 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst5|controlador:inst|clk_int_2       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 3.272      ;
; 3.048 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[0]   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.080      ; 3.314      ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------+-----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Programador_controlador_block:inst5|controlador:inst|clk_int'                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                             ; To Node                                                               ; Launch Clock                                                   ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 0.403 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Programador_controlador_block:inst5|programador:inst1|state.error     ; Programador_controlador_block:inst5|programador:inst1|state.error     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.079      ; 0.669      ;
; 0.408 ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 0.674      ;
; 0.421 ; Programador_controlador_block:inst5|programador:inst1|state.stop_2    ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 0.687      ;
; 0.436 ; Programador_controlador_block:inst5|programador:inst1|state.ack_3     ; Programador_controlador_block:inst5|programador:inst1|state.ack_fin   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 0.702      ;
; 0.448 ; Programador_controlador_block:inst5|programador:inst1|state.ack_fin   ; Programador_controlador_block:inst5|programador:inst1|state.error     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 0.714      ;
; 0.601 ; Programador_controlador_block:inst5|programador:inst1|state.ack_2     ; Programador_controlador_block:inst5|programador:inst1|state.ack_3     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 0.867      ;
; 0.603 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_1 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 0.869      ;
; 0.609 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_2 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 0.875      ;
; 0.610 ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 0.876      ;
; 0.615 ; Programador_controlador_block:inst5|programador:inst1|state.start     ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 0.881      ;
; 0.622 ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|programador:inst1|state.stop_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 0.888      ;
; 0.631 ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|programador:inst1|state.b_write_1 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 0.897      ;
; 0.670 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 0.936      ;
; 0.671 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 0.937      ;
; 0.674 ; Programador_controlador_block:inst5|programador:inst1|state.ack_fin   ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 0.940      ;
; 0.690 ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 0.956      ;
; 0.721 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.036     ; 0.891      ;
; 0.731 ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 0.997      ;
; 0.735 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07      ; Programador_controlador_block:inst5|programador:inst1|data[0]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.036     ; 0.905      ;
; 0.757 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[7]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.033     ; 0.930      ;
; 0.760 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[3]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.033     ; 0.933      ;
; 0.773 ; Programador_controlador_block:inst5|programador:inst1|state.ack_1     ; Programador_controlador_block:inst5|programador:inst1|state.ack_2     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 1.039      ;
; 0.837 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[0]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.035     ; 1.008      ;
; 0.845 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[3]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.035     ; 1.016      ;
; 0.854 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[7]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.036     ; 1.024      ;
; 0.856 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[3]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.036     ; 1.026      ;
; 0.867 ; Programador_controlador_block:inst5|controlador:inst|state.dw_81      ; Programador_controlador_block:inst5|programador:inst1|data[0]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.036     ; 1.037      ;
; 0.890 ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 1.156      ;
; 0.937 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 1.203      ;
; 0.961 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|state.start     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.034     ; 1.133      ;
; 0.986 ; Programador_controlador_block:inst5|controlador:inst|state.dw_02      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.036     ; 1.156      ;
; 1.005 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[7]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.036     ; 1.175      ;
; 1.007 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[0]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.036     ; 1.177      ;
; 1.030 ; Programador_controlador_block:inst5|controlador:inst|state.dw_81      ; Programador_controlador_block:inst5|programador:inst1|data[7]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.036     ; 1.200      ;
; 1.045 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E      ; Programador_controlador_block:inst5|programador:inst1|data[3]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.036     ; 1.215      ;
; 1.064 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|state.start     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.031     ; 1.239      ;
; 1.093 ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 1.359      ;
; 1.127 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.076      ; 1.389      ;
; 1.164 ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|programador:inst1|state.ack_1     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 1.430      ;
; 1.178 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|state.start     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 1.444      ;
; 1.212 ; Programador_controlador_block:inst5|controlador:inst|state.stop_1     ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.031     ; 1.387      ;
; 1.219 ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 1.485      ;
; 1.223 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.031     ; 1.398      ;
; 1.259 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.034     ; 1.431      ;
; 1.261 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07      ; Programador_controlador_block:inst5|programador:inst1|data[2]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.036     ; 1.431      ;
; 1.274 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2     ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.031     ; 1.449      ;
; 1.288 ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|programador:inst1|state.ack_1     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 1.554      ;
; 1.354 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.036     ; 1.524      ;
; 1.371 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[2]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.035     ; 1.542      ;
; 1.375 ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 1.641      ;
; 1.429 ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 1.695      ;
; 1.429 ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 1.695      ;
; 1.429 ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 1.695      ;
; 1.464 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.035     ; 1.635      ;
; 1.500 ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|programador:inst1|state.ack_1     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 1.766      ;
; 1.531 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.038     ; 1.699      ;
; 1.540 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 1.806      ;
; 1.569 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E      ; Programador_controlador_block:inst5|programador:inst1|data[2]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.036     ; 1.739      ;
; 1.580 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 1.846      ;
; 1.583 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 1.849      ;
; 1.604 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[2]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.035     ; 1.775      ;
; 1.662 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.036     ; 1.832      ;
; 1.695 ; Programador_controlador_block:inst5|controlador:inst|state.stop_1     ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.031     ; 1.870      ;
; 1.697 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.035     ; 1.868      ;
; 1.698 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|state.ack_1     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 1.964      ;
; 1.712 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.036     ; 1.882      ;
; 1.716 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.080      ; 1.982      ;
; 1.733 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.034     ; 1.905      ;
; 1.797 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.033     ; 1.970      ;
; 1.847 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.038     ; 2.015      ;
; 1.864 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.034     ; 2.036      ;
; 1.867 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.034     ; 2.039      ;
; 1.869 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.034     ; 2.041      ;
; 1.872 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.034     ; 2.044      ;
; 1.877 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.033     ; 2.050      ;
; 1.880 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.033     ; 2.053      ;
; 1.903 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.076      ; 2.165      ;
; 1.918 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2     ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.031     ; 2.093      ;
; 1.919 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.034     ; 2.091      ;
; 1.919 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.034     ; 2.091      ;
; 1.919 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.034     ; 2.091      ;
; 1.920 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.038     ; 2.088      ;
; 1.920 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.034     ; 2.092      ;
; 1.930 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.034     ; 2.102      ;
; 1.932 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.035     ; 2.103      ;
; 1.933 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.034     ; 2.105      ;
; 2.074 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.033     ; 2.247      ;
; 2.077 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.033     ; 2.250      ;
; 2.080 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.033     ; 2.253      ;
; 2.083 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.033     ; 2.256      ;
; 2.100 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.038     ; 2.268      ;
; 2.125 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.033     ; 2.298      ;
; 2.153 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[3]         ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.078      ; 2.417      ;
; 2.153 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[7]         ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.078      ; 2.417      ;
; 2.153 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[0]         ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.078      ; 2.417      ;
; 2.153 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.078      ; 2.417      ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                          ; To Node                                                            ; Launch Clock                                                   ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; 0.403 ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.079      ; 0.669      ;
; 0.409 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.079      ; 0.674      ;
; 0.451 ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 0.717      ;
; 0.618 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.308      ; 1.132      ;
; 0.644 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.079      ; 0.909      ;
; 0.662 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.079      ; 0.927      ;
; 0.724 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.079      ; 0.989      ;
; 0.811 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.307      ; 1.324      ;
; 0.825 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.307      ; 1.338      ;
; 0.832 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.083      ; 1.101      ;
; 0.842 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.079      ; 1.107      ;
; 0.861 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.079      ; 1.126      ;
; 0.874 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.077      ; 1.137      ;
; 0.882 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.079      ; 1.147      ;
; 0.885 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.079      ; 1.150      ;
; 0.888 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.082      ; 1.156      ;
; 0.897 ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.077      ; 1.160      ;
; 0.905 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 1.171      ;
; 0.963 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.307      ; 1.476      ;
; 0.993 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.079      ; 1.258      ;
; 0.994 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.079      ; 1.259      ;
; 1.020 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.307      ; 1.533      ;
; 1.022 ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.079      ; 1.287      ;
; 1.031 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.307      ; 1.544      ;
; 1.037 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.079      ; 1.302      ;
; 1.059 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.307      ; 1.572      ;
; 1.062 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.307      ; 1.575      ;
; 1.073 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.307      ; 1.586      ;
; 1.082 ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.079      ; 1.347      ;
; 1.094 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.082      ; 1.362      ;
; 1.106 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 1.372      ;
; 1.122 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 1.388      ;
; 1.211 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.307      ; 1.724      ;
; 1.223 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.307      ; 1.736      ;
; 1.223 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.307      ; 1.736      ;
; 1.225 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.079      ; 1.490      ;
; 1.226 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.079      ; 1.491      ;
; 1.229 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.079      ; 1.494      ;
; 1.229 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.079      ; 1.494      ;
; 1.230 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.079      ; 1.495      ;
; 1.230 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.079      ; 1.495      ;
; 1.230 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.079      ; 1.495      ;
; 1.232 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.079      ; 1.497      ;
; 1.233 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.079      ; 1.498      ;
; 1.236 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.079      ; 1.501      ;
; 1.255 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.307      ; 1.768      ;
; 1.279 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.307      ; 1.792      ;
; 1.280 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.307      ; 1.793      ;
; 1.280 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.307      ; 1.793      ;
; 1.281 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.307      ; 1.794      ;
; 1.281 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.307      ; 1.794      ;
; 1.283 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.307      ; 1.796      ;
; 1.288 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.307      ; 1.801      ;
; 1.290 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.308      ; 1.804      ;
; 1.386 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.079      ; 1.651      ;
; 1.411 ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.080      ; 1.677      ;
; 1.420 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.307      ; 1.933      ;
; 1.420 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.307      ; 1.933      ;
; 1.451 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.079      ; 1.716      ;
; 1.461 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.079      ; 1.726      ;
; 1.462 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.079      ; 1.727      ;
; 1.465 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.079      ; 1.730      ;
; 1.466 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.079      ; 1.731      ;
; 1.466 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.079      ; 1.731      ;
; 1.468 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.079      ; 1.733      ;
; 1.469 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.079      ; 1.734      ;
; 1.469 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.307      ; 1.982      ;
; 1.471 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.082      ; 1.739      ;
; 1.472 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.079      ; 1.737      ;
; 1.487 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.079      ; 1.752      ;
; 1.491 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.307      ; 2.004      ;
; 1.492 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.307      ; 2.005      ;
; 1.493 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.307      ; 2.006      ;
; 1.493 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.307      ; 2.006      ;
; 1.518 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.305      ; 2.029      ;
; 1.518 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.305      ; 2.029      ;
; 1.518 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.305      ; 2.029      ;
; 1.645 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.079      ; 1.910      ;
; 1.674 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.079      ; 1.939      ;
; 1.675 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.079      ; 1.940      ;
; 1.709 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.079      ; 1.974      ;
; 1.710 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.079      ; 1.975      ;
; 1.723 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.079      ; 1.988      ;
; 1.771 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.307      ; 2.284      ;
; 1.771 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.307      ; 2.284      ;
; 1.791 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.305      ; 2.302      ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Pix_clk'                                                                                                                                             ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.404 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.079      ; 0.669      ;
; 0.444 ; Capture_Input_Controller:inst4|pix_count_int[20] ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.079      ; 0.709      ;
; 0.642 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.079      ; 0.907      ;
; 0.644 ; Capture_Input_Controller:inst4|pix_count_int[12] ; Capture_Input_Controller:inst4|pix_count_int[12] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.079      ; 0.909      ;
; 0.645 ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.079      ; 0.910      ;
; 0.646 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.079      ; 0.911      ;
; 0.648 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.079      ; 0.913      ;
; 0.648 ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.079      ; 0.913      ;
; 0.656 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Capture_Input_Controller:inst4|pix_count_int[10] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.079      ; 0.921      ;
; 0.656 ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.079      ; 0.921      ;
; 0.658 ; Capture_Input_Controller:inst4|pix_count_int[16] ; Capture_Input_Controller:inst4|pix_count_int[16] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.079      ; 0.923      ;
; 0.660 ; Capture_Input_Controller:inst4|pix_count_int[17] ; Capture_Input_Controller:inst4|pix_count_int[17] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.079      ; 0.925      ;
; 0.661 ; Capture_Input_Controller:inst4|pix_count_int[18] ; Capture_Input_Controller:inst4|pix_count_int[18] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.079      ; 0.926      ;
; 0.661 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Capture_Input_Controller:inst4|pix_count_int[11] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.079      ; 0.926      ;
; 0.662 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.079      ; 0.927      ;
; 0.662 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.079      ; 0.927      ;
; 0.664 ; Capture_Input_Controller:inst4|pix_count_int[19] ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.079      ; 0.929      ;
; 0.805 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Capture_Input_Controller:inst4|pix_count_int[13] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.079      ; 1.070      ;
; 0.819 ; Capture_Input_Controller:inst4|pix_count_int[15] ; Capture_Input_Controller:inst4|pix_count_int[15] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.079      ; 1.084      ;
; 0.828 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Capture_Input_Controller:inst4|pix_count_int[14] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.079      ; 1.093      ;
; 0.835 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.077      ; 1.098      ;
; 0.839 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.079      ; 1.104      ;
; 0.960 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.079      ; 1.225      ;
; 0.961 ; Capture_Input_Controller:inst4|pix_count_int[12] ; Capture_Input_Controller:inst4|pix_count_int[13] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.079      ; 1.226      ;
; 0.962 ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.079      ; 1.227      ;
; 0.963 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.079      ; 1.228      ;
; 0.973 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Capture_Input_Controller:inst4|pix_count_int[11] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.080      ; 1.239      ;
; 0.974 ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.079      ; 1.239      ;
; 0.975 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.079      ; 1.240      ;
; 0.975 ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.079      ; 1.240      ;
; 0.976 ; Capture_Input_Controller:inst4|pix_count_int[16] ; Capture_Input_Controller:inst4|pix_count_int[17] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.079      ; 1.241      ;
; 0.978 ; Capture_Input_Controller:inst4|pix_count_int[18] ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.079      ; 1.243      ;
; 0.980 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.079      ; 1.245      ;
; 0.980 ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.079      ; 1.245      ;
; 0.987 ; Capture_Input_Controller:inst4|pix_count_int[17] ; Capture_Input_Controller:inst4|pix_count_int[18] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.079      ; 1.252      ;
; 0.988 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Capture_Input_Controller:inst4|pix_count_int[12] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.079      ; 1.253      ;
; 0.989 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Capture_Input_Controller:inst4|pix_count_int[10] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.079      ; 1.254      ;
; 0.989 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.079      ; 1.254      ;
; 0.991 ; Capture_Input_Controller:inst4|pix_count_int[19] ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.079      ; 1.256      ;
; 0.992 ; Capture_Input_Controller:inst4|pix_count_int[17] ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.079      ; 1.257      ;
; 0.993 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Capture_Input_Controller:inst4|pix_count_int[13] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.079      ; 1.258      ;
; 0.993 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Capture_Input_Controller:inst4|pix_count_int[11] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.080      ; 1.259      ;
; 0.994 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.079      ; 1.259      ;
; 1.032 ; CIC_SRAM_controller:inst|state.trigger_wait      ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Clk_50       ; Pix_clk     ; -0.500       ; 0.189      ; 0.947      ;
; 1.081 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.079      ; 1.346      ;
; 1.082 ; Capture_Input_Controller:inst4|pix_count_int[12] ; Capture_Input_Controller:inst4|pix_count_int[14] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.079      ; 1.347      ;
; 1.083 ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.079      ; 1.348      ;
; 1.084 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.079      ; 1.349      ;
; 1.086 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.079      ; 1.351      ;
; 1.087 ; Capture_Input_Controller:inst4|pix_count_int[12] ; Capture_Input_Controller:inst4|pix_count_int[15] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.079      ; 1.352      ;
; 1.088 ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.079      ; 1.353      ;
; 1.089 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.079      ; 1.354      ;
; 1.094 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Capture_Input_Controller:inst4|pix_count_int[12] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.080      ; 1.360      ;
; 1.095 ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Capture_Input_Controller:inst4|pix_count_int[10] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.079      ; 1.360      ;
; 1.097 ; Capture_Input_Controller:inst4|pix_count_int[16] ; Capture_Input_Controller:inst4|pix_count_int[18] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.079      ; 1.362      ;
; 1.099 ; Capture_Input_Controller:inst4|pix_count_int[18] ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.079      ; 1.364      ;
; 1.099 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Capture_Input_Controller:inst4|pix_count_int[13] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.080      ; 1.365      ;
; 1.099 ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Capture_Input_Controller:inst4|pix_count_int[11] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.080      ; 1.365      ;
; 1.101 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.079      ; 1.366      ;
; 1.101 ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.079      ; 1.366      ;
; 1.102 ; Capture_Input_Controller:inst4|pix_count_int[16] ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.079      ; 1.367      ;
; 1.106 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.079      ; 1.371      ;
; 1.106 ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.079      ; 1.371      ;
; 1.113 ; Capture_Input_Controller:inst4|pix_count_int[17] ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.079      ; 1.378      ;
; 1.114 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Capture_Input_Controller:inst4|pix_count_int[14] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.079      ; 1.379      ;
; 1.114 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Capture_Input_Controller:inst4|pix_count_int[12] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.080      ; 1.380      ;
; 1.115 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Capture_Input_Controller:inst4|pix_count_int[10] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.079      ; 1.380      ;
; 1.119 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Capture_Input_Controller:inst4|pix_count_int[15] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.079      ; 1.384      ;
; 1.119 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Capture_Input_Controller:inst4|pix_count_int[13] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.080      ; 1.385      ;
; 1.119 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Capture_Input_Controller:inst4|pix_count_int[11] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.080      ; 1.385      ;
; 1.132 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Capture_Input_Controller:inst4|pix_count_int[14] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.079      ; 1.397      ;
; 1.137 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Capture_Input_Controller:inst4|pix_count_int[15] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.079      ; 1.402      ;
; 1.145 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.077      ; 1.408      ;
; 1.145 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Capture_Input_Controller:inst4|pix_count_int[15] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.079      ; 1.410      ;
; 1.146 ; Capture_Input_Controller:inst4|pix_count_int[15] ; Capture_Input_Controller:inst4|pix_count_int[16] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.079      ; 1.411      ;
; 1.150 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.077      ; 1.413      ;
; 1.151 ; Capture_Input_Controller:inst4|pix_count_int[15] ; Capture_Input_Controller:inst4|pix_count_int[17] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.079      ; 1.416      ;
; 1.152 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.079      ; 1.417      ;
; 1.157 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.079      ; 1.422      ;
; 1.167 ; CIC_SRAM_controller:inst|state.wait_done         ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Clk_50       ; Pix_clk     ; -0.500       ; 0.189      ; 1.082      ;
; 1.207 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Capture_Input_Controller:inst4|pix_count_int[10] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.079      ; 1.472      ;
; 1.208 ; Capture_Input_Controller:inst4|pix_count_int[12] ; Capture_Input_Controller:inst4|pix_count_int[16] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.079      ; 1.473      ;
; 1.209 ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.079      ; 1.474      ;
; 1.210 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.079      ; 1.475      ;
; 1.211 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Capture_Input_Controller:inst4|pix_count_int[11] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.080      ; 1.477      ;
; 1.213 ; Capture_Input_Controller:inst4|pix_count_int[12] ; Capture_Input_Controller:inst4|pix_count_int[17] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.079      ; 1.478      ;
; 1.214 ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.079      ; 1.479      ;
; 1.215 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.079      ; 1.480      ;
; 1.220 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Capture_Input_Controller:inst4|pix_count_int[14] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.080      ; 1.486      ;
; 1.220 ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Capture_Input_Controller:inst4|pix_count_int[12] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.080      ; 1.486      ;
; 1.223 ; Capture_Input_Controller:inst4|pix_count_int[16] ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.079      ; 1.488      ;
; 1.225 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Capture_Input_Controller:inst4|pix_count_int[15] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.080      ; 1.491      ;
; 1.225 ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Capture_Input_Controller:inst4|pix_count_int[13] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.080      ; 1.491      ;
; 1.227 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Capture_Input_Controller:inst4|pix_count_int[10] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.079      ; 1.492      ;
; 1.227 ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.079      ; 1.492      ;
; 1.231 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Capture_Input_Controller:inst4|pix_count_int[11] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.080      ; 1.497      ;
; 1.232 ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.079      ; 1.497      ;
; 1.240 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Capture_Input_Controller:inst4|pix_count_int[16] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.079      ; 1.505      ;
; 1.240 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Capture_Input_Controller:inst4|pix_count_int[14] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.080      ; 1.506      ;
; 1.240 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Capture_Input_Controller:inst4|pix_count_int[12] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.080      ; 1.506      ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'Pix_clk'                                                                                                                                        ;
+--------+------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.802 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[13] ; Clk_50       ; Pix_clk     ; 0.500        ; -0.037     ; 2.243      ;
; -1.802 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[11] ; Clk_50       ; Pix_clk     ; 0.500        ; -0.037     ; 2.243      ;
; -1.802 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[12] ; Clk_50       ; Pix_clk     ; 0.500        ; -0.037     ; 2.243      ;
; -1.802 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[15] ; Clk_50       ; Pix_clk     ; 0.500        ; -0.037     ; 2.243      ;
; -1.802 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[14] ; Clk_50       ; Pix_clk     ; 0.500        ; -0.037     ; 2.243      ;
; -1.802 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[17] ; Clk_50       ; Pix_clk     ; 0.500        ; -0.037     ; 2.243      ;
; -1.802 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[16] ; Clk_50       ; Pix_clk     ; 0.500        ; -0.037     ; 2.243      ;
; -1.802 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[18] ; Clk_50       ; Pix_clk     ; 0.500        ; -0.037     ; 2.243      ;
; -1.802 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[19] ; Clk_50       ; Pix_clk     ; 0.500        ; -0.037     ; 2.243      ;
; -1.802 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[20] ; Clk_50       ; Pix_clk     ; 0.500        ; -0.037     ; 2.243      ;
; -1.564 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Clk_50       ; Pix_clk     ; 0.500        ; -0.038     ; 2.004      ;
; -1.564 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Clk_50       ; Pix_clk     ; 0.500        ; -0.038     ; 2.004      ;
; -1.564 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Clk_50       ; Pix_clk     ; 0.500        ; -0.038     ; 2.004      ;
; -1.564 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Clk_50       ; Pix_clk     ; 0.500        ; -0.038     ; 2.004      ;
; -1.564 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Clk_50       ; Pix_clk     ; 0.500        ; -0.038     ; 2.004      ;
; -1.564 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Clk_50       ; Pix_clk     ; 0.500        ; -0.038     ; 2.004      ;
; -1.564 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Clk_50       ; Pix_clk     ; 0.500        ; -0.038     ; 2.004      ;
; -1.564 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Clk_50       ; Pix_clk     ; 0.500        ; -0.038     ; 2.004      ;
; -1.564 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Clk_50       ; Pix_clk     ; 0.500        ; -0.038     ; 2.004      ;
; -1.564 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[10] ; Clk_50       ; Pix_clk     ; 0.500        ; -0.038     ; 2.004      ;
; -1.329 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Clk_50       ; Pix_clk     ; 0.500        ; -0.036     ; 1.771      ;
+--------+------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'Sram_CIC_2:inst1|clk_int'                                                                                                                  ;
+--------+------------------------------------------------+--------------------------------+--------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                        ; Launch Clock ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+--------------------------------+--------------+--------------------------+--------------+------------+------------+
; -1.749 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_2:inst1|add_count[19] ; Clk_50       ; Sram_CIC_2:inst1|clk_int ; 1.000        ; -0.269     ; 2.468      ;
; -1.749 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_2:inst1|add_count[10] ; Clk_50       ; Sram_CIC_2:inst1|clk_int ; 1.000        ; -0.269     ; 2.468      ;
; -1.749 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_2:inst1|add_count[11] ; Clk_50       ; Sram_CIC_2:inst1|clk_int ; 1.000        ; -0.269     ; 2.468      ;
; -1.749 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_2:inst1|add_count[12] ; Clk_50       ; Sram_CIC_2:inst1|clk_int ; 1.000        ; -0.269     ; 2.468      ;
; -1.749 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_2:inst1|add_count[13] ; Clk_50       ; Sram_CIC_2:inst1|clk_int ; 1.000        ; -0.269     ; 2.468      ;
; -1.749 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_2:inst1|add_count[14] ; Clk_50       ; Sram_CIC_2:inst1|clk_int ; 1.000        ; -0.269     ; 2.468      ;
; -1.749 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_2:inst1|add_count[15] ; Clk_50       ; Sram_CIC_2:inst1|clk_int ; 1.000        ; -0.269     ; 2.468      ;
; -1.749 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_2:inst1|add_count[16] ; Clk_50       ; Sram_CIC_2:inst1|clk_int ; 1.000        ; -0.269     ; 2.468      ;
; -1.749 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_2:inst1|add_count[17] ; Clk_50       ; Sram_CIC_2:inst1|clk_int ; 1.000        ; -0.269     ; 2.468      ;
; -1.749 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_2:inst1|add_count[18] ; Clk_50       ; Sram_CIC_2:inst1|clk_int ; 1.000        ; -0.269     ; 2.468      ;
; -1.522 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_2:inst1|add_count[0]  ; Clk_50       ; Sram_CIC_2:inst1|clk_int ; 1.000        ; -0.267     ; 2.243      ;
; -1.522 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_2:inst1|state.idle    ; Clk_50       ; Sram_CIC_2:inst1|clk_int ; 1.000        ; -0.267     ; 2.243      ;
; -1.505 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_2:inst1|add_count[1]  ; Clk_50       ; Sram_CIC_2:inst1|clk_int ; 1.000        ; -0.272     ; 2.221      ;
; -1.505 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_2:inst1|add_count[2]  ; Clk_50       ; Sram_CIC_2:inst1|clk_int ; 1.000        ; -0.272     ; 2.221      ;
; -1.505 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_2:inst1|add_count[3]  ; Clk_50       ; Sram_CIC_2:inst1|clk_int ; 1.000        ; -0.272     ; 2.221      ;
; -1.505 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_2:inst1|add_count[4]  ; Clk_50       ; Sram_CIC_2:inst1|clk_int ; 1.000        ; -0.272     ; 2.221      ;
; -1.505 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_2:inst1|add_count[5]  ; Clk_50       ; Sram_CIC_2:inst1|clk_int ; 1.000        ; -0.272     ; 2.221      ;
; -1.505 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_2:inst1|add_count[6]  ; Clk_50       ; Sram_CIC_2:inst1|clk_int ; 1.000        ; -0.272     ; 2.221      ;
; -1.505 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_2:inst1|add_count[7]  ; Clk_50       ; Sram_CIC_2:inst1|clk_int ; 1.000        ; -0.272     ; 2.221      ;
; -1.505 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_2:inst1|add_count[8]  ; Clk_50       ; Sram_CIC_2:inst1|clk_int ; 1.000        ; -0.272     ; 2.221      ;
; -1.505 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_2:inst1|add_count[9]  ; Clk_50       ; Sram_CIC_2:inst1|clk_int ; 1.000        ; -0.272     ; 2.221      ;
; -1.121 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_2:inst1|state.final   ; Clk_50       ; Sram_CIC_2:inst1|clk_int ; 1.000        ; 0.112      ; 2.221      ;
+--------+------------------------------------------------+--------------------------------+--------------+--------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'                                                                                                                                                                                                                         ;
+--------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                                            ; Launch Clock                                                 ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; -1.154 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.031      ; 2.183      ;
; -1.154 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.031      ; 2.183      ;
; -1.154 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.031      ; 2.183      ;
; -1.077 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.033      ; 2.108      ;
; -1.077 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.033      ; 2.108      ;
; -1.077 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.033      ; 2.108      ;
; -0.927 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.034      ; 1.959      ;
; -0.927 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.034      ; 1.959      ;
; -0.927 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.034      ; 1.959      ;
; -0.927 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.034      ; 1.959      ;
; -0.927 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.034      ; 1.959      ;
; -0.927 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.034      ; 1.959      ;
; -0.927 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.034      ; 1.959      ;
; -0.927 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.034      ; 1.959      ;
; -0.927 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.034      ; 1.959      ;
; -0.927 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.034      ; 1.959      ;
; -0.865 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.034      ; 1.897      ;
; -0.865 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.034      ; 1.897      ;
+--------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'Clk_50'                                                                                                            ;
+--------+------------------------------------------+---------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+---------------------------+--------------+-------------+--------------+------------+------------+
; -0.993 ; CIC_SRAM_controller:inst|state.escritura ; sram:inst3|SRAM_DQ[3]~en  ; Clk_50       ; Clk_50      ; 1.000        ; -0.087     ; 1.904      ;
; -0.977 ; CIC_SRAM_controller:inst|state.escritura ; sram:inst3|SRAM_DQ[2]~en  ; Clk_50       ; Clk_50      ; 1.000        ; -0.067     ; 1.908      ;
; -0.977 ; CIC_SRAM_controller:inst|state.escritura ; sram:inst3|SRAM_DQ[5]~en  ; Clk_50       ; Clk_50      ; 1.000        ; -0.067     ; 1.908      ;
; -0.977 ; CIC_SRAM_controller:inst|state.escritura ; sram:inst3|SRAM_DQ[7]~en  ; Clk_50       ; Clk_50      ; 1.000        ; -0.067     ; 1.908      ;
; -0.977 ; CIC_SRAM_controller:inst|state.escritura ; sram:inst3|SRAM_DQ[8]~en  ; Clk_50       ; Clk_50      ; 1.000        ; -0.067     ; 1.908      ;
; -0.977 ; CIC_SRAM_controller:inst|state.escritura ; sram:inst3|SRAM_DQ[9]~en  ; Clk_50       ; Clk_50      ; 1.000        ; -0.067     ; 1.908      ;
; -0.977 ; CIC_SRAM_controller:inst|state.escritura ; sram:inst3|SRAM_DQ[10]~en ; Clk_50       ; Clk_50      ; 1.000        ; -0.067     ; 1.908      ;
; -0.977 ; CIC_SRAM_controller:inst|state.escritura ; sram:inst3|SRAM_DQ[11]~en ; Clk_50       ; Clk_50      ; 1.000        ; -0.067     ; 1.908      ;
; -0.977 ; CIC_SRAM_controller:inst|state.escritura ; sram:inst3|SRAM_DQ[12]~en ; Clk_50       ; Clk_50      ; 1.000        ; -0.067     ; 1.908      ;
; -0.977 ; CIC_SRAM_controller:inst|state.escritura ; sram:inst3|SRAM_DQ[14]~en ; Clk_50       ; Clk_50      ; 1.000        ; -0.067     ; 1.908      ;
; -0.977 ; CIC_SRAM_controller:inst|state.escritura ; sram:inst3|SRAM_DQ[15]~en ; Clk_50       ; Clk_50      ; 1.000        ; -0.067     ; 1.908      ;
; -0.878 ; CIC_SRAM_controller:inst|state.escritura ; sram:inst3|SRAM_DQ[4]~en  ; Clk_50       ; Clk_50      ; 1.000        ; -0.083     ; 1.793      ;
; -0.878 ; CIC_SRAM_controller:inst|state.escritura ; sram:inst3|SRAM_DQ[6]~en  ; Clk_50       ; Clk_50      ; 1.000        ; -0.083     ; 1.793      ;
; -0.878 ; CIC_SRAM_controller:inst|state.escritura ; sram:inst3|SRAM_LB_N      ; Clk_50       ; Clk_50      ; 1.000        ; -0.083     ; 1.793      ;
; -0.878 ; CIC_SRAM_controller:inst|state.escritura ; sram:inst3|SRAM_UB_N      ; Clk_50       ; Clk_50      ; 1.000        ; -0.083     ; 1.793      ;
; -0.786 ; CIC_SRAM_controller:inst|state.escritura ; sram:inst3|SRAM_DQ[0]~en  ; Clk_50       ; Clk_50      ; 1.000        ; 0.321      ; 2.105      ;
; -0.786 ; CIC_SRAM_controller:inst|state.escritura ; sram:inst3|SRAM_DQ[1]~en  ; Clk_50       ; Clk_50      ; 1.000        ; 0.321      ; 2.105      ;
; -0.786 ; CIC_SRAM_controller:inst|state.escritura ; sram:inst3|SRAM_DQ[13]~en ; Clk_50       ; Clk_50      ; 1.000        ; 0.321      ; 2.105      ;
+--------+------------------------------------------+---------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'Programador_controlador_block:inst5|controlador:inst|clk_int'                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                       ; To Node                                                               ; Launch Clock                                                   ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; -0.909 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.308     ; 1.599      ;
; -0.796 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.308     ; 1.486      ;
; -0.796 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.308     ; 1.486      ;
; -0.796 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.308     ; 1.486      ;
; -0.796 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.start     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.308     ; 1.486      ;
; -0.796 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.308     ; 1.486      ;
; -0.796 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.stop_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.308     ; 1.486      ;
; -0.796 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_fin   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.308     ; 1.486      ;
; -0.796 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_3     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.308     ; 1.486      ;
; -0.796 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_2     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.308     ; 1.486      ;
; -0.796 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_1     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.308     ; 1.486      ;
; -0.796 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.308     ; 1.486      ;
; -0.796 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_write_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.308     ; 1.486      ;
; -0.796 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_write_1 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.308     ; 1.486      ;
; -0.796 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.error     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.308     ; 1.486      ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'Programador_controlador_block:inst5|controlador:inst|clk_int'                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                               ; Launch Clock                                                   ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 1.151 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.034     ; 1.323      ;
; 1.151 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.034     ; 1.323      ;
; 1.151 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.034     ; 1.323      ;
; 1.151 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.start     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.034     ; 1.323      ;
; 1.151 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.034     ; 1.323      ;
; 1.151 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.stop_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.034     ; 1.323      ;
; 1.151 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_fin   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.034     ; 1.323      ;
; 1.151 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_3     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.034     ; 1.323      ;
; 1.151 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_2     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.034     ; 1.323      ;
; 1.151 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_1     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.034     ; 1.323      ;
; 1.151 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.034     ; 1.323      ;
; 1.151 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_write_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.034     ; 1.323      ;
; 1.151 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_write_1 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.034     ; 1.323      ;
; 1.151 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.error     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.034     ; 1.323      ;
; 1.298 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.034     ; 1.470      ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'                                                                                                                                                                                                                         ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                            ; Launch Clock                                                 ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; 1.259 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.308      ; 1.773      ;
; 1.259 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.308      ; 1.773      ;
; 1.304 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.307      ; 1.817      ;
; 1.304 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.307      ; 1.817      ;
; 1.304 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.307      ; 1.817      ;
; 1.304 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.307      ; 1.817      ;
; 1.304 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.307      ; 1.817      ;
; 1.304 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.307      ; 1.817      ;
; 1.304 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.307      ; 1.817      ;
; 1.304 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.307      ; 1.817      ;
; 1.304 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.307      ; 1.817      ;
; 1.304 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.307      ; 1.817      ;
; 1.481 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.307      ; 1.994      ;
; 1.481 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.307      ; 1.994      ;
; 1.481 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.307      ; 1.994      ;
; 1.538 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.305      ; 2.049      ;
; 1.538 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.305      ; 2.049      ;
; 1.538 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.305      ; 2.049      ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'Clk_50'                                                                                                            ;
+-------+------------------------------------------+---------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+---------------------------+--------------+-------------+--------------+------------+------------+
; 1.307 ; CIC_SRAM_controller:inst|state.escritura ; sram:inst3|SRAM_DQ[0]~en  ; Clk_50       ; Clk_50      ; 0.000        ; 0.499      ; 1.992      ;
; 1.307 ; CIC_SRAM_controller:inst|state.escritura ; sram:inst3|SRAM_DQ[1]~en  ; Clk_50       ; Clk_50      ; 0.000        ; 0.499      ; 1.992      ;
; 1.307 ; CIC_SRAM_controller:inst|state.escritura ; sram:inst3|SRAM_DQ[13]~en ; Clk_50       ; Clk_50      ; 0.000        ; 0.499      ; 1.992      ;
; 1.424 ; CIC_SRAM_controller:inst|state.escritura ; sram:inst3|SRAM_DQ[4]~en  ; Clk_50       ; Clk_50      ; 0.000        ; 0.079      ; 1.689      ;
; 1.424 ; CIC_SRAM_controller:inst|state.escritura ; sram:inst3|SRAM_DQ[6]~en  ; Clk_50       ; Clk_50      ; 0.000        ; 0.079      ; 1.689      ;
; 1.424 ; CIC_SRAM_controller:inst|state.escritura ; sram:inst3|SRAM_LB_N      ; Clk_50       ; Clk_50      ; 0.000        ; 0.079      ; 1.689      ;
; 1.424 ; CIC_SRAM_controller:inst|state.escritura ; sram:inst3|SRAM_UB_N      ; Clk_50       ; Clk_50      ; 0.000        ; 0.079      ; 1.689      ;
; 1.496 ; CIC_SRAM_controller:inst|state.escritura ; sram:inst3|SRAM_DQ[2]~en  ; Clk_50       ; Clk_50      ; 0.000        ; 0.095      ; 1.777      ;
; 1.496 ; CIC_SRAM_controller:inst|state.escritura ; sram:inst3|SRAM_DQ[5]~en  ; Clk_50       ; Clk_50      ; 0.000        ; 0.095      ; 1.777      ;
; 1.496 ; CIC_SRAM_controller:inst|state.escritura ; sram:inst3|SRAM_DQ[7]~en  ; Clk_50       ; Clk_50      ; 0.000        ; 0.095      ; 1.777      ;
; 1.496 ; CIC_SRAM_controller:inst|state.escritura ; sram:inst3|SRAM_DQ[8]~en  ; Clk_50       ; Clk_50      ; 0.000        ; 0.095      ; 1.777      ;
; 1.496 ; CIC_SRAM_controller:inst|state.escritura ; sram:inst3|SRAM_DQ[9]~en  ; Clk_50       ; Clk_50      ; 0.000        ; 0.095      ; 1.777      ;
; 1.496 ; CIC_SRAM_controller:inst|state.escritura ; sram:inst3|SRAM_DQ[10]~en ; Clk_50       ; Clk_50      ; 0.000        ; 0.095      ; 1.777      ;
; 1.496 ; CIC_SRAM_controller:inst|state.escritura ; sram:inst3|SRAM_DQ[11]~en ; Clk_50       ; Clk_50      ; 0.000        ; 0.095      ; 1.777      ;
; 1.496 ; CIC_SRAM_controller:inst|state.escritura ; sram:inst3|SRAM_DQ[12]~en ; Clk_50       ; Clk_50      ; 0.000        ; 0.095      ; 1.777      ;
; 1.496 ; CIC_SRAM_controller:inst|state.escritura ; sram:inst3|SRAM_DQ[14]~en ; Clk_50       ; Clk_50      ; 0.000        ; 0.095      ; 1.777      ;
; 1.496 ; CIC_SRAM_controller:inst|state.escritura ; sram:inst3|SRAM_DQ[15]~en ; Clk_50       ; Clk_50      ; 0.000        ; 0.095      ; 1.777      ;
; 1.504 ; CIC_SRAM_controller:inst|state.escritura ; sram:inst3|SRAM_DQ[3]~en  ; Clk_50       ; Clk_50      ; 0.000        ; 0.074      ; 1.764      ;
+-------+------------------------------------------+---------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'Sram_CIC_2:inst1|clk_int'                                                                                                                  ;
+-------+------------------------------------------------+--------------------------------+--------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                        ; Launch Clock ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+--------------------------------+--------------+--------------------------+--------------+------------+------------+
; 1.505 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_2:inst1|state.final   ; Clk_50       ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.378      ; 2.099      ;
; 1.903 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_2:inst1|add_count[0]  ; Clk_50       ; Sram_CIC_2:inst1|clk_int ; 0.000        ; -0.017     ; 2.102      ;
; 1.903 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_2:inst1|state.idle    ; Clk_50       ; Sram_CIC_2:inst1|clk_int ; 0.000        ; -0.017     ; 2.102      ;
; 1.905 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_2:inst1|add_count[1]  ; Clk_50       ; Sram_CIC_2:inst1|clk_int ; 0.000        ; -0.022     ; 2.099      ;
; 1.905 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_2:inst1|add_count[2]  ; Clk_50       ; Sram_CIC_2:inst1|clk_int ; 0.000        ; -0.022     ; 2.099      ;
; 1.905 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_2:inst1|add_count[3]  ; Clk_50       ; Sram_CIC_2:inst1|clk_int ; 0.000        ; -0.022     ; 2.099      ;
; 1.905 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_2:inst1|add_count[4]  ; Clk_50       ; Sram_CIC_2:inst1|clk_int ; 0.000        ; -0.022     ; 2.099      ;
; 1.905 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_2:inst1|add_count[5]  ; Clk_50       ; Sram_CIC_2:inst1|clk_int ; 0.000        ; -0.022     ; 2.099      ;
; 1.905 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_2:inst1|add_count[6]  ; Clk_50       ; Sram_CIC_2:inst1|clk_int ; 0.000        ; -0.022     ; 2.099      ;
; 1.905 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_2:inst1|add_count[7]  ; Clk_50       ; Sram_CIC_2:inst1|clk_int ; 0.000        ; -0.022     ; 2.099      ;
; 1.905 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_2:inst1|add_count[8]  ; Clk_50       ; Sram_CIC_2:inst1|clk_int ; 0.000        ; -0.022     ; 2.099      ;
; 1.905 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_2:inst1|add_count[9]  ; Clk_50       ; Sram_CIC_2:inst1|clk_int ; 0.000        ; -0.022     ; 2.099      ;
; 2.146 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_2:inst1|add_count[19] ; Clk_50       ; Sram_CIC_2:inst1|clk_int ; 0.000        ; -0.019     ; 2.343      ;
; 2.146 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_2:inst1|add_count[10] ; Clk_50       ; Sram_CIC_2:inst1|clk_int ; 0.000        ; -0.019     ; 2.343      ;
; 2.146 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_2:inst1|add_count[11] ; Clk_50       ; Sram_CIC_2:inst1|clk_int ; 0.000        ; -0.019     ; 2.343      ;
; 2.146 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_2:inst1|add_count[12] ; Clk_50       ; Sram_CIC_2:inst1|clk_int ; 0.000        ; -0.019     ; 2.343      ;
; 2.146 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_2:inst1|add_count[13] ; Clk_50       ; Sram_CIC_2:inst1|clk_int ; 0.000        ; -0.019     ; 2.343      ;
; 2.146 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_2:inst1|add_count[14] ; Clk_50       ; Sram_CIC_2:inst1|clk_int ; 0.000        ; -0.019     ; 2.343      ;
; 2.146 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_2:inst1|add_count[15] ; Clk_50       ; Sram_CIC_2:inst1|clk_int ; 0.000        ; -0.019     ; 2.343      ;
; 2.146 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_2:inst1|add_count[16] ; Clk_50       ; Sram_CIC_2:inst1|clk_int ; 0.000        ; -0.019     ; 2.343      ;
; 2.146 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_2:inst1|add_count[17] ; Clk_50       ; Sram_CIC_2:inst1|clk_int ; 0.000        ; -0.019     ; 2.343      ;
; 2.146 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_2:inst1|add_count[18] ; Clk_50       ; Sram_CIC_2:inst1|clk_int ; 0.000        ; -0.019     ; 2.343      ;
+-------+------------------------------------------------+--------------------------------+--------------+--------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'Pix_clk'                                                                                                                                        ;
+-------+------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.715 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Clk_50       ; Pix_clk     ; -0.500       ; 0.189      ; 1.630      ;
; 1.943 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Clk_50       ; Pix_clk     ; -0.500       ; 0.187      ; 1.856      ;
; 1.943 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Clk_50       ; Pix_clk     ; -0.500       ; 0.187      ; 1.856      ;
; 1.943 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Clk_50       ; Pix_clk     ; -0.500       ; 0.187      ; 1.856      ;
; 1.943 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Clk_50       ; Pix_clk     ; -0.500       ; 0.187      ; 1.856      ;
; 1.943 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Clk_50       ; Pix_clk     ; -0.500       ; 0.187      ; 1.856      ;
; 1.943 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Clk_50       ; Pix_clk     ; -0.500       ; 0.187      ; 1.856      ;
; 1.943 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Clk_50       ; Pix_clk     ; -0.500       ; 0.187      ; 1.856      ;
; 1.943 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Clk_50       ; Pix_clk     ; -0.500       ; 0.187      ; 1.856      ;
; 1.943 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Clk_50       ; Pix_clk     ; -0.500       ; 0.187      ; 1.856      ;
; 1.943 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[10] ; Clk_50       ; Pix_clk     ; -0.500       ; 0.187      ; 1.856      ;
; 2.188 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[13] ; Clk_50       ; Pix_clk     ; -0.500       ; 0.188      ; 2.102      ;
; 2.188 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[11] ; Clk_50       ; Pix_clk     ; -0.500       ; 0.188      ; 2.102      ;
; 2.188 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[12] ; Clk_50       ; Pix_clk     ; -0.500       ; 0.188      ; 2.102      ;
; 2.188 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[15] ; Clk_50       ; Pix_clk     ; -0.500       ; 0.188      ; 2.102      ;
; 2.188 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[14] ; Clk_50       ; Pix_clk     ; -0.500       ; 0.188      ; 2.102      ;
; 2.188 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[17] ; Clk_50       ; Pix_clk     ; -0.500       ; 0.188      ; 2.102      ;
; 2.188 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[16] ; Clk_50       ; Pix_clk     ; -0.500       ; 0.188      ; 2.102      ;
; 2.188 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[18] ; Clk_50       ; Pix_clk     ; -0.500       ; 0.188      ; 2.102      ;
; 2.188 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[19] ; Clk_50       ; Pix_clk     ; -0.500       ; 0.188      ; 2.102      ;
; 2.188 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[20] ; Clk_50       ; Pix_clk     ; -0.500       ; 0.188      ; 2.102      ;
+-------+------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                             ;
+------------+-----------------+----------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                     ; Note                                                          ;
+------------+-----------------+----------------------------------------------------------------+---------------------------------------------------------------+
; 246.91 MHz ; 246.91 MHz      ; divisor:inst2|clk_int                                          ;                                                               ;
; 295.16 MHz ; 250.0 MHz       ; Clk_50                                                         ; limit due to minimum period restriction (max I/O toggle rate) ;
; 340.02 MHz ; 340.02 MHz      ; Sram_CIC_2:inst1|clk_int                                       ;                                                               ;
; 346.86 MHz ; 346.86 MHz      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ;                                                               ;
; 362.58 MHz ; 250.0 MHz       ; Pix_clk                                                        ; limit due to minimum period restriction (max I/O toggle rate) ;
; 381.53 MHz ; 381.53 MHz      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ;                                                               ;
+------------+-----------------+----------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                      ;
+----------------------------------------------------------------+--------+---------------+
; Clock                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------+--------+---------------+
; Sram_CIC_2:inst1|clk_int                                       ; -3.870 ; -77.875       ;
; divisor:inst2|clk_int                                          ; -3.050 ; -13.339       ;
; Clk_50                                                         ; -2.388 ; -107.320      ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; -2.230 ; -23.911       ;
; Pix_clk                                                        ; -1.940 ; -37.020       ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; -1.883 ; -20.572       ;
+----------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                      ;
+----------------------------------------------------------------+-------+---------------+
; Clock                                                          ; Slack ; End Point TNS ;
+----------------------------------------------------------------+-------+---------------+
; Sram_CIC_2:inst1|clk_int                                       ; 0.341 ; 0.000         ;
; Clk_50                                                         ; 0.349 ; 0.000         ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.354 ; 0.000         ;
; divisor:inst2|clk_int                                          ; 0.354 ; 0.000         ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; 0.355 ; 0.000         ;
; Pix_clk                                                        ; 0.356 ; 0.000         ;
+----------------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                                   ;
+----------------------------------------------------------------+--------+---------------+
; Clock                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------+--------+---------------+
; Pix_clk                                                        ; -1.587 ; -30.758       ;
; Sram_CIC_2:inst1|clk_int                                       ; -1.515 ; -30.252       ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; -0.933 ; -13.960       ;
; Clk_50                                                         ; -0.791 ; -13.126       ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; -0.733 ; -9.427        ;
+----------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                                   ;
+----------------------------------------------------------------+-------+---------------+
; Clock                                                          ; Slack ; End Point TNS ;
+----------------------------------------------------------------+-------+---------------+
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; 1.059 ; 0.000         ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.141 ; 0.000         ;
; Clk_50                                                         ; 1.188 ; 0.000         ;
; Sram_CIC_2:inst1|clk_int                                       ; 1.394 ; 0.000         ;
; Pix_clk                                                        ; 1.615 ; 0.000         ;
+----------------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                        ;
+----------------------------------------------------------------+--------+---------------+
; Clock                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------+--------+---------------+
; Clk_50                                                         ; -3.000 ; -119.935      ;
; Pix_clk                                                        ; -3.000 ; -29.985       ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; -1.285 ; -30.840       ;
; Sram_CIC_2:inst1|clk_int                                       ; -1.285 ; -28.270       ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; -1.285 ; -25.700       ;
; divisor:inst2|clk_int                                          ; -1.285 ; -14.135       ;
+----------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Sram_CIC_2:inst1|clk_int'                                                                                                                        ;
+--------+--------------------------------------------------+--------------------------------+--------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                        ; Launch Clock ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+--------------------------------+--------------+--------------------------+--------------+------------+------------+
; -3.870 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Sram_CIC_2:inst1|add_count[19] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.318     ; 4.041      ;
; -3.870 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Sram_CIC_2:inst1|add_count[10] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.318     ; 4.041      ;
; -3.870 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Sram_CIC_2:inst1|add_count[11] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.318     ; 4.041      ;
; -3.870 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Sram_CIC_2:inst1|add_count[12] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.318     ; 4.041      ;
; -3.870 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Sram_CIC_2:inst1|add_count[13] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.318     ; 4.041      ;
; -3.870 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Sram_CIC_2:inst1|add_count[14] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.318     ; 4.041      ;
; -3.870 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Sram_CIC_2:inst1|add_count[15] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.318     ; 4.041      ;
; -3.870 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Sram_CIC_2:inst1|add_count[16] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.318     ; 4.041      ;
; -3.870 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Sram_CIC_2:inst1|add_count[17] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.318     ; 4.041      ;
; -3.870 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Sram_CIC_2:inst1|add_count[18] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.318     ; 4.041      ;
; -3.869 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_2:inst1|add_count[19] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.318     ; 4.040      ;
; -3.869 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_2:inst1|add_count[10] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.318     ; 4.040      ;
; -3.869 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_2:inst1|add_count[11] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.318     ; 4.040      ;
; -3.869 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_2:inst1|add_count[12] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.318     ; 4.040      ;
; -3.869 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_2:inst1|add_count[13] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.318     ; 4.040      ;
; -3.869 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_2:inst1|add_count[14] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.318     ; 4.040      ;
; -3.869 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_2:inst1|add_count[15] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.318     ; 4.040      ;
; -3.869 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_2:inst1|add_count[16] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.318     ; 4.040      ;
; -3.869 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_2:inst1|add_count[17] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.318     ; 4.040      ;
; -3.869 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_2:inst1|add_count[18] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.318     ; 4.040      ;
; -3.865 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Sram_CIC_2:inst1|add_count[19] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.318     ; 4.036      ;
; -3.865 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Sram_CIC_2:inst1|add_count[10] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.318     ; 4.036      ;
; -3.865 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Sram_CIC_2:inst1|add_count[11] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.318     ; 4.036      ;
; -3.865 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Sram_CIC_2:inst1|add_count[12] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.318     ; 4.036      ;
; -3.865 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Sram_CIC_2:inst1|add_count[13] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.318     ; 4.036      ;
; -3.865 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Sram_CIC_2:inst1|add_count[14] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.318     ; 4.036      ;
; -3.865 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Sram_CIC_2:inst1|add_count[15] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.318     ; 4.036      ;
; -3.865 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Sram_CIC_2:inst1|add_count[16] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.318     ; 4.036      ;
; -3.865 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Sram_CIC_2:inst1|add_count[17] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.318     ; 4.036      ;
; -3.865 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Sram_CIC_2:inst1|add_count[18] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.318     ; 4.036      ;
; -3.842 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Sram_CIC_2:inst1|add_count[19] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.320     ; 4.011      ;
; -3.842 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Sram_CIC_2:inst1|add_count[10] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.320     ; 4.011      ;
; -3.842 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Sram_CIC_2:inst1|add_count[11] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.320     ; 4.011      ;
; -3.842 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Sram_CIC_2:inst1|add_count[12] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.320     ; 4.011      ;
; -3.842 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Sram_CIC_2:inst1|add_count[13] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.320     ; 4.011      ;
; -3.842 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Sram_CIC_2:inst1|add_count[14] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.320     ; 4.011      ;
; -3.842 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Sram_CIC_2:inst1|add_count[15] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.320     ; 4.011      ;
; -3.842 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Sram_CIC_2:inst1|add_count[16] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.320     ; 4.011      ;
; -3.842 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Sram_CIC_2:inst1|add_count[17] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.320     ; 4.011      ;
; -3.842 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Sram_CIC_2:inst1|add_count[18] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.320     ; 4.011      ;
; -3.834 ; Capture_Input_Controller:inst4|pix_count_int[12] ; Sram_CIC_2:inst1|add_count[19] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.320     ; 4.003      ;
; -3.834 ; Capture_Input_Controller:inst4|pix_count_int[12] ; Sram_CIC_2:inst1|add_count[10] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.320     ; 4.003      ;
; -3.834 ; Capture_Input_Controller:inst4|pix_count_int[12] ; Sram_CIC_2:inst1|add_count[11] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.320     ; 4.003      ;
; -3.834 ; Capture_Input_Controller:inst4|pix_count_int[12] ; Sram_CIC_2:inst1|add_count[12] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.320     ; 4.003      ;
; -3.834 ; Capture_Input_Controller:inst4|pix_count_int[12] ; Sram_CIC_2:inst1|add_count[13] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.320     ; 4.003      ;
; -3.834 ; Capture_Input_Controller:inst4|pix_count_int[12] ; Sram_CIC_2:inst1|add_count[14] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.320     ; 4.003      ;
; -3.834 ; Capture_Input_Controller:inst4|pix_count_int[12] ; Sram_CIC_2:inst1|add_count[15] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.320     ; 4.003      ;
; -3.834 ; Capture_Input_Controller:inst4|pix_count_int[12] ; Sram_CIC_2:inst1|add_count[16] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.320     ; 4.003      ;
; -3.834 ; Capture_Input_Controller:inst4|pix_count_int[12] ; Sram_CIC_2:inst1|add_count[17] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.320     ; 4.003      ;
; -3.834 ; Capture_Input_Controller:inst4|pix_count_int[12] ; Sram_CIC_2:inst1|add_count[18] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.320     ; 4.003      ;
; -3.829 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_2:inst1|add_count[19] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.318     ; 4.000      ;
; -3.829 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_2:inst1|add_count[10] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.318     ; 4.000      ;
; -3.829 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_2:inst1|add_count[11] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.318     ; 4.000      ;
; -3.829 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_2:inst1|add_count[12] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.318     ; 4.000      ;
; -3.829 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_2:inst1|add_count[13] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.318     ; 4.000      ;
; -3.829 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_2:inst1|add_count[14] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.318     ; 4.000      ;
; -3.829 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_2:inst1|add_count[15] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.318     ; 4.000      ;
; -3.829 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_2:inst1|add_count[16] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.318     ; 4.000      ;
; -3.829 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_2:inst1|add_count[17] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.318     ; 4.000      ;
; -3.829 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_2:inst1|add_count[18] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.318     ; 4.000      ;
; -3.821 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_2:inst1|add_count[19] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.318     ; 3.992      ;
; -3.821 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_2:inst1|add_count[10] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.318     ; 3.992      ;
; -3.821 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_2:inst1|add_count[11] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.318     ; 3.992      ;
; -3.821 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_2:inst1|add_count[12] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.318     ; 3.992      ;
; -3.821 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_2:inst1|add_count[13] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.318     ; 3.992      ;
; -3.821 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_2:inst1|add_count[14] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.318     ; 3.992      ;
; -3.821 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_2:inst1|add_count[15] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.318     ; 3.992      ;
; -3.821 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_2:inst1|add_count[16] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.318     ; 3.992      ;
; -3.821 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_2:inst1|add_count[17] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.318     ; 3.992      ;
; -3.821 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_2:inst1|add_count[18] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.318     ; 3.992      ;
; -3.815 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Sram_CIC_2:inst1|add_count[19] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.320     ; 3.984      ;
; -3.815 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Sram_CIC_2:inst1|add_count[10] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.320     ; 3.984      ;
; -3.815 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Sram_CIC_2:inst1|add_count[11] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.320     ; 3.984      ;
; -3.815 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Sram_CIC_2:inst1|add_count[12] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.320     ; 3.984      ;
; -3.815 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Sram_CIC_2:inst1|add_count[13] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.320     ; 3.984      ;
; -3.815 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Sram_CIC_2:inst1|add_count[14] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.320     ; 3.984      ;
; -3.815 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Sram_CIC_2:inst1|add_count[15] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.320     ; 3.984      ;
; -3.815 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Sram_CIC_2:inst1|add_count[16] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.320     ; 3.984      ;
; -3.815 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Sram_CIC_2:inst1|add_count[17] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.320     ; 3.984      ;
; -3.815 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Sram_CIC_2:inst1|add_count[18] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.320     ; 3.984      ;
; -3.716 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Sram_CIC_2:inst1|add_count[19] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.320     ; 3.885      ;
; -3.716 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Sram_CIC_2:inst1|add_count[10] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.320     ; 3.885      ;
; -3.716 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Sram_CIC_2:inst1|add_count[11] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.320     ; 3.885      ;
; -3.716 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Sram_CIC_2:inst1|add_count[12] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.320     ; 3.885      ;
; -3.716 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Sram_CIC_2:inst1|add_count[13] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.320     ; 3.885      ;
; -3.716 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Sram_CIC_2:inst1|add_count[14] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.320     ; 3.885      ;
; -3.716 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Sram_CIC_2:inst1|add_count[15] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.320     ; 3.885      ;
; -3.716 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Sram_CIC_2:inst1|add_count[16] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.320     ; 3.885      ;
; -3.716 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Sram_CIC_2:inst1|add_count[17] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.320     ; 3.885      ;
; -3.716 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Sram_CIC_2:inst1|add_count[18] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.320     ; 3.885      ;
; -3.707 ; Capture_Input_Controller:inst4|pix_count_int[15] ; Sram_CIC_2:inst1|add_count[19] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.320     ; 3.876      ;
; -3.707 ; Capture_Input_Controller:inst4|pix_count_int[15] ; Sram_CIC_2:inst1|add_count[10] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.320     ; 3.876      ;
; -3.707 ; Capture_Input_Controller:inst4|pix_count_int[15] ; Sram_CIC_2:inst1|add_count[11] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.320     ; 3.876      ;
; -3.707 ; Capture_Input_Controller:inst4|pix_count_int[15] ; Sram_CIC_2:inst1|add_count[12] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.320     ; 3.876      ;
; -3.707 ; Capture_Input_Controller:inst4|pix_count_int[15] ; Sram_CIC_2:inst1|add_count[13] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.320     ; 3.876      ;
; -3.707 ; Capture_Input_Controller:inst4|pix_count_int[15] ; Sram_CIC_2:inst1|add_count[14] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.320     ; 3.876      ;
; -3.707 ; Capture_Input_Controller:inst4|pix_count_int[15] ; Sram_CIC_2:inst1|add_count[15] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.320     ; 3.876      ;
; -3.707 ; Capture_Input_Controller:inst4|pix_count_int[15] ; Sram_CIC_2:inst1|add_count[16] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.320     ; 3.876      ;
; -3.707 ; Capture_Input_Controller:inst4|pix_count_int[15] ; Sram_CIC_2:inst1|add_count[17] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.320     ; 3.876      ;
; -3.707 ; Capture_Input_Controller:inst4|pix_count_int[15] ; Sram_CIC_2:inst1|add_count[18] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.320     ; 3.876      ;
+--------+--------------------------------------------------+--------------------------------+--------------+--------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'divisor:inst2|clk_int'                                                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                                                            ; To Node                                                              ; Launch Clock                                                   ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------+-----------------------+--------------+------------+------------+
; -3.050 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[0]   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 3.977      ;
; -2.822 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst5|controlador:inst|clk_int_2       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 3.749      ;
; -2.708 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst5|controlador:inst|clk_int_2       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 3.635      ;
; -2.577 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst5|controlador:inst|clk_int_2       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 3.504      ;
; -2.523 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst5|controlador:inst|clk_int         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 3.450      ;
; -2.501 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst5|controlador:inst|clk_int         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 3.428      ;
; -2.439 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst5|controlador:inst|clk_int         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 3.366      ;
; -2.415 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[0]   ; Programador_controlador_block:inst5|controlador:inst|clk_int         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.071     ; 3.343      ;
; -2.182 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; Programador_controlador_block:inst5|controlador:inst|clk_int_2       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.496     ; 2.685      ;
; -2.181 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst5|controlador:inst|clk_int         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 3.108      ;
; -1.675 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[0]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.602      ;
; -1.447 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.374      ;
; -1.326 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.253      ;
; -1.304 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.231      ;
; -1.302 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; divisor:inst2|clk_int ; 0.500        ; 2.581      ; 4.595      ;
; -1.269 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[0]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; 0.335      ; 2.603      ;
; -1.242 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.169      ;
; -1.218 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[0]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.071     ; 2.146      ;
; -1.204 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.131      ;
; -1.202 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 2.129      ;
; -1.194 ; Programador_controlador_block:inst5|controlador:inst|clk_int         ; Programador_controlador_block:inst5|controlador:inst|clk_int         ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; divisor:inst2|clk_int ; 0.500        ; 2.582      ; 4.488      ;
; -1.041 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; 0.335      ; 2.375      ;
; -0.925 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; divisor:inst2|clk_int ; 1.000        ; 2.581      ; 4.718      ;
; -0.867 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[0]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.071     ; 1.795      ;
; -0.847 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 1.774      ;
; -0.813 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; 0.335      ; 2.147      ;
; -0.796 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; 0.335      ; 2.130      ;
; -0.779 ; Programador_controlador_block:inst5|controlador:inst|clk_int         ; Programador_controlador_block:inst5|controlador:inst|clk_int         ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; divisor:inst2|clk_int ; 1.000        ; 2.582      ; 4.573      ;
; -0.717 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 1.644      ;
; -0.698 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 1.625      ;
; -0.695 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 1.622      ;
; -0.677 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.496     ; 1.180      ;
; -0.665 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[0]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 1.592      ;
; -0.633 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 1.560      ;
; -0.609 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[0]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.071     ; 1.537      ;
; -0.601 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 1.528      ;
; -0.601 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 1.528      ;
; -0.595 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 1.522      ;
; -0.590 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[0]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.071     ; 1.518      ;
; -0.549 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[0]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 1.476      ;
; -0.533 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 1.460      ;
; -0.533 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 1.460      ;
; -0.527 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 1.454      ;
; -0.365 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 1.292      ;
; -0.287 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.089     ; 1.197      ;
; -0.204 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 1.131      ;
; -0.192 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 1.119      ;
; -0.191 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 1.118      ;
; -0.073 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 1.000      ;
; 0.244  ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[0]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[0]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.072     ; 0.683      ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------+-----------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Clk_50'                                                                                                                                 ;
+--------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.388 ; CIC_SRAM_controller:inst|count_errase[13] ; CIC_SRAM_controller:inst|count_errase[16] ; Clk_50       ; Clk_50      ; 1.000        ; -0.072     ; 3.315      ;
; -2.388 ; CIC_SRAM_controller:inst|count_errase[13] ; CIC_SRAM_controller:inst|count_errase[15] ; Clk_50       ; Clk_50      ; 1.000        ; -0.072     ; 3.315      ;
; -2.388 ; CIC_SRAM_controller:inst|count_errase[13] ; CIC_SRAM_controller:inst|count_errase[18] ; Clk_50       ; Clk_50      ; 1.000        ; -0.072     ; 3.315      ;
; -2.388 ; CIC_SRAM_controller:inst|count_errase[13] ; CIC_SRAM_controller:inst|count_errase[17] ; Clk_50       ; Clk_50      ; 1.000        ; -0.072     ; 3.315      ;
; -2.388 ; CIC_SRAM_controller:inst|count_errase[13] ; CIC_SRAM_controller:inst|count_errase[19] ; Clk_50       ; Clk_50      ; 1.000        ; -0.072     ; 3.315      ;
; -2.388 ; CIC_SRAM_controller:inst|count_errase[13] ; CIC_SRAM_controller:inst|count_errase[12] ; Clk_50       ; Clk_50      ; 1.000        ; -0.072     ; 3.315      ;
; -2.388 ; CIC_SRAM_controller:inst|count_errase[13] ; CIC_SRAM_controller:inst|count_errase[13] ; Clk_50       ; Clk_50      ; 1.000        ; -0.072     ; 3.315      ;
; -2.388 ; CIC_SRAM_controller:inst|count_errase[13] ; CIC_SRAM_controller:inst|count_errase[14] ; Clk_50       ; Clk_50      ; 1.000        ; -0.072     ; 3.315      ;
; -2.386 ; CIC_SRAM_controller:inst|count_errase[12] ; CIC_SRAM_controller:inst|count_errase[16] ; Clk_50       ; Clk_50      ; 1.000        ; -0.072     ; 3.313      ;
; -2.386 ; CIC_SRAM_controller:inst|count_errase[12] ; CIC_SRAM_controller:inst|count_errase[15] ; Clk_50       ; Clk_50      ; 1.000        ; -0.072     ; 3.313      ;
; -2.386 ; CIC_SRAM_controller:inst|count_errase[12] ; CIC_SRAM_controller:inst|count_errase[18] ; Clk_50       ; Clk_50      ; 1.000        ; -0.072     ; 3.313      ;
; -2.386 ; CIC_SRAM_controller:inst|count_errase[12] ; CIC_SRAM_controller:inst|count_errase[17] ; Clk_50       ; Clk_50      ; 1.000        ; -0.072     ; 3.313      ;
; -2.386 ; CIC_SRAM_controller:inst|count_errase[12] ; CIC_SRAM_controller:inst|count_errase[19] ; Clk_50       ; Clk_50      ; 1.000        ; -0.072     ; 3.313      ;
; -2.386 ; CIC_SRAM_controller:inst|count_errase[12] ; CIC_SRAM_controller:inst|count_errase[12] ; Clk_50       ; Clk_50      ; 1.000        ; -0.072     ; 3.313      ;
; -2.386 ; CIC_SRAM_controller:inst|count_errase[12] ; CIC_SRAM_controller:inst|count_errase[13] ; Clk_50       ; Clk_50      ; 1.000        ; -0.072     ; 3.313      ;
; -2.386 ; CIC_SRAM_controller:inst|count_errase[12] ; CIC_SRAM_controller:inst|count_errase[14] ; Clk_50       ; Clk_50      ; 1.000        ; -0.072     ; 3.313      ;
; -2.281 ; CIC_SRAM_controller:inst|count_errase[19] ; CIC_SRAM_controller:inst|count_errase[16] ; Clk_50       ; Clk_50      ; 1.000        ; -0.072     ; 3.208      ;
; -2.281 ; CIC_SRAM_controller:inst|count_errase[19] ; CIC_SRAM_controller:inst|count_errase[15] ; Clk_50       ; Clk_50      ; 1.000        ; -0.072     ; 3.208      ;
; -2.281 ; CIC_SRAM_controller:inst|count_errase[19] ; CIC_SRAM_controller:inst|count_errase[18] ; Clk_50       ; Clk_50      ; 1.000        ; -0.072     ; 3.208      ;
; -2.281 ; CIC_SRAM_controller:inst|count_errase[19] ; CIC_SRAM_controller:inst|count_errase[17] ; Clk_50       ; Clk_50      ; 1.000        ; -0.072     ; 3.208      ;
; -2.281 ; CIC_SRAM_controller:inst|count_errase[19] ; CIC_SRAM_controller:inst|count_errase[19] ; Clk_50       ; Clk_50      ; 1.000        ; -0.072     ; 3.208      ;
; -2.281 ; CIC_SRAM_controller:inst|count_errase[19] ; CIC_SRAM_controller:inst|count_errase[12] ; Clk_50       ; Clk_50      ; 1.000        ; -0.072     ; 3.208      ;
; -2.281 ; CIC_SRAM_controller:inst|count_errase[19] ; CIC_SRAM_controller:inst|count_errase[13] ; Clk_50       ; Clk_50      ; 1.000        ; -0.072     ; 3.208      ;
; -2.281 ; CIC_SRAM_controller:inst|count_errase[19] ; CIC_SRAM_controller:inst|count_errase[14] ; Clk_50       ; Clk_50      ; 1.000        ; -0.072     ; 3.208      ;
; -2.277 ; CIC_SRAM_controller:inst|count_errase[14] ; CIC_SRAM_controller:inst|count_errase[16] ; Clk_50       ; Clk_50      ; 1.000        ; -0.072     ; 3.204      ;
; -2.277 ; CIC_SRAM_controller:inst|count_errase[14] ; CIC_SRAM_controller:inst|count_errase[15] ; Clk_50       ; Clk_50      ; 1.000        ; -0.072     ; 3.204      ;
; -2.277 ; CIC_SRAM_controller:inst|count_errase[14] ; CIC_SRAM_controller:inst|count_errase[18] ; Clk_50       ; Clk_50      ; 1.000        ; -0.072     ; 3.204      ;
; -2.277 ; CIC_SRAM_controller:inst|count_errase[14] ; CIC_SRAM_controller:inst|count_errase[17] ; Clk_50       ; Clk_50      ; 1.000        ; -0.072     ; 3.204      ;
; -2.277 ; CIC_SRAM_controller:inst|count_errase[14] ; CIC_SRAM_controller:inst|count_errase[19] ; Clk_50       ; Clk_50      ; 1.000        ; -0.072     ; 3.204      ;
; -2.277 ; CIC_SRAM_controller:inst|count_errase[14] ; CIC_SRAM_controller:inst|count_errase[12] ; Clk_50       ; Clk_50      ; 1.000        ; -0.072     ; 3.204      ;
; -2.277 ; CIC_SRAM_controller:inst|count_errase[14] ; CIC_SRAM_controller:inst|count_errase[13] ; Clk_50       ; Clk_50      ; 1.000        ; -0.072     ; 3.204      ;
; -2.277 ; CIC_SRAM_controller:inst|count_errase[14] ; CIC_SRAM_controller:inst|count_errase[14] ; Clk_50       ; Clk_50      ; 1.000        ; -0.072     ; 3.204      ;
; -2.256 ; CIC_SRAM_controller:inst|count_errase[16] ; CIC_SRAM_controller:inst|count_errase[16] ; Clk_50       ; Clk_50      ; 1.000        ; -0.072     ; 3.183      ;
; -2.256 ; CIC_SRAM_controller:inst|count_errase[16] ; CIC_SRAM_controller:inst|count_errase[15] ; Clk_50       ; Clk_50      ; 1.000        ; -0.072     ; 3.183      ;
; -2.256 ; CIC_SRAM_controller:inst|count_errase[16] ; CIC_SRAM_controller:inst|count_errase[18] ; Clk_50       ; Clk_50      ; 1.000        ; -0.072     ; 3.183      ;
; -2.256 ; CIC_SRAM_controller:inst|count_errase[16] ; CIC_SRAM_controller:inst|count_errase[17] ; Clk_50       ; Clk_50      ; 1.000        ; -0.072     ; 3.183      ;
; -2.256 ; CIC_SRAM_controller:inst|count_errase[16] ; CIC_SRAM_controller:inst|count_errase[19] ; Clk_50       ; Clk_50      ; 1.000        ; -0.072     ; 3.183      ;
; -2.256 ; CIC_SRAM_controller:inst|count_errase[16] ; CIC_SRAM_controller:inst|count_errase[12] ; Clk_50       ; Clk_50      ; 1.000        ; -0.072     ; 3.183      ;
; -2.256 ; CIC_SRAM_controller:inst|count_errase[16] ; CIC_SRAM_controller:inst|count_errase[13] ; Clk_50       ; Clk_50      ; 1.000        ; -0.072     ; 3.183      ;
; -2.256 ; CIC_SRAM_controller:inst|count_errase[16] ; CIC_SRAM_controller:inst|count_errase[14] ; Clk_50       ; Clk_50      ; 1.000        ; -0.072     ; 3.183      ;
; -2.243 ; CIC_SRAM_controller:inst|count_errase[17] ; CIC_SRAM_controller:inst|count_errase[16] ; Clk_50       ; Clk_50      ; 1.000        ; -0.072     ; 3.170      ;
; -2.243 ; CIC_SRAM_controller:inst|count_errase[17] ; CIC_SRAM_controller:inst|count_errase[15] ; Clk_50       ; Clk_50      ; 1.000        ; -0.072     ; 3.170      ;
; -2.243 ; CIC_SRAM_controller:inst|count_errase[17] ; CIC_SRAM_controller:inst|count_errase[18] ; Clk_50       ; Clk_50      ; 1.000        ; -0.072     ; 3.170      ;
; -2.243 ; CIC_SRAM_controller:inst|count_errase[17] ; CIC_SRAM_controller:inst|count_errase[17] ; Clk_50       ; Clk_50      ; 1.000        ; -0.072     ; 3.170      ;
; -2.243 ; CIC_SRAM_controller:inst|count_errase[17] ; CIC_SRAM_controller:inst|count_errase[19] ; Clk_50       ; Clk_50      ; 1.000        ; -0.072     ; 3.170      ;
; -2.243 ; CIC_SRAM_controller:inst|count_errase[17] ; CIC_SRAM_controller:inst|count_errase[12] ; Clk_50       ; Clk_50      ; 1.000        ; -0.072     ; 3.170      ;
; -2.243 ; CIC_SRAM_controller:inst|count_errase[17] ; CIC_SRAM_controller:inst|count_errase[13] ; Clk_50       ; Clk_50      ; 1.000        ; -0.072     ; 3.170      ;
; -2.243 ; CIC_SRAM_controller:inst|count_errase[17] ; CIC_SRAM_controller:inst|count_errase[14] ; Clk_50       ; Clk_50      ; 1.000        ; -0.072     ; 3.170      ;
; -2.226 ; CIC_SRAM_controller:inst|count_errase[2]  ; CIC_SRAM_controller:inst|count_errase[16] ; Clk_50       ; Clk_50      ; 1.000        ; -0.060     ; 3.165      ;
; -2.226 ; CIC_SRAM_controller:inst|count_errase[2]  ; CIC_SRAM_controller:inst|count_errase[15] ; Clk_50       ; Clk_50      ; 1.000        ; -0.060     ; 3.165      ;
; -2.226 ; CIC_SRAM_controller:inst|count_errase[2]  ; CIC_SRAM_controller:inst|count_errase[18] ; Clk_50       ; Clk_50      ; 1.000        ; -0.060     ; 3.165      ;
; -2.226 ; CIC_SRAM_controller:inst|count_errase[2]  ; CIC_SRAM_controller:inst|count_errase[17] ; Clk_50       ; Clk_50      ; 1.000        ; -0.060     ; 3.165      ;
; -2.226 ; CIC_SRAM_controller:inst|count_errase[2]  ; CIC_SRAM_controller:inst|count_errase[19] ; Clk_50       ; Clk_50      ; 1.000        ; -0.060     ; 3.165      ;
; -2.226 ; CIC_SRAM_controller:inst|count_errase[2]  ; CIC_SRAM_controller:inst|count_errase[12] ; Clk_50       ; Clk_50      ; 1.000        ; -0.060     ; 3.165      ;
; -2.226 ; CIC_SRAM_controller:inst|count_errase[2]  ; CIC_SRAM_controller:inst|count_errase[13] ; Clk_50       ; Clk_50      ; 1.000        ; -0.060     ; 3.165      ;
; -2.226 ; CIC_SRAM_controller:inst|count_errase[2]  ; CIC_SRAM_controller:inst|count_errase[14] ; Clk_50       ; Clk_50      ; 1.000        ; -0.060     ; 3.165      ;
; -2.205 ; CIC_SRAM_controller:inst|count_errase[7]  ; CIC_SRAM_controller:inst|count_errase[16] ; Clk_50       ; Clk_50      ; 1.000        ; -0.060     ; 3.144      ;
; -2.205 ; CIC_SRAM_controller:inst|count_errase[7]  ; CIC_SRAM_controller:inst|count_errase[15] ; Clk_50       ; Clk_50      ; 1.000        ; -0.060     ; 3.144      ;
; -2.205 ; CIC_SRAM_controller:inst|count_errase[7]  ; CIC_SRAM_controller:inst|count_errase[18] ; Clk_50       ; Clk_50      ; 1.000        ; -0.060     ; 3.144      ;
; -2.205 ; CIC_SRAM_controller:inst|count_errase[7]  ; CIC_SRAM_controller:inst|count_errase[17] ; Clk_50       ; Clk_50      ; 1.000        ; -0.060     ; 3.144      ;
; -2.205 ; CIC_SRAM_controller:inst|count_errase[7]  ; CIC_SRAM_controller:inst|count_errase[19] ; Clk_50       ; Clk_50      ; 1.000        ; -0.060     ; 3.144      ;
; -2.205 ; CIC_SRAM_controller:inst|count_errase[7]  ; CIC_SRAM_controller:inst|count_errase[12] ; Clk_50       ; Clk_50      ; 1.000        ; -0.060     ; 3.144      ;
; -2.205 ; CIC_SRAM_controller:inst|count_errase[7]  ; CIC_SRAM_controller:inst|count_errase[13] ; Clk_50       ; Clk_50      ; 1.000        ; -0.060     ; 3.144      ;
; -2.205 ; CIC_SRAM_controller:inst|count_errase[7]  ; CIC_SRAM_controller:inst|count_errase[14] ; Clk_50       ; Clk_50      ; 1.000        ; -0.060     ; 3.144      ;
; -2.198 ; CIC_SRAM_controller:inst|count_errase[0]  ; CIC_SRAM_controller:inst|count_errase[16] ; Clk_50       ; Clk_50      ; 1.000        ; -0.060     ; 3.137      ;
; -2.198 ; CIC_SRAM_controller:inst|count_errase[0]  ; CIC_SRAM_controller:inst|count_errase[15] ; Clk_50       ; Clk_50      ; 1.000        ; -0.060     ; 3.137      ;
; -2.198 ; CIC_SRAM_controller:inst|count_errase[0]  ; CIC_SRAM_controller:inst|count_errase[18] ; Clk_50       ; Clk_50      ; 1.000        ; -0.060     ; 3.137      ;
; -2.198 ; CIC_SRAM_controller:inst|count_errase[0]  ; CIC_SRAM_controller:inst|count_errase[17] ; Clk_50       ; Clk_50      ; 1.000        ; -0.060     ; 3.137      ;
; -2.198 ; CIC_SRAM_controller:inst|count_errase[0]  ; CIC_SRAM_controller:inst|count_errase[19] ; Clk_50       ; Clk_50      ; 1.000        ; -0.060     ; 3.137      ;
; -2.198 ; CIC_SRAM_controller:inst|count_errase[0]  ; CIC_SRAM_controller:inst|count_errase[12] ; Clk_50       ; Clk_50      ; 1.000        ; -0.060     ; 3.137      ;
; -2.198 ; CIC_SRAM_controller:inst|count_errase[0]  ; CIC_SRAM_controller:inst|count_errase[13] ; Clk_50       ; Clk_50      ; 1.000        ; -0.060     ; 3.137      ;
; -2.198 ; CIC_SRAM_controller:inst|count_errase[0]  ; CIC_SRAM_controller:inst|count_errase[14] ; Clk_50       ; Clk_50      ; 1.000        ; -0.060     ; 3.137      ;
; -2.192 ; CIC_SRAM_controller:inst|count_errase[13] ; CIC_SRAM_controller:inst|state.errase     ; Clk_50       ; Clk_50      ; 1.000        ; -0.074     ; 3.117      ;
; -2.190 ; CIC_SRAM_controller:inst|count_errase[12] ; CIC_SRAM_controller:inst|state.errase     ; Clk_50       ; Clk_50      ; 1.000        ; -0.074     ; 3.115      ;
; -2.187 ; CIC_SRAM_controller:inst|count_errase[1]  ; CIC_SRAM_controller:inst|count_errase[16] ; Clk_50       ; Clk_50      ; 1.000        ; -0.060     ; 3.126      ;
; -2.187 ; CIC_SRAM_controller:inst|count_errase[1]  ; CIC_SRAM_controller:inst|count_errase[15] ; Clk_50       ; Clk_50      ; 1.000        ; -0.060     ; 3.126      ;
; -2.187 ; CIC_SRAM_controller:inst|count_errase[1]  ; CIC_SRAM_controller:inst|count_errase[18] ; Clk_50       ; Clk_50      ; 1.000        ; -0.060     ; 3.126      ;
; -2.187 ; CIC_SRAM_controller:inst|count_errase[1]  ; CIC_SRAM_controller:inst|count_errase[17] ; Clk_50       ; Clk_50      ; 1.000        ; -0.060     ; 3.126      ;
; -2.187 ; CIC_SRAM_controller:inst|count_errase[1]  ; CIC_SRAM_controller:inst|count_errase[19] ; Clk_50       ; Clk_50      ; 1.000        ; -0.060     ; 3.126      ;
; -2.187 ; CIC_SRAM_controller:inst|count_errase[1]  ; CIC_SRAM_controller:inst|count_errase[12] ; Clk_50       ; Clk_50      ; 1.000        ; -0.060     ; 3.126      ;
; -2.187 ; CIC_SRAM_controller:inst|count_errase[1]  ; CIC_SRAM_controller:inst|count_errase[13] ; Clk_50       ; Clk_50      ; 1.000        ; -0.060     ; 3.126      ;
; -2.187 ; CIC_SRAM_controller:inst|count_errase[1]  ; CIC_SRAM_controller:inst|count_errase[14] ; Clk_50       ; Clk_50      ; 1.000        ; -0.060     ; 3.126      ;
; -2.183 ; CIC_SRAM_controller:inst|count_errase[10] ; CIC_SRAM_controller:inst|count_errase[16] ; Clk_50       ; Clk_50      ; 1.000        ; -0.060     ; 3.122      ;
; -2.183 ; CIC_SRAM_controller:inst|count_errase[10] ; CIC_SRAM_controller:inst|count_errase[15] ; Clk_50       ; Clk_50      ; 1.000        ; -0.060     ; 3.122      ;
; -2.183 ; CIC_SRAM_controller:inst|count_errase[10] ; CIC_SRAM_controller:inst|count_errase[18] ; Clk_50       ; Clk_50      ; 1.000        ; -0.060     ; 3.122      ;
; -2.183 ; CIC_SRAM_controller:inst|count_errase[10] ; CIC_SRAM_controller:inst|count_errase[17] ; Clk_50       ; Clk_50      ; 1.000        ; -0.060     ; 3.122      ;
; -2.183 ; CIC_SRAM_controller:inst|count_errase[10] ; CIC_SRAM_controller:inst|count_errase[19] ; Clk_50       ; Clk_50      ; 1.000        ; -0.060     ; 3.122      ;
; -2.183 ; CIC_SRAM_controller:inst|count_errase[10] ; CIC_SRAM_controller:inst|count_errase[12] ; Clk_50       ; Clk_50      ; 1.000        ; -0.060     ; 3.122      ;
; -2.183 ; CIC_SRAM_controller:inst|count_errase[10] ; CIC_SRAM_controller:inst|count_errase[13] ; Clk_50       ; Clk_50      ; 1.000        ; -0.060     ; 3.122      ;
; -2.183 ; CIC_SRAM_controller:inst|count_errase[10] ; CIC_SRAM_controller:inst|count_errase[14] ; Clk_50       ; Clk_50      ; 1.000        ; -0.060     ; 3.122      ;
; -2.175 ; CIC_SRAM_controller:inst|count_errase[11] ; CIC_SRAM_controller:inst|count_errase[16] ; Clk_50       ; Clk_50      ; 1.000        ; -0.060     ; 3.114      ;
; -2.175 ; CIC_SRAM_controller:inst|count_errase[11] ; CIC_SRAM_controller:inst|count_errase[15] ; Clk_50       ; Clk_50      ; 1.000        ; -0.060     ; 3.114      ;
; -2.175 ; CIC_SRAM_controller:inst|count_errase[11] ; CIC_SRAM_controller:inst|count_errase[18] ; Clk_50       ; Clk_50      ; 1.000        ; -0.060     ; 3.114      ;
; -2.175 ; CIC_SRAM_controller:inst|count_errase[11] ; CIC_SRAM_controller:inst|count_errase[17] ; Clk_50       ; Clk_50      ; 1.000        ; -0.060     ; 3.114      ;
; -2.175 ; CIC_SRAM_controller:inst|count_errase[11] ; CIC_SRAM_controller:inst|count_errase[19] ; Clk_50       ; Clk_50      ; 1.000        ; -0.060     ; 3.114      ;
; -2.175 ; CIC_SRAM_controller:inst|count_errase[11] ; CIC_SRAM_controller:inst|count_errase[12] ; Clk_50       ; Clk_50      ; 1.000        ; -0.060     ; 3.114      ;
; -2.175 ; CIC_SRAM_controller:inst|count_errase[11] ; CIC_SRAM_controller:inst|count_errase[13] ; Clk_50       ; Clk_50      ; 1.000        ; -0.060     ; 3.114      ;
; -2.175 ; CIC_SRAM_controller:inst|count_errase[11] ; CIC_SRAM_controller:inst|count_errase[14] ; Clk_50       ; Clk_50      ; 1.000        ; -0.060     ; 3.114      ;
; -2.141 ; CIC_SRAM_controller:inst|count_errase[15] ; CIC_SRAM_controller:inst|count_errase[16] ; Clk_50       ; Clk_50      ; 1.000        ; -0.072     ; 3.068      ;
; -2.141 ; CIC_SRAM_controller:inst|count_errase[15] ; CIC_SRAM_controller:inst|count_errase[15] ; Clk_50       ; Clk_50      ; 1.000        ; -0.072     ; 3.068      ;
+--------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Programador_controlador_block:inst5|controlador:inst|clk_int'                                                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------------------+---------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                             ; Launch Clock                                                   ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+---------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; -2.230 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.288     ; 2.941      ;
; -2.230 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.288     ; 2.941      ;
; -2.230 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.288     ; 2.941      ;
; -2.230 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.288     ; 2.941      ;
; -2.230 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.288     ; 2.941      ;
; -2.211 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.288     ; 2.922      ;
; -2.211 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.288     ; 2.922      ;
; -2.211 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.288     ; 2.922      ;
; -2.211 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.288     ; 2.922      ;
; -2.211 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.288     ; 2.922      ;
; -2.084 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.289     ; 2.794      ;
; -2.084 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.289     ; 2.794      ;
; -2.084 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.289     ; 2.794      ;
; -2.084 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.289     ; 2.794      ;
; -2.084 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.289     ; 2.794      ;
; -2.049 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.289     ; 2.759      ;
; -2.049 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.289     ; 2.759      ;
; -2.049 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.289     ; 2.759      ;
; -2.049 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.289     ; 2.759      ;
; -2.049 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.289     ; 2.759      ;
; -2.046 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.288     ; 2.757      ;
; -2.046 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.288     ; 2.757      ;
; -2.046 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.288     ; 2.757      ;
; -2.046 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.288     ; 2.757      ;
; -2.046 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.288     ; 2.757      ;
; -2.041 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.289     ; 2.751      ;
; -2.041 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.289     ; 2.751      ;
; -2.041 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.289     ; 2.751      ;
; -2.041 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.289     ; 2.751      ;
; -2.041 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.289     ; 2.751      ;
; -1.881 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.290     ; 2.590      ;
; -1.872 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.290     ; 2.581      ;
; -1.756 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.286     ; 2.469      ;
; -1.745 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.291     ; 2.453      ;
; -1.737 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.286     ; 2.450      ;
; -1.688 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.290     ; 2.397      ;
; -1.631 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.286     ; 2.344      ;
; -1.631 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.286     ; 2.344      ;
; -1.631 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.286     ; 2.344      ;
; -1.631 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.286     ; 2.344      ;
; -1.631 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.286     ; 2.344      ;
; -1.621 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.073     ; 2.547      ;
; -1.621 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.073     ; 2.547      ;
; -1.621 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.073     ; 2.547      ;
; -1.621 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.073     ; 2.547      ;
; -1.621 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.073     ; 2.547      ;
; -1.606 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.287     ; 2.318      ;
; -1.588 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.289     ; 2.298      ;
; -1.588 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.289     ; 2.298      ;
; -1.588 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.289     ; 2.298      ;
; -1.588 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.289     ; 2.298      ;
; -1.588 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.289     ; 2.298      ;
; -1.572 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.286     ; 2.285      ;
; -1.553 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.288     ; 2.264      ;
; -1.531 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.286     ; 2.244      ;
; -1.528 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.286     ; 2.241      ;
; -1.522 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.291     ; 2.230      ;
; -1.512 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.286     ; 2.225      ;
; -1.509 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.286     ; 2.222      ;
; -1.492 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.290     ; 2.201      ;
; -1.492 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.290     ; 2.201      ;
; -1.492 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.290     ; 2.201      ;
; -1.492 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.290     ; 2.201      ;
; -1.492 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.290     ; 2.201      ;
; -1.489 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.291     ; 2.197      ;
; -1.383 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.287     ; 2.095      ;
; -1.378 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.287     ; 2.090      ;
; -1.375 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.287     ; 2.087      ;
; -1.357 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2     ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.284     ; 2.072      ;
; -1.347 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.286     ; 2.060      ;
; -1.344 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.286     ; 2.057      ;
; -1.324 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.291     ; 2.032      ;
; -1.306 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.287     ; 2.018      ;
; -1.303 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.287     ; 2.015      ;
; -1.292 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.287     ; 2.004      ;
; -1.289 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.287     ; 2.001      ;
; -1.279 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.073     ; 2.205      ;
; -1.279 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.073     ; 2.205      ;
; -1.279 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.073     ; 2.205      ;
; -1.279 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.073     ; 2.205      ;
; -1.279 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.073     ; 2.205      ;
; -1.263 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|count[2]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.287     ; 1.975      ;
; -1.263 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.287     ; 1.975      ;
; -1.263 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.287     ; 1.975      ;
; -1.192 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.075     ; 2.116      ;
; -1.185 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.287     ; 1.897      ;
; -1.116 ; Programador_controlador_block:inst5|controlador:inst|state.stop_1     ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.284     ; 1.831      ;
; -1.109 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|count[2]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.070     ; 2.038      ;
; -1.109 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.070     ; 2.038      ;
; -1.109 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.070     ; 2.038      ;
; -1.062 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.289     ; 1.772      ;
; -1.053 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.071     ; 1.981      ;
; -1.027 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.292     ; 1.734      ;
; -0.979 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.289     ; 1.689      ;
; -0.965 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|state.ack_1   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.071     ; 1.893      ;
; -0.922 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.071     ; 1.850      ;
; -0.919 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.071     ; 1.847      ;
; -0.919 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.071     ; 1.847      ;
; -0.827 ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|programador:inst1|state.ack_1   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.072     ; 1.754      ;
; -0.821 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.075     ; 1.745      ;
+--------+-----------------------------------------------------------------------+---------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Pix_clk'                                                                                                                                             ;
+--------+-------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.940 ; CIC_SRAM_controller:inst|state.errase           ; Capture_Input_Controller:inst4|pix_count_int[13] ; Clk_50       ; Pix_clk     ; 0.500        ; -0.046     ; 2.373      ;
; -1.940 ; CIC_SRAM_controller:inst|state.errase           ; Capture_Input_Controller:inst4|pix_count_int[11] ; Clk_50       ; Pix_clk     ; 0.500        ; -0.046     ; 2.373      ;
; -1.940 ; CIC_SRAM_controller:inst|state.errase           ; Capture_Input_Controller:inst4|pix_count_int[12] ; Clk_50       ; Pix_clk     ; 0.500        ; -0.046     ; 2.373      ;
; -1.940 ; CIC_SRAM_controller:inst|state.errase           ; Capture_Input_Controller:inst4|pix_count_int[15] ; Clk_50       ; Pix_clk     ; 0.500        ; -0.046     ; 2.373      ;
; -1.940 ; CIC_SRAM_controller:inst|state.errase           ; Capture_Input_Controller:inst4|pix_count_int[14] ; Clk_50       ; Pix_clk     ; 0.500        ; -0.046     ; 2.373      ;
; -1.940 ; CIC_SRAM_controller:inst|state.errase           ; Capture_Input_Controller:inst4|pix_count_int[17] ; Clk_50       ; Pix_clk     ; 0.500        ; -0.046     ; 2.373      ;
; -1.940 ; CIC_SRAM_controller:inst|state.errase           ; Capture_Input_Controller:inst4|pix_count_int[16] ; Clk_50       ; Pix_clk     ; 0.500        ; -0.046     ; 2.373      ;
; -1.940 ; CIC_SRAM_controller:inst|state.errase           ; Capture_Input_Controller:inst4|pix_count_int[18] ; Clk_50       ; Pix_clk     ; 0.500        ; -0.046     ; 2.373      ;
; -1.940 ; CIC_SRAM_controller:inst|state.errase           ; Capture_Input_Controller:inst4|pix_count_int[19] ; Clk_50       ; Pix_clk     ; 0.500        ; -0.046     ; 2.373      ;
; -1.940 ; CIC_SRAM_controller:inst|state.errase           ; Capture_Input_Controller:inst4|pix_count_int[20] ; Clk_50       ; Pix_clk     ; 0.500        ; -0.046     ; 2.373      ;
; -1.874 ; CIC_SRAM_controller:inst|state.wait_done        ; Capture_Input_Controller:inst4|pix_count_int[13] ; Clk_50       ; Pix_clk     ; 0.500        ; -0.046     ; 2.307      ;
; -1.874 ; CIC_SRAM_controller:inst|state.wait_done        ; Capture_Input_Controller:inst4|pix_count_int[11] ; Clk_50       ; Pix_clk     ; 0.500        ; -0.046     ; 2.307      ;
; -1.874 ; CIC_SRAM_controller:inst|state.wait_done        ; Capture_Input_Controller:inst4|pix_count_int[12] ; Clk_50       ; Pix_clk     ; 0.500        ; -0.046     ; 2.307      ;
; -1.874 ; CIC_SRAM_controller:inst|state.wait_done        ; Capture_Input_Controller:inst4|pix_count_int[15] ; Clk_50       ; Pix_clk     ; 0.500        ; -0.046     ; 2.307      ;
; -1.874 ; CIC_SRAM_controller:inst|state.wait_done        ; Capture_Input_Controller:inst4|pix_count_int[14] ; Clk_50       ; Pix_clk     ; 0.500        ; -0.046     ; 2.307      ;
; -1.874 ; CIC_SRAM_controller:inst|state.wait_done        ; Capture_Input_Controller:inst4|pix_count_int[17] ; Clk_50       ; Pix_clk     ; 0.500        ; -0.046     ; 2.307      ;
; -1.874 ; CIC_SRAM_controller:inst|state.wait_done        ; Capture_Input_Controller:inst4|pix_count_int[16] ; Clk_50       ; Pix_clk     ; 0.500        ; -0.046     ; 2.307      ;
; -1.874 ; CIC_SRAM_controller:inst|state.wait_done        ; Capture_Input_Controller:inst4|pix_count_int[18] ; Clk_50       ; Pix_clk     ; 0.500        ; -0.046     ; 2.307      ;
; -1.874 ; CIC_SRAM_controller:inst|state.wait_done        ; Capture_Input_Controller:inst4|pix_count_int[19] ; Clk_50       ; Pix_clk     ; 0.500        ; -0.046     ; 2.307      ;
; -1.874 ; CIC_SRAM_controller:inst|state.wait_done        ; Capture_Input_Controller:inst4|pix_count_int[20] ; Clk_50       ; Pix_clk     ; 0.500        ; -0.046     ; 2.307      ;
; -1.786 ; CIC_SRAM_controller:inst|state.trigger_wait     ; Capture_Input_Controller:inst4|pix_count_int[13] ; Clk_50       ; Pix_clk     ; 0.500        ; -0.046     ; 2.219      ;
; -1.786 ; CIC_SRAM_controller:inst|state.trigger_wait     ; Capture_Input_Controller:inst4|pix_count_int[11] ; Clk_50       ; Pix_clk     ; 0.500        ; -0.046     ; 2.219      ;
; -1.786 ; CIC_SRAM_controller:inst|state.trigger_wait     ; Capture_Input_Controller:inst4|pix_count_int[12] ; Clk_50       ; Pix_clk     ; 0.500        ; -0.046     ; 2.219      ;
; -1.786 ; CIC_SRAM_controller:inst|state.trigger_wait     ; Capture_Input_Controller:inst4|pix_count_int[15] ; Clk_50       ; Pix_clk     ; 0.500        ; -0.046     ; 2.219      ;
; -1.786 ; CIC_SRAM_controller:inst|state.trigger_wait     ; Capture_Input_Controller:inst4|pix_count_int[14] ; Clk_50       ; Pix_clk     ; 0.500        ; -0.046     ; 2.219      ;
; -1.786 ; CIC_SRAM_controller:inst|state.trigger_wait     ; Capture_Input_Controller:inst4|pix_count_int[17] ; Clk_50       ; Pix_clk     ; 0.500        ; -0.046     ; 2.219      ;
; -1.786 ; CIC_SRAM_controller:inst|state.trigger_wait     ; Capture_Input_Controller:inst4|pix_count_int[16] ; Clk_50       ; Pix_clk     ; 0.500        ; -0.046     ; 2.219      ;
; -1.786 ; CIC_SRAM_controller:inst|state.trigger_wait     ; Capture_Input_Controller:inst4|pix_count_int[18] ; Clk_50       ; Pix_clk     ; 0.500        ; -0.046     ; 2.219      ;
; -1.786 ; CIC_SRAM_controller:inst|state.trigger_wait     ; Capture_Input_Controller:inst4|pix_count_int[19] ; Clk_50       ; Pix_clk     ; 0.500        ; -0.046     ; 2.219      ;
; -1.786 ; CIC_SRAM_controller:inst|state.trigger_wait     ; Capture_Input_Controller:inst4|pix_count_int[20] ; Clk_50       ; Pix_clk     ; 0.500        ; -0.046     ; 2.219      ;
; -1.758 ; Capture_Input_Controller:inst4|pix_count_int[1] ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.068     ; 2.689      ;
; -1.749 ; Capture_Input_Controller:inst4|pix_count_int[0] ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.070     ; 2.678      ;
; -1.681 ; CIC_SRAM_controller:inst|state.errase           ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Clk_50       ; Pix_clk     ; 0.500        ; -0.048     ; 2.112      ;
; -1.681 ; CIC_SRAM_controller:inst|state.errase           ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Clk_50       ; Pix_clk     ; 0.500        ; -0.048     ; 2.112      ;
; -1.681 ; CIC_SRAM_controller:inst|state.errase           ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Clk_50       ; Pix_clk     ; 0.500        ; -0.048     ; 2.112      ;
; -1.681 ; CIC_SRAM_controller:inst|state.errase           ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Clk_50       ; Pix_clk     ; 0.500        ; -0.048     ; 2.112      ;
; -1.681 ; CIC_SRAM_controller:inst|state.errase           ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Clk_50       ; Pix_clk     ; 0.500        ; -0.048     ; 2.112      ;
; -1.681 ; CIC_SRAM_controller:inst|state.errase           ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Clk_50       ; Pix_clk     ; 0.500        ; -0.048     ; 2.112      ;
; -1.681 ; CIC_SRAM_controller:inst|state.errase           ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Clk_50       ; Pix_clk     ; 0.500        ; -0.048     ; 2.112      ;
; -1.681 ; CIC_SRAM_controller:inst|state.errase           ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Clk_50       ; Pix_clk     ; 0.500        ; -0.048     ; 2.112      ;
; -1.681 ; CIC_SRAM_controller:inst|state.errase           ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Clk_50       ; Pix_clk     ; 0.500        ; -0.048     ; 2.112      ;
; -1.681 ; CIC_SRAM_controller:inst|state.errase           ; Capture_Input_Controller:inst4|pix_count_int[10] ; Clk_50       ; Pix_clk     ; 0.500        ; -0.048     ; 2.112      ;
; -1.642 ; Capture_Input_Controller:inst4|pix_count_int[1] ; Capture_Input_Controller:inst4|pix_count_int[18] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.068     ; 2.573      ;
; -1.633 ; Capture_Input_Controller:inst4|pix_count_int[0] ; Capture_Input_Controller:inst4|pix_count_int[18] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.070     ; 2.562      ;
; -1.621 ; Capture_Input_Controller:inst4|pix_count_int[1] ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.068     ; 2.552      ;
; -1.616 ; Capture_Input_Controller:inst4|pix_count_int[0] ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.070     ; 2.545      ;
; -1.615 ; CIC_SRAM_controller:inst|state.wait_done        ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Clk_50       ; Pix_clk     ; 0.500        ; -0.048     ; 2.046      ;
; -1.615 ; CIC_SRAM_controller:inst|state.wait_done        ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Clk_50       ; Pix_clk     ; 0.500        ; -0.048     ; 2.046      ;
; -1.615 ; CIC_SRAM_controller:inst|state.wait_done        ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Clk_50       ; Pix_clk     ; 0.500        ; -0.048     ; 2.046      ;
; -1.615 ; CIC_SRAM_controller:inst|state.wait_done        ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Clk_50       ; Pix_clk     ; 0.500        ; -0.048     ; 2.046      ;
; -1.615 ; CIC_SRAM_controller:inst|state.wait_done        ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Clk_50       ; Pix_clk     ; 0.500        ; -0.048     ; 2.046      ;
; -1.615 ; CIC_SRAM_controller:inst|state.wait_done        ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Clk_50       ; Pix_clk     ; 0.500        ; -0.048     ; 2.046      ;
; -1.615 ; CIC_SRAM_controller:inst|state.wait_done        ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Clk_50       ; Pix_clk     ; 0.500        ; -0.048     ; 2.046      ;
; -1.615 ; CIC_SRAM_controller:inst|state.wait_done        ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Clk_50       ; Pix_clk     ; 0.500        ; -0.048     ; 2.046      ;
; -1.615 ; CIC_SRAM_controller:inst|state.wait_done        ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Clk_50       ; Pix_clk     ; 0.500        ; -0.048     ; 2.046      ;
; -1.615 ; CIC_SRAM_controller:inst|state.wait_done        ; Capture_Input_Controller:inst4|pix_count_int[10] ; Clk_50       ; Pix_clk     ; 0.500        ; -0.048     ; 2.046      ;
; -1.562 ; Capture_Input_Controller:inst4|pix_count_int[2] ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.068     ; 2.493      ;
; -1.533 ; Capture_Input_Controller:inst4|pix_count_int[2] ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.068     ; 2.464      ;
; -1.527 ; CIC_SRAM_controller:inst|state.trigger_wait     ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Clk_50       ; Pix_clk     ; 0.500        ; -0.048     ; 1.958      ;
; -1.527 ; CIC_SRAM_controller:inst|state.trigger_wait     ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Clk_50       ; Pix_clk     ; 0.500        ; -0.048     ; 1.958      ;
; -1.527 ; CIC_SRAM_controller:inst|state.trigger_wait     ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Clk_50       ; Pix_clk     ; 0.500        ; -0.048     ; 1.958      ;
; -1.527 ; CIC_SRAM_controller:inst|state.trigger_wait     ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Clk_50       ; Pix_clk     ; 0.500        ; -0.048     ; 1.958      ;
; -1.527 ; CIC_SRAM_controller:inst|state.trigger_wait     ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Clk_50       ; Pix_clk     ; 0.500        ; -0.048     ; 1.958      ;
; -1.527 ; CIC_SRAM_controller:inst|state.trigger_wait     ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Clk_50       ; Pix_clk     ; 0.500        ; -0.048     ; 1.958      ;
; -1.527 ; CIC_SRAM_controller:inst|state.trigger_wait     ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Clk_50       ; Pix_clk     ; 0.500        ; -0.048     ; 1.958      ;
; -1.527 ; CIC_SRAM_controller:inst|state.trigger_wait     ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Clk_50       ; Pix_clk     ; 0.500        ; -0.048     ; 1.958      ;
; -1.527 ; CIC_SRAM_controller:inst|state.trigger_wait     ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Clk_50       ; Pix_clk     ; 0.500        ; -0.048     ; 1.958      ;
; -1.527 ; CIC_SRAM_controller:inst|state.trigger_wait     ; Capture_Input_Controller:inst4|pix_count_int[10] ; Clk_50       ; Pix_clk     ; 0.500        ; -0.048     ; 1.958      ;
; -1.526 ; Capture_Input_Controller:inst4|pix_count_int[1] ; Capture_Input_Controller:inst4|pix_count_int[16] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.068     ; 2.457      ;
; -1.517 ; Capture_Input_Controller:inst4|pix_count_int[0] ; Capture_Input_Controller:inst4|pix_count_int[16] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.070     ; 2.446      ;
; -1.505 ; Capture_Input_Controller:inst4|pix_count_int[1] ; Capture_Input_Controller:inst4|pix_count_int[17] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.068     ; 2.436      ;
; -1.500 ; Capture_Input_Controller:inst4|pix_count_int[0] ; Capture_Input_Controller:inst4|pix_count_int[17] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.070     ; 2.429      ;
; -1.461 ; Capture_Input_Controller:inst4|pix_count_int[3] ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.068     ; 2.392      ;
; -1.446 ; Capture_Input_Controller:inst4|pix_count_int[2] ; Capture_Input_Controller:inst4|pix_count_int[17] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.068     ; 2.377      ;
; -1.444 ; Capture_Input_Controller:inst4|pix_count_int[4] ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.068     ; 2.375      ;
; -1.417 ; Capture_Input_Controller:inst4|pix_count_int[2] ; Capture_Input_Controller:inst4|pix_count_int[18] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.068     ; 2.348      ;
; -1.415 ; Capture_Input_Controller:inst4|pix_count_int[4] ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.068     ; 2.346      ;
; -1.410 ; Capture_Input_Controller:inst4|pix_count_int[1] ; Capture_Input_Controller:inst4|pix_count_int[14] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.068     ; 2.341      ;
; -1.401 ; Capture_Input_Controller:inst4|pix_count_int[0] ; Capture_Input_Controller:inst4|pix_count_int[14] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.070     ; 2.330      ;
; -1.389 ; Capture_Input_Controller:inst4|pix_count_int[1] ; Capture_Input_Controller:inst4|pix_count_int[15] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.068     ; 2.320      ;
; -1.384 ; Capture_Input_Controller:inst4|pix_count_int[0] ; Capture_Input_Controller:inst4|pix_count_int[15] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.070     ; 2.313      ;
; -1.365 ; Capture_Input_Controller:inst4|pix_count_int[3] ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.068     ; 2.296      ;
; -1.345 ; Capture_Input_Controller:inst4|pix_count_int[5] ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.068     ; 2.276      ;
; -1.345 ; Capture_Input_Controller:inst4|pix_count_int[3] ; Capture_Input_Controller:inst4|pix_count_int[18] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.068     ; 2.276      ;
; -1.330 ; Capture_Input_Controller:inst4|pix_count_int[2] ; Capture_Input_Controller:inst4|pix_count_int[15] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.068     ; 2.261      ;
; -1.328 ; Capture_Input_Controller:inst4|pix_count_int[4] ; Capture_Input_Controller:inst4|pix_count_int[17] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.068     ; 2.259      ;
; -1.326 ; Capture_Input_Controller:inst4|pix_count_int[6] ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.068     ; 2.257      ;
; -1.301 ; Capture_Input_Controller:inst4|pix_count_int[2] ; Capture_Input_Controller:inst4|pix_count_int[16] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.068     ; 2.232      ;
; -1.299 ; Capture_Input_Controller:inst4|pix_count_int[4] ; Capture_Input_Controller:inst4|pix_count_int[18] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.068     ; 2.230      ;
; -1.297 ; Capture_Input_Controller:inst4|pix_count_int[6] ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.068     ; 2.228      ;
; -1.294 ; Capture_Input_Controller:inst4|pix_count_int[1] ; Capture_Input_Controller:inst4|pix_count_int[12] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.068     ; 2.225      ;
; -1.285 ; Capture_Input_Controller:inst4|pix_count_int[0] ; Capture_Input_Controller:inst4|pix_count_int[12] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.070     ; 2.214      ;
; -1.273 ; Capture_Input_Controller:inst4|pix_count_int[1] ; Capture_Input_Controller:inst4|pix_count_int[13] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.068     ; 2.204      ;
; -1.268 ; Capture_Input_Controller:inst4|pix_count_int[0] ; Capture_Input_Controller:inst4|pix_count_int[13] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.070     ; 2.197      ;
; -1.250 ; Capture_Input_Controller:inst4|pix_count_int[5] ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.068     ; 2.181      ;
; -1.249 ; Capture_Input_Controller:inst4|pix_count_int[3] ; Capture_Input_Controller:inst4|pix_count_int[17] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.068     ; 2.180      ;
; -1.243 ; Capture_Input_Controller:inst4|pix_count_int[7] ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.068     ; 2.174      ;
; -1.229 ; Capture_Input_Controller:inst4|pix_count_int[5] ; Capture_Input_Controller:inst4|pix_count_int[18] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.068     ; 2.160      ;
; -1.229 ; Capture_Input_Controller:inst4|pix_count_int[3] ; Capture_Input_Controller:inst4|pix_count_int[16] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.068     ; 2.160      ;
; -1.219 ; Capture_Input_Controller:inst4|pix_count_int[8] ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.068     ; 2.150      ;
+--------+-------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'                                                                                                                                                                                                                                ;
+--------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                          ; To Node                                                            ; Launch Clock                                                   ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; -1.883 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.070     ; 2.812      ;
; -1.883 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.070     ; 2.812      ;
; -1.864 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.070     ; 2.793      ;
; -1.864 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.070     ; 2.793      ;
; -1.730 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 2.658      ;
; -1.730 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 2.658      ;
; -1.711 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.068     ; 2.642      ;
; -1.711 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.068     ; 2.642      ;
; -1.699 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.070     ; 2.628      ;
; -1.699 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.070     ; 2.628      ;
; -1.647 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 2.575      ;
; -1.647 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 2.575      ;
; -1.331 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 2.259      ;
; -1.331 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 2.259      ;
; -1.317 ; Programador_controlador_block:inst5|programador:inst1|state.error  ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.042      ; 2.358      ;
; -1.317 ; Programador_controlador_block:inst5|programador:inst1|state.error  ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.042      ; 2.358      ;
; -1.311 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 2.239      ;
; -1.311 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 2.239      ;
; -1.285 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.042      ; 2.326      ;
; -1.285 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.042      ; 2.326      ;
; -1.256 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.073     ; 2.182      ;
; -1.108 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.042      ; 2.149      ;
; -1.108 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.042      ; 2.149      ;
; -1.090 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 2.018      ;
; -1.076 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.038      ; 2.113      ;
; -1.076 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.038      ; 2.113      ;
; -1.076 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.038      ; 2.113      ;
; -1.014 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.042      ; 2.055      ;
; -1.002 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.073     ; 1.928      ;
; -0.979 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.042      ; 2.020      ;
; -0.979 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.042      ; 2.020      ;
; -0.979 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.042      ; 2.020      ;
; -0.977 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.042      ; 2.018      ;
; -0.953 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.040      ; 1.992      ;
; -0.952 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.040      ; 1.991      ;
; -0.913 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.038      ; 1.950      ;
; -0.913 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.038      ; 1.950      ;
; -0.913 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.038      ; 1.950      ;
; -0.828 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 1.756      ;
; -0.824 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 1.752      ;
; -0.823 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 1.751      ;
; -0.822 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 1.750      ;
; -0.818 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 1.746      ;
; -0.818 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 1.746      ;
; -0.817 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 1.745      ;
; -0.809 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.042      ; 1.850      ;
; -0.809 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.042      ; 1.850      ;
; -0.809 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.042      ; 1.850      ;
; -0.808 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.042      ; 1.849      ;
; -0.807 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.042      ; 1.848      ;
; -0.805 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 1.733      ;
; -0.800 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 1.728      ;
; -0.789 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.042      ; 1.830      ;
; -0.773 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.042      ; 1.814      ;
; -0.769 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.042      ; 1.810      ;
; -0.768 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 1.696      ;
; -0.746 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.043      ; 1.788      ;
; -0.740 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.040      ; 1.779      ;
; -0.739 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.040      ; 1.778      ;
; -0.685 ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 1.613      ;
; -0.653 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.040      ; 1.692      ;
; -0.599 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.042      ; 1.640      ;
; -0.596 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.042      ; 1.637      ;
; -0.584 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.073     ; 1.510      ;
; -0.582 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.073     ; 1.508      ;
; -0.575 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.042      ; 1.616      ;
; -0.538 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 1.466      ;
; -0.537 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 1.465      ;
; -0.534 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 1.462      ;
; -0.533 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 1.461      ;
; -0.533 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 1.461      ;
; -0.532 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 1.460      ;
; -0.529 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 1.457      ;
; -0.527 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 1.455      ;
; -0.515 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.042      ; 1.556      ;
; -0.504 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.042      ; 1.545      ;
; -0.490 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.040      ; 1.529      ;
; -0.456 ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.072     ; 1.383      ;
; -0.446 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.070     ; 1.375      ;
; -0.434 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.070     ; 1.363      ;
; -0.421 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.073     ; 1.347      ;
; -0.409 ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 1.337      ;
; -0.310 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.042      ; 1.351      ;
; -0.299 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.073     ; 1.225      ;
; -0.299 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.042      ; 1.340      ;
; -0.297 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.073     ; 1.223      ;
; -0.274 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.073     ; 1.200      ;
; -0.260 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.070     ; 1.189      ;
; -0.246 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 1.174      ;
; -0.227 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.070     ; 1.156      ;
; -0.225 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 1.153      ;
; -0.210 ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.075     ; 1.134      ;
; -0.189 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.075     ; 1.113      ;
; -0.141 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.067     ; 1.073      ;
; -0.132 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 1.060      ;
; -0.093 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 1.021      ;
; -0.093 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.043      ; 1.135      ;
; -0.055 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 0.983      ;
; 0.197  ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.072     ; 0.730      ;
; 0.245  ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.071     ; 0.683      ;
+--------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Sram_CIC_2:inst1|clk_int'                                                                                                                  ;
+-------+--------------------------------+--------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.341 ; Sram_CIC_2:inst1|state.final   ; Sram_CIC_2:inst1|state.final   ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.085      ; 0.597      ;
; 0.355 ; Sram_CIC_2:inst1|add_count[0]  ; Sram_CIC_2:inst1|add_count[0]  ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sram_CIC_2:inst1|state.idle    ; Sram_CIC_2:inst1|state.idle    ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.071      ; 0.597      ;
; 0.587 ; Sram_CIC_2:inst1|add_count[9]  ; Sram_CIC_2:inst1|add_count[9]  ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.070      ; 0.828      ;
; 0.601 ; Sram_CIC_2:inst1|add_count[16] ; Sram_CIC_2:inst1|add_count[16] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.071      ; 0.843      ;
; 0.602 ; Sram_CIC_2:inst1|add_count[15] ; Sram_CIC_2:inst1|add_count[15] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.071      ; 0.844      ;
; 0.602 ; Sram_CIC_2:inst1|add_count[10] ; Sram_CIC_2:inst1|add_count[10] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.071      ; 0.844      ;
; 0.602 ; Sram_CIC_2:inst1|add_count[7]  ; Sram_CIC_2:inst1|add_count[7]  ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.070      ; 0.843      ;
; 0.602 ; Sram_CIC_2:inst1|add_count[5]  ; Sram_CIC_2:inst1|add_count[5]  ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.070      ; 0.843      ;
; 0.604 ; Sram_CIC_2:inst1|add_count[8]  ; Sram_CIC_2:inst1|add_count[8]  ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.070      ; 0.845      ;
; 0.604 ; Sram_CIC_2:inst1|add_count[6]  ; Sram_CIC_2:inst1|add_count[6]  ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.070      ; 0.845      ;
; 0.605 ; Sram_CIC_2:inst1|add_count[18] ; Sram_CIC_2:inst1|add_count[18] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.071      ; 0.847      ;
; 0.605 ; Sram_CIC_2:inst1|add_count[4]  ; Sram_CIC_2:inst1|add_count[4]  ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.070      ; 0.846      ;
; 0.605 ; Sram_CIC_2:inst1|add_count[2]  ; Sram_CIC_2:inst1|add_count[2]  ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.070      ; 0.846      ;
; 0.607 ; Sram_CIC_2:inst1|add_count[17] ; Sram_CIC_2:inst1|add_count[17] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.071      ; 0.849      ;
; 0.607 ; Sram_CIC_2:inst1|add_count[3]  ; Sram_CIC_2:inst1|add_count[3]  ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.070      ; 0.848      ;
; 0.757 ; Sram_CIC_2:inst1|add_count[14] ; Sram_CIC_2:inst1|add_count[14] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.071      ; 0.999      ;
; 0.757 ; Sram_CIC_2:inst1|add_count[13] ; Sram_CIC_2:inst1|add_count[13] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.071      ; 0.999      ;
; 0.760 ; Sram_CIC_2:inst1|add_count[12] ; Sram_CIC_2:inst1|add_count[12] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.071      ; 1.002      ;
; 0.767 ; Sram_CIC_2:inst1|state.idle    ; Sram_CIC_2:inst1|add_count[0]  ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.071      ; 1.009      ;
; 0.773 ; Sram_CIC_2:inst1|add_count[1]  ; Sram_CIC_2:inst1|add_count[1]  ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.070      ; 1.014      ;
; 0.789 ; Sram_CIC_2:inst1|add_count[11] ; Sram_CIC_2:inst1|add_count[11] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.071      ; 1.031      ;
; 0.873 ; Sram_CIC_2:inst1|add_count[9]  ; Sram_CIC_2:inst1|add_count[10] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.072      ; 1.116      ;
; 0.884 ; Sram_CIC_2:inst1|add_count[9]  ; Sram_CIC_2:inst1|add_count[11] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.072      ; 1.127      ;
; 0.887 ; Sram_CIC_2:inst1|add_count[16] ; Sram_CIC_2:inst1|add_count[17] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.071      ; 1.129      ;
; 0.889 ; Sram_CIC_2:inst1|add_count[10] ; Sram_CIC_2:inst1|add_count[11] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.071      ; 1.131      ;
; 0.890 ; Sram_CIC_2:inst1|add_count[15] ; Sram_CIC_2:inst1|add_count[16] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.071      ; 1.132      ;
; 0.890 ; Sram_CIC_2:inst1|add_count[7]  ; Sram_CIC_2:inst1|add_count[8]  ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.070      ; 1.131      ;
; 0.890 ; Sram_CIC_2:inst1|add_count[5]  ; Sram_CIC_2:inst1|add_count[6]  ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.070      ; 1.131      ;
; 0.891 ; Sram_CIC_2:inst1|add_count[8]  ; Sram_CIC_2:inst1|add_count[9]  ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.070      ; 1.132      ;
; 0.891 ; Sram_CIC_2:inst1|add_count[6]  ; Sram_CIC_2:inst1|add_count[7]  ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.070      ; 1.132      ;
; 0.892 ; Sram_CIC_2:inst1|add_count[18] ; Sram_CIC_2:inst1|add_count[19] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.071      ; 1.134      ;
; 0.892 ; Sram_CIC_2:inst1|add_count[4]  ; Sram_CIC_2:inst1|add_count[5]  ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.070      ; 1.133      ;
; 0.892 ; Sram_CIC_2:inst1|add_count[2]  ; Sram_CIC_2:inst1|add_count[3]  ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.070      ; 1.133      ;
; 0.895 ; Sram_CIC_2:inst1|add_count[17] ; Sram_CIC_2:inst1|add_count[18] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.071      ; 1.137      ;
; 0.895 ; Sram_CIC_2:inst1|add_count[3]  ; Sram_CIC_2:inst1|add_count[4]  ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.070      ; 1.136      ;
; 0.901 ; Sram_CIC_2:inst1|add_count[15] ; Sram_CIC_2:inst1|add_count[17] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.071      ; 1.143      ;
; 0.901 ; Sram_CIC_2:inst1|add_count[7]  ; Sram_CIC_2:inst1|add_count[9]  ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.070      ; 1.142      ;
; 0.901 ; Sram_CIC_2:inst1|add_count[5]  ; Sram_CIC_2:inst1|add_count[7]  ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.070      ; 1.142      ;
; 0.906 ; Sram_CIC_2:inst1|add_count[17] ; Sram_CIC_2:inst1|add_count[19] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.071      ; 1.148      ;
; 0.906 ; Sram_CIC_2:inst1|add_count[3]  ; Sram_CIC_2:inst1|add_count[5]  ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.070      ; 1.147      ;
; 0.952 ; Sram_CIC_2:inst1|add_count[19] ; Sram_CIC_2:inst1|add_count[19] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.071      ; 1.194      ;
; 0.983 ; Sram_CIC_2:inst1|add_count[9]  ; Sram_CIC_2:inst1|add_count[12] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.072      ; 1.226      ;
; 0.986 ; Sram_CIC_2:inst1|add_count[16] ; Sram_CIC_2:inst1|add_count[18] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.071      ; 1.228      ;
; 0.988 ; Sram_CIC_2:inst1|add_count[8]  ; Sram_CIC_2:inst1|add_count[10] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.072      ; 1.231      ;
; 0.988 ; Sram_CIC_2:inst1|add_count[10] ; Sram_CIC_2:inst1|add_count[12] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.071      ; 1.230      ;
; 0.990 ; Sram_CIC_2:inst1|add_count[6]  ; Sram_CIC_2:inst1|add_count[8]  ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.070      ; 1.231      ;
; 0.991 ; Sram_CIC_2:inst1|add_count[4]  ; Sram_CIC_2:inst1|add_count[6]  ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.070      ; 1.232      ;
; 0.991 ; Sram_CIC_2:inst1|add_count[2]  ; Sram_CIC_2:inst1|add_count[4]  ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.070      ; 1.232      ;
; 0.994 ; Sram_CIC_2:inst1|add_count[9]  ; Sram_CIC_2:inst1|add_count[13] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.072      ; 1.237      ;
; 0.997 ; Sram_CIC_2:inst1|add_count[16] ; Sram_CIC_2:inst1|add_count[19] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.071      ; 1.239      ;
; 0.998 ; Sram_CIC_2:inst1|add_count[7]  ; Sram_CIC_2:inst1|add_count[10] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.072      ; 1.241      ;
; 0.999 ; Sram_CIC_2:inst1|add_count[8]  ; Sram_CIC_2:inst1|add_count[11] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.072      ; 1.242      ;
; 0.999 ; Sram_CIC_2:inst1|add_count[10] ; Sram_CIC_2:inst1|add_count[13] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.071      ; 1.241      ;
; 1.000 ; Sram_CIC_2:inst1|add_count[15] ; Sram_CIC_2:inst1|add_count[18] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.071      ; 1.242      ;
; 1.000 ; Sram_CIC_2:inst1|add_count[5]  ; Sram_CIC_2:inst1|add_count[8]  ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.070      ; 1.241      ;
; 1.001 ; Sram_CIC_2:inst1|add_count[6]  ; Sram_CIC_2:inst1|add_count[9]  ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.070      ; 1.242      ;
; 1.002 ; Sram_CIC_2:inst1|add_count[4]  ; Sram_CIC_2:inst1|add_count[7]  ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.070      ; 1.243      ;
; 1.002 ; Sram_CIC_2:inst1|add_count[2]  ; Sram_CIC_2:inst1|add_count[5]  ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.070      ; 1.243      ;
; 1.005 ; Sram_CIC_2:inst1|add_count[3]  ; Sram_CIC_2:inst1|add_count[6]  ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.070      ; 1.246      ;
; 1.009 ; Sram_CIC_2:inst1|add_count[7]  ; Sram_CIC_2:inst1|add_count[11] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.072      ; 1.252      ;
; 1.011 ; Sram_CIC_2:inst1|add_count[15] ; Sram_CIC_2:inst1|add_count[19] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.071      ; 1.253      ;
; 1.011 ; Sram_CIC_2:inst1|add_count[5]  ; Sram_CIC_2:inst1|add_count[9]  ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.070      ; 1.252      ;
; 1.016 ; Sram_CIC_2:inst1|add_count[3]  ; Sram_CIC_2:inst1|add_count[7]  ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.070      ; 1.257      ;
; 1.021 ; Sram_CIC_2:inst1|add_count[13] ; Sram_CIC_2:inst1|add_count[14] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.071      ; 1.263      ;
; 1.037 ; Sram_CIC_2:inst1|add_count[0]  ; Sram_CIC_2:inst1|add_count[1]  ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.067      ; 1.275      ;
; 1.043 ; Sram_CIC_2:inst1|add_count[14] ; Sram_CIC_2:inst1|add_count[15] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.071      ; 1.285      ;
; 1.044 ; Sram_CIC_2:inst1|add_count[1]  ; Sram_CIC_2:inst1|add_count[2]  ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.070      ; 1.285      ;
; 1.047 ; Sram_CIC_2:inst1|add_count[12] ; Sram_CIC_2:inst1|add_count[13] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.071      ; 1.289      ;
; 1.056 ; Sram_CIC_2:inst1|add_count[13] ; Sram_CIC_2:inst1|add_count[15] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.071      ; 1.298      ;
; 1.061 ; Sram_CIC_2:inst1|add_count[11] ; Sram_CIC_2:inst1|add_count[12] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.071      ; 1.303      ;
; 1.064 ; Sram_CIC_2:inst1|add_count[1]  ; Sram_CIC_2:inst1|add_count[3]  ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.070      ; 1.305      ;
; 1.088 ; Sram_CIC_2:inst1|add_count[11] ; Sram_CIC_2:inst1|add_count[13] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.071      ; 1.330      ;
; 1.093 ; Sram_CIC_2:inst1|add_count[9]  ; Sram_CIC_2:inst1|add_count[14] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.072      ; 1.336      ;
; 1.098 ; Sram_CIC_2:inst1|add_count[8]  ; Sram_CIC_2:inst1|add_count[12] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.072      ; 1.341      ;
; 1.098 ; Sram_CIC_2:inst1|add_count[6]  ; Sram_CIC_2:inst1|add_count[10] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.072      ; 1.341      ;
; 1.098 ; Sram_CIC_2:inst1|add_count[10] ; Sram_CIC_2:inst1|add_count[14] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.071      ; 1.340      ;
; 1.101 ; Sram_CIC_2:inst1|add_count[4]  ; Sram_CIC_2:inst1|add_count[8]  ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.070      ; 1.342      ;
; 1.101 ; Sram_CIC_2:inst1|add_count[2]  ; Sram_CIC_2:inst1|add_count[6]  ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.070      ; 1.342      ;
; 1.104 ; Sram_CIC_2:inst1|add_count[9]  ; Sram_CIC_2:inst1|add_count[15] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.072      ; 1.347      ;
; 1.108 ; Sram_CIC_2:inst1|add_count[7]  ; Sram_CIC_2:inst1|add_count[12] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.072      ; 1.351      ;
; 1.108 ; Sram_CIC_2:inst1|add_count[5]  ; Sram_CIC_2:inst1|add_count[10] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.072      ; 1.351      ;
; 1.109 ; Sram_CIC_2:inst1|add_count[8]  ; Sram_CIC_2:inst1|add_count[13] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.072      ; 1.352      ;
; 1.109 ; Sram_CIC_2:inst1|add_count[6]  ; Sram_CIC_2:inst1|add_count[11] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.072      ; 1.352      ;
; 1.109 ; Sram_CIC_2:inst1|add_count[10] ; Sram_CIC_2:inst1|add_count[15] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.071      ; 1.351      ;
; 1.112 ; Sram_CIC_2:inst1|add_count[4]  ; Sram_CIC_2:inst1|add_count[9]  ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.070      ; 1.353      ;
; 1.112 ; Sram_CIC_2:inst1|add_count[2]  ; Sram_CIC_2:inst1|add_count[7]  ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.070      ; 1.353      ;
; 1.114 ; Sram_CIC_2:inst1|add_count[14] ; Sram_CIC_2:inst1|add_count[16] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.071      ; 1.356      ;
; 1.115 ; Sram_CIC_2:inst1|add_count[3]  ; Sram_CIC_2:inst1|add_count[8]  ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.070      ; 1.356      ;
; 1.119 ; Sram_CIC_2:inst1|add_count[7]  ; Sram_CIC_2:inst1|add_count[13] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.072      ; 1.362      ;
; 1.119 ; Sram_CIC_2:inst1|add_count[5]  ; Sram_CIC_2:inst1|add_count[11] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.072      ; 1.362      ;
; 1.119 ; Sram_CIC_2:inst1|add_count[12] ; Sram_CIC_2:inst1|add_count[14] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.071      ; 1.361      ;
; 1.126 ; Sram_CIC_2:inst1|add_count[3]  ; Sram_CIC_2:inst1|add_count[9]  ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.070      ; 1.367      ;
; 1.131 ; Sram_CIC_2:inst1|add_count[13] ; Sram_CIC_2:inst1|add_count[16] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.071      ; 1.373      ;
; 1.153 ; Sram_CIC_2:inst1|add_count[14] ; Sram_CIC_2:inst1|add_count[17] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.071      ; 1.395      ;
; 1.154 ; Sram_CIC_2:inst1|add_count[1]  ; Sram_CIC_2:inst1|add_count[4]  ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.070      ; 1.395      ;
; 1.157 ; Sram_CIC_2:inst1|add_count[12] ; Sram_CIC_2:inst1|add_count[15] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.071      ; 1.399      ;
; 1.166 ; Sram_CIC_2:inst1|add_count[13] ; Sram_CIC_2:inst1|add_count[17] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.071      ; 1.408      ;
; 1.171 ; Sram_CIC_2:inst1|add_count[11] ; Sram_CIC_2:inst1|add_count[14] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.071      ; 1.413      ;
; 1.174 ; Sram_CIC_2:inst1|add_count[1]  ; Sram_CIC_2:inst1|add_count[5]  ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.070      ; 1.415      ;
+-------+--------------------------------+--------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Clk_50'                                                                                                                                                             ;
+-------+---------------------------------------------------+---------------------------------------------------+--------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                           ; Launch Clock             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------------------+--------------------------+-------------+--------------+------------+------------+
; 0.349 ; divisor:inst2|cuenta[0]                           ; divisor:inst2|cuenta[0]                           ; Clk_50                   ; Clk_50      ; 0.000        ; 0.088      ; 0.608      ;
; 0.354 ; divisor:inst2|cuenta[1]                           ; divisor:inst2|cuenta[1]                           ; Clk_50                   ; Clk_50      ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; divisor:inst2|cuenta[2]                           ; divisor:inst2|cuenta[2]                           ; Clk_50                   ; Clk_50      ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; CIC_SRAM_controller:inst|count_errase[0]          ; CIC_SRAM_controller:inst|count_errase[0]          ; Clk_50                   ; Clk_50      ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; CIC_SRAM_controller:inst|state.lectura            ; CIC_SRAM_controller:inst|state.lectura            ; Clk_50                   ; Clk_50      ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; CIC_SRAM_controller:inst|state.escritura          ; CIC_SRAM_controller:inst|state.escritura          ; Clk_50                   ; Clk_50      ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; CIC_SRAM_controller:inst|cuenta_trigger_camara[2] ; CIC_SRAM_controller:inst|cuenta_trigger_camara[2] ; Clk_50                   ; Clk_50      ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; CIC_SRAM_controller:inst|cuenta_trigger_camara[1] ; CIC_SRAM_controller:inst|cuenta_trigger_camara[1] ; Clk_50                   ; Clk_50      ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; CIC_SRAM_controller:inst|state.trigger_camara     ; CIC_SRAM_controller:inst|state.trigger_camara     ; Clk_50                   ; Clk_50      ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; CIC_SRAM_controller:inst|state.trigger_wait       ; CIC_SRAM_controller:inst|state.trigger_wait       ; Clk_50                   ; Clk_50      ; 0.000        ; 0.072      ; 0.597      ;
; 0.365 ; CIC_SRAM_controller:inst|cuenta_trigger_camara[0] ; CIC_SRAM_controller:inst|cuenta_trigger_camara[0] ; Clk_50                   ; Clk_50      ; 0.000        ; 0.072      ; 0.608      ;
; 0.388 ; divisor:inst2|cuenta[2]                           ; divisor:inst2|cuenta[1]                           ; Clk_50                   ; Clk_50      ; 0.000        ; 0.072      ; 0.631      ;
; 0.393 ; CIC_SRAM_controller:inst|cuenta_trigger_camara[2] ; CIC_SRAM_controller:inst|cuenta_trigger_camara[1] ; Clk_50                   ; Clk_50      ; 0.000        ; 0.072      ; 0.636      ;
; 0.394 ; CIC_SRAM_controller:inst|cuenta_trigger_camara[1] ; CIC_SRAM_controller:inst|cuenta_trigger_camara[2] ; Clk_50                   ; Clk_50      ; 0.000        ; 0.072      ; 0.637      ;
; 0.394 ; CIC_SRAM_controller:inst|cuenta_trigger_camara[2] ; CIC_SRAM_controller:inst|cuenta_trigger_camara[0] ; Clk_50                   ; Clk_50      ; 0.000        ; 0.072      ; 0.637      ;
; 0.404 ; divisor:inst2|cuenta[2]                           ; divisor:inst2|enable                              ; Clk_50                   ; Clk_50      ; 0.000        ; 0.072      ; 0.647      ;
; 0.431 ; CIC_SRAM_controller:inst|state.trigger_wait       ; CIC_SRAM_controller:inst|state.trigger_interno    ; Clk_50                   ; Clk_50      ; 0.000        ; 0.072      ; 0.674      ;
; 0.442 ; CIC_SRAM_controller:inst|state.escritura          ; CIC_SRAM_controller:inst|state.lectura            ; Clk_50                   ; Clk_50      ; 0.000        ; 0.072      ; 0.685      ;
; 0.500 ; divisor:inst2|cuenta[1]                           ; divisor:inst2|enable                              ; Clk_50                   ; Clk_50      ; 0.000        ; 0.072      ; 0.743      ;
; 0.522 ; Sram_CIC_2:inst1|clk_int                          ; Sram_CIC_2:inst1|clk_int                          ; Sram_CIC_2:inst1|clk_int ; Clk_50      ; 0.000        ; 2.819      ; 3.755      ;
; 0.554 ; CIC_SRAM_controller:inst|state.lectura            ; CIC_SRAM_controller:inst|state.errase             ; Clk_50                   ; Clk_50      ; 0.000        ; 0.072      ; 0.797      ;
; 0.593 ; divisor:inst2|cuenta[1]                           ; divisor:inst2|cuenta[2]                           ; Clk_50                   ; Clk_50      ; 0.000        ; 0.072      ; 0.836      ;
; 0.599 ; CIC_SRAM_controller:inst|cuenta_trigger_camara[0] ; CIC_SRAM_controller:inst|cuenta_trigger_camara[2] ; Clk_50                   ; Clk_50      ; 0.000        ; 0.072      ; 0.842      ;
; 0.605 ; CIC_SRAM_controller:inst|count_errase[9]          ; CIC_SRAM_controller:inst|count_errase[9]          ; Clk_50                   ; Clk_50      ; 0.000        ; 0.072      ; 0.848      ;
; 0.607 ; CIC_SRAM_controller:inst|count_errase[15]         ; CIC_SRAM_controller:inst|count_errase[15]         ; Clk_50                   ; Clk_50      ; 0.000        ; 0.072      ; 0.850      ;
; 0.607 ; CIC_SRAM_controller:inst|count_errase[5]          ; CIC_SRAM_controller:inst|count_errase[5]          ; Clk_50                   ; Clk_50      ; 0.000        ; 0.072      ; 0.850      ;
; 0.607 ; CIC_SRAM_controller:inst|count_errase[8]          ; CIC_SRAM_controller:inst|count_errase[8]          ; Clk_50                   ; Clk_50      ; 0.000        ; 0.072      ; 0.850      ;
; 0.607 ; CIC_SRAM_controller:inst|count_errase[13]         ; CIC_SRAM_controller:inst|count_errase[13]         ; Clk_50                   ; Clk_50      ; 0.000        ; 0.072      ; 0.850      ;
; 0.608 ; CIC_SRAM_controller:inst|count_errase[16]         ; CIC_SRAM_controller:inst|count_errase[16]         ; Clk_50                   ; Clk_50      ; 0.000        ; 0.072      ; 0.851      ;
; 0.608 ; CIC_SRAM_controller:inst|count_errase[6]          ; CIC_SRAM_controller:inst|count_errase[6]          ; Clk_50                   ; Clk_50      ; 0.000        ; 0.072      ; 0.851      ;
; 0.610 ; CIC_SRAM_controller:inst|count_errase[18]         ; CIC_SRAM_controller:inst|count_errase[18]         ; Clk_50                   ; Clk_50      ; 0.000        ; 0.072      ; 0.853      ;
; 0.611 ; CIC_SRAM_controller:inst|count_errase[3]          ; CIC_SRAM_controller:inst|count_errase[3]          ; Clk_50                   ; Clk_50      ; 0.000        ; 0.072      ; 0.854      ;
; 0.612 ; CIC_SRAM_controller:inst|count_errase[17]         ; CIC_SRAM_controller:inst|count_errase[17]         ; Clk_50                   ; Clk_50      ; 0.000        ; 0.072      ; 0.855      ;
; 0.621 ; CIC_SRAM_controller:inst|count_errase[2]          ; CIC_SRAM_controller:inst|count_errase[2]          ; Clk_50                   ; Clk_50      ; 0.000        ; 0.072      ; 0.864      ;
; 0.621 ; CIC_SRAM_controller:inst|count_errase[4]          ; CIC_SRAM_controller:inst|count_errase[4]          ; Clk_50                   ; Clk_50      ; 0.000        ; 0.072      ; 0.864      ;
; 0.622 ; CIC_SRAM_controller:inst|cuenta_trigger_camara[1] ; CIC_SRAM_controller:inst|cuenta_trigger_camara[0] ; Clk_50                   ; Clk_50      ; 0.000        ; 0.072      ; 0.865      ;
; 0.626 ; CIC_SRAM_controller:inst|count_errase[1]          ; CIC_SRAM_controller:inst|count_errase[1]          ; Clk_50                   ; Clk_50      ; 0.000        ; 0.072      ; 0.869      ;
; 0.628 ; CIC_SRAM_controller:inst|count_errase[0]          ; CIC_SRAM_controller:inst|count_errase[1]          ; Clk_50                   ; Clk_50      ; 0.000        ; 0.072      ; 0.871      ;
; 0.643 ; Sram_CIC_2:inst1|add_count[3]                     ; sram:inst3|SRAM_ADDR[3]                           ; Sram_CIC_2:inst1|clk_int ; Clk_50      ; 0.000        ; 0.262      ; 1.106      ;
; 0.644 ; Sram_CIC_2:inst1|add_count[5]                     ; sram:inst3|SRAM_ADDR[5]                           ; Sram_CIC_2:inst1|clk_int ; Clk_50      ; 0.000        ; 0.262      ; 1.107      ;
; 0.648 ; CIC_SRAM_controller:inst|cuenta_trigger_camara[0] ; CIC_SRAM_controller:inst|cuenta_trigger_camara[1] ; Clk_50                   ; Clk_50      ; 0.000        ; 0.072      ; 0.891      ;
; 0.665 ; Sram_CIC_2:inst1|add_count[6]                     ; sram:inst3|SRAM_ADDR[6]                           ; Sram_CIC_2:inst1|clk_int ; Clk_50      ; 0.000        ; 0.262      ; 1.128      ;
; 0.703 ; Sram_CIC_2:inst1|add_count[18]                    ; sram:inst3|SRAM_ADDR[18]                          ; Sram_CIC_2:inst1|clk_int ; Clk_50      ; 0.000        ; 0.255      ; 1.159      ;
; 0.738 ; Sram_CIC_2:inst1|add_count[19]                    ; sram:inst3|SRAM_ADDR[19]                          ; Sram_CIC_2:inst1|clk_int ; Clk_50      ; 0.000        ; 0.255      ; 1.194      ;
; 0.744 ; CIC_SRAM_controller:inst|state.lectura            ; sram:inst3|SRAM_DQ[1]~en                          ; Clk_50                   ; Clk_50      ; 0.000        ; 0.455      ; 1.370      ;
; 0.746 ; CIC_SRAM_controller:inst|state.lectura            ; sram:inst3|SRAM_DQ[13]~en                         ; Clk_50                   ; Clk_50      ; 0.000        ; 0.455      ; 1.372      ;
; 0.748 ; CIC_SRAM_controller:inst|state.lectura            ; sram:inst3|SRAM_DQ[0]~en                          ; Clk_50                   ; Clk_50      ; 0.000        ; 0.455      ; 1.374      ;
; 0.751 ; CIC_SRAM_controller:inst|state.trigger_camara     ; CIC_SRAM_controller:inst|state.escritura          ; Clk_50                   ; Clk_50      ; 0.000        ; 0.072      ; 0.994      ;
; 0.756 ; CIC_SRAM_controller:inst|count_errase[7]          ; CIC_SRAM_controller:inst|count_errase[7]          ; Clk_50                   ; Clk_50      ; 0.000        ; 0.072      ; 0.999      ;
; 0.766 ; CIC_SRAM_controller:inst|count_errase[14]         ; CIC_SRAM_controller:inst|count_errase[14]         ; Clk_50                   ; Clk_50      ; 0.000        ; 0.072      ; 1.009      ;
; 0.771 ; CIC_SRAM_controller:inst|count_errase[19]         ; CIC_SRAM_controller:inst|count_errase[19]         ; Clk_50                   ; Clk_50      ; 0.000        ; 0.072      ; 1.014      ;
; 0.776 ; divisor:inst2|cuenta[0]                           ; divisor:inst2|cuenta[2]                           ; Clk_50                   ; Clk_50      ; 0.000        ; -0.308     ; 0.639      ;
; 0.777 ; CIC_SRAM_controller:inst|count_errase[12]         ; CIC_SRAM_controller:inst|count_errase[12]         ; Clk_50                   ; Clk_50      ; 0.000        ; 0.072      ; 1.020      ;
; 0.777 ; CIC_SRAM_controller:inst|state.wait_done          ; CIC_SRAM_controller:inst|state.trigger_wait       ; Clk_50                   ; Clk_50      ; 0.000        ; 0.072      ; 1.020      ;
; 0.787 ; Sram_CIC_2:inst1|add_count[1]                     ; sram:inst3|SRAM_ADDR[1]                           ; Sram_CIC_2:inst1|clk_int ; Clk_50      ; 0.000        ; 0.262      ; 1.250      ;
; 0.790 ; Sram_CIC_2:inst1|add_count[9]                     ; sram:inst3|SRAM_ADDR[9]                           ; Sram_CIC_2:inst1|clk_int ; Clk_50      ; 0.000        ; 0.262      ; 1.253      ;
; 0.791 ; Sram_CIC_2:inst1|add_count[12]                    ; sram:inst3|SRAM_ADDR[12]                          ; Sram_CIC_2:inst1|clk_int ; Clk_50      ; 0.000        ; 0.253      ; 1.245      ;
; 0.804 ; Sram_CIC_2:inst1|add_count[8]                     ; sram:inst3|SRAM_ADDR[8]                           ; Sram_CIC_2:inst1|clk_int ; Clk_50      ; 0.000        ; 0.262      ; 1.267      ;
; 0.885 ; CIC_SRAM_controller:inst|state.lectura            ; sram:inst3|SRAM_ADDR[1]                           ; Clk_50                   ; Clk_50      ; 0.000        ; 0.066      ; 1.122      ;
; 0.888 ; CIC_SRAM_controller:inst|state.lectura            ; sram:inst3|SRAM_DQ[3]~en                          ; Clk_50                   ; Clk_50      ; 0.000        ; 0.066      ; 1.125      ;
; 0.893 ; CIC_SRAM_controller:inst|state.lectura            ; sram:inst3|SRAM_ADDR[8]                           ; Clk_50                   ; Clk_50      ; 0.000        ; 0.066      ; 1.130      ;
; 0.894 ; CIC_SRAM_controller:inst|count_errase[8]          ; CIC_SRAM_controller:inst|count_errase[9]          ; Clk_50                   ; Clk_50      ; 0.000        ; 0.072      ; 1.137      ;
; 0.894 ; CIC_SRAM_controller:inst|count_errase[16]         ; CIC_SRAM_controller:inst|count_errase[17]         ; Clk_50                   ; Clk_50      ; 0.000        ; 0.072      ; 1.137      ;
; 0.895 ; CIC_SRAM_controller:inst|count_errase[15]         ; CIC_SRAM_controller:inst|count_errase[16]         ; Clk_50                   ; Clk_50      ; 0.000        ; 0.072      ; 1.138      ;
; 0.895 ; CIC_SRAM_controller:inst|count_errase[5]          ; CIC_SRAM_controller:inst|count_errase[6]          ; Clk_50                   ; Clk_50      ; 0.000        ; 0.072      ; 1.138      ;
; 0.895 ; CIC_SRAM_controller:inst|count_errase[6]          ; CIC_SRAM_controller:inst|count_errase[7]          ; Clk_50                   ; Clk_50      ; 0.000        ; 0.072      ; 1.138      ;
; 0.895 ; CIC_SRAM_controller:inst|count_errase[13]         ; CIC_SRAM_controller:inst|count_errase[14]         ; Clk_50                   ; Clk_50      ; 0.000        ; 0.072      ; 1.138      ;
; 0.896 ; CIC_SRAM_controller:inst|count_errase[0]          ; CIC_SRAM_controller:inst|count_errase[2]          ; Clk_50                   ; Clk_50      ; 0.000        ; 0.072      ; 1.139      ;
; 0.897 ; CIC_SRAM_controller:inst|count_errase[18]         ; CIC_SRAM_controller:inst|count_errase[19]         ; Clk_50                   ; Clk_50      ; 0.000        ; 0.072      ; 1.140      ;
; 0.899 ; CIC_SRAM_controller:inst|count_errase[3]          ; CIC_SRAM_controller:inst|count_errase[4]          ; Clk_50                   ; Clk_50      ; 0.000        ; 0.072      ; 1.142      ;
; 0.899 ; CIC_SRAM_controller:inst|count_errase[1]          ; CIC_SRAM_controller:inst|count_errase[2]          ; Clk_50                   ; Clk_50      ; 0.000        ; 0.072      ; 1.142      ;
; 0.900 ; CIC_SRAM_controller:inst|count_errase[17]         ; CIC_SRAM_controller:inst|count_errase[18]         ; Clk_50                   ; Clk_50      ; 0.000        ; 0.072      ; 1.143      ;
; 0.905 ; Sram_CIC_2:inst1|add_count[13]                    ; sram:inst3|SRAM_ADDR[13]                          ; Sram_CIC_2:inst1|clk_int ; Clk_50      ; 0.000        ; 0.255      ; 1.361      ;
; 0.906 ; CIC_SRAM_controller:inst|count_errase[13]         ; CIC_SRAM_controller:inst|count_errase[15]         ; Clk_50                   ; Clk_50      ; 0.000        ; 0.072      ; 1.149      ;
; 0.906 ; CIC_SRAM_controller:inst|count_errase[15]         ; CIC_SRAM_controller:inst|count_errase[17]         ; Clk_50                   ; Clk_50      ; 0.000        ; 0.072      ; 1.149      ;
; 0.906 ; CIC_SRAM_controller:inst|count_errase[5]          ; CIC_SRAM_controller:inst|count_errase[7]          ; Clk_50                   ; Clk_50      ; 0.000        ; 0.072      ; 1.149      ;
; 0.906 ; Sram_CIC_2:inst1|add_count[7]                     ; sram:inst3|SRAM_ADDR[7]                           ; Sram_CIC_2:inst1|clk_int ; Clk_50      ; 0.000        ; 0.262      ; 1.369      ;
; 0.907 ; CIC_SRAM_controller:inst|count_errase[0]          ; CIC_SRAM_controller:inst|count_errase[3]          ; Clk_50                   ; Clk_50      ; 0.000        ; 0.072      ; 1.150      ;
; 0.908 ; CIC_SRAM_controller:inst|count_errase[4]          ; CIC_SRAM_controller:inst|count_errase[5]          ; Clk_50                   ; Clk_50      ; 0.000        ; 0.072      ; 1.151      ;
; 0.908 ; CIC_SRAM_controller:inst|count_errase[2]          ; CIC_SRAM_controller:inst|count_errase[3]          ; Clk_50                   ; Clk_50      ; 0.000        ; 0.072      ; 1.151      ;
; 0.910 ; CIC_SRAM_controller:inst|count_errase[1]          ; CIC_SRAM_controller:inst|count_errase[3]          ; Clk_50                   ; Clk_50      ; 0.000        ; 0.072      ; 1.153      ;
; 0.910 ; CIC_SRAM_controller:inst|count_errase[3]          ; CIC_SRAM_controller:inst|count_errase[5]          ; Clk_50                   ; Clk_50      ; 0.000        ; 0.072      ; 1.153      ;
; 0.911 ; CIC_SRAM_controller:inst|count_errase[17]         ; CIC_SRAM_controller:inst|count_errase[19]         ; Clk_50                   ; Clk_50      ; 0.000        ; 0.072      ; 1.154      ;
; 0.911 ; Sram_CIC_2:inst1|add_count[0]                     ; sram:inst3|SRAM_ADDR[0]                           ; Sram_CIC_2:inst1|clk_int ; Clk_50      ; 0.000        ; 0.258      ; 1.370      ;
; 0.920 ; Sram_CIC_2:inst1|add_count[17]                    ; sram:inst3|SRAM_ADDR[17]                          ; Sram_CIC_2:inst1|clk_int ; Clk_50      ; 0.000        ; 0.261      ; 1.382      ;
; 0.940 ; Sram_CIC_2:inst1|add_count[4]                     ; sram:inst3|SRAM_ADDR[4]                           ; Sram_CIC_2:inst1|clk_int ; Clk_50      ; 0.000        ; 0.254      ; 1.395      ;
; 0.943 ; Sram_CIC_2:inst1|add_count[15]                    ; sram:inst3|SRAM_ADDR[15]                          ; Sram_CIC_2:inst1|clk_int ; Clk_50      ; 0.000        ; 0.260      ; 1.404      ;
; 0.948 ; CIC_SRAM_controller:inst|state.lectura            ; sram:inst3|SRAM_ADDR[0]                           ; Clk_50                   ; Clk_50      ; 0.000        ; 0.065      ; 1.184      ;
; 0.960 ; CIC_SRAM_controller:inst|state.trigger_interno    ; CIC_SRAM_controller:inst|state.trigger_camara     ; Clk_50                   ; Clk_50      ; 0.000        ; 0.072      ; 1.203      ;
; 0.976 ; divisor:inst2|cuenta[0]                           ; divisor:inst2|enable                              ; Clk_50                   ; Clk_50      ; 0.000        ; -0.308     ; 0.839      ;
; 0.976 ; Sram_CIC_2:inst1|add_count[10]                    ; sram:inst3|SRAM_ADDR[10]                          ; Sram_CIC_2:inst1|clk_int ; Clk_50      ; 0.000        ; 0.269      ; 1.446      ;
; 0.987 ; CIC_SRAM_controller:inst|state.lectura            ; sram:inst3|SRAM_DQ[12]~en                         ; Clk_50                   ; Clk_50      ; 0.000        ; 0.089      ; 1.247      ;
; 0.988 ; CIC_SRAM_controller:inst|state.lectura            ; sram:inst3|S_ACTION                               ; Clk_50                   ; Clk_50      ; 0.000        ; 0.089      ; 1.248      ;
; 0.989 ; CIC_SRAM_controller:inst|state.lectura            ; sram:inst3|SRAM_DQ[14]~en                         ; Clk_50                   ; Clk_50      ; 0.000        ; 0.089      ; 1.249      ;
; 0.989 ; CIC_SRAM_controller:inst|state.lectura            ; sram:inst3|SRAM_DQ[15]~en                         ; Clk_50                   ; Clk_50      ; 0.000        ; 0.089      ; 1.249      ;
; 0.991 ; CIC_SRAM_controller:inst|state.lectura            ; sram:inst3|SRAM_DQ[5]~en                          ; Clk_50                   ; Clk_50      ; 0.000        ; 0.089      ; 1.251      ;
; 0.991 ; CIC_SRAM_controller:inst|count_errase[9]          ; CIC_SRAM_controller:inst|count_errase[12]         ; Clk_50                   ; Clk_50      ; 0.000        ; 0.084      ; 1.246      ;
; 0.992 ; CIC_SRAM_controller:inst|state.lectura            ; sram:inst3|SRAM_DQ[2]~en                          ; Clk_50                   ; Clk_50      ; 0.000        ; 0.089      ; 1.252      ;
; 0.993 ; CIC_SRAM_controller:inst|count_errase[16]         ; CIC_SRAM_controller:inst|count_errase[18]         ; Clk_50                   ; Clk_50      ; 0.000        ; 0.072      ; 1.236      ;
; 0.994 ; CIC_SRAM_controller:inst|state.lectura            ; sram:inst3|SRAM_DQ[7]~en                          ; Clk_50                   ; Clk_50      ; 0.000        ; 0.089      ; 1.254      ;
+-------+---------------------------------------------------+---------------------------------------------------+--------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                          ; To Node                                                            ; Launch Clock                                                   ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; 0.354 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 0.597      ;
; 0.366 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 0.608      ;
; 0.416 ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.072      ; 0.659      ;
; 0.565 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.288      ; 1.044      ;
; 0.589 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 0.831      ;
; 0.605 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 0.847      ;
; 0.659 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 0.901      ;
; 0.707 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.287      ; 1.185      ;
; 0.726 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.287      ; 1.204      ;
; 0.748 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.076      ; 0.995      ;
; 0.779 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.068      ; 1.018      ;
; 0.781 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.070      ; 1.022      ;
; 0.797 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 1.039      ;
; 0.799 ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.068      ; 1.038      ;
; 0.816 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 1.058      ;
; 0.822 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 1.064      ;
; 0.824 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.074      ; 1.069      ;
; 0.839 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.073      ; 1.083      ;
; 0.845 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.286      ; 1.322      ;
; 0.903 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.070      ; 1.144      ;
; 0.905 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.070      ; 1.146      ;
; 0.930 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.287      ; 1.408      ;
; 0.932 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.287      ; 1.410      ;
; 0.935 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.287      ; 1.413      ;
; 0.939 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.287      ; 1.417      ;
; 0.949 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.287      ; 1.427      ;
; 0.950 ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 1.192      ;
; 0.971 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.070      ; 1.212      ;
; 0.985 ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.070      ; 1.226      ;
; 0.986 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.075      ; 1.232      ;
; 1.023 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.073      ; 1.267      ;
; 1.029 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.073      ; 1.273      ;
; 1.076 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.286      ; 1.553      ;
; 1.077 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.286      ; 1.554      ;
; 1.103 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.286      ; 1.580      ;
; 1.113 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 1.355      ;
; 1.118 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 1.360      ;
; 1.132 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.288      ; 1.611      ;
; 1.133 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.287      ; 1.611      ;
; 1.134 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.287      ; 1.612      ;
; 1.135 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.287      ; 1.613      ;
; 1.135 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.287      ; 1.613      ;
; 1.136 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 1.378      ;
; 1.136 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.287      ; 1.614      ;
; 1.138 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 1.380      ;
; 1.140 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.070      ; 1.381      ;
; 1.141 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.070      ; 1.382      ;
; 1.142 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 1.384      ;
; 1.143 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 1.385      ;
; 1.143 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 1.385      ;
; 1.147 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 1.389      ;
; 1.151 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.287      ; 1.629      ;
; 1.173 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.287      ; 1.651      ;
; 1.176 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.287      ; 1.654      ;
; 1.267 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 1.509      ;
; 1.289 ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 1.531      ;
; 1.307 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.286      ; 1.784      ;
; 1.308 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.286      ; 1.785      ;
; 1.318 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 1.560      ;
; 1.332 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 1.574      ;
; 1.341 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.075      ; 1.587      ;
; 1.354 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 1.596      ;
; 1.355 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 1.597      ;
; 1.357 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.287      ; 1.835      ;
; 1.358 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 1.600      ;
; 1.359 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 1.601      ;
; 1.359 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 1.601      ;
; 1.360 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 1.602      ;
; 1.363 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 1.605      ;
; 1.363 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 1.605      ;
; 1.370 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.284      ; 1.845      ;
; 1.370 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.284      ; 1.845      ;
; 1.370 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.284      ; 1.845      ;
; 1.378 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.287      ; 1.856      ;
; 1.379 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.287      ; 1.857      ;
; 1.379 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.287      ; 1.857      ;
; 1.380 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.287      ; 1.858      ;
; 1.456 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.070      ; 1.697      ;
; 1.499 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 1.741      ;
; 1.500 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 1.742      ;
; 1.540 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 1.782      ;
; 1.541 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 1.783      ;
; 1.577 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.071      ; 1.819      ;
; 1.593 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.287      ; 2.071      ;
; 1.593 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.287      ; 2.071      ;
; 1.628 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.284      ; 2.103      ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'divisor:inst2|clk_int'                                                                                                                                                                                                                                    ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node                                                            ; To Node                                                              ; Launch Clock                                                   ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------+-----------------------+--------------+------------+------------+
; 0.354 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 0.597      ;
; 0.365 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[0]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[0]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 0.608      ;
; 0.581 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 0.824      ;
; 0.583 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[0]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.073      ; 0.827      ;
; 0.746 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 0.989      ;
; 0.760 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.003      ;
; 0.760 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.003      ;
; 0.825 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.089      ; 1.085      ;
; 0.870 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.113      ;
; 0.870 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.113      ;
; 0.881 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.124      ;
; 0.881 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.124      ;
; 0.891 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[0]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.134      ;
; 0.904 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.496      ; 1.571      ;
; 0.915 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.158      ;
; 0.920 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[0]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.073      ; 1.164      ;
; 0.920 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[0]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.073      ; 1.164      ;
; 0.921 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.164      ;
; 0.926 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.169      ;
; 0.926 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.169      ;
; 0.967 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.210      ;
; 0.971 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.496      ; 1.638      ;
; 1.001 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.496      ; 1.668      ;
; 1.001 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[0]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.244      ;
; 1.035 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[0]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.496      ; 1.702      ;
; 1.067 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.310      ;
; 1.078 ; Programador_controlador_block:inst5|controlador:inst|clk_int         ; Programador_controlador_block:inst5|controlador:inst|clk_int         ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; divisor:inst2|clk_int ; 0.000        ; 2.708      ; 4.190      ;
; 1.118 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[0]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.073      ; 1.362      ;
; 1.122 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.365      ;
; 1.126 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.369      ;
; 1.148 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.391      ;
; 1.153 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.396      ;
; 1.235 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; -0.335     ; 1.071      ;
; 1.257 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; divisor:inst2|clk_int ; 0.000        ; 2.707      ; 4.368      ;
; 1.268 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.511      ;
; 1.394 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.637      ;
; 1.411 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.654      ;
; 1.445 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[0]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 1.688      ;
; 1.500 ; Programador_controlador_block:inst5|controlador:inst|clk_int         ; Programador_controlador_block:inst5|controlador:inst|clk_int         ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; divisor:inst2|clk_int ; -0.500       ; 2.708      ; 4.112      ;
; 1.671 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; divisor:inst2|clk_int ; -0.500       ; 2.707      ; 4.282      ;
; 2.505 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; Programador_controlador_block:inst5|controlador:inst|clk_int_2       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; -0.335     ; 2.341      ;
; 2.534 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst5|controlador:inst|clk_int_2       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 2.777      ;
; 2.537 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst5|controlador:inst|clk_int         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 2.780      ;
; 2.554 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst5|controlador:inst|clk_int_2       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 2.797      ;
; 2.626 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst5|controlador:inst|clk_int         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 2.869      ;
; 2.686 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[0]   ; Programador_controlador_block:inst5|controlador:inst|clk_int         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.073      ; 2.930      ;
; 2.687 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst5|controlador:inst|clk_int         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 2.930      ;
; 2.692 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst5|controlador:inst|clk_int         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 2.935      ;
; 2.706 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst5|controlador:inst|clk_int_2       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 2.949      ;
; 2.740 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[0]   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.072      ; 2.983      ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------+-----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Programador_controlador_block:inst5|controlador:inst|clk_int'                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                             ; To Node                                                               ; Launch Clock                                                   ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 0.355 ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Programador_controlador_block:inst5|programador:inst1|state.error     ; Programador_controlador_block:inst5|programador:inst1|state.error     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.071      ; 0.597      ;
; 0.366 ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.071      ; 0.608      ;
; 0.381 ; Programador_controlador_block:inst5|programador:inst1|state.stop_2    ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.071      ; 0.623      ;
; 0.403 ; Programador_controlador_block:inst5|programador:inst1|state.ack_3     ; Programador_controlador_block:inst5|programador:inst1|state.ack_fin   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.071      ; 0.645      ;
; 0.414 ; Programador_controlador_block:inst5|programador:inst1|state.ack_fin   ; Programador_controlador_block:inst5|programador:inst1|state.error     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.071      ; 0.656      ;
; 0.550 ; Programador_controlador_block:inst5|programador:inst1|state.ack_2     ; Programador_controlador_block:inst5|programador:inst1|state.ack_3     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.071      ; 0.792      ;
; 0.552 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_1 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.071      ; 0.794      ;
; 0.557 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_2 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.071      ; 0.799      ;
; 0.563 ; Programador_controlador_block:inst5|programador:inst1|state.start     ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.072      ; 0.806      ;
; 0.563 ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.071      ; 0.805      ;
; 0.569 ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|programador:inst1|state.stop_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.071      ; 0.811      ;
; 0.578 ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|programador:inst1|state.b_write_1 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.071      ; 0.820      ;
; 0.618 ; Programador_controlador_block:inst5|programador:inst1|state.ack_fin   ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.071      ; 0.860      ;
; 0.618 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.072      ; 0.861      ;
; 0.619 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.072      ; 0.862      ;
; 0.630 ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.071      ; 0.872      ;
; 0.666 ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.071      ; 0.908      ;
; 0.674 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.044     ; 0.821      ;
; 0.690 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07      ; Programador_controlador_block:inst5|programador:inst1|data[0]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.044     ; 0.837      ;
; 0.709 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[7]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.040     ; 0.860      ;
; 0.712 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[3]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.040     ; 0.863      ;
; 0.715 ; Programador_controlador_block:inst5|programador:inst1|state.ack_1     ; Programador_controlador_block:inst5|programador:inst1|state.ack_2     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.071      ; 0.957      ;
; 0.774 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[0]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.042     ; 0.923      ;
; 0.783 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[3]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.042     ; 0.932      ;
; 0.803 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[7]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.044     ; 0.950      ;
; 0.805 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[3]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.044     ; 0.952      ;
; 0.815 ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.070      ; 1.056      ;
; 0.816 ; Programador_controlador_block:inst5|controlador:inst|state.dw_81      ; Programador_controlador_block:inst5|programador:inst1|data[0]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.044     ; 0.963      ;
; 0.867 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|state.start     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.042     ; 1.016      ;
; 0.868 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.072      ; 1.111      ;
; 0.918 ; Programador_controlador_block:inst5|controlador:inst|state.dw_02      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.044     ; 1.065      ;
; 0.941 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[7]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.044     ; 1.088      ;
; 0.943 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[0]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.044     ; 1.090      ;
; 0.964 ; Programador_controlador_block:inst5|controlador:inst|state.dw_81      ; Programador_controlador_block:inst5|programador:inst1|data[7]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.044     ; 1.111      ;
; 0.978 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E      ; Programador_controlador_block:inst5|programador:inst1|data[3]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.044     ; 1.125      ;
; 0.989 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|state.start     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.038     ; 1.142      ;
; 1.020 ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.070      ; 1.261      ;
; 1.044 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.067      ; 1.282      ;
; 1.051 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|state.start     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.071      ; 1.293      ;
; 1.056 ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|programador:inst1|state.ack_1     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.070      ; 1.297      ;
; 1.102 ; Programador_controlador_block:inst5|controlador:inst|state.stop_1     ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.038     ; 1.255      ;
; 1.127 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.038     ; 1.280      ;
; 1.133 ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.070      ; 1.374      ;
; 1.146 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.042     ; 1.295      ;
; 1.161 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2     ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.038     ; 1.314      ;
; 1.169 ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|programador:inst1|state.ack_1     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.070      ; 1.410      ;
; 1.177 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07      ; Programador_controlador_block:inst5|programador:inst1|data[2]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.044     ; 1.324      ;
; 1.255 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.044     ; 1.402      ;
; 1.264 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[2]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.042     ; 1.413      ;
; 1.272 ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.070      ; 1.513      ;
; 1.318 ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.071      ; 1.560      ;
; 1.318 ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.071      ; 1.560      ;
; 1.318 ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.071      ; 1.560      ;
; 1.352 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.042     ; 1.501      ;
; 1.360 ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|programador:inst1|state.ack_1     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.070      ; 1.601      ;
; 1.405 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.047     ; 1.549      ;
; 1.406 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.071      ; 1.648      ;
; 1.408 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.071      ; 1.650      ;
; 1.430 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.071      ; 1.672      ;
; 1.458 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E      ; Programador_controlador_block:inst5|programador:inst1|data[2]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.044     ; 1.605      ;
; 1.495 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[2]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.042     ; 1.644      ;
; 1.540 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.044     ; 1.687      ;
; 1.545 ; Programador_controlador_block:inst5|controlador:inst|state.stop_1     ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.038     ; 1.698      ;
; 1.551 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.071      ; 1.793      ;
; 1.560 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.042     ; 1.709      ;
; 1.569 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.044     ; 1.716      ;
; 1.569 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|state.ack_1     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.071      ; 1.811      ;
; 1.576 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.042     ; 1.725      ;
; 1.650 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.040     ; 1.801      ;
; 1.684 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.046     ; 1.829      ;
; 1.698 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.040     ; 1.849      ;
; 1.700 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.040     ; 1.851      ;
; 1.712 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.067      ; 1.950      ;
; 1.714 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.042     ; 1.863      ;
; 1.717 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.042     ; 1.866      ;
; 1.719 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.042     ; 1.868      ;
; 1.724 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.042     ; 1.873      ;
; 1.726 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.042     ; 1.875      ;
; 1.737 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.046     ; 1.882      ;
; 1.756 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2     ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.038     ; 1.909      ;
; 1.759 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.042     ; 1.908      ;
; 1.761 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.042     ; 1.910      ;
; 1.765 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.042     ; 1.914      ;
; 1.779 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.042     ; 1.928      ;
; 1.779 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.042     ; 1.928      ;
; 1.779 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.042     ; 1.928      ;
; 1.875 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.046     ; 2.020      ;
; 1.881 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.040     ; 2.032      ;
; 1.883 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.040     ; 2.034      ;
; 1.889 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.040     ; 2.040      ;
; 1.891 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.040     ; 2.042      ;
; 1.959 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.040     ; 2.110      ;
; 1.979 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[3]         ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.069      ; 2.219      ;
; 1.979 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[7]         ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.069      ; 2.219      ;
; 1.979 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[0]         ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.069      ; 2.219      ;
; 1.979 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.069      ; 2.219      ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Pix_clk'                                                                                                                                              ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.356 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.070      ; 0.597      ;
; 0.402 ; Capture_Input_Controller:inst4|pix_count_int[20] ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.070      ; 0.643      ;
; 0.588 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.070      ; 0.829      ;
; 0.590 ; Capture_Input_Controller:inst4|pix_count_int[12] ; Capture_Input_Controller:inst4|pix_count_int[12] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.070      ; 0.831      ;
; 0.591 ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.070      ; 0.832      ;
; 0.592 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.070      ; 0.833      ;
; 0.593 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.070      ; 0.834      ;
; 0.593 ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.070      ; 0.834      ;
; 0.600 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Capture_Input_Controller:inst4|pix_count_int[10] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.070      ; 0.841      ;
; 0.601 ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.070      ; 0.842      ;
; 0.602 ; Capture_Input_Controller:inst4|pix_count_int[16] ; Capture_Input_Controller:inst4|pix_count_int[16] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.070      ; 0.843      ;
; 0.603 ; Capture_Input_Controller:inst4|pix_count_int[17] ; Capture_Input_Controller:inst4|pix_count_int[17] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.070      ; 0.844      ;
; 0.605 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Capture_Input_Controller:inst4|pix_count_int[11] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.070      ; 0.846      ;
; 0.606 ; Capture_Input_Controller:inst4|pix_count_int[18] ; Capture_Input_Controller:inst4|pix_count_int[18] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.070      ; 0.847      ;
; 0.606 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.070      ; 0.847      ;
; 0.606 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.070      ; 0.847      ;
; 0.608 ; Capture_Input_Controller:inst4|pix_count_int[19] ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.070      ; 0.849      ;
; 0.748 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Capture_Input_Controller:inst4|pix_count_int[13] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.070      ; 0.989      ;
; 0.761 ; Capture_Input_Controller:inst4|pix_count_int[15] ; Capture_Input_Controller:inst4|pix_count_int[15] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.070      ; 1.002      ;
; 0.769 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Capture_Input_Controller:inst4|pix_count_int[14] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.070      ; 1.010      ;
; 0.771 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.068      ; 1.010      ;
; 0.776 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.070      ; 1.017      ;
; 0.874 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.070      ; 1.115      ;
; 0.877 ; Capture_Input_Controller:inst4|pix_count_int[12] ; Capture_Input_Controller:inst4|pix_count_int[13] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.070      ; 1.118      ;
; 0.878 ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.070      ; 1.119      ;
; 0.879 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.070      ; 1.120      ;
; 0.881 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.070      ; 1.122      ;
; 0.881 ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.070      ; 1.122      ;
; 0.884 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Capture_Input_Controller:inst4|pix_count_int[11] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.072      ; 1.127      ;
; 0.887 ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.070      ; 1.128      ;
; 0.888 ; Capture_Input_Controller:inst4|pix_count_int[16] ; Capture_Input_Controller:inst4|pix_count_int[17] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.070      ; 1.129      ;
; 0.891 ; Capture_Input_Controller:inst4|pix_count_int[17] ; Capture_Input_Controller:inst4|pix_count_int[18] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.070      ; 1.132      ;
; 0.892 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.070      ; 1.133      ;
; 0.892 ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.070      ; 1.133      ;
; 0.893 ; Capture_Input_Controller:inst4|pix_count_int[18] ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.070      ; 1.134      ;
; 0.893 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Capture_Input_Controller:inst4|pix_count_int[12] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.070      ; 1.134      ;
; 0.894 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Capture_Input_Controller:inst4|pix_count_int[10] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.070      ; 1.135      ;
; 0.894 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.070      ; 1.135      ;
; 0.896 ; Capture_Input_Controller:inst4|pix_count_int[19] ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.070      ; 1.137      ;
; 0.902 ; Capture_Input_Controller:inst4|pix_count_int[17] ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.070      ; 1.143      ;
; 0.903 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Capture_Input_Controller:inst4|pix_count_int[11] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.072      ; 1.146      ;
; 0.904 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Capture_Input_Controller:inst4|pix_count_int[13] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.070      ; 1.145      ;
; 0.905 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.070      ; 1.146      ;
; 0.973 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.070      ; 1.214      ;
; 0.976 ; Capture_Input_Controller:inst4|pix_count_int[12] ; Capture_Input_Controller:inst4|pix_count_int[14] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.070      ; 1.217      ;
; 0.977 ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.070      ; 1.218      ;
; 0.978 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.070      ; 1.219      ;
; 0.983 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Capture_Input_Controller:inst4|pix_count_int[12] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.072      ; 1.226      ;
; 0.984 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.070      ; 1.225      ;
; 0.986 ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Capture_Input_Controller:inst4|pix_count_int[10] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.070      ; 1.227      ;
; 0.987 ; Capture_Input_Controller:inst4|pix_count_int[12] ; Capture_Input_Controller:inst4|pix_count_int[15] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.070      ; 1.228      ;
; 0.987 ; Capture_Input_Controller:inst4|pix_count_int[16] ; Capture_Input_Controller:inst4|pix_count_int[18] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.070      ; 1.228      ;
; 0.988 ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.070      ; 1.229      ;
; 0.989 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.070      ; 1.230      ;
; 0.991 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.070      ; 1.232      ;
; 0.991 ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.070      ; 1.232      ;
; 0.992 ; Capture_Input_Controller:inst4|pix_count_int[18] ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.070      ; 1.233      ;
; 0.994 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Capture_Input_Controller:inst4|pix_count_int[13] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.072      ; 1.237      ;
; 0.995 ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Capture_Input_Controller:inst4|pix_count_int[11] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.072      ; 1.238      ;
; 0.998 ; Capture_Input_Controller:inst4|pix_count_int[16] ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.070      ; 1.239      ;
; 1.001 ; CIC_SRAM_controller:inst|state.trigger_wait      ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Clk_50       ; Pix_clk     ; -0.500       ; 0.153      ; 0.865      ;
; 1.001 ; Capture_Input_Controller:inst4|pix_count_int[17] ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.070      ; 1.242      ;
; 1.002 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Capture_Input_Controller:inst4|pix_count_int[12] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.072      ; 1.245      ;
; 1.002 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.070      ; 1.243      ;
; 1.002 ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.070      ; 1.243      ;
; 1.003 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Capture_Input_Controller:inst4|pix_count_int[14] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.070      ; 1.244      ;
; 1.004 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Capture_Input_Controller:inst4|pix_count_int[10] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.070      ; 1.245      ;
; 1.013 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Capture_Input_Controller:inst4|pix_count_int[13] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.072      ; 1.256      ;
; 1.013 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Capture_Input_Controller:inst4|pix_count_int[11] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.072      ; 1.256      ;
; 1.014 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Capture_Input_Controller:inst4|pix_count_int[15] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.070      ; 1.255      ;
; 1.036 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Capture_Input_Controller:inst4|pix_count_int[14] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.070      ; 1.277      ;
; 1.040 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.070      ; 1.281      ;
; 1.042 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.068      ; 1.281      ;
; 1.047 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Capture_Input_Controller:inst4|pix_count_int[15] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.070      ; 1.288      ;
; 1.049 ; Capture_Input_Controller:inst4|pix_count_int[15] ; Capture_Input_Controller:inst4|pix_count_int[16] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.070      ; 1.290      ;
; 1.056 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Capture_Input_Controller:inst4|pix_count_int[15] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.070      ; 1.297      ;
; 1.058 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.068      ; 1.297      ;
; 1.060 ; Capture_Input_Controller:inst4|pix_count_int[15] ; Capture_Input_Controller:inst4|pix_count_int[17] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.070      ; 1.301      ;
; 1.066 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.070      ; 1.307      ;
; 1.083 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Capture_Input_Controller:inst4|pix_count_int[10] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.070      ; 1.324      ;
; 1.086 ; Capture_Input_Controller:inst4|pix_count_int[12] ; Capture_Input_Controller:inst4|pix_count_int[16] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.070      ; 1.327      ;
; 1.087 ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.070      ; 1.328      ;
; 1.088 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.070      ; 1.329      ;
; 1.092 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Capture_Input_Controller:inst4|pix_count_int[11] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.072      ; 1.335      ;
; 1.093 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Capture_Input_Controller:inst4|pix_count_int[14] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.072      ; 1.336      ;
; 1.094 ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Capture_Input_Controller:inst4|pix_count_int[12] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.072      ; 1.337      ;
; 1.097 ; Capture_Input_Controller:inst4|pix_count_int[16] ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.070      ; 1.338      ;
; 1.097 ; Capture_Input_Controller:inst4|pix_count_int[12] ; Capture_Input_Controller:inst4|pix_count_int[17] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.070      ; 1.338      ;
; 1.098 ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.070      ; 1.339      ;
; 1.099 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.070      ; 1.340      ;
; 1.101 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Capture_Input_Controller:inst4|pix_count_int[10] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.070      ; 1.342      ;
; 1.101 ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.070      ; 1.342      ;
; 1.104 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Capture_Input_Controller:inst4|pix_count_int[15] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.072      ; 1.347      ;
; 1.105 ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Capture_Input_Controller:inst4|pix_count_int[13] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.072      ; 1.348      ;
; 1.110 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Capture_Input_Controller:inst4|pix_count_int[11] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.072      ; 1.353      ;
; 1.112 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Capture_Input_Controller:inst4|pix_count_int[14] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.072      ; 1.355      ;
; 1.112 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Capture_Input_Controller:inst4|pix_count_int[12] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.072      ; 1.355      ;
; 1.112 ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.070      ; 1.353      ;
; 1.113 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Capture_Input_Controller:inst4|pix_count_int[16] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.070      ; 1.354      ;
; 1.114 ; CIC_SRAM_controller:inst|state.wait_done         ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Clk_50       ; Pix_clk     ; -0.500       ; 0.153      ; 0.978      ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'Pix_clk'                                                                                                                                         ;
+--------+------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.587 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[13] ; Clk_50       ; Pix_clk     ; 0.500        ; -0.046     ; 2.020      ;
; -1.587 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[11] ; Clk_50       ; Pix_clk     ; 0.500        ; -0.046     ; 2.020      ;
; -1.587 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[12] ; Clk_50       ; Pix_clk     ; 0.500        ; -0.046     ; 2.020      ;
; -1.587 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[15] ; Clk_50       ; Pix_clk     ; 0.500        ; -0.046     ; 2.020      ;
; -1.587 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[14] ; Clk_50       ; Pix_clk     ; 0.500        ; -0.046     ; 2.020      ;
; -1.587 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[17] ; Clk_50       ; Pix_clk     ; 0.500        ; -0.046     ; 2.020      ;
; -1.587 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[16] ; Clk_50       ; Pix_clk     ; 0.500        ; -0.046     ; 2.020      ;
; -1.587 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[18] ; Clk_50       ; Pix_clk     ; 0.500        ; -0.046     ; 2.020      ;
; -1.587 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[19] ; Clk_50       ; Pix_clk     ; 0.500        ; -0.046     ; 2.020      ;
; -1.587 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[20] ; Clk_50       ; Pix_clk     ; 0.500        ; -0.046     ; 2.020      ;
; -1.372 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Clk_50       ; Pix_clk     ; 0.500        ; -0.048     ; 1.803      ;
; -1.372 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Clk_50       ; Pix_clk     ; 0.500        ; -0.048     ; 1.803      ;
; -1.372 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Clk_50       ; Pix_clk     ; 0.500        ; -0.048     ; 1.803      ;
; -1.372 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Clk_50       ; Pix_clk     ; 0.500        ; -0.048     ; 1.803      ;
; -1.372 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Clk_50       ; Pix_clk     ; 0.500        ; -0.048     ; 1.803      ;
; -1.372 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Clk_50       ; Pix_clk     ; 0.500        ; -0.048     ; 1.803      ;
; -1.372 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Clk_50       ; Pix_clk     ; 0.500        ; -0.048     ; 1.803      ;
; -1.372 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Clk_50       ; Pix_clk     ; 0.500        ; -0.048     ; 1.803      ;
; -1.372 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Clk_50       ; Pix_clk     ; 0.500        ; -0.048     ; 1.803      ;
; -1.372 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[10] ; Clk_50       ; Pix_clk     ; 0.500        ; -0.048     ; 1.803      ;
; -1.168 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Clk_50       ; Pix_clk     ; 0.500        ; -0.046     ; 1.601      ;
+--------+------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'Sram_CIC_2:inst1|clk_int'                                                                                                                   ;
+--------+------------------------------------------------+--------------------------------+--------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                        ; Launch Clock ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+--------------------------------+--------------+--------------------------+--------------+------------+------------+
; -1.515 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_2:inst1|add_count[19] ; Clk_50       ; Sram_CIC_2:inst1|clk_int ; 1.000        ; -0.267     ; 2.237      ;
; -1.515 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_2:inst1|add_count[10] ; Clk_50       ; Sram_CIC_2:inst1|clk_int ; 1.000        ; -0.267     ; 2.237      ;
; -1.515 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_2:inst1|add_count[11] ; Clk_50       ; Sram_CIC_2:inst1|clk_int ; 1.000        ; -0.267     ; 2.237      ;
; -1.515 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_2:inst1|add_count[12] ; Clk_50       ; Sram_CIC_2:inst1|clk_int ; 1.000        ; -0.267     ; 2.237      ;
; -1.515 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_2:inst1|add_count[13] ; Clk_50       ; Sram_CIC_2:inst1|clk_int ; 1.000        ; -0.267     ; 2.237      ;
; -1.515 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_2:inst1|add_count[14] ; Clk_50       ; Sram_CIC_2:inst1|clk_int ; 1.000        ; -0.267     ; 2.237      ;
; -1.515 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_2:inst1|add_count[15] ; Clk_50       ; Sram_CIC_2:inst1|clk_int ; 1.000        ; -0.267     ; 2.237      ;
; -1.515 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_2:inst1|add_count[16] ; Clk_50       ; Sram_CIC_2:inst1|clk_int ; 1.000        ; -0.267     ; 2.237      ;
; -1.515 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_2:inst1|add_count[17] ; Clk_50       ; Sram_CIC_2:inst1|clk_int ; 1.000        ; -0.267     ; 2.237      ;
; -1.515 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_2:inst1|add_count[18] ; Clk_50       ; Sram_CIC_2:inst1|clk_int ; 1.000        ; -0.267     ; 2.237      ;
; -1.296 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_2:inst1|add_count[0]  ; Clk_50       ; Sram_CIC_2:inst1|clk_int ; 1.000        ; -0.265     ; 2.020      ;
; -1.296 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_2:inst1|state.idle    ; Clk_50       ; Sram_CIC_2:inst1|clk_int ; 1.000        ; -0.265     ; 2.020      ;
; -1.286 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_2:inst1|add_count[1]  ; Clk_50       ; Sram_CIC_2:inst1|clk_int ; 1.000        ; -0.268     ; 2.007      ;
; -1.286 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_2:inst1|add_count[2]  ; Clk_50       ; Sram_CIC_2:inst1|clk_int ; 1.000        ; -0.268     ; 2.007      ;
; -1.286 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_2:inst1|add_count[3]  ; Clk_50       ; Sram_CIC_2:inst1|clk_int ; 1.000        ; -0.268     ; 2.007      ;
; -1.286 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_2:inst1|add_count[4]  ; Clk_50       ; Sram_CIC_2:inst1|clk_int ; 1.000        ; -0.268     ; 2.007      ;
; -1.286 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_2:inst1|add_count[5]  ; Clk_50       ; Sram_CIC_2:inst1|clk_int ; 1.000        ; -0.268     ; 2.007      ;
; -1.286 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_2:inst1|add_count[6]  ; Clk_50       ; Sram_CIC_2:inst1|clk_int ; 1.000        ; -0.268     ; 2.007      ;
; -1.286 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_2:inst1|add_count[7]  ; Clk_50       ; Sram_CIC_2:inst1|clk_int ; 1.000        ; -0.268     ; 2.007      ;
; -1.286 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_2:inst1|add_count[8]  ; Clk_50       ; Sram_CIC_2:inst1|clk_int ; 1.000        ; -0.268     ; 2.007      ;
; -1.286 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_2:inst1|add_count[9]  ; Clk_50       ; Sram_CIC_2:inst1|clk_int ; 1.000        ; -0.268     ; 2.007      ;
; -0.936 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_2:inst1|state.final   ; Clk_50       ; Sram_CIC_2:inst1|clk_int ; 1.000        ; 0.082      ; 2.007      ;
+--------+------------------------------------------------+--------------------------------+--------------+--------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'                                                                                                                                                                                                                          ;
+--------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                                            ; Launch Clock                                                 ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; -0.933 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.038      ; 1.970      ;
; -0.933 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.038      ; 1.970      ;
; -0.933 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.038      ; 1.970      ;
; -0.877 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.040      ; 1.916      ;
; -0.877 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.040      ; 1.916      ;
; -0.877 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.040      ; 1.916      ;
; -0.720 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.042      ; 1.761      ;
; -0.720 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.042      ; 1.761      ;
; -0.720 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.042      ; 1.761      ;
; -0.720 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.042      ; 1.761      ;
; -0.720 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.042      ; 1.761      ;
; -0.720 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.042      ; 1.761      ;
; -0.720 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.042      ; 1.761      ;
; -0.720 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.042      ; 1.761      ;
; -0.720 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.042      ; 1.761      ;
; -0.720 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.042      ; 1.761      ;
; -0.665 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.043      ; 1.707      ;
; -0.665 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.043      ; 1.707      ;
+--------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'Clk_50'                                                                                                             ;
+--------+------------------------------------------+---------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+---------------------------+--------------+-------------+--------------+------------+------------+
; -0.791 ; CIC_SRAM_controller:inst|state.escritura ; sram:inst3|SRAM_DQ[3]~en  ; Clk_50       ; Clk_50      ; 1.000        ; -0.078     ; 1.712      ;
; -0.773 ; CIC_SRAM_controller:inst|state.escritura ; sram:inst3|SRAM_DQ[2]~en  ; Clk_50       ; Clk_50      ; 1.000        ; -0.056     ; 1.716      ;
; -0.773 ; CIC_SRAM_controller:inst|state.escritura ; sram:inst3|SRAM_DQ[5]~en  ; Clk_50       ; Clk_50      ; 1.000        ; -0.056     ; 1.716      ;
; -0.773 ; CIC_SRAM_controller:inst|state.escritura ; sram:inst3|SRAM_DQ[7]~en  ; Clk_50       ; Clk_50      ; 1.000        ; -0.056     ; 1.716      ;
; -0.773 ; CIC_SRAM_controller:inst|state.escritura ; sram:inst3|SRAM_DQ[8]~en  ; Clk_50       ; Clk_50      ; 1.000        ; -0.056     ; 1.716      ;
; -0.773 ; CIC_SRAM_controller:inst|state.escritura ; sram:inst3|SRAM_DQ[9]~en  ; Clk_50       ; Clk_50      ; 1.000        ; -0.056     ; 1.716      ;
; -0.773 ; CIC_SRAM_controller:inst|state.escritura ; sram:inst3|SRAM_DQ[10]~en ; Clk_50       ; Clk_50      ; 1.000        ; -0.056     ; 1.716      ;
; -0.773 ; CIC_SRAM_controller:inst|state.escritura ; sram:inst3|SRAM_DQ[11]~en ; Clk_50       ; Clk_50      ; 1.000        ; -0.056     ; 1.716      ;
; -0.773 ; CIC_SRAM_controller:inst|state.escritura ; sram:inst3|SRAM_DQ[12]~en ; Clk_50       ; Clk_50      ; 1.000        ; -0.056     ; 1.716      ;
; -0.773 ; CIC_SRAM_controller:inst|state.escritura ; sram:inst3|SRAM_DQ[14]~en ; Clk_50       ; Clk_50      ; 1.000        ; -0.056     ; 1.716      ;
; -0.773 ; CIC_SRAM_controller:inst|state.escritura ; sram:inst3|SRAM_DQ[15]~en ; Clk_50       ; Clk_50      ; 1.000        ; -0.056     ; 1.716      ;
; -0.687 ; CIC_SRAM_controller:inst|state.escritura ; sram:inst3|SRAM_DQ[4]~en  ; Clk_50       ; Clk_50      ; 1.000        ; -0.074     ; 1.612      ;
; -0.687 ; CIC_SRAM_controller:inst|state.escritura ; sram:inst3|SRAM_DQ[6]~en  ; Clk_50       ; Clk_50      ; 1.000        ; -0.074     ; 1.612      ;
; -0.687 ; CIC_SRAM_controller:inst|state.escritura ; sram:inst3|SRAM_LB_N      ; Clk_50       ; Clk_50      ; 1.000        ; -0.074     ; 1.612      ;
; -0.687 ; CIC_SRAM_controller:inst|state.escritura ; sram:inst3|SRAM_UB_N      ; Clk_50       ; Clk_50      ; 1.000        ; -0.074     ; 1.612      ;
; -0.619 ; CIC_SRAM_controller:inst|state.escritura ; sram:inst3|SRAM_DQ[0]~en  ; Clk_50       ; Clk_50      ; 1.000        ; 0.296      ; 1.914      ;
; -0.619 ; CIC_SRAM_controller:inst|state.escritura ; sram:inst3|SRAM_DQ[1]~en  ; Clk_50       ; Clk_50      ; 1.000        ; 0.296      ; 1.914      ;
; -0.619 ; CIC_SRAM_controller:inst|state.escritura ; sram:inst3|SRAM_DQ[13]~en ; Clk_50       ; Clk_50      ; 1.000        ; 0.296      ; 1.914      ;
+--------+------------------------------------------+---------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'Programador_controlador_block:inst5|controlador:inst|clk_int'                                                                                                                                                                                                                             ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                       ; To Node                                                               ; Launch Clock                                                   ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; -0.733 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.287     ; 1.445      ;
; -0.621 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.288     ; 1.332      ;
; -0.621 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.288     ; 1.332      ;
; -0.621 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.288     ; 1.332      ;
; -0.621 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.start     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.288     ; 1.332      ;
; -0.621 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.288     ; 1.332      ;
; -0.621 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.stop_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.288     ; 1.332      ;
; -0.621 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_fin   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.288     ; 1.332      ;
; -0.621 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_3     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.288     ; 1.332      ;
; -0.621 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_2     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.288     ; 1.332      ;
; -0.621 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_1     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.288     ; 1.332      ;
; -0.621 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.288     ; 1.332      ;
; -0.621 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_write_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.288     ; 1.332      ;
; -0.621 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_write_1 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.288     ; 1.332      ;
; -0.621 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.error     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.288     ; 1.332      ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'Programador_controlador_block:inst5|controlador:inst|clk_int'                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                               ; Launch Clock                                                   ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 1.059 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.043     ; 1.207      ;
; 1.059 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.043     ; 1.207      ;
; 1.059 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.043     ; 1.207      ;
; 1.059 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.start     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.043     ; 1.207      ;
; 1.059 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.043     ; 1.207      ;
; 1.059 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.stop_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.043     ; 1.207      ;
; 1.059 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_fin   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.043     ; 1.207      ;
; 1.059 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_3     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.043     ; 1.207      ;
; 1.059 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_2     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.043     ; 1.207      ;
; 1.059 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_1     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.043     ; 1.207      ;
; 1.059 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.043     ; 1.207      ;
; 1.059 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_write_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.043     ; 1.207      ;
; 1.059 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_write_1 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.043     ; 1.207      ;
; 1.059 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.error     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.043     ; 1.207      ;
; 1.194 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.042     ; 1.343      ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'                                                                                                                                                                                                                          ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                            ; Launch Clock                                                 ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; 1.141 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.288      ; 1.620      ;
; 1.141 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.288      ; 1.620      ;
; 1.186 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.287      ; 1.664      ;
; 1.186 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.287      ; 1.664      ;
; 1.186 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.287      ; 1.664      ;
; 1.186 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.287      ; 1.664      ;
; 1.186 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.287      ; 1.664      ;
; 1.186 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.287      ; 1.664      ;
; 1.186 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.287      ; 1.664      ;
; 1.186 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.287      ; 1.664      ;
; 1.186 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.287      ; 1.664      ;
; 1.186 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.287      ; 1.664      ;
; 1.342 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.286      ; 1.819      ;
; 1.342 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.286      ; 1.819      ;
; 1.342 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.286      ; 1.819      ;
; 1.408 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.284      ; 1.883      ;
; 1.408 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.284      ; 1.883      ;
; 1.408 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.284      ; 1.883      ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'Clk_50'                                                                                                             ;
+-------+------------------------------------------+---------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+---------------------------+--------------+-------------+--------------+------------+------------+
; 1.188 ; CIC_SRAM_controller:inst|state.escritura ; sram:inst3|SRAM_DQ[0]~en  ; Clk_50       ; Clk_50      ; 0.000        ; 0.455      ; 1.814      ;
; 1.188 ; CIC_SRAM_controller:inst|state.escritura ; sram:inst3|SRAM_DQ[1]~en  ; Clk_50       ; Clk_50      ; 0.000        ; 0.455      ; 1.814      ;
; 1.188 ; CIC_SRAM_controller:inst|state.escritura ; sram:inst3|SRAM_DQ[13]~en ; Clk_50       ; Clk_50      ; 0.000        ; 0.455      ; 1.814      ;
; 1.303 ; CIC_SRAM_controller:inst|state.escritura ; sram:inst3|SRAM_DQ[4]~en  ; Clk_50       ; Clk_50      ; 0.000        ; 0.070      ; 1.544      ;
; 1.303 ; CIC_SRAM_controller:inst|state.escritura ; sram:inst3|SRAM_DQ[6]~en  ; Clk_50       ; Clk_50      ; 0.000        ; 0.070      ; 1.544      ;
; 1.303 ; CIC_SRAM_controller:inst|state.escritura ; sram:inst3|SRAM_LB_N      ; Clk_50       ; Clk_50      ; 0.000        ; 0.070      ; 1.544      ;
; 1.303 ; CIC_SRAM_controller:inst|state.escritura ; sram:inst3|SRAM_UB_N      ; Clk_50       ; Clk_50      ; 0.000        ; 0.070      ; 1.544      ;
; 1.372 ; CIC_SRAM_controller:inst|state.escritura ; sram:inst3|SRAM_DQ[2]~en  ; Clk_50       ; Clk_50      ; 0.000        ; 0.089      ; 1.632      ;
; 1.372 ; CIC_SRAM_controller:inst|state.escritura ; sram:inst3|SRAM_DQ[5]~en  ; Clk_50       ; Clk_50      ; 0.000        ; 0.089      ; 1.632      ;
; 1.372 ; CIC_SRAM_controller:inst|state.escritura ; sram:inst3|SRAM_DQ[7]~en  ; Clk_50       ; Clk_50      ; 0.000        ; 0.089      ; 1.632      ;
; 1.372 ; CIC_SRAM_controller:inst|state.escritura ; sram:inst3|SRAM_DQ[8]~en  ; Clk_50       ; Clk_50      ; 0.000        ; 0.089      ; 1.632      ;
; 1.372 ; CIC_SRAM_controller:inst|state.escritura ; sram:inst3|SRAM_DQ[9]~en  ; Clk_50       ; Clk_50      ; 0.000        ; 0.089      ; 1.632      ;
; 1.372 ; CIC_SRAM_controller:inst|state.escritura ; sram:inst3|SRAM_DQ[10]~en ; Clk_50       ; Clk_50      ; 0.000        ; 0.089      ; 1.632      ;
; 1.372 ; CIC_SRAM_controller:inst|state.escritura ; sram:inst3|SRAM_DQ[11]~en ; Clk_50       ; Clk_50      ; 0.000        ; 0.089      ; 1.632      ;
; 1.372 ; CIC_SRAM_controller:inst|state.escritura ; sram:inst3|SRAM_DQ[12]~en ; Clk_50       ; Clk_50      ; 0.000        ; 0.089      ; 1.632      ;
; 1.372 ; CIC_SRAM_controller:inst|state.escritura ; sram:inst3|SRAM_DQ[14]~en ; Clk_50       ; Clk_50      ; 0.000        ; 0.089      ; 1.632      ;
; 1.372 ; CIC_SRAM_controller:inst|state.escritura ; sram:inst3|SRAM_DQ[15]~en ; Clk_50       ; Clk_50      ; 0.000        ; 0.089      ; 1.632      ;
; 1.379 ; CIC_SRAM_controller:inst|state.escritura ; sram:inst3|SRAM_DQ[3]~en  ; Clk_50       ; Clk_50      ; 0.000        ; 0.066      ; 1.616      ;
+-------+------------------------------------------+---------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'Sram_CIC_2:inst1|clk_int'                                                                                                                   ;
+-------+------------------------------------------------+--------------------------------+--------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                        ; Launch Clock ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+--------------------------------+--------------+--------------------------+--------------+------------+------------+
; 1.394 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_2:inst1|state.final   ; Clk_50       ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.319      ; 1.914      ;
; 1.759 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_2:inst1|add_count[1]  ; Clk_50       ; Sram_CIC_2:inst1|clk_int ; 0.000        ; -0.046     ; 1.914      ;
; 1.759 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_2:inst1|add_count[2]  ; Clk_50       ; Sram_CIC_2:inst1|clk_int ; 0.000        ; -0.046     ; 1.914      ;
; 1.759 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_2:inst1|add_count[3]  ; Clk_50       ; Sram_CIC_2:inst1|clk_int ; 0.000        ; -0.046     ; 1.914      ;
; 1.759 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_2:inst1|add_count[4]  ; Clk_50       ; Sram_CIC_2:inst1|clk_int ; 0.000        ; -0.046     ; 1.914      ;
; 1.759 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_2:inst1|add_count[5]  ; Clk_50       ; Sram_CIC_2:inst1|clk_int ; 0.000        ; -0.046     ; 1.914      ;
; 1.759 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_2:inst1|add_count[6]  ; Clk_50       ; Sram_CIC_2:inst1|clk_int ; 0.000        ; -0.046     ; 1.914      ;
; 1.759 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_2:inst1|add_count[7]  ; Clk_50       ; Sram_CIC_2:inst1|clk_int ; 0.000        ; -0.046     ; 1.914      ;
; 1.759 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_2:inst1|add_count[8]  ; Clk_50       ; Sram_CIC_2:inst1|clk_int ; 0.000        ; -0.046     ; 1.914      ;
; 1.759 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_2:inst1|add_count[9]  ; Clk_50       ; Sram_CIC_2:inst1|clk_int ; 0.000        ; -0.046     ; 1.914      ;
; 1.772 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_2:inst1|add_count[0]  ; Clk_50       ; Sram_CIC_2:inst1|clk_int ; 0.000        ; -0.042     ; 1.931      ;
; 1.772 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_2:inst1|state.idle    ; Clk_50       ; Sram_CIC_2:inst1|clk_int ; 0.000        ; -0.042     ; 1.931      ;
; 1.969 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_2:inst1|add_count[19] ; Clk_50       ; Sram_CIC_2:inst1|clk_int ; 0.000        ; -0.044     ; 2.126      ;
; 1.969 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_2:inst1|add_count[10] ; Clk_50       ; Sram_CIC_2:inst1|clk_int ; 0.000        ; -0.044     ; 2.126      ;
; 1.969 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_2:inst1|add_count[11] ; Clk_50       ; Sram_CIC_2:inst1|clk_int ; 0.000        ; -0.044     ; 2.126      ;
; 1.969 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_2:inst1|add_count[12] ; Clk_50       ; Sram_CIC_2:inst1|clk_int ; 0.000        ; -0.044     ; 2.126      ;
; 1.969 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_2:inst1|add_count[13] ; Clk_50       ; Sram_CIC_2:inst1|clk_int ; 0.000        ; -0.044     ; 2.126      ;
; 1.969 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_2:inst1|add_count[14] ; Clk_50       ; Sram_CIC_2:inst1|clk_int ; 0.000        ; -0.044     ; 2.126      ;
; 1.969 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_2:inst1|add_count[15] ; Clk_50       ; Sram_CIC_2:inst1|clk_int ; 0.000        ; -0.044     ; 2.126      ;
; 1.969 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_2:inst1|add_count[16] ; Clk_50       ; Sram_CIC_2:inst1|clk_int ; 0.000        ; -0.044     ; 2.126      ;
; 1.969 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_2:inst1|add_count[17] ; Clk_50       ; Sram_CIC_2:inst1|clk_int ; 0.000        ; -0.044     ; 2.126      ;
; 1.969 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_2:inst1|add_count[18] ; Clk_50       ; Sram_CIC_2:inst1|clk_int ; 0.000        ; -0.044     ; 2.126      ;
+-------+------------------------------------------------+--------------------------------+--------------+--------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'Pix_clk'                                                                                                                                         ;
+-------+------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.615 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Clk_50       ; Pix_clk     ; -0.500       ; 0.153      ; 1.479      ;
; 1.838 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Clk_50       ; Pix_clk     ; -0.500       ; 0.151      ; 1.700      ;
; 1.838 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Clk_50       ; Pix_clk     ; -0.500       ; 0.151      ; 1.700      ;
; 1.838 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Clk_50       ; Pix_clk     ; -0.500       ; 0.151      ; 1.700      ;
; 1.838 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Clk_50       ; Pix_clk     ; -0.500       ; 0.151      ; 1.700      ;
; 1.838 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Clk_50       ; Pix_clk     ; -0.500       ; 0.151      ; 1.700      ;
; 1.838 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Clk_50       ; Pix_clk     ; -0.500       ; 0.151      ; 1.700      ;
; 1.838 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Clk_50       ; Pix_clk     ; -0.500       ; 0.151      ; 1.700      ;
; 1.838 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Clk_50       ; Pix_clk     ; -0.500       ; 0.151      ; 1.700      ;
; 1.838 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Clk_50       ; Pix_clk     ; -0.500       ; 0.151      ; 1.700      ;
; 1.838 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[10] ; Clk_50       ; Pix_clk     ; -0.500       ; 0.151      ; 1.700      ;
; 2.067 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[13] ; Clk_50       ; Pix_clk     ; -0.500       ; 0.153      ; 1.931      ;
; 2.067 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[11] ; Clk_50       ; Pix_clk     ; -0.500       ; 0.153      ; 1.931      ;
; 2.067 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[12] ; Clk_50       ; Pix_clk     ; -0.500       ; 0.153      ; 1.931      ;
; 2.067 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[15] ; Clk_50       ; Pix_clk     ; -0.500       ; 0.153      ; 1.931      ;
; 2.067 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[14] ; Clk_50       ; Pix_clk     ; -0.500       ; 0.153      ; 1.931      ;
; 2.067 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[17] ; Clk_50       ; Pix_clk     ; -0.500       ; 0.153      ; 1.931      ;
; 2.067 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[16] ; Clk_50       ; Pix_clk     ; -0.500       ; 0.153      ; 1.931      ;
; 2.067 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[18] ; Clk_50       ; Pix_clk     ; -0.500       ; 0.153      ; 1.931      ;
; 2.067 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[19] ; Clk_50       ; Pix_clk     ; -0.500       ; 0.153      ; 1.931      ;
; 2.067 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[20] ; Clk_50       ; Pix_clk     ; -0.500       ; 0.153      ; 1.931      ;
+-------+------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                      ;
+----------------------------------------------------------------+--------+---------------+
; Clock                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------+--------+---------------+
; Sram_CIC_2:inst1|clk_int                                       ; -2.154 ; -43.577       ;
; divisor:inst2|clk_int                                          ; -1.099 ; -2.984        ;
; Clk_50                                                         ; -0.826 ; -25.009       ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; -0.684 ; -5.718        ;
; Pix_clk                                                        ; -0.495 ; -7.803        ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; -0.494 ; -2.771        ;
+----------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                      ;
+----------------------------------------------------------------+-------+---------------+
; Clock                                                          ; Slack ; End Point TNS ;
+----------------------------------------------------------------+-------+---------------+
; Sram_CIC_2:inst1|clk_int                                       ; 0.175 ; 0.000         ;
; Clk_50                                                         ; 0.178 ; 0.000         ;
; Pix_clk                                                        ; 0.180 ; 0.000         ;
; divisor:inst2|clk_int                                          ; 0.181 ; 0.000         ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; 0.182 ; 0.000         ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.182 ; 0.000         ;
+----------------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                                   ;
+----------------------------------------------------------------+--------+---------------+
; Clock                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------+--------+---------------+
; Sram_CIC_2:inst1|clk_int                                       ; -0.447 ; -7.997        ;
; Pix_clk                                                        ; -0.330 ; -5.308        ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; -0.101 ; -0.486        ;
; Clk_50                                                         ; -0.019 ; -0.089        ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; 0.048  ; 0.000         ;
+----------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                                   ;
+----------------------------------------------------------------+-------+---------------+
; Clock                                                          ; Slack ; End Point TNS ;
+----------------------------------------------------------------+-------+---------------+
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; 0.526 ; 0.000         ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.588 ; 0.000         ;
; Clk_50                                                         ; 0.618 ; 0.000         ;
; Pix_clk                                                        ; 0.703 ; 0.000         ;
; Sram_CIC_2:inst1|clk_int                                       ; 0.725 ; 0.000         ;
+----------------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                        ;
+----------------------------------------------------------------+--------+---------------+
; Clock                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------+--------+---------------+
; Clk_50                                                         ; -3.000 ; -99.808       ;
; Pix_clk                                                        ; -3.000 ; -26.174       ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; -1.000 ; -24.000       ;
; Sram_CIC_2:inst1|clk_int                                       ; -1.000 ; -22.000       ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; -1.000 ; -20.000       ;
; divisor:inst2|clk_int                                          ; -1.000 ; -11.000       ;
+----------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Sram_CIC_2:inst1|clk_int'                                                                                                                        ;
+--------+--------------------------------------------------+--------------------------------+--------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                        ; Launch Clock ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+--------------------------------+--------------+--------------------------+--------------+------------+------------+
; -2.154 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Sram_CIC_2:inst1|add_count[19] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.567     ; 2.064      ;
; -2.154 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Sram_CIC_2:inst1|add_count[10] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.567     ; 2.064      ;
; -2.154 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Sram_CIC_2:inst1|add_count[11] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.567     ; 2.064      ;
; -2.154 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Sram_CIC_2:inst1|add_count[12] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.567     ; 2.064      ;
; -2.154 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Sram_CIC_2:inst1|add_count[13] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.567     ; 2.064      ;
; -2.154 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Sram_CIC_2:inst1|add_count[14] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.567     ; 2.064      ;
; -2.154 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Sram_CIC_2:inst1|add_count[15] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.567     ; 2.064      ;
; -2.154 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Sram_CIC_2:inst1|add_count[16] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.567     ; 2.064      ;
; -2.154 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Sram_CIC_2:inst1|add_count[17] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.567     ; 2.064      ;
; -2.154 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Sram_CIC_2:inst1|add_count[18] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.567     ; 2.064      ;
; -2.147 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Sram_CIC_2:inst1|add_count[19] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.569     ; 2.055      ;
; -2.147 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Sram_CIC_2:inst1|add_count[10] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.569     ; 2.055      ;
; -2.147 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Sram_CIC_2:inst1|add_count[11] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.569     ; 2.055      ;
; -2.147 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Sram_CIC_2:inst1|add_count[12] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.569     ; 2.055      ;
; -2.147 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Sram_CIC_2:inst1|add_count[13] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.569     ; 2.055      ;
; -2.147 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Sram_CIC_2:inst1|add_count[14] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.569     ; 2.055      ;
; -2.147 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Sram_CIC_2:inst1|add_count[15] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.569     ; 2.055      ;
; -2.147 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Sram_CIC_2:inst1|add_count[16] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.569     ; 2.055      ;
; -2.147 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Sram_CIC_2:inst1|add_count[17] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.569     ; 2.055      ;
; -2.147 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Sram_CIC_2:inst1|add_count[18] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.569     ; 2.055      ;
; -2.146 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_2:inst1|add_count[19] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.567     ; 2.056      ;
; -2.146 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_2:inst1|add_count[10] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.567     ; 2.056      ;
; -2.146 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_2:inst1|add_count[11] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.567     ; 2.056      ;
; -2.146 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_2:inst1|add_count[12] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.567     ; 2.056      ;
; -2.146 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_2:inst1|add_count[13] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.567     ; 2.056      ;
; -2.146 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_2:inst1|add_count[14] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.567     ; 2.056      ;
; -2.146 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_2:inst1|add_count[15] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.567     ; 2.056      ;
; -2.146 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_2:inst1|add_count[16] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.567     ; 2.056      ;
; -2.146 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_2:inst1|add_count[17] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.567     ; 2.056      ;
; -2.146 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Sram_CIC_2:inst1|add_count[18] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.567     ; 2.056      ;
; -2.145 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Sram_CIC_2:inst1|add_count[19] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.567     ; 2.055      ;
; -2.145 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Sram_CIC_2:inst1|add_count[10] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.567     ; 2.055      ;
; -2.145 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Sram_CIC_2:inst1|add_count[11] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.567     ; 2.055      ;
; -2.145 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Sram_CIC_2:inst1|add_count[12] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.567     ; 2.055      ;
; -2.145 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Sram_CIC_2:inst1|add_count[13] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.567     ; 2.055      ;
; -2.145 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Sram_CIC_2:inst1|add_count[14] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.567     ; 2.055      ;
; -2.145 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Sram_CIC_2:inst1|add_count[15] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.567     ; 2.055      ;
; -2.145 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Sram_CIC_2:inst1|add_count[16] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.567     ; 2.055      ;
; -2.145 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Sram_CIC_2:inst1|add_count[17] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.567     ; 2.055      ;
; -2.145 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Sram_CIC_2:inst1|add_count[18] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.567     ; 2.055      ;
; -2.141 ; Capture_Input_Controller:inst4|pix_count_int[12] ; Sram_CIC_2:inst1|add_count[19] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.569     ; 2.049      ;
; -2.141 ; Capture_Input_Controller:inst4|pix_count_int[12] ; Sram_CIC_2:inst1|add_count[10] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.569     ; 2.049      ;
; -2.141 ; Capture_Input_Controller:inst4|pix_count_int[12] ; Sram_CIC_2:inst1|add_count[11] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.569     ; 2.049      ;
; -2.141 ; Capture_Input_Controller:inst4|pix_count_int[12] ; Sram_CIC_2:inst1|add_count[12] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.569     ; 2.049      ;
; -2.141 ; Capture_Input_Controller:inst4|pix_count_int[12] ; Sram_CIC_2:inst1|add_count[13] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.569     ; 2.049      ;
; -2.141 ; Capture_Input_Controller:inst4|pix_count_int[12] ; Sram_CIC_2:inst1|add_count[14] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.569     ; 2.049      ;
; -2.141 ; Capture_Input_Controller:inst4|pix_count_int[12] ; Sram_CIC_2:inst1|add_count[15] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.569     ; 2.049      ;
; -2.141 ; Capture_Input_Controller:inst4|pix_count_int[12] ; Sram_CIC_2:inst1|add_count[16] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.569     ; 2.049      ;
; -2.141 ; Capture_Input_Controller:inst4|pix_count_int[12] ; Sram_CIC_2:inst1|add_count[17] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.569     ; 2.049      ;
; -2.141 ; Capture_Input_Controller:inst4|pix_count_int[12] ; Sram_CIC_2:inst1|add_count[18] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.569     ; 2.049      ;
; -2.133 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Sram_CIC_2:inst1|add_count[19] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.569     ; 2.041      ;
; -2.133 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Sram_CIC_2:inst1|add_count[10] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.569     ; 2.041      ;
; -2.133 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Sram_CIC_2:inst1|add_count[11] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.569     ; 2.041      ;
; -2.133 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Sram_CIC_2:inst1|add_count[12] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.569     ; 2.041      ;
; -2.133 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Sram_CIC_2:inst1|add_count[13] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.569     ; 2.041      ;
; -2.133 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Sram_CIC_2:inst1|add_count[14] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.569     ; 2.041      ;
; -2.133 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Sram_CIC_2:inst1|add_count[15] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.569     ; 2.041      ;
; -2.133 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Sram_CIC_2:inst1|add_count[16] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.569     ; 2.041      ;
; -2.133 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Sram_CIC_2:inst1|add_count[17] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.569     ; 2.041      ;
; -2.133 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Sram_CIC_2:inst1|add_count[18] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.569     ; 2.041      ;
; -2.132 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_2:inst1|add_count[19] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.567     ; 2.042      ;
; -2.132 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_2:inst1|add_count[10] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.567     ; 2.042      ;
; -2.132 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_2:inst1|add_count[11] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.567     ; 2.042      ;
; -2.132 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_2:inst1|add_count[12] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.567     ; 2.042      ;
; -2.132 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_2:inst1|add_count[13] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.567     ; 2.042      ;
; -2.132 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_2:inst1|add_count[14] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.567     ; 2.042      ;
; -2.132 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_2:inst1|add_count[15] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.567     ; 2.042      ;
; -2.132 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_2:inst1|add_count[16] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.567     ; 2.042      ;
; -2.132 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_2:inst1|add_count[17] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.567     ; 2.042      ;
; -2.132 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Sram_CIC_2:inst1|add_count[18] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.567     ; 2.042      ;
; -2.126 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_2:inst1|add_count[19] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.567     ; 2.036      ;
; -2.126 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_2:inst1|add_count[10] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.567     ; 2.036      ;
; -2.126 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_2:inst1|add_count[11] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.567     ; 2.036      ;
; -2.126 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_2:inst1|add_count[12] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.567     ; 2.036      ;
; -2.126 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_2:inst1|add_count[13] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.567     ; 2.036      ;
; -2.126 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_2:inst1|add_count[14] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.567     ; 2.036      ;
; -2.126 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_2:inst1|add_count[15] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.567     ; 2.036      ;
; -2.126 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_2:inst1|add_count[16] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.567     ; 2.036      ;
; -2.126 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_2:inst1|add_count[17] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.567     ; 2.036      ;
; -2.126 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Sram_CIC_2:inst1|add_count[18] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.567     ; 2.036      ;
; -2.082 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Sram_CIC_2:inst1|add_count[19] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.569     ; 1.990      ;
; -2.082 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Sram_CIC_2:inst1|add_count[10] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.569     ; 1.990      ;
; -2.082 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Sram_CIC_2:inst1|add_count[11] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.569     ; 1.990      ;
; -2.082 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Sram_CIC_2:inst1|add_count[12] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.569     ; 1.990      ;
; -2.082 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Sram_CIC_2:inst1|add_count[13] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.569     ; 1.990      ;
; -2.082 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Sram_CIC_2:inst1|add_count[14] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.569     ; 1.990      ;
; -2.082 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Sram_CIC_2:inst1|add_count[15] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.569     ; 1.990      ;
; -2.082 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Sram_CIC_2:inst1|add_count[16] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.569     ; 1.990      ;
; -2.082 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Sram_CIC_2:inst1|add_count[17] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.569     ; 1.990      ;
; -2.082 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Sram_CIC_2:inst1|add_count[18] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.569     ; 1.990      ;
; -2.082 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Sram_CIC_2:inst1|add_count[19] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.569     ; 1.990      ;
; -2.082 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Sram_CIC_2:inst1|add_count[10] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.569     ; 1.990      ;
; -2.082 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Sram_CIC_2:inst1|add_count[11] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.569     ; 1.990      ;
; -2.082 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Sram_CIC_2:inst1|add_count[12] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.569     ; 1.990      ;
; -2.082 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Sram_CIC_2:inst1|add_count[13] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.569     ; 1.990      ;
; -2.082 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Sram_CIC_2:inst1|add_count[14] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.569     ; 1.990      ;
; -2.082 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Sram_CIC_2:inst1|add_count[15] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.569     ; 1.990      ;
; -2.082 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Sram_CIC_2:inst1|add_count[16] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.569     ; 1.990      ;
; -2.082 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Sram_CIC_2:inst1|add_count[17] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.569     ; 1.990      ;
; -2.082 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Sram_CIC_2:inst1|add_count[18] ; Pix_clk      ; Sram_CIC_2:inst1|clk_int ; 0.500        ; -0.569     ; 1.990      ;
+--------+--------------------------------------------------+--------------------------------+--------------+--------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'divisor:inst2|clk_int'                                                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                                                            ; To Node                                                              ; Launch Clock                                                   ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------+-----------------------+--------------+------------+------------+
; -1.099 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[0]   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.041     ; 2.045      ;
; -1.031 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst5|controlador:inst|clk_int_2       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.041     ; 1.977      ;
; -1.010 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst5|controlador:inst|clk_int         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.955      ;
; -0.999 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst5|controlador:inst|clk_int         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.944      ;
; -0.993 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst5|controlador:inst|clk_int_2       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.041     ; 1.939      ;
; -0.954 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst5|controlador:inst|clk_int         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.899      ;
; -0.952 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[0]   ; Programador_controlador_block:inst5|controlador:inst|clk_int         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.041     ; 1.898      ;
; -0.871 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst5|controlador:inst|clk_int_2       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.041     ; 1.817      ;
; -0.818 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst5|controlador:inst|clk_int         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.763      ;
; -0.679 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; Programador_controlador_block:inst5|controlador:inst|clk_int_2       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.254     ; 1.412      ;
; -0.584 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; divisor:inst2|clk_int ; 0.500        ; 1.492      ; 2.668      ;
; -0.575 ; Programador_controlador_block:inst5|controlador:inst|clk_int         ; Programador_controlador_block:inst5|controlador:inst|clk_int         ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; divisor:inst2|clk_int ; 0.500        ; 1.492      ; 2.659      ;
; -0.385 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[0]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.041     ; 1.331      ;
; -0.313 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.041     ; 1.259      ;
; -0.275 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.220      ;
; -0.264 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.209      ;
; -0.219 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 1.164      ;
; -0.217 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[0]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.041     ; 1.163      ;
; -0.188 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.041     ; 1.134      ;
; -0.182 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[0]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; 0.163      ; 1.332      ;
; -0.149 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.041     ; 1.095      ;
; -0.110 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; 0.163      ; 1.260      ;
; -0.033 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[0]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.041     ; 0.979      ;
; -0.014 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 0.959      ;
; -0.010 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; 0.163      ; 1.160      ;
; 0.053  ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 0.892      ;
; 0.054  ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; 0.163      ; 1.096      ;
; 0.064  ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 0.881      ;
; 0.067  ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 0.878      ;
; 0.109  ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 0.836      ;
; 0.111  ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[0]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.041     ; 0.835      ;
; 0.112  ; Programador_controlador_block:inst5|controlador:inst|clk_int         ; Programador_controlador_block:inst5|controlador:inst|clk_int         ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; divisor:inst2|clk_int ; 1.000        ; 1.492      ; 2.472      ;
; 0.117  ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[0]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.041     ; 0.829      ;
; 0.120  ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.041     ; 0.826      ;
; 0.123  ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[0]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.041     ; 0.823      ;
; 0.125  ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.254     ; 0.608      ;
; 0.129  ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 0.816      ;
; 0.130  ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 0.815      ;
; 0.143  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; divisor:inst2|clk_int ; 1.000        ; 1.492      ; 2.441      ;
; 0.162  ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 0.783      ;
; 0.162  ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 0.783      ;
; 0.185  ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[0]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.041     ; 0.761      ;
; 0.198  ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.041     ; 0.748      ;
; 0.258  ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 0.687      ;
; 0.304  ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.050     ; 0.633      ;
; 0.338  ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 0.607      ;
; 0.339  ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 0.606      ;
; 0.339  ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.041     ; 0.607      ;
; 0.417  ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.041     ; 0.529      ;
; 0.586  ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.042     ; 0.359      ;
; 0.587  ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[0]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[0]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 1.000        ; -0.041     ; 0.359      ;
+--------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------+-----------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Clk_50'                                                                                                                                 ;
+--------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.826 ; CIC_SRAM_controller:inst|count_errase[12] ; CIC_SRAM_controller:inst|count_errase[16] ; Clk_50       ; Clk_50      ; 1.000        ; -0.041     ; 1.772      ;
; -0.826 ; CIC_SRAM_controller:inst|count_errase[12] ; CIC_SRAM_controller:inst|count_errase[15] ; Clk_50       ; Clk_50      ; 1.000        ; -0.041     ; 1.772      ;
; -0.826 ; CIC_SRAM_controller:inst|count_errase[12] ; CIC_SRAM_controller:inst|count_errase[18] ; Clk_50       ; Clk_50      ; 1.000        ; -0.041     ; 1.772      ;
; -0.826 ; CIC_SRAM_controller:inst|count_errase[12] ; CIC_SRAM_controller:inst|count_errase[17] ; Clk_50       ; Clk_50      ; 1.000        ; -0.041     ; 1.772      ;
; -0.826 ; CIC_SRAM_controller:inst|count_errase[12] ; CIC_SRAM_controller:inst|count_errase[19] ; Clk_50       ; Clk_50      ; 1.000        ; -0.041     ; 1.772      ;
; -0.826 ; CIC_SRAM_controller:inst|count_errase[12] ; CIC_SRAM_controller:inst|count_errase[12] ; Clk_50       ; Clk_50      ; 1.000        ; -0.041     ; 1.772      ;
; -0.826 ; CIC_SRAM_controller:inst|count_errase[12] ; CIC_SRAM_controller:inst|count_errase[13] ; Clk_50       ; Clk_50      ; 1.000        ; -0.041     ; 1.772      ;
; -0.826 ; CIC_SRAM_controller:inst|count_errase[12] ; CIC_SRAM_controller:inst|count_errase[14] ; Clk_50       ; Clk_50      ; 1.000        ; -0.041     ; 1.772      ;
; -0.824 ; CIC_SRAM_controller:inst|count_errase[13] ; CIC_SRAM_controller:inst|count_errase[16] ; Clk_50       ; Clk_50      ; 1.000        ; -0.041     ; 1.770      ;
; -0.824 ; CIC_SRAM_controller:inst|count_errase[13] ; CIC_SRAM_controller:inst|count_errase[15] ; Clk_50       ; Clk_50      ; 1.000        ; -0.041     ; 1.770      ;
; -0.824 ; CIC_SRAM_controller:inst|count_errase[13] ; CIC_SRAM_controller:inst|count_errase[18] ; Clk_50       ; Clk_50      ; 1.000        ; -0.041     ; 1.770      ;
; -0.824 ; CIC_SRAM_controller:inst|count_errase[13] ; CIC_SRAM_controller:inst|count_errase[17] ; Clk_50       ; Clk_50      ; 1.000        ; -0.041     ; 1.770      ;
; -0.824 ; CIC_SRAM_controller:inst|count_errase[13] ; CIC_SRAM_controller:inst|count_errase[19] ; Clk_50       ; Clk_50      ; 1.000        ; -0.041     ; 1.770      ;
; -0.824 ; CIC_SRAM_controller:inst|count_errase[13] ; CIC_SRAM_controller:inst|count_errase[12] ; Clk_50       ; Clk_50      ; 1.000        ; -0.041     ; 1.770      ;
; -0.824 ; CIC_SRAM_controller:inst|count_errase[13] ; CIC_SRAM_controller:inst|count_errase[13] ; Clk_50       ; Clk_50      ; 1.000        ; -0.041     ; 1.770      ;
; -0.824 ; CIC_SRAM_controller:inst|count_errase[13] ; CIC_SRAM_controller:inst|count_errase[14] ; Clk_50       ; Clk_50      ; 1.000        ; -0.041     ; 1.770      ;
; -0.765 ; CIC_SRAM_controller:inst|count_errase[19] ; CIC_SRAM_controller:inst|count_errase[16] ; Clk_50       ; Clk_50      ; 1.000        ; -0.041     ; 1.711      ;
; -0.765 ; CIC_SRAM_controller:inst|count_errase[19] ; CIC_SRAM_controller:inst|count_errase[15] ; Clk_50       ; Clk_50      ; 1.000        ; -0.041     ; 1.711      ;
; -0.765 ; CIC_SRAM_controller:inst|count_errase[19] ; CIC_SRAM_controller:inst|count_errase[18] ; Clk_50       ; Clk_50      ; 1.000        ; -0.041     ; 1.711      ;
; -0.765 ; CIC_SRAM_controller:inst|count_errase[19] ; CIC_SRAM_controller:inst|count_errase[17] ; Clk_50       ; Clk_50      ; 1.000        ; -0.041     ; 1.711      ;
; -0.765 ; CIC_SRAM_controller:inst|count_errase[19] ; CIC_SRAM_controller:inst|count_errase[19] ; Clk_50       ; Clk_50      ; 1.000        ; -0.041     ; 1.711      ;
; -0.765 ; CIC_SRAM_controller:inst|count_errase[19] ; CIC_SRAM_controller:inst|count_errase[12] ; Clk_50       ; Clk_50      ; 1.000        ; -0.041     ; 1.711      ;
; -0.765 ; CIC_SRAM_controller:inst|count_errase[19] ; CIC_SRAM_controller:inst|count_errase[13] ; Clk_50       ; Clk_50      ; 1.000        ; -0.041     ; 1.711      ;
; -0.765 ; CIC_SRAM_controller:inst|count_errase[19] ; CIC_SRAM_controller:inst|count_errase[14] ; Clk_50       ; Clk_50      ; 1.000        ; -0.041     ; 1.711      ;
; -0.753 ; CIC_SRAM_controller:inst|count_errase[16] ; CIC_SRAM_controller:inst|count_errase[16] ; Clk_50       ; Clk_50      ; 1.000        ; -0.041     ; 1.699      ;
; -0.753 ; CIC_SRAM_controller:inst|count_errase[16] ; CIC_SRAM_controller:inst|count_errase[15] ; Clk_50       ; Clk_50      ; 1.000        ; -0.041     ; 1.699      ;
; -0.753 ; CIC_SRAM_controller:inst|count_errase[16] ; CIC_SRAM_controller:inst|count_errase[18] ; Clk_50       ; Clk_50      ; 1.000        ; -0.041     ; 1.699      ;
; -0.753 ; CIC_SRAM_controller:inst|count_errase[16] ; CIC_SRAM_controller:inst|count_errase[17] ; Clk_50       ; Clk_50      ; 1.000        ; -0.041     ; 1.699      ;
; -0.753 ; CIC_SRAM_controller:inst|count_errase[16] ; CIC_SRAM_controller:inst|count_errase[19] ; Clk_50       ; Clk_50      ; 1.000        ; -0.041     ; 1.699      ;
; -0.753 ; CIC_SRAM_controller:inst|count_errase[16] ; CIC_SRAM_controller:inst|count_errase[12] ; Clk_50       ; Clk_50      ; 1.000        ; -0.041     ; 1.699      ;
; -0.753 ; CIC_SRAM_controller:inst|count_errase[16] ; CIC_SRAM_controller:inst|count_errase[13] ; Clk_50       ; Clk_50      ; 1.000        ; -0.041     ; 1.699      ;
; -0.753 ; CIC_SRAM_controller:inst|count_errase[16] ; CIC_SRAM_controller:inst|count_errase[14] ; Clk_50       ; Clk_50      ; 1.000        ; -0.041     ; 1.699      ;
; -0.752 ; CIC_SRAM_controller:inst|count_errase[14] ; CIC_SRAM_controller:inst|count_errase[16] ; Clk_50       ; Clk_50      ; 1.000        ; -0.041     ; 1.698      ;
; -0.752 ; CIC_SRAM_controller:inst|count_errase[14] ; CIC_SRAM_controller:inst|count_errase[15] ; Clk_50       ; Clk_50      ; 1.000        ; -0.041     ; 1.698      ;
; -0.752 ; CIC_SRAM_controller:inst|count_errase[14] ; CIC_SRAM_controller:inst|count_errase[18] ; Clk_50       ; Clk_50      ; 1.000        ; -0.041     ; 1.698      ;
; -0.752 ; CIC_SRAM_controller:inst|count_errase[14] ; CIC_SRAM_controller:inst|count_errase[17] ; Clk_50       ; Clk_50      ; 1.000        ; -0.041     ; 1.698      ;
; -0.752 ; CIC_SRAM_controller:inst|count_errase[14] ; CIC_SRAM_controller:inst|count_errase[19] ; Clk_50       ; Clk_50      ; 1.000        ; -0.041     ; 1.698      ;
; -0.752 ; CIC_SRAM_controller:inst|count_errase[14] ; CIC_SRAM_controller:inst|count_errase[12] ; Clk_50       ; Clk_50      ; 1.000        ; -0.041     ; 1.698      ;
; -0.752 ; CIC_SRAM_controller:inst|count_errase[14] ; CIC_SRAM_controller:inst|count_errase[13] ; Clk_50       ; Clk_50      ; 1.000        ; -0.041     ; 1.698      ;
; -0.752 ; CIC_SRAM_controller:inst|count_errase[14] ; CIC_SRAM_controller:inst|count_errase[14] ; Clk_50       ; Clk_50      ; 1.000        ; -0.041     ; 1.698      ;
; -0.749 ; CIC_SRAM_controller:inst|count_errase[17] ; CIC_SRAM_controller:inst|count_errase[16] ; Clk_50       ; Clk_50      ; 1.000        ; -0.041     ; 1.695      ;
; -0.749 ; CIC_SRAM_controller:inst|count_errase[17] ; CIC_SRAM_controller:inst|count_errase[15] ; Clk_50       ; Clk_50      ; 1.000        ; -0.041     ; 1.695      ;
; -0.749 ; CIC_SRAM_controller:inst|count_errase[17] ; CIC_SRAM_controller:inst|count_errase[18] ; Clk_50       ; Clk_50      ; 1.000        ; -0.041     ; 1.695      ;
; -0.749 ; CIC_SRAM_controller:inst|count_errase[17] ; CIC_SRAM_controller:inst|count_errase[17] ; Clk_50       ; Clk_50      ; 1.000        ; -0.041     ; 1.695      ;
; -0.749 ; CIC_SRAM_controller:inst|count_errase[17] ; CIC_SRAM_controller:inst|count_errase[19] ; Clk_50       ; Clk_50      ; 1.000        ; -0.041     ; 1.695      ;
; -0.749 ; CIC_SRAM_controller:inst|count_errase[17] ; CIC_SRAM_controller:inst|count_errase[12] ; Clk_50       ; Clk_50      ; 1.000        ; -0.041     ; 1.695      ;
; -0.749 ; CIC_SRAM_controller:inst|count_errase[17] ; CIC_SRAM_controller:inst|count_errase[13] ; Clk_50       ; Clk_50      ; 1.000        ; -0.041     ; 1.695      ;
; -0.749 ; CIC_SRAM_controller:inst|count_errase[17] ; CIC_SRAM_controller:inst|count_errase[14] ; Clk_50       ; Clk_50      ; 1.000        ; -0.041     ; 1.695      ;
; -0.724 ; CIC_SRAM_controller:inst|count_errase[12] ; CIC_SRAM_controller:inst|state.errase     ; Clk_50       ; Clk_50      ; 1.000        ; -0.043     ; 1.668      ;
; -0.722 ; CIC_SRAM_controller:inst|count_errase[13] ; CIC_SRAM_controller:inst|state.errase     ; Clk_50       ; Clk_50      ; 1.000        ; -0.043     ; 1.666      ;
; -0.699 ; CIC_SRAM_controller:inst|count_errase[2]  ; CIC_SRAM_controller:inst|count_errase[16] ; Clk_50       ; Clk_50      ; 1.000        ; -0.032     ; 1.654      ;
; -0.699 ; CIC_SRAM_controller:inst|count_errase[2]  ; CIC_SRAM_controller:inst|count_errase[15] ; Clk_50       ; Clk_50      ; 1.000        ; -0.032     ; 1.654      ;
; -0.699 ; CIC_SRAM_controller:inst|count_errase[2]  ; CIC_SRAM_controller:inst|count_errase[18] ; Clk_50       ; Clk_50      ; 1.000        ; -0.032     ; 1.654      ;
; -0.699 ; CIC_SRAM_controller:inst|count_errase[2]  ; CIC_SRAM_controller:inst|count_errase[17] ; Clk_50       ; Clk_50      ; 1.000        ; -0.032     ; 1.654      ;
; -0.699 ; CIC_SRAM_controller:inst|count_errase[2]  ; CIC_SRAM_controller:inst|count_errase[19] ; Clk_50       ; Clk_50      ; 1.000        ; -0.032     ; 1.654      ;
; -0.699 ; CIC_SRAM_controller:inst|count_errase[2]  ; CIC_SRAM_controller:inst|count_errase[12] ; Clk_50       ; Clk_50      ; 1.000        ; -0.032     ; 1.654      ;
; -0.699 ; CIC_SRAM_controller:inst|count_errase[2]  ; CIC_SRAM_controller:inst|count_errase[13] ; Clk_50       ; Clk_50      ; 1.000        ; -0.032     ; 1.654      ;
; -0.699 ; CIC_SRAM_controller:inst|count_errase[2]  ; CIC_SRAM_controller:inst|count_errase[14] ; Clk_50       ; Clk_50      ; 1.000        ; -0.032     ; 1.654      ;
; -0.695 ; CIC_SRAM_controller:inst|count_errase[7]  ; CIC_SRAM_controller:inst|count_errase[16] ; Clk_50       ; Clk_50      ; 1.000        ; -0.032     ; 1.650      ;
; -0.695 ; CIC_SRAM_controller:inst|count_errase[7]  ; CIC_SRAM_controller:inst|count_errase[15] ; Clk_50       ; Clk_50      ; 1.000        ; -0.032     ; 1.650      ;
; -0.695 ; CIC_SRAM_controller:inst|count_errase[7]  ; CIC_SRAM_controller:inst|count_errase[18] ; Clk_50       ; Clk_50      ; 1.000        ; -0.032     ; 1.650      ;
; -0.695 ; CIC_SRAM_controller:inst|count_errase[7]  ; CIC_SRAM_controller:inst|count_errase[17] ; Clk_50       ; Clk_50      ; 1.000        ; -0.032     ; 1.650      ;
; -0.695 ; CIC_SRAM_controller:inst|count_errase[7]  ; CIC_SRAM_controller:inst|count_errase[19] ; Clk_50       ; Clk_50      ; 1.000        ; -0.032     ; 1.650      ;
; -0.695 ; CIC_SRAM_controller:inst|count_errase[7]  ; CIC_SRAM_controller:inst|count_errase[12] ; Clk_50       ; Clk_50      ; 1.000        ; -0.032     ; 1.650      ;
; -0.695 ; CIC_SRAM_controller:inst|count_errase[7]  ; CIC_SRAM_controller:inst|count_errase[13] ; Clk_50       ; Clk_50      ; 1.000        ; -0.032     ; 1.650      ;
; -0.695 ; CIC_SRAM_controller:inst|count_errase[7]  ; CIC_SRAM_controller:inst|count_errase[14] ; Clk_50       ; Clk_50      ; 1.000        ; -0.032     ; 1.650      ;
; -0.691 ; CIC_SRAM_controller:inst|count_errase[12] ; CIC_SRAM_controller:inst|count_errase[1]  ; Clk_50       ; Clk_50      ; 1.000        ; -0.050     ; 1.628      ;
; -0.691 ; CIC_SRAM_controller:inst|count_errase[12] ; CIC_SRAM_controller:inst|count_errase[2]  ; Clk_50       ; Clk_50      ; 1.000        ; -0.050     ; 1.628      ;
; -0.691 ; CIC_SRAM_controller:inst|count_errase[12] ; CIC_SRAM_controller:inst|count_errase[3]  ; Clk_50       ; Clk_50      ; 1.000        ; -0.050     ; 1.628      ;
; -0.691 ; CIC_SRAM_controller:inst|count_errase[12] ; CIC_SRAM_controller:inst|count_errase[4]  ; Clk_50       ; Clk_50      ; 1.000        ; -0.050     ; 1.628      ;
; -0.691 ; CIC_SRAM_controller:inst|count_errase[12] ; CIC_SRAM_controller:inst|count_errase[5]  ; Clk_50       ; Clk_50      ; 1.000        ; -0.050     ; 1.628      ;
; -0.691 ; CIC_SRAM_controller:inst|count_errase[12] ; CIC_SRAM_controller:inst|count_errase[6]  ; Clk_50       ; Clk_50      ; 1.000        ; -0.050     ; 1.628      ;
; -0.691 ; CIC_SRAM_controller:inst|count_errase[12] ; CIC_SRAM_controller:inst|count_errase[7]  ; Clk_50       ; Clk_50      ; 1.000        ; -0.050     ; 1.628      ;
; -0.691 ; CIC_SRAM_controller:inst|count_errase[12] ; CIC_SRAM_controller:inst|count_errase[8]  ; Clk_50       ; Clk_50      ; 1.000        ; -0.050     ; 1.628      ;
; -0.691 ; CIC_SRAM_controller:inst|count_errase[12] ; CIC_SRAM_controller:inst|count_errase[9]  ; Clk_50       ; Clk_50      ; 1.000        ; -0.050     ; 1.628      ;
; -0.691 ; CIC_SRAM_controller:inst|count_errase[12] ; CIC_SRAM_controller:inst|count_errase[10] ; Clk_50       ; Clk_50      ; 1.000        ; -0.050     ; 1.628      ;
; -0.691 ; CIC_SRAM_controller:inst|count_errase[12] ; CIC_SRAM_controller:inst|count_errase[11] ; Clk_50       ; Clk_50      ; 1.000        ; -0.050     ; 1.628      ;
; -0.689 ; CIC_SRAM_controller:inst|count_errase[13] ; CIC_SRAM_controller:inst|count_errase[1]  ; Clk_50       ; Clk_50      ; 1.000        ; -0.050     ; 1.626      ;
; -0.689 ; CIC_SRAM_controller:inst|count_errase[13] ; CIC_SRAM_controller:inst|count_errase[2]  ; Clk_50       ; Clk_50      ; 1.000        ; -0.050     ; 1.626      ;
; -0.689 ; CIC_SRAM_controller:inst|count_errase[13] ; CIC_SRAM_controller:inst|count_errase[3]  ; Clk_50       ; Clk_50      ; 1.000        ; -0.050     ; 1.626      ;
; -0.689 ; CIC_SRAM_controller:inst|count_errase[13] ; CIC_SRAM_controller:inst|count_errase[4]  ; Clk_50       ; Clk_50      ; 1.000        ; -0.050     ; 1.626      ;
; -0.689 ; CIC_SRAM_controller:inst|count_errase[13] ; CIC_SRAM_controller:inst|count_errase[5]  ; Clk_50       ; Clk_50      ; 1.000        ; -0.050     ; 1.626      ;
; -0.689 ; CIC_SRAM_controller:inst|count_errase[13] ; CIC_SRAM_controller:inst|count_errase[6]  ; Clk_50       ; Clk_50      ; 1.000        ; -0.050     ; 1.626      ;
; -0.689 ; CIC_SRAM_controller:inst|count_errase[13] ; CIC_SRAM_controller:inst|count_errase[7]  ; Clk_50       ; Clk_50      ; 1.000        ; -0.050     ; 1.626      ;
; -0.689 ; CIC_SRAM_controller:inst|count_errase[13] ; CIC_SRAM_controller:inst|count_errase[8]  ; Clk_50       ; Clk_50      ; 1.000        ; -0.050     ; 1.626      ;
; -0.689 ; CIC_SRAM_controller:inst|count_errase[13] ; CIC_SRAM_controller:inst|count_errase[9]  ; Clk_50       ; Clk_50      ; 1.000        ; -0.050     ; 1.626      ;
; -0.689 ; CIC_SRAM_controller:inst|count_errase[13] ; CIC_SRAM_controller:inst|count_errase[10] ; Clk_50       ; Clk_50      ; 1.000        ; -0.050     ; 1.626      ;
; -0.689 ; CIC_SRAM_controller:inst|count_errase[13] ; CIC_SRAM_controller:inst|count_errase[11] ; Clk_50       ; Clk_50      ; 1.000        ; -0.050     ; 1.626      ;
; -0.686 ; CIC_SRAM_controller:inst|count_errase[15] ; CIC_SRAM_controller:inst|count_errase[16] ; Clk_50       ; Clk_50      ; 1.000        ; -0.041     ; 1.632      ;
; -0.686 ; CIC_SRAM_controller:inst|count_errase[15] ; CIC_SRAM_controller:inst|count_errase[15] ; Clk_50       ; Clk_50      ; 1.000        ; -0.041     ; 1.632      ;
; -0.686 ; CIC_SRAM_controller:inst|count_errase[15] ; CIC_SRAM_controller:inst|count_errase[18] ; Clk_50       ; Clk_50      ; 1.000        ; -0.041     ; 1.632      ;
; -0.686 ; CIC_SRAM_controller:inst|count_errase[15] ; CIC_SRAM_controller:inst|count_errase[17] ; Clk_50       ; Clk_50      ; 1.000        ; -0.041     ; 1.632      ;
; -0.686 ; CIC_SRAM_controller:inst|count_errase[15] ; CIC_SRAM_controller:inst|count_errase[19] ; Clk_50       ; Clk_50      ; 1.000        ; -0.041     ; 1.632      ;
; -0.686 ; CIC_SRAM_controller:inst|count_errase[15] ; CIC_SRAM_controller:inst|count_errase[12] ; Clk_50       ; Clk_50      ; 1.000        ; -0.041     ; 1.632      ;
; -0.686 ; CIC_SRAM_controller:inst|count_errase[15] ; CIC_SRAM_controller:inst|count_errase[13] ; Clk_50       ; Clk_50      ; 1.000        ; -0.041     ; 1.632      ;
; -0.686 ; CIC_SRAM_controller:inst|count_errase[15] ; CIC_SRAM_controller:inst|count_errase[14] ; Clk_50       ; Clk_50      ; 1.000        ; -0.041     ; 1.632      ;
; -0.685 ; CIC_SRAM_controller:inst|count_errase[0]  ; CIC_SRAM_controller:inst|count_errase[16] ; Clk_50       ; Clk_50      ; 1.000        ; -0.032     ; 1.640      ;
; -0.685 ; CIC_SRAM_controller:inst|count_errase[0]  ; CIC_SRAM_controller:inst|count_errase[15] ; Clk_50       ; Clk_50      ; 1.000        ; -0.032     ; 1.640      ;
; -0.685 ; CIC_SRAM_controller:inst|count_errase[0]  ; CIC_SRAM_controller:inst|count_errase[18] ; Clk_50       ; Clk_50      ; 1.000        ; -0.032     ; 1.640      ;
; -0.685 ; CIC_SRAM_controller:inst|count_errase[0]  ; CIC_SRAM_controller:inst|count_errase[17] ; Clk_50       ; Clk_50      ; 1.000        ; -0.032     ; 1.640      ;
+--------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Programador_controlador_block:inst5|controlador:inst|clk_int'                                                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------------------+---------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                             ; Launch Clock                                                   ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+---------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; -0.684 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.146     ; 1.525      ;
; -0.684 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.146     ; 1.525      ;
; -0.684 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.146     ; 1.525      ;
; -0.684 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.146     ; 1.525      ;
; -0.684 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.146     ; 1.525      ;
; -0.671 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.146     ; 1.512      ;
; -0.671 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.146     ; 1.512      ;
; -0.671 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.146     ; 1.512      ;
; -0.671 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.146     ; 1.512      ;
; -0.671 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.146     ; 1.512      ;
; -0.607 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.147     ; 1.447      ;
; -0.607 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.147     ; 1.447      ;
; -0.607 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.147     ; 1.447      ;
; -0.607 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.147     ; 1.447      ;
; -0.607 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.147     ; 1.447      ;
; -0.604 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.147     ; 1.444      ;
; -0.604 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.147     ; 1.444      ;
; -0.604 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.147     ; 1.444      ;
; -0.604 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.147     ; 1.444      ;
; -0.604 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.147     ; 1.444      ;
; -0.595 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.147     ; 1.435      ;
; -0.595 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.147     ; 1.435      ;
; -0.595 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.147     ; 1.435      ;
; -0.595 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.147     ; 1.435      ;
; -0.595 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.147     ; 1.435      ;
; -0.582 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.146     ; 1.423      ;
; -0.582 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.146     ; 1.423      ;
; -0.582 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.146     ; 1.423      ;
; -0.582 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.146     ; 1.423      ;
; -0.582 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.146     ; 1.423      ;
; -0.540 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.147     ; 1.380      ;
; -0.526 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.147     ; 1.366      ;
; -0.475 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.144     ; 1.318      ;
; -0.461 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.144     ; 1.304      ;
; -0.460 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.148     ; 1.299      ;
; -0.425 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.147     ; 1.265      ;
; -0.411 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.043     ; 1.355      ;
; -0.411 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.043     ; 1.355      ;
; -0.411 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.043     ; 1.355      ;
; -0.411 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.043     ; 1.355      ;
; -0.411 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.043     ; 1.355      ;
; -0.395 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.145     ; 1.237      ;
; -0.381 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.144     ; 1.224      ;
; -0.381 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.144     ; 1.224      ;
; -0.381 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.144     ; 1.224      ;
; -0.381 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.144     ; 1.224      ;
; -0.381 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.144     ; 1.224      ;
; -0.377 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.147     ; 1.217      ;
; -0.377 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.147     ; 1.217      ;
; -0.377 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.147     ; 1.217      ;
; -0.377 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.147     ; 1.217      ;
; -0.377 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.147     ; 1.217      ;
; -0.360 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.144     ; 1.203      ;
; -0.343 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.148     ; 1.182      ;
; -0.331 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.145     ; 1.173      ;
; -0.326 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.148     ; 1.165      ;
; -0.326 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.148     ; 1.165      ;
; -0.326 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.148     ; 1.165      ;
; -0.326 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.148     ; 1.165      ;
; -0.326 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.148     ; 1.165      ;
; -0.295 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.144     ; 1.138      ;
; -0.292 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.144     ; 1.135      ;
; -0.289 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.144     ; 1.132      ;
; -0.286 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.144     ; 1.129      ;
; -0.281 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.148     ; 1.120      ;
; -0.278 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.145     ; 1.120      ;
; -0.249 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.148     ; 1.088      ;
; -0.248 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2     ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.142     ; 1.093      ;
; -0.219 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.145     ; 1.061      ;
; -0.216 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.145     ; 1.058      ;
; -0.213 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[3]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.043     ; 1.157      ;
; -0.213 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[7]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.043     ; 1.157      ;
; -0.213 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[0]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.043     ; 1.157      ;
; -0.213 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.043     ; 1.157      ;
; -0.213 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.043     ; 1.157      ;
; -0.212 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|count[2]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.144     ; 1.055      ;
; -0.212 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.144     ; 1.055      ;
; -0.212 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.144     ; 1.055      ;
; -0.210 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.145     ; 1.052      ;
; -0.208 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.145     ; 1.050      ;
; -0.200 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.144     ; 1.043      ;
; -0.198 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.145     ; 1.040      ;
; -0.197 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.144     ; 1.040      ;
; -0.196 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.145     ; 1.038      ;
; -0.188 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.044     ; 1.131      ;
; -0.184 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.145     ; 1.026      ;
; -0.144 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|count[2]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.039     ; 1.092      ;
; -0.144 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.039     ; 1.092      ;
; -0.144 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.039     ; 1.092      ;
; -0.123 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.041     ; 1.069      ;
; -0.119 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.147     ; 0.959      ;
; -0.106 ; Programador_controlador_block:inst5|controlador:inst|state.stop_1     ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.142     ; 0.951      ;
; -0.091 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.149     ; 0.929      ;
; -0.066 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|state.b_trans ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.041     ; 1.012      ;
; -0.060 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|state.ack_1   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.041     ; 1.006      ;
; -0.045 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E      ; Programador_controlador_block:inst5|programador:inst1|data[2]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.147     ; 0.885      ;
; -0.029 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.041     ; 0.975      ;
; -0.026 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|state.idle_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.041     ; 0.972      ;
; 0.004  ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[5]       ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.044     ; 0.939      ;
; 0.036  ; Programador_controlador_block:inst5|controlador:inst|state.dw_07      ; Programador_controlador_block:inst5|programador:inst1|data[1]       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.147     ; 0.804      ;
+--------+-----------------------------------------------------------------------+---------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Pix_clk'                                                                                                                                             ;
+--------+-------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.495 ; Capture_Input_Controller:inst4|pix_count_int[1] ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.042     ; 1.440      ;
; -0.494 ; Capture_Input_Controller:inst4|pix_count_int[0] ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.044     ; 1.437      ;
; -0.466 ; Capture_Input_Controller:inst4|pix_count_int[1] ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.042     ; 1.411      ;
; -0.464 ; Capture_Input_Controller:inst4|pix_count_int[0] ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.044     ; 1.407      ;
; -0.454 ; CIC_SRAM_controller:inst|state.errase           ; Capture_Input_Controller:inst4|pix_count_int[13] ; Clk_50       ; Pix_clk     ; 0.500        ; 0.326      ; 1.247      ;
; -0.454 ; CIC_SRAM_controller:inst|state.errase           ; Capture_Input_Controller:inst4|pix_count_int[11] ; Clk_50       ; Pix_clk     ; 0.500        ; 0.326      ; 1.247      ;
; -0.454 ; CIC_SRAM_controller:inst|state.errase           ; Capture_Input_Controller:inst4|pix_count_int[12] ; Clk_50       ; Pix_clk     ; 0.500        ; 0.326      ; 1.247      ;
; -0.454 ; CIC_SRAM_controller:inst|state.errase           ; Capture_Input_Controller:inst4|pix_count_int[15] ; Clk_50       ; Pix_clk     ; 0.500        ; 0.326      ; 1.247      ;
; -0.454 ; CIC_SRAM_controller:inst|state.errase           ; Capture_Input_Controller:inst4|pix_count_int[14] ; Clk_50       ; Pix_clk     ; 0.500        ; 0.326      ; 1.247      ;
; -0.454 ; CIC_SRAM_controller:inst|state.errase           ; Capture_Input_Controller:inst4|pix_count_int[17] ; Clk_50       ; Pix_clk     ; 0.500        ; 0.326      ; 1.247      ;
; -0.454 ; CIC_SRAM_controller:inst|state.errase           ; Capture_Input_Controller:inst4|pix_count_int[16] ; Clk_50       ; Pix_clk     ; 0.500        ; 0.326      ; 1.247      ;
; -0.454 ; CIC_SRAM_controller:inst|state.errase           ; Capture_Input_Controller:inst4|pix_count_int[18] ; Clk_50       ; Pix_clk     ; 0.500        ; 0.326      ; 1.247      ;
; -0.454 ; CIC_SRAM_controller:inst|state.errase           ; Capture_Input_Controller:inst4|pix_count_int[19] ; Clk_50       ; Pix_clk     ; 0.500        ; 0.326      ; 1.247      ;
; -0.454 ; CIC_SRAM_controller:inst|state.errase           ; Capture_Input_Controller:inst4|pix_count_int[20] ; Clk_50       ; Pix_clk     ; 0.500        ; 0.326      ; 1.247      ;
; -0.433 ; Capture_Input_Controller:inst4|pix_count_int[2] ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.042     ; 1.378      ;
; -0.429 ; Capture_Input_Controller:inst4|pix_count_int[2] ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.042     ; 1.374      ;
; -0.427 ; Capture_Input_Controller:inst4|pix_count_int[1] ; Capture_Input_Controller:inst4|pix_count_int[18] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.042     ; 1.372      ;
; -0.426 ; Capture_Input_Controller:inst4|pix_count_int[0] ; Capture_Input_Controller:inst4|pix_count_int[18] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.044     ; 1.369      ;
; -0.398 ; Capture_Input_Controller:inst4|pix_count_int[1] ; Capture_Input_Controller:inst4|pix_count_int[17] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.042     ; 1.343      ;
; -0.396 ; Capture_Input_Controller:inst4|pix_count_int[0] ; Capture_Input_Controller:inst4|pix_count_int[17] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.044     ; 1.339      ;
; -0.365 ; Capture_Input_Controller:inst4|pix_count_int[2] ; Capture_Input_Controller:inst4|pix_count_int[18] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.042     ; 1.310      ;
; -0.364 ; Capture_Input_Controller:inst4|pix_count_int[4] ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.042     ; 1.309      ;
; -0.361 ; Capture_Input_Controller:inst4|pix_count_int[2] ; Capture_Input_Controller:inst4|pix_count_int[17] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.042     ; 1.306      ;
; -0.360 ; Capture_Input_Controller:inst4|pix_count_int[4] ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.042     ; 1.305      ;
; -0.359 ; Capture_Input_Controller:inst4|pix_count_int[1] ; Capture_Input_Controller:inst4|pix_count_int[16] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.042     ; 1.304      ;
; -0.358 ; Capture_Input_Controller:inst4|pix_count_int[0] ; Capture_Input_Controller:inst4|pix_count_int[16] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.044     ; 1.301      ;
; -0.356 ; CIC_SRAM_controller:inst|state.wait_done        ; Capture_Input_Controller:inst4|pix_count_int[13] ; Clk_50       ; Pix_clk     ; 0.500        ; 0.326      ; 1.149      ;
; -0.356 ; CIC_SRAM_controller:inst|state.wait_done        ; Capture_Input_Controller:inst4|pix_count_int[11] ; Clk_50       ; Pix_clk     ; 0.500        ; 0.326      ; 1.149      ;
; -0.356 ; CIC_SRAM_controller:inst|state.wait_done        ; Capture_Input_Controller:inst4|pix_count_int[12] ; Clk_50       ; Pix_clk     ; 0.500        ; 0.326      ; 1.149      ;
; -0.356 ; CIC_SRAM_controller:inst|state.wait_done        ; Capture_Input_Controller:inst4|pix_count_int[15] ; Clk_50       ; Pix_clk     ; 0.500        ; 0.326      ; 1.149      ;
; -0.356 ; CIC_SRAM_controller:inst|state.wait_done        ; Capture_Input_Controller:inst4|pix_count_int[14] ; Clk_50       ; Pix_clk     ; 0.500        ; 0.326      ; 1.149      ;
; -0.356 ; CIC_SRAM_controller:inst|state.wait_done        ; Capture_Input_Controller:inst4|pix_count_int[17] ; Clk_50       ; Pix_clk     ; 0.500        ; 0.326      ; 1.149      ;
; -0.356 ; CIC_SRAM_controller:inst|state.wait_done        ; Capture_Input_Controller:inst4|pix_count_int[16] ; Clk_50       ; Pix_clk     ; 0.500        ; 0.326      ; 1.149      ;
; -0.356 ; CIC_SRAM_controller:inst|state.wait_done        ; Capture_Input_Controller:inst4|pix_count_int[18] ; Clk_50       ; Pix_clk     ; 0.500        ; 0.326      ; 1.149      ;
; -0.356 ; CIC_SRAM_controller:inst|state.wait_done        ; Capture_Input_Controller:inst4|pix_count_int[19] ; Clk_50       ; Pix_clk     ; 0.500        ; 0.326      ; 1.149      ;
; -0.356 ; CIC_SRAM_controller:inst|state.wait_done        ; Capture_Input_Controller:inst4|pix_count_int[20] ; Clk_50       ; Pix_clk     ; 0.500        ; 0.326      ; 1.149      ;
; -0.348 ; Capture_Input_Controller:inst4|pix_count_int[3] ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.042     ; 1.293      ;
; -0.344 ; CIC_SRAM_controller:inst|state.trigger_wait     ; Capture_Input_Controller:inst4|pix_count_int[13] ; Clk_50       ; Pix_clk     ; 0.500        ; 0.326      ; 1.137      ;
; -0.344 ; CIC_SRAM_controller:inst|state.trigger_wait     ; Capture_Input_Controller:inst4|pix_count_int[11] ; Clk_50       ; Pix_clk     ; 0.500        ; 0.326      ; 1.137      ;
; -0.344 ; CIC_SRAM_controller:inst|state.trigger_wait     ; Capture_Input_Controller:inst4|pix_count_int[12] ; Clk_50       ; Pix_clk     ; 0.500        ; 0.326      ; 1.137      ;
; -0.344 ; CIC_SRAM_controller:inst|state.trigger_wait     ; Capture_Input_Controller:inst4|pix_count_int[15] ; Clk_50       ; Pix_clk     ; 0.500        ; 0.326      ; 1.137      ;
; -0.344 ; CIC_SRAM_controller:inst|state.trigger_wait     ; Capture_Input_Controller:inst4|pix_count_int[14] ; Clk_50       ; Pix_clk     ; 0.500        ; 0.326      ; 1.137      ;
; -0.344 ; CIC_SRAM_controller:inst|state.trigger_wait     ; Capture_Input_Controller:inst4|pix_count_int[17] ; Clk_50       ; Pix_clk     ; 0.500        ; 0.326      ; 1.137      ;
; -0.344 ; CIC_SRAM_controller:inst|state.trigger_wait     ; Capture_Input_Controller:inst4|pix_count_int[16] ; Clk_50       ; Pix_clk     ; 0.500        ; 0.326      ; 1.137      ;
; -0.344 ; CIC_SRAM_controller:inst|state.trigger_wait     ; Capture_Input_Controller:inst4|pix_count_int[18] ; Clk_50       ; Pix_clk     ; 0.500        ; 0.326      ; 1.137      ;
; -0.344 ; CIC_SRAM_controller:inst|state.trigger_wait     ; Capture_Input_Controller:inst4|pix_count_int[19] ; Clk_50       ; Pix_clk     ; 0.500        ; 0.326      ; 1.137      ;
; -0.344 ; CIC_SRAM_controller:inst|state.trigger_wait     ; Capture_Input_Controller:inst4|pix_count_int[20] ; Clk_50       ; Pix_clk     ; 0.500        ; 0.326      ; 1.137      ;
; -0.330 ; Capture_Input_Controller:inst4|pix_count_int[1] ; Capture_Input_Controller:inst4|pix_count_int[15] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.042     ; 1.275      ;
; -0.328 ; Capture_Input_Controller:inst4|pix_count_int[0] ; Capture_Input_Controller:inst4|pix_count_int[15] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.044     ; 1.271      ;
; -0.321 ; CIC_SRAM_controller:inst|state.errase           ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Clk_50       ; Pix_clk     ; 0.500        ; 0.325      ; 1.113      ;
; -0.321 ; CIC_SRAM_controller:inst|state.errase           ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Clk_50       ; Pix_clk     ; 0.500        ; 0.325      ; 1.113      ;
; -0.321 ; CIC_SRAM_controller:inst|state.errase           ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Clk_50       ; Pix_clk     ; 0.500        ; 0.325      ; 1.113      ;
; -0.321 ; CIC_SRAM_controller:inst|state.errase           ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Clk_50       ; Pix_clk     ; 0.500        ; 0.325      ; 1.113      ;
; -0.321 ; CIC_SRAM_controller:inst|state.errase           ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Clk_50       ; Pix_clk     ; 0.500        ; 0.325      ; 1.113      ;
; -0.321 ; CIC_SRAM_controller:inst|state.errase           ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Clk_50       ; Pix_clk     ; 0.500        ; 0.325      ; 1.113      ;
; -0.321 ; CIC_SRAM_controller:inst|state.errase           ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Clk_50       ; Pix_clk     ; 0.500        ; 0.325      ; 1.113      ;
; -0.321 ; CIC_SRAM_controller:inst|state.errase           ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Clk_50       ; Pix_clk     ; 0.500        ; 0.325      ; 1.113      ;
; -0.321 ; CIC_SRAM_controller:inst|state.errase           ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Clk_50       ; Pix_clk     ; 0.500        ; 0.325      ; 1.113      ;
; -0.321 ; CIC_SRAM_controller:inst|state.errase           ; Capture_Input_Controller:inst4|pix_count_int[10] ; Clk_50       ; Pix_clk     ; 0.500        ; 0.325      ; 1.113      ;
; -0.312 ; Capture_Input_Controller:inst4|pix_count_int[3] ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.042     ; 1.257      ;
; -0.297 ; Capture_Input_Controller:inst4|pix_count_int[2] ; Capture_Input_Controller:inst4|pix_count_int[16] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.042     ; 1.242      ;
; -0.296 ; Capture_Input_Controller:inst4|pix_count_int[4] ; Capture_Input_Controller:inst4|pix_count_int[18] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.042     ; 1.241      ;
; -0.293 ; Capture_Input_Controller:inst4|pix_count_int[6] ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.042     ; 1.238      ;
; -0.293 ; Capture_Input_Controller:inst4|pix_count_int[2] ; Capture_Input_Controller:inst4|pix_count_int[15] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.042     ; 1.238      ;
; -0.292 ; Capture_Input_Controller:inst4|pix_count_int[4] ; Capture_Input_Controller:inst4|pix_count_int[17] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.042     ; 1.237      ;
; -0.291 ; Capture_Input_Controller:inst4|pix_count_int[1] ; Capture_Input_Controller:inst4|pix_count_int[14] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.042     ; 1.236      ;
; -0.290 ; Capture_Input_Controller:inst4|pix_count_int[0] ; Capture_Input_Controller:inst4|pix_count_int[14] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.044     ; 1.233      ;
; -0.289 ; Capture_Input_Controller:inst4|pix_count_int[6] ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.042     ; 1.234      ;
; -0.281 ; Capture_Input_Controller:inst4|pix_count_int[5] ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.042     ; 1.226      ;
; -0.280 ; Capture_Input_Controller:inst4|pix_count_int[3] ; Capture_Input_Controller:inst4|pix_count_int[18] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.042     ; 1.225      ;
; -0.262 ; Capture_Input_Controller:inst4|pix_count_int[1] ; Capture_Input_Controller:inst4|pix_count_int[13] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.042     ; 1.207      ;
; -0.260 ; Capture_Input_Controller:inst4|pix_count_int[0] ; Capture_Input_Controller:inst4|pix_count_int[13] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.044     ; 1.203      ;
; -0.244 ; Capture_Input_Controller:inst4|pix_count_int[5] ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.042     ; 1.189      ;
; -0.244 ; Capture_Input_Controller:inst4|pix_count_int[3] ; Capture_Input_Controller:inst4|pix_count_int[17] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.042     ; 1.189      ;
; -0.233 ; CIC_SRAM_controller:inst|state.wait_done        ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Clk_50       ; Pix_clk     ; 0.500        ; 0.325      ; 1.025      ;
; -0.233 ; CIC_SRAM_controller:inst|state.wait_done        ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Clk_50       ; Pix_clk     ; 0.500        ; 0.325      ; 1.025      ;
; -0.233 ; CIC_SRAM_controller:inst|state.wait_done        ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Clk_50       ; Pix_clk     ; 0.500        ; 0.325      ; 1.025      ;
; -0.233 ; CIC_SRAM_controller:inst|state.wait_done        ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Clk_50       ; Pix_clk     ; 0.500        ; 0.325      ; 1.025      ;
; -0.233 ; CIC_SRAM_controller:inst|state.wait_done        ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Clk_50       ; Pix_clk     ; 0.500        ; 0.325      ; 1.025      ;
; -0.233 ; CIC_SRAM_controller:inst|state.wait_done        ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Clk_50       ; Pix_clk     ; 0.500        ; 0.325      ; 1.025      ;
; -0.233 ; CIC_SRAM_controller:inst|state.wait_done        ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Clk_50       ; Pix_clk     ; 0.500        ; 0.325      ; 1.025      ;
; -0.233 ; CIC_SRAM_controller:inst|state.wait_done        ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Clk_50       ; Pix_clk     ; 0.500        ; 0.325      ; 1.025      ;
; -0.233 ; CIC_SRAM_controller:inst|state.wait_done        ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Clk_50       ; Pix_clk     ; 0.500        ; 0.325      ; 1.025      ;
; -0.233 ; CIC_SRAM_controller:inst|state.wait_done        ; Capture_Input_Controller:inst4|pix_count_int[10] ; Clk_50       ; Pix_clk     ; 0.500        ; 0.325      ; 1.025      ;
; -0.231 ; Capture_Input_Controller:inst4|pix_count_int[8] ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.042     ; 1.176      ;
; -0.229 ; Capture_Input_Controller:inst4|pix_count_int[2] ; Capture_Input_Controller:inst4|pix_count_int[14] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.042     ; 1.174      ;
; -0.228 ; Capture_Input_Controller:inst4|pix_count_int[4] ; Capture_Input_Controller:inst4|pix_count_int[16] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.042     ; 1.173      ;
; -0.227 ; Capture_Input_Controller:inst4|pix_count_int[8] ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.042     ; 1.172      ;
; -0.225 ; Capture_Input_Controller:inst4|pix_count_int[6] ; Capture_Input_Controller:inst4|pix_count_int[18] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.042     ; 1.170      ;
; -0.225 ; Capture_Input_Controller:inst4|pix_count_int[2] ; Capture_Input_Controller:inst4|pix_count_int[13] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.042     ; 1.170      ;
; -0.224 ; Capture_Input_Controller:inst4|pix_count_int[4] ; Capture_Input_Controller:inst4|pix_count_int[15] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.042     ; 1.169      ;
; -0.223 ; Capture_Input_Controller:inst4|pix_count_int[1] ; Capture_Input_Controller:inst4|pix_count_int[12] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.042     ; 1.168      ;
; -0.222 ; Capture_Input_Controller:inst4|pix_count_int[0] ; Capture_Input_Controller:inst4|pix_count_int[12] ; Pix_clk      ; Pix_clk     ; 1.000        ; -0.044     ; 1.165      ;
; -0.221 ; CIC_SRAM_controller:inst|state.trigger_wait     ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Clk_50       ; Pix_clk     ; 0.500        ; 0.325      ; 1.013      ;
; -0.221 ; CIC_SRAM_controller:inst|state.trigger_wait     ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Clk_50       ; Pix_clk     ; 0.500        ; 0.325      ; 1.013      ;
; -0.221 ; CIC_SRAM_controller:inst|state.trigger_wait     ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Clk_50       ; Pix_clk     ; 0.500        ; 0.325      ; 1.013      ;
; -0.221 ; CIC_SRAM_controller:inst|state.trigger_wait     ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Clk_50       ; Pix_clk     ; 0.500        ; 0.325      ; 1.013      ;
; -0.221 ; CIC_SRAM_controller:inst|state.trigger_wait     ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Clk_50       ; Pix_clk     ; 0.500        ; 0.325      ; 1.013      ;
; -0.221 ; CIC_SRAM_controller:inst|state.trigger_wait     ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Clk_50       ; Pix_clk     ; 0.500        ; 0.325      ; 1.013      ;
; -0.221 ; CIC_SRAM_controller:inst|state.trigger_wait     ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Clk_50       ; Pix_clk     ; 0.500        ; 0.325      ; 1.013      ;
+--------+-------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'                                                                                                                                                                                                                                ;
+--------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                          ; To Node                                                            ; Launch Clock                                                   ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; -0.494 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.040     ; 1.441      ;
; -0.494 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.040     ; 1.441      ;
; -0.480 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.040     ; 1.427      ;
; -0.480 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.040     ; 1.427      ;
; -0.414 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.041     ; 1.360      ;
; -0.414 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.041     ; 1.360      ;
; -0.411 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.038     ; 1.360      ;
; -0.411 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.038     ; 1.360      ;
; -0.379 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.040     ; 1.326      ;
; -0.379 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.040     ; 1.326      ;
; -0.361 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.041     ; 1.307      ;
; -0.361 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.041     ; 1.307      ;
; -0.265 ; Programador_controlador_block:inst5|programador:inst1|state.error  ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.002      ; 1.254      ;
; -0.265 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.002      ; 1.254      ;
; -0.265 ; Programador_controlador_block:inst5|programador:inst1|state.error  ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.002      ; 1.254      ;
; -0.265 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.002      ; 1.254      ;
; -0.247 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.042     ; 1.192      ;
; -0.240 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.041     ; 1.186      ;
; -0.240 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.041     ; 1.186      ;
; -0.219 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.041     ; 1.165      ;
; -0.219 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.041     ; 1.165      ;
; -0.181 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.041     ; 1.127      ;
; -0.147 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.002      ; 1.136      ;
; -0.140 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.001     ; 1.126      ;
; -0.140 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.001     ; 1.126      ;
; -0.140 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.001     ; 1.126      ;
; -0.125 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.002      ; 1.114      ;
; -0.125 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.002      ; 1.114      ;
; -0.125 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.002      ; 1.114      ;
; -0.123 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.002      ; 1.112      ;
; -0.116 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.001      ; 1.104      ;
; -0.116 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.001      ; 1.104      ;
; -0.093 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.002      ; 1.082      ;
; -0.093 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.002      ; 1.082      ;
; -0.081 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.042     ; 1.026      ;
; -0.029 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.002      ; 1.018      ;
; -0.020 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.041     ; 0.966      ;
; -0.017 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.041     ; 0.963      ;
; -0.016 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.041     ; 0.962      ;
; -0.016 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.041     ; 0.962      ;
; -0.015 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.041     ; 0.961      ;
; -0.015 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.041     ; 0.961      ;
; -0.011 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.041     ; 0.957      ;
; -0.010 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.041     ; 0.956      ;
; -0.009 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.041     ; 0.955      ;
; -0.003 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.002      ; 0.992      ;
; 0.000  ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.002      ; 0.989      ;
; 0.003  ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.041     ; 0.943      ;
; 0.008  ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.001     ; 0.978      ;
; 0.008  ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.001     ; 0.978      ;
; 0.008  ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.001     ; 0.978      ;
; 0.025  ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.002      ; 0.964      ;
; 0.042  ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.003      ; 0.948      ;
; 0.047  ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.002      ; 0.942      ;
; 0.047  ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.002      ; 0.942      ;
; 0.047  ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.002      ; 0.942      ;
; 0.049  ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.002      ; 0.940      ;
; 0.051  ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.001      ; 0.937      ;
; 0.056  ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.001      ; 0.932      ;
; 0.056  ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.001      ; 0.932      ;
; 0.105  ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.041     ; 0.841      ;
; 0.123  ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.042     ; 0.822      ;
; 0.125  ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.042     ; 0.820      ;
; 0.138  ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.002      ; 0.851      ;
; 0.143  ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.002      ; 0.846      ;
; 0.145  ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.002      ; 0.844      ;
; 0.146  ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.041     ; 0.800      ;
; 0.149  ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.041     ; 0.797      ;
; 0.150  ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.041     ; 0.796      ;
; 0.150  ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.041     ; 0.796      ;
; 0.151  ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.041     ; 0.795      ;
; 0.155  ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.041     ; 0.791      ;
; 0.156  ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.041     ; 0.790      ;
; 0.157  ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.041     ; 0.789      ;
; 0.163  ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.002      ; 0.826      ;
; 0.166  ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.002      ; 0.823      ;
; 0.192  ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.040     ; 0.755      ;
; 0.203  ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.040     ; 0.744      ;
; 0.205  ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.042     ; 0.740      ;
; 0.210  ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.041     ; 0.736      ;
; 0.218  ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.042     ; 0.727      ;
; 0.223  ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.001      ; 0.765      ;
; 0.287  ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.042     ; 0.658      ;
; 0.289  ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.042     ; 0.656      ;
; 0.291  ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.042     ; 0.654      ;
; 0.303  ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.041     ; 0.643      ;
; 0.304  ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.040     ; 0.643      ;
; 0.308  ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.002      ; 0.681      ;
; 0.310  ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.039     ; 0.638      ;
; 0.310  ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.002      ; 0.679      ;
; 0.321  ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.041     ; 0.625      ;
; 0.334  ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.044     ; 0.609      ;
; 0.345  ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.044     ; 0.598      ;
; 0.362  ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.037     ; 0.588      ;
; 0.369  ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.003      ; 0.621      ;
; 0.379  ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.041     ; 0.567      ;
; 0.401  ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.041     ; 0.545      ;
; 0.421  ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.041     ; 0.525      ;
; 0.562  ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.041     ; 0.384      ;
; 0.587  ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.041     ; 0.359      ;
+--------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Sram_CIC_2:inst1|clk_int'                                                                                                                  ;
+-------+--------------------------------+--------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.175 ; Sram_CIC_2:inst1|state.final   ; Sram_CIC_2:inst1|state.final   ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.048      ; 0.307      ;
; 0.182 ; Sram_CIC_2:inst1|add_count[0]  ; Sram_CIC_2:inst1|add_count[0]  ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sram_CIC_2:inst1|state.idle    ; Sram_CIC_2:inst1|state.idle    ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.041      ; 0.307      ;
; 0.293 ; Sram_CIC_2:inst1|add_count[9]  ; Sram_CIC_2:inst1|add_count[9]  ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.040      ; 0.417      ;
; 0.300 ; Sram_CIC_2:inst1|add_count[16] ; Sram_CIC_2:inst1|add_count[16] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; Sram_CIC_2:inst1|add_count[10] ; Sram_CIC_2:inst1|add_count[10] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.041      ; 0.425      ;
; 0.301 ; Sram_CIC_2:inst1|add_count[18] ; Sram_CIC_2:inst1|add_count[18] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; Sram_CIC_2:inst1|add_count[15] ; Sram_CIC_2:inst1|add_count[15] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; Sram_CIC_2:inst1|add_count[8]  ; Sram_CIC_2:inst1|add_count[8]  ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.040      ; 0.425      ;
; 0.301 ; Sram_CIC_2:inst1|add_count[7]  ; Sram_CIC_2:inst1|add_count[7]  ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.040      ; 0.425      ;
; 0.302 ; Sram_CIC_2:inst1|add_count[17] ; Sram_CIC_2:inst1|add_count[17] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.041      ; 0.427      ;
; 0.302 ; Sram_CIC_2:inst1|add_count[6]  ; Sram_CIC_2:inst1|add_count[6]  ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.040      ; 0.426      ;
; 0.302 ; Sram_CIC_2:inst1|add_count[5]  ; Sram_CIC_2:inst1|add_count[5]  ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.040      ; 0.426      ;
; 0.302 ; Sram_CIC_2:inst1|add_count[4]  ; Sram_CIC_2:inst1|add_count[4]  ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.040      ; 0.426      ;
; 0.302 ; Sram_CIC_2:inst1|add_count[2]  ; Sram_CIC_2:inst1|add_count[2]  ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.040      ; 0.426      ;
; 0.303 ; Sram_CIC_2:inst1|add_count[3]  ; Sram_CIC_2:inst1|add_count[3]  ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.040      ; 0.427      ;
; 0.363 ; Sram_CIC_2:inst1|add_count[13] ; Sram_CIC_2:inst1|add_count[13] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.041      ; 0.488      ;
; 0.367 ; Sram_CIC_2:inst1|add_count[14] ; Sram_CIC_2:inst1|add_count[14] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.041      ; 0.492      ;
; 0.368 ; Sram_CIC_2:inst1|add_count[12] ; Sram_CIC_2:inst1|add_count[12] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.041      ; 0.493      ;
; 0.369 ; Sram_CIC_2:inst1|state.idle    ; Sram_CIC_2:inst1|add_count[0]  ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.041      ; 0.494      ;
; 0.376 ; Sram_CIC_2:inst1|add_count[1]  ; Sram_CIC_2:inst1|add_count[1]  ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.040      ; 0.500      ;
; 0.377 ; Sram_CIC_2:inst1|add_count[11] ; Sram_CIC_2:inst1|add_count[11] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.041      ; 0.502      ;
; 0.449 ; Sram_CIC_2:inst1|add_count[9]  ; Sram_CIC_2:inst1|add_count[10] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.042      ; 0.575      ;
; 0.449 ; Sram_CIC_2:inst1|add_count[16] ; Sram_CIC_2:inst1|add_count[17] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.041      ; 0.574      ;
; 0.449 ; Sram_CIC_2:inst1|add_count[10] ; Sram_CIC_2:inst1|add_count[11] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.041      ; 0.574      ;
; 0.450 ; Sram_CIC_2:inst1|add_count[18] ; Sram_CIC_2:inst1|add_count[19] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.041      ; 0.575      ;
; 0.450 ; Sram_CIC_2:inst1|add_count[8]  ; Sram_CIC_2:inst1|add_count[9]  ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.040      ; 0.574      ;
; 0.451 ; Sram_CIC_2:inst1|add_count[6]  ; Sram_CIC_2:inst1|add_count[7]  ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.040      ; 0.575      ;
; 0.451 ; Sram_CIC_2:inst1|add_count[4]  ; Sram_CIC_2:inst1|add_count[5]  ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.040      ; 0.575      ;
; 0.451 ; Sram_CIC_2:inst1|add_count[2]  ; Sram_CIC_2:inst1|add_count[3]  ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.040      ; 0.575      ;
; 0.452 ; Sram_CIC_2:inst1|add_count[9]  ; Sram_CIC_2:inst1|add_count[11] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.042      ; 0.578      ;
; 0.459 ; Sram_CIC_2:inst1|add_count[15] ; Sram_CIC_2:inst1|add_count[16] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.041      ; 0.584      ;
; 0.459 ; Sram_CIC_2:inst1|add_count[7]  ; Sram_CIC_2:inst1|add_count[8]  ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.040      ; 0.583      ;
; 0.460 ; Sram_CIC_2:inst1|add_count[17] ; Sram_CIC_2:inst1|add_count[18] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.041      ; 0.585      ;
; 0.460 ; Sram_CIC_2:inst1|add_count[5]  ; Sram_CIC_2:inst1|add_count[6]  ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.040      ; 0.584      ;
; 0.461 ; Sram_CIC_2:inst1|add_count[3]  ; Sram_CIC_2:inst1|add_count[4]  ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.040      ; 0.585      ;
; 0.462 ; Sram_CIC_2:inst1|add_count[15] ; Sram_CIC_2:inst1|add_count[17] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.041      ; 0.587      ;
; 0.462 ; Sram_CIC_2:inst1|add_count[7]  ; Sram_CIC_2:inst1|add_count[9]  ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.040      ; 0.586      ;
; 0.463 ; Sram_CIC_2:inst1|add_count[17] ; Sram_CIC_2:inst1|add_count[19] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.041      ; 0.588      ;
; 0.463 ; Sram_CIC_2:inst1|add_count[5]  ; Sram_CIC_2:inst1|add_count[7]  ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.040      ; 0.587      ;
; 0.464 ; Sram_CIC_2:inst1|add_count[3]  ; Sram_CIC_2:inst1|add_count[5]  ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.040      ; 0.588      ;
; 0.467 ; Sram_CIC_2:inst1|add_count[19] ; Sram_CIC_2:inst1|add_count[19] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.041      ; 0.592      ;
; 0.511 ; Sram_CIC_2:inst1|add_count[8]  ; Sram_CIC_2:inst1|add_count[10] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.042      ; 0.637      ;
; 0.512 ; Sram_CIC_2:inst1|add_count[10] ; Sram_CIC_2:inst1|add_count[12] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.041      ; 0.637      ;
; 0.512 ; Sram_CIC_2:inst1|add_count[16] ; Sram_CIC_2:inst1|add_count[18] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.041      ; 0.637      ;
; 0.514 ; Sram_CIC_2:inst1|add_count[8]  ; Sram_CIC_2:inst1|add_count[11] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.042      ; 0.640      ;
; 0.514 ; Sram_CIC_2:inst1|add_count[6]  ; Sram_CIC_2:inst1|add_count[8]  ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.040      ; 0.638      ;
; 0.514 ; Sram_CIC_2:inst1|add_count[4]  ; Sram_CIC_2:inst1|add_count[6]  ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.040      ; 0.638      ;
; 0.514 ; Sram_CIC_2:inst1|add_count[2]  ; Sram_CIC_2:inst1|add_count[4]  ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.040      ; 0.638      ;
; 0.515 ; Sram_CIC_2:inst1|add_count[10] ; Sram_CIC_2:inst1|add_count[13] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.041      ; 0.640      ;
; 0.515 ; Sram_CIC_2:inst1|add_count[16] ; Sram_CIC_2:inst1|add_count[19] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.041      ; 0.640      ;
; 0.515 ; Sram_CIC_2:inst1|add_count[9]  ; Sram_CIC_2:inst1|add_count[12] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.042      ; 0.641      ;
; 0.516 ; Sram_CIC_2:inst1|add_count[14] ; Sram_CIC_2:inst1|add_count[15] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.041      ; 0.641      ;
; 0.517 ; Sram_CIC_2:inst1|add_count[6]  ; Sram_CIC_2:inst1|add_count[9]  ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.040      ; 0.641      ;
; 0.517 ; Sram_CIC_2:inst1|add_count[4]  ; Sram_CIC_2:inst1|add_count[7]  ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.040      ; 0.641      ;
; 0.517 ; Sram_CIC_2:inst1|add_count[2]  ; Sram_CIC_2:inst1|add_count[5]  ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.040      ; 0.641      ;
; 0.517 ; Sram_CIC_2:inst1|add_count[12] ; Sram_CIC_2:inst1|add_count[13] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.041      ; 0.642      ;
; 0.518 ; Sram_CIC_2:inst1|add_count[9]  ; Sram_CIC_2:inst1|add_count[13] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.042      ; 0.644      ;
; 0.521 ; Sram_CIC_2:inst1|add_count[13] ; Sram_CIC_2:inst1|add_count[14] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.041      ; 0.646      ;
; 0.522 ; Sram_CIC_2:inst1|add_count[0]  ; Sram_CIC_2:inst1|add_count[1]  ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.037      ; 0.643      ;
; 0.523 ; Sram_CIC_2:inst1|add_count[7]  ; Sram_CIC_2:inst1|add_count[10] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.042      ; 0.649      ;
; 0.524 ; Sram_CIC_2:inst1|add_count[13] ; Sram_CIC_2:inst1|add_count[15] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.041      ; 0.649      ;
; 0.525 ; Sram_CIC_2:inst1|add_count[15] ; Sram_CIC_2:inst1|add_count[18] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.041      ; 0.650      ;
; 0.526 ; Sram_CIC_2:inst1|add_count[7]  ; Sram_CIC_2:inst1|add_count[11] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.042      ; 0.652      ;
; 0.526 ; Sram_CIC_2:inst1|add_count[5]  ; Sram_CIC_2:inst1|add_count[8]  ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.040      ; 0.650      ;
; 0.527 ; Sram_CIC_2:inst1|add_count[3]  ; Sram_CIC_2:inst1|add_count[6]  ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.040      ; 0.651      ;
; 0.528 ; Sram_CIC_2:inst1|add_count[1]  ; Sram_CIC_2:inst1|add_count[2]  ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.040      ; 0.652      ;
; 0.528 ; Sram_CIC_2:inst1|add_count[15] ; Sram_CIC_2:inst1|add_count[19] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.041      ; 0.653      ;
; 0.529 ; Sram_CIC_2:inst1|add_count[5]  ; Sram_CIC_2:inst1|add_count[9]  ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.040      ; 0.653      ;
; 0.530 ; Sram_CIC_2:inst1|add_count[3]  ; Sram_CIC_2:inst1|add_count[7]  ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.040      ; 0.654      ;
; 0.531 ; Sram_CIC_2:inst1|add_count[1]  ; Sram_CIC_2:inst1|add_count[3]  ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.040      ; 0.655      ;
; 0.535 ; Sram_CIC_2:inst1|add_count[11] ; Sram_CIC_2:inst1|add_count[12] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.041      ; 0.660      ;
; 0.538 ; Sram_CIC_2:inst1|add_count[11] ; Sram_CIC_2:inst1|add_count[13] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.041      ; 0.663      ;
; 0.577 ; Sram_CIC_2:inst1|add_count[8]  ; Sram_CIC_2:inst1|add_count[12] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.042      ; 0.703      ;
; 0.578 ; Sram_CIC_2:inst1|add_count[10] ; Sram_CIC_2:inst1|add_count[14] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.041      ; 0.703      ;
; 0.578 ; Sram_CIC_2:inst1|add_count[6]  ; Sram_CIC_2:inst1|add_count[10] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.042      ; 0.704      ;
; 0.579 ; Sram_CIC_2:inst1|add_count[14] ; Sram_CIC_2:inst1|add_count[16] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.041      ; 0.704      ;
; 0.580 ; Sram_CIC_2:inst1|add_count[8]  ; Sram_CIC_2:inst1|add_count[13] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.042      ; 0.706      ;
; 0.580 ; Sram_CIC_2:inst1|add_count[4]  ; Sram_CIC_2:inst1|add_count[8]  ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.040      ; 0.704      ;
; 0.580 ; Sram_CIC_2:inst1|add_count[2]  ; Sram_CIC_2:inst1|add_count[6]  ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.040      ; 0.704      ;
; 0.580 ; Sram_CIC_2:inst1|add_count[12] ; Sram_CIC_2:inst1|add_count[14] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.041      ; 0.705      ;
; 0.581 ; Sram_CIC_2:inst1|add_count[10] ; Sram_CIC_2:inst1|add_count[15] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.041      ; 0.706      ;
; 0.581 ; Sram_CIC_2:inst1|add_count[6]  ; Sram_CIC_2:inst1|add_count[11] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.042      ; 0.707      ;
; 0.581 ; Sram_CIC_2:inst1|add_count[9]  ; Sram_CIC_2:inst1|add_count[14] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.042      ; 0.707      ;
; 0.582 ; Sram_CIC_2:inst1|add_count[14] ; Sram_CIC_2:inst1|add_count[17] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.041      ; 0.707      ;
; 0.583 ; Sram_CIC_2:inst1|add_count[4]  ; Sram_CIC_2:inst1|add_count[9]  ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.040      ; 0.707      ;
; 0.583 ; Sram_CIC_2:inst1|add_count[2]  ; Sram_CIC_2:inst1|add_count[7]  ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.040      ; 0.707      ;
; 0.583 ; Sram_CIC_2:inst1|add_count[12] ; Sram_CIC_2:inst1|add_count[15] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.041      ; 0.708      ;
; 0.584 ; Sram_CIC_2:inst1|add_count[9]  ; Sram_CIC_2:inst1|add_count[15] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.042      ; 0.710      ;
; 0.587 ; Sram_CIC_2:inst1|add_count[13] ; Sram_CIC_2:inst1|add_count[16] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.041      ; 0.712      ;
; 0.589 ; Sram_CIC_2:inst1|add_count[7]  ; Sram_CIC_2:inst1|add_count[12] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.042      ; 0.715      ;
; 0.590 ; Sram_CIC_2:inst1|add_count[5]  ; Sram_CIC_2:inst1|add_count[10] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.042      ; 0.716      ;
; 0.590 ; Sram_CIC_2:inst1|add_count[13] ; Sram_CIC_2:inst1|add_count[17] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.041      ; 0.715      ;
; 0.592 ; Sram_CIC_2:inst1|add_count[7]  ; Sram_CIC_2:inst1|add_count[13] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.042      ; 0.718      ;
; 0.593 ; Sram_CIC_2:inst1|add_count[3]  ; Sram_CIC_2:inst1|add_count[8]  ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.040      ; 0.717      ;
; 0.593 ; Sram_CIC_2:inst1|add_count[5]  ; Sram_CIC_2:inst1|add_count[11] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.042      ; 0.719      ;
; 0.594 ; Sram_CIC_2:inst1|add_count[1]  ; Sram_CIC_2:inst1|add_count[4]  ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.040      ; 0.718      ;
; 0.596 ; Sram_CIC_2:inst1|add_count[3]  ; Sram_CIC_2:inst1|add_count[9]  ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.040      ; 0.720      ;
; 0.597 ; Sram_CIC_2:inst1|add_count[1]  ; Sram_CIC_2:inst1|add_count[5]  ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.040      ; 0.721      ;
; 0.601 ; Sram_CIC_2:inst1|add_count[11] ; Sram_CIC_2:inst1|add_count[14] ; Sram_CIC_2:inst1|clk_int ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.041      ; 0.726      ;
+-------+--------------------------------+--------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Clk_50'                                                                                                                                                             ;
+-------+---------------------------------------------------+---------------------------------------------------+--------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                           ; Launch Clock             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------------------+--------------------------+-------------+--------------+------------+------------+
; 0.178 ; Sram_CIC_2:inst1|clk_int                          ; Sram_CIC_2:inst1|clk_int                          ; Sram_CIC_2:inst1|clk_int ; Clk_50      ; 0.000        ; 1.664      ; 2.061      ;
; 0.180 ; divisor:inst2|cuenta[0]                           ; divisor:inst2|cuenta[0]                           ; Clk_50                   ; Clk_50      ; 0.000        ; 0.050      ; 0.314      ;
; 0.181 ; divisor:inst2|cuenta[1]                           ; divisor:inst2|cuenta[1]                           ; Clk_50                   ; Clk_50      ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; divisor:inst2|cuenta[2]                           ; divisor:inst2|cuenta[2]                           ; Clk_50                   ; Clk_50      ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; CIC_SRAM_controller:inst|count_errase[0]          ; CIC_SRAM_controller:inst|count_errase[0]          ; Clk_50                   ; Clk_50      ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; CIC_SRAM_controller:inst|state.lectura            ; CIC_SRAM_controller:inst|state.lectura            ; Clk_50                   ; Clk_50      ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; CIC_SRAM_controller:inst|state.escritura          ; CIC_SRAM_controller:inst|state.escritura          ; Clk_50                   ; Clk_50      ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; CIC_SRAM_controller:inst|cuenta_trigger_camara[2] ; CIC_SRAM_controller:inst|cuenta_trigger_camara[2] ; Clk_50                   ; Clk_50      ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; CIC_SRAM_controller:inst|cuenta_trigger_camara[1] ; CIC_SRAM_controller:inst|cuenta_trigger_camara[1] ; Clk_50                   ; Clk_50      ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; CIC_SRAM_controller:inst|state.trigger_camara     ; CIC_SRAM_controller:inst|state.trigger_camara     ; Clk_50                   ; Clk_50      ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; CIC_SRAM_controller:inst|state.trigger_wait       ; CIC_SRAM_controller:inst|state.trigger_wait       ; Clk_50                   ; Clk_50      ; 0.000        ; 0.041      ; 0.307      ;
; 0.189 ; CIC_SRAM_controller:inst|cuenta_trigger_camara[0] ; CIC_SRAM_controller:inst|cuenta_trigger_camara[0] ; Clk_50                   ; Clk_50      ; 0.000        ; 0.041      ; 0.314      ;
; 0.192 ; divisor:inst2|cuenta[2]                           ; divisor:inst2|enable                              ; Clk_50                   ; Clk_50      ; 0.000        ; 0.042      ; 0.318      ;
; 0.197 ; divisor:inst2|cuenta[2]                           ; divisor:inst2|cuenta[1]                           ; Clk_50                   ; Clk_50      ; 0.000        ; 0.042      ; 0.323      ;
; 0.198 ; CIC_SRAM_controller:inst|cuenta_trigger_camara[1] ; CIC_SRAM_controller:inst|cuenta_trigger_camara[2] ; Clk_50                   ; Clk_50      ; 0.000        ; 0.041      ; 0.323      ;
; 0.201 ; CIC_SRAM_controller:inst|cuenta_trigger_camara[2] ; CIC_SRAM_controller:inst|cuenta_trigger_camara[1] ; Clk_50                   ; Clk_50      ; 0.000        ; 0.041      ; 0.326      ;
; 0.202 ; CIC_SRAM_controller:inst|cuenta_trigger_camara[2] ; CIC_SRAM_controller:inst|cuenta_trigger_camara[0] ; Clk_50                   ; Clk_50      ; 0.000        ; 0.041      ; 0.327      ;
; 0.212 ; CIC_SRAM_controller:inst|state.trigger_wait       ; CIC_SRAM_controller:inst|state.trigger_interno    ; Clk_50                   ; Clk_50      ; 0.000        ; 0.041      ; 0.337      ;
; 0.217 ; CIC_SRAM_controller:inst|state.escritura          ; CIC_SRAM_controller:inst|state.lectura            ; Clk_50                   ; Clk_50      ; 0.000        ; 0.041      ; 0.342      ;
; 0.251 ; divisor:inst2|cuenta[1]                           ; divisor:inst2|enable                              ; Clk_50                   ; Clk_50      ; 0.000        ; 0.042      ; 0.377      ;
; 0.254 ; Sram_CIC_2:inst1|add_count[5]                     ; sram:inst3|SRAM_ADDR[5]                           ; Sram_CIC_2:inst1|clk_int ; Clk_50      ; 0.000        ; 0.174      ; 0.542      ;
; 0.254 ; Sram_CIC_2:inst1|add_count[3]                     ; sram:inst3|SRAM_ADDR[3]                           ; Sram_CIC_2:inst1|clk_int ; Clk_50      ; 0.000        ; 0.174      ; 0.542      ;
; 0.263 ; Sram_CIC_2:inst1|add_count[6]                     ; sram:inst3|SRAM_ADDR[6]                           ; Sram_CIC_2:inst1|clk_int ; Clk_50      ; 0.000        ; 0.174      ; 0.551      ;
; 0.280 ; Sram_CIC_2:inst1|add_count[18]                    ; sram:inst3|SRAM_ADDR[18]                          ; Sram_CIC_2:inst1|clk_int ; Clk_50      ; 0.000        ; 0.171      ; 0.565      ;
; 0.286 ; CIC_SRAM_controller:inst|state.lectura            ; CIC_SRAM_controller:inst|state.errase             ; Clk_50                   ; Clk_50      ; 0.000        ; 0.041      ; 0.411      ;
; 0.296 ; divisor:inst2|cuenta[1]                           ; divisor:inst2|cuenta[2]                           ; Clk_50                   ; Clk_50      ; 0.000        ; 0.042      ; 0.422      ;
; 0.302 ; CIC_SRAM_controller:inst|cuenta_trigger_camara[0] ; CIC_SRAM_controller:inst|cuenta_trigger_camara[2] ; Clk_50                   ; Clk_50      ; 0.000        ; 0.041      ; 0.427      ;
; 0.303 ; CIC_SRAM_controller:inst|count_errase[8]          ; CIC_SRAM_controller:inst|count_errase[8]          ; Clk_50                   ; Clk_50      ; 0.000        ; 0.041      ; 0.428      ;
; 0.303 ; CIC_SRAM_controller:inst|count_errase[9]          ; CIC_SRAM_controller:inst|count_errase[9]          ; Clk_50                   ; Clk_50      ; 0.000        ; 0.041      ; 0.428      ;
; 0.304 ; CIC_SRAM_controller:inst|count_errase[6]          ; CIC_SRAM_controller:inst|count_errase[6]          ; Clk_50                   ; Clk_50      ; 0.000        ; 0.041      ; 0.429      ;
; 0.305 ; CIC_SRAM_controller:inst|count_errase[16]         ; CIC_SRAM_controller:inst|count_errase[16]         ; Clk_50                   ; Clk_50      ; 0.000        ; 0.041      ; 0.430      ;
; 0.305 ; CIC_SRAM_controller:inst|count_errase[15]         ; CIC_SRAM_controller:inst|count_errase[15]         ; Clk_50                   ; Clk_50      ; 0.000        ; 0.041      ; 0.430      ;
; 0.305 ; CIC_SRAM_controller:inst|count_errase[18]         ; CIC_SRAM_controller:inst|count_errase[18]         ; Clk_50                   ; Clk_50      ; 0.000        ; 0.041      ; 0.430      ;
; 0.305 ; CIC_SRAM_controller:inst|count_errase[5]          ; CIC_SRAM_controller:inst|count_errase[5]          ; Clk_50                   ; Clk_50      ; 0.000        ; 0.041      ; 0.430      ;
; 0.306 ; CIC_SRAM_controller:inst|count_errase[3]          ; CIC_SRAM_controller:inst|count_errase[3]          ; Clk_50                   ; Clk_50      ; 0.000        ; 0.041      ; 0.431      ;
; 0.306 ; CIC_SRAM_controller:inst|count_errase[13]         ; CIC_SRAM_controller:inst|count_errase[13]         ; Clk_50                   ; Clk_50      ; 0.000        ; 0.041      ; 0.431      ;
; 0.307 ; CIC_SRAM_controller:inst|count_errase[17]         ; CIC_SRAM_controller:inst|count_errase[17]         ; Clk_50                   ; Clk_50      ; 0.000        ; 0.041      ; 0.432      ;
; 0.307 ; Sram_CIC_2:inst1|add_count[19]                    ; sram:inst3|SRAM_ADDR[19]                          ; Sram_CIC_2:inst1|clk_int ; Clk_50      ; 0.000        ; 0.171      ; 0.592      ;
; 0.311 ; CIC_SRAM_controller:inst|count_errase[0]          ; CIC_SRAM_controller:inst|count_errase[1]          ; Clk_50                   ; Clk_50      ; 0.000        ; 0.041      ; 0.436      ;
; 0.311 ; CIC_SRAM_controller:inst|cuenta_trigger_camara[1] ; CIC_SRAM_controller:inst|cuenta_trigger_camara[0] ; Clk_50                   ; Clk_50      ; 0.000        ; 0.041      ; 0.436      ;
; 0.311 ; CIC_SRAM_controller:inst|count_errase[1]          ; CIC_SRAM_controller:inst|count_errase[1]          ; Clk_50                   ; Clk_50      ; 0.000        ; 0.041      ; 0.436      ;
; 0.312 ; CIC_SRAM_controller:inst|count_errase[2]          ; CIC_SRAM_controller:inst|count_errase[2]          ; Clk_50                   ; Clk_50      ; 0.000        ; 0.041      ; 0.437      ;
; 0.313 ; CIC_SRAM_controller:inst|count_errase[4]          ; CIC_SRAM_controller:inst|count_errase[4]          ; Clk_50                   ; Clk_50      ; 0.000        ; 0.041      ; 0.438      ;
; 0.318 ; Sram_CIC_2:inst1|add_count[9]                     ; sram:inst3|SRAM_ADDR[9]                           ; Sram_CIC_2:inst1|clk_int ; Clk_50      ; 0.000        ; 0.174      ; 0.606      ;
; 0.320 ; Sram_CIC_2:inst1|add_count[1]                     ; sram:inst3|SRAM_ADDR[1]                           ; Sram_CIC_2:inst1|clk_int ; Clk_50      ; 0.000        ; 0.174      ; 0.608      ;
; 0.321 ; Sram_CIC_2:inst1|add_count[12]                    ; sram:inst3|SRAM_ADDR[12]                          ; Sram_CIC_2:inst1|clk_int ; Clk_50      ; 0.000        ; 0.169      ; 0.604      ;
; 0.324 ; Sram_CIC_2:inst1|add_count[8]                     ; sram:inst3|SRAM_ADDR[8]                           ; Sram_CIC_2:inst1|clk_int ; Clk_50      ; 0.000        ; 0.174      ; 0.612      ;
; 0.329 ; CIC_SRAM_controller:inst|cuenta_trigger_camara[0] ; CIC_SRAM_controller:inst|cuenta_trigger_camara[1] ; Clk_50                   ; Clk_50      ; 0.000        ; 0.041      ; 0.454      ;
; 0.362 ; CIC_SRAM_controller:inst|state.lectura            ; sram:inst3|SRAM_DQ[1]~en                          ; Clk_50                   ; Clk_50      ; 0.000        ; 0.248      ; 0.694      ;
; 0.363 ; CIC_SRAM_controller:inst|state.trigger_camara     ; CIC_SRAM_controller:inst|state.escritura          ; Clk_50                   ; Clk_50      ; 0.000        ; 0.041      ; 0.488      ;
; 0.364 ; CIC_SRAM_controller:inst|state.lectura            ; sram:inst3|SRAM_DQ[13]~en                         ; Clk_50                   ; Clk_50      ; 0.000        ; 0.248      ; 0.696      ;
; 0.365 ; CIC_SRAM_controller:inst|count_errase[7]          ; CIC_SRAM_controller:inst|count_errase[7]          ; Clk_50                   ; Clk_50      ; 0.000        ; 0.041      ; 0.490      ;
; 0.366 ; CIC_SRAM_controller:inst|state.lectura            ; sram:inst3|SRAM_DQ[0]~en                          ; Clk_50                   ; Clk_50      ; 0.000        ; 0.248      ; 0.698      ;
; 0.371 ; CIC_SRAM_controller:inst|count_errase[14]         ; CIC_SRAM_controller:inst|count_errase[14]         ; Clk_50                   ; Clk_50      ; 0.000        ; 0.041      ; 0.496      ;
; 0.374 ; CIC_SRAM_controller:inst|count_errase[19]         ; CIC_SRAM_controller:inst|count_errase[19]         ; Clk_50                   ; Clk_50      ; 0.000        ; 0.041      ; 0.499      ;
; 0.375 ; CIC_SRAM_controller:inst|state.wait_done          ; CIC_SRAM_controller:inst|state.trigger_wait       ; Clk_50                   ; Clk_50      ; 0.000        ; 0.041      ; 0.500      ;
; 0.377 ; Sram_CIC_2:inst1|add_count[7]                     ; sram:inst3|SRAM_ADDR[7]                           ; Sram_CIC_2:inst1|clk_int ; Clk_50      ; 0.000        ; 0.174      ; 0.665      ;
; 0.377 ; Sram_CIC_2:inst1|add_count[0]                     ; sram:inst3|SRAM_ADDR[0]                           ; Sram_CIC_2:inst1|clk_int ; Clk_50      ; 0.000        ; 0.173      ; 0.664      ;
; 0.379 ; CIC_SRAM_controller:inst|count_errase[12]         ; CIC_SRAM_controller:inst|count_errase[12]         ; Clk_50                   ; Clk_50      ; 0.000        ; 0.041      ; 0.504      ;
; 0.382 ; Sram_CIC_2:inst1|add_count[13]                    ; sram:inst3|SRAM_ADDR[13]                          ; Sram_CIC_2:inst1|clk_int ; Clk_50      ; 0.000        ; 0.171      ; 0.667      ;
; 0.393 ; divisor:inst2|cuenta[0]                           ; divisor:inst2|cuenta[2]                           ; Clk_50                   ; Clk_50      ; 0.000        ; -0.153     ; 0.324      ;
; 0.395 ; Sram_CIC_2:inst1|add_count[15]                    ; sram:inst3|SRAM_ADDR[15]                          ; Sram_CIC_2:inst1|clk_int ; Clk_50      ; 0.000        ; 0.175      ; 0.684      ;
; 0.404 ; Sram_CIC_2:inst1|add_count[17]                    ; sram:inst3|SRAM_ADDR[17]                          ; Sram_CIC_2:inst1|clk_int ; Clk_50      ; 0.000        ; 0.173      ; 0.691      ;
; 0.411 ; Sram_CIC_2:inst1|add_count[4]                     ; sram:inst3|SRAM_ADDR[4]                           ; Sram_CIC_2:inst1|clk_int ; Clk_50      ; 0.000        ; 0.170      ; 0.695      ;
; 0.413 ; Sram_CIC_2:inst1|add_count[10]                    ; sram:inst3|SRAM_ADDR[10]                          ; Sram_CIC_2:inst1|clk_int ; Clk_50      ; 0.000        ; 0.182      ; 0.709      ;
; 0.423 ; divisor:inst2|clk_int                             ; divisor:inst2|clk_int                             ; divisor:inst2|clk_int    ; Clk_50      ; 0.000        ; 1.649      ; 2.291      ;
; 0.439 ; CIC_SRAM_controller:inst|state.lectura            ; sram:inst3|SRAM_ADDR[1]                           ; Clk_50                   ; Clk_50      ; 0.000        ; 0.034      ; 0.557      ;
; 0.442 ; CIC_SRAM_controller:inst|state.lectura            ; sram:inst3|SRAM_DQ[3]~en                          ; Clk_50                   ; Clk_50      ; 0.000        ; 0.034      ; 0.560      ;
; 0.446 ; CIC_SRAM_controller:inst|state.lectura            ; sram:inst3|SRAM_ADDR[8]                           ; Clk_50                   ; Clk_50      ; 0.000        ; 0.034      ; 0.564      ;
; 0.452 ; CIC_SRAM_controller:inst|count_errase[8]          ; CIC_SRAM_controller:inst|count_errase[9]          ; Clk_50                   ; Clk_50      ; 0.000        ; 0.041      ; 0.577      ;
; 0.453 ; CIC_SRAM_controller:inst|count_errase[6]          ; CIC_SRAM_controller:inst|count_errase[7]          ; Clk_50                   ; Clk_50      ; 0.000        ; 0.041      ; 0.578      ;
; 0.454 ; CIC_SRAM_controller:inst|count_errase[16]         ; CIC_SRAM_controller:inst|count_errase[17]         ; Clk_50                   ; Clk_50      ; 0.000        ; 0.041      ; 0.579      ;
; 0.454 ; CIC_SRAM_controller:inst|count_errase[18]         ; CIC_SRAM_controller:inst|count_errase[19]         ; Clk_50                   ; Clk_50      ; 0.000        ; 0.041      ; 0.579      ;
; 0.461 ; CIC_SRAM_controller:inst|count_errase[2]          ; CIC_SRAM_controller:inst|count_errase[3]          ; Clk_50                   ; Clk_50      ; 0.000        ; 0.041      ; 0.586      ;
; 0.462 ; CIC_SRAM_controller:inst|count_errase[4]          ; CIC_SRAM_controller:inst|count_errase[5]          ; Clk_50                   ; Clk_50      ; 0.000        ; 0.041      ; 0.587      ;
; 0.463 ; CIC_SRAM_controller:inst|count_errase[5]          ; CIC_SRAM_controller:inst|count_errase[6]          ; Clk_50                   ; Clk_50      ; 0.000        ; 0.041      ; 0.588      ;
; 0.463 ; CIC_SRAM_controller:inst|count_errase[15]         ; CIC_SRAM_controller:inst|count_errase[16]         ; Clk_50                   ; Clk_50      ; 0.000        ; 0.041      ; 0.588      ;
; 0.463 ; CIC_SRAM_controller:inst|count_errase[0]          ; CIC_SRAM_controller:inst|count_errase[2]          ; Clk_50                   ; Clk_50      ; 0.000        ; 0.041      ; 0.588      ;
; 0.463 ; Sram_CIC_2:inst1|add_count[2]                     ; sram:inst3|SRAM_ADDR[2]                           ; Sram_CIC_2:inst1|clk_int ; Clk_50      ; 0.000        ; 0.172      ; 0.749      ;
; 0.464 ; CIC_SRAM_controller:inst|count_errase[3]          ; CIC_SRAM_controller:inst|count_errase[4]          ; Clk_50                   ; Clk_50      ; 0.000        ; 0.041      ; 0.589      ;
; 0.464 ; CIC_SRAM_controller:inst|count_errase[13]         ; CIC_SRAM_controller:inst|count_errase[14]         ; Clk_50                   ; Clk_50      ; 0.000        ; 0.041      ; 0.589      ;
; 0.464 ; CIC_SRAM_controller:inst|count_errase[1]          ; CIC_SRAM_controller:inst|count_errase[2]          ; Clk_50                   ; Clk_50      ; 0.000        ; 0.041      ; 0.589      ;
; 0.465 ; CIC_SRAM_controller:inst|count_errase[17]         ; CIC_SRAM_controller:inst|count_errase[18]         ; Clk_50                   ; Clk_50      ; 0.000        ; 0.041      ; 0.590      ;
; 0.466 ; CIC_SRAM_controller:inst|count_errase[5]          ; CIC_SRAM_controller:inst|count_errase[7]          ; Clk_50                   ; Clk_50      ; 0.000        ; 0.041      ; 0.591      ;
; 0.466 ; CIC_SRAM_controller:inst|count_errase[15]         ; CIC_SRAM_controller:inst|count_errase[17]         ; Clk_50                   ; Clk_50      ; 0.000        ; 0.041      ; 0.591      ;
; 0.466 ; CIC_SRAM_controller:inst|count_errase[0]          ; CIC_SRAM_controller:inst|count_errase[3]          ; Clk_50                   ; Clk_50      ; 0.000        ; 0.041      ; 0.591      ;
; 0.467 ; CIC_SRAM_controller:inst|count_errase[13]         ; CIC_SRAM_controller:inst|count_errase[15]         ; Clk_50                   ; Clk_50      ; 0.000        ; 0.041      ; 0.592      ;
; 0.467 ; CIC_SRAM_controller:inst|count_errase[3]          ; CIC_SRAM_controller:inst|count_errase[5]          ; Clk_50                   ; Clk_50      ; 0.000        ; 0.041      ; 0.592      ;
; 0.467 ; CIC_SRAM_controller:inst|count_errase[1]          ; CIC_SRAM_controller:inst|count_errase[3]          ; Clk_50                   ; Clk_50      ; 0.000        ; 0.041      ; 0.592      ;
; 0.468 ; CIC_SRAM_controller:inst|state.lectura            ; sram:inst3|SRAM_ADDR[0]                           ; Clk_50                   ; Clk_50      ; 0.000        ; 0.036      ; 0.588      ;
; 0.468 ; CIC_SRAM_controller:inst|count_errase[17]         ; CIC_SRAM_controller:inst|count_errase[19]         ; Clk_50                   ; Clk_50      ; 0.000        ; 0.041      ; 0.593      ;
; 0.473 ; CIC_SRAM_controller:inst|state.trigger_interno    ; CIC_SRAM_controller:inst|state.trigger_camara     ; Clk_50                   ; Clk_50      ; 0.000        ; 0.041      ; 0.598      ;
; 0.477 ; Sram_CIC_2:inst1|state.final                      ; CIC_SRAM_controller:inst|state.lectura            ; Sram_CIC_2:inst1|clk_int ; Clk_50      ; 0.000        ; 0.000      ; 0.591      ;
; 0.485 ; CIC_SRAM_controller:inst|state.wait_done          ; CIC_SRAM_controller:inst|state.wait_done          ; Clk_50                   ; Clk_50      ; 0.000        ; 0.041      ; 0.610      ;
; 0.486 ; Sram_CIC_2:inst1|state.final                      ; CIC_SRAM_controller:inst|state.escritura          ; Sram_CIC_2:inst1|clk_int ; Clk_50      ; 0.000        ; 0.000      ; 0.600      ;
; 0.492 ; divisor:inst2|cuenta[0]                           ; divisor:inst2|enable                              ; Clk_50                   ; Clk_50      ; 0.000        ; -0.153     ; 0.423      ;
; 0.494 ; Sram_CIC_2:inst1|add_count[14]                    ; sram:inst3|SRAM_ADDR[14]                          ; Sram_CIC_2:inst1|clk_int ; Clk_50      ; 0.000        ; 0.182      ; 0.790      ;
; 0.500 ; CIC_SRAM_controller:inst|state.lectura            ; sram:inst3|SRAM_DQ[12]~en                         ; Clk_50                   ; Clk_50      ; 0.000        ; 0.055      ; 0.639      ;
; 0.501 ; CIC_SRAM_controller:inst|state.lectura            ; sram:inst3|S_ACTION                               ; Clk_50                   ; Clk_50      ; 0.000        ; 0.055      ; 0.640      ;
; 0.502 ; divisor:inst2|cuenta[0]                           ; divisor:inst2|cuenta[1]                           ; Clk_50                   ; Clk_50      ; 0.000        ; -0.153     ; 0.433      ;
+-------+---------------------------------------------------+---------------------------------------------------+--------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Pix_clk'                                                                                                                                              ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.180 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.043      ; 0.307      ;
; 0.197 ; Capture_Input_Controller:inst4|pix_count_int[20] ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.044      ; 0.325      ;
; 0.290 ; Capture_Input_Controller:inst4|pix_count_int[12] ; Capture_Input_Controller:inst4|pix_count_int[12] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.044      ; 0.418      ;
; 0.291 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.043      ; 0.418      ;
; 0.291 ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.043      ; 0.418      ;
; 0.292 ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.043      ; 0.419      ;
; 0.292 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.043      ; 0.419      ;
; 0.293 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.043      ; 0.420      ;
; 0.297 ; Capture_Input_Controller:inst4|pix_count_int[16] ; Capture_Input_Controller:inst4|pix_count_int[16] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.044      ; 0.425      ;
; 0.297 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Capture_Input_Controller:inst4|pix_count_int[10] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.043      ; 0.424      ;
; 0.297 ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.043      ; 0.424      ;
; 0.298 ; Capture_Input_Controller:inst4|pix_count_int[18] ; Capture_Input_Controller:inst4|pix_count_int[18] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.044      ; 0.426      ;
; 0.298 ; Capture_Input_Controller:inst4|pix_count_int[17] ; Capture_Input_Controller:inst4|pix_count_int[17] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.044      ; 0.426      ;
; 0.298 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Capture_Input_Controller:inst4|pix_count_int[11] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.044      ; 0.426      ;
; 0.299 ; Capture_Input_Controller:inst4|pix_count_int[19] ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.044      ; 0.427      ;
; 0.299 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.043      ; 0.426      ;
; 0.300 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.043      ; 0.427      ;
; 0.356 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Capture_Input_Controller:inst4|pix_count_int[13] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.044      ; 0.484      ;
; 0.364 ; Capture_Input_Controller:inst4|pix_count_int[15] ; Capture_Input_Controller:inst4|pix_count_int[15] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.044      ; 0.492      ;
; 0.365 ; CIC_SRAM_controller:inst|state.trigger_wait      ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Clk_50       ; Pix_clk     ; -0.500       ; 0.450      ; 0.439      ;
; 0.367 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Capture_Input_Controller:inst4|pix_count_int[14] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.044      ; 0.495      ;
; 0.371 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.041      ; 0.496      ;
; 0.373 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.043      ; 0.500      ;
; 0.439 ; CIC_SRAM_controller:inst|state.wait_done         ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Clk_50       ; Pix_clk     ; -0.500       ; 0.450      ; 0.513      ;
; 0.439 ; Capture_Input_Controller:inst4|pix_count_int[12] ; Capture_Input_Controller:inst4|pix_count_int[13] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.044      ; 0.567      ;
; 0.440 ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.043      ; 0.567      ;
; 0.440 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.043      ; 0.567      ;
; 0.441 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.043      ; 0.568      ;
; 0.444 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Capture_Input_Controller:inst4|pix_count_int[11] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.045      ; 0.573      ;
; 0.446 ; Capture_Input_Controller:inst4|pix_count_int[16] ; Capture_Input_Controller:inst4|pix_count_int[17] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.044      ; 0.574      ;
; 0.446 ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.043      ; 0.573      ;
; 0.447 ; Capture_Input_Controller:inst4|pix_count_int[18] ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.044      ; 0.575      ;
; 0.450 ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.043      ; 0.577      ;
; 0.451 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.043      ; 0.578      ;
; 0.453 ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.043      ; 0.580      ;
; 0.454 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.043      ; 0.581      ;
; 0.456 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Capture_Input_Controller:inst4|pix_count_int[12] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.044      ; 0.584      ;
; 0.456 ; Capture_Input_Controller:inst4|pix_count_int[17] ; Capture_Input_Controller:inst4|pix_count_int[18] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.044      ; 0.584      ;
; 0.457 ; Capture_Input_Controller:inst4|pix_count_int[19] ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.044      ; 0.585      ;
; 0.457 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Capture_Input_Controller:inst4|pix_count_int[10] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.043      ; 0.584      ;
; 0.458 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.043      ; 0.585      ;
; 0.458 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Capture_Input_Controller:inst4|pix_count_int[11] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.045      ; 0.587      ;
; 0.459 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Capture_Input_Controller:inst4|pix_count_int[13] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.044      ; 0.587      ;
; 0.459 ; Capture_Input_Controller:inst4|pix_count_int[17] ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.044      ; 0.587      ;
; 0.461 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.043      ; 0.588      ;
; 0.481 ; CIC_SRAM_controller:inst|state.errase            ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Clk_50       ; Pix_clk     ; -0.500       ; 0.450      ; 0.555      ;
; 0.502 ; Capture_Input_Controller:inst4|pix_count_int[12] ; Capture_Input_Controller:inst4|pix_count_int[14] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.044      ; 0.630      ;
; 0.503 ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.043      ; 0.630      ;
; 0.503 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.043      ; 0.630      ;
; 0.504 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.043      ; 0.631      ;
; 0.505 ; Capture_Input_Controller:inst4|pix_count_int[12] ; Capture_Input_Controller:inst4|pix_count_int[15] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.044      ; 0.633      ;
; 0.506 ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.043      ; 0.633      ;
; 0.506 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.043      ; 0.633      ;
; 0.507 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.043      ; 0.634      ;
; 0.507 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Capture_Input_Controller:inst4|pix_count_int[12] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.045      ; 0.636      ;
; 0.509 ; Capture_Input_Controller:inst4|pix_count_int[16] ; Capture_Input_Controller:inst4|pix_count_int[18] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.044      ; 0.637      ;
; 0.509 ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Capture_Input_Controller:inst4|pix_count_int[10] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.043      ; 0.636      ;
; 0.510 ; Capture_Input_Controller:inst4|pix_count_int[18] ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.044      ; 0.638      ;
; 0.510 ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Capture_Input_Controller:inst4|pix_count_int[11] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.045      ; 0.639      ;
; 0.510 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Capture_Input_Controller:inst4|pix_count_int[13] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.045      ; 0.639      ;
; 0.512 ; Capture_Input_Controller:inst4|pix_count_int[16] ; Capture_Input_Controller:inst4|pix_count_int[19] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.044      ; 0.640      ;
; 0.514 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Capture_Input_Controller:inst4|pix_count_int[14] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.044      ; 0.642      ;
; 0.516 ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.043      ; 0.643      ;
; 0.516 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Capture_Input_Controller:inst4|pix_count_int[15] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.044      ; 0.644      ;
; 0.517 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.043      ; 0.644      ;
; 0.517 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Capture_Input_Controller:inst4|pix_count_int[15] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.044      ; 0.645      ;
; 0.519 ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.043      ; 0.646      ;
; 0.520 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.043      ; 0.647      ;
; 0.521 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Capture_Input_Controller:inst4|pix_count_int[12] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.045      ; 0.650      ;
; 0.522 ; Capture_Input_Controller:inst4|pix_count_int[15] ; Capture_Input_Controller:inst4|pix_count_int[16] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.044      ; 0.650      ;
; 0.522 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Capture_Input_Controller:inst4|pix_count_int[14] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.044      ; 0.650      ;
; 0.522 ; Capture_Input_Controller:inst4|pix_count_int[17] ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.044      ; 0.650      ;
; 0.523 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.041      ; 0.648      ;
; 0.524 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Capture_Input_Controller:inst4|pix_count_int[10] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.043      ; 0.651      ;
; 0.524 ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Capture_Input_Controller:inst4|pix_count_int[13] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.045      ; 0.653      ;
; 0.525 ; Capture_Input_Controller:inst4|pix_count_int[15] ; Capture_Input_Controller:inst4|pix_count_int[17] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.044      ; 0.653      ;
; 0.525 ; Capture_Input_Controller:inst4|pix_count_int[11] ; Capture_Input_Controller:inst4|pix_count_int[15] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.044      ; 0.653      ;
; 0.525 ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Capture_Input_Controller:inst4|pix_count_int[11] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.045      ; 0.654      ;
; 0.526 ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.041      ; 0.651      ;
; 0.526 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.043      ; 0.653      ;
; 0.529 ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.043      ; 0.656      ;
; 0.568 ; Capture_Input_Controller:inst4|pix_count_int[12] ; Capture_Input_Controller:inst4|pix_count_int[16] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.044      ; 0.696      ;
; 0.569 ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.043      ; 0.696      ;
; 0.569 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Capture_Input_Controller:inst4|pix_count_int[10] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.043      ; 0.696      ;
; 0.570 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.043      ; 0.697      ;
; 0.570 ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Capture_Input_Controller:inst4|pix_count_int[11] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.045      ; 0.699      ;
; 0.571 ; Capture_Input_Controller:inst4|pix_count_int[12] ; Capture_Input_Controller:inst4|pix_count_int[17] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.044      ; 0.699      ;
; 0.572 ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.043      ; 0.699      ;
; 0.573 ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.043      ; 0.700      ;
; 0.573 ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Capture_Input_Controller:inst4|pix_count_int[12] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.045      ; 0.702      ;
; 0.573 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Capture_Input_Controller:inst4|pix_count_int[14] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.045      ; 0.702      ;
; 0.575 ; Capture_Input_Controller:inst4|pix_count_int[16] ; Capture_Input_Controller:inst4|pix_count_int[20] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.044      ; 0.703      ;
; 0.576 ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Capture_Input_Controller:inst4|pix_count_int[13] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.045      ; 0.705      ;
; 0.576 ; Capture_Input_Controller:inst4|pix_count_int[10] ; Capture_Input_Controller:inst4|pix_count_int[15] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.045      ; 0.705      ;
; 0.579 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Capture_Input_Controller:inst4|pix_count_int[16] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.044      ; 0.707      ;
; 0.580 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Capture_Input_Controller:inst4|pix_count_int[16] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.044      ; 0.708      ;
; 0.582 ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.043      ; 0.709      ;
; 0.582 ; Capture_Input_Controller:inst4|pix_count_int[14] ; Capture_Input_Controller:inst4|pix_count_int[17] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.044      ; 0.710      ;
; 0.583 ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Capture_Input_Controller:inst4|pix_count_int[10] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.043      ; 0.710      ;
; 0.583 ; Capture_Input_Controller:inst4|pix_count_int[13] ; Capture_Input_Controller:inst4|pix_count_int[17] ; Pix_clk      ; Pix_clk     ; 0.000        ; 0.044      ; 0.711      ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'divisor:inst2|clk_int'                                                                                                                                                                                                                                    ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node                                                            ; To Node                                                              ; Launch Clock                                                   ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------+-----------------------+--------------+------------+------------+
; 0.181 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.307      ;
; 0.189 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[0]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[0]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.041      ; 0.314      ;
; 0.282 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[0]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.408      ;
; 0.288 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.041      ; 0.413      ;
; 0.357 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.041      ; 0.482      ;
; 0.367 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.493      ;
; 0.367 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.493      ;
; 0.392 ; Programador_controlador_block:inst5|controlador:inst|clk_int         ; Programador_controlador_block:inst5|controlador:inst|clk_int         ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; divisor:inst2|clk_int ; 0.000        ; 1.565      ; 2.166      ;
; 0.401 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.050      ; 0.535      ;
; 0.433 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.559      ;
; 0.448 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[0]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.574      ;
; 0.448 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[0]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.574      ;
; 0.449 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.041      ; 0.574      ;
; 0.453 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.579      ;
; 0.453 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.579      ;
; 0.454 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.580      ;
; 0.460 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.254      ; 0.798      ;
; 0.462 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[0]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.041      ; 0.587      ;
; 0.467 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.593      ;
; 0.473 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.599      ;
; 0.473 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.599      ;
; 0.482 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.254      ; 0.820      ;
; 0.494 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; divisor:inst2|clk_int ; 0.000        ; 1.564      ; 2.267      ;
; 0.500 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.041      ; 0.625      ;
; 0.511 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.254      ; 0.849      ;
; 0.528 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[0]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.041      ; 0.653      ;
; 0.538 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.664      ;
; 0.539 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[0]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.254      ; 0.877      ;
; 0.545 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[0]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.671      ;
; 0.566 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.692      ;
; 0.570 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.696      ;
; 0.576 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.702      ;
; 0.582 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 0.708      ;
; 0.615 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; -0.163     ; 0.536      ;
; 0.625 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.041      ; 0.750      ;
; 0.693 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.041      ; 0.818      ;
; 0.725 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.041      ; 0.850      ;
; 0.753 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[0]   ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.041      ; 0.878      ;
; 1.059 ; Programador_controlador_block:inst5|controlador:inst|clk_int         ; Programador_controlador_block:inst5|controlador:inst|clk_int         ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; divisor:inst2|clk_int ; -0.500       ; 1.565      ; 2.333      ;
; 1.194 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2       ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; divisor:inst2|clk_int ; -0.500       ; 1.564      ; 2.467      ;
; 1.275 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[4] ; Programador_controlador_block:inst5|controlador:inst|clk_int_2       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; -0.163     ; 1.196      ;
; 1.292 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[2] ; Programador_controlador_block:inst5|controlador:inst|clk_int_2       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.041      ; 1.417      ;
; 1.306 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[4]   ; Programador_controlador_block:inst5|controlador:inst|clk_int         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 1.432      ;
; 1.310 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[3] ; Programador_controlador_block:inst5|controlador:inst|clk_int_2       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.041      ; 1.435      ;
; 1.384 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[0]   ; Programador_controlador_block:inst5|controlador:inst|clk_int         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 1.510      ;
; 1.385 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int_2[1] ; Programador_controlador_block:inst5|controlador:inst|clk_int_2       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.041      ; 1.510      ;
; 1.393 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[1]   ; Programador_controlador_block:inst5|controlador:inst|clk_int         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 1.519      ;
; 1.403 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[3]   ; Programador_controlador_block:inst5|controlador:inst|clk_int         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 1.529      ;
; 1.409 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[2]   ; Programador_controlador_block:inst5|controlador:inst|clk_int         ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.042      ; 1.535      ;
; 1.413 ; Programador_controlador_block:inst5|controlador:inst|cuenta_int[0]   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2       ; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int ; 0.000        ; 0.041      ; 1.538      ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------+-----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Programador_controlador_block:inst5|controlador:inst|clk_int'                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                             ; To Node                                                               ; Launch Clock                                                   ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 0.182 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Programador_controlador_block:inst5|programador:inst1|state.error     ; Programador_controlador_block:inst5|programador:inst1|state.error     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.040      ; 0.307      ;
; 0.189 ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.314      ;
; 0.193 ; Programador_controlador_block:inst5|programador:inst1|state.ack_3     ; Programador_controlador_block:inst5|programador:inst1|state.ack_fin   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; Programador_controlador_block:inst5|programador:inst1|state.stop_2    ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.318      ;
; 0.201 ; Programador_controlador_block:inst5|programador:inst1|state.ack_fin   ; Programador_controlador_block:inst5|programador:inst1|state.error     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.326      ;
; 0.262 ; Programador_controlador_block:inst5|programador:inst1|state.ack_2     ; Programador_controlador_block:inst5|programador:inst1|state.ack_3     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.387      ;
; 0.262 ; Programador_controlador_block:inst5|programador:inst1|state.start     ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.043      ; 0.389      ;
; 0.265 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_1 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.390      ;
; 0.269 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_2 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.394      ;
; 0.271 ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.396      ;
; 0.274 ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|programador:inst1|state.stop_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.399      ;
; 0.280 ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|programador:inst1|state.b_write_1 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.405      ;
; 0.297 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.004     ; 0.397      ;
; 0.298 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.043      ; 0.425      ;
; 0.299 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.043      ; 0.426      ;
; 0.304 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07      ; Programador_controlador_block:inst5|programador:inst1|data[0]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.004     ; 0.404      ;
; 0.307 ; Programador_controlador_block:inst5|programador:inst1|state.ack_fin   ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.432      ;
; 0.314 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[7]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.001     ; 0.417      ;
; 0.317 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[3]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.001     ; 0.420      ;
; 0.319 ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.444      ;
; 0.336 ; Programador_controlador_block:inst5|programador:inst1|state.ack_1     ; Programador_controlador_block:inst5|programador:inst1|state.ack_2     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.461      ;
; 0.338 ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.463      ;
; 0.364 ; Programador_controlador_block:inst5|controlador:inst|state.dw_81      ; Programador_controlador_block:inst5|programador:inst1|data[0]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.004     ; 0.464      ;
; 0.364 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[7]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.004     ; 0.464      ;
; 0.366 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[0]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.003     ; 0.467      ;
; 0.366 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[3]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.004     ; 0.466      ;
; 0.370 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[3]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.003     ; 0.471      ;
; 0.397 ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.039      ; 0.520      ;
; 0.401 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|state.start     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.002     ; 0.503      ;
; 0.417 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.043      ; 0.544      ;
; 0.425 ; Programador_controlador_block:inst5|controlador:inst|state.dw_02      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.004     ; 0.525      ;
; 0.438 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[7]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.004     ; 0.538      ;
; 0.440 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[0]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.004     ; 0.540      ;
; 0.444 ; Programador_controlador_block:inst5|controlador:inst|state.dw_81      ; Programador_controlador_block:inst5|programador:inst1|data[7]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.004     ; 0.544      ;
; 0.451 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E      ; Programador_controlador_block:inst5|programador:inst1|data[3]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.004     ; 0.551      ;
; 0.457 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|state.start     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.001      ; 0.562      ;
; 0.488 ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.039      ; 0.611      ;
; 0.518 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.037      ; 0.639      ;
; 0.522 ; Programador_controlador_block:inst5|controlador:inst|state.stop_1     ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.001      ; 0.627      ;
; 0.523 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|state.start     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.648      ;
; 0.535 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.001      ; 0.640      ;
; 0.536 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07      ; Programador_controlador_block:inst5|programador:inst1|data[2]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.004     ; 0.636      ;
; 0.544 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.002     ; 0.646      ;
; 0.547 ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|programador:inst1|state.ack_1     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.039      ; 0.670      ;
; 0.549 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2     ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.001      ; 0.654      ;
; 0.549 ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.039      ; 0.672      ;
; 0.590 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.004     ; 0.690      ;
; 0.603 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[2]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.003     ; 0.704      ;
; 0.603 ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|programador:inst1|state.ack_1     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.039      ; 0.726      ;
; 0.629 ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.039      ; 0.752      ;
; 0.655 ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.780      ;
; 0.655 ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.780      ;
; 0.655 ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.780      ;
; 0.657 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.003     ; 0.758      ;
; 0.673 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.007     ; 0.770      ;
; 0.682 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E      ; Programador_controlador_block:inst5|programador:inst1|data[2]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.004     ; 0.782      ;
; 0.688 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[2]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.003     ; 0.789      ;
; 0.689 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.814      ;
; 0.703 ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|programador:inst1|state.ack_1     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.039      ; 0.826      ;
; 0.716 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.841      ;
; 0.718 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.843      ;
; 0.736 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.004     ; 0.836      ;
; 0.742 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.003     ; 0.843      ;
; 0.750 ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|programador:inst1|state.ack_1     ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.875      ;
; 0.762 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.002     ; 0.864      ;
; 0.765 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.041      ; 0.890      ;
; 0.776 ; Programador_controlador_block:inst5|controlador:inst|state.stop_1     ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.001      ; 0.881      ;
; 0.796 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.004     ; 0.896      ;
; 0.836 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[1]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.001     ; 0.939      ;
; 0.840 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.002     ; 0.942      ;
; 0.844 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.006     ; 0.942      ;
; 0.847 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.037      ; 0.968      ;
; 0.858 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|count[2]        ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.001     ; 0.961      ;
; 0.858 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|count[1]        ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.001     ; 0.961      ;
; 0.858 ; Programador_controlador_block:inst5|controlador:inst|state.idle       ; Programador_controlador_block:inst5|programador:inst1|count[0]        ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.001     ; 0.961      ;
; 0.862 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.002     ; 0.964      ;
; 0.864 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.002     ; 0.966      ;
; 0.867 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.002     ; 0.969      ;
; 0.868 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA      ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.006     ; 0.966      ;
; 0.868 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.001     ; 0.971      ;
; 0.869 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2    ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.002     ; 0.971      ;
; 0.870 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.001     ; 0.973      ;
; 0.882 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2     ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.001      ; 0.987      ;
; 0.902 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.002     ; 1.004      ;
; 0.904 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.002     ; 1.006      ;
; 0.916 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2    ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.003     ; 1.017      ;
; 0.922 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81      ; Programador_controlador_block:inst5|programador:inst1|data[5]         ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.006     ; 1.020      ;
; 0.961 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.001     ; 1.064      ;
; 0.966 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.001     ; 1.069      ;
; 0.968 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.001     ; 1.071      ;
; 0.980 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.001     ; 1.083      ;
; 0.980 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02      ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.002     ; 1.082      ;
; 0.982 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E      ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.001     ; 1.085      ;
; 0.996 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[3]         ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.039      ; 1.119      ;
; 0.996 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[7]         ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.039      ; 1.119      ;
; 0.996 ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|programador:inst1|data[0]         ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; 0.039      ; 1.119      ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                          ; To Node                                                            ; Launch Clock                                                   ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; 0.182 ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.307      ;
; 0.189 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.314      ;
; 0.200 ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.325      ;
; 0.264 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.146      ; 0.514      ;
; 0.294 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.419      ;
; 0.302 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.427      ;
; 0.333 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.458      ;
; 0.371 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.045      ; 0.500      ;
; 0.383 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.038      ; 0.505      ;
; 0.383 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.040      ; 0.507      ;
; 0.385 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.510      ;
; 0.395 ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.038      ; 0.517      ;
; 0.396 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.145      ; 0.645      ;
; 0.397 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.522      ;
; 0.397 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.145      ; 0.646      ;
; 0.399 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.524      ;
; 0.400 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.043      ; 0.527      ;
; 0.404 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.042      ; 0.530      ;
; 0.434 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.040      ; 0.558      ;
; 0.436 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.040      ; 0.560      ;
; 0.457 ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.582      ;
; 0.457 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.145      ; 0.706      ;
; 0.459 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.145      ; 0.708      ;
; 0.465 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.040      ; 0.589      ;
; 0.479 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.144      ; 0.727      ;
; 0.489 ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.040      ; 0.613      ;
; 0.494 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.042      ; 0.620      ;
; 0.495 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.044      ; 0.623      ;
; 0.500 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.042      ; 0.626      ;
; 0.503 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.145      ; 0.752      ;
; 0.514 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.145      ; 0.763      ;
; 0.517 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.145      ; 0.766      ;
; 0.540 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.144      ; 0.788      ;
; 0.542 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.667      ;
; 0.547 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.672      ;
; 0.549 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.674      ;
; 0.550 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.675      ;
; 0.554 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.679      ;
; 0.554 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.679      ;
; 0.554 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.040      ; 0.678      ;
; 0.555 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.680      ;
; 0.556 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.040      ; 0.680      ;
; 0.558 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.683      ;
; 0.564 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.145      ; 0.813      ;
; 0.575 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.145      ; 0.824      ;
; 0.578 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.145      ; 0.827      ;
; 0.581 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.144      ; 0.829      ;
; 0.581 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.144      ; 0.829      ;
; 0.581 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.146      ; 0.831      ;
; 0.599 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.145      ; 0.848      ;
; 0.610 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.145      ; 0.859      ;
; 0.611 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.145      ; 0.860      ;
; 0.612 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.145      ; 0.861      ;
; 0.612 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.145      ; 0.861      ;
; 0.613 ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.738      ;
; 0.642 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.144      ; 0.890      ;
; 0.642 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.144      ; 0.890      ;
; 0.648 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.773      ;
; 0.658 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.783      ;
; 0.660 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.145      ; 0.909      ;
; 0.662 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.787      ;
; 0.667 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.792      ;
; 0.669 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.794      ;
; 0.669 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.794      ;
; 0.670 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.795      ;
; 0.671 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.145      ; 0.920      ;
; 0.672 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.145      ; 0.921      ;
; 0.673 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.145      ; 0.922      ;
; 0.673 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.145      ; 0.922      ;
; 0.674 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.799      ;
; 0.674 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.799      ;
; 0.675 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.800      ;
; 0.678 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.803      ;
; 0.688 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.044      ; 0.816      ;
; 0.731 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.040      ; 0.855      ;
; 0.734 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.142      ; 0.980      ;
; 0.734 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.142      ; 0.980      ;
; 0.734 ; Programador_controlador_block:inst5|programador:inst1|state.idle   ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.142      ; 0.980      ;
; 0.789 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.914      ;
; 0.817 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.142      ; 1.063      ;
; 0.817 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.142      ; 1.063      ;
; 0.817 ; Programador_controlador_block:inst5|programador:inst1|state.idle_2 ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.142      ; 1.063      ;
; 0.823 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.948      ;
; 0.824 ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.949      ;
; 0.828 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|count[1]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.953      ;
; 0.829 ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|count[0]      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.041      ; 0.954      ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'Sram_CIC_2:inst1|clk_int'                                                                                                                   ;
+--------+------------------------------------------------+--------------------------------+--------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                        ; Launch Clock ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+--------------------------------+--------------+--------------------------+--------------+------------+------------+
; -0.447 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_2:inst1|add_count[19] ; Clk_50       ; Sram_CIC_2:inst1|clk_int ; 1.000        ; -0.180     ; 1.244      ;
; -0.447 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_2:inst1|add_count[10] ; Clk_50       ; Sram_CIC_2:inst1|clk_int ; 1.000        ; -0.180     ; 1.244      ;
; -0.447 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_2:inst1|add_count[11] ; Clk_50       ; Sram_CIC_2:inst1|clk_int ; 1.000        ; -0.180     ; 1.244      ;
; -0.447 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_2:inst1|add_count[12] ; Clk_50       ; Sram_CIC_2:inst1|clk_int ; 1.000        ; -0.180     ; 1.244      ;
; -0.447 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_2:inst1|add_count[13] ; Clk_50       ; Sram_CIC_2:inst1|clk_int ; 1.000        ; -0.180     ; 1.244      ;
; -0.447 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_2:inst1|add_count[14] ; Clk_50       ; Sram_CIC_2:inst1|clk_int ; 1.000        ; -0.180     ; 1.244      ;
; -0.447 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_2:inst1|add_count[15] ; Clk_50       ; Sram_CIC_2:inst1|clk_int ; 1.000        ; -0.180     ; 1.244      ;
; -0.447 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_2:inst1|add_count[16] ; Clk_50       ; Sram_CIC_2:inst1|clk_int ; 1.000        ; -0.180     ; 1.244      ;
; -0.447 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_2:inst1|add_count[17] ; Clk_50       ; Sram_CIC_2:inst1|clk_int ; 1.000        ; -0.180     ; 1.244      ;
; -0.447 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_2:inst1|add_count[18] ; Clk_50       ; Sram_CIC_2:inst1|clk_int ; 1.000        ; -0.180     ; 1.244      ;
; -0.324 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_2:inst1|add_count[0]  ; Clk_50       ; Sram_CIC_2:inst1|clk_int ; 1.000        ; -0.178     ; 1.123      ;
; -0.324 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_2:inst1|state.idle    ; Clk_50       ; Sram_CIC_2:inst1|clk_int ; 1.000        ; -0.178     ; 1.123      ;
; -0.306 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_2:inst1|add_count[1]  ; Clk_50       ; Sram_CIC_2:inst1|clk_int ; 1.000        ; -0.181     ; 1.102      ;
; -0.306 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_2:inst1|add_count[2]  ; Clk_50       ; Sram_CIC_2:inst1|clk_int ; 1.000        ; -0.181     ; 1.102      ;
; -0.306 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_2:inst1|add_count[3]  ; Clk_50       ; Sram_CIC_2:inst1|clk_int ; 1.000        ; -0.181     ; 1.102      ;
; -0.306 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_2:inst1|add_count[4]  ; Clk_50       ; Sram_CIC_2:inst1|clk_int ; 1.000        ; -0.181     ; 1.102      ;
; -0.306 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_2:inst1|add_count[5]  ; Clk_50       ; Sram_CIC_2:inst1|clk_int ; 1.000        ; -0.181     ; 1.102      ;
; -0.306 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_2:inst1|add_count[6]  ; Clk_50       ; Sram_CIC_2:inst1|clk_int ; 1.000        ; -0.181     ; 1.102      ;
; -0.306 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_2:inst1|add_count[7]  ; Clk_50       ; Sram_CIC_2:inst1|clk_int ; 1.000        ; -0.181     ; 1.102      ;
; -0.306 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_2:inst1|add_count[8]  ; Clk_50       ; Sram_CIC_2:inst1|clk_int ; 1.000        ; -0.181     ; 1.102      ;
; -0.306 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_2:inst1|add_count[9]  ; Clk_50       ; Sram_CIC_2:inst1|clk_int ; 1.000        ; -0.181     ; 1.102      ;
; -0.125 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_2:inst1|state.final   ; Clk_50       ; Sram_CIC_2:inst1|clk_int ; 1.000        ; 0.000      ; 1.102      ;
+--------+------------------------------------------------+--------------------------------+--------------+--------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'Pix_clk'                                                                                                                                         ;
+--------+------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.330 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[13] ; Clk_50       ; Pix_clk     ; 0.500        ; 0.326      ; 1.123      ;
; -0.330 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[11] ; Clk_50       ; Pix_clk     ; 0.500        ; 0.326      ; 1.123      ;
; -0.330 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[12] ; Clk_50       ; Pix_clk     ; 0.500        ; 0.326      ; 1.123      ;
; -0.330 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[15] ; Clk_50       ; Pix_clk     ; 0.500        ; 0.326      ; 1.123      ;
; -0.330 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[14] ; Clk_50       ; Pix_clk     ; 0.500        ; 0.326      ; 1.123      ;
; -0.330 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[17] ; Clk_50       ; Pix_clk     ; 0.500        ; 0.326      ; 1.123      ;
; -0.330 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[16] ; Clk_50       ; Pix_clk     ; 0.500        ; 0.326      ; 1.123      ;
; -0.330 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[18] ; Clk_50       ; Pix_clk     ; 0.500        ; 0.326      ; 1.123      ;
; -0.330 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[19] ; Clk_50       ; Pix_clk     ; 0.500        ; 0.326      ; 1.123      ;
; -0.330 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[20] ; Clk_50       ; Pix_clk     ; 0.500        ; 0.326      ; 1.123      ;
; -0.194 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Clk_50       ; Pix_clk     ; 0.500        ; 0.325      ; 0.986      ;
; -0.194 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Clk_50       ; Pix_clk     ; 0.500        ; 0.325      ; 0.986      ;
; -0.194 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Clk_50       ; Pix_clk     ; 0.500        ; 0.325      ; 0.986      ;
; -0.194 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Clk_50       ; Pix_clk     ; 0.500        ; 0.325      ; 0.986      ;
; -0.194 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Clk_50       ; Pix_clk     ; 0.500        ; 0.325      ; 0.986      ;
; -0.194 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Clk_50       ; Pix_clk     ; 0.500        ; 0.325      ; 0.986      ;
; -0.194 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Clk_50       ; Pix_clk     ; 0.500        ; 0.325      ; 0.986      ;
; -0.194 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Clk_50       ; Pix_clk     ; 0.500        ; 0.325      ; 0.986      ;
; -0.194 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Clk_50       ; Pix_clk     ; 0.500        ; 0.325      ; 0.986      ;
; -0.194 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[10] ; Clk_50       ; Pix_clk     ; 0.500        ; 0.325      ; 0.986      ;
; -0.068 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Clk_50       ; Pix_clk     ; 0.500        ; 0.327      ; 0.862      ;
+--------+------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'                                                                                                                                                                                                                          ;
+--------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                                            ; Launch Clock                                                 ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; -0.101 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.001     ; 1.087      ;
; -0.101 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.001     ; 1.087      ;
; -0.101 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; -0.001     ; 1.087      ;
; -0.061 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.001      ; 1.049      ;
; -0.061 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.001      ; 1.049      ;
; -0.061 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.001      ; 1.049      ;
; 0.025  ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.002      ; 0.964      ;
; 0.025  ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.002      ; 0.964      ;
; 0.025  ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.002      ; 0.964      ;
; 0.025  ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.002      ; 0.964      ;
; 0.025  ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.002      ; 0.964      ;
; 0.025  ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.002      ; 0.964      ;
; 0.025  ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.002      ; 0.964      ;
; 0.025  ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.002      ; 0.964      ;
; 0.025  ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.002      ; 0.964      ;
; 0.025  ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.002      ; 0.964      ;
; 0.058  ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.003      ; 0.932      ;
; 0.058  ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 1.000        ; 0.003      ; 0.932      ;
+--------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'Clk_50'                                                                                                             ;
+--------+------------------------------------------+---------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+---------------------------+--------------+-------------+--------------+------------+------------+
; -0.019 ; CIC_SRAM_controller:inst|state.escritura ; sram:inst3|SRAM_DQ[3]~en  ; Clk_50       ; Clk_50      ; 1.000        ; -0.047     ; 0.959      ;
; -0.007 ; CIC_SRAM_controller:inst|state.escritura ; sram:inst3|SRAM_DQ[2]~en  ; Clk_50       ; Clk_50      ; 1.000        ; -0.027     ; 0.967      ;
; -0.007 ; CIC_SRAM_controller:inst|state.escritura ; sram:inst3|SRAM_DQ[5]~en  ; Clk_50       ; Clk_50      ; 1.000        ; -0.027     ; 0.967      ;
; -0.007 ; CIC_SRAM_controller:inst|state.escritura ; sram:inst3|SRAM_DQ[7]~en  ; Clk_50       ; Clk_50      ; 1.000        ; -0.027     ; 0.967      ;
; -0.007 ; CIC_SRAM_controller:inst|state.escritura ; sram:inst3|SRAM_DQ[8]~en  ; Clk_50       ; Clk_50      ; 1.000        ; -0.027     ; 0.967      ;
; -0.007 ; CIC_SRAM_controller:inst|state.escritura ; sram:inst3|SRAM_DQ[9]~en  ; Clk_50       ; Clk_50      ; 1.000        ; -0.027     ; 0.967      ;
; -0.007 ; CIC_SRAM_controller:inst|state.escritura ; sram:inst3|SRAM_DQ[10]~en ; Clk_50       ; Clk_50      ; 1.000        ; -0.027     ; 0.967      ;
; -0.007 ; CIC_SRAM_controller:inst|state.escritura ; sram:inst3|SRAM_DQ[11]~en ; Clk_50       ; Clk_50      ; 1.000        ; -0.027     ; 0.967      ;
; -0.007 ; CIC_SRAM_controller:inst|state.escritura ; sram:inst3|SRAM_DQ[12]~en ; Clk_50       ; Clk_50      ; 1.000        ; -0.027     ; 0.967      ;
; -0.007 ; CIC_SRAM_controller:inst|state.escritura ; sram:inst3|SRAM_DQ[14]~en ; Clk_50       ; Clk_50      ; 1.000        ; -0.027     ; 0.967      ;
; -0.007 ; CIC_SRAM_controller:inst|state.escritura ; sram:inst3|SRAM_DQ[15]~en ; Clk_50       ; Clk_50      ; 1.000        ; -0.027     ; 0.967      ;
; 0.052  ; CIC_SRAM_controller:inst|state.escritura ; sram:inst3|SRAM_DQ[4]~en  ; Clk_50       ; Clk_50      ; 1.000        ; -0.043     ; 0.892      ;
; 0.052  ; CIC_SRAM_controller:inst|state.escritura ; sram:inst3|SRAM_DQ[6]~en  ; Clk_50       ; Clk_50      ; 1.000        ; -0.043     ; 0.892      ;
; 0.052  ; CIC_SRAM_controller:inst|state.escritura ; sram:inst3|SRAM_LB_N      ; Clk_50       ; Clk_50      ; 1.000        ; -0.043     ; 0.892      ;
; 0.052  ; CIC_SRAM_controller:inst|state.escritura ; sram:inst3|SRAM_UB_N      ; Clk_50       ; Clk_50      ; 1.000        ; -0.043     ; 0.892      ;
; 0.069  ; CIC_SRAM_controller:inst|state.escritura ; sram:inst3|SRAM_DQ[0]~en  ; Clk_50       ; Clk_50      ; 1.000        ; 0.158      ; 1.076      ;
; 0.069  ; CIC_SRAM_controller:inst|state.escritura ; sram:inst3|SRAM_DQ[1]~en  ; Clk_50       ; Clk_50      ; 1.000        ; 0.158      ; 1.076      ;
; 0.069  ; CIC_SRAM_controller:inst|state.escritura ; sram:inst3|SRAM_DQ[13]~en ; Clk_50       ; Clk_50      ; 1.000        ; 0.158      ; 1.076      ;
+--------+------------------------------------------+---------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'Programador_controlador_block:inst5|controlador:inst|clk_int'                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                               ; Launch Clock                                                   ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 0.048 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.144     ; 0.795      ;
; 0.106 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.146     ; 0.735      ;
; 0.106 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.146     ; 0.735      ;
; 0.106 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.146     ; 0.735      ;
; 0.106 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.start     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.146     ; 0.735      ;
; 0.106 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.146     ; 0.735      ;
; 0.106 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.stop_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.146     ; 0.735      ;
; 0.106 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_fin   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.146     ; 0.735      ;
; 0.106 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_3     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.146     ; 0.735      ;
; 0.106 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_2     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.146     ; 0.735      ;
; 0.106 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_1     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.146     ; 0.735      ;
; 0.106 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.146     ; 0.735      ;
; 0.106 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_write_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.146     ; 0.735      ;
; 0.106 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_write_1 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.146     ; 0.735      ;
; 0.106 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.error     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 1.000        ; -0.146     ; 0.735      ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'Programador_controlador_block:inst5|controlador:inst|clk_int'                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                               ; Launch Clock                                                   ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 0.526 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.stop_1    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.003     ; 0.627      ;
; 0.526 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.idle_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.003     ; 0.627      ;
; 0.526 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.idle      ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.003     ; 0.627      ;
; 0.526 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.start     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.003     ; 0.627      ;
; 0.526 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_trans   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.003     ; 0.627      ;
; 0.526 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.stop_2    ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.003     ; 0.627      ;
; 0.526 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_fin   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.003     ; 0.627      ;
; 0.526 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_3     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.003     ; 0.627      ;
; 0.526 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_2     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.003     ; 0.627      ;
; 0.526 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.ack_1     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.003     ; 0.627      ;
; 0.526 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_write_3 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.003     ; 0.627      ;
; 0.526 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_write_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.003     ; 0.627      ;
; 0.526 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.b_write_1 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.003     ; 0.627      ;
; 0.526 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.error     ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.003     ; 0.627      ;
; 0.585 ; Programador_controlador_block:inst5|controlador:inst|state.idle ; Programador_controlador_block:inst5|programador:inst1|state.start_2   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; 0.000        ; -0.001     ; 0.688      ;
+-------+-----------------------------------------------------------------+-----------------------------------------------------------------------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'Programador_controlador_block:inst5|controlador:inst|clk_int_2'                                                                                                                                                                                                                          ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                            ; Launch Clock                                                 ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; 0.588 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.done    ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.146      ; 0.838      ;
; 0.588 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.idle    ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.146      ; 0.838      ;
; 0.607 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.145      ; 0.856      ;
; 0.607 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.145      ; 0.856      ;
; 0.607 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.145      ; 0.856      ;
; 0.607 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.145      ; 0.856      ;
; 0.607 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.145      ; 0.856      ;
; 0.607 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.145      ; 0.856      ;
; 0.607 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.145      ; 0.856      ;
; 0.607 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_81   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.145      ; 0.856      ;
; 0.607 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_02   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.145      ; 0.856      ;
; 0.607 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dw_00_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.145      ; 0.856      ;
; 0.690 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_00   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.144      ; 0.938      ;
; 0.690 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_07   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.144      ; 0.938      ;
; 0.690 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_1E   ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.144      ; 0.938      ;
; 0.717 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.stop_2  ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.142      ; 0.963      ;
; 0.717 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.dp_BA_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.142      ; 0.963      ;
; 0.717 ; Programador_controlador_block:inst5|programador:inst1|state.error ; Programador_controlador_block:inst5|controlador:inst|state.stop_1  ; Programador_controlador_block:inst5|controlador:inst|clk_int ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 0.000        ; 0.142      ; 0.963      ;
+-------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'Clk_50'                                                                                                             ;
+-------+------------------------------------------+---------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+---------------------------+--------------+-------------+--------------+------------+------------+
; 0.618 ; CIC_SRAM_controller:inst|state.escritura ; sram:inst3|SRAM_DQ[0]~en  ; Clk_50       ; Clk_50      ; 0.000        ; 0.248      ; 0.950      ;
; 0.618 ; CIC_SRAM_controller:inst|state.escritura ; sram:inst3|SRAM_DQ[1]~en  ; Clk_50       ; Clk_50      ; 0.000        ; 0.248      ; 0.950      ;
; 0.618 ; CIC_SRAM_controller:inst|state.escritura ; sram:inst3|SRAM_DQ[13]~en ; Clk_50       ; Clk_50      ; 0.000        ; 0.248      ; 0.950      ;
; 0.680 ; CIC_SRAM_controller:inst|state.escritura ; sram:inst3|SRAM_DQ[4]~en  ; Clk_50       ; Clk_50      ; 0.000        ; 0.039      ; 0.803      ;
; 0.680 ; CIC_SRAM_controller:inst|state.escritura ; sram:inst3|SRAM_DQ[6]~en  ; Clk_50       ; Clk_50      ; 0.000        ; 0.039      ; 0.803      ;
; 0.680 ; CIC_SRAM_controller:inst|state.escritura ; sram:inst3|SRAM_LB_N      ; Clk_50       ; Clk_50      ; 0.000        ; 0.039      ; 0.803      ;
; 0.680 ; CIC_SRAM_controller:inst|state.escritura ; sram:inst3|SRAM_UB_N      ; Clk_50       ; Clk_50      ; 0.000        ; 0.039      ; 0.803      ;
; 0.713 ; CIC_SRAM_controller:inst|state.escritura ; sram:inst3|SRAM_DQ[2]~en  ; Clk_50       ; Clk_50      ; 0.000        ; 0.055      ; 0.852      ;
; 0.713 ; CIC_SRAM_controller:inst|state.escritura ; sram:inst3|SRAM_DQ[5]~en  ; Clk_50       ; Clk_50      ; 0.000        ; 0.055      ; 0.852      ;
; 0.713 ; CIC_SRAM_controller:inst|state.escritura ; sram:inst3|SRAM_DQ[7]~en  ; Clk_50       ; Clk_50      ; 0.000        ; 0.055      ; 0.852      ;
; 0.713 ; CIC_SRAM_controller:inst|state.escritura ; sram:inst3|SRAM_DQ[8]~en  ; Clk_50       ; Clk_50      ; 0.000        ; 0.055      ; 0.852      ;
; 0.713 ; CIC_SRAM_controller:inst|state.escritura ; sram:inst3|SRAM_DQ[9]~en  ; Clk_50       ; Clk_50      ; 0.000        ; 0.055      ; 0.852      ;
; 0.713 ; CIC_SRAM_controller:inst|state.escritura ; sram:inst3|SRAM_DQ[10]~en ; Clk_50       ; Clk_50      ; 0.000        ; 0.055      ; 0.852      ;
; 0.713 ; CIC_SRAM_controller:inst|state.escritura ; sram:inst3|SRAM_DQ[11]~en ; Clk_50       ; Clk_50      ; 0.000        ; 0.055      ; 0.852      ;
; 0.713 ; CIC_SRAM_controller:inst|state.escritura ; sram:inst3|SRAM_DQ[12]~en ; Clk_50       ; Clk_50      ; 0.000        ; 0.055      ; 0.852      ;
; 0.713 ; CIC_SRAM_controller:inst|state.escritura ; sram:inst3|SRAM_DQ[14]~en ; Clk_50       ; Clk_50      ; 0.000        ; 0.055      ; 0.852      ;
; 0.713 ; CIC_SRAM_controller:inst|state.escritura ; sram:inst3|SRAM_DQ[15]~en ; Clk_50       ; Clk_50      ; 0.000        ; 0.055      ; 0.852      ;
; 0.730 ; CIC_SRAM_controller:inst|state.escritura ; sram:inst3|SRAM_DQ[3]~en  ; Clk_50       ; Clk_50      ; 0.000        ; 0.034      ; 0.848      ;
+-------+------------------------------------------+---------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'Pix_clk'                                                                                                                                         ;
+-------+------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.703 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[0]  ; Clk_50       ; Pix_clk     ; -0.500       ; 0.450      ; 0.777      ;
; 0.800 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[1]  ; Clk_50       ; Pix_clk     ; -0.500       ; 0.448      ; 0.872      ;
; 0.800 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[2]  ; Clk_50       ; Pix_clk     ; -0.500       ; 0.448      ; 0.872      ;
; 0.800 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[3]  ; Clk_50       ; Pix_clk     ; -0.500       ; 0.448      ; 0.872      ;
; 0.800 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[4]  ; Clk_50       ; Pix_clk     ; -0.500       ; 0.448      ; 0.872      ;
; 0.800 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[5]  ; Clk_50       ; Pix_clk     ; -0.500       ; 0.448      ; 0.872      ;
; 0.800 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[6]  ; Clk_50       ; Pix_clk     ; -0.500       ; 0.448      ; 0.872      ;
; 0.800 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[7]  ; Clk_50       ; Pix_clk     ; -0.500       ; 0.448      ; 0.872      ;
; 0.800 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[8]  ; Clk_50       ; Pix_clk     ; -0.500       ; 0.448      ; 0.872      ;
; 0.800 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[9]  ; Clk_50       ; Pix_clk     ; -0.500       ; 0.448      ; 0.872      ;
; 0.800 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[10] ; Clk_50       ; Pix_clk     ; -0.500       ; 0.448      ; 0.872      ;
; 0.919 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[13] ; Clk_50       ; Pix_clk     ; -0.500       ; 0.450      ; 0.993      ;
; 0.919 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[11] ; Clk_50       ; Pix_clk     ; -0.500       ; 0.450      ; 0.993      ;
; 0.919 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[12] ; Clk_50       ; Pix_clk     ; -0.500       ; 0.450      ; 0.993      ;
; 0.919 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[15] ; Clk_50       ; Pix_clk     ; -0.500       ; 0.450      ; 0.993      ;
; 0.919 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[14] ; Clk_50       ; Pix_clk     ; -0.500       ; 0.450      ; 0.993      ;
; 0.919 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[17] ; Clk_50       ; Pix_clk     ; -0.500       ; 0.450      ; 0.993      ;
; 0.919 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[16] ; Clk_50       ; Pix_clk     ; -0.500       ; 0.450      ; 0.993      ;
; 0.919 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[18] ; Clk_50       ; Pix_clk     ; -0.500       ; 0.450      ; 0.993      ;
; 0.919 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[19] ; Clk_50       ; Pix_clk     ; -0.500       ; 0.450      ; 0.993      ;
; 0.919 ; CIC_SRAM_controller:inst|state.trigger_interno ; Capture_Input_Controller:inst4|pix_count_int[20] ; Clk_50       ; Pix_clk     ; -0.500       ; 0.450      ; 0.993      ;
+-------+------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'Sram_CIC_2:inst1|clk_int'                                                                                                                   ;
+-------+------------------------------------------------+--------------------------------+--------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                        ; Launch Clock ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+--------------------------------+--------------+--------------------------+--------------+------------+------------+
; 0.725 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_2:inst1|state.final   ; Clk_50       ; Sram_CIC_2:inst1|clk_int ; 0.000        ; 0.140      ; 0.979      ;
; 0.914 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_2:inst1|add_count[1]  ; Clk_50       ; Sram_CIC_2:inst1|clk_int ; 0.000        ; -0.049     ; 0.979      ;
; 0.914 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_2:inst1|add_count[2]  ; Clk_50       ; Sram_CIC_2:inst1|clk_int ; 0.000        ; -0.049     ; 0.979      ;
; 0.914 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_2:inst1|add_count[3]  ; Clk_50       ; Sram_CIC_2:inst1|clk_int ; 0.000        ; -0.049     ; 0.979      ;
; 0.914 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_2:inst1|add_count[4]  ; Clk_50       ; Sram_CIC_2:inst1|clk_int ; 0.000        ; -0.049     ; 0.979      ;
; 0.914 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_2:inst1|add_count[5]  ; Clk_50       ; Sram_CIC_2:inst1|clk_int ; 0.000        ; -0.049     ; 0.979      ;
; 0.914 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_2:inst1|add_count[6]  ; Clk_50       ; Sram_CIC_2:inst1|clk_int ; 0.000        ; -0.049     ; 0.979      ;
; 0.914 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_2:inst1|add_count[7]  ; Clk_50       ; Sram_CIC_2:inst1|clk_int ; 0.000        ; -0.049     ; 0.979      ;
; 0.914 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_2:inst1|add_count[8]  ; Clk_50       ; Sram_CIC_2:inst1|clk_int ; 0.000        ; -0.049     ; 0.979      ;
; 0.914 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_2:inst1|add_count[9]  ; Clk_50       ; Sram_CIC_2:inst1|clk_int ; 0.000        ; -0.049     ; 0.979      ;
; 0.924 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_2:inst1|add_count[0]  ; Clk_50       ; Sram_CIC_2:inst1|clk_int ; 0.000        ; -0.045     ; 0.993      ;
; 0.924 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_2:inst1|state.idle    ; Clk_50       ; Sram_CIC_2:inst1|clk_int ; 0.000        ; -0.045     ; 0.993      ;
; 1.033 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_2:inst1|add_count[19] ; Clk_50       ; Sram_CIC_2:inst1|clk_int ; 0.000        ; -0.047     ; 1.100      ;
; 1.033 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_2:inst1|add_count[10] ; Clk_50       ; Sram_CIC_2:inst1|clk_int ; 0.000        ; -0.047     ; 1.100      ;
; 1.033 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_2:inst1|add_count[11] ; Clk_50       ; Sram_CIC_2:inst1|clk_int ; 0.000        ; -0.047     ; 1.100      ;
; 1.033 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_2:inst1|add_count[12] ; Clk_50       ; Sram_CIC_2:inst1|clk_int ; 0.000        ; -0.047     ; 1.100      ;
; 1.033 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_2:inst1|add_count[13] ; Clk_50       ; Sram_CIC_2:inst1|clk_int ; 0.000        ; -0.047     ; 1.100      ;
; 1.033 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_2:inst1|add_count[14] ; Clk_50       ; Sram_CIC_2:inst1|clk_int ; 0.000        ; -0.047     ; 1.100      ;
; 1.033 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_2:inst1|add_count[15] ; Clk_50       ; Sram_CIC_2:inst1|clk_int ; 0.000        ; -0.047     ; 1.100      ;
; 1.033 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_2:inst1|add_count[16] ; Clk_50       ; Sram_CIC_2:inst1|clk_int ; 0.000        ; -0.047     ; 1.100      ;
; 1.033 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_2:inst1|add_count[17] ; Clk_50       ; Sram_CIC_2:inst1|clk_int ; 0.000        ; -0.047     ; 1.100      ;
; 1.033 ; CIC_SRAM_controller:inst|state.trigger_interno ; Sram_CIC_2:inst1|add_count[18] ; Clk_50       ; Sram_CIC_2:inst1|clk_int ; 0.000        ; -0.047     ; 1.100      ;
+-------+------------------------------------------------+--------------------------------+--------------+--------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 0.636 ns




+-------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                           ;
+-----------------------------------------------------------------+----------+-------+----------+---------+---------------------+
; Clock                                                           ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack                                                ; -4.251   ; 0.175 ; -1.802   ; 0.526   ; -3.000              ;
;  Clk_50                                                         ; -2.725   ; 0.178 ; -0.993   ; 0.618   ; -3.000              ;
;  Pix_clk                                                        ; -2.130   ; 0.180 ; -1.802   ; 0.703   ; -3.000              ;
;  Programador_controlador_block:inst5|controlador:inst|clk_int   ; -2.538   ; 0.182 ; -0.909   ; 0.526   ; -1.285              ;
;  Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; -2.152   ; 0.182 ; -1.154   ; 0.588   ; -1.285              ;
;  Sram_CIC_2:inst1|clk_int                                       ; -4.251   ; 0.175 ; -1.749   ; 0.725   ; -1.285              ;
;  divisor:inst2|clk_int                                          ; -3.388   ; 0.181 ; N/A      ; N/A     ; -1.285              ;
; Design-wide TNS                                                 ; -322.681 ; 0.0   ; -116.568 ; 0.0     ; -248.865            ;
;  Clk_50                                                         ; -126.844 ; 0.000 ; -16.633  ; 0.000   ; -119.935            ;
;  Pix_clk                                                        ; -41.028  ; 0.000 ; -34.989  ; 0.000   ; -29.985             ;
;  Programador_controlador_block:inst5|controlador:inst|clk_int   ; -28.139  ; 0.000 ; -12.053  ; 0.000   ; -30.840             ;
;  Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; -25.086  ; 0.000 ; -17.693  ; 0.000   ; -25.700             ;
;  Sram_CIC_2:inst1|clk_int                                       ; -85.803  ; 0.000 ; -35.200  ; 0.000   ; -28.270             ;
;  divisor:inst2|clk_int                                          ; -15.781  ; 0.000 ; N/A      ; N/A     ; -14.135             ;
+-----------------------------------------------------------------+----------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin            ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Clk_camara     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Sca            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Reset_camara   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_CE        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_OE        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_WE        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_UB        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_LB        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_errase     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_lectura    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; trigger_camara ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_sram[15]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_sram[14]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_sram[13]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_sram[12]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_sram[11]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_sram[10]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_sram[9]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_sram[8]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_sram[7]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_sram[6]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_sram[5]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_sram[4]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_sram[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_sram[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_sram[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Data_sram[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_add[19]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_add[18]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_add[17]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_add[16]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_add[15]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_add[14]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_add[13]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_add[12]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_add[11]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_add[10]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_add[9]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_add[8]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_add[7]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_add[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_add[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_add[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_add[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_add[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_add[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_add[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Sda            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[15]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[14]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[13]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[12]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[11]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[10]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[9]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[8]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[7]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[6]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[5]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[4]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; Pix_data[7]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Pix_data[6]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Pix_data[5]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Pix_data[4]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Pix_data[3]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Pix_data[2]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Pix_data[1]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Pix_data[0]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Sda                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[15]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[14]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[13]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[12]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[11]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[10]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[9]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[8]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[7]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[6]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[5]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[4]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[3]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Clk_50                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Trigger                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Reset                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Sw[17]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Sw[16]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Sw[15]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Sw[14]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Sw[13]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Sw[12]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Sw[11]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Sw[10]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Sw[9]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Sw[8]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Sw[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Sw[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Sw[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Sw[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Sw[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Sw[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Sw[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Sw[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Line_valid              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Frame_valid             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Start                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Pix_clk                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Clk_camara     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Sca            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Reset_camara   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_CE        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_OE        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_WE        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_UB        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_LB        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; led_errase     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; led_lectura    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; trigger_camara ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_sram[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_sram[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_sram[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_sram[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; Data_sram[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_sram[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_sram[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_sram[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_sram[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_sram[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_sram[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_sram[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_sram[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Data_sram[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_add[19]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_add[18]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_add[17]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_add[16]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_add[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_add[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_add[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_add[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_add[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_add[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_add[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_add[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_add[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_add[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_add[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_add[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_add[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_add[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Sda            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[15]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[14]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[13]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[12]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Clk_camara     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Sca            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Reset_camara   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_CE        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_OE        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_WE        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_UB        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_LB        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; led_errase     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; led_lectura    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; trigger_camara ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; Data_sram[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[19]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[18]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[17]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[16]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_add[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Sda            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[15]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[14]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[13]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[12]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Clk_camara     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Sca            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Reset_camara   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_CE        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_OE        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_WE        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_UB        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_LB        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led_errase     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led_lectura    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; trigger_camara ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; Data_sram[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; Data_sram[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; Data_sram[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Data_sram[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[19]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[18]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[17]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[16]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; SRAM_add[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_add[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_add[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_add[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Sda            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[15]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[14]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[13]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[12]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                             ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                     ; To Clock                                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
; Clk_50                                                         ; Clk_50                                                         ; 860      ; 0        ; 0        ; 0        ;
; divisor:inst2|clk_int                                          ; Clk_50                                                         ; 1        ; 1        ; 0        ; 0        ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Clk_50                                                         ; 2        ; 0        ; 0        ; 0        ;
; Sram_CIC_2:inst1|clk_int                                       ; Clk_50                                                         ; 23       ; 1        ; 0        ; 0        ;
; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int                                          ; 105      ; 0        ; 0        ; 0        ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; divisor:inst2|clk_int                                          ; 1        ; 1        ; 0        ; 0        ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; divisor:inst2|clk_int                                          ; 1        ; 1        ; 0        ; 0        ;
; Clk_50                                                         ; Pix_clk                                                        ; 0        ; 0        ; 63       ; 0        ;
; Pix_clk                                                        ; Pix_clk                                                        ; 0        ; 0        ; 0        ; 231      ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; 60       ; 0        ; 0        ; 0        ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; 109      ; 0        ; 0        ; 0        ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 40       ; 0        ; 0        ; 0        ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 91       ; 0        ; 0        ; 0        ;
; Clk_50                                                         ; Sram_CIC_2:inst1|clk_int                                       ; 63       ; 0        ; 0        ; 0        ;
; Pix_clk                                                        ; Sram_CIC_2:inst1|clk_int                                       ; 0        ; 462      ; 0        ; 0        ;
; Sram_CIC_2:inst1|clk_int                                       ; Sram_CIC_2:inst1|clk_int                                       ; 232      ; 0        ; 0        ; 0        ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                              ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                     ; To Clock                                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
; Clk_50                                                         ; Clk_50                                                         ; 860      ; 0        ; 0        ; 0        ;
; divisor:inst2|clk_int                                          ; Clk_50                                                         ; 1        ; 1        ; 0        ; 0        ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Clk_50                                                         ; 2        ; 0        ; 0        ; 0        ;
; Sram_CIC_2:inst1|clk_int                                       ; Clk_50                                                         ; 23       ; 1        ; 0        ; 0        ;
; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int                                          ; 105      ; 0        ; 0        ; 0        ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; divisor:inst2|clk_int                                          ; 1        ; 1        ; 0        ; 0        ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; divisor:inst2|clk_int                                          ; 1        ; 1        ; 0        ; 0        ;
; Clk_50                                                         ; Pix_clk                                                        ; 0        ; 0        ; 63       ; 0        ;
; Pix_clk                                                        ; Pix_clk                                                        ; 0        ; 0        ; 0        ; 231      ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; 60       ; 0        ; 0        ; 0        ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; 109      ; 0        ; 0        ; 0        ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 40       ; 0        ; 0        ; 0        ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 91       ; 0        ; 0        ; 0        ;
; Clk_50                                                         ; Sram_CIC_2:inst1|clk_int                                       ; 63       ; 0        ; 0        ; 0        ;
; Pix_clk                                                        ; Sram_CIC_2:inst1|clk_int                                       ; 0        ; 462      ; 0        ; 0        ;
; Sram_CIC_2:inst1|clk_int                                       ; Sram_CIC_2:inst1|clk_int                                       ; 232      ; 0        ; 0        ; 0        ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                          ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                     ; To Clock                                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
; Clk_50                                                         ; Clk_50                                                         ; 18       ; 0        ; 0        ; 0        ;
; Clk_50                                                         ; Pix_clk                                                        ; 0        ; 0        ; 21       ; 0        ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; 15       ; 0        ; 0        ; 0        ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 18       ; 0        ; 0        ; 0        ;
; Clk_50                                                         ; Sram_CIC_2:inst1|clk_int                                       ; 22       ; 0        ; 0        ; 0        ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                           ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                     ; To Clock                                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
; Clk_50                                                         ; Clk_50                                                         ; 18       ; 0        ; 0        ; 0        ;
; Clk_50                                                         ; Pix_clk                                                        ; 0        ; 0        ; 21       ; 0        ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; 15       ; 0        ; 0        ; 0        ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; 18       ; 0        ; 0        ; 0        ;
; Clk_50                                                         ; Sram_CIC_2:inst1|clk_int                                       ; 22       ; 0        ; 0        ; 0        ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 40    ; 40   ;
; Unconstrained Input Port Paths  ; 219   ; 219  ;
; Unconstrained Output Ports      ; 62    ; 62   ;
; Unconstrained Output Port Paths ; 85    ; 85   ;
+---------------------------------+-------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                 ;
+----------------------------------------------------------------+----------------------------------------------------------------+------+-------------+
; Target                                                         ; Clock                                                          ; Type ; Status      ;
+----------------------------------------------------------------+----------------------------------------------------------------+------+-------------+
; Clk_50                                                         ; Clk_50                                                         ; Base ; Constrained ;
; Pix_clk                                                        ; Pix_clk                                                        ; Base ; Constrained ;
; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Programador_controlador_block:inst5|controlador:inst|clk_int   ; Base ; Constrained ;
; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Programador_controlador_block:inst5|controlador:inst|clk_int_2 ; Base ; Constrained ;
; Sram_CIC_2:inst1|clk_int                                       ; Sram_CIC_2:inst1|clk_int                                       ; Base ; Constrained ;
; divisor:inst2|clk_int                                          ; divisor:inst2|clk_int                                          ; Base ; Constrained ;
+----------------------------------------------------------------+----------------------------------------------------------------+------+-------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; Frame_valid ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Line_valid  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Reset       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Sda         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Start       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Sw[0]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Sw[1]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Sw[2]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Sw[3]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Sw[4]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Sw[5]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Sw[6]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Sw[7]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Sw[8]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Sw[9]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Sw[10]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Sw[11]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Sw[12]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Sw[13]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Sw[14]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Sw[15]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Sw[16]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Sw[17]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Trigger     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; Clk_camara     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[8]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[9]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[10]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[11]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[12]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[13]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[14]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[15]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[8]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[9]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[10]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[11]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[12]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[13]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[14]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[15]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_LB        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_OE        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_UB        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_WE        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[12]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[13]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[14]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[15]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[16]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[17]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[18]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[19]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Sca            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Sda            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_errase     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_lectura    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; trigger_camara ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; Frame_valid ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Line_valid  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Reset       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Sda         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Start       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Sw[0]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Sw[1]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Sw[2]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Sw[3]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Sw[4]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Sw[5]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Sw[6]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Sw[7]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Sw[8]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Sw[9]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Sw[10]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Sw[11]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Sw[12]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Sw[13]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Sw[14]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Sw[15]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Sw[16]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Sw[17]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Trigger     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; Clk_camara     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[8]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[9]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[10]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[11]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[12]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[13]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[14]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Data_sram[15]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[8]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[9]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[10]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[11]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[12]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[13]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[14]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[15]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_LB        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_OE        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_UB        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_WE        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[12]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[13]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[14]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[15]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[16]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[17]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[18]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_add[19]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Sca            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Sda            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_errase     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_lectura    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; trigger_camara ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition
    Info: Processing started: Thu Aug  8 17:11:46 2024
Info: Command: quartus_sta Sram_CIC -c Sram_CIC
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Sram_CIC.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name Clk_50 Clk_50
    Info (332105): create_clock -period 1.000 -name Programador_controlador_block:inst5|controlador:inst|clk_int_2 Programador_controlador_block:inst5|controlador:inst|clk_int_2
    Info (332105): create_clock -period 1.000 -name Programador_controlador_block:inst5|controlador:inst|clk_int Programador_controlador_block:inst5|controlador:inst|clk_int
    Info (332105): create_clock -period 1.000 -name divisor:inst2|clk_int divisor:inst2|clk_int
    Info (332105): create_clock -period 1.000 -name Sram_CIC_2:inst1|clk_int Sram_CIC_2:inst1|clk_int
    Info (332105): create_clock -period 1.000 -name Pix_clk Pix_clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -4.251
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.251             -85.803 Sram_CIC_2:inst1|clk_int 
    Info (332119):    -3.388             -15.781 divisor:inst2|clk_int 
    Info (332119):    -2.725            -126.844 Clk_50 
    Info (332119):    -2.538             -28.139 Programador_controlador_block:inst5|controlador:inst|clk_int 
    Info (332119):    -2.152             -25.086 Programador_controlador_block:inst5|controlador:inst|clk_int_2 
    Info (332119):    -2.130             -41.028 Pix_clk 
Info (332146): Worst-case hold slack is 0.388
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.388               0.000 Sram_CIC_2:inst1|clk_int 
    Info (332119):     0.390               0.000 Clk_50 
    Info (332119):     0.402               0.000 divisor:inst2|clk_int 
    Info (332119):     0.403               0.000 Programador_controlador_block:inst5|controlador:inst|clk_int 
    Info (332119):     0.403               0.000 Programador_controlador_block:inst5|controlador:inst|clk_int_2 
    Info (332119):     0.404               0.000 Pix_clk 
Info (332146): Worst-case recovery slack is -1.802
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.802             -34.989 Pix_clk 
    Info (332119):    -1.749             -35.200 Sram_CIC_2:inst1|clk_int 
    Info (332119):    -1.154             -17.693 Programador_controlador_block:inst5|controlador:inst|clk_int_2 
    Info (332119):    -0.993             -16.633 Clk_50 
    Info (332119):    -0.909             -12.053 Programador_controlador_block:inst5|controlador:inst|clk_int 
Info (332146): Worst-case removal slack is 1.151
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.151               0.000 Programador_controlador_block:inst5|controlador:inst|clk_int 
    Info (332119):     1.259               0.000 Programador_controlador_block:inst5|controlador:inst|clk_int_2 
    Info (332119):     1.307               0.000 Clk_50 
    Info (332119):     1.505               0.000 Sram_CIC_2:inst1|clk_int 
    Info (332119):     1.715               0.000 Pix_clk 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -119.935 Clk_50 
    Info (332119):    -3.000             -29.985 Pix_clk 
    Info (332119):    -1.285             -30.840 Programador_controlador_block:inst5|controlador:inst|clk_int 
    Info (332119):    -1.285             -28.270 Sram_CIC_2:inst1|clk_int 
    Info (332119):    -1.285             -25.700 Programador_controlador_block:inst5|controlador:inst|clk_int_2 
    Info (332119):    -1.285             -14.135 divisor:inst2|clk_int 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.870
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.870             -77.875 Sram_CIC_2:inst1|clk_int 
    Info (332119):    -3.050             -13.339 divisor:inst2|clk_int 
    Info (332119):    -2.388            -107.320 Clk_50 
    Info (332119):    -2.230             -23.911 Programador_controlador_block:inst5|controlador:inst|clk_int 
    Info (332119):    -1.940             -37.020 Pix_clk 
    Info (332119):    -1.883             -20.572 Programador_controlador_block:inst5|controlador:inst|clk_int_2 
Info (332146): Worst-case hold slack is 0.341
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.341               0.000 Sram_CIC_2:inst1|clk_int 
    Info (332119):     0.349               0.000 Clk_50 
    Info (332119):     0.354               0.000 Programador_controlador_block:inst5|controlador:inst|clk_int_2 
    Info (332119):     0.354               0.000 divisor:inst2|clk_int 
    Info (332119):     0.355               0.000 Programador_controlador_block:inst5|controlador:inst|clk_int 
    Info (332119):     0.356               0.000 Pix_clk 
Info (332146): Worst-case recovery slack is -1.587
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.587             -30.758 Pix_clk 
    Info (332119):    -1.515             -30.252 Sram_CIC_2:inst1|clk_int 
    Info (332119):    -0.933             -13.960 Programador_controlador_block:inst5|controlador:inst|clk_int_2 
    Info (332119):    -0.791             -13.126 Clk_50 
    Info (332119):    -0.733              -9.427 Programador_controlador_block:inst5|controlador:inst|clk_int 
Info (332146): Worst-case removal slack is 1.059
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.059               0.000 Programador_controlador_block:inst5|controlador:inst|clk_int 
    Info (332119):     1.141               0.000 Programador_controlador_block:inst5|controlador:inst|clk_int_2 
    Info (332119):     1.188               0.000 Clk_50 
    Info (332119):     1.394               0.000 Sram_CIC_2:inst1|clk_int 
    Info (332119):     1.615               0.000 Pix_clk 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -119.935 Clk_50 
    Info (332119):    -3.000             -29.985 Pix_clk 
    Info (332119):    -1.285             -30.840 Programador_controlador_block:inst5|controlador:inst|clk_int 
    Info (332119):    -1.285             -28.270 Sram_CIC_2:inst1|clk_int 
    Info (332119):    -1.285             -25.700 Programador_controlador_block:inst5|controlador:inst|clk_int_2 
    Info (332119):    -1.285             -14.135 divisor:inst2|clk_int 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.154
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.154             -43.577 Sram_CIC_2:inst1|clk_int 
    Info (332119):    -1.099              -2.984 divisor:inst2|clk_int 
    Info (332119):    -0.826             -25.009 Clk_50 
    Info (332119):    -0.684              -5.718 Programador_controlador_block:inst5|controlador:inst|clk_int 
    Info (332119):    -0.495              -7.803 Pix_clk 
    Info (332119):    -0.494              -2.771 Programador_controlador_block:inst5|controlador:inst|clk_int_2 
Info (332146): Worst-case hold slack is 0.175
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.175               0.000 Sram_CIC_2:inst1|clk_int 
    Info (332119):     0.178               0.000 Clk_50 
    Info (332119):     0.180               0.000 Pix_clk 
    Info (332119):     0.181               0.000 divisor:inst2|clk_int 
    Info (332119):     0.182               0.000 Programador_controlador_block:inst5|controlador:inst|clk_int 
    Info (332119):     0.182               0.000 Programador_controlador_block:inst5|controlador:inst|clk_int_2 
Info (332146): Worst-case recovery slack is -0.447
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.447              -7.997 Sram_CIC_2:inst1|clk_int 
    Info (332119):    -0.330              -5.308 Pix_clk 
    Info (332119):    -0.101              -0.486 Programador_controlador_block:inst5|controlador:inst|clk_int_2 
    Info (332119):    -0.019              -0.089 Clk_50 
    Info (332119):     0.048               0.000 Programador_controlador_block:inst5|controlador:inst|clk_int 
Info (332146): Worst-case removal slack is 0.526
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.526               0.000 Programador_controlador_block:inst5|controlador:inst|clk_int 
    Info (332119):     0.588               0.000 Programador_controlador_block:inst5|controlador:inst|clk_int_2 
    Info (332119):     0.618               0.000 Clk_50 
    Info (332119):     0.703               0.000 Pix_clk 
    Info (332119):     0.725               0.000 Sram_CIC_2:inst1|clk_int 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -99.808 Clk_50 
    Info (332119):    -3.000             -26.174 Pix_clk 
    Info (332119):    -1.000             -24.000 Programador_controlador_block:inst5|controlador:inst|clk_int 
    Info (332119):    -1.000             -22.000 Sram_CIC_2:inst1|clk_int 
    Info (332119):    -1.000             -20.000 Programador_controlador_block:inst5|controlador:inst|clk_int_2 
    Info (332119):    -1.000             -11.000 divisor:inst2|clk_int 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 0.636 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4954 megabytes
    Info: Processing ended: Thu Aug  8 17:11:48 2024
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


