INFO: [VRFC 10-2263] Analyzing Verilog file "C:/U of A/ECE 369/Competition/Competition/Competition.sim/sim_1/synth/func/xsim/TopLevel_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM_Register
INFO: [VRFC 10-311] analyzing module ID_EX_Register
INFO: [VRFC 10-311] analyzing module Lab4
INFO: [VRFC 10-311] analyzing module MEM_WB_Register
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module glbl
