#-----------------------------------------------------------
# Webtalk v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Jan  2 17:19:32 2019
# Process ID: 6264
# Current directory: /home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Interface_Synthesis/lab1/adders_prj/solution1/sim/verilog
# Command line: wbtcv -mode batch -source /home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Interface_Synthesis/lab1/adders_prj/solution1/sim/verilog/xsim.dir/adders/webtalk/xsim_webtalk.tcl -notrace
# Log file: /home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Interface_Synthesis/lab1/adders_prj/solution1/sim/verilog/webtalk.log
# Journal file: /home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Interface_Synthesis/lab1/adders_prj/solution1/sim/verilog/webtalk.jou
#-----------------------------------------------------------
source /home/puya/Projects/FPGA/Xilinx/HLS/Vivado_HLS_Tutorial/Interface_Synthesis/lab1/adders_prj/solution1/sim/verilog/xsim.dir/adders/webtalk/xsim_webtalk.tcl -notrace
