;
; Dataplane Automated Testing System
;
; Copyright (c) 2015-2017, Intel Corporation.
; All rights reserved.
;
; Redistribution and use in source and binary forms, with or without
; modification, are permitted provided that the following conditions
; are met:
;
;   * Redistributions of source code must retain the above copyright
;     notice, this list of conditions and the following disclaimer.
;   * Redistributions in binary form must reproduce the above copyright
;     notice, this list of conditions and the following disclaimer in
;     the documentation and/or other materials provided with the
;     distribution.
;   * Neither the name of Intel Corporation nor the names of its
;     contributors may be used to endorse or promote products derived
;     from this software without specific prior written permission.
;
; THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
; "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
; LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
; A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
; OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
; SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
; LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
; DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
; THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
; (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
; OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
;

[eal options]
-n=4 ; force number of memory channels
no-output=no ; disable DPDK debug output

[port 0]
name=p0
mac=hardware
[port 1]
name=p1
mac=hardware
[port 2]
name=p2
mac=hardware
[port 3]
name=p3
mac=hardware

[defaults]
mempool size=4K

[global]
start time=5
name=5-Tuple Gen

[core 0]
mode=master

[core 1]
name=p0
task=0
mode=gen
tx port=p0
bps=1250000000
; Ethernet + IP + pseudo-UDP
pkt inline=${sut_mac0} 70 00 00 00 00 01 08 00 45 00 00 1c 00 01 00 00 40 00 7a e2 00 00 00 00 00 00 00 00 00 00 00 00 00 08 ff ef
; proto: [0,32,64,96,128,160,192,224]
random=XXX00000
rand_offset=23
; src_ip: 
random=XXXX0000000000XX0000XXX0XXXXXXXX
rand_offset=26
; dst_ip: 
random=XXXX0000000000XX0000XXX0XXXXXXXX
rand_offset=30
; sport: [0..31]
; dport: [0..31]
random=00000000000XXXXX00000000000XXXXX
rand_offset=34

[core 2]
name=rec 0
task=0
mode=lat
rx port=p0

[core 3]
name=rec 1
task=0
mode=lat
rx port=p1

[core 4]
name=rec 2
task=0
mode=lat
rx port=p2

[core 5]
name=rec 3
task=0
mode=lat
rx port=p3
