// iCE65L04
chip CHIP0 {
	kind ice65l04;
	columns 26;
	rows 22;
	col_bio_split X23;
	cols_bram X6, X19;
	row_mid Y11;
	cfg_io SPI_SO = IOB_S23_0;
	cfg_io SPI_SI = IOB_S23_1;
	cfg_io SPI_SCK = IOB_S24_0;
	cfg_io SPI_CS_B = IOB_S24_1;
	cfg_io CBSEL0 = IOB_S22_0;
	cfg_io CBSEL1 = IOB_S22_1;
	iob IOB_W1_0 = IOB_W1_0;
	iob IOB_W1_1 = IOB_W1_1;
	iob IOB_W2_0 = IOB_W2_0;
	iob IOB_W2_1 = IOB_W2_1;
	iob IOB_W3_0 = IOB_W3_0;
	iob IOB_W3_1 = IOB_W3_1;
	iob IOB_W4_0 = IOB_W4_0;
	iob IOB_W4_1 = IOB_W4_1;
	iob IOB_W5_0 = IOB_W5_0;
	iob IOB_W5_1 = IOB_W5_1;
	iob IOB_W6_0 = IOB_W6_0;
	iob IOB_W6_1 = IOB_W6_1;
	iob IOB_W7_0 = IOB_W7_0;
	iob IOB_W7_1 = IOB_W7_1;
	iob IOB_W8_0 = IOB_W8_0;
	iob IOB_W8_1 = IOB_W8_1;
	iob IOB_W9_0 = IOB_W9_0;
	iob IOB_W9_1 = IOB_W9_1;
	iob IOB_W10_0 = IOB_W10_0;
	iob IOB_W10_1 = IOB_W10_1;
	iob IOB_W11_0 = IOB_W11_0;
	iob IOB_W11_1 = IOB_W11_1;
	iob IOB_W12_0 = IOB_W12_0;
	iob IOB_W12_1 = IOB_W12_1;
	iob IOB_W13_0 = IOB_W13_0;
	iob IOB_W13_1 = IOB_W13_1;
	iob IOB_W14_0 = IOB_W14_0;
	iob IOB_W14_1 = IOB_W14_1;
	iob IOB_W15_0 = IOB_W15_0;
	iob IOB_W15_1 = IOB_W15_1;
	iob IOB_W16_0 = IOB_W16_0;
	iob IOB_W16_1 = IOB_W16_1;
	iob IOB_W17_0 = IOB_W17_0;
	iob IOB_W17_1 = IOB_W17_1;
	iob IOB_W18_0 = IOB_W18_0;
	iob IOB_W18_1 = IOB_W18_1;
	iob IOB_W19_0 = IOB_W19_0;
	iob IOB_W19_1 = IOB_W19_1;
	iob IOB_W20_0 = IOB_W20_0;
	iob IOB_W20_1 = IOB_W20_1;
	iob IOB_E1_0 = IOB_E1_0;
	iob IOB_E1_1 = IOB_E1_1;
	iob IOB_E2_0 = IOB_E2_0;
	iob IOB_E2_1 = IOB_E2_1;
	iob IOB_E3_0 = IOB_E3_0;
	iob IOB_E3_1 = IOB_E3_1;
	iob IOB_E4_0 = IOB_E4_0;
	iob IOB_E4_1 = IOB_E4_1;
	iob IOB_E5_0 = IOB_E5_0;
	iob IOB_E5_1 = IOB_E5_1;
	iob IOB_E6_0 = IOB_E6_0;
	iob IOB_E6_1 = IOB_E6_1;
	iob IOB_E7_0 = IOB_E7_0;
	iob IOB_E7_1 = IOB_E7_1;
	iob IOB_E8_0 = IOB_E8_0;
	iob IOB_E8_1 = IOB_E8_1;
	iob IOB_E9_0 = IOB_E9_0;
	iob IOB_E9_1 = IOB_E9_1;
	iob IOB_E10_0 = IOB_E10_0;
	iob IOB_E10_1 = IOB_E10_1;
	iob IOB_E11_0 = IOB_E11_0;
	iob IOB_E11_1 = IOB_E11_1;
	iob IOB_E12_0 = IOB_E12_0;
	iob IOB_E12_1 = IOB_E12_1;
	iob IOB_E13_0 = IOB_E13_0;
	iob IOB_E13_1 = IOB_E13_1;
	iob IOB_E14_0 = IOB_E14_0;
	iob IOB_E14_1 = IOB_E14_1;
	iob IOB_E15_0 = IOB_E15_0;
	iob IOB_E15_1 = IOB_E15_1;
	iob IOB_E16_0 = IOB_E16_0;
	iob IOB_E16_1 = IOB_E16_1;
	iob IOB_E17_0 = IOB_E17_0;
	iob IOB_E17_1 = IOB_E17_1;
	iob IOB_E18_0 = IOB_E18_0;
	iob IOB_E18_1 = IOB_E18_1;
	iob IOB_E19_0 = IOB_E19_0;
	iob IOB_E19_1 = IOB_E19_1;
	iob IOB_E20_0 = IOB_E20_0;
	iob IOB_E20_1 = IOB_E20_1;
	iob IOB_S1_0 = IOB_S1_0;
	iob IOB_S1_1 = IOB_S1_1;
	iob IOB_S2_0 = IOB_S2_0;
	iob IOB_S2_1 = IOB_S2_1;
	iob IOB_S3_0 = IOB_S3_0;
	iob IOB_S3_1 = IOB_S3_1;
	iob IOB_S4_0 = IOB_S4_0;
	iob IOB_S4_1 = IOB_S4_1;
	iob IOB_S5_0 = IOB_S5_0;
	iob IOB_S5_1 = IOB_S5_1;
	iob IOB_S6_0 = IOB_S6_0;
	iob IOB_S6_1 = IOB_S6_1;
	iob IOB_S7_0 = IOB_S7_0;
	iob IOB_S7_1 = IOB_S7_1;
	iob IOB_S8_0 = IOB_S8_0;
	iob IOB_S8_1 = IOB_S8_1;
	iob IOB_S9_0 = IOB_S9_0;
	iob IOB_S9_1 = IOB_S9_1;
	iob IOB_S10_0 = IOB_S10_0;
	iob IOB_S10_1 = IOB_S10_1;
	iob IOB_S11_0 = IOB_S11_0;
	iob IOB_S11_1 = IOB_S11_1;
	iob IOB_S12_0 = IOB_S12_0;
	iob IOB_S12_1 = IOB_S12_1;
	iob IOB_S13_0 = IOB_S13_0;
	iob IOB_S13_1 = IOB_S13_1;
	iob IOB_S14_0 = IOB_S14_0;
	iob IOB_S14_1 = IOB_S14_1;
	iob IOB_S15_0 = IOB_S15_0;
	iob IOB_S15_1 = IOB_S15_1;
	iob IOB_S16_0 = IOB_S16_0;
	iob IOB_S16_1 = IOB_S16_1;
	iob IOB_S17_0 = IOB_S17_0;
	iob IOB_S17_1 = IOB_S17_1;
	iob IOB_S18_0 = IOB_S18_0;
	iob IOB_S18_1 = IOB_S18_1;
	iob IOB_S19_0 = IOB_S19_0;
	iob IOB_S19_1 = IOB_S19_1;
	iob IOB_S20_0 = IOB_S20_0;
	iob IOB_S20_1 = IOB_S20_1;
	iob IOB_S21_0 = IOB_S21_0;
	iob IOB_S21_1 = IOB_S21_1;
	iob IOB_S22_0 = IOB_S22_0;
	iob IOB_S22_1 = IOB_S22_1;
	iob IOB_S23_0 = IOB_S23_0;
	iob IOB_S23_1 = IOB_S23_1;
	iob IOB_S24_0 = IOB_S24_0;
	iob IOB_S24_1 = IOB_S24_1;
	iob IOB_N1_0 = IOB_N1_0;
	iob IOB_N1_1 = IOB_N1_1;
	iob IOB_N2_0 = IOB_N2_0;
	iob IOB_N2_1 = IOB_N2_1;
	iob IOB_N3_0 = IOB_N3_0;
	iob IOB_N3_1 = IOB_N3_1;
	iob IOB_N4_0 = IOB_N4_0;
	iob IOB_N4_1 = IOB_N4_1;
	iob IOB_N5_0 = IOB_N5_0;
	iob IOB_N5_1 = IOB_N5_1;
	iob IOB_N6_0 = IOB_N6_0;
	iob IOB_N6_1 = IOB_N6_1;
	iob IOB_N7_0 = IOB_N7_0;
	iob IOB_N7_1 = IOB_N7_1;
	iob IOB_N8_0 = IOB_N8_0;
	iob IOB_N8_1 = IOB_N8_1;
	iob IOB_N9_0 = IOB_N9_0;
	iob IOB_N9_1 = IOB_N9_1;
	iob IOB_N10_0 = IOB_N10_0;
	iob IOB_N10_1 = IOB_N10_1;
	iob IOB_N11_0 = IOB_N11_0;
	iob IOB_N11_1 = IOB_N11_1;
	iob IOB_N12_0 = IOB_N12_0;
	iob IOB_N12_1 = IOB_N12_1;
	iob IOB_N13_0 = IOB_N13_0;
	iob IOB_N13_1 = IOB_N13_1;
	iob IOB_N14_0 = IOB_N14_0;
	iob IOB_N14_1 = IOB_N14_1;
	iob IOB_N15_0 = IOB_N15_0;
	iob IOB_N15_1 = IOB_N15_1;
	iob IOB_N16_0 = IOB_N16_0;
	iob IOB_N16_1 = IOB_N16_1;
	iob IOB_N17_0 = IOB_N17_0;
	iob IOB_N17_1 = IOB_N17_1;
	iob IOB_N18_0 = IOB_N18_0;
	iob IOB_N18_1 = IOB_N18_1;
	iob IOB_N19_0 = IOB_N19_0;
	iob IOB_N19_1 = IOB_N19_1;
	iob IOB_N20_0 = IOB_N20_0;
	iob IOB_N20_1 = IOB_N20_1;
	iob IOB_N21_0 = IOB_N21_0;
	iob IOB_N21_1 = IOB_N21_1;
	iob IOB_N22_0 = IOB_N22_0;
	iob IOB_N22_1 = IOB_N22_1;
	iob IOB_N23_0 = IOB_N23_0;
	iob IOB_N23_1 = IOB_N23_1;
	iob IOB_N24_0 = IOB_N24_0;
	iob IOB_N24_1 = IOB_N24_1;
	special GB0_FABRIC {
		cell D0X13Y0;
	}
	special GB1_FABRIC {
		cell D0X13Y21;
	}
	special GB2_FABRIC {
		cell D0X25Y11;
	}
	special GB3_FABRIC {
		cell D0X0Y11;
	}
	special GB4_FABRIC {
		cell D0X12Y21;
	}
	special GB5_FABRIC {
		cell D0X12Y0;
	}
	special GB6_FABRIC {
		cell D0X0Y10;
	}
	special GB7_FABRIC {
		cell D0X25Y10;
	}
	special GB0_IO {
		io GB_IN = IOB_E10_1;
	}
	special GB1_IO {
		io GB_IN = IOB_W10_1;
	}
	special GB2_IO {
		io GB_IN = IOB_N13_0;
	}
	special GB3_IO {
		io GB_IN = IOB_S13_0;
	}
	special GB4_IO {
		io GB_IN = IOB_W11_0;
	}
	special GB5_IO {
		io GB_IN = IOB_E11_0;
	}
	special GB6_IO {
		io GB_IN = IOB_S12_1;
	}
	special GB7_IO {
		io GB_IN = IOB_N12_1;
	}
	special LATCH_IO_W {
		cell D0X0Y9;
	}
	special LATCH_IO_E {
		cell D0X25Y12;
	}
	special LATCH_IO_S {
		cell D0X14Y0;
	}
	special LATCH_IO_N {
		cell D0X11Y21;
	}
	special WARMBOOT {
		cell D0X25Y1;
		cell D0X23Y0;
		cell D0X24Y0;
	}
}

// iCE65P04
chip CHIP1 {
	kind ice65p04;
	columns 26;
	rows 22;
	col_bio_split X23;
	cols_bram X6, X19;
	row_mid Y11;
	cfg_io SPI_SO = IOB_S23_0;
	cfg_io SPI_SI = IOB_S23_1;
	cfg_io SPI_SCK = IOB_S24_0;
	cfg_io SPI_CS_B = IOB_S24_1;
	cfg_io CBSEL0 = IOB_S22_0;
	cfg_io CBSEL1 = IOB_S22_1;
	iob IOB_W1_0 = IOB_W1_0;
	iob IOB_W1_1 = IOB_W1_1;
	iob IOB_W2_0 = IOB_W2_0;
	iob IOB_W2_1 = IOB_W2_1;
	iob IOB_W3_0 = IOB_W3_0;
	iob IOB_W3_1 = IOB_W3_1;
	iob IOB_W4_0 = IOB_W4_0;
	iob IOB_W4_1 = IOB_W4_1;
	iob IOB_W5_0 = IOB_W5_0;
	iob IOB_W5_1 = IOB_W5_1;
	iob IOB_W6_0 = IOB_W6_0;
	iob IOB_W6_1 = IOB_W6_1;
	iob IOB_W7_0 = IOB_W7_0;
	iob IOB_W7_1 = IOB_W7_1;
	iob IOB_W8_0 = IOB_W8_0;
	iob IOB_W8_1 = IOB_W8_1;
	iob IOB_W9_0 = IOB_W9_0;
	iob IOB_W9_1 = IOB_W9_1;
	iob IOB_W10_0 = IOB_W10_0;
	iob IOB_W10_1 = IOB_W10_1;
	iob IOB_W11_0 = IOB_W11_0;
	iob IOB_W11_1 = IOB_W11_1;
	iob IOB_W12_0 = IOB_W12_0;
	iob IOB_W12_1 = IOB_W12_1;
	iob IOB_W13_0 = IOB_W13_0;
	iob IOB_W13_1 = IOB_W13_1;
	iob IOB_W14_0 = IOB_W14_0;
	iob IOB_W14_1 = IOB_W14_1;
	iob IOB_W15_0 = IOB_W15_0;
	iob IOB_W15_1 = IOB_W15_1;
	iob IOB_W16_0 = IOB_W16_0;
	iob IOB_W16_1 = IOB_W16_1;
	iob IOB_W17_0 = IOB_W17_0;
	iob IOB_W17_1 = IOB_W17_1;
	iob IOB_W18_0 = IOB_W18_0;
	iob IOB_W18_1 = IOB_W18_1;
	iob IOB_W19_0 = IOB_W19_0;
	iob IOB_W19_1 = IOB_W19_1;
	iob IOB_W20_0 = IOB_W20_0;
	iob IOB_W20_1 = IOB_W20_1;
	iob IOB_E1_0 = IOB_E1_0;
	iob IOB_E1_1 = IOB_E1_1;
	iob IOB_E2_0 = IOB_E2_0;
	iob IOB_E2_1 = IOB_E2_1;
	iob IOB_E3_0 = IOB_E3_0;
	iob IOB_E3_1 = IOB_E3_1;
	iob IOB_E4_0 = IOB_E4_0;
	iob IOB_E4_1 = IOB_E4_1;
	iob IOB_E5_0 = IOB_E5_0;
	iob IOB_E5_1 = IOB_E5_1;
	iob IOB_E6_0 = IOB_E6_0;
	iob IOB_E6_1 = IOB_E6_1;
	iob IOB_E7_0 = IOB_E7_0;
	iob IOB_E7_1 = IOB_E7_1;
	iob IOB_E8_0 = IOB_E8_0;
	iob IOB_E8_1 = IOB_E8_1;
	iob IOB_E9_0 = IOB_E9_0;
	iob IOB_E9_1 = IOB_E9_1;
	iob IOB_E10_0 = IOB_E10_0;
	iob IOB_E10_1 = IOB_E10_1;
	iob IOB_E11_0 = IOB_E11_0;
	iob IOB_E11_1 = IOB_E11_1;
	iob IOB_E12_0 = IOB_E12_0;
	iob IOB_E12_1 = IOB_E12_1;
	iob IOB_E13_0 = IOB_E13_0;
	iob IOB_E13_1 = IOB_E13_1;
	iob IOB_E14_0 = IOB_E14_0;
	iob IOB_E14_1 = IOB_E14_1;
	iob IOB_E15_0 = IOB_E15_0;
	iob IOB_E15_1 = IOB_E15_1;
	iob IOB_E16_0 = IOB_E16_0;
	iob IOB_E16_1 = IOB_E16_1;
	iob IOB_E17_0 = IOB_E17_0;
	iob IOB_E17_1 = IOB_E17_1;
	iob IOB_E18_0 = IOB_E18_0;
	iob IOB_E18_1 = IOB_E18_1;
	iob IOB_E19_0 = IOB_E19_0;
	iob IOB_E19_1 = IOB_E19_1;
	iob IOB_E20_0 = IOB_E20_0;
	iob IOB_E20_1 = IOB_E20_1;
	iob IOB_S1_0 = IOB_S1_0;
	iob IOB_S1_1 = IOB_S1_1;
	iob IOB_S2_0 = IOB_S2_0;
	iob IOB_S2_1 = IOB_S2_1;
	iob IOB_S3_0 = IOB_S3_0;
	iob IOB_S3_1 = IOB_S3_1;
	iob IOB_S4_0 = IOB_S4_0;
	iob IOB_S4_1 = IOB_S4_1;
	iob IOB_S5_0 = IOB_S5_0;
	iob IOB_S5_1 = IOB_S5_1;
	iob IOB_S6_0 = IOB_S6_0;
	iob IOB_S6_1 = IOB_S6_1;
	iob IOB_S7_0 = IOB_S7_0;
	iob IOB_S7_1 = IOB_S7_1;
	iob IOB_S8_0 = IOB_S8_0;
	iob IOB_S8_1 = IOB_S8_1;
	iob IOB_S9_0 = IOB_S9_0;
	iob IOB_S9_1 = IOB_S9_1;
	iob IOB_S10_0 = IOB_S10_0;
	iob IOB_S10_1 = IOB_S10_1;
	iob IOB_S11_0 = IOB_S11_0;
	iob IOB_S11_1 = IOB_S11_1;
	iob IOB_S12_0 = IOB_S12_0;
	iob IOB_S12_1 = IOB_S12_1;
	iob IOB_S13_0 = IOB_S13_0;
	iob IOB_S13_1 = IOB_S13_1;
	iob IOB_S14_0 = IOB_S14_0;
	iob IOB_S14_1 = IOB_S14_1;
	iob IOB_S15_0 = IOB_S15_0;
	iob IOB_S15_1 = IOB_S15_1;
	iob IOB_S16_0 = IOB_S16_0;
	iob IOB_S16_1 = IOB_S16_1;
	iob IOB_S17_0 = IOB_S17_0;
	iob IOB_S17_1 = IOB_S17_1;
	iob IOB_S18_0 = IOB_S18_0;
	iob IOB_S18_1 = IOB_S18_1;
	iob IOB_S19_0 = IOB_S19_0;
	iob IOB_S19_1 = IOB_S19_1;
	iob IOB_S20_0 = IOB_S20_0;
	iob IOB_S20_1 = IOB_S20_1;
	iob IOB_S21_0 = IOB_S21_0;
	iob IOB_S21_1 = IOB_S21_1;
	iob IOB_S22_0 = IOB_S22_0;
	iob IOB_S22_1 = IOB_S22_1;
	iob IOB_S23_0 = IOB_S23_0;
	iob IOB_S23_1 = IOB_S23_1;
	iob IOB_S24_0 = IOB_S24_0;
	iob IOB_S24_1 = IOB_S24_1;
	iob IOB_N1_0 = IOB_N1_0;
	iob IOB_N1_1 = IOB_N1_1;
	iob IOB_N2_0 = IOB_N2_0;
	iob IOB_N2_1 = IOB_N2_1;
	iob IOB_N3_0 = IOB_N3_0;
	iob IOB_N3_1 = IOB_N3_1;
	iob IOB_N4_0 = IOB_N4_0;
	iob IOB_N4_1 = IOB_N4_1;
	iob IOB_N5_0 = IOB_N5_0;
	iob IOB_N5_1 = IOB_N5_1;
	iob IOB_N6_0 = IOB_N6_0;
	iob IOB_N6_1 = IOB_N6_1;
	iob IOB_N7_0 = IOB_N7_0;
	iob IOB_N7_1 = IOB_N7_1;
	iob IOB_N8_0 = IOB_N8_0;
	iob IOB_N8_1 = IOB_N8_1;
	iob IOB_N9_0 = IOB_N9_0;
	iob IOB_N9_1 = IOB_N9_1;
	iob IOB_N10_0 = IOB_N10_0;
	iob IOB_N10_1 = IOB_N10_1;
	iob IOB_N11_0 = IOB_N11_0;
	iob IOB_N11_1 = IOB_N11_1;
	iob IOB_N12_0 = IOB_N12_0;
	iob IOB_N12_1 = IOB_N12_1;
	iob IOB_N13_0 = IOB_N13_0;
	iob IOB_N13_1 = IOB_N13_1;
	iob IOB_N14_0 = IOB_N14_0;
	iob IOB_N14_1 = IOB_N14_1;
	iob IOB_N15_0 = IOB_N15_0;
	iob IOB_N15_1 = IOB_N15_1;
	iob IOB_N16_0 = IOB_N16_0;
	iob IOB_N16_1 = IOB_N16_1;
	iob IOB_N17_0 = IOB_N17_0;
	iob IOB_N17_1 = IOB_N17_1;
	iob IOB_N18_0 = IOB_N18_0;
	iob IOB_N18_1 = IOB_N18_1;
	iob IOB_N19_0 = IOB_N19_0;
	iob IOB_N19_1 = IOB_N19_1;
	iob IOB_N20_0 = IOB_N20_0;
	iob IOB_N20_1 = IOB_N20_1;
	iob IOB_N21_0 = IOB_N21_0;
	iob IOB_N21_1 = IOB_N21_1;
	iob IOB_N22_0 = IOB_N22_0;
	iob IOB_N22_1 = IOB_N22_1;
	iob IOB_N23_0 = IOB_N23_0;
	iob IOB_N23_1 = IOB_N23_1;
	iob IOB_N24_0 = IOB_N24_0;
	iob IOB_N24_1 = IOB_N24_1;
	special GB0_FABRIC {
		cell D0X13Y0;
	}
	special GB1_FABRIC {
		cell D0X13Y21;
	}
	special GB2_FABRIC {
		cell D0X25Y11;
	}
	special GB3_FABRIC {
		cell D0X0Y11;
	}
	special GB4_FABRIC {
		cell D0X12Y21;
	}
	special GB5_FABRIC {
		cell D0X12Y0;
	}
	special GB6_FABRIC {
		cell D0X0Y10;
	}
	special GB7_FABRIC {
		cell D0X25Y10;
	}
	special GB0_IO {
		io GB_IN = IOB_E10_1;
	}
	special GB1_IO {
		io GB_IN = IOB_W10_1;
	}
	special GB2_IO {
		io GB_IN = IOB_N13_0;
	}
	special GB3_IO {
		io GB_IN = IOB_S13_0;
	}
	special GB4_IO {
		io GB_IN = IOB_W11_0;
	}
	special GB5_IO {
		io GB_IN = IOB_E11_0;
	}
	special GB6_IO {
		io GB_IN = IOB_S12_1;
	}
	special GB7_IO {
		io GB_IN = IOB_N12_1;
	}
	special LATCH_IO_W {
		cell D0X0Y9;
	}
	special LATCH_IO_E {
		cell D0X25Y12;
	}
	special LATCH_IO_S {
		cell D0X14Y0;
	}
	special LATCH_IO_N {
		cell D0X11Y21;
	}
	special WARMBOOT {
		cell D0X25Y1;
		cell D0X23Y0;
		cell D0X24Y0;
	}
	special PLL_S {
		cell D0X0Y0;
		cell D0X25Y0;
		cell D0X6Y0;
		cell D0X7Y0;
		cell D0X8Y0;
		cell D0X9Y0;
		cell D0X10Y0;
		cell D0X11Y0;
		cell D0X15Y0;
		cell D0X16Y0;
		cell D0X17Y0;
		cell D0X18Y0;
		io PLL_A = IOB_S12_1;
		io PLL_B = IOB_S13_0;
	}
}

// iCE65L08
chip CHIP2 {
	kind ice65l08;
	columns 34;
	rows 34;
	col_bio_split X30;
	cols_bram X8, X25;
	row_mid Y17;
	cfg_io SPI_SO = IOB_S30_0;
	cfg_io SPI_SI = IOB_S30_1;
	cfg_io SPI_SCK = IOB_S31_0;
	cfg_io SPI_CS_B = IOB_S31_1;
	cfg_io CBSEL0 = IOB_S29_0;
	cfg_io CBSEL1 = IOB_S29_1;
	iob IOB_W3_0 = IOB_W3_0;
	iob IOB_W3_1 = IOB_W3_1;
	iob IOB_W4_0 = IOB_W4_0;
	iob IOB_W4_1 = IOB_W4_1;
	iob IOB_W6_0 = IOB_W6_0;
	iob IOB_W6_1 = IOB_W6_1;
	iob IOB_W7_0 = IOB_W7_0;
	iob IOB_W7_1 = IOB_W7_1;
	iob IOB_W8_0 = IOB_W8_0;
	iob IOB_W8_1 = IOB_W8_1;
	iob IOB_W9_0 = IOB_W9_0;
	iob IOB_W9_1 = IOB_W9_1;
	iob IOB_W10_0 = IOB_W10_0;
	iob IOB_W10_1 = IOB_W10_1;
	iob IOB_W11_0 = IOB_W11_0;
	iob IOB_W11_1 = IOB_W11_1;
	iob IOB_W12_0 = IOB_W12_0;
	iob IOB_W12_1 = IOB_W12_1;
	iob IOB_W13_0 = IOB_W13_0;
	iob IOB_W13_1 = IOB_W13_1;
	iob IOB_W14_0 = IOB_W14_0;
	iob IOB_W14_1 = IOB_W14_1;
	iob IOB_W16_0 = IOB_W16_0;
	iob IOB_W16_1 = IOB_W16_1;
	iob IOB_W17_0 = IOB_W17_0;
	iob IOB_W17_1 = IOB_W17_1;
	iob IOB_W18_0 = IOB_W18_0;
	iob IOB_W18_1 = IOB_W18_1;
	iob IOB_W19_0 = IOB_W19_0;
	iob IOB_W19_1 = IOB_W19_1;
	iob IOB_W20_0 = IOB_W20_0;
	iob IOB_W20_1 = IOB_W20_1;
	iob IOB_W21_0 = IOB_W21_0;
	iob IOB_W21_1 = IOB_W21_1;
	iob IOB_W22_0 = IOB_W22_0;
	iob IOB_W22_1 = IOB_W22_1;
	iob IOB_W23_0 = IOB_W23_0;
	iob IOB_W23_1 = IOB_W23_1;
	iob IOB_W24_0 = IOB_W24_0;
	iob IOB_W24_1 = IOB_W24_1;
	iob IOB_W25_0 = IOB_W25_0;
	iob IOB_W25_1 = IOB_W25_1;
	iob IOB_W27_0 = IOB_W27_0;
	iob IOB_W27_1 = IOB_W27_1;
	iob IOB_W28_0 = IOB_W28_0;
	iob IOB_W28_1 = IOB_W28_1;
	iob IOB_W30_0 = IOB_W30_0;
	iob IOB_W30_1 = IOB_W30_1;
	iob IOB_W31_0 = IOB_W31_0;
	iob IOB_W31_1 = IOB_W31_1;
	iob IOB_E3_0 = IOB_E3_0;
	iob IOB_E3_1 = IOB_E3_1;
	iob IOB_E4_0 = IOB_E4_0;
	iob IOB_E4_1 = IOB_E4_1;
	iob IOB_E5_0 = IOB_E5_0;
	iob IOB_E5_1 = IOB_E5_1;
	iob IOB_E6_0 = IOB_E6_0;
	iob IOB_E6_1 = IOB_E6_1;
	iob IOB_E7_0 = IOB_E7_0;
	iob IOB_E7_1 = IOB_E7_1;
	iob IOB_E8_0 = IOB_E8_0;
	iob IOB_E8_1 = IOB_E8_1;
	iob IOB_E9_0 = IOB_E9_0;
	iob IOB_E9_1 = IOB_E9_1;
	iob IOB_E10_0 = IOB_E10_0;
	iob IOB_E10_1 = IOB_E10_1;
	iob IOB_E11_0 = IOB_E11_0;
	iob IOB_E11_1 = IOB_E11_1;
	iob IOB_E12_0 = IOB_E12_0;
	iob IOB_E12_1 = IOB_E12_1;
	iob IOB_E13_0 = IOB_E13_0;
	iob IOB_E13_1 = IOB_E13_1;
	iob IOB_E14_0 = IOB_E14_0;
	iob IOB_E14_1 = IOB_E14_1;
	iob IOB_E15_0 = IOB_E15_0;
	iob IOB_E15_1 = IOB_E15_1;
	iob IOB_E16_0 = IOB_E16_0;
	iob IOB_E16_1 = IOB_E16_1;
	iob IOB_E17_0 = IOB_E17_0;
	iob IOB_E17_1 = IOB_E17_1;
	iob IOB_E19_0 = IOB_E19_0;
	iob IOB_E19_1 = IOB_E19_1;
	iob IOB_E20_0 = IOB_E20_0;
	iob IOB_E20_1 = IOB_E20_1;
	iob IOB_E21_0 = IOB_E21_0;
	iob IOB_E21_1 = IOB_E21_1;
	iob IOB_E22_0 = IOB_E22_0;
	iob IOB_E22_1 = IOB_E22_1;
	iob IOB_E23_0 = IOB_E23_0;
	iob IOB_E23_1 = IOB_E23_1;
	iob IOB_E24_0 = IOB_E24_0;
	iob IOB_E24_1 = IOB_E24_1;
	iob IOB_E25_0 = IOB_E25_0;
	iob IOB_E25_1 = IOB_E25_1;
	iob IOB_E26_0 = IOB_E26_0;
	iob IOB_E26_1 = IOB_E26_1;
	iob IOB_E27_0 = IOB_E27_0;
	iob IOB_E27_1 = IOB_E27_1;
	iob IOB_E28_0 = IOB_E28_0;
	iob IOB_E28_1 = IOB_E28_1;
	iob IOB_E29_0 = IOB_E29_0;
	iob IOB_E29_1 = IOB_E29_1;
	iob IOB_E30_0 = IOB_E30_0;
	iob IOB_E30_1 = IOB_E30_1;
	iob IOB_E31_0 = IOB_E31_0;
	iob IOB_S2_0 = IOB_S2_0;
	iob IOB_S2_1 = IOB_S2_1;
	iob IOB_S3_0 = IOB_S3_0;
	iob IOB_S3_1 = IOB_S3_1;
	iob IOB_S4_0 = IOB_S4_0;
	iob IOB_S4_1 = IOB_S4_1;
	iob IOB_S5_0 = IOB_S5_0;
	iob IOB_S5_1 = IOB_S5_1;
	iob IOB_S6_0 = IOB_S6_0;
	iob IOB_S6_1 = IOB_S6_1;
	iob IOB_S7_0 = IOB_S7_0;
	iob IOB_S7_1 = IOB_S7_1;
	iob IOB_S8_0 = IOB_S8_0;
	iob IOB_S8_1 = IOB_S8_1;
	iob IOB_S9_0 = IOB_S9_0;
	iob IOB_S9_1 = IOB_S9_1;
	iob IOB_S10_0 = IOB_S10_0;
	iob IOB_S10_1 = IOB_S10_1;
	iob IOB_S11_0 = IOB_S11_0;
	iob IOB_S11_1 = IOB_S11_1;
	iob IOB_S12_0 = IOB_S12_0;
	iob IOB_S12_1 = IOB_S12_1;
	iob IOB_S13_0 = IOB_S13_0;
	iob IOB_S13_1 = IOB_S13_1;
	iob IOB_S14_0 = IOB_S14_0;
	iob IOB_S14_1 = IOB_S14_1;
	iob IOB_S15_0 = IOB_S15_0;
	iob IOB_S15_1 = IOB_S15_1;
	iob IOB_S16_0 = IOB_S16_0;
	iob IOB_S16_1 = IOB_S16_1;
	iob IOB_S17_0 = IOB_S17_0;
	iob IOB_S17_1 = IOB_S17_1;
	iob IOB_S19_0 = IOB_S19_0;
	iob IOB_S19_1 = IOB_S19_1;
	iob IOB_S20_0 = IOB_S20_0;
	iob IOB_S20_1 = IOB_S20_1;
	iob IOB_S21_0 = IOB_S21_0;
	iob IOB_S21_1 = IOB_S21_1;
	iob IOB_S22_0 = IOB_S22_0;
	iob IOB_S22_1 = IOB_S22_1;
	iob IOB_S23_0 = IOB_S23_0;
	iob IOB_S23_1 = IOB_S23_1;
	iob IOB_S24_0 = IOB_S24_0;
	iob IOB_S24_1 = IOB_S24_1;
	iob IOB_S25_0 = IOB_S25_0;
	iob IOB_S25_1 = IOB_S25_1;
	iob IOB_S26_0 = IOB_S26_0;
	iob IOB_S26_1 = IOB_S26_1;
	iob IOB_S27_0 = IOB_S27_0;
	iob IOB_S27_1 = IOB_S27_1;
	iob IOB_S28_0 = IOB_S28_0;
	iob IOB_S29_0 = IOB_S29_0;
	iob IOB_S29_1 = IOB_S29_1;
	iob IOB_S30_0 = IOB_S30_0;
	iob IOB_S30_1 = IOB_S30_1;
	iob IOB_S31_0 = IOB_S31_0;
	iob IOB_S31_1 = IOB_S31_1;
	iob IOB_N1_0 = IOB_N1_0;
	iob IOB_N1_1 = IOB_N1_1;
	iob IOB_N2_0 = IOB_N2_0;
	iob IOB_N2_1 = IOB_N2_1;
	iob IOB_N3_0 = IOB_N3_0;
	iob IOB_N3_1 = IOB_N3_1;
	iob IOB_N4_0 = IOB_N4_0;
	iob IOB_N4_1 = IOB_N4_1;
	iob IOB_N5_0 = IOB_N5_0;
	iob IOB_N5_1 = IOB_N5_1;
	iob IOB_N6_0 = IOB_N6_0;
	iob IOB_N6_1 = IOB_N6_1;
	iob IOB_N7_0 = IOB_N7_0;
	iob IOB_N7_1 = IOB_N7_1;
	iob IOB_N8_0 = IOB_N8_0;
	iob IOB_N8_1 = IOB_N8_1;
	iob IOB_N9_0 = IOB_N9_0;
	iob IOB_N9_1 = IOB_N9_1;
	iob IOB_N10_0 = IOB_N10_0;
	iob IOB_N10_1 = IOB_N10_1;
	iob IOB_N11_0 = IOB_N11_0;
	iob IOB_N11_1 = IOB_N11_1;
	iob IOB_N12_0 = IOB_N12_0;
	iob IOB_N12_1 = IOB_N12_1;
	iob IOB_N13_0 = IOB_N13_0;
	iob IOB_N13_1 = IOB_N13_1;
	iob IOB_N14_0 = IOB_N14_0;
	iob IOB_N14_1 = IOB_N14_1;
	iob IOB_N16_0 = IOB_N16_0;
	iob IOB_N16_1 = IOB_N16_1;
	iob IOB_N17_0 = IOB_N17_0;
	iob IOB_N17_1 = IOB_N17_1;
	iob IOB_N18_0 = IOB_N18_0;
	iob IOB_N18_1 = IOB_N18_1;
	iob IOB_N19_0 = IOB_N19_0;
	iob IOB_N19_1 = IOB_N19_1;
	iob IOB_N20_0 = IOB_N20_0;
	iob IOB_N20_1 = IOB_N20_1;
	iob IOB_N21_0 = IOB_N21_0;
	iob IOB_N21_1 = IOB_N21_1;
	iob IOB_N22_0 = IOB_N22_0;
	iob IOB_N22_1 = IOB_N22_1;
	iob IOB_N23_0 = IOB_N23_0;
	iob IOB_N23_1 = IOB_N23_1;
	iob IOB_N24_0 = IOB_N24_0;
	iob IOB_N24_1 = IOB_N24_1;
	iob IOB_N25_0 = IOB_N25_0;
	iob IOB_N25_1 = IOB_N25_1;
	iob IOB_N26_0 = IOB_N26_0;
	iob IOB_N26_1 = IOB_N26_1;
	iob IOB_N27_0 = IOB_N27_0;
	iob IOB_N27_1 = IOB_N27_1;
	iob IOB_N28_0 = IOB_N28_0;
	iob IOB_N28_1 = IOB_N28_1;
	iob IOB_N29_0 = IOB_N29_0;
	iob IOB_N29_1 = IOB_N29_1;
	iob IOB_N30_0 = IOB_N30_0;
	iob IOB_N30_1 = IOB_N30_1;
	iob IOB_N31_0 = IOB_N31_0;
	iob IOB_N31_1 = IOB_N31_1;
	special GB0_FABRIC {
		cell D0X17Y0;
	}
	special GB1_FABRIC {
		cell D0X17Y33;
	}
	special GB2_FABRIC {
		cell D0X33Y17;
	}
	special GB3_FABRIC {
		cell D0X0Y17;
	}
	special GB4_FABRIC {
		cell D0X16Y33;
	}
	special GB5_FABRIC {
		cell D0X16Y0;
	}
	special GB6_FABRIC {
		cell D0X0Y16;
	}
	special GB7_FABRIC {
		cell D0X33Y16;
	}
	special GB0_IO {
		io GB_IN = IOB_E16_1;
	}
	special GB1_IO {
		io GB_IN = IOB_W16_1;
	}
	special GB2_IO {
		io GB_IN = IOB_N17_0;
	}
	special GB3_IO {
		io GB_IN = IOB_S17_0;
	}
	special GB4_IO {
		io GB_IN = IOB_W17_0;
	}
	special GB5_IO {
		io GB_IN = IOB_E17_0;
	}
	special GB6_IO {
		io GB_IN = IOB_S16_1;
	}
	special GB7_IO {
		io GB_IN = IOB_N16_1;
	}
	special LATCH_IO_W {
		cell D0X0Y15;
	}
	special LATCH_IO_E {
		cell D0X33Y18;
	}
	special LATCH_IO_S {
		cell D0X18Y0;
	}
	special LATCH_IO_N {
		cell D0X15Y33;
	}
	special WARMBOOT {
		cell D0X31Y0;
		cell D0X33Y1;
		cell D0X33Y2;
	}
}

// iCE65L01
chip CHIP3 {
	kind ice65l01;
	columns 14;
	rows 18;
	col_bio_split X11;
	cols_bram X3, X10;
	row_mid Y9;
	row_colbuf Y5 = Y0..Y9;
	row_colbuf Y13 = Y9..Y18;
	cfg_io SPI_SO = IOB_S11_0;
	cfg_io SPI_SI = IOB_S11_1;
	cfg_io SPI_SCK = IOB_S12_0;
	cfg_io SPI_CS_B = IOB_S12_1;
	cfg_io CBSEL0 = IOB_S10_0;
	cfg_io CBSEL1 = IOB_S10_1;
	iob IOB_W1_0 = IOB_W1_0;
	iob IOB_W1_1 = IOB_W1_1;
	iob IOB_W2_0 = IOB_W2_0;
	iob IOB_W2_1 = IOB_W2_1;
	iob IOB_W3_0 = IOB_W3_0;
	iob IOB_W3_1 = IOB_W3_1;
	iob IOB_W4_0 = IOB_W4_0;
	iob IOB_W4_1 = IOB_W4_1;
	iob IOB_W5_0 = IOB_W5_0;
	iob IOB_W5_1 = IOB_W5_1;
	iob IOB_W6_0 = IOB_W6_0;
	iob IOB_W6_1 = IOB_W6_1;
	iob IOB_W8_0 = IOB_W8_0;
	iob IOB_W8_1 = IOB_W8_1;
	iob IOB_W9_0 = IOB_W9_0;
	iob IOB_W9_1 = IOB_W9_1;
	iob IOB_W10_0 = IOB_W10_0;
	iob IOB_W10_1 = IOB_W10_1;
	iob IOB_W11_0 = IOB_W11_0;
	iob IOB_W11_1 = IOB_W11_1;
	iob IOB_W12_0 = IOB_W12_0;
	iob IOB_W12_1 = IOB_W12_1;
	iob IOB_W13_0 = IOB_W13_0;
	iob IOB_W13_1 = IOB_W13_1;
	iob IOB_W14_0 = IOB_W14_0;
	iob IOB_W14_1 = IOB_W14_1;
	iob IOB_E3_1 = IOB_E3_1;
	iob IOB_E4_0 = IOB_E4_0;
	iob IOB_E4_1 = IOB_E4_1;
	iob IOB_E6_0 = IOB_E6_0;
	iob IOB_E6_1 = IOB_E6_1;
	iob IOB_E7_0 = IOB_E7_0;
	iob IOB_E7_1 = IOB_E7_1;
	iob IOB_E8_0 = IOB_E8_0;
	iob IOB_E8_1 = IOB_E8_1;
	iob IOB_E9_0 = IOB_E9_0;
	iob IOB_E9_1 = IOB_E9_1;
	iob IOB_E11_0 = IOB_E11_0;
	iob IOB_E11_1 = IOB_E11_1;
	iob IOB_E12_0 = IOB_E12_0;
	iob IOB_E12_1 = IOB_E12_1;
	iob IOB_E13_0 = IOB_E13_0;
	iob IOB_E13_1 = IOB_E13_1;
	iob IOB_E14_0 = IOB_E14_0;
	iob IOB_E14_1 = IOB_E14_1;
	iob IOB_E15_0 = IOB_E15_0;
	iob IOB_E15_1 = IOB_E15_1;
	iob IOB_S1_0 = IOB_S1_0;
	iob IOB_S1_1 = IOB_S1_1;
	iob IOB_S2_0 = IOB_S2_0;
	iob IOB_S2_1 = IOB_S2_1;
	iob IOB_S3_0 = IOB_S3_0;
	iob IOB_S3_1 = IOB_S3_1;
	iob IOB_S4_0 = IOB_S4_0;
	iob IOB_S4_1 = IOB_S4_1;
	iob IOB_S5_0 = IOB_S5_0;
	iob IOB_S5_1 = IOB_S5_1;
	iob IOB_S6_0 = IOB_S6_0;
	iob IOB_S6_1 = IOB_S6_1;
	iob IOB_S7_0 = IOB_S7_0;
	iob IOB_S7_1 = IOB_S7_1;
	iob IOB_S8_0 = IOB_S8_0;
	iob IOB_S8_1 = IOB_S8_1;
	iob IOB_S9_0 = IOB_S9_0;
	iob IOB_S9_1 = IOB_S9_1;
	iob IOB_S10_0 = IOB_S10_0;
	iob IOB_S10_1 = IOB_S10_1;
	iob IOB_S11_0 = IOB_S11_0;
	iob IOB_S11_1 = IOB_S11_1;
	iob IOB_S12_0 = IOB_S12_0;
	iob IOB_S12_1 = IOB_S12_1;
	iob IOB_N1_0 = IOB_N1_0;
	iob IOB_N1_1 = IOB_N1_1;
	iob IOB_N2_0 = IOB_N2_0;
	iob IOB_N2_1 = IOB_N2_1;
	iob IOB_N3_0 = IOB_N3_0;
	iob IOB_N3_1 = IOB_N3_1;
	iob IOB_N4_0 = IOB_N4_0;
	iob IOB_N4_1 = IOB_N4_1;
	iob IOB_N5_0 = IOB_N5_0;
	iob IOB_N5_1 = IOB_N5_1;
	iob IOB_N6_0 = IOB_N6_0;
	iob IOB_N6_1 = IOB_N6_1;
	iob IOB_N7_0 = IOB_N7_0;
	iob IOB_N7_1 = IOB_N7_1;
	iob IOB_N8_0 = IOB_N8_0;
	iob IOB_N8_1 = IOB_N8_1;
	iob IOB_N9_0 = IOB_N9_0;
	iob IOB_N9_1 = IOB_N9_1;
	iob IOB_N10_0 = IOB_N10_0;
	iob IOB_N10_1 = IOB_N10_1;
	iob IOB_N11_0 = IOB_N11_0;
	iob IOB_N11_1 = IOB_N11_1;
	iob IOB_N12_0 = IOB_N12_0;
	iob IOB_N12_1 = IOB_N12_1;
	special GB0_FABRIC {
		cell D0X7Y0;
	}
	special GB1_FABRIC {
		cell D0X7Y17;
	}
	special GB2_FABRIC {
		cell D0X13Y9;
	}
	special GB3_FABRIC {
		cell D0X0Y9;
	}
	special GB4_FABRIC {
		cell D0X6Y17;
	}
	special GB5_FABRIC {
		cell D0X6Y0;
	}
	special GB6_FABRIC {
		cell D0X0Y8;
	}
	special GB7_FABRIC {
		cell D0X13Y8;
	}
	special GB0_IO {
		io GB_IN = IOB_E8_1;
	}
	special GB1_IO {
		io GB_IN = IOB_W8_1;
	}
	special GB2_IO {
		io GB_IN = IOB_N7_0;
	}
	special GB3_IO {
		io GB_IN = IOB_S7_0;
	}
	special GB4_IO {
		io GB_IN = IOB_W9_0;
	}
	special GB5_IO {
		io GB_IN = IOB_E9_0;
	}
	special GB6_IO {
		io GB_IN = IOB_S6_1;
	}
	special GB7_IO {
		io GB_IN = IOB_N6_1;
	}
	special LATCH_IO_W {
		cell D0X0Y7;
	}
	special LATCH_IO_E {
		cell D0X13Y10;
	}
	special LATCH_IO_S {
		cell D0X5Y0;
	}
	special LATCH_IO_N {
		cell D0X8Y17;
	}
	special WARMBOOT {
		cell D0X12Y0;
		cell D0X13Y1;
		cell D0X13Y2;
	}
}

// iCE40LP1K iCE40HX1K iCE40LP640 iCE40HX640
chip CHIP4 {
	kind ice40p01;
	columns 14;
	rows 18;
	col_bio_split X11;
	cols_bram X3, X10;
	row_mid Y9;
	row_colbuf Y5 = Y0..Y9;
	row_colbuf Y13 = Y9..Y18;
	cfg_io SPI_SO = IOB_S11_0;
	cfg_io SPI_SI = IOB_S11_1;
	cfg_io SPI_SCK = IOB_S12_0;
	cfg_io SPI_CS_B = IOB_S12_1;
	cfg_io CBSEL0 = IOB_S10_0;
	cfg_io CBSEL1 = IOB_S10_1;
	iob IOB_W2_0 = IOB_W2_0;
	iob IOB_W2_1 = IOB_W2_1;
	iob IOB_W3_0 = IOB_W3_0;
	iob IOB_W3_1 = IOB_W3_1;
	iob IOB_W4_0 = IOB_W4_0;
	iob IOB_W4_1 = IOB_W4_1;
	iob IOB_W5_0 = IOB_W5_0;
	iob IOB_W5_1 = IOB_W5_1;
	iob IOB_W6_0 = IOB_W6_0;
	iob IOB_W6_1 = IOB_W6_1;
	iob IOB_W8_0 = IOB_W8_0;
	iob IOB_W8_1 = IOB_W8_1;
	iob IOB_W9_0 = IOB_W9_0;
	iob IOB_W9_1 = IOB_W9_1;
	iob IOB_W10_0 = IOB_W10_0;
	iob IOB_W10_1 = IOB_W10_1;
	iob IOB_W11_0 = IOB_W11_0;
	iob IOB_W11_1 = IOB_W11_1;
	iob IOB_W12_0 = IOB_W12_0;
	iob IOB_W12_1 = IOB_W12_1;
	iob IOB_W13_0 = IOB_W13_0;
	iob IOB_W13_1 = IOB_W13_1;
	iob IOB_W14_0 = IOB_W14_0;
	iob IOB_W14_1 = IOB_W14_1;
	iob IOB_E1_0 = IOB_E1_0;
	iob IOB_E1_1 = IOB_E1_1;
	iob IOB_E2_0 = IOB_E2_0;
	iob IOB_E2_1 = IOB_E2_1;
	iob IOB_E3_1 = IOB_E3_1;
	iob IOB_E4_0 = IOB_E4_0;
	iob IOB_E4_1 = IOB_E4_1;
	iob IOB_E6_0 = IOB_E6_0;
	iob IOB_E6_1 = IOB_E6_1;
	iob IOB_E7_0 = IOB_E7_0;
	iob IOB_E7_1 = IOB_E7_1;
	iob IOB_E8_0 = IOB_E8_0;
	iob IOB_E8_1 = IOB_E8_1;
	iob IOB_E9_0 = IOB_E9_0;
	iob IOB_E9_1 = IOB_E9_1;
	iob IOB_E11_0 = IOB_E10_0;
	iob IOB_E11_1 = IOB_E10_1;
	iob IOB_E12_0 = IOB_E11_0;
	iob IOB_E12_1 = IOB_E11_1;
	iob IOB_E13_0 = IOB_E13_0;
	iob IOB_E13_1 = IOB_E13_1;
	iob IOB_E14_0 = IOB_E14_0;
	iob IOB_E14_1 = IOB_E14_1;
	iob IOB_E15_0 = IOB_E15_0;
	iob IOB_E15_1 = IOB_E15_1;
	iob IOB_S1_0 = IOB_S1_0;
	iob IOB_S1_1 = IOB_S1_1;
	iob IOB_S2_0 = IOB_S2_0;
	iob IOB_S2_1 = IOB_S2_1;
	iob IOB_S3_0 = IOB_S3_0;
	iob IOB_S3_1 = IOB_S3_1;
	iob IOB_S4_0 = IOB_S4_0;
	iob IOB_S4_1 = IOB_S4_1;
	iob IOB_S5_0 = IOB_S5_0;
	iob IOB_S5_1 = IOB_S5_1;
	iob IOB_S6_0 = IOB_S7_0;
	iob IOB_S6_1 = IOB_S6_0;
	iob IOB_S7_0 = IOB_S6_1;
	iob IOB_S7_1 = IOB_S7_1;
	iob IOB_S8_0 = IOB_S8_0;
	iob IOB_S8_1 = IOB_S8_1;
	iob IOB_S9_0 = IOB_S9_0;
	iob IOB_S9_1 = IOB_S9_1;
	iob IOB_S10_0 = IOB_S10_0;
	iob IOB_S10_1 = IOB_S10_1;
	iob IOB_S11_0 = IOB_S11_0;
	iob IOB_S11_1 = IOB_S11_1;
	iob IOB_S12_0 = IOB_S12_0;
	iob IOB_S12_1 = IOB_S12_1;
	iob IOB_N1_0 = IOB_N1_0;
	iob IOB_N1_1 = IOB_N1_1;
	iob IOB_N2_0 = IOB_N2_0;
	iob IOB_N2_1 = IOB_N2_1;
	iob IOB_N3_0 = IOB_N3_0;
	iob IOB_N3_1 = IOB_N3_1;
	iob IOB_N4_0 = IOB_N4_0;
	iob IOB_N4_1 = IOB_N4_1;
	iob IOB_N5_0 = IOB_N5_0;
	iob IOB_N5_1 = IOB_N5_1;
	iob IOB_N6_0 = IOB_N6_0;
	iob IOB_N6_1 = IOB_N6_1;
	iob IOB_N7_0 = IOB_N7_0;
	iob IOB_N7_1 = IOB_N7_1;
	iob IOB_N8_0 = IOB_N8_0;
	iob IOB_N8_1 = IOB_N8_1;
	iob IOB_N9_0 = IOB_N10_0;
	iob IOB_N9_1 = IOB_N10_1;
	iob IOB_N10_0 = IOB_N9_0;
	iob IOB_N10_1 = IOB_N9_1;
	iob IOB_N11_0 = IOB_N11_0;
	iob IOB_N11_1 = IOB_N11_1;
	iob IOB_N12_0 = IOB_N12_0;
	iob IOB_N12_1 = IOB_N12_1;
	special GB0_FABRIC {
		cell D0X7Y0;
	}
	special GB1_FABRIC {
		cell D0X7Y17;
	}
	special GB2_FABRIC {
		cell D0X13Y9;
	}
	special GB3_FABRIC {
		cell D0X0Y9;
	}
	special GB4_FABRIC {
		cell D0X6Y17;
	}
	special GB5_FABRIC {
		cell D0X6Y0;
	}
	special GB6_FABRIC {
		cell D0X0Y8;
	}
	special GB7_FABRIC {
		cell D0X13Y8;
	}
	special GB0_IO {
		io GB_IN = IOB_E8_1;
	}
	special GB1_IO {
		io GB_IN = IOB_W8_1;
	}
	special GB2_IO {
		io GB_IN = IOB_N7_0;
	}
	special GB3_IO {
		io GB_IN = IOB_S7_0;
	}
	special GB4_IO {
		io GB_IN = IOB_W9_0;
	}
	special GB5_IO {
		io GB_IN = IOB_E9_0;
	}
	special GB6_IO {
		io GB_IN = IOB_S6_1;
	}
	special GB7_IO {
		io GB_IN = IOB_N6_1;
	}
	special LATCH_IO_W {
		cell D0X0Y7;
	}
	special LATCH_IO_E {
		cell D0X13Y10;
	}
	special LATCH_IO_S {
		cell D0X5Y0;
	}
	special LATCH_IO_N {
		cell D0X8Y17;
	}
	special WARMBOOT {
		cell D0X12Y0;
		cell D0X13Y1;
		cell D0X13Y2;
	}
	special PLL_S {
		cell D0X0Y0;
		cell D0X13Y0;
		cell D0X0Y1;
		cell D0X0Y2;
		cell D0X0Y3;
		cell D0X0Y4;
		cell D0X0Y5;
		cell D0X0Y6;
		cell D0X0Y10;
		cell D0X0Y11;
		cell D0X0Y12;
		cell D0X0Y13;
		cell D0X0Y14;
		cell D0X1Y0;
		cell D0X2Y0;
		cell D0X3Y0;
		cell D0X4Y0;
		io PLL_A = IOB_S6_1;
		io PLL_B = IOB_S7_0;
	}
}

// iCE40LP8K iCE40HX8K iCE40LP4K iCE40HX4K
chip CHIP5 {
	kind ice40p08;
	columns 34;
	rows 34;
	col_bio_split X30;
	cols_bram X8, X25;
	row_mid Y17;
	row_colbuf Y9 = Y0..Y17;
	row_colbuf Y25 = Y17..Y34;
	cfg_io SPI_SO = IOB_S30_0;
	cfg_io SPI_SI = IOB_S30_1;
	cfg_io SPI_SCK = IOB_S31_0;
	cfg_io SPI_CS_B = IOB_S31_1;
	cfg_io CBSEL0 = IOB_S29_0;
	cfg_io CBSEL1 = IOB_S29_1;
	iob IOB_W3_0 = IOB_W3_0;
	iob IOB_W3_1 = IOB_W3_1;
	iob IOB_W4_0 = IOB_W4_0;
	iob IOB_W4_1 = IOB_W4_1;
	iob IOB_W5_0 = IOB_W5_0;
	iob IOB_W5_1 = IOB_W5_1;
	iob IOB_W6_0 = IOB_W6_0;
	iob IOB_W6_1 = IOB_W6_1;
	iob IOB_W7_0 = IOB_W7_0;
	iob IOB_W7_1 = IOB_W7_1;
	iob IOB_W8_0 = IOB_W8_0;
	iob IOB_W8_1 = IOB_W8_1;
	iob IOB_W9_0 = IOB_W9_0;
	iob IOB_W9_1 = IOB_W9_1;
	iob IOB_W10_0 = IOB_W10_0;
	iob IOB_W10_1 = IOB_W10_1;
	iob IOB_W11_0 = IOB_W11_0;
	iob IOB_W11_1 = IOB_W11_1;
	iob IOB_W12_0 = IOB_W12_0;
	iob IOB_W12_1 = IOB_W12_1;
	iob IOB_W13_0 = IOB_W13_0;
	iob IOB_W13_1 = IOB_W13_1;
	iob IOB_W14_0 = IOB_W14_0;
	iob IOB_W14_1 = IOB_W14_1;
	iob IOB_W16_0 = IOB_W16_0;
	iob IOB_W16_1 = IOB_W16_1;
	iob IOB_W17_0 = IOB_W17_0;
	iob IOB_W17_1 = IOB_W17_1;
	iob IOB_W18_0 = IOB_W18_0;
	iob IOB_W18_1 = IOB_W18_1;
	iob IOB_W19_0 = IOB_W19_0;
	iob IOB_W19_1 = IOB_W19_1;
	iob IOB_W20_0 = IOB_W20_0;
	iob IOB_W20_1 = IOB_W20_1;
	iob IOB_W21_0 = IOB_W21_0;
	iob IOB_W21_1 = IOB_W21_1;
	iob IOB_W22_0 = IOB_W22_0;
	iob IOB_W22_1 = IOB_W22_1;
	iob IOB_W23_0 = IOB_W23_0;
	iob IOB_W23_1 = IOB_W23_1;
	iob IOB_W24_0 = IOB_W24_0;
	iob IOB_W24_1 = IOB_W24_1;
	iob IOB_W25_0 = IOB_W25_0;
	iob IOB_W25_1 = IOB_W25_1;
	iob IOB_W27_0 = IOB_W27_0;
	iob IOB_W27_1 = IOB_W27_1;
	iob IOB_W28_0 = IOB_W28_0;
	iob IOB_W28_1 = IOB_W28_1;
	iob IOB_W30_0 = IOB_W30_0;
	iob IOB_W30_1 = IOB_W30_1;
	iob IOB_W31_0 = IOB_W31_0;
	iob IOB_W31_1 = IOB_W31_1;
	iob IOB_E1_0 = IOB_E1_0;
	iob IOB_E1_1 = IOB_E1_1;
	iob IOB_E2_0 = IOB_E2_0;
	iob IOB_E2_1 = IOB_E2_1;
	iob IOB_E3_0 = IOB_E3_0;
	iob IOB_E3_1 = IOB_E3_1;
	iob IOB_E4_0 = IOB_E4_0;
	iob IOB_E4_1 = IOB_E4_1;
	iob IOB_E5_0 = IOB_E5_0;
	iob IOB_E5_1 = IOB_E5_1;
	iob IOB_E6_0 = IOB_E6_0;
	iob IOB_E6_1 = IOB_E6_1;
	iob IOB_E7_0 = IOB_E7_0;
	iob IOB_E7_1 = IOB_E7_1;
	iob IOB_E8_0 = IOB_E8_0;
	iob IOB_E8_1 = IOB_E8_1;
	iob IOB_E9_0 = IOB_E9_0;
	iob IOB_E9_1 = IOB_E9_1;
	iob IOB_E10_0 = IOB_E10_0;
	iob IOB_E10_1 = IOB_E10_1;
	iob IOB_E11_0 = IOB_E11_0;
	iob IOB_E11_1 = IOB_E11_1;
	iob IOB_E12_0 = IOB_E12_0;
	iob IOB_E12_1 = IOB_E12_1;
	iob IOB_E13_0 = IOB_E13_0;
	iob IOB_E13_1 = IOB_E13_1;
	iob IOB_E14_0 = IOB_E14_0;
	iob IOB_E14_1 = IOB_E14_1;
	iob IOB_E15_0 = IOB_E15_0;
	iob IOB_E15_1 = IOB_E15_1;
	iob IOB_E16_0 = IOB_E16_0;
	iob IOB_E16_1 = IOB_E16_1;
	iob IOB_E17_0 = IOB_E17_0;
	iob IOB_E17_1 = IOB_E17_1;
	iob IOB_E19_0 = IOB_E19_0;
	iob IOB_E19_1 = IOB_E19_1;
	iob IOB_E20_0 = IOB_E20_0;
	iob IOB_E20_1 = IOB_E20_1;
	iob IOB_E21_0 = IOB_E21_0;
	iob IOB_E21_1 = IOB_E21_1;
	iob IOB_E22_0 = IOB_E22_0;
	iob IOB_E22_1 = IOB_E22_1;
	iob IOB_E23_0 = IOB_E23_0;
	iob IOB_E23_1 = IOB_E23_1;
	iob IOB_E24_0 = IOB_E24_0;
	iob IOB_E24_1 = IOB_E24_1;
	iob IOB_E25_0 = IOB_E25_0;
	iob IOB_E25_1 = IOB_E25_1;
	iob IOB_E26_0 = IOB_E26_0;
	iob IOB_E26_1 = IOB_E26_1;
	iob IOB_E27_0 = IOB_E27_0;
	iob IOB_E27_1 = IOB_E27_1;
	iob IOB_E28_0 = IOB_E28_0;
	iob IOB_E28_1 = IOB_E28_1;
	iob IOB_E29_0 = IOB_E29_0;
	iob IOB_E29_1 = IOB_E29_1;
	iob IOB_E30_0 = IOB_E30_0;
	iob IOB_E30_1 = IOB_E30_1;
	iob IOB_E31_0 = IOB_E31_0;
	iob IOB_S2_0 = IOB_S2_0;
	iob IOB_S2_1 = IOB_S2_1;
	iob IOB_S3_0 = IOB_S3_0;
	iob IOB_S3_1 = IOB_S3_1;
	iob IOB_S4_0 = IOB_S4_0;
	iob IOB_S4_1 = IOB_S4_1;
	iob IOB_S5_0 = IOB_S5_0;
	iob IOB_S5_1 = IOB_S5_1;
	iob IOB_S6_0 = IOB_S6_0;
	iob IOB_S6_1 = IOB_S6_1;
	iob IOB_S7_0 = IOB_S7_0;
	iob IOB_S7_1 = IOB_S7_1;
	iob IOB_S8_0 = IOB_S8_0;
	iob IOB_S8_1 = IOB_S8_1;
	iob IOB_S9_0 = IOB_S9_0;
	iob IOB_S9_1 = IOB_S9_1;
	iob IOB_S10_0 = IOB_S10_0;
	iob IOB_S10_1 = IOB_S10_1;
	iob IOB_S11_0 = IOB_S11_0;
	iob IOB_S11_1 = IOB_S11_1;
	iob IOB_S12_0 = IOB_S12_0;
	iob IOB_S12_1 = IOB_S12_1;
	iob IOB_S13_0 = IOB_S13_0;
	iob IOB_S13_1 = IOB_S13_1;
	iob IOB_S14_0 = IOB_S14_0;
	iob IOB_S14_1 = IOB_S14_1;
	iob IOB_S15_0 = IOB_S15_0;
	iob IOB_S15_1 = IOB_S15_1;
	iob IOB_S16_0 = IOB_S16_0;
	iob IOB_S16_1 = IOB_S16_1;
	iob IOB_S17_0 = IOB_S17_0;
	iob IOB_S17_1 = IOB_S17_1;
	iob IOB_S19_0 = IOB_S19_0;
	iob IOB_S19_1 = IOB_S19_1;
	iob IOB_S20_0 = IOB_S20_0;
	iob IOB_S20_1 = IOB_S20_1;
	iob IOB_S21_0 = IOB_S21_0;
	iob IOB_S21_1 = IOB_S21_1;
	iob IOB_S22_0 = IOB_S22_0;
	iob IOB_S22_1 = IOB_S22_1;
	iob IOB_S23_0 = IOB_S23_0;
	iob IOB_S23_1 = IOB_S23_1;
	iob IOB_S24_0 = IOB_S24_0;
	iob IOB_S24_1 = IOB_S24_1;
	iob IOB_S25_0 = IOB_S25_0;
	iob IOB_S25_1 = IOB_S25_1;
	iob IOB_S26_0 = IOB_S26_0;
	iob IOB_S26_1 = IOB_S26_1;
	iob IOB_S27_0 = IOB_S27_0;
	iob IOB_S27_1 = IOB_S27_1;
	iob IOB_S28_0 = IOB_S28_0;
	iob IOB_S29_0 = IOB_S29_0;
	iob IOB_S29_1 = IOB_S29_1;
	iob IOB_S30_0 = IOB_S30_0;
	iob IOB_S30_1 = IOB_S30_1;
	iob IOB_S31_0 = IOB_S31_0;
	iob IOB_S31_1 = IOB_S31_1;
	iob IOB_N1_0 = IOB_N1_0;
	iob IOB_N1_1 = IOB_N1_1;
	iob IOB_N2_0 = IOB_N2_0;
	iob IOB_N2_1 = IOB_N2_1;
	iob IOB_N3_0 = IOB_N3_0;
	iob IOB_N3_1 = IOB_N3_1;
	iob IOB_N4_0 = IOB_N4_0;
	iob IOB_N4_1 = IOB_N4_1;
	iob IOB_N5_0 = IOB_N5_0;
	iob IOB_N5_1 = IOB_N5_1;
	iob IOB_N6_0 = IOB_N6_0;
	iob IOB_N6_1 = IOB_N6_1;
	iob IOB_N7_0 = IOB_N7_0;
	iob IOB_N7_1 = IOB_N7_1;
	iob IOB_N8_0 = IOB_N8_0;
	iob IOB_N8_1 = IOB_N8_1;
	iob IOB_N9_0 = IOB_N9_0;
	iob IOB_N9_1 = IOB_N9_1;
	iob IOB_N10_0 = IOB_N10_0;
	iob IOB_N10_1 = IOB_N10_1;
	iob IOB_N11_0 = IOB_N11_0;
	iob IOB_N11_1 = IOB_N11_1;
	iob IOB_N12_0 = IOB_N12_0;
	iob IOB_N12_1 = IOB_N12_1;
	iob IOB_N13_0 = IOB_N13_0;
	iob IOB_N13_1 = IOB_N13_1;
	iob IOB_N14_0 = IOB_N14_0;
	iob IOB_N14_1 = IOB_N14_1;
	iob IOB_N16_0 = IOB_N16_0;
	iob IOB_N16_1 = IOB_N16_1;
	iob IOB_N17_0 = IOB_N17_0;
	iob IOB_N17_1 = IOB_N17_1;
	iob IOB_N18_0 = IOB_N18_0;
	iob IOB_N18_1 = IOB_N18_1;
	iob IOB_N19_0 = IOB_N19_0;
	iob IOB_N19_1 = IOB_N19_1;
	iob IOB_N20_0 = IOB_N20_0;
	iob IOB_N20_1 = IOB_N20_1;
	iob IOB_N21_0 = IOB_N21_0;
	iob IOB_N21_1 = IOB_N21_1;
	iob IOB_N22_0 = IOB_N22_0;
	iob IOB_N22_1 = IOB_N22_1;
	iob IOB_N23_0 = IOB_N23_0;
	iob IOB_N23_1 = IOB_N23_1;
	iob IOB_N24_0 = IOB_N24_0;
	iob IOB_N24_1 = IOB_N24_1;
	iob IOB_N25_0 = IOB_N25_0;
	iob IOB_N25_1 = IOB_N25_1;
	iob IOB_N26_0 = IOB_N26_0;
	iob IOB_N26_1 = IOB_N26_1;
	iob IOB_N27_0 = IOB_N27_0;
	iob IOB_N27_1 = IOB_N27_1;
	iob IOB_N28_0 = IOB_N28_0;
	iob IOB_N28_1 = IOB_N28_1;
	iob IOB_N29_0 = IOB_N29_0;
	iob IOB_N29_1 = IOB_N29_1;
	iob IOB_N30_0 = IOB_N30_0;
	iob IOB_N30_1 = IOB_N30_1;
	iob IOB_N31_0 = IOB_N31_0;
	iob IOB_N31_1 = IOB_N31_1;
	special GB0_FABRIC {
		cell D0X17Y0;
	}
	special GB1_FABRIC {
		cell D0X17Y33;
	}
	special GB2_FABRIC {
		cell D0X33Y17;
	}
	special GB3_FABRIC {
		cell D0X0Y17;
	}
	special GB4_FABRIC {
		cell D0X16Y33;
	}
	special GB5_FABRIC {
		cell D0X16Y0;
	}
	special GB6_FABRIC {
		cell D0X0Y16;
	}
	special GB7_FABRIC {
		cell D0X33Y16;
	}
	special GB0_IO {
		io GB_IN = IOB_E16_1;
	}
	special GB1_IO {
		io GB_IN = IOB_W16_1;
	}
	special GB2_IO {
		io GB_IN = IOB_N17_0;
	}
	special GB3_IO {
		io GB_IN = IOB_S17_0;
	}
	special GB4_IO {
		io GB_IN = IOB_W17_0;
	}
	special GB5_IO {
		io GB_IN = IOB_E17_0;
	}
	special GB6_IO {
		io GB_IN = IOB_S16_1;
	}
	special GB7_IO {
		io GB_IN = IOB_N16_1;
	}
	special LATCH_IO_W {
		cell D0X0Y15;
	}
	special LATCH_IO_E {
		cell D0X33Y18;
	}
	special LATCH_IO_S {
		cell D0X18Y0;
	}
	special LATCH_IO_N {
		cell D0X15Y33;
	}
	special WARMBOOT {
		cell D0X31Y0;
		cell D0X33Y1;
		cell D0X33Y2;
	}
	special PLL_S {
		cell D0X0Y0;
		cell D0X33Y0;
		cell D0X5Y0;
		cell D0X6Y0;
		cell D0X7Y0;
		cell D0X8Y0;
		cell D0X9Y0;
		cell D0X10Y0;
		cell D0X11Y0;
		cell D0X12Y0;
		cell D0X13Y0;
		cell D0X14Y0;
		cell D0X15Y0;
		cell D0X16Y0;
		cell D0X17Y0;
		cell D0X18Y0;
		cell D0X19Y0;
		cell D0X20Y0;
		cell D0X21Y0;
		cell D0X22Y0;
		io PLL_A = IOB_S16_1;
		io PLL_B = IOB_S17_0;
	}
	special PLL_N {
		cell D0X0Y33;
		cell D0X33Y33;
		cell D0X5Y33;
		cell D0X6Y33;
		cell D0X7Y33;
		cell D0X8Y33;
		cell D0X9Y33;
		cell D0X10Y33;
		cell D0X11Y33;
		cell D0X12Y33;
		cell D0X13Y33;
		cell D0X14Y33;
		cell D0X15Y33;
		cell D0X16Y33;
		cell D0X17Y33;
		cell D0X18Y33;
		cell D0X19Y33;
		cell D0X20Y33;
		cell D0X21Y33;
		cell D0X22Y33;
		io PLL_A = IOB_N16_1;
		io PLL_B = IOB_N17_0;
	}
}

// iCE40LP384
chip CHIP6 {
	kind ice40p03;
	columns 8;
	rows 10;
	col_bio_split X5;
	row_mid Y5;
	cfg_io SPI_SO = IOB_S5_0;
	cfg_io SPI_SI = IOB_S5_1;
	cfg_io SPI_SCK = IOB_S6_0;
	cfg_io SPI_CS_B = IOB_S6_1;
	cfg_io CBSEL0 = IOB_S4_0;
	cfg_io CBSEL1 = IOB_S4_1;
	iob IOB_W1_0 = IOB_W1_0;
	iob IOB_W1_1 = IOB_W1_1;
	iob IOB_W2_0 = IOB_W2_0;
	iob IOB_W2_1 = IOB_W2_1;
	iob IOB_W3_0 = IOB_W3_0;
	iob IOB_W3_1 = IOB_W3_1;
	iob IOB_W4_0 = IOB_W4_0;
	iob IOB_W4_1 = IOB_W4_1;
	iob IOB_W5_0 = IOB_W5_0;
	iob IOB_W5_1 = IOB_W5_1;
	iob IOB_W6_0 = IOB_W6_0;
	iob IOB_W6_1 = IOB_W6_1;
	iob IOB_W7_0 = IOB_W7_0;
	iob IOB_W7_1 = IOB_W7_1;
	iob IOB_W8_0 = IOB_W8_0;
	iob IOB_W8_1 = IOB_W8_1;
	iob IOB_E1_0 = IOB_E1_0;
	iob IOB_E1_1 = IOB_E1_1;
	iob IOB_E2_0 = IOB_E2_0;
	iob IOB_E2_1 = IOB_E2_1;
	iob IOB_E3_1 = IOB_E3_1;
	iob IOB_E4_0 = IOB_E4_0;
	iob IOB_E4_1 = IOB_E4_1;
	iob IOB_E5_0 = IOB_E5_0;
	iob IOB_E5_1 = IOB_E5_1;
	iob IOB_E6_0 = IOB_E6_0;
	iob IOB_E6_1 = IOB_E6_1;
	iob IOB_E7_0 = IOB_E7_0;
	iob IOB_E7_1 = IOB_E7_1;
	iob IOB_E8_0 = IOB_E8_0;
	iob IOB_E8_1 = IOB_E8_1;
	iob IOB_S1_0 = IOB_S1_0;
	iob IOB_S1_1 = IOB_S1_1;
	iob IOB_S2_0 = IOB_S2_0;
	iob IOB_S2_1 = IOB_S2_1;
	iob IOB_S3_0 = IOB_S3_0;
	iob IOB_S3_1 = IOB_S3_1;
	iob IOB_S4_0 = IOB_S4_0;
	iob IOB_S4_1 = IOB_S4_1;
	iob IOB_S5_0 = IOB_S5_0;
	iob IOB_S5_1 = IOB_S5_1;
	iob IOB_S6_0 = IOB_S6_0;
	iob IOB_S6_1 = IOB_S6_1;
	iob IOB_N1_0 = IOB_N1_0;
	iob IOB_N1_1 = IOB_N1_1;
	iob IOB_N2_0 = IOB_N2_0;
	iob IOB_N2_1 = IOB_N2_1;
	iob IOB_N3_0 = IOB_N3_0;
	iob IOB_N3_1 = IOB_N3_1;
	iob IOB_N4_0 = IOB_N4_0;
	iob IOB_N4_1 = IOB_N4_1;
	iob IOB_N5_0 = IOB_N5_0;
	iob IOB_N5_1 = IOB_N5_1;
	iob IOB_N6_0 = IOB_N6_0;
	iob IOB_N6_1 = IOB_N6_1;
	special GB0_FABRIC {
		cell D0X4Y0;
	}
	special GB1_FABRIC {
		cell D0X4Y9;
	}
	special GB2_FABRIC {
		cell D0X7Y5;
	}
	special GB3_FABRIC {
		cell D0X0Y5;
	}
	special GB4_FABRIC {
		cell D0X3Y9;
	}
	special GB5_FABRIC {
		cell D0X3Y0;
	}
	special GB6_FABRIC {
		cell D0X0Y4;
	}
	special GB7_FABRIC {
		cell D0X7Y4;
	}
	special GB0_IO {
		io GB_IN = IOB_E4_1;
	}
	special GB1_IO {
		io GB_IN = IOB_W4_1;
	}
	special GB2_IO {
		io GB_IN = IOB_N4_0;
	}
	special GB3_IO {
		io GB_IN = IOB_S4_0;
	}
	special GB4_IO {
		io GB_IN = IOB_W5_0;
	}
	special GB5_IO {
		io GB_IN = IOB_E5_0;
	}
	special GB6_IO {
		io GB_IN = IOB_S3_1;
	}
	special GB7_IO {
		io GB_IN = IOB_N3_1;
	}
	special LATCH_IO_W {
		cell D0X0Y3;
	}
	special LATCH_IO_E {
		cell D0X7Y6;
	}
	special LATCH_IO_S {
		cell D0X2Y0;
	}
	special LATCH_IO_N {
		cell D0X5Y9;
	}
}

// iCE40LM4K iCE40LM2K iCE40LM1K
chip CHIP7 {
	kind ice40r04;
	columns 26;
	rows 22;
	col_bio_split X23;
	cols_bram X6, X19;
	row_mid Y11;
	row_colbuf Y5 = Y0..Y11;
	row_colbuf Y17 = Y11..Y22;
	cfg_io SPI_SO = IOB_S23_0;
	cfg_io SPI_SI = IOB_S23_1;
	cfg_io SPI_SCK = IOB_S24_0;
	cfg_io SPI_CS_B = IOB_S24_1;
	iob IOB_S5_0 = IOB_S5_0;
	iob IOB_S5_1 = IOB_S5_1;
	iob IOB_S6_0 = IOB_S6_0;
	iob IOB_S6_1 = IOB_S6_1;
	iob IOB_S7_0 = IOB_S7_0;
	iob IOB_S7_1 = IOB_S7_1;
	iob IOB_S8_0 = IOB_S8_0;
	iob IOB_S8_1 = IOB_S8_1;
	iob IOB_S10_0 = IOB_S10_0;
	iob IOB_S10_1 = IOB_S10_1;
	iob IOB_S12_0 = IOB_S12_0;
	iob IOB_S12_1 = IOB_S12_1;
	iob IOB_S13_0 = IOB_S13_0;
	iob IOB_S13_1 = IOB_S13_1;
	iob IOB_S14_0 = IOB_S14_0;
	iob IOB_S14_1 = IOB_S14_1;
	iob IOB_S19_0 = IOB_S19_0;
	iob IOB_S19_1 = IOB_S19_1;
	iob IOB_S21_0 = IOB_S21_0;
	iob IOB_S21_1 = IOB_S21_1;
	iob IOB_S22_0 = IOB_S22_0;
	iob IOB_S22_1 = IOB_S22_1;
	iob IOB_S23_0 = IOB_S23_0;
	iob IOB_S23_1 = IOB_S23_1;
	iob IOB_S24_0 = IOB_S24_0;
	iob IOB_S24_1 = IOB_S24_1;
	iob IOB_N4_0 = IOB_N4_0;
	iob IOB_N4_1 = IOB_N4_1;
	iob IOB_N5_0 = IOB_N5_0;
	iob IOB_N5_1 = IOB_N5_1;
	iob IOB_N6_0 = IOB_N6_0;
	iob IOB_N6_1 = IOB_N6_1;
	iob IOB_N7_0 = IOB_N7_0;
	iob IOB_N7_1 = IOB_N7_1;
	iob IOB_N8_0 = IOB_N8_0;
	iob IOB_N8_1 = IOB_N8_1;
	iob IOB_N9_0 = IOB_N9_0;
	iob IOB_N9_1 = IOB_N9_1;
	iob IOB_N12_0 = IOB_N12_0;
	iob IOB_N12_1 = IOB_N12_1;
	iob IOB_N13_0 = IOB_N13_0;
	iob IOB_N13_1 = IOB_N13_1;
	iob IOB_N14_0 = IOB_N14_0;
	iob IOB_N14_1 = IOB_N14_1;
	iob IOB_N15_0 = IOB_N15_0;
	iob IOB_N15_1 = IOB_N15_1;
	iob IOB_N16_0 = IOB_N16_0;
	iob IOB_N16_1 = IOB_N16_1;
	iob IOB_N17_0 = IOB_N17_0;
	iob IOB_N17_1 = IOB_N17_1;
	iob IOB_N18_0 = IOB_N18_0;
	iob IOB_N18_1 = IOB_N18_1;
	iob IOB_N19_0 = IOB_N19_0;
	iob IOB_N19_1 = IOB_N19_1;
	iob IOB_N21_0 = IOB_N21_0;
	iob IOB_N21_1 = IOB_N21_1;
	iob IOB_N22_0 = IOB_N22_0;
	iob IOB_N22_1 = IOB_N22_1;
	iob IOB_N23_0 = IOB_N23_0;
	iob IOB_N23_1 = IOB_N23_1;
	special GB0_FABRIC {
		cell D0X13Y0;
	}
	special GB1_FABRIC {
		cell D0X13Y21;
	}
	special GB2_FABRIC {
		cell D0X19Y21;
	}
	special GB3_FABRIC {
		cell D0X6Y21;
	}
	special GB4_FABRIC {
		cell D0X12Y21;
	}
	special GB5_FABRIC {
		cell D0X12Y0;
	}
	special GB6_FABRIC {
		cell D0X6Y0;
	}
	special GB7_FABRIC {
		cell D0X19Y0;
	}
	special GB0_IO {
		io GB_IN = IOB_S19_0;
	}
	special GB1_IO {
		io GB_IN = IOB_S6_1;
	}
	special GB2_IO {
		io GB_IN = IOB_N13_0;
	}
	special GB3_IO {
		io GB_IN = IOB_S13_0;
	}
	special GB6_IO {
		io GB_IN = IOB_S12_1;
	}
	special GB7_IO {
		io GB_IN = IOB_N12_1;
	}
	special LATCH_IO_S {
		cell D0X14Y0;
	}
	special LATCH_IO_N {
		cell D0X14Y21;
	}
	special WARMBOOT {
		cell D0X25Y1;
		cell D0X23Y0;
		cell D0X24Y0;
	}
	special PLL_S {
		cell D0X0Y0;
		cell D0X25Y0;
		cell D0X1Y0;
		cell D0X2Y0;
		cell D0X3Y0;
		cell D0X4Y0;
		cell D0X5Y0;
		cell D0X7Y0;
		cell D0X8Y0;
		cell D0X9Y0;
		cell D0X10Y0;
		cell D0X11Y0;
		cell D0X12Y0;
		cell D0X13Y0;
		cell D0X14Y0;
		cell D0X15Y0;
		cell D0X16Y0;
		cell D0X17Y0;
		cell D0X18Y0;
		io PLL_A = IOB_S12_1;
		io PLL_B = IOB_S13_0;
	}
	special PLL_N {
		cell D0X0Y21;
		cell D0X25Y21;
		cell D0X1Y21;
		cell D0X2Y21;
		cell D0X3Y21;
		cell D0X4Y21;
		cell D0X5Y21;
		cell D0X7Y21;
		cell D0X8Y21;
		cell D0X9Y21;
		cell D0X10Y21;
		cell D0X11Y21;
		cell D0X12Y21;
		cell D0X13Y21;
		cell D0X14Y21;
		cell D0X15Y21;
		cell D0X16Y21;
		cell D0X17Y21;
		cell D0X18Y21;
		io PLL_A = IOB_N12_1;
		io PLL_B = IOB_N13_0;
	}
	special SPI_W {
		cell D0X0Y1;
		cell D0X0Y2;
		cell D0X0Y3;
		cell D0X0Y4;
		cell D0X0Y5;
		cell D0X0Y6;
		cell D0X0Y7;
		cell D0X0Y8;
		cell D0X0Y9;
		cell D0X0Y10;
		cell D0X1Y0;
		cell D0X2Y0;
		cell D0X3Y0;
		cell D0X4Y0;
		cell D0X9Y0;
		io SPI_COPI = IOB_S6_1;
		io SPI_CIPO = IOB_S6_0;
		io SPI_SCK = IOB_S7_0;
		io SPI_CS_B0 = IOB_S7_1;
		io SPI_CS_B1 = IOB_S5_1;
	}
	special SPI_E {
		cell D0X25Y1;
		cell D0X25Y2;
		cell D0X25Y3;
		cell D0X25Y4;
		cell D0X25Y5;
		cell D0X25Y6;
		cell D0X25Y7;
		cell D0X25Y8;
		cell D0X25Y9;
		cell D0X25Y10;
		cell D0X15Y0;
		cell D0X16Y0;
		cell D0X17Y0;
		cell D0X18Y0;
		cell D0X20Y0;
		io SPI_COPI = IOB_S23_1;
		io SPI_CIPO = IOB_S23_0;
		io SPI_SCK = IOB_S24_0;
		io SPI_CS_B0 = IOB_S24_1;
		io SPI_CS_B1 = IOB_S21_1;
	}
	special I2C_W {
		cell D0X0Y11;
		cell D0X0Y12;
		cell D0X0Y13;
		cell D0X0Y14;
		cell D0X0Y15;
		cell D0X0Y16;
		cell D0X0Y17;
		cell D0X0Y18;
		cell D0X0Y19;
		cell D0X0Y20;
		cell D0X2Y21;
		cell D0X3Y21;
		io I2C_SCL = IOB_N6_0;
		io I2C_SDA = IOB_N5_1;
	}
	special I2C_E {
		cell D0X25Y11;
		cell D0X25Y12;
		cell D0X25Y13;
		cell D0X25Y14;
		cell D0X25Y15;
		cell D0X25Y16;
		cell D0X25Y17;
		cell D0X25Y18;
		cell D0X25Y19;
		cell D0X25Y20;
		cell D0X10Y21;
		cell D0X11Y21;
		io I2C_SCL = IOB_N22_1;
		io I2C_SDA = IOB_N21_1;
	}
	special LSOSC {
		cell D0X25Y20;
		cell D0X24Y21;
	}
	special HSOSC {
		cell D0X0Y20;
		cell D0X1Y21;
	}
}

// iCE5LP4K iCE5LP2K iCE5LP1K
chip CHIP8 {
	kind ice40t04;
	columns 26;
	rows 22;
	col_bio_split X12;
	cols_bram X6, X19;
	row_mid Y11;
	row_colbuf Y5 = Y0..Y11;
	row_colbuf Y17 = Y11..Y22;
	cfg_io SPI_SO = IOB_S23_0;
	cfg_io SPI_SI = IOB_S23_1;
	cfg_io SPI_SCK = IOB_S24_0;
	cfg_io SPI_CS_B = IOB_S24_1;
	iob IOB_S5_0 = IOB_S5_0;
	iob IOB_S5_1 = IOB_S5_1;
	iob IOB_S6_0 = IOB_S6_0;
	iob IOB_S6_1 = IOB_S6_1;
	iob IOB_S7_0 = IOB_S7_0;
	iob IOB_S7_1 = IOB_S7_1;
	iob IOB_S8_0 = IOB_S8_0;
	iob IOB_S8_1 = IOB_S8_1;
	iob IOB_S9_0 = IOB_S9_0;
	iob IOB_S9_1 = IOB_S9_1;
	iob IOB_S12_0 = IOB_S12_0;
	iob IOB_S12_1 = IOB_S12_1;
	iob IOB_S13_0 = IOB_S13_0;
	iob IOB_S13_1 = IOB_S13_1;
	iob IOB_S14_0 = IOB_S14_0;
	iob IOB_S14_1 = IOB_S14_1;
	iob IOB_S15_0 = IOB_S15_0;
	iob IOB_S15_1 = IOB_S15_1;
	iob IOB_S16_0 = IOB_S16_0;
	iob IOB_S16_1 = IOB_S16_1;
	iob IOB_S17_0 = IOB_S17_0;
	iob IOB_S17_1 = IOB_S17_1;
	iob IOB_S18_0 = IOB_S18_0;
	iob IOB_S18_1 = IOB_S18_1;
	iob IOB_S19_0 = IOB_S19_0;
	iob IOB_S19_1 = IOB_S19_1;
	iob IOB_S20_0 = IOB_S20_0;
	iob IOB_S20_1 = IOB_S20_1;
	iob IOB_S21_0 = IOB_S21_0;
	iob IOB_S21_1 = IOB_S21_1;
	iob IOB_S22_0 = IOB_S22_0;
	iob IOB_S22_1 = IOB_S22_1;
	iob IOB_S23_0 = IOB_S23_0;
	iob IOB_S23_1 = IOB_S23_1;
	iob IOB_S24_0 = IOB_S24_0;
	iob IOB_S24_1 = IOB_S24_1;
	iob IOB_N4_0 = IOB_N4_0;
	iob IOB_N5_0 = IOB_N5_0;
	iob IOB_N6_0 = IOB_N6_0;
	iob IOB_N8_0 = IOB_N8_0;
	iob IOB_N8_1 = IOB_N8_1;
	iob IOB_N9_0 = IOB_N9_0;
	iob IOB_N9_1 = IOB_N9_1;
	iob IOB_N12_0 = IOB_N12_0;
	iob IOB_N12_1 = IOB_N12_1;
	iob IOB_N13_0 = IOB_N13_0;
	iob IOB_N13_1 = IOB_N13_1;
	iob IOB_N16_0 = IOB_N16_0;
	iob IOB_N16_1 = IOB_N16_1;
	iob IOB_N17_0 = IOB_N17_0;
	iob IOB_N17_1 = IOB_N17_1;
	iob IOB_N18_0 = IOB_N18_0;
	iob IOB_N18_1 = IOB_N18_1;
	iob IOB_N19_0 = IOB_N19_0;
	iob IOB_N19_1 = IOB_N19_1;
	iob IOB_N21_0 = IOB_N21_0;
	io_od IOB_N4_0;
	io_od IOB_N5_0;
	io_od IOB_N6_0;
	io_od IOB_N21_0;
	special GB0_FABRIC {
		cell D0X13Y0;
	}
	special GB1_FABRIC {
		cell D0X13Y21;
	}
	special GB2_FABRIC {
		cell D0X19Y21;
	}
	special GB3_FABRIC {
		cell D0X6Y21;
	}
	special GB4_FABRIC {
		cell D0X12Y21;
	}
	special GB5_FABRIC {
		cell D0X12Y0;
	}
	special GB6_FABRIC {
		cell D0X6Y0;
	}
	special GB7_FABRIC {
		cell D0X19Y0;
	}
	special GB0_IO {
		io GB_IN = IOB_S19_1;
	}
	special GB1_IO {
		io GB_IN = IOB_S6_1;
	}
	special GB2_IO {
		io GB_IN = IOB_N13_0;
	}
	special GB3_IO {
		io GB_IN = IOB_S13_0;
	}
	special GB6_IO {
		io GB_IN = IOB_S12_1;
	}
	special GB7_IO {
		io GB_IN = IOB_N12_1;
	}
	special LATCH_IO_S {
		cell D0X14Y0;
	}
	special LATCH_IO_N {
		cell D0X14Y21;
	}
	special WARMBOOT {
		cell D0X22Y0;
		cell D0X23Y0;
		cell D0X24Y0;
	}
	special PLL_N {
		cell D0X0Y21;
		cell D0X25Y21;
		cell D0X1Y21;
		cell D0X2Y21;
		cell D0X3Y21;
		cell D0X4Y21;
		cell D0X5Y21;
		cell D0X7Y21;
		cell D0X8Y21;
		cell D0X9Y21;
		cell D0X10Y21;
		cell D0X11Y21;
		cell D0X12Y21;
		cell D0X13Y21;
		cell D0X14Y21;
		cell D0X15Y21;
		cell D0X16Y21;
		cell D0X17Y21;
		cell D0X18Y21;
		io PLL_A = IOB_N12_1;
		io PLL_B = IOB_N13_0;
	}
	special PLL_STUB_S {
		cell D0X14Y0;
		io PLL_A = IOB_S12_1;
		io PLL_B = IOB_S13_0;
	}
	special SPI_W {
		cell D0X0Y1;
		cell D0X0Y2;
		cell D0X0Y3;
		cell D0X0Y4;
		io SPI_COPI = IOB_S6_1;
		io SPI_CIPO = IOB_S6_0;
		io SPI_SCK = IOB_S7_0;
		io SPI_CS_B0 = IOB_S7_1;
		io SPI_CS_B1 = IOB_S5_1;
	}
	special SPI_E {
		cell D0X25Y1;
		cell D0X25Y2;
		cell D0X25Y3;
		cell D0X25Y4;
		io SPI_COPI = IOB_S23_1;
		io SPI_CIPO = IOB_S23_0;
		io SPI_SCK = IOB_S24_0;
		io SPI_CS_B0 = IOB_S24_1;
		io SPI_CS_B1 = IOB_S21_1;
	}
	special I2C_W {
		cell D0X0Y19;
		cell D0X0Y20;
		io I2C_SCL = IOB_N13_0;
		io I2C_SDA = IOB_N12_1;
	}
	special I2C_E {
		cell D0X25Y19;
		cell D0X25Y20;
		io I2C_SCL = IOB_N19_1;
		io I2C_SDA = IOB_N19_0;
	}
	special LFOSC {
		cell D0X25Y18;
		cell D0X25Y19;
	}
	special HFOSC {
		cell D0X0Y18;
		cell D0X0Y19;
		cell D0X25Y18;
		cell D0X25Y19;
	}
	special TRIM {
		cell D0X0Y16;
	}
	special IR_DRV {
		cell D0X25Y17;
		cell D0X25Y19;
		cell D0X25Y20;
		io IR_LED = IOB_N21_0;
	}
	special RGB_DRV {
		cell D0X0Y18;
		cell D0X0Y19;
		cell D0X0Y20;
		io RGB_LED0 = IOB_N4_0;
		io RGB_LED1 = IOB_N5_0;
		io RGB_LED2 = IOB_N6_0;
	}
	special LED_DRV_CUR {
		cell D0X25Y18;
		cell D0X25Y19;
	}
	special LEDD_IP {
		cell D0X0Y18;
		cell D0X0Y19;
	}
	special MAC16_X0Y5 {
		cell D0X0Y5;
		cell D0X0Y6;
		cell D0X0Y7;
		cell D0X0Y8;
		cell D0X0Y9;
	}
	special MAC16_X0Y13 {
		cell D0X0Y13;
		cell D0X0Y14;
		cell D0X0Y15;
		cell D0X0Y16;
		cell D0X0Y17;
	}
	special MAC16_X25Y5 {
		cell D0X25Y5;
		cell D0X25Y6;
		cell D0X25Y7;
		cell D0X25Y8;
		cell D0X25Y9;
	}
	special MAC16_X25Y13 {
		cell D0X25Y13;
		cell D0X25Y14;
		cell D0X25Y15;
		cell D0X25Y16;
		cell D0X25Y17;
	}
	special SMCCLK {
		cell D0X25Y3;
	}
}

// iCE40UP5K iCE40UP3K
chip CHIP9 {
	kind ice40t05;
	columns 26;
	rows 32;
	col_bio_split X12;
	cols_bram X6, X19;
	row_mid Y21;
	row_colbuf Y5 = Y0..Y11;
	row_colbuf Y15 = Y11..Y21;
	row_colbuf Y27 = Y21..Y32;
	cfg_io SPI_SO = IOB_S23_0;
	cfg_io SPI_SI = IOB_S23_1;
	cfg_io SPI_SCK = IOB_S24_0;
	cfg_io SPI_CS_B = IOB_S24_1;
	iob IOB_S5_0 = IOB_S5_0;
	iob IOB_S5_1 = IOB_S5_1;
	iob IOB_S6_0 = IOB_S6_0;
	iob IOB_S6_1 = IOB_S6_1;
	iob IOB_S7_0 = IOB_S7_0;
	iob IOB_S7_1 = IOB_S7_1;
	iob IOB_S8_0 = IOB_S8_0;
	iob IOB_S8_1 = IOB_S8_1;
	iob IOB_S9_0 = IOB_S9_0;
	iob IOB_S9_1 = IOB_S9_1;
	iob IOB_S12_0 = IOB_S12_0;
	iob IOB_S12_1 = IOB_S12_1;
	iob IOB_S13_0 = IOB_S13_0;
	iob IOB_S13_1 = IOB_S13_1;
	iob IOB_S14_0 = IOB_S14_0;
	iob IOB_S14_1 = IOB_S14_1;
	iob IOB_S15_0 = IOB_S15_0;
	iob IOB_S15_1 = IOB_S15_1;
	iob IOB_S16_0 = IOB_S16_0;
	iob IOB_S16_1 = IOB_S16_1;
	iob IOB_S17_0 = IOB_S17_0;
	iob IOB_S17_1 = IOB_S17_1;
	iob IOB_S18_0 = IOB_S18_0;
	iob IOB_S18_1 = IOB_S18_1;
	iob IOB_S19_0 = IOB_S19_0;
	iob IOB_S19_1 = IOB_S19_1;
	iob IOB_S20_0 = IOB_S20_0;
	iob IOB_S20_1 = IOB_S20_1;
	iob IOB_S21_0 = IOB_S21_0;
	iob IOB_S21_1 = IOB_S21_1;
	iob IOB_S22_0 = IOB_S22_0;
	iob IOB_S22_1 = IOB_S22_1;
	iob IOB_S23_0 = IOB_S23_0;
	iob IOB_S23_1 = IOB_S23_1;
	iob IOB_S24_0 = IOB_S24_0;
	iob IOB_S24_1 = IOB_S24_1;
	iob IOB_N4_0 = IOB_N4_0;
	iob IOB_N5_0 = IOB_N5_0;
	iob IOB_N6_0 = IOB_N6_0;
	iob IOB_N8_0 = IOB_N8_0;
	iob IOB_N8_1 = IOB_N8_1;
	iob IOB_N9_0 = IOB_N9_0;
	iob IOB_N9_1 = IOB_N9_1;
	iob IOB_N12_0 = IOB_N12_0;
	iob IOB_N12_1 = IOB_N12_1;
	iob IOB_N13_0 = IOB_N13_0;
	iob IOB_N13_1 = IOB_N13_1;
	iob IOB_N16_0 = IOB_N16_0;
	iob IOB_N16_1 = IOB_N16_1;
	iob IOB_N17_0 = IOB_N17_0;
	iob IOB_N17_1 = IOB_N17_1;
	iob IOB_N18_0 = IOB_N18_0;
	iob IOB_N18_1 = IOB_N18_1;
	iob IOB_N19_0 = IOB_N19_0;
	iob IOB_N19_1 = IOB_N19_1;
	iob IOB_N21_0 = IOB_N21_0;
	io_od IOB_N4_0;
	io_od IOB_N5_0;
	io_od IOB_N6_0;
	special GB0_FABRIC {
		cell D0X13Y0;
	}
	special GB1_FABRIC {
		cell D0X13Y31;
	}
	special GB2_FABRIC {
		cell D0X19Y31;
	}
	special GB3_FABRIC {
		cell D0X6Y31;
	}
	special GB4_FABRIC {
		cell D0X12Y31;
	}
	special GB5_FABRIC {
		cell D0X12Y0;
	}
	special GB6_FABRIC {
		cell D0X6Y0;
	}
	special GB7_FABRIC {
		cell D0X19Y0;
	}
	special GB0_IO {
		io GB_IN = IOB_S19_1;
	}
	special GB1_IO {
		io GB_IN = IOB_S6_1;
	}
	special GB2_IO {
		io GB_IN = IOB_N13_0;
	}
	special GB3_IO {
		io GB_IN = IOB_S13_0;
	}
	special GB6_IO {
		io GB_IN = IOB_S12_1;
	}
	special GB7_IO {
		io GB_IN = IOB_N12_1;
	}
	special LATCH_IO_S {
		cell D0X14Y0;
	}
	special LATCH_IO_N {
		cell D0X14Y31;
	}
	special WARMBOOT {
		cell D0X22Y0;
		cell D0X23Y0;
		cell D0X24Y0;
	}
	special PLL_N {
		cell D0X0Y31;
		cell D0X25Y31;
		cell D0X1Y31;
		cell D0X2Y31;
		cell D0X3Y31;
		cell D0X4Y31;
		cell D0X5Y31;
		cell D0X7Y31;
		cell D0X8Y31;
		cell D0X9Y31;
		cell D0X10Y31;
		cell D0X11Y31;
		cell D0X12Y31;
		cell D0X13Y31;
		cell D0X14Y31;
		cell D0X15Y31;
		cell D0X16Y31;
		cell D0X17Y31;
		cell D0X18Y31;
		io PLL_A = IOB_N12_1;
		io PLL_B = IOB_N13_0;
	}
	special PLL_STUB_S {
		cell D0X14Y0;
		io PLL_A = IOB_S12_1;
		io PLL_B = IOB_S13_0;
	}
	special SPI_W {
		cell D0X0Y19;
		cell D0X0Y20;
		cell D0X0Y21;
		cell D0X0Y22;
		io SPI_COPI = IOB_S6_1;
		io SPI_CIPO = IOB_S6_0;
		io SPI_SCK = IOB_S7_0;
		io SPI_CS_B0 = IOB_S7_1;
		io SPI_CS_B1 = IOB_S5_1;
	}
	special SPI_E {
		cell D0X25Y19;
		cell D0X25Y20;
		cell D0X25Y21;
		cell D0X25Y22;
		io SPI_COPI = IOB_S23_1;
		io SPI_CIPO = IOB_S23_0;
		io SPI_SCK = IOB_S24_0;
		io SPI_CS_B0 = IOB_S24_1;
		io SPI_CS_B1 = IOB_S21_1;
	}
	special I2C_W {
		cell D0X0Y29;
		cell D0X0Y30;
		io I2C_SCL = IOB_N13_0;
		io I2C_SDA = IOB_N12_1;
	}
	special I2C_E {
		cell D0X25Y29;
		cell D0X25Y30;
		io I2C_SCL = IOB_N19_1;
		io I2C_SDA = IOB_N19_0;
	}
	special LFOSC {
		cell D0X25Y28;
		cell D0X25Y29;
	}
	special HFOSC {
		cell D0X0Y28;
		cell D0X0Y29;
		cell D0X25Y28;
		cell D0X25Y29;
	}
	special TRIM {
		cell D0X0Y16;
	}
	special I3C {
		cell D0X25Y27;
		cell D0X25Y30;
		io I3C0 = IOB_N19_0;
		io I3C1 = IOB_N19_1;
	}
	special RGB_DRV {
		cell D0X0Y28;
		cell D0X0Y29;
		cell D0X0Y30;
		io RGB_LED0 = IOB_N4_0;
		io RGB_LED1 = IOB_N5_0;
		io RGB_LED2 = IOB_N6_0;
	}
	special LED_DRV_CUR {
		cell D0X25Y28;
		cell D0X25Y29;
	}
	special LEDD_IP {
		cell D0X0Y28;
		cell D0X0Y29;
	}
	special MAC16_X0Y5 {
		cell D0X0Y5;
		cell D0X0Y6;
		cell D0X0Y7;
		cell D0X0Y8;
		cell D0X0Y9;
	}
	special MAC16_X0Y10 {
		cell D0X0Y10;
		cell D0X0Y11;
		cell D0X0Y12;
		cell D0X0Y13;
		cell D0X0Y14;
	}
	special MAC16_X0Y23 {
		cell D0X0Y23;
		cell D0X0Y24;
		cell D0X0Y25;
		cell D0X0Y26;
		cell D0X0Y27;
	}
	special MAC16_X25Y5 {
		cell D0X25Y5;
		cell D0X25Y6;
		cell D0X25Y7;
		cell D0X25Y8;
		cell D0X25Y9;
	}
	special MAC16_X25Y10 {
		cell D0X25Y10;
		cell D0X25Y11;
		cell D0X25Y12;
		cell D0X25Y13;
		cell D0X25Y14;
	}
	special MAC16_X25Y15 {
		cell D0X25Y15;
		cell D0X25Y16;
		cell D0X25Y17;
		cell D0X25Y18;
		cell D0X25Y19;
	}
	special MAC16_X25Y23 {
		cell D0X25Y23;
		cell D0X25Y24;
		cell D0X25Y25;
		cell D0X25Y26;
		cell D0X25Y27;
	}
	special MAC16_TRIM_X0Y15 {
		cell D0X0Y15;
		cell D0X0Y16;
		cell D0X0Y17;
		cell D0X0Y18;
		cell D0X0Y19;
	}
	special SPRAM_W {
		cell D0X0Y1;
		cell D0X0Y2;
		cell D0X0Y3;
		cell D0X0Y4;
	}
	special SPRAM_E {
		cell D0X25Y1;
		cell D0X25Y2;
		cell D0X25Y3;
		cell D0X25Y4;
	}
	special SMCCLK {
		cell D0X25Y9;
	}
}

// iCE40UL1K iCE40UL640
chip CHIP10 {
	kind ice40t01;
	columns 14;
	rows 16;
	col_bio_split X11;
	cols_bram X3, X10;
	row_mid Y7;
	row_colbuf Y3 = Y0..Y7;
	row_colbuf Y11 = Y7..Y16;
	cfg_io SPI_SO = IOB_S11_0;
	cfg_io SPI_SI = IOB_S11_1;
	cfg_io SPI_SCK = IOB_S12_0;
	cfg_io SPI_CS_B = IOB_S12_1;
	iob IOB_S2_0 = IOB_S2_0;
	iob IOB_S2_1 = IOB_S2_1;
	iob IOB_S3_0 = IOB_S3_0;
	iob IOB_S3_1 = IOB_S3_1;
	iob IOB_S4_0 = IOB_S4_0;
	iob IOB_S4_1 = IOB_S4_1;
	iob IOB_S6_0 = IOB_S6_0;
	iob IOB_S6_1 = IOB_S6_1;
	iob IOB_S7_0 = IOB_S7_0;
	iob IOB_S7_1 = IOB_S7_1;
	iob IOB_S9_0 = IOB_S9_0;
	iob IOB_S9_1 = IOB_S9_1;
	iob IOB_S10_0 = IOB_S10_0;
	iob IOB_S10_1 = IOB_S10_1;
	iob IOB_S11_0 = IOB_S11_0;
	iob IOB_S11_1 = IOB_S11_1;
	iob IOB_S12_0 = IOB_S12_0;
	iob IOB_S12_1 = IOB_S12_1;
	iob IOB_N2_0 = IOB_N2_0;
	iob IOB_N2_1 = IOB_N2_1;
	iob IOB_N3_0 = IOB_N3_0;
	iob IOB_N3_1 = IOB_N3_1;
	iob IOB_N4_0 = IOB_N4_0;
	iob IOB_N4_1 = IOB_N4_1;
	iob IOB_N5_0 = IOB_N5_0;
	iob IOB_N5_1 = IOB_N5_1;
	iob IOB_N6_0 = IOB_N6_0;
	iob IOB_N6_1 = IOB_N6_1;
	iob IOB_N7_0 = IOB_N7_0;
	iob IOB_N7_1 = IOB_N7_1;
	iob IOB_N9_0 = IOB_N9_0;
	iob IOB_N9_1 = IOB_N9_1;
	iob IOB_N10_0 = IOB_N10_0;
	iob IOB_N10_1 = IOB_N10_1;
	io_od IOB_N2_0;
	io_od IOB_N2_1;
	io_od IOB_N3_0;
	io_od IOB_N10_0;
	io_od IOB_N10_1;
	special GB0_FABRIC {
		cell D0X7Y0;
	}
	special GB1_FABRIC {
		cell D0X7Y15;
	}
	special GB2_FABRIC {
		cell D0X10Y15;
	}
	special GB3_FABRIC {
		cell D0X3Y15;
	}
	special GB4_FABRIC {
		cell D0X6Y15;
	}
	special GB5_FABRIC {
		cell D0X6Y0;
	}
	special GB6_FABRIC {
		cell D0X3Y0;
	}
	special GB7_FABRIC {
		cell D0X10Y0;
	}
	special GB0_IO {
		io GB_IN = IOB_S10_1;
	}
	special GB1_IO {
		io GB_IN = IOB_S3_1;
	}
	special GB2_IO {
		io GB_IN = IOB_N7_0;
	}
	special GB3_IO {
		io GB_IN = IOB_S7_0;
	}
	special GB6_IO {
		io GB_IN = IOB_S6_1;
	}
	special GB7_IO {
		io GB_IN = IOB_N6_1;
	}
	special LATCH_IO_S {
		cell D0X5Y0;
	}
	special LATCH_IO_N {
		cell D0X5Y15;
	}
	special WARMBOOT {
		cell D0X13Y12;
	}
	special PLL_S {
		cell D0X0Y0;
		cell D0X13Y0;
		cell D0X0Y1;
		cell D0X1Y0;
		cell D0X2Y0;
		cell D0X4Y0;
		cell D0X5Y0;
		cell D0X6Y0;
		cell D0X7Y0;
		cell D0X8Y0;
		cell D0X9Y0;
		io PLL_A = IOB_S6_1;
		io PLL_B = IOB_S7_0;
	}
	special I2C_FIFO_W {
		cell D0X0Y1;
		cell D0X0Y2;
		cell D0X0Y3;
		cell D0X0Y12;
		io I2C_SCL = IOB_S3_1;
		io I2C_SDA = IOB_S3_0;
	}
	special I2C_FIFO_E {
		cell D0X13Y1;
		cell D0X13Y2;
		cell D0X13Y3;
		cell D0X13Y12;
		io I2C_SCL = IOB_S9_1;
		io I2C_SDA = IOB_S9_0;
	}
	special LFOSC {
		cell D0X13Y1;
		cell D0X13Y3;
	}
	special HFOSC {
		cell D0X0Y1;
		cell D0X0Y3;
	}
	special TRIM {
		cell D0X0Y13;
	}
	special RGB_DRV {
		cell D0X0Y1;
		cell D0X0Y2;
		cell D0X0Y3;
		cell D0X0Y14;
		io RGB_LED0 = IOB_N2_0;
		io RGB_LED1 = IOB_N2_1;
		io RGB_LED2 = IOB_N3_0;
	}
	special IR500_DRV {
		cell D0X13Y1;
		cell D0X13Y2;
		cell D0X13Y3;
		cell D0X13Y14;
		io IR_LED = IOB_N10_0;
		io BARCODE_LED = IOB_N10_1;
	}
	special LED_DRV_CUR {
		cell D0X13Y2;
	}
	special LEDD_IP {
		cell D0X0Y2;
		cell D0X0Y3;
		cell D0X0Y12;
		cell D0X0Y14;
	}
	special IR_IP {
		cell D0X13Y3;
		cell D0X13Y12;
		cell D0X13Y13;
		cell D0X13Y14;
	}
	special SMCCLK {
		cell D0X13Y12;
	}
}

// iCE65L04-DI
bond BOND0 {
	pin 1 = IOB_W20_1;
	pin 2 = IOB_W20_0;
	pin 3 = IOB_W19_1;
	pin 4 = IOB_W19_0;
	pin 5 = GND;
	pin 7 = VCCIO3;
	pin 9 = IOB_W18_1;
	pin 10 = IOB_W18_0;
	pin 11 = IOB_W17_1;
	pin 12 = IOB_W17_0;
	pin 13 = VCCINT;
	pin 14 = IOB_W16_1;
	pin 15 = IOB_W16_0;
	pin 16 = IOB_W15_1;
	pin 17 = IOB_W15_0;
	pin 18 = GND;
	pin 19 = IOB_W14_1;
	pin 20 = IOB_W14_0;
	pin 21 = GND;
	pin 23 = IOB_W13_1;
	pin 24 = IOB_W13_0;
	pin 25 = VCCIO3;
	pin 26 = VCCINT;
	pin 27 = IOB_W12_1;
	pin 28 = IOB_W12_0;
	pin 29 = IOB_W11_1;
	pin 30 = IOB_W11_0;
	pin 31 = VCCIO3;
	pin 32 = VREF;
	pin 33 = GND;
	pin 34 = IOB_W10_1;
	pin 35 = IOB_W10_0;
	pin 36 = GND;
	pin 37 = IOB_W9_1;
	pin 38 = IOB_W9_0;
	pin 39 = VCCIO3;
	pin 41 = GND;
	pin 43 = IOB_W8_1;
	pin 44 = IOB_W8_0;
	pin 45 = GND;
	pin 46 = IOB_W7_1;
	pin 47 = IOB_W7_0;
	pin 48 = IOB_W6_1;
	pin 49 = IOB_W6_0;
	pin 50 = IOB_W5_1;
	pin 51 = IOB_W5_0;
	pin 52 = VCCINT;
	pin 53 = IOB_W4_1;
	pin 54 = IOB_W4_0;
	pin 55 = VCCIO3;
	pin 57 = GND;
	pin 59 = IOB_W3_1;
	pin 60 = IOB_W3_0;
	pin 61 = IOB_W2_1;
	pin 62 = IOB_W2_0;
	pin 63 = IOB_W1_1;
	pin 64 = IOB_W1_0;
	pin 65 = IOB_S1_0;
	pin 66 = IOB_S1_1;
	pin 67 = IOB_S2_0;
	pin 68 = GND;
	pin 69 = IOB_S2_1;
	pin 70 = IOB_S3_0;
	pin 71 = IOB_S3_1;
	pin 72 = IOB_S4_0;
	pin 73 = IOB_S4_1;
	pin 74 = IOB_S5_0;
	pin 75 = VCCIO2;
	pin 76 = IOB_S5_1;
	pin 77 = IOB_S6_0;
	pin 78 = GND;
	pin 79 = IOB_S6_1;
	pin 80 = IOB_S7_0;
	pin 81 = IOB_S7_1;
	pin 82 = IOB_S8_0;
	pin 83 = IOB_S8_1;
	pin 84 = IOB_S9_0;
	pin 85 = IOB_S9_1;
	pin 86 = IOB_S10_0;
	pin 87 = GND;
	pin 88 = IOB_S10_1;
	pin 89 = IOB_S11_0;
	pin 90 = VCCINT;
	pin 91 = IOB_S11_1;
	pin 92 = IOB_S12_0;
	pin 93 = IOB_S12_1;
	pin 94 = IOB_S13_0;
	pin 95 = IOB_S13_1;
	pin 96 = VCCIO2;
	pin 97 = IOB_S14_0;
	pin 98 = IOB_S14_1;
	pin 99 = GND;
	pin 100 = IOB_S15_0;
	pin 101 = IOB_S15_1;
	pin 102 = IOB_S16_0;
	pin 103 = IOB_S16_1;
	pin 104 = IOB_S17_0;
	pin 105 = IOB_S17_1;
	pin 106 = IOB_S18_0;
	pin 107 = IOB_S18_1;
	pin 108 = VCCINT;
	pin 110 = IOB_S19_0;
	pin 111 = IOB_S19_1;
	pin 112 = VCCIO2;
	pin 113 = IOB_S20_0;
	pin 114 = GND;
	pin 115 = IOB_S20_1;
	pin 116 = IOB_S21_0;
	pin 117 = IOB_S21_1;
	pin 118 = IOB_S22_0;
	pin 119 = IOB_S22_1;
	pin 120 = CDONE;
	pin 121 = CRESET_B;
	pin 122 = IOB_S23_0;
	pin 123 = IOB_S23_1;
	pin 124 = GND;
	pin 125 = IOB_S24_0;
	pin 126 = IOB_S24_1;
	pin 127 = VCCIO_SPI;
	pin 128 = TDI;
	pin 129 = TMS;
	pin 130 = TCK;
	pin 131 = TDO;
	pin 132 = TRST_B;
	pin 133 = IOB_E1_0;
	pin 134 = IOB_E1_1;
	pin 135 = IOB_E2_0;
	pin 136 = IOB_E2_1;
	pin 137 = GND;
	pin 138 = GND;
	pin 139 = IOB_E3_0;
	pin 140 = IOB_E3_1;
	pin 141 = VCCIO1;
	pin 143 = IOB_E4_0;
	pin 144 = IOB_E4_1;
	pin 145 = IOB_E5_0;
	pin 146 = IOB_E5_1;
	pin 147 = IOB_E6_0;
	pin 148 = VCCINT;
	pin 150 = IOB_E6_1;
	pin 151 = IOB_E7_0;
	pin 152 = IOB_E7_1;
	pin 153 = IOB_E8_0;
	pin 154 = IOB_E8_1;
	pin 155 = IOB_E9_0;
	pin 156 = IOB_E9_1;
	pin 157 = GND;
	pin 159 = IOB_E10_0;
	pin 160 = IOB_E10_1;
	pin 161 = IOB_E11_0;
	pin 162 = IOB_E11_1;
	pin 163 = VCCIO1;
	pin 165 = IOB_E12_0;
	pin 166 = IOB_E12_1;
	pin 167 = IOB_E13_0;
	pin 168 = IOB_E13_1;
	pin 169 = IOB_E14_0;
	pin 170 = IOB_E14_1;
	pin 171 = GND;
	pin 173 = IOB_E15_0;
	pin 174 = IOB_E15_1;
	pin 175 = IOB_E16_0;
	pin 176 = IOB_E16_1;
	pin 177 = VCCINT;
	pin 179 = IOB_E17_0;
	pin 180 = IOB_E17_1;
	pin 181 = VCCIO1;
	pin 183 = IOB_E18_0;
	pin 184 = IOB_E18_1;
	pin 185 = GND;
	pin 186 = IOB_E19_0;
	pin 187 = IOB_E19_1;
	pin 188 = IOB_E20_0;
	pin 189 = IOB_E20_1;
	pin 190 = VPP_PUMP;
	pin 191 = VPP_DIRECT;
	pin 192 = VCCINT;
	pin 193 = VCCINT;
	pin 194 = IOB_N24_1;
	pin 195 = IOB_N24_0;
	pin 196 = IOB_N23_1;
	pin 197 = IOB_N23_0;
	pin 198 = IOB_N22_1;
	pin 199 = IOB_N22_0;
	pin 200 = IOB_N21_1;
	pin 201 = IOB_N21_0;
	pin 202 = GND;
	pin 204 = IOB_N20_1;
	pin 205 = IOB_N20_0;
	pin 206 = IOB_N19_1;
	pin 207 = IOB_N19_0;
	pin 208 = IOB_N18_1;
	pin 209 = IOB_N18_0;
	pin 210 = IOB_N17_1;
	pin 211 = IOB_N17_0;
	pin 212 = VCCIO0;
	pin 214 = IOB_N16_1;
	pin 215 = IOB_N16_0;
	pin 216 = IOB_N15_1;
	pin 217 = IOB_N15_0;
	pin 218 = IOB_N14_1;
	pin 219 = IOB_N14_0;
	pin 220 = IOB_N13_1;
	pin 221 = IOB_N13_0;
	pin 222 = GND;
	pin 224 = IOB_N12_1;
	pin 225 = IOB_N12_0;
	pin 226 = IOB_N11_1;
	pin 227 = IOB_N11_0;
	pin 228 = VCCINT;
	pin 230 = IOB_N10_1;
	pin 231 = IOB_N10_0;
	pin 232 = IOB_N9_1;
	pin 233 = IOB_N9_0;
	pin 234 = GND;
	pin 236 = IOB_N8_1;
	pin 237 = IOB_N8_0;
	pin 238 = IOB_N7_1;
	pin 239 = IOB_N7_0;
	pin 240 = IOB_N6_1;
	pin 241 = VCCIO0;
	pin 242 = VCCIO0;
	pin 243 = IOB_N6_0;
	pin 244 = IOB_N5_1;
	pin 245 = IOB_N5_0;
	pin 246 = IOB_N4_1;
	pin 247 = IOB_N4_0;
	pin 248 = IOB_N3_1;
	pin 249 = GND;
	pin 250 = IOB_N3_0;
	pin 251 = IOB_N2_1;
	pin 252 = IOB_N2_0;
	pin 253 = IOB_N1_1;
	pin 254 = IOB_N1_0;
}

// iCE65L04-CB284
bond BOND1 {
	pin A1 = NC;
	pin A2 = NC;
	pin A3 = NC;
	pin A4 = NC;
	pin A5 = IOB_N7_0;
	pin A6 = IOB_N7_1;
	pin A7 = IOB_N8_0;
	pin A8 = NC;
	pin A9 = NC;
	pin A10 = NC;
	pin A11 = NC;
	pin A12 = NC;
	pin A13 = NC;
	pin A14 = NC;
	pin A15 = IOB_N17_0;
	pin A16 = IOB_N17_1;
	pin A17 = IOB_N18_0;
	pin A18 = IOB_N18_1;
	pin A19 = NC;
	pin A20 = NC;
	pin A21 = NC;
	pin A22 = NC;
	pin B1 = NC;
	pin B22 = NC;
	pin C1 = NC;
	pin C3 = IOB_N8_1;
	pin C4 = IOB_N9_0;
	pin C5 = IOB_N9_1;
	pin C6 = IOB_N10_0;
	pin C7 = IOB_N10_1;
	pin C8 = VCCINT;
	pin C9 = IOB_N11_0;
	pin C10 = IOB_N11_1;
	pin C11 = IOB_N12_0;
	pin C12 = GND;
	pin C13 = IOB_N13_1;
	pin C14 = IOB_N14_0;
	pin C15 = IOB_N14_1;
	pin C16 = IOB_N15_0;
	pin C17 = IOB_N15_1;
	pin C18 = IOB_N16_0;
	pin C19 = IOB_N16_1;
	pin C20 = IOB_E14_1;
	pin C22 = NC;
	pin D1 = NC;
	pin D3 = VCCINT;
	pin D20 = IOB_E14_0;
	pin D22 = NC;
	pin E1 = NC;
	pin E3 = IOB_W15_1;
	pin E5 = IOB_N1_0;
	pin E6 = IOB_N1_1;
	pin E7 = IOB_N2_0;
	pin E8 = IOB_N3_1;
	pin E9 = IOB_N5_0;
	pin E10 = IOB_N12_1;
	pin E11 = IOB_N13_0;
	pin E12 = VCCIO0;
	pin E13 = GND;
	pin E14 = IOB_N22_0;
	pin E15 = IOB_N23_1;
	pin E16 = IOB_N24_1;
	pin E17 = VPP_DIRECT;
	pin E18 = VPP_PUMP;
	pin E20 = IOB_E13_1;
	pin E22 = NC;
	pin F1 = NC;
	pin F3 = IOB_W15_0;
	pin F5 = IOB_W20_1;
	pin F18 = IOB_E20_1;
	pin F20 = IOB_E13_0;
	pin F22 = NC;
	pin G1 = NC;
	pin G3 = IOB_W14_1;
	pin G5 = IOB_W20_0;
	pin G7 = IOB_W19_1;
	pin G8 = IOB_N2_1;
	pin G9 = IOB_N4_0;
	pin G10 = IOB_N5_1;
	pin G11 = IOB_N6_1;
	pin G12 = IOB_N19_1;
	pin G13 = IOB_N20_1;
	pin G14 = IOB_N21_1;
	pin G15 = IOB_N23_0;
	pin G16 = IOB_N24_0;
	pin G18 = IOB_E20_0;
	pin G20 = IOB_E12_1;
	pin G22 = IOB_E15_0;
	pin H1 = IOB_W13_1;
	pin H3 = IOB_W14_0;
	pin H5 = IOB_W17_1;
	pin H7 = IOB_W19_0;
	pin H8 = IOB_W18_1;
	pin H9 = IOB_N3_0;
	pin H10 = IOB_N4_1;
	pin H11 = IOB_N6_0;
	pin H12 = IOB_N19_0;
	pin H13 = IOB_N20_0;
	pin H14 = IOB_N21_0;
	pin H15 = IOB_N22_1;
	pin H16 = IOB_E19_1;
	pin H18 = IOB_E18_1;
	pin H20 = IOB_E12_0;
	pin H22 = NC;
	pin J1 = IOB_W13_0;
	pin J3 = GND;
	pin J5 = IOB_W17_0;
	pin J7 = VCCIO3;
	pin J8 = IOB_W18_0;
	pin J15 = IOB_E19_0;
	pin J16 = IOB_E18_0;
	pin J18 = IOB_E17_0;
	pin J20 = VCCIO1;
	pin J22 = NC;
	pin K1 = IOB_W12_1;
	pin K3 = VCCIO3;
	pin K5 = GND;
	pin K7 = IOB_W16_0;
	pin K8 = IOB_W16_1;
	pin K10 = VCCIO0;
	pin K11 = GND;
	pin K12 = VCCINT;
	pin K13 = VCCIO1;
	pin K15 = IOB_E17_1;
	pin K16 = IOB_E16_1;
	pin K18 = IOB_E10_1;
	pin K20 = IOB_E11_1;
	pin K22 = NC;
	pin L1 = IOB_W12_0;
	pin L3 = IOB_W11_1;
	pin L5 = IOB_W11_0;
	pin L7 = IOB_W6_1;
	pin L8 = IOB_W6_0;
	pin L10 = VCCINT;
	pin L11 = GND;
	pin L12 = GND;
	pin L13 = GND;
	pin L15 = IOB_E16_0;
	pin L16 = IOB_E15_1;
	pin L18 = IOB_E11_0;
	pin L20 = VCCINT;
	pin L22 = NC;
	pin M1 = VREF;
	pin M3 = IOB_W10_0;
	pin M5 = IOB_W10_1;
	pin M7 = IOB_W5_1;
	pin M8 = IOB_W5_0;
	pin M10 = GND;
	pin M11 = GND;
	pin M12 = GND;
	pin M13 = VCCINT;
	pin M15 = IOB_E4_1;
	pin M16 = IOB_E4_0;
	pin M18 = VCCIO1;
	pin M20 = IOB_E10_0;
	pin M22 = NC;
	pin N1 = GND;
	pin N3 = IOB_W9_1;
	pin N5 = IOB_W4_0;
	pin N7 = IOB_W4_1;
	pin N8 = VCCINT;
	pin N10 = VCCIO3;
	pin N11 = VCCINT;
	pin N12 = GND;
	pin N13 = VCCIO2;
	pin N15 = IOB_E3_1;
	pin N16 = IOB_E3_0;
	pin N18 = GND;
	pin N20 = GND;
	pin N22 = IOB_E8_0;
	pin P1 = NC;
	pin P3 = IOB_W9_0;
	pin P5 = VCCIO3;
	pin P7 = IOB_W3_1;
	pin P8 = IOB_W3_0;
	pin P15 = IOB_E2_0;
	pin P16 = IOB_E1_1;
	pin P18 = IOB_E2_1;
	pin P20 = IOB_E9_1;
	pin P22 = IOB_E7_1;
	pin R1 = NC;
	pin R3 = VCCIO3;
	pin R5 = IOB_W2_1;
	pin R7 = GND;
	pin R8 = IOB_S2_1;
	pin R9 = IOB_S4_0;
	pin R10 = IOB_S5_0;
	pin R11 = IOB_S20_0;
	pin R12 = IOB_S21_0;
	pin R13 = IOB_S22_0;
	pin R14 = CRESET_B;
	pin R15 = VCCIO_SPI;
	pin R16 = TCK;
	pin R18 = IOB_E1_0;
	pin R20 = IOB_E9_0;
	pin R22 = IOB_E7_0;
	pin T1 = NC;
	pin T3 = GND;
	pin T5 = IOB_W2_0;
	pin T7 = IOB_S2_0;
	pin T8 = IOB_S3_1;
	pin T9 = VCCIO2;
	pin T10 = IOB_S6_0;
	pin T11 = IOB_S19_1;
	pin T12 = IOB_S20_1;
	pin T13 = IOB_S21_1;
	pin T14 = CDONE;
	pin T15 = IOB_S23_0;
	pin T16 = TDI;
	pin T18 = TRST_B;
	pin T20 = IOB_E8_1;
	pin T22 = IOB_E6_1;
	pin U1 = NC;
	pin U3 = IOB_W8_1;
	pin U5 = IOB_W1_1;
	pin U18 = TDO;
	pin U20 = IOB_E6_0;
	pin U22 = NC;
	pin V1 = GND;
	pin V3 = IOB_W8_0;
	pin V5 = IOB_W1_0;
	pin V6 = IOB_S1_1;
	pin V7 = IOB_S3_0;
	pin V8 = IOB_S4_1;
	pin V9 = IOB_S5_1;
	pin V10 = GND;
	pin V11 = IOB_S12_1;
	pin V12 = IOB_S13_0;
	pin V13 = IOB_S19_0;
	pin V14 = IOB_S22_1;
	pin V15 = IOB_S23_1;
	pin V16 = IOB_S24_0;
	pin V17 = IOB_S24_1;
	pin V18 = TMS;
	pin V20 = IOB_E5_1;
	pin V22 = NC;
	pin W1 = NC;
	pin W3 = IOB_W7_1;
	pin W20 = IOB_E5_0;
	pin W22 = NC;
	pin Y1 = NC;
	pin Y3 = IOB_W7_0;
	pin Y4 = IOB_S6_1;
	pin Y5 = IOB_S7_0;
	pin Y6 = IOB_S10_1;
	pin Y7 = IOB_S11_0;
	pin Y8 = VCCINT;
	pin Y9 = IOB_S11_1;
	pin Y10 = IOB_S12_0;
	pin Y11 = VCCIO2;
	pin Y12 = GND;
	pin Y13 = IOB_S15_1;
	pin Y14 = IOB_S16_0;
	pin Y15 = IOB_S16_1;
	pin Y16 = GND;
	pin Y17 = IOB_S17_0;
	pin Y18 = IOB_S17_1;
	pin Y19 = IOB_S18_0;
	pin Y20 = IOB_S18_1;
	pin Y22 = NC;
	pin AA1 = NC;
	pin AA22 = NC;
	pin AB1 = NC;
	pin AB2 = IOB_S1_0;
	pin AB3 = NC;
	pin AB4 = NC;
	pin AB5 = GND;
	pin AB6 = IOB_S7_1;
	pin AB7 = IOB_S8_0;
	pin AB8 = IOB_S8_1;
	pin AB9 = IOB_S9_0;
	pin AB10 = IOB_S9_1;
	pin AB11 = IOB_S10_0;
	pin AB12 = IOB_S13_1;
	pin AB13 = IOB_S14_0;
	pin AB14 = IOB_S14_1;
	pin AB15 = IOB_S15_0;
	pin AB16 = NC;
	pin AB17 = NC;
	pin AB18 = NC;
	pin AB19 = NC;
	pin AB20 = NC;
	pin AB21 = NC;
	pin AB22 = NC;
}

// iCE65L04-CB196
bond BOND2 {
	pin A1 = IOB_N1_1;
	pin A2 = IOB_N2_0;
	pin A3 = IOB_N3_1;
	pin A4 = IOB_N5_0;
	pin A5 = IOB_N9_1;
	pin A6 = IOB_N10_1;
	pin A7 = IOB_N12_1;
	pin A8 = VCCIO0;
	pin A9 = GND;
	pin A10 = IOB_N20_0;
	pin A11 = IOB_N21_1;
	pin A12 = IOB_N23_1;
	pin A13 = VPP_DIRECT;
	pin A14 = VPP_PUMP;
	pin B1 = IOB_W20_0;
	pin B2 = IOB_N1_0;
	pin B3 = IOB_N3_0;
	pin B4 = IOB_N4_1;
	pin B5 = IOB_N5_1;
	pin B6 = IOB_N10_0;
	pin B7 = VCCINT;
	pin B8 = IOB_N13_1;
	pin B9 = IOB_N15_1;
	pin B10 = IOB_N19_1;
	pin B11 = IOB_N23_0;
	pin B12 = GND;
	pin B13 = IOB_E19_0;
	pin B14 = IOB_E18_1;
	pin C1 = IOB_W20_1;
	pin C2 = GND;
	pin C3 = IOB_W19_0;
	pin C4 = IOB_N2_1;
	pin C5 = IOB_N6_0;
	pin C6 = IOB_N6_1;
	pin C7 = IOB_N11_1;
	pin C8 = IOB_N14_1;
	pin C9 = IOB_N16_0;
	pin C10 = IOB_N20_1;
	pin C11 = IOB_N24_1;
	pin C12 = IOB_E20_0;
	pin C13 = IOB_E17_1;
	pin C14 = IOB_E16_1;
	pin D1 = IOB_W18_1;
	pin D2 = IOB_W18_0;
	pin D3 = IOB_W19_1;
	pin D4 = IOB_W16_1;
	pin D5 = IOB_N4_0;
	pin D6 = IOB_N9_0;
	pin D7 = IOB_N12_0;
	pin D8 = IOB_N15_0;
	pin D9 = IOB_N21_0;
	pin D10 = IOB_N22_0;
	pin D11 = IOB_E20_1;
	pin D12 = IOB_E19_1;
	pin D13 = IOB_E12_1;
	pin D14 = IOB_E15_1;
	pin E1 = IOB_W17_1;
	pin E2 = IOB_W17_0;
	pin E3 = VCCIO3;
	pin E4 = IOB_W16_0;
	pin E5 = IOB_W14_0;
	pin E6 = IOB_N11_0;
	pin E7 = IOB_N13_0;
	pin E8 = IOB_N14_0;
	pin E9 = IOB_N19_0;
	pin E10 = IOB_E14_0;
	pin E11 = IOB_E17_0;
	pin E12 = IOB_E18_0;
	pin E13 = IOB_E16_0;
	pin E14 = IOB_E14_1;
	pin F1 = GND;
	pin F2 = VCCINT;
	pin F3 = IOB_W15_1;
	pin F4 = IOB_W15_0;
	pin F5 = IOB_W14_1;
	pin F6 = VCCIO0;
	pin F7 = GND;
	pin F8 = VCCINT;
	pin F9 = VCCIO1;
	pin F10 = IOB_E11_0;
	pin F11 = IOB_E13_1;
	pin F12 = IOB_E15_0;
	pin F13 = IOB_E12_0;
	pin F14 = IOB_E11_1;
	pin G1 = IOB_W11_0;
	pin G2 = IOB_W11_1;
	pin G3 = IOB_W9_1;
	pin G4 = IOB_W9_0;
	pin G5 = IOB_W5_0;
	pin G6 = VCCINT;
	pin G7 = GND;
	pin G8 = GND;
	pin G9 = GND;
	pin G10 = IOB_E10_0;
	pin G11 = IOB_E13_0;
	pin G12 = IOB_E10_1;
	pin G13 = IOB_E8_1;
	pin G14 = IOB_E9_1;
	pin H1 = IOB_W10_1;
	pin H2 = IOB_W10_0;
	pin H3 = IOB_W7_0;
	pin H4 = IOB_W7_1;
	pin H5 = IOB_W5_1;
	pin H6 = GND;
	pin H7 = GND;
	pin H8 = GND;
	pin H9 = VCCINT;
	pin H10 = IOB_E5_0;
	pin H11 = IOB_E9_0;
	pin H12 = IOB_E7_0;
	pin H13 = IOB_E6_1;
	pin H14 = VCCIO1;
	pin J1 = IOB_W8_1;
	pin J2 = IOB_W8_0;
	pin J3 = IOB_W6_0;
	pin J4 = VCCINT;
	pin J5 = GND;
	pin J6 = VCCIO3;
	pin J7 = VCCINT;
	pin J8 = GND;
	pin J9 = VCCIO2;
	pin J10 = IOB_E3_0;
	pin J11 = IOB_E4_0;
	pin J12 = IOB_E6_0;
	pin J13 = IOB_E5_1;
	pin J14 = GND;
	pin K1 = VCCIO3;
	pin K2 = IOB_W6_1;
	pin K3 = IOB_W2_1;
	pin K4 = IOB_W2_0;
	pin K5 = IOB_S5_1;
	pin K6 = IOB_S10_1;
	pin K7 = IOB_S14_1;
	pin K8 = IOB_S16_0;
	pin K9 = IOB_S15_0;
	pin K10 = GND;
	pin K11 = IOB_E1_0;
	pin K12 = IOB_E2_0;
	pin K13 = VCCINT;
	pin K14 = IOB_E4_1;
	pin L1 = IOB_W4_1;
	pin L2 = IOB_W4_0;
	pin L3 = GND;
	pin L4 = IOB_S1_1;
	pin L5 = IOB_S4_0;
	pin L6 = IOB_S7_0;
	pin L7 = IOB_S13_0;
	pin L8 = IOB_S17_0;
	pin L9 = IOB_S22_0;
	pin L10 = CRESET_B;
	pin L11 = VCCIO_SPI;
	pin L12 = TCK;
	pin L13 = IOB_E1_1;
	pin L14 = IOB_E3_1;
	pin M1 = IOB_W3_1;
	pin M2 = IOB_W3_0;
	pin M3 = IOB_S2_0;
	pin M4 = IOB_S4_1;
	pin M5 = VCCIO2;
	pin M6 = IOB_S11_1;
	pin M7 = IOB_S15_1;
	pin M8 = IOB_S18_1;
	pin M9 = IOB_S20_0;
	pin M10 = CDONE;
	pin M11 = IOB_S23_0;
	pin M12 = TDI;
	pin M13 = IOB_E2_1;
	pin M14 = TRST_B;
	pin N1 = IOB_W1_1;
	pin N2 = IOB_W1_0;
	pin N3 = IOB_S3_0;
	pin N4 = IOB_S6_0;
	pin N5 = IOB_S11_0;
	pin N6 = IOB_S12_0;
	pin N7 = VCCINT;
	pin N8 = IOB_S18_0;
	pin N9 = IOB_S19_1;
	pin N10 = VCCIO2;
	pin N11 = IOB_S21_0;
	pin N12 = IOB_S20_1;
	pin N13 = IOB_S21_1;
	pin N14 = TDO;
	pin P1 = IOB_S2_1;
	pin P2 = IOB_S3_1;
	pin P3 = IOB_S5_0;
	pin P4 = IOB_S6_1;
	pin P5 = IOB_S12_1;
	pin P6 = GND;
	pin P7 = IOB_S16_1;
	pin P8 = IOB_S17_1;
	pin P9 = IOB_S19_0;
	pin P10 = IOB_S22_1;
	pin P11 = IOB_S23_1;
	pin P12 = IOB_S24_0;
	pin P13 = IOB_S24_1;
	pin P14 = TMS;
}

// iCE65L04-CB132
bond BOND3 {
	pin A1 = IOB_N1_0;
	pin A2 = IOB_N1_1;
	pin A3 = IOB_N2_0;
	pin A4 = IOB_N3_1;
	pin A5 = IOB_N5_0;
	pin A6 = IOB_N12_1;
	pin A7 = IOB_N13_0;
	pin A8 = VCCIO0;
	pin A9 = GND;
	pin A10 = IOB_N22_0;
	pin A11 = IOB_N23_1;
	pin A12 = IOB_N24_1;
	pin A13 = VPP_DIRECT;
	pin A14 = VPP_PUMP;
	pin B1 = IOB_W20_1;
	pin B14 = IOB_E20_1;
	pin C1 = IOB_W20_0;
	pin C3 = IOB_W19_1;
	pin C4 = IOB_N2_1;
	pin C5 = IOB_N4_0;
	pin C6 = IOB_N5_1;
	pin C7 = IOB_N6_1;
	pin C8 = IOB_N19_1;
	pin C9 = IOB_N20_1;
	pin C10 = IOB_N21_1;
	pin C11 = IOB_N23_0;
	pin C12 = IOB_N24_0;
	pin C14 = IOB_E20_0;
	pin D1 = IOB_W17_1;
	pin D3 = IOB_W19_0;
	pin D4 = IOB_W18_1;
	pin D5 = IOB_N3_0;
	pin D6 = IOB_N4_1;
	pin D7 = IOB_N6_0;
	pin D8 = IOB_N19_0;
	pin D9 = IOB_N20_0;
	pin D10 = IOB_N21_0;
	pin D11 = IOB_N22_1;
	pin D12 = IOB_E19_1;
	pin D14 = IOB_E18_1;
	pin E1 = IOB_W17_0;
	pin E3 = VCCIO3;
	pin E4 = IOB_W18_0;
	pin E11 = IOB_E19_0;
	pin E12 = IOB_E18_0;
	pin E14 = IOB_E17_0;
	pin F1 = GND;
	pin F3 = IOB_W16_0;
	pin F4 = IOB_W16_1;
	pin F6 = VCCIO0;
	pin F7 = GND;
	pin F8 = VCCINT;
	pin F9 = VCCIO1;
	pin F11 = IOB_E17_1;
	pin F12 = IOB_E16_1;
	pin F14 = IOB_E10_1;
	pin G1 = IOB_W11_0;
	pin G3 = IOB_W6_1;
	pin G4 = IOB_W6_0;
	pin G6 = VCCINT;
	pin G7 = GND;
	pin G8 = GND;
	pin G9 = GND;
	pin G11 = IOB_E16_0;
	pin G12 = IOB_E15_1;
	pin G14 = IOB_E11_0;
	pin H1 = IOB_W10_1;
	pin H3 = IOB_W5_1;
	pin H4 = IOB_W5_0;
	pin H6 = GND;
	pin H7 = GND;
	pin H8 = GND;
	pin H9 = VCCINT;
	pin H11 = IOB_E4_1;
	pin H12 = IOB_E4_0;
	pin H14 = VCCIO1;
	pin J1 = IOB_W4_0;
	pin J3 = IOB_W4_1;
	pin J4 = VCCINT;
	pin J6 = VCCIO3;
	pin J7 = VCCINT;
	pin J8 = GND;
	pin J9 = VCCIO2;
	pin J11 = IOB_E3_1;
	pin J12 = IOB_E3_0;
	pin J14 = GND;
	pin K1 = VCCIO3;
	pin K3 = IOB_W3_1;
	pin K4 = IOB_W3_0;
	pin K11 = IOB_E2_0;
	pin K12 = IOB_E1_1;
	pin K14 = IOB_E2_1;
	pin L1 = IOB_W2_1;
	pin L3 = GND;
	pin L4 = IOB_S2_1;
	pin L5 = IOB_S4_0;
	pin L6 = IOB_S5_0;
	pin L7 = IOB_S20_0;
	pin L8 = IOB_S21_0;
	pin L9 = IOB_S22_0;
	pin L10 = CRESET_B;
	pin L11 = VCCIO_SPI;
	pin L12 = TCK;
	pin L14 = IOB_E1_0;
	pin M1 = IOB_W2_0;
	pin M3 = IOB_S2_0;
	pin M4 = IOB_S3_1;
	pin M5 = VCCIO2;
	pin M6 = IOB_S6_0;
	pin M7 = IOB_S19_1;
	pin M8 = IOB_S20_1;
	pin M9 = IOB_S21_1;
	pin M10 = CDONE;
	pin M11 = IOB_S23_0;
	pin M12 = TDI;
	pin M14 = TRST_B;
	pin N1 = IOB_W1_1;
	pin N14 = TDO;
	pin P1 = IOB_W1_0;
	pin P2 = IOB_S1_1;
	pin P3 = IOB_S3_0;
	pin P4 = IOB_S4_1;
	pin P5 = IOB_S5_1;
	pin P6 = GND;
	pin P7 = IOB_S12_1;
	pin P8 = IOB_S13_0;
	pin P9 = IOB_S19_0;
	pin P10 = IOB_S22_1;
	pin P11 = IOB_S23_1;
	pin P12 = IOB_S24_0;
	pin P13 = IOB_S24_1;
	pin P14 = TMS;
}

// iCE65L04-CB121
bond BOND4 {
	pin A1 = VCCIO3;
	pin A2 = IOB_N2_0;
	pin A3 = IOB_N2_1;
	pin A4 = IOB_N4_1;
	pin A5 = IOB_N4_0;
	pin A6 = IOB_N5_0;
	pin A7 = IOB_N20_0;
	pin A8 = IOB_N22_0;
	pin A9 = VPP_DIRECT;
	pin A10 = IOB_N24_1;
	pin A11 = IOB_E15_1;
	pin B1 = IOB_W20_0;
	pin B2 = GND;
	pin B3 = IOB_N1_1;
	pin B4 = IOB_N3_0;
	pin B5 = IOB_N3_1;
	pin B6 = VCCINT;
	pin B7 = VCCIO0;
	pin B8 = IOB_N22_1;
	pin B9 = IOB_N24_0;
	pin B10 = GND;
	pin B11 = IOB_E16_1;
	pin C1 = IOB_W20_1;
	pin C2 = IOB_W17_1;
	pin C3 = IOB_W19_1;
	pin C4 = IOB_W19_0;
	pin C5 = IOB_N5_1;
	pin C6 = IOB_N13_0;
	pin C7 = IOB_N19_0;
	pin C8 = IOB_N23_0;
	pin C9 = IOB_N23_1;
	pin C10 = VPP_PUMP;
	pin C11 = IOB_E16_0;
	pin D1 = IOB_W16_1;
	pin D2 = IOB_W17_0;
	pin D3 = IOB_W11_0;
	pin D4 = IOB_W18_0;
	pin D5 = IOB_N6_0;
	pin D6 = IOB_N12_1;
	pin D7 = IOB_N18_1;
	pin D8 = IOB_E13_0;
	pin D9 = IOB_E14_0;
	pin D10 = IOB_E14_1;
	pin D11 = IOB_E15_0;
	pin E1 = GND;
	pin E2 = IOB_W16_0;
	pin E3 = IOB_W11_1;
	pin E4 = IOB_W18_1;
	pin E5 = IOB_N8_0;
	pin E6 = IOB_N18_0;
	pin E7 = IOB_N19_1;
	pin E8 = IOB_E12_0;
	pin E9 = IOB_E12_1;
	pin E10 = VCCIO1;
	pin E11 = IOB_E13_1;
	pin F1 = VCCINT;
	pin F2 = IOB_W7_1;
	pin F3 = IOB_W6_1;
	pin F4 = IOB_W10_1;
	pin F5 = GND;
	pin F6 = GND;
	pin F7 = IOB_N21_1;
	pin F8 = IOB_E10_1;
	pin F9 = IOB_E11_0;
	pin F10 = IOB_E11_1;
	pin F11 = VCCINT;
	pin G1 = IOB_W7_0;
	pin G2 = VCCIO3;
	pin G3 = IOB_W6_0;
	pin G4 = IOB_W10_0;
	pin G5 = GND;
	pin G6 = GND;
	pin G7 = IOB_E3_1;
	pin G8 = IOB_E3_0;
	pin G9 = IOB_E4_1;
	pin G10 = IOB_E5_0;
	pin G11 = GND;
	pin H1 = IOB_W3_1;
	pin H2 = IOB_W4_1;
	pin H3 = IOB_W4_0;
	pin H4 = IOB_S4_1;
	pin H5 = IOB_S5_0;
	pin H6 = IOB_S22_0;
	pin H7 = IOB_E2_0;
	pin H8 = IOB_E2_1;
	pin H9 = IOB_E1_1;
	pin H10 = IOB_E1_0;
	pin H11 = IOB_S17_1;
	pin J1 = IOB_W3_0;
	pin J2 = IOB_W2_0;
	pin J3 = IOB_W2_1;
	pin J4 = IOB_S3_0;
	pin J5 = IOB_S3_1;
	pin J6 = IOB_S22_1;
	pin J7 = CDONE;
	pin J8 = IOB_S23_0;
	pin J9 = IOB_S24_1;
	pin J10 = VCCIO_SPI;
	pin J11 = IOB_S15_1;
	pin K1 = IOB_W1_1;
	pin K2 = GND;
	pin K3 = IOB_S1_0;
	pin K4 = IOB_S1_1;
	pin K5 = VCCIO2;
	pin K6 = VCCINT;
	pin K7 = CRESET_B;
	pin K8 = IOB_S23_1;
	pin K9 = IOB_S24_0;
	pin K10 = GND;
	pin K11 = IOB_S16_1;
	pin L1 = IOB_W1_0;
	pin L2 = IOB_S2_0;
	pin L3 = IOB_S4_0;
	pin L4 = IOB_S7_0;
	pin L5 = IOB_S9_0;
	pin L6 = IOB_S11_1;
	pin L7 = IOB_S12_0;
	pin L8 = IOB_S12_1;
	pin L9 = IOB_S13_0;
	pin L10 = IOB_S13_1;
	pin L11 = IOB_S14_1;
}

// iCE65L04-CS63 iCE65P04-CS63
bond BOND5 {
	pin A1 = IOB_E19_1;
	pin A2 = VPP_DIRECT;
	pin A3 = GND;
	pin A4 = VCCIO0;
	pin A5 = IOB_N13_0;
	pin A6 = IOB_N7_1;
	pin A7 = IOB_N6_1;
	pin A8 = IOB_N1_1;
	pin A9 = IOB_N1_0;
	pin B1 = IOB_E19_0;
	pin B2 = VPP_PUMP;
	pin B3 = IOB_N24_1;
	pin B4 = IOB_N22_1;
	pin B5 = IOB_N12_1;
	pin B6 = IOB_N8_1;
	pin B7 = IOB_N3_1;
	pin B8 = VCCIO3;
	pin B9 = VCCINT;
	pin C1 = IOB_E11_0;
	pin C2 = IOB_E10_1;
	pin C3 = IOB_E16_0;
	pin C4 = IOB_E16_1;
	pin C5 = IOB_N17_1;
	pin C6 = IOB_N4_0;
	pin C7 = IOB_N4_1;
	pin C8 = IOB_W15_1;
	pin C9 = IOB_W15_0;
	pin D1 = IOB_E9_0;
	pin D2 = GND;
	pin D3 = IOB_E8_0;
	pin D4 = IOB_E7_1;
	pin D5 = IOB_S22_0;
	pin D6 = IOB_S8_0;
	pin D7 = GND;
	pin D8 = IOB_W11_1;
	pin D9 = IOB_W11_0;
	pin E1 = VCCIO1;
	pin E2 = VCCINT;
	pin E3 = IOB_E7_0;
	pin E4 = IOB_S22_1;
	pin E5 = IOB_S17_1;
	pin E6 = IOB_S11_0;
	pin E7 = IOB_S8_1;
	pin E8 = IOB_W3_0;
	pin E9 = IOB_W10_1;
	pin F1 = IOB_E3_1;
	pin F2 = IOB_S24_0;
	pin F3 = IOB_S23_1;
	pin F4 = CRESET_B;
	pin F5 = GND;
	pin F6 = IOB_S9_0;
	pin F7 = IOB_S7_0;
	pin F8 = IOB_W3_1;
	pin F9 = IOB_W10_0;
	pin G1 = VCCIO_SPI;
	pin G2 = IOB_S24_1;
	pin G3 = IOB_S23_0;
	pin G4 = CDONE;
	pin G5 = IOB_S13_0;
	pin G6 = IOB_S12_1;
	pin G7 = VCCIO2;
	pin G8 = IOB_S1_1;
	pin G9 = IOB_S1_0;
}

// iCE65L04-VQ100 iCE65P04-VQ100
bond BOND6 {
	pin 1 = IOB_W20_1;
	pin 2 = IOB_W20_0;
	pin 3 = IOB_W19_1;
	pin 4 = IOB_W19_0;
	pin 5 = GND;
	pin 6 = VCCIO3;
	pin 7 = IOB_W18_1;
	pin 8 = IOB_W18_0;
	pin 9 = IOB_W16_1;
	pin 10 = IOB_W16_0;
	pin 11 = VCCINT;
	pin 12 = IOB_W11_1;
	pin 13 = IOB_W11_0;
	pin 14 = VCCIO3;
	pin 15 = IOB_W10_1;
	pin 16 = IOB_W10_0;
	pin 17 = GND;
	pin 18 = IOB_W6_1;
	pin 19 = IOB_W6_0;
	pin 20 = IOB_W4_1;
	pin 21 = IOB_W4_0;
	pin 22 = VCCIO3;
	pin 23 = GND;
	pin 24 = IOB_W2_1;
	pin 25 = IOB_W2_0;
	pin 26 = IOB_S2_1;
	pin 27 = IOB_S3_0;
	pin 28 = IOB_S3_1;
	pin 29 = IOB_S4_0;
	pin 30 = IOB_S4_1;
	pin 31 = VCCIO2;
	pin 32 = GND;
	pin 33 = IOB_S12_1;
	pin 34 = IOB_S13_0;
	pin 35 = VCCINT;
	pin 36 = IOB_S19_0;
	pin 37 = IOB_S19_1;
	pin 38 = VCCIO2;
	pin 39 = GND;
	pin 40 = IOB_S21_1;
	pin 41 = IOB_S22_0;
	pin 42 = IOB_S22_1;
	pin 43 = CDONE;
	pin 44 = CRESET_B;
	pin 45 = IOB_S23_0;
	pin 46 = IOB_S23_1;
	pin 47 = GND;
	pin 48 = IOB_S24_0;
	pin 49 = IOB_S24_1;
	pin 50 = VCCIO_SPI;
	pin 51 = IOB_E1_0;
	pin 52 = IOB_E1_1;
	pin 53 = IOB_E2_0;
	pin 54 = IOB_E2_1;
	pin 55 = GND;
	pin 56 = IOB_E3_0;
	pin 57 = IOB_E3_1;
	pin 58 = VCCIO1;
	pin 59 = IOB_E4_0;
	pin 60 = IOB_E4_1;
	pin 61 = VCCINT;
	pin 62 = IOB_E10_1;
	pin 63 = IOB_E11_0;
	pin 64 = IOB_E16_0;
	pin 65 = IOB_E16_1;
	pin 66 = IOB_E17_0;
	pin 67 = VCCIO1;
	pin 68 = IOB_E18_0;
	pin 69 = IOB_E18_1;
	pin 70 = GND;
	pin 71 = IOB_E19_0;
	pin 72 = IOB_E19_1;
	pin 73 = IOB_E20_0;
	pin 74 = IOB_E20_1;
	pin 75 = VPP_PUMP;
	pin 76 = VPP_DIRECT;
	pin 77 = VCCINT;
	pin 78 = IOB_N24_1;
	pin 79 = IOB_N23_1;
	pin 80 = IOB_N23_0;
	pin 81 = IOB_N22_0;
	pin 82 = IOB_N21_1;
	pin 83 = IOB_N21_0;
	pin 84 = GND;
	pin 85 = IOB_N20_1;
	pin 86 = IOB_N20_0;
	pin 87 = IOB_N19_1;
	pin 88 = VCCIO0;
	pin 89 = IOB_N13_0;
	pin 90 = IOB_N12_1;
	pin 91 = IOB_N6_1;
	pin 92 = VCCIO0;
	pin 93 = IOB_N6_0;
	pin 94 = IOB_N5_1;
	pin 95 = IOB_N5_0;
	pin 96 = IOB_N4_1;
	pin 97 = IOB_N4_0;
	pin 98 = GND;
	pin 99 = IOB_N3_0;
	pin 100 = IOB_N2_0;
}

// iCE65P04-DI
bond BOND7 {
	pin 1 = IOB_W20_1;
	pin 2 = IOB_W20_0;
	pin 3 = IOB_W19_1;
	pin 4 = IOB_W19_0;
	pin 5 = GND;
	pin 6 = GND;
	pin 7 = VCCIO3;
	pin 8 = VCCIO3;
	pin 9 = IOB_W18_1;
	pin 10 = IOB_W18_0;
	pin 11 = IOB_W17_1;
	pin 12 = IOB_W17_0;
	pin 13 = VCCINT;
	pin 14 = IOB_W16_1;
	pin 15 = IOB_W16_0;
	pin 16 = IOB_W15_1;
	pin 17 = IOB_W15_0;
	pin 18 = GND;
	pin 19 = IOB_W14_1;
	pin 20 = IOB_W14_0;
	pin 21 = GND;
	pin 22 = GND;
	pin 23 = IOB_W13_1;
	pin 24 = IOB_W13_0;
	pin 25 = VCCIO3;
	pin 26 = VCCINT;
	pin 27 = IOB_W12_1;
	pin 28 = IOB_W12_0;
	pin 29 = IOB_W11_1;
	pin 30 = IOB_W11_0;
	pin 31 = VCCIO3;
	pin 32 = VREF;
	pin 33 = GND;
	pin 34 = IOB_W10_1;
	pin 35 = IOB_W10_0;
	pin 36 = GND;
	pin 37 = IOB_W9_1;
	pin 38 = IOB_W9_0;
	pin 39 = VCCIO3;
	pin 40 = VCCIO3;
	pin 41 = GND;
	pin 42 = GND;
	pin 43 = IOB_W8_1;
	pin 44 = IOB_W8_0;
	pin 45 = GND;
	pin 46 = IOB_W7_1;
	pin 47 = IOB_W7_0;
	pin 48 = IOB_W6_1;
	pin 49 = IOB_W6_0;
	pin 50 = IOB_W5_1;
	pin 51 = IOB_W5_0;
	pin 52 = VCCINT;
	pin 53 = IOB_W4_1;
	pin 54 = IOB_W4_0;
	pin 55 = VCCIO3;
	pin 56 = VCCIO3;
	pin 57 = GND;
	pin 58 = GND;
	pin 59 = IOB_W3_1;
	pin 60 = IOB_W3_0;
	pin 61 = IOB_W2_1;
	pin 62 = IOB_W2_0;
	pin 63 = IOB_W1_1;
	pin 64 = IOB_W1_0;
	pin 65 = IOB_S1_0;
	pin 66 = IOB_S1_1;
	pin 67 = IOB_S2_0;
	pin 68 = GND;
	pin 69 = IOB_S2_1;
	pin 70 = IOB_S3_0;
	pin 71 = IOB_S3_1;
	pin 72 = IOB_S4_0;
	pin 73 = IOB_S4_1;
	pin 74 = IOB_S5_0;
	pin 75 = VCCIO2;
	pin 76 = IOB_S5_1;
	pin 77 = IOB_S6_0;
	pin 78 = GND;
	pin 79 = IOB_S6_1;
	pin 80 = IOB_S7_0;
	pin 81 = IOB_S7_1;
	pin 82 = IOB_S8_0;
	pin 83 = IOB_S8_1;
	pin 84 = IOB_S9_0;
	pin 85 = IOB_S9_1;
	pin 86 = IOB_S10_0;
	pin 87 = GND;
	pin 88 = IOB_S10_1;
	pin 89 = IOB_S11_0;
	pin 90 = VCCINT;
	pin 91 = IOB_S11_1;
	pin 92 = IOB_S12_0;
	pin 93 = GNDPLL_S;
	pin 94 = VCCPLL_S;
	pin 95 = IOB_S12_1;
	pin 96 = IOB_S13_0;
	pin 97 = IOB_S13_1;
	pin 98 = VCCIO2;
	pin 99 = IOB_S14_0;
	pin 100 = IOB_S14_1;
	pin 101 = GND;
	pin 102 = IOB_S15_0;
	pin 103 = IOB_S15_1;
	pin 104 = IOB_S16_0;
	pin 105 = IOB_S16_1;
	pin 106 = IOB_S17_0;
	pin 107 = IOB_S17_1;
	pin 108 = IOB_S18_0;
	pin 109 = IOB_S18_1;
	pin 110 = VCCINT;
	pin 111 = VCCINT;
	pin 112 = IOB_S19_0;
	pin 113 = IOB_S19_1;
	pin 114 = VCCIO2;
	pin 115 = IOB_S20_0;
	pin 116 = GND;
	pin 117 = IOB_S20_1;
	pin 118 = IOB_S21_0;
	pin 119 = IOB_S21_1;
	pin 120 = IOB_S22_0;
	pin 121 = IOB_S22_1;
	pin 122 = CDONE;
	pin 123 = CRESET_B;
	pin 124 = IOB_S23_0;
	pin 125 = IOB_S23_1;
	pin 126 = GND;
	pin 127 = IOB_S24_0;
	pin 128 = IOB_S24_1;
	pin 129 = VCCIO_SPI;
	pin 130 = TDI;
	pin 131 = TMS;
	pin 132 = TCK;
	pin 133 = TDO;
	pin 134 = TRST_B;
	pin 135 = IOB_E1_0;
	pin 136 = IOB_E1_1;
	pin 137 = IOB_E2_0;
	pin 138 = IOB_E2_1;
	pin 139 = GND;
	pin 140 = GND;
	pin 141 = IOB_E3_0;
	pin 142 = IOB_E3_1;
	pin 143 = VCCIO1;
	pin 144 = VCCIO1;
	pin 145 = IOB_E4_0;
	pin 146 = IOB_E4_1;
	pin 147 = IOB_E5_0;
	pin 148 = IOB_E5_1;
	pin 149 = IOB_E6_0;
	pin 150 = VCCINT;
	pin 151 = VCCINT;
	pin 152 = IOB_E6_1;
	pin 153 = IOB_E7_0;
	pin 154 = IOB_E7_1;
	pin 155 = IOB_E8_0;
	pin 156 = IOB_E8_1;
	pin 157 = IOB_E9_0;
	pin 158 = IOB_E9_1;
	pin 159 = GND;
	pin 160 = GND;
	pin 161 = IOB_E10_0;
	pin 162 = IOB_E10_1;
	pin 163 = IOB_E11_0;
	pin 164 = IOB_E11_1;
	pin 165 = VCCIO1;
	pin 166 = VCCIO1;
	pin 167 = IOB_E12_0;
	pin 168 = IOB_E12_1;
	pin 169 = IOB_E13_0;
	pin 170 = IOB_E13_1;
	pin 171 = IOB_E14_0;
	pin 172 = IOB_E14_1;
	pin 173 = GND;
	pin 174 = GND;
	pin 175 = IOB_E15_0;
	pin 176 = IOB_E15_1;
	pin 177 = IOB_E16_0;
	pin 178 = IOB_E16_1;
	pin 179 = VCCINT;
	pin 180 = VCCINT;
	pin 181 = IOB_E17_0;
	pin 182 = IOB_E17_1;
	pin 183 = VCCIO1;
	pin 184 = VCCIO1;
	pin 185 = IOB_E18_0;
	pin 186 = IOB_E18_1;
	pin 187 = GND;
	pin 188 = IOB_E19_0;
	pin 189 = IOB_E19_1;
	pin 190 = IOB_E20_0;
	pin 191 = IOB_E20_1;
	pin 192 = VPP_PUMP;
	pin 193 = VPP_DIRECT;
	pin 194 = VCCINT;
	pin 195 = VCCINT;
	pin 196 = IOB_N24_1;
	pin 197 = IOB_N24_0;
	pin 198 = IOB_N23_1;
	pin 199 = IOB_N23_0;
	pin 200 = IOB_N22_1;
	pin 201 = IOB_N22_0;
	pin 202 = IOB_N21_1;
	pin 203 = IOB_N21_0;
	pin 204 = GND;
	pin 205 = GND;
	pin 206 = IOB_N20_1;
	pin 207 = IOB_N20_0;
	pin 208 = IOB_N19_1;
	pin 209 = IOB_N19_0;
	pin 210 = IOB_N18_1;
	pin 211 = IOB_N18_0;
	pin 212 = IOB_N17_1;
	pin 213 = IOB_N17_0;
	pin 214 = VCCIO0;
	pin 215 = VCCIO0;
	pin 216 = IOB_N16_1;
	pin 217 = IOB_N16_0;
	pin 218 = IOB_N15_1;
	pin 219 = IOB_N15_0;
	pin 220 = IOB_N14_1;
	pin 221 = IOB_N14_0;
	pin 222 = IOB_N13_1;
	pin 223 = IOB_N13_0;
	pin 224 = GND;
	pin 225 = GND;
	pin 226 = IOB_N12_1;
	pin 227 = IOB_N12_0;
	pin 228 = IOB_N11_1;
	pin 229 = IOB_N11_0;
	pin 230 = VCCINT;
	pin 231 = VCCINT;
	pin 232 = IOB_N10_1;
	pin 233 = IOB_N10_0;
	pin 234 = IOB_N9_1;
	pin 235 = IOB_N9_0;
	pin 236 = GND;
	pin 237 = GND;
	pin 238 = IOB_N8_1;
	pin 239 = IOB_N8_0;
	pin 240 = IOB_N7_1;
	pin 241 = IOB_N7_0;
	pin 242 = IOB_N6_1;
	pin 243 = VCCIO0;
	pin 244 = VCCIO0;
	pin 245 = IOB_N6_0;
	pin 246 = IOB_N5_1;
	pin 247 = IOB_N5_0;
	pin 248 = IOB_N4_1;
	pin 249 = IOB_N4_0;
	pin 250 = IOB_N3_1;
	pin 251 = GND;
	pin 252 = IOB_N3_0;
	pin 253 = IOB_N2_1;
	pin 254 = IOB_N2_0;
	pin 255 = IOB_N1_1;
	pin 256 = IOB_N1_0;
}

// iCE65P04-CB284
bond BOND8 {
	pin A1 = NC;
	pin A2 = NC;
	pin A3 = NC;
	pin A4 = NC;
	pin A5 = IOB_N7_0;
	pin A6 = IOB_N7_1;
	pin A7 = IOB_N8_0;
	pin A8 = NC;
	pin A9 = NC;
	pin A10 = NC;
	pin A11 = NC;
	pin A12 = NC;
	pin A13 = NC;
	pin A14 = NC;
	pin A15 = IOB_N17_0;
	pin A16 = IOB_N17_1;
	pin A17 = IOB_N18_0;
	pin A18 = IOB_N18_1;
	pin A19 = NC;
	pin A20 = NC;
	pin A21 = NC;
	pin A22 = NC;
	pin B1 = NC;
	pin B22 = NC;
	pin C1 = NC;
	pin C3 = IOB_N8_1;
	pin C4 = IOB_N9_0;
	pin C5 = IOB_N9_1;
	pin C6 = IOB_N10_0;
	pin C7 = IOB_N10_1;
	pin C8 = VCCINT;
	pin C9 = IOB_N11_0;
	pin C10 = IOB_N11_1;
	pin C11 = IOB_N12_0;
	pin C12 = GND;
	pin C13 = IOB_N13_1;
	pin C14 = IOB_N14_0;
	pin C15 = IOB_N14_1;
	pin C16 = IOB_N15_0;
	pin C17 = IOB_N15_1;
	pin C18 = IOB_N16_0;
	pin C19 = IOB_N16_1;
	pin C20 = IOB_E14_1;
	pin C22 = NC;
	pin D1 = NC;
	pin D3 = VCCINT;
	pin D20 = IOB_E14_0;
	pin D22 = NC;
	pin E1 = NC;
	pin E3 = IOB_W15_1;
	pin E5 = IOB_N1_0;
	pin E6 = IOB_N1_1;
	pin E7 = IOB_N2_0;
	pin E8 = IOB_N3_1;
	pin E9 = IOB_N5_0;
	pin E10 = IOB_N12_1;
	pin E11 = IOB_N13_0;
	pin E12 = VCCIO0;
	pin E13 = GND;
	pin E14 = IOB_N22_0;
	pin E15 = IOB_N23_1;
	pin E16 = IOB_N24_1;
	pin E17 = VPP_DIRECT;
	pin E18 = VPP_PUMP;
	pin E20 = IOB_E13_1;
	pin E22 = NC;
	pin F1 = NC;
	pin F3 = IOB_W15_0;
	pin F5 = IOB_W20_1;
	pin F18 = IOB_E20_1;
	pin F20 = IOB_E13_0;
	pin F22 = NC;
	pin G1 = NC;
	pin G3 = IOB_W14_1;
	pin G5 = IOB_W20_0;
	pin G7 = IOB_W19_1;
	pin G8 = IOB_N2_1;
	pin G9 = IOB_N4_0;
	pin G10 = IOB_N5_1;
	pin G11 = IOB_N6_1;
	pin G12 = IOB_N19_1;
	pin G13 = IOB_N20_1;
	pin G14 = IOB_N21_1;
	pin G15 = IOB_N23_0;
	pin G16 = IOB_N24_0;
	pin G18 = IOB_E20_0;
	pin G20 = IOB_E12_1;
	pin G22 = IOB_E15_0;
	pin H1 = IOB_W13_1;
	pin H3 = IOB_W14_0;
	pin H5 = IOB_W17_1;
	pin H7 = IOB_W19_0;
	pin H8 = IOB_W18_1;
	pin H9 = IOB_N3_0;
	pin H10 = IOB_N4_1;
	pin H11 = IOB_N6_0;
	pin H12 = IOB_N19_0;
	pin H13 = IOB_N20_0;
	pin H14 = IOB_N21_0;
	pin H15 = IOB_N22_1;
	pin H16 = IOB_E19_1;
	pin H18 = IOB_E18_1;
	pin H20 = IOB_E12_0;
	pin H22 = NC;
	pin J1 = IOB_W13_0;
	pin J3 = GND;
	pin J5 = IOB_W17_0;
	pin J7 = VCCIO3;
	pin J8 = IOB_W18_0;
	pin J15 = IOB_E19_0;
	pin J16 = IOB_E18_0;
	pin J18 = IOB_E17_0;
	pin J20 = VCCIO1;
	pin J22 = NC;
	pin K1 = IOB_W12_1;
	pin K3 = VCCIO3;
	pin K5 = GND;
	pin K7 = IOB_W16_0;
	pin K8 = IOB_W16_1;
	pin K10 = VCCIO0;
	pin K11 = GND;
	pin K12 = VCCINT;
	pin K13 = VCCIO1;
	pin K15 = IOB_E17_1;
	pin K16 = IOB_E16_1;
	pin K18 = IOB_E10_1;
	pin K20 = IOB_E11_1;
	pin K22 = NC;
	pin L1 = IOB_W12_0;
	pin L3 = IOB_W11_1;
	pin L5 = IOB_W11_0;
	pin L7 = IOB_W6_1;
	pin L8 = IOB_W6_0;
	pin L10 = VCCINT;
	pin L11 = GND;
	pin L12 = GND;
	pin L13 = GND;
	pin L15 = IOB_E16_0;
	pin L16 = IOB_E15_1;
	pin L18 = IOB_E11_0;
	pin L20 = VCCINT;
	pin L22 = NC;
	pin M1 = VREF;
	pin M3 = IOB_W10_0;
	pin M5 = IOB_W10_1;
	pin M7 = IOB_W5_1;
	pin M8 = IOB_W5_0;
	pin M10 = GND;
	pin M11 = GND;
	pin M12 = GND;
	pin M13 = VCCINT;
	pin M15 = IOB_E4_1;
	pin M16 = IOB_E4_0;
	pin M18 = VCCIO1;
	pin M20 = IOB_E10_0;
	pin M22 = NC;
	pin N1 = GND;
	pin N3 = IOB_W9_1;
	pin N5 = IOB_W4_0;
	pin N7 = IOB_W4_1;
	pin N8 = VCCINT;
	pin N10 = VCCIO3;
	pin N11 = VCCINT;
	pin N12 = GND;
	pin N13 = VCCIO2;
	pin N15 = IOB_E3_1;
	pin N16 = IOB_E3_0;
	pin N18 = GND;
	pin N20 = GND;
	pin N22 = IOB_E8_0;
	pin P1 = NC;
	pin P3 = IOB_W9_0;
	pin P5 = VCCIO3;
	pin P7 = IOB_W3_1;
	pin P8 = IOB_W3_0;
	pin P15 = IOB_E2_0;
	pin P16 = IOB_E1_1;
	pin P18 = IOB_E2_1;
	pin P20 = IOB_E9_1;
	pin P22 = IOB_E7_1;
	pin R1 = NC;
	pin R3 = VCCIO3;
	pin R5 = IOB_W2_1;
	pin R7 = GND;
	pin R8 = IOB_S2_1;
	pin R9 = IOB_S4_0;
	pin R10 = IOB_S5_0;
	pin R11 = IOB_S20_0;
	pin R12 = IOB_S21_0;
	pin R13 = IOB_S22_0;
	pin R14 = CRESET_B;
	pin R15 = VCCIO_SPI;
	pin R16 = TCK;
	pin R18 = IOB_E1_0;
	pin R20 = IOB_E9_0;
	pin R22 = IOB_E7_0;
	pin T1 = NC;
	pin T3 = GND;
	pin T5 = IOB_W2_0;
	pin T7 = IOB_S2_0;
	pin T8 = IOB_S3_1;
	pin T9 = VCCIO2;
	pin T10 = IOB_S6_0;
	pin T11 = IOB_S19_1;
	pin T12 = IOB_S20_1;
	pin T13 = IOB_S21_1;
	pin T14 = CDONE;
	pin T15 = IOB_S23_0;
	pin T16 = TDI;
	pin T18 = TRST_B;
	pin T20 = IOB_E8_1;
	pin T22 = IOB_E6_1;
	pin U1 = NC;
	pin U3 = IOB_W8_1;
	pin U5 = IOB_W1_1;
	pin U18 = TDO;
	pin U20 = IOB_E6_0;
	pin U22 = NC;
	pin V1 = GND;
	pin V3 = IOB_W8_0;
	pin V5 = IOB_W1_0;
	pin V6 = IOB_S1_1;
	pin V7 = IOB_S3_0;
	pin V8 = IOB_S4_1;
	pin V9 = IOB_S5_1;
	pin V10 = GND;
	pin V11 = IOB_S12_1;
	pin V12 = IOB_S13_0;
	pin V13 = IOB_S19_0;
	pin V14 = IOB_S22_1;
	pin V15 = IOB_S23_1;
	pin V16 = IOB_S24_0;
	pin V17 = IOB_S24_1;
	pin V18 = TMS;
	pin V20 = IOB_E5_1;
	pin V22 = NC;
	pin W1 = NC;
	pin W3 = IOB_W7_1;
	pin W20 = IOB_E5_0;
	pin W22 = NC;
	pin Y1 = NC;
	pin Y3 = IOB_W7_0;
	pin Y4 = IOB_S6_1;
	pin Y5 = IOB_S7_0;
	pin Y6 = IOB_S10_1;
	pin Y7 = IOB_S11_0;
	pin Y8 = VCCINT;
	pin Y9 = GNDPLL_S;
	pin Y10 = VCCPLL_S;
	pin Y11 = VCCIO2;
	pin Y12 = GND;
	pin Y13 = IOB_S15_1;
	pin Y14 = IOB_S16_0;
	pin Y15 = IOB_S16_1;
	pin Y16 = GND;
	pin Y17 = IOB_S17_0;
	pin Y18 = IOB_S17_1;
	pin Y19 = IOB_S18_0;
	pin Y20 = IOB_S18_1;
	pin Y22 = NC;
	pin AA1 = NC;
	pin AA22 = NC;
	pin AB1 = NC;
	pin AB2 = IOB_S1_0;
	pin AB3 = NC;
	pin AB4 = NC;
	pin AB5 = GND;
	pin AB6 = IOB_S7_1;
	pin AB7 = IOB_S8_0;
	pin AB8 = IOB_S8_1;
	pin AB9 = IOB_S9_0;
	pin AB10 = IOB_S9_1;
	pin AB11 = IOB_S10_0;
	pin AB12 = IOB_S13_1;
	pin AB13 = IOB_S14_0;
	pin AB14 = IOB_S14_1;
	pin AB15 = IOB_S15_0;
	pin AB16 = NC;
	pin AB17 = NC;
	pin AB18 = NC;
	pin AB19 = NC;
	pin AB20 = NC;
	pin AB21 = NC;
	pin AB22 = NC;
}

// iCE65P04-CB196
bond BOND9 {
	pin A1 = IOB_N1_1;
	pin A2 = IOB_N2_0;
	pin A3 = IOB_N3_1;
	pin A4 = IOB_N5_0;
	pin A5 = IOB_N9_1;
	pin A6 = IOB_N10_1;
	pin A7 = IOB_N12_1;
	pin A8 = VCCIO0;
	pin A9 = GND;
	pin A10 = IOB_N20_0;
	pin A11 = IOB_N21_1;
	pin A12 = IOB_N23_1;
	pin A13 = VPP_DIRECT;
	pin A14 = VPP_PUMP;
	pin B1 = IOB_W20_0;
	pin B2 = IOB_N1_0;
	pin B3 = IOB_N3_0;
	pin B4 = IOB_N4_1;
	pin B5 = IOB_N5_1;
	pin B6 = IOB_N10_0;
	pin B7 = VCCINT;
	pin B8 = IOB_N13_1;
	pin B9 = IOB_N15_1;
	pin B10 = IOB_N19_1;
	pin B11 = IOB_N23_0;
	pin B12 = GND;
	pin B13 = IOB_E19_0;
	pin B14 = IOB_E18_1;
	pin C1 = IOB_W20_1;
	pin C2 = GND;
	pin C3 = IOB_W19_0;
	pin C4 = IOB_N2_1;
	pin C5 = IOB_N6_0;
	pin C6 = IOB_N6_1;
	pin C7 = IOB_N11_1;
	pin C8 = IOB_N14_1;
	pin C9 = IOB_N16_0;
	pin C10 = IOB_N20_1;
	pin C11 = IOB_N24_1;
	pin C12 = IOB_E20_0;
	pin C13 = IOB_E17_1;
	pin C14 = IOB_E16_1;
	pin D1 = IOB_W18_1;
	pin D2 = IOB_W18_0;
	pin D3 = IOB_W19_1;
	pin D4 = IOB_W16_1;
	pin D5 = IOB_N4_0;
	pin D6 = IOB_N9_0;
	pin D7 = IOB_N12_0;
	pin D8 = IOB_N15_0;
	pin D9 = IOB_N21_0;
	pin D10 = IOB_N22_0;
	pin D11 = IOB_E20_1;
	pin D12 = IOB_E19_1;
	pin D13 = IOB_E12_1;
	pin D14 = IOB_E15_1;
	pin E1 = IOB_W17_1;
	pin E2 = IOB_W17_0;
	pin E3 = VCCIO3;
	pin E4 = IOB_W16_0;
	pin E5 = IOB_W14_0;
	pin E6 = IOB_N11_0;
	pin E7 = IOB_N13_0;
	pin E8 = IOB_N14_0;
	pin E9 = IOB_N19_0;
	pin E10 = IOB_E14_0;
	pin E11 = IOB_E17_0;
	pin E12 = IOB_E18_0;
	pin E13 = IOB_E16_0;
	pin E14 = IOB_E14_1;
	pin F1 = GND;
	pin F2 = VCCINT;
	pin F3 = IOB_W15_1;
	pin F4 = IOB_W15_0;
	pin F5 = IOB_W14_1;
	pin F6 = VCCIO0;
	pin F7 = GND;
	pin F8 = VCCINT;
	pin F9 = VCCIO1;
	pin F10 = IOB_E11_0;
	pin F11 = IOB_E13_1;
	pin F12 = IOB_E15_0;
	pin F13 = IOB_E12_0;
	pin F14 = IOB_E11_1;
	pin G1 = IOB_W11_0;
	pin G2 = IOB_W11_1;
	pin G3 = IOB_W9_1;
	pin G4 = IOB_W9_0;
	pin G5 = IOB_W5_0;
	pin G6 = VCCINT;
	pin G7 = GND;
	pin G8 = GND;
	pin G9 = GND;
	pin G10 = IOB_E10_0;
	pin G11 = IOB_E13_0;
	pin G12 = IOB_E10_1;
	pin G13 = IOB_E8_1;
	pin G14 = IOB_E9_1;
	pin H1 = IOB_W10_1;
	pin H2 = IOB_W10_0;
	pin H3 = IOB_W7_0;
	pin H4 = IOB_W7_1;
	pin H5 = IOB_W5_1;
	pin H6 = GND;
	pin H7 = GND;
	pin H8 = GND;
	pin H9 = VCCINT;
	pin H10 = IOB_E5_0;
	pin H11 = IOB_E9_0;
	pin H12 = IOB_E7_0;
	pin H13 = IOB_E6_1;
	pin H14 = VCCIO1;
	pin J1 = IOB_W8_1;
	pin J2 = IOB_W8_0;
	pin J3 = IOB_W6_0;
	pin J4 = VCCINT;
	pin J5 = GND;
	pin J6 = VCCIO3;
	pin J7 = VCCINT;
	pin J8 = GND;
	pin J9 = VCCIO2;
	pin J10 = IOB_E3_0;
	pin J11 = IOB_E4_0;
	pin J12 = IOB_E6_0;
	pin J13 = IOB_E5_1;
	pin J14 = GND;
	pin K1 = VCCIO3;
	pin K2 = IOB_W6_1;
	pin K3 = IOB_W2_1;
	pin K4 = IOB_W2_0;
	pin K5 = IOB_S5_1;
	pin K6 = IOB_S10_1;
	pin K7 = IOB_S14_1;
	pin K8 = IOB_S16_0;
	pin K9 = IOB_S15_0;
	pin K10 = GND;
	pin K11 = IOB_E1_0;
	pin K12 = IOB_E2_0;
	pin K13 = VCCINT;
	pin K14 = IOB_E4_1;
	pin L1 = IOB_W4_1;
	pin L2 = IOB_W4_0;
	pin L3 = GND;
	pin L4 = IOB_S1_1;
	pin L5 = IOB_S4_0;
	pin L6 = IOB_S7_0;
	pin L7 = IOB_S13_0;
	pin L8 = IOB_S17_0;
	pin L9 = IOB_S22_0;
	pin L10 = CRESET_B;
	pin L11 = VCCIO_SPI;
	pin L12 = TCK;
	pin L13 = IOB_E1_1;
	pin L14 = IOB_E3_1;
	pin M1 = IOB_W3_1;
	pin M2 = IOB_W3_0;
	pin M3 = IOB_S2_0;
	pin M4 = IOB_S4_1;
	pin M5 = VCCIO2;
	pin M6 = GNDPLL_S;
	pin M7 = IOB_S15_1;
	pin M8 = IOB_S18_1;
	pin M9 = IOB_S20_0;
	pin M10 = CDONE;
	pin M11 = IOB_S23_0;
	pin M12 = TDI;
	pin M13 = IOB_E2_1;
	pin M14 = TRST_B;
	pin N1 = IOB_W1_1;
	pin N2 = IOB_W1_0;
	pin N3 = IOB_S3_0;
	pin N4 = IOB_S6_0;
	pin N5 = IOB_S11_0;
	pin N6 = VCCPLL_S;
	pin N7 = VCCINT;
	pin N8 = IOB_S18_0;
	pin N9 = IOB_S19_1;
	pin N10 = VCCIO2;
	pin N11 = IOB_S21_0;
	pin N12 = IOB_S20_1;
	pin N13 = IOB_S21_1;
	pin N14 = TDO;
	pin P1 = IOB_S2_1;
	pin P2 = IOB_S3_1;
	pin P3 = IOB_S5_0;
	pin P4 = IOB_S6_1;
	pin P5 = IOB_S12_1;
	pin P6 = GND;
	pin P7 = IOB_S16_1;
	pin P8 = IOB_S17_1;
	pin P9 = IOB_S19_0;
	pin P10 = IOB_S22_1;
	pin P11 = IOB_S23_1;
	pin P12 = IOB_S24_0;
	pin P13 = IOB_S24_1;
	pin P14 = TMS;
}

// iCE65P04-CB121
bond BOND10 {
	pin A1 = VCCIO3;
	pin A2 = IOB_N2_0;
	pin A3 = IOB_N2_1;
	pin A4 = IOB_N4_1;
	pin A5 = IOB_N4_0;
	pin A6 = IOB_N5_0;
	pin A7 = IOB_N20_0;
	pin A8 = IOB_N22_0;
	pin A9 = VPP_DIRECT;
	pin A10 = IOB_N24_1;
	pin A11 = IOB_E15_1;
	pin B1 = IOB_W20_0;
	pin B2 = GND;
	pin B3 = IOB_N1_1;
	pin B4 = IOB_N3_0;
	pin B5 = IOB_N3_1;
	pin B6 = VCCINT;
	pin B7 = VCCIO0;
	pin B8 = IOB_N22_1;
	pin B9 = IOB_N24_0;
	pin B10 = GND;
	pin B11 = IOB_E16_1;
	pin C1 = IOB_W20_1;
	pin C2 = IOB_W17_1;
	pin C3 = IOB_W19_1;
	pin C4 = IOB_W19_0;
	pin C5 = IOB_N5_1;
	pin C6 = IOB_N13_0;
	pin C7 = IOB_N19_0;
	pin C8 = IOB_N23_0;
	pin C9 = IOB_N23_1;
	pin C10 = VPP_PUMP;
	pin C11 = IOB_E16_0;
	pin D1 = IOB_W16_1;
	pin D2 = IOB_W17_0;
	pin D3 = IOB_W11_0;
	pin D4 = IOB_W18_0;
	pin D5 = IOB_N6_0;
	pin D6 = IOB_N12_1;
	pin D7 = IOB_N18_1;
	pin D8 = IOB_E13_0;
	pin D9 = IOB_E14_0;
	pin D10 = IOB_E14_1;
	pin D11 = IOB_E15_0;
	pin E1 = GND;
	pin E2 = IOB_W16_0;
	pin E3 = IOB_W11_1;
	pin E4 = IOB_W18_1;
	pin E5 = IOB_N8_0;
	pin E6 = IOB_N18_0;
	pin E7 = IOB_N19_1;
	pin E8 = IOB_E12_0;
	pin E9 = IOB_E12_1;
	pin E10 = VCCIO1;
	pin E11 = IOB_E13_1;
	pin F1 = VCCINT;
	pin F2 = IOB_W7_1;
	pin F3 = IOB_W6_1;
	pin F4 = IOB_W10_1;
	pin F5 = GND;
	pin F6 = GND;
	pin F7 = IOB_N21_1;
	pin F8 = IOB_E10_1;
	pin F9 = IOB_E11_0;
	pin F10 = IOB_E11_1;
	pin F11 = VCCINT;
	pin G1 = IOB_W7_0;
	pin G2 = VCCIO3;
	pin G3 = IOB_W6_0;
	pin G4 = IOB_W10_0;
	pin G5 = GND;
	pin G6 = GND;
	pin G7 = IOB_E3_1;
	pin G8 = IOB_E3_0;
	pin G9 = IOB_E4_1;
	pin G10 = IOB_E5_0;
	pin G11 = GND;
	pin H1 = IOB_W3_1;
	pin H2 = IOB_W4_1;
	pin H3 = IOB_W4_0;
	pin H4 = IOB_S4_1;
	pin H5 = IOB_S5_0;
	pin H6 = IOB_S22_0;
	pin H7 = IOB_E2_0;
	pin H8 = IOB_E2_1;
	pin H9 = IOB_E1_1;
	pin H10 = IOB_E1_0;
	pin H11 = IOB_S17_1;
	pin J1 = IOB_W3_0;
	pin J2 = IOB_W2_0;
	pin J3 = IOB_W2_1;
	pin J4 = IOB_S3_0;
	pin J5 = IOB_S3_1;
	pin J6 = IOB_S22_1;
	pin J7 = CDONE;
	pin J8 = IOB_S23_0;
	pin J9 = IOB_S24_1;
	pin J10 = VCCIO_SPI;
	pin J11 = IOB_S15_1;
	pin K1 = IOB_W1_1;
	pin K2 = GND;
	pin K3 = IOB_S1_0;
	pin K4 = IOB_S1_1;
	pin K5 = VCCIO2;
	pin K6 = VCCINT;
	pin K7 = CRESET_B;
	pin K8 = IOB_S23_1;
	pin K9 = IOB_S24_0;
	pin K10 = GND;
	pin K11 = IOB_S16_1;
	pin L1 = IOB_W1_0;
	pin L2 = IOB_S2_0;
	pin L3 = IOB_S4_0;
	pin L4 = IOB_S7_0;
	pin L5 = IOB_S9_0;
	pin L6 = GNDPLL_S;
	pin L7 = VCCPLL_S;
	pin L8 = IOB_S12_1;
	pin L9 = IOB_S13_0;
	pin L10 = IOB_S13_1;
	pin L11 = IOB_S14_1;
}

// iCE65P04-CB132
bond BOND11 {
	pin A1 = IOB_N1_0;
	pin A2 = IOB_N1_1;
	pin A3 = IOB_N2_0;
	pin A4 = IOB_N3_1;
	pin A5 = IOB_N5_0;
	pin A6 = IOB_N12_1;
	pin A7 = IOB_N13_0;
	pin A8 = VCCIO0;
	pin A9 = GND;
	pin A10 = IOB_N22_0;
	pin A11 = IOB_N23_1;
	pin A12 = IOB_N24_1;
	pin A13 = VPP_DIRECT;
	pin A14 = VPP_PUMP;
	pin B1 = IOB_W20_1;
	pin B14 = IOB_E20_1;
	pin C1 = IOB_W20_0;
	pin C3 = IOB_W19_1;
	pin C4 = IOB_N2_1;
	pin C5 = IOB_N4_0;
	pin C6 = IOB_N5_1;
	pin C7 = IOB_N6_1;
	pin C8 = IOB_N19_1;
	pin C9 = IOB_N20_1;
	pin C10 = IOB_N21_1;
	pin C11 = IOB_N23_0;
	pin C12 = IOB_N24_0;
	pin C14 = IOB_E20_0;
	pin D1 = IOB_W17_1;
	pin D3 = IOB_W19_0;
	pin D4 = IOB_W18_1;
	pin D5 = IOB_N3_0;
	pin D6 = IOB_N4_1;
	pin D7 = IOB_N6_0;
	pin D8 = IOB_N19_0;
	pin D9 = IOB_N20_0;
	pin D10 = IOB_N21_0;
	pin D11 = IOB_N22_1;
	pin D12 = IOB_E19_1;
	pin D14 = IOB_E18_1;
	pin E1 = IOB_W17_0;
	pin E3 = VCCIO3;
	pin E4 = IOB_W18_0;
	pin E11 = IOB_E19_0;
	pin E12 = IOB_E18_0;
	pin E14 = IOB_E17_0;
	pin F1 = GND;
	pin F3 = IOB_W16_0;
	pin F4 = IOB_W16_1;
	pin F6 = VCCIO0;
	pin F7 = GND;
	pin F8 = VCCINT;
	pin F9 = VCCIO1;
	pin F11 = IOB_E17_1;
	pin F12 = IOB_E16_1;
	pin F14 = IOB_E10_1;
	pin G1 = IOB_W11_0;
	pin G3 = IOB_W6_1;
	pin G4 = IOB_W6_0;
	pin G6 = VCCINT;
	pin G7 = GND;
	pin G8 = GND;
	pin G9 = GND;
	pin G11 = IOB_E16_0;
	pin G12 = IOB_E15_1;
	pin G14 = IOB_E11_0;
	pin H1 = IOB_W10_1;
	pin H3 = IOB_W5_1;
	pin H4 = IOB_W5_0;
	pin H6 = GND;
	pin H7 = GND;
	pin H8 = GND;
	pin H9 = VCCINT;
	pin H11 = IOB_E4_1;
	pin H12 = IOB_E4_0;
	pin H14 = VCCIO1;
	pin J1 = IOB_W4_0;
	pin J3 = IOB_W4_1;
	pin J4 = VCCINT;
	pin J6 = VCCIO3;
	pin J7 = NC;
	pin J8 = IOB_S11_1;
	pin J9 = VCCIO2;
	pin J11 = IOB_E3_1;
	pin J12 = IOB_E3_0;
	pin J14 = GND;
	pin K1 = VCCIO3;
	pin K3 = IOB_W3_1;
	pin K4 = IOB_W3_0;
	pin K11 = IOB_E2_0;
	pin K12 = IOB_E1_1;
	pin K14 = IOB_E2_1;
	pin L1 = IOB_W2_1;
	pin L3 = GND;
	pin L4 = IOB_S2_1;
	pin L5 = IOB_S4_0;
	pin L6 = IOB_S5_0;
	pin L7 = IOB_S20_0;
	pin L8 = IOB_S21_0;
	pin L9 = IOB_S22_0;
	pin L10 = CRESET_B;
	pin L11 = VCCIO_SPI;
	pin L12 = TCK;
	pin L14 = IOB_E1_0;
	pin M1 = IOB_W2_0;
	pin M3 = IOB_S2_0;
	pin M4 = IOB_S3_1;
	pin M5 = VCCIO2;
	pin M6 = IOB_S6_0;
	pin M7 = IOB_S13_0;
	pin M8 = IOB_S20_1;
	pin M9 = IOB_S21_1;
	pin M10 = CDONE;
	pin M11 = IOB_S23_0;
	pin M12 = TDI;
	pin M14 = TRST_B;
	pin N1 = IOB_W1_1;
	pin N14 = TDO;
	pin P1 = IOB_W1_0;
	pin P2 = IOB_S1_1;
	pin P3 = IOB_S3_0;
	pin P4 = IOB_S4_1;
	pin P5 = IOB_S5_1;
	pin P6 = GND;
	pin P7 = IOB_S12_1;
	pin P8 = IOB_S12_0;
	pin P9 = IOB_S19_0;
	pin P10 = IOB_S22_1;
	pin P11 = IOB_S23_1;
	pin P12 = IOB_S24_0;
	pin P13 = IOB_S24_1;
	pin P14 = TMS;
}

// iCE65L08-DI
bond BOND12 {
	pin 1 = IOB_W31_1;
	pin 2 = IOB_W31_0;
	pin 3 = IOB_W30_1;
	pin 4 = IOB_W30_0;
	pin 5 = GND;
	pin 6 = GND;
	pin 7 = VCCIO3;
	pin 8 = VCCIO3;
	pin 9 = IOB_W28_1;
	pin 10 = IOB_W28_0;
	pin 11 = IOB_W27_1;
	pin 12 = IOB_W27_0;
	pin 13 = VCCINT;
	pin 14 = VCCINT;
	pin 15 = IOB_W25_1;
	pin 16 = IOB_W25_0;
	pin 17 = IOB_W24_1;
	pin 18 = IOB_W24_0;
	pin 19 = GND;
	pin 20 = GND;
	pin 21 = IOB_W23_1;
	pin 22 = IOB_W23_0;
	pin 23 = GND;
	pin 24 = GND;
	pin 25 = IOB_W22_1;
	pin 26 = IOB_W22_0;
	pin 27 = VCCIO3;
	pin 28 = VCCIO3;
	pin 29 = VCCINT;
	pin 30 = VCCINT;
	pin 31 = IOB_W21_1;
	pin 32 = IOB_W21_0;
	pin 33 = VCCIO3;
	pin 34 = VCCIO3;
	pin 35 = GND;
	pin 36 = GND;
	pin 37 = IOB_W20_1;
	pin 38 = IOB_W20_0;
	pin 39 = IOB_W19_1;
	pin 40 = IOB_W19_0;
	pin 41 = IOB_W18_1;
	pin 42 = IOB_W18_0;
	pin 43 = VCCIO3;
	pin 44 = VCCIO3;
	pin 45 = VREF;
	pin 46 = VREF;
	pin 47 = GND;
	pin 48 = GND;
	pin 49 = VCCIO3;
	pin 50 = VCCIO3;
	pin 51 = GND;
	pin 52 = GND;
	pin 53 = IOB_W17_1;
	pin 54 = IOB_W17_0;
	pin 55 = GND;
	pin 56 = IOB_W16_1;
	pin 57 = IOB_W16_0;
	pin 58 = IOB_W14_1;
	pin 59 = IOB_W14_0;
	pin 60 = IOB_W13_1;
	pin 61 = IOB_W13_0;
	pin 62 = GND;
	pin 63 = GND;
	pin 64 = IOB_W12_1;
	pin 65 = IOB_W12_0;
	pin 66 = VCCIO3;
	pin 67 = VCCIO3;
	pin 68 = GND;
	pin 69 = GND;
	pin 70 = IOB_W11_1;
	pin 71 = IOB_W11_0;
	pin 72 = IOB_W10_1;
	pin 73 = IOB_W10_0;
	pin 74 = IOB_W9_1;
	pin 75 = IOB_W9_0;
	pin 76 = IOB_W8_1;
	pin 77 = IOB_W8_0;
	pin 78 = VCCINT;
	pin 79 = VCCINT;
	pin 80 = IOB_W7_1;
	pin 81 = IOB_W7_0;
	pin 82 = VCCIO3;
	pin 83 = VCCIO3;
	pin 84 = GND;
	pin 85 = GND;
	pin 86 = IOB_W6_1;
	pin 87 = IOB_W6_0;
	pin 88 = IOB_W4_1;
	pin 89 = IOB_W4_0;
	pin 90 = IOB_W3_1;
	pin 91 = IOB_W3_0;
	pin 92 = IOB_S2_0;
	pin 93 = IOB_S2_1;
	pin 94 = IOB_S3_0;
	pin 95 = GND;
	pin 96 = GND;
	pin 97 = IOB_S3_1;
	pin 98 = IOB_S4_0;
	pin 99 = IOB_S4_1;
	pin 100 = IOB_S5_0;
	pin 101 = IOB_S5_1;
	pin 102 = IOB_S6_0;
	pin 103 = VCCIO2;
	pin 104 = VCCIO2;
	pin 105 = IOB_S6_1;
	pin 106 = IOB_S7_0;
	pin 107 = GND;
	pin 108 = GND;
	pin 109 = IOB_S7_1;
	pin 110 = IOB_S8_0;
	pin 111 = IOB_S8_1;
	pin 112 = IOB_S9_0;
	pin 113 = IOB_S9_1;
	pin 114 = IOB_S10_0;
	pin 115 = IOB_S10_1;
	pin 116 = IOB_S11_0;
	pin 117 = GND;
	pin 118 = GND;
	pin 119 = IOB_S11_1;
	pin 120 = IOB_S12_0;
	pin 121 = VCCINT;
	pin 122 = VCCINT;
	pin 123 = IOB_S12_1;
	pin 124 = IOB_S13_0;
	pin 125 = IOB_S13_1;
	pin 126 = IOB_S14_0;
	pin 127 = IOB_S14_1;
	pin 128 = IOB_S15_0;
	pin 129 = IOB_S15_1;
	pin 130 = VCCIO2;
	pin 131 = VCCIO2;
	pin 132 = IOB_S16_0;
	pin 133 = IOB_S16_1;
	pin 134 = IOB_S17_0;
	pin 135 = GND;
	pin 136 = GND;
	pin 137 = IOB_S17_1;
	pin 138 = IOB_S19_0;
	pin 139 = IOB_S19_1;
	pin 140 = IOB_S20_0;
	pin 141 = IOB_S20_1;
	pin 142 = IOB_S21_0;
	pin 143 = IOB_S21_1;
	pin 144 = IOB_S22_0;
	pin 145 = IOB_S22_1;
	pin 146 = IOB_S23_0;
	pin 147 = IOB_S23_1;
	pin 148 = IOB_S24_0;
	pin 149 = IOB_S24_1;
	pin 150 = IOB_S25_0;
	pin 151 = VCCINT;
	pin 152 = VCCINT;
	pin 153 = IOB_S25_1;
	pin 154 = IOB_S26_0;
	pin 155 = VCCIO2;
	pin 156 = VCCIO2;
	pin 157 = IOB_S26_1;
	pin 158 = GND;
	pin 159 = GND;
	pin 160 = IOB_S27_0;
	pin 161 = IOB_S27_1;
	pin 162 = IOB_S28_0;
	pin 163 = IOB_S29_0;
	pin 164 = IOB_S29_1;
	pin 165 = CDONE;
	pin 166 = CRESET_B;
	pin 167 = IOB_S30_0;
	pin 168 = IOB_S30_1;
	pin 169 = GND;
	pin 170 = GND;
	pin 171 = IOB_S31_0;
	pin 172 = IOB_S31_1;
	pin 173 = VCCINT;
	pin 174 = VCCINT;
	pin 175 = VCCIO_SPI;
	pin 176 = VCCIO_SPI;
	pin 177 = TDI;
	pin 178 = TMS;
	pin 179 = TCK;
	pin 180 = TDO;
	pin 181 = TRST_B;
	pin 182 = IOB_E3_0;
	pin 183 = IOB_E3_1;
	pin 184 = IOB_E4_0;
	pin 185 = IOB_E4_1;
	pin 186 = GND;
	pin 187 = GND;
	pin 188 = IOB_E5_0;
	pin 189 = IOB_E5_1;
	pin 190 = VCCIO1;
	pin 191 = VCCIO1;
	pin 192 = IOB_E6_0;
	pin 193 = IOB_E6_1;
	pin 194 = IOB_E7_0;
	pin 195 = IOB_E7_1;
	pin 196 = IOB_E8_0;
	pin 197 = VCCINT;
	pin 198 = VCCINT;
	pin 199 = IOB_E8_1;
	pin 200 = IOB_E9_0;
	pin 201 = IOB_E9_1;
	pin 202 = IOB_E10_0;
	pin 203 = IOB_E10_1;
	pin 204 = IOB_E11_0;
	pin 205 = IOB_E11_1;
	pin 206 = IOB_E12_0;
	pin 207 = GND;
	pin 208 = GND;
	pin 209 = IOB_E12_1;
	pin 210 = IOB_E13_0;
	pin 211 = IOB_E13_1;
	pin 212 = IOB_E14_0;
	pin 213 = VCCIO1;
	pin 214 = VCCIO1;
	pin 215 = IOB_E14_1;
	pin 216 = IOB_E15_0;
	pin 217 = IOB_E15_1;
	pin 218 = IOB_E16_0;
	pin 219 = IOB_E16_1;
	pin 220 = IOB_E17_0;
	pin 221 = IOB_E17_1;
	pin 222 = IOB_E19_0;
	pin 223 = IOB_E19_1;
	pin 224 = IOB_E20_0;
	pin 225 = IOB_E20_1;
	pin 226 = IOB_E21_0;
	pin 227 = IOB_E21_1;
	pin 228 = GND;
	pin 229 = GND;
	pin 230 = IOB_E22_0;
	pin 231 = VCCIO1;
	pin 232 = VCCIO1;
	pin 233 = IOB_E22_1;
	pin 234 = IOB_E23_0;
	pin 235 = IOB_E23_1;
	pin 236 = IOB_E24_0;
	pin 237 = IOB_E24_1;
	pin 238 = IOB_E25_0;
	pin 239 = IOB_E25_1;
	pin 240 = IOB_E26_0;
	pin 241 = IOB_E26_1;
	pin 242 = IOB_E27_0;
	pin 243 = VCCINT;
	pin 244 = VCCINT;
	pin 245 = IOB_E27_1;
	pin 246 = IOB_E28_0;
	pin 247 = VCCIO1;
	pin 248 = VCCIO1;
	pin 249 = IOB_E28_1;
	pin 250 = IOB_E29_0;
	pin 251 = GND;
	pin 252 = GND;
	pin 253 = IOB_E29_1;
	pin 254 = IOB_E30_0;
	pin 255 = IOB_E30_1;
	pin 256 = IOB_E31_0;
	pin 257 = VPP_PUMP;
	pin 258 = VPP_DIRECT;
	pin 259 = VCCINT;
	pin 260 = VCCINT;
	pin 261 = IOB_N31_1;
	pin 262 = IOB_N31_0;
	pin 263 = IOB_N30_1;
	pin 264 = IOB_N30_0;
	pin 265 = IOB_N29_1;
	pin 266 = VCCIO0;
	pin 267 = IOB_N29_0;
	pin 268 = IOB_N28_1;
	pin 269 = IOB_N28_0;
	pin 270 = GND;
	pin 271 = GND;
	pin 272 = IOB_N27_1;
	pin 273 = IOB_N27_0;
	pin 274 = IOB_N26_1;
	pin 275 = IOB_N26_0;
	pin 276 = IOB_N25_1;
	pin 277 = IOB_N25_0;
	pin 278 = IOB_N24_1;
	pin 279 = IOB_N24_0;
	pin 280 = VCCIO0;
	pin 281 = VCCIO0;
	pin 282 = IOB_N23_1;
	pin 283 = IOB_N23_0;
	pin 284 = IOB_N22_1;
	pin 285 = IOB_N22_0;
	pin 286 = IOB_N21_1;
	pin 287 = IOB_N21_0;
	pin 288 = IOB_N20_1;
	pin 289 = IOB_N20_0;
	pin 290 = IOB_N19_1;
	pin 291 = IOB_N19_0;
	pin 292 = GND;
	pin 293 = GND;
	pin 294 = IOB_N18_1;
	pin 295 = IOB_N18_0;
	pin 296 = IOB_N17_1;
	pin 297 = IOB_N17_0;
	pin 298 = IOB_N16_1;
	pin 299 = IOB_N16_0;
	pin 300 = VCCIO0;
	pin 301 = VCCIO0;
	pin 302 = IOB_N14_1;
	pin 303 = IOB_N14_0;
	pin 304 = IOB_N13_1;
	pin 305 = IOB_N13_0;
	pin 306 = VCCINT;
	pin 307 = VCCINT;
	pin 308 = IOB_N12_1;
	pin 309 = IOB_N12_0;
	pin 310 = IOB_N11_1;
	pin 311 = IOB_N11_0;
	pin 312 = GND;
	pin 313 = GND;
	pin 314 = IOB_N10_1;
	pin 315 = IOB_N10_0;
	pin 316 = IOB_N9_1;
	pin 317 = IOB_N9_0;
	pin 318 = IOB_N8_1;
	pin 319 = IOB_N8_0;
	pin 320 = IOB_N7_1;
	pin 321 = IOB_N7_0;
	pin 322 = IOB_N6_1;
	pin 323 = VCCIO0;
	pin 324 = VCCIO0;
	pin 325 = IOB_N6_0;
	pin 326 = IOB_N5_1;
	pin 327 = IOB_N5_0;
	pin 328 = IOB_N4_1;
	pin 329 = IOB_N4_0;
	pin 330 = IOB_N3_1;
	pin 331 = GND;
	pin 332 = GND;
	pin 333 = IOB_N3_0;
	pin 334 = IOB_N2_1;
	pin 335 = IOB_N2_0;
	pin 336 = IOB_N1_1;
	pin 337 = IOB_N1_0;
}

// iCE65L08-CB284
bond BOND13 {
	pin A1 = IOB_N5_1;
	pin A2 = IOB_N7_1;
	pin A3 = IOB_N8_1;
	pin A4 = IOB_N8_0;
	pin A5 = IOB_N9_1;
	pin A6 = IOB_N11_0;
	pin A7 = IOB_N12_0;
	pin A8 = VCCIO0;
	pin A9 = IOB_N12_1;
	pin A10 = IOB_N13_1;
	pin A11 = IOB_N14_1;
	pin A12 = IOB_N18_0;
	pin A13 = IOB_N18_1;
	pin A14 = IOB_N19_0;
	pin A15 = IOB_N20_1;
	pin A16 = IOB_N22_0;
	pin A17 = IOB_N23_0;
	pin A18 = IOB_N23_1;
	pin A19 = IOB_N25_1;
	pin A20 = IOB_N26_1;
	pin A21 = VCCIO0;
	pin A22 = IOB_E26_1;
	pin B1 = IOB_W31_1;
	pin B22 = IOB_E24_1;
	pin C1 = IOB_W31_0;
	pin C3 = IOB_N3_1;
	pin C4 = IOB_N2_1;
	pin C5 = IOB_N4_1;
	pin C6 = IOB_N6_1;
	pin C7 = IOB_N7_0;
	pin C8 = VCCINT;
	pin C9 = IOB_N11_1;
	pin C10 = IOB_N13_0;
	pin C11 = IOB_N17_1;
	pin C12 = GND;
	pin C13 = IOB_N19_1;
	pin C14 = IOB_N21_1;
	pin C15 = IOB_N22_1;
	pin C16 = IOB_N24_1;
	pin C17 = IOB_N29_0;
	pin C18 = IOB_N30_0;
	pin C19 = IOB_N31_0;
	pin C20 = IOB_E30_1;
	pin C22 = IOB_E23_1;
	pin D1 = IOB_W25_1;
	pin D3 = VCCINT;
	pin D20 = IOB_E29_1;
	pin D22 = IOB_E21_1;
	pin E1 = IOB_W25_0;
	pin E3 = IOB_W28_1;
	pin E5 = IOB_N1_1;
	pin E6 = IOB_N4_0;
	pin E7 = IOB_N5_0;
	pin E8 = IOB_N6_0;
	pin E9 = IOB_N10_1;
	pin E10 = IOB_N16_1;
	pin E11 = IOB_N17_0;
	pin E12 = VCCIO0;
	pin E13 = GND;
	pin E14 = IOB_N24_0;
	pin E15 = IOB_N27_1;
	pin E16 = IOB_N28_1;
	pin E17 = VPP_DIRECT;
	pin E18 = VPP_PUMP;
	pin E20 = IOB_E28_1;
	pin E22 = IOB_E20_1;
	pin F1 = VCCIO3;
	pin F3 = IOB_W28_0;
	pin F5 = IOB_W30_1;
	pin F18 = IOB_E31_0;
	pin F20 = IOB_E27_1;
	pin F22 = IOB_E19_1;
	pin G1 = GND;
	pin G3 = IOB_W27_1;
	pin G5 = IOB_W30_0;
	pin G7 = IOB_W21_1;
	pin G8 = IOB_N3_0;
	pin G9 = IOB_N9_0;
	pin G10 = IOB_N10_0;
	pin G11 = IOB_N14_0;
	pin G12 = IOB_N16_0;
	pin G13 = IOB_N25_0;
	pin G14 = IOB_N27_0;
	pin G15 = IOB_N28_0;
	pin G16 = IOB_N31_1;
	pin G18 = IOB_E30_0;
	pin G20 = IOB_E25_1;
	pin G22 = IOB_E20_0;
	pin H1 = IOB_W24_1;
	pin H3 = IOB_W27_0;
	pin H5 = IOB_W23_1;
	pin H7 = IOB_W21_0;
	pin H8 = IOB_W19_1;
	pin H9 = IOB_N1_0;
	pin H10 = IOB_N2_0;
	pin H11 = IOB_N20_0;
	pin H12 = IOB_N21_0;
	pin H13 = IOB_N26_0;
	pin H14 = IOB_N29_1;
	pin H15 = IOB_N30_1;
	pin H16 = IOB_E27_0;
	pin H18 = IOB_E25_0;
	pin H20 = IOB_E22_1;
	pin H22 = VCCIO1;
	pin J1 = IOB_W24_0;
	pin J3 = GND;
	pin J5 = IOB_W23_0;
	pin J7 = VCCIO3;
	pin J8 = IOB_W19_0;
	pin J15 = IOB_E29_0;
	pin J16 = IOB_E24_0;
	pin J18 = IOB_E23_0;
	pin J20 = VCCIO1;
	pin J22 = IOB_E17_1;
	pin K1 = IOB_W22_1;
	pin K3 = VCCIO3;
	pin K5 = GND;
	pin K7 = IOB_W20_0;
	pin K8 = IOB_W20_1;
	pin K10 = VCCIO0;
	pin K11 = GND;
	pin K12 = VCCINT;
	pin K13 = VCCIO1;
	pin K15 = IOB_E28_0;
	pin K16 = IOB_E22_0;
	pin K18 = IOB_E16_1;
	pin K20 = IOB_E19_0;
	pin K22 = IOB_E15_1;
	pin L1 = IOB_W22_0;
	pin L3 = IOB_W17_1;
	pin L5 = IOB_W17_0;
	pin L7 = IOB_W10_1;
	pin L8 = IOB_W10_0;
	pin L10 = VCCINT;
	pin L11 = GND;
	pin L12 = GND;
	pin L13 = GND;
	pin L15 = IOB_E26_0;
	pin L16 = IOB_E21_0;
	pin L18 = IOB_E17_0;
	pin L20 = VCCINT;
	pin L22 = IOB_E16_0;
	pin M1 = VREF;
	pin M3 = IOB_W16_0;
	pin M5 = IOB_W16_1;
	pin M7 = IOB_W9_1;
	pin M8 = IOB_W9_0;
	pin M10 = GND;
	pin M11 = GND;
	pin M12 = GND;
	pin M13 = VCCINT;
	pin M15 = IOB_E6_0;
	pin M16 = IOB_E6_1;
	pin M18 = VCCIO1;
	pin M20 = IOB_E13_0;
	pin M22 = IOB_E14_1;
	pin N1 = GND;
	pin N3 = IOB_W13_1;
	pin N5 = IOB_W14_0;
	pin N7 = IOB_W14_1;
	pin N8 = VCCINT;
	pin N10 = VCCIO3;
	pin N11 = VCCINT;
	pin N12 = GND;
	pin N13 = VCCIO2;
	pin N15 = IOB_E5_1;
	pin N16 = IOB_E5_0;
	pin N18 = GND;
	pin N20 = GND;
	pin N22 = IOB_E15_0;
	pin P1 = VCCIO3;
	pin P3 = IOB_W13_0;
	pin P5 = VCCIO3;
	pin P7 = IOB_W8_1;
	pin P8 = IOB_W8_0;
	pin P15 = IOB_E4_0;
	pin P16 = IOB_E3_1;
	pin P18 = IOB_E4_1;
	pin P20 = IOB_E11_0;
	pin P22 = IOB_E14_0;
	pin R1 = GND;
	pin R3 = VCCIO3;
	pin R5 = IOB_W7_1;
	pin R7 = GND;
	pin R8 = IOB_S2_1;
	pin R9 = IOB_S4_1;
	pin R10 = IOB_S6_1;
	pin R11 = IOB_S26_1;
	pin R12 = IOB_S27_1;
	pin R13 = IOB_S29_0;
	pin R14 = CRESET_B;
	pin R15 = VCCIO_SPI;
	pin R16 = TCK;
	pin R18 = IOB_E3_0;
	pin R20 = IOB_E8_1;
	pin R22 = IOB_E13_1;
	pin T1 = IOB_W18_1;
	pin T3 = GND;
	pin T5 = IOB_W7_0;
	pin T7 = IOB_S3_1;
	pin T8 = IOB_S5_1;
	pin T9 = VCCIO2;
	pin T10 = IOB_S12_1;
	pin T11 = IOB_S26_0;
	pin T12 = IOB_S27_0;
	pin T13 = IOB_S28_0;
	pin T14 = CDONE;
	pin T15 = IOB_S30_0;
	pin T16 = TDI;
	pin T18 = TRST_B;
	pin T20 = IOB_E7_0;
	pin T22 = IOB_E12_1;
	pin U1 = IOB_W18_0;
	pin U3 = IOB_W6_1;
	pin U5 = IOB_W4_1;
	pin U18 = TDO;
	pin U20 = IOB_E10_0;
	pin U22 = IOB_E12_0;
	pin V1 = GND;
	pin V3 = IOB_W6_0;
	pin V5 = IOB_W4_0;
	pin V6 = IOB_S6_0;
	pin V7 = IOB_S7_1;
	pin V8 = IOB_S11_0;
	pin V9 = IOB_S8_1;
	pin V10 = GND;
	pin V11 = IOB_S16_1;
	pin V12 = IOB_S17_0;
	pin V13 = IOB_S19_1;
	pin V14 = IOB_S29_1;
	pin V15 = IOB_S30_1;
	pin V16 = IOB_S31_0;
	pin V17 = IOB_S31_1;
	pin V18 = TMS;
	pin V20 = IOB_E8_0;
	pin V22 = IOB_E11_1;
	pin W1 = IOB_W12_1;
	pin W3 = IOB_W3_1;
	pin W20 = IOB_E7_1;
	pin W22 = IOB_E10_1;
	pin Y1 = IOB_W12_0;
	pin Y3 = IOB_W3_0;
	pin Y4 = IOB_S3_0;
	pin Y5 = IOB_S5_0;
	pin Y6 = IOB_S9_0;
	pin Y7 = IOB_S8_0;
	pin Y8 = VCCINT;
	pin Y9 = IOB_S10_1;
	pin Y10 = IOB_S14_1;
	pin Y11 = VCCIO2;
	pin Y12 = GND;
	pin Y13 = IOB_S16_0;
	pin Y14 = IOB_S17_1;
	pin Y15 = IOB_S20_1;
	pin Y16 = GND;
	pin Y17 = IOB_S23_1;
	pin Y18 = IOB_S24_1;
	pin Y19 = IOB_S25_0;
	pin Y20 = IOB_S25_1;
	pin Y22 = IOB_E9_0;
	pin AA1 = IOB_W11_1;
	pin AA22 = IOB_E9_1;
	pin AB1 = IOB_W11_0;
	pin AB2 = IOB_S2_0;
	pin AB3 = IOB_S4_0;
	pin AB4 = IOB_S7_0;
	pin AB5 = GND;
	pin AB6 = IOB_S10_0;
	pin AB7 = IOB_S9_1;
	pin AB8 = IOB_S11_1;
	pin AB9 = IOB_S12_0;
	pin AB10 = IOB_S13_0;
	pin AB11 = IOB_S13_1;
	pin AB12 = IOB_S14_0;
	pin AB13 = IOB_S15_0;
	pin AB14 = IOB_S15_1;
	pin AB15 = IOB_S19_0;
	pin AB16 = IOB_S20_0;
	pin AB17 = IOB_S21_0;
	pin AB18 = IOB_S21_1;
	pin AB19 = IOB_S22_0;
	pin AB20 = IOB_S22_1;
	pin AB21 = IOB_S23_0;
	pin AB22 = IOB_S24_0;
}

// iCE65L08-CB196
bond BOND14 {
	pin A1 = IOB_N2_0;
	pin A2 = IOB_N2_1;
	pin A3 = IOB_N4_1;
	pin A4 = IOB_N8_1;
	pin A5 = IOB_N11_0;
	pin A6 = IOB_N12_0;
	pin A7 = IOB_N16_1;
	pin A8 = VCCIO0;
	pin A9 = GND;
	pin A10 = IOB_N26_1;
	pin A11 = IOB_N28_0;
	pin A12 = IOB_N29_1;
	pin A13 = VPP_DIRECT;
	pin A14 = VPP_PUMP;
	pin B1 = IOB_W30_0;
	pin B2 = IOB_N3_0;
	pin B3 = IOB_N4_0;
	pin B4 = IOB_N5_1;
	pin B5 = IOB_N9_0;
	pin B6 = IOB_N11_1;
	pin B7 = VCCINT;
	pin B8 = IOB_N18_1;
	pin B9 = IOB_N21_1;
	pin B10 = IOB_N26_0;
	pin B11 = IOB_N29_0;
	pin B12 = GND;
	pin B13 = IOB_E30_1;
	pin B14 = IOB_E29_1;
	pin C1 = IOB_W30_1;
	pin C2 = GND;
	pin C3 = IOB_W28_0;
	pin C4 = IOB_N5_0;
	pin C5 = IOB_N9_1;
	pin C6 = IOB_N10_0;
	pin C7 = IOB_N14_1;
	pin C8 = IOB_N20_0;
	pin C9 = IOB_N22_1;
	pin C10 = IOB_N27_0;
	pin C11 = IOB_N30_1;
	pin C12 = IOB_E31_0;
	pin C13 = IOB_E30_0;
	pin C14 = IOB_E28_1;
	pin D1 = IOB_W27_1;
	pin D2 = IOB_W27_0;
	pin D3 = IOB_W28_1;
	pin D4 = IOB_W25_1;
	pin D5 = IOB_N3_1;
	pin D6 = IOB_N10_1;
	pin D7 = IOB_N18_0;
	pin D8 = IOB_N20_1;
	pin D9 = IOB_N27_1;
	pin D10 = IOB_N28_1;
	pin D11 = IOB_E28_0;
	pin D12 = IOB_E23_1;
	pin D13 = IOB_E29_0;
	pin D14 = IOB_E27_1;
	pin E1 = IOB_W23_0;
	pin E2 = IOB_W23_1;
	pin E3 = VCCIO3;
	pin E4 = IOB_W25_0;
	pin E5 = IOB_W22_0;
	pin E6 = IOB_N13_1;
	pin E7 = IOB_N17_0;
	pin E8 = IOB_N19_1;
	pin E9 = IOB_N25_0;
	pin E10 = IOB_E22_0;
	pin E11 = IOB_E23_0;
	pin E12 = IOB_E25_0;
	pin E13 = IOB_E24_1;
	pin E14 = IOB_E25_1;
	pin F1 = GND;
	pin F2 = VCCINT;
	pin F3 = IOB_W21_0;
	pin F4 = IOB_W21_1;
	pin F5 = IOB_W22_1;
	pin F6 = VCCIO0;
	pin F7 = GND;
	pin F8 = VCCINT;
	pin F9 = VCCIO1;
	pin F10 = IOB_E17_0;
	pin F11 = IOB_E20_1;
	pin F12 = IOB_E21_0;
	pin F13 = IOB_E24_0;
	pin F14 = IOB_E22_1;
	pin G1 = IOB_W18_1;
	pin G2 = IOB_W18_0;
	pin G3 = IOB_W20_1;
	pin G4 = IOB_W20_0;
	pin G5 = IOB_W12_0;
	pin G6 = VCCINT;
	pin G7 = GND;
	pin G8 = GND;
	pin G9 = GND;
	pin G10 = IOB_E14_1;
	pin G11 = IOB_E15_0;
	pin G12 = IOB_E16_1;
	pin G13 = IOB_E21_1;
	pin G14 = IOB_E19_1;
	pin H1 = IOB_W16_1;
	pin H2 = IOB_W16_0;
	pin H3 = IOB_W17_0;
	pin H4 = IOB_W17_1;
	pin H5 = IOB_W12_1;
	pin H6 = GND;
	pin H7 = GND;
	pin H8 = GND;
	pin H9 = VCCINT;
	pin H10 = IOB_E13_1;
	pin H11 = IOB_E11_0;
	pin H12 = IOB_E12_0;
	pin H13 = IOB_E12_1;
	pin H14 = VCCIO1;
	pin J1 = IOB_W13_1;
	pin J2 = IOB_W13_0;
	pin J3 = IOB_W11_0;
	pin J4 = VCCINT;
	pin J5 = GND;
	pin J6 = VCCIO3;
	pin J7 = VCCINT;
	pin J8 = GND;
	pin J9 = VCCIO2;
	pin J10 = IOB_E11_1;
	pin J11 = IOB_E5_0;
	pin J12 = IOB_E6_0;
	pin J13 = IOB_E10_1;
	pin J14 = GND;
	pin K1 = VCCIO3;
	pin K2 = IOB_W11_1;
	pin K3 = IOB_W7_0;
	pin K4 = IOB_W7_1;
	pin K5 = IOB_S7_1;
	pin K6 = IOB_S12_0;
	pin K7 = IOB_S15_1;
	pin K8 = IOB_S26_0;
	pin K9 = IOB_S27_1;
	pin K10 = GND;
	pin K11 = IOB_E3_1;
	pin K12 = IOB_E5_1;
	pin K13 = VCCINT;
	pin K14 = IOB_E6_1;
	pin L1 = IOB_W8_1;
	pin L2 = IOB_W8_0;
	pin L3 = GND;
	pin L4 = IOB_S5_1;
	pin L5 = IOB_S10_1;
	pin L6 = IOB_S12_1;
	pin L7 = IOB_S14_1;
	pin L8 = IOB_S20_1;
	pin L9 = IOB_S29_0;
	pin L10 = CRESET_B;
	pin L11 = VCCIO_SPI;
	pin L12 = TCK;
	pin L13 = IOB_E4_0;
	pin L14 = IOB_E4_1;
	pin M1 = IOB_W6_1;
	pin M2 = IOB_W6_0;
	pin M3 = IOB_S2_1;
	pin M4 = IOB_S3_1;
	pin M5 = VCCIO2;
	pin M6 = IOB_S13_0;
	pin M7 = IOB_S16_1;
	pin M8 = IOB_S19_1;
	pin M9 = IOB_S25_1;
	pin M10 = CDONE;
	pin M11 = IOB_S30_0;
	pin M12 = TDI;
	pin M13 = IOB_E3_0;
	pin M14 = TRST_B;
	pin N1 = IOB_W4_1;
	pin N2 = IOB_W4_0;
	pin N3 = IOB_S4_0;
	pin N4 = IOB_S7_0;
	pin N5 = IOB_S11_0;
	pin N6 = IOB_S11_1;
	pin N7 = VCCINT;
	pin N8 = IOB_S17_0;
	pin N9 = IOB_S21_1;
	pin N10 = VCCIO2;
	pin N11 = IOB_S26_1;
	pin N12 = IOB_S27_0;
	pin N13 = IOB_S28_0;
	pin N14 = TDO;
	pin P1 = IOB_S2_0;
	pin P2 = IOB_S3_0;
	pin P3 = IOB_S6_0;
	pin P4 = IOB_S6_1;
	pin P5 = IOB_S8_0;
	pin P6 = GND;
	pin P7 = IOB_S15_0;
	pin P8 = IOB_S17_1;
	pin P9 = IOB_S25_0;
	pin P10 = IOB_S29_1;
	pin P11 = IOB_S30_1;
	pin P12 = IOB_S31_0;
	pin P13 = IOB_S31_1;
	pin P14 = TMS;
}

// iCE65L08-CB132
bond BOND15 {
	pin A1 = IOB_N2_0;
	pin A2 = IOB_N3_0;
	pin A3 = IOB_N3_1;
	pin A4 = IOB_N5_0;
	pin A5 = IOB_N10_1;
	pin A6 = IOB_N16_1;
	pin A7 = IOB_N17_0;
	pin A8 = VCCIO0;
	pin A9 = GND;
	pin A10 = IOB_N25_0;
	pin A11 = IOB_N26_0;
	pin A12 = IOB_N30_1;
	pin A13 = VPP_DIRECT;
	pin A14 = VPP_PUMP;
	pin B1 = IOB_W30_1;
	pin B14 = IOB_E28_0;
	pin C1 = IOB_W30_0;
	pin C3 = IOB_W27_1;
	pin C4 = IOB_N4_0;
	pin C5 = IOB_N8_1;
	pin C6 = IOB_N11_1;
	pin C7 = IOB_N14_1;
	pin C8 = IOB_N20_0;
	pin C9 = IOB_N20_1;
	pin C10 = IOB_N22_1;
	pin C11 = IOB_N28_1;
	pin C12 = IOB_N29_1;
	pin C14 = IOB_E24_1;
	pin D1 = IOB_W25_1;
	pin D3 = IOB_W27_0;
	pin D4 = IOB_W22_1;
	pin D5 = IOB_N9_0;
	pin D6 = IOB_N11_0;
	pin D7 = IOB_N13_1;
	pin D8 = IOB_N19_1;
	pin D9 = IOB_N21_1;
	pin D10 = IOB_N27_0;
	pin D11 = IOB_N26_1;
	pin D12 = IOB_E27_1;
	pin D14 = IOB_E23_1;
	pin E1 = IOB_W25_0;
	pin E3 = VCCIO3;
	pin E4 = IOB_W22_0;
	pin E11 = IOB_E20_1;
	pin E12 = IOB_E21_0;
	pin E14 = IOB_E21_1;
	pin F1 = GND;
	pin F3 = IOB_W21_0;
	pin F4 = IOB_W21_1;
	pin F6 = VCCIO0;
	pin F7 = GND;
	pin F8 = VCCINT;
	pin F9 = VCCIO1;
	pin F11 = IOB_E19_1;
	pin F12 = IOB_E15_0;
	pin F14 = IOB_E16_1;
	pin G1 = IOB_W17_0;
	pin G3 = IOB_W17_1;
	pin G4 = IOB_W20_0;
	pin G6 = VCCINT;
	pin G7 = GND;
	pin G8 = GND;
	pin G9 = GND;
	pin G11 = IOB_E14_1;
	pin G12 = IOB_E11_0;
	pin G14 = IOB_E17_0;
	pin H1 = IOB_W16_1;
	pin H3 = IOB_W16_0;
	pin H4 = IOB_W20_1;
	pin H6 = GND;
	pin H7 = GND;
	pin H8 = GND;
	pin H9 = VCCINT;
	pin H11 = IOB_E10_1;
	pin H12 = IOB_E6_1;
	pin H14 = VCCIO1;
	pin J1 = IOB_W18_0;
	pin J3 = IOB_W18_1;
	pin J4 = VCCINT;
	pin J6 = VCCIO3;
	pin J7 = VCCINT;
	pin J8 = GND;
	pin J9 = VCCIO2;
	pin J11 = IOB_E6_0;
	pin J12 = IOB_E5_1;
	pin J14 = GND;
	pin K1 = VCCIO3;
	pin K3 = IOB_W11_1;
	pin K4 = IOB_W11_0;
	pin K11 = IOB_E4_1;
	pin K12 = IOB_E4_0;
	pin K14 = IOB_E5_0;
	pin L1 = IOB_W6_1;
	pin L3 = GND;
	pin L4 = IOB_S12_0;
	pin L5 = IOB_S11_1;
	pin L6 = IOB_S15_0;
	pin L7 = IOB_S19_0;
	pin L8 = IOB_S20_1;
	pin L9 = IOB_S29_0;
	pin L10 = CRESET_B;
	pin L11 = VCCIO_SPI;
	pin L12 = TCK;
	pin L14 = IOB_E3_1;
	pin M1 = IOB_W6_0;
	pin M3 = IOB_S8_0;
	pin M4 = IOB_S7_1;
	pin M5 = VCCIO2;
	pin M6 = IOB_S14_1;
	pin M7 = IOB_S15_1;
	pin M8 = IOB_S19_1;
	pin M9 = IOB_S22_1;
	pin M10 = CDONE;
	pin M11 = IOB_S30_0;
	pin M12 = TDI;
	pin M14 = TRST_B;
	pin N1 = IOB_W4_1;
	pin N14 = TDO;
	pin P1 = IOB_W4_0;
	pin P2 = IOB_S4_0;
	pin P3 = IOB_S5_1;
	pin P4 = IOB_S12_1;
	pin P5 = IOB_S13_0;
	pin P6 = GND;
	pin P7 = IOB_S16_1;
	pin P8 = IOB_S17_0;
	pin P9 = IOB_S21_1;
	pin P10 = IOB_S29_1;
	pin P11 = IOB_S30_1;
	pin P12 = IOB_S31_0;
	pin P13 = IOB_S31_1;
	pin P14 = TMS;
}

// iCE65L08-CS110
bond BOND16 {
	pin A1 = VPP_PUMP;
	pin A2 = VPP_DIRECT;
	pin A3 = IOB_N29_1;
	pin A4 = GND;
	pin A5 = VCCIO0;
	pin A6 = IOB_N17_0;
	pin A7 = VCCINT;
	pin A8 = IOB_N10_1;
	pin A9 = IOB_N4_0;
	pin A10 = IOB_W30_0;
	pin A11 = IOB_W30_1;
	pin B1 = IOB_E29_1;
	pin B2 = IOB_E30_1;
	pin B3 = IOB_N30_1;
	pin B4 = IOB_N28_1;
	pin B5 = IOB_N25_0;
	pin B6 = IOB_N16_1;
	pin B7 = IOB_N11_1;
	pin B8 = IOB_N9_0;
	pin B9 = IOB_N3_1;
	pin B10 = IOB_W27_0;
	pin B11 = IOB_W27_1;
	pin C1 = IOB_E27_1;
	pin C2 = IOB_E28_0;
	pin C3 = IOB_E24_1;
	pin C4 = IOB_E23_1;
	pin C5 = IOB_N26_0;
	pin C6 = IOB_N19_1;
	pin C7 = IOB_N11_0;
	pin C8 = IOB_N8_1;
	pin C9 = IOB_W25_1;
	pin C10 = IOB_W25_0;
	pin C11 = GND;
	pin D1 = IOB_E21_1;
	pin D2 = IOB_E21_0;
	pin D3 = IOB_E20_1;
	pin D4 = IOB_E19_1;
	pin D5 = IOB_N26_1;
	pin D6 = IOB_N20_0;
	pin D7 = IOB_N13_1;
	pin D8 = IOB_W21_1;
	pin D9 = IOB_W22_1;
	pin D10 = IOB_W22_0;
	pin D11 = VCCIO3;
	pin E1 = IOB_E16_1;
	pin E2 = IOB_E17_0;
	pin E3 = IOB_E15_0;
	pin E4 = IOB_E14_1;
	pin E5 = IOB_N27_0;
	pin E6 = IOB_N20_1;
	pin E7 = IOB_N14_1;
	pin E8 = IOB_W21_0;
	pin E9 = IOB_W20_1;
	pin E10 = IOB_W20_0;
	pin E11 = GND;
	pin F1 = GND;
	pin F2 = VCCIO1;
	pin F3 = IOB_E11_0;
	pin F4 = IOB_E10_1;
	pin F5 = IOB_S20_1;
	pin F6 = IOB_S15_1;
	pin F7 = IOB_S12_1;
	pin F8 = IOB_W18_1;
	pin F9 = IOB_W18_0;
	pin F10 = IOB_W17_0;
	pin F11 = IOB_W17_1;
	pin G1 = VCCINT;
	pin G2 = IOB_E6_1;
	pin G3 = IOB_E6_0;
	pin G4 = IOB_E5_1;
	pin G5 = IOB_S21_1;
	pin G6 = IOB_S19_1;
	pin G7 = IOB_S13_0;
	pin G8 = IOB_S12_0;
	pin G9 = IOB_W16_1;
	pin G10 = IOB_W16_0;
	pin G11 = GND;
	pin H1 = IOB_E5_0;
	pin H2 = IOB_E4_1;
	pin H3 = IOB_E4_0;
	pin H4 = IOB_E3_1;
	pin H5 = IOB_S22_1;
	pin H6 = IOB_S19_0;
	pin H7 = IOB_S14_1;
	pin H8 = IOB_S11_1;
	pin H9 = IOB_W11_1;
	pin H10 = IOB_W11_0;
	pin H11 = VCCINT;
	pin J1 = IOB_E3_0;
	pin J2 = IOB_S31_0;
	pin J3 = IOB_S30_1;
	pin J4 = CRESET_B;
	pin J5 = IOB_S29_1;
	pin J6 = IOB_S16_1;
	pin J7 = IOB_S15_0;
	pin J8 = IOB_S8_0;
	pin J9 = IOB_S7_1;
	pin J10 = IOB_W6_1;
	pin J11 = IOB_W6_0;
	pin K1 = VCCIO_SPI;
	pin K2 = IOB_S31_1;
	pin K3 = IOB_S30_0;
	pin K4 = CDONE;
	pin K5 = IOB_S29_0;
	pin K6 = IOB_S17_0;
	pin K7 = VCCIO2;
	pin K8 = GND;
	pin K9 = IOB_S5_1;
	pin K10 = IOB_W4_1;
	pin K11 = IOB_W4_0;
}

// iCE65L08-CC72
bond BOND17 {
	pin A1 = VPP_PUMP;
	pin A2 = VPP_DIRECT;
	pin A3 = IOB_N25_0;
	pin A4 = GND;
	pin A5 = IOB_N17_0;
	pin A6 = VCCINT;
	pin A7 = VCCIO0;
	pin A8 = IOB_N8_1;
	pin A9 = IOB_N9_0;
	pin B1 = IOB_E28_0;
	pin B2 = IOB_E27_1;
	pin B3 = IOB_N20_0;
	pin B4 = IOB_N20_1;
	pin B5 = IOB_N16_1;
	pin B6 = IOB_N10_1;
	pin B7 = IOB_N11_0;
	pin B8 = IOB_W25_0;
	pin B9 = IOB_W25_1;
	pin C1 = IOB_E24_1;
	pin C2 = IOB_E23_1;
	pin C3 = IOB_E21_1;
	pin C4 = IOB_E21_0;
	pin C5 = IOB_N19_1;
	pin C6 = IOB_N11_1;
	pin C7 = IOB_W22_1;
	pin C8 = IOB_W22_0;
	pin C9 = VCCIO3;
	pin D1 = IOB_E16_1;
	pin D2 = IOB_E17_0;
	pin D3 = IOB_E19_1;
	pin D4 = IOB_E20_1;
	pin D5 = IOB_E15_0;
	pin D6 = IOB_W20_0;
	pin D7 = IOB_W21_1;
	pin D8 = IOB_W21_0;
	pin D9 = GND;
	pin E1 = GND;
	pin E2 = VCCIO1;
	pin E3 = IOB_E14_1;
	pin E4 = IOB_E11_0;
	pin E5 = IOB_S13_0;
	pin E6 = IOB_W20_1;
	pin E7 = IOB_W17_0;
	pin E8 = IOB_W17_1;
	pin E9 = VCCINT;
	pin F1 = VCCINT;
	pin F2 = IOB_E6_1;
	pin F3 = IOB_E10_1;
	pin F4 = IOB_S29_1;
	pin F5 = IOB_S29_0;
	pin F6 = IOB_S12_1;
	pin F7 = IOB_W16_0;
	pin F8 = IOB_W16_1;
	pin F9 = GND;
	pin G1 = IOB_E6_0;
	pin G2 = IOB_S31_0;
	pin G3 = IOB_S30_1;
	pin G4 = CRESET_B;
	pin G5 = IOB_S16_1;
	pin G6 = IOB_S12_0;
	pin G7 = IOB_W11_0;
	pin G8 = IOB_W11_1;
	pin G9 = IOB_W6_1;
	pin H1 = VCCIO_SPI;
	pin H2 = IOB_S31_1;
	pin H3 = IOB_S30_0;
	pin H4 = CDONE;
	pin H5 = IOB_S17_0;
	pin H6 = VCCIO2;
	pin H7 = GND;
	pin H8 = IOB_S11_1;
	pin H9 = IOB_W6_0;
}

// iCE65L01-DI
bond BOND18 {
	pin 1 = IOB_W14_1;
	pin 2 = IOB_W14_0;
	pin 3 = IOB_W13_1;
	pin 4 = IOB_W13_0;
	pin 5 = GND;
	pin 6 = GND;
	pin 7 = VCCIO3;
	pin 8 = VCCIO3;
	pin 9 = IOB_W12_1;
	pin 10 = IOB_W12_0;
	pin 11 = IOB_W11_1;
	pin 12 = IOB_W11_0;
	pin 13 = IOB_W10_1;
	pin 14 = IOB_W10_0;
	pin 15 = GND;
	pin 16 = GND;
	pin 17 = VCCINT;
	pin 18 = VCCINT;
	pin 19 = IOB_W9_1;
	pin 20 = IOB_W9_0;
	pin 21 = VCCIO3;
	pin 22 = VCCIO3;
	pin 23 = VCCIO3;
	pin 24 = IOB_W8_1;
	pin 25 = IOB_W8_0;
	pin 26 = GND;
	pin 27 = GND;
	pin 28 = IOB_W6_1;
	pin 29 = IOB_W6_0;
	pin 30 = IOB_W5_1;
	pin 31 = IOB_W5_0;
	pin 32 = VCCINT;
	pin 33 = IOB_W4_1;
	pin 34 = IOB_W4_0;
	pin 35 = VCCIO3;
	pin 36 = VCCIO3;
	pin 37 = GND;
	pin 38 = GND;
	pin 39 = IOB_W3_1;
	pin 40 = IOB_W3_0;
	pin 41 = IOB_W2_1;
	pin 42 = IOB_W2_0;
	pin 43 = IOB_W1_1;
	pin 44 = IOB_W1_0;
	pin 45 = IOB_S1_0;
	pin 46 = IOB_S1_1;
	pin 47 = IOB_S2_0;
	pin 48 = IOB_S2_1;
	pin 49 = IOB_S3_0;
	pin 50 = IOB_S3_1;
	pin 51 = IOB_S4_0;
	pin 52 = IOB_S4_1;
	pin 53 = VCCIO2;
	pin 54 = VCCIO2;
	pin 55 = IOB_S5_0;
	pin 56 = IOB_S5_1;
	pin 57 = GND;
	pin 58 = GND;
	pin 59 = IOB_S7_0;
	pin 60 = IOB_S6_0;
	pin 61 = VCCINT;
	pin 62 = VCCINT;
	pin 63 = IOB_S6_1;
	pin 64 = IOB_S7_1;
	pin 65 = VCCIO2;
	pin 66 = VCCIO2;
	pin 67 = VCCIO2;
	pin 68 = IOB_S8_0;
	pin 69 = GND;
	pin 70 = GND;
	pin 71 = GND;
	pin 72 = NC;
	pin 73 = IOB_S8_1;
	pin 74 = IOB_S9_0;
	pin 75 = IOB_S9_1;
	pin 76 = IOB_S10_0;
	pin 77 = IOB_S10_1;
	pin 78 = CDONE;
	pin 79 = CRESET_B;
	pin 80 = IOB_S11_0;
	pin 81 = IOB_S11_1;
	pin 82 = GND;
	pin 83 = IOB_S12_0;
	pin 84 = IOB_S12_1;
	pin 85 = VCCIO_SPI;
	pin 86 = VCCIO_SPI;
	pin 87 = TDI;
	pin 88 = TMS;
	pin 89 = TCK;
	pin 90 = TDO;
	pin 91 = TRST_B;
	pin 92 = IOB_E3_1;
	pin 93 = IOB_E4_0;
	pin 94 = IOB_E4_1;
	pin 95 = IOB_E6_0;
	pin 96 = GND;
	pin 97 = GND;
	pin 98 = IOB_E6_1;
	pin 99 = IOB_E7_0;
	pin 100 = VCCIO1;
	pin 101 = VCCIO1;
	pin 102 = IOB_E7_1;
	pin 103 = IOB_E8_0;
	pin 104 = VCCINT;
	pin 105 = VCCINT;
	pin 106 = IOB_E8_1;
	pin 107 = IOB_E9_0;
	pin 108 = GND;
	pin 109 = GND;
	pin 110 = IOB_E9_1;
	pin 111 = IOB_E11_0;
	pin 112 = IOB_E11_1;
	pin 113 = IOB_E12_0;
	pin 114 = IOB_E12_1;
	pin 115 = VCCIO1;
	pin 116 = VCCIO1;
	pin 117 = IOB_E13_0;
	pin 118 = IOB_E13_1;
	pin 119 = GND;
	pin 120 = GND;
	pin 121 = GND;
	pin 122 = IOB_E14_0;
	pin 123 = IOB_E14_1;
	pin 124 = IOB_E15_0;
	pin 125 = IOB_E15_1;
	pin 126 = VCCIO1;
	pin 127 = VCCIO1;
	pin 128 = GND;
	pin 129 = GND;
	pin 130 = VPP_PUMP;
	pin 131 = VPP_DIRECT;
	pin 132 = VCCINT;
	pin 133 = VCCINT;
	pin 134 = IOB_N12_1;
	pin 135 = IOB_N12_0;
	pin 136 = IOB_N11_1;
	pin 137 = IOB_N11_0;
	pin 138 = IOB_N10_1;
	pin 139 = IOB_N10_0;
	pin 140 = IOB_N9_1;
	pin 141 = GND;
	pin 142 = GND;
	pin 143 = IOB_N9_0;
	pin 144 = IOB_N8_1;
	pin 145 = IOB_N8_0;
	pin 146 = IOB_N7_1;
	pin 147 = VCCIO0;
	pin 148 = VCCIO0;
	pin 149 = IOB_N7_0;
	pin 150 = IOB_N6_1;
	pin 151 = GND;
	pin 152 = GND;
	pin 153 = IOB_N6_0;
	pin 154 = VCCIO0;
	pin 155 = VCCIO0;
	pin 156 = IOB_N5_1;
	pin 157 = IOB_N5_0;
	pin 158 = IOB_N4_1;
	pin 159 = IOB_N4_0;
	pin 160 = IOB_N3_1;
	pin 161 = IOB_N3_0;
	pin 162 = GND;
	pin 163 = IOB_N2_1;
	pin 164 = IOB_N2_0;
	pin 165 = IOB_N1_1;
	pin 166 = IOB_N1_0;
}

// iCE65L01-CB81
bond BOND19 {
	pin A1 = GND;
	pin A2 = IOB_N2_1;
	pin A3 = IOB_N3_1;
	pin A4 = IOB_N6_1;
	pin A5 = VCCINT;
	pin A6 = VCCIO0;
	pin A7 = IOB_N11_0;
	pin A8 = IOB_N12_1;
	pin A9 = GND;
	pin B1 = IOB_W13_1;
	pin B2 = IOB_W14_0;
	pin B3 = IOB_W13_0;
	pin B4 = IOB_N5_1;
	pin B5 = IOB_N8_1;
	pin B6 = IOB_N9_1;
	pin B7 = IOB_N11_1;
	pin B8 = IOB_N12_0;
	pin B9 = VPP_PUMP;
	pin C1 = IOB_W12_0;
	pin C2 = IOB_W10_0;
	pin C3 = IOB_W14_1;
	pin C4 = IOB_N1_1;
	pin C5 = IOB_N8_0;
	pin C6 = IOB_N10_0;
	pin C7 = IOB_E15_0;
	pin C8 = IOB_E15_1;
	pin C9 = IOB_E14_1;
	pin D1 = IOB_W9_0;
	pin D2 = IOB_W10_1;
	pin D3 = IOB_W12_1;
	pin D4 = IOB_N5_0;
	pin D5 = IOB_N4_0;
	pin D6 = IOB_N7_0;
	pin D7 = IOB_E13_0;
	pin D8 = IOB_E13_1;
	pin D9 = VCCIO1;
	pin E1 = IOB_W8_1;
	pin E2 = IOB_W8_0;
	pin E3 = IOB_W9_1;
	pin E4 = GND;
	pin E5 = GND;
	pin E6 = IOB_N10_1;
	pin E7 = IOB_E12_0;
	pin E8 = IOB_E11_0;
	pin E9 = IOB_E11_1;
	pin F1 = VCCIO3;
	pin F2 = IOB_W6_1;
	pin F3 = IOB_W6_0;
	pin F4 = GND;
	pin F5 = GND;
	pin F6 = IOB_E8_0;
	pin F7 = IOB_E9_0;
	pin F8 = IOB_E8_1;
	pin F9 = IOB_E7_1;
	pin G1 = IOB_W4_1;
	pin G2 = IOB_W2_1;
	pin G3 = IOB_S3_1;
	pin G4 = IOB_S4_0;
	pin G5 = IOB_S10_0;
	pin G6 = IOB_E4_0;
	pin G7 = IOB_E4_1;
	pin G8 = IOB_E6_1;
	pin G9 = IOB_E7_0;
	pin H1 = IOB_W2_0;
	pin H2 = IOB_W4_0;
	pin H3 = IOB_S2_1;
	pin H4 = IOB_S6_1;
	pin H5 = IOB_S10_1;
	pin H6 = CDONE;
	pin H7 = IOB_S11_0;
	pin H8 = IOB_S12_1;
	pin H9 = VCCIO_SPI;
	pin J1 = GND;
	pin J2 = IOB_S2_0;
	pin J3 = IOB_S7_0;
	pin J4 = VCCIO2;
	pin J5 = VCCINT;
	pin J6 = CRESET_B;
	pin J7 = IOB_S11_1;
	pin J8 = IOB_S12_0;
	pin J9 = GND;
}

// iCE65L01-CB121
bond BOND20 {
	pin A1 = VCCIO3;
	pin A2 = IOB_N1_1;
	pin A3 = IOB_N2_0;
	pin A4 = IOB_N4_0;
	pin A5 = IOB_N3_1;
	pin A6 = IOB_N4_1;
	pin A7 = NC;
	pin A8 = IOB_N10_0;
	pin A9 = VPP_DIRECT;
	pin A10 = IOB_N12_1;
	pin A11 = IOB_E15_0;
	pin B1 = IOB_W14_0;
	pin B2 = GND;
	pin B3 = IOB_N1_0;
	pin B4 = IOB_N2_1;
	pin B5 = IOB_N3_0;
	pin B6 = VCCINT;
	pin B7 = VCCIO0;
	pin B8 = IOB_N10_1;
	pin B9 = IOB_N12_0;
	pin B10 = GND;
	pin B11 = IOB_E15_1;
	pin C1 = IOB_W14_1;
	pin C2 = IOB_W11_1;
	pin C3 = IOB_W13_1;
	pin C4 = IOB_W13_0;
	pin C5 = IOB_N5_0;
	pin C6 = IOB_N7_0;
	pin C7 = IOB_N8_1;
	pin C8 = IOB_N11_0;
	pin C9 = IOB_N11_1;
	pin C10 = VPP_PUMP;
	pin C11 = IOB_E14_1;
	pin D1 = IOB_W10_1;
	pin D2 = IOB_W11_0;
	pin D3 = IOB_W9_0;
	pin D4 = IOB_W12_0;
	pin D5 = IOB_N5_1;
	pin D6 = IOB_N6_1;
	pin D7 = IOB_N8_0;
	pin D8 = IOB_E12_0;
	pin D9 = IOB_E13_0;
	pin D10 = IOB_E13_1;
	pin D11 = IOB_E14_0;
	pin E1 = GND;
	pin E2 = IOB_W10_0;
	pin E3 = IOB_W9_1;
	pin E4 = IOB_W12_1;
	pin E5 = IOB_N6_0;
	pin E6 = IOB_N7_1;
	pin E7 = IOB_N9_0;
	pin E8 = IOB_E11_0;
	pin E9 = IOB_E11_1;
	pin E10 = VCCIO1;
	pin E11 = IOB_E12_1;
	pin F1 = VCCINT;
	pin F2 = IOB_W6_1;
	pin F3 = IOB_W5_1;
	pin F4 = IOB_W8_1;
	pin F5 = GND;
	pin F6 = GND;
	pin F7 = IOB_N9_1;
	pin F8 = IOB_E8_1;
	pin F9 = IOB_E9_0;
	pin F10 = IOB_E9_1;
	pin F11 = VCCINT;
	pin G1 = IOB_W6_0;
	pin G2 = VCCIO3;
	pin G3 = IOB_W5_0;
	pin G4 = IOB_W8_0;
	pin G5 = GND;
	pin G6 = GND;
	pin G7 = IOB_E6_1;
	pin G8 = IOB_E7_0;
	pin G9 = IOB_E7_1;
	pin G10 = IOB_E8_0;
	pin G11 = GND;
	pin H1 = IOB_W3_1;
	pin H2 = IOB_W4_1;
	pin H3 = IOB_W4_0;
	pin H4 = IOB_S4_0;
	pin H5 = IOB_S4_1;
	pin H6 = IOB_S10_0;
	pin H7 = IOB_E4_1;
	pin H8 = IOB_E6_0;
	pin H9 = IOB_E4_0;
	pin H10 = IOB_E3_1;
	pin H11 = IOB_S9_1;
	pin J1 = IOB_W3_0;
	pin J2 = IOB_W2_0;
	pin J3 = IOB_W2_1;
	pin J4 = IOB_S2_1;
	pin J5 = IOB_S3_0;
	pin J6 = IOB_S10_1;
	pin J7 = CDONE;
	pin J8 = IOB_S11_0;
	pin J9 = IOB_S12_1;
	pin J10 = VCCIO_SPI;
	pin J11 = IOB_S8_1;
	pin K1 = NC;
	pin K2 = GND;
	pin K3 = IOB_S1_0;
	pin K4 = IOB_S1_1;
	pin K5 = VCCIO2;
	pin K6 = VCCINT;
	pin K7 = CRESET_B;
	pin K8 = IOB_S11_1;
	pin K9 = IOB_S12_0;
	pin K10 = GND;
	pin K11 = IOB_S9_0;
	pin L1 = NC;
	pin L2 = IOB_S2_0;
	pin L3 = IOB_S3_1;
	pin L4 = IOB_S5_0;
	pin L5 = IOB_S5_1;
	pin L6 = NC;
	pin L7 = NC;
	pin L8 = IOB_S7_0;
	pin L9 = IOB_S6_1;
	pin L10 = IOB_S7_1;
	pin L11 = IOB_S8_0;
}

// iCE65L01-CB132
bond BOND21 {
	pin A1 = IOB_N1_1;
	pin A2 = IOB_N1_0;
	pin A3 = NC;
	pin A4 = IOB_N4_0;
	pin A5 = IOB_N4_1;
	pin A6 = IOB_N7_0;
	pin A7 = IOB_N6_1;
	pin A8 = VCCIO0;
	pin A9 = GND;
	pin A10 = IOB_N10_1;
	pin A11 = NC;
	pin A12 = IOB_N12_0;
	pin A13 = VPP_DIRECT;
	pin A14 = VPP_PUMP;
	pin B1 = IOB_W14_1;
	pin B14 = IOB_E15_1;
	pin C1 = IOB_W14_0;
	pin C3 = IOB_W13_1;
	pin C4 = IOB_N2_1;
	pin C5 = IOB_N3_0;
	pin C6 = IOB_N5_0;
	pin C7 = IOB_N6_0;
	pin C8 = IOB_N8_0;
	pin C9 = IOB_N9_0;
	pin C10 = IOB_N10_0;
	pin C11 = IOB_N11_0;
	pin C12 = IOB_N12_1;
	pin C14 = IOB_E15_0;
	pin D1 = IOB_W11_1;
	pin D3 = IOB_W13_0;
	pin D4 = IOB_W12_1;
	pin D5 = IOB_N2_0;
	pin D6 = IOB_N3_1;
	pin D7 = IOB_N5_1;
	pin D8 = IOB_N7_1;
	pin D9 = IOB_N8_1;
	pin D10 = IOB_N9_1;
	pin D11 = IOB_N11_1;
	pin D12 = IOB_E14_1;
	pin D14 = IOB_E13_1;
	pin E1 = IOB_W11_0;
	pin E3 = VCCIO3;
	pin E4 = IOB_W12_0;
	pin E11 = IOB_E14_0;
	pin E12 = IOB_E13_0;
	pin E14 = IOB_E12_0;
	pin F1 = GND;
	pin F3 = IOB_W10_0;
	pin F4 = IOB_W10_1;
	pin F6 = VCCIO0;
	pin F7 = GND;
	pin F8 = VCCINT;
	pin F9 = VCCIO1;
	pin F11 = IOB_E12_1;
	pin F12 = IOB_E11_1;
	pin F14 = IOB_E8_1;
	pin G1 = IOB_W9_0;
	pin G3 = IOB_W6_1;
	pin G4 = IOB_W6_0;
	pin G6 = VCCINT;
	pin G7 = GND;
	pin G8 = GND;
	pin G9 = GND;
	pin G11 = IOB_E11_0;
	pin G12 = IOB_E9_1;
	pin G14 = IOB_E9_0;
	pin H1 = IOB_W8_1;
	pin H3 = IOB_W5_1;
	pin H4 = IOB_W5_0;
	pin H6 = GND;
	pin H7 = GND;
	pin H8 = GND;
	pin H9 = VCCINT;
	pin H11 = IOB_E8_0;
	pin H12 = IOB_E7_1;
	pin H14 = VCCIO1;
	pin J1 = IOB_W4_0;
	pin J3 = IOB_W4_1;
	pin J4 = VCCINT;
	pin J6 = VCCIO3;
	pin J7 = VCCINT;
	pin J8 = GND;
	pin J9 = VCCIO2;
	pin J11 = IOB_E7_0;
	pin J12 = IOB_E6_1;
	pin J14 = GND;
	pin K1 = VCCIO3;
	pin K3 = IOB_W3_1;
	pin K4 = IOB_W2_1;
	pin K11 = IOB_E4_1;
	pin K12 = IOB_E4_0;
	pin K14 = IOB_E6_0;
	pin L1 = IOB_W3_0;
	pin L3 = GND;
	pin L4 = IOB_S1_1;
	pin L5 = IOB_S3_1;
	pin L6 = IOB_S4_1;
	pin L7 = IOB_S8_0;
	pin L8 = IOB_S9_0;
	pin L9 = IOB_S10_0;
	pin L10 = CRESET_B;
	pin L11 = VCCIO_SPI;
	pin L12 = TCK;
	pin L14 = IOB_E3_1;
	pin M1 = IOB_W2_0;
	pin M3 = IOB_S1_0;
	pin M4 = IOB_S3_0;
	pin M5 = VCCIO2;
	pin M6 = IOB_S5_1;
	pin M7 = IOB_S7_1;
	pin M8 = IOB_S8_1;
	pin M9 = IOB_S9_1;
	pin M10 = CDONE;
	pin M11 = IOB_S11_0;
	pin M12 = TDI;
	pin M14 = TRST_B;
	pin N1 = IOB_W1_1;
	pin N14 = TDO;
	pin P1 = IOB_W1_0;
	pin P2 = IOB_S2_0;
	pin P3 = IOB_S2_1;
	pin P4 = IOB_S4_0;
	pin P5 = IOB_S5_0;
	pin P6 = GND;
	pin P7 = IOB_S7_0;
	pin P8 = IOB_S6_0;
	pin P9 = IOB_S6_1;
	pin P10 = IOB_S10_1;
	pin P11 = IOB_S11_1;
	pin P12 = IOB_S12_0;
	pin P13 = IOB_S12_1;
	pin P14 = TMS;
}

// iCE65L01-CS36
bond BOND22 {
	pin A1 = VPP_PUMP;
	pin A2 = IOB_N9_1;
	pin A3 = IOB_N6_1;
	pin A4 = VCCIO0;
	pin A5 = VCCINT;
	pin A6 = IOB_N3_1;
	pin B1 = IOB_E8_1;
	pin B2 = IOB_E9_0;
	pin B3 = IOB_N7_0;
	pin B4 = IOB_N5_0;
	pin B5 = IOB_N4_0;
	pin B6 = IOB_W12_1;
	pin C1 = VCCIO1;
	pin C2 = IOB_E14_1;
	pin C3 = GND;
	pin C4 = IOB_N8_1;
	pin C5 = IOB_W11_1;
	pin C6 = VCCIO3;
	pin D1 = VCCIO_SPI;
	pin D2 = IOB_E12_0;
	pin D3 = IOB_E11_0;
	pin D4 = GND;
	pin D5 = IOB_W8_1;
	pin D6 = IOB_W9_0;
	pin E1 = IOB_S12_0;
	pin E2 = IOB_S11_1;
	pin E3 = CRESET_B;
	pin E4 = IOB_S7_0;
	pin E5 = IOB_W5_0;
	pin E6 = IOB_W10_1;
	pin F1 = IOB_S12_1;
	pin F2 = IOB_S11_0;
	pin F3 = CDONE;
	pin F4 = IOB_S6_1;
	pin F5 = VCCIO2;
	pin F6 = IOB_W4_0;
}

// iCE65L01-QFN84
bond BOND23 {
	pin A1 = IOB_W14_0;
	pin A2 = IOB_W13_0;
	pin A3 = IOB_W12_0;
	pin A4 = IOB_W11_0;
	pin A5 = IOB_W10_0;
	pin A6 = GND;
	pin A7 = VCCINT;
	pin A8 = IOB_W9_0;
	pin A9 = IOB_W8_1;
	pin A10 = IOB_W5_1;
	pin A11 = IOB_W4_0;
	pin A12 = IOB_W2_0;
	pin A13 = IOB_S4_0;
	pin A14 = IOB_S7_0;
	pin A15 = VCCINT;
	pin A16 = IOB_S6_1;
	pin A17 = VCCIO2;
	pin A18 = GND;
	pin A19 = IOB_S9_1;
	pin A20 = IOB_S10_1;
	pin A21 = CRESET_B;
	pin A22 = IOB_S11_1;
	pin A23 = IOB_S12_0;
	pin A24 = VCCIO_SPI;
	pin A25 = IOB_E4_0;
	pin A26 = IOB_E6_0;
	pin A27 = IOB_E7_1;
	pin A28 = VCCINT;
	pin A29 = IOB_E8_1;
	pin A30 = GND;
	pin A31 = IOB_E11_1;
	pin A32 = IOB_E12_1;
	pin A33 = IOB_E13_1;
	pin A34 = IOB_E14_0;
	pin A35 = IOB_E15_0;
	pin A36 = VPP_PUMP;
	pin A37 = VPP_DIRECT;
	pin A38 = IOB_N11_0;
	pin A39 = IOB_N10_0;
	pin A40 = IOB_N9_0;
	pin A41 = IOB_N8_0;
	pin A42 = VCCIO0;
	pin A43 = IOB_N7_0;
	pin A44 = IOB_N6_0;
	pin A45 = IOB_N5_0;
	pin A46 = IOB_N4_0;
	pin A47 = IOB_N3_0;
	pin A48 = IOB_N1_1;
	pin B1 = IOB_W13_1;
	pin B2 = IOB_W12_1;
	pin B3 = IOB_W11_1;
	pin B4 = IOB_W10_1;
	pin B5 = IOB_W9_1;
	pin B6 = VCCIO3;
	pin B7 = IOB_W8_0;
	pin B8 = IOB_W5_0;
	pin B9 = IOB_W3_0;
	pin B10 = IOB_S5_0;
	pin B11 = IOB_S5_1;
	pin B12 = IOB_S6_0;
	pin B13 = IOB_S8_0;
	pin B14 = IOB_S9_0;
	pin B15 = IOB_S10_0;
	pin B16 = CDONE;
	pin B17 = IOB_S11_0;
	pin B18 = IOB_S12_1;
	pin B19 = IOB_E3_1;
	pin B20 = IOB_E6_1;
	pin B21 = IOB_E7_0;
	pin B22 = IOB_E9_0;
	pin B23 = IOB_E11_0;
	pin B24 = IOB_E12_0;
	pin B25 = VCCIO1;
	pin B26 = IOB_E14_1;
	pin B27 = IOB_E15_1;
	pin B28 = VCCINT;
	pin B29 = IOB_N10_1;
	pin B30 = IOB_N9_1;
	pin B31 = IOB_N8_1;
	pin B32 = IOB_N6_1;
	pin B33 = GND;
	pin B34 = IOB_N4_1;
	pin B35 = IOB_N3_1;
	pin B36 = IOB_N2_1;
}

// iCE65L01-VQ100
bond BOND24 {
	pin 1 = IOB_W14_1;
	pin 2 = IOB_W14_0;
	pin 3 = IOB_W13_1;
	pin 4 = IOB_W13_0;
	pin 5 = GND;
	pin 6 = VCCIO3;
	pin 7 = IOB_W12_1;
	pin 8 = IOB_W12_0;
	pin 9 = IOB_W10_1;
	pin 10 = IOB_W10_0;
	pin 11 = VCCINT;
	pin 12 = IOB_W9_1;
	pin 13 = IOB_W9_0;
	pin 14 = VCCIO3;
	pin 15 = IOB_W8_1;
	pin 16 = IOB_W8_0;
	pin 17 = GND;
	pin 18 = IOB_W6_1;
	pin 19 = IOB_W6_0;
	pin 20 = IOB_W4_1;
	pin 21 = IOB_W4_0;
	pin 22 = VCCIO3;
	pin 23 = GND;
	pin 24 = IOB_W2_1;
	pin 25 = IOB_W2_0;
	pin 26 = IOB_S2_0;
	pin 27 = IOB_S2_1;
	pin 28 = IOB_S3_0;
	pin 29 = IOB_S3_1;
	pin 30 = IOB_S4_0;
	pin 31 = VCCIO2;
	pin 32 = GND;
	pin 33 = IOB_S7_0;
	pin 34 = IOB_S6_0;
	pin 35 = VCCINT;
	pin 36 = IOB_S6_1;
	pin 37 = IOB_S7_1;
	pin 38 = VCCIO2;
	pin 39 = GND;
	pin 40 = IOB_S9_1;
	pin 41 = IOB_S10_0;
	pin 42 = IOB_S10_1;
	pin 43 = CDONE;
	pin 44 = CRESET_B;
	pin 45 = IOB_S11_0;
	pin 46 = IOB_S11_1;
	pin 47 = GND;
	pin 48 = IOB_S12_0;
	pin 49 = IOB_S12_1;
	pin 50 = VCCIO_SPI;
	pin 51 = IOB_E3_1;
	pin 52 = IOB_E4_0;
	pin 53 = IOB_E4_1;
	pin 54 = IOB_E6_0;
	pin 55 = GND;
	pin 56 = IOB_E6_1;
	pin 57 = IOB_E7_0;
	pin 58 = VCCIO1;
	pin 59 = IOB_E7_1;
	pin 60 = IOB_E8_0;
	pin 61 = VCCINT;
	pin 62 = IOB_E8_1;
	pin 63 = IOB_E9_0;
	pin 64 = IOB_E11_0;
	pin 65 = IOB_E11_1;
	pin 66 = IOB_E12_0;
	pin 67 = VCCIO1;
	pin 68 = IOB_E13_0;
	pin 69 = IOB_E13_1;
	pin 70 = GND;
	pin 71 = IOB_E14_0;
	pin 72 = IOB_E14_1;
	pin 73 = IOB_E15_0;
	pin 74 = IOB_E15_1;
	pin 75 = VPP_PUMP;
	pin 76 = VPP_DIRECT;
	pin 77 = VCCINT;
	pin 78 = IOB_N12_1;
	pin 79 = IOB_N12_0;
	pin 80 = IOB_N11_1;
	pin 81 = IOB_N10_1;
	pin 82 = IOB_N10_0;
	pin 83 = IOB_N9_1;
	pin 84 = GND;
	pin 85 = IOB_N9_0;
	pin 86 = IOB_N8_1;
	pin 87 = IOB_N8_0;
	pin 88 = VCCIO0;
	pin 89 = IOB_N7_0;
	pin 90 = IOB_N6_1;
	pin 91 = IOB_N6_0;
	pin 92 = VCCIO0;
	pin 93 = IOB_N5_1;
	pin 94 = IOB_N5_0;
	pin 95 = IOB_N4_1;
	pin 96 = IOB_N4_0;
	pin 97 = IOB_N3_1;
	pin 98 = GND;
	pin 99 = IOB_N2_1;
	pin 100 = IOB_N1_1;
}

// iCE40LP1K-DI iCE40HX1K-DI
bond BOND25 {
	pin 0 = IOB_W14_1;
	pin 1 = IOB_W14_0;
	pin 2 = IOB_W13_1;
	pin 3 = IOB_W13_0;
	pin 4 = GND;
	pin 5 = GND;
	pin 6 = VCCIO3;
	pin 7 = VCCIO3;
	pin 8 = IOB_W12_1;
	pin 9 = IOB_W12_0;
	pin 10 = IOB_W11_1;
	pin 11 = IOB_W11_0;
	pin 12 = IOB_W10_1;
	pin 13 = IOB_W10_0;
	pin 14 = GND;
	pin 15 = GND;
	pin 16 = VCCINT;
	pin 17 = VCCINT;
	pin 18 = IOB_W9_1;
	pin 19 = IOB_W9_0;
	pin 20 = VCCIO3;
	pin 21 = IOB_W8_1;
	pin 22 = IOB_W8_0;
	pin 23 = IOB_W6_1;
	pin 24 = IOB_W6_0;
	pin 25 = IOB_W5_1;
	pin 26 = IOB_W5_0;
	pin 27 = VCCINT;
	pin 28 = IOB_W4_1;
	pin 29 = IOB_W4_0;
	pin 30 = VCCIO3;
	pin 31 = IOB_W3_1;
	pin 32 = IOB_W3_0;
	pin 33 = IOB_W2_1;
	pin 34 = IOB_W2_0;
	pin 35 = GNDPLL_S;
	pin 36 = VCCPLL_S;
	pin 37 = IOB_S1_0;
	pin 38 = IOB_S1_1;
	pin 39 = IOB_S2_0;
	pin 40 = IOB_S2_1;
	pin 41 = IOB_S3_0;
	pin 42 = IOB_S3_1;
	pin 43 = IOB_S4_0;
	pin 44 = IOB_S4_1;
	pin 45 = VCCIO2;
	pin 46 = VCCIO2;
	pin 47 = IOB_S5_0;
	pin 48 = IOB_S5_1;
	pin 49 = GND;
	pin 50 = GND;
	pin 51 = IOB_S6_1;
	pin 52 = IOB_S7_0;
	pin 53 = VCCINT;
	pin 54 = VCCINT;
	pin 55 = IOB_S6_0;
	pin 56 = IOB_S7_1;
	pin 57 = VCCIO2;
	pin 58 = IOB_S8_0;
	pin 59 = GND;
	pin 61 = IOB_S8_1;
	pin 62 = IOB_S9_0;
	pin 63 = IOB_S9_1;
	pin 64 = IOB_S10_0;
	pin 65 = IOB_S10_1;
	pin 66 = CDONE;
	pin 67 = CRESET_B;
	pin 68 = IOB_S11_0;
	pin 69 = IOB_S11_1;
	pin 70 = GND;
	pin 71 = IOB_S12_0;
	pin 72 = IOB_S12_1;
	pin 73 = VCCIO_SPI;
	pin 74 = VPP_PUMP;
	pin 75 = IOB_E15_1;
	pin 76 = IOB_E15_0;
	pin 77 = IOB_E14_1;
	pin 78 = IOB_E14_0;
	pin 79 = GND;
	pin 80 = IOB_E13_1;
	pin 81 = IOB_E13_0;
	pin 82 = VCCIO1;
	pin 83 = VCCIO1;
	pin 84 = IOB_E12_1;
	pin 85 = IOB_E12_0;
	pin 86 = IOB_E11_1;
	pin 87 = IOB_E11_0;
	pin 88 = IOB_E9_1;
	pin 89 = GND;
	pin 90 = GND;
	pin 91 = IOB_E9_0;
	pin 92 = IOB_E8_1;
	pin 93 = VCCINT;
	pin 94 = VCCINT;
	pin 95 = IOB_E8_0;
	pin 96 = IOB_E7_1;
	pin 97 = VCCIO1;
	pin 98 = VCCIO1;
	pin 99 = IOB_E7_0;
	pin 100 = IOB_E6_1;
	pin 101 = GND;
	pin 102 = IOB_E6_0;
	pin 103 = IOB_E4_1;
	pin 104 = IOB_E4_0;
	pin 105 = IOB_E3_1;
	pin 106 = TRST_B;
	pin 107 = IOB_E2_1;
	pin 108 = IOB_E2_0;
	pin 109 = IOB_E1_1;
	pin 110 = IOB_E1_0;
	pin 111 = IOB_N1_0;
	pin 112 = IOB_N1_1;
	pin 113 = IOB_N2_0;
	pin 114 = IOB_N2_1;
	pin 115 = GND;
	pin 116 = IOB_N3_0;
	pin 117 = IOB_N3_1;
	pin 118 = IOB_N4_0;
	pin 119 = IOB_N4_1;
	pin 120 = IOB_N5_0;
	pin 121 = IOB_N5_1;
	pin 122 = VCCIO0;
	pin 123 = VCCIO0;
	pin 124 = IOB_N6_0;
	pin 125 = GND;
	pin 126 = GND;
	pin 127 = IOB_N6_1;
	pin 128 = IOB_N7_0;
	pin 129 = VCCIO0;
	pin 130 = VCCIO0;
	pin 131 = IOB_N7_1;
	pin 132 = IOB_N8_0;
	pin 133 = IOB_N8_1;
	pin 134 = IOB_N9_0;
	pin 135 = IOB_N9_1;
	pin 136 = IOB_N10_0;
	pin 137 = IOB_N10_1;
	pin 138 = IOB_N11_0;
	pin 139 = IOB_N11_1;
	pin 140 = IOB_N12_0;
	pin 141 = IOB_N12_1;
	pin 142 = VCCINT;
	pin 143 = VCCINT;
	pin 144 = VPP_DIRECT;
}

// iCE40LP1K-CM121
bond BOND26 {
	pin A1 = IOB_W14_0;
	pin A2 = IOB_N2_1;
	pin A3 = IOB_N3_0;
	pin A4 = VCCIO0;
	pin A5 = IOB_N5_1;
	pin A6 = GND;
	pin A7 = IOB_N8_0;
	pin A8 = IOB_N10_1;
	pin A9 = IOB_N11_0;
	pin A10 = IOB_N12_0;
	pin A11 = IOB_E15_0;
	pin B1 = IOB_W13_0;
	pin B2 = IOB_N1_1;
	pin B3 = IOB_N2_0;
	pin B4 = IOB_N3_1;
	pin B5 = IOB_N4_1;
	pin B6 = VCCIO0;
	pin B7 = IOB_N9_0;
	pin B8 = IOB_N11_1;
	pin B9 = IOB_N12_1;
	pin B10 = IOB_E15_1;
	pin B11 = IOB_E14_1;
	pin C1 = IOB_W12_0;
	pin C2 = IOB_W13_1;
	pin C3 = IOB_W14_1;
	pin C4 = IOB_N1_0;
	pin C5 = IOB_N4_0;
	pin C6 = IOB_N7_1;
	pin C7 = IOB_N8_1;
	pin C8 = IOB_N9_1;
	pin C9 = IOB_N10_0;
	pin C10 = IOB_E14_0;
	pin C11 = IOB_E13_1;
	pin D1 = IOB_W11_0;
	pin D2 = IOB_W12_1;
	pin D3 = IOB_W11_1;
	pin D4 = IOB_W10_1;
	pin D5 = IOB_N6_1;
	pin D6 = IOB_N7_0;
	pin D7 = VCCIO1;
	pin D8 = VPP_DIRECT;
	pin D9 = VPP_PUMP;
	pin D10 = IOB_E12_1;
	pin D11 = IOB_E11_1;
	pin E1 = GND;
	pin E2 = IOB_W10_0;
	pin E3 = IOB_W9_1;
	pin E4 = IOB_W9_0;
	pin E5 = VCCINT;
	pin E6 = IOB_N5_0;
	pin E7 = IOB_E12_0;
	pin E8 = IOB_E13_0;
	pin E9 = IOB_E9_0;
	pin E10 = IOB_E9_1;
	pin E11 = VCCIO1;
	pin F1 = VCCINT;
	pin F2 = IOB_W6_0;
	pin F3 = IOB_W5_0;
	pin F4 = IOB_W8_1;
	pin F5 = IOB_W8_0;
	pin F6 = IOB_N6_0;
	pin F7 = CDONE;
	pin F8 = IOB_E11_0;
	pin F9 = IOB_E8_1;
	pin F10 = VCCINT;
	pin F11 = IOB_E7_1;
	pin G1 = VCCIO3;
	pin G2 = IOB_W5_1;
	pin G3 = VCCINT;
	pin G4 = IOB_W3_0;
	pin G5 = GND;
	pin G6 = GND;
	pin G7 = GND;
	pin G8 = IOB_S12_1;
	pin G9 = IOB_E8_0;
	pin G10 = GND;
	pin G11 = IOB_E7_0;
	pin H1 = IOB_W6_1;
	pin H2 = IOB_W4_1;
	pin H3 = VCCPLL_S;
	pin H4 = IOB_W2_0;
	pin H5 = IOB_S6_0;
	pin H6 = IOB_S10_0;
	pin H7 = IOB_S11_0;
	pin H8 = IOB_S12_0;
	pin H9 = IOB_E6_1;
	pin H10 = IOB_E2_1;
	pin H11 = IOB_E4_1;
	pin J1 = IOB_W4_0;
	pin J2 = IOB_S1_1;
	pin J3 = GNDPLL_S;
	pin J4 = VCCIO3;
	pin J5 = IOB_S6_1;
	pin J6 = IOB_S10_1;
	pin J7 = CRESET_B;
	pin J8 = IOB_S11_1;
	pin J9 = VCCIO_SPI;
	pin J10 = IOB_E2_0;
	pin J11 = IOB_E6_0;
	pin K1 = IOB_W3_1;
	pin K2 = IOB_S2_0;
	pin K3 = IOB_S2_1;
	pin K4 = IOB_S4_0;
	pin K5 = IOB_S5_0;
	pin K6 = VCCIO2;
	pin K7 = IOB_S7_1;
	pin K8 = IOB_S9_0;
	pin K9 = IOB_E1_0;
	pin K10 = IOB_E1_1;
	pin K11 = IOB_E3_1;
	pin L1 = IOB_W2_1;
	pin L2 = IOB_S3_0;
	pin L3 = IOB_S3_1;
	pin L4 = IOB_S4_1;
	pin L5 = IOB_S7_0;
	pin L6 = GND;
	pin L7 = IOB_S8_0;
	pin L8 = VCCIO2;
	pin L9 = IOB_S8_1;
	pin L10 = IOB_S9_1;
	pin L11 = IOB_E4_0;
}

// iCE40LP1K-CM81 iCE40LP640-CM81
bond BOND27 {
	pin A1 = IOB_N1_1;
	pin A2 = IOB_N4_0;
	pin A3 = IOB_N5_0;
	pin A4 = IOB_N6_0;
	pin A5 = VCCIO0;
	pin A6 = IOB_N8_1;
	pin A7 = IOB_N9_0;
	pin A8 = IOB_N10_0;
	pin A9 = IOB_E14_1;
	pin B1 = IOB_W13_0;
	pin B2 = IOB_W14_0;
	pin B3 = IOB_N2_1;
	pin B4 = IOB_N4_1;
	pin B5 = IOB_N8_0;
	pin B6 = IOB_N9_1;
	pin B7 = IOB_N10_1;
	pin B8 = IOB_N11_0;
	pin B9 = IOB_E11_1;
	pin C1 = IOB_W13_1;
	pin C2 = IOB_W14_1;
	pin C3 = IOB_W12_1;
	pin C4 = IOB_N6_1;
	pin C5 = IOB_N7_0;
	pin C6 = VCCIO1;
	pin C7 = VPP_DIRECT;
	pin C8 = VPP_PUMP;
	pin C9 = IOB_E12_0;
	pin D1 = IOB_W11_1;
	pin D2 = IOB_W12_0;
	pin D3 = IOB_W9_0;
	pin D4 = VCCINT;
	pin D5 = IOB_N3_1;
	pin D6 = IOB_E6_0;
	pin D7 = IOB_E7_0;
	pin D8 = IOB_E9_0;
	pin D9 = IOB_E11_0;
	pin E1 = IOB_W10_1;
	pin E2 = IOB_W10_0;
	pin E3 = IOB_W8_1;
	pin E4 = IOB_W11_0;
	pin E5 = IOB_N5_1;
	pin E6 = CDONE;
	pin E7 = IOB_E6_1;
	pin E8 = IOB_E8_1;
	pin E9 = VCCINT;
	pin F1 = IOB_W8_0;
	pin F2 = VCCINT;
	pin F3 = IOB_W9_1;
	pin F4 = GND;
	pin F5 = GND;
	pin F6 = GND;
	pin F7 = IOB_S12_1;
	pin F8 = IOB_E4_0;
	pin F9 = GND;
	pin G1 = IOB_W5_1;
	pin G2 = VCCPLL_S;
	pin G3 = IOB_W5_0;
	pin G4 = IOB_S6_0;
	pin G5 = IOB_S10_0;
	pin G6 = IOB_S11_0;
	pin G7 = IOB_S12_0;
	pin G8 = IOB_E4_1;
	pin G9 = IOB_E2_1;
	pin H1 = IOB_S2_0;
	pin H2 = GNDPLL_S;
	pin H3 = VCCIO3;
	pin H4 = IOB_S6_1;
	pin H5 = IOB_S10_1;
	pin H6 = CRESET_B;
	pin H7 = IOB_S11_1;
	pin H8 = VCCIO_SPI;
	pin H9 = IOB_E2_0;
	pin J1 = IOB_S3_0;
	pin J2 = IOB_S2_1;
	pin J3 = IOB_S3_1;
	pin J4 = IOB_S5_0;
	pin J5 = VCCIO2;
	pin J6 = IOB_S7_0;
	pin J7 = IOB_S9_1;
	pin J8 = IOB_E1_0;
	pin J9 = IOB_E1_1;
}

// iCE40LP1K-CM49 iCE40LP640-CM49
bond BOND28 {
	pin A1 = IOB_W11_1;
	pin A2 = IOB_N3_1;
	pin A3 = IOB_N8_1;
	pin A4 = IOB_N8_0;
	pin A5 = IOB_N9_1;
	pin A6 = IOB_N10_0;
	pin A7 = IOB_N9_0;
	pin B1 = IOB_W11_0;
	pin B2 = IOB_W13_0;
	pin B3 = IOB_N4_0;
	pin B4 = IOB_N6_1;
	pin B5 = VCCIO0;
	pin B6 = VPP_DIRECT;
	pin B7 = VPP_PUMP;
	pin C1 = IOB_W5_0;
	pin C2 = IOB_W13_1;
	pin C3 = VCCINT;
	pin C4 = IOB_N7_0;
	pin C5 = IOB_E12_0;
	pin C6 = IOB_E11_1;
	pin C7 = IOB_E11_0;
	pin D1 = IOB_W5_1;
	pin D2 = IOB_W9_0;
	pin D3 = IOB_W9_1;
	pin D4 = IOB_N4_1;
	pin D5 = CDONE;
	pin D6 = IOB_E8_1;
	pin D7 = IOB_E9_0;
	pin E1 = VCCINT;
	pin E2 = IOB_W8_1;
	pin E3 = GND;
	pin E4 = GND;
	pin E5 = GND;
	pin E6 = IOB_S12_1;
	pin E7 = IOB_E4_1;
	pin F1 = VCCPLL_S;
	pin F2 = IOB_W8_0;
	pin F3 = IOB_S6_0;
	pin F4 = IOB_S10_0;
	pin F5 = IOB_S11_0;
	pin F6 = IOB_S12_0;
	pin F7 = IOB_E6_0;
	pin G1 = GNDPLL_S;
	pin G2 = VCCIO2;
	pin G3 = IOB_S6_1;
	pin G4 = IOB_S10_1;
	pin G5 = CRESET_B;
	pin G6 = IOB_S11_1;
	pin G7 = VCCIO_SPI;
}

// iCE40LP1K-CM49A
bond BOND29 {
	pin A1 = IOB_W11_1;
	pin A2 = IOB_N3_1;
	pin A3 = IOB_N8_1;
	pin A4 = IOB_N8_0;
	pin A5 = IOB_N9_1;
	pin A6 = IOB_N10_0;
	pin A7 = IOB_N9_0;
	pin B1 = IOB_W11_0;
	pin B2 = IOB_W13_0;
	pin B3 = IOB_N4_0;
	pin B4 = IOB_N6_1;
	pin B5 = VCCIO0;
	pin B6 = VCCIO1;
	pin B7 = VPP_PUMP;
	pin C1 = IOB_W5_0;
	pin C2 = IOB_W13_1;
	pin C3 = VCCINT;
	pin C4 = IOB_N7_0;
	pin C5 = IOB_E12_0;
	pin C6 = IOB_E11_1;
	pin C7 = IOB_E11_0;
	pin D1 = IOB_W5_1;
	pin D2 = IOB_W9_0;
	pin D3 = IOB_W9_1;
	pin D4 = IOB_N4_1;
	pin D5 = CDONE;
	pin D6 = IOB_E8_1;
	pin D7 = IOB_E9_0;
	pin E1 = VCCINT;
	pin E2 = IOB_W8_1;
	pin E3 = GND;
	pin E4 = GND;
	pin E5 = GND;
	pin E6 = IOB_S12_1;
	pin E7 = IOB_E4_1;
	pin F1 = VCCPLL_S;
	pin F2 = IOB_W8_0;
	pin F3 = IOB_S6_0;
	pin F4 = IOB_S10_0;
	pin F5 = IOB_S11_0;
	pin F6 = IOB_S12_0;
	pin F7 = IOB_E6_0;
	pin G1 = GNDPLL_S;
	pin G2 = VCCIO2;
	pin G3 = IOB_S6_1;
	pin G4 = IOB_S10_1;
	pin G5 = CRESET_B;
	pin G6 = IOB_S11_1;
	pin G7 = VCCIO_SPI;
}

// iCE40LP1K-CY36
bond BOND30 {
	pin A1 = VCCIO1;
	pin A2 = IOB_N9_1;
	pin A3 = IOB_N6_1;
	pin A4 = VCCIO0;
	pin A5 = VCCINT;
	pin A6 = IOB_N3_1;
	pin B1 = NC;
	pin B2 = GND;
	pin B3 = NC;
	pin B4 = IOB_N5_0;
	pin B5 = IOB_N4_0;
	pin B6 = IOB_W12_1;
	pin C1 = NC;
	pin C2 = IOB_E14_1;
	pin C3 = GND;
	pin C4 = IOB_N8_1;
	pin C5 = IOB_W11_1;
	pin C6 = NC;
	pin D1 = VCCIO_SPI;
	pin D2 = IOB_E12_0;
	pin D3 = IOB_E11_0;
	pin D4 = GND;
	pin D5 = NC;
	pin D6 = NC;
	pin E1 = IOB_S12_0;
	pin E2 = IOB_S11_1;
	pin E3 = CRESET_B;
	pin E4 = NC;
	pin E5 = IOB_W5_0;
	pin E6 = IOB_W10_1;
	pin F1 = IOB_S12_1;
	pin F2 = IOB_S11_0;
	pin F3 = CDONE;
	pin F4 = NC;
	pin F5 = VCCIO2;
	pin F6 = IOB_W4_0;
}

// iCE40LP1K-CM36 iCE40LP640-CM36
bond BOND31 {
	pin A1 = IOB_W13_0;
	pin A2 = IOB_N4_1;
	pin A3 = IOB_N7_0;
	pin A4 = VCCIO0;
	pin A5 = VPP_DIRECT;
	pin A6 = VPP_PUMP;
	pin B1 = IOB_W13_1;
	pin B2 = VCCINT;
	pin B3 = IOB_N6_1;
	pin B4 = IOB_E9_0;
	pin B5 = IOB_E11_0;
	pin B6 = IOB_E11_1;
	pin C1 = IOB_W9_0;
	pin C2 = IOB_W9_1;
	pin C3 = IOB_N4_0;
	pin C4 = CDONE;
	pin C5 = IOB_E8_1;
	pin C6 = IOB_E12_0;
	pin D1 = IOB_W8_1;
	pin D2 = GND;
	pin D3 = GND;
	pin D4 = GND;
	pin D5 = IOB_S12_1;
	pin D6 = IOB_E6_0;
	pin E1 = IOB_W8_0;
	pin E2 = IOB_S6_0;
	pin E3 = IOB_S10_0;
	pin E4 = IOB_S11_0;
	pin E5 = IOB_S12_0;
	pin E6 = IOB_E4_1;
	pin F1 = VCCIO2;
	pin F2 = IOB_S6_1;
	pin F3 = IOB_S10_1;
	pin F4 = CRESET_B;
	pin F5 = IOB_S11_1;
	pin F6 = VCCIO_SPI;
}

// iCE40LP1K-QN84
bond BOND32 {
	pin A1 = IOB_W14_0;
	pin A2 = IOB_W13_0;
	pin A3 = IOB_W12_0;
	pin A4 = IOB_W11_0;
	pin A5 = IOB_W10_0;
	pin A6 = GND;
	pin A7 = VCCINT;
	pin A8 = IOB_W9_0;
	pin A9 = IOB_W8_1;
	pin A10 = IOB_W5_1;
	pin A11 = IOB_W4_0;
	pin A12 = IOB_W2_0;
	pin A13 = IOB_S4_0;
	pin A14 = IOB_S6_1;
	pin A15 = VCCINT;
	pin A16 = IOB_S6_0;
	pin A17 = VCCIO2;
	pin A18 = GND;
	pin A19 = IOB_S9_1;
	pin A20 = IOB_S10_1;
	pin A21 = CRESET_B;
	pin A22 = IOB_S11_1;
	pin A23 = IOB_S12_0;
	pin A24 = VCCIO_SPI;
	pin A25 = IOB_E4_0;
	pin A26 = IOB_E6_0;
	pin A27 = IOB_E7_1;
	pin A28 = VCCINT;
	pin A29 = IOB_E8_1;
	pin A30 = GND;
	pin A31 = IOB_E11_1;
	pin A32 = IOB_E12_1;
	pin A33 = IOB_E13_1;
	pin A34 = IOB_E14_0;
	pin A35 = IOB_E15_0;
	pin A36 = VPP_PUMP;
	pin A37 = VPP_DIRECT;
	pin A38 = IOB_N11_0;
	pin A39 = IOB_N10_0;
	pin A40 = IOB_N9_0;
	pin A41 = IOB_N8_0;
	pin A42 = VCCIO0;
	pin A43 = IOB_N7_0;
	pin A44 = IOB_N6_0;
	pin A45 = IOB_N5_0;
	pin A46 = IOB_N4_0;
	pin A47 = IOB_N3_0;
	pin A48 = IOB_N1_1;
	pin B1 = IOB_W13_1;
	pin B2 = IOB_W12_1;
	pin B3 = IOB_W11_1;
	pin B4 = IOB_W10_1;
	pin B5 = IOB_W9_1;
	pin B6 = VCCIO3;
	pin B7 = IOB_W8_0;
	pin B8 = IOB_W5_0;
	pin B9 = IOB_W3_0;
	pin B10 = IOB_S5_0;
	pin B11 = IOB_S5_1;
	pin B12 = IOB_S7_0;
	pin B13 = IOB_S8_0;
	pin B14 = IOB_S9_0;
	pin B15 = IOB_S10_0;
	pin B16 = CDONE;
	pin B17 = IOB_S11_0;
	pin B18 = IOB_S12_1;
	pin B19 = IOB_E3_1;
	pin B20 = IOB_E6_1;
	pin B21 = IOB_E7_0;
	pin B22 = IOB_E9_0;
	pin B23 = IOB_E11_0;
	pin B24 = IOB_E12_0;
	pin B25 = VCCIO1;
	pin B26 = IOB_E14_1;
	pin B27 = IOB_E15_1;
	pin B28 = VCCINT;
	pin B29 = IOB_N10_1;
	pin B30 = IOB_N9_1;
	pin B31 = IOB_N8_1;
	pin B32 = IOB_N6_1;
	pin B33 = GND;
	pin B34 = IOB_N4_1;
	pin B35 = IOB_N3_1;
	pin B36 = IOB_N2_1;
}

// iCE40LP1K-CB81
bond BOND33 {
	pin A1 = GND;
	pin A2 = IOB_N2_1;
	pin A3 = IOB_N3_1;
	pin A4 = IOB_N6_1;
	pin A5 = VCCINT;
	pin A6 = VCCIO0;
	pin A7 = IOB_N11_0;
	pin A8 = IOB_N12_1;
	pin A9 = GND;
	pin B1 = IOB_W13_1;
	pin B2 = IOB_W14_0;
	pin B3 = IOB_W13_0;
	pin B4 = IOB_N5_1;
	pin B5 = IOB_N8_1;
	pin B6 = IOB_N9_1;
	pin B7 = IOB_N11_1;
	pin B8 = IOB_N12_0;
	pin B9 = VPP_PUMP;
	pin C1 = IOB_W12_0;
	pin C2 = IOB_W10_0;
	pin C3 = IOB_W14_1;
	pin C4 = IOB_N1_1;
	pin C5 = IOB_N8_0;
	pin C6 = IOB_N10_0;
	pin C7 = IOB_E15_0;
	pin C8 = IOB_E15_1;
	pin C9 = IOB_E14_1;
	pin D1 = IOB_W9_0;
	pin D2 = IOB_W10_1;
	pin D3 = IOB_W12_1;
	pin D4 = IOB_N5_0;
	pin D5 = IOB_N4_0;
	pin D6 = IOB_N7_0;
	pin D7 = IOB_E13_0;
	pin D8 = IOB_E13_1;
	pin D9 = VCCIO1;
	pin E1 = IOB_W8_1;
	pin E2 = IOB_W8_0;
	pin E3 = IOB_W9_1;
	pin E4 = GND;
	pin E5 = GND;
	pin E6 = IOB_N10_1;
	pin E7 = IOB_E12_0;
	pin E8 = IOB_E11_0;
	pin E9 = IOB_E11_1;
	pin F1 = VCCIO3;
	pin F2 = IOB_W6_1;
	pin F3 = IOB_W6_0;
	pin F4 = GND;
	pin F5 = GND;
	pin F6 = IOB_E8_0;
	pin F7 = IOB_E9_0;
	pin F8 = IOB_E8_1;
	pin F9 = IOB_E7_1;
	pin G1 = IOB_W4_1;
	pin G2 = IOB_W2_1;
	pin G3 = IOB_S3_1;
	pin G4 = IOB_S4_0;
	pin G5 = IOB_S10_0;
	pin G6 = IOB_E4_0;
	pin G7 = IOB_E4_1;
	pin G8 = IOB_E6_1;
	pin G9 = IOB_E7_0;
	pin H1 = VCCPLL_S;
	pin H2 = IOB_W4_0;
	pin H3 = IOB_S2_1;
	pin H4 = IOB_S6_0;
	pin H5 = IOB_S10_1;
	pin H6 = CDONE;
	pin H7 = IOB_S11_0;
	pin H8 = IOB_S12_1;
	pin H9 = VCCIO_SPI;
	pin J1 = GND;
	pin J2 = IOB_S2_0;
	pin J3 = IOB_S6_1;
	pin J4 = VCCIO2;
	pin J5 = VCCINT;
	pin J6 = CRESET_B;
	pin J7 = IOB_S11_1;
	pin J8 = IOB_S12_0;
	pin J9 = GND;
}

// iCE40LP1K-CB121
bond BOND34 {
	pin A1 = VCCIO3;
	pin A2 = IOB_N1_1;
	pin A3 = IOB_N2_0;
	pin A4 = IOB_N4_0;
	pin A5 = IOB_N3_1;
	pin A6 = IOB_N4_1;
	pin A7 = NC;
	pin A8 = IOB_N10_0;
	pin A9 = VPP_DIRECT;
	pin A10 = IOB_N12_1;
	pin A11 = IOB_E15_0;
	pin B1 = IOB_W14_0;
	pin B2 = GND;
	pin B3 = IOB_N1_0;
	pin B4 = IOB_N2_1;
	pin B5 = IOB_N3_0;
	pin B6 = VCCINT;
	pin B7 = VCCIO0;
	pin B8 = IOB_N10_1;
	pin B9 = IOB_N12_0;
	pin B10 = GND;
	pin B11 = IOB_E15_1;
	pin C1 = IOB_W14_1;
	pin C2 = IOB_W11_1;
	pin C3 = IOB_W13_1;
	pin C4 = IOB_W13_0;
	pin C5 = IOB_N5_0;
	pin C6 = IOB_N7_0;
	pin C7 = IOB_N8_1;
	pin C8 = IOB_N11_0;
	pin C9 = IOB_N11_1;
	pin C10 = VPP_PUMP;
	pin C11 = IOB_E14_1;
	pin D1 = IOB_W10_1;
	pin D2 = IOB_W11_0;
	pin D3 = IOB_W9_0;
	pin D4 = IOB_W12_0;
	pin D5 = IOB_N5_1;
	pin D6 = IOB_N6_1;
	pin D7 = IOB_N8_0;
	pin D8 = IOB_E12_0;
	pin D9 = IOB_E13_0;
	pin D10 = IOB_E13_1;
	pin D11 = IOB_E14_0;
	pin E1 = GND;
	pin E2 = IOB_W10_0;
	pin E3 = IOB_W9_1;
	pin E4 = IOB_W12_1;
	pin E5 = IOB_N6_0;
	pin E6 = IOB_N7_1;
	pin E7 = IOB_N9_0;
	pin E8 = IOB_E11_0;
	pin E9 = IOB_E11_1;
	pin E10 = VCCIO1;
	pin E11 = IOB_E12_1;
	pin F1 = VCCINT;
	pin F2 = IOB_W6_1;
	pin F3 = IOB_W5_1;
	pin F4 = IOB_W8_1;
	pin F5 = GND;
	pin F6 = GND;
	pin F7 = IOB_N9_1;
	pin F8 = IOB_E8_1;
	pin F9 = IOB_E9_0;
	pin F10 = IOB_E9_1;
	pin F11 = VCCINT;
	pin G1 = IOB_W6_0;
	pin G2 = VCCIO3;
	pin G3 = IOB_W5_0;
	pin G4 = IOB_W8_0;
	pin G5 = GND;
	pin G6 = GND;
	pin G7 = IOB_E6_1;
	pin G8 = IOB_E7_0;
	pin G9 = IOB_E7_1;
	pin G10 = IOB_E8_0;
	pin G11 = GND;
	pin H1 = IOB_W3_1;
	pin H2 = IOB_W4_1;
	pin H3 = IOB_W4_0;
	pin H4 = IOB_S4_0;
	pin H5 = IOB_S4_1;
	pin H6 = IOB_S10_0;
	pin H7 = IOB_E4_1;
	pin H8 = IOB_E6_0;
	pin H9 = IOB_E4_0;
	pin H10 = IOB_E3_1;
	pin H11 = IOB_S9_1;
	pin J1 = IOB_W3_0;
	pin J2 = IOB_W2_0;
	pin J3 = IOB_W2_1;
	pin J4 = IOB_S2_1;
	pin J5 = IOB_S3_0;
	pin J6 = IOB_S10_1;
	pin J7 = CDONE;
	pin J8 = IOB_S11_0;
	pin J9 = IOB_S12_1;
	pin J10 = VCCIO_SPI;
	pin J11 = IOB_S8_1;
	pin K1 = VCCPLL_S;
	pin K2 = GND;
	pin K3 = IOB_S1_0;
	pin K4 = IOB_S1_1;
	pin K5 = VCCIO2;
	pin K6 = VCCINT;
	pin K7 = CRESET_B;
	pin K8 = IOB_S11_1;
	pin K9 = IOB_S12_0;
	pin K10 = GND;
	pin K11 = IOB_S9_0;
	pin L1 = GNDPLL_S;
	pin L2 = IOB_S2_0;
	pin L3 = IOB_S3_1;
	pin L4 = IOB_S5_0;
	pin L5 = IOB_S5_1;
	pin L6 = NC;
	pin L7 = NC;
	pin L8 = IOB_S7_0;
	pin L9 = IOB_S6_1;
	pin L10 = IOB_S7_1;
	pin L11 = IOB_S8_0;
}

// iCE40LP1K-CM36A iCE40LP640-CM36A
bond BOND35 {
	pin A1 = IOB_W13_0;
	pin A2 = IOB_N4_1;
	pin A3 = IOB_N7_0;
	pin A4 = VCCIO0;
	pin A5 = VCCIO1;
	pin A6 = VPP_PUMP;
	pin B1 = IOB_W13_1;
	pin B2 = VCCINT;
	pin B3 = IOB_N6_1;
	pin B4 = IOB_E9_0;
	pin B5 = IOB_E11_0;
	pin B6 = IOB_E11_1;
	pin C1 = IOB_W9_0;
	pin C2 = IOB_W9_1;
	pin C3 = IOB_N4_0;
	pin C4 = CDONE;
	pin C5 = IOB_E8_1;
	pin C6 = IOB_E12_0;
	pin D1 = IOB_W8_1;
	pin D2 = GND;
	pin D3 = GND;
	pin D4 = GND;
	pin D5 = IOB_S12_1;
	pin D6 = IOB_E6_0;
	pin E1 = IOB_W8_0;
	pin E2 = IOB_S6_0;
	pin E3 = IOB_S10_0;
	pin E4 = IOB_S11_0;
	pin E5 = IOB_S12_0;
	pin E6 = IOB_E4_1;
	pin F1 = VCCIO2;
	pin F2 = IOB_S6_1;
	pin F3 = IOB_S10_1;
	pin F4 = CRESET_B;
	pin F5 = IOB_S11_1;
	pin F6 = VCCIO_SPI;
}

// iCE40LP1K-SWG16TR iCE40LP640-SWG16TR
bond BOND36 {
	pin A1 = VCCIO3;
	pin A2 = IOB_N6_1_IOB_N7_0_IOB_N7_1;
	pin A3 = VCCIO0;
	pin A4 = IOB_N2_0_IOB_N2_1_IOB_N3_0;
	pin B1 = IOB_N11_1_IOB_N12_0_IOB_N12_1;
	pin B2 = IOB_W8_1;
	pin B3 = IOB_W9_0;
	pin B4 = GND;
	pin C1 = IOB_S12_0;
	pin C2 = IOB_S11_1;
	pin C3 = IOB_S11_0;
	pin C4 = VCCINT;
	pin D1 = IOB_S12_1;
	pin D2 = CRESET_B;
	pin D3 = IOB_S6_1_CDONE;
	pin D4 = GNDPLL_S;
}

// iCE40LP1K-CX36
bond BOND37 {
	pin A1 = VPP_PUMP;
	pin A2 = IOB_N3_0;
	pin A3 = IOB_N6_1;
	pin A4 = VCCIO0;
	pin A5 = VCCINT;
	pin A6 = IOB_N8_0;
	pin B1 = IOB_W9_0;
	pin B2 = IOB_W8_1;
	pin B3 = IOB_N7_0;
	pin B4 = NC;
	pin B5 = IOB_N7_1;
	pin B6 = NC;
	pin C1 = VCCIO3;
	pin C2 = IOB_W9_1;
	pin C3 = GND;
	pin C4 = IOB_N4_0;
	pin C5 = IOB_E12_0;
	pin C6 = VCCIO1;
	pin D1 = VCCIO_SPI;
	pin D2 = NC;
	pin D3 = NC;
	pin D4 = GND;
	pin D5 = IOB_E8_1;
	pin D6 = IOB_E9_0;
	pin E1 = IOB_S12_0;
	pin E2 = IOB_S11_1;
	pin E3 = CRESET_B;
	pin E4 = IOB_S6_1;
	pin E5 = IOB_E6_0;
	pin E6 = IOB_E11_0;
	pin F1 = IOB_S12_1;
	pin F2 = IOB_S11_0;
	pin F3 = CDONE;
	pin F4 = NC;
	pin F5 = VCCIO2;
	pin F6 = NC;
}

// iCE40HX1K-CB132
bond BOND38 {
	pin A1 = IOB_N1_1;
	pin A2 = IOB_N2_1;
	pin A3 = NC;
	pin A4 = IOB_N4_0;
	pin A5 = IOB_N4_1;
	pin A6 = IOB_N6_1;
	pin A7 = IOB_N7_0;
	pin A8 = VCCIO0;
	pin A9 = GND;
	pin A10 = IOB_N10_0;
	pin A11 = NC;
	pin A12 = IOB_N12_0;
	pin A13 = VPP_DIRECT;
	pin A14 = VPP_PUMP;
	pin B1 = IOB_W14_1;
	pin B14 = IOB_E15_0;
	pin C1 = IOB_W14_0;
	pin C3 = IOB_W13_1;
	pin C4 = IOB_N1_0;
	pin C5 = IOB_N3_0;
	pin C6 = IOB_N5_0;
	pin C7 = IOB_N6_0;
	pin C8 = IOB_N8_0;
	pin C9 = IOB_N9_0;
	pin C10 = IOB_N11_0;
	pin C11 = IOB_N11_1;
	pin C12 = IOB_N12_1;
	pin C14 = IOB_E14_0;
	pin D1 = IOB_W11_1;
	pin D3 = IOB_W13_0;
	pin D4 = IOB_W12_1;
	pin D5 = IOB_N2_0;
	pin D6 = IOB_N3_1;
	pin D7 = IOB_N5_1;
	pin D8 = IOB_N7_1;
	pin D9 = IOB_N8_1;
	pin D10 = IOB_N9_1;
	pin D11 = IOB_N10_1;
	pin D12 = IOB_E15_1;
	pin D14 = IOB_E13_1;
	pin E1 = IOB_W11_0;
	pin E3 = VCCIO3;
	pin E4 = IOB_W12_0;
	pin E11 = IOB_E14_1;
	pin E12 = IOB_E13_0;
	pin E14 = IOB_E12_0;
	pin F1 = GND;
	pin F3 = IOB_W10_0;
	pin F4 = IOB_W10_1;
	pin F6 = VCCIO0;
	pin F7 = GND;
	pin F8 = VCCINT;
	pin F9 = VCCIO1;
	pin F11 = IOB_E12_1;
	pin F12 = IOB_E11_1;
	pin F14 = IOB_E8_1;
	pin G1 = IOB_W8_1;
	pin G3 = IOB_W8_0;
	pin G4 = IOB_W6_1;
	pin G6 = VCCINT;
	pin G7 = GND;
	pin G8 = GND;
	pin G9 = GND;
	pin G11 = IOB_E11_0;
	pin G12 = IOB_E9_1;
	pin G14 = IOB_E9_0;
	pin H1 = IOB_W9_0;
	pin H3 = IOB_W9_1;
	pin H4 = IOB_W6_0;
	pin H6 = GND;
	pin H7 = GND;
	pin H8 = GND;
	pin H9 = VCCINT;
	pin H11 = IOB_E8_0;
	pin H12 = IOB_E7_1;
	pin H14 = VCCIO1;
	pin J1 = IOB_W5_1;
	pin J3 = IOB_W5_0;
	pin J4 = VCCINT;
	pin J6 = VCCIO3;
	pin J7 = VCCINT;
	pin J8 = GND;
	pin J9 = VCCIO2;
	pin J11 = IOB_E7_0;
	pin J12 = IOB_E6_1;
	pin J14 = GND;
	pin K1 = VCCIO3;
	pin K3 = IOB_W3_0;
	pin K4 = IOB_W3_1;
	pin K11 = IOB_E4_1;
	pin K12 = IOB_E4_0;
	pin K14 = IOB_E6_0;
	pin L1 = IOB_W2_0;
	pin L3 = GND;
	pin L4 = IOB_S1_1;
	pin L5 = IOB_S3_1;
	pin L6 = IOB_S4_1;
	pin L7 = IOB_S8_0;
	pin L8 = IOB_S9_0;
	pin L9 = IOB_S10_0;
	pin L10 = CRESET_B;
	pin L11 = VCCIO_SPI;
	pin L12 = IOB_E2_0;
	pin L14 = IOB_E3_1;
	pin M1 = IOB_W2_1;
	pin M3 = IOB_S1_0;
	pin M4 = IOB_S3_0;
	pin M5 = VCCIO2;
	pin M6 = IOB_S5_1;
	pin M7 = IOB_S6_0;
	pin M8 = IOB_S8_1;
	pin M9 = IOB_S9_1;
	pin M10 = CDONE;
	pin M11 = IOB_S11_0;
	pin M12 = IOB_E1_0;
	pin M14 = TRST_B;
	pin N1 = VCCPLL_S;
	pin N14 = IOB_E2_1;
	pin P1 = GNDPLL_S;
	pin P2 = IOB_S2_0;
	pin P3 = IOB_S2_1;
	pin P4 = IOB_S4_0;
	pin P5 = IOB_S5_0;
	pin P6 = GND;
	pin P7 = IOB_S6_1;
	pin P8 = IOB_S7_0;
	pin P9 = IOB_S7_1;
	pin P10 = IOB_S10_1;
	pin P11 = IOB_S11_1;
	pin P12 = IOB_S12_0;
	pin P13 = IOB_S12_1;
	pin P14 = IOB_E1_1;
}

// iCE40HX1K-VQ100
bond BOND39 {
	pin 1 = IOB_W14_1;
	pin 2 = IOB_W14_0;
	pin 3 = IOB_W13_1;
	pin 4 = IOB_W13_0;
	pin 5 = GND;
	pin 6 = VCCIO3;
	pin 7 = IOB_W12_1;
	pin 8 = IOB_W12_0;
	pin 9 = IOB_W10_1;
	pin 10 = IOB_W10_0;
	pin 11 = VCCINT;
	pin 12 = IOB_W9_1;
	pin 13 = IOB_W9_0;
	pin 14 = VCCIO3;
	pin 15 = IOB_W8_1;
	pin 16 = IOB_W8_0;
	pin 17 = GND;
	pin 18 = IOB_W6_1;
	pin 19 = IOB_W6_0;
	pin 20 = IOB_W4_1;
	pin 21 = IOB_W4_0;
	pin 22 = VCCIO3;
	pin 23 = GND;
	pin 24 = IOB_W2_1;
	pin 25 = IOB_W2_0;
	pin 26 = IOB_S2_0;
	pin 27 = IOB_S2_1;
	pin 28 = IOB_S3_0;
	pin 29 = IOB_S3_1;
	pin 30 = IOB_S4_0;
	pin 31 = VCCIO2;
	pin 32 = GND;
	pin 33 = IOB_S6_1;
	pin 34 = IOB_S7_0;
	pin 35 = VCCINT;
	pin 36 = IOB_S6_0;
	pin 37 = IOB_S7_1;
	pin 38 = VCCIO2;
	pin 39 = GND;
	pin 40 = IOB_S9_1;
	pin 41 = IOB_S10_0;
	pin 42 = IOB_S10_1;
	pin 43 = CDONE;
	pin 44 = CRESET_B;
	pin 45 = IOB_S11_0;
	pin 46 = IOB_S11_1;
	pin 47 = GND;
	pin 48 = IOB_S12_0;
	pin 49 = IOB_S12_1;
	pin 50 = VCCIO_SPI;
	pin 51 = IOB_E3_1;
	pin 52 = IOB_E4_0;
	pin 53 = IOB_E4_1;
	pin 54 = IOB_E6_0;
	pin 55 = GND;
	pin 56 = IOB_E6_1;
	pin 57 = IOB_E7_0;
	pin 58 = VCCIO1;
	pin 59 = IOB_E7_1;
	pin 60 = IOB_E8_0;
	pin 61 = VCCINT;
	pin 62 = IOB_E8_1;
	pin 63 = IOB_E9_0;
	pin 64 = IOB_E11_0;
	pin 65 = IOB_E11_1;
	pin 66 = IOB_E12_0;
	pin 67 = VCCIO1;
	pin 68 = IOB_E13_0;
	pin 69 = IOB_E13_1;
	pin 70 = GND;
	pin 71 = IOB_E14_0;
	pin 72 = IOB_E14_1;
	pin 73 = IOB_E15_0;
	pin 74 = IOB_E15_1;
	pin 75 = VPP_PUMP;
	pin 76 = VPP_DIRECT;
	pin 77 = VCCINT;
	pin 78 = IOB_N12_1;
	pin 79 = IOB_N12_0;
	pin 80 = IOB_N11_1;
	pin 81 = IOB_N10_1;
	pin 82 = IOB_N10_0;
	pin 83 = IOB_N9_1;
	pin 84 = GND;
	pin 85 = IOB_N9_0;
	pin 86 = IOB_N8_1;
	pin 87 = IOB_N8_0;
	pin 88 = VCCIO0;
	pin 89 = IOB_N7_0;
	pin 90 = IOB_N6_1;
	pin 91 = IOB_N6_0;
	pin 92 = VCCIO0;
	pin 93 = IOB_N5_1;
	pin 94 = IOB_N5_0;
	pin 95 = IOB_N4_1;
	pin 96 = IOB_N4_0;
	pin 97 = IOB_N3_1;
	pin 98 = GND;
	pin 99 = IOB_N2_1;
	pin 100 = IOB_N1_1;
}

// iCE40HX1K-TQ144
bond BOND40 {
	pin 1 = IOB_W14_1;
	pin 2 = IOB_W14_0;
	pin 3 = IOB_W13_1;
	pin 4 = IOB_W13_0;
	pin 5 = GND;
	pin 6 = VCCIO3;
	pin 7 = IOB_W12_1;
	pin 8 = IOB_W12_0;
	pin 9 = IOB_W11_1;
	pin 10 = IOB_W11_0;
	pin 11 = IOB_W10_1;
	pin 12 = IOB_W10_0;
	pin 13 = GND;
	pin 14 = GND;
	pin 15 = NC;
	pin 16 = NC;
	pin 17 = NC;
	pin 18 = NC;
	pin 19 = IOB_W9_1;
	pin 20 = IOB_W9_0;
	pin 21 = IOB_W8_1;
	pin 22 = IOB_W8_0;
	pin 23 = IOB_W6_1;
	pin 24 = IOB_W6_0;
	pin 25 = IOB_W5_1;
	pin 26 = IOB_W5_0;
	pin 27 = VCCINT;
	pin 28 = IOB_W4_1;
	pin 29 = IOB_W4_0;
	pin 30 = VCCIO3;
	pin 31 = IOB_W3_1;
	pin 32 = IOB_W3_0;
	pin 33 = IOB_W2_1;
	pin 34 = IOB_W2_0;
	pin 35 = GNDPLL_S;
	pin 36 = VCCPLL_S;
	pin 37 = IOB_S1_0;
	pin 38 = IOB_S1_1;
	pin 39 = IOB_S2_0;
	pin 40 = NC;
	pin 41 = IOB_S2_1;
	pin 42 = IOB_S3_0;
	pin 43 = IOB_S3_1;
	pin 44 = IOB_S4_0;
	pin 45 = IOB_S4_1;
	pin 46 = VCCIO2;
	pin 47 = IOB_S5_0;
	pin 48 = IOB_S5_1;
	pin 49 = IOB_S6_1;
	pin 50 = IOB_S7_0;
	pin 51 = VCCINT;
	pin 52 = IOB_S6_0;
	pin 53 = NC;
	pin 54 = NC;
	pin 55 = NC;
	pin 56 = IOB_S7_1;
	pin 57 = VCCIO2;
	pin 58 = IOB_S8_0;
	pin 59 = GND;
	pin 60 = IOB_S8_1;
	pin 61 = IOB_S9_0;
	pin 62 = IOB_S9_1;
	pin 63 = IOB_S10_0;
	pin 64 = IOB_S10_1;
	pin 65 = CDONE;
	pin 66 = CRESET_B;
	pin 67 = IOB_S11_0;
	pin 68 = IOB_S11_1;
	pin 69 = GND;
	pin 70 = IOB_S12_0;
	pin 71 = IOB_S12_1;
	pin 72 = VCCIO_SPI;
	pin 73 = IOB_E1_0;
	pin 74 = IOB_E1_1;
	pin 75 = IOB_E2_0;
	pin 76 = IOB_E2_1;
	pin 77 = TRST_B;
	pin 78 = IOB_E3_1;
	pin 79 = IOB_E4_0;
	pin 80 = IOB_E4_1;
	pin 81 = IOB_E6_0;
	pin 82 = NC;
	pin 83 = NC;
	pin 84 = NC;
	pin 85 = NC;
	pin 86 = GND;
	pin 87 = IOB_E6_1;
	pin 88 = IOB_E7_0;
	pin 89 = VCCIO1;
	pin 90 = IOB_E7_1;
	pin 91 = IOB_E8_0;
	pin 92 = VCCINT;
	pin 93 = IOB_E8_1;
	pin 94 = IOB_E9_0;
	pin 95 = IOB_E9_1;
	pin 96 = IOB_E11_0;
	pin 97 = IOB_E11_1;
	pin 98 = IOB_E12_0;
	pin 99 = IOB_E12_1;
	pin 100 = VCCIO1;
	pin 101 = IOB_E13_0;
	pin 102 = IOB_E13_1;
	pin 103 = GND;
	pin 104 = IOB_E14_0;
	pin 105 = IOB_E14_1;
	pin 106 = IOB_E15_0;
	pin 107 = IOB_E15_1;
	pin 108 = VPP_PUMP;
	pin 109 = VPP_DIRECT;
	pin 110 = NC;
	pin 111 = VCCINT;
	pin 112 = IOB_N12_1;
	pin 113 = IOB_N12_0;
	pin 114 = IOB_N11_1;
	pin 115 = IOB_N11_0;
	pin 116 = IOB_N10_1;
	pin 117 = IOB_N10_0;
	pin 118 = IOB_N9_1;
	pin 119 = IOB_N9_0;
	pin 120 = IOB_N8_1;
	pin 121 = IOB_N8_0;
	pin 122 = IOB_N7_1;
	pin 123 = VCCIO0;
	pin 124 = NC;
	pin 125 = NC;
	pin 126 = NC;
	pin 127 = NC;
	pin 128 = IOB_N7_0;
	pin 129 = IOB_N6_1;
	pin 130 = NC;
	pin 131 = NC;
	pin 132 = GND;
	pin 133 = VCCIO0;
	pin 134 = IOB_N5_1;
	pin 135 = IOB_N5_0;
	pin 136 = IOB_N4_1;
	pin 137 = IOB_N4_0;
	pin 138 = IOB_N3_1;
	pin 139 = IOB_N3_0;
	pin 140 = GND;
	pin 141 = IOB_N2_1;
	pin 142 = IOB_N2_0;
	pin 143 = IOB_N1_1;
	pin 144 = IOB_N1_0;
}

// iCE40HX640-VQ100
bond BOND41 {
	pin 1 = NC;
	pin 2 = NC;
	pin 3 = IOB_W13_1;
	pin 4 = IOB_W13_0;
	pin 5 = GND;
	pin 6 = VCCIO3;
	pin 7 = IOB_W12_1;
	pin 8 = IOB_W12_0;
	pin 9 = IOB_W10_1;
	pin 10 = IOB_W10_0;
	pin 11 = VCCINT;
	pin 12 = IOB_W9_1;
	pin 13 = IOB_W9_0;
	pin 14 = VCCIO3;
	pin 15 = IOB_W8_1;
	pin 16 = IOB_W8_0;
	pin 17 = NC;
	pin 18 = IOB_W6_1;
	pin 19 = IOB_W6_0;
	pin 20 = IOB_W4_1;
	pin 21 = IOB_W4_0;
	pin 22 = VCCIO3;
	pin 23 = NC;
	pin 24 = IOB_W2_1;
	pin 25 = IOB_W2_0;
	pin 26 = IOB_S2_0;
	pin 27 = IOB_S2_1;
	pin 28 = IOB_S3_0;
	pin 29 = IOB_S3_1;
	pin 30 = IOB_S4_0;
	pin 31 = VCCIO2;
	pin 32 = GND;
	pin 33 = IOB_S6_1;
	pin 34 = IOB_S7_0;
	pin 35 = VCCINT;
	pin 36 = IOB_S6_0;
	pin 37 = IOB_S7_1;
	pin 38 = VCCIO2;
	pin 39 = GND;
	pin 40 = IOB_S9_1;
	pin 41 = IOB_S10_0;
	pin 42 = IOB_S10_1;
	pin 43 = CDONE;
	pin 44 = CRESET_B;
	pin 45 = IOB_S11_0;
	pin 46 = IOB_S11_1;
	pin 47 = GND;
	pin 48 = IOB_S12_0;
	pin 49 = IOB_S12_1;
	pin 50 = VCCIO_SPI;
	pin 51 = NC;
	pin 52 = IOB_E4_0;
	pin 53 = IOB_E4_1;
	pin 54 = IOB_E6_0;
	pin 55 = GND;
	pin 56 = IOB_E6_1;
	pin 57 = IOB_E7_0;
	pin 58 = VCCIO1;
	pin 59 = IOB_E7_1;
	pin 60 = IOB_E8_0;
	pin 61 = VCCINT;
	pin 62 = IOB_E8_1;
	pin 63 = IOB_E9_0;
	pin 64 = IOB_E11_0;
	pin 65 = IOB_E11_1;
	pin 66 = IOB_E12_0;
	pin 67 = VCCIO1;
	pin 68 = IOB_E13_0;
	pin 69 = IOB_E13_1;
	pin 70 = GND;
	pin 71 = IOB_E14_0;
	pin 72 = IOB_E14_1;
	pin 73 = NC;
	pin 74 = NC;
	pin 75 = VPP_PUMP;
	pin 76 = VPP_DIRECT;
	pin 77 = VCCINT;
	pin 78 = IOB_N12_1;
	pin 79 = IOB_N12_0;
	pin 80 = IOB_N11_1;
	pin 81 = IOB_N10_1;
	pin 82 = IOB_N10_0;
	pin 83 = IOB_N9_1;
	pin 84 = NC;
	pin 85 = IOB_N9_0;
	pin 86 = IOB_N8_1;
	pin 87 = IOB_N8_0;
	pin 88 = VCCIO0;
	pin 89 = IOB_N7_0;
	pin 90 = IOB_N6_1;
	pin 91 = IOB_N6_0;
	pin 92 = VCCIO0;
	pin 93 = IOB_N5_1;
	pin 94 = IOB_N5_0;
	pin 95 = IOB_N4_1;
	pin 96 = IOB_N4_0;
	pin 97 = IOB_N3_1;
	pin 98 = GND;
	pin 99 = IOB_N2_1;
	pin 100 = IOB_N1_1;
}

// iCE40LP8K-DI iCE40HX8K-DI
bond BOND42 {
	pin 1 = IOB_W31_1;
	pin 2 = IOB_W31_0;
	pin 3 = IOB_W30_1;
	pin 4 = IOB_W30_0;
	pin 5 = IOB_W28_1;
	pin 6 = IOB_W28_0;
	pin 7 = GND;
	pin 8 = GND;
	pin 9 = VCCIO3;
	pin 10 = VCCIO3;
	pin 11 = IOB_W27_1;
	pin 12 = IOB_W27_0;
	pin 13 = IOB_W25_1;
	pin 14 = IOB_W25_0;
	pin 15 = IOB_W24_1;
	pin 16 = IOB_W24_0;
	pin 17 = IOB_W23_1;
	pin 18 = IOB_W23_0;
	pin 19 = VCCINT;
	pin 20 = VCCINT;
	pin 21 = IOB_W22_1;
	pin 22 = IOB_W22_0;
	pin 23 = IOB_W21_1;
	pin 24 = IOB_W21_0;
	pin 25 = GND;
	pin 26 = GND;
	pin 27 = IOB_W20_1;
	pin 28 = IOB_W20_0;
	pin 29 = IOB_W19_1;
	pin 30 = IOB_W19_0;
	pin 31 = IOB_W18_1;
	pin 32 = IOB_W18_0;
	pin 33 = IOB_W17_1;
	pin 34 = IOB_W17_0;
	pin 35 = VCCIO3;
	pin 36 = VCCIO3;
	pin 37 = IOB_W16_1;
	pin 38 = IOB_W16_0;
	pin 39 = IOB_W14_1;
	pin 40 = IOB_W14_0;
	pin 41 = GND;
	pin 42 = GND;
	pin 43 = IOB_W13_1;
	pin 44 = IOB_W13_0;
	pin 45 = IOB_W12_1;
	pin 46 = IOB_W12_0;
	pin 47 = IOB_W11_1;
	pin 48 = IOB_W11_0;
	pin 49 = VCCINT;
	pin 50 = VCCINT;
	pin 51 = IOB_W10_1;
	pin 52 = IOB_W10_0;
	pin 53 = IOB_W9_1;
	pin 54 = IOB_W9_0;
	pin 55 = IOB_W8_1;
	pin 56 = IOB_W8_0;
	pin 57 = IOB_W7_1;
	pin 58 = IOB_W7_0;
	pin 59 = IOB_W6_1;
	pin 60 = IOB_W6_0;
	pin 61 = VCCIO3;
	pin 62 = VCCIO3;
	pin 63 = GND;
	pin 64 = IOB_W5_1;
	pin 65 = IOB_W5_0;
	pin 66 = IOB_W4_1;
	pin 67 = IOB_W4_0;
	pin 68 = IOB_W3_1;
	pin 69 = IOB_W3_0;
	pin 70 = IOB_S2_0;
	pin 71 = IOB_S2_1;
	pin 72 = IOB_S3_0;
	pin 73 = IOB_S3_1;
	pin 74 = IOB_S4_0;
	pin 75 = IOB_S4_1;
	pin 76 = VCCIO2;
	pin 77 = VCCIO2;
	pin 78 = GND;
	pin 79 = GND;
	pin 80 = IOB_S5_0;
	pin 81 = IOB_S5_1;
	pin 82 = IOB_S6_0;
	pin 83 = IOB_S6_1;
	pin 84 = IOB_S7_0;
	pin 85 = VCCINT;
	pin 86 = VCCINT;
	pin 87 = IOB_S7_1;
	pin 88 = IOB_S8_0;
	pin 89 = IOB_S8_1;
	pin 90 = IOB_S9_0;
	pin 91 = IOB_S9_1;
	pin 92 = IOB_S10_0;
	pin 93 = IOB_S10_1;
	pin 94 = IOB_S11_0;
	pin 95 = IOB_S11_1;
	pin 96 = IOB_S12_0;
	pin 97 = IOB_S12_1;
	pin 98 = IOB_S13_0;
	pin 99 = IOB_S13_1;
	pin 100 = IOB_S14_0;
	pin 101 = IOB_S14_1;
	pin 102 = GND;
	pin 103 = GND;
	pin 104 = VCCIO2;
	pin 105 = VCCIO2;
	pin 106 = IOB_S15_0;
	pin 107 = IOB_S15_1;
	pin 108 = IOB_S16_0;
	pin 109 = IOB_S16_1;
	pin 110 = IOB_S17_0;
	pin 111 = IOB_S17_1;
	pin 112 = VCCINT;
	pin 113 = VCCINT;
	pin 114 = GNDPLL_S;
	pin 115 = GNDPLL_S;
	pin 116 = VCCPLL_S;
	pin 117 = VCCPLL_S;
	pin 118 = IOB_S19_0;
	pin 119 = IOB_S19_1;
	pin 120 = IOB_S20_0;
	pin 121 = IOB_S20_1;
	pin 122 = IOB_S21_0;
	pin 123 = IOB_S21_1;
	pin 124 = IOB_S22_0;
	pin 125 = IOB_S22_1;
	pin 126 = IOB_S23_0;
	pin 127 = IOB_S23_1;
	pin 128 = IOB_S24_0;
	pin 129 = VCCIO2;
	pin 130 = VCCIO2;
	pin 131 = GND;
	pin 132 = GND;
	pin 133 = IOB_S24_1;
	pin 134 = IOB_S25_0;
	pin 135 = IOB_S25_1;
	pin 136 = IOB_S26_0;
	pin 137 = IOB_S26_1;
	pin 138 = IOB_S27_0;
	pin 139 = IOB_S27_1;
	pin 140 = IOB_S28_0;
	pin 141 = IOB_S29_0;
	pin 142 = IOB_S29_1;
	pin 143 = CDONE;
	pin 144 = CRESET_B;
	pin 145 = VCCIO2;
	pin 146 = VCCINT;
	pin 147 = GND;
	pin 148 = IOB_S30_0;
	pin 149 = IOB_S30_1;
	pin 150 = GND;
	pin 151 = IOB_S31_0;
	pin 152 = IOB_S31_1;
	pin 153 = VCCIO_SPI;
	pin 154 = IOB_E1_0;
	pin 155 = IOB_E1_1;
	pin 156 = IOB_E2_0;
	pin 157 = IOB_E2_1;
	pin 158 = TRST_B;
	pin 159 = IOB_E3_0;
	pin 160 = IOB_E3_1;
	pin 161 = IOB_E4_0;
	pin 162 = IOB_E4_1;
	pin 163 = IOB_E5_0;
	pin 164 = IOB_E5_1;
	pin 165 = IOB_E6_0;
	pin 166 = IOB_E6_1;
	pin 167 = IOB_E7_0;
	pin 168 = IOB_E7_1;
	pin 169 = IOB_E8_0;
	pin 170 = IOB_E8_1;
	pin 171 = IOB_E9_0;
	pin 172 = VCCIO1;
	pin 173 = VCCIO1;
	pin 174 = IOB_E9_1;
	pin 175 = IOB_E10_0;
	pin 176 = IOB_E10_1;
	pin 177 = IOB_E11_0;
	pin 178 = IOB_E11_1;
	pin 179 = IOB_E12_0;
	pin 180 = IOB_E12_1;
	pin 181 = GND;
	pin 182 = GND;
	pin 183 = IOB_E13_0;
	pin 184 = IOB_E13_1;
	pin 185 = IOB_E14_0;
	pin 186 = IOB_E14_1;
	pin 187 = IOB_E15_0;
	pin 188 = VCCIO1;
	pin 189 = IOB_E15_1;
	pin 190 = IOB_E16_0;
	pin 191 = VCCINT;
	pin 192 = IOB_E16_1;
	pin 193 = IOB_E17_0;
	pin 194 = IOB_E17_1;
	pin 195 = IOB_E19_0;
	pin 196 = IOB_E19_1;
	pin 197 = IOB_E20_0;
	pin 198 = IOB_E20_1;
	pin 199 = IOB_E21_0;
	pin 200 = IOB_E21_1;
	pin 201 = IOB_E22_0;
	pin 202 = IOB_E22_1;
	pin 203 = IOB_E23_0;
	pin 204 = VCCIO1;
	pin 205 = VCCINT;
	pin 206 = IOB_E23_1;
	pin 207 = IOB_E24_0;
	pin 208 = IOB_E24_1;
	pin 209 = IOB_E25_0;
	pin 210 = IOB_E25_1;
	pin 211 = IOB_E26_0;
	pin 212 = IOB_E26_1;
	pin 213 = IOB_E27_0;
	pin 214 = VCCIO1;
	pin 215 = VCCIO1;
	pin 216 = IOB_E27_1;
	pin 217 = IOB_E28_0;
	pin 218 = IOB_E28_1;
	pin 219 = GND;
	pin 220 = GND;
	pin 221 = IOB_E29_0;
	pin 222 = IOB_E29_1;
	pin 223 = IOB_E30_0;
	pin 224 = IOB_E30_1;
	pin 225 = IOB_E31_0;
	pin 226 = VCCIO1;
	pin 227 = VPP_PUMP;
	pin 228 = VPP_DIRECT;
	pin 229 = GND;
	pin 230 = IOB_N31_1;
	pin 231 = VCCINT;
	pin 232 = VCCINT;
	pin 233 = IOB_N31_0;
	pin 234 = IOB_N30_1;
	pin 235 = IOB_N30_0;
	pin 236 = IOB_N29_1;
	pin 237 = VCCIO0;
	pin 238 = IOB_N29_0;
	pin 239 = IOB_N28_1;
	pin 240 = IOB_N28_0;
	pin 241 = IOB_N27_1;
	pin 242 = IOB_N27_0;
	pin 243 = IOB_N26_1;
	pin 244 = IOB_N26_0;
	pin 245 = IOB_N25_1;
	pin 246 = IOB_N25_0;
	pin 247 = IOB_N24_1;
	pin 248 = IOB_N24_0;
	pin 249 = IOB_N23_1;
	pin 250 = GND;
	pin 251 = IOB_N23_0;
	pin 252 = IOB_N22_1;
	pin 253 = IOB_N22_0;
	pin 254 = IOB_N21_1;
	pin 255 = IOB_N21_0;
	pin 256 = IOB_N20_1;
	pin 257 = VCCIO0;
	pin 258 = VCCIO0;
	pin 259 = IOB_N20_0;
	pin 260 = IOB_N19_1;
	pin 261 = VCCINT;
	pin 262 = IOB_N19_0;
	pin 263 = IOB_N18_1;
	pin 264 = IOB_N18_0;
	pin 265 = VCCPLL_N;
	pin 266 = VCCPLL_N;
	pin 267 = GNDPLL_N;
	pin 268 = GNDPLL_N;
	pin 269 = IOB_N17_1;
	pin 270 = IOB_N17_0;
	pin 271 = GND;
	pin 272 = GND;
	pin 273 = IOB_N16_1;
	pin 274 = IOB_N16_0;
	pin 275 = IOB_N14_1;
	pin 276 = IOB_N14_0;
	pin 277 = IOB_N13_1;
	pin 278 = IOB_N13_0;
	pin 279 = IOB_N12_1;
	pin 280 = IOB_N12_0;
	pin 281 = IOB_N11_1;
	pin 282 = IOB_N11_0;
	pin 283 = VCCIO0;
	pin 284 = VCCIO0;
	pin 285 = GND;
	pin 286 = GND;
	pin 287 = IOB_N10_1;
	pin 288 = IOB_N10_0;
	pin 289 = IOB_N9_1;
	pin 290 = IOB_N9_0;
	pin 291 = IOB_N8_1;
	pin 292 = IOB_N8_0;
	pin 293 = VCCINT;
	pin 294 = IOB_N7_1;
	pin 295 = IOB_N7_0;
	pin 296 = IOB_N6_1;
	pin 297 = IOB_N6_0;
	pin 298 = GND;
	pin 299 = GND;
	pin 300 = IOB_N5_1;
	pin 301 = IOB_N5_0;
	pin 302 = IOB_N4_1;
	pin 303 = IOB_N4_0;
	pin 304 = IOB_N3_1;
	pin 305 = IOB_N3_0;
	pin 306 = VCCIO0;
	pin 307 = VCCIO0;
	pin 308 = IOB_N2_1;
	pin 309 = IOB_N2_0;
	pin 310 = IOB_N1_1;
	pin 311 = IOB_N1_0;
	pin 312 = GND;
}

// iCE40LP8K-CM121 iCE40HX8K-BG121 iCE40LP4K-CM121 iCE40HX4K-BG121
bond BOND43 {
	pin A1 = IOB_N2_0;
	pin A2 = IOB_N3_1;
	pin A3 = IOB_N3_0;
	pin A4 = IOB_N9_0;
	pin A5 = IOB_N11_0;
	pin A6 = IOB_N11_1;
	pin A7 = IOB_N19_1;
	pin A8 = IOB_N20_1;
	pin A9 = IOB_N26_1;
	pin A10 = IOB_N30_1;
	pin A11 = IOB_N31_1;
	pin B1 = IOB_W30_1;
	pin B2 = IOB_W30_0;
	pin B3 = IOB_N4_0;
	pin B4 = IOB_N5_0;
	pin B5 = IOB_N10_1;
	pin B6 = IOB_N16_1;
	pin B7 = IOB_N17_0;
	pin B8 = IOB_N27_0;
	pin B9 = IOB_N28_1;
	pin B10 = VPP_DIRECT;
	pin B11 = IOB_E28_0;
	pin C1 = IOB_W25_0;
	pin C2 = IOB_W25_1;
	pin C3 = IOB_W27_0;
	pin C4 = IOB_W27_1;
	pin C5 = GNDPLL_N;
	pin C6 = VCCPLL_N;
	pin C7 = IOB_N20_0;
	pin C8 = IOB_N26_0;
	pin C9 = IOB_N29_1;
	pin C10 = VPP_PUMP;
	pin C11 = IOB_E27_1;
	pin D1 = IOB_W22_0;
	pin D2 = IOB_W21_1;
	pin D3 = IOB_W21_0;
	pin D4 = VCCINT;
	pin D5 = IOB_N8_1;
	pin D6 = VCCIO0;
	pin D7 = IOB_N25_0;
	pin D8 = VCCINT;
	pin D9 = IOB_E21_0;
	pin D10 = IOB_E24_1;
	pin D11 = IOB_E23_1;
	pin E1 = IOB_W22_1;
	pin E2 = IOB_W20_1;
	pin E3 = IOB_W20_0;
	pin E4 = VCCIO3;
	pin E5 = GND;
	pin E6 = GND;
	pin E7 = GND;
	pin E8 = IOB_E20_1;
	pin E9 = IOB_E19_1;
	pin E10 = IOB_E17_0;
	pin E11 = IOB_E21_1;
	pin F1 = IOB_W18_1;
	pin F2 = IOB_W18_0;
	pin F3 = IOB_W17_0;
	pin F4 = IOB_W17_1;
	pin F5 = GND;
	pin F6 = GND;
	pin F7 = GND;
	pin F8 = VCCIO1;
	pin F9 = IOB_E15_0;
	pin F10 = IOB_E14_1;
	pin F11 = IOB_E16_1;
	pin G1 = IOB_W16_1;
	pin G2 = IOB_W16_0;
	pin G3 = IOB_W12_1;
	pin G4 = VCCIO3;
	pin G5 = GND;
	pin G6 = GND;
	pin G7 = GND;
	pin G8 = IOB_E5_1;
	pin G9 = IOB_E10_1;
	pin G10 = IOB_E6_1;
	pin G11 = IOB_E11_0;
	pin H1 = IOB_W11_1;
	pin H2 = IOB_W11_0;
	pin H3 = IOB_W12_0;
	pin H4 = VCCINT;
	pin H5 = GND;
	pin H6 = VCCIO2;
	pin H7 = IOB_S20_1;
	pin H8 = VCCINT;
	pin H9 = IOB_S29_1;
	pin H10 = IOB_E4_1;
	pin H11 = IOB_E6_0;
	pin J1 = IOB_W6_1;
	pin J2 = IOB_W4_0;
	pin J3 = IOB_S4_1;
	pin J4 = IOB_S8_0;
	pin J5 = IOB_S15_0;
	pin J6 = VCCPLL_S;
	pin J7 = IOB_S20_0;
	pin J8 = IOB_S22_1;
	pin J9 = IOB_S30_1;
	pin J10 = IOB_E5_0;
	pin J11 = IOB_E3_1;
	pin K1 = IOB_W6_0;
	pin K2 = IOB_W4_1;
	pin K3 = IOB_S7_1;
	pin K4 = IOB_S12_1;
	pin K5 = IOB_S15_1;
	pin K6 = IOB_S17_0;
	pin K7 = IOB_S21_1;
	pin K8 = CDONE;
	pin K9 = IOB_S30_0;
	pin K10 = IOB_S31_1;
	pin K11 = IOB_E4_0;
	pin L1 = IOB_S4_0;
	pin L2 = IOB_S6_1;
	pin L3 = IOB_S11_1;
	pin L4 = IOB_S12_0;
	pin L5 = IOB_S16_1;
	pin L6 = GNDPLL_S;
	pin L7 = IOB_S24_0;
	pin L8 = IOB_S29_0;
	pin L9 = CRESET_B;
	pin L10 = IOB_S31_0;
	pin L11 = VCCIO_SPI;
}

// iCE40LP8K-CM225 iCE40HX8K-CM225
bond BOND44 {
	pin A1 = IOB_N1_1;
	pin A2 = IOB_N3_1;
	pin A3 = VCCIO0;
	pin A4 = GND;
	pin A5 = IOB_N6_1;
	pin A6 = IOB_N11_0;
	pin A7 = IOB_N12_0;
	pin A8 = IOB_N17_1;
	pin A9 = IOB_N18_1;
	pin A10 = IOB_N21_0;
	pin A11 = IOB_N23_1;
	pin A12 = GND;
	pin A13 = VCCIO0;
	pin A14 = VCCINT;
	pin A15 = IOB_N31_0;
	pin B1 = IOB_W31_0;
	pin B2 = IOB_N2_1;
	pin B3 = IOB_N4_1;
	pin B4 = IOB_N5_1;
	pin B5 = IOB_N7_1;
	pin B6 = IOB_N10_0;
	pin B7 = IOB_N14_0;
	pin B8 = IOB_N19_1;
	pin B9 = IOB_N18_0;
	pin B10 = IOB_N22_0;
	pin B11 = IOB_N23_0;
	pin B12 = IOB_N25_1;
	pin B13 = IOB_N27_1;
	pin B14 = IOB_N31_1;
	pin B15 = IOB_E31_0;
	pin C1 = IOB_W28_0;
	pin C2 = IOB_W31_1;
	pin C3 = IOB_N2_0;
	pin C4 = IOB_N3_0;
	pin C5 = IOB_N5_0;
	pin C6 = IOB_N13_0;
	pin C7 = IOB_N11_1;
	pin C8 = IOB_N19_0;
	pin C9 = IOB_N17_0;
	pin C10 = IOB_N20_0;
	pin C11 = IOB_N24_1;
	pin C12 = IOB_N30_1;
	pin C13 = IOB_N30_0;
	pin C14 = IOB_E30_0;
	pin C15 = VCCIO1;
	pin D1 = IOB_W25_0;
	pin D2 = IOB_W24_1;
	pin D3 = IOB_W27_0;
	pin D4 = IOB_W30_0;
	pin D5 = IOB_N4_0;
	pin D6 = IOB_N9_0;
	pin D7 = IOB_N10_1;
	pin D8 = IOB_N16_1;
	pin D9 = IOB_N26_1;
	pin D10 = IOB_N25_0;
	pin D11 = IOB_N28_1;
	pin D12 = VPP_DIRECT;
	pin D13 = IOB_E27_1;
	pin D14 = IOB_E25_0;
	pin D15 = IOB_E27_0;
	pin E1 = VCCIO3;
	pin E2 = IOB_W24_0;
	pin E3 = IOB_W28_1;
	pin E4 = IOB_W30_1;
	pin E5 = IOB_W27_1;
	pin E6 = IOB_W25_1;
	pin E7 = GNDPLL_N;
	pin E8 = VCCPLL_N;
	pin E9 = IOB_N26_0;
	pin E10 = IOB_N27_0;
	pin E11 = IOB_N29_1;
	pin E12 = VPP_PUMP;
	pin E13 = IOB_E28_0;
	pin E14 = IOB_E24_0;
	pin E15 = GND;
	pin F1 = IOB_W20_0;
	pin F2 = IOB_W21_0;
	pin F3 = IOB_W21_1;
	pin F4 = IOB_W22_0;
	pin F5 = IOB_W22_1;
	pin F6 = VCCINT;
	pin F7 = IOB_N8_1;
	pin F8 = VCCIO0;
	pin F9 = IOB_N20_1;
	pin F10 = VCCINT;
	pin F11 = IOB_E24_1;
	pin F12 = IOB_E23_1;
	pin F13 = IOB_E23_0;
	pin F14 = IOB_E21_0;
	pin F15 = IOB_E22_0;
	pin G1 = IOB_W19_0;
	pin G2 = IOB_W20_1;
	pin G3 = IOB_W19_1;
	pin G4 = IOB_W17_0;
	pin G5 = IOB_W18_1;
	pin G6 = VCCIO3;
	pin G7 = GND;
	pin G8 = GND;
	pin G9 = GND;
	pin G10 = IOB_E20_1;
	pin G11 = IOB_E19_1;
	pin G12 = IOB_E21_1;
	pin G13 = IOB_E17_0;
	pin G14 = IOB_E20_0;
	pin G15 = IOB_E19_0;
	pin H1 = IOB_W16_0;
	pin H2 = IOB_W18_0;
	pin H3 = IOB_W14_1;
	pin H4 = IOB_W13_1;
	pin H5 = IOB_W16_1;
	pin H6 = IOB_W17_1;
	pin H7 = GND;
	pin H8 = GND;
	pin H9 = GND;
	pin H10 = VCCIO1;
	pin H11 = IOB_E14_1;
	pin H12 = IOB_E16_1;
	pin H13 = IOB_E15_1;
	pin H14 = IOB_E15_0;
	pin H15 = VCCINT;
	pin J1 = IOB_W13_0;
	pin J2 = IOB_W12_0;
	pin J3 = IOB_W14_0;
	pin J4 = IOB_W11_1;
	pin J5 = IOB_W12_1;
	pin J6 = VCCIO3;
	pin J7 = GND;
	pin J8 = GND;
	pin J9 = GND;
	pin J10 = IOB_E5_1;
	pin J11 = IOB_E10_1;
	pin J12 = IOB_E6_1;
	pin J13 = IOB_E11_0;
	pin J14 = IOB_E14_0;
	pin J15 = IOB_E13_0;
	pin K1 = IOB_W11_0;
	pin K2 = GND;
	pin K3 = IOB_W9_1;
	pin K4 = IOB_W4_0;
	pin K5 = IOB_W6_1;
	pin K6 = VCCINT;
	pin K7 = GND;
	pin K8 = VCCIO2;
	pin K9 = IOB_S20_1;
	pin K10 = VCCINT;
	pin K11 = IOB_S29_0;
	pin K12 = IOB_E4_1;
	pin K13 = IOB_E5_0;
	pin K14 = IOB_E12_0;
	pin K15 = IOB_E9_0;
	pin L1 = IOB_W9_0;
	pin L2 = VCCINT;
	pin L3 = IOB_W7_1;
	pin L4 = IOB_W3_0;
	pin L5 = IOB_S4_0;
	pin L6 = IOB_S7_0;
	pin L7 = IOB_S12_0;
	pin L8 = VCCPLL_S;
	pin L9 = IOB_S17_0;
	pin L10 = IOB_S21_1;
	pin L11 = IOB_S30_1;
	pin L12 = IOB_E3_1;
	pin L13 = IOB_E6_0;
	pin L14 = IOB_E7_0;
	pin L15 = GND;
	pin M1 = IOB_W7_0;
	pin M2 = IOB_W6_0;
	pin M3 = IOB_W5_0;
	pin M4 = IOB_W3_1;
	pin M5 = IOB_S6_0;
	pin M6 = IOB_S8_0;
	pin M7 = IOB_S13_1;
	pin M8 = IOB_S15_0;
	pin M9 = IOB_S19_1;
	pin M10 = CDONE;
	pin M11 = IOB_S30_0;
	pin M12 = IOB_S31_1;
	pin M13 = IOB_E4_0;
	pin M14 = IOB_E8_0;
	pin M15 = IOB_E3_0;
	pin N1 = VCCIO3;
	pin N2 = IOB_W5_1;
	pin N3 = IOB_S2_0;
	pin N4 = IOB_S3_0;
	pin N5 = IOB_S9_1;
	pin N6 = IOB_S12_1;
	pin N7 = IOB_S16_1;
	pin N8 = GNDPLL_S;
	pin N9 = IOB_S20_0;
	pin N10 = IOB_S22_1;
	pin N11 = CRESET_B;
	pin N12 = IOB_S31_0;
	pin N13 = VCCIO_SPI;
	pin N14 = TRST_B;
	pin N15 = VCCIO1;
	pin P1 = IOB_W4_1;
	pin P2 = IOB_S2_1;
	pin P3 = VCCIO2;
	pin P4 = IOB_S7_1;
	pin P5 = IOB_S10_1;
	pin P6 = IOB_S14_1;
	pin P7 = IOB_S17_1;
	pin P8 = IOB_S19_0;
	pin P9 = IOB_S22_0;
	pin P10 = IOB_S23_0;
	pin P11 = IOB_S25_0;
	pin P12 = IOB_S29_1;
	pin P13 = IOB_S27_0;
	pin P14 = IOB_E2_1;
	pin P15 = IOB_E1_1;
	pin R1 = IOB_S3_1;
	pin R2 = IOB_S4_1;
	pin R3 = IOB_S6_1;
	pin R4 = IOB_S8_1;
	pin R5 = IOB_S11_1;
	pin R6 = IOB_S15_1;
	pin R7 = GND;
	pin R8 = VCCINT;
	pin R9 = IOB_S21_0;
	pin R10 = IOB_S24_0;
	pin R11 = IOB_S26_0;
	pin R12 = IOB_S28_0;
	pin R13 = VCCIO2;
	pin R14 = IOB_E2_0;
	pin R15 = IOB_E1_0;
}

// iCE40LP8K-CM81 iCE40LP4K-CM81
bond BOND45 {
	pin A1 = IOB_N2_1;
	pin A2 = IOB_N4_0;
	pin A3 = IOB_N6_0;
	pin A4 = IOB_N10_1;
	pin A5 = VCCIO0;
	pin A6 = IOB_N23_0;
	pin A7 = IOB_N27_0;
	pin A8 = IOB_N28_1;
	pin A9 = IOB_E4_1;
	pin B1 = IOB_W28_1;
	pin B2 = IOB_W30_0;
	pin B3 = IOB_N5_1;
	pin B4 = IOB_N9_0;
	pin B5 = IOB_N21_1;
	pin B6 = IOB_N24_0;
	pin B7 = IOB_N25_1;
	pin B8 = IOB_N30_1;
	pin B9 = IOB_E6_1;
	pin C1 = IOB_W28_0;
	pin C2 = IOB_W30_1;
	pin C3 = IOB_W23_0;
	pin C4 = IOB_N16_1;
	pin C5 = IOB_N17_0;
	pin C6 = VCCIO1;
	pin C7 = VPP_DIRECT;
	pin C8 = VPP_PUMP;
	pin C9 = IOB_E21_1;
	pin D1 = IOB_W20_1;
	pin D2 = IOB_W23_1;
	pin D3 = IOB_W17_0;
	pin D4 = VCCINT;
	pin D5 = IOB_N8_1;
	pin D6 = IOB_E4_0;
	pin D7 = IOB_E5_0;
	pin D8 = IOB_E17_0;
	pin D9 = IOB_E6_0;
	pin E1 = IOB_W20_0;
	pin E2 = IOB_W17_1;
	pin E3 = IOB_W16_1;
	pin E4 = IOB_W16_0;
	pin E5 = IOB_N7_1;
	pin E6 = CDONE;
	pin E7 = IOB_E5_1;
	pin E8 = IOB_E16_1;
	pin E9 = VCCINT;
	pin F1 = IOB_W7_1;
	pin F2 = VCCINT;
	pin F3 = IOB_W7_0;
	pin F4 = GND;
	pin F5 = GND;
	pin F6 = GND;
	pin F7 = IOB_S31_1;
	pin F8 = IOB_E3_0;
	pin F9 = GND;
	pin G1 = IOB_W5_0;
	pin G2 = IOB_W3_1;
	pin G3 = IOB_W5_1;
	pin G4 = IOB_S16_1;
	pin G5 = IOB_S29_0;
	pin G6 = IOB_S30_0;
	pin G7 = IOB_S31_0;
	pin G8 = IOB_E3_1;
	pin G9 = IOB_E2_1;
	pin H1 = IOB_S3_0;
	pin H2 = IOB_W3_0;
	pin H3 = VCCIO3;
	pin H4 = IOB_S17_0;
	pin H5 = IOB_S29_1;
	pin H6 = CRESET_B;
	pin H7 = IOB_S30_1;
	pin H8 = VCCIO_SPI;
	pin H9 = IOB_E2_0;
	pin J1 = IOB_S3_1;
	pin J2 = IOB_S4_0;
	pin J3 = IOB_S4_1;
	pin J4 = IOB_S11_0;
	pin J5 = VCCIO2;
	pin J6 = GNDPLL_S;
	pin J7 = VCCPLL_S;
	pin J8 = IOB_E1_0;
	pin J9 = IOB_E1_1;
}

// iCE40HX8K-CT256
bond BOND46 {
	pin A1 = IOB_N4_1;
	pin A2 = IOB_N5_1;
	pin A3 = VCCIO0;
	pin A4 = GND;
	pin A5 = IOB_N8_0;
	pin A6 = IOB_N9_0;
	pin A7 = IOB_N12_0;
	pin A8 = VCCIO0;
	pin A9 = IOB_N18_1;
	pin A10 = IOB_N22_1;
	pin A11 = IOB_N22_0;
	pin A12 = GND;
	pin A13 = VCCIO0;
	pin A14 = VCCINT;
	pin A15 = IOB_N27_0;
	pin A16 = IOB_N27_1;
	pin B1 = IOB_W30_0;
	pin B2 = IOB_W31_0;
	pin B3 = IOB_N3_0;
	pin B4 = IOB_N6_1;
	pin B5 = IOB_N7_1;
	pin B6 = IOB_N10_1;
	pin B7 = IOB_N11_0;
	pin B8 = IOB_N13_0;
	pin B9 = IOB_N16_0;
	pin B10 = IOB_N24_0;
	pin B11 = IOB_N23_1;
	pin B12 = IOB_N24_1;
	pin B13 = IOB_N26_1;
	pin B14 = IOB_N30_0;
	pin B15 = IOB_N31_0;
	pin B16 = IOB_E30_0;
	pin C1 = IOB_W28_1;
	pin C2 = IOB_W28_0;
	pin C3 = IOB_N1_0;
	pin C4 = IOB_N3_1;
	pin C5 = IOB_N4_0;
	pin C6 = IOB_N10_0;
	pin C7 = IOB_N11_1;
	pin C8 = IOB_N17_0;
	pin C9 = IOB_N20_0;
	pin C10 = IOB_N23_0;
	pin C11 = IOB_N25_1;
	pin C12 = IOB_N29_1;
	pin C13 = IOB_N28_1;
	pin C14 = IOB_N31_1;
	pin C15 = VCCIO1;
	pin C16 = IOB_E28_0;
	pin D1 = IOB_W25_0;
	pin D2 = IOB_W27_0;
	pin D3 = IOB_N1_1;
	pin D4 = IOB_N2_1;
	pin D5 = IOB_N5_0;
	pin D6 = IOB_N8_1;
	pin D7 = IOB_N9_1;
	pin D8 = IOB_N14_1;
	pin D9 = IOB_N19_0;
	pin D10 = IOB_N20_1;
	pin D11 = IOB_N25_0;
	pin D12 = VPP_DIRECT;
	pin D13 = IOB_N30_1;
	pin D14 = IOB_E31_0;
	pin D15 = IOB_E26_0;
	pin D16 = IOB_E24_0;
	pin E1 = VCCIO3;
	pin E2 = IOB_W23_0;
	pin E3 = IOB_W24_0;
	pin E4 = IOB_W31_1;
	pin E5 = IOB_N2_0;
	pin E6 = IOB_N7_0;
	pin E7 = GNDPLL_N;
	pin E8 = VCCPLL_N;
	pin E9 = IOB_N19_1;
	pin E10 = IOB_N26_0;
	pin E11 = IOB_N29_0;
	pin E12 = VPP_PUMP;
	pin E13 = IOB_E30_1;
	pin E14 = IOB_E27_1;
	pin E15 = GND;
	pin E16 = IOB_E23_0;
	pin F1 = IOB_W20_0;
	pin F2 = IOB_W21_0;
	pin F3 = IOB_W22_0;
	pin F4 = IOB_W27_1;
	pin F5 = IOB_W30_1;
	pin F6 = VCCINT;
	pin F7 = IOB_N16_1;
	pin F8 = VCCIO0;
	pin F9 = IOB_N17_1;
	pin F10 = VCCINT;
	pin F11 = IOB_E26_1;
	pin F12 = IOB_E25_1;
	pin F13 = IOB_E28_1;
	pin F14 = IOB_E25_0;
	pin F15 = IOB_E22_0;
	pin F16 = IOB_E21_0;
	pin G1 = IOB_W17_0;
	pin G2 = IOB_W19_0;
	pin G3 = IOB_W22_1;
	pin G4 = IOB_W24_1;
	pin G5 = IOB_W25_1;
	pin G6 = VCCIO3;
	pin G7 = GND;
	pin G8 = GND;
	pin G9 = GND;
	pin G10 = IOB_E20_1;
	pin G11 = IOB_E21_1;
	pin G12 = IOB_E24_1;
	pin G13 = IOB_E23_1;
	pin G14 = IOB_E22_1;
	pin G15 = IOB_E20_0;
	pin G16 = IOB_E19_0;
	pin H1 = IOB_W16_0;
	pin H2 = IOB_W18_0;
	pin H3 = IOB_W21_1;
	pin H4 = IOB_W19_1;
	pin H5 = IOB_W23_1;
	pin H6 = IOB_W20_1;
	pin H7 = GND;
	pin H8 = GND;
	pin H9 = GND;
	pin H10 = VCCIO1;
	pin H11 = IOB_E16_1;
	pin H12 = IOB_E19_1;
	pin H13 = IOB_E16_0;
	pin H14 = IOB_E17_1;
	pin H15 = VCCIO1;
	pin H16 = IOB_E17_0;
	pin J1 = IOB_W14_0;
	pin J2 = IOB_W14_1;
	pin J3 = IOB_W16_1;
	pin J4 = IOB_W18_1;
	pin J5 = IOB_W17_1;
	pin J6 = VCCIO3;
	pin J7 = GND;
	pin J8 = GND;
	pin J9 = GND;
	pin J10 = IOB_E7_1;
	pin J11 = IOB_E9_1;
	pin J12 = IOB_E14_1;
	pin J13 = IOB_E15_0;
	pin J14 = IOB_E13_1;
	pin J15 = IOB_E11_1;
	pin J16 = IOB_E15_1;
	pin K1 = IOB_W13_1;
	pin K2 = GND;
	pin K3 = IOB_W13_0;
	pin K4 = IOB_W11_1;
	pin K5 = IOB_W9_1;
	pin K6 = VCCINT;
	pin K7 = GND;
	pin K8 = VCCIO2;
	pin K9 = IOB_S17_0;
	pin K10 = VCCINT;
	pin K11 = IOB_S29_0;
	pin K12 = IOB_E6_1;
	pin K13 = IOB_E10_1;
	pin K14 = IOB_E11_0;
	pin K15 = IOB_E12_0;
	pin K16 = IOB_E13_0;
	pin L1 = IOB_W12_0;
	pin L2 = VCCINT;
	pin L3 = IOB_W10_0;
	pin L4 = IOB_W12_1;
	pin L5 = IOB_W6_1;
	pin L6 = IOB_W10_1;
	pin L7 = IOB_W8_1;
	pin L8 = VCCPLL_S;
	pin L9 = IOB_S13_0;
	pin L10 = IOB_S19_1;
	pin L11 = IOB_S26_1;
	pin L12 = IOB_E4_1;
	pin L13 = IOB_E5_1;
	pin L14 = IOB_E6_0;
	pin L15 = GND;
	pin L16 = IOB_E10_0;
	pin M1 = IOB_W11_0;
	pin M2 = IOB_W9_0;
	pin M3 = IOB_W7_0;
	pin M4 = IOB_W5_0;
	pin M5 = IOB_W4_0;
	pin M6 = IOB_W7_1;
	pin M7 = IOB_S8_0;
	pin M8 = IOB_S10_0;
	pin M9 = IOB_S16_0;
	pin M10 = CDONE;
	pin M11 = IOB_S23_1;
	pin M12 = IOB_S27_1;
	pin M13 = IOB_E3_1;
	pin M14 = IOB_E4_0;
	pin M15 = IOB_E8_0;
	pin M16 = IOB_E7_0;
	pin N1 = VCCIO3;
	pin N2 = IOB_W8_0;
	pin N3 = IOB_W6_0;
	pin N4 = IOB_W3_0;
	pin N5 = IOB_S4_0;
	pin N6 = IOB_S2_0;
	pin N7 = IOB_S9_0;
	pin N8 = GNDPLL_S;
	pin N9 = IOB_S15_0;
	pin N10 = IOB_S20_1;
	pin N11 = CRESET_B;
	pin N12 = IOB_S26_0;
	pin N13 = VCCIO_SPI;
	pin N14 = TRST_B;
	pin N15 = VCCIO1;
	pin N16 = IOB_E5_0;
	pin P1 = IOB_W5_1;
	pin P2 = IOB_W4_1;
	pin P3 = VCCIO2;
	pin P4 = IOB_S3_0;
	pin P5 = IOB_S5_0;
	pin P6 = IOB_S9_1;
	pin P7 = IOB_S14_1;
	pin P8 = IOB_S12_0;
	pin P9 = IOB_S17_1;
	pin P10 = IOB_S20_0;
	pin P11 = IOB_S30_1;
	pin P12 = IOB_S30_0;
	pin P13 = IOB_S29_1;
	pin P14 = IOB_E2_0;
	pin P15 = IOB_E2_1;
	pin P16 = IOB_E3_0;
	pin R1 = IOB_W3_1;
	pin R2 = IOB_S3_1;
	pin R3 = IOB_S5_1;
	pin R4 = IOB_S7_1;
	pin R5 = IOB_S6_0;
	pin R6 = IOB_S11_1;
	pin R7 = GND;
	pin R8 = VCCIO2;
	pin R9 = IOB_S16_1;
	pin R10 = IOB_S19_0;
	pin R11 = IOB_S31_0;
	pin R12 = IOB_S31_1;
	pin R13 = VCCIO2;
	pin R14 = IOB_E1_0;
	pin R15 = IOB_E1_1;
	pin R16 = IOB_S28_0;
	pin T1 = IOB_S2_1;
	pin T2 = IOB_S4_1;
	pin T3 = IOB_S6_1;
	pin T4 = GND;
	pin T5 = IOB_S10_1;
	pin T6 = IOB_S12_1;
	pin T7 = IOB_S13_1;
	pin T8 = IOB_S14_0;
	pin T9 = IOB_S15_1;
	pin T10 = IOB_S21_0;
	pin T11 = IOB_S21_1;
	pin T12 = GND;
	pin T13 = IOB_S24_0;
	pin T14 = IOB_S23_0;
	pin T15 = IOB_S22_1;
	pin T16 = IOB_S27_0;
}

// iCE40HX8K-CB132 iCE40HX4K-CB132
bond BOND47 {
	pin A1 = IOB_N2_0;
	pin A2 = IOB_N3_0;
	pin A3 = IOB_N3_1;
	pin A4 = IOB_N5_0;
	pin A5 = IOB_N10_1;
	pin A6 = IOB_N16_1;
	pin A7 = IOB_N17_0;
	pin A8 = VCCIO0;
	pin A9 = GND;
	pin A10 = IOB_N25_0;
	pin A11 = IOB_N26_0;
	pin A12 = IOB_N30_1;
	pin A13 = VPP_DIRECT;
	pin A14 = VPP_PUMP;
	pin B1 = IOB_W30_1;
	pin B14 = IOB_E28_0;
	pin C1 = IOB_W30_0;
	pin C3 = IOB_W27_1;
	pin C4 = IOB_N4_0;
	pin C5 = IOB_N8_1;
	pin C6 = IOB_N11_1;
	pin C7 = IOB_N14_1;
	pin C8 = VCCPLL_N;
	pin C9 = IOB_N20_1;
	pin C10 = IOB_N22_1;
	pin C11 = IOB_N28_1;
	pin C12 = IOB_N29_1;
	pin C14 = IOB_E24_1;
	pin D1 = IOB_W25_1;
	pin D3 = IOB_W27_0;
	pin D4 = IOB_W22_1;
	pin D5 = IOB_N9_0;
	pin D6 = IOB_N11_0;
	pin D7 = IOB_N13_1;
	pin D8 = GNDPLL_N;
	pin D9 = IOB_N21_1;
	pin D10 = IOB_N27_0;
	pin D11 = IOB_N26_1;
	pin D12 = IOB_E27_1;
	pin D14 = IOB_E23_1;
	pin E1 = IOB_W25_0;
	pin E3 = VCCIO3;
	pin E4 = IOB_W22_0;
	pin E11 = IOB_E20_1;
	pin E12 = IOB_E21_0;
	pin E14 = IOB_E21_1;
	pin F1 = GND;
	pin F3 = IOB_W21_0;
	pin F4 = IOB_W21_1;
	pin F6 = VCCIO0;
	pin F7 = GND;
	pin F8 = VCCINT;
	pin F9 = VCCIO1;
	pin F11 = IOB_E19_1;
	pin F12 = IOB_E15_0;
	pin F14 = IOB_E16_1;
	pin G1 = IOB_W17_0;
	pin G3 = IOB_W17_1;
	pin G4 = IOB_W20_0;
	pin G6 = VCCINT;
	pin G7 = GND;
	pin G8 = GND;
	pin G9 = GND;
	pin G11 = IOB_E14_1;
	pin G12 = IOB_E11_0;
	pin G14 = IOB_E17_0;
	pin H1 = IOB_W16_1;
	pin H3 = IOB_W16_0;
	pin H4 = IOB_W20_1;
	pin H6 = GND;
	pin H7 = GND;
	pin H8 = GND;
	pin H9 = VCCINT;
	pin H11 = IOB_E10_1;
	pin H12 = IOB_E6_1;
	pin H14 = VCCIO1;
	pin J1 = IOB_W18_0;
	pin J3 = IOB_W18_1;
	pin J4 = VCCINT;
	pin J6 = VCCIO3;
	pin J7 = VCCINT;
	pin J8 = GND;
	pin J9 = VCCIO2;
	pin J11 = IOB_E6_0;
	pin J12 = IOB_E5_1;
	pin J14 = GND;
	pin K1 = VCCIO3;
	pin K3 = IOB_W11_1;
	pin K4 = IOB_W11_0;
	pin K11 = IOB_E4_1;
	pin K12 = IOB_E4_0;
	pin K14 = IOB_E5_0;
	pin L1 = IOB_W6_1;
	pin L3 = GND;
	pin L4 = IOB_S12_0;
	pin L5 = IOB_S11_1;
	pin L6 = IOB_S15_0;
	pin L7 = GNDPLL_S;
	pin L8 = IOB_S20_1;
	pin L9 = IOB_S29_0;
	pin L10 = CRESET_B;
	pin L11 = VCCIO_SPI;
	pin L12 = IOB_E2_0;
	pin L14 = IOB_E3_1;
	pin M1 = IOB_W6_0;
	pin M3 = IOB_S8_0;
	pin M4 = IOB_S7_1;
	pin M5 = VCCIO2;
	pin M6 = IOB_S14_1;
	pin M7 = IOB_S15_1;
	pin M8 = VCCPLL_S;
	pin M9 = IOB_S22_1;
	pin M10 = CDONE;
	pin M11 = IOB_S30_0;
	pin M12 = IOB_E1_0;
	pin M14 = TRST_B;
	pin N1 = IOB_W4_1;
	pin N14 = IOB_E2_1;
	pin P1 = IOB_W4_0;
	pin P2 = IOB_S4_0;
	pin P3 = IOB_S5_1;
	pin P4 = IOB_S12_1;
	pin P5 = IOB_S13_0;
	pin P6 = GND;
	pin P7 = IOB_S16_1;
	pin P8 = IOB_S17_0;
	pin P9 = IOB_S21_1;
	pin P10 = IOB_S29_1;
	pin P11 = IOB_S30_1;
	pin P12 = IOB_S31_0;
	pin P13 = IOB_S31_1;
	pin P14 = IOB_E1_1;
}

// iCE40HX8K-TQ144 iCE40HX4K-TQ144
bond BOND48 {
	pin 1 = IOB_W30_1;
	pin 2 = IOB_W30_0;
	pin 3 = IOB_W28_1;
	pin 4 = IOB_W28_0;
	pin 5 = GND;
	pin 6 = VCCIO3;
	pin 7 = IOB_W27_1;
	pin 8 = IOB_W27_0;
	pin 9 = IOB_W25_1;
	pin 10 = IOB_W25_0;
	pin 11 = IOB_W22_1;
	pin 12 = IOB_W22_0;
	pin 13 = GND;
	pin 14 = GND;
	pin 15 = IOB_W20_1;
	pin 16 = IOB_W20_0;
	pin 17 = IOB_W18_1;
	pin 18 = IOB_W18_0;
	pin 19 = IOB_W17_1;
	pin 20 = IOB_W17_0;
	pin 21 = IOB_W16_1;
	pin 22 = IOB_W16_0;
	pin 23 = IOB_W12_1;
	pin 24 = IOB_W12_0;
	pin 25 = IOB_W11_1;
	pin 26 = IOB_W11_0;
	pin 27 = VCCINT;
	pin 28 = IOB_W6_1;
	pin 29 = IOB_W6_0;
	pin 30 = VCCIO3;
	pin 31 = IOB_W5_1;
	pin 32 = IOB_W5_0;
	pin 33 = IOB_W4_1;
	pin 34 = IOB_W4_0;
	pin 35 = NC;
	pin 36 = NC;
	pin 37 = IOB_S4_0;
	pin 38 = IOB_S4_1;
	pin 39 = IOB_S6_1;
	pin 40 = VCCINT;
	pin 41 = IOB_S7_1;
	pin 42 = IOB_S8_0;
	pin 43 = IOB_S11_1;
	pin 44 = IOB_S12_0;
	pin 45 = IOB_S12_1;
	pin 46 = VCCIO2;
	pin 47 = IOB_S15_1;
	pin 48 = IOB_S16_0;
	pin 49 = IOB_S16_1;
	pin 50 = NC;
	pin 51 = NC;
	pin 52 = IOB_S17_0;
	pin 53 = GNDPLL_S;
	pin 54 = VCCPLL_S;
	pin 55 = IOB_S22_1;
	pin 56 = IOB_S24_0;
	pin 57 = VCCIO2;
	pin 58 = NC;
	pin 59 = GND;
	pin 60 = IOB_S24_1;
	pin 61 = IOB_S25_0;
	pin 62 = IOB_S28_0;
	pin 63 = IOB_S29_0;
	pin 64 = IOB_S29_1;
	pin 65 = CDONE;
	pin 66 = CRESET_B;
	pin 67 = IOB_S30_0;
	pin 68 = IOB_S30_1;
	pin 69 = GND;
	pin 70 = IOB_S31_0;
	pin 71 = IOB_S31_1;
	pin 72 = VCCIO_SPI;
	pin 73 = IOB_E1_0;
	pin 74 = IOB_E1_1;
	pin 75 = IOB_E2_0;
	pin 76 = IOB_E2_1;
	pin 77 = TRST_B;
	pin 78 = IOB_E3_1;
	pin 79 = IOB_E4_0;
	pin 80 = IOB_E4_1;
	pin 81 = IOB_E5_0;
	pin 82 = IOB_E5_1;
	pin 83 = IOB_E6_0;
	pin 84 = IOB_E6_1;
	pin 85 = IOB_E10_1;
	pin 86 = GND;
	pin 87 = IOB_E14_1;
	pin 88 = IOB_E15_0;
	pin 89 = VCCIO1;
	pin 90 = IOB_E15_1;
	pin 91 = IOB_E16_0;
	pin 92 = VCCINT;
	pin 93 = IOB_E16_1;
	pin 94 = IOB_E17_0;
	pin 95 = IOB_E19_1;
	pin 96 = IOB_E20_1;
	pin 97 = IOB_E21_0;
	pin 98 = IOB_E21_1;
	pin 99 = IOB_E23_1;
	pin 100 = VCCIO1;
	pin 101 = IOB_E27_1;
	pin 102 = IOB_E28_0;
	pin 103 = GND;
	pin 104 = IOB_E29_1;
	pin 105 = IOB_E30_0;
	pin 106 = IOB_E30_1;
	pin 107 = IOB_E31_0;
	pin 108 = VPP_PUMP;
	pin 109 = VPP_DIRECT;
	pin 110 = IOB_N31_1;
	pin 111 = VCCINT;
	pin 112 = IOB_N31_0;
	pin 113 = IOB_N30_1;
	pin 114 = IOB_N30_0;
	pin 115 = IOB_N29_1;
	pin 116 = IOB_N29_0;
	pin 117 = IOB_N28_1;
	pin 118 = IOB_N27_0;
	pin 119 = IOB_N26_1;
	pin 120 = IOB_N26_0;
	pin 121 = IOB_N25_0;
	pin 122 = IOB_N20_1;
	pin 123 = VCCIO0;
	pin 124 = IOB_N20_0;
	pin 125 = IOB_N19_1;
	pin 126 = VCCPLL_N;
	pin 127 = GNDPLL_N;
	pin 128 = IOB_N17_0;
	pin 129 = IOB_N16_1;
	pin 130 = IOB_N11_1;
	pin 131 = VCCIO0;
	pin 132 = GND;
	pin 133 = NC;
	pin 134 = IOB_N8_1;
	pin 135 = IOB_N8_0;
	pin 136 = IOB_N7_1;
	pin 137 = IOB_N7_0;
	pin 138 = IOB_N6_1;
	pin 139 = IOB_N6_0;
	pin 140 = GND;
	pin 141 = IOB_N5_0;
	pin 142 = IOB_N4_1;
	pin 143 = IOB_N4_0;
	pin 144 = IOB_N3_1;
}

// iCE40HX8K-CB132R iCE40HX4K-CB132R
bond BOND49 {
	pin A1 = IOB_N2_0;
	pin A2 = IOB_N3_0;
	pin A3 = IOB_N3_1;
	pin A4 = IOB_N5_0;
	pin A5 = IOB_N10_1;
	pin A6 = IOB_N16_1;
	pin A7 = IOB_N17_0;
	pin A8 = VCCIO0;
	pin A9 = GND;
	pin A10 = IOB_N25_0;
	pin A11 = IOB_N26_0;
	pin A12 = IOB_N30_1;
	pin A13 = VPP_DIRECT;
	pin A14 = VPP_PUMP;
	pin B1 = IOB_W30_1;
	pin B14 = IOB_E28_0;
	pin C1 = IOB_W30_0;
	pin C3 = IOB_W27_1;
	pin C4 = IOB_N4_0;
	pin C5 = IOB_N8_1;
	pin C6 = IOB_N11_1;
	pin C7 = IOB_N14_1;
	pin C8 = IOB_N20_0;
	pin C9 = IOB_N20_1;
	pin C10 = IOB_N22_1;
	pin C11 = IOB_N28_1;
	pin C12 = IOB_N29_1;
	pin C14 = IOB_E24_1;
	pin D1 = IOB_W25_1;
	pin D3 = IOB_W27_0;
	pin D4 = IOB_W22_1;
	pin D5 = IOB_N9_0;
	pin D6 = IOB_N11_0;
	pin D7 = IOB_N13_1;
	pin D8 = IOB_N19_1;
	pin D9 = IOB_N21_1;
	pin D10 = IOB_N27_0;
	pin D11 = IOB_N26_1;
	pin D12 = IOB_E27_1;
	pin D14 = IOB_E23_1;
	pin E1 = IOB_W25_0;
	pin E3 = VCCIO3;
	pin E4 = IOB_W22_0;
	pin E11 = IOB_E20_1;
	pin E12 = IOB_E21_0;
	pin E14 = IOB_E21_1;
	pin F1 = GND;
	pin F3 = IOB_W21_0;
	pin F4 = IOB_W21_1;
	pin F6 = VCCIO0;
	pin F7 = GND;
	pin F8 = VCCINT;
	pin F9 = VCCIO1;
	pin F11 = IOB_E19_1;
	pin F12 = IOB_E15_0;
	pin F14 = IOB_E16_1;
	pin G1 = IOB_W17_0;
	pin G3 = IOB_W17_1;
	pin G4 = IOB_W20_0;
	pin G6 = VCCINT;
	pin G7 = GND;
	pin G8 = GND;
	pin G9 = GND;
	pin G11 = IOB_E14_1;
	pin G12 = IOB_E11_0;
	pin G14 = IOB_E17_0;
	pin H1 = IOB_W16_1;
	pin H3 = IOB_W16_0;
	pin H4 = IOB_W20_1;
	pin H6 = GND;
	pin H7 = GND;
	pin H8 = GND;
	pin H9 = VCCINT;
	pin H11 = IOB_E10_1;
	pin H12 = IOB_E6_1;
	pin H14 = VCCIO1;
	pin J1 = IOB_W18_0;
	pin J3 = IOB_W18_1;
	pin J4 = VCCINT;
	pin J6 = VCCIO3;
	pin J7 = VCCINT;
	pin J8 = GND;
	pin J9 = VCCIO2;
	pin J11 = IOB_E6_0;
	pin J12 = IOB_E5_1;
	pin J14 = GND;
	pin K1 = VCCIO3;
	pin K3 = IOB_W11_1;
	pin K4 = IOB_W11_0;
	pin K11 = IOB_E4_1;
	pin K12 = IOB_E4_0;
	pin K14 = IOB_E5_0;
	pin L1 = IOB_W6_1;
	pin L3 = GND;
	pin L4 = IOB_S12_0;
	pin L5 = IOB_S11_1;
	pin L6 = IOB_S15_0;
	pin L7 = IOB_S19_0;
	pin L8 = IOB_S20_1;
	pin L9 = IOB_S29_0;
	pin L10 = CRESET_B;
	pin L11 = VCCIO_SPI;
	pin L12 = IOB_E2_0;
	pin L14 = IOB_E3_1;
	pin M1 = IOB_W6_0;
	pin M3 = IOB_S8_0;
	pin M4 = IOB_S7_1;
	pin M5 = VCCIO2;
	pin M6 = IOB_S14_1;
	pin M7 = IOB_S15_1;
	pin M8 = IOB_S19_1;
	pin M9 = IOB_S22_1;
	pin M10 = CDONE;
	pin M11 = IOB_S30_0;
	pin M12 = IOB_E1_0;
	pin M14 = TRST_B;
	pin N1 = IOB_W4_1;
	pin N14 = IOB_E2_1;
	pin P1 = IOB_W4_0;
	pin P2 = IOB_S4_0;
	pin P3 = IOB_S5_1;
	pin P4 = IOB_S12_1;
	pin P5 = IOB_S13_0;
	pin P6 = GND;
	pin P7 = IOB_S16_1;
	pin P8 = IOB_S17_0;
	pin P9 = IOB_S21_1;
	pin P10 = IOB_S29_1;
	pin P11 = IOB_S30_1;
	pin P12 = IOB_S31_0;
	pin P13 = IOB_S31_1;
	pin P14 = IOB_E1_1;
}

// iCE40LP4K-CM225
bond BOND50 {
	pin A1 = IOB_N1_1;
	pin A2 = IOB_N3_1;
	pin A3 = VCCIO0;
	pin A4 = GND;
	pin A5 = IOB_N6_1;
	pin A6 = IOB_N11_0;
	pin A7 = IOB_N12_0;
	pin A8 = IOB_N17_1;
	pin A9 = IOB_N18_1;
	pin A10 = NC;
	pin A11 = IOB_N23_1;
	pin A12 = GND;
	pin A13 = VCCIO0;
	pin A14 = VCCINT;
	pin A15 = IOB_N31_0;
	pin B1 = NC;
	pin B2 = IOB_N2_1;
	pin B3 = IOB_N4_1;
	pin B4 = IOB_N5_1;
	pin B5 = IOB_N7_1;
	pin B6 = IOB_N10_0;
	pin B7 = IOB_N14_0;
	pin B8 = IOB_N19_1;
	pin B9 = IOB_N18_0;
	pin B10 = IOB_N22_0;
	pin B11 = IOB_N23_0;
	pin B12 = IOB_N25_1;
	pin B13 = IOB_N27_1;
	pin B14 = IOB_N31_1;
	pin B15 = IOB_E31_0;
	pin C1 = IOB_W28_0;
	pin C2 = NC;
	pin C3 = IOB_N2_0;
	pin C4 = IOB_N3_0;
	pin C5 = IOB_N5_0;
	pin C6 = IOB_N13_0;
	pin C7 = IOB_N11_1;
	pin C8 = IOB_N19_0;
	pin C9 = IOB_N17_0;
	pin C10 = IOB_N20_0;
	pin C11 = IOB_N24_1;
	pin C12 = IOB_N30_1;
	pin C13 = IOB_N30_0;
	pin C14 = IOB_E30_0;
	pin C15 = VCCIO1;
	pin D1 = IOB_W25_0;
	pin D2 = IOB_W24_1;
	pin D3 = IOB_W27_0;
	pin D4 = IOB_W30_0;
	pin D5 = IOB_N4_0;
	pin D6 = IOB_N9_0;
	pin D7 = IOB_N10_1;
	pin D8 = IOB_N16_1;
	pin D9 = IOB_N26_1;
	pin D10 = IOB_N25_0;
	pin D11 = IOB_N28_1;
	pin D12 = VPP_DIRECT;
	pin D13 = IOB_E27_1;
	pin D14 = IOB_E25_0;
	pin D15 = IOB_E27_0;
	pin E1 = VCCIO3;
	pin E2 = IOB_W24_0;
	pin E3 = IOB_W28_1;
	pin E4 = IOB_W30_1;
	pin E5 = IOB_W27_1;
	pin E6 = IOB_W25_1;
	pin E7 = GNDPLL_N;
	pin E8 = VCCPLL_N;
	pin E9 = IOB_N26_0;
	pin E10 = IOB_N27_0;
	pin E11 = IOB_N29_1;
	pin E12 = VPP_PUMP;
	pin E13 = IOB_E28_0;
	pin E14 = IOB_E24_0;
	pin E15 = GND;
	pin F1 = IOB_W20_0;
	pin F2 = IOB_W21_0;
	pin F3 = IOB_W21_1;
	pin F4 = IOB_W22_0;
	pin F5 = IOB_W22_1;
	pin F6 = VCCINT;
	pin F7 = IOB_N8_1;
	pin F8 = VCCIO0;
	pin F9 = IOB_N20_1;
	pin F10 = VCCINT;
	pin F11 = IOB_E24_1;
	pin F12 = IOB_E23_1;
	pin F13 = IOB_E23_0;
	pin F14 = IOB_E21_0;
	pin F15 = IOB_E22_0;
	pin G1 = NC;
	pin G2 = IOB_W20_1;
	pin G3 = NC;
	pin G4 = IOB_W17_0;
	pin G5 = IOB_W18_1;
	pin G6 = VCCIO3;
	pin G7 = GND;
	pin G8 = GND;
	pin G9 = GND;
	pin G10 = IOB_E20_1;
	pin G11 = IOB_E19_1;
	pin G12 = IOB_E21_1;
	pin G13 = IOB_E17_0;
	pin G14 = IOB_E20_0;
	pin G15 = IOB_E19_0;
	pin H1 = IOB_W16_0;
	pin H2 = IOB_W18_0;
	pin H3 = IOB_W14_1;
	pin H4 = IOB_W13_1;
	pin H5 = IOB_W16_1;
	pin H6 = IOB_W17_1;
	pin H7 = GND;
	pin H8 = GND;
	pin H9 = GND;
	pin H10 = VCCIO1;
	pin H11 = IOB_E14_1;
	pin H12 = IOB_E16_1;
	pin H13 = IOB_E15_1;
	pin H14 = IOB_E15_0;
	pin H15 = VCCINT;
	pin J1 = IOB_W13_0;
	pin J2 = IOB_W12_0;
	pin J3 = IOB_W14_0;
	pin J4 = IOB_W11_1;
	pin J5 = IOB_W12_1;
	pin J6 = VCCIO3;
	pin J7 = GND;
	pin J8 = GND;
	pin J9 = GND;
	pin J10 = IOB_E5_1;
	pin J11 = IOB_E10_1;
	pin J12 = IOB_E6_1;
	pin J13 = NC;
	pin J14 = IOB_E14_0;
	pin J15 = IOB_E13_0;
	pin K1 = IOB_W11_0;
	pin K2 = GND;
	pin K3 = NC;
	pin K4 = IOB_W4_0;
	pin K5 = IOB_W6_1;
	pin K6 = VCCINT;
	pin K7 = GND;
	pin K8 = VCCIO2;
	pin K9 = IOB_S20_1;
	pin K10 = VCCINT;
	pin K11 = IOB_S29_0;
	pin K12 = IOB_E4_1;
	pin K13 = IOB_E5_0;
	pin K14 = NC;
	pin K15 = IOB_E9_0;
	pin L1 = NC;
	pin L2 = VCCINT;
	pin L3 = IOB_W7_1;
	pin L4 = IOB_W3_0;
	pin L5 = IOB_S4_0;
	pin L6 = IOB_S7_0;
	pin L7 = IOB_S12_0;
	pin L8 = VCCPLL_S;
	pin L9 = IOB_S17_0;
	pin L10 = IOB_S21_1;
	pin L11 = IOB_S30_1;
	pin L12 = IOB_E3_1;
	pin L13 = IOB_E6_0;
	pin L14 = NC;
	pin L15 = GND;
	pin M1 = IOB_W7_0;
	pin M2 = IOB_W6_0;
	pin M3 = IOB_W5_0;
	pin M4 = IOB_W3_1;
	pin M5 = IOB_S6_0;
	pin M6 = IOB_S8_0;
	pin M7 = IOB_S13_1;
	pin M8 = IOB_S15_0;
	pin M9 = IOB_S19_1;
	pin M10 = CDONE;
	pin M11 = IOB_S30_0;
	pin M12 = IOB_S31_1;
	pin M13 = IOB_E4_0;
	pin M14 = NC;
	pin M15 = IOB_E3_0;
	pin N1 = VCCIO3;
	pin N2 = IOB_W5_1;
	pin N3 = IOB_S2_0;
	pin N4 = IOB_S3_0;
	pin N5 = IOB_S9_1;
	pin N6 = IOB_S12_1;
	pin N7 = IOB_S16_1;
	pin N8 = GNDPLL_S;
	pin N9 = IOB_S20_0;
	pin N10 = IOB_S22_1;
	pin N11 = CRESET_B;
	pin N12 = IOB_S31_0;
	pin N13 = VCCIO_SPI;
	pin N14 = TRST_B;
	pin N15 = VCCIO1;
	pin P1 = IOB_W4_1;
	pin P2 = IOB_S2_1;
	pin P3 = VCCIO2;
	pin P4 = IOB_S7_1;
	pin P5 = IOB_S10_1;
	pin P6 = IOB_S14_1;
	pin P7 = IOB_S17_1;
	pin P8 = IOB_S19_0;
	pin P9 = IOB_S22_0;
	pin P10 = IOB_S23_0;
	pin P11 = IOB_S25_0;
	pin P12 = IOB_S29_1;
	pin P13 = IOB_S27_0;
	pin P14 = IOB_E2_1;
	pin P15 = IOB_E1_1;
	pin R1 = IOB_S3_1;
	pin R2 = IOB_S4_1;
	pin R3 = IOB_S6_1;
	pin R4 = IOB_S8_1;
	pin R5 = IOB_S11_1;
	pin R6 = IOB_S15_1;
	pin R7 = GND;
	pin R8 = VCCINT;
	pin R9 = IOB_S21_0;
	pin R10 = IOB_S24_0;
	pin R11 = IOB_S26_0;
	pin R12 = IOB_S28_0;
	pin R13 = VCCIO2;
	pin R14 = IOB_E2_0;
	pin R15 = IOB_E1_0;
}

// iCE40LP384-CM81
bond BOND51 {
	pin A1 = IOB_N1_1;
	pin A2 = IOB_N2_1;
	pin A3 = IOB_N3_0;
	pin A4 = NC;
	pin A5 = VCCIO0;
	pin A6 = IOB_N5_0;
	pin A7 = IOB_N6_0;
	pin A8 = NC;
	pin A9 = IOB_E8_1;
	pin B1 = IOB_W7_0;
	pin B2 = IOB_W8_0;
	pin B3 = IOB_N1_0;
	pin B4 = NC;
	pin B5 = IOB_N4_1;
	pin B6 = IOB_N5_1;
	pin B7 = IOB_N6_1;
	pin B8 = NC;
	pin B9 = IOB_E8_0;
	pin C1 = IOB_W7_1;
	pin C2 = IOB_W8_1;
	pin C3 = NC;
	pin C4 = IOB_N4_0;
	pin C5 = IOB_N3_1;
	pin C6 = VCCIO1;
	pin C7 = VPP_DIRECT;
	pin C8 = VPP_PUMP;
	pin C9 = IOB_E7_1;
	pin D1 = IOB_W6_0;
	pin D2 = NC;
	pin D3 = IOB_W5_0;
	pin D4 = VCCINT;
	pin D5 = IOB_N2_0;
	pin D6 = IOB_E6_0;
	pin D7 = IOB_E5_1;
	pin D8 = IOB_E5_0;
	pin D9 = IOB_E7_0;
	pin E1 = IOB_W5_1;
	pin E2 = IOB_W3_1;
	pin E3 = IOB_W4_1;
	pin E4 = IOB_W6_1;
	pin E5 = NC;
	pin E6 = CDONE;
	pin E7 = IOB_E6_1;
	pin E8 = IOB_E4_1;
	pin E9 = VCCINT;
	pin F1 = IOB_W3_0;
	pin F2 = VCCINT;
	pin F3 = IOB_W4_0;
	pin F4 = GND;
	pin F5 = GND;
	pin F6 = GND;
	pin F7 = IOB_S6_1;
	pin F8 = IOB_E3_1;
	pin F9 = GND;
	pin G1 = IOB_W2_1;
	pin G2 = IOB_W1_0;
	pin G3 = IOB_W2_0;
	pin G4 = NC;
	pin G5 = IOB_S4_0;
	pin G6 = IOB_S5_0;
	pin G7 = IOB_S6_0;
	pin G8 = IOB_E4_0;
	pin G9 = IOB_E2_1;
	pin H1 = IOB_S1_0;
	pin H2 = IOB_W1_1;
	pin H3 = VCCIO3;
	pin H4 = IOB_S3_0;
	pin H5 = IOB_S4_1;
	pin H6 = CRESET_B;
	pin H7 = IOB_S5_1;
	pin H8 = VCCIO_SPI;
	pin H9 = IOB_E2_0;
	pin J1 = IOB_S1_1;
	pin J2 = IOB_S2_0;
	pin J3 = IOB_S2_1;
	pin J4 = NC;
	pin J5 = VCCIO2;
	pin J6 = IOB_S3_1;
	pin J7 = NC;
	pin J8 = IOB_E1_0;
	pin J9 = IOB_E1_1;
}

// iCE40LP384-CM49
bond BOND52 {
	pin A1 = IOB_W7_1;
	pin A2 = IOB_N2_1;
	pin A3 = IOB_N3_0;
	pin A4 = IOB_N4_1;
	pin A5 = IOB_N5_0;
	pin A6 = IOB_N6_0;
	pin A7 = IOB_N6_1;
	pin B1 = IOB_W7_0;
	pin B2 = IOB_W6_0;
	pin B3 = IOB_N2_0;
	pin B4 = IOB_N4_0;
	pin B5 = VCCIO0;
	pin B6 = VCCIO1;
	pin B7 = VPP_PUMP;
	pin C1 = IOB_W5_1;
	pin C2 = IOB_W6_1;
	pin C3 = VCCINT;
	pin C4 = IOB_N3_1;
	pin C5 = IOB_E6_1;
	pin C6 = IOB_E5_1;
	pin C7 = IOB_E6_0;
	pin D1 = IOB_W4_0;
	pin D2 = IOB_W5_0;
	pin D3 = IOB_W2_0;
	pin D4 = IOB_N5_1;
	pin D5 = CDONE;
	pin D6 = IOB_E4_1;
	pin D7 = IOB_E5_0;
	pin E1 = VCCINT;
	pin E2 = IOB_W4_1;
	pin E3 = GND;
	pin E4 = GND;
	pin E5 = GND;
	pin E6 = IOB_S6_1;
	pin E7 = IOB_E4_0;
	pin F1 = IOB_W2_1;
	pin F2 = IOB_W1_0;
	pin F3 = IOB_S3_1;
	pin F4 = IOB_S4_0;
	pin F5 = IOB_S5_0;
	pin F6 = IOB_S6_0;
	pin F7 = IOB_E3_1;
	pin G1 = IOB_W1_1;
	pin G2 = VCCIO2;
	pin G3 = IOB_S3_0;
	pin G4 = IOB_S4_1;
	pin G5 = CRESET_B;
	pin G6 = IOB_S5_1;
	pin G7 = VCCIO_SPI;
}

// iCE40LP384-CM36
bond BOND53 {
	pin A1 = IOB_W7_0;
	pin A2 = IOB_N2_1;
	pin A3 = IOB_N3_1;
	pin A4 = VCCIO0;
	pin A5 = VCCIO1;
	pin A6 = VPP_PUMP;
	pin B1 = IOB_W7_1;
	pin B2 = VCCINT;
	pin B3 = IOB_N4_0;
	pin B4 = IOB_E5_0;
	pin B5 = IOB_E5_1;
	pin B6 = IOB_E6_0;
	pin C1 = IOB_W5_0;
	pin C2 = IOB_W5_1;
	pin C3 = IOB_N2_0;
	pin C4 = CDONE;
	pin C5 = IOB_E4_1;
	pin C6 = IOB_E6_1;
	pin D1 = IOB_W4_1;
	pin D2 = GND;
	pin D3 = GND;
	pin D4 = GND;
	pin D5 = IOB_S6_1;
	pin D6 = IOB_E4_0;
	pin E1 = IOB_W4_0;
	pin E2 = IOB_S3_1;
	pin E3 = IOB_S4_0;
	pin E4 = IOB_S5_0;
	pin E5 = IOB_S6_0;
	pin E6 = IOB_E3_1;
	pin F1 = VCCIO2;
	pin F2 = IOB_S3_0;
	pin F3 = IOB_S4_1;
	pin F4 = CRESET_B;
	pin F5 = IOB_S5_1;
	pin F6 = VCCIO_SPI;
}

// iCE40LP384-QN32
bond BOND54 {
	pin 1 = IOB_W7_0;
	pin 2 = IOB_W7_1;
	pin 3 = GND;
	pin 4 = VCCIO3;
	pin 5 = IOB_W5_1;
	pin 6 = IOB_W5_0;
	pin 7 = IOB_W4_0;
	pin 8 = IOB_W4_1;
	pin 9 = VCCIO2;
	pin 10 = CRESET_B;
	pin 11 = CDONE;
	pin 12 = IOB_S5_0;
	pin 13 = IOB_S5_1;
	pin 14 = IOB_S6_1;
	pin 15 = IOB_S6_0;
	pin 16 = VCCIO_SPI;
	pin 17 = VCCIO1;
	pin 18 = IOB_E4_0;
	pin 19 = IOB_E4_1;
	pin 20 = IOB_E5_0;
	pin 21 = GND;
	pin 22 = IOB_E6_0;
	pin 23 = IOB_E6_1;
	pin 24 = VPP_PUMP;
	pin 25 = VCCINT;
	pin 26 = IOB_N6_0;
	pin 27 = IOB_N5_0;
	pin 28 = VCCIO0;
	pin 29 = IOB_N4_0;
	pin 30 = IOB_N3_1;
	pin 31 = IOB_N2_0;
	pin 32 = IOB_N2_1;
}

// iCE40LM4K-UMG225
bond BOND55 {
	pin A1 = IOB_N4_0;
	pin A2 = IOB_N17_0;
	pin A3 = VCCIO0;
	pin A4 = GND;
	pin A5 = IOB_N21_0;
	pin A6 = IOB_N5_0;
	pin A7 = IOB_N5_1;
	pin A8 = IOB_N13_1;
	pin A9 = IOB_N9_0;
	pin A10 = NC;
	pin A11 = NC;
	pin A12 = GND;
	pin A13 = VCCIO0;
	pin A14 = VCCINT;
	pin A15 = IOB_N19_0;
	pin B1 = IOB_N23_0;
	pin B2 = IOB_N18_0;
	pin B3 = IOB_N22_1;
	pin B4 = IOB_N21_1;
	pin B5 = IOB_N14_0;
	pin B6 = IOB_N7_0;
	pin B7 = NC;
	pin B8 = IOB_N8_0;
	pin B9 = IOB_N9_1;
	pin B10 = NC;
	pin B11 = NC;
	pin B12 = NC;
	pin B13 = NC;
	pin B14 = NC;
	pin B15 = NC;
	pin C1 = NC;
	pin C2 = IOB_N23_1;
	pin C3 = IOB_N4_1;
	pin C4 = IOB_N18_1;
	pin C5 = IOB_N22_0;
	pin C6 = IOB_N12_0;
	pin C7 = IOB_N6_0;
	pin C8 = IOB_N8_1;
	pin C9 = IOB_N13_0;
	pin C10 = NC;
	pin C11 = NC;
	pin C12 = NC;
	pin C13 = NC;
	pin C14 = NC;
	pin C15 = NC;
	pin D1 = NC;
	pin D2 = NC;
	pin D3 = IOB_N16_0;
	pin D4 = NC;
	pin D5 = IOB_N17_1;
	pin D6 = IOB_N7_1;
	pin D7 = IOB_N6_1;
	pin D8 = IOB_N12_1;
	pin D9 = NC;
	pin D10 = NC;
	pin D11 = NC;
	pin D12 = NC;
	pin D13 = NC;
	pin D14 = NC;
	pin D15 = NC;
	pin E1 = NC;
	pin E2 = NC;
	pin E3 = NC;
	pin E4 = NC;
	pin E5 = IOB_N16_1;
	pin E6 = NC;
	pin E7 = GNDPLL_N;
	pin E8 = VCCPLL_N;
	pin E9 = NC;
	pin E10 = NC;
	pin E11 = NC;
	pin E12 = NC;
	pin E13 = NC;
	pin E14 = NC;
	pin E15 = GND;
	pin F1 = NC;
	pin F2 = IOB_N15_1;
	pin F3 = IOB_N15_0;
	pin F4 = NC;
	pin F5 = NC;
	pin F6 = VCCINT;
	pin F7 = IOB_N14_1;
	pin F8 = VCCIO0;
	pin F9 = IOB_N19_1;
	pin F10 = VCCINT;
	pin F11 = NC;
	pin F12 = NC;
	pin F13 = NC;
	pin F14 = NC;
	pin F15 = NC;
	pin G1 = NC;
	pin G2 = NC;
	pin G3 = NC;
	pin G4 = NC;
	pin G5 = NC;
	pin G6 = NC;
	pin G7 = GND;
	pin G8 = GND;
	pin G9 = GND;
	pin G10 = NC;
	pin G11 = NC;
	pin G12 = NC;
	pin G13 = NC;
	pin G14 = NC;
	pin G15 = NC;
	pin H1 = NC;
	pin H2 = NC;
	pin H3 = NC;
	pin H4 = NC;
	pin H5 = NC;
	pin H6 = NC;
	pin H7 = GND;
	pin H8 = GND;
	pin H9 = GND;
	pin H10 = NC;
	pin H11 = NC;
	pin H12 = IOB_S19_0;
	pin H13 = NC;
	pin H14 = NC;
	pin H15 = VCCINT;
	pin J1 = NC;
	pin J2 = NC;
	pin J3 = NC;
	pin J4 = NC;
	pin J5 = NC;
	pin J6 = NC;
	pin J7 = GND;
	pin J8 = GND;
	pin J9 = GND;
	pin J10 = NC;
	pin J11 = NC;
	pin J12 = NC;
	pin J13 = NC;
	pin J14 = NC;
	pin J15 = NC;
	pin K1 = NC;
	pin K2 = GND;
	pin K3 = NC;
	pin K4 = NC;
	pin K5 = NC;
	pin K6 = VCCINT;
	pin K7 = GND;
	pin K8 = VCCIO2;
	pin K9 = NC;
	pin K10 = VCCINT;
	pin K11 = IOB_S22_0;
	pin K12 = NC;
	pin K13 = NC;
	pin K14 = NC;
	pin K15 = NC;
	pin L1 = NC;
	pin L2 = VCCINT;
	pin L3 = NC;
	pin L4 = NC;
	pin L5 = NC;
	pin L6 = IOB_S6_0;
	pin L7 = IOB_S10_1;
	pin L8 = VCCPLL_S;
	pin L9 = IOB_S13_0;
	pin L10 = NC;
	pin L11 = IOB_S23_1;
	pin L12 = NC;
	pin L13 = NC;
	pin L14 = NC;
	pin L15 = GND;
	pin M1 = NC;
	pin M2 = NC;
	pin M3 = NC;
	pin M4 = NC;
	pin M5 = IOB_S5_0;
	pin M6 = IOB_S7_0;
	pin M7 = IOB_S19_1;
	pin M8 = IOB_S14_0;
	pin M9 = NC;
	pin M10 = CDONE;
	pin M11 = IOB_S23_0;
	pin M12 = IOB_S24_1;
	pin M13 = NC;
	pin M14 = NC;
	pin M15 = NC;
	pin N1 = NC;
	pin N2 = NC;
	pin N3 = NC;
	pin N4 = NC;
	pin N5 = IOB_S8_0;
	pin N6 = IOB_S12_0;
	pin N7 = IOB_S12_1;
	pin N8 = GNDPLL_S;
	pin N9 = NC;
	pin N10 = NC;
	pin N11 = CRESET_B;
	pin N12 = IOB_S24_0;
	pin N13 = VCCIO_SPI;
	pin N14 = NC;
	pin N15 = NC;
	pin P1 = NC;
	pin P2 = NC;
	pin P3 = VCCIO2;
	pin P4 = IOB_S6_1;
	pin P5 = IOB_S8_1;
	pin P6 = IOB_S13_1;
	pin P7 = NC;
	pin P8 = IOB_S21_0;
	pin P9 = NC;
	pin P10 = NC;
	pin P11 = NC;
	pin P12 = IOB_S22_1;
	pin P13 = NC;
	pin P14 = NC;
	pin P15 = NC;
	pin R1 = NC;
	pin R2 = NC;
	pin R3 = IOB_S5_1;
	pin R4 = IOB_S7_1;
	pin R5 = IOB_S10_0;
	pin R6 = IOB_S21_1;
	pin R7 = GND;
	pin R8 = VCCINT;
	pin R9 = NC;
	pin R10 = NC;
	pin R11 = IOB_S14_1;
	pin R12 = NC;
	pin R13 = VCCIO2;
	pin R14 = NC;
	pin R15 = NC;
}

// iCE40LM4K-SWG25TR iCE40LM2K-SWG25TR iCE40LM1K-SWG25TR
bond BOND56 {
	pin A1 = IOB_N22_1;
	pin A2 = VCCIO0;
	pin A3 = IOB_N13_0_IOB_N13_1_IOB_N15_1;
	pin A4 = IOB_N12_1_IOB_N9_1_IOB_N12_0;
	pin A5 = IOB_N5_1;
	pin B1 = IOB_N21_1;
	pin B2 = GND;
	pin B3 = CRESET_B;
	pin B4 = VCCINT;
	pin B5 = IOB_N6_0_IOB_N6_1_IOB_N7_0;
	pin C1 = IOB_S23_1;
	pin C2 = IOB_N19_1;
	pin C3 = CDONE;
	pin C4 = IOB_S13_0;
	pin C5 = IOB_S7_1;
	pin D1 = IOB_S24_0;
	pin D2 = IOB_S23_0;
	pin D3 = IOB_S19_0;
	pin D4 = GND;
	pin D5 = IOB_S6_1;
	pin E1 = IOB_S24_1;
	pin E2 = VCCIO2;
	pin E3 = IOB_S12_1;
	pin E4 = IOB_S7_0;
	pin E5 = IOB_S6_0;
}

// iCE40LM4K-CM36 iCE40LM2K-CM36 iCE40LM1K-CM36
bond BOND57 {
	pin A1 = IOB_N5_1;
	pin A2 = IOB_N7_1;
	pin A3 = IOB_N9_1_IOB_N8_1_IOB_N9_0;
	pin A4 = IOB_N16_1_IOB_N14_1_IOB_N15_1;
	pin A5 = IOB_N19_1_IOB_N17_1_IOB_N18_1;
	pin A6 = IOB_N22_1;
	pin B1 = IOB_N4_1;
	pin B2 = IOB_N6_0;
	pin B3 = IOB_N12_1;
	pin B4 = IOB_N13_0;
	pin B5 = IOB_N21_1;
	pin B6 = IOB_N23_1;
	pin C1 = IOB_S7_1;
	pin C2 = VCCIO0;
	pin C3 = GND;
	pin C4 = VCCINT;
	pin C5 = IOB_N23_0;
	pin C6 = IOB_S23_0;
	pin D1 = IOB_S6_1;
	pin D2 = VCCPLL_S;
	pin D3 = VCCIO2;
	pin D4 = GND;
	pin D5 = CRESET_B;
	pin D6 = IOB_S24_0;
	pin E1 = IOB_S7_0;
	pin E2 = IOB_S13_0;
	pin E3 = IOB_S14_1;
	pin E4 = CDONE;
	pin E5 = IOB_S22_1;
	pin E6 = IOB_S24_1;
	pin F1 = IOB_S6_0;
	pin F2 = IOB_S10_0;
	pin F3 = IOB_S12_1;
	pin F4 = IOB_S19_0;
	pin F5 = IOB_S22_0;
	pin F6 = IOB_S23_1;
}

// iCE40LM4K-CM49 iCE40LM2K-CM49 iCE40LM1K-CM49
bond BOND58 {
	pin A1 = IOB_N5_1;
	pin A2 = IOB_N6_0_IOB_N6_1_IOB_N7_0;
	pin A3 = IOB_N12_1_IOB_N9_1_IOB_N12_0;
	pin A4 = IOB_N13_0_IOB_N13_1_IOB_N15_1;
	pin A5 = IOB_N17_1;
	pin A6 = IOB_N19_1;
	pin A7 = IOB_N22_1;
	pin B1 = IOB_N4_1;
	pin B2 = IOB_N7_1;
	pin B3 = VCCINT;
	pin B4 = IOB_N15_0;
	pin B5 = VCCIO0;
	pin B6 = IOB_N18_0;
	pin B7 = IOB_N23_1;
	pin C1 = IOB_N4_0;
	pin C2 = GND;
	pin C3 = IOB_N9_0;
	pin C4 = IOB_N19_0;
	pin C5 = GND;
	pin C6 = IOB_N21_1;
	pin C7 = IOB_N23_0;
	pin D1 = IOB_S7_1;
	pin D2 = IOB_S6_1;
	pin D3 = IOB_S10_0;
	pin D4 = GND;
	pin D5 = VCCINT;
	pin D6 = IOB_S19_1;
	pin D7 = IOB_S21_0;
	pin E1 = IOB_S6_0;
	pin E2 = IOB_S12_1;
	pin E3 = IOB_S7_0;
	pin E4 = IOB_S12_0;
	pin E5 = IOB_S19_0;
	pin E6 = IOB_S24_1;
	pin E7 = IOB_S22_0;
	pin F1 = VCCPLL_S;
	pin F2 = IOB_S8_1;
	pin F3 = IOB_S8_0;
	pin F4 = IOB_S13_1;
	pin F5 = IOB_S23_0;
	pin F6 = IOB_S24_0;
	pin F7 = IOB_S21_1;
	pin G1 = GNDPLL_S;
	pin G2 = VCCIO2;
	pin G3 = IOB_S13_0;
	pin G4 = CDONE;
	pin G5 = CRESET_B;
	pin G6 = IOB_S23_1;
	pin G7 = VCCIO_SPI;
}

// iCE40LM4K-FC36
bond BOND59 {
	pin A1 = IOB_N22_1;
	pin A2 = IOB_N19_1;
	pin A3 = IOB_N16_1;
	pin A4 = IOB_N9_1;
	pin A5 = IOB_N7_1;
	pin A6 = IOB_N5_1;
	pin B1 = IOB_N23_1;
	pin B2 = IOB_N21_1;
	pin B3 = IOB_N13_0;
	pin B4 = IOB_N12_1;
	pin B5 = IOB_N6_0;
	pin B6 = IOB_N4_1;
	pin C1 = IOB_S23_0;
	pin C2 = IOB_N23_0;
	pin C3 = VCCINT;
	pin C4 = GND;
	pin C5 = VCCIO0;
	pin C6 = IOB_S7_1;
	pin D1 = IOB_S24_0;
	pin D2 = CRESET_B;
	pin D3 = GND;
	pin D4 = VCCIO2;
	pin D5 = VCCPLL_S;
	pin D6 = IOB_S6_1;
	pin E1 = IOB_S24_1;
	pin E2 = IOB_S22_1;
	pin E3 = CDONE;
	pin E4 = IOB_S14_1;
	pin E5 = IOB_S13_0;
	pin E6 = IOB_S7_0;
	pin F1 = IOB_S23_1;
	pin F2 = IOB_S22_0;
	pin F3 = IOB_S19_0;
	pin F4 = IOB_S12_1;
	pin F5 = IOB_S10_0;
	pin F6 = IOB_S6_0;
}

// iCE5LP4K-DI iCE5LP2K-DI iCE5LP1K-DI
bond BOND60 {
	pin 0 = GND;
	pin 1 = GND;
	pin 2 = IOB_S5_0;
	pin 3 = IOB_S5_1;
	pin 4 = IOB_S6_0;
	pin 5 = IOB_S6_1;
	pin 6 = IOB_S7_0;
	pin 7 = IOB_S7_1;
	pin 8 = VCCIO2;
	pin 9 = VCCIO2;
	pin 10 = IOB_S8_0;
	pin 11 = IOB_S8_1;
	pin 12 = IOB_S9_0;
	pin 13 = IOB_S9_1;
	pin 14 = VPP_DIRECT;
	pin 15 = VPP_DIRECT;
	pin 16 = VCCIO_SPI;
	pin 17 = IOB_S12_0;
	pin 18 = IOB_S12_1;
	pin 19 = VCCINT;
	pin 20 = VCCINT;
	pin 21 = VCCIO_SPI;
	pin 22 = IOB_S13_0;
	pin 23 = IOB_S13_1;
	pin 24 = IOB_S14_0;
	pin 25 = IOB_S14_1;
	pin 26 = CDONE;
	pin 27 = CRESET_B;
	pin 28 = VCCIO_SPI;
	pin 29 = VCCIO_SPI;
	pin 30 = IOB_S15_0;
	pin 31 = IOB_S15_1;
	pin 32 = IOB_S16_0;
	pin 33 = IOB_S16_1;
	pin 34 = IOB_S17_0;
	pin 35 = IOB_S17_1;
	pin 36 = VCCINT;
	pin 37 = VCCINT;
	pin 38 = IOB_S18_0;
	pin 39 = IOB_S18_1;
	pin 40 = IOB_S19_0;
	pin 41 = IOB_S19_1;
	pin 42 = GND;
	pin 43 = GND;
	pin 44 = IOB_S20_0;
	pin 45 = IOB_S20_1;
	pin 46 = IOB_S21_0;
	pin 47 = IOB_S21_1;
	pin 48 = IOB_S22_0;
	pin 49 = IOB_S22_1;
	pin 50 = GND;
	pin 51 = GND;
	pin 52 = IOB_S23_0;
	pin 53 = IOB_S23_1;
	pin 54 = IOB_S24_0;
	pin 55 = IOB_S24_1;
	pin 56 = VCCIO_SPI;
	pin 57 = GNDLED;
	pin 60 = GNDLED;
	pin 61 = GNDLED;
	pin 62 = GNDLED;
	pin 64 = GNDLED;
	pin 65 = GNDLED;
	pin 66 = GNDLED;
	pin 68 = POR_TEST;
	pin 69 = VPP_DIRECT;
	pin 70 = IOB_N21_0;
	pin 71 = IOB_N19_1;
	pin 72 = IOB_N19_0;
	pin 73 = GND;
	pin 74 = GND;
	pin 75 = IOB_N18_1;
	pin 76 = IOB_N18_0;
	pin 77 = IOB_N17_1;
	pin 78 = IOB_N17_0;
	pin 79 = VCCPLL_N;
	pin 80 = GNDPLL_N;
	pin 81 = VCCIO0;
	pin 82 = VCCINT;
	pin 83 = IOB_N16_1;
	pin 84 = IOB_N16_0;
	pin 85 = VCCIO0;
	pin 86 = VCCIO0;
	pin 87 = IOB_N13_1;
	pin 88 = IOB_N13_0;
	pin 89 = IOB_N12_1;
	pin 90 = IOB_N12_0;
	pin 91 = VCCINT;
	pin 92 = VCCINT;
	pin 93 = IOB_N9_1;
	pin 94 = IOB_N9_0;
	pin 95 = GND;
	pin 96 = GND;
	pin 97 = IOB_N8_1;
	pin 98 = IOB_N8_0;
	pin 99 = GND;
	pin 100 = IOB_N6_0;
	pin 101 = IOB_N5_0;
	pin 102 = IOB_N4_0;
	pin 103 = GND;
}

// iCE5LP4K-SWG30 iCE5LP2K-SWG30 iCE5LP1K-SWG30
bond BOND61 {
	pin A1 = IOB_N21_0;
	pin A2 = GNDLED;
	pin A3 = GND;
	pin A4 = VCCIO0;
	pin A5 = VCCINT;
	pin A6 = IOB_N5_0;
	pin B1 = IOB_S23_1;
	pin B2 = VCCIO_SPI;
	pin B3 = IOB_S19_1;
	pin B4 = IOB_N12_1;
	pin B5 = GND;
	pin B6 = IOB_N6_0;
	pin C1 = IOB_S20_1;
	pin C2 = IOB_S12_1;
	pin C3 = IOB_S15_0;
	pin C4 = VCCIO2;
	pin C5 = IOB_S6_1;
	pin C6 = IOB_N4_0;
	pin D1 = IOB_S24_0;
	pin D2 = IOB_S20_0;
	pin D3 = CRESET_B;
	pin D4 = IOB_S8_1;
	pin D5 = IOB_S7_1;
	pin D6 = IOB_S7_0;
	pin E1 = IOB_S24_1;
	pin E2 = IOB_S23_0;
	pin E3 = IOB_S17_0;
	pin E4 = IOB_S13_0_CDONE;
	pin E5 = IOB_S8_0;
	pin E6 = IOB_S6_0;
}

// iCE5LP4K-SWG36 iCE5LP2K-SWG36 iCE5LP1K-SWG36
bond BOND62 {
	pin A1 = GNDLED;
	pin A2 = IOB_N21_0;
	pin A3 = GND;
	pin A4 = VCCIO0;
	pin A5 = VCCINT;
	pin A6 = IOB_N6_0;
	pin B1 = IOB_S20_0;
	pin B2 = IOB_S22_1;
	pin B3 = VCCPLL_N;
	pin B4 = IOB_S12_0;
	pin B5 = IOB_N12_1;
	pin B6 = IOB_N5_0;
	pin C1 = IOB_S22_0;
	pin C2 = IOB_S19_1;
	pin C3 = VCCIO_SPI;
	pin C4 = VCCIO2;
	pin C5 = GND;
	pin C6 = IOB_N4_0;
	pin D1 = IOB_S23_1;
	pin D2 = IOB_S20_1;
	pin D3 = CRESET_B;
	pin D4 = VPP_DIRECT;
	pin D5 = IOB_S7_1;
	pin D6 = IOB_S7_0;
	pin E1 = IOB_S24_0;
	pin E2 = IOB_S21_1;
	pin E3 = IOB_S17_0;
	pin E4 = IOB_S13_0_CDONE;
	pin E5 = IOB_S8_1;
	pin E6 = IOB_S6_1;
	pin F1 = IOB_S24_1;
	pin F2 = IOB_S23_0;
	pin F3 = IOB_S15_0;
	pin F4 = IOB_S12_1;
	pin F5 = IOB_S8_0;
	pin F6 = IOB_S6_0;
}

// iCE5LP4K-CM225
bond BOND63 {
	pin A1 = NC;
	pin A2 = NC;
	pin A3 = VCCIO0;
	pin A4 = GND;
	pin A5 = IOB_S13_1;
	pin A6 = IOB_S19_0;
	pin A7 = IOB_N12_1;
	pin A8 = IOB_N16_1;
	pin A9 = IOB_N17_0;
	pin A10 = NC;
	pin A11 = NC;
	pin A12 = GND;
	pin A13 = VCCIO0;
	pin A14 = VCCINT;
	pin A15 = IOB_S8_0;
	pin B1 = IOB_N13_0;
	pin B2 = NC;
	pin B3 = IOB_N19_1;
	pin B4 = IOB_N19_0;
	pin B5 = IOB_N12_0;
	pin B6 = POR_TEST;
	pin B7 = NC;
	pin B8 = IOB_S16_1;
	pin B9 = IOB_N17_1;
	pin B10 = NC;
	pin B11 = NC;
	pin B12 = NC;
	pin B13 = NC;
	pin B14 = NC;
	pin B15 = NC;
	pin C1 = NC;
	pin C2 = IOB_N13_1;
	pin C3 = NC;
	pin C4 = NC;
	pin C5 = IOB_N5_0;
	pin C6 = IOB_N9_0;
	pin C7 = NC;
	pin C8 = IOB_S16_0;
	pin C9 = IOB_N16_0;
	pin C10 = NC;
	pin C11 = NC;
	pin C12 = NC;
	pin C13 = NC;
	pin C14 = NC;
	pin C15 = NC;
	pin D1 = NC;
	pin D2 = NC;
	pin D3 = IOB_S15_1;
	pin D4 = NC;
	pin D5 = NC;
	pin D6 = IOB_N8_1;
	pin D7 = IOB_N8_0;
	pin D8 = IOB_S19_1;
	pin D9 = NC;
	pin D10 = NC;
	pin D11 = NC;
	pin D12 = VPP_DIRECT;
	pin D13 = NC;
	pin D14 = NC;
	pin D15 = NC;
	pin E1 = VCCIO_SPI;
	pin E2 = NC;
	pin E3 = NC;
	pin E4 = NC;
	pin E5 = IOB_S15_0;
	pin E6 = NC;
	pin E7 = GNDPLL_N;
	pin E8 = VCCPLL_N;
	pin E9 = NC;
	pin E10 = NC;
	pin E11 = NC;
	pin E12 = VPP_DIRECT;
	pin E13 = NC;
	pin E14 = NC;
	pin E15 = GND;
	pin F1 = NC;
	pin F2 = IOB_N18_1;
	pin F3 = IOB_N18_0;
	pin F4 = NC;
	pin F5 = NC;
	pin F6 = VCCINT;
	pin F7 = IOB_N4_0;
	pin F8 = VCCIO0;
	pin F9 = IOB_N9_1;
	pin F10 = VCCINT;
	pin F11 = NC;
	pin F12 = NC;
	pin F13 = NC;
	pin F14 = NC;
	pin F15 = NC;
	pin G1 = NC;
	pin G2 = NC;
	pin G3 = NC;
	pin G4 = NC;
	pin G5 = NC;
	pin G6 = VCCIO_SPI;
	pin G7 = GND;
	pin G8 = GND;
	pin G9 = GND;
	pin G10 = NC;
	pin G11 = NC;
	pin G12 = NC;
	pin G13 = NC;
	pin G14 = NC;
	pin G15 = NC;
	pin H1 = NC;
	pin H2 = NC;
	pin H3 = IOB_S20_1;
	pin H4 = IOB_S13_0;
	pin H5 = NC;
	pin H6 = NC;
	pin H7 = GND;
	pin H8 = GND;
	pin H9 = GND;
	pin H10 = NC;
	pin H11 = NC;
	pin H12 = IOB_S20_0;
	pin H13 = NC;
	pin H14 = NC;
	pin H15 = VCCINT;
	pin J1 = IOB_S14_1;
	pin J2 = NC;
	pin J3 = NC;
	pin J4 = NC;
	pin J5 = NC;
	pin J6 = VCCIO_SPI;
	pin J7 = GND;
	pin J8 = GND;
	pin J9 = GND;
	pin J10 = NC;
	pin J11 = IOB_S17_0;
	pin J12 = NC;
	pin J13 = IOB_S17_1;
	pin J14 = NC;
	pin J15 = NC;
	pin K1 = NC;
	pin K2 = GNDLED;
	pin K3 = NC;
	pin K4 = NC;
	pin K5 = NC;
	pin K6 = VCCINT;
	pin K7 = GNDLED;
	pin K8 = VCCIO2;
	pin K9 = NC;
	pin K10 = VCCINT;
	pin K11 = NC;
	pin K12 = NC;
	pin K13 = IOB_S18_0;
	pin K14 = NC;
	pin K15 = IOB_S18_1;
	pin L1 = NC;
	pin L2 = VCCINT;
	pin L3 = NC;
	pin L4 = NC;
	pin L5 = NC;
	pin L6 = IOB_S6_1;
	pin L7 = IOB_N6_0;
	pin L8 = NC;
	pin L9 = IOB_S22_0;
	pin L10 = NC;
	pin L11 = IOB_S23_1;
	pin L12 = NC;
	pin L13 = NC;
	pin L14 = NC;
	pin L15 = NC;
	pin M1 = NC;
	pin M2 = NC;
	pin M3 = NC;
	pin M4 = NC;
	pin M5 = IOB_S21_0;
	pin M6 = IOB_S7_0;
	pin M7 = IOB_S5_0;
	pin M8 = IOB_N21_0;
	pin M9 = NC;
	pin M10 = CDONE;
	pin M11 = IOB_S23_0;
	pin M12 = IOB_S24_1;
	pin M13 = NC;
	pin M14 = NC;
	pin M15 = NC;
	pin N1 = VCCIO_SPI;
	pin N2 = NC;
	pin N3 = NC;
	pin N4 = NC;
	pin N5 = IOB_S8_1;
	pin N6 = IOB_S9_0;
	pin N7 = IOB_S9_1;
	pin N8 = NC;
	pin N9 = NC;
	pin N10 = NC;
	pin N11 = CRESET_B;
	pin N12 = IOB_S24_0;
	pin N13 = NC;
	pin N14 = NC;
	pin N15 = NC;
	pin P1 = NC;
	pin P2 = NC;
	pin P3 = VCCIO2;
	pin P4 = IOB_S6_0;
	pin P5 = IOB_S12_0;
	pin P6 = IOB_S12_1;
	pin P7 = NC;
	pin P8 = IOB_S22_1;
	pin P9 = NC;
	pin P10 = NC;
	pin P11 = NC;
	pin P12 = NC;
	pin P13 = NC;
	pin P14 = NC;
	pin P15 = NC;
	pin R1 = NC;
	pin R2 = NC;
	pin R3 = IOB_S5_1;
	pin R4 = IOB_S7_1;
	pin R5 = IOB_S14_0;
	pin R6 = IOB_S21_1;
	pin R7 = NC;
	pin R8 = VCCINT;
	pin R9 = NC;
	pin R10 = NC;
	pin R11 = NC;
	pin R12 = NC;
	pin R13 = VCCIO2;
	pin R14 = NC;
	pin R15 = NC;
}

// iCE5LP4K-CM36 iCE5LP2K-CM36 iCE5LP1K-CM36
bond BOND64 {
	pin A1 = IOB_N6_0;
	pin A2 = IOB_N4_0;
	pin A3 = IOB_N18_1;
	pin A4 = IOB_N16_1;
	pin A5 = IOB_N9_1;
	pin A6 = IOB_N21_0;
	pin B1 = IOB_N5_0;
	pin B2 = IOB_N19_1;
	pin B3 = VCCIO0;
	pin B4 = VPP_DIRECT;
	pin B5 = IOB_N8_1;
	pin B6 = IOB_N12_1;
	pin C1 = IOB_S6_0;
	pin C2 = IOB_N19_0;
	pin C3 = GND;
	pin C4 = GND;
	pin C5 = GNDLED;
	pin C6 = IOB_N13_0;
	pin D1 = IOB_S5_1;
	pin D2 = IOB_S6_1;
	pin D3 = VCCINT;
	pin D4 = VCCPLL_N;
	pin D5 = IOB_S9_1;
	pin D6 = IOB_S5_0;
	pin E1 = IOB_S7_1;
	pin E2 = IOB_S8_1;
	pin E3 = VCCIO2;
	pin E4 = VCCIO_SPI;
	pin E5 = IOB_S23_1;
	pin E6 = IOB_S24_0;
	pin F1 = IOB_S7_0;
	pin F2 = IOB_S9_0;
	pin F3 = IOB_S8_0;
	pin F4 = CRESET_B;
	pin F5 = IOB_S24_1;
	pin F6 = IOB_S23_0;
}

// iCE5LP4K-SG48 iCE5LP2K-SG48 iCE5LP1K-SG48
bond BOND65 {
	pin 1 = VCCIO2;
	pin 2 = IOB_S8_0;
	pin 3 = IOB_S9_1;
	pin 4 = IOB_S9_0;
	pin 5 = VCCINT;
	pin 6 = IOB_S13_1;
	pin 7 = CDONE;
	pin 8 = CRESET_B;
	pin 9 = IOB_S15_0;
	pin 10 = IOB_S16_0;
	pin 11 = IOB_S17_0;
	pin 12 = IOB_S18_0;
	pin 13 = IOB_S19_0;
	pin 14 = IOB_S23_0;
	pin 15 = IOB_S24_0;
	pin 16 = IOB_S24_1;
	pin 17 = IOB_S23_1;
	pin 18 = IOB_S22_1;
	pin 19 = IOB_S21_1;
	pin 20 = IOB_S19_1;
	pin 21 = IOB_S18_1;
	pin 22 = VCCIO_SPI;
	pin 23 = IOB_N19_0;
	pin 24 = VPP_DIRECT;
	pin 25 = IOB_N19_1;
	pin 26 = IOB_N18_0;
	pin 27 = IOB_N18_1;
	pin 28 = IOB_N17_0;
	pin 29 = VCCPLL_N;
	pin 30 = VCCINT;
	pin 31 = IOB_N16_1;
	pin 32 = IOB_N16_0;
	pin 33 = VCCIO0;
	pin 34 = IOB_N13_1;
	pin 35 = IOB_N12_1;
	pin 36 = IOB_N9_1;
	pin 37 = IOB_N13_0;
	pin 38 = IOB_N8_1;
	pin 39 = IOB_N6_0;
	pin 40 = IOB_N5_0;
	pin 41 = IOB_N4_0;
	pin 42 = IOB_N8_0;
	pin 43 = IOB_N9_0;
	pin 44 = IOB_S6_1;
	pin 45 = IOB_S7_1;
	pin 46 = IOB_S5_0;
	pin 47 = IOB_S6_0;
	pin 48 = IOB_S7_0;
}

// iCE5LP4K-UWG20
bond BOND66 {
	pin A1 = IOB_N21_0;
	pin A2 = GNDLED;
	pin A3 = VCCINT;
	pin A4 = IOB_N13_0;
	pin A5 = IOB_N6_0;
	pin B1 = IOB_S23_1;
	pin B2 = GND;
	pin B3 = VCCIO0;
	pin B4 = VCCIO2;
	pin B5 = IOB_N5_0;
	pin C1 = IOB_S24_1;
	pin C2 = IOB_S23_0;
	pin C3 = IOB_S13_0_CDONE;
	pin C4 = VPP_DIRECT;
	pin C5 = IOB_N4_0;
	pin D1 = IOB_S24_0;
	pin D2 = IOB_S19_1;
	pin D3 = CRESET_B;
	pin D4 = IOB_S12_1;
	pin D5 = GND;
}

// iCE40UP5K-DI iCE40UP3K-DI
bond BOND67 {
	pin 0 = GND;
	pin 1 = GND;
	pin 2 = IOB_S5_0;
	pin 3 = IOB_S5_1;
	pin 4 = IOB_S6_0;
	pin 5 = IOB_S6_1;
	pin 6 = IOB_S7_0;
	pin 7 = IOB_S7_1;
	pin 8 = VCCIO2;
	pin 9 = VCCIO2;
	pin 10 = IOB_S8_0;
	pin 11 = IOB_S8_1;
	pin 12 = IOB_S9_0;
	pin 13 = IOB_S9_1;
	pin 14 = VPP_DIRECT;
	pin 15 = VPP_DIRECT;
	pin 16 = VCCIO_SPI;
	pin 17 = IOB_S12_0;
	pin 18 = IOB_S12_1;
	pin 19 = VCCINT;
	pin 20 = VCCINT;
	pin 21 = VCCIO_SPI;
	pin 22 = IOB_S13_0;
	pin 23 = IOB_S13_1;
	pin 24 = IOB_S14_0;
	pin 25 = IOB_S14_1;
	pin 26 = CDONE;
	pin 27 = CRESET_B;
	pin 28 = VCCIO_SPI;
	pin 29 = VCCIO_SPI;
	pin 30 = IOB_S15_0;
	pin 31 = IOB_S15_1;
	pin 32 = IOB_S16_0;
	pin 33 = IOB_S16_1;
	pin 34 = IOB_S17_0;
	pin 35 = IOB_S17_1;
	pin 36 = VCCINT;
	pin 37 = VCCINT;
	pin 38 = IOB_S18_0;
	pin 39 = IOB_S18_1;
	pin 40 = IOB_S19_0;
	pin 41 = IOB_S19_1;
	pin 42 = GND;
	pin 43 = GND;
	pin 44 = IOB_S20_0;
	pin 45 = IOB_S20_1;
	pin 46 = IOB_S21_0;
	pin 47 = IOB_S21_1;
	pin 48 = IOB_S22_0;
	pin 49 = IOB_S22_1;
	pin 50 = GND;
	pin 51 = GND;
	pin 52 = IOB_S23_0;
	pin 53 = IOB_S23_1;
	pin 54 = IOB_S24_0;
	pin 55 = IOB_S24_1;
	pin 56 = VCCIO_SPI;
	pin 57 = POR_TEST;
	pin 58 = VPP_DIRECT;
	pin 59 = IOB_N21_0;
	pin 60 = IOB_N19_1;
	pin 61 = IOB_N19_0;
	pin 62 = GND;
	pin 63 = GND;
	pin 64 = IOB_N18_1;
	pin 65 = IOB_N18_0;
	pin 66 = IOB_N17_1;
	pin 67 = IOB_N17_0;
	pin 68 = VCCPLL_N;
	pin 69 = GNDPLL_N;
	pin 70 = VCCIO0;
	pin 71 = VCCINT;
	pin 72 = IOB_N16_1;
	pin 73 = IOB_N16_0;
	pin 74 = VCCIO0;
	pin 75 = VCCIO0;
	pin 76 = IOB_N13_1;
	pin 77 = IOB_N13_0;
	pin 78 = IOB_N12_1;
	pin 79 = IOB_N12_0;
	pin 80 = VCCINT;
	pin 81 = VCCINT;
	pin 82 = IOB_N9_1;
	pin 83 = IOB_N9_0;
	pin 84 = GND;
	pin 85 = GND;
	pin 86 = IOB_N8_1;
	pin 87 = IOB_N8_0;
	pin 88 = GND;
	pin 89 = IOB_N4_0;
	pin 90 = IOB_N5_0;
	pin 91 = IOB_N6_0;
	pin 92 = GND;
}

// iCE40UP5K-CM225
bond BOND68 {
	pin A1 = NC;
	pin A2 = NC;
	pin A3 = VCCIO0;
	pin A4 = GND;
	pin A5 = IOB_S13_0;
	pin A6 = IOB_S19_0;
	pin A7 = IOB_N12_1;
	pin A8 = IOB_N16_1;
	pin A9 = IOB_N17_0;
	pin A10 = NC;
	pin A11 = NC;
	pin A12 = GND;
	pin A13 = VCCIO0;
	pin A14 = VCCINT;
	pin A15 = IOB_S8_0;
	pin B1 = IOB_N13_0;
	pin B2 = NC;
	pin B3 = IOB_N19_1;
	pin B4 = IOB_N19_0;
	pin B5 = IOB_N12_0;
	pin B6 = POR_TEST;
	pin B7 = NC;
	pin B8 = IOB_S16_1;
	pin B9 = IOB_N17_1;
	pin B10 = NC;
	pin B11 = NC;
	pin B12 = NC;
	pin B13 = NC;
	pin B14 = NC;
	pin B15 = NC;
	pin C1 = NC;
	pin C2 = IOB_N13_1;
	pin C3 = NC;
	pin C4 = NC;
	pin C5 = IOB_N5_0;
	pin C6 = IOB_N9_0;
	pin C7 = NC;
	pin C8 = IOB_S16_0;
	pin C9 = IOB_N16_0;
	pin C10 = NC;
	pin C11 = NC;
	pin C12 = NC;
	pin C13 = NC;
	pin C14 = NC;
	pin C15 = NC;
	pin D1 = NC;
	pin D2 = NC;
	pin D3 = IOB_S15_1;
	pin D4 = NC;
	pin D5 = NC;
	pin D6 = IOB_N8_1;
	pin D7 = IOB_N8_0;
	pin D8 = IOB_S19_1;
	pin D9 = NC;
	pin D10 = NC;
	pin D11 = NC;
	pin D12 = VPP_DIRECT;
	pin D13 = NC;
	pin D14 = NC;
	pin D15 = NC;
	pin E1 = VCCIO_SPI;
	pin E2 = NC;
	pin E3 = NC;
	pin E4 = NC;
	pin E5 = IOB_S15_0;
	pin E6 = NC;
	pin E7 = GNDPLL_N;
	pin E8 = VCCPLL_N;
	pin E9 = NC;
	pin E10 = NC;
	pin E11 = NC;
	pin E12 = VPP_DIRECT;
	pin E13 = NC;
	pin E14 = NC;
	pin E15 = GND;
	pin F1 = NC;
	pin F2 = IOB_N18_1;
	pin F3 = IOB_N18_0;
	pin F4 = NC;
	pin F5 = NC;
	pin F6 = VCCINT;
	pin F7 = IOB_N6_0;
	pin F8 = VCCIO0;
	pin F9 = IOB_N9_1;
	pin F10 = VCCINT;
	pin F11 = NC;
	pin F12 = NC;
	pin F13 = NC;
	pin F14 = NC;
	pin F15 = NC;
	pin G1 = NC;
	pin G2 = NC;
	pin G3 = NC;
	pin G4 = NC;
	pin G5 = NC;
	pin G6 = VCCIO_SPI;
	pin G7 = GND;
	pin G8 = GND;
	pin G9 = GND;
	pin G10 = NC;
	pin G11 = NC;
	pin G12 = NC;
	pin G13 = NC;
	pin G14 = NC;
	pin G15 = NC;
	pin H1 = NC;
	pin H2 = NC;
	pin H3 = IOB_S20_1;
	pin H4 = IOB_S13_1;
	pin H5 = NC;
	pin H6 = NC;
	pin H7 = GND;
	pin H8 = GND;
	pin H9 = GND;
	pin H10 = NC;
	pin H11 = NC;
	pin H12 = IOB_S20_0;
	pin H13 = NC;
	pin H14 = NC;
	pin H15 = VCCINT;
	pin J1 = IOB_S14_1;
	pin J2 = NC;
	pin J3 = NC;
	pin J4 = NC;
	pin J5 = NC;
	pin J6 = VCCIO_SPI;
	pin J7 = GND;
	pin J8 = GND;
	pin J9 = GND;
	pin J10 = NC;
	pin J11 = IOB_S17_0;
	pin J12 = NC;
	pin J13 = IOB_S17_1;
	pin J14 = NC;
	pin J15 = NC;
	pin K1 = NC;
	pin K2 = NC;
	pin K3 = NC;
	pin K4 = NC;
	pin K5 = NC;
	pin K6 = VCCINT;
	pin K7 = NC;
	pin K8 = VCCIO2;
	pin K9 = NC;
	pin K10 = VCCINT;
	pin K11 = NC;
	pin K12 = NC;
	pin K13 = IOB_S18_0;
	pin K14 = NC;
	pin K15 = IOB_S18_1;
	pin L1 = NC;
	pin L2 = VCCINT;
	pin L3 = NC;
	pin L4 = NC;
	pin L5 = NC;
	pin L6 = IOB_S6_1;
	pin L7 = IOB_N4_0;
	pin L8 = NC;
	pin L9 = IOB_S22_0;
	pin L10 = NC;
	pin L11 = IOB_S23_1;
	pin L12 = NC;
	pin L13 = NC;
	pin L14 = NC;
	pin L15 = NC;
	pin M1 = NC;
	pin M2 = NC;
	pin M3 = NC;
	pin M4 = NC;
	pin M5 = IOB_S21_0;
	pin M6 = IOB_S7_0;
	pin M7 = IOB_S5_0;
	pin M8 = IOB_N21_0;
	pin M9 = NC;
	pin M10 = CDONE;
	pin M11 = IOB_S23_0;
	pin M12 = IOB_S24_1;
	pin M13 = NC;
	pin M14 = NC;
	pin M15 = NC;
	pin N1 = VCCIO_SPI;
	pin N2 = NC;
	pin N3 = NC;
	pin N4 = NC;
	pin N5 = IOB_S8_1;
	pin N6 = IOB_S9_0;
	pin N7 = IOB_S9_1;
	pin N8 = NC;
	pin N9 = NC;
	pin N10 = NC;
	pin N11 = CRESET_B;
	pin N12 = IOB_S24_0;
	pin N13 = NC;
	pin N14 = NC;
	pin N15 = NC;
	pin P1 = NC;
	pin P2 = NC;
	pin P3 = VCCIO2;
	pin P4 = IOB_S6_0;
	pin P5 = IOB_S12_0;
	pin P6 = IOB_S12_1;
	pin P7 = NC;
	pin P8 = IOB_S22_1;
	pin P9 = NC;
	pin P10 = NC;
	pin P11 = NC;
	pin P12 = NC;
	pin P13 = NC;
	pin P14 = NC;
	pin P15 = NC;
	pin R1 = NC;
	pin R2 = NC;
	pin R3 = IOB_S5_1;
	pin R4 = IOB_S7_1;
	pin R5 = IOB_S14_0;
	pin R6 = IOB_S21_1;
	pin R7 = NC;
	pin R8 = NC;
	pin R9 = NC;
	pin R10 = NC;
	pin R11 = NC;
	pin R12 = NC;
	pin R13 = NC;
	pin R14 = NC;
	pin R15 = NC;
}

// iCE40UP5K-UWG30 iCE40UP3K-UWG30
bond BOND69 {
	pin A1 = IOB_N19_1;
	pin A2 = IOB_N19_0;
	pin A3 = VCCIO0;
	pin A4 = IOB_N12_0;
	pin A5 = IOB_N4_0;
	pin B1 = IOB_S19_0;
	pin B2 = VCCPLL_N;
	pin B3 = IOB_N12_1;
	pin B4 = GND;
	pin B5 = IOB_N5_0;
	pin C1 = IOB_S24_1;
	pin C2 = VCCINT;
	pin C3 = IOB_S12_0;
	pin C4 = VCCIO2;
	pin C5 = IOB_N6_0;
	pin D1 = IOB_S24_0;
	pin D2 = VCCIO_SPI;
	pin D3 = IOB_S13_0_CDONE;
	pin D4 = VPP_DIRECT;
	pin D5 = IOB_S6_0;
	pin E1 = IOB_S23_1;
	pin E2 = GND;
	pin E3 = IOB_S13_1;
	pin E4 = IOB_S9_1;
	pin E5 = IOB_S5_0;
	pin F1 = IOB_S23_0;
	pin F2 = IOB_S19_1;
	pin F3 = CRESET_B;
	pin F4 = IOB_S12_1;
	pin F5 = IOB_S6_1;
}

// iCE40UP5K-SG48 iCE40UP3K-SG48
bond BOND70 {
	pin 1 = VCCIO2;
	pin 2 = IOB_S8_0;
	pin 3 = IOB_S9_1;
	pin 4 = IOB_S9_0;
	pin 5 = VCCINT;
	pin 6 = IOB_S13_1;
	pin 7 = CDONE;
	pin 8 = CRESET_B;
	pin 9 = IOB_S15_0;
	pin 10 = IOB_S16_0;
	pin 11 = IOB_S17_0;
	pin 12 = IOB_S18_0;
	pin 13 = IOB_S19_0;
	pin 14 = IOB_S23_0;
	pin 15 = IOB_S24_0;
	pin 16 = IOB_S24_1;
	pin 17 = IOB_S23_1;
	pin 18 = IOB_S22_1;
	pin 19 = IOB_S21_1;
	pin 20 = IOB_S19_1;
	pin 21 = IOB_S18_1;
	pin 22 = VCCIO_SPI;
	pin 23 = IOB_N19_0;
	pin 24 = VPP_DIRECT;
	pin 25 = IOB_N19_1;
	pin 26 = IOB_N18_0;
	pin 27 = IOB_N18_1;
	pin 28 = IOB_N17_0;
	pin 29 = VCCPLL_N;
	pin 30 = VCCINT;
	pin 31 = IOB_N16_1;
	pin 32 = IOB_N16_0;
	pin 33 = VCCIO0;
	pin 34 = IOB_N13_1;
	pin 35 = IOB_N12_1;
	pin 36 = IOB_N9_1;
	pin 37 = IOB_N13_0;
	pin 38 = IOB_N8_1;
	pin 39 = IOB_N4_0;
	pin 40 = IOB_N5_0;
	pin 41 = IOB_N6_0;
	pin 42 = IOB_N8_0;
	pin 43 = IOB_N9_0;
	pin 44 = IOB_S6_1;
	pin 45 = IOB_S7_1;
	pin 46 = IOB_S5_0;
	pin 47 = IOB_S6_0;
	pin 48 = IOB_S7_0;
}

// iCE40UP5K-FWG49 iCE40UP3K-FWG49
bond BOND71 {
	pin A1 = IOB_S13_1;
	pin A2 = IOB_N19_1;
	pin A3 = IOB_N18_0;
	pin A4 = IOB_N16_1;
	pin A5 = IOB_N9_0;
	pin A6 = IOB_N4_0;
	pin A7 = IOB_N6_0;
	pin B1 = IOB_S15_0;
	pin B2 = IOB_N19_0;
	pin B3 = IOB_N18_1;
	pin B4 = IOB_N16_0;
	pin B5 = IOB_N9_1;
	pin B6 = IOB_N8_1;
	pin B7 = IOB_N5_0;
	pin C1 = IOB_S17_0;
	pin C2 = IOB_S16_0;
	pin C3 = VPP_DIRECT;
	pin C4 = VCCPLL_N;
	pin C5 = VCCINT;
	pin C6 = VCCIO0;
	pin C7 = IOB_N12_1;
	pin D1 = IOB_S18_0;
	pin D2 = IOB_S18_1;
	pin D3 = VCCIO_SPI;
	pin D4 = GND;
	pin D5 = GND;
	pin D6 = IOB_N13_0;
	pin D7 = IOB_N13_1;
	pin E1 = IOB_S19_1;
	pin E2 = IOB_S19_0;
	pin E3 = GND;
	pin E4 = VCCINT;
	pin E5 = VCCIO2;
	pin E6 = IOB_S5_0;
	pin E7 = IOB_S8_0;
	pin F1 = IOB_S23_1;
	pin F2 = IOB_S24_1;
	pin F3 = IOB_S21_1;
	pin F4 = CDONE;
	pin F5 = IOB_S9_1;
	pin F6 = IOB_S6_0;
	pin F7 = IOB_S6_1;
	pin G1 = IOB_S23_0;
	pin G2 = IOB_S24_0;
	pin G3 = IOB_S22_1;
	pin G4 = CRESET_B;
	pin G5 = IOB_S9_0;
	pin G6 = IOB_S7_1;
	pin G7 = IOB_S7_0;
}

// iCE40UL1K-DI iCE40UL640-DI
bond BOND72 {
	pin 0 = IOB_S2_0;
	pin 1 = IOB_S2_1;
	pin 2 = VCCINT;
	pin 3 = IOB_S3_0;
	pin 4 = IOB_S3_1;
	pin 5 = VCCIO2;
	pin 6 = IOB_S4_0;
	pin 7 = IOB_S4_1;
	pin 8 = IOB_S6_0;
	pin 9 = IOB_S6_1;
	pin 10 = GND;
	pin 11 = GND;
	pin 12 = VCCINT;
	pin 13 = VCCPLL_S;
	pin 14 = GNDPLL_S;
	pin 15 = IOB_S7_0;
	pin 16 = IOB_S7_1;
	pin 17 = IOB_S9_0;
	pin 18 = IOB_S9_1;
	pin 19 = CDONE;
	pin 20 = CRESET_B;
	pin 21 = IOB_S10_0;
	pin 22 = IOB_S10_1;
	pin 23 = VCCIO_SPI;
	pin 24 = IOB_S11_0;
	pin 25 = IOB_S11_1;
	pin 26 = IOB_S12_0;
	pin 27 = IOB_S12_1;
	pin 28 = VPP_DIRECT;
	pin 29 = VPP_DIRECT;
	pin 30 = GNDLED;
	pin 42 = VPP_DIRECT;
	pin 43 = VPP_DIRECT;
	pin 44 = IOB_N10_1;
	pin 45 = IOB_N10_0;
	pin 46 = IOB_N9_1;
	pin 47 = IOB_N9_0;
	pin 48 = IOB_N7_1;
	pin 49 = IOB_N7_0;
	pin 50 = IOB_N6_1;
	pin 51 = IOB_N6_0;
	pin 52 = VCCIO0;
	pin 53 = VCCIO0;
	pin 54 = IOB_N5_1;
	pin 55 = IOB_N5_0;
	pin 56 = GND;
	pin 57 = GND;
	pin 58 = IOB_N4_1;
	pin 59 = IOB_N4_0;
	pin 60 = VCCINT;
	pin 61 = IOB_N3_1;
	pin 62 = GND;
	pin 63 = IOB_N2_0;
	pin 64 = IOB_N2_1;
	pin 65 = IOB_N3_0;
	pin 66 = GND;
}

// iCE40UL1K-CM225
bond BOND73 {
	pin A1 = IOB_S6_0;
	pin A2 = IOB_S4_1;
	pin A3 = VCCIO0;
	pin A4 = GND;
	pin A5 = NC;
	pin A6 = NC;
	pin A7 = NC;
	pin A8 = IOB_N7_1;
	pin A9 = IOB_N9_1;
	pin A10 = NC;
	pin A11 = NC;
	pin A12 = GND;
	pin A13 = VCCIO0;
	pin A14 = VCCINT;
	pin A15 = NC;
	pin B1 = IOB_N5_0;
	pin B2 = NC;
	pin B3 = IOB_N3_1;
	pin B4 = IOB_N4_0;
	pin B5 = IOB_N4_1;
	pin B6 = NC;
	pin B7 = NC;
	pin B8 = IOB_N6_1;
	pin B9 = IOB_N9_0;
	pin B10 = NC;
	pin B11 = NC;
	pin B12 = NC;
	pin B13 = NC;
	pin B14 = NC;
	pin B15 = NC;
	pin C1 = NC;
	pin C2 = IOB_N5_1;
	pin C3 = IOB_S6_1;
	pin C4 = NC;
	pin C5 = IOB_N2_1;
	pin C6 = NC;
	pin C7 = NC;
	pin C8 = IOB_N6_0;
	pin C9 = IOB_N7_0;
	pin C10 = NC;
	pin C11 = NC;
	pin C12 = NC;
	pin C13 = NC;
	pin C14 = NC;
	pin C15 = NC;
	pin D1 = NC;
	pin D2 = NC;
	pin D3 = IOB_S3_0;
	pin D4 = NC;
	pin D5 = IOB_S4_0;
	pin D6 = NC;
	pin D7 = IOB_N10_1;
	pin D8 = NC;
	pin D9 = NC;
	pin D10 = NC;
	pin D11 = NC;
	pin D12 = VPP_DIRECT;
	pin D13 = NC;
	pin D14 = NC;
	pin D15 = NC;
	pin E1 = VCCIO_SPI;
	pin E2 = NC;
	pin E3 = NC;
	pin E4 = NC;
	pin E5 = IOB_S3_1;
	pin E6 = NC;
	pin E7 = GNDPLL_S;
	pin E8 = VCCPLL_S;
	pin E9 = NC;
	pin E10 = NC;
	pin E11 = NC;
	pin E12 = VPP_DIRECT;
	pin E13 = NC;
	pin E14 = NC;
	pin E15 = GND;
	pin F1 = NC;
	pin F2 = IOB_S2_1;
	pin F3 = IOB_S2_0;
	pin F4 = NC;
	pin F5 = NC;
	pin F6 = VCCINT;
	pin F7 = IOB_N2_0;
	pin F8 = NC;
	pin F9 = NC;
	pin F10 = VCCINT;
	pin F11 = NC;
	pin F12 = NC;
	pin F13 = NC;
	pin F14 = NC;
	pin F15 = NC;
	pin G1 = NC;
	pin G2 = NC;
	pin G3 = NC;
	pin G4 = NC;
	pin G5 = NC;
	pin G6 = NC;
	pin G7 = GND;
	pin G8 = GND;
	pin G9 = GND;
	pin G10 = NC;
	pin G11 = NC;
	pin G12 = NC;
	pin G13 = NC;
	pin G14 = NC;
	pin G15 = NC;
	pin H1 = NC;
	pin H2 = NC;
	pin H3 = NC;
	pin H4 = NC;
	pin H5 = NC;
	pin H6 = NC;
	pin H7 = NC;
	pin H8 = NC;
	pin H9 = NC;
	pin H10 = NC;
	pin H11 = NC;
	pin H12 = NC;
	pin H13 = NC;
	pin H14 = NC;
	pin H15 = NC;
	pin J1 = NC;
	pin J2 = NC;
	pin J3 = NC;
	pin J4 = NC;
	pin J5 = NC;
	pin J6 = NC;
	pin J7 = NC;
	pin J8 = NC;
	pin J9 = NC;
	pin J10 = NC;
	pin J11 = NC;
	pin J12 = NC;
	pin J13 = NC;
	pin J14 = NC;
	pin J15 = NC;
	pin K1 = NC;
	pin K2 = GNDLED;
	pin K3 = NC;
	pin K4 = NC;
	pin K5 = NC;
	pin K6 = NC;
	pin K7 = NC;
	pin K8 = VCCIO2;
	pin K9 = NC;
	pin K10 = NC;
	pin K11 = NC;
	pin K12 = NC;
	pin K13 = NC;
	pin K14 = NC;
	pin K15 = NC;
	pin L1 = NC;
	pin L2 = NC;
	pin L3 = NC;
	pin L4 = NC;
	pin L5 = NC;
	pin L6 = NC;
	pin L7 = IOB_N3_0;
	pin L8 = NC;
	pin L9 = IOB_S7_0;
	pin L10 = NC;
	pin L11 = IOB_S11_1;
	pin L12 = NC;
	pin L13 = NC;
	pin L14 = NC;
	pin L15 = NC;
	pin M1 = NC;
	pin M2 = NC;
	pin M3 = NC;
	pin M4 = NC;
	pin M5 = NC;
	pin M6 = NC;
	pin M7 = NC;
	pin M8 = IOB_N10_0;
	pin M9 = NC;
	pin M10 = CDONE;
	pin M11 = IOB_S11_0;
	pin M12 = IOB_S12_1;
	pin M13 = NC;
	pin M14 = NC;
	pin M15 = NC;
	pin N1 = NC;
	pin N2 = NC;
	pin N3 = NC;
	pin N4 = NC;
	pin N5 = NC;
	pin N6 = NC;
	pin N7 = IOB_S7_1;
	pin N8 = NC;
	pin N9 = NC;
	pin N10 = NC;
	pin N11 = CRESET_B;
	pin N12 = IOB_S12_0;
	pin N13 = NC;
	pin N14 = NC;
	pin N15 = NC;
	pin P1 = NC;
	pin P2 = NC;
	pin P3 = NC;
	pin P4 = NC;
	pin P5 = NC;
	pin P6 = NC;
	pin P7 = NC;
	pin P8 = IOB_S9_0;
	pin P9 = NC;
	pin P10 = NC;
	pin P11 = NC;
	pin P12 = NC;
	pin P13 = NC;
	pin P14 = NC;
	pin P15 = NC;
	pin R1 = NC;
	pin R2 = NC;
	pin R3 = NC;
	pin R4 = NC;
	pin R5 = IOB_S10_1;
	pin R6 = IOB_S9_1;
	pin R7 = NC;
	pin R8 = NC;
	pin R9 = NC;
	pin R10 = NC;
	pin R11 = IOB_S10_0;
	pin R12 = NC;
	pin R13 = NC;
	pin R14 = NC;
	pin R15 = NC;
}

// iCE40UL1K-CM36
bond BOND74 {
	pin A1 = IOB_S7_0;
	pin A2 = IOB_N3_1;
	pin A3 = IOB_N4_1;
	pin A4 = VCCIO0;
	pin A5 = IOB_N10_0;
	pin A6 = VPP_DIRECT;
	pin B1 = IOB_S3_0;
	pin B2 = VCCINT;
	pin B3 = IOB_N10_1;
	pin B4 = IOB_N6_1;
	pin B5 = IOB_N9_1;
	pin B6 = IOB_N9_0;
	pin C1 = IOB_S4_1;
	pin C2 = IOB_S2_1;
	pin C3 = IOB_N5_1;
	pin C4 = CDONE;
	pin C5 = IOB_N5_0;
	pin C6 = IOB_N6_0;
	pin D1 = IOB_S3_1;
	pin D2 = GND;
	pin D3 = GND;
	pin D4 = GNDLED;
	pin D5 = IOB_S12_1;
	pin D6 = IOB_N7_1;
	pin E1 = IOB_S2_0;
	pin E2 = IOB_S4_0;
	pin E3 = IOB_S7_1;
	pin E4 = IOB_S11_0;
	pin E5 = IOB_S12_0;
	pin E6 = IOB_N4_0;
	pin F1 = VCCIO2;
	pin F2 = IOB_S6_1;
	pin F3 = IOB_S6_0;
	pin F4 = CRESET_B;
	pin F5 = IOB_S11_1;
	pin F6 = VCCIO_SPI;
}

// iCE40UL1K-CM36A iCE40UL640-CM36A
bond BOND75 {
	pin A1 = IOB_N3_0;
	pin A2 = IOB_N2_0;
	pin A3 = IOB_N5_0;
	pin A4 = IOB_N9_0;
	pin A5 = IOB_N10_1;
	pin A6 = IOB_N10_0;
	pin B1 = IOB_N2_1;
	pin B2 = IOB_N5_1;
	pin B3 = VCCIO0;
	pin B4 = VPP_DIRECT;
	pin B5 = IOB_N9_1;
	pin B6 = IOB_N7_0;
	pin C1 = IOB_S4_1;
	pin C2 = IOB_N4_0;
	pin C3 = GND;
	pin C4 = GND;
	pin C5 = GNDLED;
	pin C6 = IOB_N6_1;
	pin D1 = IOB_S4_0;
	pin D2 = IOB_S7_0;
	pin D3 = VCCINT;
	pin D4 = VCCPLL_S;
	pin D5 = IOB_S9_1;
	pin D6 = IOB_S9_0;
	pin E1 = IOB_S2_1;
	pin E2 = IOB_S6_0;
	pin E3 = VCCIO2;
	pin E4 = VCCIO_SPI;
	pin E5 = IOB_S11_1;
	pin E6 = IOB_S12_0;
	pin F1 = IOB_S2_0;
	pin F2 = IOB_S3_1;
	pin F3 = IOB_S6_1;
	pin F4 = CRESET_B;
	pin F5 = IOB_S12_1;
	pin F6 = IOB_S11_0;
}

// iCE40UL1K-SWG16 iCE40UL640-SWG16
bond BOND76 {
	pin A1 = IOB_N10_0;
	pin A2 = IOB_N10_1;
	pin A3 = GND;
	pin A4 = IOB_N2_1;
	pin B1 = GNDLED;
	pin B2 = CRESET_B;
	pin B3 = VCCIO0;
	pin B4 = IOB_N2_0;
	pin C1 = IOB_S12_0;
	pin C2 = IOB_S11_0;
	pin C3 = IOB_S7_0_CDONE;
	pin C4 = IOB_N3_0;
	pin D1 = IOB_S12_1;
	pin D2 = IOB_S11_1;
	pin D3 = VCCIO2;
	pin D4 = VCCINT;
}

// iCE65L04-L iCE65L01-L
speed SPEED0 {
	BRAM:MASK_SETUPHOLD_WCLK                : r setup 260ps r hold 29ps f setup 260ps f hold 29ps
	BRAM:RADDR_SETUPHOLD_RCLK               : r setup 287ps r hold 27ps f setup 287ps f hold 27ps
	BRAM:RCLKE_SETUPHOLD_RCLK               : r setup 279ps r hold 55ps f setup 279ps f hold 55ps
	BRAM:RCLK_TO_RDATA                      : delay rf from edge +2682ps -2682ps
	BRAM:RE_SETUPHOLD_RCLK                  : r setup 279ps r hold 55ps f setup 279ps f hold 55ps
	BRAM:WADDR_SETUPHOLD_WCLK               : r setup 288ps r hold 29ps f setup 288ps f hold 29ps
	BRAM:WCLKE_SETUPHOLD_WCLK               : r setup 279ps r hold 29ps f setup 279ps f hold 29ps
	BRAM:WDATA_SETUPHOLD_WCLK               : r setup 305ps r hold 55ps f setup 305ps f hold 55ps
	BRAM:WE_SETUPHOLD_WCLK                  : r setup 279ps r hold 29ps f setup 279ps f hold 29ps
	DERATE_P_BEST                           : scalar 0.5
	DERATE_P_TYP                            : scalar 1
	DERATE_P_WORST                          : scalar 1.075
	DERATE_T_BEST                           : derate temperature linear (0.000552t + 0.986)
	DERATE_T_TYP                            : derate temperature linear (0.000414t + 0.989)
	DERATE_T_WORST                          : derate temperature linear (0.00021t + 0.994)
	DERATE_V                                : derate voltage inverse quadratic (0.548V + 1.1588V + -1.1768)
	GB_FABRIC                               : delay rf pos unate +400ps -1020ps
	INT:GLOBAL                              : delay rf pos unate +260ps -530ps
	INT:GLOBAL_OUT                          : delay rf pos unate +586ps -463ps
	INT:IMUX_CE                             : delay rf pos unate +780.3ps -718ps
	INT:IMUX_CLK                            : delay rf pos unate +234ps -598ps
	INT:IMUX_IO                             : delay rf pos unate +311ps -335ps
	INT:IMUX_LC                             : delay rf pos unate +852ps -676ps
	INT:IMUX_RST                            : delay rf pos unate +599.1ps -459.8ps
	INT:LOCAL                               : delay rf pos unate +699ps -500ps
	INT:LONG                                : delay rf pos unate +1308.8ps -1377.8ps
	INT:LONG_H_0                            : delay rf pos unate +376ps -262ps
	INT:LONG_H_1                            : delay rf pos unate +356ps -246ps
	INT:LONG_H_10                           : delay rf pos unate +1157ps -858ps
	INT:LONG_H_11                           : delay rf pos unate +1272ps -957ps
	INT:LONG_H_12                           : delay rf pos unate +1332ps -983ps
	INT:LONG_H_2                            : delay rf pos unate +428ps -304ps
	INT:LONG_H_3                            : delay rf pos unate +454ps -329ps
	INT:LONG_H_4                            : delay rf pos unate +530ps -391ps
	INT:LONG_H_5                            : delay rf pos unate +627ps -471ps
	INT:LONG_H_6                            : delay rf pos unate +680ps -515ps
	INT:LONG_H_7                            : delay rf pos unate +767ps -590ps
	INT:LONG_H_8                            : delay rf pos unate +936ps -698ps
	INT:LONG_H_9                            : delay rf pos unate +1064ps -788ps
	INT:LONG_TO_QUAD                        : delay rf pos unate +731ps -557ps
	INT:LONG_V_0                            : delay rf pos unate +366ps -271ps
	INT:LONG_V_1                            : delay rf pos unate +377ps -286ps
	INT:LONG_V_10                           : delay rf pos unate +1450ps -1155ps
	INT:LONG_V_11                           : delay rf pos unate +1515ps -1217ps
	INT:LONG_V_12                           : delay rf pos unate +1820ps -1430ps
	INT:LONG_V_2                            : delay rf pos unate +510ps -402ps
	INT:LONG_V_3                            : delay rf pos unate +556ps -447ps
	INT:LONG_V_4                            : delay rf pos unate +682ps -551ps
	INT:LONG_V_5                            : delay rf pos unate +874ps -711ps
	INT:LONG_V_6                            : delay rf pos unate +959ps -768ps
	INT:LONG_V_7                            : delay rf pos unate +1028ps -837ps
	INT:LONG_V_8                            : delay rf pos unate +1322ps -1049ps
	INT:LONG_V_9                            : delay rf pos unate +1399ps -1118ps
	INT:OUT_TO_LONG                         : delay rf pos unate +1232ps -933ps
	INT:OUT_TO_QUAD                         : delay rf pos unate +691ps -557ps
	INT:QUAD                                : delay rf pos unate +1151.2ps -1066.9ps
	INT:QUAD_H_0                            : delay rf pos unate +296ps -190ps
	INT:QUAD_H_1                            : delay rf pos unate +358ps -233ps
	INT:QUAD_H_2                            : delay rf pos unate +405ps -274ps
	INT:QUAD_H_3                            : delay rf pos unate +458ps -320ps
	INT:QUAD_H_4                            : delay rf pos unate +604ps -431ps
	INT:QUAD_IO                             : delay rf pos unate +1309ps -1378ps
	INT:QUAD_V_0                            : delay rf pos unate +442ps -355ps
	INT:QUAD_V_1                            : delay rf pos unate +445ps -361ps
	INT:QUAD_V_2                            : delay rf pos unate +547ps -468ps
	INT:QUAD_V_3                            : delay rf pos unate +689ps -614ps
	INT:QUAD_V_4                            : delay rf pos unate +757ps -682ps
	IO:CE_SETUPHOLD_ICLK                    : r setup 862.7ps r hold 0ps f setup 789.5ps f hold 0ps
	IO:CE_SETUPHOLD_OCLK                    : r setup 1228ps r hold 0ps f setup 1228ps f hold 0ps
	IO:DOUT0_SETUPHOLD_OCLK_P               : r setup 200ps r hold 0ps f setup 190ps f hold 0ps
	IO:DOUT0_TO_PAD                         : delay rf pos unate +7444ps -6570ps
	IO:DOUT1_SETUPHOLD_OCLK_N               : r setup 200ps r hold 0ps f setup 190ps f hold 0ps
	IO:ICLK_N_TO_DIN1                       : delay rf from edge +2240ps -2230ps
	IO:ICLK_P_TO_DIN0                       : delay rf from edge +2210ps -2250ps
	IO:LATCH_TO_DIN0                        : delay rf pos unate +1054.72ps -1051.52ps
	IO:OCLK_N_TO_PAD                        : delay rf from edge +7300ps -7050ps
	IO:OCLK_P_TO_PAD                        : delay rf from edge +7310ps -7070ps
	IO:OCLK_P_TO_PAD_OE                     : delay rf from edge +7460ps -7120ps
	IO:OE_SETUPHOLD_OCLK_P                  : r setup 0ps r hold 0ps f setup 0ps f hold 0ps
	IO:OE_TO_PAD_OFF                        : delay rf pos unate +7460ps -7120ps
	IO:OE_TO_PAD_ON                         : delay rf pos unate +7460ps -7120ps
	IO:PAD_SETUPHOLD_ICLK_N                 : r setup 1560ps r hold 0ps f setup 1160ps f hold 0ps
	IO:PAD_SETUPHOLD_ICLK_P                 : r setup 1560ps r hold 0ps f setup 1160ps f hold 0ps
	IO:PAD_TO_DIN0                          : delay rf pos unate +3666ps -2546ps
	IO:PAD_TO_GB                            : delay rf pos unate +2814ps -1980ps
	PLB:CARRY_INIT                          : delay rf pos unate +250ps -230ps
	PLB:CE_SETUPHOLD_CLK                    : r setup 0ps r hold 0ps f setup 0ps f hold 0ps
	PLB:CI_TO_CO                            : delay rf pos unate +151ps -140ps
	PLB:CLK_TO_O                            : delay rf from edge +277ps -341ps
	PLB:I0_SETUPHOLD_CLK                    : r setup 891.4ps r hold 0ps f setup 946.6ps f hold 0ps
	PLB:I0_TO_O                             : delay rf binate ++1152ps +-1197ps -+1152ps --1197ps
	PLB:I1_SETUPHOLD_CLK                    : r setup 821.2ps r hold 0ps f setup 871.6ps f hold 0ps
	PLB:I1_TO_CO                            : delay rf pos unate +268ps -255ps
	PLB:I1_TO_O                             : delay rf binate ++1052ps +-1152ps -+1052ps --1152ps
	PLB:I2_SETUPHOLD_CLK                    : r setup 760.6ps r hold 0ps f setup 780.1ps f hold 0ps
	PLB:I2_TO_CO                            : delay rf pos unate +236ps -142ps
	PLB:I2_TO_O                             : delay rf binate ++991ps +-1060ps -+991ps --1060ps
	PLB:I3_SETUPHOLD_CLK                    : r setup 623.8ps r hold 0ps f setup 568.4ps f hold 0ps
	PLB:I3_TO_O                             : delay rf binate ++834ps +-868ps -+834ps --868ps
	PLB:RST_RECREM_CLK                      : recovery 227.7ps removal 0ps
	PLB:RST_SETUPHOLD_CLK                   : r setup 341.5ps r hold -255.4ps f setup 227.7ps f hold -281.5ps
	PLB:RST_TO_O                            : delay rf from edge +854.3ps -854.34ps
}

// iCE65L04-T iCE65L08-T
speed SPEED1 {
	BRAM:MASK_SETUPHOLD_WCLK                : r setup 260ps r hold 29ps f setup 260ps f hold 29ps
	BRAM:RADDR_SETUPHOLD_RCLK               : r setup 287ps r hold 27ps f setup 287ps f hold 27ps
	BRAM:RCLKE_SETUPHOLD_RCLK               : r setup 279ps r hold 55ps f setup 279ps f hold 55ps
	BRAM:RCLK_TO_RDATA                      : delay rf from edge +2682ps -2682ps
	BRAM:RE_SETUPHOLD_RCLK                  : r setup 279ps r hold 55ps f setup 279ps f hold 55ps
	BRAM:WADDR_SETUPHOLD_WCLK               : r setup 288ps r hold 29ps f setup 288ps f hold 29ps
	BRAM:WCLKE_SETUPHOLD_WCLK               : r setup 279ps r hold 29ps f setup 279ps f hold 29ps
	BRAM:WDATA_SETUPHOLD_WCLK               : r setup 305ps r hold 55ps f setup 305ps f hold 55ps
	BRAM:WE_SETUPHOLD_WCLK                  : r setup 279ps r hold 29ps f setup 279ps f hold 29ps
	DERATE_P_BEST                           : scalar 0.5
	DERATE_P_TYP                            : scalar 1
	DERATE_P_WORST                          : scalar 1.095
	DERATE_T                                : derate temperature linear (0.0006t + 0.985)
	DERATE_V                                : derate voltage inverse quadratic (0.0216V + 1.7748V + -1.1641)
	GB_FABRIC                               : delay rf pos unate +330ps -270ps
	INT:GLOBAL                              : delay rf pos unate +460ps -880ps
	INT:GLOBAL_OUT                          : delay rf pos unate +340ps -290ps
	INT:IMUX_CE                             : delay rf pos unate +270ps -220ps
	INT:IMUX_CLK                            : delay rf pos unate +230ps -300ps
	INT:IMUX_IO                             : delay rf pos unate +310ps -250ps
	INT:IMUX_LC                             : delay rf pos unate +510ps -450ps
	INT:IMUX_RST                            : delay rf pos unate +340ps -290ps
	INT:LOCAL                               : delay rf pos unate +420ps -340ps
	INT:LONG                                : delay rf pos unate +1308.8ps -1377.8ps
	INT:LONG_H_0                            : delay rf pos unate +250ps -240ps
	INT:LONG_H_1                            : delay rf pos unate +240ps -220ps
	INT:LONG_H_10                           : delay rf pos unate +760ps -780ps
	INT:LONG_H_11                           : delay rf pos unate +840ps -870ps
	INT:LONG_H_12                           : delay rf pos unate +880ps -890ps
	INT:LONG_H_2                            : delay rf pos unate +280ps -280ps
	INT:LONG_H_3                            : delay rf pos unate +300ps -300ps
	INT:LONG_H_4                            : delay rf pos unate +350ps -360ps
	INT:LONG_H_5                            : delay rf pos unate +410ps -430ps
	INT:LONG_H_6                            : delay rf pos unate +450ps -470ps
	INT:LONG_H_7                            : delay rf pos unate +510ps -540ps
	INT:LONG_H_8                            : delay rf pos unate +620ps -640ps
	INT:LONG_H_9                            : delay rf pos unate +700ps -720ps
	INT:LONG_TO_QUAD                        : delay rf pos unate +600ps -530ps
	INT:LONG_V_0                            : delay rf pos unate +210ps -190ps
	INT:LONG_V_1                            : delay rf pos unate +220ps -200ps
	INT:LONG_V_10                           : delay rf pos unate +830ps -810ps
	INT:LONG_V_11                           : delay rf pos unate +860ps -850ps
	INT:LONG_V_12                           : delay rf pos unate +1040ps -1000ps
	INT:LONG_V_2                            : delay rf pos unate +290ps -280ps
	INT:LONG_V_3                            : delay rf pos unate +320ps -310ps
	INT:LONG_V_4                            : delay rf pos unate +390ps -390ps
	INT:LONG_V_5                            : delay rf pos unate +500ps -500ps
	INT:LONG_V_6                            : delay rf pos unate +550ps -540ps
	INT:LONG_V_7                            : delay rf pos unate +590ps -590ps
	INT:LONG_V_8                            : delay rf pos unate +750ps -730ps
	INT:LONG_V_9                            : delay rf pos unate +800ps -780ps
	INT:OUT_TO_LONG                         : delay rf pos unate +760ps -760ps
	INT:OUT_TO_QUAD                         : delay rf pos unate +450ps -370ps
	INT:QUAD                                : delay rf pos unate +1151.2ps -1066.9ps
	INT:QUAD_H_0                            : delay rf pos unate +260ps -180ps
	INT:QUAD_H_1                            : delay rf pos unate +320ps -220ps
	INT:QUAD_H_2                            : delay rf pos unate +360ps -260ps
	INT:QUAD_H_3                            : delay rf pos unate +410ps -300ps
	INT:QUAD_H_4                            : delay rf pos unate +540ps -410ps
	INT:QUAD_IO                             : delay rf pos unate +510ps -540ps
	INT:QUAD_V_0                            : delay rf pos unate +390ps -340ps
	INT:QUAD_V_1                            : delay rf pos unate +390ps -340ps
	INT:QUAD_V_2                            : delay rf pos unate +480ps -450ps
	INT:QUAD_V_3                            : delay rf pos unate +610ps -580ps
	INT:QUAD_V_4                            : delay rf pos unate +670ps -650ps
	IO:CE_SETUPHOLD_ICLK                    : r setup 520ps r hold 0ps f setup 470ps f hold 0ps
	IO:CE_SETUPHOLD_OCLK                    : r setup 740ps r hold 0ps f setup 740ps f hold 0ps
	IO:DOUT0_SETUPHOLD_OCLK_P               : r setup 120ps r hold 0ps f setup 100ps f hold 0ps
	IO:DOUT0_TO_PAD                         : delay rf pos unate +5940ps -4970ps
	IO:DOUT1_SETUPHOLD_OCLK_N               : r setup 120ps r hold 0ps f setup 100ps f hold 0ps
	IO:ICLK_N_TO_DIN1                       : delay rf from edge +1620ps -1610ps
	IO:ICLK_P_TO_DIN0                       : delay rf from edge +1620ps -1620ps
	IO:LATCH_TO_DIN0                        : delay rf pos unate +1054.72ps -1051.52ps
	IO:OCLK_N_TO_PAD                        : delay rf from edge +5610ps -5540ps
	IO:OCLK_P_TO_PAD                        : delay rf from edge +5630ps -5560ps
	IO:OCLK_P_TO_PAD_OE                     : delay rf from edge +5810ps -5730ps
	IO:OE_SETUPHOLD_OCLK_P                  : r setup 0ps r hold 0ps f setup 0ps f hold 0ps
	IO:OE_TO_PAD_OFF                        : delay rf pos unate +1255.55ps -1245.85ps
	IO:OE_TO_PAD_ON                         : delay rf pos unate +5810ps -5730ps
	IO:PAD_SETUPHOLD_ICLK_N                 : r setup 960ps r hold 0ps f setup 860ps f hold 0ps
	IO:PAD_SETUPHOLD_ICLK_P                 : r setup 960ps r hold 0ps f setup 860ps f hold 0ps
	IO:PAD_TO_DIN0                          : delay rf pos unate +2170ps -2550ps
	IO:PAD_TO_GB                            : delay rf pos unate +1960ps -1930ps
	PLB:CARRY_INIT                          : delay rf pos unate +220ps -200ps
	PLB:CE_SETUPHOLD_CLK                    : r setup 0ps r hold 0ps f setup 0ps f hold 0ps
	PLB:CI_TO_CO                            : delay rf pos unate +130ps -120ps
	PLB:CLK_TO_O                            : delay rf from edge +480ps -440ps
	PLB:I0_SETUPHOLD_CLK                    : r setup 490ps r hold 0ps f setup 420ps f hold 0ps
	PLB:I0_TO_O                             : delay rf binate ++710ps +-690ps -+710ps --690ps
	PLB:I1_SETUPHOLD_CLK                    : r setup 420ps r hold 0ps f setup 400ps f hold 0ps
	PLB:I1_TO_CO                            : delay rf pos unate +270ps -260ps
	PLB:I1_TO_O                             : delay rf binate ++650ps +-670ps -+650ps --670ps
	PLB:I2_SETUPHOLD_CLK                    : r setup 390ps r hold 0ps f setup 340ps f hold 0ps
	PLB:I2_TO_CO                            : delay rf pos unate +240ps -140ps
	PLB:I2_TO_O                             : delay rf binate ++620ps +-620ps -+620ps --620ps
	PLB:I3_SETUPHOLD_CLK                    : r setup 290ps r hold 0ps f setup 230ps f hold 0ps
	PLB:I3_TO_O                             : delay rf binate ++520ps +-500ps -+520ps --500ps
	PLB:RST_RECREM_CLK                      : recovery 227.7ps removal 0ps
	PLB:RST_SETUPHOLD_CLK                   : r setup 210ps r hold -255.4ps f setup 150ps f hold -281.5ps
	PLB:RST_TO_O                            : delay rf from edge +854.3ps -854.34ps
}

// iCE65P04-T
speed SPEED2 {
	BRAM:MASK_SETUPHOLD_WCLK                : r setup 260ps r hold 29ps f setup 260ps f hold 29ps
	BRAM:RADDR_SETUPHOLD_RCLK               : r setup 287ps r hold 27ps f setup 287ps f hold 27ps
	BRAM:RCLKE_SETUPHOLD_RCLK               : r setup 279ps r hold 55ps f setup 279ps f hold 55ps
	BRAM:RCLK_TO_RDATA                      : delay rf from edge +2682ps -2682ps
	BRAM:RE_SETUPHOLD_RCLK                  : r setup 279ps r hold 55ps f setup 279ps f hold 55ps
	BRAM:WADDR_SETUPHOLD_WCLK               : r setup 288ps r hold 29ps f setup 288ps f hold 29ps
	BRAM:WCLKE_SETUPHOLD_WCLK               : r setup 279ps r hold 29ps f setup 279ps f hold 29ps
	BRAM:WDATA_SETUPHOLD_WCLK               : r setup 305ps r hold 55ps f setup 305ps f hold 55ps
	BRAM:WE_SETUPHOLD_WCLK                  : r setup 279ps r hold 29ps f setup 279ps f hold 29ps
	DERATE_P_BEST                           : scalar 0.5
	DERATE_P_TYP                            : scalar 1
	DERATE_P_WORST                          : scalar 1.095
	DERATE_T                                : derate temperature linear (0.0006t + 0.985)
	DERATE_V                                : derate voltage inverse quadratic (0.0216V + 1.7748V + -1.1641)
	GB_FABRIC                               : delay rf pos unate +250ps -450ps
	INT:GLOBAL                              : delay rf pos unate +200ps -300ps
	INT:GLOBAL_OUT                          : delay rf pos unate +340ps -290ps
	INT:IMUX_CE                             : delay rf pos unate +270ps -220ps
	INT:IMUX_CLK                            : delay rf pos unate +200ps -300ps
	INT:IMUX_IO                             : delay rf pos unate +310ps -250ps
	INT:IMUX_LC                             : delay rf pos unate +510ps -450ps
	INT:IMUX_RST                            : delay rf pos unate +340ps -290ps
	INT:LOCAL                               : delay rf pos unate +420ps -340ps
	INT:LONG                                : delay rf pos unate +1308.8ps -1377.8ps
	INT:LONG_H_0                            : delay rf pos unate +250ps -240ps
	INT:LONG_H_1                            : delay rf pos unate +240ps -220ps
	INT:LONG_H_10                           : delay rf pos unate +760ps -780ps
	INT:LONG_H_11                           : delay rf pos unate +840ps -870ps
	INT:LONG_H_12                           : delay rf pos unate +880ps -890ps
	INT:LONG_H_2                            : delay rf pos unate +280ps -280ps
	INT:LONG_H_3                            : delay rf pos unate +300ps -300ps
	INT:LONG_H_4                            : delay rf pos unate +350ps -360ps
	INT:LONG_H_5                            : delay rf pos unate +410ps -430ps
	INT:LONG_H_6                            : delay rf pos unate +450ps -470ps
	INT:LONG_H_7                            : delay rf pos unate +510ps -540ps
	INT:LONG_H_8                            : delay rf pos unate +620ps -640ps
	INT:LONG_H_9                            : delay rf pos unate +700ps -720ps
	INT:LONG_TO_QUAD                        : delay rf pos unate +600ps -530ps
	INT:LONG_V_0                            : delay rf pos unate +210ps -190ps
	INT:LONG_V_1                            : delay rf pos unate +220ps -200ps
	INT:LONG_V_10                           : delay rf pos unate +830ps -810ps
	INT:LONG_V_11                           : delay rf pos unate +860ps -850ps
	INT:LONG_V_12                           : delay rf pos unate +1040ps -1000ps
	INT:LONG_V_2                            : delay rf pos unate +290ps -280ps
	INT:LONG_V_3                            : delay rf pos unate +320ps -310ps
	INT:LONG_V_4                            : delay rf pos unate +390ps -390ps
	INT:LONG_V_5                            : delay rf pos unate +500ps -500ps
	INT:LONG_V_6                            : delay rf pos unate +550ps -540ps
	INT:LONG_V_7                            : delay rf pos unate +590ps -590ps
	INT:LONG_V_8                            : delay rf pos unate +750ps -730ps
	INT:LONG_V_9                            : delay rf pos unate +800ps -780ps
	INT:OUT_TO_LONG                         : delay rf pos unate +760ps -760ps
	INT:OUT_TO_QUAD                         : delay rf pos unate +450ps -370ps
	INT:QUAD                                : delay rf pos unate +1151.2ps -1066.9ps
	INT:QUAD_H_0                            : delay rf pos unate +260ps -180ps
	INT:QUAD_H_1                            : delay rf pos unate +320ps -220ps
	INT:QUAD_H_2                            : delay rf pos unate +360ps -260ps
	INT:QUAD_H_3                            : delay rf pos unate +410ps -300ps
	INT:QUAD_H_4                            : delay rf pos unate +540ps -410ps
	INT:QUAD_IO                             : delay rf pos unate +510ps -540ps
	INT:QUAD_V_0                            : delay rf pos unate +390ps -340ps
	INT:QUAD_V_1                            : delay rf pos unate +390ps -340ps
	INT:QUAD_V_2                            : delay rf pos unate +480ps -450ps
	INT:QUAD_V_3                            : delay rf pos unate +610ps -580ps
	INT:QUAD_V_4                            : delay rf pos unate +670ps -650ps
	IO:CE_SETUPHOLD_ICLK                    : r setup 520ps r hold 0ps f setup 470ps f hold 0ps
	IO:CE_SETUPHOLD_OCLK                    : r setup 740ps r hold 0ps f setup 740ps f hold 0ps
	IO:DOUT0_SETUPHOLD_OCLK_P               : r setup 120ps r hold 0ps f setup 100ps f hold 0ps
	IO:DOUT0_TO_PAD                         : delay rf pos unate +3500ps -3680ps
	IO:DOUT1_SETUPHOLD_OCLK_N               : r setup 120ps r hold 0ps f setup 100ps f hold 0ps
	IO:ICLK_N_TO_DIN1                       : delay rf from edge +1220ps -1210ps
	IO:ICLK_P_TO_DIN0                       : delay rf from edge +1220ps -1220ps
	IO:LATCH_TO_DIN0                        : delay rf pos unate +1054.72ps -1051.52ps
	IO:OCLK_N_TO_PAD                        : delay rf from edge +3620ps -3750ps
	IO:OCLK_P_TO_PAD                        : delay rf from edge +3640ps -3770ps
	IO:OCLK_P_TO_PAD_OE                     : delay rf from edge +3970ps -3480ps
	IO:OE_SETUPHOLD_OCLK_P                  : r setup 0ps r hold 0ps f setup 0ps f hold 0ps
	IO:OE_TO_PAD_OFF                        : delay rf pos unate +1255.55ps -1245.85ps
	IO:OE_TO_PAD_ON                         : delay rf pos unate +3970ps -3480ps
	IO:PAD_SETUPHOLD_ICLK_N                 : r setup 960ps r hold 0ps f setup 860ps f hold 0ps
	IO:PAD_SETUPHOLD_ICLK_P                 : r setup 960ps r hold 0ps f setup 860ps f hold 0ps
	IO:PAD_TO_DIN0                          : delay rf pos unate +1500ps -1530ps
	IO:PAD_TO_GB                            : delay rf pos unate +2300ps -2630ps
	PLB:CARRY_INIT                          : delay rf pos unate +220ps -200ps
	PLB:CE_SETUPHOLD_CLK                    : r setup 0ps r hold 0ps f setup 0ps f hold 0ps
	PLB:CI_TO_CO                            : delay rf pos unate +130ps -120ps
	PLB:CLK_TO_O                            : delay rf from edge +500ps -150ps
	PLB:I0_SETUPHOLD_CLK                    : r setup 490ps r hold 0ps f setup 420ps f hold 0ps
	PLB:I0_TO_O                             : delay rf binate ++710ps +-690ps -+710ps --690ps
	PLB:I1_SETUPHOLD_CLK                    : r setup 420ps r hold 0ps f setup 400ps f hold 0ps
	PLB:I1_TO_CO                            : delay rf pos unate +270ps -260ps
	PLB:I1_TO_O                             : delay rf binate ++650ps +-670ps -+650ps --670ps
	PLB:I2_SETUPHOLD_CLK                    : r setup 390ps r hold 0ps f setup 340ps f hold 0ps
	PLB:I2_TO_CO                            : delay rf pos unate +240ps -140ps
	PLB:I2_TO_O                             : delay rf binate ++620ps +-620ps -+620ps --620ps
	PLB:I3_SETUPHOLD_CLK                    : r setup 290ps r hold 0ps f setup 230ps f hold 0ps
	PLB:I3_TO_O                             : delay rf binate ++520ps +-500ps -+520ps --500ps
	PLB:RST_RECREM_CLK                      : recovery 227.7ps removal 0ps
	PLB:RST_SETUPHOLD_CLK                   : r setup 210ps r hold -255.4ps f setup 150ps f hold -281.5ps
	PLB:RST_TO_O                            : delay rf from edge +854.3ps -854.34ps
	PLL:PAD_TO_PLLOUTCORE_DELAY             : delay rf pos unate +610ps -520ps
	PLL:PAD_TO_PLLOUTCORE_EXTERNAL          : delay rf pos unate +-290ps --480ps
	PLL:PAD_TO_PLLOUTCORE_PHASE_AND_DELAY   : delay rf pos unate +640ps -520ps
	PLL:PAD_TO_PLLOUTCORE_SIMPLE            : delay rf pos unate +1600ps -1500ps
	PLL:PAD_TO_PLLOUTGLOBAL_DELAY           : delay rf pos unate +1410ps -1520ps
	PLL:PAD_TO_PLLOUTGLOBAL_EXTERNAL        : delay rf pos unate +-290ps --480ps
	PLL:PAD_TO_PLLOUTGLOBAL_PHASE_AND_DELAY : delay rf pos unate +1120ps -1720ps
	PLL:PAD_TO_PLLOUTGLOBAL_SIMPLE          : delay rf pos unate +2400ps -2500ps
	PLL:REFERENCECLK_TO_PLLOUTCORE_DELAY    : delay rf pos unate +-190ps --80ps
	PLL:REFERENCECLK_TO_PLLOUTCORE_EXTERNAL : delay rf pos unate +-1090ps --1080ps
	PLL:REFERENCECLK_TO_PLLOUTCORE_PHASE_AND_DELAY: delay rf pos unate +-160ps --80ps
	PLL:REFERENCECLK_TO_PLLOUTCORE_SIMPLE   : delay rf pos unate +800ps -900ps
	PLL:REFERENCECLK_TO_PLLOUTGLOBAL_DELAY  : delay rf pos unate +610ps -920ps
	PLL:REFERENCECLK_TO_PLLOUTGLOBAL_EXTERNAL: delay rf pos unate +-1090ps --1080ps
	PLL:REFERENCECLK_TO_PLLOUTGLOBAL_PHASE_AND_DELAY: delay rf pos unate +320ps -1120ps
	PLL:REFERENCECLK_TO_PLLOUTGLOBAL_SIMPLE : delay rf pos unate +1600ps -1900ps
}

// iCE65L08-L
speed SPEED3 {
	BRAM:MASK_SETUPHOLD_WCLK                : r setup 260ps r hold 29ps f setup 260ps f hold 29ps
	BRAM:RADDR_SETUPHOLD_RCLK               : r setup 287ps r hold 27ps f setup 287ps f hold 27ps
	BRAM:RCLKE_SETUPHOLD_RCLK               : r setup 279ps r hold 55ps f setup 279ps f hold 55ps
	BRAM:RCLK_TO_RDATA                      : delay rf from edge +2682ps -2682ps
	BRAM:RE_SETUPHOLD_RCLK                  : r setup 279ps r hold 55ps f setup 279ps f hold 55ps
	BRAM:WADDR_SETUPHOLD_WCLK               : r setup 288ps r hold 29ps f setup 288ps f hold 29ps
	BRAM:WCLKE_SETUPHOLD_WCLK               : r setup 279ps r hold 29ps f setup 279ps f hold 29ps
	BRAM:WDATA_SETUPHOLD_WCLK               : r setup 305ps r hold 55ps f setup 305ps f hold 55ps
	BRAM:WE_SETUPHOLD_WCLK                  : r setup 279ps r hold 29ps f setup 279ps f hold 29ps
	DERATE_P_BEST                           : scalar 0.5
	DERATE_P_TYP                            : scalar 1
	DERATE_P_WORST                          : scalar 1.075
	DERATE_T_BEST                           : derate temperature linear (0.000552t + 0.986)
	DERATE_T_TYP                            : derate temperature linear (0.000414t + 0.989)
	DERATE_T_WORST                          : derate temperature linear (0.00021t + 0.994)
	DERATE_V                                : derate voltage inverse quadratic (0.548V + 1.1588V + -1.1768)
	GB_FABRIC                               : delay rf pos unate +480ps -970ps
	INT:GLOBAL                              : delay rf pos unate +660ps -1380ps
	INT:GLOBAL_OUT                          : delay rf pos unate +586ps -463ps
	INT:IMUX_CE                             : delay rf pos unate +780.3ps -718ps
	INT:IMUX_CLK                            : delay rf pos unate +234ps -598ps
	INT:IMUX_IO                             : delay rf pos unate +311ps -335ps
	INT:IMUX_LC                             : delay rf pos unate +852ps -676ps
	INT:IMUX_RST                            : delay rf pos unate +599.1ps -459.8ps
	INT:LOCAL                               : delay rf pos unate +699ps -500ps
	INT:LONG                                : delay rf pos unate +1308.8ps -1377.8ps
	INT:LONG_H_0                            : delay rf pos unate +376ps -262ps
	INT:LONG_H_1                            : delay rf pos unate +356ps -246ps
	INT:LONG_H_10                           : delay rf pos unate +1157ps -858ps
	INT:LONG_H_11                           : delay rf pos unate +1272ps -957ps
	INT:LONG_H_12                           : delay rf pos unate +1332ps -983ps
	INT:LONG_H_2                            : delay rf pos unate +428ps -304ps
	INT:LONG_H_3                            : delay rf pos unate +454ps -329ps
	INT:LONG_H_4                            : delay rf pos unate +530ps -391ps
	INT:LONG_H_5                            : delay rf pos unate +627ps -471ps
	INT:LONG_H_6                            : delay rf pos unate +680ps -515ps
	INT:LONG_H_7                            : delay rf pos unate +767ps -590ps
	INT:LONG_H_8                            : delay rf pos unate +936ps -698ps
	INT:LONG_H_9                            : delay rf pos unate +1064ps -788ps
	INT:LONG_TO_QUAD                        : delay rf pos unate +731ps -557ps
	INT:LONG_V_0                            : delay rf pos unate +366ps -271ps
	INT:LONG_V_1                            : delay rf pos unate +377ps -286ps
	INT:LONG_V_10                           : delay rf pos unate +1450ps -1155ps
	INT:LONG_V_11                           : delay rf pos unate +1515ps -1217ps
	INT:LONG_V_12                           : delay rf pos unate +1820ps -1430ps
	INT:LONG_V_2                            : delay rf pos unate +510ps -402ps
	INT:LONG_V_3                            : delay rf pos unate +556ps -447ps
	INT:LONG_V_4                            : delay rf pos unate +682ps -551ps
	INT:LONG_V_5                            : delay rf pos unate +874ps -711ps
	INT:LONG_V_6                            : delay rf pos unate +959ps -768ps
	INT:LONG_V_7                            : delay rf pos unate +1028ps -837ps
	INT:LONG_V_8                            : delay rf pos unate +1322ps -1049ps
	INT:LONG_V_9                            : delay rf pos unate +1399ps -1118ps
	INT:OUT_TO_LONG                         : delay rf pos unate +1232ps -933ps
	INT:OUT_TO_QUAD                         : delay rf pos unate +691ps -557ps
	INT:QUAD                                : delay rf pos unate +1151.2ps -1066.9ps
	INT:QUAD_H_0                            : delay rf pos unate +296ps -190ps
	INT:QUAD_H_1                            : delay rf pos unate +358ps -233ps
	INT:QUAD_H_2                            : delay rf pos unate +405ps -274ps
	INT:QUAD_H_3                            : delay rf pos unate +458ps -320ps
	INT:QUAD_H_4                            : delay rf pos unate +604ps -431ps
	INT:QUAD_IO                             : delay rf pos unate +1309ps -1378ps
	INT:QUAD_V_0                            : delay rf pos unate +442ps -355ps
	INT:QUAD_V_1                            : delay rf pos unate +445ps -361ps
	INT:QUAD_V_2                            : delay rf pos unate +547ps -468ps
	INT:QUAD_V_3                            : delay rf pos unate +689ps -614ps
	INT:QUAD_V_4                            : delay rf pos unate +757ps -682ps
	IO:CE_SETUPHOLD_ICLK                    : r setup 862.7ps r hold 0ps f setup 789.5ps f hold 0ps
	IO:CE_SETUPHOLD_OCLK                    : r setup 1228ps r hold 0ps f setup 1228ps f hold 0ps
	IO:DOUT0_SETUPHOLD_OCLK_P               : r setup 200ps r hold 0ps f setup 190ps f hold 0ps
	IO:DOUT0_TO_PAD                         : delay rf pos unate +7444ps -6570ps
	IO:DOUT1_SETUPHOLD_OCLK_N               : r setup 200ps r hold 0ps f setup 190ps f hold 0ps
	IO:ICLK_N_TO_DIN1                       : delay rf from edge +2240ps -2230ps
	IO:ICLK_P_TO_DIN0                       : delay rf from edge +2210ps -2250ps
	IO:LATCH_TO_DIN0                        : delay rf pos unate +1054.72ps -1051.52ps
	IO:OCLK_N_TO_PAD                        : delay rf from edge +7300ps -7050ps
	IO:OCLK_P_TO_PAD                        : delay rf from edge +7310ps -7070ps
	IO:OCLK_P_TO_PAD_OE                     : delay rf from edge +7460ps -7120ps
	IO:OE_SETUPHOLD_OCLK_P                  : r setup 0ps r hold 0ps f setup 0ps f hold 0ps
	IO:OE_TO_PAD_OFF                        : delay rf pos unate +7460ps -7120ps
	IO:OE_TO_PAD_ON                         : delay rf pos unate +7460ps -7120ps
	IO:PAD_SETUPHOLD_ICLK_N                 : r setup 1560ps r hold 0ps f setup 1160ps f hold 0ps
	IO:PAD_SETUPHOLD_ICLK_P                 : r setup 1560ps r hold 0ps f setup 1160ps f hold 0ps
	IO:PAD_TO_DIN0                          : delay rf pos unate +3666ps -2546ps
	IO:PAD_TO_GB                            : delay rf pos unate +2964ps -1930ps
	PLB:CARRY_INIT                          : delay rf pos unate +250ps -230ps
	PLB:CE_SETUPHOLD_CLK                    : r setup 0ps r hold 0ps f setup 0ps f hold 0ps
	PLB:CI_TO_CO                            : delay rf pos unate +151ps -140ps
	PLB:CLK_TO_O                            : delay rf from edge +277ps -341ps
	PLB:I0_SETUPHOLD_CLK                    : r setup 891.4ps r hold 0ps f setup 946.6ps f hold 0ps
	PLB:I0_TO_O                             : delay rf binate ++1152ps +-1197ps -+1152ps --1197ps
	PLB:I1_SETUPHOLD_CLK                    : r setup 821.2ps r hold 0ps f setup 871.6ps f hold 0ps
	PLB:I1_TO_CO                            : delay rf pos unate +268ps -255ps
	PLB:I1_TO_O                             : delay rf binate ++1052ps +-1152ps -+1052ps --1152ps
	PLB:I2_SETUPHOLD_CLK                    : r setup 760.6ps r hold 0ps f setup 780.1ps f hold 0ps
	PLB:I2_TO_CO                            : delay rf pos unate +236ps -142ps
	PLB:I2_TO_O                             : delay rf binate ++991ps +-1060ps -+991ps --1060ps
	PLB:I3_SETUPHOLD_CLK                    : r setup 623.8ps r hold 0ps f setup 568.4ps f hold 0ps
	PLB:I3_TO_O                             : delay rf binate ++834ps +-868ps -+834ps --868ps
	PLB:RST_RECREM_CLK                      : recovery 227.7ps removal 0ps
	PLB:RST_SETUPHOLD_CLK                   : r setup 341.5ps r hold -255.4ps f setup 227.7ps f hold -281.5ps
	PLB:RST_TO_O                            : delay rf from edge +854.3ps -854.34ps
}

// iCE65L01-T
speed SPEED4 {
	BRAM:MASK_SETUPHOLD_WCLK                : r setup 260ps r hold 29ps f setup 260ps f hold 29ps
	BRAM:RADDR_SETUPHOLD_RCLK               : r setup 287ps r hold 27ps f setup 287ps f hold 27ps
	BRAM:RCLKE_SETUPHOLD_RCLK               : r setup 279ps r hold 55ps f setup 279ps f hold 55ps
	BRAM:RCLK_TO_RDATA                      : delay rf from edge +2682ps -2682ps
	BRAM:RE_SETUPHOLD_RCLK                  : r setup 279ps r hold 55ps f setup 279ps f hold 55ps
	BRAM:WADDR_SETUPHOLD_WCLK               : r setup 288ps r hold 29ps f setup 288ps f hold 29ps
	BRAM:WCLKE_SETUPHOLD_WCLK               : r setup 279ps r hold 29ps f setup 279ps f hold 29ps
	BRAM:WDATA_SETUPHOLD_WCLK               : r setup 305ps r hold 55ps f setup 305ps f hold 55ps
	BRAM:WE_SETUPHOLD_WCLK                  : r setup 279ps r hold 29ps f setup 279ps f hold 29ps
	DERATE_P_BEST                           : scalar 0.5
	DERATE_P_TYP                            : scalar 1
	DERATE_P_WORST                          : scalar 1.095
	DERATE_T                                : derate temperature linear (0.0006t + 0.985)
	DERATE_V                                : derate voltage inverse quadratic (0.0216V + 1.7748V + -1.1641)
	GB_FABRIC                               : delay rf pos unate +500ps -100ps
	INT:GLOBAL                              : delay rf pos unate +100ps -200ps
	INT:GLOBAL_OUT                          : delay rf pos unate +340ps -290ps
	INT:IMUX_CE                             : delay rf pos unate +270ps -220ps
	INT:IMUX_CLK                            : delay rf pos unate +300ps -250ps
	INT:IMUX_IO                             : delay rf pos unate +310ps -250ps
	INT:IMUX_LC                             : delay rf pos unate +510ps -450ps
	INT:IMUX_RST                            : delay rf pos unate +340ps -290ps
	INT:LOCAL                               : delay rf pos unate +420ps -340ps
	INT:LONG                                : delay rf pos unate +1308.8ps -1377.8ps
	INT:LONG_H_0                            : delay rf pos unate +250ps -240ps
	INT:LONG_H_1                            : delay rf pos unate +240ps -220ps
	INT:LONG_H_10                           : delay rf pos unate +760ps -780ps
	INT:LONG_H_11                           : delay rf pos unate +840ps -870ps
	INT:LONG_H_12                           : delay rf pos unate +880ps -890ps
	INT:LONG_H_2                            : delay rf pos unate +280ps -280ps
	INT:LONG_H_3                            : delay rf pos unate +300ps -300ps
	INT:LONG_H_4                            : delay rf pos unate +350ps -360ps
	INT:LONG_H_5                            : delay rf pos unate +410ps -430ps
	INT:LONG_H_6                            : delay rf pos unate +450ps -470ps
	INT:LONG_H_7                            : delay rf pos unate +510ps -540ps
	INT:LONG_H_8                            : delay rf pos unate +620ps -640ps
	INT:LONG_H_9                            : delay rf pos unate +700ps -720ps
	INT:LONG_TO_QUAD                        : delay rf pos unate +600ps -530ps
	INT:LONG_V_0                            : delay rf pos unate +210ps -190ps
	INT:LONG_V_1                            : delay rf pos unate +220ps -200ps
	INT:LONG_V_10                           : delay rf pos unate +830ps -810ps
	INT:LONG_V_11                           : delay rf pos unate +860ps -850ps
	INT:LONG_V_12                           : delay rf pos unate +1040ps -1000ps
	INT:LONG_V_2                            : delay rf pos unate +290ps -280ps
	INT:LONG_V_3                            : delay rf pos unate +320ps -310ps
	INT:LONG_V_4                            : delay rf pos unate +390ps -390ps
	INT:LONG_V_5                            : delay rf pos unate +500ps -500ps
	INT:LONG_V_6                            : delay rf pos unate +550ps -540ps
	INT:LONG_V_7                            : delay rf pos unate +590ps -590ps
	INT:LONG_V_8                            : delay rf pos unate +750ps -730ps
	INT:LONG_V_9                            : delay rf pos unate +800ps -780ps
	INT:OUT_TO_LONG                         : delay rf pos unate +760ps -760ps
	INT:OUT_TO_QUAD                         : delay rf pos unate +450ps -370ps
	INT:QUAD                                : delay rf pos unate +1151.2ps -1066.9ps
	INT:QUAD_H_0                            : delay rf pos unate +260ps -180ps
	INT:QUAD_H_1                            : delay rf pos unate +320ps -220ps
	INT:QUAD_H_2                            : delay rf pos unate +360ps -260ps
	INT:QUAD_H_3                            : delay rf pos unate +410ps -300ps
	INT:QUAD_H_4                            : delay rf pos unate +540ps -410ps
	INT:QUAD_IO                             : delay rf pos unate +510ps -540ps
	INT:QUAD_V_0                            : delay rf pos unate +390ps -340ps
	INT:QUAD_V_1                            : delay rf pos unate +390ps -340ps
	INT:QUAD_V_2                            : delay rf pos unate +480ps -450ps
	INT:QUAD_V_3                            : delay rf pos unate +610ps -580ps
	INT:QUAD_V_4                            : delay rf pos unate +670ps -650ps
	IO:CE_SETUPHOLD_ICLK                    : r setup 520ps r hold 0ps f setup 470ps f hold 0ps
	IO:CE_SETUPHOLD_OCLK                    : r setup 740ps r hold 0ps f setup 740ps f hold 0ps
	IO:DOUT0_SETUPHOLD_OCLK_P               : r setup 120ps r hold 0ps f setup 100ps f hold 0ps
	IO:DOUT0_TO_PAD                         : delay rf pos unate +3970ps -3480ps
	IO:DOUT1_SETUPHOLD_OCLK_N               : r setup 120ps r hold 0ps f setup 100ps f hold 0ps
	IO:ICLK_N_TO_DIN1                       : delay rf from edge +1220ps -1210ps
	IO:ICLK_P_TO_DIN0                       : delay rf from edge +1220ps -1220ps
	IO:LATCH_TO_DIN0                        : delay rf pos unate +1054.72ps -1051.52ps
	IO:OCLK_N_TO_PAD                        : delay rf from edge +3620ps -3750ps
	IO:OCLK_P_TO_PAD                        : delay rf from edge +3640ps -3770ps
	IO:OCLK_P_TO_PAD_OE                     : delay rf from edge +3970ps -3480ps
	IO:OE_SETUPHOLD_OCLK_P                  : r setup 0ps r hold 0ps f setup 0ps f hold 0ps
	IO:OE_TO_PAD_OFF                        : delay rf pos unate +1255.55ps -1245.85ps
	IO:OE_TO_PAD_ON                         : delay rf pos unate +3970ps -3480ps
	IO:PAD_SETUPHOLD_ICLK_N                 : r setup 960ps r hold 0ps f setup 860ps f hold 0ps
	IO:PAD_SETUPHOLD_ICLK_P                 : r setup 960ps r hold 0ps f setup 860ps f hold 0ps
	IO:PAD_TO_DIN0                          : delay rf pos unate +1520ps -1780ps
	IO:PAD_TO_GB                            : delay rf pos unate +1900ps -2030ps
	PLB:CARRY_INIT                          : delay rf pos unate +220ps -200ps
	PLB:CE_SETUPHOLD_CLK                    : r setup 0ps r hold 0ps f setup 0ps f hold 0ps
	PLB:CI_TO_CO                            : delay rf pos unate +130ps -120ps
	PLB:CLK_TO_O                            : delay rf from edge +300ps -250ps
	PLB:I0_SETUPHOLD_CLK                    : r setup 490ps r hold 0ps f setup 420ps f hold 0ps
	PLB:I0_TO_O                             : delay rf binate ++710ps +-690ps -+710ps --690ps
	PLB:I1_SETUPHOLD_CLK                    : r setup 420ps r hold 0ps f setup 400ps f hold 0ps
	PLB:I1_TO_CO                            : delay rf pos unate +270ps -260ps
	PLB:I1_TO_O                             : delay rf binate ++650ps +-670ps -+650ps --670ps
	PLB:I2_SETUPHOLD_CLK                    : r setup 390ps r hold 0ps f setup 340ps f hold 0ps
	PLB:I2_TO_CO                            : delay rf pos unate +240ps -140ps
	PLB:I2_TO_O                             : delay rf binate ++620ps +-620ps -+620ps --620ps
	PLB:I3_SETUPHOLD_CLK                    : r setup 290ps r hold 0ps f setup 230ps f hold 0ps
	PLB:I3_TO_O                             : delay rf binate ++520ps +-500ps -+520ps --500ps
	PLB:RST_RECREM_CLK                      : recovery 227.7ps removal 0ps
	PLB:RST_SETUPHOLD_CLK                   : r setup 210ps r hold -255.4ps f setup 150ps f hold -281.5ps
	PLB:RST_TO_O                            : delay rf from edge +854.3ps -854.34ps
}

// iCE40LP1K- iCE40LP640-
speed SPEED5 {
	BRAM:CASCADE                            : delay rf pos unate +210ps -260ps
	BRAM:MASK_SETUPHOLD_WCLK                : r setup 390ps r hold 0ps f setup 390ps f hold 0ps
	BRAM:RADDR_SETUPHOLD_RCLK               : r setup 290ps r hold 80ps f setup 290ps f hold 80ps
	BRAM:RCLKE_SETUPHOLD_RCLK               : r setup 380ps r hold 75ps f setup 380ps f hold 75ps
	BRAM:RCLK_TO_RDATA                      : delay rf from edge +3060ps -3060ps
	BRAM:RE_SETUPHOLD_RCLK                  : r setup 140ps r hold 120ps f setup 140ps f hold 120ps
	BRAM:WADDR_SETUPHOLD_WCLK               : r setup 320ps r hold 50ps f setup 320ps f hold 50ps
	BRAM:WCLKE_SETUPHOLD_WCLK               : r setup 380ps r hold 39ps f setup 380ps f hold 39ps
	BRAM:WDATA_SETUPHOLD_WCLK               : r setup 230ps r hold 50ps f setup 230ps f hold 50ps
	BRAM:WE_SETUPHOLD_WCLK                  : r setup 190ps r hold 70ps f setup 190ps f hold 70ps
	DERATE_P_BEST                           : scalar 0.73457033308214
	DERATE_P_TYP                            : scalar 0.8483679999999998
	DERATE_P_WORST                          : scalar 0.9084633971363977
	DERATE_T                                : derate temperature linear (-0.00012t + 1.003)
	DERATE_V                                : derate voltage inverse quadratic (0.337V + 1.304V + -1.052)
	GB_FABRIC                               : delay rf pos unate +880ps -800ps
	INT:GLOBAL                              : delay rf pos unate +220ps -110ps
	INT:GLOBAL_OUT                          : delay rf pos unate +640ps -510ps
	INT:IMUX_CE                             : delay rf pos unate +860ps -790ps
	INT:IMUX_CLK                            : delay rf pos unate +440ps -330ps
	INT:IMUX_IO                             : delay rf pos unate +370ps -310ps
	INT:IMUX_LC                             : delay rf pos unate +370ps -310ps
	INT:IMUX_RST                            : delay rf pos unate +660ps -510ps
	INT:LOCAL                               : delay rf pos unate +470ps -440ps
	INT:LONG                                : delay rf pos unate +700ps -770ps
	INT:LONG_H_0                            : delay rf pos unate +200ps -210ps
	INT:LONG_H_1                            : delay rf pos unate +190ps -190ps
	INT:LONG_H_10                           : delay rf pos unate +610ps -670ps
	INT:LONG_H_11                           : delay rf pos unate +670ps -750ps
	INT:LONG_H_12                           : delay rf pos unate +700ps -770ps
	INT:LONG_H_2                            : delay rf pos unate +230ps -240ps
	INT:LONG_H_3                            : delay rf pos unate +240ps -260ps
	INT:LONG_H_4                            : delay rf pos unate +280ps -310ps
	INT:LONG_H_5                            : delay rf pos unate +330ps -370ps
	INT:LONG_H_6                            : delay rf pos unate +360ps -400ps
	INT:LONG_H_7                            : delay rf pos unate +410ps -460ps
	INT:LONG_H_8                            : delay rf pos unate +490ps -550ps
	INT:LONG_H_9                            : delay rf pos unate +560ps -620ps
	INT:LONG_TO_QUAD                        : delay rf pos unate +610ps -640ps
	INT:LONG_V_0                            : delay rf pos unate +140ps -150ps
	INT:LONG_V_1                            : delay rf pos unate +150ps -150ps
	INT:LONG_V_10                           : delay rf pos unate +560ps -620ps
	INT:LONG_V_11                           : delay rf pos unate +590ps -650ps
	INT:LONG_V_12                           : delay rf pos unate +700ps -770ps
	INT:LONG_V_2                            : delay rf pos unate +200ps -220ps
	INT:LONG_V_3                            : delay rf pos unate +210ps -240ps
	INT:LONG_V_4                            : delay rf pos unate +260ps -300ps
	INT:LONG_V_5                            : delay rf pos unate +340ps -380ps
	INT:LONG_V_6                            : delay rf pos unate +370ps -410ps
	INT:LONG_V_7                            : delay rf pos unate +400ps -450ps
	INT:LONG_V_8                            : delay rf pos unate +510ps -560ps
	INT:LONG_V_9                            : delay rf pos unate +540ps -600ps
	INT:OUT_TO_LONG                         : delay rf pos unate +700ps -770ps
	INT:OUT_TO_QUAD                         : delay rf pos unate +500ps -530ps
	INT:QUAD                                : delay rf pos unate +500ps -530ps
	INT:QUAD_H_0                            : delay rf pos unate +210ps -200ps
	INT:QUAD_H_1                            : delay rf pos unate +250ps -240ps
	INT:QUAD_H_2                            : delay rf pos unate +290ps -290ps
	INT:QUAD_H_3                            : delay rf pos unate +330ps -330ps
	INT:QUAD_H_4                            : delay rf pos unate +430ps -450ps
	INT:QUAD_IO                             : delay rf pos unate +410ps -460ps
	INT:QUAD_V_0                            : delay rf pos unate +290ps -270ps
	INT:QUAD_V_1                            : delay rf pos unate +290ps -280ps
	INT:QUAD_V_2                            : delay rf pos unate +360ps -360ps
	INT:QUAD_V_3                            : delay rf pos unate +450ps -480ps
	INT:QUAD_V_4                            : delay rf pos unate +500ps -530ps
	IO:CE_SETUPHOLD_ICLK                    : r setup 110ps r hold 0ps f setup 100ps f hold 0ps
	IO:CE_SETUPHOLD_OCLK                    : r setup 110ps r hold 0ps f setup 100ps f hold 0ps
	IO:DOUT0_SETUPHOLD_OCLK_P               : r setup 110ps r hold 0ps f setup 100ps f hold 0ps
	IO:DOUT0_TO_PADOUT                      : delay rf pos unate +2860ps -3190ps
	IO:DOUT1_SETUPHOLD_OCLK_N               : r setup 110ps r hold 0ps f setup 100ps f hold 0ps
	IO:ICLK_N_TO_DIN1                       : delay rf from edge +200ps -200ps
	IO:ICLK_P_TO_DIN0                       : delay rf from edge +200ps -200ps
	IO:LATCH_TO_DIN0                        : delay rf pos unate +490ps -530ps
	IO:OCLK_N_TO_PADOUT                     : delay rf from edge +160ps -200ps
	IO:OCLK_P_TO_PADOEN                     : delay rf from edge +160ps -200ps
	IO:OCLK_P_TO_PADOUT                     : delay rf from edge +160ps -200ps
	IO:OE_SETUPHOLD_OCLK_P                  : r setup 110ps r hold 0ps f setup 100ps f hold 0ps
	IO:OE_TO_PADOEN                         : delay rf pos unate +250ps -300ps
	IO:PADIN_SETUPHOLD_ICLK_N               : r setup 2345.3ps r hold 0ps f setup 2335.3ps f hold 0ps
	IO:PADIN_SETUPHOLD_ICLK_P               : r setup 2345.3ps r hold 0ps f setup 2335.3ps f hold 0ps
	IO:PADIN_TO_DIN0                        : delay rf pos unate +880ps -660ps
	IO:PADIN_TO_GB                          : delay rf pos unate +2008.2ps -1788.2ps
	IOB_1.8:PADOEN_TO_PAD                   : delay rf pos unate +2707ps -2824ps
	IOB_1.8:PADOUT_TO_PAD                   : delay rf pos unate +2824ps -2707ps
	IOB_1.8:PADOUT_TO_PAD_RES               : res rf +51 -53
	IOB_1.8:PAD_TO_PADIN                    : delay rf pos unate +850ps -770ps
	IOB_2.5:PADOEN_TO_PAD                   : delay rf pos unate +1973ps -1942ps
	IOB_2.5:PADOUT_TO_PAD                   : delay rf pos unate +1941.5ps -1973.2ps
	IOB_2.5:PADOUT_TO_PAD_RES               : res rf +35 -38
	IOB_2.5:PAD_TO_PADIN                    : delay rf pos unate +590ps -540ps
	IOB_3.3:PADOEN_TO_PAD                   : delay rf pos unate +1768ps -1634ps
	IOB_3.3:PADOUT_TO_PAD                   : delay rf pos unate +1634ps -1768ps
	IOB_3.3:PADOUT_TO_PAD_RES               : res rf +28 -32
	IOB_3.3:PAD_TO_PADIN                    : delay rf pos unate +510ps -460ps
	IOB_W_1.8:PADOEN_TO_PAD                 : delay rf pos unate +2631ps -2965ps
	IOB_W_1.8:PADOUT_TO_PAD                 : delay rf pos unate +2824ps -2707ps
	IOB_W_1.8:PADOUT_TO_PAD_RES             : res rf +51 -53
	IOB_W_1.8:PAD_TO_PADIN                  : delay rf pos unate +850ps -770ps
	IOB_W_2.5:PADOEN_TO_PAD                 : delay rf pos unate +1902ps -1990ps
	IOB_W_2.5:PADOUT_TO_PAD                 : delay rf pos unate +1941.5ps -1973.2ps
	IOB_W_2.5:PADOUT_TO_PAD_RES             : res rf +35 -38
	IOB_W_2.5:PAD_TO_PADIN                  : delay rf pos unate +590ps -540ps
	IOB_W_3.3:PADOEN_TO_PAD                 : delay rf pos unate +1681ps -1617ps
	IOB_W_3.3:PADOUT_TO_PAD                 : delay rf pos unate +1634ps -1768ps
	IOB_W_3.3:PADOUT_TO_PAD_RES             : res rf +28 -32
	IOB_W_3.3:PAD_TO_PADIN                  : delay rf pos unate +510ps -460ps
	PLB:CARRY_INIT                          : delay rf pos unate +280ps -250ps
	PLB:CE_SETUPHOLD_CLK                    : r setup 0ps r hold 0ps f setup 0ps f hold 0ps
	PLB:CI_TO_CO                            : delay rf pos unate +180ps -150ps
	PLB:CLK_TO_O                            : delay rf from edge +770ps -770ps
	PLB:I0_SETUPHOLD_CLK                    : r setup 670ps r hold 0ps f setup 570ps f hold 0ps
	PLB:I0_TO_CASC                          : delay rf binate ++520ps +-550ps -+520ps --550ps
	PLB:I0_TO_O                             : delay rf binate ++640ps +-550ps -+640ps --550ps
	PLB:I1_SETUPHOLD_CLK                    : r setup 570ps r hold 0ps f setup 540ps f hold 0ps
	PLB:I1_TO_CASC                          : delay rf binate ++460ps +-540ps -+460ps --540ps
	PLB:I1_TO_CO                            : delay rf pos unate +370ps -350ps
	PLB:I1_TO_O                             : delay rf binate ++570ps +-540ps -+570ps --540ps
	PLB:I2_SETUPHOLD_CLK                    : r setup 530ps r hold 0ps f setup 460ps f hold 0ps
	PLB:I2_TO_CASC                          : delay rf binate ++440ps +-490ps -+440ps --490ps
	PLB:I2_TO_CO                            : delay rf pos unate +330ps -190ps
	PLB:I2_TO_O                             : delay rf binate ++540ps +-500ps -+540ps --500ps
	PLB:I3_SETUPHOLD_CLK                    : r setup 390ps r hold 0ps f setup 310ps f hold 0ps
	PLB:I3_TO_CASC                          : delay rf binate ++380ps +-390ps -+380ps --390ps
	PLB:I3_TO_O                             : delay rf binate ++450ps +-410ps -+450ps --410ps
	PLB:RST_RECREM_CLK                      : recovery 227.7ps removal 0ps
	PLB:RST_SETUPHOLD_CLK                   : r setup 290ps r hold -255.4ps f setup 200ps f hold -281.5ps
	PLB:RST_TO_O                            : delay rf from edge +854.3ps -854.34ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTCOREA_DELAY: delay rf pos unate +1250ps -1270ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTCOREA_EXTERNAL: delay rf pos unate +-670ps --630ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTCOREA_PHASE_AND_DELAY: delay rf pos unate +580ps -580ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTCOREA_SIMPLE: delay rf pos unate +2010ps -1970ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTCOREB_DELAY: delay rf pos unate +1150ps -1180ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTCOREB_EXTERNAL: delay rf pos unate +-670ps --630ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTCOREB_PHASE_AND_DELAY: delay rf pos unate +490ps -490ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTCOREB_SIMPLE: delay rf pos unate +1910ps -1880ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTGLOBALA_DELAY: delay rf pos unate +1810ps -1630ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTGLOBALA_EXTERNAL: delay rf pos unate +-670ps --630ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTGLOBALA_PHASE_AND_DELAY: delay rf pos unate +1400ps -1190ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTGLOBALA_SIMPLE: delay rf pos unate +2570ps -2330ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTGLOBALB_DELAY: delay rf pos unate +1360ps -1520ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTGLOBALB_EXTERNAL: delay rf pos unate +-670ps --630ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTGLOBALB_PHASE_AND_DELAY: delay rf pos unate +450ps -580ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTGLOBALB_SIMPLE: delay rf pos unate +2120ps -2220ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTCOREA_DELAY : delay rf pos unate +1540ps -1610ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTCOREA_EXTERNAL: delay rf pos unate +-380ps --290ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTCOREA_PHASE_AND_DELAY: delay rf pos unate +870ps -910ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTCOREA_SIMPLE: delay rf pos unate +2300ps -2310ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTCOREB_DELAY : delay rf pos unate +1440ps -1520ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTCOREB_EXTERNAL: delay rf pos unate +-380ps --290ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTCOREB_PHASE_AND_DELAY: delay rf pos unate +770ps -820ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTCOREB_SIMPLE: delay rf pos unate +2200ps -2220ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTGLOBALA_DELAY: delay rf pos unate +2100ps -1970ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTGLOBALA_EXTERNAL: delay rf pos unate +-380ps --290ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTGLOBALA_PHASE_AND_DELAY: delay rf pos unate +1440ps -1270ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTGLOBALA_SIMPLE: delay rf pos unate +2860ps -2670ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTGLOBALB_DELAY: delay rf pos unate +1650ps -1860ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTGLOBALB_EXTERNAL: delay rf pos unate +-380ps --290ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTGLOBALB_PHASE_AND_DELAY: delay rf pos unate +990ps -1160ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTGLOBALB_SIMPLE: delay rf pos unate +2410ps -2560ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTCOREA_DELAY  : delay rf pos unate +670ps -540ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTCOREA_EXTERNAL: delay rf pos unate +670ps -540ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTCOREA_PHASE_AND_DELAY: delay rf pos unate +670ps -540ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTCOREA_SIMPLE : delay rf pos unate +670ps -540ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTCOREB_DELAY  : delay rf pos unate +1440ps -1520ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTCOREB_EXTERNAL: delay rf pos unate +-380ps --290ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTCOREB_PHASE_AND_DELAY: delay rf pos unate +770ps -820ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTCOREB_SIMPLE : delay rf pos unate +2200ps -2220ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTGLOBALA_DELAY: delay rf pos unate +850ps -900ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTGLOBALA_EXTERNAL: delay rf pos unate +850ps -900ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTGLOBALA_PHASE_AND_DELAY: delay rf pos unate +850ps -900ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTGLOBALA_SIMPLE: delay rf pos unate +850ps -900ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTGLOBALB_DELAY: delay rf pos unate +1650ps -1860ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTGLOBALB_EXTERNAL: delay rf pos unate +-380ps --290ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTGLOBALB_PHASE_AND_DELAY: delay rf pos unate +990ps -1160ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTGLOBALB_SIMPLE: delay rf pos unate +2410ps -2560ps
	PLL40_CORE:REFERENCECLK_TO_PLLOUTCORE_DELAY: delay rf pos unate +1250ps -1270ps
	PLL40_CORE:REFERENCECLK_TO_PLLOUTCORE_EXTERNAL: delay rf pos unate +-670ps --630ps
	PLL40_CORE:REFERENCECLK_TO_PLLOUTCORE_PHASE_AND_DELAY: delay rf pos unate +580ps -580ps
	PLL40_CORE:REFERENCECLK_TO_PLLOUTCORE_SIMPLE: delay rf pos unate +3740ps -3700ps
	PLL40_CORE:REFERENCECLK_TO_PLLOUTGLOBAL_DELAY: delay rf pos unate +1810ps -1630ps
	PLL40_CORE:REFERENCECLK_TO_PLLOUTGLOBAL_EXTERNAL: delay rf pos unate +-670ps --630ps
	PLL40_CORE:REFERENCECLK_TO_PLLOUTGLOBAL_PHASE_AND_DELAY: delay rf pos unate +1150ps -940ps
	PLL40_CORE:REFERENCECLK_TO_PLLOUTGLOBAL_SIMPLE: delay rf pos unate +4300ps -4060ps
	PLL40_PAD:PLLIN_TO_PLLOUTCORE_DELAY     : delay rf pos unate +1540ps -1610ps
	PLL40_PAD:PLLIN_TO_PLLOUTCORE_EXTERNAL  : delay rf pos unate +-380ps --290ps
	PLL40_PAD:PLLIN_TO_PLLOUTCORE_PHASE_AND_DELAY: delay rf pos unate +870ps -910ps
	PLL40_PAD:PLLIN_TO_PLLOUTCORE_SIMPLE    : delay rf pos unate +2300ps -2310ps
	PLL40_PAD:PLLIN_TO_PLLOUTGLOBAL_DELAY   : delay rf pos unate +2100ps -1970ps
	PLL40_PAD:PLLIN_TO_PLLOUTGLOBAL_EXTERNAL: delay rf pos unate +-380ps --290ps
	PLL40_PAD:PLLIN_TO_PLLOUTGLOBAL_PHASE_AND_DELAY: delay rf pos unate +1440ps -1270ps
	PLL40_PAD:PLLIN_TO_PLLOUTGLOBAL_SIMPLE  : delay rf pos unate +2860ps -2670ps
}

// iCE40HX1K-
speed SPEED6 {
	BRAM:CASCADE                            : delay rf pos unate +210ps -260ps
	BRAM:MASK_SETUPHOLD_WCLK                : r setup 390ps r hold 0ps f setup 390ps f hold 0ps
	BRAM:RADDR_SETUPHOLD_RCLK               : r setup 290ps r hold 80ps f setup 290ps f hold 80ps
	BRAM:RCLKE_SETUPHOLD_RCLK               : r setup 380ps r hold 75ps f setup 380ps f hold 75ps
	BRAM:RCLK_TO_RDATA                      : delay rf from edge +3060ps -3060ps
	BRAM:RE_SETUPHOLD_RCLK                  : r setup 140ps r hold 120ps f setup 140ps f hold 120ps
	BRAM:WADDR_SETUPHOLD_WCLK               : r setup 320ps r hold 50ps f setup 320ps f hold 50ps
	BRAM:WCLKE_SETUPHOLD_WCLK               : r setup 380ps r hold 39ps f setup 380ps f hold 39ps
	BRAM:WDATA_SETUPHOLD_WCLK               : r setup 230ps r hold 50ps f setup 230ps f hold 50ps
	BRAM:WE_SETUPHOLD_WCLK                  : r setup 190ps r hold 70ps f setup 190ps f hold 70ps
	DERATE_P                                : scalar 0.6220512916352675
	DERATE_T                                : derate temperature linear (0.0001722t + 0.996)
	DERATE_V                                : derate voltage inverse quadratic (-0.135V + 2.013V + -1.223)
	GB_FABRIC                               : delay rf pos unate +880ps -800ps
	INT:GLOBAL                              : delay rf pos unate +220ps -110ps
	INT:GLOBAL_OUT                          : delay rf pos unate +640ps -510ps
	INT:IMUX_CE                             : delay rf pos unate +860ps -790ps
	INT:IMUX_CLK                            : delay rf pos unate +440ps -330ps
	INT:IMUX_IO                             : delay rf pos unate +370ps -310ps
	INT:IMUX_LC                             : delay rf pos unate +370ps -310ps
	INT:IMUX_RST                            : delay rf pos unate +660ps -510ps
	INT:LOCAL                               : delay rf pos unate +470ps -440ps
	INT:LONG                                : delay rf pos unate +700ps -770ps
	INT:LONG_H_0                            : delay rf pos unate +200ps -210ps
	INT:LONG_H_1                            : delay rf pos unate +190ps -190ps
	INT:LONG_H_10                           : delay rf pos unate +610ps -670ps
	INT:LONG_H_11                           : delay rf pos unate +670ps -750ps
	INT:LONG_H_12                           : delay rf pos unate +700ps -770ps
	INT:LONG_H_2                            : delay rf pos unate +230ps -240ps
	INT:LONG_H_3                            : delay rf pos unate +240ps -260ps
	INT:LONG_H_4                            : delay rf pos unate +280ps -310ps
	INT:LONG_H_5                            : delay rf pos unate +330ps -370ps
	INT:LONG_H_6                            : delay rf pos unate +360ps -400ps
	INT:LONG_H_7                            : delay rf pos unate +410ps -460ps
	INT:LONG_H_8                            : delay rf pos unate +490ps -550ps
	INT:LONG_H_9                            : delay rf pos unate +560ps -620ps
	INT:LONG_TO_QUAD                        : delay rf pos unate +610ps -640ps
	INT:LONG_V_0                            : delay rf pos unate +140ps -150ps
	INT:LONG_V_1                            : delay rf pos unate +150ps -150ps
	INT:LONG_V_10                           : delay rf pos unate +560ps -620ps
	INT:LONG_V_11                           : delay rf pos unate +590ps -650ps
	INT:LONG_V_12                           : delay rf pos unate +700ps -770ps
	INT:LONG_V_2                            : delay rf pos unate +200ps -220ps
	INT:LONG_V_3                            : delay rf pos unate +210ps -240ps
	INT:LONG_V_4                            : delay rf pos unate +260ps -300ps
	INT:LONG_V_5                            : delay rf pos unate +340ps -380ps
	INT:LONG_V_6                            : delay rf pos unate +370ps -410ps
	INT:LONG_V_7                            : delay rf pos unate +400ps -450ps
	INT:LONG_V_8                            : delay rf pos unate +510ps -560ps
	INT:LONG_V_9                            : delay rf pos unate +540ps -600ps
	INT:OUT_TO_LONG                         : delay rf pos unate +700ps -770ps
	INT:OUT_TO_QUAD                         : delay rf pos unate +500ps -530ps
	INT:QUAD                                : delay rf pos unate +500ps -530ps
	INT:QUAD_H_0                            : delay rf pos unate +210ps -200ps
	INT:QUAD_H_1                            : delay rf pos unate +250ps -240ps
	INT:QUAD_H_2                            : delay rf pos unate +290ps -290ps
	INT:QUAD_H_3                            : delay rf pos unate +330ps -330ps
	INT:QUAD_H_4                            : delay rf pos unate +430ps -450ps
	INT:QUAD_IO                             : delay rf pos unate +410ps -460ps
	INT:QUAD_V_0                            : delay rf pos unate +290ps -270ps
	INT:QUAD_V_1                            : delay rf pos unate +290ps -280ps
	INT:QUAD_V_2                            : delay rf pos unate +360ps -360ps
	INT:QUAD_V_3                            : delay rf pos unate +450ps -480ps
	INT:QUAD_V_4                            : delay rf pos unate +500ps -530ps
	IO:CE_SETUPHOLD_ICLK                    : r setup 110ps r hold 0ps f setup 100ps f hold 0ps
	IO:CE_SETUPHOLD_OCLK                    : r setup 110ps r hold 0ps f setup 100ps f hold 0ps
	IO:DOUT0_SETUPHOLD_OCLK_P               : r setup 110ps r hold 0ps f setup 100ps f hold 0ps
	IO:DOUT0_TO_PADOUT                      : delay rf pos unate +2860ps -3190ps
	IO:DOUT1_SETUPHOLD_OCLK_N               : r setup 110ps r hold 0ps f setup 100ps f hold 0ps
	IO:ICLK_N_TO_DIN1                       : delay rf from edge +200ps -200ps
	IO:ICLK_P_TO_DIN0                       : delay rf from edge +200ps -200ps
	IO:LATCH_TO_DIN0                        : delay rf pos unate +490ps -530ps
	IO:OCLK_N_TO_PADOUT                     : delay rf from edge +160ps -200ps
	IO:OCLK_P_TO_PADOEN                     : delay rf from edge +160ps -200ps
	IO:OCLK_P_TO_PADOUT                     : delay rf from edge +160ps -200ps
	IO:OE_SETUPHOLD_OCLK_P                  : r setup 110ps r hold 0ps f setup 100ps f hold 0ps
	IO:OE_TO_PADOEN                         : delay rf pos unate +250ps -300ps
	IO:PADIN_SETUPHOLD_ICLK_N               : r setup 2345.3ps r hold 0ps f setup 2335.3ps f hold 0ps
	IO:PADIN_SETUPHOLD_ICLK_P               : r setup 2345.3ps r hold 0ps f setup 2335.3ps f hold 0ps
	IO:PADIN_TO_DIN0                        : delay rf pos unate +880ps -660ps
	IO:PADIN_TO_GB                          : delay rf pos unate +2008.2ps -1788.2ps
	IOB_1.8:PADOEN_TO_PAD                   : delay rf pos unate +2707ps -2824ps
	IOB_1.8:PADOUT_TO_PAD                   : delay rf pos unate +2824ps -2707ps
	IOB_1.8:PADOUT_TO_PAD_RES               : res rf +51 -53
	IOB_1.8:PAD_TO_PADIN                    : delay rf pos unate +850ps -770ps
	IOB_2.5:PADOEN_TO_PAD                   : delay rf pos unate +1973ps -1942ps
	IOB_2.5:PADOUT_TO_PAD                   : delay rf pos unate +1941.5ps -1973.2ps
	IOB_2.5:PADOUT_TO_PAD_RES               : res rf +35 -38
	IOB_2.5:PAD_TO_PADIN                    : delay rf pos unate +590ps -540ps
	IOB_3.3:PADOEN_TO_PAD                   : delay rf pos unate +1768ps -1634ps
	IOB_3.3:PADOUT_TO_PAD                   : delay rf pos unate +1634ps -1768ps
	IOB_3.3:PADOUT_TO_PAD_RES               : res rf +28 -32
	IOB_3.3:PAD_TO_PADIN                    : delay rf pos unate +510ps -460ps
	IOB_W_1.8:PADOEN_TO_PAD                 : delay rf pos unate +2631ps -2965ps
	IOB_W_1.8:PADOUT_TO_PAD                 : delay rf pos unate +2824ps -2707ps
	IOB_W_1.8:PADOUT_TO_PAD_RES             : res rf +51 -53
	IOB_W_1.8:PAD_TO_PADIN                  : delay rf pos unate +850ps -770ps
	IOB_W_2.5:PADOEN_TO_PAD                 : delay rf pos unate +1902ps -1990ps
	IOB_W_2.5:PADOUT_TO_PAD                 : delay rf pos unate +1941.5ps -1973.2ps
	IOB_W_2.5:PADOUT_TO_PAD_RES             : res rf +35 -38
	IOB_W_2.5:PAD_TO_PADIN                  : delay rf pos unate +590ps -540ps
	IOB_W_3.3:PADOEN_TO_PAD                 : delay rf pos unate +1681ps -1617ps
	IOB_W_3.3:PADOUT_TO_PAD                 : delay rf pos unate +1634ps -1768ps
	IOB_W_3.3:PADOUT_TO_PAD_RES             : res rf +28 -32
	IOB_W_3.3:PAD_TO_PADIN                  : delay rf pos unate +510ps -460ps
	PLB:CARRY_INIT                          : delay rf pos unate +280ps -250ps
	PLB:CE_SETUPHOLD_CLK                    : r setup 0ps r hold 0ps f setup 0ps f hold 0ps
	PLB:CI_TO_CO                            : delay rf pos unate +180ps -150ps
	PLB:CLK_TO_O                            : delay rf from edge +770ps -770ps
	PLB:I0_SETUPHOLD_CLK                    : r setup 670ps r hold 0ps f setup 570ps f hold 0ps
	PLB:I0_TO_CASC                          : delay rf binate ++520ps +-550ps -+520ps --550ps
	PLB:I0_TO_O                             : delay rf binate ++640ps +-550ps -+640ps --550ps
	PLB:I1_SETUPHOLD_CLK                    : r setup 570ps r hold 0ps f setup 540ps f hold 0ps
	PLB:I1_TO_CASC                          : delay rf binate ++460ps +-540ps -+460ps --540ps
	PLB:I1_TO_CO                            : delay rf pos unate +370ps -350ps
	PLB:I1_TO_O                             : delay rf binate ++570ps +-540ps -+570ps --540ps
	PLB:I2_SETUPHOLD_CLK                    : r setup 530ps r hold 0ps f setup 460ps f hold 0ps
	PLB:I2_TO_CASC                          : delay rf binate ++440ps +-490ps -+440ps --490ps
	PLB:I2_TO_CO                            : delay rf pos unate +330ps -190ps
	PLB:I2_TO_O                             : delay rf binate ++540ps +-500ps -+540ps --500ps
	PLB:I3_SETUPHOLD_CLK                    : r setup 390ps r hold 0ps f setup 310ps f hold 0ps
	PLB:I3_TO_CASC                          : delay rf binate ++380ps +-390ps -+380ps --390ps
	PLB:I3_TO_O                             : delay rf binate ++450ps +-410ps -+450ps --410ps
	PLB:RST_RECREM_CLK                      : recovery 227.7ps removal 0ps
	PLB:RST_SETUPHOLD_CLK                   : r setup 290ps r hold -255.4ps f setup 200ps f hold -281.5ps
	PLB:RST_TO_O                            : delay rf from edge +854.3ps -854.34ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTCOREA_DELAY: delay rf pos unate +1250ps -1270ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTCOREA_EXTERNAL: delay rf pos unate +-670ps --630ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTCOREA_PHASE_AND_DELAY: delay rf pos unate +580ps -580ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTCOREA_SIMPLE: delay rf pos unate +2010ps -1970ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTCOREB_DELAY: delay rf pos unate +1150ps -1180ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTCOREB_EXTERNAL: delay rf pos unate +-670ps --630ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTCOREB_PHASE_AND_DELAY: delay rf pos unate +490ps -490ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTCOREB_SIMPLE: delay rf pos unate +1910ps -1880ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTGLOBALA_DELAY: delay rf pos unate +1810ps -1630ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTGLOBALA_EXTERNAL: delay rf pos unate +-670ps --630ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTGLOBALA_PHASE_AND_DELAY: delay rf pos unate +1400ps -1190ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTGLOBALA_SIMPLE: delay rf pos unate +2570ps -2330ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTGLOBALB_DELAY: delay rf pos unate +1360ps -1520ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTGLOBALB_EXTERNAL: delay rf pos unate +-670ps --630ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTGLOBALB_PHASE_AND_DELAY: delay rf pos unate +450ps -580ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTGLOBALB_SIMPLE: delay rf pos unate +2120ps -2220ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTCOREA_DELAY : delay rf pos unate +1540ps -1610ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTCOREA_EXTERNAL: delay rf pos unate +-380ps --290ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTCOREA_PHASE_AND_DELAY: delay rf pos unate +870ps -910ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTCOREA_SIMPLE: delay rf pos unate +2300ps -2310ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTCOREB_DELAY : delay rf pos unate +1440ps -1520ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTCOREB_EXTERNAL: delay rf pos unate +-380ps --290ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTCOREB_PHASE_AND_DELAY: delay rf pos unate +770ps -820ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTCOREB_SIMPLE: delay rf pos unate +2200ps -2220ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTGLOBALA_DELAY: delay rf pos unate +2100ps -1970ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTGLOBALA_EXTERNAL: delay rf pos unate +-380ps --290ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTGLOBALA_PHASE_AND_DELAY: delay rf pos unate +1440ps -1270ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTGLOBALA_SIMPLE: delay rf pos unate +2860ps -2670ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTGLOBALB_DELAY: delay rf pos unate +1650ps -1860ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTGLOBALB_EXTERNAL: delay rf pos unate +-380ps --290ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTGLOBALB_PHASE_AND_DELAY: delay rf pos unate +990ps -1160ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTGLOBALB_SIMPLE: delay rf pos unate +2410ps -2560ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTCOREA_DELAY  : delay rf pos unate +670ps -540ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTCOREA_EXTERNAL: delay rf pos unate +670ps -540ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTCOREA_PHASE_AND_DELAY: delay rf pos unate +670ps -540ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTCOREA_SIMPLE : delay rf pos unate +670ps -540ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTCOREB_DELAY  : delay rf pos unate +1440ps -1520ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTCOREB_EXTERNAL: delay rf pos unate +-380ps --290ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTCOREB_PHASE_AND_DELAY: delay rf pos unate +770ps -820ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTCOREB_SIMPLE : delay rf pos unate +2200ps -2220ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTGLOBALA_DELAY: delay rf pos unate +850ps -900ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTGLOBALA_EXTERNAL: delay rf pos unate +850ps -900ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTGLOBALA_PHASE_AND_DELAY: delay rf pos unate +850ps -900ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTGLOBALA_SIMPLE: delay rf pos unate +850ps -900ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTGLOBALB_DELAY: delay rf pos unate +1650ps -1860ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTGLOBALB_EXTERNAL: delay rf pos unate +-380ps --290ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTGLOBALB_PHASE_AND_DELAY: delay rf pos unate +990ps -1160ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTGLOBALB_SIMPLE: delay rf pos unate +2410ps -2560ps
	PLL40_CORE:REFERENCECLK_TO_PLLOUTCORE_DELAY: delay rf pos unate +1250ps -1270ps
	PLL40_CORE:REFERENCECLK_TO_PLLOUTCORE_EXTERNAL: delay rf pos unate +-670ps --630ps
	PLL40_CORE:REFERENCECLK_TO_PLLOUTCORE_PHASE_AND_DELAY: delay rf pos unate +580ps -580ps
	PLL40_CORE:REFERENCECLK_TO_PLLOUTCORE_SIMPLE: delay rf pos unate +3740ps -3700ps
	PLL40_CORE:REFERENCECLK_TO_PLLOUTGLOBAL_DELAY: delay rf pos unate +1810ps -1630ps
	PLL40_CORE:REFERENCECLK_TO_PLLOUTGLOBAL_EXTERNAL: delay rf pos unate +-670ps --630ps
	PLL40_CORE:REFERENCECLK_TO_PLLOUTGLOBAL_PHASE_AND_DELAY: delay rf pos unate +1150ps -940ps
	PLL40_CORE:REFERENCECLK_TO_PLLOUTGLOBAL_SIMPLE: delay rf pos unate +4300ps -4060ps
	PLL40_PAD:PLLIN_TO_PLLOUTCORE_DELAY     : delay rf pos unate +1540ps -1610ps
	PLL40_PAD:PLLIN_TO_PLLOUTCORE_EXTERNAL  : delay rf pos unate +-380ps --290ps
	PLL40_PAD:PLLIN_TO_PLLOUTCORE_PHASE_AND_DELAY: delay rf pos unate +870ps -910ps
	PLL40_PAD:PLLIN_TO_PLLOUTCORE_SIMPLE    : delay rf pos unate +2300ps -2310ps
	PLL40_PAD:PLLIN_TO_PLLOUTGLOBAL_DELAY   : delay rf pos unate +2100ps -1970ps
	PLL40_PAD:PLLIN_TO_PLLOUTGLOBAL_EXTERNAL: delay rf pos unate +-380ps --290ps
	PLL40_PAD:PLLIN_TO_PLLOUTGLOBAL_PHASE_AND_DELAY: delay rf pos unate +1440ps -1270ps
	PLL40_PAD:PLLIN_TO_PLLOUTGLOBAL_SIMPLE  : delay rf pos unate +2860ps -2670ps
}

// iCE40HX640-
speed SPEED7 {
	BRAM:CASCADE                            : delay rf pos unate +210ps -260ps
	BRAM:MASK_SETUPHOLD_WCLK                : r setup 390ps r hold 0ps f setup 390ps f hold 0ps
	BRAM:RADDR_SETUPHOLD_RCLK               : r setup 290ps r hold 80ps f setup 290ps f hold 80ps
	BRAM:RCLKE_SETUPHOLD_RCLK               : r setup 380ps r hold 75ps f setup 380ps f hold 75ps
	BRAM:RCLK_TO_RDATA                      : delay rf from edge +3060ps -3060ps
	BRAM:RE_SETUPHOLD_RCLK                  : r setup 140ps r hold 120ps f setup 140ps f hold 120ps
	BRAM:WADDR_SETUPHOLD_WCLK               : r setup 320ps r hold 50ps f setup 320ps f hold 50ps
	BRAM:WCLKE_SETUPHOLD_WCLK               : r setup 380ps r hold 39ps f setup 380ps f hold 39ps
	BRAM:WDATA_SETUPHOLD_WCLK               : r setup 230ps r hold 50ps f setup 230ps f hold 50ps
	BRAM:WE_SETUPHOLD_WCLK                  : r setup 190ps r hold 70ps f setup 190ps f hold 70ps
	DERATE_P                                : scalar 0.6220512916352675
	DERATE_T                                : derate temperature linear (0.0001722t + 0.996)
	DERATE_V                                : derate voltage inverse quadratic (-0.135V + 2.013V + -1.223)
	GB_FABRIC                               : delay rf pos unate +880ps -800ps
	INT:GLOBAL                              : delay rf pos unate +220ps -110ps
	INT:GLOBAL_OUT                          : delay rf pos unate +640ps -510ps
	INT:IMUX_CE                             : delay rf pos unate +860ps -790ps
	INT:IMUX_CLK                            : delay rf pos unate +440ps -330ps
	INT:IMUX_IO                             : delay rf pos unate +370ps -310ps
	INT:IMUX_LC                             : delay rf pos unate +370ps -310ps
	INT:IMUX_RST                            : delay rf pos unate +660ps -510ps
	INT:LOCAL                               : delay rf pos unate +470ps -440ps
	INT:LONG                                : delay rf pos unate +700ps -770ps
	INT:LONG_H_0                            : delay rf pos unate +200ps -210ps
	INT:LONG_H_1                            : delay rf pos unate +190ps -190ps
	INT:LONG_H_10                           : delay rf pos unate +610ps -670ps
	INT:LONG_H_11                           : delay rf pos unate +670ps -750ps
	INT:LONG_H_12                           : delay rf pos unate +700ps -770ps
	INT:LONG_H_2                            : delay rf pos unate +230ps -240ps
	INT:LONG_H_3                            : delay rf pos unate +240ps -260ps
	INT:LONG_H_4                            : delay rf pos unate +280ps -310ps
	INT:LONG_H_5                            : delay rf pos unate +330ps -370ps
	INT:LONG_H_6                            : delay rf pos unate +360ps -400ps
	INT:LONG_H_7                            : delay rf pos unate +410ps -460ps
	INT:LONG_H_8                            : delay rf pos unate +490ps -550ps
	INT:LONG_H_9                            : delay rf pos unate +560ps -620ps
	INT:LONG_TO_QUAD                        : delay rf pos unate +610ps -640ps
	INT:LONG_V_0                            : delay rf pos unate +140ps -150ps
	INT:LONG_V_1                            : delay rf pos unate +150ps -150ps
	INT:LONG_V_10                           : delay rf pos unate +560ps -620ps
	INT:LONG_V_11                           : delay rf pos unate +590ps -650ps
	INT:LONG_V_12                           : delay rf pos unate +700ps -770ps
	INT:LONG_V_2                            : delay rf pos unate +200ps -220ps
	INT:LONG_V_3                            : delay rf pos unate +210ps -240ps
	INT:LONG_V_4                            : delay rf pos unate +260ps -300ps
	INT:LONG_V_5                            : delay rf pos unate +340ps -380ps
	INT:LONG_V_6                            : delay rf pos unate +370ps -410ps
	INT:LONG_V_7                            : delay rf pos unate +400ps -450ps
	INT:LONG_V_8                            : delay rf pos unate +510ps -560ps
	INT:LONG_V_9                            : delay rf pos unate +540ps -600ps
	INT:OUT_TO_LONG                         : delay rf pos unate +700ps -770ps
	INT:OUT_TO_QUAD                         : delay rf pos unate +500ps -530ps
	INT:QUAD                                : delay rf pos unate +500ps -530ps
	INT:QUAD_H_0                            : delay rf pos unate +210ps -200ps
	INT:QUAD_H_1                            : delay rf pos unate +250ps -240ps
	INT:QUAD_H_2                            : delay rf pos unate +290ps -290ps
	INT:QUAD_H_3                            : delay rf pos unate +330ps -330ps
	INT:QUAD_H_4                            : delay rf pos unate +430ps -450ps
	INT:QUAD_IO                             : delay rf pos unate +410ps -460ps
	INT:QUAD_V_0                            : delay rf pos unate +290ps -270ps
	INT:QUAD_V_1                            : delay rf pos unate +290ps -280ps
	INT:QUAD_V_2                            : delay rf pos unate +360ps -360ps
	INT:QUAD_V_3                            : delay rf pos unate +450ps -480ps
	INT:QUAD_V_4                            : delay rf pos unate +500ps -530ps
	IO:CE_SETUPHOLD_ICLK                    : r setup 110ps r hold 0ps f setup 100ps f hold 0ps
	IO:CE_SETUPHOLD_OCLK                    : r setup 110ps r hold 0ps f setup 100ps f hold 0ps
	IO:DOUT0_SETUPHOLD_OCLK_P               : r setup 110ps r hold 0ps f setup 100ps f hold 0ps
	IO:DOUT0_TO_PADOUT                      : delay rf pos unate +2860ps -3190ps
	IO:DOUT1_SETUPHOLD_OCLK_N               : r setup 110ps r hold 0ps f setup 100ps f hold 0ps
	IO:ICLK_N_TO_DIN1                       : delay rf from edge +200ps -200ps
	IO:ICLK_P_TO_DIN0                       : delay rf from edge +200ps -200ps
	IO:LATCH_TO_DIN0                        : delay rf pos unate +490ps -530ps
	IO:OCLK_N_TO_PADOUT                     : delay rf from edge +160ps -200ps
	IO:OCLK_P_TO_PADOEN                     : delay rf from edge +160ps -200ps
	IO:OCLK_P_TO_PADOUT                     : delay rf from edge +160ps -200ps
	IO:OE_SETUPHOLD_OCLK_P                  : r setup 110ps r hold 0ps f setup 100ps f hold 0ps
	IO:OE_TO_PADOEN                         : delay rf pos unate +250ps -300ps
	IO:PADIN_SETUPHOLD_ICLK_N               : r setup 2345.3ps r hold 0ps f setup 2335.3ps f hold 0ps
	IO:PADIN_SETUPHOLD_ICLK_P               : r setup 2345.3ps r hold 0ps f setup 2335.3ps f hold 0ps
	IO:PADIN_TO_DIN0                        : delay rf pos unate +880ps -660ps
	IO:PADIN_TO_GB                          : delay rf pos unate +2008.2ps -1788.2ps
	IOB_1.8:PADOEN_TO_PAD                   : delay rf pos unate +2707ps -2824ps
	IOB_1.8:PADOUT_TO_PAD                   : delay rf pos unate +2824ps -2707ps
	IOB_1.8:PADOUT_TO_PAD_RES               : res rf +51 -53
	IOB_1.8:PAD_TO_PADIN                    : delay rf pos unate +850ps -770ps
	IOB_2.5:PADOEN_TO_PAD                   : delay rf pos unate +1973ps -1942ps
	IOB_2.5:PADOUT_TO_PAD                   : delay rf pos unate +1941.5ps -1973.2ps
	IOB_2.5:PADOUT_TO_PAD_RES               : res rf +35 -38
	IOB_2.5:PAD_TO_PADIN                    : delay rf pos unate +590ps -540ps
	IOB_3.3:PADOEN_TO_PAD                   : delay rf pos unate +1768ps -1634ps
	IOB_3.3:PADOUT_TO_PAD                   : delay rf pos unate +1634ps -1768ps
	IOB_3.3:PADOUT_TO_PAD_RES               : res rf +28 -32
	IOB_3.3:PAD_TO_PADIN                    : delay rf pos unate +510ps -460ps
	IOB_W_1.8:PADOEN_TO_PAD                 : delay rf pos unate +2631ps -2965ps
	IOB_W_1.8:PADOUT_TO_PAD                 : delay rf pos unate +2824ps -2707ps
	IOB_W_1.8:PADOUT_TO_PAD_RES             : res rf +51 -53
	IOB_W_1.8:PAD_TO_PADIN                  : delay rf pos unate +850ps -770ps
	IOB_W_2.5:PADOEN_TO_PAD                 : delay rf pos unate +1902ps -1990ps
	IOB_W_2.5:PADOUT_TO_PAD                 : delay rf pos unate +1941.5ps -1973.2ps
	IOB_W_2.5:PADOUT_TO_PAD_RES             : res rf +35 -38
	IOB_W_2.5:PAD_TO_PADIN                  : delay rf pos unate +590ps -540ps
	IOB_W_3.3:PADOEN_TO_PAD                 : delay rf pos unate +1681ps -1617ps
	IOB_W_3.3:PADOUT_TO_PAD                 : delay rf pos unate +1634ps -1768ps
	IOB_W_3.3:PADOUT_TO_PAD_RES             : res rf +28 -32
	IOB_W_3.3:PAD_TO_PADIN                  : delay rf pos unate +510ps -460ps
	PLB:CARRY_INIT                          : delay rf pos unate +280ps -250ps
	PLB:CE_SETUPHOLD_CLK                    : r setup 0ps r hold 0ps f setup 0ps f hold 0ps
	PLB:CI_TO_CO                            : delay rf pos unate +180ps -150ps
	PLB:CLK_TO_O                            : delay rf from edge +770ps -770ps
	PLB:I0_SETUPHOLD_CLK                    : r setup 670ps r hold 0ps f setup 570ps f hold 0ps
	PLB:I0_TO_CASC                          : delay rf binate ++520ps +-550ps -+520ps --550ps
	PLB:I0_TO_O                             : delay rf binate ++640ps +-550ps -+640ps --550ps
	PLB:I1_SETUPHOLD_CLK                    : r setup 570ps r hold 0ps f setup 540ps f hold 0ps
	PLB:I1_TO_CASC                          : delay rf binate ++460ps +-540ps -+460ps --540ps
	PLB:I1_TO_CO                            : delay rf pos unate +370ps -350ps
	PLB:I1_TO_O                             : delay rf binate ++570ps +-540ps -+570ps --540ps
	PLB:I2_SETUPHOLD_CLK                    : r setup 530ps r hold 0ps f setup 460ps f hold 0ps
	PLB:I2_TO_CASC                          : delay rf binate ++440ps +-490ps -+440ps --490ps
	PLB:I2_TO_CO                            : delay rf pos unate +330ps -190ps
	PLB:I2_TO_O                             : delay rf binate ++540ps +-500ps -+540ps --500ps
	PLB:I3_SETUPHOLD_CLK                    : r setup 390ps r hold 0ps f setup 310ps f hold 0ps
	PLB:I3_TO_CASC                          : delay rf binate ++380ps +-390ps -+380ps --390ps
	PLB:I3_TO_O                             : delay rf binate ++450ps +-410ps -+450ps --410ps
	PLB:RST_RECREM_CLK                      : recovery 227.7ps removal 0ps
	PLB:RST_SETUPHOLD_CLK                   : r setup 290ps r hold -255.4ps f setup 200ps f hold -281.5ps
	PLB:RST_TO_O                            : delay rf from edge +854.3ps -854.34ps
}

// iCE40LP8K- iCE40LP4K-
speed SPEED8 {
	BRAM:CASCADE                            : delay rf pos unate +210ps -260ps
	BRAM:MASK_SETUPHOLD_WCLK                : r setup 390ps r hold 0ps f setup 390ps f hold 0ps
	BRAM:RADDR_SETUPHOLD_RCLK               : r setup 290ps r hold 80ps f setup 290ps f hold 80ps
	BRAM:RCLKE_SETUPHOLD_RCLK               : r setup 380ps r hold 75ps f setup 380ps f hold 75ps
	BRAM:RCLK_TO_RDATA                      : delay rf from edge +3060ps -3060ps
	BRAM:RE_SETUPHOLD_RCLK                  : r setup 140ps r hold 120ps f setup 140ps f hold 120ps
	BRAM:WADDR_SETUPHOLD_WCLK               : r setup 320ps r hold 50ps f setup 320ps f hold 50ps
	BRAM:WCLKE_SETUPHOLD_WCLK               : r setup 380ps r hold 39ps f setup 380ps f hold 39ps
	BRAM:WDATA_SETUPHOLD_WCLK               : r setup 230ps r hold 50ps f setup 230ps f hold 50ps
	BRAM:WE_SETUPHOLD_WCLK                  : r setup 190ps r hold 70ps f setup 190ps f hold 70ps
	DERATE_P_BEST                           : scalar 0.73457033308214
	DERATE_P_TYP                            : scalar 0.8483679999999998
	DERATE_P_WORST                          : scalar 0.9084633971363977
	DERATE_T                                : derate temperature linear (-0.00012t + 1.003)
	DERATE_V                                : derate voltage inverse quadratic (0.337V + 1.304V + -1.052)
	GB_FABRIC                               : delay rf pos unate +880ps -800ps
	INT:GLOBAL                              : delay rf pos unate +220ps -110ps
	INT:GLOBAL_OUT                          : delay rf pos unate +640ps -510ps
	INT:IMUX_CE                             : delay rf pos unate +860ps -790ps
	INT:IMUX_CLK                            : delay rf pos unate +440ps -330ps
	INT:IMUX_IO                             : delay rf pos unate +370ps -310ps
	INT:IMUX_LC                             : delay rf pos unate +370ps -310ps
	INT:IMUX_RST                            : delay rf pos unate +660ps -510ps
	INT:LOCAL                               : delay rf pos unate +470ps -440ps
	INT:LONG                                : delay rf pos unate +700ps -770ps
	INT:LONG_H_0                            : delay rf pos unate +200ps -210ps
	INT:LONG_H_1                            : delay rf pos unate +190ps -190ps
	INT:LONG_H_10                           : delay rf pos unate +610ps -670ps
	INT:LONG_H_11                           : delay rf pos unate +670ps -750ps
	INT:LONG_H_12                           : delay rf pos unate +700ps -770ps
	INT:LONG_H_2                            : delay rf pos unate +230ps -240ps
	INT:LONG_H_3                            : delay rf pos unate +240ps -260ps
	INT:LONG_H_4                            : delay rf pos unate +280ps -310ps
	INT:LONG_H_5                            : delay rf pos unate +330ps -370ps
	INT:LONG_H_6                            : delay rf pos unate +360ps -400ps
	INT:LONG_H_7                            : delay rf pos unate +410ps -460ps
	INT:LONG_H_8                            : delay rf pos unate +490ps -550ps
	INT:LONG_H_9                            : delay rf pos unate +560ps -620ps
	INT:LONG_TO_QUAD                        : delay rf pos unate +610ps -640ps
	INT:LONG_V_0                            : delay rf pos unate +140ps -150ps
	INT:LONG_V_1                            : delay rf pos unate +150ps -150ps
	INT:LONG_V_10                           : delay rf pos unate +560ps -620ps
	INT:LONG_V_11                           : delay rf pos unate +590ps -650ps
	INT:LONG_V_12                           : delay rf pos unate +700ps -770ps
	INT:LONG_V_2                            : delay rf pos unate +200ps -220ps
	INT:LONG_V_3                            : delay rf pos unate +210ps -240ps
	INT:LONG_V_4                            : delay rf pos unate +260ps -300ps
	INT:LONG_V_5                            : delay rf pos unate +340ps -380ps
	INT:LONG_V_6                            : delay rf pos unate +370ps -410ps
	INT:LONG_V_7                            : delay rf pos unate +400ps -450ps
	INT:LONG_V_8                            : delay rf pos unate +510ps -560ps
	INT:LONG_V_9                            : delay rf pos unate +540ps -600ps
	INT:OUT_TO_LONG                         : delay rf pos unate +700ps -770ps
	INT:OUT_TO_QUAD                         : delay rf pos unate +500ps -530ps
	INT:QUAD                                : delay rf pos unate +500ps -530ps
	INT:QUAD_H_0                            : delay rf pos unate +210ps -200ps
	INT:QUAD_H_1                            : delay rf pos unate +250ps -240ps
	INT:QUAD_H_2                            : delay rf pos unate +290ps -290ps
	INT:QUAD_H_3                            : delay rf pos unate +330ps -330ps
	INT:QUAD_H_4                            : delay rf pos unate +430ps -450ps
	INT:QUAD_IO                             : delay rf pos unate +410ps -460ps
	INT:QUAD_V_0                            : delay rf pos unate +290ps -270ps
	INT:QUAD_V_1                            : delay rf pos unate +290ps -280ps
	INT:QUAD_V_2                            : delay rf pos unate +360ps -360ps
	INT:QUAD_V_3                            : delay rf pos unate +450ps -480ps
	INT:QUAD_V_4                            : delay rf pos unate +500ps -530ps
	IO:CE_SETUPHOLD_ICLK                    : r setup 110ps r hold 0ps f setup 100ps f hold 0ps
	IO:CE_SETUPHOLD_OCLK                    : r setup 110ps r hold 0ps f setup 100ps f hold 0ps
	IO:DOUT0_SETUPHOLD_OCLK_P               : r setup 110ps r hold 0ps f setup 100ps f hold 0ps
	IO:DOUT0_TO_PADOUT                      : delay rf pos unate +2860ps -3190ps
	IO:DOUT1_SETUPHOLD_OCLK_N               : r setup 110ps r hold 0ps f setup 100ps f hold 0ps
	IO:ICLK_N_TO_DIN1                       : delay rf from edge +200ps -200ps
	IO:ICLK_P_TO_DIN0                       : delay rf from edge +200ps -200ps
	IO:LATCH_TO_DIN0                        : delay rf pos unate +490ps -530ps
	IO:OCLK_N_TO_PADOUT                     : delay rf from edge +160ps -200ps
	IO:OCLK_P_TO_PADOEN                     : delay rf from edge +160ps -200ps
	IO:OCLK_P_TO_PADOUT                     : delay rf from edge +160ps -200ps
	IO:OE_SETUPHOLD_OCLK_P                  : r setup 110ps r hold 0ps f setup 100ps f hold 0ps
	IO:OE_TO_PADOEN                         : delay rf pos unate +250ps -300ps
	IO:PADIN_SETUPHOLD_ICLK_N               : r setup 2698.2ps r hold 0ps f setup 2688.2ps f hold 0ps
	IO:PADIN_SETUPHOLD_ICLK_P               : r setup 2698.2ps r hold 0ps f setup 2688.2ps f hold 0ps
	IO:PADIN_TO_DIN0                        : delay rf pos unate +880ps -660ps
	IO:PADIN_TO_GB                          : delay rf pos unate +2655.3ps -2435.3ps
	IOB_1.8:PADOEN_TO_PAD                   : delay rf pos unate +2707ps -2824ps
	IOB_1.8:PADOUT_TO_PAD                   : delay rf pos unate +2824ps -2707ps
	IOB_1.8:PADOUT_TO_PAD_RES               : res rf +51 -53
	IOB_1.8:PAD_TO_PADIN                    : delay rf pos unate +850ps -770ps
	IOB_2.5:PADOEN_TO_PAD                   : delay rf pos unate +1973ps -1942ps
	IOB_2.5:PADOUT_TO_PAD                   : delay rf pos unate +1941.5ps -1973.2ps
	IOB_2.5:PADOUT_TO_PAD_RES               : res rf +35 -38
	IOB_2.5:PAD_TO_PADIN                    : delay rf pos unate +590ps -540ps
	IOB_3.3:PADOEN_TO_PAD                   : delay rf pos unate +1768ps -1634ps
	IOB_3.3:PADOUT_TO_PAD                   : delay rf pos unate +1634ps -1768ps
	IOB_3.3:PADOUT_TO_PAD_RES               : res rf +28 -32
	IOB_3.3:PAD_TO_PADIN                    : delay rf pos unate +510ps -460ps
	IOB_W_1.8:PADOEN_TO_PAD                 : delay rf pos unate +2631ps -2965ps
	IOB_W_1.8:PADOUT_TO_PAD                 : delay rf pos unate +2824ps -2707ps
	IOB_W_1.8:PADOUT_TO_PAD_RES             : res rf +51 -53
	IOB_W_1.8:PAD_TO_PADIN                  : delay rf pos unate +850ps -770ps
	IOB_W_2.5:PADOEN_TO_PAD                 : delay rf pos unate +1902ps -1990ps
	IOB_W_2.5:PADOUT_TO_PAD                 : delay rf pos unate +1941.5ps -1973.2ps
	IOB_W_2.5:PADOUT_TO_PAD_RES             : res rf +35 -38
	IOB_W_2.5:PAD_TO_PADIN                  : delay rf pos unate +590ps -540ps
	IOB_W_3.3:PADOEN_TO_PAD                 : delay rf pos unate +1681ps -1617ps
	IOB_W_3.3:PADOUT_TO_PAD                 : delay rf pos unate +1634ps -1768ps
	IOB_W_3.3:PADOUT_TO_PAD_RES             : res rf +28 -32
	IOB_W_3.3:PAD_TO_PADIN                  : delay rf pos unate +510ps -460ps
	PLB:CARRY_INIT                          : delay rf pos unate +280ps -250ps
	PLB:CE_SETUPHOLD_CLK                    : r setup 0ps r hold 0ps f setup 0ps f hold 0ps
	PLB:CI_TO_CO                            : delay rf pos unate +180ps -150ps
	PLB:CLK_TO_O                            : delay rf from edge +770ps -770ps
	PLB:I0_SETUPHOLD_CLK                    : r setup 670ps r hold 0ps f setup 570ps f hold 0ps
	PLB:I0_TO_CASC                          : delay rf binate ++520ps +-550ps -+520ps --550ps
	PLB:I0_TO_O                             : delay rf binate ++640ps +-550ps -+640ps --550ps
	PLB:I1_SETUPHOLD_CLK                    : r setup 570ps r hold 0ps f setup 540ps f hold 0ps
	PLB:I1_TO_CASC                          : delay rf binate ++460ps +-540ps -+460ps --540ps
	PLB:I1_TO_CO                            : delay rf pos unate +370ps -350ps
	PLB:I1_TO_O                             : delay rf binate ++570ps +-540ps -+570ps --540ps
	PLB:I2_SETUPHOLD_CLK                    : r setup 530ps r hold 0ps f setup 460ps f hold 0ps
	PLB:I2_TO_CASC                          : delay rf binate ++440ps +-490ps -+440ps --490ps
	PLB:I2_TO_CO                            : delay rf pos unate +330ps -190ps
	PLB:I2_TO_O                             : delay rf binate ++540ps +-500ps -+540ps --500ps
	PLB:I3_SETUPHOLD_CLK                    : r setup 390ps r hold 0ps f setup 310ps f hold 0ps
	PLB:I3_TO_CASC                          : delay rf binate ++380ps +-390ps -+380ps --390ps
	PLB:I3_TO_O                             : delay rf binate ++450ps +-410ps -+450ps --410ps
	PLB:RST_RECREM_CLK                      : recovery 227.7ps removal 0ps
	PLB:RST_SETUPHOLD_CLK                   : r setup 290ps r hold -255.4ps f setup 200ps f hold -281.5ps
	PLB:RST_TO_O                            : delay rf from edge +854.3ps -854.34ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTCOREA_DELAY: delay rf pos unate +1250ps -1270ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTCOREA_EXTERNAL: delay rf pos unate +-670ps --630ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTCOREA_PHASE_AND_DELAY: delay rf pos unate +580ps -580ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTCOREA_SIMPLE: delay rf pos unate +2010ps -1970ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTCOREB_DELAY: delay rf pos unate +1150ps -1180ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTCOREB_EXTERNAL: delay rf pos unate +-670ps --630ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTCOREB_PHASE_AND_DELAY: delay rf pos unate +490ps -490ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTCOREB_SIMPLE: delay rf pos unate +1910ps -1880ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTGLOBALA_DELAY: delay rf pos unate +1810ps -1630ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTGLOBALA_EXTERNAL: delay rf pos unate +-1190ps --1150ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTGLOBALA_PHASE_AND_DELAY: delay rf pos unate +1400ps -1190ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTGLOBALA_SIMPLE: delay rf pos unate +2570ps -2330ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTGLOBALB_DELAY: delay rf pos unate +1360ps -1520ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTGLOBALB_EXTERNAL: delay rf pos unate +-1190ps --1150ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTGLOBALB_PHASE_AND_DELAY: delay rf pos unate +450ps -580ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTGLOBALB_SIMPLE: delay rf pos unate +2120ps -2220ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTCOREA_DELAY : delay rf pos unate +1540ps -1610ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTCOREA_EXTERNAL: delay rf pos unate +-380ps --290ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTCOREA_PHASE_AND_DELAY: delay rf pos unate +870ps -910ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTCOREA_SIMPLE: delay rf pos unate +2300ps -2310ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTCOREB_DELAY : delay rf pos unate +1440ps -1520ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTCOREB_EXTERNAL: delay rf pos unate +-380ps --290ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTCOREB_PHASE_AND_DELAY: delay rf pos unate +770ps -820ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTCOREB_SIMPLE: delay rf pos unate +2200ps -2220ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTGLOBALA_DELAY: delay rf pos unate +2100ps -1970ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTGLOBALA_EXTERNAL: delay rf pos unate +-900ps --810ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTGLOBALA_PHASE_AND_DELAY: delay rf pos unate +1440ps -1270ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTGLOBALA_SIMPLE: delay rf pos unate +2860ps -2670ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTGLOBALB_DELAY: delay rf pos unate +1650ps -1860ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTGLOBALB_EXTERNAL: delay rf pos unate +-900ps --810ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTGLOBALB_PHASE_AND_DELAY: delay rf pos unate +990ps -1160ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTGLOBALB_SIMPLE: delay rf pos unate +2410ps -2560ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTCOREA_DELAY  : delay rf pos unate +670ps -540ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTCOREA_EXTERNAL: delay rf pos unate +670ps -540ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTCOREA_PHASE_AND_DELAY: delay rf pos unate +670ps -540ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTCOREA_SIMPLE : delay rf pos unate +670ps -540ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTCOREB_DELAY  : delay rf pos unate +1440ps -1520ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTCOREB_EXTERNAL: delay rf pos unate +-380ps --290ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTCOREB_PHASE_AND_DELAY: delay rf pos unate +770ps -820ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTCOREB_SIMPLE : delay rf pos unate +2200ps -2220ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTGLOBALA_DELAY: delay rf pos unate +850ps -900ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTGLOBALA_EXTERNAL: delay rf pos unate +330ps -380ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTGLOBALA_PHASE_AND_DELAY: delay rf pos unate +850ps -900ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTGLOBALA_SIMPLE: delay rf pos unate +850ps -900ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTGLOBALB_DELAY: delay rf pos unate +1650ps -1860ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTGLOBALB_EXTERNAL: delay rf pos unate +-900ps --810ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTGLOBALB_PHASE_AND_DELAY: delay rf pos unate +990ps -1160ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTGLOBALB_SIMPLE: delay rf pos unate +2410ps -2560ps
	PLL40_CORE:REFERENCECLK_TO_PLLOUTCORE_DELAY: delay rf pos unate +1250ps -1270ps
	PLL40_CORE:REFERENCECLK_TO_PLLOUTCORE_EXTERNAL: delay rf pos unate +-670ps --630ps
	PLL40_CORE:REFERENCECLK_TO_PLLOUTCORE_PHASE_AND_DELAY: delay rf pos unate +580ps -580ps
	PLL40_CORE:REFERENCECLK_TO_PLLOUTCORE_SIMPLE: delay rf pos unate +3740ps -3700ps
	PLL40_CORE:REFERENCECLK_TO_PLLOUTGLOBAL_DELAY: delay rf pos unate +1810ps -1630ps
	PLL40_CORE:REFERENCECLK_TO_PLLOUTGLOBAL_EXTERNAL: delay rf pos unate +-1190ps --1150ps
	PLL40_CORE:REFERENCECLK_TO_PLLOUTGLOBAL_PHASE_AND_DELAY: delay rf pos unate +1150ps -940ps
	PLL40_CORE:REFERENCECLK_TO_PLLOUTGLOBAL_SIMPLE: delay rf pos unate +4300ps -4060ps
	PLL40_PAD:PLLIN_TO_PLLOUTCORE_DELAY     : delay rf pos unate +1540ps -1610ps
	PLL40_PAD:PLLIN_TO_PLLOUTCORE_EXTERNAL  : delay rf pos unate +-380ps --290ps
	PLL40_PAD:PLLIN_TO_PLLOUTCORE_PHASE_AND_DELAY: delay rf pos unate +870ps -910ps
	PLL40_PAD:PLLIN_TO_PLLOUTCORE_SIMPLE    : delay rf pos unate +2300ps -2310ps
	PLL40_PAD:PLLIN_TO_PLLOUTGLOBAL_DELAY   : delay rf pos unate +2100ps -1970ps
	PLL40_PAD:PLLIN_TO_PLLOUTGLOBAL_EXTERNAL: delay rf pos unate +-900ps --810ps
	PLL40_PAD:PLLIN_TO_PLLOUTGLOBAL_PHASE_AND_DELAY: delay rf pos unate +1440ps -1270ps
	PLL40_PAD:PLLIN_TO_PLLOUTGLOBAL_SIMPLE  : delay rf pos unate +2860ps -2670ps
}

// iCE40HX8K- iCE40HX4K-
speed SPEED9 {
	BRAM:CASCADE                            : delay rf pos unate +210ps -260ps
	BRAM:MASK_SETUPHOLD_WCLK                : r setup 390ps r hold 0ps f setup 390ps f hold 0ps
	BRAM:RADDR_SETUPHOLD_RCLK               : r setup 290ps r hold 80ps f setup 290ps f hold 80ps
	BRAM:RCLKE_SETUPHOLD_RCLK               : r setup 380ps r hold 75ps f setup 380ps f hold 75ps
	BRAM:RCLK_TO_RDATA                      : delay rf from edge +3060ps -3060ps
	BRAM:RE_SETUPHOLD_RCLK                  : r setup 140ps r hold 120ps f setup 140ps f hold 120ps
	BRAM:WADDR_SETUPHOLD_WCLK               : r setup 320ps r hold 50ps f setup 320ps f hold 50ps
	BRAM:WCLKE_SETUPHOLD_WCLK               : r setup 380ps r hold 39ps f setup 380ps f hold 39ps
	BRAM:WDATA_SETUPHOLD_WCLK               : r setup 230ps r hold 50ps f setup 230ps f hold 50ps
	BRAM:WE_SETUPHOLD_WCLK                  : r setup 190ps r hold 70ps f setup 190ps f hold 70ps
	DERATE_P                                : scalar 0.6220512916352675
	DERATE_T                                : derate temperature linear (0.0001722t + 0.996)
	DERATE_V                                : derate voltage inverse quadratic (-0.135V + 2.013V + -1.223)
	GB_FABRIC                               : delay rf pos unate +880ps -800ps
	INT:GLOBAL                              : delay rf pos unate +220ps -110ps
	INT:GLOBAL_OUT                          : delay rf pos unate +640ps -510ps
	INT:IMUX_CE                             : delay rf pos unate +860ps -790ps
	INT:IMUX_CLK                            : delay rf pos unate +440ps -330ps
	INT:IMUX_IO                             : delay rf pos unate +370ps -310ps
	INT:IMUX_LC                             : delay rf pos unate +370ps -310ps
	INT:IMUX_RST                            : delay rf pos unate +660ps -510ps
	INT:LOCAL                               : delay rf pos unate +470ps -440ps
	INT:LONG                                : delay rf pos unate +700ps -770ps
	INT:LONG_H_0                            : delay rf pos unate +200ps -210ps
	INT:LONG_H_1                            : delay rf pos unate +190ps -190ps
	INT:LONG_H_10                           : delay rf pos unate +610ps -670ps
	INT:LONG_H_11                           : delay rf pos unate +670ps -750ps
	INT:LONG_H_12                           : delay rf pos unate +700ps -770ps
	INT:LONG_H_2                            : delay rf pos unate +230ps -240ps
	INT:LONG_H_3                            : delay rf pos unate +240ps -260ps
	INT:LONG_H_4                            : delay rf pos unate +280ps -310ps
	INT:LONG_H_5                            : delay rf pos unate +330ps -370ps
	INT:LONG_H_6                            : delay rf pos unate +360ps -400ps
	INT:LONG_H_7                            : delay rf pos unate +410ps -460ps
	INT:LONG_H_8                            : delay rf pos unate +490ps -550ps
	INT:LONG_H_9                            : delay rf pos unate +560ps -620ps
	INT:LONG_TO_QUAD                        : delay rf pos unate +610ps -640ps
	INT:LONG_V_0                            : delay rf pos unate +140ps -150ps
	INT:LONG_V_1                            : delay rf pos unate +150ps -150ps
	INT:LONG_V_10                           : delay rf pos unate +560ps -620ps
	INT:LONG_V_11                           : delay rf pos unate +590ps -650ps
	INT:LONG_V_12                           : delay rf pos unate +700ps -770ps
	INT:LONG_V_2                            : delay rf pos unate +200ps -220ps
	INT:LONG_V_3                            : delay rf pos unate +210ps -240ps
	INT:LONG_V_4                            : delay rf pos unate +260ps -300ps
	INT:LONG_V_5                            : delay rf pos unate +340ps -380ps
	INT:LONG_V_6                            : delay rf pos unate +370ps -410ps
	INT:LONG_V_7                            : delay rf pos unate +400ps -450ps
	INT:LONG_V_8                            : delay rf pos unate +510ps -560ps
	INT:LONG_V_9                            : delay rf pos unate +540ps -600ps
	INT:OUT_TO_LONG                         : delay rf pos unate +700ps -770ps
	INT:OUT_TO_QUAD                         : delay rf pos unate +500ps -530ps
	INT:QUAD                                : delay rf pos unate +500ps -530ps
	INT:QUAD_H_0                            : delay rf pos unate +210ps -200ps
	INT:QUAD_H_1                            : delay rf pos unate +250ps -240ps
	INT:QUAD_H_2                            : delay rf pos unate +290ps -290ps
	INT:QUAD_H_3                            : delay rf pos unate +330ps -330ps
	INT:QUAD_H_4                            : delay rf pos unate +430ps -450ps
	INT:QUAD_IO                             : delay rf pos unate +410ps -460ps
	INT:QUAD_V_0                            : delay rf pos unate +290ps -270ps
	INT:QUAD_V_1                            : delay rf pos unate +290ps -280ps
	INT:QUAD_V_2                            : delay rf pos unate +360ps -360ps
	INT:QUAD_V_3                            : delay rf pos unate +450ps -480ps
	INT:QUAD_V_4                            : delay rf pos unate +500ps -530ps
	IO:CE_SETUPHOLD_ICLK                    : r setup 110ps r hold 0ps f setup 100ps f hold 0ps
	IO:CE_SETUPHOLD_OCLK                    : r setup 110ps r hold 0ps f setup 100ps f hold 0ps
	IO:DOUT0_SETUPHOLD_OCLK_P               : r setup 110ps r hold 0ps f setup 100ps f hold 0ps
	IO:DOUT0_TO_PADOUT                      : delay rf pos unate +2860ps -3190ps
	IO:DOUT1_SETUPHOLD_OCLK_N               : r setup 110ps r hold 0ps f setup 100ps f hold 0ps
	IO:ICLK_N_TO_DIN1                       : delay rf from edge +200ps -200ps
	IO:ICLK_P_TO_DIN0                       : delay rf from edge +200ps -200ps
	IO:LATCH_TO_DIN0                        : delay rf pos unate +490ps -530ps
	IO:OCLK_N_TO_PADOUT                     : delay rf from edge +160ps -200ps
	IO:OCLK_P_TO_PADOEN                     : delay rf from edge +160ps -200ps
	IO:OCLK_P_TO_PADOUT                     : delay rf from edge +160ps -200ps
	IO:OE_SETUPHOLD_OCLK_P                  : r setup 110ps r hold 0ps f setup 100ps f hold 0ps
	IO:OE_TO_PADOEN                         : delay rf pos unate +250ps -300ps
	IO:PADIN_SETUPHOLD_ICLK_N               : r setup 2698.2ps r hold 0ps f setup 2688.2ps f hold 0ps
	IO:PADIN_SETUPHOLD_ICLK_P               : r setup 2698.2ps r hold 0ps f setup 2688.2ps f hold 0ps
	IO:PADIN_TO_DIN0                        : delay rf pos unate +880ps -660ps
	IO:PADIN_TO_GB                          : delay rf pos unate +2655.3ps -2435.3ps
	IOB_1.8:PADOEN_TO_PAD                   : delay rf pos unate +2707ps -2824ps
	IOB_1.8:PADOUT_TO_PAD                   : delay rf pos unate +2824ps -2707ps
	IOB_1.8:PADOUT_TO_PAD_RES               : res rf +51 -53
	IOB_1.8:PAD_TO_PADIN                    : delay rf pos unate +850ps -770ps
	IOB_2.5:PADOEN_TO_PAD                   : delay rf pos unate +1973ps -1942ps
	IOB_2.5:PADOUT_TO_PAD                   : delay rf pos unate +1941.5ps -1973.2ps
	IOB_2.5:PADOUT_TO_PAD_RES               : res rf +35 -38
	IOB_2.5:PAD_TO_PADIN                    : delay rf pos unate +590ps -540ps
	IOB_3.3:PADOEN_TO_PAD                   : delay rf pos unate +1768ps -1634ps
	IOB_3.3:PADOUT_TO_PAD                   : delay rf pos unate +1634ps -1768ps
	IOB_3.3:PADOUT_TO_PAD_RES               : res rf +28 -32
	IOB_3.3:PAD_TO_PADIN                    : delay rf pos unate +510ps -460ps
	IOB_W_1.8:PADOEN_TO_PAD                 : delay rf pos unate +2631ps -2965ps
	IOB_W_1.8:PADOUT_TO_PAD                 : delay rf pos unate +2824ps -2707ps
	IOB_W_1.8:PADOUT_TO_PAD_RES             : res rf +51 -53
	IOB_W_1.8:PAD_TO_PADIN                  : delay rf pos unate +850ps -770ps
	IOB_W_2.5:PADOEN_TO_PAD                 : delay rf pos unate +1902ps -1990ps
	IOB_W_2.5:PADOUT_TO_PAD                 : delay rf pos unate +1941.5ps -1973.2ps
	IOB_W_2.5:PADOUT_TO_PAD_RES             : res rf +35 -38
	IOB_W_2.5:PAD_TO_PADIN                  : delay rf pos unate +590ps -540ps
	IOB_W_3.3:PADOEN_TO_PAD                 : delay rf pos unate +1681ps -1617ps
	IOB_W_3.3:PADOUT_TO_PAD                 : delay rf pos unate +1634ps -1768ps
	IOB_W_3.3:PADOUT_TO_PAD_RES             : res rf +28 -32
	IOB_W_3.3:PAD_TO_PADIN                  : delay rf pos unate +510ps -460ps
	PLB:CARRY_INIT                          : delay rf pos unate +280ps -250ps
	PLB:CE_SETUPHOLD_CLK                    : r setup 0ps r hold 0ps f setup 0ps f hold 0ps
	PLB:CI_TO_CO                            : delay rf pos unate +180ps -150ps
	PLB:CLK_TO_O                            : delay rf from edge +770ps -770ps
	PLB:I0_SETUPHOLD_CLK                    : r setup 670ps r hold 0ps f setup 570ps f hold 0ps
	PLB:I0_TO_CASC                          : delay rf binate ++520ps +-550ps -+520ps --550ps
	PLB:I0_TO_O                             : delay rf binate ++640ps +-550ps -+640ps --550ps
	PLB:I1_SETUPHOLD_CLK                    : r setup 570ps r hold 0ps f setup 540ps f hold 0ps
	PLB:I1_TO_CASC                          : delay rf binate ++460ps +-540ps -+460ps --540ps
	PLB:I1_TO_CO                            : delay rf pos unate +370ps -350ps
	PLB:I1_TO_O                             : delay rf binate ++570ps +-540ps -+570ps --540ps
	PLB:I2_SETUPHOLD_CLK                    : r setup 530ps r hold 0ps f setup 460ps f hold 0ps
	PLB:I2_TO_CASC                          : delay rf binate ++440ps +-490ps -+440ps --490ps
	PLB:I2_TO_CO                            : delay rf pos unate +330ps -190ps
	PLB:I2_TO_O                             : delay rf binate ++540ps +-500ps -+540ps --500ps
	PLB:I3_SETUPHOLD_CLK                    : r setup 390ps r hold 0ps f setup 310ps f hold 0ps
	PLB:I3_TO_CASC                          : delay rf binate ++380ps +-390ps -+380ps --390ps
	PLB:I3_TO_O                             : delay rf binate ++450ps +-410ps -+450ps --410ps
	PLB:RST_RECREM_CLK                      : recovery 227.7ps removal 0ps
	PLB:RST_SETUPHOLD_CLK                   : r setup 290ps r hold -255.4ps f setup 200ps f hold -281.5ps
	PLB:RST_TO_O                            : delay rf from edge +854.3ps -854.34ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTCOREA_DELAY: delay rf pos unate +1250ps -1270ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTCOREA_EXTERNAL: delay rf pos unate +-670ps --630ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTCOREA_PHASE_AND_DELAY: delay rf pos unate +580ps -580ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTCOREA_SIMPLE: delay rf pos unate +2010ps -1970ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTCOREB_DELAY: delay rf pos unate +1150ps -1180ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTCOREB_EXTERNAL: delay rf pos unate +-670ps --630ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTCOREB_PHASE_AND_DELAY: delay rf pos unate +490ps -490ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTCOREB_SIMPLE: delay rf pos unate +1910ps -1880ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTGLOBALA_DELAY: delay rf pos unate +1810ps -1630ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTGLOBALA_EXTERNAL: delay rf pos unate +-1190ps --1150ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTGLOBALA_PHASE_AND_DELAY: delay rf pos unate +1400ps -1190ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTGLOBALA_SIMPLE: delay rf pos unate +2570ps -2330ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTGLOBALB_DELAY: delay rf pos unate +1360ps -1520ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTGLOBALB_EXTERNAL: delay rf pos unate +-1190ps --1150ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTGLOBALB_PHASE_AND_DELAY: delay rf pos unate +450ps -580ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTGLOBALB_SIMPLE: delay rf pos unate +2120ps -2220ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTCOREA_DELAY : delay rf pos unate +1540ps -1610ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTCOREA_EXTERNAL: delay rf pos unate +-380ps --290ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTCOREA_PHASE_AND_DELAY: delay rf pos unate +870ps -910ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTCOREA_SIMPLE: delay rf pos unate +2300ps -2310ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTCOREB_DELAY : delay rf pos unate +1440ps -1520ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTCOREB_EXTERNAL: delay rf pos unate +-380ps --290ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTCOREB_PHASE_AND_DELAY: delay rf pos unate +770ps -820ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTCOREB_SIMPLE: delay rf pos unate +2200ps -2220ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTGLOBALA_DELAY: delay rf pos unate +2100ps -1970ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTGLOBALA_EXTERNAL: delay rf pos unate +-900ps --810ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTGLOBALA_PHASE_AND_DELAY: delay rf pos unate +1440ps -1270ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTGLOBALA_SIMPLE: delay rf pos unate +2860ps -2670ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTGLOBALB_DELAY: delay rf pos unate +1650ps -1860ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTGLOBALB_EXTERNAL: delay rf pos unate +-900ps --810ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTGLOBALB_PHASE_AND_DELAY: delay rf pos unate +990ps -1160ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTGLOBALB_SIMPLE: delay rf pos unate +2410ps -2560ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTCOREA_DELAY  : delay rf pos unate +670ps -540ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTCOREA_EXTERNAL: delay rf pos unate +670ps -540ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTCOREA_PHASE_AND_DELAY: delay rf pos unate +670ps -540ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTCOREA_SIMPLE : delay rf pos unate +670ps -540ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTCOREB_DELAY  : delay rf pos unate +1440ps -1520ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTCOREB_EXTERNAL: delay rf pos unate +-380ps --290ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTCOREB_PHASE_AND_DELAY: delay rf pos unate +770ps -820ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTCOREB_SIMPLE : delay rf pos unate +2200ps -2220ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTGLOBALA_DELAY: delay rf pos unate +850ps -900ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTGLOBALA_EXTERNAL: delay rf pos unate +330ps -380ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTGLOBALA_PHASE_AND_DELAY: delay rf pos unate +850ps -900ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTGLOBALA_SIMPLE: delay rf pos unate +850ps -900ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTGLOBALB_DELAY: delay rf pos unate +1650ps -1860ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTGLOBALB_EXTERNAL: delay rf pos unate +-900ps --810ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTGLOBALB_PHASE_AND_DELAY: delay rf pos unate +990ps -1160ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTGLOBALB_SIMPLE: delay rf pos unate +2410ps -2560ps
	PLL40_CORE:REFERENCECLK_TO_PLLOUTCORE_DELAY: delay rf pos unate +1250ps -1270ps
	PLL40_CORE:REFERENCECLK_TO_PLLOUTCORE_EXTERNAL: delay rf pos unate +-670ps --630ps
	PLL40_CORE:REFERENCECLK_TO_PLLOUTCORE_PHASE_AND_DELAY: delay rf pos unate +580ps -580ps
	PLL40_CORE:REFERENCECLK_TO_PLLOUTCORE_SIMPLE: delay rf pos unate +3740ps -3700ps
	PLL40_CORE:REFERENCECLK_TO_PLLOUTGLOBAL_DELAY: delay rf pos unate +1810ps -1630ps
	PLL40_CORE:REFERENCECLK_TO_PLLOUTGLOBAL_EXTERNAL: delay rf pos unate +-1190ps --1150ps
	PLL40_CORE:REFERENCECLK_TO_PLLOUTGLOBAL_PHASE_AND_DELAY: delay rf pos unate +1150ps -940ps
	PLL40_CORE:REFERENCECLK_TO_PLLOUTGLOBAL_SIMPLE: delay rf pos unate +4300ps -4060ps
	PLL40_PAD:PLLIN_TO_PLLOUTCORE_DELAY     : delay rf pos unate +1540ps -1610ps
	PLL40_PAD:PLLIN_TO_PLLOUTCORE_EXTERNAL  : delay rf pos unate +-380ps --290ps
	PLL40_PAD:PLLIN_TO_PLLOUTCORE_PHASE_AND_DELAY: delay rf pos unate +870ps -910ps
	PLL40_PAD:PLLIN_TO_PLLOUTCORE_SIMPLE    : delay rf pos unate +2300ps -2310ps
	PLL40_PAD:PLLIN_TO_PLLOUTGLOBAL_DELAY   : delay rf pos unate +2100ps -1970ps
	PLL40_PAD:PLLIN_TO_PLLOUTGLOBAL_EXTERNAL: delay rf pos unate +-900ps --810ps
	PLL40_PAD:PLLIN_TO_PLLOUTGLOBAL_PHASE_AND_DELAY: delay rf pos unate +1440ps -1270ps
	PLL40_PAD:PLLIN_TO_PLLOUTGLOBAL_SIMPLE  : delay rf pos unate +2860ps -2670ps
}

// iCE40LP384-
speed SPEED10 {
	BRAM:CASCADE                            : delay rf pos unate +210ps -260ps
	DERATE_P_BEST                           : scalar 0.73457033308214
	DERATE_P_TYP                            : scalar 0.8483679999999998
	DERATE_P_WORST                          : scalar 0.9084633971363977
	DERATE_T                                : derate temperature linear (-0.00012t + 1.003)
	DERATE_V                                : derate voltage inverse quadratic (0.337V + 1.304V + -1.052)
	GB_FABRIC                               : delay rf pos unate +880ps -800ps
	INT:GLOBAL                              : delay rf pos unate +220ps -110ps
	INT:GLOBAL_OUT                          : delay rf pos unate +640ps -510ps
	INT:IMUX_CE                             : delay rf pos unate +860ps -790ps
	INT:IMUX_CLK                            : delay rf pos unate +440ps -330ps
	INT:IMUX_IO                             : delay rf pos unate +370ps -310ps
	INT:IMUX_LC                             : delay rf pos unate +370ps -310ps
	INT:IMUX_RST                            : delay rf pos unate +660ps -510ps
	INT:LOCAL                               : delay rf pos unate +470ps -440ps
	INT:LONG                                : delay rf pos unate +700ps -770ps
	INT:LONG_H_0                            : delay rf pos unate +200ps -210ps
	INT:LONG_H_1                            : delay rf pos unate +190ps -190ps
	INT:LONG_H_10                           : delay rf pos unate +610ps -670ps
	INT:LONG_H_11                           : delay rf pos unate +670ps -750ps
	INT:LONG_H_12                           : delay rf pos unate +700ps -770ps
	INT:LONG_H_2                            : delay rf pos unate +230ps -240ps
	INT:LONG_H_3                            : delay rf pos unate +240ps -260ps
	INT:LONG_H_4                            : delay rf pos unate +280ps -310ps
	INT:LONG_H_5                            : delay rf pos unate +330ps -370ps
	INT:LONG_H_6                            : delay rf pos unate +360ps -400ps
	INT:LONG_H_7                            : delay rf pos unate +410ps -460ps
	INT:LONG_H_8                            : delay rf pos unate +490ps -550ps
	INT:LONG_H_9                            : delay rf pos unate +560ps -620ps
	INT:LONG_TO_QUAD                        : delay rf pos unate +610ps -640ps
	INT:LONG_V_0                            : delay rf pos unate +140ps -150ps
	INT:LONG_V_1                            : delay rf pos unate +150ps -150ps
	INT:LONG_V_10                           : delay rf pos unate +560ps -620ps
	INT:LONG_V_11                           : delay rf pos unate +590ps -650ps
	INT:LONG_V_12                           : delay rf pos unate +700ps -770ps
	INT:LONG_V_2                            : delay rf pos unate +200ps -220ps
	INT:LONG_V_3                            : delay rf pos unate +210ps -240ps
	INT:LONG_V_4                            : delay rf pos unate +260ps -300ps
	INT:LONG_V_5                            : delay rf pos unate +340ps -380ps
	INT:LONG_V_6                            : delay rf pos unate +370ps -410ps
	INT:LONG_V_7                            : delay rf pos unate +400ps -450ps
	INT:LONG_V_8                            : delay rf pos unate +510ps -560ps
	INT:LONG_V_9                            : delay rf pos unate +540ps -600ps
	INT:OUT_TO_LONG                         : delay rf pos unate +700ps -770ps
	INT:OUT_TO_QUAD                         : delay rf pos unate +500ps -530ps
	INT:QUAD                                : delay rf pos unate +500ps -530ps
	INT:QUAD_H_0                            : delay rf pos unate +210ps -200ps
	INT:QUAD_H_1                            : delay rf pos unate +250ps -240ps
	INT:QUAD_H_2                            : delay rf pos unate +290ps -290ps
	INT:QUAD_H_3                            : delay rf pos unate +330ps -330ps
	INT:QUAD_H_4                            : delay rf pos unate +430ps -450ps
	INT:QUAD_IO                             : delay rf pos unate +410ps -460ps
	INT:QUAD_V_0                            : delay rf pos unate +290ps -270ps
	INT:QUAD_V_1                            : delay rf pos unate +290ps -280ps
	INT:QUAD_V_2                            : delay rf pos unate +360ps -360ps
	INT:QUAD_V_3                            : delay rf pos unate +450ps -480ps
	INT:QUAD_V_4                            : delay rf pos unate +500ps -530ps
	IO:CE_SETUPHOLD_ICLK                    : r setup 110ps r hold 0ps f setup 100ps f hold 0ps
	IO:CE_SETUPHOLD_OCLK                    : r setup 110ps r hold 0ps f setup 100ps f hold 0ps
	IO:DOUT0_SETUPHOLD_OCLK_P               : r setup 110ps r hold 0ps f setup 100ps f hold 0ps
	IO:DOUT0_TO_PADOUT                      : delay rf pos unate +2860ps -3190ps
	IO:DOUT1_SETUPHOLD_OCLK_N               : r setup 110ps r hold 0ps f setup 100ps f hold 0ps
	IO:ICLK_N_TO_DIN1                       : delay rf from edge +200ps -200ps
	IO:ICLK_P_TO_DIN0                       : delay rf from edge +200ps -200ps
	IO:LATCH_TO_DIN0                        : delay rf pos unate +490ps -530ps
	IO:OCLK_N_TO_PADOUT                     : delay rf from edge +160ps -200ps
	IO:OCLK_P_TO_PADOEN                     : delay rf from edge +160ps -200ps
	IO:OCLK_P_TO_PADOUT                     : delay rf from edge +160ps -200ps
	IO:OE_SETUPHOLD_OCLK_P                  : r setup 110ps r hold 0ps f setup 100ps f hold 0ps
	IO:OE_TO_PADOEN                         : delay rf pos unate +250ps -300ps
	IO:PADIN_SETUPHOLD_ICLK_N               : r setup 3010ps r hold -1200ps f setup 3000ps f hold -1200ps
	IO:PADIN_SETUPHOLD_ICLK_P               : r setup 3010ps r hold -1200ps f setup 3000ps f hold -1200ps
	IO:PADIN_TO_DIN0                        : delay rf pos unate +880ps -660ps
	IO:PADIN_TO_GB                          : delay rf pos unate +2420ps -2200ps
	IOB_1.8:PADOEN_TO_PAD                   : delay rf pos unate +2707ps -2824ps
	IOB_1.8:PADOUT_TO_PAD                   : delay rf pos unate +2824ps -2707ps
	IOB_1.8:PADOUT_TO_PAD_RES               : res rf +51 -53
	IOB_1.8:PAD_TO_PADIN                    : delay rf pos unate +850ps -770ps
	IOB_2.5:PADOEN_TO_PAD                   : delay rf pos unate +1973ps -1942ps
	IOB_2.5:PADOUT_TO_PAD                   : delay rf pos unate +1941.5ps -1973.2ps
	IOB_2.5:PADOUT_TO_PAD_RES               : res rf +35 -38
	IOB_2.5:PAD_TO_PADIN                    : delay rf pos unate +590ps -540ps
	IOB_3.3:PADOEN_TO_PAD                   : delay rf pos unate +1768ps -1634ps
	IOB_3.3:PADOUT_TO_PAD                   : delay rf pos unate +1634ps -1768ps
	IOB_3.3:PADOUT_TO_PAD_RES               : res rf +28 -32
	IOB_3.3:PAD_TO_PADIN                    : delay rf pos unate +510ps -460ps
	IOB_W_1.8:PADOEN_TO_PAD                 : delay rf pos unate +2631ps -2965ps
	IOB_W_1.8:PADOUT_TO_PAD                 : delay rf pos unate +2824ps -2707ps
	IOB_W_1.8:PADOUT_TO_PAD_RES             : res rf +51 -53
	IOB_W_1.8:PAD_TO_PADIN                  : delay rf pos unate +850ps -770ps
	IOB_W_2.5:PADOEN_TO_PAD                 : delay rf pos unate +1902ps -1990ps
	IOB_W_2.5:PADOUT_TO_PAD                 : delay rf pos unate +1941.5ps -1973.2ps
	IOB_W_2.5:PADOUT_TO_PAD_RES             : res rf +35 -38
	IOB_W_2.5:PAD_TO_PADIN                  : delay rf pos unate +590ps -540ps
	IOB_W_3.3:PADOEN_TO_PAD                 : delay rf pos unate +1681ps -1617ps
	IOB_W_3.3:PADOUT_TO_PAD                 : delay rf pos unate +1634ps -1768ps
	IOB_W_3.3:PADOUT_TO_PAD_RES             : res rf +28 -32
	IOB_W_3.3:PAD_TO_PADIN                  : delay rf pos unate +510ps -460ps
	PLB:CARRY_INIT                          : delay rf pos unate +280ps -250ps
	PLB:CE_SETUPHOLD_CLK                    : r setup 0ps r hold 0ps f setup 0ps f hold 0ps
	PLB:CI_TO_CO                            : delay rf pos unate +180ps -150ps
	PLB:CLK_TO_O                            : delay rf from edge +770ps -770ps
	PLB:I0_SETUPHOLD_CLK                    : r setup 670ps r hold 0ps f setup 570ps f hold 0ps
	PLB:I0_TO_CASC                          : delay rf binate ++520ps +-550ps -+520ps --550ps
	PLB:I0_TO_O                             : delay rf binate ++640ps +-550ps -+640ps --550ps
	PLB:I1_SETUPHOLD_CLK                    : r setup 570ps r hold 0ps f setup 540ps f hold 0ps
	PLB:I1_TO_CASC                          : delay rf binate ++460ps +-540ps -+460ps --540ps
	PLB:I1_TO_CO                            : delay rf pos unate +370ps -350ps
	PLB:I1_TO_O                             : delay rf binate ++570ps +-540ps -+570ps --540ps
	PLB:I2_SETUPHOLD_CLK                    : r setup 530ps r hold 0ps f setup 460ps f hold 0ps
	PLB:I2_TO_CASC                          : delay rf binate ++440ps +-490ps -+440ps --490ps
	PLB:I2_TO_CO                            : delay rf pos unate +330ps -190ps
	PLB:I2_TO_O                             : delay rf binate ++540ps +-500ps -+540ps --500ps
	PLB:I3_SETUPHOLD_CLK                    : r setup 390ps r hold 0ps f setup 310ps f hold 0ps
	PLB:I3_TO_CASC                          : delay rf binate ++380ps +-390ps -+380ps --390ps
	PLB:I3_TO_O                             : delay rf binate ++450ps +-410ps -+450ps --410ps
	PLB:RST_RECREM_CLK                      : recovery 227.7ps removal 0ps
	PLB:RST_SETUPHOLD_CLK                   : r setup 290ps r hold -255.4ps f setup 200ps f hold -281.5ps
	PLB:RST_TO_O                            : delay rf from edge +854.3ps -854.34ps
}

// iCE40LM4K- iCE40LM2K- iCE40LM1K-
speed SPEED11 {
	BRAM:CASCADE                            : delay rf pos unate +210ps -260ps
	BRAM:MASK_SETUPHOLD_WCLK                : r setup 390ps r hold 0ps f setup 390ps f hold 0ps
	BRAM:RADDR_SETUPHOLD_RCLK               : r setup 290ps r hold 80ps f setup 290ps f hold 80ps
	BRAM:RCLKE_SETUPHOLD_RCLK               : r setup 380ps r hold 75ps f setup 380ps f hold 75ps
	BRAM:RCLK_TO_RDATA                      : delay rf from edge +2040ps -2040ps
	BRAM:RE_SETUPHOLD_RCLK                  : r setup 140ps r hold 120ps f setup 140ps f hold 120ps
	BRAM:WADDR_SETUPHOLD_WCLK               : r setup 320ps r hold 50ps f setup 320ps f hold 50ps
	BRAM:WCLKE_SETUPHOLD_WCLK               : r setup 380ps r hold 39ps f setup 380ps f hold 39ps
	BRAM:WDATA_SETUPHOLD_WCLK               : r setup 230ps r hold 50ps f setup 230ps f hold 50ps
	BRAM:WE_SETUPHOLD_WCLK                  : r setup 190ps r hold 70ps f setup 190ps f hold 70ps
	DERATE_P_BEST                           : scalar 0.552
	DERATE_P_TYP                            : scalar 0.858
	DERATE_P_WORST                          : scalar 1.164
	DERATE_T                                : derate temperature linear (-0.00012t + 1.003)
	DERATE_V                                : derate voltage inverse quadratic (0.337V + 1.304V + -1.052)
	GB_FABRIC                               : delay rf pos unate +1200ps -600ps
	I2C:SBADRI0_SETUPHOLD_SBCLKI            : r setup 1963.64ps r hold -13.154ps f setup 1879.08ps f hold -83.315ps
	I2C:SBADRI1_SETUPHOLD_SBCLKI            : r setup 1889.25ps r hold -110.869ps f setup 1997.3ps f hold -62.704ps
	I2C:SBADRI2_SETUPHOLD_SBCLKI            : r setup 1946.03ps r hold -149.644ps f setup 2049.87ps f hold -123.1ps
	I2C:SBADRI3_SETUPHOLD_SBCLKI            : r setup 1954.9ps r hold -15.357ps f setup 1876.21ps f hold -46.942ps
	I2C:SBADRI4_SETUPHOLD_SBCLKI            : r setup 704.264ps r hold -31.818ps f setup 692.607ps f hold -65.688ps
	I2C:SBADRI5_SETUPHOLD_SBCLKI            : r setup 628.863ps r hold -54.697ps f setup 634.625ps f hold -67.113ps
	I2C:SBADRI6_SETUPHOLD_SBCLKI            : r setup 670.564ps r hold -90.484ps f setup 700.721ps f hold -126.532ps
	I2C:SBADRI7_SETUPHOLD_SBCLKI            : r setup 693.187ps r hold -112.869ps f setup 723.346ps f hold -147.761ps
	I2C:SBCLKI_TO_I2CIRQ                    : delay rf from edge +1306.43ps -1201.21ps
	I2C:SBCLKI_TO_I2CWKUP                   : delay rf from edge +1876ps -1636.12ps
	I2C:SBCLKI_TO_SBACKO                    : delay rf from edge +973.814ps -967.289ps
	I2C:SBCLKI_TO_SBDATO0                   : delay rf from edge +855.277ps -892.493ps
	I2C:SBCLKI_TO_SBDATO1                   : delay rf from edge +851.226ps -882.578ps
	I2C:SBCLKI_TO_SBDATO2                   : delay rf from edge +856.999ps -862.057ps
	I2C:SBCLKI_TO_SBDATO3                   : delay rf from edge +861.014ps -738.097ps
	I2C:SBCLKI_TO_SBDATO4                   : delay rf from edge +851.226ps -882.578ps
	I2C:SBCLKI_TO_SBDATO5                   : delay rf from edge +869.037ps -873.813ps
	I2C:SBCLKI_TO_SBDATO6                   : delay rf from edge +861.014ps -738.097ps
	I2C:SBCLKI_TO_SBDATO7                   : delay rf from edge +855.277ps -892.493ps
	I2C:SBDATI0_SETUPHOLD_SBCLKI            : r setup 173.196ps r hold 3.328ps f setup 173.094ps f hold 26.026ps
	I2C:SBDATI1_SETUPHOLD_SBCLKI            : r setup 468.168ps r hold -287.052ps f setup 479.704ps f hold -263.824ps
	I2C:SBDATI2_SETUPHOLD_SBCLKI            : r setup 760.601ps r hold -304.067ps f setup 766.926ps f hold -275.996ps
	I2C:SBDATI3_SETUPHOLD_SBCLKI            : r setup 432.747ps r hold -1.567ps f setup 494.985ps f hold 25.089ps
	I2C:SBDATI4_SETUPHOLD_SBCLKI            : r setup 581.037ps r hold -328.439ps f setup 571.259ps f hold -261.284ps
	I2C:SBDATI5_SETUPHOLD_SBCLKI            : r setup 434.656ps r hold 5.196ps f setup 426.759ps f hold 48.669ps
	I2C:SBDATI6_SETUPHOLD_SBCLKI            : r setup 219.866ps r hold -34.929ps f setup 202.343ps f hold 14.52ps
	I2C:SBDATI7_SETUPHOLD_SBCLKI            : r setup 519.649ps r hold -250.37ps f setup 514.798ps f hold -204.112ps
	I2C:SBRWI_SETUPHOLD_SBCLKI              : r setup 1847.14ps r hold -88.317ps f setup 1773.4ps f hold -85.009ps
	I2C:SBSTBI_SETUPHOLD_SBCLKI             : r setup 605.684ps r hold -67.955ps f setup 579.215ps f hold -18.4ps
	I2C:SCLI_N_TO_SDAO                      : delay rf from edge +2354.38ps -2201.27ps
	I2C:SCLI_N_TO_SDAOE                     : delay rf from edge +2415.86ps -2227.33ps
	I2C:SCLI_P_TO_SDAO                      : delay rf from edge +1508.23ps -1357.56ps
	I2C:SCLI_P_TO_SDAOE                     : delay rf from edge +1572.15ps -1381.18ps
	I2C:SCLO_N_TO_SDAO                      : delay rf from edge +2354.38ps -2201.27ps
	I2C:SCLO_N_TO_SDAOE                     : delay rf from edge +2415.86ps -2227.33ps
	I2C:SCLO_P_TO_SDAO                      : delay rf from edge +1508.23ps -1357.56ps
	I2C:SCLO_P_TO_SDAOE                     : delay rf from edge +1572.15ps -1381.18ps
	I2C:SDAI_SETUPHOLD_SCLI_P               : r setup 302.77ps r hold -54.361ps f setup 338.076ps f hold -55.89ps
	I2C:SDAI_SETUPHOLD_SCLO_P               : r setup 302.77ps r hold -54.361ps f setup 338.076ps f hold -55.89ps
	INT:GLOBAL                              : delay rf pos unate +190ps -210ps
	INT:GLOBAL_OUT                          : delay rf pos unate +440ps -400ps
	INT:IMUX_CE                             : delay rf pos unate +530ps -370ps
	INT:IMUX_CLK                            : delay rf pos unate +670ps -700ps
	INT:IMUX_IO                             : delay rf pos unate +500ps -380ps
	INT:IMUX_LC                             : delay rf pos unate +500ps -380ps
	INT:IMUX_RST                            : delay rf pos unate +480ps -400ps
	INT:LOCAL                               : delay rf pos unate +830ps -580ps
	INT:LONG                                : delay rf pos unate +810ps -930ps
	INT:LONG_H_0                            : delay rf pos unate +230ps -250ps
	INT:LONG_H_1                            : delay rf pos unate +220ps -230ps
	INT:LONG_H_10                           : delay rf pos unate +710ps -810ps
	INT:LONG_H_11                           : delay rf pos unate +780ps -900ps
	INT:LONG_H_12                           : delay rf pos unate +810ps -930ps
	INT:LONG_H_2                            : delay rf pos unate +260ps -290ps
	INT:LONG_H_3                            : delay rf pos unate +280ps -310ps
	INT:LONG_H_4                            : delay rf pos unate +320ps -370ps
	INT:LONG_H_5                            : delay rf pos unate +380ps -440ps
	INT:LONG_H_6                            : delay rf pos unate +420ps -490ps
	INT:LONG_H_7                            : delay rf pos unate +470ps -560ps
	INT:LONG_H_8                            : delay rf pos unate +570ps -660ps
	INT:LONG_H_9                            : delay rf pos unate +650ps -740ps
	INT:LONG_TO_QUAD                        : delay rf pos unate +450ps -640ps
	INT:LONG_V_0                            : delay rf pos unate +150ps -150ps
	INT:LONG_V_1                            : delay rf pos unate +150ps -160ps
	INT:LONG_V_10                           : delay rf pos unate +590ps -660ps
	INT:LONG_V_11                           : delay rf pos unate +610ps -690ps
	INT:LONG_V_12                           : delay rf pos unate +740ps -810ps
	INT:LONG_V_2                            : delay rf pos unate +210ps -230ps
	INT:LONG_V_3                            : delay rf pos unate +230ps -250ps
	INT:LONG_V_4                            : delay rf pos unate +280ps -310ps
	INT:LONG_V_5                            : delay rf pos unate +350ps -400ps
	INT:LONG_V_6                            : delay rf pos unate +390ps -440ps
	INT:LONG_V_7                            : delay rf pos unate +420ps -480ps
	INT:LONG_V_8                            : delay rf pos unate +540ps -600ps
	INT:LONG_V_9                            : delay rf pos unate +570ps -630ps
	INT:OUT_TO_LONG                         : delay rf pos unate +810ps -930ps
	INT:OUT_TO_QUAD                         : delay rf pos unate +450ps -490ps
	INT:QUAD                                : delay rf pos unate +450ps -490ps
	INT:QUAD_H_0                            : delay rf pos unate +190ps -180ps
	INT:QUAD_H_1                            : delay rf pos unate +230ps -220ps
	INT:QUAD_H_2                            : delay rf pos unate +260ps -260ps
	INT:QUAD_H_3                            : delay rf pos unate +300ps -300ps
	INT:QUAD_H_4                            : delay rf pos unate +390ps -410ps
	INT:QUAD_IO                             : delay rf pos unate +470ps -560ps
	INT:QUAD_V_0                            : delay rf pos unate +260ps -260ps
	INT:QUAD_V_1                            : delay rf pos unate +260ps -260ps
	INT:QUAD_V_2                            : delay rf pos unate +330ps -340ps
	INT:QUAD_V_3                            : delay rf pos unate +410ps -440ps
	INT:QUAD_V_4                            : delay rf pos unate +450ps -490ps
	IO:CE_SETUPHOLD_ICLK                    : r setup 153.2ps r hold 0ps f setup 141.1ps f hold 0ps
	IO:CE_SETUPHOLD_OCLK                    : r setup 153.2ps r hold 0ps f setup 141.1ps f hold 0ps
	IO:DOUT0_SETUPHOLD_OCLK_P               : r setup 153.2ps r hold 0ps f setup 141.1ps f hold 0ps
	IO:DOUT0_TO_PADOUT                      : delay rf pos unate +570ps -580ps
	IO:DOUT1_SETUPHOLD_OCLK_N               : r setup 153.2ps r hold 0ps f setup 141.1ps f hold 0ps
	IO:ICLK_N_TO_DIN1                       : delay rf from edge +223.7ps -268.8ps
	IO:ICLK_P_TO_DIN0                       : delay rf from edge +223.7ps -268.8ps
	IO:LATCH_TO_DIN0                        : delay rf pos unate +492.3ps -531.8ps
	IO:OCLK_N_TO_PADOUT                     : delay rf from edge +223.7ps -268.8ps
	IO:OCLK_P_TO_PADOEN                     : delay rf from edge +223.7ps -268.8ps
	IO:OCLK_P_TO_PADOUT                     : delay rf from edge +223.7ps -268.8ps
	IO:OE_SETUPHOLD_OCLK_P                  : r setup 153.2ps r hold 0ps f setup 141.1ps f hold 0ps
	IO:OE_TO_PADOEN                         : delay rf pos unate +344.3ps -403.3ps
	IO:PADIN_SETUPHOLD_ICLK_N               : r setup 3158.2ps r hold 0ps f setup 3146.1ps f hold 0ps
	IO:PADIN_SETUPHOLD_ICLK_P               : r setup 3158.2ps r hold 0ps f setup 3146.1ps f hold 0ps
	IO:PADIN_TO_DIN0                        : delay rf pos unate +370ps -370ps
	IO:PADIN_TO_GB                          : delay rf pos unate +3300ps -2250ps
	IOB_1.8:PADOEN_TO_PAD                   : delay rf pos unate +4081ps -3891ps
	IOB_1.8:PADOUT_TO_PAD                   : delay rf pos unate +3132.5ps -3164.2ps
	IOB_1.8:PADOUT_TO_PAD_RES               : res rf +35 -38
	IOB_1.8:PAD_TO_PADIN                    : delay rf pos unate +2021ps -2291ps
	IOB_2.5:PADOEN_TO_PAD                   : delay rf pos unate +2890ps -2700ps
	IOB_2.5:PADOUT_TO_PAD                   : delay rf pos unate +1941.5ps -1973.2ps
	IOB_2.5:PADOUT_TO_PAD_RES               : res rf +35 -38
	IOB_2.5:PAD_TO_PADIN                    : delay rf pos unate +830ps -1100ps
	IOB_3.3:PADOEN_TO_PAD                   : delay rf pos unate +2537ps -2347ps
	IOB_3.3:PADOUT_TO_PAD                   : delay rf pos unate +1588.5ps -1620.2ps
	IOB_3.3:PADOUT_TO_PAD_RES               : res rf +35 -38
	IOB_3.3:PAD_TO_PADIN                    : delay rf pos unate +485ps -755ps
	PLB:CARRY_INIT                          : delay rf pos unate +420ps -340ps
	PLB:CE_SETUPHOLD_CLK                    : r setup 0ps r hold 0ps f setup 0ps f hold 0ps
	PLB:CI_TO_CO                            : delay rf pos unate +210ps -210ps
	PLB:CLK_TO_O                            : delay rf from edge +1050ps -1050ps
	PLB:I0_SETUPHOLD_CLK                    : r setup 930ps r hold 0ps f setup 800ps f hold 0ps
	PLB:I0_TO_CASC                          : delay rf binate ++640ps +-680ps -+640ps --680ps
	PLB:I0_TO_O                             : delay rf binate ++940ps +-970ps -+940ps --970ps
	PLB:I1_SETUPHOLD_CLK                    : r setup 800ps r hold 0ps f setup 760ps f hold 0ps
	PLB:I1_TO_CASC                          : delay rf binate ++560ps +-670ps -+560ps --670ps
	PLB:I1_TO_CO                            : delay rf pos unate +510ps -500ps
	PLB:I1_TO_O                             : delay rf binate ++890ps +-930ps -+890ps --930ps
	PLB:I2_SETUPHOLD_CLK                    : r setup 740ps r hold 0ps f setup 650ps f hold 0ps
	PLB:I2_TO_CASC                          : delay rf binate ++530ps +-590ps -+530ps --590ps
	PLB:I2_TO_CO                            : delay rf pos unate +460ps -270ps
	PLB:I2_TO_O                             : delay rf binate ++890ps +-910ps -+890ps --910ps
	PLB:I3_SETUPHOLD_CLK                    : r setup 550ps r hold 0ps f setup 440ps f hold 0ps
	PLB:I3_TO_CASC                          : delay rf binate ++440ps +-460ps -+440ps --460ps
	PLB:I3_TO_O                             : delay rf binate ++650ps +-660ps -+650ps --660ps
	PLB:RST_RECREM_CLK                      : recovery 320ps removal 0ps
	PLB:RST_SETUPHOLD_CLK                   : r setup 400ps r hold -360ps f setup 290ps f hold -390ps
	PLB:RST_TO_O                            : delay rf from edge +854.3ps -1200ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTCOREA_DELAY: delay rf pos unate +1250ps -1270ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTCOREA_EXTERNAL: delay rf pos unate +-670ps --630ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTCOREA_PHASE_AND_DELAY: delay rf pos unate +580ps -580ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTCOREA_SIMPLE: delay rf pos unate +2010ps -1970ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTCOREB_DELAY: delay rf pos unate +1150ps -1180ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTCOREB_EXTERNAL: delay rf pos unate +-670ps --630ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTCOREB_PHASE_AND_DELAY: delay rf pos unate +490ps -490ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTCOREB_SIMPLE: delay rf pos unate +1910ps -1880ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTGLOBALA_DELAY: delay rf pos unate +1810ps -1630ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTGLOBALA_EXTERNAL: delay rf pos unate +-670ps --630ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTGLOBALA_PHASE_AND_DELAY: delay rf pos unate +1150ps -940ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTGLOBALA_SIMPLE: delay rf pos unate +2570ps -2330ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTGLOBALB_DELAY: delay rf pos unate +1360ps -1520ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTGLOBALB_EXTERNAL: delay rf pos unate +-670ps --630ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTGLOBALB_PHASE_AND_DELAY: delay rf pos unate +700ps -830ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTGLOBALB_SIMPLE: delay rf pos unate +2120ps -2220ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTCOREA_DELAY : delay rf pos unate +1292.6ps -1046.3ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTCOREA_EXTERNAL: delay rf pos unate +-627.1ps --855.2ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTCOREA_PHASE_AND_DELAY: delay rf pos unate +627.9ps -351.2ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTCOREA_SIMPLE: delay rf pos unate +2052.2ps -1747.4ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTCOREB_DELAY : delay rf pos unate +1195.7ps -955.5ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTCOREB_EXTERNAL: delay rf pos unate +-627.1ps --855.2ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTCOREB_PHASE_AND_DELAY: delay rf pos unate +531ps -260.5ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTCOREB_SIMPLE: delay rf pos unate +1955.3ps -1656.7ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTGLOBALA_DELAY: delay rf pos unate +1859.8ps -1403.3ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTGLOBALA_EXTERNAL: delay rf pos unate +-627.1ps --855.2ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTGLOBALA_PHASE_AND_DELAY: delay rf pos unate +1195ps -708.2ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTGLOBALA_SIMPLE: delay rf pos unate +2619.3ps -2104.5ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTGLOBALB_DELAY: delay rf pos unate +1406.3ps -1295.2ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTGLOBALB_EXTERNAL: delay rf pos unate +-627.1ps --855.2ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTGLOBALB_PHASE_AND_DELAY: delay rf pos unate +741.6ps -600.1ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTGLOBALB_SIMPLE: delay rf pos unate +2165.9ps -1996.4ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTCOREA_DELAY  : delay rf pos unate +423.9ps --23.4ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTCOREA_EXTERNAL: delay rf pos unate +423.9ps --23.4ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTCOREA_PHASE_AND_DELAY: delay rf pos unate +423.9ps --23.4ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTCOREA_SIMPLE : delay rf pos unate +423.9ps --23.4ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTCOREB_DELAY  : delay rf pos unate +1195.7ps -955.5ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTCOREB_EXTERNAL: delay rf pos unate +-627.1ps --855.2ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTCOREB_PHASE_AND_DELAY: delay rf pos unate +531ps -260.5ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTCOREB_SIMPLE : delay rf pos unate +1955.3ps -1656.7ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTGLOBALA_DELAY: delay rf pos unate +604.3ps -336.4ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTGLOBALA_EXTERNAL: delay rf pos unate +604.3ps -336.4ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTGLOBALA_PHASE_AND_DELAY: delay rf pos unate +604.3ps -336.4ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTGLOBALA_SIMPLE: delay rf pos unate +604.3ps -336.4ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTGLOBALB_DELAY: delay rf pos unate +1406.3ps -1295.2ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTGLOBALB_EXTERNAL: delay rf pos unate +-627.1ps --855.2ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTGLOBALB_PHASE_AND_DELAY: delay rf pos unate +741.6ps -600.1ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTGLOBALB_SIMPLE: delay rf pos unate +2165.9ps -1996.4ps
	PLL40_CORE:REFERENCECLK_TO_PLLOUTCORE_DELAY: delay rf pos unate +1250ps -1270ps
	PLL40_CORE:REFERENCECLK_TO_PLLOUTCORE_EXTERNAL: delay rf pos unate +-670ps --630ps
	PLL40_CORE:REFERENCECLK_TO_PLLOUTCORE_PHASE_AND_DELAY: delay rf pos unate +580ps -580ps
	PLL40_CORE:REFERENCECLK_TO_PLLOUTCORE_SIMPLE: delay rf pos unate +2010ps -1970ps
	PLL40_CORE:REFERENCECLK_TO_PLLOUTGLOBAL_DELAY: delay rf pos unate +1810ps -1630ps
	PLL40_CORE:REFERENCECLK_TO_PLLOUTGLOBAL_EXTERNAL: delay rf pos unate +-670ps --630ps
	PLL40_CORE:REFERENCECLK_TO_PLLOUTGLOBAL_PHASE_AND_DELAY: delay rf pos unate +1150ps -940ps
	PLL40_CORE:REFERENCECLK_TO_PLLOUTGLOBAL_SIMPLE: delay rf pos unate +2570ps -2330ps
	PLL40_PAD:PLLIN_TO_PLLOUTCORE_DELAY     : delay rf pos unate +1292.6ps -1046.3ps
	PLL40_PAD:PLLIN_TO_PLLOUTCORE_EXTERNAL  : delay rf pos unate +-627.1ps --855.2ps
	PLL40_PAD:PLLIN_TO_PLLOUTCORE_PHASE_AND_DELAY: delay rf pos unate +627.9ps -351.2ps
	PLL40_PAD:PLLIN_TO_PLLOUTCORE_SIMPLE    : delay rf pos unate +2052.2ps -1747.4ps
	PLL40_PAD:PLLIN_TO_PLLOUTGLOBAL_DELAY   : delay rf pos unate +1859.8ps -1403.3ps
	PLL40_PAD:PLLIN_TO_PLLOUTGLOBAL_EXTERNAL: delay rf pos unate +-627.1ps --855.2ps
	PLL40_PAD:PLLIN_TO_PLLOUTGLOBAL_PHASE_AND_DELAY: delay rf pos unate +1195ps -708.2ps
	PLL40_PAD:PLLIN_TO_PLLOUTGLOBAL_SIMPLE  : delay rf pos unate +2619.3ps -2104.5ps
	SPI:MI_SETUPHOLD_SCKO_N                 : r setup 438.074ps r hold 80.307ps f setup 390.172ps f hold 83.605ps
	SPI:MI_SETUPHOLD_SCKO_P                 : r setup 534.923ps r hold -38.064ps f setup 487.021ps f hold -34.767ps
	SPI:SBADRI0_SETUPHOLD_SBCLKI            : r setup 1593.29ps r hold -108.806ps f setup 1650.39ps f hold -117.779ps
	SPI:SBADRI1_SETUPHOLD_SBCLKI            : r setup 1553.68ps r hold -191.834ps f setup 1623.55ps f hold -139.464ps
	SPI:SBADRI2_SETUPHOLD_SBCLKI            : r setup 1511.11ps r hold -211.892ps f setup 1530.84ps f hold -114.676ps
	SPI:SBADRI3_SETUPHOLD_SBCLKI            : r setup 1636.51ps r hold -188.13ps f setup 1620.76ps f hold -111.837ps
	SPI:SBADRI4_SETUPHOLD_SBCLKI            : r setup 1087.91ps r hold -23.553ps f setup 1076.08ps f hold -56.568ps
	SPI:SBADRI5_SETUPHOLD_SBCLKI            : r setup 952.032ps r hold -40.824ps f setup 995.428ps f hold -45.729ps
	SPI:SBADRI6_SETUPHOLD_SBCLKI            : r setup 940.061ps r hold -28.38ps f setup 983.567ps f hold -33.15ps
	SPI:SBADRI7_SETUPHOLD_SBCLKI            : r setup 940.086ps r hold -44.429ps f setup 983.752ps f hold -48.937ps
	SPI:SBCLKI_TO_SBACKO                    : delay rf from edge +1022.03ps -823.837ps
	SPI:SBCLKI_TO_SBDATO0                   : delay rf from edge +938.809ps -836.091ps
	SPI:SBCLKI_TO_SBDATO1                   : delay rf from edge +908.689ps -951.944ps
	SPI:SBCLKI_TO_SBDATO2                   : delay rf from edge +924.081ps -975.519ps
	SPI:SBCLKI_TO_SBDATO3                   : delay rf from edge +907.833ps -949.259ps
	SPI:SBCLKI_TO_SBDATO4                   : delay rf from edge +1000.57ps -1006.85ps
	SPI:SBCLKI_TO_SBDATO5                   : delay rf from edge +942.18ps -952.946ps
	SPI:SBCLKI_TO_SBDATO6                   : delay rf from edge +921.005ps -975.996ps
	SPI:SBCLKI_TO_SBDATO7                   : delay rf from edge +902.641ps -946.79ps
	SPI:SBCLKI_TO_SPIIRQ                    : delay rf from edge +1183.04ps -1273.65ps
	SPI:SBCLKI_TO_SPIWKUP                   : delay rf from edge +1350.98ps -1208.03ps
	SPI:SBDATI0_SETUPHOLD_SBCLKI            : r setup 268.181ps r hold 12.958ps f setup 263.355ps f hold 63.117ps
	SPI:SBDATI1_SETUPHOLD_SBCLKI            : r setup 222.65ps r hold -41.594ps f setup 222.902ps f hold 26.713ps
	SPI:SBDATI2_SETUPHOLD_SBCLKI            : r setup 243.95ps r hold -34.596ps f setup 216.756ps f hold 30.769ps
	SPI:SBDATI3_SETUPHOLD_SBCLKI            : r setup 215.136ps r hold 9.096ps f setup 194.566ps f hold 59.508ps
	SPI:SBDATI4_SETUPHOLD_SBCLKI            : r setup 232.845ps r hold -15.79ps f setup 212.825ps f hold 45.029ps
	SPI:SBDATI5_SETUPHOLD_SBCLKI            : r setup 225.658ps r hold 3.944ps f setup 239.808ps f hold 29.043ps
	SPI:SBDATI6_SETUPHOLD_SBCLKI            : r setup 262.352ps r hold 33.336ps f setup 327.075ps f hold 59.121ps
	SPI:SBDATI7_SETUPHOLD_SBCLKI            : r setup 267.173ps r hold 1.403ps f setup 286.259ps f hold 29.485ps
	SPI:SBRWI_SETUPHOLD_SBCLKI              : r setup 1449.73ps r hold -126.303ps f setup 1400.47ps f hold -92.573ps
	SPI:SBSTBI_SETUPHOLD_SBCLKI             : r setup 1022.96ps r hold -144.636ps f setup 764.883ps f hold -27.979ps
	SPI:SCKI_N_TO_SO                        : delay rf from edge +1880.51ps -1759.54ps
	SPI:SCKI_P_TO_SO                        : delay rf from edge +1757.64ps -1636.66ps
	SPI:SCKI_P_TO_SOE                       : delay rf from edge +9407.31ps -9434.34ps
	SPI:SCKO_N_TO_MO                        : delay rf from edge +1880.83ps -1759.84ps
	SPI:SCKO_P_TO_MCSNO0                    : delay rf from edge +10213.7ps -10111.2ps
	SPI:SCKO_P_TO_MCSNO1                    : delay rf from edge +10133ps -10169ps
	SPI:SCKO_P_TO_MCSNO2                    : delay rf from edge +10225.5ps -10116.5ps
	SPI:SCKO_P_TO_MCSNO3                    : delay rf from edge +10229.5ps -10107.9ps
	SPI:SCKO_P_TO_MCSNOE0                   : delay rf from edge +10286.5ps -10214ps
	SPI:SCKO_P_TO_MCSNOE1                   : delay rf from edge +10283.5ps -10216.8ps
	SPI:SCKO_P_TO_MCSNOE2                   : delay rf from edge +9731.2ps -9667.75ps
	SPI:SCKO_P_TO_MCSNOE3                   : delay rf from edge +10281.5ps -10207.5ps
	SPI:SCKO_P_TO_MO                        : delay rf from edge +1757.96ps -1636.97ps
	SPI:SCKO_P_TO_MOE                       : delay rf from edge +9407.31ps -9434.34ps
	SPI:SCSNI_SETUPHOLD_SCKI_N              : r setup 682.92ps r hold 12.88ps f setup 608.25ps f hold 14.45ps
	SPI:SCSNI_SETUPHOLD_SCKI_P              : r setup 751.46ps r hold -12.54ps f setup 684.2ps f hold -11.45ps
	SPI:SI_SETUPHOLD_SCKI_N                 : r setup 467.834ps r hold 72.058ps f setup 411.445ps f hold 79.091ps
	SPI:SI_SETUPHOLD_SCKI_P                 : r setup 564.684ps r hold -46.314ps f setup 508.294ps f hold -39.281ps
}

// iCE5LP4K- iCE5LP2K- iCE5LP1K-
speed SPEED12 {
	BRAM:CASCADE                            : delay rf pos unate +210ps -260ps
	BRAM:MASK_SETUPHOLD_WCLK                : r setup 390ps r hold 0ps f setup 390ps f hold 0ps
	BRAM:RADDR_SETUPHOLD_RCLK               : r setup 290ps r hold 80ps f setup 290ps f hold 80ps
	BRAM:RCLKE_SETUPHOLD_RCLK               : r setup 380ps r hold 75ps f setup 380ps f hold 75ps
	BRAM:RCLK_TO_RDATA                      : delay rf from edge +890ps -890ps
	BRAM:RE_SETUPHOLD_RCLK                  : r setup 140ps r hold 120ps f setup 140ps f hold 120ps
	BRAM:WADDR_SETUPHOLD_WCLK               : r setup 320ps r hold 50ps f setup 320ps f hold 50ps
	BRAM:WCLKE_SETUPHOLD_WCLK               : r setup 380ps r hold 39ps f setup 380ps f hold 39ps
	BRAM:WDATA_SETUPHOLD_WCLK               : r setup 230ps r hold 50ps f setup 230ps f hold 50ps
	BRAM:WE_SETUPHOLD_WCLK                  : r setup 190ps r hold 70ps f setup 190ps f hold 70ps
	DERATE_P_BEST                           : scalar 0.552
	DERATE_P_TYP                            : scalar 0.858
	DERATE_P_WORST                          : scalar 1.164
	DERATE_T                                : derate temperature linear (-0.00012t + 1.003)
	DERATE_V                                : derate voltage inverse quadratic (0.337V + 1.304V + -1.052)
	GB_FABRIC                               : delay rf pos unate +1200ps -600ps
	I2C:SBADRI0_SETUPHOLD_SBCLKI            : r setup 1963.64ps r hold -13.154ps f setup 1879.08ps f hold -83.315ps
	I2C:SBADRI1_SETUPHOLD_SBCLKI            : r setup 1889.25ps r hold -110.869ps f setup 1997.3ps f hold -62.704ps
	I2C:SBADRI2_SETUPHOLD_SBCLKI            : r setup 1946.03ps r hold -149.644ps f setup 2049.87ps f hold -123.1ps
	I2C:SBADRI3_SETUPHOLD_SBCLKI            : r setup 1954.9ps r hold -15.357ps f setup 1876.21ps f hold -46.942ps
	I2C:SBADRI4_SETUPHOLD_SBCLKI            : r setup 704.264ps r hold -31.818ps f setup 692.607ps f hold -65.688ps
	I2C:SBADRI5_SETUPHOLD_SBCLKI            : r setup 628.863ps r hold -54.697ps f setup 634.625ps f hold -67.113ps
	I2C:SBADRI6_SETUPHOLD_SBCLKI            : r setup 670.564ps r hold -90.484ps f setup 700.721ps f hold -126.532ps
	I2C:SBADRI7_SETUPHOLD_SBCLKI            : r setup 693.187ps r hold -112.869ps f setup 723.346ps f hold -147.761ps
	I2C:SBCLKI_TO_I2CIRQ                    : delay rf from edge +1306.43ps -1201.21ps
	I2C:SBCLKI_TO_I2CWKUP                   : delay rf from edge +1876ps -1636.12ps
	I2C:SBCLKI_TO_SBACKO                    : delay rf from edge +973.814ps -967.289ps
	I2C:SBCLKI_TO_SBDATO0                   : delay rf from edge +855.277ps -892.493ps
	I2C:SBCLKI_TO_SBDATO1                   : delay rf from edge +851.226ps -882.578ps
	I2C:SBCLKI_TO_SBDATO2                   : delay rf from edge +856.999ps -862.057ps
	I2C:SBCLKI_TO_SBDATO3                   : delay rf from edge +861.014ps -738.097ps
	I2C:SBCLKI_TO_SBDATO4                   : delay rf from edge +851.226ps -882.578ps
	I2C:SBCLKI_TO_SBDATO5                   : delay rf from edge +869.037ps -873.813ps
	I2C:SBCLKI_TO_SBDATO6                   : delay rf from edge +861.014ps -738.097ps
	I2C:SBCLKI_TO_SBDATO7                   : delay rf from edge +855.277ps -892.493ps
	I2C:SBDATI0_SETUPHOLD_SBCLKI            : r setup 173.196ps r hold 3.328ps f setup 173.094ps f hold 26.026ps
	I2C:SBDATI1_SETUPHOLD_SBCLKI            : r setup 468.168ps r hold -287.052ps f setup 479.704ps f hold -263.824ps
	I2C:SBDATI2_SETUPHOLD_SBCLKI            : r setup 760.601ps r hold -304.067ps f setup 766.926ps f hold -275.996ps
	I2C:SBDATI3_SETUPHOLD_SBCLKI            : r setup 432.747ps r hold -1.567ps f setup 494.985ps f hold 25.089ps
	I2C:SBDATI4_SETUPHOLD_SBCLKI            : r setup 581.037ps r hold -328.439ps f setup 571.259ps f hold -261.284ps
	I2C:SBDATI5_SETUPHOLD_SBCLKI            : r setup 434.656ps r hold 5.196ps f setup 426.759ps f hold 48.669ps
	I2C:SBDATI6_SETUPHOLD_SBCLKI            : r setup 219.866ps r hold -34.929ps f setup 202.343ps f hold 14.52ps
	I2C:SBDATI7_SETUPHOLD_SBCLKI            : r setup 519.649ps r hold -250.37ps f setup 514.798ps f hold -204.112ps
	I2C:SBRWI_SETUPHOLD_SBCLKI              : r setup 1847.14ps r hold -88.317ps f setup 1773.4ps f hold -85.009ps
	I2C:SBSTBI_SETUPHOLD_SBCLKI             : r setup 605.684ps r hold -67.955ps f setup 579.215ps f hold -18.4ps
	I2C:SCLI_N_TO_SDAO                      : delay rf from edge +2354.38ps -2201.27ps
	I2C:SCLI_N_TO_SDAOE                     : delay rf from edge +2415.86ps -2227.33ps
	I2C:SCLI_P_TO_SDAO                      : delay rf from edge +1508.23ps -1357.56ps
	I2C:SCLI_P_TO_SDAOE                     : delay rf from edge +1572.15ps -1381.18ps
	I2C:SCLO_N_TO_SDAO                      : delay rf from edge +2354.38ps -2201.27ps
	I2C:SCLO_N_TO_SDAOE                     : delay rf from edge +2415.86ps -2227.33ps
	I2C:SCLO_P_TO_SDAO                      : delay rf from edge +1508.23ps -1357.56ps
	I2C:SCLO_P_TO_SDAOE                     : delay rf from edge +1572.15ps -1381.18ps
	I2C:SDAI_SETUPHOLD_SCLI_P               : r setup 302.77ps r hold -54.361ps f setup 338.076ps f hold -55.89ps
	I2C:SDAI_SETUPHOLD_SCLO_P               : r setup 302.77ps r hold -54.361ps f setup 338.076ps f hold -55.89ps
	INT:GLOBAL                              : delay rf pos unate +190ps -210ps
	INT:GLOBAL_OUT                          : delay rf pos unate +440ps -400ps
	INT:IMUX_CE                             : delay rf pos unate +530ps -370ps
	INT:IMUX_CLK                            : delay rf pos unate +670ps -700ps
	INT:IMUX_IO                             : delay rf pos unate +500ps -380ps
	INT:IMUX_LC                             : delay rf pos unate +500ps -380ps
	INT:IMUX_RST                            : delay rf pos unate +480ps -400ps
	INT:LOCAL                               : delay rf pos unate +830ps -580ps
	INT:LONG                                : delay rf pos unate +810ps -930ps
	INT:LONG_H_0                            : delay rf pos unate +230ps -250ps
	INT:LONG_H_1                            : delay rf pos unate +220ps -230ps
	INT:LONG_H_10                           : delay rf pos unate +710ps -810ps
	INT:LONG_H_11                           : delay rf pos unate +780ps -900ps
	INT:LONG_H_12                           : delay rf pos unate +810ps -930ps
	INT:LONG_H_2                            : delay rf pos unate +260ps -290ps
	INT:LONG_H_3                            : delay rf pos unate +280ps -310ps
	INT:LONG_H_4                            : delay rf pos unate +320ps -370ps
	INT:LONG_H_5                            : delay rf pos unate +380ps -440ps
	INT:LONG_H_6                            : delay rf pos unate +420ps -490ps
	INT:LONG_H_7                            : delay rf pos unate +470ps -560ps
	INT:LONG_H_8                            : delay rf pos unate +570ps -660ps
	INT:LONG_H_9                            : delay rf pos unate +650ps -740ps
	INT:LONG_TO_QUAD                        : delay rf pos unate +450ps -640ps
	INT:LONG_V_0                            : delay rf pos unate +150ps -150ps
	INT:LONG_V_1                            : delay rf pos unate +150ps -160ps
	INT:LONG_V_10                           : delay rf pos unate +590ps -660ps
	INT:LONG_V_11                           : delay rf pos unate +610ps -690ps
	INT:LONG_V_12                           : delay rf pos unate +740ps -810ps
	INT:LONG_V_2                            : delay rf pos unate +210ps -230ps
	INT:LONG_V_3                            : delay rf pos unate +230ps -250ps
	INT:LONG_V_4                            : delay rf pos unate +280ps -310ps
	INT:LONG_V_5                            : delay rf pos unate +350ps -400ps
	INT:LONG_V_6                            : delay rf pos unate +390ps -440ps
	INT:LONG_V_7                            : delay rf pos unate +420ps -480ps
	INT:LONG_V_8                            : delay rf pos unate +540ps -600ps
	INT:LONG_V_9                            : delay rf pos unate +570ps -630ps
	INT:OUT_TO_LONG                         : delay rf pos unate +810ps -930ps
	INT:OUT_TO_QUAD                         : delay rf pos unate +450ps -490ps
	INT:QUAD                                : delay rf pos unate +450ps -490ps
	INT:QUAD_H_0                            : delay rf pos unate +190ps -180ps
	INT:QUAD_H_1                            : delay rf pos unate +230ps -220ps
	INT:QUAD_H_2                            : delay rf pos unate +260ps -260ps
	INT:QUAD_H_3                            : delay rf pos unate +300ps -300ps
	INT:QUAD_H_4                            : delay rf pos unate +390ps -410ps
	INT:QUAD_IO                             : delay rf pos unate +470ps -560ps
	INT:QUAD_V_0                            : delay rf pos unate +260ps -260ps
	INT:QUAD_V_1                            : delay rf pos unate +260ps -260ps
	INT:QUAD_V_2                            : delay rf pos unate +330ps -340ps
	INT:QUAD_V_3                            : delay rf pos unate +410ps -440ps
	INT:QUAD_V_4                            : delay rf pos unate +450ps -490ps
	IO:CE_SETUPHOLD_ICLK                    : r setup 153.2ps r hold 0ps f setup 141.1ps f hold 0ps
	IO:CE_SETUPHOLD_OCLK                    : r setup 153.2ps r hold 0ps f setup 141.1ps f hold 0ps
	IO:DOUT0_SETUPHOLD_OCLK_P               : r setup 153.2ps r hold 0ps f setup 141.1ps f hold 0ps
	IO:DOUT0_TO_PADOUT                      : delay rf pos unate +570ps -580ps
	IO:DOUT1_SETUPHOLD_OCLK_N               : r setup 153.2ps r hold 0ps f setup 141.1ps f hold 0ps
	IO:ICLK_N_TO_DIN1                       : delay rf from edge +752ps -602ps
	IO:ICLK_P_TO_DIN0                       : delay rf from edge +759ps -667ps
	IO:LATCH_TO_DIN0                        : delay rf pos unate +492.3ps -531.8ps
	IO:OCLK_N_TO_PADOUT                     : delay rf from edge +1002ps -1159ps
	IO:OCLK_P_TO_PADOEN                     : delay rf from edge +1067ps -1152ps
	IO:OCLK_P_TO_PADOUT                     : delay rf from edge +1067ps -1152ps
	IO:OE_SETUPHOLD_OCLK_P                  : r setup 153.2ps r hold 0ps f setup 141.1ps f hold 0ps
	IO:OE_TO_PADOEN                         : delay rf pos unate +344.3ps -403.3ps
	IO:PADIN_SETUPHOLD_ICLK_N               : r setup 3158.2ps r hold 0ps f setup 3146.1ps f hold 0ps
	IO:PADIN_SETUPHOLD_ICLK_P               : r setup 3158.2ps r hold 0ps f setup 3146.1ps f hold 0ps
	IO:PADIN_TO_DIN0                        : delay rf pos unate +370ps -370ps
	IO:PADIN_TO_GB                          : delay rf pos unate +3300ps -2250ps
	IOB_1.8:PADOEN_TO_PAD                   : delay rf pos unate +2707ps -2824ps
	IOB_1.8:PADOUT_TO_PAD                   : delay rf pos unate +2824ps -2707ps
	IOB_1.8:PADOUT_TO_PAD_RES               : res rf +51 -53
	IOB_1.8:PAD_TO_PADIN                    : delay rf pos unate +850ps -770ps
	IOB_2.5:PADOEN_TO_PAD                   : delay rf pos unate +1973ps -1942ps
	IOB_2.5:PADOUT_TO_PAD                   : delay rf pos unate +1941.5ps -1973.2ps
	IOB_2.5:PADOUT_TO_PAD_RES               : res rf +35 -38
	IOB_2.5:PAD_TO_PADIN                    : delay rf pos unate +590ps -540ps
	IOB_3.3:PADOEN_TO_PAD                   : delay rf pos unate +1768ps -1634ps
	IOB_3.3:PADOUT_TO_PAD                   : delay rf pos unate +1634ps -1768ps
	IOB_3.3:PADOUT_TO_PAD_RES               : res rf +28 -32
	IOB_3.3:PAD_TO_PADIN                    : delay rf pos unate +510ps -460ps
	IOB_OD_1.8:PADOEN_TO_PAD                : delay rf pos unate +4080ps -3810ps
	IOB_OD_1.8:PADOUT_TO_PAD                : delay rf pos unate +infps -2707ps
	IOB_OD_1.8:PADOUT_TO_PAD_RES            : res rf +inf -53
	IOB_OD_1.8:PAD_TO_PADIN                 : delay rf pos unate +1180ps -1560ps
	IOB_OD_2.5:PADOEN_TO_PAD                : delay rf pos unate +2890ps -2700ps
	IOB_OD_2.5:PADOUT_TO_PAD                : delay rf pos unate +infps -1973.2ps
	IOB_OD_2.5:PADOUT_TO_PAD_RES            : res rf +inf -38
	IOB_OD_2.5:PAD_TO_PADIN                 : delay rf pos unate +830ps -1100ps
	IOB_OD_3.3:PADOEN_TO_PAD                : delay rf pos unate +2510ps -2350ps
	IOB_OD_3.3:PADOUT_TO_PAD                : delay rf pos unate +infps -1768ps
	IOB_OD_3.3:PADOUT_TO_PAD_RES            : res rf +inf -32
	IOB_OD_3.3:PAD_TO_PADIN                 : delay rf pos unate +720ps -960ps
	IR_DRV:IRPWM_TO_IRLED                   : delay rf pos unate +250000ps -267000ps
	LEDD_IP:LEDDADDR0_SETUPHOLD_LEDDCLK     : r setup 247.753ps r hold 158.481ps f setup 230.324ps f hold 95.411ps
	LEDD_IP:LEDDADDR1_SETUPHOLD_LEDDCLK     : r setup 227.566ps r hold 162.299ps f setup 215.693ps f hold 104.98ps
	LEDD_IP:LEDDADDR2_SETUPHOLD_LEDDCLK     : r setup 263.82ps r hold 21.332ps f setup 371.631ps f hold 96.526ps
	LEDD_IP:LEDDADDR3_SETUPHOLD_LEDDCLK     : r setup 268.516ps r hold 154.232ps f setup 280.496ps f hold 65.886ps
	LEDD_IP:LEDDCLK_TO_LEDDON               : delay rf from edge +647.94ps -708.76ps
	LEDD_IP:LEDDCLK_TO_PWMOUT0              : delay rf from edge +660.269ps -723.296ps
	LEDD_IP:LEDDCLK_TO_PWMOUT1              : delay rf from edge +656.438ps -718.756ps
	LEDD_IP:LEDDCLK_TO_PWMOUT2              : delay rf from edge +653.111ps -715.613ps
	LEDD_IP:LEDDCS_SETUPHOLD_LEDDCLK        : r setup 410.952ps r hold 13.649ps f setup 199.859ps f hold 99.616ps
	LEDD_IP:LEDDDAT0_SETUPHOLD_LEDDCLK      : r setup -1.185ps r hold 374.275ps f setup 10.209ps f hold 384.948ps
	LEDD_IP:LEDDDAT1_SETUPHOLD_LEDDCLK      : r setup 45.313ps r hold 366.667ps f setup 57.407ps f hold 378.5ps
	LEDD_IP:LEDDDAT2_SETUPHOLD_LEDDCLK      : r setup 80.737ps r hold 234.094ps f setup 83.409ps f hold 269.517ps
	LEDD_IP:LEDDDAT3_SETUPHOLD_LEDDCLK      : r setup 78.979ps r hold 365.542ps f setup 86.737ps f hold 377.47ps
	LEDD_IP:LEDDDAT4_SETUPHOLD_LEDDCLK      : r setup -97.737ps r hold 299.349ps f setup -106.197ps f hold 340.656ps
	LEDD_IP:LEDDDAT5_SETUPHOLD_LEDDCLK      : r setup 61.13ps r hold 229.973ps f setup 70.859ps f hold 263.268ps
	LEDD_IP:LEDDDAT6_SETUPHOLD_LEDDCLK      : r setup 88.028ps r hold 250.559ps f setup 87.804ps f hold 285.298ps
	LEDD_IP:LEDDDAT7_SETUPHOLD_LEDDCLK      : r setup 55.94ps r hold 244.251ps f setup 67.854ps f hold 288.191ps
	LEDD_IP:LEDDDEN_SETUPHOLD_LEDDCLK       : r setup 407.828ps r hold 9.039ps f setup 197.572ps f hold 95.154ps
	LEDD_IP:LEDDEXE_SETUPHOLD_LEDDCLK       : r setup -76.332ps r hold 270.783ps f setup -86.725ps f hold 271.963ps
	LED_DRV_CUR:EN_TO_LEDPU                 : delay rf pos unate +35000000ps -35000000ps
	PLB:CARRY_INIT                          : delay rf pos unate +420ps -340ps
	PLB:CE_SETUPHOLD_CLK                    : r setup 0ps r hold 0ps f setup 0ps f hold 0ps
	PLB:CI_TO_CO                            : delay rf pos unate +210ps -210ps
	PLB:CLK_TO_O                            : delay rf from edge +1050ps -1050ps
	PLB:I0_SETUPHOLD_CLK                    : r setup 930ps r hold 0ps f setup 800ps f hold 0ps
	PLB:I0_TO_CASC                          : delay rf binate ++640ps +-680ps -+640ps --680ps
	PLB:I0_TO_O                             : delay rf binate ++940ps +-970ps -+940ps --970ps
	PLB:I1_SETUPHOLD_CLK                    : r setup 800ps r hold 0ps f setup 760ps f hold 0ps
	PLB:I1_TO_CASC                          : delay rf binate ++560ps +-670ps -+560ps --670ps
	PLB:I1_TO_CO                            : delay rf pos unate +510ps -500ps
	PLB:I1_TO_O                             : delay rf binate ++890ps +-930ps -+890ps --930ps
	PLB:I2_SETUPHOLD_CLK                    : r setup 740ps r hold 0ps f setup 650ps f hold 0ps
	PLB:I2_TO_CASC                          : delay rf binate ++530ps +-590ps -+530ps --590ps
	PLB:I2_TO_CO                            : delay rf pos unate +460ps -270ps
	PLB:I2_TO_O                             : delay rf binate ++890ps +-910ps -+890ps --910ps
	PLB:I3_SETUPHOLD_CLK                    : r setup 550ps r hold 0ps f setup 440ps f hold 0ps
	PLB:I3_TO_CASC                          : delay rf binate ++440ps +-460ps -+440ps --460ps
	PLB:I3_TO_O                             : delay rf binate ++650ps +-660ps -+650ps --660ps
	PLB:RST_RECREM_CLK                      : recovery 320ps removal 0ps
	PLB:RST_SETUPHOLD_CLK                   : r setup 400ps r hold -360ps f setup 290ps f hold -390ps
	PLB:RST_TO_O                            : delay rf from edge +854.3ps -1200ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTCOREA_DELAY: delay rf pos unate +1250ps -1270ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTCOREA_EXTERNAL: delay rf pos unate +-670ps --630ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTCOREA_PHASE_AND_DELAY: delay rf pos unate +580ps -580ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTCOREA_SIMPLE: delay rf pos unate +2010ps -1970ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTCOREB_DELAY: delay rf pos unate +1150ps -1180ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTCOREB_EXTERNAL: delay rf pos unate +-670ps --630ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTCOREB_PHASE_AND_DELAY: delay rf pos unate +490ps -490ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTCOREB_SIMPLE: delay rf pos unate +1910ps -1880ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTGLOBALA_DELAY: delay rf pos unate +1810ps -1630ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTGLOBALA_EXTERNAL: delay rf pos unate +-670ps --630ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTGLOBALA_PHASE_AND_DELAY: delay rf pos unate +1150ps -940ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTGLOBALA_SIMPLE: delay rf pos unate +2570ps -2330ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTGLOBALB_DELAY: delay rf pos unate +1360ps -1520ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTGLOBALB_EXTERNAL: delay rf pos unate +-670ps --630ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTGLOBALB_PHASE_AND_DELAY: delay rf pos unate +700ps -830ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTGLOBALB_SIMPLE: delay rf pos unate +2120ps -2220ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTCOREA_DELAY : delay rf pos unate +1292.6ps -1046.3ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTCOREA_EXTERNAL: delay rf pos unate +-627.1ps --855.2ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTCOREA_PHASE_AND_DELAY: delay rf pos unate +627.9ps -351.2ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTCOREA_SIMPLE: delay rf pos unate +2052.2ps -1747.4ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTCOREB_DELAY : delay rf pos unate +1195.7ps -955.5ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTCOREB_EXTERNAL: delay rf pos unate +-627.1ps --855.2ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTCOREB_PHASE_AND_DELAY: delay rf pos unate +531ps -260.5ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTCOREB_SIMPLE: delay rf pos unate +1955.3ps -1656.7ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTGLOBALA_DELAY: delay rf pos unate +1859.8ps -1403.3ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTGLOBALA_EXTERNAL: delay rf pos unate +-627.1ps --855.2ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTGLOBALA_PHASE_AND_DELAY: delay rf pos unate +1195ps -708.2ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTGLOBALA_SIMPLE: delay rf pos unate +2619.3ps -2104.5ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTGLOBALB_DELAY: delay rf pos unate +1406.3ps -1295.2ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTGLOBALB_EXTERNAL: delay rf pos unate +-627.1ps --855.2ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTGLOBALB_PHASE_AND_DELAY: delay rf pos unate +741.6ps -600.1ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTGLOBALB_SIMPLE: delay rf pos unate +2165.9ps -1996.4ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTCOREA_DELAY  : delay rf pos unate +423.9ps --23.4ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTCOREA_EXTERNAL: delay rf pos unate +423.9ps --23.4ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTCOREA_PHASE_AND_DELAY: delay rf pos unate +423.9ps --23.4ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTCOREA_SIMPLE : delay rf pos unate +423.9ps --23.4ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTCOREB_DELAY  : delay rf pos unate +1195.7ps -955.5ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTCOREB_EXTERNAL: delay rf pos unate +-627.1ps --855.2ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTCOREB_PHASE_AND_DELAY: delay rf pos unate +531ps -260.5ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTCOREB_SIMPLE : delay rf pos unate +1955.3ps -1656.7ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTGLOBALA_DELAY: delay rf pos unate +604.3ps -336.4ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTGLOBALA_EXTERNAL: delay rf pos unate +604.3ps -336.4ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTGLOBALA_PHASE_AND_DELAY: delay rf pos unate +604.3ps -336.4ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTGLOBALA_SIMPLE: delay rf pos unate +604.3ps -336.4ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTGLOBALB_DELAY: delay rf pos unate +1406.3ps -1295.2ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTGLOBALB_EXTERNAL: delay rf pos unate +-627.1ps --855.2ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTGLOBALB_PHASE_AND_DELAY: delay rf pos unate +741.6ps -600.1ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTGLOBALB_SIMPLE: delay rf pos unate +2165.9ps -1996.4ps
	PLL40_CORE:REFERENCECLK_TO_PLLOUTCORE_DELAY: delay rf pos unate +1250ps -1270ps
	PLL40_CORE:REFERENCECLK_TO_PLLOUTCORE_EXTERNAL: delay rf pos unate +1730ps -1730ps
	PLL40_CORE:REFERENCECLK_TO_PLLOUTCORE_PHASE_AND_DELAY: delay rf pos unate +580ps -580ps
	PLL40_CORE:REFERENCECLK_TO_PLLOUTCORE_SIMPLE: delay rf pos unate +2010ps -1970ps
	PLL40_CORE:REFERENCECLK_TO_PLLOUTGLOBAL_DELAY: delay rf pos unate +1810ps -1630ps
	PLL40_CORE:REFERENCECLK_TO_PLLOUTGLOBAL_EXTERNAL: delay rf pos unate +1730ps -1730ps
	PLL40_CORE:REFERENCECLK_TO_PLLOUTGLOBAL_PHASE_AND_DELAY: delay rf pos unate +1150ps -940ps
	PLL40_CORE:REFERENCECLK_TO_PLLOUTGLOBAL_SIMPLE: delay rf pos unate +2570ps -2330ps
	PLL40_PAD:PLLIN_TO_PLLOUTCORE_DELAY     : delay rf pos unate +1292.6ps -1046.3ps
	PLL40_PAD:PLLIN_TO_PLLOUTCORE_EXTERNAL  : delay rf pos unate +1776.5ps -1506.3ps
	PLL40_PAD:PLLIN_TO_PLLOUTCORE_PHASE_AND_DELAY: delay rf pos unate +627.9ps -351.2ps
	PLL40_PAD:PLLIN_TO_PLLOUTCORE_SIMPLE    : delay rf pos unate +2052.2ps -1747.4ps
	PLL40_PAD:PLLIN_TO_PLLOUTGLOBAL_DELAY   : delay rf pos unate +1859.8ps -1403.3ps
	PLL40_PAD:PLLIN_TO_PLLOUTGLOBAL_EXTERNAL: delay rf pos unate +1776.5ps -1506.3ps
	PLL40_PAD:PLLIN_TO_PLLOUTGLOBAL_PHASE_AND_DELAY: delay rf pos unate +1195ps -708.2ps
	PLL40_PAD:PLLIN_TO_PLLOUTGLOBAL_SIMPLE  : delay rf pos unate +2619.3ps -2104.5ps
	RGB_DRV:RGB0PWM_TO_RGB0                 : delay rf pos unate +35000ps -240000ps
	RGB_DRV:RGB1PWM_TO_RGB1                 : delay rf pos unate +35000ps -240000ps
	RGB_DRV:RGB2PWM_TO_RGB2                 : delay rf pos unate +35000ps -240000ps
	SPI:MI_SETUPHOLD_SCKO_N                 : r setup 438.074ps r hold 80.307ps f setup 390.172ps f hold 83.605ps
	SPI:MI_SETUPHOLD_SCKO_P                 : r setup 534.923ps r hold -38.064ps f setup 487.021ps f hold -34.767ps
	SPI:SBADRI0_SETUPHOLD_SBCLKI            : r setup 1593.29ps r hold -108.806ps f setup 1650.39ps f hold -117.779ps
	SPI:SBADRI1_SETUPHOLD_SBCLKI            : r setup 1553.68ps r hold -191.834ps f setup 1623.55ps f hold -139.464ps
	SPI:SBADRI2_SETUPHOLD_SBCLKI            : r setup 1511.11ps r hold -211.892ps f setup 1530.84ps f hold -114.676ps
	SPI:SBADRI3_SETUPHOLD_SBCLKI            : r setup 1636.51ps r hold -188.13ps f setup 1620.76ps f hold -111.837ps
	SPI:SBADRI4_SETUPHOLD_SBCLKI            : r setup 1087.91ps r hold -23.553ps f setup 1076.08ps f hold -56.568ps
	SPI:SBADRI5_SETUPHOLD_SBCLKI            : r setup 952.032ps r hold -40.824ps f setup 995.428ps f hold -45.729ps
	SPI:SBADRI6_SETUPHOLD_SBCLKI            : r setup 940.061ps r hold -28.38ps f setup 983.567ps f hold -33.15ps
	SPI:SBADRI7_SETUPHOLD_SBCLKI            : r setup 940.086ps r hold -44.429ps f setup 983.752ps f hold -48.937ps
	SPI:SBCLKI_TO_SBACKO                    : delay rf from edge +1022.03ps -823.837ps
	SPI:SBCLKI_TO_SBDATO0                   : delay rf from edge +938.809ps -836.091ps
	SPI:SBCLKI_TO_SBDATO1                   : delay rf from edge +908.689ps -951.944ps
	SPI:SBCLKI_TO_SBDATO2                   : delay rf from edge +924.081ps -975.519ps
	SPI:SBCLKI_TO_SBDATO3                   : delay rf from edge +907.833ps -949.259ps
	SPI:SBCLKI_TO_SBDATO4                   : delay rf from edge +1000.57ps -1006.85ps
	SPI:SBCLKI_TO_SBDATO5                   : delay rf from edge +942.18ps -952.946ps
	SPI:SBCLKI_TO_SBDATO6                   : delay rf from edge +921.005ps -975.996ps
	SPI:SBCLKI_TO_SBDATO7                   : delay rf from edge +902.641ps -946.79ps
	SPI:SBCLKI_TO_SPIIRQ                    : delay rf from edge +1183.04ps -1273.65ps
	SPI:SBCLKI_TO_SPIWKUP                   : delay rf from edge +1350.98ps -1208.03ps
	SPI:SBDATI0_SETUPHOLD_SBCLKI            : r setup 268.181ps r hold 12.958ps f setup 263.355ps f hold 63.117ps
	SPI:SBDATI1_SETUPHOLD_SBCLKI            : r setup 222.65ps r hold -41.594ps f setup 222.902ps f hold 26.713ps
	SPI:SBDATI2_SETUPHOLD_SBCLKI            : r setup 243.95ps r hold -34.596ps f setup 216.756ps f hold 30.769ps
	SPI:SBDATI3_SETUPHOLD_SBCLKI            : r setup 215.136ps r hold 9.096ps f setup 194.566ps f hold 59.508ps
	SPI:SBDATI4_SETUPHOLD_SBCLKI            : r setup 232.845ps r hold -15.79ps f setup 212.825ps f hold 45.029ps
	SPI:SBDATI5_SETUPHOLD_SBCLKI            : r setup 225.658ps r hold 3.944ps f setup 239.808ps f hold 29.043ps
	SPI:SBDATI6_SETUPHOLD_SBCLKI            : r setup 262.352ps r hold 33.336ps f setup 327.075ps f hold 59.121ps
	SPI:SBDATI7_SETUPHOLD_SBCLKI            : r setup 267.173ps r hold 1.403ps f setup 286.259ps f hold 29.485ps
	SPI:SBRWI_SETUPHOLD_SBCLKI              : r setup 1449.73ps r hold -126.303ps f setup 1400.47ps f hold -92.573ps
	SPI:SBSTBI_SETUPHOLD_SBCLKI             : r setup 1022.96ps r hold -144.636ps f setup 764.883ps f hold -27.979ps
	SPI:SCKI_N_TO_SO                        : delay rf from edge +1880.51ps -1759.54ps
	SPI:SCKI_P_TO_SO                        : delay rf from edge +1757.64ps -1636.66ps
	SPI:SCKI_P_TO_SOE                       : delay rf from edge +9407.31ps -9434.34ps
	SPI:SCKO_N_TO_MO                        : delay rf from edge +1880.83ps -1759.84ps
	SPI:SCKO_P_TO_MCSNO0                    : delay rf from edge +10213.7ps -10111.2ps
	SPI:SCKO_P_TO_MCSNO1                    : delay rf from edge +10133ps -10169ps
	SPI:SCKO_P_TO_MCSNO2                    : delay rf from edge +10225.5ps -10116.5ps
	SPI:SCKO_P_TO_MCSNO3                    : delay rf from edge +10229.5ps -10107.9ps
	SPI:SCKO_P_TO_MCSNOE0                   : delay rf from edge +10286.5ps -10214ps
	SPI:SCKO_P_TO_MCSNOE1                   : delay rf from edge +10283.5ps -10216.8ps
	SPI:SCKO_P_TO_MCSNOE2                   : delay rf from edge +9731.2ps -9667.75ps
	SPI:SCKO_P_TO_MCSNOE3                   : delay rf from edge +10281.5ps -10207.5ps
	SPI:SCKO_P_TO_MO                        : delay rf from edge +1757.96ps -1636.97ps
	SPI:SCKO_P_TO_MOE                       : delay rf from edge +9407.31ps -9434.34ps
	SPI:SCSNI_SETUPHOLD_SCKI_N              : r setup 682.92ps r hold 12.88ps f setup 608.25ps f hold 14.45ps
	SPI:SCSNI_SETUPHOLD_SCKI_P              : r setup 751.46ps r hold -12.54ps f setup 684.2ps f hold -11.45ps
	SPI:SI_SETUPHOLD_SCKI_N                 : r setup 467.834ps r hold 72.058ps f setup 411.445ps f hold 79.091ps
	SPI:SI_SETUPHOLD_SCKI_P                 : r setup 564.684ps r hold -46.314ps f setup 508.294ps f hold -39.281ps
}

// iCE40UP5K- iCE40UP3K-
speed SPEED13 {
	BRAM:CASCADE                            : delay rf pos unate +210ps -260ps
	BRAM:MASK_SETUPHOLD_WCLK                : r setup 390ps r hold 0ps f setup 390ps f hold 0ps
	BRAM:RADDR_SETUPHOLD_RCLK               : r setup 290ps r hold 80ps f setup 290ps f hold 80ps
	BRAM:RCLKE_SETUPHOLD_RCLK               : r setup 380ps r hold 75ps f setup 380ps f hold 75ps
	BRAM:RCLK_TO_RDATA                      : delay rf from edge +890ps -890ps
	BRAM:RE_SETUPHOLD_RCLK                  : r setup 140ps r hold 120ps f setup 140ps f hold 120ps
	BRAM:WADDR_SETUPHOLD_WCLK               : r setup 320ps r hold 50ps f setup 320ps f hold 50ps
	BRAM:WCLKE_SETUPHOLD_WCLK               : r setup 380ps r hold 39ps f setup 380ps f hold 39ps
	BRAM:WDATA_SETUPHOLD_WCLK               : r setup 230ps r hold 50ps f setup 230ps f hold 50ps
	BRAM:WE_SETUPHOLD_WCLK                  : r setup 190ps r hold 70ps f setup 190ps f hold 70ps
	DERATE_P_BEST                           : scalar 0.552
	DERATE_P_TYP                            : scalar 0.858
	DERATE_P_WORST                          : scalar 1.164
	DERATE_T                                : derate temperature linear (-0.00012t + 1.003)
	DERATE_V                                : derate voltage inverse quadratic (0.337V + 1.304V + -1.052)
	FILTER:IN_TO_OUT                        : delay rf pos unate +77000ps -77000ps
	GB_FABRIC                               : delay rf pos unate +1200ps -600ps
	I2C:SBADRI0_SETUPHOLD_SBCLKI            : r setup 1963.64ps r hold -13.154ps f setup 1879.08ps f hold -83.315ps
	I2C:SBADRI1_SETUPHOLD_SBCLKI            : r setup 1889.25ps r hold -110.869ps f setup 1997.3ps f hold -62.704ps
	I2C:SBADRI2_SETUPHOLD_SBCLKI            : r setup 1946.03ps r hold -149.644ps f setup 2049.87ps f hold -123.1ps
	I2C:SBADRI3_SETUPHOLD_SBCLKI            : r setup 1954.9ps r hold -15.357ps f setup 1876.21ps f hold -46.942ps
	I2C:SBADRI4_SETUPHOLD_SBCLKI            : r setup 704.264ps r hold -31.818ps f setup 692.607ps f hold -65.688ps
	I2C:SBADRI5_SETUPHOLD_SBCLKI            : r setup 628.863ps r hold -54.697ps f setup 634.625ps f hold -67.113ps
	I2C:SBADRI6_SETUPHOLD_SBCLKI            : r setup 670.564ps r hold -90.484ps f setup 700.721ps f hold -126.532ps
	I2C:SBADRI7_SETUPHOLD_SBCLKI            : r setup 693.187ps r hold -112.869ps f setup 723.346ps f hold -147.761ps
	I2C:SBCLKI_TO_I2CIRQ                    : delay rf from edge +1306.43ps -1201.21ps
	I2C:SBCLKI_TO_I2CWKUP                   : delay rf from edge +1876ps -1636.12ps
	I2C:SBCLKI_TO_SBACKO                    : delay rf from edge +973.814ps -967.289ps
	I2C:SBCLKI_TO_SBDATO0                   : delay rf from edge +855.277ps -892.493ps
	I2C:SBCLKI_TO_SBDATO1                   : delay rf from edge +851.226ps -882.578ps
	I2C:SBCLKI_TO_SBDATO2                   : delay rf from edge +856.999ps -862.057ps
	I2C:SBCLKI_TO_SBDATO3                   : delay rf from edge +861.014ps -738.097ps
	I2C:SBCLKI_TO_SBDATO4                   : delay rf from edge +851.226ps -882.578ps
	I2C:SBCLKI_TO_SBDATO5                   : delay rf from edge +869.037ps -873.813ps
	I2C:SBCLKI_TO_SBDATO6                   : delay rf from edge +861.014ps -738.097ps
	I2C:SBCLKI_TO_SBDATO7                   : delay rf from edge +855.277ps -892.493ps
	I2C:SBDATI0_SETUPHOLD_SBCLKI            : r setup 173.196ps r hold 3.328ps f setup 173.094ps f hold 26.026ps
	I2C:SBDATI1_SETUPHOLD_SBCLKI            : r setup 468.168ps r hold -287.052ps f setup 479.704ps f hold -263.824ps
	I2C:SBDATI2_SETUPHOLD_SBCLKI            : r setup 760.601ps r hold -304.067ps f setup 766.926ps f hold -275.996ps
	I2C:SBDATI3_SETUPHOLD_SBCLKI            : r setup 432.747ps r hold -1.567ps f setup 494.985ps f hold 25.089ps
	I2C:SBDATI4_SETUPHOLD_SBCLKI            : r setup 581.037ps r hold -328.439ps f setup 571.259ps f hold -261.284ps
	I2C:SBDATI5_SETUPHOLD_SBCLKI            : r setup 434.656ps r hold 5.196ps f setup 426.759ps f hold 48.669ps
	I2C:SBDATI6_SETUPHOLD_SBCLKI            : r setup 219.866ps r hold -34.929ps f setup 202.343ps f hold 14.52ps
	I2C:SBDATI7_SETUPHOLD_SBCLKI            : r setup 519.649ps r hold -250.37ps f setup 514.798ps f hold -204.112ps
	I2C:SBRWI_SETUPHOLD_SBCLKI              : r setup 1847.14ps r hold -88.317ps f setup 1773.4ps f hold -85.009ps
	I2C:SBSTBI_SETUPHOLD_SBCLKI             : r setup 605.684ps r hold -67.955ps f setup 579.215ps f hold -18.4ps
	I2C:SCLI_N_TO_SDAO                      : delay rf from edge +2354.38ps -2201.27ps
	I2C:SCLI_N_TO_SDAOE                     : delay rf from edge +2415.86ps -2227.33ps
	I2C:SCLI_P_TO_SDAO                      : delay rf from edge +1508.23ps -1357.56ps
	I2C:SCLI_P_TO_SDAOE                     : delay rf from edge +1572.15ps -1381.18ps
	I2C:SCLO_N_TO_SDAO                      : delay rf from edge +2354.38ps -2201.27ps
	I2C:SCLO_N_TO_SDAOE                     : delay rf from edge +2415.86ps -2227.33ps
	I2C:SCLO_P_TO_SDAO                      : delay rf from edge +1508.23ps -1357.56ps
	I2C:SCLO_P_TO_SDAOE                     : delay rf from edge +1572.15ps -1381.18ps
	I2C:SDAI_SETUPHOLD_SCLI_P               : r setup 302.77ps r hold -54.361ps f setup 338.076ps f hold -55.89ps
	I2C:SDAI_SETUPHOLD_SCLO_P               : r setup 302.77ps r hold -54.361ps f setup 338.076ps f hold -55.89ps
	INT:GLOBAL                              : delay rf pos unate +190ps -210ps
	INT:GLOBAL_OUT                          : delay rf pos unate +440ps -400ps
	INT:IMUX_CE                             : delay rf pos unate +530ps -370ps
	INT:IMUX_CLK                            : delay rf pos unate +670ps -700ps
	INT:IMUX_IO                             : delay rf pos unate +500ps -380ps
	INT:IMUX_LC                             : delay rf pos unate +500ps -380ps
	INT:IMUX_RST                            : delay rf pos unate +480ps -400ps
	INT:LOCAL                               : delay rf pos unate +830ps -580ps
	INT:LONG                                : delay rf pos unate +810ps -930ps
	INT:LONG_H_0                            : delay rf pos unate +230ps -250ps
	INT:LONG_H_1                            : delay rf pos unate +220ps -230ps
	INT:LONG_H_10                           : delay rf pos unate +710ps -810ps
	INT:LONG_H_11                           : delay rf pos unate +780ps -900ps
	INT:LONG_H_12                           : delay rf pos unate +810ps -930ps
	INT:LONG_H_2                            : delay rf pos unate +260ps -290ps
	INT:LONG_H_3                            : delay rf pos unate +280ps -310ps
	INT:LONG_H_4                            : delay rf pos unate +320ps -370ps
	INT:LONG_H_5                            : delay rf pos unate +380ps -440ps
	INT:LONG_H_6                            : delay rf pos unate +420ps -490ps
	INT:LONG_H_7                            : delay rf pos unate +470ps -560ps
	INT:LONG_H_8                            : delay rf pos unate +570ps -660ps
	INT:LONG_H_9                            : delay rf pos unate +650ps -740ps
	INT:LONG_TO_QUAD                        : delay rf pos unate +450ps -640ps
	INT:LONG_V_0                            : delay rf pos unate +150ps -150ps
	INT:LONG_V_1                            : delay rf pos unate +150ps -160ps
	INT:LONG_V_10                           : delay rf pos unate +590ps -660ps
	INT:LONG_V_11                           : delay rf pos unate +610ps -690ps
	INT:LONG_V_12                           : delay rf pos unate +740ps -810ps
	INT:LONG_V_2                            : delay rf pos unate +210ps -230ps
	INT:LONG_V_3                            : delay rf pos unate +230ps -250ps
	INT:LONG_V_4                            : delay rf pos unate +280ps -310ps
	INT:LONG_V_5                            : delay rf pos unate +350ps -400ps
	INT:LONG_V_6                            : delay rf pos unate +390ps -440ps
	INT:LONG_V_7                            : delay rf pos unate +420ps -480ps
	INT:LONG_V_8                            : delay rf pos unate +540ps -600ps
	INT:LONG_V_9                            : delay rf pos unate +570ps -630ps
	INT:OUT_TO_LONG                         : delay rf pos unate +810ps -930ps
	INT:OUT_TO_QUAD                         : delay rf pos unate +450ps -490ps
	INT:QUAD                                : delay rf pos unate +450ps -490ps
	INT:QUAD_H_0                            : delay rf pos unate +190ps -180ps
	INT:QUAD_H_1                            : delay rf pos unate +230ps -220ps
	INT:QUAD_H_2                            : delay rf pos unate +260ps -260ps
	INT:QUAD_H_3                            : delay rf pos unate +300ps -300ps
	INT:QUAD_H_4                            : delay rf pos unate +390ps -410ps
	INT:QUAD_IO                             : delay rf pos unate +470ps -560ps
	INT:QUAD_V_0                            : delay rf pos unate +260ps -260ps
	INT:QUAD_V_1                            : delay rf pos unate +260ps -260ps
	INT:QUAD_V_2                            : delay rf pos unate +330ps -340ps
	INT:QUAD_V_3                            : delay rf pos unate +410ps -440ps
	INT:QUAD_V_4                            : delay rf pos unate +450ps -490ps
	IO:CE_SETUPHOLD_ICLK                    : r setup 153.2ps r hold 0ps f setup 141.1ps f hold 0ps
	IO:CE_SETUPHOLD_OCLK                    : r setup 153.2ps r hold 0ps f setup 141.1ps f hold 0ps
	IO:DOUT0_SETUPHOLD_OCLK_P               : r setup 153.2ps r hold 0ps f setup 141.1ps f hold 0ps
	IO:DOUT0_TO_PADOUT                      : delay rf pos unate +570ps -580ps
	IO:DOUT1_SETUPHOLD_OCLK_N               : r setup 153.2ps r hold 0ps f setup 141.1ps f hold 0ps
	IO:ICLK_N_TO_DIN1                       : delay rf from edge +752ps -602ps
	IO:ICLK_P_TO_DIN0                       : delay rf from edge +759ps -667ps
	IO:LATCH_TO_DIN0                        : delay rf pos unate +492.3ps -531.8ps
	IO:OCLK_N_TO_PADOUT                     : delay rf from edge +1002ps -1159ps
	IO:OCLK_P_TO_PADOEN                     : delay rf from edge +1067ps -1152ps
	IO:OCLK_P_TO_PADOUT                     : delay rf from edge +1067ps -1152ps
	IO:OE_SETUPHOLD_OCLK_P                  : r setup 153.2ps r hold 0ps f setup 141.1ps f hold 0ps
	IO:OE_TO_PADOEN                         : delay rf pos unate +344.3ps -403.3ps
	IO:PADIN_SETUPHOLD_ICLK_N               : r setup 3158.2ps r hold 0ps f setup 3146.1ps f hold 0ps
	IO:PADIN_SETUPHOLD_ICLK_P               : r setup 3158.2ps r hold 0ps f setup 3146.1ps f hold 0ps
	IO:PADIN_TO_DIN0                        : delay rf pos unate +370ps -370ps
	IO:PADIN_TO_GB                          : delay rf pos unate +3300ps -2250ps
	IOB_1.8:PADOEN_TO_PAD                   : delay rf pos unate +2707ps -2824ps
	IOB_1.8:PADOUT_TO_PAD                   : delay rf pos unate +2824ps -2707ps
	IOB_1.8:PADOUT_TO_PAD_RES               : res rf +51 -53
	IOB_1.8:PAD_TO_PADIN                    : delay rf pos unate +850ps -770ps
	IOB_2.5:PADOEN_TO_PAD                   : delay rf pos unate +1973ps -1942ps
	IOB_2.5:PADOUT_TO_PAD                   : delay rf pos unate +1941.5ps -1973.2ps
	IOB_2.5:PADOUT_TO_PAD_RES               : res rf +35 -38
	IOB_2.5:PAD_TO_PADIN                    : delay rf pos unate +590ps -540ps
	IOB_3.3:PADOEN_TO_PAD                   : delay rf pos unate +1768ps -1634ps
	IOB_3.3:PADOUT_TO_PAD                   : delay rf pos unate +1634ps -1768ps
	IOB_3.3:PADOUT_TO_PAD_RES               : res rf +28 -32
	IOB_3.3:PAD_TO_PADIN                    : delay rf pos unate +510ps -460ps
	IOB_OD_1.8:PADOEN_TO_PAD                : delay rf pos unate +4080ps -3810ps
	IOB_OD_1.8:PADOUT_TO_PAD                : delay rf pos unate +infps -2707ps
	IOB_OD_1.8:PADOUT_TO_PAD_RES            : res rf +inf -53
	IOB_OD_1.8:PAD_TO_PADIN                 : delay rf pos unate +1180ps -1560ps
	IOB_OD_2.5:PADOEN_TO_PAD                : delay rf pos unate +2890ps -2700ps
	IOB_OD_2.5:PADOUT_TO_PAD                : delay rf pos unate +infps -1973.2ps
	IOB_OD_2.5:PADOUT_TO_PAD_RES            : res rf +inf -38
	IOB_OD_2.5:PAD_TO_PADIN                 : delay rf pos unate +830ps -1100ps
	IOB_OD_3.3:PADOEN_TO_PAD                : delay rf pos unate +2510ps -2350ps
	IOB_OD_3.3:PADOUT_TO_PAD                : delay rf pos unate +infps -1768ps
	IOB_OD_3.3:PADOUT_TO_PAD_RES            : res rf +inf -32
	IOB_OD_3.3:PAD_TO_PADIN                 : delay rf pos unate +720ps -960ps
	LEDD_IP:LEDDADDR0_SETUPHOLD_LEDDCLK     : r setup 1027.51ps r hold -79.021ps f setup 947.725ps f hold -118.471ps
	LEDD_IP:LEDDADDR1_SETUPHOLD_LEDDCLK     : r setup 956.777ps r hold -156.227ps f setup 1015.52ps f hold -168.15ps
	LEDD_IP:LEDDADDR2_SETUPHOLD_LEDDCLK     : r setup 1054.66ps r hold -133.748ps f setup 1131.11ps f hold -100.982ps
	LEDD_IP:LEDDADDR3_SETUPHOLD_LEDDCLK     : r setup 1048.44ps r hold -124.554ps f setup 1032.51ps f hold -184.814ps
	LEDD_IP:LEDDCLK_TO_LEDDON               : delay rf from edge +571.171ps -580.411ps
	LEDD_IP:LEDDCLK_TO_PWMOUT0              : delay rf from edge +550.594ps -564.867ps
	LEDD_IP:LEDDCLK_TO_PWMOUT1              : delay rf from edge +579.326ps -586.133ps
	LEDD_IP:LEDDCLK_TO_PWMOUT2              : delay rf from edge +568.55ps -575.937ps
	LEDD_IP:LEDDCS_SETUPHOLD_LEDDCLK        : r setup 1150.51ps r hold -177.272ps f setup 1129.14ps f hold -128.431ps
	LEDD_IP:LEDDDAT0_SETUPHOLD_LEDDCLK      : r setup 197.481ps r hold -7.107ps f setup 222.996ps f hold -59.044ps
	LEDD_IP:LEDDDAT1_SETUPHOLD_LEDDCLK      : r setup 185.641ps r hold 4.108ps f setup 217.929ps f hold -52.167ps
	LEDD_IP:LEDDDAT2_SETUPHOLD_LEDDCLK      : r setup 740.015ps r hold -2.752ps f setup 759.336ps f hold -54.271ps
	LEDD_IP:LEDDDAT3_SETUPHOLD_LEDDCLK      : r setup 166.2ps r hold -23.233ps f setup 200.705ps f hold -71.202ps
	LEDD_IP:LEDDDAT4_SETUPHOLD_LEDDCLK      : r setup 728.868ps r hold 7.425ps f setup 746.712ps f hold -46.925ps
	LEDD_IP:LEDDDAT5_SETUPHOLD_LEDDCLK      : r setup 784.372ps r hold -25.802ps f setup 794.668ps f hold -71.453ps
	LEDD_IP:LEDDDAT6_SETUPHOLD_LEDDCLK      : r setup 165.402ps r hold -19.532ps f setup 199.819ps f hold -70.343ps
	LEDD_IP:LEDDDAT7_SETUPHOLD_LEDDCLK      : r setup 176.6ps r hold -29.246ps f setup 213.401ps f hold -76.846ps
	LEDD_IP:LEDDDEN_SETUPHOLD_LEDDCLK       : r setup 1146.55ps r hold -175.695ps f setup 1131.12ps f hold -126.858ps
	LEDD_IP:LEDDEXE_SETUPHOLD_LEDDCLK       : r setup 555.094ps r hold -388.405ps f setup 573.883ps f hold -416.4ps
	PLB:CARRY_INIT                          : delay rf pos unate +420ps -340ps
	PLB:CE_SETUPHOLD_CLK                    : r setup 0ps r hold 0ps f setup 0ps f hold 0ps
	PLB:CI_TO_CO                            : delay rf pos unate +210ps -210ps
	PLB:CLK_TO_O                            : delay rf from edge +1050ps -1050ps
	PLB:I0_SETUPHOLD_CLK                    : r setup 930ps r hold 0ps f setup 800ps f hold 0ps
	PLB:I0_TO_CASC                          : delay rf binate ++640ps +-680ps -+640ps --680ps
	PLB:I0_TO_O                             : delay rf binate ++940ps +-970ps -+940ps --970ps
	PLB:I1_SETUPHOLD_CLK                    : r setup 800ps r hold 0ps f setup 760ps f hold 0ps
	PLB:I1_TO_CASC                          : delay rf binate ++560ps +-670ps -+560ps --670ps
	PLB:I1_TO_CO                            : delay rf pos unate +510ps -500ps
	PLB:I1_TO_O                             : delay rf binate ++890ps +-930ps -+890ps --930ps
	PLB:I2_SETUPHOLD_CLK                    : r setup 740ps r hold 0ps f setup 650ps f hold 0ps
	PLB:I2_TO_CASC                          : delay rf binate ++530ps +-590ps -+530ps --590ps
	PLB:I2_TO_CO                            : delay rf pos unate +460ps -270ps
	PLB:I2_TO_O                             : delay rf binate ++890ps +-910ps -+890ps --910ps
	PLB:I3_SETUPHOLD_CLK                    : r setup 550ps r hold 0ps f setup 440ps f hold 0ps
	PLB:I3_TO_CASC                          : delay rf binate ++440ps +-460ps -+440ps --460ps
	PLB:I3_TO_O                             : delay rf binate ++650ps +-660ps -+650ps --660ps
	PLB:RST_RECREM_CLK                      : recovery 320ps removal 0ps
	PLB:RST_SETUPHOLD_CLK                   : r setup 400ps r hold -360ps f setup 290ps f hold -390ps
	PLB:RST_TO_O                            : delay rf from edge +854.3ps -1200ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTCOREA_DELAY: delay rf pos unate +1250ps -1270ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTCOREA_EXTERNAL: delay rf pos unate +-670ps --630ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTCOREA_PHASE_AND_DELAY: delay rf pos unate +580ps -580ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTCOREA_SIMPLE: delay rf pos unate +2010ps -1970ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTCOREB_DELAY: delay rf pos unate +1150ps -1180ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTCOREB_EXTERNAL: delay rf pos unate +-670ps --630ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTCOREB_PHASE_AND_DELAY: delay rf pos unate +490ps -490ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTCOREB_SIMPLE: delay rf pos unate +1910ps -1880ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTGLOBALA_DELAY: delay rf pos unate +1810ps -1630ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTGLOBALA_EXTERNAL: delay rf pos unate +-670ps --630ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTGLOBALA_PHASE_AND_DELAY: delay rf pos unate +1150ps -940ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTGLOBALA_SIMPLE: delay rf pos unate +2570ps -2330ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTGLOBALB_DELAY: delay rf pos unate +1360ps -1520ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTGLOBALB_EXTERNAL: delay rf pos unate +-670ps --630ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTGLOBALB_PHASE_AND_DELAY: delay rf pos unate +700ps -830ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTGLOBALB_SIMPLE: delay rf pos unate +2120ps -2220ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTCOREA_DELAY : delay rf pos unate +1292.6ps -1046.3ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTCOREA_EXTERNAL: delay rf pos unate +-627.1ps --855.2ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTCOREA_PHASE_AND_DELAY: delay rf pos unate +627.9ps -351.2ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTCOREA_SIMPLE: delay rf pos unate +2052.2ps -1747.4ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTCOREB_DELAY : delay rf pos unate +1195.7ps -955.5ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTCOREB_EXTERNAL: delay rf pos unate +-627.1ps --855.2ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTCOREB_PHASE_AND_DELAY: delay rf pos unate +531ps -260.5ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTCOREB_SIMPLE: delay rf pos unate +1955.3ps -1656.7ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTGLOBALA_DELAY: delay rf pos unate +1859.8ps -1403.3ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTGLOBALA_EXTERNAL: delay rf pos unate +-627.1ps --855.2ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTGLOBALA_PHASE_AND_DELAY: delay rf pos unate +1195ps -708.2ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTGLOBALA_SIMPLE: delay rf pos unate +2619.3ps -2104.5ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTGLOBALB_DELAY: delay rf pos unate +1406.3ps -1295.2ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTGLOBALB_EXTERNAL: delay rf pos unate +-627.1ps --855.2ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTGLOBALB_PHASE_AND_DELAY: delay rf pos unate +741.6ps -600.1ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTGLOBALB_SIMPLE: delay rf pos unate +2165.9ps -1996.4ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTCOREA_DELAY  : delay rf pos unate +423.9ps --23.4ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTCOREA_EXTERNAL: delay rf pos unate +423.9ps --23.4ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTCOREA_PHASE_AND_DELAY: delay rf pos unate +423.9ps --23.4ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTCOREA_SIMPLE : delay rf pos unate +423.9ps --23.4ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTCOREB_DELAY  : delay rf pos unate +1195.7ps -955.5ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTCOREB_EXTERNAL: delay rf pos unate +-627.1ps --855.2ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTCOREB_PHASE_AND_DELAY: delay rf pos unate +531ps -260.5ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTCOREB_SIMPLE : delay rf pos unate +1955.3ps -1656.7ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTGLOBALA_DELAY: delay rf pos unate +604.3ps -336.4ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTGLOBALA_EXTERNAL: delay rf pos unate +604.3ps -336.4ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTGLOBALA_PHASE_AND_DELAY: delay rf pos unate +604.3ps -336.4ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTGLOBALA_SIMPLE: delay rf pos unate +604.3ps -336.4ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTGLOBALB_DELAY: delay rf pos unate +1406.3ps -1295.2ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTGLOBALB_EXTERNAL: delay rf pos unate +-627.1ps --855.2ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTGLOBALB_PHASE_AND_DELAY: delay rf pos unate +741.6ps -600.1ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTGLOBALB_SIMPLE: delay rf pos unate +2165.9ps -1996.4ps
	PLL40_CORE:REFERENCECLK_TO_PLLOUTCORE_DELAY: delay rf pos unate +1250ps -1270ps
	PLL40_CORE:REFERENCECLK_TO_PLLOUTCORE_EXTERNAL: delay rf pos unate +1730ps -1730ps
	PLL40_CORE:REFERENCECLK_TO_PLLOUTCORE_PHASE_AND_DELAY: delay rf pos unate +580ps -580ps
	PLL40_CORE:REFERENCECLK_TO_PLLOUTCORE_SIMPLE: delay rf pos unate +2010ps -1970ps
	PLL40_CORE:REFERENCECLK_TO_PLLOUTGLOBAL_DELAY: delay rf pos unate +1810ps -1630ps
	PLL40_CORE:REFERENCECLK_TO_PLLOUTGLOBAL_EXTERNAL: delay rf pos unate +1730ps -1730ps
	PLL40_CORE:REFERENCECLK_TO_PLLOUTGLOBAL_PHASE_AND_DELAY: delay rf pos unate +1150ps -940ps
	PLL40_CORE:REFERENCECLK_TO_PLLOUTGLOBAL_SIMPLE: delay rf pos unate +2570ps -2330ps
	PLL40_PAD:PLLIN_TO_PLLOUTCORE_DELAY     : delay rf pos unate +1292.6ps -1046.3ps
	PLL40_PAD:PLLIN_TO_PLLOUTCORE_EXTERNAL  : delay rf pos unate +1776.5ps -1506.3ps
	PLL40_PAD:PLLIN_TO_PLLOUTCORE_PHASE_AND_DELAY: delay rf pos unate +627.9ps -351.2ps
	PLL40_PAD:PLLIN_TO_PLLOUTCORE_SIMPLE    : delay rf pos unate +2052.2ps -1747.4ps
	PLL40_PAD:PLLIN_TO_PLLOUTGLOBAL_DELAY   : delay rf pos unate +1859.8ps -1403.3ps
	PLL40_PAD:PLLIN_TO_PLLOUTGLOBAL_EXTERNAL: delay rf pos unate +1776.5ps -1506.3ps
	PLL40_PAD:PLLIN_TO_PLLOUTGLOBAL_PHASE_AND_DELAY: delay rf pos unate +1195ps -708.2ps
	PLL40_PAD:PLLIN_TO_PLLOUTGLOBAL_SIMPLE  : delay rf pos unate +2619.3ps -2104.5ps
	RGB_DRV:RGB0PWM_TO_RGB0                 : delay rf pos unate +75000ps -105000ps
	RGB_DRV:RGB1PWM_TO_RGB1                 : delay rf pos unate +75000ps -105000ps
	RGB_DRV:RGB2PWM_TO_RGB2                 : delay rf pos unate +75000ps -105000ps
	RGB_DRV:RGBLEDEN_TO_RGB0                : delay rf neg unate +100000ps -1000000ps
	RGB_DRV:RGBLEDEN_TO_RGB1                : delay rf neg unate +100000ps -1000000ps
	RGB_DRV:RGBLEDEN_TO_RGB2                : delay rf neg unate +100000ps -1000000ps
	SPI:MI_SETUPHOLD_SCKO_N                 : r setup 438.074ps r hold 80.307ps f setup 390.172ps f hold 83.605ps
	SPI:MI_SETUPHOLD_SCKO_P                 : r setup 534.923ps r hold -38.064ps f setup 487.021ps f hold -34.767ps
	SPI:SBADRI0_SETUPHOLD_SBCLKI            : r setup 1593.29ps r hold -108.806ps f setup 1650.39ps f hold -117.779ps
	SPI:SBADRI1_SETUPHOLD_SBCLKI            : r setup 1553.68ps r hold -191.834ps f setup 1623.55ps f hold -139.464ps
	SPI:SBADRI2_SETUPHOLD_SBCLKI            : r setup 1511.11ps r hold -211.892ps f setup 1530.84ps f hold -114.676ps
	SPI:SBADRI3_SETUPHOLD_SBCLKI            : r setup 1636.51ps r hold -188.13ps f setup 1620.76ps f hold -111.837ps
	SPI:SBADRI4_SETUPHOLD_SBCLKI            : r setup 1087.91ps r hold -23.553ps f setup 1076.08ps f hold -56.568ps
	SPI:SBADRI5_SETUPHOLD_SBCLKI            : r setup 952.032ps r hold -40.824ps f setup 995.428ps f hold -45.729ps
	SPI:SBADRI6_SETUPHOLD_SBCLKI            : r setup 940.061ps r hold -28.38ps f setup 983.567ps f hold -33.15ps
	SPI:SBADRI7_SETUPHOLD_SBCLKI            : r setup 940.086ps r hold -44.429ps f setup 983.752ps f hold -48.937ps
	SPI:SBCLKI_TO_SBACKO                    : delay rf from edge +1022.03ps -823.837ps
	SPI:SBCLKI_TO_SBDATO0                   : delay rf from edge +938.809ps -836.091ps
	SPI:SBCLKI_TO_SBDATO1                   : delay rf from edge +908.689ps -951.944ps
	SPI:SBCLKI_TO_SBDATO2                   : delay rf from edge +924.081ps -975.519ps
	SPI:SBCLKI_TO_SBDATO3                   : delay rf from edge +907.833ps -949.259ps
	SPI:SBCLKI_TO_SBDATO4                   : delay rf from edge +1000.57ps -1006.85ps
	SPI:SBCLKI_TO_SBDATO5                   : delay rf from edge +942.18ps -952.946ps
	SPI:SBCLKI_TO_SBDATO6                   : delay rf from edge +921.005ps -975.996ps
	SPI:SBCLKI_TO_SBDATO7                   : delay rf from edge +902.641ps -946.79ps
	SPI:SBCLKI_TO_SPIIRQ                    : delay rf from edge +1183.04ps -1273.65ps
	SPI:SBCLKI_TO_SPIWKUP                   : delay rf from edge +1350.98ps -1208.03ps
	SPI:SBDATI0_SETUPHOLD_SBCLKI            : r setup 268.181ps r hold 12.958ps f setup 263.355ps f hold 63.117ps
	SPI:SBDATI1_SETUPHOLD_SBCLKI            : r setup 222.65ps r hold -41.594ps f setup 222.902ps f hold 26.713ps
	SPI:SBDATI2_SETUPHOLD_SBCLKI            : r setup 243.95ps r hold -34.596ps f setup 216.756ps f hold 30.769ps
	SPI:SBDATI3_SETUPHOLD_SBCLKI            : r setup 215.136ps r hold 9.096ps f setup 194.566ps f hold 59.508ps
	SPI:SBDATI4_SETUPHOLD_SBCLKI            : r setup 232.845ps r hold -15.79ps f setup 212.825ps f hold 45.029ps
	SPI:SBDATI5_SETUPHOLD_SBCLKI            : r setup 225.658ps r hold 3.944ps f setup 239.808ps f hold 29.043ps
	SPI:SBDATI6_SETUPHOLD_SBCLKI            : r setup 262.352ps r hold 33.336ps f setup 327.075ps f hold 59.121ps
	SPI:SBDATI7_SETUPHOLD_SBCLKI            : r setup 267.173ps r hold 1.403ps f setup 286.259ps f hold 29.485ps
	SPI:SBRWI_SETUPHOLD_SBCLKI              : r setup 1449.73ps r hold -126.303ps f setup 1400.47ps f hold -92.573ps
	SPI:SBSTBI_SETUPHOLD_SBCLKI             : r setup 1022.96ps r hold -144.636ps f setup 764.883ps f hold -27.979ps
	SPI:SCKI_N_TO_SO                        : delay rf from edge +1880.51ps -1759.54ps
	SPI:SCKI_P_TO_SO                        : delay rf from edge +1757.64ps -1636.66ps
	SPI:SCKI_P_TO_SOE                       : delay rf from edge +9407.31ps -9434.34ps
	SPI:SCKO_N_TO_MO                        : delay rf from edge +1880.83ps -1759.84ps
	SPI:SCKO_P_TO_MCSNO0                    : delay rf from edge +10213.7ps -10111.2ps
	SPI:SCKO_P_TO_MCSNO1                    : delay rf from edge +10133ps -10169ps
	SPI:SCKO_P_TO_MCSNO2                    : delay rf from edge +10225.5ps -10116.5ps
	SPI:SCKO_P_TO_MCSNO3                    : delay rf from edge +10229.5ps -10107.9ps
	SPI:SCKO_P_TO_MCSNOE0                   : delay rf from edge +10286.5ps -10214ps
	SPI:SCKO_P_TO_MCSNOE1                   : delay rf from edge +10283.5ps -10216.8ps
	SPI:SCKO_P_TO_MCSNOE2                   : delay rf from edge +9731.2ps -9667.75ps
	SPI:SCKO_P_TO_MCSNOE3                   : delay rf from edge +10281.5ps -10207.5ps
	SPI:SCKO_P_TO_MO                        : delay rf from edge +1757.96ps -1636.97ps
	SPI:SCKO_P_TO_MOE                       : delay rf from edge +9407.31ps -9434.34ps
	SPI:SCSNI_SETUPHOLD_SCKI_N              : r setup 682.92ps r hold 12.88ps f setup 608.25ps f hold 14.45ps
	SPI:SCSNI_SETUPHOLD_SCKI_P              : r setup 751.46ps r hold -12.54ps f setup 684.2ps f hold -11.45ps
	SPI:SI_SETUPHOLD_SCKI_N                 : r setup 467.834ps r hold 72.058ps f setup 411.445ps f hold 79.091ps
	SPI:SI_SETUPHOLD_SCKI_P                 : r setup 564.684ps r hold -46.314ps f setup 508.294ps f hold -39.281ps
	SPRAM:ADDRESS_SETUPHOLD_CLOCK           : r setup 202ps r hold 104ps f setup 202ps f hold 104ps
	SPRAM:CHIPSELECT_SETUPHOLD_CLOCK        : r setup 305ps r hold 6ps f setup 305ps f hold 6ps
	SPRAM:CLOCK_TO_DATAOUT                  : delay rf from edge +1375ps -1375ps
	SPRAM:DATAIN_SETUPHOLD_CLOCK            : r setup 108ps r hold 157ps f setup 108ps f hold 157ps
	SPRAM:MASKWREN_SETUPHOLD_CLOCK          : r setup 108ps r hold 157ps f setup 108ps f hold 157ps
	SPRAM:SLEEP_SETUPHOLD_CLOCK             : r setup 525ps r hold 189ps f setup 31338ps f hold 189ps
	SPRAM:SLEEP_TO_DATAOUT                  : delay rf from edge +830ps -830ps
	SPRAM:STANDBY_SETUPHOLD_CLOCK           : r setup 155ps r hold 203ps f setup 1295ps f hold 203ps
	SPRAM:WREN_SETUPHOLD_CLOCK              : r setup 218ps r hold 104ps f setup 218ps f hold 104ps
}

// iCE40UL1K- iCE40UL640-
speed SPEED14 {
	BARCODE_DRV:BARCODEEN_TO_BARCODE        : delay rf neg unate +100000ps -1000000ps
	BARCODE_DRV:BARCODEPWM_TO_BARCODE       : delay rf pos unate +25000ps -25000ps
	BRAM:CASCADE                            : delay rf pos unate +210ps -260ps
	BRAM:MASK_SETUPHOLD_WCLK                : r setup 390ps r hold 0ps f setup 390ps f hold 0ps
	BRAM:RADDR_SETUPHOLD_RCLK               : r setup 290ps r hold 80ps f setup 290ps f hold 80ps
	BRAM:RCLKE_SETUPHOLD_RCLK               : r setup 380ps r hold 75ps f setup 380ps f hold 75ps
	BRAM:RCLK_TO_RDATA                      : delay rf from edge +890ps -890ps
	BRAM:RE_SETUPHOLD_RCLK                  : r setup 140ps r hold 120ps f setup 140ps f hold 120ps
	BRAM:WADDR_SETUPHOLD_WCLK               : r setup 320ps r hold 50ps f setup 320ps f hold 50ps
	BRAM:WCLKE_SETUPHOLD_WCLK               : r setup 380ps r hold 39ps f setup 380ps f hold 39ps
	BRAM:WDATA_SETUPHOLD_WCLK               : r setup 230ps r hold 50ps f setup 230ps f hold 50ps
	BRAM:WE_SETUPHOLD_WCLK                  : r setup 190ps r hold 70ps f setup 190ps f hold 70ps
	DERATE_P_BEST                           : scalar 0.552
	DERATE_P_TYP                            : scalar 0.858
	DERATE_P_WORST                          : scalar 1.164
	DERATE_T                                : derate temperature linear (-0.00012t + 1.003)
	DERATE_V                                : derate voltage inverse quadratic (0.337V + 1.304V + -1.052)
	GB_FABRIC                               : delay rf pos unate +180ps -160ps
	I2C_FIFO:ADRI0_SETUPHOLD_CLKI           : r setup 1669.94ps r hold -118.21ps f setup 1714.91ps f hold -128.718ps
	I2C_FIFO:ADRI1_SETUPHOLD_CLKI           : r setup 1657.01ps r hold -119.3ps f setup 1720.8ps f hold -134.965ps
	I2C_FIFO:ADRI2_SETUPHOLD_CLKI           : r setup 1648.09ps r hold -164.6ps f setup 1691.16ps f hold -170.182ps
	I2C_FIFO:ADRI3_SETUPHOLD_CLKI           : r setup 1675.63ps r hold -145.19ps f setup 1625.1ps f hold -154.56ps
	I2C_FIFO:CLKI_TO_ACKO                   : delay rf from edge +590.722ps -553.806ps
	I2C_FIFO:CLKI_TO_DATO0                  : delay rf from edge +523.747ps -547.55ps
	I2C_FIFO:CLKI_TO_DATO1                  : delay rf from edge +502.022ps -523.466ps
	I2C_FIFO:CLKI_TO_DATO2                  : delay rf from edge +504.02ps -534.449ps
	I2C_FIFO:CLKI_TO_DATO3                  : delay rf from edge +507.108ps -524.725ps
	I2C_FIFO:CLKI_TO_DATO4                  : delay rf from edge +554.154ps -592.88ps
	I2C_FIFO:CLKI_TO_DATO5                  : delay rf from edge +497.295ps -520.373ps
	I2C_FIFO:CLKI_TO_DATO6                  : delay rf from edge +500.015ps -523.499ps
	I2C_FIFO:CLKI_TO_DATO7                  : delay rf from edge +494.879ps -520.66ps
	I2C_FIFO:CLKI_TO_DATO8                  : delay rf from edge +568.256ps -561.288ps
	I2C_FIFO:CLKI_TO_DATO9                  : delay rf from edge +584.436ps -574.432ps
	I2C_FIFO:CLKI_TO_RXFIFOAFULL            : delay rf from edge +1470.88ps -1459.99ps
	I2C_FIFO:CLKI_TO_RXFIFOEMPTY            : delay rf from edge +1174.72ps -970.488ps
	I2C_FIFO:CLKI_TO_RXFIFOFULL             : delay rf from edge +1107.63ps -974.898ps
	I2C_FIFO:CLKI_TO_SCLO                   : delay rf from edge +642.845ps -628.134ps
	I2C_FIFO:CLKI_TO_SCLOE                  : delay rf from edge +536.978ps -564.292ps
	I2C_FIFO:CLKI_TO_SRWO                   : delay rf from edge +828.206ps -818.599ps
	I2C_FIFO:CLKI_TO_TXFIFOAEMPTY           : delay rf from edge +1435.23ps -1447.17ps
	I2C_FIFO:CLKI_TO_TXFIFOEMPTY            : delay rf from edge +1019.71ps -884.856ps
	I2C_FIFO:CLKI_TO_TXFIFOFULL             : delay rf from edge +1132.01ps -1003.04ps
	I2C_FIFO:CSI_SETUPHOLD_CLKI             : r setup 1610.56ps r hold -149.782ps f setup 1413.38ps f hold -147.895ps
	I2C_FIFO:DATI0_SETUPHOLD_CLKI           : r setup 766.495ps r hold -94.223ps f setup 767.495ps f hold -109.982ps
	I2C_FIFO:DATI1_SETUPHOLD_CLKI           : r setup 668.584ps r hold -63.746ps f setup 661.929ps f hold -80.913ps
	I2C_FIFO:DATI2_SETUPHOLD_CLKI           : r setup 680.175ps r hold -92.664ps f setup 632.907ps f hold -102.784ps
	I2C_FIFO:DATI3_SETUPHOLD_CLKI           : r setup 768.865ps r hold -84.216ps f setup 711.901ps f hold -81.037ps
	I2C_FIFO:DATI4_SETUPHOLD_CLKI           : r setup 799.46ps r hold -60.428ps f setup 737.536ps f hold -34.818ps
	I2C_FIFO:DATI5_SETUPHOLD_CLKI           : r setup 754.211ps r hold -98.065ps f setup 742.667ps f hold -107.763ps
	I2C_FIFO:DATI6_SETUPHOLD_CLKI           : r setup 668.045ps r hold -89.273ps f setup 644.816ps f hold -100.74ps
	I2C_FIFO:DATI7_SETUPHOLD_CLKI           : r setup 751.492ps r hold -92.969ps f setup 742.245ps f hold -78.375ps
	I2C_FIFO:DATI8_SETUPHOLD_CLKI           : r setup 571.563ps r hold -146.517ps f setup 648.96ps f hold -174.066ps
	I2C_FIFO:DATI9_SETUPHOLD_CLKI           : r setup 565.66ps r hold -87.824ps f setup 635.916ps f hold -106.65ps
	I2C_FIFO:FIFORST_SETUPHOLD_CLKI         : r setup 1215.36ps r hold -85.435ps f setup 1308.87ps f hold -142.778ps
	I2C_FIFO:SCLI_N_TO_SDAO                 : delay rf from edge +1871.36ps -1841.9ps
	I2C_FIFO:SCLI_N_TO_SDAOE                : delay rf from edge +1716.12ps -1772.31ps
	I2C_FIFO:SCLI_P_TO_SDAO                 : delay rf from edge +1084.9ps -1023.78ps
	I2C_FIFO:SCLI_P_TO_SDAOE                : delay rf from edge +897.996ps -985.854ps
	I2C_FIFO:SCLO_N_TO_SDAO                 : delay rf from edge +1871.36ps -1841.9ps
	I2C_FIFO:SCLO_N_TO_SDAOE                : delay rf from edge +1716.12ps -1772.31ps
	I2C_FIFO:SCLO_P_TO_SDAO                 : delay rf from edge +1084.9ps -1023.78ps
	I2C_FIFO:SCLO_P_TO_SDAOE                : delay rf from edge +897.996ps -985.854ps
	I2C_FIFO:SDAI_SETUPHOLD_SCLI_P          : r setup 379.278ps r hold -186.408ps f setup 412.742ps f hold -147.258ps
	I2C_FIFO:SDAI_SETUPHOLD_SCLO_P          : r setup 379.278ps r hold -186.408ps f setup 412.742ps f hold -147.258ps
	I2C_FIFO:STBI_SETUPHOLD_CLKI            : r setup 1590.58ps r hold -158.443ps f setup 1397.09ps f hold -158.211ps
	I2C_FIFO:WEI_SETUPHOLD_CLKI             : r setup 1561.88ps r hold -161.933ps f setup 1471.21ps f hold -195.59ps
	INT:GLOBAL                              : delay rf pos unate +600ps -520ps
	INT:GLOBAL_OUT                          : delay rf pos unate +440ps -400ps
	INT:IMUX_CE                             : delay rf pos unate +530ps -370ps
	INT:IMUX_CLK                            : delay rf pos unate +670ps -700ps
	INT:IMUX_IO                             : delay rf pos unate +500ps -380ps
	INT:IMUX_LC                             : delay rf pos unate +500ps -380ps
	INT:IMUX_RST                            : delay rf pos unate +480ps -400ps
	INT:LOCAL                               : delay rf pos unate +830ps -580ps
	INT:LONG                                : delay rf pos unate +810ps -930ps
	INT:LONG_H_0                            : delay rf pos unate +230ps -250ps
	INT:LONG_H_1                            : delay rf pos unate +220ps -230ps
	INT:LONG_H_10                           : delay rf pos unate +710ps -810ps
	INT:LONG_H_11                           : delay rf pos unate +780ps -900ps
	INT:LONG_H_12                           : delay rf pos unate +810ps -930ps
	INT:LONG_H_2                            : delay rf pos unate +260ps -290ps
	INT:LONG_H_3                            : delay rf pos unate +280ps -310ps
	INT:LONG_H_4                            : delay rf pos unate +320ps -370ps
	INT:LONG_H_5                            : delay rf pos unate +380ps -440ps
	INT:LONG_H_6                            : delay rf pos unate +420ps -490ps
	INT:LONG_H_7                            : delay rf pos unate +470ps -560ps
	INT:LONG_H_8                            : delay rf pos unate +570ps -660ps
	INT:LONG_H_9                            : delay rf pos unate +650ps -740ps
	INT:LONG_TO_QUAD                        : delay rf pos unate +450ps -640ps
	INT:LONG_V_0                            : delay rf pos unate +150ps -150ps
	INT:LONG_V_1                            : delay rf pos unate +150ps -160ps
	INT:LONG_V_10                           : delay rf pos unate +590ps -660ps
	INT:LONG_V_11                           : delay rf pos unate +610ps -690ps
	INT:LONG_V_12                           : delay rf pos unate +740ps -810ps
	INT:LONG_V_2                            : delay rf pos unate +210ps -230ps
	INT:LONG_V_3                            : delay rf pos unate +230ps -250ps
	INT:LONG_V_4                            : delay rf pos unate +280ps -310ps
	INT:LONG_V_5                            : delay rf pos unate +350ps -400ps
	INT:LONG_V_6                            : delay rf pos unate +390ps -440ps
	INT:LONG_V_7                            : delay rf pos unate +420ps -480ps
	INT:LONG_V_8                            : delay rf pos unate +540ps -600ps
	INT:LONG_V_9                            : delay rf pos unate +570ps -630ps
	INT:OUT_TO_LONG                         : delay rf pos unate +810ps -930ps
	INT:OUT_TO_QUAD                         : delay rf pos unate +450ps -490ps
	INT:QUAD                                : delay rf pos unate +450ps -490ps
	INT:QUAD_H_0                            : delay rf pos unate +190ps -180ps
	INT:QUAD_H_1                            : delay rf pos unate +230ps -220ps
	INT:QUAD_H_2                            : delay rf pos unate +260ps -260ps
	INT:QUAD_H_3                            : delay rf pos unate +300ps -300ps
	INT:QUAD_H_4                            : delay rf pos unate +390ps -410ps
	INT:QUAD_IO                             : delay rf pos unate +470ps -560ps
	INT:QUAD_V_0                            : delay rf pos unate +260ps -260ps
	INT:QUAD_V_1                            : delay rf pos unate +260ps -260ps
	INT:QUAD_V_2                            : delay rf pos unate +330ps -340ps
	INT:QUAD_V_3                            : delay rf pos unate +410ps -440ps
	INT:QUAD_V_4                            : delay rf pos unate +450ps -490ps
	IO:CE_SETUPHOLD_ICLK                    : r setup 153.2ps r hold 0ps f setup 141.1ps f hold 0ps
	IO:CE_SETUPHOLD_OCLK                    : r setup 153.2ps r hold 0ps f setup 141.1ps f hold 0ps
	IO:DOUT0_SETUPHOLD_OCLK_P               : r setup 153.2ps r hold 0ps f setup 141.1ps f hold 0ps
	IO:DOUT0_TO_PADOUT                      : delay rf pos unate +570ps -580ps
	IO:DOUT1_SETUPHOLD_OCLK_N               : r setup 153.2ps r hold 0ps f setup 141.1ps f hold 0ps
	IO:ICLK_N_TO_DIN1                       : delay rf from edge +752ps -602ps
	IO:ICLK_P_TO_DIN0                       : delay rf from edge +759ps -667ps
	IO:LATCH_TO_DIN0                        : delay rf pos unate +492.3ps -531.8ps
	IO:OCLK_N_TO_PADOUT                     : delay rf from edge +1002ps -1159ps
	IO:OCLK_P_TO_PADOEN                     : delay rf from edge +1067ps -1152ps
	IO:OCLK_P_TO_PADOUT                     : delay rf from edge +1067ps -1152ps
	IO:OE_SETUPHOLD_OCLK_P                  : r setup 153.2ps r hold 0ps f setup 141.1ps f hold 0ps
	IO:OE_TO_PADOEN                         : delay rf pos unate +344.3ps -403.3ps
	IO:PADIN_SETUPHOLD_ICLK_N               : r setup 3158.2ps r hold 0ps f setup 3146.1ps f hold 0ps
	IO:PADIN_SETUPHOLD_ICLK_P               : r setup 3158.2ps r hold 0ps f setup 3146.1ps f hold 0ps
	IO:PADIN_TO_DIN0                        : delay rf pos unate +370ps -370ps
	IO:PADIN_TO_GB                          : delay rf pos unate +1300ps -1810ps
	IOB_1.8:PADOEN_TO_PAD                   : delay rf pos unate +2707ps -2824ps
	IOB_1.8:PADOUT_TO_PAD                   : delay rf pos unate +2824ps -2707ps
	IOB_1.8:PADOUT_TO_PAD_RES               : res rf +51 -53
	IOB_1.8:PAD_TO_PADIN                    : delay rf pos unate +850ps -770ps
	IOB_2.5:PADOEN_TO_PAD                   : delay rf pos unate +1973ps -1942ps
	IOB_2.5:PADOUT_TO_PAD                   : delay rf pos unate +1941.5ps -1973.2ps
	IOB_2.5:PADOUT_TO_PAD_RES               : res rf +35 -38
	IOB_2.5:PAD_TO_PADIN                    : delay rf pos unate +590ps -540ps
	IOB_3.3:PADOEN_TO_PAD                   : delay rf pos unate +1768ps -1634ps
	IOB_3.3:PADOUT_TO_PAD                   : delay rf pos unate +1634ps -1768ps
	IOB_3.3:PADOUT_TO_PAD_RES               : res rf +28 -32
	IOB_3.3:PAD_TO_PADIN                    : delay rf pos unate +510ps -460ps
	IOB_OD_1.8:PADOEN_TO_PAD                : delay rf pos unate +4080ps -3810ps
	IOB_OD_1.8:PADOUT_TO_PAD                : delay rf pos unate +infps -2707ps
	IOB_OD_1.8:PADOUT_TO_PAD_RES            : res rf +inf -53
	IOB_OD_1.8:PAD_TO_PADIN                 : delay rf pos unate +1180ps -1560ps
	IOB_OD_2.5:PADOEN_TO_PAD                : delay rf pos unate +2890ps -2700ps
	IOB_OD_2.5:PADOUT_TO_PAD                : delay rf pos unate +infps -1973.2ps
	IOB_OD_2.5:PADOUT_TO_PAD_RES            : res rf +inf -38
	IOB_OD_2.5:PAD_TO_PADIN                 : delay rf pos unate +830ps -1100ps
	IOB_OD_3.3:PADOEN_TO_PAD                : delay rf pos unate +2510ps -2350ps
	IOB_OD_3.3:PADOUT_TO_PAD                : delay rf pos unate +infps -1768ps
	IOB_OD_3.3:PADOUT_TO_PAD_RES            : res rf +inf -32
	IOB_OD_3.3:PAD_TO_PADIN                 : delay rf pos unate +720ps -960ps
	IR400_DRV:IRLEDEN_TO_IRLED              : delay rf neg unate +100000ps -1000000ps
	IR400_DRV:IRPWM_TO_IRLED                : delay rf pos unate +125000ps -125000ps
	IR500_DRV:IRLEDEN2_TO_IRLED2            : delay rf neg unate +100000ps -1000000ps
	IR500_DRV:IRLEDEN_TO_IRLED1             : delay rf neg unate +100000ps -1000000ps
	IR500_DRV:IRPWM2_TO_IRLED2              : delay rf pos unate +125000ps -125000ps
	IR500_DRV:IRPWM_TO_IRLED1               : delay rf pos unate +125000ps -125000ps
	IR_IP:ADRI0_SETUPHOLD_CLKI              : r setup 1418.94ps r hold 0ps f setup 1426.5ps f hold 0ps
	IR_IP:ADRI1_SETUPHOLD_CLKI              : r setup 1515.17ps r hold 0ps f setup 1475.7ps f hold 0ps
	IR_IP:ADRI2_SETUPHOLD_CLKI              : r setup 1341.67ps r hold 0ps f setup 1340.78ps f hold 0ps
	IR_IP:ADRI3_SETUPHOLD_CLKI              : r setup 1251.5ps r hold 0ps f setup 1326.72ps f hold 0ps
	IR_IP:CLKI_TO_BUSY                      : delay rf from edge +482.594ps -495.374ps
	IR_IP:CLKI_TO_DRDY                      : delay rf from edge +543.487ps -573.23ps
	IR_IP:CLKI_TO_ERR                       : delay rf from edge +465.864ps -478.954ps
	IR_IP:CLKI_TO_IROUT                     : delay rf from edge +505.612ps -519.202ps
	IR_IP:CLKI_TO_RDATA0                    : delay rf from edge +444.732ps -458.582ps
	IR_IP:CLKI_TO_RDATA1                    : delay rf from edge +447.645ps -462.45ps
	IR_IP:CLKI_TO_RDATA2                    : delay rf from edge +449.108ps -463.169ps
	IR_IP:CLKI_TO_RDATA3                    : delay rf from edge +449.171ps -463.848ps
	IR_IP:CLKI_TO_RDATA4                    : delay rf from edge +444.759ps -458.279ps
	IR_IP:CLKI_TO_RDATA5                    : delay rf from edge +450.32ps -465.355ps
	IR_IP:CLKI_TO_RDATA6                    : delay rf from edge +446.249ps -459.459ps
	IR_IP:CLKI_TO_RDATA7                    : delay rf from edge +449.033ps -465.15ps
	IR_IP:CSI_SETUPHOLD_CLKI                : r setup 1372.83ps r hold 0ps f setup 1303.55ps f hold 0ps
	IR_IP:DENI_SETUPHOLD_CLKI               : r setup 1629.82ps r hold 0ps f setup 1607.09ps f hold 0ps
	IR_IP:EXE_SETUPHOLD_CLKI                : r setup 591.134ps r hold 0ps f setup 572.023ps f hold 0ps
	IR_IP:LEARN_SETUPHOLD_CLKI              : r setup 680.64ps r hold 0ps f setup 660.548ps f hold 0ps
	IR_IP:WDATA0_SETUPHOLD_CLKI             : r setup 645.147ps r hold 0ps f setup 691.476ps f hold 0ps
	IR_IP:WDATA1_SETUPHOLD_CLKI             : r setup 521.52ps r hold 0ps f setup 582.46ps f hold 0ps
	IR_IP:WDATA2_SETUPHOLD_CLKI             : r setup 1102.35ps r hold 0ps f setup 1131.61ps f hold 0ps
	IR_IP:WDATA3_SETUPHOLD_CLKI             : r setup 948.999ps r hold 0ps f setup 987.865ps f hold 0ps
	IR_IP:WDATA4_SETUPHOLD_CLKI             : r setup 1094.39ps r hold 0ps f setup 1136.78ps f hold 0ps
	IR_IP:WDATA5_SETUPHOLD_CLKI             : r setup 653.173ps r hold 0ps f setup 703.414ps f hold 0ps
	IR_IP:WDATA6_SETUPHOLD_CLKI             : r setup 816.117ps r hold 0ps f setup 801.205ps f hold 0ps
	IR_IP:WDATA7_SETUPHOLD_CLKI             : r setup 626.139ps r hold 0ps f setup 673.682ps f hold 0ps
	IR_IP:WEI_SETUPHOLD_CLKI                : r setup 1625.37ps r hold 0ps f setup 1601.19ps f hold 0ps
	LEDD_IP:LEDDADDR0_SETUPHOLD_LEDDCLK     : r setup 1027.51ps r hold -79.021ps f setup 947.725ps f hold -118.471ps
	LEDD_IP:LEDDADDR1_SETUPHOLD_LEDDCLK     : r setup 956.777ps r hold -156.227ps f setup 1015.52ps f hold -168.15ps
	LEDD_IP:LEDDADDR2_SETUPHOLD_LEDDCLK     : r setup 1054.66ps r hold -133.748ps f setup 1131.11ps f hold -100.982ps
	LEDD_IP:LEDDADDR3_SETUPHOLD_LEDDCLK     : r setup 1048.44ps r hold -124.554ps f setup 1032.51ps f hold -184.814ps
	LEDD_IP:LEDDCLK_TO_LEDDON               : delay rf from edge +571.171ps -580.411ps
	LEDD_IP:LEDDCLK_TO_PWMOUT0              : delay rf from edge +550.594ps -564.867ps
	LEDD_IP:LEDDCLK_TO_PWMOUT1              : delay rf from edge +579.326ps -586.133ps
	LEDD_IP:LEDDCLK_TO_PWMOUT2              : delay rf from edge +568.55ps -575.937ps
	LEDD_IP:LEDDCS_SETUPHOLD_LEDDCLK        : r setup 1150.51ps r hold -177.272ps f setup 1129.14ps f hold -128.431ps
	LEDD_IP:LEDDDAT0_SETUPHOLD_LEDDCLK      : r setup 197.481ps r hold -7.107ps f setup 222.996ps f hold -59.044ps
	LEDD_IP:LEDDDAT1_SETUPHOLD_LEDDCLK      : r setup 185.641ps r hold 4.108ps f setup 217.929ps f hold -52.167ps
	LEDD_IP:LEDDDAT2_SETUPHOLD_LEDDCLK      : r setup 740.015ps r hold -2.752ps f setup 759.336ps f hold -54.271ps
	LEDD_IP:LEDDDAT3_SETUPHOLD_LEDDCLK      : r setup 166.2ps r hold -23.233ps f setup 200.705ps f hold -71.202ps
	LEDD_IP:LEDDDAT4_SETUPHOLD_LEDDCLK      : r setup 728.868ps r hold 7.425ps f setup 746.712ps f hold -46.925ps
	LEDD_IP:LEDDDAT5_SETUPHOLD_LEDDCLK      : r setup 784.372ps r hold -25.802ps f setup 794.668ps f hold -71.453ps
	LEDD_IP:LEDDDAT6_SETUPHOLD_LEDDCLK      : r setup 165.402ps r hold -19.532ps f setup 199.819ps f hold -70.343ps
	LEDD_IP:LEDDDAT7_SETUPHOLD_LEDDCLK      : r setup 176.6ps r hold -29.246ps f setup 213.401ps f hold -76.846ps
	LEDD_IP:LEDDDEN_SETUPHOLD_LEDDCLK       : r setup 1146.55ps r hold -175.695ps f setup 1131.12ps f hold -126.858ps
	LEDD_IP:LEDDEXE_SETUPHOLD_LEDDCLK       : r setup 555.094ps r hold -388.405ps f setup 573.883ps f hold -416.4ps
	PLB:CARRY_INIT                          : delay rf pos unate +420ps -340ps
	PLB:CE_SETUPHOLD_CLK                    : r setup 0ps r hold 0ps f setup 0ps f hold 0ps
	PLB:CI_TO_CO                            : delay rf pos unate +210ps -210ps
	PLB:CLK_TO_O                            : delay rf from edge +1050ps -1050ps
	PLB:I0_SETUPHOLD_CLK                    : r setup 930ps r hold 0ps f setup 800ps f hold 0ps
	PLB:I0_TO_CASC                          : delay rf binate ++640ps +-680ps -+640ps --680ps
	PLB:I0_TO_O                             : delay rf binate ++940ps +-970ps -+940ps --970ps
	PLB:I1_SETUPHOLD_CLK                    : r setup 800ps r hold 0ps f setup 760ps f hold 0ps
	PLB:I1_TO_CASC                          : delay rf binate ++560ps +-670ps -+560ps --670ps
	PLB:I1_TO_CO                            : delay rf pos unate +510ps -500ps
	PLB:I1_TO_O                             : delay rf binate ++890ps +-930ps -+890ps --930ps
	PLB:I2_SETUPHOLD_CLK                    : r setup 740ps r hold 0ps f setup 650ps f hold 0ps
	PLB:I2_TO_CASC                          : delay rf binate ++530ps +-590ps -+530ps --590ps
	PLB:I2_TO_CO                            : delay rf pos unate +460ps -270ps
	PLB:I2_TO_O                             : delay rf binate ++890ps +-910ps -+890ps --910ps
	PLB:I3_SETUPHOLD_CLK                    : r setup 550ps r hold 0ps f setup 440ps f hold 0ps
	PLB:I3_TO_CASC                          : delay rf binate ++440ps +-460ps -+440ps --460ps
	PLB:I3_TO_O                             : delay rf binate ++650ps +-660ps -+650ps --660ps
	PLB:RST_RECREM_CLK                      : recovery 320ps removal 0ps
	PLB:RST_SETUPHOLD_CLK                   : r setup 400ps r hold -360ps f setup 290ps f hold -390ps
	PLB:RST_TO_O                            : delay rf from edge +854.3ps -1200ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTCOREA_DELAY: delay rf pos unate +1250ps -1270ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTCOREA_EXTERNAL: delay rf pos unate +-670ps --630ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTCOREA_PHASE_AND_DELAY: delay rf pos unate +580ps -580ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTCOREA_SIMPLE: delay rf pos unate +2010ps -1970ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTCOREB_DELAY: delay rf pos unate +1150ps -1180ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTCOREB_EXTERNAL: delay rf pos unate +-670ps --630ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTCOREB_PHASE_AND_DELAY: delay rf pos unate +490ps -490ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTCOREB_SIMPLE: delay rf pos unate +1910ps -1880ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTGLOBALA_DELAY: delay rf pos unate +1810ps -1630ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTGLOBALA_EXTERNAL: delay rf pos unate +-670ps --630ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTGLOBALA_PHASE_AND_DELAY: delay rf pos unate +1150ps -940ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTGLOBALA_SIMPLE: delay rf pos unate +2570ps -2330ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTGLOBALB_DELAY: delay rf pos unate +1360ps -1520ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTGLOBALB_EXTERNAL: delay rf pos unate +-670ps --630ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTGLOBALB_PHASE_AND_DELAY: delay rf pos unate +700ps -830ps
	PLL40_2F_CORE:REFERENCECLK_TO_PLLOUTGLOBALB_SIMPLE: delay rf pos unate +2120ps -2220ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTCOREA_DELAY : delay rf pos unate +1292.6ps -1046.3ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTCOREA_EXTERNAL: delay rf pos unate +-627.1ps --855.2ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTCOREA_PHASE_AND_DELAY: delay rf pos unate +627.9ps -351.2ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTCOREA_SIMPLE: delay rf pos unate +2052.2ps -1747.4ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTCOREB_DELAY : delay rf pos unate +1195.7ps -955.5ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTCOREB_EXTERNAL: delay rf pos unate +-627.1ps --855.2ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTCOREB_PHASE_AND_DELAY: delay rf pos unate +531ps -260.5ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTCOREB_SIMPLE: delay rf pos unate +1955.3ps -1656.7ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTGLOBALA_DELAY: delay rf pos unate +1859.8ps -1403.3ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTGLOBALA_EXTERNAL: delay rf pos unate +-627.1ps --855.2ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTGLOBALA_PHASE_AND_DELAY: delay rf pos unate +1195ps -708.2ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTGLOBALA_SIMPLE: delay rf pos unate +2619.3ps -2104.5ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTGLOBALB_DELAY: delay rf pos unate +1406.3ps -1295.2ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTGLOBALB_EXTERNAL: delay rf pos unate +-627.1ps --855.2ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTGLOBALB_PHASE_AND_DELAY: delay rf pos unate +741.6ps -600.1ps
	PLL40_2F_PAD:PLLIN_TO_PLLOUTGLOBALB_SIMPLE: delay rf pos unate +2165.9ps -1996.4ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTCOREA_DELAY  : delay rf pos unate +423.9ps --23.4ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTCOREA_EXTERNAL: delay rf pos unate +423.9ps --23.4ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTCOREA_PHASE_AND_DELAY: delay rf pos unate +423.9ps --23.4ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTCOREA_SIMPLE : delay rf pos unate +423.9ps --23.4ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTCOREB_DELAY  : delay rf pos unate +1195.7ps -955.5ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTCOREB_EXTERNAL: delay rf pos unate +-627.1ps --855.2ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTCOREB_PHASE_AND_DELAY: delay rf pos unate +531ps -260.5ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTCOREB_SIMPLE : delay rf pos unate +1955.3ps -1656.7ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTGLOBALA_DELAY: delay rf pos unate +604.3ps -336.4ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTGLOBALA_EXTERNAL: delay rf pos unate +604.3ps -336.4ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTGLOBALA_PHASE_AND_DELAY: delay rf pos unate +604.3ps -336.4ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTGLOBALA_SIMPLE: delay rf pos unate +604.3ps -336.4ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTGLOBALB_DELAY: delay rf pos unate +1406.3ps -1295.2ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTGLOBALB_EXTERNAL: delay rf pos unate +-627.1ps --855.2ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTGLOBALB_PHASE_AND_DELAY: delay rf pos unate +741.6ps -600.1ps
	PLL40_2_PAD:PLLIN_TO_PLLOUTGLOBALB_SIMPLE: delay rf pos unate +2165.9ps -1996.4ps
	PLL40_CORE:REFERENCECLK_TO_PLLOUTCORE_DELAY: delay rf pos unate +1250ps -1270ps
	PLL40_CORE:REFERENCECLK_TO_PLLOUTCORE_EXTERNAL: delay rf pos unate +1850ps -1890ps
	PLL40_CORE:REFERENCECLK_TO_PLLOUTCORE_PHASE_AND_DELAY: delay rf pos unate +580ps -580ps
	PLL40_CORE:REFERENCECLK_TO_PLLOUTCORE_SIMPLE: delay rf pos unate +2010ps -1970ps
	PLL40_CORE:REFERENCECLK_TO_PLLOUTGLOBAL_DELAY: delay rf pos unate +1810ps -1630ps
	PLL40_CORE:REFERENCECLK_TO_PLLOUTGLOBAL_EXTERNAL: delay rf pos unate +1850ps -1890ps
	PLL40_CORE:REFERENCECLK_TO_PLLOUTGLOBAL_PHASE_AND_DELAY: delay rf pos unate +1150ps -940ps
	PLL40_CORE:REFERENCECLK_TO_PLLOUTGLOBAL_SIMPLE: delay rf pos unate +2570ps -2330ps
	PLL40_PAD:PLLIN_TO_PLLOUTCORE_DELAY     : delay rf pos unate +1292.6ps -1046.3ps
	PLL40_PAD:PLLIN_TO_PLLOUTCORE_EXTERNAL  : delay rf pos unate +1896.5ps -1668.2ps
	PLL40_PAD:PLLIN_TO_PLLOUTCORE_PHASE_AND_DELAY: delay rf pos unate +627.9ps -351.2ps
	PLL40_PAD:PLLIN_TO_PLLOUTCORE_SIMPLE    : delay rf pos unate +2052.2ps -1747.4ps
	PLL40_PAD:PLLIN_TO_PLLOUTGLOBAL_DELAY   : delay rf pos unate +1859.8ps -1403.3ps
	PLL40_PAD:PLLIN_TO_PLLOUTGLOBAL_EXTERNAL: delay rf pos unate +1896.5ps -1668.2ps
	PLL40_PAD:PLLIN_TO_PLLOUTGLOBAL_PHASE_AND_DELAY: delay rf pos unate +1195ps -708.2ps
	PLL40_PAD:PLLIN_TO_PLLOUTGLOBAL_SIMPLE  : delay rf pos unate +2619.3ps -2104.5ps
	RGB_DRV:RGB0PWM_TO_RGB0                 : delay rf pos unate +75000ps -105000ps
	RGB_DRV:RGB1PWM_TO_RGB1                 : delay rf pos unate +75000ps -105000ps
	RGB_DRV:RGB2PWM_TO_RGB2                 : delay rf pos unate +75000ps -105000ps
	RGB_DRV:RGBLEDEN_TO_RGB0                : delay rf neg unate +100000ps -1000000ps
	RGB_DRV:RGBLEDEN_TO_RGB1                : delay rf neg unate +100000ps -1000000ps
	RGB_DRV:RGBLEDEN_TO_RGB2                : delay rf neg unate +100000ps -1000000ps
}

device iCE65L04 {
	chip CHIP0;
	bond CB121 = BOND4;
	bond CB132 = BOND3;
	bond CB196 = BOND2;
	bond CB284 = BOND1;
	bond CS63 = BOND5;
	bond DI = BOND0;
	bond VQ100 = BOND6;
	speed L = SPEED0;
	speed T = SPEED1;
	temp C;
	temp I;
}

device iCE65P04 {
	chip CHIP1;
	bond CB121 = BOND10;
	bond CB132 = BOND11;
	bond CB196 = BOND9;
	bond CB284 = BOND8;
	bond CS63 = BOND5;
	bond DI = BOND7;
	bond VQ100 = BOND6;
	speed T = SPEED2;
	temp C;
	temp I;
}

device iCE65L08 {
	chip CHIP2;
	bond CB132 = BOND15;
	bond CB196 = BOND14;
	bond CB284 = BOND13;
	bond CC72 = BOND17;
	bond CS110 = BOND16;
	bond DI = BOND12;
	speed L = SPEED3;
	speed T = SPEED1;
	temp C;
	temp I;
}

device iCE65L01 {
	chip CHIP3;
	bond CB121 = BOND20;
	bond CB132 = BOND21;
	bond CB81 = BOND19;
	bond CS36 = BOND22;
	bond DI = BOND18;
	bond QFN84 = BOND23;
	bond VQ100 = BOND24;
	speed L = SPEED0;
	speed T = SPEED4;
	temp C;
	temp I;
}

device iCE40LP1K {
	chip CHIP4;
	bond CB121 = BOND34;
	bond CB81 = BOND33;
	bond CM121 = BOND26;
	bond CM36 = BOND31;
	bond CM36A = BOND35;
	bond CM49 = BOND28;
	bond CM49A = BOND29;
	bond CM81 = BOND27;
	bond CX36 = BOND37;
	bond CY36 = BOND30;
	bond DI = BOND25;
	bond QN84 = BOND32;
	bond SWG16TR = BOND36;
	speed  = SPEED5;
	temp ;
}

device iCE40HX1K {
	chip CHIP4;
	bond CB132 = BOND38;
	bond DI = BOND25;
	bond TQ144 = BOND40;
	bond VQ100 = BOND39;
	speed  = SPEED6;
	temp ;
}

device iCE40LP640 {
	chip CHIP4;
	bond CM36 = BOND31;
	bond CM36A = BOND35;
	bond CM49 = BOND28;
	bond CM81 = BOND27;
	bond SWG16TR = BOND36;
	speed  = SPEED5;
	temp ;
}

device iCE40HX640 {
	chip CHIP4;
	bond VQ100 = BOND41;
	speed  = SPEED7;
	temp ;
}

device iCE40LP8K {
	chip CHIP5;
	bond CM121 = BOND43;
	bond CM225 = BOND44;
	bond CM81 = BOND45;
	bond DI = BOND42;
	speed  = SPEED8;
	temp ;
}

device iCE40HX8K {
	chip CHIP5;
	bond BG121 = BOND43;
	bond CB132 = BOND47;
	bond CB132R = BOND49;
	bond CM225 = BOND44;
	bond CT256 = BOND46;
	bond DI = BOND42;
	bond TQ144 = BOND48;
	speed  = SPEED9;
	temp ;
}

device iCE40LP4K {
	chip CHIP5;
	bond CM121 = BOND43;
	bond CM225 = BOND50;
	bond CM81 = BOND45;
	speed  = SPEED8;
	temp ;
}

device iCE40HX4K {
	chip CHIP5;
	bond BG121 = BOND43;
	bond CB132 = BOND47;
	bond CB132R = BOND49;
	bond TQ144 = BOND48;
	speed  = SPEED9;
	temp ;
}

device iCE40LP384 {
	chip CHIP6;
	bond CM36 = BOND53;
	bond CM49 = BOND52;
	bond CM81 = BOND51;
	bond QN32 = BOND54;
	speed  = SPEED10;
	temp ;
}

device iCE40LM4K {
	chip CHIP7;
	bond CM36 = BOND57;
	bond CM49 = BOND58;
	bond FC36 = BOND59;
	bond SWG25TR = BOND56;
	bond UMG225 = BOND55;
	speed  = SPEED11;
	temp ;
}

device iCE40LM2K {
	chip CHIP7;
	bond CM36 = BOND57;
	bond CM49 = BOND58;
	bond SWG25TR = BOND56;
	speed  = SPEED11;
	temp ;
}

device iCE40LM1K {
	chip CHIP7;
	bond CM36 = BOND57;
	bond CM49 = BOND58;
	bond SWG25TR = BOND56;
	speed  = SPEED11;
	temp ;
}

device iCE5LP4K {
	chip CHIP8;
	bond CM225 = BOND63;
	bond CM36 = BOND64;
	bond DI = BOND60;
	bond SG48 = BOND65;
	bond SWG30 = BOND61;
	bond SWG36 = BOND62;
	bond UWG20 = BOND66;
	speed  = SPEED12;
	temp ;
}

device iCE5LP2K {
	chip CHIP8;
	bond CM36 = BOND64;
	bond DI = BOND60;
	bond SG48 = BOND65;
	bond SWG30 = BOND61;
	bond SWG36 = BOND62;
	speed  = SPEED12;
	temp ;
}

device iCE5LP1K {
	chip CHIP8;
	bond CM36 = BOND64;
	bond DI = BOND60;
	bond SG48 = BOND65;
	bond SWG30 = BOND61;
	bond SWG36 = BOND62;
	speed  = SPEED12;
	temp ;
}

device iCE40UP5K {
	chip CHIP9;
	bond CM225 = BOND68;
	bond DI = BOND67;
	bond FWG49 = BOND71;
	bond SG48 = BOND70;
	bond UWG30 = BOND69;
	speed  = SPEED13;
	temp ;
}

device iCE40UP3K {
	chip CHIP9;
	bond DI = BOND67;
	bond FWG49 = BOND71;
	bond SG48 = BOND70;
	bond UWG30 = BOND69;
	speed  = SPEED13;
	temp ;
}

device iCE40UL1K {
	chip CHIP10;
	bond CM225 = BOND73;
	bond CM36 = BOND74;
	bond CM36A = BOND75;
	bond DI = BOND72;
	bond SWG16 = BOND76;
	speed  = SPEED14;
	temp ;
}

device iCE40UL640 {
	chip CHIP10;
	bond CM36A = BOND75;
	bond DI = BOND72;
	bond SWG16 = BOND76;
	speed  = SPEED14;
	temp ;
}

intdb {
	region_slot GLOBAL;
	region_slot COLBUF;
	wire TIE_0: tie 0;
	wire TIE_1: tie 1;
	wire GLOBAL[0]: regional GLOBAL;
	wire GLOBAL[1]: regional GLOBAL;
	wire GLOBAL[2]: regional GLOBAL;
	wire GLOBAL[3]: regional GLOBAL;
	wire GLOBAL[4]: regional GLOBAL;
	wire GLOBAL[5]: regional GLOBAL;
	wire GLOBAL[6]: regional GLOBAL;
	wire GLOBAL[7]: regional GLOBAL;
	wire GLOBAL_OUT[0]: mux;
	wire GLOBAL_OUT[1]: mux;
	wire GLOBAL_OUT[2]: mux;
	wire GLOBAL_OUT[3]: mux;
	wire QUAD_H0[0]: multi_root;
	wire QUAD_H0[1]: multi_root;
	wire QUAD_H0[2]: multi_root;
	wire QUAD_H0[3]: multi_root;
	wire QUAD_H0[4]: multi_root;
	wire QUAD_H0[5]: multi_root;
	wire QUAD_H0[6]: multi_root;
	wire QUAD_H0[7]: multi_root;
	wire QUAD_H0[8]: multi_root;
	wire QUAD_H0[9]: multi_root;
	wire QUAD_H0[10]: multi_root;
	wire QUAD_H0[11]: multi_root;
	wire QUAD_H1[0]: multi_branch W;
	wire QUAD_H1[1]: multi_branch W;
	wire QUAD_H1[2]: multi_branch W;
	wire QUAD_H1[3]: multi_branch W;
	wire QUAD_H1[4]: multi_branch W;
	wire QUAD_H1[5]: multi_branch W;
	wire QUAD_H1[6]: multi_branch W;
	wire QUAD_H1[7]: multi_branch W;
	wire QUAD_H1[8]: multi_branch W;
	wire QUAD_H1[9]: multi_branch W;
	wire QUAD_H1[10]: multi_branch W;
	wire QUAD_H1[11]: multi_branch W;
	wire QUAD_H2[0]: multi_branch W;
	wire QUAD_H2[1]: multi_branch W;
	wire QUAD_H2[2]: multi_branch W;
	wire QUAD_H2[3]: multi_branch W;
	wire QUAD_H2[4]: multi_branch W;
	wire QUAD_H2[5]: multi_branch W;
	wire QUAD_H2[6]: multi_branch W;
	wire QUAD_H2[7]: multi_branch W;
	wire QUAD_H2[8]: multi_branch W;
	wire QUAD_H2[9]: multi_branch W;
	wire QUAD_H2[10]: multi_branch W;
	wire QUAD_H2[11]: multi_branch W;
	wire QUAD_H3[0]: multi_branch W;
	wire QUAD_H3[1]: multi_branch W;
	wire QUAD_H3[2]: multi_branch W;
	wire QUAD_H3[3]: multi_branch W;
	wire QUAD_H3[4]: multi_branch W;
	wire QUAD_H3[5]: multi_branch W;
	wire QUAD_H3[6]: multi_branch W;
	wire QUAD_H3[7]: multi_branch W;
	wire QUAD_H3[8]: multi_branch W;
	wire QUAD_H3[9]: multi_branch W;
	wire QUAD_H3[10]: multi_branch W;
	wire QUAD_H3[11]: multi_branch W;
	wire QUAD_H4[0]: multi_branch W;
	wire QUAD_H4[1]: multi_branch W;
	wire QUAD_H4[2]: multi_branch W;
	wire QUAD_H4[3]: multi_branch W;
	wire QUAD_H4[4]: multi_branch W;
	wire QUAD_H4[5]: multi_branch W;
	wire QUAD_H4[6]: multi_branch W;
	wire QUAD_H4[7]: multi_branch W;
	wire QUAD_H4[8]: multi_branch W;
	wire QUAD_H4[9]: multi_branch W;
	wire QUAD_H4[10]: multi_branch W;
	wire QUAD_H4[11]: multi_branch W;
	wire QUAD_V0[0]: multi_root;
	wire QUAD_V0[1]: multi_root;
	wire QUAD_V0[2]: multi_root;
	wire QUAD_V0[3]: multi_root;
	wire QUAD_V0[4]: multi_root;
	wire QUAD_V0[5]: multi_root;
	wire QUAD_V0[6]: multi_root;
	wire QUAD_V0[7]: multi_root;
	wire QUAD_V0[8]: multi_root;
	wire QUAD_V0[9]: multi_root;
	wire QUAD_V0[10]: multi_root;
	wire QUAD_V0[11]: multi_root;
	wire QUAD_V1[0]: multi_branch S;
	wire QUAD_V1[1]: multi_branch S;
	wire QUAD_V1[2]: multi_branch S;
	wire QUAD_V1[3]: multi_branch S;
	wire QUAD_V1[4]: multi_branch S;
	wire QUAD_V1[5]: multi_branch S;
	wire QUAD_V1[6]: multi_branch S;
	wire QUAD_V1[7]: multi_branch S;
	wire QUAD_V1[8]: multi_branch S;
	wire QUAD_V1[9]: multi_branch S;
	wire QUAD_V1[10]: multi_branch S;
	wire QUAD_V1[11]: multi_branch S;
	wire QUAD_V1_W[0]: multi_branch E;
	wire QUAD_V1_W[1]: multi_branch E;
	wire QUAD_V1_W[2]: multi_branch E;
	wire QUAD_V1_W[3]: multi_branch E;
	wire QUAD_V1_W[4]: multi_branch E;
	wire QUAD_V1_W[5]: multi_branch E;
	wire QUAD_V1_W[6]: multi_branch E;
	wire QUAD_V1_W[7]: multi_branch E;
	wire QUAD_V1_W[8]: multi_branch E;
	wire QUAD_V1_W[9]: multi_branch E;
	wire QUAD_V1_W[10]: multi_branch E;
	wire QUAD_V1_W[11]: multi_branch E;
	wire QUAD_V2[0]: multi_branch S;
	wire QUAD_V2[1]: multi_branch S;
	wire QUAD_V2[2]: multi_branch S;
	wire QUAD_V2[3]: multi_branch S;
	wire QUAD_V2[4]: multi_branch S;
	wire QUAD_V2[5]: multi_branch S;
	wire QUAD_V2[6]: multi_branch S;
	wire QUAD_V2[7]: multi_branch S;
	wire QUAD_V2[8]: multi_branch S;
	wire QUAD_V2[9]: multi_branch S;
	wire QUAD_V2[10]: multi_branch S;
	wire QUAD_V2[11]: multi_branch S;
	wire QUAD_V2_W[0]: multi_branch E;
	wire QUAD_V2_W[1]: multi_branch E;
	wire QUAD_V2_W[2]: multi_branch E;
	wire QUAD_V2_W[3]: multi_branch E;
	wire QUAD_V2_W[4]: multi_branch E;
	wire QUAD_V2_W[5]: multi_branch E;
	wire QUAD_V2_W[6]: multi_branch E;
	wire QUAD_V2_W[7]: multi_branch E;
	wire QUAD_V2_W[8]: multi_branch E;
	wire QUAD_V2_W[9]: multi_branch E;
	wire QUAD_V2_W[10]: multi_branch E;
	wire QUAD_V2_W[11]: multi_branch E;
	wire QUAD_V3[0]: multi_branch S;
	wire QUAD_V3[1]: multi_branch S;
	wire QUAD_V3[2]: multi_branch S;
	wire QUAD_V3[3]: multi_branch S;
	wire QUAD_V3[4]: multi_branch S;
	wire QUAD_V3[5]: multi_branch S;
	wire QUAD_V3[6]: multi_branch S;
	wire QUAD_V3[7]: multi_branch S;
	wire QUAD_V3[8]: multi_branch S;
	wire QUAD_V3[9]: multi_branch S;
	wire QUAD_V3[10]: multi_branch S;
	wire QUAD_V3[11]: multi_branch S;
	wire QUAD_V3_W[0]: multi_branch E;
	wire QUAD_V3_W[1]: multi_branch E;
	wire QUAD_V3_W[2]: multi_branch E;
	wire QUAD_V3_W[3]: multi_branch E;
	wire QUAD_V3_W[4]: multi_branch E;
	wire QUAD_V3_W[5]: multi_branch E;
	wire QUAD_V3_W[6]: multi_branch E;
	wire QUAD_V3_W[7]: multi_branch E;
	wire QUAD_V3_W[8]: multi_branch E;
	wire QUAD_V3_W[9]: multi_branch E;
	wire QUAD_V3_W[10]: multi_branch E;
	wire QUAD_V3_W[11]: multi_branch E;
	wire QUAD_V4[0]: multi_branch S;
	wire QUAD_V4[1]: multi_branch S;
	wire QUAD_V4[2]: multi_branch S;
	wire QUAD_V4[3]: multi_branch S;
	wire QUAD_V4[4]: multi_branch S;
	wire QUAD_V4[5]: multi_branch S;
	wire QUAD_V4[6]: multi_branch S;
	wire QUAD_V4[7]: multi_branch S;
	wire QUAD_V4[8]: multi_branch S;
	wire QUAD_V4[9]: multi_branch S;
	wire QUAD_V4[10]: multi_branch S;
	wire QUAD_V4[11]: multi_branch S;
	wire QUAD_V4_W[0]: multi_branch E;
	wire QUAD_V4_W[1]: multi_branch E;
	wire QUAD_V4_W[2]: multi_branch E;
	wire QUAD_V4_W[3]: multi_branch E;
	wire QUAD_V4_W[4]: multi_branch E;
	wire QUAD_V4_W[5]: multi_branch E;
	wire QUAD_V4_W[6]: multi_branch E;
	wire QUAD_V4_W[7]: multi_branch E;
	wire QUAD_V4_W[8]: multi_branch E;
	wire QUAD_V4_W[9]: multi_branch E;
	wire QUAD_V4_W[10]: multi_branch E;
	wire QUAD_V4_W[11]: multi_branch E;
	wire LONG_H0[0]: multi_root;
	wire LONG_H0[1]: multi_root;
	wire LONG_H1[0]: multi_branch W;
	wire LONG_H1[1]: multi_branch W;
	wire LONG_H2[0]: multi_branch W;
	wire LONG_H2[1]: multi_branch W;
	wire LONG_H3[0]: multi_branch W;
	wire LONG_H3[1]: multi_branch W;
	wire LONG_H4[0]: multi_branch W;
	wire LONG_H4[1]: multi_branch W;
	wire LONG_H5[0]: multi_branch W;
	wire LONG_H5[1]: multi_branch W;
	wire LONG_H6[0]: multi_branch W;
	wire LONG_H6[1]: multi_branch W;
	wire LONG_H7[0]: multi_branch W;
	wire LONG_H7[1]: multi_branch W;
	wire LONG_H8[0]: multi_branch W;
	wire LONG_H8[1]: multi_branch W;
	wire LONG_H9[0]: multi_branch W;
	wire LONG_H9[1]: multi_branch W;
	wire LONG_H10[0]: multi_branch W;
	wire LONG_H10[1]: multi_branch W;
	wire LONG_H11[0]: multi_branch W;
	wire LONG_H11[1]: multi_branch W;
	wire LONG_H12[0]: multi_branch W;
	wire LONG_H12[1]: multi_branch W;
	wire LONG_V0[0]: multi_root;
	wire LONG_V0[1]: multi_root;
	wire LONG_V1[0]: multi_branch S;
	wire LONG_V1[1]: multi_branch S;
	wire LONG_V2[0]: multi_branch S;
	wire LONG_V2[1]: multi_branch S;
	wire LONG_V3[0]: multi_branch S;
	wire LONG_V3[1]: multi_branch S;
	wire LONG_V4[0]: multi_branch S;
	wire LONG_V4[1]: multi_branch S;
	wire LONG_V5[0]: multi_branch S;
	wire LONG_V5[1]: multi_branch S;
	wire LONG_V6[0]: multi_branch S;
	wire LONG_V6[1]: multi_branch S;
	wire LONG_V7[0]: multi_branch S;
	wire LONG_V7[1]: multi_branch S;
	wire LONG_V8[0]: multi_branch S;
	wire LONG_V8[1]: multi_branch S;
	wire LONG_V9[0]: multi_branch S;
	wire LONG_V9[1]: multi_branch S;
	wire LONG_V10[0]: multi_branch S;
	wire LONG_V10[1]: multi_branch S;
	wire LONG_V11[0]: multi_branch S;
	wire LONG_V11[1]: multi_branch S;
	wire LONG_V12[0]: multi_branch S;
	wire LONG_V12[1]: multi_branch S;
	wire LOCAL_0[0]: mux;
	wire LOCAL_0[1]: mux;
	wire LOCAL_0[2]: mux;
	wire LOCAL_0[3]: mux;
	wire LOCAL_0[4]: mux;
	wire LOCAL_0[5]: mux;
	wire LOCAL_0[6]: mux;
	wire LOCAL_0[7]: mux;
	wire LOCAL_1[0]: mux;
	wire LOCAL_1[1]: mux;
	wire LOCAL_1[2]: mux;
	wire LOCAL_1[3]: mux;
	wire LOCAL_1[4]: mux;
	wire LOCAL_1[5]: mux;
	wire LOCAL_1[6]: mux;
	wire LOCAL_1[7]: mux;
	wire LOCAL_2[0]: mux;
	wire LOCAL_2[1]: mux;
	wire LOCAL_2[2]: mux;
	wire LOCAL_2[3]: mux;
	wire LOCAL_2[4]: mux;
	wire LOCAL_2[5]: mux;
	wire LOCAL_2[6]: mux;
	wire LOCAL_2[7]: mux;
	wire LOCAL_3[0]: mux;
	wire LOCAL_3[1]: mux;
	wire LOCAL_3[2]: mux;
	wire LOCAL_3[3]: mux;
	wire LOCAL_3[4]: mux;
	wire LOCAL_3[5]: mux;
	wire LOCAL_3[6]: mux;
	wire LOCAL_3[7]: mux;
	wire IMUX_LC_I0[0]: mux;
	wire IMUX_LC_I0[1]: mux;
	wire IMUX_LC_I0[2]: mux;
	wire IMUX_LC_I0[3]: mux;
	wire IMUX_LC_I0[4]: mux;
	wire IMUX_LC_I0[5]: mux;
	wire IMUX_LC_I0[6]: mux;
	wire IMUX_LC_I0[7]: mux;
	wire IMUX_LC_I1[0]: mux;
	wire IMUX_LC_I1[1]: mux;
	wire IMUX_LC_I1[2]: mux;
	wire IMUX_LC_I1[3]: mux;
	wire IMUX_LC_I1[4]: mux;
	wire IMUX_LC_I1[5]: mux;
	wire IMUX_LC_I1[6]: mux;
	wire IMUX_LC_I1[7]: mux;
	wire IMUX_LC_I2[0]: mux;
	wire IMUX_LC_I2[1]: mux;
	wire IMUX_LC_I2[2]: mux;
	wire IMUX_LC_I2[3]: mux;
	wire IMUX_LC_I2[4]: mux;
	wire IMUX_LC_I2[5]: mux;
	wire IMUX_LC_I2[6]: mux;
	wire IMUX_LC_I2[7]: mux;
	wire IMUX_LC_I3[0]: mux;
	wire IMUX_LC_I3[1]: mux;
	wire IMUX_LC_I3[2]: mux;
	wire IMUX_LC_I3[3]: mux;
	wire IMUX_LC_I3[4]: mux;
	wire IMUX_LC_I3[5]: mux;
	wire IMUX_LC_I3[6]: mux;
	wire IMUX_LC_I3[7]: mux;
	wire IMUX_CLK: mux;
	wire IMUX_CLK_OPTINV: mux;
	wire IMUX_RST: mux;
	wire IMUX_CE: mux;
	wire IMUX_IO_DOUT0[0]: mux;
	wire IMUX_IO_DOUT0[1]: mux;
	wire IMUX_IO_DOUT1[0]: mux;
	wire IMUX_IO_DOUT1[1]: mux;
	wire IMUX_IO_OE[0]: mux;
	wire IMUX_IO_OE[1]: mux;
	wire IMUX_IO_ICLK: mux;
	wire IMUX_IO_ICLK_OPTINV: mux;
	wire IMUX_IO_OCLK: mux;
	wire IMUX_IO_OCLK_OPTINV: mux;
	wire IMUX_IO_EXTRA: mux;
	wire OUT_LC[0]: bel;
	wire OUT_LC[1]: bel;
	wire OUT_LC[2]: bel;
	wire OUT_LC[3]: bel;
	wire OUT_LC[4]: bel;
	wire OUT_LC[5]: bel;
	wire OUT_LC[6]: bel;
	wire OUT_LC[7]: bel;
	wire OUT_LC_N[0]: branch S;
	wire OUT_LC_N[1]: branch S;
	wire OUT_LC_N[2]: branch S;
	wire OUT_LC_N[3]: branch S;
	wire OUT_LC_N[4]: branch S;
	wire OUT_LC_N[5]: branch S;
	wire OUT_LC_N[6]: branch S;
	wire OUT_LC_N[7]: branch S;
	wire OUT_LC_S[0]: branch N;
	wire OUT_LC_S[1]: branch N;
	wire OUT_LC_S[2]: branch N;
	wire OUT_LC_S[3]: branch N;
	wire OUT_LC_S[4]: branch N;
	wire OUT_LC_S[5]: branch N;
	wire OUT_LC_S[6]: branch N;
	wire OUT_LC_S[7]: branch N;
	wire OUT_LC_E[0]: branch W;
	wire OUT_LC_E[1]: branch W;
	wire OUT_LC_E[2]: branch W;
	wire OUT_LC_E[3]: branch W;
	wire OUT_LC_E[4]: branch W;
	wire OUT_LC_E[5]: branch W;
	wire OUT_LC_E[6]: branch W;
	wire OUT_LC_E[7]: branch W;
	wire OUT_LC_EN[0]: branch S;
	wire OUT_LC_EN[1]: branch S;
	wire OUT_LC_EN[2]: branch S;
	wire OUT_LC_EN[3]: branch S;
	wire OUT_LC_EN[4]: branch S;
	wire OUT_LC_EN[5]: branch S;
	wire OUT_LC_EN[6]: branch S;
	wire OUT_LC_EN[7]: branch S;
	wire OUT_LC_ES[0]: branch N;
	wire OUT_LC_ES[1]: branch N;
	wire OUT_LC_ES[2]: branch N;
	wire OUT_LC_ES[3]: branch N;
	wire OUT_LC_ES[4]: branch N;
	wire OUT_LC_ES[5]: branch N;
	wire OUT_LC_ES[6]: branch N;
	wire OUT_LC_ES[7]: branch N;
	wire OUT_LC_W[0]: branch E;
	wire OUT_LC_W[1]: branch E;
	wire OUT_LC_W[2]: branch E;
	wire OUT_LC_W[3]: branch E;
	wire OUT_LC_W[4]: branch E;
	wire OUT_LC_W[5]: branch E;
	wire OUT_LC_W[6]: branch E;
	wire OUT_LC_W[7]: branch E;
	wire OUT_LC_WN[0]: branch S;
	wire OUT_LC_WN[1]: branch S;
	wire OUT_LC_WN[2]: branch S;
	wire OUT_LC_WN[3]: branch S;
	wire OUT_LC_WN[4]: branch S;
	wire OUT_LC_WN[5]: branch S;
	wire OUT_LC_WN[6]: branch S;
	wire OUT_LC_WN[7]: branch S;
	wire OUT_LC_WS[0]: branch N;
	wire OUT_LC_WS[1]: branch N;
	wire OUT_LC_WS[2]: branch N;
	wire OUT_LC_WS[3]: branch N;
	wire OUT_LC_WS[4]: branch N;
	wire OUT_LC_WS[5]: branch N;
	wire OUT_LC_WS[6]: branch N;
	wire OUT_LC_WS[7]: branch N;

	tile_slot MAIN {
		bel_slot INT: routing;
		bel_slot LC[0]: legacy;
		bel_slot LC[1]: legacy;
		bel_slot LC[2]: legacy;
		bel_slot LC[3]: legacy;
		bel_slot LC[4]: legacy;
		bel_slot LC[5]: legacy;
		bel_slot LC[6]: legacy;
		bel_slot LC[7]: legacy;
		bel_slot IOI[0]: legacy;
		bel_slot IOI[1]: legacy;

		tile_class PLB_L04 {
			cell CELL;
			bitrect MAIN: Horizontal (16, 54);

			switchbox INT {
				mux GLOBAL_OUT[0] = GLOBAL[0] | GLOBAL[1] | GLOBAL[2] | GLOBAL[3] | GLOBAL[4] | GLOBAL[5] | GLOBAL[6] | GLOBAL[7];
				mux GLOBAL_OUT[1] = GLOBAL[0] | GLOBAL[1] | GLOBAL[2] | GLOBAL[3] | GLOBAL[4] | GLOBAL[5] | GLOBAL[6] | GLOBAL[7];
				mux GLOBAL_OUT[2] = GLOBAL[0] | GLOBAL[1] | GLOBAL[2] | GLOBAL[3] | GLOBAL[4] | GLOBAL[5] | GLOBAL[6] | GLOBAL[7];
				mux GLOBAL_OUT[3] = GLOBAL[0] | GLOBAL[1] | GLOBAL[2] | GLOBAL[3] | GLOBAL[4] | GLOBAL[5] | GLOBAL[6] | GLOBAL[7];
				mux QUAD_H0[0] = QUAD_H4[0] | QUAD_H4[4] | QUAD_H4[9] | QUAD_V0[1] | QUAD_V0[6] | QUAD_V4[1] | QUAD_V4[7];
				mux QUAD_H0[1] = QUAD_H4[1] | QUAD_H4[5] | QUAD_H4[10] | QUAD_V0[0] | QUAD_V0[9] | QUAD_V4[0] | QUAD_V4[6];
				mux QUAD_H0[2] = QUAD_H4[2] | QUAD_H4[6] | QUAD_H4[11] | QUAD_V0[3] | QUAD_V0[8] | QUAD_V4[3] | QUAD_V4[9];
				mux QUAD_H0[3] = QUAD_H4[0] | QUAD_H4[3] | QUAD_H4[7] | QUAD_V0[2] | QUAD_V0[11] | QUAD_V4[2] | QUAD_V4[8];
				mux QUAD_H0[4] = QUAD_H4[1] | QUAD_H4[4] | QUAD_H4[8] | QUAD_V0[5] | QUAD_V0[10] | QUAD_V4[5] | QUAD_V4[11];
				mux QUAD_H0[5] = QUAD_H4[2] | QUAD_H4[5] | QUAD_H4[9] | QUAD_V0[1] | QUAD_V0[4] | QUAD_V4[4] | QUAD_V4[10];
				mux QUAD_H0[6] = QUAD_H4[3] | QUAD_H4[6] | QUAD_H4[10] | QUAD_V0[0] | QUAD_V0[7] | QUAD_V4[1] | QUAD_V4[7];
				mux QUAD_H0[7] = QUAD_H4[4] | QUAD_H4[7] | QUAD_H4[11] | QUAD_V0[3] | QUAD_V0[6] | QUAD_V4[0] | QUAD_V4[6];
				mux QUAD_H0[8] = QUAD_H4[0] | QUAD_H4[5] | QUAD_H4[8] | QUAD_V0[2] | QUAD_V0[9] | QUAD_V4[3] | QUAD_V4[9];
				mux QUAD_H0[9] = QUAD_H4[1] | QUAD_H4[6] | QUAD_H4[9] | QUAD_V0[5] | QUAD_V0[8] | QUAD_V4[2] | QUAD_V4[8];
				mux QUAD_H0[10] = QUAD_H4[2] | QUAD_H4[7] | QUAD_H4[10] | QUAD_V0[4] | QUAD_V0[11] | QUAD_V4[5] | QUAD_V4[11];
				mux QUAD_H0[11] = QUAD_H4[3] | QUAD_H4[8] | QUAD_H4[11] | QUAD_V0[7] | QUAD_V0[10] | QUAD_V4[4] | QUAD_V4[10];
				mux QUAD_H4[0] = QUAD_H0[0] | QUAD_H0[4] | QUAD_H0[9] | QUAD_V0[1] | QUAD_V0[7] | QUAD_V4[1] | QUAD_V4[6];
				mux QUAD_H4[1] = QUAD_H0[1] | QUAD_H0[5] | QUAD_H0[10] | QUAD_V0[0] | QUAD_V0[6] | QUAD_V4[0] | QUAD_V4[9];
				mux QUAD_H4[2] = QUAD_H0[2] | QUAD_H0[6] | QUAD_H0[11] | QUAD_V0[3] | QUAD_V0[9] | QUAD_V4[3] | QUAD_V4[8];
				mux QUAD_H4[3] = QUAD_H0[0] | QUAD_H0[3] | QUAD_H0[7] | QUAD_V0[2] | QUAD_V0[8] | QUAD_V4[2] | QUAD_V4[11];
				mux QUAD_H4[4] = QUAD_H0[1] | QUAD_H0[4] | QUAD_H0[8] | QUAD_V0[5] | QUAD_V0[11] | QUAD_V4[5] | QUAD_V4[10];
				mux QUAD_H4[5] = QUAD_H0[2] | QUAD_H0[5] | QUAD_H0[9] | QUAD_V0[4] | QUAD_V0[10] | QUAD_V4[1] | QUAD_V4[4];
				mux QUAD_H4[6] = QUAD_H0[3] | QUAD_H0[6] | QUAD_H0[10] | QUAD_V0[1] | QUAD_V0[7] | QUAD_V4[0] | QUAD_V4[7];
				mux QUAD_H4[7] = QUAD_H0[4] | QUAD_H0[7] | QUAD_H0[11] | QUAD_V0[0] | QUAD_V0[6] | QUAD_V4[3] | QUAD_V4[6];
				mux QUAD_H4[8] = QUAD_H0[0] | QUAD_H0[5] | QUAD_H0[8] | QUAD_V0[3] | QUAD_V0[9] | QUAD_V4[2] | QUAD_V4[9];
				mux QUAD_H4[9] = QUAD_H0[1] | QUAD_H0[6] | QUAD_H0[9] | QUAD_V0[2] | QUAD_V0[8] | QUAD_V4[5] | QUAD_V4[8];
				mux QUAD_H4[10] = QUAD_H0[2] | QUAD_H0[7] | QUAD_H0[10] | QUAD_V0[5] | QUAD_V0[11] | QUAD_V4[4] | QUAD_V4[11];
				mux QUAD_H4[11] = QUAD_H0[3] | QUAD_H0[8] | QUAD_H0[11] | QUAD_V0[4] | QUAD_V0[10] | QUAD_V4[7] | QUAD_V4[10];
				mux QUAD_V0[0] = QUAD_H0[1] | QUAD_H0[7] | QUAD_H4[1] | QUAD_H4[8] | QUAD_V4[0] | QUAD_V4[4] | QUAD_V4[11];
				mux QUAD_V0[1] = QUAD_H0[0] | QUAD_H0[6] | QUAD_H4[0] | QUAD_H4[7] | QUAD_V4[1] | QUAD_V4[5] | QUAD_V4[8];
				mux QUAD_V0[2] = QUAD_H0[3] | QUAD_H0[9] | QUAD_H4[3] | QUAD_H4[10] | QUAD_V4[1] | QUAD_V4[2] | QUAD_V4[6];
				mux QUAD_V0[3] = QUAD_H0[2] | QUAD_H0[8] | QUAD_H4[2] | QUAD_H4[9] | QUAD_V4[3] | QUAD_V4[7] | QUAD_V4[10];
				mux QUAD_V0[4] = QUAD_H0[5] | QUAD_H0[11] | QUAD_H4[0] | QUAD_H4[5] | QUAD_V4[3] | QUAD_V4[4] | QUAD_V4[8];
				mux QUAD_V0[5] = QUAD_H0[4] | QUAD_H0[10] | QUAD_H4[4] | QUAD_H4[11] | QUAD_V4[0] | QUAD_V4[5] | QUAD_V4[9];
				mux QUAD_V0[6] = QUAD_H0[1] | QUAD_H0[7] | QUAD_H4[2] | QUAD_H4[7] | QUAD_V4[5] | QUAD_V4[6] | QUAD_V4[10];
				mux QUAD_V0[7] = QUAD_H0[0] | QUAD_H0[6] | QUAD_H4[1] | QUAD_H4[6] | QUAD_V4[2] | QUAD_V4[7] | QUAD_V4[11];
				mux QUAD_V0[8] = QUAD_H0[3] | QUAD_H0[9] | QUAD_H4[4] | QUAD_H4[9] | QUAD_V4[0] | QUAD_V4[7] | QUAD_V4[8];
				mux QUAD_V0[9] = QUAD_H0[2] | QUAD_H0[8] | QUAD_H4[3] | QUAD_H4[8] | QUAD_V4[1] | QUAD_V4[4] | QUAD_V4[9];
				mux QUAD_V0[10] = QUAD_H0[5] | QUAD_H0[11] | QUAD_H4[6] | QUAD_H4[11] | QUAD_V4[2] | QUAD_V4[9] | QUAD_V4[10];
				mux QUAD_V0[11] = QUAD_H0[4] | QUAD_H0[10] | QUAD_H4[5] | QUAD_H4[10] | QUAD_V4[3] | QUAD_V4[6] | QUAD_V4[11];
				mux QUAD_V4[0] = QUAD_H0[1] | QUAD_H0[8] | QUAD_H4[1] | QUAD_H4[7] | QUAD_V0[0] | QUAD_V0[4] | QUAD_V0[11];
				mux QUAD_V4[1] = QUAD_H0[0] | QUAD_H0[7] | QUAD_H4[0] | QUAD_H4[6] | QUAD_V0[1] | QUAD_V0[5] | QUAD_V0[8];
				mux QUAD_V4[2] = QUAD_H0[3] | QUAD_H0[10] | QUAD_H4[3] | QUAD_H4[9] | QUAD_V0[1] | QUAD_V0[2] | QUAD_V0[6];
				mux QUAD_V4[3] = QUAD_H0[2] | QUAD_H0[9] | QUAD_H4[2] | QUAD_H4[8] | QUAD_V0[3] | QUAD_V0[7] | QUAD_V0[10];
				mux QUAD_V4[4] = QUAD_H0[0] | QUAD_H0[5] | QUAD_H4[5] | QUAD_H4[11] | QUAD_V0[3] | QUAD_V0[4] | QUAD_V0[8];
				mux QUAD_V4[5] = QUAD_H0[4] | QUAD_H0[11] | QUAD_H4[4] | QUAD_H4[10] | QUAD_V0[0] | QUAD_V0[5] | QUAD_V0[9];
				mux QUAD_V4[6] = QUAD_H0[2] | QUAD_H0[7] | QUAD_H4[1] | QUAD_H4[7] | QUAD_V0[5] | QUAD_V0[6] | QUAD_V0[10];
				mux QUAD_V4[7] = QUAD_H0[1] | QUAD_H0[6] | QUAD_H4[0] | QUAD_H4[6] | QUAD_V0[2] | QUAD_V0[7] | QUAD_V0[11];
				mux QUAD_V4[8] = QUAD_H0[4] | QUAD_H0[9] | QUAD_H4[3] | QUAD_H4[9] | QUAD_V0[0] | QUAD_V0[7] | QUAD_V0[8];
				mux QUAD_V4[9] = QUAD_H0[3] | QUAD_H0[8] | QUAD_H4[2] | QUAD_H4[8] | QUAD_V0[1] | QUAD_V0[4] | QUAD_V0[9];
				mux QUAD_V4[10] = QUAD_H0[6] | QUAD_H0[11] | QUAD_H4[5] | QUAD_H4[11] | QUAD_V0[2] | QUAD_V0[9] | QUAD_V0[10];
				mux QUAD_V4[11] = QUAD_H0[5] | QUAD_H0[10] | QUAD_H4[4] | QUAD_H4[10] | QUAD_V0[3] | QUAD_V0[6] | QUAD_V0[11];
				mux LONG_H0[0] = LONG_H12[0] | LONG_V0[1] | LONG_V12[1];
				mux LONG_H0[1] = LONG_H12[1] | LONG_V0[0] | LONG_V12[0];
				mux LONG_H12[0] = LONG_H0[0] | LONG_V0[1] | LONG_V12[1];
				mux LONG_H12[1] = LONG_H0[1] | LONG_V0[0] | LONG_V12[0];
				mux LONG_V0[0] = LONG_H0[1] | LONG_H12[1] | LONG_V12[0];
				mux LONG_V0[1] = LONG_H0[0] | LONG_H12[0] | LONG_V12[1];
				mux LONG_V12[0] = LONG_H0[1] | LONG_H12[1] | LONG_V0[0];
				mux LONG_V12[1] = LONG_H0[0] | LONG_H12[0] | LONG_V0[1];
				mux LOCAL_0[0] = QUAD_H0[0] | QUAD_H0[8] | QUAD_H1[5] | QUAD_V2_W[1] | QUAD_V2_W[10] | QUAD_V3[4] | QUAD_V4[1] | QUAD_V4[9] | LONG_H0[0] | LONG_H4[0] | LONG_H8[0] | OUT_LC[0] | OUT_LC_N[0] | OUT_LC_S[0] | OUT_LC_E[0] | OUT_LC_WN[0];
				mux LOCAL_0[1] = QUAD_H0[1] | QUAD_H0[9] | QUAD_H1[4] | QUAD_V2_W[0] | QUAD_V2_W[11] | QUAD_V3[5] | QUAD_V4[0] | QUAD_V4[8] | LONG_H0[1] | LONG_H4[1] | LONG_H8[1] | OUT_LC[1] | OUT_LC_N[1] | OUT_LC_S[1] | OUT_LC_E[1] | OUT_LC_WN[1];
				mux LOCAL_0[2] = QUAD_H0[2] | QUAD_H0[10] | QUAD_H1[7] | QUAD_V2_W[3] | QUAD_V2_W[8] | QUAD_V3[6] | QUAD_V4[3] | QUAD_V4[11] | LONG_H1[1] | LONG_H5[1] | LONG_H9[1] | OUT_LC[2] | OUT_LC_N[2] | OUT_LC_S[2] | OUT_LC_E[2] | OUT_LC_WN[2];
				mux LOCAL_0[3] = QUAD_H0[3] | QUAD_H0[11] | QUAD_H1[6] | QUAD_V2_W[2] | QUAD_V2_W[9] | QUAD_V3[7] | QUAD_V4[2] | QUAD_V4[10] | LONG_H1[0] | LONG_H5[0] | LONG_H9[0] | OUT_LC[3] | OUT_LC_N[3] | OUT_LC_S[3] | OUT_LC_E[3] | OUT_LC_WN[3];
				mux LOCAL_0[4] = GLOBAL_OUT[0] | QUAD_H0[4] | QUAD_H1[1] | QUAD_H1[9] | QUAD_V2_W[5] | QUAD_V3[0] | QUAD_V3[8] | QUAD_V4[5] | LONG_H2[0] | LONG_H6[0] | LONG_H10[0] | OUT_LC[4] | OUT_LC_N[4] | OUT_LC_S[4] | OUT_LC_E[4] | OUT_LC_WN[4];
				mux LOCAL_0[5] = GLOBAL_OUT[1] | QUAD_H0[5] | QUAD_H1[0] | QUAD_H1[8] | QUAD_V2_W[4] | QUAD_V3[1] | QUAD_V3[9] | QUAD_V4[4] | LONG_H2[1] | LONG_H6[1] | LONG_H10[1] | OUT_LC[5] | OUT_LC_N[5] | OUT_LC_S[5] | OUT_LC_E[5] | OUT_LC_WN[5];
				mux LOCAL_0[6] = GLOBAL_OUT[2] | QUAD_H0[6] | QUAD_H1[3] | QUAD_H1[11] | QUAD_V2_W[7] | QUAD_V3[2] | QUAD_V3[10] | QUAD_V4[7] | LONG_H3[1] | LONG_H7[1] | LONG_H11[1] | OUT_LC[6] | OUT_LC_N[6] | OUT_LC_S[6] | OUT_LC_E[6] | OUT_LC_WN[6];
				mux LOCAL_0[7] = GLOBAL_OUT[3] | QUAD_H0[7] | QUAD_H1[2] | QUAD_H1[10] | QUAD_V2_W[6] | QUAD_V3[3] | QUAD_V3[11] | QUAD_V4[6] | LONG_H3[0] | LONG_H7[0] | LONG_H11[0] | OUT_LC[7] | OUT_LC_N[7] | OUT_LC_S[7] | OUT_LC_E[7] | OUT_LC_WN[7];
				mux LOCAL_1[0] = QUAD_H0[0] | QUAD_H0[8] | QUAD_H1[5] | QUAD_V2_W[1] | QUAD_V3[4] | QUAD_V4[1] | QUAD_V4[9] | QUAD_V4_W[1] | LONG_H0[0] | LONG_H4[0] | LONG_H8[0] | OUT_LC[0] | OUT_LC_N[0] | OUT_LC_S[0] | OUT_LC_E[0] | OUT_LC_WN[0];
				mux LOCAL_1[1] = QUAD_H0[1] | QUAD_H0[9] | QUAD_H1[4] | QUAD_V2_W[0] | QUAD_V3[5] | QUAD_V4[0] | QUAD_V4[8] | QUAD_V4_W[0] | LONG_H0[1] | LONG_H4[1] | LONG_H8[1] | OUT_LC[1] | OUT_LC_N[1] | OUT_LC_S[1] | OUT_LC_E[1] | OUT_LC_WN[1];
				mux LOCAL_1[2] = QUAD_H0[2] | QUAD_H0[10] | QUAD_H1[7] | QUAD_V2_W[3] | QUAD_V3[6] | QUAD_V4[3] | QUAD_V4[11] | QUAD_V4_W[3] | LONG_H1[1] | LONG_H5[1] | LONG_H9[1] | OUT_LC[2] | OUT_LC_N[2] | OUT_LC_S[2] | OUT_LC_E[2] | OUT_LC_WN[2];
				mux LOCAL_1[3] = QUAD_H0[3] | QUAD_H0[11] | QUAD_H1[6] | QUAD_V2_W[2] | QUAD_V3[7] | QUAD_V4[2] | QUAD_V4[10] | QUAD_V4_W[2] | LONG_H1[0] | LONG_H5[0] | LONG_H9[0] | OUT_LC[3] | OUT_LC_N[3] | OUT_LC_S[3] | OUT_LC_E[3] | OUT_LC_WN[3];
				mux LOCAL_1[4] = QUAD_H0[4] | QUAD_H1[1] | QUAD_H1[9] | QUAD_V2_W[5] | QUAD_V3[0] | QUAD_V3[8] | QUAD_V4[5] | QUAD_V4_W[5] | LONG_H2[0] | LONG_H6[0] | LONG_H10[0] | OUT_LC[4] | OUT_LC_N[4] | OUT_LC_S[4] | OUT_LC_E[4] | OUT_LC_WN[4];
				mux LOCAL_1[5] = QUAD_H0[5] | QUAD_H1[0] | QUAD_H1[8] | QUAD_V2_W[4] | QUAD_V3[1] | QUAD_V3[9] | QUAD_V4[4] | QUAD_V4_W[4] | LONG_H2[1] | LONG_H6[1] | LONG_H10[1] | OUT_LC[5] | OUT_LC_N[5] | OUT_LC_S[5] | OUT_LC_E[5] | OUT_LC_WN[5];
				mux LOCAL_1[6] = QUAD_H0[6] | QUAD_H1[3] | QUAD_H1[11] | QUAD_V2_W[7] | QUAD_V3[2] | QUAD_V3[10] | QUAD_V4[7] | QUAD_V4_W[7] | LONG_H3[1] | LONG_H7[1] | LONG_H11[1] | OUT_LC[6] | OUT_LC_N[6] | OUT_LC_S[6] | OUT_LC_E[6] | OUT_LC_WN[6];
				mux LOCAL_1[7] = QUAD_H0[7] | QUAD_H1[2] | QUAD_H1[10] | QUAD_V2_W[6] | QUAD_V3[3] | QUAD_V3[11] | QUAD_V4[6] | QUAD_V4_W[6] | LONG_H3[0] | LONG_H7[0] | LONG_H11[0] | OUT_LC[7] | OUT_LC_N[7] | OUT_LC_S[7] | OUT_LC_E[7] | OUT_LC_WN[7];
				mux LOCAL_2[0] = QUAD_H2[0] | QUAD_H2[8] | QUAD_H3[5] | QUAD_V1[4] | QUAD_V2[1] | QUAD_V2[9] | QUAD_V2_W[9] | QUAD_V4_W[9] | LONG_V4[1] | LONG_V8[1] | LONG_V12[1] | OUT_LC[0] | OUT_LC_EN[0] | OUT_LC_ES[0] | OUT_LC_W[0] | OUT_LC_WS[0];
				mux LOCAL_2[1] = QUAD_H2[1] | QUAD_H2[9] | QUAD_H3[4] | QUAD_V1[5] | QUAD_V2[0] | QUAD_V2[8] | QUAD_V2_W[8] | QUAD_V4_W[8] | LONG_V4[0] | LONG_V8[0] | LONG_V12[0] | OUT_LC[1] | OUT_LC_EN[1] | OUT_LC_ES[1] | OUT_LC_W[1] | OUT_LC_WS[1];
				mux LOCAL_2[2] = QUAD_H2[2] | QUAD_H2[10] | QUAD_H3[7] | QUAD_V1[6] | QUAD_V2[3] | QUAD_V2[11] | QUAD_V2_W[11] | QUAD_V4_W[11] | LONG_V3[0] | LONG_V7[0] | LONG_V11[0] | OUT_LC[2] | OUT_LC_EN[2] | OUT_LC_ES[2] | OUT_LC_W[2] | OUT_LC_WS[2];
				mux LOCAL_2[3] = QUAD_H2[3] | QUAD_H2[11] | QUAD_H3[6] | QUAD_V1[7] | QUAD_V2[2] | QUAD_V2[10] | QUAD_V2_W[10] | QUAD_V4_W[10] | LONG_V3[1] | LONG_V7[1] | LONG_V11[1] | OUT_LC[3] | OUT_LC_EN[3] | OUT_LC_ES[3] | OUT_LC_W[3] | OUT_LC_WS[3];
				mux LOCAL_2[4] = QUAD_H2[4] | QUAD_H3[1] | QUAD_H3[9] | QUAD_V1[0] | QUAD_V1[8] | QUAD_V1_W[0] | QUAD_V2[5] | QUAD_V3_W[0] | LONG_V2[1] | LONG_V6[1] | LONG_V10[1] | OUT_LC[4] | OUT_LC_EN[4] | OUT_LC_ES[4] | OUT_LC_W[4] | OUT_LC_WS[4];
				mux LOCAL_2[5] = QUAD_H2[5] | QUAD_H3[0] | QUAD_H3[8] | QUAD_V1[1] | QUAD_V1[9] | QUAD_V1_W[1] | QUAD_V2[4] | QUAD_V3_W[1] | LONG_V2[0] | LONG_V6[0] | LONG_V10[0] | OUT_LC[5] | OUT_LC_EN[5] | OUT_LC_ES[5] | OUT_LC_W[5] | OUT_LC_WS[5];
				mux LOCAL_2[6] = QUAD_H2[6] | QUAD_H3[3] | QUAD_H3[11] | QUAD_V1[2] | QUAD_V1[10] | QUAD_V1_W[2] | QUAD_V2[7] | QUAD_V3_W[2] | LONG_V1[0] | LONG_V5[0] | LONG_V9[0] | OUT_LC[6] | OUT_LC_EN[6] | OUT_LC_ES[6] | OUT_LC_W[6] | OUT_LC_WS[6];
				mux LOCAL_2[7] = QUAD_H2[7] | QUAD_H3[2] | QUAD_H3[10] | QUAD_V1[3] | QUAD_V1[11] | QUAD_V1_W[3] | QUAD_V2[6] | QUAD_V3_W[3] | LONG_V1[1] | LONG_V5[1] | LONG_V9[1] | OUT_LC[7] | OUT_LC_EN[7] | OUT_LC_ES[7] | OUT_LC_W[7] | OUT_LC_WS[7];
				mux LOCAL_3[0] = QUAD_H2[0] | QUAD_H2[8] | QUAD_H3[5] | QUAD_V1[4] | QUAD_V1_W[4] | QUAD_V2[1] | QUAD_V2[9] | QUAD_V3_W[4] | LONG_V4[1] | LONG_V8[1] | LONG_V12[1] | OUT_LC[0] | OUT_LC_EN[0] | OUT_LC_ES[0] | OUT_LC_W[0] | OUT_LC_WS[0];
				mux LOCAL_3[1] = QUAD_H2[1] | QUAD_H2[9] | QUAD_H3[4] | QUAD_V1[5] | QUAD_V1_W[5] | QUAD_V2[0] | QUAD_V2[8] | QUAD_V3_W[5] | LONG_V4[0] | LONG_V8[0] | LONG_V12[0] | OUT_LC[1] | OUT_LC_EN[1] | OUT_LC_ES[1] | OUT_LC_W[1] | OUT_LC_WS[1];
				mux LOCAL_3[2] = QUAD_H2[2] | QUAD_H2[10] | QUAD_H3[7] | QUAD_V1[6] | QUAD_V1_W[6] | QUAD_V2[3] | QUAD_V2[11] | QUAD_V3_W[6] | LONG_V3[0] | LONG_V7[0] | LONG_V11[0] | OUT_LC[2] | OUT_LC_EN[2] | OUT_LC_ES[2] | OUT_LC_W[2] | OUT_LC_WS[2];
				mux LOCAL_3[3] = QUAD_H2[3] | QUAD_H2[11] | QUAD_H3[6] | QUAD_V1[7] | QUAD_V1_W[7] | QUAD_V2[2] | QUAD_V2[10] | QUAD_V3_W[7] | LONG_V3[1] | LONG_V7[1] | LONG_V11[1] | OUT_LC[3] | OUT_LC_EN[3] | OUT_LC_ES[3] | OUT_LC_W[3] | OUT_LC_WS[3];
				mux LOCAL_3[4] = QUAD_H2[4] | QUAD_H3[1] | QUAD_H3[9] | QUAD_V1[0] | QUAD_V1[8] | QUAD_V1_W[8] | QUAD_V2[5] | QUAD_V3_W[8] | LONG_V2[1] | LONG_V6[1] | LONG_V10[1] | OUT_LC[4] | OUT_LC_EN[4] | OUT_LC_ES[4] | OUT_LC_W[4] | OUT_LC_WS[4];
				mux LOCAL_3[5] = QUAD_H2[5] | QUAD_H3[0] | QUAD_H3[8] | QUAD_V1[1] | QUAD_V1[9] | QUAD_V1_W[9] | QUAD_V2[4] | QUAD_V3_W[9] | LONG_V2[0] | LONG_V6[0] | LONG_V10[0] | OUT_LC[5] | OUT_LC_EN[5] | OUT_LC_ES[5] | OUT_LC_W[5] | OUT_LC_WS[5];
				mux LOCAL_3[6] = QUAD_H2[6] | QUAD_H3[3] | QUAD_H3[11] | QUAD_V1[2] | QUAD_V1[10] | QUAD_V1_W[10] | QUAD_V2[7] | QUAD_V3_W[10] | LONG_V1[0] | LONG_V5[0] | LONG_V9[0] | OUT_LC[6] | OUT_LC_EN[6] | OUT_LC_ES[6] | OUT_LC_W[6] | OUT_LC_WS[6];
				mux LOCAL_3[7] = QUAD_H2[7] | QUAD_H3[2] | QUAD_H3[10] | QUAD_V1[3] | QUAD_V1[11] | QUAD_V1_W[11] | QUAD_V2[6] | QUAD_V3_W[11] | LONG_V1[1] | LONG_V5[1] | LONG_V9[1] | OUT_LC[7] | OUT_LC_EN[7] | OUT_LC_ES[7] | OUT_LC_W[7] | OUT_LC_WS[7];
				mux IMUX_LC_I0[0] = LOCAL_0[0] | LOCAL_0[2] | LOCAL_0[4] | LOCAL_0[6] | LOCAL_1[1] | LOCAL_1[3] | LOCAL_1[5] | LOCAL_1[7] | LOCAL_2[0] | LOCAL_2[2] | LOCAL_2[4] | LOCAL_2[6] | LOCAL_3[1] | LOCAL_3[3] | LOCAL_3[5] | LOCAL_3[7];
				mux IMUX_LC_I0[1] = LOCAL_0[1] | LOCAL_0[3] | LOCAL_0[5] | LOCAL_0[7] | LOCAL_1[0] | LOCAL_1[2] | LOCAL_1[4] | LOCAL_1[6] | LOCAL_2[1] | LOCAL_2[3] | LOCAL_2[5] | LOCAL_2[7] | LOCAL_3[0] | LOCAL_3[2] | LOCAL_3[4] | LOCAL_3[6];
				mux IMUX_LC_I0[2] = LOCAL_0[0] | LOCAL_0[2] | LOCAL_0[4] | LOCAL_0[6] | LOCAL_1[1] | LOCAL_1[3] | LOCAL_1[5] | LOCAL_1[7] | LOCAL_2[0] | LOCAL_2[2] | LOCAL_2[4] | LOCAL_2[6] | LOCAL_3[1] | LOCAL_3[3] | LOCAL_3[5] | LOCAL_3[7];
				mux IMUX_LC_I0[3] = LOCAL_0[1] | LOCAL_0[3] | LOCAL_0[5] | LOCAL_0[7] | LOCAL_1[0] | LOCAL_1[2] | LOCAL_1[4] | LOCAL_1[6] | LOCAL_2[1] | LOCAL_2[3] | LOCAL_2[5] | LOCAL_2[7] | LOCAL_3[0] | LOCAL_3[2] | LOCAL_3[4] | LOCAL_3[6];
				mux IMUX_LC_I0[4] = LOCAL_0[0] | LOCAL_0[2] | LOCAL_0[4] | LOCAL_0[6] | LOCAL_1[1] | LOCAL_1[3] | LOCAL_1[5] | LOCAL_1[7] | LOCAL_2[0] | LOCAL_2[2] | LOCAL_2[4] | LOCAL_2[6] | LOCAL_3[1] | LOCAL_3[3] | LOCAL_3[5] | LOCAL_3[7];
				mux IMUX_LC_I0[5] = LOCAL_0[1] | LOCAL_0[3] | LOCAL_0[5] | LOCAL_0[7] | LOCAL_1[0] | LOCAL_1[2] | LOCAL_1[4] | LOCAL_1[6] | LOCAL_2[1] | LOCAL_2[3] | LOCAL_2[5] | LOCAL_2[7] | LOCAL_3[0] | LOCAL_3[2] | LOCAL_3[4] | LOCAL_3[6];
				mux IMUX_LC_I0[6] = LOCAL_0[0] | LOCAL_0[2] | LOCAL_0[4] | LOCAL_0[6] | LOCAL_1[1] | LOCAL_1[3] | LOCAL_1[5] | LOCAL_1[7] | LOCAL_2[0] | LOCAL_2[2] | LOCAL_2[4] | LOCAL_2[6] | LOCAL_3[1] | LOCAL_3[3] | LOCAL_3[5] | LOCAL_3[7];
				mux IMUX_LC_I0[7] = LOCAL_0[1] | LOCAL_0[3] | LOCAL_0[5] | LOCAL_0[7] | LOCAL_1[0] | LOCAL_1[2] | LOCAL_1[4] | LOCAL_1[6] | LOCAL_2[1] | LOCAL_2[3] | LOCAL_2[5] | LOCAL_2[7] | LOCAL_3[0] | LOCAL_3[2] | LOCAL_3[4] | LOCAL_3[6];
				mux IMUX_LC_I1[0] = LOCAL_0[1] | LOCAL_0[3] | LOCAL_0[5] | LOCAL_0[7] | LOCAL_1[0] | LOCAL_1[2] | LOCAL_1[4] | LOCAL_1[6] | LOCAL_2[1] | LOCAL_2[3] | LOCAL_2[5] | LOCAL_2[7] | LOCAL_3[0] | LOCAL_3[2] | LOCAL_3[4] | LOCAL_3[6];
				mux IMUX_LC_I1[1] = LOCAL_0[0] | LOCAL_0[2] | LOCAL_0[4] | LOCAL_0[6] | LOCAL_1[1] | LOCAL_1[3] | LOCAL_1[5] | LOCAL_1[7] | LOCAL_2[0] | LOCAL_2[2] | LOCAL_2[4] | LOCAL_2[6] | LOCAL_3[1] | LOCAL_3[3] | LOCAL_3[5] | LOCAL_3[7];
				mux IMUX_LC_I1[2] = LOCAL_0[1] | LOCAL_0[3] | LOCAL_0[5] | LOCAL_0[7] | LOCAL_1[0] | LOCAL_1[2] | LOCAL_1[4] | LOCAL_1[6] | LOCAL_2[1] | LOCAL_2[3] | LOCAL_2[5] | LOCAL_2[7] | LOCAL_3[0] | LOCAL_3[2] | LOCAL_3[4] | LOCAL_3[6];
				mux IMUX_LC_I1[3] = LOCAL_0[0] | LOCAL_0[2] | LOCAL_0[4] | LOCAL_0[6] | LOCAL_1[1] | LOCAL_1[3] | LOCAL_1[5] | LOCAL_1[7] | LOCAL_2[0] | LOCAL_2[2] | LOCAL_2[4] | LOCAL_2[6] | LOCAL_3[1] | LOCAL_3[3] | LOCAL_3[5] | LOCAL_3[7];
				mux IMUX_LC_I1[4] = LOCAL_0[1] | LOCAL_0[3] | LOCAL_0[5] | LOCAL_0[7] | LOCAL_1[0] | LOCAL_1[2] | LOCAL_1[4] | LOCAL_1[6] | LOCAL_2[1] | LOCAL_2[3] | LOCAL_2[5] | LOCAL_2[7] | LOCAL_3[0] | LOCAL_3[2] | LOCAL_3[4] | LOCAL_3[6];
				mux IMUX_LC_I1[5] = LOCAL_0[0] | LOCAL_0[2] | LOCAL_0[4] | LOCAL_0[6] | LOCAL_1[1] | LOCAL_1[3] | LOCAL_1[5] | LOCAL_1[7] | LOCAL_2[0] | LOCAL_2[2] | LOCAL_2[4] | LOCAL_2[6] | LOCAL_3[1] | LOCAL_3[3] | LOCAL_3[5] | LOCAL_3[7];
				mux IMUX_LC_I1[6] = LOCAL_0[1] | LOCAL_0[3] | LOCAL_0[5] | LOCAL_0[7] | LOCAL_1[0] | LOCAL_1[2] | LOCAL_1[4] | LOCAL_1[6] | LOCAL_2[1] | LOCAL_2[3] | LOCAL_2[5] | LOCAL_2[7] | LOCAL_3[0] | LOCAL_3[2] | LOCAL_3[4] | LOCAL_3[6];
				mux IMUX_LC_I1[7] = LOCAL_0[0] | LOCAL_0[2] | LOCAL_0[4] | LOCAL_0[6] | LOCAL_1[1] | LOCAL_1[3] | LOCAL_1[5] | LOCAL_1[7] | LOCAL_2[0] | LOCAL_2[2] | LOCAL_2[4] | LOCAL_2[6] | LOCAL_3[1] | LOCAL_3[3] | LOCAL_3[5] | LOCAL_3[7];
				mux IMUX_LC_I2[0] = LOCAL_0[0] | LOCAL_0[2] | LOCAL_0[4] | LOCAL_0[6] | LOCAL_1[1] | LOCAL_1[3] | LOCAL_1[5] | LOCAL_1[7] | LOCAL_2[0] | LOCAL_2[2] | LOCAL_2[4] | LOCAL_2[6] | LOCAL_3[1] | LOCAL_3[3] | LOCAL_3[5] | LOCAL_3[7];
				mux IMUX_LC_I2[1] = LOCAL_0[1] | LOCAL_0[3] | LOCAL_0[5] | LOCAL_0[7] | LOCAL_1[0] | LOCAL_1[2] | LOCAL_1[4] | LOCAL_1[6] | LOCAL_2[1] | LOCAL_2[3] | LOCAL_2[5] | LOCAL_2[7] | LOCAL_3[0] | LOCAL_3[2] | LOCAL_3[4] | LOCAL_3[6];
				mux IMUX_LC_I2[2] = LOCAL_0[0] | LOCAL_0[2] | LOCAL_0[4] | LOCAL_0[6] | LOCAL_1[1] | LOCAL_1[3] | LOCAL_1[5] | LOCAL_1[7] | LOCAL_2[0] | LOCAL_2[2] | LOCAL_2[4] | LOCAL_2[6] | LOCAL_3[1] | LOCAL_3[3] | LOCAL_3[5] | LOCAL_3[7];
				mux IMUX_LC_I2[3] = LOCAL_0[1] | LOCAL_0[3] | LOCAL_0[5] | LOCAL_0[7] | LOCAL_1[0] | LOCAL_1[2] | LOCAL_1[4] | LOCAL_1[6] | LOCAL_2[1] | LOCAL_2[3] | LOCAL_2[5] | LOCAL_2[7] | LOCAL_3[0] | LOCAL_3[2] | LOCAL_3[4] | LOCAL_3[6];
				mux IMUX_LC_I2[4] = LOCAL_0[0] | LOCAL_0[2] | LOCAL_0[4] | LOCAL_0[6] | LOCAL_1[1] | LOCAL_1[3] | LOCAL_1[5] | LOCAL_1[7] | LOCAL_2[0] | LOCAL_2[2] | LOCAL_2[4] | LOCAL_2[6] | LOCAL_3[1] | LOCAL_3[3] | LOCAL_3[5] | LOCAL_3[7];
				mux IMUX_LC_I2[5] = LOCAL_0[1] | LOCAL_0[3] | LOCAL_0[5] | LOCAL_0[7] | LOCAL_1[0] | LOCAL_1[2] | LOCAL_1[4] | LOCAL_1[6] | LOCAL_2[1] | LOCAL_2[3] | LOCAL_2[5] | LOCAL_2[7] | LOCAL_3[0] | LOCAL_3[2] | LOCAL_3[4] | LOCAL_3[6];
				mux IMUX_LC_I2[6] = LOCAL_0[0] | LOCAL_0[2] | LOCAL_0[4] | LOCAL_0[6] | LOCAL_1[1] | LOCAL_1[3] | LOCAL_1[5] | LOCAL_1[7] | LOCAL_2[0] | LOCAL_2[2] | LOCAL_2[4] | LOCAL_2[6] | LOCAL_3[1] | LOCAL_3[3] | LOCAL_3[5] | LOCAL_3[7];
				mux IMUX_LC_I2[7] = LOCAL_0[1] | LOCAL_0[3] | LOCAL_0[5] | LOCAL_0[7] | LOCAL_1[0] | LOCAL_1[2] | LOCAL_1[4] | LOCAL_1[6] | LOCAL_2[1] | LOCAL_2[3] | LOCAL_2[5] | LOCAL_2[7] | LOCAL_3[0] | LOCAL_3[2] | LOCAL_3[4] | LOCAL_3[6];
				mux IMUX_LC_I3[0] = LOCAL_0[3] | LOCAL_0[5] | LOCAL_0[7] | LOCAL_1[0] | LOCAL_1[2] | LOCAL_1[4] | LOCAL_1[6] | LOCAL_2[1] | LOCAL_2[3] | LOCAL_2[5] | LOCAL_2[7] | LOCAL_3[0] | LOCAL_3[2] | LOCAL_3[4] | LOCAL_3[6];
				mux IMUX_LC_I3[1] = LOCAL_0[2] | LOCAL_0[4] | LOCAL_0[6] | LOCAL_1[1] | LOCAL_1[3] | LOCAL_1[5] | LOCAL_1[7] | LOCAL_2[0] | LOCAL_2[2] | LOCAL_2[4] | LOCAL_2[6] | LOCAL_3[1] | LOCAL_3[3] | LOCAL_3[5] | LOCAL_3[7];
				mux IMUX_LC_I3[2] = LOCAL_0[3] | LOCAL_0[5] | LOCAL_0[7] | LOCAL_1[0] | LOCAL_1[2] | LOCAL_1[4] | LOCAL_1[6] | LOCAL_2[1] | LOCAL_2[3] | LOCAL_2[5] | LOCAL_2[7] | LOCAL_3[0] | LOCAL_3[2] | LOCAL_3[4] | LOCAL_3[6];
				mux IMUX_LC_I3[3] = LOCAL_0[2] | LOCAL_0[4] | LOCAL_0[6] | LOCAL_1[1] | LOCAL_1[3] | LOCAL_1[5] | LOCAL_1[7] | LOCAL_2[0] | LOCAL_2[2] | LOCAL_2[4] | LOCAL_2[6] | LOCAL_3[1] | LOCAL_3[3] | LOCAL_3[5] | LOCAL_3[7];
				mux IMUX_LC_I3[4] = LOCAL_0[3] | LOCAL_0[5] | LOCAL_0[7] | LOCAL_1[0] | LOCAL_1[2] | LOCAL_1[4] | LOCAL_1[6] | LOCAL_2[1] | LOCAL_2[3] | LOCAL_2[5] | LOCAL_2[7] | LOCAL_3[0] | LOCAL_3[2] | LOCAL_3[4] | LOCAL_3[6];
				mux IMUX_LC_I3[5] = LOCAL_0[2] | LOCAL_0[4] | LOCAL_0[6] | LOCAL_1[1] | LOCAL_1[3] | LOCAL_1[5] | LOCAL_1[7] | LOCAL_2[0] | LOCAL_2[2] | LOCAL_2[4] | LOCAL_2[6] | LOCAL_3[1] | LOCAL_3[3] | LOCAL_3[5] | LOCAL_3[7];
				mux IMUX_LC_I3[6] = LOCAL_0[3] | LOCAL_0[5] | LOCAL_0[7] | LOCAL_1[0] | LOCAL_1[2] | LOCAL_1[4] | LOCAL_1[6] | LOCAL_2[1] | LOCAL_2[3] | LOCAL_2[5] | LOCAL_2[7] | LOCAL_3[0] | LOCAL_3[2] | LOCAL_3[4] | LOCAL_3[6];
				mux IMUX_LC_I3[7] = LOCAL_0[2] | LOCAL_0[4] | LOCAL_0[6] | LOCAL_1[1] | LOCAL_1[3] | LOCAL_1[5] | LOCAL_1[7] | LOCAL_2[0] | LOCAL_2[2] | LOCAL_2[4] | LOCAL_2[6] | LOCAL_3[1] | LOCAL_3[3] | LOCAL_3[5] | LOCAL_3[7];
				mux IMUX_CLK = GLOBAL[0] | GLOBAL[1] | GLOBAL[2] | GLOBAL[3] | GLOBAL[4] | GLOBAL[5] | GLOBAL[6] | GLOBAL[7] | LOCAL_0[0] | LOCAL_1[1] | LOCAL_2[0] | LOCAL_3[1];
				mux IMUX_RST = GLOBAL[0] | GLOBAL[2] | GLOBAL[4] | GLOBAL[6] | LOCAL_0[4] | LOCAL_1[5] | LOCAL_2[4] | LOCAL_3[5];
				mux IMUX_CE = GLOBAL[1] | GLOBAL[3] | GLOBAL[5] | GLOBAL[7] | LOCAL_0[2] | LOCAL_1[3] | LOCAL_2[2] | LOCAL_3[3];
				progbuf QUAD_H0[0] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf QUAD_H0[2] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf QUAD_H0[4] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf QUAD_H0[6] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf QUAD_H0[8] = OUT_LC[4] @XXX57005[57005][57005];
				progbuf QUAD_H0[10] = OUT_LC[5] @XXX57005[57005][57005];
				progbuf QUAD_H1[0] = LONG_H1[1] @XXX57005[57005][57005];
				progbuf QUAD_H1[1] = LONG_H0[0] @XXX57005[57005][57005];
				progbuf QUAD_H1[1] = OUT_LC[6] @XXX57005[57005][57005];
				progbuf QUAD_H1[2] = LONG_H3[1] @XXX57005[57005][57005];
				progbuf QUAD_H1[3] = LONG_H2[0] @XXX57005[57005][57005];
				progbuf QUAD_H1[3] = OUT_LC[7] @XXX57005[57005][57005];
				progbuf QUAD_H1[4] = LONG_H5[1] @XXX57005[57005][57005];
				progbuf QUAD_H1[5] = LONG_H4[0] @XXX57005[57005][57005];
				progbuf QUAD_H1[5] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf QUAD_H1[6] = LONG_H7[1] @XXX57005[57005][57005];
				progbuf QUAD_H1[7] = LONG_H6[0] @XXX57005[57005][57005];
				progbuf QUAD_H1[7] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf QUAD_H1[8] = LONG_H9[1] @XXX57005[57005][57005];
				progbuf QUAD_H1[9] = LONG_H8[0] @XXX57005[57005][57005];
				progbuf QUAD_H1[9] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf QUAD_H1[10] = LONG_H11[1] @XXX57005[57005][57005];
				progbuf QUAD_H1[11] = LONG_H10[0] @XXX57005[57005][57005];
				progbuf QUAD_H1[11] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf QUAD_H2[0] = OUT_LC[4] @XXX57005[57005][57005];
				progbuf QUAD_H2[2] = OUT_LC[5] @XXX57005[57005][57005];
				progbuf QUAD_H2[4] = OUT_LC[6] @XXX57005[57005][57005];
				progbuf QUAD_H2[6] = OUT_LC[7] @XXX57005[57005][57005];
				progbuf QUAD_H2[8] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf QUAD_H2[10] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf QUAD_H3[1] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf QUAD_H3[3] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf QUAD_H3[5] = OUT_LC[4] @XXX57005[57005][57005];
				progbuf QUAD_H3[7] = OUT_LC[5] @XXX57005[57005][57005];
				progbuf QUAD_H3[9] = OUT_LC[6] @XXX57005[57005][57005];
				progbuf QUAD_H3[11] = OUT_LC[7] @XXX57005[57005][57005];
				progbuf QUAD_V1[0] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf QUAD_V1[2] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf QUAD_V1[4] = OUT_LC[4] @XXX57005[57005][57005];
				progbuf QUAD_V1[6] = OUT_LC[5] @XXX57005[57005][57005];
				progbuf QUAD_V1[8] = OUT_LC[6] @XXX57005[57005][57005];
				progbuf QUAD_V1[10] = OUT_LC[7] @XXX57005[57005][57005];
				progbuf QUAD_V1_W[1] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf QUAD_V1_W[3] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf QUAD_V1_W[5] = OUT_LC[4] @XXX57005[57005][57005];
				progbuf QUAD_V1_W[7] = OUT_LC[5] @XXX57005[57005][57005];
				progbuf QUAD_V1_W[9] = OUT_LC[6] @XXX57005[57005][57005];
				progbuf QUAD_V1_W[11] = OUT_LC[7] @XXX57005[57005][57005];
				progbuf QUAD_V2[1] = OUT_LC[4] @XXX57005[57005][57005];
				progbuf QUAD_V2[3] = OUT_LC[5] @XXX57005[57005][57005];
				progbuf QUAD_V2[5] = OUT_LC[6] @XXX57005[57005][57005];
				progbuf QUAD_V2[7] = OUT_LC[7] @XXX57005[57005][57005];
				progbuf QUAD_V2[9] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf QUAD_V2[11] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf QUAD_V2_W[0] = OUT_LC[4] @XXX57005[57005][57005];
				progbuf QUAD_V2_W[2] = OUT_LC[5] @XXX57005[57005][57005];
				progbuf QUAD_V2_W[4] = OUT_LC[6] @XXX57005[57005][57005];
				progbuf QUAD_V2_W[6] = OUT_LC[7] @XXX57005[57005][57005];
				progbuf QUAD_V2_W[8] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf QUAD_V2_W[10] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf QUAD_V3[0] = LONG_V12[0] @XXX57005[57005][57005];
				progbuf QUAD_V3[0] = OUT_LC[6] @XXX57005[57005][57005];
				progbuf QUAD_V3[1] = LONG_V11[1] @XXX57005[57005][57005];
				progbuf QUAD_V3[2] = LONG_V10[0] @XXX57005[57005][57005];
				progbuf QUAD_V3[2] = OUT_LC[7] @XXX57005[57005][57005];
				progbuf QUAD_V3[3] = LONG_V9[1] @XXX57005[57005][57005];
				progbuf QUAD_V3[4] = LONG_V8[0] @XXX57005[57005][57005];
				progbuf QUAD_V3[4] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf QUAD_V3[5] = LONG_V7[1] @XXX57005[57005][57005];
				progbuf QUAD_V3[6] = LONG_V6[0] @XXX57005[57005][57005];
				progbuf QUAD_V3[6] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf QUAD_V3[7] = LONG_V5[1] @XXX57005[57005][57005];
				progbuf QUAD_V3[8] = LONG_V4[0] @XXX57005[57005][57005];
				progbuf QUAD_V3[8] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf QUAD_V3[9] = LONG_V3[1] @XXX57005[57005][57005];
				progbuf QUAD_V3[10] = LONG_V2[0] @XXX57005[57005][57005];
				progbuf QUAD_V3[10] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf QUAD_V3[11] = LONG_V1[1] @XXX57005[57005][57005];
				progbuf QUAD_V3_W[1] = OUT_LC[6] @XXX57005[57005][57005];
				progbuf QUAD_V3_W[3] = OUT_LC[7] @XXX57005[57005][57005];
				progbuf QUAD_V3_W[5] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf QUAD_V3_W[7] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf QUAD_V3_W[9] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf QUAD_V3_W[11] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf QUAD_V4[1] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf QUAD_V4[3] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf QUAD_V4[5] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf QUAD_V4[7] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf QUAD_V4[9] = OUT_LC[4] @XXX57005[57005][57005];
				progbuf QUAD_V4[11] = OUT_LC[5] @XXX57005[57005][57005];
				progbuf QUAD_V4_W[0] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf QUAD_V4_W[2] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf QUAD_V4_W[4] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf QUAD_V4_W[6] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf QUAD_V4_W[8] = OUT_LC[4] @XXX57005[57005][57005];
				progbuf QUAD_V4_W[10] = OUT_LC[5] @XXX57005[57005][57005];
				progbuf LONG_H0[0] = OUT_LC[4] @XXX57005[57005][57005];
				progbuf LONG_H1[1] = OUT_LC[5] @XXX57005[57005][57005];
				progbuf LONG_H2[0] = OUT_LC[6] @XXX57005[57005][57005];
				progbuf LONG_H3[1] = OUT_LC[7] @XXX57005[57005][57005];
				progbuf LONG_H4[0] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf LONG_H5[1] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf LONG_H6[0] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf LONG_H7[1] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf LONG_H8[0] = OUT_LC[4] @XXX57005[57005][57005];
				progbuf LONG_H9[1] = OUT_LC[5] @XXX57005[57005][57005];
				progbuf LONG_H10[0] = OUT_LC[6] @XXX57005[57005][57005];
				progbuf LONG_H11[1] = OUT_LC[7] @XXX57005[57005][57005];
				progbuf LONG_V1[0] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf LONG_V2[1] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf LONG_V3[0] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf LONG_V4[1] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf LONG_V5[0] = OUT_LC[7] @XXX57005[57005][57005];
				progbuf LONG_V6[1] = OUT_LC[6] @XXX57005[57005][57005];
				progbuf LONG_V7[0] = OUT_LC[5] @XXX57005[57005][57005];
				progbuf LONG_V8[1] = OUT_LC[4] @XXX57005[57005][57005];
				progbuf LONG_V9[0] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf LONG_V10[1] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf LONG_V11[0] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf LONG_V12[1] = OUT_LC[0] @XXX57005[57005][57005];
				proginv IMUX_CLK_OPTINV = IMUX_CLK @XXX57005[57005][57005];
			}

			bel LC[0] {
				input CE = IMUX_CE;
				input CLK = IMUX_CLK_OPTINV;
				input I0 = IMUX_LC_I0[0];
				input I1 = IMUX_LC_I1[0];
				input I2 = IMUX_LC_I2[0];
				input I3 = IMUX_LC_I3[0];
				output O = OUT_LC[0];
				input RST = IMUX_RST;
			}

			bel LC[1] {
				input CE = IMUX_CE;
				input CLK = IMUX_CLK_OPTINV;
				input I0 = IMUX_LC_I0[1];
				input I1 = IMUX_LC_I1[1];
				input I2 = IMUX_LC_I2[1];
				input I3 = IMUX_LC_I3[1];
				output O = OUT_LC[1];
				input RST = IMUX_RST;
			}

			bel LC[2] {
				input CE = IMUX_CE;
				input CLK = IMUX_CLK_OPTINV;
				input I0 = IMUX_LC_I0[2];
				input I1 = IMUX_LC_I1[2];
				input I2 = IMUX_LC_I2[2];
				input I3 = IMUX_LC_I3[2];
				output O = OUT_LC[2];
				input RST = IMUX_RST;
			}

			bel LC[3] {
				input CE = IMUX_CE;
				input CLK = IMUX_CLK_OPTINV;
				input I0 = IMUX_LC_I0[3];
				input I1 = IMUX_LC_I1[3];
				input I2 = IMUX_LC_I2[3];
				input I3 = IMUX_LC_I3[3];
				output O = OUT_LC[3];
				input RST = IMUX_RST;
			}

			bel LC[4] {
				input CE = IMUX_CE;
				input CLK = IMUX_CLK_OPTINV;
				input I0 = IMUX_LC_I0[4];
				input I1 = IMUX_LC_I1[4];
				input I2 = IMUX_LC_I2[4];
				input I3 = IMUX_LC_I3[4];
				output O = OUT_LC[4];
				input RST = IMUX_RST;
			}

			bel LC[5] {
				input CE = IMUX_CE;
				input CLK = IMUX_CLK_OPTINV;
				input I0 = IMUX_LC_I0[5];
				input I1 = IMUX_LC_I1[5];
				input I2 = IMUX_LC_I2[5];
				input I3 = IMUX_LC_I3[5];
				output O = OUT_LC[5];
				input RST = IMUX_RST;
			}

			bel LC[6] {
				input CE = IMUX_CE;
				input CLK = IMUX_CLK_OPTINV;
				input I0 = IMUX_LC_I0[6];
				input I1 = IMUX_LC_I1[6];
				input I2 = IMUX_LC_I2[6];
				input I3 = IMUX_LC_I3[6];
				output O = OUT_LC[6];
				input RST = IMUX_RST;
			}

			bel LC[7] {
				input CE = IMUX_CE;
				input CLK = IMUX_CLK_OPTINV;
				input I0 = IMUX_LC_I0[7];
				input I1 = IMUX_LC_I1[7];
				input I2 = IMUX_LC_I2[7];
				input I3 = IMUX_LC_I3[7];
				output O = OUT_LC[7];
				input RST = IMUX_RST;
			}

			// wire IMUX_LC_I0[0]                  LC[0].I0
			// wire IMUX_LC_I0[1]                  LC[1].I0
			// wire IMUX_LC_I0[2]                  LC[2].I0
			// wire IMUX_LC_I0[3]                  LC[3].I0
			// wire IMUX_LC_I0[4]                  LC[4].I0
			// wire IMUX_LC_I0[5]                  LC[5].I0
			// wire IMUX_LC_I0[6]                  LC[6].I0
			// wire IMUX_LC_I0[7]                  LC[7].I0
			// wire IMUX_LC_I1[0]                  LC[0].I1
			// wire IMUX_LC_I1[1]                  LC[1].I1
			// wire IMUX_LC_I1[2]                  LC[2].I1
			// wire IMUX_LC_I1[3]                  LC[3].I1
			// wire IMUX_LC_I1[4]                  LC[4].I1
			// wire IMUX_LC_I1[5]                  LC[5].I1
			// wire IMUX_LC_I1[6]                  LC[6].I1
			// wire IMUX_LC_I1[7]                  LC[7].I1
			// wire IMUX_LC_I2[0]                  LC[0].I2
			// wire IMUX_LC_I2[1]                  LC[1].I2
			// wire IMUX_LC_I2[2]                  LC[2].I2
			// wire IMUX_LC_I2[3]                  LC[3].I2
			// wire IMUX_LC_I2[4]                  LC[4].I2
			// wire IMUX_LC_I2[5]                  LC[5].I2
			// wire IMUX_LC_I2[6]                  LC[6].I2
			// wire IMUX_LC_I2[7]                  LC[7].I2
			// wire IMUX_LC_I3[0]                  LC[0].I3
			// wire IMUX_LC_I3[1]                  LC[1].I3
			// wire IMUX_LC_I3[2]                  LC[2].I3
			// wire IMUX_LC_I3[3]                  LC[3].I3
			// wire IMUX_LC_I3[4]                  LC[4].I3
			// wire IMUX_LC_I3[5]                  LC[5].I3
			// wire IMUX_LC_I3[6]                  LC[6].I3
			// wire IMUX_LC_I3[7]                  LC[7].I3
			// wire IMUX_CLK_OPTINV                LC[0].CLK LC[1].CLK LC[2].CLK LC[3].CLK LC[4].CLK LC[5].CLK LC[6].CLK LC[7].CLK
			// wire IMUX_RST                       LC[0].RST LC[1].RST LC[2].RST LC[3].RST LC[4].RST LC[5].RST LC[6].RST LC[7].RST
			// wire IMUX_CE                        LC[0].CE LC[1].CE LC[2].CE LC[3].CE LC[4].CE LC[5].CE LC[6].CE LC[7].CE
			// wire OUT_LC[0]                      LC[0].O
			// wire OUT_LC[1]                      LC[1].O
			// wire OUT_LC[2]                      LC[2].O
			// wire OUT_LC[3]                      LC[3].O
			// wire OUT_LC[4]                      LC[4].O
			// wire OUT_LC[5]                      LC[5].O
			// wire OUT_LC[6]                      LC[6].O
			// wire OUT_LC[7]                      LC[7].O
		}

		tile_class PLB_L08 {
			cell CELL;
			bitrect MAIN: Horizontal (16, 54);

			switchbox INT {
				mux GLOBAL_OUT[0] = GLOBAL[0] | GLOBAL[1] | GLOBAL[2] | GLOBAL[3] | GLOBAL[4] | GLOBAL[5] | GLOBAL[6] | GLOBAL[7];
				mux GLOBAL_OUT[1] = GLOBAL[0] | GLOBAL[1] | GLOBAL[2] | GLOBAL[3] | GLOBAL[4] | GLOBAL[5] | GLOBAL[6] | GLOBAL[7];
				mux GLOBAL_OUT[2] = GLOBAL[0] | GLOBAL[1] | GLOBAL[2] | GLOBAL[3] | GLOBAL[4] | GLOBAL[5] | GLOBAL[6] | GLOBAL[7];
				mux GLOBAL_OUT[3] = GLOBAL[0] | GLOBAL[1] | GLOBAL[2] | GLOBAL[3] | GLOBAL[4] | GLOBAL[5] | GLOBAL[6] | GLOBAL[7];
				mux QUAD_H0[0] = QUAD_H4[0] | QUAD_H4[4] | QUAD_H4[9] | QUAD_V0[1] | QUAD_V0[6] | QUAD_V4[1] | QUAD_V4[7];
				mux QUAD_H0[1] = QUAD_H4[1] | QUAD_H4[5] | QUAD_H4[10] | QUAD_V0[0] | QUAD_V0[9] | QUAD_V4[0] | QUAD_V4[6];
				mux QUAD_H0[2] = QUAD_H4[2] | QUAD_H4[6] | QUAD_H4[11] | QUAD_V0[3] | QUAD_V0[8] | QUAD_V4[3] | QUAD_V4[9];
				mux QUAD_H0[3] = QUAD_H4[0] | QUAD_H4[3] | QUAD_H4[7] | QUAD_V0[2] | QUAD_V0[11] | QUAD_V4[2] | QUAD_V4[8];
				mux QUAD_H0[4] = QUAD_H4[1] | QUAD_H4[4] | QUAD_H4[8] | QUAD_V0[5] | QUAD_V0[10] | QUAD_V4[5] | QUAD_V4[11];
				mux QUAD_H0[5] = QUAD_H4[2] | QUAD_H4[5] | QUAD_H4[9] | QUAD_V0[1] | QUAD_V0[4] | QUAD_V4[4] | QUAD_V4[10];
				mux QUAD_H0[6] = QUAD_H4[3] | QUAD_H4[6] | QUAD_H4[10] | QUAD_V0[0] | QUAD_V0[7] | QUAD_V4[1] | QUAD_V4[7];
				mux QUAD_H0[7] = QUAD_H4[4] | QUAD_H4[7] | QUAD_H4[11] | QUAD_V0[3] | QUAD_V0[6] | QUAD_V4[0] | QUAD_V4[6];
				mux QUAD_H0[8] = QUAD_H4[0] | QUAD_H4[5] | QUAD_H4[8] | QUAD_V0[2] | QUAD_V0[9] | QUAD_V4[3] | QUAD_V4[9];
				mux QUAD_H0[9] = QUAD_H4[1] | QUAD_H4[6] | QUAD_H4[9] | QUAD_V0[5] | QUAD_V0[8] | QUAD_V4[2] | QUAD_V4[8];
				mux QUAD_H0[10] = QUAD_H4[2] | QUAD_H4[7] | QUAD_H4[10] | QUAD_V0[4] | QUAD_V0[11] | QUAD_V4[5] | QUAD_V4[11];
				mux QUAD_H0[11] = QUAD_H4[3] | QUAD_H4[8] | QUAD_H4[11] | QUAD_V0[7] | QUAD_V0[10] | QUAD_V4[4] | QUAD_V4[10];
				mux QUAD_H4[0] = QUAD_H0[0] | QUAD_H0[4] | QUAD_H0[9] | QUAD_V0[1] | QUAD_V0[7] | QUAD_V4[1] | QUAD_V4[6];
				mux QUAD_H4[1] = QUAD_H0[1] | QUAD_H0[5] | QUAD_H0[10] | QUAD_V0[0] | QUAD_V0[6] | QUAD_V4[0] | QUAD_V4[9];
				mux QUAD_H4[2] = QUAD_H0[2] | QUAD_H0[6] | QUAD_H0[11] | QUAD_V0[3] | QUAD_V0[9] | QUAD_V4[3] | QUAD_V4[8];
				mux QUAD_H4[3] = QUAD_H0[0] | QUAD_H0[3] | QUAD_H0[7] | QUAD_V0[2] | QUAD_V0[8] | QUAD_V4[2] | QUAD_V4[11];
				mux QUAD_H4[4] = QUAD_H0[1] | QUAD_H0[4] | QUAD_H0[8] | QUAD_V0[5] | QUAD_V0[11] | QUAD_V4[5] | QUAD_V4[10];
				mux QUAD_H4[5] = QUAD_H0[2] | QUAD_H0[5] | QUAD_H0[9] | QUAD_V0[4] | QUAD_V0[10] | QUAD_V4[1] | QUAD_V4[4];
				mux QUAD_H4[6] = QUAD_H0[3] | QUAD_H0[6] | QUAD_H0[10] | QUAD_V0[1] | QUAD_V0[7] | QUAD_V4[0] | QUAD_V4[7];
				mux QUAD_H4[7] = QUAD_H0[4] | QUAD_H0[7] | QUAD_H0[11] | QUAD_V0[0] | QUAD_V0[6] | QUAD_V4[3] | QUAD_V4[6];
				mux QUAD_H4[8] = QUAD_H0[0] | QUAD_H0[5] | QUAD_H0[8] | QUAD_V0[3] | QUAD_V0[9] | QUAD_V4[2] | QUAD_V4[9];
				mux QUAD_H4[9] = QUAD_H0[1] | QUAD_H0[6] | QUAD_H0[9] | QUAD_V0[2] | QUAD_V0[8] | QUAD_V4[5] | QUAD_V4[8];
				mux QUAD_H4[10] = QUAD_H0[2] | QUAD_H0[7] | QUAD_H0[10] | QUAD_V0[5] | QUAD_V0[11] | QUAD_V4[4] | QUAD_V4[11];
				mux QUAD_H4[11] = QUAD_H0[3] | QUAD_H0[8] | QUAD_H0[11] | QUAD_V0[4] | QUAD_V0[10] | QUAD_V4[7] | QUAD_V4[10];
				mux QUAD_V0[0] = QUAD_H0[1] | QUAD_H0[7] | QUAD_H4[1] | QUAD_H4[8] | QUAD_V4[0] | QUAD_V4[4] | QUAD_V4[11];
				mux QUAD_V0[1] = QUAD_H0[0] | QUAD_H0[6] | QUAD_H4[0] | QUAD_H4[7] | QUAD_V4[1] | QUAD_V4[5] | QUAD_V4[8];
				mux QUAD_V0[2] = QUAD_H0[3] | QUAD_H0[9] | QUAD_H4[3] | QUAD_H4[10] | QUAD_V4[1] | QUAD_V4[2] | QUAD_V4[6];
				mux QUAD_V0[3] = QUAD_H0[2] | QUAD_H0[8] | QUAD_H4[2] | QUAD_H4[9] | QUAD_V4[3] | QUAD_V4[7] | QUAD_V4[10];
				mux QUAD_V0[4] = QUAD_H0[5] | QUAD_H0[11] | QUAD_H4[0] | QUAD_H4[5] | QUAD_V4[3] | QUAD_V4[4] | QUAD_V4[8];
				mux QUAD_V0[5] = QUAD_H0[4] | QUAD_H0[10] | QUAD_H4[4] | QUAD_H4[11] | QUAD_V4[0] | QUAD_V4[5] | QUAD_V4[9];
				mux QUAD_V0[6] = QUAD_H0[1] | QUAD_H0[7] | QUAD_H4[2] | QUAD_H4[7] | QUAD_V4[5] | QUAD_V4[6] | QUAD_V4[10];
				mux QUAD_V0[7] = QUAD_H0[0] | QUAD_H0[6] | QUAD_H4[1] | QUAD_H4[6] | QUAD_V4[2] | QUAD_V4[7] | QUAD_V4[11];
				mux QUAD_V0[8] = QUAD_H0[3] | QUAD_H0[9] | QUAD_H4[4] | QUAD_H4[9] | QUAD_V4[0] | QUAD_V4[7] | QUAD_V4[8];
				mux QUAD_V0[9] = QUAD_H0[2] | QUAD_H0[8] | QUAD_H4[3] | QUAD_H4[8] | QUAD_V4[1] | QUAD_V4[4] | QUAD_V4[9];
				mux QUAD_V0[10] = QUAD_H0[5] | QUAD_H0[11] | QUAD_H4[6] | QUAD_H4[11] | QUAD_V4[2] | QUAD_V4[9] | QUAD_V4[10];
				mux QUAD_V0[11] = QUAD_H0[4] | QUAD_H0[10] | QUAD_H4[5] | QUAD_H4[10] | QUAD_V4[3] | QUAD_V4[6] | QUAD_V4[11];
				mux QUAD_V4[0] = QUAD_H0[1] | QUAD_H0[8] | QUAD_H4[1] | QUAD_H4[7] | QUAD_V0[0] | QUAD_V0[4] | QUAD_V0[11];
				mux QUAD_V4[1] = QUAD_H0[0] | QUAD_H0[7] | QUAD_H4[0] | QUAD_H4[6] | QUAD_V0[1] | QUAD_V0[5] | QUAD_V0[8];
				mux QUAD_V4[2] = QUAD_H0[3] | QUAD_H0[10] | QUAD_H4[3] | QUAD_H4[9] | QUAD_V0[1] | QUAD_V0[2] | QUAD_V0[6];
				mux QUAD_V4[3] = QUAD_H0[2] | QUAD_H0[9] | QUAD_H4[2] | QUAD_H4[8] | QUAD_V0[3] | QUAD_V0[7] | QUAD_V0[10];
				mux QUAD_V4[4] = QUAD_H0[0] | QUAD_H0[5] | QUAD_H4[5] | QUAD_H4[11] | QUAD_V0[3] | QUAD_V0[4] | QUAD_V0[8];
				mux QUAD_V4[5] = QUAD_H0[4] | QUAD_H0[11] | QUAD_H4[4] | QUAD_H4[10] | QUAD_V0[0] | QUAD_V0[5] | QUAD_V0[9];
				mux QUAD_V4[6] = QUAD_H0[2] | QUAD_H0[7] | QUAD_H4[1] | QUAD_H4[7] | QUAD_V0[5] | QUAD_V0[6] | QUAD_V0[10];
				mux QUAD_V4[7] = QUAD_H0[1] | QUAD_H0[6] | QUAD_H4[0] | QUAD_H4[6] | QUAD_V0[2] | QUAD_V0[7] | QUAD_V0[11];
				mux QUAD_V4[8] = QUAD_H0[4] | QUAD_H0[9] | QUAD_H4[3] | QUAD_H4[9] | QUAD_V0[0] | QUAD_V0[7] | QUAD_V0[8];
				mux QUAD_V4[9] = QUAD_H0[3] | QUAD_H0[8] | QUAD_H4[2] | QUAD_H4[8] | QUAD_V0[1] | QUAD_V0[4] | QUAD_V0[9];
				mux QUAD_V4[10] = QUAD_H0[6] | QUAD_H0[11] | QUAD_H4[5] | QUAD_H4[11] | QUAD_V0[2] | QUAD_V0[9] | QUAD_V0[10];
				mux QUAD_V4[11] = QUAD_H0[5] | QUAD_H0[10] | QUAD_H4[4] | QUAD_H4[10] | QUAD_V0[3] | QUAD_V0[6] | QUAD_V0[11];
				mux LONG_H0[0] = LONG_H12[0] | LONG_V0[1] | LONG_V12[1];
				mux LONG_H0[1] = LONG_H12[1] | LONG_V0[0] | LONG_V12[0];
				mux LONG_H12[0] = LONG_H0[0] | LONG_V0[1] | LONG_V12[1];
				mux LONG_H12[1] = LONG_H0[1] | LONG_V0[0] | LONG_V12[0];
				mux LONG_V0[0] = LONG_H0[1] | LONG_H12[1] | LONG_V12[0];
				mux LONG_V0[1] = LONG_H0[0] | LONG_H12[0] | LONG_V12[1];
				mux LONG_V12[0] = LONG_H0[1] | LONG_H12[1] | LONG_V0[0];
				mux LONG_V12[1] = LONG_H0[0] | LONG_H12[0] | LONG_V0[1];
				mux LOCAL_0[0] = QUAD_H0[0] | QUAD_H0[8] | QUAD_H1[5] | QUAD_V2_W[1] | QUAD_V2_W[10] | QUAD_V3[4] | QUAD_V4[1] | QUAD_V4[9] | LONG_H0[0] | LONG_H4[0] | LONG_H8[0] | OUT_LC[0] | OUT_LC_N[0] | OUT_LC_S[0] | OUT_LC_E[0] | OUT_LC_WN[0];
				mux LOCAL_0[1] = QUAD_H0[1] | QUAD_H0[9] | QUAD_H1[4] | QUAD_V2_W[0] | QUAD_V2_W[11] | QUAD_V3[5] | QUAD_V4[0] | QUAD_V4[8] | LONG_H0[1] | LONG_H4[1] | LONG_H8[1] | OUT_LC[1] | OUT_LC_N[1] | OUT_LC_S[1] | OUT_LC_E[1] | OUT_LC_WN[1];
				mux LOCAL_0[2] = QUAD_H0[2] | QUAD_H0[10] | QUAD_H1[7] | QUAD_V2_W[3] | QUAD_V2_W[8] | QUAD_V3[6] | QUAD_V4[3] | QUAD_V4[11] | LONG_H1[1] | LONG_H5[1] | LONG_H9[1] | OUT_LC[2] | OUT_LC_N[2] | OUT_LC_S[2] | OUT_LC_E[2] | OUT_LC_WN[2];
				mux LOCAL_0[3] = QUAD_H0[3] | QUAD_H0[11] | QUAD_H1[6] | QUAD_V2_W[2] | QUAD_V2_W[9] | QUAD_V3[7] | QUAD_V4[2] | QUAD_V4[10] | LONG_H1[0] | LONG_H5[0] | LONG_H9[0] | OUT_LC[3] | OUT_LC_N[3] | OUT_LC_S[3] | OUT_LC_E[3] | OUT_LC_WN[3];
				mux LOCAL_0[4] = GLOBAL_OUT[0] | QUAD_H0[4] | QUAD_H1[1] | QUAD_H1[9] | QUAD_V2_W[5] | QUAD_V3[0] | QUAD_V3[8] | QUAD_V4[5] | LONG_H2[0] | LONG_H6[0] | LONG_H10[0] | OUT_LC[4] | OUT_LC_N[4] | OUT_LC_S[4] | OUT_LC_E[4] | OUT_LC_WN[4];
				mux LOCAL_0[5] = GLOBAL_OUT[1] | QUAD_H0[5] | QUAD_H1[0] | QUAD_H1[8] | QUAD_V2_W[4] | QUAD_V3[1] | QUAD_V3[9] | QUAD_V4[4] | LONG_H2[1] | LONG_H6[1] | LONG_H10[1] | OUT_LC[5] | OUT_LC_N[5] | OUT_LC_S[5] | OUT_LC_E[5] | OUT_LC_WN[5];
				mux LOCAL_0[6] = GLOBAL_OUT[2] | QUAD_H0[6] | QUAD_H1[3] | QUAD_H1[11] | QUAD_V2_W[7] | QUAD_V3[2] | QUAD_V3[10] | QUAD_V4[7] | LONG_H3[1] | LONG_H7[1] | LONG_H11[1] | OUT_LC[6] | OUT_LC_N[6] | OUT_LC_S[6] | OUT_LC_E[6] | OUT_LC_WN[6];
				mux LOCAL_0[7] = GLOBAL_OUT[3] | QUAD_H0[7] | QUAD_H1[2] | QUAD_H1[10] | QUAD_V2_W[6] | QUAD_V3[3] | QUAD_V3[11] | QUAD_V4[6] | LONG_H3[0] | LONG_H7[0] | LONG_H11[0] | OUT_LC[7] | OUT_LC_N[7] | OUT_LC_S[7] | OUT_LC_E[7] | OUT_LC_WN[7];
				mux LOCAL_1[0] = QUAD_H0[0] | QUAD_H0[8] | QUAD_H1[5] | QUAD_V2_W[1] | QUAD_V3[4] | QUAD_V4[1] | QUAD_V4[9] | QUAD_V4_W[1] | LONG_H0[0] | LONG_H4[0] | LONG_H8[0] | OUT_LC[0] | OUT_LC_N[0] | OUT_LC_S[0] | OUT_LC_E[0] | OUT_LC_WN[0];
				mux LOCAL_1[1] = QUAD_H0[1] | QUAD_H0[9] | QUAD_H1[4] | QUAD_V2_W[0] | QUAD_V3[5] | QUAD_V4[0] | QUAD_V4[8] | QUAD_V4_W[0] | LONG_H0[1] | LONG_H4[1] | LONG_H8[1] | OUT_LC[1] | OUT_LC_N[1] | OUT_LC_S[1] | OUT_LC_E[1] | OUT_LC_WN[1];
				mux LOCAL_1[2] = QUAD_H0[2] | QUAD_H0[10] | QUAD_H1[7] | QUAD_V2_W[3] | QUAD_V3[6] | QUAD_V4[3] | QUAD_V4[11] | QUAD_V4_W[3] | LONG_H1[1] | LONG_H5[1] | LONG_H9[1] | OUT_LC[2] | OUT_LC_N[2] | OUT_LC_S[2] | OUT_LC_E[2] | OUT_LC_WN[2];
				mux LOCAL_1[3] = QUAD_H0[3] | QUAD_H0[11] | QUAD_H1[6] | QUAD_V2_W[2] | QUAD_V3[7] | QUAD_V4[2] | QUAD_V4[10] | QUAD_V4_W[2] | LONG_H1[0] | LONG_H5[0] | LONG_H9[0] | OUT_LC[3] | OUT_LC_N[3] | OUT_LC_S[3] | OUT_LC_E[3] | OUT_LC_WN[3];
				mux LOCAL_1[4] = QUAD_H0[4] | QUAD_H1[1] | QUAD_H1[9] | QUAD_V2_W[5] | QUAD_V3[0] | QUAD_V3[8] | QUAD_V4[5] | QUAD_V4_W[5] | LONG_H2[0] | LONG_H6[0] | LONG_H10[0] | OUT_LC[4] | OUT_LC_N[4] | OUT_LC_S[4] | OUT_LC_E[4] | OUT_LC_WN[4];
				mux LOCAL_1[5] = QUAD_H0[5] | QUAD_H1[0] | QUAD_H1[8] | QUAD_V2_W[4] | QUAD_V3[1] | QUAD_V3[9] | QUAD_V4[4] | QUAD_V4_W[4] | LONG_H2[1] | LONG_H6[1] | LONG_H10[1] | OUT_LC[5] | OUT_LC_N[5] | OUT_LC_S[5] | OUT_LC_E[5] | OUT_LC_WN[5];
				mux LOCAL_1[6] = QUAD_H0[6] | QUAD_H1[3] | QUAD_H1[11] | QUAD_V2_W[7] | QUAD_V3[2] | QUAD_V3[10] | QUAD_V4[7] | QUAD_V4_W[7] | LONG_H3[1] | LONG_H7[1] | LONG_H11[1] | OUT_LC[6] | OUT_LC_N[6] | OUT_LC_S[6] | OUT_LC_E[6] | OUT_LC_WN[6];
				mux LOCAL_1[7] = QUAD_H0[7] | QUAD_H1[2] | QUAD_H1[10] | QUAD_V2_W[6] | QUAD_V3[3] | QUAD_V3[11] | QUAD_V4[6] | QUAD_V4_W[6] | LONG_H3[0] | LONG_H7[0] | LONG_H11[0] | OUT_LC[7] | OUT_LC_N[7] | OUT_LC_S[7] | OUT_LC_E[7] | OUT_LC_WN[7];
				mux LOCAL_2[0] = QUAD_H2[0] | QUAD_H2[8] | QUAD_H3[5] | QUAD_V1[4] | QUAD_V2[1] | QUAD_V2[9] | QUAD_V2_W[9] | QUAD_V4_W[9] | LONG_V4[1] | LONG_V8[1] | LONG_V12[1] | OUT_LC[0] | OUT_LC_EN[0] | OUT_LC_ES[0] | OUT_LC_W[0] | OUT_LC_WS[0];
				mux LOCAL_2[1] = QUAD_H2[1] | QUAD_H2[9] | QUAD_H3[4] | QUAD_V1[5] | QUAD_V2[0] | QUAD_V2[8] | QUAD_V2_W[8] | QUAD_V4_W[8] | LONG_V4[0] | LONG_V8[0] | LONG_V12[0] | OUT_LC[1] | OUT_LC_EN[1] | OUT_LC_ES[1] | OUT_LC_W[1] | OUT_LC_WS[1];
				mux LOCAL_2[2] = QUAD_H2[2] | QUAD_H2[10] | QUAD_H3[7] | QUAD_V1[6] | QUAD_V2[3] | QUAD_V2[11] | QUAD_V2_W[11] | QUAD_V4_W[11] | LONG_V3[0] | LONG_V7[0] | LONG_V11[0] | OUT_LC[2] | OUT_LC_EN[2] | OUT_LC_ES[2] | OUT_LC_W[2] | OUT_LC_WS[2];
				mux LOCAL_2[3] = QUAD_H2[3] | QUAD_H2[11] | QUAD_H3[6] | QUAD_V1[7] | QUAD_V2[2] | QUAD_V2[10] | QUAD_V2_W[10] | QUAD_V4_W[10] | LONG_V3[1] | LONG_V7[1] | LONG_V11[1] | OUT_LC[3] | OUT_LC_EN[3] | OUT_LC_ES[3] | OUT_LC_W[3] | OUT_LC_WS[3];
				mux LOCAL_2[4] = QUAD_H2[4] | QUAD_H3[1] | QUAD_H3[9] | QUAD_V1[0] | QUAD_V1[8] | QUAD_V1_W[0] | QUAD_V2[5] | QUAD_V3_W[0] | LONG_V2[1] | LONG_V6[1] | LONG_V10[1] | OUT_LC[4] | OUT_LC_EN[4] | OUT_LC_ES[4] | OUT_LC_W[4] | OUT_LC_WS[4];
				mux LOCAL_2[5] = QUAD_H2[5] | QUAD_H3[0] | QUAD_H3[8] | QUAD_V1[1] | QUAD_V1[9] | QUAD_V1_W[1] | QUAD_V2[4] | QUAD_V3_W[1] | LONG_V2[0] | LONG_V6[0] | LONG_V10[0] | OUT_LC[5] | OUT_LC_EN[5] | OUT_LC_ES[5] | OUT_LC_W[5] | OUT_LC_WS[5];
				mux LOCAL_2[6] = QUAD_H2[6] | QUAD_H3[3] | QUAD_H3[11] | QUAD_V1[2] | QUAD_V1[10] | QUAD_V1_W[2] | QUAD_V2[7] | QUAD_V3_W[2] | LONG_V1[0] | LONG_V5[0] | LONG_V9[0] | OUT_LC[6] | OUT_LC_EN[6] | OUT_LC_ES[6] | OUT_LC_W[6] | OUT_LC_WS[6];
				mux LOCAL_2[7] = QUAD_H2[7] | QUAD_H3[2] | QUAD_H3[10] | QUAD_V1[3] | QUAD_V1[11] | QUAD_V1_W[3] | QUAD_V2[6] | QUAD_V3_W[3] | LONG_V1[1] | LONG_V5[1] | LONG_V9[1] | OUT_LC[7] | OUT_LC_EN[7] | OUT_LC_ES[7] | OUT_LC_W[7] | OUT_LC_WS[7];
				mux LOCAL_3[0] = QUAD_H2[0] | QUAD_H2[8] | QUAD_H3[5] | QUAD_V1[4] | QUAD_V1_W[4] | QUAD_V2[1] | QUAD_V2[9] | QUAD_V3_W[4] | LONG_V4[1] | LONG_V8[1] | LONG_V12[1] | OUT_LC[0] | OUT_LC_EN[0] | OUT_LC_ES[0] | OUT_LC_W[0] | OUT_LC_WS[0];
				mux LOCAL_3[1] = QUAD_H2[1] | QUAD_H2[9] | QUAD_H3[4] | QUAD_V1[5] | QUAD_V1_W[5] | QUAD_V2[0] | QUAD_V2[8] | QUAD_V3_W[5] | LONG_V4[0] | LONG_V8[0] | LONG_V12[0] | OUT_LC[1] | OUT_LC_EN[1] | OUT_LC_ES[1] | OUT_LC_W[1] | OUT_LC_WS[1];
				mux LOCAL_3[2] = QUAD_H2[2] | QUAD_H2[10] | QUAD_H3[7] | QUAD_V1[6] | QUAD_V1_W[6] | QUAD_V2[3] | QUAD_V2[11] | QUAD_V3_W[6] | LONG_V3[0] | LONG_V7[0] | LONG_V11[0] | OUT_LC[2] | OUT_LC_EN[2] | OUT_LC_ES[2] | OUT_LC_W[2] | OUT_LC_WS[2];
				mux LOCAL_3[3] = QUAD_H2[3] | QUAD_H2[11] | QUAD_H3[6] | QUAD_V1[7] | QUAD_V1_W[7] | QUAD_V2[2] | QUAD_V2[10] | QUAD_V3_W[7] | LONG_V3[1] | LONG_V7[1] | LONG_V11[1] | OUT_LC[3] | OUT_LC_EN[3] | OUT_LC_ES[3] | OUT_LC_W[3] | OUT_LC_WS[3];
				mux LOCAL_3[4] = QUAD_H2[4] | QUAD_H3[1] | QUAD_H3[9] | QUAD_V1[0] | QUAD_V1[8] | QUAD_V1_W[8] | QUAD_V2[5] | QUAD_V3_W[8] | LONG_V2[1] | LONG_V6[1] | LONG_V10[1] | OUT_LC[4] | OUT_LC_EN[4] | OUT_LC_ES[4] | OUT_LC_W[4] | OUT_LC_WS[4];
				mux LOCAL_3[5] = QUAD_H2[5] | QUAD_H3[0] | QUAD_H3[8] | QUAD_V1[1] | QUAD_V1[9] | QUAD_V1_W[9] | QUAD_V2[4] | QUAD_V3_W[9] | LONG_V2[0] | LONG_V6[0] | LONG_V10[0] | OUT_LC[5] | OUT_LC_EN[5] | OUT_LC_ES[5] | OUT_LC_W[5] | OUT_LC_WS[5];
				mux LOCAL_3[6] = QUAD_H2[6] | QUAD_H3[3] | QUAD_H3[11] | QUAD_V1[2] | QUAD_V1[10] | QUAD_V1_W[10] | QUAD_V2[7] | QUAD_V3_W[10] | LONG_V1[0] | LONG_V5[0] | LONG_V9[0] | OUT_LC[6] | OUT_LC_EN[6] | OUT_LC_ES[6] | OUT_LC_W[6] | OUT_LC_WS[6];
				mux LOCAL_3[7] = QUAD_H2[7] | QUAD_H3[2] | QUAD_H3[10] | QUAD_V1[3] | QUAD_V1[11] | QUAD_V1_W[11] | QUAD_V2[6] | QUAD_V3_W[11] | LONG_V1[1] | LONG_V5[1] | LONG_V9[1] | OUT_LC[7] | OUT_LC_EN[7] | OUT_LC_ES[7] | OUT_LC_W[7] | OUT_LC_WS[7];
				mux IMUX_LC_I0[0] = LOCAL_0[0] | LOCAL_0[2] | LOCAL_0[4] | LOCAL_0[6] | LOCAL_1[1] | LOCAL_1[3] | LOCAL_1[5] | LOCAL_1[7] | LOCAL_2[0] | LOCAL_2[2] | LOCAL_2[4] | LOCAL_2[6] | LOCAL_3[1] | LOCAL_3[3] | LOCAL_3[5] | LOCAL_3[7];
				mux IMUX_LC_I0[1] = LOCAL_0[1] | LOCAL_0[3] | LOCAL_0[5] | LOCAL_0[7] | LOCAL_1[0] | LOCAL_1[2] | LOCAL_1[4] | LOCAL_1[6] | LOCAL_2[1] | LOCAL_2[3] | LOCAL_2[5] | LOCAL_2[7] | LOCAL_3[0] | LOCAL_3[2] | LOCAL_3[4] | LOCAL_3[6];
				mux IMUX_LC_I0[2] = LOCAL_0[0] | LOCAL_0[2] | LOCAL_0[4] | LOCAL_0[6] | LOCAL_1[1] | LOCAL_1[3] | LOCAL_1[5] | LOCAL_1[7] | LOCAL_2[0] | LOCAL_2[2] | LOCAL_2[4] | LOCAL_2[6] | LOCAL_3[1] | LOCAL_3[3] | LOCAL_3[5] | LOCAL_3[7];
				mux IMUX_LC_I0[3] = LOCAL_0[1] | LOCAL_0[3] | LOCAL_0[5] | LOCAL_0[7] | LOCAL_1[0] | LOCAL_1[2] | LOCAL_1[4] | LOCAL_1[6] | LOCAL_2[1] | LOCAL_2[3] | LOCAL_2[5] | LOCAL_2[7] | LOCAL_3[0] | LOCAL_3[2] | LOCAL_3[4] | LOCAL_3[6];
				mux IMUX_LC_I0[4] = LOCAL_0[0] | LOCAL_0[2] | LOCAL_0[4] | LOCAL_0[6] | LOCAL_1[1] | LOCAL_1[3] | LOCAL_1[5] | LOCAL_1[7] | LOCAL_2[0] | LOCAL_2[2] | LOCAL_2[4] | LOCAL_2[6] | LOCAL_3[1] | LOCAL_3[3] | LOCAL_3[5] | LOCAL_3[7];
				mux IMUX_LC_I0[5] = LOCAL_0[1] | LOCAL_0[3] | LOCAL_0[5] | LOCAL_0[7] | LOCAL_1[0] | LOCAL_1[2] | LOCAL_1[4] | LOCAL_1[6] | LOCAL_2[1] | LOCAL_2[3] | LOCAL_2[5] | LOCAL_2[7] | LOCAL_3[0] | LOCAL_3[2] | LOCAL_3[4] | LOCAL_3[6];
				mux IMUX_LC_I0[6] = LOCAL_0[0] | LOCAL_0[2] | LOCAL_0[4] | LOCAL_0[6] | LOCAL_1[1] | LOCAL_1[3] | LOCAL_1[5] | LOCAL_1[7] | LOCAL_2[0] | LOCAL_2[2] | LOCAL_2[4] | LOCAL_2[6] | LOCAL_3[1] | LOCAL_3[3] | LOCAL_3[5] | LOCAL_3[7];
				mux IMUX_LC_I0[7] = LOCAL_0[1] | LOCAL_0[3] | LOCAL_0[5] | LOCAL_0[7] | LOCAL_1[0] | LOCAL_1[2] | LOCAL_1[4] | LOCAL_1[6] | LOCAL_2[1] | LOCAL_2[3] | LOCAL_2[5] | LOCAL_2[7] | LOCAL_3[0] | LOCAL_3[2] | LOCAL_3[4] | LOCAL_3[6];
				mux IMUX_LC_I1[0] = LOCAL_0[1] | LOCAL_0[3] | LOCAL_0[5] | LOCAL_0[7] | LOCAL_1[0] | LOCAL_1[2] | LOCAL_1[4] | LOCAL_1[6] | LOCAL_2[1] | LOCAL_2[3] | LOCAL_2[5] | LOCAL_2[7] | LOCAL_3[0] | LOCAL_3[2] | LOCAL_3[4] | LOCAL_3[6];
				mux IMUX_LC_I1[1] = LOCAL_0[0] | LOCAL_0[2] | LOCAL_0[4] | LOCAL_0[6] | LOCAL_1[1] | LOCAL_1[3] | LOCAL_1[5] | LOCAL_1[7] | LOCAL_2[0] | LOCAL_2[2] | LOCAL_2[4] | LOCAL_2[6] | LOCAL_3[1] | LOCAL_3[3] | LOCAL_3[5] | LOCAL_3[7];
				mux IMUX_LC_I1[2] = LOCAL_0[1] | LOCAL_0[3] | LOCAL_0[5] | LOCAL_0[7] | LOCAL_1[0] | LOCAL_1[2] | LOCAL_1[4] | LOCAL_1[6] | LOCAL_2[1] | LOCAL_2[3] | LOCAL_2[5] | LOCAL_2[7] | LOCAL_3[0] | LOCAL_3[2] | LOCAL_3[4] | LOCAL_3[6];
				mux IMUX_LC_I1[3] = LOCAL_0[0] | LOCAL_0[2] | LOCAL_0[4] | LOCAL_0[6] | LOCAL_1[1] | LOCAL_1[3] | LOCAL_1[5] | LOCAL_1[7] | LOCAL_2[0] | LOCAL_2[2] | LOCAL_2[4] | LOCAL_2[6] | LOCAL_3[1] | LOCAL_3[3] | LOCAL_3[5] | LOCAL_3[7];
				mux IMUX_LC_I1[4] = LOCAL_0[1] | LOCAL_0[3] | LOCAL_0[5] | LOCAL_0[7] | LOCAL_1[0] | LOCAL_1[2] | LOCAL_1[4] | LOCAL_1[6] | LOCAL_2[1] | LOCAL_2[3] | LOCAL_2[5] | LOCAL_2[7] | LOCAL_3[0] | LOCAL_3[2] | LOCAL_3[4] | LOCAL_3[6];
				mux IMUX_LC_I1[5] = LOCAL_0[0] | LOCAL_0[2] | LOCAL_0[4] | LOCAL_0[6] | LOCAL_1[1] | LOCAL_1[3] | LOCAL_1[5] | LOCAL_1[7] | LOCAL_2[0] | LOCAL_2[2] | LOCAL_2[4] | LOCAL_2[6] | LOCAL_3[1] | LOCAL_3[3] | LOCAL_3[5] | LOCAL_3[7];
				mux IMUX_LC_I1[6] = LOCAL_0[1] | LOCAL_0[3] | LOCAL_0[5] | LOCAL_0[7] | LOCAL_1[0] | LOCAL_1[2] | LOCAL_1[4] | LOCAL_1[6] | LOCAL_2[1] | LOCAL_2[3] | LOCAL_2[5] | LOCAL_2[7] | LOCAL_3[0] | LOCAL_3[2] | LOCAL_3[4] | LOCAL_3[6];
				mux IMUX_LC_I1[7] = LOCAL_0[0] | LOCAL_0[2] | LOCAL_0[4] | LOCAL_0[6] | LOCAL_1[1] | LOCAL_1[3] | LOCAL_1[5] | LOCAL_1[7] | LOCAL_2[0] | LOCAL_2[2] | LOCAL_2[4] | LOCAL_2[6] | LOCAL_3[1] | LOCAL_3[3] | LOCAL_3[5] | LOCAL_3[7];
				mux IMUX_LC_I2[0] = LOCAL_0[0] | LOCAL_0[2] | LOCAL_0[4] | LOCAL_0[6] | LOCAL_1[1] | LOCAL_1[3] | LOCAL_1[5] | LOCAL_1[7] | LOCAL_2[0] | LOCAL_2[2] | LOCAL_2[4] | LOCAL_2[6] | LOCAL_3[1] | LOCAL_3[3] | LOCAL_3[5] | LOCAL_3[7];
				mux IMUX_LC_I2[1] = LOCAL_0[1] | LOCAL_0[3] | LOCAL_0[5] | LOCAL_0[7] | LOCAL_1[0] | LOCAL_1[2] | LOCAL_1[4] | LOCAL_1[6] | LOCAL_2[1] | LOCAL_2[3] | LOCAL_2[5] | LOCAL_2[7] | LOCAL_3[0] | LOCAL_3[2] | LOCAL_3[4] | LOCAL_3[6];
				mux IMUX_LC_I2[2] = LOCAL_0[0] | LOCAL_0[2] | LOCAL_0[4] | LOCAL_0[6] | LOCAL_1[1] | LOCAL_1[3] | LOCAL_1[5] | LOCAL_1[7] | LOCAL_2[0] | LOCAL_2[2] | LOCAL_2[4] | LOCAL_2[6] | LOCAL_3[1] | LOCAL_3[3] | LOCAL_3[5] | LOCAL_3[7];
				mux IMUX_LC_I2[3] = LOCAL_0[1] | LOCAL_0[3] | LOCAL_0[5] | LOCAL_0[7] | LOCAL_1[0] | LOCAL_1[2] | LOCAL_1[4] | LOCAL_1[6] | LOCAL_2[1] | LOCAL_2[3] | LOCAL_2[5] | LOCAL_2[7] | LOCAL_3[0] | LOCAL_3[2] | LOCAL_3[4] | LOCAL_3[6];
				mux IMUX_LC_I2[4] = LOCAL_0[0] | LOCAL_0[2] | LOCAL_0[4] | LOCAL_0[6] | LOCAL_1[1] | LOCAL_1[3] | LOCAL_1[5] | LOCAL_1[7] | LOCAL_2[0] | LOCAL_2[2] | LOCAL_2[4] | LOCAL_2[6] | LOCAL_3[1] | LOCAL_3[3] | LOCAL_3[5] | LOCAL_3[7];
				mux IMUX_LC_I2[5] = LOCAL_0[1] | LOCAL_0[3] | LOCAL_0[5] | LOCAL_0[7] | LOCAL_1[0] | LOCAL_1[2] | LOCAL_1[4] | LOCAL_1[6] | LOCAL_2[1] | LOCAL_2[3] | LOCAL_2[5] | LOCAL_2[7] | LOCAL_3[0] | LOCAL_3[2] | LOCAL_3[4] | LOCAL_3[6];
				mux IMUX_LC_I2[6] = LOCAL_0[0] | LOCAL_0[2] | LOCAL_0[4] | LOCAL_0[6] | LOCAL_1[1] | LOCAL_1[3] | LOCAL_1[5] | LOCAL_1[7] | LOCAL_2[0] | LOCAL_2[2] | LOCAL_2[4] | LOCAL_2[6] | LOCAL_3[1] | LOCAL_3[3] | LOCAL_3[5] | LOCAL_3[7];
				mux IMUX_LC_I2[7] = LOCAL_0[1] | LOCAL_0[3] | LOCAL_0[5] | LOCAL_0[7] | LOCAL_1[0] | LOCAL_1[2] | LOCAL_1[4] | LOCAL_1[6] | LOCAL_2[1] | LOCAL_2[3] | LOCAL_2[5] | LOCAL_2[7] | LOCAL_3[0] | LOCAL_3[2] | LOCAL_3[4] | LOCAL_3[6];
				mux IMUX_LC_I3[0] = LOCAL_0[3] | LOCAL_0[5] | LOCAL_0[7] | LOCAL_1[0] | LOCAL_1[2] | LOCAL_1[4] | LOCAL_1[6] | LOCAL_2[1] | LOCAL_2[3] | LOCAL_2[5] | LOCAL_2[7] | LOCAL_3[0] | LOCAL_3[2] | LOCAL_3[4] | LOCAL_3[6];
				mux IMUX_LC_I3[1] = LOCAL_0[2] | LOCAL_0[4] | LOCAL_0[6] | LOCAL_1[1] | LOCAL_1[3] | LOCAL_1[5] | LOCAL_1[7] | LOCAL_2[0] | LOCAL_2[2] | LOCAL_2[4] | LOCAL_2[6] | LOCAL_3[1] | LOCAL_3[3] | LOCAL_3[5] | LOCAL_3[7];
				mux IMUX_LC_I3[2] = LOCAL_0[3] | LOCAL_0[5] | LOCAL_0[7] | LOCAL_1[0] | LOCAL_1[2] | LOCAL_1[4] | LOCAL_1[6] | LOCAL_2[1] | LOCAL_2[3] | LOCAL_2[5] | LOCAL_2[7] | LOCAL_3[0] | LOCAL_3[2] | LOCAL_3[4] | LOCAL_3[6];
				mux IMUX_LC_I3[3] = LOCAL_0[2] | LOCAL_0[4] | LOCAL_0[6] | LOCAL_1[1] | LOCAL_1[3] | LOCAL_1[5] | LOCAL_1[7] | LOCAL_2[0] | LOCAL_2[2] | LOCAL_2[4] | LOCAL_2[6] | LOCAL_3[1] | LOCAL_3[3] | LOCAL_3[5] | LOCAL_3[7];
				mux IMUX_LC_I3[4] = LOCAL_0[3] | LOCAL_0[5] | LOCAL_0[7] | LOCAL_1[0] | LOCAL_1[2] | LOCAL_1[4] | LOCAL_1[6] | LOCAL_2[1] | LOCAL_2[3] | LOCAL_2[5] | LOCAL_2[7] | LOCAL_3[0] | LOCAL_3[2] | LOCAL_3[4] | LOCAL_3[6];
				mux IMUX_LC_I3[5] = LOCAL_0[2] | LOCAL_0[4] | LOCAL_0[6] | LOCAL_1[1] | LOCAL_1[3] | LOCAL_1[5] | LOCAL_1[7] | LOCAL_2[0] | LOCAL_2[2] | LOCAL_2[4] | LOCAL_2[6] | LOCAL_3[1] | LOCAL_3[3] | LOCAL_3[5] | LOCAL_3[7];
				mux IMUX_LC_I3[6] = LOCAL_0[3] | LOCAL_0[5] | LOCAL_0[7] | LOCAL_1[0] | LOCAL_1[2] | LOCAL_1[4] | LOCAL_1[6] | LOCAL_2[1] | LOCAL_2[3] | LOCAL_2[5] | LOCAL_2[7] | LOCAL_3[0] | LOCAL_3[2] | LOCAL_3[4] | LOCAL_3[6];
				mux IMUX_LC_I3[7] = LOCAL_0[2] | LOCAL_0[4] | LOCAL_0[6] | LOCAL_1[1] | LOCAL_1[3] | LOCAL_1[5] | LOCAL_1[7] | LOCAL_2[0] | LOCAL_2[2] | LOCAL_2[4] | LOCAL_2[6] | LOCAL_3[1] | LOCAL_3[3] | LOCAL_3[5] | LOCAL_3[7];
				mux IMUX_CLK = GLOBAL[0] | GLOBAL[1] | GLOBAL[2] | GLOBAL[3] | GLOBAL[4] | GLOBAL[5] | GLOBAL[6] | GLOBAL[7] | LOCAL_0[0] | LOCAL_1[1] | LOCAL_2[0] | LOCAL_3[1];
				mux IMUX_RST = GLOBAL[0] | GLOBAL[2] | GLOBAL[4] | GLOBAL[6] | LOCAL_0[4] | LOCAL_1[5] | LOCAL_2[4] | LOCAL_3[5];
				mux IMUX_CE = GLOBAL[1] | GLOBAL[3] | GLOBAL[5] | GLOBAL[7] | LOCAL_0[2] | LOCAL_1[3] | LOCAL_2[2] | LOCAL_3[3];
				progbuf QUAD_H0[0] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf QUAD_H0[2] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf QUAD_H0[4] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf QUAD_H0[6] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf QUAD_H0[8] = OUT_LC[4] @XXX57005[57005][57005];
				progbuf QUAD_H0[10] = OUT_LC[5] @XXX57005[57005][57005];
				progbuf QUAD_H1[0] = LONG_H1[1] @XXX57005[57005][57005];
				progbuf QUAD_H1[1] = LONG_H0[0] @XXX57005[57005][57005];
				progbuf QUAD_H1[1] = OUT_LC[6] @XXX57005[57005][57005];
				progbuf QUAD_H1[2] = LONG_H3[1] @XXX57005[57005][57005];
				progbuf QUAD_H1[3] = LONG_H2[0] @XXX57005[57005][57005];
				progbuf QUAD_H1[3] = OUT_LC[7] @XXX57005[57005][57005];
				progbuf QUAD_H1[4] = LONG_H5[1] @XXX57005[57005][57005];
				progbuf QUAD_H1[5] = LONG_H4[0] @XXX57005[57005][57005];
				progbuf QUAD_H1[5] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf QUAD_H1[6] = LONG_H7[1] @XXX57005[57005][57005];
				progbuf QUAD_H1[7] = LONG_H6[0] @XXX57005[57005][57005];
				progbuf QUAD_H1[7] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf QUAD_H1[8] = LONG_H9[1] @XXX57005[57005][57005];
				progbuf QUAD_H1[9] = LONG_H8[0] @XXX57005[57005][57005];
				progbuf QUAD_H1[9] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf QUAD_H1[10] = LONG_H11[1] @XXX57005[57005][57005];
				progbuf QUAD_H1[11] = LONG_H10[0] @XXX57005[57005][57005];
				progbuf QUAD_H1[11] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf QUAD_H2[0] = OUT_LC[4] @XXX57005[57005][57005];
				progbuf QUAD_H2[2] = OUT_LC[5] @XXX57005[57005][57005];
				progbuf QUAD_H2[4] = OUT_LC[6] @XXX57005[57005][57005];
				progbuf QUAD_H2[6] = OUT_LC[7] @XXX57005[57005][57005];
				progbuf QUAD_H2[8] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf QUAD_H2[10] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf QUAD_H3[1] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf QUAD_H3[3] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf QUAD_H3[5] = OUT_LC[4] @XXX57005[57005][57005];
				progbuf QUAD_H3[7] = OUT_LC[5] @XXX57005[57005][57005];
				progbuf QUAD_H3[9] = OUT_LC[6] @XXX57005[57005][57005];
				progbuf QUAD_H3[11] = OUT_LC[7] @XXX57005[57005][57005];
				progbuf QUAD_V1[0] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf QUAD_V1[2] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf QUAD_V1[4] = OUT_LC[4] @XXX57005[57005][57005];
				progbuf QUAD_V1[6] = OUT_LC[5] @XXX57005[57005][57005];
				progbuf QUAD_V1[8] = OUT_LC[6] @XXX57005[57005][57005];
				progbuf QUAD_V1[10] = OUT_LC[7] @XXX57005[57005][57005];
				progbuf QUAD_V1_W[1] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf QUAD_V1_W[3] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf QUAD_V1_W[5] = OUT_LC[4] @XXX57005[57005][57005];
				progbuf QUAD_V1_W[7] = OUT_LC[5] @XXX57005[57005][57005];
				progbuf QUAD_V1_W[9] = OUT_LC[6] @XXX57005[57005][57005];
				progbuf QUAD_V1_W[11] = OUT_LC[7] @XXX57005[57005][57005];
				progbuf QUAD_V2[1] = OUT_LC[4] @XXX57005[57005][57005];
				progbuf QUAD_V2[3] = OUT_LC[5] @XXX57005[57005][57005];
				progbuf QUAD_V2[5] = OUT_LC[6] @XXX57005[57005][57005];
				progbuf QUAD_V2[7] = OUT_LC[7] @XXX57005[57005][57005];
				progbuf QUAD_V2[9] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf QUAD_V2[11] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf QUAD_V2_W[0] = OUT_LC[4] @XXX57005[57005][57005];
				progbuf QUAD_V2_W[2] = OUT_LC[5] @XXX57005[57005][57005];
				progbuf QUAD_V2_W[4] = OUT_LC[6] @XXX57005[57005][57005];
				progbuf QUAD_V2_W[6] = OUT_LC[7] @XXX57005[57005][57005];
				progbuf QUAD_V2_W[8] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf QUAD_V2_W[10] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf QUAD_V3[0] = LONG_V12[0] @XXX57005[57005][57005];
				progbuf QUAD_V3[0] = OUT_LC[6] @XXX57005[57005][57005];
				progbuf QUAD_V3[1] = LONG_V11[1] @XXX57005[57005][57005];
				progbuf QUAD_V3[2] = LONG_V10[0] @XXX57005[57005][57005];
				progbuf QUAD_V3[2] = OUT_LC[7] @XXX57005[57005][57005];
				progbuf QUAD_V3[3] = LONG_V9[1] @XXX57005[57005][57005];
				progbuf QUAD_V3[4] = LONG_V8[0] @XXX57005[57005][57005];
				progbuf QUAD_V3[4] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf QUAD_V3[5] = LONG_V7[1] @XXX57005[57005][57005];
				progbuf QUAD_V3[6] = LONG_V6[0] @XXX57005[57005][57005];
				progbuf QUAD_V3[6] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf QUAD_V3[7] = LONG_V5[1] @XXX57005[57005][57005];
				progbuf QUAD_V3[8] = LONG_V4[0] @XXX57005[57005][57005];
				progbuf QUAD_V3[8] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf QUAD_V3[9] = LONG_V3[1] @XXX57005[57005][57005];
				progbuf QUAD_V3[10] = LONG_V2[0] @XXX57005[57005][57005];
				progbuf QUAD_V3[10] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf QUAD_V3[11] = LONG_V1[1] @XXX57005[57005][57005];
				progbuf QUAD_V3_W[1] = OUT_LC[6] @XXX57005[57005][57005];
				progbuf QUAD_V3_W[3] = OUT_LC[7] @XXX57005[57005][57005];
				progbuf QUAD_V3_W[5] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf QUAD_V3_W[7] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf QUAD_V3_W[9] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf QUAD_V3_W[11] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf QUAD_V4[1] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf QUAD_V4[3] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf QUAD_V4[5] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf QUAD_V4[7] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf QUAD_V4[9] = OUT_LC[4] @XXX57005[57005][57005];
				progbuf QUAD_V4[11] = OUT_LC[5] @XXX57005[57005][57005];
				progbuf QUAD_V4_W[0] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf QUAD_V4_W[2] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf QUAD_V4_W[4] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf QUAD_V4_W[6] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf QUAD_V4_W[8] = OUT_LC[4] @XXX57005[57005][57005];
				progbuf QUAD_V4_W[10] = OUT_LC[5] @XXX57005[57005][57005];
				progbuf LONG_H0[0] = OUT_LC[4] @XXX57005[57005][57005];
				progbuf LONG_H1[1] = OUT_LC[5] @XXX57005[57005][57005];
				progbuf LONG_H2[0] = OUT_LC[6] @XXX57005[57005][57005];
				progbuf LONG_H3[1] = OUT_LC[7] @XXX57005[57005][57005];
				progbuf LONG_H4[0] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf LONG_H5[1] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf LONG_H6[0] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf LONG_H7[1] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf LONG_H8[0] = OUT_LC[4] @XXX57005[57005][57005];
				progbuf LONG_H9[1] = OUT_LC[5] @XXX57005[57005][57005];
				progbuf LONG_H10[0] = OUT_LC[6] @XXX57005[57005][57005];
				progbuf LONG_H11[1] = OUT_LC[7] @XXX57005[57005][57005];
				progbuf LONG_V1[0] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf LONG_V2[1] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf LONG_V3[0] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf LONG_V4[1] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf LONG_V5[0] = OUT_LC[7] @XXX57005[57005][57005];
				progbuf LONG_V6[1] = OUT_LC[6] @XXX57005[57005][57005];
				progbuf LONG_V7[0] = OUT_LC[5] @XXX57005[57005][57005];
				progbuf LONG_V8[1] = OUT_LC[4] @XXX57005[57005][57005];
				progbuf LONG_V9[0] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf LONG_V10[1] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf LONG_V11[0] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf LONG_V12[1] = OUT_LC[0] @XXX57005[57005][57005];
				proginv IMUX_CLK_OPTINV = IMUX_CLK @XXX57005[57005][57005];
			}

			bel LC[0] {
				input CE = IMUX_CE;
				input CLK = IMUX_CLK_OPTINV;
				input I0 = IMUX_LC_I0[0];
				input I1 = IMUX_LC_I1[0];
				input I2 = IMUX_LC_I2[0];
				input I3 = IMUX_LC_I3[0];
				output O = OUT_LC[0];
				input RST = IMUX_RST;
			}

			bel LC[1] {
				input CE = IMUX_CE;
				input CLK = IMUX_CLK_OPTINV;
				input I0 = IMUX_LC_I0[1];
				input I1 = IMUX_LC_I1[1];
				input I2 = IMUX_LC_I2[1];
				input I3 = IMUX_LC_I3[1];
				output O = OUT_LC[1];
				input RST = IMUX_RST;
			}

			bel LC[2] {
				input CE = IMUX_CE;
				input CLK = IMUX_CLK_OPTINV;
				input I0 = IMUX_LC_I0[2];
				input I1 = IMUX_LC_I1[2];
				input I2 = IMUX_LC_I2[2];
				input I3 = IMUX_LC_I3[2];
				output O = OUT_LC[2];
				input RST = IMUX_RST;
			}

			bel LC[3] {
				input CE = IMUX_CE;
				input CLK = IMUX_CLK_OPTINV;
				input I0 = IMUX_LC_I0[3];
				input I1 = IMUX_LC_I1[3];
				input I2 = IMUX_LC_I2[3];
				input I3 = IMUX_LC_I3[3];
				output O = OUT_LC[3];
				input RST = IMUX_RST;
			}

			bel LC[4] {
				input CE = IMUX_CE;
				input CLK = IMUX_CLK_OPTINV;
				input I0 = IMUX_LC_I0[4];
				input I1 = IMUX_LC_I1[4];
				input I2 = IMUX_LC_I2[4];
				input I3 = IMUX_LC_I3[4];
				output O = OUT_LC[4];
				input RST = IMUX_RST;
			}

			bel LC[5] {
				input CE = IMUX_CE;
				input CLK = IMUX_CLK_OPTINV;
				input I0 = IMUX_LC_I0[5];
				input I1 = IMUX_LC_I1[5];
				input I2 = IMUX_LC_I2[5];
				input I3 = IMUX_LC_I3[5];
				output O = OUT_LC[5];
				input RST = IMUX_RST;
			}

			bel LC[6] {
				input CE = IMUX_CE;
				input CLK = IMUX_CLK_OPTINV;
				input I0 = IMUX_LC_I0[6];
				input I1 = IMUX_LC_I1[6];
				input I2 = IMUX_LC_I2[6];
				input I3 = IMUX_LC_I3[6];
				output O = OUT_LC[6];
				input RST = IMUX_RST;
			}

			bel LC[7] {
				input CE = IMUX_CE;
				input CLK = IMUX_CLK_OPTINV;
				input I0 = IMUX_LC_I0[7];
				input I1 = IMUX_LC_I1[7];
				input I2 = IMUX_LC_I2[7];
				input I3 = IMUX_LC_I3[7];
				output O = OUT_LC[7];
				input RST = IMUX_RST;
			}

			// wire IMUX_LC_I0[0]                  LC[0].I0
			// wire IMUX_LC_I0[1]                  LC[1].I0
			// wire IMUX_LC_I0[2]                  LC[2].I0
			// wire IMUX_LC_I0[3]                  LC[3].I0
			// wire IMUX_LC_I0[4]                  LC[4].I0
			// wire IMUX_LC_I0[5]                  LC[5].I0
			// wire IMUX_LC_I0[6]                  LC[6].I0
			// wire IMUX_LC_I0[7]                  LC[7].I0
			// wire IMUX_LC_I1[0]                  LC[0].I1
			// wire IMUX_LC_I1[1]                  LC[1].I1
			// wire IMUX_LC_I1[2]                  LC[2].I1
			// wire IMUX_LC_I1[3]                  LC[3].I1
			// wire IMUX_LC_I1[4]                  LC[4].I1
			// wire IMUX_LC_I1[5]                  LC[5].I1
			// wire IMUX_LC_I1[6]                  LC[6].I1
			// wire IMUX_LC_I1[7]                  LC[7].I1
			// wire IMUX_LC_I2[0]                  LC[0].I2
			// wire IMUX_LC_I2[1]                  LC[1].I2
			// wire IMUX_LC_I2[2]                  LC[2].I2
			// wire IMUX_LC_I2[3]                  LC[3].I2
			// wire IMUX_LC_I2[4]                  LC[4].I2
			// wire IMUX_LC_I2[5]                  LC[5].I2
			// wire IMUX_LC_I2[6]                  LC[6].I2
			// wire IMUX_LC_I2[7]                  LC[7].I2
			// wire IMUX_LC_I3[0]                  LC[0].I3
			// wire IMUX_LC_I3[1]                  LC[1].I3
			// wire IMUX_LC_I3[2]                  LC[2].I3
			// wire IMUX_LC_I3[3]                  LC[3].I3
			// wire IMUX_LC_I3[4]                  LC[4].I3
			// wire IMUX_LC_I3[5]                  LC[5].I3
			// wire IMUX_LC_I3[6]                  LC[6].I3
			// wire IMUX_LC_I3[7]                  LC[7].I3
			// wire IMUX_CLK_OPTINV                LC[0].CLK LC[1].CLK LC[2].CLK LC[3].CLK LC[4].CLK LC[5].CLK LC[6].CLK LC[7].CLK
			// wire IMUX_RST                       LC[0].RST LC[1].RST LC[2].RST LC[3].RST LC[4].RST LC[5].RST LC[6].RST LC[7].RST
			// wire IMUX_CE                        LC[0].CE LC[1].CE LC[2].CE LC[3].CE LC[4].CE LC[5].CE LC[6].CE LC[7].CE
			// wire OUT_LC[0]                      LC[0].O
			// wire OUT_LC[1]                      LC[1].O
			// wire OUT_LC[2]                      LC[2].O
			// wire OUT_LC[3]                      LC[3].O
			// wire OUT_LC[4]                      LC[4].O
			// wire OUT_LC[5]                      LC[5].O
			// wire OUT_LC[6]                      LC[6].O
			// wire OUT_LC[7]                      LC[7].O
		}

		tile_class PLB_P01 {
			cell CELL;
			bitrect MAIN: Horizontal (16, 54);

			switchbox INT {
				mux GLOBAL_OUT[0] = GLOBAL[0] | GLOBAL[1] | GLOBAL[2] | GLOBAL[3] | GLOBAL[4] | GLOBAL[5] | GLOBAL[6] | GLOBAL[7];
				mux GLOBAL_OUT[1] = GLOBAL[0] | GLOBAL[1] | GLOBAL[2] | GLOBAL[3] | GLOBAL[4] | GLOBAL[5] | GLOBAL[6] | GLOBAL[7];
				mux GLOBAL_OUT[2] = GLOBAL[0] | GLOBAL[1] | GLOBAL[2] | GLOBAL[3] | GLOBAL[4] | GLOBAL[5] | GLOBAL[6] | GLOBAL[7];
				mux GLOBAL_OUT[3] = GLOBAL[0] | GLOBAL[1] | GLOBAL[2] | GLOBAL[3] | GLOBAL[4] | GLOBAL[5] | GLOBAL[6] | GLOBAL[7];
				mux QUAD_H0[0] = QUAD_H4[0] | QUAD_H4[4] | QUAD_H4[9] | QUAD_V0[1] | QUAD_V0[6] | QUAD_V4[1] | QUAD_V4[7];
				mux QUAD_H0[1] = QUAD_H4[1] | QUAD_H4[5] | QUAD_H4[10] | QUAD_V0[0] | QUAD_V0[9] | QUAD_V4[0] | QUAD_V4[6];
				mux QUAD_H0[2] = QUAD_H4[2] | QUAD_H4[6] | QUAD_H4[11] | QUAD_V0[3] | QUAD_V0[8] | QUAD_V4[3] | QUAD_V4[9];
				mux QUAD_H0[3] = QUAD_H4[0] | QUAD_H4[3] | QUAD_H4[7] | QUAD_V0[2] | QUAD_V0[11] | QUAD_V4[2] | QUAD_V4[8];
				mux QUAD_H0[4] = QUAD_H4[1] | QUAD_H4[4] | QUAD_H4[8] | QUAD_V0[5] | QUAD_V0[10] | QUAD_V4[5] | QUAD_V4[11];
				mux QUAD_H0[5] = QUAD_H4[2] | QUAD_H4[5] | QUAD_H4[9] | QUAD_V0[1] | QUAD_V0[4] | QUAD_V4[4] | QUAD_V4[10];
				mux QUAD_H0[6] = QUAD_H4[3] | QUAD_H4[6] | QUAD_H4[10] | QUAD_V0[0] | QUAD_V0[7] | QUAD_V4[1] | QUAD_V4[7];
				mux QUAD_H0[7] = QUAD_H4[4] | QUAD_H4[7] | QUAD_H4[11] | QUAD_V0[3] | QUAD_V0[6] | QUAD_V4[0] | QUAD_V4[6];
				mux QUAD_H0[8] = QUAD_H4[0] | QUAD_H4[5] | QUAD_H4[8] | QUAD_V0[2] | QUAD_V0[9] | QUAD_V4[3] | QUAD_V4[9];
				mux QUAD_H0[9] = QUAD_H4[1] | QUAD_H4[6] | QUAD_H4[9] | QUAD_V0[5] | QUAD_V0[8] | QUAD_V4[2] | QUAD_V4[8];
				mux QUAD_H0[10] = QUAD_H4[2] | QUAD_H4[7] | QUAD_H4[10] | QUAD_V0[4] | QUAD_V0[11] | QUAD_V4[5] | QUAD_V4[11];
				mux QUAD_H0[11] = QUAD_H4[3] | QUAD_H4[8] | QUAD_H4[11] | QUAD_V0[7] | QUAD_V0[10] | QUAD_V4[4] | QUAD_V4[10];
				mux QUAD_H4[0] = QUAD_H0[0] | QUAD_H0[4] | QUAD_H0[9] | QUAD_V0[1] | QUAD_V0[7] | QUAD_V4[1] | QUAD_V4[6];
				mux QUAD_H4[1] = QUAD_H0[1] | QUAD_H0[5] | QUAD_H0[10] | QUAD_V0[0] | QUAD_V0[6] | QUAD_V4[0] | QUAD_V4[9];
				mux QUAD_H4[2] = QUAD_H0[2] | QUAD_H0[6] | QUAD_H0[11] | QUAD_V0[3] | QUAD_V0[9] | QUAD_V4[3] | QUAD_V4[8];
				mux QUAD_H4[3] = QUAD_H0[0] | QUAD_H0[3] | QUAD_H0[7] | QUAD_V0[2] | QUAD_V0[8] | QUAD_V4[2] | QUAD_V4[11];
				mux QUAD_H4[4] = QUAD_H0[1] | QUAD_H0[4] | QUAD_H0[8] | QUAD_V0[5] | QUAD_V0[11] | QUAD_V4[5] | QUAD_V4[10];
				mux QUAD_H4[5] = QUAD_H0[2] | QUAD_H0[5] | QUAD_H0[9] | QUAD_V0[4] | QUAD_V0[10] | QUAD_V4[1] | QUAD_V4[4];
				mux QUAD_H4[6] = QUAD_H0[3] | QUAD_H0[6] | QUAD_H0[10] | QUAD_V0[1] | QUAD_V0[7] | QUAD_V4[0] | QUAD_V4[7];
				mux QUAD_H4[7] = QUAD_H0[4] | QUAD_H0[7] | QUAD_H0[11] | QUAD_V0[0] | QUAD_V0[6] | QUAD_V4[3] | QUAD_V4[6];
				mux QUAD_H4[8] = QUAD_H0[0] | QUAD_H0[5] | QUAD_H0[8] | QUAD_V0[3] | QUAD_V0[9] | QUAD_V4[2] | QUAD_V4[9];
				mux QUAD_H4[9] = QUAD_H0[1] | QUAD_H0[6] | QUAD_H0[9] | QUAD_V0[2] | QUAD_V0[8] | QUAD_V4[5] | QUAD_V4[8];
				mux QUAD_H4[10] = QUAD_H0[2] | QUAD_H0[7] | QUAD_H0[10] | QUAD_V0[5] | QUAD_V0[11] | QUAD_V4[4] | QUAD_V4[11];
				mux QUAD_H4[11] = QUAD_H0[3] | QUAD_H0[8] | QUAD_H0[11] | QUAD_V0[4] | QUAD_V0[10] | QUAD_V4[7] | QUAD_V4[10];
				mux QUAD_V0[0] = QUAD_H0[1] | QUAD_H0[7] | QUAD_H4[1] | QUAD_H4[8] | QUAD_V4[0] | QUAD_V4[4] | QUAD_V4[11];
				mux QUAD_V0[1] = QUAD_H0[0] | QUAD_H0[6] | QUAD_H4[0] | QUAD_H4[7] | QUAD_V4[1] | QUAD_V4[5] | QUAD_V4[8];
				mux QUAD_V0[2] = QUAD_H0[3] | QUAD_H0[9] | QUAD_H4[3] | QUAD_H4[10] | QUAD_V4[1] | QUAD_V4[2] | QUAD_V4[6];
				mux QUAD_V0[3] = QUAD_H0[2] | QUAD_H0[8] | QUAD_H4[2] | QUAD_H4[9] | QUAD_V4[3] | QUAD_V4[7] | QUAD_V4[10];
				mux QUAD_V0[4] = QUAD_H0[5] | QUAD_H0[11] | QUAD_H4[0] | QUAD_H4[5] | QUAD_V4[3] | QUAD_V4[4] | QUAD_V4[8];
				mux QUAD_V0[5] = QUAD_H0[4] | QUAD_H0[10] | QUAD_H4[4] | QUAD_H4[11] | QUAD_V4[0] | QUAD_V4[5] | QUAD_V4[9];
				mux QUAD_V0[6] = QUAD_H0[1] | QUAD_H0[7] | QUAD_H4[2] | QUAD_H4[7] | QUAD_V4[5] | QUAD_V4[6] | QUAD_V4[10];
				mux QUAD_V0[7] = QUAD_H0[0] | QUAD_H0[6] | QUAD_H4[1] | QUAD_H4[6] | QUAD_V4[2] | QUAD_V4[7] | QUAD_V4[11];
				mux QUAD_V0[8] = QUAD_H0[3] | QUAD_H0[9] | QUAD_H4[4] | QUAD_H4[9] | QUAD_V4[0] | QUAD_V4[7] | QUAD_V4[8];
				mux QUAD_V0[9] = QUAD_H0[2] | QUAD_H0[8] | QUAD_H4[3] | QUAD_H4[8] | QUAD_V4[1] | QUAD_V4[4] | QUAD_V4[9];
				mux QUAD_V0[10] = QUAD_H0[5] | QUAD_H0[11] | QUAD_H4[6] | QUAD_H4[11] | QUAD_V4[2] | QUAD_V4[9] | QUAD_V4[10];
				mux QUAD_V0[11] = QUAD_H0[4] | QUAD_H0[10] | QUAD_H4[5] | QUAD_H4[10] | QUAD_V4[3] | QUAD_V4[6] | QUAD_V4[11];
				mux QUAD_V4[0] = QUAD_H0[1] | QUAD_H0[8] | QUAD_H4[1] | QUAD_H4[7] | QUAD_V0[0] | QUAD_V0[4] | QUAD_V0[11];
				mux QUAD_V4[1] = QUAD_H0[0] | QUAD_H0[7] | QUAD_H4[0] | QUAD_H4[6] | QUAD_V0[1] | QUAD_V0[5] | QUAD_V0[8];
				mux QUAD_V4[2] = QUAD_H0[3] | QUAD_H0[10] | QUAD_H4[3] | QUAD_H4[9] | QUAD_V0[1] | QUAD_V0[2] | QUAD_V0[6];
				mux QUAD_V4[3] = QUAD_H0[2] | QUAD_H0[9] | QUAD_H4[2] | QUAD_H4[8] | QUAD_V0[3] | QUAD_V0[7] | QUAD_V0[10];
				mux QUAD_V4[4] = QUAD_H0[0] | QUAD_H0[5] | QUAD_H4[5] | QUAD_H4[11] | QUAD_V0[3] | QUAD_V0[4] | QUAD_V0[8];
				mux QUAD_V4[5] = QUAD_H0[4] | QUAD_H0[11] | QUAD_H4[4] | QUAD_H4[10] | QUAD_V0[0] | QUAD_V0[5] | QUAD_V0[9];
				mux QUAD_V4[6] = QUAD_H0[2] | QUAD_H0[7] | QUAD_H4[1] | QUAD_H4[7] | QUAD_V0[5] | QUAD_V0[6] | QUAD_V0[10];
				mux QUAD_V4[7] = QUAD_H0[1] | QUAD_H0[6] | QUAD_H4[0] | QUAD_H4[6] | QUAD_V0[2] | QUAD_V0[7] | QUAD_V0[11];
				mux QUAD_V4[8] = QUAD_H0[4] | QUAD_H0[9] | QUAD_H4[3] | QUAD_H4[9] | QUAD_V0[0] | QUAD_V0[7] | QUAD_V0[8];
				mux QUAD_V4[9] = QUAD_H0[3] | QUAD_H0[8] | QUAD_H4[2] | QUAD_H4[8] | QUAD_V0[1] | QUAD_V0[4] | QUAD_V0[9];
				mux QUAD_V4[10] = QUAD_H0[6] | QUAD_H0[11] | QUAD_H4[5] | QUAD_H4[11] | QUAD_V0[2] | QUAD_V0[9] | QUAD_V0[10];
				mux QUAD_V4[11] = QUAD_H0[5] | QUAD_H0[10] | QUAD_H4[4] | QUAD_H4[10] | QUAD_V0[3] | QUAD_V0[6] | QUAD_V0[11];
				mux LONG_H0[0] = LONG_H12[0] | LONG_V0[1] | LONG_V12[1];
				mux LONG_H0[1] = LONG_H12[1] | LONG_V0[0] | LONG_V12[0];
				mux LONG_H12[0] = LONG_H0[0] | LONG_V0[1] | LONG_V12[1];
				mux LONG_H12[1] = LONG_H0[1] | LONG_V0[0] | LONG_V12[0];
				mux LONG_V0[0] = LONG_H0[1] | LONG_H12[1] | LONG_V12[0];
				mux LONG_V0[1] = LONG_H0[0] | LONG_H12[0] | LONG_V12[1];
				mux LONG_V12[0] = LONG_H0[1] | LONG_H12[1] | LONG_V0[0];
				mux LONG_V12[1] = LONG_H0[0] | LONG_H12[0] | LONG_V0[1];
				mux LOCAL_0[0] = QUAD_H0[0] | QUAD_H0[8] | QUAD_H1[5] | QUAD_V2_W[1] | QUAD_V2_W[10] | QUAD_V3[4] | QUAD_V4[1] | QUAD_V4[9] | LONG_H0[0] | LONG_H4[0] | LONG_H8[0] | OUT_LC[0] | OUT_LC_N[0] | OUT_LC_S[0] | OUT_LC_E[0] | OUT_LC_WN[0];
				mux LOCAL_0[1] = QUAD_H0[1] | QUAD_H0[9] | QUAD_H1[4] | QUAD_V2_W[0] | QUAD_V2_W[11] | QUAD_V3[5] | QUAD_V4[0] | QUAD_V4[8] | LONG_H0[1] | LONG_H4[1] | LONG_H8[1] | OUT_LC[1] | OUT_LC_N[1] | OUT_LC_S[1] | OUT_LC_E[1] | OUT_LC_WN[1];
				mux LOCAL_0[2] = QUAD_H0[2] | QUAD_H0[10] | QUAD_H1[7] | QUAD_V2_W[3] | QUAD_V2_W[8] | QUAD_V3[6] | QUAD_V4[3] | QUAD_V4[11] | LONG_H1[1] | LONG_H5[1] | LONG_H9[1] | OUT_LC[2] | OUT_LC_N[2] | OUT_LC_S[2] | OUT_LC_E[2] | OUT_LC_WN[2];
				mux LOCAL_0[3] = QUAD_H0[3] | QUAD_H0[11] | QUAD_H1[6] | QUAD_V2_W[2] | QUAD_V2_W[9] | QUAD_V3[7] | QUAD_V4[2] | QUAD_V4[10] | LONG_H1[0] | LONG_H5[0] | LONG_H9[0] | OUT_LC[3] | OUT_LC_N[3] | OUT_LC_S[3] | OUT_LC_E[3] | OUT_LC_WN[3];
				mux LOCAL_0[4] = GLOBAL_OUT[0] | QUAD_H0[4] | QUAD_H1[1] | QUAD_H1[9] | QUAD_V2_W[5] | QUAD_V3[0] | QUAD_V3[8] | QUAD_V4[5] | LONG_H2[0] | LONG_H6[0] | LONG_H10[0] | OUT_LC[4] | OUT_LC_N[4] | OUT_LC_S[4] | OUT_LC_E[4] | OUT_LC_WN[4];
				mux LOCAL_0[5] = GLOBAL_OUT[1] | QUAD_H0[5] | QUAD_H1[0] | QUAD_H1[8] | QUAD_V2_W[4] | QUAD_V3[1] | QUAD_V3[9] | QUAD_V4[4] | LONG_H2[1] | LONG_H6[1] | LONG_H10[1] | OUT_LC[5] | OUT_LC_N[5] | OUT_LC_S[5] | OUT_LC_E[5] | OUT_LC_WN[5];
				mux LOCAL_0[6] = GLOBAL_OUT[2] | QUAD_H0[6] | QUAD_H1[3] | QUAD_H1[11] | QUAD_V2_W[7] | QUAD_V3[2] | QUAD_V3[10] | QUAD_V4[7] | LONG_H3[1] | LONG_H7[1] | LONG_H11[1] | OUT_LC[6] | OUT_LC_N[6] | OUT_LC_S[6] | OUT_LC_E[6] | OUT_LC_WN[6];
				mux LOCAL_0[7] = GLOBAL_OUT[3] | QUAD_H0[7] | QUAD_H1[2] | QUAD_H1[10] | QUAD_V2_W[6] | QUAD_V3[3] | QUAD_V3[11] | QUAD_V4[6] | LONG_H3[0] | LONG_H7[0] | LONG_H11[0] | OUT_LC[7] | OUT_LC_N[7] | OUT_LC_S[7] | OUT_LC_E[7] | OUT_LC_WN[7];
				mux LOCAL_1[0] = QUAD_H0[0] | QUAD_H0[8] | QUAD_H1[5] | QUAD_V2_W[1] | QUAD_V3[4] | QUAD_V4[1] | QUAD_V4[9] | QUAD_V4_W[1] | LONG_H0[0] | LONG_H4[0] | LONG_H8[0] | OUT_LC[0] | OUT_LC_N[0] | OUT_LC_S[0] | OUT_LC_E[0] | OUT_LC_WN[0];
				mux LOCAL_1[1] = QUAD_H0[1] | QUAD_H0[9] | QUAD_H1[4] | QUAD_V2_W[0] | QUAD_V3[5] | QUAD_V4[0] | QUAD_V4[8] | QUAD_V4_W[0] | LONG_H0[1] | LONG_H4[1] | LONG_H8[1] | OUT_LC[1] | OUT_LC_N[1] | OUT_LC_S[1] | OUT_LC_E[1] | OUT_LC_WN[1];
				mux LOCAL_1[2] = QUAD_H0[2] | QUAD_H0[10] | QUAD_H1[7] | QUAD_V2_W[3] | QUAD_V3[6] | QUAD_V4[3] | QUAD_V4[11] | QUAD_V4_W[3] | LONG_H1[1] | LONG_H5[1] | LONG_H9[1] | OUT_LC[2] | OUT_LC_N[2] | OUT_LC_S[2] | OUT_LC_E[2] | OUT_LC_WN[2];
				mux LOCAL_1[3] = QUAD_H0[3] | QUAD_H0[11] | QUAD_H1[6] | QUAD_V2_W[2] | QUAD_V3[7] | QUAD_V4[2] | QUAD_V4[10] | QUAD_V4_W[2] | LONG_H1[0] | LONG_H5[0] | LONG_H9[0] | OUT_LC[3] | OUT_LC_N[3] | OUT_LC_S[3] | OUT_LC_E[3] | OUT_LC_WN[3];
				mux LOCAL_1[4] = QUAD_H0[4] | QUAD_H1[1] | QUAD_H1[9] | QUAD_V2_W[5] | QUAD_V3[0] | QUAD_V3[8] | QUAD_V4[5] | QUAD_V4_W[5] | LONG_H2[0] | LONG_H6[0] | LONG_H10[0] | OUT_LC[4] | OUT_LC_N[4] | OUT_LC_S[4] | OUT_LC_E[4] | OUT_LC_WN[4];
				mux LOCAL_1[5] = QUAD_H0[5] | QUAD_H1[0] | QUAD_H1[8] | QUAD_V2_W[4] | QUAD_V3[1] | QUAD_V3[9] | QUAD_V4[4] | QUAD_V4_W[4] | LONG_H2[1] | LONG_H6[1] | LONG_H10[1] | OUT_LC[5] | OUT_LC_N[5] | OUT_LC_S[5] | OUT_LC_E[5] | OUT_LC_WN[5];
				mux LOCAL_1[6] = QUAD_H0[6] | QUAD_H1[3] | QUAD_H1[11] | QUAD_V2_W[7] | QUAD_V3[2] | QUAD_V3[10] | QUAD_V4[7] | QUAD_V4_W[7] | LONG_H3[1] | LONG_H7[1] | LONG_H11[1] | OUT_LC[6] | OUT_LC_N[6] | OUT_LC_S[6] | OUT_LC_E[6] | OUT_LC_WN[6];
				mux LOCAL_1[7] = QUAD_H0[7] | QUAD_H1[2] | QUAD_H1[10] | QUAD_V2_W[6] | QUAD_V3[3] | QUAD_V3[11] | QUAD_V4[6] | QUAD_V4_W[6] | LONG_H3[0] | LONG_H7[0] | LONG_H11[0] | OUT_LC[7] | OUT_LC_N[7] | OUT_LC_S[7] | OUT_LC_E[7] | OUT_LC_WN[7];
				mux LOCAL_2[0] = QUAD_H2[0] | QUAD_H2[8] | QUAD_H3[5] | QUAD_V1[4] | QUAD_V2[1] | QUAD_V2[9] | QUAD_V2_W[9] | QUAD_V4_W[9] | LONG_V4[1] | LONG_V8[1] | LONG_V12[1] | OUT_LC[0] | OUT_LC_EN[0] | OUT_LC_ES[0] | OUT_LC_W[0] | OUT_LC_WS[0];
				mux LOCAL_2[1] = QUAD_H2[1] | QUAD_H2[9] | QUAD_H3[4] | QUAD_V1[5] | QUAD_V2[0] | QUAD_V2[8] | QUAD_V2_W[8] | QUAD_V4_W[8] | LONG_V4[0] | LONG_V8[0] | LONG_V12[0] | OUT_LC[1] | OUT_LC_EN[1] | OUT_LC_ES[1] | OUT_LC_W[1] | OUT_LC_WS[1];
				mux LOCAL_2[2] = QUAD_H2[2] | QUAD_H2[10] | QUAD_H3[7] | QUAD_V1[6] | QUAD_V2[3] | QUAD_V2[11] | QUAD_V2_W[11] | QUAD_V4_W[11] | LONG_V3[0] | LONG_V7[0] | LONG_V11[0] | OUT_LC[2] | OUT_LC_EN[2] | OUT_LC_ES[2] | OUT_LC_W[2] | OUT_LC_WS[2];
				mux LOCAL_2[3] = QUAD_H2[3] | QUAD_H2[11] | QUAD_H3[6] | QUAD_V1[7] | QUAD_V2[2] | QUAD_V2[10] | QUAD_V2_W[10] | QUAD_V4_W[10] | LONG_V3[1] | LONG_V7[1] | LONG_V11[1] | OUT_LC[3] | OUT_LC_EN[3] | OUT_LC_ES[3] | OUT_LC_W[3] | OUT_LC_WS[3];
				mux LOCAL_2[4] = QUAD_H2[4] | QUAD_H3[1] | QUAD_H3[9] | QUAD_V1[0] | QUAD_V1[8] | QUAD_V1_W[0] | QUAD_V2[5] | QUAD_V3_W[0] | LONG_V2[1] | LONG_V6[1] | LONG_V10[1] | OUT_LC[4] | OUT_LC_EN[4] | OUT_LC_ES[4] | OUT_LC_W[4] | OUT_LC_WS[4];
				mux LOCAL_2[5] = QUAD_H2[5] | QUAD_H3[0] | QUAD_H3[8] | QUAD_V1[1] | QUAD_V1[9] | QUAD_V1_W[1] | QUAD_V2[4] | QUAD_V3_W[1] | LONG_V2[0] | LONG_V6[0] | LONG_V10[0] | OUT_LC[5] | OUT_LC_EN[5] | OUT_LC_ES[5] | OUT_LC_W[5] | OUT_LC_WS[5];
				mux LOCAL_2[6] = QUAD_H2[6] | QUAD_H3[3] | QUAD_H3[11] | QUAD_V1[2] | QUAD_V1[10] | QUAD_V1_W[2] | QUAD_V2[7] | QUAD_V3_W[2] | LONG_V1[0] | LONG_V5[0] | LONG_V9[0] | OUT_LC[6] | OUT_LC_EN[6] | OUT_LC_ES[6] | OUT_LC_W[6] | OUT_LC_WS[6];
				mux LOCAL_2[7] = QUAD_H2[7] | QUAD_H3[2] | QUAD_H3[10] | QUAD_V1[3] | QUAD_V1[11] | QUAD_V1_W[3] | QUAD_V2[6] | QUAD_V3_W[3] | LONG_V1[1] | LONG_V5[1] | LONG_V9[1] | OUT_LC[7] | OUT_LC_EN[7] | OUT_LC_ES[7] | OUT_LC_W[7] | OUT_LC_WS[7];
				mux LOCAL_3[0] = QUAD_H2[0] | QUAD_H2[8] | QUAD_H3[5] | QUAD_V1[4] | QUAD_V1_W[4] | QUAD_V2[1] | QUAD_V2[9] | QUAD_V3_W[4] | LONG_V4[1] | LONG_V8[1] | LONG_V12[1] | OUT_LC[0] | OUT_LC_EN[0] | OUT_LC_ES[0] | OUT_LC_W[0] | OUT_LC_WS[0];
				mux LOCAL_3[1] = QUAD_H2[1] | QUAD_H2[9] | QUAD_H3[4] | QUAD_V1[5] | QUAD_V1_W[5] | QUAD_V2[0] | QUAD_V2[8] | QUAD_V3_W[5] | LONG_V4[0] | LONG_V8[0] | LONG_V12[0] | OUT_LC[1] | OUT_LC_EN[1] | OUT_LC_ES[1] | OUT_LC_W[1] | OUT_LC_WS[1];
				mux LOCAL_3[2] = QUAD_H2[2] | QUAD_H2[10] | QUAD_H3[7] | QUAD_V1[6] | QUAD_V1_W[6] | QUAD_V2[3] | QUAD_V2[11] | QUAD_V3_W[6] | LONG_V3[0] | LONG_V7[0] | LONG_V11[0] | OUT_LC[2] | OUT_LC_EN[2] | OUT_LC_ES[2] | OUT_LC_W[2] | OUT_LC_WS[2];
				mux LOCAL_3[3] = QUAD_H2[3] | QUAD_H2[11] | QUAD_H3[6] | QUAD_V1[7] | QUAD_V1_W[7] | QUAD_V2[2] | QUAD_V2[10] | QUAD_V3_W[7] | LONG_V3[1] | LONG_V7[1] | LONG_V11[1] | OUT_LC[3] | OUT_LC_EN[3] | OUT_LC_ES[3] | OUT_LC_W[3] | OUT_LC_WS[3];
				mux LOCAL_3[4] = QUAD_H2[4] | QUAD_H3[1] | QUAD_H3[9] | QUAD_V1[0] | QUAD_V1[8] | QUAD_V1_W[8] | QUAD_V2[5] | QUAD_V3_W[8] | LONG_V2[1] | LONG_V6[1] | LONG_V10[1] | OUT_LC[4] | OUT_LC_EN[4] | OUT_LC_ES[4] | OUT_LC_W[4] | OUT_LC_WS[4];
				mux LOCAL_3[5] = QUAD_H2[5] | QUAD_H3[0] | QUAD_H3[8] | QUAD_V1[1] | QUAD_V1[9] | QUAD_V1_W[9] | QUAD_V2[4] | QUAD_V3_W[9] | LONG_V2[0] | LONG_V6[0] | LONG_V10[0] | OUT_LC[5] | OUT_LC_EN[5] | OUT_LC_ES[5] | OUT_LC_W[5] | OUT_LC_WS[5];
				mux LOCAL_3[6] = QUAD_H2[6] | QUAD_H3[3] | QUAD_H3[11] | QUAD_V1[2] | QUAD_V1[10] | QUAD_V1_W[10] | QUAD_V2[7] | QUAD_V3_W[10] | LONG_V1[0] | LONG_V5[0] | LONG_V9[0] | OUT_LC[6] | OUT_LC_EN[6] | OUT_LC_ES[6] | OUT_LC_W[6] | OUT_LC_WS[6];
				mux LOCAL_3[7] = QUAD_H2[7] | QUAD_H3[2] | QUAD_H3[10] | QUAD_V1[3] | QUAD_V1[11] | QUAD_V1_W[11] | QUAD_V2[6] | QUAD_V3_W[11] | LONG_V1[1] | LONG_V5[1] | LONG_V9[1] | OUT_LC[7] | OUT_LC_EN[7] | OUT_LC_ES[7] | OUT_LC_W[7] | OUT_LC_WS[7];
				mux IMUX_LC_I0[0] = LOCAL_0[0] | LOCAL_0[2] | LOCAL_0[4] | LOCAL_0[6] | LOCAL_1[1] | LOCAL_1[3] | LOCAL_1[5] | LOCAL_1[7] | LOCAL_2[0] | LOCAL_2[2] | LOCAL_2[4] | LOCAL_2[6] | LOCAL_3[1] | LOCAL_3[3] | LOCAL_3[5] | LOCAL_3[7];
				mux IMUX_LC_I0[1] = LOCAL_0[1] | LOCAL_0[3] | LOCAL_0[5] | LOCAL_0[7] | LOCAL_1[0] | LOCAL_1[2] | LOCAL_1[4] | LOCAL_1[6] | LOCAL_2[1] | LOCAL_2[3] | LOCAL_2[5] | LOCAL_2[7] | LOCAL_3[0] | LOCAL_3[2] | LOCAL_3[4] | LOCAL_3[6];
				mux IMUX_LC_I0[2] = LOCAL_0[0] | LOCAL_0[2] | LOCAL_0[4] | LOCAL_0[6] | LOCAL_1[1] | LOCAL_1[3] | LOCAL_1[5] | LOCAL_1[7] | LOCAL_2[0] | LOCAL_2[2] | LOCAL_2[4] | LOCAL_2[6] | LOCAL_3[1] | LOCAL_3[3] | LOCAL_3[5] | LOCAL_3[7];
				mux IMUX_LC_I0[3] = LOCAL_0[1] | LOCAL_0[3] | LOCAL_0[5] | LOCAL_0[7] | LOCAL_1[0] | LOCAL_1[2] | LOCAL_1[4] | LOCAL_1[6] | LOCAL_2[1] | LOCAL_2[3] | LOCAL_2[5] | LOCAL_2[7] | LOCAL_3[0] | LOCAL_3[2] | LOCAL_3[4] | LOCAL_3[6];
				mux IMUX_LC_I0[4] = LOCAL_0[0] | LOCAL_0[2] | LOCAL_0[4] | LOCAL_0[6] | LOCAL_1[1] | LOCAL_1[3] | LOCAL_1[5] | LOCAL_1[7] | LOCAL_2[0] | LOCAL_2[2] | LOCAL_2[4] | LOCAL_2[6] | LOCAL_3[1] | LOCAL_3[3] | LOCAL_3[5] | LOCAL_3[7];
				mux IMUX_LC_I0[5] = LOCAL_0[1] | LOCAL_0[3] | LOCAL_0[5] | LOCAL_0[7] | LOCAL_1[0] | LOCAL_1[2] | LOCAL_1[4] | LOCAL_1[6] | LOCAL_2[1] | LOCAL_2[3] | LOCAL_2[5] | LOCAL_2[7] | LOCAL_3[0] | LOCAL_3[2] | LOCAL_3[4] | LOCAL_3[6];
				mux IMUX_LC_I0[6] = LOCAL_0[0] | LOCAL_0[2] | LOCAL_0[4] | LOCAL_0[6] | LOCAL_1[1] | LOCAL_1[3] | LOCAL_1[5] | LOCAL_1[7] | LOCAL_2[0] | LOCAL_2[2] | LOCAL_2[4] | LOCAL_2[6] | LOCAL_3[1] | LOCAL_3[3] | LOCAL_3[5] | LOCAL_3[7];
				mux IMUX_LC_I0[7] = LOCAL_0[1] | LOCAL_0[3] | LOCAL_0[5] | LOCAL_0[7] | LOCAL_1[0] | LOCAL_1[2] | LOCAL_1[4] | LOCAL_1[6] | LOCAL_2[1] | LOCAL_2[3] | LOCAL_2[5] | LOCAL_2[7] | LOCAL_3[0] | LOCAL_3[2] | LOCAL_3[4] | LOCAL_3[6];
				mux IMUX_LC_I1[0] = LOCAL_0[1] | LOCAL_0[3] | LOCAL_0[5] | LOCAL_0[7] | LOCAL_1[0] | LOCAL_1[2] | LOCAL_1[4] | LOCAL_1[6] | LOCAL_2[1] | LOCAL_2[3] | LOCAL_2[5] | LOCAL_2[7] | LOCAL_3[0] | LOCAL_3[2] | LOCAL_3[4] | LOCAL_3[6];
				mux IMUX_LC_I1[1] = LOCAL_0[0] | LOCAL_0[2] | LOCAL_0[4] | LOCAL_0[6] | LOCAL_1[1] | LOCAL_1[3] | LOCAL_1[5] | LOCAL_1[7] | LOCAL_2[0] | LOCAL_2[2] | LOCAL_2[4] | LOCAL_2[6] | LOCAL_3[1] | LOCAL_3[3] | LOCAL_3[5] | LOCAL_3[7];
				mux IMUX_LC_I1[2] = LOCAL_0[1] | LOCAL_0[3] | LOCAL_0[5] | LOCAL_0[7] | LOCAL_1[0] | LOCAL_1[2] | LOCAL_1[4] | LOCAL_1[6] | LOCAL_2[1] | LOCAL_2[3] | LOCAL_2[5] | LOCAL_2[7] | LOCAL_3[0] | LOCAL_3[2] | LOCAL_3[4] | LOCAL_3[6];
				mux IMUX_LC_I1[3] = LOCAL_0[0] | LOCAL_0[2] | LOCAL_0[4] | LOCAL_0[6] | LOCAL_1[1] | LOCAL_1[3] | LOCAL_1[5] | LOCAL_1[7] | LOCAL_2[0] | LOCAL_2[2] | LOCAL_2[4] | LOCAL_2[6] | LOCAL_3[1] | LOCAL_3[3] | LOCAL_3[5] | LOCAL_3[7];
				mux IMUX_LC_I1[4] = LOCAL_0[1] | LOCAL_0[3] | LOCAL_0[5] | LOCAL_0[7] | LOCAL_1[0] | LOCAL_1[2] | LOCAL_1[4] | LOCAL_1[6] | LOCAL_2[1] | LOCAL_2[3] | LOCAL_2[5] | LOCAL_2[7] | LOCAL_3[0] | LOCAL_3[2] | LOCAL_3[4] | LOCAL_3[6];
				mux IMUX_LC_I1[5] = LOCAL_0[0] | LOCAL_0[2] | LOCAL_0[4] | LOCAL_0[6] | LOCAL_1[1] | LOCAL_1[3] | LOCAL_1[5] | LOCAL_1[7] | LOCAL_2[0] | LOCAL_2[2] | LOCAL_2[4] | LOCAL_2[6] | LOCAL_3[1] | LOCAL_3[3] | LOCAL_3[5] | LOCAL_3[7];
				mux IMUX_LC_I1[6] = LOCAL_0[1] | LOCAL_0[3] | LOCAL_0[5] | LOCAL_0[7] | LOCAL_1[0] | LOCAL_1[2] | LOCAL_1[4] | LOCAL_1[6] | LOCAL_2[1] | LOCAL_2[3] | LOCAL_2[5] | LOCAL_2[7] | LOCAL_3[0] | LOCAL_3[2] | LOCAL_3[4] | LOCAL_3[6];
				mux IMUX_LC_I1[7] = LOCAL_0[0] | LOCAL_0[2] | LOCAL_0[4] | LOCAL_0[6] | LOCAL_1[1] | LOCAL_1[3] | LOCAL_1[5] | LOCAL_1[7] | LOCAL_2[0] | LOCAL_2[2] | LOCAL_2[4] | LOCAL_2[6] | LOCAL_3[1] | LOCAL_3[3] | LOCAL_3[5] | LOCAL_3[7];
				mux IMUX_LC_I2[0] = LOCAL_0[0] | LOCAL_0[2] | LOCAL_0[4] | LOCAL_0[6] | LOCAL_1[1] | LOCAL_1[3] | LOCAL_1[5] | LOCAL_1[7] | LOCAL_2[0] | LOCAL_2[2] | LOCAL_2[4] | LOCAL_2[6] | LOCAL_3[1] | LOCAL_3[3] | LOCAL_3[5] | LOCAL_3[7];
				mux IMUX_LC_I2[1] = LOCAL_0[1] | LOCAL_0[3] | LOCAL_0[5] | LOCAL_0[7] | LOCAL_1[0] | LOCAL_1[2] | LOCAL_1[4] | LOCAL_1[6] | LOCAL_2[1] | LOCAL_2[3] | LOCAL_2[5] | LOCAL_2[7] | LOCAL_3[0] | LOCAL_3[2] | LOCAL_3[4] | LOCAL_3[6];
				mux IMUX_LC_I2[2] = LOCAL_0[0] | LOCAL_0[2] | LOCAL_0[4] | LOCAL_0[6] | LOCAL_1[1] | LOCAL_1[3] | LOCAL_1[5] | LOCAL_1[7] | LOCAL_2[0] | LOCAL_2[2] | LOCAL_2[4] | LOCAL_2[6] | LOCAL_3[1] | LOCAL_3[3] | LOCAL_3[5] | LOCAL_3[7];
				mux IMUX_LC_I2[3] = LOCAL_0[1] | LOCAL_0[3] | LOCAL_0[5] | LOCAL_0[7] | LOCAL_1[0] | LOCAL_1[2] | LOCAL_1[4] | LOCAL_1[6] | LOCAL_2[1] | LOCAL_2[3] | LOCAL_2[5] | LOCAL_2[7] | LOCAL_3[0] | LOCAL_3[2] | LOCAL_3[4] | LOCAL_3[6];
				mux IMUX_LC_I2[4] = LOCAL_0[0] | LOCAL_0[2] | LOCAL_0[4] | LOCAL_0[6] | LOCAL_1[1] | LOCAL_1[3] | LOCAL_1[5] | LOCAL_1[7] | LOCAL_2[0] | LOCAL_2[2] | LOCAL_2[4] | LOCAL_2[6] | LOCAL_3[1] | LOCAL_3[3] | LOCAL_3[5] | LOCAL_3[7];
				mux IMUX_LC_I2[5] = LOCAL_0[1] | LOCAL_0[3] | LOCAL_0[5] | LOCAL_0[7] | LOCAL_1[0] | LOCAL_1[2] | LOCAL_1[4] | LOCAL_1[6] | LOCAL_2[1] | LOCAL_2[3] | LOCAL_2[5] | LOCAL_2[7] | LOCAL_3[0] | LOCAL_3[2] | LOCAL_3[4] | LOCAL_3[6];
				mux IMUX_LC_I2[6] = LOCAL_0[0] | LOCAL_0[2] | LOCAL_0[4] | LOCAL_0[6] | LOCAL_1[1] | LOCAL_1[3] | LOCAL_1[5] | LOCAL_1[7] | LOCAL_2[0] | LOCAL_2[2] | LOCAL_2[4] | LOCAL_2[6] | LOCAL_3[1] | LOCAL_3[3] | LOCAL_3[5] | LOCAL_3[7];
				mux IMUX_LC_I2[7] = LOCAL_0[1] | LOCAL_0[3] | LOCAL_0[5] | LOCAL_0[7] | LOCAL_1[0] | LOCAL_1[2] | LOCAL_1[4] | LOCAL_1[6] | LOCAL_2[1] | LOCAL_2[3] | LOCAL_2[5] | LOCAL_2[7] | LOCAL_3[0] | LOCAL_3[2] | LOCAL_3[4] | LOCAL_3[6];
				mux IMUX_LC_I3[0] = LOCAL_0[3] | LOCAL_0[5] | LOCAL_0[7] | LOCAL_1[0] | LOCAL_1[2] | LOCAL_1[4] | LOCAL_1[6] | LOCAL_2[1] | LOCAL_2[3] | LOCAL_2[5] | LOCAL_2[7] | LOCAL_3[0] | LOCAL_3[2] | LOCAL_3[4] | LOCAL_3[6];
				mux IMUX_LC_I3[1] = LOCAL_0[2] | LOCAL_0[4] | LOCAL_0[6] | LOCAL_1[1] | LOCAL_1[3] | LOCAL_1[5] | LOCAL_1[7] | LOCAL_2[0] | LOCAL_2[2] | LOCAL_2[4] | LOCAL_2[6] | LOCAL_3[1] | LOCAL_3[3] | LOCAL_3[5] | LOCAL_3[7];
				mux IMUX_LC_I3[2] = LOCAL_0[3] | LOCAL_0[5] | LOCAL_0[7] | LOCAL_1[0] | LOCAL_1[2] | LOCAL_1[4] | LOCAL_1[6] | LOCAL_2[1] | LOCAL_2[3] | LOCAL_2[5] | LOCAL_2[7] | LOCAL_3[0] | LOCAL_3[2] | LOCAL_3[4] | LOCAL_3[6];
				mux IMUX_LC_I3[3] = LOCAL_0[2] | LOCAL_0[4] | LOCAL_0[6] | LOCAL_1[1] | LOCAL_1[3] | LOCAL_1[5] | LOCAL_1[7] | LOCAL_2[0] | LOCAL_2[2] | LOCAL_2[4] | LOCAL_2[6] | LOCAL_3[1] | LOCAL_3[3] | LOCAL_3[5] | LOCAL_3[7];
				mux IMUX_LC_I3[4] = LOCAL_0[3] | LOCAL_0[5] | LOCAL_0[7] | LOCAL_1[0] | LOCAL_1[2] | LOCAL_1[4] | LOCAL_1[6] | LOCAL_2[1] | LOCAL_2[3] | LOCAL_2[5] | LOCAL_2[7] | LOCAL_3[0] | LOCAL_3[2] | LOCAL_3[4] | LOCAL_3[6];
				mux IMUX_LC_I3[5] = LOCAL_0[2] | LOCAL_0[4] | LOCAL_0[6] | LOCAL_1[1] | LOCAL_1[3] | LOCAL_1[5] | LOCAL_1[7] | LOCAL_2[0] | LOCAL_2[2] | LOCAL_2[4] | LOCAL_2[6] | LOCAL_3[1] | LOCAL_3[3] | LOCAL_3[5] | LOCAL_3[7];
				mux IMUX_LC_I3[6] = LOCAL_0[3] | LOCAL_0[5] | LOCAL_0[7] | LOCAL_1[0] | LOCAL_1[2] | LOCAL_1[4] | LOCAL_1[6] | LOCAL_2[1] | LOCAL_2[3] | LOCAL_2[5] | LOCAL_2[7] | LOCAL_3[0] | LOCAL_3[2] | LOCAL_3[4] | LOCAL_3[6];
				mux IMUX_LC_I3[7] = LOCAL_0[2] | LOCAL_0[4] | LOCAL_0[6] | LOCAL_1[1] | LOCAL_1[3] | LOCAL_1[5] | LOCAL_1[7] | LOCAL_2[0] | LOCAL_2[2] | LOCAL_2[4] | LOCAL_2[6] | LOCAL_3[1] | LOCAL_3[3] | LOCAL_3[5] | LOCAL_3[7];
				mux IMUX_CLK = GLOBAL[0] | GLOBAL[1] | GLOBAL[2] | GLOBAL[3] | GLOBAL[4] | GLOBAL[5] | GLOBAL[6] | GLOBAL[7] | LOCAL_0[0] | LOCAL_1[1] | LOCAL_2[0] | LOCAL_3[1];
				mux IMUX_RST = GLOBAL[0] | GLOBAL[2] | GLOBAL[4] | GLOBAL[6] | LOCAL_0[4] | LOCAL_1[5] | LOCAL_2[4] | LOCAL_3[5];
				mux IMUX_CE = GLOBAL[1] | GLOBAL[3] | GLOBAL[5] | GLOBAL[7] | LOCAL_0[2] | LOCAL_1[3] | LOCAL_2[2] | LOCAL_3[3];
				progbuf QUAD_H0[0] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf QUAD_H0[2] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf QUAD_H0[4] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf QUAD_H0[6] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf QUAD_H0[8] = OUT_LC[4] @XXX57005[57005][57005];
				progbuf QUAD_H0[10] = OUT_LC[5] @XXX57005[57005][57005];
				progbuf QUAD_H1[0] = LONG_H1[1] @XXX57005[57005][57005];
				progbuf QUAD_H1[1] = LONG_H0[0] @XXX57005[57005][57005];
				progbuf QUAD_H1[1] = OUT_LC[6] @XXX57005[57005][57005];
				progbuf QUAD_H1[2] = LONG_H3[1] @XXX57005[57005][57005];
				progbuf QUAD_H1[3] = LONG_H2[0] @XXX57005[57005][57005];
				progbuf QUAD_H1[3] = OUT_LC[7] @XXX57005[57005][57005];
				progbuf QUAD_H1[4] = LONG_H5[1] @XXX57005[57005][57005];
				progbuf QUAD_H1[5] = LONG_H4[0] @XXX57005[57005][57005];
				progbuf QUAD_H1[5] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf QUAD_H1[6] = LONG_H7[1] @XXX57005[57005][57005];
				progbuf QUAD_H1[7] = LONG_H6[0] @XXX57005[57005][57005];
				progbuf QUAD_H1[7] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf QUAD_H1[8] = LONG_H9[1] @XXX57005[57005][57005];
				progbuf QUAD_H1[9] = LONG_H8[0] @XXX57005[57005][57005];
				progbuf QUAD_H1[9] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf QUAD_H1[10] = LONG_H11[1] @XXX57005[57005][57005];
				progbuf QUAD_H1[11] = LONG_H10[0] @XXX57005[57005][57005];
				progbuf QUAD_H1[11] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf QUAD_H2[0] = OUT_LC[4] @XXX57005[57005][57005];
				progbuf QUAD_H2[2] = OUT_LC[5] @XXX57005[57005][57005];
				progbuf QUAD_H2[4] = OUT_LC[6] @XXX57005[57005][57005];
				progbuf QUAD_H2[6] = OUT_LC[7] @XXX57005[57005][57005];
				progbuf QUAD_H2[8] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf QUAD_H2[10] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf QUAD_H3[1] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf QUAD_H3[3] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf QUAD_H3[5] = OUT_LC[4] @XXX57005[57005][57005];
				progbuf QUAD_H3[7] = OUT_LC[5] @XXX57005[57005][57005];
				progbuf QUAD_H3[9] = OUT_LC[6] @XXX57005[57005][57005];
				progbuf QUAD_H3[11] = OUT_LC[7] @XXX57005[57005][57005];
				progbuf QUAD_V1[0] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf QUAD_V1[2] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf QUAD_V1[4] = OUT_LC[4] @XXX57005[57005][57005];
				progbuf QUAD_V1[6] = OUT_LC[5] @XXX57005[57005][57005];
				progbuf QUAD_V1[8] = OUT_LC[6] @XXX57005[57005][57005];
				progbuf QUAD_V1[10] = OUT_LC[7] @XXX57005[57005][57005];
				progbuf QUAD_V1_W[1] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf QUAD_V1_W[3] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf QUAD_V1_W[5] = OUT_LC[4] @XXX57005[57005][57005];
				progbuf QUAD_V1_W[7] = OUT_LC[5] @XXX57005[57005][57005];
				progbuf QUAD_V1_W[9] = OUT_LC[6] @XXX57005[57005][57005];
				progbuf QUAD_V1_W[11] = OUT_LC[7] @XXX57005[57005][57005];
				progbuf QUAD_V2[1] = OUT_LC[4] @XXX57005[57005][57005];
				progbuf QUAD_V2[3] = OUT_LC[5] @XXX57005[57005][57005];
				progbuf QUAD_V2[5] = OUT_LC[6] @XXX57005[57005][57005];
				progbuf QUAD_V2[7] = OUT_LC[7] @XXX57005[57005][57005];
				progbuf QUAD_V2[9] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf QUAD_V2[11] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf QUAD_V2_W[0] = OUT_LC[4] @XXX57005[57005][57005];
				progbuf QUAD_V2_W[2] = OUT_LC[5] @XXX57005[57005][57005];
				progbuf QUAD_V2_W[4] = OUT_LC[6] @XXX57005[57005][57005];
				progbuf QUAD_V2_W[6] = OUT_LC[7] @XXX57005[57005][57005];
				progbuf QUAD_V2_W[8] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf QUAD_V2_W[10] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf QUAD_V3[0] = LONG_V12[0] @XXX57005[57005][57005];
				progbuf QUAD_V3[0] = OUT_LC[6] @XXX57005[57005][57005];
				progbuf QUAD_V3[1] = LONG_V11[1] @XXX57005[57005][57005];
				progbuf QUAD_V3[2] = LONG_V10[0] @XXX57005[57005][57005];
				progbuf QUAD_V3[2] = OUT_LC[7] @XXX57005[57005][57005];
				progbuf QUAD_V3[3] = LONG_V9[1] @XXX57005[57005][57005];
				progbuf QUAD_V3[4] = LONG_V8[0] @XXX57005[57005][57005];
				progbuf QUAD_V3[4] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf QUAD_V3[5] = LONG_V7[1] @XXX57005[57005][57005];
				progbuf QUAD_V3[6] = LONG_V6[0] @XXX57005[57005][57005];
				progbuf QUAD_V3[6] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf QUAD_V3[7] = LONG_V5[1] @XXX57005[57005][57005];
				progbuf QUAD_V3[8] = LONG_V4[0] @XXX57005[57005][57005];
				progbuf QUAD_V3[8] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf QUAD_V3[9] = LONG_V3[1] @XXX57005[57005][57005];
				progbuf QUAD_V3[10] = LONG_V2[0] @XXX57005[57005][57005];
				progbuf QUAD_V3[10] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf QUAD_V3[11] = LONG_V1[1] @XXX57005[57005][57005];
				progbuf QUAD_V3_W[1] = OUT_LC[6] @XXX57005[57005][57005];
				progbuf QUAD_V3_W[3] = OUT_LC[7] @XXX57005[57005][57005];
				progbuf QUAD_V3_W[5] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf QUAD_V3_W[7] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf QUAD_V3_W[9] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf QUAD_V3_W[11] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf QUAD_V4[1] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf QUAD_V4[3] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf QUAD_V4[5] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf QUAD_V4[7] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf QUAD_V4[9] = OUT_LC[4] @XXX57005[57005][57005];
				progbuf QUAD_V4[11] = OUT_LC[5] @XXX57005[57005][57005];
				progbuf QUAD_V4_W[0] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf QUAD_V4_W[2] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf QUAD_V4_W[4] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf QUAD_V4_W[6] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf QUAD_V4_W[8] = OUT_LC[4] @XXX57005[57005][57005];
				progbuf QUAD_V4_W[10] = OUT_LC[5] @XXX57005[57005][57005];
				progbuf LONG_H0[0] = OUT_LC[4] @XXX57005[57005][57005];
				progbuf LONG_H1[1] = OUT_LC[5] @XXX57005[57005][57005];
				progbuf LONG_H2[0] = OUT_LC[6] @XXX57005[57005][57005];
				progbuf LONG_H3[1] = OUT_LC[7] @XXX57005[57005][57005];
				progbuf LONG_H4[0] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf LONG_H5[1] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf LONG_H6[0] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf LONG_H7[1] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf LONG_H8[0] = OUT_LC[4] @XXX57005[57005][57005];
				progbuf LONG_H9[1] = OUT_LC[5] @XXX57005[57005][57005];
				progbuf LONG_H10[0] = OUT_LC[6] @XXX57005[57005][57005];
				progbuf LONG_H11[1] = OUT_LC[7] @XXX57005[57005][57005];
				progbuf LONG_V1[0] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf LONG_V2[1] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf LONG_V3[0] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf LONG_V4[1] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf LONG_V5[0] = OUT_LC[7] @XXX57005[57005][57005];
				progbuf LONG_V6[1] = OUT_LC[6] @XXX57005[57005][57005];
				progbuf LONG_V7[0] = OUT_LC[5] @XXX57005[57005][57005];
				progbuf LONG_V8[1] = OUT_LC[4] @XXX57005[57005][57005];
				progbuf LONG_V9[0] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf LONG_V10[1] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf LONG_V11[0] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf LONG_V12[1] = OUT_LC[0] @XXX57005[57005][57005];
				proginv IMUX_CLK_OPTINV = IMUX_CLK @XXX57005[57005][57005];
			}

			bel LC[0] {
				input CE = IMUX_CE;
				input CLK = IMUX_CLK_OPTINV;
				input I0 = IMUX_LC_I0[0];
				input I1 = IMUX_LC_I1[0];
				input I2 = IMUX_LC_I2[0];
				input I3 = IMUX_LC_I3[0];
				output O = OUT_LC[0];
				input RST = IMUX_RST;
			}

			bel LC[1] {
				input CE = IMUX_CE;
				input CLK = IMUX_CLK_OPTINV;
				input I0 = IMUX_LC_I0[1];
				input I1 = IMUX_LC_I1[1];
				input I2 = IMUX_LC_I2[1];
				input I3 = IMUX_LC_I3[1];
				output O = OUT_LC[1];
				input RST = IMUX_RST;
			}

			bel LC[2] {
				input CE = IMUX_CE;
				input CLK = IMUX_CLK_OPTINV;
				input I0 = IMUX_LC_I0[2];
				input I1 = IMUX_LC_I1[2];
				input I2 = IMUX_LC_I2[2];
				input I3 = IMUX_LC_I3[2];
				output O = OUT_LC[2];
				input RST = IMUX_RST;
			}

			bel LC[3] {
				input CE = IMUX_CE;
				input CLK = IMUX_CLK_OPTINV;
				input I0 = IMUX_LC_I0[3];
				input I1 = IMUX_LC_I1[3];
				input I2 = IMUX_LC_I2[3];
				input I3 = IMUX_LC_I3[3];
				output O = OUT_LC[3];
				input RST = IMUX_RST;
			}

			bel LC[4] {
				input CE = IMUX_CE;
				input CLK = IMUX_CLK_OPTINV;
				input I0 = IMUX_LC_I0[4];
				input I1 = IMUX_LC_I1[4];
				input I2 = IMUX_LC_I2[4];
				input I3 = IMUX_LC_I3[4];
				output O = OUT_LC[4];
				input RST = IMUX_RST;
			}

			bel LC[5] {
				input CE = IMUX_CE;
				input CLK = IMUX_CLK_OPTINV;
				input I0 = IMUX_LC_I0[5];
				input I1 = IMUX_LC_I1[5];
				input I2 = IMUX_LC_I2[5];
				input I3 = IMUX_LC_I3[5];
				output O = OUT_LC[5];
				input RST = IMUX_RST;
			}

			bel LC[6] {
				input CE = IMUX_CE;
				input CLK = IMUX_CLK_OPTINV;
				input I0 = IMUX_LC_I0[6];
				input I1 = IMUX_LC_I1[6];
				input I2 = IMUX_LC_I2[6];
				input I3 = IMUX_LC_I3[6];
				output O = OUT_LC[6];
				input RST = IMUX_RST;
			}

			bel LC[7] {
				input CE = IMUX_CE;
				input CLK = IMUX_CLK_OPTINV;
				input I0 = IMUX_LC_I0[7];
				input I1 = IMUX_LC_I1[7];
				input I2 = IMUX_LC_I2[7];
				input I3 = IMUX_LC_I3[7];
				output O = OUT_LC[7];
				input RST = IMUX_RST;
			}

			// wire IMUX_LC_I0[0]                  LC[0].I0
			// wire IMUX_LC_I0[1]                  LC[1].I0
			// wire IMUX_LC_I0[2]                  LC[2].I0
			// wire IMUX_LC_I0[3]                  LC[3].I0
			// wire IMUX_LC_I0[4]                  LC[4].I0
			// wire IMUX_LC_I0[5]                  LC[5].I0
			// wire IMUX_LC_I0[6]                  LC[6].I0
			// wire IMUX_LC_I0[7]                  LC[7].I0
			// wire IMUX_LC_I1[0]                  LC[0].I1
			// wire IMUX_LC_I1[1]                  LC[1].I1
			// wire IMUX_LC_I1[2]                  LC[2].I1
			// wire IMUX_LC_I1[3]                  LC[3].I1
			// wire IMUX_LC_I1[4]                  LC[4].I1
			// wire IMUX_LC_I1[5]                  LC[5].I1
			// wire IMUX_LC_I1[6]                  LC[6].I1
			// wire IMUX_LC_I1[7]                  LC[7].I1
			// wire IMUX_LC_I2[0]                  LC[0].I2
			// wire IMUX_LC_I2[1]                  LC[1].I2
			// wire IMUX_LC_I2[2]                  LC[2].I2
			// wire IMUX_LC_I2[3]                  LC[3].I2
			// wire IMUX_LC_I2[4]                  LC[4].I2
			// wire IMUX_LC_I2[5]                  LC[5].I2
			// wire IMUX_LC_I2[6]                  LC[6].I2
			// wire IMUX_LC_I2[7]                  LC[7].I2
			// wire IMUX_LC_I3[0]                  LC[0].I3
			// wire IMUX_LC_I3[1]                  LC[1].I3
			// wire IMUX_LC_I3[2]                  LC[2].I3
			// wire IMUX_LC_I3[3]                  LC[3].I3
			// wire IMUX_LC_I3[4]                  LC[4].I3
			// wire IMUX_LC_I3[5]                  LC[5].I3
			// wire IMUX_LC_I3[6]                  LC[6].I3
			// wire IMUX_LC_I3[7]                  LC[7].I3
			// wire IMUX_CLK_OPTINV                LC[0].CLK LC[1].CLK LC[2].CLK LC[3].CLK LC[4].CLK LC[5].CLK LC[6].CLK LC[7].CLK
			// wire IMUX_RST                       LC[0].RST LC[1].RST LC[2].RST LC[3].RST LC[4].RST LC[5].RST LC[6].RST LC[7].RST
			// wire IMUX_CE                        LC[0].CE LC[1].CE LC[2].CE LC[3].CE LC[4].CE LC[5].CE LC[6].CE LC[7].CE
			// wire OUT_LC[0]                      LC[0].O
			// wire OUT_LC[1]                      LC[1].O
			// wire OUT_LC[2]                      LC[2].O
			// wire OUT_LC[3]                      LC[3].O
			// wire OUT_LC[4]                      LC[4].O
			// wire OUT_LC[5]                      LC[5].O
			// wire OUT_LC[6]                      LC[6].O
			// wire OUT_LC[7]                      LC[7].O
		}

		tile_class INT_BRAM {
			cell CELL;
			bitrect MAIN: Horizontal (16, 42);

			switchbox INT {
				mux GLOBAL_OUT[0] = GLOBAL[0] | GLOBAL[1] | GLOBAL[2] | GLOBAL[3] | GLOBAL[4] | GLOBAL[5] | GLOBAL[6] | GLOBAL[7];
				mux GLOBAL_OUT[1] = GLOBAL[0] | GLOBAL[1] | GLOBAL[2] | GLOBAL[3] | GLOBAL[4] | GLOBAL[5] | GLOBAL[6] | GLOBAL[7];
				mux GLOBAL_OUT[2] = GLOBAL[0] | GLOBAL[1] | GLOBAL[2] | GLOBAL[3] | GLOBAL[4] | GLOBAL[5] | GLOBAL[6] | GLOBAL[7];
				mux GLOBAL_OUT[3] = GLOBAL[0] | GLOBAL[1] | GLOBAL[2] | GLOBAL[3] | GLOBAL[4] | GLOBAL[5] | GLOBAL[6] | GLOBAL[7];
				mux QUAD_H0[0] = QUAD_H4[0] | QUAD_H4[4] | QUAD_H4[9] | QUAD_V0[1] | QUAD_V0[6] | QUAD_V4[1] | QUAD_V4[7];
				mux QUAD_H0[1] = QUAD_H4[1] | QUAD_H4[5] | QUAD_H4[10] | QUAD_V0[0] | QUAD_V0[9] | QUAD_V4[0] | QUAD_V4[6];
				mux QUAD_H0[2] = QUAD_H4[2] | QUAD_H4[6] | QUAD_H4[11] | QUAD_V0[3] | QUAD_V0[8] | QUAD_V4[3] | QUAD_V4[9];
				mux QUAD_H0[3] = QUAD_H4[0] | QUAD_H4[3] | QUAD_H4[7] | QUAD_V0[2] | QUAD_V0[11] | QUAD_V4[2] | QUAD_V4[8];
				mux QUAD_H0[4] = QUAD_H4[1] | QUAD_H4[4] | QUAD_H4[8] | QUAD_V0[5] | QUAD_V0[10] | QUAD_V4[5] | QUAD_V4[11];
				mux QUAD_H0[5] = QUAD_H4[2] | QUAD_H4[5] | QUAD_H4[9] | QUAD_V0[1] | QUAD_V0[4] | QUAD_V4[4] | QUAD_V4[10];
				mux QUAD_H0[6] = QUAD_H4[3] | QUAD_H4[6] | QUAD_H4[10] | QUAD_V0[0] | QUAD_V0[7] | QUAD_V4[1] | QUAD_V4[7];
				mux QUAD_H0[7] = QUAD_H4[4] | QUAD_H4[7] | QUAD_H4[11] | QUAD_V0[3] | QUAD_V0[6] | QUAD_V4[0] | QUAD_V4[6];
				mux QUAD_H0[8] = QUAD_H4[0] | QUAD_H4[5] | QUAD_H4[8] | QUAD_V0[2] | QUAD_V0[9] | QUAD_V4[3] | QUAD_V4[9];
				mux QUAD_H0[9] = QUAD_H4[1] | QUAD_H4[6] | QUAD_H4[9] | QUAD_V0[5] | QUAD_V0[8] | QUAD_V4[2] | QUAD_V4[8];
				mux QUAD_H0[10] = QUAD_H4[2] | QUAD_H4[7] | QUAD_H4[10] | QUAD_V0[4] | QUAD_V0[11] | QUAD_V4[5] | QUAD_V4[11];
				mux QUAD_H0[11] = QUAD_H4[3] | QUAD_H4[8] | QUAD_H4[11] | QUAD_V0[7] | QUAD_V0[10] | QUAD_V4[4] | QUAD_V4[10];
				mux QUAD_H4[0] = QUAD_H0[0] | QUAD_H0[4] | QUAD_H0[9] | QUAD_V0[1] | QUAD_V0[7] | QUAD_V4[1] | QUAD_V4[6];
				mux QUAD_H4[1] = QUAD_H0[1] | QUAD_H0[5] | QUAD_H0[10] | QUAD_V0[0] | QUAD_V0[6] | QUAD_V4[0] | QUAD_V4[9];
				mux QUAD_H4[2] = QUAD_H0[2] | QUAD_H0[6] | QUAD_H0[11] | QUAD_V0[3] | QUAD_V0[9] | QUAD_V4[3] | QUAD_V4[8];
				mux QUAD_H4[3] = QUAD_H0[0] | QUAD_H0[3] | QUAD_H0[7] | QUAD_V0[2] | QUAD_V0[8] | QUAD_V4[2] | QUAD_V4[11];
				mux QUAD_H4[4] = QUAD_H0[1] | QUAD_H0[4] | QUAD_H0[8] | QUAD_V0[5] | QUAD_V0[11] | QUAD_V4[5] | QUAD_V4[10];
				mux QUAD_H4[5] = QUAD_H0[2] | QUAD_H0[5] | QUAD_H0[9] | QUAD_V0[4] | QUAD_V0[10] | QUAD_V4[1] | QUAD_V4[4];
				mux QUAD_H4[6] = QUAD_H0[3] | QUAD_H0[6] | QUAD_H0[10] | QUAD_V0[1] | QUAD_V0[7] | QUAD_V4[0] | QUAD_V4[7];
				mux QUAD_H4[7] = QUAD_H0[4] | QUAD_H0[7] | QUAD_H0[11] | QUAD_V0[0] | QUAD_V0[6] | QUAD_V4[3] | QUAD_V4[6];
				mux QUAD_H4[8] = QUAD_H0[0] | QUAD_H0[5] | QUAD_H0[8] | QUAD_V0[3] | QUAD_V0[9] | QUAD_V4[2] | QUAD_V4[9];
				mux QUAD_H4[9] = QUAD_H0[1] | QUAD_H0[6] | QUAD_H0[9] | QUAD_V0[2] | QUAD_V0[8] | QUAD_V4[5] | QUAD_V4[8];
				mux QUAD_H4[10] = QUAD_H0[2] | QUAD_H0[7] | QUAD_H0[10] | QUAD_V0[5] | QUAD_V0[11] | QUAD_V4[4] | QUAD_V4[11];
				mux QUAD_H4[11] = QUAD_H0[3] | QUAD_H0[8] | QUAD_H0[11] | QUAD_V0[4] | QUAD_V0[10] | QUAD_V4[7] | QUAD_V4[10];
				mux QUAD_V0[0] = QUAD_H0[1] | QUAD_H0[7] | QUAD_H4[1] | QUAD_H4[8] | QUAD_V4[0] | QUAD_V4[4] | QUAD_V4[11];
				mux QUAD_V0[1] = QUAD_H0[0] | QUAD_H0[6] | QUAD_H4[0] | QUAD_H4[7] | QUAD_V4[1] | QUAD_V4[5] | QUAD_V4[8];
				mux QUAD_V0[2] = QUAD_H0[3] | QUAD_H0[9] | QUAD_H4[3] | QUAD_H4[10] | QUAD_V4[1] | QUAD_V4[2] | QUAD_V4[6];
				mux QUAD_V0[3] = QUAD_H0[2] | QUAD_H0[8] | QUAD_H4[2] | QUAD_H4[9] | QUAD_V4[3] | QUAD_V4[7] | QUAD_V4[10];
				mux QUAD_V0[4] = QUAD_H0[5] | QUAD_H0[11] | QUAD_H4[0] | QUAD_H4[5] | QUAD_V4[3] | QUAD_V4[4] | QUAD_V4[8];
				mux QUAD_V0[5] = QUAD_H0[4] | QUAD_H0[10] | QUAD_H4[4] | QUAD_H4[11] | QUAD_V4[0] | QUAD_V4[5] | QUAD_V4[9];
				mux QUAD_V0[6] = QUAD_H0[1] | QUAD_H0[7] | QUAD_H4[2] | QUAD_H4[7] | QUAD_V4[5] | QUAD_V4[6] | QUAD_V4[10];
				mux QUAD_V0[7] = QUAD_H0[0] | QUAD_H0[6] | QUAD_H4[1] | QUAD_H4[6] | QUAD_V4[2] | QUAD_V4[7] | QUAD_V4[11];
				mux QUAD_V0[8] = QUAD_H0[3] | QUAD_H0[9] | QUAD_H4[4] | QUAD_H4[9] | QUAD_V4[0] | QUAD_V4[7] | QUAD_V4[8];
				mux QUAD_V0[9] = QUAD_H0[2] | QUAD_H0[8] | QUAD_H4[3] | QUAD_H4[8] | QUAD_V4[1] | QUAD_V4[4] | QUAD_V4[9];
				mux QUAD_V0[10] = QUAD_H0[5] | QUAD_H0[11] | QUAD_H4[6] | QUAD_H4[11] | QUAD_V4[2] | QUAD_V4[9] | QUAD_V4[10];
				mux QUAD_V0[11] = QUAD_H0[4] | QUAD_H0[10] | QUAD_H4[5] | QUAD_H4[10] | QUAD_V4[3] | QUAD_V4[6] | QUAD_V4[11];
				mux QUAD_V4[0] = QUAD_H0[1] | QUAD_H0[8] | QUAD_H4[1] | QUAD_H4[7] | QUAD_V0[0] | QUAD_V0[4] | QUAD_V0[11];
				mux QUAD_V4[1] = QUAD_H0[0] | QUAD_H0[7] | QUAD_H4[0] | QUAD_H4[6] | QUAD_V0[1] | QUAD_V0[5] | QUAD_V0[8];
				mux QUAD_V4[2] = QUAD_H0[3] | QUAD_H0[10] | QUAD_H4[3] | QUAD_H4[9] | QUAD_V0[1] | QUAD_V0[2] | QUAD_V0[6];
				mux QUAD_V4[3] = QUAD_H0[2] | QUAD_H0[9] | QUAD_H4[2] | QUAD_H4[8] | QUAD_V0[3] | QUAD_V0[7] | QUAD_V0[10];
				mux QUAD_V4[4] = QUAD_H0[0] | QUAD_H0[5] | QUAD_H4[5] | QUAD_H4[11] | QUAD_V0[3] | QUAD_V0[4] | QUAD_V0[8];
				mux QUAD_V4[5] = QUAD_H0[4] | QUAD_H0[11] | QUAD_H4[4] | QUAD_H4[10] | QUAD_V0[0] | QUAD_V0[5] | QUAD_V0[9];
				mux QUAD_V4[6] = QUAD_H0[2] | QUAD_H0[7] | QUAD_H4[1] | QUAD_H4[7] | QUAD_V0[5] | QUAD_V0[6] | QUAD_V0[10];
				mux QUAD_V4[7] = QUAD_H0[1] | QUAD_H0[6] | QUAD_H4[0] | QUAD_H4[6] | QUAD_V0[2] | QUAD_V0[7] | QUAD_V0[11];
				mux QUAD_V4[8] = QUAD_H0[4] | QUAD_H0[9] | QUAD_H4[3] | QUAD_H4[9] | QUAD_V0[0] | QUAD_V0[7] | QUAD_V0[8];
				mux QUAD_V4[9] = QUAD_H0[3] | QUAD_H0[8] | QUAD_H4[2] | QUAD_H4[8] | QUAD_V0[1] | QUAD_V0[4] | QUAD_V0[9];
				mux QUAD_V4[10] = QUAD_H0[6] | QUAD_H0[11] | QUAD_H4[5] | QUAD_H4[11] | QUAD_V0[2] | QUAD_V0[9] | QUAD_V0[10];
				mux QUAD_V4[11] = QUAD_H0[5] | QUAD_H0[10] | QUAD_H4[4] | QUAD_H4[10] | QUAD_V0[3] | QUAD_V0[6] | QUAD_V0[11];
				mux LONG_H0[0] = LONG_H12[0] | LONG_V0[1] | LONG_V12[1];
				mux LONG_H0[1] = LONG_H12[1] | LONG_V0[0] | LONG_V12[0];
				mux LONG_H12[0] = LONG_H0[0] | LONG_V0[1] | LONG_V12[1];
				mux LONG_H12[1] = LONG_H0[1] | LONG_V0[0] | LONG_V12[0];
				mux LONG_V0[0] = LONG_H0[1] | LONG_H12[1] | LONG_V12[0];
				mux LONG_V0[1] = LONG_H0[0] | LONG_H12[0] | LONG_V12[1];
				mux LONG_V12[0] = LONG_H0[1] | LONG_H12[1] | LONG_V0[0];
				mux LONG_V12[1] = LONG_H0[0] | LONG_H12[0] | LONG_V0[1];
				mux LOCAL_0[0] = QUAD_H0[0] | QUAD_H0[8] | QUAD_H1[5] | QUAD_V2_W[1] | QUAD_V2_W[10] | QUAD_V3[4] | QUAD_V4[1] | QUAD_V4[9] | LONG_H0[0] | LONG_H4[0] | LONG_H8[0] | OUT_LC[0] | OUT_LC_N[0] | OUT_LC_S[0] | OUT_LC_E[0] | OUT_LC_WN[0];
				mux LOCAL_0[1] = QUAD_H0[1] | QUAD_H0[9] | QUAD_H1[4] | QUAD_V2_W[0] | QUAD_V2_W[11] | QUAD_V3[5] | QUAD_V4[0] | QUAD_V4[8] | LONG_H0[1] | LONG_H4[1] | LONG_H8[1] | OUT_LC[1] | OUT_LC_N[1] | OUT_LC_S[1] | OUT_LC_E[1] | OUT_LC_WN[1];
				mux LOCAL_0[2] = QUAD_H0[2] | QUAD_H0[10] | QUAD_H1[7] | QUAD_V2_W[3] | QUAD_V2_W[8] | QUAD_V3[6] | QUAD_V4[3] | QUAD_V4[11] | LONG_H1[1] | LONG_H5[1] | LONG_H9[1] | OUT_LC[2] | OUT_LC_N[2] | OUT_LC_S[2] | OUT_LC_E[2] | OUT_LC_WN[2];
				mux LOCAL_0[3] = QUAD_H0[3] | QUAD_H0[11] | QUAD_H1[6] | QUAD_V2_W[2] | QUAD_V2_W[9] | QUAD_V3[7] | QUAD_V4[2] | QUAD_V4[10] | LONG_H1[0] | LONG_H5[0] | LONG_H9[0] | OUT_LC[3] | OUT_LC_N[3] | OUT_LC_S[3] | OUT_LC_E[3] | OUT_LC_WN[3];
				mux LOCAL_0[4] = GLOBAL_OUT[0] | QUAD_H0[4] | QUAD_H1[1] | QUAD_H1[9] | QUAD_V2_W[5] | QUAD_V3[0] | QUAD_V3[8] | QUAD_V4[5] | LONG_H2[0] | LONG_H6[0] | LONG_H10[0] | OUT_LC[4] | OUT_LC_N[4] | OUT_LC_S[4] | OUT_LC_E[4] | OUT_LC_WN[4];
				mux LOCAL_0[5] = GLOBAL_OUT[1] | QUAD_H0[5] | QUAD_H1[0] | QUAD_H1[8] | QUAD_V2_W[4] | QUAD_V3[1] | QUAD_V3[9] | QUAD_V4[4] | LONG_H2[1] | LONG_H6[1] | LONG_H10[1] | OUT_LC[5] | OUT_LC_N[5] | OUT_LC_S[5] | OUT_LC_E[5] | OUT_LC_WN[5];
				mux LOCAL_0[6] = GLOBAL_OUT[2] | QUAD_H0[6] | QUAD_H1[3] | QUAD_H1[11] | QUAD_V2_W[7] | QUAD_V3[2] | QUAD_V3[10] | QUAD_V4[7] | LONG_H3[1] | LONG_H7[1] | LONG_H11[1] | OUT_LC[6] | OUT_LC_N[6] | OUT_LC_S[6] | OUT_LC_E[6] | OUT_LC_WN[6];
				mux LOCAL_0[7] = GLOBAL_OUT[3] | QUAD_H0[7] | QUAD_H1[2] | QUAD_H1[10] | QUAD_V2_W[6] | QUAD_V3[3] | QUAD_V3[11] | QUAD_V4[6] | LONG_H3[0] | LONG_H7[0] | LONG_H11[0] | OUT_LC[7] | OUT_LC_N[7] | OUT_LC_S[7] | OUT_LC_E[7] | OUT_LC_WN[7];
				mux LOCAL_1[0] = QUAD_H0[0] | QUAD_H0[8] | QUAD_H1[5] | QUAD_V2_W[1] | QUAD_V3[4] | QUAD_V4[1] | QUAD_V4[9] | QUAD_V4_W[1] | LONG_H0[0] | LONG_H4[0] | LONG_H8[0] | OUT_LC[0] | OUT_LC_N[0] | OUT_LC_S[0] | OUT_LC_E[0] | OUT_LC_WN[0];
				mux LOCAL_1[1] = QUAD_H0[1] | QUAD_H0[9] | QUAD_H1[4] | QUAD_V2_W[0] | QUAD_V3[5] | QUAD_V4[0] | QUAD_V4[8] | QUAD_V4_W[0] | LONG_H0[1] | LONG_H4[1] | LONG_H8[1] | OUT_LC[1] | OUT_LC_N[1] | OUT_LC_S[1] | OUT_LC_E[1] | OUT_LC_WN[1];
				mux LOCAL_1[2] = QUAD_H0[2] | QUAD_H0[10] | QUAD_H1[7] | QUAD_V2_W[3] | QUAD_V3[6] | QUAD_V4[3] | QUAD_V4[11] | QUAD_V4_W[3] | LONG_H1[1] | LONG_H5[1] | LONG_H9[1] | OUT_LC[2] | OUT_LC_N[2] | OUT_LC_S[2] | OUT_LC_E[2] | OUT_LC_WN[2];
				mux LOCAL_1[3] = QUAD_H0[3] | QUAD_H0[11] | QUAD_H1[6] | QUAD_V2_W[2] | QUAD_V3[7] | QUAD_V4[2] | QUAD_V4[10] | QUAD_V4_W[2] | LONG_H1[0] | LONG_H5[0] | LONG_H9[0] | OUT_LC[3] | OUT_LC_N[3] | OUT_LC_S[3] | OUT_LC_E[3] | OUT_LC_WN[3];
				mux LOCAL_1[4] = QUAD_H0[4] | QUAD_H1[1] | QUAD_H1[9] | QUAD_V2_W[5] | QUAD_V3[0] | QUAD_V3[8] | QUAD_V4[5] | QUAD_V4_W[5] | LONG_H2[0] | LONG_H6[0] | LONG_H10[0] | OUT_LC[4] | OUT_LC_N[4] | OUT_LC_S[4] | OUT_LC_E[4] | OUT_LC_WN[4];
				mux LOCAL_1[5] = QUAD_H0[5] | QUAD_H1[0] | QUAD_H1[8] | QUAD_V2_W[4] | QUAD_V3[1] | QUAD_V3[9] | QUAD_V4[4] | QUAD_V4_W[4] | LONG_H2[1] | LONG_H6[1] | LONG_H10[1] | OUT_LC[5] | OUT_LC_N[5] | OUT_LC_S[5] | OUT_LC_E[5] | OUT_LC_WN[5];
				mux LOCAL_1[6] = QUAD_H0[6] | QUAD_H1[3] | QUAD_H1[11] | QUAD_V2_W[7] | QUAD_V3[2] | QUAD_V3[10] | QUAD_V4[7] | QUAD_V4_W[7] | LONG_H3[1] | LONG_H7[1] | LONG_H11[1] | OUT_LC[6] | OUT_LC_N[6] | OUT_LC_S[6] | OUT_LC_E[6] | OUT_LC_WN[6];
				mux LOCAL_1[7] = QUAD_H0[7] | QUAD_H1[2] | QUAD_H1[10] | QUAD_V2_W[6] | QUAD_V3[3] | QUAD_V3[11] | QUAD_V4[6] | QUAD_V4_W[6] | LONG_H3[0] | LONG_H7[0] | LONG_H11[0] | OUT_LC[7] | OUT_LC_N[7] | OUT_LC_S[7] | OUT_LC_E[7] | OUT_LC_WN[7];
				mux LOCAL_2[0] = QUAD_H2[0] | QUAD_H2[8] | QUAD_H3[5] | QUAD_V1[4] | QUAD_V2[1] | QUAD_V2[9] | QUAD_V2_W[9] | QUAD_V4_W[9] | LONG_V4[1] | LONG_V8[1] | LONG_V12[1] | OUT_LC[0] | OUT_LC_EN[0] | OUT_LC_ES[0] | OUT_LC_W[0] | OUT_LC_WS[0];
				mux LOCAL_2[1] = QUAD_H2[1] | QUAD_H2[9] | QUAD_H3[4] | QUAD_V1[5] | QUAD_V2[0] | QUAD_V2[8] | QUAD_V2_W[8] | QUAD_V4_W[8] | LONG_V4[0] | LONG_V8[0] | LONG_V12[0] | OUT_LC[1] | OUT_LC_EN[1] | OUT_LC_ES[1] | OUT_LC_W[1] | OUT_LC_WS[1];
				mux LOCAL_2[2] = QUAD_H2[2] | QUAD_H2[10] | QUAD_H3[7] | QUAD_V1[6] | QUAD_V2[3] | QUAD_V2[11] | QUAD_V2_W[11] | QUAD_V4_W[11] | LONG_V3[0] | LONG_V7[0] | LONG_V11[0] | OUT_LC[2] | OUT_LC_EN[2] | OUT_LC_ES[2] | OUT_LC_W[2] | OUT_LC_WS[2];
				mux LOCAL_2[3] = QUAD_H2[3] | QUAD_H2[11] | QUAD_H3[6] | QUAD_V1[7] | QUAD_V2[2] | QUAD_V2[10] | QUAD_V2_W[10] | QUAD_V4_W[10] | LONG_V3[1] | LONG_V7[1] | LONG_V11[1] | OUT_LC[3] | OUT_LC_EN[3] | OUT_LC_ES[3] | OUT_LC_W[3] | OUT_LC_WS[3];
				mux LOCAL_2[4] = QUAD_H2[4] | QUAD_H3[1] | QUAD_H3[9] | QUAD_V1[0] | QUAD_V1[8] | QUAD_V1_W[0] | QUAD_V2[5] | QUAD_V3_W[0] | LONG_V2[1] | LONG_V6[1] | LONG_V10[1] | OUT_LC[4] | OUT_LC_EN[4] | OUT_LC_ES[4] | OUT_LC_W[4] | OUT_LC_WS[4];
				mux LOCAL_2[5] = QUAD_H2[5] | QUAD_H3[0] | QUAD_H3[8] | QUAD_V1[1] | QUAD_V1[9] | QUAD_V1_W[1] | QUAD_V2[4] | QUAD_V3_W[1] | LONG_V2[0] | LONG_V6[0] | LONG_V10[0] | OUT_LC[5] | OUT_LC_EN[5] | OUT_LC_ES[5] | OUT_LC_W[5] | OUT_LC_WS[5];
				mux LOCAL_2[6] = QUAD_H2[6] | QUAD_H3[3] | QUAD_H3[11] | QUAD_V1[2] | QUAD_V1[10] | QUAD_V1_W[2] | QUAD_V2[7] | QUAD_V3_W[2] | LONG_V1[0] | LONG_V5[0] | LONG_V9[0] | OUT_LC[6] | OUT_LC_EN[6] | OUT_LC_ES[6] | OUT_LC_W[6] | OUT_LC_WS[6];
				mux LOCAL_2[7] = QUAD_H2[7] | QUAD_H3[2] | QUAD_H3[10] | QUAD_V1[3] | QUAD_V1[11] | QUAD_V1_W[3] | QUAD_V2[6] | QUAD_V3_W[3] | LONG_V1[1] | LONG_V5[1] | LONG_V9[1] | OUT_LC[7] | OUT_LC_EN[7] | OUT_LC_ES[7] | OUT_LC_W[7] | OUT_LC_WS[7];
				mux LOCAL_3[0] = QUAD_H2[0] | QUAD_H2[8] | QUAD_H3[5] | QUAD_V1[4] | QUAD_V1_W[4] | QUAD_V2[1] | QUAD_V2[9] | QUAD_V3_W[4] | LONG_V4[1] | LONG_V8[1] | LONG_V12[1] | OUT_LC[0] | OUT_LC_EN[0] | OUT_LC_ES[0] | OUT_LC_W[0] | OUT_LC_WS[0];
				mux LOCAL_3[1] = QUAD_H2[1] | QUAD_H2[9] | QUAD_H3[4] | QUAD_V1[5] | QUAD_V1_W[5] | QUAD_V2[0] | QUAD_V2[8] | QUAD_V3_W[5] | LONG_V4[0] | LONG_V8[0] | LONG_V12[0] | OUT_LC[1] | OUT_LC_EN[1] | OUT_LC_ES[1] | OUT_LC_W[1] | OUT_LC_WS[1];
				mux LOCAL_3[2] = QUAD_H2[2] | QUAD_H2[10] | QUAD_H3[7] | QUAD_V1[6] | QUAD_V1_W[6] | QUAD_V2[3] | QUAD_V2[11] | QUAD_V3_W[6] | LONG_V3[0] | LONG_V7[0] | LONG_V11[0] | OUT_LC[2] | OUT_LC_EN[2] | OUT_LC_ES[2] | OUT_LC_W[2] | OUT_LC_WS[2];
				mux LOCAL_3[3] = QUAD_H2[3] | QUAD_H2[11] | QUAD_H3[6] | QUAD_V1[7] | QUAD_V1_W[7] | QUAD_V2[2] | QUAD_V2[10] | QUAD_V3_W[7] | LONG_V3[1] | LONG_V7[1] | LONG_V11[1] | OUT_LC[3] | OUT_LC_EN[3] | OUT_LC_ES[3] | OUT_LC_W[3] | OUT_LC_WS[3];
				mux LOCAL_3[4] = QUAD_H2[4] | QUAD_H3[1] | QUAD_H3[9] | QUAD_V1[0] | QUAD_V1[8] | QUAD_V1_W[8] | QUAD_V2[5] | QUAD_V3_W[8] | LONG_V2[1] | LONG_V6[1] | LONG_V10[1] | OUT_LC[4] | OUT_LC_EN[4] | OUT_LC_ES[4] | OUT_LC_W[4] | OUT_LC_WS[4];
				mux LOCAL_3[5] = QUAD_H2[5] | QUAD_H3[0] | QUAD_H3[8] | QUAD_V1[1] | QUAD_V1[9] | QUAD_V1_W[9] | QUAD_V2[4] | QUAD_V3_W[9] | LONG_V2[0] | LONG_V6[0] | LONG_V10[0] | OUT_LC[5] | OUT_LC_EN[5] | OUT_LC_ES[5] | OUT_LC_W[5] | OUT_LC_WS[5];
				mux LOCAL_3[6] = QUAD_H2[6] | QUAD_H3[3] | QUAD_H3[11] | QUAD_V1[2] | QUAD_V1[10] | QUAD_V1_W[10] | QUAD_V2[7] | QUAD_V3_W[10] | LONG_V1[0] | LONG_V5[0] | LONG_V9[0] | OUT_LC[6] | OUT_LC_EN[6] | OUT_LC_ES[6] | OUT_LC_W[6] | OUT_LC_WS[6];
				mux LOCAL_3[7] = QUAD_H2[7] | QUAD_H3[2] | QUAD_H3[10] | QUAD_V1[3] | QUAD_V1[11] | QUAD_V1_W[11] | QUAD_V2[6] | QUAD_V3_W[11] | LONG_V1[1] | LONG_V5[1] | LONG_V9[1] | OUT_LC[7] | OUT_LC_EN[7] | OUT_LC_ES[7] | OUT_LC_W[7] | OUT_LC_WS[7];
				mux IMUX_LC_I0[0] = LOCAL_0[0] | LOCAL_0[2] | LOCAL_0[4] | LOCAL_0[6] | LOCAL_1[1] | LOCAL_1[3] | LOCAL_1[5] | LOCAL_1[7] | LOCAL_2[0] | LOCAL_2[2] | LOCAL_2[4] | LOCAL_2[6] | LOCAL_3[1] | LOCAL_3[3] | LOCAL_3[5] | LOCAL_3[7];
				mux IMUX_LC_I0[1] = LOCAL_0[1] | LOCAL_0[3] | LOCAL_0[5] | LOCAL_0[7] | LOCAL_1[0] | LOCAL_1[2] | LOCAL_1[4] | LOCAL_1[6] | LOCAL_2[1] | LOCAL_2[3] | LOCAL_2[5] | LOCAL_2[7] | LOCAL_3[0] | LOCAL_3[2] | LOCAL_3[4] | LOCAL_3[6];
				mux IMUX_LC_I0[2] = LOCAL_0[0] | LOCAL_0[2] | LOCAL_0[4] | LOCAL_0[6] | LOCAL_1[1] | LOCAL_1[3] | LOCAL_1[5] | LOCAL_1[7] | LOCAL_2[0] | LOCAL_2[2] | LOCAL_2[4] | LOCAL_2[6] | LOCAL_3[1] | LOCAL_3[3] | LOCAL_3[5] | LOCAL_3[7];
				mux IMUX_LC_I0[3] = LOCAL_0[1] | LOCAL_0[3] | LOCAL_0[5] | LOCAL_0[7] | LOCAL_1[0] | LOCAL_1[2] | LOCAL_1[4] | LOCAL_1[6] | LOCAL_2[1] | LOCAL_2[3] | LOCAL_2[5] | LOCAL_2[7] | LOCAL_3[0] | LOCAL_3[2] | LOCAL_3[4] | LOCAL_3[6];
				mux IMUX_LC_I0[4] = LOCAL_0[0] | LOCAL_0[2] | LOCAL_0[4] | LOCAL_0[6] | LOCAL_1[1] | LOCAL_1[3] | LOCAL_1[5] | LOCAL_1[7] | LOCAL_2[0] | LOCAL_2[2] | LOCAL_2[4] | LOCAL_2[6] | LOCAL_3[1] | LOCAL_3[3] | LOCAL_3[5] | LOCAL_3[7];
				mux IMUX_LC_I0[5] = LOCAL_0[1] | LOCAL_0[3] | LOCAL_0[5] | LOCAL_0[7] | LOCAL_1[0] | LOCAL_1[2] | LOCAL_1[4] | LOCAL_1[6] | LOCAL_2[1] | LOCAL_2[3] | LOCAL_2[5] | LOCAL_2[7] | LOCAL_3[0] | LOCAL_3[2] | LOCAL_3[4] | LOCAL_3[6];
				mux IMUX_LC_I0[6] = LOCAL_0[0] | LOCAL_0[2] | LOCAL_0[4] | LOCAL_0[6] | LOCAL_1[1] | LOCAL_1[3] | LOCAL_1[5] | LOCAL_1[7] | LOCAL_2[0] | LOCAL_2[2] | LOCAL_2[4] | LOCAL_2[6] | LOCAL_3[1] | LOCAL_3[3] | LOCAL_3[5] | LOCAL_3[7];
				mux IMUX_LC_I0[7] = LOCAL_0[1] | LOCAL_0[3] | LOCAL_0[5] | LOCAL_0[7] | LOCAL_1[0] | LOCAL_1[2] | LOCAL_1[4] | LOCAL_1[6] | LOCAL_2[1] | LOCAL_2[3] | LOCAL_2[5] | LOCAL_2[7] | LOCAL_3[0] | LOCAL_3[2] | LOCAL_3[4] | LOCAL_3[6];
				mux IMUX_LC_I1[0] = LOCAL_0[1] | LOCAL_0[3] | LOCAL_0[5] | LOCAL_0[7] | LOCAL_1[0] | LOCAL_1[2] | LOCAL_1[4] | LOCAL_1[6] | LOCAL_2[1] | LOCAL_2[3] | LOCAL_2[5] | LOCAL_2[7] | LOCAL_3[0] | LOCAL_3[2] | LOCAL_3[4] | LOCAL_3[6];
				mux IMUX_LC_I1[1] = LOCAL_0[0] | LOCAL_0[2] | LOCAL_0[4] | LOCAL_0[6] | LOCAL_1[1] | LOCAL_1[3] | LOCAL_1[5] | LOCAL_1[7] | LOCAL_2[0] | LOCAL_2[2] | LOCAL_2[4] | LOCAL_2[6] | LOCAL_3[1] | LOCAL_3[3] | LOCAL_3[5] | LOCAL_3[7];
				mux IMUX_LC_I1[2] = LOCAL_0[1] | LOCAL_0[3] | LOCAL_0[5] | LOCAL_0[7] | LOCAL_1[0] | LOCAL_1[2] | LOCAL_1[4] | LOCAL_1[6] | LOCAL_2[1] | LOCAL_2[3] | LOCAL_2[5] | LOCAL_2[7] | LOCAL_3[0] | LOCAL_3[2] | LOCAL_3[4] | LOCAL_3[6];
				mux IMUX_LC_I1[3] = LOCAL_0[0] | LOCAL_0[2] | LOCAL_0[4] | LOCAL_0[6] | LOCAL_1[1] | LOCAL_1[3] | LOCAL_1[5] | LOCAL_1[7] | LOCAL_2[0] | LOCAL_2[2] | LOCAL_2[4] | LOCAL_2[6] | LOCAL_3[1] | LOCAL_3[3] | LOCAL_3[5] | LOCAL_3[7];
				mux IMUX_LC_I1[4] = LOCAL_0[1] | LOCAL_0[3] | LOCAL_0[5] | LOCAL_0[7] | LOCAL_1[0] | LOCAL_1[2] | LOCAL_1[4] | LOCAL_1[6] | LOCAL_2[1] | LOCAL_2[3] | LOCAL_2[5] | LOCAL_2[7] | LOCAL_3[0] | LOCAL_3[2] | LOCAL_3[4] | LOCAL_3[6];
				mux IMUX_LC_I1[5] = LOCAL_0[0] | LOCAL_0[2] | LOCAL_0[4] | LOCAL_0[6] | LOCAL_1[1] | LOCAL_1[3] | LOCAL_1[5] | LOCAL_1[7] | LOCAL_2[0] | LOCAL_2[2] | LOCAL_2[4] | LOCAL_2[6] | LOCAL_3[1] | LOCAL_3[3] | LOCAL_3[5] | LOCAL_3[7];
				mux IMUX_LC_I1[6] = LOCAL_0[1] | LOCAL_0[3] | LOCAL_0[5] | LOCAL_0[7] | LOCAL_1[0] | LOCAL_1[2] | LOCAL_1[4] | LOCAL_1[6] | LOCAL_2[1] | LOCAL_2[3] | LOCAL_2[5] | LOCAL_2[7] | LOCAL_3[0] | LOCAL_3[2] | LOCAL_3[4] | LOCAL_3[6];
				mux IMUX_LC_I1[7] = LOCAL_0[0] | LOCAL_0[2] | LOCAL_0[4] | LOCAL_0[6] | LOCAL_1[1] | LOCAL_1[3] | LOCAL_1[5] | LOCAL_1[7] | LOCAL_2[0] | LOCAL_2[2] | LOCAL_2[4] | LOCAL_2[6] | LOCAL_3[1] | LOCAL_3[3] | LOCAL_3[5] | LOCAL_3[7];
				mux IMUX_LC_I2[0] = LOCAL_0[0] | LOCAL_0[2] | LOCAL_0[4] | LOCAL_0[6] | LOCAL_1[1] | LOCAL_1[3] | LOCAL_1[5] | LOCAL_1[7] | LOCAL_2[0] | LOCAL_2[2] | LOCAL_2[4] | LOCAL_2[6] | LOCAL_3[1] | LOCAL_3[3] | LOCAL_3[5] | LOCAL_3[7];
				mux IMUX_LC_I2[1] = LOCAL_0[1] | LOCAL_0[3] | LOCAL_0[5] | LOCAL_0[7] | LOCAL_1[0] | LOCAL_1[2] | LOCAL_1[4] | LOCAL_1[6] | LOCAL_2[1] | LOCAL_2[3] | LOCAL_2[5] | LOCAL_2[7] | LOCAL_3[0] | LOCAL_3[2] | LOCAL_3[4] | LOCAL_3[6];
				mux IMUX_LC_I2[2] = LOCAL_0[0] | LOCAL_0[2] | LOCAL_0[4] | LOCAL_0[6] | LOCAL_1[1] | LOCAL_1[3] | LOCAL_1[5] | LOCAL_1[7] | LOCAL_2[0] | LOCAL_2[2] | LOCAL_2[4] | LOCAL_2[6] | LOCAL_3[1] | LOCAL_3[3] | LOCAL_3[5] | LOCAL_3[7];
				mux IMUX_LC_I2[3] = LOCAL_0[1] | LOCAL_0[3] | LOCAL_0[5] | LOCAL_0[7] | LOCAL_1[0] | LOCAL_1[2] | LOCAL_1[4] | LOCAL_1[6] | LOCAL_2[1] | LOCAL_2[3] | LOCAL_2[5] | LOCAL_2[7] | LOCAL_3[0] | LOCAL_3[2] | LOCAL_3[4] | LOCAL_3[6];
				mux IMUX_LC_I2[4] = LOCAL_0[0] | LOCAL_0[2] | LOCAL_0[4] | LOCAL_0[6] | LOCAL_1[1] | LOCAL_1[3] | LOCAL_1[5] | LOCAL_1[7] | LOCAL_2[0] | LOCAL_2[2] | LOCAL_2[4] | LOCAL_2[6] | LOCAL_3[1] | LOCAL_3[3] | LOCAL_3[5] | LOCAL_3[7];
				mux IMUX_LC_I2[5] = LOCAL_0[1] | LOCAL_0[3] | LOCAL_0[5] | LOCAL_0[7] | LOCAL_1[0] | LOCAL_1[2] | LOCAL_1[4] | LOCAL_1[6] | LOCAL_2[1] | LOCAL_2[3] | LOCAL_2[5] | LOCAL_2[7] | LOCAL_3[0] | LOCAL_3[2] | LOCAL_3[4] | LOCAL_3[6];
				mux IMUX_LC_I2[6] = LOCAL_0[0] | LOCAL_0[2] | LOCAL_0[4] | LOCAL_0[6] | LOCAL_1[1] | LOCAL_1[3] | LOCAL_1[5] | LOCAL_1[7] | LOCAL_2[0] | LOCAL_2[2] | LOCAL_2[4] | LOCAL_2[6] | LOCAL_3[1] | LOCAL_3[3] | LOCAL_3[5] | LOCAL_3[7];
				mux IMUX_LC_I2[7] = LOCAL_0[1] | LOCAL_0[3] | LOCAL_0[5] | LOCAL_0[7] | LOCAL_1[0] | LOCAL_1[2] | LOCAL_1[4] | LOCAL_1[6] | LOCAL_2[1] | LOCAL_2[3] | LOCAL_2[5] | LOCAL_2[7] | LOCAL_3[0] | LOCAL_3[2] | LOCAL_3[4] | LOCAL_3[6];
				mux IMUX_LC_I3[0] = LOCAL_0[3] | LOCAL_0[5] | LOCAL_0[7] | LOCAL_1[0] | LOCAL_1[2] | LOCAL_1[4] | LOCAL_1[6] | LOCAL_2[1] | LOCAL_2[3] | LOCAL_2[5] | LOCAL_2[7] | LOCAL_3[0] | LOCAL_3[2] | LOCAL_3[4] | LOCAL_3[6];
				mux IMUX_LC_I3[1] = LOCAL_0[2] | LOCAL_0[4] | LOCAL_0[6] | LOCAL_1[1] | LOCAL_1[3] | LOCAL_1[5] | LOCAL_1[7] | LOCAL_2[0] | LOCAL_2[2] | LOCAL_2[4] | LOCAL_2[6] | LOCAL_3[1] | LOCAL_3[3] | LOCAL_3[5] | LOCAL_3[7];
				mux IMUX_LC_I3[2] = LOCAL_0[3] | LOCAL_0[5] | LOCAL_0[7] | LOCAL_1[0] | LOCAL_1[2] | LOCAL_1[4] | LOCAL_1[6] | LOCAL_2[1] | LOCAL_2[3] | LOCAL_2[5] | LOCAL_2[7] | LOCAL_3[0] | LOCAL_3[2] | LOCAL_3[4] | LOCAL_3[6];
				mux IMUX_LC_I3[3] = LOCAL_0[2] | LOCAL_0[4] | LOCAL_0[6] | LOCAL_1[1] | LOCAL_1[3] | LOCAL_1[5] | LOCAL_1[7] | LOCAL_2[0] | LOCAL_2[2] | LOCAL_2[4] | LOCAL_2[6] | LOCAL_3[1] | LOCAL_3[3] | LOCAL_3[5] | LOCAL_3[7];
				mux IMUX_LC_I3[4] = LOCAL_0[3] | LOCAL_0[5] | LOCAL_0[7] | LOCAL_1[0] | LOCAL_1[2] | LOCAL_1[4] | LOCAL_1[6] | LOCAL_2[1] | LOCAL_2[3] | LOCAL_2[5] | LOCAL_2[7] | LOCAL_3[0] | LOCAL_3[2] | LOCAL_3[4] | LOCAL_3[6];
				mux IMUX_LC_I3[5] = LOCAL_0[2] | LOCAL_0[4] | LOCAL_0[6] | LOCAL_1[1] | LOCAL_1[3] | LOCAL_1[5] | LOCAL_1[7] | LOCAL_2[0] | LOCAL_2[2] | LOCAL_2[4] | LOCAL_2[6] | LOCAL_3[1] | LOCAL_3[3] | LOCAL_3[5] | LOCAL_3[7];
				mux IMUX_LC_I3[6] = LOCAL_0[3] | LOCAL_0[5] | LOCAL_0[7] | LOCAL_1[0] | LOCAL_1[2] | LOCAL_1[4] | LOCAL_1[6] | LOCAL_2[1] | LOCAL_2[3] | LOCAL_2[5] | LOCAL_2[7] | LOCAL_3[0] | LOCAL_3[2] | LOCAL_3[4] | LOCAL_3[6];
				mux IMUX_LC_I3[7] = LOCAL_0[2] | LOCAL_0[4] | LOCAL_0[6] | LOCAL_1[1] | LOCAL_1[3] | LOCAL_1[5] | LOCAL_1[7] | LOCAL_2[0] | LOCAL_2[2] | LOCAL_2[4] | LOCAL_2[6] | LOCAL_3[1] | LOCAL_3[3] | LOCAL_3[5] | LOCAL_3[7];
				mux IMUX_CLK = GLOBAL[0] | GLOBAL[1] | GLOBAL[2] | GLOBAL[3] | GLOBAL[4] | GLOBAL[5] | GLOBAL[6] | GLOBAL[7] | LOCAL_0[0] | LOCAL_1[1] | LOCAL_2[0] | LOCAL_3[1];
				mux IMUX_RST = GLOBAL[0] | GLOBAL[2] | GLOBAL[4] | GLOBAL[6] | LOCAL_0[4] | LOCAL_1[5] | LOCAL_2[4] | LOCAL_3[5];
				mux IMUX_CE = GLOBAL[1] | GLOBAL[3] | GLOBAL[5] | GLOBAL[7] | LOCAL_0[2] | LOCAL_1[3] | LOCAL_2[2] | LOCAL_3[3];
				progbuf QUAD_H0[0] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf QUAD_H0[2] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf QUAD_H0[4] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf QUAD_H0[6] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf QUAD_H0[8] = OUT_LC[4] @XXX57005[57005][57005];
				progbuf QUAD_H0[10] = OUT_LC[5] @XXX57005[57005][57005];
				progbuf QUAD_H1[0] = LONG_H1[1] @XXX57005[57005][57005];
				progbuf QUAD_H1[1] = LONG_H0[0] @XXX57005[57005][57005];
				progbuf QUAD_H1[1] = OUT_LC[6] @XXX57005[57005][57005];
				progbuf QUAD_H1[2] = LONG_H3[1] @XXX57005[57005][57005];
				progbuf QUAD_H1[3] = LONG_H2[0] @XXX57005[57005][57005];
				progbuf QUAD_H1[3] = OUT_LC[7] @XXX57005[57005][57005];
				progbuf QUAD_H1[4] = LONG_H5[1] @XXX57005[57005][57005];
				progbuf QUAD_H1[5] = LONG_H4[0] @XXX57005[57005][57005];
				progbuf QUAD_H1[5] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf QUAD_H1[6] = LONG_H7[1] @XXX57005[57005][57005];
				progbuf QUAD_H1[7] = LONG_H6[0] @XXX57005[57005][57005];
				progbuf QUAD_H1[7] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf QUAD_H1[8] = LONG_H9[1] @XXX57005[57005][57005];
				progbuf QUAD_H1[9] = LONG_H8[0] @XXX57005[57005][57005];
				progbuf QUAD_H1[9] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf QUAD_H1[10] = LONG_H11[1] @XXX57005[57005][57005];
				progbuf QUAD_H1[11] = LONG_H10[0] @XXX57005[57005][57005];
				progbuf QUAD_H1[11] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf QUAD_H2[0] = OUT_LC[4] @XXX57005[57005][57005];
				progbuf QUAD_H2[2] = OUT_LC[5] @XXX57005[57005][57005];
				progbuf QUAD_H2[4] = OUT_LC[6] @XXX57005[57005][57005];
				progbuf QUAD_H2[6] = OUT_LC[7] @XXX57005[57005][57005];
				progbuf QUAD_H2[8] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf QUAD_H2[10] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf QUAD_H3[1] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf QUAD_H3[3] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf QUAD_H3[5] = OUT_LC[4] @XXX57005[57005][57005];
				progbuf QUAD_H3[7] = OUT_LC[5] @XXX57005[57005][57005];
				progbuf QUAD_H3[9] = OUT_LC[6] @XXX57005[57005][57005];
				progbuf QUAD_H3[11] = OUT_LC[7] @XXX57005[57005][57005];
				progbuf QUAD_V1[0] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf QUAD_V1[2] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf QUAD_V1[4] = OUT_LC[4] @XXX57005[57005][57005];
				progbuf QUAD_V1[6] = OUT_LC[5] @XXX57005[57005][57005];
				progbuf QUAD_V1[8] = OUT_LC[6] @XXX57005[57005][57005];
				progbuf QUAD_V1[10] = OUT_LC[7] @XXX57005[57005][57005];
				progbuf QUAD_V1_W[1] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf QUAD_V1_W[3] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf QUAD_V1_W[5] = OUT_LC[4] @XXX57005[57005][57005];
				progbuf QUAD_V1_W[7] = OUT_LC[5] @XXX57005[57005][57005];
				progbuf QUAD_V1_W[9] = OUT_LC[6] @XXX57005[57005][57005];
				progbuf QUAD_V1_W[11] = OUT_LC[7] @XXX57005[57005][57005];
				progbuf QUAD_V2[1] = OUT_LC[4] @XXX57005[57005][57005];
				progbuf QUAD_V2[3] = OUT_LC[5] @XXX57005[57005][57005];
				progbuf QUAD_V2[5] = OUT_LC[6] @XXX57005[57005][57005];
				progbuf QUAD_V2[7] = OUT_LC[7] @XXX57005[57005][57005];
				progbuf QUAD_V2[9] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf QUAD_V2[11] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf QUAD_V2_W[0] = OUT_LC[4] @XXX57005[57005][57005];
				progbuf QUAD_V2_W[2] = OUT_LC[5] @XXX57005[57005][57005];
				progbuf QUAD_V2_W[4] = OUT_LC[6] @XXX57005[57005][57005];
				progbuf QUAD_V2_W[6] = OUT_LC[7] @XXX57005[57005][57005];
				progbuf QUAD_V2_W[8] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf QUAD_V2_W[10] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf QUAD_V3[0] = LONG_V12[0] @XXX57005[57005][57005];
				progbuf QUAD_V3[0] = OUT_LC[6] @XXX57005[57005][57005];
				progbuf QUAD_V3[1] = LONG_V11[1] @XXX57005[57005][57005];
				progbuf QUAD_V3[2] = LONG_V10[0] @XXX57005[57005][57005];
				progbuf QUAD_V3[2] = OUT_LC[7] @XXX57005[57005][57005];
				progbuf QUAD_V3[3] = LONG_V9[1] @XXX57005[57005][57005];
				progbuf QUAD_V3[4] = LONG_V8[0] @XXX57005[57005][57005];
				progbuf QUAD_V3[4] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf QUAD_V3[5] = LONG_V7[1] @XXX57005[57005][57005];
				progbuf QUAD_V3[6] = LONG_V6[0] @XXX57005[57005][57005];
				progbuf QUAD_V3[6] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf QUAD_V3[7] = LONG_V5[1] @XXX57005[57005][57005];
				progbuf QUAD_V3[8] = LONG_V4[0] @XXX57005[57005][57005];
				progbuf QUAD_V3[8] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf QUAD_V3[9] = LONG_V3[1] @XXX57005[57005][57005];
				progbuf QUAD_V3[10] = LONG_V2[0] @XXX57005[57005][57005];
				progbuf QUAD_V3[10] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf QUAD_V3[11] = LONG_V1[1] @XXX57005[57005][57005];
				progbuf QUAD_V3_W[1] = OUT_LC[6] @XXX57005[57005][57005];
				progbuf QUAD_V3_W[3] = OUT_LC[7] @XXX57005[57005][57005];
				progbuf QUAD_V3_W[5] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf QUAD_V3_W[7] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf QUAD_V3_W[9] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf QUAD_V3_W[11] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf QUAD_V4[1] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf QUAD_V4[3] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf QUAD_V4[5] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf QUAD_V4[7] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf QUAD_V4[9] = OUT_LC[4] @XXX57005[57005][57005];
				progbuf QUAD_V4[11] = OUT_LC[5] @XXX57005[57005][57005];
				progbuf QUAD_V4_W[0] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf QUAD_V4_W[2] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf QUAD_V4_W[4] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf QUAD_V4_W[6] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf QUAD_V4_W[8] = OUT_LC[4] @XXX57005[57005][57005];
				progbuf QUAD_V4_W[10] = OUT_LC[5] @XXX57005[57005][57005];
				progbuf LONG_H0[0] = OUT_LC[4] @XXX57005[57005][57005];
				progbuf LONG_H1[1] = OUT_LC[5] @XXX57005[57005][57005];
				progbuf LONG_H2[0] = OUT_LC[6] @XXX57005[57005][57005];
				progbuf LONG_H3[1] = OUT_LC[7] @XXX57005[57005][57005];
				progbuf LONG_H4[0] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf LONG_H5[1] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf LONG_H6[0] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf LONG_H7[1] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf LONG_H8[0] = OUT_LC[4] @XXX57005[57005][57005];
				progbuf LONG_H9[1] = OUT_LC[5] @XXX57005[57005][57005];
				progbuf LONG_H10[0] = OUT_LC[6] @XXX57005[57005][57005];
				progbuf LONG_H11[1] = OUT_LC[7] @XXX57005[57005][57005];
				progbuf LONG_V1[0] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf LONG_V2[1] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf LONG_V3[0] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf LONG_V4[1] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf LONG_V5[0] = OUT_LC[7] @XXX57005[57005][57005];
				progbuf LONG_V6[1] = OUT_LC[6] @XXX57005[57005][57005];
				progbuf LONG_V7[0] = OUT_LC[5] @XXX57005[57005][57005];
				progbuf LONG_V8[1] = OUT_LC[4] @XXX57005[57005][57005];
				progbuf LONG_V9[0] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf LONG_V10[1] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf LONG_V11[0] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf LONG_V12[1] = OUT_LC[0] @XXX57005[57005][57005];
				proginv IMUX_CLK_OPTINV = IMUX_CLK @XXX57005[57005][57005];
			}
		}

		tile_class IOI_W_L04 {
			cell CELL;
			bitrect MAIN: Horizontal (16, 18);

			switchbox INT {
				mux QUAD_H0[1] = QUAD_H2[1] | QUAD_V0[0] | QUAD_V4[0];
				mux QUAD_H0[7] = QUAD_H2[7] | QUAD_V0[1] | QUAD_V4[1];
				mux QUAD_H1[0] = QUAD_H3[0] | QUAD_V0[2] | QUAD_V4[2];
				mux QUAD_H1[6] = QUAD_H3[6] | QUAD_V0[3] | QUAD_V4[3];
				mux QUAD_H2[1] = QUAD_H0[1] | QUAD_V0[0] | QUAD_V4[0];
				mux QUAD_H2[7] = QUAD_H0[7] | QUAD_V0[1] | QUAD_V4[1];
				mux QUAD_H3[0] = QUAD_H1[0] | QUAD_V0[2] | QUAD_V4[2];
				mux QUAD_H3[6] = QUAD_H1[6] | QUAD_V0[3] | QUAD_V4[3];
				mux QUAD_V0[0] = QUAD_H0[1] | QUAD_H2[1] | QUAD_V4[0];
				mux QUAD_V0[1] = QUAD_H0[7] | QUAD_H2[7] | QUAD_V4[1];
				mux QUAD_V0[2] = QUAD_H1[0] | QUAD_H3[0] | QUAD_V4[2];
				mux QUAD_V0[3] = QUAD_H1[6] | QUAD_H3[6] | QUAD_V4[3];
				mux QUAD_V4[0] = QUAD_H0[1] | QUAD_H2[1] | QUAD_V0[0];
				mux QUAD_V4[1] = QUAD_H0[7] | QUAD_H2[7] | QUAD_V0[1];
				mux QUAD_V4[2] = QUAD_H1[0] | QUAD_H3[0] | QUAD_V0[2];
				mux QUAD_V4[3] = QUAD_H1[6] | QUAD_H3[6] | QUAD_V0[3];
				mux LOCAL_0[0] = QUAD_H0[0] | QUAD_H0[8] | QUAD_H1[5] | QUAD_H2[0] | QUAD_H2[8] | QUAD_H3[5] | QUAD_V2[0] | QUAD_V4[0] | LONG_H0[0] | LONG_H4[0] | LONG_H8[0] | OUT_LC_W[0] | OUT_LC_WN[0] | OUT_LC_WS[0];
				mux LOCAL_0[1] = QUAD_H0[1] | QUAD_H0[9] | QUAD_H1[4] | QUAD_H2[1] | QUAD_H2[9] | QUAD_H3[4] | QUAD_V2[1] | QUAD_V4[1] | LONG_H0[1] | LONG_H4[1] | LONG_H8[1] | OUT_LC_W[1] | OUT_LC_WN[1] | OUT_LC_WS[1];
				mux LOCAL_0[2] = QUAD_H0[2] | QUAD_H0[10] | QUAD_H1[7] | QUAD_H2[2] | QUAD_H2[10] | QUAD_H3[7] | QUAD_V2[2] | QUAD_V4[2] | LONG_H1[1] | LONG_H5[1] | LONG_H9[1] | OUT_LC_W[2] | OUT_LC_WN[2] | OUT_LC_WS[2];
				mux LOCAL_0[3] = QUAD_H0[3] | QUAD_H0[11] | QUAD_H1[6] | QUAD_H2[3] | QUAD_H2[11] | QUAD_H3[6] | QUAD_V2[3] | QUAD_V4[3] | LONG_H1[0] | LONG_H5[0] | LONG_H9[0] | OUT_LC_W[3] | OUT_LC_WN[3] | OUT_LC_WS[3];
				mux LOCAL_0[4] = QUAD_H0[4] | QUAD_H1[1] | QUAD_H1[9] | QUAD_H2[4] | QUAD_H3[1] | QUAD_H3[9] | QUAD_V1[0] | QUAD_V3[0] | LONG_H2[0] | LONG_H6[0] | LONG_H10[0] | OUT_LC_W[4] | OUT_LC_WN[4] | OUT_LC_WS[4];
				mux LOCAL_0[5] = QUAD_H0[5] | QUAD_H1[0] | QUAD_H1[8] | QUAD_H2[5] | QUAD_H3[0] | QUAD_H3[8] | QUAD_V1[1] | QUAD_V3[1] | LONG_H2[1] | LONG_H6[1] | LONG_H10[1] | OUT_LC_W[5] | OUT_LC_WN[5] | OUT_LC_WS[5];
				mux LOCAL_0[6] = QUAD_H0[6] | QUAD_H1[3] | QUAD_H1[11] | QUAD_H2[6] | QUAD_H3[3] | QUAD_H3[11] | QUAD_V1[2] | QUAD_V3[2] | LONG_H3[1] | LONG_H7[1] | LONG_H11[1] | OUT_LC_W[6] | OUT_LC_WN[6] | OUT_LC_WS[6];
				mux LOCAL_0[7] = QUAD_H0[7] | QUAD_H1[2] | QUAD_H1[10] | QUAD_H2[7] | QUAD_H3[2] | QUAD_H3[10] | QUAD_V1[3] | QUAD_V3[3] | LONG_H3[0] | LONG_H7[0] | LONG_H11[0] | OUT_LC_W[7] | OUT_LC_WN[7] | OUT_LC_WS[7];
				mux LOCAL_1[0] = QUAD_H0[0] | QUAD_H0[8] | QUAD_H1[5] | QUAD_H2[0] | QUAD_H2[8] | QUAD_H3[5] | QUAD_V2[0] | QUAD_V4[0] | LONG_H0[0] | LONG_H4[0] | LONG_H8[0] | OUT_LC_W[0] | OUT_LC_WN[0] | OUT_LC_WS[0];
				mux LOCAL_1[1] = QUAD_H0[1] | QUAD_H0[9] | QUAD_H1[4] | QUAD_H2[1] | QUAD_H2[9] | QUAD_H3[4] | QUAD_V2[1] | QUAD_V4[1] | LONG_H0[1] | LONG_H4[1] | LONG_H8[1] | OUT_LC_W[1] | OUT_LC_WN[1] | OUT_LC_WS[1];
				mux LOCAL_1[2] = QUAD_H0[2] | QUAD_H0[10] | QUAD_H1[7] | QUAD_H2[2] | QUAD_H2[10] | QUAD_H3[7] | QUAD_V2[2] | QUAD_V4[2] | LONG_H1[1] | LONG_H5[1] | LONG_H9[1] | OUT_LC_W[2] | OUT_LC_WN[2] | OUT_LC_WS[2];
				mux LOCAL_1[3] = QUAD_H0[3] | QUAD_H0[11] | QUAD_H1[6] | QUAD_H2[3] | QUAD_H2[11] | QUAD_H3[6] | QUAD_V2[3] | QUAD_V4[3] | LONG_H1[0] | LONG_H5[0] | LONG_H9[0] | OUT_LC_W[3] | OUT_LC_WN[3] | OUT_LC_WS[3];
				mux LOCAL_1[4] = QUAD_H0[4] | QUAD_H1[1] | QUAD_H1[9] | QUAD_H2[4] | QUAD_H3[1] | QUAD_H3[9] | QUAD_V1[0] | QUAD_V3[0] | LONG_H2[0] | LONG_H6[0] | LONG_H10[0] | OUT_LC_W[4] | OUT_LC_WN[4] | OUT_LC_WS[4];
				mux LOCAL_1[5] = QUAD_H0[5] | QUAD_H1[0] | QUAD_H1[8] | QUAD_H2[5] | QUAD_H3[0] | QUAD_H3[8] | QUAD_V1[1] | QUAD_V3[1] | LONG_H2[1] | LONG_H6[1] | LONG_H10[1] | OUT_LC_W[5] | OUT_LC_WN[5] | OUT_LC_WS[5];
				mux LOCAL_1[6] = QUAD_H0[6] | QUAD_H1[3] | QUAD_H1[11] | QUAD_H2[6] | QUAD_H3[3] | QUAD_H3[11] | QUAD_V1[2] | QUAD_V3[2] | LONG_H3[1] | LONG_H7[1] | LONG_H11[1] | OUT_LC_W[6] | OUT_LC_WN[6] | OUT_LC_WS[6];
				mux LOCAL_1[7] = QUAD_H0[7] | QUAD_H1[2] | QUAD_H1[10] | QUAD_H2[7] | QUAD_H3[2] | QUAD_H3[10] | QUAD_V1[3] | QUAD_V3[3] | LONG_H3[0] | LONG_H7[0] | LONG_H11[0] | OUT_LC_W[7] | OUT_LC_WN[7] | OUT_LC_WS[7];
				mux IMUX_CE = GLOBAL[0] | GLOBAL[2] | GLOBAL[4] | GLOBAL[6] | LOCAL_0[2] | LOCAL_0[5] | LOCAL_1[2] | LOCAL_1[5];
				mux IMUX_IO_DOUT0[0] = LOCAL_0[0] | LOCAL_0[2] | LOCAL_0[4] | LOCAL_0[6] | LOCAL_1[1] | LOCAL_1[3] | LOCAL_1[5] | LOCAL_1[7];
				mux IMUX_IO_DOUT0[1] = LOCAL_0[1] | LOCAL_0[3] | LOCAL_0[5] | LOCAL_0[7] | LOCAL_1[0] | LOCAL_1[2] | LOCAL_1[4] | LOCAL_1[6];
				mux IMUX_IO_DOUT1[0] = LOCAL_0[1] | LOCAL_0[3] | LOCAL_0[5] | LOCAL_0[7] | LOCAL_1[0] | LOCAL_1[2] | LOCAL_1[4] | LOCAL_1[6];
				mux IMUX_IO_DOUT1[1] = LOCAL_0[0] | LOCAL_0[2] | LOCAL_0[4] | LOCAL_0[6] | LOCAL_1[1] | LOCAL_1[3] | LOCAL_1[5] | LOCAL_1[7];
				mux IMUX_IO_OE[0] = LOCAL_0[1] | LOCAL_0[3] | LOCAL_0[5] | LOCAL_0[7] | LOCAL_1[0] | LOCAL_1[2] | LOCAL_1[4] | LOCAL_1[6];
				mux IMUX_IO_OE[1] = LOCAL_0[0] | LOCAL_0[2] | LOCAL_0[4] | LOCAL_0[6] | LOCAL_1[1] | LOCAL_1[3] | LOCAL_1[5] | LOCAL_1[7];
				mux IMUX_IO_ICLK = GLOBAL[0] | GLOBAL[1] | GLOBAL[2] | GLOBAL[3] | GLOBAL[4] | GLOBAL[5] | GLOBAL[6] | GLOBAL[7] | LOCAL_0[0] | LOCAL_0[3] | LOCAL_1[0] | LOCAL_1[3];
				mux IMUX_IO_OCLK = GLOBAL[0] | GLOBAL[1] | GLOBAL[2] | GLOBAL[3] | GLOBAL[4] | GLOBAL[5] | GLOBAL[6] | GLOBAL[7] | LOCAL_0[1] | LOCAL_0[4] | LOCAL_1[1] | LOCAL_1[4];
				mux IMUX_IO_EXTRA = LOCAL_0[1] | LOCAL_0[3] | LOCAL_0[5] | LOCAL_0[7] | LOCAL_1[0] | LOCAL_1[2] | LOCAL_1[4] | LOCAL_1[6];
				progbuf QUAD_H0[0] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf QUAD_H0[2] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf QUAD_H0[4] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf QUAD_H0[6] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf QUAD_H0[8] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf QUAD_H0[10] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf QUAD_H1[1] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf QUAD_H1[3] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf QUAD_H1[5] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf QUAD_H1[7] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf QUAD_H1[9] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf QUAD_H1[11] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf QUAD_H2[0] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf QUAD_H2[2] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf QUAD_H2[4] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf QUAD_H2[6] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf QUAD_H2[8] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf QUAD_H2[10] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf QUAD_H3[1] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf QUAD_H3[3] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf QUAD_H3[5] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf QUAD_H3[7] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf QUAD_H3[9] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf QUAD_H3[11] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf QUAD_V1[0] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf QUAD_V1[1] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf QUAD_V1[2] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf QUAD_V1[3] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf QUAD_V2[0] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf QUAD_V2[1] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf QUAD_V2[2] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf QUAD_V2[3] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf QUAD_V3[0] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf QUAD_V3[1] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf QUAD_V3[2] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf QUAD_V3[3] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf QUAD_V4[0] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf QUAD_V4[1] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf QUAD_V4[2] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf QUAD_V4[3] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf LONG_H0[0] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf LONG_H1[1] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf LONG_H2[0] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf LONG_H3[1] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf LONG_H4[0] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf LONG_H5[1] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf LONG_H6[0] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf LONG_H7[1] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf LONG_H8[0] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf LONG_H9[1] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf LONG_H10[0] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf LONG_H11[1] = OUT_LC[3] @XXX57005[57005][57005];
				proginv IMUX_IO_ICLK_OPTINV = IMUX_IO_ICLK @XXX57005[57005][57005];
				proginv IMUX_IO_OCLK_OPTINV = IMUX_IO_OCLK @XXX57005[57005][57005];
			}

			bel IOI[0] {
				input CE = IMUX_CE;
				output DIN0 = OUT_LC[0], OUT_LC[4];
				output DIN1 = OUT_LC[1], OUT_LC[5];
				input DOUT0 = IMUX_IO_DOUT0[0];
				input DOUT1 = IMUX_IO_DOUT1[0];
				input ICLK = IMUX_IO_ICLK_OPTINV;
				input OCLK = IMUX_IO_OCLK_OPTINV;
				input OE = IMUX_IO_OE[0];
			}

			bel IOI[1] {
				input CE = IMUX_CE;
				output DIN0 = OUT_LC[2], OUT_LC[6];
				output DIN1 = OUT_LC[3], OUT_LC[7];
				input DOUT0 = IMUX_IO_DOUT0[1];
				input DOUT1 = IMUX_IO_DOUT1[1];
				input ICLK = IMUX_IO_ICLK_OPTINV;
				input OCLK = IMUX_IO_OCLK_OPTINV;
				input OE = IMUX_IO_OE[1];
			}

			// wire IMUX_CE                        IOI[0].CE IOI[1].CE
			// wire IMUX_IO_DOUT0[0]               IOI[0].DOUT0
			// wire IMUX_IO_DOUT0[1]               IOI[1].DOUT0
			// wire IMUX_IO_DOUT1[0]               IOI[0].DOUT1
			// wire IMUX_IO_DOUT1[1]               IOI[1].DOUT1
			// wire IMUX_IO_OE[0]                  IOI[0].OE
			// wire IMUX_IO_OE[1]                  IOI[1].OE
			// wire IMUX_IO_ICLK_OPTINV            IOI[0].ICLK IOI[1].ICLK
			// wire IMUX_IO_OCLK_OPTINV            IOI[0].OCLK IOI[1].OCLK
			// wire OUT_LC[0]                      IOI[0].DIN0
			// wire OUT_LC[1]                      IOI[0].DIN1
			// wire OUT_LC[2]                      IOI[1].DIN0
			// wire OUT_LC[3]                      IOI[1].DIN1
			// wire OUT_LC[4]                      IOI[0].DIN0
			// wire OUT_LC[5]                      IOI[0].DIN1
			// wire OUT_LC[6]                      IOI[1].DIN0
			// wire OUT_LC[7]                      IOI[1].DIN1
		}

		tile_class IOI_E_L04 {
			cell CELL;
			bitrect MAIN: Horizontal (16, 18);

			switchbox INT {
				mux QUAD_H1[1] = QUAD_H3[1] | QUAD_V0[0] | QUAD_V4[0];
				mux QUAD_H1[7] = QUAD_H3[7] | QUAD_V0[1] | QUAD_V4[1];
				mux QUAD_H2[0] = QUAD_H4[0] | QUAD_V0[2] | QUAD_V4[2];
				mux QUAD_H2[6] = QUAD_H4[6] | QUAD_V0[3] | QUAD_V4[3];
				mux QUAD_H3[1] = QUAD_H1[1] | QUAD_V0[0] | QUAD_V4[0];
				mux QUAD_H3[7] = QUAD_H1[7] | QUAD_V0[1] | QUAD_V4[1];
				mux QUAD_H4[0] = QUAD_H2[0] | QUAD_V0[2] | QUAD_V4[2];
				mux QUAD_H4[6] = QUAD_H2[6] | QUAD_V0[3] | QUAD_V4[3];
				mux QUAD_V0[0] = QUAD_H1[1] | QUAD_H3[1] | QUAD_V4[0];
				mux QUAD_V0[1] = QUAD_H1[7] | QUAD_H3[7] | QUAD_V4[1];
				mux QUAD_V0[2] = QUAD_H2[0] | QUAD_H4[0] | QUAD_V4[2];
				mux QUAD_V0[3] = QUAD_H2[6] | QUAD_H4[6] | QUAD_V4[3];
				mux QUAD_V4[0] = QUAD_H1[1] | QUAD_H3[1] | QUAD_V0[0];
				mux QUAD_V4[1] = QUAD_H1[7] | QUAD_H3[7] | QUAD_V0[1];
				mux QUAD_V4[2] = QUAD_H2[0] | QUAD_H4[0] | QUAD_V0[2];
				mux QUAD_V4[3] = QUAD_H2[6] | QUAD_H4[6] | QUAD_V0[3];
				mux LOCAL_0[0] = QUAD_H1[0] | QUAD_H1[8] | QUAD_H2[5] | QUAD_H3[0] | QUAD_H3[8] | QUAD_H4[5] | QUAD_V2[0] | QUAD_V4[0] | LONG_H1[0] | LONG_H5[0] | LONG_H9[0] | OUT_LC_E[0] | OUT_LC_EN[0] | OUT_LC_ES[0];
				mux LOCAL_0[1] = QUAD_H1[1] | QUAD_H1[9] | QUAD_H2[4] | QUAD_H3[1] | QUAD_H3[9] | QUAD_H4[4] | QUAD_V2[1] | QUAD_V4[1] | LONG_H1[1] | LONG_H5[1] | LONG_H9[1] | OUT_LC_E[1] | OUT_LC_EN[1] | OUT_LC_ES[1];
				mux LOCAL_0[2] = QUAD_H1[2] | QUAD_H1[10] | QUAD_H2[7] | QUAD_H3[2] | QUAD_H3[10] | QUAD_H4[7] | QUAD_V2[2] | QUAD_V4[2] | LONG_H2[1] | LONG_H6[1] | LONG_H10[1] | OUT_LC_E[2] | OUT_LC_EN[2] | OUT_LC_ES[2];
				mux LOCAL_0[3] = QUAD_H1[3] | QUAD_H1[11] | QUAD_H2[6] | QUAD_H3[3] | QUAD_H3[11] | QUAD_H4[6] | QUAD_V2[3] | QUAD_V4[3] | LONG_H2[0] | LONG_H6[0] | LONG_H10[0] | OUT_LC_E[3] | OUT_LC_EN[3] | OUT_LC_ES[3];
				mux LOCAL_0[4] = QUAD_H1[4] | QUAD_H2[1] | QUAD_H2[9] | QUAD_H3[4] | QUAD_H4[1] | QUAD_H4[9] | QUAD_V1[0] | QUAD_V3[0] | LONG_H3[0] | LONG_H7[0] | LONG_H11[0] | OUT_LC_E[4] | OUT_LC_EN[4] | OUT_LC_ES[4];
				mux LOCAL_0[5] = QUAD_H1[5] | QUAD_H2[0] | QUAD_H2[8] | QUAD_H3[5] | QUAD_H4[0] | QUAD_H4[8] | QUAD_V1[1] | QUAD_V3[1] | LONG_H3[1] | LONG_H7[1] | LONG_H11[1] | OUT_LC_E[5] | OUT_LC_EN[5] | OUT_LC_ES[5];
				mux LOCAL_0[6] = QUAD_H1[6] | QUAD_H2[3] | QUAD_H2[11] | QUAD_H3[6] | QUAD_H4[3] | QUAD_H4[11] | QUAD_V1[2] | QUAD_V3[2] | LONG_H4[1] | LONG_H8[1] | LONG_H12[1] | OUT_LC_E[6] | OUT_LC_EN[6] | OUT_LC_ES[6];
				mux LOCAL_0[7] = QUAD_H1[7] | QUAD_H2[2] | QUAD_H2[10] | QUAD_H3[7] | QUAD_H4[2] | QUAD_H4[10] | QUAD_V1[3] | QUAD_V3[3] | LONG_H4[0] | LONG_H8[0] | LONG_H12[0] | OUT_LC_E[7] | OUT_LC_EN[7] | OUT_LC_ES[7];
				mux LOCAL_1[0] = QUAD_H1[0] | QUAD_H1[8] | QUAD_H2[5] | QUAD_H3[0] | QUAD_H3[8] | QUAD_H4[5] | QUAD_V2[0] | QUAD_V4[0] | LONG_H1[0] | LONG_H5[0] | LONG_H9[0] | OUT_LC_E[0] | OUT_LC_EN[0] | OUT_LC_ES[0];
				mux LOCAL_1[1] = QUAD_H1[1] | QUAD_H1[9] | QUAD_H2[4] | QUAD_H3[1] | QUAD_H3[9] | QUAD_H4[4] | QUAD_V2[1] | QUAD_V4[1] | LONG_H1[1] | LONG_H5[1] | LONG_H9[1] | OUT_LC_E[1] | OUT_LC_EN[1] | OUT_LC_ES[1];
				mux LOCAL_1[2] = QUAD_H1[2] | QUAD_H1[10] | QUAD_H2[7] | QUAD_H3[2] | QUAD_H3[10] | QUAD_H4[7] | QUAD_V2[2] | QUAD_V4[2] | LONG_H2[1] | LONG_H6[1] | LONG_H10[1] | OUT_LC_E[2] | OUT_LC_EN[2] | OUT_LC_ES[2];
				mux LOCAL_1[3] = QUAD_H1[3] | QUAD_H1[11] | QUAD_H2[6] | QUAD_H3[3] | QUAD_H3[11] | QUAD_H4[6] | QUAD_V2[3] | QUAD_V4[3] | LONG_H2[0] | LONG_H6[0] | LONG_H10[0] | OUT_LC_E[3] | OUT_LC_EN[3] | OUT_LC_ES[3];
				mux LOCAL_1[4] = QUAD_H1[4] | QUAD_H2[1] | QUAD_H2[9] | QUAD_H3[4] | QUAD_H4[1] | QUAD_H4[9] | QUAD_V1[0] | QUAD_V3[0] | LONG_H3[0] | LONG_H7[0] | LONG_H11[0] | OUT_LC_E[4] | OUT_LC_EN[4] | OUT_LC_ES[4];
				mux LOCAL_1[5] = QUAD_H1[5] | QUAD_H2[0] | QUAD_H2[8] | QUAD_H3[5] | QUAD_H4[0] | QUAD_H4[8] | QUAD_V1[1] | QUAD_V3[1] | LONG_H3[1] | LONG_H7[1] | LONG_H11[1] | OUT_LC_E[5] | OUT_LC_EN[5] | OUT_LC_ES[5];
				mux LOCAL_1[6] = QUAD_H1[6] | QUAD_H2[3] | QUAD_H2[11] | QUAD_H3[6] | QUAD_H4[3] | QUAD_H4[11] | QUAD_V1[2] | QUAD_V3[2] | LONG_H4[1] | LONG_H8[1] | LONG_H12[1] | OUT_LC_E[6] | OUT_LC_EN[6] | OUT_LC_ES[6];
				mux LOCAL_1[7] = QUAD_H1[7] | QUAD_H2[2] | QUAD_H2[10] | QUAD_H3[7] | QUAD_H4[2] | QUAD_H4[10] | QUAD_V1[3] | QUAD_V3[3] | LONG_H4[0] | LONG_H8[0] | LONG_H12[0] | OUT_LC_E[7] | OUT_LC_EN[7] | OUT_LC_ES[7];
				mux IMUX_CE = GLOBAL[0] | GLOBAL[2] | GLOBAL[4] | GLOBAL[6] | LOCAL_0[2] | LOCAL_0[5] | LOCAL_1[2] | LOCAL_1[5];
				mux IMUX_IO_DOUT0[0] = LOCAL_0[0] | LOCAL_0[2] | LOCAL_0[4] | LOCAL_0[6] | LOCAL_1[1] | LOCAL_1[3] | LOCAL_1[5] | LOCAL_1[7];
				mux IMUX_IO_DOUT0[1] = LOCAL_0[1] | LOCAL_0[3] | LOCAL_0[5] | LOCAL_0[7] | LOCAL_1[0] | LOCAL_1[2] | LOCAL_1[4] | LOCAL_1[6];
				mux IMUX_IO_DOUT1[0] = LOCAL_0[1] | LOCAL_0[3] | LOCAL_0[5] | LOCAL_0[7] | LOCAL_1[0] | LOCAL_1[2] | LOCAL_1[4] | LOCAL_1[6];
				mux IMUX_IO_DOUT1[1] = LOCAL_0[0] | LOCAL_0[2] | LOCAL_0[4] | LOCAL_0[6] | LOCAL_1[1] | LOCAL_1[3] | LOCAL_1[5] | LOCAL_1[7];
				mux IMUX_IO_OE[0] = LOCAL_0[1] | LOCAL_0[3] | LOCAL_0[5] | LOCAL_0[7] | LOCAL_1[0] | LOCAL_1[2] | LOCAL_1[4] | LOCAL_1[6];
				mux IMUX_IO_OE[1] = LOCAL_0[0] | LOCAL_0[2] | LOCAL_0[4] | LOCAL_0[6] | LOCAL_1[1] | LOCAL_1[3] | LOCAL_1[5] | LOCAL_1[7];
				mux IMUX_IO_ICLK = GLOBAL[0] | GLOBAL[1] | GLOBAL[2] | GLOBAL[3] | GLOBAL[4] | GLOBAL[5] | GLOBAL[6] | GLOBAL[7] | LOCAL_0[0] | LOCAL_0[3] | LOCAL_1[0] | LOCAL_1[3];
				mux IMUX_IO_OCLK = GLOBAL[0] | GLOBAL[1] | GLOBAL[2] | GLOBAL[3] | GLOBAL[4] | GLOBAL[5] | GLOBAL[6] | GLOBAL[7] | LOCAL_0[1] | LOCAL_0[4] | LOCAL_1[1] | LOCAL_1[4];
				mux IMUX_IO_EXTRA = LOCAL_0[1] | LOCAL_0[3] | LOCAL_0[5] | LOCAL_0[7] | LOCAL_1[0] | LOCAL_1[2] | LOCAL_1[4] | LOCAL_1[6];
				progbuf QUAD_H1[0] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf QUAD_H1[2] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf QUAD_H1[4] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf QUAD_H1[6] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf QUAD_H1[8] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf QUAD_H1[10] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf QUAD_H2[1] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf QUAD_H2[3] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf QUAD_H2[5] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf QUAD_H2[7] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf QUAD_H2[9] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf QUAD_H2[11] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf QUAD_H3[0] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf QUAD_H3[2] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf QUAD_H3[4] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf QUAD_H3[6] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf QUAD_H3[8] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf QUAD_H3[10] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf QUAD_H4[1] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf QUAD_H4[3] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf QUAD_H4[5] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf QUAD_H4[7] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf QUAD_H4[9] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf QUAD_H4[11] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf QUAD_V1[0] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf QUAD_V1[1] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf QUAD_V1[2] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf QUAD_V1[3] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf QUAD_V2[0] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf QUAD_V2[1] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf QUAD_V2[2] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf QUAD_V2[3] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf QUAD_V3[0] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf QUAD_V3[1] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf QUAD_V3[2] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf QUAD_V3[3] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf QUAD_V4[0] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf QUAD_V4[1] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf QUAD_V4[2] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf QUAD_V4[3] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf LONG_H1[0] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf LONG_H2[1] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf LONG_H3[0] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf LONG_H4[1] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf LONG_H5[0] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf LONG_H6[1] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf LONG_H7[0] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf LONG_H8[1] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf LONG_H9[0] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf LONG_H10[1] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf LONG_H11[0] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf LONG_H12[1] = OUT_LC[3] @XXX57005[57005][57005];
				proginv IMUX_IO_ICLK_OPTINV = IMUX_IO_ICLK @XXX57005[57005][57005];
				proginv IMUX_IO_OCLK_OPTINV = IMUX_IO_OCLK @XXX57005[57005][57005];
			}

			bel IOI[0] {
				input CE = IMUX_CE;
				output DIN0 = OUT_LC[0], OUT_LC[4];
				output DIN1 = OUT_LC[1], OUT_LC[5];
				input DOUT0 = IMUX_IO_DOUT0[0];
				input DOUT1 = IMUX_IO_DOUT1[0];
				input ICLK = IMUX_IO_ICLK_OPTINV;
				input OCLK = IMUX_IO_OCLK_OPTINV;
				input OE = IMUX_IO_OE[0];
			}

			bel IOI[1] {
				input CE = IMUX_CE;
				output DIN0 = OUT_LC[2], OUT_LC[6];
				output DIN1 = OUT_LC[3], OUT_LC[7];
				input DOUT0 = IMUX_IO_DOUT0[1];
				input DOUT1 = IMUX_IO_DOUT1[1];
				input ICLK = IMUX_IO_ICLK_OPTINV;
				input OCLK = IMUX_IO_OCLK_OPTINV;
				input OE = IMUX_IO_OE[1];
			}

			// wire IMUX_CE                        IOI[0].CE IOI[1].CE
			// wire IMUX_IO_DOUT0[0]               IOI[0].DOUT0
			// wire IMUX_IO_DOUT0[1]               IOI[1].DOUT0
			// wire IMUX_IO_DOUT1[0]               IOI[0].DOUT1
			// wire IMUX_IO_DOUT1[1]               IOI[1].DOUT1
			// wire IMUX_IO_OE[0]                  IOI[0].OE
			// wire IMUX_IO_OE[1]                  IOI[1].OE
			// wire IMUX_IO_ICLK_OPTINV            IOI[0].ICLK IOI[1].ICLK
			// wire IMUX_IO_OCLK_OPTINV            IOI[0].OCLK IOI[1].OCLK
			// wire OUT_LC[0]                      IOI[0].DIN0
			// wire OUT_LC[1]                      IOI[0].DIN1
			// wire OUT_LC[2]                      IOI[1].DIN0
			// wire OUT_LC[3]                      IOI[1].DIN1
			// wire OUT_LC[4]                      IOI[0].DIN0
			// wire OUT_LC[5]                      IOI[0].DIN1
			// wire OUT_LC[6]                      IOI[1].DIN0
			// wire OUT_LC[7]                      IOI[1].DIN1
		}

		tile_class IOI_W_L08 {
			cell CELL;
			bitrect MAIN: Horizontal (16, 18);

			switchbox INT {
				mux QUAD_H0[1] = QUAD_H2[1] | QUAD_V0[0] | QUAD_V4[0];
				mux QUAD_H0[7] = QUAD_H2[7] | QUAD_V0[1] | QUAD_V4[1];
				mux QUAD_H1[0] = QUAD_H3[0] | QUAD_V0[2] | QUAD_V4[2];
				mux QUAD_H1[6] = QUAD_H3[6] | QUAD_V0[3] | QUAD_V4[3];
				mux QUAD_H2[1] = QUAD_H0[1] | QUAD_V0[0] | QUAD_V4[0];
				mux QUAD_H2[7] = QUAD_H0[7] | QUAD_V0[1] | QUAD_V4[1];
				mux QUAD_H3[0] = QUAD_H1[0] | QUAD_V0[2] | QUAD_V4[2];
				mux QUAD_H3[6] = QUAD_H1[6] | QUAD_V0[3] | QUAD_V4[3];
				mux QUAD_V0[0] = QUAD_H0[1] | QUAD_H2[1] | QUAD_V4[0];
				mux QUAD_V0[1] = QUAD_H0[7] | QUAD_H2[7] | QUAD_V4[1];
				mux QUAD_V0[2] = QUAD_H1[0] | QUAD_H3[0] | QUAD_V4[2];
				mux QUAD_V0[3] = QUAD_H1[6] | QUAD_H3[6] | QUAD_V4[3];
				mux QUAD_V4[0] = QUAD_H0[1] | QUAD_H2[1] | QUAD_V0[0];
				mux QUAD_V4[1] = QUAD_H0[7] | QUAD_H2[7] | QUAD_V0[1];
				mux QUAD_V4[2] = QUAD_H1[0] | QUAD_H3[0] | QUAD_V0[2];
				mux QUAD_V4[3] = QUAD_H1[6] | QUAD_H3[6] | QUAD_V0[3];
				mux LOCAL_0[0] = QUAD_H0[0] | QUAD_H0[8] | QUAD_H1[5] | QUAD_H2[0] | QUAD_H2[8] | QUAD_H3[5] | QUAD_V2[0] | QUAD_V4[0] | LONG_H0[0] | LONG_H4[0] | LONG_H8[0] | OUT_LC_W[0] | OUT_LC_WN[0] | OUT_LC_WS[0];
				mux LOCAL_0[1] = QUAD_H0[1] | QUAD_H0[9] | QUAD_H1[4] | QUAD_H2[1] | QUAD_H2[9] | QUAD_H3[4] | QUAD_V2[1] | QUAD_V4[1] | LONG_H0[1] | LONG_H4[1] | LONG_H8[1] | OUT_LC_W[1] | OUT_LC_WN[1] | OUT_LC_WS[1];
				mux LOCAL_0[2] = QUAD_H0[2] | QUAD_H0[10] | QUAD_H1[7] | QUAD_H2[2] | QUAD_H2[10] | QUAD_H3[7] | QUAD_V2[2] | QUAD_V4[2] | LONG_H1[1] | LONG_H5[1] | LONG_H9[1] | OUT_LC_W[2] | OUT_LC_WN[2] | OUT_LC_WS[2];
				mux LOCAL_0[3] = QUAD_H0[3] | QUAD_H0[11] | QUAD_H1[6] | QUAD_H2[3] | QUAD_H2[11] | QUAD_H3[6] | QUAD_V2[3] | QUAD_V4[3] | LONG_H1[0] | LONG_H5[0] | LONG_H9[0] | OUT_LC_W[3] | OUT_LC_WN[3] | OUT_LC_WS[3];
				mux LOCAL_0[4] = QUAD_H0[4] | QUAD_H1[1] | QUAD_H1[9] | QUAD_H2[4] | QUAD_H3[1] | QUAD_H3[9] | QUAD_V1[0] | QUAD_V3[0] | LONG_H2[0] | LONG_H6[0] | LONG_H10[0] | OUT_LC_W[4] | OUT_LC_WN[4] | OUT_LC_WS[4];
				mux LOCAL_0[5] = QUAD_H0[5] | QUAD_H1[0] | QUAD_H1[8] | QUAD_H2[5] | QUAD_H3[0] | QUAD_H3[8] | QUAD_V1[1] | QUAD_V3[1] | LONG_H2[1] | LONG_H6[1] | LONG_H10[1] | OUT_LC_W[5] | OUT_LC_WN[5] | OUT_LC_WS[5];
				mux LOCAL_0[6] = QUAD_H0[6] | QUAD_H1[3] | QUAD_H1[11] | QUAD_H2[6] | QUAD_H3[3] | QUAD_H3[11] | QUAD_V1[2] | QUAD_V3[2] | LONG_H3[1] | LONG_H7[1] | LONG_H11[1] | OUT_LC_W[6] | OUT_LC_WN[6] | OUT_LC_WS[6];
				mux LOCAL_0[7] = QUAD_H0[7] | QUAD_H1[2] | QUAD_H1[10] | QUAD_H2[7] | QUAD_H3[2] | QUAD_H3[10] | QUAD_V1[3] | QUAD_V3[3] | LONG_H3[0] | LONG_H7[0] | LONG_H11[0] | OUT_LC_W[7] | OUT_LC_WN[7] | OUT_LC_WS[7];
				mux LOCAL_1[0] = QUAD_H0[0] | QUAD_H0[8] | QUAD_H1[5] | QUAD_H2[0] | QUAD_H2[8] | QUAD_H3[5] | QUAD_V2[0] | QUAD_V4[0] | LONG_H0[0] | LONG_H4[0] | LONG_H8[0] | OUT_LC_W[0] | OUT_LC_WN[0] | OUT_LC_WS[0];
				mux LOCAL_1[1] = QUAD_H0[1] | QUAD_H0[9] | QUAD_H1[4] | QUAD_H2[1] | QUAD_H2[9] | QUAD_H3[4] | QUAD_V2[1] | QUAD_V4[1] | LONG_H0[1] | LONG_H4[1] | LONG_H8[1] | OUT_LC_W[1] | OUT_LC_WN[1] | OUT_LC_WS[1];
				mux LOCAL_1[2] = QUAD_H0[2] | QUAD_H0[10] | QUAD_H1[7] | QUAD_H2[2] | QUAD_H2[10] | QUAD_H3[7] | QUAD_V2[2] | QUAD_V4[2] | LONG_H1[1] | LONG_H5[1] | LONG_H9[1] | OUT_LC_W[2] | OUT_LC_WN[2] | OUT_LC_WS[2];
				mux LOCAL_1[3] = QUAD_H0[3] | QUAD_H0[11] | QUAD_H1[6] | QUAD_H2[3] | QUAD_H2[11] | QUAD_H3[6] | QUAD_V2[3] | QUAD_V4[3] | LONG_H1[0] | LONG_H5[0] | LONG_H9[0] | OUT_LC_W[3] | OUT_LC_WN[3] | OUT_LC_WS[3];
				mux LOCAL_1[4] = QUAD_H0[4] | QUAD_H1[1] | QUAD_H1[9] | QUAD_H2[4] | QUAD_H3[1] | QUAD_H3[9] | QUAD_V1[0] | QUAD_V3[0] | LONG_H2[0] | LONG_H6[0] | LONG_H10[0] | OUT_LC_W[4] | OUT_LC_WN[4] | OUT_LC_WS[4];
				mux LOCAL_1[5] = QUAD_H0[5] | QUAD_H1[0] | QUAD_H1[8] | QUAD_H2[5] | QUAD_H3[0] | QUAD_H3[8] | QUAD_V1[1] | QUAD_V3[1] | LONG_H2[1] | LONG_H6[1] | LONG_H10[1] | OUT_LC_W[5] | OUT_LC_WN[5] | OUT_LC_WS[5];
				mux LOCAL_1[6] = QUAD_H0[6] | QUAD_H1[3] | QUAD_H1[11] | QUAD_H2[6] | QUAD_H3[3] | QUAD_H3[11] | QUAD_V1[2] | QUAD_V3[2] | LONG_H3[1] | LONG_H7[1] | LONG_H11[1] | OUT_LC_W[6] | OUT_LC_WN[6] | OUT_LC_WS[6];
				mux LOCAL_1[7] = QUAD_H0[7] | QUAD_H1[2] | QUAD_H1[10] | QUAD_H2[7] | QUAD_H3[2] | QUAD_H3[10] | QUAD_V1[3] | QUAD_V3[3] | LONG_H3[0] | LONG_H7[0] | LONG_H11[0] | OUT_LC_W[7] | OUT_LC_WN[7] | OUT_LC_WS[7];
				mux IMUX_CE = GLOBAL[1] | GLOBAL[3] | GLOBAL[5] | GLOBAL[7] | LOCAL_0[2] | LOCAL_0[5] | LOCAL_1[2] | LOCAL_1[5];
				mux IMUX_IO_DOUT0[0] = LOCAL_0[0] | LOCAL_0[2] | LOCAL_0[4] | LOCAL_0[6] | LOCAL_1[1] | LOCAL_1[3] | LOCAL_1[5] | LOCAL_1[7];
				mux IMUX_IO_DOUT0[1] = LOCAL_0[1] | LOCAL_0[3] | LOCAL_0[5] | LOCAL_0[7] | LOCAL_1[0] | LOCAL_1[2] | LOCAL_1[4] | LOCAL_1[6];
				mux IMUX_IO_DOUT1[0] = LOCAL_0[1] | LOCAL_0[3] | LOCAL_0[5] | LOCAL_0[7] | LOCAL_1[0] | LOCAL_1[2] | LOCAL_1[4] | LOCAL_1[6];
				mux IMUX_IO_DOUT1[1] = LOCAL_0[0] | LOCAL_0[2] | LOCAL_0[4] | LOCAL_0[6] | LOCAL_1[1] | LOCAL_1[3] | LOCAL_1[5] | LOCAL_1[7];
				mux IMUX_IO_OE[0] = LOCAL_0[1] | LOCAL_0[3] | LOCAL_0[5] | LOCAL_0[7] | LOCAL_1[0] | LOCAL_1[2] | LOCAL_1[4] | LOCAL_1[6];
				mux IMUX_IO_OE[1] = LOCAL_0[0] | LOCAL_0[2] | LOCAL_0[4] | LOCAL_0[6] | LOCAL_1[1] | LOCAL_1[3] | LOCAL_1[5] | LOCAL_1[7];
				mux IMUX_IO_ICLK = GLOBAL[0] | GLOBAL[1] | GLOBAL[2] | GLOBAL[3] | GLOBAL[4] | GLOBAL[5] | GLOBAL[6] | GLOBAL[7] | LOCAL_0[0] | LOCAL_0[3] | LOCAL_1[0] | LOCAL_1[3];
				mux IMUX_IO_OCLK = GLOBAL[0] | GLOBAL[1] | GLOBAL[2] | GLOBAL[3] | GLOBAL[4] | GLOBAL[5] | GLOBAL[6] | GLOBAL[7] | LOCAL_0[1] | LOCAL_0[4] | LOCAL_1[1] | LOCAL_1[4];
				mux IMUX_IO_EXTRA = LOCAL_0[1] | LOCAL_0[3] | LOCAL_0[5] | LOCAL_0[7] | LOCAL_1[0] | LOCAL_1[2] | LOCAL_1[4] | LOCAL_1[6];
				progbuf QUAD_H0[0] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf QUAD_H0[2] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf QUAD_H0[4] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf QUAD_H0[6] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf QUAD_H0[8] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf QUAD_H0[10] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf QUAD_H1[1] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf QUAD_H1[3] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf QUAD_H1[5] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf QUAD_H1[7] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf QUAD_H1[9] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf QUAD_H1[11] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf QUAD_H2[0] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf QUAD_H2[2] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf QUAD_H2[4] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf QUAD_H2[6] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf QUAD_H2[8] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf QUAD_H2[10] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf QUAD_H3[1] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf QUAD_H3[3] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf QUAD_H3[5] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf QUAD_H3[7] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf QUAD_H3[9] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf QUAD_H3[11] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf QUAD_V1[0] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf QUAD_V1[1] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf QUAD_V1[2] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf QUAD_V1[3] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf QUAD_V2[0] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf QUAD_V2[1] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf QUAD_V2[2] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf QUAD_V2[3] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf QUAD_V3[0] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf QUAD_V3[1] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf QUAD_V3[2] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf QUAD_V3[3] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf QUAD_V4[0] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf QUAD_V4[1] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf QUAD_V4[2] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf QUAD_V4[3] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf LONG_H0[0] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf LONG_H1[1] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf LONG_H2[0] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf LONG_H3[1] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf LONG_H4[0] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf LONG_H5[1] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf LONG_H6[0] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf LONG_H7[1] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf LONG_H8[0] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf LONG_H9[1] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf LONG_H10[0] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf LONG_H11[1] = OUT_LC[3] @XXX57005[57005][57005];
				proginv IMUX_IO_ICLK_OPTINV = IMUX_IO_ICLK @XXX57005[57005][57005];
				proginv IMUX_IO_OCLK_OPTINV = IMUX_IO_OCLK @XXX57005[57005][57005];
			}

			bel IOI[0] {
				input CE = IMUX_CE;
				output DIN0 = OUT_LC[0], OUT_LC[4];
				output DIN1 = OUT_LC[1], OUT_LC[5];
				input DOUT0 = IMUX_IO_DOUT0[0];
				input DOUT1 = IMUX_IO_DOUT1[0];
				input ICLK = IMUX_IO_ICLK_OPTINV;
				input OCLK = IMUX_IO_OCLK_OPTINV;
				input OE = IMUX_IO_OE[0];
			}

			bel IOI[1] {
				input CE = IMUX_CE;
				output DIN0 = OUT_LC[2], OUT_LC[6];
				output DIN1 = OUT_LC[3], OUT_LC[7];
				input DOUT0 = IMUX_IO_DOUT0[1];
				input DOUT1 = IMUX_IO_DOUT1[1];
				input ICLK = IMUX_IO_ICLK_OPTINV;
				input OCLK = IMUX_IO_OCLK_OPTINV;
				input OE = IMUX_IO_OE[1];
			}

			// wire IMUX_CE                        IOI[0].CE IOI[1].CE
			// wire IMUX_IO_DOUT0[0]               IOI[0].DOUT0
			// wire IMUX_IO_DOUT0[1]               IOI[1].DOUT0
			// wire IMUX_IO_DOUT1[0]               IOI[0].DOUT1
			// wire IMUX_IO_DOUT1[1]               IOI[1].DOUT1
			// wire IMUX_IO_OE[0]                  IOI[0].OE
			// wire IMUX_IO_OE[1]                  IOI[1].OE
			// wire IMUX_IO_ICLK_OPTINV            IOI[0].ICLK IOI[1].ICLK
			// wire IMUX_IO_OCLK_OPTINV            IOI[0].OCLK IOI[1].OCLK
			// wire OUT_LC[0]                      IOI[0].DIN0
			// wire OUT_LC[1]                      IOI[0].DIN1
			// wire OUT_LC[2]                      IOI[1].DIN0
			// wire OUT_LC[3]                      IOI[1].DIN1
			// wire OUT_LC[4]                      IOI[0].DIN0
			// wire OUT_LC[5]                      IOI[0].DIN1
			// wire OUT_LC[6]                      IOI[1].DIN0
			// wire OUT_LC[7]                      IOI[1].DIN1
		}

		tile_class IOI_E_L08 {
			cell CELL;
			bitrect MAIN: Horizontal (16, 18);

			switchbox INT {
				mux QUAD_H1[1] = QUAD_H3[1] | QUAD_V0[0] | QUAD_V4[0];
				mux QUAD_H1[7] = QUAD_H3[7] | QUAD_V0[1] | QUAD_V4[1];
				mux QUAD_H2[0] = QUAD_H4[0] | QUAD_V0[2] | QUAD_V4[2];
				mux QUAD_H2[6] = QUAD_H4[6] | QUAD_V0[3] | QUAD_V4[3];
				mux QUAD_H3[1] = QUAD_H1[1] | QUAD_V0[0] | QUAD_V4[0];
				mux QUAD_H3[7] = QUAD_H1[7] | QUAD_V0[1] | QUAD_V4[1];
				mux QUAD_H4[0] = QUAD_H2[0] | QUAD_V0[2] | QUAD_V4[2];
				mux QUAD_H4[6] = QUAD_H2[6] | QUAD_V0[3] | QUAD_V4[3];
				mux QUAD_V0[0] = QUAD_H1[1] | QUAD_H3[1] | QUAD_V4[0];
				mux QUAD_V0[1] = QUAD_H1[7] | QUAD_H3[7] | QUAD_V4[1];
				mux QUAD_V0[2] = QUAD_H2[0] | QUAD_H4[0] | QUAD_V4[2];
				mux QUAD_V0[3] = QUAD_H2[6] | QUAD_H4[6] | QUAD_V4[3];
				mux QUAD_V4[0] = QUAD_H1[1] | QUAD_H3[1] | QUAD_V0[0];
				mux QUAD_V4[1] = QUAD_H1[7] | QUAD_H3[7] | QUAD_V0[1];
				mux QUAD_V4[2] = QUAD_H2[0] | QUAD_H4[0] | QUAD_V0[2];
				mux QUAD_V4[3] = QUAD_H2[6] | QUAD_H4[6] | QUAD_V0[3];
				mux LOCAL_0[0] = QUAD_H1[0] | QUAD_H1[8] | QUAD_H2[5] | QUAD_H3[0] | QUAD_H3[8] | QUAD_H4[5] | QUAD_V2[0] | QUAD_V4[0] | LONG_H1[0] | LONG_H5[0] | LONG_H9[0] | OUT_LC_E[0] | OUT_LC_EN[0] | OUT_LC_ES[0];
				mux LOCAL_0[1] = QUAD_H1[1] | QUAD_H1[9] | QUAD_H2[4] | QUAD_H3[1] | QUAD_H3[9] | QUAD_H4[4] | QUAD_V2[1] | QUAD_V4[1] | LONG_H1[1] | LONG_H5[1] | LONG_H9[1] | OUT_LC_E[1] | OUT_LC_EN[1] | OUT_LC_ES[1];
				mux LOCAL_0[2] = QUAD_H1[2] | QUAD_H1[10] | QUAD_H2[7] | QUAD_H3[2] | QUAD_H3[10] | QUAD_H4[7] | QUAD_V2[2] | QUAD_V4[2] | LONG_H2[1] | LONG_H6[1] | LONG_H10[1] | OUT_LC_E[2] | OUT_LC_EN[2] | OUT_LC_ES[2];
				mux LOCAL_0[3] = QUAD_H1[3] | QUAD_H1[11] | QUAD_H2[6] | QUAD_H3[3] | QUAD_H3[11] | QUAD_H4[6] | QUAD_V2[3] | QUAD_V4[3] | LONG_H2[0] | LONG_H6[0] | LONG_H10[0] | OUT_LC_E[3] | OUT_LC_EN[3] | OUT_LC_ES[3];
				mux LOCAL_0[4] = QUAD_H1[4] | QUAD_H2[1] | QUAD_H2[9] | QUAD_H3[4] | QUAD_H4[1] | QUAD_H4[9] | QUAD_V1[0] | QUAD_V3[0] | LONG_H3[0] | LONG_H7[0] | LONG_H11[0] | OUT_LC_E[4] | OUT_LC_EN[4] | OUT_LC_ES[4];
				mux LOCAL_0[5] = QUAD_H1[5] | QUAD_H2[0] | QUAD_H2[8] | QUAD_H3[5] | QUAD_H4[0] | QUAD_H4[8] | QUAD_V1[1] | QUAD_V3[1] | LONG_H3[1] | LONG_H7[1] | LONG_H11[1] | OUT_LC_E[5] | OUT_LC_EN[5] | OUT_LC_ES[5];
				mux LOCAL_0[6] = QUAD_H1[6] | QUAD_H2[3] | QUAD_H2[11] | QUAD_H3[6] | QUAD_H4[3] | QUAD_H4[11] | QUAD_V1[2] | QUAD_V3[2] | LONG_H4[1] | LONG_H8[1] | LONG_H12[1] | OUT_LC_E[6] | OUT_LC_EN[6] | OUT_LC_ES[6];
				mux LOCAL_0[7] = QUAD_H1[7] | QUAD_H2[2] | QUAD_H2[10] | QUAD_H3[7] | QUAD_H4[2] | QUAD_H4[10] | QUAD_V1[3] | QUAD_V3[3] | LONG_H4[0] | LONG_H8[0] | LONG_H12[0] | OUT_LC_E[7] | OUT_LC_EN[7] | OUT_LC_ES[7];
				mux LOCAL_1[0] = QUAD_H1[0] | QUAD_H1[8] | QUAD_H2[5] | QUAD_H3[0] | QUAD_H3[8] | QUAD_H4[5] | QUAD_V2[0] | QUAD_V4[0] | LONG_H1[0] | LONG_H5[0] | LONG_H9[0] | OUT_LC_E[0] | OUT_LC_EN[0] | OUT_LC_ES[0];
				mux LOCAL_1[1] = QUAD_H1[1] | QUAD_H1[9] | QUAD_H2[4] | QUAD_H3[1] | QUAD_H3[9] | QUAD_H4[4] | QUAD_V2[1] | QUAD_V4[1] | LONG_H1[1] | LONG_H5[1] | LONG_H9[1] | OUT_LC_E[1] | OUT_LC_EN[1] | OUT_LC_ES[1];
				mux LOCAL_1[2] = QUAD_H1[2] | QUAD_H1[10] | QUAD_H2[7] | QUAD_H3[2] | QUAD_H3[10] | QUAD_H4[7] | QUAD_V2[2] | QUAD_V4[2] | LONG_H2[1] | LONG_H6[1] | LONG_H10[1] | OUT_LC_E[2] | OUT_LC_EN[2] | OUT_LC_ES[2];
				mux LOCAL_1[3] = QUAD_H1[3] | QUAD_H1[11] | QUAD_H2[6] | QUAD_H3[3] | QUAD_H3[11] | QUAD_H4[6] | QUAD_V2[3] | QUAD_V4[3] | LONG_H2[0] | LONG_H6[0] | LONG_H10[0] | OUT_LC_E[3] | OUT_LC_EN[3] | OUT_LC_ES[3];
				mux LOCAL_1[4] = QUAD_H1[4] | QUAD_H2[1] | QUAD_H2[9] | QUAD_H3[4] | QUAD_H4[1] | QUAD_H4[9] | QUAD_V1[0] | QUAD_V3[0] | LONG_H3[0] | LONG_H7[0] | LONG_H11[0] | OUT_LC_E[4] | OUT_LC_EN[4] | OUT_LC_ES[4];
				mux LOCAL_1[5] = QUAD_H1[5] | QUAD_H2[0] | QUAD_H2[8] | QUAD_H3[5] | QUAD_H4[0] | QUAD_H4[8] | QUAD_V1[1] | QUAD_V3[1] | LONG_H3[1] | LONG_H7[1] | LONG_H11[1] | OUT_LC_E[5] | OUT_LC_EN[5] | OUT_LC_ES[5];
				mux LOCAL_1[6] = QUAD_H1[6] | QUAD_H2[3] | QUAD_H2[11] | QUAD_H3[6] | QUAD_H4[3] | QUAD_H4[11] | QUAD_V1[2] | QUAD_V3[2] | LONG_H4[1] | LONG_H8[1] | LONG_H12[1] | OUT_LC_E[6] | OUT_LC_EN[6] | OUT_LC_ES[6];
				mux LOCAL_1[7] = QUAD_H1[7] | QUAD_H2[2] | QUAD_H2[10] | QUAD_H3[7] | QUAD_H4[2] | QUAD_H4[10] | QUAD_V1[3] | QUAD_V3[3] | LONG_H4[0] | LONG_H8[0] | LONG_H12[0] | OUT_LC_E[7] | OUT_LC_EN[7] | OUT_LC_ES[7];
				mux IMUX_CE = GLOBAL[1] | GLOBAL[3] | GLOBAL[5] | GLOBAL[7] | LOCAL_0[2] | LOCAL_0[5] | LOCAL_1[2] | LOCAL_1[5];
				mux IMUX_IO_DOUT0[0] = LOCAL_0[0] | LOCAL_0[2] | LOCAL_0[4] | LOCAL_0[6] | LOCAL_1[1] | LOCAL_1[3] | LOCAL_1[5] | LOCAL_1[7];
				mux IMUX_IO_DOUT0[1] = LOCAL_0[1] | LOCAL_0[3] | LOCAL_0[5] | LOCAL_0[7] | LOCAL_1[0] | LOCAL_1[2] | LOCAL_1[4] | LOCAL_1[6];
				mux IMUX_IO_DOUT1[0] = LOCAL_0[1] | LOCAL_0[3] | LOCAL_0[5] | LOCAL_0[7] | LOCAL_1[0] | LOCAL_1[2] | LOCAL_1[4] | LOCAL_1[6];
				mux IMUX_IO_DOUT1[1] = LOCAL_0[0] | LOCAL_0[2] | LOCAL_0[4] | LOCAL_0[6] | LOCAL_1[1] | LOCAL_1[3] | LOCAL_1[5] | LOCAL_1[7];
				mux IMUX_IO_OE[0] = LOCAL_0[1] | LOCAL_0[3] | LOCAL_0[5] | LOCAL_0[7] | LOCAL_1[0] | LOCAL_1[2] | LOCAL_1[4] | LOCAL_1[6];
				mux IMUX_IO_OE[1] = LOCAL_0[0] | LOCAL_0[2] | LOCAL_0[4] | LOCAL_0[6] | LOCAL_1[1] | LOCAL_1[3] | LOCAL_1[5] | LOCAL_1[7];
				mux IMUX_IO_ICLK = GLOBAL[0] | GLOBAL[1] | GLOBAL[2] | GLOBAL[3] | GLOBAL[4] | GLOBAL[5] | GLOBAL[6] | GLOBAL[7] | LOCAL_0[0] | LOCAL_0[3] | LOCAL_1[0] | LOCAL_1[3];
				mux IMUX_IO_OCLK = GLOBAL[0] | GLOBAL[1] | GLOBAL[2] | GLOBAL[3] | GLOBAL[4] | GLOBAL[5] | GLOBAL[6] | GLOBAL[7] | LOCAL_0[1] | LOCAL_0[4] | LOCAL_1[1] | LOCAL_1[4];
				mux IMUX_IO_EXTRA = LOCAL_0[1] | LOCAL_0[3] | LOCAL_0[5] | LOCAL_0[7] | LOCAL_1[0] | LOCAL_1[2] | LOCAL_1[4] | LOCAL_1[6];
				progbuf QUAD_H1[0] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf QUAD_H1[2] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf QUAD_H1[4] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf QUAD_H1[6] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf QUAD_H1[8] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf QUAD_H1[10] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf QUAD_H2[1] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf QUAD_H2[3] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf QUAD_H2[5] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf QUAD_H2[7] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf QUAD_H2[9] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf QUAD_H2[11] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf QUAD_H3[0] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf QUAD_H3[2] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf QUAD_H3[4] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf QUAD_H3[6] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf QUAD_H3[8] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf QUAD_H3[10] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf QUAD_H4[1] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf QUAD_H4[3] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf QUAD_H4[5] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf QUAD_H4[7] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf QUAD_H4[9] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf QUAD_H4[11] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf QUAD_V1[0] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf QUAD_V1[1] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf QUAD_V1[2] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf QUAD_V1[3] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf QUAD_V2[0] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf QUAD_V2[1] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf QUAD_V2[2] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf QUAD_V2[3] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf QUAD_V3[0] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf QUAD_V3[1] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf QUAD_V3[2] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf QUAD_V3[3] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf QUAD_V4[0] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf QUAD_V4[1] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf QUAD_V4[2] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf QUAD_V4[3] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf LONG_H1[0] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf LONG_H2[1] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf LONG_H3[0] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf LONG_H4[1] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf LONG_H5[0] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf LONG_H6[1] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf LONG_H7[0] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf LONG_H8[1] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf LONG_H9[0] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf LONG_H10[1] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf LONG_H11[0] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf LONG_H12[1] = OUT_LC[3] @XXX57005[57005][57005];
				proginv IMUX_IO_ICLK_OPTINV = IMUX_IO_ICLK @XXX57005[57005][57005];
				proginv IMUX_IO_OCLK_OPTINV = IMUX_IO_OCLK @XXX57005[57005][57005];
			}

			bel IOI[0] {
				input CE = IMUX_CE;
				output DIN0 = OUT_LC[0], OUT_LC[4];
				output DIN1 = OUT_LC[1], OUT_LC[5];
				input DOUT0 = IMUX_IO_DOUT0[0];
				input DOUT1 = IMUX_IO_DOUT1[0];
				input ICLK = IMUX_IO_ICLK_OPTINV;
				input OCLK = IMUX_IO_OCLK_OPTINV;
				input OE = IMUX_IO_OE[0];
			}

			bel IOI[1] {
				input CE = IMUX_CE;
				output DIN0 = OUT_LC[2], OUT_LC[6];
				output DIN1 = OUT_LC[3], OUT_LC[7];
				input DOUT0 = IMUX_IO_DOUT0[1];
				input DOUT1 = IMUX_IO_DOUT1[1];
				input ICLK = IMUX_IO_ICLK_OPTINV;
				input OCLK = IMUX_IO_OCLK_OPTINV;
				input OE = IMUX_IO_OE[1];
			}

			// wire IMUX_CE                        IOI[0].CE IOI[1].CE
			// wire IMUX_IO_DOUT0[0]               IOI[0].DOUT0
			// wire IMUX_IO_DOUT0[1]               IOI[1].DOUT0
			// wire IMUX_IO_DOUT1[0]               IOI[0].DOUT1
			// wire IMUX_IO_DOUT1[1]               IOI[1].DOUT1
			// wire IMUX_IO_OE[0]                  IOI[0].OE
			// wire IMUX_IO_OE[1]                  IOI[1].OE
			// wire IMUX_IO_ICLK_OPTINV            IOI[0].ICLK IOI[1].ICLK
			// wire IMUX_IO_OCLK_OPTINV            IOI[0].OCLK IOI[1].OCLK
			// wire OUT_LC[0]                      IOI[0].DIN0
			// wire OUT_LC[1]                      IOI[0].DIN1
			// wire OUT_LC[2]                      IOI[1].DIN0
			// wire OUT_LC[3]                      IOI[1].DIN1
			// wire OUT_LC[4]                      IOI[0].DIN0
			// wire OUT_LC[5]                      IOI[0].DIN1
			// wire OUT_LC[6]                      IOI[1].DIN0
			// wire OUT_LC[7]                      IOI[1].DIN1
		}

		tile_class IOI_S_L04 {
			cell CELL;
			bitrect MAIN: Horizontal (16, 42);

			switchbox INT {
				mux QUAD_H0[0] = QUAD_H4[0] | QUAD_V1[0] | QUAD_V3[0];
				mux QUAD_H0[1] = QUAD_H4[1] | QUAD_V1[6] | QUAD_V3[6];
				mux QUAD_H0[2] = QUAD_H4[2] | QUAD_V0[1] | QUAD_V2[1];
				mux QUAD_H0[3] = QUAD_H4[3] | QUAD_V0[7] | QUAD_V2[7];
				mux QUAD_H4[0] = QUAD_H0[0] | QUAD_V1[0] | QUAD_V3[0];
				mux QUAD_H4[1] = QUAD_H0[1] | QUAD_V1[6] | QUAD_V3[6];
				mux QUAD_H4[2] = QUAD_H0[2] | QUAD_V0[1] | QUAD_V2[1];
				mux QUAD_H4[3] = QUAD_H0[3] | QUAD_V0[7] | QUAD_V2[7];
				mux QUAD_V0[1] = QUAD_H0[2] | QUAD_H4[2] | QUAD_V2[1];
				mux QUAD_V0[7] = QUAD_H0[3] | QUAD_H4[3] | QUAD_V2[7];
				mux QUAD_V1[0] = QUAD_H0[0] | QUAD_H4[0] | QUAD_V3[0];
				mux QUAD_V1[6] = QUAD_H0[1] | QUAD_H4[1] | QUAD_V3[6];
				mux QUAD_V2[1] = QUAD_H0[2] | QUAD_H4[2] | QUAD_V0[1];
				mux QUAD_V2[7] = QUAD_H0[3] | QUAD_H4[3] | QUAD_V0[7];
				mux QUAD_V3[0] = QUAD_H0[0] | QUAD_H4[0] | QUAD_V1[0];
				mux QUAD_V3[6] = QUAD_H0[1] | QUAD_H4[1] | QUAD_V1[6];
				mux LOCAL_0[0] = QUAD_H0[0] | QUAD_H2[0] | QUAD_V0[4] | QUAD_V1[1] | QUAD_V1[9] | QUAD_V2[4] | QUAD_V3[1] | QUAD_V3[9] | LONG_V3[1] | LONG_V7[1] | LONG_V11[1] | OUT_LC_S[0] | OUT_LC_ES[0] | OUT_LC_WS[0];
				mux LOCAL_0[1] = QUAD_H0[1] | QUAD_H2[1] | QUAD_V0[5] | QUAD_V1[0] | QUAD_V1[8] | QUAD_V2[5] | QUAD_V3[0] | QUAD_V3[8] | LONG_V3[0] | LONG_V7[0] | LONG_V11[0] | OUT_LC_S[1] | OUT_LC_ES[1] | OUT_LC_WS[1];
				mux LOCAL_0[2] = QUAD_H0[2] | QUAD_H2[2] | QUAD_V0[6] | QUAD_V1[3] | QUAD_V1[11] | QUAD_V2[6] | QUAD_V3[3] | QUAD_V3[11] | LONG_V2[0] | LONG_V6[0] | LONG_V10[0] | OUT_LC_S[2] | OUT_LC_ES[2] | OUT_LC_WS[2];
				mux LOCAL_0[3] = QUAD_H0[3] | QUAD_H2[3] | QUAD_V0[7] | QUAD_V1[2] | QUAD_V1[10] | QUAD_V2[7] | QUAD_V3[2] | QUAD_V3[10] | LONG_V2[1] | LONG_V6[1] | LONG_V10[1] | OUT_LC_S[3] | OUT_LC_ES[3] | OUT_LC_WS[3];
				mux LOCAL_0[4] = QUAD_H1[0] | QUAD_H3[0] | QUAD_V0[0] | QUAD_V0[8] | QUAD_V1[5] | QUAD_V2[0] | QUAD_V2[8] | QUAD_V3[5] | LONG_V1[1] | LONG_V5[1] | LONG_V9[1] | OUT_LC_S[4] | OUT_LC_ES[4] | OUT_LC_WS[4];
				mux LOCAL_0[5] = QUAD_H1[1] | QUAD_H3[1] | QUAD_V0[1] | QUAD_V0[9] | QUAD_V1[4] | QUAD_V2[1] | QUAD_V2[9] | QUAD_V3[4] | LONG_V1[0] | LONG_V5[0] | LONG_V9[0] | OUT_LC_S[5] | OUT_LC_ES[5] | OUT_LC_WS[5];
				mux LOCAL_0[6] = QUAD_H1[2] | QUAD_H3[2] | QUAD_V0[2] | QUAD_V0[10] | QUAD_V1[7] | QUAD_V2[2] | QUAD_V2[10] | QUAD_V3[7] | LONG_V0[0] | LONG_V4[0] | LONG_V8[0] | OUT_LC_S[6] | OUT_LC_ES[6] | OUT_LC_WS[6];
				mux LOCAL_0[7] = QUAD_H1[3] | QUAD_H3[3] | QUAD_V0[3] | QUAD_V0[11] | QUAD_V1[6] | QUAD_V2[3] | QUAD_V2[11] | QUAD_V3[6] | LONG_V0[1] | LONG_V4[1] | LONG_V8[1] | OUT_LC_S[7] | OUT_LC_ES[7] | OUT_LC_WS[7];
				mux LOCAL_1[0] = QUAD_H0[0] | QUAD_H2[0] | QUAD_V0[4] | QUAD_V1[1] | QUAD_V1[9] | QUAD_V2[4] | QUAD_V3[1] | QUAD_V3[9] | LONG_V3[1] | LONG_V7[1] | LONG_V11[1] | OUT_LC_S[0] | OUT_LC_ES[0] | OUT_LC_WS[0];
				mux LOCAL_1[1] = QUAD_H0[1] | QUAD_H2[1] | QUAD_V0[5] | QUAD_V1[0] | QUAD_V1[8] | QUAD_V2[5] | QUAD_V3[0] | QUAD_V3[8] | LONG_V3[0] | LONG_V7[0] | LONG_V11[0] | OUT_LC_S[1] | OUT_LC_ES[1] | OUT_LC_WS[1];
				mux LOCAL_1[2] = QUAD_H0[2] | QUAD_H2[2] | QUAD_V0[6] | QUAD_V1[3] | QUAD_V1[11] | QUAD_V2[6] | QUAD_V3[3] | QUAD_V3[11] | LONG_V2[0] | LONG_V6[0] | LONG_V10[0] | OUT_LC_S[2] | OUT_LC_ES[2] | OUT_LC_WS[2];
				mux LOCAL_1[3] = QUAD_H0[3] | QUAD_H2[3] | QUAD_V0[7] | QUAD_V1[2] | QUAD_V1[10] | QUAD_V2[7] | QUAD_V3[2] | QUAD_V3[10] | LONG_V2[1] | LONG_V6[1] | LONG_V10[1] | OUT_LC_S[3] | OUT_LC_ES[3] | OUT_LC_WS[3];
				mux LOCAL_1[4] = QUAD_H1[0] | QUAD_H3[0] | QUAD_V0[0] | QUAD_V0[8] | QUAD_V1[5] | QUAD_V2[0] | QUAD_V2[8] | QUAD_V3[5] | LONG_V1[1] | LONG_V5[1] | LONG_V9[1] | OUT_LC_S[4] | OUT_LC_ES[4] | OUT_LC_WS[4];
				mux LOCAL_1[5] = QUAD_H1[1] | QUAD_H3[1] | QUAD_V0[1] | QUAD_V0[9] | QUAD_V1[4] | QUAD_V2[1] | QUAD_V2[9] | QUAD_V3[4] | LONG_V1[0] | LONG_V5[0] | LONG_V9[0] | OUT_LC_S[5] | OUT_LC_ES[5] | OUT_LC_WS[5];
				mux LOCAL_1[6] = QUAD_H1[2] | QUAD_H3[2] | QUAD_V0[2] | QUAD_V0[10] | QUAD_V1[7] | QUAD_V2[2] | QUAD_V2[10] | QUAD_V3[7] | LONG_V0[0] | LONG_V4[0] | LONG_V8[0] | OUT_LC_S[6] | OUT_LC_ES[6] | OUT_LC_WS[6];
				mux LOCAL_1[7] = QUAD_H1[3] | QUAD_H3[3] | QUAD_V0[3] | QUAD_V0[11] | QUAD_V1[6] | QUAD_V2[3] | QUAD_V2[11] | QUAD_V3[6] | LONG_V0[1] | LONG_V4[1] | LONG_V8[1] | OUT_LC_S[7] | OUT_LC_ES[7] | OUT_LC_WS[7];
				mux IMUX_CE = GLOBAL[0] | GLOBAL[2] | GLOBAL[4] | GLOBAL[6] | LOCAL_0[2] | LOCAL_0[5] | LOCAL_1[2] | LOCAL_1[5];
				mux IMUX_IO_DOUT0[0] = LOCAL_0[0] | LOCAL_0[2] | LOCAL_0[4] | LOCAL_0[6] | LOCAL_1[1] | LOCAL_1[3] | LOCAL_1[5] | LOCAL_1[7];
				mux IMUX_IO_DOUT0[1] = LOCAL_0[1] | LOCAL_0[3] | LOCAL_0[5] | LOCAL_0[7] | LOCAL_1[0] | LOCAL_1[2] | LOCAL_1[4] | LOCAL_1[6];
				mux IMUX_IO_DOUT1[0] = LOCAL_0[1] | LOCAL_0[3] | LOCAL_0[5] | LOCAL_0[7] | LOCAL_1[0] | LOCAL_1[2] | LOCAL_1[4] | LOCAL_1[6];
				mux IMUX_IO_DOUT1[1] = LOCAL_0[0] | LOCAL_0[2] | LOCAL_0[4] | LOCAL_0[6] | LOCAL_1[1] | LOCAL_1[3] | LOCAL_1[5] | LOCAL_1[7];
				mux IMUX_IO_OE[0] = LOCAL_0[1] | LOCAL_0[3] | LOCAL_0[5] | LOCAL_0[7] | LOCAL_1[0] | LOCAL_1[2] | LOCAL_1[4] | LOCAL_1[6];
				mux IMUX_IO_OE[1] = LOCAL_0[0] | LOCAL_0[2] | LOCAL_0[4] | LOCAL_0[6] | LOCAL_1[1] | LOCAL_1[3] | LOCAL_1[5] | LOCAL_1[7];
				mux IMUX_IO_ICLK = GLOBAL[0] | GLOBAL[1] | GLOBAL[2] | GLOBAL[3] | GLOBAL[4] | GLOBAL[5] | GLOBAL[6] | GLOBAL[7] | LOCAL_0[0] | LOCAL_0[3] | LOCAL_1[0] | LOCAL_1[3];
				mux IMUX_IO_OCLK = GLOBAL[0] | GLOBAL[1] | GLOBAL[2] | GLOBAL[3] | GLOBAL[4] | GLOBAL[5] | GLOBAL[6] | GLOBAL[7] | LOCAL_0[1] | LOCAL_0[4] | LOCAL_1[1] | LOCAL_1[4];
				mux IMUX_IO_EXTRA = LOCAL_0[1] | LOCAL_0[3] | LOCAL_0[5] | LOCAL_0[7] | LOCAL_1[0] | LOCAL_1[2] | LOCAL_1[4] | LOCAL_1[6];
				progbuf QUAD_H0[0] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf QUAD_H0[1] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf QUAD_H0[2] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf QUAD_H0[3] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf QUAD_H1[0] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf QUAD_H1[1] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf QUAD_H1[2] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf QUAD_H1[3] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf QUAD_H2[0] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf QUAD_H2[1] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf QUAD_H2[2] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf QUAD_H2[3] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf QUAD_H3[0] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf QUAD_H3[1] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf QUAD_H3[2] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf QUAD_H3[3] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf QUAD_V0[0] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf QUAD_V0[2] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf QUAD_V0[4] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf QUAD_V0[6] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf QUAD_V0[8] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf QUAD_V0[10] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf QUAD_V1[1] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf QUAD_V1[3] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf QUAD_V1[5] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf QUAD_V1[7] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf QUAD_V1[9] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf QUAD_V1[11] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf QUAD_V2[0] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf QUAD_V2[2] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf QUAD_V2[4] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf QUAD_V2[6] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf QUAD_V2[8] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf QUAD_V2[10] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf QUAD_V3[1] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf QUAD_V3[3] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf QUAD_V3[5] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf QUAD_V3[7] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf QUAD_V3[9] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf QUAD_V3[11] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf LONG_V0[0] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf LONG_V1[1] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf LONG_V2[0] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf LONG_V3[1] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf LONG_V4[0] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf LONG_V5[1] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf LONG_V6[0] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf LONG_V7[1] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf LONG_V8[0] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf LONG_V9[1] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf LONG_V10[0] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf LONG_V11[1] = OUT_LC[0] @XXX57005[57005][57005];
				proginv IMUX_IO_ICLK_OPTINV = IMUX_IO_ICLK @XXX57005[57005][57005];
				proginv IMUX_IO_OCLK_OPTINV = IMUX_IO_OCLK @XXX57005[57005][57005];
			}

			bel IOI[0] {
				input CE = IMUX_CE;
				output DIN0 = OUT_LC[0], OUT_LC[4];
				output DIN1 = OUT_LC[1], OUT_LC[5];
				input DOUT0 = IMUX_IO_DOUT0[0];
				input DOUT1 = IMUX_IO_DOUT1[0];
				input ICLK = IMUX_IO_ICLK_OPTINV;
				input OCLK = IMUX_IO_OCLK_OPTINV;
				input OE = IMUX_IO_OE[0];
			}

			bel IOI[1] {
				input CE = IMUX_CE;
				output DIN0 = OUT_LC[2], OUT_LC[6];
				output DIN1 = OUT_LC[3], OUT_LC[7];
				input DOUT0 = IMUX_IO_DOUT0[1];
				input DOUT1 = IMUX_IO_DOUT1[1];
				input ICLK = IMUX_IO_ICLK_OPTINV;
				input OCLK = IMUX_IO_OCLK_OPTINV;
				input OE = IMUX_IO_OE[1];
			}

			// wire IMUX_CE                        IOI[0].CE IOI[1].CE
			// wire IMUX_IO_DOUT0[0]               IOI[0].DOUT0
			// wire IMUX_IO_DOUT0[1]               IOI[1].DOUT0
			// wire IMUX_IO_DOUT1[0]               IOI[0].DOUT1
			// wire IMUX_IO_DOUT1[1]               IOI[1].DOUT1
			// wire IMUX_IO_OE[0]                  IOI[0].OE
			// wire IMUX_IO_OE[1]                  IOI[1].OE
			// wire IMUX_IO_ICLK_OPTINV            IOI[0].ICLK IOI[1].ICLK
			// wire IMUX_IO_OCLK_OPTINV            IOI[0].OCLK IOI[1].OCLK
			// wire OUT_LC[0]                      IOI[0].DIN0
			// wire OUT_LC[1]                      IOI[0].DIN1
			// wire OUT_LC[2]                      IOI[1].DIN0
			// wire OUT_LC[3]                      IOI[1].DIN1
			// wire OUT_LC[4]                      IOI[0].DIN0
			// wire OUT_LC[5]                      IOI[0].DIN1
			// wire OUT_LC[6]                      IOI[1].DIN0
			// wire OUT_LC[7]                      IOI[1].DIN1
		}

		tile_class IOI_N_L04 {
			cell CELL;
			bitrect MAIN: Horizontal (16, 42);

			switchbox INT {
				mux QUAD_H0[0] = QUAD_H4[0] | QUAD_V2[0] | QUAD_V4[0];
				mux QUAD_H0[1] = QUAD_H4[1] | QUAD_V2[6] | QUAD_V4[6];
				mux QUAD_H0[2] = QUAD_H4[2] | QUAD_V1[1] | QUAD_V3[1];
				mux QUAD_H0[3] = QUAD_H4[3] | QUAD_V1[7] | QUAD_V3[7];
				mux QUAD_H4[0] = QUAD_H0[0] | QUAD_V2[0] | QUAD_V4[0];
				mux QUAD_H4[1] = QUAD_H0[1] | QUAD_V2[6] | QUAD_V4[6];
				mux QUAD_H4[2] = QUAD_H0[2] | QUAD_V1[1] | QUAD_V3[1];
				mux QUAD_H4[3] = QUAD_H0[3] | QUAD_V1[7] | QUAD_V3[7];
				mux QUAD_V1[1] = QUAD_H0[2] | QUAD_H4[2] | QUAD_V3[1];
				mux QUAD_V1[7] = QUAD_H0[3] | QUAD_H4[3] | QUAD_V3[7];
				mux QUAD_V2[0] = QUAD_H0[0] | QUAD_H4[0] | QUAD_V4[0];
				mux QUAD_V2[6] = QUAD_H0[1] | QUAD_H4[1] | QUAD_V4[6];
				mux QUAD_V3[1] = QUAD_H0[2] | QUAD_H4[2] | QUAD_V1[1];
				mux QUAD_V3[7] = QUAD_H0[3] | QUAD_H4[3] | QUAD_V1[7];
				mux QUAD_V4[0] = QUAD_H0[0] | QUAD_H4[0] | QUAD_V2[0];
				mux QUAD_V4[6] = QUAD_H0[1] | QUAD_H4[1] | QUAD_V2[6];
				mux LOCAL_0[0] = QUAD_H0[0] | QUAD_H2[0] | QUAD_V1[4] | QUAD_V2[1] | QUAD_V2[9] | QUAD_V3[4] | QUAD_V4[1] | QUAD_V4[9] | LONG_V4[1] | LONG_V8[1] | LONG_V12[1] | OUT_LC_N[0] | OUT_LC_EN[0] | OUT_LC_WN[0];
				mux LOCAL_0[1] = QUAD_H0[1] | QUAD_H2[1] | QUAD_V1[5] | QUAD_V2[0] | QUAD_V2[8] | QUAD_V3[5] | QUAD_V4[0] | QUAD_V4[8] | LONG_V4[0] | LONG_V8[0] | LONG_V12[0] | OUT_LC_N[1] | OUT_LC_EN[1] | OUT_LC_WN[1];
				mux LOCAL_0[2] = QUAD_H0[2] | QUAD_H2[2] | QUAD_V1[6] | QUAD_V2[3] | QUAD_V2[11] | QUAD_V3[6] | QUAD_V4[3] | QUAD_V4[11] | LONG_V3[0] | LONG_V7[0] | LONG_V11[0] | OUT_LC_N[2] | OUT_LC_EN[2] | OUT_LC_WN[2];
				mux LOCAL_0[3] = QUAD_H0[3] | QUAD_H2[3] | QUAD_V1[7] | QUAD_V2[2] | QUAD_V2[10] | QUAD_V3[7] | QUAD_V4[2] | QUAD_V4[10] | LONG_V3[1] | LONG_V7[1] | LONG_V11[1] | OUT_LC_N[3] | OUT_LC_EN[3] | OUT_LC_WN[3];
				mux LOCAL_0[4] = QUAD_H1[0] | QUAD_H3[0] | QUAD_V1[0] | QUAD_V1[8] | QUAD_V2[5] | QUAD_V3[0] | QUAD_V3[8] | QUAD_V4[5] | LONG_V2[1] | LONG_V6[1] | LONG_V10[1] | OUT_LC_N[4] | OUT_LC_EN[4] | OUT_LC_WN[4];
				mux LOCAL_0[5] = QUAD_H1[1] | QUAD_H3[1] | QUAD_V1[1] | QUAD_V1[9] | QUAD_V2[4] | QUAD_V3[1] | QUAD_V3[9] | QUAD_V4[4] | LONG_V2[0] | LONG_V6[0] | LONG_V10[0] | OUT_LC_N[5] | OUT_LC_EN[5] | OUT_LC_WN[5];
				mux LOCAL_0[6] = QUAD_H1[2] | QUAD_H3[2] | QUAD_V1[2] | QUAD_V1[10] | QUAD_V2[7] | QUAD_V3[2] | QUAD_V3[10] | QUAD_V4[7] | LONG_V1[0] | LONG_V5[0] | LONG_V9[0] | OUT_LC_N[6] | OUT_LC_EN[6] | OUT_LC_WN[6];
				mux LOCAL_0[7] = QUAD_H1[3] | QUAD_H3[3] | QUAD_V1[3] | QUAD_V1[11] | QUAD_V2[6] | QUAD_V3[3] | QUAD_V3[11] | QUAD_V4[6] | LONG_V1[1] | LONG_V5[1] | LONG_V9[1] | OUT_LC_N[7] | OUT_LC_EN[7] | OUT_LC_WN[7];
				mux LOCAL_1[0] = QUAD_H0[0] | QUAD_H2[0] | QUAD_V1[4] | QUAD_V2[1] | QUAD_V2[9] | QUAD_V3[4] | QUAD_V4[1] | QUAD_V4[9] | LONG_V4[1] | LONG_V8[1] | LONG_V12[1] | OUT_LC_N[0] | OUT_LC_EN[0] | OUT_LC_WN[0];
				mux LOCAL_1[1] = QUAD_H0[1] | QUAD_H2[1] | QUAD_V1[5] | QUAD_V2[0] | QUAD_V2[8] | QUAD_V3[5] | QUAD_V4[0] | QUAD_V4[8] | LONG_V4[0] | LONG_V8[0] | LONG_V12[0] | OUT_LC_N[1] | OUT_LC_EN[1] | OUT_LC_WN[1];
				mux LOCAL_1[2] = QUAD_H0[2] | QUAD_H2[2] | QUAD_V1[6] | QUAD_V2[3] | QUAD_V2[11] | QUAD_V3[6] | QUAD_V4[3] | QUAD_V4[11] | LONG_V3[0] | LONG_V7[0] | LONG_V11[0] | OUT_LC_N[2] | OUT_LC_EN[2] | OUT_LC_WN[2];
				mux LOCAL_1[3] = QUAD_H0[3] | QUAD_H2[3] | QUAD_V1[7] | QUAD_V2[2] | QUAD_V2[10] | QUAD_V3[7] | QUAD_V4[2] | QUAD_V4[10] | LONG_V3[1] | LONG_V7[1] | LONG_V11[1] | OUT_LC_N[3] | OUT_LC_EN[3] | OUT_LC_WN[3];
				mux LOCAL_1[4] = QUAD_H1[0] | QUAD_H3[0] | QUAD_V1[0] | QUAD_V1[8] | QUAD_V2[5] | QUAD_V3[0] | QUAD_V3[8] | QUAD_V4[5] | LONG_V2[1] | LONG_V6[1] | LONG_V10[1] | OUT_LC_N[4] | OUT_LC_EN[4] | OUT_LC_WN[4];
				mux LOCAL_1[5] = QUAD_H1[1] | QUAD_H3[1] | QUAD_V1[1] | QUAD_V1[9] | QUAD_V2[4] | QUAD_V3[1] | QUAD_V3[9] | QUAD_V4[4] | LONG_V2[0] | LONG_V6[0] | LONG_V10[0] | OUT_LC_N[5] | OUT_LC_EN[5] | OUT_LC_WN[5];
				mux LOCAL_1[6] = QUAD_H1[2] | QUAD_H3[2] | QUAD_V1[2] | QUAD_V1[10] | QUAD_V2[7] | QUAD_V3[2] | QUAD_V3[10] | QUAD_V4[7] | LONG_V1[0] | LONG_V5[0] | LONG_V9[0] | OUT_LC_N[6] | OUT_LC_EN[6] | OUT_LC_WN[6];
				mux LOCAL_1[7] = QUAD_H1[3] | QUAD_H3[3] | QUAD_V1[3] | QUAD_V1[11] | QUAD_V2[6] | QUAD_V3[3] | QUAD_V3[11] | QUAD_V4[6] | LONG_V1[1] | LONG_V5[1] | LONG_V9[1] | OUT_LC_N[7] | OUT_LC_EN[7] | OUT_LC_WN[7];
				mux IMUX_CE = GLOBAL[0] | GLOBAL[2] | GLOBAL[4] | GLOBAL[6] | LOCAL_0[2] | LOCAL_0[5] | LOCAL_1[2] | LOCAL_1[5];
				mux IMUX_IO_DOUT0[0] = LOCAL_0[0] | LOCAL_0[2] | LOCAL_0[4] | LOCAL_0[6] | LOCAL_1[1] | LOCAL_1[3] | LOCAL_1[5] | LOCAL_1[7];
				mux IMUX_IO_DOUT0[1] = LOCAL_0[1] | LOCAL_0[3] | LOCAL_0[5] | LOCAL_0[7] | LOCAL_1[0] | LOCAL_1[2] | LOCAL_1[4] | LOCAL_1[6];
				mux IMUX_IO_DOUT1[0] = LOCAL_0[1] | LOCAL_0[3] | LOCAL_0[5] | LOCAL_0[7] | LOCAL_1[0] | LOCAL_1[2] | LOCAL_1[4] | LOCAL_1[6];
				mux IMUX_IO_DOUT1[1] = LOCAL_0[0] | LOCAL_0[2] | LOCAL_0[4] | LOCAL_0[6] | LOCAL_1[1] | LOCAL_1[3] | LOCAL_1[5] | LOCAL_1[7];
				mux IMUX_IO_OE[0] = LOCAL_0[1] | LOCAL_0[3] | LOCAL_0[5] | LOCAL_0[7] | LOCAL_1[0] | LOCAL_1[2] | LOCAL_1[4] | LOCAL_1[6];
				mux IMUX_IO_OE[1] = LOCAL_0[0] | LOCAL_0[2] | LOCAL_0[4] | LOCAL_0[6] | LOCAL_1[1] | LOCAL_1[3] | LOCAL_1[5] | LOCAL_1[7];
				mux IMUX_IO_ICLK = GLOBAL[0] | GLOBAL[1] | GLOBAL[2] | GLOBAL[3] | GLOBAL[4] | GLOBAL[5] | GLOBAL[6] | GLOBAL[7] | LOCAL_0[0] | LOCAL_0[3] | LOCAL_1[0] | LOCAL_1[3];
				mux IMUX_IO_OCLK = GLOBAL[0] | GLOBAL[1] | GLOBAL[2] | GLOBAL[3] | GLOBAL[4] | GLOBAL[5] | GLOBAL[6] | GLOBAL[7] | LOCAL_0[1] | LOCAL_0[4] | LOCAL_1[1] | LOCAL_1[4];
				mux IMUX_IO_EXTRA = LOCAL_0[1] | LOCAL_0[3] | LOCAL_0[5] | LOCAL_0[7] | LOCAL_1[0] | LOCAL_1[2] | LOCAL_1[4] | LOCAL_1[6];
				progbuf QUAD_H0[0] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf QUAD_H0[1] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf QUAD_H0[2] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf QUAD_H0[3] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf QUAD_H1[0] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf QUAD_H1[1] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf QUAD_H1[2] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf QUAD_H1[3] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf QUAD_H2[0] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf QUAD_H2[1] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf QUAD_H2[2] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf QUAD_H2[3] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf QUAD_H3[0] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf QUAD_H3[1] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf QUAD_H3[2] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf QUAD_H3[3] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf QUAD_V1[0] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf QUAD_V1[2] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf QUAD_V1[4] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf QUAD_V1[6] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf QUAD_V1[8] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf QUAD_V1[10] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf QUAD_V2[1] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf QUAD_V2[3] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf QUAD_V2[5] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf QUAD_V2[7] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf QUAD_V2[9] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf QUAD_V2[11] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf QUAD_V3[0] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf QUAD_V3[2] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf QUAD_V3[4] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf QUAD_V3[6] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf QUAD_V3[8] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf QUAD_V3[10] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf QUAD_V4[1] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf QUAD_V4[3] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf QUAD_V4[5] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf QUAD_V4[7] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf QUAD_V4[9] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf QUAD_V4[11] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf LONG_V1[0] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf LONG_V2[1] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf LONG_V3[0] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf LONG_V4[1] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf LONG_V5[0] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf LONG_V6[1] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf LONG_V7[0] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf LONG_V8[1] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf LONG_V9[0] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf LONG_V10[1] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf LONG_V11[0] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf LONG_V12[1] = OUT_LC[0] @XXX57005[57005][57005];
				proginv IMUX_IO_ICLK_OPTINV = IMUX_IO_ICLK @XXX57005[57005][57005];
				proginv IMUX_IO_OCLK_OPTINV = IMUX_IO_OCLK @XXX57005[57005][57005];
			}

			bel IOI[0] {
				input CE = IMUX_CE;
				output DIN0 = OUT_LC[0], OUT_LC[4];
				output DIN1 = OUT_LC[1], OUT_LC[5];
				input DOUT0 = IMUX_IO_DOUT0[0];
				input DOUT1 = IMUX_IO_DOUT1[0];
				input ICLK = IMUX_IO_ICLK_OPTINV;
				input OCLK = IMUX_IO_OCLK_OPTINV;
				input OE = IMUX_IO_OE[0];
			}

			bel IOI[1] {
				input CE = IMUX_CE;
				output DIN0 = OUT_LC[2], OUT_LC[6];
				output DIN1 = OUT_LC[3], OUT_LC[7];
				input DOUT0 = IMUX_IO_DOUT0[1];
				input DOUT1 = IMUX_IO_DOUT1[1];
				input ICLK = IMUX_IO_ICLK_OPTINV;
				input OCLK = IMUX_IO_OCLK_OPTINV;
				input OE = IMUX_IO_OE[1];
			}

			// wire IMUX_CE                        IOI[0].CE IOI[1].CE
			// wire IMUX_IO_DOUT0[0]               IOI[0].DOUT0
			// wire IMUX_IO_DOUT0[1]               IOI[1].DOUT0
			// wire IMUX_IO_DOUT1[0]               IOI[0].DOUT1
			// wire IMUX_IO_DOUT1[1]               IOI[1].DOUT1
			// wire IMUX_IO_OE[0]                  IOI[0].OE
			// wire IMUX_IO_OE[1]                  IOI[1].OE
			// wire IMUX_IO_ICLK_OPTINV            IOI[0].ICLK IOI[1].ICLK
			// wire IMUX_IO_OCLK_OPTINV            IOI[0].OCLK IOI[1].OCLK
			// wire OUT_LC[0]                      IOI[0].DIN0
			// wire OUT_LC[1]                      IOI[0].DIN1
			// wire OUT_LC[2]                      IOI[1].DIN0
			// wire OUT_LC[3]                      IOI[1].DIN1
			// wire OUT_LC[4]                      IOI[0].DIN0
			// wire OUT_LC[5]                      IOI[0].DIN1
			// wire OUT_LC[6]                      IOI[1].DIN0
			// wire OUT_LC[7]                      IOI[1].DIN1
		}

		tile_class IOI_S_L08 {
			cell CELL;
			bitrect MAIN: Horizontal (16, 42);

			switchbox INT {
				mux QUAD_H0[0] = QUAD_H4[0] | QUAD_V1[0] | QUAD_V3[0];
				mux QUAD_H0[1] = QUAD_H4[1] | QUAD_V1[6] | QUAD_V3[6];
				mux QUAD_H0[2] = QUAD_H4[2] | QUAD_V0[1] | QUAD_V2[1];
				mux QUAD_H0[3] = QUAD_H4[3] | QUAD_V0[7] | QUAD_V2[7];
				mux QUAD_H4[0] = QUAD_H0[0] | QUAD_V1[0] | QUAD_V3[0];
				mux QUAD_H4[1] = QUAD_H0[1] | QUAD_V1[6] | QUAD_V3[6];
				mux QUAD_H4[2] = QUAD_H0[2] | QUAD_V0[1] | QUAD_V2[1];
				mux QUAD_H4[3] = QUAD_H0[3] | QUAD_V0[7] | QUAD_V2[7];
				mux QUAD_V0[1] = QUAD_H0[2] | QUAD_H4[2] | QUAD_V2[1];
				mux QUAD_V0[7] = QUAD_H0[3] | QUAD_H4[3] | QUAD_V2[7];
				mux QUAD_V1[0] = QUAD_H0[0] | QUAD_H4[0] | QUAD_V3[0];
				mux QUAD_V1[6] = QUAD_H0[1] | QUAD_H4[1] | QUAD_V3[6];
				mux QUAD_V2[1] = QUAD_H0[2] | QUAD_H4[2] | QUAD_V0[1];
				mux QUAD_V2[7] = QUAD_H0[3] | QUAD_H4[3] | QUAD_V0[7];
				mux QUAD_V3[0] = QUAD_H0[0] | QUAD_H4[0] | QUAD_V1[0];
				mux QUAD_V3[6] = QUAD_H0[1] | QUAD_H4[1] | QUAD_V1[6];
				mux LOCAL_0[0] = QUAD_H0[0] | QUAD_H2[0] | QUAD_V0[4] | QUAD_V1[1] | QUAD_V1[9] | QUAD_V2[4] | QUAD_V3[1] | QUAD_V3[9] | LONG_V3[1] | LONG_V7[1] | LONG_V11[1] | OUT_LC_S[0] | OUT_LC_ES[0] | OUT_LC_WS[0];
				mux LOCAL_0[1] = QUAD_H0[1] | QUAD_H2[1] | QUAD_V0[5] | QUAD_V1[0] | QUAD_V1[8] | QUAD_V2[5] | QUAD_V3[0] | QUAD_V3[8] | LONG_V3[0] | LONG_V7[0] | LONG_V11[0] | OUT_LC_S[1] | OUT_LC_ES[1] | OUT_LC_WS[1];
				mux LOCAL_0[2] = QUAD_H0[2] | QUAD_H2[2] | QUAD_V0[6] | QUAD_V1[3] | QUAD_V1[11] | QUAD_V2[6] | QUAD_V3[3] | QUAD_V3[11] | LONG_V2[0] | LONG_V6[0] | LONG_V10[0] | OUT_LC_S[2] | OUT_LC_ES[2] | OUT_LC_WS[2];
				mux LOCAL_0[3] = QUAD_H0[3] | QUAD_H2[3] | QUAD_V0[7] | QUAD_V1[2] | QUAD_V1[10] | QUAD_V2[7] | QUAD_V3[2] | QUAD_V3[10] | LONG_V2[1] | LONG_V6[1] | LONG_V10[1] | OUT_LC_S[3] | OUT_LC_ES[3] | OUT_LC_WS[3];
				mux LOCAL_0[4] = QUAD_H1[0] | QUAD_H3[0] | QUAD_V0[0] | QUAD_V0[8] | QUAD_V1[5] | QUAD_V2[0] | QUAD_V2[8] | QUAD_V3[5] | LONG_V1[1] | LONG_V5[1] | LONG_V9[1] | OUT_LC_S[4] | OUT_LC_ES[4] | OUT_LC_WS[4];
				mux LOCAL_0[5] = QUAD_H1[1] | QUAD_H3[1] | QUAD_V0[1] | QUAD_V0[9] | QUAD_V1[4] | QUAD_V2[1] | QUAD_V2[9] | QUAD_V3[4] | LONG_V1[0] | LONG_V5[0] | LONG_V9[0] | OUT_LC_S[5] | OUT_LC_ES[5] | OUT_LC_WS[5];
				mux LOCAL_0[6] = QUAD_H1[2] | QUAD_H3[2] | QUAD_V0[2] | QUAD_V0[10] | QUAD_V1[7] | QUAD_V2[2] | QUAD_V2[10] | QUAD_V3[7] | LONG_V0[0] | LONG_V4[0] | LONG_V8[0] | OUT_LC_S[6] | OUT_LC_ES[6] | OUT_LC_WS[6];
				mux LOCAL_0[7] = QUAD_H1[3] | QUAD_H3[3] | QUAD_V0[3] | QUAD_V0[11] | QUAD_V1[6] | QUAD_V2[3] | QUAD_V2[11] | QUAD_V3[6] | LONG_V0[1] | LONG_V4[1] | LONG_V8[1] | OUT_LC_S[7] | OUT_LC_ES[7] | OUT_LC_WS[7];
				mux LOCAL_1[0] = QUAD_H0[0] | QUAD_H2[0] | QUAD_V0[4] | QUAD_V1[1] | QUAD_V1[9] | QUAD_V2[4] | QUAD_V3[1] | QUAD_V3[9] | LONG_V3[1] | LONG_V7[1] | LONG_V11[1] | OUT_LC_S[0] | OUT_LC_ES[0] | OUT_LC_WS[0];
				mux LOCAL_1[1] = QUAD_H0[1] | QUAD_H2[1] | QUAD_V0[5] | QUAD_V1[0] | QUAD_V1[8] | QUAD_V2[5] | QUAD_V3[0] | QUAD_V3[8] | LONG_V3[0] | LONG_V7[0] | LONG_V11[0] | OUT_LC_S[1] | OUT_LC_ES[1] | OUT_LC_WS[1];
				mux LOCAL_1[2] = QUAD_H0[2] | QUAD_H2[2] | QUAD_V0[6] | QUAD_V1[3] | QUAD_V1[11] | QUAD_V2[6] | QUAD_V3[3] | QUAD_V3[11] | LONG_V2[0] | LONG_V6[0] | LONG_V10[0] | OUT_LC_S[2] | OUT_LC_ES[2] | OUT_LC_WS[2];
				mux LOCAL_1[3] = QUAD_H0[3] | QUAD_H2[3] | QUAD_V0[7] | QUAD_V1[2] | QUAD_V1[10] | QUAD_V2[7] | QUAD_V3[2] | QUAD_V3[10] | LONG_V2[1] | LONG_V6[1] | LONG_V10[1] | OUT_LC_S[3] | OUT_LC_ES[3] | OUT_LC_WS[3];
				mux LOCAL_1[4] = QUAD_H1[0] | QUAD_H3[0] | QUAD_V0[0] | QUAD_V0[8] | QUAD_V1[5] | QUAD_V2[0] | QUAD_V2[8] | QUAD_V3[5] | LONG_V1[1] | LONG_V5[1] | LONG_V9[1] | OUT_LC_S[4] | OUT_LC_ES[4] | OUT_LC_WS[4];
				mux LOCAL_1[5] = QUAD_H1[1] | QUAD_H3[1] | QUAD_V0[1] | QUAD_V0[9] | QUAD_V1[4] | QUAD_V2[1] | QUAD_V2[9] | QUAD_V3[4] | LONG_V1[0] | LONG_V5[0] | LONG_V9[0] | OUT_LC_S[5] | OUT_LC_ES[5] | OUT_LC_WS[5];
				mux LOCAL_1[6] = QUAD_H1[2] | QUAD_H3[2] | QUAD_V0[2] | QUAD_V0[10] | QUAD_V1[7] | QUAD_V2[2] | QUAD_V2[10] | QUAD_V3[7] | LONG_V0[0] | LONG_V4[0] | LONG_V8[0] | OUT_LC_S[6] | OUT_LC_ES[6] | OUT_LC_WS[6];
				mux LOCAL_1[7] = QUAD_H1[3] | QUAD_H3[3] | QUAD_V0[3] | QUAD_V0[11] | QUAD_V1[6] | QUAD_V2[3] | QUAD_V2[11] | QUAD_V3[6] | LONG_V0[1] | LONG_V4[1] | LONG_V8[1] | OUT_LC_S[7] | OUT_LC_ES[7] | OUT_LC_WS[7];
				mux IMUX_CE = GLOBAL[1] | GLOBAL[3] | GLOBAL[5] | GLOBAL[7] | LOCAL_0[2] | LOCAL_0[5] | LOCAL_1[2] | LOCAL_1[5];
				mux IMUX_IO_DOUT0[0] = LOCAL_0[0] | LOCAL_0[2] | LOCAL_0[4] | LOCAL_0[6] | LOCAL_1[1] | LOCAL_1[3] | LOCAL_1[5] | LOCAL_1[7];
				mux IMUX_IO_DOUT0[1] = LOCAL_0[1] | LOCAL_0[3] | LOCAL_0[5] | LOCAL_0[7] | LOCAL_1[0] | LOCAL_1[2] | LOCAL_1[4] | LOCAL_1[6];
				mux IMUX_IO_DOUT1[0] = LOCAL_0[1] | LOCAL_0[3] | LOCAL_0[5] | LOCAL_0[7] | LOCAL_1[0] | LOCAL_1[2] | LOCAL_1[4] | LOCAL_1[6];
				mux IMUX_IO_DOUT1[1] = LOCAL_0[0] | LOCAL_0[2] | LOCAL_0[4] | LOCAL_0[6] | LOCAL_1[1] | LOCAL_1[3] | LOCAL_1[5] | LOCAL_1[7];
				mux IMUX_IO_OE[0] = LOCAL_0[1] | LOCAL_0[3] | LOCAL_0[5] | LOCAL_0[7] | LOCAL_1[0] | LOCAL_1[2] | LOCAL_1[4] | LOCAL_1[6];
				mux IMUX_IO_OE[1] = LOCAL_0[0] | LOCAL_0[2] | LOCAL_0[4] | LOCAL_0[6] | LOCAL_1[1] | LOCAL_1[3] | LOCAL_1[5] | LOCAL_1[7];
				mux IMUX_IO_ICLK = GLOBAL[0] | GLOBAL[1] | GLOBAL[2] | GLOBAL[3] | GLOBAL[4] | GLOBAL[5] | GLOBAL[6] | GLOBAL[7] | LOCAL_0[0] | LOCAL_0[3] | LOCAL_1[0] | LOCAL_1[3];
				mux IMUX_IO_OCLK = GLOBAL[0] | GLOBAL[1] | GLOBAL[2] | GLOBAL[3] | GLOBAL[4] | GLOBAL[5] | GLOBAL[6] | GLOBAL[7] | LOCAL_0[1] | LOCAL_0[4] | LOCAL_1[1] | LOCAL_1[4];
				mux IMUX_IO_EXTRA = LOCAL_0[1] | LOCAL_0[3] | LOCAL_0[5] | LOCAL_0[7] | LOCAL_1[0] | LOCAL_1[2] | LOCAL_1[4] | LOCAL_1[6];
				progbuf QUAD_H0[0] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf QUAD_H0[1] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf QUAD_H0[2] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf QUAD_H0[3] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf QUAD_H1[0] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf QUAD_H1[1] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf QUAD_H1[2] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf QUAD_H1[3] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf QUAD_H2[0] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf QUAD_H2[1] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf QUAD_H2[2] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf QUAD_H2[3] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf QUAD_H3[0] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf QUAD_H3[1] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf QUAD_H3[2] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf QUAD_H3[3] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf QUAD_V0[0] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf QUAD_V0[2] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf QUAD_V0[4] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf QUAD_V0[6] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf QUAD_V0[8] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf QUAD_V0[10] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf QUAD_V1[1] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf QUAD_V1[3] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf QUAD_V1[5] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf QUAD_V1[7] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf QUAD_V1[9] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf QUAD_V1[11] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf QUAD_V2[0] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf QUAD_V2[2] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf QUAD_V2[4] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf QUAD_V2[6] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf QUAD_V2[8] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf QUAD_V2[10] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf QUAD_V3[1] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf QUAD_V3[3] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf QUAD_V3[5] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf QUAD_V3[7] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf QUAD_V3[9] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf QUAD_V3[11] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf LONG_V0[0] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf LONG_V1[1] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf LONG_V2[0] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf LONG_V3[1] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf LONG_V4[0] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf LONG_V5[1] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf LONG_V6[0] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf LONG_V7[1] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf LONG_V8[0] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf LONG_V9[1] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf LONG_V10[0] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf LONG_V11[1] = OUT_LC[0] @XXX57005[57005][57005];
				proginv IMUX_IO_ICLK_OPTINV = IMUX_IO_ICLK @XXX57005[57005][57005];
				proginv IMUX_IO_OCLK_OPTINV = IMUX_IO_OCLK @XXX57005[57005][57005];
			}

			bel IOI[0] {
				input CE = IMUX_CE;
				output DIN0 = OUT_LC[0], OUT_LC[4];
				output DIN1 = OUT_LC[1], OUT_LC[5];
				input DOUT0 = IMUX_IO_DOUT0[0];
				input DOUT1 = IMUX_IO_DOUT1[0];
				input ICLK = IMUX_IO_ICLK_OPTINV;
				input OCLK = IMUX_IO_OCLK_OPTINV;
				input OE = IMUX_IO_OE[0];
			}

			bel IOI[1] {
				input CE = IMUX_CE;
				output DIN0 = OUT_LC[2], OUT_LC[6];
				output DIN1 = OUT_LC[3], OUT_LC[7];
				input DOUT0 = IMUX_IO_DOUT0[1];
				input DOUT1 = IMUX_IO_DOUT1[1];
				input ICLK = IMUX_IO_ICLK_OPTINV;
				input OCLK = IMUX_IO_OCLK_OPTINV;
				input OE = IMUX_IO_OE[1];
			}

			// wire IMUX_CE                        IOI[0].CE IOI[1].CE
			// wire IMUX_IO_DOUT0[0]               IOI[0].DOUT0
			// wire IMUX_IO_DOUT0[1]               IOI[1].DOUT0
			// wire IMUX_IO_DOUT1[0]               IOI[0].DOUT1
			// wire IMUX_IO_DOUT1[1]               IOI[1].DOUT1
			// wire IMUX_IO_OE[0]                  IOI[0].OE
			// wire IMUX_IO_OE[1]                  IOI[1].OE
			// wire IMUX_IO_ICLK_OPTINV            IOI[0].ICLK IOI[1].ICLK
			// wire IMUX_IO_OCLK_OPTINV            IOI[0].OCLK IOI[1].OCLK
			// wire OUT_LC[0]                      IOI[0].DIN0
			// wire OUT_LC[1]                      IOI[0].DIN1
			// wire OUT_LC[2]                      IOI[1].DIN0
			// wire OUT_LC[3]                      IOI[1].DIN1
			// wire OUT_LC[4]                      IOI[0].DIN0
			// wire OUT_LC[5]                      IOI[0].DIN1
			// wire OUT_LC[6]                      IOI[1].DIN0
			// wire OUT_LC[7]                      IOI[1].DIN1
		}

		tile_class IOI_N_L08 {
			cell CELL;
			bitrect MAIN: Horizontal (16, 42);

			switchbox INT {
				mux QUAD_H0[0] = QUAD_H4[0] | QUAD_V2[0] | QUAD_V4[0];
				mux QUAD_H0[1] = QUAD_H4[1] | QUAD_V2[6] | QUAD_V4[6];
				mux QUAD_H0[2] = QUAD_H4[2] | QUAD_V1[1] | QUAD_V3[1];
				mux QUAD_H0[3] = QUAD_H4[3] | QUAD_V1[7] | QUAD_V3[7];
				mux QUAD_H4[0] = QUAD_H0[0] | QUAD_V2[0] | QUAD_V4[0];
				mux QUAD_H4[1] = QUAD_H0[1] | QUAD_V2[6] | QUAD_V4[6];
				mux QUAD_H4[2] = QUAD_H0[2] | QUAD_V1[1] | QUAD_V3[1];
				mux QUAD_H4[3] = QUAD_H0[3] | QUAD_V1[7] | QUAD_V3[7];
				mux QUAD_V1[1] = QUAD_H0[2] | QUAD_H4[2] | QUAD_V3[1];
				mux QUAD_V1[7] = QUAD_H0[3] | QUAD_H4[3] | QUAD_V3[7];
				mux QUAD_V2[0] = QUAD_H0[0] | QUAD_H4[0] | QUAD_V4[0];
				mux QUAD_V2[6] = QUAD_H0[1] | QUAD_H4[1] | QUAD_V4[6];
				mux QUAD_V3[1] = QUAD_H0[2] | QUAD_H4[2] | QUAD_V1[1];
				mux QUAD_V3[7] = QUAD_H0[3] | QUAD_H4[3] | QUAD_V1[7];
				mux QUAD_V4[0] = QUAD_H0[0] | QUAD_H4[0] | QUAD_V2[0];
				mux QUAD_V4[6] = QUAD_H0[1] | QUAD_H4[1] | QUAD_V2[6];
				mux LOCAL_0[0] = QUAD_H0[0] | QUAD_H2[0] | QUAD_V1[4] | QUAD_V2[1] | QUAD_V2[9] | QUAD_V3[4] | QUAD_V4[1] | QUAD_V4[9] | LONG_V4[1] | LONG_V8[1] | LONG_V12[1] | OUT_LC_N[0] | OUT_LC_EN[0] | OUT_LC_WN[0];
				mux LOCAL_0[1] = QUAD_H0[1] | QUAD_H2[1] | QUAD_V1[5] | QUAD_V2[0] | QUAD_V2[8] | QUAD_V3[5] | QUAD_V4[0] | QUAD_V4[8] | LONG_V4[0] | LONG_V8[0] | LONG_V12[0] | OUT_LC_N[1] | OUT_LC_EN[1] | OUT_LC_WN[1];
				mux LOCAL_0[2] = QUAD_H0[2] | QUAD_H2[2] | QUAD_V1[6] | QUAD_V2[3] | QUAD_V2[11] | QUAD_V3[6] | QUAD_V4[3] | QUAD_V4[11] | LONG_V3[0] | LONG_V7[0] | LONG_V11[0] | OUT_LC_N[2] | OUT_LC_EN[2] | OUT_LC_WN[2];
				mux LOCAL_0[3] = QUAD_H0[3] | QUAD_H2[3] | QUAD_V1[7] | QUAD_V2[2] | QUAD_V2[10] | QUAD_V3[7] | QUAD_V4[2] | QUAD_V4[10] | LONG_V3[1] | LONG_V7[1] | LONG_V11[1] | OUT_LC_N[3] | OUT_LC_EN[3] | OUT_LC_WN[3];
				mux LOCAL_0[4] = QUAD_H1[0] | QUAD_H3[0] | QUAD_V1[0] | QUAD_V1[8] | QUAD_V2[5] | QUAD_V3[0] | QUAD_V3[8] | QUAD_V4[5] | LONG_V2[1] | LONG_V6[1] | LONG_V10[1] | OUT_LC_N[4] | OUT_LC_EN[4] | OUT_LC_WN[4];
				mux LOCAL_0[5] = QUAD_H1[1] | QUAD_H3[1] | QUAD_V1[1] | QUAD_V1[9] | QUAD_V2[4] | QUAD_V3[1] | QUAD_V3[9] | QUAD_V4[4] | LONG_V2[0] | LONG_V6[0] | LONG_V10[0] | OUT_LC_N[5] | OUT_LC_EN[5] | OUT_LC_WN[5];
				mux LOCAL_0[6] = QUAD_H1[2] | QUAD_H3[2] | QUAD_V1[2] | QUAD_V1[10] | QUAD_V2[7] | QUAD_V3[2] | QUAD_V3[10] | QUAD_V4[7] | LONG_V1[0] | LONG_V5[0] | LONG_V9[0] | OUT_LC_N[6] | OUT_LC_EN[6] | OUT_LC_WN[6];
				mux LOCAL_0[7] = QUAD_H1[3] | QUAD_H3[3] | QUAD_V1[3] | QUAD_V1[11] | QUAD_V2[6] | QUAD_V3[3] | QUAD_V3[11] | QUAD_V4[6] | LONG_V1[1] | LONG_V5[1] | LONG_V9[1] | OUT_LC_N[7] | OUT_LC_EN[7] | OUT_LC_WN[7];
				mux LOCAL_1[0] = QUAD_H0[0] | QUAD_H2[0] | QUAD_V1[4] | QUAD_V2[1] | QUAD_V2[9] | QUAD_V3[4] | QUAD_V4[1] | QUAD_V4[9] | LONG_V4[1] | LONG_V8[1] | LONG_V12[1] | OUT_LC_N[0] | OUT_LC_EN[0] | OUT_LC_WN[0];
				mux LOCAL_1[1] = QUAD_H0[1] | QUAD_H2[1] | QUAD_V1[5] | QUAD_V2[0] | QUAD_V2[8] | QUAD_V3[5] | QUAD_V4[0] | QUAD_V4[8] | LONG_V4[0] | LONG_V8[0] | LONG_V12[0] | OUT_LC_N[1] | OUT_LC_EN[1] | OUT_LC_WN[1];
				mux LOCAL_1[2] = QUAD_H0[2] | QUAD_H2[2] | QUAD_V1[6] | QUAD_V2[3] | QUAD_V2[11] | QUAD_V3[6] | QUAD_V4[3] | QUAD_V4[11] | LONG_V3[0] | LONG_V7[0] | LONG_V11[0] | OUT_LC_N[2] | OUT_LC_EN[2] | OUT_LC_WN[2];
				mux LOCAL_1[3] = QUAD_H0[3] | QUAD_H2[3] | QUAD_V1[7] | QUAD_V2[2] | QUAD_V2[10] | QUAD_V3[7] | QUAD_V4[2] | QUAD_V4[10] | LONG_V3[1] | LONG_V7[1] | LONG_V11[1] | OUT_LC_N[3] | OUT_LC_EN[3] | OUT_LC_WN[3];
				mux LOCAL_1[4] = QUAD_H1[0] | QUAD_H3[0] | QUAD_V1[0] | QUAD_V1[8] | QUAD_V2[5] | QUAD_V3[0] | QUAD_V3[8] | QUAD_V4[5] | LONG_V2[1] | LONG_V6[1] | LONG_V10[1] | OUT_LC_N[4] | OUT_LC_EN[4] | OUT_LC_WN[4];
				mux LOCAL_1[5] = QUAD_H1[1] | QUAD_H3[1] | QUAD_V1[1] | QUAD_V1[9] | QUAD_V2[4] | QUAD_V3[1] | QUAD_V3[9] | QUAD_V4[4] | LONG_V2[0] | LONG_V6[0] | LONG_V10[0] | OUT_LC_N[5] | OUT_LC_EN[5] | OUT_LC_WN[5];
				mux LOCAL_1[6] = QUAD_H1[2] | QUAD_H3[2] | QUAD_V1[2] | QUAD_V1[10] | QUAD_V2[7] | QUAD_V3[2] | QUAD_V3[10] | QUAD_V4[7] | LONG_V1[0] | LONG_V5[0] | LONG_V9[0] | OUT_LC_N[6] | OUT_LC_EN[6] | OUT_LC_WN[6];
				mux LOCAL_1[7] = QUAD_H1[3] | QUAD_H3[3] | QUAD_V1[3] | QUAD_V1[11] | QUAD_V2[6] | QUAD_V3[3] | QUAD_V3[11] | QUAD_V4[6] | LONG_V1[1] | LONG_V5[1] | LONG_V9[1] | OUT_LC_N[7] | OUT_LC_EN[7] | OUT_LC_WN[7];
				mux IMUX_CE = GLOBAL[1] | GLOBAL[3] | GLOBAL[5] | GLOBAL[7] | LOCAL_0[2] | LOCAL_0[5] | LOCAL_1[2] | LOCAL_1[5];
				mux IMUX_IO_DOUT0[0] = LOCAL_0[0] | LOCAL_0[2] | LOCAL_0[4] | LOCAL_0[6] | LOCAL_1[1] | LOCAL_1[3] | LOCAL_1[5] | LOCAL_1[7];
				mux IMUX_IO_DOUT0[1] = LOCAL_0[1] | LOCAL_0[3] | LOCAL_0[5] | LOCAL_0[7] | LOCAL_1[0] | LOCAL_1[2] | LOCAL_1[4] | LOCAL_1[6];
				mux IMUX_IO_DOUT1[0] = LOCAL_0[1] | LOCAL_0[3] | LOCAL_0[5] | LOCAL_0[7] | LOCAL_1[0] | LOCAL_1[2] | LOCAL_1[4] | LOCAL_1[6];
				mux IMUX_IO_DOUT1[1] = LOCAL_0[0] | LOCAL_0[2] | LOCAL_0[4] | LOCAL_0[6] | LOCAL_1[1] | LOCAL_1[3] | LOCAL_1[5] | LOCAL_1[7];
				mux IMUX_IO_OE[0] = LOCAL_0[1] | LOCAL_0[3] | LOCAL_0[5] | LOCAL_0[7] | LOCAL_1[0] | LOCAL_1[2] | LOCAL_1[4] | LOCAL_1[6];
				mux IMUX_IO_OE[1] = LOCAL_0[0] | LOCAL_0[2] | LOCAL_0[4] | LOCAL_0[6] | LOCAL_1[1] | LOCAL_1[3] | LOCAL_1[5] | LOCAL_1[7];
				mux IMUX_IO_ICLK = GLOBAL[0] | GLOBAL[1] | GLOBAL[2] | GLOBAL[3] | GLOBAL[4] | GLOBAL[5] | GLOBAL[6] | GLOBAL[7] | LOCAL_0[0] | LOCAL_0[3] | LOCAL_1[0] | LOCAL_1[3];
				mux IMUX_IO_OCLK = GLOBAL[0] | GLOBAL[1] | GLOBAL[2] | GLOBAL[3] | GLOBAL[4] | GLOBAL[5] | GLOBAL[6] | GLOBAL[7] | LOCAL_0[1] | LOCAL_0[4] | LOCAL_1[1] | LOCAL_1[4];
				mux IMUX_IO_EXTRA = LOCAL_0[1] | LOCAL_0[3] | LOCAL_0[5] | LOCAL_0[7] | LOCAL_1[0] | LOCAL_1[2] | LOCAL_1[4] | LOCAL_1[6];
				progbuf QUAD_H0[0] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf QUAD_H0[1] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf QUAD_H0[2] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf QUAD_H0[3] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf QUAD_H1[0] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf QUAD_H1[1] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf QUAD_H1[2] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf QUAD_H1[3] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf QUAD_H2[0] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf QUAD_H2[1] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf QUAD_H2[2] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf QUAD_H2[3] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf QUAD_H3[0] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf QUAD_H3[1] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf QUAD_H3[2] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf QUAD_H3[3] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf QUAD_V1[0] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf QUAD_V1[2] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf QUAD_V1[4] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf QUAD_V1[6] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf QUAD_V1[8] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf QUAD_V1[10] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf QUAD_V2[1] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf QUAD_V2[3] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf QUAD_V2[5] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf QUAD_V2[7] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf QUAD_V2[9] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf QUAD_V2[11] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf QUAD_V3[0] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf QUAD_V3[2] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf QUAD_V3[4] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf QUAD_V3[6] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf QUAD_V3[8] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf QUAD_V3[10] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf QUAD_V4[1] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf QUAD_V4[3] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf QUAD_V4[5] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf QUAD_V4[7] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf QUAD_V4[9] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf QUAD_V4[11] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf LONG_V1[0] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf LONG_V2[1] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf LONG_V3[0] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf LONG_V4[1] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf LONG_V5[0] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf LONG_V6[1] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf LONG_V7[0] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf LONG_V8[1] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf LONG_V9[0] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf LONG_V10[1] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf LONG_V11[0] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf LONG_V12[1] = OUT_LC[0] @XXX57005[57005][57005];
				proginv IMUX_IO_ICLK_OPTINV = IMUX_IO_ICLK @XXX57005[57005][57005];
				proginv IMUX_IO_OCLK_OPTINV = IMUX_IO_OCLK @XXX57005[57005][57005];
			}

			bel IOI[0] {
				input CE = IMUX_CE;
				output DIN0 = OUT_LC[0], OUT_LC[4];
				output DIN1 = OUT_LC[1], OUT_LC[5];
				input DOUT0 = IMUX_IO_DOUT0[0];
				input DOUT1 = IMUX_IO_DOUT1[0];
				input ICLK = IMUX_IO_ICLK_OPTINV;
				input OCLK = IMUX_IO_OCLK_OPTINV;
				input OE = IMUX_IO_OE[0];
			}

			bel IOI[1] {
				input CE = IMUX_CE;
				output DIN0 = OUT_LC[2], OUT_LC[6];
				output DIN1 = OUT_LC[3], OUT_LC[7];
				input DOUT0 = IMUX_IO_DOUT0[1];
				input DOUT1 = IMUX_IO_DOUT1[1];
				input ICLK = IMUX_IO_ICLK_OPTINV;
				input OCLK = IMUX_IO_OCLK_OPTINV;
				input OE = IMUX_IO_OE[1];
			}

			// wire IMUX_CE                        IOI[0].CE IOI[1].CE
			// wire IMUX_IO_DOUT0[0]               IOI[0].DOUT0
			// wire IMUX_IO_DOUT0[1]               IOI[1].DOUT0
			// wire IMUX_IO_DOUT1[0]               IOI[0].DOUT1
			// wire IMUX_IO_DOUT1[1]               IOI[1].DOUT1
			// wire IMUX_IO_OE[0]                  IOI[0].OE
			// wire IMUX_IO_OE[1]                  IOI[1].OE
			// wire IMUX_IO_ICLK_OPTINV            IOI[0].ICLK IOI[1].ICLK
			// wire IMUX_IO_OCLK_OPTINV            IOI[0].OCLK IOI[1].OCLK
			// wire OUT_LC[0]                      IOI[0].DIN0
			// wire OUT_LC[1]                      IOI[0].DIN1
			// wire OUT_LC[2]                      IOI[1].DIN0
			// wire OUT_LC[3]                      IOI[1].DIN1
			// wire OUT_LC[4]                      IOI[0].DIN0
			// wire OUT_LC[5]                      IOI[0].DIN1
			// wire OUT_LC[6]                      IOI[1].DIN0
			// wire OUT_LC[7]                      IOI[1].DIN1
		}

		tile_class IOI_S_T04 {
			cell CELL;
			bitrect MAIN: Horizontal (16, 42);

			switchbox INT {
				mux QUAD_H0[0] = QUAD_H4[0] | QUAD_V1[0] | QUAD_V3[0];
				mux QUAD_H0[1] = QUAD_H4[1] | QUAD_V1[6] | QUAD_V3[6];
				mux QUAD_H0[2] = QUAD_H4[2] | QUAD_V0[1] | QUAD_V2[1];
				mux QUAD_H0[3] = QUAD_H4[3] | QUAD_V0[7] | QUAD_V2[7];
				mux QUAD_H4[0] = QUAD_H0[0] | QUAD_V1[0] | QUAD_V3[0];
				mux QUAD_H4[1] = QUAD_H0[1] | QUAD_V1[6] | QUAD_V3[6];
				mux QUAD_H4[2] = QUAD_H0[2] | QUAD_V0[1] | QUAD_V2[1];
				mux QUAD_H4[3] = QUAD_H0[3] | QUAD_V0[7] | QUAD_V2[7];
				mux QUAD_V0[1] = QUAD_H0[2] | QUAD_H4[2] | QUAD_V2[1];
				mux QUAD_V0[7] = QUAD_H0[3] | QUAD_H4[3] | QUAD_V2[7];
				mux QUAD_V1[0] = QUAD_H0[0] | QUAD_H4[0] | QUAD_V3[0];
				mux QUAD_V1[6] = QUAD_H0[1] | QUAD_H4[1] | QUAD_V3[6];
				mux QUAD_V2[1] = QUAD_H0[2] | QUAD_H4[2] | QUAD_V0[1];
				mux QUAD_V2[7] = QUAD_H0[3] | QUAD_H4[3] | QUAD_V0[7];
				mux QUAD_V3[0] = QUAD_H0[0] | QUAD_H4[0] | QUAD_V1[0];
				mux QUAD_V3[6] = QUAD_H0[1] | QUAD_H4[1] | QUAD_V1[6];
				mux LOCAL_0[0] = QUAD_H0[0] | QUAD_H2[0] | QUAD_V0[4] | QUAD_V1[1] | QUAD_V1[9] | QUAD_V2[4] | QUAD_V3[1] | QUAD_V3[9] | LONG_V3[1] | LONG_V7[1] | LONG_V11[1] | OUT_LC_S[0] | OUT_LC_ES[0] | OUT_LC_WS[0];
				mux LOCAL_0[1] = QUAD_H0[1] | QUAD_H2[1] | QUAD_V0[5] | QUAD_V1[0] | QUAD_V1[8] | QUAD_V2[5] | QUAD_V3[0] | QUAD_V3[8] | LONG_V3[0] | LONG_V7[0] | LONG_V11[0] | OUT_LC_S[1] | OUT_LC_ES[1] | OUT_LC_WS[1];
				mux LOCAL_0[2] = QUAD_H0[2] | QUAD_H2[2] | QUAD_V0[6] | QUAD_V1[3] | QUAD_V1[11] | QUAD_V2[6] | QUAD_V3[3] | QUAD_V3[11] | LONG_V2[0] | LONG_V6[0] | LONG_V10[0] | OUT_LC_S[2] | OUT_LC_ES[2] | OUT_LC_WS[2];
				mux LOCAL_0[3] = QUAD_H0[3] | QUAD_H2[3] | QUAD_V0[7] | QUAD_V1[2] | QUAD_V1[10] | QUAD_V2[7] | QUAD_V3[2] | QUAD_V3[10] | LONG_V2[1] | LONG_V6[1] | LONG_V10[1] | OUT_LC_S[3] | OUT_LC_ES[3] | OUT_LC_WS[3];
				mux LOCAL_0[4] = QUAD_H1[0] | QUAD_H3[0] | QUAD_V0[0] | QUAD_V0[8] | QUAD_V1[5] | QUAD_V2[0] | QUAD_V2[8] | QUAD_V3[5] | LONG_V1[1] | LONG_V5[1] | LONG_V9[1] | OUT_LC_S[4] | OUT_LC_ES[4] | OUT_LC_WS[4];
				mux LOCAL_0[5] = QUAD_H1[1] | QUAD_H3[1] | QUAD_V0[1] | QUAD_V0[9] | QUAD_V1[4] | QUAD_V2[1] | QUAD_V2[9] | QUAD_V3[4] | LONG_V1[0] | LONG_V5[0] | LONG_V9[0] | OUT_LC_S[5] | OUT_LC_ES[5] | OUT_LC_WS[5];
				mux LOCAL_0[6] = QUAD_H1[2] | QUAD_H3[2] | QUAD_V0[2] | QUAD_V0[10] | QUAD_V1[7] | QUAD_V2[2] | QUAD_V2[10] | QUAD_V3[7] | LONG_V0[0] | LONG_V4[0] | LONG_V8[0] | OUT_LC_S[6] | OUT_LC_ES[6] | OUT_LC_WS[6];
				mux LOCAL_0[7] = QUAD_H1[3] | QUAD_H3[3] | QUAD_V0[3] | QUAD_V0[11] | QUAD_V1[6] | QUAD_V2[3] | QUAD_V2[11] | QUAD_V3[6] | LONG_V0[1] | LONG_V4[1] | LONG_V8[1] | OUT_LC_S[7] | OUT_LC_ES[7] | OUT_LC_WS[7];
				mux LOCAL_1[0] = QUAD_H0[0] | QUAD_H2[0] | QUAD_V0[4] | QUAD_V1[1] | QUAD_V1[9] | QUAD_V2[4] | QUAD_V3[1] | QUAD_V3[9] | LONG_V3[1] | LONG_V7[1] | LONG_V11[1] | OUT_LC_S[0] | OUT_LC_ES[0] | OUT_LC_WS[0];
				mux LOCAL_1[1] = QUAD_H0[1] | QUAD_H2[1] | QUAD_V0[5] | QUAD_V1[0] | QUAD_V1[8] | QUAD_V2[5] | QUAD_V3[0] | QUAD_V3[8] | LONG_V3[0] | LONG_V7[0] | LONG_V11[0] | OUT_LC_S[1] | OUT_LC_ES[1] | OUT_LC_WS[1];
				mux LOCAL_1[2] = QUAD_H0[2] | QUAD_H2[2] | QUAD_V0[6] | QUAD_V1[3] | QUAD_V1[11] | QUAD_V2[6] | QUAD_V3[3] | QUAD_V3[11] | LONG_V2[0] | LONG_V6[0] | LONG_V10[0] | OUT_LC_S[2] | OUT_LC_ES[2] | OUT_LC_WS[2];
				mux LOCAL_1[3] = QUAD_H0[3] | QUAD_H2[3] | QUAD_V0[7] | QUAD_V1[2] | QUAD_V1[10] | QUAD_V2[7] | QUAD_V3[2] | QUAD_V3[10] | LONG_V2[1] | LONG_V6[1] | LONG_V10[1] | OUT_LC_S[3] | OUT_LC_ES[3] | OUT_LC_WS[3];
				mux LOCAL_1[4] = QUAD_H1[0] | QUAD_H3[0] | QUAD_V0[0] | QUAD_V0[8] | QUAD_V1[5] | QUAD_V2[0] | QUAD_V2[8] | QUAD_V3[5] | LONG_V1[1] | LONG_V5[1] | LONG_V9[1] | OUT_LC_S[4] | OUT_LC_ES[4] | OUT_LC_WS[4];
				mux LOCAL_1[5] = QUAD_H1[1] | QUAD_H3[1] | QUAD_V0[1] | QUAD_V0[9] | QUAD_V1[4] | QUAD_V2[1] | QUAD_V2[9] | QUAD_V3[4] | LONG_V1[0] | LONG_V5[0] | LONG_V9[0] | OUT_LC_S[5] | OUT_LC_ES[5] | OUT_LC_WS[5];
				mux LOCAL_1[6] = QUAD_H1[2] | QUAD_H3[2] | QUAD_V0[2] | QUAD_V0[10] | QUAD_V1[7] | QUAD_V2[2] | QUAD_V2[10] | QUAD_V3[7] | LONG_V0[0] | LONG_V4[0] | LONG_V8[0] | OUT_LC_S[6] | OUT_LC_ES[6] | OUT_LC_WS[6];
				mux LOCAL_1[7] = QUAD_H1[3] | QUAD_H3[3] | QUAD_V0[3] | QUAD_V0[11] | QUAD_V1[6] | QUAD_V2[3] | QUAD_V2[11] | QUAD_V3[6] | LONG_V0[1] | LONG_V4[1] | LONG_V8[1] | OUT_LC_S[7] | OUT_LC_ES[7] | OUT_LC_WS[7];
				mux IMUX_CE = GLOBAL[1] | GLOBAL[3] | GLOBAL[5] | GLOBAL[7] | LOCAL_0[2] | LOCAL_0[5] | LOCAL_1[2] | LOCAL_1[5];
				mux IMUX_IO_DOUT0[0] = LOCAL_0[0] | LOCAL_0[2] | LOCAL_0[4] | LOCAL_0[6] | LOCAL_1[1] | LOCAL_1[3] | LOCAL_1[5] | LOCAL_1[7];
				mux IMUX_IO_DOUT0[1] = LOCAL_0[1] | LOCAL_0[3] | LOCAL_0[5] | LOCAL_0[7] | LOCAL_1[0] | LOCAL_1[2] | LOCAL_1[4] | LOCAL_1[6];
				mux IMUX_IO_DOUT1[0] = LOCAL_0[1] | LOCAL_0[3] | LOCAL_0[5] | LOCAL_0[7] | LOCAL_1[0] | LOCAL_1[2] | LOCAL_1[4] | LOCAL_1[6];
				mux IMUX_IO_DOUT1[1] = LOCAL_0[0] | LOCAL_0[2] | LOCAL_0[4] | LOCAL_0[6] | LOCAL_1[1] | LOCAL_1[3] | LOCAL_1[5] | LOCAL_1[7];
				mux IMUX_IO_OE[0] = LOCAL_0[1] | LOCAL_0[3] | LOCAL_0[5] | LOCAL_0[7] | LOCAL_1[0] | LOCAL_1[2] | LOCAL_1[4] | LOCAL_1[6];
				mux IMUX_IO_OE[1] = LOCAL_0[0] | LOCAL_0[2] | LOCAL_0[4] | LOCAL_0[6] | LOCAL_1[1] | LOCAL_1[3] | LOCAL_1[5] | LOCAL_1[7];
				mux IMUX_IO_ICLK = GLOBAL[0] | GLOBAL[1] | GLOBAL[2] | GLOBAL[3] | GLOBAL[4] | GLOBAL[5] | GLOBAL[6] | GLOBAL[7] | LOCAL_0[0] | LOCAL_0[3] | LOCAL_1[0] | LOCAL_1[3];
				mux IMUX_IO_OCLK = GLOBAL[0] | GLOBAL[1] | GLOBAL[2] | GLOBAL[3] | GLOBAL[4] | GLOBAL[5] | GLOBAL[6] | GLOBAL[7] | LOCAL_0[1] | LOCAL_0[4] | LOCAL_1[1] | LOCAL_1[4];
				mux IMUX_IO_EXTRA = LOCAL_0[1] | LOCAL_0[3] | LOCAL_0[5] | LOCAL_0[7] | LOCAL_1[0] | LOCAL_1[2] | LOCAL_1[4] | LOCAL_1[6];
				progbuf QUAD_H0[0] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf QUAD_H0[1] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf QUAD_H0[2] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf QUAD_H0[3] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf QUAD_H1[0] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf QUAD_H1[1] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf QUAD_H1[2] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf QUAD_H1[3] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf QUAD_H2[0] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf QUAD_H2[1] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf QUAD_H2[2] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf QUAD_H2[3] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf QUAD_H3[0] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf QUAD_H3[1] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf QUAD_H3[2] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf QUAD_H3[3] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf QUAD_V0[0] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf QUAD_V0[2] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf QUAD_V0[4] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf QUAD_V0[6] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf QUAD_V0[8] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf QUAD_V0[10] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf QUAD_V1[1] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf QUAD_V1[3] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf QUAD_V1[5] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf QUAD_V1[7] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf QUAD_V1[9] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf QUAD_V1[11] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf QUAD_V2[0] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf QUAD_V2[2] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf QUAD_V2[4] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf QUAD_V2[6] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf QUAD_V2[8] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf QUAD_V2[10] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf QUAD_V3[1] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf QUAD_V3[3] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf QUAD_V3[5] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf QUAD_V3[7] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf QUAD_V3[9] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf QUAD_V3[11] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf LONG_V0[0] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf LONG_V1[1] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf LONG_V2[0] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf LONG_V3[1] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf LONG_V4[0] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf LONG_V5[1] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf LONG_V6[0] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf LONG_V7[1] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf LONG_V8[0] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf LONG_V9[1] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf LONG_V10[0] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf LONG_V11[1] = OUT_LC[0] @XXX57005[57005][57005];
				proginv IMUX_IO_ICLK_OPTINV = IMUX_IO_ICLK @XXX57005[57005][57005];
				proginv IMUX_IO_OCLK_OPTINV = IMUX_IO_OCLK @XXX57005[57005][57005];
			}

			bel IOI[0] {
				input CE = IMUX_CE;
				output DIN0 = OUT_LC[0], OUT_LC[4];
				output DIN1 = OUT_LC[1], OUT_LC[5];
				input DOUT0 = IMUX_IO_DOUT0[0];
				input DOUT1 = IMUX_IO_DOUT1[0];
				input ICLK = IMUX_IO_ICLK_OPTINV;
				input OCLK = IMUX_IO_OCLK_OPTINV;
				input OE = IMUX_IO_OE[0];
			}

			bel IOI[1] {
				input CE = IMUX_CE;
				output DIN0 = OUT_LC[2], OUT_LC[6];
				output DIN1 = OUT_LC[3], OUT_LC[7];
				input DOUT0 = IMUX_IO_DOUT0[1];
				input DOUT1 = IMUX_IO_DOUT1[1];
				input ICLK = IMUX_IO_ICLK_OPTINV;
				input OCLK = IMUX_IO_OCLK_OPTINV;
				input OE = IMUX_IO_OE[1];
			}

			// wire IMUX_CE                        IOI[0].CE IOI[1].CE
			// wire IMUX_IO_DOUT0[0]               IOI[0].DOUT0
			// wire IMUX_IO_DOUT0[1]               IOI[1].DOUT0
			// wire IMUX_IO_DOUT1[0]               IOI[0].DOUT1
			// wire IMUX_IO_DOUT1[1]               IOI[1].DOUT1
			// wire IMUX_IO_OE[0]                  IOI[0].OE
			// wire IMUX_IO_OE[1]                  IOI[1].OE
			// wire IMUX_IO_ICLK_OPTINV            IOI[0].ICLK IOI[1].ICLK
			// wire IMUX_IO_OCLK_OPTINV            IOI[0].OCLK IOI[1].OCLK
			// wire OUT_LC[0]                      IOI[0].DIN0
			// wire OUT_LC[1]                      IOI[0].DIN1
			// wire OUT_LC[2]                      IOI[1].DIN0
			// wire OUT_LC[3]                      IOI[1].DIN1
			// wire OUT_LC[4]                      IOI[0].DIN0
			// wire OUT_LC[5]                      IOI[0].DIN1
			// wire OUT_LC[6]                      IOI[1].DIN0
			// wire OUT_LC[7]                      IOI[1].DIN1
		}

		tile_class IOI_N_T04 {
			cell CELL;
			bitrect MAIN: Horizontal (16, 42);

			switchbox INT {
				mux QUAD_H0[0] = QUAD_H4[0] | QUAD_V2[0] | QUAD_V4[0];
				mux QUAD_H0[1] = QUAD_H4[1] | QUAD_V2[6] | QUAD_V4[6];
				mux QUAD_H0[2] = QUAD_H4[2] | QUAD_V1[1] | QUAD_V3[1];
				mux QUAD_H0[3] = QUAD_H4[3] | QUAD_V1[7] | QUAD_V3[7];
				mux QUAD_H4[0] = QUAD_H0[0] | QUAD_V2[0] | QUAD_V4[0];
				mux QUAD_H4[1] = QUAD_H0[1] | QUAD_V2[6] | QUAD_V4[6];
				mux QUAD_H4[2] = QUAD_H0[2] | QUAD_V1[1] | QUAD_V3[1];
				mux QUAD_H4[3] = QUAD_H0[3] | QUAD_V1[7] | QUAD_V3[7];
				mux QUAD_V1[1] = QUAD_H0[2] | QUAD_H4[2] | QUAD_V3[1];
				mux QUAD_V1[7] = QUAD_H0[3] | QUAD_H4[3] | QUAD_V3[7];
				mux QUAD_V2[0] = QUAD_H0[0] | QUAD_H4[0] | QUAD_V4[0];
				mux QUAD_V2[6] = QUAD_H0[1] | QUAD_H4[1] | QUAD_V4[6];
				mux QUAD_V3[1] = QUAD_H0[2] | QUAD_H4[2] | QUAD_V1[1];
				mux QUAD_V3[7] = QUAD_H0[3] | QUAD_H4[3] | QUAD_V1[7];
				mux QUAD_V4[0] = QUAD_H0[0] | QUAD_H4[0] | QUAD_V2[0];
				mux QUAD_V4[6] = QUAD_H0[1] | QUAD_H4[1] | QUAD_V2[6];
				mux LOCAL_0[0] = QUAD_H0[0] | QUAD_H2[0] | QUAD_V1[4] | QUAD_V2[1] | QUAD_V2[9] | QUAD_V3[4] | QUAD_V4[1] | QUAD_V4[9] | LONG_V4[1] | LONG_V8[1] | LONG_V12[1] | OUT_LC_N[0] | OUT_LC_EN[0] | OUT_LC_WN[0];
				mux LOCAL_0[1] = QUAD_H0[1] | QUAD_H2[1] | QUAD_V1[5] | QUAD_V2[0] | QUAD_V2[8] | QUAD_V3[5] | QUAD_V4[0] | QUAD_V4[8] | LONG_V4[0] | LONG_V8[0] | LONG_V12[0] | OUT_LC_N[1] | OUT_LC_EN[1] | OUT_LC_WN[1];
				mux LOCAL_0[2] = QUAD_H0[2] | QUAD_H2[2] | QUAD_V1[6] | QUAD_V2[3] | QUAD_V2[11] | QUAD_V3[6] | QUAD_V4[3] | QUAD_V4[11] | LONG_V3[0] | LONG_V7[0] | LONG_V11[0] | OUT_LC_N[2] | OUT_LC_EN[2] | OUT_LC_WN[2];
				mux LOCAL_0[3] = QUAD_H0[3] | QUAD_H2[3] | QUAD_V1[7] | QUAD_V2[2] | QUAD_V2[10] | QUAD_V3[7] | QUAD_V4[2] | QUAD_V4[10] | LONG_V3[1] | LONG_V7[1] | LONG_V11[1] | OUT_LC_N[3] | OUT_LC_EN[3] | OUT_LC_WN[3];
				mux LOCAL_0[4] = QUAD_H1[0] | QUAD_H3[0] | QUAD_V1[0] | QUAD_V1[8] | QUAD_V2[5] | QUAD_V3[0] | QUAD_V3[8] | QUAD_V4[5] | LONG_V2[1] | LONG_V6[1] | LONG_V10[1] | OUT_LC_N[4] | OUT_LC_EN[4] | OUT_LC_WN[4];
				mux LOCAL_0[5] = QUAD_H1[1] | QUAD_H3[1] | QUAD_V1[1] | QUAD_V1[9] | QUAD_V2[4] | QUAD_V3[1] | QUAD_V3[9] | QUAD_V4[4] | LONG_V2[0] | LONG_V6[0] | LONG_V10[0] | OUT_LC_N[5] | OUT_LC_EN[5] | OUT_LC_WN[5];
				mux LOCAL_0[6] = QUAD_H1[2] | QUAD_H3[2] | QUAD_V1[2] | QUAD_V1[10] | QUAD_V2[7] | QUAD_V3[2] | QUAD_V3[10] | QUAD_V4[7] | LONG_V1[0] | LONG_V5[0] | LONG_V9[0] | OUT_LC_N[6] | OUT_LC_EN[6] | OUT_LC_WN[6];
				mux LOCAL_0[7] = QUAD_H1[3] | QUAD_H3[3] | QUAD_V1[3] | QUAD_V1[11] | QUAD_V2[6] | QUAD_V3[3] | QUAD_V3[11] | QUAD_V4[6] | LONG_V1[1] | LONG_V5[1] | LONG_V9[1] | OUT_LC_N[7] | OUT_LC_EN[7] | OUT_LC_WN[7];
				mux LOCAL_1[0] = QUAD_H0[0] | QUAD_H2[0] | QUAD_V1[4] | QUAD_V2[1] | QUAD_V2[9] | QUAD_V3[4] | QUAD_V4[1] | QUAD_V4[9] | LONG_V4[1] | LONG_V8[1] | LONG_V12[1] | OUT_LC_N[0] | OUT_LC_EN[0] | OUT_LC_WN[0];
				mux LOCAL_1[1] = QUAD_H0[1] | QUAD_H2[1] | QUAD_V1[5] | QUAD_V2[0] | QUAD_V2[8] | QUAD_V3[5] | QUAD_V4[0] | QUAD_V4[8] | LONG_V4[0] | LONG_V8[0] | LONG_V12[0] | OUT_LC_N[1] | OUT_LC_EN[1] | OUT_LC_WN[1];
				mux LOCAL_1[2] = QUAD_H0[2] | QUAD_H2[2] | QUAD_V1[6] | QUAD_V2[3] | QUAD_V2[11] | QUAD_V3[6] | QUAD_V4[3] | QUAD_V4[11] | LONG_V3[0] | LONG_V7[0] | LONG_V11[0] | OUT_LC_N[2] | OUT_LC_EN[2] | OUT_LC_WN[2];
				mux LOCAL_1[3] = QUAD_H0[3] | QUAD_H2[3] | QUAD_V1[7] | QUAD_V2[2] | QUAD_V2[10] | QUAD_V3[7] | QUAD_V4[2] | QUAD_V4[10] | LONG_V3[1] | LONG_V7[1] | LONG_V11[1] | OUT_LC_N[3] | OUT_LC_EN[3] | OUT_LC_WN[3];
				mux LOCAL_1[4] = QUAD_H1[0] | QUAD_H3[0] | QUAD_V1[0] | QUAD_V1[8] | QUAD_V2[5] | QUAD_V3[0] | QUAD_V3[8] | QUAD_V4[5] | LONG_V2[1] | LONG_V6[1] | LONG_V10[1] | OUT_LC_N[4] | OUT_LC_EN[4] | OUT_LC_WN[4];
				mux LOCAL_1[5] = QUAD_H1[1] | QUAD_H3[1] | QUAD_V1[1] | QUAD_V1[9] | QUAD_V2[4] | QUAD_V3[1] | QUAD_V3[9] | QUAD_V4[4] | LONG_V2[0] | LONG_V6[0] | LONG_V10[0] | OUT_LC_N[5] | OUT_LC_EN[5] | OUT_LC_WN[5];
				mux LOCAL_1[6] = QUAD_H1[2] | QUAD_H3[2] | QUAD_V1[2] | QUAD_V1[10] | QUAD_V2[7] | QUAD_V3[2] | QUAD_V3[10] | QUAD_V4[7] | LONG_V1[0] | LONG_V5[0] | LONG_V9[0] | OUT_LC_N[6] | OUT_LC_EN[6] | OUT_LC_WN[6];
				mux LOCAL_1[7] = QUAD_H1[3] | QUAD_H3[3] | QUAD_V1[3] | QUAD_V1[11] | QUAD_V2[6] | QUAD_V3[3] | QUAD_V3[11] | QUAD_V4[6] | LONG_V1[1] | LONG_V5[1] | LONG_V9[1] | OUT_LC_N[7] | OUT_LC_EN[7] | OUT_LC_WN[7];
				mux IMUX_CE = GLOBAL[1] | GLOBAL[3] | GLOBAL[5] | GLOBAL[7] | LOCAL_0[2] | LOCAL_0[5] | LOCAL_1[2] | LOCAL_1[5];
				mux IMUX_IO_DOUT0[0] = LOCAL_0[0] | LOCAL_0[2] | LOCAL_0[4] | LOCAL_0[6] | LOCAL_1[1] | LOCAL_1[3] | LOCAL_1[5] | LOCAL_1[7];
				mux IMUX_IO_DOUT0[1] = LOCAL_0[1] | LOCAL_0[3] | LOCAL_0[5] | LOCAL_0[7] | LOCAL_1[0] | LOCAL_1[2] | LOCAL_1[4] | LOCAL_1[6];
				mux IMUX_IO_DOUT1[0] = LOCAL_0[1] | LOCAL_0[3] | LOCAL_0[5] | LOCAL_0[7] | LOCAL_1[0] | LOCAL_1[2] | LOCAL_1[4] | LOCAL_1[6];
				mux IMUX_IO_DOUT1[1] = LOCAL_0[0] | LOCAL_0[2] | LOCAL_0[4] | LOCAL_0[6] | LOCAL_1[1] | LOCAL_1[3] | LOCAL_1[5] | LOCAL_1[7];
				mux IMUX_IO_OE[0] = LOCAL_0[1] | LOCAL_0[3] | LOCAL_0[5] | LOCAL_0[7] | LOCAL_1[0] | LOCAL_1[2] | LOCAL_1[4] | LOCAL_1[6];
				mux IMUX_IO_OE[1] = LOCAL_0[0] | LOCAL_0[2] | LOCAL_0[4] | LOCAL_0[6] | LOCAL_1[1] | LOCAL_1[3] | LOCAL_1[5] | LOCAL_1[7];
				mux IMUX_IO_ICLK = GLOBAL[0] | GLOBAL[1] | GLOBAL[2] | GLOBAL[3] | GLOBAL[4] | GLOBAL[5] | GLOBAL[6] | GLOBAL[7] | LOCAL_0[0] | LOCAL_0[3] | LOCAL_1[0] | LOCAL_1[3];
				mux IMUX_IO_OCLK = GLOBAL[0] | GLOBAL[1] | GLOBAL[2] | GLOBAL[3] | GLOBAL[4] | GLOBAL[5] | GLOBAL[6] | GLOBAL[7] | LOCAL_0[1] | LOCAL_0[4] | LOCAL_1[1] | LOCAL_1[4];
				mux IMUX_IO_EXTRA = LOCAL_0[1] | LOCAL_0[3] | LOCAL_0[5] | LOCAL_0[7] | LOCAL_1[0] | LOCAL_1[2] | LOCAL_1[4] | LOCAL_1[6];
				progbuf QUAD_H0[0] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf QUAD_H0[1] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf QUAD_H0[2] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf QUAD_H0[3] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf QUAD_H1[0] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf QUAD_H1[1] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf QUAD_H1[2] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf QUAD_H1[3] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf QUAD_H2[0] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf QUAD_H2[1] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf QUAD_H2[2] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf QUAD_H2[3] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf QUAD_H3[0] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf QUAD_H3[1] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf QUAD_H3[2] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf QUAD_H3[3] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf QUAD_V1[0] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf QUAD_V1[2] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf QUAD_V1[4] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf QUAD_V1[6] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf QUAD_V1[8] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf QUAD_V1[10] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf QUAD_V2[1] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf QUAD_V2[3] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf QUAD_V2[5] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf QUAD_V2[7] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf QUAD_V2[9] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf QUAD_V2[11] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf QUAD_V3[0] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf QUAD_V3[2] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf QUAD_V3[4] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf QUAD_V3[6] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf QUAD_V3[8] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf QUAD_V3[10] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf QUAD_V4[1] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf QUAD_V4[3] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf QUAD_V4[5] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf QUAD_V4[7] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf QUAD_V4[9] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf QUAD_V4[11] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf LONG_V1[0] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf LONG_V2[1] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf LONG_V3[0] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf LONG_V4[1] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf LONG_V5[0] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf LONG_V6[1] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf LONG_V7[0] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf LONG_V8[1] = OUT_LC[0] @XXX57005[57005][57005];
				progbuf LONG_V9[0] = OUT_LC[3] @XXX57005[57005][57005];
				progbuf LONG_V10[1] = OUT_LC[2] @XXX57005[57005][57005];
				progbuf LONG_V11[0] = OUT_LC[1] @XXX57005[57005][57005];
				progbuf LONG_V12[1] = OUT_LC[0] @XXX57005[57005][57005];
				proginv IMUX_IO_ICLK_OPTINV = IMUX_IO_ICLK @XXX57005[57005][57005];
				proginv IMUX_IO_OCLK_OPTINV = IMUX_IO_OCLK @XXX57005[57005][57005];
			}

			bel IOI[0] {
				input CE = IMUX_CE;
				output DIN0 = OUT_LC[0], OUT_LC[4];
				output DIN1 = OUT_LC[1], OUT_LC[5];
				input DOUT0 = IMUX_IO_DOUT0[0];
				input DOUT1 = IMUX_IO_DOUT1[0];
				input ICLK = IMUX_IO_ICLK_OPTINV;
				input OCLK = IMUX_IO_OCLK_OPTINV;
				input OE = IMUX_IO_OE[0];
			}

			bel IOI[1] {
				input CE = IMUX_CE;
				output DIN0 = OUT_LC[2], OUT_LC[6];
				output DIN1 = OUT_LC[3], OUT_LC[7];
				input DOUT0 = IMUX_IO_DOUT0[1];
				input DOUT1 = IMUX_IO_DOUT1[1];
				input ICLK = IMUX_IO_ICLK_OPTINV;
				input OCLK = IMUX_IO_OCLK_OPTINV;
				input OE = IMUX_IO_OE[1];
			}

			// wire IMUX_CE                        IOI[0].CE IOI[1].CE
			// wire IMUX_IO_DOUT0[0]               IOI[0].DOUT0
			// wire IMUX_IO_DOUT0[1]               IOI[1].DOUT0
			// wire IMUX_IO_DOUT1[0]               IOI[0].DOUT1
			// wire IMUX_IO_DOUT1[1]               IOI[1].DOUT1
			// wire IMUX_IO_OE[0]                  IOI[0].OE
			// wire IMUX_IO_OE[1]                  IOI[1].OE
			// wire IMUX_IO_ICLK_OPTINV            IOI[0].ICLK IOI[1].ICLK
			// wire IMUX_IO_OCLK_OPTINV            IOI[0].OCLK IOI[1].OCLK
			// wire OUT_LC[0]                      IOI[0].DIN0
			// wire OUT_LC[1]                      IOI[0].DIN1
			// wire OUT_LC[2]                      IOI[1].DIN0
			// wire OUT_LC[3]                      IOI[1].DIN1
			// wire OUT_LC[4]                      IOI[0].DIN0
			// wire OUT_LC[5]                      IOI[0].DIN1
			// wire OUT_LC[6]                      IOI[1].DIN0
			// wire OUT_LC[7]                      IOI[1].DIN1
		}
	}

	tile_slot COLBUF {
		bel_slot COLBUF: routing;

		tile_class COLBUF_L01 {
			cell CELL;
			bitrect MAIN: Horizontal (16, 42);
		}

		tile_class COLBUF_P08 {
			cell CELL;
			bitrect MAIN: Horizontal (16, 42);
		}

		tile_class COLBUF_IO_W {
			cell CELL;
			bitrect MAIN: Horizontal (16, 18);
		}

		tile_class COLBUF_IO_E {
			cell CELL;
			bitrect MAIN: Horizontal (16, 18);
		}
	}

	tile_slot GB_ROOT {
		bel_slot GB_ROOT: routing;

		tile_class GB_ROOT_L04 {
			cell CELL;
			bitrect CLK[0]: Horizontal (16, 2);
			bitrect CLK[1]: Horizontal (16, 2);

			bel GB_ROOT {
				output O0 = GLOBAL[0];
				output O1 = GLOBAL[1];
				output O2 = GLOBAL[2];
				output O3 = GLOBAL[3];
				output O4 = GLOBAL[4];
				output O5 = GLOBAL[5];
				output O6 = GLOBAL[6];
				output O7 = GLOBAL[7];
			}

			// wire GLOBAL[0]                      GB_ROOT.O0
			// wire GLOBAL[1]                      GB_ROOT.O1
			// wire GLOBAL[2]                      GB_ROOT.O2
			// wire GLOBAL[3]                      GB_ROOT.O3
			// wire GLOBAL[4]                      GB_ROOT.O4
			// wire GLOBAL[5]                      GB_ROOT.O5
			// wire GLOBAL[6]                      GB_ROOT.O6
			// wire GLOBAL[7]                      GB_ROOT.O7
		}

		tile_class GB_ROOT_L08 {
			cell CELL;
			bitrect CLK[0]: Horizontal (16, 2);
			bitrect CLK[1]: Horizontal (16, 2);

			bel GB_ROOT {
				output O0 = GLOBAL[0];
				output O1 = GLOBAL[1];
				output O2 = GLOBAL[2];
				output O3 = GLOBAL[3];
				output O4 = GLOBAL[4];
				output O5 = GLOBAL[5];
				output O6 = GLOBAL[6];
				output O7 = GLOBAL[7];
			}

			// wire GLOBAL[0]                      GB_ROOT.O0
			// wire GLOBAL[1]                      GB_ROOT.O1
			// wire GLOBAL[2]                      GB_ROOT.O2
			// wire GLOBAL[3]                      GB_ROOT.O3
			// wire GLOBAL[4]                      GB_ROOT.O4
			// wire GLOBAL[5]                      GB_ROOT.O5
			// wire GLOBAL[6]                      GB_ROOT.O6
			// wire GLOBAL[7]                      GB_ROOT.O7
		}
	}

	tile_slot BEL {
		bel_slot IO_LATCH: routing;
		bel_slot GB_FABRIC: legacy;
		bel_slot BRAM: legacy;
		bel_slot MAC16: legacy;
		bel_slot SPRAM[0]: legacy;
		bel_slot SPRAM[1]: legacy;
		bel_slot PLL: legacy;
		bel_slot SPI: legacy;
		bel_slot I2C: legacy;
		bel_slot I2C_FIFO: legacy;
		bel_slot IOB_I3C[0]: legacy;
		bel_slot IOB_I3C[1]: legacy;
		bel_slot FILTER[0]: legacy;
		bel_slot FILTER[1]: legacy;

		tile_class IO_LATCH {
			cell CELL;

			bel IO_LATCH {
				input LATCH = IMUX_IO_EXTRA;
			}

			// wire IMUX_IO_EXTRA                  IO_LATCH.LATCH
		}

		tile_class GB_FABRIC {
			cell CELL;

			bel GB_FABRIC {
				input I = IMUX_IO_EXTRA;
			}

			// wire IMUX_IO_EXTRA                  GB_FABRIC.I
		}

		tile_class BRAM_L04 {
			cell CELL[0];
			cell CELL[1];
			bitrect MAIN[0]: Horizontal (16, 42);
			bitrect MAIN[1]: Horizontal (16, 42);
			bitrect DATA: Horizontal (256, 16);

			bel BRAM {
				input MASK0 = CELL[0].IMUX_LC_I3[0];
				input MASK1 = CELL[0].IMUX_LC_I3[1];
				input MASK10 = CELL[1].IMUX_LC_I3[2];
				input MASK11 = CELL[1].IMUX_LC_I3[3];
				input MASK12 = CELL[1].IMUX_LC_I3[4];
				input MASK13 = CELL[1].IMUX_LC_I3[5];
				input MASK14 = CELL[1].IMUX_LC_I3[6];
				input MASK15 = CELL[1].IMUX_LC_I3[7];
				input MASK2 = CELL[0].IMUX_LC_I3[2];
				input MASK3 = CELL[0].IMUX_LC_I3[3];
				input MASK4 = CELL[0].IMUX_LC_I3[4];
				input MASK5 = CELL[0].IMUX_LC_I3[5];
				input MASK6 = CELL[0].IMUX_LC_I3[6];
				input MASK7 = CELL[0].IMUX_LC_I3[7];
				input MASK8 = CELL[1].IMUX_LC_I3[0];
				input MASK9 = CELL[1].IMUX_LC_I3[1];
				input RADDR0 = CELL[1].IMUX_LC_I0[0];
				input RADDR1 = CELL[1].IMUX_LC_I0[1];
				input RADDR2 = CELL[1].IMUX_LC_I0[2];
				input RADDR3 = CELL[1].IMUX_LC_I0[3];
				input RADDR4 = CELL[1].IMUX_LC_I0[4];
				input RADDR5 = CELL[1].IMUX_LC_I0[5];
				input RADDR6 = CELL[1].IMUX_LC_I0[6];
				input RADDR7 = CELL[1].IMUX_LC_I0[7];
				input RCLK = CELL[1].IMUX_CLK_OPTINV;
				input RCLKE = CELL[1].IMUX_CE;
				output RDATA0 = CELL[0].OUT_LC[0];
				output RDATA1 = CELL[0].OUT_LC[1];
				output RDATA10 = CELL[1].OUT_LC[2];
				output RDATA11 = CELL[1].OUT_LC[3];
				output RDATA12 = CELL[1].OUT_LC[4];
				output RDATA13 = CELL[1].OUT_LC[5];
				output RDATA14 = CELL[1].OUT_LC[6];
				output RDATA15 = CELL[1].OUT_LC[7];
				output RDATA2 = CELL[0].OUT_LC[2];
				output RDATA3 = CELL[0].OUT_LC[3];
				output RDATA4 = CELL[0].OUT_LC[4];
				output RDATA5 = CELL[0].OUT_LC[5];
				output RDATA6 = CELL[0].OUT_LC[6];
				output RDATA7 = CELL[0].OUT_LC[7];
				output RDATA8 = CELL[1].OUT_LC[0];
				output RDATA9 = CELL[1].OUT_LC[1];
				input RE = CELL[1].IMUX_RST;
				input WADDR0 = CELL[0].IMUX_LC_I0[0];
				input WADDR1 = CELL[0].IMUX_LC_I0[1];
				input WADDR2 = CELL[0].IMUX_LC_I0[2];
				input WADDR3 = CELL[0].IMUX_LC_I0[3];
				input WADDR4 = CELL[0].IMUX_LC_I0[4];
				input WADDR5 = CELL[0].IMUX_LC_I0[5];
				input WADDR6 = CELL[0].IMUX_LC_I0[6];
				input WADDR7 = CELL[0].IMUX_LC_I0[7];
				input WCLK = CELL[0].IMUX_CLK_OPTINV;
				input WCLKE = CELL[0].IMUX_CE;
				input WDATA0 = CELL[0].IMUX_LC_I1[0];
				input WDATA1 = CELL[0].IMUX_LC_I1[1];
				input WDATA10 = CELL[1].IMUX_LC_I1[2];
				input WDATA11 = CELL[1].IMUX_LC_I1[3];
				input WDATA12 = CELL[1].IMUX_LC_I1[4];
				input WDATA13 = CELL[1].IMUX_LC_I1[5];
				input WDATA14 = CELL[1].IMUX_LC_I1[6];
				input WDATA15 = CELL[1].IMUX_LC_I1[7];
				input WDATA2 = CELL[0].IMUX_LC_I1[2];
				input WDATA3 = CELL[0].IMUX_LC_I1[3];
				input WDATA4 = CELL[0].IMUX_LC_I1[4];
				input WDATA5 = CELL[0].IMUX_LC_I1[5];
				input WDATA6 = CELL[0].IMUX_LC_I1[6];
				input WDATA7 = CELL[0].IMUX_LC_I1[7];
				input WDATA8 = CELL[1].IMUX_LC_I1[0];
				input WDATA9 = CELL[1].IMUX_LC_I1[1];
				input WE = CELL[0].IMUX_RST;
			}

			// wire CELL[0].IMUX_LC_I0[0]          BRAM.WADDR0
			// wire CELL[0].IMUX_LC_I0[1]          BRAM.WADDR1
			// wire CELL[0].IMUX_LC_I0[2]          BRAM.WADDR2
			// wire CELL[0].IMUX_LC_I0[3]          BRAM.WADDR3
			// wire CELL[0].IMUX_LC_I0[4]          BRAM.WADDR4
			// wire CELL[0].IMUX_LC_I0[5]          BRAM.WADDR5
			// wire CELL[0].IMUX_LC_I0[6]          BRAM.WADDR6
			// wire CELL[0].IMUX_LC_I0[7]          BRAM.WADDR7
			// wire CELL[0].IMUX_LC_I1[0]          BRAM.WDATA0
			// wire CELL[0].IMUX_LC_I1[1]          BRAM.WDATA1
			// wire CELL[0].IMUX_LC_I1[2]          BRAM.WDATA2
			// wire CELL[0].IMUX_LC_I1[3]          BRAM.WDATA3
			// wire CELL[0].IMUX_LC_I1[4]          BRAM.WDATA4
			// wire CELL[0].IMUX_LC_I1[5]          BRAM.WDATA5
			// wire CELL[0].IMUX_LC_I1[6]          BRAM.WDATA6
			// wire CELL[0].IMUX_LC_I1[7]          BRAM.WDATA7
			// wire CELL[0].IMUX_LC_I3[0]          BRAM.MASK0
			// wire CELL[0].IMUX_LC_I3[1]          BRAM.MASK1
			// wire CELL[0].IMUX_LC_I3[2]          BRAM.MASK2
			// wire CELL[0].IMUX_LC_I3[3]          BRAM.MASK3
			// wire CELL[0].IMUX_LC_I3[4]          BRAM.MASK4
			// wire CELL[0].IMUX_LC_I3[5]          BRAM.MASK5
			// wire CELL[0].IMUX_LC_I3[6]          BRAM.MASK6
			// wire CELL[0].IMUX_LC_I3[7]          BRAM.MASK7
			// wire CELL[0].IMUX_CLK_OPTINV        BRAM.WCLK
			// wire CELL[0].IMUX_RST               BRAM.WE
			// wire CELL[0].IMUX_CE                BRAM.WCLKE
			// wire CELL[0].OUT_LC[0]              BRAM.RDATA0
			// wire CELL[0].OUT_LC[1]              BRAM.RDATA1
			// wire CELL[0].OUT_LC[2]              BRAM.RDATA2
			// wire CELL[0].OUT_LC[3]              BRAM.RDATA3
			// wire CELL[0].OUT_LC[4]              BRAM.RDATA4
			// wire CELL[0].OUT_LC[5]              BRAM.RDATA5
			// wire CELL[0].OUT_LC[6]              BRAM.RDATA6
			// wire CELL[0].OUT_LC[7]              BRAM.RDATA7
			// wire CELL[1].IMUX_LC_I0[0]          BRAM.RADDR0
			// wire CELL[1].IMUX_LC_I0[1]          BRAM.RADDR1
			// wire CELL[1].IMUX_LC_I0[2]          BRAM.RADDR2
			// wire CELL[1].IMUX_LC_I0[3]          BRAM.RADDR3
			// wire CELL[1].IMUX_LC_I0[4]          BRAM.RADDR4
			// wire CELL[1].IMUX_LC_I0[5]          BRAM.RADDR5
			// wire CELL[1].IMUX_LC_I0[6]          BRAM.RADDR6
			// wire CELL[1].IMUX_LC_I0[7]          BRAM.RADDR7
			// wire CELL[1].IMUX_LC_I1[0]          BRAM.WDATA8
			// wire CELL[1].IMUX_LC_I1[1]          BRAM.WDATA9
			// wire CELL[1].IMUX_LC_I1[2]          BRAM.WDATA10
			// wire CELL[1].IMUX_LC_I1[3]          BRAM.WDATA11
			// wire CELL[1].IMUX_LC_I1[4]          BRAM.WDATA12
			// wire CELL[1].IMUX_LC_I1[5]          BRAM.WDATA13
			// wire CELL[1].IMUX_LC_I1[6]          BRAM.WDATA14
			// wire CELL[1].IMUX_LC_I1[7]          BRAM.WDATA15
			// wire CELL[1].IMUX_LC_I3[0]          BRAM.MASK8
			// wire CELL[1].IMUX_LC_I3[1]          BRAM.MASK9
			// wire CELL[1].IMUX_LC_I3[2]          BRAM.MASK10
			// wire CELL[1].IMUX_LC_I3[3]          BRAM.MASK11
			// wire CELL[1].IMUX_LC_I3[4]          BRAM.MASK12
			// wire CELL[1].IMUX_LC_I3[5]          BRAM.MASK13
			// wire CELL[1].IMUX_LC_I3[6]          BRAM.MASK14
			// wire CELL[1].IMUX_LC_I3[7]          BRAM.MASK15
			// wire CELL[1].IMUX_CLK_OPTINV        BRAM.RCLK
			// wire CELL[1].IMUX_RST               BRAM.RE
			// wire CELL[1].IMUX_CE                BRAM.RCLKE
			// wire CELL[1].OUT_LC[0]              BRAM.RDATA8
			// wire CELL[1].OUT_LC[1]              BRAM.RDATA9
			// wire CELL[1].OUT_LC[2]              BRAM.RDATA10
			// wire CELL[1].OUT_LC[3]              BRAM.RDATA11
			// wire CELL[1].OUT_LC[4]              BRAM.RDATA12
			// wire CELL[1].OUT_LC[5]              BRAM.RDATA13
			// wire CELL[1].OUT_LC[6]              BRAM.RDATA14
			// wire CELL[1].OUT_LC[7]              BRAM.RDATA15
		}

		tile_class BRAM_P01 {
			cell CELL[0];
			cell CELL[1];
			bitrect MAIN[0]: Horizontal (16, 42);
			bitrect MAIN[1]: Horizontal (16, 42);
			bitrect DATA: Horizontal (256, 16);

			bel BRAM {
				input MASK0 = CELL[0].IMUX_LC_I3[0];
				input MASK1 = CELL[0].IMUX_LC_I3[1];
				input MASK10 = CELL[1].IMUX_LC_I3[2];
				input MASK11 = CELL[1].IMUX_LC_I3[3];
				input MASK12 = CELL[1].IMUX_LC_I3[4];
				input MASK13 = CELL[1].IMUX_LC_I3[5];
				input MASK14 = CELL[1].IMUX_LC_I3[6];
				input MASK15 = CELL[1].IMUX_LC_I3[7];
				input MASK2 = CELL[0].IMUX_LC_I3[2];
				input MASK3 = CELL[0].IMUX_LC_I3[3];
				input MASK4 = CELL[0].IMUX_LC_I3[4];
				input MASK5 = CELL[0].IMUX_LC_I3[5];
				input MASK6 = CELL[0].IMUX_LC_I3[6];
				input MASK7 = CELL[0].IMUX_LC_I3[7];
				input MASK8 = CELL[1].IMUX_LC_I3[0];
				input MASK9 = CELL[1].IMUX_LC_I3[1];
				input RADDR0 = CELL[1].IMUX_LC_I0[0];
				input RADDR1 = CELL[1].IMUX_LC_I0[1];
				input RADDR10 = CELL[1].IMUX_LC_I2[2];
				input RADDR2 = CELL[1].IMUX_LC_I0[2];
				input RADDR3 = CELL[1].IMUX_LC_I0[3];
				input RADDR4 = CELL[1].IMUX_LC_I0[4];
				input RADDR5 = CELL[1].IMUX_LC_I0[5];
				input RADDR6 = CELL[1].IMUX_LC_I0[6];
				input RADDR7 = CELL[1].IMUX_LC_I0[7];
				input RADDR8 = CELL[1].IMUX_LC_I2[0];
				input RADDR9 = CELL[1].IMUX_LC_I2[1];
				input RCLK = CELL[1].IMUX_CLK_OPTINV;
				input RCLKE = CELL[1].IMUX_CE;
				output RDATA0 = CELL[0].OUT_LC[0];
				output RDATA1 = CELL[0].OUT_LC[1];
				output RDATA10 = CELL[1].OUT_LC[2];
				output RDATA11 = CELL[1].OUT_LC[3];
				output RDATA12 = CELL[1].OUT_LC[4];
				output RDATA13 = CELL[1].OUT_LC[5];
				output RDATA14 = CELL[1].OUT_LC[6];
				output RDATA15 = CELL[1].OUT_LC[7];
				output RDATA2 = CELL[0].OUT_LC[2];
				output RDATA3 = CELL[0].OUT_LC[3];
				output RDATA4 = CELL[0].OUT_LC[4];
				output RDATA5 = CELL[0].OUT_LC[5];
				output RDATA6 = CELL[0].OUT_LC[6];
				output RDATA7 = CELL[0].OUT_LC[7];
				output RDATA8 = CELL[1].OUT_LC[0];
				output RDATA9 = CELL[1].OUT_LC[1];
				input RE = CELL[1].IMUX_RST;
				input WADDR0 = CELL[0].IMUX_LC_I0[0];
				input WADDR1 = CELL[0].IMUX_LC_I0[1];
				input WADDR10 = CELL[0].IMUX_LC_I2[2];
				input WADDR2 = CELL[0].IMUX_LC_I0[2];
				input WADDR3 = CELL[0].IMUX_LC_I0[3];
				input WADDR4 = CELL[0].IMUX_LC_I0[4];
				input WADDR5 = CELL[0].IMUX_LC_I0[5];
				input WADDR6 = CELL[0].IMUX_LC_I0[6];
				input WADDR7 = CELL[0].IMUX_LC_I0[7];
				input WADDR8 = CELL[0].IMUX_LC_I2[0];
				input WADDR9 = CELL[0].IMUX_LC_I2[1];
				input WCLK = CELL[0].IMUX_CLK_OPTINV;
				input WCLKE = CELL[0].IMUX_CE;
				input WDATA0 = CELL[0].IMUX_LC_I1[0];
				input WDATA1 = CELL[0].IMUX_LC_I1[1];
				input WDATA10 = CELL[1].IMUX_LC_I1[2];
				input WDATA11 = CELL[1].IMUX_LC_I1[3];
				input WDATA12 = CELL[1].IMUX_LC_I1[4];
				input WDATA13 = CELL[1].IMUX_LC_I1[5];
				input WDATA14 = CELL[1].IMUX_LC_I1[6];
				input WDATA15 = CELL[1].IMUX_LC_I1[7];
				input WDATA2 = CELL[0].IMUX_LC_I1[2];
				input WDATA3 = CELL[0].IMUX_LC_I1[3];
				input WDATA4 = CELL[0].IMUX_LC_I1[4];
				input WDATA5 = CELL[0].IMUX_LC_I1[5];
				input WDATA6 = CELL[0].IMUX_LC_I1[6];
				input WDATA7 = CELL[0].IMUX_LC_I1[7];
				input WDATA8 = CELL[1].IMUX_LC_I1[0];
				input WDATA9 = CELL[1].IMUX_LC_I1[1];
				input WE = CELL[0].IMUX_RST;
			}

			// wire CELL[0].IMUX_LC_I0[0]          BRAM.WADDR0
			// wire CELL[0].IMUX_LC_I0[1]          BRAM.WADDR1
			// wire CELL[0].IMUX_LC_I0[2]          BRAM.WADDR2
			// wire CELL[0].IMUX_LC_I0[3]          BRAM.WADDR3
			// wire CELL[0].IMUX_LC_I0[4]          BRAM.WADDR4
			// wire CELL[0].IMUX_LC_I0[5]          BRAM.WADDR5
			// wire CELL[0].IMUX_LC_I0[6]          BRAM.WADDR6
			// wire CELL[0].IMUX_LC_I0[7]          BRAM.WADDR7
			// wire CELL[0].IMUX_LC_I1[0]          BRAM.WDATA0
			// wire CELL[0].IMUX_LC_I1[1]          BRAM.WDATA1
			// wire CELL[0].IMUX_LC_I1[2]          BRAM.WDATA2
			// wire CELL[0].IMUX_LC_I1[3]          BRAM.WDATA3
			// wire CELL[0].IMUX_LC_I1[4]          BRAM.WDATA4
			// wire CELL[0].IMUX_LC_I1[5]          BRAM.WDATA5
			// wire CELL[0].IMUX_LC_I1[6]          BRAM.WDATA6
			// wire CELL[0].IMUX_LC_I1[7]          BRAM.WDATA7
			// wire CELL[0].IMUX_LC_I2[0]          BRAM.WADDR8
			// wire CELL[0].IMUX_LC_I2[1]          BRAM.WADDR9
			// wire CELL[0].IMUX_LC_I2[2]          BRAM.WADDR10
			// wire CELL[0].IMUX_LC_I3[0]          BRAM.MASK0
			// wire CELL[0].IMUX_LC_I3[1]          BRAM.MASK1
			// wire CELL[0].IMUX_LC_I3[2]          BRAM.MASK2
			// wire CELL[0].IMUX_LC_I3[3]          BRAM.MASK3
			// wire CELL[0].IMUX_LC_I3[4]          BRAM.MASK4
			// wire CELL[0].IMUX_LC_I3[5]          BRAM.MASK5
			// wire CELL[0].IMUX_LC_I3[6]          BRAM.MASK6
			// wire CELL[0].IMUX_LC_I3[7]          BRAM.MASK7
			// wire CELL[0].IMUX_CLK_OPTINV        BRAM.WCLK
			// wire CELL[0].IMUX_RST               BRAM.WE
			// wire CELL[0].IMUX_CE                BRAM.WCLKE
			// wire CELL[0].OUT_LC[0]              BRAM.RDATA0
			// wire CELL[0].OUT_LC[1]              BRAM.RDATA1
			// wire CELL[0].OUT_LC[2]              BRAM.RDATA2
			// wire CELL[0].OUT_LC[3]              BRAM.RDATA3
			// wire CELL[0].OUT_LC[4]              BRAM.RDATA4
			// wire CELL[0].OUT_LC[5]              BRAM.RDATA5
			// wire CELL[0].OUT_LC[6]              BRAM.RDATA6
			// wire CELL[0].OUT_LC[7]              BRAM.RDATA7
			// wire CELL[1].IMUX_LC_I0[0]          BRAM.RADDR0
			// wire CELL[1].IMUX_LC_I0[1]          BRAM.RADDR1
			// wire CELL[1].IMUX_LC_I0[2]          BRAM.RADDR2
			// wire CELL[1].IMUX_LC_I0[3]          BRAM.RADDR3
			// wire CELL[1].IMUX_LC_I0[4]          BRAM.RADDR4
			// wire CELL[1].IMUX_LC_I0[5]          BRAM.RADDR5
			// wire CELL[1].IMUX_LC_I0[6]          BRAM.RADDR6
			// wire CELL[1].IMUX_LC_I0[7]          BRAM.RADDR7
			// wire CELL[1].IMUX_LC_I1[0]          BRAM.WDATA8
			// wire CELL[1].IMUX_LC_I1[1]          BRAM.WDATA9
			// wire CELL[1].IMUX_LC_I1[2]          BRAM.WDATA10
			// wire CELL[1].IMUX_LC_I1[3]          BRAM.WDATA11
			// wire CELL[1].IMUX_LC_I1[4]          BRAM.WDATA12
			// wire CELL[1].IMUX_LC_I1[5]          BRAM.WDATA13
			// wire CELL[1].IMUX_LC_I1[6]          BRAM.WDATA14
			// wire CELL[1].IMUX_LC_I1[7]          BRAM.WDATA15
			// wire CELL[1].IMUX_LC_I2[0]          BRAM.RADDR8
			// wire CELL[1].IMUX_LC_I2[1]          BRAM.RADDR9
			// wire CELL[1].IMUX_LC_I2[2]          BRAM.RADDR10
			// wire CELL[1].IMUX_LC_I3[0]          BRAM.MASK8
			// wire CELL[1].IMUX_LC_I3[1]          BRAM.MASK9
			// wire CELL[1].IMUX_LC_I3[2]          BRAM.MASK10
			// wire CELL[1].IMUX_LC_I3[3]          BRAM.MASK11
			// wire CELL[1].IMUX_LC_I3[4]          BRAM.MASK12
			// wire CELL[1].IMUX_LC_I3[5]          BRAM.MASK13
			// wire CELL[1].IMUX_LC_I3[6]          BRAM.MASK14
			// wire CELL[1].IMUX_LC_I3[7]          BRAM.MASK15
			// wire CELL[1].IMUX_CLK_OPTINV        BRAM.RCLK
			// wire CELL[1].IMUX_RST               BRAM.RE
			// wire CELL[1].IMUX_CE                BRAM.RCLKE
			// wire CELL[1].OUT_LC[0]              BRAM.RDATA8
			// wire CELL[1].OUT_LC[1]              BRAM.RDATA9
			// wire CELL[1].OUT_LC[2]              BRAM.RDATA10
			// wire CELL[1].OUT_LC[3]              BRAM.RDATA11
			// wire CELL[1].OUT_LC[4]              BRAM.RDATA12
			// wire CELL[1].OUT_LC[5]              BRAM.RDATA13
			// wire CELL[1].OUT_LC[6]              BRAM.RDATA14
			// wire CELL[1].OUT_LC[7]              BRAM.RDATA15
		}

		tile_class BRAM_P08 {
			cell CELL[0];
			cell CELL[1];
			bitrect MAIN[0]: Horizontal (16, 42);
			bitrect MAIN[1]: Horizontal (16, 42);
			bitrect DATA: Horizontal (256, 16);

			bel BRAM {
				input MASK0 = CELL[1].IMUX_LC_I3[7];
				input MASK1 = CELL[1].IMUX_LC_I3[6];
				input MASK10 = CELL[0].IMUX_LC_I3[5];
				input MASK11 = CELL[0].IMUX_LC_I3[4];
				input MASK12 = CELL[0].IMUX_LC_I3[3];
				input MASK13 = CELL[0].IMUX_LC_I3[2];
				input MASK14 = CELL[0].IMUX_LC_I3[1];
				input MASK15 = CELL[0].IMUX_LC_I3[0];
				input MASK2 = CELL[1].IMUX_LC_I3[5];
				input MASK3 = CELL[1].IMUX_LC_I3[4];
				input MASK4 = CELL[1].IMUX_LC_I3[3];
				input MASK5 = CELL[1].IMUX_LC_I3[2];
				input MASK6 = CELL[1].IMUX_LC_I3[1];
				input MASK7 = CELL[1].IMUX_LC_I3[0];
				input MASK8 = CELL[0].IMUX_LC_I3[7];
				input MASK9 = CELL[0].IMUX_LC_I3[6];
				input RADDR0 = CELL[0].IMUX_LC_I0[7];
				input RADDR1 = CELL[0].IMUX_LC_I0[6];
				input RADDR10 = CELL[0].IMUX_LC_I2[5];
				input RADDR2 = CELL[0].IMUX_LC_I0[5];
				input RADDR3 = CELL[0].IMUX_LC_I0[4];
				input RADDR4 = CELL[0].IMUX_LC_I0[3];
				input RADDR5 = CELL[0].IMUX_LC_I0[2];
				input RADDR6 = CELL[0].IMUX_LC_I0[1];
				input RADDR7 = CELL[0].IMUX_LC_I0[0];
				input RADDR8 = CELL[0].IMUX_LC_I2[7];
				input RADDR9 = CELL[0].IMUX_LC_I2[6];
				input RCLK = CELL[0].IMUX_CLK_OPTINV;
				input RCLKE = CELL[0].IMUX_CE;
				output RDATA0 = CELL[1].OUT_LC[7];
				output RDATA1 = CELL[1].OUT_LC[6];
				output RDATA10 = CELL[0].OUT_LC[5];
				output RDATA11 = CELL[0].OUT_LC[4];
				output RDATA12 = CELL[0].OUT_LC[3];
				output RDATA13 = CELL[0].OUT_LC[2];
				output RDATA14 = CELL[0].OUT_LC[1];
				output RDATA15 = CELL[0].OUT_LC[0];
				output RDATA2 = CELL[1].OUT_LC[5];
				output RDATA3 = CELL[1].OUT_LC[4];
				output RDATA4 = CELL[1].OUT_LC[3];
				output RDATA5 = CELL[1].OUT_LC[2];
				output RDATA6 = CELL[1].OUT_LC[1];
				output RDATA7 = CELL[1].OUT_LC[0];
				output RDATA8 = CELL[0].OUT_LC[7];
				output RDATA9 = CELL[0].OUT_LC[6];
				input RE = CELL[0].IMUX_RST;
				input WADDR0 = CELL[1].IMUX_LC_I0[7];
				input WADDR1 = CELL[1].IMUX_LC_I0[6];
				input WADDR10 = CELL[1].IMUX_LC_I2[5];
				input WADDR2 = CELL[1].IMUX_LC_I0[5];
				input WADDR3 = CELL[1].IMUX_LC_I0[4];
				input WADDR4 = CELL[1].IMUX_LC_I0[3];
				input WADDR5 = CELL[1].IMUX_LC_I0[2];
				input WADDR6 = CELL[1].IMUX_LC_I0[1];
				input WADDR7 = CELL[1].IMUX_LC_I0[0];
				input WADDR8 = CELL[1].IMUX_LC_I2[7];
				input WADDR9 = CELL[1].IMUX_LC_I2[6];
				input WCLK = CELL[1].IMUX_CLK_OPTINV;
				input WCLKE = CELL[1].IMUX_CE;
				input WDATA0 = CELL[1].IMUX_LC_I1[7];
				input WDATA1 = CELL[1].IMUX_LC_I1[6];
				input WDATA10 = CELL[0].IMUX_LC_I1[5];
				input WDATA11 = CELL[0].IMUX_LC_I1[4];
				input WDATA12 = CELL[0].IMUX_LC_I1[3];
				input WDATA13 = CELL[0].IMUX_LC_I1[2];
				input WDATA14 = CELL[0].IMUX_LC_I1[1];
				input WDATA15 = CELL[0].IMUX_LC_I1[0];
				input WDATA2 = CELL[1].IMUX_LC_I1[5];
				input WDATA3 = CELL[1].IMUX_LC_I1[4];
				input WDATA4 = CELL[1].IMUX_LC_I1[3];
				input WDATA5 = CELL[1].IMUX_LC_I1[2];
				input WDATA6 = CELL[1].IMUX_LC_I1[1];
				input WDATA7 = CELL[1].IMUX_LC_I1[0];
				input WDATA8 = CELL[0].IMUX_LC_I1[7];
				input WDATA9 = CELL[0].IMUX_LC_I1[6];
				input WE = CELL[1].IMUX_RST;
			}

			// wire CELL[0].IMUX_LC_I0[0]          BRAM.RADDR7
			// wire CELL[0].IMUX_LC_I0[1]          BRAM.RADDR6
			// wire CELL[0].IMUX_LC_I0[2]          BRAM.RADDR5
			// wire CELL[0].IMUX_LC_I0[3]          BRAM.RADDR4
			// wire CELL[0].IMUX_LC_I0[4]          BRAM.RADDR3
			// wire CELL[0].IMUX_LC_I0[5]          BRAM.RADDR2
			// wire CELL[0].IMUX_LC_I0[6]          BRAM.RADDR1
			// wire CELL[0].IMUX_LC_I0[7]          BRAM.RADDR0
			// wire CELL[0].IMUX_LC_I1[0]          BRAM.WDATA15
			// wire CELL[0].IMUX_LC_I1[1]          BRAM.WDATA14
			// wire CELL[0].IMUX_LC_I1[2]          BRAM.WDATA13
			// wire CELL[0].IMUX_LC_I1[3]          BRAM.WDATA12
			// wire CELL[0].IMUX_LC_I1[4]          BRAM.WDATA11
			// wire CELL[0].IMUX_LC_I1[5]          BRAM.WDATA10
			// wire CELL[0].IMUX_LC_I1[6]          BRAM.WDATA9
			// wire CELL[0].IMUX_LC_I1[7]          BRAM.WDATA8
			// wire CELL[0].IMUX_LC_I2[5]          BRAM.RADDR10
			// wire CELL[0].IMUX_LC_I2[6]          BRAM.RADDR9
			// wire CELL[0].IMUX_LC_I2[7]          BRAM.RADDR8
			// wire CELL[0].IMUX_LC_I3[0]          BRAM.MASK15
			// wire CELL[0].IMUX_LC_I3[1]          BRAM.MASK14
			// wire CELL[0].IMUX_LC_I3[2]          BRAM.MASK13
			// wire CELL[0].IMUX_LC_I3[3]          BRAM.MASK12
			// wire CELL[0].IMUX_LC_I3[4]          BRAM.MASK11
			// wire CELL[0].IMUX_LC_I3[5]          BRAM.MASK10
			// wire CELL[0].IMUX_LC_I3[6]          BRAM.MASK9
			// wire CELL[0].IMUX_LC_I3[7]          BRAM.MASK8
			// wire CELL[0].IMUX_CLK_OPTINV        BRAM.RCLK
			// wire CELL[0].IMUX_RST               BRAM.RE
			// wire CELL[0].IMUX_CE                BRAM.RCLKE
			// wire CELL[0].OUT_LC[0]              BRAM.RDATA15
			// wire CELL[0].OUT_LC[1]              BRAM.RDATA14
			// wire CELL[0].OUT_LC[2]              BRAM.RDATA13
			// wire CELL[0].OUT_LC[3]              BRAM.RDATA12
			// wire CELL[0].OUT_LC[4]              BRAM.RDATA11
			// wire CELL[0].OUT_LC[5]              BRAM.RDATA10
			// wire CELL[0].OUT_LC[6]              BRAM.RDATA9
			// wire CELL[0].OUT_LC[7]              BRAM.RDATA8
			// wire CELL[1].IMUX_LC_I0[0]          BRAM.WADDR7
			// wire CELL[1].IMUX_LC_I0[1]          BRAM.WADDR6
			// wire CELL[1].IMUX_LC_I0[2]          BRAM.WADDR5
			// wire CELL[1].IMUX_LC_I0[3]          BRAM.WADDR4
			// wire CELL[1].IMUX_LC_I0[4]          BRAM.WADDR3
			// wire CELL[1].IMUX_LC_I0[5]          BRAM.WADDR2
			// wire CELL[1].IMUX_LC_I0[6]          BRAM.WADDR1
			// wire CELL[1].IMUX_LC_I0[7]          BRAM.WADDR0
			// wire CELL[1].IMUX_LC_I1[0]          BRAM.WDATA7
			// wire CELL[1].IMUX_LC_I1[1]          BRAM.WDATA6
			// wire CELL[1].IMUX_LC_I1[2]          BRAM.WDATA5
			// wire CELL[1].IMUX_LC_I1[3]          BRAM.WDATA4
			// wire CELL[1].IMUX_LC_I1[4]          BRAM.WDATA3
			// wire CELL[1].IMUX_LC_I1[5]          BRAM.WDATA2
			// wire CELL[1].IMUX_LC_I1[6]          BRAM.WDATA1
			// wire CELL[1].IMUX_LC_I1[7]          BRAM.WDATA0
			// wire CELL[1].IMUX_LC_I2[5]          BRAM.WADDR10
			// wire CELL[1].IMUX_LC_I2[6]          BRAM.WADDR9
			// wire CELL[1].IMUX_LC_I2[7]          BRAM.WADDR8
			// wire CELL[1].IMUX_LC_I3[0]          BRAM.MASK7
			// wire CELL[1].IMUX_LC_I3[1]          BRAM.MASK6
			// wire CELL[1].IMUX_LC_I3[2]          BRAM.MASK5
			// wire CELL[1].IMUX_LC_I3[3]          BRAM.MASK4
			// wire CELL[1].IMUX_LC_I3[4]          BRAM.MASK3
			// wire CELL[1].IMUX_LC_I3[5]          BRAM.MASK2
			// wire CELL[1].IMUX_LC_I3[6]          BRAM.MASK1
			// wire CELL[1].IMUX_LC_I3[7]          BRAM.MASK0
			// wire CELL[1].IMUX_CLK_OPTINV        BRAM.WCLK
			// wire CELL[1].IMUX_RST               BRAM.WE
			// wire CELL[1].IMUX_CE                BRAM.WCLKE
			// wire CELL[1].OUT_LC[0]              BRAM.RDATA7
			// wire CELL[1].OUT_LC[1]              BRAM.RDATA6
			// wire CELL[1].OUT_LC[2]              BRAM.RDATA5
			// wire CELL[1].OUT_LC[3]              BRAM.RDATA4
			// wire CELL[1].OUT_LC[4]              BRAM.RDATA3
			// wire CELL[1].OUT_LC[5]              BRAM.RDATA2
			// wire CELL[1].OUT_LC[6]              BRAM.RDATA1
			// wire CELL[1].OUT_LC[7]              BRAM.RDATA0
		}

		tile_class MAC16 {
			cell TCELL0;
			cell TCELL1;
			cell TCELL2;
			cell TCELL3;
			cell TCELL4;

			bel MAC16 {
				input ADDSUBBOT = TCELL0.IMUX_LC_I0[3];
				input ADDSUBTOP = TCELL3.IMUX_LC_I0[3];
				input AHOLD = TCELL2.IMUX_LC_I0[0];
				input A_0 = TCELL2.IMUX_LC_I3[0];
				input A_1 = TCELL2.IMUX_LC_I3[1];
				input A_10 = TCELL2.IMUX_LC_I1[2];
				input A_11 = TCELL2.IMUX_LC_I1[3];
				input A_12 = TCELL2.IMUX_LC_I1[4];
				input A_13 = TCELL2.IMUX_LC_I1[5];
				input A_14 = TCELL2.IMUX_LC_I1[6];
				input A_15 = TCELL2.IMUX_LC_I1[7];
				input A_2 = TCELL2.IMUX_LC_I3[2];
				input A_3 = TCELL2.IMUX_LC_I3[3];
				input A_4 = TCELL2.IMUX_LC_I3[4];
				input A_5 = TCELL2.IMUX_LC_I3[5];
				input A_6 = TCELL2.IMUX_LC_I3[6];
				input A_7 = TCELL2.IMUX_LC_I3[7];
				input A_8 = TCELL2.IMUX_LC_I1[0];
				input A_9 = TCELL2.IMUX_LC_I1[1];
				input BHOLD = TCELL1.IMUX_LC_I0[0];
				input B_0 = TCELL1.IMUX_LC_I3[0];
				input B_1 = TCELL1.IMUX_LC_I3[1];
				input B_10 = TCELL1.IMUX_LC_I1[2];
				input B_11 = TCELL1.IMUX_LC_I1[3];
				input B_12 = TCELL1.IMUX_LC_I1[4];
				input B_13 = TCELL1.IMUX_LC_I1[5];
				input B_14 = TCELL1.IMUX_LC_I1[6];
				input B_15 = TCELL1.IMUX_LC_I1[7];
				input B_2 = TCELL1.IMUX_LC_I3[2];
				input B_3 = TCELL1.IMUX_LC_I3[3];
				input B_4 = TCELL1.IMUX_LC_I3[4];
				input B_5 = TCELL1.IMUX_LC_I3[5];
				input B_6 = TCELL1.IMUX_LC_I3[6];
				input B_7 = TCELL1.IMUX_LC_I3[7];
				input B_8 = TCELL1.IMUX_LC_I1[0];
				input B_9 = TCELL1.IMUX_LC_I1[1];
				input CE = TCELL2.IMUX_CE;
				input CHOLD = TCELL3.IMUX_LC_I0[0];
				input CI = TCELL0.IMUX_LC_I0[4];
				input CLK = TCELL2.IMUX_CLK_OPTINV;
				output CO = TCELL4.OUT_LC[0];
				input C_0 = TCELL3.IMUX_LC_I3[0];
				input C_1 = TCELL3.IMUX_LC_I3[1];
				input C_10 = TCELL3.IMUX_LC_I1[2];
				input C_11 = TCELL3.IMUX_LC_I1[3];
				input C_12 = TCELL3.IMUX_LC_I1[4];
				input C_13 = TCELL3.IMUX_LC_I1[5];
				input C_14 = TCELL3.IMUX_LC_I1[6];
				input C_15 = TCELL3.IMUX_LC_I1[7];
				input C_2 = TCELL3.IMUX_LC_I3[2];
				input C_3 = TCELL3.IMUX_LC_I3[3];
				input C_4 = TCELL3.IMUX_LC_I3[4];
				input C_5 = TCELL3.IMUX_LC_I3[5];
				input C_6 = TCELL3.IMUX_LC_I3[6];
				input C_7 = TCELL3.IMUX_LC_I3[7];
				input C_8 = TCELL3.IMUX_LC_I1[0];
				input C_9 = TCELL3.IMUX_LC_I1[1];
				input DHOLD = TCELL0.IMUX_LC_I0[0];
				input D_0 = TCELL0.IMUX_LC_I3[0];
				input D_1 = TCELL0.IMUX_LC_I3[1];
				input D_10 = TCELL0.IMUX_LC_I1[2];
				input D_11 = TCELL0.IMUX_LC_I1[3];
				input D_12 = TCELL0.IMUX_LC_I1[4];
				input D_13 = TCELL0.IMUX_LC_I1[5];
				input D_14 = TCELL0.IMUX_LC_I1[6];
				input D_15 = TCELL0.IMUX_LC_I1[7];
				input D_2 = TCELL0.IMUX_LC_I3[2];
				input D_3 = TCELL0.IMUX_LC_I3[3];
				input D_4 = TCELL0.IMUX_LC_I3[4];
				input D_5 = TCELL0.IMUX_LC_I3[5];
				input D_6 = TCELL0.IMUX_LC_I3[6];
				input D_7 = TCELL0.IMUX_LC_I3[7];
				input D_8 = TCELL0.IMUX_LC_I1[0];
				input D_9 = TCELL0.IMUX_LC_I1[1];
				input IRSTBOT = TCELL0.IMUX_RST;
				input IRSTTOP = TCELL1.IMUX_RST;
				input OHOLDBOT = TCELL0.IMUX_LC_I0[1];
				input OHOLDTOP = TCELL3.IMUX_LC_I0[1];
				input OLOADBOT = TCELL0.IMUX_LC_I0[2];
				input OLOADTOP = TCELL3.IMUX_LC_I0[2];
				input ORSTBOT = TCELL2.IMUX_RST;
				input ORSTTOP = TCELL3.IMUX_RST;
				output O_0 = TCELL0.OUT_LC[0];
				output O_1 = TCELL0.OUT_LC[1];
				output O_10 = TCELL1.OUT_LC[2];
				output O_11 = TCELL1.OUT_LC[3];
				output O_12 = TCELL1.OUT_LC[4];
				output O_13 = TCELL1.OUT_LC[5];
				output O_14 = TCELL1.OUT_LC[6];
				output O_15 = TCELL1.OUT_LC[7];
				output O_16 = TCELL2.OUT_LC[0];
				output O_17 = TCELL2.OUT_LC[1];
				output O_18 = TCELL2.OUT_LC[2];
				output O_19 = TCELL2.OUT_LC[3];
				output O_2 = TCELL0.OUT_LC[2];
				output O_20 = TCELL2.OUT_LC[4];
				output O_21 = TCELL2.OUT_LC[5];
				output O_22 = TCELL2.OUT_LC[6];
				output O_23 = TCELL2.OUT_LC[7];
				output O_24 = TCELL3.OUT_LC[0];
				output O_25 = TCELL3.OUT_LC[1];
				output O_26 = TCELL3.OUT_LC[2];
				output O_27 = TCELL3.OUT_LC[3];
				output O_28 = TCELL3.OUT_LC[4];
				output O_29 = TCELL3.OUT_LC[5];
				output O_3 = TCELL0.OUT_LC[3];
				output O_30 = TCELL3.OUT_LC[6];
				output O_31 = TCELL3.OUT_LC[7];
				output O_4 = TCELL0.OUT_LC[4];
				output O_5 = TCELL0.OUT_LC[5];
				output O_6 = TCELL0.OUT_LC[6];
				output O_7 = TCELL0.OUT_LC[7];
				output O_8 = TCELL1.OUT_LC[0];
				output O_9 = TCELL1.OUT_LC[1];
			}

			// wire TCELL0.IMUX_LC_I0[0]           MAC16.DHOLD
			// wire TCELL0.IMUX_LC_I0[1]           MAC16.OHOLDBOT
			// wire TCELL0.IMUX_LC_I0[2]           MAC16.OLOADBOT
			// wire TCELL0.IMUX_LC_I0[3]           MAC16.ADDSUBBOT
			// wire TCELL0.IMUX_LC_I0[4]           MAC16.CI
			// wire TCELL0.IMUX_LC_I1[0]           MAC16.D_8
			// wire TCELL0.IMUX_LC_I1[1]           MAC16.D_9
			// wire TCELL0.IMUX_LC_I1[2]           MAC16.D_10
			// wire TCELL0.IMUX_LC_I1[3]           MAC16.D_11
			// wire TCELL0.IMUX_LC_I1[4]           MAC16.D_12
			// wire TCELL0.IMUX_LC_I1[5]           MAC16.D_13
			// wire TCELL0.IMUX_LC_I1[6]           MAC16.D_14
			// wire TCELL0.IMUX_LC_I1[7]           MAC16.D_15
			// wire TCELL0.IMUX_LC_I3[0]           MAC16.D_0
			// wire TCELL0.IMUX_LC_I3[1]           MAC16.D_1
			// wire TCELL0.IMUX_LC_I3[2]           MAC16.D_2
			// wire TCELL0.IMUX_LC_I3[3]           MAC16.D_3
			// wire TCELL0.IMUX_LC_I3[4]           MAC16.D_4
			// wire TCELL0.IMUX_LC_I3[5]           MAC16.D_5
			// wire TCELL0.IMUX_LC_I3[6]           MAC16.D_6
			// wire TCELL0.IMUX_LC_I3[7]           MAC16.D_7
			// wire TCELL0.IMUX_RST                MAC16.IRSTBOT
			// wire TCELL0.OUT_LC[0]               MAC16.O_0
			// wire TCELL0.OUT_LC[1]               MAC16.O_1
			// wire TCELL0.OUT_LC[2]               MAC16.O_2
			// wire TCELL0.OUT_LC[3]               MAC16.O_3
			// wire TCELL0.OUT_LC[4]               MAC16.O_4
			// wire TCELL0.OUT_LC[5]               MAC16.O_5
			// wire TCELL0.OUT_LC[6]               MAC16.O_6
			// wire TCELL0.OUT_LC[7]               MAC16.O_7
			// wire TCELL1.IMUX_LC_I0[0]           MAC16.BHOLD
			// wire TCELL1.IMUX_LC_I1[0]           MAC16.B_8
			// wire TCELL1.IMUX_LC_I1[1]           MAC16.B_9
			// wire TCELL1.IMUX_LC_I1[2]           MAC16.B_10
			// wire TCELL1.IMUX_LC_I1[3]           MAC16.B_11
			// wire TCELL1.IMUX_LC_I1[4]           MAC16.B_12
			// wire TCELL1.IMUX_LC_I1[5]           MAC16.B_13
			// wire TCELL1.IMUX_LC_I1[6]           MAC16.B_14
			// wire TCELL1.IMUX_LC_I1[7]           MAC16.B_15
			// wire TCELL1.IMUX_LC_I3[0]           MAC16.B_0
			// wire TCELL1.IMUX_LC_I3[1]           MAC16.B_1
			// wire TCELL1.IMUX_LC_I3[2]           MAC16.B_2
			// wire TCELL1.IMUX_LC_I3[3]           MAC16.B_3
			// wire TCELL1.IMUX_LC_I3[4]           MAC16.B_4
			// wire TCELL1.IMUX_LC_I3[5]           MAC16.B_5
			// wire TCELL1.IMUX_LC_I3[6]           MAC16.B_6
			// wire TCELL1.IMUX_LC_I3[7]           MAC16.B_7
			// wire TCELL1.IMUX_RST                MAC16.IRSTTOP
			// wire TCELL1.OUT_LC[0]               MAC16.O_8
			// wire TCELL1.OUT_LC[1]               MAC16.O_9
			// wire TCELL1.OUT_LC[2]               MAC16.O_10
			// wire TCELL1.OUT_LC[3]               MAC16.O_11
			// wire TCELL1.OUT_LC[4]               MAC16.O_12
			// wire TCELL1.OUT_LC[5]               MAC16.O_13
			// wire TCELL1.OUT_LC[6]               MAC16.O_14
			// wire TCELL1.OUT_LC[7]               MAC16.O_15
			// wire TCELL2.IMUX_LC_I0[0]           MAC16.AHOLD
			// wire TCELL2.IMUX_LC_I1[0]           MAC16.A_8
			// wire TCELL2.IMUX_LC_I1[1]           MAC16.A_9
			// wire TCELL2.IMUX_LC_I1[2]           MAC16.A_10
			// wire TCELL2.IMUX_LC_I1[3]           MAC16.A_11
			// wire TCELL2.IMUX_LC_I1[4]           MAC16.A_12
			// wire TCELL2.IMUX_LC_I1[5]           MAC16.A_13
			// wire TCELL2.IMUX_LC_I1[6]           MAC16.A_14
			// wire TCELL2.IMUX_LC_I1[7]           MAC16.A_15
			// wire TCELL2.IMUX_LC_I3[0]           MAC16.A_0
			// wire TCELL2.IMUX_LC_I3[1]           MAC16.A_1
			// wire TCELL2.IMUX_LC_I3[2]           MAC16.A_2
			// wire TCELL2.IMUX_LC_I3[3]           MAC16.A_3
			// wire TCELL2.IMUX_LC_I3[4]           MAC16.A_4
			// wire TCELL2.IMUX_LC_I3[5]           MAC16.A_5
			// wire TCELL2.IMUX_LC_I3[6]           MAC16.A_6
			// wire TCELL2.IMUX_LC_I3[7]           MAC16.A_7
			// wire TCELL2.IMUX_CLK_OPTINV         MAC16.CLK
			// wire TCELL2.IMUX_RST                MAC16.ORSTBOT
			// wire TCELL2.IMUX_CE                 MAC16.CE
			// wire TCELL2.OUT_LC[0]               MAC16.O_16
			// wire TCELL2.OUT_LC[1]               MAC16.O_17
			// wire TCELL2.OUT_LC[2]               MAC16.O_18
			// wire TCELL2.OUT_LC[3]               MAC16.O_19
			// wire TCELL2.OUT_LC[4]               MAC16.O_20
			// wire TCELL2.OUT_LC[5]               MAC16.O_21
			// wire TCELL2.OUT_LC[6]               MAC16.O_22
			// wire TCELL2.OUT_LC[7]               MAC16.O_23
			// wire TCELL3.IMUX_LC_I0[0]           MAC16.CHOLD
			// wire TCELL3.IMUX_LC_I0[1]           MAC16.OHOLDTOP
			// wire TCELL3.IMUX_LC_I0[2]           MAC16.OLOADTOP
			// wire TCELL3.IMUX_LC_I0[3]           MAC16.ADDSUBTOP
			// wire TCELL3.IMUX_LC_I1[0]           MAC16.C_8
			// wire TCELL3.IMUX_LC_I1[1]           MAC16.C_9
			// wire TCELL3.IMUX_LC_I1[2]           MAC16.C_10
			// wire TCELL3.IMUX_LC_I1[3]           MAC16.C_11
			// wire TCELL3.IMUX_LC_I1[4]           MAC16.C_12
			// wire TCELL3.IMUX_LC_I1[5]           MAC16.C_13
			// wire TCELL3.IMUX_LC_I1[6]           MAC16.C_14
			// wire TCELL3.IMUX_LC_I1[7]           MAC16.C_15
			// wire TCELL3.IMUX_LC_I3[0]           MAC16.C_0
			// wire TCELL3.IMUX_LC_I3[1]           MAC16.C_1
			// wire TCELL3.IMUX_LC_I3[2]           MAC16.C_2
			// wire TCELL3.IMUX_LC_I3[3]           MAC16.C_3
			// wire TCELL3.IMUX_LC_I3[4]           MAC16.C_4
			// wire TCELL3.IMUX_LC_I3[5]           MAC16.C_5
			// wire TCELL3.IMUX_LC_I3[6]           MAC16.C_6
			// wire TCELL3.IMUX_LC_I3[7]           MAC16.C_7
			// wire TCELL3.IMUX_RST                MAC16.ORSTTOP
			// wire TCELL3.OUT_LC[0]               MAC16.O_24
			// wire TCELL3.OUT_LC[1]               MAC16.O_25
			// wire TCELL3.OUT_LC[2]               MAC16.O_26
			// wire TCELL3.OUT_LC[3]               MAC16.O_27
			// wire TCELL3.OUT_LC[4]               MAC16.O_28
			// wire TCELL3.OUT_LC[5]               MAC16.O_29
			// wire TCELL3.OUT_LC[6]               MAC16.O_30
			// wire TCELL3.OUT_LC[7]               MAC16.O_31
			// wire TCELL4.OUT_LC[0]               MAC16.CO
		}

		tile_class MAC16_TRIM {
			cell TCELL0;
			cell TCELL1;
			cell TCELL2;
			cell TCELL3;
			cell TCELL4;

			bel MAC16 {
				input ADDSUBBOT = TCELL0.IMUX_LC_I0[3];
				input ADDSUBTOP = TCELL3.IMUX_LC_I0[3];
				input AHOLD = TCELL2.IMUX_LC_I0[0];
				input A_0 = TCELL2.IMUX_LC_I3[0];
				input A_1 = TCELL2.IMUX_LC_I3[1];
				input A_10 = TCELL2.IMUX_LC_I1[2];
				input A_11 = TCELL2.IMUX_LC_I1[3];
				input A_12 = TCELL2.IMUX_LC_I1[4];
				input A_13 = TCELL2.IMUX_LC_I1[5];
				input A_14 = TCELL2.IMUX_LC_I1[6];
				input A_15 = TCELL2.IMUX_LC_I1[7];
				input A_2 = TCELL2.IMUX_LC_I3[2];
				input A_3 = TCELL2.IMUX_LC_I3[3];
				input A_4 = TCELL2.IMUX_LC_I3[4];
				input A_5 = TCELL2.IMUX_LC_I3[5];
				input A_6 = TCELL2.IMUX_LC_I3[6];
				input A_7 = TCELL2.IMUX_LC_I3[7];
				input A_8 = TCELL2.IMUX_LC_I1[0];
				input A_9 = TCELL2.IMUX_LC_I1[1];
				input BHOLD = TCELL1.IMUX_LC_I0[0];
				input B_0 = TCELL1.IMUX_LC_I3[0];
				input B_1 = TCELL1.IMUX_LC_I3[1];
				input B_10 = TCELL1.IMUX_LC_I1[2];
				input B_11 = TCELL1.IMUX_LC_I1[3];
				input B_12 = TCELL1.IMUX_LC_I1[4];
				input B_13 = TCELL1.IMUX_LC_I1[5];
				input B_14 = TCELL1.IMUX_LC_I1[6];
				input B_15 = TCELL1.IMUX_LC_I1[7];
				input B_2 = TCELL1.IMUX_LC_I3[2];
				input B_3 = TCELL1.IMUX_LC_I3[3];
				input B_4 = TCELL1.IMUX_LC_I3[4];
				input B_5 = TCELL1.IMUX_LC_I3[5];
				input B_6 = TCELL1.IMUX_LC_I3[6];
				input B_7 = TCELL1.IMUX_LC_I3[7];
				input B_8 = TCELL1.IMUX_LC_I1[0];
				input B_9 = TCELL1.IMUX_LC_I1[1];
				input CE = TCELL2.IMUX_CE;
				input CHOLD = TCELL3.IMUX_LC_I0[0];
				input CI = TCELL0.IMUX_LC_I0[4];
				input CLK = TCELL2.IMUX_CLK_OPTINV;
				output CO = TCELL4.OUT_LC[0];
				input C_0 = TCELL3.IMUX_LC_I3[0];
				input C_1 = TCELL3.IMUX_LC_I3[1];
				input C_10 = TCELL3.IMUX_LC_I1[2];
				input C_11 = TCELL3.IMUX_LC_I1[3];
				input C_12 = TCELL3.IMUX_LC_I1[4];
				input C_13 = TCELL3.IMUX_LC_I1[5];
				input C_14 = TCELL3.IMUX_LC_I1[6];
				input C_15 = TCELL3.IMUX_LC_I1[7];
				input C_2 = TCELL3.IMUX_LC_I3[2];
				input C_3 = TCELL3.IMUX_LC_I3[3];
				input C_4 = TCELL3.IMUX_LC_I3[4];
				input C_5 = TCELL3.IMUX_LC_I3[5];
				input C_6 = TCELL3.IMUX_LC_I3[6];
				input C_7 = TCELL3.IMUX_LC_I3[7];
				input C_8 = TCELL3.IMUX_LC_I1[0];
				input C_9 = TCELL3.IMUX_LC_I1[1];
				input DHOLD = TCELL0.IMUX_LC_I0[0];
				input D_0 = TCELL0.IMUX_LC_I3[0];
				input D_1 = TCELL0.IMUX_LC_I3[1];
				input D_10 = TCELL0.IMUX_LC_I1[2];
				input D_11 = TCELL0.IMUX_LC_I1[3];
				input D_12 = TCELL0.IMUX_LC_I1[4];
				input D_13 = TCELL0.IMUX_LC_I1[5];
				input D_14 = TCELL0.IMUX_LC_I1[6];
				input D_15 = TCELL0.IMUX_LC_I1[7];
				input D_2 = TCELL0.IMUX_LC_I3[2];
				input D_3 = TCELL0.IMUX_LC_I3[3];
				input D_4 = TCELL0.IMUX_LC_I3[4];
				input D_5 = TCELL0.IMUX_LC_I3[5];
				input D_6 = TCELL0.IMUX_LC_I3[6];
				input D_7 = TCELL0.IMUX_LC_I3[7];
				input D_8 = TCELL0.IMUX_LC_I1[0];
				input D_9 = TCELL0.IMUX_LC_I1[1];
				input IRSTBOT = TCELL0.IMUX_RST;
				input IRSTTOP = TCELL1.IMUX_RST;
				input OHOLDBOT = TCELL0.IMUX_LC_I0[1];
				input OHOLDTOP = TCELL3.IMUX_LC_I0[1];
				input OLOADBOT = TCELL0.IMUX_LC_I0[2];
				input OLOADTOP = TCELL3.IMUX_LC_I0[2];
				input ORSTBOT = TCELL2.IMUX_RST;
				input ORSTTOP = TCELL3.IMUX_RST;
				output O_0 = TCELL0.OUT_LC[0];
				output O_1 = TCELL0.OUT_LC[1];
				output O_10 = TCELL1.OUT_LC[2];
				output O_11 = TCELL1.OUT_LC[3];
				output O_12 = TCELL1.OUT_LC[4];
				output O_13 = TCELL1.OUT_LC[5];
				output O_14 = TCELL1.OUT_LC[6];
				output O_15 = TCELL1.OUT_LC[7];
				output O_16 = TCELL2.OUT_LC[0];
				output O_17 = TCELL2.OUT_LC[1];
				output O_18 = TCELL2.OUT_LC[2];
				output O_19 = TCELL2.OUT_LC[3];
				output O_2 = TCELL0.OUT_LC[2];
				output O_20 = TCELL2.OUT_LC[4];
				output O_21 = TCELL2.OUT_LC[5];
				output O_22 = TCELL2.OUT_LC[6];
				output O_23 = TCELL2.OUT_LC[7];
				output O_24 = TCELL3.OUT_LC[0];
				output O_25 = TCELL3.OUT_LC[1];
				output O_26 = TCELL3.OUT_LC[2];
				output O_27 = TCELL3.OUT_LC[3];
				output O_28 = TCELL3.OUT_LC[4];
				output O_29 = TCELL3.OUT_LC[5];
				output O_3 = TCELL0.OUT_LC[3];
				output O_30 = TCELL3.OUT_LC[6];
				output O_31 = TCELL3.OUT_LC[7];
				output O_4 = TCELL0.OUT_LC[4];
				output O_5 = TCELL0.OUT_LC[5];
				output O_6 = TCELL0.OUT_LC[6];
				output O_7 = TCELL0.OUT_LC[7];
				output O_8 = TCELL1.OUT_LC[0];
				output O_9 = TCELL1.OUT_LC[1];
			}

			// wire TCELL0.IMUX_LC_I0[0]           MAC16.DHOLD
			// wire TCELL0.IMUX_LC_I0[1]           MAC16.OHOLDBOT
			// wire TCELL0.IMUX_LC_I0[2]           MAC16.OLOADBOT
			// wire TCELL0.IMUX_LC_I0[3]           MAC16.ADDSUBBOT
			// wire TCELL0.IMUX_LC_I0[4]           MAC16.CI
			// wire TCELL0.IMUX_LC_I1[0]           MAC16.D_8
			// wire TCELL0.IMUX_LC_I1[1]           MAC16.D_9
			// wire TCELL0.IMUX_LC_I1[2]           MAC16.D_10
			// wire TCELL0.IMUX_LC_I1[3]           MAC16.D_11
			// wire TCELL0.IMUX_LC_I1[4]           MAC16.D_12
			// wire TCELL0.IMUX_LC_I1[5]           MAC16.D_13
			// wire TCELL0.IMUX_LC_I1[6]           MAC16.D_14
			// wire TCELL0.IMUX_LC_I1[7]           MAC16.D_15
			// wire TCELL0.IMUX_LC_I3[0]           MAC16.D_0
			// wire TCELL0.IMUX_LC_I3[1]           MAC16.D_1
			// wire TCELL0.IMUX_LC_I3[2]           MAC16.D_2
			// wire TCELL0.IMUX_LC_I3[3]           MAC16.D_3
			// wire TCELL0.IMUX_LC_I3[4]           MAC16.D_4
			// wire TCELL0.IMUX_LC_I3[5]           MAC16.D_5
			// wire TCELL0.IMUX_LC_I3[6]           MAC16.D_6
			// wire TCELL0.IMUX_LC_I3[7]           MAC16.D_7
			// wire TCELL0.IMUX_RST                MAC16.IRSTBOT
			// wire TCELL0.OUT_LC[0]               MAC16.O_0
			// wire TCELL0.OUT_LC[1]               MAC16.O_1
			// wire TCELL0.OUT_LC[2]               MAC16.O_2
			// wire TCELL0.OUT_LC[3]               MAC16.O_3
			// wire TCELL0.OUT_LC[4]               MAC16.O_4
			// wire TCELL0.OUT_LC[5]               MAC16.O_5
			// wire TCELL0.OUT_LC[6]               MAC16.O_6
			// wire TCELL0.OUT_LC[7]               MAC16.O_7
			// wire TCELL1.IMUX_LC_I0[0]           MAC16.BHOLD
			// wire TCELL1.IMUX_LC_I1[0]           MAC16.B_8
			// wire TCELL1.IMUX_LC_I1[1]           MAC16.B_9
			// wire TCELL1.IMUX_LC_I1[2]           MAC16.B_10
			// wire TCELL1.IMUX_LC_I1[3]           MAC16.B_11
			// wire TCELL1.IMUX_LC_I1[4]           MAC16.B_12
			// wire TCELL1.IMUX_LC_I1[5]           MAC16.B_13
			// wire TCELL1.IMUX_LC_I1[6]           MAC16.B_14
			// wire TCELL1.IMUX_LC_I1[7]           MAC16.B_15
			// wire TCELL1.IMUX_LC_I3[0]           MAC16.B_0
			// wire TCELL1.IMUX_LC_I3[1]           MAC16.B_1
			// wire TCELL1.IMUX_LC_I3[2]           MAC16.B_2
			// wire TCELL1.IMUX_LC_I3[3]           MAC16.B_3
			// wire TCELL1.IMUX_LC_I3[4]           MAC16.B_4
			// wire TCELL1.IMUX_LC_I3[5]           MAC16.B_5
			// wire TCELL1.IMUX_LC_I3[6]           MAC16.B_6
			// wire TCELL1.IMUX_LC_I3[7]           MAC16.B_7
			// wire TCELL1.IMUX_RST                MAC16.IRSTTOP
			// wire TCELL1.OUT_LC[0]               MAC16.O_8
			// wire TCELL1.OUT_LC[1]               MAC16.O_9
			// wire TCELL1.OUT_LC[2]               MAC16.O_10
			// wire TCELL1.OUT_LC[3]               MAC16.O_11
			// wire TCELL1.OUT_LC[4]               MAC16.O_12
			// wire TCELL1.OUT_LC[5]               MAC16.O_13
			// wire TCELL1.OUT_LC[6]               MAC16.O_14
			// wire TCELL1.OUT_LC[7]               MAC16.O_15
			// wire TCELL2.IMUX_LC_I0[0]           MAC16.AHOLD
			// wire TCELL2.IMUX_LC_I1[0]           MAC16.A_8
			// wire TCELL2.IMUX_LC_I1[1]           MAC16.A_9
			// wire TCELL2.IMUX_LC_I1[2]           MAC16.A_10
			// wire TCELL2.IMUX_LC_I1[3]           MAC16.A_11
			// wire TCELL2.IMUX_LC_I1[4]           MAC16.A_12
			// wire TCELL2.IMUX_LC_I1[5]           MAC16.A_13
			// wire TCELL2.IMUX_LC_I1[6]           MAC16.A_14
			// wire TCELL2.IMUX_LC_I1[7]           MAC16.A_15
			// wire TCELL2.IMUX_LC_I3[0]           MAC16.A_0
			// wire TCELL2.IMUX_LC_I3[1]           MAC16.A_1
			// wire TCELL2.IMUX_LC_I3[2]           MAC16.A_2
			// wire TCELL2.IMUX_LC_I3[3]           MAC16.A_3
			// wire TCELL2.IMUX_LC_I3[4]           MAC16.A_4
			// wire TCELL2.IMUX_LC_I3[5]           MAC16.A_5
			// wire TCELL2.IMUX_LC_I3[6]           MAC16.A_6
			// wire TCELL2.IMUX_LC_I3[7]           MAC16.A_7
			// wire TCELL2.IMUX_CLK_OPTINV         MAC16.CLK
			// wire TCELL2.IMUX_RST                MAC16.ORSTBOT
			// wire TCELL2.IMUX_CE                 MAC16.CE
			// wire TCELL2.OUT_LC[0]               MAC16.O_16
			// wire TCELL2.OUT_LC[1]               MAC16.O_17
			// wire TCELL2.OUT_LC[2]               MAC16.O_18
			// wire TCELL2.OUT_LC[3]               MAC16.O_19
			// wire TCELL2.OUT_LC[4]               MAC16.O_20
			// wire TCELL2.OUT_LC[5]               MAC16.O_21
			// wire TCELL2.OUT_LC[6]               MAC16.O_22
			// wire TCELL2.OUT_LC[7]               MAC16.O_23
			// wire TCELL3.IMUX_LC_I0[0]           MAC16.CHOLD
			// wire TCELL3.IMUX_LC_I0[1]           MAC16.OHOLDTOP
			// wire TCELL3.IMUX_LC_I0[2]           MAC16.OLOADTOP
			// wire TCELL3.IMUX_LC_I0[3]           MAC16.ADDSUBTOP
			// wire TCELL3.IMUX_LC_I1[0]           MAC16.C_8
			// wire TCELL3.IMUX_LC_I1[1]           MAC16.C_9
			// wire TCELL3.IMUX_LC_I1[2]           MAC16.C_10
			// wire TCELL3.IMUX_LC_I1[3]           MAC16.C_11
			// wire TCELL3.IMUX_LC_I1[4]           MAC16.C_12
			// wire TCELL3.IMUX_LC_I1[5]           MAC16.C_13
			// wire TCELL3.IMUX_LC_I1[6]           MAC16.C_14
			// wire TCELL3.IMUX_LC_I1[7]           MAC16.C_15
			// wire TCELL3.IMUX_LC_I3[0]           MAC16.C_0
			// wire TCELL3.IMUX_LC_I3[1]           MAC16.C_1
			// wire TCELL3.IMUX_LC_I3[2]           MAC16.C_2
			// wire TCELL3.IMUX_LC_I3[3]           MAC16.C_3
			// wire TCELL3.IMUX_LC_I3[4]           MAC16.C_4
			// wire TCELL3.IMUX_LC_I3[5]           MAC16.C_5
			// wire TCELL3.IMUX_LC_I3[6]           MAC16.C_6
			// wire TCELL3.IMUX_LC_I3[7]           MAC16.C_7
			// wire TCELL3.IMUX_RST                MAC16.ORSTTOP
			// wire TCELL3.OUT_LC[0]               MAC16.O_24
			// wire TCELL3.OUT_LC[1]               MAC16.O_25
			// wire TCELL3.OUT_LC[2]               MAC16.O_26
			// wire TCELL3.OUT_LC[3]               MAC16.O_27
			// wire TCELL3.OUT_LC[4]               MAC16.O_28
			// wire TCELL3.OUT_LC[5]               MAC16.O_29
			// wire TCELL3.OUT_LC[6]               MAC16.O_30
			// wire TCELL3.OUT_LC[7]               MAC16.O_31
			// wire TCELL4.OUT_LC[0]               MAC16.CO
		}

		tile_class SPRAM {
			cell TCELL0;
			cell TCELL1;
			cell TCELL2;
			cell TCELL3;

			bel SPRAM[0] {
				input ADDRESS_0 = TCELL1.IMUX_LC_I1[0];
				input ADDRESS_1 = TCELL1.IMUX_LC_I1[1];
				input ADDRESS_10 = TCELL1.IMUX_LC_I0[2];
				input ADDRESS_11 = TCELL1.IMUX_LC_I0[3];
				input ADDRESS_12 = TCELL1.IMUX_LC_I0[4];
				input ADDRESS_13 = TCELL1.IMUX_LC_I0[5];
				input ADDRESS_2 = TCELL1.IMUX_LC_I1[2];
				input ADDRESS_3 = TCELL1.IMUX_LC_I1[3];
				input ADDRESS_4 = TCELL1.IMUX_LC_I1[4];
				input ADDRESS_5 = TCELL1.IMUX_LC_I1[5];
				input ADDRESS_6 = TCELL1.IMUX_LC_I1[6];
				input ADDRESS_7 = TCELL1.IMUX_LC_I1[7];
				input ADDRESS_8 = TCELL1.IMUX_LC_I0[0];
				input ADDRESS_9 = TCELL1.IMUX_LC_I0[1];
				input CHIPSELECT = TCELL2.IMUX_LC_I1[6];
				input CLOCK = TCELL0.IMUX_CLK_OPTINV;
				input DATAIN_0 = TCELL0.IMUX_LC_I3[0];
				input DATAIN_1 = TCELL0.IMUX_LC_I3[1];
				input DATAIN_10 = TCELL0.IMUX_LC_I1[2];
				input DATAIN_11 = TCELL0.IMUX_LC_I1[3];
				input DATAIN_12 = TCELL0.IMUX_LC_I1[4];
				input DATAIN_13 = TCELL0.IMUX_LC_I1[5];
				input DATAIN_14 = TCELL0.IMUX_LC_I1[6];
				input DATAIN_15 = TCELL0.IMUX_LC_I1[7];
				input DATAIN_2 = TCELL0.IMUX_LC_I3[2];
				input DATAIN_3 = TCELL0.IMUX_LC_I3[3];
				input DATAIN_4 = TCELL0.IMUX_LC_I3[4];
				input DATAIN_5 = TCELL0.IMUX_LC_I3[5];
				input DATAIN_6 = TCELL0.IMUX_LC_I3[6];
				input DATAIN_7 = TCELL0.IMUX_LC_I3[7];
				input DATAIN_8 = TCELL0.IMUX_LC_I1[0];
				input DATAIN_9 = TCELL0.IMUX_LC_I1[1];
				output DATAOUT_0 = TCELL0.OUT_LC[0];
				output DATAOUT_1 = TCELL0.OUT_LC[1];
				output DATAOUT_10 = TCELL1.OUT_LC[2];
				output DATAOUT_11 = TCELL1.OUT_LC[3];
				output DATAOUT_12 = TCELL1.OUT_LC[4];
				output DATAOUT_13 = TCELL1.OUT_LC[5];
				output DATAOUT_14 = TCELL1.OUT_LC[6];
				output DATAOUT_15 = TCELL1.OUT_LC[7];
				output DATAOUT_2 = TCELL0.OUT_LC[2];
				output DATAOUT_3 = TCELL0.OUT_LC[3];
				output DATAOUT_4 = TCELL0.OUT_LC[4];
				output DATAOUT_5 = TCELL0.OUT_LC[5];
				output DATAOUT_6 = TCELL0.OUT_LC[6];
				output DATAOUT_7 = TCELL0.OUT_LC[7];
				output DATAOUT_8 = TCELL1.OUT_LC[0];
				output DATAOUT_9 = TCELL1.OUT_LC[1];
				input MASKWREN_0 = TCELL2.IMUX_LC_I0[0];
				input MASKWREN_1 = TCELL2.IMUX_LC_I0[1];
				input MASKWREN_2 = TCELL2.IMUX_LC_I0[2];
				input MASKWREN_3 = TCELL2.IMUX_LC_I0[3];
				input POWEROFF = TCELL3.IMUX_LC_I3[4];
				input RDMARGINEN = TCELL3.IMUX_LC_I3[6];
				input RDMARGIN_0 = TCELL3.IMUX_LC_I3[7];
				input RDMARGIN_1 = TCELL3.IMUX_LC_I1[0];
				input RDMARGIN_2 = TCELL3.IMUX_LC_I1[1];
				input RDMARGIN_3 = TCELL3.IMUX_LC_I1[2];
				input SLEEP = TCELL3.IMUX_LC_I3[2];
				input STANDBY = TCELL3.IMUX_LC_I3[0];
				input TEST = TCELL3.IMUX_LC_I1[3];
				input WREN = TCELL2.IMUX_LC_I1[4];
			}

			bel SPRAM[1] {
				input ADDRESS_0 = TCELL1.IMUX_LC_I0[6];
				input ADDRESS_1 = TCELL1.IMUX_LC_I0[7];
				input ADDRESS_10 = TCELL2.IMUX_LC_I1[0];
				input ADDRESS_11 = TCELL2.IMUX_LC_I1[1];
				input ADDRESS_12 = TCELL2.IMUX_LC_I1[2];
				input ADDRESS_13 = TCELL2.IMUX_LC_I1[3];
				input ADDRESS_2 = TCELL2.IMUX_LC_I3[0];
				input ADDRESS_3 = TCELL2.IMUX_LC_I3[1];
				input ADDRESS_4 = TCELL2.IMUX_LC_I3[2];
				input ADDRESS_5 = TCELL2.IMUX_LC_I3[3];
				input ADDRESS_6 = TCELL2.IMUX_LC_I3[4];
				input ADDRESS_7 = TCELL2.IMUX_LC_I3[5];
				input ADDRESS_8 = TCELL2.IMUX_LC_I3[6];
				input ADDRESS_9 = TCELL2.IMUX_LC_I3[7];
				input CHIPSELECT = TCELL2.IMUX_LC_I1[7];
				input CLOCK = TCELL1.IMUX_CLK_OPTINV;
				input DATAIN_0 = TCELL0.IMUX_LC_I0[0];
				input DATAIN_1 = TCELL0.IMUX_LC_I0[1];
				input DATAIN_10 = TCELL1.IMUX_LC_I3[2];
				input DATAIN_11 = TCELL1.IMUX_LC_I3[3];
				input DATAIN_12 = TCELL1.IMUX_LC_I3[4];
				input DATAIN_13 = TCELL1.IMUX_LC_I3[5];
				input DATAIN_14 = TCELL1.IMUX_LC_I3[6];
				input DATAIN_15 = TCELL1.IMUX_LC_I3[7];
				input DATAIN_2 = TCELL0.IMUX_LC_I0[2];
				input DATAIN_3 = TCELL0.IMUX_LC_I0[3];
				input DATAIN_4 = TCELL0.IMUX_LC_I0[4];
				input DATAIN_5 = TCELL0.IMUX_LC_I0[5];
				input DATAIN_6 = TCELL0.IMUX_LC_I0[6];
				input DATAIN_7 = TCELL0.IMUX_LC_I0[7];
				input DATAIN_8 = TCELL1.IMUX_LC_I3[0];
				input DATAIN_9 = TCELL1.IMUX_LC_I3[1];
				output DATAOUT_0 = TCELL2.OUT_LC[0];
				output DATAOUT_1 = TCELL2.OUT_LC[1];
				output DATAOUT_10 = TCELL3.OUT_LC[2];
				output DATAOUT_11 = TCELL3.OUT_LC[3];
				output DATAOUT_12 = TCELL3.OUT_LC[4];
				output DATAOUT_13 = TCELL3.OUT_LC[5];
				output DATAOUT_14 = TCELL3.OUT_LC[6];
				output DATAOUT_15 = TCELL3.OUT_LC[7];
				output DATAOUT_2 = TCELL2.OUT_LC[2];
				output DATAOUT_3 = TCELL2.OUT_LC[3];
				output DATAOUT_4 = TCELL2.OUT_LC[4];
				output DATAOUT_5 = TCELL2.OUT_LC[5];
				output DATAOUT_6 = TCELL2.OUT_LC[6];
				output DATAOUT_7 = TCELL2.OUT_LC[7];
				output DATAOUT_8 = TCELL3.OUT_LC[0];
				output DATAOUT_9 = TCELL3.OUT_LC[1];
				input MASKWREN_0 = TCELL2.IMUX_LC_I0[4];
				input MASKWREN_1 = TCELL2.IMUX_LC_I0[5];
				input MASKWREN_2 = TCELL2.IMUX_LC_I0[6];
				input MASKWREN_3 = TCELL2.IMUX_LC_I0[7];
				input POWEROFF = TCELL3.IMUX_LC_I3[5];
				input RDMARGINEN = TCELL3.IMUX_LC_I3[6];
				input RDMARGIN_0 = TCELL3.IMUX_LC_I3[7];
				input RDMARGIN_1 = TCELL3.IMUX_LC_I1[0];
				input RDMARGIN_2 = TCELL3.IMUX_LC_I1[1];
				input RDMARGIN_3 = TCELL3.IMUX_LC_I1[2];
				input SLEEP = TCELL3.IMUX_LC_I3[3];
				input STANDBY = TCELL3.IMUX_LC_I3[1];
				input TEST = TCELL3.IMUX_LC_I1[3];
				input WREN = TCELL2.IMUX_LC_I1[5];
			}

			// wire TCELL0.IMUX_LC_I0[0]           SPRAM[1].DATAIN_0
			// wire TCELL0.IMUX_LC_I0[1]           SPRAM[1].DATAIN_1
			// wire TCELL0.IMUX_LC_I0[2]           SPRAM[1].DATAIN_2
			// wire TCELL0.IMUX_LC_I0[3]           SPRAM[1].DATAIN_3
			// wire TCELL0.IMUX_LC_I0[4]           SPRAM[1].DATAIN_4
			// wire TCELL0.IMUX_LC_I0[5]           SPRAM[1].DATAIN_5
			// wire TCELL0.IMUX_LC_I0[6]           SPRAM[1].DATAIN_6
			// wire TCELL0.IMUX_LC_I0[7]           SPRAM[1].DATAIN_7
			// wire TCELL0.IMUX_LC_I1[0]           SPRAM[0].DATAIN_8
			// wire TCELL0.IMUX_LC_I1[1]           SPRAM[0].DATAIN_9
			// wire TCELL0.IMUX_LC_I1[2]           SPRAM[0].DATAIN_10
			// wire TCELL0.IMUX_LC_I1[3]           SPRAM[0].DATAIN_11
			// wire TCELL0.IMUX_LC_I1[4]           SPRAM[0].DATAIN_12
			// wire TCELL0.IMUX_LC_I1[5]           SPRAM[0].DATAIN_13
			// wire TCELL0.IMUX_LC_I1[6]           SPRAM[0].DATAIN_14
			// wire TCELL0.IMUX_LC_I1[7]           SPRAM[0].DATAIN_15
			// wire TCELL0.IMUX_LC_I3[0]           SPRAM[0].DATAIN_0
			// wire TCELL0.IMUX_LC_I3[1]           SPRAM[0].DATAIN_1
			// wire TCELL0.IMUX_LC_I3[2]           SPRAM[0].DATAIN_2
			// wire TCELL0.IMUX_LC_I3[3]           SPRAM[0].DATAIN_3
			// wire TCELL0.IMUX_LC_I3[4]           SPRAM[0].DATAIN_4
			// wire TCELL0.IMUX_LC_I3[5]           SPRAM[0].DATAIN_5
			// wire TCELL0.IMUX_LC_I3[6]           SPRAM[0].DATAIN_6
			// wire TCELL0.IMUX_LC_I3[7]           SPRAM[0].DATAIN_7
			// wire TCELL0.IMUX_CLK_OPTINV         SPRAM[0].CLOCK
			// wire TCELL0.OUT_LC[0]               SPRAM[0].DATAOUT_0
			// wire TCELL0.OUT_LC[1]               SPRAM[0].DATAOUT_1
			// wire TCELL0.OUT_LC[2]               SPRAM[0].DATAOUT_2
			// wire TCELL0.OUT_LC[3]               SPRAM[0].DATAOUT_3
			// wire TCELL0.OUT_LC[4]               SPRAM[0].DATAOUT_4
			// wire TCELL0.OUT_LC[5]               SPRAM[0].DATAOUT_5
			// wire TCELL0.OUT_LC[6]               SPRAM[0].DATAOUT_6
			// wire TCELL0.OUT_LC[7]               SPRAM[0].DATAOUT_7
			// wire TCELL1.IMUX_LC_I0[0]           SPRAM[0].ADDRESS_8
			// wire TCELL1.IMUX_LC_I0[1]           SPRAM[0].ADDRESS_9
			// wire TCELL1.IMUX_LC_I0[2]           SPRAM[0].ADDRESS_10
			// wire TCELL1.IMUX_LC_I0[3]           SPRAM[0].ADDRESS_11
			// wire TCELL1.IMUX_LC_I0[4]           SPRAM[0].ADDRESS_12
			// wire TCELL1.IMUX_LC_I0[5]           SPRAM[0].ADDRESS_13
			// wire TCELL1.IMUX_LC_I0[6]           SPRAM[1].ADDRESS_0
			// wire TCELL1.IMUX_LC_I0[7]           SPRAM[1].ADDRESS_1
			// wire TCELL1.IMUX_LC_I1[0]           SPRAM[0].ADDRESS_0
			// wire TCELL1.IMUX_LC_I1[1]           SPRAM[0].ADDRESS_1
			// wire TCELL1.IMUX_LC_I1[2]           SPRAM[0].ADDRESS_2
			// wire TCELL1.IMUX_LC_I1[3]           SPRAM[0].ADDRESS_3
			// wire TCELL1.IMUX_LC_I1[4]           SPRAM[0].ADDRESS_4
			// wire TCELL1.IMUX_LC_I1[5]           SPRAM[0].ADDRESS_5
			// wire TCELL1.IMUX_LC_I1[6]           SPRAM[0].ADDRESS_6
			// wire TCELL1.IMUX_LC_I1[7]           SPRAM[0].ADDRESS_7
			// wire TCELL1.IMUX_LC_I3[0]           SPRAM[1].DATAIN_8
			// wire TCELL1.IMUX_LC_I3[1]           SPRAM[1].DATAIN_9
			// wire TCELL1.IMUX_LC_I3[2]           SPRAM[1].DATAIN_10
			// wire TCELL1.IMUX_LC_I3[3]           SPRAM[1].DATAIN_11
			// wire TCELL1.IMUX_LC_I3[4]           SPRAM[1].DATAIN_12
			// wire TCELL1.IMUX_LC_I3[5]           SPRAM[1].DATAIN_13
			// wire TCELL1.IMUX_LC_I3[6]           SPRAM[1].DATAIN_14
			// wire TCELL1.IMUX_LC_I3[7]           SPRAM[1].DATAIN_15
			// wire TCELL1.IMUX_CLK_OPTINV         SPRAM[1].CLOCK
			// wire TCELL1.OUT_LC[0]               SPRAM[0].DATAOUT_8
			// wire TCELL1.OUT_LC[1]               SPRAM[0].DATAOUT_9
			// wire TCELL1.OUT_LC[2]               SPRAM[0].DATAOUT_10
			// wire TCELL1.OUT_LC[3]               SPRAM[0].DATAOUT_11
			// wire TCELL1.OUT_LC[4]               SPRAM[0].DATAOUT_12
			// wire TCELL1.OUT_LC[5]               SPRAM[0].DATAOUT_13
			// wire TCELL1.OUT_LC[6]               SPRAM[0].DATAOUT_14
			// wire TCELL1.OUT_LC[7]               SPRAM[0].DATAOUT_15
			// wire TCELL2.IMUX_LC_I0[0]           SPRAM[0].MASKWREN_0
			// wire TCELL2.IMUX_LC_I0[1]           SPRAM[0].MASKWREN_1
			// wire TCELL2.IMUX_LC_I0[2]           SPRAM[0].MASKWREN_2
			// wire TCELL2.IMUX_LC_I0[3]           SPRAM[0].MASKWREN_3
			// wire TCELL2.IMUX_LC_I0[4]           SPRAM[1].MASKWREN_0
			// wire TCELL2.IMUX_LC_I0[5]           SPRAM[1].MASKWREN_1
			// wire TCELL2.IMUX_LC_I0[6]           SPRAM[1].MASKWREN_2
			// wire TCELL2.IMUX_LC_I0[7]           SPRAM[1].MASKWREN_3
			// wire TCELL2.IMUX_LC_I1[0]           SPRAM[1].ADDRESS_10
			// wire TCELL2.IMUX_LC_I1[1]           SPRAM[1].ADDRESS_11
			// wire TCELL2.IMUX_LC_I1[2]           SPRAM[1].ADDRESS_12
			// wire TCELL2.IMUX_LC_I1[3]           SPRAM[1].ADDRESS_13
			// wire TCELL2.IMUX_LC_I1[4]           SPRAM[0].WREN
			// wire TCELL2.IMUX_LC_I1[5]           SPRAM[1].WREN
			// wire TCELL2.IMUX_LC_I1[6]           SPRAM[0].CHIPSELECT
			// wire TCELL2.IMUX_LC_I1[7]           SPRAM[1].CHIPSELECT
			// wire TCELL2.IMUX_LC_I3[0]           SPRAM[1].ADDRESS_2
			// wire TCELL2.IMUX_LC_I3[1]           SPRAM[1].ADDRESS_3
			// wire TCELL2.IMUX_LC_I3[2]           SPRAM[1].ADDRESS_4
			// wire TCELL2.IMUX_LC_I3[3]           SPRAM[1].ADDRESS_5
			// wire TCELL2.IMUX_LC_I3[4]           SPRAM[1].ADDRESS_6
			// wire TCELL2.IMUX_LC_I3[5]           SPRAM[1].ADDRESS_7
			// wire TCELL2.IMUX_LC_I3[6]           SPRAM[1].ADDRESS_8
			// wire TCELL2.IMUX_LC_I3[7]           SPRAM[1].ADDRESS_9
			// wire TCELL2.OUT_LC[0]               SPRAM[1].DATAOUT_0
			// wire TCELL2.OUT_LC[1]               SPRAM[1].DATAOUT_1
			// wire TCELL2.OUT_LC[2]               SPRAM[1].DATAOUT_2
			// wire TCELL2.OUT_LC[3]               SPRAM[1].DATAOUT_3
			// wire TCELL2.OUT_LC[4]               SPRAM[1].DATAOUT_4
			// wire TCELL2.OUT_LC[5]               SPRAM[1].DATAOUT_5
			// wire TCELL2.OUT_LC[6]               SPRAM[1].DATAOUT_6
			// wire TCELL2.OUT_LC[7]               SPRAM[1].DATAOUT_7
			// wire TCELL3.IMUX_LC_I1[0]           SPRAM[0].RDMARGIN_1 SPRAM[1].RDMARGIN_1
			// wire TCELL3.IMUX_LC_I1[1]           SPRAM[0].RDMARGIN_2 SPRAM[1].RDMARGIN_2
			// wire TCELL3.IMUX_LC_I1[2]           SPRAM[0].RDMARGIN_3 SPRAM[1].RDMARGIN_3
			// wire TCELL3.IMUX_LC_I1[3]           SPRAM[0].TEST SPRAM[1].TEST
			// wire TCELL3.IMUX_LC_I3[0]           SPRAM[0].STANDBY
			// wire TCELL3.IMUX_LC_I3[1]           SPRAM[1].STANDBY
			// wire TCELL3.IMUX_LC_I3[2]           SPRAM[0].SLEEP
			// wire TCELL3.IMUX_LC_I3[3]           SPRAM[1].SLEEP
			// wire TCELL3.IMUX_LC_I3[4]           SPRAM[0].POWEROFF
			// wire TCELL3.IMUX_LC_I3[5]           SPRAM[1].POWEROFF
			// wire TCELL3.IMUX_LC_I3[6]           SPRAM[0].RDMARGINEN SPRAM[1].RDMARGINEN
			// wire TCELL3.IMUX_LC_I3[7]           SPRAM[0].RDMARGIN_0 SPRAM[1].RDMARGIN_0
			// wire TCELL3.OUT_LC[0]               SPRAM[1].DATAOUT_8
			// wire TCELL3.OUT_LC[1]               SPRAM[1].DATAOUT_9
			// wire TCELL3.OUT_LC[2]               SPRAM[1].DATAOUT_10
			// wire TCELL3.OUT_LC[3]               SPRAM[1].DATAOUT_11
			// wire TCELL3.OUT_LC[4]               SPRAM[1].DATAOUT_12
			// wire TCELL3.OUT_LC[5]               SPRAM[1].DATAOUT_13
			// wire TCELL3.OUT_LC[6]               SPRAM[1].DATAOUT_14
			// wire TCELL3.OUT_LC[7]               SPRAM[1].DATAOUT_15
		}

		tile_class PLL_S_P04 {
			cell TCELL0;
			cell TCELL1;
			cell TCELL2;
			cell TCELL3;
			cell TCELL4;
			cell TCELL5;
			cell TCELL6;
			cell TCELL7;
			cell TCELL8;
			cell TCELL9;
			cell TCELL10;
			cell TCELL11;

			bel PLL {
				input BYPASS = TCELL8.IMUX_IO_EXTRA;
				input DYNAMICDELAY_0 = TCELL2.IMUX_IO_EXTRA;
				input DYNAMICDELAY_1 = TCELL3.IMUX_IO_EXTRA;
				input DYNAMICDELAY_2 = TCELL4.IMUX_IO_EXTRA;
				input DYNAMICDELAY_3 = TCELL5.IMUX_IO_EXTRA;
				input EXTFEEDBACK = TCELL7.IMUX_IO_EXTRA;
				output LOCK = TCELL0.OUT_LC[0], TCELL0.OUT_LC[1], TCELL0.OUT_LC[2], TCELL0.OUT_LC[3], TCELL0.OUT_LC[4], TCELL0.OUT_LC[5], TCELL0.OUT_LC[6], TCELL0.OUT_LC[7];
				input REFERENCECLK = TCELL6.IMUX_IO_EXTRA;
				input RESET = TCELL9.IMUX_IO_EXTRA;
				input SCLK = TCELL10.IMUX_IO_EXTRA;
				input SDI = TCELL11.IMUX_IO_EXTRA;
				output SDO = TCELL1.OUT_LC[0], TCELL1.OUT_LC[1], TCELL1.OUT_LC[2], TCELL1.OUT_LC[3], TCELL1.OUT_LC[4], TCELL1.OUT_LC[5], TCELL1.OUT_LC[6], TCELL1.OUT_LC[7];
			}

			// wire TCELL0.OUT_LC[0]               PLL.LOCK
			// wire TCELL0.OUT_LC[1]               PLL.LOCK
			// wire TCELL0.OUT_LC[2]               PLL.LOCK
			// wire TCELL0.OUT_LC[3]               PLL.LOCK
			// wire TCELL0.OUT_LC[4]               PLL.LOCK
			// wire TCELL0.OUT_LC[5]               PLL.LOCK
			// wire TCELL0.OUT_LC[6]               PLL.LOCK
			// wire TCELL0.OUT_LC[7]               PLL.LOCK
			// wire TCELL1.OUT_LC[0]               PLL.SDO
			// wire TCELL1.OUT_LC[1]               PLL.SDO
			// wire TCELL1.OUT_LC[2]               PLL.SDO
			// wire TCELL1.OUT_LC[3]               PLL.SDO
			// wire TCELL1.OUT_LC[4]               PLL.SDO
			// wire TCELL1.OUT_LC[5]               PLL.SDO
			// wire TCELL1.OUT_LC[6]               PLL.SDO
			// wire TCELL1.OUT_LC[7]               PLL.SDO
			// wire TCELL2.IMUX_IO_EXTRA           PLL.DYNAMICDELAY_0
			// wire TCELL3.IMUX_IO_EXTRA           PLL.DYNAMICDELAY_1
			// wire TCELL4.IMUX_IO_EXTRA           PLL.DYNAMICDELAY_2
			// wire TCELL5.IMUX_IO_EXTRA           PLL.DYNAMICDELAY_3
			// wire TCELL6.IMUX_IO_EXTRA           PLL.REFERENCECLK
			// wire TCELL7.IMUX_IO_EXTRA           PLL.EXTFEEDBACK
			// wire TCELL8.IMUX_IO_EXTRA           PLL.BYPASS
			// wire TCELL9.IMUX_IO_EXTRA           PLL.RESET
			// wire TCELL10.IMUX_IO_EXTRA          PLL.SCLK
			// wire TCELL11.IMUX_IO_EXTRA          PLL.SDI
		}

		tile_class PLL_S_P01 {
			cell TCELL0;
			cell TCELL1;
			cell TCELL2;
			cell TCELL3;
			cell TCELL4;
			cell TCELL5;
			cell TCELL6;
			cell TCELL7;
			cell TCELL8;
			cell TCELL9;
			cell TCELL10;
			cell TCELL11;
			cell TCELL12;
			cell TCELL13;
			cell TCELL14;
			cell TCELL15;
			cell TCELL16;

			bel PLL {
				input BYPASS = TCELL13.IMUX_IO_EXTRA;
				input DYNAMICDELAY_0 = TCELL5.IMUX_IO_EXTRA;
				input DYNAMICDELAY_1 = TCELL6.IMUX_IO_EXTRA;
				input DYNAMICDELAY_2 = TCELL7.IMUX_IO_EXTRA;
				input DYNAMICDELAY_3 = TCELL8.IMUX_IO_EXTRA;
				input DYNAMICDELAY_4 = TCELL9.IMUX_IO_EXTRA;
				input DYNAMICDELAY_5 = TCELL10.IMUX_IO_EXTRA;
				input DYNAMICDELAY_6 = TCELL11.IMUX_IO_EXTRA;
				input DYNAMICDELAY_7 = TCELL12.IMUX_IO_EXTRA;
				input EXTFEEDBACK = TCELL3.IMUX_IO_EXTRA;
				output LOCK = TCELL0.OUT_LC[0], TCELL0.OUT_LC[1], TCELL0.OUT_LC[2], TCELL0.OUT_LC[3], TCELL0.OUT_LC[4], TCELL0.OUT_LC[5], TCELL0.OUT_LC[6], TCELL0.OUT_LC[7];
				input REFERENCECLK = TCELL2.IMUX_IO_EXTRA;
				input RESETB = TCELL14.IMUX_IO_EXTRA;
				input SCLK = TCELL15.IMUX_IO_EXTRA;
				input SDI = TCELL16.IMUX_IO_EXTRA;
				output SDO = TCELL1.OUT_LC[0], TCELL1.OUT_LC[1], TCELL1.OUT_LC[2], TCELL1.OUT_LC[3], TCELL1.OUT_LC[4], TCELL1.OUT_LC[5], TCELL1.OUT_LC[6], TCELL1.OUT_LC[7];
			}

			// wire TCELL0.OUT_LC[0]               PLL.LOCK
			// wire TCELL0.OUT_LC[1]               PLL.LOCK
			// wire TCELL0.OUT_LC[2]               PLL.LOCK
			// wire TCELL0.OUT_LC[3]               PLL.LOCK
			// wire TCELL0.OUT_LC[4]               PLL.LOCK
			// wire TCELL0.OUT_LC[5]               PLL.LOCK
			// wire TCELL0.OUT_LC[6]               PLL.LOCK
			// wire TCELL0.OUT_LC[7]               PLL.LOCK
			// wire TCELL1.OUT_LC[0]               PLL.SDO
			// wire TCELL1.OUT_LC[1]               PLL.SDO
			// wire TCELL1.OUT_LC[2]               PLL.SDO
			// wire TCELL1.OUT_LC[3]               PLL.SDO
			// wire TCELL1.OUT_LC[4]               PLL.SDO
			// wire TCELL1.OUT_LC[5]               PLL.SDO
			// wire TCELL1.OUT_LC[6]               PLL.SDO
			// wire TCELL1.OUT_LC[7]               PLL.SDO
			// wire TCELL2.IMUX_IO_EXTRA           PLL.REFERENCECLK
			// wire TCELL3.IMUX_IO_EXTRA           PLL.EXTFEEDBACK
			// wire TCELL5.IMUX_IO_EXTRA           PLL.DYNAMICDELAY_0
			// wire TCELL6.IMUX_IO_EXTRA           PLL.DYNAMICDELAY_1
			// wire TCELL7.IMUX_IO_EXTRA           PLL.DYNAMICDELAY_2
			// wire TCELL8.IMUX_IO_EXTRA           PLL.DYNAMICDELAY_3
			// wire TCELL9.IMUX_IO_EXTRA           PLL.DYNAMICDELAY_4
			// wire TCELL10.IMUX_IO_EXTRA          PLL.DYNAMICDELAY_5
			// wire TCELL11.IMUX_IO_EXTRA          PLL.DYNAMICDELAY_6
			// wire TCELL12.IMUX_IO_EXTRA          PLL.DYNAMICDELAY_7
			// wire TCELL13.IMUX_IO_EXTRA          PLL.BYPASS
			// wire TCELL14.IMUX_IO_EXTRA          PLL.RESETB
			// wire TCELL15.IMUX_IO_EXTRA          PLL.SCLK
			// wire TCELL16.IMUX_IO_EXTRA          PLL.SDI
		}

		tile_class PLL_S_P08 {
			cell TCELL0;
			cell TCELL1;
			cell TCELL2;
			cell TCELL3;
			cell TCELL4;
			cell TCELL5;
			cell TCELL6;
			cell TCELL7;
			cell TCELL8;
			cell TCELL9;
			cell TCELL10;
			cell TCELL11;
			cell TCELL12;
			cell TCELL13;
			cell TCELL14;
			cell TCELL15;
			cell TCELL16;
			cell TCELL17;
			cell TCELL18;
			cell TCELL19;

			bel PLL {
				input BYPASS = TCELL16.IMUX_IO_EXTRA;
				input DYNAMICDELAY_0 = TCELL2.IMUX_IO_EXTRA;
				input DYNAMICDELAY_1 = TCELL3.IMUX_IO_EXTRA;
				input DYNAMICDELAY_2 = TCELL4.IMUX_IO_EXTRA;
				input DYNAMICDELAY_3 = TCELL5.IMUX_IO_EXTRA;
				input DYNAMICDELAY_4 = TCELL6.IMUX_IO_EXTRA;
				input DYNAMICDELAY_5 = TCELL7.IMUX_IO_EXTRA;
				input DYNAMICDELAY_6 = TCELL8.IMUX_IO_EXTRA;
				input DYNAMICDELAY_7 = TCELL9.IMUX_IO_EXTRA;
				input EXTFEEDBACK = TCELL11.IMUX_IO_EXTRA;
				output LOCK = TCELL0.OUT_LC[0], TCELL0.OUT_LC[1], TCELL0.OUT_LC[2], TCELL0.OUT_LC[3], TCELL0.OUT_LC[4], TCELL0.OUT_LC[5], TCELL0.OUT_LC[6], TCELL0.OUT_LC[7];
				input REFERENCECLK = TCELL10.IMUX_IO_EXTRA;
				input RESETB = TCELL17.IMUX_IO_EXTRA;
				input SCLK = TCELL18.IMUX_IO_EXTRA;
				input SDI = TCELL19.IMUX_IO_EXTRA;
				output SDO = TCELL1.OUT_LC[0], TCELL1.OUT_LC[1], TCELL1.OUT_LC[2], TCELL1.OUT_LC[3], TCELL1.OUT_LC[4], TCELL1.OUT_LC[5], TCELL1.OUT_LC[6], TCELL1.OUT_LC[7];
			}

			// wire TCELL0.OUT_LC[0]               PLL.LOCK
			// wire TCELL0.OUT_LC[1]               PLL.LOCK
			// wire TCELL0.OUT_LC[2]               PLL.LOCK
			// wire TCELL0.OUT_LC[3]               PLL.LOCK
			// wire TCELL0.OUT_LC[4]               PLL.LOCK
			// wire TCELL0.OUT_LC[5]               PLL.LOCK
			// wire TCELL0.OUT_LC[6]               PLL.LOCK
			// wire TCELL0.OUT_LC[7]               PLL.LOCK
			// wire TCELL1.OUT_LC[0]               PLL.SDO
			// wire TCELL1.OUT_LC[1]               PLL.SDO
			// wire TCELL1.OUT_LC[2]               PLL.SDO
			// wire TCELL1.OUT_LC[3]               PLL.SDO
			// wire TCELL1.OUT_LC[4]               PLL.SDO
			// wire TCELL1.OUT_LC[5]               PLL.SDO
			// wire TCELL1.OUT_LC[6]               PLL.SDO
			// wire TCELL1.OUT_LC[7]               PLL.SDO
			// wire TCELL2.IMUX_IO_EXTRA           PLL.DYNAMICDELAY_0
			// wire TCELL3.IMUX_IO_EXTRA           PLL.DYNAMICDELAY_1
			// wire TCELL4.IMUX_IO_EXTRA           PLL.DYNAMICDELAY_2
			// wire TCELL5.IMUX_IO_EXTRA           PLL.DYNAMICDELAY_3
			// wire TCELL6.IMUX_IO_EXTRA           PLL.DYNAMICDELAY_4
			// wire TCELL7.IMUX_IO_EXTRA           PLL.DYNAMICDELAY_5
			// wire TCELL8.IMUX_IO_EXTRA           PLL.DYNAMICDELAY_6
			// wire TCELL9.IMUX_IO_EXTRA           PLL.DYNAMICDELAY_7
			// wire TCELL10.IMUX_IO_EXTRA          PLL.REFERENCECLK
			// wire TCELL11.IMUX_IO_EXTRA          PLL.EXTFEEDBACK
			// wire TCELL16.IMUX_IO_EXTRA          PLL.BYPASS
			// wire TCELL17.IMUX_IO_EXTRA          PLL.RESETB
			// wire TCELL18.IMUX_IO_EXTRA          PLL.SCLK
			// wire TCELL19.IMUX_IO_EXTRA          PLL.SDI
		}

		tile_class PLL_N_P08 {
			cell TCELL0;
			cell TCELL1;
			cell TCELL2;
			cell TCELL3;
			cell TCELL4;
			cell TCELL5;
			cell TCELL6;
			cell TCELL7;
			cell TCELL8;
			cell TCELL9;
			cell TCELL10;
			cell TCELL11;
			cell TCELL12;
			cell TCELL13;
			cell TCELL14;
			cell TCELL15;
			cell TCELL16;
			cell TCELL17;
			cell TCELL18;
			cell TCELL19;

			bel PLL {
				input BYPASS = TCELL16.IMUX_IO_EXTRA;
				input DYNAMICDELAY_0 = TCELL2.IMUX_IO_EXTRA;
				input DYNAMICDELAY_1 = TCELL3.IMUX_IO_EXTRA;
				input DYNAMICDELAY_2 = TCELL4.IMUX_IO_EXTRA;
				input DYNAMICDELAY_3 = TCELL5.IMUX_IO_EXTRA;
				input DYNAMICDELAY_4 = TCELL6.IMUX_IO_EXTRA;
				input DYNAMICDELAY_5 = TCELL7.IMUX_IO_EXTRA;
				input DYNAMICDELAY_6 = TCELL8.IMUX_IO_EXTRA;
				input DYNAMICDELAY_7 = TCELL9.IMUX_IO_EXTRA;
				input EXTFEEDBACK = TCELL11.IMUX_IO_EXTRA;
				output LOCK = TCELL0.OUT_LC[0], TCELL0.OUT_LC[1], TCELL0.OUT_LC[2], TCELL0.OUT_LC[3], TCELL0.OUT_LC[4], TCELL0.OUT_LC[5], TCELL0.OUT_LC[6], TCELL0.OUT_LC[7];
				input REFERENCECLK = TCELL10.IMUX_IO_EXTRA;
				input RESETB = TCELL17.IMUX_IO_EXTRA;
				input SCLK = TCELL18.IMUX_IO_EXTRA;
				input SDI = TCELL19.IMUX_IO_EXTRA;
				output SDO = TCELL1.OUT_LC[0], TCELL1.OUT_LC[1], TCELL1.OUT_LC[2], TCELL1.OUT_LC[3], TCELL1.OUT_LC[4], TCELL1.OUT_LC[5], TCELL1.OUT_LC[6], TCELL1.OUT_LC[7];
			}

			// wire TCELL0.OUT_LC[0]               PLL.LOCK
			// wire TCELL0.OUT_LC[1]               PLL.LOCK
			// wire TCELL0.OUT_LC[2]               PLL.LOCK
			// wire TCELL0.OUT_LC[3]               PLL.LOCK
			// wire TCELL0.OUT_LC[4]               PLL.LOCK
			// wire TCELL0.OUT_LC[5]               PLL.LOCK
			// wire TCELL0.OUT_LC[6]               PLL.LOCK
			// wire TCELL0.OUT_LC[7]               PLL.LOCK
			// wire TCELL1.OUT_LC[0]               PLL.SDO
			// wire TCELL1.OUT_LC[1]               PLL.SDO
			// wire TCELL1.OUT_LC[2]               PLL.SDO
			// wire TCELL1.OUT_LC[3]               PLL.SDO
			// wire TCELL1.OUT_LC[4]               PLL.SDO
			// wire TCELL1.OUT_LC[5]               PLL.SDO
			// wire TCELL1.OUT_LC[6]               PLL.SDO
			// wire TCELL1.OUT_LC[7]               PLL.SDO
			// wire TCELL2.IMUX_IO_EXTRA           PLL.DYNAMICDELAY_0
			// wire TCELL3.IMUX_IO_EXTRA           PLL.DYNAMICDELAY_1
			// wire TCELL4.IMUX_IO_EXTRA           PLL.DYNAMICDELAY_2
			// wire TCELL5.IMUX_IO_EXTRA           PLL.DYNAMICDELAY_3
			// wire TCELL6.IMUX_IO_EXTRA           PLL.DYNAMICDELAY_4
			// wire TCELL7.IMUX_IO_EXTRA           PLL.DYNAMICDELAY_5
			// wire TCELL8.IMUX_IO_EXTRA           PLL.DYNAMICDELAY_6
			// wire TCELL9.IMUX_IO_EXTRA           PLL.DYNAMICDELAY_7
			// wire TCELL10.IMUX_IO_EXTRA          PLL.REFERENCECLK
			// wire TCELL11.IMUX_IO_EXTRA          PLL.EXTFEEDBACK
			// wire TCELL16.IMUX_IO_EXTRA          PLL.BYPASS
			// wire TCELL17.IMUX_IO_EXTRA          PLL.RESETB
			// wire TCELL18.IMUX_IO_EXTRA          PLL.SCLK
			// wire TCELL19.IMUX_IO_EXTRA          PLL.SDI
		}

		tile_class PLL_S_R04 {
			cell TCELL0;
			cell TCELL1;
			cell TCELL2;
			cell TCELL3;
			cell TCELL4;
			cell TCELL5;
			cell TCELL6;
			cell TCELL7;
			cell TCELL8;
			cell TCELL9;
			cell TCELL10;
			cell TCELL11;
			cell TCELL12;
			cell TCELL13;
			cell TCELL14;
			cell TCELL15;
			cell TCELL16;
			cell TCELL17;
			cell TCELL18;

			bel PLL {
				input BYPASS = TCELL15.IMUX_IO_EXTRA;
				input DYNAMICDELAY_0 = TCELL2.IMUX_IO_EXTRA;
				input DYNAMICDELAY_1 = TCELL3.IMUX_IO_EXTRA;
				input DYNAMICDELAY_2 = TCELL4.IMUX_IO_EXTRA;
				input DYNAMICDELAY_3 = TCELL5.IMUX_IO_EXTRA;
				input DYNAMICDELAY_4 = TCELL6.IMUX_IO_EXTRA;
				input DYNAMICDELAY_5 = TCELL7.IMUX_IO_EXTRA;
				input DYNAMICDELAY_6 = TCELL8.IMUX_IO_EXTRA;
				input DYNAMICDELAY_7 = TCELL9.IMUX_IO_EXTRA;
				input EXTFEEDBACK = TCELL11.IMUX_IO_EXTRA;
				output LOCK = TCELL0.OUT_LC[0], TCELL0.OUT_LC[1], TCELL0.OUT_LC[2], TCELL0.OUT_LC[3], TCELL0.OUT_LC[4], TCELL0.OUT_LC[5], TCELL0.OUT_LC[6], TCELL0.OUT_LC[7];
				input REFERENCECLK = TCELL10.IMUX_IO_EXTRA;
				input RESETB = TCELL16.IMUX_IO_EXTRA;
				input SCLK = TCELL17.IMUX_IO_EXTRA;
				input SDI = TCELL18.IMUX_IO_EXTRA;
				output SDO = TCELL1.OUT_LC[0], TCELL1.OUT_LC[1], TCELL1.OUT_LC[2], TCELL1.OUT_LC[3], TCELL1.OUT_LC[4], TCELL1.OUT_LC[5], TCELL1.OUT_LC[6], TCELL1.OUT_LC[7];
			}

			// wire TCELL0.OUT_LC[0]               PLL.LOCK
			// wire TCELL0.OUT_LC[1]               PLL.LOCK
			// wire TCELL0.OUT_LC[2]               PLL.LOCK
			// wire TCELL0.OUT_LC[3]               PLL.LOCK
			// wire TCELL0.OUT_LC[4]               PLL.LOCK
			// wire TCELL0.OUT_LC[5]               PLL.LOCK
			// wire TCELL0.OUT_LC[6]               PLL.LOCK
			// wire TCELL0.OUT_LC[7]               PLL.LOCK
			// wire TCELL1.OUT_LC[0]               PLL.SDO
			// wire TCELL1.OUT_LC[1]               PLL.SDO
			// wire TCELL1.OUT_LC[2]               PLL.SDO
			// wire TCELL1.OUT_LC[3]               PLL.SDO
			// wire TCELL1.OUT_LC[4]               PLL.SDO
			// wire TCELL1.OUT_LC[5]               PLL.SDO
			// wire TCELL1.OUT_LC[6]               PLL.SDO
			// wire TCELL1.OUT_LC[7]               PLL.SDO
			// wire TCELL2.IMUX_IO_EXTRA           PLL.DYNAMICDELAY_0
			// wire TCELL3.IMUX_IO_EXTRA           PLL.DYNAMICDELAY_1
			// wire TCELL4.IMUX_IO_EXTRA           PLL.DYNAMICDELAY_2
			// wire TCELL5.IMUX_IO_EXTRA           PLL.DYNAMICDELAY_3
			// wire TCELL6.IMUX_IO_EXTRA           PLL.DYNAMICDELAY_4
			// wire TCELL7.IMUX_IO_EXTRA           PLL.DYNAMICDELAY_5
			// wire TCELL8.IMUX_IO_EXTRA           PLL.DYNAMICDELAY_6
			// wire TCELL9.IMUX_IO_EXTRA           PLL.DYNAMICDELAY_7
			// wire TCELL10.IMUX_IO_EXTRA          PLL.REFERENCECLK
			// wire TCELL11.IMUX_IO_EXTRA          PLL.EXTFEEDBACK
			// wire TCELL15.IMUX_IO_EXTRA          PLL.BYPASS
			// wire TCELL16.IMUX_IO_EXTRA          PLL.RESETB
			// wire TCELL17.IMUX_IO_EXTRA          PLL.SCLK
			// wire TCELL18.IMUX_IO_EXTRA          PLL.SDI
		}

		tile_class PLL_N_R04 {
			cell TCELL0;
			cell TCELL1;
			cell TCELL2;
			cell TCELL3;
			cell TCELL4;
			cell TCELL5;
			cell TCELL6;
			cell TCELL7;
			cell TCELL8;
			cell TCELL9;
			cell TCELL10;
			cell TCELL11;
			cell TCELL12;
			cell TCELL13;
			cell TCELL14;
			cell TCELL15;
			cell TCELL16;
			cell TCELL17;
			cell TCELL18;

			bel PLL {
				input BYPASS = TCELL15.IMUX_IO_EXTRA;
				input DYNAMICDELAY_0 = TCELL2.IMUX_IO_EXTRA;
				input DYNAMICDELAY_1 = TCELL3.IMUX_IO_EXTRA;
				input DYNAMICDELAY_2 = TCELL4.IMUX_IO_EXTRA;
				input DYNAMICDELAY_3 = TCELL5.IMUX_IO_EXTRA;
				input DYNAMICDELAY_4 = TCELL6.IMUX_IO_EXTRA;
				input DYNAMICDELAY_5 = TCELL7.IMUX_IO_EXTRA;
				input DYNAMICDELAY_6 = TCELL8.IMUX_IO_EXTRA;
				input DYNAMICDELAY_7 = TCELL9.IMUX_IO_EXTRA;
				input EXTFEEDBACK = TCELL11.IMUX_IO_EXTRA;
				output LOCK = TCELL0.OUT_LC[0], TCELL0.OUT_LC[1], TCELL0.OUT_LC[2], TCELL0.OUT_LC[3], TCELL0.OUT_LC[4], TCELL0.OUT_LC[5], TCELL0.OUT_LC[6], TCELL0.OUT_LC[7];
				input REFERENCECLK = TCELL10.IMUX_IO_EXTRA;
				input RESETB = TCELL16.IMUX_IO_EXTRA;
				input SCLK = TCELL17.IMUX_IO_EXTRA;
				input SDI = TCELL18.IMUX_IO_EXTRA;
				output SDO = TCELL1.OUT_LC[0], TCELL1.OUT_LC[1], TCELL1.OUT_LC[2], TCELL1.OUT_LC[3], TCELL1.OUT_LC[4], TCELL1.OUT_LC[5], TCELL1.OUT_LC[6], TCELL1.OUT_LC[7];
			}

			// wire TCELL0.OUT_LC[0]               PLL.LOCK
			// wire TCELL0.OUT_LC[1]               PLL.LOCK
			// wire TCELL0.OUT_LC[2]               PLL.LOCK
			// wire TCELL0.OUT_LC[3]               PLL.LOCK
			// wire TCELL0.OUT_LC[4]               PLL.LOCK
			// wire TCELL0.OUT_LC[5]               PLL.LOCK
			// wire TCELL0.OUT_LC[6]               PLL.LOCK
			// wire TCELL0.OUT_LC[7]               PLL.LOCK
			// wire TCELL1.OUT_LC[0]               PLL.SDO
			// wire TCELL1.OUT_LC[1]               PLL.SDO
			// wire TCELL1.OUT_LC[2]               PLL.SDO
			// wire TCELL1.OUT_LC[3]               PLL.SDO
			// wire TCELL1.OUT_LC[4]               PLL.SDO
			// wire TCELL1.OUT_LC[5]               PLL.SDO
			// wire TCELL1.OUT_LC[6]               PLL.SDO
			// wire TCELL1.OUT_LC[7]               PLL.SDO
			// wire TCELL2.IMUX_IO_EXTRA           PLL.DYNAMICDELAY_0
			// wire TCELL3.IMUX_IO_EXTRA           PLL.DYNAMICDELAY_1
			// wire TCELL4.IMUX_IO_EXTRA           PLL.DYNAMICDELAY_2
			// wire TCELL5.IMUX_IO_EXTRA           PLL.DYNAMICDELAY_3
			// wire TCELL6.IMUX_IO_EXTRA           PLL.DYNAMICDELAY_4
			// wire TCELL7.IMUX_IO_EXTRA           PLL.DYNAMICDELAY_5
			// wire TCELL8.IMUX_IO_EXTRA           PLL.DYNAMICDELAY_6
			// wire TCELL9.IMUX_IO_EXTRA           PLL.DYNAMICDELAY_7
			// wire TCELL10.IMUX_IO_EXTRA          PLL.REFERENCECLK
			// wire TCELL11.IMUX_IO_EXTRA          PLL.EXTFEEDBACK
			// wire TCELL15.IMUX_IO_EXTRA          PLL.BYPASS
			// wire TCELL16.IMUX_IO_EXTRA          PLL.RESETB
			// wire TCELL17.IMUX_IO_EXTRA          PLL.SCLK
			// wire TCELL18.IMUX_IO_EXTRA          PLL.SDI
		}

		tile_class PLL_S_T01 {
			cell TCELL0;
			cell TCELL1;
			cell TCELL2;
			cell TCELL3;
			cell TCELL4;
			cell TCELL5;
			cell TCELL6;
			cell TCELL7;
			cell TCELL8;
			cell TCELL9;
			cell TCELL10;

			bel PLL {
				input BYPASS = TCELL10.IMUX_IO_EXTRA;
				input DYNAMICDELAY_0 = TCELL2.IMUX_LC_I3[2];
				input DYNAMICDELAY_1 = TCELL2.IMUX_LC_I3[3];
				input DYNAMICDELAY_2 = TCELL2.IMUX_LC_I3[4];
				input DYNAMICDELAY_3 = TCELL2.IMUX_LC_I3[5];
				input DYNAMICDELAY_4 = TCELL2.IMUX_LC_I3[6];
				input DYNAMICDELAY_5 = TCELL2.IMUX_LC_I3[7];
				input DYNAMICDELAY_6 = TCELL2.IMUX_LC_I1[0];
				input DYNAMICDELAY_7 = TCELL2.IMUX_LC_I1[1];
				input EXTFEEDBACK = TCELL4.IMUX_IO_EXTRA;
				output LOCK = TCELL0.OUT_LC[0], TCELL0.OUT_LC[1], TCELL0.OUT_LC[2], TCELL0.OUT_LC[3], TCELL0.OUT_LC[4], TCELL0.OUT_LC[5], TCELL0.OUT_LC[6], TCELL0.OUT_LC[7];
				input REFERENCECLK = TCELL3.IMUX_IO_EXTRA;
				input RESETB = TCELL9.IMUX_IO_EXTRA;
				input SCLK = TCELL2.IMUX_LC_I3[0];
				input SDI = TCELL2.IMUX_LC_I3[1];
				output SDO = TCELL1.OUT_LC[0], TCELL1.OUT_LC[1], TCELL1.OUT_LC[2], TCELL1.OUT_LC[3], TCELL1.OUT_LC[4], TCELL1.OUT_LC[5], TCELL1.OUT_LC[6], TCELL1.OUT_LC[7];
			}

			// wire TCELL0.OUT_LC[0]               PLL.LOCK
			// wire TCELL0.OUT_LC[1]               PLL.LOCK
			// wire TCELL0.OUT_LC[2]               PLL.LOCK
			// wire TCELL0.OUT_LC[3]               PLL.LOCK
			// wire TCELL0.OUT_LC[4]               PLL.LOCK
			// wire TCELL0.OUT_LC[5]               PLL.LOCK
			// wire TCELL0.OUT_LC[6]               PLL.LOCK
			// wire TCELL0.OUT_LC[7]               PLL.LOCK
			// wire TCELL1.OUT_LC[0]               PLL.SDO
			// wire TCELL1.OUT_LC[1]               PLL.SDO
			// wire TCELL1.OUT_LC[2]               PLL.SDO
			// wire TCELL1.OUT_LC[3]               PLL.SDO
			// wire TCELL1.OUT_LC[4]               PLL.SDO
			// wire TCELL1.OUT_LC[5]               PLL.SDO
			// wire TCELL1.OUT_LC[6]               PLL.SDO
			// wire TCELL1.OUT_LC[7]               PLL.SDO
			// wire TCELL2.IMUX_LC_I1[0]           PLL.DYNAMICDELAY_6
			// wire TCELL2.IMUX_LC_I1[1]           PLL.DYNAMICDELAY_7
			// wire TCELL2.IMUX_LC_I3[0]           PLL.SCLK
			// wire TCELL2.IMUX_LC_I3[1]           PLL.SDI
			// wire TCELL2.IMUX_LC_I3[2]           PLL.DYNAMICDELAY_0
			// wire TCELL2.IMUX_LC_I3[3]           PLL.DYNAMICDELAY_1
			// wire TCELL2.IMUX_LC_I3[4]           PLL.DYNAMICDELAY_2
			// wire TCELL2.IMUX_LC_I3[5]           PLL.DYNAMICDELAY_3
			// wire TCELL2.IMUX_LC_I3[6]           PLL.DYNAMICDELAY_4
			// wire TCELL2.IMUX_LC_I3[7]           PLL.DYNAMICDELAY_5
			// wire TCELL3.IMUX_IO_EXTRA           PLL.REFERENCECLK
			// wire TCELL4.IMUX_IO_EXTRA           PLL.EXTFEEDBACK
			// wire TCELL9.IMUX_IO_EXTRA           PLL.RESETB
			// wire TCELL10.IMUX_IO_EXTRA          PLL.BYPASS
		}

		tile_class SPI_R04 {
			cell TCELL0;
			cell TCELL1;
			cell TCELL2;
			cell TCELL3;
			cell TCELL4;
			cell TCELL5;
			cell TCELL6;
			cell TCELL7;
			cell TCELL8;
			cell TCELL9;
			cell TCELL10;
			cell TCELL11;
			cell TCELL12;
			cell TCELL13;
			cell TCELL14;

			bel SPI {
				output MCSNO0 = TCELL13.OUT_LC[0], TCELL13.OUT_LC[4];
				output MCSNO1 = TCELL14.OUT_LC[0], TCELL14.OUT_LC[4];
				output MCSNO2 = TCELL6.OUT_LC[0], TCELL6.OUT_LC[4];
				output MCSNO3 = TCELL7.OUT_LC[0], TCELL7.OUT_LC[4];
				output MCSNOE0 = TCELL13.OUT_LC[2], TCELL13.OUT_LC[6];
				output MCSNOE1 = TCELL14.OUT_LC[2], TCELL14.OUT_LC[6];
				output MCSNOE2 = TCELL6.OUT_LC[2], TCELL6.OUT_LC[6];
				output MCSNOE3 = TCELL7.OUT_LC[2], TCELL7.OUT_LC[6];
				input MI = TCELL11.IMUX_IO_DOUT0[0];
				output MO = TCELL11.OUT_LC[0], TCELL11.OUT_LC[4];
				output MOE = TCELL11.OUT_LC[2], TCELL11.OUT_LC[6];
				output SBACKO = TCELL4.OUT_LC[0], TCELL4.OUT_LC[4];
				input SBADRI0 = TCELL5.IMUX_IO_DOUT0[1];
				input SBADRI1 = TCELL6.IMUX_IO_DOUT0[0];
				input SBADRI2 = TCELL6.IMUX_IO_DOUT0[1];
				input SBADRI3 = TCELL7.IMUX_IO_DOUT0[0];
				input SBADRI4 = TCELL7.IMUX_IO_DOUT0[1];
				input SBADRI5 = TCELL8.IMUX_IO_DOUT0[0];
				input SBADRI6 = TCELL8.IMUX_IO_DOUT0[1];
				input SBADRI7 = TCELL9.IMUX_IO_DOUT0[0];
				input SBCLKI = TCELL0.IMUX_IO_DOUT0[0];
				input SBDATI0 = TCELL1.IMUX_IO_DOUT0[1];
				input SBDATI1 = TCELL2.IMUX_IO_DOUT0[0];
				input SBDATI2 = TCELL2.IMUX_IO_DOUT0[1];
				input SBDATI3 = TCELL3.IMUX_IO_DOUT0[0];
				input SBDATI4 = TCELL3.IMUX_IO_DOUT0[1];
				input SBDATI5 = TCELL4.IMUX_IO_DOUT0[0];
				input SBDATI6 = TCELL4.IMUX_IO_DOUT0[1];
				input SBDATI7 = TCELL5.IMUX_IO_DOUT0[0];
				output SBDATO0 = TCELL0.OUT_LC[0], TCELL0.OUT_LC[4];
				output SBDATO1 = TCELL0.OUT_LC[2], TCELL0.OUT_LC[6];
				output SBDATO2 = TCELL1.OUT_LC[0], TCELL1.OUT_LC[4];
				output SBDATO3 = TCELL1.OUT_LC[2], TCELL1.OUT_LC[6];
				output SBDATO4 = TCELL2.OUT_LC[0], TCELL2.OUT_LC[4];
				output SBDATO5 = TCELL2.OUT_LC[2], TCELL2.OUT_LC[6];
				output SBDATO6 = TCELL3.OUT_LC[0], TCELL3.OUT_LC[4];
				output SBDATO7 = TCELL3.OUT_LC[2], TCELL3.OUT_LC[6];
				input SBRWI = TCELL1.IMUX_IO_DOUT0[0];
				input SBSTBI = TCELL9.IMUX_IO_DOUT0[1];
				input SCKI = TCELL12.IMUX_IO_DOUT0[0];
				output SCKO = TCELL12.OUT_LC[0], TCELL12.OUT_LC[4];
				output SCKOE = TCELL12.OUT_LC[2], TCELL12.OUT_LC[6];
				input SCSNI = TCELL13.IMUX_IO_DOUT0[0];
				input SI = TCELL10.IMUX_IO_DOUT0[0];
				output SO = TCELL10.OUT_LC[0], TCELL10.OUT_LC[4];
				output SOE = TCELL10.OUT_LC[2], TCELL10.OUT_LC[6];
				output SPIIRQ = TCELL4.OUT_LC[2], TCELL4.OUT_LC[6];
				output SPIWKUP = TCELL5.OUT_LC[0], TCELL5.OUT_LC[4];
			}

			// wire TCELL0.IMUX_IO_DOUT0[0]        SPI.SBCLKI
			// wire TCELL0.OUT_LC[0]               SPI.SBDATO0
			// wire TCELL0.OUT_LC[2]               SPI.SBDATO1
			// wire TCELL0.OUT_LC[4]               SPI.SBDATO0
			// wire TCELL0.OUT_LC[6]               SPI.SBDATO1
			// wire TCELL1.IMUX_IO_DOUT0[0]        SPI.SBRWI
			// wire TCELL1.IMUX_IO_DOUT0[1]        SPI.SBDATI0
			// wire TCELL1.OUT_LC[0]               SPI.SBDATO2
			// wire TCELL1.OUT_LC[2]               SPI.SBDATO3
			// wire TCELL1.OUT_LC[4]               SPI.SBDATO2
			// wire TCELL1.OUT_LC[6]               SPI.SBDATO3
			// wire TCELL2.IMUX_IO_DOUT0[0]        SPI.SBDATI1
			// wire TCELL2.IMUX_IO_DOUT0[1]        SPI.SBDATI2
			// wire TCELL2.OUT_LC[0]               SPI.SBDATO4
			// wire TCELL2.OUT_LC[2]               SPI.SBDATO5
			// wire TCELL2.OUT_LC[4]               SPI.SBDATO4
			// wire TCELL2.OUT_LC[6]               SPI.SBDATO5
			// wire TCELL3.IMUX_IO_DOUT0[0]        SPI.SBDATI3
			// wire TCELL3.IMUX_IO_DOUT0[1]        SPI.SBDATI4
			// wire TCELL3.OUT_LC[0]               SPI.SBDATO6
			// wire TCELL3.OUT_LC[2]               SPI.SBDATO7
			// wire TCELL3.OUT_LC[4]               SPI.SBDATO6
			// wire TCELL3.OUT_LC[6]               SPI.SBDATO7
			// wire TCELL4.IMUX_IO_DOUT0[0]        SPI.SBDATI5
			// wire TCELL4.IMUX_IO_DOUT0[1]        SPI.SBDATI6
			// wire TCELL4.OUT_LC[0]               SPI.SBACKO
			// wire TCELL4.OUT_LC[2]               SPI.SPIIRQ
			// wire TCELL4.OUT_LC[4]               SPI.SBACKO
			// wire TCELL4.OUT_LC[6]               SPI.SPIIRQ
			// wire TCELL5.IMUX_IO_DOUT0[0]        SPI.SBDATI7
			// wire TCELL5.IMUX_IO_DOUT0[1]        SPI.SBADRI0
			// wire TCELL5.OUT_LC[0]               SPI.SPIWKUP
			// wire TCELL5.OUT_LC[4]               SPI.SPIWKUP
			// wire TCELL6.IMUX_IO_DOUT0[0]        SPI.SBADRI1
			// wire TCELL6.IMUX_IO_DOUT0[1]        SPI.SBADRI2
			// wire TCELL6.OUT_LC[0]               SPI.MCSNO2
			// wire TCELL6.OUT_LC[2]               SPI.MCSNOE2
			// wire TCELL6.OUT_LC[4]               SPI.MCSNO2
			// wire TCELL6.OUT_LC[6]               SPI.MCSNOE2
			// wire TCELL7.IMUX_IO_DOUT0[0]        SPI.SBADRI3
			// wire TCELL7.IMUX_IO_DOUT0[1]        SPI.SBADRI4
			// wire TCELL7.OUT_LC[0]               SPI.MCSNO3
			// wire TCELL7.OUT_LC[2]               SPI.MCSNOE3
			// wire TCELL7.OUT_LC[4]               SPI.MCSNO3
			// wire TCELL7.OUT_LC[6]               SPI.MCSNOE3
			// wire TCELL8.IMUX_IO_DOUT0[0]        SPI.SBADRI5
			// wire TCELL8.IMUX_IO_DOUT0[1]        SPI.SBADRI6
			// wire TCELL9.IMUX_IO_DOUT0[0]        SPI.SBADRI7
			// wire TCELL9.IMUX_IO_DOUT0[1]        SPI.SBSTBI
			// wire TCELL10.IMUX_IO_DOUT0[0]       SPI.SI
			// wire TCELL10.OUT_LC[0]              SPI.SO
			// wire TCELL10.OUT_LC[2]              SPI.SOE
			// wire TCELL10.OUT_LC[4]              SPI.SO
			// wire TCELL10.OUT_LC[6]              SPI.SOE
			// wire TCELL11.IMUX_IO_DOUT0[0]       SPI.MI
			// wire TCELL11.OUT_LC[0]              SPI.MO
			// wire TCELL11.OUT_LC[2]              SPI.MOE
			// wire TCELL11.OUT_LC[4]              SPI.MO
			// wire TCELL11.OUT_LC[6]              SPI.MOE
			// wire TCELL12.IMUX_IO_DOUT0[0]       SPI.SCKI
			// wire TCELL12.OUT_LC[0]              SPI.SCKO
			// wire TCELL12.OUT_LC[2]              SPI.SCKOE
			// wire TCELL12.OUT_LC[4]              SPI.SCKO
			// wire TCELL12.OUT_LC[6]              SPI.SCKOE
			// wire TCELL13.IMUX_IO_DOUT0[0]       SPI.SCSNI
			// wire TCELL13.OUT_LC[0]              SPI.MCSNO0
			// wire TCELL13.OUT_LC[2]              SPI.MCSNOE0
			// wire TCELL13.OUT_LC[4]              SPI.MCSNO0
			// wire TCELL13.OUT_LC[6]              SPI.MCSNOE0
			// wire TCELL14.OUT_LC[0]              SPI.MCSNO1
			// wire TCELL14.OUT_LC[2]              SPI.MCSNOE1
			// wire TCELL14.OUT_LC[4]              SPI.MCSNO1
			// wire TCELL14.OUT_LC[6]              SPI.MCSNOE1
		}

		tile_class SPI_T04 {
			cell TCELL0;
			cell TCELL1;
			cell TCELL2;
			cell TCELL3;

			bel SPI {
				output MCSNO0 = TCELL2.OUT_LC[1];
				output MCSNO1 = TCELL2.OUT_LC[3];
				output MCSNO2 = TCELL2.OUT_LC[6];
				output MCSNO3 = TCELL3.OUT_LC[0];
				output MCSNOE0 = TCELL2.OUT_LC[2];
				output MCSNOE1 = TCELL2.OUT_LC[4];
				output MCSNOE2 = TCELL2.OUT_LC[7];
				output MCSNOE3 = TCELL3.OUT_LC[1];
				input MI = TCELL1.IMUX_LC_I1[0];
				output MO = TCELL1.OUT_LC[5];
				output MOE = TCELL1.OUT_LC[6];
				output SBACKO = TCELL1.OUT_LC[0];
				input SBADRI0 = TCELL0.IMUX_LC_I1[1];
				input SBADRI1 = TCELL0.IMUX_LC_I1[2];
				input SBADRI2 = TCELL1.IMUX_LC_I3[0];
				input SBADRI3 = TCELL1.IMUX_LC_I3[1];
				input SBADRI4 = TCELL1.IMUX_LC_I3[2];
				input SBADRI5 = TCELL1.IMUX_LC_I3[3];
				input SBADRI6 = TCELL1.IMUX_LC_I3[4];
				input SBADRI7 = TCELL1.IMUX_LC_I3[5];
				input SBCLKI = TCELL0.IMUX_CLK_OPTINV;
				input SBDATI0 = TCELL0.IMUX_LC_I3[1];
				input SBDATI1 = TCELL0.IMUX_LC_I3[2];
				input SBDATI2 = TCELL0.IMUX_LC_I3[3];
				input SBDATI3 = TCELL0.IMUX_LC_I3[4];
				input SBDATI4 = TCELL0.IMUX_LC_I3[5];
				input SBDATI5 = TCELL0.IMUX_LC_I3[6];
				input SBDATI6 = TCELL0.IMUX_LC_I3[7];
				input SBDATI7 = TCELL0.IMUX_LC_I1[0];
				output SBDATO0 = TCELL0.OUT_LC[0];
				output SBDATO1 = TCELL0.OUT_LC[1];
				output SBDATO2 = TCELL0.OUT_LC[2];
				output SBDATO3 = TCELL0.OUT_LC[3];
				output SBDATO4 = TCELL0.OUT_LC[4];
				output SBDATO5 = TCELL0.OUT_LC[5];
				output SBDATO6 = TCELL0.OUT_LC[6];
				output SBDATO7 = TCELL0.OUT_LC[7];
				input SBRWI = TCELL0.IMUX_LC_I3[0];
				input SBSTBI = TCELL1.IMUX_LC_I3[6];
				input SCKI = TCELL1.IMUX_LC_I1[1];
				output SCKO = TCELL1.OUT_LC[7];
				output SCKOE = TCELL2.OUT_LC[0];
				input SCSNI = TCELL1.IMUX_LC_I1[2];
				input SI = TCELL1.IMUX_LC_I3[7];
				output SO = TCELL1.OUT_LC[3];
				output SOE = TCELL1.OUT_LC[4];
				output SPIIRQ = TCELL1.OUT_LC[1];
				output SPIWKUP = TCELL1.OUT_LC[2];
			}

			// wire TCELL0.IMUX_LC_I1[0]           SPI.SBDATI7
			// wire TCELL0.IMUX_LC_I1[1]           SPI.SBADRI0
			// wire TCELL0.IMUX_LC_I1[2]           SPI.SBADRI1
			// wire TCELL0.IMUX_LC_I3[0]           SPI.SBRWI
			// wire TCELL0.IMUX_LC_I3[1]           SPI.SBDATI0
			// wire TCELL0.IMUX_LC_I3[2]           SPI.SBDATI1
			// wire TCELL0.IMUX_LC_I3[3]           SPI.SBDATI2
			// wire TCELL0.IMUX_LC_I3[4]           SPI.SBDATI3
			// wire TCELL0.IMUX_LC_I3[5]           SPI.SBDATI4
			// wire TCELL0.IMUX_LC_I3[6]           SPI.SBDATI5
			// wire TCELL0.IMUX_LC_I3[7]           SPI.SBDATI6
			// wire TCELL0.IMUX_CLK_OPTINV         SPI.SBCLKI
			// wire TCELL0.OUT_LC[0]               SPI.SBDATO0
			// wire TCELL0.OUT_LC[1]               SPI.SBDATO1
			// wire TCELL0.OUT_LC[2]               SPI.SBDATO2
			// wire TCELL0.OUT_LC[3]               SPI.SBDATO3
			// wire TCELL0.OUT_LC[4]               SPI.SBDATO4
			// wire TCELL0.OUT_LC[5]               SPI.SBDATO5
			// wire TCELL0.OUT_LC[6]               SPI.SBDATO6
			// wire TCELL0.OUT_LC[7]               SPI.SBDATO7
			// wire TCELL1.IMUX_LC_I1[0]           SPI.MI
			// wire TCELL1.IMUX_LC_I1[1]           SPI.SCKI
			// wire TCELL1.IMUX_LC_I1[2]           SPI.SCSNI
			// wire TCELL1.IMUX_LC_I3[0]           SPI.SBADRI2
			// wire TCELL1.IMUX_LC_I3[1]           SPI.SBADRI3
			// wire TCELL1.IMUX_LC_I3[2]           SPI.SBADRI4
			// wire TCELL1.IMUX_LC_I3[3]           SPI.SBADRI5
			// wire TCELL1.IMUX_LC_I3[4]           SPI.SBADRI6
			// wire TCELL1.IMUX_LC_I3[5]           SPI.SBADRI7
			// wire TCELL1.IMUX_LC_I3[6]           SPI.SBSTBI
			// wire TCELL1.IMUX_LC_I3[7]           SPI.SI
			// wire TCELL1.OUT_LC[0]               SPI.SBACKO
			// wire TCELL1.OUT_LC[1]               SPI.SPIIRQ
			// wire TCELL1.OUT_LC[2]               SPI.SPIWKUP
			// wire TCELL1.OUT_LC[3]               SPI.SO
			// wire TCELL1.OUT_LC[4]               SPI.SOE
			// wire TCELL1.OUT_LC[5]               SPI.MO
			// wire TCELL1.OUT_LC[6]               SPI.MOE
			// wire TCELL1.OUT_LC[7]               SPI.SCKO
			// wire TCELL2.OUT_LC[0]               SPI.SCKOE
			// wire TCELL2.OUT_LC[1]               SPI.MCSNO0
			// wire TCELL2.OUT_LC[2]               SPI.MCSNOE0
			// wire TCELL2.OUT_LC[3]               SPI.MCSNO1
			// wire TCELL2.OUT_LC[4]               SPI.MCSNOE1
			// wire TCELL2.OUT_LC[6]               SPI.MCSNO2
			// wire TCELL2.OUT_LC[7]               SPI.MCSNOE2
			// wire TCELL3.OUT_LC[0]               SPI.MCSNO3
			// wire TCELL3.OUT_LC[1]               SPI.MCSNOE3
		}

		tile_class SPI_T05 {
			cell TCELL0;
			cell TCELL1;
			cell TCELL2;
			cell TCELL3;

			bel SPI {
				output MCSNO0 = TCELL2.OUT_LC[2];
				output MCSNO1 = TCELL2.OUT_LC[4];
				output MCSNO2 = TCELL2.OUT_LC[7];
				output MCSNO3 = TCELL3.OUT_LC[1];
				output MCSNOE0 = TCELL2.OUT_LC[3];
				output MCSNOE1 = TCELL2.OUT_LC[5];
				output MCSNOE2 = TCELL3.OUT_LC[0];
				output MCSNOE3 = TCELL3.OUT_LC[2];
				input MI = TCELL3.IMUX_LC_I1[0];
				output MO = TCELL1.OUT_LC[6];
				output MOE = TCELL1.OUT_LC[7];
				output SBACKO = TCELL1.OUT_LC[1];
				input SBADRI0 = TCELL0.IMUX_LC_I1[1];
				input SBADRI1 = TCELL0.IMUX_LC_I1[2];
				input SBADRI2 = TCELL1.IMUX_LC_I3[0];
				input SBADRI3 = TCELL1.IMUX_LC_I3[1];
				input SBADRI4 = TCELL1.IMUX_LC_I3[2];
				input SBADRI5 = TCELL1.IMUX_LC_I3[3];
				input SBADRI6 = TCELL1.IMUX_LC_I3[4];
				input SBADRI7 = TCELL1.IMUX_LC_I3[5];
				input SBCLKI = TCELL1.IMUX_CLK_OPTINV;
				input SBDATI0 = TCELL0.IMUX_LC_I3[1];
				input SBDATI1 = TCELL0.IMUX_LC_I3[2];
				input SBDATI2 = TCELL0.IMUX_LC_I3[3];
				input SBDATI3 = TCELL0.IMUX_LC_I3[4];
				input SBDATI4 = TCELL0.IMUX_LC_I3[5];
				input SBDATI5 = TCELL0.IMUX_LC_I3[6];
				input SBDATI6 = TCELL0.IMUX_LC_I3[7];
				input SBDATI7 = TCELL0.IMUX_LC_I1[0];
				output SBDATO0 = TCELL0.OUT_LC[1];
				output SBDATO1 = TCELL0.OUT_LC[2];
				output SBDATO2 = TCELL0.OUT_LC[3];
				output SBDATO3 = TCELL0.OUT_LC[4];
				output SBDATO4 = TCELL0.OUT_LC[5];
				output SBDATO5 = TCELL0.OUT_LC[6];
				output SBDATO6 = TCELL0.OUT_LC[7];
				output SBDATO7 = TCELL1.OUT_LC[0];
				input SBRWI = TCELL0.IMUX_LC_I3[0];
				input SBSTBI = TCELL1.IMUX_LC_I3[6];
				input SCKI = TCELL3.IMUX_LC_I1[1];
				output SCKO = TCELL2.OUT_LC[0];
				output SCKOE = TCELL2.OUT_LC[1];
				input SCSNI = TCELL3.IMUX_LC_I1[2];
				input SI = TCELL3.IMUX_LC_I3[7];
				output SO = TCELL1.OUT_LC[4];
				output SOE = TCELL1.OUT_LC[5];
				output SPIIRQ = TCELL1.OUT_LC[2];
				output SPIWKUP = TCELL1.OUT_LC[3];
			}

			// wire TCELL0.IMUX_LC_I1[0]           SPI.SBDATI7
			// wire TCELL0.IMUX_LC_I1[1]           SPI.SBADRI0
			// wire TCELL0.IMUX_LC_I1[2]           SPI.SBADRI1
			// wire TCELL0.IMUX_LC_I3[0]           SPI.SBRWI
			// wire TCELL0.IMUX_LC_I3[1]           SPI.SBDATI0
			// wire TCELL0.IMUX_LC_I3[2]           SPI.SBDATI1
			// wire TCELL0.IMUX_LC_I3[3]           SPI.SBDATI2
			// wire TCELL0.IMUX_LC_I3[4]           SPI.SBDATI3
			// wire TCELL0.IMUX_LC_I3[5]           SPI.SBDATI4
			// wire TCELL0.IMUX_LC_I3[6]           SPI.SBDATI5
			// wire TCELL0.IMUX_LC_I3[7]           SPI.SBDATI6
			// wire TCELL0.OUT_LC[1]               SPI.SBDATO0
			// wire TCELL0.OUT_LC[2]               SPI.SBDATO1
			// wire TCELL0.OUT_LC[3]               SPI.SBDATO2
			// wire TCELL0.OUT_LC[4]               SPI.SBDATO3
			// wire TCELL0.OUT_LC[5]               SPI.SBDATO4
			// wire TCELL0.OUT_LC[6]               SPI.SBDATO5
			// wire TCELL0.OUT_LC[7]               SPI.SBDATO6
			// wire TCELL1.IMUX_LC_I3[0]           SPI.SBADRI2
			// wire TCELL1.IMUX_LC_I3[1]           SPI.SBADRI3
			// wire TCELL1.IMUX_LC_I3[2]           SPI.SBADRI4
			// wire TCELL1.IMUX_LC_I3[3]           SPI.SBADRI5
			// wire TCELL1.IMUX_LC_I3[4]           SPI.SBADRI6
			// wire TCELL1.IMUX_LC_I3[5]           SPI.SBADRI7
			// wire TCELL1.IMUX_LC_I3[6]           SPI.SBSTBI
			// wire TCELL1.IMUX_CLK_OPTINV         SPI.SBCLKI
			// wire TCELL1.OUT_LC[0]               SPI.SBDATO7
			// wire TCELL1.OUT_LC[1]               SPI.SBACKO
			// wire TCELL1.OUT_LC[2]               SPI.SPIIRQ
			// wire TCELL1.OUT_LC[3]               SPI.SPIWKUP
			// wire TCELL1.OUT_LC[4]               SPI.SO
			// wire TCELL1.OUT_LC[5]               SPI.SOE
			// wire TCELL1.OUT_LC[6]               SPI.MO
			// wire TCELL1.OUT_LC[7]               SPI.MOE
			// wire TCELL2.OUT_LC[0]               SPI.SCKO
			// wire TCELL2.OUT_LC[1]               SPI.SCKOE
			// wire TCELL2.OUT_LC[2]               SPI.MCSNO0
			// wire TCELL2.OUT_LC[3]               SPI.MCSNOE0
			// wire TCELL2.OUT_LC[4]               SPI.MCSNO1
			// wire TCELL2.OUT_LC[5]               SPI.MCSNOE1
			// wire TCELL2.OUT_LC[7]               SPI.MCSNO2
			// wire TCELL3.IMUX_LC_I1[0]           SPI.MI
			// wire TCELL3.IMUX_LC_I1[1]           SPI.SCKI
			// wire TCELL3.IMUX_LC_I1[2]           SPI.SCSNI
			// wire TCELL3.IMUX_LC_I3[7]           SPI.SI
			// wire TCELL3.OUT_LC[0]               SPI.MCSNOE2
			// wire TCELL3.OUT_LC[1]               SPI.MCSNO3
			// wire TCELL3.OUT_LC[2]               SPI.MCSNOE3
		}

		tile_class I2C_R04 {
			cell TCELL0;
			cell TCELL1;
			cell TCELL2;
			cell TCELL3;
			cell TCELL4;
			cell TCELL5;
			cell TCELL6;
			cell TCELL7;
			cell TCELL8;
			cell TCELL9;
			cell TCELL10;
			cell TCELL11;

			bel I2C {
				output I2CIRQ = TCELL9.OUT_LC[2], TCELL9.OUT_LC[6];
				output I2CWKUP = TCELL4.OUT_LC[2], TCELL4.OUT_LC[6];
				output SBACKO = TCELL9.OUT_LC[0], TCELL9.OUT_LC[4];
				input SBADRI0 = TCELL5.IMUX_IO_DOUT0[1];
				input SBADRI1 = TCELL6.IMUX_IO_DOUT0[0];
				input SBADRI2 = TCELL6.IMUX_IO_DOUT0[1];
				input SBADRI3 = TCELL7.IMUX_IO_DOUT0[0];
				input SBADRI4 = TCELL7.IMUX_IO_DOUT0[1];
				input SBADRI5 = TCELL8.IMUX_IO_DOUT0[0];
				input SBADRI6 = TCELL8.IMUX_IO_DOUT0[1];
				input SBADRI7 = TCELL0.IMUX_IO_DOUT0[0];
				input SBCLKI = TCELL9.IMUX_IO_DOUT0[1];
				input SBDATI0 = TCELL1.IMUX_IO_DOUT0[1];
				input SBDATI1 = TCELL2.IMUX_IO_DOUT0[0];
				input SBDATI2 = TCELL2.IMUX_IO_DOUT0[1];
				input SBDATI3 = TCELL3.IMUX_IO_DOUT0[0];
				input SBDATI4 = TCELL3.IMUX_IO_DOUT0[1];
				input SBDATI5 = TCELL4.IMUX_IO_DOUT0[0];
				input SBDATI6 = TCELL4.IMUX_IO_DOUT0[1];
				input SBDATI7 = TCELL5.IMUX_IO_DOUT0[0];
				output SBDATO0 = TCELL5.OUT_LC[0], TCELL5.OUT_LC[4];
				output SBDATO1 = TCELL5.OUT_LC[2], TCELL5.OUT_LC[6];
				output SBDATO2 = TCELL6.OUT_LC[0], TCELL6.OUT_LC[4];
				output SBDATO3 = TCELL6.OUT_LC[2], TCELL6.OUT_LC[6];
				output SBDATO4 = TCELL7.OUT_LC[0], TCELL7.OUT_LC[4];
				output SBDATO5 = TCELL7.OUT_LC[2], TCELL7.OUT_LC[6];
				output SBDATO6 = TCELL8.OUT_LC[0], TCELL8.OUT_LC[4];
				output SBDATO7 = TCELL8.OUT_LC[2], TCELL8.OUT_LC[6];
				input SBRWI = TCELL1.IMUX_IO_DOUT0[0];
				input SBSTBI = TCELL0.IMUX_IO_DOUT0[1];
				input SCLI = TCELL11.IMUX_IO_DOUT0[0];
				output SCLO = TCELL11.OUT_LC[0], TCELL11.OUT_LC[4];
				output SCLOE = TCELL11.OUT_LC[2], TCELL11.OUT_LC[6];
				input SDAI = TCELL10.IMUX_IO_DOUT0[0];
				output SDAO = TCELL10.OUT_LC[0], TCELL10.OUT_LC[4];
				output SDAOE = TCELL10.OUT_LC[2], TCELL10.OUT_LC[6];
			}

			// wire TCELL0.IMUX_IO_DOUT0[0]        I2C.SBADRI7
			// wire TCELL0.IMUX_IO_DOUT0[1]        I2C.SBSTBI
			// wire TCELL1.IMUX_IO_DOUT0[0]        I2C.SBRWI
			// wire TCELL1.IMUX_IO_DOUT0[1]        I2C.SBDATI0
			// wire TCELL2.IMUX_IO_DOUT0[0]        I2C.SBDATI1
			// wire TCELL2.IMUX_IO_DOUT0[1]        I2C.SBDATI2
			// wire TCELL3.IMUX_IO_DOUT0[0]        I2C.SBDATI3
			// wire TCELL3.IMUX_IO_DOUT0[1]        I2C.SBDATI4
			// wire TCELL4.IMUX_IO_DOUT0[0]        I2C.SBDATI5
			// wire TCELL4.IMUX_IO_DOUT0[1]        I2C.SBDATI6
			// wire TCELL4.OUT_LC[2]               I2C.I2CWKUP
			// wire TCELL4.OUT_LC[6]               I2C.I2CWKUP
			// wire TCELL5.IMUX_IO_DOUT0[0]        I2C.SBDATI7
			// wire TCELL5.IMUX_IO_DOUT0[1]        I2C.SBADRI0
			// wire TCELL5.OUT_LC[0]               I2C.SBDATO0
			// wire TCELL5.OUT_LC[2]               I2C.SBDATO1
			// wire TCELL5.OUT_LC[4]               I2C.SBDATO0
			// wire TCELL5.OUT_LC[6]               I2C.SBDATO1
			// wire TCELL6.IMUX_IO_DOUT0[0]        I2C.SBADRI1
			// wire TCELL6.IMUX_IO_DOUT0[1]        I2C.SBADRI2
			// wire TCELL6.OUT_LC[0]               I2C.SBDATO2
			// wire TCELL6.OUT_LC[2]               I2C.SBDATO3
			// wire TCELL6.OUT_LC[4]               I2C.SBDATO2
			// wire TCELL6.OUT_LC[6]               I2C.SBDATO3
			// wire TCELL7.IMUX_IO_DOUT0[0]        I2C.SBADRI3
			// wire TCELL7.IMUX_IO_DOUT0[1]        I2C.SBADRI4
			// wire TCELL7.OUT_LC[0]               I2C.SBDATO4
			// wire TCELL7.OUT_LC[2]               I2C.SBDATO5
			// wire TCELL7.OUT_LC[4]               I2C.SBDATO4
			// wire TCELL7.OUT_LC[6]               I2C.SBDATO5
			// wire TCELL8.IMUX_IO_DOUT0[0]        I2C.SBADRI5
			// wire TCELL8.IMUX_IO_DOUT0[1]        I2C.SBADRI6
			// wire TCELL8.OUT_LC[0]               I2C.SBDATO6
			// wire TCELL8.OUT_LC[2]               I2C.SBDATO7
			// wire TCELL8.OUT_LC[4]               I2C.SBDATO6
			// wire TCELL8.OUT_LC[6]               I2C.SBDATO7
			// wire TCELL9.IMUX_IO_DOUT0[1]        I2C.SBCLKI
			// wire TCELL9.OUT_LC[0]               I2C.SBACKO
			// wire TCELL9.OUT_LC[2]               I2C.I2CIRQ
			// wire TCELL9.OUT_LC[4]               I2C.SBACKO
			// wire TCELL9.OUT_LC[6]               I2C.I2CIRQ
			// wire TCELL10.IMUX_IO_DOUT0[0]       I2C.SDAI
			// wire TCELL10.OUT_LC[0]              I2C.SDAO
			// wire TCELL10.OUT_LC[2]              I2C.SDAOE
			// wire TCELL10.OUT_LC[4]              I2C.SDAO
			// wire TCELL10.OUT_LC[6]              I2C.SDAOE
			// wire TCELL11.IMUX_IO_DOUT0[0]       I2C.SCLI
			// wire TCELL11.OUT_LC[0]              I2C.SCLO
			// wire TCELL11.OUT_LC[2]              I2C.SCLOE
			// wire TCELL11.OUT_LC[4]              I2C.SCLO
			// wire TCELL11.OUT_LC[6]              I2C.SCLOE
		}

		tile_class I2C_T04 {
			cell TCELL0;
			cell TCELL1;

			bel I2C {
				output I2CIRQ = TCELL1.OUT_LC[7];
				output I2CWKUP = TCELL0.OUT_LC[5];
				output SBACKO = TCELL1.OUT_LC[6];
				input SBADRI0 = TCELL1.IMUX_LC_I0[1];
				input SBADRI1 = TCELL1.IMUX_LC_I0[2];
				input SBADRI2 = TCELL1.IMUX_LC_I0[3];
				input SBADRI3 = TCELL1.IMUX_LC_I0[4];
				input SBADRI4 = TCELL1.IMUX_LC_I0[5];
				input SBADRI5 = TCELL1.IMUX_LC_I0[6];
				input SBADRI6 = TCELL1.IMUX_LC_I0[7];
				input SBADRI7 = TCELL0.IMUX_LC_I0[2];
				input SBCLKI = TCELL1.IMUX_CLK_OPTINV;
				input SBDATI0 = TCELL0.IMUX_LC_I0[5];
				input SBDATI1 = TCELL0.IMUX_LC_I0[6];
				input SBDATI2 = TCELL0.IMUX_LC_I0[7];
				input SBDATI3 = TCELL1.IMUX_LC_I3[0];
				input SBDATI4 = TCELL1.IMUX_LC_I1[5];
				input SBDATI5 = TCELL1.IMUX_LC_I1[6];
				input SBDATI6 = TCELL1.IMUX_LC_I1[7];
				input SBDATI7 = TCELL1.IMUX_LC_I0[0];
				output SBDATO0 = TCELL0.OUT_LC[6];
				output SBDATO1 = TCELL0.OUT_LC[7];
				output SBDATO2 = TCELL1.OUT_LC[0];
				output SBDATO3 = TCELL1.OUT_LC[1];
				output SBDATO4 = TCELL1.OUT_LC[2];
				output SBDATO5 = TCELL1.OUT_LC[3];
				output SBDATO6 = TCELL1.OUT_LC[4];
				output SBDATO7 = TCELL1.OUT_LC[5];
				input SBRWI = TCELL0.IMUX_LC_I0[4];
				input SBSTBI = TCELL0.IMUX_LC_I0[3];
				input SCLI = TCELL0.IMUX_LC_I1[2];
				output SCLO = TCELL0.OUT_LC[3];
				output SCLOE = TCELL0.OUT_LC[4];
				input SDAI = TCELL0.IMUX_LC_I1[1];
				output SDAO = TCELL0.OUT_LC[1];
				output SDAOE = TCELL0.OUT_LC[2];
			}

			// wire TCELL0.IMUX_LC_I0[2]           I2C.SBADRI7
			// wire TCELL0.IMUX_LC_I0[3]           I2C.SBSTBI
			// wire TCELL0.IMUX_LC_I0[4]           I2C.SBRWI
			// wire TCELL0.IMUX_LC_I0[5]           I2C.SBDATI0
			// wire TCELL0.IMUX_LC_I0[6]           I2C.SBDATI1
			// wire TCELL0.IMUX_LC_I0[7]           I2C.SBDATI2
			// wire TCELL0.IMUX_LC_I1[1]           I2C.SDAI
			// wire TCELL0.IMUX_LC_I1[2]           I2C.SCLI
			// wire TCELL0.OUT_LC[1]               I2C.SDAO
			// wire TCELL0.OUT_LC[2]               I2C.SDAOE
			// wire TCELL0.OUT_LC[3]               I2C.SCLO
			// wire TCELL0.OUT_LC[4]               I2C.SCLOE
			// wire TCELL0.OUT_LC[5]               I2C.I2CWKUP
			// wire TCELL0.OUT_LC[6]               I2C.SBDATO0
			// wire TCELL0.OUT_LC[7]               I2C.SBDATO1
			// wire TCELL1.IMUX_LC_I0[0]           I2C.SBDATI7
			// wire TCELL1.IMUX_LC_I0[1]           I2C.SBADRI0
			// wire TCELL1.IMUX_LC_I0[2]           I2C.SBADRI1
			// wire TCELL1.IMUX_LC_I0[3]           I2C.SBADRI2
			// wire TCELL1.IMUX_LC_I0[4]           I2C.SBADRI3
			// wire TCELL1.IMUX_LC_I0[5]           I2C.SBADRI4
			// wire TCELL1.IMUX_LC_I0[6]           I2C.SBADRI5
			// wire TCELL1.IMUX_LC_I0[7]           I2C.SBADRI6
			// wire TCELL1.IMUX_LC_I1[5]           I2C.SBDATI4
			// wire TCELL1.IMUX_LC_I1[6]           I2C.SBDATI5
			// wire TCELL1.IMUX_LC_I1[7]           I2C.SBDATI6
			// wire TCELL1.IMUX_LC_I3[0]           I2C.SBDATI3
			// wire TCELL1.IMUX_CLK_OPTINV         I2C.SBCLKI
			// wire TCELL1.OUT_LC[0]               I2C.SBDATO2
			// wire TCELL1.OUT_LC[1]               I2C.SBDATO3
			// wire TCELL1.OUT_LC[2]               I2C.SBDATO4
			// wire TCELL1.OUT_LC[3]               I2C.SBDATO5
			// wire TCELL1.OUT_LC[4]               I2C.SBDATO6
			// wire TCELL1.OUT_LC[5]               I2C.SBDATO7
			// wire TCELL1.OUT_LC[6]               I2C.SBACKO
			// wire TCELL1.OUT_LC[7]               I2C.I2CIRQ
		}

		tile_class I2C_FIFO {
			cell TCELL0;
			cell TCELL1;
			cell TCELL2;
			cell TCELL3;

			bel I2C_FIFO {
				output ACKO = TCELL2.OUT_LC[2];
				input ADRI0 = TCELL1.IMUX_LC_I3[0];
				input ADRI1 = TCELL1.IMUX_LC_I3[1];
				input ADRI2 = TCELL1.IMUX_LC_I3[2];
				input ADRI3 = TCELL1.IMUX_LC_I3[3];
				input CLKI = TCELL0.IMUX_CLK_OPTINV;
				input CSI = TCELL1.IMUX_LC_I3[4];
				input DATI0 = TCELL0.IMUX_LC_I1[6];
				input DATI1 = TCELL0.IMUX_LC_I1[7];
				input DATI2 = TCELL0.IMUX_LC_I0[0];
				input DATI3 = TCELL0.IMUX_LC_I0[1];
				input DATI4 = TCELL0.IMUX_LC_I0[2];
				input DATI5 = TCELL0.IMUX_LC_I0[3];
				input DATI6 = TCELL0.IMUX_LC_I0[4];
				input DATI7 = TCELL0.IMUX_LC_I0[5];
				input DATI8 = TCELL0.IMUX_LC_I0[6];
				input DATI9 = TCELL0.IMUX_LC_I0[7];
				output DATO0 = TCELL1.OUT_LC[0];
				output DATO1 = TCELL1.OUT_LC[1];
				output DATO2 = TCELL1.OUT_LC[2];
				output DATO3 = TCELL1.OUT_LC[3];
				output DATO4 = TCELL1.OUT_LC[4];
				output DATO5 = TCELL1.OUT_LC[5];
				output DATO6 = TCELL1.OUT_LC[6];
				output DATO7 = TCELL1.OUT_LC[7];
				output DATO8 = TCELL2.OUT_LC[0];
				output DATO9 = TCELL2.OUT_LC[1];
				input FIFORST = TCELL1.IMUX_LC_I3[5];
				output I2CIRQ = TCELL2.OUT_LC[3];
				output I2CWKUP = TCELL0.OUT_LC[6];
				output MRDCMPL = TCELL0.OUT_LC[5];
				output RXFIFOAFULL = TCELL2.OUT_LC[7];
				output RXFIFOEMPTY = TCELL3.OUT_LC[0];
				output RXFIFOFULL = TCELL3.OUT_LC[1];
				input SCLI = TCELL0.IMUX_LC_I1[3];
				output SCLO = TCELL0.OUT_LC[2];
				output SCLOE = TCELL0.OUT_LC[3];
				input SDAI = TCELL0.IMUX_LC_I1[2];
				output SDAO = TCELL0.OUT_LC[0];
				output SDAOE = TCELL0.OUT_LC[1];
				output SRWO = TCELL0.OUT_LC[7];
				input STBI = TCELL0.IMUX_LC_I1[4];
				output TXFIFOAEMPTY = TCELL2.OUT_LC[4];
				output TXFIFOEMPTY = TCELL2.OUT_LC[5];
				output TXFIFOFULL = TCELL2.OUT_LC[6];
				input WEI = TCELL0.IMUX_LC_I1[5];
			}

			// wire TCELL0.IMUX_LC_I0[0]           I2C_FIFO.DATI2
			// wire TCELL0.IMUX_LC_I0[1]           I2C_FIFO.DATI3
			// wire TCELL0.IMUX_LC_I0[2]           I2C_FIFO.DATI4
			// wire TCELL0.IMUX_LC_I0[3]           I2C_FIFO.DATI5
			// wire TCELL0.IMUX_LC_I0[4]           I2C_FIFO.DATI6
			// wire TCELL0.IMUX_LC_I0[5]           I2C_FIFO.DATI7
			// wire TCELL0.IMUX_LC_I0[6]           I2C_FIFO.DATI8
			// wire TCELL0.IMUX_LC_I0[7]           I2C_FIFO.DATI9
			// wire TCELL0.IMUX_LC_I1[2]           I2C_FIFO.SDAI
			// wire TCELL0.IMUX_LC_I1[3]           I2C_FIFO.SCLI
			// wire TCELL0.IMUX_LC_I1[4]           I2C_FIFO.STBI
			// wire TCELL0.IMUX_LC_I1[5]           I2C_FIFO.WEI
			// wire TCELL0.IMUX_LC_I1[6]           I2C_FIFO.DATI0
			// wire TCELL0.IMUX_LC_I1[7]           I2C_FIFO.DATI1
			// wire TCELL0.IMUX_CLK_OPTINV         I2C_FIFO.CLKI
			// wire TCELL0.OUT_LC[0]               I2C_FIFO.SDAO
			// wire TCELL0.OUT_LC[1]               I2C_FIFO.SDAOE
			// wire TCELL0.OUT_LC[2]               I2C_FIFO.SCLO
			// wire TCELL0.OUT_LC[3]               I2C_FIFO.SCLOE
			// wire TCELL0.OUT_LC[5]               I2C_FIFO.MRDCMPL
			// wire TCELL0.OUT_LC[6]               I2C_FIFO.I2CWKUP
			// wire TCELL0.OUT_LC[7]               I2C_FIFO.SRWO
			// wire TCELL1.IMUX_LC_I3[0]           I2C_FIFO.ADRI0
			// wire TCELL1.IMUX_LC_I3[1]           I2C_FIFO.ADRI1
			// wire TCELL1.IMUX_LC_I3[2]           I2C_FIFO.ADRI2
			// wire TCELL1.IMUX_LC_I3[3]           I2C_FIFO.ADRI3
			// wire TCELL1.IMUX_LC_I3[4]           I2C_FIFO.CSI
			// wire TCELL1.IMUX_LC_I3[5]           I2C_FIFO.FIFORST
			// wire TCELL1.OUT_LC[0]               I2C_FIFO.DATO0
			// wire TCELL1.OUT_LC[1]               I2C_FIFO.DATO1
			// wire TCELL1.OUT_LC[2]               I2C_FIFO.DATO2
			// wire TCELL1.OUT_LC[3]               I2C_FIFO.DATO3
			// wire TCELL1.OUT_LC[4]               I2C_FIFO.DATO4
			// wire TCELL1.OUT_LC[5]               I2C_FIFO.DATO5
			// wire TCELL1.OUT_LC[6]               I2C_FIFO.DATO6
			// wire TCELL1.OUT_LC[7]               I2C_FIFO.DATO7
			// wire TCELL2.OUT_LC[0]               I2C_FIFO.DATO8
			// wire TCELL2.OUT_LC[1]               I2C_FIFO.DATO9
			// wire TCELL2.OUT_LC[2]               I2C_FIFO.ACKO
			// wire TCELL2.OUT_LC[3]               I2C_FIFO.I2CIRQ
			// wire TCELL2.OUT_LC[4]               I2C_FIFO.TXFIFOAEMPTY
			// wire TCELL2.OUT_LC[5]               I2C_FIFO.TXFIFOEMPTY
			// wire TCELL2.OUT_LC[6]               I2C_FIFO.TXFIFOFULL
			// wire TCELL2.OUT_LC[7]               I2C_FIFO.RXFIFOAFULL
			// wire TCELL3.OUT_LC[0]               I2C_FIFO.RXFIFOEMPTY
			// wire TCELL3.OUT_LC[1]               I2C_FIFO.RXFIFOFULL
		}

		tile_class I3C {
			cell TCELL0;
			cell TCELL1;

			bel IOB_I3C[0] {
				input PU_ENB = TCELL0.IMUX_LC_I0[6];
				input WEAK_PU_ENB = TCELL0.IMUX_LC_I0[4];
			}

			bel IOB_I3C[1] {
				input PU_ENB = TCELL0.IMUX_LC_I0[7];
				input WEAK_PU_ENB = TCELL0.IMUX_LC_I0[5];
			}

			bel FILTER[0] {
				input FILTERIN = TCELL0.IMUX_LC_I0[1];
				output FILTEROUT = TCELL0.OUT_LC[2];
			}

			bel FILTER[1] {
				input FILTERIN = TCELL0.IMUX_LC_I0[0];
				output FILTEROUT = TCELL0.OUT_LC[1];
			}

			// wire TCELL0.IMUX_LC_I0[0]           FILTER[1].FILTERIN
			// wire TCELL0.IMUX_LC_I0[1]           FILTER[0].FILTERIN
			// wire TCELL0.IMUX_LC_I0[4]           IOB_I3C[0].WEAK_PU_ENB
			// wire TCELL0.IMUX_LC_I0[5]           IOB_I3C[1].WEAK_PU_ENB
			// wire TCELL0.IMUX_LC_I0[6]           IOB_I3C[0].PU_ENB
			// wire TCELL0.IMUX_LC_I0[7]           IOB_I3C[1].PU_ENB
			// wire TCELL0.OUT_LC[1]               FILTER[1].FILTEROUT
			// wire TCELL0.OUT_LC[2]               FILTER[0].FILTEROUT
		}
	}

	tile_slot WARMBOOT {
		bel_slot WARMBOOT: legacy;

		tile_class WARMBOOT {
			cell CELL0;
			cell CELL1;
			cell CELL2;

			bel WARMBOOT {
				input BOOT = CELL0.IMUX_IO_EXTRA;
				input S0 = CELL1.IMUX_IO_EXTRA;
				input S1 = CELL2.IMUX_IO_EXTRA;
			}

			// wire CELL0.IMUX_IO_EXTRA            WARMBOOT.BOOT
			// wire CELL1.IMUX_IO_EXTRA            WARMBOOT.S0
			// wire CELL2.IMUX_IO_EXTRA            WARMBOOT.S1
		}

		tile_class WARMBOOT_T01 {
			cell TCELL0;

			bel WARMBOOT {
				input BOOT = IMUX_LC_I1[3];
				input S0 = IMUX_LC_I1[4];
				input S1 = IMUX_LC_I1[5];
			}

			// wire IMUX_LC_I1[3]                  WARMBOOT.BOOT
			// wire IMUX_LC_I1[4]                  WARMBOOT.S0
			// wire IMUX_LC_I1[5]                  WARMBOOT.S1
		}
	}

	tile_slot OSC {
		bel_slot LSOSC: legacy;
		bel_slot HSOSC: legacy;
		bel_slot HFOSC: legacy;
		bel_slot LFOSC: legacy;

		tile_class LSOSC {
			cell TCELL0;
			cell TCELL1;

			bel LSOSC {
				output CLKK = TCELL1.OUT_LC[0], TCELL1.OUT_LC[4];
				input ENACLKK = TCELL0.IMUX_IO_EXTRA;
			}

			// wire TCELL0.IMUX_IO_EXTRA           LSOSC.ENACLKK
			// wire TCELL1.OUT_LC[0]               LSOSC.CLKK
			// wire TCELL1.OUT_LC[4]               LSOSC.CLKK
		}

		tile_class HSOSC {
			cell TCELL0;
			cell TCELL1;

			bel HSOSC {
				output CLKM = TCELL1.OUT_LC[0], TCELL1.OUT_LC[4];
				input ENACLKM = TCELL0.IMUX_IO_EXTRA;
			}

			// wire TCELL0.IMUX_IO_EXTRA           HSOSC.ENACLKM
			// wire TCELL1.OUT_LC[0]               HSOSC.CLKM
			// wire TCELL1.OUT_LC[4]               HSOSC.CLKM
		}

		tile_class HFOSC_T04 {
			cell TCELL0;
			cell TCELL1;
			cell TCELL2;
			cell TCELL3;

			bel HFOSC {
				output CLKHF = TCELL0.OUT_LC[7];
				input CLKHFEN = TCELL1.IMUX_LC_I3[7];
				input CLKHFPU = TCELL1.IMUX_LC_I1[0];
				input TRIM0 = TCELL2.IMUX_LC_I0[4];
				input TRIM1 = TCELL2.IMUX_LC_I0[5];
				input TRIM2 = TCELL2.IMUX_LC_I0[6];
				input TRIM3 = TCELL2.IMUX_LC_I0[7];
				input TRIM4 = TCELL3.IMUX_LC_I3[0];
				input TRIM5 = TCELL3.IMUX_LC_I3[1];
				input TRIM6 = TCELL3.IMUX_LC_I3[2];
				input TRIM7 = TCELL3.IMUX_LC_I3[3];
				input TRIM8 = TCELL3.IMUX_LC_I3[4];
				input TRIM9 = TCELL3.IMUX_LC_I3[5];
			}

			// wire TCELL0.OUT_LC[7]               HFOSC.CLKHF
			// wire TCELL1.IMUX_LC_I1[0]           HFOSC.CLKHFPU
			// wire TCELL1.IMUX_LC_I3[7]           HFOSC.CLKHFEN
			// wire TCELL2.IMUX_LC_I0[4]           HFOSC.TRIM0
			// wire TCELL2.IMUX_LC_I0[5]           HFOSC.TRIM1
			// wire TCELL2.IMUX_LC_I0[6]           HFOSC.TRIM2
			// wire TCELL2.IMUX_LC_I0[7]           HFOSC.TRIM3
			// wire TCELL3.IMUX_LC_I3[0]           HFOSC.TRIM4
			// wire TCELL3.IMUX_LC_I3[1]           HFOSC.TRIM5
			// wire TCELL3.IMUX_LC_I3[2]           HFOSC.TRIM6
			// wire TCELL3.IMUX_LC_I3[3]           HFOSC.TRIM7
			// wire TCELL3.IMUX_LC_I3[4]           HFOSC.TRIM8
			// wire TCELL3.IMUX_LC_I3[5]           HFOSC.TRIM9
		}

		tile_class HFOSC_T01 {
			cell TCELL0;
			cell TCELL1;

			bel HFOSC {
				output CLKHF = TCELL0.OUT_LC[4];
				input CLKHFEN = TCELL1.IMUX_LC_I1[4];
				input CLKHFPU = TCELL1.IMUX_LC_I1[5];
				input TRIM0 = TCELL1.IMUX_LC_I3[2];
				input TRIM1 = TCELL1.IMUX_LC_I3[3];
				input TRIM2 = TCELL1.IMUX_LC_I3[4];
				input TRIM3 = TCELL1.IMUX_LC_I3[5];
				input TRIM4 = TCELL1.IMUX_LC_I3[6];
				input TRIM5 = TCELL1.IMUX_LC_I3[7];
				input TRIM6 = TCELL1.IMUX_LC_I1[0];
				input TRIM7 = TCELL1.IMUX_LC_I1[1];
				input TRIM8 = TCELL1.IMUX_LC_I1[2];
				input TRIM9 = TCELL1.IMUX_LC_I1[3];
			}

			// wire TCELL0.OUT_LC[4]               HFOSC.CLKHF
			// wire TCELL1.IMUX_LC_I1[0]           HFOSC.TRIM6
			// wire TCELL1.IMUX_LC_I1[1]           HFOSC.TRIM7
			// wire TCELL1.IMUX_LC_I1[2]           HFOSC.TRIM8
			// wire TCELL1.IMUX_LC_I1[3]           HFOSC.TRIM9
			// wire TCELL1.IMUX_LC_I1[4]           HFOSC.CLKHFEN
			// wire TCELL1.IMUX_LC_I1[5]           HFOSC.CLKHFPU
			// wire TCELL1.IMUX_LC_I3[2]           HFOSC.TRIM0
			// wire TCELL1.IMUX_LC_I3[3]           HFOSC.TRIM1
			// wire TCELL1.IMUX_LC_I3[4]           HFOSC.TRIM2
			// wire TCELL1.IMUX_LC_I3[5]           HFOSC.TRIM3
			// wire TCELL1.IMUX_LC_I3[6]           HFOSC.TRIM4
			// wire TCELL1.IMUX_LC_I3[7]           HFOSC.TRIM5
		}

		tile_class LFOSC_T04 {
			cell TCELL0;
			cell TCELL1;

			bel LFOSC {
				output CLKLF = TCELL1.OUT_LC[0];
				input CLKLFEN = TCELL1.IMUX_LC_I3[7];
				input CLKLFPU = TCELL1.IMUX_LC_I1[0];
				input TRIM0 = TCELL0.IMUX_LC_I1[2];
				input TRIM1 = TCELL0.IMUX_LC_I1[3];
				input TRIM2 = TCELL0.IMUX_LC_I1[4];
				input TRIM3 = TCELL0.IMUX_LC_I1[5];
				input TRIM4 = TCELL0.IMUX_LC_I1[6];
				input TRIM5 = TCELL0.IMUX_LC_I1[7];
				input TRIM6 = TCELL0.IMUX_LC_I0[0];
				input TRIM7 = TCELL0.IMUX_LC_I0[1];
				input TRIM8 = TCELL0.IMUX_LC_I0[2];
				input TRIM9 = TCELL0.IMUX_LC_I0[3];
			}

			// wire TCELL0.IMUX_LC_I0[0]           LFOSC.TRIM6
			// wire TCELL0.IMUX_LC_I0[1]           LFOSC.TRIM7
			// wire TCELL0.IMUX_LC_I0[2]           LFOSC.TRIM8
			// wire TCELL0.IMUX_LC_I0[3]           LFOSC.TRIM9
			// wire TCELL0.IMUX_LC_I1[2]           LFOSC.TRIM0
			// wire TCELL0.IMUX_LC_I1[3]           LFOSC.TRIM1
			// wire TCELL0.IMUX_LC_I1[4]           LFOSC.TRIM2
			// wire TCELL0.IMUX_LC_I1[5]           LFOSC.TRIM3
			// wire TCELL0.IMUX_LC_I1[6]           LFOSC.TRIM4
			// wire TCELL0.IMUX_LC_I1[7]           LFOSC.TRIM5
			// wire TCELL1.IMUX_LC_I1[0]           LFOSC.CLKLFPU
			// wire TCELL1.IMUX_LC_I3[7]           LFOSC.CLKLFEN
			// wire TCELL1.OUT_LC[0]               LFOSC.CLKLF
		}

		tile_class LFOSC_T01 {
			cell TCELL0;
			cell TCELL1;

			bel LFOSC {
				output CLKLF = TCELL0.OUT_LC[4];
				input CLKLFEN = TCELL1.IMUX_LC_I3[4];
				input CLKLFPU = TCELL1.IMUX_LC_I3[3];
				input TRIM0 = TCELL1.IMUX_LC_I3[6];
				input TRIM1 = TCELL1.IMUX_LC_I3[7];
				input TRIM2 = TCELL1.IMUX_LC_I1[0];
				input TRIM3 = TCELL1.IMUX_LC_I1[1];
				input TRIM4 = TCELL1.IMUX_LC_I1[2];
				input TRIM5 = TCELL1.IMUX_LC_I1[3];
				input TRIM6 = TCELL1.IMUX_LC_I1[4];
				input TRIM7 = TCELL1.IMUX_LC_I1[5];
				input TRIM8 = TCELL1.IMUX_LC_I1[6];
				input TRIM9 = TCELL1.IMUX_LC_I1[7];
			}

			// wire TCELL0.OUT_LC[4]               LFOSC.CLKLF
			// wire TCELL1.IMUX_LC_I1[0]           LFOSC.TRIM2
			// wire TCELL1.IMUX_LC_I1[1]           LFOSC.TRIM3
			// wire TCELL1.IMUX_LC_I1[2]           LFOSC.TRIM4
			// wire TCELL1.IMUX_LC_I1[3]           LFOSC.TRIM5
			// wire TCELL1.IMUX_LC_I1[4]           LFOSC.TRIM6
			// wire TCELL1.IMUX_LC_I1[5]           LFOSC.TRIM7
			// wire TCELL1.IMUX_LC_I1[6]           LFOSC.TRIM8
			// wire TCELL1.IMUX_LC_I1[7]           LFOSC.TRIM9
			// wire TCELL1.IMUX_LC_I3[3]           LFOSC.CLKLFPU
			// wire TCELL1.IMUX_LC_I3[4]           LFOSC.CLKLFEN
			// wire TCELL1.IMUX_LC_I3[6]           LFOSC.TRIM0
			// wire TCELL1.IMUX_LC_I3[7]           LFOSC.TRIM1
		}
	}

	tile_slot LED_IP {
		bel_slot LEDD_IP: legacy;
		bel_slot IR_IP: legacy;

		tile_class LEDD_IP_T04 {
			cell TCELL0;
			cell TCELL1;

			bel LEDD_IP {
				input LEDDADDR0 = TCELL0.IMUX_LC_I0[4];
				input LEDDADDR1 = TCELL0.IMUX_LC_I0[5];
				input LEDDADDR2 = TCELL0.IMUX_LC_I0[6];
				input LEDDADDR3 = TCELL0.IMUX_LC_I0[7];
				input LEDDCLK = TCELL0.IMUX_LC_I0[3];
				input LEDDCS = TCELL0.IMUX_LC_I0[2];
				input LEDDDAT0 = TCELL0.IMUX_LC_I1[2];
				input LEDDDAT1 = TCELL0.IMUX_LC_I1[3];
				input LEDDDAT2 = TCELL0.IMUX_LC_I1[4];
				input LEDDDAT3 = TCELL0.IMUX_LC_I1[5];
				input LEDDDAT4 = TCELL0.IMUX_LC_I1[6];
				input LEDDDAT5 = TCELL0.IMUX_LC_I1[7];
				input LEDDDAT6 = TCELL0.IMUX_LC_I0[0];
				input LEDDDAT7 = TCELL0.IMUX_LC_I0[1];
				input LEDDDEN = TCELL0.IMUX_LC_I1[1];
				input LEDDEXE = TCELL0.IMUX_LC_I1[0];
				output LEDDON = TCELL1.OUT_LC[0];
				output PWMOUT0 = TCELL0.OUT_LC[4];
				output PWMOUT1 = TCELL0.OUT_LC[5];
				output PWMOUT2 = TCELL0.OUT_LC[6];
			}

			// wire TCELL0.IMUX_LC_I0[0]           LEDD_IP.LEDDDAT6
			// wire TCELL0.IMUX_LC_I0[1]           LEDD_IP.LEDDDAT7
			// wire TCELL0.IMUX_LC_I0[2]           LEDD_IP.LEDDCS
			// wire TCELL0.IMUX_LC_I0[3]           LEDD_IP.LEDDCLK
			// wire TCELL0.IMUX_LC_I0[4]           LEDD_IP.LEDDADDR0
			// wire TCELL0.IMUX_LC_I0[5]           LEDD_IP.LEDDADDR1
			// wire TCELL0.IMUX_LC_I0[6]           LEDD_IP.LEDDADDR2
			// wire TCELL0.IMUX_LC_I0[7]           LEDD_IP.LEDDADDR3
			// wire TCELL0.IMUX_LC_I1[0]           LEDD_IP.LEDDEXE
			// wire TCELL0.IMUX_LC_I1[1]           LEDD_IP.LEDDDEN
			// wire TCELL0.IMUX_LC_I1[2]           LEDD_IP.LEDDDAT0
			// wire TCELL0.IMUX_LC_I1[3]           LEDD_IP.LEDDDAT1
			// wire TCELL0.IMUX_LC_I1[4]           LEDD_IP.LEDDDAT2
			// wire TCELL0.IMUX_LC_I1[5]           LEDD_IP.LEDDDAT3
			// wire TCELL0.IMUX_LC_I1[6]           LEDD_IP.LEDDDAT4
			// wire TCELL0.IMUX_LC_I1[7]           LEDD_IP.LEDDDAT5
			// wire TCELL0.OUT_LC[4]               LEDD_IP.PWMOUT0
			// wire TCELL0.OUT_LC[5]               LEDD_IP.PWMOUT1
			// wire TCELL0.OUT_LC[6]               LEDD_IP.PWMOUT2
			// wire TCELL1.OUT_LC[0]               LEDD_IP.LEDDON
		}

		tile_class LEDD_IP_T01 {
			cell TCELL0;
			cell TCELL1;
			cell TCELL2;
			cell TCELL3;

			bel LEDD_IP {
				input LEDDADDR0 = TCELL0.IMUX_LC_I0[6];
				input LEDDADDR1 = TCELL0.IMUX_LC_I0[7];
				input LEDDADDR2 = TCELL1.IMUX_LC_I3[0];
				input LEDDADDR3 = TCELL1.IMUX_LC_I3[1];
				input LEDDCLK = TCELL3.IMUX_CLK_OPTINV;
				input LEDDCS = TCELL0.IMUX_LC_I0[4];
				input LEDDDAT0 = TCELL0.IMUX_LC_I1[4];
				input LEDDDAT1 = TCELL0.IMUX_LC_I1[5];
				input LEDDDAT2 = TCELL0.IMUX_LC_I1[6];
				input LEDDDAT3 = TCELL0.IMUX_LC_I1[7];
				input LEDDDAT4 = TCELL0.IMUX_LC_I0[0];
				input LEDDDAT5 = TCELL0.IMUX_LC_I0[1];
				input LEDDDAT6 = TCELL0.IMUX_LC_I0[2];
				input LEDDDAT7 = TCELL0.IMUX_LC_I0[3];
				input LEDDDEN = TCELL0.IMUX_LC_I1[3];
				input LEDDEXE = TCELL0.IMUX_LC_I1[2];
				output LEDDON = TCELL2.OUT_LC[2];
				output PWMOUT0 = TCELL2.OUT_LC[3];
				output PWMOUT1 = TCELL2.OUT_LC[4];
				output PWMOUT2 = TCELL2.OUT_LC[5];
			}

			// wire TCELL0.IMUX_LC_I0[0]           LEDD_IP.LEDDDAT4
			// wire TCELL0.IMUX_LC_I0[1]           LEDD_IP.LEDDDAT5
			// wire TCELL0.IMUX_LC_I0[2]           LEDD_IP.LEDDDAT6
			// wire TCELL0.IMUX_LC_I0[3]           LEDD_IP.LEDDDAT7
			// wire TCELL0.IMUX_LC_I0[4]           LEDD_IP.LEDDCS
			// wire TCELL0.IMUX_LC_I0[6]           LEDD_IP.LEDDADDR0
			// wire TCELL0.IMUX_LC_I0[7]           LEDD_IP.LEDDADDR1
			// wire TCELL0.IMUX_LC_I1[2]           LEDD_IP.LEDDEXE
			// wire TCELL0.IMUX_LC_I1[3]           LEDD_IP.LEDDDEN
			// wire TCELL0.IMUX_LC_I1[4]           LEDD_IP.LEDDDAT0
			// wire TCELL0.IMUX_LC_I1[5]           LEDD_IP.LEDDDAT1
			// wire TCELL0.IMUX_LC_I1[6]           LEDD_IP.LEDDDAT2
			// wire TCELL0.IMUX_LC_I1[7]           LEDD_IP.LEDDDAT3
			// wire TCELL1.IMUX_LC_I3[0]           LEDD_IP.LEDDADDR2
			// wire TCELL1.IMUX_LC_I3[1]           LEDD_IP.LEDDADDR3
			// wire TCELL2.OUT_LC[2]               LEDD_IP.LEDDON
			// wire TCELL2.OUT_LC[3]               LEDD_IP.PWMOUT0
			// wire TCELL2.OUT_LC[4]               LEDD_IP.PWMOUT1
			// wire TCELL2.OUT_LC[5]               LEDD_IP.PWMOUT2
			// wire TCELL3.IMUX_CLK_OPTINV         LEDD_IP.LEDDCLK
		}

		tile_class LEDD_IP_T05 {
			cell TCELL0;
			cell TCELL1;

			bel LEDD_IP {
				input LEDDADDR0 = TCELL0.IMUX_LC_I0[4];
				input LEDDADDR1 = TCELL0.IMUX_LC_I0[5];
				input LEDDADDR2 = TCELL0.IMUX_LC_I0[6];
				input LEDDADDR3 = TCELL0.IMUX_LC_I0[7];
				input LEDDCLK = TCELL1.IMUX_CLK_OPTINV;
				input LEDDCS = TCELL0.IMUX_LC_I0[2];
				input LEDDDAT0 = TCELL0.IMUX_LC_I1[2];
				input LEDDDAT1 = TCELL0.IMUX_LC_I1[3];
				input LEDDDAT2 = TCELL0.IMUX_LC_I1[4];
				input LEDDDAT3 = TCELL0.IMUX_LC_I1[5];
				input LEDDDAT4 = TCELL0.IMUX_LC_I1[6];
				input LEDDDAT5 = TCELL0.IMUX_LC_I1[7];
				input LEDDDAT6 = TCELL0.IMUX_LC_I0[0];
				input LEDDDAT7 = TCELL0.IMUX_LC_I0[1];
				input LEDDDEN = TCELL0.IMUX_LC_I1[1];
				input LEDDEXE = TCELL0.IMUX_LC_I1[0];
				output LEDDON = TCELL1.OUT_LC[0];
				output PWMOUT0 = TCELL0.OUT_LC[4];
				output PWMOUT1 = TCELL0.OUT_LC[5];
				output PWMOUT2 = TCELL0.OUT_LC[6];
			}

			// wire TCELL0.IMUX_LC_I0[0]           LEDD_IP.LEDDDAT6
			// wire TCELL0.IMUX_LC_I0[1]           LEDD_IP.LEDDDAT7
			// wire TCELL0.IMUX_LC_I0[2]           LEDD_IP.LEDDCS
			// wire TCELL0.IMUX_LC_I0[4]           LEDD_IP.LEDDADDR0
			// wire TCELL0.IMUX_LC_I0[5]           LEDD_IP.LEDDADDR1
			// wire TCELL0.IMUX_LC_I0[6]           LEDD_IP.LEDDADDR2
			// wire TCELL0.IMUX_LC_I0[7]           LEDD_IP.LEDDADDR3
			// wire TCELL0.IMUX_LC_I1[0]           LEDD_IP.LEDDEXE
			// wire TCELL0.IMUX_LC_I1[1]           LEDD_IP.LEDDDEN
			// wire TCELL0.IMUX_LC_I1[2]           LEDD_IP.LEDDDAT0
			// wire TCELL0.IMUX_LC_I1[3]           LEDD_IP.LEDDDAT1
			// wire TCELL0.IMUX_LC_I1[4]           LEDD_IP.LEDDDAT2
			// wire TCELL0.IMUX_LC_I1[5]           LEDD_IP.LEDDDAT3
			// wire TCELL0.IMUX_LC_I1[6]           LEDD_IP.LEDDDAT4
			// wire TCELL0.IMUX_LC_I1[7]           LEDD_IP.LEDDDAT5
			// wire TCELL0.OUT_LC[4]               LEDD_IP.PWMOUT0
			// wire TCELL0.OUT_LC[5]               LEDD_IP.PWMOUT1
			// wire TCELL0.OUT_LC[6]               LEDD_IP.PWMOUT2
			// wire TCELL1.IMUX_CLK_OPTINV         LEDD_IP.LEDDCLK
			// wire TCELL1.OUT_LC[0]               LEDD_IP.LEDDON
		}

		tile_class IR_IP {
			cell TCELL0;
			cell TCELL1;
			cell TCELL2;
			cell TCELL3;

			bel IR_IP {
				input ADRI0 = TCELL1.IMUX_LC_I3[2];
				input ADRI1 = TCELL1.IMUX_LC_I3[3];
				input ADRI2 = TCELL1.IMUX_LC_I3[4];
				input ADRI3 = TCELL1.IMUX_LC_I3[5];
				output BUSY = TCELL1.OUT_LC[3];
				input CLKI = TCELL3.IMUX_CLK_OPTINV;
				input CSI = TCELL1.IMUX_LC_I1[0];
				input DENI = TCELL1.IMUX_LC_I3[7];
				output DRDY = TCELL1.OUT_LC[4];
				output ERR = TCELL1.OUT_LC[5];
				input EXE = TCELL1.IMUX_LC_I1[2];
				input IRIN = TCELL0.IMUX_LC_I0[0];
				output IROUT = TCELL2.OUT_LC[6];
				input LEARN = TCELL0.IMUX_LC_I0[1];
				output RDATA0 = TCELL1.OUT_LC[6];
				output RDATA1 = TCELL1.OUT_LC[7];
				output RDATA2 = TCELL2.OUT_LC[0];
				output RDATA3 = TCELL2.OUT_LC[1];
				output RDATA4 = TCELL2.OUT_LC[2];
				output RDATA5 = TCELL2.OUT_LC[3];
				output RDATA6 = TCELL2.OUT_LC[4];
				output RDATA7 = TCELL2.OUT_LC[5];
				input WDATA0 = TCELL0.IMUX_LC_I0[2];
				input WDATA1 = TCELL0.IMUX_LC_I0[3];
				input WDATA2 = TCELL0.IMUX_LC_I0[4];
				input WDATA3 = TCELL0.IMUX_LC_I0[5];
				input WDATA4 = TCELL0.IMUX_LC_I0[6];
				input WDATA5 = TCELL0.IMUX_LC_I0[7];
				input WDATA6 = TCELL1.IMUX_LC_I3[0];
				input WDATA7 = TCELL1.IMUX_LC_I3[1];
				input WEI = TCELL1.IMUX_LC_I3[6];
			}

			// wire TCELL0.IMUX_LC_I0[0]           IR_IP.IRIN
			// wire TCELL0.IMUX_LC_I0[1]           IR_IP.LEARN
			// wire TCELL0.IMUX_LC_I0[2]           IR_IP.WDATA0
			// wire TCELL0.IMUX_LC_I0[3]           IR_IP.WDATA1
			// wire TCELL0.IMUX_LC_I0[4]           IR_IP.WDATA2
			// wire TCELL0.IMUX_LC_I0[5]           IR_IP.WDATA3
			// wire TCELL0.IMUX_LC_I0[6]           IR_IP.WDATA4
			// wire TCELL0.IMUX_LC_I0[7]           IR_IP.WDATA5
			// wire TCELL1.IMUX_LC_I1[0]           IR_IP.CSI
			// wire TCELL1.IMUX_LC_I1[2]           IR_IP.EXE
			// wire TCELL1.IMUX_LC_I3[0]           IR_IP.WDATA6
			// wire TCELL1.IMUX_LC_I3[1]           IR_IP.WDATA7
			// wire TCELL1.IMUX_LC_I3[2]           IR_IP.ADRI0
			// wire TCELL1.IMUX_LC_I3[3]           IR_IP.ADRI1
			// wire TCELL1.IMUX_LC_I3[4]           IR_IP.ADRI2
			// wire TCELL1.IMUX_LC_I3[5]           IR_IP.ADRI3
			// wire TCELL1.IMUX_LC_I3[6]           IR_IP.WEI
			// wire TCELL1.IMUX_LC_I3[7]           IR_IP.DENI
			// wire TCELL1.OUT_LC[3]               IR_IP.BUSY
			// wire TCELL1.OUT_LC[4]               IR_IP.DRDY
			// wire TCELL1.OUT_LC[5]               IR_IP.ERR
			// wire TCELL1.OUT_LC[6]               IR_IP.RDATA0
			// wire TCELL1.OUT_LC[7]               IR_IP.RDATA1
			// wire TCELL2.OUT_LC[0]               IR_IP.RDATA2
			// wire TCELL2.OUT_LC[1]               IR_IP.RDATA3
			// wire TCELL2.OUT_LC[2]               IR_IP.RDATA4
			// wire TCELL2.OUT_LC[3]               IR_IP.RDATA5
			// wire TCELL2.OUT_LC[4]               IR_IP.RDATA6
			// wire TCELL2.OUT_LC[5]               IR_IP.RDATA7
			// wire TCELL2.OUT_LC[6]               IR_IP.IROUT
			// wire TCELL3.IMUX_CLK_OPTINV         IR_IP.CLKI
		}
	}

	tile_slot LED_DRV {
		bel_slot RGB_DRV: legacy;
		bel_slot IR_DRV: legacy;
		bel_slot IR400_DRV: legacy;
		bel_slot BARCODE_DRV: legacy;

		tile_class RGB_DRV_T04 {
			cell TCELL0;
			cell TCELL1;
			cell TCELL2;

			bel RGB_DRV {
				input RGB0PWM = TCELL2.IMUX_LC_I1[2];
				input RGB1PWM = TCELL2.IMUX_LC_I1[3];
				input RGB2PWM = TCELL2.IMUX_LC_I1[4];
				input RGBLEDEN = TCELL2.IMUX_LC_I1[1];
			}

			// wire TCELL2.IMUX_LC_I1[1]           RGB_DRV.RGBLEDEN
			// wire TCELL2.IMUX_LC_I1[2]           RGB_DRV.RGB0PWM
			// wire TCELL2.IMUX_LC_I1[3]           RGB_DRV.RGB1PWM
			// wire TCELL2.IMUX_LC_I1[4]           RGB_DRV.RGB2PWM
		}

		tile_class RGB_DRV_T01 {
			cell TCELL0;
			cell TCELL1;
			cell TCELL2;
			cell TCELL3;

			bel RGB_DRV {
				input RGB0PWM = TCELL3.IMUX_LC_I0[5];
				input RGB1PWM = TCELL3.IMUX_LC_I0[6];
				input RGB2PWM = TCELL3.IMUX_LC_I0[7];
				input RGBLEDEN = TCELL1.IMUX_LC_I1[1];
			}

			// wire TCELL1.IMUX_LC_I1[1]           RGB_DRV.RGBLEDEN
			// wire TCELL3.IMUX_LC_I0[5]           RGB_DRV.RGB0PWM
			// wire TCELL3.IMUX_LC_I0[6]           RGB_DRV.RGB1PWM
			// wire TCELL3.IMUX_LC_I0[7]           RGB_DRV.RGB2PWM
		}

		tile_class RGB_DRV_T05 {
			cell TCELL0;
			cell TCELL1;
			cell TCELL2;

			bel RGB_DRV {
				input RGB0PWM = TCELL2.IMUX_LC_I1[2];
				input RGB1PWM = TCELL2.IMUX_LC_I1[3];
				input RGB2PWM = TCELL2.IMUX_LC_I1[4];
				input RGBLEDEN = TCELL2.IMUX_LC_I1[1];
			}

			// wire TCELL2.IMUX_LC_I1[1]           RGB_DRV.RGBLEDEN
			// wire TCELL2.IMUX_LC_I1[2]           RGB_DRV.RGB0PWM
			// wire TCELL2.IMUX_LC_I1[3]           RGB_DRV.RGB1PWM
			// wire TCELL2.IMUX_LC_I1[4]           RGB_DRV.RGB2PWM
		}

		tile_class IR_DRV {
			cell TCELL0;
			cell TCELL1;
			cell TCELL2;

			bel IR_DRV {
				input IRLEDEN = TCELL0.IMUX_LC_I0[7];
				input IRPWM = TCELL0.IMUX_LC_I0[6];
			}

			// wire TCELL0.IMUX_LC_I0[6]           IR_DRV.IRPWM
			// wire TCELL0.IMUX_LC_I0[7]           IR_DRV.IRLEDEN
		}

		tile_class IR500_DRV {
			cell TCELL0;
			cell TCELL1;
			cell TCELL2;
			cell TCELL3;

			bel IR400_DRV {
				input IRLEDEN = TCELL1.IMUX_LC_I0[4];
				input IRPWM = TCELL3.IMUX_LC_I0[7];
			}

			bel BARCODE_DRV {
				input BARCODEEN = TCELL1.IMUX_LC_I0[3];
				input BARCODEPWM = TCELL3.IMUX_LC_I0[6];
			}

			// wire TCELL1.IMUX_LC_I0[3]           BARCODE_DRV.BARCODEEN
			// wire TCELL1.IMUX_LC_I0[4]           IR400_DRV.IRLEDEN
			// wire TCELL3.IMUX_LC_I0[6]           BARCODE_DRV.BARCODEPWM
			// wire TCELL3.IMUX_LC_I0[7]           IR400_DRV.IRPWM
		}
	}

	tile_slot LED_DRV_CUR {
		bel_slot LED_DRV_CUR: legacy;

		tile_class LED_DRV_CUR_T04 {
			cell TCELL0;
			cell TCELL1;

			bel LED_DRV_CUR {
				input EN = TCELL1.IMUX_LC_I3[6];
				input TRIM0 = TCELL0.IMUX_LC_I3[0];
				input TRIM1 = TCELL0.IMUX_LC_I3[1];
				input TRIM2 = TCELL0.IMUX_LC_I3[2];
				input TRIM3 = TCELL0.IMUX_LC_I3[3];
				input TRIM4 = TCELL0.IMUX_LC_I3[4];
				input TRIM5 = TCELL0.IMUX_LC_I3[5];
				input TRIM6 = TCELL0.IMUX_LC_I3[6];
				input TRIM7 = TCELL0.IMUX_LC_I3[7];
				input TRIM8 = TCELL0.IMUX_LC_I1[0];
				input TRIM9 = TCELL0.IMUX_LC_I1[1];
			}

			// wire TCELL0.IMUX_LC_I1[0]           LED_DRV_CUR.TRIM8
			// wire TCELL0.IMUX_LC_I1[1]           LED_DRV_CUR.TRIM9
			// wire TCELL0.IMUX_LC_I3[0]           LED_DRV_CUR.TRIM0
			// wire TCELL0.IMUX_LC_I3[1]           LED_DRV_CUR.TRIM1
			// wire TCELL0.IMUX_LC_I3[2]           LED_DRV_CUR.TRIM2
			// wire TCELL0.IMUX_LC_I3[3]           LED_DRV_CUR.TRIM3
			// wire TCELL0.IMUX_LC_I3[4]           LED_DRV_CUR.TRIM4
			// wire TCELL0.IMUX_LC_I3[5]           LED_DRV_CUR.TRIM5
			// wire TCELL0.IMUX_LC_I3[6]           LED_DRV_CUR.TRIM6
			// wire TCELL0.IMUX_LC_I3[7]           LED_DRV_CUR.TRIM7
			// wire TCELL1.IMUX_LC_I3[6]           LED_DRV_CUR.EN
		}

		tile_class LED_DRV_CUR_T05 {
			cell TCELL0;
			cell TCELL1;

			bel LED_DRV_CUR {
				input EN = TCELL1.IMUX_LC_I3[6];
				input TRIM0 = TCELL0.IMUX_LC_I3[0];
				input TRIM1 = TCELL0.IMUX_LC_I3[1];
				input TRIM2 = TCELL0.IMUX_LC_I3[2];
				input TRIM3 = TCELL0.IMUX_LC_I3[3];
				input TRIM4 = TCELL0.IMUX_LC_I3[4];
				input TRIM5 = TCELL0.IMUX_LC_I3[5];
				input TRIM6 = TCELL0.IMUX_LC_I3[6];
				input TRIM7 = TCELL0.IMUX_LC_I3[7];
				input TRIM8 = TCELL0.IMUX_LC_I1[0];
				input TRIM9 = TCELL0.IMUX_LC_I1[1];
			}

			// wire TCELL0.IMUX_LC_I1[0]           LED_DRV_CUR.TRIM8
			// wire TCELL0.IMUX_LC_I1[1]           LED_DRV_CUR.TRIM9
			// wire TCELL0.IMUX_LC_I3[0]           LED_DRV_CUR.TRIM0
			// wire TCELL0.IMUX_LC_I3[1]           LED_DRV_CUR.TRIM1
			// wire TCELL0.IMUX_LC_I3[2]           LED_DRV_CUR.TRIM2
			// wire TCELL0.IMUX_LC_I3[3]           LED_DRV_CUR.TRIM3
			// wire TCELL0.IMUX_LC_I3[4]           LED_DRV_CUR.TRIM4
			// wire TCELL0.IMUX_LC_I3[5]           LED_DRV_CUR.TRIM5
			// wire TCELL0.IMUX_LC_I3[6]           LED_DRV_CUR.TRIM6
			// wire TCELL0.IMUX_LC_I3[7]           LED_DRV_CUR.TRIM7
			// wire TCELL1.IMUX_LC_I3[6]           LED_DRV_CUR.EN
		}

		tile_class LED_DRV_CUR_T01 {
			cell TCELL0;

			bel LED_DRV_CUR {
				input EN = IMUX_LC_I1[0];
				input TRIM0 = IMUX_LC_I1[1];
				input TRIM1 = IMUX_LC_I1[2];
				input TRIM2 = IMUX_LC_I1[3];
				input TRIM3 = IMUX_LC_I1[4];
				input TRIM4 = IMUX_LC_I1[5];
				input TRIM5 = IMUX_LC_I1[6];
				input TRIM6 = IMUX_LC_I1[7];
				input TRIM7 = IMUX_LC_I0[0];
				input TRIM8 = IMUX_LC_I0[1];
				input TRIM9 = IMUX_LC_I0[2];
			}

			// wire IMUX_LC_I0[0]                  LED_DRV_CUR.TRIM7
			// wire IMUX_LC_I0[1]                  LED_DRV_CUR.TRIM8
			// wire IMUX_LC_I0[2]                  LED_DRV_CUR.TRIM9
			// wire IMUX_LC_I1[0]                  LED_DRV_CUR.EN
			// wire IMUX_LC_I1[1]                  LED_DRV_CUR.TRIM0
			// wire IMUX_LC_I1[2]                  LED_DRV_CUR.TRIM1
			// wire IMUX_LC_I1[3]                  LED_DRV_CUR.TRIM2
			// wire IMUX_LC_I1[4]                  LED_DRV_CUR.TRIM3
			// wire IMUX_LC_I1[5]                  LED_DRV_CUR.TRIM4
			// wire IMUX_LC_I1[6]                  LED_DRV_CUR.TRIM5
			// wire IMUX_LC_I1[7]                  LED_DRV_CUR.TRIM6
		}
	}

	tile_slot SMCCLK {
		bel_slot SMCCLK: legacy;

		tile_class SMCCLK_T04 {
			cell CELL0;

			bel SMCCLK {
				output CLK = OUT_LC[5];
			}

			// wire OUT_LC[5]                      SMCCLK.CLK
		}

		tile_class SMCCLK_T05 {
			cell CELL0;

			bel SMCCLK {
				output CLK = OUT_LC[1];
			}

			// wire OUT_LC[1]                      SMCCLK.CLK
		}

		tile_class SMCCLK_T01 {
			cell CELL0;

			bel SMCCLK {
				output CLK = OUT_LC[2];
			}

			// wire OUT_LC[2]                      SMCCLK.CLK
		}
	}

	tile_slot PLL_STUB {

		tile_class PLL_STUB_S {
			cell CELL0;
		}
	}

	tile_slot TRIM {

		tile_class TRIM_T04 {
			cell CELL0;
		}

		tile_class TRIM_T01 {
			cell CELL0;
		}
	}

	tile_slot IOB {

		tile_class IOB_W_L04 {
			cell CELL;
			bitrect MAIN: Horizontal (16, 18);
		}

		tile_class IOB_E_L04 {
			cell CELL;
			bitrect MAIN: Horizontal (16, 18);
		}

		tile_class IOB_S_L04 {
			cell CELL;
			bitrect MAIN: Horizontal (16, 42);
		}

		tile_class IOB_N_L04 {
			cell CELL;
			bitrect MAIN: Horizontal (16, 42);
		}

		tile_class IOB_W_P04 {
			cell CELL;
			bitrect MAIN: Horizontal (16, 18);
		}

		tile_class IOB_E_P04 {
			cell CELL;
			bitrect MAIN: Horizontal (16, 18);
		}

		tile_class IOB_S_P04 {
			cell CELL;
			bitrect MAIN: Horizontal (16, 42);
		}

		tile_class IOB_N_P04 {
			cell CELL;
			bitrect MAIN: Horizontal (16, 42);
		}

		tile_class IOB_W_L08 {
			cell CELL;
			bitrect MAIN: Horizontal (16, 18);
		}

		tile_class IOB_E_L08 {
			cell CELL;
			bitrect MAIN: Horizontal (16, 18);
		}

		tile_class IOB_S_L08 {
			cell CELL;
			bitrect MAIN: Horizontal (16, 42);
		}

		tile_class IOB_N_L08 {
			cell CELL;
			bitrect MAIN: Horizontal (16, 42);
		}

		tile_class IOB_W_L01 {
			cell CELL;
			bitrect MAIN: Horizontal (16, 18);
		}

		tile_class IOB_E_L01 {
			cell CELL;
			bitrect MAIN: Horizontal (16, 18);
		}

		tile_class IOB_S_L01 {
			cell CELL;
			bitrect MAIN: Horizontal (16, 42);
		}

		tile_class IOB_N_L01 {
			cell CELL;
			bitrect MAIN: Horizontal (16, 42);
		}

		tile_class IOB_W_P01 {
			cell CELL;
			bitrect MAIN: Horizontal (16, 18);
		}

		tile_class IOB_E_P01 {
			cell CELL;
			bitrect MAIN: Horizontal (16, 18);
		}

		tile_class IOB_S_P01 {
			cell CELL;
			bitrect MAIN: Horizontal (16, 42);
		}

		tile_class IOB_N_P01 {
			cell CELL;
			bitrect MAIN: Horizontal (16, 42);
		}

		tile_class IOB_W_P08 {
			cell CELL;
			bitrect MAIN: Horizontal (16, 18);
		}

		tile_class IOB_E_P08 {
			cell CELL;
			bitrect MAIN: Horizontal (16, 18);
		}

		tile_class IOB_S_P08 {
			cell CELL;
			bitrect MAIN: Horizontal (16, 42);
		}

		tile_class IOB_N_P08 {
			cell CELL;
			bitrect MAIN: Horizontal (16, 42);
		}

		tile_class IOB_W_P03 {
			cell CELL;
			bitrect MAIN: Horizontal (16, 18);
		}

		tile_class IOB_E_P03 {
			cell CELL;
			bitrect MAIN: Horizontal (16, 18);
		}

		tile_class IOB_S_P03 {
			cell CELL;
			bitrect MAIN: Horizontal (16, 42);
		}

		tile_class IOB_N_P03 {
			cell CELL;
			bitrect MAIN: Horizontal (16, 42);
		}

		tile_class IOB_S_R04 {
			cell CELL;
			bitrect MAIN: Horizontal (16, 42);
		}

		tile_class IOB_N_R04 {
			cell CELL;
			bitrect MAIN: Horizontal (16, 42);
		}

		tile_class IOB_S_T04 {
			cell CELL;
			bitrect MAIN: Horizontal (16, 42);
		}

		tile_class IOB_N_T04 {
			cell CELL;
			bitrect MAIN: Horizontal (16, 42);
		}

		tile_class IOB_S_T05 {
			cell CELL;
			bitrect MAIN: Horizontal (16, 42);
		}

		tile_class IOB_N_T05 {
			cell CELL;
			bitrect MAIN: Horizontal (16, 42);
		}

		tile_class IOB_S_T01 {
			cell CELL;
			bitrect MAIN: Horizontal (16, 42);
		}

		tile_class IOB_N_T01 {
			cell CELL;
			bitrect MAIN: Horizontal (16, 42);
		}
	}

	conn_slot W {
		opposite E;

		conn_class PASS_W {
			pass QUAD_H1[0] = QUAD_H0[0];
			pass QUAD_H1[1] = QUAD_H0[1];
			pass QUAD_H1[2] = QUAD_H0[2];
			pass QUAD_H1[3] = QUAD_H0[3];
			pass QUAD_H1[4] = QUAD_H0[4];
			pass QUAD_H1[5] = QUAD_H0[5];
			pass QUAD_H1[6] = QUAD_H0[6];
			pass QUAD_H1[7] = QUAD_H0[7];
			pass QUAD_H1[8] = QUAD_H0[8];
			pass QUAD_H1[9] = QUAD_H0[9];
			pass QUAD_H1[10] = QUAD_H0[10];
			pass QUAD_H1[11] = QUAD_H0[11];
			pass QUAD_H2[0] = QUAD_H1[0];
			pass QUAD_H2[1] = QUAD_H1[1];
			pass QUAD_H2[2] = QUAD_H1[2];
			pass QUAD_H2[3] = QUAD_H1[3];
			pass QUAD_H2[4] = QUAD_H1[4];
			pass QUAD_H2[5] = QUAD_H1[5];
			pass QUAD_H2[6] = QUAD_H1[6];
			pass QUAD_H2[7] = QUAD_H1[7];
			pass QUAD_H2[8] = QUAD_H1[8];
			pass QUAD_H2[9] = QUAD_H1[9];
			pass QUAD_H2[10] = QUAD_H1[10];
			pass QUAD_H2[11] = QUAD_H1[11];
			pass QUAD_H3[0] = QUAD_H2[0];
			pass QUAD_H3[1] = QUAD_H2[1];
			pass QUAD_H3[2] = QUAD_H2[2];
			pass QUAD_H3[3] = QUAD_H2[3];
			pass QUAD_H3[4] = QUAD_H2[4];
			pass QUAD_H3[5] = QUAD_H2[5];
			pass QUAD_H3[6] = QUAD_H2[6];
			pass QUAD_H3[7] = QUAD_H2[7];
			pass QUAD_H3[8] = QUAD_H2[8];
			pass QUAD_H3[9] = QUAD_H2[9];
			pass QUAD_H3[10] = QUAD_H2[10];
			pass QUAD_H3[11] = QUAD_H2[11];
			pass QUAD_H4[0] = QUAD_H3[0];
			pass QUAD_H4[1] = QUAD_H3[1];
			pass QUAD_H4[2] = QUAD_H3[2];
			pass QUAD_H4[3] = QUAD_H3[3];
			pass QUAD_H4[4] = QUAD_H3[4];
			pass QUAD_H4[5] = QUAD_H3[5];
			pass QUAD_H4[6] = QUAD_H3[6];
			pass QUAD_H4[7] = QUAD_H3[7];
			pass QUAD_H4[8] = QUAD_H3[8];
			pass QUAD_H4[9] = QUAD_H3[9];
			pass QUAD_H4[10] = QUAD_H3[10];
			pass QUAD_H4[11] = QUAD_H3[11];
			pass LONG_H1[0] = LONG_H0[0];
			pass LONG_H1[1] = LONG_H0[1];
			pass LONG_H2[0] = LONG_H1[0];
			pass LONG_H2[1] = LONG_H1[1];
			pass LONG_H3[0] = LONG_H2[0];
			pass LONG_H3[1] = LONG_H2[1];
			pass LONG_H4[0] = LONG_H3[0];
			pass LONG_H4[1] = LONG_H3[1];
			pass LONG_H5[0] = LONG_H4[0];
			pass LONG_H5[1] = LONG_H4[1];
			pass LONG_H6[0] = LONG_H5[0];
			pass LONG_H6[1] = LONG_H5[1];
			pass LONG_H7[0] = LONG_H6[0];
			pass LONG_H7[1] = LONG_H6[1];
			pass LONG_H8[0] = LONG_H7[0];
			pass LONG_H8[1] = LONG_H7[1];
			pass LONG_H9[0] = LONG_H8[0];
			pass LONG_H9[1] = LONG_H8[1];
			pass LONG_H10[0] = LONG_H9[0];
			pass LONG_H10[1] = LONG_H9[1];
			pass LONG_H11[0] = LONG_H10[0];
			pass LONG_H11[1] = LONG_H10[1];
			pass LONG_H12[0] = LONG_H11[0];
			pass LONG_H12[1] = LONG_H11[1];
			pass OUT_LC_E[0] = OUT_LC[0];
			pass OUT_LC_E[1] = OUT_LC[1];
			pass OUT_LC_E[2] = OUT_LC[2];
			pass OUT_LC_E[3] = OUT_LC[3];
			pass OUT_LC_E[4] = OUT_LC[4];
			pass OUT_LC_E[5] = OUT_LC[5];
			pass OUT_LC_E[6] = OUT_LC[6];
			pass OUT_LC_E[7] = OUT_LC[7];
		}
	}

	conn_slot E {
		opposite W;

		conn_class PASS_E {
			pass QUAD_V1_W[0] = QUAD_V1[0];
			pass QUAD_V1_W[1] = QUAD_V1[1];
			pass QUAD_V1_W[2] = QUAD_V1[2];
			pass QUAD_V1_W[3] = QUAD_V1[3];
			pass QUAD_V1_W[4] = QUAD_V1[4];
			pass QUAD_V1_W[5] = QUAD_V1[5];
			pass QUAD_V1_W[6] = QUAD_V1[6];
			pass QUAD_V1_W[7] = QUAD_V1[7];
			pass QUAD_V1_W[8] = QUAD_V1[8];
			pass QUAD_V1_W[9] = QUAD_V1[9];
			pass QUAD_V1_W[10] = QUAD_V1[10];
			pass QUAD_V1_W[11] = QUAD_V1[11];
			pass QUAD_V2_W[0] = QUAD_V2[0];
			pass QUAD_V2_W[1] = QUAD_V2[1];
			pass QUAD_V2_W[2] = QUAD_V2[2];
			pass QUAD_V2_W[3] = QUAD_V2[3];
			pass QUAD_V2_W[4] = QUAD_V2[4];
			pass QUAD_V2_W[5] = QUAD_V2[5];
			pass QUAD_V2_W[6] = QUAD_V2[6];
			pass QUAD_V2_W[7] = QUAD_V2[7];
			pass QUAD_V2_W[8] = QUAD_V2[8];
			pass QUAD_V2_W[9] = QUAD_V2[9];
			pass QUAD_V2_W[10] = QUAD_V2[10];
			pass QUAD_V2_W[11] = QUAD_V2[11];
			pass QUAD_V3_W[0] = QUAD_V3[0];
			pass QUAD_V3_W[1] = QUAD_V3[1];
			pass QUAD_V3_W[2] = QUAD_V3[2];
			pass QUAD_V3_W[3] = QUAD_V3[3];
			pass QUAD_V3_W[4] = QUAD_V3[4];
			pass QUAD_V3_W[5] = QUAD_V3[5];
			pass QUAD_V3_W[6] = QUAD_V3[6];
			pass QUAD_V3_W[7] = QUAD_V3[7];
			pass QUAD_V3_W[8] = QUAD_V3[8];
			pass QUAD_V3_W[9] = QUAD_V3[9];
			pass QUAD_V3_W[10] = QUAD_V3[10];
			pass QUAD_V3_W[11] = QUAD_V3[11];
			pass QUAD_V4_W[0] = QUAD_V4[0];
			pass QUAD_V4_W[1] = QUAD_V4[1];
			pass QUAD_V4_W[2] = QUAD_V4[2];
			pass QUAD_V4_W[3] = QUAD_V4[3];
			pass QUAD_V4_W[4] = QUAD_V4[4];
			pass QUAD_V4_W[5] = QUAD_V4[5];
			pass QUAD_V4_W[6] = QUAD_V4[6];
			pass QUAD_V4_W[7] = QUAD_V4[7];
			pass QUAD_V4_W[8] = QUAD_V4[8];
			pass QUAD_V4_W[9] = QUAD_V4[9];
			pass QUAD_V4_W[10] = QUAD_V4[10];
			pass QUAD_V4_W[11] = QUAD_V4[11];
			pass OUT_LC_W[0] = OUT_LC[0];
			pass OUT_LC_W[1] = OUT_LC[1];
			pass OUT_LC_W[2] = OUT_LC[2];
			pass OUT_LC_W[3] = OUT_LC[3];
			pass OUT_LC_W[4] = OUT_LC[4];
			pass OUT_LC_W[5] = OUT_LC[5];
			pass OUT_LC_W[6] = OUT_LC[6];
			pass OUT_LC_W[7] = OUT_LC[7];
		}
	}

	conn_slot S {
		opposite N;

		conn_class PASS_S {
			pass QUAD_V1[0] = QUAD_V0[0];
			pass QUAD_V1[1] = QUAD_V0[1];
			pass QUAD_V1[2] = QUAD_V0[2];
			pass QUAD_V1[3] = QUAD_V0[3];
			pass QUAD_V1[4] = QUAD_V0[4];
			pass QUAD_V1[5] = QUAD_V0[5];
			pass QUAD_V1[6] = QUAD_V0[6];
			pass QUAD_V1[7] = QUAD_V0[7];
			pass QUAD_V1[8] = QUAD_V0[8];
			pass QUAD_V1[9] = QUAD_V0[9];
			pass QUAD_V1[10] = QUAD_V0[10];
			pass QUAD_V1[11] = QUAD_V0[11];
			pass QUAD_V2[0] = QUAD_V1[0];
			pass QUAD_V2[1] = QUAD_V1[1];
			pass QUAD_V2[2] = QUAD_V1[2];
			pass QUAD_V2[3] = QUAD_V1[3];
			pass QUAD_V2[4] = QUAD_V1[4];
			pass QUAD_V2[5] = QUAD_V1[5];
			pass QUAD_V2[6] = QUAD_V1[6];
			pass QUAD_V2[7] = QUAD_V1[7];
			pass QUAD_V2[8] = QUAD_V1[8];
			pass QUAD_V2[9] = QUAD_V1[9];
			pass QUAD_V2[10] = QUAD_V1[10];
			pass QUAD_V2[11] = QUAD_V1[11];
			pass QUAD_V3[0] = QUAD_V2[0];
			pass QUAD_V3[1] = QUAD_V2[1];
			pass QUAD_V3[2] = QUAD_V2[2];
			pass QUAD_V3[3] = QUAD_V2[3];
			pass QUAD_V3[4] = QUAD_V2[4];
			pass QUAD_V3[5] = QUAD_V2[5];
			pass QUAD_V3[6] = QUAD_V2[6];
			pass QUAD_V3[7] = QUAD_V2[7];
			pass QUAD_V3[8] = QUAD_V2[8];
			pass QUAD_V3[9] = QUAD_V2[9];
			pass QUAD_V3[10] = QUAD_V2[10];
			pass QUAD_V3[11] = QUAD_V2[11];
			pass QUAD_V4[0] = QUAD_V3[0];
			pass QUAD_V4[1] = QUAD_V3[1];
			pass QUAD_V4[2] = QUAD_V3[2];
			pass QUAD_V4[3] = QUAD_V3[3];
			pass QUAD_V4[4] = QUAD_V3[4];
			pass QUAD_V4[5] = QUAD_V3[5];
			pass QUAD_V4[6] = QUAD_V3[6];
			pass QUAD_V4[7] = QUAD_V3[7];
			pass QUAD_V4[8] = QUAD_V3[8];
			pass QUAD_V4[9] = QUAD_V3[9];
			pass QUAD_V4[10] = QUAD_V3[10];
			pass QUAD_V4[11] = QUAD_V3[11];
			pass LONG_V1[0] = LONG_V0[0];
			pass LONG_V1[1] = LONG_V0[1];
			pass LONG_V2[0] = LONG_V1[0];
			pass LONG_V2[1] = LONG_V1[1];
			pass LONG_V3[0] = LONG_V2[0];
			pass LONG_V3[1] = LONG_V2[1];
			pass LONG_V4[0] = LONG_V3[0];
			pass LONG_V4[1] = LONG_V3[1];
			pass LONG_V5[0] = LONG_V4[0];
			pass LONG_V5[1] = LONG_V4[1];
			pass LONG_V6[0] = LONG_V5[0];
			pass LONG_V6[1] = LONG_V5[1];
			pass LONG_V7[0] = LONG_V6[0];
			pass LONG_V7[1] = LONG_V6[1];
			pass LONG_V8[0] = LONG_V7[0];
			pass LONG_V8[1] = LONG_V7[1];
			pass LONG_V9[0] = LONG_V8[0];
			pass LONG_V9[1] = LONG_V8[1];
			pass LONG_V10[0] = LONG_V9[0];
			pass LONG_V10[1] = LONG_V9[1];
			pass LONG_V11[0] = LONG_V10[0];
			pass LONG_V11[1] = LONG_V10[1];
			pass LONG_V12[0] = LONG_V11[0];
			pass LONG_V12[1] = LONG_V11[1];
			pass OUT_LC_N[0] = OUT_LC[0];
			pass OUT_LC_N[1] = OUT_LC[1];
			pass OUT_LC_N[2] = OUT_LC[2];
			pass OUT_LC_N[3] = OUT_LC[3];
			pass OUT_LC_N[4] = OUT_LC[4];
			pass OUT_LC_N[5] = OUT_LC[5];
			pass OUT_LC_N[6] = OUT_LC[6];
			pass OUT_LC_N[7] = OUT_LC[7];
			pass OUT_LC_EN[0] = OUT_LC_E[0];
			pass OUT_LC_EN[1] = OUT_LC_E[1];
			pass OUT_LC_EN[2] = OUT_LC_E[2];
			pass OUT_LC_EN[3] = OUT_LC_E[3];
			pass OUT_LC_EN[4] = OUT_LC_E[4];
			pass OUT_LC_EN[5] = OUT_LC_E[5];
			pass OUT_LC_EN[6] = OUT_LC_E[6];
			pass OUT_LC_EN[7] = OUT_LC_E[7];
			pass OUT_LC_WN[0] = OUT_LC_W[0];
			pass OUT_LC_WN[1] = OUT_LC_W[1];
			pass OUT_LC_WN[2] = OUT_LC_W[2];
			pass OUT_LC_WN[3] = OUT_LC_W[3];
			pass OUT_LC_WN[4] = OUT_LC_W[4];
			pass OUT_LC_WN[5] = OUT_LC_W[5];
			pass OUT_LC_WN[6] = OUT_LC_W[6];
			pass OUT_LC_WN[7] = OUT_LC_W[7];
		}
	}

	conn_slot N {
		opposite S;

		conn_class PASS_N {
			pass OUT_LC_S[0] = OUT_LC[0];
			pass OUT_LC_S[1] = OUT_LC[1];
			pass OUT_LC_S[2] = OUT_LC[2];
			pass OUT_LC_S[3] = OUT_LC[3];
			pass OUT_LC_S[4] = OUT_LC[4];
			pass OUT_LC_S[5] = OUT_LC[5];
			pass OUT_LC_S[6] = OUT_LC[6];
			pass OUT_LC_S[7] = OUT_LC[7];
			pass OUT_LC_ES[0] = OUT_LC_E[0];
			pass OUT_LC_ES[1] = OUT_LC_E[1];
			pass OUT_LC_ES[2] = OUT_LC_E[2];
			pass OUT_LC_ES[3] = OUT_LC_E[3];
			pass OUT_LC_ES[4] = OUT_LC_E[4];
			pass OUT_LC_ES[5] = OUT_LC_E[5];
			pass OUT_LC_ES[6] = OUT_LC_E[6];
			pass OUT_LC_ES[7] = OUT_LC_E[7];
			pass OUT_LC_WS[0] = OUT_LC_W[0];
			pass OUT_LC_WS[1] = OUT_LC_W[1];
			pass OUT_LC_WS[2] = OUT_LC_W[2];
			pass OUT_LC_WS[3] = OUT_LC_W[3];
			pass OUT_LC_WS[4] = OUT_LC_W[4];
			pass OUT_LC_WS[5] = OUT_LC_W[5];
			pass OUT_LC_WS[6] = OUT_LC_W[6];
			pass OUT_LC_WS[7] = OUT_LC_W[7];
		}
	}
}

bstile BRAM_L04 {
	BRAM:INIT: R2.F255.B0 R2.F255.B1 R2.F255.B2 R2.F255.B3 R2.F255.B4 R2.F255.B5 R2.F255.B6 R2.F255.B7 R2.F255.B8 R2.F255.B9 R2.F255.B10 R2.F255.B11 R2.F255.B12 R2.F255.B13 R2.F255.B14 R2.F255.B15 R2.F254.B0 R2.F254.B1 R2.F254.B2 R2.F254.B3 R2.F254.B4 R2.F254.B5 R2.F254.B6 R2.F254.B7 R2.F254.B8 R2.F254.B9 R2.F254.B10 R2.F254.B11 R2.F254.B12 R2.F254.B13 R2.F254.B14 R2.F254.B15 R2.F253.B0 R2.F253.B1 R2.F253.B2 R2.F253.B3 R2.F253.B4 R2.F253.B5 R2.F253.B6 R2.F253.B7 R2.F253.B8 R2.F253.B9 R2.F253.B10 R2.F253.B11 R2.F253.B12 R2.F253.B13 R2.F253.B14 R2.F253.B15 R2.F252.B0 R2.F252.B1 R2.F252.B2 R2.F252.B3 R2.F252.B4 R2.F252.B5 R2.F252.B6 R2.F252.B7 R2.F252.B8 R2.F252.B9 R2.F252.B10 R2.F252.B11 R2.F252.B12 R2.F252.B13 R2.F252.B14 R2.F252.B15 R2.F251.B0 R2.F251.B1 R2.F251.B2 R2.F251.B3 R2.F251.B4 R2.F251.B5 R2.F251.B6 R2.F251.B7 R2.F251.B8 R2.F251.B9 R2.F251.B10 R2.F251.B11 R2.F251.B12 R2.F251.B13 R2.F251.B14 R2.F251.B15 R2.F250.B0 R2.F250.B1 R2.F250.B2 R2.F250.B3 R2.F250.B4 R2.F250.B5 R2.F250.B6 R2.F250.B7 R2.F250.B8 R2.F250.B9 R2.F250.B10 R2.F250.B11 R2.F250.B12 R2.F250.B13 R2.F250.B14 R2.F250.B15 R2.F249.B0 R2.F249.B1 R2.F249.B2 R2.F249.B3 R2.F249.B4 R2.F249.B5 R2.F249.B6 R2.F249.B7 R2.F249.B8 R2.F249.B9 R2.F249.B10 R2.F249.B11 R2.F249.B12 R2.F249.B13 R2.F249.B14 R2.F249.B15 R2.F248.B0 R2.F248.B1 R2.F248.B2 R2.F248.B3 R2.F248.B4 R2.F248.B5 R2.F248.B6 R2.F248.B7 R2.F248.B8 R2.F248.B9 R2.F248.B10 R2.F248.B11 R2.F248.B12 R2.F248.B13 R2.F248.B14 R2.F248.B15 R2.F247.B0 R2.F247.B1 R2.F247.B2 R2.F247.B3 R2.F247.B4 R2.F247.B5 R2.F247.B6 R2.F247.B7 R2.F247.B8 R2.F247.B9 R2.F247.B10 R2.F247.B11 R2.F247.B12 R2.F247.B13 R2.F247.B14 R2.F247.B15 R2.F246.B0 R2.F246.B1 R2.F246.B2 R2.F246.B3 R2.F246.B4 R2.F246.B5 R2.F246.B6 R2.F246.B7 R2.F246.B8 R2.F246.B9 R2.F246.B10 R2.F246.B11 R2.F246.B12 R2.F246.B13 R2.F246.B14 R2.F246.B15 R2.F245.B0 R2.F245.B1 R2.F245.B2 R2.F245.B3 R2.F245.B4 R2.F245.B5 R2.F245.B6 R2.F245.B7 R2.F245.B8 R2.F245.B9 R2.F245.B10 R2.F245.B11 R2.F245.B12 R2.F245.B13 R2.F245.B14 R2.F245.B15 R2.F244.B0 R2.F244.B1 R2.F244.B2 R2.F244.B3 R2.F244.B4 R2.F244.B5 R2.F244.B6 R2.F244.B7 R2.F244.B8 R2.F244.B9 R2.F244.B10 R2.F244.B11 R2.F244.B12 R2.F244.B13 R2.F244.B14 R2.F244.B15 R2.F243.B0 R2.F243.B1 R2.F243.B2 R2.F243.B3 R2.F243.B4 R2.F243.B5 R2.F243.B6 R2.F243.B7 R2.F243.B8 R2.F243.B9 R2.F243.B10 R2.F243.B11 R2.F243.B12 R2.F243.B13 R2.F243.B14 R2.F243.B15 R2.F242.B0 R2.F242.B1 R2.F242.B2 R2.F242.B3 R2.F242.B4 R2.F242.B5 R2.F242.B6 R2.F242.B7 R2.F242.B8 R2.F242.B9 R2.F242.B10 R2.F242.B11 R2.F242.B12 R2.F242.B13 R2.F242.B14 R2.F242.B15 R2.F241.B0 R2.F241.B1 R2.F241.B2 R2.F241.B3 R2.F241.B4 R2.F241.B5 R2.F241.B6 R2.F241.B7 R2.F241.B8 R2.F241.B9 R2.F241.B10 R2.F241.B11 R2.F241.B12 R2.F241.B13 R2.F241.B14 R2.F241.B15 R2.F240.B0 R2.F240.B1 R2.F240.B2 R2.F240.B3 R2.F240.B4 R2.F240.B5 R2.F240.B6 R2.F240.B7 R2.F240.B8 R2.F240.B9 R2.F240.B10 R2.F240.B11 R2.F240.B12 R2.F240.B13 R2.F240.B14 R2.F240.B15 R2.F239.B0 R2.F239.B1 R2.F239.B2 R2.F239.B3 R2.F239.B4 R2.F239.B5 R2.F239.B6 R2.F239.B7 R2.F239.B8 R2.F239.B9 R2.F239.B10 R2.F239.B11 R2.F239.B12 R2.F239.B13 R2.F239.B14 R2.F239.B15 R2.F238.B0 R2.F238.B1 R2.F238.B2 R2.F238.B3 R2.F238.B4 R2.F238.B5 R2.F238.B6 R2.F238.B7 R2.F238.B8 R2.F238.B9 R2.F238.B10 R2.F238.B11 R2.F238.B12 R2.F238.B13 R2.F238.B14 R2.F238.B15 R2.F237.B0 R2.F237.B1 R2.F237.B2 R2.F237.B3 R2.F237.B4 R2.F237.B5 R2.F237.B6 R2.F237.B7 R2.F237.B8 R2.F237.B9 R2.F237.B10 R2.F237.B11 R2.F237.B12 R2.F237.B13 R2.F237.B14 R2.F237.B15 R2.F236.B0 R2.F236.B1 R2.F236.B2 R2.F236.B3 R2.F236.B4 R2.F236.B5 R2.F236.B6 R2.F236.B7 R2.F236.B8 R2.F236.B9 R2.F236.B10 R2.F236.B11 R2.F236.B12 R2.F236.B13 R2.F236.B14 R2.F236.B15 R2.F235.B0 R2.F235.B1 R2.F235.B2 R2.F235.B3 R2.F235.B4 R2.F235.B5 R2.F235.B6 R2.F235.B7 R2.F235.B8 R2.F235.B9 R2.F235.B10 R2.F235.B11 R2.F235.B12 R2.F235.B13 R2.F235.B14 R2.F235.B15 R2.F234.B0 R2.F234.B1 R2.F234.B2 R2.F234.B3 R2.F234.B4 R2.F234.B5 R2.F234.B6 R2.F234.B7 R2.F234.B8 R2.F234.B9 R2.F234.B10 R2.F234.B11 R2.F234.B12 R2.F234.B13 R2.F234.B14 R2.F234.B15 R2.F233.B0 R2.F233.B1 R2.F233.B2 R2.F233.B3 R2.F233.B4 R2.F233.B5 R2.F233.B6 R2.F233.B7 R2.F233.B8 R2.F233.B9 R2.F233.B10 R2.F233.B11 R2.F233.B12 R2.F233.B13 R2.F233.B14 R2.F233.B15 R2.F232.B0 R2.F232.B1 R2.F232.B2 R2.F232.B3 R2.F232.B4 R2.F232.B5 R2.F232.B6 R2.F232.B7 R2.F232.B8 R2.F232.B9 R2.F232.B10 R2.F232.B11 R2.F232.B12 R2.F232.B13 R2.F232.B14 R2.F232.B15 R2.F231.B0 R2.F231.B1 R2.F231.B2 R2.F231.B3 R2.F231.B4 R2.F231.B5 R2.F231.B6 R2.F231.B7 R2.F231.B8 R2.F231.B9 R2.F231.B10 R2.F231.B11 R2.F231.B12 R2.F231.B13 R2.F231.B14 R2.F231.B15 R2.F230.B0 R2.F230.B1 R2.F230.B2 R2.F230.B3 R2.F230.B4 R2.F230.B5 R2.F230.B6 R2.F230.B7 R2.F230.B8 R2.F230.B9 R2.F230.B10 R2.F230.B11 R2.F230.B12 R2.F230.B13 R2.F230.B14 R2.F230.B15 R2.F229.B0 R2.F229.B1 R2.F229.B2 R2.F229.B3 R2.F229.B4 R2.F229.B5 R2.F229.B6 R2.F229.B7 R2.F229.B8 R2.F229.B9 R2.F229.B10 R2.F229.B11 R2.F229.B12 R2.F229.B13 R2.F229.B14 R2.F229.B15 R2.F228.B0 R2.F228.B1 R2.F228.B2 R2.F228.B3 R2.F228.B4 R2.F228.B5 R2.F228.B6 R2.F228.B7 R2.F228.B8 R2.F228.B9 R2.F228.B10 R2.F228.B11 R2.F228.B12 R2.F228.B13 R2.F228.B14 R2.F228.B15 R2.F227.B0 R2.F227.B1 R2.F227.B2 R2.F227.B3 R2.F227.B4 R2.F227.B5 R2.F227.B6 R2.F227.B7 R2.F227.B8 R2.F227.B9 R2.F227.B10 R2.F227.B11 R2.F227.B12 R2.F227.B13 R2.F227.B14 R2.F227.B15 R2.F226.B0 R2.F226.B1 R2.F226.B2 R2.F226.B3 R2.F226.B4 R2.F226.B5 R2.F226.B6 R2.F226.B7 R2.F226.B8 R2.F226.B9 R2.F226.B10 R2.F226.B11 R2.F226.B12 R2.F226.B13 R2.F226.B14 R2.F226.B15 R2.F225.B0 R2.F225.B1 R2.F225.B2 R2.F225.B3 R2.F225.B4 R2.F225.B5 R2.F225.B6 R2.F225.B7 R2.F225.B8 R2.F225.B9 R2.F225.B10 R2.F225.B11 R2.F225.B12 R2.F225.B13 R2.F225.B14 R2.F225.B15 R2.F224.B0 R2.F224.B1 R2.F224.B2 R2.F224.B3 R2.F224.B4 R2.F224.B5 R2.F224.B6 R2.F224.B7 R2.F224.B8 R2.F224.B9 R2.F224.B10 R2.F224.B11 R2.F224.B12 R2.F224.B13 R2.F224.B14 R2.F224.B15 R2.F223.B0 R2.F223.B1 R2.F223.B2 R2.F223.B3 R2.F223.B4 R2.F223.B5 R2.F223.B6 R2.F223.B7 R2.F223.B8 R2.F223.B9 R2.F223.B10 R2.F223.B11 R2.F223.B12 R2.F223.B13 R2.F223.B14 R2.F223.B15 R2.F222.B0 R2.F222.B1 R2.F222.B2 R2.F222.B3 R2.F222.B4 R2.F222.B5 R2.F222.B6 R2.F222.B7 R2.F222.B8 R2.F222.B9 R2.F222.B10 R2.F222.B11 R2.F222.B12 R2.F222.B13 R2.F222.B14 R2.F222.B15 R2.F221.B0 R2.F221.B1 R2.F221.B2 R2.F221.B3 R2.F221.B4 R2.F221.B5 R2.F221.B6 R2.F221.B7 R2.F221.B8 R2.F221.B9 R2.F221.B10 R2.F221.B11 R2.F221.B12 R2.F221.B13 R2.F221.B14 R2.F221.B15 R2.F220.B0 R2.F220.B1 R2.F220.B2 R2.F220.B3 R2.F220.B4 R2.F220.B5 R2.F220.B6 R2.F220.B7 R2.F220.B8 R2.F220.B9 R2.F220.B10 R2.F220.B11 R2.F220.B12 R2.F220.B13 R2.F220.B14 R2.F220.B15 R2.F219.B0 R2.F219.B1 R2.F219.B2 R2.F219.B3 R2.F219.B4 R2.F219.B5 R2.F219.B6 R2.F219.B7 R2.F219.B8 R2.F219.B9 R2.F219.B10 R2.F219.B11 R2.F219.B12 R2.F219.B13 R2.F219.B14 R2.F219.B15 R2.F218.B0 R2.F218.B1 R2.F218.B2 R2.F218.B3 R2.F218.B4 R2.F218.B5 R2.F218.B6 R2.F218.B7 R2.F218.B8 R2.F218.B9 R2.F218.B10 R2.F218.B11 R2.F218.B12 R2.F218.B13 R2.F218.B14 R2.F218.B15 R2.F217.B0 R2.F217.B1 R2.F217.B2 R2.F217.B3 R2.F217.B4 R2.F217.B5 R2.F217.B6 R2.F217.B7 R2.F217.B8 R2.F217.B9 R2.F217.B10 R2.F217.B11 R2.F217.B12 R2.F217.B13 R2.F217.B14 R2.F217.B15 R2.F216.B0 R2.F216.B1 R2.F216.B2 R2.F216.B3 R2.F216.B4 R2.F216.B5 R2.F216.B6 R2.F216.B7 R2.F216.B8 R2.F216.B9 R2.F216.B10 R2.F216.B11 R2.F216.B12 R2.F216.B13 R2.F216.B14 R2.F216.B15 R2.F215.B0 R2.F215.B1 R2.F215.B2 R2.F215.B3 R2.F215.B4 R2.F215.B5 R2.F215.B6 R2.F215.B7 R2.F215.B8 R2.F215.B9 R2.F215.B10 R2.F215.B11 R2.F215.B12 R2.F215.B13 R2.F215.B14 R2.F215.B15 R2.F214.B0 R2.F214.B1 R2.F214.B2 R2.F214.B3 R2.F214.B4 R2.F214.B5 R2.F214.B6 R2.F214.B7 R2.F214.B8 R2.F214.B9 R2.F214.B10 R2.F214.B11 R2.F214.B12 R2.F214.B13 R2.F214.B14 R2.F214.B15 R2.F213.B0 R2.F213.B1 R2.F213.B2 R2.F213.B3 R2.F213.B4 R2.F213.B5 R2.F213.B6 R2.F213.B7 R2.F213.B8 R2.F213.B9 R2.F213.B10 R2.F213.B11 R2.F213.B12 R2.F213.B13 R2.F213.B14 R2.F213.B15 R2.F212.B0 R2.F212.B1 R2.F212.B2 R2.F212.B3 R2.F212.B4 R2.F212.B5 R2.F212.B6 R2.F212.B7 R2.F212.B8 R2.F212.B9 R2.F212.B10 R2.F212.B11 R2.F212.B12 R2.F212.B13 R2.F212.B14 R2.F212.B15 R2.F211.B0 R2.F211.B1 R2.F211.B2 R2.F211.B3 R2.F211.B4 R2.F211.B5 R2.F211.B6 R2.F211.B7 R2.F211.B8 R2.F211.B9 R2.F211.B10 R2.F211.B11 R2.F211.B12 R2.F211.B13 R2.F211.B14 R2.F211.B15 R2.F210.B0 R2.F210.B1 R2.F210.B2 R2.F210.B3 R2.F210.B4 R2.F210.B5 R2.F210.B6 R2.F210.B7 R2.F210.B8 R2.F210.B9 R2.F210.B10 R2.F210.B11 R2.F210.B12 R2.F210.B13 R2.F210.B14 R2.F210.B15 R2.F209.B0 R2.F209.B1 R2.F209.B2 R2.F209.B3 R2.F209.B4 R2.F209.B5 R2.F209.B6 R2.F209.B7 R2.F209.B8 R2.F209.B9 R2.F209.B10 R2.F209.B11 R2.F209.B12 R2.F209.B13 R2.F209.B14 R2.F209.B15 R2.F208.B0 R2.F208.B1 R2.F208.B2 R2.F208.B3 R2.F208.B4 R2.F208.B5 R2.F208.B6 R2.F208.B7 R2.F208.B8 R2.F208.B9 R2.F208.B10 R2.F208.B11 R2.F208.B12 R2.F208.B13 R2.F208.B14 R2.F208.B15 R2.F207.B0 R2.F207.B1 R2.F207.B2 R2.F207.B3 R2.F207.B4 R2.F207.B5 R2.F207.B6 R2.F207.B7 R2.F207.B8 R2.F207.B9 R2.F207.B10 R2.F207.B11 R2.F207.B12 R2.F207.B13 R2.F207.B14 R2.F207.B15 R2.F206.B0 R2.F206.B1 R2.F206.B2 R2.F206.B3 R2.F206.B4 R2.F206.B5 R2.F206.B6 R2.F206.B7 R2.F206.B8 R2.F206.B9 R2.F206.B10 R2.F206.B11 R2.F206.B12 R2.F206.B13 R2.F206.B14 R2.F206.B15 R2.F205.B0 R2.F205.B1 R2.F205.B2 R2.F205.B3 R2.F205.B4 R2.F205.B5 R2.F205.B6 R2.F205.B7 R2.F205.B8 R2.F205.B9 R2.F205.B10 R2.F205.B11 R2.F205.B12 R2.F205.B13 R2.F205.B14 R2.F205.B15 R2.F204.B0 R2.F204.B1 R2.F204.B2 R2.F204.B3 R2.F204.B4 R2.F204.B5 R2.F204.B6 R2.F204.B7 R2.F204.B8 R2.F204.B9 R2.F204.B10 R2.F204.B11 R2.F204.B12 R2.F204.B13 R2.F204.B14 R2.F204.B15 R2.F203.B0 R2.F203.B1 R2.F203.B2 R2.F203.B3 R2.F203.B4 R2.F203.B5 R2.F203.B6 R2.F203.B7 R2.F203.B8 R2.F203.B9 R2.F203.B10 R2.F203.B11 R2.F203.B12 R2.F203.B13 R2.F203.B14 R2.F203.B15 R2.F202.B0 R2.F202.B1 R2.F202.B2 R2.F202.B3 R2.F202.B4 R2.F202.B5 R2.F202.B6 R2.F202.B7 R2.F202.B8 R2.F202.B9 R2.F202.B10 R2.F202.B11 R2.F202.B12 R2.F202.B13 R2.F202.B14 R2.F202.B15 R2.F201.B0 R2.F201.B1 R2.F201.B2 R2.F201.B3 R2.F201.B4 R2.F201.B5 R2.F201.B6 R2.F201.B7 R2.F201.B8 R2.F201.B9 R2.F201.B10 R2.F201.B11 R2.F201.B12 R2.F201.B13 R2.F201.B14 R2.F201.B15 R2.F200.B0 R2.F200.B1 R2.F200.B2 R2.F200.B3 R2.F200.B4 R2.F200.B5 R2.F200.B6 R2.F200.B7 R2.F200.B8 R2.F200.B9 R2.F200.B10 R2.F200.B11 R2.F200.B12 R2.F200.B13 R2.F200.B14 R2.F200.B15 R2.F199.B0 R2.F199.B1 R2.F199.B2 R2.F199.B3 R2.F199.B4 R2.F199.B5 R2.F199.B6 R2.F199.B7 R2.F199.B8 R2.F199.B9 R2.F199.B10 R2.F199.B11 R2.F199.B12 R2.F199.B13 R2.F199.B14 R2.F199.B15 R2.F198.B0 R2.F198.B1 R2.F198.B2 R2.F198.B3 R2.F198.B4 R2.F198.B5 R2.F198.B6 R2.F198.B7 R2.F198.B8 R2.F198.B9 R2.F198.B10 R2.F198.B11 R2.F198.B12 R2.F198.B13 R2.F198.B14 R2.F198.B15 R2.F197.B0 R2.F197.B1 R2.F197.B2 R2.F197.B3 R2.F197.B4 R2.F197.B5 R2.F197.B6 R2.F197.B7 R2.F197.B8 R2.F197.B9 R2.F197.B10 R2.F197.B11 R2.F197.B12 R2.F197.B13 R2.F197.B14 R2.F197.B15 R2.F196.B0 R2.F196.B1 R2.F196.B2 R2.F196.B3 R2.F196.B4 R2.F196.B5 R2.F196.B6 R2.F196.B7 R2.F196.B8 R2.F196.B9 R2.F196.B10 R2.F196.B11 R2.F196.B12 R2.F196.B13 R2.F196.B14 R2.F196.B15 R2.F195.B0 R2.F195.B1 R2.F195.B2 R2.F195.B3 R2.F195.B4 R2.F195.B5 R2.F195.B6 R2.F195.B7 R2.F195.B8 R2.F195.B9 R2.F195.B10 R2.F195.B11 R2.F195.B12 R2.F195.B13 R2.F195.B14 R2.F195.B15 R2.F194.B0 R2.F194.B1 R2.F194.B2 R2.F194.B3 R2.F194.B4 R2.F194.B5 R2.F194.B6 R2.F194.B7 R2.F194.B8 R2.F194.B9 R2.F194.B10 R2.F194.B11 R2.F194.B12 R2.F194.B13 R2.F194.B14 R2.F194.B15 R2.F193.B0 R2.F193.B1 R2.F193.B2 R2.F193.B3 R2.F193.B4 R2.F193.B5 R2.F193.B6 R2.F193.B7 R2.F193.B8 R2.F193.B9 R2.F193.B10 R2.F193.B11 R2.F193.B12 R2.F193.B13 R2.F193.B14 R2.F193.B15 R2.F192.B0 R2.F192.B1 R2.F192.B2 R2.F192.B3 R2.F192.B4 R2.F192.B5 R2.F192.B6 R2.F192.B7 R2.F192.B8 R2.F192.B9 R2.F192.B10 R2.F192.B11 R2.F192.B12 R2.F192.B13 R2.F192.B14 R2.F192.B15 R2.F191.B0 R2.F191.B1 R2.F191.B2 R2.F191.B3 R2.F191.B4 R2.F191.B5 R2.F191.B6 R2.F191.B7 R2.F191.B8 R2.F191.B9 R2.F191.B10 R2.F191.B11 R2.F191.B12 R2.F191.B13 R2.F191.B14 R2.F191.B15 R2.F190.B0 R2.F190.B1 R2.F190.B2 R2.F190.B3 R2.F190.B4 R2.F190.B5 R2.F190.B6 R2.F190.B7 R2.F190.B8 R2.F190.B9 R2.F190.B10 R2.F190.B11 R2.F190.B12 R2.F190.B13 R2.F190.B14 R2.F190.B15 R2.F189.B0 R2.F189.B1 R2.F189.B2 R2.F189.B3 R2.F189.B4 R2.F189.B5 R2.F189.B6 R2.F189.B7 R2.F189.B8 R2.F189.B9 R2.F189.B10 R2.F189.B11 R2.F189.B12 R2.F189.B13 R2.F189.B14 R2.F189.B15 R2.F188.B0 R2.F188.B1 R2.F188.B2 R2.F188.B3 R2.F188.B4 R2.F188.B5 R2.F188.B6 R2.F188.B7 R2.F188.B8 R2.F188.B9 R2.F188.B10 R2.F188.B11 R2.F188.B12 R2.F188.B13 R2.F188.B14 R2.F188.B15 R2.F187.B0 R2.F187.B1 R2.F187.B2 R2.F187.B3 R2.F187.B4 R2.F187.B5 R2.F187.B6 R2.F187.B7 R2.F187.B8 R2.F187.B9 R2.F187.B10 R2.F187.B11 R2.F187.B12 R2.F187.B13 R2.F187.B14 R2.F187.B15 R2.F186.B0 R2.F186.B1 R2.F186.B2 R2.F186.B3 R2.F186.B4 R2.F186.B5 R2.F186.B6 R2.F186.B7 R2.F186.B8 R2.F186.B9 R2.F186.B10 R2.F186.B11 R2.F186.B12 R2.F186.B13 R2.F186.B14 R2.F186.B15 R2.F185.B0 R2.F185.B1 R2.F185.B2 R2.F185.B3 R2.F185.B4 R2.F185.B5 R2.F185.B6 R2.F185.B7 R2.F185.B8 R2.F185.B9 R2.F185.B10 R2.F185.B11 R2.F185.B12 R2.F185.B13 R2.F185.B14 R2.F185.B15 R2.F184.B0 R2.F184.B1 R2.F184.B2 R2.F184.B3 R2.F184.B4 R2.F184.B5 R2.F184.B6 R2.F184.B7 R2.F184.B8 R2.F184.B9 R2.F184.B10 R2.F184.B11 R2.F184.B12 R2.F184.B13 R2.F184.B14 R2.F184.B15 R2.F183.B0 R2.F183.B1 R2.F183.B2 R2.F183.B3 R2.F183.B4 R2.F183.B5 R2.F183.B6 R2.F183.B7 R2.F183.B8 R2.F183.B9 R2.F183.B10 R2.F183.B11 R2.F183.B12 R2.F183.B13 R2.F183.B14 R2.F183.B15 R2.F182.B0 R2.F182.B1 R2.F182.B2 R2.F182.B3 R2.F182.B4 R2.F182.B5 R2.F182.B6 R2.F182.B7 R2.F182.B8 R2.F182.B9 R2.F182.B10 R2.F182.B11 R2.F182.B12 R2.F182.B13 R2.F182.B14 R2.F182.B15 R2.F181.B0 R2.F181.B1 R2.F181.B2 R2.F181.B3 R2.F181.B4 R2.F181.B5 R2.F181.B6 R2.F181.B7 R2.F181.B8 R2.F181.B9 R2.F181.B10 R2.F181.B11 R2.F181.B12 R2.F181.B13 R2.F181.B14 R2.F181.B15 R2.F180.B0 R2.F180.B1 R2.F180.B2 R2.F180.B3 R2.F180.B4 R2.F180.B5 R2.F180.B6 R2.F180.B7 R2.F180.B8 R2.F180.B9 R2.F180.B10 R2.F180.B11 R2.F180.B12 R2.F180.B13 R2.F180.B14 R2.F180.B15 R2.F179.B0 R2.F179.B1 R2.F179.B2 R2.F179.B3 R2.F179.B4 R2.F179.B5 R2.F179.B6 R2.F179.B7 R2.F179.B8 R2.F179.B9 R2.F179.B10 R2.F179.B11 R2.F179.B12 R2.F179.B13 R2.F179.B14 R2.F179.B15 R2.F178.B0 R2.F178.B1 R2.F178.B2 R2.F178.B3 R2.F178.B4 R2.F178.B5 R2.F178.B6 R2.F178.B7 R2.F178.B8 R2.F178.B9 R2.F178.B10 R2.F178.B11 R2.F178.B12 R2.F178.B13 R2.F178.B14 R2.F178.B15 R2.F177.B0 R2.F177.B1 R2.F177.B2 R2.F177.B3 R2.F177.B4 R2.F177.B5 R2.F177.B6 R2.F177.B7 R2.F177.B8 R2.F177.B9 R2.F177.B10 R2.F177.B11 R2.F177.B12 R2.F177.B13 R2.F177.B14 R2.F177.B15 R2.F176.B0 R2.F176.B1 R2.F176.B2 R2.F176.B3 R2.F176.B4 R2.F176.B5 R2.F176.B6 R2.F176.B7 R2.F176.B8 R2.F176.B9 R2.F176.B10 R2.F176.B11 R2.F176.B12 R2.F176.B13 R2.F176.B14 R2.F176.B15 R2.F175.B0 R2.F175.B1 R2.F175.B2 R2.F175.B3 R2.F175.B4 R2.F175.B5 R2.F175.B6 R2.F175.B7 R2.F175.B8 R2.F175.B9 R2.F175.B10 R2.F175.B11 R2.F175.B12 R2.F175.B13 R2.F175.B14 R2.F175.B15 R2.F174.B0 R2.F174.B1 R2.F174.B2 R2.F174.B3 R2.F174.B4 R2.F174.B5 R2.F174.B6 R2.F174.B7 R2.F174.B8 R2.F174.B9 R2.F174.B10 R2.F174.B11 R2.F174.B12 R2.F174.B13 R2.F174.B14 R2.F174.B15 R2.F173.B0 R2.F173.B1 R2.F173.B2 R2.F173.B3 R2.F173.B4 R2.F173.B5 R2.F173.B6 R2.F173.B7 R2.F173.B8 R2.F173.B9 R2.F173.B10 R2.F173.B11 R2.F173.B12 R2.F173.B13 R2.F173.B14 R2.F173.B15 R2.F172.B0 R2.F172.B1 R2.F172.B2 R2.F172.B3 R2.F172.B4 R2.F172.B5 R2.F172.B6 R2.F172.B7 R2.F172.B8 R2.F172.B9 R2.F172.B10 R2.F172.B11 R2.F172.B12 R2.F172.B13 R2.F172.B14 R2.F172.B15 R2.F171.B0 R2.F171.B1 R2.F171.B2 R2.F171.B3 R2.F171.B4 R2.F171.B5 R2.F171.B6 R2.F171.B7 R2.F171.B8 R2.F171.B9 R2.F171.B10 R2.F171.B11 R2.F171.B12 R2.F171.B13 R2.F171.B14 R2.F171.B15 R2.F170.B0 R2.F170.B1 R2.F170.B2 R2.F170.B3 R2.F170.B4 R2.F170.B5 R2.F170.B6 R2.F170.B7 R2.F170.B8 R2.F170.B9 R2.F170.B10 R2.F170.B11 R2.F170.B12 R2.F170.B13 R2.F170.B14 R2.F170.B15 R2.F169.B0 R2.F169.B1 R2.F169.B2 R2.F169.B3 R2.F169.B4 R2.F169.B5 R2.F169.B6 R2.F169.B7 R2.F169.B8 R2.F169.B9 R2.F169.B10 R2.F169.B11 R2.F169.B12 R2.F169.B13 R2.F169.B14 R2.F169.B15 R2.F168.B0 R2.F168.B1 R2.F168.B2 R2.F168.B3 R2.F168.B4 R2.F168.B5 R2.F168.B6 R2.F168.B7 R2.F168.B8 R2.F168.B9 R2.F168.B10 R2.F168.B11 R2.F168.B12 R2.F168.B13 R2.F168.B14 R2.F168.B15 R2.F167.B0 R2.F167.B1 R2.F167.B2 R2.F167.B3 R2.F167.B4 R2.F167.B5 R2.F167.B6 R2.F167.B7 R2.F167.B8 R2.F167.B9 R2.F167.B10 R2.F167.B11 R2.F167.B12 R2.F167.B13 R2.F167.B14 R2.F167.B15 R2.F166.B0 R2.F166.B1 R2.F166.B2 R2.F166.B3 R2.F166.B4 R2.F166.B5 R2.F166.B6 R2.F166.B7 R2.F166.B8 R2.F166.B9 R2.F166.B10 R2.F166.B11 R2.F166.B12 R2.F166.B13 R2.F166.B14 R2.F166.B15 R2.F165.B0 R2.F165.B1 R2.F165.B2 R2.F165.B3 R2.F165.B4 R2.F165.B5 R2.F165.B6 R2.F165.B7 R2.F165.B8 R2.F165.B9 R2.F165.B10 R2.F165.B11 R2.F165.B12 R2.F165.B13 R2.F165.B14 R2.F165.B15 R2.F164.B0 R2.F164.B1 R2.F164.B2 R2.F164.B3 R2.F164.B4 R2.F164.B5 R2.F164.B6 R2.F164.B7 R2.F164.B8 R2.F164.B9 R2.F164.B10 R2.F164.B11 R2.F164.B12 R2.F164.B13 R2.F164.B14 R2.F164.B15 R2.F163.B0 R2.F163.B1 R2.F163.B2 R2.F163.B3 R2.F163.B4 R2.F163.B5 R2.F163.B6 R2.F163.B7 R2.F163.B8 R2.F163.B9 R2.F163.B10 R2.F163.B11 R2.F163.B12 R2.F163.B13 R2.F163.B14 R2.F163.B15 R2.F162.B0 R2.F162.B1 R2.F162.B2 R2.F162.B3 R2.F162.B4 R2.F162.B5 R2.F162.B6 R2.F162.B7 R2.F162.B8 R2.F162.B9 R2.F162.B10 R2.F162.B11 R2.F162.B12 R2.F162.B13 R2.F162.B14 R2.F162.B15 R2.F161.B0 R2.F161.B1 R2.F161.B2 R2.F161.B3 R2.F161.B4 R2.F161.B5 R2.F161.B6 R2.F161.B7 R2.F161.B8 R2.F161.B9 R2.F161.B10 R2.F161.B11 R2.F161.B12 R2.F161.B13 R2.F161.B14 R2.F161.B15 R2.F160.B0 R2.F160.B1 R2.F160.B2 R2.F160.B3 R2.F160.B4 R2.F160.B5 R2.F160.B6 R2.F160.B7 R2.F160.B8 R2.F160.B9 R2.F160.B10 R2.F160.B11 R2.F160.B12 R2.F160.B13 R2.F160.B14 R2.F160.B15 R2.F159.B0 R2.F159.B1 R2.F159.B2 R2.F159.B3 R2.F159.B4 R2.F159.B5 R2.F159.B6 R2.F159.B7 R2.F159.B8 R2.F159.B9 R2.F159.B10 R2.F159.B11 R2.F159.B12 R2.F159.B13 R2.F159.B14 R2.F159.B15 R2.F158.B0 R2.F158.B1 R2.F158.B2 R2.F158.B3 R2.F158.B4 R2.F158.B5 R2.F158.B6 R2.F158.B7 R2.F158.B8 R2.F158.B9 R2.F158.B10 R2.F158.B11 R2.F158.B12 R2.F158.B13 R2.F158.B14 R2.F158.B15 R2.F157.B0 R2.F157.B1 R2.F157.B2 R2.F157.B3 R2.F157.B4 R2.F157.B5 R2.F157.B6 R2.F157.B7 R2.F157.B8 R2.F157.B9 R2.F157.B10 R2.F157.B11 R2.F157.B12 R2.F157.B13 R2.F157.B14 R2.F157.B15 R2.F156.B0 R2.F156.B1 R2.F156.B2 R2.F156.B3 R2.F156.B4 R2.F156.B5 R2.F156.B6 R2.F156.B7 R2.F156.B8 R2.F156.B9 R2.F156.B10 R2.F156.B11 R2.F156.B12 R2.F156.B13 R2.F156.B14 R2.F156.B15 R2.F155.B0 R2.F155.B1 R2.F155.B2 R2.F155.B3 R2.F155.B4 R2.F155.B5 R2.F155.B6 R2.F155.B7 R2.F155.B8 R2.F155.B9 R2.F155.B10 R2.F155.B11 R2.F155.B12 R2.F155.B13 R2.F155.B14 R2.F155.B15 R2.F154.B0 R2.F154.B1 R2.F154.B2 R2.F154.B3 R2.F154.B4 R2.F154.B5 R2.F154.B6 R2.F154.B7 R2.F154.B8 R2.F154.B9 R2.F154.B10 R2.F154.B11 R2.F154.B12 R2.F154.B13 R2.F154.B14 R2.F154.B15 R2.F153.B0 R2.F153.B1 R2.F153.B2 R2.F153.B3 R2.F153.B4 R2.F153.B5 R2.F153.B6 R2.F153.B7 R2.F153.B8 R2.F153.B9 R2.F153.B10 R2.F153.B11 R2.F153.B12 R2.F153.B13 R2.F153.B14 R2.F153.B15 R2.F152.B0 R2.F152.B1 R2.F152.B2 R2.F152.B3 R2.F152.B4 R2.F152.B5 R2.F152.B6 R2.F152.B7 R2.F152.B8 R2.F152.B9 R2.F152.B10 R2.F152.B11 R2.F152.B12 R2.F152.B13 R2.F152.B14 R2.F152.B15 R2.F151.B0 R2.F151.B1 R2.F151.B2 R2.F151.B3 R2.F151.B4 R2.F151.B5 R2.F151.B6 R2.F151.B7 R2.F151.B8 R2.F151.B9 R2.F151.B10 R2.F151.B11 R2.F151.B12 R2.F151.B13 R2.F151.B14 R2.F151.B15 R2.F150.B0 R2.F150.B1 R2.F150.B2 R2.F150.B3 R2.F150.B4 R2.F150.B5 R2.F150.B6 R2.F150.B7 R2.F150.B8 R2.F150.B9 R2.F150.B10 R2.F150.B11 R2.F150.B12 R2.F150.B13 R2.F150.B14 R2.F150.B15 R2.F149.B0 R2.F149.B1 R2.F149.B2 R2.F149.B3 R2.F149.B4 R2.F149.B5 R2.F149.B6 R2.F149.B7 R2.F149.B8 R2.F149.B9 R2.F149.B10 R2.F149.B11 R2.F149.B12 R2.F149.B13 R2.F149.B14 R2.F149.B15 R2.F148.B0 R2.F148.B1 R2.F148.B2 R2.F148.B3 R2.F148.B4 R2.F148.B5 R2.F148.B6 R2.F148.B7 R2.F148.B8 R2.F148.B9 R2.F148.B10 R2.F148.B11 R2.F148.B12 R2.F148.B13 R2.F148.B14 R2.F148.B15 R2.F147.B0 R2.F147.B1 R2.F147.B2 R2.F147.B3 R2.F147.B4 R2.F147.B5 R2.F147.B6 R2.F147.B7 R2.F147.B8 R2.F147.B9 R2.F147.B10 R2.F147.B11 R2.F147.B12 R2.F147.B13 R2.F147.B14 R2.F147.B15 R2.F146.B0 R2.F146.B1 R2.F146.B2 R2.F146.B3 R2.F146.B4 R2.F146.B5 R2.F146.B6 R2.F146.B7 R2.F146.B8 R2.F146.B9 R2.F146.B10 R2.F146.B11 R2.F146.B12 R2.F146.B13 R2.F146.B14 R2.F146.B15 R2.F145.B0 R2.F145.B1 R2.F145.B2 R2.F145.B3 R2.F145.B4 R2.F145.B5 R2.F145.B6 R2.F145.B7 R2.F145.B8 R2.F145.B9 R2.F145.B10 R2.F145.B11 R2.F145.B12 R2.F145.B13 R2.F145.B14 R2.F145.B15 R2.F144.B0 R2.F144.B1 R2.F144.B2 R2.F144.B3 R2.F144.B4 R2.F144.B5 R2.F144.B6 R2.F144.B7 R2.F144.B8 R2.F144.B9 R2.F144.B10 R2.F144.B11 R2.F144.B12 R2.F144.B13 R2.F144.B14 R2.F144.B15 R2.F143.B0 R2.F143.B1 R2.F143.B2 R2.F143.B3 R2.F143.B4 R2.F143.B5 R2.F143.B6 R2.F143.B7 R2.F143.B8 R2.F143.B9 R2.F143.B10 R2.F143.B11 R2.F143.B12 R2.F143.B13 R2.F143.B14 R2.F143.B15 R2.F142.B0 R2.F142.B1 R2.F142.B2 R2.F142.B3 R2.F142.B4 R2.F142.B5 R2.F142.B6 R2.F142.B7 R2.F142.B8 R2.F142.B9 R2.F142.B10 R2.F142.B11 R2.F142.B12 R2.F142.B13 R2.F142.B14 R2.F142.B15 R2.F141.B0 R2.F141.B1 R2.F141.B2 R2.F141.B3 R2.F141.B4 R2.F141.B5 R2.F141.B6 R2.F141.B7 R2.F141.B8 R2.F141.B9 R2.F141.B10 R2.F141.B11 R2.F141.B12 R2.F141.B13 R2.F141.B14 R2.F141.B15 R2.F140.B0 R2.F140.B1 R2.F140.B2 R2.F140.B3 R2.F140.B4 R2.F140.B5 R2.F140.B6 R2.F140.B7 R2.F140.B8 R2.F140.B9 R2.F140.B10 R2.F140.B11 R2.F140.B12 R2.F140.B13 R2.F140.B14 R2.F140.B15 R2.F139.B0 R2.F139.B1 R2.F139.B2 R2.F139.B3 R2.F139.B4 R2.F139.B5 R2.F139.B6 R2.F139.B7 R2.F139.B8 R2.F139.B9 R2.F139.B10 R2.F139.B11 R2.F139.B12 R2.F139.B13 R2.F139.B14 R2.F139.B15 R2.F138.B0 R2.F138.B1 R2.F138.B2 R2.F138.B3 R2.F138.B4 R2.F138.B5 R2.F138.B6 R2.F138.B7 R2.F138.B8 R2.F138.B9 R2.F138.B10 R2.F138.B11 R2.F138.B12 R2.F138.B13 R2.F138.B14 R2.F138.B15 R2.F137.B0 R2.F137.B1 R2.F137.B2 R2.F137.B3 R2.F137.B4 R2.F137.B5 R2.F137.B6 R2.F137.B7 R2.F137.B8 R2.F137.B9 R2.F137.B10 R2.F137.B11 R2.F137.B12 R2.F137.B13 R2.F137.B14 R2.F137.B15 R2.F136.B0 R2.F136.B1 R2.F136.B2 R2.F136.B3 R2.F136.B4 R2.F136.B5 R2.F136.B6 R2.F136.B7 R2.F136.B8 R2.F136.B9 R2.F136.B10 R2.F136.B11 R2.F136.B12 R2.F136.B13 R2.F136.B14 R2.F136.B15 R2.F135.B0 R2.F135.B1 R2.F135.B2 R2.F135.B3 R2.F135.B4 R2.F135.B5 R2.F135.B6 R2.F135.B7 R2.F135.B8 R2.F135.B9 R2.F135.B10 R2.F135.B11 R2.F135.B12 R2.F135.B13 R2.F135.B14 R2.F135.B15 R2.F134.B0 R2.F134.B1 R2.F134.B2 R2.F134.B3 R2.F134.B4 R2.F134.B5 R2.F134.B6 R2.F134.B7 R2.F134.B8 R2.F134.B9 R2.F134.B10 R2.F134.B11 R2.F134.B12 R2.F134.B13 R2.F134.B14 R2.F134.B15 R2.F133.B0 R2.F133.B1 R2.F133.B2 R2.F133.B3 R2.F133.B4 R2.F133.B5 R2.F133.B6 R2.F133.B7 R2.F133.B8 R2.F133.B9 R2.F133.B10 R2.F133.B11 R2.F133.B12 R2.F133.B13 R2.F133.B14 R2.F133.B15 R2.F132.B0 R2.F132.B1 R2.F132.B2 R2.F132.B3 R2.F132.B4 R2.F132.B5 R2.F132.B6 R2.F132.B7 R2.F132.B8 R2.F132.B9 R2.F132.B10 R2.F132.B11 R2.F132.B12 R2.F132.B13 R2.F132.B14 R2.F132.B15 R2.F131.B0 R2.F131.B1 R2.F131.B2 R2.F131.B3 R2.F131.B4 R2.F131.B5 R2.F131.B6 R2.F131.B7 R2.F131.B8 R2.F131.B9 R2.F131.B10 R2.F131.B11 R2.F131.B12 R2.F131.B13 R2.F131.B14 R2.F131.B15 R2.F130.B0 R2.F130.B1 R2.F130.B2 R2.F130.B3 R2.F130.B4 R2.F130.B5 R2.F130.B6 R2.F130.B7 R2.F130.B8 R2.F130.B9 R2.F130.B10 R2.F130.B11 R2.F130.B12 R2.F130.B13 R2.F130.B14 R2.F130.B15 R2.F129.B0 R2.F129.B1 R2.F129.B2 R2.F129.B3 R2.F129.B4 R2.F129.B5 R2.F129.B6 R2.F129.B7 R2.F129.B8 R2.F129.B9 R2.F129.B10 R2.F129.B11 R2.F129.B12 R2.F129.B13 R2.F129.B14 R2.F129.B15 R2.F128.B0 R2.F128.B1 R2.F128.B2 R2.F128.B3 R2.F128.B4 R2.F128.B5 R2.F128.B6 R2.F128.B7 R2.F128.B8 R2.F128.B9 R2.F128.B10 R2.F128.B11 R2.F128.B12 R2.F128.B13 R2.F128.B14 R2.F128.B15 R2.F127.B0 R2.F127.B1 R2.F127.B2 R2.F127.B3 R2.F127.B4 R2.F127.B5 R2.F127.B6 R2.F127.B7 R2.F127.B8 R2.F127.B9 R2.F127.B10 R2.F127.B11 R2.F127.B12 R2.F127.B13 R2.F127.B14 R2.F127.B15 R2.F126.B0 R2.F126.B1 R2.F126.B2 R2.F126.B3 R2.F126.B4 R2.F126.B5 R2.F126.B6 R2.F126.B7 R2.F126.B8 R2.F126.B9 R2.F126.B10 R2.F126.B11 R2.F126.B12 R2.F126.B13 R2.F126.B14 R2.F126.B15 R2.F125.B0 R2.F125.B1 R2.F125.B2 R2.F125.B3 R2.F125.B4 R2.F125.B5 R2.F125.B6 R2.F125.B7 R2.F125.B8 R2.F125.B9 R2.F125.B10 R2.F125.B11 R2.F125.B12 R2.F125.B13 R2.F125.B14 R2.F125.B15 R2.F124.B0 R2.F124.B1 R2.F124.B2 R2.F124.B3 R2.F124.B4 R2.F124.B5 R2.F124.B6 R2.F124.B7 R2.F124.B8 R2.F124.B9 R2.F124.B10 R2.F124.B11 R2.F124.B12 R2.F124.B13 R2.F124.B14 R2.F124.B15 R2.F123.B0 R2.F123.B1 R2.F123.B2 R2.F123.B3 R2.F123.B4 R2.F123.B5 R2.F123.B6 R2.F123.B7 R2.F123.B8 R2.F123.B9 R2.F123.B10 R2.F123.B11 R2.F123.B12 R2.F123.B13 R2.F123.B14 R2.F123.B15 R2.F122.B0 R2.F122.B1 R2.F122.B2 R2.F122.B3 R2.F122.B4 R2.F122.B5 R2.F122.B6 R2.F122.B7 R2.F122.B8 R2.F122.B9 R2.F122.B10 R2.F122.B11 R2.F122.B12 R2.F122.B13 R2.F122.B14 R2.F122.B15 R2.F121.B0 R2.F121.B1 R2.F121.B2 R2.F121.B3 R2.F121.B4 R2.F121.B5 R2.F121.B6 R2.F121.B7 R2.F121.B8 R2.F121.B9 R2.F121.B10 R2.F121.B11 R2.F121.B12 R2.F121.B13 R2.F121.B14 R2.F121.B15 R2.F120.B0 R2.F120.B1 R2.F120.B2 R2.F120.B3 R2.F120.B4 R2.F120.B5 R2.F120.B6 R2.F120.B7 R2.F120.B8 R2.F120.B9 R2.F120.B10 R2.F120.B11 R2.F120.B12 R2.F120.B13 R2.F120.B14 R2.F120.B15 R2.F119.B0 R2.F119.B1 R2.F119.B2 R2.F119.B3 R2.F119.B4 R2.F119.B5 R2.F119.B6 R2.F119.B7 R2.F119.B8 R2.F119.B9 R2.F119.B10 R2.F119.B11 R2.F119.B12 R2.F119.B13 R2.F119.B14 R2.F119.B15 R2.F118.B0 R2.F118.B1 R2.F118.B2 R2.F118.B3 R2.F118.B4 R2.F118.B5 R2.F118.B6 R2.F118.B7 R2.F118.B8 R2.F118.B9 R2.F118.B10 R2.F118.B11 R2.F118.B12 R2.F118.B13 R2.F118.B14 R2.F118.B15 R2.F117.B0 R2.F117.B1 R2.F117.B2 R2.F117.B3 R2.F117.B4 R2.F117.B5 R2.F117.B6 R2.F117.B7 R2.F117.B8 R2.F117.B9 R2.F117.B10 R2.F117.B11 R2.F117.B12 R2.F117.B13 R2.F117.B14 R2.F117.B15 R2.F116.B0 R2.F116.B1 R2.F116.B2 R2.F116.B3 R2.F116.B4 R2.F116.B5 R2.F116.B6 R2.F116.B7 R2.F116.B8 R2.F116.B9 R2.F116.B10 R2.F116.B11 R2.F116.B12 R2.F116.B13 R2.F116.B14 R2.F116.B15 R2.F115.B0 R2.F115.B1 R2.F115.B2 R2.F115.B3 R2.F115.B4 R2.F115.B5 R2.F115.B6 R2.F115.B7 R2.F115.B8 R2.F115.B9 R2.F115.B10 R2.F115.B11 R2.F115.B12 R2.F115.B13 R2.F115.B14 R2.F115.B15 R2.F114.B0 R2.F114.B1 R2.F114.B2 R2.F114.B3 R2.F114.B4 R2.F114.B5 R2.F114.B6 R2.F114.B7 R2.F114.B8 R2.F114.B9 R2.F114.B10 R2.F114.B11 R2.F114.B12 R2.F114.B13 R2.F114.B14 R2.F114.B15 R2.F113.B0 R2.F113.B1 R2.F113.B2 R2.F113.B3 R2.F113.B4 R2.F113.B5 R2.F113.B6 R2.F113.B7 R2.F113.B8 R2.F113.B9 R2.F113.B10 R2.F113.B11 R2.F113.B12 R2.F113.B13 R2.F113.B14 R2.F113.B15 R2.F112.B0 R2.F112.B1 R2.F112.B2 R2.F112.B3 R2.F112.B4 R2.F112.B5 R2.F112.B6 R2.F112.B7 R2.F112.B8 R2.F112.B9 R2.F112.B10 R2.F112.B11 R2.F112.B12 R2.F112.B13 R2.F112.B14 R2.F112.B15 R2.F111.B0 R2.F111.B1 R2.F111.B2 R2.F111.B3 R2.F111.B4 R2.F111.B5 R2.F111.B6 R2.F111.B7 R2.F111.B8 R2.F111.B9 R2.F111.B10 R2.F111.B11 R2.F111.B12 R2.F111.B13 R2.F111.B14 R2.F111.B15 R2.F110.B0 R2.F110.B1 R2.F110.B2 R2.F110.B3 R2.F110.B4 R2.F110.B5 R2.F110.B6 R2.F110.B7 R2.F110.B8 R2.F110.B9 R2.F110.B10 R2.F110.B11 R2.F110.B12 R2.F110.B13 R2.F110.B14 R2.F110.B15 R2.F109.B0 R2.F109.B1 R2.F109.B2 R2.F109.B3 R2.F109.B4 R2.F109.B5 R2.F109.B6 R2.F109.B7 R2.F109.B8 R2.F109.B9 R2.F109.B10 R2.F109.B11 R2.F109.B12 R2.F109.B13 R2.F109.B14 R2.F109.B15 R2.F108.B0 R2.F108.B1 R2.F108.B2 R2.F108.B3 R2.F108.B4 R2.F108.B5 R2.F108.B6 R2.F108.B7 R2.F108.B8 R2.F108.B9 R2.F108.B10 R2.F108.B11 R2.F108.B12 R2.F108.B13 R2.F108.B14 R2.F108.B15 R2.F107.B0 R2.F107.B1 R2.F107.B2 R2.F107.B3 R2.F107.B4 R2.F107.B5 R2.F107.B6 R2.F107.B7 R2.F107.B8 R2.F107.B9 R2.F107.B10 R2.F107.B11 R2.F107.B12 R2.F107.B13 R2.F107.B14 R2.F107.B15 R2.F106.B0 R2.F106.B1 R2.F106.B2 R2.F106.B3 R2.F106.B4 R2.F106.B5 R2.F106.B6 R2.F106.B7 R2.F106.B8 R2.F106.B9 R2.F106.B10 R2.F106.B11 R2.F106.B12 R2.F106.B13 R2.F106.B14 R2.F106.B15 R2.F105.B0 R2.F105.B1 R2.F105.B2 R2.F105.B3 R2.F105.B4 R2.F105.B5 R2.F105.B6 R2.F105.B7 R2.F105.B8 R2.F105.B9 R2.F105.B10 R2.F105.B11 R2.F105.B12 R2.F105.B13 R2.F105.B14 R2.F105.B15 R2.F104.B0 R2.F104.B1 R2.F104.B2 R2.F104.B3 R2.F104.B4 R2.F104.B5 R2.F104.B6 R2.F104.B7 R2.F104.B8 R2.F104.B9 R2.F104.B10 R2.F104.B11 R2.F104.B12 R2.F104.B13 R2.F104.B14 R2.F104.B15 R2.F103.B0 R2.F103.B1 R2.F103.B2 R2.F103.B3 R2.F103.B4 R2.F103.B5 R2.F103.B6 R2.F103.B7 R2.F103.B8 R2.F103.B9 R2.F103.B10 R2.F103.B11 R2.F103.B12 R2.F103.B13 R2.F103.B14 R2.F103.B15 R2.F102.B0 R2.F102.B1 R2.F102.B2 R2.F102.B3 R2.F102.B4 R2.F102.B5 R2.F102.B6 R2.F102.B7 R2.F102.B8 R2.F102.B9 R2.F102.B10 R2.F102.B11 R2.F102.B12 R2.F102.B13 R2.F102.B14 R2.F102.B15 R2.F101.B0 R2.F101.B1 R2.F101.B2 R2.F101.B3 R2.F101.B4 R2.F101.B5 R2.F101.B6 R2.F101.B7 R2.F101.B8 R2.F101.B9 R2.F101.B10 R2.F101.B11 R2.F101.B12 R2.F101.B13 R2.F101.B14 R2.F101.B15 R2.F100.B0 R2.F100.B1 R2.F100.B2 R2.F100.B3 R2.F100.B4 R2.F100.B5 R2.F100.B6 R2.F100.B7 R2.F100.B8 R2.F100.B9 R2.F100.B10 R2.F100.B11 R2.F100.B12 R2.F100.B13 R2.F100.B14 R2.F100.B15 R2.F99.B0 R2.F99.B1 R2.F99.B2 R2.F99.B3 R2.F99.B4 R2.F99.B5 R2.F99.B6 R2.F99.B7 R2.F99.B8 R2.F99.B9 R2.F99.B10 R2.F99.B11 R2.F99.B12 R2.F99.B13 R2.F99.B14 R2.F99.B15 R2.F98.B0 R2.F98.B1 R2.F98.B2 R2.F98.B3 R2.F98.B4 R2.F98.B5 R2.F98.B6 R2.F98.B7 R2.F98.B8 R2.F98.B9 R2.F98.B10 R2.F98.B11 R2.F98.B12 R2.F98.B13 R2.F98.B14 R2.F98.B15 R2.F97.B0 R2.F97.B1 R2.F97.B2 R2.F97.B3 R2.F97.B4 R2.F97.B5 R2.F97.B6 R2.F97.B7 R2.F97.B8 R2.F97.B9 R2.F97.B10 R2.F97.B11 R2.F97.B12 R2.F97.B13 R2.F97.B14 R2.F97.B15 R2.F96.B0 R2.F96.B1 R2.F96.B2 R2.F96.B3 R2.F96.B4 R2.F96.B5 R2.F96.B6 R2.F96.B7 R2.F96.B8 R2.F96.B9 R2.F96.B10 R2.F96.B11 R2.F96.B12 R2.F96.B13 R2.F96.B14 R2.F96.B15 R2.F95.B0 R2.F95.B1 R2.F95.B2 R2.F95.B3 R2.F95.B4 R2.F95.B5 R2.F95.B6 R2.F95.B7 R2.F95.B8 R2.F95.B9 R2.F95.B10 R2.F95.B11 R2.F95.B12 R2.F95.B13 R2.F95.B14 R2.F95.B15 R2.F94.B0 R2.F94.B1 R2.F94.B2 R2.F94.B3 R2.F94.B4 R2.F94.B5 R2.F94.B6 R2.F94.B7 R2.F94.B8 R2.F94.B9 R2.F94.B10 R2.F94.B11 R2.F94.B12 R2.F94.B13 R2.F94.B14 R2.F94.B15 R2.F93.B0 R2.F93.B1 R2.F93.B2 R2.F93.B3 R2.F93.B4 R2.F93.B5 R2.F93.B6 R2.F93.B7 R2.F93.B8 R2.F93.B9 R2.F93.B10 R2.F93.B11 R2.F93.B12 R2.F93.B13 R2.F93.B14 R2.F93.B15 R2.F92.B0 R2.F92.B1 R2.F92.B2 R2.F92.B3 R2.F92.B4 R2.F92.B5 R2.F92.B6 R2.F92.B7 R2.F92.B8 R2.F92.B9 R2.F92.B10 R2.F92.B11 R2.F92.B12 R2.F92.B13 R2.F92.B14 R2.F92.B15 R2.F91.B0 R2.F91.B1 R2.F91.B2 R2.F91.B3 R2.F91.B4 R2.F91.B5 R2.F91.B6 R2.F91.B7 R2.F91.B8 R2.F91.B9 R2.F91.B10 R2.F91.B11 R2.F91.B12 R2.F91.B13 R2.F91.B14 R2.F91.B15 R2.F90.B0 R2.F90.B1 R2.F90.B2 R2.F90.B3 R2.F90.B4 R2.F90.B5 R2.F90.B6 R2.F90.B7 R2.F90.B8 R2.F90.B9 R2.F90.B10 R2.F90.B11 R2.F90.B12 R2.F90.B13 R2.F90.B14 R2.F90.B15 R2.F89.B0 R2.F89.B1 R2.F89.B2 R2.F89.B3 R2.F89.B4 R2.F89.B5 R2.F89.B6 R2.F89.B7 R2.F89.B8 R2.F89.B9 R2.F89.B10 R2.F89.B11 R2.F89.B12 R2.F89.B13 R2.F89.B14 R2.F89.B15 R2.F88.B0 R2.F88.B1 R2.F88.B2 R2.F88.B3 R2.F88.B4 R2.F88.B5 R2.F88.B6 R2.F88.B7 R2.F88.B8 R2.F88.B9 R2.F88.B10 R2.F88.B11 R2.F88.B12 R2.F88.B13 R2.F88.B14 R2.F88.B15 R2.F87.B0 R2.F87.B1 R2.F87.B2 R2.F87.B3 R2.F87.B4 R2.F87.B5 R2.F87.B6 R2.F87.B7 R2.F87.B8 R2.F87.B9 R2.F87.B10 R2.F87.B11 R2.F87.B12 R2.F87.B13 R2.F87.B14 R2.F87.B15 R2.F86.B0 R2.F86.B1 R2.F86.B2 R2.F86.B3 R2.F86.B4 R2.F86.B5 R2.F86.B6 R2.F86.B7 R2.F86.B8 R2.F86.B9 R2.F86.B10 R2.F86.B11 R2.F86.B12 R2.F86.B13 R2.F86.B14 R2.F86.B15 R2.F85.B0 R2.F85.B1 R2.F85.B2 R2.F85.B3 R2.F85.B4 R2.F85.B5 R2.F85.B6 R2.F85.B7 R2.F85.B8 R2.F85.B9 R2.F85.B10 R2.F85.B11 R2.F85.B12 R2.F85.B13 R2.F85.B14 R2.F85.B15 R2.F84.B0 R2.F84.B1 R2.F84.B2 R2.F84.B3 R2.F84.B4 R2.F84.B5 R2.F84.B6 R2.F84.B7 R2.F84.B8 R2.F84.B9 R2.F84.B10 R2.F84.B11 R2.F84.B12 R2.F84.B13 R2.F84.B14 R2.F84.B15 R2.F83.B0 R2.F83.B1 R2.F83.B2 R2.F83.B3 R2.F83.B4 R2.F83.B5 R2.F83.B6 R2.F83.B7 R2.F83.B8 R2.F83.B9 R2.F83.B10 R2.F83.B11 R2.F83.B12 R2.F83.B13 R2.F83.B14 R2.F83.B15 R2.F82.B0 R2.F82.B1 R2.F82.B2 R2.F82.B3 R2.F82.B4 R2.F82.B5 R2.F82.B6 R2.F82.B7 R2.F82.B8 R2.F82.B9 R2.F82.B10 R2.F82.B11 R2.F82.B12 R2.F82.B13 R2.F82.B14 R2.F82.B15 R2.F81.B0 R2.F81.B1 R2.F81.B2 R2.F81.B3 R2.F81.B4 R2.F81.B5 R2.F81.B6 R2.F81.B7 R2.F81.B8 R2.F81.B9 R2.F81.B10 R2.F81.B11 R2.F81.B12 R2.F81.B13 R2.F81.B14 R2.F81.B15 R2.F80.B0 R2.F80.B1 R2.F80.B2 R2.F80.B3 R2.F80.B4 R2.F80.B5 R2.F80.B6 R2.F80.B7 R2.F80.B8 R2.F80.B9 R2.F80.B10 R2.F80.B11 R2.F80.B12 R2.F80.B13 R2.F80.B14 R2.F80.B15 R2.F79.B0 R2.F79.B1 R2.F79.B2 R2.F79.B3 R2.F79.B4 R2.F79.B5 R2.F79.B6 R2.F79.B7 R2.F79.B8 R2.F79.B9 R2.F79.B10 R2.F79.B11 R2.F79.B12 R2.F79.B13 R2.F79.B14 R2.F79.B15 R2.F78.B0 R2.F78.B1 R2.F78.B2 R2.F78.B3 R2.F78.B4 R2.F78.B5 R2.F78.B6 R2.F78.B7 R2.F78.B8 R2.F78.B9 R2.F78.B10 R2.F78.B11 R2.F78.B12 R2.F78.B13 R2.F78.B14 R2.F78.B15 R2.F77.B0 R2.F77.B1 R2.F77.B2 R2.F77.B3 R2.F77.B4 R2.F77.B5 R2.F77.B6 R2.F77.B7 R2.F77.B8 R2.F77.B9 R2.F77.B10 R2.F77.B11 R2.F77.B12 R2.F77.B13 R2.F77.B14 R2.F77.B15 R2.F76.B0 R2.F76.B1 R2.F76.B2 R2.F76.B3 R2.F76.B4 R2.F76.B5 R2.F76.B6 R2.F76.B7 R2.F76.B8 R2.F76.B9 R2.F76.B10 R2.F76.B11 R2.F76.B12 R2.F76.B13 R2.F76.B14 R2.F76.B15 R2.F75.B0 R2.F75.B1 R2.F75.B2 R2.F75.B3 R2.F75.B4 R2.F75.B5 R2.F75.B6 R2.F75.B7 R2.F75.B8 R2.F75.B9 R2.F75.B10 R2.F75.B11 R2.F75.B12 R2.F75.B13 R2.F75.B14 R2.F75.B15 R2.F74.B0 R2.F74.B1 R2.F74.B2 R2.F74.B3 R2.F74.B4 R2.F74.B5 R2.F74.B6 R2.F74.B7 R2.F74.B8 R2.F74.B9 R2.F74.B10 R2.F74.B11 R2.F74.B12 R2.F74.B13 R2.F74.B14 R2.F74.B15 R2.F73.B0 R2.F73.B1 R2.F73.B2 R2.F73.B3 R2.F73.B4 R2.F73.B5 R2.F73.B6 R2.F73.B7 R2.F73.B8 R2.F73.B9 R2.F73.B10 R2.F73.B11 R2.F73.B12 R2.F73.B13 R2.F73.B14 R2.F73.B15 R2.F72.B0 R2.F72.B1 R2.F72.B2 R2.F72.B3 R2.F72.B4 R2.F72.B5 R2.F72.B6 R2.F72.B7 R2.F72.B8 R2.F72.B9 R2.F72.B10 R2.F72.B11 R2.F72.B12 R2.F72.B13 R2.F72.B14 R2.F72.B15 R2.F71.B0 R2.F71.B1 R2.F71.B2 R2.F71.B3 R2.F71.B4 R2.F71.B5 R2.F71.B6 R2.F71.B7 R2.F71.B8 R2.F71.B9 R2.F71.B10 R2.F71.B11 R2.F71.B12 R2.F71.B13 R2.F71.B14 R2.F71.B15 R2.F70.B0 R2.F70.B1 R2.F70.B2 R2.F70.B3 R2.F70.B4 R2.F70.B5 R2.F70.B6 R2.F70.B7 R2.F70.B8 R2.F70.B9 R2.F70.B10 R2.F70.B11 R2.F70.B12 R2.F70.B13 R2.F70.B14 R2.F70.B15 R2.F69.B0 R2.F69.B1 R2.F69.B2 R2.F69.B3 R2.F69.B4 R2.F69.B5 R2.F69.B6 R2.F69.B7 R2.F69.B8 R2.F69.B9 R2.F69.B10 R2.F69.B11 R2.F69.B12 R2.F69.B13 R2.F69.B14 R2.F69.B15 R2.F68.B0 R2.F68.B1 R2.F68.B2 R2.F68.B3 R2.F68.B4 R2.F68.B5 R2.F68.B6 R2.F68.B7 R2.F68.B8 R2.F68.B9 R2.F68.B10 R2.F68.B11 R2.F68.B12 R2.F68.B13 R2.F68.B14 R2.F68.B15 R2.F67.B0 R2.F67.B1 R2.F67.B2 R2.F67.B3 R2.F67.B4 R2.F67.B5 R2.F67.B6 R2.F67.B7 R2.F67.B8 R2.F67.B9 R2.F67.B10 R2.F67.B11 R2.F67.B12 R2.F67.B13 R2.F67.B14 R2.F67.B15 R2.F66.B0 R2.F66.B1 R2.F66.B2 R2.F66.B3 R2.F66.B4 R2.F66.B5 R2.F66.B6 R2.F66.B7 R2.F66.B8 R2.F66.B9 R2.F66.B10 R2.F66.B11 R2.F66.B12 R2.F66.B13 R2.F66.B14 R2.F66.B15 R2.F65.B0 R2.F65.B1 R2.F65.B2 R2.F65.B3 R2.F65.B4 R2.F65.B5 R2.F65.B6 R2.F65.B7 R2.F65.B8 R2.F65.B9 R2.F65.B10 R2.F65.B11 R2.F65.B12 R2.F65.B13 R2.F65.B14 R2.F65.B15 R2.F64.B0 R2.F64.B1 R2.F64.B2 R2.F64.B3 R2.F64.B4 R2.F64.B5 R2.F64.B6 R2.F64.B7 R2.F64.B8 R2.F64.B9 R2.F64.B10 R2.F64.B11 R2.F64.B12 R2.F64.B13 R2.F64.B14 R2.F64.B15 R2.F63.B0 R2.F63.B1 R2.F63.B2 R2.F63.B3 R2.F63.B4 R2.F63.B5 R2.F63.B6 R2.F63.B7 R2.F63.B8 R2.F63.B9 R2.F63.B10 R2.F63.B11 R2.F63.B12 R2.F63.B13 R2.F63.B14 R2.F63.B15 R2.F62.B0 R2.F62.B1 R2.F62.B2 R2.F62.B3 R2.F62.B4 R2.F62.B5 R2.F62.B6 R2.F62.B7 R2.F62.B8 R2.F62.B9 R2.F62.B10 R2.F62.B11 R2.F62.B12 R2.F62.B13 R2.F62.B14 R2.F62.B15 R2.F61.B0 R2.F61.B1 R2.F61.B2 R2.F61.B3 R2.F61.B4 R2.F61.B5 R2.F61.B6 R2.F61.B7 R2.F61.B8 R2.F61.B9 R2.F61.B10 R2.F61.B11 R2.F61.B12 R2.F61.B13 R2.F61.B14 R2.F61.B15 R2.F60.B0 R2.F60.B1 R2.F60.B2 R2.F60.B3 R2.F60.B4 R2.F60.B5 R2.F60.B6 R2.F60.B7 R2.F60.B8 R2.F60.B9 R2.F60.B10 R2.F60.B11 R2.F60.B12 R2.F60.B13 R2.F60.B14 R2.F60.B15 R2.F59.B0 R2.F59.B1 R2.F59.B2 R2.F59.B3 R2.F59.B4 R2.F59.B5 R2.F59.B6 R2.F59.B7 R2.F59.B8 R2.F59.B9 R2.F59.B10 R2.F59.B11 R2.F59.B12 R2.F59.B13 R2.F59.B14 R2.F59.B15 R2.F58.B0 R2.F58.B1 R2.F58.B2 R2.F58.B3 R2.F58.B4 R2.F58.B5 R2.F58.B6 R2.F58.B7 R2.F58.B8 R2.F58.B9 R2.F58.B10 R2.F58.B11 R2.F58.B12 R2.F58.B13 R2.F58.B14 R2.F58.B15 R2.F57.B0 R2.F57.B1 R2.F57.B2 R2.F57.B3 R2.F57.B4 R2.F57.B5 R2.F57.B6 R2.F57.B7 R2.F57.B8 R2.F57.B9 R2.F57.B10 R2.F57.B11 R2.F57.B12 R2.F57.B13 R2.F57.B14 R2.F57.B15 R2.F56.B0 R2.F56.B1 R2.F56.B2 R2.F56.B3 R2.F56.B4 R2.F56.B5 R2.F56.B6 R2.F56.B7 R2.F56.B8 R2.F56.B9 R2.F56.B10 R2.F56.B11 R2.F56.B12 R2.F56.B13 R2.F56.B14 R2.F56.B15 R2.F55.B0 R2.F55.B1 R2.F55.B2 R2.F55.B3 R2.F55.B4 R2.F55.B5 R2.F55.B6 R2.F55.B7 R2.F55.B8 R2.F55.B9 R2.F55.B10 R2.F55.B11 R2.F55.B12 R2.F55.B13 R2.F55.B14 R2.F55.B15 R2.F54.B0 R2.F54.B1 R2.F54.B2 R2.F54.B3 R2.F54.B4 R2.F54.B5 R2.F54.B6 R2.F54.B7 R2.F54.B8 R2.F54.B9 R2.F54.B10 R2.F54.B11 R2.F54.B12 R2.F54.B13 R2.F54.B14 R2.F54.B15 R2.F53.B0 R2.F53.B1 R2.F53.B2 R2.F53.B3 R2.F53.B4 R2.F53.B5 R2.F53.B6 R2.F53.B7 R2.F53.B8 R2.F53.B9 R2.F53.B10 R2.F53.B11 R2.F53.B12 R2.F53.B13 R2.F53.B14 R2.F53.B15 R2.F52.B0 R2.F52.B1 R2.F52.B2 R2.F52.B3 R2.F52.B4 R2.F52.B5 R2.F52.B6 R2.F52.B7 R2.F52.B8 R2.F52.B9 R2.F52.B10 R2.F52.B11 R2.F52.B12 R2.F52.B13 R2.F52.B14 R2.F52.B15 R2.F51.B0 R2.F51.B1 R2.F51.B2 R2.F51.B3 R2.F51.B4 R2.F51.B5 R2.F51.B6 R2.F51.B7 R2.F51.B8 R2.F51.B9 R2.F51.B10 R2.F51.B11 R2.F51.B12 R2.F51.B13 R2.F51.B14 R2.F51.B15 R2.F50.B0 R2.F50.B1 R2.F50.B2 R2.F50.B3 R2.F50.B4 R2.F50.B5 R2.F50.B6 R2.F50.B7 R2.F50.B8 R2.F50.B9 R2.F50.B10 R2.F50.B11 R2.F50.B12 R2.F50.B13 R2.F50.B14 R2.F50.B15 R2.F49.B0 R2.F49.B1 R2.F49.B2 R2.F49.B3 R2.F49.B4 R2.F49.B5 R2.F49.B6 R2.F49.B7 R2.F49.B8 R2.F49.B9 R2.F49.B10 R2.F49.B11 R2.F49.B12 R2.F49.B13 R2.F49.B14 R2.F49.B15 R2.F48.B0 R2.F48.B1 R2.F48.B2 R2.F48.B3 R2.F48.B4 R2.F48.B5 R2.F48.B6 R2.F48.B7 R2.F48.B8 R2.F48.B9 R2.F48.B10 R2.F48.B11 R2.F48.B12 R2.F48.B13 R2.F48.B14 R2.F48.B15 R2.F47.B0 R2.F47.B1 R2.F47.B2 R2.F47.B3 R2.F47.B4 R2.F47.B5 R2.F47.B6 R2.F47.B7 R2.F47.B8 R2.F47.B9 R2.F47.B10 R2.F47.B11 R2.F47.B12 R2.F47.B13 R2.F47.B14 R2.F47.B15 R2.F46.B0 R2.F46.B1 R2.F46.B2 R2.F46.B3 R2.F46.B4 R2.F46.B5 R2.F46.B6 R2.F46.B7 R2.F46.B8 R2.F46.B9 R2.F46.B10 R2.F46.B11 R2.F46.B12 R2.F46.B13 R2.F46.B14 R2.F46.B15 R2.F45.B0 R2.F45.B1 R2.F45.B2 R2.F45.B3 R2.F45.B4 R2.F45.B5 R2.F45.B6 R2.F45.B7 R2.F45.B8 R2.F45.B9 R2.F45.B10 R2.F45.B11 R2.F45.B12 R2.F45.B13 R2.F45.B14 R2.F45.B15 R2.F44.B0 R2.F44.B1 R2.F44.B2 R2.F44.B3 R2.F44.B4 R2.F44.B5 R2.F44.B6 R2.F44.B7 R2.F44.B8 R2.F44.B9 R2.F44.B10 R2.F44.B11 R2.F44.B12 R2.F44.B13 R2.F44.B14 R2.F44.B15 R2.F43.B0 R2.F43.B1 R2.F43.B2 R2.F43.B3 R2.F43.B4 R2.F43.B5 R2.F43.B6 R2.F43.B7 R2.F43.B8 R2.F43.B9 R2.F43.B10 R2.F43.B11 R2.F43.B12 R2.F43.B13 R2.F43.B14 R2.F43.B15 R2.F42.B0 R2.F42.B1 R2.F42.B2 R2.F42.B3 R2.F42.B4 R2.F42.B5 R2.F42.B6 R2.F42.B7 R2.F42.B8 R2.F42.B9 R2.F42.B10 R2.F42.B11 R2.F42.B12 R2.F42.B13 R2.F42.B14 R2.F42.B15 R2.F41.B0 R2.F41.B1 R2.F41.B2 R2.F41.B3 R2.F41.B4 R2.F41.B5 R2.F41.B6 R2.F41.B7 R2.F41.B8 R2.F41.B9 R2.F41.B10 R2.F41.B11 R2.F41.B12 R2.F41.B13 R2.F41.B14 R2.F41.B15 R2.F40.B0 R2.F40.B1 R2.F40.B2 R2.F40.B3 R2.F40.B4 R2.F40.B5 R2.F40.B6 R2.F40.B7 R2.F40.B8 R2.F40.B9 R2.F40.B10 R2.F40.B11 R2.F40.B12 R2.F40.B13 R2.F40.B14 R2.F40.B15 R2.F39.B0 R2.F39.B1 R2.F39.B2 R2.F39.B3 R2.F39.B4 R2.F39.B5 R2.F39.B6 R2.F39.B7 R2.F39.B8 R2.F39.B9 R2.F39.B10 R2.F39.B11 R2.F39.B12 R2.F39.B13 R2.F39.B14 R2.F39.B15 R2.F38.B0 R2.F38.B1 R2.F38.B2 R2.F38.B3 R2.F38.B4 R2.F38.B5 R2.F38.B6 R2.F38.B7 R2.F38.B8 R2.F38.B9 R2.F38.B10 R2.F38.B11 R2.F38.B12 R2.F38.B13 R2.F38.B14 R2.F38.B15 R2.F37.B0 R2.F37.B1 R2.F37.B2 R2.F37.B3 R2.F37.B4 R2.F37.B5 R2.F37.B6 R2.F37.B7 R2.F37.B8 R2.F37.B9 R2.F37.B10 R2.F37.B11 R2.F37.B12 R2.F37.B13 R2.F37.B14 R2.F37.B15 R2.F36.B0 R2.F36.B1 R2.F36.B2 R2.F36.B3 R2.F36.B4 R2.F36.B5 R2.F36.B6 R2.F36.B7 R2.F36.B8 R2.F36.B9 R2.F36.B10 R2.F36.B11 R2.F36.B12 R2.F36.B13 R2.F36.B14 R2.F36.B15 R2.F35.B0 R2.F35.B1 R2.F35.B2 R2.F35.B3 R2.F35.B4 R2.F35.B5 R2.F35.B6 R2.F35.B7 R2.F35.B8 R2.F35.B9 R2.F35.B10 R2.F35.B11 R2.F35.B12 R2.F35.B13 R2.F35.B14 R2.F35.B15 R2.F34.B0 R2.F34.B1 R2.F34.B2 R2.F34.B3 R2.F34.B4 R2.F34.B5 R2.F34.B6 R2.F34.B7 R2.F34.B8 R2.F34.B9 R2.F34.B10 R2.F34.B11 R2.F34.B12 R2.F34.B13 R2.F34.B14 R2.F34.B15 R2.F33.B0 R2.F33.B1 R2.F33.B2 R2.F33.B3 R2.F33.B4 R2.F33.B5 R2.F33.B6 R2.F33.B7 R2.F33.B8 R2.F33.B9 R2.F33.B10 R2.F33.B11 R2.F33.B12 R2.F33.B13 R2.F33.B14 R2.F33.B15 R2.F32.B0 R2.F32.B1 R2.F32.B2 R2.F32.B3 R2.F32.B4 R2.F32.B5 R2.F32.B6 R2.F32.B7 R2.F32.B8 R2.F32.B9 R2.F32.B10 R2.F32.B11 R2.F32.B12 R2.F32.B13 R2.F32.B14 R2.F32.B15 R2.F31.B0 R2.F31.B1 R2.F31.B2 R2.F31.B3 R2.F31.B4 R2.F31.B5 R2.F31.B6 R2.F31.B7 R2.F31.B8 R2.F31.B9 R2.F31.B10 R2.F31.B11 R2.F31.B12 R2.F31.B13 R2.F31.B14 R2.F31.B15 R2.F30.B0 R2.F30.B1 R2.F30.B2 R2.F30.B3 R2.F30.B4 R2.F30.B5 R2.F30.B6 R2.F30.B7 R2.F30.B8 R2.F30.B9 R2.F30.B10 R2.F30.B11 R2.F30.B12 R2.F30.B13 R2.F30.B14 R2.F30.B15 R2.F29.B0 R2.F29.B1 R2.F29.B2 R2.F29.B3 R2.F29.B4 R2.F29.B5 R2.F29.B6 R2.F29.B7 R2.F29.B8 R2.F29.B9 R2.F29.B10 R2.F29.B11 R2.F29.B12 R2.F29.B13 R2.F29.B14 R2.F29.B15 R2.F28.B0 R2.F28.B1 R2.F28.B2 R2.F28.B3 R2.F28.B4 R2.F28.B5 R2.F28.B6 R2.F28.B7 R2.F28.B8 R2.F28.B9 R2.F28.B10 R2.F28.B11 R2.F28.B12 R2.F28.B13 R2.F28.B14 R2.F28.B15 R2.F27.B0 R2.F27.B1 R2.F27.B2 R2.F27.B3 R2.F27.B4 R2.F27.B5 R2.F27.B6 R2.F27.B7 R2.F27.B8 R2.F27.B9 R2.F27.B10 R2.F27.B11 R2.F27.B12 R2.F27.B13 R2.F27.B14 R2.F27.B15 R2.F26.B0 R2.F26.B1 R2.F26.B2 R2.F26.B3 R2.F26.B4 R2.F26.B5 R2.F26.B6 R2.F26.B7 R2.F26.B8 R2.F26.B9 R2.F26.B10 R2.F26.B11 R2.F26.B12 R2.F26.B13 R2.F26.B14 R2.F26.B15 R2.F25.B0 R2.F25.B1 R2.F25.B2 R2.F25.B3 R2.F25.B4 R2.F25.B5 R2.F25.B6 R2.F25.B7 R2.F25.B8 R2.F25.B9 R2.F25.B10 R2.F25.B11 R2.F25.B12 R2.F25.B13 R2.F25.B14 R2.F25.B15 R2.F24.B0 R2.F24.B1 R2.F24.B2 R2.F24.B3 R2.F24.B4 R2.F24.B5 R2.F24.B6 R2.F24.B7 R2.F24.B8 R2.F24.B9 R2.F24.B10 R2.F24.B11 R2.F24.B12 R2.F24.B13 R2.F24.B14 R2.F24.B15 R2.F23.B0 R2.F23.B1 R2.F23.B2 R2.F23.B3 R2.F23.B4 R2.F23.B5 R2.F23.B6 R2.F23.B7 R2.F23.B8 R2.F23.B9 R2.F23.B10 R2.F23.B11 R2.F23.B12 R2.F23.B13 R2.F23.B14 R2.F23.B15 R2.F22.B0 R2.F22.B1 R2.F22.B2 R2.F22.B3 R2.F22.B4 R2.F22.B5 R2.F22.B6 R2.F22.B7 R2.F22.B8 R2.F22.B9 R2.F22.B10 R2.F22.B11 R2.F22.B12 R2.F22.B13 R2.F22.B14 R2.F22.B15 R2.F21.B0 R2.F21.B1 R2.F21.B2 R2.F21.B3 R2.F21.B4 R2.F21.B5 R2.F21.B6 R2.F21.B7 R2.F21.B8 R2.F21.B9 R2.F21.B10 R2.F21.B11 R2.F21.B12 R2.F21.B13 R2.F21.B14 R2.F21.B15 R2.F20.B0 R2.F20.B1 R2.F20.B2 R2.F20.B3 R2.F20.B4 R2.F20.B5 R2.F20.B6 R2.F20.B7 R2.F20.B8 R2.F20.B9 R2.F20.B10 R2.F20.B11 R2.F20.B12 R2.F20.B13 R2.F20.B14 R2.F20.B15 R2.F19.B0 R2.F19.B1 R2.F19.B2 R2.F19.B3 R2.F19.B4 R2.F19.B5 R2.F19.B6 R2.F19.B7 R2.F19.B8 R2.F19.B9 R2.F19.B10 R2.F19.B11 R2.F19.B12 R2.F19.B13 R2.F19.B14 R2.F19.B15 R2.F18.B0 R2.F18.B1 R2.F18.B2 R2.F18.B3 R2.F18.B4 R2.F18.B5 R2.F18.B6 R2.F18.B7 R2.F18.B8 R2.F18.B9 R2.F18.B10 R2.F18.B11 R2.F18.B12 R2.F18.B13 R2.F18.B14 R2.F18.B15 R2.F17.B0 R2.F17.B1 R2.F17.B2 R2.F17.B3 R2.F17.B4 R2.F17.B5 R2.F17.B6 R2.F17.B7 R2.F17.B8 R2.F17.B9 R2.F17.B10 R2.F17.B11 R2.F17.B12 R2.F17.B13 R2.F17.B14 R2.F17.B15 R2.F16.B0 R2.F16.B1 R2.F16.B2 R2.F16.B3 R2.F16.B4 R2.F16.B5 R2.F16.B6 R2.F16.B7 R2.F16.B8 R2.F16.B9 R2.F16.B10 R2.F16.B11 R2.F16.B12 R2.F16.B13 R2.F16.B14 R2.F16.B15 R2.F15.B0 R2.F15.B1 R2.F15.B2 R2.F15.B3 R2.F15.B4 R2.F15.B5 R2.F15.B6 R2.F15.B7 R2.F15.B8 R2.F15.B9 R2.F15.B10 R2.F15.B11 R2.F15.B12 R2.F15.B13 R2.F15.B14 R2.F15.B15 R2.F14.B0 R2.F14.B1 R2.F14.B2 R2.F14.B3 R2.F14.B4 R2.F14.B5 R2.F14.B6 R2.F14.B7 R2.F14.B8 R2.F14.B9 R2.F14.B10 R2.F14.B11 R2.F14.B12 R2.F14.B13 R2.F14.B14 R2.F14.B15 R2.F13.B0 R2.F13.B1 R2.F13.B2 R2.F13.B3 R2.F13.B4 R2.F13.B5 R2.F13.B6 R2.F13.B7 R2.F13.B8 R2.F13.B9 R2.F13.B10 R2.F13.B11 R2.F13.B12 R2.F13.B13 R2.F13.B14 R2.F13.B15 R2.F12.B0 R2.F12.B1 R2.F12.B2 R2.F12.B3 R2.F12.B4 R2.F12.B5 R2.F12.B6 R2.F12.B7 R2.F12.B8 R2.F12.B9 R2.F12.B10 R2.F12.B11 R2.F12.B12 R2.F12.B13 R2.F12.B14 R2.F12.B15 R2.F11.B0 R2.F11.B1 R2.F11.B2 R2.F11.B3 R2.F11.B4 R2.F11.B5 R2.F11.B6 R2.F11.B7 R2.F11.B8 R2.F11.B9 R2.F11.B10 R2.F11.B11 R2.F11.B12 R2.F11.B13 R2.F11.B14 R2.F11.B15 R2.F10.B0 R2.F10.B1 R2.F10.B2 R2.F10.B3 R2.F10.B4 R2.F10.B5 R2.F10.B6 R2.F10.B7 R2.F10.B8 R2.F10.B9 R2.F10.B10 R2.F10.B11 R2.F10.B12 R2.F10.B13 R2.F10.B14 R2.F10.B15 R2.F9.B0 R2.F9.B1 R2.F9.B2 R2.F9.B3 R2.F9.B4 R2.F9.B5 R2.F9.B6 R2.F9.B7 R2.F9.B8 R2.F9.B9 R2.F9.B10 R2.F9.B11 R2.F9.B12 R2.F9.B13 R2.F9.B14 R2.F9.B15 R2.F8.B0 R2.F8.B1 R2.F8.B2 R2.F8.B3 R2.F8.B4 R2.F8.B5 R2.F8.B6 R2.F8.B7 R2.F8.B8 R2.F8.B9 R2.F8.B10 R2.F8.B11 R2.F8.B12 R2.F8.B13 R2.F8.B14 R2.F8.B15 R2.F7.B0 R2.F7.B1 R2.F7.B2 R2.F7.B3 R2.F7.B4 R2.F7.B5 R2.F7.B6 R2.F7.B7 R2.F7.B8 R2.F7.B9 R2.F7.B10 R2.F7.B11 R2.F7.B12 R2.F7.B13 R2.F7.B14 R2.F7.B15 R2.F6.B0 R2.F6.B1 R2.F6.B2 R2.F6.B3 R2.F6.B4 R2.F6.B5 R2.F6.B6 R2.F6.B7 R2.F6.B8 R2.F6.B9 R2.F6.B10 R2.F6.B11 R2.F6.B12 R2.F6.B13 R2.F6.B14 R2.F6.B15 R2.F5.B0 R2.F5.B1 R2.F5.B2 R2.F5.B3 R2.F5.B4 R2.F5.B5 R2.F5.B6 R2.F5.B7 R2.F5.B8 R2.F5.B9 R2.F5.B10 R2.F5.B11 R2.F5.B12 R2.F5.B13 R2.F5.B14 R2.F5.B15 R2.F4.B0 R2.F4.B1 R2.F4.B2 R2.F4.B3 R2.F4.B4 R2.F4.B5 R2.F4.B6 R2.F4.B7 R2.F4.B8 R2.F4.B9 R2.F4.B10 R2.F4.B11 R2.F4.B12 R2.F4.B13 R2.F4.B14 R2.F4.B15 R2.F3.B0 R2.F3.B1 R2.F3.B2 R2.F3.B3 R2.F3.B4 R2.F3.B5 R2.F3.B6 R2.F3.B7 R2.F3.B8 R2.F3.B9 R2.F3.B10 R2.F3.B11 R2.F3.B12 R2.F3.B13 R2.F3.B14 R2.F3.B15 R2.F2.B0 R2.F2.B1 R2.F2.B2 R2.F2.B3 R2.F2.B4 R2.F2.B5 R2.F2.B6 R2.F2.B7 R2.F2.B8 R2.F2.B9 R2.F2.B10 R2.F2.B11 R2.F2.B12 R2.F2.B13 R2.F2.B14 R2.F2.B15 R2.F1.B0 R2.F1.B1 R2.F1.B2 R2.F1.B3 R2.F1.B4 R2.F1.B5 R2.F1.B6 R2.F1.B7 R2.F1.B8 R2.F1.B9 R2.F1.B10 R2.F1.B11 R2.F1.B12 R2.F1.B13 R2.F1.B14 R2.F1.B15 R2.F0.B0 R2.F0.B1 R2.F0.B2 R2.F0.B3 R2.F0.B4 R2.F0.B5 R2.F0.B6 R2.F0.B7 R2.F0.B8 R2.F0.B9 R2.F0.B10 R2.F0.B11 R2.F0.B12 R2.F0.B13 R2.F0.B14 R2.F0.B15 inv 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
}

bstile BRAM_P01 {
	BRAM:CASCADE_IN_RADDR: R1.F7.B7 inv 0
	BRAM:CASCADE_IN_WADDR: R1.F5.B7 inv 0
	BRAM:CASCADE_OUT_RADDR: R1.F6.B7 inv 0
	BRAM:CASCADE_OUT_WADDR: R1.F4.B7 inv 0
	BRAM:ENABLE: R0.F1.B7 inv 1
	BRAM:INIT: R2.F255.B0 R2.F255.B1 R2.F255.B2 R2.F255.B3 R2.F255.B4 R2.F255.B5 R2.F255.B6 R2.F255.B7 R2.F255.B8 R2.F255.B9 R2.F255.B10 R2.F255.B11 R2.F255.B12 R2.F255.B13 R2.F255.B14 R2.F255.B15 R2.F254.B0 R2.F254.B1 R2.F254.B2 R2.F254.B3 R2.F254.B4 R2.F254.B5 R2.F254.B6 R2.F254.B7 R2.F254.B8 R2.F254.B9 R2.F254.B10 R2.F254.B11 R2.F254.B12 R2.F254.B13 R2.F254.B14 R2.F254.B15 R2.F253.B0 R2.F253.B1 R2.F253.B2 R2.F253.B3 R2.F253.B4 R2.F253.B5 R2.F253.B6 R2.F253.B7 R2.F253.B8 R2.F253.B9 R2.F253.B10 R2.F253.B11 R2.F253.B12 R2.F253.B13 R2.F253.B14 R2.F253.B15 R2.F252.B0 R2.F252.B1 R2.F252.B2 R2.F252.B3 R2.F252.B4 R2.F252.B5 R2.F252.B6 R2.F252.B7 R2.F252.B8 R2.F252.B9 R2.F252.B10 R2.F252.B11 R2.F252.B12 R2.F252.B13 R2.F252.B14 R2.F252.B15 R2.F251.B0 R2.F251.B1 R2.F251.B2 R2.F251.B3 R2.F251.B4 R2.F251.B5 R2.F251.B6 R2.F251.B7 R2.F251.B8 R2.F251.B9 R2.F251.B10 R2.F251.B11 R2.F251.B12 R2.F251.B13 R2.F251.B14 R2.F251.B15 R2.F250.B0 R2.F250.B1 R2.F250.B2 R2.F250.B3 R2.F250.B4 R2.F250.B5 R2.F250.B6 R2.F250.B7 R2.F250.B8 R2.F250.B9 R2.F250.B10 R2.F250.B11 R2.F250.B12 R2.F250.B13 R2.F250.B14 R2.F250.B15 R2.F249.B0 R2.F249.B1 R2.F249.B2 R2.F249.B3 R2.F249.B4 R2.F249.B5 R2.F249.B6 R2.F249.B7 R2.F249.B8 R2.F249.B9 R2.F249.B10 R2.F249.B11 R2.F249.B12 R2.F249.B13 R2.F249.B14 R2.F249.B15 R2.F248.B0 R2.F248.B1 R2.F248.B2 R2.F248.B3 R2.F248.B4 R2.F248.B5 R2.F248.B6 R2.F248.B7 R2.F248.B8 R2.F248.B9 R2.F248.B10 R2.F248.B11 R2.F248.B12 R2.F248.B13 R2.F248.B14 R2.F248.B15 R2.F247.B0 R2.F247.B1 R2.F247.B2 R2.F247.B3 R2.F247.B4 R2.F247.B5 R2.F247.B6 R2.F247.B7 R2.F247.B8 R2.F247.B9 R2.F247.B10 R2.F247.B11 R2.F247.B12 R2.F247.B13 R2.F247.B14 R2.F247.B15 R2.F246.B0 R2.F246.B1 R2.F246.B2 R2.F246.B3 R2.F246.B4 R2.F246.B5 R2.F246.B6 R2.F246.B7 R2.F246.B8 R2.F246.B9 R2.F246.B10 R2.F246.B11 R2.F246.B12 R2.F246.B13 R2.F246.B14 R2.F246.B15 R2.F245.B0 R2.F245.B1 R2.F245.B2 R2.F245.B3 R2.F245.B4 R2.F245.B5 R2.F245.B6 R2.F245.B7 R2.F245.B8 R2.F245.B9 R2.F245.B10 R2.F245.B11 R2.F245.B12 R2.F245.B13 R2.F245.B14 R2.F245.B15 R2.F244.B0 R2.F244.B1 R2.F244.B2 R2.F244.B3 R2.F244.B4 R2.F244.B5 R2.F244.B6 R2.F244.B7 R2.F244.B8 R2.F244.B9 R2.F244.B10 R2.F244.B11 R2.F244.B12 R2.F244.B13 R2.F244.B14 R2.F244.B15 R2.F243.B0 R2.F243.B1 R2.F243.B2 R2.F243.B3 R2.F243.B4 R2.F243.B5 R2.F243.B6 R2.F243.B7 R2.F243.B8 R2.F243.B9 R2.F243.B10 R2.F243.B11 R2.F243.B12 R2.F243.B13 R2.F243.B14 R2.F243.B15 R2.F242.B0 R2.F242.B1 R2.F242.B2 R2.F242.B3 R2.F242.B4 R2.F242.B5 R2.F242.B6 R2.F242.B7 R2.F242.B8 R2.F242.B9 R2.F242.B10 R2.F242.B11 R2.F242.B12 R2.F242.B13 R2.F242.B14 R2.F242.B15 R2.F241.B0 R2.F241.B1 R2.F241.B2 R2.F241.B3 R2.F241.B4 R2.F241.B5 R2.F241.B6 R2.F241.B7 R2.F241.B8 R2.F241.B9 R2.F241.B10 R2.F241.B11 R2.F241.B12 R2.F241.B13 R2.F241.B14 R2.F241.B15 R2.F240.B0 R2.F240.B1 R2.F240.B2 R2.F240.B3 R2.F240.B4 R2.F240.B5 R2.F240.B6 R2.F240.B7 R2.F240.B8 R2.F240.B9 R2.F240.B10 R2.F240.B11 R2.F240.B12 R2.F240.B13 R2.F240.B14 R2.F240.B15 R2.F239.B0 R2.F239.B1 R2.F239.B2 R2.F239.B3 R2.F239.B4 R2.F239.B5 R2.F239.B6 R2.F239.B7 R2.F239.B8 R2.F239.B9 R2.F239.B10 R2.F239.B11 R2.F239.B12 R2.F239.B13 R2.F239.B14 R2.F239.B15 R2.F238.B0 R2.F238.B1 R2.F238.B2 R2.F238.B3 R2.F238.B4 R2.F238.B5 R2.F238.B6 R2.F238.B7 R2.F238.B8 R2.F238.B9 R2.F238.B10 R2.F238.B11 R2.F238.B12 R2.F238.B13 R2.F238.B14 R2.F238.B15 R2.F237.B0 R2.F237.B1 R2.F237.B2 R2.F237.B3 R2.F237.B4 R2.F237.B5 R2.F237.B6 R2.F237.B7 R2.F237.B8 R2.F237.B9 R2.F237.B10 R2.F237.B11 R2.F237.B12 R2.F237.B13 R2.F237.B14 R2.F237.B15 R2.F236.B0 R2.F236.B1 R2.F236.B2 R2.F236.B3 R2.F236.B4 R2.F236.B5 R2.F236.B6 R2.F236.B7 R2.F236.B8 R2.F236.B9 R2.F236.B10 R2.F236.B11 R2.F236.B12 R2.F236.B13 R2.F236.B14 R2.F236.B15 R2.F235.B0 R2.F235.B1 R2.F235.B2 R2.F235.B3 R2.F235.B4 R2.F235.B5 R2.F235.B6 R2.F235.B7 R2.F235.B8 R2.F235.B9 R2.F235.B10 R2.F235.B11 R2.F235.B12 R2.F235.B13 R2.F235.B14 R2.F235.B15 R2.F234.B0 R2.F234.B1 R2.F234.B2 R2.F234.B3 R2.F234.B4 R2.F234.B5 R2.F234.B6 R2.F234.B7 R2.F234.B8 R2.F234.B9 R2.F234.B10 R2.F234.B11 R2.F234.B12 R2.F234.B13 R2.F234.B14 R2.F234.B15 R2.F233.B0 R2.F233.B1 R2.F233.B2 R2.F233.B3 R2.F233.B4 R2.F233.B5 R2.F233.B6 R2.F233.B7 R2.F233.B8 R2.F233.B9 R2.F233.B10 R2.F233.B11 R2.F233.B12 R2.F233.B13 R2.F233.B14 R2.F233.B15 R2.F232.B0 R2.F232.B1 R2.F232.B2 R2.F232.B3 R2.F232.B4 R2.F232.B5 R2.F232.B6 R2.F232.B7 R2.F232.B8 R2.F232.B9 R2.F232.B10 R2.F232.B11 R2.F232.B12 R2.F232.B13 R2.F232.B14 R2.F232.B15 R2.F231.B0 R2.F231.B1 R2.F231.B2 R2.F231.B3 R2.F231.B4 R2.F231.B5 R2.F231.B6 R2.F231.B7 R2.F231.B8 R2.F231.B9 R2.F231.B10 R2.F231.B11 R2.F231.B12 R2.F231.B13 R2.F231.B14 R2.F231.B15 R2.F230.B0 R2.F230.B1 R2.F230.B2 R2.F230.B3 R2.F230.B4 R2.F230.B5 R2.F230.B6 R2.F230.B7 R2.F230.B8 R2.F230.B9 R2.F230.B10 R2.F230.B11 R2.F230.B12 R2.F230.B13 R2.F230.B14 R2.F230.B15 R2.F229.B0 R2.F229.B1 R2.F229.B2 R2.F229.B3 R2.F229.B4 R2.F229.B5 R2.F229.B6 R2.F229.B7 R2.F229.B8 R2.F229.B9 R2.F229.B10 R2.F229.B11 R2.F229.B12 R2.F229.B13 R2.F229.B14 R2.F229.B15 R2.F228.B0 R2.F228.B1 R2.F228.B2 R2.F228.B3 R2.F228.B4 R2.F228.B5 R2.F228.B6 R2.F228.B7 R2.F228.B8 R2.F228.B9 R2.F228.B10 R2.F228.B11 R2.F228.B12 R2.F228.B13 R2.F228.B14 R2.F228.B15 R2.F227.B0 R2.F227.B1 R2.F227.B2 R2.F227.B3 R2.F227.B4 R2.F227.B5 R2.F227.B6 R2.F227.B7 R2.F227.B8 R2.F227.B9 R2.F227.B10 R2.F227.B11 R2.F227.B12 R2.F227.B13 R2.F227.B14 R2.F227.B15 R2.F226.B0 R2.F226.B1 R2.F226.B2 R2.F226.B3 R2.F226.B4 R2.F226.B5 R2.F226.B6 R2.F226.B7 R2.F226.B8 R2.F226.B9 R2.F226.B10 R2.F226.B11 R2.F226.B12 R2.F226.B13 R2.F226.B14 R2.F226.B15 R2.F225.B0 R2.F225.B1 R2.F225.B2 R2.F225.B3 R2.F225.B4 R2.F225.B5 R2.F225.B6 R2.F225.B7 R2.F225.B8 R2.F225.B9 R2.F225.B10 R2.F225.B11 R2.F225.B12 R2.F225.B13 R2.F225.B14 R2.F225.B15 R2.F224.B0 R2.F224.B1 R2.F224.B2 R2.F224.B3 R2.F224.B4 R2.F224.B5 R2.F224.B6 R2.F224.B7 R2.F224.B8 R2.F224.B9 R2.F224.B10 R2.F224.B11 R2.F224.B12 R2.F224.B13 R2.F224.B14 R2.F224.B15 R2.F223.B0 R2.F223.B1 R2.F223.B2 R2.F223.B3 R2.F223.B4 R2.F223.B5 R2.F223.B6 R2.F223.B7 R2.F223.B8 R2.F223.B9 R2.F223.B10 R2.F223.B11 R2.F223.B12 R2.F223.B13 R2.F223.B14 R2.F223.B15 R2.F222.B0 R2.F222.B1 R2.F222.B2 R2.F222.B3 R2.F222.B4 R2.F222.B5 R2.F222.B6 R2.F222.B7 R2.F222.B8 R2.F222.B9 R2.F222.B10 R2.F222.B11 R2.F222.B12 R2.F222.B13 R2.F222.B14 R2.F222.B15 R2.F221.B0 R2.F221.B1 R2.F221.B2 R2.F221.B3 R2.F221.B4 R2.F221.B5 R2.F221.B6 R2.F221.B7 R2.F221.B8 R2.F221.B9 R2.F221.B10 R2.F221.B11 R2.F221.B12 R2.F221.B13 R2.F221.B14 R2.F221.B15 R2.F220.B0 R2.F220.B1 R2.F220.B2 R2.F220.B3 R2.F220.B4 R2.F220.B5 R2.F220.B6 R2.F220.B7 R2.F220.B8 R2.F220.B9 R2.F220.B10 R2.F220.B11 R2.F220.B12 R2.F220.B13 R2.F220.B14 R2.F220.B15 R2.F219.B0 R2.F219.B1 R2.F219.B2 R2.F219.B3 R2.F219.B4 R2.F219.B5 R2.F219.B6 R2.F219.B7 R2.F219.B8 R2.F219.B9 R2.F219.B10 R2.F219.B11 R2.F219.B12 R2.F219.B13 R2.F219.B14 R2.F219.B15 R2.F218.B0 R2.F218.B1 R2.F218.B2 R2.F218.B3 R2.F218.B4 R2.F218.B5 R2.F218.B6 R2.F218.B7 R2.F218.B8 R2.F218.B9 R2.F218.B10 R2.F218.B11 R2.F218.B12 R2.F218.B13 R2.F218.B14 R2.F218.B15 R2.F217.B0 R2.F217.B1 R2.F217.B2 R2.F217.B3 R2.F217.B4 R2.F217.B5 R2.F217.B6 R2.F217.B7 R2.F217.B8 R2.F217.B9 R2.F217.B10 R2.F217.B11 R2.F217.B12 R2.F217.B13 R2.F217.B14 R2.F217.B15 R2.F216.B0 R2.F216.B1 R2.F216.B2 R2.F216.B3 R2.F216.B4 R2.F216.B5 R2.F216.B6 R2.F216.B7 R2.F216.B8 R2.F216.B9 R2.F216.B10 R2.F216.B11 R2.F216.B12 R2.F216.B13 R2.F216.B14 R2.F216.B15 R2.F215.B0 R2.F215.B1 R2.F215.B2 R2.F215.B3 R2.F215.B4 R2.F215.B5 R2.F215.B6 R2.F215.B7 R2.F215.B8 R2.F215.B9 R2.F215.B10 R2.F215.B11 R2.F215.B12 R2.F215.B13 R2.F215.B14 R2.F215.B15 R2.F214.B0 R2.F214.B1 R2.F214.B2 R2.F214.B3 R2.F214.B4 R2.F214.B5 R2.F214.B6 R2.F214.B7 R2.F214.B8 R2.F214.B9 R2.F214.B10 R2.F214.B11 R2.F214.B12 R2.F214.B13 R2.F214.B14 R2.F214.B15 R2.F213.B0 R2.F213.B1 R2.F213.B2 R2.F213.B3 R2.F213.B4 R2.F213.B5 R2.F213.B6 R2.F213.B7 R2.F213.B8 R2.F213.B9 R2.F213.B10 R2.F213.B11 R2.F213.B12 R2.F213.B13 R2.F213.B14 R2.F213.B15 R2.F212.B0 R2.F212.B1 R2.F212.B2 R2.F212.B3 R2.F212.B4 R2.F212.B5 R2.F212.B6 R2.F212.B7 R2.F212.B8 R2.F212.B9 R2.F212.B10 R2.F212.B11 R2.F212.B12 R2.F212.B13 R2.F212.B14 R2.F212.B15 R2.F211.B0 R2.F211.B1 R2.F211.B2 R2.F211.B3 R2.F211.B4 R2.F211.B5 R2.F211.B6 R2.F211.B7 R2.F211.B8 R2.F211.B9 R2.F211.B10 R2.F211.B11 R2.F211.B12 R2.F211.B13 R2.F211.B14 R2.F211.B15 R2.F210.B0 R2.F210.B1 R2.F210.B2 R2.F210.B3 R2.F210.B4 R2.F210.B5 R2.F210.B6 R2.F210.B7 R2.F210.B8 R2.F210.B9 R2.F210.B10 R2.F210.B11 R2.F210.B12 R2.F210.B13 R2.F210.B14 R2.F210.B15 R2.F209.B0 R2.F209.B1 R2.F209.B2 R2.F209.B3 R2.F209.B4 R2.F209.B5 R2.F209.B6 R2.F209.B7 R2.F209.B8 R2.F209.B9 R2.F209.B10 R2.F209.B11 R2.F209.B12 R2.F209.B13 R2.F209.B14 R2.F209.B15 R2.F208.B0 R2.F208.B1 R2.F208.B2 R2.F208.B3 R2.F208.B4 R2.F208.B5 R2.F208.B6 R2.F208.B7 R2.F208.B8 R2.F208.B9 R2.F208.B10 R2.F208.B11 R2.F208.B12 R2.F208.B13 R2.F208.B14 R2.F208.B15 R2.F207.B0 R2.F207.B1 R2.F207.B2 R2.F207.B3 R2.F207.B4 R2.F207.B5 R2.F207.B6 R2.F207.B7 R2.F207.B8 R2.F207.B9 R2.F207.B10 R2.F207.B11 R2.F207.B12 R2.F207.B13 R2.F207.B14 R2.F207.B15 R2.F206.B0 R2.F206.B1 R2.F206.B2 R2.F206.B3 R2.F206.B4 R2.F206.B5 R2.F206.B6 R2.F206.B7 R2.F206.B8 R2.F206.B9 R2.F206.B10 R2.F206.B11 R2.F206.B12 R2.F206.B13 R2.F206.B14 R2.F206.B15 R2.F205.B0 R2.F205.B1 R2.F205.B2 R2.F205.B3 R2.F205.B4 R2.F205.B5 R2.F205.B6 R2.F205.B7 R2.F205.B8 R2.F205.B9 R2.F205.B10 R2.F205.B11 R2.F205.B12 R2.F205.B13 R2.F205.B14 R2.F205.B15 R2.F204.B0 R2.F204.B1 R2.F204.B2 R2.F204.B3 R2.F204.B4 R2.F204.B5 R2.F204.B6 R2.F204.B7 R2.F204.B8 R2.F204.B9 R2.F204.B10 R2.F204.B11 R2.F204.B12 R2.F204.B13 R2.F204.B14 R2.F204.B15 R2.F203.B0 R2.F203.B1 R2.F203.B2 R2.F203.B3 R2.F203.B4 R2.F203.B5 R2.F203.B6 R2.F203.B7 R2.F203.B8 R2.F203.B9 R2.F203.B10 R2.F203.B11 R2.F203.B12 R2.F203.B13 R2.F203.B14 R2.F203.B15 R2.F202.B0 R2.F202.B1 R2.F202.B2 R2.F202.B3 R2.F202.B4 R2.F202.B5 R2.F202.B6 R2.F202.B7 R2.F202.B8 R2.F202.B9 R2.F202.B10 R2.F202.B11 R2.F202.B12 R2.F202.B13 R2.F202.B14 R2.F202.B15 R2.F201.B0 R2.F201.B1 R2.F201.B2 R2.F201.B3 R2.F201.B4 R2.F201.B5 R2.F201.B6 R2.F201.B7 R2.F201.B8 R2.F201.B9 R2.F201.B10 R2.F201.B11 R2.F201.B12 R2.F201.B13 R2.F201.B14 R2.F201.B15 R2.F200.B0 R2.F200.B1 R2.F200.B2 R2.F200.B3 R2.F200.B4 R2.F200.B5 R2.F200.B6 R2.F200.B7 R2.F200.B8 R2.F200.B9 R2.F200.B10 R2.F200.B11 R2.F200.B12 R2.F200.B13 R2.F200.B14 R2.F200.B15 R2.F199.B0 R2.F199.B1 R2.F199.B2 R2.F199.B3 R2.F199.B4 R2.F199.B5 R2.F199.B6 R2.F199.B7 R2.F199.B8 R2.F199.B9 R2.F199.B10 R2.F199.B11 R2.F199.B12 R2.F199.B13 R2.F199.B14 R2.F199.B15 R2.F198.B0 R2.F198.B1 R2.F198.B2 R2.F198.B3 R2.F198.B4 R2.F198.B5 R2.F198.B6 R2.F198.B7 R2.F198.B8 R2.F198.B9 R2.F198.B10 R2.F198.B11 R2.F198.B12 R2.F198.B13 R2.F198.B14 R2.F198.B15 R2.F197.B0 R2.F197.B1 R2.F197.B2 R2.F197.B3 R2.F197.B4 R2.F197.B5 R2.F197.B6 R2.F197.B7 R2.F197.B8 R2.F197.B9 R2.F197.B10 R2.F197.B11 R2.F197.B12 R2.F197.B13 R2.F197.B14 R2.F197.B15 R2.F196.B0 R2.F196.B1 R2.F196.B2 R2.F196.B3 R2.F196.B4 R2.F196.B5 R2.F196.B6 R2.F196.B7 R2.F196.B8 R2.F196.B9 R2.F196.B10 R2.F196.B11 R2.F196.B12 R2.F196.B13 R2.F196.B14 R2.F196.B15 R2.F195.B0 R2.F195.B1 R2.F195.B2 R2.F195.B3 R2.F195.B4 R2.F195.B5 R2.F195.B6 R2.F195.B7 R2.F195.B8 R2.F195.B9 R2.F195.B10 R2.F195.B11 R2.F195.B12 R2.F195.B13 R2.F195.B14 R2.F195.B15 R2.F194.B0 R2.F194.B1 R2.F194.B2 R2.F194.B3 R2.F194.B4 R2.F194.B5 R2.F194.B6 R2.F194.B7 R2.F194.B8 R2.F194.B9 R2.F194.B10 R2.F194.B11 R2.F194.B12 R2.F194.B13 R2.F194.B14 R2.F194.B15 R2.F193.B0 R2.F193.B1 R2.F193.B2 R2.F193.B3 R2.F193.B4 R2.F193.B5 R2.F193.B6 R2.F193.B7 R2.F193.B8 R2.F193.B9 R2.F193.B10 R2.F193.B11 R2.F193.B12 R2.F193.B13 R2.F193.B14 R2.F193.B15 R2.F192.B0 R2.F192.B1 R2.F192.B2 R2.F192.B3 R2.F192.B4 R2.F192.B5 R2.F192.B6 R2.F192.B7 R2.F192.B8 R2.F192.B9 R2.F192.B10 R2.F192.B11 R2.F192.B12 R2.F192.B13 R2.F192.B14 R2.F192.B15 R2.F191.B0 R2.F191.B1 R2.F191.B2 R2.F191.B3 R2.F191.B4 R2.F191.B5 R2.F191.B6 R2.F191.B7 R2.F191.B8 R2.F191.B9 R2.F191.B10 R2.F191.B11 R2.F191.B12 R2.F191.B13 R2.F191.B14 R2.F191.B15 R2.F190.B0 R2.F190.B1 R2.F190.B2 R2.F190.B3 R2.F190.B4 R2.F190.B5 R2.F190.B6 R2.F190.B7 R2.F190.B8 R2.F190.B9 R2.F190.B10 R2.F190.B11 R2.F190.B12 R2.F190.B13 R2.F190.B14 R2.F190.B15 R2.F189.B0 R2.F189.B1 R2.F189.B2 R2.F189.B3 R2.F189.B4 R2.F189.B5 R2.F189.B6 R2.F189.B7 R2.F189.B8 R2.F189.B9 R2.F189.B10 R2.F189.B11 R2.F189.B12 R2.F189.B13 R2.F189.B14 R2.F189.B15 R2.F188.B0 R2.F188.B1 R2.F188.B2 R2.F188.B3 R2.F188.B4 R2.F188.B5 R2.F188.B6 R2.F188.B7 R2.F188.B8 R2.F188.B9 R2.F188.B10 R2.F188.B11 R2.F188.B12 R2.F188.B13 R2.F188.B14 R2.F188.B15 R2.F187.B0 R2.F187.B1 R2.F187.B2 R2.F187.B3 R2.F187.B4 R2.F187.B5 R2.F187.B6 R2.F187.B7 R2.F187.B8 R2.F187.B9 R2.F187.B10 R2.F187.B11 R2.F187.B12 R2.F187.B13 R2.F187.B14 R2.F187.B15 R2.F186.B0 R2.F186.B1 R2.F186.B2 R2.F186.B3 R2.F186.B4 R2.F186.B5 R2.F186.B6 R2.F186.B7 R2.F186.B8 R2.F186.B9 R2.F186.B10 R2.F186.B11 R2.F186.B12 R2.F186.B13 R2.F186.B14 R2.F186.B15 R2.F185.B0 R2.F185.B1 R2.F185.B2 R2.F185.B3 R2.F185.B4 R2.F185.B5 R2.F185.B6 R2.F185.B7 R2.F185.B8 R2.F185.B9 R2.F185.B10 R2.F185.B11 R2.F185.B12 R2.F185.B13 R2.F185.B14 R2.F185.B15 R2.F184.B0 R2.F184.B1 R2.F184.B2 R2.F184.B3 R2.F184.B4 R2.F184.B5 R2.F184.B6 R2.F184.B7 R2.F184.B8 R2.F184.B9 R2.F184.B10 R2.F184.B11 R2.F184.B12 R2.F184.B13 R2.F184.B14 R2.F184.B15 R2.F183.B0 R2.F183.B1 R2.F183.B2 R2.F183.B3 R2.F183.B4 R2.F183.B5 R2.F183.B6 R2.F183.B7 R2.F183.B8 R2.F183.B9 R2.F183.B10 R2.F183.B11 R2.F183.B12 R2.F183.B13 R2.F183.B14 R2.F183.B15 R2.F182.B0 R2.F182.B1 R2.F182.B2 R2.F182.B3 R2.F182.B4 R2.F182.B5 R2.F182.B6 R2.F182.B7 R2.F182.B8 R2.F182.B9 R2.F182.B10 R2.F182.B11 R2.F182.B12 R2.F182.B13 R2.F182.B14 R2.F182.B15 R2.F181.B0 R2.F181.B1 R2.F181.B2 R2.F181.B3 R2.F181.B4 R2.F181.B5 R2.F181.B6 R2.F181.B7 R2.F181.B8 R2.F181.B9 R2.F181.B10 R2.F181.B11 R2.F181.B12 R2.F181.B13 R2.F181.B14 R2.F181.B15 R2.F180.B0 R2.F180.B1 R2.F180.B2 R2.F180.B3 R2.F180.B4 R2.F180.B5 R2.F180.B6 R2.F180.B7 R2.F180.B8 R2.F180.B9 R2.F180.B10 R2.F180.B11 R2.F180.B12 R2.F180.B13 R2.F180.B14 R2.F180.B15 R2.F179.B0 R2.F179.B1 R2.F179.B2 R2.F179.B3 R2.F179.B4 R2.F179.B5 R2.F179.B6 R2.F179.B7 R2.F179.B8 R2.F179.B9 R2.F179.B10 R2.F179.B11 R2.F179.B12 R2.F179.B13 R2.F179.B14 R2.F179.B15 R2.F178.B0 R2.F178.B1 R2.F178.B2 R2.F178.B3 R2.F178.B4 R2.F178.B5 R2.F178.B6 R2.F178.B7 R2.F178.B8 R2.F178.B9 R2.F178.B10 R2.F178.B11 R2.F178.B12 R2.F178.B13 R2.F178.B14 R2.F178.B15 R2.F177.B0 R2.F177.B1 R2.F177.B2 R2.F177.B3 R2.F177.B4 R2.F177.B5 R2.F177.B6 R2.F177.B7 R2.F177.B8 R2.F177.B9 R2.F177.B10 R2.F177.B11 R2.F177.B12 R2.F177.B13 R2.F177.B14 R2.F177.B15 R2.F176.B0 R2.F176.B1 R2.F176.B2 R2.F176.B3 R2.F176.B4 R2.F176.B5 R2.F176.B6 R2.F176.B7 R2.F176.B8 R2.F176.B9 R2.F176.B10 R2.F176.B11 R2.F176.B12 R2.F176.B13 R2.F176.B14 R2.F176.B15 R2.F175.B0 R2.F175.B1 R2.F175.B2 R2.F175.B3 R2.F175.B4 R2.F175.B5 R2.F175.B6 R2.F175.B7 R2.F175.B8 R2.F175.B9 R2.F175.B10 R2.F175.B11 R2.F175.B12 R2.F175.B13 R2.F175.B14 R2.F175.B15 R2.F174.B0 R2.F174.B1 R2.F174.B2 R2.F174.B3 R2.F174.B4 R2.F174.B5 R2.F174.B6 R2.F174.B7 R2.F174.B8 R2.F174.B9 R2.F174.B10 R2.F174.B11 R2.F174.B12 R2.F174.B13 R2.F174.B14 R2.F174.B15 R2.F173.B0 R2.F173.B1 R2.F173.B2 R2.F173.B3 R2.F173.B4 R2.F173.B5 R2.F173.B6 R2.F173.B7 R2.F173.B8 R2.F173.B9 R2.F173.B10 R2.F173.B11 R2.F173.B12 R2.F173.B13 R2.F173.B14 R2.F173.B15 R2.F172.B0 R2.F172.B1 R2.F172.B2 R2.F172.B3 R2.F172.B4 R2.F172.B5 R2.F172.B6 R2.F172.B7 R2.F172.B8 R2.F172.B9 R2.F172.B10 R2.F172.B11 R2.F172.B12 R2.F172.B13 R2.F172.B14 R2.F172.B15 R2.F171.B0 R2.F171.B1 R2.F171.B2 R2.F171.B3 R2.F171.B4 R2.F171.B5 R2.F171.B6 R2.F171.B7 R2.F171.B8 R2.F171.B9 R2.F171.B10 R2.F171.B11 R2.F171.B12 R2.F171.B13 R2.F171.B14 R2.F171.B15 R2.F170.B0 R2.F170.B1 R2.F170.B2 R2.F170.B3 R2.F170.B4 R2.F170.B5 R2.F170.B6 R2.F170.B7 R2.F170.B8 R2.F170.B9 R2.F170.B10 R2.F170.B11 R2.F170.B12 R2.F170.B13 R2.F170.B14 R2.F170.B15 R2.F169.B0 R2.F169.B1 R2.F169.B2 R2.F169.B3 R2.F169.B4 R2.F169.B5 R2.F169.B6 R2.F169.B7 R2.F169.B8 R2.F169.B9 R2.F169.B10 R2.F169.B11 R2.F169.B12 R2.F169.B13 R2.F169.B14 R2.F169.B15 R2.F168.B0 R2.F168.B1 R2.F168.B2 R2.F168.B3 R2.F168.B4 R2.F168.B5 R2.F168.B6 R2.F168.B7 R2.F168.B8 R2.F168.B9 R2.F168.B10 R2.F168.B11 R2.F168.B12 R2.F168.B13 R2.F168.B14 R2.F168.B15 R2.F167.B0 R2.F167.B1 R2.F167.B2 R2.F167.B3 R2.F167.B4 R2.F167.B5 R2.F167.B6 R2.F167.B7 R2.F167.B8 R2.F167.B9 R2.F167.B10 R2.F167.B11 R2.F167.B12 R2.F167.B13 R2.F167.B14 R2.F167.B15 R2.F166.B0 R2.F166.B1 R2.F166.B2 R2.F166.B3 R2.F166.B4 R2.F166.B5 R2.F166.B6 R2.F166.B7 R2.F166.B8 R2.F166.B9 R2.F166.B10 R2.F166.B11 R2.F166.B12 R2.F166.B13 R2.F166.B14 R2.F166.B15 R2.F165.B0 R2.F165.B1 R2.F165.B2 R2.F165.B3 R2.F165.B4 R2.F165.B5 R2.F165.B6 R2.F165.B7 R2.F165.B8 R2.F165.B9 R2.F165.B10 R2.F165.B11 R2.F165.B12 R2.F165.B13 R2.F165.B14 R2.F165.B15 R2.F164.B0 R2.F164.B1 R2.F164.B2 R2.F164.B3 R2.F164.B4 R2.F164.B5 R2.F164.B6 R2.F164.B7 R2.F164.B8 R2.F164.B9 R2.F164.B10 R2.F164.B11 R2.F164.B12 R2.F164.B13 R2.F164.B14 R2.F164.B15 R2.F163.B0 R2.F163.B1 R2.F163.B2 R2.F163.B3 R2.F163.B4 R2.F163.B5 R2.F163.B6 R2.F163.B7 R2.F163.B8 R2.F163.B9 R2.F163.B10 R2.F163.B11 R2.F163.B12 R2.F163.B13 R2.F163.B14 R2.F163.B15 R2.F162.B0 R2.F162.B1 R2.F162.B2 R2.F162.B3 R2.F162.B4 R2.F162.B5 R2.F162.B6 R2.F162.B7 R2.F162.B8 R2.F162.B9 R2.F162.B10 R2.F162.B11 R2.F162.B12 R2.F162.B13 R2.F162.B14 R2.F162.B15 R2.F161.B0 R2.F161.B1 R2.F161.B2 R2.F161.B3 R2.F161.B4 R2.F161.B5 R2.F161.B6 R2.F161.B7 R2.F161.B8 R2.F161.B9 R2.F161.B10 R2.F161.B11 R2.F161.B12 R2.F161.B13 R2.F161.B14 R2.F161.B15 R2.F160.B0 R2.F160.B1 R2.F160.B2 R2.F160.B3 R2.F160.B4 R2.F160.B5 R2.F160.B6 R2.F160.B7 R2.F160.B8 R2.F160.B9 R2.F160.B10 R2.F160.B11 R2.F160.B12 R2.F160.B13 R2.F160.B14 R2.F160.B15 R2.F159.B0 R2.F159.B1 R2.F159.B2 R2.F159.B3 R2.F159.B4 R2.F159.B5 R2.F159.B6 R2.F159.B7 R2.F159.B8 R2.F159.B9 R2.F159.B10 R2.F159.B11 R2.F159.B12 R2.F159.B13 R2.F159.B14 R2.F159.B15 R2.F158.B0 R2.F158.B1 R2.F158.B2 R2.F158.B3 R2.F158.B4 R2.F158.B5 R2.F158.B6 R2.F158.B7 R2.F158.B8 R2.F158.B9 R2.F158.B10 R2.F158.B11 R2.F158.B12 R2.F158.B13 R2.F158.B14 R2.F158.B15 R2.F157.B0 R2.F157.B1 R2.F157.B2 R2.F157.B3 R2.F157.B4 R2.F157.B5 R2.F157.B6 R2.F157.B7 R2.F157.B8 R2.F157.B9 R2.F157.B10 R2.F157.B11 R2.F157.B12 R2.F157.B13 R2.F157.B14 R2.F157.B15 R2.F156.B0 R2.F156.B1 R2.F156.B2 R2.F156.B3 R2.F156.B4 R2.F156.B5 R2.F156.B6 R2.F156.B7 R2.F156.B8 R2.F156.B9 R2.F156.B10 R2.F156.B11 R2.F156.B12 R2.F156.B13 R2.F156.B14 R2.F156.B15 R2.F155.B0 R2.F155.B1 R2.F155.B2 R2.F155.B3 R2.F155.B4 R2.F155.B5 R2.F155.B6 R2.F155.B7 R2.F155.B8 R2.F155.B9 R2.F155.B10 R2.F155.B11 R2.F155.B12 R2.F155.B13 R2.F155.B14 R2.F155.B15 R2.F154.B0 R2.F154.B1 R2.F154.B2 R2.F154.B3 R2.F154.B4 R2.F154.B5 R2.F154.B6 R2.F154.B7 R2.F154.B8 R2.F154.B9 R2.F154.B10 R2.F154.B11 R2.F154.B12 R2.F154.B13 R2.F154.B14 R2.F154.B15 R2.F153.B0 R2.F153.B1 R2.F153.B2 R2.F153.B3 R2.F153.B4 R2.F153.B5 R2.F153.B6 R2.F153.B7 R2.F153.B8 R2.F153.B9 R2.F153.B10 R2.F153.B11 R2.F153.B12 R2.F153.B13 R2.F153.B14 R2.F153.B15 R2.F152.B0 R2.F152.B1 R2.F152.B2 R2.F152.B3 R2.F152.B4 R2.F152.B5 R2.F152.B6 R2.F152.B7 R2.F152.B8 R2.F152.B9 R2.F152.B10 R2.F152.B11 R2.F152.B12 R2.F152.B13 R2.F152.B14 R2.F152.B15 R2.F151.B0 R2.F151.B1 R2.F151.B2 R2.F151.B3 R2.F151.B4 R2.F151.B5 R2.F151.B6 R2.F151.B7 R2.F151.B8 R2.F151.B9 R2.F151.B10 R2.F151.B11 R2.F151.B12 R2.F151.B13 R2.F151.B14 R2.F151.B15 R2.F150.B0 R2.F150.B1 R2.F150.B2 R2.F150.B3 R2.F150.B4 R2.F150.B5 R2.F150.B6 R2.F150.B7 R2.F150.B8 R2.F150.B9 R2.F150.B10 R2.F150.B11 R2.F150.B12 R2.F150.B13 R2.F150.B14 R2.F150.B15 R2.F149.B0 R2.F149.B1 R2.F149.B2 R2.F149.B3 R2.F149.B4 R2.F149.B5 R2.F149.B6 R2.F149.B7 R2.F149.B8 R2.F149.B9 R2.F149.B10 R2.F149.B11 R2.F149.B12 R2.F149.B13 R2.F149.B14 R2.F149.B15 R2.F148.B0 R2.F148.B1 R2.F148.B2 R2.F148.B3 R2.F148.B4 R2.F148.B5 R2.F148.B6 R2.F148.B7 R2.F148.B8 R2.F148.B9 R2.F148.B10 R2.F148.B11 R2.F148.B12 R2.F148.B13 R2.F148.B14 R2.F148.B15 R2.F147.B0 R2.F147.B1 R2.F147.B2 R2.F147.B3 R2.F147.B4 R2.F147.B5 R2.F147.B6 R2.F147.B7 R2.F147.B8 R2.F147.B9 R2.F147.B10 R2.F147.B11 R2.F147.B12 R2.F147.B13 R2.F147.B14 R2.F147.B15 R2.F146.B0 R2.F146.B1 R2.F146.B2 R2.F146.B3 R2.F146.B4 R2.F146.B5 R2.F146.B6 R2.F146.B7 R2.F146.B8 R2.F146.B9 R2.F146.B10 R2.F146.B11 R2.F146.B12 R2.F146.B13 R2.F146.B14 R2.F146.B15 R2.F145.B0 R2.F145.B1 R2.F145.B2 R2.F145.B3 R2.F145.B4 R2.F145.B5 R2.F145.B6 R2.F145.B7 R2.F145.B8 R2.F145.B9 R2.F145.B10 R2.F145.B11 R2.F145.B12 R2.F145.B13 R2.F145.B14 R2.F145.B15 R2.F144.B0 R2.F144.B1 R2.F144.B2 R2.F144.B3 R2.F144.B4 R2.F144.B5 R2.F144.B6 R2.F144.B7 R2.F144.B8 R2.F144.B9 R2.F144.B10 R2.F144.B11 R2.F144.B12 R2.F144.B13 R2.F144.B14 R2.F144.B15 R2.F143.B0 R2.F143.B1 R2.F143.B2 R2.F143.B3 R2.F143.B4 R2.F143.B5 R2.F143.B6 R2.F143.B7 R2.F143.B8 R2.F143.B9 R2.F143.B10 R2.F143.B11 R2.F143.B12 R2.F143.B13 R2.F143.B14 R2.F143.B15 R2.F142.B0 R2.F142.B1 R2.F142.B2 R2.F142.B3 R2.F142.B4 R2.F142.B5 R2.F142.B6 R2.F142.B7 R2.F142.B8 R2.F142.B9 R2.F142.B10 R2.F142.B11 R2.F142.B12 R2.F142.B13 R2.F142.B14 R2.F142.B15 R2.F141.B0 R2.F141.B1 R2.F141.B2 R2.F141.B3 R2.F141.B4 R2.F141.B5 R2.F141.B6 R2.F141.B7 R2.F141.B8 R2.F141.B9 R2.F141.B10 R2.F141.B11 R2.F141.B12 R2.F141.B13 R2.F141.B14 R2.F141.B15 R2.F140.B0 R2.F140.B1 R2.F140.B2 R2.F140.B3 R2.F140.B4 R2.F140.B5 R2.F140.B6 R2.F140.B7 R2.F140.B8 R2.F140.B9 R2.F140.B10 R2.F140.B11 R2.F140.B12 R2.F140.B13 R2.F140.B14 R2.F140.B15 R2.F139.B0 R2.F139.B1 R2.F139.B2 R2.F139.B3 R2.F139.B4 R2.F139.B5 R2.F139.B6 R2.F139.B7 R2.F139.B8 R2.F139.B9 R2.F139.B10 R2.F139.B11 R2.F139.B12 R2.F139.B13 R2.F139.B14 R2.F139.B15 R2.F138.B0 R2.F138.B1 R2.F138.B2 R2.F138.B3 R2.F138.B4 R2.F138.B5 R2.F138.B6 R2.F138.B7 R2.F138.B8 R2.F138.B9 R2.F138.B10 R2.F138.B11 R2.F138.B12 R2.F138.B13 R2.F138.B14 R2.F138.B15 R2.F137.B0 R2.F137.B1 R2.F137.B2 R2.F137.B3 R2.F137.B4 R2.F137.B5 R2.F137.B6 R2.F137.B7 R2.F137.B8 R2.F137.B9 R2.F137.B10 R2.F137.B11 R2.F137.B12 R2.F137.B13 R2.F137.B14 R2.F137.B15 R2.F136.B0 R2.F136.B1 R2.F136.B2 R2.F136.B3 R2.F136.B4 R2.F136.B5 R2.F136.B6 R2.F136.B7 R2.F136.B8 R2.F136.B9 R2.F136.B10 R2.F136.B11 R2.F136.B12 R2.F136.B13 R2.F136.B14 R2.F136.B15 R2.F135.B0 R2.F135.B1 R2.F135.B2 R2.F135.B3 R2.F135.B4 R2.F135.B5 R2.F135.B6 R2.F135.B7 R2.F135.B8 R2.F135.B9 R2.F135.B10 R2.F135.B11 R2.F135.B12 R2.F135.B13 R2.F135.B14 R2.F135.B15 R2.F134.B0 R2.F134.B1 R2.F134.B2 R2.F134.B3 R2.F134.B4 R2.F134.B5 R2.F134.B6 R2.F134.B7 R2.F134.B8 R2.F134.B9 R2.F134.B10 R2.F134.B11 R2.F134.B12 R2.F134.B13 R2.F134.B14 R2.F134.B15 R2.F133.B0 R2.F133.B1 R2.F133.B2 R2.F133.B3 R2.F133.B4 R2.F133.B5 R2.F133.B6 R2.F133.B7 R2.F133.B8 R2.F133.B9 R2.F133.B10 R2.F133.B11 R2.F133.B12 R2.F133.B13 R2.F133.B14 R2.F133.B15 R2.F132.B0 R2.F132.B1 R2.F132.B2 R2.F132.B3 R2.F132.B4 R2.F132.B5 R2.F132.B6 R2.F132.B7 R2.F132.B8 R2.F132.B9 R2.F132.B10 R2.F132.B11 R2.F132.B12 R2.F132.B13 R2.F132.B14 R2.F132.B15 R2.F131.B0 R2.F131.B1 R2.F131.B2 R2.F131.B3 R2.F131.B4 R2.F131.B5 R2.F131.B6 R2.F131.B7 R2.F131.B8 R2.F131.B9 R2.F131.B10 R2.F131.B11 R2.F131.B12 R2.F131.B13 R2.F131.B14 R2.F131.B15 R2.F130.B0 R2.F130.B1 R2.F130.B2 R2.F130.B3 R2.F130.B4 R2.F130.B5 R2.F130.B6 R2.F130.B7 R2.F130.B8 R2.F130.B9 R2.F130.B10 R2.F130.B11 R2.F130.B12 R2.F130.B13 R2.F130.B14 R2.F130.B15 R2.F129.B0 R2.F129.B1 R2.F129.B2 R2.F129.B3 R2.F129.B4 R2.F129.B5 R2.F129.B6 R2.F129.B7 R2.F129.B8 R2.F129.B9 R2.F129.B10 R2.F129.B11 R2.F129.B12 R2.F129.B13 R2.F129.B14 R2.F129.B15 R2.F128.B0 R2.F128.B1 R2.F128.B2 R2.F128.B3 R2.F128.B4 R2.F128.B5 R2.F128.B6 R2.F128.B7 R2.F128.B8 R2.F128.B9 R2.F128.B10 R2.F128.B11 R2.F128.B12 R2.F128.B13 R2.F128.B14 R2.F128.B15 R2.F127.B0 R2.F127.B1 R2.F127.B2 R2.F127.B3 R2.F127.B4 R2.F127.B5 R2.F127.B6 R2.F127.B7 R2.F127.B8 R2.F127.B9 R2.F127.B10 R2.F127.B11 R2.F127.B12 R2.F127.B13 R2.F127.B14 R2.F127.B15 R2.F126.B0 R2.F126.B1 R2.F126.B2 R2.F126.B3 R2.F126.B4 R2.F126.B5 R2.F126.B6 R2.F126.B7 R2.F126.B8 R2.F126.B9 R2.F126.B10 R2.F126.B11 R2.F126.B12 R2.F126.B13 R2.F126.B14 R2.F126.B15 R2.F125.B0 R2.F125.B1 R2.F125.B2 R2.F125.B3 R2.F125.B4 R2.F125.B5 R2.F125.B6 R2.F125.B7 R2.F125.B8 R2.F125.B9 R2.F125.B10 R2.F125.B11 R2.F125.B12 R2.F125.B13 R2.F125.B14 R2.F125.B15 R2.F124.B0 R2.F124.B1 R2.F124.B2 R2.F124.B3 R2.F124.B4 R2.F124.B5 R2.F124.B6 R2.F124.B7 R2.F124.B8 R2.F124.B9 R2.F124.B10 R2.F124.B11 R2.F124.B12 R2.F124.B13 R2.F124.B14 R2.F124.B15 R2.F123.B0 R2.F123.B1 R2.F123.B2 R2.F123.B3 R2.F123.B4 R2.F123.B5 R2.F123.B6 R2.F123.B7 R2.F123.B8 R2.F123.B9 R2.F123.B10 R2.F123.B11 R2.F123.B12 R2.F123.B13 R2.F123.B14 R2.F123.B15 R2.F122.B0 R2.F122.B1 R2.F122.B2 R2.F122.B3 R2.F122.B4 R2.F122.B5 R2.F122.B6 R2.F122.B7 R2.F122.B8 R2.F122.B9 R2.F122.B10 R2.F122.B11 R2.F122.B12 R2.F122.B13 R2.F122.B14 R2.F122.B15 R2.F121.B0 R2.F121.B1 R2.F121.B2 R2.F121.B3 R2.F121.B4 R2.F121.B5 R2.F121.B6 R2.F121.B7 R2.F121.B8 R2.F121.B9 R2.F121.B10 R2.F121.B11 R2.F121.B12 R2.F121.B13 R2.F121.B14 R2.F121.B15 R2.F120.B0 R2.F120.B1 R2.F120.B2 R2.F120.B3 R2.F120.B4 R2.F120.B5 R2.F120.B6 R2.F120.B7 R2.F120.B8 R2.F120.B9 R2.F120.B10 R2.F120.B11 R2.F120.B12 R2.F120.B13 R2.F120.B14 R2.F120.B15 R2.F119.B0 R2.F119.B1 R2.F119.B2 R2.F119.B3 R2.F119.B4 R2.F119.B5 R2.F119.B6 R2.F119.B7 R2.F119.B8 R2.F119.B9 R2.F119.B10 R2.F119.B11 R2.F119.B12 R2.F119.B13 R2.F119.B14 R2.F119.B15 R2.F118.B0 R2.F118.B1 R2.F118.B2 R2.F118.B3 R2.F118.B4 R2.F118.B5 R2.F118.B6 R2.F118.B7 R2.F118.B8 R2.F118.B9 R2.F118.B10 R2.F118.B11 R2.F118.B12 R2.F118.B13 R2.F118.B14 R2.F118.B15 R2.F117.B0 R2.F117.B1 R2.F117.B2 R2.F117.B3 R2.F117.B4 R2.F117.B5 R2.F117.B6 R2.F117.B7 R2.F117.B8 R2.F117.B9 R2.F117.B10 R2.F117.B11 R2.F117.B12 R2.F117.B13 R2.F117.B14 R2.F117.B15 R2.F116.B0 R2.F116.B1 R2.F116.B2 R2.F116.B3 R2.F116.B4 R2.F116.B5 R2.F116.B6 R2.F116.B7 R2.F116.B8 R2.F116.B9 R2.F116.B10 R2.F116.B11 R2.F116.B12 R2.F116.B13 R2.F116.B14 R2.F116.B15 R2.F115.B0 R2.F115.B1 R2.F115.B2 R2.F115.B3 R2.F115.B4 R2.F115.B5 R2.F115.B6 R2.F115.B7 R2.F115.B8 R2.F115.B9 R2.F115.B10 R2.F115.B11 R2.F115.B12 R2.F115.B13 R2.F115.B14 R2.F115.B15 R2.F114.B0 R2.F114.B1 R2.F114.B2 R2.F114.B3 R2.F114.B4 R2.F114.B5 R2.F114.B6 R2.F114.B7 R2.F114.B8 R2.F114.B9 R2.F114.B10 R2.F114.B11 R2.F114.B12 R2.F114.B13 R2.F114.B14 R2.F114.B15 R2.F113.B0 R2.F113.B1 R2.F113.B2 R2.F113.B3 R2.F113.B4 R2.F113.B5 R2.F113.B6 R2.F113.B7 R2.F113.B8 R2.F113.B9 R2.F113.B10 R2.F113.B11 R2.F113.B12 R2.F113.B13 R2.F113.B14 R2.F113.B15 R2.F112.B0 R2.F112.B1 R2.F112.B2 R2.F112.B3 R2.F112.B4 R2.F112.B5 R2.F112.B6 R2.F112.B7 R2.F112.B8 R2.F112.B9 R2.F112.B10 R2.F112.B11 R2.F112.B12 R2.F112.B13 R2.F112.B14 R2.F112.B15 R2.F111.B0 R2.F111.B1 R2.F111.B2 R2.F111.B3 R2.F111.B4 R2.F111.B5 R2.F111.B6 R2.F111.B7 R2.F111.B8 R2.F111.B9 R2.F111.B10 R2.F111.B11 R2.F111.B12 R2.F111.B13 R2.F111.B14 R2.F111.B15 R2.F110.B0 R2.F110.B1 R2.F110.B2 R2.F110.B3 R2.F110.B4 R2.F110.B5 R2.F110.B6 R2.F110.B7 R2.F110.B8 R2.F110.B9 R2.F110.B10 R2.F110.B11 R2.F110.B12 R2.F110.B13 R2.F110.B14 R2.F110.B15 R2.F109.B0 R2.F109.B1 R2.F109.B2 R2.F109.B3 R2.F109.B4 R2.F109.B5 R2.F109.B6 R2.F109.B7 R2.F109.B8 R2.F109.B9 R2.F109.B10 R2.F109.B11 R2.F109.B12 R2.F109.B13 R2.F109.B14 R2.F109.B15 R2.F108.B0 R2.F108.B1 R2.F108.B2 R2.F108.B3 R2.F108.B4 R2.F108.B5 R2.F108.B6 R2.F108.B7 R2.F108.B8 R2.F108.B9 R2.F108.B10 R2.F108.B11 R2.F108.B12 R2.F108.B13 R2.F108.B14 R2.F108.B15 R2.F107.B0 R2.F107.B1 R2.F107.B2 R2.F107.B3 R2.F107.B4 R2.F107.B5 R2.F107.B6 R2.F107.B7 R2.F107.B8 R2.F107.B9 R2.F107.B10 R2.F107.B11 R2.F107.B12 R2.F107.B13 R2.F107.B14 R2.F107.B15 R2.F106.B0 R2.F106.B1 R2.F106.B2 R2.F106.B3 R2.F106.B4 R2.F106.B5 R2.F106.B6 R2.F106.B7 R2.F106.B8 R2.F106.B9 R2.F106.B10 R2.F106.B11 R2.F106.B12 R2.F106.B13 R2.F106.B14 R2.F106.B15 R2.F105.B0 R2.F105.B1 R2.F105.B2 R2.F105.B3 R2.F105.B4 R2.F105.B5 R2.F105.B6 R2.F105.B7 R2.F105.B8 R2.F105.B9 R2.F105.B10 R2.F105.B11 R2.F105.B12 R2.F105.B13 R2.F105.B14 R2.F105.B15 R2.F104.B0 R2.F104.B1 R2.F104.B2 R2.F104.B3 R2.F104.B4 R2.F104.B5 R2.F104.B6 R2.F104.B7 R2.F104.B8 R2.F104.B9 R2.F104.B10 R2.F104.B11 R2.F104.B12 R2.F104.B13 R2.F104.B14 R2.F104.B15 R2.F103.B0 R2.F103.B1 R2.F103.B2 R2.F103.B3 R2.F103.B4 R2.F103.B5 R2.F103.B6 R2.F103.B7 R2.F103.B8 R2.F103.B9 R2.F103.B10 R2.F103.B11 R2.F103.B12 R2.F103.B13 R2.F103.B14 R2.F103.B15 R2.F102.B0 R2.F102.B1 R2.F102.B2 R2.F102.B3 R2.F102.B4 R2.F102.B5 R2.F102.B6 R2.F102.B7 R2.F102.B8 R2.F102.B9 R2.F102.B10 R2.F102.B11 R2.F102.B12 R2.F102.B13 R2.F102.B14 R2.F102.B15 R2.F101.B0 R2.F101.B1 R2.F101.B2 R2.F101.B3 R2.F101.B4 R2.F101.B5 R2.F101.B6 R2.F101.B7 R2.F101.B8 R2.F101.B9 R2.F101.B10 R2.F101.B11 R2.F101.B12 R2.F101.B13 R2.F101.B14 R2.F101.B15 R2.F100.B0 R2.F100.B1 R2.F100.B2 R2.F100.B3 R2.F100.B4 R2.F100.B5 R2.F100.B6 R2.F100.B7 R2.F100.B8 R2.F100.B9 R2.F100.B10 R2.F100.B11 R2.F100.B12 R2.F100.B13 R2.F100.B14 R2.F100.B15 R2.F99.B0 R2.F99.B1 R2.F99.B2 R2.F99.B3 R2.F99.B4 R2.F99.B5 R2.F99.B6 R2.F99.B7 R2.F99.B8 R2.F99.B9 R2.F99.B10 R2.F99.B11 R2.F99.B12 R2.F99.B13 R2.F99.B14 R2.F99.B15 R2.F98.B0 R2.F98.B1 R2.F98.B2 R2.F98.B3 R2.F98.B4 R2.F98.B5 R2.F98.B6 R2.F98.B7 R2.F98.B8 R2.F98.B9 R2.F98.B10 R2.F98.B11 R2.F98.B12 R2.F98.B13 R2.F98.B14 R2.F98.B15 R2.F97.B0 R2.F97.B1 R2.F97.B2 R2.F97.B3 R2.F97.B4 R2.F97.B5 R2.F97.B6 R2.F97.B7 R2.F97.B8 R2.F97.B9 R2.F97.B10 R2.F97.B11 R2.F97.B12 R2.F97.B13 R2.F97.B14 R2.F97.B15 R2.F96.B0 R2.F96.B1 R2.F96.B2 R2.F96.B3 R2.F96.B4 R2.F96.B5 R2.F96.B6 R2.F96.B7 R2.F96.B8 R2.F96.B9 R2.F96.B10 R2.F96.B11 R2.F96.B12 R2.F96.B13 R2.F96.B14 R2.F96.B15 R2.F95.B0 R2.F95.B1 R2.F95.B2 R2.F95.B3 R2.F95.B4 R2.F95.B5 R2.F95.B6 R2.F95.B7 R2.F95.B8 R2.F95.B9 R2.F95.B10 R2.F95.B11 R2.F95.B12 R2.F95.B13 R2.F95.B14 R2.F95.B15 R2.F94.B0 R2.F94.B1 R2.F94.B2 R2.F94.B3 R2.F94.B4 R2.F94.B5 R2.F94.B6 R2.F94.B7 R2.F94.B8 R2.F94.B9 R2.F94.B10 R2.F94.B11 R2.F94.B12 R2.F94.B13 R2.F94.B14 R2.F94.B15 R2.F93.B0 R2.F93.B1 R2.F93.B2 R2.F93.B3 R2.F93.B4 R2.F93.B5 R2.F93.B6 R2.F93.B7 R2.F93.B8 R2.F93.B9 R2.F93.B10 R2.F93.B11 R2.F93.B12 R2.F93.B13 R2.F93.B14 R2.F93.B15 R2.F92.B0 R2.F92.B1 R2.F92.B2 R2.F92.B3 R2.F92.B4 R2.F92.B5 R2.F92.B6 R2.F92.B7 R2.F92.B8 R2.F92.B9 R2.F92.B10 R2.F92.B11 R2.F92.B12 R2.F92.B13 R2.F92.B14 R2.F92.B15 R2.F91.B0 R2.F91.B1 R2.F91.B2 R2.F91.B3 R2.F91.B4 R2.F91.B5 R2.F91.B6 R2.F91.B7 R2.F91.B8 R2.F91.B9 R2.F91.B10 R2.F91.B11 R2.F91.B12 R2.F91.B13 R2.F91.B14 R2.F91.B15 R2.F90.B0 R2.F90.B1 R2.F90.B2 R2.F90.B3 R2.F90.B4 R2.F90.B5 R2.F90.B6 R2.F90.B7 R2.F90.B8 R2.F90.B9 R2.F90.B10 R2.F90.B11 R2.F90.B12 R2.F90.B13 R2.F90.B14 R2.F90.B15 R2.F89.B0 R2.F89.B1 R2.F89.B2 R2.F89.B3 R2.F89.B4 R2.F89.B5 R2.F89.B6 R2.F89.B7 R2.F89.B8 R2.F89.B9 R2.F89.B10 R2.F89.B11 R2.F89.B12 R2.F89.B13 R2.F89.B14 R2.F89.B15 R2.F88.B0 R2.F88.B1 R2.F88.B2 R2.F88.B3 R2.F88.B4 R2.F88.B5 R2.F88.B6 R2.F88.B7 R2.F88.B8 R2.F88.B9 R2.F88.B10 R2.F88.B11 R2.F88.B12 R2.F88.B13 R2.F88.B14 R2.F88.B15 R2.F87.B0 R2.F87.B1 R2.F87.B2 R2.F87.B3 R2.F87.B4 R2.F87.B5 R2.F87.B6 R2.F87.B7 R2.F87.B8 R2.F87.B9 R2.F87.B10 R2.F87.B11 R2.F87.B12 R2.F87.B13 R2.F87.B14 R2.F87.B15 R2.F86.B0 R2.F86.B1 R2.F86.B2 R2.F86.B3 R2.F86.B4 R2.F86.B5 R2.F86.B6 R2.F86.B7 R2.F86.B8 R2.F86.B9 R2.F86.B10 R2.F86.B11 R2.F86.B12 R2.F86.B13 R2.F86.B14 R2.F86.B15 R2.F85.B0 R2.F85.B1 R2.F85.B2 R2.F85.B3 R2.F85.B4 R2.F85.B5 R2.F85.B6 R2.F85.B7 R2.F85.B8 R2.F85.B9 R2.F85.B10 R2.F85.B11 R2.F85.B12 R2.F85.B13 R2.F85.B14 R2.F85.B15 R2.F84.B0 R2.F84.B1 R2.F84.B2 R2.F84.B3 R2.F84.B4 R2.F84.B5 R2.F84.B6 R2.F84.B7 R2.F84.B8 R2.F84.B9 R2.F84.B10 R2.F84.B11 R2.F84.B12 R2.F84.B13 R2.F84.B14 R2.F84.B15 R2.F83.B0 R2.F83.B1 R2.F83.B2 R2.F83.B3 R2.F83.B4 R2.F83.B5 R2.F83.B6 R2.F83.B7 R2.F83.B8 R2.F83.B9 R2.F83.B10 R2.F83.B11 R2.F83.B12 R2.F83.B13 R2.F83.B14 R2.F83.B15 R2.F82.B0 R2.F82.B1 R2.F82.B2 R2.F82.B3 R2.F82.B4 R2.F82.B5 R2.F82.B6 R2.F82.B7 R2.F82.B8 R2.F82.B9 R2.F82.B10 R2.F82.B11 R2.F82.B12 R2.F82.B13 R2.F82.B14 R2.F82.B15 R2.F81.B0 R2.F81.B1 R2.F81.B2 R2.F81.B3 R2.F81.B4 R2.F81.B5 R2.F81.B6 R2.F81.B7 R2.F81.B8 R2.F81.B9 R2.F81.B10 R2.F81.B11 R2.F81.B12 R2.F81.B13 R2.F81.B14 R2.F81.B15 R2.F80.B0 R2.F80.B1 R2.F80.B2 R2.F80.B3 R2.F80.B4 R2.F80.B5 R2.F80.B6 R2.F80.B7 R2.F80.B8 R2.F80.B9 R2.F80.B10 R2.F80.B11 R2.F80.B12 R2.F80.B13 R2.F80.B14 R2.F80.B15 R2.F79.B0 R2.F79.B1 R2.F79.B2 R2.F79.B3 R2.F79.B4 R2.F79.B5 R2.F79.B6 R2.F79.B7 R2.F79.B8 R2.F79.B9 R2.F79.B10 R2.F79.B11 R2.F79.B12 R2.F79.B13 R2.F79.B14 R2.F79.B15 R2.F78.B0 R2.F78.B1 R2.F78.B2 R2.F78.B3 R2.F78.B4 R2.F78.B5 R2.F78.B6 R2.F78.B7 R2.F78.B8 R2.F78.B9 R2.F78.B10 R2.F78.B11 R2.F78.B12 R2.F78.B13 R2.F78.B14 R2.F78.B15 R2.F77.B0 R2.F77.B1 R2.F77.B2 R2.F77.B3 R2.F77.B4 R2.F77.B5 R2.F77.B6 R2.F77.B7 R2.F77.B8 R2.F77.B9 R2.F77.B10 R2.F77.B11 R2.F77.B12 R2.F77.B13 R2.F77.B14 R2.F77.B15 R2.F76.B0 R2.F76.B1 R2.F76.B2 R2.F76.B3 R2.F76.B4 R2.F76.B5 R2.F76.B6 R2.F76.B7 R2.F76.B8 R2.F76.B9 R2.F76.B10 R2.F76.B11 R2.F76.B12 R2.F76.B13 R2.F76.B14 R2.F76.B15 R2.F75.B0 R2.F75.B1 R2.F75.B2 R2.F75.B3 R2.F75.B4 R2.F75.B5 R2.F75.B6 R2.F75.B7 R2.F75.B8 R2.F75.B9 R2.F75.B10 R2.F75.B11 R2.F75.B12 R2.F75.B13 R2.F75.B14 R2.F75.B15 R2.F74.B0 R2.F74.B1 R2.F74.B2 R2.F74.B3 R2.F74.B4 R2.F74.B5 R2.F74.B6 R2.F74.B7 R2.F74.B8 R2.F74.B9 R2.F74.B10 R2.F74.B11 R2.F74.B12 R2.F74.B13 R2.F74.B14 R2.F74.B15 R2.F73.B0 R2.F73.B1 R2.F73.B2 R2.F73.B3 R2.F73.B4 R2.F73.B5 R2.F73.B6 R2.F73.B7 R2.F73.B8 R2.F73.B9 R2.F73.B10 R2.F73.B11 R2.F73.B12 R2.F73.B13 R2.F73.B14 R2.F73.B15 R2.F72.B0 R2.F72.B1 R2.F72.B2 R2.F72.B3 R2.F72.B4 R2.F72.B5 R2.F72.B6 R2.F72.B7 R2.F72.B8 R2.F72.B9 R2.F72.B10 R2.F72.B11 R2.F72.B12 R2.F72.B13 R2.F72.B14 R2.F72.B15 R2.F71.B0 R2.F71.B1 R2.F71.B2 R2.F71.B3 R2.F71.B4 R2.F71.B5 R2.F71.B6 R2.F71.B7 R2.F71.B8 R2.F71.B9 R2.F71.B10 R2.F71.B11 R2.F71.B12 R2.F71.B13 R2.F71.B14 R2.F71.B15 R2.F70.B0 R2.F70.B1 R2.F70.B2 R2.F70.B3 R2.F70.B4 R2.F70.B5 R2.F70.B6 R2.F70.B7 R2.F70.B8 R2.F70.B9 R2.F70.B10 R2.F70.B11 R2.F70.B12 R2.F70.B13 R2.F70.B14 R2.F70.B15 R2.F69.B0 R2.F69.B1 R2.F69.B2 R2.F69.B3 R2.F69.B4 R2.F69.B5 R2.F69.B6 R2.F69.B7 R2.F69.B8 R2.F69.B9 R2.F69.B10 R2.F69.B11 R2.F69.B12 R2.F69.B13 R2.F69.B14 R2.F69.B15 R2.F68.B0 R2.F68.B1 R2.F68.B2 R2.F68.B3 R2.F68.B4 R2.F68.B5 R2.F68.B6 R2.F68.B7 R2.F68.B8 R2.F68.B9 R2.F68.B10 R2.F68.B11 R2.F68.B12 R2.F68.B13 R2.F68.B14 R2.F68.B15 R2.F67.B0 R2.F67.B1 R2.F67.B2 R2.F67.B3 R2.F67.B4 R2.F67.B5 R2.F67.B6 R2.F67.B7 R2.F67.B8 R2.F67.B9 R2.F67.B10 R2.F67.B11 R2.F67.B12 R2.F67.B13 R2.F67.B14 R2.F67.B15 R2.F66.B0 R2.F66.B1 R2.F66.B2 R2.F66.B3 R2.F66.B4 R2.F66.B5 R2.F66.B6 R2.F66.B7 R2.F66.B8 R2.F66.B9 R2.F66.B10 R2.F66.B11 R2.F66.B12 R2.F66.B13 R2.F66.B14 R2.F66.B15 R2.F65.B0 R2.F65.B1 R2.F65.B2 R2.F65.B3 R2.F65.B4 R2.F65.B5 R2.F65.B6 R2.F65.B7 R2.F65.B8 R2.F65.B9 R2.F65.B10 R2.F65.B11 R2.F65.B12 R2.F65.B13 R2.F65.B14 R2.F65.B15 R2.F64.B0 R2.F64.B1 R2.F64.B2 R2.F64.B3 R2.F64.B4 R2.F64.B5 R2.F64.B6 R2.F64.B7 R2.F64.B8 R2.F64.B9 R2.F64.B10 R2.F64.B11 R2.F64.B12 R2.F64.B13 R2.F64.B14 R2.F64.B15 R2.F63.B0 R2.F63.B1 R2.F63.B2 R2.F63.B3 R2.F63.B4 R2.F63.B5 R2.F63.B6 R2.F63.B7 R2.F63.B8 R2.F63.B9 R2.F63.B10 R2.F63.B11 R2.F63.B12 R2.F63.B13 R2.F63.B14 R2.F63.B15 R2.F62.B0 R2.F62.B1 R2.F62.B2 R2.F62.B3 R2.F62.B4 R2.F62.B5 R2.F62.B6 R2.F62.B7 R2.F62.B8 R2.F62.B9 R2.F62.B10 R2.F62.B11 R2.F62.B12 R2.F62.B13 R2.F62.B14 R2.F62.B15 R2.F61.B0 R2.F61.B1 R2.F61.B2 R2.F61.B3 R2.F61.B4 R2.F61.B5 R2.F61.B6 R2.F61.B7 R2.F61.B8 R2.F61.B9 R2.F61.B10 R2.F61.B11 R2.F61.B12 R2.F61.B13 R2.F61.B14 R2.F61.B15 R2.F60.B0 R2.F60.B1 R2.F60.B2 R2.F60.B3 R2.F60.B4 R2.F60.B5 R2.F60.B6 R2.F60.B7 R2.F60.B8 R2.F60.B9 R2.F60.B10 R2.F60.B11 R2.F60.B12 R2.F60.B13 R2.F60.B14 R2.F60.B15 R2.F59.B0 R2.F59.B1 R2.F59.B2 R2.F59.B3 R2.F59.B4 R2.F59.B5 R2.F59.B6 R2.F59.B7 R2.F59.B8 R2.F59.B9 R2.F59.B10 R2.F59.B11 R2.F59.B12 R2.F59.B13 R2.F59.B14 R2.F59.B15 R2.F58.B0 R2.F58.B1 R2.F58.B2 R2.F58.B3 R2.F58.B4 R2.F58.B5 R2.F58.B6 R2.F58.B7 R2.F58.B8 R2.F58.B9 R2.F58.B10 R2.F58.B11 R2.F58.B12 R2.F58.B13 R2.F58.B14 R2.F58.B15 R2.F57.B0 R2.F57.B1 R2.F57.B2 R2.F57.B3 R2.F57.B4 R2.F57.B5 R2.F57.B6 R2.F57.B7 R2.F57.B8 R2.F57.B9 R2.F57.B10 R2.F57.B11 R2.F57.B12 R2.F57.B13 R2.F57.B14 R2.F57.B15 R2.F56.B0 R2.F56.B1 R2.F56.B2 R2.F56.B3 R2.F56.B4 R2.F56.B5 R2.F56.B6 R2.F56.B7 R2.F56.B8 R2.F56.B9 R2.F56.B10 R2.F56.B11 R2.F56.B12 R2.F56.B13 R2.F56.B14 R2.F56.B15 R2.F55.B0 R2.F55.B1 R2.F55.B2 R2.F55.B3 R2.F55.B4 R2.F55.B5 R2.F55.B6 R2.F55.B7 R2.F55.B8 R2.F55.B9 R2.F55.B10 R2.F55.B11 R2.F55.B12 R2.F55.B13 R2.F55.B14 R2.F55.B15 R2.F54.B0 R2.F54.B1 R2.F54.B2 R2.F54.B3 R2.F54.B4 R2.F54.B5 R2.F54.B6 R2.F54.B7 R2.F54.B8 R2.F54.B9 R2.F54.B10 R2.F54.B11 R2.F54.B12 R2.F54.B13 R2.F54.B14 R2.F54.B15 R2.F53.B0 R2.F53.B1 R2.F53.B2 R2.F53.B3 R2.F53.B4 R2.F53.B5 R2.F53.B6 R2.F53.B7 R2.F53.B8 R2.F53.B9 R2.F53.B10 R2.F53.B11 R2.F53.B12 R2.F53.B13 R2.F53.B14 R2.F53.B15 R2.F52.B0 R2.F52.B1 R2.F52.B2 R2.F52.B3 R2.F52.B4 R2.F52.B5 R2.F52.B6 R2.F52.B7 R2.F52.B8 R2.F52.B9 R2.F52.B10 R2.F52.B11 R2.F52.B12 R2.F52.B13 R2.F52.B14 R2.F52.B15 R2.F51.B0 R2.F51.B1 R2.F51.B2 R2.F51.B3 R2.F51.B4 R2.F51.B5 R2.F51.B6 R2.F51.B7 R2.F51.B8 R2.F51.B9 R2.F51.B10 R2.F51.B11 R2.F51.B12 R2.F51.B13 R2.F51.B14 R2.F51.B15 R2.F50.B0 R2.F50.B1 R2.F50.B2 R2.F50.B3 R2.F50.B4 R2.F50.B5 R2.F50.B6 R2.F50.B7 R2.F50.B8 R2.F50.B9 R2.F50.B10 R2.F50.B11 R2.F50.B12 R2.F50.B13 R2.F50.B14 R2.F50.B15 R2.F49.B0 R2.F49.B1 R2.F49.B2 R2.F49.B3 R2.F49.B4 R2.F49.B5 R2.F49.B6 R2.F49.B7 R2.F49.B8 R2.F49.B9 R2.F49.B10 R2.F49.B11 R2.F49.B12 R2.F49.B13 R2.F49.B14 R2.F49.B15 R2.F48.B0 R2.F48.B1 R2.F48.B2 R2.F48.B3 R2.F48.B4 R2.F48.B5 R2.F48.B6 R2.F48.B7 R2.F48.B8 R2.F48.B9 R2.F48.B10 R2.F48.B11 R2.F48.B12 R2.F48.B13 R2.F48.B14 R2.F48.B15 R2.F47.B0 R2.F47.B1 R2.F47.B2 R2.F47.B3 R2.F47.B4 R2.F47.B5 R2.F47.B6 R2.F47.B7 R2.F47.B8 R2.F47.B9 R2.F47.B10 R2.F47.B11 R2.F47.B12 R2.F47.B13 R2.F47.B14 R2.F47.B15 R2.F46.B0 R2.F46.B1 R2.F46.B2 R2.F46.B3 R2.F46.B4 R2.F46.B5 R2.F46.B6 R2.F46.B7 R2.F46.B8 R2.F46.B9 R2.F46.B10 R2.F46.B11 R2.F46.B12 R2.F46.B13 R2.F46.B14 R2.F46.B15 R2.F45.B0 R2.F45.B1 R2.F45.B2 R2.F45.B3 R2.F45.B4 R2.F45.B5 R2.F45.B6 R2.F45.B7 R2.F45.B8 R2.F45.B9 R2.F45.B10 R2.F45.B11 R2.F45.B12 R2.F45.B13 R2.F45.B14 R2.F45.B15 R2.F44.B0 R2.F44.B1 R2.F44.B2 R2.F44.B3 R2.F44.B4 R2.F44.B5 R2.F44.B6 R2.F44.B7 R2.F44.B8 R2.F44.B9 R2.F44.B10 R2.F44.B11 R2.F44.B12 R2.F44.B13 R2.F44.B14 R2.F44.B15 R2.F43.B0 R2.F43.B1 R2.F43.B2 R2.F43.B3 R2.F43.B4 R2.F43.B5 R2.F43.B6 R2.F43.B7 R2.F43.B8 R2.F43.B9 R2.F43.B10 R2.F43.B11 R2.F43.B12 R2.F43.B13 R2.F43.B14 R2.F43.B15 R2.F42.B0 R2.F42.B1 R2.F42.B2 R2.F42.B3 R2.F42.B4 R2.F42.B5 R2.F42.B6 R2.F42.B7 R2.F42.B8 R2.F42.B9 R2.F42.B10 R2.F42.B11 R2.F42.B12 R2.F42.B13 R2.F42.B14 R2.F42.B15 R2.F41.B0 R2.F41.B1 R2.F41.B2 R2.F41.B3 R2.F41.B4 R2.F41.B5 R2.F41.B6 R2.F41.B7 R2.F41.B8 R2.F41.B9 R2.F41.B10 R2.F41.B11 R2.F41.B12 R2.F41.B13 R2.F41.B14 R2.F41.B15 R2.F40.B0 R2.F40.B1 R2.F40.B2 R2.F40.B3 R2.F40.B4 R2.F40.B5 R2.F40.B6 R2.F40.B7 R2.F40.B8 R2.F40.B9 R2.F40.B10 R2.F40.B11 R2.F40.B12 R2.F40.B13 R2.F40.B14 R2.F40.B15 R2.F39.B0 R2.F39.B1 R2.F39.B2 R2.F39.B3 R2.F39.B4 R2.F39.B5 R2.F39.B6 R2.F39.B7 R2.F39.B8 R2.F39.B9 R2.F39.B10 R2.F39.B11 R2.F39.B12 R2.F39.B13 R2.F39.B14 R2.F39.B15 R2.F38.B0 R2.F38.B1 R2.F38.B2 R2.F38.B3 R2.F38.B4 R2.F38.B5 R2.F38.B6 R2.F38.B7 R2.F38.B8 R2.F38.B9 R2.F38.B10 R2.F38.B11 R2.F38.B12 R2.F38.B13 R2.F38.B14 R2.F38.B15 R2.F37.B0 R2.F37.B1 R2.F37.B2 R2.F37.B3 R2.F37.B4 R2.F37.B5 R2.F37.B6 R2.F37.B7 R2.F37.B8 R2.F37.B9 R2.F37.B10 R2.F37.B11 R2.F37.B12 R2.F37.B13 R2.F37.B14 R2.F37.B15 R2.F36.B0 R2.F36.B1 R2.F36.B2 R2.F36.B3 R2.F36.B4 R2.F36.B5 R2.F36.B6 R2.F36.B7 R2.F36.B8 R2.F36.B9 R2.F36.B10 R2.F36.B11 R2.F36.B12 R2.F36.B13 R2.F36.B14 R2.F36.B15 R2.F35.B0 R2.F35.B1 R2.F35.B2 R2.F35.B3 R2.F35.B4 R2.F35.B5 R2.F35.B6 R2.F35.B7 R2.F35.B8 R2.F35.B9 R2.F35.B10 R2.F35.B11 R2.F35.B12 R2.F35.B13 R2.F35.B14 R2.F35.B15 R2.F34.B0 R2.F34.B1 R2.F34.B2 R2.F34.B3 R2.F34.B4 R2.F34.B5 R2.F34.B6 R2.F34.B7 R2.F34.B8 R2.F34.B9 R2.F34.B10 R2.F34.B11 R2.F34.B12 R2.F34.B13 R2.F34.B14 R2.F34.B15 R2.F33.B0 R2.F33.B1 R2.F33.B2 R2.F33.B3 R2.F33.B4 R2.F33.B5 R2.F33.B6 R2.F33.B7 R2.F33.B8 R2.F33.B9 R2.F33.B10 R2.F33.B11 R2.F33.B12 R2.F33.B13 R2.F33.B14 R2.F33.B15 R2.F32.B0 R2.F32.B1 R2.F32.B2 R2.F32.B3 R2.F32.B4 R2.F32.B5 R2.F32.B6 R2.F32.B7 R2.F32.B8 R2.F32.B9 R2.F32.B10 R2.F32.B11 R2.F32.B12 R2.F32.B13 R2.F32.B14 R2.F32.B15 R2.F31.B0 R2.F31.B1 R2.F31.B2 R2.F31.B3 R2.F31.B4 R2.F31.B5 R2.F31.B6 R2.F31.B7 R2.F31.B8 R2.F31.B9 R2.F31.B10 R2.F31.B11 R2.F31.B12 R2.F31.B13 R2.F31.B14 R2.F31.B15 R2.F30.B0 R2.F30.B1 R2.F30.B2 R2.F30.B3 R2.F30.B4 R2.F30.B5 R2.F30.B6 R2.F30.B7 R2.F30.B8 R2.F30.B9 R2.F30.B10 R2.F30.B11 R2.F30.B12 R2.F30.B13 R2.F30.B14 R2.F30.B15 R2.F29.B0 R2.F29.B1 R2.F29.B2 R2.F29.B3 R2.F29.B4 R2.F29.B5 R2.F29.B6 R2.F29.B7 R2.F29.B8 R2.F29.B9 R2.F29.B10 R2.F29.B11 R2.F29.B12 R2.F29.B13 R2.F29.B14 R2.F29.B15 R2.F28.B0 R2.F28.B1 R2.F28.B2 R2.F28.B3 R2.F28.B4 R2.F28.B5 R2.F28.B6 R2.F28.B7 R2.F28.B8 R2.F28.B9 R2.F28.B10 R2.F28.B11 R2.F28.B12 R2.F28.B13 R2.F28.B14 R2.F28.B15 R2.F27.B0 R2.F27.B1 R2.F27.B2 R2.F27.B3 R2.F27.B4 R2.F27.B5 R2.F27.B6 R2.F27.B7 R2.F27.B8 R2.F27.B9 R2.F27.B10 R2.F27.B11 R2.F27.B12 R2.F27.B13 R2.F27.B14 R2.F27.B15 R2.F26.B0 R2.F26.B1 R2.F26.B2 R2.F26.B3 R2.F26.B4 R2.F26.B5 R2.F26.B6 R2.F26.B7 R2.F26.B8 R2.F26.B9 R2.F26.B10 R2.F26.B11 R2.F26.B12 R2.F26.B13 R2.F26.B14 R2.F26.B15 R2.F25.B0 R2.F25.B1 R2.F25.B2 R2.F25.B3 R2.F25.B4 R2.F25.B5 R2.F25.B6 R2.F25.B7 R2.F25.B8 R2.F25.B9 R2.F25.B10 R2.F25.B11 R2.F25.B12 R2.F25.B13 R2.F25.B14 R2.F25.B15 R2.F24.B0 R2.F24.B1 R2.F24.B2 R2.F24.B3 R2.F24.B4 R2.F24.B5 R2.F24.B6 R2.F24.B7 R2.F24.B8 R2.F24.B9 R2.F24.B10 R2.F24.B11 R2.F24.B12 R2.F24.B13 R2.F24.B14 R2.F24.B15 R2.F23.B0 R2.F23.B1 R2.F23.B2 R2.F23.B3 R2.F23.B4 R2.F23.B5 R2.F23.B6 R2.F23.B7 R2.F23.B8 R2.F23.B9 R2.F23.B10 R2.F23.B11 R2.F23.B12 R2.F23.B13 R2.F23.B14 R2.F23.B15 R2.F22.B0 R2.F22.B1 R2.F22.B2 R2.F22.B3 R2.F22.B4 R2.F22.B5 R2.F22.B6 R2.F22.B7 R2.F22.B8 R2.F22.B9 R2.F22.B10 R2.F22.B11 R2.F22.B12 R2.F22.B13 R2.F22.B14 R2.F22.B15 R2.F21.B0 R2.F21.B1 R2.F21.B2 R2.F21.B3 R2.F21.B4 R2.F21.B5 R2.F21.B6 R2.F21.B7 R2.F21.B8 R2.F21.B9 R2.F21.B10 R2.F21.B11 R2.F21.B12 R2.F21.B13 R2.F21.B14 R2.F21.B15 R2.F20.B0 R2.F20.B1 R2.F20.B2 R2.F20.B3 R2.F20.B4 R2.F20.B5 R2.F20.B6 R2.F20.B7 R2.F20.B8 R2.F20.B9 R2.F20.B10 R2.F20.B11 R2.F20.B12 R2.F20.B13 R2.F20.B14 R2.F20.B15 R2.F19.B0 R2.F19.B1 R2.F19.B2 R2.F19.B3 R2.F19.B4 R2.F19.B5 R2.F19.B6 R2.F19.B7 R2.F19.B8 R2.F19.B9 R2.F19.B10 R2.F19.B11 R2.F19.B12 R2.F19.B13 R2.F19.B14 R2.F19.B15 R2.F18.B0 R2.F18.B1 R2.F18.B2 R2.F18.B3 R2.F18.B4 R2.F18.B5 R2.F18.B6 R2.F18.B7 R2.F18.B8 R2.F18.B9 R2.F18.B10 R2.F18.B11 R2.F18.B12 R2.F18.B13 R2.F18.B14 R2.F18.B15 R2.F17.B0 R2.F17.B1 R2.F17.B2 R2.F17.B3 R2.F17.B4 R2.F17.B5 R2.F17.B6 R2.F17.B7 R2.F17.B8 R2.F17.B9 R2.F17.B10 R2.F17.B11 R2.F17.B12 R2.F17.B13 R2.F17.B14 R2.F17.B15 R2.F16.B0 R2.F16.B1 R2.F16.B2 R2.F16.B3 R2.F16.B4 R2.F16.B5 R2.F16.B6 R2.F16.B7 R2.F16.B8 R2.F16.B9 R2.F16.B10 R2.F16.B11 R2.F16.B12 R2.F16.B13 R2.F16.B14 R2.F16.B15 R2.F15.B0 R2.F15.B1 R2.F15.B2 R2.F15.B3 R2.F15.B4 R2.F15.B5 R2.F15.B6 R2.F15.B7 R2.F15.B8 R2.F15.B9 R2.F15.B10 R2.F15.B11 R2.F15.B12 R2.F15.B13 R2.F15.B14 R2.F15.B15 R2.F14.B0 R2.F14.B1 R2.F14.B2 R2.F14.B3 R2.F14.B4 R2.F14.B5 R2.F14.B6 R2.F14.B7 R2.F14.B8 R2.F14.B9 R2.F14.B10 R2.F14.B11 R2.F14.B12 R2.F14.B13 R2.F14.B14 R2.F14.B15 R2.F13.B0 R2.F13.B1 R2.F13.B2 R2.F13.B3 R2.F13.B4 R2.F13.B5 R2.F13.B6 R2.F13.B7 R2.F13.B8 R2.F13.B9 R2.F13.B10 R2.F13.B11 R2.F13.B12 R2.F13.B13 R2.F13.B14 R2.F13.B15 R2.F12.B0 R2.F12.B1 R2.F12.B2 R2.F12.B3 R2.F12.B4 R2.F12.B5 R2.F12.B6 R2.F12.B7 R2.F12.B8 R2.F12.B9 R2.F12.B10 R2.F12.B11 R2.F12.B12 R2.F12.B13 R2.F12.B14 R2.F12.B15 R2.F11.B0 R2.F11.B1 R2.F11.B2 R2.F11.B3 R2.F11.B4 R2.F11.B5 R2.F11.B6 R2.F11.B7 R2.F11.B8 R2.F11.B9 R2.F11.B10 R2.F11.B11 R2.F11.B12 R2.F11.B13 R2.F11.B14 R2.F11.B15 R2.F10.B0 R2.F10.B1 R2.F10.B2 R2.F10.B3 R2.F10.B4 R2.F10.B5 R2.F10.B6 R2.F10.B7 R2.F10.B8 R2.F10.B9 R2.F10.B10 R2.F10.B11 R2.F10.B12 R2.F10.B13 R2.F10.B14 R2.F10.B15 R2.F9.B0 R2.F9.B1 R2.F9.B2 R2.F9.B3 R2.F9.B4 R2.F9.B5 R2.F9.B6 R2.F9.B7 R2.F9.B8 R2.F9.B9 R2.F9.B10 R2.F9.B11 R2.F9.B12 R2.F9.B13 R2.F9.B14 R2.F9.B15 R2.F8.B0 R2.F8.B1 R2.F8.B2 R2.F8.B3 R2.F8.B4 R2.F8.B5 R2.F8.B6 R2.F8.B7 R2.F8.B8 R2.F8.B9 R2.F8.B10 R2.F8.B11 R2.F8.B12 R2.F8.B13 R2.F8.B14 R2.F8.B15 R2.F7.B0 R2.F7.B1 R2.F7.B2 R2.F7.B3 R2.F7.B4 R2.F7.B5 R2.F7.B6 R2.F7.B7 R2.F7.B8 R2.F7.B9 R2.F7.B10 R2.F7.B11 R2.F7.B12 R2.F7.B13 R2.F7.B14 R2.F7.B15 R2.F6.B0 R2.F6.B1 R2.F6.B2 R2.F6.B3 R2.F6.B4 R2.F6.B5 R2.F6.B6 R2.F6.B7 R2.F6.B8 R2.F6.B9 R2.F6.B10 R2.F6.B11 R2.F6.B12 R2.F6.B13 R2.F6.B14 R2.F6.B15 R2.F5.B0 R2.F5.B1 R2.F5.B2 R2.F5.B3 R2.F5.B4 R2.F5.B5 R2.F5.B6 R2.F5.B7 R2.F5.B8 R2.F5.B9 R2.F5.B10 R2.F5.B11 R2.F5.B12 R2.F5.B13 R2.F5.B14 R2.F5.B15 R2.F4.B0 R2.F4.B1 R2.F4.B2 R2.F4.B3 R2.F4.B4 R2.F4.B5 R2.F4.B6 R2.F4.B7 R2.F4.B8 R2.F4.B9 R2.F4.B10 R2.F4.B11 R2.F4.B12 R2.F4.B13 R2.F4.B14 R2.F4.B15 R2.F3.B0 R2.F3.B1 R2.F3.B2 R2.F3.B3 R2.F3.B4 R2.F3.B5 R2.F3.B6 R2.F3.B7 R2.F3.B8 R2.F3.B9 R2.F3.B10 R2.F3.B11 R2.F3.B12 R2.F3.B13 R2.F3.B14 R2.F3.B15 R2.F2.B0 R2.F2.B1 R2.F2.B2 R2.F2.B3 R2.F2.B4 R2.F2.B5 R2.F2.B6 R2.F2.B7 R2.F2.B8 R2.F2.B9 R2.F2.B10 R2.F2.B11 R2.F2.B12 R2.F2.B13 R2.F2.B14 R2.F2.B15 R2.F1.B0 R2.F1.B1 R2.F1.B2 R2.F1.B3 R2.F1.B4 R2.F1.B5 R2.F1.B6 R2.F1.B7 R2.F1.B8 R2.F1.B9 R2.F1.B10 R2.F1.B11 R2.F1.B12 R2.F1.B13 R2.F1.B14 R2.F1.B15 R2.F0.B0 R2.F0.B1 R2.F0.B2 R2.F0.B3 R2.F0.B4 R2.F0.B5 R2.F0.B6 R2.F0.B7 R2.F0.B8 R2.F0.B9 R2.F0.B10 R2.F0.B11 R2.F0.B12 R2.F0.B13 R2.F0.B14 R2.F0.B15 inv 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	BRAM:READ_MODE: R1.F2.B7 R1.F3.B7
		00: 0
		01: 1
		10: 2
		11: 3
	BRAM:WRITE_MODE: R1.F0.B7 R1.F1.B7
		00: 0
		01: 1
		10: 2
		11: 3
}

bstile BRAM_P08 {
	BRAM:CASCADE_IN_RADDR: R1.F7.B7 inv 0
	BRAM:CASCADE_IN_WADDR: R1.F5.B7 inv 0
	BRAM:CASCADE_OUT_RADDR: R1.F6.B7 inv 0
	BRAM:CASCADE_OUT_WADDR: R1.F4.B7 inv 0
	BRAM:ENABLE: R0.F1.B7 inv 0
	BRAM:INIT: R2.F255.B0 R2.F255.B1 R2.F255.B2 R2.F255.B3 R2.F255.B4 R2.F255.B5 R2.F255.B6 R2.F255.B7 R2.F255.B8 R2.F255.B9 R2.F255.B10 R2.F255.B11 R2.F255.B12 R2.F255.B13 R2.F255.B14 R2.F255.B15 R2.F254.B0 R2.F254.B1 R2.F254.B2 R2.F254.B3 R2.F254.B4 R2.F254.B5 R2.F254.B6 R2.F254.B7 R2.F254.B8 R2.F254.B9 R2.F254.B10 R2.F254.B11 R2.F254.B12 R2.F254.B13 R2.F254.B14 R2.F254.B15 R2.F253.B0 R2.F253.B1 R2.F253.B2 R2.F253.B3 R2.F253.B4 R2.F253.B5 R2.F253.B6 R2.F253.B7 R2.F253.B8 R2.F253.B9 R2.F253.B10 R2.F253.B11 R2.F253.B12 R2.F253.B13 R2.F253.B14 R2.F253.B15 R2.F252.B0 R2.F252.B1 R2.F252.B2 R2.F252.B3 R2.F252.B4 R2.F252.B5 R2.F252.B6 R2.F252.B7 R2.F252.B8 R2.F252.B9 R2.F252.B10 R2.F252.B11 R2.F252.B12 R2.F252.B13 R2.F252.B14 R2.F252.B15 R2.F251.B0 R2.F251.B1 R2.F251.B2 R2.F251.B3 R2.F251.B4 R2.F251.B5 R2.F251.B6 R2.F251.B7 R2.F251.B8 R2.F251.B9 R2.F251.B10 R2.F251.B11 R2.F251.B12 R2.F251.B13 R2.F251.B14 R2.F251.B15 R2.F250.B0 R2.F250.B1 R2.F250.B2 R2.F250.B3 R2.F250.B4 R2.F250.B5 R2.F250.B6 R2.F250.B7 R2.F250.B8 R2.F250.B9 R2.F250.B10 R2.F250.B11 R2.F250.B12 R2.F250.B13 R2.F250.B14 R2.F250.B15 R2.F249.B0 R2.F249.B1 R2.F249.B2 R2.F249.B3 R2.F249.B4 R2.F249.B5 R2.F249.B6 R2.F249.B7 R2.F249.B8 R2.F249.B9 R2.F249.B10 R2.F249.B11 R2.F249.B12 R2.F249.B13 R2.F249.B14 R2.F249.B15 R2.F248.B0 R2.F248.B1 R2.F248.B2 R2.F248.B3 R2.F248.B4 R2.F248.B5 R2.F248.B6 R2.F248.B7 R2.F248.B8 R2.F248.B9 R2.F248.B10 R2.F248.B11 R2.F248.B12 R2.F248.B13 R2.F248.B14 R2.F248.B15 R2.F247.B0 R2.F247.B1 R2.F247.B2 R2.F247.B3 R2.F247.B4 R2.F247.B5 R2.F247.B6 R2.F247.B7 R2.F247.B8 R2.F247.B9 R2.F247.B10 R2.F247.B11 R2.F247.B12 R2.F247.B13 R2.F247.B14 R2.F247.B15 R2.F246.B0 R2.F246.B1 R2.F246.B2 R2.F246.B3 R2.F246.B4 R2.F246.B5 R2.F246.B6 R2.F246.B7 R2.F246.B8 R2.F246.B9 R2.F246.B10 R2.F246.B11 R2.F246.B12 R2.F246.B13 R2.F246.B14 R2.F246.B15 R2.F245.B0 R2.F245.B1 R2.F245.B2 R2.F245.B3 R2.F245.B4 R2.F245.B5 R2.F245.B6 R2.F245.B7 R2.F245.B8 R2.F245.B9 R2.F245.B10 R2.F245.B11 R2.F245.B12 R2.F245.B13 R2.F245.B14 R2.F245.B15 R2.F244.B0 R2.F244.B1 R2.F244.B2 R2.F244.B3 R2.F244.B4 R2.F244.B5 R2.F244.B6 R2.F244.B7 R2.F244.B8 R2.F244.B9 R2.F244.B10 R2.F244.B11 R2.F244.B12 R2.F244.B13 R2.F244.B14 R2.F244.B15 R2.F243.B0 R2.F243.B1 R2.F243.B2 R2.F243.B3 R2.F243.B4 R2.F243.B5 R2.F243.B6 R2.F243.B7 R2.F243.B8 R2.F243.B9 R2.F243.B10 R2.F243.B11 R2.F243.B12 R2.F243.B13 R2.F243.B14 R2.F243.B15 R2.F242.B0 R2.F242.B1 R2.F242.B2 R2.F242.B3 R2.F242.B4 R2.F242.B5 R2.F242.B6 R2.F242.B7 R2.F242.B8 R2.F242.B9 R2.F242.B10 R2.F242.B11 R2.F242.B12 R2.F242.B13 R2.F242.B14 R2.F242.B15 R2.F241.B0 R2.F241.B1 R2.F241.B2 R2.F241.B3 R2.F241.B4 R2.F241.B5 R2.F241.B6 R2.F241.B7 R2.F241.B8 R2.F241.B9 R2.F241.B10 R2.F241.B11 R2.F241.B12 R2.F241.B13 R2.F241.B14 R2.F241.B15 R2.F240.B0 R2.F240.B1 R2.F240.B2 R2.F240.B3 R2.F240.B4 R2.F240.B5 R2.F240.B6 R2.F240.B7 R2.F240.B8 R2.F240.B9 R2.F240.B10 R2.F240.B11 R2.F240.B12 R2.F240.B13 R2.F240.B14 R2.F240.B15 R2.F239.B0 R2.F239.B1 R2.F239.B2 R2.F239.B3 R2.F239.B4 R2.F239.B5 R2.F239.B6 R2.F239.B7 R2.F239.B8 R2.F239.B9 R2.F239.B10 R2.F239.B11 R2.F239.B12 R2.F239.B13 R2.F239.B14 R2.F239.B15 R2.F238.B0 R2.F238.B1 R2.F238.B2 R2.F238.B3 R2.F238.B4 R2.F238.B5 R2.F238.B6 R2.F238.B7 R2.F238.B8 R2.F238.B9 R2.F238.B10 R2.F238.B11 R2.F238.B12 R2.F238.B13 R2.F238.B14 R2.F238.B15 R2.F237.B0 R2.F237.B1 R2.F237.B2 R2.F237.B3 R2.F237.B4 R2.F237.B5 R2.F237.B6 R2.F237.B7 R2.F237.B8 R2.F237.B9 R2.F237.B10 R2.F237.B11 R2.F237.B12 R2.F237.B13 R2.F237.B14 R2.F237.B15 R2.F236.B0 R2.F236.B1 R2.F236.B2 R2.F236.B3 R2.F236.B4 R2.F236.B5 R2.F236.B6 R2.F236.B7 R2.F236.B8 R2.F236.B9 R2.F236.B10 R2.F236.B11 R2.F236.B12 R2.F236.B13 R2.F236.B14 R2.F236.B15 R2.F235.B0 R2.F235.B1 R2.F235.B2 R2.F235.B3 R2.F235.B4 R2.F235.B5 R2.F235.B6 R2.F235.B7 R2.F235.B8 R2.F235.B9 R2.F235.B10 R2.F235.B11 R2.F235.B12 R2.F235.B13 R2.F235.B14 R2.F235.B15 R2.F234.B0 R2.F234.B1 R2.F234.B2 R2.F234.B3 R2.F234.B4 R2.F234.B5 R2.F234.B6 R2.F234.B7 R2.F234.B8 R2.F234.B9 R2.F234.B10 R2.F234.B11 R2.F234.B12 R2.F234.B13 R2.F234.B14 R2.F234.B15 R2.F233.B0 R2.F233.B1 R2.F233.B2 R2.F233.B3 R2.F233.B4 R2.F233.B5 R2.F233.B6 R2.F233.B7 R2.F233.B8 R2.F233.B9 R2.F233.B10 R2.F233.B11 R2.F233.B12 R2.F233.B13 R2.F233.B14 R2.F233.B15 R2.F232.B0 R2.F232.B1 R2.F232.B2 R2.F232.B3 R2.F232.B4 R2.F232.B5 R2.F232.B6 R2.F232.B7 R2.F232.B8 R2.F232.B9 R2.F232.B10 R2.F232.B11 R2.F232.B12 R2.F232.B13 R2.F232.B14 R2.F232.B15 R2.F231.B0 R2.F231.B1 R2.F231.B2 R2.F231.B3 R2.F231.B4 R2.F231.B5 R2.F231.B6 R2.F231.B7 R2.F231.B8 R2.F231.B9 R2.F231.B10 R2.F231.B11 R2.F231.B12 R2.F231.B13 R2.F231.B14 R2.F231.B15 R2.F230.B0 R2.F230.B1 R2.F230.B2 R2.F230.B3 R2.F230.B4 R2.F230.B5 R2.F230.B6 R2.F230.B7 R2.F230.B8 R2.F230.B9 R2.F230.B10 R2.F230.B11 R2.F230.B12 R2.F230.B13 R2.F230.B14 R2.F230.B15 R2.F229.B0 R2.F229.B1 R2.F229.B2 R2.F229.B3 R2.F229.B4 R2.F229.B5 R2.F229.B6 R2.F229.B7 R2.F229.B8 R2.F229.B9 R2.F229.B10 R2.F229.B11 R2.F229.B12 R2.F229.B13 R2.F229.B14 R2.F229.B15 R2.F228.B0 R2.F228.B1 R2.F228.B2 R2.F228.B3 R2.F228.B4 R2.F228.B5 R2.F228.B6 R2.F228.B7 R2.F228.B8 R2.F228.B9 R2.F228.B10 R2.F228.B11 R2.F228.B12 R2.F228.B13 R2.F228.B14 R2.F228.B15 R2.F227.B0 R2.F227.B1 R2.F227.B2 R2.F227.B3 R2.F227.B4 R2.F227.B5 R2.F227.B6 R2.F227.B7 R2.F227.B8 R2.F227.B9 R2.F227.B10 R2.F227.B11 R2.F227.B12 R2.F227.B13 R2.F227.B14 R2.F227.B15 R2.F226.B0 R2.F226.B1 R2.F226.B2 R2.F226.B3 R2.F226.B4 R2.F226.B5 R2.F226.B6 R2.F226.B7 R2.F226.B8 R2.F226.B9 R2.F226.B10 R2.F226.B11 R2.F226.B12 R2.F226.B13 R2.F226.B14 R2.F226.B15 R2.F225.B0 R2.F225.B1 R2.F225.B2 R2.F225.B3 R2.F225.B4 R2.F225.B5 R2.F225.B6 R2.F225.B7 R2.F225.B8 R2.F225.B9 R2.F225.B10 R2.F225.B11 R2.F225.B12 R2.F225.B13 R2.F225.B14 R2.F225.B15 R2.F224.B0 R2.F224.B1 R2.F224.B2 R2.F224.B3 R2.F224.B4 R2.F224.B5 R2.F224.B6 R2.F224.B7 R2.F224.B8 R2.F224.B9 R2.F224.B10 R2.F224.B11 R2.F224.B12 R2.F224.B13 R2.F224.B14 R2.F224.B15 R2.F223.B0 R2.F223.B1 R2.F223.B2 R2.F223.B3 R2.F223.B4 R2.F223.B5 R2.F223.B6 R2.F223.B7 R2.F223.B8 R2.F223.B9 R2.F223.B10 R2.F223.B11 R2.F223.B12 R2.F223.B13 R2.F223.B14 R2.F223.B15 R2.F222.B0 R2.F222.B1 R2.F222.B2 R2.F222.B3 R2.F222.B4 R2.F222.B5 R2.F222.B6 R2.F222.B7 R2.F222.B8 R2.F222.B9 R2.F222.B10 R2.F222.B11 R2.F222.B12 R2.F222.B13 R2.F222.B14 R2.F222.B15 R2.F221.B0 R2.F221.B1 R2.F221.B2 R2.F221.B3 R2.F221.B4 R2.F221.B5 R2.F221.B6 R2.F221.B7 R2.F221.B8 R2.F221.B9 R2.F221.B10 R2.F221.B11 R2.F221.B12 R2.F221.B13 R2.F221.B14 R2.F221.B15 R2.F220.B0 R2.F220.B1 R2.F220.B2 R2.F220.B3 R2.F220.B4 R2.F220.B5 R2.F220.B6 R2.F220.B7 R2.F220.B8 R2.F220.B9 R2.F220.B10 R2.F220.B11 R2.F220.B12 R2.F220.B13 R2.F220.B14 R2.F220.B15 R2.F219.B0 R2.F219.B1 R2.F219.B2 R2.F219.B3 R2.F219.B4 R2.F219.B5 R2.F219.B6 R2.F219.B7 R2.F219.B8 R2.F219.B9 R2.F219.B10 R2.F219.B11 R2.F219.B12 R2.F219.B13 R2.F219.B14 R2.F219.B15 R2.F218.B0 R2.F218.B1 R2.F218.B2 R2.F218.B3 R2.F218.B4 R2.F218.B5 R2.F218.B6 R2.F218.B7 R2.F218.B8 R2.F218.B9 R2.F218.B10 R2.F218.B11 R2.F218.B12 R2.F218.B13 R2.F218.B14 R2.F218.B15 R2.F217.B0 R2.F217.B1 R2.F217.B2 R2.F217.B3 R2.F217.B4 R2.F217.B5 R2.F217.B6 R2.F217.B7 R2.F217.B8 R2.F217.B9 R2.F217.B10 R2.F217.B11 R2.F217.B12 R2.F217.B13 R2.F217.B14 R2.F217.B15 R2.F216.B0 R2.F216.B1 R2.F216.B2 R2.F216.B3 R2.F216.B4 R2.F216.B5 R2.F216.B6 R2.F216.B7 R2.F216.B8 R2.F216.B9 R2.F216.B10 R2.F216.B11 R2.F216.B12 R2.F216.B13 R2.F216.B14 R2.F216.B15 R2.F215.B0 R2.F215.B1 R2.F215.B2 R2.F215.B3 R2.F215.B4 R2.F215.B5 R2.F215.B6 R2.F215.B7 R2.F215.B8 R2.F215.B9 R2.F215.B10 R2.F215.B11 R2.F215.B12 R2.F215.B13 R2.F215.B14 R2.F215.B15 R2.F214.B0 R2.F214.B1 R2.F214.B2 R2.F214.B3 R2.F214.B4 R2.F214.B5 R2.F214.B6 R2.F214.B7 R2.F214.B8 R2.F214.B9 R2.F214.B10 R2.F214.B11 R2.F214.B12 R2.F214.B13 R2.F214.B14 R2.F214.B15 R2.F213.B0 R2.F213.B1 R2.F213.B2 R2.F213.B3 R2.F213.B4 R2.F213.B5 R2.F213.B6 R2.F213.B7 R2.F213.B8 R2.F213.B9 R2.F213.B10 R2.F213.B11 R2.F213.B12 R2.F213.B13 R2.F213.B14 R2.F213.B15 R2.F212.B0 R2.F212.B1 R2.F212.B2 R2.F212.B3 R2.F212.B4 R2.F212.B5 R2.F212.B6 R2.F212.B7 R2.F212.B8 R2.F212.B9 R2.F212.B10 R2.F212.B11 R2.F212.B12 R2.F212.B13 R2.F212.B14 R2.F212.B15 R2.F211.B0 R2.F211.B1 R2.F211.B2 R2.F211.B3 R2.F211.B4 R2.F211.B5 R2.F211.B6 R2.F211.B7 R2.F211.B8 R2.F211.B9 R2.F211.B10 R2.F211.B11 R2.F211.B12 R2.F211.B13 R2.F211.B14 R2.F211.B15 R2.F210.B0 R2.F210.B1 R2.F210.B2 R2.F210.B3 R2.F210.B4 R2.F210.B5 R2.F210.B6 R2.F210.B7 R2.F210.B8 R2.F210.B9 R2.F210.B10 R2.F210.B11 R2.F210.B12 R2.F210.B13 R2.F210.B14 R2.F210.B15 R2.F209.B0 R2.F209.B1 R2.F209.B2 R2.F209.B3 R2.F209.B4 R2.F209.B5 R2.F209.B6 R2.F209.B7 R2.F209.B8 R2.F209.B9 R2.F209.B10 R2.F209.B11 R2.F209.B12 R2.F209.B13 R2.F209.B14 R2.F209.B15 R2.F208.B0 R2.F208.B1 R2.F208.B2 R2.F208.B3 R2.F208.B4 R2.F208.B5 R2.F208.B6 R2.F208.B7 R2.F208.B8 R2.F208.B9 R2.F208.B10 R2.F208.B11 R2.F208.B12 R2.F208.B13 R2.F208.B14 R2.F208.B15 R2.F207.B0 R2.F207.B1 R2.F207.B2 R2.F207.B3 R2.F207.B4 R2.F207.B5 R2.F207.B6 R2.F207.B7 R2.F207.B8 R2.F207.B9 R2.F207.B10 R2.F207.B11 R2.F207.B12 R2.F207.B13 R2.F207.B14 R2.F207.B15 R2.F206.B0 R2.F206.B1 R2.F206.B2 R2.F206.B3 R2.F206.B4 R2.F206.B5 R2.F206.B6 R2.F206.B7 R2.F206.B8 R2.F206.B9 R2.F206.B10 R2.F206.B11 R2.F206.B12 R2.F206.B13 R2.F206.B14 R2.F206.B15 R2.F205.B0 R2.F205.B1 R2.F205.B2 R2.F205.B3 R2.F205.B4 R2.F205.B5 R2.F205.B6 R2.F205.B7 R2.F205.B8 R2.F205.B9 R2.F205.B10 R2.F205.B11 R2.F205.B12 R2.F205.B13 R2.F205.B14 R2.F205.B15 R2.F204.B0 R2.F204.B1 R2.F204.B2 R2.F204.B3 R2.F204.B4 R2.F204.B5 R2.F204.B6 R2.F204.B7 R2.F204.B8 R2.F204.B9 R2.F204.B10 R2.F204.B11 R2.F204.B12 R2.F204.B13 R2.F204.B14 R2.F204.B15 R2.F203.B0 R2.F203.B1 R2.F203.B2 R2.F203.B3 R2.F203.B4 R2.F203.B5 R2.F203.B6 R2.F203.B7 R2.F203.B8 R2.F203.B9 R2.F203.B10 R2.F203.B11 R2.F203.B12 R2.F203.B13 R2.F203.B14 R2.F203.B15 R2.F202.B0 R2.F202.B1 R2.F202.B2 R2.F202.B3 R2.F202.B4 R2.F202.B5 R2.F202.B6 R2.F202.B7 R2.F202.B8 R2.F202.B9 R2.F202.B10 R2.F202.B11 R2.F202.B12 R2.F202.B13 R2.F202.B14 R2.F202.B15 R2.F201.B0 R2.F201.B1 R2.F201.B2 R2.F201.B3 R2.F201.B4 R2.F201.B5 R2.F201.B6 R2.F201.B7 R2.F201.B8 R2.F201.B9 R2.F201.B10 R2.F201.B11 R2.F201.B12 R2.F201.B13 R2.F201.B14 R2.F201.B15 R2.F200.B0 R2.F200.B1 R2.F200.B2 R2.F200.B3 R2.F200.B4 R2.F200.B5 R2.F200.B6 R2.F200.B7 R2.F200.B8 R2.F200.B9 R2.F200.B10 R2.F200.B11 R2.F200.B12 R2.F200.B13 R2.F200.B14 R2.F200.B15 R2.F199.B0 R2.F199.B1 R2.F199.B2 R2.F199.B3 R2.F199.B4 R2.F199.B5 R2.F199.B6 R2.F199.B7 R2.F199.B8 R2.F199.B9 R2.F199.B10 R2.F199.B11 R2.F199.B12 R2.F199.B13 R2.F199.B14 R2.F199.B15 R2.F198.B0 R2.F198.B1 R2.F198.B2 R2.F198.B3 R2.F198.B4 R2.F198.B5 R2.F198.B6 R2.F198.B7 R2.F198.B8 R2.F198.B9 R2.F198.B10 R2.F198.B11 R2.F198.B12 R2.F198.B13 R2.F198.B14 R2.F198.B15 R2.F197.B0 R2.F197.B1 R2.F197.B2 R2.F197.B3 R2.F197.B4 R2.F197.B5 R2.F197.B6 R2.F197.B7 R2.F197.B8 R2.F197.B9 R2.F197.B10 R2.F197.B11 R2.F197.B12 R2.F197.B13 R2.F197.B14 R2.F197.B15 R2.F196.B0 R2.F196.B1 R2.F196.B2 R2.F196.B3 R2.F196.B4 R2.F196.B5 R2.F196.B6 R2.F196.B7 R2.F196.B8 R2.F196.B9 R2.F196.B10 R2.F196.B11 R2.F196.B12 R2.F196.B13 R2.F196.B14 R2.F196.B15 R2.F195.B0 R2.F195.B1 R2.F195.B2 R2.F195.B3 R2.F195.B4 R2.F195.B5 R2.F195.B6 R2.F195.B7 R2.F195.B8 R2.F195.B9 R2.F195.B10 R2.F195.B11 R2.F195.B12 R2.F195.B13 R2.F195.B14 R2.F195.B15 R2.F194.B0 R2.F194.B1 R2.F194.B2 R2.F194.B3 R2.F194.B4 R2.F194.B5 R2.F194.B6 R2.F194.B7 R2.F194.B8 R2.F194.B9 R2.F194.B10 R2.F194.B11 R2.F194.B12 R2.F194.B13 R2.F194.B14 R2.F194.B15 R2.F193.B0 R2.F193.B1 R2.F193.B2 R2.F193.B3 R2.F193.B4 R2.F193.B5 R2.F193.B6 R2.F193.B7 R2.F193.B8 R2.F193.B9 R2.F193.B10 R2.F193.B11 R2.F193.B12 R2.F193.B13 R2.F193.B14 R2.F193.B15 R2.F192.B0 R2.F192.B1 R2.F192.B2 R2.F192.B3 R2.F192.B4 R2.F192.B5 R2.F192.B6 R2.F192.B7 R2.F192.B8 R2.F192.B9 R2.F192.B10 R2.F192.B11 R2.F192.B12 R2.F192.B13 R2.F192.B14 R2.F192.B15 R2.F191.B0 R2.F191.B1 R2.F191.B2 R2.F191.B3 R2.F191.B4 R2.F191.B5 R2.F191.B6 R2.F191.B7 R2.F191.B8 R2.F191.B9 R2.F191.B10 R2.F191.B11 R2.F191.B12 R2.F191.B13 R2.F191.B14 R2.F191.B15 R2.F190.B0 R2.F190.B1 R2.F190.B2 R2.F190.B3 R2.F190.B4 R2.F190.B5 R2.F190.B6 R2.F190.B7 R2.F190.B8 R2.F190.B9 R2.F190.B10 R2.F190.B11 R2.F190.B12 R2.F190.B13 R2.F190.B14 R2.F190.B15 R2.F189.B0 R2.F189.B1 R2.F189.B2 R2.F189.B3 R2.F189.B4 R2.F189.B5 R2.F189.B6 R2.F189.B7 R2.F189.B8 R2.F189.B9 R2.F189.B10 R2.F189.B11 R2.F189.B12 R2.F189.B13 R2.F189.B14 R2.F189.B15 R2.F188.B0 R2.F188.B1 R2.F188.B2 R2.F188.B3 R2.F188.B4 R2.F188.B5 R2.F188.B6 R2.F188.B7 R2.F188.B8 R2.F188.B9 R2.F188.B10 R2.F188.B11 R2.F188.B12 R2.F188.B13 R2.F188.B14 R2.F188.B15 R2.F187.B0 R2.F187.B1 R2.F187.B2 R2.F187.B3 R2.F187.B4 R2.F187.B5 R2.F187.B6 R2.F187.B7 R2.F187.B8 R2.F187.B9 R2.F187.B10 R2.F187.B11 R2.F187.B12 R2.F187.B13 R2.F187.B14 R2.F187.B15 R2.F186.B0 R2.F186.B1 R2.F186.B2 R2.F186.B3 R2.F186.B4 R2.F186.B5 R2.F186.B6 R2.F186.B7 R2.F186.B8 R2.F186.B9 R2.F186.B10 R2.F186.B11 R2.F186.B12 R2.F186.B13 R2.F186.B14 R2.F186.B15 R2.F185.B0 R2.F185.B1 R2.F185.B2 R2.F185.B3 R2.F185.B4 R2.F185.B5 R2.F185.B6 R2.F185.B7 R2.F185.B8 R2.F185.B9 R2.F185.B10 R2.F185.B11 R2.F185.B12 R2.F185.B13 R2.F185.B14 R2.F185.B15 R2.F184.B0 R2.F184.B1 R2.F184.B2 R2.F184.B3 R2.F184.B4 R2.F184.B5 R2.F184.B6 R2.F184.B7 R2.F184.B8 R2.F184.B9 R2.F184.B10 R2.F184.B11 R2.F184.B12 R2.F184.B13 R2.F184.B14 R2.F184.B15 R2.F183.B0 R2.F183.B1 R2.F183.B2 R2.F183.B3 R2.F183.B4 R2.F183.B5 R2.F183.B6 R2.F183.B7 R2.F183.B8 R2.F183.B9 R2.F183.B10 R2.F183.B11 R2.F183.B12 R2.F183.B13 R2.F183.B14 R2.F183.B15 R2.F182.B0 R2.F182.B1 R2.F182.B2 R2.F182.B3 R2.F182.B4 R2.F182.B5 R2.F182.B6 R2.F182.B7 R2.F182.B8 R2.F182.B9 R2.F182.B10 R2.F182.B11 R2.F182.B12 R2.F182.B13 R2.F182.B14 R2.F182.B15 R2.F181.B0 R2.F181.B1 R2.F181.B2 R2.F181.B3 R2.F181.B4 R2.F181.B5 R2.F181.B6 R2.F181.B7 R2.F181.B8 R2.F181.B9 R2.F181.B10 R2.F181.B11 R2.F181.B12 R2.F181.B13 R2.F181.B14 R2.F181.B15 R2.F180.B0 R2.F180.B1 R2.F180.B2 R2.F180.B3 R2.F180.B4 R2.F180.B5 R2.F180.B6 R2.F180.B7 R2.F180.B8 R2.F180.B9 R2.F180.B10 R2.F180.B11 R2.F180.B12 R2.F180.B13 R2.F180.B14 R2.F180.B15 R2.F179.B0 R2.F179.B1 R2.F179.B2 R2.F179.B3 R2.F179.B4 R2.F179.B5 R2.F179.B6 R2.F179.B7 R2.F179.B8 R2.F179.B9 R2.F179.B10 R2.F179.B11 R2.F179.B12 R2.F179.B13 R2.F179.B14 R2.F179.B15 R2.F178.B0 R2.F178.B1 R2.F178.B2 R2.F178.B3 R2.F178.B4 R2.F178.B5 R2.F178.B6 R2.F178.B7 R2.F178.B8 R2.F178.B9 R2.F178.B10 R2.F178.B11 R2.F178.B12 R2.F178.B13 R2.F178.B14 R2.F178.B15 R2.F177.B0 R2.F177.B1 R2.F177.B2 R2.F177.B3 R2.F177.B4 R2.F177.B5 R2.F177.B6 R2.F177.B7 R2.F177.B8 R2.F177.B9 R2.F177.B10 R2.F177.B11 R2.F177.B12 R2.F177.B13 R2.F177.B14 R2.F177.B15 R2.F176.B0 R2.F176.B1 R2.F176.B2 R2.F176.B3 R2.F176.B4 R2.F176.B5 R2.F176.B6 R2.F176.B7 R2.F176.B8 R2.F176.B9 R2.F176.B10 R2.F176.B11 R2.F176.B12 R2.F176.B13 R2.F176.B14 R2.F176.B15 R2.F175.B0 R2.F175.B1 R2.F175.B2 R2.F175.B3 R2.F175.B4 R2.F175.B5 R2.F175.B6 R2.F175.B7 R2.F175.B8 R2.F175.B9 R2.F175.B10 R2.F175.B11 R2.F175.B12 R2.F175.B13 R2.F175.B14 R2.F175.B15 R2.F174.B0 R2.F174.B1 R2.F174.B2 R2.F174.B3 R2.F174.B4 R2.F174.B5 R2.F174.B6 R2.F174.B7 R2.F174.B8 R2.F174.B9 R2.F174.B10 R2.F174.B11 R2.F174.B12 R2.F174.B13 R2.F174.B14 R2.F174.B15 R2.F173.B0 R2.F173.B1 R2.F173.B2 R2.F173.B3 R2.F173.B4 R2.F173.B5 R2.F173.B6 R2.F173.B7 R2.F173.B8 R2.F173.B9 R2.F173.B10 R2.F173.B11 R2.F173.B12 R2.F173.B13 R2.F173.B14 R2.F173.B15 R2.F172.B0 R2.F172.B1 R2.F172.B2 R2.F172.B3 R2.F172.B4 R2.F172.B5 R2.F172.B6 R2.F172.B7 R2.F172.B8 R2.F172.B9 R2.F172.B10 R2.F172.B11 R2.F172.B12 R2.F172.B13 R2.F172.B14 R2.F172.B15 R2.F171.B0 R2.F171.B1 R2.F171.B2 R2.F171.B3 R2.F171.B4 R2.F171.B5 R2.F171.B6 R2.F171.B7 R2.F171.B8 R2.F171.B9 R2.F171.B10 R2.F171.B11 R2.F171.B12 R2.F171.B13 R2.F171.B14 R2.F171.B15 R2.F170.B0 R2.F170.B1 R2.F170.B2 R2.F170.B3 R2.F170.B4 R2.F170.B5 R2.F170.B6 R2.F170.B7 R2.F170.B8 R2.F170.B9 R2.F170.B10 R2.F170.B11 R2.F170.B12 R2.F170.B13 R2.F170.B14 R2.F170.B15 R2.F169.B0 R2.F169.B1 R2.F169.B2 R2.F169.B3 R2.F169.B4 R2.F169.B5 R2.F169.B6 R2.F169.B7 R2.F169.B8 R2.F169.B9 R2.F169.B10 R2.F169.B11 R2.F169.B12 R2.F169.B13 R2.F169.B14 R2.F169.B15 R2.F168.B0 R2.F168.B1 R2.F168.B2 R2.F168.B3 R2.F168.B4 R2.F168.B5 R2.F168.B6 R2.F168.B7 R2.F168.B8 R2.F168.B9 R2.F168.B10 R2.F168.B11 R2.F168.B12 R2.F168.B13 R2.F168.B14 R2.F168.B15 R2.F167.B0 R2.F167.B1 R2.F167.B2 R2.F167.B3 R2.F167.B4 R2.F167.B5 R2.F167.B6 R2.F167.B7 R2.F167.B8 R2.F167.B9 R2.F167.B10 R2.F167.B11 R2.F167.B12 R2.F167.B13 R2.F167.B14 R2.F167.B15 R2.F166.B0 R2.F166.B1 R2.F166.B2 R2.F166.B3 R2.F166.B4 R2.F166.B5 R2.F166.B6 R2.F166.B7 R2.F166.B8 R2.F166.B9 R2.F166.B10 R2.F166.B11 R2.F166.B12 R2.F166.B13 R2.F166.B14 R2.F166.B15 R2.F165.B0 R2.F165.B1 R2.F165.B2 R2.F165.B3 R2.F165.B4 R2.F165.B5 R2.F165.B6 R2.F165.B7 R2.F165.B8 R2.F165.B9 R2.F165.B10 R2.F165.B11 R2.F165.B12 R2.F165.B13 R2.F165.B14 R2.F165.B15 R2.F164.B0 R2.F164.B1 R2.F164.B2 R2.F164.B3 R2.F164.B4 R2.F164.B5 R2.F164.B6 R2.F164.B7 R2.F164.B8 R2.F164.B9 R2.F164.B10 R2.F164.B11 R2.F164.B12 R2.F164.B13 R2.F164.B14 R2.F164.B15 R2.F163.B0 R2.F163.B1 R2.F163.B2 R2.F163.B3 R2.F163.B4 R2.F163.B5 R2.F163.B6 R2.F163.B7 R2.F163.B8 R2.F163.B9 R2.F163.B10 R2.F163.B11 R2.F163.B12 R2.F163.B13 R2.F163.B14 R2.F163.B15 R2.F162.B0 R2.F162.B1 R2.F162.B2 R2.F162.B3 R2.F162.B4 R2.F162.B5 R2.F162.B6 R2.F162.B7 R2.F162.B8 R2.F162.B9 R2.F162.B10 R2.F162.B11 R2.F162.B12 R2.F162.B13 R2.F162.B14 R2.F162.B15 R2.F161.B0 R2.F161.B1 R2.F161.B2 R2.F161.B3 R2.F161.B4 R2.F161.B5 R2.F161.B6 R2.F161.B7 R2.F161.B8 R2.F161.B9 R2.F161.B10 R2.F161.B11 R2.F161.B12 R2.F161.B13 R2.F161.B14 R2.F161.B15 R2.F160.B0 R2.F160.B1 R2.F160.B2 R2.F160.B3 R2.F160.B4 R2.F160.B5 R2.F160.B6 R2.F160.B7 R2.F160.B8 R2.F160.B9 R2.F160.B10 R2.F160.B11 R2.F160.B12 R2.F160.B13 R2.F160.B14 R2.F160.B15 R2.F159.B0 R2.F159.B1 R2.F159.B2 R2.F159.B3 R2.F159.B4 R2.F159.B5 R2.F159.B6 R2.F159.B7 R2.F159.B8 R2.F159.B9 R2.F159.B10 R2.F159.B11 R2.F159.B12 R2.F159.B13 R2.F159.B14 R2.F159.B15 R2.F158.B0 R2.F158.B1 R2.F158.B2 R2.F158.B3 R2.F158.B4 R2.F158.B5 R2.F158.B6 R2.F158.B7 R2.F158.B8 R2.F158.B9 R2.F158.B10 R2.F158.B11 R2.F158.B12 R2.F158.B13 R2.F158.B14 R2.F158.B15 R2.F157.B0 R2.F157.B1 R2.F157.B2 R2.F157.B3 R2.F157.B4 R2.F157.B5 R2.F157.B6 R2.F157.B7 R2.F157.B8 R2.F157.B9 R2.F157.B10 R2.F157.B11 R2.F157.B12 R2.F157.B13 R2.F157.B14 R2.F157.B15 R2.F156.B0 R2.F156.B1 R2.F156.B2 R2.F156.B3 R2.F156.B4 R2.F156.B5 R2.F156.B6 R2.F156.B7 R2.F156.B8 R2.F156.B9 R2.F156.B10 R2.F156.B11 R2.F156.B12 R2.F156.B13 R2.F156.B14 R2.F156.B15 R2.F155.B0 R2.F155.B1 R2.F155.B2 R2.F155.B3 R2.F155.B4 R2.F155.B5 R2.F155.B6 R2.F155.B7 R2.F155.B8 R2.F155.B9 R2.F155.B10 R2.F155.B11 R2.F155.B12 R2.F155.B13 R2.F155.B14 R2.F155.B15 R2.F154.B0 R2.F154.B1 R2.F154.B2 R2.F154.B3 R2.F154.B4 R2.F154.B5 R2.F154.B6 R2.F154.B7 R2.F154.B8 R2.F154.B9 R2.F154.B10 R2.F154.B11 R2.F154.B12 R2.F154.B13 R2.F154.B14 R2.F154.B15 R2.F153.B0 R2.F153.B1 R2.F153.B2 R2.F153.B3 R2.F153.B4 R2.F153.B5 R2.F153.B6 R2.F153.B7 R2.F153.B8 R2.F153.B9 R2.F153.B10 R2.F153.B11 R2.F153.B12 R2.F153.B13 R2.F153.B14 R2.F153.B15 R2.F152.B0 R2.F152.B1 R2.F152.B2 R2.F152.B3 R2.F152.B4 R2.F152.B5 R2.F152.B6 R2.F152.B7 R2.F152.B8 R2.F152.B9 R2.F152.B10 R2.F152.B11 R2.F152.B12 R2.F152.B13 R2.F152.B14 R2.F152.B15 R2.F151.B0 R2.F151.B1 R2.F151.B2 R2.F151.B3 R2.F151.B4 R2.F151.B5 R2.F151.B6 R2.F151.B7 R2.F151.B8 R2.F151.B9 R2.F151.B10 R2.F151.B11 R2.F151.B12 R2.F151.B13 R2.F151.B14 R2.F151.B15 R2.F150.B0 R2.F150.B1 R2.F150.B2 R2.F150.B3 R2.F150.B4 R2.F150.B5 R2.F150.B6 R2.F150.B7 R2.F150.B8 R2.F150.B9 R2.F150.B10 R2.F150.B11 R2.F150.B12 R2.F150.B13 R2.F150.B14 R2.F150.B15 R2.F149.B0 R2.F149.B1 R2.F149.B2 R2.F149.B3 R2.F149.B4 R2.F149.B5 R2.F149.B6 R2.F149.B7 R2.F149.B8 R2.F149.B9 R2.F149.B10 R2.F149.B11 R2.F149.B12 R2.F149.B13 R2.F149.B14 R2.F149.B15 R2.F148.B0 R2.F148.B1 R2.F148.B2 R2.F148.B3 R2.F148.B4 R2.F148.B5 R2.F148.B6 R2.F148.B7 R2.F148.B8 R2.F148.B9 R2.F148.B10 R2.F148.B11 R2.F148.B12 R2.F148.B13 R2.F148.B14 R2.F148.B15 R2.F147.B0 R2.F147.B1 R2.F147.B2 R2.F147.B3 R2.F147.B4 R2.F147.B5 R2.F147.B6 R2.F147.B7 R2.F147.B8 R2.F147.B9 R2.F147.B10 R2.F147.B11 R2.F147.B12 R2.F147.B13 R2.F147.B14 R2.F147.B15 R2.F146.B0 R2.F146.B1 R2.F146.B2 R2.F146.B3 R2.F146.B4 R2.F146.B5 R2.F146.B6 R2.F146.B7 R2.F146.B8 R2.F146.B9 R2.F146.B10 R2.F146.B11 R2.F146.B12 R2.F146.B13 R2.F146.B14 R2.F146.B15 R2.F145.B0 R2.F145.B1 R2.F145.B2 R2.F145.B3 R2.F145.B4 R2.F145.B5 R2.F145.B6 R2.F145.B7 R2.F145.B8 R2.F145.B9 R2.F145.B10 R2.F145.B11 R2.F145.B12 R2.F145.B13 R2.F145.B14 R2.F145.B15 R2.F144.B0 R2.F144.B1 R2.F144.B2 R2.F144.B3 R2.F144.B4 R2.F144.B5 R2.F144.B6 R2.F144.B7 R2.F144.B8 R2.F144.B9 R2.F144.B10 R2.F144.B11 R2.F144.B12 R2.F144.B13 R2.F144.B14 R2.F144.B15 R2.F143.B0 R2.F143.B1 R2.F143.B2 R2.F143.B3 R2.F143.B4 R2.F143.B5 R2.F143.B6 R2.F143.B7 R2.F143.B8 R2.F143.B9 R2.F143.B10 R2.F143.B11 R2.F143.B12 R2.F143.B13 R2.F143.B14 R2.F143.B15 R2.F142.B0 R2.F142.B1 R2.F142.B2 R2.F142.B3 R2.F142.B4 R2.F142.B5 R2.F142.B6 R2.F142.B7 R2.F142.B8 R2.F142.B9 R2.F142.B10 R2.F142.B11 R2.F142.B12 R2.F142.B13 R2.F142.B14 R2.F142.B15 R2.F141.B0 R2.F141.B1 R2.F141.B2 R2.F141.B3 R2.F141.B4 R2.F141.B5 R2.F141.B6 R2.F141.B7 R2.F141.B8 R2.F141.B9 R2.F141.B10 R2.F141.B11 R2.F141.B12 R2.F141.B13 R2.F141.B14 R2.F141.B15 R2.F140.B0 R2.F140.B1 R2.F140.B2 R2.F140.B3 R2.F140.B4 R2.F140.B5 R2.F140.B6 R2.F140.B7 R2.F140.B8 R2.F140.B9 R2.F140.B10 R2.F140.B11 R2.F140.B12 R2.F140.B13 R2.F140.B14 R2.F140.B15 R2.F139.B0 R2.F139.B1 R2.F139.B2 R2.F139.B3 R2.F139.B4 R2.F139.B5 R2.F139.B6 R2.F139.B7 R2.F139.B8 R2.F139.B9 R2.F139.B10 R2.F139.B11 R2.F139.B12 R2.F139.B13 R2.F139.B14 R2.F139.B15 R2.F138.B0 R2.F138.B1 R2.F138.B2 R2.F138.B3 R2.F138.B4 R2.F138.B5 R2.F138.B6 R2.F138.B7 R2.F138.B8 R2.F138.B9 R2.F138.B10 R2.F138.B11 R2.F138.B12 R2.F138.B13 R2.F138.B14 R2.F138.B15 R2.F137.B0 R2.F137.B1 R2.F137.B2 R2.F137.B3 R2.F137.B4 R2.F137.B5 R2.F137.B6 R2.F137.B7 R2.F137.B8 R2.F137.B9 R2.F137.B10 R2.F137.B11 R2.F137.B12 R2.F137.B13 R2.F137.B14 R2.F137.B15 R2.F136.B0 R2.F136.B1 R2.F136.B2 R2.F136.B3 R2.F136.B4 R2.F136.B5 R2.F136.B6 R2.F136.B7 R2.F136.B8 R2.F136.B9 R2.F136.B10 R2.F136.B11 R2.F136.B12 R2.F136.B13 R2.F136.B14 R2.F136.B15 R2.F135.B0 R2.F135.B1 R2.F135.B2 R2.F135.B3 R2.F135.B4 R2.F135.B5 R2.F135.B6 R2.F135.B7 R2.F135.B8 R2.F135.B9 R2.F135.B10 R2.F135.B11 R2.F135.B12 R2.F135.B13 R2.F135.B14 R2.F135.B15 R2.F134.B0 R2.F134.B1 R2.F134.B2 R2.F134.B3 R2.F134.B4 R2.F134.B5 R2.F134.B6 R2.F134.B7 R2.F134.B8 R2.F134.B9 R2.F134.B10 R2.F134.B11 R2.F134.B12 R2.F134.B13 R2.F134.B14 R2.F134.B15 R2.F133.B0 R2.F133.B1 R2.F133.B2 R2.F133.B3 R2.F133.B4 R2.F133.B5 R2.F133.B6 R2.F133.B7 R2.F133.B8 R2.F133.B9 R2.F133.B10 R2.F133.B11 R2.F133.B12 R2.F133.B13 R2.F133.B14 R2.F133.B15 R2.F132.B0 R2.F132.B1 R2.F132.B2 R2.F132.B3 R2.F132.B4 R2.F132.B5 R2.F132.B6 R2.F132.B7 R2.F132.B8 R2.F132.B9 R2.F132.B10 R2.F132.B11 R2.F132.B12 R2.F132.B13 R2.F132.B14 R2.F132.B15 R2.F131.B0 R2.F131.B1 R2.F131.B2 R2.F131.B3 R2.F131.B4 R2.F131.B5 R2.F131.B6 R2.F131.B7 R2.F131.B8 R2.F131.B9 R2.F131.B10 R2.F131.B11 R2.F131.B12 R2.F131.B13 R2.F131.B14 R2.F131.B15 R2.F130.B0 R2.F130.B1 R2.F130.B2 R2.F130.B3 R2.F130.B4 R2.F130.B5 R2.F130.B6 R2.F130.B7 R2.F130.B8 R2.F130.B9 R2.F130.B10 R2.F130.B11 R2.F130.B12 R2.F130.B13 R2.F130.B14 R2.F130.B15 R2.F129.B0 R2.F129.B1 R2.F129.B2 R2.F129.B3 R2.F129.B4 R2.F129.B5 R2.F129.B6 R2.F129.B7 R2.F129.B8 R2.F129.B9 R2.F129.B10 R2.F129.B11 R2.F129.B12 R2.F129.B13 R2.F129.B14 R2.F129.B15 R2.F128.B0 R2.F128.B1 R2.F128.B2 R2.F128.B3 R2.F128.B4 R2.F128.B5 R2.F128.B6 R2.F128.B7 R2.F128.B8 R2.F128.B9 R2.F128.B10 R2.F128.B11 R2.F128.B12 R2.F128.B13 R2.F128.B14 R2.F128.B15 R2.F127.B0 R2.F127.B1 R2.F127.B2 R2.F127.B3 R2.F127.B4 R2.F127.B5 R2.F127.B6 R2.F127.B7 R2.F127.B8 R2.F127.B9 R2.F127.B10 R2.F127.B11 R2.F127.B12 R2.F127.B13 R2.F127.B14 R2.F127.B15 R2.F126.B0 R2.F126.B1 R2.F126.B2 R2.F126.B3 R2.F126.B4 R2.F126.B5 R2.F126.B6 R2.F126.B7 R2.F126.B8 R2.F126.B9 R2.F126.B10 R2.F126.B11 R2.F126.B12 R2.F126.B13 R2.F126.B14 R2.F126.B15 R2.F125.B0 R2.F125.B1 R2.F125.B2 R2.F125.B3 R2.F125.B4 R2.F125.B5 R2.F125.B6 R2.F125.B7 R2.F125.B8 R2.F125.B9 R2.F125.B10 R2.F125.B11 R2.F125.B12 R2.F125.B13 R2.F125.B14 R2.F125.B15 R2.F124.B0 R2.F124.B1 R2.F124.B2 R2.F124.B3 R2.F124.B4 R2.F124.B5 R2.F124.B6 R2.F124.B7 R2.F124.B8 R2.F124.B9 R2.F124.B10 R2.F124.B11 R2.F124.B12 R2.F124.B13 R2.F124.B14 R2.F124.B15 R2.F123.B0 R2.F123.B1 R2.F123.B2 R2.F123.B3 R2.F123.B4 R2.F123.B5 R2.F123.B6 R2.F123.B7 R2.F123.B8 R2.F123.B9 R2.F123.B10 R2.F123.B11 R2.F123.B12 R2.F123.B13 R2.F123.B14 R2.F123.B15 R2.F122.B0 R2.F122.B1 R2.F122.B2 R2.F122.B3 R2.F122.B4 R2.F122.B5 R2.F122.B6 R2.F122.B7 R2.F122.B8 R2.F122.B9 R2.F122.B10 R2.F122.B11 R2.F122.B12 R2.F122.B13 R2.F122.B14 R2.F122.B15 R2.F121.B0 R2.F121.B1 R2.F121.B2 R2.F121.B3 R2.F121.B4 R2.F121.B5 R2.F121.B6 R2.F121.B7 R2.F121.B8 R2.F121.B9 R2.F121.B10 R2.F121.B11 R2.F121.B12 R2.F121.B13 R2.F121.B14 R2.F121.B15 R2.F120.B0 R2.F120.B1 R2.F120.B2 R2.F120.B3 R2.F120.B4 R2.F120.B5 R2.F120.B6 R2.F120.B7 R2.F120.B8 R2.F120.B9 R2.F120.B10 R2.F120.B11 R2.F120.B12 R2.F120.B13 R2.F120.B14 R2.F120.B15 R2.F119.B0 R2.F119.B1 R2.F119.B2 R2.F119.B3 R2.F119.B4 R2.F119.B5 R2.F119.B6 R2.F119.B7 R2.F119.B8 R2.F119.B9 R2.F119.B10 R2.F119.B11 R2.F119.B12 R2.F119.B13 R2.F119.B14 R2.F119.B15 R2.F118.B0 R2.F118.B1 R2.F118.B2 R2.F118.B3 R2.F118.B4 R2.F118.B5 R2.F118.B6 R2.F118.B7 R2.F118.B8 R2.F118.B9 R2.F118.B10 R2.F118.B11 R2.F118.B12 R2.F118.B13 R2.F118.B14 R2.F118.B15 R2.F117.B0 R2.F117.B1 R2.F117.B2 R2.F117.B3 R2.F117.B4 R2.F117.B5 R2.F117.B6 R2.F117.B7 R2.F117.B8 R2.F117.B9 R2.F117.B10 R2.F117.B11 R2.F117.B12 R2.F117.B13 R2.F117.B14 R2.F117.B15 R2.F116.B0 R2.F116.B1 R2.F116.B2 R2.F116.B3 R2.F116.B4 R2.F116.B5 R2.F116.B6 R2.F116.B7 R2.F116.B8 R2.F116.B9 R2.F116.B10 R2.F116.B11 R2.F116.B12 R2.F116.B13 R2.F116.B14 R2.F116.B15 R2.F115.B0 R2.F115.B1 R2.F115.B2 R2.F115.B3 R2.F115.B4 R2.F115.B5 R2.F115.B6 R2.F115.B7 R2.F115.B8 R2.F115.B9 R2.F115.B10 R2.F115.B11 R2.F115.B12 R2.F115.B13 R2.F115.B14 R2.F115.B15 R2.F114.B0 R2.F114.B1 R2.F114.B2 R2.F114.B3 R2.F114.B4 R2.F114.B5 R2.F114.B6 R2.F114.B7 R2.F114.B8 R2.F114.B9 R2.F114.B10 R2.F114.B11 R2.F114.B12 R2.F114.B13 R2.F114.B14 R2.F114.B15 R2.F113.B0 R2.F113.B1 R2.F113.B2 R2.F113.B3 R2.F113.B4 R2.F113.B5 R2.F113.B6 R2.F113.B7 R2.F113.B8 R2.F113.B9 R2.F113.B10 R2.F113.B11 R2.F113.B12 R2.F113.B13 R2.F113.B14 R2.F113.B15 R2.F112.B0 R2.F112.B1 R2.F112.B2 R2.F112.B3 R2.F112.B4 R2.F112.B5 R2.F112.B6 R2.F112.B7 R2.F112.B8 R2.F112.B9 R2.F112.B10 R2.F112.B11 R2.F112.B12 R2.F112.B13 R2.F112.B14 R2.F112.B15 R2.F111.B0 R2.F111.B1 R2.F111.B2 R2.F111.B3 R2.F111.B4 R2.F111.B5 R2.F111.B6 R2.F111.B7 R2.F111.B8 R2.F111.B9 R2.F111.B10 R2.F111.B11 R2.F111.B12 R2.F111.B13 R2.F111.B14 R2.F111.B15 R2.F110.B0 R2.F110.B1 R2.F110.B2 R2.F110.B3 R2.F110.B4 R2.F110.B5 R2.F110.B6 R2.F110.B7 R2.F110.B8 R2.F110.B9 R2.F110.B10 R2.F110.B11 R2.F110.B12 R2.F110.B13 R2.F110.B14 R2.F110.B15 R2.F109.B0 R2.F109.B1 R2.F109.B2 R2.F109.B3 R2.F109.B4 R2.F109.B5 R2.F109.B6 R2.F109.B7 R2.F109.B8 R2.F109.B9 R2.F109.B10 R2.F109.B11 R2.F109.B12 R2.F109.B13 R2.F109.B14 R2.F109.B15 R2.F108.B0 R2.F108.B1 R2.F108.B2 R2.F108.B3 R2.F108.B4 R2.F108.B5 R2.F108.B6 R2.F108.B7 R2.F108.B8 R2.F108.B9 R2.F108.B10 R2.F108.B11 R2.F108.B12 R2.F108.B13 R2.F108.B14 R2.F108.B15 R2.F107.B0 R2.F107.B1 R2.F107.B2 R2.F107.B3 R2.F107.B4 R2.F107.B5 R2.F107.B6 R2.F107.B7 R2.F107.B8 R2.F107.B9 R2.F107.B10 R2.F107.B11 R2.F107.B12 R2.F107.B13 R2.F107.B14 R2.F107.B15 R2.F106.B0 R2.F106.B1 R2.F106.B2 R2.F106.B3 R2.F106.B4 R2.F106.B5 R2.F106.B6 R2.F106.B7 R2.F106.B8 R2.F106.B9 R2.F106.B10 R2.F106.B11 R2.F106.B12 R2.F106.B13 R2.F106.B14 R2.F106.B15 R2.F105.B0 R2.F105.B1 R2.F105.B2 R2.F105.B3 R2.F105.B4 R2.F105.B5 R2.F105.B6 R2.F105.B7 R2.F105.B8 R2.F105.B9 R2.F105.B10 R2.F105.B11 R2.F105.B12 R2.F105.B13 R2.F105.B14 R2.F105.B15 R2.F104.B0 R2.F104.B1 R2.F104.B2 R2.F104.B3 R2.F104.B4 R2.F104.B5 R2.F104.B6 R2.F104.B7 R2.F104.B8 R2.F104.B9 R2.F104.B10 R2.F104.B11 R2.F104.B12 R2.F104.B13 R2.F104.B14 R2.F104.B15 R2.F103.B0 R2.F103.B1 R2.F103.B2 R2.F103.B3 R2.F103.B4 R2.F103.B5 R2.F103.B6 R2.F103.B7 R2.F103.B8 R2.F103.B9 R2.F103.B10 R2.F103.B11 R2.F103.B12 R2.F103.B13 R2.F103.B14 R2.F103.B15 R2.F102.B0 R2.F102.B1 R2.F102.B2 R2.F102.B3 R2.F102.B4 R2.F102.B5 R2.F102.B6 R2.F102.B7 R2.F102.B8 R2.F102.B9 R2.F102.B10 R2.F102.B11 R2.F102.B12 R2.F102.B13 R2.F102.B14 R2.F102.B15 R2.F101.B0 R2.F101.B1 R2.F101.B2 R2.F101.B3 R2.F101.B4 R2.F101.B5 R2.F101.B6 R2.F101.B7 R2.F101.B8 R2.F101.B9 R2.F101.B10 R2.F101.B11 R2.F101.B12 R2.F101.B13 R2.F101.B14 R2.F101.B15 R2.F100.B0 R2.F100.B1 R2.F100.B2 R2.F100.B3 R2.F100.B4 R2.F100.B5 R2.F100.B6 R2.F100.B7 R2.F100.B8 R2.F100.B9 R2.F100.B10 R2.F100.B11 R2.F100.B12 R2.F100.B13 R2.F100.B14 R2.F100.B15 R2.F99.B0 R2.F99.B1 R2.F99.B2 R2.F99.B3 R2.F99.B4 R2.F99.B5 R2.F99.B6 R2.F99.B7 R2.F99.B8 R2.F99.B9 R2.F99.B10 R2.F99.B11 R2.F99.B12 R2.F99.B13 R2.F99.B14 R2.F99.B15 R2.F98.B0 R2.F98.B1 R2.F98.B2 R2.F98.B3 R2.F98.B4 R2.F98.B5 R2.F98.B6 R2.F98.B7 R2.F98.B8 R2.F98.B9 R2.F98.B10 R2.F98.B11 R2.F98.B12 R2.F98.B13 R2.F98.B14 R2.F98.B15 R2.F97.B0 R2.F97.B1 R2.F97.B2 R2.F97.B3 R2.F97.B4 R2.F97.B5 R2.F97.B6 R2.F97.B7 R2.F97.B8 R2.F97.B9 R2.F97.B10 R2.F97.B11 R2.F97.B12 R2.F97.B13 R2.F97.B14 R2.F97.B15 R2.F96.B0 R2.F96.B1 R2.F96.B2 R2.F96.B3 R2.F96.B4 R2.F96.B5 R2.F96.B6 R2.F96.B7 R2.F96.B8 R2.F96.B9 R2.F96.B10 R2.F96.B11 R2.F96.B12 R2.F96.B13 R2.F96.B14 R2.F96.B15 R2.F95.B0 R2.F95.B1 R2.F95.B2 R2.F95.B3 R2.F95.B4 R2.F95.B5 R2.F95.B6 R2.F95.B7 R2.F95.B8 R2.F95.B9 R2.F95.B10 R2.F95.B11 R2.F95.B12 R2.F95.B13 R2.F95.B14 R2.F95.B15 R2.F94.B0 R2.F94.B1 R2.F94.B2 R2.F94.B3 R2.F94.B4 R2.F94.B5 R2.F94.B6 R2.F94.B7 R2.F94.B8 R2.F94.B9 R2.F94.B10 R2.F94.B11 R2.F94.B12 R2.F94.B13 R2.F94.B14 R2.F94.B15 R2.F93.B0 R2.F93.B1 R2.F93.B2 R2.F93.B3 R2.F93.B4 R2.F93.B5 R2.F93.B6 R2.F93.B7 R2.F93.B8 R2.F93.B9 R2.F93.B10 R2.F93.B11 R2.F93.B12 R2.F93.B13 R2.F93.B14 R2.F93.B15 R2.F92.B0 R2.F92.B1 R2.F92.B2 R2.F92.B3 R2.F92.B4 R2.F92.B5 R2.F92.B6 R2.F92.B7 R2.F92.B8 R2.F92.B9 R2.F92.B10 R2.F92.B11 R2.F92.B12 R2.F92.B13 R2.F92.B14 R2.F92.B15 R2.F91.B0 R2.F91.B1 R2.F91.B2 R2.F91.B3 R2.F91.B4 R2.F91.B5 R2.F91.B6 R2.F91.B7 R2.F91.B8 R2.F91.B9 R2.F91.B10 R2.F91.B11 R2.F91.B12 R2.F91.B13 R2.F91.B14 R2.F91.B15 R2.F90.B0 R2.F90.B1 R2.F90.B2 R2.F90.B3 R2.F90.B4 R2.F90.B5 R2.F90.B6 R2.F90.B7 R2.F90.B8 R2.F90.B9 R2.F90.B10 R2.F90.B11 R2.F90.B12 R2.F90.B13 R2.F90.B14 R2.F90.B15 R2.F89.B0 R2.F89.B1 R2.F89.B2 R2.F89.B3 R2.F89.B4 R2.F89.B5 R2.F89.B6 R2.F89.B7 R2.F89.B8 R2.F89.B9 R2.F89.B10 R2.F89.B11 R2.F89.B12 R2.F89.B13 R2.F89.B14 R2.F89.B15 R2.F88.B0 R2.F88.B1 R2.F88.B2 R2.F88.B3 R2.F88.B4 R2.F88.B5 R2.F88.B6 R2.F88.B7 R2.F88.B8 R2.F88.B9 R2.F88.B10 R2.F88.B11 R2.F88.B12 R2.F88.B13 R2.F88.B14 R2.F88.B15 R2.F87.B0 R2.F87.B1 R2.F87.B2 R2.F87.B3 R2.F87.B4 R2.F87.B5 R2.F87.B6 R2.F87.B7 R2.F87.B8 R2.F87.B9 R2.F87.B10 R2.F87.B11 R2.F87.B12 R2.F87.B13 R2.F87.B14 R2.F87.B15 R2.F86.B0 R2.F86.B1 R2.F86.B2 R2.F86.B3 R2.F86.B4 R2.F86.B5 R2.F86.B6 R2.F86.B7 R2.F86.B8 R2.F86.B9 R2.F86.B10 R2.F86.B11 R2.F86.B12 R2.F86.B13 R2.F86.B14 R2.F86.B15 R2.F85.B0 R2.F85.B1 R2.F85.B2 R2.F85.B3 R2.F85.B4 R2.F85.B5 R2.F85.B6 R2.F85.B7 R2.F85.B8 R2.F85.B9 R2.F85.B10 R2.F85.B11 R2.F85.B12 R2.F85.B13 R2.F85.B14 R2.F85.B15 R2.F84.B0 R2.F84.B1 R2.F84.B2 R2.F84.B3 R2.F84.B4 R2.F84.B5 R2.F84.B6 R2.F84.B7 R2.F84.B8 R2.F84.B9 R2.F84.B10 R2.F84.B11 R2.F84.B12 R2.F84.B13 R2.F84.B14 R2.F84.B15 R2.F83.B0 R2.F83.B1 R2.F83.B2 R2.F83.B3 R2.F83.B4 R2.F83.B5 R2.F83.B6 R2.F83.B7 R2.F83.B8 R2.F83.B9 R2.F83.B10 R2.F83.B11 R2.F83.B12 R2.F83.B13 R2.F83.B14 R2.F83.B15 R2.F82.B0 R2.F82.B1 R2.F82.B2 R2.F82.B3 R2.F82.B4 R2.F82.B5 R2.F82.B6 R2.F82.B7 R2.F82.B8 R2.F82.B9 R2.F82.B10 R2.F82.B11 R2.F82.B12 R2.F82.B13 R2.F82.B14 R2.F82.B15 R2.F81.B0 R2.F81.B1 R2.F81.B2 R2.F81.B3 R2.F81.B4 R2.F81.B5 R2.F81.B6 R2.F81.B7 R2.F81.B8 R2.F81.B9 R2.F81.B10 R2.F81.B11 R2.F81.B12 R2.F81.B13 R2.F81.B14 R2.F81.B15 R2.F80.B0 R2.F80.B1 R2.F80.B2 R2.F80.B3 R2.F80.B4 R2.F80.B5 R2.F80.B6 R2.F80.B7 R2.F80.B8 R2.F80.B9 R2.F80.B10 R2.F80.B11 R2.F80.B12 R2.F80.B13 R2.F80.B14 R2.F80.B15 R2.F79.B0 R2.F79.B1 R2.F79.B2 R2.F79.B3 R2.F79.B4 R2.F79.B5 R2.F79.B6 R2.F79.B7 R2.F79.B8 R2.F79.B9 R2.F79.B10 R2.F79.B11 R2.F79.B12 R2.F79.B13 R2.F79.B14 R2.F79.B15 R2.F78.B0 R2.F78.B1 R2.F78.B2 R2.F78.B3 R2.F78.B4 R2.F78.B5 R2.F78.B6 R2.F78.B7 R2.F78.B8 R2.F78.B9 R2.F78.B10 R2.F78.B11 R2.F78.B12 R2.F78.B13 R2.F78.B14 R2.F78.B15 R2.F77.B0 R2.F77.B1 R2.F77.B2 R2.F77.B3 R2.F77.B4 R2.F77.B5 R2.F77.B6 R2.F77.B7 R2.F77.B8 R2.F77.B9 R2.F77.B10 R2.F77.B11 R2.F77.B12 R2.F77.B13 R2.F77.B14 R2.F77.B15 R2.F76.B0 R2.F76.B1 R2.F76.B2 R2.F76.B3 R2.F76.B4 R2.F76.B5 R2.F76.B6 R2.F76.B7 R2.F76.B8 R2.F76.B9 R2.F76.B10 R2.F76.B11 R2.F76.B12 R2.F76.B13 R2.F76.B14 R2.F76.B15 R2.F75.B0 R2.F75.B1 R2.F75.B2 R2.F75.B3 R2.F75.B4 R2.F75.B5 R2.F75.B6 R2.F75.B7 R2.F75.B8 R2.F75.B9 R2.F75.B10 R2.F75.B11 R2.F75.B12 R2.F75.B13 R2.F75.B14 R2.F75.B15 R2.F74.B0 R2.F74.B1 R2.F74.B2 R2.F74.B3 R2.F74.B4 R2.F74.B5 R2.F74.B6 R2.F74.B7 R2.F74.B8 R2.F74.B9 R2.F74.B10 R2.F74.B11 R2.F74.B12 R2.F74.B13 R2.F74.B14 R2.F74.B15 R2.F73.B0 R2.F73.B1 R2.F73.B2 R2.F73.B3 R2.F73.B4 R2.F73.B5 R2.F73.B6 R2.F73.B7 R2.F73.B8 R2.F73.B9 R2.F73.B10 R2.F73.B11 R2.F73.B12 R2.F73.B13 R2.F73.B14 R2.F73.B15 R2.F72.B0 R2.F72.B1 R2.F72.B2 R2.F72.B3 R2.F72.B4 R2.F72.B5 R2.F72.B6 R2.F72.B7 R2.F72.B8 R2.F72.B9 R2.F72.B10 R2.F72.B11 R2.F72.B12 R2.F72.B13 R2.F72.B14 R2.F72.B15 R2.F71.B0 R2.F71.B1 R2.F71.B2 R2.F71.B3 R2.F71.B4 R2.F71.B5 R2.F71.B6 R2.F71.B7 R2.F71.B8 R2.F71.B9 R2.F71.B10 R2.F71.B11 R2.F71.B12 R2.F71.B13 R2.F71.B14 R2.F71.B15 R2.F70.B0 R2.F70.B1 R2.F70.B2 R2.F70.B3 R2.F70.B4 R2.F70.B5 R2.F70.B6 R2.F70.B7 R2.F70.B8 R2.F70.B9 R2.F70.B10 R2.F70.B11 R2.F70.B12 R2.F70.B13 R2.F70.B14 R2.F70.B15 R2.F69.B0 R2.F69.B1 R2.F69.B2 R2.F69.B3 R2.F69.B4 R2.F69.B5 R2.F69.B6 R2.F69.B7 R2.F69.B8 R2.F69.B9 R2.F69.B10 R2.F69.B11 R2.F69.B12 R2.F69.B13 R2.F69.B14 R2.F69.B15 R2.F68.B0 R2.F68.B1 R2.F68.B2 R2.F68.B3 R2.F68.B4 R2.F68.B5 R2.F68.B6 R2.F68.B7 R2.F68.B8 R2.F68.B9 R2.F68.B10 R2.F68.B11 R2.F68.B12 R2.F68.B13 R2.F68.B14 R2.F68.B15 R2.F67.B0 R2.F67.B1 R2.F67.B2 R2.F67.B3 R2.F67.B4 R2.F67.B5 R2.F67.B6 R2.F67.B7 R2.F67.B8 R2.F67.B9 R2.F67.B10 R2.F67.B11 R2.F67.B12 R2.F67.B13 R2.F67.B14 R2.F67.B15 R2.F66.B0 R2.F66.B1 R2.F66.B2 R2.F66.B3 R2.F66.B4 R2.F66.B5 R2.F66.B6 R2.F66.B7 R2.F66.B8 R2.F66.B9 R2.F66.B10 R2.F66.B11 R2.F66.B12 R2.F66.B13 R2.F66.B14 R2.F66.B15 R2.F65.B0 R2.F65.B1 R2.F65.B2 R2.F65.B3 R2.F65.B4 R2.F65.B5 R2.F65.B6 R2.F65.B7 R2.F65.B8 R2.F65.B9 R2.F65.B10 R2.F65.B11 R2.F65.B12 R2.F65.B13 R2.F65.B14 R2.F65.B15 R2.F64.B0 R2.F64.B1 R2.F64.B2 R2.F64.B3 R2.F64.B4 R2.F64.B5 R2.F64.B6 R2.F64.B7 R2.F64.B8 R2.F64.B9 R2.F64.B10 R2.F64.B11 R2.F64.B12 R2.F64.B13 R2.F64.B14 R2.F64.B15 R2.F63.B0 R2.F63.B1 R2.F63.B2 R2.F63.B3 R2.F63.B4 R2.F63.B5 R2.F63.B6 R2.F63.B7 R2.F63.B8 R2.F63.B9 R2.F63.B10 R2.F63.B11 R2.F63.B12 R2.F63.B13 R2.F63.B14 R2.F63.B15 R2.F62.B0 R2.F62.B1 R2.F62.B2 R2.F62.B3 R2.F62.B4 R2.F62.B5 R2.F62.B6 R2.F62.B7 R2.F62.B8 R2.F62.B9 R2.F62.B10 R2.F62.B11 R2.F62.B12 R2.F62.B13 R2.F62.B14 R2.F62.B15 R2.F61.B0 R2.F61.B1 R2.F61.B2 R2.F61.B3 R2.F61.B4 R2.F61.B5 R2.F61.B6 R2.F61.B7 R2.F61.B8 R2.F61.B9 R2.F61.B10 R2.F61.B11 R2.F61.B12 R2.F61.B13 R2.F61.B14 R2.F61.B15 R2.F60.B0 R2.F60.B1 R2.F60.B2 R2.F60.B3 R2.F60.B4 R2.F60.B5 R2.F60.B6 R2.F60.B7 R2.F60.B8 R2.F60.B9 R2.F60.B10 R2.F60.B11 R2.F60.B12 R2.F60.B13 R2.F60.B14 R2.F60.B15 R2.F59.B0 R2.F59.B1 R2.F59.B2 R2.F59.B3 R2.F59.B4 R2.F59.B5 R2.F59.B6 R2.F59.B7 R2.F59.B8 R2.F59.B9 R2.F59.B10 R2.F59.B11 R2.F59.B12 R2.F59.B13 R2.F59.B14 R2.F59.B15 R2.F58.B0 R2.F58.B1 R2.F58.B2 R2.F58.B3 R2.F58.B4 R2.F58.B5 R2.F58.B6 R2.F58.B7 R2.F58.B8 R2.F58.B9 R2.F58.B10 R2.F58.B11 R2.F58.B12 R2.F58.B13 R2.F58.B14 R2.F58.B15 R2.F57.B0 R2.F57.B1 R2.F57.B2 R2.F57.B3 R2.F57.B4 R2.F57.B5 R2.F57.B6 R2.F57.B7 R2.F57.B8 R2.F57.B9 R2.F57.B10 R2.F57.B11 R2.F57.B12 R2.F57.B13 R2.F57.B14 R2.F57.B15 R2.F56.B0 R2.F56.B1 R2.F56.B2 R2.F56.B3 R2.F56.B4 R2.F56.B5 R2.F56.B6 R2.F56.B7 R2.F56.B8 R2.F56.B9 R2.F56.B10 R2.F56.B11 R2.F56.B12 R2.F56.B13 R2.F56.B14 R2.F56.B15 R2.F55.B0 R2.F55.B1 R2.F55.B2 R2.F55.B3 R2.F55.B4 R2.F55.B5 R2.F55.B6 R2.F55.B7 R2.F55.B8 R2.F55.B9 R2.F55.B10 R2.F55.B11 R2.F55.B12 R2.F55.B13 R2.F55.B14 R2.F55.B15 R2.F54.B0 R2.F54.B1 R2.F54.B2 R2.F54.B3 R2.F54.B4 R2.F54.B5 R2.F54.B6 R2.F54.B7 R2.F54.B8 R2.F54.B9 R2.F54.B10 R2.F54.B11 R2.F54.B12 R2.F54.B13 R2.F54.B14 R2.F54.B15 R2.F53.B0 R2.F53.B1 R2.F53.B2 R2.F53.B3 R2.F53.B4 R2.F53.B5 R2.F53.B6 R2.F53.B7 R2.F53.B8 R2.F53.B9 R2.F53.B10 R2.F53.B11 R2.F53.B12 R2.F53.B13 R2.F53.B14 R2.F53.B15 R2.F52.B0 R2.F52.B1 R2.F52.B2 R2.F52.B3 R2.F52.B4 R2.F52.B5 R2.F52.B6 R2.F52.B7 R2.F52.B8 R2.F52.B9 R2.F52.B10 R2.F52.B11 R2.F52.B12 R2.F52.B13 R2.F52.B14 R2.F52.B15 R2.F51.B0 R2.F51.B1 R2.F51.B2 R2.F51.B3 R2.F51.B4 R2.F51.B5 R2.F51.B6 R2.F51.B7 R2.F51.B8 R2.F51.B9 R2.F51.B10 R2.F51.B11 R2.F51.B12 R2.F51.B13 R2.F51.B14 R2.F51.B15 R2.F50.B0 R2.F50.B1 R2.F50.B2 R2.F50.B3 R2.F50.B4 R2.F50.B5 R2.F50.B6 R2.F50.B7 R2.F50.B8 R2.F50.B9 R2.F50.B10 R2.F50.B11 R2.F50.B12 R2.F50.B13 R2.F50.B14 R2.F50.B15 R2.F49.B0 R2.F49.B1 R2.F49.B2 R2.F49.B3 R2.F49.B4 R2.F49.B5 R2.F49.B6 R2.F49.B7 R2.F49.B8 R2.F49.B9 R2.F49.B10 R2.F49.B11 R2.F49.B12 R2.F49.B13 R2.F49.B14 R2.F49.B15 R2.F48.B0 R2.F48.B1 R2.F48.B2 R2.F48.B3 R2.F48.B4 R2.F48.B5 R2.F48.B6 R2.F48.B7 R2.F48.B8 R2.F48.B9 R2.F48.B10 R2.F48.B11 R2.F48.B12 R2.F48.B13 R2.F48.B14 R2.F48.B15 R2.F47.B0 R2.F47.B1 R2.F47.B2 R2.F47.B3 R2.F47.B4 R2.F47.B5 R2.F47.B6 R2.F47.B7 R2.F47.B8 R2.F47.B9 R2.F47.B10 R2.F47.B11 R2.F47.B12 R2.F47.B13 R2.F47.B14 R2.F47.B15 R2.F46.B0 R2.F46.B1 R2.F46.B2 R2.F46.B3 R2.F46.B4 R2.F46.B5 R2.F46.B6 R2.F46.B7 R2.F46.B8 R2.F46.B9 R2.F46.B10 R2.F46.B11 R2.F46.B12 R2.F46.B13 R2.F46.B14 R2.F46.B15 R2.F45.B0 R2.F45.B1 R2.F45.B2 R2.F45.B3 R2.F45.B4 R2.F45.B5 R2.F45.B6 R2.F45.B7 R2.F45.B8 R2.F45.B9 R2.F45.B10 R2.F45.B11 R2.F45.B12 R2.F45.B13 R2.F45.B14 R2.F45.B15 R2.F44.B0 R2.F44.B1 R2.F44.B2 R2.F44.B3 R2.F44.B4 R2.F44.B5 R2.F44.B6 R2.F44.B7 R2.F44.B8 R2.F44.B9 R2.F44.B10 R2.F44.B11 R2.F44.B12 R2.F44.B13 R2.F44.B14 R2.F44.B15 R2.F43.B0 R2.F43.B1 R2.F43.B2 R2.F43.B3 R2.F43.B4 R2.F43.B5 R2.F43.B6 R2.F43.B7 R2.F43.B8 R2.F43.B9 R2.F43.B10 R2.F43.B11 R2.F43.B12 R2.F43.B13 R2.F43.B14 R2.F43.B15 R2.F42.B0 R2.F42.B1 R2.F42.B2 R2.F42.B3 R2.F42.B4 R2.F42.B5 R2.F42.B6 R2.F42.B7 R2.F42.B8 R2.F42.B9 R2.F42.B10 R2.F42.B11 R2.F42.B12 R2.F42.B13 R2.F42.B14 R2.F42.B15 R2.F41.B0 R2.F41.B1 R2.F41.B2 R2.F41.B3 R2.F41.B4 R2.F41.B5 R2.F41.B6 R2.F41.B7 R2.F41.B8 R2.F41.B9 R2.F41.B10 R2.F41.B11 R2.F41.B12 R2.F41.B13 R2.F41.B14 R2.F41.B15 R2.F40.B0 R2.F40.B1 R2.F40.B2 R2.F40.B3 R2.F40.B4 R2.F40.B5 R2.F40.B6 R2.F40.B7 R2.F40.B8 R2.F40.B9 R2.F40.B10 R2.F40.B11 R2.F40.B12 R2.F40.B13 R2.F40.B14 R2.F40.B15 R2.F39.B0 R2.F39.B1 R2.F39.B2 R2.F39.B3 R2.F39.B4 R2.F39.B5 R2.F39.B6 R2.F39.B7 R2.F39.B8 R2.F39.B9 R2.F39.B10 R2.F39.B11 R2.F39.B12 R2.F39.B13 R2.F39.B14 R2.F39.B15 R2.F38.B0 R2.F38.B1 R2.F38.B2 R2.F38.B3 R2.F38.B4 R2.F38.B5 R2.F38.B6 R2.F38.B7 R2.F38.B8 R2.F38.B9 R2.F38.B10 R2.F38.B11 R2.F38.B12 R2.F38.B13 R2.F38.B14 R2.F38.B15 R2.F37.B0 R2.F37.B1 R2.F37.B2 R2.F37.B3 R2.F37.B4 R2.F37.B5 R2.F37.B6 R2.F37.B7 R2.F37.B8 R2.F37.B9 R2.F37.B10 R2.F37.B11 R2.F37.B12 R2.F37.B13 R2.F37.B14 R2.F37.B15 R2.F36.B0 R2.F36.B1 R2.F36.B2 R2.F36.B3 R2.F36.B4 R2.F36.B5 R2.F36.B6 R2.F36.B7 R2.F36.B8 R2.F36.B9 R2.F36.B10 R2.F36.B11 R2.F36.B12 R2.F36.B13 R2.F36.B14 R2.F36.B15 R2.F35.B0 R2.F35.B1 R2.F35.B2 R2.F35.B3 R2.F35.B4 R2.F35.B5 R2.F35.B6 R2.F35.B7 R2.F35.B8 R2.F35.B9 R2.F35.B10 R2.F35.B11 R2.F35.B12 R2.F35.B13 R2.F35.B14 R2.F35.B15 R2.F34.B0 R2.F34.B1 R2.F34.B2 R2.F34.B3 R2.F34.B4 R2.F34.B5 R2.F34.B6 R2.F34.B7 R2.F34.B8 R2.F34.B9 R2.F34.B10 R2.F34.B11 R2.F34.B12 R2.F34.B13 R2.F34.B14 R2.F34.B15 R2.F33.B0 R2.F33.B1 R2.F33.B2 R2.F33.B3 R2.F33.B4 R2.F33.B5 R2.F33.B6 R2.F33.B7 R2.F33.B8 R2.F33.B9 R2.F33.B10 R2.F33.B11 R2.F33.B12 R2.F33.B13 R2.F33.B14 R2.F33.B15 R2.F32.B0 R2.F32.B1 R2.F32.B2 R2.F32.B3 R2.F32.B4 R2.F32.B5 R2.F32.B6 R2.F32.B7 R2.F32.B8 R2.F32.B9 R2.F32.B10 R2.F32.B11 R2.F32.B12 R2.F32.B13 R2.F32.B14 R2.F32.B15 R2.F31.B0 R2.F31.B1 R2.F31.B2 R2.F31.B3 R2.F31.B4 R2.F31.B5 R2.F31.B6 R2.F31.B7 R2.F31.B8 R2.F31.B9 R2.F31.B10 R2.F31.B11 R2.F31.B12 R2.F31.B13 R2.F31.B14 R2.F31.B15 R2.F30.B0 R2.F30.B1 R2.F30.B2 R2.F30.B3 R2.F30.B4 R2.F30.B5 R2.F30.B6 R2.F30.B7 R2.F30.B8 R2.F30.B9 R2.F30.B10 R2.F30.B11 R2.F30.B12 R2.F30.B13 R2.F30.B14 R2.F30.B15 R2.F29.B0 R2.F29.B1 R2.F29.B2 R2.F29.B3 R2.F29.B4 R2.F29.B5 R2.F29.B6 R2.F29.B7 R2.F29.B8 R2.F29.B9 R2.F29.B10 R2.F29.B11 R2.F29.B12 R2.F29.B13 R2.F29.B14 R2.F29.B15 R2.F28.B0 R2.F28.B1 R2.F28.B2 R2.F28.B3 R2.F28.B4 R2.F28.B5 R2.F28.B6 R2.F28.B7 R2.F28.B8 R2.F28.B9 R2.F28.B10 R2.F28.B11 R2.F28.B12 R2.F28.B13 R2.F28.B14 R2.F28.B15 R2.F27.B0 R2.F27.B1 R2.F27.B2 R2.F27.B3 R2.F27.B4 R2.F27.B5 R2.F27.B6 R2.F27.B7 R2.F27.B8 R2.F27.B9 R2.F27.B10 R2.F27.B11 R2.F27.B12 R2.F27.B13 R2.F27.B14 R2.F27.B15 R2.F26.B0 R2.F26.B1 R2.F26.B2 R2.F26.B3 R2.F26.B4 R2.F26.B5 R2.F26.B6 R2.F26.B7 R2.F26.B8 R2.F26.B9 R2.F26.B10 R2.F26.B11 R2.F26.B12 R2.F26.B13 R2.F26.B14 R2.F26.B15 R2.F25.B0 R2.F25.B1 R2.F25.B2 R2.F25.B3 R2.F25.B4 R2.F25.B5 R2.F25.B6 R2.F25.B7 R2.F25.B8 R2.F25.B9 R2.F25.B10 R2.F25.B11 R2.F25.B12 R2.F25.B13 R2.F25.B14 R2.F25.B15 R2.F24.B0 R2.F24.B1 R2.F24.B2 R2.F24.B3 R2.F24.B4 R2.F24.B5 R2.F24.B6 R2.F24.B7 R2.F24.B8 R2.F24.B9 R2.F24.B10 R2.F24.B11 R2.F24.B12 R2.F24.B13 R2.F24.B14 R2.F24.B15 R2.F23.B0 R2.F23.B1 R2.F23.B2 R2.F23.B3 R2.F23.B4 R2.F23.B5 R2.F23.B6 R2.F23.B7 R2.F23.B8 R2.F23.B9 R2.F23.B10 R2.F23.B11 R2.F23.B12 R2.F23.B13 R2.F23.B14 R2.F23.B15 R2.F22.B0 R2.F22.B1 R2.F22.B2 R2.F22.B3 R2.F22.B4 R2.F22.B5 R2.F22.B6 R2.F22.B7 R2.F22.B8 R2.F22.B9 R2.F22.B10 R2.F22.B11 R2.F22.B12 R2.F22.B13 R2.F22.B14 R2.F22.B15 R2.F21.B0 R2.F21.B1 R2.F21.B2 R2.F21.B3 R2.F21.B4 R2.F21.B5 R2.F21.B6 R2.F21.B7 R2.F21.B8 R2.F21.B9 R2.F21.B10 R2.F21.B11 R2.F21.B12 R2.F21.B13 R2.F21.B14 R2.F21.B15 R2.F20.B0 R2.F20.B1 R2.F20.B2 R2.F20.B3 R2.F20.B4 R2.F20.B5 R2.F20.B6 R2.F20.B7 R2.F20.B8 R2.F20.B9 R2.F20.B10 R2.F20.B11 R2.F20.B12 R2.F20.B13 R2.F20.B14 R2.F20.B15 R2.F19.B0 R2.F19.B1 R2.F19.B2 R2.F19.B3 R2.F19.B4 R2.F19.B5 R2.F19.B6 R2.F19.B7 R2.F19.B8 R2.F19.B9 R2.F19.B10 R2.F19.B11 R2.F19.B12 R2.F19.B13 R2.F19.B14 R2.F19.B15 R2.F18.B0 R2.F18.B1 R2.F18.B2 R2.F18.B3 R2.F18.B4 R2.F18.B5 R2.F18.B6 R2.F18.B7 R2.F18.B8 R2.F18.B9 R2.F18.B10 R2.F18.B11 R2.F18.B12 R2.F18.B13 R2.F18.B14 R2.F18.B15 R2.F17.B0 R2.F17.B1 R2.F17.B2 R2.F17.B3 R2.F17.B4 R2.F17.B5 R2.F17.B6 R2.F17.B7 R2.F17.B8 R2.F17.B9 R2.F17.B10 R2.F17.B11 R2.F17.B12 R2.F17.B13 R2.F17.B14 R2.F17.B15 R2.F16.B0 R2.F16.B1 R2.F16.B2 R2.F16.B3 R2.F16.B4 R2.F16.B5 R2.F16.B6 R2.F16.B7 R2.F16.B8 R2.F16.B9 R2.F16.B10 R2.F16.B11 R2.F16.B12 R2.F16.B13 R2.F16.B14 R2.F16.B15 R2.F15.B0 R2.F15.B1 R2.F15.B2 R2.F15.B3 R2.F15.B4 R2.F15.B5 R2.F15.B6 R2.F15.B7 R2.F15.B8 R2.F15.B9 R2.F15.B10 R2.F15.B11 R2.F15.B12 R2.F15.B13 R2.F15.B14 R2.F15.B15 R2.F14.B0 R2.F14.B1 R2.F14.B2 R2.F14.B3 R2.F14.B4 R2.F14.B5 R2.F14.B6 R2.F14.B7 R2.F14.B8 R2.F14.B9 R2.F14.B10 R2.F14.B11 R2.F14.B12 R2.F14.B13 R2.F14.B14 R2.F14.B15 R2.F13.B0 R2.F13.B1 R2.F13.B2 R2.F13.B3 R2.F13.B4 R2.F13.B5 R2.F13.B6 R2.F13.B7 R2.F13.B8 R2.F13.B9 R2.F13.B10 R2.F13.B11 R2.F13.B12 R2.F13.B13 R2.F13.B14 R2.F13.B15 R2.F12.B0 R2.F12.B1 R2.F12.B2 R2.F12.B3 R2.F12.B4 R2.F12.B5 R2.F12.B6 R2.F12.B7 R2.F12.B8 R2.F12.B9 R2.F12.B10 R2.F12.B11 R2.F12.B12 R2.F12.B13 R2.F12.B14 R2.F12.B15 R2.F11.B0 R2.F11.B1 R2.F11.B2 R2.F11.B3 R2.F11.B4 R2.F11.B5 R2.F11.B6 R2.F11.B7 R2.F11.B8 R2.F11.B9 R2.F11.B10 R2.F11.B11 R2.F11.B12 R2.F11.B13 R2.F11.B14 R2.F11.B15 R2.F10.B0 R2.F10.B1 R2.F10.B2 R2.F10.B3 R2.F10.B4 R2.F10.B5 R2.F10.B6 R2.F10.B7 R2.F10.B8 R2.F10.B9 R2.F10.B10 R2.F10.B11 R2.F10.B12 R2.F10.B13 R2.F10.B14 R2.F10.B15 R2.F9.B0 R2.F9.B1 R2.F9.B2 R2.F9.B3 R2.F9.B4 R2.F9.B5 R2.F9.B6 R2.F9.B7 R2.F9.B8 R2.F9.B9 R2.F9.B10 R2.F9.B11 R2.F9.B12 R2.F9.B13 R2.F9.B14 R2.F9.B15 R2.F8.B0 R2.F8.B1 R2.F8.B2 R2.F8.B3 R2.F8.B4 R2.F8.B5 R2.F8.B6 R2.F8.B7 R2.F8.B8 R2.F8.B9 R2.F8.B10 R2.F8.B11 R2.F8.B12 R2.F8.B13 R2.F8.B14 R2.F8.B15 R2.F7.B0 R2.F7.B1 R2.F7.B2 R2.F7.B3 R2.F7.B4 R2.F7.B5 R2.F7.B6 R2.F7.B7 R2.F7.B8 R2.F7.B9 R2.F7.B10 R2.F7.B11 R2.F7.B12 R2.F7.B13 R2.F7.B14 R2.F7.B15 R2.F6.B0 R2.F6.B1 R2.F6.B2 R2.F6.B3 R2.F6.B4 R2.F6.B5 R2.F6.B6 R2.F6.B7 R2.F6.B8 R2.F6.B9 R2.F6.B10 R2.F6.B11 R2.F6.B12 R2.F6.B13 R2.F6.B14 R2.F6.B15 R2.F5.B0 R2.F5.B1 R2.F5.B2 R2.F5.B3 R2.F5.B4 R2.F5.B5 R2.F5.B6 R2.F5.B7 R2.F5.B8 R2.F5.B9 R2.F5.B10 R2.F5.B11 R2.F5.B12 R2.F5.B13 R2.F5.B14 R2.F5.B15 R2.F4.B0 R2.F4.B1 R2.F4.B2 R2.F4.B3 R2.F4.B4 R2.F4.B5 R2.F4.B6 R2.F4.B7 R2.F4.B8 R2.F4.B9 R2.F4.B10 R2.F4.B11 R2.F4.B12 R2.F4.B13 R2.F4.B14 R2.F4.B15 R2.F3.B0 R2.F3.B1 R2.F3.B2 R2.F3.B3 R2.F3.B4 R2.F3.B5 R2.F3.B6 R2.F3.B7 R2.F3.B8 R2.F3.B9 R2.F3.B10 R2.F3.B11 R2.F3.B12 R2.F3.B13 R2.F3.B14 R2.F3.B15 R2.F2.B0 R2.F2.B1 R2.F2.B2 R2.F2.B3 R2.F2.B4 R2.F2.B5 R2.F2.B6 R2.F2.B7 R2.F2.B8 R2.F2.B9 R2.F2.B10 R2.F2.B11 R2.F2.B12 R2.F2.B13 R2.F2.B14 R2.F2.B15 R2.F1.B0 R2.F1.B1 R2.F1.B2 R2.F1.B3 R2.F1.B4 R2.F1.B5 R2.F1.B6 R2.F1.B7 R2.F1.B8 R2.F1.B9 R2.F1.B10 R2.F1.B11 R2.F1.B12 R2.F1.B13 R2.F1.B14 R2.F1.B15 R2.F0.B0 R2.F0.B1 R2.F0.B2 R2.F0.B3 R2.F0.B4 R2.F0.B5 R2.F0.B6 R2.F0.B7 R2.F0.B8 R2.F0.B9 R2.F0.B10 R2.F0.B11 R2.F0.B12 R2.F0.B13 R2.F0.B14 R2.F0.B15 inv 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	BRAM:READ_MODE: R1.F2.B7 R1.F3.B7
		00: 0
		01: 1
		10: 2
		11: 3
	BRAM:WRITE_MODE: R1.F0.B7 R1.F1.B7
		00: 0
		01: 1
		10: 2
		11: 3
}

bstile COLBUF_IO_E {
	COLBUF:GLOBAL.0: R0.F1.B9 inv 0
	COLBUF:GLOBAL.1: R0.F0.B9 inv 0
	COLBUF:GLOBAL.2: R0.F3.B9 inv 0
	COLBUF:GLOBAL.3: R0.F2.B9 inv 0
	COLBUF:GLOBAL.4: R0.F5.B9 inv 0
	COLBUF:GLOBAL.5: R0.F4.B9 inv 0
	COLBUF:GLOBAL.6: R0.F7.B9 inv 0
	COLBUF:GLOBAL.7: R0.F6.B9 inv 0
}

bstile COLBUF_IO_W {
	COLBUF:GLOBAL.0: R0.F1.B8 inv 0
	COLBUF:GLOBAL.1: R0.F0.B8 inv 0
	COLBUF:GLOBAL.2: R0.F3.B8 inv 0
	COLBUF:GLOBAL.3: R0.F2.B8 inv 0
	COLBUF:GLOBAL.4: R0.F5.B8 inv 0
	COLBUF:GLOBAL.5: R0.F4.B8 inv 0
	COLBUF:GLOBAL.6: R0.F7.B8 inv 0
	COLBUF:GLOBAL.7: R0.F6.B8 inv 0
}

bstile COLBUF_L01 {
	COLBUF:GLOBAL.0: R0.F0.B1 inv 0
	COLBUF:GLOBAL.1: R0.F1.B2 inv 0
	COLBUF:GLOBAL.2: R0.F5.B2 inv 0
	COLBUF:GLOBAL.3: R0.F7.B2 inv 0
	COLBUF:GLOBAL.4: R0.F9.B2 inv 0
	COLBUF:GLOBAL.5: R0.F11.B2 inv 0
	COLBUF:GLOBAL.6: R0.F13.B2 inv 0
	COLBUF:GLOBAL.7: R0.F15.B2 inv 0
}

bstile COLBUF_P08 {
	COLBUF:GLOBAL.0: R0.F9.B7 inv 0
	COLBUF:GLOBAL.1: R0.F8.B7 inv 0
	COLBUF:GLOBAL.2: R0.F11.B7 inv 0
	COLBUF:GLOBAL.3: R0.F10.B7 inv 0
	COLBUF:GLOBAL.4: R0.F13.B7 inv 0
	COLBUF:GLOBAL.5: R0.F12.B7 inv 0
	COLBUF:GLOBAL.6: R0.F15.B7 inv 0
	COLBUF:GLOBAL.7: R0.F14.B7 inv 0
}

bstile CREG {
	MISC:COLD_BOOT: R0.F0.B4 inv 0
	MISC:LOW_POWER: R0.F0.B0 inv 1
	MISC:WARM_BOOT: R0.F0.B5 inv 0
}

bstile GB_ROOT_L04 {
	GB_ROOT:MUX.GLOBAL.0: R0.F15.B0
		0: FABRIC
		1: IO
	GB_ROOT:MUX.GLOBAL.1: R0.F15.B1
		0: FABRIC
		1: IO
	GB_ROOT:MUX.GLOBAL.2: R1.F1.B0
		0: FABRIC
		1: IO
	GB_ROOT:MUX.GLOBAL.3: R1.F1.B1
		0: FABRIC
		1: IO
	GB_ROOT:MUX.GLOBAL.4: R1.F0.B0
		0: FABRIC
		1: IO
	GB_ROOT:MUX.GLOBAL.5: R1.F0.B1
		0: FABRIC
		1: IO
	GB_ROOT:MUX.GLOBAL.6: R0.F14.B0
		0: FABRIC
		1: IO
	GB_ROOT:MUX.GLOBAL.7: R0.F14.B1
		0: FABRIC
		1: IO
}

bstile GB_ROOT_L08 {
	GB_ROOT:MUX.GLOBAL.0: R0.F14.B0
		0: FABRIC
		1: IO
	GB_ROOT:MUX.GLOBAL.1: R0.F14.B1
		0: FABRIC
		1: IO
	GB_ROOT:MUX.GLOBAL.2: R1.F0.B0
		0: FABRIC
		1: IO
	GB_ROOT:MUX.GLOBAL.3: R1.F0.B1
		0: FABRIC
		1: IO
	GB_ROOT:MUX.GLOBAL.4: R1.F1.B0
		0: FABRIC
		1: IO
	GB_ROOT:MUX.GLOBAL.5: R1.F1.B1
		0: FABRIC
		1: IO
	GB_ROOT:MUX.GLOBAL.6: R0.F15.B0
		0: FABRIC
		1: IO
	GB_ROOT:MUX.GLOBAL.7: R0.F15.B1
		0: FABRIC
		1: IO
}

bstile I3C {
	FILTER0:ENABLE: R1.F5.B7 R1.F3.B7 R1.F2.B7 inv 000
	FILTER1:ENABLE: R1.F7.B7 R1.F6.B7 R1.F4.B7 inv 000
}

bstile INT_BRAM {
	INT:BUF.LONG_H0[0].OUT_LC[4]: R0.F8.B37 inv 0
	INT:BUF.LONG_H10[0].OUT_LC[6]: R0.F13.B38 inv 0
	INT:BUF.LONG_H11[1].OUT_LC[7]: R0.F15.B38 inv 0
	INT:BUF.LONG_H1[1].OUT_LC[5]: R0.F10.B37 inv 0
	INT:BUF.LONG_H2[0].OUT_LC[6]: R0.F12.B37 inv 0
	INT:BUF.LONG_H3[1].OUT_LC[7]: R0.F14.B37 inv 0
	INT:BUF.LONG_H4[0].OUT_LC[0]: R0.F0.B37 inv 0
	INT:BUF.LONG_H5[1].OUT_LC[1]: R0.F2.B37 inv 0
	INT:BUF.LONG_H6[0].OUT_LC[2]: R0.F4.B37 inv 0
	INT:BUF.LONG_H7[1].OUT_LC[3]: R0.F6.B37 inv 0
	INT:BUF.LONG_H8[0].OUT_LC[4]: R0.F9.B38 inv 0
	INT:BUF.LONG_H9[1].OUT_LC[5]: R0.F11.B38 inv 0
	INT:BUF.LONG_V10[1].OUT_LC[2]: R0.F4.B39 inv 0
	INT:BUF.LONG_V11[0].OUT_LC[1]: R0.F2.B39 inv 0
	INT:BUF.LONG_V12[1].OUT_LC[0]: R0.F0.B39 inv 0
	INT:BUF.LONG_V1[0].OUT_LC[3]: R0.F7.B40 inv 0
	INT:BUF.LONG_V2[1].OUT_LC[2]: R0.F5.B40 inv 0
	INT:BUF.LONG_V3[0].OUT_LC[1]: R0.F3.B40 inv 0
	INT:BUF.LONG_V4[1].OUT_LC[0]: R0.F1.B40 inv 0
	INT:BUF.LONG_V5[0].OUT_LC[7]: R0.F15.B40 inv 0
	INT:BUF.LONG_V6[1].OUT_LC[6]: R0.F13.B40 inv 0
	INT:BUF.LONG_V7[0].OUT_LC[5]: R0.F11.B40 inv 0
	INT:BUF.LONG_V8[1].OUT_LC[4]: R0.F9.B40 inv 0
	INT:BUF.LONG_V9[0].OUT_LC[3]: R0.F6.B39 inv 0
	INT:BUF.QUAD_H0[0].OUT_LC[0]: R0.F1.B36 inv 0
	INT:BUF.QUAD_H0[10].OUT_LC[5]: R0.F11.B36 inv 0
	INT:BUF.QUAD_H0[2].OUT_LC[1]: R0.F3.B36 inv 0
	INT:BUF.QUAD_H0[4].OUT_LC[2]: R0.F5.B36 inv 0
	INT:BUF.QUAD_H0[6].OUT_LC[3]: R0.F7.B36 inv 0
	INT:BUF.QUAD_H0[8].OUT_LC[4]: R0.F9.B36 inv 0
	INT:BUF.QUAD_H1[0].LONG_H1[1]: R0.F12.B19 inv 0
	INT:BUF.QUAD_H1[10].LONG_H11[1]: R0.F14.B2 inv 0
	INT:BUF.QUAD_H1[11].LONG_H10[0]: R0.F12.B2 inv 0
	INT:BUF.QUAD_H1[11].OUT_LC[3]: R0.F7.B37 inv 0
	INT:BUF.QUAD_H1[1].LONG_H0[0]: R0.F13.B19 inv 0
	INT:BUF.QUAD_H1[1].OUT_LC[6]: R0.F13.B36 inv 0
	INT:BUF.QUAD_H1[2].LONG_H3[1]: R0.F14.B19 inv 0
	INT:BUF.QUAD_H1[3].LONG_H2[0]: R0.F15.B19 inv 0
	INT:BUF.QUAD_H1[3].OUT_LC[7]: R0.F15.B36 inv 0
	INT:BUF.QUAD_H1[4].LONG_H5[1]: R0.F3.B1 inv 0
	INT:BUF.QUAD_H1[5].LONG_H4[0]: R0.F0.B2 inv 0
	INT:BUF.QUAD_H1[5].OUT_LC[0]: R0.F1.B37 inv 0
	INT:BUF.QUAD_H1[6].LONG_H7[1]: R0.F6.B2 inv 0
	INT:BUF.QUAD_H1[7].LONG_H6[0]: R0.F4.B2 inv 0
	INT:BUF.QUAD_H1[7].OUT_LC[1]: R0.F3.B37 inv 0
	INT:BUF.QUAD_H1[8].LONG_H9[1]: R0.F10.B2 inv 0
	INT:BUF.QUAD_H1[9].LONG_H8[0]: R0.F8.B2 inv 0
	INT:BUF.QUAD_H1[9].OUT_LC[2]: R0.F5.B37 inv 0
	INT:BUF.QUAD_H2[0].OUT_LC[4]: R0.F9.B37 inv 0
	INT:BUF.QUAD_H2[10].OUT_LC[1]: R0.F2.B36 inv 0
	INT:BUF.QUAD_H2[2].OUT_LC[5]: R0.F11.B37 inv 0
	INT:BUF.QUAD_H2[4].OUT_LC[6]: R0.F13.B37 inv 0
	INT:BUF.QUAD_H2[6].OUT_LC[7]: R0.F15.B37 inv 0
	INT:BUF.QUAD_H2[8].OUT_LC[0]: R0.F0.B36 inv 0
	INT:BUF.QUAD_H3[11].OUT_LC[7]: R0.F14.B36 inv 0
	INT:BUF.QUAD_H3[1].OUT_LC[2]: R0.F4.B36 inv 0
	INT:BUF.QUAD_H3[3].OUT_LC[3]: R0.F6.B36 inv 0
	INT:BUF.QUAD_H3[5].OUT_LC[4]: R0.F8.B36 inv 0
	INT:BUF.QUAD_H3[7].OUT_LC[5]: R0.F10.B36 inv 0
	INT:BUF.QUAD_H3[9].OUT_LC[6]: R0.F12.B36 inv 0
	INT:BUF.QUAD_V1[0].OUT_LC[2]: R0.F4.B38 inv 0
	INT:BUF.QUAD_V1[10].OUT_LC[7]: R0.F14.B39 inv 0
	INT:BUF.QUAD_V1[2].OUT_LC[3]: R0.F6.B38 inv 0
	INT:BUF.QUAD_V1[4].OUT_LC[4]: R0.F8.B39 inv 0
	INT:BUF.QUAD_V1[6].OUT_LC[5]: R0.F10.B39 inv 0
	INT:BUF.QUAD_V1[8].OUT_LC[6]: R0.F12.B39 inv 0
	INT:BUF.QUAD_V1_W[11].OUT_LC[7]: R0.F14.B41 inv 0
	INT:BUF.QUAD_V1_W[1].OUT_LC[2]: R0.F4.B41 inv 0
	INT:BUF.QUAD_V1_W[3].OUT_LC[3]: R0.F6.B41 inv 0
	INT:BUF.QUAD_V1_W[5].OUT_LC[4]: R0.F8.B41 inv 0
	INT:BUF.QUAD_V1_W[7].OUT_LC[5]: R0.F10.B41 inv 0
	INT:BUF.QUAD_V1_W[9].OUT_LC[6]: R0.F12.B41 inv 0
	INT:BUF.QUAD_V2[11].OUT_LC[1]: R0.F2.B38 inv 0
	INT:BUF.QUAD_V2[1].OUT_LC[4]: R0.F8.B38 inv 0
	INT:BUF.QUAD_V2[3].OUT_LC[5]: R0.F10.B38 inv 0
	INT:BUF.QUAD_V2[5].OUT_LC[6]: R0.F12.B38 inv 0
	INT:BUF.QUAD_V2[7].OUT_LC[7]: R0.F14.B38 inv 0
	INT:BUF.QUAD_V2[9].OUT_LC[0]: R0.F0.B38 inv 0
	INT:BUF.QUAD_V2_W[0].OUT_LC[4]: R0.F8.B40 inv 0
	INT:BUF.QUAD_V2_W[10].OUT_LC[1]: R0.F2.B41 inv 0
	INT:BUF.QUAD_V2_W[2].OUT_LC[5]: R0.F10.B40 inv 0
	INT:BUF.QUAD_V2_W[4].OUT_LC[6]: R0.F12.B40 inv 0
	INT:BUF.QUAD_V2_W[6].OUT_LC[7]: R0.F14.B40 inv 0
	INT:BUF.QUAD_V2_W[8].OUT_LC[0]: R0.F0.B41 inv 0
	INT:BUF.QUAD_V3[0].LONG_V12[0]: R0.F1.B19 inv 0
	INT:BUF.QUAD_V3[0].OUT_LC[6]: R0.F13.B39 inv 0
	INT:BUF.QUAD_V3[10].LONG_V2[0]: R0.F11.B19 inv 0
	INT:BUF.QUAD_V3[10].OUT_LC[3]: R0.F7.B39 inv 0
	INT:BUF.QUAD_V3[11].LONG_V1[1]: R0.F10.B19 inv 0
	INT:BUF.QUAD_V3[1].LONG_V11[1]: R0.F0.B19 inv 0
	INT:BUF.QUAD_V3[2].LONG_V10[0]: R0.F3.B19 inv 0
	INT:BUF.QUAD_V3[2].OUT_LC[7]: R0.F15.B39 inv 0
	INT:BUF.QUAD_V3[3].LONG_V9[1]: R0.F2.B19 inv 0
	INT:BUF.QUAD_V3[4].LONG_V8[0]: R0.F5.B19 inv 0
	INT:BUF.QUAD_V3[4].OUT_LC[0]: R0.F1.B39 inv 0
	INT:BUF.QUAD_V3[5].LONG_V7[1]: R0.F4.B19 inv 0
	INT:BUF.QUAD_V3[6].LONG_V6[0]: R0.F7.B19 inv 0
	INT:BUF.QUAD_V3[6].OUT_LC[1]: R0.F3.B39 inv 0
	INT:BUF.QUAD_V3[7].LONG_V5[1]: R0.F6.B19 inv 0
	INT:BUF.QUAD_V3[8].LONG_V4[0]: R0.F9.B19 inv 0
	INT:BUF.QUAD_V3[8].OUT_LC[2]: R0.F5.B39 inv 0
	INT:BUF.QUAD_V3[9].LONG_V3[1]: R0.F8.B19 inv 0
	INT:BUF.QUAD_V3_W[11].OUT_LC[3]: R0.F6.B40 inv 0
	INT:BUF.QUAD_V3_W[1].OUT_LC[6]: R0.F13.B41 inv 0
	INT:BUF.QUAD_V3_W[3].OUT_LC[7]: R0.F15.B41 inv 0
	INT:BUF.QUAD_V3_W[5].OUT_LC[0]: R0.F0.B40 inv 0
	INT:BUF.QUAD_V3_W[7].OUT_LC[1]: R0.F2.B40 inv 0
	INT:BUF.QUAD_V3_W[9].OUT_LC[2]: R0.F4.B40 inv 0
	INT:BUF.QUAD_V4[11].OUT_LC[5]: R0.F11.B39 inv 0
	INT:BUF.QUAD_V4[1].OUT_LC[0]: R0.F1.B38 inv 0
	INT:BUF.QUAD_V4[3].OUT_LC[1]: R0.F3.B38 inv 0
	INT:BUF.QUAD_V4[5].OUT_LC[2]: R0.F5.B38 inv 0
	INT:BUF.QUAD_V4[7].OUT_LC[3]: R0.F7.B38 inv 0
	INT:BUF.QUAD_V4[9].OUT_LC[4]: R0.F9.B39 inv 0
	INT:BUF.QUAD_V4_W[0].OUT_LC[0]: R0.F1.B41 inv 0
	INT:BUF.QUAD_V4_W[10].OUT_LC[5]: R0.F11.B41 inv 0
	INT:BUF.QUAD_V4_W[2].OUT_LC[1]: R0.F3.B41 inv 0
	INT:BUF.QUAD_V4_W[4].OUT_LC[2]: R0.F5.B41 inv 0
	INT:BUF.QUAD_V4_W[6].OUT_LC[3]: R0.F7.B41 inv 0
	INT:BUF.QUAD_V4_W[8].OUT_LC[4]: R0.F9.B41 inv 0
	INT:INV.IMUX_CLK_OPTINV: R0.F0.B0 inv 0
	INT:MUX.GLOBAL_OUT[0]: R0.F7.B1 R0.F6.B0 R0.F7.B0 R0.F6.B1
		0001: GLOBAL[0]
		0011: GLOBAL[1]
		0101: GLOBAL[2]
		0111: GLOBAL[3]
		1001: GLOBAL[4]
		1011: GLOBAL[5]
		1101: GLOBAL[6]
		1111: GLOBAL[7]
		0000: NONE
	INT:MUX.GLOBAL_OUT[1]: R0.F9.B1 R0.F8.B0 R0.F9.B0 R0.F8.B1
		0001: GLOBAL[0]
		0011: GLOBAL[1]
		0101: GLOBAL[2]
		0111: GLOBAL[3]
		1001: GLOBAL[4]
		1011: GLOBAL[5]
		1101: GLOBAL[6]
		1111: GLOBAL[7]
		0000: NONE
	INT:MUX.GLOBAL_OUT[2]: R0.F11.B1 R0.F10.B0 R0.F11.B0 R0.F10.B1
		0001: GLOBAL[0]
		0011: GLOBAL[1]
		0101: GLOBAL[2]
		0111: GLOBAL[3]
		1001: GLOBAL[4]
		1011: GLOBAL[5]
		1101: GLOBAL[6]
		1111: GLOBAL[7]
		0000: NONE
	INT:MUX.GLOBAL_OUT[3]: R0.F13.B1 R0.F12.B0 R0.F13.B0 R0.F12.B1
		0001: GLOBAL[0]
		0011: GLOBAL[1]
		0101: GLOBAL[2]
		0111: GLOBAL[3]
		1001: GLOBAL[4]
		1011: GLOBAL[5]
		1101: GLOBAL[6]
		1111: GLOBAL[7]
		0000: NONE
	INT:MUX.IMUX_CE: R0.F5.B1 R0.F4.B0 R0.F5.B0 R0.F4.B1
		0001: GLOBAL[1]
		0011: GLOBAL[3]
		0101: GLOBAL[5]
		0111: GLOBAL[7]
		1001: LOCAL_0[2]
		1011: LOCAL_1[3]
		1101: LOCAL_2[2]
		1111: LOCAL_3[3]
		0000: NONE
	INT:MUX.IMUX_CLK: R0.F3.B2 R0.F2.B1 R0.F2.B0 R0.F3.B0 R0.F2.B2
		00001: GLOBAL[0]
		00011: GLOBAL[1]
		00101: GLOBAL[2]
		00111: GLOBAL[3]
		01001: GLOBAL[4]
		01011: GLOBAL[5]
		01101: GLOBAL[6]
		01111: GLOBAL[7]
		10001: LOCAL_0[0]
		10011: LOCAL_1[1]
		10101: LOCAL_2[0]
		10111: LOCAL_3[1]
		00000: NONE
	INT:MUX.IMUX_LC_I0[0]: R0.F1.B28 R0.F1.B27 R0.F0.B26 R0.F1.B26 R0.F1.B29
		00001: LOCAL_0[0]
		00011: LOCAL_0[2]
		00101: LOCAL_0[4]
		00111: LOCAL_0[6]
		01001: LOCAL_1[1]
		01011: LOCAL_1[3]
		01101: LOCAL_1[5]
		01111: LOCAL_1[7]
		10001: LOCAL_2[0]
		10011: LOCAL_2[2]
		10101: LOCAL_2[4]
		10111: LOCAL_2[6]
		11001: LOCAL_3[1]
		11011: LOCAL_3[3]
		11101: LOCAL_3[5]
		11111: LOCAL_3[7]
		00000: NONE
	INT:MUX.IMUX_LC_I0[1]: R0.F3.B28 R0.F3.B27 R0.F2.B26 R0.F3.B26 R0.F3.B29
		00001: LOCAL_0[1]
		00011: LOCAL_0[3]
		00101: LOCAL_0[5]
		00111: LOCAL_0[7]
		01001: LOCAL_1[0]
		01011: LOCAL_1[2]
		01101: LOCAL_1[4]
		01111: LOCAL_1[6]
		10001: LOCAL_2[1]
		10011: LOCAL_2[3]
		10101: LOCAL_2[5]
		10111: LOCAL_2[7]
		11001: LOCAL_3[0]
		11011: LOCAL_3[2]
		11101: LOCAL_3[4]
		11111: LOCAL_3[6]
		00000: NONE
	INT:MUX.IMUX_LC_I0[2]: R0.F5.B28 R0.F5.B27 R0.F4.B26 R0.F5.B26 R0.F5.B29
		00001: LOCAL_0[0]
		00011: LOCAL_0[2]
		00101: LOCAL_0[4]
		00111: LOCAL_0[6]
		01001: LOCAL_1[1]
		01011: LOCAL_1[3]
		01101: LOCAL_1[5]
		01111: LOCAL_1[7]
		10001: LOCAL_2[0]
		10011: LOCAL_2[2]
		10101: LOCAL_2[4]
		10111: LOCAL_2[6]
		11001: LOCAL_3[1]
		11011: LOCAL_3[3]
		11101: LOCAL_3[5]
		11111: LOCAL_3[7]
		00000: NONE
	INT:MUX.IMUX_LC_I0[3]: R0.F7.B28 R0.F7.B27 R0.F6.B26 R0.F7.B26 R0.F7.B29
		00001: LOCAL_0[1]
		00011: LOCAL_0[3]
		00101: LOCAL_0[5]
		00111: LOCAL_0[7]
		01001: LOCAL_1[0]
		01011: LOCAL_1[2]
		01101: LOCAL_1[4]
		01111: LOCAL_1[6]
		10001: LOCAL_2[1]
		10011: LOCAL_2[3]
		10101: LOCAL_2[5]
		10111: LOCAL_2[7]
		11001: LOCAL_3[0]
		11011: LOCAL_3[2]
		11101: LOCAL_3[4]
		11111: LOCAL_3[6]
		00000: NONE
	INT:MUX.IMUX_LC_I0[4]: R0.F9.B28 R0.F9.B27 R0.F8.B26 R0.F9.B26 R0.F9.B29
		00001: LOCAL_0[0]
		00011: LOCAL_0[2]
		00101: LOCAL_0[4]
		00111: LOCAL_0[6]
		01001: LOCAL_1[1]
		01011: LOCAL_1[3]
		01101: LOCAL_1[5]
		01111: LOCAL_1[7]
		10001: LOCAL_2[0]
		10011: LOCAL_2[2]
		10101: LOCAL_2[4]
		10111: LOCAL_2[6]
		11001: LOCAL_3[1]
		11011: LOCAL_3[3]
		11101: LOCAL_3[5]
		11111: LOCAL_3[7]
		00000: NONE
	INT:MUX.IMUX_LC_I0[5]: R0.F11.B28 R0.F11.B27 R0.F10.B26 R0.F11.B26 R0.F11.B29
		00001: LOCAL_0[1]
		00011: LOCAL_0[3]
		00101: LOCAL_0[5]
		00111: LOCAL_0[7]
		01001: LOCAL_1[0]
		01011: LOCAL_1[2]
		01101: LOCAL_1[4]
		01111: LOCAL_1[6]
		10001: LOCAL_2[1]
		10011: LOCAL_2[3]
		10101: LOCAL_2[5]
		10111: LOCAL_2[7]
		11001: LOCAL_3[0]
		11011: LOCAL_3[2]
		11101: LOCAL_3[4]
		11111: LOCAL_3[6]
		00000: NONE
	INT:MUX.IMUX_LC_I0[6]: R0.F13.B28 R0.F13.B27 R0.F12.B26 R0.F13.B26 R0.F13.B29
		00001: LOCAL_0[0]
		00011: LOCAL_0[2]
		00101: LOCAL_0[4]
		00111: LOCAL_0[6]
		01001: LOCAL_1[1]
		01011: LOCAL_1[3]
		01101: LOCAL_1[5]
		01111: LOCAL_1[7]
		10001: LOCAL_2[0]
		10011: LOCAL_2[2]
		10101: LOCAL_2[4]
		10111: LOCAL_2[6]
		11001: LOCAL_3[1]
		11011: LOCAL_3[3]
		11101: LOCAL_3[5]
		11111: LOCAL_3[7]
		00000: NONE
	INT:MUX.IMUX_LC_I0[7]: R0.F15.B28 R0.F15.B27 R0.F14.B26 R0.F15.B26 R0.F15.B29
		00001: LOCAL_0[1]
		00011: LOCAL_0[3]
		00101: LOCAL_0[5]
		00111: LOCAL_0[7]
		01001: LOCAL_1[0]
		01011: LOCAL_1[2]
		01101: LOCAL_1[4]
		01111: LOCAL_1[6]
		10001: LOCAL_2[1]
		10011: LOCAL_2[3]
		10101: LOCAL_2[5]
		10111: LOCAL_2[7]
		11001: LOCAL_3[0]
		11011: LOCAL_3[2]
		11101: LOCAL_3[4]
		11111: LOCAL_3[6]
		00000: NONE
	INT:MUX.IMUX_LC_I1[0]: R0.F0.B28 R0.F0.B27 R0.F0.B30 R0.F1.B30 R0.F0.B29
		00001: LOCAL_0[1]
		00011: LOCAL_0[3]
		00101: LOCAL_0[5]
		00111: LOCAL_0[7]
		01001: LOCAL_1[0]
		01011: LOCAL_1[2]
		01101: LOCAL_1[4]
		01111: LOCAL_1[6]
		10001: LOCAL_2[1]
		10011: LOCAL_2[3]
		10101: LOCAL_2[5]
		10111: LOCAL_2[7]
		11001: LOCAL_3[0]
		11011: LOCAL_3[2]
		11101: LOCAL_3[4]
		11111: LOCAL_3[6]
		00000: NONE
	INT:MUX.IMUX_LC_I1[1]: R0.F2.B28 R0.F2.B27 R0.F2.B30 R0.F3.B30 R0.F2.B29
		00001: LOCAL_0[0]
		00011: LOCAL_0[2]
		00101: LOCAL_0[4]
		00111: LOCAL_0[6]
		01001: LOCAL_1[1]
		01011: LOCAL_1[3]
		01101: LOCAL_1[5]
		01111: LOCAL_1[7]
		10001: LOCAL_2[0]
		10011: LOCAL_2[2]
		10101: LOCAL_2[4]
		10111: LOCAL_2[6]
		11001: LOCAL_3[1]
		11011: LOCAL_3[3]
		11101: LOCAL_3[5]
		11111: LOCAL_3[7]
		00000: NONE
	INT:MUX.IMUX_LC_I1[2]: R0.F4.B28 R0.F4.B27 R0.F4.B30 R0.F5.B30 R0.F4.B29
		00001: LOCAL_0[1]
		00011: LOCAL_0[3]
		00101: LOCAL_0[5]
		00111: LOCAL_0[7]
		01001: LOCAL_1[0]
		01011: LOCAL_1[2]
		01101: LOCAL_1[4]
		01111: LOCAL_1[6]
		10001: LOCAL_2[1]
		10011: LOCAL_2[3]
		10101: LOCAL_2[5]
		10111: LOCAL_2[7]
		11001: LOCAL_3[0]
		11011: LOCAL_3[2]
		11101: LOCAL_3[4]
		11111: LOCAL_3[6]
		00000: NONE
	INT:MUX.IMUX_LC_I1[3]: R0.F6.B28 R0.F6.B27 R0.F6.B30 R0.F7.B30 R0.F6.B29
		00001: LOCAL_0[0]
		00011: LOCAL_0[2]
		00101: LOCAL_0[4]
		00111: LOCAL_0[6]
		01001: LOCAL_1[1]
		01011: LOCAL_1[3]
		01101: LOCAL_1[5]
		01111: LOCAL_1[7]
		10001: LOCAL_2[0]
		10011: LOCAL_2[2]
		10101: LOCAL_2[4]
		10111: LOCAL_2[6]
		11001: LOCAL_3[1]
		11011: LOCAL_3[3]
		11101: LOCAL_3[5]
		11111: LOCAL_3[7]
		00000: NONE
	INT:MUX.IMUX_LC_I1[4]: R0.F8.B28 R0.F8.B27 R0.F8.B30 R0.F9.B30 R0.F8.B29
		00001: LOCAL_0[1]
		00011: LOCAL_0[3]
		00101: LOCAL_0[5]
		00111: LOCAL_0[7]
		01001: LOCAL_1[0]
		01011: LOCAL_1[2]
		01101: LOCAL_1[4]
		01111: LOCAL_1[6]
		10001: LOCAL_2[1]
		10011: LOCAL_2[3]
		10101: LOCAL_2[5]
		10111: LOCAL_2[7]
		11001: LOCAL_3[0]
		11011: LOCAL_3[2]
		11101: LOCAL_3[4]
		11111: LOCAL_3[6]
		00000: NONE
	INT:MUX.IMUX_LC_I1[5]: R0.F10.B28 R0.F10.B27 R0.F10.B30 R0.F11.B30 R0.F10.B29
		00001: LOCAL_0[0]
		00011: LOCAL_0[2]
		00101: LOCAL_0[4]
		00111: LOCAL_0[6]
		01001: LOCAL_1[1]
		01011: LOCAL_1[3]
		01101: LOCAL_1[5]
		01111: LOCAL_1[7]
		10001: LOCAL_2[0]
		10011: LOCAL_2[2]
		10101: LOCAL_2[4]
		10111: LOCAL_2[6]
		11001: LOCAL_3[1]
		11011: LOCAL_3[3]
		11101: LOCAL_3[5]
		11111: LOCAL_3[7]
		00000: NONE
	INT:MUX.IMUX_LC_I1[6]: R0.F12.B28 R0.F12.B27 R0.F12.B30 R0.F13.B30 R0.F12.B29
		00001: LOCAL_0[1]
		00011: LOCAL_0[3]
		00101: LOCAL_0[5]
		00111: LOCAL_0[7]
		01001: LOCAL_1[0]
		01011: LOCAL_1[2]
		01101: LOCAL_1[4]
		01111: LOCAL_1[6]
		10001: LOCAL_2[1]
		10011: LOCAL_2[3]
		10101: LOCAL_2[5]
		10111: LOCAL_2[7]
		11001: LOCAL_3[0]
		11011: LOCAL_3[2]
		11101: LOCAL_3[4]
		11111: LOCAL_3[6]
		00000: NONE
	INT:MUX.IMUX_LC_I1[7]: R0.F14.B28 R0.F14.B27 R0.F14.B30 R0.F15.B30 R0.F14.B29
		00001: LOCAL_0[0]
		00011: LOCAL_0[2]
		00101: LOCAL_0[4]
		00111: LOCAL_0[6]
		01001: LOCAL_1[1]
		01011: LOCAL_1[3]
		01101: LOCAL_1[5]
		01111: LOCAL_1[7]
		10001: LOCAL_2[0]
		10011: LOCAL_2[2]
		10101: LOCAL_2[4]
		10111: LOCAL_2[6]
		11001: LOCAL_3[1]
		11011: LOCAL_3[3]
		11101: LOCAL_3[5]
		11111: LOCAL_3[7]
		00000: NONE
	INT:MUX.IMUX_LC_I2[0]: R0.F1.B33 R0.F1.B34 R0.F0.B35 R0.F1.B35 R0.F1.B32
		00001: LOCAL_0[0]
		00011: LOCAL_0[2]
		00101: LOCAL_0[4]
		00111: LOCAL_0[6]
		01001: LOCAL_1[1]
		01011: LOCAL_1[3]
		01101: LOCAL_1[5]
		01111: LOCAL_1[7]
		10001: LOCAL_2[0]
		10011: LOCAL_2[2]
		10101: LOCAL_2[4]
		10111: LOCAL_2[6]
		11001: LOCAL_3[1]
		11011: LOCAL_3[3]
		11101: LOCAL_3[5]
		11111: LOCAL_3[7]
		00000: NONE
	INT:MUX.IMUX_LC_I2[1]: R0.F3.B33 R0.F3.B34 R0.F2.B35 R0.F3.B35 R0.F3.B32
		00001: LOCAL_0[1]
		00011: LOCAL_0[3]
		00101: LOCAL_0[5]
		00111: LOCAL_0[7]
		01001: LOCAL_1[0]
		01011: LOCAL_1[2]
		01101: LOCAL_1[4]
		01111: LOCAL_1[6]
		10001: LOCAL_2[1]
		10011: LOCAL_2[3]
		10101: LOCAL_2[5]
		10111: LOCAL_2[7]
		11001: LOCAL_3[0]
		11011: LOCAL_3[2]
		11101: LOCAL_3[4]
		11111: LOCAL_3[6]
		00000: NONE
	INT:MUX.IMUX_LC_I2[2]: R0.F5.B33 R0.F5.B34 R0.F4.B35 R0.F5.B35 R0.F5.B32
		00001: LOCAL_0[0]
		00011: LOCAL_0[2]
		00101: LOCAL_0[4]
		00111: LOCAL_0[6]
		01001: LOCAL_1[1]
		01011: LOCAL_1[3]
		01101: LOCAL_1[5]
		01111: LOCAL_1[7]
		10001: LOCAL_2[0]
		10011: LOCAL_2[2]
		10101: LOCAL_2[4]
		10111: LOCAL_2[6]
		11001: LOCAL_3[1]
		11011: LOCAL_3[3]
		11101: LOCAL_3[5]
		11111: LOCAL_3[7]
		00000: NONE
	INT:MUX.IMUX_LC_I2[3]: R0.F7.B33 R0.F7.B34 R0.F6.B35 R0.F7.B35 R0.F7.B32
		00001: LOCAL_0[1]
		00011: LOCAL_0[3]
		00101: LOCAL_0[5]
		00111: LOCAL_0[7]
		01001: LOCAL_1[0]
		01011: LOCAL_1[2]
		01101: LOCAL_1[4]
		01111: LOCAL_1[6]
		10001: LOCAL_2[1]
		10011: LOCAL_2[3]
		10101: LOCAL_2[5]
		10111: LOCAL_2[7]
		11001: LOCAL_3[0]
		11011: LOCAL_3[2]
		11101: LOCAL_3[4]
		11111: LOCAL_3[6]
		00000: NONE
	INT:MUX.IMUX_LC_I2[4]: R0.F9.B33 R0.F9.B34 R0.F8.B35 R0.F9.B35 R0.F9.B32
		00001: LOCAL_0[0]
		00011: LOCAL_0[2]
		00101: LOCAL_0[4]
		00111: LOCAL_0[6]
		01001: LOCAL_1[1]
		01011: LOCAL_1[3]
		01101: LOCAL_1[5]
		01111: LOCAL_1[7]
		10001: LOCAL_2[0]
		10011: LOCAL_2[2]
		10101: LOCAL_2[4]
		10111: LOCAL_2[6]
		11001: LOCAL_3[1]
		11011: LOCAL_3[3]
		11101: LOCAL_3[5]
		11111: LOCAL_3[7]
		00000: NONE
	INT:MUX.IMUX_LC_I2[5]: R0.F11.B33 R0.F11.B34 R0.F10.B35 R0.F11.B35 R0.F11.B32
		00001: LOCAL_0[1]
		00011: LOCAL_0[3]
		00101: LOCAL_0[5]
		00111: LOCAL_0[7]
		01001: LOCAL_1[0]
		01011: LOCAL_1[2]
		01101: LOCAL_1[4]
		01111: LOCAL_1[6]
		10001: LOCAL_2[1]
		10011: LOCAL_2[3]
		10101: LOCAL_2[5]
		10111: LOCAL_2[7]
		11001: LOCAL_3[0]
		11011: LOCAL_3[2]
		11101: LOCAL_3[4]
		11111: LOCAL_3[6]
		00000: NONE
	INT:MUX.IMUX_LC_I2[6]: R0.F13.B33 R0.F13.B34 R0.F12.B35 R0.F13.B35 R0.F13.B32
		00001: LOCAL_0[0]
		00011: LOCAL_0[2]
		00101: LOCAL_0[4]
		00111: LOCAL_0[6]
		01001: LOCAL_1[1]
		01011: LOCAL_1[3]
		01101: LOCAL_1[5]
		01111: LOCAL_1[7]
		10001: LOCAL_2[0]
		10011: LOCAL_2[2]
		10101: LOCAL_2[4]
		10111: LOCAL_2[6]
		11001: LOCAL_3[1]
		11011: LOCAL_3[3]
		11101: LOCAL_3[5]
		11111: LOCAL_3[7]
		00000: NONE
	INT:MUX.IMUX_LC_I2[7]: R0.F15.B33 R0.F15.B34 R0.F14.B35 R0.F15.B35 R0.F15.B32
		00001: LOCAL_0[1]
		00011: LOCAL_0[3]
		00101: LOCAL_0[5]
		00111: LOCAL_0[7]
		01001: LOCAL_1[0]
		01011: LOCAL_1[2]
		01101: LOCAL_1[4]
		01111: LOCAL_1[6]
		10001: LOCAL_2[1]
		10011: LOCAL_2[3]
		10101: LOCAL_2[5]
		10111: LOCAL_2[7]
		11001: LOCAL_3[0]
		11011: LOCAL_3[2]
		11101: LOCAL_3[4]
		11111: LOCAL_3[6]
		00000: NONE
	INT:MUX.IMUX_LC_I3[0]: R0.F0.B33 R0.F0.B34 R0.F0.B31 R0.F1.B31 R0.F0.B32
		00011: LOCAL_0[3]
		00101: LOCAL_0[5]
		00111: LOCAL_0[7]
		01001: LOCAL_1[0]
		01011: LOCAL_1[2]
		01101: LOCAL_1[4]
		01111: LOCAL_1[6]
		10001: LOCAL_2[1]
		10011: LOCAL_2[3]
		10101: LOCAL_2[5]
		10111: LOCAL_2[7]
		11001: LOCAL_3[0]
		11011: LOCAL_3[2]
		11101: LOCAL_3[4]
		11111: LOCAL_3[6]
		00000: NONE
	INT:MUX.IMUX_LC_I3[1]: R0.F2.B33 R0.F2.B34 R0.F2.B31 R0.F3.B31 R0.F2.B32
		00011: LOCAL_0[2]
		00101: LOCAL_0[4]
		00111: LOCAL_0[6]
		01001: LOCAL_1[1]
		01011: LOCAL_1[3]
		01101: LOCAL_1[5]
		01111: LOCAL_1[7]
		10001: LOCAL_2[0]
		10011: LOCAL_2[2]
		10101: LOCAL_2[4]
		10111: LOCAL_2[6]
		11001: LOCAL_3[1]
		11011: LOCAL_3[3]
		11101: LOCAL_3[5]
		11111: LOCAL_3[7]
		00000: NONE
	INT:MUX.IMUX_LC_I3[2]: R0.F4.B33 R0.F4.B34 R0.F4.B31 R0.F5.B31 R0.F4.B32
		00011: LOCAL_0[3]
		00101: LOCAL_0[5]
		00111: LOCAL_0[7]
		01001: LOCAL_1[0]
		01011: LOCAL_1[2]
		01101: LOCAL_1[4]
		01111: LOCAL_1[6]
		10001: LOCAL_2[1]
		10011: LOCAL_2[3]
		10101: LOCAL_2[5]
		10111: LOCAL_2[7]
		11001: LOCAL_3[0]
		11011: LOCAL_3[2]
		11101: LOCAL_3[4]
		11111: LOCAL_3[6]
		00000: NONE
	INT:MUX.IMUX_LC_I3[3]: R0.F6.B33 R0.F6.B34 R0.F6.B31 R0.F7.B31 R0.F6.B32
		00011: LOCAL_0[2]
		00101: LOCAL_0[4]
		00111: LOCAL_0[6]
		01001: LOCAL_1[1]
		01011: LOCAL_1[3]
		01101: LOCAL_1[5]
		01111: LOCAL_1[7]
		10001: LOCAL_2[0]
		10011: LOCAL_2[2]
		10101: LOCAL_2[4]
		10111: LOCAL_2[6]
		11001: LOCAL_3[1]
		11011: LOCAL_3[3]
		11101: LOCAL_3[5]
		11111: LOCAL_3[7]
		00000: NONE
	INT:MUX.IMUX_LC_I3[4]: R0.F8.B33 R0.F8.B34 R0.F8.B31 R0.F9.B31 R0.F8.B32
		00011: LOCAL_0[3]
		00101: LOCAL_0[5]
		00111: LOCAL_0[7]
		01001: LOCAL_1[0]
		01011: LOCAL_1[2]
		01101: LOCAL_1[4]
		01111: LOCAL_1[6]
		10001: LOCAL_2[1]
		10011: LOCAL_2[3]
		10101: LOCAL_2[5]
		10111: LOCAL_2[7]
		11001: LOCAL_3[0]
		11011: LOCAL_3[2]
		11101: LOCAL_3[4]
		11111: LOCAL_3[6]
		00000: NONE
	INT:MUX.IMUX_LC_I3[5]: R0.F10.B33 R0.F10.B34 R0.F10.B31 R0.F11.B31 R0.F10.B32
		00011: LOCAL_0[2]
		00101: LOCAL_0[4]
		00111: LOCAL_0[6]
		01001: LOCAL_1[1]
		01011: LOCAL_1[3]
		01101: LOCAL_1[5]
		01111: LOCAL_1[7]
		10001: LOCAL_2[0]
		10011: LOCAL_2[2]
		10101: LOCAL_2[4]
		10111: LOCAL_2[6]
		11001: LOCAL_3[1]
		11011: LOCAL_3[3]
		11101: LOCAL_3[5]
		11111: LOCAL_3[7]
		00000: NONE
	INT:MUX.IMUX_LC_I3[6]: R0.F12.B33 R0.F12.B34 R0.F12.B31 R0.F13.B31 R0.F12.B32
		00011: LOCAL_0[3]
		00101: LOCAL_0[5]
		00111: LOCAL_0[7]
		01001: LOCAL_1[0]
		01011: LOCAL_1[2]
		01101: LOCAL_1[4]
		01111: LOCAL_1[6]
		10001: LOCAL_2[1]
		10011: LOCAL_2[3]
		10101: LOCAL_2[5]
		10111: LOCAL_2[7]
		11001: LOCAL_3[0]
		11011: LOCAL_3[2]
		11101: LOCAL_3[4]
		11111: LOCAL_3[6]
		00000: NONE
	INT:MUX.IMUX_LC_I3[7]: R0.F14.B33 R0.F14.B34 R0.F14.B31 R0.F15.B31 R0.F14.B32
		00011: LOCAL_0[2]
		00101: LOCAL_0[4]
		00111: LOCAL_0[6]
		01001: LOCAL_1[1]
		01011: LOCAL_1[3]
		01101: LOCAL_1[5]
		01111: LOCAL_1[7]
		10001: LOCAL_2[0]
		10011: LOCAL_2[2]
		10101: LOCAL_2[4]
		10111: LOCAL_2[6]
		11001: LOCAL_3[1]
		11011: LOCAL_3[3]
		11101: LOCAL_3[5]
		11111: LOCAL_3[7]
		00000: NONE
	INT:MUX.IMUX_RST: R0.F15.B1 R0.F14.B0 R0.F15.B0 R0.F14.B1
		0001: GLOBAL[0]
		0011: GLOBAL[2]
		0101: GLOBAL[4]
		0111: GLOBAL[6]
		1001: LOCAL_0[4]
		1011: LOCAL_1[5]
		1101: LOCAL_2[4]
		1111: LOCAL_3[5]
		0000: NONE
	INT:MUX.LOCAL_0[0]: R0.F0.B14 R0.F1.B14 R0.F1.B15 R0.F1.B16 R0.F1.B17
		11101: LONG_H0[0]
		00011: LONG_H4[0]
		01011: LONG_H8[0]
		00000: NONE
		10001: OUT_LC[0]
		10101: OUT_LC_E[0]
		00101: OUT_LC_N[0]
		01101: OUT_LC_S[0]
		11001: OUT_LC_WN[0]
		01111: QUAD_H0[0]
		10111: QUAD_H0[8]
		11111: QUAD_H1[5]
		01001: QUAD_V2_W[10]
		00001: QUAD_V2_W[1]
		00111: QUAD_V3[4]
		10011: QUAD_V4[1]
		11011: QUAD_V4[9]
	INT:MUX.LOCAL_0[1]: R0.F0.B18 R0.F1.B18 R0.F0.B15 R0.F0.B16 R0.F0.B17
		11101: LONG_H0[1]
		00011: LONG_H4[1]
		01011: LONG_H8[1]
		00000: NONE
		10001: OUT_LC[1]
		10101: OUT_LC_E[1]
		00101: OUT_LC_N[1]
		01101: OUT_LC_S[1]
		11001: OUT_LC_WN[1]
		01111: QUAD_H0[1]
		10111: QUAD_H0[9]
		11111: QUAD_H1[4]
		00001: QUAD_V2_W[0]
		01001: QUAD_V2_W[11]
		00111: QUAD_V3[5]
		10011: QUAD_V4[0]
		11011: QUAD_V4[8]
	INT:MUX.LOCAL_0[2]: R0.F0.B25 R0.F1.B25 R0.F1.B24 R0.F1.B23 R0.F1.B22
		11101: LONG_H1[1]
		00011: LONG_H5[1]
		01011: LONG_H9[1]
		00000: NONE
		10001: OUT_LC[2]
		10101: OUT_LC_E[2]
		00101: OUT_LC_N[2]
		01101: OUT_LC_S[2]
		11001: OUT_LC_WN[2]
		10111: QUAD_H0[10]
		01111: QUAD_H0[2]
		11111: QUAD_H1[7]
		00001: QUAD_V2_W[3]
		01001: QUAD_V2_W[8]
		00111: QUAD_V3[6]
		11011: QUAD_V4[11]
		10011: QUAD_V4[3]
	INT:MUX.LOCAL_0[3]: R0.F0.B21 R0.F1.B21 R0.F0.B24 R0.F0.B23 R0.F0.B22
		11101: LONG_H1[0]
		00011: LONG_H5[0]
		01011: LONG_H9[0]
		00000: NONE
		10001: OUT_LC[3]
		10101: OUT_LC_E[3]
		00101: OUT_LC_N[3]
		01101: OUT_LC_S[3]
		11001: OUT_LC_WN[3]
		10111: QUAD_H0[11]
		01111: QUAD_H0[3]
		11111: QUAD_H1[6]
		00001: QUAD_V2_W[2]
		01001: QUAD_V2_W[9]
		00111: QUAD_V3[7]
		11011: QUAD_V4[10]
		10011: QUAD_V4[2]
	INT:MUX.LOCAL_0[4]: R0.F2.B14 R0.F3.B14 R0.F3.B15 R0.F3.B16 R0.F3.B17
		00001: GLOBAL_OUT[0]
		01011: LONG_H10[0]
		11101: LONG_H2[0]
		00011: LONG_H6[0]
		00000: NONE
		10001: OUT_LC[4]
		10101: OUT_LC_E[4]
		00101: OUT_LC_N[4]
		01101: OUT_LC_S[4]
		11001: OUT_LC_WN[4]
		01111: QUAD_H0[4]
		10111: QUAD_H1[1]
		11111: QUAD_H1[9]
		01001: QUAD_V2_W[5]
		11011: QUAD_V3[0]
		00111: QUAD_V3[8]
		10011: QUAD_V4[5]
	INT:MUX.LOCAL_0[5]: R0.F2.B18 R0.F3.B18 R0.F2.B15 R0.F2.B16 R0.F2.B17
		00001: GLOBAL_OUT[1]
		01011: LONG_H10[1]
		11101: LONG_H2[1]
		00011: LONG_H6[1]
		00000: NONE
		10001: OUT_LC[5]
		10101: OUT_LC_E[5]
		00101: OUT_LC_N[5]
		01101: OUT_LC_S[5]
		11001: OUT_LC_WN[5]
		01111: QUAD_H0[5]
		10111: QUAD_H1[0]
		11111: QUAD_H1[8]
		01001: QUAD_V2_W[4]
		11011: QUAD_V3[1]
		00111: QUAD_V3[9]
		10011: QUAD_V4[4]
	INT:MUX.LOCAL_0[6]: R0.F2.B25 R0.F3.B25 R0.F3.B24 R0.F3.B23 R0.F3.B22
		00001: GLOBAL_OUT[2]
		01011: LONG_H11[1]
		11101: LONG_H3[1]
		00011: LONG_H7[1]
		00000: NONE
		10001: OUT_LC[6]
		10101: OUT_LC_E[6]
		00101: OUT_LC_N[6]
		01101: OUT_LC_S[6]
		11001: OUT_LC_WN[6]
		01111: QUAD_H0[6]
		11111: QUAD_H1[11]
		10111: QUAD_H1[3]
		01001: QUAD_V2_W[7]
		00111: QUAD_V3[10]
		11011: QUAD_V3[2]
		10011: QUAD_V4[7]
	INT:MUX.LOCAL_0[7]: R0.F2.B21 R0.F3.B21 R0.F2.B24 R0.F2.B23 R0.F2.B22
		00001: GLOBAL_OUT[3]
		01011: LONG_H11[0]
		11101: LONG_H3[0]
		00011: LONG_H7[0]
		00000: NONE
		10001: OUT_LC[7]
		10101: OUT_LC_E[7]
		00101: OUT_LC_N[7]
		01101: OUT_LC_S[7]
		11001: OUT_LC_WN[7]
		01111: QUAD_H0[7]
		11111: QUAD_H1[10]
		10111: QUAD_H1[2]
		01001: QUAD_V2_W[6]
		00111: QUAD_V3[11]
		11011: QUAD_V3[3]
		10011: QUAD_V4[6]
	INT:MUX.LOCAL_1[0]: R0.F4.B14 R0.F5.B14 R0.F5.B15 R0.F5.B16 R0.F5.B17
		11101: LONG_H0[0]
		00011: LONG_H4[0]
		01011: LONG_H8[0]
		00000: NONE
		10001: OUT_LC[0]
		10101: OUT_LC_E[0]
		00101: OUT_LC_N[0]
		01101: OUT_LC_S[0]
		11001: OUT_LC_WN[0]
		01111: QUAD_H0[0]
		10111: QUAD_H0[8]
		11111: QUAD_H1[5]
		01001: QUAD_V2_W[1]
		00111: QUAD_V3[4]
		10011: QUAD_V4[1]
		11011: QUAD_V4[9]
		00001: QUAD_V4_W[1]
	INT:MUX.LOCAL_1[1]: R0.F4.B18 R0.F5.B18 R0.F4.B15 R0.F4.B16 R0.F4.B17
		11101: LONG_H0[1]
		00011: LONG_H4[1]
		01011: LONG_H8[1]
		00000: NONE
		10001: OUT_LC[1]
		10101: OUT_LC_E[1]
		00101: OUT_LC_N[1]
		01101: OUT_LC_S[1]
		11001: OUT_LC_WN[1]
		01111: QUAD_H0[1]
		10111: QUAD_H0[9]
		11111: QUAD_H1[4]
		01001: QUAD_V2_W[0]
		00111: QUAD_V3[5]
		10011: QUAD_V4[0]
		11011: QUAD_V4[8]
		00001: QUAD_V4_W[0]
	INT:MUX.LOCAL_1[2]: R0.F4.B25 R0.F5.B25 R0.F5.B24 R0.F5.B23 R0.F5.B22
		11101: LONG_H1[1]
		00011: LONG_H5[1]
		01011: LONG_H9[1]
		00000: NONE
		10001: OUT_LC[2]
		10101: OUT_LC_E[2]
		00101: OUT_LC_N[2]
		01101: OUT_LC_S[2]
		11001: OUT_LC_WN[2]
		10111: QUAD_H0[10]
		01111: QUAD_H0[2]
		11111: QUAD_H1[7]
		01001: QUAD_V2_W[3]
		00111: QUAD_V3[6]
		11011: QUAD_V4[11]
		10011: QUAD_V4[3]
		00001: QUAD_V4_W[3]
	INT:MUX.LOCAL_1[3]: R0.F4.B21 R0.F5.B21 R0.F4.B24 R0.F4.B23 R0.F4.B22
		11101: LONG_H1[0]
		00011: LONG_H5[0]
		01011: LONG_H9[0]
		00000: NONE
		10001: OUT_LC[3]
		10101: OUT_LC_E[3]
		00101: OUT_LC_N[3]
		01101: OUT_LC_S[3]
		11001: OUT_LC_WN[3]
		10111: QUAD_H0[11]
		01111: QUAD_H0[3]
		11111: QUAD_H1[6]
		01001: QUAD_V2_W[2]
		00111: QUAD_V3[7]
		11011: QUAD_V4[10]
		10011: QUAD_V4[2]
		00001: QUAD_V4_W[2]
	INT:MUX.LOCAL_1[4]: R0.F6.B14 R0.F7.B14 R0.F7.B15 R0.F7.B16 R0.F7.B17
		01011: LONG_H10[0]
		11101: LONG_H2[0]
		00011: LONG_H6[0]
		00000: NONE
		10001: OUT_LC[4]
		10101: OUT_LC_E[4]
		00101: OUT_LC_N[4]
		01101: OUT_LC_S[4]
		11001: OUT_LC_WN[4]
		01111: QUAD_H0[4]
		10111: QUAD_H1[1]
		11111: QUAD_H1[9]
		01001: QUAD_V2_W[5]
		11011: QUAD_V3[0]
		00111: QUAD_V3[8]
		10011: QUAD_V4[5]
		00001: QUAD_V4_W[5]
	INT:MUX.LOCAL_1[5]: R0.F6.B18 R0.F7.B18 R0.F6.B15 R0.F6.B16 R0.F6.B17
		01011: LONG_H10[1]
		11101: LONG_H2[1]
		00011: LONG_H6[1]
		00000: NONE
		10001: OUT_LC[5]
		10101: OUT_LC_E[5]
		00101: OUT_LC_N[5]
		01101: OUT_LC_S[5]
		11001: OUT_LC_WN[5]
		01111: QUAD_H0[5]
		10111: QUAD_H1[0]
		11111: QUAD_H1[8]
		01001: QUAD_V2_W[4]
		11011: QUAD_V3[1]
		00111: QUAD_V3[9]
		10011: QUAD_V4[4]
		00001: QUAD_V4_W[4]
	INT:MUX.LOCAL_1[6]: R0.F6.B25 R0.F7.B25 R0.F7.B24 R0.F7.B23 R0.F7.B22
		01011: LONG_H11[1]
		11101: LONG_H3[1]
		00011: LONG_H7[1]
		00000: NONE
		10001: OUT_LC[6]
		10101: OUT_LC_E[6]
		00101: OUT_LC_N[6]
		01101: OUT_LC_S[6]
		11001: OUT_LC_WN[6]
		01111: QUAD_H0[6]
		11111: QUAD_H1[11]
		10111: QUAD_H1[3]
		01001: QUAD_V2_W[7]
		00111: QUAD_V3[10]
		11011: QUAD_V3[2]
		10011: QUAD_V4[7]
		00001: QUAD_V4_W[7]
	INT:MUX.LOCAL_1[7]: R0.F6.B21 R0.F7.B21 R0.F6.B24 R0.F6.B23 R0.F6.B22
		01011: LONG_H11[0]
		11101: LONG_H3[0]
		00011: LONG_H7[0]
		00000: NONE
		10001: OUT_LC[7]
		10101: OUT_LC_E[7]
		00101: OUT_LC_N[7]
		01101: OUT_LC_S[7]
		11001: OUT_LC_WN[7]
		01111: QUAD_H0[7]
		11111: QUAD_H1[10]
		10111: QUAD_H1[2]
		01001: QUAD_V2_W[6]
		00111: QUAD_V3[11]
		11011: QUAD_V3[3]
		10011: QUAD_V4[6]
		00001: QUAD_V4_W[6]
	INT:MUX.LOCAL_2[0]: R0.F8.B14 R0.F9.B14 R0.F9.B15 R0.F9.B16 R0.F9.B17
		11101: LONG_V12[1]
		01011: LONG_V4[1]
		00011: LONG_V8[1]
		00000: NONE
		10001: OUT_LC[0]
		11001: OUT_LC_EN[0]
		01101: OUT_LC_ES[0]
		00101: OUT_LC_WS[0]
		10101: OUT_LC_W[0]
		01111: QUAD_H2[0]
		10111: QUAD_H2[8]
		11111: QUAD_H3[5]
		00111: QUAD_V1[4]
		10011: QUAD_V2[1]
		11011: QUAD_V2[9]
		01001: QUAD_V2_W[9]
		00001: QUAD_V4_W[9]
	INT:MUX.LOCAL_2[1]: R0.F8.B18 R0.F9.B18 R0.F8.B15 R0.F8.B16 R0.F8.B17
		11101: LONG_V12[0]
		01011: LONG_V4[0]
		00011: LONG_V8[0]
		00000: NONE
		10001: OUT_LC[1]
		11001: OUT_LC_EN[1]
		01101: OUT_LC_ES[1]
		00101: OUT_LC_WS[1]
		10101: OUT_LC_W[1]
		01111: QUAD_H2[1]
		10111: QUAD_H2[9]
		11111: QUAD_H3[4]
		00111: QUAD_V1[5]
		10011: QUAD_V2[0]
		11011: QUAD_V2[8]
		01001: QUAD_V2_W[8]
		00001: QUAD_V4_W[8]
	INT:MUX.LOCAL_2[2]: R0.F8.B25 R0.F9.B25 R0.F9.B24 R0.F9.B23 R0.F9.B22
		11101: LONG_V11[0]
		01011: LONG_V3[0]
		00011: LONG_V7[0]
		00000: NONE
		10001: OUT_LC[2]
		11001: OUT_LC_EN[2]
		01101: OUT_LC_ES[2]
		00101: OUT_LC_WS[2]
		10101: OUT_LC_W[2]
		10111: QUAD_H2[10]
		01111: QUAD_H2[2]
		11111: QUAD_H3[7]
		00111: QUAD_V1[6]
		11011: QUAD_V2[11]
		10011: QUAD_V2[3]
		01001: QUAD_V2_W[11]
		00001: QUAD_V4_W[11]
	INT:MUX.LOCAL_2[3]: R0.F8.B21 R0.F9.B21 R0.F8.B24 R0.F8.B23 R0.F8.B22
		11101: LONG_V11[1]
		01011: LONG_V3[1]
		00011: LONG_V7[1]
		00000: NONE
		10001: OUT_LC[3]
		11001: OUT_LC_EN[3]
		01101: OUT_LC_ES[3]
		00101: OUT_LC_WS[3]
		10101: OUT_LC_W[3]
		10111: QUAD_H2[11]
		01111: QUAD_H2[3]
		11111: QUAD_H3[6]
		00111: QUAD_V1[7]
		11011: QUAD_V2[10]
		10011: QUAD_V2[2]
		01001: QUAD_V2_W[10]
		00001: QUAD_V4_W[10]
	INT:MUX.LOCAL_2[4]: R0.F10.B14 R0.F11.B14 R0.F11.B15 R0.F11.B16 R0.F11.B17
		11101: LONG_V10[1]
		01011: LONG_V2[1]
		00011: LONG_V6[1]
		00000: NONE
		10001: OUT_LC[4]
		11001: OUT_LC_EN[4]
		01101: OUT_LC_ES[4]
		00101: OUT_LC_WS[4]
		10101: OUT_LC_W[4]
		01111: QUAD_H2[4]
		10111: QUAD_H3[1]
		11111: QUAD_H3[9]
		11011: QUAD_V1[0]
		00111: QUAD_V1[8]
		01001: QUAD_V1_W[0]
		10011: QUAD_V2[5]
		00001: QUAD_V3_W[0]
	INT:MUX.LOCAL_2[5]: R0.F10.B18 R0.F11.B18 R0.F10.B15 R0.F10.B16 R0.F10.B17
		11101: LONG_V10[0]
		01011: LONG_V2[0]
		00011: LONG_V6[0]
		00000: NONE
		10001: OUT_LC[5]
		11001: OUT_LC_EN[5]
		01101: OUT_LC_ES[5]
		00101: OUT_LC_WS[5]
		10101: OUT_LC_W[5]
		01111: QUAD_H2[5]
		10111: QUAD_H3[0]
		11111: QUAD_H3[8]
		11011: QUAD_V1[1]
		00111: QUAD_V1[9]
		01001: QUAD_V1_W[1]
		10011: QUAD_V2[4]
		00001: QUAD_V3_W[1]
	INT:MUX.LOCAL_2[6]: R0.F10.B25 R0.F11.B25 R0.F11.B24 R0.F11.B23 R0.F11.B22
		01011: LONG_V1[0]
		00011: LONG_V5[0]
		11101: LONG_V9[0]
		00000: NONE
		10001: OUT_LC[6]
		11001: OUT_LC_EN[6]
		01101: OUT_LC_ES[6]
		00101: OUT_LC_WS[6]
		10101: OUT_LC_W[6]
		01111: QUAD_H2[6]
		11111: QUAD_H3[11]
		10111: QUAD_H3[3]
		00111: QUAD_V1[10]
		11011: QUAD_V1[2]
		01001: QUAD_V1_W[2]
		10011: QUAD_V2[7]
		00001: QUAD_V3_W[2]
	INT:MUX.LOCAL_2[7]: R0.F10.B21 R0.F11.B21 R0.F10.B24 R0.F10.B23 R0.F10.B22
		01011: LONG_V1[1]
		00011: LONG_V5[1]
		11101: LONG_V9[1]
		00000: NONE
		10001: OUT_LC[7]
		11001: OUT_LC_EN[7]
		01101: OUT_LC_ES[7]
		00101: OUT_LC_WS[7]
		10101: OUT_LC_W[7]
		01111: QUAD_H2[7]
		11111: QUAD_H3[10]
		10111: QUAD_H3[2]
		00111: QUAD_V1[11]
		11011: QUAD_V1[3]
		01001: QUAD_V1_W[3]
		10011: QUAD_V2[6]
		00001: QUAD_V3_W[3]
	INT:MUX.LOCAL_3[0]: R0.F12.B14 R0.F13.B14 R0.F13.B15 R0.F13.B16 R0.F13.B17
		11101: LONG_V12[1]
		01011: LONG_V4[1]
		00011: LONG_V8[1]
		00000: NONE
		10001: OUT_LC[0]
		11001: OUT_LC_EN[0]
		01101: OUT_LC_ES[0]
		00101: OUT_LC_WS[0]
		10101: OUT_LC_W[0]
		01111: QUAD_H2[0]
		10111: QUAD_H2[8]
		11111: QUAD_H3[5]
		00111: QUAD_V1[4]
		01001: QUAD_V1_W[4]
		10011: QUAD_V2[1]
		11011: QUAD_V2[9]
		00001: QUAD_V3_W[4]
	INT:MUX.LOCAL_3[1]: R0.F12.B18 R0.F13.B18 R0.F12.B15 R0.F12.B16 R0.F12.B17
		11101: LONG_V12[0]
		01011: LONG_V4[0]
		00011: LONG_V8[0]
		00000: NONE
		10001: OUT_LC[1]
		11001: OUT_LC_EN[1]
		01101: OUT_LC_ES[1]
		00101: OUT_LC_WS[1]
		10101: OUT_LC_W[1]
		01111: QUAD_H2[1]
		10111: QUAD_H2[9]
		11111: QUAD_H3[4]
		00111: QUAD_V1[5]
		01001: QUAD_V1_W[5]
		10011: QUAD_V2[0]
		11011: QUAD_V2[8]
		00001: QUAD_V3_W[5]
	INT:MUX.LOCAL_3[2]: R0.F12.B25 R0.F13.B25 R0.F13.B24 R0.F13.B23 R0.F13.B22
		11101: LONG_V11[0]
		01011: LONG_V3[0]
		00011: LONG_V7[0]
		00000: NONE
		10001: OUT_LC[2]
		11001: OUT_LC_EN[2]
		01101: OUT_LC_ES[2]
		00101: OUT_LC_WS[2]
		10101: OUT_LC_W[2]
		10111: QUAD_H2[10]
		01111: QUAD_H2[2]
		11111: QUAD_H3[7]
		00111: QUAD_V1[6]
		01001: QUAD_V1_W[6]
		11011: QUAD_V2[11]
		10011: QUAD_V2[3]
		00001: QUAD_V3_W[6]
	INT:MUX.LOCAL_3[3]: R0.F12.B21 R0.F13.B21 R0.F12.B24 R0.F12.B23 R0.F12.B22
		11101: LONG_V11[1]
		01011: LONG_V3[1]
		00011: LONG_V7[1]
		00000: NONE
		10001: OUT_LC[3]
		11001: OUT_LC_EN[3]
		01101: OUT_LC_ES[3]
		00101: OUT_LC_WS[3]
		10101: OUT_LC_W[3]
		10111: QUAD_H2[11]
		01111: QUAD_H2[3]
		11111: QUAD_H3[6]
		00111: QUAD_V1[7]
		01001: QUAD_V1_W[7]
		11011: QUAD_V2[10]
		10011: QUAD_V2[2]
		00001: QUAD_V3_W[7]
	INT:MUX.LOCAL_3[4]: R0.F14.B14 R0.F15.B14 R0.F15.B15 R0.F15.B16 R0.F15.B17
		11101: LONG_V10[1]
		01011: LONG_V2[1]
		00011: LONG_V6[1]
		00000: NONE
		10001: OUT_LC[4]
		11001: OUT_LC_EN[4]
		01101: OUT_LC_ES[4]
		00101: OUT_LC_WS[4]
		10101: OUT_LC_W[4]
		01111: QUAD_H2[4]
		10111: QUAD_H3[1]
		11111: QUAD_H3[9]
		11011: QUAD_V1[0]
		00111: QUAD_V1[8]
		01001: QUAD_V1_W[8]
		10011: QUAD_V2[5]
		00001: QUAD_V3_W[8]
	INT:MUX.LOCAL_3[5]: R0.F14.B18 R0.F15.B18 R0.F14.B15 R0.F14.B16 R0.F14.B17
		11101: LONG_V10[0]
		01011: LONG_V2[0]
		00011: LONG_V6[0]
		00000: NONE
		10001: OUT_LC[5]
		11001: OUT_LC_EN[5]
		01101: OUT_LC_ES[5]
		00101: OUT_LC_WS[5]
		10101: OUT_LC_W[5]
		01111: QUAD_H2[5]
		10111: QUAD_H3[0]
		11111: QUAD_H3[8]
		11011: QUAD_V1[1]
		00111: QUAD_V1[9]
		01001: QUAD_V1_W[9]
		10011: QUAD_V2[4]
		00001: QUAD_V3_W[9]
	INT:MUX.LOCAL_3[6]: R0.F14.B25 R0.F15.B25 R0.F15.B24 R0.F15.B23 R0.F15.B22
		01011: LONG_V1[0]
		00011: LONG_V5[0]
		11101: LONG_V9[0]
		00000: NONE
		10001: OUT_LC[6]
		11001: OUT_LC_EN[6]
		01101: OUT_LC_ES[6]
		00101: OUT_LC_WS[6]
		10101: OUT_LC_W[6]
		01111: QUAD_H2[6]
		11111: QUAD_H3[11]
		10111: QUAD_H3[3]
		00111: QUAD_V1[10]
		11011: QUAD_V1[2]
		01001: QUAD_V1_W[10]
		10011: QUAD_V2[7]
		00001: QUAD_V3_W[10]
	INT:MUX.LOCAL_3[7]: R0.F14.B21 R0.F15.B21 R0.F14.B24 R0.F14.B23 R0.F14.B22
		01011: LONG_V1[1]
		00011: LONG_V5[1]
		11101: LONG_V9[1]
		00000: NONE
		10001: OUT_LC[7]
		11001: OUT_LC_EN[7]
		01101: OUT_LC_ES[7]
		00101: OUT_LC_WS[7]
		10101: OUT_LC_W[7]
		01111: QUAD_H2[7]
		11111: QUAD_H3[10]
		10111: QUAD_H3[2]
		00111: QUAD_V1[11]
		11011: QUAD_V1[3]
		01001: QUAD_V1_W[11]
		10011: QUAD_V2[6]
		00001: QUAD_V3_W[11]
	INT:MUX.LONG_H0[0]: R0.F4.B3 R0.F5.B3
		01: LONG_H12[0]
		10: LONG_V0[1]
		11: LONG_V12[1]
		00: NONE
	INT:MUX.LONG_H0[1]: R0.F12.B3 R0.F13.B3
		01: LONG_H12[1]
		10: LONG_V0[0]
		11: LONG_V12[0]
		00: NONE
	INT:MUX.LONG_H12[0]: R0.F3.B3 R0.F2.B3
		11: LONG_H0[0]
		01: LONG_V0[1]
		10: LONG_V12[1]
		00: NONE
	INT:MUX.LONG_H12[1]: R0.F11.B3 R0.F10.B3
		11: LONG_H0[1]
		01: LONG_V0[0]
		10: LONG_V12[0]
		00: NONE
	INT:MUX.LONG_V0[0]: R0.F14.B3 R0.F15.B3
		11: LONG_H0[1]
		01: LONG_H12[1]
		10: LONG_V12[0]
		00: NONE
	INT:MUX.LONG_V0[1]: R0.F6.B3 R0.F7.B3
		11: LONG_H0[0]
		01: LONG_H12[0]
		10: LONG_V12[1]
		00: NONE
	INT:MUX.LONG_V12[0]: R0.F8.B3 R0.F9.B3
		11: LONG_H0[1]
		01: LONG_H12[1]
		10: LONG_V0[0]
		00: NONE
	INT:MUX.LONG_V12[1]: R0.F0.B3 R0.F1.B3
		11: LONG_H0[0]
		01: LONG_H12[0]
		10: LONG_V0[1]
		00: NONE
	INT:MUX.QUAD_H0[0]: R0.F0.B5 R0.F1.B4 R0.F1.B6
		000: NONE
		001: QUAD_H4[0]
		011: QUAD_H4[4]
		110: QUAD_H4[9]
		100: QUAD_V0[1]
		010: QUAD_V0[6]
		101: QUAD_V4[1]
		111: QUAD_V4[7]
	INT:MUX.QUAD_H0[10]: R0.F12.B9 R0.F12.B8 R0.F12.B10
		000: NONE
		010: QUAD_H4[10]
		011: QUAD_H4[2]
		101: QUAD_H4[7]
		100: QUAD_V0[11]
		001: QUAD_V0[4]
		110: QUAD_V4[11]
		111: QUAD_V4[5]
	INT:MUX.QUAD_H0[11]: R0.F12.B12 R0.F13.B11 R0.F13.B13
		000: NONE
		010: QUAD_H4[11]
		011: QUAD_H4[3]
		101: QUAD_H4[8]
		100: QUAD_V0[10]
		001: QUAD_V0[7]
		110: QUAD_V4[10]
		111: QUAD_V4[4]
	INT:MUX.QUAD_H0[1]: R0.F0.B9 R0.F0.B10 R0.F0.B8
		000: NONE
		110: QUAD_H4[10]
		001: QUAD_H4[1]
		011: QUAD_H4[5]
		100: QUAD_V0[0]
		010: QUAD_V0[9]
		101: QUAD_V4[0]
		111: QUAD_V4[6]
	INT:MUX.QUAD_H0[2]: R0.F0.B12 R0.F1.B13 R0.F1.B11
		000: NONE
		110: QUAD_H4[11]
		001: QUAD_H4[2]
		011: QUAD_H4[6]
		100: QUAD_V0[3]
		010: QUAD_V0[8]
		101: QUAD_V4[3]
		111: QUAD_V4[9]
	INT:MUX.QUAD_H0[3]: R0.F5.B6 R0.F4.B5 R0.F5.B4
		000: NONE
		011: QUAD_H4[0]
		100: QUAD_H4[3]
		101: QUAD_H4[7]
		001: QUAD_V0[11]
		010: QUAD_V0[2]
		110: QUAD_V4[2]
		111: QUAD_V4[8]
	INT:MUX.QUAD_H0[4]: R0.F4.B8 R0.F4.B9 R0.F4.B10
		000: NONE
		011: QUAD_H4[1]
		100: QUAD_H4[4]
		101: QUAD_H4[8]
		001: QUAD_V0[10]
		010: QUAD_V0[5]
		111: QUAD_V4[11]
		110: QUAD_V4[5]
	INT:MUX.QUAD_H0[5]: R0.F5.B11 R0.F4.B12 R0.F5.B13
		000: NONE
		011: QUAD_H4[2]
		100: QUAD_H4[5]
		101: QUAD_H4[9]
		001: QUAD_V0[1]
		010: QUAD_V0[4]
		111: QUAD_V4[10]
		110: QUAD_V4[4]
	INT:MUX.QUAD_H0[6]: R0.F9.B6 R0.F8.B5 R0.F9.B4
		000: NONE
		101: QUAD_H4[10]
		011: QUAD_H4[3]
		100: QUAD_H4[6]
		001: QUAD_V0[0]
		010: QUAD_V0[7]
		111: QUAD_V4[1]
		110: QUAD_V4[7]
	INT:MUX.QUAD_H0[7]: R0.F8.B8 R0.F8.B9 R0.F8.B10
		000: NONE
		101: QUAD_H4[11]
		011: QUAD_H4[4]
		100: QUAD_H4[7]
		001: QUAD_V0[3]
		010: QUAD_V0[6]
		111: QUAD_V4[0]
		110: QUAD_V4[6]
	INT:MUX.QUAD_H0[8]: R0.F8.B12 R0.F9.B11 R0.F9.B13
		000: NONE
		011: QUAD_H4[0]
		101: QUAD_H4[5]
		010: QUAD_H4[8]
		001: QUAD_V0[2]
		100: QUAD_V0[9]
		111: QUAD_V4[3]
		110: QUAD_V4[9]
	INT:MUX.QUAD_H0[9]: R0.F12.B5 R0.F13.B6 R0.F13.B4
		000: NONE
		011: QUAD_H4[1]
		101: QUAD_H4[6]
		010: QUAD_H4[9]
		001: QUAD_V0[5]
		100: QUAD_V0[8]
		111: QUAD_V4[2]
		110: QUAD_V4[8]
	INT:MUX.QUAD_H4[0]: R0.F2.B5 R0.F3.B4 R0.F3.B6
		000: NONE
		001: QUAD_H0[0]
		011: QUAD_H0[4]
		110: QUAD_H0[9]
		101: QUAD_V0[1]
		111: QUAD_V0[7]
		100: QUAD_V4[1]
		010: QUAD_V4[6]
	INT:MUX.QUAD_H4[10]: R0.F14.B9 R0.F14.B8 R0.F14.B10
		000: NONE
		010: QUAD_H0[10]
		011: QUAD_H0[2]
		101: QUAD_H0[7]
		110: QUAD_V0[11]
		111: QUAD_V0[5]
		100: QUAD_V4[11]
		001: QUAD_V4[4]
	INT:MUX.QUAD_H4[11]: R0.F14.B12 R0.F15.B11 R0.F15.B13
		000: NONE
		010: QUAD_H0[11]
		011: QUAD_H0[3]
		101: QUAD_H0[8]
		110: QUAD_V0[10]
		111: QUAD_V0[4]
		100: QUAD_V4[10]
		001: QUAD_V4[7]
	INT:MUX.QUAD_H4[1]: R0.F2.B9 R0.F2.B10 R0.F2.B8
		000: NONE
		110: QUAD_H0[10]
		001: QUAD_H0[1]
		011: QUAD_H0[5]
		101: QUAD_V0[0]
		111: QUAD_V0[6]
		100: QUAD_V4[0]
		010: QUAD_V4[9]
	INT:MUX.QUAD_H4[2]: R0.F2.B12 R0.F3.B13 R0.F3.B11
		000: NONE
		110: QUAD_H0[11]
		001: QUAD_H0[2]
		011: QUAD_H0[6]
		101: QUAD_V0[3]
		111: QUAD_V0[9]
		100: QUAD_V4[3]
		010: QUAD_V4[8]
	INT:MUX.QUAD_H4[3]: R0.F7.B6 R0.F6.B5 R0.F7.B4
		000: NONE
		011: QUAD_H0[0]
		100: QUAD_H0[3]
		101: QUAD_H0[7]
		110: QUAD_V0[2]
		111: QUAD_V0[8]
		001: QUAD_V4[11]
		010: QUAD_V4[2]
	INT:MUX.QUAD_H4[4]: R0.F6.B8 R0.F6.B9 R0.F6.B10
		000: NONE
		011: QUAD_H0[1]
		100: QUAD_H0[4]
		101: QUAD_H0[8]
		111: QUAD_V0[11]
		110: QUAD_V0[5]
		001: QUAD_V4[10]
		010: QUAD_V4[5]
	INT:MUX.QUAD_H4[5]: R0.F7.B11 R0.F6.B12 R0.F7.B13
		000: NONE
		011: QUAD_H0[2]
		100: QUAD_H0[5]
		101: QUAD_H0[9]
		111: QUAD_V0[10]
		110: QUAD_V0[4]
		001: QUAD_V4[1]
		010: QUAD_V4[4]
	INT:MUX.QUAD_H4[6]: R0.F11.B6 R0.F10.B5 R0.F11.B4
		000: NONE
		101: QUAD_H0[10]
		011: QUAD_H0[3]
		100: QUAD_H0[6]
		111: QUAD_V0[1]
		110: QUAD_V0[7]
		001: QUAD_V4[0]
		010: QUAD_V4[7]
	INT:MUX.QUAD_H4[7]: R0.F10.B8 R0.F10.B9 R0.F10.B10
		000: NONE
		101: QUAD_H0[11]
		011: QUAD_H0[4]
		100: QUAD_H0[7]
		111: QUAD_V0[0]
		110: QUAD_V0[6]
		001: QUAD_V4[3]
		010: QUAD_V4[6]
	INT:MUX.QUAD_H4[8]: R0.F10.B12 R0.F11.B11 R0.F11.B13
		000: NONE
		011: QUAD_H0[0]
		101: QUAD_H0[5]
		010: QUAD_H0[8]
		111: QUAD_V0[3]
		110: QUAD_V0[9]
		001: QUAD_V4[2]
		100: QUAD_V4[9]
	INT:MUX.QUAD_H4[9]: R0.F14.B5 R0.F15.B6 R0.F15.B4
		000: NONE
		011: QUAD_H0[1]
		101: QUAD_H0[6]
		010: QUAD_H0[9]
		111: QUAD_V0[2]
		110: QUAD_V0[8]
		001: QUAD_V4[5]
		100: QUAD_V4[8]
	INT:MUX.QUAD_V0[0]: R0.F3.B10 R0.F3.B9 R0.F3.B8
		000: NONE
		011: QUAD_H0[1]
		111: QUAD_H0[7]
		001: QUAD_H4[1]
		100: QUAD_H4[8]
		010: QUAD_V4[0]
		101: QUAD_V4[11]
		110: QUAD_V4[4]
	INT:MUX.QUAD_V0[10]: R0.F14.B11 R0.F14.B13 R0.F15.B12
		000: NONE
		011: QUAD_H0[11]
		111: QUAD_H0[5]
		001: QUAD_H4[11]
		100: QUAD_H4[6]
		010: QUAD_V4[10]
		110: QUAD_V4[2]
		101: QUAD_V4[9]
	INT:MUX.QUAD_V0[11]: R0.F15.B10 R0.F15.B9 R0.F15.B8
		000: NONE
		011: QUAD_H0[10]
		111: QUAD_H0[4]
		001: QUAD_H4[10]
		100: QUAD_H4[5]
		010: QUAD_V4[11]
		110: QUAD_V4[3]
		101: QUAD_V4[6]
	INT:MUX.QUAD_V0[1]: R0.F2.B6 R0.F2.B4 R0.F3.B5
		000: NONE
		011: QUAD_H0[0]
		111: QUAD_H0[6]
		001: QUAD_H4[0]
		100: QUAD_H4[7]
		010: QUAD_V4[1]
		110: QUAD_V4[5]
		101: QUAD_V4[8]
	INT:MUX.QUAD_V0[2]: R0.F6.B6 R0.F6.B4 R0.F7.B5
		000: NONE
		011: QUAD_H0[3]
		111: QUAD_H0[9]
		100: QUAD_H4[10]
		001: QUAD_H4[3]
		101: QUAD_V4[1]
		010: QUAD_V4[2]
		110: QUAD_V4[6]
	INT:MUX.QUAD_V0[3]: R0.F2.B11 R0.F2.B13 R0.F3.B12
		000: NONE
		011: QUAD_H0[2]
		111: QUAD_H0[8]
		001: QUAD_H4[2]
		100: QUAD_H4[9]
		101: QUAD_V4[10]
		010: QUAD_V4[3]
		110: QUAD_V4[7]
	INT:MUX.QUAD_V0[4]: R0.F6.B11 R0.F6.B13 R0.F7.B12
		000: NONE
		111: QUAD_H0[11]
		011: QUAD_H0[5]
		100: QUAD_H4[0]
		001: QUAD_H4[5]
		101: QUAD_V4[3]
		010: QUAD_V4[4]
		110: QUAD_V4[8]
	INT:MUX.QUAD_V0[5]: R0.F7.B10 R0.F7.B9 R0.F7.B8
		000: NONE
		111: QUAD_H0[10]
		011: QUAD_H0[4]
		100: QUAD_H4[11]
		001: QUAD_H4[4]
		101: QUAD_V4[0]
		010: QUAD_V4[5]
		110: QUAD_V4[9]
	INT:MUX.QUAD_V0[6]: R0.F11.B10 R0.F11.B9 R0.F11.B8
		000: NONE
		111: QUAD_H0[1]
		011: QUAD_H0[7]
		100: QUAD_H4[2]
		001: QUAD_H4[7]
		110: QUAD_V4[10]
		101: QUAD_V4[5]
		010: QUAD_V4[6]
	INT:MUX.QUAD_V0[7]: R0.F10.B6 R0.F10.B4 R0.F11.B5
		000: NONE
		111: QUAD_H0[0]
		011: QUAD_H0[6]
		100: QUAD_H4[1]
		001: QUAD_H4[6]
		110: QUAD_V4[11]
		101: QUAD_V4[2]
		010: QUAD_V4[7]
	INT:MUX.QUAD_V0[8]: R0.F14.B6 R0.F14.B4 R0.F15.B5
		000: NONE
		111: QUAD_H0[3]
		011: QUAD_H0[9]
		100: QUAD_H4[4]
		001: QUAD_H4[9]
		110: QUAD_V4[0]
		101: QUAD_V4[7]
		010: QUAD_V4[8]
	INT:MUX.QUAD_V0[9]: R0.F10.B11 R0.F10.B13 R0.F11.B12
		000: NONE
		111: QUAD_H0[2]
		011: QUAD_H0[8]
		100: QUAD_H4[3]
		001: QUAD_H4[8]
		110: QUAD_V4[1]
		101: QUAD_V4[4]
		010: QUAD_V4[9]
	INT:MUX.QUAD_V4[0]: R0.F1.B9 R0.F1.B10 R0.F1.B8
		000: NONE
		001: QUAD_H0[1]
		010: QUAD_H0[8]
		101: QUAD_H4[1]
		111: QUAD_H4[7]
		100: QUAD_V0[0]
		011: QUAD_V0[11]
		110: QUAD_V0[4]
	INT:MUX.QUAD_V4[10]: R0.F12.B13 R0.F13.B12 R0.F12.B11
		000: NONE
		010: QUAD_H0[11]
		001: QUAD_H0[6]
		110: QUAD_H4[11]
		111: QUAD_H4[5]
		100: QUAD_V0[10]
		101: QUAD_V0[2]
		011: QUAD_V0[9]
	INT:MUX.QUAD_V4[11]: R0.F13.B9 R0.F13.B8 R0.F13.B10
		000: NONE
		010: QUAD_H0[10]
		001: QUAD_H0[5]
		110: QUAD_H4[10]
		111: QUAD_H4[4]
		100: QUAD_V0[11]
		101: QUAD_V0[3]
		011: QUAD_V0[6]
	INT:MUX.QUAD_V4[1]: R0.F0.B4 R0.F0.B6 R0.F1.B5
		000: NONE
		001: QUAD_H0[0]
		010: QUAD_H0[7]
		101: QUAD_H4[0]
		111: QUAD_H4[6]
		100: QUAD_V0[1]
		110: QUAD_V0[5]
		011: QUAD_V0[8]
	INT:MUX.QUAD_V4[2]: R0.F4.B4 R0.F4.B6 R0.F5.B5
		000: NONE
		010: QUAD_H0[10]
		001: QUAD_H0[3]
		101: QUAD_H4[3]
		111: QUAD_H4[9]
		011: QUAD_V0[1]
		100: QUAD_V0[2]
		110: QUAD_V0[6]
	INT:MUX.QUAD_V4[3]: R0.F0.B13 R0.F0.B11 R0.F1.B12
		000: NONE
		001: QUAD_H0[2]
		010: QUAD_H0[9]
		101: QUAD_H4[2]
		111: QUAD_H4[8]
		011: QUAD_V0[10]
		100: QUAD_V0[3]
		110: QUAD_V0[7]
	INT:MUX.QUAD_V4[4]: R0.F4.B13 R0.F5.B12 R0.F4.B11
		000: NONE
		001: QUAD_H0[0]
		010: QUAD_H0[5]
		111: QUAD_H4[11]
		110: QUAD_H4[5]
		011: QUAD_V0[3]
		100: QUAD_V0[4]
		101: QUAD_V0[8]
	INT:MUX.QUAD_V4[5]: R0.F5.B9 R0.F5.B10 R0.F5.B8
		000: NONE
		010: QUAD_H0[11]
		001: QUAD_H0[4]
		111: QUAD_H4[10]
		101: QUAD_H4[4]
		011: QUAD_V0[0]
		100: QUAD_V0[5]
		110: QUAD_V0[9]
	INT:MUX.QUAD_V4[6]: R0.F9.B9 R0.F9.B8 R0.F9.B10
		000: NONE
		001: QUAD_H0[2]
		010: QUAD_H0[7]
		111: QUAD_H4[1]
		110: QUAD_H4[7]
		101: QUAD_V0[10]
		011: QUAD_V0[5]
		100: QUAD_V0[6]
	INT:MUX.QUAD_V4[7]: R0.F8.B4 R0.F9.B5 R0.F8.B6
		000: NONE
		001: QUAD_H0[1]
		010: QUAD_H0[6]
		111: QUAD_H4[0]
		110: QUAD_H4[6]
		101: QUAD_V0[11]
		011: QUAD_V0[2]
		100: QUAD_V0[7]
	INT:MUX.QUAD_V4[8]: R0.F12.B4 R0.F13.B5 R0.F12.B6
		000: NONE
		001: QUAD_H0[4]
		010: QUAD_H0[9]
		111: QUAD_H4[3]
		110: QUAD_H4[9]
		101: QUAD_V0[0]
		011: QUAD_V0[7]
		100: QUAD_V0[8]
	INT:MUX.QUAD_V4[9]: R0.F8.B13 R0.F9.B12 R0.F8.B11
		000: NONE
		001: QUAD_H0[3]
		010: QUAD_H0[8]
		111: QUAD_H4[2]
		110: QUAD_H4[8]
		101: QUAD_V0[1]
		011: QUAD_V0[4]
		100: QUAD_V0[9]
}

bstile IOB_E_L01 {
	IOB0:PULLUP: R0.F1.B3 inv 1
	IOB1:PULLUP: R0.F6.B2 inv 1
	IOB:LATCH_GLOBAL_OUT: R0.F11.B3 inv 0
}

bstile IOB_E_L04 {
	IOB0:PULLUP: R0.F1.B3 inv 1
	IOB1:PULLUP: R0.F6.B2 inv 1
}

bstile IOB_E_L08 {
	IOB0:PULLUP: R0.F1.B3 inv 1
	IOB1:PULLUP: R0.F6.B2 inv 1
}

bstile IOB_E_P01 {
	IOB0:IBUF_ENABLE: R0.F9.B3 inv 1
	IOB0:PULLUP: R0.F6.B2 inv 1
	IOB1:IBUF_ENABLE: R0.F6.B3 inv 1
	IOB1:PULLUP: R0.F1.B3 inv 1
	IOB:LATCH_GLOBAL_OUT: R0.F11.B3 inv 0
}

bstile IOB_E_P03 {
	IOB0:IBUF_ENABLE: R0.F6.B3 inv 0
	IOB0:PULLUP: R0.F1.B3 inv 1
	IOB1:IBUF_ENABLE: R0.F9.B3 inv 0
	IOB1:PULLUP: R0.F6.B2 inv 1
	IOB:LATCH_GLOBAL_OUT: R0.F11.B3 inv 0
}

bstile IOB_E_P04 {
	IOB0:PULLUP: R0.F1.B3 inv 1
	IOB1:PULLUP: R0.F6.B2 inv 1
	IOB:LATCH_GLOBAL_OUT: R0.F13.B3 inv 0
}

bstile IOB_E_P08 {
	IOB0:IBUF_ENABLE: R0.F9.B3 inv 0
	IOB0:PULLUP: R0.F6.B2 inv 1
	IOB1:IBUF_ENABLE: R0.F6.B3 inv 0
	IOB1:PULLUP: R0.F1.B3 inv 1
	IOB:LATCH_GLOBAL_OUT: R0.F11.B3 inv 0
}

bstile IOB_N_L01 {
	IOB0:PULLUP: R0.F1.B27 inv 1
	IOB1:PULLUP: R0.F7.B26 inv 1
	IOB:LATCH_GLOBAL_OUT: R0.F10.B27 inv 0
}

bstile IOB_N_L04 {
	IOB0:PULLUP: R0.F1.B27 inv 1
	IOB1:PULLUP: R0.F7.B26 inv 1
}

bstile IOB_N_L08 {
	IOB0:PULLUP: R0.F1.B27 inv 1
	IOB1:PULLUP: R0.F7.B26 inv 1
}

bstile IOB_N_P01 {
	IOB0:IBUF_ENABLE: R0.F9.B27 inv 1
	IOB0:PULLUP: R0.F7.B26 inv 1
	IOB1:IBUF_ENABLE: R0.F7.B27 inv 1
	IOB1:PULLUP: R0.F1.B27 inv 1
	IOB:LATCH_GLOBAL_OUT: R0.F10.B27 inv 0
}

bstile IOB_N_P03 {
	IOB0:IBUF_ENABLE: R0.F7.B27 inv 0
	IOB0:PULLUP: R0.F1.B27 inv 1
	IOB1:IBUF_ENABLE: R0.F9.B27 inv 0
	IOB1:PULLUP: R0.F7.B26 inv 1
	IOB:LATCH_GLOBAL_OUT: R0.F10.B27 inv 0
}

bstile IOB_N_P04 {
	IOB0:PULLUP: R0.F1.B27 inv 1
	IOB1:PULLUP: R0.F7.B26 inv 1
	IOB:LATCH_GLOBAL_OUT: R0.F13.B27 inv 0
}

bstile IOB_N_P08 {
	IOB0:IBUF_ENABLE: R0.F9.B27 inv 0
	IOB0:PULLUP: R0.F7.B26 inv 1
	IOB1:IBUF_ENABLE: R0.F7.B27 inv 0
	IOB1:PULLUP: R0.F1.B27 inv 1
}

bstile IOB_N_R04 {
	IOB0:IBUF_ENABLE: R0.F7.B27 inv 0
	IOB0:LVDS_INPUT: R0.F8.B26 inv 0
	IOB0:PULLUP: R0.F1.B27 inv 1
	IOB1:IBUF_ENABLE: R0.F9.B27 inv 0
	IOB1:PULLUP: R0.F7.B26 inv 1
	IOB:HARDIP_DEDICATED_OUT: R0.F11.B26 inv 0
	IOB:HARDIP_FABRIC_IN: R0.F11.B27 inv 0
}

bstile IOB_N_T01 {
	IOB0:IBUF_ENABLE: R0.F7.B27 inv 0
	IOB0:LVDS_INPUT: R0.F8.B26 inv 0
	IOB0:PULLUP: R0.F1.B27 inv 1
	IOB0:PULLUP_10K: R0.F6.B37 inv 0
	IOB0:PULLUP_3P3K: R0.F6.B32 inv 0
	IOB0:PULLUP_6P8K: R0.F7.B32 inv 0
	IOB0:WEAK_PULLUP: R0.F7.B37 inv 1
	IOB1:IBUF_ENABLE: R0.F9.B27 inv 0
	IOB1:PULLUP: R0.F7.B26 inv 1
	IOB1:PULLUP_10K: R0.F13.B37 inv 0
	IOB1:PULLUP_3P3K: R0.F13.B32 inv 0
	IOB1:PULLUP_6P8K: R0.F12.B32 inv 0
	IOB1:WEAK_PULLUP: R0.F12.B37 inv 1
	IOB:LATCH_GLOBAL_OUT: R0.F10.B27 inv 0
}

bstile IOB_N_T04 {
	IOB0:HARDIP_DEDICATED_OUT: R0.F11.B26 inv 0
	IOB0:HARDIP_FABRIC_IN: R0.F11.B27 inv 0
	IOB0:IBUF_ENABLE: R0.F7.B27 inv 0
	IOB0:LVDS_INPUT: R0.F8.B26 inv 0
	IOB0:PULLUP: R0.F1.B27 inv 1
	IOB0:SDA_INPUT_DELAYED: R0.F12.B27 inv 0
	IOB0:SDA_OUTPUT_DELAYED: R0.F14.B27 inv 0
	IOB1:HARDIP_DEDICATED_OUT: R0.F13.B27 inv 0
	IOB1:HARDIP_FABRIC_IN: R0.F12.B26 inv 0
	IOB1:IBUF_ENABLE: R0.F9.B27 inv 0
	IOB1:PULLUP: R0.F7.B26 inv 1
	IOB1:SDA_INPUT_DELAYED: R0.F12.B27 inv 0
	IOB1:SDA_OUTPUT_DELAYED: R0.F14.B27 inv 0
}

bstile IOB_N_T05 {
	IOB0:HARDIP_DEDICATED_OUT: R0.F11.B26 inv 0
	IOB0:HARDIP_FABRIC_IN: R0.F11.B27 inv 0
	IOB0:IBUF_ENABLE: R0.F7.B27 inv 0
	IOB0:LVDS_INPUT: R0.F8.B26 inv 0
	IOB0:PULLUP: R0.F1.B27 inv 1
	IOB0:PULLUP_10K: R0.F6.B37 inv 0
	IOB0:PULLUP_3P3K: R0.F6.B32 inv 0
	IOB0:PULLUP_6P8K: R0.F7.B32 inv 0
	IOB0:SDA_INPUT_DELAYED: R0.F12.B27 inv 0
	IOB0:SDA_OUTPUT_DELAYED: R0.F14.B27 inv 0
	IOB0:WEAK_PULLUP: R0.F7.B37 inv 1
	IOB1:HARDIP_DEDICATED_OUT: R0.F13.B27 inv 0
	IOB1:HARDIP_FABRIC_IN: R0.F12.B26 inv 0
	IOB1:IBUF_ENABLE: R0.F9.B27 inv 0
	IOB1:PULLUP: R0.F7.B26 inv 1
	IOB1:PULLUP_10K: R0.F13.B37 inv 0
	IOB1:PULLUP_3P3K: R0.F13.B32 inv 0
	IOB1:PULLUP_6P8K: R0.F12.B32 inv 0
	IOB1:SDA_INPUT_DELAYED: R0.F12.B27 inv 0
	IOB1:SDA_OUTPUT_DELAYED: R0.F14.B27 inv 0
	IOB1:WEAK_PULLUP: R0.F12.B37 inv 1
}

bstile IOB_S_L01 {
	IOB0:PULLUP: R0.F14.B27 inv 1
	IOB1:PULLUP: R0.F8.B26 inv 1
	IOB:LATCH_GLOBAL_OUT: R0.F5.B27 inv 0
}

bstile IOB_S_L04 {
	IOB0:PULLUP: R0.F14.B27 inv 1
	IOB1:PULLUP: R0.F8.B26 inv 1
}

bstile IOB_S_L08 {
	IOB0:PULLUP: R0.F14.B27 inv 1
	IOB1:PULLUP: R0.F8.B26 inv 1
}

bstile IOB_S_P01 {
	IOB0:IBUF_ENABLE: R0.F6.B27 inv 1
	IOB0:PULLUP: R0.F8.B26 inv 1
	IOB1:IBUF_ENABLE: R0.F8.B27 inv 1
	IOB1:PULLUP: R0.F14.B27 inv 1
	IOB:LATCH_GLOBAL_OUT: R0.F5.B27 inv 0
}

bstile IOB_S_P03 {
	IOB0:IBUF_ENABLE: R0.F8.B27 inv 0
	IOB0:PULLUP: R0.F14.B27 inv 1
	IOB1:IBUF_ENABLE: R0.F6.B27 inv 0
	IOB1:PULLUP: R0.F8.B26 inv 1
	IOB:LATCH_GLOBAL_OUT: R0.F5.B27 inv 0
}

bstile IOB_S_P04 {
	IOB0:PULLUP: R0.F14.B27 inv 1
	IOB1:PULLUP: R0.F8.B26 inv 1
}

bstile IOB_S_P08 {
	IOB0:IBUF_ENABLE: R0.F6.B27 inv 0
	IOB0:PULLUP: R0.F8.B26 inv 1
	IOB1:IBUF_ENABLE: R0.F8.B27 inv 0
	IOB1:PULLUP: R0.F14.B27 inv 1
}

bstile IOB_S_R04 {
	IOB0:IBUF_ENABLE: R0.F8.B27 inv 0
	IOB0:PULLUP: R0.F14.B27 inv 1
	IOB1:IBUF_ENABLE: R0.F6.B27 inv 0
	IOB1:PULLUP: R0.F8.B26 inv 1
	IOB:HARDIP_DEDICATED_OUT: R0.F4.B26 inv 0
	IOB:HARDIP_FABRIC_IN: R0.F4.B27 inv 0
	IOB:LATCH_GLOBAL_OUT: R0.F5.B27 inv 0
}

bstile IOB_S_T01 {
	IOB0:HARDIP_DEDICATED_OUT: R0.F4.B26 inv 0
	IOB0:HARDIP_FABRIC_IN: R0.F4.B27 inv 0
	IOB0:IBUF_ENABLE: R0.F8.B27 inv 0
	IOB0:LVDS_INPUT: R0.F7.B26 inv 0
	IOB0:PULLUP: R0.F14.B27 inv 1
	IOB0:PULLUP_10K: R0.F9.B37 inv 0
	IOB0:PULLUP_3P3K: R0.F9.B32 inv 0
	IOB0:PULLUP_6P8K: R0.F8.B32 inv 0
	IOB0:SDA_INPUT_DELAYED: R0.F3.B27 inv 0
	IOB0:SDA_OUTPUT_DELAYED: R0.F1.B27 inv 0
	IOB0:WEAK_PULLUP: R0.F8.B37 inv 1
	IOB1:HARDIP_DEDICATED_OUT: R0.F2.B27 inv 0
	IOB1:HARDIP_FABRIC_IN: R0.F3.B26 inv 0
	IOB1:IBUF_ENABLE: R0.F6.B27 inv 0
	IOB1:PULLUP: R0.F8.B26 inv 1
	IOB1:PULLUP_10K: R0.F2.B37 inv 0
	IOB1:PULLUP_3P3K: R0.F2.B32 inv 0
	IOB1:PULLUP_6P8K: R0.F3.B32 inv 0
	IOB1:WEAK_PULLUP: R0.F3.B37 inv 1
	IOB:LATCH_GLOBAL_OUT: R0.F5.B27 inv 0
}

bstile IOB_S_T04 {
	IOB0:HARDIP_DEDICATED_OUT: R0.F4.B26 inv 0
	IOB0:HARDIP_FABRIC_IN: R0.F4.B27 inv 0
	IOB0:IBUF_ENABLE: R0.F8.B27 inv 0
	IOB0:LVDS_INPUT: R0.F7.B26 inv 0
	IOB0:PULLUP: R0.F14.B27 inv 1
	IOB1:HARDIP_DEDICATED_OUT: R0.F2.B27 inv 0
	IOB1:HARDIP_FABRIC_IN: R0.F3.B26 inv 0
	IOB1:IBUF_ENABLE: R0.F6.B27 inv 0
	IOB1:PULLUP: R0.F8.B26 inv 1
	IOB:LATCH_GLOBAL_OUT: R0.F5.B27 inv 0
}

bstile IOB_S_T05 {
	IOB0:HARDIP_DEDICATED_OUT: R0.F4.B26 inv 0
	IOB0:HARDIP_FABRIC_IN: R0.F4.B27 inv 0
	IOB0:IBUF_ENABLE: R0.F8.B27 inv 0
	IOB0:LVDS_INPUT: R0.F7.B26 inv 0
	IOB0:PULLUP: R0.F14.B27 inv 1
	IOB0:PULLUP_10K: R0.F9.B37 inv 0
	IOB0:PULLUP_3P3K: R0.F9.B32 inv 0
	IOB0:PULLUP_6P8K: R0.F8.B32 inv 0
	IOB0:WEAK_PULLUP: R0.F8.B37 inv 1
	IOB1:HARDIP_DEDICATED_OUT: R0.F2.B27 inv 0
	IOB1:HARDIP_FABRIC_IN: R0.F3.B26 inv 0
	IOB1:IBUF_ENABLE: R0.F6.B27 inv 0
	IOB1:PULLUP: R0.F8.B26 inv 1
	IOB1:PULLUP_10K: R0.F2.B37 inv 0
	IOB1:PULLUP_3P3K: R0.F2.B32 inv 0
	IOB1:PULLUP_6P8K: R0.F3.B32 inv 0
	IOB1:WEAK_PULLUP: R0.F3.B37 inv 1
	IOB:LATCH_GLOBAL_OUT: R0.F5.B27 inv 0
}

bstile IOB_W_L01 {
	IOB0:PULLUP: R0.F1.B14 inv 1
	IOB1:PULLUP: R0.F6.B15 inv 1
	IOB:LATCH_GLOBAL_OUT: R0.F11.B14 inv 0
}

bstile IOB_W_L04 {
	IOB0:CMOS_INPUT: R0.F6.B14 inv 0
	IOB0:DRIVE: R0.F9.B14 R0.F8.B15 inv 00
	IOB0:IBUF_ENABLE: R0.F8.B14 inv 1
	IOB0:IOSTD_MISC: R0.F6.B15 inv 0
	IOB0:LVDS_INPUT: R0.F4.B15 inv 0
	IOB1:CMOS_INPUT: R0.F3.B14 inv 0
	IOB1:DRIVE: R0.F2.B15 R0.F2.B14 inv 00
	IOB1:IBUF_ENABLE: R0.F5.B14 inv 1
	IOB1:IOSTD_MISC: R0.F0.B14 inv 0
}

bstile IOB_W_L08 {
	IOB0:CMOS_INPUT: R0.F3.B14 inv 0
	IOB0:DRIVE: R0.F2.B15 R0.F2.B14 inv 00
	IOB0:IBUF_ENABLE: R0.F5.B14 inv 1
	IOB0:IOSTD_MISC: R0.F0.B14 inv 0
	IOB0:LVDS_INPUT: R0.F4.B15 inv 0
	IOB1:CMOS_INPUT: R0.F6.B14 inv 0
	IOB1:DRIVE: R0.F9.B14 R0.F8.B15 inv 00
	IOB1:IBUF_ENABLE: R0.F8.B14 inv 1
	IOB1:IOSTD_MISC: R0.F6.B15 inv 0
}

bstile IOB_W_P01 {
	IOB0:IBUF_ENABLE: R0.F6.B14 inv 1
	IOB0:LVDS_INPUT: R0.F8.B15 inv 0
	IOB0:PULLUP: R0.F1.B14 inv 1
	IOB1:IBUF_ENABLE: R0.F9.B14 inv 1
	IOB1:PULLUP: R0.F6.B15 inv 1
	IOB:LATCH_GLOBAL_OUT: R0.F11.B14 inv 0
}

bstile IOB_W_P03 {
	IOB0:IBUF_ENABLE: R0.F6.B14 inv 0
	IOB0:LVDS_INPUT: R0.F8.B15 inv 0
	IOB0:PULLUP: R0.F1.B14 inv 1
	IOB1:IBUF_ENABLE: R0.F9.B14 inv 0
	IOB1:PULLUP: R0.F6.B15 inv 1
	IOB:LATCH_GLOBAL_OUT: R0.F11.B14 inv 0
}

bstile IOB_W_P04 {
	IOB0:CMOS_INPUT: R0.F6.B14 inv 0
	IOB0:DRIVE: R0.F9.B14 R0.F8.B15 inv 00
	IOB0:IBUF_ENABLE: R0.F8.B14 inv 1
	IOB0:IOSTD_MISC: R0.F6.B15 inv 0
	IOB0:LVDS_INPUT: R0.F4.B15 inv 0
	IOB1:CMOS_INPUT: R0.F3.B14 inv 0
	IOB1:DRIVE: R0.F2.B15 R0.F2.B14 inv 00
	IOB1:IBUF_ENABLE: R0.F5.B14 inv 1
	IOB1:IOSTD_MISC: R0.F0.B14 inv 0
	IOB:LATCH_GLOBAL_OUT: R0.F13.B14 inv 0
}

bstile IOB_W_P08 {
	IOB0:IBUF_ENABLE: R0.F9.B14 inv 0
	IOB0:LVDS_INPUT: R0.F8.B15 inv 0
	IOB0:PULLUP: R0.F6.B15 inv 1
	IOB1:IBUF_ENABLE: R0.F6.B14 inv 0
	IOB1:PULLUP: R0.F1.B14 inv 1
	IOB:LATCH_GLOBAL_OUT: R0.F11.B14 inv 0
}

bstile IOI_E_L04 {
	INT:BUF.LONG_H10[1].OUT_LC[1]: R0.F6.B16 inv 0
	INT:BUF.LONG_H11[0].OUT_LC[2]: R0.F8.B16 inv 0
	INT:BUF.LONG_H12[1].OUT_LC[3]: R0.F15.B17 inv 0
	INT:BUF.LONG_H1[0].OUT_LC[0]: R0.F1.B17 inv 0
	INT:BUF.LONG_H2[1].OUT_LC[1]: R0.F7.B16 inv 0
	INT:BUF.LONG_H3[0].OUT_LC[2]: R0.F9.B16 inv 0
	INT:BUF.LONG_H4[1].OUT_LC[3]: R0.F11.B17 inv 0
	INT:BUF.LONG_H5[0].OUT_LC[0]: R0.F2.B17 inv 0
	INT:BUF.LONG_H6[1].OUT_LC[1]: R0.F7.B17 inv 0
	INT:BUF.LONG_H7[0].OUT_LC[2]: R0.F9.B17 inv 0
	INT:BUF.LONG_H8[1].OUT_LC[3]: R0.F12.B17 inv 0
	INT:BUF.LONG_H9[0].OUT_LC[0]: R0.F5.B17 inv 0
	INT:BUF.QUAD_H1[0].OUT_LC[0]: R0.F1.B0 inv 0
	INT:BUF.QUAD_H1[10].OUT_LC[1]: R0.F5.B1 inv 0
	INT:BUF.QUAD_H1[2].OUT_LC[1]: R0.F5.B0 inv 0
	INT:BUF.QUAD_H1[4].OUT_LC[2]: R0.F9.B0 inv 0
	INT:BUF.QUAD_H1[6].OUT_LC[3]: R0.F13.B0 inv 0
	INT:BUF.QUAD_H1[8].OUT_LC[0]: R0.F1.B1 inv 0
	INT:BUF.QUAD_H2[11].OUT_LC[3]: R0.F12.B0 inv 0
	INT:BUF.QUAD_H2[1].OUT_LC[2]: R0.F9.B1 inv 0
	INT:BUF.QUAD_H2[3].OUT_LC[3]: R0.F13.B1 inv 0
	INT:BUF.QUAD_H2[5].OUT_LC[0]: R0.F0.B0 inv 0
	INT:BUF.QUAD_H2[7].OUT_LC[1]: R0.F4.B0 inv 0
	INT:BUF.QUAD_H2[9].OUT_LC[2]: R0.F8.B0 inv 0
	INT:BUF.QUAD_H3[0].OUT_LC[0]: R0.F0.B1 inv 0
	INT:BUF.QUAD_H3[10].OUT_LC[1]: R0.F5.B2 inv 0
	INT:BUF.QUAD_H3[2].OUT_LC[1]: R0.F4.B1 inv 0
	INT:BUF.QUAD_H3[4].OUT_LC[2]: R0.F8.B1 inv 0
	INT:BUF.QUAD_H3[6].OUT_LC[3]: R0.F12.B1 inv 0
	INT:BUF.QUAD_H3[8].OUT_LC[0]: R0.F1.B2 inv 0
	INT:BUF.QUAD_H4[11].OUT_LC[3]: R0.F15.B0 inv 0
	INT:BUF.QUAD_H4[1].OUT_LC[2]: R0.F9.B2 inv 0
	INT:BUF.QUAD_H4[3].OUT_LC[3]: R0.F13.B2 inv 0
	INT:BUF.QUAD_H4[5].OUT_LC[0]: R0.F3.B0 inv 0
	INT:BUF.QUAD_H4[7].OUT_LC[1]: R0.F7.B0 inv 0
	INT:BUF.QUAD_H4[9].OUT_LC[2]: R0.F11.B0 inv 0
	INT:BUF.QUAD_V1[0].OUT_LC[0]: R0.F3.B2 inv 0
	INT:BUF.QUAD_V1[1].OUT_LC[1]: R0.F7.B2 inv 0
	INT:BUF.QUAD_V1[2].OUT_LC[2]: R0.F11.B2 inv 0
	INT:BUF.QUAD_V1[3].OUT_LC[3]: R0.F15.B2 inv 0
	INT:BUF.QUAD_V2[0].OUT_LC[0]: R0.F2.B1 inv 0
	INT:BUF.QUAD_V2[1].OUT_LC[1]: R0.F6.B1 inv 0
	INT:BUF.QUAD_V2[2].OUT_LC[2]: R0.F10.B1 inv 0
	INT:BUF.QUAD_V2[3].OUT_LC[3]: R0.F14.B1 inv 0
	INT:BUF.QUAD_V3[0].OUT_LC[0]: R0.F2.B0 inv 0
	INT:BUF.QUAD_V3[1].OUT_LC[1]: R0.F6.B0 inv 0
	INT:BUF.QUAD_V3[2].OUT_LC[2]: R0.F10.B0 inv 0
	INT:BUF.QUAD_V3[3].OUT_LC[3]: R0.F14.B0 inv 0
	INT:BUF.QUAD_V4[0].OUT_LC[0]: R0.F3.B1 inv 0
	INT:BUF.QUAD_V4[1].OUT_LC[1]: R0.F7.B1 inv 0
	INT:BUF.QUAD_V4[2].OUT_LC[2]: R0.F11.B1 inv 0
	INT:BUF.QUAD_V4[3].OUT_LC[3]: R0.F15.B1 inv 0
	INT:INV.IMUX_IO_ICLK_OPTINV: R0.F9.B13 inv 0
	INT:INV.IMUX_IO_OCLK_OPTINV: R0.F15.B13 inv 0
	INT:MUX.IMUX_CE: R0.F11.B14 R0.F11.B15 R0.F10.B14 R0.F10.B15
		0001: GLOBAL[0]
		0011: GLOBAL[2]
		0101: GLOBAL[4]
		0111: GLOBAL[6]
		1001: LOCAL_0[2]
		1011: LOCAL_0[5]
		1101: LOCAL_1[2]
		1111: LOCAL_1[5]
		0000: NONE
	INT:MUX.IMUX_IO_DOUT0[0]: R0.F4.B12 R0.F4.B13 R0.F5.B12 R0.F5.B13
		0001: LOCAL_0[0]
		0011: LOCAL_0[2]
		0101: LOCAL_0[4]
		0111: LOCAL_0[6]
		1001: LOCAL_1[1]
		1011: LOCAL_1[3]
		1101: LOCAL_1[5]
		1111: LOCAL_1[7]
		0000: NONE
	INT:MUX.IMUX_IO_DOUT0[1]: R0.F10.B12 R0.F10.B13 R0.F11.B12 R0.F11.B13
		0001: LOCAL_0[1]
		0011: LOCAL_0[3]
		0101: LOCAL_0[5]
		0111: LOCAL_0[7]
		1001: LOCAL_1[0]
		1011: LOCAL_1[2]
		1101: LOCAL_1[4]
		1111: LOCAL_1[6]
		0000: NONE
	INT:MUX.IMUX_IO_DOUT1[0]: R0.F8.B11 R0.F8.B10 R0.F9.B10 R0.F9.B11
		0001: LOCAL_0[1]
		0011: LOCAL_0[3]
		0101: LOCAL_0[5]
		0111: LOCAL_0[7]
		1001: LOCAL_1[0]
		1011: LOCAL_1[2]
		1101: LOCAL_1[4]
		1111: LOCAL_1[6]
		0000: NONE
	INT:MUX.IMUX_IO_DOUT1[1]: R0.F14.B11 R0.F14.B10 R0.F15.B10 R0.F15.B11
		0001: LOCAL_0[0]
		0011: LOCAL_0[2]
		0101: LOCAL_0[4]
		0111: LOCAL_0[6]
		1001: LOCAL_1[1]
		1011: LOCAL_1[3]
		1101: LOCAL_1[5]
		1111: LOCAL_1[7]
		0000: NONE
	INT:MUX.IMUX_IO_EXTRA: R0.F5.B14 R0.F5.B15 R0.F4.B14 R0.F4.B15
		0001: LOCAL_0[1]
		0011: LOCAL_0[3]
		0101: LOCAL_0[5]
		0111: LOCAL_0[7]
		1001: LOCAL_1[0]
		1011: LOCAL_1[2]
		1101: LOCAL_1[4]
		1111: LOCAL_1[6]
		0000: NONE
	INT:MUX.IMUX_IO_ICLK: R0.F8.B13 R0.F8.B14 R0.F8.B12 R0.F9.B12 R0.F9.B15
		00001: GLOBAL[0]
		00011: GLOBAL[1]
		00101: GLOBAL[2]
		00111: GLOBAL[3]
		01001: GLOBAL[4]
		01011: GLOBAL[5]
		01101: GLOBAL[6]
		01111: GLOBAL[7]
		10001: LOCAL_0[0]
		10011: LOCAL_0[3]
		10101: LOCAL_1[0]
		10111: LOCAL_1[3]
		00000: NONE
	INT:MUX.IMUX_IO_OCLK: R0.F14.B13 R0.F14.B14 R0.F14.B12 R0.F15.B12 R0.F15.B15
		00001: GLOBAL[0]
		00011: GLOBAL[1]
		00101: GLOBAL[2]
		00111: GLOBAL[3]
		01001: GLOBAL[4]
		01011: GLOBAL[5]
		01101: GLOBAL[6]
		01111: GLOBAL[7]
		10001: LOCAL_0[1]
		10011: LOCAL_0[4]
		10101: LOCAL_1[1]
		10111: LOCAL_1[4]
		00000: NONE
	INT:MUX.IMUX_IO_OE[0]: R0.F4.B11 R0.F4.B10 R0.F5.B10 R0.F5.B11
		0001: LOCAL_0[1]
		0011: LOCAL_0[3]
		0101: LOCAL_0[5]
		0111: LOCAL_0[7]
		1001: LOCAL_1[0]
		1011: LOCAL_1[2]
		1101: LOCAL_1[4]
		1111: LOCAL_1[6]
		0000: NONE
	INT:MUX.IMUX_IO_OE[1]: R0.F10.B11 R0.F10.B10 R0.F11.B10 R0.F11.B11
		0001: LOCAL_0[0]
		0011: LOCAL_0[2]
		0101: LOCAL_0[4]
		0111: LOCAL_0[6]
		1001: LOCAL_1[1]
		1011: LOCAL_1[3]
		1101: LOCAL_1[5]
		1111: LOCAL_1[7]
		0000: NONE
	INT:MUX.LOCAL_0[0]: R0.F1.B5 R0.F1.B4 R0.F0.B4 R0.F1.B6 R0.F1.B7
		11101: LONG_H1[0]
		00011: LONG_H5[0]
		01011: LONG_H9[0]
		00000: NONE
		10001: OUT_LC_EN[0]
		00101: OUT_LC_ES[0]
		01101: OUT_LC_E[0]
		00111: QUAD_H1[0]
		01111: QUAD_H1[8]
		10011: QUAD_H2[5]
		11011: QUAD_H3[0]
		10111: QUAD_H3[8]
		11111: QUAD_H4[5]
		10101: QUAD_V2[0]
		11001: QUAD_V4[0]
	INT:MUX.LOCAL_0[1]: R0.F0.B5 R0.F1.B8 R0.F0.B8 R0.F0.B6 R0.F0.B7
		11101: LONG_H1[1]
		00011: LONG_H5[1]
		01011: LONG_H9[1]
		00000: NONE
		10001: OUT_LC_EN[1]
		00101: OUT_LC_ES[1]
		01101: OUT_LC_E[1]
		00111: QUAD_H1[1]
		01111: QUAD_H1[9]
		10011: QUAD_H2[4]
		11011: QUAD_H3[1]
		10111: QUAD_H3[9]
		11111: QUAD_H4[4]
		10101: QUAD_V2[1]
		11001: QUAD_V4[1]
	INT:MUX.LOCAL_0[2]: R0.F3.B5 R0.F3.B4 R0.F2.B4 R0.F3.B6 R0.F3.B7
		01011: LONG_H10[1]
		11101: LONG_H2[1]
		00011: LONG_H6[1]
		00000: NONE
		10001: OUT_LC_EN[2]
		00101: OUT_LC_ES[2]
		01101: OUT_LC_E[2]
		01111: QUAD_H1[10]
		00111: QUAD_H1[2]
		10011: QUAD_H2[7]
		10111: QUAD_H3[10]
		11011: QUAD_H3[2]
		11111: QUAD_H4[7]
		10101: QUAD_V2[2]
		11001: QUAD_V4[2]
	INT:MUX.LOCAL_0[3]: R0.F2.B5 R0.F3.B8 R0.F2.B8 R0.F2.B6 R0.F2.B7
		01011: LONG_H10[0]
		11101: LONG_H2[0]
		00011: LONG_H6[0]
		00000: NONE
		10001: OUT_LC_EN[3]
		00101: OUT_LC_ES[3]
		01101: OUT_LC_E[3]
		01111: QUAD_H1[11]
		00111: QUAD_H1[3]
		10011: QUAD_H2[6]
		10111: QUAD_H3[11]
		11011: QUAD_H3[3]
		11111: QUAD_H4[6]
		10101: QUAD_V2[3]
		11001: QUAD_V4[3]
	INT:MUX.LOCAL_0[4]: R0.F5.B5 R0.F5.B4 R0.F4.B4 R0.F5.B6 R0.F5.B7
		01011: LONG_H11[0]
		11101: LONG_H3[0]
		00011: LONG_H7[0]
		00000: NONE
		10001: OUT_LC_EN[4]
		00101: OUT_LC_ES[4]
		01101: OUT_LC_E[4]
		00111: QUAD_H1[4]
		01111: QUAD_H2[1]
		10011: QUAD_H2[9]
		11011: QUAD_H3[4]
		10111: QUAD_H4[1]
		11111: QUAD_H4[9]
		10101: QUAD_V1[0]
		11001: QUAD_V3[0]
	INT:MUX.LOCAL_0[5]: R0.F4.B5 R0.F5.B8 R0.F4.B8 R0.F4.B6 R0.F4.B7
		01011: LONG_H11[1]
		11101: LONG_H3[1]
		00011: LONG_H7[1]
		00000: NONE
		10001: OUT_LC_EN[5]
		00101: OUT_LC_ES[5]
		01101: OUT_LC_E[5]
		00111: QUAD_H1[5]
		01111: QUAD_H2[0]
		10011: QUAD_H2[8]
		11011: QUAD_H3[5]
		10111: QUAD_H4[0]
		11111: QUAD_H4[8]
		10101: QUAD_V1[1]
		11001: QUAD_V3[1]
	INT:MUX.LOCAL_0[6]: R0.F7.B5 R0.F7.B4 R0.F6.B4 R0.F7.B6 R0.F7.B7
		01011: LONG_H12[1]
		11101: LONG_H4[1]
		00011: LONG_H8[1]
		00000: NONE
		10001: OUT_LC_EN[6]
		00101: OUT_LC_ES[6]
		01101: OUT_LC_E[6]
		00111: QUAD_H1[6]
		10011: QUAD_H2[11]
		01111: QUAD_H2[3]
		11011: QUAD_H3[6]
		11111: QUAD_H4[11]
		10111: QUAD_H4[3]
		10101: QUAD_V1[2]
		11001: QUAD_V3[2]
	INT:MUX.LOCAL_0[7]: R0.F6.B5 R0.F7.B8 R0.F6.B8 R0.F6.B6 R0.F6.B7
		01011: LONG_H12[0]
		11101: LONG_H4[0]
		00011: LONG_H8[0]
		00000: NONE
		10001: OUT_LC_EN[7]
		00101: OUT_LC_ES[7]
		01101: OUT_LC_E[7]
		00111: QUAD_H1[7]
		10011: QUAD_H2[10]
		01111: QUAD_H2[2]
		11011: QUAD_H3[7]
		11111: QUAD_H4[10]
		10111: QUAD_H4[2]
		10101: QUAD_V1[3]
		11001: QUAD_V3[3]
	INT:MUX.LOCAL_1[0]: R0.F9.B5 R0.F9.B4 R0.F8.B4 R0.F9.B6 R0.F9.B7
		11101: LONG_H1[0]
		00011: LONG_H5[0]
		01011: LONG_H9[0]
		00000: NONE
		10001: OUT_LC_EN[0]
		00101: OUT_LC_ES[0]
		01101: OUT_LC_E[0]
		00111: QUAD_H1[0]
		01111: QUAD_H1[8]
		10011: QUAD_H2[5]
		11011: QUAD_H3[0]
		10111: QUAD_H3[8]
		11111: QUAD_H4[5]
		10101: QUAD_V2[0]
		11001: QUAD_V4[0]
	INT:MUX.LOCAL_1[1]: R0.F8.B5 R0.F9.B8 R0.F8.B8 R0.F8.B6 R0.F8.B7
		11101: LONG_H1[1]
		00011: LONG_H5[1]
		01011: LONG_H9[1]
		00000: NONE
		10001: OUT_LC_EN[1]
		00101: OUT_LC_ES[1]
		01101: OUT_LC_E[1]
		00111: QUAD_H1[1]
		01111: QUAD_H1[9]
		10011: QUAD_H2[4]
		11011: QUAD_H3[1]
		10111: QUAD_H3[9]
		11111: QUAD_H4[4]
		10101: QUAD_V2[1]
		11001: QUAD_V4[1]
	INT:MUX.LOCAL_1[2]: R0.F11.B5 R0.F11.B4 R0.F10.B4 R0.F11.B6 R0.F11.B7
		01011: LONG_H10[1]
		11101: LONG_H2[1]
		00011: LONG_H6[1]
		00000: NONE
		10001: OUT_LC_EN[2]
		00101: OUT_LC_ES[2]
		01101: OUT_LC_E[2]
		01111: QUAD_H1[10]
		00111: QUAD_H1[2]
		10011: QUAD_H2[7]
		10111: QUAD_H3[10]
		11011: QUAD_H3[2]
		11111: QUAD_H4[7]
		10101: QUAD_V2[2]
		11001: QUAD_V4[2]
	INT:MUX.LOCAL_1[3]: R0.F10.B5 R0.F11.B8 R0.F10.B8 R0.F10.B6 R0.F10.B7
		01011: LONG_H10[0]
		11101: LONG_H2[0]
		00011: LONG_H6[0]
		00000: NONE
		10001: OUT_LC_EN[3]
		00101: OUT_LC_ES[3]
		01101: OUT_LC_E[3]
		01111: QUAD_H1[11]
		00111: QUAD_H1[3]
		10011: QUAD_H2[6]
		10111: QUAD_H3[11]
		11011: QUAD_H3[3]
		11111: QUAD_H4[6]
		10101: QUAD_V2[3]
		11001: QUAD_V4[3]
	INT:MUX.LOCAL_1[4]: R0.F13.B5 R0.F13.B4 R0.F12.B4 R0.F13.B6 R0.F13.B7
		01011: LONG_H11[0]
		11101: LONG_H3[0]
		00011: LONG_H7[0]
		00000: NONE
		10001: OUT_LC_EN[4]
		00101: OUT_LC_ES[4]
		01101: OUT_LC_E[4]
		00111: QUAD_H1[4]
		01111: QUAD_H2[1]
		10011: QUAD_H2[9]
		11011: QUAD_H3[4]
		10111: QUAD_H4[1]
		11111: QUAD_H4[9]
		10101: QUAD_V1[0]
		11001: QUAD_V3[0]
	INT:MUX.LOCAL_1[5]: R0.F12.B5 R0.F13.B8 R0.F12.B8 R0.F12.B6 R0.F12.B7
		01011: LONG_H11[1]
		11101: LONG_H3[1]
		00011: LONG_H7[1]
		00000: NONE
		10001: OUT_LC_EN[5]
		00101: OUT_LC_ES[5]
		01101: OUT_LC_E[5]
		00111: QUAD_H1[5]
		01111: QUAD_H2[0]
		10011: QUAD_H2[8]
		11011: QUAD_H3[5]
		10111: QUAD_H4[0]
		11111: QUAD_H4[8]
		10101: QUAD_V1[1]
		11001: QUAD_V3[1]
	INT:MUX.LOCAL_1[6]: R0.F15.B5 R0.F15.B4 R0.F14.B4 R0.F15.B6 R0.F15.B7
		01011: LONG_H12[1]
		11101: LONG_H4[1]
		00011: LONG_H8[1]
		00000: NONE
		10001: OUT_LC_EN[6]
		00101: OUT_LC_ES[6]
		01101: OUT_LC_E[6]
		00111: QUAD_H1[6]
		10011: QUAD_H2[11]
		01111: QUAD_H2[3]
		11011: QUAD_H3[6]
		11111: QUAD_H4[11]
		10111: QUAD_H4[3]
		10101: QUAD_V1[2]
		11001: QUAD_V3[2]
	INT:MUX.LOCAL_1[7]: R0.F14.B5 R0.F15.B8 R0.F14.B8 R0.F14.B6 R0.F14.B7
		01011: LONG_H12[0]
		11101: LONG_H4[0]
		00011: LONG_H8[0]
		00000: NONE
		10001: OUT_LC_EN[7]
		00101: OUT_LC_ES[7]
		01101: OUT_LC_E[7]
		00111: QUAD_H1[7]
		10011: QUAD_H2[10]
		01111: QUAD_H2[2]
		11011: QUAD_H3[7]
		11111: QUAD_H4[10]
		10111: QUAD_H4[2]
		10101: QUAD_V1[3]
		11001: QUAD_V3[3]
	INT:MUX.QUAD_H1[1]: R0.F0.B14 R0.F0.B13
		00: NONE
		01: QUAD_H3[1]
		10: QUAD_V0[0]
		11: QUAD_V4[0]
	INT:MUX.QUAD_H1[7]: R0.F2.B14 R0.F2.B13
		00: NONE
		01: QUAD_H3[7]
		10: QUAD_V0[1]
		11: QUAD_V4[1]
	INT:MUX.QUAD_H2[0]: R0.F6.B14 R0.F6.B13
		00: NONE
		01: QUAD_H4[0]
		10: QUAD_V0[2]
		11: QUAD_V4[2]
	INT:MUX.QUAD_H2[6]: R0.F12.B14 R0.F12.B13
		00: NONE
		01: QUAD_H4[6]
		10: QUAD_V0[3]
		11: QUAD_V4[3]
	INT:MUX.QUAD_H3[1]: R0.F1.B12 R0.F1.B11
		00: NONE
		11: QUAD_H1[1]
		01: QUAD_V0[0]
		10: QUAD_V4[0]
	INT:MUX.QUAD_H3[7]: R0.F3.B12 R0.F3.B11
		00: NONE
		11: QUAD_H1[7]
		01: QUAD_V0[1]
		10: QUAD_V4[1]
	INT:MUX.QUAD_H4[0]: R0.F7.B12 R0.F7.B11
		00: NONE
		11: QUAD_H2[0]
		01: QUAD_V0[2]
		10: QUAD_V4[2]
	INT:MUX.QUAD_H4[6]: R0.F13.B12 R0.F13.B11
		00: NONE
		11: QUAD_H2[6]
		01: QUAD_V0[3]
		10: QUAD_V4[3]
	INT:MUX.QUAD_V0[0]: R0.F0.B11 R0.F0.B12
		00: NONE
		11: QUAD_H1[1]
		01: QUAD_H3[1]
		10: QUAD_V4[0]
	INT:MUX.QUAD_V0[1]: R0.F2.B11 R0.F2.B12
		00: NONE
		11: QUAD_H1[7]
		01: QUAD_H3[7]
		10: QUAD_V4[1]
	INT:MUX.QUAD_V0[2]: R0.F6.B11 R0.F6.B12
		00: NONE
		11: QUAD_H2[0]
		01: QUAD_H4[0]
		10: QUAD_V4[2]
	INT:MUX.QUAD_V0[3]: R0.F12.B11 R0.F12.B12
		00: NONE
		11: QUAD_H2[6]
		01: QUAD_H4[6]
		10: QUAD_V4[3]
	INT:MUX.QUAD_V4[0]: R0.F1.B14 R0.F1.B13
		00: NONE
		11: QUAD_H1[1]
		01: QUAD_H3[1]
		10: QUAD_V0[0]
	INT:MUX.QUAD_V4[1]: R0.F3.B14 R0.F3.B13
		00: NONE
		11: QUAD_H1[7]
		01: QUAD_H3[7]
		10: QUAD_V0[1]
	INT:MUX.QUAD_V4[2]: R0.F7.B14 R0.F7.B13
		00: NONE
		11: QUAD_H2[0]
		01: QUAD_H4[0]
		10: QUAD_V0[2]
	INT:MUX.QUAD_V4[3]: R0.F13.B14 R0.F13.B13
		00: NONE
		11: QUAD_H2[6]
		01: QUAD_H4[6]
		10: QUAD_V0[3]
	IO0:PIN_TYPE: R0.F4.B17 R0.F4.B16 R0.F0.B16 R0.F0.B17 R0.F3.B16 R0.F3.B17 inv 000000
	IO1:PIN_TYPE: R0.F14.B17 R0.F14.B16 R0.F10.B16 R0.F10.B17 R0.F13.B16 R0.F13.B17 inv 000000
}

bstile IOI_E_L08 {
	INT:BUF.LONG_H10[1].OUT_LC[1]: R0.F6.B16 inv 0
	INT:BUF.LONG_H11[0].OUT_LC[2]: R0.F8.B16 inv 0
	INT:BUF.LONG_H12[1].OUT_LC[3]: R0.F15.B17 inv 0
	INT:BUF.LONG_H1[0].OUT_LC[0]: R0.F1.B17 inv 0
	INT:BUF.LONG_H2[1].OUT_LC[1]: R0.F7.B16 inv 0
	INT:BUF.LONG_H3[0].OUT_LC[2]: R0.F9.B16 inv 0
	INT:BUF.LONG_H4[1].OUT_LC[3]: R0.F11.B17 inv 0
	INT:BUF.LONG_H5[0].OUT_LC[0]: R0.F2.B17 inv 0
	INT:BUF.LONG_H6[1].OUT_LC[1]: R0.F7.B17 inv 0
	INT:BUF.LONG_H7[0].OUT_LC[2]: R0.F9.B17 inv 0
	INT:BUF.LONG_H8[1].OUT_LC[3]: R0.F12.B17 inv 0
	INT:BUF.LONG_H9[0].OUT_LC[0]: R0.F5.B17 inv 0
	INT:BUF.QUAD_H1[0].OUT_LC[0]: R0.F1.B0 inv 0
	INT:BUF.QUAD_H1[10].OUT_LC[1]: R0.F5.B1 inv 0
	INT:BUF.QUAD_H1[2].OUT_LC[1]: R0.F5.B0 inv 0
	INT:BUF.QUAD_H1[4].OUT_LC[2]: R0.F9.B0 inv 0
	INT:BUF.QUAD_H1[6].OUT_LC[3]: R0.F13.B0 inv 0
	INT:BUF.QUAD_H1[8].OUT_LC[0]: R0.F1.B1 inv 0
	INT:BUF.QUAD_H2[11].OUT_LC[3]: R0.F12.B0 inv 0
	INT:BUF.QUAD_H2[1].OUT_LC[2]: R0.F9.B1 inv 0
	INT:BUF.QUAD_H2[3].OUT_LC[3]: R0.F13.B1 inv 0
	INT:BUF.QUAD_H2[5].OUT_LC[0]: R0.F0.B0 inv 0
	INT:BUF.QUAD_H2[7].OUT_LC[1]: R0.F4.B0 inv 0
	INT:BUF.QUAD_H2[9].OUT_LC[2]: R0.F8.B0 inv 0
	INT:BUF.QUAD_H3[0].OUT_LC[0]: R0.F0.B1 inv 0
	INT:BUF.QUAD_H3[10].OUT_LC[1]: R0.F5.B2 inv 0
	INT:BUF.QUAD_H3[2].OUT_LC[1]: R0.F4.B1 inv 0
	INT:BUF.QUAD_H3[4].OUT_LC[2]: R0.F8.B1 inv 0
	INT:BUF.QUAD_H3[6].OUT_LC[3]: R0.F12.B1 inv 0
	INT:BUF.QUAD_H3[8].OUT_LC[0]: R0.F1.B2 inv 0
	INT:BUF.QUAD_H4[11].OUT_LC[3]: R0.F15.B0 inv 0
	INT:BUF.QUAD_H4[1].OUT_LC[2]: R0.F9.B2 inv 0
	INT:BUF.QUAD_H4[3].OUT_LC[3]: R0.F13.B2 inv 0
	INT:BUF.QUAD_H4[5].OUT_LC[0]: R0.F3.B0 inv 0
	INT:BUF.QUAD_H4[7].OUT_LC[1]: R0.F7.B0 inv 0
	INT:BUF.QUAD_H4[9].OUT_LC[2]: R0.F11.B0 inv 0
	INT:BUF.QUAD_V1[0].OUT_LC[0]: R0.F3.B2 inv 0
	INT:BUF.QUAD_V1[1].OUT_LC[1]: R0.F7.B2 inv 0
	INT:BUF.QUAD_V1[2].OUT_LC[2]: R0.F11.B2 inv 0
	INT:BUF.QUAD_V1[3].OUT_LC[3]: R0.F15.B2 inv 0
	INT:BUF.QUAD_V2[0].OUT_LC[0]: R0.F2.B1 inv 0
	INT:BUF.QUAD_V2[1].OUT_LC[1]: R0.F6.B1 inv 0
	INT:BUF.QUAD_V2[2].OUT_LC[2]: R0.F10.B1 inv 0
	INT:BUF.QUAD_V2[3].OUT_LC[3]: R0.F14.B1 inv 0
	INT:BUF.QUAD_V3[0].OUT_LC[0]: R0.F2.B0 inv 0
	INT:BUF.QUAD_V3[1].OUT_LC[1]: R0.F6.B0 inv 0
	INT:BUF.QUAD_V3[2].OUT_LC[2]: R0.F10.B0 inv 0
	INT:BUF.QUAD_V3[3].OUT_LC[3]: R0.F14.B0 inv 0
	INT:BUF.QUAD_V4[0].OUT_LC[0]: R0.F3.B1 inv 0
	INT:BUF.QUAD_V4[1].OUT_LC[1]: R0.F7.B1 inv 0
	INT:BUF.QUAD_V4[2].OUT_LC[2]: R0.F11.B1 inv 0
	INT:BUF.QUAD_V4[3].OUT_LC[3]: R0.F15.B1 inv 0
	INT:INV.IMUX_IO_ICLK_OPTINV: R0.F9.B13 inv 0
	INT:INV.IMUX_IO_OCLK_OPTINV: R0.F15.B13 inv 0
	INT:MUX.IMUX_CE: R0.F11.B14 R0.F11.B15 R0.F10.B14 R0.F10.B15
		0001: GLOBAL[1]
		0011: GLOBAL[3]
		0101: GLOBAL[5]
		0111: GLOBAL[7]
		1001: LOCAL_0[2]
		1011: LOCAL_0[5]
		1101: LOCAL_1[2]
		1111: LOCAL_1[5]
		0000: NONE
	INT:MUX.IMUX_IO_DOUT0[0]: R0.F4.B12 R0.F4.B13 R0.F5.B12 R0.F5.B13
		0001: LOCAL_0[0]
		0011: LOCAL_0[2]
		0101: LOCAL_0[4]
		0111: LOCAL_0[6]
		1001: LOCAL_1[1]
		1011: LOCAL_1[3]
		1101: LOCAL_1[5]
		1111: LOCAL_1[7]
		0000: NONE
	INT:MUX.IMUX_IO_DOUT0[1]: R0.F10.B12 R0.F10.B13 R0.F11.B12 R0.F11.B13
		0001: LOCAL_0[1]
		0011: LOCAL_0[3]
		0101: LOCAL_0[5]
		0111: LOCAL_0[7]
		1001: LOCAL_1[0]
		1011: LOCAL_1[2]
		1101: LOCAL_1[4]
		1111: LOCAL_1[6]
		0000: NONE
	INT:MUX.IMUX_IO_DOUT1[0]: R0.F8.B11 R0.F8.B10 R0.F9.B10 R0.F9.B11
		0001: LOCAL_0[1]
		0011: LOCAL_0[3]
		0101: LOCAL_0[5]
		0111: LOCAL_0[7]
		1001: LOCAL_1[0]
		1011: LOCAL_1[2]
		1101: LOCAL_1[4]
		1111: LOCAL_1[6]
		0000: NONE
	INT:MUX.IMUX_IO_DOUT1[1]: R0.F14.B11 R0.F14.B10 R0.F15.B10 R0.F15.B11
		0001: LOCAL_0[0]
		0011: LOCAL_0[2]
		0101: LOCAL_0[4]
		0111: LOCAL_0[6]
		1001: LOCAL_1[1]
		1011: LOCAL_1[3]
		1101: LOCAL_1[5]
		1111: LOCAL_1[7]
		0000: NONE
	INT:MUX.IMUX_IO_EXTRA: R0.F5.B14 R0.F5.B15 R0.F4.B14 R0.F4.B15
		0001: LOCAL_0[1]
		0011: LOCAL_0[3]
		0101: LOCAL_0[5]
		0111: LOCAL_0[7]
		1001: LOCAL_1[0]
		1011: LOCAL_1[2]
		1101: LOCAL_1[4]
		1111: LOCAL_1[6]
		0000: NONE
	INT:MUX.IMUX_IO_ICLK: R0.F8.B13 R0.F8.B14 R0.F8.B12 R0.F9.B12 R0.F9.B15
		00001: GLOBAL[0]
		00011: GLOBAL[1]
		00101: GLOBAL[2]
		00111: GLOBAL[3]
		01001: GLOBAL[4]
		01011: GLOBAL[5]
		01101: GLOBAL[6]
		01111: GLOBAL[7]
		10001: LOCAL_0[0]
		10011: LOCAL_0[3]
		10101: LOCAL_1[0]
		10111: LOCAL_1[3]
		00000: NONE
	INT:MUX.IMUX_IO_OCLK: R0.F14.B13 R0.F14.B14 R0.F14.B12 R0.F15.B12 R0.F15.B15
		00001: GLOBAL[0]
		00011: GLOBAL[1]
		00101: GLOBAL[2]
		00111: GLOBAL[3]
		01001: GLOBAL[4]
		01011: GLOBAL[5]
		01101: GLOBAL[6]
		01111: GLOBAL[7]
		10001: LOCAL_0[1]
		10011: LOCAL_0[4]
		10101: LOCAL_1[1]
		10111: LOCAL_1[4]
		00000: NONE
	INT:MUX.IMUX_IO_OE[0]: R0.F4.B11 R0.F4.B10 R0.F5.B10 R0.F5.B11
		0001: LOCAL_0[1]
		0011: LOCAL_0[3]
		0101: LOCAL_0[5]
		0111: LOCAL_0[7]
		1001: LOCAL_1[0]
		1011: LOCAL_1[2]
		1101: LOCAL_1[4]
		1111: LOCAL_1[6]
		0000: NONE
	INT:MUX.IMUX_IO_OE[1]: R0.F10.B11 R0.F10.B10 R0.F11.B10 R0.F11.B11
		0001: LOCAL_0[0]
		0011: LOCAL_0[2]
		0101: LOCAL_0[4]
		0111: LOCAL_0[6]
		1001: LOCAL_1[1]
		1011: LOCAL_1[3]
		1101: LOCAL_1[5]
		1111: LOCAL_1[7]
		0000: NONE
	INT:MUX.LOCAL_0[0]: R0.F1.B5 R0.F1.B4 R0.F0.B4 R0.F1.B6 R0.F1.B7
		11101: LONG_H1[0]
		00011: LONG_H5[0]
		01011: LONG_H9[0]
		00000: NONE
		10001: OUT_LC_EN[0]
		00101: OUT_LC_ES[0]
		01101: OUT_LC_E[0]
		00111: QUAD_H1[0]
		01111: QUAD_H1[8]
		10011: QUAD_H2[5]
		11011: QUAD_H3[0]
		10111: QUAD_H3[8]
		11111: QUAD_H4[5]
		10101: QUAD_V2[0]
		11001: QUAD_V4[0]
	INT:MUX.LOCAL_0[1]: R0.F0.B5 R0.F1.B8 R0.F0.B8 R0.F0.B6 R0.F0.B7
		11101: LONG_H1[1]
		00011: LONG_H5[1]
		01011: LONG_H9[1]
		00000: NONE
		10001: OUT_LC_EN[1]
		00101: OUT_LC_ES[1]
		01101: OUT_LC_E[1]
		00111: QUAD_H1[1]
		01111: QUAD_H1[9]
		10011: QUAD_H2[4]
		11011: QUAD_H3[1]
		10111: QUAD_H3[9]
		11111: QUAD_H4[4]
		10101: QUAD_V2[1]
		11001: QUAD_V4[1]
	INT:MUX.LOCAL_0[2]: R0.F3.B5 R0.F3.B4 R0.F2.B4 R0.F3.B6 R0.F3.B7
		01011: LONG_H10[1]
		11101: LONG_H2[1]
		00011: LONG_H6[1]
		00000: NONE
		10001: OUT_LC_EN[2]
		00101: OUT_LC_ES[2]
		01101: OUT_LC_E[2]
		01111: QUAD_H1[10]
		00111: QUAD_H1[2]
		10011: QUAD_H2[7]
		10111: QUAD_H3[10]
		11011: QUAD_H3[2]
		11111: QUAD_H4[7]
		10101: QUAD_V2[2]
		11001: QUAD_V4[2]
	INT:MUX.LOCAL_0[3]: R0.F2.B5 R0.F3.B8 R0.F2.B8 R0.F2.B6 R0.F2.B7
		01011: LONG_H10[0]
		11101: LONG_H2[0]
		00011: LONG_H6[0]
		00000: NONE
		10001: OUT_LC_EN[3]
		00101: OUT_LC_ES[3]
		01101: OUT_LC_E[3]
		01111: QUAD_H1[11]
		00111: QUAD_H1[3]
		10011: QUAD_H2[6]
		10111: QUAD_H3[11]
		11011: QUAD_H3[3]
		11111: QUAD_H4[6]
		10101: QUAD_V2[3]
		11001: QUAD_V4[3]
	INT:MUX.LOCAL_0[4]: R0.F5.B5 R0.F5.B4 R0.F4.B4 R0.F5.B6 R0.F5.B7
		01011: LONG_H11[0]
		11101: LONG_H3[0]
		00011: LONG_H7[0]
		00000: NONE
		10001: OUT_LC_EN[4]
		00101: OUT_LC_ES[4]
		01101: OUT_LC_E[4]
		00111: QUAD_H1[4]
		01111: QUAD_H2[1]
		10011: QUAD_H2[9]
		11011: QUAD_H3[4]
		10111: QUAD_H4[1]
		11111: QUAD_H4[9]
		10101: QUAD_V1[0]
		11001: QUAD_V3[0]
	INT:MUX.LOCAL_0[5]: R0.F4.B5 R0.F5.B8 R0.F4.B8 R0.F4.B6 R0.F4.B7
		01011: LONG_H11[1]
		11101: LONG_H3[1]
		00011: LONG_H7[1]
		00000: NONE
		10001: OUT_LC_EN[5]
		00101: OUT_LC_ES[5]
		01101: OUT_LC_E[5]
		00111: QUAD_H1[5]
		01111: QUAD_H2[0]
		10011: QUAD_H2[8]
		11011: QUAD_H3[5]
		10111: QUAD_H4[0]
		11111: QUAD_H4[8]
		10101: QUAD_V1[1]
		11001: QUAD_V3[1]
	INT:MUX.LOCAL_0[6]: R0.F7.B5 R0.F7.B4 R0.F6.B4 R0.F7.B6 R0.F7.B7
		01011: LONG_H12[1]
		11101: LONG_H4[1]
		00011: LONG_H8[1]
		00000: NONE
		10001: OUT_LC_EN[6]
		00101: OUT_LC_ES[6]
		01101: OUT_LC_E[6]
		00111: QUAD_H1[6]
		10011: QUAD_H2[11]
		01111: QUAD_H2[3]
		11011: QUAD_H3[6]
		11111: QUAD_H4[11]
		10111: QUAD_H4[3]
		10101: QUAD_V1[2]
		11001: QUAD_V3[2]
	INT:MUX.LOCAL_0[7]: R0.F6.B5 R0.F7.B8 R0.F6.B8 R0.F6.B6 R0.F6.B7
		01011: LONG_H12[0]
		11101: LONG_H4[0]
		00011: LONG_H8[0]
		00000: NONE
		10001: OUT_LC_EN[7]
		00101: OUT_LC_ES[7]
		01101: OUT_LC_E[7]
		00111: QUAD_H1[7]
		10011: QUAD_H2[10]
		01111: QUAD_H2[2]
		11011: QUAD_H3[7]
		11111: QUAD_H4[10]
		10111: QUAD_H4[2]
		10101: QUAD_V1[3]
		11001: QUAD_V3[3]
	INT:MUX.LOCAL_1[0]: R0.F9.B5 R0.F9.B4 R0.F8.B4 R0.F9.B6 R0.F9.B7
		11101: LONG_H1[0]
		00011: LONG_H5[0]
		01011: LONG_H9[0]
		00000: NONE
		10001: OUT_LC_EN[0]
		00101: OUT_LC_ES[0]
		01101: OUT_LC_E[0]
		00111: QUAD_H1[0]
		01111: QUAD_H1[8]
		10011: QUAD_H2[5]
		11011: QUAD_H3[0]
		10111: QUAD_H3[8]
		11111: QUAD_H4[5]
		10101: QUAD_V2[0]
		11001: QUAD_V4[0]
	INT:MUX.LOCAL_1[1]: R0.F8.B5 R0.F9.B8 R0.F8.B8 R0.F8.B6 R0.F8.B7
		11101: LONG_H1[1]
		00011: LONG_H5[1]
		01011: LONG_H9[1]
		00000: NONE
		10001: OUT_LC_EN[1]
		00101: OUT_LC_ES[1]
		01101: OUT_LC_E[1]
		00111: QUAD_H1[1]
		01111: QUAD_H1[9]
		10011: QUAD_H2[4]
		11011: QUAD_H3[1]
		10111: QUAD_H3[9]
		11111: QUAD_H4[4]
		10101: QUAD_V2[1]
		11001: QUAD_V4[1]
	INT:MUX.LOCAL_1[2]: R0.F11.B5 R0.F11.B4 R0.F10.B4 R0.F11.B6 R0.F11.B7
		01011: LONG_H10[1]
		11101: LONG_H2[1]
		00011: LONG_H6[1]
		00000: NONE
		10001: OUT_LC_EN[2]
		00101: OUT_LC_ES[2]
		01101: OUT_LC_E[2]
		01111: QUAD_H1[10]
		00111: QUAD_H1[2]
		10011: QUAD_H2[7]
		10111: QUAD_H3[10]
		11011: QUAD_H3[2]
		11111: QUAD_H4[7]
		10101: QUAD_V2[2]
		11001: QUAD_V4[2]
	INT:MUX.LOCAL_1[3]: R0.F10.B5 R0.F11.B8 R0.F10.B8 R0.F10.B6 R0.F10.B7
		01011: LONG_H10[0]
		11101: LONG_H2[0]
		00011: LONG_H6[0]
		00000: NONE
		10001: OUT_LC_EN[3]
		00101: OUT_LC_ES[3]
		01101: OUT_LC_E[3]
		01111: QUAD_H1[11]
		00111: QUAD_H1[3]
		10011: QUAD_H2[6]
		10111: QUAD_H3[11]
		11011: QUAD_H3[3]
		11111: QUAD_H4[6]
		10101: QUAD_V2[3]
		11001: QUAD_V4[3]
	INT:MUX.LOCAL_1[4]: R0.F13.B5 R0.F13.B4 R0.F12.B4 R0.F13.B6 R0.F13.B7
		01011: LONG_H11[0]
		11101: LONG_H3[0]
		00011: LONG_H7[0]
		00000: NONE
		10001: OUT_LC_EN[4]
		00101: OUT_LC_ES[4]
		01101: OUT_LC_E[4]
		00111: QUAD_H1[4]
		01111: QUAD_H2[1]
		10011: QUAD_H2[9]
		11011: QUAD_H3[4]
		10111: QUAD_H4[1]
		11111: QUAD_H4[9]
		10101: QUAD_V1[0]
		11001: QUAD_V3[0]
	INT:MUX.LOCAL_1[5]: R0.F12.B5 R0.F13.B8 R0.F12.B8 R0.F12.B6 R0.F12.B7
		01011: LONG_H11[1]
		11101: LONG_H3[1]
		00011: LONG_H7[1]
		00000: NONE
		10001: OUT_LC_EN[5]
		00101: OUT_LC_ES[5]
		01101: OUT_LC_E[5]
		00111: QUAD_H1[5]
		01111: QUAD_H2[0]
		10011: QUAD_H2[8]
		11011: QUAD_H3[5]
		10111: QUAD_H4[0]
		11111: QUAD_H4[8]
		10101: QUAD_V1[1]
		11001: QUAD_V3[1]
	INT:MUX.LOCAL_1[6]: R0.F15.B5 R0.F15.B4 R0.F14.B4 R0.F15.B6 R0.F15.B7
		01011: LONG_H12[1]
		11101: LONG_H4[1]
		00011: LONG_H8[1]
		00000: NONE
		10001: OUT_LC_EN[6]
		00101: OUT_LC_ES[6]
		01101: OUT_LC_E[6]
		00111: QUAD_H1[6]
		10011: QUAD_H2[11]
		01111: QUAD_H2[3]
		11011: QUAD_H3[6]
		11111: QUAD_H4[11]
		10111: QUAD_H4[3]
		10101: QUAD_V1[2]
		11001: QUAD_V3[2]
	INT:MUX.LOCAL_1[7]: R0.F14.B5 R0.F15.B8 R0.F14.B8 R0.F14.B6 R0.F14.B7
		01011: LONG_H12[0]
		11101: LONG_H4[0]
		00011: LONG_H8[0]
		00000: NONE
		10001: OUT_LC_EN[7]
		00101: OUT_LC_ES[7]
		01101: OUT_LC_E[7]
		00111: QUAD_H1[7]
		10011: QUAD_H2[10]
		01111: QUAD_H2[2]
		11011: QUAD_H3[7]
		11111: QUAD_H4[10]
		10111: QUAD_H4[2]
		10101: QUAD_V1[3]
		11001: QUAD_V3[3]
	INT:MUX.QUAD_H1[1]: R0.F0.B14 R0.F0.B13
		00: NONE
		01: QUAD_H3[1]
		10: QUAD_V0[0]
		11: QUAD_V4[0]
	INT:MUX.QUAD_H1[7]: R0.F2.B14 R0.F2.B13
		00: NONE
		01: QUAD_H3[7]
		10: QUAD_V0[1]
		11: QUAD_V4[1]
	INT:MUX.QUAD_H2[0]: R0.F6.B14 R0.F6.B13
		00: NONE
		01: QUAD_H4[0]
		10: QUAD_V0[2]
		11: QUAD_V4[2]
	INT:MUX.QUAD_H2[6]: R0.F12.B14 R0.F12.B13
		00: NONE
		01: QUAD_H4[6]
		10: QUAD_V0[3]
		11: QUAD_V4[3]
	INT:MUX.QUAD_H3[1]: R0.F1.B12 R0.F1.B11
		00: NONE
		11: QUAD_H1[1]
		01: QUAD_V0[0]
		10: QUAD_V4[0]
	INT:MUX.QUAD_H3[7]: R0.F3.B12 R0.F3.B11
		00: NONE
		11: QUAD_H1[7]
		01: QUAD_V0[1]
		10: QUAD_V4[1]
	INT:MUX.QUAD_H4[0]: R0.F7.B12 R0.F7.B11
		00: NONE
		11: QUAD_H2[0]
		01: QUAD_V0[2]
		10: QUAD_V4[2]
	INT:MUX.QUAD_H4[6]: R0.F13.B12 R0.F13.B11
		00: NONE
		11: QUAD_H2[6]
		01: QUAD_V0[3]
		10: QUAD_V4[3]
	INT:MUX.QUAD_V0[0]: R0.F0.B11 R0.F0.B12
		00: NONE
		11: QUAD_H1[1]
		01: QUAD_H3[1]
		10: QUAD_V4[0]
	INT:MUX.QUAD_V0[1]: R0.F2.B11 R0.F2.B12
		00: NONE
		11: QUAD_H1[7]
		01: QUAD_H3[7]
		10: QUAD_V4[1]
	INT:MUX.QUAD_V0[2]: R0.F6.B11 R0.F6.B12
		00: NONE
		11: QUAD_H2[0]
		01: QUAD_H4[0]
		10: QUAD_V4[2]
	INT:MUX.QUAD_V0[3]: R0.F12.B11 R0.F12.B12
		00: NONE
		11: QUAD_H2[6]
		01: QUAD_H4[6]
		10: QUAD_V4[3]
	INT:MUX.QUAD_V4[0]: R0.F1.B14 R0.F1.B13
		00: NONE
		11: QUAD_H1[1]
		01: QUAD_H3[1]
		10: QUAD_V0[0]
	INT:MUX.QUAD_V4[1]: R0.F3.B14 R0.F3.B13
		00: NONE
		11: QUAD_H1[7]
		01: QUAD_H3[7]
		10: QUAD_V0[1]
	INT:MUX.QUAD_V4[2]: R0.F7.B14 R0.F7.B13
		00: NONE
		11: QUAD_H2[0]
		01: QUAD_H4[0]
		10: QUAD_V0[2]
	INT:MUX.QUAD_V4[3]: R0.F13.B14 R0.F13.B13
		00: NONE
		11: QUAD_H2[6]
		01: QUAD_H4[6]
		10: QUAD_V0[3]
	IO0:PIN_TYPE: R0.F4.B17 R0.F4.B16 R0.F0.B16 R0.F0.B17 R0.F3.B16 R0.F3.B17 inv 000000
	IO1:PIN_TYPE: R0.F14.B17 R0.F14.B16 R0.F10.B16 R0.F10.B17 R0.F13.B16 R0.F13.B17 inv 000000
}

bstile IOI_N_L04 {
	INT:BUF.LONG_V10[1].OUT_LC[2]: R0.F9.B4 inv 0
	INT:BUF.LONG_V11[0].OUT_LC[1]: R0.F6.B4 inv 0
	INT:BUF.LONG_V12[1].OUT_LC[0]: R0.F1.B5 inv 0
	INT:BUF.LONG_V1[0].OUT_LC[3]: R0.F14.B5 inv 0
	INT:BUF.LONG_V2[1].OUT_LC[2]: R0.F8.B4 inv 0
	INT:BUF.LONG_V3[0].OUT_LC[1]: R0.F7.B4 inv 0
	INT:BUF.LONG_V4[1].OUT_LC[0]: R0.F5.B5 inv 0
	INT:BUF.LONG_V5[0].OUT_LC[3]: R0.F12.B5 inv 0
	INT:BUF.LONG_V6[1].OUT_LC[2]: R0.F9.B5 inv 0
	INT:BUF.LONG_V7[0].OUT_LC[1]: R0.F6.B5 inv 0
	INT:BUF.LONG_V8[1].OUT_LC[0]: R0.F3.B5 inv 0
	INT:BUF.LONG_V9[0].OUT_LC[3]: R0.F10.B5 inv 0
	INT:BUF.QUAD_H0[0].OUT_LC[0]: R0.F2.B25 inv 0
	INT:BUF.QUAD_H0[1].OUT_LC[1]: R0.F6.B25 inv 0
	INT:BUF.QUAD_H0[2].OUT_LC[2]: R0.F10.B25 inv 0
	INT:BUF.QUAD_H0[3].OUT_LC[3]: R0.F14.B25 inv 0
	INT:BUF.QUAD_H1[0].OUT_LC[0]: R0.F3.B23 inv 0
	INT:BUF.QUAD_H1[1].OUT_LC[1]: R0.F7.B23 inv 0
	INT:BUF.QUAD_H1[2].OUT_LC[2]: R0.F11.B23 inv 0
	INT:BUF.QUAD_H1[3].OUT_LC[3]: R0.F15.B23 inv 0
	INT:BUF.QUAD_H2[0].OUT_LC[0]: R0.F3.B25 inv 0
	INT:BUF.QUAD_H2[1].OUT_LC[1]: R0.F7.B25 inv 0
	INT:BUF.QUAD_H2[2].OUT_LC[2]: R0.F11.B25 inv 0
	INT:BUF.QUAD_H2[3].OUT_LC[3]: R0.F15.B25 inv 0
	INT:BUF.QUAD_H3[0].OUT_LC[0]: R0.F2.B26 inv 0
	INT:BUF.QUAD_H3[1].OUT_LC[1]: R0.F6.B26 inv 0
	INT:BUF.QUAD_H3[2].OUT_LC[2]: R0.F10.B26 inv 0
	INT:BUF.QUAD_H3[3].OUT_LC[3]: R0.F14.B26 inv 0
	INT:BUF.QUAD_V1[0].OUT_LC[2]: R0.F9.B26 inv 0
	INT:BUF.QUAD_V1[10].OUT_LC[3]: R0.F14.B23 inv 0
	INT:BUF.QUAD_V1[2].OUT_LC[3]: R0.F13.B26 inv 0
	INT:BUF.QUAD_V1[4].OUT_LC[0]: R0.F2.B23 inv 0
	INT:BUF.QUAD_V1[6].OUT_LC[1]: R0.F6.B23 inv 0
	INT:BUF.QUAD_V1[8].OUT_LC[2]: R0.F10.B23 inv 0
	INT:BUF.QUAD_V2[11].OUT_LC[1]: R0.F5.B26 inv 0
	INT:BUF.QUAD_V2[1].OUT_LC[0]: R0.F0.B25 inv 0
	INT:BUF.QUAD_V2[3].OUT_LC[1]: R0.F4.B25 inv 0
	INT:BUF.QUAD_V2[5].OUT_LC[2]: R0.F8.B25 inv 0
	INT:BUF.QUAD_V2[7].OUT_LC[3]: R0.F12.B25 inv 0
	INT:BUF.QUAD_V2[9].OUT_LC[0]: R0.F1.B26 inv 0
	INT:BUF.QUAD_V3[0].OUT_LC[2]: R0.F9.B25 inv 0
	INT:BUF.QUAD_V3[10].OUT_LC[3]: R0.F12.B23 inv 0
	INT:BUF.QUAD_V3[2].OUT_LC[3]: R0.F13.B25 inv 0
	INT:BUF.QUAD_V3[4].OUT_LC[0]: R0.F0.B23 inv 0
	INT:BUF.QUAD_V3[6].OUT_LC[1]: R0.F4.B23 inv 0
	INT:BUF.QUAD_V3[8].OUT_LC[2]: R0.F8.B23 inv 0
	INT:BUF.QUAD_V4[11].OUT_LC[1]: R0.F5.B25 inv 0
	INT:BUF.QUAD_V4[1].OUT_LC[0]: R0.F1.B23 inv 0
	INT:BUF.QUAD_V4[3].OUT_LC[1]: R0.F5.B23 inv 0
	INT:BUF.QUAD_V4[5].OUT_LC[2]: R0.F9.B23 inv 0
	INT:BUF.QUAD_V4[7].OUT_LC[3]: R0.F13.B23 inv 0
	INT:BUF.QUAD_V4[9].OUT_LC[0]: R0.F1.B25 inv 0
	INT:INV.IMUX_IO_ICLK_OPTINV: R0.F9.B35 inv 0
	INT:INV.IMUX_IO_OCLK_OPTINV: R0.F14.B35 inv 0
	INT:MUX.IMUX_CE: R0.F10.B36 R0.F10.B37 R0.F11.B36 R0.F11.B37
		0001: GLOBAL[0]
		0011: GLOBAL[2]
		0101: GLOBAL[4]
		0111: GLOBAL[6]
		1001: LOCAL_0[2]
		1011: LOCAL_0[5]
		1101: LOCAL_1[2]
		1111: LOCAL_1[5]
		0000: NONE
	INT:MUX.IMUX_IO_DOUT0[0]: R0.F4.B34 R0.F4.B35 R0.F5.B34 R0.F5.B35
		0001: LOCAL_0[0]
		0011: LOCAL_0[2]
		0101: LOCAL_0[4]
		0111: LOCAL_0[6]
		1001: LOCAL_1[1]
		1011: LOCAL_1[3]
		1101: LOCAL_1[5]
		1111: LOCAL_1[7]
		0000: NONE
	INT:MUX.IMUX_IO_DOUT0[1]: R0.F11.B34 R0.F11.B35 R0.F10.B34 R0.F10.B35
		0001: LOCAL_0[1]
		0011: LOCAL_0[3]
		0101: LOCAL_0[5]
		0111: LOCAL_0[7]
		1001: LOCAL_1[0]
		1011: LOCAL_1[2]
		1101: LOCAL_1[4]
		1111: LOCAL_1[6]
		0000: NONE
	INT:MUX.IMUX_IO_DOUT1[0]: R0.F8.B33 R0.F8.B32 R0.F9.B32 R0.F9.B33
		0001: LOCAL_0[1]
		0011: LOCAL_0[3]
		0101: LOCAL_0[5]
		0111: LOCAL_0[7]
		1001: LOCAL_1[0]
		1011: LOCAL_1[2]
		1101: LOCAL_1[4]
		1111: LOCAL_1[6]
		0000: NONE
	INT:MUX.IMUX_IO_DOUT1[1]: R0.F15.B33 R0.F15.B32 R0.F14.B32 R0.F14.B33
		0001: LOCAL_0[0]
		0011: LOCAL_0[2]
		0101: LOCAL_0[4]
		0111: LOCAL_0[6]
		1001: LOCAL_1[1]
		1011: LOCAL_1[3]
		1101: LOCAL_1[5]
		1111: LOCAL_1[7]
		0000: NONE
	INT:MUX.IMUX_IO_EXTRA: R0.F5.B36 R0.F5.B37 R0.F4.B36 R0.F4.B37
		0001: LOCAL_0[1]
		0011: LOCAL_0[3]
		0101: LOCAL_0[5]
		0111: LOCAL_0[7]
		1001: LOCAL_1[0]
		1011: LOCAL_1[2]
		1101: LOCAL_1[4]
		1111: LOCAL_1[6]
		0000: NONE
	INT:MUX.IMUX_IO_ICLK: R0.F8.B35 R0.F8.B36 R0.F8.B34 R0.F9.B34 R0.F9.B37
		00001: GLOBAL[0]
		00011: GLOBAL[1]
		00101: GLOBAL[2]
		00111: GLOBAL[3]
		01001: GLOBAL[4]
		01011: GLOBAL[5]
		01101: GLOBAL[6]
		01111: GLOBAL[7]
		10001: LOCAL_0[0]
		10011: LOCAL_0[3]
		10101: LOCAL_1[0]
		10111: LOCAL_1[3]
		00000: NONE
	INT:MUX.IMUX_IO_OCLK: R0.F15.B35 R0.F15.B36 R0.F15.B34 R0.F14.B34 R0.F14.B37
		00001: GLOBAL[0]
		00011: GLOBAL[1]
		00101: GLOBAL[2]
		00111: GLOBAL[3]
		01001: GLOBAL[4]
		01011: GLOBAL[5]
		01101: GLOBAL[6]
		01111: GLOBAL[7]
		10001: LOCAL_0[1]
		10011: LOCAL_0[4]
		10101: LOCAL_1[1]
		10111: LOCAL_1[4]
		00000: NONE
	INT:MUX.IMUX_IO_OE[0]: R0.F4.B33 R0.F4.B32 R0.F5.B32 R0.F5.B33
		0001: LOCAL_0[1]
		0011: LOCAL_0[3]
		0101: LOCAL_0[5]
		0111: LOCAL_0[7]
		1001: LOCAL_1[0]
		1011: LOCAL_1[2]
		1101: LOCAL_1[4]
		1111: LOCAL_1[6]
		0000: NONE
	INT:MUX.IMUX_IO_OE[1]: R0.F11.B33 R0.F11.B32 R0.F10.B32 R0.F10.B33
		0001: LOCAL_0[0]
		0011: LOCAL_0[2]
		0101: LOCAL_0[4]
		0111: LOCAL_0[6]
		1001: LOCAL_1[1]
		1011: LOCAL_1[3]
		1101: LOCAL_1[5]
		1111: LOCAL_1[7]
		0000: NONE
	INT:MUX.LOCAL_0[0]: R0.F1.B18 R0.F0.B16 R0.F1.B16 R0.F1.B17 R0.F1.B19
		01111: LONG_V12[1]
		10101: LONG_V4[1]
		10001: LONG_V8[1]
		00000: NONE
		01001: OUT_LC_EN[0]
		01101: OUT_LC_N[0]
		00011: OUT_LC_WN[0]
		00111: QUAD_H0[0]
		01011: QUAD_H2[0]
		11111: QUAD_V1[4]
		10111: QUAD_V2[1]
		11011: QUAD_V2[9]
		10011: QUAD_V3[4]
		11001: QUAD_V4[1]
		11101: QUAD_V4[9]
	INT:MUX.LOCAL_0[1]: R0.F0.B18 R0.F0.B20 R0.F1.B20 R0.F0.B17 R0.F0.B19
		01111: LONG_V12[0]
		10101: LONG_V4[0]
		10001: LONG_V8[0]
		00000: NONE
		01001: OUT_LC_EN[1]
		01101: OUT_LC_N[1]
		00011: OUT_LC_WN[1]
		00111: QUAD_H0[1]
		01011: QUAD_H2[1]
		11111: QUAD_V1[5]
		10111: QUAD_V2[0]
		11011: QUAD_V2[8]
		10011: QUAD_V3[5]
		11001: QUAD_V4[0]
		11101: QUAD_V4[8]
	INT:MUX.LOCAL_0[2]: R0.F2.B18 R0.F3.B16 R0.F2.B16 R0.F2.B17 R0.F2.B19
		01111: LONG_V11[0]
		10101: LONG_V3[0]
		10001: LONG_V7[0]
		00000: NONE
		01001: OUT_LC_EN[2]
		01101: OUT_LC_N[2]
		00011: OUT_LC_WN[2]
		00111: QUAD_H0[2]
		01011: QUAD_H2[2]
		11111: QUAD_V1[6]
		11011: QUAD_V2[11]
		10111: QUAD_V2[3]
		10011: QUAD_V3[6]
		11101: QUAD_V4[11]
		11001: QUAD_V4[3]
	INT:MUX.LOCAL_0[3]: R0.F3.B18 R0.F3.B20 R0.F2.B20 R0.F3.B17 R0.F3.B19
		01111: LONG_V11[1]
		10101: LONG_V3[1]
		10001: LONG_V7[1]
		00000: NONE
		01001: OUT_LC_EN[3]
		01101: OUT_LC_N[3]
		00011: OUT_LC_WN[3]
		00111: QUAD_H0[3]
		01011: QUAD_H2[3]
		11111: QUAD_V1[7]
		11011: QUAD_V2[10]
		10111: QUAD_V2[2]
		10011: QUAD_V3[7]
		11101: QUAD_V4[10]
		11001: QUAD_V4[2]
	INT:MUX.LOCAL_0[4]: R0.F5.B18 R0.F4.B16 R0.F5.B16 R0.F5.B17 R0.F5.B19
		01111: LONG_V10[1]
		10101: LONG_V2[1]
		10001: LONG_V6[1]
		00000: NONE
		01001: OUT_LC_EN[4]
		01101: OUT_LC_N[4]
		00011: OUT_LC_WN[4]
		00111: QUAD_H1[0]
		01011: QUAD_H3[0]
		11011: QUAD_V1[0]
		11111: QUAD_V1[8]
		10111: QUAD_V2[5]
		11101: QUAD_V3[0]
		10011: QUAD_V3[8]
		11001: QUAD_V4[5]
	INT:MUX.LOCAL_0[5]: R0.F4.B18 R0.F4.B20 R0.F5.B20 R0.F4.B17 R0.F4.B19
		01111: LONG_V10[0]
		10101: LONG_V2[0]
		10001: LONG_V6[0]
		00000: NONE
		01001: OUT_LC_EN[5]
		01101: OUT_LC_N[5]
		00011: OUT_LC_WN[5]
		00111: QUAD_H1[1]
		01011: QUAD_H3[1]
		11011: QUAD_V1[1]
		11111: QUAD_V1[9]
		10111: QUAD_V2[4]
		11101: QUAD_V3[1]
		10011: QUAD_V3[9]
		11001: QUAD_V4[4]
	INT:MUX.LOCAL_0[6]: R0.F6.B18 R0.F7.B16 R0.F6.B16 R0.F6.B17 R0.F6.B19
		10101: LONG_V1[0]
		10001: LONG_V5[0]
		01111: LONG_V9[0]
		00000: NONE
		01001: OUT_LC_EN[6]
		01101: OUT_LC_N[6]
		00011: OUT_LC_WN[6]
		00111: QUAD_H1[2]
		01011: QUAD_H3[2]
		11111: QUAD_V1[10]
		11011: QUAD_V1[2]
		10111: QUAD_V2[7]
		10011: QUAD_V3[10]
		11101: QUAD_V3[2]
		11001: QUAD_V4[7]
	INT:MUX.LOCAL_0[7]: R0.F7.B18 R0.F7.B20 R0.F6.B20 R0.F7.B17 R0.F7.B19
		10101: LONG_V1[1]
		10001: LONG_V5[1]
		01111: LONG_V9[1]
		00000: NONE
		01001: OUT_LC_EN[7]
		01101: OUT_LC_N[7]
		00011: OUT_LC_WN[7]
		00111: QUAD_H1[3]
		01011: QUAD_H3[3]
		11111: QUAD_V1[11]
		11011: QUAD_V1[3]
		10111: QUAD_V2[6]
		10011: QUAD_V3[11]
		11101: QUAD_V3[3]
		11001: QUAD_V4[6]
	INT:MUX.LOCAL_1[0]: R0.F9.B18 R0.F8.B16 R0.F9.B16 R0.F9.B17 R0.F9.B19
		01111: LONG_V12[1]
		10101: LONG_V4[1]
		10001: LONG_V8[1]
		00000: NONE
		01001: OUT_LC_EN[0]
		01101: OUT_LC_N[0]
		00011: OUT_LC_WN[0]
		00111: QUAD_H0[0]
		01011: QUAD_H2[0]
		11111: QUAD_V1[4]
		10111: QUAD_V2[1]
		11011: QUAD_V2[9]
		10011: QUAD_V3[4]
		11001: QUAD_V4[1]
		11101: QUAD_V4[9]
	INT:MUX.LOCAL_1[1]: R0.F8.B18 R0.F8.B20 R0.F9.B20 R0.F8.B17 R0.F8.B19
		01111: LONG_V12[0]
		10101: LONG_V4[0]
		10001: LONG_V8[0]
		00000: NONE
		01001: OUT_LC_EN[1]
		01101: OUT_LC_N[1]
		00011: OUT_LC_WN[1]
		00111: QUAD_H0[1]
		01011: QUAD_H2[1]
		11111: QUAD_V1[5]
		10111: QUAD_V2[0]
		11011: QUAD_V2[8]
		10011: QUAD_V3[5]
		11001: QUAD_V4[0]
		11101: QUAD_V4[8]
	INT:MUX.LOCAL_1[2]: R0.F10.B18 R0.F11.B16 R0.F10.B16 R0.F10.B17 R0.F10.B19
		01111: LONG_V11[0]
		10101: LONG_V3[0]
		10001: LONG_V7[0]
		00000: NONE
		01001: OUT_LC_EN[2]
		01101: OUT_LC_N[2]
		00011: OUT_LC_WN[2]
		00111: QUAD_H0[2]
		01011: QUAD_H2[2]
		11111: QUAD_V1[6]
		11011: QUAD_V2[11]
		10111: QUAD_V2[3]
		10011: QUAD_V3[6]
		11101: QUAD_V4[11]
		11001: QUAD_V4[3]
	INT:MUX.LOCAL_1[3]: R0.F11.B18 R0.F11.B20 R0.F10.B20 R0.F11.B17 R0.F11.B19
		01111: LONG_V11[1]
		10101: LONG_V3[1]
		10001: LONG_V7[1]
		00000: NONE
		01001: OUT_LC_EN[3]
		01101: OUT_LC_N[3]
		00011: OUT_LC_WN[3]
		00111: QUAD_H0[3]
		01011: QUAD_H2[3]
		11111: QUAD_V1[7]
		11011: QUAD_V2[10]
		10111: QUAD_V2[2]
		10011: QUAD_V3[7]
		11101: QUAD_V4[10]
		11001: QUAD_V4[2]
	INT:MUX.LOCAL_1[4]: R0.F13.B18 R0.F12.B16 R0.F13.B16 R0.F13.B17 R0.F13.B19
		01111: LONG_V10[1]
		10101: LONG_V2[1]
		10001: LONG_V6[1]
		00000: NONE
		01001: OUT_LC_EN[4]
		01101: OUT_LC_N[4]
		00011: OUT_LC_WN[4]
		00111: QUAD_H1[0]
		01011: QUAD_H3[0]
		11011: QUAD_V1[0]
		11111: QUAD_V1[8]
		10111: QUAD_V2[5]
		11101: QUAD_V3[0]
		10011: QUAD_V3[8]
		11001: QUAD_V4[5]
	INT:MUX.LOCAL_1[5]: R0.F12.B18 R0.F12.B20 R0.F13.B20 R0.F12.B17 R0.F12.B19
		01111: LONG_V10[0]
		10101: LONG_V2[0]
		10001: LONG_V6[0]
		00000: NONE
		01001: OUT_LC_EN[5]
		01101: OUT_LC_N[5]
		00011: OUT_LC_WN[5]
		00111: QUAD_H1[1]
		01011: QUAD_H3[1]
		11011: QUAD_V1[1]
		11111: QUAD_V1[9]
		10111: QUAD_V2[4]
		11101: QUAD_V3[1]
		10011: QUAD_V3[9]
		11001: QUAD_V4[4]
	INT:MUX.LOCAL_1[6]: R0.F14.B18 R0.F15.B16 R0.F14.B16 R0.F14.B17 R0.F14.B19
		10101: LONG_V1[0]
		10001: LONG_V5[0]
		01111: LONG_V9[0]
		00000: NONE
		01001: OUT_LC_EN[6]
		01101: OUT_LC_N[6]
		00011: OUT_LC_WN[6]
		00111: QUAD_H1[2]
		01011: QUAD_H3[2]
		11111: QUAD_V1[10]
		11011: QUAD_V1[2]
		10111: QUAD_V2[7]
		10011: QUAD_V3[10]
		11101: QUAD_V3[2]
		11001: QUAD_V4[7]
	INT:MUX.LOCAL_1[7]: R0.F15.B18 R0.F15.B20 R0.F14.B20 R0.F15.B17 R0.F15.B19
		10101: LONG_V1[1]
		10001: LONG_V5[1]
		01111: LONG_V9[1]
		00000: NONE
		01001: OUT_LC_EN[7]
		01101: OUT_LC_N[7]
		00011: OUT_LC_WN[7]
		00111: QUAD_H1[3]
		01011: QUAD_H3[3]
		11111: QUAD_V1[11]
		11011: QUAD_V1[3]
		10111: QUAD_V2[6]
		10011: QUAD_V3[11]
		11101: QUAD_V3[3]
		11001: QUAD_V4[6]
	INT:MUX.QUAD_H0[0]: R0.F1.B35 R0.F1.B36
		00: NONE
		01: QUAD_H4[0]
		10: QUAD_V2[0]
		11: QUAD_V4[0]
	INT:MUX.QUAD_H0[1]: R0.F2.B35 R0.F2.B36
		00: NONE
		01: QUAD_H4[1]
		10: QUAD_V2[6]
		11: QUAD_V4[6]
	INT:MUX.QUAD_H0[2]: R0.F6.B35 R0.F6.B36
		00: NONE
		01: QUAD_H4[2]
		10: QUAD_V1[1]
		11: QUAD_V3[1]
	INT:MUX.QUAD_H0[3]: R0.F13.B35 R0.F13.B36
		00: NONE
		01: QUAD_H4[3]
		10: QUAD_V1[7]
		11: QUAD_V3[7]
	INT:MUX.QUAD_H4[0]: R0.F0.B34 R0.F0.B33
		00: NONE
		01: QUAD_H0[0]
		10: QUAD_V2[0]
		11: QUAD_V4[0]
	INT:MUX.QUAD_H4[1]: R0.F3.B34 R0.F3.B33
		00: NONE
		01: QUAD_H0[1]
		10: QUAD_V2[6]
		11: QUAD_V4[6]
	INT:MUX.QUAD_H4[2]: R0.F7.B34 R0.F7.B33
		00: NONE
		01: QUAD_H0[2]
		10: QUAD_V1[1]
		11: QUAD_V3[1]
	INT:MUX.QUAD_H4[3]: R0.F12.B34 R0.F12.B33
		00: NONE
		01: QUAD_H0[3]
		10: QUAD_V1[7]
		11: QUAD_V3[7]
	INT:MUX.QUAD_V1[1]: R0.F6.B33 R0.F6.B34
		00: NONE
		01: QUAD_H0[2]
		10: QUAD_H4[2]
		11: QUAD_V3[1]
	INT:MUX.QUAD_V1[7]: R0.F13.B33 R0.F13.B34
		00: NONE
		01: QUAD_H0[3]
		10: QUAD_H4[3]
		11: QUAD_V3[7]
	INT:MUX.QUAD_V2[0]: R0.F1.B33 R0.F1.B34
		00: NONE
		01: QUAD_H0[0]
		10: QUAD_H4[0]
		11: QUAD_V4[0]
	INT:MUX.QUAD_V2[6]: R0.F2.B33 R0.F2.B34
		00: NONE
		01: QUAD_H0[1]
		10: QUAD_H4[1]
		11: QUAD_V4[6]
	INT:MUX.QUAD_V3[1]: R0.F7.B35 R0.F7.B36
		00: NONE
		11: QUAD_H0[2]
		01: QUAD_H4[2]
		10: QUAD_V1[1]
	INT:MUX.QUAD_V3[7]: R0.F12.B35 R0.F12.B36
		00: NONE
		11: QUAD_H0[3]
		01: QUAD_H4[3]
		10: QUAD_V1[7]
	INT:MUX.QUAD_V4[0]: R0.F0.B35 R0.F0.B36
		00: NONE
		11: QUAD_H0[0]
		01: QUAD_H4[0]
		10: QUAD_V2[0]
	INT:MUX.QUAD_V4[6]: R0.F3.B35 R0.F3.B36
		00: NONE
		11: QUAD_H0[1]
		01: QUAD_H4[1]
		10: QUAD_V2[6]
	IO0:PIN_TYPE: R0.F4.B5 R0.F4.B4 R0.F0.B4 R0.F0.B5 R0.F2.B4 R0.F2.B5 inv 000000
	IO1:PIN_TYPE: R0.F15.B5 R0.F15.B4 R0.F11.B4 R0.F11.B5 R0.F13.B4 R0.F13.B5 inv 000000
}

bstile IOI_N_L08 {
	INT:BUF.LONG_V10[1].OUT_LC[2]: R0.F9.B4 inv 0
	INT:BUF.LONG_V11[0].OUT_LC[1]: R0.F6.B4 inv 0
	INT:BUF.LONG_V12[1].OUT_LC[0]: R0.F1.B5 inv 0
	INT:BUF.LONG_V1[0].OUT_LC[3]: R0.F14.B5 inv 0
	INT:BUF.LONG_V2[1].OUT_LC[2]: R0.F8.B4 inv 0
	INT:BUF.LONG_V3[0].OUT_LC[1]: R0.F7.B4 inv 0
	INT:BUF.LONG_V4[1].OUT_LC[0]: R0.F5.B5 inv 0
	INT:BUF.LONG_V5[0].OUT_LC[3]: R0.F12.B5 inv 0
	INT:BUF.LONG_V6[1].OUT_LC[2]: R0.F9.B5 inv 0
	INT:BUF.LONG_V7[0].OUT_LC[1]: R0.F6.B5 inv 0
	INT:BUF.LONG_V8[1].OUT_LC[0]: R0.F3.B5 inv 0
	INT:BUF.LONG_V9[0].OUT_LC[3]: R0.F10.B5 inv 0
	INT:BUF.QUAD_H0[0].OUT_LC[0]: R0.F2.B25 inv 0
	INT:BUF.QUAD_H0[1].OUT_LC[1]: R0.F6.B25 inv 0
	INT:BUF.QUAD_H0[2].OUT_LC[2]: R0.F10.B25 inv 0
	INT:BUF.QUAD_H0[3].OUT_LC[3]: R0.F14.B25 inv 0
	INT:BUF.QUAD_H1[0].OUT_LC[0]: R0.F3.B23 inv 0
	INT:BUF.QUAD_H1[1].OUT_LC[1]: R0.F7.B23 inv 0
	INT:BUF.QUAD_H1[2].OUT_LC[2]: R0.F11.B23 inv 0
	INT:BUF.QUAD_H1[3].OUT_LC[3]: R0.F15.B23 inv 0
	INT:BUF.QUAD_H2[0].OUT_LC[0]: R0.F3.B25 inv 0
	INT:BUF.QUAD_H2[1].OUT_LC[1]: R0.F7.B25 inv 0
	INT:BUF.QUAD_H2[2].OUT_LC[2]: R0.F11.B25 inv 0
	INT:BUF.QUAD_H2[3].OUT_LC[3]: R0.F15.B25 inv 0
	INT:BUF.QUAD_H3[0].OUT_LC[0]: R0.F2.B26 inv 0
	INT:BUF.QUAD_H3[1].OUT_LC[1]: R0.F6.B26 inv 0
	INT:BUF.QUAD_H3[2].OUT_LC[2]: R0.F10.B26 inv 0
	INT:BUF.QUAD_H3[3].OUT_LC[3]: R0.F14.B26 inv 0
	INT:BUF.QUAD_V1[0].OUT_LC[2]: R0.F9.B26 inv 0
	INT:BUF.QUAD_V1[10].OUT_LC[3]: R0.F14.B23 inv 0
	INT:BUF.QUAD_V1[2].OUT_LC[3]: R0.F13.B26 inv 0
	INT:BUF.QUAD_V1[4].OUT_LC[0]: R0.F2.B23 inv 0
	INT:BUF.QUAD_V1[6].OUT_LC[1]: R0.F6.B23 inv 0
	INT:BUF.QUAD_V1[8].OUT_LC[2]: R0.F10.B23 inv 0
	INT:BUF.QUAD_V2[11].OUT_LC[1]: R0.F5.B26 inv 0
	INT:BUF.QUAD_V2[1].OUT_LC[0]: R0.F0.B25 inv 0
	INT:BUF.QUAD_V2[3].OUT_LC[1]: R0.F4.B25 inv 0
	INT:BUF.QUAD_V2[5].OUT_LC[2]: R0.F8.B25 inv 0
	INT:BUF.QUAD_V2[7].OUT_LC[3]: R0.F12.B25 inv 0
	INT:BUF.QUAD_V2[9].OUT_LC[0]: R0.F1.B26 inv 0
	INT:BUF.QUAD_V3[0].OUT_LC[2]: R0.F9.B25 inv 0
	INT:BUF.QUAD_V3[10].OUT_LC[3]: R0.F12.B23 inv 0
	INT:BUF.QUAD_V3[2].OUT_LC[3]: R0.F13.B25 inv 0
	INT:BUF.QUAD_V3[4].OUT_LC[0]: R0.F0.B23 inv 0
	INT:BUF.QUAD_V3[6].OUT_LC[1]: R0.F4.B23 inv 0
	INT:BUF.QUAD_V3[8].OUT_LC[2]: R0.F8.B23 inv 0
	INT:BUF.QUAD_V4[11].OUT_LC[1]: R0.F5.B25 inv 0
	INT:BUF.QUAD_V4[1].OUT_LC[0]: R0.F1.B23 inv 0
	INT:BUF.QUAD_V4[3].OUT_LC[1]: R0.F5.B23 inv 0
	INT:BUF.QUAD_V4[5].OUT_LC[2]: R0.F9.B23 inv 0
	INT:BUF.QUAD_V4[7].OUT_LC[3]: R0.F13.B23 inv 0
	INT:BUF.QUAD_V4[9].OUT_LC[0]: R0.F1.B25 inv 0
	INT:INV.IMUX_IO_ICLK_OPTINV: R0.F9.B35 inv 0
	INT:INV.IMUX_IO_OCLK_OPTINV: R0.F14.B35 inv 0
	INT:MUX.IMUX_CE: R0.F10.B36 R0.F10.B37 R0.F11.B36 R0.F11.B37
		0001: GLOBAL[1]
		0011: GLOBAL[3]
		0101: GLOBAL[5]
		0111: GLOBAL[7]
		1001: LOCAL_0[2]
		1011: LOCAL_0[5]
		1101: LOCAL_1[2]
		1111: LOCAL_1[5]
		0000: NONE
	INT:MUX.IMUX_IO_DOUT0[0]: R0.F4.B34 R0.F4.B35 R0.F5.B34 R0.F5.B35
		0001: LOCAL_0[0]
		0011: LOCAL_0[2]
		0101: LOCAL_0[4]
		0111: LOCAL_0[6]
		1001: LOCAL_1[1]
		1011: LOCAL_1[3]
		1101: LOCAL_1[5]
		1111: LOCAL_1[7]
		0000: NONE
	INT:MUX.IMUX_IO_DOUT0[1]: R0.F11.B34 R0.F11.B35 R0.F10.B34 R0.F10.B35
		0001: LOCAL_0[1]
		0011: LOCAL_0[3]
		0101: LOCAL_0[5]
		0111: LOCAL_0[7]
		1001: LOCAL_1[0]
		1011: LOCAL_1[2]
		1101: LOCAL_1[4]
		1111: LOCAL_1[6]
		0000: NONE
	INT:MUX.IMUX_IO_DOUT1[0]: R0.F8.B33 R0.F8.B32 R0.F9.B32 R0.F9.B33
		0001: LOCAL_0[1]
		0011: LOCAL_0[3]
		0101: LOCAL_0[5]
		0111: LOCAL_0[7]
		1001: LOCAL_1[0]
		1011: LOCAL_1[2]
		1101: LOCAL_1[4]
		1111: LOCAL_1[6]
		0000: NONE
	INT:MUX.IMUX_IO_DOUT1[1]: R0.F15.B33 R0.F15.B32 R0.F14.B32 R0.F14.B33
		0001: LOCAL_0[0]
		0011: LOCAL_0[2]
		0101: LOCAL_0[4]
		0111: LOCAL_0[6]
		1001: LOCAL_1[1]
		1011: LOCAL_1[3]
		1101: LOCAL_1[5]
		1111: LOCAL_1[7]
		0000: NONE
	INT:MUX.IMUX_IO_EXTRA: R0.F5.B36 R0.F5.B37 R0.F4.B36 R0.F4.B37
		0001: LOCAL_0[1]
		0011: LOCAL_0[3]
		0101: LOCAL_0[5]
		0111: LOCAL_0[7]
		1001: LOCAL_1[0]
		1011: LOCAL_1[2]
		1101: LOCAL_1[4]
		1111: LOCAL_1[6]
		0000: NONE
	INT:MUX.IMUX_IO_ICLK: R0.F8.B35 R0.F8.B36 R0.F8.B34 R0.F9.B34 R0.F9.B37
		00001: GLOBAL[0]
		00011: GLOBAL[1]
		00101: GLOBAL[2]
		00111: GLOBAL[3]
		01001: GLOBAL[4]
		01011: GLOBAL[5]
		01101: GLOBAL[6]
		01111: GLOBAL[7]
		10001: LOCAL_0[0]
		10011: LOCAL_0[3]
		10101: LOCAL_1[0]
		10111: LOCAL_1[3]
		00000: NONE
	INT:MUX.IMUX_IO_OCLK: R0.F15.B35 R0.F15.B36 R0.F15.B34 R0.F14.B34 R0.F14.B37
		00001: GLOBAL[0]
		00011: GLOBAL[1]
		00101: GLOBAL[2]
		00111: GLOBAL[3]
		01001: GLOBAL[4]
		01011: GLOBAL[5]
		01101: GLOBAL[6]
		01111: GLOBAL[7]
		10001: LOCAL_0[1]
		10011: LOCAL_0[4]
		10101: LOCAL_1[1]
		10111: LOCAL_1[4]
		00000: NONE
	INT:MUX.IMUX_IO_OE[0]: R0.F4.B33 R0.F4.B32 R0.F5.B32 R0.F5.B33
		0001: LOCAL_0[1]
		0011: LOCAL_0[3]
		0101: LOCAL_0[5]
		0111: LOCAL_0[7]
		1001: LOCAL_1[0]
		1011: LOCAL_1[2]
		1101: LOCAL_1[4]
		1111: LOCAL_1[6]
		0000: NONE
	INT:MUX.IMUX_IO_OE[1]: R0.F11.B33 R0.F11.B32 R0.F10.B32 R0.F10.B33
		0001: LOCAL_0[0]
		0011: LOCAL_0[2]
		0101: LOCAL_0[4]
		0111: LOCAL_0[6]
		1001: LOCAL_1[1]
		1011: LOCAL_1[3]
		1101: LOCAL_1[5]
		1111: LOCAL_1[7]
		0000: NONE
	INT:MUX.LOCAL_0[0]: R0.F1.B18 R0.F0.B16 R0.F1.B16 R0.F1.B17 R0.F1.B19
		01111: LONG_V12[1]
		10101: LONG_V4[1]
		10001: LONG_V8[1]
		00000: NONE
		01001: OUT_LC_EN[0]
		01101: OUT_LC_N[0]
		00011: OUT_LC_WN[0]
		00111: QUAD_H0[0]
		01011: QUAD_H2[0]
		11111: QUAD_V1[4]
		10111: QUAD_V2[1]
		11011: QUAD_V2[9]
		10011: QUAD_V3[4]
		11001: QUAD_V4[1]
		11101: QUAD_V4[9]
	INT:MUX.LOCAL_0[1]: R0.F0.B18 R0.F0.B20 R0.F1.B20 R0.F0.B17 R0.F0.B19
		01111: LONG_V12[0]
		10101: LONG_V4[0]
		10001: LONG_V8[0]
		00000: NONE
		01001: OUT_LC_EN[1]
		01101: OUT_LC_N[1]
		00011: OUT_LC_WN[1]
		00111: QUAD_H0[1]
		01011: QUAD_H2[1]
		11111: QUAD_V1[5]
		10111: QUAD_V2[0]
		11011: QUAD_V2[8]
		10011: QUAD_V3[5]
		11001: QUAD_V4[0]
		11101: QUAD_V4[8]
	INT:MUX.LOCAL_0[2]: R0.F2.B18 R0.F3.B16 R0.F2.B16 R0.F2.B17 R0.F2.B19
		01111: LONG_V11[0]
		10101: LONG_V3[0]
		10001: LONG_V7[0]
		00000: NONE
		01001: OUT_LC_EN[2]
		01101: OUT_LC_N[2]
		00011: OUT_LC_WN[2]
		00111: QUAD_H0[2]
		01011: QUAD_H2[2]
		11111: QUAD_V1[6]
		11011: QUAD_V2[11]
		10111: QUAD_V2[3]
		10011: QUAD_V3[6]
		11101: QUAD_V4[11]
		11001: QUAD_V4[3]
	INT:MUX.LOCAL_0[3]: R0.F3.B18 R0.F3.B20 R0.F2.B20 R0.F3.B17 R0.F3.B19
		01111: LONG_V11[1]
		10101: LONG_V3[1]
		10001: LONG_V7[1]
		00000: NONE
		01001: OUT_LC_EN[3]
		01101: OUT_LC_N[3]
		00011: OUT_LC_WN[3]
		00111: QUAD_H0[3]
		01011: QUAD_H2[3]
		11111: QUAD_V1[7]
		11011: QUAD_V2[10]
		10111: QUAD_V2[2]
		10011: QUAD_V3[7]
		11101: QUAD_V4[10]
		11001: QUAD_V4[2]
	INT:MUX.LOCAL_0[4]: R0.F5.B18 R0.F4.B16 R0.F5.B16 R0.F5.B17 R0.F5.B19
		01111: LONG_V10[1]
		10101: LONG_V2[1]
		10001: LONG_V6[1]
		00000: NONE
		01001: OUT_LC_EN[4]
		01101: OUT_LC_N[4]
		00011: OUT_LC_WN[4]
		00111: QUAD_H1[0]
		01011: QUAD_H3[0]
		11011: QUAD_V1[0]
		11111: QUAD_V1[8]
		10111: QUAD_V2[5]
		11101: QUAD_V3[0]
		10011: QUAD_V3[8]
		11001: QUAD_V4[5]
	INT:MUX.LOCAL_0[5]: R0.F4.B18 R0.F4.B20 R0.F5.B20 R0.F4.B17 R0.F4.B19
		01111: LONG_V10[0]
		10101: LONG_V2[0]
		10001: LONG_V6[0]
		00000: NONE
		01001: OUT_LC_EN[5]
		01101: OUT_LC_N[5]
		00011: OUT_LC_WN[5]
		00111: QUAD_H1[1]
		01011: QUAD_H3[1]
		11011: QUAD_V1[1]
		11111: QUAD_V1[9]
		10111: QUAD_V2[4]
		11101: QUAD_V3[1]
		10011: QUAD_V3[9]
		11001: QUAD_V4[4]
	INT:MUX.LOCAL_0[6]: R0.F6.B18 R0.F7.B16 R0.F6.B16 R0.F6.B17 R0.F6.B19
		10101: LONG_V1[0]
		10001: LONG_V5[0]
		01111: LONG_V9[0]
		00000: NONE
		01001: OUT_LC_EN[6]
		01101: OUT_LC_N[6]
		00011: OUT_LC_WN[6]
		00111: QUAD_H1[2]
		01011: QUAD_H3[2]
		11111: QUAD_V1[10]
		11011: QUAD_V1[2]
		10111: QUAD_V2[7]
		10011: QUAD_V3[10]
		11101: QUAD_V3[2]
		11001: QUAD_V4[7]
	INT:MUX.LOCAL_0[7]: R0.F7.B18 R0.F7.B20 R0.F6.B20 R0.F7.B17 R0.F7.B19
		10101: LONG_V1[1]
		10001: LONG_V5[1]
		01111: LONG_V9[1]
		00000: NONE
		01001: OUT_LC_EN[7]
		01101: OUT_LC_N[7]
		00011: OUT_LC_WN[7]
		00111: QUAD_H1[3]
		01011: QUAD_H3[3]
		11111: QUAD_V1[11]
		11011: QUAD_V1[3]
		10111: QUAD_V2[6]
		10011: QUAD_V3[11]
		11101: QUAD_V3[3]
		11001: QUAD_V4[6]
	INT:MUX.LOCAL_1[0]: R0.F9.B18 R0.F8.B16 R0.F9.B16 R0.F9.B17 R0.F9.B19
		01111: LONG_V12[1]
		10101: LONG_V4[1]
		10001: LONG_V8[1]
		00000: NONE
		01001: OUT_LC_EN[0]
		01101: OUT_LC_N[0]
		00011: OUT_LC_WN[0]
		00111: QUAD_H0[0]
		01011: QUAD_H2[0]
		11111: QUAD_V1[4]
		10111: QUAD_V2[1]
		11011: QUAD_V2[9]
		10011: QUAD_V3[4]
		11001: QUAD_V4[1]
		11101: QUAD_V4[9]
	INT:MUX.LOCAL_1[1]: R0.F8.B18 R0.F8.B20 R0.F9.B20 R0.F8.B17 R0.F8.B19
		01111: LONG_V12[0]
		10101: LONG_V4[0]
		10001: LONG_V8[0]
		00000: NONE
		01001: OUT_LC_EN[1]
		01101: OUT_LC_N[1]
		00011: OUT_LC_WN[1]
		00111: QUAD_H0[1]
		01011: QUAD_H2[1]
		11111: QUAD_V1[5]
		10111: QUAD_V2[0]
		11011: QUAD_V2[8]
		10011: QUAD_V3[5]
		11001: QUAD_V4[0]
		11101: QUAD_V4[8]
	INT:MUX.LOCAL_1[2]: R0.F10.B18 R0.F11.B16 R0.F10.B16 R0.F10.B17 R0.F10.B19
		01111: LONG_V11[0]
		10101: LONG_V3[0]
		10001: LONG_V7[0]
		00000: NONE
		01001: OUT_LC_EN[2]
		01101: OUT_LC_N[2]
		00011: OUT_LC_WN[2]
		00111: QUAD_H0[2]
		01011: QUAD_H2[2]
		11111: QUAD_V1[6]
		11011: QUAD_V2[11]
		10111: QUAD_V2[3]
		10011: QUAD_V3[6]
		11101: QUAD_V4[11]
		11001: QUAD_V4[3]
	INT:MUX.LOCAL_1[3]: R0.F11.B18 R0.F11.B20 R0.F10.B20 R0.F11.B17 R0.F11.B19
		01111: LONG_V11[1]
		10101: LONG_V3[1]
		10001: LONG_V7[1]
		00000: NONE
		01001: OUT_LC_EN[3]
		01101: OUT_LC_N[3]
		00011: OUT_LC_WN[3]
		00111: QUAD_H0[3]
		01011: QUAD_H2[3]
		11111: QUAD_V1[7]
		11011: QUAD_V2[10]
		10111: QUAD_V2[2]
		10011: QUAD_V3[7]
		11101: QUAD_V4[10]
		11001: QUAD_V4[2]
	INT:MUX.LOCAL_1[4]: R0.F13.B18 R0.F12.B16 R0.F13.B16 R0.F13.B17 R0.F13.B19
		01111: LONG_V10[1]
		10101: LONG_V2[1]
		10001: LONG_V6[1]
		00000: NONE
		01001: OUT_LC_EN[4]
		01101: OUT_LC_N[4]
		00011: OUT_LC_WN[4]
		00111: QUAD_H1[0]
		01011: QUAD_H3[0]
		11011: QUAD_V1[0]
		11111: QUAD_V1[8]
		10111: QUAD_V2[5]
		11101: QUAD_V3[0]
		10011: QUAD_V3[8]
		11001: QUAD_V4[5]
	INT:MUX.LOCAL_1[5]: R0.F12.B18 R0.F12.B20 R0.F13.B20 R0.F12.B17 R0.F12.B19
		01111: LONG_V10[0]
		10101: LONG_V2[0]
		10001: LONG_V6[0]
		00000: NONE
		01001: OUT_LC_EN[5]
		01101: OUT_LC_N[5]
		00011: OUT_LC_WN[5]
		00111: QUAD_H1[1]
		01011: QUAD_H3[1]
		11011: QUAD_V1[1]
		11111: QUAD_V1[9]
		10111: QUAD_V2[4]
		11101: QUAD_V3[1]
		10011: QUAD_V3[9]
		11001: QUAD_V4[4]
	INT:MUX.LOCAL_1[6]: R0.F14.B18 R0.F15.B16 R0.F14.B16 R0.F14.B17 R0.F14.B19
		10101: LONG_V1[0]
		10001: LONG_V5[0]
		01111: LONG_V9[0]
		00000: NONE
		01001: OUT_LC_EN[6]
		01101: OUT_LC_N[6]
		00011: OUT_LC_WN[6]
		00111: QUAD_H1[2]
		01011: QUAD_H3[2]
		11111: QUAD_V1[10]
		11011: QUAD_V1[2]
		10111: QUAD_V2[7]
		10011: QUAD_V3[10]
		11101: QUAD_V3[2]
		11001: QUAD_V4[7]
	INT:MUX.LOCAL_1[7]: R0.F15.B18 R0.F15.B20 R0.F14.B20 R0.F15.B17 R0.F15.B19
		10101: LONG_V1[1]
		10001: LONG_V5[1]
		01111: LONG_V9[1]
		00000: NONE
		01001: OUT_LC_EN[7]
		01101: OUT_LC_N[7]
		00011: OUT_LC_WN[7]
		00111: QUAD_H1[3]
		01011: QUAD_H3[3]
		11111: QUAD_V1[11]
		11011: QUAD_V1[3]
		10111: QUAD_V2[6]
		10011: QUAD_V3[11]
		11101: QUAD_V3[3]
		11001: QUAD_V4[6]
	INT:MUX.QUAD_H0[0]: R0.F1.B35 R0.F1.B36
		00: NONE
		01: QUAD_H4[0]
		10: QUAD_V2[0]
		11: QUAD_V4[0]
	INT:MUX.QUAD_H0[1]: R0.F2.B35 R0.F2.B36
		00: NONE
		01: QUAD_H4[1]
		10: QUAD_V2[6]
		11: QUAD_V4[6]
	INT:MUX.QUAD_H0[2]: R0.F6.B35 R0.F6.B36
		00: NONE
		01: QUAD_H4[2]
		10: QUAD_V1[1]
		11: QUAD_V3[1]
	INT:MUX.QUAD_H0[3]: R0.F13.B35 R0.F13.B36
		00: NONE
		01: QUAD_H4[3]
		10: QUAD_V1[7]
		11: QUAD_V3[7]
	INT:MUX.QUAD_H4[0]: R0.F0.B34 R0.F0.B33
		00: NONE
		01: QUAD_H0[0]
		10: QUAD_V2[0]
		11: QUAD_V4[0]
	INT:MUX.QUAD_H4[1]: R0.F3.B34 R0.F3.B33
		00: NONE
		01: QUAD_H0[1]
		10: QUAD_V2[6]
		11: QUAD_V4[6]
	INT:MUX.QUAD_H4[2]: R0.F7.B34 R0.F7.B33
		00: NONE
		01: QUAD_H0[2]
		10: QUAD_V1[1]
		11: QUAD_V3[1]
	INT:MUX.QUAD_H4[3]: R0.F12.B34 R0.F12.B33
		00: NONE
		01: QUAD_H0[3]
		10: QUAD_V1[7]
		11: QUAD_V3[7]
	INT:MUX.QUAD_V1[1]: R0.F6.B33 R0.F6.B34
		00: NONE
		01: QUAD_H0[2]
		10: QUAD_H4[2]
		11: QUAD_V3[1]
	INT:MUX.QUAD_V1[7]: R0.F13.B33 R0.F13.B34
		00: NONE
		01: QUAD_H0[3]
		10: QUAD_H4[3]
		11: QUAD_V3[7]
	INT:MUX.QUAD_V2[0]: R0.F1.B33 R0.F1.B34
		00: NONE
		01: QUAD_H0[0]
		10: QUAD_H4[0]
		11: QUAD_V4[0]
	INT:MUX.QUAD_V2[6]: R0.F2.B33 R0.F2.B34
		00: NONE
		01: QUAD_H0[1]
		10: QUAD_H4[1]
		11: QUAD_V4[6]
	INT:MUX.QUAD_V3[1]: R0.F7.B35 R0.F7.B36
		00: NONE
		11: QUAD_H0[2]
		01: QUAD_H4[2]
		10: QUAD_V1[1]
	INT:MUX.QUAD_V3[7]: R0.F12.B35 R0.F12.B36
		00: NONE
		11: QUAD_H0[3]
		01: QUAD_H4[3]
		10: QUAD_V1[7]
	INT:MUX.QUAD_V4[0]: R0.F0.B35 R0.F0.B36
		00: NONE
		11: QUAD_H0[0]
		01: QUAD_H4[0]
		10: QUAD_V2[0]
	INT:MUX.QUAD_V4[6]: R0.F3.B35 R0.F3.B36
		00: NONE
		11: QUAD_H0[1]
		01: QUAD_H4[1]
		10: QUAD_V2[6]
	IO0:PIN_TYPE: R0.F4.B5 R0.F4.B4 R0.F0.B4 R0.F0.B5 R0.F2.B4 R0.F2.B5 inv 000000
	IO1:PIN_TYPE: R0.F15.B5 R0.F15.B4 R0.F11.B4 R0.F11.B5 R0.F13.B4 R0.F13.B5 inv 000000
}

bstile IOI_N_T04 {
	INT:BUF.LONG_V10[1].OUT_LC[2]: R0.F9.B4 inv 0
	INT:BUF.LONG_V11[0].OUT_LC[1]: R0.F6.B4 inv 0
	INT:BUF.LONG_V12[1].OUT_LC[0]: R0.F1.B5 inv 0
	INT:BUF.LONG_V1[0].OUT_LC[3]: R0.F14.B5 inv 0
	INT:BUF.LONG_V2[1].OUT_LC[2]: R0.F8.B4 inv 0
	INT:BUF.LONG_V3[0].OUT_LC[1]: R0.F7.B4 inv 0
	INT:BUF.LONG_V4[1].OUT_LC[0]: R0.F5.B5 inv 0
	INT:BUF.LONG_V5[0].OUT_LC[3]: R0.F12.B5 inv 0
	INT:BUF.LONG_V6[1].OUT_LC[2]: R0.F9.B5 inv 0
	INT:BUF.LONG_V7[0].OUT_LC[1]: R0.F6.B5 inv 0
	INT:BUF.LONG_V8[1].OUT_LC[0]: R0.F3.B5 inv 0
	INT:BUF.LONG_V9[0].OUT_LC[3]: R0.F10.B5 inv 0
	INT:BUF.QUAD_H0[0].OUT_LC[0]: R0.F2.B25 inv 0
	INT:BUF.QUAD_H0[1].OUT_LC[1]: R0.F6.B25 inv 0
	INT:BUF.QUAD_H0[2].OUT_LC[2]: R0.F10.B25 inv 0
	INT:BUF.QUAD_H0[3].OUT_LC[3]: R0.F14.B25 inv 0
	INT:BUF.QUAD_H1[0].OUT_LC[0]: R0.F3.B23 inv 0
	INT:BUF.QUAD_H1[1].OUT_LC[1]: R0.F7.B23 inv 0
	INT:BUF.QUAD_H1[2].OUT_LC[2]: R0.F11.B23 inv 0
	INT:BUF.QUAD_H1[3].OUT_LC[3]: R0.F15.B23 inv 0
	INT:BUF.QUAD_H2[0].OUT_LC[0]: R0.F3.B25 inv 0
	INT:BUF.QUAD_H2[1].OUT_LC[1]: R0.F7.B25 inv 0
	INT:BUF.QUAD_H2[2].OUT_LC[2]: R0.F11.B25 inv 0
	INT:BUF.QUAD_H2[3].OUT_LC[3]: R0.F15.B25 inv 0
	INT:BUF.QUAD_H3[0].OUT_LC[0]: R0.F2.B26 inv 0
	INT:BUF.QUAD_H3[1].OUT_LC[1]: R0.F6.B26 inv 0
	INT:BUF.QUAD_H3[2].OUT_LC[2]: R0.F10.B26 inv 0
	INT:BUF.QUAD_H3[3].OUT_LC[3]: R0.F14.B26 inv 0
	INT:BUF.QUAD_V1[0].OUT_LC[2]: R0.F9.B26 inv 0
	INT:BUF.QUAD_V1[10].OUT_LC[3]: R0.F14.B23 inv 0
	INT:BUF.QUAD_V1[2].OUT_LC[3]: R0.F13.B26 inv 0
	INT:BUF.QUAD_V1[4].OUT_LC[0]: R0.F2.B23 inv 0
	INT:BUF.QUAD_V1[6].OUT_LC[1]: R0.F6.B23 inv 0
	INT:BUF.QUAD_V1[8].OUT_LC[2]: R0.F10.B23 inv 0
	INT:BUF.QUAD_V2[11].OUT_LC[1]: R0.F5.B26 inv 0
	INT:BUF.QUAD_V2[1].OUT_LC[0]: R0.F0.B25 inv 0
	INT:BUF.QUAD_V2[3].OUT_LC[1]: R0.F4.B25 inv 0
	INT:BUF.QUAD_V2[5].OUT_LC[2]: R0.F8.B25 inv 0
	INT:BUF.QUAD_V2[7].OUT_LC[3]: R0.F12.B25 inv 0
	INT:BUF.QUAD_V2[9].OUT_LC[0]: R0.F1.B26 inv 0
	INT:BUF.QUAD_V3[0].OUT_LC[2]: R0.F9.B25 inv 0
	INT:BUF.QUAD_V3[10].OUT_LC[3]: R0.F12.B23 inv 0
	INT:BUF.QUAD_V3[2].OUT_LC[3]: R0.F13.B25 inv 0
	INT:BUF.QUAD_V3[4].OUT_LC[0]: R0.F0.B23 inv 0
	INT:BUF.QUAD_V3[6].OUT_LC[1]: R0.F4.B23 inv 0
	INT:BUF.QUAD_V3[8].OUT_LC[2]: R0.F8.B23 inv 0
	INT:BUF.QUAD_V4[11].OUT_LC[1]: R0.F5.B25 inv 0
	INT:BUF.QUAD_V4[1].OUT_LC[0]: R0.F1.B23 inv 0
	INT:BUF.QUAD_V4[3].OUT_LC[1]: R0.F5.B23 inv 0
	INT:BUF.QUAD_V4[5].OUT_LC[2]: R0.F9.B23 inv 0
	INT:BUF.QUAD_V4[7].OUT_LC[3]: R0.F13.B23 inv 0
	INT:BUF.QUAD_V4[9].OUT_LC[0]: R0.F1.B25 inv 0
	INT:INV.IMUX_IO_ICLK_OPTINV: R0.F9.B35 inv 0
	INT:INV.IMUX_IO_OCLK_OPTINV: R0.F14.B35 inv 0
	INT:MUX.IMUX_CE: R0.F10.B36 R0.F10.B37 R0.F11.B36 R0.F11.B37
		0001: GLOBAL[1]
		0011: GLOBAL[3]
		0101: GLOBAL[5]
		0111: GLOBAL[7]
		1001: LOCAL_0[2]
		1011: LOCAL_0[5]
		1101: LOCAL_1[2]
		1111: LOCAL_1[5]
		0000: NONE
	INT:MUX.IMUX_IO_DOUT0[0]: R0.F4.B34 R0.F4.B35 R0.F5.B34 R0.F5.B35
		0001: LOCAL_0[0]
		0011: LOCAL_0[2]
		0101: LOCAL_0[4]
		0111: LOCAL_0[6]
		1001: LOCAL_1[1]
		1011: LOCAL_1[3]
		1101: LOCAL_1[5]
		1111: LOCAL_1[7]
		0000: NONE
	INT:MUX.IMUX_IO_DOUT0[1]: R0.F11.B34 R0.F11.B35 R0.F10.B34 R0.F10.B35
		0001: LOCAL_0[1]
		0011: LOCAL_0[3]
		0101: LOCAL_0[5]
		0111: LOCAL_0[7]
		1001: LOCAL_1[0]
		1011: LOCAL_1[2]
		1101: LOCAL_1[4]
		1111: LOCAL_1[6]
		0000: NONE
	INT:MUX.IMUX_IO_DOUT1[0]: R0.F8.B33 R0.F8.B32 R0.F9.B32 R0.F9.B33
		0001: LOCAL_0[1]
		0011: LOCAL_0[3]
		0101: LOCAL_0[5]
		0111: LOCAL_0[7]
		1001: LOCAL_1[0]
		1011: LOCAL_1[2]
		1101: LOCAL_1[4]
		1111: LOCAL_1[6]
		0000: NONE
	INT:MUX.IMUX_IO_DOUT1[1]: R0.F15.B33 R0.F15.B32 R0.F14.B32 R0.F14.B33
		0001: LOCAL_0[0]
		0011: LOCAL_0[2]
		0101: LOCAL_0[4]
		0111: LOCAL_0[6]
		1001: LOCAL_1[1]
		1011: LOCAL_1[3]
		1101: LOCAL_1[5]
		1111: LOCAL_1[7]
		0000: NONE
	INT:MUX.IMUX_IO_EXTRA: R0.F5.B36 R0.F5.B37 R0.F4.B36 R0.F4.B37
		0001: LOCAL_0[1]
		0011: LOCAL_0[3]
		0101: LOCAL_0[5]
		0111: LOCAL_0[7]
		1001: LOCAL_1[0]
		1011: LOCAL_1[2]
		1101: LOCAL_1[4]
		1111: LOCAL_1[6]
		0000: NONE
	INT:MUX.IMUX_IO_ICLK: R0.F8.B35 R0.F8.B36 R0.F8.B34 R0.F9.B34 R0.F9.B37
		00001: GLOBAL[0]
		00011: GLOBAL[1]
		00101: GLOBAL[2]
		00111: GLOBAL[3]
		01001: GLOBAL[4]
		01011: GLOBAL[5]
		01101: GLOBAL[6]
		01111: GLOBAL[7]
		10001: LOCAL_0[0]
		10011: LOCAL_0[3]
		10101: LOCAL_1[0]
		10111: LOCAL_1[3]
		00000: NONE
	INT:MUX.IMUX_IO_OCLK: R0.F15.B35 R0.F15.B36 R0.F15.B34 R0.F14.B34 R0.F14.B37
		00001: GLOBAL[0]
		00011: GLOBAL[1]
		00101: GLOBAL[2]
		00111: GLOBAL[3]
		01001: GLOBAL[4]
		01011: GLOBAL[5]
		01101: GLOBAL[6]
		01111: GLOBAL[7]
		10001: LOCAL_0[1]
		10011: LOCAL_0[4]
		10101: LOCAL_1[1]
		10111: LOCAL_1[4]
		00000: NONE
	INT:MUX.IMUX_IO_OE[0]: R0.F4.B33 R0.F4.B32 R0.F5.B32 R0.F5.B33
		0001: LOCAL_0[1]
		0011: LOCAL_0[3]
		0101: LOCAL_0[5]
		0111: LOCAL_0[7]
		1001: LOCAL_1[0]
		1011: LOCAL_1[2]
		1101: LOCAL_1[4]
		1111: LOCAL_1[6]
		0000: NONE
	INT:MUX.IMUX_IO_OE[1]: R0.F11.B33 R0.F11.B32 R0.F10.B32 R0.F10.B33
		0001: LOCAL_0[0]
		0011: LOCAL_0[2]
		0101: LOCAL_0[4]
		0111: LOCAL_0[6]
		1001: LOCAL_1[1]
		1011: LOCAL_1[3]
		1101: LOCAL_1[5]
		1111: LOCAL_1[7]
		0000: NONE
	INT:MUX.LOCAL_0[0]: R0.F1.B18 R0.F0.B16 R0.F1.B16 R0.F1.B17 R0.F1.B19
		01111: LONG_V12[1]
		10101: LONG_V4[1]
		10001: LONG_V8[1]
		00000: NONE
		01001: OUT_LC_EN[0]
		01101: OUT_LC_N[0]
		00011: OUT_LC_WN[0]
		00111: QUAD_H0[0]
		01011: QUAD_H2[0]
		11111: QUAD_V1[4]
		10111: QUAD_V2[1]
		11011: QUAD_V2[9]
		10011: QUAD_V3[4]
		11001: QUAD_V4[1]
		11101: QUAD_V4[9]
	INT:MUX.LOCAL_0[1]: R0.F0.B18 R0.F0.B20 R0.F1.B20 R0.F0.B17 R0.F0.B19
		01111: LONG_V12[0]
		10101: LONG_V4[0]
		10001: LONG_V8[0]
		00000: NONE
		01001: OUT_LC_EN[1]
		01101: OUT_LC_N[1]
		00011: OUT_LC_WN[1]
		00111: QUAD_H0[1]
		01011: QUAD_H2[1]
		11111: QUAD_V1[5]
		10111: QUAD_V2[0]
		11011: QUAD_V2[8]
		10011: QUAD_V3[5]
		11001: QUAD_V4[0]
		11101: QUAD_V4[8]
	INT:MUX.LOCAL_0[2]: R0.F2.B18 R0.F3.B16 R0.F2.B16 R0.F2.B17 R0.F2.B19
		01111: LONG_V11[0]
		10101: LONG_V3[0]
		10001: LONG_V7[0]
		00000: NONE
		01001: OUT_LC_EN[2]
		01101: OUT_LC_N[2]
		00011: OUT_LC_WN[2]
		00111: QUAD_H0[2]
		01011: QUAD_H2[2]
		11111: QUAD_V1[6]
		11011: QUAD_V2[11]
		10111: QUAD_V2[3]
		10011: QUAD_V3[6]
		11101: QUAD_V4[11]
		11001: QUAD_V4[3]
	INT:MUX.LOCAL_0[3]: R0.F3.B18 R0.F3.B20 R0.F2.B20 R0.F3.B17 R0.F3.B19
		01111: LONG_V11[1]
		10101: LONG_V3[1]
		10001: LONG_V7[1]
		00000: NONE
		01001: OUT_LC_EN[3]
		01101: OUT_LC_N[3]
		00011: OUT_LC_WN[3]
		00111: QUAD_H0[3]
		01011: QUAD_H2[3]
		11111: QUAD_V1[7]
		11011: QUAD_V2[10]
		10111: QUAD_V2[2]
		10011: QUAD_V3[7]
		11101: QUAD_V4[10]
		11001: QUAD_V4[2]
	INT:MUX.LOCAL_0[4]: R0.F5.B18 R0.F4.B16 R0.F5.B16 R0.F5.B17 R0.F5.B19
		01111: LONG_V10[1]
		10101: LONG_V2[1]
		10001: LONG_V6[1]
		00000: NONE
		01001: OUT_LC_EN[4]
		01101: OUT_LC_N[4]
		00011: OUT_LC_WN[4]
		00111: QUAD_H1[0]
		01011: QUAD_H3[0]
		11011: QUAD_V1[0]
		11111: QUAD_V1[8]
		10111: QUAD_V2[5]
		11101: QUAD_V3[0]
		10011: QUAD_V3[8]
		11001: QUAD_V4[5]
	INT:MUX.LOCAL_0[5]: R0.F4.B18 R0.F4.B20 R0.F5.B20 R0.F4.B17 R0.F4.B19
		01111: LONG_V10[0]
		10101: LONG_V2[0]
		10001: LONG_V6[0]
		00000: NONE
		01001: OUT_LC_EN[5]
		01101: OUT_LC_N[5]
		00011: OUT_LC_WN[5]
		00111: QUAD_H1[1]
		01011: QUAD_H3[1]
		11011: QUAD_V1[1]
		11111: QUAD_V1[9]
		10111: QUAD_V2[4]
		11101: QUAD_V3[1]
		10011: QUAD_V3[9]
		11001: QUAD_V4[4]
	INT:MUX.LOCAL_0[6]: R0.F6.B18 R0.F7.B16 R0.F6.B16 R0.F6.B17 R0.F6.B19
		10101: LONG_V1[0]
		10001: LONG_V5[0]
		01111: LONG_V9[0]
		00000: NONE
		01001: OUT_LC_EN[6]
		01101: OUT_LC_N[6]
		00011: OUT_LC_WN[6]
		00111: QUAD_H1[2]
		01011: QUAD_H3[2]
		11111: QUAD_V1[10]
		11011: QUAD_V1[2]
		10111: QUAD_V2[7]
		10011: QUAD_V3[10]
		11101: QUAD_V3[2]
		11001: QUAD_V4[7]
	INT:MUX.LOCAL_0[7]: R0.F7.B18 R0.F7.B20 R0.F6.B20 R0.F7.B17 R0.F7.B19
		10101: LONG_V1[1]
		10001: LONG_V5[1]
		01111: LONG_V9[1]
		00000: NONE
		01001: OUT_LC_EN[7]
		01101: OUT_LC_N[7]
		00011: OUT_LC_WN[7]
		00111: QUAD_H1[3]
		01011: QUAD_H3[3]
		11111: QUAD_V1[11]
		11011: QUAD_V1[3]
		10111: QUAD_V2[6]
		10011: QUAD_V3[11]
		11101: QUAD_V3[3]
		11001: QUAD_V4[6]
	INT:MUX.LOCAL_1[0]: R0.F9.B18 R0.F8.B16 R0.F9.B16 R0.F9.B17 R0.F9.B19
		01111: LONG_V12[1]
		10101: LONG_V4[1]
		10001: LONG_V8[1]
		00000: NONE
		01001: OUT_LC_EN[0]
		01101: OUT_LC_N[0]
		00011: OUT_LC_WN[0]
		00111: QUAD_H0[0]
		01011: QUAD_H2[0]
		11111: QUAD_V1[4]
		10111: QUAD_V2[1]
		11011: QUAD_V2[9]
		10011: QUAD_V3[4]
		11001: QUAD_V4[1]
		11101: QUAD_V4[9]
	INT:MUX.LOCAL_1[1]: R0.F8.B18 R0.F8.B20 R0.F9.B20 R0.F8.B17 R0.F8.B19
		01111: LONG_V12[0]
		10101: LONG_V4[0]
		10001: LONG_V8[0]
		00000: NONE
		01001: OUT_LC_EN[1]
		01101: OUT_LC_N[1]
		00011: OUT_LC_WN[1]
		00111: QUAD_H0[1]
		01011: QUAD_H2[1]
		11111: QUAD_V1[5]
		10111: QUAD_V2[0]
		11011: QUAD_V2[8]
		10011: QUAD_V3[5]
		11001: QUAD_V4[0]
		11101: QUAD_V4[8]
	INT:MUX.LOCAL_1[2]: R0.F10.B18 R0.F11.B16 R0.F10.B16 R0.F10.B17 R0.F10.B19
		01111: LONG_V11[0]
		10101: LONG_V3[0]
		10001: LONG_V7[0]
		00000: NONE
		01001: OUT_LC_EN[2]
		01101: OUT_LC_N[2]
		00011: OUT_LC_WN[2]
		00111: QUAD_H0[2]
		01011: QUAD_H2[2]
		11111: QUAD_V1[6]
		11011: QUAD_V2[11]
		10111: QUAD_V2[3]
		10011: QUAD_V3[6]
		11101: QUAD_V4[11]
		11001: QUAD_V4[3]
	INT:MUX.LOCAL_1[3]: R0.F11.B18 R0.F11.B20 R0.F10.B20 R0.F11.B17 R0.F11.B19
		01111: LONG_V11[1]
		10101: LONG_V3[1]
		10001: LONG_V7[1]
		00000: NONE
		01001: OUT_LC_EN[3]
		01101: OUT_LC_N[3]
		00011: OUT_LC_WN[3]
		00111: QUAD_H0[3]
		01011: QUAD_H2[3]
		11111: QUAD_V1[7]
		11011: QUAD_V2[10]
		10111: QUAD_V2[2]
		10011: QUAD_V3[7]
		11101: QUAD_V4[10]
		11001: QUAD_V4[2]
	INT:MUX.LOCAL_1[4]: R0.F13.B18 R0.F12.B16 R0.F13.B16 R0.F13.B17 R0.F13.B19
		01111: LONG_V10[1]
		10101: LONG_V2[1]
		10001: LONG_V6[1]
		00000: NONE
		01001: OUT_LC_EN[4]
		01101: OUT_LC_N[4]
		00011: OUT_LC_WN[4]
		00111: QUAD_H1[0]
		01011: QUAD_H3[0]
		11011: QUAD_V1[0]
		11111: QUAD_V1[8]
		10111: QUAD_V2[5]
		11101: QUAD_V3[0]
		10011: QUAD_V3[8]
		11001: QUAD_V4[5]
	INT:MUX.LOCAL_1[5]: R0.F12.B18 R0.F12.B20 R0.F13.B20 R0.F12.B17 R0.F12.B19
		01111: LONG_V10[0]
		10101: LONG_V2[0]
		10001: LONG_V6[0]
		00000: NONE
		01001: OUT_LC_EN[5]
		01101: OUT_LC_N[5]
		00011: OUT_LC_WN[5]
		00111: QUAD_H1[1]
		01011: QUAD_H3[1]
		11011: QUAD_V1[1]
		11111: QUAD_V1[9]
		10111: QUAD_V2[4]
		11101: QUAD_V3[1]
		10011: QUAD_V3[9]
		11001: QUAD_V4[4]
	INT:MUX.LOCAL_1[6]: R0.F14.B18 R0.F15.B16 R0.F14.B16 R0.F14.B17 R0.F14.B19
		10101: LONG_V1[0]
		10001: LONG_V5[0]
		01111: LONG_V9[0]
		00000: NONE
		01001: OUT_LC_EN[6]
		01101: OUT_LC_N[6]
		00011: OUT_LC_WN[6]
		00111: QUAD_H1[2]
		01011: QUAD_H3[2]
		11111: QUAD_V1[10]
		11011: QUAD_V1[2]
		10111: QUAD_V2[7]
		10011: QUAD_V3[10]
		11101: QUAD_V3[2]
		11001: QUAD_V4[7]
	INT:MUX.LOCAL_1[7]: R0.F15.B18 R0.F15.B20 R0.F14.B20 R0.F15.B17 R0.F15.B19
		10101: LONG_V1[1]
		10001: LONG_V5[1]
		01111: LONG_V9[1]
		00000: NONE
		01001: OUT_LC_EN[7]
		01101: OUT_LC_N[7]
		00011: OUT_LC_WN[7]
		00111: QUAD_H1[3]
		01011: QUAD_H3[3]
		11111: QUAD_V1[11]
		11011: QUAD_V1[3]
		10111: QUAD_V2[6]
		10011: QUAD_V3[11]
		11101: QUAD_V3[3]
		11001: QUAD_V4[6]
	INT:MUX.QUAD_H0[0]: R0.F1.B35 R0.F1.B36
		00: NONE
		01: QUAD_H4[0]
		10: QUAD_V2[0]
		11: QUAD_V4[0]
	INT:MUX.QUAD_H0[1]: R0.F2.B35 R0.F2.B36
		00: NONE
		01: QUAD_H4[1]
		10: QUAD_V2[6]
		11: QUAD_V4[6]
	INT:MUX.QUAD_H0[2]: R0.F6.B35 R0.F6.B36
		00: NONE
		01: QUAD_H4[2]
		10: QUAD_V1[1]
		11: QUAD_V3[1]
	INT:MUX.QUAD_H0[3]: R0.F13.B35 R0.F13.B36
		00: NONE
		01: QUAD_H4[3]
		10: QUAD_V1[7]
		11: QUAD_V3[7]
	INT:MUX.QUAD_H4[0]: R0.F0.B34 R0.F0.B33
		00: NONE
		01: QUAD_H0[0]
		10: QUAD_V2[0]
		11: QUAD_V4[0]
	INT:MUX.QUAD_H4[1]: R0.F3.B34 R0.F3.B33
		00: NONE
		01: QUAD_H0[1]
		10: QUAD_V2[6]
		11: QUAD_V4[6]
	INT:MUX.QUAD_H4[2]: R0.F7.B34 R0.F7.B33
		00: NONE
		01: QUAD_H0[2]
		10: QUAD_V1[1]
		11: QUAD_V3[1]
	INT:MUX.QUAD_H4[3]: R0.F12.B34 R0.F12.B33
		00: NONE
		01: QUAD_H0[3]
		10: QUAD_V1[7]
		11: QUAD_V3[7]
	INT:MUX.QUAD_V1[1]: R0.F6.B33 R0.F6.B34
		00: NONE
		01: QUAD_H0[2]
		10: QUAD_H4[2]
		11: QUAD_V3[1]
	INT:MUX.QUAD_V1[7]: R0.F13.B33 R0.F13.B34
		00: NONE
		01: QUAD_H0[3]
		10: QUAD_H4[3]
		11: QUAD_V3[7]
	INT:MUX.QUAD_V2[0]: R0.F1.B33 R0.F1.B34
		00: NONE
		01: QUAD_H0[0]
		10: QUAD_H4[0]
		11: QUAD_V4[0]
	INT:MUX.QUAD_V2[6]: R0.F2.B33 R0.F2.B34
		00: NONE
		01: QUAD_H0[1]
		10: QUAD_H4[1]
		11: QUAD_V4[6]
	INT:MUX.QUAD_V3[1]: R0.F7.B35 R0.F7.B36
		00: NONE
		11: QUAD_H0[2]
		01: QUAD_H4[2]
		10: QUAD_V1[1]
	INT:MUX.QUAD_V3[7]: R0.F12.B35 R0.F12.B36
		00: NONE
		11: QUAD_H0[3]
		01: QUAD_H4[3]
		10: QUAD_V1[7]
	INT:MUX.QUAD_V4[0]: R0.F0.B35 R0.F0.B36
		00: NONE
		11: QUAD_H0[0]
		01: QUAD_H4[0]
		10: QUAD_V2[0]
	INT:MUX.QUAD_V4[6]: R0.F3.B35 R0.F3.B36
		00: NONE
		11: QUAD_H0[1]
		01: QUAD_H4[1]
		10: QUAD_V2[6]
	IO0:OUTPUT_ENABLE: R0.F14.B36 inv 1
	IO0:PIN_TYPE: R0.F4.B5 R0.F4.B4 R0.F0.B4 R0.F0.B5 R0.F2.B4 R0.F2.B5 inv 000000
	IO1:OUTPUT_ENABLE: R0.F15.B37 inv 1
	IO1:PIN_TYPE: R0.F15.B5 R0.F15.B4 R0.F11.B4 R0.F11.B5 R0.F13.B4 R0.F13.B5 inv 000000
}

bstile IOI_S_L04 {
	INT:BUF.LONG_V0[0].OUT_LC[3]: R0.F1.B5 inv 0
	INT:BUF.LONG_V10[0].OUT_LC[1]: R0.F9.B4 inv 0
	INT:BUF.LONG_V11[1].OUT_LC[0]: R0.F14.B5 inv 0
	INT:BUF.LONG_V1[1].OUT_LC[2]: R0.F7.B4 inv 0
	INT:BUF.LONG_V2[0].OUT_LC[1]: R0.F8.B4 inv 0
	INT:BUF.LONG_V3[1].OUT_LC[0]: R0.F10.B5 inv 0
	INT:BUF.LONG_V4[0].OUT_LC[3]: R0.F3.B5 inv 0
	INT:BUF.LONG_V5[1].OUT_LC[2]: R0.F6.B5 inv 0
	INT:BUF.LONG_V6[0].OUT_LC[1]: R0.F9.B5 inv 0
	INT:BUF.LONG_V7[1].OUT_LC[0]: R0.F12.B5 inv 0
	INT:BUF.LONG_V8[0].OUT_LC[3]: R0.F5.B5 inv 0
	INT:BUF.LONG_V9[1].OUT_LC[2]: R0.F6.B4 inv 0
	INT:BUF.QUAD_H0[0].OUT_LC[0]: R0.F13.B25 inv 0
	INT:BUF.QUAD_H0[1].OUT_LC[1]: R0.F9.B25 inv 0
	INT:BUF.QUAD_H0[2].OUT_LC[2]: R0.F5.B25 inv 0
	INT:BUF.QUAD_H0[3].OUT_LC[3]: R0.F1.B25 inv 0
	INT:BUF.QUAD_H1[0].OUT_LC[0]: R0.F12.B23 inv 0
	INT:BUF.QUAD_H1[1].OUT_LC[1]: R0.F8.B23 inv 0
	INT:BUF.QUAD_H1[2].OUT_LC[2]: R0.F4.B23 inv 0
	INT:BUF.QUAD_H1[3].OUT_LC[3]: R0.F0.B23 inv 0
	INT:BUF.QUAD_H2[0].OUT_LC[0]: R0.F12.B25 inv 0
	INT:BUF.QUAD_H2[1].OUT_LC[1]: R0.F8.B25 inv 0
	INT:BUF.QUAD_H2[2].OUT_LC[2]: R0.F4.B25 inv 0
	INT:BUF.QUAD_H2[3].OUT_LC[3]: R0.F0.B25 inv 0
	INT:BUF.QUAD_H3[0].OUT_LC[0]: R0.F13.B26 inv 0
	INT:BUF.QUAD_H3[1].OUT_LC[1]: R0.F9.B26 inv 0
	INT:BUF.QUAD_H3[2].OUT_LC[2]: R0.F5.B26 inv 0
	INT:BUF.QUAD_H3[3].OUT_LC[3]: R0.F1.B26 inv 0
	INT:BUF.QUAD_V0[0].OUT_LC[2]: R0.F6.B26 inv 0
	INT:BUF.QUAD_V0[10].OUT_LC[3]: R0.F1.B23 inv 0
	INT:BUF.QUAD_V0[2].OUT_LC[3]: R0.F2.B26 inv 0
	INT:BUF.QUAD_V0[4].OUT_LC[0]: R0.F13.B23 inv 0
	INT:BUF.QUAD_V0[6].OUT_LC[1]: R0.F9.B23 inv 0
	INT:BUF.QUAD_V0[8].OUT_LC[2]: R0.F5.B23 inv 0
	INT:BUF.QUAD_V1[11].OUT_LC[1]: R0.F10.B26 inv 0
	INT:BUF.QUAD_V1[1].OUT_LC[0]: R0.F15.B25 inv 0
	INT:BUF.QUAD_V1[3].OUT_LC[1]: R0.F11.B25 inv 0
	INT:BUF.QUAD_V1[5].OUT_LC[2]: R0.F7.B25 inv 0
	INT:BUF.QUAD_V1[7].OUT_LC[3]: R0.F3.B25 inv 0
	INT:BUF.QUAD_V1[9].OUT_LC[0]: R0.F14.B26 inv 0
	INT:BUF.QUAD_V2[0].OUT_LC[2]: R0.F6.B25 inv 0
	INT:BUF.QUAD_V2[10].OUT_LC[3]: R0.F3.B23 inv 0
	INT:BUF.QUAD_V2[2].OUT_LC[3]: R0.F2.B25 inv 0
	INT:BUF.QUAD_V2[4].OUT_LC[0]: R0.F15.B23 inv 0
	INT:BUF.QUAD_V2[6].OUT_LC[1]: R0.F11.B23 inv 0
	INT:BUF.QUAD_V2[8].OUT_LC[2]: R0.F7.B23 inv 0
	INT:BUF.QUAD_V3[11].OUT_LC[1]: R0.F10.B25 inv 0
	INT:BUF.QUAD_V3[1].OUT_LC[0]: R0.F14.B23 inv 0
	INT:BUF.QUAD_V3[3].OUT_LC[1]: R0.F10.B23 inv 0
	INT:BUF.QUAD_V3[5].OUT_LC[2]: R0.F6.B23 inv 0
	INT:BUF.QUAD_V3[7].OUT_LC[3]: R0.F2.B23 inv 0
	INT:BUF.QUAD_V3[9].OUT_LC[0]: R0.F14.B25 inv 0
	INT:INV.IMUX_IO_ICLK_OPTINV: R0.F6.B35 inv 0
	INT:INV.IMUX_IO_OCLK_OPTINV: R0.F1.B35 inv 0
	INT:MUX.IMUX_CE: R0.F5.B36 R0.F5.B37 R0.F4.B36 R0.F4.B37
		0001: GLOBAL[0]
		0011: GLOBAL[2]
		0101: GLOBAL[4]
		0111: GLOBAL[6]
		1001: LOCAL_0[2]
		1011: LOCAL_0[5]
		1101: LOCAL_1[2]
		1111: LOCAL_1[5]
		0000: NONE
	INT:MUX.IMUX_IO_DOUT0[0]: R0.F11.B34 R0.F11.B35 R0.F10.B34 R0.F10.B35
		0001: LOCAL_0[0]
		0011: LOCAL_0[2]
		0101: LOCAL_0[4]
		0111: LOCAL_0[6]
		1001: LOCAL_1[1]
		1011: LOCAL_1[3]
		1101: LOCAL_1[5]
		1111: LOCAL_1[7]
		0000: NONE
	INT:MUX.IMUX_IO_DOUT0[1]: R0.F4.B34 R0.F4.B35 R0.F5.B34 R0.F5.B35
		0001: LOCAL_0[1]
		0011: LOCAL_0[3]
		0101: LOCAL_0[5]
		0111: LOCAL_0[7]
		1001: LOCAL_1[0]
		1011: LOCAL_1[2]
		1101: LOCAL_1[4]
		1111: LOCAL_1[6]
		0000: NONE
	INT:MUX.IMUX_IO_DOUT1[0]: R0.F7.B33 R0.F7.B32 R0.F6.B32 R0.F6.B33
		0001: LOCAL_0[1]
		0011: LOCAL_0[3]
		0101: LOCAL_0[5]
		0111: LOCAL_0[7]
		1001: LOCAL_1[0]
		1011: LOCAL_1[2]
		1101: LOCAL_1[4]
		1111: LOCAL_1[6]
		0000: NONE
	INT:MUX.IMUX_IO_DOUT1[1]: R0.F0.B33 R0.F0.B32 R0.F1.B32 R0.F1.B33
		0001: LOCAL_0[0]
		0011: LOCAL_0[2]
		0101: LOCAL_0[4]
		0111: LOCAL_0[6]
		1001: LOCAL_1[1]
		1011: LOCAL_1[3]
		1101: LOCAL_1[5]
		1111: LOCAL_1[7]
		0000: NONE
	INT:MUX.IMUX_IO_EXTRA: R0.F10.B36 R0.F10.B37 R0.F11.B36 R0.F11.B37
		0001: LOCAL_0[1]
		0011: LOCAL_0[3]
		0101: LOCAL_0[5]
		0111: LOCAL_0[7]
		1001: LOCAL_1[0]
		1011: LOCAL_1[2]
		1101: LOCAL_1[4]
		1111: LOCAL_1[6]
		0000: NONE
	INT:MUX.IMUX_IO_ICLK: R0.F7.B35 R0.F7.B36 R0.F7.B34 R0.F6.B34 R0.F6.B37
		00001: GLOBAL[0]
		00011: GLOBAL[1]
		00101: GLOBAL[2]
		00111: GLOBAL[3]
		01001: GLOBAL[4]
		01011: GLOBAL[5]
		01101: GLOBAL[6]
		01111: GLOBAL[7]
		10001: LOCAL_0[0]
		10011: LOCAL_0[3]
		10101: LOCAL_1[0]
		10111: LOCAL_1[3]
		00000: NONE
	INT:MUX.IMUX_IO_OCLK: R0.F0.B35 R0.F0.B36 R0.F0.B34 R0.F1.B34 R0.F1.B37
		00001: GLOBAL[0]
		00011: GLOBAL[1]
		00101: GLOBAL[2]
		00111: GLOBAL[3]
		01001: GLOBAL[4]
		01011: GLOBAL[5]
		01101: GLOBAL[6]
		01111: GLOBAL[7]
		10001: LOCAL_0[1]
		10011: LOCAL_0[4]
		10101: LOCAL_1[1]
		10111: LOCAL_1[4]
		00000: NONE
	INT:MUX.IMUX_IO_OE[0]: R0.F11.B33 R0.F11.B32 R0.F10.B32 R0.F10.B33
		0001: LOCAL_0[1]
		0011: LOCAL_0[3]
		0101: LOCAL_0[5]
		0111: LOCAL_0[7]
		1001: LOCAL_1[0]
		1011: LOCAL_1[2]
		1101: LOCAL_1[4]
		1111: LOCAL_1[6]
		0000: NONE
	INT:MUX.IMUX_IO_OE[1]: R0.F4.B33 R0.F4.B32 R0.F5.B32 R0.F5.B33
		0001: LOCAL_0[0]
		0011: LOCAL_0[2]
		0101: LOCAL_0[4]
		0111: LOCAL_0[6]
		1001: LOCAL_1[1]
		1011: LOCAL_1[3]
		1101: LOCAL_1[5]
		1111: LOCAL_1[7]
		0000: NONE
	INT:MUX.LOCAL_0[0]: R0.F14.B18 R0.F15.B16 R0.F14.B16 R0.F14.B17 R0.F14.B19
		01111: LONG_V11[1]
		10101: LONG_V3[1]
		10001: LONG_V7[1]
		00000: NONE
		01001: OUT_LC_ES[0]
		01101: OUT_LC_S[0]
		00011: OUT_LC_WS[0]
		00111: QUAD_H0[0]
		01011: QUAD_H2[0]
		11111: QUAD_V0[4]
		10111: QUAD_V1[1]
		11011: QUAD_V1[9]
		10011: QUAD_V2[4]
		11001: QUAD_V3[1]
		11101: QUAD_V3[9]
	INT:MUX.LOCAL_0[1]: R0.F15.B18 R0.F15.B20 R0.F14.B20 R0.F15.B17 R0.F15.B19
		01111: LONG_V11[0]
		10101: LONG_V3[0]
		10001: LONG_V7[0]
		00000: NONE
		01001: OUT_LC_ES[1]
		01101: OUT_LC_S[1]
		00011: OUT_LC_WS[1]
		00111: QUAD_H0[1]
		01011: QUAD_H2[1]
		11111: QUAD_V0[5]
		10111: QUAD_V1[0]
		11011: QUAD_V1[8]
		10011: QUAD_V2[5]
		11001: QUAD_V3[0]
		11101: QUAD_V3[8]
	INT:MUX.LOCAL_0[2]: R0.F13.B18 R0.F12.B16 R0.F13.B16 R0.F13.B17 R0.F13.B19
		01111: LONG_V10[0]
		10101: LONG_V2[0]
		10001: LONG_V6[0]
		00000: NONE
		01001: OUT_LC_ES[2]
		01101: OUT_LC_S[2]
		00011: OUT_LC_WS[2]
		00111: QUAD_H0[2]
		01011: QUAD_H2[2]
		11111: QUAD_V0[6]
		11011: QUAD_V1[11]
		10111: QUAD_V1[3]
		10011: QUAD_V2[6]
		11101: QUAD_V3[11]
		11001: QUAD_V3[3]
	INT:MUX.LOCAL_0[3]: R0.F12.B18 R0.F12.B20 R0.F13.B20 R0.F12.B17 R0.F12.B19
		01111: LONG_V10[1]
		10101: LONG_V2[1]
		10001: LONG_V6[1]
		00000: NONE
		01001: OUT_LC_ES[3]
		01101: OUT_LC_S[3]
		00011: OUT_LC_WS[3]
		00111: QUAD_H0[3]
		01011: QUAD_H2[3]
		11111: QUAD_V0[7]
		11011: QUAD_V1[10]
		10111: QUAD_V1[2]
		10011: QUAD_V2[7]
		11101: QUAD_V3[10]
		11001: QUAD_V3[2]
	INT:MUX.LOCAL_0[4]: R0.F10.B18 R0.F11.B16 R0.F10.B16 R0.F10.B17 R0.F10.B19
		10101: LONG_V1[1]
		10001: LONG_V5[1]
		01111: LONG_V9[1]
		00000: NONE
		01001: OUT_LC_ES[4]
		01101: OUT_LC_S[4]
		00011: OUT_LC_WS[4]
		00111: QUAD_H1[0]
		01011: QUAD_H3[0]
		11011: QUAD_V0[0]
		11111: QUAD_V0[8]
		10111: QUAD_V1[5]
		11101: QUAD_V2[0]
		10011: QUAD_V2[8]
		11001: QUAD_V3[5]
	INT:MUX.LOCAL_0[5]: R0.F11.B18 R0.F11.B20 R0.F10.B20 R0.F11.B17 R0.F11.B19
		10101: LONG_V1[0]
		10001: LONG_V5[0]
		01111: LONG_V9[0]
		00000: NONE
		01001: OUT_LC_ES[5]
		01101: OUT_LC_S[5]
		00011: OUT_LC_WS[5]
		00111: QUAD_H1[1]
		01011: QUAD_H3[1]
		11011: QUAD_V0[1]
		11111: QUAD_V0[9]
		10111: QUAD_V1[4]
		11101: QUAD_V2[1]
		10011: QUAD_V2[9]
		11001: QUAD_V3[4]
	INT:MUX.LOCAL_0[6]: R0.F9.B18 R0.F8.B16 R0.F9.B16 R0.F9.B17 R0.F9.B19
		10101: LONG_V0[0]
		10001: LONG_V4[0]
		01111: LONG_V8[0]
		00000: NONE
		01001: OUT_LC_ES[6]
		01101: OUT_LC_S[6]
		00011: OUT_LC_WS[6]
		00111: QUAD_H1[2]
		01011: QUAD_H3[2]
		11111: QUAD_V0[10]
		11011: QUAD_V0[2]
		10111: QUAD_V1[7]
		10011: QUAD_V2[10]
		11101: QUAD_V2[2]
		11001: QUAD_V3[7]
	INT:MUX.LOCAL_0[7]: R0.F8.B18 R0.F8.B20 R0.F9.B20 R0.F8.B17 R0.F8.B19
		10101: LONG_V0[1]
		10001: LONG_V4[1]
		01111: LONG_V8[1]
		00000: NONE
		01001: OUT_LC_ES[7]
		01101: OUT_LC_S[7]
		00011: OUT_LC_WS[7]
		00111: QUAD_H1[3]
		01011: QUAD_H3[3]
		11111: QUAD_V0[11]
		11011: QUAD_V0[3]
		10111: QUAD_V1[6]
		10011: QUAD_V2[11]
		11101: QUAD_V2[3]
		11001: QUAD_V3[6]
	INT:MUX.LOCAL_1[0]: R0.F6.B18 R0.F7.B16 R0.F6.B16 R0.F6.B17 R0.F6.B19
		01111: LONG_V11[1]
		10101: LONG_V3[1]
		10001: LONG_V7[1]
		00000: NONE
		01001: OUT_LC_ES[0]
		01101: OUT_LC_S[0]
		00011: OUT_LC_WS[0]
		00111: QUAD_H0[0]
		01011: QUAD_H2[0]
		11111: QUAD_V0[4]
		10111: QUAD_V1[1]
		11011: QUAD_V1[9]
		10011: QUAD_V2[4]
		11001: QUAD_V3[1]
		11101: QUAD_V3[9]
	INT:MUX.LOCAL_1[1]: R0.F7.B18 R0.F7.B20 R0.F6.B20 R0.F7.B17 R0.F7.B19
		01111: LONG_V11[0]
		10101: LONG_V3[0]
		10001: LONG_V7[0]
		00000: NONE
		01001: OUT_LC_ES[1]
		01101: OUT_LC_S[1]
		00011: OUT_LC_WS[1]
		00111: QUAD_H0[1]
		01011: QUAD_H2[1]
		11111: QUAD_V0[5]
		10111: QUAD_V1[0]
		11011: QUAD_V1[8]
		10011: QUAD_V2[5]
		11001: QUAD_V3[0]
		11101: QUAD_V3[8]
	INT:MUX.LOCAL_1[2]: R0.F5.B18 R0.F4.B16 R0.F5.B16 R0.F5.B17 R0.F5.B19
		01111: LONG_V10[0]
		10101: LONG_V2[0]
		10001: LONG_V6[0]
		00000: NONE
		01001: OUT_LC_ES[2]
		01101: OUT_LC_S[2]
		00011: OUT_LC_WS[2]
		00111: QUAD_H0[2]
		01011: QUAD_H2[2]
		11111: QUAD_V0[6]
		11011: QUAD_V1[11]
		10111: QUAD_V1[3]
		10011: QUAD_V2[6]
		11101: QUAD_V3[11]
		11001: QUAD_V3[3]
	INT:MUX.LOCAL_1[3]: R0.F4.B18 R0.F4.B20 R0.F5.B20 R0.F4.B17 R0.F4.B19
		01111: LONG_V10[1]
		10101: LONG_V2[1]
		10001: LONG_V6[1]
		00000: NONE
		01001: OUT_LC_ES[3]
		01101: OUT_LC_S[3]
		00011: OUT_LC_WS[3]
		00111: QUAD_H0[3]
		01011: QUAD_H2[3]
		11111: QUAD_V0[7]
		11011: QUAD_V1[10]
		10111: QUAD_V1[2]
		10011: QUAD_V2[7]
		11101: QUAD_V3[10]
		11001: QUAD_V3[2]
	INT:MUX.LOCAL_1[4]: R0.F2.B18 R0.F3.B16 R0.F2.B16 R0.F2.B17 R0.F2.B19
		10101: LONG_V1[1]
		10001: LONG_V5[1]
		01111: LONG_V9[1]
		00000: NONE
		01001: OUT_LC_ES[4]
		01101: OUT_LC_S[4]
		00011: OUT_LC_WS[4]
		00111: QUAD_H1[0]
		01011: QUAD_H3[0]
		11011: QUAD_V0[0]
		11111: QUAD_V0[8]
		10111: QUAD_V1[5]
		11101: QUAD_V2[0]
		10011: QUAD_V2[8]
		11001: QUAD_V3[5]
	INT:MUX.LOCAL_1[5]: R0.F3.B18 R0.F3.B20 R0.F2.B20 R0.F3.B17 R0.F3.B19
		10101: LONG_V1[0]
		10001: LONG_V5[0]
		01111: LONG_V9[0]
		00000: NONE
		01001: OUT_LC_ES[5]
		01101: OUT_LC_S[5]
		00011: OUT_LC_WS[5]
		00111: QUAD_H1[1]
		01011: QUAD_H3[1]
		11011: QUAD_V0[1]
		11111: QUAD_V0[9]
		10111: QUAD_V1[4]
		11101: QUAD_V2[1]
		10011: QUAD_V2[9]
		11001: QUAD_V3[4]
	INT:MUX.LOCAL_1[6]: R0.F1.B18 R0.F0.B16 R0.F1.B16 R0.F1.B17 R0.F1.B19
		10101: LONG_V0[0]
		10001: LONG_V4[0]
		01111: LONG_V8[0]
		00000: NONE
		01001: OUT_LC_ES[6]
		01101: OUT_LC_S[6]
		00011: OUT_LC_WS[6]
		00111: QUAD_H1[2]
		01011: QUAD_H3[2]
		11111: QUAD_V0[10]
		11011: QUAD_V0[2]
		10111: QUAD_V1[7]
		10011: QUAD_V2[10]
		11101: QUAD_V2[2]
		11001: QUAD_V3[7]
	INT:MUX.LOCAL_1[7]: R0.F0.B18 R0.F0.B20 R0.F1.B20 R0.F0.B17 R0.F0.B19
		10101: LONG_V0[1]
		10001: LONG_V4[1]
		01111: LONG_V8[1]
		00000: NONE
		01001: OUT_LC_ES[7]
		01101: OUT_LC_S[7]
		00011: OUT_LC_WS[7]
		00111: QUAD_H1[3]
		01011: QUAD_H3[3]
		11111: QUAD_V0[11]
		11011: QUAD_V0[3]
		10111: QUAD_V1[6]
		10011: QUAD_V2[11]
		11101: QUAD_V2[3]
		11001: QUAD_V3[6]
	INT:MUX.QUAD_H0[0]: R0.F14.B35 R0.F14.B36
		00: NONE
		01: QUAD_H4[0]
		10: QUAD_V1[0]
		11: QUAD_V3[0]
	INT:MUX.QUAD_H0[1]: R0.F13.B35 R0.F13.B36
		00: NONE
		01: QUAD_H4[1]
		10: QUAD_V1[6]
		11: QUAD_V3[6]
	INT:MUX.QUAD_H0[2]: R0.F9.B35 R0.F9.B36
		00: NONE
		01: QUAD_H4[2]
		10: QUAD_V0[1]
		11: QUAD_V2[1]
	INT:MUX.QUAD_H0[3]: R0.F2.B35 R0.F2.B36
		00: NONE
		01: QUAD_H4[3]
		10: QUAD_V0[7]
		11: QUAD_V2[7]
	INT:MUX.QUAD_H4[0]: R0.F15.B34 R0.F15.B33
		00: NONE
		01: QUAD_H0[0]
		10: QUAD_V1[0]
		11: QUAD_V3[0]
	INT:MUX.QUAD_H4[1]: R0.F12.B34 R0.F12.B33
		00: NONE
		01: QUAD_H0[1]
		10: QUAD_V1[6]
		11: QUAD_V3[6]
	INT:MUX.QUAD_H4[2]: R0.F8.B34 R0.F8.B33
		00: NONE
		01: QUAD_H0[2]
		10: QUAD_V0[1]
		11: QUAD_V2[1]
	INT:MUX.QUAD_H4[3]: R0.F3.B34 R0.F3.B33
		00: NONE
		01: QUAD_H0[3]
		10: QUAD_V0[7]
		11: QUAD_V2[7]
	INT:MUX.QUAD_V0[1]: R0.F9.B33 R0.F9.B34
		00: NONE
		01: QUAD_H0[2]
		10: QUAD_H4[2]
		11: QUAD_V2[1]
	INT:MUX.QUAD_V0[7]: R0.F2.B33 R0.F2.B34
		00: NONE
		01: QUAD_H0[3]
		10: QUAD_H4[3]
		11: QUAD_V2[7]
	INT:MUX.QUAD_V1[0]: R0.F14.B33 R0.F14.B34
		00: NONE
		01: QUAD_H0[0]
		10: QUAD_H4[0]
		11: QUAD_V3[0]
	INT:MUX.QUAD_V1[6]: R0.F13.B33 R0.F13.B34
		00: NONE
		01: QUAD_H0[1]
		10: QUAD_H4[1]
		11: QUAD_V3[6]
	INT:MUX.QUAD_V2[1]: R0.F8.B35 R0.F8.B36
		00: NONE
		11: QUAD_H0[2]
		01: QUAD_H4[2]
		10: QUAD_V0[1]
	INT:MUX.QUAD_V2[7]: R0.F3.B35 R0.F3.B36
		00: NONE
		11: QUAD_H0[3]
		01: QUAD_H4[3]
		10: QUAD_V0[7]
	INT:MUX.QUAD_V3[0]: R0.F15.B35 R0.F15.B36
		00: NONE
		11: QUAD_H0[0]
		01: QUAD_H4[0]
		10: QUAD_V1[0]
	INT:MUX.QUAD_V3[6]: R0.F12.B35 R0.F12.B36
		00: NONE
		11: QUAD_H0[1]
		01: QUAD_H4[1]
		10: QUAD_V1[6]
	IO0:PIN_TYPE: R0.F11.B5 R0.F11.B4 R0.F15.B4 R0.F15.B5 R0.F13.B4 R0.F13.B5 inv 000000
	IO1:PIN_TYPE: R0.F0.B5 R0.F0.B4 R0.F4.B4 R0.F4.B5 R0.F2.B4 R0.F2.B5 inv 000000
}

bstile IOI_S_L08 {
	INT:BUF.LONG_V0[0].OUT_LC[3]: R0.F1.B5 inv 0
	INT:BUF.LONG_V10[0].OUT_LC[1]: R0.F9.B4 inv 0
	INT:BUF.LONG_V11[1].OUT_LC[0]: R0.F14.B5 inv 0
	INT:BUF.LONG_V1[1].OUT_LC[2]: R0.F7.B4 inv 0
	INT:BUF.LONG_V2[0].OUT_LC[1]: R0.F8.B4 inv 0
	INT:BUF.LONG_V3[1].OUT_LC[0]: R0.F10.B5 inv 0
	INT:BUF.LONG_V4[0].OUT_LC[3]: R0.F3.B5 inv 0
	INT:BUF.LONG_V5[1].OUT_LC[2]: R0.F6.B5 inv 0
	INT:BUF.LONG_V6[0].OUT_LC[1]: R0.F9.B5 inv 0
	INT:BUF.LONG_V7[1].OUT_LC[0]: R0.F12.B5 inv 0
	INT:BUF.LONG_V8[0].OUT_LC[3]: R0.F5.B5 inv 0
	INT:BUF.LONG_V9[1].OUT_LC[2]: R0.F6.B4 inv 0
	INT:BUF.QUAD_H0[0].OUT_LC[0]: R0.F13.B25 inv 0
	INT:BUF.QUAD_H0[1].OUT_LC[1]: R0.F9.B25 inv 0
	INT:BUF.QUAD_H0[2].OUT_LC[2]: R0.F5.B25 inv 0
	INT:BUF.QUAD_H0[3].OUT_LC[3]: R0.F1.B25 inv 0
	INT:BUF.QUAD_H1[0].OUT_LC[0]: R0.F12.B23 inv 0
	INT:BUF.QUAD_H1[1].OUT_LC[1]: R0.F8.B23 inv 0
	INT:BUF.QUAD_H1[2].OUT_LC[2]: R0.F4.B23 inv 0
	INT:BUF.QUAD_H1[3].OUT_LC[3]: R0.F0.B23 inv 0
	INT:BUF.QUAD_H2[0].OUT_LC[0]: R0.F12.B25 inv 0
	INT:BUF.QUAD_H2[1].OUT_LC[1]: R0.F8.B25 inv 0
	INT:BUF.QUAD_H2[2].OUT_LC[2]: R0.F4.B25 inv 0
	INT:BUF.QUAD_H2[3].OUT_LC[3]: R0.F0.B25 inv 0
	INT:BUF.QUAD_H3[0].OUT_LC[0]: R0.F13.B26 inv 0
	INT:BUF.QUAD_H3[1].OUT_LC[1]: R0.F9.B26 inv 0
	INT:BUF.QUAD_H3[2].OUT_LC[2]: R0.F5.B26 inv 0
	INT:BUF.QUAD_H3[3].OUT_LC[3]: R0.F1.B26 inv 0
	INT:BUF.QUAD_V0[0].OUT_LC[2]: R0.F6.B26 inv 0
	INT:BUF.QUAD_V0[10].OUT_LC[3]: R0.F1.B23 inv 0
	INT:BUF.QUAD_V0[2].OUT_LC[3]: R0.F2.B26 inv 0
	INT:BUF.QUAD_V0[4].OUT_LC[0]: R0.F13.B23 inv 0
	INT:BUF.QUAD_V0[6].OUT_LC[1]: R0.F9.B23 inv 0
	INT:BUF.QUAD_V0[8].OUT_LC[2]: R0.F5.B23 inv 0
	INT:BUF.QUAD_V1[11].OUT_LC[1]: R0.F10.B26 inv 0
	INT:BUF.QUAD_V1[1].OUT_LC[0]: R0.F15.B25 inv 0
	INT:BUF.QUAD_V1[3].OUT_LC[1]: R0.F11.B25 inv 0
	INT:BUF.QUAD_V1[5].OUT_LC[2]: R0.F7.B25 inv 0
	INT:BUF.QUAD_V1[7].OUT_LC[3]: R0.F3.B25 inv 0
	INT:BUF.QUAD_V1[9].OUT_LC[0]: R0.F14.B26 inv 0
	INT:BUF.QUAD_V2[0].OUT_LC[2]: R0.F6.B25 inv 0
	INT:BUF.QUAD_V2[10].OUT_LC[3]: R0.F3.B23 inv 0
	INT:BUF.QUAD_V2[2].OUT_LC[3]: R0.F2.B25 inv 0
	INT:BUF.QUAD_V2[4].OUT_LC[0]: R0.F15.B23 inv 0
	INT:BUF.QUAD_V2[6].OUT_LC[1]: R0.F11.B23 inv 0
	INT:BUF.QUAD_V2[8].OUT_LC[2]: R0.F7.B23 inv 0
	INT:BUF.QUAD_V3[11].OUT_LC[1]: R0.F10.B25 inv 0
	INT:BUF.QUAD_V3[1].OUT_LC[0]: R0.F14.B23 inv 0
	INT:BUF.QUAD_V3[3].OUT_LC[1]: R0.F10.B23 inv 0
	INT:BUF.QUAD_V3[5].OUT_LC[2]: R0.F6.B23 inv 0
	INT:BUF.QUAD_V3[7].OUT_LC[3]: R0.F2.B23 inv 0
	INT:BUF.QUAD_V3[9].OUT_LC[0]: R0.F14.B25 inv 0
	INT:INV.IMUX_IO_ICLK_OPTINV: R0.F6.B35 inv 0
	INT:INV.IMUX_IO_OCLK_OPTINV: R0.F1.B35 inv 0
	INT:MUX.IMUX_CE: R0.F5.B36 R0.F5.B37 R0.F4.B36 R0.F4.B37
		0001: GLOBAL[1]
		0011: GLOBAL[3]
		0101: GLOBAL[5]
		0111: GLOBAL[7]
		1001: LOCAL_0[2]
		1011: LOCAL_0[5]
		1101: LOCAL_1[2]
		1111: LOCAL_1[5]
		0000: NONE
	INT:MUX.IMUX_IO_DOUT0[0]: R0.F11.B34 R0.F11.B35 R0.F10.B34 R0.F10.B35
		0001: LOCAL_0[0]
		0011: LOCAL_0[2]
		0101: LOCAL_0[4]
		0111: LOCAL_0[6]
		1001: LOCAL_1[1]
		1011: LOCAL_1[3]
		1101: LOCAL_1[5]
		1111: LOCAL_1[7]
		0000: NONE
	INT:MUX.IMUX_IO_DOUT0[1]: R0.F4.B34 R0.F4.B35 R0.F5.B34 R0.F5.B35
		0001: LOCAL_0[1]
		0011: LOCAL_0[3]
		0101: LOCAL_0[5]
		0111: LOCAL_0[7]
		1001: LOCAL_1[0]
		1011: LOCAL_1[2]
		1101: LOCAL_1[4]
		1111: LOCAL_1[6]
		0000: NONE
	INT:MUX.IMUX_IO_DOUT1[0]: R0.F7.B33 R0.F7.B32 R0.F6.B32 R0.F6.B33
		0001: LOCAL_0[1]
		0011: LOCAL_0[3]
		0101: LOCAL_0[5]
		0111: LOCAL_0[7]
		1001: LOCAL_1[0]
		1011: LOCAL_1[2]
		1101: LOCAL_1[4]
		1111: LOCAL_1[6]
		0000: NONE
	INT:MUX.IMUX_IO_DOUT1[1]: R0.F0.B33 R0.F0.B32 R0.F1.B32 R0.F1.B33
		0001: LOCAL_0[0]
		0011: LOCAL_0[2]
		0101: LOCAL_0[4]
		0111: LOCAL_0[6]
		1001: LOCAL_1[1]
		1011: LOCAL_1[3]
		1101: LOCAL_1[5]
		1111: LOCAL_1[7]
		0000: NONE
	INT:MUX.IMUX_IO_EXTRA: R0.F10.B36 R0.F10.B37 R0.F11.B36 R0.F11.B37
		0001: LOCAL_0[1]
		0011: LOCAL_0[3]
		0101: LOCAL_0[5]
		0111: LOCAL_0[7]
		1001: LOCAL_1[0]
		1011: LOCAL_1[2]
		1101: LOCAL_1[4]
		1111: LOCAL_1[6]
		0000: NONE
	INT:MUX.IMUX_IO_ICLK: R0.F7.B35 R0.F7.B36 R0.F7.B34 R0.F6.B34 R0.F6.B37
		00001: GLOBAL[0]
		00011: GLOBAL[1]
		00101: GLOBAL[2]
		00111: GLOBAL[3]
		01001: GLOBAL[4]
		01011: GLOBAL[5]
		01101: GLOBAL[6]
		01111: GLOBAL[7]
		10001: LOCAL_0[0]
		10011: LOCAL_0[3]
		10101: LOCAL_1[0]
		10111: LOCAL_1[3]
		00000: NONE
	INT:MUX.IMUX_IO_OCLK: R0.F0.B35 R0.F0.B36 R0.F0.B34 R0.F1.B34 R0.F1.B37
		00001: GLOBAL[0]
		00011: GLOBAL[1]
		00101: GLOBAL[2]
		00111: GLOBAL[3]
		01001: GLOBAL[4]
		01011: GLOBAL[5]
		01101: GLOBAL[6]
		01111: GLOBAL[7]
		10001: LOCAL_0[1]
		10011: LOCAL_0[4]
		10101: LOCAL_1[1]
		10111: LOCAL_1[4]
		00000: NONE
	INT:MUX.IMUX_IO_OE[0]: R0.F11.B33 R0.F11.B32 R0.F10.B32 R0.F10.B33
		0001: LOCAL_0[1]
		0011: LOCAL_0[3]
		0101: LOCAL_0[5]
		0111: LOCAL_0[7]
		1001: LOCAL_1[0]
		1011: LOCAL_1[2]
		1101: LOCAL_1[4]
		1111: LOCAL_1[6]
		0000: NONE
	INT:MUX.IMUX_IO_OE[1]: R0.F4.B33 R0.F4.B32 R0.F5.B32 R0.F5.B33
		0001: LOCAL_0[0]
		0011: LOCAL_0[2]
		0101: LOCAL_0[4]
		0111: LOCAL_0[6]
		1001: LOCAL_1[1]
		1011: LOCAL_1[3]
		1101: LOCAL_1[5]
		1111: LOCAL_1[7]
		0000: NONE
	INT:MUX.LOCAL_0[0]: R0.F14.B18 R0.F15.B16 R0.F14.B16 R0.F14.B17 R0.F14.B19
		01111: LONG_V11[1]
		10101: LONG_V3[1]
		10001: LONG_V7[1]
		00000: NONE
		01001: OUT_LC_ES[0]
		01101: OUT_LC_S[0]
		00011: OUT_LC_WS[0]
		00111: QUAD_H0[0]
		01011: QUAD_H2[0]
		11111: QUAD_V0[4]
		10111: QUAD_V1[1]
		11011: QUAD_V1[9]
		10011: QUAD_V2[4]
		11001: QUAD_V3[1]
		11101: QUAD_V3[9]
	INT:MUX.LOCAL_0[1]: R0.F15.B18 R0.F15.B20 R0.F14.B20 R0.F15.B17 R0.F15.B19
		01111: LONG_V11[0]
		10101: LONG_V3[0]
		10001: LONG_V7[0]
		00000: NONE
		01001: OUT_LC_ES[1]
		01101: OUT_LC_S[1]
		00011: OUT_LC_WS[1]
		00111: QUAD_H0[1]
		01011: QUAD_H2[1]
		11111: QUAD_V0[5]
		10111: QUAD_V1[0]
		11011: QUAD_V1[8]
		10011: QUAD_V2[5]
		11001: QUAD_V3[0]
		11101: QUAD_V3[8]
	INT:MUX.LOCAL_0[2]: R0.F13.B18 R0.F12.B16 R0.F13.B16 R0.F13.B17 R0.F13.B19
		01111: LONG_V10[0]
		10101: LONG_V2[0]
		10001: LONG_V6[0]
		00000: NONE
		01001: OUT_LC_ES[2]
		01101: OUT_LC_S[2]
		00011: OUT_LC_WS[2]
		00111: QUAD_H0[2]
		01011: QUAD_H2[2]
		11111: QUAD_V0[6]
		11011: QUAD_V1[11]
		10111: QUAD_V1[3]
		10011: QUAD_V2[6]
		11101: QUAD_V3[11]
		11001: QUAD_V3[3]
	INT:MUX.LOCAL_0[3]: R0.F12.B18 R0.F12.B20 R0.F13.B20 R0.F12.B17 R0.F12.B19
		01111: LONG_V10[1]
		10101: LONG_V2[1]
		10001: LONG_V6[1]
		00000: NONE
		01001: OUT_LC_ES[3]
		01101: OUT_LC_S[3]
		00011: OUT_LC_WS[3]
		00111: QUAD_H0[3]
		01011: QUAD_H2[3]
		11111: QUAD_V0[7]
		11011: QUAD_V1[10]
		10111: QUAD_V1[2]
		10011: QUAD_V2[7]
		11101: QUAD_V3[10]
		11001: QUAD_V3[2]
	INT:MUX.LOCAL_0[4]: R0.F10.B18 R0.F11.B16 R0.F10.B16 R0.F10.B17 R0.F10.B19
		10101: LONG_V1[1]
		10001: LONG_V5[1]
		01111: LONG_V9[1]
		00000: NONE
		01001: OUT_LC_ES[4]
		01101: OUT_LC_S[4]
		00011: OUT_LC_WS[4]
		00111: QUAD_H1[0]
		01011: QUAD_H3[0]
		11011: QUAD_V0[0]
		11111: QUAD_V0[8]
		10111: QUAD_V1[5]
		11101: QUAD_V2[0]
		10011: QUAD_V2[8]
		11001: QUAD_V3[5]
	INT:MUX.LOCAL_0[5]: R0.F11.B18 R0.F11.B20 R0.F10.B20 R0.F11.B17 R0.F11.B19
		10101: LONG_V1[0]
		10001: LONG_V5[0]
		01111: LONG_V9[0]
		00000: NONE
		01001: OUT_LC_ES[5]
		01101: OUT_LC_S[5]
		00011: OUT_LC_WS[5]
		00111: QUAD_H1[1]
		01011: QUAD_H3[1]
		11011: QUAD_V0[1]
		11111: QUAD_V0[9]
		10111: QUAD_V1[4]
		11101: QUAD_V2[1]
		10011: QUAD_V2[9]
		11001: QUAD_V3[4]
	INT:MUX.LOCAL_0[6]: R0.F9.B18 R0.F8.B16 R0.F9.B16 R0.F9.B17 R0.F9.B19
		10101: LONG_V0[0]
		10001: LONG_V4[0]
		01111: LONG_V8[0]
		00000: NONE
		01001: OUT_LC_ES[6]
		01101: OUT_LC_S[6]
		00011: OUT_LC_WS[6]
		00111: QUAD_H1[2]
		01011: QUAD_H3[2]
		11111: QUAD_V0[10]
		11011: QUAD_V0[2]
		10111: QUAD_V1[7]
		10011: QUAD_V2[10]
		11101: QUAD_V2[2]
		11001: QUAD_V3[7]
	INT:MUX.LOCAL_0[7]: R0.F8.B18 R0.F8.B20 R0.F9.B20 R0.F8.B17 R0.F8.B19
		10101: LONG_V0[1]
		10001: LONG_V4[1]
		01111: LONG_V8[1]
		00000: NONE
		01001: OUT_LC_ES[7]
		01101: OUT_LC_S[7]
		00011: OUT_LC_WS[7]
		00111: QUAD_H1[3]
		01011: QUAD_H3[3]
		11111: QUAD_V0[11]
		11011: QUAD_V0[3]
		10111: QUAD_V1[6]
		10011: QUAD_V2[11]
		11101: QUAD_V2[3]
		11001: QUAD_V3[6]
	INT:MUX.LOCAL_1[0]: R0.F6.B18 R0.F7.B16 R0.F6.B16 R0.F6.B17 R0.F6.B19
		01111: LONG_V11[1]
		10101: LONG_V3[1]
		10001: LONG_V7[1]
		00000: NONE
		01001: OUT_LC_ES[0]
		01101: OUT_LC_S[0]
		00011: OUT_LC_WS[0]
		00111: QUAD_H0[0]
		01011: QUAD_H2[0]
		11111: QUAD_V0[4]
		10111: QUAD_V1[1]
		11011: QUAD_V1[9]
		10011: QUAD_V2[4]
		11001: QUAD_V3[1]
		11101: QUAD_V3[9]
	INT:MUX.LOCAL_1[1]: R0.F7.B18 R0.F7.B20 R0.F6.B20 R0.F7.B17 R0.F7.B19
		01111: LONG_V11[0]
		10101: LONG_V3[0]
		10001: LONG_V7[0]
		00000: NONE
		01001: OUT_LC_ES[1]
		01101: OUT_LC_S[1]
		00011: OUT_LC_WS[1]
		00111: QUAD_H0[1]
		01011: QUAD_H2[1]
		11111: QUAD_V0[5]
		10111: QUAD_V1[0]
		11011: QUAD_V1[8]
		10011: QUAD_V2[5]
		11001: QUAD_V3[0]
		11101: QUAD_V3[8]
	INT:MUX.LOCAL_1[2]: R0.F5.B18 R0.F4.B16 R0.F5.B16 R0.F5.B17 R0.F5.B19
		01111: LONG_V10[0]
		10101: LONG_V2[0]
		10001: LONG_V6[0]
		00000: NONE
		01001: OUT_LC_ES[2]
		01101: OUT_LC_S[2]
		00011: OUT_LC_WS[2]
		00111: QUAD_H0[2]
		01011: QUAD_H2[2]
		11111: QUAD_V0[6]
		11011: QUAD_V1[11]
		10111: QUAD_V1[3]
		10011: QUAD_V2[6]
		11101: QUAD_V3[11]
		11001: QUAD_V3[3]
	INT:MUX.LOCAL_1[3]: R0.F4.B18 R0.F4.B20 R0.F5.B20 R0.F4.B17 R0.F4.B19
		01111: LONG_V10[1]
		10101: LONG_V2[1]
		10001: LONG_V6[1]
		00000: NONE
		01001: OUT_LC_ES[3]
		01101: OUT_LC_S[3]
		00011: OUT_LC_WS[3]
		00111: QUAD_H0[3]
		01011: QUAD_H2[3]
		11111: QUAD_V0[7]
		11011: QUAD_V1[10]
		10111: QUAD_V1[2]
		10011: QUAD_V2[7]
		11101: QUAD_V3[10]
		11001: QUAD_V3[2]
	INT:MUX.LOCAL_1[4]: R0.F2.B18 R0.F3.B16 R0.F2.B16 R0.F2.B17 R0.F2.B19
		10101: LONG_V1[1]
		10001: LONG_V5[1]
		01111: LONG_V9[1]
		00000: NONE
		01001: OUT_LC_ES[4]
		01101: OUT_LC_S[4]
		00011: OUT_LC_WS[4]
		00111: QUAD_H1[0]
		01011: QUAD_H3[0]
		11011: QUAD_V0[0]
		11111: QUAD_V0[8]
		10111: QUAD_V1[5]
		11101: QUAD_V2[0]
		10011: QUAD_V2[8]
		11001: QUAD_V3[5]
	INT:MUX.LOCAL_1[5]: R0.F3.B18 R0.F3.B20 R0.F2.B20 R0.F3.B17 R0.F3.B19
		10101: LONG_V1[0]
		10001: LONG_V5[0]
		01111: LONG_V9[0]
		00000: NONE
		01001: OUT_LC_ES[5]
		01101: OUT_LC_S[5]
		00011: OUT_LC_WS[5]
		00111: QUAD_H1[1]
		01011: QUAD_H3[1]
		11011: QUAD_V0[1]
		11111: QUAD_V0[9]
		10111: QUAD_V1[4]
		11101: QUAD_V2[1]
		10011: QUAD_V2[9]
		11001: QUAD_V3[4]
	INT:MUX.LOCAL_1[6]: R0.F1.B18 R0.F0.B16 R0.F1.B16 R0.F1.B17 R0.F1.B19
		10101: LONG_V0[0]
		10001: LONG_V4[0]
		01111: LONG_V8[0]
		00000: NONE
		01001: OUT_LC_ES[6]
		01101: OUT_LC_S[6]
		00011: OUT_LC_WS[6]
		00111: QUAD_H1[2]
		01011: QUAD_H3[2]
		11111: QUAD_V0[10]
		11011: QUAD_V0[2]
		10111: QUAD_V1[7]
		10011: QUAD_V2[10]
		11101: QUAD_V2[2]
		11001: QUAD_V3[7]
	INT:MUX.LOCAL_1[7]: R0.F0.B18 R0.F0.B20 R0.F1.B20 R0.F0.B17 R0.F0.B19
		10101: LONG_V0[1]
		10001: LONG_V4[1]
		01111: LONG_V8[1]
		00000: NONE
		01001: OUT_LC_ES[7]
		01101: OUT_LC_S[7]
		00011: OUT_LC_WS[7]
		00111: QUAD_H1[3]
		01011: QUAD_H3[3]
		11111: QUAD_V0[11]
		11011: QUAD_V0[3]
		10111: QUAD_V1[6]
		10011: QUAD_V2[11]
		11101: QUAD_V2[3]
		11001: QUAD_V3[6]
	INT:MUX.QUAD_H0[0]: R0.F14.B35 R0.F14.B36
		00: NONE
		01: QUAD_H4[0]
		10: QUAD_V1[0]
		11: QUAD_V3[0]
	INT:MUX.QUAD_H0[1]: R0.F13.B35 R0.F13.B36
		00: NONE
		01: QUAD_H4[1]
		10: QUAD_V1[6]
		11: QUAD_V3[6]
	INT:MUX.QUAD_H0[2]: R0.F9.B35 R0.F9.B36
		00: NONE
		01: QUAD_H4[2]
		10: QUAD_V0[1]
		11: QUAD_V2[1]
	INT:MUX.QUAD_H0[3]: R0.F2.B35 R0.F2.B36
		00: NONE
		01: QUAD_H4[3]
		10: QUAD_V0[7]
		11: QUAD_V2[7]
	INT:MUX.QUAD_H4[0]: R0.F15.B34 R0.F15.B33
		00: NONE
		01: QUAD_H0[0]
		10: QUAD_V1[0]
		11: QUAD_V3[0]
	INT:MUX.QUAD_H4[1]: R0.F12.B34 R0.F12.B33
		00: NONE
		01: QUAD_H0[1]
		10: QUAD_V1[6]
		11: QUAD_V3[6]
	INT:MUX.QUAD_H4[2]: R0.F8.B34 R0.F8.B33
		00: NONE
		01: QUAD_H0[2]
		10: QUAD_V0[1]
		11: QUAD_V2[1]
	INT:MUX.QUAD_H4[3]: R0.F3.B34 R0.F3.B33
		00: NONE
		01: QUAD_H0[3]
		10: QUAD_V0[7]
		11: QUAD_V2[7]
	INT:MUX.QUAD_V0[1]: R0.F9.B33 R0.F9.B34
		00: NONE
		01: QUAD_H0[2]
		10: QUAD_H4[2]
		11: QUAD_V2[1]
	INT:MUX.QUAD_V0[7]: R0.F2.B33 R0.F2.B34
		00: NONE
		01: QUAD_H0[3]
		10: QUAD_H4[3]
		11: QUAD_V2[7]
	INT:MUX.QUAD_V1[0]: R0.F14.B33 R0.F14.B34
		00: NONE
		01: QUAD_H0[0]
		10: QUAD_H4[0]
		11: QUAD_V3[0]
	INT:MUX.QUAD_V1[6]: R0.F13.B33 R0.F13.B34
		00: NONE
		01: QUAD_H0[1]
		10: QUAD_H4[1]
		11: QUAD_V3[6]
	INT:MUX.QUAD_V2[1]: R0.F8.B35 R0.F8.B36
		00: NONE
		11: QUAD_H0[2]
		01: QUAD_H4[2]
		10: QUAD_V0[1]
	INT:MUX.QUAD_V2[7]: R0.F3.B35 R0.F3.B36
		00: NONE
		11: QUAD_H0[3]
		01: QUAD_H4[3]
		10: QUAD_V0[7]
	INT:MUX.QUAD_V3[0]: R0.F15.B35 R0.F15.B36
		00: NONE
		11: QUAD_H0[0]
		01: QUAD_H4[0]
		10: QUAD_V1[0]
	INT:MUX.QUAD_V3[6]: R0.F12.B35 R0.F12.B36
		00: NONE
		11: QUAD_H0[1]
		01: QUAD_H4[1]
		10: QUAD_V1[6]
	IO0:PIN_TYPE: R0.F11.B5 R0.F11.B4 R0.F15.B4 R0.F15.B5 R0.F13.B4 R0.F13.B5 inv 000000
	IO1:PIN_TYPE: R0.F0.B5 R0.F0.B4 R0.F4.B4 R0.F4.B5 R0.F2.B4 R0.F2.B5 inv 000000
}

bstile IOI_S_T04 {
	INT:BUF.LONG_V0[0].OUT_LC[3]: R0.F1.B5 inv 0
	INT:BUF.LONG_V10[0].OUT_LC[1]: R0.F9.B4 inv 0
	INT:BUF.LONG_V11[1].OUT_LC[0]: R0.F14.B5 inv 0
	INT:BUF.LONG_V1[1].OUT_LC[2]: R0.F7.B4 inv 0
	INT:BUF.LONG_V2[0].OUT_LC[1]: R0.F8.B4 inv 0
	INT:BUF.LONG_V3[1].OUT_LC[0]: R0.F10.B5 inv 0
	INT:BUF.LONG_V4[0].OUT_LC[3]: R0.F3.B5 inv 0
	INT:BUF.LONG_V5[1].OUT_LC[2]: R0.F6.B5 inv 0
	INT:BUF.LONG_V6[0].OUT_LC[1]: R0.F9.B5 inv 0
	INT:BUF.LONG_V7[1].OUT_LC[0]: R0.F12.B5 inv 0
	INT:BUF.LONG_V8[0].OUT_LC[3]: R0.F5.B5 inv 0
	INT:BUF.LONG_V9[1].OUT_LC[2]: R0.F6.B4 inv 0
	INT:BUF.QUAD_H0[0].OUT_LC[0]: R0.F13.B25 inv 0
	INT:BUF.QUAD_H0[1].OUT_LC[1]: R0.F9.B25 inv 0
	INT:BUF.QUAD_H0[2].OUT_LC[2]: R0.F5.B25 inv 0
	INT:BUF.QUAD_H0[3].OUT_LC[3]: R0.F1.B25 inv 0
	INT:BUF.QUAD_H1[0].OUT_LC[0]: R0.F12.B23 inv 0
	INT:BUF.QUAD_H1[1].OUT_LC[1]: R0.F8.B23 inv 0
	INT:BUF.QUAD_H1[2].OUT_LC[2]: R0.F4.B23 inv 0
	INT:BUF.QUAD_H1[3].OUT_LC[3]: R0.F0.B23 inv 0
	INT:BUF.QUAD_H2[0].OUT_LC[0]: R0.F12.B25 inv 0
	INT:BUF.QUAD_H2[1].OUT_LC[1]: R0.F8.B25 inv 0
	INT:BUF.QUAD_H2[2].OUT_LC[2]: R0.F4.B25 inv 0
	INT:BUF.QUAD_H2[3].OUT_LC[3]: R0.F0.B25 inv 0
	INT:BUF.QUAD_H3[0].OUT_LC[0]: R0.F13.B26 inv 0
	INT:BUF.QUAD_H3[1].OUT_LC[1]: R0.F9.B26 inv 0
	INT:BUF.QUAD_H3[2].OUT_LC[2]: R0.F5.B26 inv 0
	INT:BUF.QUAD_H3[3].OUT_LC[3]: R0.F1.B26 inv 0
	INT:BUF.QUAD_V0[0].OUT_LC[2]: R0.F6.B26 inv 0
	INT:BUF.QUAD_V0[10].OUT_LC[3]: R0.F1.B23 inv 0
	INT:BUF.QUAD_V0[2].OUT_LC[3]: R0.F2.B26 inv 0
	INT:BUF.QUAD_V0[4].OUT_LC[0]: R0.F13.B23 inv 0
	INT:BUF.QUAD_V0[6].OUT_LC[1]: R0.F9.B23 inv 0
	INT:BUF.QUAD_V0[8].OUT_LC[2]: R0.F5.B23 inv 0
	INT:BUF.QUAD_V1[11].OUT_LC[1]: R0.F10.B26 inv 0
	INT:BUF.QUAD_V1[1].OUT_LC[0]: R0.F15.B25 inv 0
	INT:BUF.QUAD_V1[3].OUT_LC[1]: R0.F11.B25 inv 0
	INT:BUF.QUAD_V1[5].OUT_LC[2]: R0.F7.B25 inv 0
	INT:BUF.QUAD_V1[7].OUT_LC[3]: R0.F3.B25 inv 0
	INT:BUF.QUAD_V1[9].OUT_LC[0]: R0.F14.B26 inv 0
	INT:BUF.QUAD_V2[0].OUT_LC[2]: R0.F6.B25 inv 0
	INT:BUF.QUAD_V2[10].OUT_LC[3]: R0.F3.B23 inv 0
	INT:BUF.QUAD_V2[2].OUT_LC[3]: R0.F2.B25 inv 0
	INT:BUF.QUAD_V2[4].OUT_LC[0]: R0.F15.B23 inv 0
	INT:BUF.QUAD_V2[6].OUT_LC[1]: R0.F11.B23 inv 0
	INT:BUF.QUAD_V2[8].OUT_LC[2]: R0.F7.B23 inv 0
	INT:BUF.QUAD_V3[11].OUT_LC[1]: R0.F10.B25 inv 0
	INT:BUF.QUAD_V3[1].OUT_LC[0]: R0.F14.B23 inv 0
	INT:BUF.QUAD_V3[3].OUT_LC[1]: R0.F10.B23 inv 0
	INT:BUF.QUAD_V3[5].OUT_LC[2]: R0.F6.B23 inv 0
	INT:BUF.QUAD_V3[7].OUT_LC[3]: R0.F2.B23 inv 0
	INT:BUF.QUAD_V3[9].OUT_LC[0]: R0.F14.B25 inv 0
	INT:INV.IMUX_IO_ICLK_OPTINV: R0.F6.B35 inv 0
	INT:INV.IMUX_IO_OCLK_OPTINV: R0.F1.B35 inv 0
	INT:MUX.IMUX_CE: R0.F5.B36 R0.F5.B37 R0.F4.B36 R0.F4.B37
		0001: GLOBAL[1]
		0011: GLOBAL[3]
		0101: GLOBAL[5]
		0111: GLOBAL[7]
		1001: LOCAL_0[2]
		1011: LOCAL_0[5]
		1101: LOCAL_1[2]
		1111: LOCAL_1[5]
		0000: NONE
	INT:MUX.IMUX_IO_DOUT0[0]: R0.F11.B34 R0.F11.B35 R0.F10.B34 R0.F10.B35
		0001: LOCAL_0[0]
		0011: LOCAL_0[2]
		0101: LOCAL_0[4]
		0111: LOCAL_0[6]
		1001: LOCAL_1[1]
		1011: LOCAL_1[3]
		1101: LOCAL_1[5]
		1111: LOCAL_1[7]
		0000: NONE
	INT:MUX.IMUX_IO_DOUT0[1]: R0.F4.B34 R0.F4.B35 R0.F5.B34 R0.F5.B35
		0001: LOCAL_0[1]
		0011: LOCAL_0[3]
		0101: LOCAL_0[5]
		0111: LOCAL_0[7]
		1001: LOCAL_1[0]
		1011: LOCAL_1[2]
		1101: LOCAL_1[4]
		1111: LOCAL_1[6]
		0000: NONE
	INT:MUX.IMUX_IO_DOUT1[0]: R0.F7.B33 R0.F7.B32 R0.F6.B32 R0.F6.B33
		0001: LOCAL_0[1]
		0011: LOCAL_0[3]
		0101: LOCAL_0[5]
		0111: LOCAL_0[7]
		1001: LOCAL_1[0]
		1011: LOCAL_1[2]
		1101: LOCAL_1[4]
		1111: LOCAL_1[6]
		0000: NONE
	INT:MUX.IMUX_IO_DOUT1[1]: R0.F0.B33 R0.F0.B32 R0.F1.B32 R0.F1.B33
		0001: LOCAL_0[0]
		0011: LOCAL_0[2]
		0101: LOCAL_0[4]
		0111: LOCAL_0[6]
		1001: LOCAL_1[1]
		1011: LOCAL_1[3]
		1101: LOCAL_1[5]
		1111: LOCAL_1[7]
		0000: NONE
	INT:MUX.IMUX_IO_EXTRA: R0.F10.B36 R0.F10.B37 R0.F11.B36 R0.F11.B37
		0001: LOCAL_0[1]
		0011: LOCAL_0[3]
		0101: LOCAL_0[5]
		0111: LOCAL_0[7]
		1001: LOCAL_1[0]
		1011: LOCAL_1[2]
		1101: LOCAL_1[4]
		1111: LOCAL_1[6]
		0000: NONE
	INT:MUX.IMUX_IO_ICLK: R0.F7.B35 R0.F7.B36 R0.F7.B34 R0.F6.B34 R0.F6.B37
		00001: GLOBAL[0]
		00011: GLOBAL[1]
		00101: GLOBAL[2]
		00111: GLOBAL[3]
		01001: GLOBAL[4]
		01011: GLOBAL[5]
		01101: GLOBAL[6]
		01111: GLOBAL[7]
		10001: LOCAL_0[0]
		10011: LOCAL_0[3]
		10101: LOCAL_1[0]
		10111: LOCAL_1[3]
		00000: NONE
	INT:MUX.IMUX_IO_OCLK: R0.F0.B35 R0.F0.B36 R0.F0.B34 R0.F1.B34 R0.F1.B37
		00001: GLOBAL[0]
		00011: GLOBAL[1]
		00101: GLOBAL[2]
		00111: GLOBAL[3]
		01001: GLOBAL[4]
		01011: GLOBAL[5]
		01101: GLOBAL[6]
		01111: GLOBAL[7]
		10001: LOCAL_0[1]
		10011: LOCAL_0[4]
		10101: LOCAL_1[1]
		10111: LOCAL_1[4]
		00000: NONE
	INT:MUX.IMUX_IO_OE[0]: R0.F11.B33 R0.F11.B32 R0.F10.B32 R0.F10.B33
		0001: LOCAL_0[1]
		0011: LOCAL_0[3]
		0101: LOCAL_0[5]
		0111: LOCAL_0[7]
		1001: LOCAL_1[0]
		1011: LOCAL_1[2]
		1101: LOCAL_1[4]
		1111: LOCAL_1[6]
		0000: NONE
	INT:MUX.IMUX_IO_OE[1]: R0.F4.B33 R0.F4.B32 R0.F5.B32 R0.F5.B33
		0001: LOCAL_0[0]
		0011: LOCAL_0[2]
		0101: LOCAL_0[4]
		0111: LOCAL_0[6]
		1001: LOCAL_1[1]
		1011: LOCAL_1[3]
		1101: LOCAL_1[5]
		1111: LOCAL_1[7]
		0000: NONE
	INT:MUX.LOCAL_0[0]: R0.F14.B18 R0.F15.B16 R0.F14.B16 R0.F14.B17 R0.F14.B19
		01111: LONG_V11[1]
		10101: LONG_V3[1]
		10001: LONG_V7[1]
		00000: NONE
		01001: OUT_LC_ES[0]
		01101: OUT_LC_S[0]
		00011: OUT_LC_WS[0]
		00111: QUAD_H0[0]
		01011: QUAD_H2[0]
		11111: QUAD_V0[4]
		10111: QUAD_V1[1]
		11011: QUAD_V1[9]
		10011: QUAD_V2[4]
		11001: QUAD_V3[1]
		11101: QUAD_V3[9]
	INT:MUX.LOCAL_0[1]: R0.F15.B18 R0.F15.B20 R0.F14.B20 R0.F15.B17 R0.F15.B19
		01111: LONG_V11[0]
		10101: LONG_V3[0]
		10001: LONG_V7[0]
		00000: NONE
		01001: OUT_LC_ES[1]
		01101: OUT_LC_S[1]
		00011: OUT_LC_WS[1]
		00111: QUAD_H0[1]
		01011: QUAD_H2[1]
		11111: QUAD_V0[5]
		10111: QUAD_V1[0]
		11011: QUAD_V1[8]
		10011: QUAD_V2[5]
		11001: QUAD_V3[0]
		11101: QUAD_V3[8]
	INT:MUX.LOCAL_0[2]: R0.F13.B18 R0.F12.B16 R0.F13.B16 R0.F13.B17 R0.F13.B19
		01111: LONG_V10[0]
		10101: LONG_V2[0]
		10001: LONG_V6[0]
		00000: NONE
		01001: OUT_LC_ES[2]
		01101: OUT_LC_S[2]
		00011: OUT_LC_WS[2]
		00111: QUAD_H0[2]
		01011: QUAD_H2[2]
		11111: QUAD_V0[6]
		11011: QUAD_V1[11]
		10111: QUAD_V1[3]
		10011: QUAD_V2[6]
		11101: QUAD_V3[11]
		11001: QUAD_V3[3]
	INT:MUX.LOCAL_0[3]: R0.F12.B18 R0.F12.B20 R0.F13.B20 R0.F12.B17 R0.F12.B19
		01111: LONG_V10[1]
		10101: LONG_V2[1]
		10001: LONG_V6[1]
		00000: NONE
		01001: OUT_LC_ES[3]
		01101: OUT_LC_S[3]
		00011: OUT_LC_WS[3]
		00111: QUAD_H0[3]
		01011: QUAD_H2[3]
		11111: QUAD_V0[7]
		11011: QUAD_V1[10]
		10111: QUAD_V1[2]
		10011: QUAD_V2[7]
		11101: QUAD_V3[10]
		11001: QUAD_V3[2]
	INT:MUX.LOCAL_0[4]: R0.F10.B18 R0.F11.B16 R0.F10.B16 R0.F10.B17 R0.F10.B19
		10101: LONG_V1[1]
		10001: LONG_V5[1]
		01111: LONG_V9[1]
		00000: NONE
		01001: OUT_LC_ES[4]
		01101: OUT_LC_S[4]
		00011: OUT_LC_WS[4]
		00111: QUAD_H1[0]
		01011: QUAD_H3[0]
		11011: QUAD_V0[0]
		11111: QUAD_V0[8]
		10111: QUAD_V1[5]
		11101: QUAD_V2[0]
		10011: QUAD_V2[8]
		11001: QUAD_V3[5]
	INT:MUX.LOCAL_0[5]: R0.F11.B18 R0.F11.B20 R0.F10.B20 R0.F11.B17 R0.F11.B19
		10101: LONG_V1[0]
		10001: LONG_V5[0]
		01111: LONG_V9[0]
		00000: NONE
		01001: OUT_LC_ES[5]
		01101: OUT_LC_S[5]
		00011: OUT_LC_WS[5]
		00111: QUAD_H1[1]
		01011: QUAD_H3[1]
		11011: QUAD_V0[1]
		11111: QUAD_V0[9]
		10111: QUAD_V1[4]
		11101: QUAD_V2[1]
		10011: QUAD_V2[9]
		11001: QUAD_V3[4]
	INT:MUX.LOCAL_0[6]: R0.F9.B18 R0.F8.B16 R0.F9.B16 R0.F9.B17 R0.F9.B19
		10101: LONG_V0[0]
		10001: LONG_V4[0]
		01111: LONG_V8[0]
		00000: NONE
		01001: OUT_LC_ES[6]
		01101: OUT_LC_S[6]
		00011: OUT_LC_WS[6]
		00111: QUAD_H1[2]
		01011: QUAD_H3[2]
		11111: QUAD_V0[10]
		11011: QUAD_V0[2]
		10111: QUAD_V1[7]
		10011: QUAD_V2[10]
		11101: QUAD_V2[2]
		11001: QUAD_V3[7]
	INT:MUX.LOCAL_0[7]: R0.F8.B18 R0.F8.B20 R0.F9.B20 R0.F8.B17 R0.F8.B19
		10101: LONG_V0[1]
		10001: LONG_V4[1]
		01111: LONG_V8[1]
		00000: NONE
		01001: OUT_LC_ES[7]
		01101: OUT_LC_S[7]
		00011: OUT_LC_WS[7]
		00111: QUAD_H1[3]
		01011: QUAD_H3[3]
		11111: QUAD_V0[11]
		11011: QUAD_V0[3]
		10111: QUAD_V1[6]
		10011: QUAD_V2[11]
		11101: QUAD_V2[3]
		11001: QUAD_V3[6]
	INT:MUX.LOCAL_1[0]: R0.F6.B18 R0.F7.B16 R0.F6.B16 R0.F6.B17 R0.F6.B19
		01111: LONG_V11[1]
		10101: LONG_V3[1]
		10001: LONG_V7[1]
		00000: NONE
		01001: OUT_LC_ES[0]
		01101: OUT_LC_S[0]
		00011: OUT_LC_WS[0]
		00111: QUAD_H0[0]
		01011: QUAD_H2[0]
		11111: QUAD_V0[4]
		10111: QUAD_V1[1]
		11011: QUAD_V1[9]
		10011: QUAD_V2[4]
		11001: QUAD_V3[1]
		11101: QUAD_V3[9]
	INT:MUX.LOCAL_1[1]: R0.F7.B18 R0.F7.B20 R0.F6.B20 R0.F7.B17 R0.F7.B19
		01111: LONG_V11[0]
		10101: LONG_V3[0]
		10001: LONG_V7[0]
		00000: NONE
		01001: OUT_LC_ES[1]
		01101: OUT_LC_S[1]
		00011: OUT_LC_WS[1]
		00111: QUAD_H0[1]
		01011: QUAD_H2[1]
		11111: QUAD_V0[5]
		10111: QUAD_V1[0]
		11011: QUAD_V1[8]
		10011: QUAD_V2[5]
		11001: QUAD_V3[0]
		11101: QUAD_V3[8]
	INT:MUX.LOCAL_1[2]: R0.F5.B18 R0.F4.B16 R0.F5.B16 R0.F5.B17 R0.F5.B19
		01111: LONG_V10[0]
		10101: LONG_V2[0]
		10001: LONG_V6[0]
		00000: NONE
		01001: OUT_LC_ES[2]
		01101: OUT_LC_S[2]
		00011: OUT_LC_WS[2]
		00111: QUAD_H0[2]
		01011: QUAD_H2[2]
		11111: QUAD_V0[6]
		11011: QUAD_V1[11]
		10111: QUAD_V1[3]
		10011: QUAD_V2[6]
		11101: QUAD_V3[11]
		11001: QUAD_V3[3]
	INT:MUX.LOCAL_1[3]: R0.F4.B18 R0.F4.B20 R0.F5.B20 R0.F4.B17 R0.F4.B19
		01111: LONG_V10[1]
		10101: LONG_V2[1]
		10001: LONG_V6[1]
		00000: NONE
		01001: OUT_LC_ES[3]
		01101: OUT_LC_S[3]
		00011: OUT_LC_WS[3]
		00111: QUAD_H0[3]
		01011: QUAD_H2[3]
		11111: QUAD_V0[7]
		11011: QUAD_V1[10]
		10111: QUAD_V1[2]
		10011: QUAD_V2[7]
		11101: QUAD_V3[10]
		11001: QUAD_V3[2]
	INT:MUX.LOCAL_1[4]: R0.F2.B18 R0.F3.B16 R0.F2.B16 R0.F2.B17 R0.F2.B19
		10101: LONG_V1[1]
		10001: LONG_V5[1]
		01111: LONG_V9[1]
		00000: NONE
		01001: OUT_LC_ES[4]
		01101: OUT_LC_S[4]
		00011: OUT_LC_WS[4]
		00111: QUAD_H1[0]
		01011: QUAD_H3[0]
		11011: QUAD_V0[0]
		11111: QUAD_V0[8]
		10111: QUAD_V1[5]
		11101: QUAD_V2[0]
		10011: QUAD_V2[8]
		11001: QUAD_V3[5]
	INT:MUX.LOCAL_1[5]: R0.F3.B18 R0.F3.B20 R0.F2.B20 R0.F3.B17 R0.F3.B19
		10101: LONG_V1[0]
		10001: LONG_V5[0]
		01111: LONG_V9[0]
		00000: NONE
		01001: OUT_LC_ES[5]
		01101: OUT_LC_S[5]
		00011: OUT_LC_WS[5]
		00111: QUAD_H1[1]
		01011: QUAD_H3[1]
		11011: QUAD_V0[1]
		11111: QUAD_V0[9]
		10111: QUAD_V1[4]
		11101: QUAD_V2[1]
		10011: QUAD_V2[9]
		11001: QUAD_V3[4]
	INT:MUX.LOCAL_1[6]: R0.F1.B18 R0.F0.B16 R0.F1.B16 R0.F1.B17 R0.F1.B19
		10101: LONG_V0[0]
		10001: LONG_V4[0]
		01111: LONG_V8[0]
		00000: NONE
		01001: OUT_LC_ES[6]
		01101: OUT_LC_S[6]
		00011: OUT_LC_WS[6]
		00111: QUAD_H1[2]
		01011: QUAD_H3[2]
		11111: QUAD_V0[10]
		11011: QUAD_V0[2]
		10111: QUAD_V1[7]
		10011: QUAD_V2[10]
		11101: QUAD_V2[2]
		11001: QUAD_V3[7]
	INT:MUX.LOCAL_1[7]: R0.F0.B18 R0.F0.B20 R0.F1.B20 R0.F0.B17 R0.F0.B19
		10101: LONG_V0[1]
		10001: LONG_V4[1]
		01111: LONG_V8[1]
		00000: NONE
		01001: OUT_LC_ES[7]
		01101: OUT_LC_S[7]
		00011: OUT_LC_WS[7]
		00111: QUAD_H1[3]
		01011: QUAD_H3[3]
		11111: QUAD_V0[11]
		11011: QUAD_V0[3]
		10111: QUAD_V1[6]
		10011: QUAD_V2[11]
		11101: QUAD_V2[3]
		11001: QUAD_V3[6]
	INT:MUX.QUAD_H0[0]: R0.F14.B35 R0.F14.B36
		00: NONE
		01: QUAD_H4[0]
		10: QUAD_V1[0]
		11: QUAD_V3[0]
	INT:MUX.QUAD_H0[1]: R0.F13.B35 R0.F13.B36
		00: NONE
		01: QUAD_H4[1]
		10: QUAD_V1[6]
		11: QUAD_V3[6]
	INT:MUX.QUAD_H0[2]: R0.F9.B35 R0.F9.B36
		00: NONE
		01: QUAD_H4[2]
		10: QUAD_V0[1]
		11: QUAD_V2[1]
	INT:MUX.QUAD_H0[3]: R0.F2.B35 R0.F2.B36
		00: NONE
		01: QUAD_H4[3]
		10: QUAD_V0[7]
		11: QUAD_V2[7]
	INT:MUX.QUAD_H4[0]: R0.F15.B34 R0.F15.B33
		00: NONE
		01: QUAD_H0[0]
		10: QUAD_V1[0]
		11: QUAD_V3[0]
	INT:MUX.QUAD_H4[1]: R0.F12.B34 R0.F12.B33
		00: NONE
		01: QUAD_H0[1]
		10: QUAD_V1[6]
		11: QUAD_V3[6]
	INT:MUX.QUAD_H4[2]: R0.F8.B34 R0.F8.B33
		00: NONE
		01: QUAD_H0[2]
		10: QUAD_V0[1]
		11: QUAD_V2[1]
	INT:MUX.QUAD_H4[3]: R0.F3.B34 R0.F3.B33
		00: NONE
		01: QUAD_H0[3]
		10: QUAD_V0[7]
		11: QUAD_V2[7]
	INT:MUX.QUAD_V0[1]: R0.F9.B33 R0.F9.B34
		00: NONE
		01: QUAD_H0[2]
		10: QUAD_H4[2]
		11: QUAD_V2[1]
	INT:MUX.QUAD_V0[7]: R0.F2.B33 R0.F2.B34
		00: NONE
		01: QUAD_H0[3]
		10: QUAD_H4[3]
		11: QUAD_V2[7]
	INT:MUX.QUAD_V1[0]: R0.F14.B33 R0.F14.B34
		00: NONE
		01: QUAD_H0[0]
		10: QUAD_H4[0]
		11: QUAD_V3[0]
	INT:MUX.QUAD_V1[6]: R0.F13.B33 R0.F13.B34
		00: NONE
		01: QUAD_H0[1]
		10: QUAD_H4[1]
		11: QUAD_V3[6]
	INT:MUX.QUAD_V2[1]: R0.F8.B35 R0.F8.B36
		00: NONE
		11: QUAD_H0[2]
		01: QUAD_H4[2]
		10: QUAD_V0[1]
	INT:MUX.QUAD_V2[7]: R0.F3.B35 R0.F3.B36
		00: NONE
		11: QUAD_H0[3]
		01: QUAD_H4[3]
		10: QUAD_V0[7]
	INT:MUX.QUAD_V3[0]: R0.F15.B35 R0.F15.B36
		00: NONE
		11: QUAD_H0[0]
		01: QUAD_H4[0]
		10: QUAD_V1[0]
	INT:MUX.QUAD_V3[6]: R0.F12.B35 R0.F12.B36
		00: NONE
		11: QUAD_H0[1]
		01: QUAD_H4[1]
		10: QUAD_V1[6]
	IO0:OUTPUT_ENABLE: R0.F1.B36 inv 1
	IO0:PIN_TYPE: R0.F11.B5 R0.F11.B4 R0.F15.B4 R0.F15.B5 R0.F13.B4 R0.F13.B5 inv 000000
	IO1:OUTPUT_ENABLE: R0.F0.B37 inv 1
	IO1:PIN_TYPE: R0.F0.B5 R0.F0.B4 R0.F4.B4 R0.F4.B5 R0.F2.B4 R0.F2.B5 inv 000000
}

bstile IOI_W_L04 {
	INT:BUF.LONG_H0[0].OUT_LC[0]: R0.F1.B0 inv 0
	INT:BUF.LONG_H10[0].OUT_LC[2]: R0.F8.B1 inv 0
	INT:BUF.LONG_H11[1].OUT_LC[3]: R0.F15.B0 inv 0
	INT:BUF.LONG_H1[1].OUT_LC[1]: R0.F7.B1 inv 0
	INT:BUF.LONG_H2[0].OUT_LC[2]: R0.F9.B1 inv 0
	INT:BUF.LONG_H3[1].OUT_LC[3]: R0.F11.B0 inv 0
	INT:BUF.LONG_H4[0].OUT_LC[0]: R0.F2.B0 inv 0
	INT:BUF.LONG_H5[1].OUT_LC[1]: R0.F7.B0 inv 0
	INT:BUF.LONG_H6[0].OUT_LC[2]: R0.F9.B0 inv 0
	INT:BUF.LONG_H7[1].OUT_LC[3]: R0.F12.B0 inv 0
	INT:BUF.LONG_H8[0].OUT_LC[0]: R0.F5.B0 inv 0
	INT:BUF.LONG_H9[1].OUT_LC[1]: R0.F6.B1 inv 0
	INT:BUF.QUAD_H0[0].OUT_LC[0]: R0.F1.B17 inv 0
	INT:BUF.QUAD_H0[10].OUT_LC[1]: R0.F5.B16 inv 0
	INT:BUF.QUAD_H0[2].OUT_LC[1]: R0.F5.B17 inv 0
	INT:BUF.QUAD_H0[4].OUT_LC[2]: R0.F9.B17 inv 0
	INT:BUF.QUAD_H0[6].OUT_LC[3]: R0.F13.B17 inv 0
	INT:BUF.QUAD_H0[8].OUT_LC[0]: R0.F1.B16 inv 0
	INT:BUF.QUAD_H1[11].OUT_LC[3]: R0.F12.B17 inv 0
	INT:BUF.QUAD_H1[1].OUT_LC[2]: R0.F9.B16 inv 0
	INT:BUF.QUAD_H1[3].OUT_LC[3]: R0.F13.B16 inv 0
	INT:BUF.QUAD_H1[5].OUT_LC[0]: R0.F0.B17 inv 0
	INT:BUF.QUAD_H1[7].OUT_LC[1]: R0.F4.B17 inv 0
	INT:BUF.QUAD_H1[9].OUT_LC[2]: R0.F8.B17 inv 0
	INT:BUF.QUAD_H2[0].OUT_LC[0]: R0.F0.B16 inv 0
	INT:BUF.QUAD_H2[10].OUT_LC[1]: R0.F5.B15 inv 0
	INT:BUF.QUAD_H2[2].OUT_LC[1]: R0.F4.B16 inv 0
	INT:BUF.QUAD_H2[4].OUT_LC[2]: R0.F8.B16 inv 0
	INT:BUF.QUAD_H2[6].OUT_LC[3]: R0.F12.B16 inv 0
	INT:BUF.QUAD_H2[8].OUT_LC[0]: R0.F1.B15 inv 0
	INT:BUF.QUAD_H3[11].OUT_LC[3]: R0.F15.B17 inv 0
	INT:BUF.QUAD_H3[1].OUT_LC[2]: R0.F9.B15 inv 0
	INT:BUF.QUAD_H3[3].OUT_LC[3]: R0.F13.B15 inv 0
	INT:BUF.QUAD_H3[5].OUT_LC[0]: R0.F3.B17 inv 0
	INT:BUF.QUAD_H3[7].OUT_LC[1]: R0.F7.B17 inv 0
	INT:BUF.QUAD_H3[9].OUT_LC[2]: R0.F11.B17 inv 0
	INT:BUF.QUAD_V1[0].OUT_LC[0]: R0.F3.B15 inv 0
	INT:BUF.QUAD_V1[1].OUT_LC[1]: R0.F7.B15 inv 0
	INT:BUF.QUAD_V1[2].OUT_LC[2]: R0.F11.B15 inv 0
	INT:BUF.QUAD_V1[3].OUT_LC[3]: R0.F15.B15 inv 0
	INT:BUF.QUAD_V2[0].OUT_LC[0]: R0.F2.B16 inv 0
	INT:BUF.QUAD_V2[1].OUT_LC[1]: R0.F6.B16 inv 0
	INT:BUF.QUAD_V2[2].OUT_LC[2]: R0.F10.B16 inv 0
	INT:BUF.QUAD_V2[3].OUT_LC[3]: R0.F14.B16 inv 0
	INT:BUF.QUAD_V3[0].OUT_LC[0]: R0.F2.B17 inv 0
	INT:BUF.QUAD_V3[1].OUT_LC[1]: R0.F6.B17 inv 0
	INT:BUF.QUAD_V3[2].OUT_LC[2]: R0.F10.B17 inv 0
	INT:BUF.QUAD_V3[3].OUT_LC[3]: R0.F14.B17 inv 0
	INT:BUF.QUAD_V4[0].OUT_LC[0]: R0.F3.B16 inv 0
	INT:BUF.QUAD_V4[1].OUT_LC[1]: R0.F7.B16 inv 0
	INT:BUF.QUAD_V4[2].OUT_LC[2]: R0.F11.B16 inv 0
	INT:BUF.QUAD_V4[3].OUT_LC[3]: R0.F15.B16 inv 0
	INT:INV.IMUX_IO_ICLK_OPTINV: R0.F9.B4 inv 0
	INT:INV.IMUX_IO_OCLK_OPTINV: R0.F15.B4 inv 0
	INT:MUX.IMUX_CE: R0.F11.B3 R0.F11.B2 R0.F10.B3 R0.F10.B2
		0001: GLOBAL[0]
		0011: GLOBAL[2]
		0101: GLOBAL[4]
		0111: GLOBAL[6]
		1001: LOCAL_0[2]
		1011: LOCAL_0[5]
		1101: LOCAL_1[2]
		1111: LOCAL_1[5]
		0000: NONE
	INT:MUX.IMUX_IO_DOUT0[0]: R0.F4.B5 R0.F4.B4 R0.F5.B5 R0.F5.B4
		0001: LOCAL_0[0]
		0011: LOCAL_0[2]
		0101: LOCAL_0[4]
		0111: LOCAL_0[6]
		1001: LOCAL_1[1]
		1011: LOCAL_1[3]
		1101: LOCAL_1[5]
		1111: LOCAL_1[7]
		0000: NONE
	INT:MUX.IMUX_IO_DOUT0[1]: R0.F10.B5 R0.F10.B4 R0.F11.B5 R0.F11.B4
		0001: LOCAL_0[1]
		0011: LOCAL_0[3]
		0101: LOCAL_0[5]
		0111: LOCAL_0[7]
		1001: LOCAL_1[0]
		1011: LOCAL_1[2]
		1101: LOCAL_1[4]
		1111: LOCAL_1[6]
		0000: NONE
	INT:MUX.IMUX_IO_DOUT1[0]: R0.F8.B6 R0.F8.B7 R0.F9.B7 R0.F9.B6
		0001: LOCAL_0[1]
		0011: LOCAL_0[3]
		0101: LOCAL_0[5]
		0111: LOCAL_0[7]
		1001: LOCAL_1[0]
		1011: LOCAL_1[2]
		1101: LOCAL_1[4]
		1111: LOCAL_1[6]
		0000: NONE
	INT:MUX.IMUX_IO_DOUT1[1]: R0.F14.B6 R0.F14.B7 R0.F15.B7 R0.F15.B6
		0001: LOCAL_0[0]
		0011: LOCAL_0[2]
		0101: LOCAL_0[4]
		0111: LOCAL_0[6]
		1001: LOCAL_1[1]
		1011: LOCAL_1[3]
		1101: LOCAL_1[5]
		1111: LOCAL_1[7]
		0000: NONE
	INT:MUX.IMUX_IO_EXTRA: R0.F5.B3 R0.F5.B2 R0.F4.B3 R0.F4.B2
		0001: LOCAL_0[1]
		0011: LOCAL_0[3]
		0101: LOCAL_0[5]
		0111: LOCAL_0[7]
		1001: LOCAL_1[0]
		1011: LOCAL_1[2]
		1101: LOCAL_1[4]
		1111: LOCAL_1[6]
		0000: NONE
	INT:MUX.IMUX_IO_ICLK: R0.F8.B4 R0.F8.B3 R0.F8.B5 R0.F9.B5 R0.F9.B2
		00001: GLOBAL[0]
		00011: GLOBAL[1]
		00101: GLOBAL[2]
		00111: GLOBAL[3]
		01001: GLOBAL[4]
		01011: GLOBAL[5]
		01101: GLOBAL[6]
		01111: GLOBAL[7]
		10001: LOCAL_0[0]
		10011: LOCAL_0[3]
		10101: LOCAL_1[0]
		10111: LOCAL_1[3]
		00000: NONE
	INT:MUX.IMUX_IO_OCLK: R0.F14.B4 R0.F14.B3 R0.F14.B5 R0.F15.B5 R0.F15.B2
		00001: GLOBAL[0]
		00011: GLOBAL[1]
		00101: GLOBAL[2]
		00111: GLOBAL[3]
		01001: GLOBAL[4]
		01011: GLOBAL[5]
		01101: GLOBAL[6]
		01111: GLOBAL[7]
		10001: LOCAL_0[1]
		10011: LOCAL_0[4]
		10101: LOCAL_1[1]
		10111: LOCAL_1[4]
		00000: NONE
	INT:MUX.IMUX_IO_OE[0]: R0.F4.B6 R0.F4.B7 R0.F5.B7 R0.F5.B6
		0001: LOCAL_0[1]
		0011: LOCAL_0[3]
		0101: LOCAL_0[5]
		0111: LOCAL_0[7]
		1001: LOCAL_1[0]
		1011: LOCAL_1[2]
		1101: LOCAL_1[4]
		1111: LOCAL_1[6]
		0000: NONE
	INT:MUX.IMUX_IO_OE[1]: R0.F10.B6 R0.F10.B7 R0.F11.B7 R0.F11.B6
		0001: LOCAL_0[0]
		0011: LOCAL_0[2]
		0101: LOCAL_0[4]
		0111: LOCAL_0[6]
		1001: LOCAL_1[1]
		1011: LOCAL_1[3]
		1101: LOCAL_1[5]
		1111: LOCAL_1[7]
		0000: NONE
	INT:MUX.LOCAL_0[0]: R0.F1.B12 R0.F1.B13 R0.F0.B13 R0.F1.B11 R0.F1.B10
		11101: LONG_H0[0]
		00011: LONG_H4[0]
		01011: LONG_H8[0]
		00000: NONE
		10001: OUT_LC_WN[0]
		00101: OUT_LC_WS[0]
		01101: OUT_LC_W[0]
		00111: QUAD_H0[0]
		01111: QUAD_H0[8]
		10011: QUAD_H1[5]
		11011: QUAD_H2[0]
		10111: QUAD_H2[8]
		11111: QUAD_H3[5]
		10101: QUAD_V2[0]
		11001: QUAD_V4[0]
	INT:MUX.LOCAL_0[1]: R0.F0.B12 R0.F1.B9 R0.F0.B9 R0.F0.B11 R0.F0.B10
		11101: LONG_H0[1]
		00011: LONG_H4[1]
		01011: LONG_H8[1]
		00000: NONE
		10001: OUT_LC_WN[1]
		00101: OUT_LC_WS[1]
		01101: OUT_LC_W[1]
		00111: QUAD_H0[1]
		01111: QUAD_H0[9]
		10011: QUAD_H1[4]
		11011: QUAD_H2[1]
		10111: QUAD_H2[9]
		11111: QUAD_H3[4]
		10101: QUAD_V2[1]
		11001: QUAD_V4[1]
	INT:MUX.LOCAL_0[2]: R0.F3.B12 R0.F3.B13 R0.F2.B13 R0.F3.B11 R0.F3.B10
		11101: LONG_H1[1]
		00011: LONG_H5[1]
		01011: LONG_H9[1]
		00000: NONE
		10001: OUT_LC_WN[2]
		00101: OUT_LC_WS[2]
		01101: OUT_LC_W[2]
		01111: QUAD_H0[10]
		00111: QUAD_H0[2]
		10011: QUAD_H1[7]
		10111: QUAD_H2[10]
		11011: QUAD_H2[2]
		11111: QUAD_H3[7]
		10101: QUAD_V2[2]
		11001: QUAD_V4[2]
	INT:MUX.LOCAL_0[3]: R0.F2.B12 R0.F3.B9 R0.F2.B9 R0.F2.B11 R0.F2.B10
		11101: LONG_H1[0]
		00011: LONG_H5[0]
		01011: LONG_H9[0]
		00000: NONE
		10001: OUT_LC_WN[3]
		00101: OUT_LC_WS[3]
		01101: OUT_LC_W[3]
		01111: QUAD_H0[11]
		00111: QUAD_H0[3]
		10011: QUAD_H1[6]
		10111: QUAD_H2[11]
		11011: QUAD_H2[3]
		11111: QUAD_H3[6]
		10101: QUAD_V2[3]
		11001: QUAD_V4[3]
	INT:MUX.LOCAL_0[4]: R0.F5.B12 R0.F5.B13 R0.F4.B13 R0.F5.B11 R0.F5.B10
		01011: LONG_H10[0]
		11101: LONG_H2[0]
		00011: LONG_H6[0]
		00000: NONE
		10001: OUT_LC_WN[4]
		00101: OUT_LC_WS[4]
		01101: OUT_LC_W[4]
		00111: QUAD_H0[4]
		01111: QUAD_H1[1]
		10011: QUAD_H1[9]
		11011: QUAD_H2[4]
		10111: QUAD_H3[1]
		11111: QUAD_H3[9]
		10101: QUAD_V1[0]
		11001: QUAD_V3[0]
	INT:MUX.LOCAL_0[5]: R0.F4.B12 R0.F5.B9 R0.F4.B9 R0.F4.B11 R0.F4.B10
		01011: LONG_H10[1]
		11101: LONG_H2[1]
		00011: LONG_H6[1]
		00000: NONE
		10001: OUT_LC_WN[5]
		00101: OUT_LC_WS[5]
		01101: OUT_LC_W[5]
		00111: QUAD_H0[5]
		01111: QUAD_H1[0]
		10011: QUAD_H1[8]
		11011: QUAD_H2[5]
		10111: QUAD_H3[0]
		11111: QUAD_H3[8]
		10101: QUAD_V1[1]
		11001: QUAD_V3[1]
	INT:MUX.LOCAL_0[6]: R0.F7.B12 R0.F7.B13 R0.F6.B13 R0.F7.B11 R0.F7.B10
		01011: LONG_H11[1]
		11101: LONG_H3[1]
		00011: LONG_H7[1]
		00000: NONE
		10001: OUT_LC_WN[6]
		00101: OUT_LC_WS[6]
		01101: OUT_LC_W[6]
		00111: QUAD_H0[6]
		10011: QUAD_H1[11]
		01111: QUAD_H1[3]
		11011: QUAD_H2[6]
		11111: QUAD_H3[11]
		10111: QUAD_H3[3]
		10101: QUAD_V1[2]
		11001: QUAD_V3[2]
	INT:MUX.LOCAL_0[7]: R0.F6.B12 R0.F7.B9 R0.F6.B9 R0.F6.B11 R0.F6.B10
		01011: LONG_H11[0]
		11101: LONG_H3[0]
		00011: LONG_H7[0]
		00000: NONE
		10001: OUT_LC_WN[7]
		00101: OUT_LC_WS[7]
		01101: OUT_LC_W[7]
		00111: QUAD_H0[7]
		10011: QUAD_H1[10]
		01111: QUAD_H1[2]
		11011: QUAD_H2[7]
		11111: QUAD_H3[10]
		10111: QUAD_H3[2]
		10101: QUAD_V1[3]
		11001: QUAD_V3[3]
	INT:MUX.LOCAL_1[0]: R0.F9.B12 R0.F9.B13 R0.F8.B13 R0.F9.B11 R0.F9.B10
		11101: LONG_H0[0]
		00011: LONG_H4[0]
		01011: LONG_H8[0]
		00000: NONE
		10001: OUT_LC_WN[0]
		00101: OUT_LC_WS[0]
		01101: OUT_LC_W[0]
		00111: QUAD_H0[0]
		01111: QUAD_H0[8]
		10011: QUAD_H1[5]
		11011: QUAD_H2[0]
		10111: QUAD_H2[8]
		11111: QUAD_H3[5]
		10101: QUAD_V2[0]
		11001: QUAD_V4[0]
	INT:MUX.LOCAL_1[1]: R0.F8.B12 R0.F9.B9 R0.F8.B9 R0.F8.B11 R0.F8.B10
		11101: LONG_H0[1]
		00011: LONG_H4[1]
		01011: LONG_H8[1]
		00000: NONE
		10001: OUT_LC_WN[1]
		00101: OUT_LC_WS[1]
		01101: OUT_LC_W[1]
		00111: QUAD_H0[1]
		01111: QUAD_H0[9]
		10011: QUAD_H1[4]
		11011: QUAD_H2[1]
		10111: QUAD_H2[9]
		11111: QUAD_H3[4]
		10101: QUAD_V2[1]
		11001: QUAD_V4[1]
	INT:MUX.LOCAL_1[2]: R0.F11.B12 R0.F11.B13 R0.F10.B13 R0.F11.B11 R0.F11.B10
		11101: LONG_H1[1]
		00011: LONG_H5[1]
		01011: LONG_H9[1]
		00000: NONE
		10001: OUT_LC_WN[2]
		00101: OUT_LC_WS[2]
		01101: OUT_LC_W[2]
		01111: QUAD_H0[10]
		00111: QUAD_H0[2]
		10011: QUAD_H1[7]
		10111: QUAD_H2[10]
		11011: QUAD_H2[2]
		11111: QUAD_H3[7]
		10101: QUAD_V2[2]
		11001: QUAD_V4[2]
	INT:MUX.LOCAL_1[3]: R0.F10.B12 R0.F11.B9 R0.F10.B9 R0.F10.B11 R0.F10.B10
		11101: LONG_H1[0]
		00011: LONG_H5[0]
		01011: LONG_H9[0]
		00000: NONE
		10001: OUT_LC_WN[3]
		00101: OUT_LC_WS[3]
		01101: OUT_LC_W[3]
		01111: QUAD_H0[11]
		00111: QUAD_H0[3]
		10011: QUAD_H1[6]
		10111: QUAD_H2[11]
		11011: QUAD_H2[3]
		11111: QUAD_H3[6]
		10101: QUAD_V2[3]
		11001: QUAD_V4[3]
	INT:MUX.LOCAL_1[4]: R0.F13.B12 R0.F13.B13 R0.F12.B13 R0.F13.B11 R0.F13.B10
		01011: LONG_H10[0]
		11101: LONG_H2[0]
		00011: LONG_H6[0]
		00000: NONE
		10001: OUT_LC_WN[4]
		00101: OUT_LC_WS[4]
		01101: OUT_LC_W[4]
		00111: QUAD_H0[4]
		01111: QUAD_H1[1]
		10011: QUAD_H1[9]
		11011: QUAD_H2[4]
		10111: QUAD_H3[1]
		11111: QUAD_H3[9]
		10101: QUAD_V1[0]
		11001: QUAD_V3[0]
	INT:MUX.LOCAL_1[5]: R0.F12.B12 R0.F13.B9 R0.F12.B9 R0.F12.B11 R0.F12.B10
		01011: LONG_H10[1]
		11101: LONG_H2[1]
		00011: LONG_H6[1]
		00000: NONE
		10001: OUT_LC_WN[5]
		00101: OUT_LC_WS[5]
		01101: OUT_LC_W[5]
		00111: QUAD_H0[5]
		01111: QUAD_H1[0]
		10011: QUAD_H1[8]
		11011: QUAD_H2[5]
		10111: QUAD_H3[0]
		11111: QUAD_H3[8]
		10101: QUAD_V1[1]
		11001: QUAD_V3[1]
	INT:MUX.LOCAL_1[6]: R0.F15.B12 R0.F15.B13 R0.F14.B13 R0.F15.B11 R0.F15.B10
		01011: LONG_H11[1]
		11101: LONG_H3[1]
		00011: LONG_H7[1]
		00000: NONE
		10001: OUT_LC_WN[6]
		00101: OUT_LC_WS[6]
		01101: OUT_LC_W[6]
		00111: QUAD_H0[6]
		10011: QUAD_H1[11]
		01111: QUAD_H1[3]
		11011: QUAD_H2[6]
		11111: QUAD_H3[11]
		10111: QUAD_H3[3]
		10101: QUAD_V1[2]
		11001: QUAD_V3[2]
	INT:MUX.LOCAL_1[7]: R0.F14.B12 R0.F15.B9 R0.F14.B9 R0.F14.B11 R0.F14.B10
		01011: LONG_H11[0]
		11101: LONG_H3[0]
		00011: LONG_H7[0]
		00000: NONE
		10001: OUT_LC_WN[7]
		00101: OUT_LC_WS[7]
		01101: OUT_LC_W[7]
		00111: QUAD_H0[7]
		10011: QUAD_H1[10]
		01111: QUAD_H1[2]
		11011: QUAD_H2[7]
		11111: QUAD_H3[10]
		10111: QUAD_H3[2]
		10101: QUAD_V1[3]
		11001: QUAD_V3[3]
	INT:MUX.QUAD_H0[1]: R0.F0.B3 R0.F0.B4
		00: NONE
		01: QUAD_H2[1]
		10: QUAD_V0[0]
		11: QUAD_V4[0]
	INT:MUX.QUAD_H0[7]: R0.F2.B3 R0.F2.B4
		00: NONE
		01: QUAD_H2[7]
		10: QUAD_V0[1]
		11: QUAD_V4[1]
	INT:MUX.QUAD_H1[0]: R0.F6.B3 R0.F6.B4
		00: NONE
		01: QUAD_H3[0]
		10: QUAD_V0[2]
		11: QUAD_V4[2]
	INT:MUX.QUAD_H1[6]: R0.F12.B3 R0.F12.B4
		00: NONE
		01: QUAD_H3[6]
		10: QUAD_V0[3]
		11: QUAD_V4[3]
	INT:MUX.QUAD_H2[1]: R0.F1.B5 R0.F1.B6
		00: NONE
		11: QUAD_H0[1]
		01: QUAD_V0[0]
		10: QUAD_V4[0]
	INT:MUX.QUAD_H2[7]: R0.F3.B5 R0.F3.B6
		00: NONE
		11: QUAD_H0[7]
		01: QUAD_V0[1]
		10: QUAD_V4[1]
	INT:MUX.QUAD_H3[0]: R0.F7.B5 R0.F7.B6
		00: NONE
		11: QUAD_H1[0]
		01: QUAD_V0[2]
		10: QUAD_V4[2]
	INT:MUX.QUAD_H3[6]: R0.F13.B5 R0.F13.B6
		00: NONE
		11: QUAD_H1[6]
		01: QUAD_V0[3]
		10: QUAD_V4[3]
	INT:MUX.QUAD_V0[0]: R0.F0.B6 R0.F0.B5
		00: NONE
		11: QUAD_H0[1]
		01: QUAD_H2[1]
		10: QUAD_V4[0]
	INT:MUX.QUAD_V0[1]: R0.F2.B6 R0.F2.B5
		00: NONE
		11: QUAD_H0[7]
		01: QUAD_H2[7]
		10: QUAD_V4[1]
	INT:MUX.QUAD_V0[2]: R0.F6.B6 R0.F6.B5
		00: NONE
		11: QUAD_H1[0]
		01: QUAD_H3[0]
		10: QUAD_V4[2]
	INT:MUX.QUAD_V0[3]: R0.F12.B6 R0.F12.B5
		00: NONE
		11: QUAD_H1[6]
		01: QUAD_H3[6]
		10: QUAD_V4[3]
	INT:MUX.QUAD_V4[0]: R0.F1.B3 R0.F1.B4
		00: NONE
		11: QUAD_H0[1]
		01: QUAD_H2[1]
		10: QUAD_V0[0]
	INT:MUX.QUAD_V4[1]: R0.F3.B3 R0.F3.B4
		00: NONE
		11: QUAD_H0[7]
		01: QUAD_H2[7]
		10: QUAD_V0[1]
	INT:MUX.QUAD_V4[2]: R0.F7.B3 R0.F7.B4
		00: NONE
		11: QUAD_H1[0]
		01: QUAD_H3[0]
		10: QUAD_V0[2]
	INT:MUX.QUAD_V4[3]: R0.F13.B3 R0.F13.B4
		00: NONE
		11: QUAD_H1[6]
		01: QUAD_H3[6]
		10: QUAD_V0[3]
	IO0:PIN_TYPE: R0.F4.B0 R0.F4.B1 R0.F0.B1 R0.F0.B0 R0.F3.B1 R0.F3.B0 inv 000000
	IO1:PIN_TYPE: R0.F14.B0 R0.F14.B1 R0.F10.B1 R0.F10.B0 R0.F13.B1 R0.F13.B0 inv 000000
}

bstile IOI_W_L08 {
	INT:BUF.LONG_H0[0].OUT_LC[0]: R0.F1.B0 inv 0
	INT:BUF.LONG_H10[0].OUT_LC[2]: R0.F8.B1 inv 0
	INT:BUF.LONG_H11[1].OUT_LC[3]: R0.F15.B0 inv 0
	INT:BUF.LONG_H1[1].OUT_LC[1]: R0.F7.B1 inv 0
	INT:BUF.LONG_H2[0].OUT_LC[2]: R0.F9.B1 inv 0
	INT:BUF.LONG_H3[1].OUT_LC[3]: R0.F11.B0 inv 0
	INT:BUF.LONG_H4[0].OUT_LC[0]: R0.F2.B0 inv 0
	INT:BUF.LONG_H5[1].OUT_LC[1]: R0.F7.B0 inv 0
	INT:BUF.LONG_H6[0].OUT_LC[2]: R0.F9.B0 inv 0
	INT:BUF.LONG_H7[1].OUT_LC[3]: R0.F12.B0 inv 0
	INT:BUF.LONG_H8[0].OUT_LC[0]: R0.F5.B0 inv 0
	INT:BUF.LONG_H9[1].OUT_LC[1]: R0.F6.B1 inv 0
	INT:BUF.QUAD_H0[0].OUT_LC[0]: R0.F1.B17 inv 0
	INT:BUF.QUAD_H0[10].OUT_LC[1]: R0.F5.B16 inv 0
	INT:BUF.QUAD_H0[2].OUT_LC[1]: R0.F5.B17 inv 0
	INT:BUF.QUAD_H0[4].OUT_LC[2]: R0.F9.B17 inv 0
	INT:BUF.QUAD_H0[6].OUT_LC[3]: R0.F13.B17 inv 0
	INT:BUF.QUAD_H0[8].OUT_LC[0]: R0.F1.B16 inv 0
	INT:BUF.QUAD_H1[11].OUT_LC[3]: R0.F12.B17 inv 0
	INT:BUF.QUAD_H1[1].OUT_LC[2]: R0.F9.B16 inv 0
	INT:BUF.QUAD_H1[3].OUT_LC[3]: R0.F13.B16 inv 0
	INT:BUF.QUAD_H1[5].OUT_LC[0]: R0.F0.B17 inv 0
	INT:BUF.QUAD_H1[7].OUT_LC[1]: R0.F4.B17 inv 0
	INT:BUF.QUAD_H1[9].OUT_LC[2]: R0.F8.B17 inv 0
	INT:BUF.QUAD_H2[0].OUT_LC[0]: R0.F0.B16 inv 0
	INT:BUF.QUAD_H2[10].OUT_LC[1]: R0.F5.B15 inv 0
	INT:BUF.QUAD_H2[2].OUT_LC[1]: R0.F4.B16 inv 0
	INT:BUF.QUAD_H2[4].OUT_LC[2]: R0.F8.B16 inv 0
	INT:BUF.QUAD_H2[6].OUT_LC[3]: R0.F12.B16 inv 0
	INT:BUF.QUAD_H2[8].OUT_LC[0]: R0.F1.B15 inv 0
	INT:BUF.QUAD_H3[11].OUT_LC[3]: R0.F15.B17 inv 0
	INT:BUF.QUAD_H3[1].OUT_LC[2]: R0.F9.B15 inv 0
	INT:BUF.QUAD_H3[3].OUT_LC[3]: R0.F13.B15 inv 0
	INT:BUF.QUAD_H3[5].OUT_LC[0]: R0.F3.B17 inv 0
	INT:BUF.QUAD_H3[7].OUT_LC[1]: R0.F7.B17 inv 0
	INT:BUF.QUAD_H3[9].OUT_LC[2]: R0.F11.B17 inv 0
	INT:BUF.QUAD_V1[0].OUT_LC[0]: R0.F3.B15 inv 0
	INT:BUF.QUAD_V1[1].OUT_LC[1]: R0.F7.B15 inv 0
	INT:BUF.QUAD_V1[2].OUT_LC[2]: R0.F11.B15 inv 0
	INT:BUF.QUAD_V1[3].OUT_LC[3]: R0.F15.B15 inv 0
	INT:BUF.QUAD_V2[0].OUT_LC[0]: R0.F2.B16 inv 0
	INT:BUF.QUAD_V2[1].OUT_LC[1]: R0.F6.B16 inv 0
	INT:BUF.QUAD_V2[2].OUT_LC[2]: R0.F10.B16 inv 0
	INT:BUF.QUAD_V2[3].OUT_LC[3]: R0.F14.B16 inv 0
	INT:BUF.QUAD_V3[0].OUT_LC[0]: R0.F2.B17 inv 0
	INT:BUF.QUAD_V3[1].OUT_LC[1]: R0.F6.B17 inv 0
	INT:BUF.QUAD_V3[2].OUT_LC[2]: R0.F10.B17 inv 0
	INT:BUF.QUAD_V3[3].OUT_LC[3]: R0.F14.B17 inv 0
	INT:BUF.QUAD_V4[0].OUT_LC[0]: R0.F3.B16 inv 0
	INT:BUF.QUAD_V4[1].OUT_LC[1]: R0.F7.B16 inv 0
	INT:BUF.QUAD_V4[2].OUT_LC[2]: R0.F11.B16 inv 0
	INT:BUF.QUAD_V4[3].OUT_LC[3]: R0.F15.B16 inv 0
	INT:INV.IMUX_IO_ICLK_OPTINV: R0.F9.B4 inv 0
	INT:INV.IMUX_IO_OCLK_OPTINV: R0.F15.B4 inv 0
	INT:MUX.IMUX_CE: R0.F11.B3 R0.F11.B2 R0.F10.B3 R0.F10.B2
		0001: GLOBAL[1]
		0011: GLOBAL[3]
		0101: GLOBAL[5]
		0111: GLOBAL[7]
		1001: LOCAL_0[2]
		1011: LOCAL_0[5]
		1101: LOCAL_1[2]
		1111: LOCAL_1[5]
		0000: NONE
	INT:MUX.IMUX_IO_DOUT0[0]: R0.F4.B5 R0.F4.B4 R0.F5.B5 R0.F5.B4
		0001: LOCAL_0[0]
		0011: LOCAL_0[2]
		0101: LOCAL_0[4]
		0111: LOCAL_0[6]
		1001: LOCAL_1[1]
		1011: LOCAL_1[3]
		1101: LOCAL_1[5]
		1111: LOCAL_1[7]
		0000: NONE
	INT:MUX.IMUX_IO_DOUT0[1]: R0.F10.B5 R0.F10.B4 R0.F11.B5 R0.F11.B4
		0001: LOCAL_0[1]
		0011: LOCAL_0[3]
		0101: LOCAL_0[5]
		0111: LOCAL_0[7]
		1001: LOCAL_1[0]
		1011: LOCAL_1[2]
		1101: LOCAL_1[4]
		1111: LOCAL_1[6]
		0000: NONE
	INT:MUX.IMUX_IO_DOUT1[0]: R0.F8.B6 R0.F8.B7 R0.F9.B7 R0.F9.B6
		0001: LOCAL_0[1]
		0011: LOCAL_0[3]
		0101: LOCAL_0[5]
		0111: LOCAL_0[7]
		1001: LOCAL_1[0]
		1011: LOCAL_1[2]
		1101: LOCAL_1[4]
		1111: LOCAL_1[6]
		0000: NONE
	INT:MUX.IMUX_IO_DOUT1[1]: R0.F14.B6 R0.F14.B7 R0.F15.B7 R0.F15.B6
		0001: LOCAL_0[0]
		0011: LOCAL_0[2]
		0101: LOCAL_0[4]
		0111: LOCAL_0[6]
		1001: LOCAL_1[1]
		1011: LOCAL_1[3]
		1101: LOCAL_1[5]
		1111: LOCAL_1[7]
		0000: NONE
	INT:MUX.IMUX_IO_EXTRA: R0.F5.B3 R0.F5.B2 R0.F4.B3 R0.F4.B2
		0001: LOCAL_0[1]
		0011: LOCAL_0[3]
		0101: LOCAL_0[5]
		0111: LOCAL_0[7]
		1001: LOCAL_1[0]
		1011: LOCAL_1[2]
		1101: LOCAL_1[4]
		1111: LOCAL_1[6]
		0000: NONE
	INT:MUX.IMUX_IO_ICLK: R0.F8.B4 R0.F8.B3 R0.F8.B5 R0.F9.B5 R0.F9.B2
		00001: GLOBAL[0]
		00011: GLOBAL[1]
		00101: GLOBAL[2]
		00111: GLOBAL[3]
		01001: GLOBAL[4]
		01011: GLOBAL[5]
		01101: GLOBAL[6]
		01111: GLOBAL[7]
		10001: LOCAL_0[0]
		10011: LOCAL_0[3]
		10101: LOCAL_1[0]
		10111: LOCAL_1[3]
		00000: NONE
	INT:MUX.IMUX_IO_OCLK: R0.F14.B4 R0.F14.B3 R0.F14.B5 R0.F15.B5 R0.F15.B2
		00001: GLOBAL[0]
		00011: GLOBAL[1]
		00101: GLOBAL[2]
		00111: GLOBAL[3]
		01001: GLOBAL[4]
		01011: GLOBAL[5]
		01101: GLOBAL[6]
		01111: GLOBAL[7]
		10001: LOCAL_0[1]
		10011: LOCAL_0[4]
		10101: LOCAL_1[1]
		10111: LOCAL_1[4]
		00000: NONE
	INT:MUX.IMUX_IO_OE[0]: R0.F4.B6 R0.F4.B7 R0.F5.B7 R0.F5.B6
		0001: LOCAL_0[1]
		0011: LOCAL_0[3]
		0101: LOCAL_0[5]
		0111: LOCAL_0[7]
		1001: LOCAL_1[0]
		1011: LOCAL_1[2]
		1101: LOCAL_1[4]
		1111: LOCAL_1[6]
		0000: NONE
	INT:MUX.IMUX_IO_OE[1]: R0.F10.B6 R0.F10.B7 R0.F11.B7 R0.F11.B6
		0001: LOCAL_0[0]
		0011: LOCAL_0[2]
		0101: LOCAL_0[4]
		0111: LOCAL_0[6]
		1001: LOCAL_1[1]
		1011: LOCAL_1[3]
		1101: LOCAL_1[5]
		1111: LOCAL_1[7]
		0000: NONE
	INT:MUX.LOCAL_0[0]: R0.F1.B12 R0.F1.B13 R0.F0.B13 R0.F1.B11 R0.F1.B10
		11101: LONG_H0[0]
		00011: LONG_H4[0]
		01011: LONG_H8[0]
		00000: NONE
		10001: OUT_LC_WN[0]
		00101: OUT_LC_WS[0]
		01101: OUT_LC_W[0]
		00111: QUAD_H0[0]
		01111: QUAD_H0[8]
		10011: QUAD_H1[5]
		11011: QUAD_H2[0]
		10111: QUAD_H2[8]
		11111: QUAD_H3[5]
		10101: QUAD_V2[0]
		11001: QUAD_V4[0]
	INT:MUX.LOCAL_0[1]: R0.F0.B12 R0.F1.B9 R0.F0.B9 R0.F0.B11 R0.F0.B10
		11101: LONG_H0[1]
		00011: LONG_H4[1]
		01011: LONG_H8[1]
		00000: NONE
		10001: OUT_LC_WN[1]
		00101: OUT_LC_WS[1]
		01101: OUT_LC_W[1]
		00111: QUAD_H0[1]
		01111: QUAD_H0[9]
		10011: QUAD_H1[4]
		11011: QUAD_H2[1]
		10111: QUAD_H2[9]
		11111: QUAD_H3[4]
		10101: QUAD_V2[1]
		11001: QUAD_V4[1]
	INT:MUX.LOCAL_0[2]: R0.F3.B12 R0.F3.B13 R0.F2.B13 R0.F3.B11 R0.F3.B10
		11101: LONG_H1[1]
		00011: LONG_H5[1]
		01011: LONG_H9[1]
		00000: NONE
		10001: OUT_LC_WN[2]
		00101: OUT_LC_WS[2]
		01101: OUT_LC_W[2]
		01111: QUAD_H0[10]
		00111: QUAD_H0[2]
		10011: QUAD_H1[7]
		10111: QUAD_H2[10]
		11011: QUAD_H2[2]
		11111: QUAD_H3[7]
		10101: QUAD_V2[2]
		11001: QUAD_V4[2]
	INT:MUX.LOCAL_0[3]: R0.F2.B12 R0.F3.B9 R0.F2.B9 R0.F2.B11 R0.F2.B10
		11101: LONG_H1[0]
		00011: LONG_H5[0]
		01011: LONG_H9[0]
		00000: NONE
		10001: OUT_LC_WN[3]
		00101: OUT_LC_WS[3]
		01101: OUT_LC_W[3]
		01111: QUAD_H0[11]
		00111: QUAD_H0[3]
		10011: QUAD_H1[6]
		10111: QUAD_H2[11]
		11011: QUAD_H2[3]
		11111: QUAD_H3[6]
		10101: QUAD_V2[3]
		11001: QUAD_V4[3]
	INT:MUX.LOCAL_0[4]: R0.F5.B12 R0.F5.B13 R0.F4.B13 R0.F5.B11 R0.F5.B10
		01011: LONG_H10[0]
		11101: LONG_H2[0]
		00011: LONG_H6[0]
		00000: NONE
		10001: OUT_LC_WN[4]
		00101: OUT_LC_WS[4]
		01101: OUT_LC_W[4]
		00111: QUAD_H0[4]
		01111: QUAD_H1[1]
		10011: QUAD_H1[9]
		11011: QUAD_H2[4]
		10111: QUAD_H3[1]
		11111: QUAD_H3[9]
		10101: QUAD_V1[0]
		11001: QUAD_V3[0]
	INT:MUX.LOCAL_0[5]: R0.F4.B12 R0.F5.B9 R0.F4.B9 R0.F4.B11 R0.F4.B10
		01011: LONG_H10[1]
		11101: LONG_H2[1]
		00011: LONG_H6[1]
		00000: NONE
		10001: OUT_LC_WN[5]
		00101: OUT_LC_WS[5]
		01101: OUT_LC_W[5]
		00111: QUAD_H0[5]
		01111: QUAD_H1[0]
		10011: QUAD_H1[8]
		11011: QUAD_H2[5]
		10111: QUAD_H3[0]
		11111: QUAD_H3[8]
		10101: QUAD_V1[1]
		11001: QUAD_V3[1]
	INT:MUX.LOCAL_0[6]: R0.F7.B12 R0.F7.B13 R0.F6.B13 R0.F7.B11 R0.F7.B10
		01011: LONG_H11[1]
		11101: LONG_H3[1]
		00011: LONG_H7[1]
		00000: NONE
		10001: OUT_LC_WN[6]
		00101: OUT_LC_WS[6]
		01101: OUT_LC_W[6]
		00111: QUAD_H0[6]
		10011: QUAD_H1[11]
		01111: QUAD_H1[3]
		11011: QUAD_H2[6]
		11111: QUAD_H3[11]
		10111: QUAD_H3[3]
		10101: QUAD_V1[2]
		11001: QUAD_V3[2]
	INT:MUX.LOCAL_0[7]: R0.F6.B12 R0.F7.B9 R0.F6.B9 R0.F6.B11 R0.F6.B10
		01011: LONG_H11[0]
		11101: LONG_H3[0]
		00011: LONG_H7[0]
		00000: NONE
		10001: OUT_LC_WN[7]
		00101: OUT_LC_WS[7]
		01101: OUT_LC_W[7]
		00111: QUAD_H0[7]
		10011: QUAD_H1[10]
		01111: QUAD_H1[2]
		11011: QUAD_H2[7]
		11111: QUAD_H3[10]
		10111: QUAD_H3[2]
		10101: QUAD_V1[3]
		11001: QUAD_V3[3]
	INT:MUX.LOCAL_1[0]: R0.F9.B12 R0.F9.B13 R0.F8.B13 R0.F9.B11 R0.F9.B10
		11101: LONG_H0[0]
		00011: LONG_H4[0]
		01011: LONG_H8[0]
		00000: NONE
		10001: OUT_LC_WN[0]
		00101: OUT_LC_WS[0]
		01101: OUT_LC_W[0]
		00111: QUAD_H0[0]
		01111: QUAD_H0[8]
		10011: QUAD_H1[5]
		11011: QUAD_H2[0]
		10111: QUAD_H2[8]
		11111: QUAD_H3[5]
		10101: QUAD_V2[0]
		11001: QUAD_V4[0]
	INT:MUX.LOCAL_1[1]: R0.F8.B12 R0.F9.B9 R0.F8.B9 R0.F8.B11 R0.F8.B10
		11101: LONG_H0[1]
		00011: LONG_H4[1]
		01011: LONG_H8[1]
		00000: NONE
		10001: OUT_LC_WN[1]
		00101: OUT_LC_WS[1]
		01101: OUT_LC_W[1]
		00111: QUAD_H0[1]
		01111: QUAD_H0[9]
		10011: QUAD_H1[4]
		11011: QUAD_H2[1]
		10111: QUAD_H2[9]
		11111: QUAD_H3[4]
		10101: QUAD_V2[1]
		11001: QUAD_V4[1]
	INT:MUX.LOCAL_1[2]: R0.F11.B12 R0.F11.B13 R0.F10.B13 R0.F11.B11 R0.F11.B10
		11101: LONG_H1[1]
		00011: LONG_H5[1]
		01011: LONG_H9[1]
		00000: NONE
		10001: OUT_LC_WN[2]
		00101: OUT_LC_WS[2]
		01101: OUT_LC_W[2]
		01111: QUAD_H0[10]
		00111: QUAD_H0[2]
		10011: QUAD_H1[7]
		10111: QUAD_H2[10]
		11011: QUAD_H2[2]
		11111: QUAD_H3[7]
		10101: QUAD_V2[2]
		11001: QUAD_V4[2]
	INT:MUX.LOCAL_1[3]: R0.F10.B12 R0.F11.B9 R0.F10.B9 R0.F10.B11 R0.F10.B10
		11101: LONG_H1[0]
		00011: LONG_H5[0]
		01011: LONG_H9[0]
		00000: NONE
		10001: OUT_LC_WN[3]
		00101: OUT_LC_WS[3]
		01101: OUT_LC_W[3]
		01111: QUAD_H0[11]
		00111: QUAD_H0[3]
		10011: QUAD_H1[6]
		10111: QUAD_H2[11]
		11011: QUAD_H2[3]
		11111: QUAD_H3[6]
		10101: QUAD_V2[3]
		11001: QUAD_V4[3]
	INT:MUX.LOCAL_1[4]: R0.F13.B12 R0.F13.B13 R0.F12.B13 R0.F13.B11 R0.F13.B10
		01011: LONG_H10[0]
		11101: LONG_H2[0]
		00011: LONG_H6[0]
		00000: NONE
		10001: OUT_LC_WN[4]
		00101: OUT_LC_WS[4]
		01101: OUT_LC_W[4]
		00111: QUAD_H0[4]
		01111: QUAD_H1[1]
		10011: QUAD_H1[9]
		11011: QUAD_H2[4]
		10111: QUAD_H3[1]
		11111: QUAD_H3[9]
		10101: QUAD_V1[0]
		11001: QUAD_V3[0]
	INT:MUX.LOCAL_1[5]: R0.F12.B12 R0.F13.B9 R0.F12.B9 R0.F12.B11 R0.F12.B10
		01011: LONG_H10[1]
		11101: LONG_H2[1]
		00011: LONG_H6[1]
		00000: NONE
		10001: OUT_LC_WN[5]
		00101: OUT_LC_WS[5]
		01101: OUT_LC_W[5]
		00111: QUAD_H0[5]
		01111: QUAD_H1[0]
		10011: QUAD_H1[8]
		11011: QUAD_H2[5]
		10111: QUAD_H3[0]
		11111: QUAD_H3[8]
		10101: QUAD_V1[1]
		11001: QUAD_V3[1]
	INT:MUX.LOCAL_1[6]: R0.F15.B12 R0.F15.B13 R0.F14.B13 R0.F15.B11 R0.F15.B10
		01011: LONG_H11[1]
		11101: LONG_H3[1]
		00011: LONG_H7[1]
		00000: NONE
		10001: OUT_LC_WN[6]
		00101: OUT_LC_WS[6]
		01101: OUT_LC_W[6]
		00111: QUAD_H0[6]
		10011: QUAD_H1[11]
		01111: QUAD_H1[3]
		11011: QUAD_H2[6]
		11111: QUAD_H3[11]
		10111: QUAD_H3[3]
		10101: QUAD_V1[2]
		11001: QUAD_V3[2]
	INT:MUX.LOCAL_1[7]: R0.F14.B12 R0.F15.B9 R0.F14.B9 R0.F14.B11 R0.F14.B10
		01011: LONG_H11[0]
		11101: LONG_H3[0]
		00011: LONG_H7[0]
		00000: NONE
		10001: OUT_LC_WN[7]
		00101: OUT_LC_WS[7]
		01101: OUT_LC_W[7]
		00111: QUAD_H0[7]
		10011: QUAD_H1[10]
		01111: QUAD_H1[2]
		11011: QUAD_H2[7]
		11111: QUAD_H3[10]
		10111: QUAD_H3[2]
		10101: QUAD_V1[3]
		11001: QUAD_V3[3]
	INT:MUX.QUAD_H0[1]: R0.F0.B3 R0.F0.B4
		00: NONE
		01: QUAD_H2[1]
		10: QUAD_V0[0]
		11: QUAD_V4[0]
	INT:MUX.QUAD_H0[7]: R0.F2.B3 R0.F2.B4
		00: NONE
		01: QUAD_H2[7]
		10: QUAD_V0[1]
		11: QUAD_V4[1]
	INT:MUX.QUAD_H1[0]: R0.F6.B3 R0.F6.B4
		00: NONE
		01: QUAD_H3[0]
		10: QUAD_V0[2]
		11: QUAD_V4[2]
	INT:MUX.QUAD_H1[6]: R0.F12.B3 R0.F12.B4
		00: NONE
		01: QUAD_H3[6]
		10: QUAD_V0[3]
		11: QUAD_V4[3]
	INT:MUX.QUAD_H2[1]: R0.F1.B5 R0.F1.B6
		00: NONE
		11: QUAD_H0[1]
		01: QUAD_V0[0]
		10: QUAD_V4[0]
	INT:MUX.QUAD_H2[7]: R0.F3.B5 R0.F3.B6
		00: NONE
		11: QUAD_H0[7]
		01: QUAD_V0[1]
		10: QUAD_V4[1]
	INT:MUX.QUAD_H3[0]: R0.F7.B5 R0.F7.B6
		00: NONE
		11: QUAD_H1[0]
		01: QUAD_V0[2]
		10: QUAD_V4[2]
	INT:MUX.QUAD_H3[6]: R0.F13.B5 R0.F13.B6
		00: NONE
		11: QUAD_H1[6]
		01: QUAD_V0[3]
		10: QUAD_V4[3]
	INT:MUX.QUAD_V0[0]: R0.F0.B6 R0.F0.B5
		00: NONE
		11: QUAD_H0[1]
		01: QUAD_H2[1]
		10: QUAD_V4[0]
	INT:MUX.QUAD_V0[1]: R0.F2.B6 R0.F2.B5
		00: NONE
		11: QUAD_H0[7]
		01: QUAD_H2[7]
		10: QUAD_V4[1]
	INT:MUX.QUAD_V0[2]: R0.F6.B6 R0.F6.B5
		00: NONE
		11: QUAD_H1[0]
		01: QUAD_H3[0]
		10: QUAD_V4[2]
	INT:MUX.QUAD_V0[3]: R0.F12.B6 R0.F12.B5
		00: NONE
		11: QUAD_H1[6]
		01: QUAD_H3[6]
		10: QUAD_V4[3]
	INT:MUX.QUAD_V4[0]: R0.F1.B3 R0.F1.B4
		00: NONE
		11: QUAD_H0[1]
		01: QUAD_H2[1]
		10: QUAD_V0[0]
	INT:MUX.QUAD_V4[1]: R0.F3.B3 R0.F3.B4
		00: NONE
		11: QUAD_H0[7]
		01: QUAD_H2[7]
		10: QUAD_V0[1]
	INT:MUX.QUAD_V4[2]: R0.F7.B3 R0.F7.B4
		00: NONE
		11: QUAD_H1[0]
		01: QUAD_H3[0]
		10: QUAD_V0[2]
	INT:MUX.QUAD_V4[3]: R0.F13.B3 R0.F13.B4
		00: NONE
		11: QUAD_H1[6]
		01: QUAD_H3[6]
		10: QUAD_V0[3]
	IO0:PIN_TYPE: R0.F4.B0 R0.F4.B1 R0.F0.B1 R0.F0.B0 R0.F3.B1 R0.F3.B0 inv 000000
	IO1:PIN_TYPE: R0.F14.B0 R0.F14.B1 R0.F10.B1 R0.F10.B0 R0.F13.B1 R0.F13.B0 inv 000000
}

bstile IR500_DRV {
	BARCODE_DRV:BARCODE_CURRENT: R0.F4.B7 R0.F5.B7 R0.F2.B7 R0.F3.B7 inv 0000
	BARCODE_DRV:ENABLE: R1.F6.B7 inv 0
	IR400_DRV:ENABLE: R0.F1.B7 inv 0
	IR400_DRV:IR400_CURRENT: R1.F4.B7 R1.F5.B7 R1.F2.B7 R1.F3.B7 R1.F0.B7 R1.F1.B7 R0.F6.B7 R0.F7.B7 inv 00000000
	IR500_DRV:CURRENT_MODE: R1.F7.B7 inv 0
	IR500_DRV:ENABLE: R2.F1.B7 inv 0
	RGB_DRV:ENABLE: R0.F0.B7 inv 0
}

bstile IR_DRV {
	IR_DRV:ENABLE: R1.F5.B7 inv 0
	IR_DRV:IR_CURRENT: R2.F6.B7 R2.F7.B7 R2.F4.B7 R2.F5.B7 R2.F2.B7 R2.F3.B7 R2.F0.B7 R2.F1.B7 R1.F6.B7 R1.F7.B7 inv 0000000000
}

bstile LED_DRV_CUR_T04 {
	LED_DRV_CUR:ENABLE: R1.F4.B7 inv 0
}

bstile MAC16 {
	MAC16:A_REG: R0.F0.B7 inv 0
	MAC16:A_SIGNED: R2.F6.B7 inv 0
	MAC16:BOTADDSUB_CARRYSELECT: R2.F4.B7 R2.F5.B7 inv 00
	MAC16:BOTADDSUB_LOWERINPUT: R2.F3.B7 R2.F0.B7 inv 00
	MAC16:BOTADDSUB_UPPERINPUT: R2.F2.B7 inv 0
	MAC16:BOTOUTPUT_SELECT: R2.F1.B7 R1.F6.B7 inv 00
	MAC16:BOT_8x8_MULT_REG: R0.F4.B7 inv 0
	MAC16:B_REG: R0.F3.B7 inv 0
	MAC16:B_SIGNED: R3.F1.B7 inv 0
	MAC16:C_REG: R0.F1.B7 inv 0
	MAC16:D_REG: R0.F2.B7 inv 0
	MAC16:MODE_8x8: R2.F7.B7 inv 0
	MAC16:PIPELINE_16x16_MULT_REG1: R0.F7.B7 inv 0
	MAC16:PIPELINE_16x16_MULT_REG2: R0.F6.B7 inv 0
	MAC16:TOPADDSUB_CARRYSELECT: R1.F7.B7 R1.F4.B7 inv 00
	MAC16:TOPADDSUB_LOWERINPUT: R1.F2.B7 R1.F3.B7 inv 00
	MAC16:TOPADDSUB_UPPERINPUT: R1.F5.B7 inv 0
	MAC16:TOPOUTPUT_SELECT: R1.F0.B7 R1.F1.B7 inv 00
	MAC16:TOP_8x8_MULT_REG: R0.F5.B7 inv 0
}

bstile MAC16_TRIM {
	MAC16:A_REG: R0.F0.B7 inv 0
	MAC16:A_SIGNED: R2.F6.B7 inv 0
	MAC16:BOTADDSUB_CARRYSELECT: R2.F4.B7 R2.F5.B7 inv 00
	MAC16:BOTADDSUB_LOWERINPUT: R2.F3.B7 R2.F0.B7 inv 00
	MAC16:BOTADDSUB_UPPERINPUT: R2.F2.B7 inv 0
	MAC16:BOTOUTPUT_SELECT: R2.F1.B7 R1.F6.B7 inv 00
	MAC16:BOT_8x8_MULT_REG: R0.F4.B7 inv 0
	MAC16:B_REG: R0.F3.B7 inv 0
	MAC16:B_SIGNED: R3.F1.B7 inv 0
	MAC16:C_REG: R0.F1.B7 inv 0
	MAC16:D_REG: R0.F2.B7 inv 0
	MAC16:MODE_8x8: R2.F7.B7 inv 0
	MAC16:PIPELINE_16x16_MULT_REG1: R0.F7.B7 inv 0
	MAC16:PIPELINE_16x16_MULT_REG2: R0.F6.B7 inv 0
	MAC16:TOPADDSUB_CARRYSELECT: R1.F7.B7 R4.F6.B7 inv 00
	MAC16:TOPADDSUB_LOWERINPUT: R4.F4.B7 R4.F5.B7 inv 00
	MAC16:TOPADDSUB_UPPERINPUT: R4.F7.B7 inv 0
	MAC16:TOPOUTPUT_SELECT: R4.F2.B7 R1.F1.B7 inv 00
	MAC16:TOP_8x8_MULT_REG: R0.F5.B7 inv 0
}

bstile PLB_L04 {
	INT:BUF.LONG_H0[0].OUT_LC[4]: R0.F8.B47 inv 0
	INT:BUF.LONG_H10[0].OUT_LC[6]: R0.F12.B48 inv 0
	INT:BUF.LONG_H11[1].OUT_LC[7]: R0.F14.B48 inv 0
	INT:BUF.LONG_H1[1].OUT_LC[5]: R0.F10.B47 inv 0
	INT:BUF.LONG_H2[0].OUT_LC[6]: R0.F12.B47 inv 0
	INT:BUF.LONG_H3[1].OUT_LC[7]: R0.F14.B47 inv 0
	INT:BUF.LONG_H4[0].OUT_LC[0]: R0.F0.B47 inv 0
	INT:BUF.LONG_H5[1].OUT_LC[1]: R0.F2.B47 inv 0
	INT:BUF.LONG_H6[0].OUT_LC[2]: R0.F4.B47 inv 0
	INT:BUF.LONG_H7[1].OUT_LC[3]: R0.F6.B47 inv 0
	INT:BUF.LONG_H8[0].OUT_LC[4]: R0.F8.B48 inv 0
	INT:BUF.LONG_H9[1].OUT_LC[5]: R0.F10.B48 inv 0
	INT:BUF.LONG_V10[1].OUT_LC[2]: R0.F4.B51 inv 0
	INT:BUF.LONG_V11[0].OUT_LC[1]: R0.F2.B51 inv 0
	INT:BUF.LONG_V12[1].OUT_LC[0]: R0.F0.B51 inv 0
	INT:BUF.LONG_V1[0].OUT_LC[3]: R0.F6.B52 inv 0
	INT:BUF.LONG_V2[1].OUT_LC[2]: R0.F4.B52 inv 0
	INT:BUF.LONG_V3[0].OUT_LC[1]: R0.F2.B52 inv 0
	INT:BUF.LONG_V4[1].OUT_LC[0]: R0.F0.B52 inv 0
	INT:BUF.LONG_V5[0].OUT_LC[7]: R0.F14.B52 inv 0
	INT:BUF.LONG_V6[1].OUT_LC[6]: R0.F12.B52 inv 0
	INT:BUF.LONG_V7[0].OUT_LC[5]: R0.F10.B52 inv 0
	INT:BUF.LONG_V8[1].OUT_LC[4]: R0.F8.B52 inv 0
	INT:BUF.LONG_V9[0].OUT_LC[3]: R0.F6.B51 inv 0
	INT:BUF.QUAD_H0[0].OUT_LC[0]: R0.F1.B46 inv 0
	INT:BUF.QUAD_H0[10].OUT_LC[5]: R0.F11.B46 inv 0
	INT:BUF.QUAD_H0[2].OUT_LC[1]: R0.F3.B46 inv 0
	INT:BUF.QUAD_H0[4].OUT_LC[2]: R0.F5.B46 inv 0
	INT:BUF.QUAD_H0[6].OUT_LC[3]: R0.F7.B46 inv 0
	INT:BUF.QUAD_H0[8].OUT_LC[4]: R0.F9.B46 inv 0
	INT:BUF.QUAD_H1[0].LONG_H1[1]: R0.F12.B19 inv 0
	INT:BUF.QUAD_H1[10].LONG_H11[1]: R0.F14.B2 inv 0
	INT:BUF.QUAD_H1[11].LONG_H10[0]: R0.F12.B2 inv 0
	INT:BUF.QUAD_H1[11].OUT_LC[3]: R0.F6.B46 inv 0
	INT:BUF.QUAD_H1[1].LONG_H0[0]: R0.F13.B19 inv 0
	INT:BUF.QUAD_H1[1].OUT_LC[6]: R0.F13.B46 inv 0
	INT:BUF.QUAD_H1[2].LONG_H3[1]: R0.F14.B19 inv 0
	INT:BUF.QUAD_H1[3].LONG_H2[0]: R0.F15.B19 inv 0
	INT:BUF.QUAD_H1[3].OUT_LC[7]: R0.F15.B46 inv 0
	INT:BUF.QUAD_H1[4].LONG_H5[1]: R0.F3.B1 inv 0
	INT:BUF.QUAD_H1[5].LONG_H4[0]: R0.F0.B2 inv 0
	INT:BUF.QUAD_H1[5].OUT_LC[0]: R0.F0.B46 inv 0
	INT:BUF.QUAD_H1[6].LONG_H7[1]: R0.F6.B2 inv 0
	INT:BUF.QUAD_H1[7].LONG_H6[0]: R0.F4.B2 inv 0
	INT:BUF.QUAD_H1[7].OUT_LC[1]: R0.F2.B46 inv 0
	INT:BUF.QUAD_H1[8].LONG_H9[1]: R0.F10.B2 inv 0
	INT:BUF.QUAD_H1[9].LONG_H8[0]: R0.F8.B2 inv 0
	INT:BUF.QUAD_H1[9].OUT_LC[2]: R0.F4.B46 inv 0
	INT:BUF.QUAD_H2[0].OUT_LC[4]: R0.F8.B46 inv 0
	INT:BUF.QUAD_H2[10].OUT_LC[1]: R0.F3.B47 inv 0
	INT:BUF.QUAD_H2[2].OUT_LC[5]: R0.F10.B46 inv 0
	INT:BUF.QUAD_H2[4].OUT_LC[6]: R0.F12.B46 inv 0
	INT:BUF.QUAD_H2[6].OUT_LC[7]: R0.F14.B46 inv 0
	INT:BUF.QUAD_H2[8].OUT_LC[0]: R0.F1.B47 inv 0
	INT:BUF.QUAD_H3[11].OUT_LC[7]: R0.F15.B47 inv 0
	INT:BUF.QUAD_H3[1].OUT_LC[2]: R0.F5.B47 inv 0
	INT:BUF.QUAD_H3[3].OUT_LC[3]: R0.F7.B47 inv 0
	INT:BUF.QUAD_H3[5].OUT_LC[4]: R0.F9.B47 inv 0
	INT:BUF.QUAD_H3[7].OUT_LC[5]: R0.F11.B47 inv 0
	INT:BUF.QUAD_H3[9].OUT_LC[6]: R0.F13.B47 inv 0
	INT:BUF.QUAD_V1[0].OUT_LC[2]: R0.F5.B51 inv 0
	INT:BUF.QUAD_V1[10].OUT_LC[7]: R0.F14.B51 inv 0
	INT:BUF.QUAD_V1[2].OUT_LC[3]: R0.F7.B51 inv 0
	INT:BUF.QUAD_V1[4].OUT_LC[4]: R0.F8.B51 inv 0
	INT:BUF.QUAD_V1[6].OUT_LC[5]: R0.F10.B51 inv 0
	INT:BUF.QUAD_V1[8].OUT_LC[6]: R0.F12.B51 inv 0
	INT:BUF.QUAD_V1_W[11].OUT_LC[7]: R0.F15.B53 inv 0
	INT:BUF.QUAD_V1_W[1].OUT_LC[2]: R0.F5.B53 inv 0
	INT:BUF.QUAD_V1_W[3].OUT_LC[3]: R0.F7.B53 inv 0
	INT:BUF.QUAD_V1_W[5].OUT_LC[4]: R0.F9.B53 inv 0
	INT:BUF.QUAD_V1_W[7].OUT_LC[5]: R0.F11.B53 inv 0
	INT:BUF.QUAD_V1_W[9].OUT_LC[6]: R0.F13.B53 inv 0
	INT:BUF.QUAD_V2[11].OUT_LC[1]: R0.F3.B51 inv 0
	INT:BUF.QUAD_V2[1].OUT_LC[4]: R0.F9.B51 inv 0
	INT:BUF.QUAD_V2[3].OUT_LC[5]: R0.F11.B51 inv 0
	INT:BUF.QUAD_V2[5].OUT_LC[6]: R0.F13.B51 inv 0
	INT:BUF.QUAD_V2[7].OUT_LC[7]: R0.F15.B51 inv 0
	INT:BUF.QUAD_V2[9].OUT_LC[0]: R0.F1.B51 inv 0
	INT:BUF.QUAD_V2_W[0].OUT_LC[4]: R0.F8.B53 inv 0
	INT:BUF.QUAD_V2_W[10].OUT_LC[1]: R0.F3.B53 inv 0
	INT:BUF.QUAD_V2_W[2].OUT_LC[5]: R0.F10.B53 inv 0
	INT:BUF.QUAD_V2_W[4].OUT_LC[6]: R0.F12.B53 inv 0
	INT:BUF.QUAD_V2_W[6].OUT_LC[7]: R0.F14.B53 inv 0
	INT:BUF.QUAD_V2_W[8].OUT_LC[0]: R0.F1.B53 inv 0
	INT:BUF.QUAD_V3[0].LONG_V12[0]: R0.F1.B19 inv 0
	INT:BUF.QUAD_V3[0].OUT_LC[6]: R0.F13.B48 inv 0
	INT:BUF.QUAD_V3[10].LONG_V2[0]: R0.F11.B19 inv 0
	INT:BUF.QUAD_V3[10].OUT_LC[3]: R0.F7.B48 inv 0
	INT:BUF.QUAD_V3[11].LONG_V1[1]: R0.F10.B19 inv 0
	INT:BUF.QUAD_V3[1].LONG_V11[1]: R0.F0.B19 inv 0
	INT:BUF.QUAD_V3[2].LONG_V10[0]: R0.F3.B19 inv 0
	INT:BUF.QUAD_V3[2].OUT_LC[7]: R0.F15.B48 inv 0
	INT:BUF.QUAD_V3[3].LONG_V9[1]: R0.F2.B19 inv 0
	INT:BUF.QUAD_V3[4].LONG_V8[0]: R0.F5.B19 inv 0
	INT:BUF.QUAD_V3[4].OUT_LC[0]: R0.F1.B48 inv 0
	INT:BUF.QUAD_V3[5].LONG_V7[1]: R0.F4.B19 inv 0
	INT:BUF.QUAD_V3[6].LONG_V6[0]: R0.F7.B19 inv 0
	INT:BUF.QUAD_V3[6].OUT_LC[1]: R0.F3.B48 inv 0
	INT:BUF.QUAD_V3[7].LONG_V5[1]: R0.F6.B19 inv 0
	INT:BUF.QUAD_V3[8].LONG_V4[0]: R0.F9.B19 inv 0
	INT:BUF.QUAD_V3[8].OUT_LC[2]: R0.F5.B48 inv 0
	INT:BUF.QUAD_V3[9].LONG_V3[1]: R0.F8.B19 inv 0
	INT:BUF.QUAD_V3_W[11].OUT_LC[3]: R0.F6.B53 inv 0
	INT:BUF.QUAD_V3_W[1].OUT_LC[6]: R0.F13.B52 inv 0
	INT:BUF.QUAD_V3_W[3].OUT_LC[7]: R0.F15.B52 inv 0
	INT:BUF.QUAD_V3_W[5].OUT_LC[0]: R0.F0.B53 inv 0
	INT:BUF.QUAD_V3_W[7].OUT_LC[1]: R0.F2.B53 inv 0
	INT:BUF.QUAD_V3_W[9].OUT_LC[2]: R0.F4.B53 inv 0
	INT:BUF.QUAD_V4[11].OUT_LC[5]: R0.F11.B48 inv 0
	INT:BUF.QUAD_V4[1].OUT_LC[0]: R0.F0.B48 inv 0
	INT:BUF.QUAD_V4[3].OUT_LC[1]: R0.F2.B48 inv 0
	INT:BUF.QUAD_V4[5].OUT_LC[2]: R0.F4.B48 inv 0
	INT:BUF.QUAD_V4[7].OUT_LC[3]: R0.F6.B48 inv 0
	INT:BUF.QUAD_V4[9].OUT_LC[4]: R0.F9.B48 inv 0
	INT:BUF.QUAD_V4_W[0].OUT_LC[0]: R0.F1.B52 inv 0
	INT:BUF.QUAD_V4_W[10].OUT_LC[5]: R0.F11.B52 inv 0
	INT:BUF.QUAD_V4_W[2].OUT_LC[1]: R0.F3.B52 inv 0
	INT:BUF.QUAD_V4_W[4].OUT_LC[2]: R0.F5.B52 inv 0
	INT:BUF.QUAD_V4_W[6].OUT_LC[3]: R0.F7.B52 inv 0
	INT:BUF.QUAD_V4_W[8].OUT_LC[4]: R0.F9.B52 inv 0
	INT:INV.IMUX_CLK_OPTINV: R0.F0.B0 inv 0
	INT:MUX.GLOBAL_OUT[0]: R0.F7.B1 R0.F6.B0 R0.F7.B0 R0.F6.B1
		0001: GLOBAL[0]
		0011: GLOBAL[1]
		0101: GLOBAL[2]
		0111: GLOBAL[3]
		1001: GLOBAL[4]
		1011: GLOBAL[5]
		1101: GLOBAL[6]
		1111: GLOBAL[7]
		0000: NONE
	INT:MUX.GLOBAL_OUT[1]: R0.F9.B1 R0.F8.B0 R0.F9.B0 R0.F8.B1
		0001: GLOBAL[0]
		0011: GLOBAL[1]
		0101: GLOBAL[2]
		0111: GLOBAL[3]
		1001: GLOBAL[4]
		1011: GLOBAL[5]
		1101: GLOBAL[6]
		1111: GLOBAL[7]
		0000: NONE
	INT:MUX.GLOBAL_OUT[2]: R0.F11.B1 R0.F10.B0 R0.F11.B0 R0.F10.B1
		0001: GLOBAL[0]
		0011: GLOBAL[1]
		0101: GLOBAL[2]
		0111: GLOBAL[3]
		1001: GLOBAL[4]
		1011: GLOBAL[5]
		1101: GLOBAL[6]
		1111: GLOBAL[7]
		0000: NONE
	INT:MUX.GLOBAL_OUT[3]: R0.F13.B1 R0.F12.B0 R0.F13.B0 R0.F12.B1
		0001: GLOBAL[0]
		0011: GLOBAL[1]
		0101: GLOBAL[2]
		0111: GLOBAL[3]
		1001: GLOBAL[4]
		1011: GLOBAL[5]
		1101: GLOBAL[6]
		1111: GLOBAL[7]
		0000: NONE
	INT:MUX.IMUX_CE: R0.F5.B1 R0.F4.B0 R0.F5.B0 R0.F4.B1
		0001: GLOBAL[1]
		0011: GLOBAL[3]
		0101: GLOBAL[5]
		0111: GLOBAL[7]
		1001: LOCAL_0[2]
		1011: LOCAL_1[3]
		1101: LOCAL_2[2]
		1111: LOCAL_3[3]
		0000: NONE
	INT:MUX.IMUX_CLK: R0.F3.B2 R0.F2.B1 R0.F2.B0 R0.F3.B0 R0.F2.B2
		00001: GLOBAL[0]
		00011: GLOBAL[1]
		00101: GLOBAL[2]
		00111: GLOBAL[3]
		01001: GLOBAL[4]
		01011: GLOBAL[5]
		01101: GLOBAL[6]
		01111: GLOBAL[7]
		10001: LOCAL_0[0]
		10011: LOCAL_1[1]
		10101: LOCAL_2[0]
		10111: LOCAL_3[1]
		00000: NONE
	INT:MUX.IMUX_LC_I0[0]: R0.F1.B28 R0.F1.B27 R0.F0.B26 R0.F1.B26 R0.F1.B29
		00001: LOCAL_0[0]
		00011: LOCAL_0[2]
		00101: LOCAL_0[4]
		00111: LOCAL_0[6]
		01001: LOCAL_1[1]
		01011: LOCAL_1[3]
		01101: LOCAL_1[5]
		01111: LOCAL_1[7]
		10001: LOCAL_2[0]
		10011: LOCAL_2[2]
		10101: LOCAL_2[4]
		10111: LOCAL_2[6]
		11001: LOCAL_3[1]
		11011: LOCAL_3[3]
		11101: LOCAL_3[5]
		11111: LOCAL_3[7]
		00000: NONE
	INT:MUX.IMUX_LC_I0[1]: R0.F3.B28 R0.F3.B27 R0.F2.B26 R0.F3.B26 R0.F3.B29
		00001: LOCAL_0[1]
		00011: LOCAL_0[3]
		00101: LOCAL_0[5]
		00111: LOCAL_0[7]
		01001: LOCAL_1[0]
		01011: LOCAL_1[2]
		01101: LOCAL_1[4]
		01111: LOCAL_1[6]
		10001: LOCAL_2[1]
		10011: LOCAL_2[3]
		10101: LOCAL_2[5]
		10111: LOCAL_2[7]
		11001: LOCAL_3[0]
		11011: LOCAL_3[2]
		11101: LOCAL_3[4]
		11111: LOCAL_3[6]
		00000: NONE
	INT:MUX.IMUX_LC_I0[2]: R0.F5.B28 R0.F5.B27 R0.F4.B26 R0.F5.B26 R0.F5.B29
		00001: LOCAL_0[0]
		00011: LOCAL_0[2]
		00101: LOCAL_0[4]
		00111: LOCAL_0[6]
		01001: LOCAL_1[1]
		01011: LOCAL_1[3]
		01101: LOCAL_1[5]
		01111: LOCAL_1[7]
		10001: LOCAL_2[0]
		10011: LOCAL_2[2]
		10101: LOCAL_2[4]
		10111: LOCAL_2[6]
		11001: LOCAL_3[1]
		11011: LOCAL_3[3]
		11101: LOCAL_3[5]
		11111: LOCAL_3[7]
		00000: NONE
	INT:MUX.IMUX_LC_I0[3]: R0.F7.B28 R0.F7.B27 R0.F6.B26 R0.F7.B26 R0.F7.B29
		00001: LOCAL_0[1]
		00011: LOCAL_0[3]
		00101: LOCAL_0[5]
		00111: LOCAL_0[7]
		01001: LOCAL_1[0]
		01011: LOCAL_1[2]
		01101: LOCAL_1[4]
		01111: LOCAL_1[6]
		10001: LOCAL_2[1]
		10011: LOCAL_2[3]
		10101: LOCAL_2[5]
		10111: LOCAL_2[7]
		11001: LOCAL_3[0]
		11011: LOCAL_3[2]
		11101: LOCAL_3[4]
		11111: LOCAL_3[6]
		00000: NONE
	INT:MUX.IMUX_LC_I0[4]: R0.F9.B28 R0.F9.B27 R0.F8.B26 R0.F9.B26 R0.F9.B29
		00001: LOCAL_0[0]
		00011: LOCAL_0[2]
		00101: LOCAL_0[4]
		00111: LOCAL_0[6]
		01001: LOCAL_1[1]
		01011: LOCAL_1[3]
		01101: LOCAL_1[5]
		01111: LOCAL_1[7]
		10001: LOCAL_2[0]
		10011: LOCAL_2[2]
		10101: LOCAL_2[4]
		10111: LOCAL_2[6]
		11001: LOCAL_3[1]
		11011: LOCAL_3[3]
		11101: LOCAL_3[5]
		11111: LOCAL_3[7]
		00000: NONE
	INT:MUX.IMUX_LC_I0[5]: R0.F11.B28 R0.F11.B27 R0.F10.B26 R0.F11.B26 R0.F11.B29
		00001: LOCAL_0[1]
		00011: LOCAL_0[3]
		00101: LOCAL_0[5]
		00111: LOCAL_0[7]
		01001: LOCAL_1[0]
		01011: LOCAL_1[2]
		01101: LOCAL_1[4]
		01111: LOCAL_1[6]
		10001: LOCAL_2[1]
		10011: LOCAL_2[3]
		10101: LOCAL_2[5]
		10111: LOCAL_2[7]
		11001: LOCAL_3[0]
		11011: LOCAL_3[2]
		11101: LOCAL_3[4]
		11111: LOCAL_3[6]
		00000: NONE
	INT:MUX.IMUX_LC_I0[6]: R0.F13.B28 R0.F13.B27 R0.F12.B26 R0.F13.B26 R0.F13.B29
		00001: LOCAL_0[0]
		00011: LOCAL_0[2]
		00101: LOCAL_0[4]
		00111: LOCAL_0[6]
		01001: LOCAL_1[1]
		01011: LOCAL_1[3]
		01101: LOCAL_1[5]
		01111: LOCAL_1[7]
		10001: LOCAL_2[0]
		10011: LOCAL_2[2]
		10101: LOCAL_2[4]
		10111: LOCAL_2[6]
		11001: LOCAL_3[1]
		11011: LOCAL_3[3]
		11101: LOCAL_3[5]
		11111: LOCAL_3[7]
		00000: NONE
	INT:MUX.IMUX_LC_I0[7]: R0.F15.B28 R0.F15.B27 R0.F14.B26 R0.F15.B26 R0.F15.B29
		00001: LOCAL_0[1]
		00011: LOCAL_0[3]
		00101: LOCAL_0[5]
		00111: LOCAL_0[7]
		01001: LOCAL_1[0]
		01011: LOCAL_1[2]
		01101: LOCAL_1[4]
		01111: LOCAL_1[6]
		10001: LOCAL_2[1]
		10011: LOCAL_2[3]
		10101: LOCAL_2[5]
		10111: LOCAL_2[7]
		11001: LOCAL_3[0]
		11011: LOCAL_3[2]
		11101: LOCAL_3[4]
		11111: LOCAL_3[6]
		00000: NONE
	INT:MUX.IMUX_LC_I1[0]: R0.F0.B28 R0.F0.B27 R0.F0.B30 R0.F1.B30 R0.F0.B29
		00001: LOCAL_0[1]
		00011: LOCAL_0[3]
		00101: LOCAL_0[5]
		00111: LOCAL_0[7]
		01001: LOCAL_1[0]
		01011: LOCAL_1[2]
		01101: LOCAL_1[4]
		01111: LOCAL_1[6]
		10001: LOCAL_2[1]
		10011: LOCAL_2[3]
		10101: LOCAL_2[5]
		10111: LOCAL_2[7]
		11001: LOCAL_3[0]
		11011: LOCAL_3[2]
		11101: LOCAL_3[4]
		11111: LOCAL_3[6]
		00000: NONE
	INT:MUX.IMUX_LC_I1[1]: R0.F2.B28 R0.F2.B27 R0.F2.B30 R0.F3.B30 R0.F2.B29
		00001: LOCAL_0[0]
		00011: LOCAL_0[2]
		00101: LOCAL_0[4]
		00111: LOCAL_0[6]
		01001: LOCAL_1[1]
		01011: LOCAL_1[3]
		01101: LOCAL_1[5]
		01111: LOCAL_1[7]
		10001: LOCAL_2[0]
		10011: LOCAL_2[2]
		10101: LOCAL_2[4]
		10111: LOCAL_2[6]
		11001: LOCAL_3[1]
		11011: LOCAL_3[3]
		11101: LOCAL_3[5]
		11111: LOCAL_3[7]
		00000: NONE
	INT:MUX.IMUX_LC_I1[2]: R0.F4.B28 R0.F4.B27 R0.F4.B30 R0.F5.B30 R0.F4.B29
		00001: LOCAL_0[1]
		00011: LOCAL_0[3]
		00101: LOCAL_0[5]
		00111: LOCAL_0[7]
		01001: LOCAL_1[0]
		01011: LOCAL_1[2]
		01101: LOCAL_1[4]
		01111: LOCAL_1[6]
		10001: LOCAL_2[1]
		10011: LOCAL_2[3]
		10101: LOCAL_2[5]
		10111: LOCAL_2[7]
		11001: LOCAL_3[0]
		11011: LOCAL_3[2]
		11101: LOCAL_3[4]
		11111: LOCAL_3[6]
		00000: NONE
	INT:MUX.IMUX_LC_I1[3]: R0.F6.B28 R0.F6.B27 R0.F6.B30 R0.F7.B30 R0.F6.B29
		00001: LOCAL_0[0]
		00011: LOCAL_0[2]
		00101: LOCAL_0[4]
		00111: LOCAL_0[6]
		01001: LOCAL_1[1]
		01011: LOCAL_1[3]
		01101: LOCAL_1[5]
		01111: LOCAL_1[7]
		10001: LOCAL_2[0]
		10011: LOCAL_2[2]
		10101: LOCAL_2[4]
		10111: LOCAL_2[6]
		11001: LOCAL_3[1]
		11011: LOCAL_3[3]
		11101: LOCAL_3[5]
		11111: LOCAL_3[7]
		00000: NONE
	INT:MUX.IMUX_LC_I1[4]: R0.F8.B28 R0.F8.B27 R0.F8.B30 R0.F9.B30 R0.F8.B29
		00001: LOCAL_0[1]
		00011: LOCAL_0[3]
		00101: LOCAL_0[5]
		00111: LOCAL_0[7]
		01001: LOCAL_1[0]
		01011: LOCAL_1[2]
		01101: LOCAL_1[4]
		01111: LOCAL_1[6]
		10001: LOCAL_2[1]
		10011: LOCAL_2[3]
		10101: LOCAL_2[5]
		10111: LOCAL_2[7]
		11001: LOCAL_3[0]
		11011: LOCAL_3[2]
		11101: LOCAL_3[4]
		11111: LOCAL_3[6]
		00000: NONE
	INT:MUX.IMUX_LC_I1[5]: R0.F10.B28 R0.F10.B27 R0.F10.B30 R0.F11.B30 R0.F10.B29
		00001: LOCAL_0[0]
		00011: LOCAL_0[2]
		00101: LOCAL_0[4]
		00111: LOCAL_0[6]
		01001: LOCAL_1[1]
		01011: LOCAL_1[3]
		01101: LOCAL_1[5]
		01111: LOCAL_1[7]
		10001: LOCAL_2[0]
		10011: LOCAL_2[2]
		10101: LOCAL_2[4]
		10111: LOCAL_2[6]
		11001: LOCAL_3[1]
		11011: LOCAL_3[3]
		11101: LOCAL_3[5]
		11111: LOCAL_3[7]
		00000: NONE
	INT:MUX.IMUX_LC_I1[6]: R0.F12.B28 R0.F12.B27 R0.F12.B30 R0.F13.B30 R0.F12.B29
		00001: LOCAL_0[1]
		00011: LOCAL_0[3]
		00101: LOCAL_0[5]
		00111: LOCAL_0[7]
		01001: LOCAL_1[0]
		01011: LOCAL_1[2]
		01101: LOCAL_1[4]
		01111: LOCAL_1[6]
		10001: LOCAL_2[1]
		10011: LOCAL_2[3]
		10101: LOCAL_2[5]
		10111: LOCAL_2[7]
		11001: LOCAL_3[0]
		11011: LOCAL_3[2]
		11101: LOCAL_3[4]
		11111: LOCAL_3[6]
		00000: NONE
	INT:MUX.IMUX_LC_I1[7]: R0.F14.B28 R0.F14.B27 R0.F14.B30 R0.F15.B30 R0.F14.B29
		00001: LOCAL_0[0]
		00011: LOCAL_0[2]
		00101: LOCAL_0[4]
		00111: LOCAL_0[6]
		01001: LOCAL_1[1]
		01011: LOCAL_1[3]
		01101: LOCAL_1[5]
		01111: LOCAL_1[7]
		10001: LOCAL_2[0]
		10011: LOCAL_2[2]
		10101: LOCAL_2[4]
		10111: LOCAL_2[6]
		11001: LOCAL_3[1]
		11011: LOCAL_3[3]
		11101: LOCAL_3[5]
		11111: LOCAL_3[7]
		00000: NONE
	INT:MUX.IMUX_LC_I2[0]: R0.F1.B33 R0.F1.B34 R0.F0.B35 R0.F1.B35 R0.F1.B32
		00001: LOCAL_0[0]
		00011: LOCAL_0[2]
		00101: LOCAL_0[4]
		00111: LOCAL_0[6]
		01001: LOCAL_1[1]
		01011: LOCAL_1[3]
		01101: LOCAL_1[5]
		01111: LOCAL_1[7]
		10001: LOCAL_2[0]
		10011: LOCAL_2[2]
		10101: LOCAL_2[4]
		10111: LOCAL_2[6]
		11001: LOCAL_3[1]
		11011: LOCAL_3[3]
		11101: LOCAL_3[5]
		11111: LOCAL_3[7]
		00000: NONE
	INT:MUX.IMUX_LC_I2[1]: R0.F3.B33 R0.F3.B34 R0.F2.B35 R0.F3.B35 R0.F3.B32
		00001: LOCAL_0[1]
		00011: LOCAL_0[3]
		00101: LOCAL_0[5]
		00111: LOCAL_0[7]
		01001: LOCAL_1[0]
		01011: LOCAL_1[2]
		01101: LOCAL_1[4]
		01111: LOCAL_1[6]
		10001: LOCAL_2[1]
		10011: LOCAL_2[3]
		10101: LOCAL_2[5]
		10111: LOCAL_2[7]
		11001: LOCAL_3[0]
		11011: LOCAL_3[2]
		11101: LOCAL_3[4]
		11111: LOCAL_3[6]
		00000: NONE
	INT:MUX.IMUX_LC_I2[2]: R0.F5.B33 R0.F5.B34 R0.F4.B35 R0.F5.B35 R0.F5.B32
		00001: LOCAL_0[0]
		00011: LOCAL_0[2]
		00101: LOCAL_0[4]
		00111: LOCAL_0[6]
		01001: LOCAL_1[1]
		01011: LOCAL_1[3]
		01101: LOCAL_1[5]
		01111: LOCAL_1[7]
		10001: LOCAL_2[0]
		10011: LOCAL_2[2]
		10101: LOCAL_2[4]
		10111: LOCAL_2[6]
		11001: LOCAL_3[1]
		11011: LOCAL_3[3]
		11101: LOCAL_3[5]
		11111: LOCAL_3[7]
		00000: NONE
	INT:MUX.IMUX_LC_I2[3]: R0.F7.B33 R0.F7.B34 R0.F6.B35 R0.F7.B35 R0.F7.B32
		00001: LOCAL_0[1]
		00011: LOCAL_0[3]
		00101: LOCAL_0[5]
		00111: LOCAL_0[7]
		01001: LOCAL_1[0]
		01011: LOCAL_1[2]
		01101: LOCAL_1[4]
		01111: LOCAL_1[6]
		10001: LOCAL_2[1]
		10011: LOCAL_2[3]
		10101: LOCAL_2[5]
		10111: LOCAL_2[7]
		11001: LOCAL_3[0]
		11011: LOCAL_3[2]
		11101: LOCAL_3[4]
		11111: LOCAL_3[6]
		00000: NONE
	INT:MUX.IMUX_LC_I2[4]: R0.F9.B33 R0.F9.B34 R0.F8.B35 R0.F9.B35 R0.F9.B32
		00001: LOCAL_0[0]
		00011: LOCAL_0[2]
		00101: LOCAL_0[4]
		00111: LOCAL_0[6]
		01001: LOCAL_1[1]
		01011: LOCAL_1[3]
		01101: LOCAL_1[5]
		01111: LOCAL_1[7]
		10001: LOCAL_2[0]
		10011: LOCAL_2[2]
		10101: LOCAL_2[4]
		10111: LOCAL_2[6]
		11001: LOCAL_3[1]
		11011: LOCAL_3[3]
		11101: LOCAL_3[5]
		11111: LOCAL_3[7]
		00000: NONE
	INT:MUX.IMUX_LC_I2[5]: R0.F11.B33 R0.F11.B34 R0.F10.B35 R0.F11.B35 R0.F11.B32
		00001: LOCAL_0[1]
		00011: LOCAL_0[3]
		00101: LOCAL_0[5]
		00111: LOCAL_0[7]
		01001: LOCAL_1[0]
		01011: LOCAL_1[2]
		01101: LOCAL_1[4]
		01111: LOCAL_1[6]
		10001: LOCAL_2[1]
		10011: LOCAL_2[3]
		10101: LOCAL_2[5]
		10111: LOCAL_2[7]
		11001: LOCAL_3[0]
		11011: LOCAL_3[2]
		11101: LOCAL_3[4]
		11111: LOCAL_3[6]
		00000: NONE
	INT:MUX.IMUX_LC_I2[6]: R0.F13.B33 R0.F13.B34 R0.F12.B35 R0.F13.B35 R0.F13.B32
		00001: LOCAL_0[0]
		00011: LOCAL_0[2]
		00101: LOCAL_0[4]
		00111: LOCAL_0[6]
		01001: LOCAL_1[1]
		01011: LOCAL_1[3]
		01101: LOCAL_1[5]
		01111: LOCAL_1[7]
		10001: LOCAL_2[0]
		10011: LOCAL_2[2]
		10101: LOCAL_2[4]
		10111: LOCAL_2[6]
		11001: LOCAL_3[1]
		11011: LOCAL_3[3]
		11101: LOCAL_3[5]
		11111: LOCAL_3[7]
		00000: NONE
	INT:MUX.IMUX_LC_I2[7]: R0.F15.B33 R0.F15.B34 R0.F14.B35 R0.F15.B35 R0.F15.B32
		00001: LOCAL_0[1]
		00011: LOCAL_0[3]
		00101: LOCAL_0[5]
		00111: LOCAL_0[7]
		01001: LOCAL_1[0]
		01011: LOCAL_1[2]
		01101: LOCAL_1[4]
		01111: LOCAL_1[6]
		10001: LOCAL_2[1]
		10011: LOCAL_2[3]
		10101: LOCAL_2[5]
		10111: LOCAL_2[7]
		11001: LOCAL_3[0]
		11011: LOCAL_3[2]
		11101: LOCAL_3[4]
		11111: LOCAL_3[6]
		00000: NONE
	INT:MUX.IMUX_LC_I3[0]: R0.F0.B33 R0.F0.B34 R0.F0.B31 R0.F1.B31 R0.F0.B32
		00001: CI
		00011: LOCAL_0[3]
		00101: LOCAL_0[5]
		00111: LOCAL_0[7]
		01001: LOCAL_1[0]
		01011: LOCAL_1[2]
		01101: LOCAL_1[4]
		01111: LOCAL_1[6]
		10001: LOCAL_2[1]
		10011: LOCAL_2[3]
		10101: LOCAL_2[5]
		10111: LOCAL_2[7]
		11001: LOCAL_3[0]
		11011: LOCAL_3[2]
		11101: LOCAL_3[4]
		11111: LOCAL_3[6]
		00000: NONE
	INT:MUX.IMUX_LC_I3[1]: R0.F2.B33 R0.F2.B34 R0.F2.B31 R0.F3.B31 R0.F2.B32
		00001: CI
		00011: LOCAL_0[2]
		00101: LOCAL_0[4]
		00111: LOCAL_0[6]
		01001: LOCAL_1[1]
		01011: LOCAL_1[3]
		01101: LOCAL_1[5]
		01111: LOCAL_1[7]
		10001: LOCAL_2[0]
		10011: LOCAL_2[2]
		10101: LOCAL_2[4]
		10111: LOCAL_2[6]
		11001: LOCAL_3[1]
		11011: LOCAL_3[3]
		11101: LOCAL_3[5]
		11111: LOCAL_3[7]
		00000: NONE
	INT:MUX.IMUX_LC_I3[2]: R0.F4.B33 R0.F4.B34 R0.F4.B31 R0.F5.B31 R0.F4.B32
		00001: CI
		00011: LOCAL_0[3]
		00101: LOCAL_0[5]
		00111: LOCAL_0[7]
		01001: LOCAL_1[0]
		01011: LOCAL_1[2]
		01101: LOCAL_1[4]
		01111: LOCAL_1[6]
		10001: LOCAL_2[1]
		10011: LOCAL_2[3]
		10101: LOCAL_2[5]
		10111: LOCAL_2[7]
		11001: LOCAL_3[0]
		11011: LOCAL_3[2]
		11101: LOCAL_3[4]
		11111: LOCAL_3[6]
		00000: NONE
	INT:MUX.IMUX_LC_I3[3]: R0.F6.B33 R0.F6.B34 R0.F6.B31 R0.F7.B31 R0.F6.B32
		00001: CI
		00011: LOCAL_0[2]
		00101: LOCAL_0[4]
		00111: LOCAL_0[6]
		01001: LOCAL_1[1]
		01011: LOCAL_1[3]
		01101: LOCAL_1[5]
		01111: LOCAL_1[7]
		10001: LOCAL_2[0]
		10011: LOCAL_2[2]
		10101: LOCAL_2[4]
		10111: LOCAL_2[6]
		11001: LOCAL_3[1]
		11011: LOCAL_3[3]
		11101: LOCAL_3[5]
		11111: LOCAL_3[7]
		00000: NONE
	INT:MUX.IMUX_LC_I3[4]: R0.F8.B33 R0.F8.B34 R0.F8.B31 R0.F9.B31 R0.F8.B32
		00001: CI
		00011: LOCAL_0[3]
		00101: LOCAL_0[5]
		00111: LOCAL_0[7]
		01001: LOCAL_1[0]
		01011: LOCAL_1[2]
		01101: LOCAL_1[4]
		01111: LOCAL_1[6]
		10001: LOCAL_2[1]
		10011: LOCAL_2[3]
		10101: LOCAL_2[5]
		10111: LOCAL_2[7]
		11001: LOCAL_3[0]
		11011: LOCAL_3[2]
		11101: LOCAL_3[4]
		11111: LOCAL_3[6]
		00000: NONE
	INT:MUX.IMUX_LC_I3[5]: R0.F10.B33 R0.F10.B34 R0.F10.B31 R0.F11.B31 R0.F10.B32
		00001: CI
		00011: LOCAL_0[2]
		00101: LOCAL_0[4]
		00111: LOCAL_0[6]
		01001: LOCAL_1[1]
		01011: LOCAL_1[3]
		01101: LOCAL_1[5]
		01111: LOCAL_1[7]
		10001: LOCAL_2[0]
		10011: LOCAL_2[2]
		10101: LOCAL_2[4]
		10111: LOCAL_2[6]
		11001: LOCAL_3[1]
		11011: LOCAL_3[3]
		11101: LOCAL_3[5]
		11111: LOCAL_3[7]
		00000: NONE
	INT:MUX.IMUX_LC_I3[6]: R0.F12.B33 R0.F12.B34 R0.F12.B31 R0.F13.B31 R0.F12.B32
		00001: CI
		00011: LOCAL_0[3]
		00101: LOCAL_0[5]
		00111: LOCAL_0[7]
		01001: LOCAL_1[0]
		01011: LOCAL_1[2]
		01101: LOCAL_1[4]
		01111: LOCAL_1[6]
		10001: LOCAL_2[1]
		10011: LOCAL_2[3]
		10101: LOCAL_2[5]
		10111: LOCAL_2[7]
		11001: LOCAL_3[0]
		11011: LOCAL_3[2]
		11101: LOCAL_3[4]
		11111: LOCAL_3[6]
		00000: NONE
	INT:MUX.IMUX_LC_I3[7]: R0.F14.B33 R0.F14.B34 R0.F14.B31 R0.F15.B31 R0.F14.B32
		00001: CI
		00011: LOCAL_0[2]
		00101: LOCAL_0[4]
		00111: LOCAL_0[6]
		01001: LOCAL_1[1]
		01011: LOCAL_1[3]
		01101: LOCAL_1[5]
		01111: LOCAL_1[7]
		10001: LOCAL_2[0]
		10011: LOCAL_2[2]
		10101: LOCAL_2[4]
		10111: LOCAL_2[6]
		11001: LOCAL_3[1]
		11011: LOCAL_3[3]
		11101: LOCAL_3[5]
		11111: LOCAL_3[7]
		00000: NONE
	INT:MUX.IMUX_RST: R0.F15.B1 R0.F14.B0 R0.F15.B0 R0.F14.B1
		0001: GLOBAL[0]
		0011: GLOBAL[2]
		0101: GLOBAL[4]
		0111: GLOBAL[6]
		1001: LOCAL_0[4]
		1011: LOCAL_1[5]
		1101: LOCAL_2[4]
		1111: LOCAL_3[5]
		0000: NONE
	INT:MUX.LOCAL_0[0]: R0.F0.B14 R0.F1.B14 R0.F1.B15 R0.F1.B16 R0.F1.B17
		11101: LONG_H0[0]
		00011: LONG_H4[0]
		01011: LONG_H8[0]
		00000: NONE
		10001: OUT_LC[0]
		10101: OUT_LC_E[0]
		00101: OUT_LC_N[0]
		01101: OUT_LC_S[0]
		11001: OUT_LC_WN[0]
		01111: QUAD_H0[0]
		10111: QUAD_H0[8]
		11111: QUAD_H1[5]
		01001: QUAD_V2_W[10]
		00001: QUAD_V2_W[1]
		00111: QUAD_V3[4]
		10011: QUAD_V4[1]
		11011: QUAD_V4[9]
	INT:MUX.LOCAL_0[1]: R0.F0.B18 R0.F1.B18 R0.F0.B15 R0.F0.B16 R0.F0.B17
		11101: LONG_H0[1]
		00011: LONG_H4[1]
		01011: LONG_H8[1]
		00000: NONE
		10001: OUT_LC[1]
		10101: OUT_LC_E[1]
		00101: OUT_LC_N[1]
		01101: OUT_LC_S[1]
		11001: OUT_LC_WN[1]
		01111: QUAD_H0[1]
		10111: QUAD_H0[9]
		11111: QUAD_H1[4]
		00001: QUAD_V2_W[0]
		01001: QUAD_V2_W[11]
		00111: QUAD_V3[5]
		10011: QUAD_V4[0]
		11011: QUAD_V4[8]
	INT:MUX.LOCAL_0[2]: R0.F0.B25 R0.F1.B25 R0.F1.B24 R0.F1.B23 R0.F1.B22
		11101: LONG_H1[1]
		00011: LONG_H5[1]
		01011: LONG_H9[1]
		00000: NONE
		10001: OUT_LC[2]
		10101: OUT_LC_E[2]
		00101: OUT_LC_N[2]
		01101: OUT_LC_S[2]
		11001: OUT_LC_WN[2]
		10111: QUAD_H0[10]
		01111: QUAD_H0[2]
		11111: QUAD_H1[7]
		00001: QUAD_V2_W[3]
		01001: QUAD_V2_W[8]
		00111: QUAD_V3[6]
		11011: QUAD_V4[11]
		10011: QUAD_V4[3]
	INT:MUX.LOCAL_0[3]: R0.F0.B21 R0.F1.B21 R0.F0.B24 R0.F0.B23 R0.F0.B22
		11101: LONG_H1[0]
		00011: LONG_H5[0]
		01011: LONG_H9[0]
		00000: NONE
		10001: OUT_LC[3]
		10101: OUT_LC_E[3]
		00101: OUT_LC_N[3]
		01101: OUT_LC_S[3]
		11001: OUT_LC_WN[3]
		10111: QUAD_H0[11]
		01111: QUAD_H0[3]
		11111: QUAD_H1[6]
		00001: QUAD_V2_W[2]
		01001: QUAD_V2_W[9]
		00111: QUAD_V3[7]
		11011: QUAD_V4[10]
		10011: QUAD_V4[2]
	INT:MUX.LOCAL_0[4]: R0.F2.B14 R0.F3.B14 R0.F3.B15 R0.F3.B16 R0.F3.B17
		00001: GLOBAL_OUT[0]
		01011: LONG_H10[0]
		11101: LONG_H2[0]
		00011: LONG_H6[0]
		00000: NONE
		10001: OUT_LC[4]
		10101: OUT_LC_E[4]
		00101: OUT_LC_N[4]
		01101: OUT_LC_S[4]
		11001: OUT_LC_WN[4]
		01111: QUAD_H0[4]
		10111: QUAD_H1[1]
		11111: QUAD_H1[9]
		01001: QUAD_V2_W[5]
		11011: QUAD_V3[0]
		00111: QUAD_V3[8]
		10011: QUAD_V4[5]
	INT:MUX.LOCAL_0[5]: R0.F2.B18 R0.F3.B18 R0.F2.B15 R0.F2.B16 R0.F2.B17
		00001: GLOBAL_OUT[1]
		01011: LONG_H10[1]
		11101: LONG_H2[1]
		00011: LONG_H6[1]
		00000: NONE
		10001: OUT_LC[5]
		10101: OUT_LC_E[5]
		00101: OUT_LC_N[5]
		01101: OUT_LC_S[5]
		11001: OUT_LC_WN[5]
		01111: QUAD_H0[5]
		10111: QUAD_H1[0]
		11111: QUAD_H1[8]
		01001: QUAD_V2_W[4]
		11011: QUAD_V3[1]
		00111: QUAD_V3[9]
		10011: QUAD_V4[4]
	INT:MUX.LOCAL_0[6]: R0.F2.B25 R0.F3.B25 R0.F3.B24 R0.F3.B23 R0.F3.B22
		00001: GLOBAL_OUT[2]
		01011: LONG_H11[1]
		11101: LONG_H3[1]
		00011: LONG_H7[1]
		00000: NONE
		10001: OUT_LC[6]
		10101: OUT_LC_E[6]
		00101: OUT_LC_N[6]
		01101: OUT_LC_S[6]
		11001: OUT_LC_WN[6]
		01111: QUAD_H0[6]
		11111: QUAD_H1[11]
		10111: QUAD_H1[3]
		01001: QUAD_V2_W[7]
		00111: QUAD_V3[10]
		11011: QUAD_V3[2]
		10011: QUAD_V4[7]
	INT:MUX.LOCAL_0[7]: R0.F2.B21 R0.F3.B21 R0.F2.B24 R0.F2.B23 R0.F2.B22
		00001: GLOBAL_OUT[3]
		01011: LONG_H11[0]
		11101: LONG_H3[0]
		00011: LONG_H7[0]
		00000: NONE
		10001: OUT_LC[7]
		10101: OUT_LC_E[7]
		00101: OUT_LC_N[7]
		01101: OUT_LC_S[7]
		11001: OUT_LC_WN[7]
		01111: QUAD_H0[7]
		11111: QUAD_H1[10]
		10111: QUAD_H1[2]
		01001: QUAD_V2_W[6]
		00111: QUAD_V3[11]
		11011: QUAD_V3[3]
		10011: QUAD_V4[6]
	INT:MUX.LOCAL_1[0]: R0.F4.B14 R0.F5.B14 R0.F5.B15 R0.F5.B16 R0.F5.B17
		11101: LONG_H0[0]
		00011: LONG_H4[0]
		01011: LONG_H8[0]
		00000: NONE
		10001: OUT_LC[0]
		10101: OUT_LC_E[0]
		00101: OUT_LC_N[0]
		01101: OUT_LC_S[0]
		11001: OUT_LC_WN[0]
		01111: QUAD_H0[0]
		10111: QUAD_H0[8]
		11111: QUAD_H1[5]
		01001: QUAD_V2_W[1]
		00111: QUAD_V3[4]
		10011: QUAD_V4[1]
		11011: QUAD_V4[9]
		00001: QUAD_V4_W[1]
	INT:MUX.LOCAL_1[1]: R0.F4.B18 R0.F5.B18 R0.F4.B15 R0.F4.B16 R0.F4.B17
		11101: LONG_H0[1]
		00011: LONG_H4[1]
		01011: LONG_H8[1]
		00000: NONE
		10001: OUT_LC[1]
		10101: OUT_LC_E[1]
		00101: OUT_LC_N[1]
		01101: OUT_LC_S[1]
		11001: OUT_LC_WN[1]
		01111: QUAD_H0[1]
		10111: QUAD_H0[9]
		11111: QUAD_H1[4]
		01001: QUAD_V2_W[0]
		00111: QUAD_V3[5]
		10011: QUAD_V4[0]
		11011: QUAD_V4[8]
		00001: QUAD_V4_W[0]
	INT:MUX.LOCAL_1[2]: R0.F4.B25 R0.F5.B25 R0.F5.B24 R0.F5.B23 R0.F5.B22
		11101: LONG_H1[1]
		00011: LONG_H5[1]
		01011: LONG_H9[1]
		00000: NONE
		10001: OUT_LC[2]
		10101: OUT_LC_E[2]
		00101: OUT_LC_N[2]
		01101: OUT_LC_S[2]
		11001: OUT_LC_WN[2]
		10111: QUAD_H0[10]
		01111: QUAD_H0[2]
		11111: QUAD_H1[7]
		01001: QUAD_V2_W[3]
		00111: QUAD_V3[6]
		11011: QUAD_V4[11]
		10011: QUAD_V4[3]
		00001: QUAD_V4_W[3]
	INT:MUX.LOCAL_1[3]: R0.F4.B21 R0.F5.B21 R0.F4.B24 R0.F4.B23 R0.F4.B22
		11101: LONG_H1[0]
		00011: LONG_H5[0]
		01011: LONG_H9[0]
		00000: NONE
		10001: OUT_LC[3]
		10101: OUT_LC_E[3]
		00101: OUT_LC_N[3]
		01101: OUT_LC_S[3]
		11001: OUT_LC_WN[3]
		10111: QUAD_H0[11]
		01111: QUAD_H0[3]
		11111: QUAD_H1[6]
		01001: QUAD_V2_W[2]
		00111: QUAD_V3[7]
		11011: QUAD_V4[10]
		10011: QUAD_V4[2]
		00001: QUAD_V4_W[2]
	INT:MUX.LOCAL_1[4]: R0.F6.B14 R0.F7.B14 R0.F7.B15 R0.F7.B16 R0.F7.B17
		01011: LONG_H10[0]
		11101: LONG_H2[0]
		00011: LONG_H6[0]
		00000: NONE
		10001: OUT_LC[4]
		10101: OUT_LC_E[4]
		00101: OUT_LC_N[4]
		01101: OUT_LC_S[4]
		11001: OUT_LC_WN[4]
		01111: QUAD_H0[4]
		10111: QUAD_H1[1]
		11111: QUAD_H1[9]
		01001: QUAD_V2_W[5]
		11011: QUAD_V3[0]
		00111: QUAD_V3[8]
		10011: QUAD_V4[5]
		00001: QUAD_V4_W[5]
	INT:MUX.LOCAL_1[5]: R0.F6.B18 R0.F7.B18 R0.F6.B15 R0.F6.B16 R0.F6.B17
		01011: LONG_H10[1]
		11101: LONG_H2[1]
		00011: LONG_H6[1]
		00000: NONE
		10001: OUT_LC[5]
		10101: OUT_LC_E[5]
		00101: OUT_LC_N[5]
		01101: OUT_LC_S[5]
		11001: OUT_LC_WN[5]
		01111: QUAD_H0[5]
		10111: QUAD_H1[0]
		11111: QUAD_H1[8]
		01001: QUAD_V2_W[4]
		11011: QUAD_V3[1]
		00111: QUAD_V3[9]
		10011: QUAD_V4[4]
		00001: QUAD_V4_W[4]
	INT:MUX.LOCAL_1[6]: R0.F6.B25 R0.F7.B25 R0.F7.B24 R0.F7.B23 R0.F7.B22
		01011: LONG_H11[1]
		11101: LONG_H3[1]
		00011: LONG_H7[1]
		00000: NONE
		10001: OUT_LC[6]
		10101: OUT_LC_E[6]
		00101: OUT_LC_N[6]
		01101: OUT_LC_S[6]
		11001: OUT_LC_WN[6]
		01111: QUAD_H0[6]
		11111: QUAD_H1[11]
		10111: QUAD_H1[3]
		01001: QUAD_V2_W[7]
		00111: QUAD_V3[10]
		11011: QUAD_V3[2]
		10011: QUAD_V4[7]
		00001: QUAD_V4_W[7]
	INT:MUX.LOCAL_1[7]: R0.F6.B21 R0.F7.B21 R0.F6.B24 R0.F6.B23 R0.F6.B22
		01011: LONG_H11[0]
		11101: LONG_H3[0]
		00011: LONG_H7[0]
		00000: NONE
		10001: OUT_LC[7]
		10101: OUT_LC_E[7]
		00101: OUT_LC_N[7]
		01101: OUT_LC_S[7]
		11001: OUT_LC_WN[7]
		01111: QUAD_H0[7]
		11111: QUAD_H1[10]
		10111: QUAD_H1[2]
		01001: QUAD_V2_W[6]
		00111: QUAD_V3[11]
		11011: QUAD_V3[3]
		10011: QUAD_V4[6]
		00001: QUAD_V4_W[6]
	INT:MUX.LOCAL_2[0]: R0.F8.B14 R0.F9.B14 R0.F9.B15 R0.F9.B16 R0.F9.B17
		11101: LONG_V12[1]
		01011: LONG_V4[1]
		00011: LONG_V8[1]
		00000: NONE
		10001: OUT_LC[0]
		11001: OUT_LC_EN[0]
		01101: OUT_LC_ES[0]
		00101: OUT_LC_WS[0]
		10101: OUT_LC_W[0]
		01111: QUAD_H2[0]
		10111: QUAD_H2[8]
		11111: QUAD_H3[5]
		00111: QUAD_V1[4]
		10011: QUAD_V2[1]
		11011: QUAD_V2[9]
		01001: QUAD_V2_W[9]
		00001: QUAD_V4_W[9]
	INT:MUX.LOCAL_2[1]: R0.F8.B18 R0.F9.B18 R0.F8.B15 R0.F8.B16 R0.F8.B17
		11101: LONG_V12[0]
		01011: LONG_V4[0]
		00011: LONG_V8[0]
		00000: NONE
		10001: OUT_LC[1]
		11001: OUT_LC_EN[1]
		01101: OUT_LC_ES[1]
		00101: OUT_LC_WS[1]
		10101: OUT_LC_W[1]
		01111: QUAD_H2[1]
		10111: QUAD_H2[9]
		11111: QUAD_H3[4]
		00111: QUAD_V1[5]
		10011: QUAD_V2[0]
		11011: QUAD_V2[8]
		01001: QUAD_V2_W[8]
		00001: QUAD_V4_W[8]
	INT:MUX.LOCAL_2[2]: R0.F8.B25 R0.F9.B25 R0.F9.B24 R0.F9.B23 R0.F9.B22
		11101: LONG_V11[0]
		01011: LONG_V3[0]
		00011: LONG_V7[0]
		00000: NONE
		10001: OUT_LC[2]
		11001: OUT_LC_EN[2]
		01101: OUT_LC_ES[2]
		00101: OUT_LC_WS[2]
		10101: OUT_LC_W[2]
		10111: QUAD_H2[10]
		01111: QUAD_H2[2]
		11111: QUAD_H3[7]
		00111: QUAD_V1[6]
		11011: QUAD_V2[11]
		10011: QUAD_V2[3]
		01001: QUAD_V2_W[11]
		00001: QUAD_V4_W[11]
	INT:MUX.LOCAL_2[3]: R0.F8.B21 R0.F9.B21 R0.F8.B24 R0.F8.B23 R0.F8.B22
		11101: LONG_V11[1]
		01011: LONG_V3[1]
		00011: LONG_V7[1]
		00000: NONE
		10001: OUT_LC[3]
		11001: OUT_LC_EN[3]
		01101: OUT_LC_ES[3]
		00101: OUT_LC_WS[3]
		10101: OUT_LC_W[3]
		10111: QUAD_H2[11]
		01111: QUAD_H2[3]
		11111: QUAD_H3[6]
		00111: QUAD_V1[7]
		11011: QUAD_V2[10]
		10011: QUAD_V2[2]
		01001: QUAD_V2_W[10]
		00001: QUAD_V4_W[10]
	INT:MUX.LOCAL_2[4]: R0.F10.B14 R0.F11.B14 R0.F11.B15 R0.F11.B16 R0.F11.B17
		11101: LONG_V10[1]
		01011: LONG_V2[1]
		00011: LONG_V6[1]
		00000: NONE
		10001: OUT_LC[4]
		11001: OUT_LC_EN[4]
		01101: OUT_LC_ES[4]
		00101: OUT_LC_WS[4]
		10101: OUT_LC_W[4]
		01111: QUAD_H2[4]
		10111: QUAD_H3[1]
		11111: QUAD_H3[9]
		11011: QUAD_V1[0]
		00111: QUAD_V1[8]
		01001: QUAD_V1_W[0]
		10011: QUAD_V2[5]
		00001: QUAD_V3_W[0]
	INT:MUX.LOCAL_2[5]: R0.F10.B18 R0.F11.B18 R0.F10.B15 R0.F10.B16 R0.F10.B17
		11101: LONG_V10[0]
		01011: LONG_V2[0]
		00011: LONG_V6[0]
		00000: NONE
		10001: OUT_LC[5]
		11001: OUT_LC_EN[5]
		01101: OUT_LC_ES[5]
		00101: OUT_LC_WS[5]
		10101: OUT_LC_W[5]
		01111: QUAD_H2[5]
		10111: QUAD_H3[0]
		11111: QUAD_H3[8]
		11011: QUAD_V1[1]
		00111: QUAD_V1[9]
		01001: QUAD_V1_W[1]
		10011: QUAD_V2[4]
		00001: QUAD_V3_W[1]
	INT:MUX.LOCAL_2[6]: R0.F10.B25 R0.F11.B25 R0.F11.B24 R0.F11.B23 R0.F11.B22
		01011: LONG_V1[0]
		00011: LONG_V5[0]
		11101: LONG_V9[0]
		00000: NONE
		10001: OUT_LC[6]
		11001: OUT_LC_EN[6]
		01101: OUT_LC_ES[6]
		00101: OUT_LC_WS[6]
		10101: OUT_LC_W[6]
		01111: QUAD_H2[6]
		11111: QUAD_H3[11]
		10111: QUAD_H3[3]
		00111: QUAD_V1[10]
		11011: QUAD_V1[2]
		01001: QUAD_V1_W[2]
		10011: QUAD_V2[7]
		00001: QUAD_V3_W[2]
	INT:MUX.LOCAL_2[7]: R0.F10.B21 R0.F11.B21 R0.F10.B24 R0.F10.B23 R0.F10.B22
		01011: LONG_V1[1]
		00011: LONG_V5[1]
		11101: LONG_V9[1]
		00000: NONE
		10001: OUT_LC[7]
		11001: OUT_LC_EN[7]
		01101: OUT_LC_ES[7]
		00101: OUT_LC_WS[7]
		10101: OUT_LC_W[7]
		01111: QUAD_H2[7]
		11111: QUAD_H3[10]
		10111: QUAD_H3[2]
		00111: QUAD_V1[11]
		11011: QUAD_V1[3]
		01001: QUAD_V1_W[3]
		10011: QUAD_V2[6]
		00001: QUAD_V3_W[3]
	INT:MUX.LOCAL_3[0]: R0.F12.B14 R0.F13.B14 R0.F13.B15 R0.F13.B16 R0.F13.B17
		11101: LONG_V12[1]
		01011: LONG_V4[1]
		00011: LONG_V8[1]
		00000: NONE
		10001: OUT_LC[0]
		11001: OUT_LC_EN[0]
		01101: OUT_LC_ES[0]
		00101: OUT_LC_WS[0]
		10101: OUT_LC_W[0]
		01111: QUAD_H2[0]
		10111: QUAD_H2[8]
		11111: QUAD_H3[5]
		00111: QUAD_V1[4]
		01001: QUAD_V1_W[4]
		10011: QUAD_V2[1]
		11011: QUAD_V2[9]
		00001: QUAD_V3_W[4]
	INT:MUX.LOCAL_3[1]: R0.F12.B18 R0.F13.B18 R0.F12.B15 R0.F12.B16 R0.F12.B17
		11101: LONG_V12[0]
		01011: LONG_V4[0]
		00011: LONG_V8[0]
		00000: NONE
		10001: OUT_LC[1]
		11001: OUT_LC_EN[1]
		01101: OUT_LC_ES[1]
		00101: OUT_LC_WS[1]
		10101: OUT_LC_W[1]
		01111: QUAD_H2[1]
		10111: QUAD_H2[9]
		11111: QUAD_H3[4]
		00111: QUAD_V1[5]
		01001: QUAD_V1_W[5]
		10011: QUAD_V2[0]
		11011: QUAD_V2[8]
		00001: QUAD_V3_W[5]
	INT:MUX.LOCAL_3[2]: R0.F12.B25 R0.F13.B25 R0.F13.B24 R0.F13.B23 R0.F13.B22
		11101: LONG_V11[0]
		01011: LONG_V3[0]
		00011: LONG_V7[0]
		00000: NONE
		10001: OUT_LC[2]
		11001: OUT_LC_EN[2]
		01101: OUT_LC_ES[2]
		00101: OUT_LC_WS[2]
		10101: OUT_LC_W[2]
		10111: QUAD_H2[10]
		01111: QUAD_H2[2]
		11111: QUAD_H3[7]
		00111: QUAD_V1[6]
		01001: QUAD_V1_W[6]
		11011: QUAD_V2[11]
		10011: QUAD_V2[3]
		00001: QUAD_V3_W[6]
	INT:MUX.LOCAL_3[3]: R0.F12.B21 R0.F13.B21 R0.F12.B24 R0.F12.B23 R0.F12.B22
		11101: LONG_V11[1]
		01011: LONG_V3[1]
		00011: LONG_V7[1]
		00000: NONE
		10001: OUT_LC[3]
		11001: OUT_LC_EN[3]
		01101: OUT_LC_ES[3]
		00101: OUT_LC_WS[3]
		10101: OUT_LC_W[3]
		10111: QUAD_H2[11]
		01111: QUAD_H2[3]
		11111: QUAD_H3[6]
		00111: QUAD_V1[7]
		01001: QUAD_V1_W[7]
		11011: QUAD_V2[10]
		10011: QUAD_V2[2]
		00001: QUAD_V3_W[7]
	INT:MUX.LOCAL_3[4]: R0.F14.B14 R0.F15.B14 R0.F15.B15 R0.F15.B16 R0.F15.B17
		11101: LONG_V10[1]
		01011: LONG_V2[1]
		00011: LONG_V6[1]
		00000: NONE
		10001: OUT_LC[4]
		11001: OUT_LC_EN[4]
		01101: OUT_LC_ES[4]
		00101: OUT_LC_WS[4]
		10101: OUT_LC_W[4]
		01111: QUAD_H2[4]
		10111: QUAD_H3[1]
		11111: QUAD_H3[9]
		11011: QUAD_V1[0]
		00111: QUAD_V1[8]
		01001: QUAD_V1_W[8]
		10011: QUAD_V2[5]
		00001: QUAD_V3_W[8]
	INT:MUX.LOCAL_3[5]: R0.F14.B18 R0.F15.B18 R0.F14.B15 R0.F14.B16 R0.F14.B17
		11101: LONG_V10[0]
		01011: LONG_V2[0]
		00011: LONG_V6[0]
		00000: NONE
		10001: OUT_LC[5]
		11001: OUT_LC_EN[5]
		01101: OUT_LC_ES[5]
		00101: OUT_LC_WS[5]
		10101: OUT_LC_W[5]
		01111: QUAD_H2[5]
		10111: QUAD_H3[0]
		11111: QUAD_H3[8]
		11011: QUAD_V1[1]
		00111: QUAD_V1[9]
		01001: QUAD_V1_W[9]
		10011: QUAD_V2[4]
		00001: QUAD_V3_W[9]
	INT:MUX.LOCAL_3[6]: R0.F14.B25 R0.F15.B25 R0.F15.B24 R0.F15.B23 R0.F15.B22
		01011: LONG_V1[0]
		00011: LONG_V5[0]
		11101: LONG_V9[0]
		00000: NONE
		10001: OUT_LC[6]
		11001: OUT_LC_EN[6]
		01101: OUT_LC_ES[6]
		00101: OUT_LC_WS[6]
		10101: OUT_LC_W[6]
		01111: QUAD_H2[6]
		11111: QUAD_H3[11]
		10111: QUAD_H3[3]
		00111: QUAD_V1[10]
		11011: QUAD_V1[2]
		01001: QUAD_V1_W[10]
		10011: QUAD_V2[7]
		00001: QUAD_V3_W[10]
	INT:MUX.LOCAL_3[7]: R0.F14.B21 R0.F15.B21 R0.F14.B24 R0.F14.B23 R0.F14.B22
		01011: LONG_V1[1]
		00011: LONG_V5[1]
		11101: LONG_V9[1]
		00000: NONE
		10001: OUT_LC[7]
		11001: OUT_LC_EN[7]
		01101: OUT_LC_ES[7]
		00101: OUT_LC_WS[7]
		10101: OUT_LC_W[7]
		01111: QUAD_H2[7]
		11111: QUAD_H3[10]
		10111: QUAD_H3[2]
		00111: QUAD_V1[11]
		11011: QUAD_V1[3]
		01001: QUAD_V1_W[11]
		10011: QUAD_V2[6]
		00001: QUAD_V3_W[11]
	INT:MUX.LONG_H0[0]: R0.F4.B3 R0.F5.B3
		01: LONG_H12[0]
		10: LONG_V0[1]
		11: LONG_V12[1]
		00: NONE
	INT:MUX.LONG_H0[1]: R0.F12.B3 R0.F13.B3
		01: LONG_H12[1]
		10: LONG_V0[0]
		11: LONG_V12[0]
		00: NONE
	INT:MUX.LONG_H12[0]: R0.F3.B3 R0.F2.B3
		11: LONG_H0[0]
		01: LONG_V0[1]
		10: LONG_V12[1]
		00: NONE
	INT:MUX.LONG_H12[1]: R0.F11.B3 R0.F10.B3
		11: LONG_H0[1]
		01: LONG_V0[0]
		10: LONG_V12[0]
		00: NONE
	INT:MUX.LONG_V0[0]: R0.F14.B3 R0.F15.B3
		11: LONG_H0[1]
		01: LONG_H12[1]
		10: LONG_V12[0]
		00: NONE
	INT:MUX.LONG_V0[1]: R0.F6.B3 R0.F7.B3
		11: LONG_H0[0]
		01: LONG_H12[0]
		10: LONG_V12[1]
		00: NONE
	INT:MUX.LONG_V12[0]: R0.F8.B3 R0.F9.B3
		11: LONG_H0[1]
		01: LONG_H12[1]
		10: LONG_V0[0]
		00: NONE
	INT:MUX.LONG_V12[1]: R0.F0.B3 R0.F1.B3
		11: LONG_H0[0]
		01: LONG_H12[0]
		10: LONG_V0[1]
		00: NONE
	INT:MUX.QUAD_H0[0]: R0.F0.B5 R0.F1.B4 R0.F1.B6
		000: NONE
		001: QUAD_H4[0]
		011: QUAD_H4[4]
		110: QUAD_H4[9]
		100: QUAD_V0[1]
		010: QUAD_V0[6]
		101: QUAD_V4[1]
		111: QUAD_V4[7]
	INT:MUX.QUAD_H0[10]: R0.F12.B9 R0.F12.B8 R0.F12.B10
		000: NONE
		010: QUAD_H4[10]
		011: QUAD_H4[2]
		101: QUAD_H4[7]
		100: QUAD_V0[11]
		001: QUAD_V0[4]
		110: QUAD_V4[11]
		111: QUAD_V4[5]
	INT:MUX.QUAD_H0[11]: R0.F12.B12 R0.F13.B11 R0.F13.B13
		000: NONE
		010: QUAD_H4[11]
		011: QUAD_H4[3]
		101: QUAD_H4[8]
		100: QUAD_V0[10]
		001: QUAD_V0[7]
		110: QUAD_V4[10]
		111: QUAD_V4[4]
	INT:MUX.QUAD_H0[1]: R0.F0.B9 R0.F0.B10 R0.F0.B8
		000: NONE
		110: QUAD_H4[10]
		001: QUAD_H4[1]
		011: QUAD_H4[5]
		100: QUAD_V0[0]
		010: QUAD_V0[9]
		101: QUAD_V4[0]
		111: QUAD_V4[6]
	INT:MUX.QUAD_H0[2]: R0.F0.B12 R0.F1.B13 R0.F1.B11
		000: NONE
		110: QUAD_H4[11]
		001: QUAD_H4[2]
		011: QUAD_H4[6]
		100: QUAD_V0[3]
		010: QUAD_V0[8]
		101: QUAD_V4[3]
		111: QUAD_V4[9]
	INT:MUX.QUAD_H0[3]: R0.F5.B6 R0.F4.B5 R0.F5.B4
		000: NONE
		011: QUAD_H4[0]
		100: QUAD_H4[3]
		101: QUAD_H4[7]
		001: QUAD_V0[11]
		010: QUAD_V0[2]
		110: QUAD_V4[2]
		111: QUAD_V4[8]
	INT:MUX.QUAD_H0[4]: R0.F4.B8 R0.F4.B9 R0.F4.B10
		000: NONE
		011: QUAD_H4[1]
		100: QUAD_H4[4]
		101: QUAD_H4[8]
		001: QUAD_V0[10]
		010: QUAD_V0[5]
		111: QUAD_V4[11]
		110: QUAD_V4[5]
	INT:MUX.QUAD_H0[5]: R0.F5.B11 R0.F4.B12 R0.F5.B13
		000: NONE
		011: QUAD_H4[2]
		100: QUAD_H4[5]
		101: QUAD_H4[9]
		001: QUAD_V0[1]
		010: QUAD_V0[4]
		111: QUAD_V4[10]
		110: QUAD_V4[4]
	INT:MUX.QUAD_H0[6]: R0.F9.B6 R0.F8.B5 R0.F9.B4
		000: NONE
		101: QUAD_H4[10]
		011: QUAD_H4[3]
		100: QUAD_H4[6]
		001: QUAD_V0[0]
		010: QUAD_V0[7]
		111: QUAD_V4[1]
		110: QUAD_V4[7]
	INT:MUX.QUAD_H0[7]: R0.F8.B8 R0.F8.B9 R0.F8.B10
		000: NONE
		101: QUAD_H4[11]
		011: QUAD_H4[4]
		100: QUAD_H4[7]
		001: QUAD_V0[3]
		010: QUAD_V0[6]
		111: QUAD_V4[0]
		110: QUAD_V4[6]
	INT:MUX.QUAD_H0[8]: R0.F8.B12 R0.F9.B11 R0.F9.B13
		000: NONE
		011: QUAD_H4[0]
		101: QUAD_H4[5]
		010: QUAD_H4[8]
		001: QUAD_V0[2]
		100: QUAD_V0[9]
		111: QUAD_V4[3]
		110: QUAD_V4[9]
	INT:MUX.QUAD_H0[9]: R0.F12.B5 R0.F13.B6 R0.F13.B4
		000: NONE
		011: QUAD_H4[1]
		101: QUAD_H4[6]
		010: QUAD_H4[9]
		001: QUAD_V0[5]
		100: QUAD_V0[8]
		111: QUAD_V4[2]
		110: QUAD_V4[8]
	INT:MUX.QUAD_H4[0]: R0.F2.B5 R0.F3.B4 R0.F3.B6
		000: NONE
		001: QUAD_H0[0]
		011: QUAD_H0[4]
		110: QUAD_H0[9]
		101: QUAD_V0[1]
		111: QUAD_V0[7]
		100: QUAD_V4[1]
		010: QUAD_V4[6]
	INT:MUX.QUAD_H4[10]: R0.F14.B9 R0.F14.B8 R0.F14.B10
		000: NONE
		010: QUAD_H0[10]
		011: QUAD_H0[2]
		101: QUAD_H0[7]
		110: QUAD_V0[11]
		111: QUAD_V0[5]
		100: QUAD_V4[11]
		001: QUAD_V4[4]
	INT:MUX.QUAD_H4[11]: R0.F14.B12 R0.F15.B11 R0.F15.B13
		000: NONE
		010: QUAD_H0[11]
		011: QUAD_H0[3]
		101: QUAD_H0[8]
		110: QUAD_V0[10]
		111: QUAD_V0[4]
		100: QUAD_V4[10]
		001: QUAD_V4[7]
	INT:MUX.QUAD_H4[1]: R0.F2.B9 R0.F2.B10 R0.F2.B8
		000: NONE
		110: QUAD_H0[10]
		001: QUAD_H0[1]
		011: QUAD_H0[5]
		101: QUAD_V0[0]
		111: QUAD_V0[6]
		100: QUAD_V4[0]
		010: QUAD_V4[9]
	INT:MUX.QUAD_H4[2]: R0.F2.B12 R0.F3.B13 R0.F3.B11
		000: NONE
		110: QUAD_H0[11]
		001: QUAD_H0[2]
		011: QUAD_H0[6]
		101: QUAD_V0[3]
		111: QUAD_V0[9]
		100: QUAD_V4[3]
		010: QUAD_V4[8]
	INT:MUX.QUAD_H4[3]: R0.F7.B6 R0.F6.B5 R0.F7.B4
		000: NONE
		011: QUAD_H0[0]
		100: QUAD_H0[3]
		101: QUAD_H0[7]
		110: QUAD_V0[2]
		111: QUAD_V0[8]
		001: QUAD_V4[11]
		010: QUAD_V4[2]
	INT:MUX.QUAD_H4[4]: R0.F6.B8 R0.F6.B9 R0.F6.B10
		000: NONE
		011: QUAD_H0[1]
		100: QUAD_H0[4]
		101: QUAD_H0[8]
		111: QUAD_V0[11]
		110: QUAD_V0[5]
		001: QUAD_V4[10]
		010: QUAD_V4[5]
	INT:MUX.QUAD_H4[5]: R0.F7.B11 R0.F6.B12 R0.F7.B13
		000: NONE
		011: QUAD_H0[2]
		100: QUAD_H0[5]
		101: QUAD_H0[9]
		111: QUAD_V0[10]
		110: QUAD_V0[4]
		001: QUAD_V4[1]
		010: QUAD_V4[4]
	INT:MUX.QUAD_H4[6]: R0.F11.B6 R0.F10.B5 R0.F11.B4
		000: NONE
		101: QUAD_H0[10]
		011: QUAD_H0[3]
		100: QUAD_H0[6]
		111: QUAD_V0[1]
		110: QUAD_V0[7]
		001: QUAD_V4[0]
		010: QUAD_V4[7]
	INT:MUX.QUAD_H4[7]: R0.F10.B8 R0.F10.B9 R0.F10.B10
		000: NONE
		101: QUAD_H0[11]
		011: QUAD_H0[4]
		100: QUAD_H0[7]
		111: QUAD_V0[0]
		110: QUAD_V0[6]
		001: QUAD_V4[3]
		010: QUAD_V4[6]
	INT:MUX.QUAD_H4[8]: R0.F10.B12 R0.F11.B11 R0.F11.B13
		000: NONE
		011: QUAD_H0[0]
		101: QUAD_H0[5]
		010: QUAD_H0[8]
		111: QUAD_V0[3]
		110: QUAD_V0[9]
		001: QUAD_V4[2]
		100: QUAD_V4[9]
	INT:MUX.QUAD_H4[9]: R0.F14.B5 R0.F15.B6 R0.F15.B4
		000: NONE
		011: QUAD_H0[1]
		101: QUAD_H0[6]
		010: QUAD_H0[9]
		111: QUAD_V0[2]
		110: QUAD_V0[8]
		001: QUAD_V4[5]
		100: QUAD_V4[8]
	INT:MUX.QUAD_V0[0]: R0.F3.B10 R0.F3.B9 R0.F3.B8
		000: NONE
		011: QUAD_H0[1]
		111: QUAD_H0[7]
		001: QUAD_H4[1]
		100: QUAD_H4[8]
		010: QUAD_V4[0]
		101: QUAD_V4[11]
		110: QUAD_V4[4]
	INT:MUX.QUAD_V0[10]: R0.F14.B11 R0.F14.B13 R0.F15.B12
		000: NONE
		011: QUAD_H0[11]
		111: QUAD_H0[5]
		001: QUAD_H4[11]
		100: QUAD_H4[6]
		010: QUAD_V4[10]
		110: QUAD_V4[2]
		101: QUAD_V4[9]
	INT:MUX.QUAD_V0[11]: R0.F15.B10 R0.F15.B9 R0.F15.B8
		000: NONE
		011: QUAD_H0[10]
		111: QUAD_H0[4]
		001: QUAD_H4[10]
		100: QUAD_H4[5]
		010: QUAD_V4[11]
		110: QUAD_V4[3]
		101: QUAD_V4[6]
	INT:MUX.QUAD_V0[1]: R0.F2.B6 R0.F2.B4 R0.F3.B5
		000: NONE
		011: QUAD_H0[0]
		111: QUAD_H0[6]
		001: QUAD_H4[0]
		100: QUAD_H4[7]
		010: QUAD_V4[1]
		110: QUAD_V4[5]
		101: QUAD_V4[8]
	INT:MUX.QUAD_V0[2]: R0.F6.B6 R0.F6.B4 R0.F7.B5
		000: NONE
		011: QUAD_H0[3]
		111: QUAD_H0[9]
		100: QUAD_H4[10]
		001: QUAD_H4[3]
		101: QUAD_V4[1]
		010: QUAD_V4[2]
		110: QUAD_V4[6]
	INT:MUX.QUAD_V0[3]: R0.F2.B11 R0.F2.B13 R0.F3.B12
		000: NONE
		011: QUAD_H0[2]
		111: QUAD_H0[8]
		001: QUAD_H4[2]
		100: QUAD_H4[9]
		101: QUAD_V4[10]
		010: QUAD_V4[3]
		110: QUAD_V4[7]
	INT:MUX.QUAD_V0[4]: R0.F6.B11 R0.F6.B13 R0.F7.B12
		000: NONE
		111: QUAD_H0[11]
		011: QUAD_H0[5]
		100: QUAD_H4[0]
		001: QUAD_H4[5]
		101: QUAD_V4[3]
		010: QUAD_V4[4]
		110: QUAD_V4[8]
	INT:MUX.QUAD_V0[5]: R0.F7.B10 R0.F7.B9 R0.F7.B8
		000: NONE
		111: QUAD_H0[10]
		011: QUAD_H0[4]
		100: QUAD_H4[11]
		001: QUAD_H4[4]
		101: QUAD_V4[0]
		010: QUAD_V4[5]
		110: QUAD_V4[9]
	INT:MUX.QUAD_V0[6]: R0.F11.B10 R0.F11.B9 R0.F11.B8
		000: NONE
		111: QUAD_H0[1]
		011: QUAD_H0[7]
		100: QUAD_H4[2]
		001: QUAD_H4[7]
		110: QUAD_V4[10]
		101: QUAD_V4[5]
		010: QUAD_V4[6]
	INT:MUX.QUAD_V0[7]: R0.F10.B6 R0.F10.B4 R0.F11.B5
		000: NONE
		111: QUAD_H0[0]
		011: QUAD_H0[6]
		100: QUAD_H4[1]
		001: QUAD_H4[6]
		110: QUAD_V4[11]
		101: QUAD_V4[2]
		010: QUAD_V4[7]
	INT:MUX.QUAD_V0[8]: R0.F14.B6 R0.F14.B4 R0.F15.B5
		000: NONE
		111: QUAD_H0[3]
		011: QUAD_H0[9]
		100: QUAD_H4[4]
		001: QUAD_H4[9]
		110: QUAD_V4[0]
		101: QUAD_V4[7]
		010: QUAD_V4[8]
	INT:MUX.QUAD_V0[9]: R0.F10.B11 R0.F10.B13 R0.F11.B12
		000: NONE
		111: QUAD_H0[2]
		011: QUAD_H0[8]
		100: QUAD_H4[3]
		001: QUAD_H4[8]
		110: QUAD_V4[1]
		101: QUAD_V4[4]
		010: QUAD_V4[9]
	INT:MUX.QUAD_V4[0]: R0.F1.B9 R0.F1.B10 R0.F1.B8
		000: NONE
		001: QUAD_H0[1]
		010: QUAD_H0[8]
		101: QUAD_H4[1]
		111: QUAD_H4[7]
		100: QUAD_V0[0]
		011: QUAD_V0[11]
		110: QUAD_V0[4]
	INT:MUX.QUAD_V4[10]: R0.F12.B13 R0.F13.B12 R0.F12.B11
		000: NONE
		010: QUAD_H0[11]
		001: QUAD_H0[6]
		110: QUAD_H4[11]
		111: QUAD_H4[5]
		100: QUAD_V0[10]
		101: QUAD_V0[2]
		011: QUAD_V0[9]
	INT:MUX.QUAD_V4[11]: R0.F13.B9 R0.F13.B8 R0.F13.B10
		000: NONE
		010: QUAD_H0[10]
		001: QUAD_H0[5]
		110: QUAD_H4[10]
		111: QUAD_H4[4]
		100: QUAD_V0[11]
		101: QUAD_V0[3]
		011: QUAD_V0[6]
	INT:MUX.QUAD_V4[1]: R0.F0.B4 R0.F0.B6 R0.F1.B5
		000: NONE
		001: QUAD_H0[0]
		010: QUAD_H0[7]
		101: QUAD_H4[0]
		111: QUAD_H4[6]
		100: QUAD_V0[1]
		110: QUAD_V0[5]
		011: QUAD_V0[8]
	INT:MUX.QUAD_V4[2]: R0.F4.B4 R0.F4.B6 R0.F5.B5
		000: NONE
		010: QUAD_H0[10]
		001: QUAD_H0[3]
		101: QUAD_H4[3]
		111: QUAD_H4[9]
		011: QUAD_V0[1]
		100: QUAD_V0[2]
		110: QUAD_V0[6]
	INT:MUX.QUAD_V4[3]: R0.F0.B13 R0.F0.B11 R0.F1.B12
		000: NONE
		001: QUAD_H0[2]
		010: QUAD_H0[9]
		101: QUAD_H4[2]
		111: QUAD_H4[8]
		011: QUAD_V0[10]
		100: QUAD_V0[3]
		110: QUAD_V0[7]
	INT:MUX.QUAD_V4[4]: R0.F4.B13 R0.F5.B12 R0.F4.B11
		000: NONE
		001: QUAD_H0[0]
		010: QUAD_H0[5]
		111: QUAD_H4[11]
		110: QUAD_H4[5]
		011: QUAD_V0[3]
		100: QUAD_V0[4]
		101: QUAD_V0[8]
	INT:MUX.QUAD_V4[5]: R0.F5.B9 R0.F5.B10 R0.F5.B8
		000: NONE
		010: QUAD_H0[11]
		001: QUAD_H0[4]
		111: QUAD_H4[10]
		101: QUAD_H4[4]
		011: QUAD_V0[0]
		100: QUAD_V0[5]
		110: QUAD_V0[9]
	INT:MUX.QUAD_V4[6]: R0.F9.B9 R0.F9.B8 R0.F9.B10
		000: NONE
		001: QUAD_H0[2]
		010: QUAD_H0[7]
		111: QUAD_H4[1]
		110: QUAD_H4[7]
		101: QUAD_V0[10]
		011: QUAD_V0[5]
		100: QUAD_V0[6]
	INT:MUX.QUAD_V4[7]: R0.F8.B4 R0.F9.B5 R0.F8.B6
		000: NONE
		001: QUAD_H0[1]
		010: QUAD_H0[6]
		111: QUAD_H4[0]
		110: QUAD_H4[6]
		101: QUAD_V0[11]
		011: QUAD_V0[2]
		100: QUAD_V0[7]
	INT:MUX.QUAD_V4[8]: R0.F12.B4 R0.F13.B5 R0.F12.B6
		000: NONE
		001: QUAD_H0[4]
		010: QUAD_H0[9]
		111: QUAD_H4[3]
		110: QUAD_H4[9]
		101: QUAD_V0[0]
		011: QUAD_V0[7]
		100: QUAD_V0[8]
	INT:MUX.QUAD_V4[9]: R0.F8.B13 R0.F9.B12 R0.F8.B11
		000: NONE
		001: QUAD_H0[3]
		010: QUAD_H0[8]
		111: QUAD_H4[2]
		110: QUAD_H4[8]
		101: QUAD_V0[1]
		011: QUAD_V0[4]
		100: QUAD_V0[9]
	LC0:CARRY_ENABLE: R0.F0.B44 inv 0
	LC0:FF_ENABLE: R0.F0.B45 inv 0
	LC0:FF_SR_ASYNC: R0.F1.B45 inv 0
	LC0:FF_SR_VALUE: R0.F1.B44 inv 0
	LC0:LUT_INIT: R0.F0.B36 R0.F1.B36 R0.F1.B37 R0.F0.B37 R0.F0.B38 R0.F1.B38 R0.F1.B39 R0.F0.B39 R0.F0.B43 R0.F1.B43 R0.F1.B42 R0.F0.B42 R0.F0.B41 R0.F1.B41 R0.F1.B40 R0.F0.B40 inv 0000000000000000
	LC0:MUX.CI: R0.F1.B1 R0.F1.B0
		00: 0
		01: 1
		10: CHAIN
	LC1:CARRY_ENABLE: R0.F2.B44 inv 0
	LC1:FF_ENABLE: R0.F2.B45 inv 0
	LC1:FF_SR_ASYNC: R0.F3.B45 inv 0
	LC1:FF_SR_VALUE: R0.F3.B44 inv 0
	LC1:LUT_INIT: R0.F2.B36 R0.F3.B36 R0.F3.B37 R0.F2.B37 R0.F2.B38 R0.F3.B38 R0.F3.B39 R0.F2.B39 R0.F2.B43 R0.F3.B43 R0.F3.B42 R0.F2.B42 R0.F2.B41 R0.F3.B41 R0.F3.B40 R0.F2.B40 inv 0000000000000000
	LC2:CARRY_ENABLE: R0.F4.B44 inv 0
	LC2:FF_ENABLE: R0.F4.B45 inv 0
	LC2:FF_SR_ASYNC: R0.F5.B45 inv 0
	LC2:FF_SR_VALUE: R0.F5.B44 inv 0
	LC2:LUT_INIT: R0.F4.B36 R0.F5.B36 R0.F5.B37 R0.F4.B37 R0.F4.B38 R0.F5.B38 R0.F5.B39 R0.F4.B39 R0.F4.B43 R0.F5.B43 R0.F5.B42 R0.F4.B42 R0.F4.B41 R0.F5.B41 R0.F5.B40 R0.F4.B40 inv 0000000000000000
	LC3:CARRY_ENABLE: R0.F6.B44 inv 0
	LC3:FF_ENABLE: R0.F6.B45 inv 0
	LC3:FF_SR_ASYNC: R0.F7.B45 inv 0
	LC3:FF_SR_VALUE: R0.F7.B44 inv 0
	LC3:LUT_INIT: R0.F6.B36 R0.F7.B36 R0.F7.B37 R0.F6.B37 R0.F6.B38 R0.F7.B38 R0.F7.B39 R0.F6.B39 R0.F6.B43 R0.F7.B43 R0.F7.B42 R0.F6.B42 R0.F6.B41 R0.F7.B41 R0.F7.B40 R0.F6.B40 inv 0000000000000000
	LC4:CARRY_ENABLE: R0.F8.B44 inv 0
	LC4:FF_ENABLE: R0.F8.B45 inv 0
	LC4:FF_SR_ASYNC: R0.F9.B45 inv 0
	LC4:FF_SR_VALUE: R0.F9.B44 inv 0
	LC4:LUT_INIT: R0.F8.B36 R0.F9.B36 R0.F9.B37 R0.F8.B37 R0.F8.B38 R0.F9.B38 R0.F9.B39 R0.F8.B39 R0.F8.B43 R0.F9.B43 R0.F9.B42 R0.F8.B42 R0.F8.B41 R0.F9.B41 R0.F9.B40 R0.F8.B40 inv 0000000000000000
	LC5:CARRY_ENABLE: R0.F10.B44 inv 0
	LC5:FF_ENABLE: R0.F10.B45 inv 0
	LC5:FF_SR_ASYNC: R0.F11.B45 inv 0
	LC5:FF_SR_VALUE: R0.F11.B44 inv 0
	LC5:LUT_INIT: R0.F10.B36 R0.F11.B36 R0.F11.B37 R0.F10.B37 R0.F10.B38 R0.F11.B38 R0.F11.B39 R0.F10.B39 R0.F10.B43 R0.F11.B43 R0.F11.B42 R0.F10.B42 R0.F10.B41 R0.F11.B41 R0.F11.B40 R0.F10.B40 inv 0000000000000000
	LC6:CARRY_ENABLE: R0.F12.B44 inv 0
	LC6:FF_ENABLE: R0.F12.B45 inv 0
	LC6:FF_SR_ASYNC: R0.F13.B45 inv 0
	LC6:FF_SR_VALUE: R0.F13.B44 inv 0
	LC6:LUT_INIT: R0.F12.B36 R0.F13.B36 R0.F13.B37 R0.F12.B37 R0.F12.B38 R0.F13.B38 R0.F13.B39 R0.F12.B39 R0.F12.B43 R0.F13.B43 R0.F13.B42 R0.F12.B42 R0.F12.B41 R0.F13.B41 R0.F13.B40 R0.F12.B40 inv 0000000000000000
	LC7:CARRY_ENABLE: R0.F14.B44 inv 0
	LC7:FF_ENABLE: R0.F14.B45 inv 0
	LC7:FF_SR_ASYNC: R0.F15.B45 inv 0
	LC7:FF_SR_VALUE: R0.F15.B44 inv 0
	LC7:LUT_INIT: R0.F14.B36 R0.F15.B36 R0.F15.B37 R0.F14.B37 R0.F14.B38 R0.F15.B38 R0.F15.B39 R0.F14.B39 R0.F14.B43 R0.F15.B43 R0.F15.B42 R0.F14.B42 R0.F14.B41 R0.F15.B41 R0.F15.B40 R0.F14.B40 inv 0000000000000000
}

bstile PLB_L08 {
	INT:BUF.LONG_H0[0].OUT_LC[4]: R0.F8.B47 inv 0
	INT:BUF.LONG_H10[0].OUT_LC[6]: R0.F12.B48 inv 0
	INT:BUF.LONG_H11[1].OUT_LC[7]: R0.F14.B48 inv 0
	INT:BUF.LONG_H1[1].OUT_LC[5]: R0.F10.B47 inv 0
	INT:BUF.LONG_H2[0].OUT_LC[6]: R0.F12.B47 inv 0
	INT:BUF.LONG_H3[1].OUT_LC[7]: R0.F14.B47 inv 0
	INT:BUF.LONG_H4[0].OUT_LC[0]: R0.F0.B47 inv 0
	INT:BUF.LONG_H5[1].OUT_LC[1]: R0.F2.B47 inv 0
	INT:BUF.LONG_H6[0].OUT_LC[2]: R0.F4.B47 inv 0
	INT:BUF.LONG_H7[1].OUT_LC[3]: R0.F6.B47 inv 0
	INT:BUF.LONG_H8[0].OUT_LC[4]: R0.F8.B48 inv 0
	INT:BUF.LONG_H9[1].OUT_LC[5]: R0.F10.B48 inv 0
	INT:BUF.LONG_V10[1].OUT_LC[2]: R0.F4.B51 inv 0
	INT:BUF.LONG_V11[0].OUT_LC[1]: R0.F2.B51 inv 0
	INT:BUF.LONG_V12[1].OUT_LC[0]: R0.F0.B51 inv 0
	INT:BUF.LONG_V1[0].OUT_LC[3]: R0.F6.B52 inv 0
	INT:BUF.LONG_V2[1].OUT_LC[2]: R0.F4.B52 inv 0
	INT:BUF.LONG_V3[0].OUT_LC[1]: R0.F2.B52 inv 0
	INT:BUF.LONG_V4[1].OUT_LC[0]: R0.F0.B52 inv 0
	INT:BUF.LONG_V5[0].OUT_LC[7]: R0.F14.B52 inv 0
	INT:BUF.LONG_V6[1].OUT_LC[6]: R0.F12.B52 inv 0
	INT:BUF.LONG_V7[0].OUT_LC[5]: R0.F10.B52 inv 0
	INT:BUF.LONG_V8[1].OUT_LC[4]: R0.F8.B52 inv 0
	INT:BUF.LONG_V9[0].OUT_LC[3]: R0.F6.B51 inv 0
	INT:BUF.QUAD_H0[0].OUT_LC[0]: R0.F1.B46 inv 0
	INT:BUF.QUAD_H0[10].OUT_LC[5]: R0.F11.B46 inv 0
	INT:BUF.QUAD_H0[2].OUT_LC[1]: R0.F3.B46 inv 0
	INT:BUF.QUAD_H0[4].OUT_LC[2]: R0.F5.B46 inv 0
	INT:BUF.QUAD_H0[6].OUT_LC[3]: R0.F7.B46 inv 0
	INT:BUF.QUAD_H0[8].OUT_LC[4]: R0.F9.B46 inv 0
	INT:BUF.QUAD_H1[0].LONG_H1[1]: R0.F12.B19 inv 0
	INT:BUF.QUAD_H1[10].LONG_H11[1]: R0.F14.B2 inv 0
	INT:BUF.QUAD_H1[11].LONG_H10[0]: R0.F12.B2 inv 0
	INT:BUF.QUAD_H1[11].OUT_LC[3]: R0.F6.B46 inv 0
	INT:BUF.QUAD_H1[1].LONG_H0[0]: R0.F13.B19 inv 0
	INT:BUF.QUAD_H1[1].OUT_LC[6]: R0.F13.B46 inv 0
	INT:BUF.QUAD_H1[2].LONG_H3[1]: R0.F14.B19 inv 0
	INT:BUF.QUAD_H1[3].LONG_H2[0]: R0.F15.B19 inv 0
	INT:BUF.QUAD_H1[3].OUT_LC[7]: R0.F15.B46 inv 0
	INT:BUF.QUAD_H1[4].LONG_H5[1]: R0.F3.B1 inv 0
	INT:BUF.QUAD_H1[5].LONG_H4[0]: R0.F0.B2 inv 0
	INT:BUF.QUAD_H1[5].OUT_LC[0]: R0.F0.B46 inv 0
	INT:BUF.QUAD_H1[6].LONG_H7[1]: R0.F6.B2 inv 0
	INT:BUF.QUAD_H1[7].LONG_H6[0]: R0.F4.B2 inv 0
	INT:BUF.QUAD_H1[7].OUT_LC[1]: R0.F2.B46 inv 0
	INT:BUF.QUAD_H1[8].LONG_H9[1]: R0.F10.B2 inv 0
	INT:BUF.QUAD_H1[9].LONG_H8[0]: R0.F8.B2 inv 0
	INT:BUF.QUAD_H1[9].OUT_LC[2]: R0.F4.B46 inv 0
	INT:BUF.QUAD_H2[0].OUT_LC[4]: R0.F8.B46 inv 0
	INT:BUF.QUAD_H2[10].OUT_LC[1]: R0.F3.B47 inv 0
	INT:BUF.QUAD_H2[2].OUT_LC[5]: R0.F10.B46 inv 0
	INT:BUF.QUAD_H2[4].OUT_LC[6]: R0.F12.B46 inv 0
	INT:BUF.QUAD_H2[6].OUT_LC[7]: R0.F14.B46 inv 0
	INT:BUF.QUAD_H2[8].OUT_LC[0]: R0.F1.B47 inv 0
	INT:BUF.QUAD_H3[11].OUT_LC[7]: R0.F15.B47 inv 0
	INT:BUF.QUAD_H3[1].OUT_LC[2]: R0.F5.B47 inv 0
	INT:BUF.QUAD_H3[3].OUT_LC[3]: R0.F7.B47 inv 0
	INT:BUF.QUAD_H3[5].OUT_LC[4]: R0.F9.B47 inv 0
	INT:BUF.QUAD_H3[7].OUT_LC[5]: R0.F11.B47 inv 0
	INT:BUF.QUAD_H3[9].OUT_LC[6]: R0.F13.B47 inv 0
	INT:BUF.QUAD_V1[0].OUT_LC[2]: R0.F5.B51 inv 0
	INT:BUF.QUAD_V1[10].OUT_LC[7]: R0.F14.B51 inv 0
	INT:BUF.QUAD_V1[2].OUT_LC[3]: R0.F7.B51 inv 0
	INT:BUF.QUAD_V1[4].OUT_LC[4]: R0.F8.B51 inv 0
	INT:BUF.QUAD_V1[6].OUT_LC[5]: R0.F10.B51 inv 0
	INT:BUF.QUAD_V1[8].OUT_LC[6]: R0.F12.B51 inv 0
	INT:BUF.QUAD_V1_W[11].OUT_LC[7]: R0.F15.B53 inv 0
	INT:BUF.QUAD_V1_W[1].OUT_LC[2]: R0.F5.B53 inv 0
	INT:BUF.QUAD_V1_W[3].OUT_LC[3]: R0.F7.B53 inv 0
	INT:BUF.QUAD_V1_W[5].OUT_LC[4]: R0.F9.B53 inv 0
	INT:BUF.QUAD_V1_W[7].OUT_LC[5]: R0.F11.B53 inv 0
	INT:BUF.QUAD_V1_W[9].OUT_LC[6]: R0.F13.B53 inv 0
	INT:BUF.QUAD_V2[11].OUT_LC[1]: R0.F3.B51 inv 0
	INT:BUF.QUAD_V2[1].OUT_LC[4]: R0.F9.B51 inv 0
	INT:BUF.QUAD_V2[3].OUT_LC[5]: R0.F11.B51 inv 0
	INT:BUF.QUAD_V2[5].OUT_LC[6]: R0.F13.B51 inv 0
	INT:BUF.QUAD_V2[7].OUT_LC[7]: R0.F15.B51 inv 0
	INT:BUF.QUAD_V2[9].OUT_LC[0]: R0.F1.B51 inv 0
	INT:BUF.QUAD_V2_W[0].OUT_LC[4]: R0.F8.B53 inv 0
	INT:BUF.QUAD_V2_W[10].OUT_LC[1]: R0.F3.B53 inv 0
	INT:BUF.QUAD_V2_W[2].OUT_LC[5]: R0.F10.B53 inv 0
	INT:BUF.QUAD_V2_W[4].OUT_LC[6]: R0.F12.B53 inv 0
	INT:BUF.QUAD_V2_W[6].OUT_LC[7]: R0.F14.B53 inv 0
	INT:BUF.QUAD_V2_W[8].OUT_LC[0]: R0.F1.B53 inv 0
	INT:BUF.QUAD_V3[0].LONG_V12[0]: R0.F1.B19 inv 0
	INT:BUF.QUAD_V3[0].OUT_LC[6]: R0.F13.B48 inv 0
	INT:BUF.QUAD_V3[10].LONG_V2[0]: R0.F11.B19 inv 0
	INT:BUF.QUAD_V3[10].OUT_LC[3]: R0.F7.B48 inv 0
	INT:BUF.QUAD_V3[11].LONG_V1[1]: R0.F10.B19 inv 0
	INT:BUF.QUAD_V3[1].LONG_V11[1]: R0.F0.B19 inv 0
	INT:BUF.QUAD_V3[2].LONG_V10[0]: R0.F3.B19 inv 0
	INT:BUF.QUAD_V3[2].OUT_LC[7]: R0.F15.B48 inv 0
	INT:BUF.QUAD_V3[3].LONG_V9[1]: R0.F2.B19 inv 0
	INT:BUF.QUAD_V3[4].LONG_V8[0]: R0.F5.B19 inv 0
	INT:BUF.QUAD_V3[4].OUT_LC[0]: R0.F1.B48 inv 0
	INT:BUF.QUAD_V3[5].LONG_V7[1]: R0.F4.B19 inv 0
	INT:BUF.QUAD_V3[6].LONG_V6[0]: R0.F7.B19 inv 0
	INT:BUF.QUAD_V3[6].OUT_LC[1]: R0.F3.B48 inv 0
	INT:BUF.QUAD_V3[7].LONG_V5[1]: R0.F6.B19 inv 0
	INT:BUF.QUAD_V3[8].LONG_V4[0]: R0.F9.B19 inv 0
	INT:BUF.QUAD_V3[8].OUT_LC[2]: R0.F5.B48 inv 0
	INT:BUF.QUAD_V3[9].LONG_V3[1]: R0.F8.B19 inv 0
	INT:BUF.QUAD_V3_W[11].OUT_LC[3]: R0.F6.B53 inv 0
	INT:BUF.QUAD_V3_W[1].OUT_LC[6]: R0.F13.B52 inv 0
	INT:BUF.QUAD_V3_W[3].OUT_LC[7]: R0.F15.B52 inv 0
	INT:BUF.QUAD_V3_W[5].OUT_LC[0]: R0.F0.B53 inv 0
	INT:BUF.QUAD_V3_W[7].OUT_LC[1]: R0.F2.B53 inv 0
	INT:BUF.QUAD_V3_W[9].OUT_LC[2]: R0.F4.B53 inv 0
	INT:BUF.QUAD_V4[11].OUT_LC[5]: R0.F11.B48 inv 0
	INT:BUF.QUAD_V4[1].OUT_LC[0]: R0.F0.B48 inv 0
	INT:BUF.QUAD_V4[3].OUT_LC[1]: R0.F2.B48 inv 0
	INT:BUF.QUAD_V4[5].OUT_LC[2]: R0.F4.B48 inv 0
	INT:BUF.QUAD_V4[7].OUT_LC[3]: R0.F6.B48 inv 0
	INT:BUF.QUAD_V4[9].OUT_LC[4]: R0.F9.B48 inv 0
	INT:BUF.QUAD_V4_W[0].OUT_LC[0]: R0.F1.B52 inv 0
	INT:BUF.QUAD_V4_W[10].OUT_LC[5]: R0.F11.B52 inv 0
	INT:BUF.QUAD_V4_W[2].OUT_LC[1]: R0.F3.B52 inv 0
	INT:BUF.QUAD_V4_W[4].OUT_LC[2]: R0.F5.B52 inv 0
	INT:BUF.QUAD_V4_W[6].OUT_LC[3]: R0.F7.B52 inv 0
	INT:BUF.QUAD_V4_W[8].OUT_LC[4]: R0.F9.B52 inv 0
	INT:INV.IMUX_CLK_OPTINV: R0.F0.B0 inv 0
	INT:MUX.GLOBAL_OUT[0]: R0.F7.B1 R0.F6.B0 R0.F7.B0 R0.F6.B1
		0001: GLOBAL[0]
		0011: GLOBAL[1]
		0101: GLOBAL[2]
		0111: GLOBAL[3]
		1001: GLOBAL[4]
		1011: GLOBAL[5]
		1101: GLOBAL[6]
		1111: GLOBAL[7]
		0000: NONE
	INT:MUX.GLOBAL_OUT[1]: R0.F9.B1 R0.F8.B0 R0.F9.B0 R0.F8.B1
		0001: GLOBAL[0]
		0011: GLOBAL[1]
		0101: GLOBAL[2]
		0111: GLOBAL[3]
		1001: GLOBAL[4]
		1011: GLOBAL[5]
		1101: GLOBAL[6]
		1111: GLOBAL[7]
		0000: NONE
	INT:MUX.GLOBAL_OUT[2]: R0.F11.B1 R0.F10.B0 R0.F11.B0 R0.F10.B1
		0001: GLOBAL[0]
		0011: GLOBAL[1]
		0101: GLOBAL[2]
		0111: GLOBAL[3]
		1001: GLOBAL[4]
		1011: GLOBAL[5]
		1101: GLOBAL[6]
		1111: GLOBAL[7]
		0000: NONE
	INT:MUX.GLOBAL_OUT[3]: R0.F13.B1 R0.F12.B0 R0.F13.B0 R0.F12.B1
		0001: GLOBAL[0]
		0011: GLOBAL[1]
		0101: GLOBAL[2]
		0111: GLOBAL[3]
		1001: GLOBAL[4]
		1011: GLOBAL[5]
		1101: GLOBAL[6]
		1111: GLOBAL[7]
		0000: NONE
	INT:MUX.IMUX_CE: R0.F5.B1 R0.F4.B0 R0.F5.B0 R0.F4.B1
		0001: GLOBAL[1]
		0011: GLOBAL[3]
		0101: GLOBAL[5]
		0111: GLOBAL[7]
		1001: LOCAL_0[2]
		1011: LOCAL_1[3]
		1101: LOCAL_2[2]
		1111: LOCAL_3[3]
		0000: NONE
	INT:MUX.IMUX_CLK: R0.F3.B2 R0.F2.B1 R0.F2.B0 R0.F3.B0 R0.F2.B2
		00001: GLOBAL[0]
		00011: GLOBAL[1]
		00101: GLOBAL[2]
		00111: GLOBAL[3]
		01001: GLOBAL[4]
		01011: GLOBAL[5]
		01101: GLOBAL[6]
		01111: GLOBAL[7]
		10001: LOCAL_0[0]
		10011: LOCAL_1[1]
		10101: LOCAL_2[0]
		10111: LOCAL_3[1]
		00000: NONE
	INT:MUX.IMUX_LC_I0[0]: R0.F1.B28 R0.F1.B27 R0.F0.B26 R0.F1.B26 R0.F1.B29
		00001: LOCAL_0[0]
		00011: LOCAL_0[2]
		00101: LOCAL_0[4]
		00111: LOCAL_0[6]
		01001: LOCAL_1[1]
		01011: LOCAL_1[3]
		01101: LOCAL_1[5]
		01111: LOCAL_1[7]
		10001: LOCAL_2[0]
		10011: LOCAL_2[2]
		10101: LOCAL_2[4]
		10111: LOCAL_2[6]
		11001: LOCAL_3[1]
		11011: LOCAL_3[3]
		11101: LOCAL_3[5]
		11111: LOCAL_3[7]
		00000: NONE
	INT:MUX.IMUX_LC_I0[1]: R0.F3.B28 R0.F3.B27 R0.F2.B26 R0.F3.B26 R0.F3.B29
		00001: LOCAL_0[1]
		00011: LOCAL_0[3]
		00101: LOCAL_0[5]
		00111: LOCAL_0[7]
		01001: LOCAL_1[0]
		01011: LOCAL_1[2]
		01101: LOCAL_1[4]
		01111: LOCAL_1[6]
		10001: LOCAL_2[1]
		10011: LOCAL_2[3]
		10101: LOCAL_2[5]
		10111: LOCAL_2[7]
		11001: LOCAL_3[0]
		11011: LOCAL_3[2]
		11101: LOCAL_3[4]
		11111: LOCAL_3[6]
		00000: NONE
	INT:MUX.IMUX_LC_I0[2]: R0.F5.B28 R0.F5.B27 R0.F4.B26 R0.F5.B26 R0.F5.B29
		00001: LOCAL_0[0]
		00011: LOCAL_0[2]
		00101: LOCAL_0[4]
		00111: LOCAL_0[6]
		01001: LOCAL_1[1]
		01011: LOCAL_1[3]
		01101: LOCAL_1[5]
		01111: LOCAL_1[7]
		10001: LOCAL_2[0]
		10011: LOCAL_2[2]
		10101: LOCAL_2[4]
		10111: LOCAL_2[6]
		11001: LOCAL_3[1]
		11011: LOCAL_3[3]
		11101: LOCAL_3[5]
		11111: LOCAL_3[7]
		00000: NONE
	INT:MUX.IMUX_LC_I0[3]: R0.F7.B28 R0.F7.B27 R0.F6.B26 R0.F7.B26 R0.F7.B29
		00001: LOCAL_0[1]
		00011: LOCAL_0[3]
		00101: LOCAL_0[5]
		00111: LOCAL_0[7]
		01001: LOCAL_1[0]
		01011: LOCAL_1[2]
		01101: LOCAL_1[4]
		01111: LOCAL_1[6]
		10001: LOCAL_2[1]
		10011: LOCAL_2[3]
		10101: LOCAL_2[5]
		10111: LOCAL_2[7]
		11001: LOCAL_3[0]
		11011: LOCAL_3[2]
		11101: LOCAL_3[4]
		11111: LOCAL_3[6]
		00000: NONE
	INT:MUX.IMUX_LC_I0[4]: R0.F9.B28 R0.F9.B27 R0.F8.B26 R0.F9.B26 R0.F9.B29
		00001: LOCAL_0[0]
		00011: LOCAL_0[2]
		00101: LOCAL_0[4]
		00111: LOCAL_0[6]
		01001: LOCAL_1[1]
		01011: LOCAL_1[3]
		01101: LOCAL_1[5]
		01111: LOCAL_1[7]
		10001: LOCAL_2[0]
		10011: LOCAL_2[2]
		10101: LOCAL_2[4]
		10111: LOCAL_2[6]
		11001: LOCAL_3[1]
		11011: LOCAL_3[3]
		11101: LOCAL_3[5]
		11111: LOCAL_3[7]
		00000: NONE
	INT:MUX.IMUX_LC_I0[5]: R0.F11.B28 R0.F11.B27 R0.F10.B26 R0.F11.B26 R0.F11.B29
		00001: LOCAL_0[1]
		00011: LOCAL_0[3]
		00101: LOCAL_0[5]
		00111: LOCAL_0[7]
		01001: LOCAL_1[0]
		01011: LOCAL_1[2]
		01101: LOCAL_1[4]
		01111: LOCAL_1[6]
		10001: LOCAL_2[1]
		10011: LOCAL_2[3]
		10101: LOCAL_2[5]
		10111: LOCAL_2[7]
		11001: LOCAL_3[0]
		11011: LOCAL_3[2]
		11101: LOCAL_3[4]
		11111: LOCAL_3[6]
		00000: NONE
	INT:MUX.IMUX_LC_I0[6]: R0.F13.B28 R0.F13.B27 R0.F12.B26 R0.F13.B26 R0.F13.B29
		00001: LOCAL_0[0]
		00011: LOCAL_0[2]
		00101: LOCAL_0[4]
		00111: LOCAL_0[6]
		01001: LOCAL_1[1]
		01011: LOCAL_1[3]
		01101: LOCAL_1[5]
		01111: LOCAL_1[7]
		10001: LOCAL_2[0]
		10011: LOCAL_2[2]
		10101: LOCAL_2[4]
		10111: LOCAL_2[6]
		11001: LOCAL_3[1]
		11011: LOCAL_3[3]
		11101: LOCAL_3[5]
		11111: LOCAL_3[7]
		00000: NONE
	INT:MUX.IMUX_LC_I0[7]: R0.F15.B28 R0.F15.B27 R0.F14.B26 R0.F15.B26 R0.F15.B29
		00001: LOCAL_0[1]
		00011: LOCAL_0[3]
		00101: LOCAL_0[5]
		00111: LOCAL_0[7]
		01001: LOCAL_1[0]
		01011: LOCAL_1[2]
		01101: LOCAL_1[4]
		01111: LOCAL_1[6]
		10001: LOCAL_2[1]
		10011: LOCAL_2[3]
		10101: LOCAL_2[5]
		10111: LOCAL_2[7]
		11001: LOCAL_3[0]
		11011: LOCAL_3[2]
		11101: LOCAL_3[4]
		11111: LOCAL_3[6]
		00000: NONE
	INT:MUX.IMUX_LC_I1[0]: R0.F0.B28 R0.F0.B27 R0.F0.B30 R0.F1.B30 R0.F0.B29
		00001: LOCAL_0[1]
		00011: LOCAL_0[3]
		00101: LOCAL_0[5]
		00111: LOCAL_0[7]
		01001: LOCAL_1[0]
		01011: LOCAL_1[2]
		01101: LOCAL_1[4]
		01111: LOCAL_1[6]
		10001: LOCAL_2[1]
		10011: LOCAL_2[3]
		10101: LOCAL_2[5]
		10111: LOCAL_2[7]
		11001: LOCAL_3[0]
		11011: LOCAL_3[2]
		11101: LOCAL_3[4]
		11111: LOCAL_3[6]
		00000: NONE
	INT:MUX.IMUX_LC_I1[1]: R0.F2.B28 R0.F2.B27 R0.F2.B30 R0.F3.B30 R0.F2.B29
		00001: LOCAL_0[0]
		00011: LOCAL_0[2]
		00101: LOCAL_0[4]
		00111: LOCAL_0[6]
		01001: LOCAL_1[1]
		01011: LOCAL_1[3]
		01101: LOCAL_1[5]
		01111: LOCAL_1[7]
		10001: LOCAL_2[0]
		10011: LOCAL_2[2]
		10101: LOCAL_2[4]
		10111: LOCAL_2[6]
		11001: LOCAL_3[1]
		11011: LOCAL_3[3]
		11101: LOCAL_3[5]
		11111: LOCAL_3[7]
		00000: NONE
	INT:MUX.IMUX_LC_I1[2]: R0.F4.B28 R0.F4.B27 R0.F4.B30 R0.F5.B30 R0.F4.B29
		00001: LOCAL_0[1]
		00011: LOCAL_0[3]
		00101: LOCAL_0[5]
		00111: LOCAL_0[7]
		01001: LOCAL_1[0]
		01011: LOCAL_1[2]
		01101: LOCAL_1[4]
		01111: LOCAL_1[6]
		10001: LOCAL_2[1]
		10011: LOCAL_2[3]
		10101: LOCAL_2[5]
		10111: LOCAL_2[7]
		11001: LOCAL_3[0]
		11011: LOCAL_3[2]
		11101: LOCAL_3[4]
		11111: LOCAL_3[6]
		00000: NONE
	INT:MUX.IMUX_LC_I1[3]: R0.F6.B28 R0.F6.B27 R0.F6.B30 R0.F7.B30 R0.F6.B29
		00001: LOCAL_0[0]
		00011: LOCAL_0[2]
		00101: LOCAL_0[4]
		00111: LOCAL_0[6]
		01001: LOCAL_1[1]
		01011: LOCAL_1[3]
		01101: LOCAL_1[5]
		01111: LOCAL_1[7]
		10001: LOCAL_2[0]
		10011: LOCAL_2[2]
		10101: LOCAL_2[4]
		10111: LOCAL_2[6]
		11001: LOCAL_3[1]
		11011: LOCAL_3[3]
		11101: LOCAL_3[5]
		11111: LOCAL_3[7]
		00000: NONE
	INT:MUX.IMUX_LC_I1[4]: R0.F8.B28 R0.F8.B27 R0.F8.B30 R0.F9.B30 R0.F8.B29
		00001: LOCAL_0[1]
		00011: LOCAL_0[3]
		00101: LOCAL_0[5]
		00111: LOCAL_0[7]
		01001: LOCAL_1[0]
		01011: LOCAL_1[2]
		01101: LOCAL_1[4]
		01111: LOCAL_1[6]
		10001: LOCAL_2[1]
		10011: LOCAL_2[3]
		10101: LOCAL_2[5]
		10111: LOCAL_2[7]
		11001: LOCAL_3[0]
		11011: LOCAL_3[2]
		11101: LOCAL_3[4]
		11111: LOCAL_3[6]
		00000: NONE
	INT:MUX.IMUX_LC_I1[5]: R0.F10.B28 R0.F10.B27 R0.F10.B30 R0.F11.B30 R0.F10.B29
		00001: LOCAL_0[0]
		00011: LOCAL_0[2]
		00101: LOCAL_0[4]
		00111: LOCAL_0[6]
		01001: LOCAL_1[1]
		01011: LOCAL_1[3]
		01101: LOCAL_1[5]
		01111: LOCAL_1[7]
		10001: LOCAL_2[0]
		10011: LOCAL_2[2]
		10101: LOCAL_2[4]
		10111: LOCAL_2[6]
		11001: LOCAL_3[1]
		11011: LOCAL_3[3]
		11101: LOCAL_3[5]
		11111: LOCAL_3[7]
		00000: NONE
	INT:MUX.IMUX_LC_I1[6]: R0.F12.B28 R0.F12.B27 R0.F12.B30 R0.F13.B30 R0.F12.B29
		00001: LOCAL_0[1]
		00011: LOCAL_0[3]
		00101: LOCAL_0[5]
		00111: LOCAL_0[7]
		01001: LOCAL_1[0]
		01011: LOCAL_1[2]
		01101: LOCAL_1[4]
		01111: LOCAL_1[6]
		10001: LOCAL_2[1]
		10011: LOCAL_2[3]
		10101: LOCAL_2[5]
		10111: LOCAL_2[7]
		11001: LOCAL_3[0]
		11011: LOCAL_3[2]
		11101: LOCAL_3[4]
		11111: LOCAL_3[6]
		00000: NONE
	INT:MUX.IMUX_LC_I1[7]: R0.F14.B28 R0.F14.B27 R0.F14.B30 R0.F15.B30 R0.F14.B29
		00001: LOCAL_0[0]
		00011: LOCAL_0[2]
		00101: LOCAL_0[4]
		00111: LOCAL_0[6]
		01001: LOCAL_1[1]
		01011: LOCAL_1[3]
		01101: LOCAL_1[5]
		01111: LOCAL_1[7]
		10001: LOCAL_2[0]
		10011: LOCAL_2[2]
		10101: LOCAL_2[4]
		10111: LOCAL_2[6]
		11001: LOCAL_3[1]
		11011: LOCAL_3[3]
		11101: LOCAL_3[5]
		11111: LOCAL_3[7]
		00000: NONE
	INT:MUX.IMUX_LC_I2[0]: R0.F1.B33 R0.F1.B34 R0.F0.B35 R0.F1.B35 R0.F1.B32
		00001: LOCAL_0[0]
		00011: LOCAL_0[2]
		00101: LOCAL_0[4]
		00111: LOCAL_0[6]
		01001: LOCAL_1[1]
		01011: LOCAL_1[3]
		01101: LOCAL_1[5]
		01111: LOCAL_1[7]
		10001: LOCAL_2[0]
		10011: LOCAL_2[2]
		10101: LOCAL_2[4]
		10111: LOCAL_2[6]
		11001: LOCAL_3[1]
		11011: LOCAL_3[3]
		11101: LOCAL_3[5]
		11111: LOCAL_3[7]
		00000: NONE
	INT:MUX.IMUX_LC_I2[1]: R0.F3.B33 R0.F3.B34 R0.F2.B35 R0.F3.B35 R0.F3.B32
		00001: LOCAL_0[1]
		00011: LOCAL_0[3]
		00101: LOCAL_0[5]
		00111: LOCAL_0[7]
		01001: LOCAL_1[0]
		01011: LOCAL_1[2]
		01101: LOCAL_1[4]
		01111: LOCAL_1[6]
		10001: LOCAL_2[1]
		10011: LOCAL_2[3]
		10101: LOCAL_2[5]
		10111: LOCAL_2[7]
		11001: LOCAL_3[0]
		11011: LOCAL_3[2]
		11101: LOCAL_3[4]
		11111: LOCAL_3[6]
		00000: NONE
	INT:MUX.IMUX_LC_I2[2]: R0.F5.B33 R0.F5.B34 R0.F4.B35 R0.F5.B35 R0.F5.B32
		00001: LOCAL_0[0]
		00011: LOCAL_0[2]
		00101: LOCAL_0[4]
		00111: LOCAL_0[6]
		01001: LOCAL_1[1]
		01011: LOCAL_1[3]
		01101: LOCAL_1[5]
		01111: LOCAL_1[7]
		10001: LOCAL_2[0]
		10011: LOCAL_2[2]
		10101: LOCAL_2[4]
		10111: LOCAL_2[6]
		11001: LOCAL_3[1]
		11011: LOCAL_3[3]
		11101: LOCAL_3[5]
		11111: LOCAL_3[7]
		00000: NONE
	INT:MUX.IMUX_LC_I2[3]: R0.F7.B33 R0.F7.B34 R0.F6.B35 R0.F7.B35 R0.F7.B32
		00001: LOCAL_0[1]
		00011: LOCAL_0[3]
		00101: LOCAL_0[5]
		00111: LOCAL_0[7]
		01001: LOCAL_1[0]
		01011: LOCAL_1[2]
		01101: LOCAL_1[4]
		01111: LOCAL_1[6]
		10001: LOCAL_2[1]
		10011: LOCAL_2[3]
		10101: LOCAL_2[5]
		10111: LOCAL_2[7]
		11001: LOCAL_3[0]
		11011: LOCAL_3[2]
		11101: LOCAL_3[4]
		11111: LOCAL_3[6]
		00000: NONE
	INT:MUX.IMUX_LC_I2[4]: R0.F9.B33 R0.F9.B34 R0.F8.B35 R0.F9.B35 R0.F9.B32
		00001: LOCAL_0[0]
		00011: LOCAL_0[2]
		00101: LOCAL_0[4]
		00111: LOCAL_0[6]
		01001: LOCAL_1[1]
		01011: LOCAL_1[3]
		01101: LOCAL_1[5]
		01111: LOCAL_1[7]
		10001: LOCAL_2[0]
		10011: LOCAL_2[2]
		10101: LOCAL_2[4]
		10111: LOCAL_2[6]
		11001: LOCAL_3[1]
		11011: LOCAL_3[3]
		11101: LOCAL_3[5]
		11111: LOCAL_3[7]
		00000: NONE
	INT:MUX.IMUX_LC_I2[5]: R0.F11.B33 R0.F11.B34 R0.F10.B35 R0.F11.B35 R0.F11.B32
		00001: LOCAL_0[1]
		00011: LOCAL_0[3]
		00101: LOCAL_0[5]
		00111: LOCAL_0[7]
		01001: LOCAL_1[0]
		01011: LOCAL_1[2]
		01101: LOCAL_1[4]
		01111: LOCAL_1[6]
		10001: LOCAL_2[1]
		10011: LOCAL_2[3]
		10101: LOCAL_2[5]
		10111: LOCAL_2[7]
		11001: LOCAL_3[0]
		11011: LOCAL_3[2]
		11101: LOCAL_3[4]
		11111: LOCAL_3[6]
		00000: NONE
	INT:MUX.IMUX_LC_I2[6]: R0.F13.B33 R0.F13.B34 R0.F12.B35 R0.F13.B35 R0.F13.B32
		00001: LOCAL_0[0]
		00011: LOCAL_0[2]
		00101: LOCAL_0[4]
		00111: LOCAL_0[6]
		01001: LOCAL_1[1]
		01011: LOCAL_1[3]
		01101: LOCAL_1[5]
		01111: LOCAL_1[7]
		10001: LOCAL_2[0]
		10011: LOCAL_2[2]
		10101: LOCAL_2[4]
		10111: LOCAL_2[6]
		11001: LOCAL_3[1]
		11011: LOCAL_3[3]
		11101: LOCAL_3[5]
		11111: LOCAL_3[7]
		00000: NONE
	INT:MUX.IMUX_LC_I2[7]: R0.F15.B33 R0.F15.B34 R0.F14.B35 R0.F15.B35 R0.F15.B32
		00001: LOCAL_0[1]
		00011: LOCAL_0[3]
		00101: LOCAL_0[5]
		00111: LOCAL_0[7]
		01001: LOCAL_1[0]
		01011: LOCAL_1[2]
		01101: LOCAL_1[4]
		01111: LOCAL_1[6]
		10001: LOCAL_2[1]
		10011: LOCAL_2[3]
		10101: LOCAL_2[5]
		10111: LOCAL_2[7]
		11001: LOCAL_3[0]
		11011: LOCAL_3[2]
		11101: LOCAL_3[4]
		11111: LOCAL_3[6]
		00000: NONE
	INT:MUX.IMUX_LC_I3[0]: R0.F0.B33 R0.F0.B34 R0.F0.B31 R0.F1.B31 R0.F0.B32
		00001: CI
		00011: LOCAL_0[3]
		00101: LOCAL_0[5]
		00111: LOCAL_0[7]
		01001: LOCAL_1[0]
		01011: LOCAL_1[2]
		01101: LOCAL_1[4]
		01111: LOCAL_1[6]
		10001: LOCAL_2[1]
		10011: LOCAL_2[3]
		10101: LOCAL_2[5]
		10111: LOCAL_2[7]
		11001: LOCAL_3[0]
		11011: LOCAL_3[2]
		11101: LOCAL_3[4]
		11111: LOCAL_3[6]
		00000: NONE
	INT:MUX.IMUX_LC_I3[1]: R0.F2.B33 R0.F2.B34 R0.F2.B31 R0.F3.B31 R0.F2.B32
		00001: CI
		00011: LOCAL_0[2]
		00101: LOCAL_0[4]
		00111: LOCAL_0[6]
		01001: LOCAL_1[1]
		01011: LOCAL_1[3]
		01101: LOCAL_1[5]
		01111: LOCAL_1[7]
		10001: LOCAL_2[0]
		10011: LOCAL_2[2]
		10101: LOCAL_2[4]
		10111: LOCAL_2[6]
		11001: LOCAL_3[1]
		11011: LOCAL_3[3]
		11101: LOCAL_3[5]
		11111: LOCAL_3[7]
		00000: NONE
	INT:MUX.IMUX_LC_I3[2]: R0.F4.B33 R0.F4.B34 R0.F4.B31 R0.F5.B31 R0.F4.B32
		00001: CI
		00011: LOCAL_0[3]
		00101: LOCAL_0[5]
		00111: LOCAL_0[7]
		01001: LOCAL_1[0]
		01011: LOCAL_1[2]
		01101: LOCAL_1[4]
		01111: LOCAL_1[6]
		10001: LOCAL_2[1]
		10011: LOCAL_2[3]
		10101: LOCAL_2[5]
		10111: LOCAL_2[7]
		11001: LOCAL_3[0]
		11011: LOCAL_3[2]
		11101: LOCAL_3[4]
		11111: LOCAL_3[6]
		00000: NONE
	INT:MUX.IMUX_LC_I3[3]: R0.F6.B33 R0.F6.B34 R0.F6.B31 R0.F7.B31 R0.F6.B32
		00001: CI
		00011: LOCAL_0[2]
		00101: LOCAL_0[4]
		00111: LOCAL_0[6]
		01001: LOCAL_1[1]
		01011: LOCAL_1[3]
		01101: LOCAL_1[5]
		01111: LOCAL_1[7]
		10001: LOCAL_2[0]
		10011: LOCAL_2[2]
		10101: LOCAL_2[4]
		10111: LOCAL_2[6]
		11001: LOCAL_3[1]
		11011: LOCAL_3[3]
		11101: LOCAL_3[5]
		11111: LOCAL_3[7]
		00000: NONE
	INT:MUX.IMUX_LC_I3[4]: R0.F8.B33 R0.F8.B34 R0.F8.B31 R0.F9.B31 R0.F8.B32
		00001: CI
		00011: LOCAL_0[3]
		00101: LOCAL_0[5]
		00111: LOCAL_0[7]
		01001: LOCAL_1[0]
		01011: LOCAL_1[2]
		01101: LOCAL_1[4]
		01111: LOCAL_1[6]
		10001: LOCAL_2[1]
		10011: LOCAL_2[3]
		10101: LOCAL_2[5]
		10111: LOCAL_2[7]
		11001: LOCAL_3[0]
		11011: LOCAL_3[2]
		11101: LOCAL_3[4]
		11111: LOCAL_3[6]
		00000: NONE
	INT:MUX.IMUX_LC_I3[5]: R0.F10.B33 R0.F10.B34 R0.F10.B31 R0.F11.B31 R0.F10.B32
		00001: CI
		00011: LOCAL_0[2]
		00101: LOCAL_0[4]
		00111: LOCAL_0[6]
		01001: LOCAL_1[1]
		01011: LOCAL_1[3]
		01101: LOCAL_1[5]
		01111: LOCAL_1[7]
		10001: LOCAL_2[0]
		10011: LOCAL_2[2]
		10101: LOCAL_2[4]
		10111: LOCAL_2[6]
		11001: LOCAL_3[1]
		11011: LOCAL_3[3]
		11101: LOCAL_3[5]
		11111: LOCAL_3[7]
		00000: NONE
	INT:MUX.IMUX_LC_I3[6]: R0.F12.B33 R0.F12.B34 R0.F12.B31 R0.F13.B31 R0.F12.B32
		00001: CI
		00011: LOCAL_0[3]
		00101: LOCAL_0[5]
		00111: LOCAL_0[7]
		01001: LOCAL_1[0]
		01011: LOCAL_1[2]
		01101: LOCAL_1[4]
		01111: LOCAL_1[6]
		10001: LOCAL_2[1]
		10011: LOCAL_2[3]
		10101: LOCAL_2[5]
		10111: LOCAL_2[7]
		11001: LOCAL_3[0]
		11011: LOCAL_3[2]
		11101: LOCAL_3[4]
		11111: LOCAL_3[6]
		00000: NONE
	INT:MUX.IMUX_LC_I3[7]: R0.F14.B33 R0.F14.B34 R0.F14.B31 R0.F15.B31 R0.F14.B32
		00001: CI
		00011: LOCAL_0[2]
		00101: LOCAL_0[4]
		00111: LOCAL_0[6]
		01001: LOCAL_1[1]
		01011: LOCAL_1[3]
		01101: LOCAL_1[5]
		01111: LOCAL_1[7]
		10001: LOCAL_2[0]
		10011: LOCAL_2[2]
		10101: LOCAL_2[4]
		10111: LOCAL_2[6]
		11001: LOCAL_3[1]
		11011: LOCAL_3[3]
		11101: LOCAL_3[5]
		11111: LOCAL_3[7]
		00000: NONE
	INT:MUX.IMUX_RST: R0.F15.B1 R0.F14.B0 R0.F15.B0 R0.F14.B1
		0001: GLOBAL[0]
		0011: GLOBAL[2]
		0101: GLOBAL[4]
		0111: GLOBAL[6]
		1001: LOCAL_0[4]
		1011: LOCAL_1[5]
		1101: LOCAL_2[4]
		1111: LOCAL_3[5]
		0000: NONE
	INT:MUX.LOCAL_0[0]: R0.F0.B14 R0.F1.B14 R0.F1.B15 R0.F1.B16 R0.F1.B17
		11101: LONG_H0[0]
		00011: LONG_H4[0]
		01011: LONG_H8[0]
		00000: NONE
		10001: OUT_LC[0]
		10101: OUT_LC_E[0]
		00101: OUT_LC_N[0]
		01101: OUT_LC_S[0]
		11001: OUT_LC_WN[0]
		01111: QUAD_H0[0]
		10111: QUAD_H0[8]
		11111: QUAD_H1[5]
		01001: QUAD_V2_W[10]
		00001: QUAD_V2_W[1]
		00111: QUAD_V3[4]
		10011: QUAD_V4[1]
		11011: QUAD_V4[9]
	INT:MUX.LOCAL_0[1]: R0.F0.B18 R0.F1.B18 R0.F0.B15 R0.F0.B16 R0.F0.B17
		11101: LONG_H0[1]
		00011: LONG_H4[1]
		01011: LONG_H8[1]
		00000: NONE
		10001: OUT_LC[1]
		10101: OUT_LC_E[1]
		00101: OUT_LC_N[1]
		01101: OUT_LC_S[1]
		11001: OUT_LC_WN[1]
		01111: QUAD_H0[1]
		10111: QUAD_H0[9]
		11111: QUAD_H1[4]
		00001: QUAD_V2_W[0]
		01001: QUAD_V2_W[11]
		00111: QUAD_V3[5]
		10011: QUAD_V4[0]
		11011: QUAD_V4[8]
	INT:MUX.LOCAL_0[2]: R0.F0.B25 R0.F1.B25 R0.F1.B24 R0.F1.B23 R0.F1.B22
		11101: LONG_H1[1]
		00011: LONG_H5[1]
		01011: LONG_H9[1]
		00000: NONE
		10001: OUT_LC[2]
		10101: OUT_LC_E[2]
		00101: OUT_LC_N[2]
		01101: OUT_LC_S[2]
		11001: OUT_LC_WN[2]
		10111: QUAD_H0[10]
		01111: QUAD_H0[2]
		11111: QUAD_H1[7]
		00001: QUAD_V2_W[3]
		01001: QUAD_V2_W[8]
		00111: QUAD_V3[6]
		11011: QUAD_V4[11]
		10011: QUAD_V4[3]
	INT:MUX.LOCAL_0[3]: R0.F0.B21 R0.F1.B21 R0.F0.B24 R0.F0.B23 R0.F0.B22
		11101: LONG_H1[0]
		00011: LONG_H5[0]
		01011: LONG_H9[0]
		00000: NONE
		10001: OUT_LC[3]
		10101: OUT_LC_E[3]
		00101: OUT_LC_N[3]
		01101: OUT_LC_S[3]
		11001: OUT_LC_WN[3]
		10111: QUAD_H0[11]
		01111: QUAD_H0[3]
		11111: QUAD_H1[6]
		00001: QUAD_V2_W[2]
		01001: QUAD_V2_W[9]
		00111: QUAD_V3[7]
		11011: QUAD_V4[10]
		10011: QUAD_V4[2]
	INT:MUX.LOCAL_0[4]: R0.F2.B14 R0.F3.B14 R0.F3.B15 R0.F3.B16 R0.F3.B17
		00001: GLOBAL_OUT[0]
		01011: LONG_H10[0]
		11101: LONG_H2[0]
		00011: LONG_H6[0]
		00000: NONE
		10001: OUT_LC[4]
		10101: OUT_LC_E[4]
		00101: OUT_LC_N[4]
		01101: OUT_LC_S[4]
		11001: OUT_LC_WN[4]
		01111: QUAD_H0[4]
		10111: QUAD_H1[1]
		11111: QUAD_H1[9]
		01001: QUAD_V2_W[5]
		11011: QUAD_V3[0]
		00111: QUAD_V3[8]
		10011: QUAD_V4[5]
	INT:MUX.LOCAL_0[5]: R0.F2.B18 R0.F3.B18 R0.F2.B15 R0.F2.B16 R0.F2.B17
		00001: GLOBAL_OUT[1]
		01011: LONG_H10[1]
		11101: LONG_H2[1]
		00011: LONG_H6[1]
		00000: NONE
		10001: OUT_LC[5]
		10101: OUT_LC_E[5]
		00101: OUT_LC_N[5]
		01101: OUT_LC_S[5]
		11001: OUT_LC_WN[5]
		01111: QUAD_H0[5]
		10111: QUAD_H1[0]
		11111: QUAD_H1[8]
		01001: QUAD_V2_W[4]
		11011: QUAD_V3[1]
		00111: QUAD_V3[9]
		10011: QUAD_V4[4]
	INT:MUX.LOCAL_0[6]: R0.F2.B25 R0.F3.B25 R0.F3.B24 R0.F3.B23 R0.F3.B22
		00001: GLOBAL_OUT[2]
		01011: LONG_H11[1]
		11101: LONG_H3[1]
		00011: LONG_H7[1]
		00000: NONE
		10001: OUT_LC[6]
		10101: OUT_LC_E[6]
		00101: OUT_LC_N[6]
		01101: OUT_LC_S[6]
		11001: OUT_LC_WN[6]
		01111: QUAD_H0[6]
		11111: QUAD_H1[11]
		10111: QUAD_H1[3]
		01001: QUAD_V2_W[7]
		00111: QUAD_V3[10]
		11011: QUAD_V3[2]
		10011: QUAD_V4[7]
	INT:MUX.LOCAL_0[7]: R0.F2.B21 R0.F3.B21 R0.F2.B24 R0.F2.B23 R0.F2.B22
		00001: GLOBAL_OUT[3]
		01011: LONG_H11[0]
		11101: LONG_H3[0]
		00011: LONG_H7[0]
		00000: NONE
		10001: OUT_LC[7]
		10101: OUT_LC_E[7]
		00101: OUT_LC_N[7]
		01101: OUT_LC_S[7]
		11001: OUT_LC_WN[7]
		01111: QUAD_H0[7]
		11111: QUAD_H1[10]
		10111: QUAD_H1[2]
		01001: QUAD_V2_W[6]
		00111: QUAD_V3[11]
		11011: QUAD_V3[3]
		10011: QUAD_V4[6]
	INT:MUX.LOCAL_1[0]: R0.F4.B14 R0.F5.B14 R0.F5.B15 R0.F5.B16 R0.F5.B17
		11101: LONG_H0[0]
		00011: LONG_H4[0]
		01011: LONG_H8[0]
		00000: NONE
		10001: OUT_LC[0]
		10101: OUT_LC_E[0]
		00101: OUT_LC_N[0]
		01101: OUT_LC_S[0]
		11001: OUT_LC_WN[0]
		01111: QUAD_H0[0]
		10111: QUAD_H0[8]
		11111: QUAD_H1[5]
		01001: QUAD_V2_W[1]
		00111: QUAD_V3[4]
		10011: QUAD_V4[1]
		11011: QUAD_V4[9]
		00001: QUAD_V4_W[1]
	INT:MUX.LOCAL_1[1]: R0.F4.B18 R0.F5.B18 R0.F4.B15 R0.F4.B16 R0.F4.B17
		11101: LONG_H0[1]
		00011: LONG_H4[1]
		01011: LONG_H8[1]
		00000: NONE
		10001: OUT_LC[1]
		10101: OUT_LC_E[1]
		00101: OUT_LC_N[1]
		01101: OUT_LC_S[1]
		11001: OUT_LC_WN[1]
		01111: QUAD_H0[1]
		10111: QUAD_H0[9]
		11111: QUAD_H1[4]
		01001: QUAD_V2_W[0]
		00111: QUAD_V3[5]
		10011: QUAD_V4[0]
		11011: QUAD_V4[8]
		00001: QUAD_V4_W[0]
	INT:MUX.LOCAL_1[2]: R0.F4.B25 R0.F5.B25 R0.F5.B24 R0.F5.B23 R0.F5.B22
		11101: LONG_H1[1]
		00011: LONG_H5[1]
		01011: LONG_H9[1]
		00000: NONE
		10001: OUT_LC[2]
		10101: OUT_LC_E[2]
		00101: OUT_LC_N[2]
		01101: OUT_LC_S[2]
		11001: OUT_LC_WN[2]
		10111: QUAD_H0[10]
		01111: QUAD_H0[2]
		11111: QUAD_H1[7]
		01001: QUAD_V2_W[3]
		00111: QUAD_V3[6]
		11011: QUAD_V4[11]
		10011: QUAD_V4[3]
		00001: QUAD_V4_W[3]
	INT:MUX.LOCAL_1[3]: R0.F4.B21 R0.F5.B21 R0.F4.B24 R0.F4.B23 R0.F4.B22
		11101: LONG_H1[0]
		00011: LONG_H5[0]
		01011: LONG_H9[0]
		00000: NONE
		10001: OUT_LC[3]
		10101: OUT_LC_E[3]
		00101: OUT_LC_N[3]
		01101: OUT_LC_S[3]
		11001: OUT_LC_WN[3]
		10111: QUAD_H0[11]
		01111: QUAD_H0[3]
		11111: QUAD_H1[6]
		01001: QUAD_V2_W[2]
		00111: QUAD_V3[7]
		11011: QUAD_V4[10]
		10011: QUAD_V4[2]
		00001: QUAD_V4_W[2]
	INT:MUX.LOCAL_1[4]: R0.F6.B14 R0.F7.B14 R0.F7.B15 R0.F7.B16 R0.F7.B17
		01011: LONG_H10[0]
		11101: LONG_H2[0]
		00011: LONG_H6[0]
		00000: NONE
		10001: OUT_LC[4]
		10101: OUT_LC_E[4]
		00101: OUT_LC_N[4]
		01101: OUT_LC_S[4]
		11001: OUT_LC_WN[4]
		01111: QUAD_H0[4]
		10111: QUAD_H1[1]
		11111: QUAD_H1[9]
		01001: QUAD_V2_W[5]
		11011: QUAD_V3[0]
		00111: QUAD_V3[8]
		10011: QUAD_V4[5]
		00001: QUAD_V4_W[5]
	INT:MUX.LOCAL_1[5]: R0.F6.B18 R0.F7.B18 R0.F6.B15 R0.F6.B16 R0.F6.B17
		01011: LONG_H10[1]
		11101: LONG_H2[1]
		00011: LONG_H6[1]
		00000: NONE
		10001: OUT_LC[5]
		10101: OUT_LC_E[5]
		00101: OUT_LC_N[5]
		01101: OUT_LC_S[5]
		11001: OUT_LC_WN[5]
		01111: QUAD_H0[5]
		10111: QUAD_H1[0]
		11111: QUAD_H1[8]
		01001: QUAD_V2_W[4]
		11011: QUAD_V3[1]
		00111: QUAD_V3[9]
		10011: QUAD_V4[4]
		00001: QUAD_V4_W[4]
	INT:MUX.LOCAL_1[6]: R0.F6.B25 R0.F7.B25 R0.F7.B24 R0.F7.B23 R0.F7.B22
		01011: LONG_H11[1]
		11101: LONG_H3[1]
		00011: LONG_H7[1]
		00000: NONE
		10001: OUT_LC[6]
		10101: OUT_LC_E[6]
		00101: OUT_LC_N[6]
		01101: OUT_LC_S[6]
		11001: OUT_LC_WN[6]
		01111: QUAD_H0[6]
		11111: QUAD_H1[11]
		10111: QUAD_H1[3]
		01001: QUAD_V2_W[7]
		00111: QUAD_V3[10]
		11011: QUAD_V3[2]
		10011: QUAD_V4[7]
		00001: QUAD_V4_W[7]
	INT:MUX.LOCAL_1[7]: R0.F6.B21 R0.F7.B21 R0.F6.B24 R0.F6.B23 R0.F6.B22
		01011: LONG_H11[0]
		11101: LONG_H3[0]
		00011: LONG_H7[0]
		00000: NONE
		10001: OUT_LC[7]
		10101: OUT_LC_E[7]
		00101: OUT_LC_N[7]
		01101: OUT_LC_S[7]
		11001: OUT_LC_WN[7]
		01111: QUAD_H0[7]
		11111: QUAD_H1[10]
		10111: QUAD_H1[2]
		01001: QUAD_V2_W[6]
		00111: QUAD_V3[11]
		11011: QUAD_V3[3]
		10011: QUAD_V4[6]
		00001: QUAD_V4_W[6]
	INT:MUX.LOCAL_2[0]: R0.F8.B14 R0.F9.B14 R0.F9.B15 R0.F9.B16 R0.F9.B17
		11101: LONG_V12[1]
		01011: LONG_V4[1]
		00011: LONG_V8[1]
		00000: NONE
		10001: OUT_LC[0]
		11001: OUT_LC_EN[0]
		01101: OUT_LC_ES[0]
		00101: OUT_LC_WS[0]
		10101: OUT_LC_W[0]
		01111: QUAD_H2[0]
		10111: QUAD_H2[8]
		11111: QUAD_H3[5]
		00111: QUAD_V1[4]
		10011: QUAD_V2[1]
		11011: QUAD_V2[9]
		01001: QUAD_V2_W[9]
		00001: QUAD_V4_W[9]
	INT:MUX.LOCAL_2[1]: R0.F8.B18 R0.F9.B18 R0.F8.B15 R0.F8.B16 R0.F8.B17
		11101: LONG_V12[0]
		01011: LONG_V4[0]
		00011: LONG_V8[0]
		00000: NONE
		10001: OUT_LC[1]
		11001: OUT_LC_EN[1]
		01101: OUT_LC_ES[1]
		00101: OUT_LC_WS[1]
		10101: OUT_LC_W[1]
		01111: QUAD_H2[1]
		10111: QUAD_H2[9]
		11111: QUAD_H3[4]
		00111: QUAD_V1[5]
		10011: QUAD_V2[0]
		11011: QUAD_V2[8]
		01001: QUAD_V2_W[8]
		00001: QUAD_V4_W[8]
	INT:MUX.LOCAL_2[2]: R0.F8.B25 R0.F9.B25 R0.F9.B24 R0.F9.B23 R0.F9.B22
		11101: LONG_V11[0]
		01011: LONG_V3[0]
		00011: LONG_V7[0]
		00000: NONE
		10001: OUT_LC[2]
		11001: OUT_LC_EN[2]
		01101: OUT_LC_ES[2]
		00101: OUT_LC_WS[2]
		10101: OUT_LC_W[2]
		10111: QUAD_H2[10]
		01111: QUAD_H2[2]
		11111: QUAD_H3[7]
		00111: QUAD_V1[6]
		11011: QUAD_V2[11]
		10011: QUAD_V2[3]
		01001: QUAD_V2_W[11]
		00001: QUAD_V4_W[11]
	INT:MUX.LOCAL_2[3]: R0.F8.B21 R0.F9.B21 R0.F8.B24 R0.F8.B23 R0.F8.B22
		11101: LONG_V11[1]
		01011: LONG_V3[1]
		00011: LONG_V7[1]
		00000: NONE
		10001: OUT_LC[3]
		11001: OUT_LC_EN[3]
		01101: OUT_LC_ES[3]
		00101: OUT_LC_WS[3]
		10101: OUT_LC_W[3]
		10111: QUAD_H2[11]
		01111: QUAD_H2[3]
		11111: QUAD_H3[6]
		00111: QUAD_V1[7]
		11011: QUAD_V2[10]
		10011: QUAD_V2[2]
		01001: QUAD_V2_W[10]
		00001: QUAD_V4_W[10]
	INT:MUX.LOCAL_2[4]: R0.F10.B14 R0.F11.B14 R0.F11.B15 R0.F11.B16 R0.F11.B17
		11101: LONG_V10[1]
		01011: LONG_V2[1]
		00011: LONG_V6[1]
		00000: NONE
		10001: OUT_LC[4]
		11001: OUT_LC_EN[4]
		01101: OUT_LC_ES[4]
		00101: OUT_LC_WS[4]
		10101: OUT_LC_W[4]
		01111: QUAD_H2[4]
		10111: QUAD_H3[1]
		11111: QUAD_H3[9]
		11011: QUAD_V1[0]
		00111: QUAD_V1[8]
		01001: QUAD_V1_W[0]
		10011: QUAD_V2[5]
		00001: QUAD_V3_W[0]
	INT:MUX.LOCAL_2[5]: R0.F10.B18 R0.F11.B18 R0.F10.B15 R0.F10.B16 R0.F10.B17
		11101: LONG_V10[0]
		01011: LONG_V2[0]
		00011: LONG_V6[0]
		00000: NONE
		10001: OUT_LC[5]
		11001: OUT_LC_EN[5]
		01101: OUT_LC_ES[5]
		00101: OUT_LC_WS[5]
		10101: OUT_LC_W[5]
		01111: QUAD_H2[5]
		10111: QUAD_H3[0]
		11111: QUAD_H3[8]
		11011: QUAD_V1[1]
		00111: QUAD_V1[9]
		01001: QUAD_V1_W[1]
		10011: QUAD_V2[4]
		00001: QUAD_V3_W[1]
	INT:MUX.LOCAL_2[6]: R0.F10.B25 R0.F11.B25 R0.F11.B24 R0.F11.B23 R0.F11.B22
		01011: LONG_V1[0]
		00011: LONG_V5[0]
		11101: LONG_V9[0]
		00000: NONE
		10001: OUT_LC[6]
		11001: OUT_LC_EN[6]
		01101: OUT_LC_ES[6]
		00101: OUT_LC_WS[6]
		10101: OUT_LC_W[6]
		01111: QUAD_H2[6]
		11111: QUAD_H3[11]
		10111: QUAD_H3[3]
		00111: QUAD_V1[10]
		11011: QUAD_V1[2]
		01001: QUAD_V1_W[2]
		10011: QUAD_V2[7]
		00001: QUAD_V3_W[2]
	INT:MUX.LOCAL_2[7]: R0.F10.B21 R0.F11.B21 R0.F10.B24 R0.F10.B23 R0.F10.B22
		01011: LONG_V1[1]
		00011: LONG_V5[1]
		11101: LONG_V9[1]
		00000: NONE
		10001: OUT_LC[7]
		11001: OUT_LC_EN[7]
		01101: OUT_LC_ES[7]
		00101: OUT_LC_WS[7]
		10101: OUT_LC_W[7]
		01111: QUAD_H2[7]
		11111: QUAD_H3[10]
		10111: QUAD_H3[2]
		00111: QUAD_V1[11]
		11011: QUAD_V1[3]
		01001: QUAD_V1_W[3]
		10011: QUAD_V2[6]
		00001: QUAD_V3_W[3]
	INT:MUX.LOCAL_3[0]: R0.F12.B14 R0.F13.B14 R0.F13.B15 R0.F13.B16 R0.F13.B17
		11101: LONG_V12[1]
		01011: LONG_V4[1]
		00011: LONG_V8[1]
		00000: NONE
		10001: OUT_LC[0]
		11001: OUT_LC_EN[0]
		01101: OUT_LC_ES[0]
		00101: OUT_LC_WS[0]
		10101: OUT_LC_W[0]
		01111: QUAD_H2[0]
		10111: QUAD_H2[8]
		11111: QUAD_H3[5]
		00111: QUAD_V1[4]
		01001: QUAD_V1_W[4]
		10011: QUAD_V2[1]
		11011: QUAD_V2[9]
		00001: QUAD_V3_W[4]
	INT:MUX.LOCAL_3[1]: R0.F12.B18 R0.F13.B18 R0.F12.B15 R0.F12.B16 R0.F12.B17
		11101: LONG_V12[0]
		01011: LONG_V4[0]
		00011: LONG_V8[0]
		00000: NONE
		10001: OUT_LC[1]
		11001: OUT_LC_EN[1]
		01101: OUT_LC_ES[1]
		00101: OUT_LC_WS[1]
		10101: OUT_LC_W[1]
		01111: QUAD_H2[1]
		10111: QUAD_H2[9]
		11111: QUAD_H3[4]
		00111: QUAD_V1[5]
		01001: QUAD_V1_W[5]
		10011: QUAD_V2[0]
		11011: QUAD_V2[8]
		00001: QUAD_V3_W[5]
	INT:MUX.LOCAL_3[2]: R0.F12.B25 R0.F13.B25 R0.F13.B24 R0.F13.B23 R0.F13.B22
		11101: LONG_V11[0]
		01011: LONG_V3[0]
		00011: LONG_V7[0]
		00000: NONE
		10001: OUT_LC[2]
		11001: OUT_LC_EN[2]
		01101: OUT_LC_ES[2]
		00101: OUT_LC_WS[2]
		10101: OUT_LC_W[2]
		10111: QUAD_H2[10]
		01111: QUAD_H2[2]
		11111: QUAD_H3[7]
		00111: QUAD_V1[6]
		01001: QUAD_V1_W[6]
		11011: QUAD_V2[11]
		10011: QUAD_V2[3]
		00001: QUAD_V3_W[6]
	INT:MUX.LOCAL_3[3]: R0.F12.B21 R0.F13.B21 R0.F12.B24 R0.F12.B23 R0.F12.B22
		11101: LONG_V11[1]
		01011: LONG_V3[1]
		00011: LONG_V7[1]
		00000: NONE
		10001: OUT_LC[3]
		11001: OUT_LC_EN[3]
		01101: OUT_LC_ES[3]
		00101: OUT_LC_WS[3]
		10101: OUT_LC_W[3]
		10111: QUAD_H2[11]
		01111: QUAD_H2[3]
		11111: QUAD_H3[6]
		00111: QUAD_V1[7]
		01001: QUAD_V1_W[7]
		11011: QUAD_V2[10]
		10011: QUAD_V2[2]
		00001: QUAD_V3_W[7]
	INT:MUX.LOCAL_3[4]: R0.F14.B14 R0.F15.B14 R0.F15.B15 R0.F15.B16 R0.F15.B17
		11101: LONG_V10[1]
		01011: LONG_V2[1]
		00011: LONG_V6[1]
		00000: NONE
		10001: OUT_LC[4]
		11001: OUT_LC_EN[4]
		01101: OUT_LC_ES[4]
		00101: OUT_LC_WS[4]
		10101: OUT_LC_W[4]
		01111: QUAD_H2[4]
		10111: QUAD_H3[1]
		11111: QUAD_H3[9]
		11011: QUAD_V1[0]
		00111: QUAD_V1[8]
		01001: QUAD_V1_W[8]
		10011: QUAD_V2[5]
		00001: QUAD_V3_W[8]
	INT:MUX.LOCAL_3[5]: R0.F14.B18 R0.F15.B18 R0.F14.B15 R0.F14.B16 R0.F14.B17
		11101: LONG_V10[0]
		01011: LONG_V2[0]
		00011: LONG_V6[0]
		00000: NONE
		10001: OUT_LC[5]
		11001: OUT_LC_EN[5]
		01101: OUT_LC_ES[5]
		00101: OUT_LC_WS[5]
		10101: OUT_LC_W[5]
		01111: QUAD_H2[5]
		10111: QUAD_H3[0]
		11111: QUAD_H3[8]
		11011: QUAD_V1[1]
		00111: QUAD_V1[9]
		01001: QUAD_V1_W[9]
		10011: QUAD_V2[4]
		00001: QUAD_V3_W[9]
	INT:MUX.LOCAL_3[6]: R0.F14.B25 R0.F15.B25 R0.F15.B24 R0.F15.B23 R0.F15.B22
		01011: LONG_V1[0]
		00011: LONG_V5[0]
		11101: LONG_V9[0]
		00000: NONE
		10001: OUT_LC[6]
		11001: OUT_LC_EN[6]
		01101: OUT_LC_ES[6]
		00101: OUT_LC_WS[6]
		10101: OUT_LC_W[6]
		01111: QUAD_H2[6]
		11111: QUAD_H3[11]
		10111: QUAD_H3[3]
		00111: QUAD_V1[10]
		11011: QUAD_V1[2]
		01001: QUAD_V1_W[10]
		10011: QUAD_V2[7]
		00001: QUAD_V3_W[10]
	INT:MUX.LOCAL_3[7]: R0.F14.B21 R0.F15.B21 R0.F14.B24 R0.F14.B23 R0.F14.B22
		01011: LONG_V1[1]
		00011: LONG_V5[1]
		11101: LONG_V9[1]
		00000: NONE
		10001: OUT_LC[7]
		11001: OUT_LC_EN[7]
		01101: OUT_LC_ES[7]
		00101: OUT_LC_WS[7]
		10101: OUT_LC_W[7]
		01111: QUAD_H2[7]
		11111: QUAD_H3[10]
		10111: QUAD_H3[2]
		00111: QUAD_V1[11]
		11011: QUAD_V1[3]
		01001: QUAD_V1_W[11]
		10011: QUAD_V2[6]
		00001: QUAD_V3_W[11]
	INT:MUX.LONG_H0[0]: R0.F4.B3 R0.F5.B3
		01: LONG_H12[0]
		10: LONG_V0[1]
		11: LONG_V12[1]
		00: NONE
	INT:MUX.LONG_H0[1]: R0.F12.B3 R0.F13.B3
		01: LONG_H12[1]
		10: LONG_V0[0]
		11: LONG_V12[0]
		00: NONE
	INT:MUX.LONG_H12[0]: R0.F3.B3 R0.F2.B3
		11: LONG_H0[0]
		01: LONG_V0[1]
		10: LONG_V12[1]
		00: NONE
	INT:MUX.LONG_H12[1]: R0.F11.B3 R0.F10.B3
		11: LONG_H0[1]
		01: LONG_V0[0]
		10: LONG_V12[0]
		00: NONE
	INT:MUX.LONG_V0[0]: R0.F14.B3 R0.F15.B3
		11: LONG_H0[1]
		01: LONG_H12[1]
		10: LONG_V12[0]
		00: NONE
	INT:MUX.LONG_V0[1]: R0.F6.B3 R0.F7.B3
		11: LONG_H0[0]
		01: LONG_H12[0]
		10: LONG_V12[1]
		00: NONE
	INT:MUX.LONG_V12[0]: R0.F8.B3 R0.F9.B3
		11: LONG_H0[1]
		01: LONG_H12[1]
		10: LONG_V0[0]
		00: NONE
	INT:MUX.LONG_V12[1]: R0.F0.B3 R0.F1.B3
		11: LONG_H0[0]
		01: LONG_H12[0]
		10: LONG_V0[1]
		00: NONE
	INT:MUX.QUAD_H0[0]: R0.F0.B5 R0.F1.B4 R0.F1.B6
		000: NONE
		001: QUAD_H4[0]
		011: QUAD_H4[4]
		110: QUAD_H4[9]
		100: QUAD_V0[1]
		010: QUAD_V0[6]
		101: QUAD_V4[1]
		111: QUAD_V4[7]
	INT:MUX.QUAD_H0[10]: R0.F12.B9 R0.F12.B8 R0.F12.B10
		000: NONE
		010: QUAD_H4[10]
		011: QUAD_H4[2]
		101: QUAD_H4[7]
		100: QUAD_V0[11]
		001: QUAD_V0[4]
		110: QUAD_V4[11]
		111: QUAD_V4[5]
	INT:MUX.QUAD_H0[11]: R0.F12.B12 R0.F13.B11 R0.F13.B13
		000: NONE
		010: QUAD_H4[11]
		011: QUAD_H4[3]
		101: QUAD_H4[8]
		100: QUAD_V0[10]
		001: QUAD_V0[7]
		110: QUAD_V4[10]
		111: QUAD_V4[4]
	INT:MUX.QUAD_H0[1]: R0.F0.B9 R0.F0.B10 R0.F0.B8
		000: NONE
		110: QUAD_H4[10]
		001: QUAD_H4[1]
		011: QUAD_H4[5]
		100: QUAD_V0[0]
		010: QUAD_V0[9]
		101: QUAD_V4[0]
		111: QUAD_V4[6]
	INT:MUX.QUAD_H0[2]: R0.F0.B12 R0.F1.B13 R0.F1.B11
		000: NONE
		110: QUAD_H4[11]
		001: QUAD_H4[2]
		011: QUAD_H4[6]
		100: QUAD_V0[3]
		010: QUAD_V0[8]
		101: QUAD_V4[3]
		111: QUAD_V4[9]
	INT:MUX.QUAD_H0[3]: R0.F5.B6 R0.F4.B5 R0.F5.B4
		000: NONE
		011: QUAD_H4[0]
		100: QUAD_H4[3]
		101: QUAD_H4[7]
		001: QUAD_V0[11]
		010: QUAD_V0[2]
		110: QUAD_V4[2]
		111: QUAD_V4[8]
	INT:MUX.QUAD_H0[4]: R0.F4.B8 R0.F4.B9 R0.F4.B10
		000: NONE
		011: QUAD_H4[1]
		100: QUAD_H4[4]
		101: QUAD_H4[8]
		001: QUAD_V0[10]
		010: QUAD_V0[5]
		111: QUAD_V4[11]
		110: QUAD_V4[5]
	INT:MUX.QUAD_H0[5]: R0.F5.B11 R0.F4.B12 R0.F5.B13
		000: NONE
		011: QUAD_H4[2]
		100: QUAD_H4[5]
		101: QUAD_H4[9]
		001: QUAD_V0[1]
		010: QUAD_V0[4]
		111: QUAD_V4[10]
		110: QUAD_V4[4]
	INT:MUX.QUAD_H0[6]: R0.F9.B6 R0.F8.B5 R0.F9.B4
		000: NONE
		101: QUAD_H4[10]
		011: QUAD_H4[3]
		100: QUAD_H4[6]
		001: QUAD_V0[0]
		010: QUAD_V0[7]
		111: QUAD_V4[1]
		110: QUAD_V4[7]
	INT:MUX.QUAD_H0[7]: R0.F8.B8 R0.F8.B9 R0.F8.B10
		000: NONE
		101: QUAD_H4[11]
		011: QUAD_H4[4]
		100: QUAD_H4[7]
		001: QUAD_V0[3]
		010: QUAD_V0[6]
		111: QUAD_V4[0]
		110: QUAD_V4[6]
	INT:MUX.QUAD_H0[8]: R0.F8.B12 R0.F9.B11 R0.F9.B13
		000: NONE
		011: QUAD_H4[0]
		101: QUAD_H4[5]
		010: QUAD_H4[8]
		001: QUAD_V0[2]
		100: QUAD_V0[9]
		111: QUAD_V4[3]
		110: QUAD_V4[9]
	INT:MUX.QUAD_H0[9]: R0.F12.B5 R0.F13.B6 R0.F13.B4
		000: NONE
		011: QUAD_H4[1]
		101: QUAD_H4[6]
		010: QUAD_H4[9]
		001: QUAD_V0[5]
		100: QUAD_V0[8]
		111: QUAD_V4[2]
		110: QUAD_V4[8]
	INT:MUX.QUAD_H4[0]: R0.F2.B5 R0.F3.B4 R0.F3.B6
		000: NONE
		001: QUAD_H0[0]
		011: QUAD_H0[4]
		110: QUAD_H0[9]
		101: QUAD_V0[1]
		111: QUAD_V0[7]
		100: QUAD_V4[1]
		010: QUAD_V4[6]
	INT:MUX.QUAD_H4[10]: R0.F14.B9 R0.F14.B8 R0.F14.B10
		000: NONE
		010: QUAD_H0[10]
		011: QUAD_H0[2]
		101: QUAD_H0[7]
		110: QUAD_V0[11]
		111: QUAD_V0[5]
		100: QUAD_V4[11]
		001: QUAD_V4[4]
	INT:MUX.QUAD_H4[11]: R0.F14.B12 R0.F15.B11 R0.F15.B13
		000: NONE
		010: QUAD_H0[11]
		011: QUAD_H0[3]
		101: QUAD_H0[8]
		110: QUAD_V0[10]
		111: QUAD_V0[4]
		100: QUAD_V4[10]
		001: QUAD_V4[7]
	INT:MUX.QUAD_H4[1]: R0.F2.B9 R0.F2.B10 R0.F2.B8
		000: NONE
		110: QUAD_H0[10]
		001: QUAD_H0[1]
		011: QUAD_H0[5]
		101: QUAD_V0[0]
		111: QUAD_V0[6]
		100: QUAD_V4[0]
		010: QUAD_V4[9]
	INT:MUX.QUAD_H4[2]: R0.F2.B12 R0.F3.B13 R0.F3.B11
		000: NONE
		110: QUAD_H0[11]
		001: QUAD_H0[2]
		011: QUAD_H0[6]
		101: QUAD_V0[3]
		111: QUAD_V0[9]
		100: QUAD_V4[3]
		010: QUAD_V4[8]
	INT:MUX.QUAD_H4[3]: R0.F7.B6 R0.F6.B5 R0.F7.B4
		000: NONE
		011: QUAD_H0[0]
		100: QUAD_H0[3]
		101: QUAD_H0[7]
		110: QUAD_V0[2]
		111: QUAD_V0[8]
		001: QUAD_V4[11]
		010: QUAD_V4[2]
	INT:MUX.QUAD_H4[4]: R0.F6.B8 R0.F6.B9 R0.F6.B10
		000: NONE
		011: QUAD_H0[1]
		100: QUAD_H0[4]
		101: QUAD_H0[8]
		111: QUAD_V0[11]
		110: QUAD_V0[5]
		001: QUAD_V4[10]
		010: QUAD_V4[5]
	INT:MUX.QUAD_H4[5]: R0.F7.B11 R0.F6.B12 R0.F7.B13
		000: NONE
		011: QUAD_H0[2]
		100: QUAD_H0[5]
		101: QUAD_H0[9]
		111: QUAD_V0[10]
		110: QUAD_V0[4]
		001: QUAD_V4[1]
		010: QUAD_V4[4]
	INT:MUX.QUAD_H4[6]: R0.F11.B6 R0.F10.B5 R0.F11.B4
		000: NONE
		101: QUAD_H0[10]
		011: QUAD_H0[3]
		100: QUAD_H0[6]
		111: QUAD_V0[1]
		110: QUAD_V0[7]
		001: QUAD_V4[0]
		010: QUAD_V4[7]
	INT:MUX.QUAD_H4[7]: R0.F10.B8 R0.F10.B9 R0.F10.B10
		000: NONE
		101: QUAD_H0[11]
		011: QUAD_H0[4]
		100: QUAD_H0[7]
		111: QUAD_V0[0]
		110: QUAD_V0[6]
		001: QUAD_V4[3]
		010: QUAD_V4[6]
	INT:MUX.QUAD_H4[8]: R0.F10.B12 R0.F11.B11 R0.F11.B13
		000: NONE
		011: QUAD_H0[0]
		101: QUAD_H0[5]
		010: QUAD_H0[8]
		111: QUAD_V0[3]
		110: QUAD_V0[9]
		001: QUAD_V4[2]
		100: QUAD_V4[9]
	INT:MUX.QUAD_H4[9]: R0.F14.B5 R0.F15.B6 R0.F15.B4
		000: NONE
		011: QUAD_H0[1]
		101: QUAD_H0[6]
		010: QUAD_H0[9]
		111: QUAD_V0[2]
		110: QUAD_V0[8]
		001: QUAD_V4[5]
		100: QUAD_V4[8]
	INT:MUX.QUAD_V0[0]: R0.F3.B10 R0.F3.B9 R0.F3.B8
		000: NONE
		011: QUAD_H0[1]
		111: QUAD_H0[7]
		001: QUAD_H4[1]
		100: QUAD_H4[8]
		010: QUAD_V4[0]
		101: QUAD_V4[11]
		110: QUAD_V4[4]
	INT:MUX.QUAD_V0[10]: R0.F14.B11 R0.F14.B13 R0.F15.B12
		000: NONE
		011: QUAD_H0[11]
		111: QUAD_H0[5]
		001: QUAD_H4[11]
		100: QUAD_H4[6]
		010: QUAD_V4[10]
		110: QUAD_V4[2]
		101: QUAD_V4[9]
	INT:MUX.QUAD_V0[11]: R0.F15.B10 R0.F15.B9 R0.F15.B8
		000: NONE
		011: QUAD_H0[10]
		111: QUAD_H0[4]
		001: QUAD_H4[10]
		100: QUAD_H4[5]
		010: QUAD_V4[11]
		110: QUAD_V4[3]
		101: QUAD_V4[6]
	INT:MUX.QUAD_V0[1]: R0.F2.B6 R0.F2.B4 R0.F3.B5
		000: NONE
		011: QUAD_H0[0]
		111: QUAD_H0[6]
		001: QUAD_H4[0]
		100: QUAD_H4[7]
		010: QUAD_V4[1]
		110: QUAD_V4[5]
		101: QUAD_V4[8]
	INT:MUX.QUAD_V0[2]: R0.F6.B6 R0.F6.B4 R0.F7.B5
		000: NONE
		011: QUAD_H0[3]
		111: QUAD_H0[9]
		100: QUAD_H4[10]
		001: QUAD_H4[3]
		101: QUAD_V4[1]
		010: QUAD_V4[2]
		110: QUAD_V4[6]
	INT:MUX.QUAD_V0[3]: R0.F2.B11 R0.F2.B13 R0.F3.B12
		000: NONE
		011: QUAD_H0[2]
		111: QUAD_H0[8]
		001: QUAD_H4[2]
		100: QUAD_H4[9]
		101: QUAD_V4[10]
		010: QUAD_V4[3]
		110: QUAD_V4[7]
	INT:MUX.QUAD_V0[4]: R0.F6.B11 R0.F6.B13 R0.F7.B12
		000: NONE
		111: QUAD_H0[11]
		011: QUAD_H0[5]
		100: QUAD_H4[0]
		001: QUAD_H4[5]
		101: QUAD_V4[3]
		010: QUAD_V4[4]
		110: QUAD_V4[8]
	INT:MUX.QUAD_V0[5]: R0.F7.B10 R0.F7.B9 R0.F7.B8
		000: NONE
		111: QUAD_H0[10]
		011: QUAD_H0[4]
		100: QUAD_H4[11]
		001: QUAD_H4[4]
		101: QUAD_V4[0]
		010: QUAD_V4[5]
		110: QUAD_V4[9]
	INT:MUX.QUAD_V0[6]: R0.F11.B10 R0.F11.B9 R0.F11.B8
		000: NONE
		111: QUAD_H0[1]
		011: QUAD_H0[7]
		100: QUAD_H4[2]
		001: QUAD_H4[7]
		110: QUAD_V4[10]
		101: QUAD_V4[5]
		010: QUAD_V4[6]
	INT:MUX.QUAD_V0[7]: R0.F10.B6 R0.F10.B4 R0.F11.B5
		000: NONE
		111: QUAD_H0[0]
		011: QUAD_H0[6]
		100: QUAD_H4[1]
		001: QUAD_H4[6]
		110: QUAD_V4[11]
		101: QUAD_V4[2]
		010: QUAD_V4[7]
	INT:MUX.QUAD_V0[8]: R0.F14.B6 R0.F14.B4 R0.F15.B5
		000: NONE
		111: QUAD_H0[3]
		011: QUAD_H0[9]
		100: QUAD_H4[4]
		001: QUAD_H4[9]
		110: QUAD_V4[0]
		101: QUAD_V4[7]
		010: QUAD_V4[8]
	INT:MUX.QUAD_V0[9]: R0.F10.B11 R0.F10.B13 R0.F11.B12
		000: NONE
		111: QUAD_H0[2]
		011: QUAD_H0[8]
		100: QUAD_H4[3]
		001: QUAD_H4[8]
		110: QUAD_V4[1]
		101: QUAD_V4[4]
		010: QUAD_V4[9]
	INT:MUX.QUAD_V4[0]: R0.F1.B9 R0.F1.B10 R0.F1.B8
		000: NONE
		001: QUAD_H0[1]
		010: QUAD_H0[8]
		101: QUAD_H4[1]
		111: QUAD_H4[7]
		100: QUAD_V0[0]
		011: QUAD_V0[11]
		110: QUAD_V0[4]
	INT:MUX.QUAD_V4[10]: R0.F12.B13 R0.F13.B12 R0.F12.B11
		000: NONE
		010: QUAD_H0[11]
		001: QUAD_H0[6]
		110: QUAD_H4[11]
		111: QUAD_H4[5]
		100: QUAD_V0[10]
		101: QUAD_V0[2]
		011: QUAD_V0[9]
	INT:MUX.QUAD_V4[11]: R0.F13.B9 R0.F13.B8 R0.F13.B10
		000: NONE
		010: QUAD_H0[10]
		001: QUAD_H0[5]
		110: QUAD_H4[10]
		111: QUAD_H4[4]
		100: QUAD_V0[11]
		101: QUAD_V0[3]
		011: QUAD_V0[6]
	INT:MUX.QUAD_V4[1]: R0.F0.B4 R0.F0.B6 R0.F1.B5
		000: NONE
		001: QUAD_H0[0]
		010: QUAD_H0[7]
		101: QUAD_H4[0]
		111: QUAD_H4[6]
		100: QUAD_V0[1]
		110: QUAD_V0[5]
		011: QUAD_V0[8]
	INT:MUX.QUAD_V4[2]: R0.F4.B4 R0.F4.B6 R0.F5.B5
		000: NONE
		010: QUAD_H0[10]
		001: QUAD_H0[3]
		101: QUAD_H4[3]
		111: QUAD_H4[9]
		011: QUAD_V0[1]
		100: QUAD_V0[2]
		110: QUAD_V0[6]
	INT:MUX.QUAD_V4[3]: R0.F0.B13 R0.F0.B11 R0.F1.B12
		000: NONE
		001: QUAD_H0[2]
		010: QUAD_H0[9]
		101: QUAD_H4[2]
		111: QUAD_H4[8]
		011: QUAD_V0[10]
		100: QUAD_V0[3]
		110: QUAD_V0[7]
	INT:MUX.QUAD_V4[4]: R0.F4.B13 R0.F5.B12 R0.F4.B11
		000: NONE
		001: QUAD_H0[0]
		010: QUAD_H0[5]
		111: QUAD_H4[11]
		110: QUAD_H4[5]
		011: QUAD_V0[3]
		100: QUAD_V0[4]
		101: QUAD_V0[8]
	INT:MUX.QUAD_V4[5]: R0.F5.B9 R0.F5.B10 R0.F5.B8
		000: NONE
		010: QUAD_H0[11]
		001: QUAD_H0[4]
		111: QUAD_H4[10]
		101: QUAD_H4[4]
		011: QUAD_V0[0]
		100: QUAD_V0[5]
		110: QUAD_V0[9]
	INT:MUX.QUAD_V4[6]: R0.F9.B9 R0.F9.B8 R0.F9.B10
		000: NONE
		001: QUAD_H0[2]
		010: QUAD_H0[7]
		111: QUAD_H4[1]
		110: QUAD_H4[7]
		101: QUAD_V0[10]
		011: QUAD_V0[5]
		100: QUAD_V0[6]
	INT:MUX.QUAD_V4[7]: R0.F8.B4 R0.F9.B5 R0.F8.B6
		000: NONE
		001: QUAD_H0[1]
		010: QUAD_H0[6]
		111: QUAD_H4[0]
		110: QUAD_H4[6]
		101: QUAD_V0[11]
		011: QUAD_V0[2]
		100: QUAD_V0[7]
	INT:MUX.QUAD_V4[8]: R0.F12.B4 R0.F13.B5 R0.F12.B6
		000: NONE
		001: QUAD_H0[4]
		010: QUAD_H0[9]
		111: QUAD_H4[3]
		110: QUAD_H4[9]
		101: QUAD_V0[0]
		011: QUAD_V0[7]
		100: QUAD_V0[8]
	INT:MUX.QUAD_V4[9]: R0.F8.B13 R0.F9.B12 R0.F8.B11
		000: NONE
		001: QUAD_H0[3]
		010: QUAD_H0[8]
		111: QUAD_H4[2]
		110: QUAD_H4[8]
		101: QUAD_V0[1]
		011: QUAD_V0[4]
		100: QUAD_V0[9]
	LC0:CARRY_ENABLE: R0.F0.B44 inv 0
	LC0:FF_ENABLE: R0.F0.B45 inv 0
	LC0:FF_SR_ASYNC: R0.F1.B45 inv 0
	LC0:FF_SR_VALUE: R0.F1.B44 inv 0
	LC0:LUT_INIT: R0.F0.B36 R0.F1.B36 R0.F1.B37 R0.F0.B37 R0.F0.B38 R0.F1.B38 R0.F1.B39 R0.F0.B39 R0.F0.B43 R0.F1.B43 R0.F1.B42 R0.F0.B42 R0.F0.B41 R0.F1.B41 R0.F1.B40 R0.F0.B40 inv 0000000000000000
	LC0:MUX.CI: R0.F1.B49 R0.F1.B50
		00: 0
		01: 1
		10: CHAIN
	LC1:CARRY_ENABLE: R0.F2.B44 inv 0
	LC1:FF_ENABLE: R0.F2.B45 inv 0
	LC1:FF_SR_ASYNC: R0.F3.B45 inv 0
	LC1:FF_SR_VALUE: R0.F3.B44 inv 0
	LC1:LUT_INIT: R0.F2.B36 R0.F3.B36 R0.F3.B37 R0.F2.B37 R0.F2.B38 R0.F3.B38 R0.F3.B39 R0.F2.B39 R0.F2.B43 R0.F3.B43 R0.F3.B42 R0.F2.B42 R0.F2.B41 R0.F3.B41 R0.F3.B40 R0.F2.B40 inv 0000000000000000
	LC2:CARRY_ENABLE: R0.F4.B44 inv 0
	LC2:FF_ENABLE: R0.F4.B45 inv 0
	LC2:FF_SR_ASYNC: R0.F5.B45 inv 0
	LC2:FF_SR_VALUE: R0.F5.B44 inv 0
	LC2:LUT_INIT: R0.F4.B36 R0.F5.B36 R0.F5.B37 R0.F4.B37 R0.F4.B38 R0.F5.B38 R0.F5.B39 R0.F4.B39 R0.F4.B43 R0.F5.B43 R0.F5.B42 R0.F4.B42 R0.F4.B41 R0.F5.B41 R0.F5.B40 R0.F4.B40 inv 0000000000000000
	LC3:CARRY_ENABLE: R0.F6.B44 inv 0
	LC3:FF_ENABLE: R0.F6.B45 inv 0
	LC3:FF_SR_ASYNC: R0.F7.B45 inv 0
	LC3:FF_SR_VALUE: R0.F7.B44 inv 0
	LC3:LUT_INIT: R0.F6.B36 R0.F7.B36 R0.F7.B37 R0.F6.B37 R0.F6.B38 R0.F7.B38 R0.F7.B39 R0.F6.B39 R0.F6.B43 R0.F7.B43 R0.F7.B42 R0.F6.B42 R0.F6.B41 R0.F7.B41 R0.F7.B40 R0.F6.B40 inv 0000000000000000
	LC4:CARRY_ENABLE: R0.F8.B44 inv 0
	LC4:FF_ENABLE: R0.F8.B45 inv 0
	LC4:FF_SR_ASYNC: R0.F9.B45 inv 0
	LC4:FF_SR_VALUE: R0.F9.B44 inv 0
	LC4:LUT_INIT: R0.F8.B36 R0.F9.B36 R0.F9.B37 R0.F8.B37 R0.F8.B38 R0.F9.B38 R0.F9.B39 R0.F8.B39 R0.F8.B43 R0.F9.B43 R0.F9.B42 R0.F8.B42 R0.F8.B41 R0.F9.B41 R0.F9.B40 R0.F8.B40 inv 0000000000000000
	LC5:CARRY_ENABLE: R0.F10.B44 inv 0
	LC5:FF_ENABLE: R0.F10.B45 inv 0
	LC5:FF_SR_ASYNC: R0.F11.B45 inv 0
	LC5:FF_SR_VALUE: R0.F11.B44 inv 0
	LC5:LUT_INIT: R0.F10.B36 R0.F11.B36 R0.F11.B37 R0.F10.B37 R0.F10.B38 R0.F11.B38 R0.F11.B39 R0.F10.B39 R0.F10.B43 R0.F11.B43 R0.F11.B42 R0.F10.B42 R0.F10.B41 R0.F11.B41 R0.F11.B40 R0.F10.B40 inv 0000000000000000
	LC6:CARRY_ENABLE: R0.F12.B44 inv 0
	LC6:FF_ENABLE: R0.F12.B45 inv 0
	LC6:FF_SR_ASYNC: R0.F13.B45 inv 0
	LC6:FF_SR_VALUE: R0.F13.B44 inv 0
	LC6:LUT_INIT: R0.F12.B36 R0.F13.B36 R0.F13.B37 R0.F12.B37 R0.F12.B38 R0.F13.B38 R0.F13.B39 R0.F12.B39 R0.F12.B43 R0.F13.B43 R0.F13.B42 R0.F12.B42 R0.F12.B41 R0.F13.B41 R0.F13.B40 R0.F12.B40 inv 0000000000000000
	LC7:CARRY_ENABLE: R0.F14.B44 inv 0
	LC7:FF_ENABLE: R0.F14.B45 inv 0
	LC7:FF_SR_ASYNC: R0.F15.B45 inv 0
	LC7:FF_SR_VALUE: R0.F15.B44 inv 0
	LC7:LUT_INIT: R0.F14.B36 R0.F15.B36 R0.F15.B37 R0.F14.B37 R0.F14.B38 R0.F15.B38 R0.F15.B39 R0.F14.B39 R0.F14.B43 R0.F15.B43 R0.F15.B42 R0.F14.B42 R0.F14.B41 R0.F15.B41 R0.F15.B40 R0.F14.B40 inv 0000000000000000
}

bstile PLB_P01 {
	INT:BUF.LONG_H0[0].OUT_LC[4]: R0.F8.B47 inv 0
	INT:BUF.LONG_H10[0].OUT_LC[6]: R0.F12.B48 inv 0
	INT:BUF.LONG_H11[1].OUT_LC[7]: R0.F14.B48 inv 0
	INT:BUF.LONG_H1[1].OUT_LC[5]: R0.F10.B47 inv 0
	INT:BUF.LONG_H2[0].OUT_LC[6]: R0.F12.B47 inv 0
	INT:BUF.LONG_H3[1].OUT_LC[7]: R0.F14.B47 inv 0
	INT:BUF.LONG_H4[0].OUT_LC[0]: R0.F0.B47 inv 0
	INT:BUF.LONG_H5[1].OUT_LC[1]: R0.F2.B47 inv 0
	INT:BUF.LONG_H6[0].OUT_LC[2]: R0.F4.B47 inv 0
	INT:BUF.LONG_H7[1].OUT_LC[3]: R0.F6.B47 inv 0
	INT:BUF.LONG_H8[0].OUT_LC[4]: R0.F8.B48 inv 0
	INT:BUF.LONG_H9[1].OUT_LC[5]: R0.F10.B48 inv 0
	INT:BUF.LONG_V10[1].OUT_LC[2]: R0.F4.B51 inv 0
	INT:BUF.LONG_V11[0].OUT_LC[1]: R0.F2.B51 inv 0
	INT:BUF.LONG_V12[1].OUT_LC[0]: R0.F0.B51 inv 0
	INT:BUF.LONG_V1[0].OUT_LC[3]: R0.F6.B52 inv 0
	INT:BUF.LONG_V2[1].OUT_LC[2]: R0.F4.B52 inv 0
	INT:BUF.LONG_V3[0].OUT_LC[1]: R0.F2.B52 inv 0
	INT:BUF.LONG_V4[1].OUT_LC[0]: R0.F0.B52 inv 0
	INT:BUF.LONG_V5[0].OUT_LC[7]: R0.F14.B52 inv 0
	INT:BUF.LONG_V6[1].OUT_LC[6]: R0.F12.B52 inv 0
	INT:BUF.LONG_V7[0].OUT_LC[5]: R0.F10.B52 inv 0
	INT:BUF.LONG_V8[1].OUT_LC[4]: R0.F8.B52 inv 0
	INT:BUF.LONG_V9[0].OUT_LC[3]: R0.F6.B51 inv 0
	INT:BUF.QUAD_H0[0].OUT_LC[0]: R0.F1.B46 inv 0
	INT:BUF.QUAD_H0[10].OUT_LC[5]: R0.F11.B46 inv 0
	INT:BUF.QUAD_H0[2].OUT_LC[1]: R0.F3.B46 inv 0
	INT:BUF.QUAD_H0[4].OUT_LC[2]: R0.F5.B46 inv 0
	INT:BUF.QUAD_H0[6].OUT_LC[3]: R0.F7.B46 inv 0
	INT:BUF.QUAD_H0[8].OUT_LC[4]: R0.F9.B46 inv 0
	INT:BUF.QUAD_H1[0].LONG_H1[1]: R0.F12.B19 inv 0
	INT:BUF.QUAD_H1[10].LONG_H11[1]: R0.F14.B2 inv 0
	INT:BUF.QUAD_H1[11].LONG_H10[0]: R0.F12.B2 inv 0
	INT:BUF.QUAD_H1[11].OUT_LC[3]: R0.F6.B46 inv 0
	INT:BUF.QUAD_H1[1].LONG_H0[0]: R0.F13.B19 inv 0
	INT:BUF.QUAD_H1[1].OUT_LC[6]: R0.F13.B46 inv 0
	INT:BUF.QUAD_H1[2].LONG_H3[1]: R0.F14.B19 inv 0
	INT:BUF.QUAD_H1[3].LONG_H2[0]: R0.F15.B19 inv 0
	INT:BUF.QUAD_H1[3].OUT_LC[7]: R0.F15.B46 inv 0
	INT:BUF.QUAD_H1[4].LONG_H5[1]: R0.F3.B1 inv 0
	INT:BUF.QUAD_H1[5].LONG_H4[0]: R0.F0.B2 inv 0
	INT:BUF.QUAD_H1[5].OUT_LC[0]: R0.F0.B46 inv 0
	INT:BUF.QUAD_H1[6].LONG_H7[1]: R0.F6.B2 inv 0
	INT:BUF.QUAD_H1[7].LONG_H6[0]: R0.F4.B2 inv 0
	INT:BUF.QUAD_H1[7].OUT_LC[1]: R0.F2.B46 inv 0
	INT:BUF.QUAD_H1[8].LONG_H9[1]: R0.F10.B2 inv 0
	INT:BUF.QUAD_H1[9].LONG_H8[0]: R0.F8.B2 inv 0
	INT:BUF.QUAD_H1[9].OUT_LC[2]: R0.F4.B46 inv 0
	INT:BUF.QUAD_H2[0].OUT_LC[4]: R0.F8.B46 inv 0
	INT:BUF.QUAD_H2[10].OUT_LC[1]: R0.F3.B47 inv 0
	INT:BUF.QUAD_H2[2].OUT_LC[5]: R0.F10.B46 inv 0
	INT:BUF.QUAD_H2[4].OUT_LC[6]: R0.F12.B46 inv 0
	INT:BUF.QUAD_H2[6].OUT_LC[7]: R0.F14.B46 inv 0
	INT:BUF.QUAD_H2[8].OUT_LC[0]: R0.F1.B47 inv 0
	INT:BUF.QUAD_H3[11].OUT_LC[7]: R0.F15.B47 inv 0
	INT:BUF.QUAD_H3[1].OUT_LC[2]: R0.F5.B47 inv 0
	INT:BUF.QUAD_H3[3].OUT_LC[3]: R0.F7.B47 inv 0
	INT:BUF.QUAD_H3[5].OUT_LC[4]: R0.F9.B47 inv 0
	INT:BUF.QUAD_H3[7].OUT_LC[5]: R0.F11.B47 inv 0
	INT:BUF.QUAD_H3[9].OUT_LC[6]: R0.F13.B47 inv 0
	INT:BUF.QUAD_V1[0].OUT_LC[2]: R0.F5.B51 inv 0
	INT:BUF.QUAD_V1[10].OUT_LC[7]: R0.F14.B51 inv 0
	INT:BUF.QUAD_V1[2].OUT_LC[3]: R0.F7.B51 inv 0
	INT:BUF.QUAD_V1[4].OUT_LC[4]: R0.F8.B51 inv 0
	INT:BUF.QUAD_V1[6].OUT_LC[5]: R0.F10.B51 inv 0
	INT:BUF.QUAD_V1[8].OUT_LC[6]: R0.F12.B51 inv 0
	INT:BUF.QUAD_V1_W[11].OUT_LC[7]: R0.F15.B53 inv 0
	INT:BUF.QUAD_V1_W[1].OUT_LC[2]: R0.F5.B53 inv 0
	INT:BUF.QUAD_V1_W[3].OUT_LC[3]: R0.F7.B53 inv 0
	INT:BUF.QUAD_V1_W[5].OUT_LC[4]: R0.F9.B53 inv 0
	INT:BUF.QUAD_V1_W[7].OUT_LC[5]: R0.F11.B53 inv 0
	INT:BUF.QUAD_V1_W[9].OUT_LC[6]: R0.F13.B53 inv 0
	INT:BUF.QUAD_V2[11].OUT_LC[1]: R0.F3.B51 inv 0
	INT:BUF.QUAD_V2[1].OUT_LC[4]: R0.F9.B51 inv 0
	INT:BUF.QUAD_V2[3].OUT_LC[5]: R0.F11.B51 inv 0
	INT:BUF.QUAD_V2[5].OUT_LC[6]: R0.F13.B51 inv 0
	INT:BUF.QUAD_V2[7].OUT_LC[7]: R0.F15.B51 inv 0
	INT:BUF.QUAD_V2[9].OUT_LC[0]: R0.F1.B51 inv 0
	INT:BUF.QUAD_V2_W[0].OUT_LC[4]: R0.F8.B53 inv 0
	INT:BUF.QUAD_V2_W[10].OUT_LC[1]: R0.F3.B53 inv 0
	INT:BUF.QUAD_V2_W[2].OUT_LC[5]: R0.F10.B53 inv 0
	INT:BUF.QUAD_V2_W[4].OUT_LC[6]: R0.F12.B53 inv 0
	INT:BUF.QUAD_V2_W[6].OUT_LC[7]: R0.F14.B53 inv 0
	INT:BUF.QUAD_V2_W[8].OUT_LC[0]: R0.F1.B53 inv 0
	INT:BUF.QUAD_V3[0].LONG_V12[0]: R0.F1.B19 inv 0
	INT:BUF.QUAD_V3[0].OUT_LC[6]: R0.F13.B48 inv 0
	INT:BUF.QUAD_V3[10].LONG_V2[0]: R0.F11.B19 inv 0
	INT:BUF.QUAD_V3[10].OUT_LC[3]: R0.F7.B48 inv 0
	INT:BUF.QUAD_V3[11].LONG_V1[1]: R0.F10.B19 inv 0
	INT:BUF.QUAD_V3[1].LONG_V11[1]: R0.F0.B19 inv 0
	INT:BUF.QUAD_V3[2].LONG_V10[0]: R0.F3.B19 inv 0
	INT:BUF.QUAD_V3[2].OUT_LC[7]: R0.F15.B48 inv 0
	INT:BUF.QUAD_V3[3].LONG_V9[1]: R0.F2.B19 inv 0
	INT:BUF.QUAD_V3[4].LONG_V8[0]: R0.F5.B19 inv 0
	INT:BUF.QUAD_V3[4].OUT_LC[0]: R0.F1.B48 inv 0
	INT:BUF.QUAD_V3[5].LONG_V7[1]: R0.F4.B19 inv 0
	INT:BUF.QUAD_V3[6].LONG_V6[0]: R0.F7.B19 inv 0
	INT:BUF.QUAD_V3[6].OUT_LC[1]: R0.F3.B48 inv 0
	INT:BUF.QUAD_V3[7].LONG_V5[1]: R0.F6.B19 inv 0
	INT:BUF.QUAD_V3[8].LONG_V4[0]: R0.F9.B19 inv 0
	INT:BUF.QUAD_V3[8].OUT_LC[2]: R0.F5.B48 inv 0
	INT:BUF.QUAD_V3[9].LONG_V3[1]: R0.F8.B19 inv 0
	INT:BUF.QUAD_V3_W[11].OUT_LC[3]: R0.F6.B53 inv 0
	INT:BUF.QUAD_V3_W[1].OUT_LC[6]: R0.F13.B52 inv 0
	INT:BUF.QUAD_V3_W[3].OUT_LC[7]: R0.F15.B52 inv 0
	INT:BUF.QUAD_V3_W[5].OUT_LC[0]: R0.F0.B53 inv 0
	INT:BUF.QUAD_V3_W[7].OUT_LC[1]: R0.F2.B53 inv 0
	INT:BUF.QUAD_V3_W[9].OUT_LC[2]: R0.F4.B53 inv 0
	INT:BUF.QUAD_V4[11].OUT_LC[5]: R0.F11.B48 inv 0
	INT:BUF.QUAD_V4[1].OUT_LC[0]: R0.F0.B48 inv 0
	INT:BUF.QUAD_V4[3].OUT_LC[1]: R0.F2.B48 inv 0
	INT:BUF.QUAD_V4[5].OUT_LC[2]: R0.F4.B48 inv 0
	INT:BUF.QUAD_V4[7].OUT_LC[3]: R0.F6.B48 inv 0
	INT:BUF.QUAD_V4[9].OUT_LC[4]: R0.F9.B48 inv 0
	INT:BUF.QUAD_V4_W[0].OUT_LC[0]: R0.F1.B52 inv 0
	INT:BUF.QUAD_V4_W[10].OUT_LC[5]: R0.F11.B52 inv 0
	INT:BUF.QUAD_V4_W[2].OUT_LC[1]: R0.F3.B52 inv 0
	INT:BUF.QUAD_V4_W[4].OUT_LC[2]: R0.F5.B52 inv 0
	INT:BUF.QUAD_V4_W[6].OUT_LC[3]: R0.F7.B52 inv 0
	INT:BUF.QUAD_V4_W[8].OUT_LC[4]: R0.F9.B52 inv 0
	INT:INV.IMUX_CLK_OPTINV: R0.F0.B0 inv 0
	INT:MUX.GLOBAL_OUT[0]: R0.F7.B1 R0.F6.B0 R0.F7.B0 R0.F6.B1
		0001: GLOBAL[0]
		0011: GLOBAL[1]
		0101: GLOBAL[2]
		0111: GLOBAL[3]
		1001: GLOBAL[4]
		1011: GLOBAL[5]
		1101: GLOBAL[6]
		1111: GLOBAL[7]
		0000: NONE
	INT:MUX.GLOBAL_OUT[1]: R0.F9.B1 R0.F8.B0 R0.F9.B0 R0.F8.B1
		0001: GLOBAL[0]
		0011: GLOBAL[1]
		0101: GLOBAL[2]
		0111: GLOBAL[3]
		1001: GLOBAL[4]
		1011: GLOBAL[5]
		1101: GLOBAL[6]
		1111: GLOBAL[7]
		0000: NONE
	INT:MUX.GLOBAL_OUT[2]: R0.F11.B1 R0.F10.B0 R0.F11.B0 R0.F10.B1
		0001: GLOBAL[0]
		0011: GLOBAL[1]
		0101: GLOBAL[2]
		0111: GLOBAL[3]
		1001: GLOBAL[4]
		1011: GLOBAL[5]
		1101: GLOBAL[6]
		1111: GLOBAL[7]
		0000: NONE
	INT:MUX.GLOBAL_OUT[3]: R0.F13.B1 R0.F12.B0 R0.F13.B0 R0.F12.B1
		0001: GLOBAL[0]
		0011: GLOBAL[1]
		0101: GLOBAL[2]
		0111: GLOBAL[3]
		1001: GLOBAL[4]
		1011: GLOBAL[5]
		1101: GLOBAL[6]
		1111: GLOBAL[7]
		0000: NONE
	INT:MUX.IMUX_CE: R0.F5.B1 R0.F4.B0 R0.F5.B0 R0.F4.B1
		0001: GLOBAL[1]
		0011: GLOBAL[3]
		0101: GLOBAL[5]
		0111: GLOBAL[7]
		1001: LOCAL_0[2]
		1011: LOCAL_1[3]
		1101: LOCAL_2[2]
		1111: LOCAL_3[3]
		0000: NONE
	INT:MUX.IMUX_CLK: R0.F3.B2 R0.F2.B1 R0.F2.B0 R0.F3.B0 R0.F2.B2
		00001: GLOBAL[0]
		00011: GLOBAL[1]
		00101: GLOBAL[2]
		00111: GLOBAL[3]
		01001: GLOBAL[4]
		01011: GLOBAL[5]
		01101: GLOBAL[6]
		01111: GLOBAL[7]
		10001: LOCAL_0[0]
		10011: LOCAL_1[1]
		10101: LOCAL_2[0]
		10111: LOCAL_3[1]
		00000: NONE
	INT:MUX.IMUX_LC_I0[0]: R0.F1.B28 R0.F1.B27 R0.F0.B26 R0.F1.B26 R0.F1.B29
		00001: LOCAL_0[0]
		00011: LOCAL_0[2]
		00101: LOCAL_0[4]
		00111: LOCAL_0[6]
		01001: LOCAL_1[1]
		01011: LOCAL_1[3]
		01101: LOCAL_1[5]
		01111: LOCAL_1[7]
		10001: LOCAL_2[0]
		10011: LOCAL_2[2]
		10101: LOCAL_2[4]
		10111: LOCAL_2[6]
		11001: LOCAL_3[1]
		11011: LOCAL_3[3]
		11101: LOCAL_3[5]
		11111: LOCAL_3[7]
		00000: NONE
	INT:MUX.IMUX_LC_I0[1]: R0.F3.B28 R0.F3.B27 R0.F2.B26 R0.F3.B26 R0.F3.B29
		00001: LOCAL_0[1]
		00011: LOCAL_0[3]
		00101: LOCAL_0[5]
		00111: LOCAL_0[7]
		01001: LOCAL_1[0]
		01011: LOCAL_1[2]
		01101: LOCAL_1[4]
		01111: LOCAL_1[6]
		10001: LOCAL_2[1]
		10011: LOCAL_2[3]
		10101: LOCAL_2[5]
		10111: LOCAL_2[7]
		11001: LOCAL_3[0]
		11011: LOCAL_3[2]
		11101: LOCAL_3[4]
		11111: LOCAL_3[6]
		00000: NONE
	INT:MUX.IMUX_LC_I0[2]: R0.F5.B28 R0.F5.B27 R0.F4.B26 R0.F5.B26 R0.F5.B29
		00001: LOCAL_0[0]
		00011: LOCAL_0[2]
		00101: LOCAL_0[4]
		00111: LOCAL_0[6]
		01001: LOCAL_1[1]
		01011: LOCAL_1[3]
		01101: LOCAL_1[5]
		01111: LOCAL_1[7]
		10001: LOCAL_2[0]
		10011: LOCAL_2[2]
		10101: LOCAL_2[4]
		10111: LOCAL_2[6]
		11001: LOCAL_3[1]
		11011: LOCAL_3[3]
		11101: LOCAL_3[5]
		11111: LOCAL_3[7]
		00000: NONE
	INT:MUX.IMUX_LC_I0[3]: R0.F7.B28 R0.F7.B27 R0.F6.B26 R0.F7.B26 R0.F7.B29
		00001: LOCAL_0[1]
		00011: LOCAL_0[3]
		00101: LOCAL_0[5]
		00111: LOCAL_0[7]
		01001: LOCAL_1[0]
		01011: LOCAL_1[2]
		01101: LOCAL_1[4]
		01111: LOCAL_1[6]
		10001: LOCAL_2[1]
		10011: LOCAL_2[3]
		10101: LOCAL_2[5]
		10111: LOCAL_2[7]
		11001: LOCAL_3[0]
		11011: LOCAL_3[2]
		11101: LOCAL_3[4]
		11111: LOCAL_3[6]
		00000: NONE
	INT:MUX.IMUX_LC_I0[4]: R0.F9.B28 R0.F9.B27 R0.F8.B26 R0.F9.B26 R0.F9.B29
		00001: LOCAL_0[0]
		00011: LOCAL_0[2]
		00101: LOCAL_0[4]
		00111: LOCAL_0[6]
		01001: LOCAL_1[1]
		01011: LOCAL_1[3]
		01101: LOCAL_1[5]
		01111: LOCAL_1[7]
		10001: LOCAL_2[0]
		10011: LOCAL_2[2]
		10101: LOCAL_2[4]
		10111: LOCAL_2[6]
		11001: LOCAL_3[1]
		11011: LOCAL_3[3]
		11101: LOCAL_3[5]
		11111: LOCAL_3[7]
		00000: NONE
	INT:MUX.IMUX_LC_I0[5]: R0.F11.B28 R0.F11.B27 R0.F10.B26 R0.F11.B26 R0.F11.B29
		00001: LOCAL_0[1]
		00011: LOCAL_0[3]
		00101: LOCAL_0[5]
		00111: LOCAL_0[7]
		01001: LOCAL_1[0]
		01011: LOCAL_1[2]
		01101: LOCAL_1[4]
		01111: LOCAL_1[6]
		10001: LOCAL_2[1]
		10011: LOCAL_2[3]
		10101: LOCAL_2[5]
		10111: LOCAL_2[7]
		11001: LOCAL_3[0]
		11011: LOCAL_3[2]
		11101: LOCAL_3[4]
		11111: LOCAL_3[6]
		00000: NONE
	INT:MUX.IMUX_LC_I0[6]: R0.F13.B28 R0.F13.B27 R0.F12.B26 R0.F13.B26 R0.F13.B29
		00001: LOCAL_0[0]
		00011: LOCAL_0[2]
		00101: LOCAL_0[4]
		00111: LOCAL_0[6]
		01001: LOCAL_1[1]
		01011: LOCAL_1[3]
		01101: LOCAL_1[5]
		01111: LOCAL_1[7]
		10001: LOCAL_2[0]
		10011: LOCAL_2[2]
		10101: LOCAL_2[4]
		10111: LOCAL_2[6]
		11001: LOCAL_3[1]
		11011: LOCAL_3[3]
		11101: LOCAL_3[5]
		11111: LOCAL_3[7]
		00000: NONE
	INT:MUX.IMUX_LC_I0[7]: R0.F15.B28 R0.F15.B27 R0.F14.B26 R0.F15.B26 R0.F15.B29
		00001: LOCAL_0[1]
		00011: LOCAL_0[3]
		00101: LOCAL_0[5]
		00111: LOCAL_0[7]
		01001: LOCAL_1[0]
		01011: LOCAL_1[2]
		01101: LOCAL_1[4]
		01111: LOCAL_1[6]
		10001: LOCAL_2[1]
		10011: LOCAL_2[3]
		10101: LOCAL_2[5]
		10111: LOCAL_2[7]
		11001: LOCAL_3[0]
		11011: LOCAL_3[2]
		11101: LOCAL_3[4]
		11111: LOCAL_3[6]
		00000: NONE
	INT:MUX.IMUX_LC_I1[0]: R0.F0.B28 R0.F0.B27 R0.F0.B30 R0.F1.B30 R0.F0.B29
		00001: LOCAL_0[1]
		00011: LOCAL_0[3]
		00101: LOCAL_0[5]
		00111: LOCAL_0[7]
		01001: LOCAL_1[0]
		01011: LOCAL_1[2]
		01101: LOCAL_1[4]
		01111: LOCAL_1[6]
		10001: LOCAL_2[1]
		10011: LOCAL_2[3]
		10101: LOCAL_2[5]
		10111: LOCAL_2[7]
		11001: LOCAL_3[0]
		11011: LOCAL_3[2]
		11101: LOCAL_3[4]
		11111: LOCAL_3[6]
		00000: NONE
	INT:MUX.IMUX_LC_I1[1]: R0.F2.B28 R0.F2.B27 R0.F2.B30 R0.F3.B30 R0.F2.B29
		00001: LOCAL_0[0]
		00011: LOCAL_0[2]
		00101: LOCAL_0[4]
		00111: LOCAL_0[6]
		01001: LOCAL_1[1]
		01011: LOCAL_1[3]
		01101: LOCAL_1[5]
		01111: LOCAL_1[7]
		10001: LOCAL_2[0]
		10011: LOCAL_2[2]
		10101: LOCAL_2[4]
		10111: LOCAL_2[6]
		11001: LOCAL_3[1]
		11011: LOCAL_3[3]
		11101: LOCAL_3[5]
		11111: LOCAL_3[7]
		00000: NONE
	INT:MUX.IMUX_LC_I1[2]: R0.F4.B28 R0.F4.B27 R0.F4.B30 R0.F5.B30 R0.F4.B29
		00001: LOCAL_0[1]
		00011: LOCAL_0[3]
		00101: LOCAL_0[5]
		00111: LOCAL_0[7]
		01001: LOCAL_1[0]
		01011: LOCAL_1[2]
		01101: LOCAL_1[4]
		01111: LOCAL_1[6]
		10001: LOCAL_2[1]
		10011: LOCAL_2[3]
		10101: LOCAL_2[5]
		10111: LOCAL_2[7]
		11001: LOCAL_3[0]
		11011: LOCAL_3[2]
		11101: LOCAL_3[4]
		11111: LOCAL_3[6]
		00000: NONE
	INT:MUX.IMUX_LC_I1[3]: R0.F6.B28 R0.F6.B27 R0.F6.B30 R0.F7.B30 R0.F6.B29
		00001: LOCAL_0[0]
		00011: LOCAL_0[2]
		00101: LOCAL_0[4]
		00111: LOCAL_0[6]
		01001: LOCAL_1[1]
		01011: LOCAL_1[3]
		01101: LOCAL_1[5]
		01111: LOCAL_1[7]
		10001: LOCAL_2[0]
		10011: LOCAL_2[2]
		10101: LOCAL_2[4]
		10111: LOCAL_2[6]
		11001: LOCAL_3[1]
		11011: LOCAL_3[3]
		11101: LOCAL_3[5]
		11111: LOCAL_3[7]
		00000: NONE
	INT:MUX.IMUX_LC_I1[4]: R0.F8.B28 R0.F8.B27 R0.F8.B30 R0.F9.B30 R0.F8.B29
		00001: LOCAL_0[1]
		00011: LOCAL_0[3]
		00101: LOCAL_0[5]
		00111: LOCAL_0[7]
		01001: LOCAL_1[0]
		01011: LOCAL_1[2]
		01101: LOCAL_1[4]
		01111: LOCAL_1[6]
		10001: LOCAL_2[1]
		10011: LOCAL_2[3]
		10101: LOCAL_2[5]
		10111: LOCAL_2[7]
		11001: LOCAL_3[0]
		11011: LOCAL_3[2]
		11101: LOCAL_3[4]
		11111: LOCAL_3[6]
		00000: NONE
	INT:MUX.IMUX_LC_I1[5]: R0.F10.B28 R0.F10.B27 R0.F10.B30 R0.F11.B30 R0.F10.B29
		00001: LOCAL_0[0]
		00011: LOCAL_0[2]
		00101: LOCAL_0[4]
		00111: LOCAL_0[6]
		01001: LOCAL_1[1]
		01011: LOCAL_1[3]
		01101: LOCAL_1[5]
		01111: LOCAL_1[7]
		10001: LOCAL_2[0]
		10011: LOCAL_2[2]
		10101: LOCAL_2[4]
		10111: LOCAL_2[6]
		11001: LOCAL_3[1]
		11011: LOCAL_3[3]
		11101: LOCAL_3[5]
		11111: LOCAL_3[7]
		00000: NONE
	INT:MUX.IMUX_LC_I1[6]: R0.F12.B28 R0.F12.B27 R0.F12.B30 R0.F13.B30 R0.F12.B29
		00001: LOCAL_0[1]
		00011: LOCAL_0[3]
		00101: LOCAL_0[5]
		00111: LOCAL_0[7]
		01001: LOCAL_1[0]
		01011: LOCAL_1[2]
		01101: LOCAL_1[4]
		01111: LOCAL_1[6]
		10001: LOCAL_2[1]
		10011: LOCAL_2[3]
		10101: LOCAL_2[5]
		10111: LOCAL_2[7]
		11001: LOCAL_3[0]
		11011: LOCAL_3[2]
		11101: LOCAL_3[4]
		11111: LOCAL_3[6]
		00000: NONE
	INT:MUX.IMUX_LC_I1[7]: R0.F14.B28 R0.F14.B27 R0.F14.B30 R0.F15.B30 R0.F14.B29
		00001: LOCAL_0[0]
		00011: LOCAL_0[2]
		00101: LOCAL_0[4]
		00111: LOCAL_0[6]
		01001: LOCAL_1[1]
		01011: LOCAL_1[3]
		01101: LOCAL_1[5]
		01111: LOCAL_1[7]
		10001: LOCAL_2[0]
		10011: LOCAL_2[2]
		10101: LOCAL_2[4]
		10111: LOCAL_2[6]
		11001: LOCAL_3[1]
		11011: LOCAL_3[3]
		11101: LOCAL_3[5]
		11111: LOCAL_3[7]
		00000: NONE
	INT:MUX.IMUX_LC_I2[0]: R0.F1.B33 R0.F1.B34 R0.F0.B35 R0.F1.B35 R0.F1.B32
		00001: LOCAL_0[0]
		00011: LOCAL_0[2]
		00101: LOCAL_0[4]
		00111: LOCAL_0[6]
		01001: LOCAL_1[1]
		01011: LOCAL_1[3]
		01101: LOCAL_1[5]
		01111: LOCAL_1[7]
		10001: LOCAL_2[0]
		10011: LOCAL_2[2]
		10101: LOCAL_2[4]
		10111: LOCAL_2[6]
		11001: LOCAL_3[1]
		11011: LOCAL_3[3]
		11101: LOCAL_3[5]
		11111: LOCAL_3[7]
		00000: NONE
	INT:MUX.IMUX_LC_I2[1]: R0.F3.B33 R0.F3.B34 R0.F2.B35 R0.F3.B35 R0.F3.B32
		00001: LOCAL_0[1]
		00011: LOCAL_0[3]
		00101: LOCAL_0[5]
		00111: LOCAL_0[7]
		01001: LOCAL_1[0]
		01011: LOCAL_1[2]
		01101: LOCAL_1[4]
		01111: LOCAL_1[6]
		10001: LOCAL_2[1]
		10011: LOCAL_2[3]
		10101: LOCAL_2[5]
		10111: LOCAL_2[7]
		11001: LOCAL_3[0]
		11011: LOCAL_3[2]
		11101: LOCAL_3[4]
		11111: LOCAL_3[6]
		00000: NONE
	INT:MUX.IMUX_LC_I2[2]: R0.F5.B33 R0.F5.B34 R0.F4.B35 R0.F5.B35 R0.F5.B32
		00001: LOCAL_0[0]
		00011: LOCAL_0[2]
		00101: LOCAL_0[4]
		00111: LOCAL_0[6]
		01001: LOCAL_1[1]
		01011: LOCAL_1[3]
		01101: LOCAL_1[5]
		01111: LOCAL_1[7]
		10001: LOCAL_2[0]
		10011: LOCAL_2[2]
		10101: LOCAL_2[4]
		10111: LOCAL_2[6]
		11001: LOCAL_3[1]
		11011: LOCAL_3[3]
		11101: LOCAL_3[5]
		11111: LOCAL_3[7]
		00000: NONE
	INT:MUX.IMUX_LC_I2[3]: R0.F7.B33 R0.F7.B34 R0.F6.B35 R0.F7.B35 R0.F7.B32
		00001: LOCAL_0[1]
		00011: LOCAL_0[3]
		00101: LOCAL_0[5]
		00111: LOCAL_0[7]
		01001: LOCAL_1[0]
		01011: LOCAL_1[2]
		01101: LOCAL_1[4]
		01111: LOCAL_1[6]
		10001: LOCAL_2[1]
		10011: LOCAL_2[3]
		10101: LOCAL_2[5]
		10111: LOCAL_2[7]
		11001: LOCAL_3[0]
		11011: LOCAL_3[2]
		11101: LOCAL_3[4]
		11111: LOCAL_3[6]
		00000: NONE
	INT:MUX.IMUX_LC_I2[4]: R0.F9.B33 R0.F9.B34 R0.F8.B35 R0.F9.B35 R0.F9.B32
		00001: LOCAL_0[0]
		00011: LOCAL_0[2]
		00101: LOCAL_0[4]
		00111: LOCAL_0[6]
		01001: LOCAL_1[1]
		01011: LOCAL_1[3]
		01101: LOCAL_1[5]
		01111: LOCAL_1[7]
		10001: LOCAL_2[0]
		10011: LOCAL_2[2]
		10101: LOCAL_2[4]
		10111: LOCAL_2[6]
		11001: LOCAL_3[1]
		11011: LOCAL_3[3]
		11101: LOCAL_3[5]
		11111: LOCAL_3[7]
		00000: NONE
	INT:MUX.IMUX_LC_I2[5]: R0.F11.B33 R0.F11.B34 R0.F10.B35 R0.F11.B35 R0.F11.B32
		00001: LOCAL_0[1]
		00011: LOCAL_0[3]
		00101: LOCAL_0[5]
		00111: LOCAL_0[7]
		01001: LOCAL_1[0]
		01011: LOCAL_1[2]
		01101: LOCAL_1[4]
		01111: LOCAL_1[6]
		10001: LOCAL_2[1]
		10011: LOCAL_2[3]
		10101: LOCAL_2[5]
		10111: LOCAL_2[7]
		11001: LOCAL_3[0]
		11011: LOCAL_3[2]
		11101: LOCAL_3[4]
		11111: LOCAL_3[6]
		00000: NONE
	INT:MUX.IMUX_LC_I2[6]: R0.F13.B33 R0.F13.B34 R0.F12.B35 R0.F13.B35 R0.F13.B32
		00001: LOCAL_0[0]
		00011: LOCAL_0[2]
		00101: LOCAL_0[4]
		00111: LOCAL_0[6]
		01001: LOCAL_1[1]
		01011: LOCAL_1[3]
		01101: LOCAL_1[5]
		01111: LOCAL_1[7]
		10001: LOCAL_2[0]
		10011: LOCAL_2[2]
		10101: LOCAL_2[4]
		10111: LOCAL_2[6]
		11001: LOCAL_3[1]
		11011: LOCAL_3[3]
		11101: LOCAL_3[5]
		11111: LOCAL_3[7]
		00000: NONE
	INT:MUX.IMUX_LC_I2[7]: R0.F15.B33 R0.F15.B34 R0.F14.B35 R0.F15.B35 R0.F15.B32
		00001: LOCAL_0[1]
		00011: LOCAL_0[3]
		00101: LOCAL_0[5]
		00111: LOCAL_0[7]
		01001: LOCAL_1[0]
		01011: LOCAL_1[2]
		01101: LOCAL_1[4]
		01111: LOCAL_1[6]
		10001: LOCAL_2[1]
		10011: LOCAL_2[3]
		10101: LOCAL_2[5]
		10111: LOCAL_2[7]
		11001: LOCAL_3[0]
		11011: LOCAL_3[2]
		11101: LOCAL_3[4]
		11111: LOCAL_3[6]
		00000: NONE
	INT:MUX.IMUX_LC_I3[0]: R0.F0.B33 R0.F0.B34 R0.F0.B31 R0.F1.B31 R0.F0.B32
		00001: CI
		00011: LOCAL_0[3]
		00101: LOCAL_0[5]
		00111: LOCAL_0[7]
		01001: LOCAL_1[0]
		01011: LOCAL_1[2]
		01101: LOCAL_1[4]
		01111: LOCAL_1[6]
		10001: LOCAL_2[1]
		10011: LOCAL_2[3]
		10101: LOCAL_2[5]
		10111: LOCAL_2[7]
		11001: LOCAL_3[0]
		11011: LOCAL_3[2]
		11101: LOCAL_3[4]
		11111: LOCAL_3[6]
		00000: NONE
	INT:MUX.IMUX_LC_I3[1]: R0.F2.B33 R0.F2.B34 R0.F2.B31 R0.F3.B31 R0.F2.B32
		00001: CI
		00011: LOCAL_0[2]
		00101: LOCAL_0[4]
		00111: LOCAL_0[6]
		01001: LOCAL_1[1]
		01011: LOCAL_1[3]
		01101: LOCAL_1[5]
		01111: LOCAL_1[7]
		10001: LOCAL_2[0]
		10011: LOCAL_2[2]
		10101: LOCAL_2[4]
		10111: LOCAL_2[6]
		11001: LOCAL_3[1]
		11011: LOCAL_3[3]
		11101: LOCAL_3[5]
		11111: LOCAL_3[7]
		00000: NONE
	INT:MUX.IMUX_LC_I3[2]: R0.F4.B33 R0.F4.B34 R0.F4.B31 R0.F5.B31 R0.F4.B32
		00001: CI
		00011: LOCAL_0[3]
		00101: LOCAL_0[5]
		00111: LOCAL_0[7]
		01001: LOCAL_1[0]
		01011: LOCAL_1[2]
		01101: LOCAL_1[4]
		01111: LOCAL_1[6]
		10001: LOCAL_2[1]
		10011: LOCAL_2[3]
		10101: LOCAL_2[5]
		10111: LOCAL_2[7]
		11001: LOCAL_3[0]
		11011: LOCAL_3[2]
		11101: LOCAL_3[4]
		11111: LOCAL_3[6]
		00000: NONE
	INT:MUX.IMUX_LC_I3[3]: R0.F6.B33 R0.F6.B34 R0.F6.B31 R0.F7.B31 R0.F6.B32
		00001: CI
		00011: LOCAL_0[2]
		00101: LOCAL_0[4]
		00111: LOCAL_0[6]
		01001: LOCAL_1[1]
		01011: LOCAL_1[3]
		01101: LOCAL_1[5]
		01111: LOCAL_1[7]
		10001: LOCAL_2[0]
		10011: LOCAL_2[2]
		10101: LOCAL_2[4]
		10111: LOCAL_2[6]
		11001: LOCAL_3[1]
		11011: LOCAL_3[3]
		11101: LOCAL_3[5]
		11111: LOCAL_3[7]
		00000: NONE
	INT:MUX.IMUX_LC_I3[4]: R0.F8.B33 R0.F8.B34 R0.F8.B31 R0.F9.B31 R0.F8.B32
		00001: CI
		00011: LOCAL_0[3]
		00101: LOCAL_0[5]
		00111: LOCAL_0[7]
		01001: LOCAL_1[0]
		01011: LOCAL_1[2]
		01101: LOCAL_1[4]
		01111: LOCAL_1[6]
		10001: LOCAL_2[1]
		10011: LOCAL_2[3]
		10101: LOCAL_2[5]
		10111: LOCAL_2[7]
		11001: LOCAL_3[0]
		11011: LOCAL_3[2]
		11101: LOCAL_3[4]
		11111: LOCAL_3[6]
		00000: NONE
	INT:MUX.IMUX_LC_I3[5]: R0.F10.B33 R0.F10.B34 R0.F10.B31 R0.F11.B31 R0.F10.B32
		00001: CI
		00011: LOCAL_0[2]
		00101: LOCAL_0[4]
		00111: LOCAL_0[6]
		01001: LOCAL_1[1]
		01011: LOCAL_1[3]
		01101: LOCAL_1[5]
		01111: LOCAL_1[7]
		10001: LOCAL_2[0]
		10011: LOCAL_2[2]
		10101: LOCAL_2[4]
		10111: LOCAL_2[6]
		11001: LOCAL_3[1]
		11011: LOCAL_3[3]
		11101: LOCAL_3[5]
		11111: LOCAL_3[7]
		00000: NONE
	INT:MUX.IMUX_LC_I3[6]: R0.F12.B33 R0.F12.B34 R0.F12.B31 R0.F13.B31 R0.F12.B32
		00001: CI
		00011: LOCAL_0[3]
		00101: LOCAL_0[5]
		00111: LOCAL_0[7]
		01001: LOCAL_1[0]
		01011: LOCAL_1[2]
		01101: LOCAL_1[4]
		01111: LOCAL_1[6]
		10001: LOCAL_2[1]
		10011: LOCAL_2[3]
		10101: LOCAL_2[5]
		10111: LOCAL_2[7]
		11001: LOCAL_3[0]
		11011: LOCAL_3[2]
		11101: LOCAL_3[4]
		11111: LOCAL_3[6]
		00000: NONE
	INT:MUX.IMUX_LC_I3[7]: R0.F14.B33 R0.F14.B34 R0.F14.B31 R0.F15.B31 R0.F14.B32
		00001: CI
		00011: LOCAL_0[2]
		00101: LOCAL_0[4]
		00111: LOCAL_0[6]
		01001: LOCAL_1[1]
		01011: LOCAL_1[3]
		01101: LOCAL_1[5]
		01111: LOCAL_1[7]
		10001: LOCAL_2[0]
		10011: LOCAL_2[2]
		10101: LOCAL_2[4]
		10111: LOCAL_2[6]
		11001: LOCAL_3[1]
		11011: LOCAL_3[3]
		11101: LOCAL_3[5]
		11111: LOCAL_3[7]
		00000: NONE
	INT:MUX.IMUX_RST: R0.F15.B1 R0.F14.B0 R0.F15.B0 R0.F14.B1
		0001: GLOBAL[0]
		0011: GLOBAL[2]
		0101: GLOBAL[4]
		0111: GLOBAL[6]
		1001: LOCAL_0[4]
		1011: LOCAL_1[5]
		1101: LOCAL_2[4]
		1111: LOCAL_3[5]
		0000: NONE
	INT:MUX.LOCAL_0[0]: R0.F0.B14 R0.F1.B14 R0.F1.B15 R0.F1.B16 R0.F1.B17
		11101: LONG_H0[0]
		00011: LONG_H4[0]
		01011: LONG_H8[0]
		00000: NONE
		10001: OUT_LC[0]
		10101: OUT_LC_E[0]
		00101: OUT_LC_N[0]
		01101: OUT_LC_S[0]
		11001: OUT_LC_WN[0]
		01111: QUAD_H0[0]
		10111: QUAD_H0[8]
		11111: QUAD_H1[5]
		01001: QUAD_V2_W[10]
		00001: QUAD_V2_W[1]
		00111: QUAD_V3[4]
		10011: QUAD_V4[1]
		11011: QUAD_V4[9]
	INT:MUX.LOCAL_0[1]: R0.F0.B18 R0.F1.B18 R0.F0.B15 R0.F0.B16 R0.F0.B17
		11101: LONG_H0[1]
		00011: LONG_H4[1]
		01011: LONG_H8[1]
		00000: NONE
		10001: OUT_LC[1]
		10101: OUT_LC_E[1]
		00101: OUT_LC_N[1]
		01101: OUT_LC_S[1]
		11001: OUT_LC_WN[1]
		01111: QUAD_H0[1]
		10111: QUAD_H0[9]
		11111: QUAD_H1[4]
		00001: QUAD_V2_W[0]
		01001: QUAD_V2_W[11]
		00111: QUAD_V3[5]
		10011: QUAD_V4[0]
		11011: QUAD_V4[8]
	INT:MUX.LOCAL_0[2]: R0.F0.B25 R0.F1.B25 R0.F1.B24 R0.F1.B23 R0.F1.B22
		11101: LONG_H1[1]
		00011: LONG_H5[1]
		01011: LONG_H9[1]
		00000: NONE
		10001: OUT_LC[2]
		10101: OUT_LC_E[2]
		00101: OUT_LC_N[2]
		01101: OUT_LC_S[2]
		11001: OUT_LC_WN[2]
		10111: QUAD_H0[10]
		01111: QUAD_H0[2]
		11111: QUAD_H1[7]
		00001: QUAD_V2_W[3]
		01001: QUAD_V2_W[8]
		00111: QUAD_V3[6]
		11011: QUAD_V4[11]
		10011: QUAD_V4[3]
	INT:MUX.LOCAL_0[3]: R0.F0.B21 R0.F1.B21 R0.F0.B24 R0.F0.B23 R0.F0.B22
		11101: LONG_H1[0]
		00011: LONG_H5[0]
		01011: LONG_H9[0]
		00000: NONE
		10001: OUT_LC[3]
		10101: OUT_LC_E[3]
		00101: OUT_LC_N[3]
		01101: OUT_LC_S[3]
		11001: OUT_LC_WN[3]
		10111: QUAD_H0[11]
		01111: QUAD_H0[3]
		11111: QUAD_H1[6]
		00001: QUAD_V2_W[2]
		01001: QUAD_V2_W[9]
		00111: QUAD_V3[7]
		11011: QUAD_V4[10]
		10011: QUAD_V4[2]
	INT:MUX.LOCAL_0[4]: R0.F2.B14 R0.F3.B14 R0.F3.B15 R0.F3.B16 R0.F3.B17
		00001: GLOBAL_OUT[0]
		01011: LONG_H10[0]
		11101: LONG_H2[0]
		00011: LONG_H6[0]
		00000: NONE
		10001: OUT_LC[4]
		10101: OUT_LC_E[4]
		00101: OUT_LC_N[4]
		01101: OUT_LC_S[4]
		11001: OUT_LC_WN[4]
		01111: QUAD_H0[4]
		10111: QUAD_H1[1]
		11111: QUAD_H1[9]
		01001: QUAD_V2_W[5]
		11011: QUAD_V3[0]
		00111: QUAD_V3[8]
		10011: QUAD_V4[5]
	INT:MUX.LOCAL_0[5]: R0.F2.B18 R0.F3.B18 R0.F2.B15 R0.F2.B16 R0.F2.B17
		00001: GLOBAL_OUT[1]
		01011: LONG_H10[1]
		11101: LONG_H2[1]
		00011: LONG_H6[1]
		00000: NONE
		10001: OUT_LC[5]
		10101: OUT_LC_E[5]
		00101: OUT_LC_N[5]
		01101: OUT_LC_S[5]
		11001: OUT_LC_WN[5]
		01111: QUAD_H0[5]
		10111: QUAD_H1[0]
		11111: QUAD_H1[8]
		01001: QUAD_V2_W[4]
		11011: QUAD_V3[1]
		00111: QUAD_V3[9]
		10011: QUAD_V4[4]
	INT:MUX.LOCAL_0[6]: R0.F2.B25 R0.F3.B25 R0.F3.B24 R0.F3.B23 R0.F3.B22
		00001: GLOBAL_OUT[2]
		01011: LONG_H11[1]
		11101: LONG_H3[1]
		00011: LONG_H7[1]
		00000: NONE
		10001: OUT_LC[6]
		10101: OUT_LC_E[6]
		00101: OUT_LC_N[6]
		01101: OUT_LC_S[6]
		11001: OUT_LC_WN[6]
		01111: QUAD_H0[6]
		11111: QUAD_H1[11]
		10111: QUAD_H1[3]
		01001: QUAD_V2_W[7]
		00111: QUAD_V3[10]
		11011: QUAD_V3[2]
		10011: QUAD_V4[7]
	INT:MUX.LOCAL_0[7]: R0.F2.B21 R0.F3.B21 R0.F2.B24 R0.F2.B23 R0.F2.B22
		00001: GLOBAL_OUT[3]
		01011: LONG_H11[0]
		11101: LONG_H3[0]
		00011: LONG_H7[0]
		00000: NONE
		10001: OUT_LC[7]
		10101: OUT_LC_E[7]
		00101: OUT_LC_N[7]
		01101: OUT_LC_S[7]
		11001: OUT_LC_WN[7]
		01111: QUAD_H0[7]
		11111: QUAD_H1[10]
		10111: QUAD_H1[2]
		01001: QUAD_V2_W[6]
		00111: QUAD_V3[11]
		11011: QUAD_V3[3]
		10011: QUAD_V4[6]
	INT:MUX.LOCAL_1[0]: R0.F4.B14 R0.F5.B14 R0.F5.B15 R0.F5.B16 R0.F5.B17
		11101: LONG_H0[0]
		00011: LONG_H4[0]
		01011: LONG_H8[0]
		00000: NONE
		10001: OUT_LC[0]
		10101: OUT_LC_E[0]
		00101: OUT_LC_N[0]
		01101: OUT_LC_S[0]
		11001: OUT_LC_WN[0]
		01111: QUAD_H0[0]
		10111: QUAD_H0[8]
		11111: QUAD_H1[5]
		01001: QUAD_V2_W[1]
		00111: QUAD_V3[4]
		10011: QUAD_V4[1]
		11011: QUAD_V4[9]
		00001: QUAD_V4_W[1]
	INT:MUX.LOCAL_1[1]: R0.F4.B18 R0.F5.B18 R0.F4.B15 R0.F4.B16 R0.F4.B17
		11101: LONG_H0[1]
		00011: LONG_H4[1]
		01011: LONG_H8[1]
		00000: NONE
		10001: OUT_LC[1]
		10101: OUT_LC_E[1]
		00101: OUT_LC_N[1]
		01101: OUT_LC_S[1]
		11001: OUT_LC_WN[1]
		01111: QUAD_H0[1]
		10111: QUAD_H0[9]
		11111: QUAD_H1[4]
		01001: QUAD_V2_W[0]
		00111: QUAD_V3[5]
		10011: QUAD_V4[0]
		11011: QUAD_V4[8]
		00001: QUAD_V4_W[0]
	INT:MUX.LOCAL_1[2]: R0.F4.B25 R0.F5.B25 R0.F5.B24 R0.F5.B23 R0.F5.B22
		11101: LONG_H1[1]
		00011: LONG_H5[1]
		01011: LONG_H9[1]
		00000: NONE
		10001: OUT_LC[2]
		10101: OUT_LC_E[2]
		00101: OUT_LC_N[2]
		01101: OUT_LC_S[2]
		11001: OUT_LC_WN[2]
		10111: QUAD_H0[10]
		01111: QUAD_H0[2]
		11111: QUAD_H1[7]
		01001: QUAD_V2_W[3]
		00111: QUAD_V3[6]
		11011: QUAD_V4[11]
		10011: QUAD_V4[3]
		00001: QUAD_V4_W[3]
	INT:MUX.LOCAL_1[3]: R0.F4.B21 R0.F5.B21 R0.F4.B24 R0.F4.B23 R0.F4.B22
		11101: LONG_H1[0]
		00011: LONG_H5[0]
		01011: LONG_H9[0]
		00000: NONE
		10001: OUT_LC[3]
		10101: OUT_LC_E[3]
		00101: OUT_LC_N[3]
		01101: OUT_LC_S[3]
		11001: OUT_LC_WN[3]
		10111: QUAD_H0[11]
		01111: QUAD_H0[3]
		11111: QUAD_H1[6]
		01001: QUAD_V2_W[2]
		00111: QUAD_V3[7]
		11011: QUAD_V4[10]
		10011: QUAD_V4[2]
		00001: QUAD_V4_W[2]
	INT:MUX.LOCAL_1[4]: R0.F6.B14 R0.F7.B14 R0.F7.B15 R0.F7.B16 R0.F7.B17
		01011: LONG_H10[0]
		11101: LONG_H2[0]
		00011: LONG_H6[0]
		00000: NONE
		10001: OUT_LC[4]
		10101: OUT_LC_E[4]
		00101: OUT_LC_N[4]
		01101: OUT_LC_S[4]
		11001: OUT_LC_WN[4]
		01111: QUAD_H0[4]
		10111: QUAD_H1[1]
		11111: QUAD_H1[9]
		01001: QUAD_V2_W[5]
		11011: QUAD_V3[0]
		00111: QUAD_V3[8]
		10011: QUAD_V4[5]
		00001: QUAD_V4_W[5]
	INT:MUX.LOCAL_1[5]: R0.F6.B18 R0.F7.B18 R0.F6.B15 R0.F6.B16 R0.F6.B17
		01011: LONG_H10[1]
		11101: LONG_H2[1]
		00011: LONG_H6[1]
		00000: NONE
		10001: OUT_LC[5]
		10101: OUT_LC_E[5]
		00101: OUT_LC_N[5]
		01101: OUT_LC_S[5]
		11001: OUT_LC_WN[5]
		01111: QUAD_H0[5]
		10111: QUAD_H1[0]
		11111: QUAD_H1[8]
		01001: QUAD_V2_W[4]
		11011: QUAD_V3[1]
		00111: QUAD_V3[9]
		10011: QUAD_V4[4]
		00001: QUAD_V4_W[4]
	INT:MUX.LOCAL_1[6]: R0.F6.B25 R0.F7.B25 R0.F7.B24 R0.F7.B23 R0.F7.B22
		01011: LONG_H11[1]
		11101: LONG_H3[1]
		00011: LONG_H7[1]
		00000: NONE
		10001: OUT_LC[6]
		10101: OUT_LC_E[6]
		00101: OUT_LC_N[6]
		01101: OUT_LC_S[6]
		11001: OUT_LC_WN[6]
		01111: QUAD_H0[6]
		11111: QUAD_H1[11]
		10111: QUAD_H1[3]
		01001: QUAD_V2_W[7]
		00111: QUAD_V3[10]
		11011: QUAD_V3[2]
		10011: QUAD_V4[7]
		00001: QUAD_V4_W[7]
	INT:MUX.LOCAL_1[7]: R0.F6.B21 R0.F7.B21 R0.F6.B24 R0.F6.B23 R0.F6.B22
		01011: LONG_H11[0]
		11101: LONG_H3[0]
		00011: LONG_H7[0]
		00000: NONE
		10001: OUT_LC[7]
		10101: OUT_LC_E[7]
		00101: OUT_LC_N[7]
		01101: OUT_LC_S[7]
		11001: OUT_LC_WN[7]
		01111: QUAD_H0[7]
		11111: QUAD_H1[10]
		10111: QUAD_H1[2]
		01001: QUAD_V2_W[6]
		00111: QUAD_V3[11]
		11011: QUAD_V3[3]
		10011: QUAD_V4[6]
		00001: QUAD_V4_W[6]
	INT:MUX.LOCAL_2[0]: R0.F8.B14 R0.F9.B14 R0.F9.B15 R0.F9.B16 R0.F9.B17
		11101: LONG_V12[1]
		01011: LONG_V4[1]
		00011: LONG_V8[1]
		00000: NONE
		10001: OUT_LC[0]
		11001: OUT_LC_EN[0]
		01101: OUT_LC_ES[0]
		00101: OUT_LC_WS[0]
		10101: OUT_LC_W[0]
		01111: QUAD_H2[0]
		10111: QUAD_H2[8]
		11111: QUAD_H3[5]
		00111: QUAD_V1[4]
		10011: QUAD_V2[1]
		11011: QUAD_V2[9]
		01001: QUAD_V2_W[9]
		00001: QUAD_V4_W[9]
	INT:MUX.LOCAL_2[1]: R0.F8.B18 R0.F9.B18 R0.F8.B15 R0.F8.B16 R0.F8.B17
		11101: LONG_V12[0]
		01011: LONG_V4[0]
		00011: LONG_V8[0]
		00000: NONE
		10001: OUT_LC[1]
		11001: OUT_LC_EN[1]
		01101: OUT_LC_ES[1]
		00101: OUT_LC_WS[1]
		10101: OUT_LC_W[1]
		01111: QUAD_H2[1]
		10111: QUAD_H2[9]
		11111: QUAD_H3[4]
		00111: QUAD_V1[5]
		10011: QUAD_V2[0]
		11011: QUAD_V2[8]
		01001: QUAD_V2_W[8]
		00001: QUAD_V4_W[8]
	INT:MUX.LOCAL_2[2]: R0.F8.B25 R0.F9.B25 R0.F9.B24 R0.F9.B23 R0.F9.B22
		11101: LONG_V11[0]
		01011: LONG_V3[0]
		00011: LONG_V7[0]
		00000: NONE
		10001: OUT_LC[2]
		11001: OUT_LC_EN[2]
		01101: OUT_LC_ES[2]
		00101: OUT_LC_WS[2]
		10101: OUT_LC_W[2]
		10111: QUAD_H2[10]
		01111: QUAD_H2[2]
		11111: QUAD_H3[7]
		00111: QUAD_V1[6]
		11011: QUAD_V2[11]
		10011: QUAD_V2[3]
		01001: QUAD_V2_W[11]
		00001: QUAD_V4_W[11]
	INT:MUX.LOCAL_2[3]: R0.F8.B21 R0.F9.B21 R0.F8.B24 R0.F8.B23 R0.F8.B22
		11101: LONG_V11[1]
		01011: LONG_V3[1]
		00011: LONG_V7[1]
		00000: NONE
		10001: OUT_LC[3]
		11001: OUT_LC_EN[3]
		01101: OUT_LC_ES[3]
		00101: OUT_LC_WS[3]
		10101: OUT_LC_W[3]
		10111: QUAD_H2[11]
		01111: QUAD_H2[3]
		11111: QUAD_H3[6]
		00111: QUAD_V1[7]
		11011: QUAD_V2[10]
		10011: QUAD_V2[2]
		01001: QUAD_V2_W[10]
		00001: QUAD_V4_W[10]
	INT:MUX.LOCAL_2[4]: R0.F10.B14 R0.F11.B14 R0.F11.B15 R0.F11.B16 R0.F11.B17
		11101: LONG_V10[1]
		01011: LONG_V2[1]
		00011: LONG_V6[1]
		00000: NONE
		10001: OUT_LC[4]
		11001: OUT_LC_EN[4]
		01101: OUT_LC_ES[4]
		00101: OUT_LC_WS[4]
		10101: OUT_LC_W[4]
		01111: QUAD_H2[4]
		10111: QUAD_H3[1]
		11111: QUAD_H3[9]
		11011: QUAD_V1[0]
		00111: QUAD_V1[8]
		01001: QUAD_V1_W[0]
		10011: QUAD_V2[5]
		00001: QUAD_V3_W[0]
	INT:MUX.LOCAL_2[5]: R0.F10.B18 R0.F11.B18 R0.F10.B15 R0.F10.B16 R0.F10.B17
		11101: LONG_V10[0]
		01011: LONG_V2[0]
		00011: LONG_V6[0]
		00000: NONE
		10001: OUT_LC[5]
		11001: OUT_LC_EN[5]
		01101: OUT_LC_ES[5]
		00101: OUT_LC_WS[5]
		10101: OUT_LC_W[5]
		01111: QUAD_H2[5]
		10111: QUAD_H3[0]
		11111: QUAD_H3[8]
		11011: QUAD_V1[1]
		00111: QUAD_V1[9]
		01001: QUAD_V1_W[1]
		10011: QUAD_V2[4]
		00001: QUAD_V3_W[1]
	INT:MUX.LOCAL_2[6]: R0.F10.B25 R0.F11.B25 R0.F11.B24 R0.F11.B23 R0.F11.B22
		01011: LONG_V1[0]
		00011: LONG_V5[0]
		11101: LONG_V9[0]
		00000: NONE
		10001: OUT_LC[6]
		11001: OUT_LC_EN[6]
		01101: OUT_LC_ES[6]
		00101: OUT_LC_WS[6]
		10101: OUT_LC_W[6]
		01111: QUAD_H2[6]
		11111: QUAD_H3[11]
		10111: QUAD_H3[3]
		00111: QUAD_V1[10]
		11011: QUAD_V1[2]
		01001: QUAD_V1_W[2]
		10011: QUAD_V2[7]
		00001: QUAD_V3_W[2]
	INT:MUX.LOCAL_2[7]: R0.F10.B21 R0.F11.B21 R0.F10.B24 R0.F10.B23 R0.F10.B22
		01011: LONG_V1[1]
		00011: LONG_V5[1]
		11101: LONG_V9[1]
		00000: NONE
		10001: OUT_LC[7]
		11001: OUT_LC_EN[7]
		01101: OUT_LC_ES[7]
		00101: OUT_LC_WS[7]
		10101: OUT_LC_W[7]
		01111: QUAD_H2[7]
		11111: QUAD_H3[10]
		10111: QUAD_H3[2]
		00111: QUAD_V1[11]
		11011: QUAD_V1[3]
		01001: QUAD_V1_W[3]
		10011: QUAD_V2[6]
		00001: QUAD_V3_W[3]
	INT:MUX.LOCAL_3[0]: R0.F12.B14 R0.F13.B14 R0.F13.B15 R0.F13.B16 R0.F13.B17
		11101: LONG_V12[1]
		01011: LONG_V4[1]
		00011: LONG_V8[1]
		00000: NONE
		10001: OUT_LC[0]
		11001: OUT_LC_EN[0]
		01101: OUT_LC_ES[0]
		00101: OUT_LC_WS[0]
		10101: OUT_LC_W[0]
		01111: QUAD_H2[0]
		10111: QUAD_H2[8]
		11111: QUAD_H3[5]
		00111: QUAD_V1[4]
		01001: QUAD_V1_W[4]
		10011: QUAD_V2[1]
		11011: QUAD_V2[9]
		00001: QUAD_V3_W[4]
	INT:MUX.LOCAL_3[1]: R0.F12.B18 R0.F13.B18 R0.F12.B15 R0.F12.B16 R0.F12.B17
		11101: LONG_V12[0]
		01011: LONG_V4[0]
		00011: LONG_V8[0]
		00000: NONE
		10001: OUT_LC[1]
		11001: OUT_LC_EN[1]
		01101: OUT_LC_ES[1]
		00101: OUT_LC_WS[1]
		10101: OUT_LC_W[1]
		01111: QUAD_H2[1]
		10111: QUAD_H2[9]
		11111: QUAD_H3[4]
		00111: QUAD_V1[5]
		01001: QUAD_V1_W[5]
		10011: QUAD_V2[0]
		11011: QUAD_V2[8]
		00001: QUAD_V3_W[5]
	INT:MUX.LOCAL_3[2]: R0.F12.B25 R0.F13.B25 R0.F13.B24 R0.F13.B23 R0.F13.B22
		11101: LONG_V11[0]
		01011: LONG_V3[0]
		00011: LONG_V7[0]
		00000: NONE
		10001: OUT_LC[2]
		11001: OUT_LC_EN[2]
		01101: OUT_LC_ES[2]
		00101: OUT_LC_WS[2]
		10101: OUT_LC_W[2]
		10111: QUAD_H2[10]
		01111: QUAD_H2[2]
		11111: QUAD_H3[7]
		00111: QUAD_V1[6]
		01001: QUAD_V1_W[6]
		11011: QUAD_V2[11]
		10011: QUAD_V2[3]
		00001: QUAD_V3_W[6]
	INT:MUX.LOCAL_3[3]: R0.F12.B21 R0.F13.B21 R0.F12.B24 R0.F12.B23 R0.F12.B22
		11101: LONG_V11[1]
		01011: LONG_V3[1]
		00011: LONG_V7[1]
		00000: NONE
		10001: OUT_LC[3]
		11001: OUT_LC_EN[3]
		01101: OUT_LC_ES[3]
		00101: OUT_LC_WS[3]
		10101: OUT_LC_W[3]
		10111: QUAD_H2[11]
		01111: QUAD_H2[3]
		11111: QUAD_H3[6]
		00111: QUAD_V1[7]
		01001: QUAD_V1_W[7]
		11011: QUAD_V2[10]
		10011: QUAD_V2[2]
		00001: QUAD_V3_W[7]
	INT:MUX.LOCAL_3[4]: R0.F14.B14 R0.F15.B14 R0.F15.B15 R0.F15.B16 R0.F15.B17
		11101: LONG_V10[1]
		01011: LONG_V2[1]
		00011: LONG_V6[1]
		00000: NONE
		10001: OUT_LC[4]
		11001: OUT_LC_EN[4]
		01101: OUT_LC_ES[4]
		00101: OUT_LC_WS[4]
		10101: OUT_LC_W[4]
		01111: QUAD_H2[4]
		10111: QUAD_H3[1]
		11111: QUAD_H3[9]
		11011: QUAD_V1[0]
		00111: QUAD_V1[8]
		01001: QUAD_V1_W[8]
		10011: QUAD_V2[5]
		00001: QUAD_V3_W[8]
	INT:MUX.LOCAL_3[5]: R0.F14.B18 R0.F15.B18 R0.F14.B15 R0.F14.B16 R0.F14.B17
		11101: LONG_V10[0]
		01011: LONG_V2[0]
		00011: LONG_V6[0]
		00000: NONE
		10001: OUT_LC[5]
		11001: OUT_LC_EN[5]
		01101: OUT_LC_ES[5]
		00101: OUT_LC_WS[5]
		10101: OUT_LC_W[5]
		01111: QUAD_H2[5]
		10111: QUAD_H3[0]
		11111: QUAD_H3[8]
		11011: QUAD_V1[1]
		00111: QUAD_V1[9]
		01001: QUAD_V1_W[9]
		10011: QUAD_V2[4]
		00001: QUAD_V3_W[9]
	INT:MUX.LOCAL_3[6]: R0.F14.B25 R0.F15.B25 R0.F15.B24 R0.F15.B23 R0.F15.B22
		01011: LONG_V1[0]
		00011: LONG_V5[0]
		11101: LONG_V9[0]
		00000: NONE
		10001: OUT_LC[6]
		11001: OUT_LC_EN[6]
		01101: OUT_LC_ES[6]
		00101: OUT_LC_WS[6]
		10101: OUT_LC_W[6]
		01111: QUAD_H2[6]
		11111: QUAD_H3[11]
		10111: QUAD_H3[3]
		00111: QUAD_V1[10]
		11011: QUAD_V1[2]
		01001: QUAD_V1_W[10]
		10011: QUAD_V2[7]
		00001: QUAD_V3_W[10]
	INT:MUX.LOCAL_3[7]: R0.F14.B21 R0.F15.B21 R0.F14.B24 R0.F14.B23 R0.F14.B22
		01011: LONG_V1[1]
		00011: LONG_V5[1]
		11101: LONG_V9[1]
		00000: NONE
		10001: OUT_LC[7]
		11001: OUT_LC_EN[7]
		01101: OUT_LC_ES[7]
		00101: OUT_LC_WS[7]
		10101: OUT_LC_W[7]
		01111: QUAD_H2[7]
		11111: QUAD_H3[10]
		10111: QUAD_H3[2]
		00111: QUAD_V1[11]
		11011: QUAD_V1[3]
		01001: QUAD_V1_W[11]
		10011: QUAD_V2[6]
		00001: QUAD_V3_W[11]
	INT:MUX.LONG_H0[0]: R0.F4.B3 R0.F5.B3
		01: LONG_H12[0]
		10: LONG_V0[1]
		11: LONG_V12[1]
		00: NONE
	INT:MUX.LONG_H0[1]: R0.F12.B3 R0.F13.B3
		01: LONG_H12[1]
		10: LONG_V0[0]
		11: LONG_V12[0]
		00: NONE
	INT:MUX.LONG_H12[0]: R0.F3.B3 R0.F2.B3
		11: LONG_H0[0]
		01: LONG_V0[1]
		10: LONG_V12[1]
		00: NONE
	INT:MUX.LONG_H12[1]: R0.F11.B3 R0.F10.B3
		11: LONG_H0[1]
		01: LONG_V0[0]
		10: LONG_V12[0]
		00: NONE
	INT:MUX.LONG_V0[0]: R0.F14.B3 R0.F15.B3
		11: LONG_H0[1]
		01: LONG_H12[1]
		10: LONG_V12[0]
		00: NONE
	INT:MUX.LONG_V0[1]: R0.F6.B3 R0.F7.B3
		11: LONG_H0[0]
		01: LONG_H12[0]
		10: LONG_V12[1]
		00: NONE
	INT:MUX.LONG_V12[0]: R0.F8.B3 R0.F9.B3
		11: LONG_H0[1]
		01: LONG_H12[1]
		10: LONG_V0[0]
		00: NONE
	INT:MUX.LONG_V12[1]: R0.F0.B3 R0.F1.B3
		11: LONG_H0[0]
		01: LONG_H12[0]
		10: LONG_V0[1]
		00: NONE
	INT:MUX.QUAD_H0[0]: R0.F0.B5 R0.F1.B4 R0.F1.B6
		000: NONE
		001: QUAD_H4[0]
		011: QUAD_H4[4]
		110: QUAD_H4[9]
		100: QUAD_V0[1]
		010: QUAD_V0[6]
		101: QUAD_V4[1]
		111: QUAD_V4[7]
	INT:MUX.QUAD_H0[10]: R0.F12.B9 R0.F12.B8 R0.F12.B10
		000: NONE
		010: QUAD_H4[10]
		011: QUAD_H4[2]
		101: QUAD_H4[7]
		100: QUAD_V0[11]
		001: QUAD_V0[4]
		110: QUAD_V4[11]
		111: QUAD_V4[5]
	INT:MUX.QUAD_H0[11]: R0.F12.B12 R0.F13.B11 R0.F13.B13
		000: NONE
		010: QUAD_H4[11]
		011: QUAD_H4[3]
		101: QUAD_H4[8]
		100: QUAD_V0[10]
		001: QUAD_V0[7]
		110: QUAD_V4[10]
		111: QUAD_V4[4]
	INT:MUX.QUAD_H0[1]: R0.F0.B9 R0.F0.B10 R0.F0.B8
		000: NONE
		110: QUAD_H4[10]
		001: QUAD_H4[1]
		011: QUAD_H4[5]
		100: QUAD_V0[0]
		010: QUAD_V0[9]
		101: QUAD_V4[0]
		111: QUAD_V4[6]
	INT:MUX.QUAD_H0[2]: R0.F0.B12 R0.F1.B13 R0.F1.B11
		000: NONE
		110: QUAD_H4[11]
		001: QUAD_H4[2]
		011: QUAD_H4[6]
		100: QUAD_V0[3]
		010: QUAD_V0[8]
		101: QUAD_V4[3]
		111: QUAD_V4[9]
	INT:MUX.QUAD_H0[3]: R0.F5.B6 R0.F4.B5 R0.F5.B4
		000: NONE
		011: QUAD_H4[0]
		100: QUAD_H4[3]
		101: QUAD_H4[7]
		001: QUAD_V0[11]
		010: QUAD_V0[2]
		110: QUAD_V4[2]
		111: QUAD_V4[8]
	INT:MUX.QUAD_H0[4]: R0.F4.B8 R0.F4.B9 R0.F4.B10
		000: NONE
		011: QUAD_H4[1]
		100: QUAD_H4[4]
		101: QUAD_H4[8]
		001: QUAD_V0[10]
		010: QUAD_V0[5]
		111: QUAD_V4[11]
		110: QUAD_V4[5]
	INT:MUX.QUAD_H0[5]: R0.F5.B11 R0.F4.B12 R0.F5.B13
		000: NONE
		011: QUAD_H4[2]
		100: QUAD_H4[5]
		101: QUAD_H4[9]
		001: QUAD_V0[1]
		010: QUAD_V0[4]
		111: QUAD_V4[10]
		110: QUAD_V4[4]
	INT:MUX.QUAD_H0[6]: R0.F9.B6 R0.F8.B5 R0.F9.B4
		000: NONE
		101: QUAD_H4[10]
		011: QUAD_H4[3]
		100: QUAD_H4[6]
		001: QUAD_V0[0]
		010: QUAD_V0[7]
		111: QUAD_V4[1]
		110: QUAD_V4[7]
	INT:MUX.QUAD_H0[7]: R0.F8.B8 R0.F8.B9 R0.F8.B10
		000: NONE
		101: QUAD_H4[11]
		011: QUAD_H4[4]
		100: QUAD_H4[7]
		001: QUAD_V0[3]
		010: QUAD_V0[6]
		111: QUAD_V4[0]
		110: QUAD_V4[6]
	INT:MUX.QUAD_H0[8]: R0.F8.B12 R0.F9.B11 R0.F9.B13
		000: NONE
		011: QUAD_H4[0]
		101: QUAD_H4[5]
		010: QUAD_H4[8]
		001: QUAD_V0[2]
		100: QUAD_V0[9]
		111: QUAD_V4[3]
		110: QUAD_V4[9]
	INT:MUX.QUAD_H0[9]: R0.F12.B5 R0.F13.B6 R0.F13.B4
		000: NONE
		011: QUAD_H4[1]
		101: QUAD_H4[6]
		010: QUAD_H4[9]
		001: QUAD_V0[5]
		100: QUAD_V0[8]
		111: QUAD_V4[2]
		110: QUAD_V4[8]
	INT:MUX.QUAD_H4[0]: R0.F2.B5 R0.F3.B4 R0.F3.B6
		000: NONE
		001: QUAD_H0[0]
		011: QUAD_H0[4]
		110: QUAD_H0[9]
		101: QUAD_V0[1]
		111: QUAD_V0[7]
		100: QUAD_V4[1]
		010: QUAD_V4[6]
	INT:MUX.QUAD_H4[10]: R0.F14.B9 R0.F14.B8 R0.F14.B10
		000: NONE
		010: QUAD_H0[10]
		011: QUAD_H0[2]
		101: QUAD_H0[7]
		110: QUAD_V0[11]
		111: QUAD_V0[5]
		100: QUAD_V4[11]
		001: QUAD_V4[4]
	INT:MUX.QUAD_H4[11]: R0.F14.B12 R0.F15.B11 R0.F15.B13
		000: NONE
		010: QUAD_H0[11]
		011: QUAD_H0[3]
		101: QUAD_H0[8]
		110: QUAD_V0[10]
		111: QUAD_V0[4]
		100: QUAD_V4[10]
		001: QUAD_V4[7]
	INT:MUX.QUAD_H4[1]: R0.F2.B9 R0.F2.B10 R0.F2.B8
		000: NONE
		110: QUAD_H0[10]
		001: QUAD_H0[1]
		011: QUAD_H0[5]
		101: QUAD_V0[0]
		111: QUAD_V0[6]
		100: QUAD_V4[0]
		010: QUAD_V4[9]
	INT:MUX.QUAD_H4[2]: R0.F2.B12 R0.F3.B13 R0.F3.B11
		000: NONE
		110: QUAD_H0[11]
		001: QUAD_H0[2]
		011: QUAD_H0[6]
		101: QUAD_V0[3]
		111: QUAD_V0[9]
		100: QUAD_V4[3]
		010: QUAD_V4[8]
	INT:MUX.QUAD_H4[3]: R0.F7.B6 R0.F6.B5 R0.F7.B4
		000: NONE
		011: QUAD_H0[0]
		100: QUAD_H0[3]
		101: QUAD_H0[7]
		110: QUAD_V0[2]
		111: QUAD_V0[8]
		001: QUAD_V4[11]
		010: QUAD_V4[2]
	INT:MUX.QUAD_H4[4]: R0.F6.B8 R0.F6.B9 R0.F6.B10
		000: NONE
		011: QUAD_H0[1]
		100: QUAD_H0[4]
		101: QUAD_H0[8]
		111: QUAD_V0[11]
		110: QUAD_V0[5]
		001: QUAD_V4[10]
		010: QUAD_V4[5]
	INT:MUX.QUAD_H4[5]: R0.F7.B11 R0.F6.B12 R0.F7.B13
		000: NONE
		011: QUAD_H0[2]
		100: QUAD_H0[5]
		101: QUAD_H0[9]
		111: QUAD_V0[10]
		110: QUAD_V0[4]
		001: QUAD_V4[1]
		010: QUAD_V4[4]
	INT:MUX.QUAD_H4[6]: R0.F11.B6 R0.F10.B5 R0.F11.B4
		000: NONE
		101: QUAD_H0[10]
		011: QUAD_H0[3]
		100: QUAD_H0[6]
		111: QUAD_V0[1]
		110: QUAD_V0[7]
		001: QUAD_V4[0]
		010: QUAD_V4[7]
	INT:MUX.QUAD_H4[7]: R0.F10.B8 R0.F10.B9 R0.F10.B10
		000: NONE
		101: QUAD_H0[11]
		011: QUAD_H0[4]
		100: QUAD_H0[7]
		111: QUAD_V0[0]
		110: QUAD_V0[6]
		001: QUAD_V4[3]
		010: QUAD_V4[6]
	INT:MUX.QUAD_H4[8]: R0.F10.B12 R0.F11.B11 R0.F11.B13
		000: NONE
		011: QUAD_H0[0]
		101: QUAD_H0[5]
		010: QUAD_H0[8]
		111: QUAD_V0[3]
		110: QUAD_V0[9]
		001: QUAD_V4[2]
		100: QUAD_V4[9]
	INT:MUX.QUAD_H4[9]: R0.F14.B5 R0.F15.B6 R0.F15.B4
		000: NONE
		011: QUAD_H0[1]
		101: QUAD_H0[6]
		010: QUAD_H0[9]
		111: QUAD_V0[2]
		110: QUAD_V0[8]
		001: QUAD_V4[5]
		100: QUAD_V4[8]
	INT:MUX.QUAD_V0[0]: R0.F3.B10 R0.F3.B9 R0.F3.B8
		000: NONE
		011: QUAD_H0[1]
		111: QUAD_H0[7]
		001: QUAD_H4[1]
		100: QUAD_H4[8]
		010: QUAD_V4[0]
		101: QUAD_V4[11]
		110: QUAD_V4[4]
	INT:MUX.QUAD_V0[10]: R0.F14.B11 R0.F14.B13 R0.F15.B12
		000: NONE
		011: QUAD_H0[11]
		111: QUAD_H0[5]
		001: QUAD_H4[11]
		100: QUAD_H4[6]
		010: QUAD_V4[10]
		110: QUAD_V4[2]
		101: QUAD_V4[9]
	INT:MUX.QUAD_V0[11]: R0.F15.B10 R0.F15.B9 R0.F15.B8
		000: NONE
		011: QUAD_H0[10]
		111: QUAD_H0[4]
		001: QUAD_H4[10]
		100: QUAD_H4[5]
		010: QUAD_V4[11]
		110: QUAD_V4[3]
		101: QUAD_V4[6]
	INT:MUX.QUAD_V0[1]: R0.F2.B6 R0.F2.B4 R0.F3.B5
		000: NONE
		011: QUAD_H0[0]
		111: QUAD_H0[6]
		001: QUAD_H4[0]
		100: QUAD_H4[7]
		010: QUAD_V4[1]
		110: QUAD_V4[5]
		101: QUAD_V4[8]
	INT:MUX.QUAD_V0[2]: R0.F6.B6 R0.F6.B4 R0.F7.B5
		000: NONE
		011: QUAD_H0[3]
		111: QUAD_H0[9]
		100: QUAD_H4[10]
		001: QUAD_H4[3]
		101: QUAD_V4[1]
		010: QUAD_V4[2]
		110: QUAD_V4[6]
	INT:MUX.QUAD_V0[3]: R0.F2.B11 R0.F2.B13 R0.F3.B12
		000: NONE
		011: QUAD_H0[2]
		111: QUAD_H0[8]
		001: QUAD_H4[2]
		100: QUAD_H4[9]
		101: QUAD_V4[10]
		010: QUAD_V4[3]
		110: QUAD_V4[7]
	INT:MUX.QUAD_V0[4]: R0.F6.B11 R0.F6.B13 R0.F7.B12
		000: NONE
		111: QUAD_H0[11]
		011: QUAD_H0[5]
		100: QUAD_H4[0]
		001: QUAD_H4[5]
		101: QUAD_V4[3]
		010: QUAD_V4[4]
		110: QUAD_V4[8]
	INT:MUX.QUAD_V0[5]: R0.F7.B10 R0.F7.B9 R0.F7.B8
		000: NONE
		111: QUAD_H0[10]
		011: QUAD_H0[4]
		100: QUAD_H4[11]
		001: QUAD_H4[4]
		101: QUAD_V4[0]
		010: QUAD_V4[5]
		110: QUAD_V4[9]
	INT:MUX.QUAD_V0[6]: R0.F11.B10 R0.F11.B9 R0.F11.B8
		000: NONE
		111: QUAD_H0[1]
		011: QUAD_H0[7]
		100: QUAD_H4[2]
		001: QUAD_H4[7]
		110: QUAD_V4[10]
		101: QUAD_V4[5]
		010: QUAD_V4[6]
	INT:MUX.QUAD_V0[7]: R0.F10.B6 R0.F10.B4 R0.F11.B5
		000: NONE
		111: QUAD_H0[0]
		011: QUAD_H0[6]
		100: QUAD_H4[1]
		001: QUAD_H4[6]
		110: QUAD_V4[11]
		101: QUAD_V4[2]
		010: QUAD_V4[7]
	INT:MUX.QUAD_V0[8]: R0.F14.B6 R0.F14.B4 R0.F15.B5
		000: NONE
		111: QUAD_H0[3]
		011: QUAD_H0[9]
		100: QUAD_H4[4]
		001: QUAD_H4[9]
		110: QUAD_V4[0]
		101: QUAD_V4[7]
		010: QUAD_V4[8]
	INT:MUX.QUAD_V0[9]: R0.F10.B11 R0.F10.B13 R0.F11.B12
		000: NONE
		111: QUAD_H0[2]
		011: QUAD_H0[8]
		100: QUAD_H4[3]
		001: QUAD_H4[8]
		110: QUAD_V4[1]
		101: QUAD_V4[4]
		010: QUAD_V4[9]
	INT:MUX.QUAD_V4[0]: R0.F1.B9 R0.F1.B10 R0.F1.B8
		000: NONE
		001: QUAD_H0[1]
		010: QUAD_H0[8]
		101: QUAD_H4[1]
		111: QUAD_H4[7]
		100: QUAD_V0[0]
		011: QUAD_V0[11]
		110: QUAD_V0[4]
	INT:MUX.QUAD_V4[10]: R0.F12.B13 R0.F13.B12 R0.F12.B11
		000: NONE
		010: QUAD_H0[11]
		001: QUAD_H0[6]
		110: QUAD_H4[11]
		111: QUAD_H4[5]
		100: QUAD_V0[10]
		101: QUAD_V0[2]
		011: QUAD_V0[9]
	INT:MUX.QUAD_V4[11]: R0.F13.B9 R0.F13.B8 R0.F13.B10
		000: NONE
		010: QUAD_H0[10]
		001: QUAD_H0[5]
		110: QUAD_H4[10]
		111: QUAD_H4[4]
		100: QUAD_V0[11]
		101: QUAD_V0[3]
		011: QUAD_V0[6]
	INT:MUX.QUAD_V4[1]: R0.F0.B4 R0.F0.B6 R0.F1.B5
		000: NONE
		001: QUAD_H0[0]
		010: QUAD_H0[7]
		101: QUAD_H4[0]
		111: QUAD_H4[6]
		100: QUAD_V0[1]
		110: QUAD_V0[5]
		011: QUAD_V0[8]
	INT:MUX.QUAD_V4[2]: R0.F4.B4 R0.F4.B6 R0.F5.B5
		000: NONE
		010: QUAD_H0[10]
		001: QUAD_H0[3]
		101: QUAD_H4[3]
		111: QUAD_H4[9]
		011: QUAD_V0[1]
		100: QUAD_V0[2]
		110: QUAD_V0[6]
	INT:MUX.QUAD_V4[3]: R0.F0.B13 R0.F0.B11 R0.F1.B12
		000: NONE
		001: QUAD_H0[2]
		010: QUAD_H0[9]
		101: QUAD_H4[2]
		111: QUAD_H4[8]
		011: QUAD_V0[10]
		100: QUAD_V0[3]
		110: QUAD_V0[7]
	INT:MUX.QUAD_V4[4]: R0.F4.B13 R0.F5.B12 R0.F4.B11
		000: NONE
		001: QUAD_H0[0]
		010: QUAD_H0[5]
		111: QUAD_H4[11]
		110: QUAD_H4[5]
		011: QUAD_V0[3]
		100: QUAD_V0[4]
		101: QUAD_V0[8]
	INT:MUX.QUAD_V4[5]: R0.F5.B9 R0.F5.B10 R0.F5.B8
		000: NONE
		010: QUAD_H0[11]
		001: QUAD_H0[4]
		111: QUAD_H4[10]
		101: QUAD_H4[4]
		011: QUAD_V0[0]
		100: QUAD_V0[5]
		110: QUAD_V0[9]
	INT:MUX.QUAD_V4[6]: R0.F9.B9 R0.F9.B8 R0.F9.B10
		000: NONE
		001: QUAD_H0[2]
		010: QUAD_H0[7]
		111: QUAD_H4[1]
		110: QUAD_H4[7]
		101: QUAD_V0[10]
		011: QUAD_V0[5]
		100: QUAD_V0[6]
	INT:MUX.QUAD_V4[7]: R0.F8.B4 R0.F9.B5 R0.F8.B6
		000: NONE
		001: QUAD_H0[1]
		010: QUAD_H0[6]
		111: QUAD_H4[0]
		110: QUAD_H4[6]
		101: QUAD_V0[11]
		011: QUAD_V0[2]
		100: QUAD_V0[7]
	INT:MUX.QUAD_V4[8]: R0.F12.B4 R0.F13.B5 R0.F12.B6
		000: NONE
		001: QUAD_H0[4]
		010: QUAD_H0[9]
		111: QUAD_H4[3]
		110: QUAD_H4[9]
		101: QUAD_V0[0]
		011: QUAD_V0[7]
		100: QUAD_V0[8]
	INT:MUX.QUAD_V4[9]: R0.F8.B13 R0.F9.B12 R0.F8.B11
		000: NONE
		001: QUAD_H0[3]
		010: QUAD_H0[8]
		111: QUAD_H4[2]
		110: QUAD_H4[8]
		101: QUAD_V0[1]
		011: QUAD_V0[4]
		100: QUAD_V0[9]
	LC0:CARRY_ENABLE: R0.F0.B44 inv 0
	LC0:FF_ENABLE: R0.F0.B45 inv 0
	LC0:FF_SR_ASYNC: R0.F1.B45 inv 0
	LC0:FF_SR_VALUE: R0.F1.B44 inv 0
	LC0:LUT_INIT: R0.F0.B36 R0.F1.B36 R0.F1.B37 R0.F0.B37 R0.F0.B38 R0.F1.B38 R0.F1.B39 R0.F0.B39 R0.F0.B43 R0.F1.B43 R0.F1.B42 R0.F0.B42 R0.F0.B41 R0.F1.B41 R0.F1.B40 R0.F0.B40 inv 0000000000000000
	LC0:MUX.CI: R0.F1.B49 R0.F1.B50
		00: 0
		01: 1
		10: CHAIN
	LC0:MUX.I2: R0.F0.B50
		0: INT
		1: LTIN
	LC1:CARRY_ENABLE: R0.F2.B44 inv 0
	LC1:FF_ENABLE: R0.F2.B45 inv 0
	LC1:FF_SR_ASYNC: R0.F3.B45 inv 0
	LC1:FF_SR_VALUE: R0.F3.B44 inv 0
	LC1:LUT_INIT: R0.F2.B36 R0.F3.B36 R0.F3.B37 R0.F2.B37 R0.F2.B38 R0.F3.B38 R0.F3.B39 R0.F2.B39 R0.F2.B43 R0.F3.B43 R0.F3.B42 R0.F2.B42 R0.F2.B41 R0.F3.B41 R0.F3.B40 R0.F2.B40 inv 0000000000000000
	LC1:MUX.I2: R0.F2.B50
		0: INT
		1: LTIN
	LC2:CARRY_ENABLE: R0.F4.B44 inv 0
	LC2:FF_ENABLE: R0.F4.B45 inv 0
	LC2:FF_SR_ASYNC: R0.F5.B45 inv 0
	LC2:FF_SR_VALUE: R0.F5.B44 inv 0
	LC2:LUT_INIT: R0.F4.B36 R0.F5.B36 R0.F5.B37 R0.F4.B37 R0.F4.B38 R0.F5.B38 R0.F5.B39 R0.F4.B39 R0.F4.B43 R0.F5.B43 R0.F5.B42 R0.F4.B42 R0.F4.B41 R0.F5.B41 R0.F5.B40 R0.F4.B40 inv 0000000000000000
	LC2:MUX.I2: R0.F4.B50
		0: INT
		1: LTIN
	LC3:CARRY_ENABLE: R0.F6.B44 inv 0
	LC3:FF_ENABLE: R0.F6.B45 inv 0
	LC3:FF_SR_ASYNC: R0.F7.B45 inv 0
	LC3:FF_SR_VALUE: R0.F7.B44 inv 0
	LC3:LUT_INIT: R0.F6.B36 R0.F7.B36 R0.F7.B37 R0.F6.B37 R0.F6.B38 R0.F7.B38 R0.F7.B39 R0.F6.B39 R0.F6.B43 R0.F7.B43 R0.F7.B42 R0.F6.B42 R0.F6.B41 R0.F7.B41 R0.F7.B40 R0.F6.B40 inv 0000000000000000
	LC3:MUX.I2: R0.F6.B50
		0: INT
		1: LTIN
	LC4:CARRY_ENABLE: R0.F8.B44 inv 0
	LC4:FF_ENABLE: R0.F8.B45 inv 0
	LC4:FF_SR_ASYNC: R0.F9.B45 inv 0
	LC4:FF_SR_VALUE: R0.F9.B44 inv 0
	LC4:LUT_INIT: R0.F8.B36 R0.F9.B36 R0.F9.B37 R0.F8.B37 R0.F8.B38 R0.F9.B38 R0.F9.B39 R0.F8.B39 R0.F8.B43 R0.F9.B43 R0.F9.B42 R0.F8.B42 R0.F8.B41 R0.F9.B41 R0.F9.B40 R0.F8.B40 inv 0000000000000000
	LC4:MUX.I2: R0.F8.B50
		0: INT
		1: LTIN
	LC5:CARRY_ENABLE: R0.F10.B44 inv 0
	LC5:FF_ENABLE: R0.F10.B45 inv 0
	LC5:FF_SR_ASYNC: R0.F11.B45 inv 0
	LC5:FF_SR_VALUE: R0.F11.B44 inv 0
	LC5:LUT_INIT: R0.F10.B36 R0.F11.B36 R0.F11.B37 R0.F10.B37 R0.F10.B38 R0.F11.B38 R0.F11.B39 R0.F10.B39 R0.F10.B43 R0.F11.B43 R0.F11.B42 R0.F10.B42 R0.F10.B41 R0.F11.B41 R0.F11.B40 R0.F10.B40 inv 0000000000000000
	LC5:MUX.I2: R0.F10.B50
		0: INT
		1: LTIN
	LC6:CARRY_ENABLE: R0.F12.B44 inv 0
	LC6:FF_ENABLE: R0.F12.B45 inv 0
	LC6:FF_SR_ASYNC: R0.F13.B45 inv 0
	LC6:FF_SR_VALUE: R0.F13.B44 inv 0
	LC6:LUT_INIT: R0.F12.B36 R0.F13.B36 R0.F13.B37 R0.F12.B37 R0.F12.B38 R0.F13.B38 R0.F13.B39 R0.F12.B39 R0.F12.B43 R0.F13.B43 R0.F13.B42 R0.F12.B42 R0.F12.B41 R0.F13.B41 R0.F13.B40 R0.F12.B40 inv 0000000000000000
	LC6:MUX.I2: R0.F12.B50
		0: INT
		1: LTIN
	LC7:CARRY_ENABLE: R0.F14.B44 inv 0
	LC7:FF_ENABLE: R0.F14.B45 inv 0
	LC7:FF_SR_ASYNC: R0.F15.B45 inv 0
	LC7:FF_SR_VALUE: R0.F15.B44 inv 0
	LC7:LUT_INIT: R0.F14.B36 R0.F15.B36 R0.F15.B37 R0.F14.B37 R0.F14.B38 R0.F15.B38 R0.F15.B39 R0.F14.B39 R0.F14.B43 R0.F15.B43 R0.F15.B42 R0.F14.B42 R0.F14.B41 R0.F15.B41 R0.F15.B40 R0.F14.B40 inv 0000000000000000
	LC7:MUX.I2: R0.F14.B50
		0: INT
		1: LTIN
}

bstile PLL_N_P08 {
	PLL:DELAY_ADJUSTMENT_MODE_FEEDBACK: R14.F3.B26
		1: DYNAMIC
		0: FIXED
	PLL:DELAY_ADJUSTMENT_MODE_RELATIVE: R14.F6.B27
		1: DYNAMIC
		0: FIXED
	PLL:DIVF: R12.F0.B27 R12.F0.B26 R11.F6.B27 R11.F4.B27 R11.F4.B26 R11.F5.B27 R11.F3.B27 inv 0000000
	PLL:DIVQ: R12.F3.B27 R12.F3.B26 R12.F2.B27 inv 000
	PLL:DIVR: R11.F3.B26 R11.F2.B27 R11.F0.B27 R11.F0.B26 inv 0000
	PLL:FDA_FEEDBACK: R14.F2.B27 R14.F0.B27 R14.F0.B26 R13.F6.B27 inv 0000
	PLL:FDA_RELATIVE: R14.F4.B27 R14.F4.B26 R14.F5.B27 R14.F3.B27 inv 0000
	PLL:FEEDBACK_PATH: R13.F0.B26 R12.F6.B27 R15.F3.B27
		000: DELAY
		110: EXTERNAL
		010: PHASE_AND_DELAY
		001: SIMPLE
	PLL:FILTER_RANGE: R12.F4.B27 R12.F4.B26 R12.F5.B27 inv 000
	PLL:LATCH_GLOBAL_OUT_A: R15.F0.B27 inv 0
	PLL:LATCH_GLOBAL_OUT_B: R15.F3.B26 inv 0
	PLL:MODE: R15.F2.B27 R13.F3.B27 R15.F0.B26
		000: NONE
		111: SB_PLL40_2F_CORE
		101: SB_PLL40_2F_PAD
		100: SB_PLL40_2_PAD
		011: SB_PLL40_CORE
		001: SB_PLL40_PAD
	PLL:PLLOUT_SELECT_PORTA: R13.F4.B26 R13.F5.B27
		00: GENCLK
		01: GENCLK_HALF
		11: SHIFTREG_0deg
		10: SHIFTREG_90deg
	PLL:PLLOUT_SELECT_PORTB: R13.F2.B27 R13.F0.B27
		00: GENCLK
		01: GENCLK_HALF
		11: SHIFTREG_0deg
		10: SHIFTREG_90deg
	PLL:SHIFTREG_DIV_MODE: R13.F3.B26 inv 0
	PLL:TEST_MODE: R13.F4.B27 inv 0
}

bstile PLL_N_R04 {
	PLL:DELAY_ADJUSTMENT_MODE_FEEDBACK: R13.F3.B26
		1: DYNAMIC
		0: FIXED
	PLL:DELAY_ADJUSTMENT_MODE_RELATIVE: R13.F6.B27
		1: DYNAMIC
		0: FIXED
	PLL:DIVF: R11.F0.B27 R11.F0.B26 R10.F6.B27 R10.F4.B27 R10.F4.B26 R10.F5.B27 R10.F3.B27 inv 0000000
	PLL:DIVQ: R11.F3.B27 R11.F3.B26 R11.F2.B27 inv 000
	PLL:DIVR: R10.F3.B26 R10.F2.B27 R10.F0.B27 R10.F0.B26 inv 0000
	PLL:FDA_FEEDBACK: R13.F2.B27 R13.F0.B27 R13.F0.B26 R12.F6.B27 inv 0000
	PLL:FDA_RELATIVE: R13.F4.B27 R13.F4.B26 R13.F5.B27 R13.F3.B27 inv 0000
	PLL:FEEDBACK_PATH: R12.F0.B26 R11.F6.B27 R14.F3.B27
		000: DELAY
		110: EXTERNAL
		010: PHASE_AND_DELAY
		001: SIMPLE
	PLL:FILTER_RANGE: R11.F4.B27 R11.F4.B26 R11.F5.B27 inv 000
	PLL:LATCH_GLOBAL_OUT_A: R14.F0.B27 inv 0
	PLL:LATCH_GLOBAL_OUT_B: R14.F3.B26 inv 0
	PLL:MODE: R14.F2.B27 R12.F3.B27 R14.F0.B26
		000: NONE
		111: SB_PLL40_2F_CORE
		101: SB_PLL40_2F_PAD
		100: SB_PLL40_2_PAD
		011: SB_PLL40_CORE
		001: SB_PLL40_PAD
	PLL:PLLOUT_SELECT_PORTA: R12.F4.B26 R12.F5.B27
		00: GENCLK
		01: GENCLK_HALF
		11: SHIFTREG_0deg
		10: SHIFTREG_90deg
	PLL:PLLOUT_SELECT_PORTB: R12.F2.B27 R12.F0.B27
		00: GENCLK
		01: GENCLK_HALF
		11: SHIFTREG_0deg
		10: SHIFTREG_90deg
	PLL:SHIFTREG_DIV_MODE: R12.F3.B26 inv 0
	PLL:TEST_MODE: R12.F4.B27 inv 0
}

bstile PLL_STUB_S {
	PLL:LATCH_GLOBAL_OUT_A: R0.F15.B27 inv 0
	PLL:LATCH_GLOBAL_OUT_B: R0.F12.B26 inv 0
}

bstile PLL_S_P01 {
	PLL:DELAY_ADJUSTMENT_MODE_FEEDBACK: R5.F2.B15
		1: DYNAMIC
		0: FIXED
	PLL:DELAY_ADJUSTMENT_MODE_RELATIVE: R5.F7.B14
		1: DYNAMIC
		0: FIXED
	PLL:DIVF: R3.F0.B14 R3.F0.B15 R2.F7.B14 R2.F4.B14 R2.F4.B15 R2.F5.B14 R2.F2.B14 inv 0000000
	PLL:DIVQ: R3.F2.B14 R3.F2.B15 R3.F3.B14 inv 000
	PLL:DIVR: R2.F2.B15 R2.F3.B14 R2.F0.B14 R2.F0.B15 inv 0000
	PLL:FDA_FEEDBACK: R5.F3.B14 R5.F0.B14 R5.F0.B15 R4.F7.B14 inv 0000
	PLL:FDA_RELATIVE: R5.F4.B14 R5.F4.B15 R5.F5.B14 R5.F2.B14 inv 0000
	PLL:FEEDBACK_PATH: R4.F0.B15 R3.F7.B14 R6.F2.B14
		000: DELAY
		110: EXTERNAL
		010: PHASE_AND_DELAY
		001: SIMPLE
	PLL:FILTER_RANGE: R3.F4.B14 R3.F4.B15 R3.F5.B14 inv 000
	PLL:MODE: R6.F3.B14 R4.F2.B14 R6.F0.B15
		000: NONE
		111: SB_PLL40_2F_CORE
		101: SB_PLL40_2F_PAD
		100: SB_PLL40_2_PAD
		011: SB_PLL40_CORE
		001: SB_PLL40_PAD
	PLL:PLLOUT_SELECT_PORTA: R4.F4.B15 R4.F5.B14
		00: GENCLK
		01: GENCLK_HALF
		11: SHIFTREG_0deg
		10: SHIFTREG_90deg
	PLL:PLLOUT_SELECT_PORTB: R4.F3.B14 R4.F0.B14
		00: GENCLK
		01: GENCLK_HALF
		11: SHIFTREG_0deg
		10: SHIFTREG_90deg
	PLL:SHIFTREG_DIV_MODE: R4.F2.B15 inv 0
	PLL:TEST_MODE: R4.F4.B14 inv 0
}

bstile PLL_S_P04 {
	PLL:DELAY_ADJUSTMENT_MODE: R1.F7.B1 R1.F6.B1 R0.F7.B1 R0.F6.B1
		1111: DYNAMIC
		0000: FIXED
	PLL:DIVF: R0.F2.B1 R0.F2.B0 R1.F1.B1 R1.F1.B0 R1.F0.B1 R1.F0.B0 inv 000000
	PLL:DIVQ: R1.F2.B0 R0.F3.B1 R0.F3.B0 inv 000
	PLL:DIVR: R0.F1.B1 R0.F1.B0 R0.F0.B1 R0.F0.B0 inv 0000
	PLL:FEEDBACK_PATH: R0.F5.B0 R0.F4.B1 R0.F4.B0
		000: DELAY
		110: EXTERNAL
		010: PHASE_AND_DELAY
		001: SIMPLE
	PLL:FILTER_RANGE: R1.F3.B1 R1.F3.B0 R1.F2.B1 inv 000
	PLL:FIXED_DELAY_ADJUSTMENT: R1.F7.B0 R1.F6.B0 R0.F7.B0 R0.F6.B0 inv 0000
	PLL:LATCH_GLOBAL_OUT_A: R0.F8.B1 inv 0
	PLL:LATCH_GLOBAL_OUT_B: R0.F9.B1 inv 0
	PLL:MODE: R0.F9.B0 R1.F5.B0 R0.F8.B0
		000: NONE
		100: SB_PLL_2_PAD
		011: SB_PLL_CORE
		001: SB_PLL_PAD
	PLL:PLLOUT_PHASE: R1.F4.B0 R0.F5.B1 R1.F4.B1
		001: 0deg
		101: 180deg
		111: 270deg
		011: 90deg
		000: NONE
	PLL:TEST_MODE: R1.F5.B1 inv 0
}

bstile PLL_S_P08 {
	PLL:DELAY_ADJUSTMENT_MODE_FEEDBACK: R14.F12.B26
		1: DYNAMIC
		0: FIXED
	PLL:DELAY_ADJUSTMENT_MODE_RELATIVE: R14.F9.B27
		1: DYNAMIC
		0: FIXED
	PLL:DIVF: R12.F15.B27 R12.F15.B26 R11.F9.B27 R11.F11.B27 R11.F11.B26 R11.F10.B27 R11.F12.B27 inv 0000000
	PLL:DIVQ: R12.F12.B27 R12.F12.B26 R12.F13.B27 inv 000
	PLL:DIVR: R11.F12.B26 R11.F13.B27 R11.F15.B27 R11.F15.B26 inv 0000
	PLL:FDA_FEEDBACK: R14.F13.B27 R14.F15.B27 R14.F15.B26 R13.F9.B27 inv 0000
	PLL:FDA_RELATIVE: R14.F11.B27 R14.F11.B26 R14.F10.B27 R14.F12.B27 inv 0000
	PLL:FEEDBACK_PATH: R13.F15.B26 R12.F9.B27 R15.F12.B27
		000: DELAY
		110: EXTERNAL
		010: PHASE_AND_DELAY
		001: SIMPLE
	PLL:FILTER_RANGE: R12.F11.B27 R12.F11.B26 R12.F10.B27 inv 000
	PLL:LATCH_GLOBAL_OUT_A: R15.F15.B27 inv 0
	PLL:LATCH_GLOBAL_OUT_B: R15.F12.B26 inv 0
	PLL:MODE: R15.F13.B27 R13.F12.B27 R15.F15.B26
		000: NONE
		111: SB_PLL40_2F_CORE
		101: SB_PLL40_2F_PAD
		100: SB_PLL40_2_PAD
		011: SB_PLL40_CORE
		001: SB_PLL40_PAD
	PLL:PLLOUT_SELECT_PORTA: R13.F11.B26 R13.F10.B27
		00: GENCLK
		01: GENCLK_HALF
		11: SHIFTREG_0deg
		10: SHIFTREG_90deg
	PLL:PLLOUT_SELECT_PORTB: R13.F13.B27 R13.F15.B27
		00: GENCLK
		01: GENCLK_HALF
		11: SHIFTREG_0deg
		10: SHIFTREG_90deg
	PLL:SHIFTREG_DIV_MODE: R13.F12.B26 inv 0
	PLL:TEST_MODE: R13.F11.B27 inv 0
}

bstile PLL_S_R04 {
	PLL:DELAY_ADJUSTMENT_MODE_FEEDBACK: R13.F12.B26
		1: DYNAMIC
		0: FIXED
	PLL:DELAY_ADJUSTMENT_MODE_RELATIVE: R13.F9.B27
		1: DYNAMIC
		0: FIXED
	PLL:DIVF: R11.F15.B27 R11.F15.B26 R10.F9.B27 R10.F11.B27 R10.F11.B26 R10.F10.B27 R10.F12.B27 inv 0000000
	PLL:DIVQ: R11.F12.B27 R11.F12.B26 R11.F13.B27 inv 000
	PLL:DIVR: R10.F12.B26 R10.F13.B27 R10.F15.B27 R10.F15.B26 inv 0000
	PLL:FDA_FEEDBACK: R13.F13.B27 R13.F15.B27 R13.F15.B26 R12.F9.B27 inv 0000
	PLL:FDA_RELATIVE: R13.F11.B27 R13.F11.B26 R13.F10.B27 R13.F12.B27 inv 0000
	PLL:FEEDBACK_PATH: R12.F15.B26 R11.F9.B27 R14.F12.B27
		000: DELAY
		110: EXTERNAL
		010: PHASE_AND_DELAY
		001: SIMPLE
	PLL:FILTER_RANGE: R11.F11.B27 R11.F11.B26 R11.F10.B27 inv 000
	PLL:LATCH_GLOBAL_OUT_A: R14.F15.B27 inv 0
	PLL:LATCH_GLOBAL_OUT_B: R14.F12.B26 inv 0
	PLL:MODE: R14.F13.B27 R12.F12.B27 R14.F15.B26
		000: NONE
		111: SB_PLL40_2F_CORE
		101: SB_PLL40_2F_PAD
		100: SB_PLL40_2_PAD
		011: SB_PLL40_CORE
		001: SB_PLL40_PAD
	PLL:PLLOUT_SELECT_PORTA: R12.F11.B26 R12.F10.B27
		00: GENCLK
		01: GENCLK_HALF
		11: SHIFTREG_0deg
		10: SHIFTREG_90deg
	PLL:PLLOUT_SELECT_PORTB: R12.F13.B27 R12.F15.B27
		00: GENCLK
		01: GENCLK_HALF
		11: SHIFTREG_0deg
		10: SHIFTREG_90deg
	PLL:SHIFTREG_DIV_MODE: R12.F12.B26 inv 0
	PLL:TEST_MODE: R12.F11.B27 inv 0
}

bstile PLL_S_T01 {
	PLL:DELAY_ADJUSTMENT_MODE_FEEDBACK: R8.F12.B26
		1: DYNAMIC
		0: FIXED
	PLL:DELAY_ADJUSTMENT_MODE_RELATIVE: R8.F9.B27
		1: DYNAMIC
		0: FIXED
	PLL:DIVF: R6.F15.B27 R6.F15.B26 R5.F9.B27 R5.F11.B27 R5.F11.B26 R5.F10.B27 R5.F12.B27 inv 0000000
	PLL:DIVQ: R6.F12.B27 R6.F12.B26 R6.F13.B27 inv 000
	PLL:DIVR: R5.F12.B26 R5.F13.B27 R5.F15.B27 R5.F15.B26 inv 0000
	PLL:FDA_FEEDBACK: R8.F13.B27 R8.F15.B27 R8.F15.B26 R7.F9.B27 inv 0000
	PLL:FDA_RELATIVE: R8.F11.B27 R8.F11.B26 R8.F10.B27 R8.F12.B27 inv 0000
	PLL:FEEDBACK_PATH: R7.F15.B26 R6.F9.B27 R9.F12.B27
		000: DELAY
		110: EXTERNAL
		010: PHASE_AND_DELAY
		001: SIMPLE
	PLL:FILTER_RANGE: R6.F11.B27 R6.F11.B26 R6.F10.B27 inv 000
	PLL:LATCH_GLOBAL_OUT_A: R9.F15.B27 inv 0
	PLL:LATCH_GLOBAL_OUT_B: R9.F12.B26 inv 0
	PLL:MODE: R9.F13.B27 R7.F12.B27 R9.F15.B26
		000: NONE
		111: SB_PLL40_2F_CORE
		101: SB_PLL40_2F_PAD
		100: SB_PLL40_2_PAD
		011: SB_PLL40_CORE
		001: SB_PLL40_PAD
	PLL:PLLOUT_SELECT_PORTA: R7.F11.B26 R7.F10.B27
		00: GENCLK
		01: GENCLK_HALF
		11: SHIFTREG_0deg
		10: SHIFTREG_90deg
	PLL:PLLOUT_SELECT_PORTB: R7.F13.B27 R7.F15.B27
		00: GENCLK
		01: GENCLK_HALF
		11: SHIFTREG_0deg
		10: SHIFTREG_90deg
	PLL:SHIFTREG_DIV_MODE: R7.F12.B26 inv 0
	PLL:TEST_MODE: R7.F11.B27 inv 0
}

bstile RGB_DRV_T01 {
	RGB_DRV:CURRENT_MODE: R2.F2.B7 inv 0
	RGB_DRV:ENABLE: R0.F1.B7 inv 0
	RGB_DRV:RGB0_CURRENT: R0.F7.B7 R0.F4.B7 R0.F5.B7 R0.F2.B7 R0.F3.B7 R0.F0.B7 inv 000000
	RGB_DRV:RGB1_CURRENT: R1.F5.B7 R1.F2.B7 R1.F3.B7 R1.F0.B7 R1.F1.B7 R0.F6.B7 inv 000000
	RGB_DRV:RGB2_CURRENT: R2.F3.B7 R2.F0.B7 R2.F1.B7 R1.F6.B7 R1.F7.B7 R1.F4.B7 inv 000000
}

bstile RGB_DRV_T04 {
	RGB_DRV:ENABLE: R0.F4.B7 inv 0
	RGB_DRV:RGB0_CURRENT: R1.F2.B7 R1.F3.B7 R1.F0.B7 R1.F1.B7 R0.F6.B7 R0.F7.B7 inv 000000
	RGB_DRV:RGB1_CURRENT: R2.F0.B7 R2.F1.B7 R1.F6.B7 R1.F7.B7 R1.F4.B7 R1.F5.B7 inv 000000
	RGB_DRV:RGB2_CURRENT: R2.F6.B7 R2.F7.B7 R2.F4.B7 R2.F5.B7 R2.F2.B7 R2.F3.B7 inv 000000
}

bstile RGB_DRV_T05 {
	RGB_DRV:CURRENT_MODE: R0.F5.B7 inv 0
	RGB_DRV:ENABLE: R0.F4.B7 inv 0
	RGB_DRV:RGB0_CURRENT: R1.F2.B7 R1.F3.B7 R1.F0.B7 R1.F1.B7 R0.F6.B7 R0.F7.B7 inv 000000
	RGB_DRV:RGB1_CURRENT: R2.F0.B7 R2.F1.B7 R1.F6.B7 R1.F7.B7 R1.F4.B7 R1.F5.B7 inv 000000
	RGB_DRV:RGB2_CURRENT: R2.F6.B7 R2.F7.B7 R2.F4.B7 R2.F5.B7 R2.F2.B7 R2.F3.B7 inv 000000
}

bstile SPEED {
	SPEED:SPEED: R0.F0.B1 R0.F0.B0
		10: HIGH
		00: LOW
		01: MEDIUM
}

bstile SPRAM {
	SPRAM0:ENABLE: R0.F1.B7 inv 0
	SPRAM1:ENABLE: R0.F0.B7 inv 0
}

bstile TRIM_T01 {
	HFOSC:CLKHF_DIV: R0.F2.B7 R0.F3.B7 inv 00
	HFOSC:TRIM_FABRIC: R0.F5.B7 inv 0
	LED_DRV_CUR:TRIM_FABRIC: R0.F1.B7 inv 0
	LFOSC:TRIM_FABRIC: R0.F0.B7 inv 0
}

bstile TRIM_T04 {
	HFOSC:CLKHF_DIV: R0.F5.B7 R0.F2.B7 inv 00
	HFOSC:TRIM_FABRIC: R0.F4.B7 inv 0
	LED_DRV_CUR:TRIM_FABRIC: R0.F0.B7 inv 0
	LFOSC:TRIM_FABRIC: R0.F3.B7 inv 0
}

