// Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
// Date        : Fri Mar 28 23:22:52 2025
// Host        : DESKTOP-IJF0GJG running 64-bit major release  (build 9200)
// Command     : write_verilog -mode funcsim -nolib -force -file {D:/Mtech/Vivado/Binary Weighted Shift Register/Binary
//               Weighted Shift Register.sim/sim_1/synth/func/xsim/Shift_4_TB_func_synth.v}
// Design      : Shift_4
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7a35ticpg236-1L
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module MUX_2x1
   (q_OBUF,
    data_IBUF,
    en_IBUF);
  output [0:0]q_OBUF;
  input [1:0]data_IBUF;
  input en_IBUF;

  wire [1:0]data_IBUF;
  wire en_IBUF;
  wire [0:0]q_OBUF;

  LUT3 #(
    .INIT(8'hE2)) 
    g4
       (.I0(data_IBUF[0]),
        .I1(en_IBUF),
        .I2(data_IBUF[1]),
        .O(q_OBUF));
endmodule

(* ORIG_REF_NAME = "MUX_2x1" *) 
module MUX_2x1_0
   (q_OBUF,
    data_IBUF,
    en_IBUF);
  output [0:0]q_OBUF;
  input [1:0]data_IBUF;
  input en_IBUF;

  wire [1:0]data_IBUF;
  wire en_IBUF;
  wire [0:0]q_OBUF;

  LUT3 #(
    .INIT(8'hE2)) 
    g4
       (.I0(data_IBUF[0]),
        .I1(en_IBUF),
        .I2(data_IBUF[1]),
        .O(q_OBUF));
endmodule

(* ORIG_REF_NAME = "MUX_2x1" *) 
module MUX_2x1_1
   (q_OBUF,
    data_IBUF,
    en_IBUF);
  output [0:0]q_OBUF;
  input [1:0]data_IBUF;
  input en_IBUF;

  wire [1:0]data_IBUF;
  wire en_IBUF;
  wire [0:0]q_OBUF;

  LUT3 #(
    .INIT(8'hE2)) 
    g4
       (.I0(data_IBUF[0]),
        .I1(en_IBUF),
        .I2(data_IBUF[1]),
        .O(q_OBUF));
endmodule

(* ORIG_REF_NAME = "MUX_2x1" *) 
module MUX_2x1_10
   (q_OBUF,
    data_IBUF,
    en_IBUF,
    \q[11] );
  output [0:0]q_OBUF;
  input [0:0]data_IBUF;
  input en_IBUF;
  input [0:0]\q[11] ;

  wire [0:0]data_IBUF;
  wire en_IBUF;
  wire [0:0]\q[11] ;
  wire [0:0]q_OBUF;

  LUT3 #(
    .INIT(8'hE2)) 
    g4
       (.I0(data_IBUF),
        .I1(en_IBUF),
        .I2(\q[11] ),
        .O(q_OBUF));
endmodule

(* ORIG_REF_NAME = "MUX_2x1" *) 
module MUX_2x1_2
   (q_OBUF,
    data_IBUF,
    en_IBUF);
  output [0:0]q_OBUF;
  input [1:0]data_IBUF;
  input en_IBUF;

  wire [1:0]data_IBUF;
  wire en_IBUF;
  wire [0:0]q_OBUF;

  LUT3 #(
    .INIT(8'hE2)) 
    g4
       (.I0(data_IBUF[0]),
        .I1(en_IBUF),
        .I2(data_IBUF[1]),
        .O(q_OBUF));
endmodule

(* ORIG_REF_NAME = "MUX_2x1" *) 
module MUX_2x1_3
   (q_OBUF,
    data_IBUF,
    en_IBUF);
  output [0:0]q_OBUF;
  input [1:0]data_IBUF;
  input en_IBUF;

  wire [1:0]data_IBUF;
  wire en_IBUF;
  wire [0:0]q_OBUF;

  LUT3 #(
    .INIT(8'hE2)) 
    g4
       (.I0(data_IBUF[0]),
        .I1(en_IBUF),
        .I2(data_IBUF[1]),
        .O(q_OBUF));
endmodule

(* ORIG_REF_NAME = "MUX_2x1" *) 
module MUX_2x1_4
   (q_OBUF,
    data_IBUF,
    en_IBUF);
  output [0:0]q_OBUF;
  input [1:0]data_IBUF;
  input en_IBUF;

  wire [1:0]data_IBUF;
  wire en_IBUF;
  wire [0:0]q_OBUF;

  LUT3 #(
    .INIT(8'hE2)) 
    g4
       (.I0(data_IBUF[0]),
        .I1(en_IBUF),
        .I2(data_IBUF[1]),
        .O(q_OBUF));
endmodule

(* ORIG_REF_NAME = "MUX_2x1" *) 
module MUX_2x1_5
   (q_OBUF,
    data_IBUF,
    en_IBUF);
  output [0:0]q_OBUF;
  input [1:0]data_IBUF;
  input en_IBUF;

  wire [1:0]data_IBUF;
  wire en_IBUF;
  wire [0:0]q_OBUF;

  LUT3 #(
    .INIT(8'hE2)) 
    g4
       (.I0(data_IBUF[0]),
        .I1(en_IBUF),
        .I2(data_IBUF[1]),
        .O(q_OBUF));
endmodule

(* ORIG_REF_NAME = "MUX_2x1" *) 
module MUX_2x1_6
   (q_OBUF,
    data_IBUF,
    en_IBUF);
  output [0:0]q_OBUF;
  input [1:0]data_IBUF;
  input en_IBUF;

  wire [1:0]data_IBUF;
  wire en_IBUF;
  wire [0:0]q_OBUF;

  LUT3 #(
    .INIT(8'hE2)) 
    g4
       (.I0(data_IBUF[0]),
        .I1(en_IBUF),
        .I2(data_IBUF[1]),
        .O(q_OBUF));
endmodule

(* ORIG_REF_NAME = "MUX_2x1" *) 
module MUX_2x1_7
   (q_OBUF,
    data_IBUF,
    en_IBUF);
  output [0:0]q_OBUF;
  input [1:0]data_IBUF;
  input en_IBUF;

  wire [1:0]data_IBUF;
  wire en_IBUF;
  wire [0:0]q_OBUF;

  LUT3 #(
    .INIT(8'hE2)) 
    g4
       (.I0(data_IBUF[0]),
        .I1(en_IBUF),
        .I2(data_IBUF[1]),
        .O(q_OBUF));
endmodule

(* ORIG_REF_NAME = "MUX_2x1" *) 
module MUX_2x1_8
   (q_OBUF,
    data_IBUF,
    en_IBUF);
  output [0:0]q_OBUF;
  input [1:0]data_IBUF;
  input en_IBUF;

  wire [1:0]data_IBUF;
  wire en_IBUF;
  wire [0:0]q_OBUF;

  LUT3 #(
    .INIT(8'hE2)) 
    g4
       (.I0(data_IBUF[0]),
        .I1(en_IBUF),
        .I2(data_IBUF[1]),
        .O(q_OBUF));
endmodule

(* ORIG_REF_NAME = "MUX_2x1" *) 
module MUX_2x1_9
   (q_OBUF,
    data_IBUF,
    en_IBUF);
  output [0:0]q_OBUF;
  input [1:0]data_IBUF;
  input en_IBUF;

  wire [1:0]data_IBUF;
  wire en_IBUF;
  wire [0:0]q_OBUF;

  LUT3 #(
    .INIT(8'hE2)) 
    g4
       (.I0(data_IBUF[0]),
        .I1(en_IBUF),
        .I2(data_IBUF[1]),
        .O(q_OBUF));
endmodule

(* NotValidForBitStream *)
module Shift_4
   (data,
    en,
    q);
  input [15:0]data;
  input en;
  output [15:0]q;

  wire [15:0]data;
  wire [14:0]data_IBUF;
  wire en;
  wire en_IBUF;
  wire [15:0]q;
  wire [12:0]q_OBUF;

  IBUF \data_IBUF[0]_inst 
       (.I(data[0]),
        .O(data_IBUF[0]));
  IBUF \data_IBUF[10]_inst 
       (.I(data[10]),
        .O(data_IBUF[10]));
  IBUF \data_IBUF[11]_inst 
       (.I(data[11]),
        .O(data_IBUF[11]));
  IBUF \data_IBUF[12]_inst 
       (.I(data[12]),
        .O(data_IBUF[12]));
  IBUF \data_IBUF[13]_inst 
       (.I(data[13]),
        .O(data_IBUF[13]));
  IBUF \data_IBUF[14]_inst 
       (.I(data[14]),
        .O(data_IBUF[14]));
  IBUF \data_IBUF[15]_inst 
       (.I(data[15]),
        .O(q_OBUF[12]));
  IBUF \data_IBUF[1]_inst 
       (.I(data[1]),
        .O(data_IBUF[1]));
  IBUF \data_IBUF[2]_inst 
       (.I(data[2]),
        .O(data_IBUF[2]));
  IBUF \data_IBUF[3]_inst 
       (.I(data[3]),
        .O(data_IBUF[3]));
  IBUF \data_IBUF[4]_inst 
       (.I(data[4]),
        .O(data_IBUF[4]));
  IBUF \data_IBUF[5]_inst 
       (.I(data[5]),
        .O(data_IBUF[5]));
  IBUF \data_IBUF[6]_inst 
       (.I(data[6]),
        .O(data_IBUF[6]));
  IBUF \data_IBUF[7]_inst 
       (.I(data[7]),
        .O(data_IBUF[7]));
  IBUF \data_IBUF[8]_inst 
       (.I(data[8]),
        .O(data_IBUF[8]));
  IBUF \data_IBUF[9]_inst 
       (.I(data[9]),
        .O(data_IBUF[9]));
  IBUF en_IBUF_inst
       (.I(en),
        .O(en_IBUF));
  MUX_2x1 m01
       (.data_IBUF({data_IBUF[4],data_IBUF[0]}),
        .en_IBUF(en_IBUF),
        .q_OBUF(q_OBUF[0]));
  MUX_2x1_0 m02
       (.data_IBUF({data_IBUF[5],data_IBUF[1]}),
        .en_IBUF(en_IBUF),
        .q_OBUF(q_OBUF[1]));
  MUX_2x1_1 m03
       (.data_IBUF({data_IBUF[6],data_IBUF[2]}),
        .en_IBUF(en_IBUF),
        .q_OBUF(q_OBUF[2]));
  MUX_2x1_2 m04
       (.data_IBUF({data_IBUF[7],data_IBUF[3]}),
        .en_IBUF(en_IBUF),
        .q_OBUF(q_OBUF[3]));
  MUX_2x1_3 m05
       (.data_IBUF({data_IBUF[8],data_IBUF[4]}),
        .en_IBUF(en_IBUF),
        .q_OBUF(q_OBUF[4]));
  MUX_2x1_4 m06
       (.data_IBUF({data_IBUF[9],data_IBUF[5]}),
        .en_IBUF(en_IBUF),
        .q_OBUF(q_OBUF[5]));
  MUX_2x1_5 m07
       (.data_IBUF({data_IBUF[10],data_IBUF[6]}),
        .en_IBUF(en_IBUF),
        .q_OBUF(q_OBUF[6]));
  MUX_2x1_6 m08
       (.data_IBUF({data_IBUF[11],data_IBUF[7]}),
        .en_IBUF(en_IBUF),
        .q_OBUF(q_OBUF[7]));
  MUX_2x1_7 m09
       (.data_IBUF({data_IBUF[12],data_IBUF[8]}),
        .en_IBUF(en_IBUF),
        .q_OBUF(q_OBUF[8]));
  MUX_2x1_8 m10
       (.data_IBUF({data_IBUF[13],data_IBUF[9]}),
        .en_IBUF(en_IBUF),
        .q_OBUF(q_OBUF[9]));
  MUX_2x1_9 m11
       (.data_IBUF({data_IBUF[14],data_IBUF[10]}),
        .en_IBUF(en_IBUF),
        .q_OBUF(q_OBUF[10]));
  MUX_2x1_10 m12
       (.data_IBUF(data_IBUF[11]),
        .en_IBUF(en_IBUF),
        .\q[11] (q_OBUF[12]),
        .q_OBUF(q_OBUF[11]));
  OBUF \q_OBUF[0]_inst 
       (.I(q_OBUF[0]),
        .O(q[0]));
  OBUF \q_OBUF[10]_inst 
       (.I(q_OBUF[10]),
        .O(q[10]));
  OBUF \q_OBUF[11]_inst 
       (.I(q_OBUF[11]),
        .O(q[11]));
  OBUF \q_OBUF[12]_inst 
       (.I(q_OBUF[12]),
        .O(q[12]));
  OBUF \q_OBUF[13]_inst 
       (.I(q_OBUF[12]),
        .O(q[13]));
  OBUF \q_OBUF[14]_inst 
       (.I(q_OBUF[12]),
        .O(q[14]));
  OBUF \q_OBUF[15]_inst 
       (.I(q_OBUF[12]),
        .O(q[15]));
  OBUF \q_OBUF[1]_inst 
       (.I(q_OBUF[1]),
        .O(q[1]));
  OBUF \q_OBUF[2]_inst 
       (.I(q_OBUF[2]),
        .O(q[2]));
  OBUF \q_OBUF[3]_inst 
       (.I(q_OBUF[3]),
        .O(q[3]));
  OBUF \q_OBUF[4]_inst 
       (.I(q_OBUF[4]),
        .O(q[4]));
  OBUF \q_OBUF[5]_inst 
       (.I(q_OBUF[5]),
        .O(q[5]));
  OBUF \q_OBUF[6]_inst 
       (.I(q_OBUF[6]),
        .O(q[6]));
  OBUF \q_OBUF[7]_inst 
       (.I(q_OBUF[7]),
        .O(q[7]));
  OBUF \q_OBUF[8]_inst 
       (.I(q_OBUF[8]),
        .O(q[8]));
  OBUF \q_OBUF[9]_inst 
       (.I(q_OBUF[9]),
        .O(q[9]));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
