
// Generated by Cadence Genus(TM) Synthesis Solution 20.11-s111_1
// Generated on: Jun 19 2025 11:16:15 IST (Jun 19 2025 05:46:15 UTC)

// Verification Directory fv/comparator4bit 

module comparator4bit(a, b, gt, eq, lt);
  input [3:0] a, b;
  output gt, eq, lt;
  wire [3:0] a, b;
  wire gt, eq, lt;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_27;
  OA21X1 g467(.A0 (n_19), .A1 (n_27), .B0 (n_14), .Y (lt));
  OA21X1 g466(.A0 (n_20), .A1 (n_25), .B0 (n_17), .Y (gt));
  OA21X1 g468(.A0 (n_15), .A1 (n_24), .B0 (n_16), .Y (n_27));
  AND3X1 g472(.A (n_9), .B (n_7), .C (n_22), .Y (eq));
  OA21X1 g469(.A0 (n_18), .A1 (n_23), .B0 (n_21), .Y (n_25));
  OAI31XL g470(.A0 (n_1), .A1 (a[0]), .A2 (n_11), .B0 (n_13), .Y (n_24));
  OAI31XL g471(.A0 (n_0), .A1 (b[0]), .A2 (n_12), .B0 (n_10), .Y (n_23));
  NOR4BXL g475(.AN (n_21), .B (n_20), .C (n_19), .D (n_18), .Y (n_22));
  INVXL g484(.A (n_19), .Y (n_17));
  INVXL g479(.A (n_18), .Y (n_16));
  INVXL g478(.A (n_15), .Y (n_21));
  INVXL g480(.A (n_20), .Y (n_14));
  INVXL g473(.A (n_12), .Y (n_13));
  INVXL g474(.A (n_10), .Y (n_11));
  XNOR2X1 g476(.A (b[1]), .B (a[1]), .Y (n_9));
  NOR2BXL g485(.AN (n_8), .B (n_2), .Y (n_12));
  OR2X1 g486(.A (b[1]), .B (n_8), .Y (n_10));
  NOR2BXL g487(.AN (n_3), .B (n_4), .Y (n_19));
  XNOR2X1 g477(.A (b[0]), .B (a[0]), .Y (n_7));
  NOR2BXL g481(.AN (n_5), .B (n_6), .Y (n_15));
  NOR2BXL g482(.AN (n_6), .B (n_5), .Y (n_18));
  NOR2BXL g483(.AN (n_4), .B (n_3), .Y (n_20));
  INVXL g495(.A (b[1]), .Y (n_2));
  INVXL g488(.A (b[3]), .Y (n_4));
  INVXL g489(.A (b[2]), .Y (n_6));
  INVXL g491(.A (a[1]), .Y (n_8));
  INVXL g493(.A (b[0]), .Y (n_1));
  INVXL g494(.A (a[0]), .Y (n_0));
  INVXL g490(.A (a[3]), .Y (n_3));
  INVXL g492(.A (a[2]), .Y (n_5));
endmodule

