INFO:sim:172 - Generating IP...
Resolving generics for 'Ghost'...
Applying external generics to 'Ghost'...
Delivering associated files for 'Ghost'...
Delivering EJava files for 'Ghost'...
Generating implementation netlist for 'Ghost'...
INFO:sim - Pre-processing HDL files for 'Ghost'...
Running synthesis for 'Ghost'
Running ngcbuild...
Writing VEO instantiation template for 'Ghost'...
Writing Verilog behavioral simulation model for 'Ghost'...
WARNING:sim - Overwriting existing file
   C:/Users/10308/Desktop/DDLS/PacMan/ipcore_dir/tmp/_cg/Ghost/doc/dist_mem_gen_
   v7_2_vinfo.html with file from view xilinx_documentation
Delivered 2 files into directory
C:/Users/10308/Desktop/DDLS/PacMan/ipcore_dir/tmp/_cg/Ghost
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'Ghost'...
Generating metadata file...
Regenerating ISE project file for 'Ghost'...
Generating ISE project...
XCO file found: Ghost.xco
XMDF file found: Ghost_xmdf.tcl
Adding C:/Users/10308/Desktop/DDLS/PacMan/ipcore_dir/tmp/_cg/Ghost.asy -view all
-origin_type imported
Adding C:/Users/10308/Desktop/DDLS/PacMan/ipcore_dir/tmp/_cg/Ghost.ngc -view all
-origin_type created
Checking file "C:/Users/10308/Desktop/DDLS/PacMan/ipcore_dir/tmp/_cg/Ghost.ngc"
for project device match ...
File "C:/Users/10308/Desktop/DDLS/PacMan/ipcore_dir/tmp/_cg/Ghost.ngc" device
information matches project device.
Adding C:/Users/10308/Desktop/DDLS/PacMan/ipcore_dir/tmp/_cg/Ghost.sym -view all
-origin_type imported
Adding C:/Users/10308/Desktop/DDLS/PacMan/ipcore_dir/tmp/_cg/Ghost.v -view all
-origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "C:/Users/10308/Desktop/DDLS/PacMan/ipcore_dir/tmp/_cg/Ghost.v" into library
   work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding C:/Users/10308/Desktop/DDLS/PacMan/ipcore_dir/tmp/_cg/Ghost.veo -view all
-origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/Ghost"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'Ghost'.
