VPR FPGA Placement and Routing.
Version: 8.1.0-dev+220fa98c0
Revision: v8.0.0-5289-g220fa98c0
Compiled: 2022-03-13T10:00:17
Compiler: GNU 7.5.0 on Linux-4.15.0-167-generic x86_64
Build Info: release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/home/kunalg123/Desktop/vtr-verilog-to-routing/vpr/vpr /home/kunalg123/Desktop/vtr-verilog-to-routing/vtr_flow/arch/timing/EArch.xml /home/kunalg123/Desktop/vtr-verilog-to-routing/vtr_flow/benchmarks/blif/tseng.blif --route_chan_width 100 --sdc_file /home/eligar/Desktop/vtr/tseng.sdc


Architecture file: /home/kunalg123/Desktop/vtr-verilog-to-routing/vtr_flow/arch/timing/EArch.xml
Circuit name: tseng

# Loading Architecture Description
# Loading Architecture Description took 0.02 seconds (max_rss 14.7 MiB, delta_rss +1.4 MiB)

Timing analysis: ON
Circuit netlist file: tseng.net
Circuit placement file: tseng.place
Circuit routing file: tseng.route
Circuit SDC file: /home/eligar/Desktop/vtr/tseng.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 100
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 0
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 100
RouterOpts.check_route: FULL
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 50
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: NETLIST
AnalysisOpts.post_synth_netlist_unconn_input_handling: UNCONNECTED
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
Warning 1: io[0].clock[0] unconnected pin in architecture.
# Building complex block graph took 0.05 seconds (max_rss 21.3 MiB, delta_rss +6.6 MiB)
Circuit file: /home/kunalg123/Desktop/vtr-verilog-to-routing/vtr_flow/benchmarks/blif/tseng.blif
# Load circuit
# Load circuit took 0.02 seconds (max_rss 23.8 MiB, delta_rss +2.4 MiB)
# Clean circuit
Absorbed 0 LUT buffers
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 0
Swept block(s)      : 0
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 23.8 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.01 seconds (max_rss 23.8 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 23.8 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 1605
    .input :      52
    .latch :     385
    .output:     122
    6-LUT  :    1046
  Nets  : 1483
    Avg Fanout:     3.1
    Max Fanout:   388.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 6012
  Timing Graph Edges: 8936
  Timing Graph Levels: 30
# Build Timing Graph took 0.01 seconds (max_rss 24.5 MiB, delta_rss +0.8 MiB)
Netlist contains 1 clocks
  Netlist Clock 'pclk' Fanout: 385 pins (6.4%), 385 blocks (24.0%)
# Load Timing Constraints
Warning 2: set_input_delay command matched but was not applied to primary output 'pv14_2_2_'
Warning 3: set_input_delay command matched but was not applied to primary output 'pv12_3_3_'
Warning 4: set_input_delay command matched but was not applied to primary output 'pv10_4_4_'
Warning 5: set_input_delay command matched but was not applied to primary output 'pv7_5_5_'
Warning 6: set_input_delay command matched but was not applied to primary output 'pv3_6_6_'
Warning 7: set_input_delay command matched but was not applied to primary output 'pv15_2_2_'
Warning 8: set_input_delay command matched but was not applied to primary output 'pv13_3_3_'
Warning 9: set_input_delay command matched but was not applied to primary output 'pv11_4_4_'
Warning 10: set_input_delay command matched but was not applied to primary output 'pv6_7_7_'
Warning 11: set_input_delay command matched but was not applied to primary output 'pv2_0_0_'
Warning 12: set_input_delay command matched but was not applied to primary output 'pv14_1_1_'
Warning 13: set_input_delay command matched but was not applied to primary output 'pv12_2_2_'
Warning 14: set_input_delay command matched but was not applied to primary output 'pv10_3_3_'
Warning 15: set_input_delay command matched but was not applied to primary output 'pv9_0_0_'
Warning 16: set_input_delay command matched but was not applied to primary output 'pv5_1_1_'
Warning 17: set_input_delay command matched but was not applied to primary output 'pv1_2_2_'
Warning 18: set_input_delay command matched but was not applied to primary output 'pv15_1_1_'
Warning 19: set_input_delay command matched but was not applied to primary output 'pv13_2_2_'
Warning 20: set_input_delay command matched but was not applied to primary output 'pv11_3_3_'
Warning 21: set_input_delay command matched but was not applied to primary output 'pv8_2_2_'
Warning 22: set_input_delay command matched but was not applied to primary output 'pv4_3_3_'
Warning 23: set_input_delay command matched but was not applied to primary output 'pv14_0_0_'
Warning 24: set_input_delay command matched but was not applied to primary output 'pv12_1_1_'
Warning 25: set_input_delay command matched but was not applied to primary output 'pv10_2_2_'
Warning 26: set_input_delay command matched but was not applied to primary output 'pv7_6_6_'
Warning 27: set_input_delay command matched but was not applied to primary output 'pv3_7_7_'
Warning 28: set_input_delay command matched but was not applied to primary output 'pv15_0_0_'
Warning 29: set_input_delay command matched but was not applied to primary output 'pv13_1_1_'
Warning 30: set_input_delay command matched but was not applied to primary output 'pv11_2_2_'
Warning 31: set_input_delay command matched but was not applied to primary output 'pv6_0_0_'
Warning 32: set_input_delay command matched but was not applied to primary output 'pv2_1_1_'
Warning 33: set_input_delay command matched but was not applied to primary output 'pv12_0_0_'
Warning 34: set_input_delay command matched but was not applied to primary output 'pv10_1_1_'
Warning 35: set_input_delay command matched but was not applied to primary output 'pv9_1_1_'
Warning 36: set_input_delay command matched but was not applied to primary output 'pv5_2_2_'
Warning 37: set_input_delay command matched but was not applied to primary output 'pv1_3_3_'
Warning 38: set_input_delay command matched but was not applied to primary output 'pv13_0_0_'
Warning 39: set_input_delay command matched but was not applied to primary output 'pv11_1_1_'
Warning 40: set_input_delay command matched but was not applied to primary output 'pv8_3_3_'
Warning 41: set_input_delay command matched but was not applied to primary output 'pv4_4_4_'
Warning 42: set_input_delay command matched but was not applied to primary output 'pready_0_0_'
Warning 43: set_input_delay command matched but was not applied to primary output 'pv10_0_0_'
Warning 44: set_input_delay command matched but was not applied to primary output 'pv7_7_7_'
Warning 45: set_input_delay command matched but was not applied to primary output 'pv3_0_0_'
Warning 46: set_input_delay command matched but was not applied to primary output 'pv11_0_0_'
Warning 47: set_input_delay command matched but was not applied to primary output 'pv6_1_1_'
Warning 48: set_input_delay command matched but was not applied to primary output 'pv2_2_2_'
Warning 49: set_input_delay command matched but was not applied to primary output 'pv9_2_2_'
Warning 50: set_input_delay command matched but was not applied to primary output 'pv5_3_3_'
Warning 51: set_input_delay command matched but was not applied to primary output 'pv1_4_4_'
Warning 52: set_input_delay command matched but was not applied to primary output 'pv8_4_4_'
Warning 53: set_input_delay command matched but was not applied to primary output 'pv4_5_5_'
Warning 54: set_input_delay command matched but was not applied to primary output 'pv7_0_0_'
Warning 55: set_input_delay command matched but was not applied to primary output 'pv3_1_1_'
Warning 56: set_input_delay command matched but was not applied to primary output 'pv6_2_2_'
Warning 57: set_input_delay command matched but was not applied to primary output 'pv2_3_3_'
Warning 58: set_input_delay command matched but was not applied to primary output 'pv9_3_3_'
Warning 59: set_input_delay command matched but was not applied to primary output 'pv5_4_4_'
Warning 60: set_input_delay command matched but was not applied to primary output 'pv1_5_5_'
Warning 61: set_input_delay command matched but was not applied to primary output 'pv8_5_5_'
Warning 62: set_input_delay command matched but was not applied to primary output 'pv4_6_6_'
Warning 63: set_input_delay command matched but was not applied to primary output 'pv7_1_1_'
Warning 64: set_input_delay command matched but was not applied to primary output 'pv3_2_2_'
Warning 65: set_input_delay command matched but was not applied to primary output 'pv6_3_3_'
Warning 66: set_input_delay command matched but was not applied to primary output 'pv2_4_4_'
Warning 67: set_input_delay command matched but was not applied to primary output 'pv9_4_4_'
Warning 68: set_input_delay command matched but was not applied to primary output 'pv5_5_5_'
Warning 69: set_input_delay command matched but was not applied to primary output 'pv1_6_6_'
Warning 70: set_input_delay command matched but was not applied to primary output 'pv8_6_6_'
Warning 71: set_input_delay command matched but was not applied to primary output 'pv4_7_7_'
Warning 72: set_input_delay command matched but was not applied to primary output 'pv7_2_2_'
Warning 73: set_input_delay command matched but was not applied to primary output 'pv3_3_3_'
Warning 74: set_input_delay command matched but was not applied to primary output 'pv6_4_4_'
Warning 75: set_input_delay command matched but was not applied to primary output 'pv2_5_5_'
Warning 76: set_input_delay command matched but was not applied to primary output 'pv14_7_7_'
Warning 77: set_input_delay command matched but was not applied to primary output 'pv9_5_5_'
Warning 78: set_input_delay command matched but was not applied to primary output 'pv5_6_6_'
Warning 79: set_input_delay command matched but was not applied to primary output 'pv1_7_7_'
Warning 80: set_input_delay command matched but was not applied to primary output 'pv15_7_7_'
Warning 81: set_input_delay command matched but was not applied to primary output 'pv8_7_7_'
Warning 82: set_input_delay command matched but was not applied to primary output 'pv4_0_0_'
Warning 83: set_input_delay command matched but was not applied to primary output 'pv14_6_6_'
Warning 84: set_input_delay command matched but was not applied to primary output 'pv12_7_7_'
Warning 85: set_input_delay command matched but was not applied to primary output 'pv7_3_3_'
Warning 86: set_input_delay command matched but was not applied to primary output 'pv3_4_4_'
Warning 87: set_input_delay command matched but was not applied to primary output 'pv15_6_6_'
Warning 88: set_input_delay command matched but was not applied to primary output 'pv13_7_7_'
Warning 89: set_input_delay command matched but was not applied to primary output 'pv6_5_5_'
Warning 90: set_input_delay command matched but was not applied to primary output 'pv2_6_6_'
Warning 91: set_input_delay command matched but was not applied to primary output 'pdn'
Warning 92: set_input_delay command matched but was not applied to primary output 'pv14_5_5_'
Warning 93: set_input_delay command matched but was not applied to primary output 'pv12_6_6_'
Warning 94: set_input_delay command matched but was not applied to primary output 'pv10_7_7_'
Warning 95: set_input_delay command matched but was not applied to primary output 'pv9_6_6_'
Warning 96: set_input_delay command matched but was not applied to primary output 'pv5_7_7_'
Warning 97: set_input_delay command matched but was not applied to primary output 'pv1_0_0_'
Warning 98: set_input_delay command matched but was not applied to primary output 'pv15_5_5_'
Warning 99: set_input_delay command matched but was not applied to primary output 'pv13_6_6_'
Warning 100: set_input_delay command matched but was not applied to primary output 'pv11_7_7_'
Warning 101: set_input_delay command matched but was not applied to primary output 'pv8_0_0_'
Warning 102: set_input_delay command matched but was not applied to primary output 'pv4_1_1_'
Warning 103: set_input_delay command matched but was not applied to primary output 'pv14_4_4_'
Warning 104: set_input_delay command matched but was not applied to primary output 'pv12_5_5_'
Warning 105: set_input_delay command matched but was not applied to primary output 'pv10_6_6_'
Warning 106: set_input_delay command matched but was not applied to primary output 'pv7_4_4_'
Warning 107: set_input_delay command matched but was not applied to primary output 'pv3_5_5_'
Warning 108: set_input_delay command matched but was not applied to primary output 'pv15_4_4_'
Warning 109: set_input_delay command matched but was not applied to primary output 'pv13_5_5_'
Warning 110: set_input_delay command matched but was not applied to primary output 'pv11_6_6_'
Warning 111: set_input_delay command matched but was not applied to primary output 'pv6_6_6_'
Warning 112: set_input_delay command matched but was not applied to primary output 'pv2_7_7_'
Warning 113: set_input_delay command matched but was not applied to primary output 'pv14_3_3_'
Warning 114: set_input_delay command matched but was not applied to primary output 'pv12_4_4_'
Warning 115: set_input_delay command matched but was not applied to primary output 'pv10_5_5_'
Warning 116: set_input_delay command matched but was not applied to primary output 'pv9_7_7_'
Warning 117: set_input_delay command matched but was not applied to primary output 'pv5_0_0_'
Warning 118: set_input_delay command matched but was not applied to primary output 'pv1_1_1_'
Warning 119: set_input_delay command matched but was not applied to primary output 'pv15_3_3_'
Warning 120: set_input_delay command matched but was not applied to primary output 'pv13_4_4_'
Warning 121: set_input_delay command matched but was not applied to primary output 'pv11_5_5_'
Warning 122: set_input_delay command matched but was not applied to primary output 'pv8_1_1_'
Warning 123: set_input_delay command matched but was not applied to primary output 'pv4_2_2_'
Warning 124: set_output_delay command matched but was not applied to primary input 'tin_pv10_4_4_'
Warning 125: set_output_delay command matched but was not applied to primary input 'tin_pv11_4_4_'
Warning 126: set_output_delay command matched but was not applied to primary input 'tin_pv6_7_7_'
Warning 127: set_output_delay command matched but was not applied to primary input 'tin_pv2_0_0_'
Warning 128: set_output_delay command matched but was not applied to primary input 'tin_pv10_3_3_'
Warning 129: set_output_delay command matched but was not applied to primary input 'tin_pv1_2_2_'
Warning 130: set_output_delay command matched but was not applied to primary input 'tin_pv11_3_3_'
Warning 131: set_output_delay command matched but was not applied to primary input 'tin_pv4_3_3_'
Warning 132: set_output_delay command matched but was not applied to primary input 'tin_pv10_2_2_'
Warning 133: set_output_delay command matched but was not applied to primary input 'tin_pv11_2_2_'
Warning 134: set_output_delay command matched but was not applied to primary input 'tin_pv6_0_0_'
Warning 135: set_output_delay command matched but was not applied to primary input 'tin_pv2_1_1_'
Warning 136: set_output_delay command matched but was not applied to primary input 'tin_pv10_1_1_'
Warning 137: set_output_delay command matched but was not applied to primary input 'tin_pv1_3_3_'
Warning 138: set_output_delay command matched but was not applied to primary input 'preset_0_0_'
Warning 139: set_output_delay command matched but was not applied to primary input 'tin_pv11_1_1_'
Warning 140: set_output_delay command matched but was not applied to primary input 'tin_pv4_4_4_'
Warning 141: set_output_delay command matched but was not applied to primary input 'tin_pready_0_0_'
Warning 142: set_output_delay command matched but was not applied to primary input 'tin_pv10_0_0_'
Warning 143: set_output_delay command matched but was not applied to primary input 'tin_pv11_0_0_'
Warning 144: set_output_delay command matched but was not applied to primary input 'tin_pv6_1_1_'
Warning 145: set_output_delay command matched but was not applied to primary input 'tin_pv2_2_2_'
Warning 146: set_output_delay command matched but was not applied to primary input 'tin_pv1_4_4_'
Warning 147: set_output_delay command matched but was not applied to primary input 'tin_pv4_5_5_'
Warning 148: set_output_delay command matched but was not applied to primary input 'tin_pv6_2_2_'
Warning 149: set_output_delay command matched but was not applied to primary input 'tin_pv2_3_3_'
Warning 150: set_output_delay command matched but was not applied to primary input 'tin_pv1_5_5_'
Warning 151: set_output_delay command matched but was not applied to primary input 'tin_pv4_6_6_'
Warning 152: set_output_delay command matched but was not applied to primary input 'tin_pv6_3_3_'
Warning 153: set_output_delay command matched but was not applied to primary input 'tin_pv2_4_4_'
Warning 154: set_output_delay command matched but was not applied to primary input 'tin_pv1_6_6_'
Warning 155: set_output_delay command matched but was not applied to primary input 'pclk'
Warning 156: set_output_delay command matched but was not applied to primary input 'tin_pv4_7_7_'
Warning 157: set_output_delay command matched but was not applied to primary input 'tin_pv6_4_4_'
Warning 158: set_output_delay command matched but was not applied to primary input 'tin_pv2_5_5_'
Warning 159: set_output_delay command matched but was not applied to primary input 'tin_pv1_7_7_'
Warning 160: set_output_delay command matched but was not applied to primary input 'tin_pv4_0_0_'
Warning 161: set_output_delay command matched but was not applied to primary input 'tin_pv6_5_5_'
Warning 162: set_output_delay command matched but was not applied to primary input 'tin_pv2_6_6_'
Warning 163: set_output_delay command matched but was not applied to primary input 'tin_pv10_7_7_'
Warning 164: set_output_delay command matched but was not applied to primary input 'tin_pv1_0_0_'
Warning 165: set_output_delay command matched but was not applied to primary input 'tin_pv11_7_7_'
Warning 166: set_output_delay command matched but was not applied to primary input 'tin_pv4_1_1_'
Warning 167: set_output_delay command matched but was not applied to primary input 'tin_pv10_6_6_'
Warning 168: set_output_delay command matched but was not applied to primary input 'tin_pv11_6_6_'
Warning 169: set_output_delay command matched but was not applied to primary input 'tin_pv6_6_6_'
Warning 170: set_output_delay command matched but was not applied to primary input 'tin_pv2_7_7_'
Warning 171: set_output_delay command matched but was not applied to primary input 'preset'
Warning 172: set_output_delay command matched but was not applied to primary input 'tin_pv10_5_5_'
Warning 173: set_output_delay command matched but was not applied to primary input 'tin_pv1_1_1_'
Warning 174: set_output_delay command matched but was not applied to primary input 'tin_pv11_5_5_'
Warning 175: set_output_delay command matched but was not applied to primary input 'tin_pv4_2_2_'

Applied 3 SDC commands from '/home/eligar/Desktop/vtr/tseng.sdc'
Timing constraints created 1 clocks
  Constrained Clock 'pclk' (Virtual Clock)

# Load Timing Constraints took 0.00 seconds (max_rss 24.5 MiB, delta_rss +0.0 MiB)
# Packing
Begin packing '/home/kunalg123/Desktop/vtr-verilog-to-routing/vtr_flow/benchmarks/blif/tseng.blif'.

After removing unused inputs...
	total blocks: 1605, total nets: 1483, total inputs: 52, total outputs: 122
Begin prepacking.

There is one chain in this architecture called "chain" with the following starting points:
	clb[0]/fle[0]/lut5inter[0]/ble5[0]/arithmetic[0]/adder[0].cin[0]

0 attraction groups were created during prepacking.
Finish prepacking.
Using inter-cluster delay: 1.33777e-09
Packing with pin utilization targets: io:1,1 clb:0.8,1 mult_36:1,1 memory:1,1
Packing with high fanout thresholds: io:128 clb:32 mult_36:128 memory:128
Warning 176: 458 timing endpoints were not constrained during timing analysis
Starting Clustering - Clustering Progress: 
-------------------   --------------------------   ---------
Molecules processed   Number of clusters created   FPGA size
-------------------   --------------------------   ---------
    48/1221      3%                            3     5 x 5     
    96/1221      7%                            5     5 x 5     
   144/1221     11%                            8     6 x 6     
   192/1221     15%                           10     6 x 6     
   240/1221     19%                           12     6 x 6     
   288/1221     23%                           15     7 x 7     
   336/1221     27%                           17     7 x 7     
   384/1221     31%                           20     7 x 7     
   432/1221     35%                           22     8 x 8     
   480/1221     39%                           24     8 x 8     
   528/1221     43%                           27     9 x 9     
   576/1221     47%                           29     9 x 9     
   624/1221     51%                           32     9 x 9     
   672/1221     55%                           34     9 x 9     
   720/1221     58%                           36    10 x 10    
   768/1221     62%                           39    10 x 10    
   816/1221     66%                           41    10 x 10    
   864/1221     70%                           44    10 x 10    
   912/1221     74%                           46    10 x 10    
   960/1221     78%                           48    10 x 10    
  1008/1221     82%                           51    11 x 11    
  1056/1221     86%                           63    11 x 11    
  1104/1221     90%                          111    11 x 11    
  1152/1221     94%                          159    11 x 11    
  1200/1221     98%                          207    11 x 11    

Logic Element (fle) detailed count:
  Total number of Logic Elements used : 524
  LEs used for logic and registers    : 350
  LEs used for logic only             : 174
  LEs used for registers only         : 0

Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io        174                               0.701149                     0.298851   
       clb         55                                21.9455                      7.52727   
   mult_36          0                                      0                            0   
    memory          0                                      0                            0   
Absorbed logical nets 1017 out of 1483 nets, 466 nets not absorbed.
Incr Slack updates 1 in 0.000233524 sec
Full Max Req/Worst Slack updates 1 in 1.9359e-05 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 0.000197668 sec
FPGA sized to 11 x 11 (auto)
Device Utilization: 0.63 (target 1.00)
	Block Utilization: 0.60 Type: io
	Block Utilization: 0.87 Type: clb


Netlist conversion complete.

# Packing took 1.16 seconds (max_rss 34.3 MiB, delta_rss +9.8 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'tseng.net'.
Detected 0 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.144793 seconds).
Warning 177: Treated 0 constant nets as global which will not be routed (to see net names increase packer verbosity).
# Load packing took 0.15 seconds (max_rss 34.7 MiB, delta_rss +0.4 MiB)
Warning 178: Netlist contains 0 global net to non-global architecture pin connections

Pb types usage...
  io              : 174
   inpad          : 52
   outpad         : 122
  clb             : 55
   fle            : 524
    lut5inter     : 524
     ble5         : 1047
      flut5       : 1047
       lut5       : 1046
        lut       : 1046
       ff         : 385

# Create Device
## Build Device Grid
FPGA sized to 11 x 11: 121 grid tiles (auto)

Resource usage...
	Netlist
		174	blocks of type: io
	Architecture
		288	blocks of type: io
	Netlist
		55	blocks of type: clb
	Architecture
		63	blocks of type: clb
	Netlist
		0	blocks of type: mult_36
	Architecture
		2	blocks of type: mult_36
	Netlist
		0	blocks of type: memory
	Architecture
		1	blocks of type: memory

Device Utilization: 0.63 (target 1.00)
	Physical Tile io:
	Block Utilization: 0.60 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.87 Logical Block: clb
	Physical Tile mult_36:
	Block Utilization: 0.00 Logical Block: mult_36
	Physical Tile memory:
	Block Utilization: 0.00 Logical Block: memory

FPGA size limited by block type(s): clb

## Build Device Grid took 0.00 seconds (max_rss 34.7 MiB, delta_rss +0.0 MiB)
## Build routing resource graph
Warning 179: in check_rr_node: RR node: 580 pin: 73 pin_name: clb.cout[0] capacity: 1 fan-in: 1 fan-out: 0 OPIN:580 side: (RIGHT,) (1,1) has no out-going edges.
Warning 180: in check_rr_node: RR node: 2012 pin: 73 pin_name: clb.cout[0] capacity: 1 fan-in: 1 fan-out: 0 OPIN:2012 side: (RIGHT,) (3,1) has no out-going edges.
Warning 181: in check_rr_node: RR node: 3026 pin: 73 pin_name: clb.cout[0] capacity: 1 fan-in: 1 fan-out: 0 OPIN:3026 side: (RIGHT,) (4,1) has no out-going edges.
Warning 182: in check_rr_node: RR node: 4040 pin: 73 pin_name: clb.cout[0] capacity: 1 fan-in: 1 fan-out: 0 OPIN:4040 side: (RIGHT,) (5,1) has no out-going edges.
Warning 183: in check_rr_node: RR node: 5726 pin: 73 pin_name: clb.cout[0] capacity: 1 fan-in: 1 fan-out: 0 OPIN:5726 side: (RIGHT,) (7,1) has no out-going edges.
Warning 184: in check_rr_node: RR node: 6740 pin: 73 pin_name: clb.cout[0] capacity: 1 fan-in: 1 fan-out: 0 OPIN:6740 side: (RIGHT,) (8,1) has no out-going edges.
Warning 185: in check_rr_node: RR node: 7754 pin: 73 pin_name: clb.cout[0] capacity: 1 fan-in: 1 fan-out: 0 OPIN:7754 side: (RIGHT,) (9,1) has no out-going edges.
## Build routing resource graph took 0.08 seconds (max_rss 34.8 MiB, delta_rss +0.1 MiB)
  RR Graph Nodes: 15052
  RR Graph Edges: 114130
# Create Device took 0.09 seconds (max_rss 34.8 MiB, delta_rss +0.1 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 0.17 seconds (max_rss 34.8 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
## Computing src/opin lookahead took 0.00 seconds (max_rss 34.8 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 0.17 seconds (max_rss 34.8 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up
RR graph channel widths unchanged, skipping RR graph rebuild
## Computing delta delays
## Computing delta delays took 0.02 seconds (max_rss 34.8 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up took 0.02 seconds (max_rss 34.8 MiB, delta_rss +0.0 MiB)
Using simple RL 'Softmax agent' for choosing move types
# Placement
## Initial Placement
## Initial Placement took 0.00 seconds (max_rss 34.8 MiB, delta_rss +0.0 MiB)

There are 1275 point to point connections in this circuit.

Warning 186: 458 timing endpoints were not constrained during timing analysis

Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 51.7283 td_cost: 5.37774e-09
Initial placement estimated Critical Path Delay (CPD): 1.62428 ns
Initial placement estimated setup Total Negative Slack (sTNS): 0 ns
Initial placement estimated setup Worst Negative Slack (sWNS): 0 ns

Initial placement estimated setup slack histogram:
[  8.4e-09:  8.5e-09) 4 (  8.2%) |********************
[  8.5e-09:  8.5e-09) 6 ( 12.2%) |*****************************
[  8.5e-09:  8.6e-09) 6 ( 12.2%) |*****************************
[  8.6e-09:  8.7e-09) 4 (  8.2%) |********************
[  8.7e-09:  8.8e-09) 8 ( 16.3%) |***************************************
[  8.8e-09:  8.9e-09) 5 ( 10.2%) |*************************
[  8.9e-09:    9e-09) 10 ( 20.4%) |*************************************************
[    9e-09:    9e-09) 3 (  6.1%) |***************
[    9e-09:  9.1e-09) 1 (  2.0%) |*****
[  9.1e-09:  9.2e-09) 2 (  4.1%) |**********
Placement contains 0 placement macros involving 0 blocks (average macro size -nan)

Moves per temperature: 700

---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
Tnum   Time       T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp Tot Moves  Alpha
      (sec)                                          (ns)       (ns)     (ns)                                                 
---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
   1    0.0 2.8e-01   0.956      49.22 4.7952e-09   1.767          0    0.000   0.990  0.0232   10.0     1.00       700  0.200
   2    0.0 1.4e-01   0.988      49.18 4.6388e-09   1.658          0    0.000   0.990  0.0201   10.0     1.00      1400  0.500
   3    0.0 6.9e-02   0.982      48.47 4.617e-09    1.489          0    0.000   0.979  0.0213   10.0     1.00      2100  0.500
   4    0.0 3.5e-02   0.938      49.21 4.9402e-09   1.825          0    0.000   0.971  0.0193   10.0     1.00      2800  0.500
   5    0.0 1.7e-02   0.986      48.29 4.5428e-09   1.813          0    0.000   0.936  0.0198   10.0     1.00      3500  0.500
   6    0.0 1.6e-02   0.933      47.86 4.2932e-09   1.625          0    0.000   0.927  0.0263   10.0     1.00      4200  0.900
   7    0.0 1.4e-02   1.020      48.09 4.0105e-09   1.638          0    0.000   0.904  0.0166   10.0     1.00      4900  0.900
   8    0.0 1.3e-02   0.963      46.77 4.2655e-09   1.681          0    0.000   0.899  0.0144   10.0     1.00      5600  0.900
   9    0.0 1.1e-02   0.973      47.35 4.1652e-09   1.606          0    0.000   0.893  0.0220   10.0     1.00      6300  0.900
  10    0.0 1.0e-02   0.985      47.67 3.9318e-09   1.621          0    0.000   0.857  0.0132   10.0     1.00      7000  0.900
  11    0.0 9.2e-03   0.985      47.80 4.1749e-09   1.549          0    0.000   0.844  0.0215   10.0     1.00      7700  0.900
  12    0.0 8.3e-03   0.973      47.54 4.2653e-09   1.595          0    0.000   0.839  0.0164   10.0     1.00      8400  0.900
  13    0.0 7.4e-03   0.963      48.62 4.0625e-09   1.543          0    0.000   0.840  0.0234   10.0     1.00      9100  0.900
  14    0.0 6.7e-03   0.983      48.21 3.8806e-09   1.460          0    0.000   0.816  0.0167   10.0     1.00      9800  0.900
  15    0.0 6.0e-03   0.950      46.92 3.8693e-09   1.619          0    0.000   0.773  0.0296   10.0     1.00     10500  0.900
  16    0.0 5.7e-03   0.979      46.36 3.7028e-09   1.492          0    0.000   0.780  0.0144   10.0     1.00     11200  0.950
  17    0.0 5.4e-03   0.993      46.57 3.554e-09    1.396          0    0.000   0.734  0.0172   10.0     1.00     11900  0.950
  18    0.0 5.2e-03   0.993      45.94 3.9349e-09   1.514          0    0.000   0.789  0.0104   10.0     1.00     12600  0.950
  19    0.0 4.9e-03   0.989      46.53 3.6442e-09   1.606          0    0.000   0.783  0.0208   10.0     1.00     13300  0.950
  20    0.0 4.7e-03   0.984      45.00 3.3727e-09   1.332          0    0.000   0.697  0.0161   10.0     1.00     14000  0.950
  21    0.0 4.4e-03   0.963      44.75 3.3191e-09   1.390          0    0.000   0.689  0.0210   10.0     1.00     14700  0.950
  22    0.0 4.2e-03   1.026      45.67 3.1872e-09   1.387          0    0.000   0.713  0.0123   10.0     1.00     15400  0.950
  23    0.0 4.0e-03   0.975      46.07 3.1911e-09   1.438          0    0.000   0.686  0.0183   10.0     1.00     16100  0.950
  24    0.0 3.8e-03   0.966      45.86 3.1368e-09   1.428          0    0.000   0.664  0.0141   10.0     1.00     16800  0.950
  25    0.0 3.6e-03   0.956      44.58 3.061e-09    1.381          0    0.000   0.647  0.0266   10.0     1.00     17500  0.950
  26    0.0 3.4e-03   0.975      44.14 3.0598e-09   1.484          0    0.000   0.613  0.0184   10.0     1.00     18200  0.950
  27    0.0 3.3e-03   0.997      44.29 2.9806e-09   1.499          0    0.000   0.640  0.0145   10.0     1.00     18900  0.950
  28    0.0 3.1e-03   1.000      43.52 2.9611e-09   1.441          0    0.000   0.620  0.0082   10.0     1.00     19600  0.950
  29    0.0 2.9e-03   1.005      43.75 3.0131e-09   1.490          0    0.000   0.610  0.0091   10.0     1.00     20300  0.950
  30    0.0 2.8e-03   0.972      43.03 3.018e-09    1.339          0    0.000   0.596  0.0206   10.0     1.00     21000  0.950
  31    0.0 2.6e-03   0.953      41.61 2.7889e-09   1.344          0    0.000   0.593  0.0269   10.0     1.00     21700  0.950
  32    0.0 2.5e-03   0.970      40.60 2.6204e-09   1.405          0    0.000   0.539  0.0137   10.0     1.00     22400  0.950
  33    0.0 2.4e-03   0.964      39.52 2.59e-09     1.346          0    0.000   0.521  0.0162   10.0     1.00     23100  0.950
  34    0.0 2.3e-03   0.983      39.93 2.4877e-09   1.356          0    0.000   0.470  0.0080   10.0     1.00     23800  0.950
  35    0.0 2.2e-03   0.996      41.01 2.4209e-09   1.287          0    0.000   0.487  0.0094   10.0     1.00     24500  0.950
  36    0.0 2.1e-03   0.972      42.52 2.2653e-09   1.302          0    0.000   0.490  0.0123   10.0     1.00     25200  0.950
  37    0.0 1.9e-03   0.971      41.13 2.2138e-09   1.228          0    0.000   0.470  0.0105   10.0     1.00     25900  0.950
  38    0.0 1.9e-03   0.979      40.46 2.187e-09    1.309          0    0.000   0.446  0.0141   10.0     1.00     26600  0.950
  39    0.0 1.8e-03   0.995      41.82 2.0843e-09   1.206          0    0.000   0.414  0.0095   10.0     1.00     27300  0.950
  40    0.0 1.7e-03   0.961      40.53 1.2835e-09   1.264          0    0.000   0.440  0.0157    9.7     1.20     28000  0.950
  41    0.0 1.6e-03   0.990      40.06 1.3045e-09   1.214          0    0.000   0.436  0.0071    9.7     1.20     28700  0.950
  42    0.0 1.5e-03   0.974      40.21 1.0966e-09   1.214          0    0.000   0.380  0.0111    9.7     1.23     29400  0.950
  43    0.0 1.4e-03   1.009      40.14 3.6327e-10   1.189          0    0.000   0.489  0.0046    9.1     1.69     30100  0.950
  44    0.0 1.4e-03   0.965      40.10 9.2379e-10   1.218          0    0.000   0.383  0.0105    9.6     1.34     30800  0.950
  45    0.0 1.3e-03   1.006      39.72 3.455e-10    1.146          0    0.000   0.509  0.0058    9.0     1.77     31500  0.950
  46    0.0 1.2e-03   0.939      38.08 1.1687e-09   1.304          0    0.000   0.401  0.0275    9.6     1.28     32200  0.950
  47    0.0 1.2e-03   0.995      38.16 5.1247e-10   1.215          0    0.000   0.407  0.0073    9.3     1.57     32900  0.950
  48    0.0 1.1e-03   0.998      38.54 3.2368e-10   1.208          0    0.000   0.491  0.0050    9.0     1.81     33600  0.950
  49    0.0 1.1e-03   0.951      38.47 8.63e-10     1.304          0    0.000   0.406  0.0212    9.4     1.45     34300  0.950
  50    0.0 1.0e-03   0.994      37.38 4.0599e-10   1.145          0    0.000   0.407  0.0044    9.1     1.70     35000  0.950
  51    0.0 9.5e-04   1.012      37.38 2.5542e-10   1.138          0    0.000   0.490  0.0066    8.8     1.94     35700  0.950
  52    0.0 9.0e-04   0.951      36.70 5.9165e-10   1.197          0    0.000   0.359  0.0176    9.2     1.59     36400  0.950
  53    0.0 8.6e-04   1.004      36.45 1.4354e-10   1.118          0    0.000   0.469  0.0043    8.5     2.18     37100  0.950
  54    0.0 8.1e-04   0.993      36.33 2.7656e-10   1.457          0    0.000   0.460  0.0108    8.7     1.99     37800  0.950
  55    0.0 7.7e-04   0.998      36.37 3.2992e-10   1.201          0    0.000   0.371  0.0038    8.9     1.85     38500  0.950
  56    0.0 7.3e-04   1.006      36.51 1.1484e-10   1.207          0    0.000   0.434  0.0041    8.3     2.33     39200  0.950
  57    0.0 7.0e-04   0.995      36.87 1.2562e-10   1.336          0    0.000   0.507  0.0020    8.2     2.37     39900  0.950
  58    0.0 6.6e-04   0.976      36.85 3.1881e-10   1.237          0    0.000   0.414  0.0121    8.8     1.94     40600  0.950
  59    0.0 6.3e-04   0.996      35.95 1.6962e-10   1.172          0    0.000   0.434  0.0024    8.6     2.11     41300  0.950
  60    0.0 6.0e-04   0.995      35.75 1.5732e-10   1.356          0    0.000   0.401  0.0035    8.5     2.15     42000  0.950
  61    0.0 5.7e-04   0.997      35.20 8.5404e-11   1.349          0    0.000   0.397  0.0034    8.2     2.41     42700  0.950
  62    0.0 5.4e-04   0.994      35.22 5.074e-11    1.329          0    0.000   0.433  0.0046    7.8     2.68     43400  0.950
  63    0.0 5.1e-04   0.995      34.92 4.8935e-11   1.356          0    0.000   0.401  0.0018    7.8     2.72     44100  0.950
  64    0.0 4.9e-04   0.995      34.56 2.5589e-11   1.237          0    0.000   0.414  0.0042    7.5     2.96     44800  0.950
  65    0.0 4.6e-04   0.996      34.08 2.1258e-11   1.255          0    0.000   0.387  0.0021    7.3     3.11     45500  0.950
  66    0.0 4.4e-04   1.003      34.05 1.0543e-11   1.259          0    0.000   0.414  0.0014    6.9     3.41     46200  0.950
  67    0.0 4.2e-04   0.999      34.12 6.9924e-12   1.258          0    0.000   0.407  0.0014    6.7     3.54     46900  0.950
  68    0.0 4.0e-04   1.004      34.45 5.3176e-12   1.251          0    0.000   0.376  0.0020    6.5     3.72     47600  0.950
  69    0.0 3.8e-04   0.995      33.97 2.7386e-12   1.323          0    0.000   0.363  0.0024    6.1     4.04     48300  0.950
  70    0.0 3.6e-04   0.998      33.48 1.1898e-12   1.278          0    0.000   0.363  0.0017    5.6     4.41     49000  0.950
  71    0.0 3.4e-04   0.998      33.26 4.9039e-13   1.304          0    0.000   0.334  0.0015    5.2     4.74     49700  0.950
  72    0.0 3.2e-04   0.996      32.94 1.8389e-13   1.355          0    0.000   0.367  0.0021    4.6     5.17     50400  0.950
  73    0.0 3.1e-04   0.998      32.96 1.0369e-13   1.237          0    0.000   0.370  0.0016    4.3     5.43     51100  0.950
  74    0.0 2.9e-04   0.997      32.55 5.2502e-14   1.232          0    0.000   0.323  0.0014    4.0     5.67     51800  0.950
  75    0.0 2.8e-04   0.995      32.13 2.3415e-14   1.193          0    0.000   0.341  0.0020    3.5     6.03     52500  0.950
  76    0.0 2.6e-04   1.002      32.10 1.2257e-14   1.323          0    0.000   0.324  0.0012    3.2     6.30     53200  0.950
  77    0.0 2.5e-04   0.995      31.94 6.655e-15    1.242          0    0.000   0.330  0.0022    2.8     6.59     53900  0.950
  78    0.0 2.4e-04   0.996      31.60 3.0596e-15   1.237          0    0.000   0.297  0.0013    2.5     6.83     54600  0.950
  79    0.0 2.3e-04   0.998      31.63 1.56e-15     1.171          0    0.000   0.299  0.0009    2.1     7.11     55300  0.950
  80    0.0 2.1e-04   0.997      31.44 9.4113e-16   1.237          0    0.000   0.291  0.0019    1.8     7.34     56000  0.950
  81    0.0 2.0e-04   0.998      31.12 4.7085e-16   1.146          0    0.000   0.309  0.0015    1.6     7.56     56700  0.950
  82    0.0 1.9e-04   0.999      30.91 2.8534e-16   1.166          0    0.000   0.286  0.0006    1.4     7.72     57400  0.950
  83    0.0 1.8e-04   0.999      30.83 1.8295e-16   1.093          0    0.000   0.291  0.0007    1.2     7.88     58100  0.950
  84    0.0 1.7e-04   0.998      30.62 1.4467e-16   1.136          0    0.000   0.280  0.0011    1.0     8.00     58800  0.950
  85    0.0 1.7e-04   1.000      30.49 1.42e-16     1.146          0    0.000   0.261  0.0006    1.0     8.00     59500  0.950
  86    0.0 1.6e-04   1.001      30.62 1.4193e-16   1.146          0    0.000   0.296  0.0006    1.0     8.00     60200  0.950
  87    0.0 1.5e-04   0.998      30.50 1.5992e-16   1.156          0    0.000   0.287  0.0014    1.0     8.00     60900  0.950
  88    0.0 1.4e-04   0.999      30.29 1.1867e-16   1.166          0    0.000   0.254  0.0007    1.0     8.00     61600  0.950
  89    0.0 1.4e-04   1.000      30.19 1.1789e-16   1.070          0    0.000   0.267  0.0008    1.0     8.00     62300  0.950
  90    0.0 1.3e-04   0.998      30.01 1.2082e-16   1.070          0    0.000   0.223  0.0011    1.0     8.00     63000  0.950
  91    0.0 1.2e-04   0.999      29.97 1.2088e-16   1.146          0    0.000   0.220  0.0008    1.0     8.00     63700  0.950
  92    0.0 1.2e-04   0.998      29.83 1.1836e-16   1.136          0    0.000   0.167  0.0010    1.0     8.00     64400  0.950
  93    0.0 1.1e-04   1.000      29.81 9.8429e-17   1.052          0    0.000   0.189  0.0003    1.0     8.00     65100  0.950
  94    0.0 1.0e-04   1.000      29.83 1.0074e-16   1.136          0    0.000   0.224  0.0003    1.0     8.00     65800  0.950
  95    0.0 9.9e-05   0.999      29.79 1.0097e-16   1.052          0    0.000   0.216  0.0011    1.0     8.00     66500  0.950
  96    0.0 9.4e-05   0.999      29.65 1.0621e-16   1.067          0    0.000   0.187  0.0004    1.0     8.00     67200  0.950
  97    0.0 9.0e-05   1.000      29.62 9.9904e-17   1.051          0    0.000   0.181  0.0003    1.0     8.00     67900  0.950
  98    0.0 8.5e-05   0.999      29.62 1.0083e-16   1.051          0    0.000   0.177  0.0003    1.0     8.00     68600  0.950
  99    0.0 8.1e-05   0.999      29.53 1.0744e-16   1.146          0    0.000   0.189  0.0006    1.0     8.00     69300  0.950
 100    0.0 7.7e-05   1.000      29.46 9.7713e-17   1.067          0    0.000   0.144  0.0003    1.0     8.00     70000  0.950
 101    0.0 6.2e-05   0.999      29.42 9.4251e-17   1.051          0    0.000   0.134  0.0005    1.0     8.00     70700  0.800
Agent's 2nd state: 
Checkpoint saved: bb_costs=29.3629, TD costs=9.43435e-17, CPD=  1.051 (ns) 
 102    0.0 4.9e-05   1.000      29.34 9.3691e-17   1.051          0    0.000   0.053  0.0003    1.0     8.00     71400  0.800
 103    0.0 3.9e-05   1.000      29.30 9.687e-17    1.051          0    0.000   0.057  0.0001    1.0     8.00     72100  0.800
 104    0.0 3.2e-05   1.000      29.29 9.4652e-17   1.051          0    0.000   0.059  0.0001    1.0     8.00     72800  0.800
 105    0.0 2.5e-05   1.000      29.28 9.7361e-17   1.067          0    0.000   0.056  0.0001    1.0     8.00     73500  0.800
 106    0.0 2.0e-05   1.000      29.25 9.4946e-17   1.051          0    0.000   0.083  0.0001    1.0     8.00     74200  0.800
 107    0.0 1.6e-05   1.000      29.22 9.9758e-17   1.051          0    0.000   0.057  0.0003    1.0     8.00     74900  0.800
 108    0.0 1.3e-05   1.000      29.20 1.0257e-16   1.067          0    0.000   0.059  0.0000    1.0     8.00     75600  0.800
 109    0.0 0.0e+00   1.000      29.20 1.0543e-16   1.067          0    0.000   0.026  0.0000    1.0     8.00     76300  0.800
## Placement Quench took 0.00 seconds (max_rss 34.8 MiB)
post-quench CPD = 1.05117 (ns) 

Completed placement consistency check successfully.

Swaps called: 76529

Aborted Move Reasons:
  No moves aborted

Placement estimated critical path delay (least slack): 1.05117 ns, Fmax: 951.319 MHz
Placement estimated setup Worst Negative Slack (sWNS): 0 ns
Placement estimated setup Total Negative Slack (sTNS): 0 ns

Placement estimated setup slack histogram:
[  8.9e-09:    9e-09)  4 (  8.2%) |*************
[    9e-09:    9e-09)  4 (  8.2%) |*************
[    9e-09:  9.1e-09)  1 (  2.0%) |***
[  9.1e-09:  9.1e-09)  5 ( 10.2%) |****************
[  9.1e-09:  9.1e-09)  0 (  0.0%) |
[  9.1e-09:  9.2e-09) 13 ( 26.5%) |******************************************
[  9.2e-09:  9.2e-09)  4 (  8.2%) |*************
[  9.2e-09:  9.2e-09)  1 (  2.0%) |***
[  9.2e-09:  9.3e-09)  2 (  4.1%) |******
[  9.3e-09:  9.3e-09) 15 ( 30.6%) |************************************************

Placement estimated geomean non-virtual intra-domain period: nan ns (nan MHz)
Placement estimated fanout-weighted geomean non-virtual intra-domain period: nan ns (nan MHz)

Placement cost: 1, bb_cost: 29.2029, td_cost: 9.75905e-17, 

Placement resource usage:
  io  implemented as io : 174
  clb implemented as clb: 55

Placement number of temperatures: 109
Placement total # of swap attempts: 76529
	Swaps accepted: 35019 (45.8 %)
	Swaps rejected: 37927 (49.6 %)
	Swaps aborted :  3583 ( 4.7 %)


Percentage of different move types:
	Uniform move: 25.83 % (acc=41.98 %, rej=58.02 %, aborted=0.00 %)
	Median move: 24.44 % (acc=48.05 %, rej=47.24 %, aborted=4.71 %)
	W. Centroid move: 23.34 % (acc=50.01 %, rej=47.18 %, aborted=2.82 %)
	Centroid move: 23.93 % (acc=47.93 %, rej=48.61 %, aborted=3.46 %)
	W. Median move: 0.81 % (acc=4.03 %, rej=47.26 %, aborted=48.71 %)
	Crit. Uniform move: 0.82 % (acc=0.00 %, rej=0.00 %, aborted=100.00 %)
	Feasible Region move: 0.83 % (acc=0.00 %, rej=0.00 %, aborted=100.00 %)

Placement Quench timing analysis took 0.000861031 seconds (0.000712301 STA, 0.00014873 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
Placement Total  timing analysis took 0.111208 seconds (0.0935813 STA, 0.0176268 slack) (111 full updates: 111 setup, 0 hold, 0 combined).
update_td_costs: connections 0 nets 0 sum_nets 0 total 0
# Placement took 0.36 seconds (max_rss 34.8 MiB, delta_rss +0.0 MiB)

# Routing
RR graph channel widths unchanged, skipping RR graph rebuild
Confirming router algorithm: TIMING_DRIVEN.
## Initializing router criticalities
Warning 187: 458 timing endpoints were not constrained during timing analysis
Initial Net Connection Criticality Histogram:
[        0:      0.1) 1313 ( 98.8%) |**********************************************
[      0.1:      0.2)   16 (  1.2%) |*
[      0.2:      0.3)    0 (  0.0%) |
[      0.3:      0.4)    0 (  0.0%) |
[      0.4:      0.5)    0 (  0.0%) |
[      0.5:      0.6)    0 (  0.0%) |
[      0.6:      0.7)    0 (  0.0%) |
[      0.7:      0.8)    0 (  0.0%) |
[      0.8:      0.9)    0 (  0.0%) |
[      0.9:        1)    0 (  0.0%) |
## Initializing router criticalities took 0.01 seconds (max_rss 36.5 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Warning 188: 458 timing endpoints were not constrained during timing analysis
   1    0.0     0.0    0   57726     465    1275     403 ( 2.677%)    4993 (27.7%)    1.479      0.000      0.000      0.000      0.000      N/A
Incr Slack updates 111 in 0.0077231 sec
Full Max Req/Worst Slack updates 72 in 0.000612415 sec
Incr Max Req/Worst Slack updates 39 in 0.000381525 sec
Incr Criticality updates 9 in 0.000579142 sec
Full Criticality updates 102 in 0.00650401 sec
   2    0.0     0.5   11   48597     264     988     180 ( 1.196%)    5104 (28.4%)    1.479      0.000      0.000      0.000      0.000      N/A
   3    0.0     0.6    6   29350     160     613     137 ( 0.910%)    5129 (28.5%)    1.483      0.000      0.000      0.000      0.000      N/A
   4    0.0     0.8    0   26422     124     492      90 ( 0.598%)    5172 (28.7%)    1.493      0.000      0.000      0.000      0.000      N/A
   5    0.0     1.1    1   19647      82     377      53 ( 0.352%)    5282 (29.3%)    1.493      0.000      0.000      0.000      0.000      N/A
   6    0.0     1.4    2   12582      47     257      26 ( 0.173%)    5308 (29.5%)    1.493      0.000      0.000      0.000      0.000      N/A
   7    0.0     1.9    0    6504      23     105       9 ( 0.060%)    5367 (29.8%)    1.493      0.000      0.000      0.000      0.000      N/A
   8    0.0     2.4    0    2210       8      31       1 ( 0.007%)    5382 (29.9%)    1.493      0.000      0.000      0.000      0.000      N/A
   9    0.0     3.1    0     474       1      12       0 ( 0.000%)    5388 (29.9%)    1.493      0.000      0.000      0.000      0.000      N/A
Restoring best routing
Critical path: 1.49325 ns
Successfully routed after 9 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1) 1247 ( 93.8%) |**********************************************
[      0.1:      0.2)   82 (  6.2%) |***
[      0.2:      0.3)    0 (  0.0%) |
[      0.3:      0.4)    0 (  0.0%) |
[      0.4:      0.5)    0 (  0.0%) |
[      0.5:      0.6)    0 (  0.0%) |
[      0.6:      0.7)    0 (  0.0%) |
[      0.7:      0.8)    0 (  0.0%) |
[      0.8:      0.9)    0 (  0.0%) |
[      0.9:        1)    0 (  0.0%) |
Router Stats: total_nets_routed: 1174 total_connections_routed: 4150 total_heap_pushes: 203512 total_heap_pops: 53600
# Routing took 0.09 seconds (max_rss 37.1 MiB, delta_rss +1.1 MiB)

Checking to ensure routing is legal...
# Checking to ensure non-configurable edges are legal
# Checking to ensure non-configurable edges are legal took 0.00 seconds (max_rss 37.1 MiB, delta_rss +0.0 MiB)
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -445260246
Circuit successfully routed with a channel width factor of 100.
# Synchronize the packed netlist to routing optimization
## Annotating rr_node with routed nets
## Annotating rr_node with routed nets took 0.00 seconds (max_rss 37.1 MiB, delta_rss +0.0 MiB)
Found 1692 mismatches between routing and packing results.
Fixed 1070 routing traces due to mismatch between routing and packing results.
# Synchronize the packed netlist to routing optimization took 0.02 seconds (max_rss 37.1 MiB, delta_rss +0.0 MiB)
Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io        174                               0.701149                     0.298851   
       clb         55                                21.9455                      7.52727   
   mult_36          0                                      0                            0   
    memory          0                                      0                            0   
Absorbed logical nets 1017 out of 1483 nets, 466 nets not absorbed.


Average number of bends per net: 2.12043  Maximum # of bends: 49

Number of global nets: 1
Number of routed nets (nonglobal): 465
Wire length results (in units of 1 clb segments)...
	Total wirelength: 5388, average net length: 11.5871
	Maximum net length: 178

Wire length results in terms of physical segments...
	Total wiring segments used: 1576, average wire segments per net: 3.38925
	Maximum segments used by a net: 54
	Total local nets with reserved CLB opins: 0

Routing channel utilization histogram:
[        1:      inf)  0 (  0.0%) |
[      0.9:        1)  0 (  0.0%) |
[      0.8:      0.9)  0 (  0.0%) |
[      0.7:      0.8)  0 (  0.0%) |
[      0.5:      0.6)  4 (  2.0%) |***
[      0.4:      0.5) 30 ( 15.0%) |**************************
[      0.3:      0.4) 56 ( 28.0%) |************************************************
[      0.2:      0.3) 54 ( 27.0%) |**********************************************
[      0.1:      0.2) 26 ( 13.0%) |**********************
[        0:      0.1) 30 ( 15.0%) |**************************
Maximum routing channel utilization:      0.51 at (5,0)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0      51  30.818      100
                         1      47  26.636      100
                         2      46  28.091      100
                         3      46  28.455      100
                         4      43  28.091      100
                         5      51  29.636      100
                         6      40  23.636      100
                         7      30  16.455      100
                         8      34  14.636      100
                         9      29  16.273      100
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0      39  22.182      100
                         1      35  19.455      100
                         2      33  18.273      100
                         3      50  29.909      100
                         4      51  32.455      100
                         5      42  24.273      100
                         6      36  22.818      100
                         7      48  31.455      100
                         8      45  27.091      100
                         9      38  19.182      100

Total tracks in x-direction: 1000, in y-direction: 1000

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 4.73532e+06
	Total used logic block area: 2.96417e+06

Routing area (in minimum width transistor areas)...
	Total routing area: 696123., per logic tile: 5753.08

Segment usage by type (index):              name type utilization
                               ----------------- ---- -----------
                               unnamed_segment_0    0       0.263

Segment usage by length: length utilization
                         ------ -----------
                              4       0.263

Warning 189: 458 timing endpoints were not constrained during timing analysis

Final hold Worst Negative Slack (hWNS): 0 ns
Final hold Total Negative Slack (hTNS): 0 ns

Final hold slack histogram:

Final critical path delay (least slack): 1.49325 ns, Fmax: 669.679 MHz
Final setup Worst Negative Slack (sWNS): 0 ns
Final setup Total Negative Slack (sTNS): 0 ns

Final setup slack histogram:
[  8.5e-09:  8.6e-09)  3 (  6.1%) |************
[  8.6e-09:  8.6e-09)  3 (  6.1%) |************
[  8.6e-09:  8.7e-09)  4 (  8.2%) |****************
[  8.7e-09:  8.8e-09)  6 ( 12.2%) |************************
[  8.8e-09:  8.9e-09)  8 ( 16.3%) |********************************
[  8.9e-09:  8.9e-09)  5 ( 10.2%) |********************
[  8.9e-09:    9e-09) 12 ( 24.5%) |************************************************
[    9e-09:  9.1e-09)  1 (  2.0%) |****
[  9.1e-09:  9.1e-09)  3 (  6.1%) |************
[  9.1e-09:  9.2e-09)  4 (  8.2%) |****************

Final geomean non-virtual intra-domain period: nan ns (nan MHz)
Final fanout-weighted geomean non-virtual intra-domain period: nan ns (nan MHz)

Incr Slack updates 1 in 9.4328e-05 sec
Full Max Req/Worst Slack updates 1 in 9.099e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 7.409e-05 sec
Flow timing analysis took 0.151514 seconds (0.130095 STA, 0.0214189 slack) (123 full updates: 112 setup, 0 hold, 11 combined).
VPR succeeded
The entire flow of VPR took 2.29 seconds (max_rss 39.7 MiB)
Incr Slack updates 10 in 0.000844233 sec
Full Max Req/Worst Slack updates 1 in 8.743e-06 sec
Incr Max Req/Worst Slack updates 9 in 7.8727e-05 sec
Incr Criticality updates 6 in 0.000380272 sec
Full Criticality updates 4 in 0.000305607 sec
