// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        ap_ce,
        data_0_val,
        data_1_val,
        ap_return_0,
        ap_return_1
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   ap_ce;
input  [15:0] data_0_val;
input  [15:0] data_1_val;
output  [7:0] ap_return_0;
output  [7:0] ap_return_1;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln45_fu_58_p2;
reg   [0:0] icmp_ln45_reg_386;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] tmp_reg_391;
wire   [7:0] add_ln46_fu_126_p2;
reg   [7:0] add_ln46_reg_398;
wire   [0:0] empty_fu_168_p2;
reg   [0:0] empty_reg_404;
wire   [0:0] icmp_ln45_7_fu_174_p2;
reg   [0:0] icmp_ln45_7_reg_410;
reg   [0:0] tmp_48_reg_415;
wire   [7:0] add_ln46_7_fu_242_p2;
reg   [7:0] add_ln46_7_reg_422;
wire   [0:0] empty_37_fu_284_p2;
reg   [0:0] empty_37_reg_428;
wire    ap_block_pp0_stage0;
wire   [0:0] tmp_46_fu_102_p3;
wire   [0:0] trunc_ln46_fu_90_p1;
wire   [0:0] or_ln46_fu_110_p2;
wire   [0:0] tmp_44_fu_82_p3;
wire   [0:0] and_ln46_fu_116_p2;
wire   [7:0] trunc_ln_fu_72_p4;
wire   [7:0] zext_ln46_fu_122_p1;
wire   [5:0] tmp_s_fu_132_p4;
wire   [0:0] tmp_45_fu_94_p3;
wire   [0:0] tmp_47_fu_148_p3;
wire   [0:0] not_tmp_54_fu_156_p2;
wire   [0:0] icmp_ln46_fu_142_p2;
wire   [0:0] and_ln46_15_fu_162_p2;
wire   [0:0] tmp_51_fu_218_p3;
wire   [0:0] trunc_ln46_10_fu_206_p1;
wire   [0:0] or_ln46_25_fu_226_p2;
wire   [0:0] tmp_49_fu_198_p3;
wire   [0:0] and_ln46_12_fu_232_p2;
wire   [7:0] trunc_ln46_7_fu_188_p4;
wire   [7:0] zext_ln46_7_fu_238_p1;
wire   [5:0] tmp_43_fu_248_p4;
wire   [0:0] tmp_50_fu_210_p3;
wire   [0:0] tmp_52_fu_264_p3;
wire   [0:0] not_tmp_61_fu_272_p2;
wire   [0:0] icmp_ln46_7_fu_258_p2;
wire   [0:0] and_ln46_17_fu_278_p2;
wire   [0:0] xor_ln46_fu_294_p2;
wire   [0:0] or_ln46_23_fu_290_p2;
wire   [7:0] select_ln46_fu_304_p3;
wire   [0:0] or_ln46_24_fu_299_p2;
wire   [7:0] select_ln46_23_fu_310_p3;
wire   [7:0] select_ln46_24_fu_318_p3;
wire   [0:0] xor_ln46_7_fu_336_p2;
wire   [0:0] or_ln46_26_fu_332_p2;
wire   [7:0] select_ln46_25_fu_346_p3;
wire   [0:0] or_ln46_27_fu_341_p2;
wire   [7:0] select_ln46_26_fu_352_p3;
wire   [7:0] select_ln46_27_fu_360_p3;
wire   [7:0] res_0_0_fu_325_p3;
wire   [7:0] res_1_0_fu_367_p3;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to0;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln46_7_reg_422 <= add_ln46_7_fu_242_p2;
        add_ln46_reg_398 <= add_ln46_fu_126_p2;
        empty_37_reg_428 <= empty_37_fu_284_p2;
        empty_reg_404 <= empty_fu_168_p2;
        icmp_ln45_7_reg_410 <= icmp_ln45_7_fu_174_p2;
        icmp_ln45_reg_386 <= icmp_ln45_fu_58_p2;
        tmp_48_reg_415 <= data_1_val[32'd15];
        tmp_reg_391 <= data_0_val[32'd15];
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to0 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln46_7_fu_242_p2 = (trunc_ln46_7_fu_188_p4 + zext_ln46_7_fu_238_p1);

assign add_ln46_fu_126_p2 = (trunc_ln_fu_72_p4 + zext_ln46_fu_122_p1);

assign and_ln46_12_fu_232_p2 = (tmp_49_fu_198_p3 & or_ln46_25_fu_226_p2);

assign and_ln46_15_fu_162_p2 = (tmp_47_fu_148_p3 | not_tmp_54_fu_156_p2);

assign and_ln46_17_fu_278_p2 = (tmp_52_fu_264_p3 | not_tmp_61_fu_272_p2);

assign and_ln46_fu_116_p2 = (tmp_44_fu_82_p3 & or_ln46_fu_110_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_subdone = (1'b0 == ap_ce);
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_return_0 = res_0_0_fu_325_p3;

assign ap_return_1 = res_1_0_fu_367_p3;

assign empty_37_fu_284_p2 = (icmp_ln46_7_fu_258_p2 & and_ln46_17_fu_278_p2);

assign empty_fu_168_p2 = (icmp_ln46_fu_142_p2 & and_ln46_15_fu_162_p2);

assign icmp_ln45_7_fu_174_p2 = (($signed(data_1_val) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_fu_58_p2 = (($signed(data_0_val) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln46_7_fu_258_p2 = ((tmp_43_fu_248_p4 == 6'd0) ? 1'b1 : 1'b0);

assign icmp_ln46_fu_142_p2 = ((tmp_s_fu_132_p4 == 6'd0) ? 1'b1 : 1'b0);

assign not_tmp_54_fu_156_p2 = (tmp_45_fu_94_p3 ^ 1'd1);

assign not_tmp_61_fu_272_p2 = (tmp_50_fu_210_p3 ^ 1'd1);

assign or_ln46_23_fu_290_p2 = (tmp_reg_391 | empty_reg_404);

assign or_ln46_24_fu_299_p2 = (xor_ln46_fu_294_p2 | tmp_reg_391);

assign or_ln46_25_fu_226_p2 = (trunc_ln46_10_fu_206_p1 | tmp_51_fu_218_p3);

assign or_ln46_26_fu_332_p2 = (tmp_48_reg_415 | empty_37_reg_428);

assign or_ln46_27_fu_341_p2 = (xor_ln46_7_fu_336_p2 | tmp_48_reg_415);

assign or_ln46_fu_110_p2 = (trunc_ln46_fu_90_p1 | tmp_46_fu_102_p3);

assign res_0_0_fu_325_p3 = ((icmp_ln45_reg_386[0:0] == 1'b1) ? select_ln46_24_fu_318_p3 : 8'd0);

assign res_1_0_fu_367_p3 = ((icmp_ln45_7_reg_410[0:0] == 1'b1) ? select_ln46_27_fu_360_p3 : 8'd0);

assign select_ln46_23_fu_310_p3 = ((or_ln46_23_fu_290_p2[0:0] == 1'b1) ? select_ln46_fu_304_p3 : 8'd255);

assign select_ln46_24_fu_318_p3 = ((or_ln46_24_fu_299_p2[0:0] == 1'b1) ? select_ln46_23_fu_310_p3 : add_ln46_reg_398);

assign select_ln46_25_fu_346_p3 = ((tmp_48_reg_415[0:0] == 1'b1) ? 8'd0 : add_ln46_7_reg_422);

assign select_ln46_26_fu_352_p3 = ((or_ln46_26_fu_332_p2[0:0] == 1'b1) ? select_ln46_25_fu_346_p3 : 8'd255);

assign select_ln46_27_fu_360_p3 = ((or_ln46_27_fu_341_p2[0:0] == 1'b1) ? select_ln46_26_fu_352_p3 : add_ln46_7_reg_422);

assign select_ln46_fu_304_p3 = ((tmp_reg_391[0:0] == 1'b1) ? 8'd0 : add_ln46_reg_398);

assign tmp_43_fu_248_p4 = {{data_1_val[15:10]}};

assign tmp_44_fu_82_p3 = data_0_val[32'd1];

assign tmp_45_fu_94_p3 = data_0_val[32'd9];

assign tmp_46_fu_102_p3 = data_0_val[32'd2];

assign tmp_47_fu_148_p3 = add_ln46_fu_126_p2[32'd7];

assign tmp_49_fu_198_p3 = data_1_val[32'd1];

assign tmp_50_fu_210_p3 = data_1_val[32'd9];

assign tmp_51_fu_218_p3 = data_1_val[32'd2];

assign tmp_52_fu_264_p3 = add_ln46_7_fu_242_p2[32'd7];

assign tmp_s_fu_132_p4 = {{data_0_val[15:10]}};

assign trunc_ln46_10_fu_206_p1 = data_1_val[0:0];

assign trunc_ln46_7_fu_188_p4 = {{data_1_val[9:2]}};

assign trunc_ln46_fu_90_p1 = data_0_val[0:0];

assign trunc_ln_fu_72_p4 = {{data_0_val[9:2]}};

assign xor_ln46_7_fu_336_p2 = (empty_37_reg_428 ^ 1'd1);

assign xor_ln46_fu_294_p2 = (empty_reg_404 ^ 1'd1);

assign zext_ln46_7_fu_238_p1 = and_ln46_12_fu_232_p2;

assign zext_ln46_fu_122_p1 = and_ln46_fu_116_p2;

endmodule //myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s
