{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1726874952908 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1726874952908 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 20 20:29:12 2024 " "Processing started: Fri Sep 20 20:29:12 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1726874952908 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726874952908 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PBL1_CD -c PBL1_CD " "Command: quartus_map --read_settings_files=on --write_settings_files=off PBL1_CD -c PBL1_CD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726874952908 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1726874953133 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1726874953134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "robojep.v 1 1 " "Found 1 design units, including 1 entities, in source file robojep.v" { { "Info" "ISGN_ENTITY_NAME" "1 roboJEP " "Found entity 1: roboJEP" {  } { { "roboJEP.v" "" { Text "C:/Users/Enzo/Documents/Projeto_1_CD/roboJEP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726874958164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726874958164 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notBF roboJEP.v(6) " "Verilog HDL Implicit Net warning at roboJEP.v(6): created implicit net for \"notBF\"" {  } { { "roboJEP.v" "" { Text "C:/Users/Enzo/Documents/Projeto_1_CD/roboJEP.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726874958164 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notSF roboJEP.v(7) " "Verilog HDL Implicit Net warning at roboJEP.v(7): created implicit net for \"notSF\"" {  } { { "roboJEP.v" "" { Text "C:/Users/Enzo/Documents/Projeto_1_CD/roboJEP.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726874958164 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notSD roboJEP.v(8) " "Verilog HDL Implicit Net warning at roboJEP.v(8): created implicit net for \"notSD\"" {  } { { "roboJEP.v" "" { Text "C:/Users/Enzo/Documents/Projeto_1_CD/roboJEP.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726874958164 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notSE roboJEP.v(9) " "Verilog HDL Implicit Net warning at roboJEP.v(9): created implicit net for \"notSE\"" {  } { { "roboJEP.v" "" { Text "C:/Users/Enzo/Documents/Projeto_1_CD/roboJEP.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726874958164 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notRED roboJEP.v(12) " "Verilog HDL Implicit Net warning at roboJEP.v(12): created implicit net for \"notRED\"" {  } { { "roboJEP.v" "" { Text "C:/Users/Enzo/Documents/Projeto_1_CD/roboJEP.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726874958164 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "andRED roboJEP.v(12) " "Verilog HDL Implicit Net warning at roboJEP.v(12): created implicit net for \"andRED\"" {  } { { "roboJEP.v" "" { Text "C:/Users/Enzo/Documents/Projeto_1_CD/roboJEP.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726874958164 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "andFD_E roboJEP.v(15) " "Verilog HDL Implicit Net warning at roboJEP.v(15): created implicit net for \"andFD_E\"" {  } { { "roboJEP.v" "" { Text "C:/Users/Enzo/Documents/Projeto_1_CD/roboJEP.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726874958164 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "andFDT roboJEP.v(16) " "Verilog HDL Implicit Net warning at roboJEP.v(16): created implicit net for \"andFDT\"" {  } { { "roboJEP.v" "" { Text "C:/Users/Enzo/Documents/Projeto_1_CD/roboJEP.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726874958164 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "andF_D roboJEP.v(17) " "Verilog HDL Implicit Net warning at roboJEP.v(17): created implicit net for \"andF_D\"" {  } { { "roboJEP.v" "" { Text "C:/Users/Enzo/Documents/Projeto_1_CD/roboJEP.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726874958164 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "andFE roboJEP.v(18) " "Verilog HDL Implicit Net warning at roboJEP.v(18): created implicit net for \"andFE\"" {  } { { "roboJEP.v" "" { Text "C:/Users/Enzo/Documents/Projeto_1_CD/roboJEP.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726874958164 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "andEsquerda roboJEP.v(21) " "Verilog HDL Implicit Net warning at roboJEP.v(21): created implicit net for \"andEsquerda\"" {  } { { "roboJEP.v" "" { Text "C:/Users/Enzo/Documents/Projeto_1_CD/roboJEP.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726874958164 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "orEsquerda roboJEP.v(21) " "Verilog HDL Implicit Net warning at roboJEP.v(21): created implicit net for \"orEsquerda\"" {  } { { "roboJEP.v" "" { Text "C:/Users/Enzo/Documents/Projeto_1_CD/roboJEP.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726874958164 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "andFrente roboJEP.v(22) " "Verilog HDL Implicit Net warning at roboJEP.v(22): created implicit net for \"andFrente\"" {  } { { "roboJEP.v" "" { Text "C:/Users/Enzo/Documents/Projeto_1_CD/roboJEP.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726874958164 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "andDireita roboJEP.v(23) " "Verilog HDL Implicit Net warning at roboJEP.v(23): created implicit net for \"andDireita\"" {  } { { "roboJEP.v" "" { Text "C:/Users/Enzo/Documents/Projeto_1_CD/roboJEP.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726874958164 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "orDireita roboJEP.v(23) " "Verilog HDL Implicit Net warning at roboJEP.v(23): created implicit net for \"orDireita\"" {  } { { "roboJEP.v" "" { Text "C:/Users/Enzo/Documents/Projeto_1_CD/roboJEP.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726874958164 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "andBFR roboJEP.v(26) " "Verilog HDL Implicit Net warning at roboJEP.v(26): created implicit net for \"andBFR\"" {  } { { "roboJEP.v" "" { Text "C:/Users/Enzo/Documents/Projeto_1_CD/roboJEP.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726874958165 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "xorRD roboJEP.v(33) " "Verilog HDL Implicit Net warning at roboJEP.v(33): created implicit net for \"xorRD\"" {  } { { "roboJEP.v" "" { Text "C:/Users/Enzo/Documents/Projeto_1_CD/roboJEP.v" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726874958165 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "xorRE roboJEP.v(34) " "Verilog HDL Implicit Net warning at roboJEP.v(34): created implicit net for \"xorRE\"" {  } { { "roboJEP.v" "" { Text "C:/Users/Enzo/Documents/Projeto_1_CD/roboJEP.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726874958165 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "roboJEP " "Elaborating entity \"roboJEP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1726874958183 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "19 " "Implemented 19 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1726874958266 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1726874958266 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7 " "Implemented 7 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1726874958266 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1726874958266 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4703 " "Peak virtual memory: 4703 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1726874958289 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 20 20:29:18 2024 " "Processing ended: Fri Sep 20 20:29:18 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1726874958289 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1726874958289 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1726874958289 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1726874958289 ""}
