[09/09 15:15:15      0s] 
[09/09 15:15:15      0s] Cadence Innovus(TM) Implementation System.
[09/09 15:15:15      0s] Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.
[09/09 15:15:15      0s] 
[09/09 15:15:15      0s] Version:	v20.14-s095_1, built Mon Apr 19 14:41:42 PDT 2021
[09/09 15:15:15      0s] Options:	
[09/09 15:15:15      0s] Date:		Sat Sep  9 15:15:15 2023
[09/09 15:15:15      0s] Host:		sys128 (x86_64 w/Linux 3.10.0-1062.el7.x86_64) (8cores*16cpus*11th Gen Intel(R) Core(TM) i7-11700 @ 2.50GHz 16384KB)
[09/09 15:15:15      0s] OS:		CentOS Linux release 7.7.1908 (Core)
[09/09 15:15:15      0s] 
[09/09 15:15:15      0s] License:
[09/09 15:15:15      0s] 		invs	Innovus Implementation System	20.1	checkout succeeded
[09/09 15:15:15      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[09/09 15:15:22      7s] @(#)CDS: Innovus v20.14-s095_1 (64bit) 04/19/2021 14:41 (Linux 2.6.32-431.11.2.el6.x86_64)
[09/09 15:15:22      7s] @(#)CDS: NanoRoute 20.14-s095_1 NR210411-1939/20_14-UB (database version 18.20.547) {superthreading v2.13}
[09/09 15:15:22      7s] @(#)CDS: AAE 20.14-s018 (64bit) 04/19/2021 (Linux 2.6.32-431.11.2.el6.x86_64)
[09/09 15:15:22      7s] @(#)CDS: CTE 20.14-s027_1 () Apr 13 2021 21:29:07 ( )
[09/09 15:15:22      7s] @(#)CDS: SYNTECH 20.14-s017_1 () Mar 25 2021 13:07:27 ( )
[09/09 15:15:22      7s] @(#)CDS: CPE v20.14-s080
[09/09 15:15:22      7s] @(#)CDS: IQuantus/TQuantus 20.1.1-s460 (64bit) Fri Mar 5 18:46:16 PST 2021 (Linux 2.6.32-431.11.2.el6.x86_64)
[09/09 15:15:22      7s] @(#)CDS: OA 22.60-p052 Thu Feb 25 10:35:13 2021
[09/09 15:15:22      7s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[09/09 15:15:22      7s] @(#)CDS: RCDB 11.15.0
[09/09 15:15:22      7s] @(#)CDS: STYLUS 20.10-p026_1 (03/12/2021 08:04 PST)
[09/09 15:15:22      7s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_23166_sys128_internals_DjvaaQ.

[09/09 15:15:22      7s] Change the soft stacksize limit to 0.2%RAM (31 mbytes). Set global soft_stack_size_limit to change the value.
[09/09 15:15:23      8s] 
[09/09 15:15:23      8s] **INFO:  MMMC transition support version v31-84 
[09/09 15:15:23      8s] 
[09/09 15:15:23      8s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[09/09 15:15:23      8s] <CMD> suppressMessage ENCEXT-2799
[09/09 15:15:23      8s] <CMD> getVersion
[09/09 15:15:23      8s] <CMD> getVersion
[09/09 15:15:23      8s] <CMD> getVersion
[09/09 15:15:23      8s] [INFO] Loading PVS 20.11 fill procedures
[09/09 15:15:23      8s] <CMD> win
[09/09 15:15:57     14s] <CMD> setGenerateViaMode -auto true
[09/09 15:16:35     22s] <CMD> set init_gnd_net VSS
[09/09 15:16:35     22s] <CMD> set init_lef_file {../../gpdk045_libfiles_1/gsclib045_tech.lef ../../gpdk045_libfiles_1/gsclib045_macro.lef}
[09/09 15:16:35     22s] <CMD> set init_design_settop 0
[09/09 15:16:35     22s] <CMD> set init_verilog ../1Ghz/outputs_Sep04-12:01:26/Cordic_m.v
[09/09 15:16:35     22s] <CMD> set init_mmmc_file Default.view
[09/09 15:16:35     22s] <CMD> set init_pwr_net VDD
[09/09 15:16:35     22s] <CMD> init_design
[09/09 15:16:35     22s] #% Begin Load MMMC data ... (date=09/09 15:16:35, mem=666.1M)
[09/09 15:16:35     22s] #% End Load MMMC data ... (date=09/09 15:16:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=666.6M, current mem=666.6M)
[09/09 15:16:35     22s] 
[09/09 15:16:35     22s] Loading LEF file ../../gpdk045_libfiles_1/gsclib045_tech.lef ...
[09/09 15:16:35     22s] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_PO', 
[09/09 15:16:35     22s] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_DIFF', 
[09/09 15:16:35     22s] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_PSUB', 
[09/09 15:16:35     22s] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_PIMP', 
[09/09 15:16:35     22s] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_NIMP', 
[09/09 15:16:35     22s] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_NWELL', 
[09/09 15:16:35     22s] 
[09/09 15:16:35     22s] Loading LEF file ../../gpdk045_libfiles_1/gsclib045_macro.lef ...
[09/09 15:16:35     22s] Set DBUPerIGU to M2 pitch 400.
[09/09 15:16:35     22s] **WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/09 15:16:35     22s] Type 'man IMPLF-200' for more detail.
[09/09 15:16:35     22s] 
[09/09 15:16:35     22s] viaInitial starts at Sat Sep  9 15:16:35 2023
viaInitial ends at Sat Sep  9 15:16:35 2023

##  Check design process and node:  
##  Both design process and tech node are not set.

[09/09 15:16:35     22s] Loading view definition file from Default.view
[09/09 15:16:35     22s] Reading BEST timing library '/home/internals/Desktop/gpdk045_libfiles_1/fast.lib' ...
[09/09 15:16:35     23s] Read 477 cells in library 'fast' 
[09/09 15:16:35     23s] Reading WORST timing library '/home/internals/Desktop/gpdk045_libfiles_1/slow.lib' ...
[09/09 15:16:36     23s] Read 477 cells in library 'slow' 
[09/09 15:16:36     23s] Ending "PreSetAnalysisView" (total cpu=0:00:00.5, real=0:00:01.0, peak res=738.6M, current mem=686.5M)
[09/09 15:16:36     23s] *** End library_loading (cpu=0.01min, real=0.02min, mem=14.0M, fe_cpu=0.39min, fe_real=1.35min, fe_mem=930.9M) ***
[09/09 15:16:36     23s] #% Begin Load netlist data ... (date=09/09 15:16:36, mem=686.5M)
[09/09 15:16:36     23s] *** Begin netlist parsing (mem=930.9M) ***
[09/09 15:16:36     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI211XL' is defined in LEF but not in the timing library.
[09/09 15:16:36     23s] Type 'man IMPVL-159' for more detail.
[09/09 15:16:36     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI211XL' is defined in LEF but not in the timing library.
[09/09 15:16:36     23s] Type 'man IMPVL-159' for more detail.
[09/09 15:16:36     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKAND2X4' is defined in LEF but not in the timing library.
[09/09 15:16:36     23s] Type 'man IMPVL-159' for more detail.
[09/09 15:16:36     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKAND2X4' is defined in LEF but not in the timing library.
[09/09 15:16:36     23s] Type 'man IMPVL-159' for more detail.
[09/09 15:16:36     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'SEDFFHQX1' is defined in LEF but not in the timing library.
[09/09 15:16:36     23s] Type 'man IMPVL-159' for more detail.
[09/09 15:16:36     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'SEDFFHQX1' is defined in LEF but not in the timing library.
[09/09 15:16:36     23s] Type 'man IMPVL-159' for more detail.
[09/09 15:16:36     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'EDFFTRX2' is defined in LEF but not in the timing library.
[09/09 15:16:36     23s] Type 'man IMPVL-159' for more detail.
[09/09 15:16:36     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'EDFFTRX2' is defined in LEF but not in the timing library.
[09/09 15:16:36     23s] Type 'man IMPVL-159' for more detail.
[09/09 15:16:36     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR3X4' is defined in LEF but not in the timing library.
[09/09 15:16:36     23s] Type 'man IMPVL-159' for more detail.
[09/09 15:16:36     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR3X4' is defined in LEF but not in the timing library.
[09/09 15:16:36     23s] Type 'man IMPVL-159' for more detail.
[09/09 15:16:36     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFHQX4' is defined in LEF but not in the timing library.
[09/09 15:16:36     23s] Type 'man IMPVL-159' for more detail.
[09/09 15:16:36     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFHQX4' is defined in LEF but not in the timing library.
[09/09 15:16:36     23s] Type 'man IMPVL-159' for more detail.
[09/09 15:16:36     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKMX2X8' is defined in LEF but not in the timing library.
[09/09 15:16:36     23s] Type 'man IMPVL-159' for more detail.
[09/09 15:16:36     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKMX2X8' is defined in LEF but not in the timing library.
[09/09 15:16:36     23s] Type 'man IMPVL-159' for more detail.
[09/09 15:16:36     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X1' is defined in LEF but not in the timing library.
[09/09 15:16:36     23s] Type 'man IMPVL-159' for more detail.
[09/09 15:16:36     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X1' is defined in LEF but not in the timing library.
[09/09 15:16:36     23s] Type 'man IMPVL-159' for more detail.
[09/09 15:16:36     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI222XL' is defined in LEF but not in the timing library.
[09/09 15:16:36     23s] Type 'man IMPVL-159' for more detail.
[09/09 15:16:36     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI222XL' is defined in LEF but not in the timing library.
[09/09 15:16:36     23s] Type 'man IMPVL-159' for more detail.
[09/09 15:16:36     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'OA22XL' is defined in LEF but not in the timing library.
[09/09 15:16:36     23s] Type 'man IMPVL-159' for more detail.
[09/09 15:16:36     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'OA22XL' is defined in LEF but not in the timing library.
[09/09 15:16:36     23s] Type 'man IMPVL-159' for more detail.
[09/09 15:16:36     23s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[09/09 15:16:36     23s] To increase the message display limit, refer to the product command reference manual.
[09/09 15:16:36     23s] Created 477 new cells from 2 timing libraries.
[09/09 15:16:36     23s] Reading netlist ...
[09/09 15:16:36     23s] Backslashed names will retain backslash and a trailing blank character.
[09/09 15:16:36     23s] Reading verilog netlist '../1Ghz/outputs_Sep04-12:01:26/Cordic_m.v'
[09/09 15:16:36     23s] 
[09/09 15:16:36     23s] *** Memory Usage v#1 (Current mem = 930.867M, initial mem = 284.301M) ***
[09/09 15:16:36     23s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=930.9M) ***
[09/09 15:16:36     23s] #% End Load netlist data ... (date=09/09 15:16:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=696.4M, current mem=696.4M)
[09/09 15:16:36     23s] Top level cell is Cordic.
[09/09 15:16:36     23s] Hooked 954 DB cells to tlib cells.
[09/09 15:16:36     23s] Ending "BindLib:" (total cpu=0:00:00.0, real=0:00:00.0, peak res=707.5M, current mem=707.5M)
[09/09 15:16:36     23s] Starting recursive module instantiation check.
[09/09 15:16:36     23s] No recursion found.
[09/09 15:16:36     23s] Building hierarchical netlist for Cell Cordic ...
[09/09 15:16:36     23s] *** Netlist is unique.
[09/09 15:16:36     23s] Setting Std. cell height to 3420 DBU (smallest netlist inst).
[09/09 15:16:36     23s] ** info: there are 965 modules.
[09/09 15:16:36     23s] ** info: there are 7743 stdCell insts.
[09/09 15:16:36     23s] 
[09/09 15:16:36     23s] *** Memory Usage v#1 (Current mem = 977.293M, initial mem = 284.301M) ***
[09/09 15:16:36     23s] Horizontal Layer M1 offset = 190 (guessed)
[09/09 15:16:36     23s] Vertical Layer M2 offset = 200 (derived)
[09/09 15:16:36     23s] Suggestion: specify LAYER OFFSET in LEF file
[09/09 15:16:36     23s] Reason: hard to extract LAYER OFFSET from standard cells
[09/09 15:16:36     23s] Generated pitch 0.5 in M11 is different from 0.48 defined in technology file in unpreferred direction.
[09/09 15:16:36     23s] Generated pitch 0.5 in M11 is different from 0.48 defined in technology file in preferred direction.
[09/09 15:16:36     23s] Generated pitch 0.4 in M10 is different from 0.48 defined in technology file in unpreferred direction.
[09/09 15:16:36     23s] Generated pitch 0.5 in M10 is different from 0.48 defined in technology file in preferred direction.
[09/09 15:16:36     23s] Generated pitch 0.2 in M9 is different from 0.33 defined in technology file in unpreferred direction.
[09/09 15:16:36     23s] Generated pitch 0.4 in M9 is different from 0.33 defined in technology file in preferred direction.
[09/09 15:16:36     23s] Generated pitch 0.19 in M2 is different from 0.2 defined in technology file in unpreferred direction.
[09/09 15:16:36     23s] Generated pitch 0.2 in M1 is different from 0.19 defined in technology file in unpreferred direction.
[09/09 15:16:36     23s] Set Default Net Delay as 1000 ps.
[09/09 15:16:36     23s] Set Default Net Load as 0.5 pF. 
[09/09 15:16:36     23s] Set Default Input Pin Transition as 0.1 ps.
[09/09 15:16:36     23s] Extraction setup Started 
[09/09 15:16:36     23s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[09/09 15:16:36     23s] **WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
[09/09 15:16:36     23s] Type 'man IMPEXT-6202' for more detail.
[09/09 15:16:36     23s] Reading Capacitance Table File ../../gpdk045_libfiles_1/cap_table.capTbl ...
[09/09 15:16:36     23s] Cap table was created using Encounter 10.10-b056_1.
[09/09 15:16:36     23s] Process name: cln28hpl_1p10m+alrdl_5x2yu2yz_typical.
[09/09 15:16:36     23s] Set Shrink Factor to 0.90000
[09/09 15:16:36     23s] Reading Capacitance Table File ../../gpdk045_libfiles_1/cap_table.capTbl ...
[09/09 15:16:36     23s] Cap table was created using Encounter 10.10-b056_1.
[09/09 15:16:36     23s] Process name: cln28hpl_1p10m+alrdl_5x2yu2yz_typical.
[09/09 15:16:36     23s] Set Shrink Factor to 0.90000
[09/09 15:16:36     23s] Importing multi-corner RC tables ... 
[09/09 15:16:36     23s] Summary of Active RC-Corners : 
[09/09 15:16:36     23s]  
[09/09 15:16:36     23s]  Analysis View: BEST
[09/09 15:16:36     23s]     RC-Corner Name        : BEST
[09/09 15:16:36     23s]     RC-Corner Index       : 0
[09/09 15:16:36     23s]     RC-Corner Temperature : -40 Celsius
[09/09 15:16:36     23s]     RC-Corner Cap Table   : '../../gpdk045_libfiles_1/cap_table.capTbl'
[09/09 15:16:36     23s]     RC-Corner PreRoute Res Factor         : 1
[09/09 15:16:36     23s]     RC-Corner PreRoute Cap Factor         : 1
[09/09 15:16:36     23s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[09/09 15:16:36     23s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[09/09 15:16:36     23s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[09/09 15:16:36     23s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[09/09 15:16:36     23s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[09/09 15:16:36     23s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[09/09 15:16:36     23s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[09/09 15:16:36     23s]     RC-Corner Technology file: '../../gpdk045_libfiles_1/qrcTechFile'
[09/09 15:16:36     23s]  
[09/09 15:16:36     23s]  Analysis View: WORST
[09/09 15:16:36     23s]     RC-Corner Name        : WORST
[09/09 15:16:36     23s]     RC-Corner Index       : 1
[09/09 15:16:36     23s]     RC-Corner Temperature : 125 Celsius
[09/09 15:16:36     23s]     RC-Corner Cap Table   : '../../gpdk045_libfiles_1/cap_table.capTbl'
[09/09 15:16:36     23s]     RC-Corner PreRoute Res Factor         : 1
[09/09 15:16:36     23s]     RC-Corner PreRoute Cap Factor         : 1
[09/09 15:16:36     23s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[09/09 15:16:36     23s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[09/09 15:16:36     23s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[09/09 15:16:36     23s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[09/09 15:16:36     23s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[09/09 15:16:36     23s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[09/09 15:16:36     23s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[09/09 15:16:36     23s]     RC-Corner Technology file: '../../gpdk045_libfiles_1/qrcTechFile'
[09/09 15:16:36     23s] Technology file '../../gpdk045_libfiles_1/qrcTechFile' associated with first view 'BEST' will be used as the primary corner for the multi-corner extraction.
[09/09 15:16:36     23s] LayerId::1 widthSet size::4
[09/09 15:16:36     23s] LayerId::2 widthSet size::4
[09/09 15:16:36     23s] LayerId::3 widthSet size::4
[09/09 15:16:36     23s] LayerId::4 widthSet size::4
[09/09 15:16:36     23s] LayerId::5 widthSet size::4
[09/09 15:16:36     23s] LayerId::6 widthSet size::4
[09/09 15:16:36     23s] LayerId::7 widthSet size::5
[09/09 15:16:36     23s] LayerId::8 widthSet size::5
[09/09 15:16:36     23s] LayerId::9 widthSet size::5
[09/09 15:16:36     23s] LayerId::10 widthSet size::4
[09/09 15:16:36     23s] LayerId::11 widthSet size::3
[09/09 15:16:36     23s] Updating RC grid for preRoute extraction ...
[09/09 15:16:36     23s] eee: pegSigSF::1.070000
[09/09 15:16:36     23s] Initializing multi-corner capacitance tables ... 
[09/09 15:16:36     23s] Initializing multi-corner resistance tables ...
[09/09 15:16:36     23s] Creating RPSQ from WeeR and WRes ...
[09/09 15:16:36     23s] Creating RPSQ from WeeR and WRes ...
[09/09 15:16:36     23s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/09 15:16:36     23s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/09 15:16:36     23s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/09 15:16:36     23s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/09 15:16:36     23s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/09 15:16:36     23s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/09 15:16:36     23s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/09 15:16:36     23s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/09 15:16:36     23s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/09 15:16:36     23s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/09 15:16:36     23s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/09 15:16:36     23s] **Info: Trial Route has Max Route Layer 15/11.
[09/09 15:16:36     23s] {RT WORST 0 11 11 {7 0} {10 0} 2}
[09/09 15:16:36     23s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.000000 ; newSi: 0.000000 ; pMod: 82 ; 
[09/09 15:16:36     23s] *Info: initialize multi-corner CTS.
[09/09 15:16:36     23s] Ending "SetAnalysisView" (total cpu=0:00:00.0, real=0:00:00.0, peak res=937.6M, current mem=731.2M)
[09/09 15:16:36     23s] Reading timing constraints file '../1Ghz/outputs_Sep04-12:01:26/Cordic_m.sdc' ...
[09/09 15:16:36     23s] Current (total cpu=0:00:24.0, real=0:01:21, peak res=962.0M, current mem=962.0M)
[09/09 15:16:36     23s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../1Ghz/outputs_Sep04-12:01:26/Cordic_m.sdc, Line 9).
[09/09 15:16:36     23s] 
[09/09 15:16:36     23s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../1Ghz/outputs_Sep04-12:01:26/Cordic_m.sdc, Line 10).
[09/09 15:16:36     23s] 
[09/09 15:16:36     23s] **WARN: (TCLCMD-1142):	Virtual clock 'VCLK' is being created with no source objects. (File ../1Ghz/outputs_Sep04-12:01:26/Cordic_m.sdc, Line 16).
[09/09 15:16:36     23s] 
[09/09 15:16:36     23s] INFO (CTE): Reading of timing constraints file ../1Ghz/outputs_Sep04-12:01:26/Cordic_m.sdc completed, with 3 WARNING
[09/09 15:16:36     24s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=981.8M, current mem=981.8M)
[09/09 15:16:36     24s] Current (total cpu=0:00:24.0, real=0:01:21, peak res=981.8M, current mem=981.8M)
[09/09 15:16:36     24s] **WARN: (TA-976):	Path groups asserted by the group_path constraint are considered by the software to be global in nature - they cannot be restricted to specific constraint modes. Due to this restriction, the group_path constraint is not supported directly in the constraint files which are configured in mode-specific commands such as create_constraint_mode. The current group_path entry will be ignored. You can enter the group_path constraint interactively or as part of a general command script -  where it will be interpreted as global and will be in effect for all modes.
[09/09 15:16:36     24s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[09/09 15:16:36     24s] 
[09/09 15:16:36     24s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[09/09 15:16:36     24s] Summary for sequential cells identification: 
[09/09 15:16:36     24s]   Identified SBFF number: 94
[09/09 15:16:36     24s]   Identified MBFF number: 0
[09/09 15:16:36     24s]   Identified SB Latch number: 0
[09/09 15:16:36     24s]   Identified MB Latch number: 0
[09/09 15:16:36     24s]   Not identified SBFF number: 24
[09/09 15:16:36     24s]   Not identified MBFF number: 0
[09/09 15:16:36     24s]   Not identified SB Latch number: 0
[09/09 15:16:36     24s]   Not identified MB Latch number: 0
[09/09 15:16:36     24s]   Number of sequential cells which are not FFs: 32
[09/09 15:16:36     24s] Total number of combinational cells: 317
[09/09 15:16:36     24s] Total number of sequential cells: 150
[09/09 15:16:36     24s] Total number of tristate cells: 10
[09/09 15:16:36     24s] Total number of level shifter cells: 0
[09/09 15:16:36     24s] Total number of power gating cells: 0
[09/09 15:16:36     24s] Total number of isolation cells: 0
[09/09 15:16:36     24s] Total number of power switch cells: 0
[09/09 15:16:36     24s] Total number of pulse generator cells: 0
[09/09 15:16:36     24s] Total number of always on buffers: 0
[09/09 15:16:36     24s] Total number of retention cells: 0
[09/09 15:16:36     24s] List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX4 CLKBUFX6 CLKBUFX8 BUFX8 CLKBUFX3 BUFX6
[09/09 15:16:36     24s] Total number of usable buffers: 16
[09/09 15:16:36     24s] List of unusable buffers:
[09/09 15:16:36     24s] Total number of unusable buffers: 0
[09/09 15:16:36     24s] List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX3 INVX1 CLKINVX4 CLKINVX6 INVX12 INVX2 INVX3 CLKINVX8 INVX20 INVX4 INVX6 INVX16 INVXL INVX8
[09/09 15:16:36     24s] Total number of usable inverters: 19
[09/09 15:16:36     24s] List of unusable inverters:
[09/09 15:16:36     24s] Total number of unusable inverters: 0
[09/09 15:16:36     24s] List of identified usable delay cells: DLY1X4 DLY2X4 DLY3X4 DLY1X1 DLY4X1 DLY2X1 DLY3X1 DLY4X4
[09/09 15:16:36     24s] Total number of identified usable delay cells: 8
[09/09 15:16:36     24s] List of identified unusable delay cells:
[09/09 15:16:36     24s] Total number of identified unusable delay cells: 0
[09/09 15:16:36     24s] 
[09/09 15:16:36     24s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[09/09 15:16:36     24s] 
[09/09 15:16:36     24s] TimeStamp Deleting Cell Server Begin ...
[09/09 15:16:36     24s] 
[09/09 15:16:36     24s] TimeStamp Deleting Cell Server End ...
[09/09 15:16:36     24s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1003.8M, current mem=1003.7M)
[09/09 15:16:36     24s] 
[09/09 15:16:36     24s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[09/09 15:16:36     24s] Summary for sequential cells identification: 
[09/09 15:16:36     24s]   Identified SBFF number: 94
[09/09 15:16:36     24s]   Identified MBFF number: 0
[09/09 15:16:36     24s]   Identified SB Latch number: 0
[09/09 15:16:36     24s]   Identified MB Latch number: 0
[09/09 15:16:36     24s]   Not identified SBFF number: 24
[09/09 15:16:36     24s]   Not identified MBFF number: 0
[09/09 15:16:36     24s]   Not identified SB Latch number: 0
[09/09 15:16:36     24s]   Not identified MB Latch number: 0
[09/09 15:16:36     24s]   Number of sequential cells which are not FFs: 32
[09/09 15:16:36     24s]  Visiting view : BEST
[09/09 15:16:36     24s]    : PowerDomain = none : Weighted F : unweighted  = 8.30 (1.000) with rcCorner = 0
[09/09 15:16:36     24s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = -1
[09/09 15:16:36     24s]  Visiting view : WORST
[09/09 15:16:36     24s]    : PowerDomain = none : Weighted F : unweighted  = 22.40 (1.000) with rcCorner = 1
[09/09 15:16:36     24s]    : PowerDomain = none : Weighted F : unweighted  = 11.60 (1.000) with rcCorner = -1
[09/09 15:16:36     24s] TLC MultiMap info (StdDelay):
[09/09 15:16:36     24s]   : WORST + WORST + 1 + WORST := 22.4ps
[09/09 15:16:36     24s]   : BEST + BEST + 1 + no RcCorner := 3.8ps
[09/09 15:16:36     24s]   : WORST + WORST + 1 + no RcCorner := 11.6ps
[09/09 15:16:36     24s]   : BEST + BEST + 1 + BEST := 8.3ps
[09/09 15:16:36     24s]  Setting StdDelay to: 8.3ps
[09/09 15:16:36     24s] 
[09/09 15:16:36     24s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[09/09 15:16:36     24s] Start generating vias ...
[09/09 15:16:36     24s] Generating vias for default rule ...
[09/09 15:16:36     24s] Total 108 vias inserted to default rule.
[09/09 15:16:36     24s] Via generation for default rule completed.
[09/09 15:16:36     24s] Generating vias for nondefault rule VLMDefaultSetup ...
[09/09 15:16:36     24s] Total 96 vias added to nondefault rule VLMDefaultSetup
[09/09 15:16:36     24s] Via generation for nondefault rule VLMDefaultSetup completed.
[09/09 15:16:36     24s] Via generation completed successfully.
[09/09 15:16:36     24s] 
[09/09 15:16:36     24s] *** Summary of all messages that are not suppressed in this session:
[09/09 15:16:36     24s] Severity  ID               Count  Summary                                  
[09/09 15:16:36     24s] WARNING   IMPLF-155            6  ViaRule only supports routing/cut layer,...
[09/09 15:16:36     24s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[09/09 15:16:36     24s] WARNING   IMPEXT-6202          1  In addition to the technology file, the ...
[09/09 15:16:36     24s] WARNING   IMPVL-159          954  Pin '%s' of cell '%s' is defined in LEF ...
[09/09 15:16:36     24s] WARNING   TA-976               1  Path groups asserted by the group_path c...
[09/09 15:16:36     24s] WARNING   TCLCMD-1142          1  Virtual clock '%s' is being created with...
[09/09 15:16:36     24s] WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
[09/09 15:16:36     24s] *** Message Summary: 966 warning(s), 0 error(s)
[09/09 15:16:36     24s] 
[09/09 15:16:40     24s] <CMD> zoomBox -68.94700 -45.39150 725.40450 326.05500
[09/09 15:16:41     24s] <CMD> zoomBox 47.53100 24.69250 399.98950 189.50550
[09/09 15:16:43     25s] <CMD> zoomBox -10.84400 -10.43150 563.07550 257.93900
[09/09 15:16:43     25s] <CMD> panPage -1 0
[09/09 15:16:44     25s] <CMD> zoomBox -79.62750 27.66050 272.83100 192.47350
[09/09 15:16:46     26s] <CMD> zoomBox -108.66650 16.96200 305.99100 210.86000
[09/09 15:16:48     26s] <CMD> getIoFlowFlag
[09/09 15:16:52     27s] <CMD> getIoFlowFlag
[09/09 15:17:02     29s] <CMD> setIoFlowFlag 0
[09/09 15:17:02     29s] <CMD> floorPlan -site CoreSite -r 0.991728465488 0.8 5 5 5 5
[09/09 15:17:02     29s] Horizontal Layer M1 offset = 190 (guessed)
[09/09 15:17:02     29s] Vertical Layer M2 offset = 200 (derived)
[09/09 15:17:02     29s] Suggestion: specify LAYER OFFSET in LEF file
[09/09 15:17:02     29s] Reason: hard to extract LAYER OFFSET from standard cells
[09/09 15:17:02     29s] Generated pitch 0.5 in M11 is different from 0.48 defined in technology file in unpreferred direction.
[09/09 15:17:02     29s] Generated pitch 0.475 in M11 is different from 0.48 defined in technology file in preferred direction.
[09/09 15:17:02     29s] Generated pitch 0.475 in M11 is different from previous one 0.5 in preferred direction.
[09/09 15:17:02     29s] Generated pitch 0.19 in M10 is different from 0.48 defined in technology file in unpreferred direction.
[09/09 15:17:02     29s] Generated pitch 0.19 in M10 is different from previous one 0.4 in unpreferred direction.
[09/09 15:17:02     29s] Generated pitch 0.5 in M10 is different from 0.48 defined in technology file in preferred direction.
[09/09 15:17:02     29s] Generated pitch 0.2 in M9 is different from 0.33 defined in technology file in unpreferred direction.
[09/09 15:17:02     29s] Generated pitch 0.19 in M9 is different from 0.33 defined in technology file in preferred direction.
[09/09 15:17:02     29s] Generated pitch 0.19 in M9 is different from previous one 0.4 in preferred direction.
[09/09 15:17:02     29s] Generated pitch 0.19 in M8 is different from 0.2 defined in technology file in unpreferred direction.
[09/09 15:17:02     29s] Generated pitch 0.19 in M8 is different from previous one 0.2 in unpreferred direction.
[09/09 15:17:02     29s] Generated pitch 0.19 in M7 is different from 0.2 defined in technology file in preferred direction.
[09/09 15:17:02     29s] Generated pitch 0.19 in M7 is different from previous one 0.2 in preferred direction.
[09/09 15:17:02     29s] Generated pitch 0.19 in M6 is different from 0.2 defined in technology file in unpreferred direction.
[09/09 15:17:02     29s] Generated pitch 0.19 in M6 is different from previous one 0.2 in unpreferred direction.
[09/09 15:17:02     29s] Generated pitch 0.19 in M5 is different from 0.2 defined in technology file in preferred direction.
[09/09 15:17:02     29s] Generated pitch 0.19 in M5 is different from previous one 0.2 in preferred direction.
[09/09 15:17:02     29s] Generated pitch 0.19 in M4 is different from 0.2 defined in technology file in unpreferred direction.
[09/09 15:17:02     29s] Generated pitch 0.19 in M4 is different from previous one 0.2 in unpreferred direction.
[09/09 15:17:02     29s] Generated pitch 0.19 in M3 is different from 0.2 defined in technology file in preferred direction.
[09/09 15:17:02     29s] Generated pitch 0.19 in M3 is different from previous one 0.2 in preferred direction.
[09/09 15:17:02     29s] Generated pitch 0.19 in M2 is different from 0.2 defined in technology file in unpreferred direction.
[09/09 15:17:02     29s] Generated pitch 0.2 in M1 is different from 0.19 defined in technology file in unpreferred direction.
[09/09 15:17:02     29s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[09/09 15:17:02     29s] <CMD> uiSetTool select
[09/09 15:17:02     29s] <CMD> getIoFlowFlag
[09/09 15:17:02     29s] <CMD> fit
[09/09 15:17:03     29s] <CMD> setIoFlowFlag 0
[09/09 15:17:03     29s] <CMD> floorPlan -site CoreSite -r 0.989543147208 0.799925 5.0 5.13 5.0 5.13
[09/09 15:17:03     29s] Horizontal Layer M1 offset = 190 (guessed)
[09/09 15:17:03     29s] Vertical Layer M2 offset = 200 (derived)
[09/09 15:17:03     29s] Suggestion: specify LAYER OFFSET in LEF file
[09/09 15:17:03     29s] Reason: hard to extract LAYER OFFSET from standard cells
[09/09 15:17:03     29s] Generated pitch 0.5 in M11 is different from 0.48 defined in technology file in unpreferred direction.
[09/09 15:17:03     29s] Generated pitch 0.475 in M11 is different from 0.48 defined in technology file in preferred direction.
[09/09 15:17:03     29s] Generated pitch 0.19 in M10 is different from 0.48 defined in technology file in unpreferred direction.
[09/09 15:17:03     29s] Generated pitch 0.5 in M10 is different from 0.48 defined in technology file in preferred direction.
[09/09 15:17:03     29s] Generated pitch 0.2 in M9 is different from 0.33 defined in technology file in unpreferred direction.
[09/09 15:17:03     29s] Generated pitch 0.19 in M9 is different from 0.33 defined in technology file in preferred direction.
[09/09 15:17:03     29s] Generated pitch 0.19 in M8 is different from 0.2 defined in technology file in unpreferred direction.
[09/09 15:17:03     29s] Generated pitch 0.19 in M7 is different from 0.2 defined in technology file in preferred direction.
[09/09 15:17:03     29s] Generated pitch 0.19 in M6 is different from 0.2 defined in technology file in unpreferred direction.
[09/09 15:17:03     29s] Generated pitch 0.19 in M5 is different from 0.2 defined in technology file in preferred direction.
[09/09 15:17:03     29s] Generated pitch 0.19 in M4 is different from 0.2 defined in technology file in unpreferred direction.
[09/09 15:17:03     29s] Generated pitch 0.19 in M3 is different from 0.2 defined in technology file in preferred direction.
[09/09 15:17:03     29s] Generated pitch 0.19 in M2 is different from 0.2 defined in technology file in unpreferred direction.
[09/09 15:17:03     29s] Generated pitch 0.2 in M1 is different from 0.19 defined in technology file in unpreferred direction.
[09/09 15:17:03     29s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[09/09 15:17:03     29s] <CMD> uiSetTool select
[09/09 15:17:03     29s] <CMD> getIoFlowFlag
[09/09 15:17:03     29s] <CMD> fit
[09/09 15:17:37     35s] <CMD> saveDesign floorplan.enc
[09/09 15:17:37     36s] #% Begin save design ... (date=09/09 15:17:37, mem=1114.6M)
[09/09 15:17:37     36s] % Begin Save ccopt configuration ... (date=09/09 15:17:37, mem=1116.6M)
[09/09 15:17:37     36s] % End Save ccopt configuration ... (date=09/09 15:17:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=1117.4M, current mem=1117.4M)
[09/09 15:17:37     36s] % Begin Save netlist data ... (date=09/09 15:17:37, mem=1117.4M)
[09/09 15:17:37     36s] Writing Binary DB to floorplan.enc.dat/Cordic.v.bin in single-threaded mode...
[09/09 15:17:37     36s] % End Save netlist data ... (date=09/09 15:17:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=1117.7M, current mem=1117.7M)
[09/09 15:17:37     36s] Saving symbol-table file ...
[09/09 15:17:37     36s] Saving congestion map file floorplan.enc.dat/Cordic.route.congmap.gz ...
[09/09 15:17:37     36s] % Begin Save AAE data ... (date=09/09 15:17:37, mem=1118.4M)
[09/09 15:17:37     36s] Saving AAE Data ...
[09/09 15:17:37     36s] % End Save AAE data ... (date=09/09 15:17:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=1118.4M, current mem=1118.4M)
[09/09 15:17:37     36s] Saving preference file floorplan.enc.dat/gui.pref.tcl ...
[09/09 15:17:37     36s] Saving mode setting ...
[09/09 15:17:37     36s] Saving global file ...
[09/09 15:17:37     36s] % Begin Save floorplan data ... (date=09/09 15:17:37, mem=1121.8M)
[09/09 15:17:37     36s] Saving floorplan file ...
[09/09 15:17:37     36s] % End Save floorplan data ... (date=09/09 15:17:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=1121.8M, current mem=1121.8M)
[09/09 15:17:37     36s] Saving Drc markers ...
[09/09 15:17:37     36s] ... No Drc file written since there is no markers found.
[09/09 15:17:37     36s] % Begin Save placement data ... (date=09/09 15:17:37, mem=1121.9M)
[09/09 15:17:37     36s] ** Saving stdCellPlacement_binary (version# 2) ...
[09/09 15:17:37     36s] Save Adaptive View Pruning View Names to Binary file
[09/09 15:17:37     36s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1457.9M) ***
[09/09 15:17:37     36s] % End Save placement data ... (date=09/09 15:17:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=1122.1M, current mem=1122.1M)
[09/09 15:17:37     36s] % Begin Save routing data ... (date=09/09 15:17:37, mem=1122.1M)
[09/09 15:17:37     36s] Saving route file ...
[09/09 15:17:37     36s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1458.9M) ***
[09/09 15:17:37     36s] % End Save routing data ... (date=09/09 15:17:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=1126.3M, current mem=1126.3M)
[09/09 15:17:37     36s] Saving property file floorplan.enc.dat/Cordic.prop
[09/09 15:17:37     36s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1461.9M) ***
[09/09 15:17:37     36s] % Begin Save power constraints data ... (date=09/09 15:17:37, mem=1126.9M)
[09/09 15:17:37     36s] % End Save power constraints data ... (date=09/09 15:17:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=1127.0M, current mem=1127.0M)
[09/09 15:17:37     36s] Generated self-contained design floorplan.enc.dat
[09/09 15:17:37     36s] #% End save design ... (date=09/09 15:17:37, total cpu=0:00:00.2, real=0:00:00.0, peak res=1152.6M, current mem=1129.5M)
[09/09 15:17:37     36s] *** Message Summary: 0 warning(s), 0 error(s)
[09/09 15:17:37     36s] 
[09/09 15:17:57     40s] <CMD> clearGlobalNets
[09/09 15:17:57     40s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -instanceBasename * -hierarchicalInstance {}
[09/09 15:17:57     40s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -instanceBasename * -hierarchicalInstance {}
[09/09 15:18:04     41s] <CMD> applyGlobalNets
[09/09 15:18:04     41s] *** Checked 2 GNC rules.
[09/09 15:18:04     41s] *** Applying global-net connections...
[09/09 15:18:04     41s] *** Applied 2 GNC rules (cpu = 0:00:00.0)
[09/09 15:18:13     43s] <CMD> set sprCreateIeRingOffset 1.0
[09/09 15:18:13     43s] <CMD> set sprCreateIeRingThreshold 1.0
[09/09 15:18:13     43s] <CMD> set sprCreateIeRingJogDistance 1.0
[09/09 15:18:13     43s] <CMD> set sprCreateIeRingLayers {}
[09/09 15:18:13     43s] <CMD> set sprCreateIeRingOffset 1.0
[09/09 15:18:13     43s] <CMD> set sprCreateIeRingThreshold 1.0
[09/09 15:18:13     43s] <CMD> set sprCreateIeRingJogDistance 1.0
[09/09 15:18:13     43s] <CMD> set sprCreateIeRingLayers {}
[09/09 15:18:13     43s] <CMD> set sprCreateIeStripeWidth 10.0
[09/09 15:18:13     43s] <CMD> set sprCreateIeStripeThreshold 1.0
[09/09 15:18:13     43s] <CMD> set sprCreateIeStripeWidth 10.0
[09/09 15:18:13     43s] <CMD> set sprCreateIeStripeThreshold 1.0
[09/09 15:18:13     43s] <CMD> set sprCreateIeRingOffset 1.0
[09/09 15:18:13     43s] <CMD> set sprCreateIeRingThreshold 1.0
[09/09 15:18:13     43s] <CMD> set sprCreateIeRingJogDistance 1.0
[09/09 15:18:13     43s] <CMD> set sprCreateIeRingLayers {}
[09/09 15:18:13     43s] <CMD> set sprCreateIeStripeWidth 10.0
[09/09 15:18:13     43s] <CMD> set sprCreateIeStripeThreshold 1.0
[09/09 15:18:33     46s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer M11 -stacked_via_bottom_layer M1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[09/09 15:18:33     46s] addStripe will allow jog to connect padcore ring and block ring.
[09/09 15:18:33     46s] 
[09/09 15:18:33     46s] Stripes will stop at the boundary of the specified area.
[09/09 15:18:33     46s] When breaking rings, the power planner will consider the existence of blocks.
[09/09 15:18:33     46s] Stripes will not extend to closest target.
[09/09 15:18:33     46s] The power planner will set stripe antenna targets to none (no trimming allowed).
[09/09 15:18:33     46s] Stripes will not be created over regions without power planning wires.
[09/09 15:18:33     46s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[09/09 15:18:33     46s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[09/09 15:18:33     46s] Offset for stripe breaking is set to 0.
[09/09 15:18:33     46s] <CMD> addStripe -nets {VDD VSS} -layer M7 -direction horizontal -width 1.8 -spacing 0.45 -number_of_sets 4 -start_from bottom -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit M11 -padcore_ring_bottom_layer_limit M1 -block_ring_top_layer_limit M11 -block_ring_bottom_layer_limit M1 -use_wire_group 0 -snap_wire_center_to_grid None
[09/09 15:18:33     47s] 
[09/09 15:18:33     47s] Initialize fgc environment(mem: 1502.5M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1502.5M)
[09/09 15:18:33     47s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1502.5M)
[09/09 15:18:33     47s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1502.5M)
[09/09 15:18:33     47s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1502.5M)
[09/09 15:18:33     47s] Starting stripe generation ...
[09/09 15:18:33     47s] Non-Default Mode Option Settings :
[09/09 15:18:33     47s]   NONE
[09/09 15:18:33     47s] The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[09/09 15:18:33     47s] The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[09/09 15:18:33     47s] Stripe generation is complete.
[09/09 15:18:33     47s] vias are now being generated.
[09/09 15:18:33     47s] addStripe created 8 wires.
[09/09 15:18:33     47s] ViaGen created 0 via, deleted 0 via to avoid violation.
[09/09 15:18:33     47s] +--------+----------------+----------------+
[09/09 15:18:33     47s] |  Layer |     Created    |     Deleted    |
[09/09 15:18:33     47s] +--------+----------------+----------------+
[09/09 15:18:33     47s] |   M7   |        8       |       NA       |
[09/09 15:18:33     47s] +--------+----------------+----------------+
[09/09 15:18:37     47s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer M11 -stacked_via_bottom_layer M1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[09/09 15:18:37     47s] addStripe will allow jog to connect padcore ring and block ring.
[09/09 15:18:37     47s] 
[09/09 15:18:37     47s] Stripes will stop at the boundary of the specified area.
[09/09 15:18:37     47s] When breaking rings, the power planner will consider the existence of blocks.
[09/09 15:18:37     47s] Stripes will not extend to closest target.
[09/09 15:18:37     47s] The power planner will set stripe antenna targets to none (no trimming allowed).
[09/09 15:18:37     47s] Stripes will not be created over regions without power planning wires.
[09/09 15:18:37     47s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[09/09 15:18:37     47s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[09/09 15:18:37     47s] Offset for stripe breaking is set to 0.
[09/09 15:18:37     47s] <CMD> addStripe -nets {VDD VSS} -layer M8 -direction vertical -width 1.8 -spacing 0.45 -number_of_sets 4 -start_from left -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit M11 -padcore_ring_bottom_layer_limit M1 -block_ring_top_layer_limit M11 -block_ring_bottom_layer_limit M1 -use_wire_group 0 -snap_wire_center_to_grid None
[09/09 15:18:37     47s] 
[09/09 15:18:37     47s] Initialize fgc environment(mem: 1502.5M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1502.5M)
[09/09 15:18:37     47s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1502.5M)
[09/09 15:18:37     47s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1502.5M)
[09/09 15:18:37     47s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1502.5M)
[09/09 15:18:37     47s] Starting stripe generation ...
[09/09 15:18:37     47s] Non-Default Mode Option Settings :
[09/09 15:18:37     47s]   NONE
[09/09 15:18:37     47s] The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[09/09 15:18:37     47s] The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[09/09 15:18:37     47s] Stripe generation is complete.
[09/09 15:18:37     47s] vias are now being generated.
[09/09 15:18:37     47s] addStripe created 8 wires.
[09/09 15:18:37     47s] ViaGen created 32 vias, deleted 0 via to avoid violation.
[09/09 15:18:37     47s] +--------+----------------+----------------+
[09/09 15:18:37     47s] |  Layer |     Created    |     Deleted    |
[09/09 15:18:37     47s] +--------+----------------+----------------+
[09/09 15:18:37     47s] |  Via7  |       32       |        0       |
[09/09 15:18:37     47s] |   M8   |        8       |       NA       |
[09/09 15:18:37     47s] +--------+----------------+----------------+
[09/09 15:18:37     47s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer M11 -stacked_via_bottom_layer M1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[09/09 15:18:37     47s] addStripe will allow jog to connect padcore ring and block ring.
[09/09 15:18:37     47s] 
[09/09 15:18:37     47s] Stripes will stop at the boundary of the specified area.
[09/09 15:18:37     47s] When breaking rings, the power planner will consider the existence of blocks.
[09/09 15:18:37     47s] Stripes will not extend to closest target.
[09/09 15:18:37     47s] The power planner will set stripe antenna targets to none (no trimming allowed).
[09/09 15:18:37     47s] Stripes will not be created over regions without power planning wires.
[09/09 15:18:37     47s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[09/09 15:18:37     47s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[09/09 15:18:37     47s] Offset for stripe breaking is set to 0.
[09/09 15:18:37     47s] <CMD> addStripe -nets {VDD VSS} -layer M8 -direction vertical -width 1.8 -spacing 0.45 -number_of_sets 4 -start_from left -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit M11 -padcore_ring_bottom_layer_limit M1 -block_ring_top_layer_limit M11 -block_ring_bottom_layer_limit M1 -use_wire_group 0 -snap_wire_center_to_grid None
[09/09 15:18:37     47s] 
[09/09 15:18:37     47s] Initialize fgc environment(mem: 1502.5M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1502.5M)
[09/09 15:18:37     47s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1502.5M)
[09/09 15:18:37     47s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1502.5M)
[09/09 15:18:37     47s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1502.5M)
[09/09 15:18:37     47s] Starting stripe generation ...
[09/09 15:18:37     47s] Non-Default Mode Option Settings :
[09/09 15:18:37     47s]   NONE
[09/09 15:18:37     47s] The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[09/09 15:18:37     47s] The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[09/09 15:18:37     47s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (5.900000, 5.130000) (5.900000, 198.360001) because same wire already exists.
[09/09 15:18:37     47s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (70.815002, 5.130000) (70.815002, 198.360001) because same wire already exists.
[09/09 15:18:37     47s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (135.729996, 5.130000) (135.729996, 198.360001) because same wire already exists.
[09/09 15:18:37     47s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (200.645004, 5.130000) (200.645004, 198.360001) because same wire already exists.
[09/09 15:18:37     47s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (8.150000, 5.130000) (8.150000, 198.360001) because same wire already exists.
[09/09 15:18:37     47s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (73.065002, 5.130000) (73.065002, 198.360001) because same wire already exists.
[09/09 15:18:37     47s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (137.979996, 5.130000) (137.979996, 198.360001) because same wire already exists.
[09/09 15:18:37     47s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (202.895004, 5.130000) (202.895004, 198.360001) because same wire already exists.
[09/09 15:18:37     47s] Stripe generation is complete.
[09/09 15:19:05     53s] <CMD> getSrouteMode -allowWrongWayRoute -quiet
[09/09 15:19:05     53s] <CMD> getSrouteMode -viaThruToClosestRing -quiet
[09/09 15:19:05     53s] <CMD> getSrouteMode -extendNearestTarget -quiet
[09/09 15:19:05     53s] <CMD> getSrouteMode -targetNumber -quiet
[09/09 15:19:05     53s] <CMD> getSrouteMode -targetSearchDistance -quiet
[09/09 15:19:05     53s] <CMD> getSrouteMode -jogThresholdRatio -quiet
[09/09 15:19:05     53s] <CMD> getSrouteMode -blockPinConnectRingPinCorners -quiet
[09/09 15:19:05     53s] <CMD> getSrouteMode -blockPinRouteWithPinWidth -quiet
[09/09 15:19:05     53s] <CMD> getSrouteMode -padPinMinViaSize -quiet
[09/09 15:19:05     53s] <CMD> getSrouteMode -padPinSplit -quiet
[09/09 15:19:05     53s] <CMD> getSrouteMode -padRingLefConvention -quiet
[09/09 15:19:05     53s] <CMD> getSrouteMode -signalPinAsPG -quiet
[09/09 15:19:05     53s] <CMD> getSrouteMode -corePinJoinLimit -quiet
[09/09 15:19:05     53s] <CMD> getSrouteMode -corePinLength -quiet
[09/09 15:19:05     53s] <CMD> getSrouteMode -corePinLengthAsInstance -quiet
[09/09 15:19:05     53s] <CMD> getSrouteMode -corePinReferenceMacro -quiet
[09/09 15:19:05     53s] <CMD> getSrouteMode -treatEndcapAsCore -quiet
[09/09 15:19:05     53s] <CMD> getSrouteMode -secondaryPinMaxGap -quiet
[09/09 15:19:05     53s] <CMD> getSrouteMode -secondaryPinRailWidth -quiet
[09/09 15:19:05     53s] <CMD> getSrouteMode -srpgAonCellPin -quiet
[09/09 15:19:05     53s] <CMD> getSrouteMode -viaConnectToShape -quiet
[09/09 15:19:05     53s] <CMD> getSrouteMode -layerNormalCost -quiet
[09/09 15:19:05     53s] <CMD> getSrouteMode -layerWrongWayCost -quiet
[09/09 15:19:09     54s] <CMD> setSrouteMode -allowWrongWayRoute false -viaThruToClosestRing false -extendNearestTarget false -viaConnectToShape { padring ring stripe blockring blockpin coverpin noshape blockwire corewire followpin iowire} -blockPinConnectRingPinCorners false -blockPinRouteWithPinWidth false -padRingLefConvention true -signalPinAsPG false -corePinLengthAsInstance false -treatEndcapAsCore false
[09/09 15:19:10     54s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[09/09 15:19:10     54s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { M1(1) M8(8) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { M1(1) M8(8) } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { M1(1) M8(8) }
[09/09 15:19:10     54s] *** Begin SPECIAL ROUTE on Sat Sep  9 15:19:10 2023 ***
[09/09 15:19:10     54s] SPECIAL ROUTE ran on directory: /home/internals/Desktop/Cordic/PD_FILES
[09/09 15:19:10     54s] SPECIAL ROUTE ran on machine: sys128 (Linux 3.10.0-1062.el7.x86_64 x86_64 981Mhz)
[09/09 15:19:10     54s] 
[09/09 15:19:10     54s] Begin option processing ...
[09/09 15:19:10     54s] srouteConnectPowerBump set to false
[09/09 15:19:10     54s] routeSelectNet set to "VDD VSS"
[09/09 15:19:10     54s] routeSpecial set to true
[09/09 15:19:10     54s] srouteBlockPin set to "useLef"
[09/09 15:19:10     54s] srouteBottomLayerLimit set to 1
[09/09 15:19:10     54s] srouteBottomTargetLayerLimit set to 1
[09/09 15:19:10     54s] srouteConnectConverterPin set to false
[09/09 15:19:10     54s] srouteCrossoverViaBottomLayer set to 1
[09/09 15:19:10     54s] srouteCrossoverViaTopLayer set to 8
[09/09 15:19:10     54s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[09/09 15:19:10     54s] srouteFollowCorePinEnd set to 3
[09/09 15:19:10     54s] srouteJogControl set to "preferWithChanges differentLayer"
[09/09 15:19:10     54s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[09/09 15:19:10     54s] sroutePadPinAllPorts set to true
[09/09 15:19:10     54s] sroutePreserveExistingRoutes set to true
[09/09 15:19:10     54s] srouteRoutePowerBarPortOnBothDir set to true
[09/09 15:19:10     54s] srouteStopBlockPin set to "nearestTarget"
[09/09 15:19:10     54s] srouteTopLayerLimit set to 8
[09/09 15:19:10     54s] srouteTopTargetLayerLimit set to 8
[09/09 15:19:10     54s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2619.00 megs.
[09/09 15:19:10     54s] 
[09/09 15:19:10     54s] Reading DB technology information...
[09/09 15:19:10     54s] Finished reading DB technology information.
[09/09 15:19:10     54s] Reading floorplan and netlist information...
[09/09 15:19:10     54s] Finished reading floorplan and netlist information.
[09/09 15:19:10     54s] **WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
[09/09 15:19:10     54s] Read in 23 layers, 11 routing layers, 1 overlap layer
[09/09 15:19:10     54s] Read in 2 nondefault rules, 0 used
[09/09 15:19:10     54s] Read in 487 macros, 152 used
[09/09 15:19:10     54s] Read in 152 components
[09/09 15:19:10     54s]   152 core components: 152 unplaced, 0 placed, 0 fixed
[09/09 15:19:10     54s] Read in 70 logical pins
[09/09 15:19:10     54s] Read in 70 nets
[09/09 15:19:10     54s] Read in 2 special nets, 2 routed
[09/09 15:19:10     54s] Read in 304 terminals
[09/09 15:19:10     54s] 2 nets selected.
[09/09 15:19:10     54s] 
[09/09 15:19:10     54s] Begin power routing ...
[09/09 15:19:10     54s] #create default rule from bind_ndr_rule rule=0x7f1ea9c69500 0x7f1e81f56018
[09/09 15:19:10     54s] ### import design signature (1): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 halo=0
[09/09 15:19:10     54s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[09/09 15:19:10     54s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[09/09 15:19:10     54s] Type 'man IMPSR-1256' for more detail.
[09/09 15:19:10     54s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[09/09 15:19:10     54s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[09/09 15:19:10     54s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[09/09 15:19:10     54s] Type 'man IMPSR-1256' for more detail.
[09/09 15:19:10     54s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[09/09 15:19:10     54s] CPU time for FollowPin 0 seconds
[09/09 15:19:10     54s] CPU time for FollowPin 0 seconds
[09/09 15:19:10     54s]   Number of IO ports routed: 0
[09/09 15:19:10     54s]   Number of Block ports routed: 0
[09/09 15:19:10     54s]   Number of Stripe ports routed: 0  open: 16
[09/09 15:19:10     54s]   Number of Core ports routed: 56  open: 172
[09/09 15:19:10     54s]   Number of Pad ports routed: 0
[09/09 15:19:10     54s]   Number of Power Bump ports routed: 0
[09/09 15:19:10     54s]   Number of Followpin connections: 114
[09/09 15:19:10     54s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2680.00 megs.
[09/09 15:19:10     54s] 
[09/09 15:19:10     54s] 
[09/09 15:19:10     54s] 
[09/09 15:19:10     54s]  Begin updating DB with routing results ...
[09/09 15:19:10     54s]  Updating DB with 10 via definition ...Extracting standard cell pins and blockage ...... 
[09/09 15:19:10     54s] Pin and blockage extraction finished
[09/09 15:19:10     54s] 
[09/09 15:19:10     54s] 
sroute post-processing starts at Sat Sep  9 15:19:10 2023
The viaGen is rebuilding shadow vias for net VSS.
[09/09 15:19:10     54s] sroute post-processing ends at Sat Sep  9 15:19:10 2023
sroute created 174 wires.
[09/09 15:19:10     54s] ViaGen created 389 vias, deleted 0 via to avoid violation.
[09/09 15:19:10     54s] +--------+----------------+----------------+
[09/09 15:19:10     54s] |  Layer |     Created    |     Deleted    |
[09/09 15:19:10     54s] +--------+----------------+----------------+
[09/09 15:19:10     54s] |   M1   |       166      |       NA       |
[09/09 15:19:10     54s] |  Via1  |       56       |        0       |
[09/09 15:19:10     54s] |   M2   |        4       |       NA       |
[09/09 15:19:10     54s] |  Via2  |       56       |        0       |
[09/09 15:19:10     54s] |   M3   |        4       |       NA       |
[09/09 15:19:10     54s] |  Via3  |       56       |        0       |
[09/09 15:19:10     54s] |  Via4  |       56       |        0       |
[09/09 15:19:10     54s] |  Via5  |       56       |        0       |
[09/09 15:19:10     54s] |  Via6  |       56       |        0       |
[09/09 15:19:10     54s] |  Via7  |       53       |        0       |
[09/09 15:19:10     54s] +--------+----------------+----------------+
[09/09 15:19:11     55s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[09/09 15:19:11     55s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { M1(1) M8(8) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { M1(1) M8(8) } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { M1(1) M8(8) }
[09/09 15:19:11     55s] *** Begin SPECIAL ROUTE on Sat Sep  9 15:19:11 2023 ***
[09/09 15:19:11     55s] SPECIAL ROUTE ran on directory: /home/internals/Desktop/Cordic/PD_FILES
[09/09 15:19:11     55s] SPECIAL ROUTE ran on machine: sys128 (Linux 3.10.0-1062.el7.x86_64 x86_64 960Mhz)
[09/09 15:19:11     55s] 
[09/09 15:19:11     55s] Begin option processing ...
[09/09 15:19:11     55s] srouteConnectPowerBump set to false
[09/09 15:19:11     55s] routeSelectNet set to "VDD VSS"
[09/09 15:19:11     55s] routeSpecial set to true
[09/09 15:19:11     55s] srouteBlockPin set to "useLef"
[09/09 15:19:11     55s] srouteBottomLayerLimit set to 1
[09/09 15:19:11     55s] srouteBottomTargetLayerLimit set to 1
[09/09 15:19:11     55s] srouteConnectConverterPin set to false
[09/09 15:19:11     55s] srouteCrossoverViaBottomLayer set to 1
[09/09 15:19:11     55s] srouteCrossoverViaTopLayer set to 8
[09/09 15:19:11     55s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[09/09 15:19:11     55s] srouteFollowCorePinEnd set to 3
[09/09 15:19:11     55s] srouteJogControl set to "preferWithChanges differentLayer"
[09/09 15:19:11     55s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[09/09 15:19:11     55s] sroutePadPinAllPorts set to true
[09/09 15:19:11     55s] sroutePreserveExistingRoutes set to true
[09/09 15:19:11     55s] srouteRoutePowerBarPortOnBothDir set to true
[09/09 15:19:11     55s] srouteStopBlockPin set to "nearestTarget"
[09/09 15:19:11     55s] srouteTopLayerLimit set to 8
[09/09 15:19:11     55s] srouteTopTargetLayerLimit set to 8
[09/09 15:19:11     55s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2680.00 megs.
[09/09 15:19:11     55s] 
[09/09 15:19:11     55s] Reading DB technology information...
[09/09 15:19:11     55s] Finished reading DB technology information.
[09/09 15:19:11     55s] Reading floorplan and netlist information...
[09/09 15:19:11     55s] Finished reading floorplan and netlist information.
[09/09 15:19:11     55s] **WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
[09/09 15:19:11     55s] Read in 23 layers, 11 routing layers, 1 overlap layer
[09/09 15:19:11     55s] Read in 2 nondefault rules, 0 used
[09/09 15:19:11     55s] Read in 487 macros, 152 used
[09/09 15:19:11     55s] Read in 152 components
[09/09 15:19:11     55s]   152 core components: 152 unplaced, 0 placed, 0 fixed
[09/09 15:19:11     55s] Read in 70 logical pins
[09/09 15:19:11     55s] Read in 70 nets
[09/09 15:19:11     55s] Read in 2 special nets, 2 routed
[09/09 15:19:11     55s] Read in 304 terminals
[09/09 15:19:11     55s] 2 nets selected.
[09/09 15:19:11     55s] 
[09/09 15:19:11     55s] Begin power routing ...
[09/09 15:19:11     55s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[09/09 15:19:11     55s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[09/09 15:19:11     55s] Type 'man IMPSR-1256' for more detail.
[09/09 15:19:11     55s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[09/09 15:19:11     55s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[09/09 15:19:11     55s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[09/09 15:19:11     55s] Type 'man IMPSR-1256' for more detail.
[09/09 15:19:11     55s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[09/09 15:19:11     55s] CPU time for FollowPin 0 seconds
[09/09 15:19:11     55s] CPU time for FollowPin 0 seconds
[09/09 15:19:11     55s]   Number of IO ports routed: 0
[09/09 15:19:11     55s]   Number of Block ports routed: 0
[09/09 15:19:11     55s]   Number of Stripe ports routed: 0  open: 16
[09/09 15:19:11     55s]   Number of Core ports routed: 0  open: 172
[09/09 15:19:11     55s]   Number of Pad ports routed: 0
[09/09 15:19:11     55s]   Number of Power Bump ports routed: 0
[09/09 15:19:11     55s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2680.00 megs.
[09/09 15:19:11     55s] 
[09/09 15:19:11     55s] 
[09/09 15:19:11     55s] 
[09/09 15:19:11     55s]  Begin updating DB with routing results ...
[09/09 15:19:11     55s]  Updating DB with 0 via definition ...
[09/09 15:19:11     55s] sroute created 0 wire.
[09/09 15:19:11     55s] ViaGen created 0 via, deleted 0 via to avoid violation.
[09/09 15:19:12     55s] <CMD> clearDrc
[09/09 15:19:13     55s] <CMD> zoomBox -91.82000 46.10500 254.03250 207.82900
[09/09 15:19:14     55s] <CMD> zoomBox -111.63400 20.24700 295.25150 210.51050
[09/09 15:19:14     55s] <CMD> panPage 0 -1
[09/09 15:19:15     56s] <CMD> panPage 0 1
[09/09 15:19:16     56s] <CMD> zoomBox -135.10500 -10.38850 343.58350 213.45100
[09/09 15:19:55     64s] <CMD> saveDesign sroute.enc
[09/09 15:19:55     64s] #% Begin save design ... (date=09/09 15:19:55, mem=1195.6M)
[09/09 15:19:55     64s] % Begin Save ccopt configuration ... (date=09/09 15:19:55, mem=1195.6M)
[09/09 15:19:55     64s] % End Save ccopt configuration ... (date=09/09 15:19:55, total cpu=0:00:00.0, real=0:00:00.0, peak res=1195.9M, current mem=1195.9M)
[09/09 15:19:55     64s] % Begin Save netlist data ... (date=09/09 15:19:55, mem=1195.9M)
[09/09 15:19:55     64s] Writing Binary DB to sroute.enc.dat/Cordic.v.bin in single-threaded mode...
[09/09 15:19:55     64s] % End Save netlist data ... (date=09/09 15:19:55, total cpu=0:00:00.0, real=0:00:00.0, peak res=1195.9M, current mem=1195.9M)
[09/09 15:19:55     64s] Saving symbol-table file ...
[09/09 15:19:56     64s] Saving congestion map file sroute.enc.dat/Cordic.route.congmap.gz ...
[09/09 15:19:56     64s] % Begin Save AAE data ... (date=09/09 15:19:56, mem=1196.0M)
[09/09 15:19:56     64s] Saving AAE Data ...
[09/09 15:19:56     64s] % End Save AAE data ... (date=09/09 15:19:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=1196.0M, current mem=1196.0M)
[09/09 15:19:56     64s] Saving preference file sroute.enc.dat/gui.pref.tcl ...
[09/09 15:19:56     64s] Saving mode setting ...
[09/09 15:19:56     64s] Saving global file ...
[09/09 15:19:56     64s] % Begin Save floorplan data ... (date=09/09 15:19:56, mem=1196.3M)
[09/09 15:19:56     64s] Saving floorplan file ...
[09/09 15:19:56     64s] % End Save floorplan data ... (date=09/09 15:19:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=1196.3M, current mem=1196.3M)
[09/09 15:19:56     64s] Saving PG file sroute.enc.dat/Cordic.pg.gz, version#2, (Created by Innovus v20.14-s095_1 on Sat Sep  9 15:19:56 2023)
[09/09 15:19:56     64s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1558.5M) ***
[09/09 15:19:56     64s] Saving Drc markers ...
[09/09 15:19:56     64s] ... No Drc file written since there is no markers found.
[09/09 15:19:56     64s] % Begin Save placement data ... (date=09/09 15:19:56, mem=1196.5M)
[09/09 15:19:56     64s] ** Saving stdCellPlacement_binary (version# 2) ...
[09/09 15:19:56     64s] Save Adaptive View Pruning View Names to Binary file
[09/09 15:19:56     64s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1561.5M) ***
[09/09 15:19:56     64s] % End Save placement data ... (date=09/09 15:19:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=1196.5M, current mem=1196.5M)
[09/09 15:19:56     64s] % Begin Save routing data ... (date=09/09 15:19:56, mem=1196.5M)
[09/09 15:19:56     64s] Saving route file ...
[09/09 15:19:56     64s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1558.5M) ***
[09/09 15:19:56     64s] % End Save routing data ... (date=09/09 15:19:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=1196.6M, current mem=1196.6M)
[09/09 15:19:56     64s] Saving property file sroute.enc.dat/Cordic.prop
[09/09 15:19:56     64s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1561.5M) ***
[09/09 15:19:56     64s] % Begin Save power constraints data ... (date=09/09 15:19:56, mem=1196.6M)
[09/09 15:19:56     64s] % End Save power constraints data ... (date=09/09 15:19:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=1196.6M, current mem=1196.6M)
[09/09 15:19:56     64s] Generated self-contained design sroute.enc.dat
[09/09 15:19:56     64s] #% End save design ... (date=09/09 15:19:56, total cpu=0:00:00.2, real=0:00:01.0, peak res=1227.1M, current mem=1196.1M)
[09/09 15:19:56     64s] *** Message Summary: 0 warning(s), 0 error(s)
[09/09 15:19:56     64s] 
[09/09 15:20:42     73s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[09/09 15:20:42     73s] <CMD> setEndCapMode -reset
[09/09 15:20:42     73s] <CMD> setEndCapMode -boundary_tap false
[09/09 15:20:42     73s] <CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
[09/09 15:20:42     73s] <CMD> setNanoRouteMode -quiet -droutePostRouteWidenWireRule VLMDefaultSetup
[09/09 15:20:42     73s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[09/09 15:20:42     73s] <CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {DLY4X4 DLY3X1 DLY2X1 BUFX6 DLY4X1 DLY1X1 CLKBUFX3 BUFX8 DLY3X4 DLY2X4 DLY1X4 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX20 CLKBUFX2 CLKBUFX16 CLKBUFX12 BUFX4 BUFX3 BUFX20 BUFX2 BUFX16 BUFX12 INVXL INVX8 INVX16 INVX6 INVX4 INVX20 CLKINVX8 INVX3 INVX2 INVX12 INVX1 CLKINVX6 CLKINVX4 CLKINVX3 CLKINVX20 CLKINVX2 CLKINVX16 CLKINVX12 CLKINVX1} -maxAllowedDelay 1
[09/09 15:20:42     73s] <CMD> setPlaceMode -reset
[09/09 15:20:42     73s] <CMD> setPlaceMode -congEffort auto -timingDriven 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 1 -moduleAwareSpare 0 -preserveRouting 1 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
[09/09 15:20:43     73s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[09/09 15:20:43     73s] <CMD> setEndCapMode -reset
[09/09 15:20:43     73s] <CMD> setEndCapMode -boundary_tap false
[09/09 15:20:43     73s] <CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {DLY4X4 DLY3X1 DLY2X1 BUFX6 DLY4X1 DLY1X1 CLKBUFX3 BUFX8 DLY3X4 DLY2X4 DLY1X4 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX20 CLKBUFX2 CLKBUFX16 CLKBUFX12 BUFX4 BUFX3 BUFX20 BUFX2 BUFX16 BUFX12 INVXL INVX8 INVX16 INVX6 INVX4 INVX20 CLKINVX8 INVX3 INVX2 INVX12 INVX1 CLKINVX6 CLKINVX4 CLKINVX3 CLKINVX20 CLKINVX2 CLKINVX16 CLKINVX12 CLKINVX1} -maxAllowedDelay 1
[09/09 15:20:45     73s] <CMD> setPlaceMode -fp false
[09/09 15:20:45     73s] <CMD> place_design
[09/09 15:20:45     73s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 844, percentage of missing scan cell = 0.00% (0 / 844)
[09/09 15:20:45     73s] ### Time Record (colorize_geometry) is installed.
[09/09 15:20:45     73s] #Start colorize_geometry on Sat Sep  9 15:20:45 2023
[09/09 15:20:45     73s] #
[09/09 15:20:45     73s] ### Time Record (Pre Callback) is installed.
[09/09 15:20:45     73s] ### Time Record (Pre Callback) is uninstalled.
[09/09 15:20:45     73s] ### Time Record (DB Import) is installed.
[09/09 15:20:45     73s] #WARNING (NRDB-976) The TRACK STEP 0.1900 for preferred direction tracks is smaller than the PITCH 0.2000 for LAYER M3. This will cause routability problems for NanoRoute.
[09/09 15:20:45     73s] #WARNING (NRDB-976) The TRACK STEP 0.1900 for preferred direction tracks is smaller than the PITCH 0.2000 for LAYER M5. This will cause routability problems for NanoRoute.
[09/09 15:20:45     73s] #WARNING (NRDB-976) The TRACK STEP 0.1900 for preferred direction tracks is smaller than the PITCH 0.2000 for LAYER M7. This will cause routability problems for NanoRoute.
[09/09 15:20:45     73s] #WARNING (NRDB-976) The TRACK STEP 0.1900 for preferred direction tracks is smaller than the PITCH 0.3300 for LAYER M9. This will cause routability problems for NanoRoute.
[09/09 15:20:45     73s] #WARNING (NRDB-976) The TRACK STEP 0.4750 for preferred direction tracks is smaller than the PITCH 0.4800 for LAYER M11. This will cause routability problems for NanoRoute.
[09/09 15:20:45     73s] ### import design signature (2): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=181793604 placement=984943660 pin_access=1 inst_pattern=1 halo=0
[09/09 15:20:45     73s] ### Time Record (DB Import) is uninstalled.
[09/09 15:20:45     73s] ### Time Record (DB Export) is installed.
[09/09 15:20:45     73s] Extracting standard cell pins and blockage ...... 
[09/09 15:20:45     73s] Pin and blockage extraction finished
[09/09 15:20:45     73s] ### export design design signature (3): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=181793604 placement=984943660 pin_access=1 inst_pattern=1 halo=0
[09/09 15:20:45     73s] ### Time Record (DB Export) is uninstalled.
[09/09 15:20:45     73s] ### Time Record (Post Callback) is installed.
[09/09 15:20:45     73s] ### Time Record (Post Callback) is uninstalled.
[09/09 15:20:45     73s] #
[09/09 15:20:45     73s] #colorize_geometry statistics:
[09/09 15:20:45     73s] #Cpu time = 00:00:00
[09/09 15:20:45     73s] #Elapsed time = 00:00:00
[09/09 15:20:45     73s] #Increased memory = -5.86 (MB)
[09/09 15:20:45     73s] #Total memory = 1202.38 (MB)
[09/09 15:20:45     73s] #Peak memory = 1227.08 (MB)
[09/09 15:20:45     73s] #Number of warnings = 5
[09/09 15:20:45     73s] #Total number of warnings = 5
[09/09 15:20:45     73s] #Number of fails = 0
[09/09 15:20:45     73s] #Total number of fails = 0
[09/09 15:20:45     73s] #Complete colorize_geometry on Sat Sep  9 15:20:45 2023
[09/09 15:20:45     73s] #
[09/09 15:20:45     73s] ### import design signature (4): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 halo=0
[09/09 15:20:45     73s] ### Time Record (colorize_geometry) is uninstalled.
[09/09 15:20:45     73s] ### 
[09/09 15:20:45     73s] ###   Scalability Statistics
[09/09 15:20:45     73s] ### 
[09/09 15:20:45     73s] ### ------------------------+----------------+----------------+----------------+
[09/09 15:20:45     73s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[09/09 15:20:45     73s] ### ------------------------+----------------+----------------+----------------+
[09/09 15:20:45     73s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[09/09 15:20:45     73s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[09/09 15:20:45     73s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[09/09 15:20:45     73s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[09/09 15:20:45     73s] ###   Entire Command        |        00:00:00|        00:00:00|             1.3|
[09/09 15:20:45     73s] ### ------------------------+----------------+----------------+----------------+
[09/09 15:20:45     73s] ### 
[09/09 15:20:45     73s] *** Starting placeDesign default flow ***
[09/09 15:20:45     73s] **Info: Trial Route has Max Route Layer 15/11.
[09/09 15:20:45     73s] ### Creating LA Mngr. totSessionCpu=0:01:14 mem=1573.1M
[09/09 15:20:45     73s] ### Creating LA Mngr, finished. totSessionCpu=0:01:14 mem=1573.1M
[09/09 15:20:45     73s] *** Start deleteBufferTree ***
[09/09 15:20:45     73s] Info: Detect buffers to remove automatically.
[09/09 15:20:45     73s] Analyzing netlist ...
[09/09 15:20:45     73s] Updating netlist
[09/09 15:20:45     74s] AAE DB initialization (MEM=1588.65 CPU=0:00:00.0 REAL=0:00:00.0) 
[09/09 15:20:45     74s] Start AAE Lib Loading. (MEM=1588.65)
[09/09 15:20:45     74s] End AAE Lib Loading. (MEM=1598.19 CPU=0:00:00.0 Real=0:00:00.0)
[09/09 15:20:45     74s] 
[09/09 15:20:45     74s] *summary: 129 instances (buffers/inverters) removed
[09/09 15:20:45     74s] *** Finish deleteBufferTree (0:00:00.4) ***
[09/09 15:20:45     74s] 
[09/09 15:20:45     74s] TimeStamp Deleting Cell Server Begin ...
[09/09 15:20:45     74s] 
[09/09 15:20:45     74s] TimeStamp Deleting Cell Server End ...
[09/09 15:20:45     74s] **INFO: Enable pre-place timing setting for timing analysis
[09/09 15:20:45     74s] Set Using Default Delay Limit as 101.
[09/09 15:20:45     74s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[09/09 15:20:45     74s] Set Default Net Delay as 0 ps.
[09/09 15:20:45     74s] Set Default Net Load as 0 pF. 
[09/09 15:20:45     74s] **INFO: Analyzing IO path groups for slack adjustment
[09/09 15:20:45     74s] Effort level <high> specified for reg2reg_tmp.23166 path_group
[09/09 15:20:45     74s] #################################################################################
[09/09 15:20:45     74s] # Design Stage: PreRoute
[09/09 15:20:45     74s] # Design Name: Cordic
[09/09 15:20:45     74s] # Design Mode: 90nm
[09/09 15:20:45     74s] # Analysis Mode: MMMC Non-OCV 
[09/09 15:20:45     74s] # Parasitics Mode: No SPEF/RCDB 
[09/09 15:20:45     74s] # Signoff Settings: SI Off 
[09/09 15:20:45     74s] #################################################################################
[09/09 15:20:45     74s] Calculate delays in BcWc mode...
[09/09 15:20:45     74s] Topological Sorting (REAL = 0:00:00.0, MEM = 1598.2M, InitMEM = 1598.2M)
[09/09 15:20:45     74s] Start delay calculation (fullDC) (1 T). (MEM=1598.19)
[09/09 15:20:45     74s] End AAE Lib Interpolated Model. (MEM=1609.71 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 15:20:45     74s] First Iteration Infinite Tw... 
[09/09 15:20:46     74s] Total number of fetched objects 8506
[09/09 15:20:46     74s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 15:20:46     74s] End delay calculation. (MEM=1628.78 CPU=0:00:00.5 REAL=0:00:00.0)
[09/09 15:20:46     74s] End delay calculation (fullDC). (MEM=1601.7 CPU=0:00:00.5 REAL=0:00:01.0)
[09/09 15:20:46     74s] *** CDM Built up (cpu=0:00:00.6  real=0:00:01.0  mem= 1601.7M) ***
[09/09 15:20:46     74s] **INFO: Disable pre-place timing setting for timing analysis
[09/09 15:20:46     74s] Set Using Default Delay Limit as 1000.
[09/09 15:20:46     74s] Set Default Net Delay as 1000 ps.
[09/09 15:20:46     74s] Set Default Net Load as 0.5 pF. 
[09/09 15:20:46     74s] **INFO: Pre-place timing setting for timing analysis already disabled
[09/09 15:20:46     74s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1592.2M
[09/09 15:20:46     74s] Deleted 0 physical inst  (cell - / prefix -).
[09/09 15:20:46     74s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1592.2M
[09/09 15:20:46     74s] INFO: #ExclusiveGroups=0
[09/09 15:20:46     74s] INFO: There are no Exclusive Groups.
[09/09 15:20:46     74s] *** Starting "NanoPlace(TM) placement v#9 (mem=1592.2M)" ...
[09/09 15:20:46     75s] Wait...
[09/09 15:20:47     75s] *** Build Buffered Sizing Timing Model
[09/09 15:20:47     75s] (cpu=0:00:00.7 mem=1600.2M) ***
[09/09 15:20:47     75s] *** Build Virtual Sizing Timing Model
[09/09 15:20:47     75s] (cpu=0:00:00.8 mem=1600.2M) ***
[09/09 15:20:47     75s] No user-set net weight.
[09/09 15:20:47     75s] Net fanout histogram:
[09/09 15:20:47     75s] 2		: 4401 (51.9%) nets
[09/09 15:20:47     75s] 3		: 1989 (23.5%) nets
[09/09 15:20:47     75s] 4     -	14	: 2018 (23.8%) nets
[09/09 15:20:47     75s] 15    -	39	: 37 (0.4%) nets
[09/09 15:20:47     75s] 40    -	79	: 25 (0.3%) nets
[09/09 15:20:47     75s] 80    -	159	: 6 (0.1%) nets
[09/09 15:20:47     75s] 160   -	319	: 0 (0.0%) nets
[09/09 15:20:47     75s] 320   -	639	: 0 (0.0%) nets
[09/09 15:20:47     75s] 640   -	1279	: 2 (0.0%) nets
[09/09 15:20:47     75s] 1280  -	2559	: 0 (0.0%) nets
[09/09 15:20:47     75s] 2560  -	5119	: 0 (0.0%) nets
[09/09 15:20:47     75s] 5120+		: 0 (0.0%) nets
[09/09 15:20:47     75s] no activity file in design. spp won't run.
[09/09 15:20:47     75s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[09/09 15:20:47     75s] **WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
[09/09 15:20:47     75s] Define the scan chains before using this option.
[09/09 15:20:47     75s] Type 'man IMPSP-9042' for more detail.
[09/09 15:20:47     75s] z: 2, totalTracks: 1
[09/09 15:20:47     75s] z: 4, totalTracks: 1
[09/09 15:20:47     75s] z: 6, totalTracks: 1
[09/09 15:20:47     75s] z: 8, totalTracks: 1
[09/09 15:20:47     75s] # Building Cordic llgBox search-tree.
[09/09 15:20:47     75s] #std cell=7628 (0 fixed + 7628 movable) #buf cell=0 #inv cell=1072 #block=0 (0 floating + 0 preplaced)
[09/09 15:20:47     75s] #ioInst=0 #net=8478 #term=29320 #term/net=3.46, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=70
[09/09 15:20:47     75s] stdCell: 7628 single + 0 double + 0 multi
[09/09 15:20:47     75s] Total standard cell length = 17.8361 (mm), area = 0.0305 (mm^2)
[09/09 15:20:47     75s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1600.2M
[09/09 15:20:47     75s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1600.2M
[09/09 15:20:47     75s] Core basic site is CoreSite
[09/09 15:20:47     75s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[09/09 15:20:47     75s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1600.2M
[09/09 15:20:47     75s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.002, MEM:1632.2M
[09/09 15:20:47     75s] Use non-trimmed site array because memory saving is not enough.
[09/09 15:20:47     75s] SiteArray: non-trimmed site array dimensions = 113 x 994
[09/09 15:20:47     75s] SiteArray: use 462,848 bytes
[09/09 15:20:47     75s] SiteArray: current memory after site array memory allocation 1632.6M
[09/09 15:20:47     75s] SiteArray: FP blocked sites are writable
[09/09 15:20:47     75s] Estimated cell power/ground rail width = 0.160 um
[09/09 15:20:47     75s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/09 15:20:47     75s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1632.6M
[09/09 15:20:47     75s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1632.6M
[09/09 15:20:47     75s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.015, MEM:1632.6M
[09/09 15:20:47     75s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.022, MEM:1632.6M
[09/09 15:20:47     75s] OPERPROF: Starting pre-place ADS at level 1, MEM:1632.6M
[09/09 15:20:47     75s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1632.6M
[09/09 15:20:47     75s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1632.6M
[09/09 15:20:47     75s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1632.6M
[09/09 15:20:47     75s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1632.6M
[09/09 15:20:47     75s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1632.6M
[09/09 15:20:47     75s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:1632.6M
[09/09 15:20:47     75s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1632.6M
[09/09 15:20:47     75s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1632.6M
[09/09 15:20:47     75s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.000, MEM:1632.6M
[09/09 15:20:47     75s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.000, MEM:1632.6M
[09/09 15:20:47     75s] ADSU 0.794 -> 0.798. GS 13.680
[09/09 15:20:47     75s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.010, REAL:0.005, MEM:1632.6M
[09/09 15:20:47     75s] Average module density = 0.798.
[09/09 15:20:47     75s] Density for the design = 0.798.
[09/09 15:20:47     75s]        = stdcell_area 89181 sites (30500 um^2) / alloc_area 111772 sites (38226 um^2).
[09/09 15:20:47     75s] Pin Density = 0.2610.
[09/09 15:20:47     75s]             = total # of pins 29320 / total area 112322.
[09/09 15:20:47     75s] OPERPROF: Starting spMPad at level 1, MEM:1597.6M
[09/09 15:20:47     75s] OPERPROF:   Starting spContextMPad at level 2, MEM:1597.6M
[09/09 15:20:47     75s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1597.6M
[09/09 15:20:47     75s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:1597.6M
[09/09 15:20:47     75s] Initial padding reaches pin density 0.500 for top
[09/09 15:20:47     75s] InitPadU 0.798 -> 0.874 for top
[09/09 15:20:47     75s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1597.6M
[09/09 15:20:47     75s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.001, MEM:1597.6M
[09/09 15:20:47     75s] === lastAutoLevel = 8 
[09/09 15:20:47     75s] OPERPROF: Starting spInitNetWt at level 1, MEM:1597.6M
[09/09 15:20:47     75s] no activity file in design. spp won't run.
[09/09 15:20:47     75s] [spp] 0
[09/09 15:20:47     75s] [adp] 0:1:1:3
[09/09 15:20:47     76s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.410, REAL:0.414, MEM:1628.2M
[09/09 15:20:47     76s] Clock gating cells determined by native netlist tracing.
[09/09 15:20:47     76s] no activity file in design. spp won't run.
[09/09 15:20:47     76s] no activity file in design. spp won't run.
[09/09 15:20:47     76s] Effort level <high> specified for reg2reg path_group
[09/09 15:20:48     76s] OPERPROF: Starting npMain at level 1, MEM:1631.2M
[09/09 15:20:49     76s] OPERPROF:   Starting npPlace at level 2, MEM:1639.2M
[09/09 15:20:49     76s] Iteration  1: Total net bbox = 3.432e-09 (1.02e-09 2.41e-09)
[09/09 15:20:49     76s]               Est.  stn bbox = 3.642e-09 (1.09e-09 2.56e-09)
[09/09 15:20:49     76s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1651.2M
[09/09 15:20:49     76s] Iteration  2: Total net bbox = 3.432e-09 (1.02e-09 2.41e-09)
[09/09 15:20:49     76s]               Est.  stn bbox = 3.642e-09 (1.09e-09 2.56e-09)
[09/09 15:20:49     76s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1651.2M
[09/09 15:20:49     76s] exp_mt_sequential is set from setPlaceMode option to 1
[09/09 15:20:49     76s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[09/09 15:20:49     76s] place_exp_mt_interval set to default 32
[09/09 15:20:49     76s] place_exp_mt_interval_bias (first half) set to default 0.750000
[09/09 15:20:49     76s] Iteration  3: Total net bbox = 2.692e+02 (1.33e+02 1.36e+02)
[09/09 15:20:49     76s]               Est.  stn bbox = 3.230e+02 (1.58e+02 1.65e+02)
[09/09 15:20:49     76s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1665.8M
[09/09 15:20:49     76s] Total number of setup views is 1.
[09/09 15:20:49     76s] Total number of active setup views is 1.
[09/09 15:20:49     76s] Active setup views:
[09/09 15:20:49     76s]     BEST
[09/09 15:20:50     77s] Iteration  4: Total net bbox = 5.535e+04 (2.12e+04 3.41e+04)
[09/09 15:20:50     77s]               Est.  stn bbox = 6.544e+04 (2.58e+04 3.97e+04)
[09/09 15:20:50     77s]               cpu = 0:00:01.0 real = 0:00:01.0 mem = 1665.8M
[09/09 15:20:51     78s] Iteration  5: Total net bbox = 7.223e+04 (3.02e+04 4.21e+04)
[09/09 15:20:51     78s]               Est.  stn bbox = 8.699e+04 (3.78e+04 4.92e+04)
[09/09 15:20:51     78s]               cpu = 0:00:00.9 real = 0:00:01.0 mem = 1666.8M
[09/09 15:20:51     78s] OPERPROF:   Finished npPlace at level 2, CPU:1.950, REAL:1.944, MEM:1666.8M
[09/09 15:20:51     78s] OPERPROF: Finished npMain at level 1, CPU:1.980, REAL:2.964, MEM:1666.8M
[09/09 15:20:51     78s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1666.8M
[09/09 15:20:51     78s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/09 15:20:51     78s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.001, MEM:1666.8M
[09/09 15:20:51     78s] OPERPROF: Starting npMain at level 1, MEM:1666.8M
[09/09 15:20:51     78s] OPERPROF:   Starting npPlace at level 2, MEM:1666.8M
[09/09 15:20:51     79s] Iteration  6: Total net bbox = 7.397e+04 (3.24e+04 4.16e+04)
[09/09 15:20:51     79s]               Est.  stn bbox = 8.979e+04 (4.10e+04 4.88e+04)
[09/09 15:20:51     79s]               cpu = 0:00:00.8 real = 0:00:00.0 mem = 1666.8M
[09/09 15:20:51     79s] OPERPROF:   Finished npPlace at level 2, CPU:0.840, REAL:0.837, MEM:1666.8M
[09/09 15:20:51     79s] OPERPROF: Finished npMain at level 1, CPU:0.870, REAL:0.867, MEM:1666.8M
[09/09 15:20:51     79s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1666.8M
[09/09 15:20:51     79s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/09 15:20:51     79s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1666.8M
[09/09 15:20:51     79s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1666.8M
[09/09 15:20:51     79s] Starting Early Global Route rough congestion estimation: mem = 1666.8M
[09/09 15:20:51     79s] (I)       Started Import and model ( Curr Mem: 1666.76 MB )
[09/09 15:20:51     79s] (I)       Started Create place DB ( Curr Mem: 1666.76 MB )
[09/09 15:20:51     79s] (I)       Started Import place data ( Curr Mem: 1666.76 MB )
[09/09 15:20:51     79s] (I)       Started Read instances and placement ( Curr Mem: 1666.76 MB )
[09/09 15:20:51     79s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1666.76 MB )
[09/09 15:20:51     79s] (I)       Started Read nets ( Curr Mem: 1666.76 MB )
[09/09 15:20:51     79s] (I)       Finished Read nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1666.76 MB )
[09/09 15:20:51     79s] (I)       Finished Import place data ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1666.76 MB )
[09/09 15:20:51     79s] (I)       Finished Create place DB ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1666.76 MB )
[09/09 15:20:51     79s] (I)       Started Create route DB ( Curr Mem: 1666.76 MB )
[09/09 15:20:51     79s] (I)       == Non-default Options ==
[09/09 15:20:51     79s] (I)       Print mode                                         : 2
[09/09 15:20:51     79s] (I)       Stop if highly congested                           : false
[09/09 15:20:51     79s] (I)       Maximum routing layer                              : 11
[09/09 15:20:51     79s] (I)       Assign partition pins                              : false
[09/09 15:20:51     79s] (I)       Support large GCell                                : true
[09/09 15:20:51     79s] (I)       Number of threads                                  : 1
[09/09 15:20:51     79s] (I)       Number of rows per GCell                           : 8
[09/09 15:20:51     79s] (I)       Max num rows per GCell                             : 32
[09/09 15:20:51     79s] (I)       Method to set GCell size                           : row
[09/09 15:20:51     79s] (I)       Counted 611 PG shapes. We will not process PG shapes layer by layer.
[09/09 15:20:51     79s] (I)       Started Import route data (1T) ( Curr Mem: 1666.76 MB )
[09/09 15:20:51     79s] (I)       Use row-based GCell size
[09/09 15:20:51     79s] (I)       Use row-based GCell align
[09/09 15:20:51     79s] (I)       GCell unit size   : 3420
[09/09 15:20:51     79s] (I)       GCell multiplier  : 8
[09/09 15:20:51     79s] (I)       GCell row height  : 3420
[09/09 15:20:51     79s] (I)       Actual row height : 3420
[09/09 15:20:51     79s] (I)       GCell align ref   : 10000 10260
[09/09 15:20:51     79s] [NR-eGR] Track table information for default rule: 
[09/09 15:20:51     79s] [NR-eGR] M1 has no routable track
[09/09 15:20:51     79s] [NR-eGR] M2 has single uniform track structure
[09/09 15:20:51     79s] [NR-eGR] M3 has single uniform track structure
[09/09 15:20:51     79s] [NR-eGR] M4 has single uniform track structure
[09/09 15:20:51     79s] [NR-eGR] M5 has single uniform track structure
[09/09 15:20:51     79s] [NR-eGR] M6 has single uniform track structure
[09/09 15:20:51     79s] [NR-eGR] M7 has single uniform track structure
[09/09 15:20:51     79s] [NR-eGR] M8 has single uniform track structure
[09/09 15:20:51     79s] [NR-eGR] M9 has single uniform track structure
[09/09 15:20:51     79s] [NR-eGR] M10 has single uniform track structure
[09/09 15:20:51     79s] [NR-eGR] M11 has single uniform track structure
[09/09 15:20:51     79s] (I)       ========================== Default via ===========================
[09/09 15:20:51     79s] (I)       +----+------------------+----------------------------------------+
[09/09 15:20:51     79s] (I)       |  Z | Code  Single-Cut | Code  Multi-Cut                        |
[09/09 15:20:51     79s] (I)       +----+------------------+----------------------------------------+
[09/09 15:20:51     79s] (I)       |  1 |    3  M2_M1_VH   |   16  M2_M1_1x2_VV_N                   |
[09/09 15:20:51     79s] (I)       |  2 |   23  M3_M2_HV   |   30  M3_M2_1x2_VH_S                   |
[09/09 15:20:51     79s] (I)       |  3 |   33  M4_M3_VH   |   37  M4_M3_2x1_HV_E                   |
[09/09 15:20:51     79s] (I)       |  4 |   43  M5_M4_HV   |   50  M5_M4_1x2_VH_S                   |
[09/09 15:20:51     79s] (I)       |  5 |   53  M6_M5_VH   |   60  M6_M5_1x2_HV_S                   |
[09/09 15:20:51     79s] (I)       |  6 |   63  M7_M6_HV   |   70  M7_M6_1x2_VH_S                   |
[09/09 15:20:51     79s] (I)       |  7 |   73  M8_M7_VH   |   80  M8_M7_1x2_HV_S                   |
[09/09 15:20:51     79s] (I)       |  8 |   83  M9_M8_HV   |   90  M9_M8_1x2_VH_S                   |
[09/09 15:20:51     79s] (I)       |  9 |   93  M10_M9_VH  |  112  VLMDefaultSetup_M10_M9_2x1_HV_W  |
[09/09 15:20:51     79s] (I)       | 10 |  101  M11_M10_HV |  116  VLMDefaultSetup_M11_M10_2x1_VH_W |
[09/09 15:20:51     79s] (I)       +----+------------------+----------------------------------------+
[09/09 15:20:51     79s] (I)       Started Read blockages ( Layer 2-11 ) ( Curr Mem: 1666.76 MB )
[09/09 15:20:51     79s] (I)       Started Read routing blockages ( Curr Mem: 1666.76 MB )
[09/09 15:20:51     79s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1666.76 MB )
[09/09 15:20:51     79s] (I)       Started Read instance blockages ( Curr Mem: 1666.76 MB )
[09/09 15:20:51     79s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1666.76 MB )
[09/09 15:20:51     79s] (I)       Started Read PG blockages ( Curr Mem: 1666.76 MB )
[09/09 15:20:51     79s] [NR-eGR] Read 810 PG shapes
[09/09 15:20:51     79s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1666.76 MB )
[09/09 15:20:51     79s] (I)       Started Read boundary cut boxes ( Curr Mem: 1666.76 MB )
[09/09 15:20:51     79s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1666.76 MB )
[09/09 15:20:51     79s] [NR-eGR] #Routing Blockages  : 0
[09/09 15:20:51     79s] [NR-eGR] #Instance Blockages : 0
[09/09 15:20:51     79s] [NR-eGR] #PG Blockages       : 810
[09/09 15:20:51     79s] [NR-eGR] #Halo Blockages     : 0
[09/09 15:20:51     79s] [NR-eGR] #Boundary Blockages : 0
[09/09 15:20:51     79s] (I)       Finished Read blockages ( Layer 2-11 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1666.76 MB )
[09/09 15:20:51     79s] (I)       Started Read blackboxes ( Curr Mem: 1666.76 MB )
[09/09 15:20:51     79s] (I)       Design has 0 blackboxes considered as all layer blockages.
[09/09 15:20:51     79s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1666.76 MB )
[09/09 15:20:51     79s] (I)       Started Read prerouted ( Curr Mem: 1666.76 MB )
[09/09 15:20:51     79s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[09/09 15:20:51     79s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1666.76 MB )
[09/09 15:20:51     79s] (I)       Started Read unlegalized nets ( Curr Mem: 1666.76 MB )
[09/09 15:20:51     79s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1666.76 MB )
[09/09 15:20:51     79s] (I)       Started Read nets ( Curr Mem: 1666.76 MB )
[09/09 15:20:51     79s] [NR-eGR] Read numTotalNets=8450  numIgnoredNets=0
[09/09 15:20:51     79s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1666.76 MB )
[09/09 15:20:51     79s] (I)       Started Set up via pillars ( Curr Mem: 1666.76 MB )
[09/09 15:20:51     79s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1666.76 MB )
[09/09 15:20:51     79s] (I)       early_global_route_priority property id does not exist.
[09/09 15:20:51     79s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1666.76 MB )
[09/09 15:20:51     79s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1666.76 MB )
[09/09 15:20:51     79s] (I)       Model blockages into capacity
[09/09 15:20:51     79s] (I)       Read Num Blocks=810  Num Prerouted Wires=0  Num CS=0
[09/09 15:20:51     79s] (I)       Started Initialize 3D capacity ( Curr Mem: 1666.76 MB )
[09/09 15:20:51     79s] (I)       Layer 1 (V) : #blockages 116 : #preroutes 0
[09/09 15:20:51     79s] (I)       Layer 2 (H) : #blockages 116 : #preroutes 0
[09/09 15:20:51     79s] (I)       Layer 3 (V) : #blockages 112 : #preroutes 0
[09/09 15:20:51     79s] (I)       Layer 4 (H) : #blockages 112 : #preroutes 0
[09/09 15:20:51     79s] (I)       Layer 5 (V) : #blockages 112 : #preroutes 0
[09/09 15:20:51     79s] (I)       Layer 6 (H) : #blockages 149 : #preroutes 0
[09/09 15:20:51     79s] (I)       Layer 7 (V) : #blockages 93 : #preroutes 0
[09/09 15:20:51     79s] (I)       Layer 8 (H) : #blockages 0 : #preroutes 0
[09/09 15:20:51     79s] (I)       Layer 9 (V) : #blockages 0 : #preroutes 0
[09/09 15:20:51     79s] (I)       Layer 10 (H) : #blockages 0 : #preroutes 0
[09/09 15:20:51     79s] (I)       Finished Initialize 3D capacity ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1666.76 MB )
[09/09 15:20:51     79s] (I)       -- layer congestion ratio --
[09/09 15:20:51     79s] (I)       Layer 1 : 0.100000
[09/09 15:20:51     79s] (I)       Layer 2 : 0.700000
[09/09 15:20:51     79s] (I)       Layer 3 : 0.700000
[09/09 15:20:51     79s] (I)       Layer 4 : 0.700000
[09/09 15:20:51     79s] (I)       Layer 5 : 0.700000
[09/09 15:20:51     79s] (I)       Layer 6 : 0.700000
[09/09 15:20:51     79s] (I)       Layer 7 : 0.700000
[09/09 15:20:51     79s] (I)       Layer 8 : 0.700000
[09/09 15:20:51     79s] (I)       Layer 9 : 0.700000
[09/09 15:20:51     79s] (I)       Layer 10 : 0.700000
[09/09 15:20:51     79s] (I)       Layer 11 : 0.700000
[09/09 15:20:51     79s] (I)       ----------------------------
[09/09 15:20:51     79s] (I)       Number of ignored nets                =      0
[09/09 15:20:51     79s] (I)       Number of connected nets              =      0
[09/09 15:20:51     79s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[09/09 15:20:51     79s] (I)       Number of clock nets                  =      1.  Ignored: No
[09/09 15:20:51     79s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[09/09 15:20:51     79s] (I)       Number of special nets                =      0.  Ignored: Yes
[09/09 15:20:51     79s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[09/09 15:20:51     79s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[09/09 15:20:51     79s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[09/09 15:20:51     79s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[09/09 15:20:51     79s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[09/09 15:20:51     79s] (I)       Finished Import route data (1T) ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1666.76 MB )
[09/09 15:20:51     79s] (I)       Finished Create route DB ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1666.76 MB )
[09/09 15:20:51     79s] (I)       Started Read aux data ( Curr Mem: 1666.76 MB )
[09/09 15:20:51     79s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1666.76 MB )
[09/09 15:20:51     79s] (I)       Started Others data preparation ( Curr Mem: 1666.76 MB )
[09/09 15:20:51     79s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[09/09 15:20:51     79s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1666.76 MB )
[09/09 15:20:51     79s] (I)       Started Create route kernel ( Curr Mem: 1666.76 MB )
[09/09 15:20:51     79s] (I)       Ndr track 0 does not exist
[09/09 15:20:51     79s] (I)       ---------------------Grid Graph Info--------------------
[09/09 15:20:51     79s] (I)       Routing area        : (0, 0) - (417600, 406980)
[09/09 15:20:51     79s] (I)       Core area           : (10000, 10260) - (407600, 396720)
[09/09 15:20:51     79s] (I)       Site width          :   400  (dbu)
[09/09 15:20:51     79s] (I)       Row height          :  3420  (dbu)
[09/09 15:20:51     79s] (I)       GCell row height    :  3420  (dbu)
[09/09 15:20:51     79s] (I)       GCell width         : 27360  (dbu)
[09/09 15:20:51     79s] (I)       GCell height        : 27360  (dbu)
[09/09 15:20:51     79s] (I)       Grid                :    16    15    11
[09/09 15:20:51     79s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[09/09 15:20:51     79s] (I)       Vertical capacity   :     0 27360     0 27360     0 27360     0 27360     0 27360     0
[09/09 15:20:51     79s] (I)       Horizontal capacity :     0     0 27360     0 27360     0 27360     0 27360     0 27360
[09/09 15:20:51     79s] (I)       Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[09/09 15:20:51     79s] (I)       Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[09/09 15:20:51     79s] (I)       Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[09/09 15:20:51     79s] (I)       Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[09/09 15:20:51     79s] (I)       First track coord   :     0   200   190   200   190   200   190   200   190  1200  1140
[09/09 15:20:51     79s] (I)       Num tracks per GCell: 114.00 68.40 72.00 68.40 72.00 68.40 72.00 68.40 72.00 27.36 28.80
[09/09 15:20:51     79s] (I)       Total num of tracks :     0  1044  1071  1044  1071  1044  1071  1044  1071   417   427
[09/09 15:20:51     79s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[09/09 15:20:51     79s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[09/09 15:20:51     79s] (I)       --------------------------------------------------------
[09/09 15:20:51     79s] 
[09/09 15:20:51     79s] [NR-eGR] ============ Routing rule table ============
[09/09 15:20:51     79s] [NR-eGR] Rule id: 0  Nets: 8450 
[09/09 15:20:51     79s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[09/09 15:20:51     79s] (I)       Pitch:  L1=240  L2=400  L3=380  L4=400  L5=380  L6=400  L7=380  L8=400  L9=380  L10=1000  L11=950
[09/09 15:20:51     79s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[09/09 15:20:51     79s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[09/09 15:20:51     79s] [NR-eGR] ========================================
[09/09 15:20:51     79s] [NR-eGR] 
[09/09 15:20:51     79s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[09/09 15:20:51     79s] (I)       blocked tracks on layer2 : = 165 / 15660 (1.05%)
[09/09 15:20:51     79s] (I)       blocked tracks on layer3 : = 116 / 17136 (0.68%)
[09/09 15:20:51     79s] (I)       blocked tracks on layer4 : = 165 / 15660 (1.05%)
[09/09 15:20:51     79s] (I)       blocked tracks on layer5 : = 116 / 17136 (0.68%)
[09/09 15:20:51     79s] (I)       blocked tracks on layer6 : = 165 / 15660 (1.05%)
[09/09 15:20:51     79s] (I)       blocked tracks on layer7 : = 1726 / 17136 (10.07%)
[09/09 15:20:51     79s] (I)       blocked tracks on layer8 : = 1500 / 15660 (9.58%)
[09/09 15:20:51     79s] (I)       blocked tracks on layer9 : = 0 / 17136 (0.00%)
[09/09 15:20:51     79s] (I)       blocked tracks on layer10 : = 0 / 6255 (0.00%)
[09/09 15:20:51     79s] (I)       blocked tracks on layer11 : = 0 / 6832 (0.00%)
[09/09 15:20:51     79s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1666.76 MB )
[09/09 15:20:51     79s] (I)       Finished Import and model ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1666.76 MB )
[09/09 15:20:51     79s] (I)       Reset routing kernel
[09/09 15:20:51     79s] (I)       Started Initialization ( Curr Mem: 1666.76 MB )
[09/09 15:20:51     79s] (I)       numLocalWires=29825  numGlobalNetBranches=8174  numLocalNetBranches=6758
[09/09 15:20:51     79s] (I)       totalPins=29222  totalGlobalPin=9779 (33.46%)
[09/09 15:20:51     79s] (I)       Finished Initialization ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1666.76 MB )
[09/09 15:20:51     79s] (I)       Started Generate topology ( Curr Mem: 1666.76 MB )
[09/09 15:20:51     79s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1666.76 MB )
[09/09 15:20:51     79s] (I)       total 2D Cap : 141028 = (73669 H, 67359 V)
[09/09 15:20:51     79s] (I)       
[09/09 15:20:51     79s] (I)       ============  Phase 1a Route ============
[09/09 15:20:51     79s] (I)       Started Phase 1a ( Curr Mem: 1666.76 MB )
[09/09 15:20:51     79s] (I)       Started Pattern routing (1T) ( Curr Mem: 1666.76 MB )
[09/09 15:20:51     79s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1666.76 MB )
[09/09 15:20:51     79s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1666.76 MB )
[09/09 15:20:51     79s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[09/09 15:20:51     79s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1666.76 MB )
[09/09 15:20:51     79s] (I)       Usage: 6544 = (3038 H, 3506 V) = (4.12% H, 5.20% V) = (4.156e+04um H, 4.796e+04um V)
[09/09 15:20:51     79s] (I)       Started Add via demand to 2D ( Curr Mem: 1666.76 MB )
[09/09 15:20:51     79s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1666.76 MB )
[09/09 15:20:51     79s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1666.76 MB )
[09/09 15:20:51     79s] (I)       
[09/09 15:20:51     79s] (I)       ============  Phase 1b Route ============
[09/09 15:20:51     79s] (I)       Started Phase 1b ( Curr Mem: 1666.76 MB )
[09/09 15:20:51     79s] (I)       Usage: 6544 = (3038 H, 3506 V) = (4.12% H, 5.20% V) = (4.156e+04um H, 4.796e+04um V)
[09/09 15:20:51     79s] (I)       eGR overflow: 0.00% H + 0.00% V
[09/09 15:20:51     79s] 
[09/09 15:20:51     79s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1666.76 MB )
[09/09 15:20:51     79s] (I)       Started Export 2D cong map ( Curr Mem: 1666.76 MB )
[09/09 15:20:51     79s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[09/09 15:20:51     79s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1666.76 MB )
[09/09 15:20:51     79s] Finished Early Global Route rough congestion estimation: mem = 1666.8M
[09/09 15:20:51     79s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.030, REAL:0.026, MEM:1666.8M
[09/09 15:20:51     79s] earlyGlobalRoute rough estimation gcell size 8 row height
[09/09 15:20:51     79s] OPERPROF: Starting CDPad at level 1, MEM:1666.8M
[09/09 15:20:51     79s] CDPadU 0.874 -> 0.874. R=0.798, N=7628, GS=13.680
[09/09 15:20:51     79s] OPERPROF: Finished CDPad at level 1, CPU:0.010, REAL:0.011, MEM:1666.8M
[09/09 15:20:51     79s] OPERPROF: Starting npMain at level 1, MEM:1666.8M
[09/09 15:20:51     79s] OPERPROF:   Starting npPlace at level 2, MEM:1666.8M
[09/09 15:20:51     79s] OPERPROF:   Finished npPlace at level 2, CPU:0.010, REAL:0.011, MEM:1666.8M
[09/09 15:20:51     79s] OPERPROF: Finished npMain at level 1, CPU:0.040, REAL:0.040, MEM:1666.8M
[09/09 15:20:51     79s] Global placement CDP skipped at cutLevel 7.
[09/09 15:20:51     79s] Iteration  7: Total net bbox = 8.004e+04 (3.76e+04 4.24e+04)
[09/09 15:20:51     79s]               Est.  stn bbox = 9.632e+04 (4.65e+04 4.98e+04)
[09/09 15:20:51     79s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1666.8M
[09/09 15:20:52     79s] 
[09/09 15:20:52     79s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[09/09 15:20:52     79s] TLC MultiMap info (StdDelay):
[09/09 15:20:52     79s]   : WORST + WORST + 1 + WORST := 22.4ps
[09/09 15:20:52     79s]   : BEST + BEST + 1 + no RcCorner := 3.8ps
[09/09 15:20:52     79s]   : WORST + WORST + 1 + no RcCorner := 11.6ps
[09/09 15:20:52     79s]   : BEST + BEST + 1 + BEST := 8.3ps
[09/09 15:20:52     79s]  Setting StdDelay to: 8.3ps
[09/09 15:20:52     79s] 
[09/09 15:20:52     79s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[09/09 15:20:52     80s] nrCritNet: 4.97% ( 421 / 8478 ) cutoffSlk: -191.6ps stdDelay: 8.3ps
[09/09 15:20:53     80s] nrCritNet: 1.67% ( 142 / 8478 ) cutoffSlk: -190.8ps stdDelay: 8.3ps
[09/09 15:20:53     80s] Iteration  8: Total net bbox = 8.121e+04 (3.82e+04 4.30e+04)
[09/09 15:20:53     80s]               Est.  stn bbox = 9.756e+04 (4.71e+04 5.05e+04)
[09/09 15:20:53     80s]               cpu = 0:00:01.2 real = 0:00:02.0 mem = 1666.8M
[09/09 15:20:53     80s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1666.8M
[09/09 15:20:53     80s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/09 15:20:53     80s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1666.8M
[09/09 15:20:53     80s] OPERPROF: Starting npMain at level 1, MEM:1666.8M
[09/09 15:20:53     80s] OPERPROF:   Starting npPlace at level 2, MEM:1666.8M
[09/09 15:20:53     81s] OPERPROF:   Finished npPlace at level 2, CPU:0.800, REAL:0.801, MEM:1666.8M
[09/09 15:20:54     81s] OPERPROF: Finished npMain at level 1, CPU:0.840, REAL:0.832, MEM:1666.8M
[09/09 15:20:54     81s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1666.8M
[09/09 15:20:54     81s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/09 15:20:54     81s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1666.8M
[09/09 15:20:54     81s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1666.8M
[09/09 15:20:54     81s] Starting Early Global Route rough congestion estimation: mem = 1666.8M
[09/09 15:20:54     81s] (I)       Started Import and model ( Curr Mem: 1666.76 MB )
[09/09 15:20:54     81s] (I)       Started Create place DB ( Curr Mem: 1666.76 MB )
[09/09 15:20:54     81s] (I)       Started Import place data ( Curr Mem: 1666.76 MB )
[09/09 15:20:54     81s] (I)       Started Read instances and placement ( Curr Mem: 1666.76 MB )
[09/09 15:20:54     81s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1666.76 MB )
[09/09 15:20:54     81s] (I)       Started Read nets ( Curr Mem: 1666.76 MB )
[09/09 15:20:54     81s] (I)       Finished Read nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1666.76 MB )
[09/09 15:20:54     81s] (I)       Finished Import place data ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1666.76 MB )
[09/09 15:20:54     81s] (I)       Finished Create place DB ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1666.76 MB )
[09/09 15:20:54     81s] (I)       Started Create route DB ( Curr Mem: 1666.76 MB )
[09/09 15:20:54     81s] (I)       == Non-default Options ==
[09/09 15:20:54     81s] (I)       Print mode                                         : 2
[09/09 15:20:54     81s] (I)       Stop if highly congested                           : false
[09/09 15:20:54     81s] (I)       Maximum routing layer                              : 11
[09/09 15:20:54     81s] (I)       Assign partition pins                              : false
[09/09 15:20:54     81s] (I)       Support large GCell                                : true
[09/09 15:20:54     81s] (I)       Number of threads                                  : 1
[09/09 15:20:54     81s] (I)       Number of rows per GCell                           : 4
[09/09 15:20:54     81s] (I)       Max num rows per GCell                             : 32
[09/09 15:20:54     81s] (I)       Method to set GCell size                           : row
[09/09 15:20:54     81s] (I)       Counted 611 PG shapes. We will not process PG shapes layer by layer.
[09/09 15:20:54     81s] (I)       Started Import route data (1T) ( Curr Mem: 1666.76 MB )
[09/09 15:20:54     81s] (I)       Use row-based GCell size
[09/09 15:20:54     81s] (I)       Use row-based GCell align
[09/09 15:20:54     81s] (I)       GCell unit size   : 3420
[09/09 15:20:54     81s] (I)       GCell multiplier  : 4
[09/09 15:20:54     81s] (I)       GCell row height  : 3420
[09/09 15:20:54     81s] (I)       Actual row height : 3420
[09/09 15:20:54     81s] (I)       GCell align ref   : 10000 10260
[09/09 15:20:54     81s] [NR-eGR] Track table information for default rule: 
[09/09 15:20:54     81s] [NR-eGR] M1 has no routable track
[09/09 15:20:54     81s] [NR-eGR] M2 has single uniform track structure
[09/09 15:20:54     81s] [NR-eGR] M3 has single uniform track structure
[09/09 15:20:54     81s] [NR-eGR] M4 has single uniform track structure
[09/09 15:20:54     81s] [NR-eGR] M5 has single uniform track structure
[09/09 15:20:54     81s] [NR-eGR] M6 has single uniform track structure
[09/09 15:20:54     81s] [NR-eGR] M7 has single uniform track structure
[09/09 15:20:54     81s] [NR-eGR] M8 has single uniform track structure
[09/09 15:20:54     81s] [NR-eGR] M9 has single uniform track structure
[09/09 15:20:54     81s] [NR-eGR] M10 has single uniform track structure
[09/09 15:20:54     81s] [NR-eGR] M11 has single uniform track structure
[09/09 15:20:54     81s] (I)       ========================== Default via ===========================
[09/09 15:20:54     81s] (I)       +----+------------------+----------------------------------------+
[09/09 15:20:54     81s] (I)       |  Z | Code  Single-Cut | Code  Multi-Cut                        |
[09/09 15:20:54     81s] (I)       +----+------------------+----------------------------------------+
[09/09 15:20:54     81s] (I)       |  1 |    3  M2_M1_VH   |   16  M2_M1_1x2_VV_N                   |
[09/09 15:20:54     81s] (I)       |  2 |   23  M3_M2_HV   |   30  M3_M2_1x2_VH_S                   |
[09/09 15:20:54     81s] (I)       |  3 |   33  M4_M3_VH   |   37  M4_M3_2x1_HV_E                   |
[09/09 15:20:54     81s] (I)       |  4 |   43  M5_M4_HV   |   50  M5_M4_1x2_VH_S                   |
[09/09 15:20:54     81s] (I)       |  5 |   53  M6_M5_VH   |   60  M6_M5_1x2_HV_S                   |
[09/09 15:20:54     81s] (I)       |  6 |   63  M7_M6_HV   |   70  M7_M6_1x2_VH_S                   |
[09/09 15:20:54     81s] (I)       |  7 |   73  M8_M7_VH   |   80  M8_M7_1x2_HV_S                   |
[09/09 15:20:54     81s] (I)       |  8 |   83  M9_M8_HV   |   90  M9_M8_1x2_VH_S                   |
[09/09 15:20:54     81s] (I)       |  9 |   93  M10_M9_VH  |  112  VLMDefaultSetup_M10_M9_2x1_HV_W  |
[09/09 15:20:54     81s] (I)       | 10 |  101  M11_M10_HV |  116  VLMDefaultSetup_M11_M10_2x1_VH_W |
[09/09 15:20:54     81s] (I)       +----+------------------+----------------------------------------+
[09/09 15:20:54     81s] (I)       Started Read blockages ( Layer 2-11 ) ( Curr Mem: 1666.76 MB )
[09/09 15:20:54     81s] (I)       Started Read routing blockages ( Curr Mem: 1666.76 MB )
[09/09 15:20:54     81s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1666.76 MB )
[09/09 15:20:54     81s] (I)       Started Read instance blockages ( Curr Mem: 1666.76 MB )
[09/09 15:20:54     81s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1666.76 MB )
[09/09 15:20:54     81s] (I)       Started Read PG blockages ( Curr Mem: 1666.76 MB )
[09/09 15:20:54     81s] [NR-eGR] Read 810 PG shapes
[09/09 15:20:54     81s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1666.76 MB )
[09/09 15:20:54     81s] (I)       Started Read boundary cut boxes ( Curr Mem: 1666.76 MB )
[09/09 15:20:54     81s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1666.76 MB )
[09/09 15:20:54     81s] [NR-eGR] #Routing Blockages  : 0
[09/09 15:20:54     81s] [NR-eGR] #Instance Blockages : 0
[09/09 15:20:54     81s] [NR-eGR] #PG Blockages       : 810
[09/09 15:20:54     81s] [NR-eGR] #Halo Blockages     : 0
[09/09 15:20:54     81s] [NR-eGR] #Boundary Blockages : 0
[09/09 15:20:54     81s] (I)       Finished Read blockages ( Layer 2-11 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1666.76 MB )
[09/09 15:20:54     81s] (I)       Started Read blackboxes ( Curr Mem: 1666.76 MB )
[09/09 15:20:54     81s] (I)       Design has 0 blackboxes considered as all layer blockages.
[09/09 15:20:54     81s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1666.76 MB )
[09/09 15:20:54     81s] (I)       Started Read prerouted ( Curr Mem: 1666.76 MB )
[09/09 15:20:54     81s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[09/09 15:20:54     81s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1666.76 MB )
[09/09 15:20:54     81s] (I)       Started Read unlegalized nets ( Curr Mem: 1666.76 MB )
[09/09 15:20:54     81s] (I)       Finished Read unlegalized nets ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1666.76 MB )
[09/09 15:20:54     81s] (I)       Started Read nets ( Curr Mem: 1666.76 MB )
[09/09 15:20:54     81s] [NR-eGR] Read numTotalNets=8478  numIgnoredNets=0
[09/09 15:20:54     81s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1666.76 MB )
[09/09 15:20:54     81s] (I)       Started Set up via pillars ( Curr Mem: 1666.76 MB )
[09/09 15:20:54     81s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1666.76 MB )
[09/09 15:20:54     81s] (I)       early_global_route_priority property id does not exist.
[09/09 15:20:54     81s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1666.76 MB )
[09/09 15:20:54     81s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1666.76 MB )
[09/09 15:20:54     81s] (I)       Model blockages into capacity
[09/09 15:20:54     81s] (I)       Read Num Blocks=810  Num Prerouted Wires=0  Num CS=0
[09/09 15:20:54     81s] (I)       Started Initialize 3D capacity ( Curr Mem: 1666.76 MB )
[09/09 15:20:54     81s] (I)       Layer 1 (V) : #blockages 116 : #preroutes 0
[09/09 15:20:54     81s] (I)       Layer 2 (H) : #blockages 116 : #preroutes 0
[09/09 15:20:54     81s] (I)       Layer 3 (V) : #blockages 112 : #preroutes 0
[09/09 15:20:54     81s] (I)       Layer 4 (H) : #blockages 112 : #preroutes 0
[09/09 15:20:54     81s] (I)       Layer 5 (V) : #blockages 112 : #preroutes 0
[09/09 15:20:54     81s] (I)       Layer 6 (H) : #blockages 149 : #preroutes 0
[09/09 15:20:54     81s] (I)       Layer 7 (V) : #blockages 93 : #preroutes 0
[09/09 15:20:54     81s] (I)       Layer 8 (H) : #blockages 0 : #preroutes 0
[09/09 15:20:54     81s] (I)       Layer 9 (V) : #blockages 0 : #preroutes 0
[09/09 15:20:54     81s] (I)       Layer 10 (H) : #blockages 0 : #preroutes 0
[09/09 15:20:54     81s] (I)       Finished Initialize 3D capacity ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1666.76 MB )
[09/09 15:20:54     81s] (I)       -- layer congestion ratio --
[09/09 15:20:54     81s] (I)       Layer 1 : 0.100000
[09/09 15:20:54     81s] (I)       Layer 2 : 0.700000
[09/09 15:20:54     81s] (I)       Layer 3 : 0.700000
[09/09 15:20:54     81s] (I)       Layer 4 : 0.700000
[09/09 15:20:54     81s] (I)       Layer 5 : 0.700000
[09/09 15:20:54     81s] (I)       Layer 6 : 0.700000
[09/09 15:20:54     81s] (I)       Layer 7 : 0.700000
[09/09 15:20:54     81s] (I)       Layer 8 : 0.700000
[09/09 15:20:54     81s] (I)       Layer 9 : 0.700000
[09/09 15:20:54     81s] (I)       Layer 10 : 0.700000
[09/09 15:20:54     81s] (I)       Layer 11 : 0.700000
[09/09 15:20:54     81s] (I)       ----------------------------
[09/09 15:20:54     81s] (I)       Number of ignored nets                =      0
[09/09 15:20:54     81s] (I)       Number of connected nets              =      0
[09/09 15:20:54     81s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[09/09 15:20:54     81s] (I)       Number of clock nets                  =      1.  Ignored: No
[09/09 15:20:54     81s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[09/09 15:20:54     81s] (I)       Number of special nets                =      0.  Ignored: Yes
[09/09 15:20:54     81s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[09/09 15:20:54     81s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[09/09 15:20:54     81s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[09/09 15:20:54     81s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[09/09 15:20:54     81s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[09/09 15:20:54     81s] (I)       Finished Import route data (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1666.76 MB )
[09/09 15:20:54     81s] (I)       Finished Create route DB ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1666.76 MB )
[09/09 15:20:54     81s] (I)       Started Read aux data ( Curr Mem: 1666.76 MB )
[09/09 15:20:54     81s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1666.76 MB )
[09/09 15:20:54     81s] (I)       Started Others data preparation ( Curr Mem: 1666.76 MB )
[09/09 15:20:54     81s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[09/09 15:20:54     81s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1666.76 MB )
[09/09 15:20:54     81s] (I)       Started Create route kernel ( Curr Mem: 1666.76 MB )
[09/09 15:20:54     81s] (I)       Ndr track 0 does not exist
[09/09 15:20:54     81s] (I)       ---------------------Grid Graph Info--------------------
[09/09 15:20:54     81s] (I)       Routing area        : (0, 0) - (417600, 406980)
[09/09 15:20:54     81s] (I)       Core area           : (10000, 10260) - (407600, 396720)
[09/09 15:20:54     81s] (I)       Site width          :   400  (dbu)
[09/09 15:20:54     81s] (I)       Row height          :  3420  (dbu)
[09/09 15:20:54     81s] (I)       GCell row height    :  3420  (dbu)
[09/09 15:20:54     81s] (I)       GCell width         : 13680  (dbu)
[09/09 15:20:54     81s] (I)       GCell height        : 13680  (dbu)
[09/09 15:20:54     81s] (I)       Grid                :    31    30    11
[09/09 15:20:54     81s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[09/09 15:20:54     81s] (I)       Vertical capacity   :     0 13680     0 13680     0 13680     0 13680     0 13680     0
[09/09 15:20:54     81s] (I)       Horizontal capacity :     0     0 13680     0 13680     0 13680     0 13680     0 13680
[09/09 15:20:54     81s] (I)       Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[09/09 15:20:54     81s] (I)       Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[09/09 15:20:54     81s] (I)       Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[09/09 15:20:54     81s] (I)       Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[09/09 15:20:54     81s] (I)       First track coord   :     0   200   190   200   190   200   190   200   190  1200  1140
[09/09 15:20:54     81s] (I)       Num tracks per GCell: 57.00 34.20 36.00 34.20 36.00 34.20 36.00 34.20 36.00 13.68 14.40
[09/09 15:20:54     81s] (I)       Total num of tracks :     0  1044  1071  1044  1071  1044  1071  1044  1071   417   427
[09/09 15:20:54     81s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[09/09 15:20:54     81s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[09/09 15:20:54     81s] (I)       --------------------------------------------------------
[09/09 15:20:54     81s] 
[09/09 15:20:54     81s] [NR-eGR] ============ Routing rule table ============
[09/09 15:20:54     81s] [NR-eGR] Rule id: 0  Nets: 8478 
[09/09 15:20:54     81s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[09/09 15:20:54     81s] (I)       Pitch:  L1=240  L2=400  L3=380  L4=400  L5=380  L6=400  L7=380  L8=400  L9=380  L10=1000  L11=950
[09/09 15:20:54     81s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[09/09 15:20:54     81s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[09/09 15:20:54     81s] [NR-eGR] ========================================
[09/09 15:20:54     81s] [NR-eGR] 
[09/09 15:20:54     81s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[09/09 15:20:54     81s] (I)       blocked tracks on layer2 : = 311 / 31320 (0.99%)
[09/09 15:20:54     81s] (I)       blocked tracks on layer3 : = 116 / 33201 (0.35%)
[09/09 15:20:54     81s] (I)       blocked tracks on layer4 : = 308 / 31320 (0.98%)
[09/09 15:20:54     81s] (I)       blocked tracks on layer5 : = 116 / 33201 (0.35%)
[09/09 15:20:54     81s] (I)       blocked tracks on layer6 : = 308 / 31320 (0.98%)
[09/09 15:20:54     81s] (I)       blocked tracks on layer7 : = 3346 / 33201 (10.08%)
[09/09 15:20:54     81s] (I)       blocked tracks on layer8 : = 3000 / 31320 (9.58%)
[09/09 15:20:54     81s] (I)       blocked tracks on layer9 : = 0 / 33201 (0.00%)
[09/09 15:20:54     81s] (I)       blocked tracks on layer10 : = 0 / 12510 (0.00%)
[09/09 15:20:54     81s] (I)       blocked tracks on layer11 : = 0 / 13237 (0.00%)
[09/09 15:20:54     81s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1666.76 MB )
[09/09 15:20:54     81s] (I)       Finished Import and model ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1666.76 MB )
[09/09 15:20:54     81s] (I)       Reset routing kernel
[09/09 15:20:54     81s] (I)       Started Initialization ( Curr Mem: 1666.76 MB )
[09/09 15:20:54     81s] (I)       numLocalWires=22020  numGlobalNetBranches=7016  numLocalNetBranches=4018
[09/09 15:20:54     81s] (I)       totalPins=29318  totalGlobalPin=15312 (52.23%)
[09/09 15:20:54     81s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1666.76 MB )
[09/09 15:20:54     81s] (I)       Started Generate topology ( Curr Mem: 1666.76 MB )
[09/09 15:20:54     81s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1666.76 MB )
[09/09 15:20:54     81s] (I)       total 2D Cap : 277399 = (142635 H, 134764 V)
[09/09 15:20:54     81s] (I)       
[09/09 15:20:54     81s] (I)       ============  Phase 1a Route ============
[09/09 15:20:54     81s] (I)       Started Phase 1a ( Curr Mem: 1666.76 MB )
[09/09 15:20:54     81s] (I)       Started Pattern routing (1T) ( Curr Mem: 1666.76 MB )
[09/09 15:20:54     81s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1666.76 MB )
[09/09 15:20:54     81s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1666.76 MB )
[09/09 15:20:54     81s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[09/09 15:20:54     81s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1666.76 MB )
[09/09 15:20:54     81s] (I)       Usage: 13416 = (6541 H, 6875 V) = (4.59% H, 5.10% V) = (4.474e+04um H, 4.702e+04um V)
[09/09 15:20:54     81s] (I)       Started Add via demand to 2D ( Curr Mem: 1666.76 MB )
[09/09 15:20:54     81s] (I)       Finished Add via demand to 2D ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1666.76 MB )
[09/09 15:20:54     81s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1666.76 MB )
[09/09 15:20:54     81s] (I)       
[09/09 15:20:54     81s] (I)       ============  Phase 1b Route ============
[09/09 15:20:54     81s] (I)       Started Phase 1b ( Curr Mem: 1666.76 MB )
[09/09 15:20:54     81s] (I)       Usage: 13416 = (6541 H, 6875 V) = (4.59% H, 5.10% V) = (4.474e+04um H, 4.702e+04um V)
[09/09 15:20:54     81s] (I)       eGR overflow: 0.00% H + 0.00% V
[09/09 15:20:54     81s] 
[09/09 15:20:54     81s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1666.76 MB )
[09/09 15:20:54     81s] (I)       Started Export 2D cong map ( Curr Mem: 1666.76 MB )
[09/09 15:20:54     81s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[09/09 15:20:54     81s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1666.76 MB )
[09/09 15:20:54     81s] Finished Early Global Route rough congestion estimation: mem = 1666.8M
[09/09 15:20:54     81s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.030, REAL:0.026, MEM:1666.8M
[09/09 15:20:54     81s] earlyGlobalRoute rough estimation gcell size 4 row height
[09/09 15:20:54     81s] OPERPROF: Starting CDPad at level 1, MEM:1666.8M
[09/09 15:20:54     81s] CDPadU 0.874 -> 0.876. R=0.798, N=7628, GS=6.840
[09/09 15:20:54     81s] OPERPROF: Finished CDPad at level 1, CPU:0.010, REAL:0.012, MEM:1666.8M
[09/09 15:20:54     81s] OPERPROF: Starting npMain at level 1, MEM:1666.8M
[09/09 15:20:54     81s] OPERPROF:   Starting npPlace at level 2, MEM:1666.8M
[09/09 15:20:54     81s] OPERPROF:   Finished npPlace at level 2, CPU:0.010, REAL:0.013, MEM:1666.8M
[09/09 15:20:54     81s] OPERPROF: Finished npMain at level 1, CPU:0.040, REAL:0.042, MEM:1666.8M
[09/09 15:20:54     81s] Global placement CDP skipped at cutLevel 9.
[09/09 15:20:54     81s] Iteration  9: Total net bbox = 8.045e+04 (3.82e+04 4.23e+04)
[09/09 15:20:54     81s]               Est.  stn bbox = 9.720e+04 (4.74e+04 4.98e+04)
[09/09 15:20:54     81s]               cpu = 0:00:00.9 real = 0:00:01.0 mem = 1666.8M
[09/09 15:20:54     82s] nrCritNet: 4.92% ( 417 / 8478 ) cutoffSlk: -177.3ps stdDelay: 8.3ps
[09/09 15:20:55     82s] nrCritNet: 1.80% ( 153 / 8478 ) cutoffSlk: -166.7ps stdDelay: 8.3ps
[09/09 15:20:55     82s] Iteration 10: Total net bbox = 8.337e+04 (3.95e+04 4.39e+04)
[09/09 15:20:55     82s]               Est.  stn bbox = 1.003e+05 (4.88e+04 5.15e+04)
[09/09 15:20:55     82s]               cpu = 0:00:01.2 real = 0:00:01.0 mem = 1666.8M
[09/09 15:20:55     82s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1666.8M
[09/09 15:20:55     82s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/09 15:20:55     82s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.001, MEM:1666.8M
[09/09 15:20:55     82s] OPERPROF: Starting npMain at level 1, MEM:1666.8M
[09/09 15:20:55     82s] OPERPROF:   Starting npPlace at level 2, MEM:1666.8M
[09/09 15:20:58     85s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:1666.8M
[09/09 15:20:58     85s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.000, REAL:0.000, MEM:1666.8M
[09/09 15:20:58     85s] OPERPROF:   Finished npPlace at level 2, CPU:3.290, REAL:3.282, MEM:1666.8M
[09/09 15:20:58     85s] OPERPROF: Finished npMain at level 1, CPU:3.330, REAL:3.320, MEM:1666.8M
[09/09 15:20:58     85s] Iteration 11: Total net bbox = 8.730e+04 (4.15e+04 4.58e+04)
[09/09 15:20:58     85s]               Est.  stn bbox = 1.041e+05 (5.07e+04 5.34e+04)
[09/09 15:20:58     85s]               cpu = 0:00:03.3 real = 0:00:03.0 mem = 1666.8M
[09/09 15:20:58     85s] [adp] clock
[09/09 15:20:58     85s] [adp] weight, nr nets, wire length
[09/09 15:20:58     85s] [adp]      0        1  399.178000
[09/09 15:20:58     85s] [adp] data
[09/09 15:20:58     85s] [adp] weight, nr nets, wire length
[09/09 15:20:58     85s] [adp]      0     8477  87005.458500
[09/09 15:20:58     85s] [adp] 0.000000|0.000000|0.000000
[09/09 15:20:58     85s] Iteration 12: Total net bbox = 8.730e+04 (4.15e+04 4.58e+04)
[09/09 15:20:58     85s]               Est.  stn bbox = 1.041e+05 (5.07e+04 5.34e+04)
[09/09 15:20:58     85s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1666.8M
[09/09 15:20:58     85s] *** cost = 8.730e+04 (4.15e+04 4.58e+04) (cpu for global=0:00:09.7) real=0:00:11.0***
[09/09 15:20:58     85s] Info: 0 clock gating cells identified, 0 (on average) moved 0/5
[09/09 15:20:58     86s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1666.8M
[09/09 15:20:58     86s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1666.8M
[09/09 15:20:58     86s] Solver runtime cpu: 0:00:06.7 real: 0:00:06.7
[09/09 15:20:58     86s] Core Placement runtime cpu: 0:00:07.1 real: 0:00:07.0
[09/09 15:20:58     86s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[09/09 15:20:58     86s] Type 'man IMPSP-9025' for more detail.
[09/09 15:20:58     86s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1666.8M
[09/09 15:20:58     86s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1666.8M
[09/09 15:20:58     86s] z: 2, totalTracks: 1
[09/09 15:20:58     86s] z: 4, totalTracks: 1
[09/09 15:20:58     86s] z: 6, totalTracks: 1
[09/09 15:20:58     86s] z: 8, totalTracks: 1
[09/09 15:20:58     86s] #spOpts: mergeVia=F 
[09/09 15:20:58     86s] All LLGs are deleted
[09/09 15:20:58     86s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1666.8M
[09/09 15:20:58     86s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1666.8M
[09/09 15:20:58     86s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1666.8M
[09/09 15:20:58     86s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1666.8M
[09/09 15:20:58     86s] Core basic site is CoreSite
[09/09 15:20:58     86s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[09/09 15:20:58     86s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1666.8M
[09/09 15:20:58     86s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.010, REAL:0.002, MEM:1682.8M
[09/09 15:20:58     86s] Fast DP-INIT is on for default
[09/09 15:20:58     86s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/09 15:20:58     86s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.020, REAL:0.016, MEM:1682.8M
[09/09 15:20:58     86s] OPERPROF:       Starting CMU at level 4, MEM:1682.8M
[09/09 15:20:58     86s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1682.8M
[09/09 15:20:58     86s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.018, MEM:1682.8M
[09/09 15:20:58     86s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1682.8MB).
[09/09 15:20:58     86s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.030, REAL:0.025, MEM:1682.8M
[09/09 15:20:58     86s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.030, REAL:0.025, MEM:1682.8M
[09/09 15:20:58     86s] TDRefine: refinePlace mode is spiral
[09/09 15:20:58     86s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.23166.1
[09/09 15:20:58     86s] OPERPROF: Starting RefinePlace at level 1, MEM:1682.8M
[09/09 15:20:58     86s] *** Starting refinePlace (0:01:26 mem=1682.8M) ***
[09/09 15:20:58     86s] Total net bbox length = 8.739e+04 (4.161e+04 4.578e+04) (ext = 7.192e+02)
[09/09 15:20:58     86s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[09/09 15:20:58     86s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1682.8M
[09/09 15:20:58     86s] Starting refinePlace ...
[09/09 15:20:58     86s] ** Cut row section cpu time 0:00:00.0.
[09/09 15:20:58     86s]    Spread Effort: high, standalone mode, useDDP on.
[09/09 15:20:58     86s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1682.8MB) @(0:01:26 - 0:01:26).
[09/09 15:20:58     86s] Move report: preRPlace moves 7628 insts, mean move: 0.63 um, max move: 4.04 um 
[09/09 15:20:58     86s] 	Max move on inst (g104908): (136.95, 38.61) --> (140.00, 37.62)
[09/09 15:20:58     86s] 	Length: 22 sites, height: 1 rows, site name: CoreSite, cell type: AOI2BB2X4
[09/09 15:20:58     86s] wireLenOptFixPriorityInst 0 inst fixed
[09/09 15:20:58     86s] Placement tweakage begins.
[09/09 15:20:58     86s] wire length = 1.077e+05
[09/09 15:20:58     86s] wire length = 1.066e+05
[09/09 15:20:58     86s] Placement tweakage ends.
[09/09 15:20:58     86s] Move report: tweak moves 1557 insts, mean move: 2.51 um, max move: 32.14 um 
[09/09 15:20:58     86s] 	Max move on inst (gen_pipe[5].Pipe_Yo_reg[1]): (136.20, 39.33) --> (144.40, 63.27)
[09/09 15:20:58     86s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.3, real=0:00:00.0, mem=1686.3MB) @(0:01:26 - 0:01:26).
[09/09 15:20:58     86s] 
[09/09 15:20:58     86s] Running Spiral with 1 thread in Normal Mode  fetchWidth=25 
[09/09 15:20:59     86s] Move report: legalization moves 79 insts, mean move: 0.54 um, max move: 5.27 um spiral
[09/09 15:20:59     86s] 	Max move on inst (g101274): (51.44, 152.19) --> (55.00, 150.48)
[09/09 15:20:59     86s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:01.0, mem=1686.3MB) @(0:01:26 - 0:01:26).
[09/09 15:20:59     86s] Move report: Detail placement moves 7628 insts, mean move: 1.04 um, max move: 31.47 um 
[09/09 15:20:59     86s] 	Max move on inst (gen_pipe[5].Pipe_Yo_reg[1]): (136.16, 40.03) --> (144.40, 63.27)
[09/09 15:20:59     86s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 1686.3MB
[09/09 15:20:59     86s] Statistics of distance of Instance movement in refine placement:
[09/09 15:20:59     86s]   maximum (X+Y) =        31.47 um
[09/09 15:20:59     86s]   inst (gen_pipe[5].Pipe_Yo_reg[1]) with max move: (136.165, 40.0305) -> (144.4, 63.27)
[09/09 15:20:59     86s]   mean    (X+Y) =         1.04 um
[09/09 15:20:59     86s] Summary Report:
[09/09 15:20:59     86s] Instances move: 7628 (out of 7628 movable)
[09/09 15:20:59     86s] Instances flipped: 0
[09/09 15:20:59     86s] Mean displacement: 1.04 um
[09/09 15:20:59     86s] Max displacement: 31.47 um (Instance: gen_pipe[5].Pipe_Yo_reg[1]) (136.165, 40.0305) -> (144.4, 63.27)
[09/09 15:20:59     86s] 	Length: 27 sites, height: 1 rows, site name: CoreSite, cell type: DFFX4
[09/09 15:20:59     86s] Total instances moved : 7628
[09/09 15:20:59     86s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.370, REAL:0.376, MEM:1686.3M
[09/09 15:20:59     86s] Total net bbox length = 8.744e+04 (4.136e+04 4.608e+04) (ext = 7.104e+02)
[09/09 15:20:59     86s] Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 1686.3MB
[09/09 15:20:59     86s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:01.0, mem=1686.3MB) @(0:01:26 - 0:01:26).
[09/09 15:20:59     86s] *** Finished refinePlace (0:01:26 mem=1686.3M) ***
[09/09 15:20:59     86s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.23166.1
[09/09 15:20:59     86s] OPERPROF: Finished RefinePlace at level 1, CPU:0.380, REAL:0.383, MEM:1686.3M
[09/09 15:20:59     86s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1686.3M
[09/09 15:20:59     86s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1686.3M
[09/09 15:20:59     86s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1686.3M
[09/09 15:20:59     86s] All LLGs are deleted
[09/09 15:20:59     86s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1686.3M
[09/09 15:20:59     86s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1686.3M
[09/09 15:20:59     86s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.005, MEM:1679.3M
[09/09 15:20:59     86s] *** End of Placement (cpu=0:00:11.4, real=0:00:13.0, mem=1679.3M) ***
[09/09 15:20:59     86s] z: 2, totalTracks: 1
[09/09 15:20:59     86s] z: 4, totalTracks: 1
[09/09 15:20:59     86s] z: 6, totalTracks: 1
[09/09 15:20:59     86s] z: 8, totalTracks: 1
[09/09 15:20:59     86s] #spOpts: mergeVia=F 
[09/09 15:20:59     86s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1679.3M
[09/09 15:20:59     86s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1679.3M
[09/09 15:20:59     86s] Core basic site is CoreSite
[09/09 15:20:59     86s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[09/09 15:20:59     86s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1679.3M
[09/09 15:20:59     86s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.002, MEM:1679.3M
[09/09 15:20:59     86s] Fast DP-INIT is on for default
[09/09 15:20:59     86s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/09 15:20:59     86s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.015, MEM:1679.3M
[09/09 15:20:59     86s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.016, MEM:1679.3M
[09/09 15:20:59     86s] OPERPROF: Starting Cal-LLG-Density-Map at level 1, MEM:1679.3M
[09/09 15:20:59     86s] OPERPROF: Finished Cal-LLG-Density-Map at level 1, CPU:0.000, REAL:0.002, MEM:1679.3M
[09/09 15:20:59     86s] default core: bins with density > 0.750 = 72.92 % ( 105 / 144 )
[09/09 15:20:59     86s] Density distribution unevenness ratio = 4.323%
[09/09 15:20:59     86s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1679.3M
[09/09 15:20:59     86s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1679.3M
[09/09 15:20:59     86s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1679.3M
[09/09 15:20:59     86s] All LLGs are deleted
[09/09 15:20:59     86s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1679.3M
[09/09 15:20:59     86s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1679.3M
[09/09 15:20:59     86s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.006, MEM:1679.3M
[09/09 15:20:59     86s] *** Free Virtual Timing Model ...(mem=1679.3M)
[09/09 15:20:59     86s] Starting IO pin assignment...
[09/09 15:20:59     86s] The design is not routed. Using placement based method for pin assignment.
[09/09 15:20:59     86s] Completed IO pin assignment.
[09/09 15:20:59     86s] **INFO: Enable pre-place timing setting for timing analysis
[09/09 15:20:59     86s] Set Using Default Delay Limit as 101.
[09/09 15:20:59     86s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[09/09 15:20:59     86s] Set Default Net Delay as 0 ps.
[09/09 15:20:59     86s] Set Default Net Load as 0 pF. 
[09/09 15:20:59     86s] **INFO: Analyzing IO path groups for slack adjustment
[09/09 15:20:59     86s] Effort level <high> specified for reg2reg_tmp.23166 path_group
[09/09 15:20:59     86s] #################################################################################
[09/09 15:20:59     86s] # Design Stage: PreRoute
[09/09 15:20:59     86s] # Design Name: Cordic
[09/09 15:20:59     86s] # Design Mode: 90nm
[09/09 15:20:59     86s] # Analysis Mode: MMMC Non-OCV 
[09/09 15:20:59     86s] # Parasitics Mode: No SPEF/RCDB 
[09/09 15:20:59     86s] # Signoff Settings: SI Off 
[09/09 15:20:59     86s] #################################################################################
[09/09 15:20:59     86s] Calculate delays in BcWc mode...
[09/09 15:20:59     86s] Topological Sorting (REAL = 0:00:00.0, MEM = 1667.8M, InitMEM = 1667.8M)
[09/09 15:20:59     86s] Start delay calculation (fullDC) (1 T). (MEM=1667.83)
[09/09 15:20:59     86s] End AAE Lib Interpolated Model. (MEM=1679.35 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 15:20:59     87s] Total number of fetched objects 8506
[09/09 15:20:59     87s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 15:20:59     87s] End delay calculation. (MEM=1711.04 CPU=0:00:00.4 REAL=0:00:00.0)
[09/09 15:20:59     87s] End delay calculation (fullDC). (MEM=1711.04 CPU=0:00:00.5 REAL=0:00:00.0)
[09/09 15:20:59     87s] *** CDM Built up (cpu=0:00:00.5  real=0:00:00.0  mem= 1711.0M) ***
[09/09 15:20:59     87s] **INFO: Disable pre-place timing setting for timing analysis
[09/09 15:20:59     87s] Set Using Default Delay Limit as 1000.
[09/09 15:20:59     87s] Set Default Net Delay as 1000 ps.
[09/09 15:20:59     87s] Set Default Net Load as 0.5 pF. 
[09/09 15:20:59     87s] Info: Disable timing driven in postCTS congRepair.
[09/09 15:20:59     87s] 
[09/09 15:20:59     87s] Starting congRepair ...
[09/09 15:20:59     87s] User Input Parameters:
[09/09 15:20:59     87s] - Congestion Driven    : On
[09/09 15:20:59     87s] - Timing Driven        : Off
[09/09 15:20:59     87s] - Area-Violation Based : On
[09/09 15:20:59     87s] - Start Rollback Level : -5
[09/09 15:20:59     87s] - Legalized            : On
[09/09 15:20:59     87s] - Window Based         : Off
[09/09 15:20:59     87s] - eDen incr mode       : Off
[09/09 15:20:59     87s] - Small incr mode      : Off
[09/09 15:20:59     87s] 
[09/09 15:20:59     87s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1701.5M
[09/09 15:20:59     87s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.004, MEM:1701.5M
[09/09 15:20:59     87s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1701.5M
[09/09 15:20:59     87s] Starting Early Global Route congestion estimation: mem = 1701.5M
[09/09 15:20:59     87s] (I)       Started Import and model ( Curr Mem: 1701.52 MB )
[09/09 15:20:59     87s] (I)       Started Create place DB ( Curr Mem: 1701.52 MB )
[09/09 15:20:59     87s] (I)       Started Import place data ( Curr Mem: 1701.52 MB )
[09/09 15:20:59     87s] (I)       Started Read instances and placement ( Curr Mem: 1701.52 MB )
[09/09 15:20:59     87s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1701.52 MB )
[09/09 15:20:59     87s] (I)       Started Read nets ( Curr Mem: 1701.52 MB )
[09/09 15:20:59     87s] (I)       Finished Read nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1701.52 MB )
[09/09 15:20:59     87s] (I)       Finished Import place data ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1701.52 MB )
[09/09 15:20:59     87s] (I)       Finished Create place DB ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1701.52 MB )
[09/09 15:20:59     87s] (I)       Started Create route DB ( Curr Mem: 1701.52 MB )
[09/09 15:20:59     87s] (I)       == Non-default Options ==
[09/09 15:20:59     87s] (I)       Maximum routing layer                              : 11
[09/09 15:20:59     87s] (I)       Number of threads                                  : 1
[09/09 15:20:59     87s] (I)       Use non-blocking free Dbs wires                    : false
[09/09 15:20:59     87s] (I)       Method to set GCell size                           : row
[09/09 15:20:59     87s] (I)       Counted 611 PG shapes. We will not process PG shapes layer by layer.
[09/09 15:20:59     87s] (I)       Started Import route data (1T) ( Curr Mem: 1701.52 MB )
[09/09 15:20:59     87s] (I)       Use row-based GCell size
[09/09 15:20:59     87s] (I)       Use row-based GCell align
[09/09 15:20:59     87s] (I)       GCell unit size   : 3420
[09/09 15:20:59     87s] (I)       GCell multiplier  : 1
[09/09 15:20:59     87s] (I)       GCell row height  : 3420
[09/09 15:20:59     87s] (I)       Actual row height : 3420
[09/09 15:20:59     87s] (I)       GCell align ref   : 10000 10260
[09/09 15:20:59     87s] [NR-eGR] Track table information for default rule: 
[09/09 15:20:59     87s] [NR-eGR] M1 has no routable track
[09/09 15:20:59     87s] [NR-eGR] M2 has single uniform track structure
[09/09 15:20:59     87s] [NR-eGR] M3 has single uniform track structure
[09/09 15:20:59     87s] [NR-eGR] M4 has single uniform track structure
[09/09 15:20:59     87s] [NR-eGR] M5 has single uniform track structure
[09/09 15:20:59     87s] [NR-eGR] M6 has single uniform track structure
[09/09 15:20:59     87s] [NR-eGR] M7 has single uniform track structure
[09/09 15:20:59     87s] [NR-eGR] M8 has single uniform track structure
[09/09 15:20:59     87s] [NR-eGR] M9 has single uniform track structure
[09/09 15:20:59     87s] [NR-eGR] M10 has single uniform track structure
[09/09 15:20:59     87s] [NR-eGR] M11 has single uniform track structure
[09/09 15:20:59     87s] (I)       ========================== Default via ===========================
[09/09 15:20:59     87s] (I)       +----+------------------+----------------------------------------+
[09/09 15:20:59     87s] (I)       |  Z | Code  Single-Cut | Code  Multi-Cut                        |
[09/09 15:20:59     87s] (I)       +----+------------------+----------------------------------------+
[09/09 15:20:59     87s] (I)       |  1 |    3  M2_M1_VH   |   16  M2_M1_1x2_VV_N                   |
[09/09 15:20:59     87s] (I)       |  2 |   23  M3_M2_HV   |   30  M3_M2_1x2_VH_S                   |
[09/09 15:20:59     87s] (I)       |  3 |   33  M4_M3_VH   |   37  M4_M3_2x1_HV_E                   |
[09/09 15:20:59     87s] (I)       |  4 |   43  M5_M4_HV   |   50  M5_M4_1x2_VH_S                   |
[09/09 15:20:59     87s] (I)       |  5 |   53  M6_M5_VH   |   60  M6_M5_1x2_HV_S                   |
[09/09 15:20:59     87s] (I)       |  6 |   63  M7_M6_HV   |   70  M7_M6_1x2_VH_S                   |
[09/09 15:20:59     87s] (I)       |  7 |   73  M8_M7_VH   |   80  M8_M7_1x2_HV_S                   |
[09/09 15:20:59     87s] (I)       |  8 |   83  M9_M8_HV   |   90  M9_M8_1x2_VH_S                   |
[09/09 15:20:59     87s] (I)       |  9 |   93  M10_M9_VH  |  112  VLMDefaultSetup_M10_M9_2x1_HV_W  |
[09/09 15:20:59     87s] (I)       | 10 |  101  M11_M10_HV |  116  VLMDefaultSetup_M11_M10_2x1_VH_W |
[09/09 15:20:59     87s] (I)       +----+------------------+----------------------------------------+
[09/09 15:20:59     87s] (I)       Started Read blockages ( Layer 2-11 ) ( Curr Mem: 1701.52 MB )
[09/09 15:20:59     87s] (I)       Started Read routing blockages ( Curr Mem: 1701.52 MB )
[09/09 15:20:59     87s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1701.52 MB )
[09/09 15:20:59     87s] (I)       Started Read instance blockages ( Curr Mem: 1701.52 MB )
[09/09 15:20:59     87s] (I)       Finished Read instance blockages ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1701.52 MB )
[09/09 15:20:59     87s] (I)       Started Read PG blockages ( Curr Mem: 1701.52 MB )
[09/09 15:20:59     87s] [NR-eGR] Read 810 PG shapes
[09/09 15:20:59     87s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1701.52 MB )
[09/09 15:20:59     87s] (I)       Started Read boundary cut boxes ( Curr Mem: 1701.52 MB )
[09/09 15:20:59     87s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1701.52 MB )
[09/09 15:20:59     87s] [NR-eGR] #Routing Blockages  : 0
[09/09 15:20:59     87s] [NR-eGR] #Instance Blockages : 0
[09/09 15:20:59     87s] [NR-eGR] #PG Blockages       : 810
[09/09 15:20:59     87s] [NR-eGR] #Halo Blockages     : 0
[09/09 15:20:59     87s] [NR-eGR] #Boundary Blockages : 0
[09/09 15:20:59     87s] (I)       Finished Read blockages ( Layer 2-11 ) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1701.52 MB )
[09/09 15:20:59     87s] (I)       Started Read blackboxes ( Curr Mem: 1701.52 MB )
[09/09 15:20:59     87s] (I)       Design has 0 blackboxes considered as all layer blockages.
[09/09 15:20:59     87s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1701.52 MB )
[09/09 15:20:59     87s] (I)       Started Read prerouted ( Curr Mem: 1701.52 MB )
[09/09 15:20:59     87s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[09/09 15:20:59     87s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1701.52 MB )
[09/09 15:20:59     87s] (I)       Started Read unlegalized nets ( Curr Mem: 1701.52 MB )
[09/09 15:20:59     87s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1701.52 MB )
[09/09 15:20:59     87s] (I)       Started Read nets ( Curr Mem: 1701.52 MB )
[09/09 15:20:59     87s] [NR-eGR] Read numTotalNets=8478  numIgnoredNets=0
[09/09 15:20:59     87s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1701.52 MB )
[09/09 15:20:59     87s] (I)       Started Set up via pillars ( Curr Mem: 1701.52 MB )
[09/09 15:20:59     87s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1701.52 MB )
[09/09 15:20:59     87s] (I)       early_global_route_priority property id does not exist.
[09/09 15:20:59     87s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1701.52 MB )
[09/09 15:20:59     87s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1701.52 MB )
[09/09 15:20:59     87s] (I)       Model blockages into capacity
[09/09 15:20:59     87s] (I)       Read Num Blocks=810  Num Prerouted Wires=0  Num CS=0
[09/09 15:20:59     87s] (I)       Started Initialize 3D capacity ( Curr Mem: 1701.52 MB )
[09/09 15:20:59     87s] (I)       Layer 1 (V) : #blockages 116 : #preroutes 0
[09/09 15:20:59     87s] (I)       Layer 2 (H) : #blockages 116 : #preroutes 0
[09/09 15:20:59     87s] (I)       Layer 3 (V) : #blockages 112 : #preroutes 0
[09/09 15:20:59     87s] (I)       Layer 4 (H) : #blockages 112 : #preroutes 0
[09/09 15:20:59     87s] (I)       Layer 5 (V) : #blockages 112 : #preroutes 0
[09/09 15:20:59     87s] (I)       Layer 6 (H) : #blockages 149 : #preroutes 0
[09/09 15:20:59     87s] (I)       Layer 7 (V) : #blockages 93 : #preroutes 0
[09/09 15:20:59     87s] (I)       Layer 8 (H) : #blockages 0 : #preroutes 0
[09/09 15:20:59     87s] (I)       Layer 9 (V) : #blockages 0 : #preroutes 0
[09/09 15:20:59     87s] (I)       Layer 10 (H) : #blockages 0 : #preroutes 0
[09/09 15:20:59     87s] (I)       Finished Initialize 3D capacity ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1701.52 MB )
[09/09 15:20:59     87s] (I)       -- layer congestion ratio --
[09/09 15:20:59     87s] (I)       Layer 1 : 0.100000
[09/09 15:20:59     87s] (I)       Layer 2 : 0.700000
[09/09 15:20:59     87s] (I)       Layer 3 : 0.700000
[09/09 15:20:59     87s] (I)       Layer 4 : 0.700000
[09/09 15:20:59     87s] (I)       Layer 5 : 0.700000
[09/09 15:20:59     87s] (I)       Layer 6 : 0.700000
[09/09 15:20:59     87s] (I)       Layer 7 : 0.700000
[09/09 15:20:59     87s] (I)       Layer 8 : 0.700000
[09/09 15:20:59     87s] (I)       Layer 9 : 0.700000
[09/09 15:20:59     87s] (I)       Layer 10 : 0.700000
[09/09 15:20:59     87s] (I)       Layer 11 : 0.700000
[09/09 15:20:59     87s] (I)       ----------------------------
[09/09 15:20:59     87s] (I)       Number of ignored nets                =      0
[09/09 15:20:59     87s] (I)       Number of connected nets              =      0
[09/09 15:20:59     87s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[09/09 15:20:59     87s] (I)       Number of clock nets                  =      1.  Ignored: No
[09/09 15:20:59     87s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[09/09 15:20:59     87s] (I)       Number of special nets                =      0.  Ignored: Yes
[09/09 15:20:59     87s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[09/09 15:20:59     87s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[09/09 15:20:59     87s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[09/09 15:20:59     87s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[09/09 15:20:59     87s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[09/09 15:20:59     87s] (I)       Finished Import route data (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1701.52 MB )
[09/09 15:20:59     87s] (I)       Finished Create route DB ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1701.52 MB )
[09/09 15:20:59     87s] (I)       Started Read aux data ( Curr Mem: 1701.52 MB )
[09/09 15:20:59     87s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1701.52 MB )
[09/09 15:20:59     87s] (I)       Started Others data preparation ( Curr Mem: 1701.52 MB )
[09/09 15:20:59     87s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[09/09 15:20:59     87s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1701.52 MB )
[09/09 15:20:59     87s] (I)       Started Create route kernel ( Curr Mem: 1701.52 MB )
[09/09 15:20:59     87s] (I)       Ndr track 0 does not exist
[09/09 15:20:59     87s] (I)       ---------------------Grid Graph Info--------------------
[09/09 15:20:59     87s] (I)       Routing area        : (0, 0) - (417600, 406980)
[09/09 15:20:59     87s] (I)       Core area           : (10000, 10260) - (407600, 396720)
[09/09 15:20:59     87s] (I)       Site width          :   400  (dbu)
[09/09 15:20:59     87s] (I)       Row height          :  3420  (dbu)
[09/09 15:20:59     87s] (I)       GCell row height    :  3420  (dbu)
[09/09 15:20:59     87s] (I)       GCell width         :  3420  (dbu)
[09/09 15:20:59     87s] (I)       GCell height        :  3420  (dbu)
[09/09 15:20:59     87s] (I)       Grid                :   122   119    11
[09/09 15:20:59     87s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[09/09 15:20:59     87s] (I)       Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[09/09 15:20:59     87s] (I)       Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[09/09 15:20:59     87s] (I)       Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[09/09 15:20:59     87s] (I)       Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[09/09 15:20:59     87s] (I)       Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[09/09 15:20:59     87s] (I)       Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[09/09 15:20:59     87s] (I)       First track coord   :     0   200   190   200   190   200   190   200   190  1200  1140
[09/09 15:20:59     87s] (I)       Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[09/09 15:20:59     87s] (I)       Total num of tracks :     0  1044  1071  1044  1071  1044  1071  1044  1071   417   427
[09/09 15:20:59     87s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[09/09 15:20:59     87s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[09/09 15:20:59     87s] (I)       --------------------------------------------------------
[09/09 15:20:59     87s] 
[09/09 15:20:59     87s] [NR-eGR] ============ Routing rule table ============
[09/09 15:20:59     87s] [NR-eGR] Rule id: 0  Nets: 8478 
[09/09 15:20:59     87s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[09/09 15:20:59     87s] (I)       Pitch:  L1=240  L2=400  L3=380  L4=400  L5=380  L6=400  L7=380  L8=400  L9=380  L10=1000  L11=950
[09/09 15:20:59     87s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[09/09 15:20:59     87s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[09/09 15:20:59     87s] [NR-eGR] ========================================
[09/09 15:20:59     87s] [NR-eGR] 
[09/09 15:20:59     87s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[09/09 15:20:59     87s] (I)       blocked tracks on layer2 : = 1168 / 124236 (0.94%)
[09/09 15:20:59     87s] (I)       blocked tracks on layer3 : = 232 / 130662 (0.18%)
[09/09 15:20:59     87s] (I)       blocked tracks on layer4 : = 1188 / 124236 (0.96%)
[09/09 15:20:59     87s] (I)       blocked tracks on layer5 : = 232 / 130662 (0.18%)
[09/09 15:20:59     87s] (I)       blocked tracks on layer6 : = 1188 / 124236 (0.96%)
[09/09 15:20:59     87s] (I)       blocked tracks on layer7 : = 12956 / 130662 (9.92%)
[09/09 15:20:59     87s] (I)       blocked tracks on layer8 : = 11500 / 124236 (9.26%)
[09/09 15:20:59     87s] (I)       blocked tracks on layer9 : = 0 / 130662 (0.00%)
[09/09 15:20:59     87s] (I)       blocked tracks on layer10 : = 0 / 49623 (0.00%)
[09/09 15:20:59     87s] (I)       blocked tracks on layer11 : = 0 / 52094 (0.00%)
[09/09 15:20:59     87s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1701.52 MB )
[09/09 15:20:59     87s] (I)       Finished Import and model ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1701.52 MB )
[09/09 15:20:59     87s] (I)       Reset routing kernel
[09/09 15:20:59     87s] (I)       Started Global Routing ( Curr Mem: 1701.52 MB )
[09/09 15:20:59     87s] (I)       Started Initialization ( Curr Mem: 1701.52 MB )
[09/09 15:20:59     87s] (I)       totalPins=29320  totalGlobalPin=28744 (98.04%)
[09/09 15:20:59     87s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1701.52 MB )
[09/09 15:20:59     87s] (I)       Started Net group 1 ( Curr Mem: 1701.52 MB )
[09/09 15:20:59     87s] (I)       Started Generate topology ( Curr Mem: 1701.52 MB )
[09/09 15:20:59     87s] (I)       Finished Generate topology ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1701.52 MB )
[09/09 15:20:59     87s] (I)       total 2D Cap : 1095662 = (561550 H, 534112 V)
[09/09 15:20:59     87s] [NR-eGR] Layer group 1: route 8478 net(s) in layer range [2, 11]
[09/09 15:20:59     87s] (I)       
[09/09 15:20:59     87s] (I)       ============  Phase 1a Route ============
[09/09 15:20:59     87s] (I)       Started Phase 1a ( Curr Mem: 1701.52 MB )
[09/09 15:20:59     87s] (I)       Started Pattern routing (1T) ( Curr Mem: 1701.52 MB )
[09/09 15:20:59     87s] (I)       Finished Pattern routing (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1701.52 MB )
[09/09 15:20:59     87s] (I)       Usage: 59552 = (28424 H, 31128 V) = (5.06% H, 5.83% V) = (4.861e+04um H, 5.323e+04um V)
[09/09 15:20:59     87s] (I)       Started Add via demand to 2D ( Curr Mem: 1701.52 MB )
[09/09 15:20:59     87s] (I)       Finished Add via demand to 2D ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1701.52 MB )
[09/09 15:20:59     87s] (I)       Finished Phase 1a ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1701.52 MB )
[09/09 15:20:59     87s] (I)       
[09/09 15:20:59     87s] (I)       ============  Phase 1b Route ============
[09/09 15:20:59     87s] (I)       Started Phase 1b ( Curr Mem: 1701.52 MB )
[09/09 15:20:59     87s] (I)       Usage: 59552 = (28424 H, 31128 V) = (5.06% H, 5.83% V) = (4.861e+04um H, 5.323e+04um V)
[09/09 15:20:59     87s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.018339e+05um
[09/09 15:20:59     87s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[09/09 15:20:59     87s] (I)       Congestion threshold : each 60.00, sum 90.00
[09/09 15:20:59     87s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1701.52 MB )
[09/09 15:20:59     87s] (I)       
[09/09 15:20:59     87s] (I)       ============  Phase 1c Route ============
[09/09 15:20:59     87s] (I)       Started Phase 1c ( Curr Mem: 1701.52 MB )
[09/09 15:20:59     87s] (I)       Usage: 59552 = (28424 H, 31128 V) = (5.06% H, 5.83% V) = (4.861e+04um H, 5.323e+04um V)
[09/09 15:20:59     87s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1701.52 MB )
[09/09 15:20:59     87s] (I)       
[09/09 15:20:59     87s] (I)       ============  Phase 1d Route ============
[09/09 15:20:59     87s] (I)       Started Phase 1d ( Curr Mem: 1701.52 MB )
[09/09 15:20:59     87s] (I)       Usage: 59552 = (28424 H, 31128 V) = (5.06% H, 5.83% V) = (4.861e+04um H, 5.323e+04um V)
[09/09 15:20:59     87s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1701.52 MB )
[09/09 15:20:59     87s] (I)       
[09/09 15:20:59     87s] (I)       ============  Phase 1e Route ============
[09/09 15:20:59     87s] (I)       Started Phase 1e ( Curr Mem: 1701.52 MB )
[09/09 15:20:59     87s] (I)       Started Route legalization ( Curr Mem: 1701.52 MB )
[09/09 15:20:59     87s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1701.52 MB )
[09/09 15:20:59     87s] (I)       Usage: 59552 = (28424 H, 31128 V) = (5.06% H, 5.83% V) = (4.861e+04um H, 5.323e+04um V)
[09/09 15:20:59     87s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.018339e+05um
[09/09 15:20:59     87s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1701.52 MB )
[09/09 15:20:59     87s] (I)       
[09/09 15:20:59     87s] (I)       ============  Phase 1l Route ============
[09/09 15:20:59     87s] (I)       Started Phase 1l ( Curr Mem: 1701.52 MB )
[09/09 15:20:59     87s] (I)       Started Layer assignment (1T) ( Curr Mem: 1701.52 MB )
[09/09 15:20:59     87s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1701.52 MB )
[09/09 15:20:59     87s] (I)       Finished Layer assignment (1T) ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1709.53 MB )
[09/09 15:20:59     87s] (I)       Finished Phase 1l ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1709.53 MB )
[09/09 15:20:59     87s] (I)       Finished Net group 1 ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1709.53 MB )
[09/09 15:20:59     87s] (I)       Started Clean cong LA ( Curr Mem: 1709.53 MB )
[09/09 15:20:59     87s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1709.53 MB )
[09/09 15:20:59     87s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[09/09 15:20:59     87s] (I)       Layer  2:     122872     37185         1           0      123085    ( 0.00%) 
[09/09 15:20:59     87s] (I)       Layer  3:     129406     28223         0           0      129591    ( 0.00%) 
[09/09 15:20:59     87s] (I)       Layer  4:     122869      2678         0           0      123085    ( 0.00%) 
[09/09 15:20:59     87s] (I)       Layer  5:     129407       437         0           0      129591    ( 0.00%) 
[09/09 15:20:59     87s] (I)       Layer  6:     122869         0         0           0      123085    ( 0.00%) 
[09/09 15:20:59     87s] (I)       Layer  7:     116808         0         0        8352      121239    ( 6.44%) 
[09/09 15:20:59     87s] (I)       Layer  8:     111838         0         0        7729      115356    ( 6.28%) 
[09/09 15:20:59     87s] (I)       Layer  9:     129591         0         0           0      129591    ( 0.00%) 
[09/09 15:20:59     87s] (I)       Layer 10:      49206         0         0           0       49234    ( 0.00%) 
[09/09 15:20:59     87s] (I)       Layer 11:      51667         0         0           0       51836    ( 0.00%) 
[09/09 15:20:59     87s] (I)       Total:       1086533     68523         1       16081     1095693    ( 1.45%) 
[09/09 15:20:59     87s] (I)       
[09/09 15:20:59     87s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[09/09 15:20:59     87s] [NR-eGR]                        OverCon            
[09/09 15:20:59     87s] [NR-eGR]                         #Gcell     %Gcell
[09/09 15:20:59     87s] [NR-eGR]       Layer                (1)    OverCon 
[09/09 15:20:59     87s] [NR-eGR] ----------------------------------------------
[09/09 15:20:59     87s] [NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[09/09 15:20:59     87s] [NR-eGR]      M2  (2)         1( 0.01%)   ( 0.01%) 
[09/09 15:20:59     87s] [NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[09/09 15:20:59     87s] [NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[09/09 15:20:59     87s] [NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[09/09 15:20:59     87s] [NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[09/09 15:20:59     87s] [NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[09/09 15:20:59     87s] [NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[09/09 15:20:59     87s] [NR-eGR]      M9  (9)         0( 0.00%)   ( 0.00%) 
[09/09 15:20:59     87s] [NR-eGR]     M10 (10)         0( 0.00%)   ( 0.00%) 
[09/09 15:20:59     87s] [NR-eGR]     M11 (11)         0( 0.00%)   ( 0.00%) 
[09/09 15:20:59     87s] [NR-eGR] ----------------------------------------------
[09/09 15:20:59     87s] [NR-eGR] Total                1( 0.00%)   ( 0.00%) 
[09/09 15:20:59     87s] [NR-eGR] 
[09/09 15:20:59     87s] (I)       Finished Global Routing ( CPU: 0.06 sec, Real: 0.05 sec, Curr Mem: 1709.53 MB )
[09/09 15:20:59     87s] (I)       Started Export 3D cong map ( Curr Mem: 1709.53 MB )
[09/09 15:20:59     87s] (I)       total 2D Cap : 1095917 = (561572 H, 534345 V)
[09/09 15:20:59     87s] (I)       Started Export 2D cong map ( Curr Mem: 1709.53 MB )
[09/09 15:20:59     87s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[09/09 15:20:59     87s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[09/09 15:20:59     87s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1709.53 MB )
[09/09 15:20:59     87s] (I)       Finished Export 3D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1709.53 MB )
[09/09 15:20:59     87s] Early Global Route congestion estimation runtime: 0.08 seconds, mem = 1709.5M
[09/09 15:20:59     87s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.080, REAL:0.078, MEM:1709.5M
[09/09 15:20:59     87s] OPERPROF: Starting HotSpotCal at level 1, MEM:1709.5M
[09/09 15:20:59     87s] [hotspot] +------------+---------------+---------------+
[09/09 15:20:59     87s] [hotspot] |            |   max hotspot | total hotspot |
[09/09 15:20:59     87s] [hotspot] +------------+---------------+---------------+
[09/09 15:20:59     87s] [hotspot] | normalized |          0.00 |          0.00 |
[09/09 15:20:59     87s] [hotspot] +------------+---------------+---------------+
[09/09 15:20:59     87s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[09/09 15:20:59     87s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[09/09 15:20:59     87s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.001, MEM:1709.5M
[09/09 15:20:59     87s] Skipped repairing congestion.
[09/09 15:20:59     87s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1709.5M
[09/09 15:20:59     87s] Starting Early Global Route wiring: mem = 1709.5M
[09/09 15:20:59     87s] (I)       Started Free existing wires ( Curr Mem: 1709.53 MB )
[09/09 15:20:59     87s] (I)       Finished Free existing wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1709.53 MB )
[09/09 15:20:59     87s] (I)       ============= Track Assignment ============
[09/09 15:20:59     87s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1709.53 MB )
[09/09 15:20:59     87s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1709.53 MB )
[09/09 15:20:59     87s] (I)       Started Track Assignment (1T) ( Curr Mem: 1709.53 MB )
[09/09 15:20:59     87s] (I)       Initialize Track Assignment ( max pin layer : 12 )
[09/09 15:20:59     87s] (I)       Current Track Assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1709.53 MB )
[09/09 15:20:59     87s] (I)       Run Multi-thread track assignment
[09/09 15:21:00     87s] (I)       Finished Track Assignment (1T) ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 1709.53 MB )
[09/09 15:21:00     87s] (I)       Started Export ( Curr Mem: 1709.53 MB )
[09/09 15:21:00     87s] [NR-eGR] Started Export DB wires ( Curr Mem: 1709.53 MB )
[09/09 15:21:00     87s] [NR-eGR] Started Export all nets ( Curr Mem: 1709.53 MB )
[09/09 15:21:00     87s] [NR-eGR] Finished Export all nets ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1709.53 MB )
[09/09 15:21:00     87s] [NR-eGR] Started Set wire vias ( Curr Mem: 1709.53 MB )
[09/09 15:21:00     87s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1709.53 MB )
[09/09 15:21:00     87s] [NR-eGR] Finished Export DB wires ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1709.53 MB )
[09/09 15:21:00     87s] [NR-eGR] --------------------------------------------------------------------------
[09/09 15:21:00     87s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 29250
[09/09 15:21:00     87s] [NR-eGR]     M2  (2V) length: 5.295428e+04um, number of vias: 44685
[09/09 15:21:00     87s] [NR-eGR]     M3  (3H) length: 4.942250e+04um, number of vias: 986
[09/09 15:21:00     87s] [NR-eGR]     M4  (4V) length: 4.571735e+03um, number of vias: 85
[09/09 15:21:00     87s] [NR-eGR]     M5  (5H) length: 7.508000e+02um, number of vias: 0
[09/09 15:21:00     87s] [NR-eGR]     M6  (6V) length: 0.000000e+00um, number of vias: 0
[09/09 15:21:00     87s] [NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[09/09 15:21:00     87s] [NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[09/09 15:21:00     87s] [NR-eGR]     M9  (9H) length: 0.000000e+00um, number of vias: 0
[09/09 15:21:00     87s] [NR-eGR]    M10 (10V) length: 0.000000e+00um, number of vias: 0
[09/09 15:21:00     87s] [NR-eGR]    M11 (11H) length: 0.000000e+00um, number of vias: 0
[09/09 15:21:00     87s] [NR-eGR] Total length: 1.076993e+05um, number of vias: 75006
[09/09 15:21:00     87s] [NR-eGR] --------------------------------------------------------------------------
[09/09 15:21:00     87s] [NR-eGR] Total eGR-routed clock nets wire length: 3.670750e+03um 
[09/09 15:21:00     87s] [NR-eGR] --------------------------------------------------------------------------
[09/09 15:21:00     87s] (I)       Started Update net boxes ( Curr Mem: 1709.53 MB )
[09/09 15:21:00     87s] (I)       Finished Update net boxes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1709.53 MB )
[09/09 15:21:00     87s] (I)       Started Update timing ( Curr Mem: 1709.53 MB )
[09/09 15:21:00     87s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1709.53 MB )
[09/09 15:21:00     87s] (I)       Finished Export ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1709.53 MB )
[09/09 15:21:00     87s] (I)       Started Postprocess design ( Curr Mem: 1709.53 MB )
[09/09 15:21:00     87s] (I)       Finished Postprocess design ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1646.53 MB )
[09/09 15:21:00     87s] Early Global Route wiring runtime: 0.10 seconds, mem = 1646.5M
[09/09 15:21:00     87s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.090, REAL:0.096, MEM:1646.5M
[09/09 15:21:00     87s] Tdgp not successfully inited but do clear! skip clearing
[09/09 15:21:00     87s] End of congRepair (cpu=0:00:00.2, real=0:00:01.0)
[09/09 15:21:00     87s] *** Finishing placeDesign default flow ***
[09/09 15:21:00     87s] **placeDesign ... cpu = 0: 0:14, real = 0: 0:15, mem = 1642.5M **
[09/09 15:21:00     87s] Tdgp not successfully inited but do clear! skip clearing
[09/09 15:21:00     87s] 
[09/09 15:21:00     87s] *** Summary of all messages that are not suppressed in this session:
[09/09 15:21:00     87s] Severity  ID               Count  Summary                                  
[09/09 15:21:00     87s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[09/09 15:21:00     87s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[09/09 15:21:00     87s] WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
[09/09 15:21:00     87s] *** Message Summary: 4 warning(s), 0 error(s)
[09/09 15:21:00     87s] 
[09/09 15:21:13     89s] <CMD> zoomBox -173.72550 -22.08800 389.43750 241.25250
[09/09 15:21:30     92s] <CMD> saveDesign cellplace.enc
[09/09 15:21:30     92s] #% Begin save design ... (date=09/09 15:21:30, mem=1224.9M)
[09/09 15:21:30     92s] % Begin Save ccopt configuration ... (date=09/09 15:21:30, mem=1224.9M)
[09/09 15:21:30     92s] % End Save ccopt configuration ... (date=09/09 15:21:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=1225.1M, current mem=1225.1M)
[09/09 15:21:30     92s] % Begin Save netlist data ... (date=09/09 15:21:30, mem=1225.1M)
[09/09 15:21:30     92s] Writing Binary DB to cellplace.enc.dat/Cordic.v.bin in single-threaded mode...
[09/09 15:21:30     93s] % End Save netlist data ... (date=09/09 15:21:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=1225.1M, current mem=1225.1M)
[09/09 15:21:30     93s] Saving symbol-table file ...
[09/09 15:21:30     93s] Saving congestion map file cellplace.enc.dat/Cordic.route.congmap.gz ...
[09/09 15:21:30     93s] % Begin Save AAE data ... (date=09/09 15:21:30, mem=1225.4M)
[09/09 15:21:30     93s] Saving AAE Data ...
[09/09 15:21:30     93s] % End Save AAE data ... (date=09/09 15:21:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=1225.4M, current mem=1225.4M)
[09/09 15:21:30     93s] Saving preference file cellplace.enc.dat/gui.pref.tcl ...
[09/09 15:21:30     93s] Saving mode setting ...
[09/09 15:21:30     93s] Saving global file ...
[09/09 15:21:30     93s] % Begin Save floorplan data ... (date=09/09 15:21:30, mem=1225.7M)
[09/09 15:21:30     93s] Saving floorplan file ...
[09/09 15:21:30     93s] % End Save floorplan data ... (date=09/09 15:21:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=1225.7M, current mem=1225.7M)
[09/09 15:21:30     93s] Saving PG file cellplace.enc.dat/Cordic.pg.gz, version#2, (Created by Innovus v20.14-s095_1 on Sat Sep  9 15:21:30 2023)
[09/09 15:21:30     93s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1650.3M) ***
[09/09 15:21:30     93s] Saving Drc markers ...
[09/09 15:21:30     93s] ... No Drc file written since there is no markers found.
[09/09 15:21:30     93s] % Begin Save placement data ... (date=09/09 15:21:30, mem=1225.8M)
[09/09 15:21:30     93s] ** Saving stdCellPlacement_binary (version# 2) ...
[09/09 15:21:30     93s] Save Adaptive View Pruning View Names to Binary file
[09/09 15:21:30     93s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1653.3M) ***
[09/09 15:21:30     93s] % End Save placement data ... (date=09/09 15:21:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=1225.8M, current mem=1225.8M)
[09/09 15:21:30     93s] % Begin Save routing data ... (date=09/09 15:21:30, mem=1225.8M)
[09/09 15:21:30     93s] Saving route file ...
[09/09 15:21:30     93s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1650.3M) ***
[09/09 15:21:30     93s] % End Save routing data ... (date=09/09 15:21:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=1226.0M, current mem=1226.0M)
[09/09 15:21:30     93s] Saving property file cellplace.enc.dat/Cordic.prop
[09/09 15:21:30     93s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1653.3M) ***
[09/09 15:21:30     93s] % Begin Save power constraints data ... (date=09/09 15:21:30, mem=1226.0M)
[09/09 15:21:30     93s] % End Save power constraints data ... (date=09/09 15:21:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=1226.0M, current mem=1226.0M)
[09/09 15:21:30     93s] Generated self-contained design cellplace.enc.dat
[09/09 15:21:30     93s] #% End save design ... (date=09/09 15:21:30, total cpu=0:00:00.3, real=0:00:00.0, peak res=1226.0M, current mem=1223.5M)
[09/09 15:21:30     93s] *** Message Summary: 0 warning(s), 0 error(s)
[09/09 15:21:30     93s] 
[09/09 15:21:33     93s] <CMD> zoomBox -107.16500 22.47950 299.72050 212.74300
[09/09 15:21:33     93s] <CMD> zoomBox -81.17050 39.88450 264.68250 201.60900
[09/09 15:22:59    109s] <CMD> zoomBox -123.61750 30.61350 283.27000 220.87800
[09/09 15:23:00    109s] <CMD> zoomBox -232.30300 6.87450 330.86350 270.21650
[09/09 15:24:39    127s] <CMD> extractRC
[09/09 15:24:39    127s] Extraction called for design 'Cordic' of instances=7628 and nets=8568 using extraction engine 'preRoute' .
[09/09 15:24:39    127s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[09/09 15:24:39    127s] Type 'man IMPEXT-3530' for more detail.
[09/09 15:24:39    127s] PreRoute RC Extraction called for design Cordic.
[09/09 15:24:39    127s] RC Extraction called in multi-corner(2) mode.
[09/09 15:24:39    127s] RCMode: PreRoute
[09/09 15:24:39    127s]       RC Corner Indexes            0       1   
[09/09 15:24:39    127s] Capacitance Scaling Factor   : 1.00000 1.00000 
[09/09 15:24:39    127s] Resistance Scaling Factor    : 1.00000 1.00000 
[09/09 15:24:39    127s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[09/09 15:24:39    127s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[09/09 15:24:39    127s] Shrink Factor                : 0.90000
[09/09 15:24:39    127s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[09/09 15:24:39    127s] Using capacitance table file ...
[09/09 15:24:39    127s] LayerId::1 widthSet size::4
[09/09 15:24:39    127s] LayerId::2 widthSet size::4
[09/09 15:24:39    127s] LayerId::3 widthSet size::4
[09/09 15:24:39    127s] LayerId::4 widthSet size::4
[09/09 15:24:39    127s] LayerId::5 widthSet size::4
[09/09 15:24:39    127s] LayerId::6 widthSet size::4
[09/09 15:24:39    127s] LayerId::7 widthSet size::5
[09/09 15:24:39    127s] LayerId::8 widthSet size::5
[09/09 15:24:39    127s] LayerId::9 widthSet size::5
[09/09 15:24:39    127s] LayerId::10 widthSet size::4
[09/09 15:24:39    127s] LayerId::11 widthSet size::3
[09/09 15:24:39    127s] Updating RC grid for preRoute extraction ...
[09/09 15:24:39    127s] eee: pegSigSF::1.070000
[09/09 15:24:39    127s] Initializing multi-corner capacitance tables ... 
[09/09 15:24:39    127s] Initializing multi-corner resistance tables ...
[09/09 15:24:39    127s] Creating RPSQ from WeeR and WRes ...
[09/09 15:24:39    127s] Creating RPSQ from WeeR and WRes ...
[09/09 15:24:39    127s] eee: l::1 avDens::0.112792 usedTrk::1461.781021 availTrk::12960.000000 sigTrk::1461.781021
[09/09 15:24:39    127s] eee: l::2 avDens::0.252679 usedTrk::3110.989524 availTrk::12312.000000 sigTrk::3110.989524
[09/09 15:24:39    127s] eee: l::3 avDens::0.220026 usedTrk::2910.938385 availTrk::13230.000000 sigTrk::2910.938385
[09/09 15:24:39    127s] eee: l::4 avDens::0.023587 usedTrk::268.215878 availTrk::11371.500000 sigTrk::268.215878
[09/09 15:24:39    127s] eee: l::5 avDens::0.013946 usedTrk::43.930965 availTrk::3150.000000 sigTrk::43.930965
[09/09 15:24:39    127s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/09 15:24:39    127s] eee: l::7 avDens::0.019826 usedTrk::107.057837 availTrk::5400.000000 sigTrk::107.057837
[09/09 15:24:39    127s] eee: l::8 avDens::0.017700 usedTrk::90.800000 availTrk::5130.000000 sigTrk::90.800000
[09/09 15:24:39    127s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/09 15:24:39    127s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/09 15:24:39    127s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/09 15:24:39    127s] **Info: Trial Route has Max Route Layer 15/11.
[09/09 15:24:39    127s] {RT WORST 0 11 11 {7 0} {10 0} 2}
[09/09 15:24:39    127s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.049420 ; aWlH: 0.000000 ; Pmax: 0.805800 ; wcR: 0.772700 ; newSi: 0.083500 ; pMod: 83 ; 
[09/09 15:24:39    127s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1647.770M)
[09/09 15:24:49    129s] <CMD> add_ndr -width {M3 0.14 M4 0.14 M5 0.14 M6 0.14} -spacing {M3 0.14 M4 0.14 M5 0.14 M6 0.14} -name 2w2s
[09/09 15:24:49    129s] Start generating vias ...
[09/09 15:24:49    129s] Generating vias for nondefault rule 2w2s ...
[09/09 15:24:49    129s] Total 89 vias added to nondefault rule 2w2s
[09/09 15:24:49    129s] Via generation for nondefault rule 2w2s completed.
[09/09 15:24:49    129s] Via generation completed successfully.
[09/09 15:25:10    133s] <CMD> create_route_type -name clkroute -non_default_rule 2w2s -bottom_preferred_layer M3 -top_preferred_layer M6
[09/09 15:25:18    134s] <CMD> set_ccopt_property -route_type clkroute -net_type trunk
[09/09 15:25:24    135s] <CMD> set_ccopt_property -route_type clkroute -net_type leaf
[09/09 15:25:31    136s] <CMD> set_ccopt_property -buffer_cells {CLKBUFX6 CLKBUFX12 CLKBUFX16 CLKBUFX8}
[09/09 15:25:40    138s] <CMD> set_ccopt_property -inverter_cells {CLKINVX3 CLKINVX4 CLKINVX6 CLKINVX8 CLKINVX12 CLKINVX16}
[09/09 15:25:50    140s] <CMD> create_ccopt_clock_tree_spec -file ccopt.spec
[09/09 15:25:50    140s] Creating clock tree spec for modes (timing configs): constrain
[09/09 15:25:50    140s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[09/09 15:25:50    140s] Reset timing graph...
[09/09 15:25:50    140s] Ignoring AAE DB Resetting ...
[09/09 15:25:50    140s] Reset timing graph done.
[09/09 15:25:50    140s] Ignoring AAE DB Resetting ...
[09/09 15:25:51    140s] Analyzing clock structure...
[09/09 15:25:51    140s] Analyzing clock structure done.
[09/09 15:25:51    140s] Reset timing graph...
[09/09 15:25:51    140s] Ignoring AAE DB Resetting ...
[09/09 15:25:51    140s] Reset timing graph done.
[09/09 15:25:51    140s] Wrote: ccopt.spec
[09/09 15:26:09    143s] <CMD> get_ccopt_clock_trees
[09/09 15:26:09    143s] <CMD_INTERNAL> ccopt_check_and_flatten_ilms_no_restore
[09/09 15:26:09    143s] <CMD> set_ccopt_property cts_is_sdc_clock_root -pin clk true
[09/09 15:26:09    143s] <CMD> create_ccopt_clock_tree -name clk -source clk -no_skew_group
[09/09 15:26:09    143s] Extracting original clock gating for clk...
[09/09 15:26:09    143s]   clock_tree clk contains 844 sinks and 0 clock gates.
[09/09 15:26:09    143s]   Extraction for clk complete.
[09/09 15:26:09    143s] Extracting original clock gating for clk done.
[09/09 15:26:09    143s] <CMD> set_ccopt_property clock_period -pin clk 1
[09/09 15:26:09    143s] <CMD> create_ccopt_skew_group -name clk/constrain -sources clk -auto_sinks
[09/09 15:26:09    143s] The skew group clk/constrain was created. It contains 844 sinks and 1 sources.
[09/09 15:26:09    143s] <CMD> set_ccopt_property include_source_latency -skew_group clk/constrain true
[09/09 15:26:09    143s] <CMD> set_ccopt_property extracted_from_clock_name -skew_group clk/constrain clk
[09/09 15:26:09    143s] <CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group clk/constrain constrain
[09/09 15:26:09    143s] <CMD> set_ccopt_property extracted_from_delay_corners -skew_group clk/constrain {BEST WORST}
[09/09 15:26:09    143s] <CMD> check_ccopt_clock_tree_convergence
[09/09 15:26:09    143s] Checking clock tree convergence...
[09/09 15:26:09    143s] Checking clock tree convergence done.
[09/09 15:26:09    143s] <CMD> get_ccopt_property auto_design_state_for_ilms
[09/09 15:26:20    145s] <CMD> ccopt_design -cts
[09/09 15:26:20    145s] #% Begin ccopt_design (date=09/09 15:26:20, mem=1230.0M)
[09/09 15:26:20    145s] *** ccopt_design #1 [begin] : totSession cpu/real = 0:02:25.5/0:11:05.0 (0.2), mem = 1645.8M
[09/09 15:26:20    145s] Runtime...
[09/09 15:26:20    145s] **INFO: User's settings:
[09/09 15:26:20    145s] setNanoRouteMode -droutePostRouteSpreadWire         1
[09/09 15:26:20    145s] setNanoRouteMode -droutePostRouteWidenWireRule      VLMDefaultSetup
[09/09 15:26:20    145s] setNanoRouteMode -extractThirdPartyCompatible       false
[09/09 15:26:20    145s] setNanoRouteMode -timingEngine                      {}
[09/09 15:26:20    145s] setExtractRCMode -engine                            preRoute
[09/09 15:26:20    145s] setDelayCalMode -engine                             aae
[09/09 15:26:20    145s] setDelayCalMode -ignoreNetLoad                      false
[09/09 15:26:20    145s] setPlaceMode -place_design_floorplan_mode           false
[09/09 15:26:20    145s] setPlaceMode -place_detail_check_route              false
[09/09 15:26:20    145s] setPlaceMode -place_detail_preserve_routing         true
[09/09 15:26:20    145s] setPlaceMode -place_detail_remove_affected_routing  false
[09/09 15:26:20    145s] setPlaceMode -place_detail_swap_eeq_cells           false
[09/09 15:26:20    145s] setPlaceMode -place_global_clock_gate_aware         true
[09/09 15:26:20    145s] setPlaceMode -place_global_cong_effort              auto
[09/09 15:26:20    145s] setPlaceMode -place_global_ignore_scan              true
[09/09 15:26:20    145s] setPlaceMode -place_global_ignore_spare             false
[09/09 15:26:20    145s] setPlaceMode -place_global_module_aware_spare       false
[09/09 15:26:20    145s] setPlaceMode -place_global_place_io_pins            true
[09/09 15:26:20    145s] setPlaceMode -place_global_reorder_scan             true
[09/09 15:26:20    145s] setPlaceMode -powerDriven                           false
[09/09 15:26:20    145s] setPlaceMode -timingDriven                          true
[09/09 15:26:20    145s] setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
[09/09 15:26:20    145s] setRouteMode -earlyGlobalRoutePartitionPinGuide     true
[09/09 15:26:20    145s] 
[09/09 15:26:20    145s] (ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
[09/09 15:26:20    145s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[09/09 15:26:20    145s] Set place::cacheFPlanSiteMark to 1
[09/09 15:26:20    145s] CCOpt::Phase::Initialization...
[09/09 15:26:20    145s] Check Prerequisites...
[09/09 15:26:20    145s] Leaving CCOpt scope - CheckPlace...
[09/09 15:26:20    145s] OPERPROF: Starting checkPlace at level 1, MEM:1645.8M
[09/09 15:26:20    145s] z: 2, totalTracks: 1
[09/09 15:26:20    145s] z: 4, totalTracks: 1
[09/09 15:26:20    145s] z: 6, totalTracks: 1
[09/09 15:26:20    145s] z: 8, totalTracks: 1
[09/09 15:26:20    145s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1645.8M
[09/09 15:26:20    145s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1645.8M
[09/09 15:26:20    145s] Core basic site is CoreSite
[09/09 15:26:20    145s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1645.8M
[09/09 15:26:20    145s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.003, MEM:1669.9M
[09/09 15:26:20    145s] SiteArray: non-trimmed site array dimensions = 113 x 994
[09/09 15:26:20    145s] SiteArray: use 462,848 bytes
[09/09 15:26:20    145s] SiteArray: current memory after site array memory allocation 1669.9M
[09/09 15:26:20    145s] SiteArray: FP blocked sites are writable
[09/09 15:26:20    145s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.004, MEM:1669.9M
[09/09 15:26:20    145s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.005, MEM:1669.9M
[09/09 15:26:20    145s] Begin checking placement ... (start mem=1645.8M, init mem=1669.9M)
[09/09 15:26:20    145s] 
[09/09 15:26:20    145s] Running CheckPlace using 1 thread in normal mode...
[09/09 15:26:20    145s] 
[09/09 15:26:20    145s] ...checkPlace normal is done!
[09/09 15:26:20    145s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1669.9M
[09/09 15:26:20    145s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.001, MEM:1669.9M
[09/09 15:26:20    145s] *info: Placed = 7628          
[09/09 15:26:20    145s] *info: Unplaced = 0           
[09/09 15:26:20    145s] Placement Density:79.40%(30500/38414)
[09/09 15:26:20    145s] Placement Density (including fixed std cells):79.40%(30500/38414)
[09/09 15:26:20    145s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1669.9M
[09/09 15:26:20    145s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1669.9M
[09/09 15:26:20    145s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1669.9M)
[09/09 15:26:20    145s] OPERPROF: Finished checkPlace at level 1, CPU:0.040, REAL:0.047, MEM:1669.9M
[09/09 15:26:20    145s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.1 real=0:00:00.0)
[09/09 15:26:20    145s] Innovus will update I/O latencies
[09/09 15:26:20    145s] Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[09/09 15:26:20    145s] 
[09/09 15:26:20    145s] 
[09/09 15:26:20    145s] 
[09/09 15:26:20    145s] Check Prerequisites done. (took cpu=0:00:00.1 real=0:00:00.0)
[09/09 15:26:20    145s] CCOpt::Phase::Initialization done. (took cpu=0:00:00.1 real=0:00:00.0)
[09/09 15:26:20    145s] Executing ccopt post-processing.
[09/09 15:26:20    145s] Synthesizing clock trees with CCOpt...
[09/09 15:26:20    145s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[09/09 15:26:20    145s] CCOpt::Phase::PreparingToBalance...
[09/09 15:26:20    145s] Leaving CCOpt scope - Initializing power interface...
[09/09 15:26:20    145s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:26:20    145s] 
[09/09 15:26:20    145s] Positive (advancing) pin insertion delays
[09/09 15:26:20    145s] =========================================
[09/09 15:26:20    145s] 
[09/09 15:26:20    145s] Found 0 advancing pin insertion delay (0.000% of 844 clock tree sinks)
[09/09 15:26:20    145s] 
[09/09 15:26:20    145s] Negative (delaying) pin insertion delays
[09/09 15:26:20    145s] ========================================
[09/09 15:26:20    145s] 
[09/09 15:26:20    145s] Found 0 delaying pin insertion delay (0.000% of 844 clock tree sinks)
[09/09 15:26:20    145s] Notify start of optimization...
[09/09 15:26:20    145s] Notify start of optimization done.
[09/09 15:26:20    145s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[09/09 15:26:20    145s] **Info: Trial Route has Max Route Layer 15/11.
[09/09 15:26:20    145s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1669.9M
[09/09 15:26:20    145s] All LLGs are deleted
[09/09 15:26:20    145s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1669.9M
[09/09 15:26:20    145s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1669.9M
[09/09 15:26:20    145s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1667.9M
[09/09 15:26:20    145s] **Info: Trial Route has Max Route Layer 15/11.
[09/09 15:26:20    145s] ### Creating LA Mngr. totSessionCpu=0:02:26 mem=1667.9M
[09/09 15:26:20    145s] ### Creating LA Mngr, finished. totSessionCpu=0:02:26 mem=1667.9M
[09/09 15:26:20    145s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1667.85 MB )
[09/09 15:26:20    145s] (I)       Started Import and model ( Curr Mem: 1667.85 MB )
[09/09 15:26:20    145s] (I)       Started Create place DB ( Curr Mem: 1667.85 MB )
[09/09 15:26:20    145s] (I)       Started Import place data ( Curr Mem: 1667.85 MB )
[09/09 15:26:20    145s] (I)       Started Read instances and placement ( Curr Mem: 1667.85 MB )
[09/09 15:26:20    145s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1667.85 MB )
[09/09 15:26:20    145s] (I)       Started Read nets ( Curr Mem: 1667.85 MB )
[09/09 15:26:20    145s] (I)       Finished Read nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1669.10 MB )
[09/09 15:26:20    145s] (I)       Finished Import place data ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1669.10 MB )
[09/09 15:26:20    145s] (I)       Finished Create place DB ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1669.10 MB )
[09/09 15:26:20    145s] (I)       Started Create route DB ( Curr Mem: 1669.10 MB )
[09/09 15:26:20    145s] (I)       == Non-default Options ==
[09/09 15:26:20    145s] (I)       Maximum routing layer                              : 11
[09/09 15:26:20    145s] (I)       Number of threads                                  : 1
[09/09 15:26:20    145s] (I)       Method to set GCell size                           : row
[09/09 15:26:20    145s] (I)       Counted 611 PG shapes. We will not process PG shapes layer by layer.
[09/09 15:26:20    145s] (I)       Started Import route data (1T) ( Curr Mem: 1669.10 MB )
[09/09 15:26:20    145s] (I)       Use row-based GCell size
[09/09 15:26:20    145s] (I)       Use row-based GCell align
[09/09 15:26:20    145s] (I)       GCell unit size   : 3420
[09/09 15:26:20    145s] (I)       GCell multiplier  : 1
[09/09 15:26:20    145s] (I)       GCell row height  : 3420
[09/09 15:26:20    145s] (I)       Actual row height : 3420
[09/09 15:26:20    145s] (I)       GCell align ref   : 10000 10260
[09/09 15:26:20    145s] [NR-eGR] Track table information for default rule: 
[09/09 15:26:20    145s] [NR-eGR] M1 has no routable track
[09/09 15:26:20    145s] [NR-eGR] M2 has single uniform track structure
[09/09 15:26:20    145s] [NR-eGR] M3 has single uniform track structure
[09/09 15:26:20    145s] [NR-eGR] M4 has single uniform track structure
[09/09 15:26:20    145s] [NR-eGR] M5 has single uniform track structure
[09/09 15:26:20    145s] [NR-eGR] M6 has single uniform track structure
[09/09 15:26:20    145s] [NR-eGR] M7 has single uniform track structure
[09/09 15:26:20    145s] [NR-eGR] M8 has single uniform track structure
[09/09 15:26:20    145s] [NR-eGR] M9 has single uniform track structure
[09/09 15:26:20    145s] [NR-eGR] M10 has single uniform track structure
[09/09 15:26:20    145s] [NR-eGR] M11 has single uniform track structure
[09/09 15:26:20    145s] (I)       ========================== Default via ===========================
[09/09 15:26:20    145s] (I)       +----+------------------+----------------------------------------+
[09/09 15:26:20    145s] (I)       |  Z | Code  Single-Cut | Code  Multi-Cut                        |
[09/09 15:26:20    145s] (I)       +----+------------------+----------------------------------------+
[09/09 15:26:20    145s] (I)       |  1 |    3  M2_M1_VH   |   16  M2_M1_1x2_VV_N                   |
[09/09 15:26:20    145s] (I)       |  2 |   23  M3_M2_HV   |   30  M3_M2_1x2_VH_S                   |
[09/09 15:26:20    145s] (I)       |  3 |   33  M4_M3_VH   |   37  M4_M3_2x1_HV_E                   |
[09/09 15:26:20    145s] (I)       |  4 |   43  M5_M4_HV   |   50  M5_M4_1x2_VH_S                   |
[09/09 15:26:20    145s] (I)       |  5 |   53  M6_M5_VH   |   60  M6_M5_1x2_HV_S                   |
[09/09 15:26:20    145s] (I)       |  6 |   63  M7_M6_HV   |   70  M7_M6_1x2_VH_S                   |
[09/09 15:26:20    145s] (I)       |  7 |   73  M8_M7_VH   |   80  M8_M7_1x2_HV_S                   |
[09/09 15:26:20    145s] (I)       |  8 |   83  M9_M8_HV   |   90  M9_M8_1x2_VH_S                   |
[09/09 15:26:20    145s] (I)       |  9 |   93  M10_M9_VH  |  112  VLMDefaultSetup_M10_M9_2x1_HV_W  |
[09/09 15:26:20    145s] (I)       | 10 |  101  M11_M10_HV |  116  VLMDefaultSetup_M11_M10_2x1_VH_W |
[09/09 15:26:20    145s] (I)       +----+------------------+----------------------------------------+
[09/09 15:26:20    145s] (I)       Started Read blockages ( Layer 2-11 ) ( Curr Mem: 1669.10 MB )
[09/09 15:26:20    145s] (I)       Started Read routing blockages ( Curr Mem: 1669.10 MB )
[09/09 15:26:20    145s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1669.10 MB )
[09/09 15:26:20    145s] (I)       Started Read instance blockages ( Curr Mem: 1669.10 MB )
[09/09 15:26:20    145s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1669.10 MB )
[09/09 15:26:20    145s] (I)       Started Read PG blockages ( Curr Mem: 1669.10 MB )
[09/09 15:26:20    145s] [NR-eGR] Read 810 PG shapes
[09/09 15:26:20    145s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1669.10 MB )
[09/09 15:26:20    145s] (I)       Started Read boundary cut boxes ( Curr Mem: 1669.10 MB )
[09/09 15:26:20    145s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1669.10 MB )
[09/09 15:26:20    145s] [NR-eGR] #Routing Blockages  : 0
[09/09 15:26:20    145s] [NR-eGR] #Instance Blockages : 0
[09/09 15:26:20    145s] [NR-eGR] #PG Blockages       : 810
[09/09 15:26:20    145s] [NR-eGR] #Halo Blockages     : 0
[09/09 15:26:20    145s] [NR-eGR] #Boundary Blockages : 0
[09/09 15:26:20    145s] (I)       Finished Read blockages ( Layer 2-11 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1669.10 MB )
[09/09 15:26:20    145s] (I)       Started Read blackboxes ( Curr Mem: 1669.10 MB )
[09/09 15:26:20    145s] (I)       Design has 0 blackboxes considered as all layer blockages.
[09/09 15:26:20    145s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1669.10 MB )
[09/09 15:26:20    145s] (I)       Started Read prerouted ( Curr Mem: 1669.10 MB )
[09/09 15:26:20    145s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[09/09 15:26:20    145s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1669.10 MB )
[09/09 15:26:20    145s] (I)       Started Read unlegalized nets ( Curr Mem: 1669.10 MB )
[09/09 15:26:20    145s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1669.10 MB )
[09/09 15:26:20    145s] (I)       Started Read nets ( Curr Mem: 1669.10 MB )
[09/09 15:26:20    145s] [NR-eGR] Read numTotalNets=8478  numIgnoredNets=0
[09/09 15:26:20    145s] (I)       Finished Read nets ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1671.11 MB )
[09/09 15:26:20    145s] (I)       Started Set up via pillars ( Curr Mem: 1671.11 MB )
[09/09 15:26:20    145s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1671.11 MB )
[09/09 15:26:20    145s] (I)       early_global_route_priority property id does not exist.
[09/09 15:26:20    145s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1671.11 MB )
[09/09 15:26:20    145s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1671.11 MB )
[09/09 15:26:20    145s] (I)       Model blockages into capacity
[09/09 15:26:20    145s] (I)       Read Num Blocks=810  Num Prerouted Wires=0  Num CS=0
[09/09 15:26:20    145s] (I)       Started Initialize 3D capacity ( Curr Mem: 1671.11 MB )
[09/09 15:26:20    145s] (I)       Layer 1 (V) : #blockages 116 : #preroutes 0
[09/09 15:26:20    145s] (I)       Layer 2 (H) : #blockages 116 : #preroutes 0
[09/09 15:26:20    145s] (I)       Layer 3 (V) : #blockages 112 : #preroutes 0
[09/09 15:26:20    145s] (I)       Layer 4 (H) : #blockages 112 : #preroutes 0
[09/09 15:26:20    145s] (I)       Layer 5 (V) : #blockages 112 : #preroutes 0
[09/09 15:26:20    145s] (I)       Layer 6 (H) : #blockages 149 : #preroutes 0
[09/09 15:26:20    145s] (I)       Layer 7 (V) : #blockages 93 : #preroutes 0
[09/09 15:26:20    145s] (I)       Layer 8 (H) : #blockages 0 : #preroutes 0
[09/09 15:26:20    145s] (I)       Layer 9 (V) : #blockages 0 : #preroutes 0
[09/09 15:26:20    145s] (I)       Layer 10 (H) : #blockages 0 : #preroutes 0
[09/09 15:26:20    145s] (I)       Finished Initialize 3D capacity ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1671.11 MB )
[09/09 15:26:20    145s] (I)       -- layer congestion ratio --
[09/09 15:26:20    145s] (I)       Layer 1 : 0.100000
[09/09 15:26:20    145s] (I)       Layer 2 : 0.700000
[09/09 15:26:20    145s] (I)       Layer 3 : 0.700000
[09/09 15:26:20    145s] (I)       Layer 4 : 0.700000
[09/09 15:26:20    145s] (I)       Layer 5 : 0.700000
[09/09 15:26:20    145s] (I)       Layer 6 : 0.700000
[09/09 15:26:20    145s] (I)       Layer 7 : 0.700000
[09/09 15:26:20    145s] (I)       Layer 8 : 0.700000
[09/09 15:26:20    145s] (I)       Layer 9 : 0.700000
[09/09 15:26:20    145s] (I)       Layer 10 : 0.700000
[09/09 15:26:20    145s] (I)       Layer 11 : 0.700000
[09/09 15:26:20    145s] (I)       ----------------------------
[09/09 15:26:20    145s] (I)       Number of ignored nets                =      0
[09/09 15:26:20    145s] (I)       Number of connected nets              =      0
[09/09 15:26:20    145s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[09/09 15:26:20    145s] (I)       Number of clock nets                  =      1.  Ignored: No
[09/09 15:26:20    145s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[09/09 15:26:20    145s] (I)       Number of special nets                =      0.  Ignored: Yes
[09/09 15:26:20    145s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[09/09 15:26:20    145s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[09/09 15:26:20    145s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[09/09 15:26:20    145s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[09/09 15:26:20    145s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[09/09 15:26:20    145s] (I)       Finished Import route data (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1671.11 MB )
[09/09 15:26:20    145s] (I)       Finished Create route DB ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1671.11 MB )
[09/09 15:26:20    145s] (I)       Started Read aux data ( Curr Mem: 1671.11 MB )
[09/09 15:26:20    145s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1671.11 MB )
[09/09 15:26:20    145s] (I)       Started Others data preparation ( Curr Mem: 1671.11 MB )
[09/09 15:26:20    145s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[09/09 15:26:20    145s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1671.11 MB )
[09/09 15:26:20    145s] (I)       Started Create route kernel ( Curr Mem: 1671.11 MB )
[09/09 15:26:20    145s] (I)       Ndr track 0 does not exist
[09/09 15:26:20    145s] (I)       ---------------------Grid Graph Info--------------------
[09/09 15:26:20    145s] (I)       Routing area        : (0, 0) - (417600, 406980)
[09/09 15:26:20    145s] (I)       Core area           : (10000, 10260) - (407600, 396720)
[09/09 15:26:20    145s] (I)       Site width          :   400  (dbu)
[09/09 15:26:20    145s] (I)       Row height          :  3420  (dbu)
[09/09 15:26:20    145s] (I)       GCell row height    :  3420  (dbu)
[09/09 15:26:20    145s] (I)       GCell width         :  3420  (dbu)
[09/09 15:26:20    145s] (I)       GCell height        :  3420  (dbu)
[09/09 15:26:20    145s] (I)       Grid                :   122   119    11
[09/09 15:26:20    145s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[09/09 15:26:20    145s] (I)       Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[09/09 15:26:20    145s] (I)       Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[09/09 15:26:20    145s] (I)       Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[09/09 15:26:20    145s] (I)       Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[09/09 15:26:20    145s] (I)       Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[09/09 15:26:20    145s] (I)       Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[09/09 15:26:20    145s] (I)       First track coord   :     0   200   190   200   190   200   190   200   190  1200  1140
[09/09 15:26:20    145s] (I)       Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[09/09 15:26:20    145s] (I)       Total num of tracks :     0  1044  1071  1044  1071  1044  1071  1044  1071   417   427
[09/09 15:26:20    145s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[09/09 15:26:20    145s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[09/09 15:26:20    145s] (I)       --------------------------------------------------------
[09/09 15:26:20    145s] 
[09/09 15:26:20    145s] [NR-eGR] ============ Routing rule table ============
[09/09 15:26:20    145s] [NR-eGR] Rule id: 0  Nets: 8478 
[09/09 15:26:20    145s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[09/09 15:26:20    145s] (I)       Pitch:  L1=240  L2=400  L3=380  L4=400  L5=380  L6=400  L7=380  L8=400  L9=380  L10=1000  L11=950
[09/09 15:26:20    145s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[09/09 15:26:20    145s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[09/09 15:26:20    145s] [NR-eGR] ========================================
[09/09 15:26:20    145s] [NR-eGR] 
[09/09 15:26:20    145s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[09/09 15:26:20    145s] (I)       blocked tracks on layer2 : = 1168 / 124236 (0.94%)
[09/09 15:26:20    145s] (I)       blocked tracks on layer3 : = 232 / 130662 (0.18%)
[09/09 15:26:20    145s] (I)       blocked tracks on layer4 : = 1188 / 124236 (0.96%)
[09/09 15:26:20    145s] (I)       blocked tracks on layer5 : = 232 / 130662 (0.18%)
[09/09 15:26:20    145s] (I)       blocked tracks on layer6 : = 1188 / 124236 (0.96%)
[09/09 15:26:20    145s] (I)       blocked tracks on layer7 : = 12956 / 130662 (9.92%)
[09/09 15:26:20    145s] (I)       blocked tracks on layer8 : = 11500 / 124236 (9.26%)
[09/09 15:26:20    145s] (I)       blocked tracks on layer9 : = 0 / 130662 (0.00%)
[09/09 15:26:20    145s] (I)       blocked tracks on layer10 : = 0 / 49623 (0.00%)
[09/09 15:26:20    145s] (I)       blocked tracks on layer11 : = 0 / 52094 (0.00%)
[09/09 15:26:20    145s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1671.11 MB )
[09/09 15:26:20    145s] (I)       Finished Import and model ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1671.11 MB )
[09/09 15:26:20    145s] (I)       Reset routing kernel
[09/09 15:26:20    145s] (I)       Started Global Routing ( Curr Mem: 1671.11 MB )
[09/09 15:26:20    145s] (I)       Started Initialization ( Curr Mem: 1671.11 MB )
[09/09 15:26:20    145s] (I)       totalPins=29320  totalGlobalPin=28744 (98.04%)
[09/09 15:26:20    145s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1671.11 MB )
[09/09 15:26:20    145s] (I)       Started Net group 1 ( Curr Mem: 1671.11 MB )
[09/09 15:26:20    145s] (I)       Started Generate topology ( Curr Mem: 1671.11 MB )
[09/09 15:26:20    145s] (I)       Finished Generate topology ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1671.11 MB )
[09/09 15:26:20    145s] (I)       total 2D Cap : 1095662 = (561550 H, 534112 V)
[09/09 15:26:20    145s] [NR-eGR] Layer group 1: route 8478 net(s) in layer range [2, 11]
[09/09 15:26:20    145s] (I)       
[09/09 15:26:20    145s] (I)       ============  Phase 1a Route ============
[09/09 15:26:20    145s] (I)       Started Phase 1a ( Curr Mem: 1671.11 MB )
[09/09 15:26:20    145s] (I)       Started Pattern routing (1T) ( Curr Mem: 1671.11 MB )
[09/09 15:26:20    145s] (I)       Finished Pattern routing (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1673.86 MB )
[09/09 15:26:20    145s] (I)       Usage: 59552 = (28424 H, 31128 V) = (5.06% H, 5.83% V) = (4.861e+04um H, 5.323e+04um V)
[09/09 15:26:20    145s] (I)       Started Add via demand to 2D ( Curr Mem: 1673.86 MB )
[09/09 15:26:20    145s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1673.86 MB )
[09/09 15:26:20    145s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1673.86 MB )
[09/09 15:26:20    145s] (I)       
[09/09 15:26:20    145s] (I)       ============  Phase 1b Route ============
[09/09 15:26:20    145s] (I)       Started Phase 1b ( Curr Mem: 1673.86 MB )
[09/09 15:26:20    145s] (I)       Usage: 59552 = (28424 H, 31128 V) = (5.06% H, 5.83% V) = (4.861e+04um H, 5.323e+04um V)
[09/09 15:26:20    145s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.018339e+05um
[09/09 15:26:20    145s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[09/09 15:26:20    145s] (I)       Congestion threshold : each 60.00, sum 90.00
[09/09 15:26:20    145s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1673.86 MB )
[09/09 15:26:20    145s] (I)       
[09/09 15:26:20    145s] (I)       ============  Phase 1c Route ============
[09/09 15:26:20    145s] (I)       Started Phase 1c ( Curr Mem: 1673.86 MB )
[09/09 15:26:20    145s] (I)       Usage: 59552 = (28424 H, 31128 V) = (5.06% H, 5.83% V) = (4.861e+04um H, 5.323e+04um V)
[09/09 15:26:20    145s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1673.86 MB )
[09/09 15:26:20    145s] (I)       
[09/09 15:26:20    145s] (I)       ============  Phase 1d Route ============
[09/09 15:26:20    145s] (I)       Started Phase 1d ( Curr Mem: 1673.86 MB )
[09/09 15:26:20    145s] (I)       Usage: 59552 = (28424 H, 31128 V) = (5.06% H, 5.83% V) = (4.861e+04um H, 5.323e+04um V)
[09/09 15:26:20    145s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1673.86 MB )
[09/09 15:26:20    145s] (I)       
[09/09 15:26:20    145s] (I)       ============  Phase 1e Route ============
[09/09 15:26:20    145s] (I)       Started Phase 1e ( Curr Mem: 1673.86 MB )
[09/09 15:26:20    145s] (I)       Started Route legalization ( Curr Mem: 1673.86 MB )
[09/09 15:26:20    145s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1673.86 MB )
[09/09 15:26:20    145s] (I)       Usage: 59552 = (28424 H, 31128 V) = (5.06% H, 5.83% V) = (4.861e+04um H, 5.323e+04um V)
[09/09 15:26:20    145s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.018339e+05um
[09/09 15:26:20    145s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1673.86 MB )
[09/09 15:26:20    145s] (I)       
[09/09 15:26:20    145s] (I)       ============  Phase 1l Route ============
[09/09 15:26:20    145s] (I)       Started Phase 1l ( Curr Mem: 1673.86 MB )
[09/09 15:26:20    145s] (I)       Started Layer assignment (1T) ( Curr Mem: 1673.86 MB )
[09/09 15:26:20    145s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1673.86 MB )
[09/09 15:26:20    145s] (I)       Finished Layer assignment (1T) ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 1673.86 MB )
[09/09 15:26:20    145s] (I)       Finished Phase 1l ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 1673.86 MB )
[09/09 15:26:20    145s] (I)       Finished Net group 1 ( CPU: 0.05 sec, Real: 0.04 sec, Curr Mem: 1673.86 MB )
[09/09 15:26:20    145s] (I)       Started Clean cong LA ( Curr Mem: 1673.86 MB )
[09/09 15:26:20    145s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1673.86 MB )
[09/09 15:26:20    145s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[09/09 15:26:20    145s] (I)       Layer  2:     122872     37185         1           0      123085    ( 0.00%) 
[09/09 15:26:20    145s] (I)       Layer  3:     129406     28223         0           0      129591    ( 0.00%) 
[09/09 15:26:20    145s] (I)       Layer  4:     122869      2678         0           0      123085    ( 0.00%) 
[09/09 15:26:20    145s] (I)       Layer  5:     129407       437         0           0      129591    ( 0.00%) 
[09/09 15:26:20    145s] (I)       Layer  6:     122869         0         0           0      123085    ( 0.00%) 
[09/09 15:26:20    145s] (I)       Layer  7:     116808         0         0        8352      121239    ( 6.44%) 
[09/09 15:26:20    145s] (I)       Layer  8:     111838         0         0        7729      115356    ( 6.28%) 
[09/09 15:26:20    145s] (I)       Layer  9:     129591         0         0           0      129591    ( 0.00%) 
[09/09 15:26:20    145s] (I)       Layer 10:      49206         0         0           0       49234    ( 0.00%) 
[09/09 15:26:20    145s] (I)       Layer 11:      51667         0         0           0       51836    ( 0.00%) 
[09/09 15:26:20    145s] (I)       Total:       1086533     68523         1       16081     1095693    ( 1.45%) 
[09/09 15:26:20    145s] (I)       
[09/09 15:26:20    145s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[09/09 15:26:20    145s] [NR-eGR]                        OverCon            
[09/09 15:26:20    145s] [NR-eGR]                         #Gcell     %Gcell
[09/09 15:26:20    145s] [NR-eGR]       Layer                (1)    OverCon 
[09/09 15:26:20    145s] [NR-eGR] ----------------------------------------------
[09/09 15:26:20    145s] [NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[09/09 15:26:20    145s] [NR-eGR]      M2  (2)         1( 0.01%)   ( 0.01%) 
[09/09 15:26:20    145s] [NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[09/09 15:26:20    145s] [NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[09/09 15:26:20    145s] [NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[09/09 15:26:20    145s] [NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[09/09 15:26:20    145s] [NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[09/09 15:26:20    145s] [NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[09/09 15:26:20    145s] [NR-eGR]      M9  (9)         0( 0.00%)   ( 0.00%) 
[09/09 15:26:20    145s] [NR-eGR]     M10 (10)         0( 0.00%)   ( 0.00%) 
[09/09 15:26:20    145s] [NR-eGR]     M11 (11)         0( 0.00%)   ( 0.00%) 
[09/09 15:26:20    145s] [NR-eGR] ----------------------------------------------
[09/09 15:26:20    145s] [NR-eGR] Total                1( 0.00%)   ( 0.00%) 
[09/09 15:26:20    145s] [NR-eGR] 
[09/09 15:26:20    145s] (I)       Finished Global Routing ( CPU: 0.05 sec, Real: 0.04 sec, Curr Mem: 1673.86 MB )
[09/09 15:26:20    145s] (I)       Started Export 3D cong map ( Curr Mem: 1673.86 MB )
[09/09 15:26:20    145s] (I)       total 2D Cap : 1095917 = (561572 H, 534345 V)
[09/09 15:26:20    145s] (I)       Started Export 2D cong map ( Curr Mem: 1673.86 MB )
[09/09 15:26:20    145s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[09/09 15:26:20    145s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[09/09 15:26:20    145s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1673.86 MB )
[09/09 15:26:20    145s] (I)       Finished Export 3D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1673.86 MB )
[09/09 15:26:20    145s] (I)       Started Free existing wires ( Curr Mem: 1673.86 MB )
[09/09 15:26:20    145s] (I)       Finished Free existing wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1673.86 MB )
[09/09 15:26:20    145s] (I)       ============= Track Assignment ============
[09/09 15:26:20    145s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1673.86 MB )
[09/09 15:26:20    145s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1673.86 MB )
[09/09 15:26:20    145s] (I)       Started Track Assignment (1T) ( Curr Mem: 1673.86 MB )
[09/09 15:26:20    145s] (I)       Initialize Track Assignment ( max pin layer : 12 )
[09/09 15:26:20    145s] (I)       Current Track Assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1673.86 MB )
[09/09 15:26:20    145s] (I)       Run Multi-thread track assignment
[09/09 15:26:20    145s] (I)       Finished Track Assignment (1T) ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 1673.86 MB )
[09/09 15:26:20    145s] (I)       Started Export ( Curr Mem: 1673.86 MB )
[09/09 15:26:20    145s] [NR-eGR] Started Export DB wires ( Curr Mem: 1673.86 MB )
[09/09 15:26:20    145s] [NR-eGR] Started Export all nets ( Curr Mem: 1673.86 MB )
[09/09 15:26:20    145s] [NR-eGR] Finished Export all nets ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1673.86 MB )
[09/09 15:26:20    145s] [NR-eGR] Started Set wire vias ( Curr Mem: 1673.86 MB )
[09/09 15:26:20    145s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1673.86 MB )
[09/09 15:26:20    145s] [NR-eGR] Finished Export DB wires ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1673.86 MB )
[09/09 15:26:20    145s] [NR-eGR] --------------------------------------------------------------------------
[09/09 15:26:20    145s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 29250
[09/09 15:26:20    145s] [NR-eGR]     M2  (2V) length: 5.295428e+04um, number of vias: 44685
[09/09 15:26:20    145s] [NR-eGR]     M3  (3H) length: 4.942250e+04um, number of vias: 986
[09/09 15:26:20    145s] [NR-eGR]     M4  (4V) length: 4.571735e+03um, number of vias: 85
[09/09 15:26:20    145s] [NR-eGR]     M5  (5H) length: 7.508000e+02um, number of vias: 0
[09/09 15:26:20    145s] [NR-eGR]     M6  (6V) length: 0.000000e+00um, number of vias: 0
[09/09 15:26:20    145s] [NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[09/09 15:26:20    145s] [NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[09/09 15:26:20    145s] [NR-eGR]     M9  (9H) length: 0.000000e+00um, number of vias: 0
[09/09 15:26:20    145s] [NR-eGR]    M10 (10V) length: 0.000000e+00um, number of vias: 0
[09/09 15:26:20    145s] [NR-eGR]    M11 (11H) length: 0.000000e+00um, number of vias: 0
[09/09 15:26:20    145s] [NR-eGR] Total length: 1.076993e+05um, number of vias: 75006
[09/09 15:26:20    145s] [NR-eGR] --------------------------------------------------------------------------
[09/09 15:26:20    145s] [NR-eGR] Total eGR-routed clock nets wire length: 3.670750e+03um 
[09/09 15:26:20    145s] [NR-eGR] --------------------------------------------------------------------------
[09/09 15:26:20    145s] (I)       Started Update net boxes ( Curr Mem: 1673.86 MB )
[09/09 15:26:20    145s] (I)       Finished Update net boxes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1673.86 MB )
[09/09 15:26:20    145s] (I)       Started Update timing ( Curr Mem: 1673.86 MB )
[09/09 15:26:20    145s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1673.86 MB )
[09/09 15:26:20    145s] (I)       Finished Export ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1673.86 MB )
[09/09 15:26:20    145s] (I)       Started Postprocess design ( Curr Mem: 1673.86 MB )
[09/09 15:26:20    145s] (I)       Finished Postprocess design ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1673.86 MB )
[09/09 15:26:20    145s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.16 sec, Real: 0.17 sec, Curr Mem: 1673.86 MB )
[09/09 15:26:20    145s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.2 real=0:00:00.2)
[09/09 15:26:20    145s] Rebuilding timing graph...
[09/09 15:26:20    145s] Rebuilding timing graph done.
[09/09 15:26:20    145s] Legalization setup...
[09/09 15:26:20    145s] Using cell based legalization.
[09/09 15:26:20    145s] Initializing placement interface...
[09/09 15:26:20    145s]   Use check_library -place or consult logv if problems occur.
[09/09 15:26:20    145s]   Leaving CCOpt scope - Initializing placement interface...
[09/09 15:26:20    145s] OPERPROF: Starting DPlace-Init at level 1, MEM:1679.4M
[09/09 15:26:20    145s] z: 2, totalTracks: 1
[09/09 15:26:20    145s] z: 4, totalTracks: 1
[09/09 15:26:20    145s] z: 6, totalTracks: 1
[09/09 15:26:20    145s] z: 8, totalTracks: 1
[09/09 15:26:20    145s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1679.4M
[09/09 15:26:20    145s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1679.4M
[09/09 15:26:20    145s] Core basic site is CoreSite
[09/09 15:26:20    145s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[09/09 15:26:20    145s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1679.4M
[09/09 15:26:20    145s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.002, MEM:1679.4M
[09/09 15:26:20    145s] SiteArray: non-trimmed site array dimensions = 113 x 994
[09/09 15:26:20    145s] SiteArray: use 462,848 bytes
[09/09 15:26:20    145s] SiteArray: current memory after site array memory allocation 1679.4M
[09/09 15:26:20    145s] SiteArray: FP blocked sites are writable
[09/09 15:26:20    145s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/09 15:26:20    145s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1679.4M
[09/09 15:26:20    145s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1679.4M
[09/09 15:26:20    145s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.015, MEM:1679.4M
[09/09 15:26:20    145s] OPERPROF:     Starting CMU at level 3, MEM:1679.4M
[09/09 15:26:20    145s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1679.4M
[09/09 15:26:20    145s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.017, MEM:1679.4M
[09/09 15:26:20    145s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1679.4MB).
[09/09 15:26:20    145s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.023, MEM:1679.4M
[09/09 15:26:20    145s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:26:20    145s] Initializing placement interface done.
[09/09 15:26:20    145s] Leaving CCOpt scope - Cleaning up placement interface...
[09/09 15:26:20    145s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1679.4M
[09/09 15:26:20    145s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.010, MEM:1679.4M
[09/09 15:26:20    145s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:26:20    145s] Leaving CCOpt scope - Initializing placement interface...
[09/09 15:26:20    145s] OPERPROF: Starting DPlace-Init at level 1, MEM:1679.4M
[09/09 15:26:20    145s] z: 2, totalTracks: 1
[09/09 15:26:20    145s] z: 4, totalTracks: 1
[09/09 15:26:20    145s] z: 6, totalTracks: 1
[09/09 15:26:20    145s] z: 8, totalTracks: 1
[09/09 15:26:20    145s] #spOpts: mergeVia=F 
[09/09 15:26:20    145s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1679.4M
[09/09 15:26:20    145s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[09/09 15:26:20    145s] OPERPROF:     Starting CMU at level 3, MEM:1679.4M
[09/09 15:26:20    145s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.001, MEM:1679.4M
[09/09 15:26:20    145s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.013, MEM:1679.4M
[09/09 15:26:20    145s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1679.4MB).
[09/09 15:26:20    145s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.017, MEM:1679.4M
[09/09 15:26:20    145s] Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:26:20    145s] (I)       Load db... (mem=1679.4M)
[09/09 15:26:20    145s] (I)       Read data from FE... (mem=1679.4M)
[09/09 15:26:20    145s] (I)       Started Read instances and placement ( Curr Mem: 1679.40 MB )
[09/09 15:26:20    145s] (I)       Number of ignored instance 0
[09/09 15:26:20    145s] (I)       Number of inbound cells 0
[09/09 15:26:20    145s] (I)       Number of opened ILM blockages 0
[09/09 15:26:20    145s] (I)       Number of instances temporarily fixed by detailed placement 0
[09/09 15:26:20    145s] (I)       numMoveCells=7628, numMacros=0  numPads=70  numMultiRowHeightInsts=0
[09/09 15:26:20    145s] (I)       cell height: 3420, count: 7628
[09/09 15:26:20    145s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1679.40 MB )
[09/09 15:26:20    145s] (I)       Read rows... (mem=1679.4M)
[09/09 15:26:20    145s] (I)       Done Read rows (cpu=0.000s, mem=1679.4M)
[09/09 15:26:20    145s] (I)       Done Read data from FE (cpu=0.000s, mem=1679.4M)
[09/09 15:26:20    145s] (I)       Done Load db (cpu=0.000s, mem=1679.4M)
[09/09 15:26:20    145s] (I)       Constructing placeable region... (mem=1679.4M)
[09/09 15:26:20    145s] (I)       Constructing bin map
[09/09 15:26:20    145s] (I)       Initialize bin information with width=34200 height=34200
[09/09 15:26:20    145s] (I)       Done constructing bin map
[09/09 15:26:20    145s] (I)       Compute region effective width... (mem=1679.4M)
[09/09 15:26:20    145s] (I)       Done Compute region effective width (cpu=0.000s, mem=1679.4M)
[09/09 15:26:20    145s] (I)       Done Constructing placeable region (cpu=0.000s, mem=1679.4M)
[09/09 15:26:20    145s] Legalization setup done. (took cpu=0:00:00.1 real=0:00:00.1)
[09/09 15:26:20    145s] Validating CTS configuration...
[09/09 15:26:20    145s] Checking module port directions...
[09/09 15:26:20    145s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:26:20    145s] Non-default CCOpt properties:
[09/09 15:26:20    145s] buffer_cells is set for at least one object
[09/09 15:26:20    145s] inverter_cells is set for at least one object
[09/09 15:26:20    145s] route_type is set for at least one object
[09/09 15:26:20    145s] LayerId::1 widthSet size::4
[09/09 15:26:20    145s] LayerId::2 widthSet size::4
[09/09 15:26:20    145s] LayerId::3 widthSet size::5
[09/09 15:26:20    145s] LayerId::4 widthSet size::5
[09/09 15:26:20    145s] LayerId::5 widthSet size::5
[09/09 15:26:20    145s] LayerId::6 widthSet size::5
[09/09 15:26:20    145s] LayerId::7 widthSet size::5
[09/09 15:26:20    145s] LayerId::8 widthSet size::5
[09/09 15:26:20    145s] LayerId::9 widthSet size::5
[09/09 15:26:20    145s] LayerId::10 widthSet size::4
[09/09 15:26:20    145s] LayerId::11 widthSet size::3
[09/09 15:26:20    145s] Updating RC grid for preRoute extraction ...
[09/09 15:26:20    145s] eee: pegSigSF::1.070000
[09/09 15:26:20    145s] Initializing multi-corner capacitance tables ... 
[09/09 15:26:20    145s] Initializing multi-corner resistance tables ...
[09/09 15:26:20    145s] Creating RPSQ from WeeR and WRes ...
[09/09 15:26:20    145s] Creating RPSQ from WeeR and WRes ...
[09/09 15:26:21    146s] eee: l::1 avDens::0.112792 usedTrk::1461.781021 availTrk::12960.000000 sigTrk::1461.781021
[09/09 15:26:21    146s] eee: l::2 avDens::0.252679 usedTrk::3110.989524 availTrk::12312.000000 sigTrk::3110.989524
[09/09 15:26:21    146s] eee: l::3 avDens::0.220026 usedTrk::2910.938385 availTrk::13230.000000 sigTrk::2910.938385
[09/09 15:26:21    146s] eee: l::4 avDens::0.023587 usedTrk::268.215878 availTrk::11371.500000 sigTrk::268.215878
[09/09 15:26:21    146s] eee: l::5 avDens::0.013946 usedTrk::43.930965 availTrk::3150.000000 sigTrk::43.930965
[09/09 15:26:21    146s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/09 15:26:21    146s] eee: l::7 avDens::0.019826 usedTrk::107.057837 availTrk::5400.000000 sigTrk::107.057837
[09/09 15:26:21    146s] eee: l::8 avDens::0.017700 usedTrk::90.800000 availTrk::5130.000000 sigTrk::90.800000
[09/09 15:26:21    146s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/09 15:26:21    146s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/09 15:26:21    146s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/09 15:26:21    146s] **Info: Trial Route has Max Route Layer 15/11.
[09/09 15:26:21    146s] {RT WORST 0 11 11 {7 0} {10 0} 2}
[09/09 15:26:21    146s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.049420 ; aWlH: 0.000000 ; Pmax: 0.805800 ; wcR: 0.772700 ; newSi: 0.083500 ; pMod: 83 ; 
[09/09 15:26:21    146s] Route type trimming info:
[09/09 15:26:21    146s]   The following route types were modified by the autotrimmer:
[09/09 15:26:21    146s]     clkroute (M3-M6) was replaced by clkroute_ccopt_autotrimmed (M3-M5);
[09/09 15:26:21    146s]       Layer M6 is trimmed off because its RC characteristic is very different from its adjacent layers.
[09/09 15:26:21    146s]   To disable this behavior, either reduce the range of allowed layers or set the property "route_type_autotrim" to false.
[09/09 15:26:21    146s] Found no blackbox sink pins.
[09/09 15:26:21    146s] Accumulated time to calculate placeable region: 0
[09/09 15:26:21    146s] (I)       Initializing Steiner engine. 
[09/09 15:26:21    146s] End AAE Lib Interpolated Model. (MEM=1680.46 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 15:26:21    146s] Library trimming buffers in power domain auto-default and half-corner BEST:setup.late removed 0 of 4 cells
[09/09 15:26:21    146s] Original list had 4 cells:
[09/09 15:26:21    146s] CLKBUFX16 CLKBUFX12 CLKBUFX8 CLKBUFX6 
[09/09 15:26:21    146s] Library trimming was not able to trim any cells:
[09/09 15:26:21    146s] CLKBUFX16 CLKBUFX12 CLKBUFX8 CLKBUFX6 
[09/09 15:26:21    146s] Accumulated time to calculate placeable region: 0
[09/09 15:26:21    146s] Library trimming inverters in power domain auto-default and half-corner BEST:setup.late removed 0 of 6 cells
[09/09 15:26:21    146s] Original list had 6 cells:
[09/09 15:26:21    146s] CLKINVX16 CLKINVX12 CLKINVX8 CLKINVX6 CLKINVX4 CLKINVX3 
[09/09 15:26:21    146s] Library trimming was not able to trim any cells:
[09/09 15:26:21    146s] CLKINVX16 CLKINVX12 CLKINVX8 CLKINVX6 CLKINVX4 CLKINVX3 
[09/09 15:26:21    146s] Accumulated time to calculate placeable region: 0
[09/09 15:26:21    146s] Accumulated time to calculate placeable region: 0
[09/09 15:26:21    146s] Clock tree balancer configuration for clock_tree clk:
[09/09 15:26:21    146s] Non-default CCOpt properties:
[09/09 15:26:21    146s]   route_type (leaf): clkroute_ccopt_autotrimmed (default: default)
[09/09 15:26:21    146s]   route_type (trunk): clkroute_ccopt_autotrimmed (default: default)
[09/09 15:26:21    146s]   route_type (top): default_route_type_nonleaf (default: default)
[09/09 15:26:21    146s] For power domain auto-default:
[09/09 15:26:21    146s]   Buffers:     CLKBUFX16 CLKBUFX12 CLKBUFX8 CLKBUFX6 
[09/09 15:26:21    146s]   Inverters:   CLKINVX16 CLKINVX12 CLKINVX8 CLKINVX6 CLKINVX4 CLKINVX3 
[09/09 15:26:21    146s]   Clock gates (with test): TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
[09/09 15:26:21    146s]   Clock gates   (no test): TLATNCAX20 TLATNCAX16 TLATNCAX12 TLATNCAX8 TLATNCAX6 TLATNCAX4 TLATNCAX3 TLATNCAX2 
[09/09 15:26:21    146s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 38414.124um^2
[09/09 15:26:21    146s] Top Routing info:
[09/09 15:26:21    146s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[09/09 15:26:21    146s]   Unshielded; Mask Constraint: 0; Source: route_type.
[09/09 15:26:21    146s] Trunk/Leaf Routing info:
[09/09 15:26:21    146s]   Route-type name: clkroute_ccopt_autotrimmed; Top/bottom preferred layer name: M5/M3; 
[09/09 15:26:21    146s]   Non-default rule name: 2w2s; Unshielded; Mask Constraint: 0; Source: route_type.
[09/09 15:26:21    146s] For timing_corner BEST:setup, late and power domain auto-default:
[09/09 15:26:21    146s]   Slew time target (leaf):    0.052ns
[09/09 15:26:21    146s]   Slew time target (trunk):   0.052ns
[09/09 15:26:21    146s]   Slew time target (top):     0.053ns (Note: no nets are considered top nets in this clock tree)
[09/09 15:26:21    146s]   Buffer unit delay: 0.030ns
[09/09 15:26:21    146s]   Buffer max distance: 279.140um
[09/09 15:26:21    146s] Fastest wire driving cells and distances:
[09/09 15:26:21    146s]   Buffer    : {lib_cell:CLKBUFX16, fastest_considered_half_corner=BEST:setup.late, optimalDrivingDistance=279.140um, saturatedSlew=0.045ns, speed=5388.803um per ns, cellArea=24.504um^2 per 1000um}
[09/09 15:26:21    146s]   Inverter  : {lib_cell:CLKINVX16, fastest_considered_half_corner=BEST:setup.late, optimalDrivingDistance=214.066um, saturatedSlew=0.047ns, speed=6795.746um per ns, cellArea=25.562um^2 per 1000um}
[09/09 15:26:21    146s]   Clock gate (with test): {lib_cell:TLATNTSCAX16, fastest_considered_half_corner=BEST:setup.late, optimalDrivingDistance=276.667um, saturatedSlew=0.046ns, speed=2370.754um per ns, cellArea=46.973um^2 per 1000um}
[09/09 15:26:21    146s]   Clock gate   (no test): {lib_cell:TLATNCAX20, fastest_considered_half_corner=BEST:setup.late, optimalDrivingDistance=285.417um, saturatedSlew=0.046ns, speed=2307.332um per ns, cellArea=47.930um^2 per 1000um}
[09/09 15:26:21    146s] 
[09/09 15:26:21    146s] 
[09/09 15:26:21    146s] Logic Sizing Table:
[09/09 15:26:21    146s] 
[09/09 15:26:21    146s] ----------------------------------------------------------
[09/09 15:26:21    146s] Cell    Instance count    Source    Eligible library cells
[09/09 15:26:21    146s] ----------------------------------------------------------
[09/09 15:26:21    146s]   (empty table)
[09/09 15:26:21    146s] ----------------------------------------------------------
[09/09 15:26:21    146s] 
[09/09 15:26:21    146s] 
[09/09 15:26:21    146s] Clock tree balancer configuration for skew_group clk/constrain:
[09/09 15:26:21    146s]   Sources:                     pin clk
[09/09 15:26:21    146s]   Total number of sinks:       844
[09/09 15:26:21    146s]   Delay constrained sinks:     844
[09/09 15:26:21    146s]   Non-leaf sinks:              0
[09/09 15:26:21    146s]   Ignore pins:                 0
[09/09 15:26:21    146s]  Timing corner BEST:setup.late:
[09/09 15:26:21    146s]   Skew target:                 0.030ns
[09/09 15:26:21    146s] Primary reporting skew groups are:
[09/09 15:26:21    146s] skew_group clk/constrain with 844 clock sinks
[09/09 15:26:21    146s] 
[09/09 15:26:21    146s] Clock DAG stats initial state:
[09/09 15:26:21    146s]   cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[09/09 15:26:21    146s]   misc counts      : r=1, pp=0
[09/09 15:26:21    146s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[09/09 15:26:21    146s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[09/09 15:26:21    146s] Route-type name: clkroute_ccopt_autotrimmed; Top/bottom preferred layer name: M5/M3; 
[09/09 15:26:21    146s] Non-default rule name: 2w2s; Unshielded; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[09/09 15:26:21    146s] 
[09/09 15:26:21    146s] Layer information for route type clkroute_ccopt_autotrimmed:
[09/09 15:26:21    146s] 
[09/09 15:26:21    146s] --------------------------------------------------------------------------------
[09/09 15:26:21    146s] Layer    Preferred    Route    Res.          Cap.          RC           Tracks
[09/09 15:26:21    146s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)    Relative
[09/09 15:26:21    146s]                                                                         to Layer
[09/09 15:26:21    146s] --------------------------------------------------------------------------------
[09/09 15:26:21    146s] M1       N            H          3.558         0.158         0.564         1
[09/09 15:26:21    146s] M2       N            V          3.328         0.173         0.577         1
[09/09 15:26:21    146s] M3       Y            H          1.994         0.198         0.394         3
[09/09 15:26:21    146s] M4       Y            V          1.994         0.197         0.392         3
[09/09 15:26:21    146s] M5       Y            H          1.994         0.198         0.395         3
[09/09 15:26:21    146s] M6       N            V          1.994         0.179         0.356         3
[09/09 15:26:21    146s] M7       N            H          0.978         0.394         0.385         1
[09/09 15:26:21    146s] M8       N            V          0.889         0.371         0.329         1
[09/09 15:26:21    146s] M9       N            H          0.347         0.840         0.292         1
[09/09 15:26:21    146s] M10      N            V          0.124         0.343         0.043         5
[09/09 15:26:21    146s] M11      N            H          0.071         1.114         0.079         5
[09/09 15:26:21    146s] --------------------------------------------------------------------------------
[09/09 15:26:21    146s] 
[09/09 15:26:21    146s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[09/09 15:26:21    146s] Unshielded; Mask Constraint: 0; Source: #CUI#route_type#cts_route_type#.
[09/09 15:26:21    146s] 
[09/09 15:26:21    146s] Layer information for route type default_route_type_nonleaf:
[09/09 15:26:21    146s] 
[09/09 15:26:21    146s] --------------------------------------------------------------------
[09/09 15:26:21    146s] Layer    Preferred    Route    Res.          Cap.          RC
[09/09 15:26:21    146s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[09/09 15:26:21    146s] --------------------------------------------------------------------
[09/09 15:26:21    146s] M1       N            H          3.558         0.158         0.564
[09/09 15:26:21    146s] M2       N            V          3.328         0.173         0.577
[09/09 15:26:21    146s] M3       Y            H          3.465         0.175         0.606
[09/09 15:26:21    146s] M4       Y            V          3.328         0.173         0.574
[09/09 15:26:21    146s] M5       N            H          3.465         0.175         0.607
[09/09 15:26:21    146s] M6       N            V          3.328         0.165         0.549
[09/09 15:26:21    146s] M7       N            H          0.978         0.394         0.385
[09/09 15:26:21    146s] M8       N            V          0.889         0.371         0.329
[09/09 15:26:21    146s] M9       N            H          0.347         0.840         0.292
[09/09 15:26:21    146s] M10      N            V          0.124         0.343         0.043
[09/09 15:26:21    146s] M11      N            H          0.071         1.114         0.079
[09/09 15:26:21    146s] --------------------------------------------------------------------
[09/09 15:26:21    146s] 
[09/09 15:26:21    146s] 
[09/09 15:26:21    146s] Via selection for estimated routes (rule default):
[09/09 15:26:21    146s] 
[09/09 15:26:21    146s] ------------------------------------------------------------------
[09/09 15:26:21    146s] Layer      Via Cell        Res.     Cap.     RC       Top of Stack
[09/09 15:26:21    146s] Range                      (Ohm)    (fF)     (fs)     Only
[09/09 15:26:21    146s] ------------------------------------------------------------------
[09/09 15:26:21    146s] M1-M2      M2_M1_VH        7.546    0.015    0.109    false
[09/09 15:26:21    146s] M2-M3      M3_M2_HV        7.546    0.012    0.093    false
[09/09 15:26:21    146s] M2-M3      M3_M2_M_NH      7.546    0.017    0.130    true
[09/09 15:26:21    146s] M3-M4      M4_M3_VH        7.546    0.012    0.093    false
[09/09 15:26:21    146s] M3-M4      M4_M3_M_EV      7.546    0.017    0.130    true
[09/09 15:26:21    146s] M4-M5      M5_M4_HV        7.546    0.012    0.093    false
[09/09 15:26:21    146s] M4-M5      M5_M4_M_NH      7.546    0.017    0.130    true
[09/09 15:26:21    146s] M5-M6      M6_M5_VH        7.546    0.012    0.089    false
[09/09 15:26:21    146s] M5-M6      M6_M5_M_EV      7.546    0.017    0.127    true
[09/09 15:26:21    146s] M6-M7      M7_M6_HV        1.881    0.015    0.028    false
[09/09 15:26:21    146s] M6-M7      M7_M6_M_NH      1.881    0.018    0.035    true
[09/09 15:26:21    146s] M7-M8      M8_M7_VH        1.881    0.018    0.035    false
[09/09 15:26:21    146s] M7-M8      M8_M7_M_EV      1.881    0.026    0.049    true
[09/09 15:26:21    146s] M8-M9      M9_M8_HV        0.483    0.024    0.011    false
[09/09 15:26:21    146s] M8-M9      M9_M8_M_NH      0.483    0.029    0.014    true
[09/09 15:26:21    146s] M9-M10     M10_M9_VH       0.483    0.064    0.031    false
[09/09 15:26:21    146s] M10-M11    M11_M10_HV      0.047    0.033    0.002    false
[09/09 15:26:21    146s] M10-M11    M11_M10_M_NH    0.047    0.048    0.002    true
[09/09 15:26:21    146s] ------------------------------------------------------------------
[09/09 15:26:21    146s] 
[09/09 15:26:21    146s] Via selection for estimated routes (rule 2w2s):
[09/09 15:26:21    146s] 
[09/09 15:26:21    146s] ---------------------------------------------------------------------
[09/09 15:26:21    146s] Layer      Via Cell           Res.     Cap.     RC       Top of Stack
[09/09 15:26:21    146s] Range                         (Ohm)    (fF)     (fs)     Only
[09/09 15:26:21    146s] ---------------------------------------------------------------------
[09/09 15:26:21    146s] M1-M2      M2_M1_VH           7.546    0.015    0.109    false
[09/09 15:26:21    146s] M2-M3      2w2s_M3_M2_VH      7.546    0.013    0.101    false
[09/09 15:26:21    146s] M2-M3      2w2s_M3_M2_M_NH    7.546    0.022    0.164    true
[09/09 15:26:21    146s] M3-M4      2w2s_M4_M3_HV      7.546    0.018    0.135    false
[09/09 15:26:21    146s] M3-M4      2w2s_M4_M3_M_EV    7.546    0.019    0.140    true
[09/09 15:26:21    146s] M4-M5      2w2s_M5_M4_VH      7.546    0.018    0.135    false
[09/09 15:26:21    146s] M4-M5      2w2s_M5_M4_M_NH    7.546    0.019    0.140    true
[09/09 15:26:21    146s] M5-M6      2w2s_M6_M5_HV      7.546    0.017    0.129    false
[09/09 15:26:21    146s] M5-M6      2w2s_M6_M5_M_EV    7.546    0.018    0.134    true
[09/09 15:26:21    146s] M6-M7      2w2s_M7_M6_VH      1.881    0.015    0.028    false
[09/09 15:26:21    146s] M6-M7      2w2s_M7_M6_M_NH    1.881    0.016    0.029    true
[09/09 15:26:21    146s] M7-M8      M8_M7_VH           1.881    0.018    0.035    false
[09/09 15:26:21    146s] M7-M8      M8_M7_M_EV         1.881    0.026    0.049    true
[09/09 15:26:21    146s] M8-M9      M9_M8_HV           0.483    0.024    0.011    false
[09/09 15:26:21    146s] M8-M9      M9_M8_M_NH         0.483    0.029    0.014    true
[09/09 15:26:21    146s] M9-M10     M10_M9_VH          0.483    0.064    0.031    false
[09/09 15:26:21    146s] M10-M11    M11_M10_VV         0.047    0.031    0.001    false
[09/09 15:26:21    146s] M10-M11    M11_M10_M_NH       0.047    0.048    0.002    true
[09/09 15:26:21    146s] ---------------------------------------------------------------------
[09/09 15:26:21    146s] 
[09/09 15:26:21    146s] No ideal or dont_touch nets found in the clock tree
[09/09 15:26:21    146s] No dont_touch hnets found in the clock tree
[09/09 15:26:21    146s] No dont_touch hpins found in the clock network.
[09/09 15:26:21    146s] Checking for illegal sizes of clock logic instances...
[09/09 15:26:21    146s] Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:26:21    146s] 
[09/09 15:26:21    146s] 
[09/09 15:26:21    146s] Validating CTS configuration done. (took cpu=0:00:00.7 real=0:00:00.7)
[09/09 15:26:21    146s] CCOpt configuration status: all checks passed.
[09/09 15:26:21    146s] Adding exclusion drivers to pins that are effective_sink_type exclude...
[09/09 15:26:21    146s]     Adding exclusion drivers (these will be instances of the smallest area library cells).
[09/09 15:26:21    146s]   No exclusion drivers are needed.
[09/09 15:26:21    146s] Adding exclusion drivers to pins that are effective_sink_type exclude done.
[09/09 15:26:21    146s] Antenna diode management...
[09/09 15:26:21    146s]   Found 0 antenna diodes in the clock trees.
[09/09 15:26:21    146s]   
[09/09 15:26:21    146s] Antenna diode management done.
[09/09 15:26:21    146s] Adding driver cells for primary IOs...
[09/09 15:26:21    146s]   
[09/09 15:26:21    146s]   ----------------------------------------------------------------------------------------------
[09/09 15:26:21    146s]   CCOpt reported the following when adding drivers below input ports and above output ports     
[09/09 15:26:21    146s]   ----------------------------------------------------------------------------------------------
[09/09 15:26:21    146s]     (empty table)
[09/09 15:26:21    146s]   ----------------------------------------------------------------------------------------------
[09/09 15:26:21    146s]   
[09/09 15:26:21    146s]   
[09/09 15:26:21    146s] Adding driver cells for primary IOs done.
[09/09 15:26:21    146s] Adding driver cell for primary IO roots...
[09/09 15:26:21    146s] Adding driver cell for primary IO roots done.
[09/09 15:26:21    146s] Maximizing clock DAG abstraction...
[09/09 15:26:21    146s] Maximizing clock DAG abstraction done.
[09/09 15:26:21    146s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:01.1 real=0:00:01.1)
[09/09 15:26:21    146s] Synthesizing clock trees...
[09/09 15:26:21    146s]   Preparing To Balance...
[09/09 15:26:21    146s]   Leaving CCOpt scope - Cleaning up placement interface...
[09/09 15:26:21    146s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1732.7M
[09/09 15:26:21    146s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.010, MEM:1732.7M
[09/09 15:26:21    146s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:26:21    146s]   Leaving CCOpt scope - Initializing placement interface...
[09/09 15:26:21    146s] OPERPROF: Starting DPlace-Init at level 1, MEM:1723.1M
[09/09 15:26:21    146s] z: 2, totalTracks: 1
[09/09 15:26:21    146s] z: 4, totalTracks: 1
[09/09 15:26:21    146s] z: 6, totalTracks: 1
[09/09 15:26:21    146s] z: 8, totalTracks: 1
[09/09 15:26:21    146s] #spOpts: mergeVia=F 
[09/09 15:26:21    146s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1723.1M
[09/09 15:26:21    146s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[09/09 15:26:21    146s] OPERPROF:     Starting CMU at level 3, MEM:1723.1M
[09/09 15:26:21    146s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1723.1M
[09/09 15:26:21    146s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.014, MEM:1723.1M
[09/09 15:26:21    146s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1723.1MB).
[09/09 15:26:21    146s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.019, MEM:1723.1M
[09/09 15:26:21    146s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:26:21    146s]   Merging duplicate siblings in DAG...
[09/09 15:26:21    146s]     Clock DAG stats before merging:
[09/09 15:26:21    146s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[09/09 15:26:21    146s]       misc counts      : r=1, pp=0
[09/09 15:26:21    146s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[09/09 15:26:21    146s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[09/09 15:26:21    146s]     Resynthesising clock tree into netlist...
[09/09 15:26:21    146s]       Reset timing graph...
[09/09 15:26:21    146s] Ignoring AAE DB Resetting ...
[09/09 15:26:21    146s]       Reset timing graph done.
[09/09 15:26:21    146s]     Resynthesising clock tree into netlist done.
[09/09 15:26:21    146s]     
[09/09 15:26:21    146s]     Disconnecting clock tree from netlist...
[09/09 15:26:21    146s]     Disconnecting clock tree from netlist done.
[09/09 15:26:21    146s]   Merging duplicate siblings in DAG done.
[09/09 15:26:21    146s]   Preparing To Balance done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:26:21    146s]   CCOpt::Phase::Construction...
[09/09 15:26:21    146s]   Stage::Clustering...
[09/09 15:26:21    146s]   Clustering...
[09/09 15:26:21    146s]     Initialize for clustering...
[09/09 15:26:21    146s]     Clock DAG stats before clustering:
[09/09 15:26:21    146s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[09/09 15:26:21    146s]       misc counts      : r=1, pp=0
[09/09 15:26:21    146s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[09/09 15:26:21    146s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[09/09 15:26:21    146s]     Computing max distances from locked parents...
[09/09 15:26:21    146s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[09/09 15:26:21    146s]     Computing max distances from locked parents done.
[09/09 15:26:21    146s]     Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:26:21    146s]     Bottom-up phase...
[09/09 15:26:21    146s]     Clustering clock_tree clk...
[09/09 15:26:21    146s] End AAE Lib Interpolated Model. (MEM=1723.14 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 15:26:21    146s]         Accumulated time to calculate placeable region: 0
[09/09 15:26:21    146s]         Accumulated time to calculate placeable region: 0
[09/09 15:26:21    146s]         Accumulated time to calculate placeable region: 0
[09/09 15:26:22    147s]         Clock tree timing engine global stage delay update for BEST:setup.late...
[09/09 15:26:22    147s]         Clock tree timing engine global stage delay update for BEST:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:26:22    147s]     Clustering clock_tree clk done.
[09/09 15:26:22    147s]     Clock DAG stats after bottom-up phase:
[09/09 15:26:22    147s]       cell counts      : b=16, i=0, icg=0, nicg=0, l=0, total=16
[09/09 15:26:22    147s]       misc counts      : r=1, pp=0
[09/09 15:26:22    147s]       cell areas       : b=107.730um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=107.730um^2
[09/09 15:26:22    147s]       hp wire lengths  : top=0.000um, trunk=377.100um, leaf=1477.395um, total=1854.495um
[09/09 15:26:22    147s]     Clock DAG library cell distribution after bottom-up phase {count}:
[09/09 15:26:22    147s]        Bufs: CLKBUFX16: 15 CLKBUFX12: 1 
[09/09 15:26:22    147s]     Bottom-up phase done. (took cpu=0:00:00.4 real=0:00:00.4)
[09/09 15:26:22    147s]     Legalizing clock trees...
[09/09 15:26:22    147s]     Resynthesising clock tree into netlist...
[09/09 15:26:22    147s]       Reset timing graph...
[09/09 15:26:22    147s] Ignoring AAE DB Resetting ...
[09/09 15:26:22    147s]       Reset timing graph done.
[09/09 15:26:22    147s]     Resynthesising clock tree into netlist done.
[09/09 15:26:22    147s]     Commiting net attributes....
[09/09 15:26:22    147s]     Commiting net attributes. done.
[09/09 15:26:22    147s]     Leaving CCOpt scope - ClockRefiner...
[09/09 15:26:22    147s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1723.1M
[09/09 15:26:22    147s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.011, MEM:1677.1M
[09/09 15:26:22    147s]     Assigned high priority to 860 instances.
[09/09 15:26:22    147s]     Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
[09/09 15:26:22    147s]     Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Short checks only, Datapath : Short checks Only.
[09/09 15:26:22    147s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1677.1M
[09/09 15:26:22    147s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1677.1M
[09/09 15:26:22    147s] z: 2, totalTracks: 1
[09/09 15:26:22    147s] z: 4, totalTracks: 1
[09/09 15:26:22    147s] z: 6, totalTracks: 1
[09/09 15:26:22    147s] z: 8, totalTracks: 1
[09/09 15:26:22    147s] #spOpts: mergeVia=F 
[09/09 15:26:22    147s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1677.1M
[09/09 15:26:22    147s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[09/09 15:26:22    147s] OPERPROF:       Starting CMU at level 4, MEM:1677.1M
[09/09 15:26:22    147s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1677.1M
[09/09 15:26:22    147s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.013, MEM:1677.1M
[09/09 15:26:22    147s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1677.1MB).
[09/09 15:26:22    147s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.017, MEM:1677.1M
[09/09 15:26:22    147s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.018, MEM:1677.1M
[09/09 15:26:22    147s] TDRefine: refinePlace mode is spiral
[09/09 15:26:22    147s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.23166.2
[09/09 15:26:22    147s] OPERPROF: Starting RefinePlace at level 1, MEM:1677.1M
[09/09 15:26:22    147s] *** Starting refinePlace (0:02:27 mem=1677.1M) ***
[09/09 15:26:22    147s] Total net bbox length = 8.892e+04 (4.216e+04 4.676e+04) (ext = 6.425e+02)
[09/09 15:26:22    147s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[09/09 15:26:22    147s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1677.1M
[09/09 15:26:22    147s] Starting refinePlace ...
[09/09 15:26:22    147s] One DDP V2 for no tweak run.
[09/09 15:26:22    147s]   Spread Effort: high, standalone mode, useDDP on.
[09/09 15:26:22    147s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1680.2MB) @(0:02:27 - 0:02:27).
[09/09 15:26:22    147s] Move report: preRPlace moves 1 insts, mean move: 3.42 um, max move: 3.42 um 
[09/09 15:26:22    147s] 	Max move on inst (CTS_ccl_a_buf_00073): (102.80, 177.84) --> (102.80, 174.42)
[09/09 15:26:22    147s] 	Length: 20 sites, height: 1 rows, site name: CoreSite, cell type: CLKBUFX16
[09/09 15:26:22    147s] wireLenOptFixPriorityInst 844 inst fixed
[09/09 15:26:22    147s] 
[09/09 15:26:22    147s] Running Spiral with 1 thread in Normal Mode  fetchWidth=25 
[09/09 15:26:22    147s] Move report: legalization moves 143 insts, mean move: 2.29 um, max move: 9.40 um spiral
[09/09 15:26:22    147s] 	Max move on inst (g98904): (124.80, 68.40) --> (134.20, 68.40)
[09/09 15:26:22    147s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1680.2MB) @(0:02:27 - 0:02:27).
[09/09 15:26:22    147s] Move report: Detail placement moves 144 insts, mean move: 2.30 um, max move: 9.40 um 
[09/09 15:26:22    147s] 	Max move on inst (g98904): (124.80, 68.40) --> (134.20, 68.40)
[09/09 15:26:22    147s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1680.2MB
[09/09 15:26:22    147s] Statistics of distance of Instance movement in refine placement:
[09/09 15:26:22    147s]   maximum (X+Y) =         9.40 um
[09/09 15:26:22    147s]   inst (g98904) with max move: (124.8, 68.4) -> (134.2, 68.4)
[09/09 15:26:22    147s]   mean    (X+Y) =         2.30 um
[09/09 15:26:22    147s] Summary Report:
[09/09 15:26:22    147s] Instances move: 144 (out of 7644 movable)
[09/09 15:26:22    147s] Instances flipped: 0
[09/09 15:26:22    147s] Mean displacement: 2.30 um
[09/09 15:26:22    147s] Max displacement: 9.40 um (Instance: g98904) (124.8, 68.4) -> (134.2, 68.4)
[09/09 15:26:22    147s] 	Length: 7 sites, height: 1 rows, site name: CoreSite, cell type: AOI32X1
[09/09 15:26:22    147s] Total instances moved : 144
[09/09 15:26:22    147s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.070, REAL:0.071, MEM:1680.2M
[09/09 15:26:22    147s] Total net bbox length = 8.923e+04 (4.233e+04 4.689e+04) (ext = 6.461e+02)
[09/09 15:26:22    147s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1680.2MB
[09/09 15:26:22    147s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1680.2MB) @(0:02:27 - 0:02:27).
[09/09 15:26:22    147s] *** Finished refinePlace (0:02:27 mem=1680.2M) ***
[09/09 15:26:22    147s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.23166.2
[09/09 15:26:22    147s] OPERPROF: Finished RefinePlace at level 1, CPU:0.080, REAL:0.078, MEM:1680.2M
[09/09 15:26:22    147s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1680.2M
[09/09 15:26:22    147s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.012, MEM:1677.2M
[09/09 15:26:22    147s]     ClockRefiner summary
[09/09 15:26:22    147s]     All clock instances: Moved 14, flipped 10 and cell swapped 0 (out of a total of 860).
[09/09 15:26:22    147s]     The largest move was 3.42 um for gen_pipe[13].Pipe_Zo_reg[12].
[09/09 15:26:22    147s]     Non-sink clock instances: Moved 1, flipped 0 and cell swapped 0 (out of a total of 16).
[09/09 15:26:22    147s]     The largest move was 3.42 um for CTS_ccl_a_buf_00073.
[09/09 15:26:22    147s]     Clock sinks: Moved 13, flipped 10 and cell swapped 0 (out of a total of 844).
[09/09 15:26:22    147s]     The largest move was 3.42 um for gen_pipe[13].Pipe_Zo_reg[12].
[09/09 15:26:22    147s]     Revert refine place priority changes on 0 instances.
[09/09 15:26:22    147s] OPERPROF: Starting DPlace-Init at level 1, MEM:1677.2M
[09/09 15:26:22    147s] z: 2, totalTracks: 1
[09/09 15:26:22    147s] z: 4, totalTracks: 1
[09/09 15:26:22    147s] z: 6, totalTracks: 1
[09/09 15:26:22    147s] z: 8, totalTracks: 1
[09/09 15:26:22    147s] #spOpts: mergeVia=F 
[09/09 15:26:22    147s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1677.2M
[09/09 15:26:22    147s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[09/09 15:26:22    147s] OPERPROF:     Starting CMU at level 3, MEM:1677.2M
[09/09 15:26:22    147s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1677.2M
[09/09 15:26:22    147s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.017, MEM:1677.2M
[09/09 15:26:22    147s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1677.2MB).
[09/09 15:26:22    147s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.025, MEM:1677.2M
[09/09 15:26:22    147s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.2 real=0:00:00.2)
[09/09 15:26:22    147s]     Disconnecting clock tree from netlist...
[09/09 15:26:22    147s]     Disconnecting clock tree from netlist done.
[09/09 15:26:22    147s]     Leaving CCOpt scope - Cleaning up placement interface...
[09/09 15:26:22    147s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1677.2M
[09/09 15:26:22    147s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.012, MEM:1677.2M
[09/09 15:26:22    147s]     Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:26:22    147s]     Leaving CCOpt scope - Initializing placement interface...
[09/09 15:26:22    147s] OPERPROF: Starting DPlace-Init at level 1, MEM:1677.2M
[09/09 15:26:22    147s] z: 2, totalTracks: 1
[09/09 15:26:22    147s] z: 4, totalTracks: 1
[09/09 15:26:22    147s] z: 6, totalTracks: 1
[09/09 15:26:22    147s] z: 8, totalTracks: 1
[09/09 15:26:22    147s] #spOpts: mergeVia=F 
[09/09 15:26:22    147s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1677.2M
[09/09 15:26:22    147s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[09/09 15:26:22    147s] OPERPROF:     Starting CMU at level 3, MEM:1677.2M
[09/09 15:26:22    147s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1677.2M
[09/09 15:26:22    147s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.015, MEM:1677.2M
[09/09 15:26:22    147s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1677.2MB).
[09/09 15:26:22    147s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.020, MEM:1677.2M
[09/09 15:26:22    147s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:26:22    147s]     Clock tree timing engine global stage delay update for BEST:setup.late...
[09/09 15:26:22    147s] End AAE Lib Interpolated Model. (MEM=1677.2 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 15:26:22    147s]     Clock tree timing engine global stage delay update for BEST:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:26:22    147s]     
[09/09 15:26:22    147s]     Clock tree legalization - Histogram:
[09/09 15:26:22    147s]     ====================================
[09/09 15:26:22    147s]     
[09/09 15:26:22    147s]     ----------------------------------
[09/09 15:26:22    147s]     Movement (um)      Number of cells
[09/09 15:26:22    147s]     ----------------------------------
[09/09 15:26:22    147s]     [3.42,3.4542)             1
[09/09 15:26:22    147s]     [3.4542,3.4884)           0
[09/09 15:26:22    147s]     [3.4884,3.5226)           0
[09/09 15:26:22    147s]     [3.5226,3.5568)           0
[09/09 15:26:22    147s]     [3.5568,3.591)            0
[09/09 15:26:22    147s]     [3.591,3.6252)            0
[09/09 15:26:22    147s]     [3.6252,3.6594)           0
[09/09 15:26:22    147s]     [3.6594,3.6936)           0
[09/09 15:26:22    147s]     [3.6936,3.7278)           0
[09/09 15:26:22    147s]     [3.7278,3.762)            0
[09/09 15:26:22    147s]     ----------------------------------
[09/09 15:26:22    147s]     
[09/09 15:26:22    147s]     
[09/09 15:26:22    147s]     Clock tree legalization - Top 10 Movements:
[09/09 15:26:22    147s]     ===========================================
[09/09 15:26:22    147s]     
[09/09 15:26:22    147s]     --------------------------------------------------------------------------------------------------------------------------------------------------------
[09/09 15:26:22    147s]     Movement (um)    Desired              Achieved             Node
[09/09 15:26:22    147s]                      location             location             
[09/09 15:26:22    147s]     --------------------------------------------------------------------------------------------------------------------------------------------------------
[09/09 15:26:22    147s]         3.42         (102.800,177.840)    (102.800,174.420)    CTS_ccl_a_buf_00073 (a lib_cell CLKBUFX16) at (102.800,174.420), in power domain auto-default
[09/09 15:26:22    147s]         0            (104.282,130.778)    (104.282,130.778)    CTS_ccl_a_buf_00044 (a lib_cell CLKBUFX16) at (102.800,129.960), in power domain auto-default
[09/09 15:26:22    147s]         0            (43.682,120.517)     (43.682,120.517)     CTS_ccl_a_buf_00062 (a lib_cell CLKBUFX16) at (42.200,119.700), in power domain auto-default
[09/09 15:26:22    147s]         0            (89.683,108.623)     (89.683,108.623)     CTS_ccl_a_buf_00060 (a lib_cell CLKBUFX16) at (88.200,107.730), in power domain auto-default
[09/09 15:26:22    147s]         0            (66.278,38.267)      (66.278,38.267)      CTS_ccl_a_buf_00058 (a lib_cell CLKBUFX12) at (65.200,37.620), in power domain auto-default
[09/09 15:26:22    147s]         0            (120.683,69.218)     (120.683,69.218)     CTS_ccl_a_buf_00040 (a lib_cell CLKBUFX16) at (119.200,68.400), in power domain auto-default
[09/09 15:26:22    147s]         0            (104.282,175.238)    (104.282,175.238)    CTS_ccl_a_buf_00073 (a lib_cell CLKBUFX16) at (102.800,174.420), in power domain auto-default
[09/09 15:26:22    147s]         0            (180.282,58.958)     (180.282,58.958)     CTS_ccl_a_buf_00054 (a lib_cell CLKBUFX16) at (178.800,58.140), in power domain auto-default
[09/09 15:26:22    147s]         0            (166.683,21.337)     (166.683,21.337)     CTS_ccl_a_buf_00050 (a lib_cell CLKBUFX16) at (165.200,20.520), in power domain auto-default
[09/09 15:26:22    147s]         0            (104.282,103.418)    (104.282,103.418)    CTS_ccl_a_buf_00071 (a lib_cell CLKBUFX16) at (102.800,102.600), in power domain auto-default
[09/09 15:26:22    147s]     --------------------------------------------------------------------------------------------------------------------------------------------------------
[09/09 15:26:22    147s]     
[09/09 15:26:22    147s]     Legalizing clock trees done. (took cpu=0:00:00.2 real=0:00:00.2)
[09/09 15:26:22    147s]     Clock DAG stats after 'Clustering':
[09/09 15:26:22    147s]       cell counts      : b=16, i=0, icg=0, nicg=0, l=0, total=16
[09/09 15:26:22    147s]       misc counts      : r=1, pp=0
[09/09 15:26:22    147s]       cell areas       : b=107.730um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=107.730um^2
[09/09 15:26:22    147s]       cell capacitance : b=0.051pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.051pF
[09/09 15:26:22    147s]       sink capacitance : count=844, total=0.521pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[09/09 15:26:22    147s]       wire capacitance : top=0.000pF, trunk=0.079pF, leaf=0.575pF, total=0.653pF
[09/09 15:26:22    147s]       wire lengths     : top=0.000um, trunk=603.675um, leaf=3838.720um, total=4442.395um
[09/09 15:26:22    147s]       hp wire lengths  : top=0.000um, trunk=377.100um, leaf=1478.060um, total=1855.160um
[09/09 15:26:22    147s]     Clock DAG net violations after 'Clustering': none
[09/09 15:26:22    147s]     Clock DAG primary half-corner transition distribution after 'Clustering':
[09/09 15:26:22    147s]       Trunk : target=0.052ns count=3 avg=0.028ns sd=0.018ns min=0.007ns max=0.039ns {1 <= 0.031ns, 2 <= 0.041ns, 0 <= 0.047ns, 0 <= 0.049ns, 0 <= 0.052ns}
[09/09 15:26:22    147s]       Leaf  : target=0.052ns count=14 avg=0.047ns sd=0.003ns min=0.040ns max=0.052ns {0 <= 0.031ns, 1 <= 0.041ns, 4 <= 0.047ns, 7 <= 0.049ns, 2 <= 0.052ns}
[09/09 15:26:22    147s]     Clock DAG library cell distribution after 'Clustering' {count}:
[09/09 15:26:22    147s]        Bufs: CLKBUFX16: 15 CLKBUFX12: 1 
[09/09 15:26:22    147s]     Primary reporting skew groups after 'Clustering':
[09/09 15:26:22    147s]       skew_group clk/constrain: insertion delay [min=0.074, max=0.091, avg=0.084, sd=0.004], skew [0.017 vs 0.030], 100% {0.074, 0.091} (wid=0.021 ws=0.015) (gid=0.072 gs=0.006)
[09/09 15:26:22    147s]           min path sink: gen_pipe[4].Pipe_Yo_reg[4]/CK
[09/09 15:26:22    147s]           max path sink: gen_pipe[4].Pipe_Yo_reg[11]/CK
[09/09 15:26:22    147s]     Skew group summary after 'Clustering':
[09/09 15:26:22    147s]       skew_group clk/constrain: insertion delay [min=0.074, max=0.091, avg=0.084, sd=0.004], skew [0.017 vs 0.030], 100% {0.074, 0.091} (wid=0.021 ws=0.015) (gid=0.072 gs=0.006)
[09/09 15:26:22    147s]     Legalizer API calls during this step: 234 succeeded with high effort: 234 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/09 15:26:22    147s]   Clustering done. (took cpu=0:00:00.6 real=0:00:00.6)
[09/09 15:26:22    147s]   
[09/09 15:26:22    147s]   Post-Clustering Statistics Report
[09/09 15:26:22    147s]   =================================
[09/09 15:26:22    147s]   
[09/09 15:26:22    147s]   Fanout Statistics:
[09/09 15:26:22    147s]   
[09/09 15:26:22    147s]   -------------------------------------------------------------------------------------------------------------
[09/09 15:26:22    147s]   Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
[09/09 15:26:22    147s]                        Fanout    Fanout    Fanout    Fanout       Distribution
[09/09 15:26:22    147s]   -------------------------------------------------------------------------------------------------------------
[09/09 15:26:22    147s]   Trunk         4       4.250       1         8        3.304      {2 <= 2, 1 <= 6, 1 <= 8}
[09/09 15:26:22    147s]   Leaf         14      60.286      46        71        7.937      {2 <= 51, 4 <= 57, 1 <= 63, 6 <= 69, 1 <= 75}
[09/09 15:26:22    147s]   -------------------------------------------------------------------------------------------------------------
[09/09 15:26:22    147s]   
[09/09 15:26:22    147s]   Clustering Failure Statistics:
[09/09 15:26:22    147s]   
[09/09 15:26:22    147s]   ----------------------------------------------------------
[09/09 15:26:22    147s]   Net Type    Clusters    Clusters    Net Skew    Transition
[09/09 15:26:22    147s]               Tried       Failed      Failures    Failures
[09/09 15:26:22    147s]   ----------------------------------------------------------
[09/09 15:26:22    147s]   Trunk           3           1          1             1
[09/09 15:26:22    147s]   Leaf           60          19          0            19
[09/09 15:26:22    147s]   ----------------------------------------------------------
[09/09 15:26:22    147s]   
[09/09 15:26:22    147s]   Clustering Partition Statistics:
[09/09 15:26:22    147s]   
[09/09 15:26:22    147s]   -------------------------------------------------------------------------------------
[09/09 15:26:22    147s]   Net Type    Case B      Case C      Partition    Mean       Min     Max     Std. Dev.
[09/09 15:26:22    147s]               Fraction    Fraction    Count        Size       Size    Size    Size
[09/09 15:26:22    147s]   -------------------------------------------------------------------------------------
[09/09 15:26:22    147s]   Trunk        0.000       1.000          1         14.000     14      14       0.000
[09/09 15:26:22    147s]   Leaf         0.000       1.000          1        844.000    844     844       0.000
[09/09 15:26:22    147s]   -------------------------------------------------------------------------------------
[09/09 15:26:22    147s]   
[09/09 15:26:22    147s]   
[09/09 15:26:22    147s]   Looking for fanout violations...
[09/09 15:26:22    147s]   Looking for fanout violations done.
[09/09 15:26:22    147s]   CongRepair After Initial Clustering...
[09/09 15:26:22    147s]   Reset timing graph...
[09/09 15:26:22    147s] Ignoring AAE DB Resetting ...
[09/09 15:26:22    147s]   Reset timing graph done.
[09/09 15:26:22    147s]   Leaving CCOpt scope - Early Global Route...
[09/09 15:26:22    147s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1715.4M
[09/09 15:26:22    147s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1715.4M
[09/09 15:26:22    147s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1715.4M
[09/09 15:26:22    147s] All LLGs are deleted
[09/09 15:26:22    147s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1715.4M
[09/09 15:26:22    147s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1715.4M
[09/09 15:26:22    147s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.010, REAL:0.010, MEM:1677.4M
[09/09 15:26:22    147s]   Clock implementation routing...
[09/09 15:26:22    147s] Net route status summary:
[09/09 15:26:22    147s]   Clock:        17 (unrouted=17, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[09/09 15:26:22    147s]   Non-clock:  8567 (unrouted=90, trialRouted=8477, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=90, (crossesIlmBoundary AND tooFewTerms=0)])
[09/09 15:26:22    147s]     Routing using eGR only...
[09/09 15:26:22    147s]       Early Global Route - eGR only step...
[09/09 15:26:22    147s] (ccopt eGR): There are 17 nets for routing of which 17 have one or more fixed wires.
[09/09 15:26:22    147s] (ccopt eGR): Start to route 17 all nets
[09/09 15:26:22    147s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Started Import and model ( Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Started Create place DB ( Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Started Import place data ( Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Started Read instances and placement ( Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Finished Read instances and placement ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Started Read nets ( Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Finished Read nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Finished Import place data ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Finished Create place DB ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Started Create route DB ( Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       == Non-default Options ==
[09/09 15:26:22    147s] (I)       Clean congestion better                            : true
[09/09 15:26:22    147s] (I)       Estimate vias on DPT layer                         : true
[09/09 15:26:22    147s] (I)       Clean congestion layer assignment rounds           : 3
[09/09 15:26:22    147s] (I)       Layer constraints as soft constraints              : true
[09/09 15:26:22    147s] (I)       Soft top layer                                     : true
[09/09 15:26:22    147s] (I)       Skip prospective layer relax nets                  : true
[09/09 15:26:22    147s] (I)       Better NDR handling                                : true
[09/09 15:26:22    147s] (I)       Improved NDR modeling in LA                        : true
[09/09 15:26:22    147s] (I)       Routing cost fix for NDR handling                  : true
[09/09 15:26:22    147s] (I)       Update initial WL after Phase 1a                   : true
[09/09 15:26:22    147s] (I)       Block tracks for preroutes                         : true
[09/09 15:26:22    147s] (I)       Assign IRoute by net group key                     : true
[09/09 15:26:22    147s] (I)       Block unroutable channels                          : true
[09/09 15:26:22    147s] (I)       Block unroutable channel fix                       : true
[09/09 15:26:22    147s] (I)       Block unroutable channels 3D                       : true
[09/09 15:26:22    147s] (I)       Bound layer relaxed segment wl                     : true
[09/09 15:26:22    147s] (I)       Bound layer relaxed segment wl fix                 : true
[09/09 15:26:22    147s] (I)       Blocked pin reach length threshold                 : 2
[09/09 15:26:22    147s] (I)       Check blockage within NDR space in TA              : true
[09/09 15:26:22    147s] (I)       Skip must join for term with via pillar            : true
[09/09 15:26:22    147s] (I)       Model find APA for IO pin                          : true
[09/09 15:26:22    147s] (I)       On pin location for off pin term                   : true
[09/09 15:26:22    147s] (I)       Handle EOL spacing                                 : true
[09/09 15:26:22    147s] (I)       Merge PG vias by gap                               : true
[09/09 15:26:22    147s] (I)       Maximum routing layer                              : 11
[09/09 15:26:22    147s] (I)       Route selected nets only                           : true
[09/09 15:26:22    147s] (I)       Refine MST                                         : true
[09/09 15:26:22    147s] (I)       Honor PRL                                          : true
[09/09 15:26:22    147s] (I)       Strong congestion aware                            : true
[09/09 15:26:22    147s] (I)       Improved initial location for IRoutes              : true
[09/09 15:26:22    147s] (I)       Multi panel TA                                     : true
[09/09 15:26:22    147s] (I)       Penalize wire overlap                              : true
[09/09 15:26:22    147s] (I)       Expand small instance blockage                     : true
[09/09 15:26:22    147s] (I)       Reduce via in TA                                   : true
[09/09 15:26:22    147s] (I)       SS-aware routing                                   : true
[09/09 15:26:22    147s] (I)       Improve tree edge sharing                          : true
[09/09 15:26:22    147s] (I)       Improve 2D via estimation                          : true
[09/09 15:26:22    147s] (I)       Refine Steiner tree                                : true
[09/09 15:26:22    147s] (I)       Build spine tree                                   : true
[09/09 15:26:22    147s] (I)       Model pass through capacity                        : true
[09/09 15:26:22    147s] (I)       Extend blockages by a half GCell                   : true
[09/09 15:26:22    147s] (I)       Consider pin shapes                                : true
[09/09 15:26:22    147s] (I)       Consider pin shapes for all nodes                  : true
[09/09 15:26:22    147s] (I)       Consider NR APA                                    : true
[09/09 15:26:22    147s] (I)       Consider IO pin shape                              : true
[09/09 15:26:22    147s] (I)       Fix pin connection bug                             : true
[09/09 15:26:22    147s] (I)       Consider layer RC for local wires                  : true
[09/09 15:26:22    147s] (I)       LA-aware pin escape length                         : 2
[09/09 15:26:22    147s] (I)       Connect multiple ports                             : true
[09/09 15:26:22    147s] (I)       Split for must join                                : true
[09/09 15:26:22    147s] (I)       Number of threads                                  : 1
[09/09 15:26:22    147s] (I)       Routing effort level                               : 10000
[09/09 15:26:22    147s] (I)       Special modeling for N7                            : 0
[09/09 15:26:22    147s] (I)       Special modeling for N6                            : 0
[09/09 15:26:22    147s] (I)       Special modeling for N2                            : 0
[09/09 15:26:22    147s] (I)       Special modeling for N3 v9                         : 0
[09/09 15:26:22    147s] (I)       Special modeling for N5 v6                         : 0
[09/09 15:26:22    147s] (I)       Special modeling for N5PPv2                        : 0
[09/09 15:26:22    147s] (I)       Special settings for S3                            : 0
[09/09 15:26:22    147s] (I)       Special settings for S4                            : 0
[09/09 15:26:22    147s] (I)       Special settings for S5 v2                         : 0
[09/09 15:26:22    147s] (I)       Special settings for S7                            : 0
[09/09 15:26:22    147s] (I)       Special settings for S8 v6                         : 0
[09/09 15:26:22    147s] (I)       Prefer layer length threshold                      : 8
[09/09 15:26:22    147s] (I)       Overflow penalty cost                              : 10
[09/09 15:26:22    147s] (I)       A-star cost                                        : 0.300000
[09/09 15:26:22    147s] (I)       Misalignment cost                                  : 10.000000
[09/09 15:26:22    147s] (I)       Threshold for short IRoute                         : 6
[09/09 15:26:22    147s] (I)       Via cost during post routing                       : 1.000000
[09/09 15:26:22    147s] (I)       Layer congestion ratios                            : { { 1.0 } }
[09/09 15:26:22    147s] (I)       Source-to-sink ratio                               : 0.300000
[09/09 15:26:22    147s] (I)       Scenic ratio bound                                 : 3.000000
[09/09 15:26:22    147s] (I)       Segment layer relax scenic ratio                   : 1.250000
[09/09 15:26:22    147s] (I)       Source-sink aware LA ratio                         : 0.500000
[09/09 15:26:22    147s] (I)       PG-aware similar topology routing                  : true
[09/09 15:26:22    147s] (I)       Maze routing via cost fix                          : true
[09/09 15:26:22    147s] (I)       Apply PRL on PG terms                              : true
[09/09 15:26:22    147s] (I)       Apply PRL on obs objects                           : true
[09/09 15:26:22    147s] (I)       Handle range-type spacing rules                    : true
[09/09 15:26:22    147s] (I)       PG gap threshold multiplier                        : 10.000000
[09/09 15:26:22    147s] (I)       Parallel spacing query fix                         : true
[09/09 15:26:22    147s] (I)       Force source to root IR                            : true
[09/09 15:26:22    147s] (I)       Layer Weights                                      : L2:4 L3:2.5
[09/09 15:26:22    147s] (I)       Do not relax to DPT layer                          : true
[09/09 15:26:22    147s] (I)       No DPT in post routing                             : true
[09/09 15:26:22    147s] (I)       Modeling PG via merging fix                        : true
[09/09 15:26:22    147s] (I)       Shield aware TA                                    : true
[09/09 15:26:22    147s] (I)       Strong shield aware TA                             : true
[09/09 15:26:22    147s] (I)       Overflow calculation fix in LA                     : true
[09/09 15:26:22    147s] (I)       Post routing fix                                   : true
[09/09 15:26:22    147s] (I)       Strong post routing                                : true
[09/09 15:26:22    147s] (I)       NDR via pillar fix                                 : true
[09/09 15:26:22    147s] (I)       Violation on path threshold                        : 1
[09/09 15:26:22    147s] (I)       Pass through capacity modeling                     : true
[09/09 15:26:22    147s] (I)       Select the non-relaxed segments in post routing stage : true
[09/09 15:26:22    147s] (I)       Select term pin box for io pin                     : true
[09/09 15:26:22    147s] (I)       Penalize NDR sharing                               : true
[09/09 15:26:22    147s] (I)       Keep fixed segments                                : true
[09/09 15:26:22    147s] (I)       Reorder net groups by key                          : true
[09/09 15:26:22    147s] (I)       Increase net scenic ratio                          : true
[09/09 15:26:22    147s] (I)       Method to set GCell size                           : row
[09/09 15:26:22    147s] (I)       Connect multiple ports and must join fix           : true
[09/09 15:26:22    147s] (I)       Avoid high resistance layers                       : true
[09/09 15:26:22    147s] (I)       Fix unreachable term connection                    : true
[09/09 15:26:22    147s] (I)       Model find APA for IO pin fix                      : true
[09/09 15:26:22    147s] (I)       Avoid connecting non-metal layers                  : true
[09/09 15:26:22    147s] (I)       Use track pitch for NDR                            : true
[09/09 15:26:22    147s] (I)       Top layer relaxation fix                           : true
[09/09 15:26:22    147s] (I)       Counted 611 PG shapes. We will not process PG shapes layer by layer.
[09/09 15:26:22    147s] (I)       Started Import route data (1T) ( Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Use row-based GCell size
[09/09 15:26:22    147s] (I)       Use row-based GCell align
[09/09 15:26:22    147s] (I)       GCell unit size   : 3420
[09/09 15:26:22    147s] (I)       GCell multiplier  : 1
[09/09 15:26:22    147s] (I)       GCell row height  : 3420
[09/09 15:26:22    147s] (I)       Actual row height : 3420
[09/09 15:26:22    147s] (I)       GCell align ref   : 10000 10260
[09/09 15:26:22    147s] [NR-eGR] Track table information for default rule: 
[09/09 15:26:22    147s] [NR-eGR] M1 has no routable track
[09/09 15:26:22    147s] [NR-eGR] M2 has single uniform track structure
[09/09 15:26:22    147s] [NR-eGR] M3 has single uniform track structure
[09/09 15:26:22    147s] [NR-eGR] M4 has single uniform track structure
[09/09 15:26:22    147s] [NR-eGR] M5 has single uniform track structure
[09/09 15:26:22    147s] [NR-eGR] M6 has single uniform track structure
[09/09 15:26:22    147s] [NR-eGR] M7 has single uniform track structure
[09/09 15:26:22    147s] [NR-eGR] M8 has single uniform track structure
[09/09 15:26:22    147s] [NR-eGR] M9 has single uniform track structure
[09/09 15:26:22    147s] [NR-eGR] M10 has single uniform track structure
[09/09 15:26:22    147s] [NR-eGR] M11 has single uniform track structure
[09/09 15:26:22    147s] (I)       ========================== Default via ===========================
[09/09 15:26:22    147s] (I)       +----+------------------+----------------------------------------+
[09/09 15:26:22    147s] (I)       |  Z | Code  Single-Cut | Code  Multi-Cut                        |
[09/09 15:26:22    147s] (I)       +----+------------------+----------------------------------------+
[09/09 15:26:22    147s] (I)       |  1 |    3  M2_M1_VH   |   16  M2_M1_1x2_VV_N                   |
[09/09 15:26:22    147s] (I)       |  2 |   23  M3_M2_HV   |   30  M3_M2_1x2_VH_S                   |
[09/09 15:26:22    147s] (I)       |  3 |   33  M4_M3_VH   |   37  M4_M3_2x1_HV_E                   |
[09/09 15:26:22    147s] (I)       |  4 |   43  M5_M4_HV   |   50  M5_M4_1x2_VH_S                   |
[09/09 15:26:22    147s] (I)       |  5 |   53  M6_M5_VH   |   60  M6_M5_1x2_HV_S                   |
[09/09 15:26:22    147s] (I)       |  6 |   63  M7_M6_HV   |   70  M7_M6_1x2_VH_S                   |
[09/09 15:26:22    147s] (I)       |  7 |   73  M8_M7_VH   |   80  M8_M7_1x2_HV_S                   |
[09/09 15:26:22    147s] (I)       |  8 |   83  M9_M8_HV   |   90  M9_M8_1x2_VH_S                   |
[09/09 15:26:22    147s] (I)       |  9 |   93  M10_M9_VH  |  112  VLMDefaultSetup_M10_M9_2x1_HV_W  |
[09/09 15:26:22    147s] (I)       | 10 |  101  M11_M10_HV |  116  VLMDefaultSetup_M11_M10_2x1_VH_W |
[09/09 15:26:22    147s] (I)       +----+------------------+----------------------------------------+
[09/09 15:26:22    147s] (I)       Started Read blockages ( Layer 2-11 ) ( Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Started Read routing blockages ( Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Started Read instance blockages ( Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Started Read PG blockages ( Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] [NR-eGR] Read 856 PG shapes
[09/09 15:26:22    147s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Started Read boundary cut boxes ( Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] [NR-eGR] #Routing Blockages  : 0
[09/09 15:26:22    147s] [NR-eGR] #Instance Blockages : 0
[09/09 15:26:22    147s] [NR-eGR] #PG Blockages       : 856
[09/09 15:26:22    147s] [NR-eGR] #Halo Blockages     : 0
[09/09 15:26:22    147s] [NR-eGR] #Boundary Blockages : 0
[09/09 15:26:22    147s] (I)       Finished Read blockages ( Layer 2-11 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Started Read blackboxes ( Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Design has 0 blackboxes considered as all layer blockages.
[09/09 15:26:22    147s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Started Read prerouted ( Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[09/09 15:26:22    147s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Started Read unlegalized nets ( Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Started Read nets ( Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] [NR-eGR] Read numTotalNets=8494  numIgnoredNets=8477
[09/09 15:26:22    147s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] [NR-eGR] Connected 0 must-join pins/ports
[09/09 15:26:22    147s] (I)       Started Set up via pillars ( Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       early_global_route_priority property id does not exist.
[09/09 15:26:22    147s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Model blockages into capacity
[09/09 15:26:22    147s] (I)       Read Num Blocks=1303  Num Prerouted Wires=0  Num CS=0
[09/09 15:26:22    147s] (I)       Started Initialize 3D capacity ( Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Layer 1 (V) : #blockages 68 : #preroutes 0
[09/09 15:26:22    147s] (I)       Layer 2 (H) : #blockages 286 : #preroutes 0
[09/09 15:26:22    147s] (I)       Layer 3 (V) : #blockages 53 : #preroutes 0
[09/09 15:26:22    147s] (I)       Layer 4 (H) : #blockages 280 : #preroutes 0
[09/09 15:26:22    147s] (I)       Layer 5 (V) : #blockages 53 : #preroutes 0
[09/09 15:26:22    147s] (I)       Layer 6 (H) : #blockages 394 : #preroutes 0
[09/09 15:26:22    147s] (I)       Layer 7 (V) : #blockages 169 : #preroutes 0
[09/09 15:26:22    147s] (I)       Layer 8 (H) : #blockages 0 : #preroutes 0
[09/09 15:26:22    147s] (I)       Layer 9 (V) : #blockages 0 : #preroutes 0
[09/09 15:26:22    147s] (I)       Layer 10 (H) : #blockages 0 : #preroutes 0
[09/09 15:26:22    147s] (I)       Finished Initialize 3D capacity ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       -- layer congestion ratio --
[09/09 15:26:22    147s] (I)       Layer 1 : 0.100000
[09/09 15:26:22    147s] (I)       Layer 2 : 0.700000
[09/09 15:26:22    147s] (I)       Layer 3 : 0.700000
[09/09 15:26:22    147s] (I)       Layer 4 : 1.000000
[09/09 15:26:22    147s] (I)       Layer 5 : 1.000000
[09/09 15:26:22    147s] (I)       Layer 6 : 1.000000
[09/09 15:26:22    147s] (I)       Layer 7 : 1.000000
[09/09 15:26:22    147s] (I)       Layer 8 : 1.000000
[09/09 15:26:22    147s] (I)       Layer 9 : 1.000000
[09/09 15:26:22    147s] (I)       Layer 10 : 1.000000
[09/09 15:26:22    147s] (I)       Layer 11 : 1.000000
[09/09 15:26:22    147s] (I)       ----------------------------
[09/09 15:26:22    147s] (I)       Started Move terms for access ( Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Moved 1 terms for better access 
[09/09 15:26:22    147s] (I)       Finished Move terms for access ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Number of ignored nets                =      0
[09/09 15:26:22    147s] (I)       Number of connected nets              =      0
[09/09 15:26:22    147s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[09/09 15:26:22    147s] (I)       Number of clock nets                  =     17.  Ignored: No
[09/09 15:26:22    147s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[09/09 15:26:22    147s] (I)       Number of special nets                =      0.  Ignored: Yes
[09/09 15:26:22    147s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[09/09 15:26:22    147s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[09/09 15:26:22    147s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[09/09 15:26:22    147s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[09/09 15:26:22    147s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[09/09 15:26:22    147s] (I)       Finished Import route data (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Finished Create route DB ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Started Read aux data ( Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Started Others data preparation ( Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] [NR-eGR] There are 17 clock nets ( 17 with NDR ).
[09/09 15:26:22    147s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Started Create route kernel ( Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Ndr track 0 does not exist
[09/09 15:26:22    147s] (I)       Ndr track 0 does not exist
[09/09 15:26:22    147s] (I)       ---------------------Grid Graph Info--------------------
[09/09 15:26:22    147s] (I)       Routing area        : (0, 0) - (417600, 406980)
[09/09 15:26:22    147s] (I)       Core area           : (10000, 10260) - (407600, 396720)
[09/09 15:26:22    147s] (I)       Site width          :   400  (dbu)
[09/09 15:26:22    147s] (I)       Row height          :  3420  (dbu)
[09/09 15:26:22    147s] (I)       GCell row height    :  3420  (dbu)
[09/09 15:26:22    147s] (I)       GCell width         :  3420  (dbu)
[09/09 15:26:22    147s] (I)       GCell height        :  3420  (dbu)
[09/09 15:26:22    147s] (I)       Grid                :   122   119    11
[09/09 15:26:22    147s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[09/09 15:26:22    147s] (I)       Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[09/09 15:26:22    147s] (I)       Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[09/09 15:26:22    147s] (I)       Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[09/09 15:26:22    147s] (I)       Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[09/09 15:26:22    147s] (I)       Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[09/09 15:26:22    147s] (I)       Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[09/09 15:26:22    147s] (I)       First track coord   :     0   200   190   200   190   200   190   200   190  1200  1140
[09/09 15:26:22    147s] (I)       Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[09/09 15:26:22    147s] (I)       Total num of tracks :     0  1044  1071  1044  1071  1044  1071  1044  1071   417   427
[09/09 15:26:22    147s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[09/09 15:26:22    147s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[09/09 15:26:22    147s] (I)       --------------------------------------------------------
[09/09 15:26:22    147s] 
[09/09 15:26:22    147s] [NR-eGR] ============ Routing rule table ============
[09/09 15:26:22    147s] [NR-eGR] Rule id: 0  Rule name: 2w2s  Nets: 17 
[09/09 15:26:22    147s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):3 Max Demand(V):3
[09/09 15:26:22    147s] (I)       Pitch:  L1=240  L2=400  L3=900  L4=1200  L5=900  L6=1200  L7=380  L8=400  L9=380  L10=1000  L11=950
[09/09 15:26:22    147s] (I)       NumUsedTracks:  L1=1  L2=1  L3=3  L4=3  L5=3  L6=3  L7=1  L8=1  L9=1  L10=1  L11=1
[09/09 15:26:22    147s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=3  L4=3  L5=3  L6=3  L7=1  L8=1  L9=1  L10=1  L11=1
[09/09 15:26:22    147s] [NR-eGR] Rule id: 1  Nets: 0 
[09/09 15:26:22    147s] (I)       ID:1  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[09/09 15:26:22    147s] (I)       Pitch:  L1=240  L2=400  L3=380  L4=400  L5=380  L6=400  L7=380  L8=400  L9=380  L10=1000  L11=950
[09/09 15:26:22    147s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[09/09 15:26:22    147s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[09/09 15:26:22    147s] [NR-eGR] ========================================
[09/09 15:26:22    147s] [NR-eGR] 
[09/09 15:26:22    147s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[09/09 15:26:22    147s] (I)       blocked tracks on layer2 : = 1168 / 124236 (0.94%)
[09/09 15:26:22    147s] (I)       blocked tracks on layer3 : = 232 / 130662 (0.18%)
[09/09 15:26:22    147s] (I)       blocked tracks on layer4 : = 1188 / 124236 (0.96%)
[09/09 15:26:22    147s] (I)       blocked tracks on layer5 : = 232 / 130662 (0.18%)
[09/09 15:26:22    147s] (I)       blocked tracks on layer6 : = 1188 / 124236 (0.96%)
[09/09 15:26:22    147s] (I)       blocked tracks on layer7 : = 12936 / 130662 (9.90%)
[09/09 15:26:22    147s] (I)       blocked tracks on layer8 : = 11464 / 124236 (9.23%)
[09/09 15:26:22    147s] (I)       blocked tracks on layer9 : = 0 / 130662 (0.00%)
[09/09 15:26:22    147s] (I)       blocked tracks on layer10 : = 0 / 49623 (0.00%)
[09/09 15:26:22    147s] (I)       blocked tracks on layer11 : = 0 / 52094 (0.00%)
[09/09 15:26:22    147s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Finished Import and model ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Reset routing kernel
[09/09 15:26:22    147s] (I)       Started Global Routing ( Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Started Initialization ( Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       totalPins=877  totalGlobalPin=877 (100.00%)
[09/09 15:26:22    147s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Started Net group 1 ( Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Started Generate topology ( Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       total 2D Cap : 384644 = (260870 H, 123774 V)
[09/09 15:26:22    147s] [NR-eGR] Layer group 1: route 17 net(s) in layer range [3, 5]
[09/09 15:26:22    147s] (I)       
[09/09 15:26:22    147s] (I)       ============  Phase 1a Route ============
[09/09 15:26:22    147s] (I)       Started Phase 1a ( Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Started Pattern routing (1T) ( Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Finished Pattern routing (1T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[09/09 15:26:22    147s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Usage: 2551 = (1314 H, 1237 V) = (0.50% H, 1.00% V) = (2.247e+03um H, 2.115e+03um V)
[09/09 15:26:22    147s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       
[09/09 15:26:22    147s] (I)       ============  Phase 1b Route ============
[09/09 15:26:22    147s] (I)       Started Phase 1b ( Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Started Monotonic routing (1T) ( Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Finished Monotonic routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Usage: 2551 = (1314 H, 1237 V) = (0.50% H, 1.00% V) = (2.247e+03um H, 2.115e+03um V)
[09/09 15:26:22    147s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.362210e+03um
[09/09 15:26:22    147s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       
[09/09 15:26:22    147s] (I)       ============  Phase 1c Route ============
[09/09 15:26:22    147s] (I)       Started Phase 1c ( Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Started Two level routing ( Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Level2 Grid: 25 x 24
[09/09 15:26:22    147s] (I)       Started Two Level Routing ( Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Finished Two level routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Usage: 2551 = (1314 H, 1237 V) = (0.50% H, 1.00% V) = (2.247e+03um H, 2.115e+03um V)
[09/09 15:26:22    147s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       
[09/09 15:26:22    147s] (I)       ============  Phase 1d Route ============
[09/09 15:26:22    147s] (I)       Started Phase 1d ( Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Started Detoured routing ( Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Usage: 2555 = (1318 H, 1237 V) = (0.51% H, 1.00% V) = (2.254e+03um H, 2.115e+03um V)
[09/09 15:26:22    147s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       
[09/09 15:26:22    147s] (I)       ============  Phase 1e Route ============
[09/09 15:26:22    147s] (I)       Started Phase 1e ( Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Started Route legalization ( Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Usage: 2555 = (1318 H, 1237 V) = (0.51% H, 1.00% V) = (2.254e+03um H, 2.115e+03um V)
[09/09 15:26:22    147s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.369050e+03um
[09/09 15:26:22    147s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       
[09/09 15:26:22    147s] (I)       ============  Phase 1f Route ============
[09/09 15:26:22    147s] (I)       Started Phase 1f ( Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Usage: 2555 = (1318 H, 1237 V) = (0.51% H, 1.00% V) = (2.254e+03um H, 2.115e+03um V)
[09/09 15:26:22    147s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       
[09/09 15:26:22    147s] (I)       ============  Phase 1g Route ============
[09/09 15:26:22    147s] (I)       Started Phase 1g ( Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Started Post Routing ( Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Usage: 2523 = (1306 H, 1217 V) = (0.50% H, 0.98% V) = (2.233e+03um H, 2.081e+03um V)
[09/09 15:26:22    147s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       numNets=17  numFullyRipUpNets=6  numPartialRipUpNets=6 routedWL=1592
[09/09 15:26:22    147s] [NR-eGR] Create a new net group with 6 nets and layer range [3, 7]
[09/09 15:26:22    147s] (I)       
[09/09 15:26:22    147s] (I)       ============  Phase 1h Route ============
[09/09 15:26:22    147s] (I)       Started Phase 1h ( Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Started Post Routing ( Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Usage: 2522 = (1305 H, 1217 V) = (0.50% H, 0.98% V) = (2.232e+03um H, 2.081e+03um V)
[09/09 15:26:22    147s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Started Layer assignment (1T) ( Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Finished Layer assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Finished Net group 1 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Started Net group 2 ( Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Started Generate topology ( Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       total 2D Cap : 626348 = (378696 H, 247652 V)
[09/09 15:26:22    147s] [NR-eGR] Layer group 2: route 6 net(s) in layer range [3, 7]
[09/09 15:26:22    147s] (I)       
[09/09 15:26:22    147s] (I)       ============  Phase 1a Route ============
[09/09 15:26:22    147s] (I)       Started Phase 1a ( Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Started Pattern routing (1T) ( Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[09/09 15:26:22    147s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Usage: 3479 = (1795 H, 1684 V) = (0.47% H, 0.68% V) = (3.069e+03um H, 2.880e+03um V)
[09/09 15:26:22    147s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       
[09/09 15:26:22    147s] (I)       ============  Phase 1b Route ============
[09/09 15:26:22    147s] (I)       Started Phase 1b ( Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Started Monotonic routing (1T) ( Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Finished Monotonic routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Usage: 3479 = (1795 H, 1684 V) = (0.47% H, 0.68% V) = (3.069e+03um H, 2.880e+03um V)
[09/09 15:26:22    147s] (I)       Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 5.949090e+03um
[09/09 15:26:22    147s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       
[09/09 15:26:22    147s] (I)       ============  Phase 1c Route ============
[09/09 15:26:22    147s] (I)       Started Phase 1c ( Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Started Two level routing ( Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Level2 Grid: 25 x 24
[09/09 15:26:22    147s] (I)       Started Two Level Routing ( Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Finished Two level routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Usage: 3479 = (1795 H, 1684 V) = (0.47% H, 0.68% V) = (3.069e+03um H, 2.880e+03um V)
[09/09 15:26:22    147s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       
[09/09 15:26:22    147s] (I)       ============  Phase 1d Route ============
[09/09 15:26:22    147s] (I)       Started Phase 1d ( Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Started Detoured routing ( Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Finished Detoured routing ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Usage: 3483 = (1799 H, 1684 V) = (0.48% H, 0.68% V) = (3.076e+03um H, 2.880e+03um V)
[09/09 15:26:22    147s] (I)       Finished Phase 1d ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       
[09/09 15:26:22    147s] (I)       ============  Phase 1e Route ============
[09/09 15:26:22    147s] (I)       Started Phase 1e ( Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Started Route legalization ( Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Usage: 3483 = (1799 H, 1684 V) = (0.48% H, 0.68% V) = (3.076e+03um H, 2.880e+03um V)
[09/09 15:26:22    147s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 5.955930e+03um
[09/09 15:26:22    147s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       
[09/09 15:26:22    147s] (I)       ============  Phase 1f Route ============
[09/09 15:26:22    147s] (I)       Started Phase 1f ( Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Usage: 3483 = (1799 H, 1684 V) = (0.48% H, 0.68% V) = (3.076e+03um H, 2.880e+03um V)
[09/09 15:26:22    147s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       
[09/09 15:26:22    147s] (I)       ============  Phase 1g Route ============
[09/09 15:26:22    147s] (I)       Started Phase 1g ( Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Started Post Routing ( Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Usage: 3452 = (1789 H, 1663 V) = (0.47% H, 0.67% V) = (3.059e+03um H, 2.844e+03um V)
[09/09 15:26:22    147s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       numNets=6  numFullyRipUpNets=6  numPartialRipUpNets=6 routedWL=0
[09/09 15:26:22    147s] [NR-eGR] Create a new net group with 6 nets and layer range [3, 9]
[09/09 15:26:22    147s] (I)       
[09/09 15:26:22    147s] (I)       ============  Phase 1h Route ============
[09/09 15:26:22    147s] (I)       Started Phase 1h ( Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Started Post Routing ( Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Usage: 3452 = (1789 H, 1663 V) = (0.47% H, 0.67% V) = (3.059e+03um H, 2.844e+03um V)
[09/09 15:26:22    147s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Finished Net group 2 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Started Net group 3 ( Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Started Generate topology ( Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       total 2D Cap : 869882 = (509358 H, 360524 V)
[09/09 15:26:22    147s] [NR-eGR] Layer group 3: route 6 net(s) in layer range [3, 9]
[09/09 15:26:22    147s] (I)       
[09/09 15:26:22    147s] (I)       ============  Phase 1a Route ============
[09/09 15:26:22    147s] (I)       Started Phase 1a ( Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Started Pattern routing (1T) ( Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[09/09 15:26:22    147s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Usage: 4409 = (2279 H, 2130 V) = (0.45% H, 0.59% V) = (3.897e+03um H, 3.642e+03um V)
[09/09 15:26:22    147s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       
[09/09 15:26:22    147s] (I)       ============  Phase 1b Route ============
[09/09 15:26:22    147s] (I)       Started Phase 1b ( Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Started Monotonic routing (1T) ( Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Finished Monotonic routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Usage: 4409 = (2279 H, 2130 V) = (0.45% H, 0.59% V) = (3.897e+03um H, 3.642e+03um V)
[09/09 15:26:22    147s] (I)       Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 7.539390e+03um
[09/09 15:26:22    147s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       
[09/09 15:26:22    147s] (I)       ============  Phase 1c Route ============
[09/09 15:26:22    147s] (I)       Started Phase 1c ( Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Started Two level routing ( Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Level2 Grid: 25 x 24
[09/09 15:26:22    147s] (I)       Started Two Level Routing ( Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Finished Two level routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Usage: 4409 = (2279 H, 2130 V) = (0.45% H, 0.59% V) = (3.897e+03um H, 3.642e+03um V)
[09/09 15:26:22    147s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       
[09/09 15:26:22    147s] (I)       ============  Phase 1d Route ============
[09/09 15:26:22    147s] (I)       Started Phase 1d ( Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Started Detoured routing ( Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Usage: 4413 = (2283 H, 2130 V) = (0.45% H, 0.59% V) = (3.904e+03um H, 3.642e+03um V)
[09/09 15:26:22    147s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       
[09/09 15:26:22    147s] (I)       ============  Phase 1e Route ============
[09/09 15:26:22    147s] (I)       Started Phase 1e ( Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Started Route legalization ( Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Usage: 4413 = (2283 H, 2130 V) = (0.45% H, 0.59% V) = (3.904e+03um H, 3.642e+03um V)
[09/09 15:26:22    147s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 7.546230e+03um
[09/09 15:26:22    147s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       
[09/09 15:26:22    147s] (I)       ============  Phase 1f Route ============
[09/09 15:26:22    147s] (I)       Started Phase 1f ( Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Usage: 4413 = (2283 H, 2130 V) = (0.45% H, 0.59% V) = (3.904e+03um H, 3.642e+03um V)
[09/09 15:26:22    147s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       
[09/09 15:26:22    147s] (I)       ============  Phase 1g Route ============
[09/09 15:26:22    147s] (I)       Started Phase 1g ( Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Started Post Routing ( Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Usage: 4383 = (2273 H, 2110 V) = (0.45% H, 0.59% V) = (3.887e+03um H, 3.608e+03um V)
[09/09 15:26:22    147s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       numNets=6  numFullyRipUpNets=6  numPartialRipUpNets=6 routedWL=0
[09/09 15:26:22    147s] [NR-eGR] Create a new net group with 6 nets and layer range [3, 11]
[09/09 15:26:22    147s] (I)       
[09/09 15:26:22    147s] (I)       ============  Phase 1h Route ============
[09/09 15:26:22    147s] (I)       Started Phase 1h ( Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Started Post Routing ( Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Usage: 4383 = (2273 H, 2110 V) = (0.45% H, 0.59% V) = (3.887e+03um H, 3.608e+03um V)
[09/09 15:26:22    147s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Finished Net group 3 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Started Net group 4 ( Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Started Generate topology ( Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       total 2D Cap : 971599 = (561452 H, 410147 V)
[09/09 15:26:22    147s] [NR-eGR] Layer group 4: route 6 net(s) in layer range [3, 11]
[09/09 15:26:22    147s] (I)       
[09/09 15:26:22    147s] (I)       ============  Phase 1a Route ============
[09/09 15:26:22    147s] (I)       Started Phase 1a ( Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Started Pattern routing (1T) ( Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Usage: 5340 = (2763 H, 2577 V) = (0.49% H, 0.63% V) = (4.725e+03um H, 4.407e+03um V)
[09/09 15:26:22    147s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       
[09/09 15:26:22    147s] (I)       ============  Phase 1b Route ============
[09/09 15:26:22    147s] (I)       Started Phase 1b ( Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Usage: 5340 = (2763 H, 2577 V) = (0.49% H, 0.63% V) = (4.725e+03um H, 4.407e+03um V)
[09/09 15:26:22    147s] (I)       Overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 9.131400e+03um
[09/09 15:26:22    147s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       
[09/09 15:26:22    147s] (I)       ============  Phase 1c Route ============
[09/09 15:26:22    147s] (I)       Started Phase 1c ( Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Usage: 5340 = (2763 H, 2577 V) = (0.49% H, 0.63% V) = (4.725e+03um H, 4.407e+03um V)
[09/09 15:26:22    147s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       
[09/09 15:26:22    147s] (I)       ============  Phase 1d Route ============
[09/09 15:26:22    147s] (I)       Started Phase 1d ( Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Usage: 5340 = (2763 H, 2577 V) = (0.49% H, 0.63% V) = (4.725e+03um H, 4.407e+03um V)
[09/09 15:26:22    147s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       
[09/09 15:26:22    147s] (I)       ============  Phase 1e Route ============
[09/09 15:26:22    147s] (I)       Started Phase 1e ( Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Started Route legalization ( Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Usage: 5340 = (2763 H, 2577 V) = (0.49% H, 0.63% V) = (4.725e+03um H, 4.407e+03um V)
[09/09 15:26:22    147s] [NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 9.131400e+03um
[09/09 15:26:22    147s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       
[09/09 15:26:22    147s] (I)       ============  Phase 1f Route ============
[09/09 15:26:22    147s] (I)       Started Phase 1f ( Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Usage: 5340 = (2763 H, 2577 V) = (0.49% H, 0.63% V) = (4.725e+03um H, 4.407e+03um V)
[09/09 15:26:22    147s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       
[09/09 15:26:22    147s] (I)       ============  Phase 1g Route ============
[09/09 15:26:22    147s] (I)       Started Phase 1g ( Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Started Post Routing ( Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Usage: 5320 = (2757 H, 2563 V) = (0.49% H, 0.62% V) = (4.714e+03um H, 4.383e+03um V)
[09/09 15:26:22    147s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       numNets=6  numFullyRipUpNets=0  numPartialRipUpNets=4 routedWL=343
[09/09 15:26:22    147s] [NR-eGR] Create a new net group with 4 nets and layer range [2, 11]
[09/09 15:26:22    147s] (I)       
[09/09 15:26:22    147s] (I)       ============  Phase 1h Route ============
[09/09 15:26:22    147s] (I)       Started Phase 1h ( Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Started Post Routing ( Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Usage: 5319 = (2756 H, 2563 V) = (0.49% H, 0.62% V) = (4.713e+03um H, 4.383e+03um V)
[09/09 15:26:22    147s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Started Layer assignment (1T) ( Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Finished Layer assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Finished Net group 4 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Started Net group 5 ( Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Started Generate topology ( Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       total 2D Cap : 1095508 = (561452 H, 534056 V)
[09/09 15:26:22    147s] [NR-eGR] Layer group 5: route 4 net(s) in layer range [2, 11]
[09/09 15:26:22    147s] (I)       
[09/09 15:26:22    147s] (I)       ============  Phase 1a Route ============
[09/09 15:26:22    147s] (I)       Started Phase 1a ( Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Started Pattern routing (1T) ( Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Usage: 6531 = (3381 H, 3150 V) = (0.60% H, 0.59% V) = (5.782e+03um H, 5.386e+03um V)
[09/09 15:26:22    147s] (I)       Started Add via demand to 2D ( Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       
[09/09 15:26:22    147s] (I)       ============  Phase 1b Route ============
[09/09 15:26:22    147s] (I)       Started Phase 1b ( Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Usage: 6531 = (3381 H, 3150 V) = (0.60% H, 0.59% V) = (5.782e+03um H, 5.386e+03um V)
[09/09 15:26:22    147s] (I)       Overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 1.116801e+04um
[09/09 15:26:22    147s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[09/09 15:26:22    147s] (I)       Congestion threshold : each 60.00, sum 90.00
[09/09 15:26:22    147s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       
[09/09 15:26:22    147s] (I)       ============  Phase 1c Route ============
[09/09 15:26:22    147s] (I)       Started Phase 1c ( Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Usage: 6531 = (3381 H, 3150 V) = (0.60% H, 0.59% V) = (5.782e+03um H, 5.386e+03um V)
[09/09 15:26:22    147s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       
[09/09 15:26:22    147s] (I)       ============  Phase 1d Route ============
[09/09 15:26:22    147s] (I)       Started Phase 1d ( Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Usage: 6531 = (3381 H, 3150 V) = (0.60% H, 0.59% V) = (5.782e+03um H, 5.386e+03um V)
[09/09 15:26:22    147s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       
[09/09 15:26:22    147s] (I)       ============  Phase 1e Route ============
[09/09 15:26:22    147s] (I)       Started Phase 1e ( Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Started Route legalization ( Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Usage: 6531 = (3381 H, 3150 V) = (0.60% H, 0.59% V) = (5.782e+03um H, 5.386e+03um V)
[09/09 15:26:22    147s] [NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 1.116801e+04um
[09/09 15:26:22    147s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       
[09/09 15:26:22    147s] (I)       ============  Phase 1f Route ============
[09/09 15:26:22    147s] (I)       Started Phase 1f ( Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Usage: 6531 = (3381 H, 3150 V) = (0.60% H, 0.59% V) = (5.782e+03um H, 5.386e+03um V)
[09/09 15:26:22    147s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       
[09/09 15:26:22    147s] (I)       ============  Phase 1g Route ============
[09/09 15:26:22    147s] (I)       Started Phase 1g ( Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Started Post Routing ( Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Usage: 6529 = (3380 H, 3149 V) = (0.60% H, 0.59% V) = (5.780e+03um H, 5.385e+03um V)
[09/09 15:26:22    147s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       
[09/09 15:26:22    147s] (I)       ============  Phase 1h Route ============
[09/09 15:26:22    147s] (I)       Started Phase 1h ( Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Started Post Routing ( Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Usage: 6529 = (3380 H, 3149 V) = (0.60% H, 0.59% V) = (5.780e+03um H, 5.385e+03um V)
[09/09 15:26:22    147s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Started Layer assignment (1T) ( Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Finished Layer assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Finished Net group 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       
[09/09 15:26:22    147s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[09/09 15:26:22    147s] [NR-eGR]                        OverCon            
[09/09 15:26:22    147s] [NR-eGR]                         #Gcell     %Gcell
[09/09 15:26:22    147s] [NR-eGR]       Layer                (0)    OverCon 
[09/09 15:26:22    147s] [NR-eGR] ----------------------------------------------
[09/09 15:26:22    147s] [NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[09/09 15:26:22    147s] [NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[09/09 15:26:22    147s] [NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[09/09 15:26:22    147s] [NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[09/09 15:26:22    147s] [NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[09/09 15:26:22    147s] [NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[09/09 15:26:22    147s] [NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[09/09 15:26:22    147s] [NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[09/09 15:26:22    147s] [NR-eGR]      M9  (9)         0( 0.00%)   ( 0.00%) 
[09/09 15:26:22    147s] [NR-eGR]     M10 (10)         0( 0.00%)   ( 0.00%) 
[09/09 15:26:22    147s] [NR-eGR]     M11 (11)         0( 0.00%)   ( 0.00%) 
[09/09 15:26:22    147s] [NR-eGR] ----------------------------------------------
[09/09 15:26:22    147s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[09/09 15:26:22    147s] [NR-eGR] 
[09/09 15:26:22    147s] (I)       Finished Global Routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Started Export 3D cong map ( Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       total 2D Cap : 1095861 = (561573 H, 534288 V)
[09/09 15:26:22    147s] (I)       Started Export 2D cong map ( Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[09/09 15:26:22    147s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[09/09 15:26:22    147s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Finished Export 3D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Started Free existing wires ( Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Finished Free existing wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       ============= Track Assignment ============
[09/09 15:26:22    147s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Started Track Assignment (1T) ( Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Initialize Track Assignment ( max pin layer : 12 )
[09/09 15:26:22    147s] (I)       Current Track Assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Run Multi-thread track assignment
[09/09 15:26:22    147s] (I)       Finished Track Assignment (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Started Export ( Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] [NR-eGR] Started Export DB wires ( Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] [NR-eGR] Started Export all nets ( Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] [NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] [NR-eGR] Started Set wire vias ( Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] [NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] [NR-eGR] --------------------------------------------------------------------------
[09/09 15:26:22    147s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 29282
[09/09 15:26:22    147s] [NR-eGR]     M2  (2V) length: 5.213596e+04um, number of vias: 44070
[09/09 15:26:22    147s] [NR-eGR]     M3  (3H) length: 4.943750e+04um, number of vias: 1419
[09/09 15:26:22    147s] [NR-eGR]     M4  (4V) length: 5.856715e+03um, number of vias: 111
[09/09 15:26:22    147s] [NR-eGR]     M5  (5H) length: 1.084600e+03um, number of vias: 4
[09/09 15:26:22    147s] [NR-eGR]     M6  (6V) length: 1.710000e+01um, number of vias: 0
[09/09 15:26:22    147s] [NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[09/09 15:26:22    147s] [NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[09/09 15:26:22    147s] [NR-eGR]     M9  (9H) length: 0.000000e+00um, number of vias: 0
[09/09 15:26:22    147s] [NR-eGR]    M10 (10V) length: 0.000000e+00um, number of vias: 0
[09/09 15:26:22    147s] [NR-eGR]    M11 (11H) length: 0.000000e+00um, number of vias: 0
[09/09 15:26:22    147s] [NR-eGR] Total length: 1.085319e+05um, number of vias: 74886
[09/09 15:26:22    147s] [NR-eGR] --------------------------------------------------------------------------
[09/09 15:26:22    147s] [NR-eGR] Total eGR-routed clock nets wire length: 4.503315e+03um 
[09/09 15:26:22    147s] [NR-eGR] --------------------------------------------------------------------------
[09/09 15:26:22    147s] [NR-eGR] Report for selected net(s) only.
[09/09 15:26:22    147s] [NR-eGR]     M1  (1H) length: 0.000000e+00um, number of vias: 876
[09/09 15:26:22    147s] [NR-eGR]     M2  (2V) length: 8.798950e+02um, number of vias: 1023
[09/09 15:26:22    147s] [NR-eGR]     M3  (3H) length: 1.982600e+03um, number of vias: 467
[09/09 15:26:22    147s] [NR-eGR]     M4  (4V) length: 1.289920e+03um, number of vias: 26
[09/09 15:26:22    147s] [NR-eGR]     M5  (5H) length: 3.338000e+02um, number of vias: 4
[09/09 15:26:22    147s] [NR-eGR]     M6  (6V) length: 1.710000e+01um, number of vias: 0
[09/09 15:26:22    147s] [NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[09/09 15:26:22    147s] [NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[09/09 15:26:22    147s] [NR-eGR]     M9  (9H) length: 0.000000e+00um, number of vias: 0
[09/09 15:26:22    147s] [NR-eGR]    M10 (10V) length: 0.000000e+00um, number of vias: 0
[09/09 15:26:22    147s] [NR-eGR]    M11 (11H) length: 0.000000e+00um, number of vias: 0
[09/09 15:26:22    147s] [NR-eGR] Total length: 4.503315e+03um, number of vias: 2396
[09/09 15:26:22    147s] [NR-eGR] --------------------------------------------------------------------------
[09/09 15:26:22    147s] [NR-eGR] Total routed clock nets wire length: 4.503315e+03um, number of vias: 2396
[09/09 15:26:22    147s] [NR-eGR] --------------------------------------------------------------------------
[09/09 15:26:22    147s] (I)       Started Update net boxes ( Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Finished Update net boxes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Started Update timing ( Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Finished Export ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Started Postprocess design ( Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Finished Postprocess design ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s]       Early Global Route - eGR only step done. (took cpu=0:00:00.1 real=0:00:00.1)
[09/09 15:26:22    147s]     Routing using eGR only done.
[09/09 15:26:22    147s] Net route status summary:
[09/09 15:26:22    147s]   Clock:        17 (unrouted=0, trialRouted=0, noStatus=0, routed=17, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[09/09 15:26:22    147s]   Non-clock:  8567 (unrouted=90, trialRouted=8477, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=90, (crossesIlmBoundary AND tooFewTerms=0)])
[09/09 15:26:22    147s] 
[09/09 15:26:22    147s] CCOPT: Done with clock implementation routing.
[09/09 15:26:22    147s] 
[09/09 15:26:22    147s]   Clock implementation routing done.
[09/09 15:26:22    147s]   Fixed 17 wires.
[09/09 15:26:22    147s]   CCOpt: Starting congestion repair using flow wrapper...
[09/09 15:26:22    147s]     Congestion Repair...
[09/09 15:26:22    147s] *** IncrReplace #1 [begin] : totSession cpu/real = 0:02:27.5/0:11:06.9 (0.2), mem = 1677.4M
[09/09 15:26:22    147s] Info: Disable timing driven in postCTS congRepair.
[09/09 15:26:22    147s] 
[09/09 15:26:22    147s] Starting congRepair ...
[09/09 15:26:22    147s] User Input Parameters:
[09/09 15:26:22    147s] - Congestion Driven    : On
[09/09 15:26:22    147s] - Timing Driven        : Off
[09/09 15:26:22    147s] - Area-Violation Based : On
[09/09 15:26:22    147s] - Start Rollback Level : -5
[09/09 15:26:22    147s] - Legalized            : On
[09/09 15:26:22    147s] - Window Based         : Off
[09/09 15:26:22    147s] - eDen incr mode       : Off
[09/09 15:26:22    147s] - Small incr mode      : Off
[09/09 15:26:22    147s] 
[09/09 15:26:22    147s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1677.4M
[09/09 15:26:22    147s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.002, MEM:1677.4M
[09/09 15:26:22    147s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1677.4M
[09/09 15:26:22    147s] Starting Early Global Route congestion estimation: mem = 1677.4M
[09/09 15:26:22    147s] (I)       Started Import and model ( Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Started Create place DB ( Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Started Import place data ( Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Started Read instances and placement ( Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Started Read nets ( Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Finished Read nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Finished Import place data ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Finished Create place DB ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Started Create route DB ( Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       == Non-default Options ==
[09/09 15:26:22    147s] (I)       Maximum routing layer                              : 11
[09/09 15:26:22    147s] (I)       Number of threads                                  : 1
[09/09 15:26:22    147s] (I)       Use non-blocking free Dbs wires                    : false
[09/09 15:26:22    147s] (I)       Method to set GCell size                           : row
[09/09 15:26:22    147s] (I)       Counted 611 PG shapes. We will not process PG shapes layer by layer.
[09/09 15:26:22    147s] (I)       Started Import route data (1T) ( Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Use row-based GCell size
[09/09 15:26:22    147s] (I)       Use row-based GCell align
[09/09 15:26:22    147s] (I)       GCell unit size   : 3420
[09/09 15:26:22    147s] (I)       GCell multiplier  : 1
[09/09 15:26:22    147s] (I)       GCell row height  : 3420
[09/09 15:26:22    147s] (I)       Actual row height : 3420
[09/09 15:26:22    147s] (I)       GCell align ref   : 10000 10260
[09/09 15:26:22    147s] [NR-eGR] Track table information for default rule: 
[09/09 15:26:22    147s] [NR-eGR] M1 has no routable track
[09/09 15:26:22    147s] [NR-eGR] M2 has single uniform track structure
[09/09 15:26:22    147s] [NR-eGR] M3 has single uniform track structure
[09/09 15:26:22    147s] [NR-eGR] M4 has single uniform track structure
[09/09 15:26:22    147s] [NR-eGR] M5 has single uniform track structure
[09/09 15:26:22    147s] [NR-eGR] M6 has single uniform track structure
[09/09 15:26:22    147s] [NR-eGR] M7 has single uniform track structure
[09/09 15:26:22    147s] [NR-eGR] M8 has single uniform track structure
[09/09 15:26:22    147s] [NR-eGR] M9 has single uniform track structure
[09/09 15:26:22    147s] [NR-eGR] M10 has single uniform track structure
[09/09 15:26:22    147s] [NR-eGR] M11 has single uniform track structure
[09/09 15:26:22    147s] (I)       ========================== Default via ===========================
[09/09 15:26:22    147s] (I)       +----+------------------+----------------------------------------+
[09/09 15:26:22    147s] (I)       |  Z | Code  Single-Cut | Code  Multi-Cut                        |
[09/09 15:26:22    147s] (I)       +----+------------------+----------------------------------------+
[09/09 15:26:22    147s] (I)       |  1 |    3  M2_M1_VH   |   16  M2_M1_1x2_VV_N                   |
[09/09 15:26:22    147s] (I)       |  2 |   23  M3_M2_HV   |   30  M3_M2_1x2_VH_S                   |
[09/09 15:26:22    147s] (I)       |  3 |   33  M4_M3_VH   |   37  M4_M3_2x1_HV_E                   |
[09/09 15:26:22    147s] (I)       |  4 |   43  M5_M4_HV   |   50  M5_M4_1x2_VH_S                   |
[09/09 15:26:22    147s] (I)       |  5 |   53  M6_M5_VH   |   60  M6_M5_1x2_HV_S                   |
[09/09 15:26:22    147s] (I)       |  6 |   63  M7_M6_HV   |   70  M7_M6_1x2_VH_S                   |
[09/09 15:26:22    147s] (I)       |  7 |   73  M8_M7_VH   |   80  M8_M7_1x2_HV_S                   |
[09/09 15:26:22    147s] (I)       |  8 |   83  M9_M8_HV   |   90  M9_M8_1x2_VH_S                   |
[09/09 15:26:22    147s] (I)       |  9 |   93  M10_M9_VH  |  112  VLMDefaultSetup_M10_M9_2x1_HV_W  |
[09/09 15:26:22    147s] (I)       | 10 |  101  M11_M10_HV |  116  VLMDefaultSetup_M11_M10_2x1_VH_W |
[09/09 15:26:22    147s] (I)       +----+------------------+----------------------------------------+
[09/09 15:26:22    147s] (I)       Started Read blockages ( Layer 2-11 ) ( Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Started Read routing blockages ( Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Started Read instance blockages ( Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Started Read PG blockages ( Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] [NR-eGR] Read 810 PG shapes
[09/09 15:26:22    147s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Started Read boundary cut boxes ( Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] [NR-eGR] #Routing Blockages  : 0
[09/09 15:26:22    147s] [NR-eGR] #Instance Blockages : 0
[09/09 15:26:22    147s] [NR-eGR] #PG Blockages       : 810
[09/09 15:26:22    147s] [NR-eGR] #Halo Blockages     : 0
[09/09 15:26:22    147s] [NR-eGR] #Boundary Blockages : 0
[09/09 15:26:22    147s] (I)       Finished Read blockages ( Layer 2-11 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Started Read blackboxes ( Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Design has 0 blackboxes considered as all layer blockages.
[09/09 15:26:22    147s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Started Read prerouted ( Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] [NR-eGR] Num Prerouted Nets = 17  Num Prerouted Wires = 2968
[09/09 15:26:22    147s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Started Read unlegalized nets ( Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] (I)       Started Read nets ( Curr Mem: 1677.36 MB )
[09/09 15:26:22    147s] [NR-eGR] Read numTotalNets=8494  numIgnoredNets=17
[09/09 15:26:22    147s] (I)       Finished Read nets ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1679.36 MB )
[09/09 15:26:22    147s] (I)       Started Set up via pillars ( Curr Mem: 1679.36 MB )
[09/09 15:26:22    147s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1679.36 MB )
[09/09 15:26:22    147s] (I)       early_global_route_priority property id does not exist.
[09/09 15:26:22    147s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1679.36 MB )
[09/09 15:26:22    147s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1679.36 MB )
[09/09 15:26:22    147s] (I)       Model blockages into capacity
[09/09 15:26:22    147s] (I)       Read Num Blocks=810  Num Prerouted Wires=2968  Num CS=0
[09/09 15:26:22    147s] (I)       Started Initialize 3D capacity ( Curr Mem: 1679.36 MB )
[09/09 15:26:22    147s] (I)       Layer 1 (V) : #blockages 116 : #preroutes 1786
[09/09 15:26:22    147s] (I)       Layer 2 (H) : #blockages 116 : #preroutes 975
[09/09 15:26:22    147s] (I)       Layer 3 (V) : #blockages 112 : #preroutes 192
[09/09 15:26:22    147s] (I)       Layer 4 (H) : #blockages 112 : #preroutes 14
[09/09 15:26:22    147s] (I)       Layer 5 (V) : #blockages 112 : #preroutes 1
[09/09 15:26:22    147s] (I)       Layer 6 (H) : #blockages 149 : #preroutes 0
[09/09 15:26:22    147s] (I)       Layer 7 (V) : #blockages 93 : #preroutes 0
[09/09 15:26:22    147s] (I)       Layer 8 (H) : #blockages 0 : #preroutes 0
[09/09 15:26:22    147s] (I)       Layer 9 (V) : #blockages 0 : #preroutes 0
[09/09 15:26:22    147s] (I)       Layer 10 (H) : #blockages 0 : #preroutes 0
[09/09 15:26:22    147s] (I)       Finished Initialize 3D capacity ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1679.36 MB )
[09/09 15:26:22    147s] (I)       -- layer congestion ratio --
[09/09 15:26:22    147s] (I)       Layer 1 : 0.100000
[09/09 15:26:22    147s] (I)       Layer 2 : 0.700000
[09/09 15:26:22    147s] (I)       Layer 3 : 0.700000
[09/09 15:26:22    147s] (I)       Layer 4 : 0.700000
[09/09 15:26:22    147s] (I)       Layer 5 : 0.700000
[09/09 15:26:22    147s] (I)       Layer 6 : 0.700000
[09/09 15:26:22    147s] (I)       Layer 7 : 0.700000
[09/09 15:26:22    147s] (I)       Layer 8 : 0.700000
[09/09 15:26:22    147s] (I)       Layer 9 : 0.700000
[09/09 15:26:22    147s] (I)       Layer 10 : 0.700000
[09/09 15:26:22    147s] (I)       Layer 11 : 0.700000
[09/09 15:26:22    147s] (I)       ----------------------------
[09/09 15:26:22    147s] (I)       Number of ignored nets                =     17
[09/09 15:26:22    147s] (I)       Number of connected nets              =      0
[09/09 15:26:22    147s] (I)       Number of fixed nets                  =     17.  Ignored: Yes
[09/09 15:26:22    147s] (I)       Number of clock nets                  =     17.  Ignored: No
[09/09 15:26:22    147s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[09/09 15:26:22    147s] (I)       Number of special nets                =      0.  Ignored: Yes
[09/09 15:26:22    147s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[09/09 15:26:22    147s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[09/09 15:26:22    147s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[09/09 15:26:22    147s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[09/09 15:26:22    147s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[09/09 15:26:22    147s] (I)       Finished Import route data (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1679.36 MB )
[09/09 15:26:22    147s] (I)       Finished Create route DB ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1679.36 MB )
[09/09 15:26:22    147s] (I)       Started Read aux data ( Curr Mem: 1679.36 MB )
[09/09 15:26:22    147s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1679.36 MB )
[09/09 15:26:22    147s] (I)       Started Others data preparation ( Curr Mem: 1679.36 MB )
[09/09 15:26:22    147s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1679.36 MB )
[09/09 15:26:22    147s] (I)       Started Create route kernel ( Curr Mem: 1679.36 MB )
[09/09 15:26:22    147s] (I)       Ndr track 0 does not exist
[09/09 15:26:22    147s] (I)       Ndr track 0 does not exist
[09/09 15:26:22    147s] (I)       ---------------------Grid Graph Info--------------------
[09/09 15:26:22    147s] (I)       Routing area        : (0, 0) - (417600, 406980)
[09/09 15:26:22    147s] (I)       Core area           : (10000, 10260) - (407600, 396720)
[09/09 15:26:22    147s] (I)       Site width          :   400  (dbu)
[09/09 15:26:22    147s] (I)       Row height          :  3420  (dbu)
[09/09 15:26:22    147s] (I)       GCell row height    :  3420  (dbu)
[09/09 15:26:22    147s] (I)       GCell width         :  3420  (dbu)
[09/09 15:26:22    147s] (I)       GCell height        :  3420  (dbu)
[09/09 15:26:22    147s] (I)       Grid                :   122   119    11
[09/09 15:26:22    147s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[09/09 15:26:22    147s] (I)       Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[09/09 15:26:22    147s] (I)       Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[09/09 15:26:22    147s] (I)       Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[09/09 15:26:22    147s] (I)       Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[09/09 15:26:22    147s] (I)       Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[09/09 15:26:22    147s] (I)       Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[09/09 15:26:22    147s] (I)       First track coord   :     0   200   190   200   190   200   190   200   190  1200  1140
[09/09 15:26:22    147s] (I)       Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[09/09 15:26:22    147s] (I)       Total num of tracks :     0  1044  1071  1044  1071  1044  1071  1044  1071   417   427
[09/09 15:26:22    147s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[09/09 15:26:22    147s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[09/09 15:26:22    147s] (I)       --------------------------------------------------------
[09/09 15:26:22    147s] 
[09/09 15:26:22    147s] [NR-eGR] ============ Routing rule table ============
[09/09 15:26:22    147s] [NR-eGR] Rule id: 0  Rule name: 2w2s  Nets: 0 
[09/09 15:26:22    147s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):3 Max Demand(V):3
[09/09 15:26:22    147s] (I)       Pitch:  L1=240  L2=400  L3=900  L4=1200  L5=900  L6=1200  L7=380  L8=400  L9=380  L10=1000  L11=950
[09/09 15:26:22    147s] (I)       NumUsedTracks:  L1=1  L2=1  L3=3  L4=3  L5=3  L6=3  L7=1  L8=1  L9=1  L10=1  L11=1
[09/09 15:26:22    147s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=3  L4=3  L5=3  L6=3  L7=1  L8=1  L9=1  L10=1  L11=1
[09/09 15:26:22    147s] [NR-eGR] Rule id: 1  Nets: 8477 
[09/09 15:26:22    147s] (I)       ID:1  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[09/09 15:26:22    147s] (I)       Pitch:  L1=240  L2=400  L3=380  L4=400  L5=380  L6=400  L7=380  L8=400  L9=380  L10=1000  L11=950
[09/09 15:26:22    147s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[09/09 15:26:22    147s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[09/09 15:26:22    147s] [NR-eGR] ========================================
[09/09 15:26:22    147s] [NR-eGR] 
[09/09 15:26:22    147s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[09/09 15:26:22    147s] (I)       blocked tracks on layer2 : = 1168 / 124236 (0.94%)
[09/09 15:26:22    147s] (I)       blocked tracks on layer3 : = 232 / 130662 (0.18%)
[09/09 15:26:22    147s] (I)       blocked tracks on layer4 : = 1188 / 124236 (0.96%)
[09/09 15:26:22    147s] (I)       blocked tracks on layer5 : = 232 / 130662 (0.18%)
[09/09 15:26:22    147s] (I)       blocked tracks on layer6 : = 1188 / 124236 (0.96%)
[09/09 15:26:22    147s] (I)       blocked tracks on layer7 : = 12956 / 130662 (9.92%)
[09/09 15:26:22    147s] (I)       blocked tracks on layer8 : = 11500 / 124236 (9.26%)
[09/09 15:26:22    147s] (I)       blocked tracks on layer9 : = 0 / 130662 (0.00%)
[09/09 15:26:22    147s] (I)       blocked tracks on layer10 : = 0 / 49623 (0.00%)
[09/09 15:26:22    147s] (I)       blocked tracks on layer11 : = 0 / 52094 (0.00%)
[09/09 15:26:22    147s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1679.36 MB )
[09/09 15:26:22    147s] (I)       Finished Import and model ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1679.36 MB )
[09/09 15:26:22    147s] (I)       Reset routing kernel
[09/09 15:26:22    147s] (I)       Started Global Routing ( Curr Mem: 1679.36 MB )
[09/09 15:26:22    147s] (I)       Started Initialization ( Curr Mem: 1679.36 MB )
[09/09 15:26:22    147s] (I)       totalPins=28475  totalGlobalPin=27898 (97.97%)
[09/09 15:26:22    147s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1679.36 MB )
[09/09 15:26:22    147s] (I)       Started Net group 1 ( Curr Mem: 1679.36 MB )
[09/09 15:26:22    147s] (I)       Started Generate topology ( Curr Mem: 1679.36 MB )
[09/09 15:26:22    147s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1679.36 MB )
[09/09 15:26:22    147s] (I)       total 2D Cap : 1095662 = (561550 H, 534112 V)
[09/09 15:26:22    147s] [NR-eGR] Layer group 1: route 8477 net(s) in layer range [2, 11]
[09/09 15:26:22    147s] (I)       
[09/09 15:26:22    147s] (I)       ============  Phase 1a Route ============
[09/09 15:26:22    147s] (I)       Started Phase 1a ( Curr Mem: 1679.36 MB )
[09/09 15:26:22    147s] (I)       Started Pattern routing (1T) ( Curr Mem: 1679.36 MB )
[09/09 15:26:22    147s] (I)       Finished Pattern routing (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1682.11 MB )
[09/09 15:26:22    147s] (I)       Usage: 57721 = (27467 H, 30254 V) = (4.89% H, 5.66% V) = (4.697e+04um H, 5.173e+04um V)
[09/09 15:26:22    147s] (I)       Started Add via demand to 2D ( Curr Mem: 1682.11 MB )
[09/09 15:26:22    147s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1682.11 MB )
[09/09 15:26:22    147s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1682.11 MB )
[09/09 15:26:22    147s] (I)       
[09/09 15:26:22    147s] (I)       ============  Phase 1b Route ============
[09/09 15:26:22    147s] (I)       Started Phase 1b ( Curr Mem: 1682.11 MB )
[09/09 15:26:22    147s] (I)       Usage: 57721 = (27467 H, 30254 V) = (4.89% H, 5.66% V) = (4.697e+04um H, 5.173e+04um V)
[09/09 15:26:22    147s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.870291e+04um
[09/09 15:26:22    147s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[09/09 15:26:22    147s] (I)       Congestion threshold : each 60.00, sum 90.00
[09/09 15:26:22    147s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1682.11 MB )
[09/09 15:26:22    147s] (I)       
[09/09 15:26:22    147s] (I)       ============  Phase 1c Route ============
[09/09 15:26:22    147s] (I)       Started Phase 1c ( Curr Mem: 1682.11 MB )
[09/09 15:26:22    147s] (I)       Usage: 57721 = (27467 H, 30254 V) = (4.89% H, 5.66% V) = (4.697e+04um H, 5.173e+04um V)
[09/09 15:26:22    147s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1682.11 MB )
[09/09 15:26:22    147s] (I)       
[09/09 15:26:22    147s] (I)       ============  Phase 1d Route ============
[09/09 15:26:22    147s] (I)       Started Phase 1d ( Curr Mem: 1682.11 MB )
[09/09 15:26:22    147s] (I)       Usage: 57721 = (27467 H, 30254 V) = (4.89% H, 5.66% V) = (4.697e+04um H, 5.173e+04um V)
[09/09 15:26:22    147s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1682.11 MB )
[09/09 15:26:22    147s] (I)       
[09/09 15:26:22    147s] (I)       ============  Phase 1e Route ============
[09/09 15:26:22    147s] (I)       Started Phase 1e ( Curr Mem: 1682.11 MB )
[09/09 15:26:22    147s] (I)       Started Route legalization ( Curr Mem: 1682.11 MB )
[09/09 15:26:22    147s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1682.11 MB )
[09/09 15:26:22    147s] (I)       Usage: 57721 = (27467 H, 30254 V) = (4.89% H, 5.66% V) = (4.697e+04um H, 5.173e+04um V)
[09/09 15:26:22    147s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.870291e+04um
[09/09 15:26:22    147s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1682.11 MB )
[09/09 15:26:22    147s] (I)       
[09/09 15:26:22    147s] (I)       ============  Phase 1l Route ============
[09/09 15:26:22    147s] (I)       Started Phase 1l ( Curr Mem: 1682.11 MB )
[09/09 15:26:22    147s] (I)       Started Layer assignment (1T) ( Curr Mem: 1682.11 MB )
[09/09 15:26:22    147s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1682.11 MB )
[09/09 15:26:22    147s] (I)       Finished Layer assignment (1T) ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1682.11 MB )
[09/09 15:26:22    147s] (I)       Finished Phase 1l ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1682.11 MB )
[09/09 15:26:22    147s] (I)       Finished Net group 1 ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1682.11 MB )
[09/09 15:26:22    147s] (I)       Started Clean cong LA ( Curr Mem: 1682.11 MB )
[09/09 15:26:22    147s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1682.11 MB )
[09/09 15:26:22    147s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[09/09 15:26:22    147s] (I)       Layer  2:     122872     36637         1           0      123085    ( 0.00%) 
[09/09 15:26:22    147s] (I)       Layer  3:     129406     30497         0           0      129591    ( 0.00%) 
[09/09 15:26:22    147s] (I)       Layer  4:     122869      5174         0           0      123085    ( 0.00%) 
[09/09 15:26:22    147s] (I)       Layer  5:     129407      1463         0           0      129591    ( 0.00%) 
[09/09 15:26:22    147s] (I)       Layer  6:     122869        29         0           0      123085    ( 0.00%) 
[09/09 15:26:22    147s] (I)       Layer  7:     116808         0         0        8352      121239    ( 6.44%) 
[09/09 15:26:22    147s] (I)       Layer  8:     111838         0         0        7729      115356    ( 6.28%) 
[09/09 15:26:22    147s] (I)       Layer  9:     129591         0         0           0      129591    ( 0.00%) 
[09/09 15:26:22    147s] (I)       Layer 10:      49206         0         0           0       49234    ( 0.00%) 
[09/09 15:26:22    147s] (I)       Layer 11:      51667         0         0           0       51836    ( 0.00%) 
[09/09 15:26:22    147s] (I)       Total:       1086533     73800         1       16081     1095693    ( 1.45%) 
[09/09 15:26:22    147s] (I)       
[09/09 15:26:22    147s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[09/09 15:26:22    147s] [NR-eGR]                        OverCon            
[09/09 15:26:22    147s] [NR-eGR]                         #Gcell     %Gcell
[09/09 15:26:22    147s] [NR-eGR]       Layer                (1)    OverCon 
[09/09 15:26:22    147s] [NR-eGR] ----------------------------------------------
[09/09 15:26:22    147s] [NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[09/09 15:26:22    147s] [NR-eGR]      M2  (2)         1( 0.01%)   ( 0.01%) 
[09/09 15:26:22    147s] [NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[09/09 15:26:22    147s] [NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[09/09 15:26:22    147s] [NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[09/09 15:26:22    147s] [NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[09/09 15:26:22    147s] [NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[09/09 15:26:22    147s] [NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[09/09 15:26:22    147s] [NR-eGR]      M9  (9)         0( 0.00%)   ( 0.00%) 
[09/09 15:26:22    147s] [NR-eGR]     M10 (10)         0( 0.00%)   ( 0.00%) 
[09/09 15:26:22    147s] [NR-eGR]     M11 (11)         0( 0.00%)   ( 0.00%) 
[09/09 15:26:22    147s] [NR-eGR] ----------------------------------------------
[09/09 15:26:22    147s] [NR-eGR] Total                1( 0.00%)   ( 0.00%) 
[09/09 15:26:22    147s] [NR-eGR] 
[09/09 15:26:22    147s] (I)       Finished Global Routing ( CPU: 0.04 sec, Real: 0.05 sec, Curr Mem: 1682.11 MB )
[09/09 15:26:22    147s] (I)       Started Export 3D cong map ( Curr Mem: 1682.11 MB )
[09/09 15:26:22    147s] (I)       total 2D Cap : 1095917 = (561572 H, 534345 V)
[09/09 15:26:22    147s] (I)       Started Export 2D cong map ( Curr Mem: 1682.11 MB )
[09/09 15:26:22    147s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[09/09 15:26:22    147s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[09/09 15:26:22    147s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1682.11 MB )
[09/09 15:26:22    147s] (I)       Finished Export 3D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1682.11 MB )
[09/09 15:26:22    147s] Early Global Route congestion estimation runtime: 0.08 seconds, mem = 1682.1M
[09/09 15:26:22    147s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.070, REAL:0.076, MEM:1682.1M
[09/09 15:26:22    147s] OPERPROF: Starting HotSpotCal at level 1, MEM:1682.1M
[09/09 15:26:22    147s] [hotspot] +------------+---------------+---------------+
[09/09 15:26:22    147s] [hotspot] |            |   max hotspot | total hotspot |
[09/09 15:26:22    147s] [hotspot] +------------+---------------+---------------+
[09/09 15:26:22    147s] [hotspot] | normalized |          0.00 |          0.00 |
[09/09 15:26:22    147s] [hotspot] +------------+---------------+---------------+
[09/09 15:26:22    147s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[09/09 15:26:22    147s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[09/09 15:26:22    147s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.001, MEM:1682.1M
[09/09 15:26:22    147s] Skipped repairing congestion.
[09/09 15:26:22    147s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1682.1M
[09/09 15:26:22    147s] Starting Early Global Route wiring: mem = 1682.1M
[09/09 15:26:22    147s] (I)       Started Free existing wires ( Curr Mem: 1682.11 MB )
[09/09 15:26:22    147s] (I)       Finished Free existing wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1682.11 MB )
[09/09 15:26:22    147s] (I)       ============= Track Assignment ============
[09/09 15:26:22    147s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1682.11 MB )
[09/09 15:26:22    147s] (I)       Finished Extract Global 3D Wires ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1682.11 MB )
[09/09 15:26:22    147s] (I)       Started Track Assignment (1T) ( Curr Mem: 1682.11 MB )
[09/09 15:26:22    147s] (I)       Initialize Track Assignment ( max pin layer : 12 )
[09/09 15:26:22    147s] (I)       Current Track Assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1682.11 MB )
[09/09 15:26:22    147s] (I)       Run Multi-thread track assignment
[09/09 15:26:22    147s] (I)       Finished Track Assignment (1T) ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1682.11 MB )
[09/09 15:26:22    147s] (I)       Started Export ( Curr Mem: 1682.11 MB )
[09/09 15:26:22    147s] [NR-eGR] Started Export DB wires ( Curr Mem: 1682.11 MB )
[09/09 15:26:22    147s] [NR-eGR] Started Export all nets ( Curr Mem: 1682.11 MB )
[09/09 15:26:22    147s] [NR-eGR] Finished Export all nets ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1682.11 MB )
[09/09 15:26:22    147s] [NR-eGR] Started Set wire vias ( Curr Mem: 1682.11 MB )
[09/09 15:26:22    147s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1682.11 MB )
[09/09 15:26:22    147s] [NR-eGR] Finished Export DB wires ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1682.11 MB )
[09/09 15:26:22    147s] [NR-eGR] --------------------------------------------------------------------------
[09/09 15:26:22    147s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 29282
[09/09 15:26:22    147s] [NR-eGR]     M2  (2V) length: 5.180063e+04um, number of vias: 43842
[09/09 15:26:22    147s] [NR-eGR]     M3  (3H) length: 4.887982e+04um, number of vias: 1555
[09/09 15:26:22    147s] [NR-eGR]     M4  (4V) length: 6.225815e+03um, number of vias: 205
[09/09 15:26:22    147s] [NR-eGR]     M5  (5H) length: 1.828280e+03um, number of vias: 4
[09/09 15:26:22    147s] [NR-eGR]     M6  (6V) length: 1.710000e+01um, number of vias: 0
[09/09 15:26:22    147s] [NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[09/09 15:26:22    147s] [NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[09/09 15:26:22    147s] [NR-eGR]     M9  (9H) length: 0.000000e+00um, number of vias: 0
[09/09 15:26:22    147s] [NR-eGR]    M10 (10V) length: 0.000000e+00um, number of vias: 0
[09/09 15:26:22    147s] [NR-eGR]    M11 (11H) length: 0.000000e+00um, number of vias: 0
[09/09 15:26:22    147s] [NR-eGR] Total length: 1.087516e+05um, number of vias: 74888
[09/09 15:26:22    147s] [NR-eGR] --------------------------------------------------------------------------
[09/09 15:26:22    147s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[09/09 15:26:22    147s] [NR-eGR] --------------------------------------------------------------------------
[09/09 15:26:22    147s] (I)       Started Update net boxes ( Curr Mem: 1682.11 MB )
[09/09 15:26:22    147s] (I)       Finished Update net boxes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1682.11 MB )
[09/09 15:26:22    147s] (I)       Started Update timing ( Curr Mem: 1682.11 MB )
[09/09 15:26:22    147s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1682.11 MB )
[09/09 15:26:22    147s] (I)       Finished Export ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1682.11 MB )
[09/09 15:26:22    147s] (I)       Started Postprocess design ( Curr Mem: 1682.11 MB )
[09/09 15:26:22    147s] (I)       Finished Postprocess design ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1682.11 MB )
[09/09 15:26:22    147s] Early Global Route wiring runtime: 0.11 seconds, mem = 1682.1M
[09/09 15:26:22    147s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.110, REAL:0.106, MEM:1682.1M
[09/09 15:26:22    147s] Tdgp not successfully inited but do clear! skip clearing
[09/09 15:26:22    147s] End of congRepair (cpu=0:00:00.2, real=0:00:00.0)
[09/09 15:26:22    147s] *** IncrReplace #1 [finish] : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:02:27.6/0:11:07.1 (0.2), mem = 1682.1M
[09/09 15:26:22    147s] 
[09/09 15:26:22    147s] =============================================================================================
[09/09 15:26:22    147s]  Step TAT Report for IncrReplace #1                                             20.14-s095_1
[09/09 15:26:22    147s] =============================================================================================
[09/09 15:26:22    147s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/09 15:26:22    147s] ---------------------------------------------------------------------------------------------
[09/09 15:26:22    147s] [ MISC                   ]          0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    1.0
[09/09 15:26:22    147s] ---------------------------------------------------------------------------------------------
[09/09 15:26:22    147s]  IncrReplace #1 TOTAL               0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    1.0
[09/09 15:26:22    147s] ---------------------------------------------------------------------------------------------
[09/09 15:26:22    147s] 
[09/09 15:26:22    147s]     Congestion Repair done. (took cpu=0:00:00.2 real=0:00:00.2)
[09/09 15:26:22    147s]   CCOpt: Starting congestion repair using flow wrapper done.
[09/09 15:26:22    147s] OPERPROF: Starting DPlace-Init at level 1, MEM:1682.1M
[09/09 15:26:22    147s] z: 2, totalTracks: 1
[09/09 15:26:22    147s] z: 4, totalTracks: 1
[09/09 15:26:22    147s] z: 6, totalTracks: 1
[09/09 15:26:22    147s] z: 8, totalTracks: 1
[09/09 15:26:22    147s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1682.1M
[09/09 15:26:22    147s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1682.1M
[09/09 15:26:22    147s] Core basic site is CoreSite
[09/09 15:26:22    147s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[09/09 15:26:22    147s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1682.1M
[09/09 15:26:22    147s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.002, MEM:1682.1M
[09/09 15:26:22    147s] Fast DP-INIT is on for default
[09/09 15:26:22    147s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/09 15:26:22    147s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.016, MEM:1682.1M
[09/09 15:26:22    147s] OPERPROF:     Starting CMU at level 3, MEM:1682.1M
[09/09 15:26:22    147s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1682.1M
[09/09 15:26:22    147s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.019, MEM:1682.1M
[09/09 15:26:22    147s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1682.1MB).
[09/09 15:26:22    147s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.024, MEM:1682.1M
[09/09 15:26:22    147s]   Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:00.4 real=0:00:00.4)
[09/09 15:26:22    147s]   Leaving CCOpt scope - extractRC...
[09/09 15:26:22    147s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[09/09 15:26:22    147s] Extraction called for design 'Cordic' of instances=7644 and nets=8584 using extraction engine 'preRoute' .
[09/09 15:26:22    147s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[09/09 15:26:22    147s] Type 'man IMPEXT-3530' for more detail.
[09/09 15:26:22    147s] PreRoute RC Extraction called for design Cordic.
[09/09 15:26:22    147s] RC Extraction called in multi-corner(2) mode.
[09/09 15:26:22    147s] RCMode: PreRoute
[09/09 15:26:22    147s]       RC Corner Indexes            0       1   
[09/09 15:26:22    147s] Capacitance Scaling Factor   : 1.00000 1.00000 
[09/09 15:26:22    147s] Resistance Scaling Factor    : 1.00000 1.00000 
[09/09 15:26:22    147s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[09/09 15:26:22    147s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[09/09 15:26:22    147s] Shrink Factor                : 0.90000
[09/09 15:26:22    147s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[09/09 15:26:22    147s] Using capacitance table file ...
[09/09 15:26:22    147s] LayerId::1 widthSet size::4
[09/09 15:26:22    147s] LayerId::2 widthSet size::4
[09/09 15:26:22    147s] LayerId::3 widthSet size::5
[09/09 15:26:22    147s] LayerId::4 widthSet size::5
[09/09 15:26:22    147s] LayerId::5 widthSet size::5
[09/09 15:26:22    147s] LayerId::6 widthSet size::5
[09/09 15:26:22    147s] LayerId::7 widthSet size::5
[09/09 15:26:22    147s] LayerId::8 widthSet size::5
[09/09 15:26:22    147s] LayerId::9 widthSet size::5
[09/09 15:26:22    147s] LayerId::10 widthSet size::4
[09/09 15:26:22    147s] LayerId::11 widthSet size::3
[09/09 15:26:22    147s] Updating RC grid for preRoute extraction ...
[09/09 15:26:22    147s] eee: pegSigSF::1.070000
[09/09 15:26:22    147s] Initializing multi-corner capacitance tables ... 
[09/09 15:26:22    147s] Initializing multi-corner resistance tables ...
[09/09 15:26:22    147s] Creating RPSQ from WeeR and WRes ...
[09/09 15:26:22    147s] Creating RPSQ from WeeR and WRes ...
[09/09 15:26:22    147s] eee: l::1 avDens::0.112792 usedTrk::1461.781021 availTrk::12960.000000 sigTrk::1461.781021
[09/09 15:26:22    147s] eee: l::2 avDens::0.247182 usedTrk::3043.301431 availTrk::12312.000000 sigTrk::3043.301431
[09/09 15:26:22    147s] eee: l::3 avDens::0.217617 usedTrk::2879.067580 availTrk::13230.000000 sigTrk::2879.067580
[09/09 15:26:22    147s] eee: l::4 avDens::0.030735 usedTrk::365.267165 availTrk::11884.500000 sigTrk::365.267165
[09/09 15:26:22    147s] eee: l::5 avDens::0.016737 usedTrk::106.951902 availTrk::6390.000000 sigTrk::106.951902
[09/09 15:26:22    147s] eee: l::6 avDens::0.005848 usedTrk::1.000000 availTrk::171.000000 sigTrk::1.000000
[09/09 15:26:22    147s] eee: l::7 avDens::0.019826 usedTrk::107.057837 availTrk::5400.000000 sigTrk::107.057837
[09/09 15:26:22    147s] eee: l::8 avDens::0.017700 usedTrk::90.800000 availTrk::5130.000000 sigTrk::90.800000
[09/09 15:26:22    147s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/09 15:26:22    147s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/09 15:26:22    147s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/09 15:26:22    147s] **Info: Trial Route has Max Route Layer 15/11.
[09/09 15:26:22    147s] {RT WORST 0 11 11 {7 0} {10 0} 2}
[09/09 15:26:22    147s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.061683 ; aWlH: 0.000000 ; Pmax: 0.806300 ; wcR: 0.772700 ; newSi: 0.083500 ; pMod: 83 ; 
[09/09 15:26:22    147s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1682.113M)
[09/09 15:26:22    147s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[09/09 15:26:22    147s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.2 real=0:00:00.2)
[09/09 15:26:22    147s]   Not writing Steiner routes to the DB after clustering cong repair call.
[09/09 15:26:22    147s]   Clock tree timing engine global stage delay update for BEST:setup.late...
[09/09 15:26:22    147s] End AAE Lib Interpolated Model. (MEM=1682.11 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 15:26:22    147s]   Clock tree timing engine global stage delay update for BEST:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:26:22    147s]   Clock DAG stats after clustering cong repair call:
[09/09 15:26:22    147s]     cell counts      : b=16, i=0, icg=0, nicg=0, l=0, total=16
[09/09 15:26:22    147s]     misc counts      : r=1, pp=0
[09/09 15:26:22    147s]     cell areas       : b=107.730um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=107.730um^2
[09/09 15:26:22    147s]     cell capacitance : b=0.051pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.051pF
[09/09 15:26:22    147s]     sink capacitance : count=844, total=0.521pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[09/09 15:26:22    147s]     wire capacitance : top=0.000pF, trunk=0.082pF, leaf=0.587pF, total=0.668pF
[09/09 15:26:22    147s]     wire lengths     : top=0.000um, trunk=603.675um, leaf=3838.720um, total=4442.395um
[09/09 15:26:22    147s]     hp wire lengths  : top=0.000um, trunk=377.100um, leaf=1478.060um, total=1855.160um
[09/09 15:26:22    147s]   Clock DAG net violations after clustering cong repair call: none
[09/09 15:26:22    147s]   Clock DAG primary half-corner transition distribution after clustering cong repair call:
[09/09 15:26:22    147s]     Trunk : target=0.052ns count=3 avg=0.028ns sd=0.018ns min=0.007ns max=0.039ns {1 <= 0.031ns, 2 <= 0.041ns, 0 <= 0.047ns, 0 <= 0.049ns, 0 <= 0.052ns}
[09/09 15:26:22    147s]     Leaf  : target=0.052ns count=14 avg=0.047ns sd=0.003ns min=0.041ns max=0.052ns {0 <= 0.031ns, 1 <= 0.041ns, 4 <= 0.047ns, 6 <= 0.049ns, 3 <= 0.052ns}
[09/09 15:26:22    147s]   Clock DAG library cell distribution after clustering cong repair call {count}:
[09/09 15:26:22    147s]      Bufs: CLKBUFX16: 15 CLKBUFX12: 1 
[09/09 15:26:22    147s]   Primary reporting skew groups after clustering cong repair call:
[09/09 15:26:22    147s]     skew_group clk/constrain: insertion delay [min=0.074, max=0.092, avg=0.085, sd=0.004], skew [0.018 vs 0.030], 100% {0.074, 0.092} (wid=0.021 ws=0.015) (gid=0.072 gs=0.006)
[09/09 15:26:22    147s]         min path sink: gen_pipe[4].Pipe_Yo_reg[4]/CK
[09/09 15:26:22    147s]         max path sink: gen_pipe[4].Pipe_Yo_reg[11]/CK
[09/09 15:26:22    147s]   Skew group summary after clustering cong repair call:
[09/09 15:26:22    147s]     skew_group clk/constrain: insertion delay [min=0.074, max=0.092, avg=0.085, sd=0.004], skew [0.018 vs 0.030], 100% {0.074, 0.092} (wid=0.021 ws=0.015) (gid=0.072 gs=0.006)
[09/09 15:26:22    147s]   CongRepair After Initial Clustering done. (took cpu=0:00:00.6 real=0:00:00.6)
[09/09 15:26:22    147s]   Stage::Clustering done. (took cpu=0:00:01.2 real=0:00:01.2)
[09/09 15:26:22    147s]   Stage::DRV Fixing...
[09/09 15:26:22    147s]   Fixing clock tree slew time and max cap violations...
[09/09 15:26:22    147s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[09/09 15:26:22    147s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[09/09 15:26:22    147s]       cell counts      : b=16, i=0, icg=0, nicg=0, l=0, total=16
[09/09 15:26:22    147s]       misc counts      : r=1, pp=0
[09/09 15:26:22    147s]       cell areas       : b=107.730um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=107.730um^2
[09/09 15:26:22    147s]       cell capacitance : b=0.051pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.051pF
[09/09 15:26:22    147s]       sink capacitance : count=844, total=0.521pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[09/09 15:26:22    147s]       wire capacitance : top=0.000pF, trunk=0.082pF, leaf=0.587pF, total=0.668pF
[09/09 15:26:22    147s]       wire lengths     : top=0.000um, trunk=603.675um, leaf=3838.720um, total=4442.395um
[09/09 15:26:22    147s]       hp wire lengths  : top=0.000um, trunk=377.100um, leaf=1478.060um, total=1855.160um
[09/09 15:26:22    147s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
[09/09 15:26:22    147s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[09/09 15:26:22    147s]       Trunk : target=0.052ns count=3 avg=0.028ns sd=0.018ns min=0.007ns max=0.039ns {1 <= 0.031ns, 2 <= 0.041ns, 0 <= 0.047ns, 0 <= 0.049ns, 0 <= 0.052ns}
[09/09 15:26:22    147s]       Leaf  : target=0.052ns count=14 avg=0.047ns sd=0.003ns min=0.041ns max=0.052ns {0 <= 0.031ns, 1 <= 0.041ns, 4 <= 0.047ns, 6 <= 0.049ns, 3 <= 0.052ns}
[09/09 15:26:22    147s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
[09/09 15:26:22    147s]        Bufs: CLKBUFX16: 15 CLKBUFX12: 1 
[09/09 15:26:22    147s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
[09/09 15:26:22    147s]       skew_group clk/constrain: insertion delay [min=0.074, max=0.092], skew [0.018 vs 0.030]
[09/09 15:26:22    147s]           min path sink: gen_pipe[4].Pipe_Yo_reg[4]/CK
[09/09 15:26:22    147s]           max path sink: gen_pipe[4].Pipe_Yo_reg[11]/CK
[09/09 15:26:22    147s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[09/09 15:26:22    147s]       skew_group clk/constrain: insertion delay [min=0.074, max=0.092], skew [0.018 vs 0.030]
[09/09 15:26:22    147s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/09 15:26:22    147s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:26:22    147s]   Fixing clock tree slew time and max cap violations - detailed pass...
[09/09 15:26:22    147s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[09/09 15:26:22    147s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[09/09 15:26:22    147s]       cell counts      : b=16, i=0, icg=0, nicg=0, l=0, total=16
[09/09 15:26:22    147s]       misc counts      : r=1, pp=0
[09/09 15:26:22    147s]       cell areas       : b=107.730um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=107.730um^2
[09/09 15:26:22    147s]       cell capacitance : b=0.051pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.051pF
[09/09 15:26:22    147s]       sink capacitance : count=844, total=0.521pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[09/09 15:26:22    147s]       wire capacitance : top=0.000pF, trunk=0.082pF, leaf=0.587pF, total=0.668pF
[09/09 15:26:22    147s]       wire lengths     : top=0.000um, trunk=603.675um, leaf=3838.720um, total=4442.395um
[09/09 15:26:22    147s]       hp wire lengths  : top=0.000um, trunk=377.100um, leaf=1478.060um, total=1855.160um
[09/09 15:26:22    147s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
[09/09 15:26:22    147s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[09/09 15:26:22    147s]       Trunk : target=0.052ns count=3 avg=0.028ns sd=0.018ns min=0.007ns max=0.039ns {1 <= 0.031ns, 2 <= 0.041ns, 0 <= 0.047ns, 0 <= 0.049ns, 0 <= 0.052ns}
[09/09 15:26:22    147s]       Leaf  : target=0.052ns count=14 avg=0.047ns sd=0.003ns min=0.041ns max=0.052ns {0 <= 0.031ns, 1 <= 0.041ns, 4 <= 0.047ns, 6 <= 0.049ns, 3 <= 0.052ns}
[09/09 15:26:22    147s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
[09/09 15:26:22    147s]        Bufs: CLKBUFX16: 15 CLKBUFX12: 1 
[09/09 15:26:22    147s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
[09/09 15:26:22    147s]       skew_group clk/constrain: insertion delay [min=0.074, max=0.092, avg=0.085, sd=0.004], skew [0.018 vs 0.030], 100% {0.074, 0.092} (wid=0.021 ws=0.015) (gid=0.072 gs=0.006)
[09/09 15:26:22    147s]           min path sink: gen_pipe[4].Pipe_Yo_reg[4]/CK
[09/09 15:26:22    147s]           max path sink: gen_pipe[4].Pipe_Yo_reg[11]/CK
[09/09 15:26:22    147s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[09/09 15:26:22    147s]       skew_group clk/constrain: insertion delay [min=0.074, max=0.092, avg=0.085, sd=0.004], skew [0.018 vs 0.030], 100% {0.074, 0.092} (wid=0.021 ws=0.015) (gid=0.072 gs=0.006)
[09/09 15:26:22    147s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/09 15:26:22    147s]   Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:26:22    147s]   Stage::DRV Fixing done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:26:22    147s]   Stage::Insertion Delay Reduction...
[09/09 15:26:22    147s]   Removing unnecessary root buffering...
[09/09 15:26:22    147s]     Clock DAG stats after 'Removing unnecessary root buffering':
[09/09 15:26:22    147s]       cell counts      : b=16, i=0, icg=0, nicg=0, l=0, total=16
[09/09 15:26:22    147s]       misc counts      : r=1, pp=0
[09/09 15:26:22    147s]       cell areas       : b=107.730um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=107.730um^2
[09/09 15:26:22    147s]       cell capacitance : b=0.051pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.051pF
[09/09 15:26:22    147s]       sink capacitance : count=844, total=0.521pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[09/09 15:26:22    147s]       wire capacitance : top=0.000pF, trunk=0.082pF, leaf=0.587pF, total=0.668pF
[09/09 15:26:22    147s]       wire lengths     : top=0.000um, trunk=603.675um, leaf=3838.720um, total=4442.395um
[09/09 15:26:22    147s]       hp wire lengths  : top=0.000um, trunk=377.100um, leaf=1478.060um, total=1855.160um
[09/09 15:26:22    147s]     Clock DAG net violations after 'Removing unnecessary root buffering': none
[09/09 15:26:22    147s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
[09/09 15:26:22    147s]       Trunk : target=0.052ns count=3 avg=0.028ns sd=0.018ns min=0.007ns max=0.039ns {1 <= 0.031ns, 2 <= 0.041ns, 0 <= 0.047ns, 0 <= 0.049ns, 0 <= 0.052ns}
[09/09 15:26:22    147s]       Leaf  : target=0.052ns count=14 avg=0.047ns sd=0.003ns min=0.041ns max=0.052ns {0 <= 0.031ns, 1 <= 0.041ns, 4 <= 0.047ns, 6 <= 0.049ns, 3 <= 0.052ns}
[09/09 15:26:22    147s]     Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
[09/09 15:26:22    147s]        Bufs: CLKBUFX16: 15 CLKBUFX12: 1 
[09/09 15:26:22    147s]     Primary reporting skew groups after 'Removing unnecessary root buffering':
[09/09 15:26:22    147s]       skew_group clk/constrain: insertion delay [min=0.074, max=0.092], skew [0.018 vs 0.030]
[09/09 15:26:22    147s]           min path sink: gen_pipe[4].Pipe_Yo_reg[4]/CK
[09/09 15:26:22    147s]           max path sink: gen_pipe[4].Pipe_Yo_reg[11]/CK
[09/09 15:26:22    147s]     Skew group summary after 'Removing unnecessary root buffering':
[09/09 15:26:22    147s]       skew_group clk/constrain: insertion delay [min=0.074, max=0.092], skew [0.018 vs 0.030]
[09/09 15:26:22    147s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/09 15:26:22    147s]   Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:26:22    147s]   Removing unconstrained drivers...
[09/09 15:26:22    147s]     Clock DAG stats after 'Removing unconstrained drivers':
[09/09 15:26:22    147s]       cell counts      : b=16, i=0, icg=0, nicg=0, l=0, total=16
[09/09 15:26:22    147s]       misc counts      : r=1, pp=0
[09/09 15:26:22    147s]       cell areas       : b=107.730um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=107.730um^2
[09/09 15:26:22    147s]       cell capacitance : b=0.051pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.051pF
[09/09 15:26:22    147s]       sink capacitance : count=844, total=0.521pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[09/09 15:26:22    147s]       wire capacitance : top=0.000pF, trunk=0.082pF, leaf=0.587pF, total=0.668pF
[09/09 15:26:22    147s]       wire lengths     : top=0.000um, trunk=603.675um, leaf=3838.720um, total=4442.395um
[09/09 15:26:22    147s]       hp wire lengths  : top=0.000um, trunk=377.100um, leaf=1478.060um, total=1855.160um
[09/09 15:26:22    147s]     Clock DAG net violations after 'Removing unconstrained drivers': none
[09/09 15:26:22    147s]     Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
[09/09 15:26:22    147s]       Trunk : target=0.052ns count=3 avg=0.028ns sd=0.018ns min=0.007ns max=0.039ns {1 <= 0.031ns, 2 <= 0.041ns, 0 <= 0.047ns, 0 <= 0.049ns, 0 <= 0.052ns}
[09/09 15:26:22    147s]       Leaf  : target=0.052ns count=14 avg=0.047ns sd=0.003ns min=0.041ns max=0.052ns {0 <= 0.031ns, 1 <= 0.041ns, 4 <= 0.047ns, 6 <= 0.049ns, 3 <= 0.052ns}
[09/09 15:26:22    147s]     Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
[09/09 15:26:22    147s]        Bufs: CLKBUFX16: 15 CLKBUFX12: 1 
[09/09 15:26:22    147s]     Primary reporting skew groups after 'Removing unconstrained drivers':
[09/09 15:26:22    147s]       skew_group clk/constrain: insertion delay [min=0.074, max=0.092], skew [0.018 vs 0.030]
[09/09 15:26:22    147s]           min path sink: gen_pipe[4].Pipe_Yo_reg[4]/CK
[09/09 15:26:22    147s]           max path sink: gen_pipe[4].Pipe_Yo_reg[11]/CK
[09/09 15:26:22    147s]     Skew group summary after 'Removing unconstrained drivers':
[09/09 15:26:22    147s]       skew_group clk/constrain: insertion delay [min=0.074, max=0.092], skew [0.018 vs 0.030]
[09/09 15:26:22    147s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/09 15:26:22    147s]   Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:26:22    147s]   Reducing insertion delay 1...
[09/09 15:26:22    147s]     Clock DAG stats after 'Reducing insertion delay 1':
[09/09 15:26:22    147s]       cell counts      : b=16, i=0, icg=0, nicg=0, l=0, total=16
[09/09 15:26:22    147s]       misc counts      : r=1, pp=0
[09/09 15:26:22    147s]       cell areas       : b=107.730um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=107.730um^2
[09/09 15:26:22    147s]       cell capacitance : b=0.051pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.051pF
[09/09 15:26:22    147s]       sink capacitance : count=844, total=0.521pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[09/09 15:26:22    147s]       wire capacitance : top=0.000pF, trunk=0.082pF, leaf=0.587pF, total=0.668pF
[09/09 15:26:22    147s]       wire lengths     : top=0.000um, trunk=603.675um, leaf=3838.720um, total=4442.395um
[09/09 15:26:22    147s]       hp wire lengths  : top=0.000um, trunk=377.100um, leaf=1478.060um, total=1855.160um
[09/09 15:26:22    147s]     Clock DAG net violations after 'Reducing insertion delay 1': none
[09/09 15:26:22    147s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
[09/09 15:26:22    147s]       Trunk : target=0.052ns count=3 avg=0.028ns sd=0.018ns min=0.007ns max=0.039ns {1 <= 0.031ns, 2 <= 0.041ns, 0 <= 0.047ns, 0 <= 0.049ns, 0 <= 0.052ns}
[09/09 15:26:22    147s]       Leaf  : target=0.052ns count=14 avg=0.047ns sd=0.003ns min=0.041ns max=0.052ns {0 <= 0.031ns, 1 <= 0.041ns, 4 <= 0.047ns, 6 <= 0.049ns, 3 <= 0.052ns}
[09/09 15:26:22    147s]     Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
[09/09 15:26:22    147s]        Bufs: CLKBUFX16: 15 CLKBUFX12: 1 
[09/09 15:26:22    147s]     Primary reporting skew groups after 'Reducing insertion delay 1':
[09/09 15:26:22    147s]       skew_group clk/constrain: insertion delay [min=0.074, max=0.092], skew [0.018 vs 0.030]
[09/09 15:26:22    147s]           min path sink: gen_pipe[4].Pipe_Yo_reg[4]/CK
[09/09 15:26:22    147s]           max path sink: gen_pipe[4].Pipe_Yo_reg[11]/CK
[09/09 15:26:22    147s]     Skew group summary after 'Reducing insertion delay 1':
[09/09 15:26:22    147s]       skew_group clk/constrain: insertion delay [min=0.074, max=0.092], skew [0.018 vs 0.030]
[09/09 15:26:22    147s]     Legalizer API calls during this step: 4 succeeded with high effort: 4 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/09 15:26:22    147s]   Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:26:22    147s]   Removing longest path buffering...
[09/09 15:26:22    147s]     Clock DAG stats after 'Removing longest path buffering':
[09/09 15:26:22    147s]       cell counts      : b=16, i=0, icg=0, nicg=0, l=0, total=16
[09/09 15:26:22    147s]       misc counts      : r=1, pp=0
[09/09 15:26:22    147s]       cell areas       : b=107.730um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=107.730um^2
[09/09 15:26:22    147s]       cell capacitance : b=0.051pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.051pF
[09/09 15:26:22    147s]       sink capacitance : count=844, total=0.521pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[09/09 15:26:22    147s]       wire capacitance : top=0.000pF, trunk=0.082pF, leaf=0.587pF, total=0.668pF
[09/09 15:26:22    147s]       wire lengths     : top=0.000um, trunk=603.675um, leaf=3838.720um, total=4442.395um
[09/09 15:26:22    147s]       hp wire lengths  : top=0.000um, trunk=377.100um, leaf=1478.060um, total=1855.160um
[09/09 15:26:22    147s]     Clock DAG net violations after 'Removing longest path buffering': none
[09/09 15:26:22    147s]     Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
[09/09 15:26:22    147s]       Trunk : target=0.052ns count=3 avg=0.028ns sd=0.018ns min=0.007ns max=0.039ns {1 <= 0.031ns, 2 <= 0.041ns, 0 <= 0.047ns, 0 <= 0.049ns, 0 <= 0.052ns}
[09/09 15:26:22    147s]       Leaf  : target=0.052ns count=14 avg=0.047ns sd=0.003ns min=0.041ns max=0.052ns {0 <= 0.031ns, 1 <= 0.041ns, 4 <= 0.047ns, 6 <= 0.049ns, 3 <= 0.052ns}
[09/09 15:26:22    147s]     Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
[09/09 15:26:22    147s]        Bufs: CLKBUFX16: 15 CLKBUFX12: 1 
[09/09 15:26:22    147s]     Primary reporting skew groups after 'Removing longest path buffering':
[09/09 15:26:22    147s]       skew_group clk/constrain: insertion delay [min=0.074, max=0.092], skew [0.018 vs 0.030]
[09/09 15:26:22    147s]           min path sink: gen_pipe[4].Pipe_Yo_reg[4]/CK
[09/09 15:26:22    147s]           max path sink: gen_pipe[4].Pipe_Yo_reg[11]/CK
[09/09 15:26:22    147s]     Skew group summary after 'Removing longest path buffering':
[09/09 15:26:22    147s]       skew_group clk/constrain: insertion delay [min=0.074, max=0.092], skew [0.018 vs 0.030]
[09/09 15:26:22    147s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/09 15:26:22    147s]   Removing longest path buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:26:22    147s]   Reducing insertion delay 2...
[09/09 15:26:23    148s]     Path optimization required 260 stage delay updates 
[09/09 15:26:23    148s]     Clock DAG stats after 'Reducing insertion delay 2':
[09/09 15:26:23    148s]       cell counts      : b=16, i=0, icg=0, nicg=0, l=0, total=16
[09/09 15:26:23    148s]       misc counts      : r=1, pp=0
[09/09 15:26:23    148s]       cell areas       : b=107.730um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=107.730um^2
[09/09 15:26:23    148s]       cell capacitance : b=0.051pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.051pF
[09/09 15:26:23    148s]       sink capacitance : count=844, total=0.521pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[09/09 15:26:23    148s]       wire capacitance : top=0.000pF, trunk=0.078pF, leaf=0.590pF, total=0.668pF
[09/09 15:26:23    148s]       wire lengths     : top=0.000um, trunk=576.235um, leaf=3862.663um, total=4438.898um
[09/09 15:26:23    148s]       hp wire lengths  : top=0.000um, trunk=349.660um, leaf=1478.060um, total=1827.720um
[09/09 15:26:23    148s]     Clock DAG net violations after 'Reducing insertion delay 2': none
[09/09 15:26:23    148s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
[09/09 15:26:23    148s]       Trunk : target=0.052ns count=3 avg=0.027ns sd=0.018ns min=0.007ns max=0.037ns {1 <= 0.031ns, 2 <= 0.041ns, 0 <= 0.047ns, 0 <= 0.049ns, 0 <= 0.052ns}
[09/09 15:26:23    148s]       Leaf  : target=0.052ns count=14 avg=0.048ns sd=0.003ns min=0.041ns max=0.052ns {0 <= 0.031ns, 1 <= 0.041ns, 4 <= 0.047ns, 5 <= 0.049ns, 4 <= 0.052ns}
[09/09 15:26:23    148s]     Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
[09/09 15:26:23    148s]        Bufs: CLKBUFX16: 15 CLKBUFX12: 1 
[09/09 15:26:23    148s]     Primary reporting skew groups after 'Reducing insertion delay 2':
[09/09 15:26:23    148s]       skew_group clk/constrain: insertion delay [min=0.073, max=0.089, avg=0.084, sd=0.003], skew [0.015 vs 0.030], 100% {0.073, 0.089} (wid=0.021 ws=0.015) (gid=0.072 gs=0.006)
[09/09 15:26:23    148s]           min path sink: gen_pipe[4].Pipe_Yo_reg[4]/CK
[09/09 15:26:23    148s]           max path sink: gen_pipe[3].Pipe_Zo_reg[13]/CK
[09/09 15:26:23    148s]     Skew group summary after 'Reducing insertion delay 2':
[09/09 15:26:23    148s]       skew_group clk/constrain: insertion delay [min=0.073, max=0.089, avg=0.084, sd=0.003], skew [0.015 vs 0.030], 100% {0.073, 0.089} (wid=0.021 ws=0.015) (gid=0.072 gs=0.006)
[09/09 15:26:23    148s]     Legalizer API calls during this step: 113 succeeded with high effort: 113 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/09 15:26:23    148s]   Reducing insertion delay 2 done. (took cpu=0:00:00.3 real=0:00:00.3)
[09/09 15:26:23    148s]   Stage::Insertion Delay Reduction done. (took cpu=0:00:00.4 real=0:00:00.4)
[09/09 15:26:23    148s]   CCOpt::Phase::Construction done. (took cpu=0:00:01.6 real=0:00:01.6)
[09/09 15:26:23    148s]   CCOpt::Phase::Implementation...
[09/09 15:26:23    148s]   Stage::Reducing Power...
[09/09 15:26:23    148s]   Improving clock tree routing...
[09/09 15:26:23    148s]     Iteration 1...
[09/09 15:26:23    148s]     Iteration 1 done.
[09/09 15:26:23    148s]     Clock DAG stats after 'Improving clock tree routing':
[09/09 15:26:23    148s]       cell counts      : b=16, i=0, icg=0, nicg=0, l=0, total=16
[09/09 15:26:23    148s]       misc counts      : r=1, pp=0
[09/09 15:26:23    148s]       cell areas       : b=107.730um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=107.730um^2
[09/09 15:26:23    148s]       cell capacitance : b=0.051pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.051pF
[09/09 15:26:23    148s]       sink capacitance : count=844, total=0.521pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[09/09 15:26:23    148s]       wire capacitance : top=0.000pF, trunk=0.078pF, leaf=0.590pF, total=0.668pF
[09/09 15:26:23    148s]       wire lengths     : top=0.000um, trunk=576.235um, leaf=3862.663um, total=4438.898um
[09/09 15:26:23    148s]       hp wire lengths  : top=0.000um, trunk=349.660um, leaf=1478.060um, total=1827.720um
[09/09 15:26:23    148s]     Clock DAG net violations after 'Improving clock tree routing': none
[09/09 15:26:23    148s]     Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
[09/09 15:26:23    148s]       Trunk : target=0.052ns count=3 avg=0.027ns sd=0.018ns min=0.007ns max=0.037ns {1 <= 0.031ns, 2 <= 0.041ns, 0 <= 0.047ns, 0 <= 0.049ns, 0 <= 0.052ns}
[09/09 15:26:23    148s]       Leaf  : target=0.052ns count=14 avg=0.048ns sd=0.003ns min=0.041ns max=0.052ns {0 <= 0.031ns, 1 <= 0.041ns, 4 <= 0.047ns, 5 <= 0.049ns, 4 <= 0.052ns}
[09/09 15:26:23    148s]     Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
[09/09 15:26:23    148s]        Bufs: CLKBUFX16: 15 CLKBUFX12: 1 
[09/09 15:26:23    148s]     Primary reporting skew groups after 'Improving clock tree routing':
[09/09 15:26:23    148s]       skew_group clk/constrain: insertion delay [min=0.073, max=0.089], skew [0.015 vs 0.030]
[09/09 15:26:23    148s]           min path sink: gen_pipe[4].Pipe_Yo_reg[4]/CK
[09/09 15:26:23    148s]           max path sink: gen_pipe[3].Pipe_Zo_reg[13]/CK
[09/09 15:26:23    148s]     Skew group summary after 'Improving clock tree routing':
[09/09 15:26:23    148s]       skew_group clk/constrain: insertion delay [min=0.073, max=0.089], skew [0.015 vs 0.030]
[09/09 15:26:23    148s]     Legalizer API calls during this step: 9 succeeded with high effort: 9 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/09 15:26:23    148s]   Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:26:23    148s]   Reducing clock tree power 1...
[09/09 15:26:23    148s]     Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[09/09 15:26:23    148s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:26:23    148s]     100% 
[09/09 15:26:23    148s]     Clock DAG stats after reducing clock tree power 1 iteration 1:
[09/09 15:26:23    148s]       cell counts      : b=16, i=0, icg=0, nicg=0, l=0, total=16
[09/09 15:26:23    148s]       misc counts      : r=1, pp=0
[09/09 15:26:23    148s]       cell areas       : b=106.020um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=106.020um^2
[09/09 15:26:23    148s]       cell capacitance : b=0.050pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.050pF
[09/09 15:26:23    148s]       sink capacitance : count=844, total=0.521pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[09/09 15:26:23    148s]       wire capacitance : top=0.000pF, trunk=0.078pF, leaf=0.590pF, total=0.668pF
[09/09 15:26:23    148s]       wire lengths     : top=0.000um, trunk=576.235um, leaf=3861.723um, total=4437.958um
[09/09 15:26:23    148s]       hp wire lengths  : top=0.000um, trunk=349.660um, leaf=1478.060um, total=1827.720um
[09/09 15:26:23    148s]     Clock DAG net violations after reducing clock tree power 1 iteration 1: none
[09/09 15:26:23    148s]     Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 1:
[09/09 15:26:23    148s]       Trunk : target=0.052ns count=3 avg=0.027ns sd=0.017ns min=0.007ns max=0.037ns {1 <= 0.031ns, 2 <= 0.041ns, 0 <= 0.047ns, 0 <= 0.049ns, 0 <= 0.052ns}
[09/09 15:26:23    148s]       Leaf  : target=0.052ns count=14 avg=0.048ns sd=0.002ns min=0.045ns max=0.052ns {0 <= 0.031ns, 0 <= 0.041ns, 4 <= 0.047ns, 5 <= 0.049ns, 5 <= 0.052ns}
[09/09 15:26:23    148s]     Clock DAG library cell distribution after reducing clock tree power 1 iteration 1 {count}:
[09/09 15:26:23    148s]        Bufs: CLKBUFX16: 14 CLKBUFX12: 2 
[09/09 15:26:23    148s]     Primary reporting skew groups after reducing clock tree power 1 iteration 1:
[09/09 15:26:23    148s]       skew_group clk/constrain: insertion delay [min=0.073, max=0.089], skew [0.015 vs 0.030]
[09/09 15:26:23    148s]           min path sink: gen_pipe[4].Pipe_Yo_reg[4]/CK
[09/09 15:26:23    148s]           max path sink: gen_pipe[3].Pipe_Zo_reg[13]/CK
[09/09 15:26:23    148s]     Skew group summary after reducing clock tree power 1 iteration 1:
[09/09 15:26:23    148s]       skew_group clk/constrain: insertion delay [min=0.073, max=0.089], skew [0.015 vs 0.030]
[09/09 15:26:23    148s]     Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[09/09 15:26:23    148s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:26:23    148s]     100% 
[09/09 15:26:23    148s]     Clock DAG stats after 'Reducing clock tree power 1':
[09/09 15:26:23    148s]       cell counts      : b=16, i=0, icg=0, nicg=0, l=0, total=16
[09/09 15:26:23    148s]       misc counts      : r=1, pp=0
[09/09 15:26:23    148s]       cell areas       : b=106.020um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=106.020um^2
[09/09 15:26:23    148s]       cell capacitance : b=0.050pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.050pF
[09/09 15:26:23    148s]       sink capacitance : count=844, total=0.521pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[09/09 15:26:23    148s]       wire capacitance : top=0.000pF, trunk=0.078pF, leaf=0.590pF, total=0.668pF
[09/09 15:26:23    148s]       wire lengths     : top=0.000um, trunk=576.235um, leaf=3861.723um, total=4437.958um
[09/09 15:26:23    148s]       hp wire lengths  : top=0.000um, trunk=349.660um, leaf=1478.060um, total=1827.720um
[09/09 15:26:23    148s]     Clock DAG net violations after 'Reducing clock tree power 1': none
[09/09 15:26:23    148s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
[09/09 15:26:23    148s]       Trunk : target=0.052ns count=3 avg=0.027ns sd=0.017ns min=0.007ns max=0.037ns {1 <= 0.031ns, 2 <= 0.041ns, 0 <= 0.047ns, 0 <= 0.049ns, 0 <= 0.052ns}
[09/09 15:26:23    148s]       Leaf  : target=0.052ns count=14 avg=0.048ns sd=0.002ns min=0.045ns max=0.052ns {0 <= 0.031ns, 0 <= 0.041ns, 4 <= 0.047ns, 5 <= 0.049ns, 5 <= 0.052ns}
[09/09 15:26:23    148s]     Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
[09/09 15:26:23    148s]        Bufs: CLKBUFX16: 14 CLKBUFX12: 2 
[09/09 15:26:23    148s]     Primary reporting skew groups after 'Reducing clock tree power 1':
[09/09 15:26:23    148s]       skew_group clk/constrain: insertion delay [min=0.073, max=0.089], skew [0.015 vs 0.030]
[09/09 15:26:23    148s]           min path sink: gen_pipe[4].Pipe_Yo_reg[4]/CK
[09/09 15:26:23    148s]           max path sink: gen_pipe[3].Pipe_Zo_reg[13]/CK
[09/09 15:26:23    148s]     Skew group summary after 'Reducing clock tree power 1':
[09/09 15:26:23    148s]       skew_group clk/constrain: insertion delay [min=0.073, max=0.089], skew [0.015 vs 0.030]
[09/09 15:26:23    148s]     Legalizer API calls during this step: 69 succeeded with high effort: 69 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/09 15:26:23    148s]   Reducing clock tree power 1 done. (took cpu=0:00:00.1 real=0:00:00.1)
[09/09 15:26:23    148s]   Reducing clock tree power 2...
[09/09 15:26:23    148s]     Path optimization required 0 stage delay updates 
[09/09 15:26:23    148s]     Clock DAG stats after 'Reducing clock tree power 2':
[09/09 15:26:23    148s]       cell counts      : b=16, i=0, icg=0, nicg=0, l=0, total=16
[09/09 15:26:23    148s]       misc counts      : r=1, pp=0
[09/09 15:26:23    148s]       cell areas       : b=106.020um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=106.020um^2
[09/09 15:26:23    148s]       cell capacitance : b=0.050pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.050pF
[09/09 15:26:23    148s]       sink capacitance : count=844, total=0.521pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[09/09 15:26:23    148s]       wire capacitance : top=0.000pF, trunk=0.078pF, leaf=0.590pF, total=0.668pF
[09/09 15:26:23    148s]       wire lengths     : top=0.000um, trunk=576.235um, leaf=3861.723um, total=4437.958um
[09/09 15:26:23    148s]       hp wire lengths  : top=0.000um, trunk=349.660um, leaf=1478.060um, total=1827.720um
[09/09 15:26:23    148s]     Clock DAG net violations after 'Reducing clock tree power 2': none
[09/09 15:26:23    148s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
[09/09 15:26:23    148s]       Trunk : target=0.052ns count=3 avg=0.027ns sd=0.017ns min=0.007ns max=0.037ns {1 <= 0.031ns, 2 <= 0.041ns, 0 <= 0.047ns, 0 <= 0.049ns, 0 <= 0.052ns}
[09/09 15:26:23    148s]       Leaf  : target=0.052ns count=14 avg=0.048ns sd=0.002ns min=0.045ns max=0.052ns {0 <= 0.031ns, 0 <= 0.041ns, 4 <= 0.047ns, 5 <= 0.049ns, 5 <= 0.052ns}
[09/09 15:26:23    148s]     Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
[09/09 15:26:23    148s]        Bufs: CLKBUFX16: 14 CLKBUFX12: 2 
[09/09 15:26:23    148s]     Primary reporting skew groups after 'Reducing clock tree power 2':
[09/09 15:26:23    148s]       skew_group clk/constrain: insertion delay [min=0.073, max=0.089, avg=0.084, sd=0.003], skew [0.015 vs 0.030], 100% {0.073, 0.089} (wid=0.021 ws=0.015) (gid=0.072 gs=0.006)
[09/09 15:26:23    148s]           min path sink: gen_pipe[4].Pipe_Yo_reg[4]/CK
[09/09 15:26:23    148s]           max path sink: gen_pipe[3].Pipe_Zo_reg[13]/CK
[09/09 15:26:23    148s]     Skew group summary after 'Reducing clock tree power 2':
[09/09 15:26:23    148s]       skew_group clk/constrain: insertion delay [min=0.073, max=0.089, avg=0.084, sd=0.003], skew [0.015 vs 0.030], 100% {0.073, 0.089} (wid=0.021 ws=0.015) (gid=0.072 gs=0.006)
[09/09 15:26:23    148s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/09 15:26:23    148s]   Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:26:23    148s]   Stage::Reducing Power done. (took cpu=0:00:00.1 real=0:00:00.1)
[09/09 15:26:23    148s]   Stage::Balancing...
[09/09 15:26:23    148s]   Approximately balancing fragments step...
[09/09 15:26:23    148s]     Resolve constraints - Approximately balancing fragments...
[09/09 15:26:23    148s]     Resolving skew group constraints...
[09/09 15:26:23    148s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[09/09 15:26:23    148s]     Resolving skew group constraints done.
[09/09 15:26:23    148s]     Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:26:23    148s]     Estimate delay to be added in balancing - Approximately balancing fragments...
[09/09 15:26:23    148s]     Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
[09/09 15:26:23    148s]     Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:26:23    148s]     Approximately balancing fragments...
[09/09 15:26:23    148s]       Moving gates to improve sub-tree skew...
[09/09 15:26:23    148s]         Tried: 18 Succeeded: 0
[09/09 15:26:23    148s]         Topology Tried: 0 Succeeded: 0
[09/09 15:26:23    148s]         0 Succeeded with SS ratio
[09/09 15:26:23    148s]         0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
[09/09 15:26:23    148s]         Total reducing skew: 0 Average reducing skew for 0 nets : 0
[09/09 15:26:23    148s]         Clock DAG stats after 'Moving gates to improve sub-tree skew':
[09/09 15:26:23    148s]           cell counts      : b=16, i=0, icg=0, nicg=0, l=0, total=16
[09/09 15:26:23    148s]           misc counts      : r=1, pp=0
[09/09 15:26:23    148s]           cell areas       : b=106.020um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=106.020um^2
[09/09 15:26:23    148s]           cell capacitance : b=0.050pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.050pF
[09/09 15:26:23    148s]           sink capacitance : count=844, total=0.521pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[09/09 15:26:23    148s]           wire capacitance : top=0.000pF, trunk=0.078pF, leaf=0.590pF, total=0.668pF
[09/09 15:26:23    148s]           wire lengths     : top=0.000um, trunk=576.235um, leaf=3861.723um, total=4437.958um
[09/09 15:26:23    148s]           hp wire lengths  : top=0.000um, trunk=349.660um, leaf=1478.060um, total=1827.720um
[09/09 15:26:23    148s]         Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
[09/09 15:26:23    148s]         Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
[09/09 15:26:23    148s]           Trunk : target=0.052ns count=3 avg=0.027ns sd=0.017ns min=0.007ns max=0.037ns {1 <= 0.031ns, 2 <= 0.041ns, 0 <= 0.047ns, 0 <= 0.049ns, 0 <= 0.052ns}
[09/09 15:26:23    148s]           Leaf  : target=0.052ns count=14 avg=0.048ns sd=0.002ns min=0.045ns max=0.052ns {0 <= 0.031ns, 0 <= 0.041ns, 4 <= 0.047ns, 5 <= 0.049ns, 5 <= 0.052ns}
[09/09 15:26:23    148s]         Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
[09/09 15:26:23    148s]            Bufs: CLKBUFX16: 14 CLKBUFX12: 2 
[09/09 15:26:23    148s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/09 15:26:23    148s]       Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:26:23    148s]       Approximately balancing fragments bottom up...
[09/09 15:26:23    148s]         bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
[09/09 15:26:23    148s]         Clock DAG stats after 'Approximately balancing fragments bottom up':
[09/09 15:26:23    148s]           cell counts      : b=16, i=0, icg=0, nicg=0, l=0, total=16
[09/09 15:26:23    148s]           misc counts      : r=1, pp=0
[09/09 15:26:23    148s]           cell areas       : b=106.020um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=106.020um^2
[09/09 15:26:23    148s]           cell capacitance : b=0.050pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.050pF
[09/09 15:26:23    148s]           sink capacitance : count=844, total=0.521pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[09/09 15:26:23    148s]           wire capacitance : top=0.000pF, trunk=0.078pF, leaf=0.590pF, total=0.668pF
[09/09 15:26:23    148s]           wire lengths     : top=0.000um, trunk=576.235um, leaf=3861.723um, total=4437.958um
[09/09 15:26:23    148s]           hp wire lengths  : top=0.000um, trunk=349.660um, leaf=1478.060um, total=1827.720um
[09/09 15:26:23    148s]         Clock DAG net violations after 'Approximately balancing fragments bottom up': none
[09/09 15:26:23    148s]         Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
[09/09 15:26:23    148s]           Trunk : target=0.052ns count=3 avg=0.027ns sd=0.017ns min=0.007ns max=0.037ns {1 <= 0.031ns, 2 <= 0.041ns, 0 <= 0.047ns, 0 <= 0.049ns, 0 <= 0.052ns}
[09/09 15:26:23    148s]           Leaf  : target=0.052ns count=14 avg=0.048ns sd=0.002ns min=0.045ns max=0.052ns {0 <= 0.031ns, 0 <= 0.041ns, 4 <= 0.047ns, 5 <= 0.049ns, 5 <= 0.052ns}
[09/09 15:26:23    148s]         Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
[09/09 15:26:23    148s]            Bufs: CLKBUFX16: 14 CLKBUFX12: 2 
[09/09 15:26:23    148s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/09 15:26:23    148s]       Approximately balancing fragments bottom up done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:26:23    148s]       Approximately balancing fragments, wire and cell delays...
[09/09 15:26:23    148s]       Approximately balancing fragments, wire and cell delays, iteration 1...
[09/09 15:26:23    148s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[09/09 15:26:23    148s]           cell counts      : b=16, i=0, icg=0, nicg=0, l=0, total=16
[09/09 15:26:23    148s]           misc counts      : r=1, pp=0
[09/09 15:26:23    148s]           cell areas       : b=106.020um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=106.020um^2
[09/09 15:26:23    148s]           cell capacitance : b=0.050pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.050pF
[09/09 15:26:23    148s]           sink capacitance : count=844, total=0.521pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[09/09 15:26:23    148s]           wire capacitance : top=0.000pF, trunk=0.078pF, leaf=0.590pF, total=0.668pF
[09/09 15:26:23    148s]           wire lengths     : top=0.000um, trunk=576.235um, leaf=3861.723um, total=4437.958um
[09/09 15:26:23    148s]           hp wire lengths  : top=0.000um, trunk=349.660um, leaf=1478.060um, total=1827.720um
[09/09 15:26:23    148s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
[09/09 15:26:23    148s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
[09/09 15:26:23    148s]           Trunk : target=0.052ns count=3 avg=0.027ns sd=0.017ns min=0.007ns max=0.037ns {1 <= 0.031ns, 2 <= 0.041ns, 0 <= 0.047ns, 0 <= 0.049ns, 0 <= 0.052ns}
[09/09 15:26:23    148s]           Leaf  : target=0.052ns count=14 avg=0.048ns sd=0.002ns min=0.045ns max=0.052ns {0 <= 0.031ns, 0 <= 0.041ns, 4 <= 0.047ns, 5 <= 0.049ns, 5 <= 0.052ns}
[09/09 15:26:23    148s]         Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
[09/09 15:26:23    148s]            Bufs: CLKBUFX16: 14 CLKBUFX12: 2 
[09/09 15:26:23    148s]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[09/09 15:26:23    148s]       Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:26:23    148s]     Approximately balancing fragments done.
[09/09 15:26:23    148s]     Clock DAG stats after 'Approximately balancing fragments step':
[09/09 15:26:23    148s]       cell counts      : b=16, i=0, icg=0, nicg=0, l=0, total=16
[09/09 15:26:23    148s]       misc counts      : r=1, pp=0
[09/09 15:26:23    148s]       cell areas       : b=106.020um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=106.020um^2
[09/09 15:26:23    148s]       cell capacitance : b=0.050pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.050pF
[09/09 15:26:23    148s]       sink capacitance : count=844, total=0.521pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[09/09 15:26:23    148s]       wire capacitance : top=0.000pF, trunk=0.078pF, leaf=0.590pF, total=0.668pF
[09/09 15:26:23    148s]       wire lengths     : top=0.000um, trunk=576.235um, leaf=3861.723um, total=4437.958um
[09/09 15:26:23    148s]       hp wire lengths  : top=0.000um, trunk=349.660um, leaf=1478.060um, total=1827.720um
[09/09 15:26:23    148s]     Clock DAG net violations after 'Approximately balancing fragments step': none
[09/09 15:26:23    148s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
[09/09 15:26:23    148s]       Trunk : target=0.052ns count=3 avg=0.027ns sd=0.017ns min=0.007ns max=0.037ns {1 <= 0.031ns, 2 <= 0.041ns, 0 <= 0.047ns, 0 <= 0.049ns, 0 <= 0.052ns}
[09/09 15:26:23    148s]       Leaf  : target=0.052ns count=14 avg=0.048ns sd=0.002ns min=0.045ns max=0.052ns {0 <= 0.031ns, 0 <= 0.041ns, 4 <= 0.047ns, 5 <= 0.049ns, 5 <= 0.052ns}
[09/09 15:26:23    148s]     Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
[09/09 15:26:23    148s]        Bufs: CLKBUFX16: 14 CLKBUFX12: 2 
[09/09 15:26:23    148s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/09 15:26:23    148s]   Approximately balancing fragments step done. (took cpu=0:00:00.1 real=0:00:00.1)
[09/09 15:26:23    148s]   Clock DAG stats after Approximately balancing fragments:
[09/09 15:26:23    148s]     cell counts      : b=16, i=0, icg=0, nicg=0, l=0, total=16
[09/09 15:26:23    148s]     misc counts      : r=1, pp=0
[09/09 15:26:23    148s]     cell areas       : b=106.020um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=106.020um^2
[09/09 15:26:23    148s]     cell capacitance : b=0.050pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.050pF
[09/09 15:26:23    148s]     sink capacitance : count=844, total=0.521pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[09/09 15:26:23    148s]     wire capacitance : top=0.000pF, trunk=0.078pF, leaf=0.590pF, total=0.668pF
[09/09 15:26:23    148s]     wire lengths     : top=0.000um, trunk=576.235um, leaf=3861.723um, total=4437.958um
[09/09 15:26:23    148s]     hp wire lengths  : top=0.000um, trunk=349.660um, leaf=1478.060um, total=1827.720um
[09/09 15:26:23    148s]   Clock DAG net violations after Approximately balancing fragments: none
[09/09 15:26:23    148s]   Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
[09/09 15:26:23    148s]     Trunk : target=0.052ns count=3 avg=0.027ns sd=0.017ns min=0.007ns max=0.037ns {1 <= 0.031ns, 2 <= 0.041ns, 0 <= 0.047ns, 0 <= 0.049ns, 0 <= 0.052ns}
[09/09 15:26:23    148s]     Leaf  : target=0.052ns count=14 avg=0.048ns sd=0.002ns min=0.045ns max=0.052ns {0 <= 0.031ns, 0 <= 0.041ns, 4 <= 0.047ns, 5 <= 0.049ns, 5 <= 0.052ns}
[09/09 15:26:23    148s]   Clock DAG library cell distribution after Approximately balancing fragments {count}:
[09/09 15:26:23    148s]      Bufs: CLKBUFX16: 14 CLKBUFX12: 2 
[09/09 15:26:23    148s]   Primary reporting skew groups after Approximately balancing fragments:
[09/09 15:26:23    148s]     skew_group clk/constrain: insertion delay [min=0.073, max=0.089], skew [0.015 vs 0.030]
[09/09 15:26:23    148s]         min path sink: gen_pipe[4].Pipe_Yo_reg[4]/CK
[09/09 15:26:23    148s]         max path sink: gen_pipe[3].Pipe_Zo_reg[13]/CK
[09/09 15:26:23    148s]   Skew group summary after Approximately balancing fragments:
[09/09 15:26:23    148s]     skew_group clk/constrain: insertion delay [min=0.073, max=0.089], skew [0.015 vs 0.030]
[09/09 15:26:23    148s]   Improving fragments clock skew...
[09/09 15:26:23    148s]     Clock DAG stats after 'Improving fragments clock skew':
[09/09 15:26:23    148s]       cell counts      : b=16, i=0, icg=0, nicg=0, l=0, total=16
[09/09 15:26:23    148s]       misc counts      : r=1, pp=0
[09/09 15:26:23    148s]       cell areas       : b=106.020um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=106.020um^2
[09/09 15:26:23    148s]       cell capacitance : b=0.050pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.050pF
[09/09 15:26:23    148s]       sink capacitance : count=844, total=0.521pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[09/09 15:26:23    148s]       wire capacitance : top=0.000pF, trunk=0.078pF, leaf=0.590pF, total=0.668pF
[09/09 15:26:23    148s]       wire lengths     : top=0.000um, trunk=576.235um, leaf=3861.723um, total=4437.958um
[09/09 15:26:23    148s]       hp wire lengths  : top=0.000um, trunk=349.660um, leaf=1478.060um, total=1827.720um
[09/09 15:26:23    148s]     Clock DAG net violations after 'Improving fragments clock skew': none
[09/09 15:26:23    148s]     Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
[09/09 15:26:23    148s]       Trunk : target=0.052ns count=3 avg=0.027ns sd=0.017ns min=0.007ns max=0.037ns {1 <= 0.031ns, 2 <= 0.041ns, 0 <= 0.047ns, 0 <= 0.049ns, 0 <= 0.052ns}
[09/09 15:26:23    148s]       Leaf  : target=0.052ns count=14 avg=0.048ns sd=0.002ns min=0.045ns max=0.052ns {0 <= 0.031ns, 0 <= 0.041ns, 4 <= 0.047ns, 5 <= 0.049ns, 5 <= 0.052ns}
[09/09 15:26:23    148s]     Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
[09/09 15:26:23    148s]        Bufs: CLKBUFX16: 14 CLKBUFX12: 2 
[09/09 15:26:23    148s]     Primary reporting skew groups after 'Improving fragments clock skew':
[09/09 15:26:23    148s]       skew_group clk/constrain: insertion delay [min=0.073, max=0.089], skew [0.015 vs 0.030]
[09/09 15:26:23    148s]           min path sink: gen_pipe[4].Pipe_Yo_reg[4]/CK
[09/09 15:26:23    148s]           max path sink: gen_pipe[3].Pipe_Zo_reg[13]/CK
[09/09 15:26:23    148s]     Skew group summary after 'Improving fragments clock skew':
[09/09 15:26:23    148s]       skew_group clk/constrain: insertion delay [min=0.073, max=0.089], skew [0.015 vs 0.030]
[09/09 15:26:23    148s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/09 15:26:23    148s]   Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:26:23    148s]   Approximately balancing step...
[09/09 15:26:23    148s]     Resolve constraints - Approximately balancing...
[09/09 15:26:23    148s]     Resolving skew group constraints...
[09/09 15:26:23    148s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[09/09 15:26:23    148s]     Resolving skew group constraints done.
[09/09 15:26:23    148s]     Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:26:23    148s]     Approximately balancing...
[09/09 15:26:23    148s]       Approximately balancing, wire and cell delays...
[09/09 15:26:23    148s]       Approximately balancing, wire and cell delays, iteration 1...
[09/09 15:26:23    148s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[09/09 15:26:23    148s]           cell counts      : b=16, i=0, icg=0, nicg=0, l=0, total=16
[09/09 15:26:23    148s]           misc counts      : r=1, pp=0
[09/09 15:26:23    148s]           cell areas       : b=106.020um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=106.020um^2
[09/09 15:26:23    148s]           cell capacitance : b=0.050pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.050pF
[09/09 15:26:23    148s]           sink capacitance : count=844, total=0.521pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[09/09 15:26:23    148s]           wire capacitance : top=0.000pF, trunk=0.078pF, leaf=0.590pF, total=0.668pF
[09/09 15:26:23    148s]           wire lengths     : top=0.000um, trunk=576.235um, leaf=3861.723um, total=4437.958um
[09/09 15:26:23    148s]           hp wire lengths  : top=0.000um, trunk=349.660um, leaf=1478.060um, total=1827.720um
[09/09 15:26:23    148s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
[09/09 15:26:23    148s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
[09/09 15:26:23    148s]           Trunk : target=0.052ns count=3 avg=0.027ns sd=0.017ns min=0.007ns max=0.037ns {1 <= 0.031ns, 2 <= 0.041ns, 0 <= 0.047ns, 0 <= 0.049ns, 0 <= 0.052ns}
[09/09 15:26:23    148s]           Leaf  : target=0.052ns count=14 avg=0.048ns sd=0.002ns min=0.045ns max=0.052ns {0 <= 0.031ns, 0 <= 0.041ns, 4 <= 0.047ns, 5 <= 0.049ns, 5 <= 0.052ns}
[09/09 15:26:23    148s]         Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
[09/09 15:26:23    148s]            Bufs: CLKBUFX16: 14 CLKBUFX12: 2 
[09/09 15:26:23    148s]       Approximately balancing, wire and cell delays, iteration 1 done.
[09/09 15:26:23    148s]       Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:26:23    148s]     Approximately balancing done.
[09/09 15:26:23    148s]     Clock DAG stats after 'Approximately balancing step':
[09/09 15:26:23    148s]       cell counts      : b=16, i=0, icg=0, nicg=0, l=0, total=16
[09/09 15:26:23    148s]       misc counts      : r=1, pp=0
[09/09 15:26:23    148s]       cell areas       : b=106.020um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=106.020um^2
[09/09 15:26:23    148s]       cell capacitance : b=0.050pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.050pF
[09/09 15:26:23    148s]       sink capacitance : count=844, total=0.521pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[09/09 15:26:23    148s]       wire capacitance : top=0.000pF, trunk=0.078pF, leaf=0.590pF, total=0.668pF
[09/09 15:26:23    148s]       wire lengths     : top=0.000um, trunk=576.235um, leaf=3861.723um, total=4437.958um
[09/09 15:26:23    148s]       hp wire lengths  : top=0.000um, trunk=349.660um, leaf=1478.060um, total=1827.720um
[09/09 15:26:23    148s]     Clock DAG net violations after 'Approximately balancing step': none
[09/09 15:26:23    148s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
[09/09 15:26:23    148s]       Trunk : target=0.052ns count=3 avg=0.027ns sd=0.017ns min=0.007ns max=0.037ns {1 <= 0.031ns, 2 <= 0.041ns, 0 <= 0.047ns, 0 <= 0.049ns, 0 <= 0.052ns}
[09/09 15:26:23    148s]       Leaf  : target=0.052ns count=14 avg=0.048ns sd=0.002ns min=0.045ns max=0.052ns {0 <= 0.031ns, 0 <= 0.041ns, 4 <= 0.047ns, 5 <= 0.049ns, 5 <= 0.052ns}
[09/09 15:26:23    148s]     Clock DAG library cell distribution after 'Approximately balancing step' {count}:
[09/09 15:26:23    148s]        Bufs: CLKBUFX16: 14 CLKBUFX12: 2 
[09/09 15:26:23    148s]     Primary reporting skew groups after 'Approximately balancing step':
[09/09 15:26:23    148s]       skew_group clk/constrain: insertion delay [min=0.073, max=0.089], skew [0.015 vs 0.030]
[09/09 15:26:23    148s]           min path sink: gen_pipe[4].Pipe_Yo_reg[4]/CK
[09/09 15:26:23    148s]           max path sink: gen_pipe[3].Pipe_Zo_reg[13]/CK
[09/09 15:26:23    148s]     Skew group summary after 'Approximately balancing step':
[09/09 15:26:23    148s]       skew_group clk/constrain: insertion delay [min=0.073, max=0.089], skew [0.015 vs 0.030]
[09/09 15:26:23    148s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/09 15:26:23    148s]   Approximately balancing step done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:26:23    148s]   Fixing clock tree overload...
[09/09 15:26:23    148s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[09/09 15:26:23    148s]     Clock DAG stats after 'Fixing clock tree overload':
[09/09 15:26:23    148s]       cell counts      : b=16, i=0, icg=0, nicg=0, l=0, total=16
[09/09 15:26:23    148s]       misc counts      : r=1, pp=0
[09/09 15:26:23    148s]       cell areas       : b=106.020um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=106.020um^2
[09/09 15:26:23    148s]       cell capacitance : b=0.050pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.050pF
[09/09 15:26:23    148s]       sink capacitance : count=844, total=0.521pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[09/09 15:26:23    148s]       wire capacitance : top=0.000pF, trunk=0.078pF, leaf=0.590pF, total=0.668pF
[09/09 15:26:23    148s]       wire lengths     : top=0.000um, trunk=576.235um, leaf=3861.723um, total=4437.958um
[09/09 15:26:23    148s]       hp wire lengths  : top=0.000um, trunk=349.660um, leaf=1478.060um, total=1827.720um
[09/09 15:26:23    148s]     Clock DAG net violations after 'Fixing clock tree overload': none
[09/09 15:26:23    148s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
[09/09 15:26:23    148s]       Trunk : target=0.052ns count=3 avg=0.027ns sd=0.017ns min=0.007ns max=0.037ns {1 <= 0.031ns, 2 <= 0.041ns, 0 <= 0.047ns, 0 <= 0.049ns, 0 <= 0.052ns}
[09/09 15:26:23    148s]       Leaf  : target=0.052ns count=14 avg=0.048ns sd=0.002ns min=0.045ns max=0.052ns {0 <= 0.031ns, 0 <= 0.041ns, 4 <= 0.047ns, 5 <= 0.049ns, 5 <= 0.052ns}
[09/09 15:26:23    148s]     Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
[09/09 15:26:23    148s]        Bufs: CLKBUFX16: 14 CLKBUFX12: 2 
[09/09 15:26:23    148s]     Primary reporting skew groups after 'Fixing clock tree overload':
[09/09 15:26:23    148s]       skew_group clk/constrain: insertion delay [min=0.073, max=0.089], skew [0.015 vs 0.030]
[09/09 15:26:23    148s]           min path sink: gen_pipe[4].Pipe_Yo_reg[4]/CK
[09/09 15:26:23    148s]           max path sink: gen_pipe[3].Pipe_Zo_reg[13]/CK
[09/09 15:26:23    148s]     Skew group summary after 'Fixing clock tree overload':
[09/09 15:26:23    148s]       skew_group clk/constrain: insertion delay [min=0.073, max=0.089], skew [0.015 vs 0.030]
[09/09 15:26:23    148s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/09 15:26:23    148s]   Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:26:23    148s]   Approximately balancing paths...
[09/09 15:26:23    148s]     Added 0 buffers.
[09/09 15:26:23    148s]     Clock DAG stats after 'Approximately balancing paths':
[09/09 15:26:23    148s]       cell counts      : b=16, i=0, icg=0, nicg=0, l=0, total=16
[09/09 15:26:23    148s]       misc counts      : r=1, pp=0
[09/09 15:26:23    148s]       cell areas       : b=106.020um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=106.020um^2
[09/09 15:26:23    148s]       cell capacitance : b=0.050pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.050pF
[09/09 15:26:23    148s]       sink capacitance : count=844, total=0.521pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[09/09 15:26:23    148s]       wire capacitance : top=0.000pF, trunk=0.078pF, leaf=0.590pF, total=0.668pF
[09/09 15:26:23    148s]       wire lengths     : top=0.000um, trunk=576.235um, leaf=3861.723um, total=4437.958um
[09/09 15:26:23    148s]       hp wire lengths  : top=0.000um, trunk=349.660um, leaf=1478.060um, total=1827.720um
[09/09 15:26:23    148s]     Clock DAG net violations after 'Approximately balancing paths': none
[09/09 15:26:23    148s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
[09/09 15:26:23    148s]       Trunk : target=0.052ns count=3 avg=0.027ns sd=0.017ns min=0.007ns max=0.037ns {1 <= 0.031ns, 2 <= 0.041ns, 0 <= 0.047ns, 0 <= 0.049ns, 0 <= 0.052ns}
[09/09 15:26:23    148s]       Leaf  : target=0.052ns count=14 avg=0.048ns sd=0.002ns min=0.045ns max=0.052ns {0 <= 0.031ns, 0 <= 0.041ns, 4 <= 0.047ns, 5 <= 0.049ns, 5 <= 0.052ns}
[09/09 15:26:23    148s]     Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
[09/09 15:26:23    148s]        Bufs: CLKBUFX16: 14 CLKBUFX12: 2 
[09/09 15:26:23    148s]     Primary reporting skew groups after 'Approximately balancing paths':
[09/09 15:26:23    148s]       skew_group clk/constrain: insertion delay [min=0.073, max=0.089, avg=0.084, sd=0.003], skew [0.015 vs 0.030], 100% {0.073, 0.089} (wid=0.021 ws=0.015) (gid=0.072 gs=0.006)
[09/09 15:26:23    148s]           min path sink: gen_pipe[4].Pipe_Yo_reg[4]/CK
[09/09 15:26:23    148s]           max path sink: gen_pipe[3].Pipe_Zo_reg[13]/CK
[09/09 15:26:23    148s]     Skew group summary after 'Approximately balancing paths':
[09/09 15:26:23    148s]       skew_group clk/constrain: insertion delay [min=0.073, max=0.089, avg=0.084, sd=0.003], skew [0.015 vs 0.030], 100% {0.073, 0.089} (wid=0.021 ws=0.015) (gid=0.072 gs=0.006)
[09/09 15:26:23    148s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/09 15:26:23    148s]   Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:26:23    148s]   Stage::Balancing done. (took cpu=0:00:00.2 real=0:00:00.2)
[09/09 15:26:23    148s]   Stage::Polishing...
[09/09 15:26:23    148s]   Merging balancing drivers for power...
[09/09 15:26:23    148s]     Tried: 18 Succeeded: 0
[09/09 15:26:23    148s]     Clock tree timing engine global stage delay update for BEST:setup.late...
[09/09 15:26:23    148s]     Clock tree timing engine global stage delay update for BEST:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:26:23    148s]     Clock DAG stats after 'Merging balancing drivers for power':
[09/09 15:26:23    148s]       cell counts      : b=16, i=0, icg=0, nicg=0, l=0, total=16
[09/09 15:26:23    148s]       misc counts      : r=1, pp=0
[09/09 15:26:23    148s]       cell areas       : b=106.020um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=106.020um^2
[09/09 15:26:23    148s]       cell capacitance : b=0.050pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.050pF
[09/09 15:26:23    148s]       sink capacitance : count=844, total=0.521pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[09/09 15:26:23    148s]       wire capacitance : top=0.000pF, trunk=0.078pF, leaf=0.590pF, total=0.668pF
[09/09 15:26:23    148s]       wire lengths     : top=0.000um, trunk=576.235um, leaf=3861.723um, total=4437.958um
[09/09 15:26:23    148s]       hp wire lengths  : top=0.000um, trunk=349.660um, leaf=1478.060um, total=1827.720um
[09/09 15:26:23    148s]     Clock DAG net violations after 'Merging balancing drivers for power': none
[09/09 15:26:23    148s]     Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
[09/09 15:26:23    148s]       Trunk : target=0.052ns count=3 avg=0.027ns sd=0.017ns min=0.007ns max=0.037ns {1 <= 0.031ns, 2 <= 0.041ns, 0 <= 0.047ns, 0 <= 0.049ns, 0 <= 0.052ns}
[09/09 15:26:23    148s]       Leaf  : target=0.052ns count=14 avg=0.048ns sd=0.002ns min=0.045ns max=0.052ns {0 <= 0.031ns, 0 <= 0.041ns, 4 <= 0.047ns, 5 <= 0.049ns, 5 <= 0.052ns}
[09/09 15:26:23    148s]     Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
[09/09 15:26:23    148s]        Bufs: CLKBUFX16: 14 CLKBUFX12: 2 
[09/09 15:26:23    148s]     Primary reporting skew groups after 'Merging balancing drivers for power':
[09/09 15:26:23    148s]       skew_group clk/constrain: insertion delay [min=0.073, max=0.089], skew [0.016 vs 0.030]
[09/09 15:26:23    148s]           min path sink: gen_pipe[4].Pipe_Yo_reg[4]/CK
[09/09 15:26:23    148s]           max path sink: gen_pipe[12].Pipe_Yo_reg[15]/CK
[09/09 15:26:23    148s]     Skew group summary after 'Merging balancing drivers for power':
[09/09 15:26:23    148s]       skew_group clk/constrain: insertion delay [min=0.073, max=0.089], skew [0.016 vs 0.030]
[09/09 15:26:23    148s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/09 15:26:23    148s]   Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:26:23    148s]   Improving clock skew...
[09/09 15:26:23    148s]     Clock DAG stats after 'Improving clock skew':
[09/09 15:26:23    148s]       cell counts      : b=16, i=0, icg=0, nicg=0, l=0, total=16
[09/09 15:26:23    148s]       misc counts      : r=1, pp=0
[09/09 15:26:23    148s]       cell areas       : b=106.020um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=106.020um^2
[09/09 15:26:23    148s]       cell capacitance : b=0.050pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.050pF
[09/09 15:26:23    148s]       sink capacitance : count=844, total=0.521pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[09/09 15:26:23    148s]       wire capacitance : top=0.000pF, trunk=0.078pF, leaf=0.590pF, total=0.668pF
[09/09 15:26:23    148s]       wire lengths     : top=0.000um, trunk=576.235um, leaf=3861.723um, total=4437.958um
[09/09 15:26:23    148s]       hp wire lengths  : top=0.000um, trunk=349.660um, leaf=1478.060um, total=1827.720um
[09/09 15:26:23    148s]     Clock DAG net violations after 'Improving clock skew': none
[09/09 15:26:23    148s]     Clock DAG primary half-corner transition distribution after 'Improving clock skew':
[09/09 15:26:23    148s]       Trunk : target=0.052ns count=3 avg=0.027ns sd=0.017ns min=0.007ns max=0.037ns {1 <= 0.031ns, 2 <= 0.041ns, 0 <= 0.047ns, 0 <= 0.049ns, 0 <= 0.052ns}
[09/09 15:26:23    148s]       Leaf  : target=0.052ns count=14 avg=0.048ns sd=0.002ns min=0.045ns max=0.052ns {0 <= 0.031ns, 0 <= 0.041ns, 4 <= 0.047ns, 5 <= 0.049ns, 5 <= 0.052ns}
[09/09 15:26:23    148s]     Clock DAG library cell distribution after 'Improving clock skew' {count}:
[09/09 15:26:23    148s]        Bufs: CLKBUFX16: 14 CLKBUFX12: 2 
[09/09 15:26:23    148s]     Primary reporting skew groups after 'Improving clock skew':
[09/09 15:26:23    148s]       skew_group clk/constrain: insertion delay [min=0.073, max=0.089, avg=0.084, sd=0.003], skew [0.016 vs 0.030], 100% {0.073, 0.089} (wid=0.021 ws=0.015) (gid=0.072 gs=0.006)
[09/09 15:26:23    148s]           min path sink: gen_pipe[4].Pipe_Yo_reg[4]/CK
[09/09 15:26:23    148s]           max path sink: gen_pipe[12].Pipe_Yo_reg[15]/CK
[09/09 15:26:23    148s]     Skew group summary after 'Improving clock skew':
[09/09 15:26:23    148s]       skew_group clk/constrain: insertion delay [min=0.073, max=0.089, avg=0.084, sd=0.003], skew [0.016 vs 0.030], 100% {0.073, 0.089} (wid=0.021 ws=0.015) (gid=0.072 gs=0.006)
[09/09 15:26:23    148s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/09 15:26:23    148s]   Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:26:23    148s]   Moving gates to reduce wire capacitance...
[09/09 15:26:23    148s]     Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
[09/09 15:26:23    148s]     Iteration 1...
[09/09 15:26:23    148s]       Artificially removing short and long paths...
[09/09 15:26:23    148s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/09 15:26:23    148s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:26:23    148s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
[09/09 15:26:23    148s]         Legalizing clock trees...
[09/09 15:26:23    148s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:26:23    148s]         Legalizer API calls during this step: 108 succeeded with high effort: 108 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/09 15:26:23    148s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.1 real=0:00:00.1)
[09/09 15:26:23    148s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates...
[09/09 15:26:23    148s]         Moving gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[09/09 15:26:24    149s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:26:24    149s]         100% 
[09/09 15:26:24    149s]         Legalizer API calls during this step: 224 succeeded with high effort: 224 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/09 15:26:24    149s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:00.4 real=0:00:00.4)
[09/09 15:26:24    149s]     Iteration 1 done.
[09/09 15:26:24    149s]     Iteration 2...
[09/09 15:26:24    149s]       Artificially removing short and long paths...
[09/09 15:26:24    149s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/09 15:26:24    149s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:26:24    149s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
[09/09 15:26:24    149s]         Legalizing clock trees...
[09/09 15:26:24    149s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:26:24    149s]         Legalizer API calls during this step: 84 succeeded with high effort: 84 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/09 15:26:24    149s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:00.1 real=0:00:00.1)
[09/09 15:26:24    149s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates...
[09/09 15:26:24    149s]         Moving gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[09/09 15:26:24    149s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:26:24    149s]         100% 
[09/09 15:26:24    149s]         Legalizer API calls during this step: 224 succeeded with high effort: 224 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/09 15:26:24    149s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:00.3 real=0:00:00.3)
[09/09 15:26:24    149s]     Iteration 2 done.
[09/09 15:26:24    149s]     Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
[09/09 15:26:24    149s]     Clock DAG stats after 'Moving gates to reduce wire capacitance':
[09/09 15:26:24    149s]       cell counts      : b=16, i=0, icg=0, nicg=0, l=0, total=16
[09/09 15:26:24    149s]       misc counts      : r=1, pp=0
[09/09 15:26:24    149s]       cell areas       : b=106.020um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=106.020um^2
[09/09 15:26:24    149s]       cell capacitance : b=0.050pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.050pF
[09/09 15:26:24    149s]       sink capacitance : count=844, total=0.521pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[09/09 15:26:24    149s]       wire capacitance : top=0.000pF, trunk=0.067pF, leaf=0.583pF, total=0.650pF
[09/09 15:26:24    149s]       wire lengths     : top=0.000um, trunk=492.720um, leaf=3817.609um, total=4310.329um
[09/09 15:26:24    149s]       hp wire lengths  : top=0.000um, trunk=299.530um, leaf=1485.500um, total=1785.030um
[09/09 15:26:24    149s]     Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
[09/09 15:26:24    149s]     Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
[09/09 15:26:24    149s]       Trunk : target=0.052ns count=3 avg=0.025ns sd=0.016ns min=0.006ns max=0.035ns {1 <= 0.031ns, 2 <= 0.041ns, 0 <= 0.047ns, 0 <= 0.049ns, 0 <= 0.052ns}
[09/09 15:26:24    149s]       Leaf  : target=0.052ns count=14 avg=0.048ns sd=0.002ns min=0.045ns max=0.051ns {0 <= 0.031ns, 0 <= 0.041ns, 4 <= 0.047ns, 5 <= 0.049ns, 5 <= 0.052ns}
[09/09 15:26:24    149s]     Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
[09/09 15:26:24    149s]        Bufs: CLKBUFX16: 14 CLKBUFX12: 2 
[09/09 15:26:24    149s]     Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
[09/09 15:26:24    149s]       skew_group clk/constrain: insertion delay [min=0.075, max=0.089, avg=0.082, sd=0.003], skew [0.014 vs 0.030], 100% {0.075, 0.089} (wid=0.019 ws=0.013) (gid=0.072 gs=0.006)
[09/09 15:26:24    149s]           min path sink: gen_pipe[13].Pipe_Xo_reg[9]/CK
[09/09 15:26:24    149s]           max path sink: gen_pipe[2].Pipe_Zo_reg[15]/CK
[09/09 15:26:24    149s]     Skew group summary after 'Moving gates to reduce wire capacitance':
[09/09 15:26:24    149s]       skew_group clk/constrain: insertion delay [min=0.075, max=0.089, avg=0.082, sd=0.003], skew [0.014 vs 0.030], 100% {0.075, 0.089} (wid=0.019 ws=0.013) (gid=0.072 gs=0.006)
[09/09 15:26:24    149s]     Legalizer API calls during this step: 640 succeeded with high effort: 640 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/09 15:26:24    149s]   Moving gates to reduce wire capacitance done. (took cpu=0:00:00.8 real=0:00:00.8)
[09/09 15:26:24    149s]   Reducing clock tree power 3...
[09/09 15:26:24    149s]     Artificially removing short and long paths...
[09/09 15:26:24    149s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/09 15:26:24    149s]     Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:26:24    149s]     Initial gate capacitance is (rise=0.571pF fall=0.571pF).
[09/09 15:26:24    149s]     Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[09/09 15:26:24    149s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:26:24    149s]     100% 
[09/09 15:26:24    149s]     Stopping in iteration 1: unable to make further power recovery in this step.
[09/09 15:26:24    149s]     Iteration 1: gate capacitance is (rise=0.570pF fall=0.570pF).
[09/09 15:26:24    149s]     Clock DAG stats after 'Reducing clock tree power 3':
[09/09 15:26:24    149s]       cell counts      : b=16, i=0, icg=0, nicg=0, l=0, total=16
[09/09 15:26:24    149s]       misc counts      : r=1, pp=0
[09/09 15:26:24    149s]       cell areas       : b=104.310um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=104.310um^2
[09/09 15:26:24    149s]       cell capacitance : b=0.049pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.049pF
[09/09 15:26:24    149s]       sink capacitance : count=844, total=0.521pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[09/09 15:26:24    149s]       wire capacitance : top=0.000pF, trunk=0.067pF, leaf=0.583pF, total=0.650pF
[09/09 15:26:24    149s]       wire lengths     : top=0.000um, trunk=493.710um, leaf=3817.609um, total=4311.320um
[09/09 15:26:24    149s]       hp wire lengths  : top=0.000um, trunk=299.530um, leaf=1485.500um, total=1785.030um
[09/09 15:26:24    149s]     Clock DAG net violations after 'Reducing clock tree power 3': none
[09/09 15:26:24    149s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
[09/09 15:26:24    149s]       Trunk : target=0.052ns count=3 avg=0.027ns sd=0.018ns min=0.006ns max=0.040ns {1 <= 0.031ns, 2 <= 0.041ns, 0 <= 0.047ns, 0 <= 0.049ns, 0 <= 0.052ns}
[09/09 15:26:24    149s]       Leaf  : target=0.052ns count=14 avg=0.048ns sd=0.002ns min=0.045ns max=0.051ns {0 <= 0.031ns, 0 <= 0.041ns, 4 <= 0.047ns, 5 <= 0.049ns, 5 <= 0.052ns}
[09/09 15:26:24    149s]     Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
[09/09 15:26:24    149s]        Bufs: CLKBUFX16: 13 CLKBUFX12: 3 
[09/09 15:26:24    149s]     Primary reporting skew groups after 'Reducing clock tree power 3':
[09/09 15:26:24    149s]       skew_group clk/constrain: insertion delay [min=0.075, max=0.091, avg=0.085, sd=0.003], skew [0.017 vs 0.030], 100% {0.075, 0.091} (wid=0.019 ws=0.013) (gid=0.076 gs=0.010)
[09/09 15:26:24    149s]           min path sink: gen_pipe[4].Pipe_Yo_reg[10]/CK
[09/09 15:26:24    149s]           max path sink: gen_pipe[12].Pipe_Yo_reg[15]/CK
[09/09 15:26:24    149s]     Skew group summary after 'Reducing clock tree power 3':
[09/09 15:26:24    149s]       skew_group clk/constrain: insertion delay [min=0.075, max=0.091, avg=0.085, sd=0.003], skew [0.017 vs 0.030], 100% {0.075, 0.091} (wid=0.019 ws=0.013) (gid=0.076 gs=0.010)
[09/09 15:26:24    149s]     Legalizer API calls during this step: 34 succeeded with high effort: 34 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/09 15:26:24    149s]   Reducing clock tree power 3 done. (took cpu=0:00:00.1 real=0:00:00.1)
[09/09 15:26:24    149s]   Improving insertion delay...
[09/09 15:26:24    149s]     Clock DAG stats after 'Improving insertion delay':
[09/09 15:26:24    149s]       cell counts      : b=16, i=0, icg=0, nicg=0, l=0, total=16
[09/09 15:26:24    149s]       misc counts      : r=1, pp=0
[09/09 15:26:24    149s]       cell areas       : b=104.310um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=104.310um^2
[09/09 15:26:24    149s]       cell capacitance : b=0.049pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.049pF
[09/09 15:26:24    149s]       sink capacitance : count=844, total=0.521pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[09/09 15:26:24    149s]       wire capacitance : top=0.000pF, trunk=0.067pF, leaf=0.583pF, total=0.650pF
[09/09 15:26:24    149s]       wire lengths     : top=0.000um, trunk=493.710um, leaf=3817.609um, total=4311.320um
[09/09 15:26:24    149s]       hp wire lengths  : top=0.000um, trunk=299.530um, leaf=1485.500um, total=1785.030um
[09/09 15:26:24    149s]     Clock DAG net violations after 'Improving insertion delay': none
[09/09 15:26:24    149s]     Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
[09/09 15:26:24    149s]       Trunk : target=0.052ns count=3 avg=0.027ns sd=0.018ns min=0.006ns max=0.040ns {1 <= 0.031ns, 2 <= 0.041ns, 0 <= 0.047ns, 0 <= 0.049ns, 0 <= 0.052ns}
[09/09 15:26:24    149s]       Leaf  : target=0.052ns count=14 avg=0.048ns sd=0.002ns min=0.045ns max=0.051ns {0 <= 0.031ns, 0 <= 0.041ns, 4 <= 0.047ns, 5 <= 0.049ns, 5 <= 0.052ns}
[09/09 15:26:24    149s]     Clock DAG library cell distribution after 'Improving insertion delay' {count}:
[09/09 15:26:24    149s]        Bufs: CLKBUFX16: 13 CLKBUFX12: 3 
[09/09 15:26:24    149s]     Primary reporting skew groups after 'Improving insertion delay':
[09/09 15:26:24    149s]       skew_group clk/constrain: insertion delay [min=0.075, max=0.091, avg=0.085, sd=0.003], skew [0.017 vs 0.030], 100% {0.075, 0.091} (wid=0.019 ws=0.013) (gid=0.076 gs=0.010)
[09/09 15:26:24    149s]           min path sink: gen_pipe[4].Pipe_Yo_reg[10]/CK
[09/09 15:26:24    149s]           max path sink: gen_pipe[12].Pipe_Yo_reg[15]/CK
[09/09 15:26:24    149s]     Skew group summary after 'Improving insertion delay':
[09/09 15:26:24    149s]       skew_group clk/constrain: insertion delay [min=0.075, max=0.091, avg=0.085, sd=0.003], skew [0.017 vs 0.030], 100% {0.075, 0.091} (wid=0.019 ws=0.013) (gid=0.076 gs=0.010)
[09/09 15:26:24    149s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/09 15:26:24    149s]   Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:26:24    149s]   Wire Opt OverFix...
[09/09 15:26:24    149s]     Wire Reduction extra effort...
[09/09 15:26:24    149s]       Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
[09/09 15:26:24    149s]       Artificially removing short and long paths...
[09/09 15:26:24    149s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/09 15:26:24    149s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:26:24    149s]       Global shorten wires A0...
[09/09 15:26:24    149s]         Legalizer API calls during this step: 12 succeeded with high effort: 12 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/09 15:26:24    149s]       Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:26:24    149s]       Move For Wirelength - core...
[09/09 15:26:24    149s]         Move for wirelength. considered=17, filtered=17, permitted=16, cannotCompute=1, computed=15, moveTooSmall=18, resolved=0, predictFail=3, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=4, ignoredLeafDriver=0, worse=52, accepted=2
[09/09 15:26:24    149s]         Max accepted move=21.330um, total accepted move=23.730um, average move=11.865um
[09/09 15:26:24    149s]         Move for wirelength. considered=17, filtered=17, permitted=16, cannotCompute=1, computed=15, moveTooSmall=19, resolved=0, predictFail=5, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=2, ignoredLeafDriver=0, worse=48, accepted=2
[09/09 15:26:24    149s]         Max accepted move=8.710um, total accepted move=16.910um, average move=8.455um
[09/09 15:26:24    149s]         Move for wirelength. considered=17, filtered=17, permitted=16, cannotCompute=1, computed=15, moveTooSmall=20, resolved=0, predictFail=6, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=2, ignoredLeafDriver=0, worse=49, accepted=2
[09/09 15:26:24    149s]         Max accepted move=2.600um, total accepted move=4.800um, average move=2.400um
[09/09 15:26:24    149s]         Legalizer API calls during this step: 177 succeeded with high effort: 177 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/09 15:26:24    149s]       Move For Wirelength - core done. (took cpu=0:00:00.2 real=0:00:00.2)
[09/09 15:26:24    149s]       Global shorten wires A1...
[09/09 15:26:24    149s]         Legalizer API calls during this step: 12 succeeded with high effort: 12 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/09 15:26:24    149s]       Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:26:24    149s]       Move For Wirelength - core...
[09/09 15:26:24    149s]         Move for wirelength. considered=17, filtered=17, permitted=16, cannotCompute=15, computed=1, moveTooSmall=25, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=1, accepted=0
[09/09 15:26:24    149s]         Max accepted move=0.000um, total accepted move=0.000um
[09/09 15:26:24    149s]         Legalizer API calls during this step: 1 succeeded with high effort: 1 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/09 15:26:24    149s]       Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:26:24    149s]       Global shorten wires B...
[09/09 15:26:24    149s]         Legalizer API calls during this step: 74 succeeded with high effort: 74 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/09 15:26:24    149s]       Global shorten wires B done. (took cpu=0:00:00.1 real=0:00:00.1)
[09/09 15:26:24    149s]       Move For Wirelength - branch...
[09/09 15:26:24    149s]         Move for wirelength. considered=17, filtered=17, permitted=16, cannotCompute=0, computed=16, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=15, accepted=2
[09/09 15:26:24    149s]         Max accepted move=0.800um, total accepted move=1.400um, average move=0.700um
[09/09 15:26:24    149s]         Move for wirelength. considered=17, filtered=17, permitted=16, cannotCompute=14, computed=2, moveTooSmall=0, resolved=0, predictFail=21, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=2, accepted=0
[09/09 15:26:24    149s]         Max accepted move=0.000um, total accepted move=0.000um
[09/09 15:26:24    149s]         Legalizer API calls during this step: 19 succeeded with high effort: 19 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/09 15:26:24    149s]       Move For Wirelength - branch done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:26:24    149s]       Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
[09/09 15:26:24    149s]       Clock DAG stats after 'Wire Reduction extra effort':
[09/09 15:26:24    149s]         cell counts      : b=16, i=0, icg=0, nicg=0, l=0, total=16
[09/09 15:26:24    149s]         misc counts      : r=1, pp=0
[09/09 15:26:24    149s]         cell areas       : b=104.310um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=104.310um^2
[09/09 15:26:24    149s]         cell capacitance : b=0.049pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.049pF
[09/09 15:26:24    149s]         sink capacitance : count=844, total=0.521pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[09/09 15:26:24    149s]         wire capacitance : top=0.000pF, trunk=0.065pF, leaf=0.584pF, total=0.649pF
[09/09 15:26:24    149s]         wire lengths     : top=0.000um, trunk=478.350um, leaf=3827.186um, total=4305.536um
[09/09 15:26:24    149s]         hp wire lengths  : top=0.000um, trunk=290.240um, leaf=1496.450um, total=1786.690um
[09/09 15:26:24    149s]       Clock DAG net violations after 'Wire Reduction extra effort': none
[09/09 15:26:24    149s]       Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
[09/09 15:26:24    149s]         Trunk : target=0.052ns count=3 avg=0.026ns sd=0.018ns min=0.006ns max=0.039ns {1 <= 0.031ns, 2 <= 0.041ns, 0 <= 0.047ns, 0 <= 0.049ns, 0 <= 0.052ns}
[09/09 15:26:24    149s]         Leaf  : target=0.052ns count=14 avg=0.048ns sd=0.002ns min=0.045ns max=0.051ns {0 <= 0.031ns, 0 <= 0.041ns, 2 <= 0.047ns, 7 <= 0.049ns, 5 <= 0.052ns}
[09/09 15:26:24    149s]       Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
[09/09 15:26:24    149s]          Bufs: CLKBUFX16: 13 CLKBUFX12: 3 
[09/09 15:26:24    149s]       Primary reporting skew groups after 'Wire Reduction extra effort':
[09/09 15:26:24    149s]         skew_group clk/constrain: insertion delay [min=0.075, max=0.090, avg=0.085, sd=0.003], skew [0.015 vs 0.030], 100% {0.075, 0.090} (wid=0.020 ws=0.014) (gid=0.075 gs=0.009)
[09/09 15:26:24    149s]             min path sink: gen_pipe[4].Pipe_Yo_reg[10]/CK
[09/09 15:26:24    149s]             max path sink: gen_pipe[12].Pipe_Yo_reg[15]/CK
[09/09 15:26:24    149s]       Skew group summary after 'Wire Reduction extra effort':
[09/09 15:26:24    149s]         skew_group clk/constrain: insertion delay [min=0.075, max=0.090, avg=0.085, sd=0.003], skew [0.015 vs 0.030], 100% {0.075, 0.090} (wid=0.020 ws=0.014) (gid=0.075 gs=0.009)
[09/09 15:26:24    149s]       Legalizer API calls during this step: 295 succeeded with high effort: 295 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/09 15:26:24    149s]     Wire Reduction extra effort done. (took cpu=0:00:00.3 real=0:00:00.3)
[09/09 15:26:24    149s]     Optimizing orientation...
[09/09 15:26:24    149s]     FlipOpt...
[09/09 15:26:24    149s]     Disconnecting clock tree from netlist...
[09/09 15:26:24    149s]     Disconnecting clock tree from netlist done.
[09/09 15:26:24    149s]     Performing Single Threaded FlipOpt
[09/09 15:26:24    149s]     Optimizing orientation on clock cells...
[09/09 15:26:24    149s]       Orientation Wirelength Optimization: Attempted = 18 , Succeeded = 0 , Constraints Broken = 0 , CannotMove = 2 , Illegal = 16 , Other = 0
[09/09 15:26:24    149s]     Optimizing orientation on clock cells done.
[09/09 15:26:24    149s]     Resynthesising clock tree into netlist...
[09/09 15:26:24    149s]       Reset timing graph...
[09/09 15:26:24    149s] Ignoring AAE DB Resetting ...
[09/09 15:26:24    149s]       Reset timing graph done.
[09/09 15:26:24    149s]     Resynthesising clock tree into netlist done.
[09/09 15:26:24    149s]     FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:26:24    149s]     Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:26:24    149s] End AAE Lib Interpolated Model. (MEM=1720.27 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 15:26:24    149s]     Clock DAG stats after 'Wire Opt OverFix':
[09/09 15:26:24    149s]       cell counts      : b=16, i=0, icg=0, nicg=0, l=0, total=16
[09/09 15:26:24    149s]       misc counts      : r=1, pp=0
[09/09 15:26:24    149s]       cell areas       : b=104.310um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=104.310um^2
[09/09 15:26:24    149s]       cell capacitance : b=0.049pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.049pF
[09/09 15:26:24    149s]       sink capacitance : count=844, total=0.521pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[09/09 15:26:24    149s]       wire capacitance : top=0.000pF, trunk=0.065pF, leaf=0.584pF, total=0.649pF
[09/09 15:26:24    149s]       wire lengths     : top=0.000um, trunk=478.350um, leaf=3827.186um, total=4305.536um
[09/09 15:26:24    149s]       hp wire lengths  : top=0.000um, trunk=290.240um, leaf=1496.450um, total=1786.690um
[09/09 15:26:24    149s]     Clock DAG net violations after 'Wire Opt OverFix': none
[09/09 15:26:24    149s]     Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
[09/09 15:26:24    149s]       Trunk : target=0.052ns count=3 avg=0.026ns sd=0.018ns min=0.006ns max=0.039ns {1 <= 0.031ns, 2 <= 0.041ns, 0 <= 0.047ns, 0 <= 0.049ns, 0 <= 0.052ns}
[09/09 15:26:24    149s]       Leaf  : target=0.052ns count=14 avg=0.048ns sd=0.002ns min=0.045ns max=0.051ns {0 <= 0.031ns, 0 <= 0.041ns, 2 <= 0.047ns, 7 <= 0.049ns, 5 <= 0.052ns}
[09/09 15:26:24    149s]     Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
[09/09 15:26:24    149s]        Bufs: CLKBUFX16: 13 CLKBUFX12: 3 
[09/09 15:26:24    149s]     Primary reporting skew groups after 'Wire Opt OverFix':
[09/09 15:26:24    149s]       skew_group clk/constrain: insertion delay [min=0.075, max=0.090, avg=0.085, sd=0.003], skew [0.015 vs 0.030], 100% {0.075, 0.090} (wid=0.020 ws=0.014) (gid=0.075 gs=0.009)
[09/09 15:26:24    149s]           min path sink: gen_pipe[4].Pipe_Yo_reg[10]/CK
[09/09 15:26:24    149s]           max path sink: gen_pipe[12].Pipe_Yo_reg[15]/CK
[09/09 15:26:24    149s]     Skew group summary after 'Wire Opt OverFix':
[09/09 15:26:24    149s]       skew_group clk/constrain: insertion delay [min=0.075, max=0.090, avg=0.085, sd=0.003], skew [0.015 vs 0.030], 100% {0.075, 0.090} (wid=0.020 ws=0.014) (gid=0.075 gs=0.009)
[09/09 15:26:24    149s]     Legalizer API calls during this step: 295 succeeded with high effort: 295 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/09 15:26:24    149s]   Wire Opt OverFix done. (took cpu=0:00:00.4 real=0:00:00.4)
[09/09 15:26:24    149s]   Total capacitance is (rise=1.219pF fall=1.219pF), of which (rise=0.649pF fall=0.649pF) is wire, and (rise=0.570pF fall=0.570pF) is gate.
[09/09 15:26:24    149s]   Stage::Polishing done. (took cpu=0:00:01.3 real=0:00:01.3)
[09/09 15:26:24    149s]   Stage::Updating netlist...
[09/09 15:26:24    149s]   Reset timing graph...
[09/09 15:26:24    149s] Ignoring AAE DB Resetting ...
[09/09 15:26:24    149s]   Reset timing graph done.
[09/09 15:26:24    149s]   Setting non-default rules before calling refine place.
[09/09 15:26:24    149s]   Leaving CCOpt scope - Cleaning up placement interface...
[09/09 15:26:24    149s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1720.3M
[09/09 15:26:24    149s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.020, REAL:0.012, MEM:1677.3M
[09/09 15:26:24    149s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:26:24    149s]   Leaving CCOpt scope - ClockRefiner...
[09/09 15:26:24    149s]   Assigned high priority to 16 instances.
[09/09 15:26:24    149s]   Performing Clock Only Refine Place.
[09/09 15:26:24    149s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Skipped, Datapath : Skipped.
[09/09 15:26:24    149s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1677.3M
[09/09 15:26:24    149s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1677.3M
[09/09 15:26:24    149s] z: 2, totalTracks: 1
[09/09 15:26:24    149s] z: 4, totalTracks: 1
[09/09 15:26:24    149s] z: 6, totalTracks: 1
[09/09 15:26:24    149s] z: 8, totalTracks: 1
[09/09 15:26:24    149s] #spOpts: mergeVia=F 
[09/09 15:26:24    149s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1677.3M
[09/09 15:26:24    149s] Info: 16 insts are soft-fixed.
[09/09 15:26:24    149s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[09/09 15:26:24    149s] OPERPROF:       Starting CMU at level 4, MEM:1677.3M
[09/09 15:26:24    149s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1677.3M
[09/09 15:26:24    149s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.015, MEM:1677.3M
[09/09 15:26:24    149s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1677.3MB).
[09/09 15:26:24    149s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.020, REAL:0.020, MEM:1677.3M
[09/09 15:26:24    149s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.020, REAL:0.020, MEM:1677.3M
[09/09 15:26:24    149s] TDRefine: refinePlace mode is spiral
[09/09 15:26:24    149s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.23166.3
[09/09 15:26:24    149s] OPERPROF: Starting RefinePlace at level 1, MEM:1677.3M
[09/09 15:26:24    149s] *** Starting refinePlace (0:02:30 mem=1677.3M) ***
[09/09 15:26:24    149s] Total net bbox length = 8.915e+04 (4.227e+04 4.688e+04) (ext = 6.427e+02)
[09/09 15:26:24    149s] Info: 16 insts are soft-fixed.
[09/09 15:26:24    149s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[09/09 15:26:24    149s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[09/09 15:26:24    149s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1677.3M
[09/09 15:26:24    149s] Starting refinePlace ...
[09/09 15:26:24    149s] One DDP V2 for no tweak run.
[09/09 15:26:24    149s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[09/09 15:26:24    149s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1677.3MB
[09/09 15:26:24    149s] Statistics of distance of Instance movement in refine placement:
[09/09 15:26:24    149s]   maximum (X+Y) =         0.00 um
[09/09 15:26:24    149s]   mean    (X+Y) =         0.00 um
[09/09 15:26:24    149s] Summary Report:
[09/09 15:26:24    149s] Instances move: 0 (out of 7644 movable)
[09/09 15:26:24    149s] Instances flipped: 0
[09/09 15:26:24    149s] Mean displacement: 0.00 um
[09/09 15:26:24    149s] Max displacement: 0.00 um 
[09/09 15:26:24    149s] Total instances moved : 0
[09/09 15:26:24    149s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.000, REAL:0.002, MEM:1677.3M
[09/09 15:26:25    149s] Total net bbox length = 8.915e+04 (4.227e+04 4.688e+04) (ext = 6.427e+02)
[09/09 15:26:25    149s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1677.3MB
[09/09 15:26:25    149s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1677.3MB) @(0:02:30 - 0:02:30).
[09/09 15:26:25    149s] *** Finished refinePlace (0:02:30 mem=1677.3M) ***
[09/09 15:26:25    149s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.23166.3
[09/09 15:26:25    149s] OPERPROF: Finished RefinePlace at level 1, CPU:0.010, REAL:0.010, MEM:1677.3M
[09/09 15:26:25    149s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1677.3M
[09/09 15:26:25    149s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.009, MEM:1677.3M
[09/09 15:26:25    149s]   ClockRefiner summary
[09/09 15:26:25    149s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 860).
[09/09 15:26:25    149s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 16).
[09/09 15:26:25    149s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 844).
[09/09 15:26:25    149s]   Revert refine place priority changes on 0 instances.
[09/09 15:26:25    149s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:26:25    149s]   Stage::Updating netlist done. (took cpu=0:00:00.1 real=0:00:00.1)
[09/09 15:26:25    149s]   CCOpt::Phase::Implementation done. (took cpu=0:00:01.7 real=0:00:01.7)
[09/09 15:26:25    149s]   CCOpt::Phase::eGRPC...
[09/09 15:26:25    149s]   eGR Post Conditioning loop iteration 0...
[09/09 15:26:25    149s]     Clock implementation routing...
[09/09 15:26:25    149s]       Leaving CCOpt scope - Routing Tools...
[09/09 15:26:25    149s] Net route status summary:
[09/09 15:26:25    149s]   Clock:        17 (unrouted=17, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[09/09 15:26:25    149s]   Non-clock:  8567 (unrouted=90, trialRouted=8477, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=90, (crossesIlmBoundary AND tooFewTerms=0)])
[09/09 15:26:25    149s]       Routing using eGR only...
[09/09 15:26:25    149s]         Early Global Route - eGR only step...
[09/09 15:26:25    149s] (ccopt eGR): There are 17 nets for routing of which 17 have one or more fixed wires.
[09/09 15:26:25    150s] (ccopt eGR): Start to route 17 all nets
[09/09 15:26:25    150s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Started Import and model ( Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Started Create place DB ( Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Started Import place data ( Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Started Read instances and placement ( Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Finished Read instances and placement ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Started Read nets ( Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Finished Read nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Finished Import place data ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Finished Create place DB ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Started Create route DB ( Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       == Non-default Options ==
[09/09 15:26:25    150s] (I)       Clean congestion better                            : true
[09/09 15:26:25    150s] (I)       Estimate vias on DPT layer                         : true
[09/09 15:26:25    150s] (I)       Clean congestion layer assignment rounds           : 3
[09/09 15:26:25    150s] (I)       Layer constraints as soft constraints              : true
[09/09 15:26:25    150s] (I)       Soft top layer                                     : true
[09/09 15:26:25    150s] (I)       Skip prospective layer relax nets                  : true
[09/09 15:26:25    150s] (I)       Better NDR handling                                : true
[09/09 15:26:25    150s] (I)       Improved NDR modeling in LA                        : true
[09/09 15:26:25    150s] (I)       Routing cost fix for NDR handling                  : true
[09/09 15:26:25    150s] (I)       Update initial WL after Phase 1a                   : true
[09/09 15:26:25    150s] (I)       Block tracks for preroutes                         : true
[09/09 15:26:25    150s] (I)       Assign IRoute by net group key                     : true
[09/09 15:26:25    150s] (I)       Block unroutable channels                          : true
[09/09 15:26:25    150s] (I)       Block unroutable channel fix                       : true
[09/09 15:26:25    150s] (I)       Block unroutable channels 3D                       : true
[09/09 15:26:25    150s] (I)       Bound layer relaxed segment wl                     : true
[09/09 15:26:25    150s] (I)       Bound layer relaxed segment wl fix                 : true
[09/09 15:26:25    150s] (I)       Blocked pin reach length threshold                 : 2
[09/09 15:26:25    150s] (I)       Check blockage within NDR space in TA              : true
[09/09 15:26:25    150s] (I)       Skip must join for term with via pillar            : true
[09/09 15:26:25    150s] (I)       Model find APA for IO pin                          : true
[09/09 15:26:25    150s] (I)       On pin location for off pin term                   : true
[09/09 15:26:25    150s] (I)       Handle EOL spacing                                 : true
[09/09 15:26:25    150s] (I)       Merge PG vias by gap                               : true
[09/09 15:26:25    150s] (I)       Maximum routing layer                              : 11
[09/09 15:26:25    150s] (I)       Route selected nets only                           : true
[09/09 15:26:25    150s] (I)       Refine MST                                         : true
[09/09 15:26:25    150s] (I)       Honor PRL                                          : true
[09/09 15:26:25    150s] (I)       Strong congestion aware                            : true
[09/09 15:26:25    150s] (I)       Improved initial location for IRoutes              : true
[09/09 15:26:25    150s] (I)       Multi panel TA                                     : true
[09/09 15:26:25    150s] (I)       Penalize wire overlap                              : true
[09/09 15:26:25    150s] (I)       Expand small instance blockage                     : true
[09/09 15:26:25    150s] (I)       Reduce via in TA                                   : true
[09/09 15:26:25    150s] (I)       SS-aware routing                                   : true
[09/09 15:26:25    150s] (I)       Improve tree edge sharing                          : true
[09/09 15:26:25    150s] (I)       Improve 2D via estimation                          : true
[09/09 15:26:25    150s] (I)       Refine Steiner tree                                : true
[09/09 15:26:25    150s] (I)       Build spine tree                                   : true
[09/09 15:26:25    150s] (I)       Model pass through capacity                        : true
[09/09 15:26:25    150s] (I)       Extend blockages by a half GCell                   : true
[09/09 15:26:25    150s] (I)       Consider pin shapes                                : true
[09/09 15:26:25    150s] (I)       Consider pin shapes for all nodes                  : true
[09/09 15:26:25    150s] (I)       Consider NR APA                                    : true
[09/09 15:26:25    150s] (I)       Consider IO pin shape                              : true
[09/09 15:26:25    150s] (I)       Fix pin connection bug                             : true
[09/09 15:26:25    150s] (I)       Consider layer RC for local wires                  : true
[09/09 15:26:25    150s] (I)       LA-aware pin escape length                         : 2
[09/09 15:26:25    150s] (I)       Connect multiple ports                             : true
[09/09 15:26:25    150s] (I)       Split for must join                                : true
[09/09 15:26:25    150s] (I)       Number of threads                                  : 1
[09/09 15:26:25    150s] (I)       Routing effort level                               : 10000
[09/09 15:26:25    150s] (I)       Special modeling for N7                            : 0
[09/09 15:26:25    150s] (I)       Special modeling for N6                            : 0
[09/09 15:26:25    150s] (I)       Special modeling for N2                            : 0
[09/09 15:26:25    150s] (I)       Special modeling for N3 v9                         : 0
[09/09 15:26:25    150s] (I)       Special modeling for N5 v6                         : 0
[09/09 15:26:25    150s] (I)       Special modeling for N5PPv2                        : 0
[09/09 15:26:25    150s] (I)       Special settings for S3                            : 0
[09/09 15:26:25    150s] (I)       Special settings for S4                            : 0
[09/09 15:26:25    150s] (I)       Special settings for S5 v2                         : 0
[09/09 15:26:25    150s] (I)       Special settings for S7                            : 0
[09/09 15:26:25    150s] (I)       Special settings for S8 v6                         : 0
[09/09 15:26:25    150s] (I)       Prefer layer length threshold                      : 8
[09/09 15:26:25    150s] (I)       Overflow penalty cost                              : 10
[09/09 15:26:25    150s] (I)       A-star cost                                        : 0.300000
[09/09 15:26:25    150s] (I)       Misalignment cost                                  : 10.000000
[09/09 15:26:25    150s] (I)       Threshold for short IRoute                         : 6
[09/09 15:26:25    150s] (I)       Via cost during post routing                       : 1.000000
[09/09 15:26:25    150s] (I)       Layer congestion ratios                            : { { 1.0 } }
[09/09 15:26:25    150s] (I)       Source-to-sink ratio                               : 0.300000
[09/09 15:26:25    150s] (I)       Scenic ratio bound                                 : 3.000000
[09/09 15:26:25    150s] (I)       Segment layer relax scenic ratio                   : 1.250000
[09/09 15:26:25    150s] (I)       Source-sink aware LA ratio                         : 0.500000
[09/09 15:26:25    150s] (I)       PG-aware similar topology routing                  : true
[09/09 15:26:25    150s] (I)       Maze routing via cost fix                          : true
[09/09 15:26:25    150s] (I)       Apply PRL on PG terms                              : true
[09/09 15:26:25    150s] (I)       Apply PRL on obs objects                           : true
[09/09 15:26:25    150s] (I)       Handle range-type spacing rules                    : true
[09/09 15:26:25    150s] (I)       PG gap threshold multiplier                        : 10.000000
[09/09 15:26:25    150s] (I)       Parallel spacing query fix                         : true
[09/09 15:26:25    150s] (I)       Force source to root IR                            : true
[09/09 15:26:25    150s] (I)       Layer Weights                                      : L2:4 L3:2.5
[09/09 15:26:25    150s] (I)       Do not relax to DPT layer                          : true
[09/09 15:26:25    150s] (I)       No DPT in post routing                             : true
[09/09 15:26:25    150s] (I)       Modeling PG via merging fix                        : true
[09/09 15:26:25    150s] (I)       Shield aware TA                                    : true
[09/09 15:26:25    150s] (I)       Strong shield aware TA                             : true
[09/09 15:26:25    150s] (I)       Overflow calculation fix in LA                     : true
[09/09 15:26:25    150s] (I)       Post routing fix                                   : true
[09/09 15:26:25    150s] (I)       Strong post routing                                : true
[09/09 15:26:25    150s] (I)       NDR via pillar fix                                 : true
[09/09 15:26:25    150s] (I)       Violation on path threshold                        : 1
[09/09 15:26:25    150s] (I)       Pass through capacity modeling                     : true
[09/09 15:26:25    150s] (I)       Select the non-relaxed segments in post routing stage : true
[09/09 15:26:25    150s] (I)       Select term pin box for io pin                     : true
[09/09 15:26:25    150s] (I)       Penalize NDR sharing                               : true
[09/09 15:26:25    150s] (I)       Keep fixed segments                                : true
[09/09 15:26:25    150s] (I)       Reorder net groups by key                          : true
[09/09 15:26:25    150s] (I)       Increase net scenic ratio                          : true
[09/09 15:26:25    150s] (I)       Method to set GCell size                           : row
[09/09 15:26:25    150s] (I)       Connect multiple ports and must join fix           : true
[09/09 15:26:25    150s] (I)       Avoid high resistance layers                       : true
[09/09 15:26:25    150s] (I)       Fix unreachable term connection                    : true
[09/09 15:26:25    150s] (I)       Model find APA for IO pin fix                      : true
[09/09 15:26:25    150s] (I)       Avoid connecting non-metal layers                  : true
[09/09 15:26:25    150s] (I)       Use track pitch for NDR                            : true
[09/09 15:26:25    150s] (I)       Top layer relaxation fix                           : true
[09/09 15:26:25    150s] (I)       Counted 611 PG shapes. We will not process PG shapes layer by layer.
[09/09 15:26:25    150s] (I)       Started Import route data (1T) ( Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Use row-based GCell size
[09/09 15:26:25    150s] (I)       Use row-based GCell align
[09/09 15:26:25    150s] (I)       GCell unit size   : 3420
[09/09 15:26:25    150s] (I)       GCell multiplier  : 1
[09/09 15:26:25    150s] (I)       GCell row height  : 3420
[09/09 15:26:25    150s] (I)       Actual row height : 3420
[09/09 15:26:25    150s] (I)       GCell align ref   : 10000 10260
[09/09 15:26:25    150s] [NR-eGR] Track table information for default rule: 
[09/09 15:26:25    150s] [NR-eGR] M1 has no routable track
[09/09 15:26:25    150s] [NR-eGR] M2 has single uniform track structure
[09/09 15:26:25    150s] [NR-eGR] M3 has single uniform track structure
[09/09 15:26:25    150s] [NR-eGR] M4 has single uniform track structure
[09/09 15:26:25    150s] [NR-eGR] M5 has single uniform track structure
[09/09 15:26:25    150s] [NR-eGR] M6 has single uniform track structure
[09/09 15:26:25    150s] [NR-eGR] M7 has single uniform track structure
[09/09 15:26:25    150s] [NR-eGR] M8 has single uniform track structure
[09/09 15:26:25    150s] [NR-eGR] M9 has single uniform track structure
[09/09 15:26:25    150s] [NR-eGR] M10 has single uniform track structure
[09/09 15:26:25    150s] [NR-eGR] M11 has single uniform track structure
[09/09 15:26:25    150s] (I)       ========================== Default via ===========================
[09/09 15:26:25    150s] (I)       +----+------------------+----------------------------------------+
[09/09 15:26:25    150s] (I)       |  Z | Code  Single-Cut | Code  Multi-Cut                        |
[09/09 15:26:25    150s] (I)       +----+------------------+----------------------------------------+
[09/09 15:26:25    150s] (I)       |  1 |    3  M2_M1_VH   |   16  M2_M1_1x2_VV_N                   |
[09/09 15:26:25    150s] (I)       |  2 |   23  M3_M2_HV   |   30  M3_M2_1x2_VH_S                   |
[09/09 15:26:25    150s] (I)       |  3 |   33  M4_M3_VH   |   37  M4_M3_2x1_HV_E                   |
[09/09 15:26:25    150s] (I)       |  4 |   43  M5_M4_HV   |   50  M5_M4_1x2_VH_S                   |
[09/09 15:26:25    150s] (I)       |  5 |   53  M6_M5_VH   |   60  M6_M5_1x2_HV_S                   |
[09/09 15:26:25    150s] (I)       |  6 |   63  M7_M6_HV   |   70  M7_M6_1x2_VH_S                   |
[09/09 15:26:25    150s] (I)       |  7 |   73  M8_M7_VH   |   80  M8_M7_1x2_HV_S                   |
[09/09 15:26:25    150s] (I)       |  8 |   83  M9_M8_HV   |   90  M9_M8_1x2_VH_S                   |
[09/09 15:26:25    150s] (I)       |  9 |   93  M10_M9_VH  |  112  VLMDefaultSetup_M10_M9_2x1_HV_W  |
[09/09 15:26:25    150s] (I)       | 10 |  101  M11_M10_HV |  116  VLMDefaultSetup_M11_M10_2x1_VH_W |
[09/09 15:26:25    150s] (I)       +----+------------------+----------------------------------------+
[09/09 15:26:25    150s] (I)       Started Read blockages ( Layer 2-11 ) ( Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Started Read routing blockages ( Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Started Read instance blockages ( Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Started Read PG blockages ( Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] [NR-eGR] Read 856 PG shapes
[09/09 15:26:25    150s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Started Read boundary cut boxes ( Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] [NR-eGR] #Routing Blockages  : 0
[09/09 15:26:25    150s] [NR-eGR] #Instance Blockages : 0
[09/09 15:26:25    150s] [NR-eGR] #PG Blockages       : 856
[09/09 15:26:25    150s] [NR-eGR] #Halo Blockages     : 0
[09/09 15:26:25    150s] [NR-eGR] #Boundary Blockages : 0
[09/09 15:26:25    150s] (I)       Finished Read blockages ( Layer 2-11 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Started Read blackboxes ( Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Design has 0 blackboxes considered as all layer blockages.
[09/09 15:26:25    150s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Started Read prerouted ( Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[09/09 15:26:25    150s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Started Read unlegalized nets ( Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Started Read nets ( Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] [NR-eGR] Read numTotalNets=8494  numIgnoredNets=8477
[09/09 15:26:25    150s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] [NR-eGR] Connected 0 must-join pins/ports
[09/09 15:26:25    150s] (I)       Started Set up via pillars ( Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       early_global_route_priority property id does not exist.
[09/09 15:26:25    150s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Model blockages into capacity
[09/09 15:26:25    150s] (I)       Read Num Blocks=1303  Num Prerouted Wires=0  Num CS=0
[09/09 15:26:25    150s] (I)       Started Initialize 3D capacity ( Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Layer 1 (V) : #blockages 68 : #preroutes 0
[09/09 15:26:25    150s] (I)       Layer 2 (H) : #blockages 286 : #preroutes 0
[09/09 15:26:25    150s] (I)       Layer 3 (V) : #blockages 53 : #preroutes 0
[09/09 15:26:25    150s] (I)       Layer 4 (H) : #blockages 280 : #preroutes 0
[09/09 15:26:25    150s] (I)       Layer 5 (V) : #blockages 53 : #preroutes 0
[09/09 15:26:25    150s] (I)       Layer 6 (H) : #blockages 394 : #preroutes 0
[09/09 15:26:25    150s] (I)       Layer 7 (V) : #blockages 169 : #preroutes 0
[09/09 15:26:25    150s] (I)       Layer 8 (H) : #blockages 0 : #preroutes 0
[09/09 15:26:25    150s] (I)       Layer 9 (V) : #blockages 0 : #preroutes 0
[09/09 15:26:25    150s] (I)       Layer 10 (H) : #blockages 0 : #preroutes 0
[09/09 15:26:25    150s] (I)       Finished Initialize 3D capacity ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       -- layer congestion ratio --
[09/09 15:26:25    150s] (I)       Layer 1 : 0.100000
[09/09 15:26:25    150s] (I)       Layer 2 : 0.700000
[09/09 15:26:25    150s] (I)       Layer 3 : 0.700000
[09/09 15:26:25    150s] (I)       Layer 4 : 1.000000
[09/09 15:26:25    150s] (I)       Layer 5 : 1.000000
[09/09 15:26:25    150s] (I)       Layer 6 : 1.000000
[09/09 15:26:25    150s] (I)       Layer 7 : 1.000000
[09/09 15:26:25    150s] (I)       Layer 8 : 1.000000
[09/09 15:26:25    150s] (I)       Layer 9 : 1.000000
[09/09 15:26:25    150s] (I)       Layer 10 : 1.000000
[09/09 15:26:25    150s] (I)       Layer 11 : 1.000000
[09/09 15:26:25    150s] (I)       ----------------------------
[09/09 15:26:25    150s] (I)       Started Move terms for access ( Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Moved 1 terms for better access 
[09/09 15:26:25    150s] (I)       Finished Move terms for access ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Number of ignored nets                =      0
[09/09 15:26:25    150s] (I)       Number of connected nets              =      0
[09/09 15:26:25    150s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[09/09 15:26:25    150s] (I)       Number of clock nets                  =     17.  Ignored: No
[09/09 15:26:25    150s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[09/09 15:26:25    150s] (I)       Number of special nets                =      0.  Ignored: Yes
[09/09 15:26:25    150s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[09/09 15:26:25    150s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[09/09 15:26:25    150s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[09/09 15:26:25    150s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[09/09 15:26:25    150s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[09/09 15:26:25    150s] (I)       Finished Import route data (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Finished Create route DB ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Started Read aux data ( Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Started Others data preparation ( Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] [NR-eGR] There are 17 clock nets ( 17 with NDR ).
[09/09 15:26:25    150s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Started Create route kernel ( Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Ndr track 0 does not exist
[09/09 15:26:25    150s] (I)       Ndr track 0 does not exist
[09/09 15:26:25    150s] (I)       ---------------------Grid Graph Info--------------------
[09/09 15:26:25    150s] (I)       Routing area        : (0, 0) - (417600, 406980)
[09/09 15:26:25    150s] (I)       Core area           : (10000, 10260) - (407600, 396720)
[09/09 15:26:25    150s] (I)       Site width          :   400  (dbu)
[09/09 15:26:25    150s] (I)       Row height          :  3420  (dbu)
[09/09 15:26:25    150s] (I)       GCell row height    :  3420  (dbu)
[09/09 15:26:25    150s] (I)       GCell width         :  3420  (dbu)
[09/09 15:26:25    150s] (I)       GCell height        :  3420  (dbu)
[09/09 15:26:25    150s] (I)       Grid                :   122   119    11
[09/09 15:26:25    150s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[09/09 15:26:25    150s] (I)       Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[09/09 15:26:25    150s] (I)       Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[09/09 15:26:25    150s] (I)       Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[09/09 15:26:25    150s] (I)       Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[09/09 15:26:25    150s] (I)       Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[09/09 15:26:25    150s] (I)       Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[09/09 15:26:25    150s] (I)       First track coord   :     0   200   190   200   190   200   190   200   190  1200  1140
[09/09 15:26:25    150s] (I)       Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[09/09 15:26:25    150s] (I)       Total num of tracks :     0  1044  1071  1044  1071  1044  1071  1044  1071   417   427
[09/09 15:26:25    150s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[09/09 15:26:25    150s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[09/09 15:26:25    150s] (I)       --------------------------------------------------------
[09/09 15:26:25    150s] 
[09/09 15:26:25    150s] [NR-eGR] ============ Routing rule table ============
[09/09 15:26:25    150s] [NR-eGR] Rule id: 0  Rule name: 2w2s  Nets: 17 
[09/09 15:26:25    150s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):3 Max Demand(V):3
[09/09 15:26:25    150s] (I)       Pitch:  L1=240  L2=400  L3=900  L4=1200  L5=900  L6=1200  L7=380  L8=400  L9=380  L10=1000  L11=950
[09/09 15:26:25    150s] (I)       NumUsedTracks:  L1=1  L2=1  L3=3  L4=3  L5=3  L6=3  L7=1  L8=1  L9=1  L10=1  L11=1
[09/09 15:26:25    150s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=3  L4=3  L5=3  L6=3  L7=1  L8=1  L9=1  L10=1  L11=1
[09/09 15:26:25    150s] [NR-eGR] Rule id: 1  Nets: 0 
[09/09 15:26:25    150s] (I)       ID:1  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[09/09 15:26:25    150s] (I)       Pitch:  L1=240  L2=400  L3=380  L4=400  L5=380  L6=400  L7=380  L8=400  L9=380  L10=1000  L11=950
[09/09 15:26:25    150s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[09/09 15:26:25    150s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[09/09 15:26:25    150s] [NR-eGR] ========================================
[09/09 15:26:25    150s] [NR-eGR] 
[09/09 15:26:25    150s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[09/09 15:26:25    150s] (I)       blocked tracks on layer2 : = 1168 / 124236 (0.94%)
[09/09 15:26:25    150s] (I)       blocked tracks on layer3 : = 232 / 130662 (0.18%)
[09/09 15:26:25    150s] (I)       blocked tracks on layer4 : = 1188 / 124236 (0.96%)
[09/09 15:26:25    150s] (I)       blocked tracks on layer5 : = 232 / 130662 (0.18%)
[09/09 15:26:25    150s] (I)       blocked tracks on layer6 : = 1188 / 124236 (0.96%)
[09/09 15:26:25    150s] (I)       blocked tracks on layer7 : = 12936 / 130662 (9.90%)
[09/09 15:26:25    150s] (I)       blocked tracks on layer8 : = 11464 / 124236 (9.23%)
[09/09 15:26:25    150s] (I)       blocked tracks on layer9 : = 0 / 130662 (0.00%)
[09/09 15:26:25    150s] (I)       blocked tracks on layer10 : = 0 / 49623 (0.00%)
[09/09 15:26:25    150s] (I)       blocked tracks on layer11 : = 0 / 52094 (0.00%)
[09/09 15:26:25    150s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Finished Import and model ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Reset routing kernel
[09/09 15:26:25    150s] (I)       Started Global Routing ( Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Started Initialization ( Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       totalPins=877  totalGlobalPin=876 (99.89%)
[09/09 15:26:25    150s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Started Net group 1 ( Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Started Generate topology ( Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       total 2D Cap : 384644 = (260870 H, 123774 V)
[09/09 15:26:25    150s] [NR-eGR] Layer group 1: route 17 net(s) in layer range [3, 5]
[09/09 15:26:25    150s] (I)       
[09/09 15:26:25    150s] (I)       ============  Phase 1a Route ============
[09/09 15:26:25    150s] (I)       Started Phase 1a ( Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Started Pattern routing (1T) ( Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[09/09 15:26:25    150s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Usage: 2474 = (1289 H, 1185 V) = (0.49% H, 0.96% V) = (2.204e+03um H, 2.026e+03um V)
[09/09 15:26:25    150s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       
[09/09 15:26:25    150s] (I)       ============  Phase 1b Route ============
[09/09 15:26:25    150s] (I)       Started Phase 1b ( Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Started Monotonic routing (1T) ( Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Finished Monotonic routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Usage: 2474 = (1289 H, 1185 V) = (0.49% H, 0.96% V) = (2.204e+03um H, 2.026e+03um V)
[09/09 15:26:25    150s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.230540e+03um
[09/09 15:26:25    150s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       
[09/09 15:26:25    150s] (I)       ============  Phase 1c Route ============
[09/09 15:26:25    150s] (I)       Started Phase 1c ( Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Started Two level routing ( Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Level2 Grid: 25 x 24
[09/09 15:26:25    150s] (I)       Started Two Level Routing ( Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Finished Two level routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Usage: 2474 = (1289 H, 1185 V) = (0.49% H, 0.96% V) = (2.204e+03um H, 2.026e+03um V)
[09/09 15:26:25    150s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       
[09/09 15:26:25    150s] (I)       ============  Phase 1d Route ============
[09/09 15:26:25    150s] (I)       Started Phase 1d ( Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Started Detoured routing ( Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Usage: 2477 = (1291 H, 1186 V) = (0.49% H, 0.96% V) = (2.208e+03um H, 2.028e+03um V)
[09/09 15:26:25    150s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       
[09/09 15:26:25    150s] (I)       ============  Phase 1e Route ============
[09/09 15:26:25    150s] (I)       Started Phase 1e ( Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Started Route legalization ( Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Usage: 2477 = (1291 H, 1186 V) = (0.49% H, 0.96% V) = (2.208e+03um H, 2.028e+03um V)
[09/09 15:26:25    150s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.235670e+03um
[09/09 15:26:25    150s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       
[09/09 15:26:25    150s] (I)       ============  Phase 1f Route ============
[09/09 15:26:25    150s] (I)       Started Phase 1f ( Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Usage: 2477 = (1291 H, 1186 V) = (0.49% H, 0.96% V) = (2.208e+03um H, 2.028e+03um V)
[09/09 15:26:25    150s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       
[09/09 15:26:25    150s] (I)       ============  Phase 1g Route ============
[09/09 15:26:25    150s] (I)       Started Phase 1g ( Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Started Post Routing ( Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Usage: 2454 = (1280 H, 1174 V) = (0.49% H, 0.95% V) = (2.189e+03um H, 2.008e+03um V)
[09/09 15:26:25    150s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       numNets=17  numFullyRipUpNets=5  numPartialRipUpNets=5 routedWL=1678
[09/09 15:26:25    150s] [NR-eGR] Create a new net group with 5 nets and layer range [3, 7]
[09/09 15:26:25    150s] (I)       
[09/09 15:26:25    150s] (I)       ============  Phase 1h Route ============
[09/09 15:26:25    150s] (I)       Started Phase 1h ( Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Started Post Routing ( Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Usage: 2451 = (1278 H, 1173 V) = (0.49% H, 0.95% V) = (2.185e+03um H, 2.006e+03um V)
[09/09 15:26:25    150s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Started Layer assignment (1T) ( Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Finished Layer assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Finished Net group 1 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Started Net group 2 ( Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Started Generate topology ( Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       total 2D Cap : 626348 = (378696 H, 247652 V)
[09/09 15:26:25    150s] [NR-eGR] Layer group 2: route 5 net(s) in layer range [3, 7]
[09/09 15:26:25    150s] (I)       
[09/09 15:26:25    150s] (I)       ============  Phase 1a Route ============
[09/09 15:26:25    150s] (I)       Started Phase 1a ( Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Started Pattern routing (1T) ( Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Finished Pattern routing (1T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[09/09 15:26:25    150s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Usage: 3244 = (1708 H, 1536 V) = (0.45% H, 0.62% V) = (2.921e+03um H, 2.627e+03um V)
[09/09 15:26:25    150s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       
[09/09 15:26:25    150s] (I)       ============  Phase 1b Route ============
[09/09 15:26:25    150s] (I)       Started Phase 1b ( Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Started Monotonic routing (1T) ( Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Finished Monotonic routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Usage: 3244 = (1708 H, 1536 V) = (0.45% H, 0.62% V) = (2.921e+03um H, 2.627e+03um V)
[09/09 15:26:25    150s] (I)       Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 5.547240e+03um
[09/09 15:26:25    150s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       
[09/09 15:26:25    150s] (I)       ============  Phase 1c Route ============
[09/09 15:26:25    150s] (I)       Started Phase 1c ( Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Started Two level routing ( Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Level2 Grid: 25 x 24
[09/09 15:26:25    150s] (I)       Started Two Level Routing ( Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Finished Two level routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Usage: 3244 = (1708 H, 1536 V) = (0.45% H, 0.62% V) = (2.921e+03um H, 2.627e+03um V)
[09/09 15:26:25    150s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       
[09/09 15:26:25    150s] (I)       ============  Phase 1d Route ============
[09/09 15:26:25    150s] (I)       Started Phase 1d ( Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Started Detoured routing ( Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Usage: 3247 = (1710 H, 1537 V) = (0.45% H, 0.62% V) = (2.924e+03um H, 2.628e+03um V)
[09/09 15:26:25    150s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       
[09/09 15:26:25    150s] (I)       ============  Phase 1e Route ============
[09/09 15:26:25    150s] (I)       Started Phase 1e ( Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Started Route legalization ( Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Usage: 3247 = (1710 H, 1537 V) = (0.45% H, 0.62% V) = (2.924e+03um H, 2.628e+03um V)
[09/09 15:26:25    150s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 5.552370e+03um
[09/09 15:26:25    150s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       
[09/09 15:26:25    150s] (I)       ============  Phase 1f Route ============
[09/09 15:26:25    150s] (I)       Started Phase 1f ( Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Usage: 3247 = (1710 H, 1537 V) = (0.45% H, 0.62% V) = (2.924e+03um H, 2.628e+03um V)
[09/09 15:26:25    150s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       
[09/09 15:26:25    150s] (I)       ============  Phase 1g Route ============
[09/09 15:26:25    150s] (I)       Started Phase 1g ( Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Started Post Routing ( Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Usage: 3226 = (1699 H, 1527 V) = (0.45% H, 0.62% V) = (2.905e+03um H, 2.611e+03um V)
[09/09 15:26:25    150s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       numNets=5  numFullyRipUpNets=5  numPartialRipUpNets=5 routedWL=0
[09/09 15:26:25    150s] [NR-eGR] Create a new net group with 5 nets and layer range [3, 9]
[09/09 15:26:25    150s] (I)       
[09/09 15:26:25    150s] (I)       ============  Phase 1h Route ============
[09/09 15:26:25    150s] (I)       Started Phase 1h ( Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Started Post Routing ( Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Usage: 3226 = (1699 H, 1527 V) = (0.45% H, 0.62% V) = (2.905e+03um H, 2.611e+03um V)
[09/09 15:26:25    150s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Finished Net group 2 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Started Net group 3 ( Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Started Generate topology ( Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       total 2D Cap : 869882 = (509358 H, 360524 V)
[09/09 15:26:25    150s] [NR-eGR] Layer group 3: route 5 net(s) in layer range [3, 9]
[09/09 15:26:25    150s] (I)       
[09/09 15:26:25    150s] (I)       ============  Phase 1a Route ============
[09/09 15:26:25    150s] (I)       Started Phase 1a ( Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Started Pattern routing (1T) ( Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[09/09 15:26:25    150s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Usage: 4019 = (2129 H, 1890 V) = (0.42% H, 0.52% V) = (3.641e+03um H, 3.232e+03um V)
[09/09 15:26:25    150s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       
[09/09 15:26:25    150s] (I)       ============  Phase 1b Route ============
[09/09 15:26:25    150s] (I)       Started Phase 1b ( Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Started Monotonic routing (1T) ( Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Finished Monotonic routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Usage: 4019 = (2129 H, 1890 V) = (0.42% H, 0.52% V) = (3.641e+03um H, 3.232e+03um V)
[09/09 15:26:25    150s] (I)       Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 6.872490e+03um
[09/09 15:26:25    150s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       
[09/09 15:26:25    150s] (I)       ============  Phase 1c Route ============
[09/09 15:26:25    150s] (I)       Started Phase 1c ( Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Started Two level routing ( Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Level2 Grid: 25 x 24
[09/09 15:26:25    150s] (I)       Started Two Level Routing ( Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Finished Two level routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Usage: 4019 = (2129 H, 1890 V) = (0.42% H, 0.52% V) = (3.641e+03um H, 3.232e+03um V)
[09/09 15:26:25    150s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       
[09/09 15:26:25    150s] (I)       ============  Phase 1d Route ============
[09/09 15:26:25    150s] (I)       Started Phase 1d ( Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Started Detoured routing ( Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Usage: 4022 = (2131 H, 1891 V) = (0.42% H, 0.52% V) = (3.644e+03um H, 3.234e+03um V)
[09/09 15:26:25    150s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       
[09/09 15:26:25    150s] (I)       ============  Phase 1e Route ============
[09/09 15:26:25    150s] (I)       Started Phase 1e ( Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Started Route legalization ( Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Usage: 4022 = (2131 H, 1891 V) = (0.42% H, 0.52% V) = (3.644e+03um H, 3.234e+03um V)
[09/09 15:26:25    150s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 6.877620e+03um
[09/09 15:26:25    150s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       
[09/09 15:26:25    150s] (I)       ============  Phase 1f Route ============
[09/09 15:26:25    150s] (I)       Started Phase 1f ( Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Usage: 4022 = (2131 H, 1891 V) = (0.42% H, 0.52% V) = (3.644e+03um H, 3.234e+03um V)
[09/09 15:26:25    150s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       
[09/09 15:26:25    150s] (I)       ============  Phase 1g Route ============
[09/09 15:26:25    150s] (I)       Started Phase 1g ( Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Started Post Routing ( Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Usage: 4001 = (2120 H, 1881 V) = (0.42% H, 0.52% V) = (3.625e+03um H, 3.217e+03um V)
[09/09 15:26:25    150s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       numNets=5  numFullyRipUpNets=5  numPartialRipUpNets=5 routedWL=0
[09/09 15:26:25    150s] [NR-eGR] Create a new net group with 5 nets and layer range [3, 11]
[09/09 15:26:25    150s] (I)       
[09/09 15:26:25    150s] (I)       ============  Phase 1h Route ============
[09/09 15:26:25    150s] (I)       Started Phase 1h ( Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Started Post Routing ( Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Usage: 4001 = (2120 H, 1881 V) = (0.42% H, 0.52% V) = (3.625e+03um H, 3.217e+03um V)
[09/09 15:26:25    150s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Finished Net group 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Started Net group 4 ( Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Started Generate topology ( Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       total 2D Cap : 971599 = (561452 H, 410147 V)
[09/09 15:26:25    150s] [NR-eGR] Layer group 4: route 5 net(s) in layer range [3, 11]
[09/09 15:26:25    150s] (I)       
[09/09 15:26:25    150s] (I)       ============  Phase 1a Route ============
[09/09 15:26:25    150s] (I)       Started Phase 1a ( Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Started Pattern routing (1T) ( Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Usage: 4794 = (2550 H, 2244 V) = (0.45% H, 0.55% V) = (4.360e+03um H, 3.837e+03um V)
[09/09 15:26:25    150s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       
[09/09 15:26:25    150s] (I)       ============  Phase 1b Route ============
[09/09 15:26:25    150s] (I)       Started Phase 1b ( Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Usage: 4794 = (2550 H, 2244 V) = (0.45% H, 0.55% V) = (4.360e+03um H, 3.837e+03um V)
[09/09 15:26:25    150s] (I)       Overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 8.197740e+03um
[09/09 15:26:25    150s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       
[09/09 15:26:25    150s] (I)       ============  Phase 1c Route ============
[09/09 15:26:25    150s] (I)       Started Phase 1c ( Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Usage: 4794 = (2550 H, 2244 V) = (0.45% H, 0.55% V) = (4.360e+03um H, 3.837e+03um V)
[09/09 15:26:25    150s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       
[09/09 15:26:25    150s] (I)       ============  Phase 1d Route ============
[09/09 15:26:25    150s] (I)       Started Phase 1d ( Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Usage: 4794 = (2550 H, 2244 V) = (0.45% H, 0.55% V) = (4.360e+03um H, 3.837e+03um V)
[09/09 15:26:25    150s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       
[09/09 15:26:25    150s] (I)       ============  Phase 1e Route ============
[09/09 15:26:25    150s] (I)       Started Phase 1e ( Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Started Route legalization ( Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Usage: 4794 = (2550 H, 2244 V) = (0.45% H, 0.55% V) = (4.360e+03um H, 3.837e+03um V)
[09/09 15:26:25    150s] [NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 8.197740e+03um
[09/09 15:26:25    150s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       
[09/09 15:26:25    150s] (I)       ============  Phase 1f Route ============
[09/09 15:26:25    150s] (I)       Started Phase 1f ( Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Usage: 4794 = (2550 H, 2244 V) = (0.45% H, 0.55% V) = (4.360e+03um H, 3.837e+03um V)
[09/09 15:26:25    150s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       
[09/09 15:26:25    150s] (I)       ============  Phase 1g Route ============
[09/09 15:26:25    150s] (I)       Started Phase 1g ( Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Started Post Routing ( Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Usage: 4769 = (2541 H, 2228 V) = (0.45% H, 0.54% V) = (4.345e+03um H, 3.810e+03um V)
[09/09 15:26:25    150s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       numNets=5  numFullyRipUpNets=0  numPartialRipUpNets=3 routedWL=345
[09/09 15:26:25    150s] [NR-eGR] Create a new net group with 3 nets and layer range [2, 11]
[09/09 15:26:25    150s] (I)       
[09/09 15:26:25    150s] (I)       ============  Phase 1h Route ============
[09/09 15:26:25    150s] (I)       Started Phase 1h ( Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Started Post Routing ( Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Usage: 4768 = (2541 H, 2227 V) = (0.45% H, 0.54% V) = (4.345e+03um H, 3.808e+03um V)
[09/09 15:26:25    150s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Started Layer assignment (1T) ( Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Finished Layer assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Finished Net group 4 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Started Net group 5 ( Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Started Generate topology ( Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       total 2D Cap : 1095508 = (561452 H, 534056 V)
[09/09 15:26:25    150s] [NR-eGR] Layer group 5: route 3 net(s) in layer range [2, 11]
[09/09 15:26:25    150s] (I)       
[09/09 15:26:25    150s] (I)       ============  Phase 1a Route ============
[09/09 15:26:25    150s] (I)       Started Phase 1a ( Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Started Pattern routing (1T) ( Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Usage: 5643 = (3016 H, 2627 V) = (0.54% H, 0.49% V) = (5.157e+03um H, 4.492e+03um V)
[09/09 15:26:25    150s] (I)       Started Add via demand to 2D ( Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       
[09/09 15:26:25    150s] (I)       ============  Phase 1b Route ============
[09/09 15:26:25    150s] (I)       Started Phase 1b ( Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Usage: 5643 = (3016 H, 2627 V) = (0.54% H, 0.49% V) = (5.157e+03um H, 4.492e+03um V)
[09/09 15:26:25    150s] (I)       Overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 9.649530e+03um
[09/09 15:26:25    150s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[09/09 15:26:25    150s] (I)       Congestion threshold : each 60.00, sum 90.00
[09/09 15:26:25    150s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       
[09/09 15:26:25    150s] (I)       ============  Phase 1c Route ============
[09/09 15:26:25    150s] (I)       Started Phase 1c ( Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Usage: 5643 = (3016 H, 2627 V) = (0.54% H, 0.49% V) = (5.157e+03um H, 4.492e+03um V)
[09/09 15:26:25    150s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       
[09/09 15:26:25    150s] (I)       ============  Phase 1d Route ============
[09/09 15:26:25    150s] (I)       Started Phase 1d ( Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Usage: 5643 = (3016 H, 2627 V) = (0.54% H, 0.49% V) = (5.157e+03um H, 4.492e+03um V)
[09/09 15:26:25    150s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       
[09/09 15:26:25    150s] (I)       ============  Phase 1e Route ============
[09/09 15:26:25    150s] (I)       Started Phase 1e ( Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Started Route legalization ( Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Usage: 5643 = (3016 H, 2627 V) = (0.54% H, 0.49% V) = (5.157e+03um H, 4.492e+03um V)
[09/09 15:26:25    150s] [NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 9.649530e+03um
[09/09 15:26:25    150s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       
[09/09 15:26:25    150s] (I)       ============  Phase 1f Route ============
[09/09 15:26:25    150s] (I)       Started Phase 1f ( Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Usage: 5643 = (3016 H, 2627 V) = (0.54% H, 0.49% V) = (5.157e+03um H, 4.492e+03um V)
[09/09 15:26:25    150s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       
[09/09 15:26:25    150s] (I)       ============  Phase 1g Route ============
[09/09 15:26:25    150s] (I)       Started Phase 1g ( Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Started Post Routing ( Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Usage: 5642 = (3012 H, 2630 V) = (0.54% H, 0.49% V) = (5.151e+03um H, 4.497e+03um V)
[09/09 15:26:25    150s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       
[09/09 15:26:25    150s] (I)       ============  Phase 1h Route ============
[09/09 15:26:25    150s] (I)       Started Phase 1h ( Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Started Post Routing ( Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Usage: 5642 = (3012 H, 2630 V) = (0.54% H, 0.49% V) = (5.151e+03um H, 4.497e+03um V)
[09/09 15:26:25    150s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Started Layer assignment (1T) ( Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Finished Layer assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Finished Net group 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       
[09/09 15:26:25    150s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[09/09 15:26:25    150s] [NR-eGR]                        OverCon            
[09/09 15:26:25    150s] [NR-eGR]                         #Gcell     %Gcell
[09/09 15:26:25    150s] [NR-eGR]       Layer                (0)    OverCon 
[09/09 15:26:25    150s] [NR-eGR] ----------------------------------------------
[09/09 15:26:25    150s] [NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[09/09 15:26:25    150s] [NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[09/09 15:26:25    150s] [NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[09/09 15:26:25    150s] [NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[09/09 15:26:25    150s] [NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[09/09 15:26:25    150s] [NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[09/09 15:26:25    150s] [NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[09/09 15:26:25    150s] [NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[09/09 15:26:25    150s] [NR-eGR]      M9  (9)         0( 0.00%)   ( 0.00%) 
[09/09 15:26:25    150s] [NR-eGR]     M10 (10)         0( 0.00%)   ( 0.00%) 
[09/09 15:26:25    150s] [NR-eGR]     M11 (11)         0( 0.00%)   ( 0.00%) 
[09/09 15:26:25    150s] [NR-eGR] ----------------------------------------------
[09/09 15:26:25    150s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[09/09 15:26:25    150s] [NR-eGR] 
[09/09 15:26:25    150s] (I)       Finished Global Routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Started Export 3D cong map ( Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       total 2D Cap : 1095861 = (561573 H, 534288 V)
[09/09 15:26:25    150s] (I)       Started Export 2D cong map ( Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[09/09 15:26:25    150s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[09/09 15:26:25    150s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Finished Export 3D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Started Free existing wires ( Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Finished Free existing wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       ============= Track Assignment ============
[09/09 15:26:25    150s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Started Track Assignment (1T) ( Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Initialize Track Assignment ( max pin layer : 12 )
[09/09 15:26:25    150s] (I)       Current Track Assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Run Multi-thread track assignment
[09/09 15:26:25    150s] (I)       Finished Track Assignment (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Started Export ( Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] [NR-eGR] Started Export DB wires ( Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] [NR-eGR] Started Export all nets ( Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] [NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] [NR-eGR] Started Set wire vias ( Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] [NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] [NR-eGR] --------------------------------------------------------------------------
[09/09 15:26:25    150s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 29282
[09/09 15:26:25    150s] [NR-eGR]     M2  (2V) length: 5.178749e+04um, number of vias: 43841
[09/09 15:26:25    150s] [NR-eGR]     M3  (3H) length: 4.894922e+04um, number of vias: 1542
[09/09 15:26:25    150s] [NR-eGR]     M4  (4V) length: 6.171745e+03um, number of vias: 198
[09/09 15:26:25    150s] [NR-eGR]     M5  (5H) length: 1.703680e+03um, number of vias: 0
[09/09 15:26:25    150s] [NR-eGR]     M6  (6V) length: 0.000000e+00um, number of vias: 0
[09/09 15:26:25    150s] [NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[09/09 15:26:25    150s] [NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[09/09 15:26:25    150s] [NR-eGR]     M9  (9H) length: 0.000000e+00um, number of vias: 0
[09/09 15:26:25    150s] [NR-eGR]    M10 (10V) length: 0.000000e+00um, number of vias: 0
[09/09 15:26:25    150s] [NR-eGR]    M11 (11H) length: 0.000000e+00um, number of vias: 0
[09/09 15:26:25    150s] [NR-eGR] Total length: 1.086121e+05um, number of vias: 74863
[09/09 15:26:25    150s] [NR-eGR] --------------------------------------------------------------------------
[09/09 15:26:25    150s] [NR-eGR] Total eGR-routed clock nets wire length: 4.363800e+03um 
[09/09 15:26:25    150s] [NR-eGR] --------------------------------------------------------------------------
[09/09 15:26:25    150s] [NR-eGR] Report for selected net(s) only.
[09/09 15:26:25    150s] [NR-eGR]     M1  (1H) length: 0.000000e+00um, number of vias: 876
[09/09 15:26:25    150s] [NR-eGR]     M2  (2V) length: 8.667500e+02um, number of vias: 1022
[09/09 15:26:25    150s] [NR-eGR]     M3  (3H) length: 2.052000e+03um, number of vias: 454
[09/09 15:26:25    150s] [NR-eGR]     M4  (4V) length: 1.235850e+03um, number of vias: 19
[09/09 15:26:25    150s] [NR-eGR]     M5  (5H) length: 2.092000e+02um, number of vias: 0
[09/09 15:26:25    150s] [NR-eGR]     M6  (6V) length: 0.000000e+00um, number of vias: 0
[09/09 15:26:25    150s] [NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[09/09 15:26:25    150s] [NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[09/09 15:26:25    150s] [NR-eGR]     M9  (9H) length: 0.000000e+00um, number of vias: 0
[09/09 15:26:25    150s] [NR-eGR]    M10 (10V) length: 0.000000e+00um, number of vias: 0
[09/09 15:26:25    150s] [NR-eGR]    M11 (11H) length: 0.000000e+00um, number of vias: 0
[09/09 15:26:25    150s] [NR-eGR] Total length: 4.363800e+03um, number of vias: 2371
[09/09 15:26:25    150s] [NR-eGR] --------------------------------------------------------------------------
[09/09 15:26:25    150s] [NR-eGR] Total routed clock nets wire length: 4.363800e+03um, number of vias: 2371
[09/09 15:26:25    150s] [NR-eGR] --------------------------------------------------------------------------
[09/09 15:26:25    150s] (I)       Started Update net boxes ( Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Finished Update net boxes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Started Update timing ( Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Finished Export ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Started Postprocess design ( Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] (I)       Finished Postprocess design ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 1677.27 MB )
[09/09 15:26:25    150s]         Early Global Route - eGR only step done. (took cpu=0:00:00.1 real=0:00:00.1)
[09/09 15:26:25    150s]       Routing using eGR only done.
[09/09 15:26:25    150s] Net route status summary:
[09/09 15:26:25    150s]   Clock:        17 (unrouted=0, trialRouted=0, noStatus=0, routed=17, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[09/09 15:26:25    150s]   Non-clock:  8567 (unrouted=90, trialRouted=8477, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=90, (crossesIlmBoundary AND tooFewTerms=0)])
[09/09 15:26:25    150s] 
[09/09 15:26:25    150s] CCOPT: Done with clock implementation routing.
[09/09 15:26:25    150s] 
[09/09 15:26:25    150s]       Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.1 real=0:00:00.1)
[09/09 15:26:25    150s]     Clock implementation routing done.
[09/09 15:26:25    150s]     Leaving CCOpt scope - extractRC...
[09/09 15:26:25    150s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[09/09 15:26:25    150s] Extraction called for design 'Cordic' of instances=7644 and nets=8584 using extraction engine 'preRoute' .
[09/09 15:26:25    150s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[09/09 15:26:25    150s] Type 'man IMPEXT-3530' for more detail.
[09/09 15:26:25    150s] PreRoute RC Extraction called for design Cordic.
[09/09 15:26:25    150s] RC Extraction called in multi-corner(2) mode.
[09/09 15:26:25    150s] RCMode: PreRoute
[09/09 15:26:25    150s]       RC Corner Indexes            0       1   
[09/09 15:26:25    150s] Capacitance Scaling Factor   : 1.00000 1.00000 
[09/09 15:26:25    150s] Resistance Scaling Factor    : 1.00000 1.00000 
[09/09 15:26:25    150s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[09/09 15:26:25    150s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[09/09 15:26:25    150s] Shrink Factor                : 0.90000
[09/09 15:26:25    150s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[09/09 15:26:25    150s] Using capacitance table file ...
[09/09 15:26:25    150s] LayerId::1 widthSet size::4
[09/09 15:26:25    150s] LayerId::2 widthSet size::4
[09/09 15:26:25    150s] LayerId::3 widthSet size::5
[09/09 15:26:25    150s] LayerId::4 widthSet size::5
[09/09 15:26:25    150s] LayerId::5 widthSet size::5
[09/09 15:26:25    150s] LayerId::6 widthSet size::5
[09/09 15:26:25    150s] LayerId::7 widthSet size::5
[09/09 15:26:25    150s] LayerId::8 widthSet size::5
[09/09 15:26:25    150s] LayerId::9 widthSet size::5
[09/09 15:26:25    150s] LayerId::10 widthSet size::4
[09/09 15:26:25    150s] LayerId::11 widthSet size::3
[09/09 15:26:25    150s] Updating RC grid for preRoute extraction ...
[09/09 15:26:25    150s] eee: pegSigSF::1.070000
[09/09 15:26:25    150s] Initializing multi-corner capacitance tables ... 
[09/09 15:26:25    150s] Initializing multi-corner resistance tables ...
[09/09 15:26:25    150s] Creating RPSQ from WeeR and WRes ...
[09/09 15:26:25    150s] Creating RPSQ from WeeR and WRes ...
[09/09 15:26:25    150s] eee: l::1 avDens::0.112792 usedTrk::1461.781021 availTrk::12960.000000 sigTrk::1461.781021
[09/09 15:26:25    150s] eee: l::2 avDens::0.247116 usedTrk::3042.496902 availTrk::12312.000000 sigTrk::3042.496902
[09/09 15:26:25    150s] eee: l::3 avDens::0.217926 usedTrk::2883.161107 availTrk::13230.000000 sigTrk::2883.161107
[09/09 15:26:25    150s] eee: l::4 avDens::0.030251 usedTrk::362.105176 availTrk::11970.000000 sigTrk::362.105176
[09/09 15:26:25    150s] eee: l::5 avDens::0.016779 usedTrk::99.665351 availTrk::5940.000000 sigTrk::99.665351
[09/09 15:26:25    150s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/09 15:26:25    150s] eee: l::7 avDens::0.019826 usedTrk::107.057837 availTrk::5400.000000 sigTrk::107.057837
[09/09 15:26:25    150s] eee: l::8 avDens::0.017700 usedTrk::90.800000 availTrk::5130.000000 sigTrk::90.800000
[09/09 15:26:25    150s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/09 15:26:25    150s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/09 15:26:25    150s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/09 15:26:25    150s] **Info: Trial Route has Max Route Layer 15/11.
[09/09 15:26:25    150s] {RT WORST 0 11 11 {7 0} {10 0} 2}
[09/09 15:26:25    150s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.061683 ; aWlH: 0.000000 ; Pmax: 0.806300 ; wcR: 0.772700 ; newSi: 0.083500 ; pMod: 83 ; 
[09/09 15:26:25    150s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1677.270M)
[09/09 15:26:25    150s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[09/09 15:26:25    150s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.2 real=0:00:00.2)
[09/09 15:26:25    150s]     Leaving CCOpt scope - Initializing placement interface...
[09/09 15:26:25    150s] OPERPROF: Starting DPlace-Init at level 1, MEM:1677.3M
[09/09 15:26:25    150s] z: 2, totalTracks: 1
[09/09 15:26:25    150s] z: 4, totalTracks: 1
[09/09 15:26:25    150s] z: 6, totalTracks: 1
[09/09 15:26:25    150s] z: 8, totalTracks: 1
[09/09 15:26:25    150s] #spOpts: mergeVia=F 
[09/09 15:26:25    150s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1677.3M
[09/09 15:26:25    150s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[09/09 15:26:25    150s] OPERPROF:     Starting CMU at level 3, MEM:1677.3M
[09/09 15:26:25    150s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1677.3M
[09/09 15:26:25    150s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.016, MEM:1677.3M
[09/09 15:26:25    150s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1677.3MB).
[09/09 15:26:25    150s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.020, MEM:1677.3M
[09/09 15:26:25    150s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:26:25    150s]     Calling post conditioning for eGRPC...
[09/09 15:26:25    150s]       eGRPC...
[09/09 15:26:25    150s]         eGRPC active optimizations:
[09/09 15:26:25    150s]          - Move Down
[09/09 15:26:25    150s]          - Downsizing before DRV sizing
[09/09 15:26:25    150s]          - DRV fixing with sizing
[09/09 15:26:25    150s]          - Move to fanout
[09/09 15:26:25    150s]          - Cloning
[09/09 15:26:25    150s]         
[09/09 15:26:25    150s]         Currently running CTS, using active skew data
[09/09 15:26:25    150s]         Reset bufferability constraints...
[09/09 15:26:25    150s]         Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
[09/09 15:26:25    150s]         Clock tree timing engine global stage delay update for BEST:setup.late...
[09/09 15:26:25    150s] End AAE Lib Interpolated Model. (MEM=1677.27 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 15:26:25    150s]         Clock tree timing engine global stage delay update for BEST:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:26:25    150s]         Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:26:25    150s]         Clock DAG stats eGRPC initial state:
[09/09 15:26:25    150s]           cell counts      : b=16, i=0, icg=0, nicg=0, l=0, total=16
[09/09 15:26:25    150s]           misc counts      : r=1, pp=0
[09/09 15:26:25    150s]           cell areas       : b=104.310um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=104.310um^2
[09/09 15:26:25    150s]           cell capacitance : b=0.049pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.049pF
[09/09 15:26:25    150s]           sink capacitance : count=844, total=0.521pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[09/09 15:26:25    150s]           wire capacitance : top=0.000pF, trunk=0.067pF, leaf=0.620pF, total=0.686pF
[09/09 15:26:25    150s]           wire lengths     : top=0.000um, trunk=484.740um, leaf=3879.060um, total=4363.800um
[09/09 15:26:25    150s]           hp wire lengths  : top=0.000um, trunk=290.240um, leaf=1496.450um, total=1786.690um
[09/09 15:26:25    150s]         Clock DAG net violations eGRPC initial state:
[09/09 15:26:25    150s]           Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
[09/09 15:26:25    150s]         Clock DAG primary half-corner transition distribution eGRPC initial state:
[09/09 15:26:25    150s]           Trunk : target=0.052ns count=3 avg=0.026ns sd=0.018ns min=0.006ns max=0.039ns {1 <= 0.031ns, 2 <= 0.041ns, 0 <= 0.047ns, 0 <= 0.049ns, 0 <= 0.052ns}
[09/09 15:26:25    150s]           Leaf  : target=0.052ns count=14 avg=0.049ns sd=0.002ns min=0.046ns max=0.052ns {0 <= 0.031ns, 0 <= 0.041ns, 3 <= 0.047ns, 7 <= 0.049ns, 3 <= 0.052ns} {1 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.062ns, 0 <= 0.078ns, 0 > 0.078ns}
[09/09 15:26:25    150s]         Clock DAG library cell distribution eGRPC initial state {count}:
[09/09 15:26:25    150s]            Bufs: CLKBUFX16: 13 CLKBUFX12: 3 
[09/09 15:26:25    150s]         Primary reporting skew groups eGRPC initial state:
[09/09 15:26:25    150s]           skew_group clk/constrain: insertion delay [min=0.076, max=0.091, avg=0.085, sd=0.003], skew [0.016 vs 0.030], 100% {0.076, 0.091} (wid=0.019 ws=0.014) (gid=0.078 gs=0.009)
[09/09 15:26:25    150s]               min path sink: gen_pipe[4].Pipe_Yo_reg[10]/CK
[09/09 15:26:25    150s]               max path sink: gen_pipe[12].Pipe_Xo_reg[1]/CK
[09/09 15:26:25    150s]         Skew group summary eGRPC initial state:
[09/09 15:26:25    150s]           skew_group clk/constrain: insertion delay [min=0.076, max=0.091, avg=0.085, sd=0.003], skew [0.016 vs 0.030], 100% {0.076, 0.091} (wid=0.019 ws=0.014) (gid=0.078 gs=0.009)
[09/09 15:26:25    150s]         eGRPC Moving buffers...
[09/09 15:26:25    150s]           Violation analysis...
[09/09 15:26:25    150s]           Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:26:25    150s]           Clock DAG stats after 'eGRPC Moving buffers':
[09/09 15:26:25    150s]             cell counts      : b=16, i=0, icg=0, nicg=0, l=0, total=16
[09/09 15:26:25    150s]             misc counts      : r=1, pp=0
[09/09 15:26:25    150s]             cell areas       : b=104.310um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=104.310um^2
[09/09 15:26:25    150s]             cell capacitance : b=0.049pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.049pF
[09/09 15:26:25    150s]             sink capacitance : count=844, total=0.521pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[09/09 15:26:25    150s]             wire capacitance : top=0.000pF, trunk=0.067pF, leaf=0.620pF, total=0.686pF
[09/09 15:26:25    150s]             wire lengths     : top=0.000um, trunk=484.740um, leaf=3879.060um, total=4363.800um
[09/09 15:26:25    150s]             hp wire lengths  : top=0.000um, trunk=290.240um, leaf=1496.450um, total=1786.690um
[09/09 15:26:25    150s]           Clock DAG net violations after 'eGRPC Moving buffers':
[09/09 15:26:25    150s]             Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
[09/09 15:26:25    150s]           Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
[09/09 15:26:25    150s]             Trunk : target=0.052ns count=3 avg=0.026ns sd=0.018ns min=0.006ns max=0.039ns {1 <= 0.031ns, 2 <= 0.041ns, 0 <= 0.047ns, 0 <= 0.049ns, 0 <= 0.052ns}
[09/09 15:26:25    150s]             Leaf  : target=0.052ns count=14 avg=0.049ns sd=0.002ns min=0.046ns max=0.052ns {0 <= 0.031ns, 0 <= 0.041ns, 3 <= 0.047ns, 7 <= 0.049ns, 3 <= 0.052ns} {1 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.062ns, 0 <= 0.078ns, 0 > 0.078ns}
[09/09 15:26:25    150s]           Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
[09/09 15:26:25    150s]              Bufs: CLKBUFX16: 13 CLKBUFX12: 3 
[09/09 15:26:25    150s]           Primary reporting skew groups after 'eGRPC Moving buffers':
[09/09 15:26:25    150s]             skew_group clk/constrain: insertion delay [min=0.076, max=0.091, avg=0.085, sd=0.003], skew [0.016 vs 0.030], 100% {0.076, 0.091} (wid=0.019 ws=0.014) (gid=0.078 gs=0.009)
[09/09 15:26:25    150s]                 min path sink: gen_pipe[4].Pipe_Yo_reg[10]/CK
[09/09 15:26:25    150s]                 max path sink: gen_pipe[12].Pipe_Xo_reg[1]/CK
[09/09 15:26:25    150s]           Skew group summary after 'eGRPC Moving buffers':
[09/09 15:26:25    150s]             skew_group clk/constrain: insertion delay [min=0.076, max=0.091, avg=0.085, sd=0.003], skew [0.016 vs 0.030], 100% {0.076, 0.091} (wid=0.019 ws=0.014) (gid=0.078 gs=0.009)
[09/09 15:26:25    150s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/09 15:26:25    150s]         eGRPC Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:26:25    150s]         eGRPC Initial Pass of Downsizing Clock Tree cells...
[09/09 15:26:25    150s]           Artificially removing long paths...
[09/09 15:26:25    150s]             Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/09 15:26:25    150s]           Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:26:25    150s]           Modifying slew-target multiplier from 1 to 0.9
[09/09 15:26:25    150s]           Downsizing prefiltering...
[09/09 15:26:25    150s]           Downsizing prefiltering done.
[09/09 15:26:25    150s]           Downsizing: ...20% ...40% ...60% ...80% ...100% 
[09/09 15:26:25    150s]           DoDownSizing Summary : numSized = 0, numUnchanged = 0, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 14, numSkippedDueToCloseToSkewTarget = 3
[09/09 15:26:25    150s]           CCOpt-eGRPC Downsizing: considered: 0, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[09/09 15:26:25    150s]           Reverting slew-target multiplier from 0.9 to 1
[09/09 15:26:25    150s]           Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[09/09 15:26:25    150s]             cell counts      : b=16, i=0, icg=0, nicg=0, l=0, total=16
[09/09 15:26:25    150s]             misc counts      : r=1, pp=0
[09/09 15:26:25    150s]             cell areas       : b=104.310um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=104.310um^2
[09/09 15:26:25    150s]             cell capacitance : b=0.049pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.049pF
[09/09 15:26:25    150s]             sink capacitance : count=844, total=0.521pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[09/09 15:26:25    150s]             wire capacitance : top=0.000pF, trunk=0.067pF, leaf=0.620pF, total=0.686pF
[09/09 15:26:25    150s]             wire lengths     : top=0.000um, trunk=484.740um, leaf=3879.060um, total=4363.800um
[09/09 15:26:25    150s]             hp wire lengths  : top=0.000um, trunk=290.240um, leaf=1496.450um, total=1786.690um
[09/09 15:26:25    150s]           Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[09/09 15:26:25    150s]             Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
[09/09 15:26:25    150s]           Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[09/09 15:26:25    150s]             Trunk : target=0.052ns count=3 avg=0.026ns sd=0.018ns min=0.006ns max=0.039ns {1 <= 0.031ns, 2 <= 0.041ns, 0 <= 0.047ns, 0 <= 0.049ns, 0 <= 0.052ns}
[09/09 15:26:25    150s]             Leaf  : target=0.052ns count=14 avg=0.049ns sd=0.002ns min=0.046ns max=0.052ns {0 <= 0.031ns, 0 <= 0.041ns, 3 <= 0.047ns, 7 <= 0.049ns, 3 <= 0.052ns} {1 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.062ns, 0 <= 0.078ns, 0 > 0.078ns}
[09/09 15:26:25    150s]           Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
[09/09 15:26:25    150s]              Bufs: CLKBUFX16: 13 CLKBUFX12: 3 
[09/09 15:26:25    150s]           Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[09/09 15:26:25    150s]             skew_group clk/constrain: insertion delay [min=0.076, max=0.091, avg=0.085, sd=0.003], skew [0.016 vs 0.030], 100% {0.076, 0.091} (wid=0.019 ws=0.014) (gid=0.078 gs=0.009)
[09/09 15:26:25    150s]                 min path sink: gen_pipe[4].Pipe_Yo_reg[10]/CK
[09/09 15:26:25    150s]                 max path sink: gen_pipe[12].Pipe_Xo_reg[1]/CK
[09/09 15:26:25    150s]           Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[09/09 15:26:25    150s]             skew_group clk/constrain: insertion delay [min=0.076, max=0.091, avg=0.085, sd=0.003], skew [0.016 vs 0.030], 100% {0.076, 0.091} (wid=0.019 ws=0.014) (gid=0.078 gs=0.009)
[09/09 15:26:25    150s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/09 15:26:25    150s]         eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:26:25    150s]         eGRPC Fixing DRVs...
[09/09 15:26:25    150s]           Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[09/09 15:26:25    150s]           CCOpt-eGRPC: considered: 17, tested: 17, violation detected: 1, violation ignored (due to small violation): 1, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[09/09 15:26:25    150s]           
[09/09 15:26:25    150s]           PRO Statistics: Fix DRVs (cell sizing):
[09/09 15:26:25    150s]           =======================================
[09/09 15:26:25    150s]           
[09/09 15:26:25    150s]           Cell changes by Net Type:
[09/09 15:26:25    150s]           
[09/09 15:26:25    150s]           -------------------------------------------------------------------------------------------------
[09/09 15:26:25    150s]           Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[09/09 15:26:25    150s]           -------------------------------------------------------------------------------------------------
[09/09 15:26:25    150s]           top                0            0           0            0                    0                0
[09/09 15:26:25    150s]           trunk              0            0           0            0                    0                0
[09/09 15:26:25    150s]           leaf               0            0           0            0                    0                0
[09/09 15:26:25    150s]           -------------------------------------------------------------------------------------------------
[09/09 15:26:25    150s]           Total              0            0           0            0                    0                0
[09/09 15:26:25    150s]           -------------------------------------------------------------------------------------------------
[09/09 15:26:25    150s]           
[09/09 15:26:25    150s]           Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[09/09 15:26:25    150s]           Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[09/09 15:26:25    150s]           
[09/09 15:26:25    150s]           Clock DAG stats after 'eGRPC Fixing DRVs':
[09/09 15:26:25    150s]             cell counts      : b=16, i=0, icg=0, nicg=0, l=0, total=16
[09/09 15:26:25    150s]             misc counts      : r=1, pp=0
[09/09 15:26:25    150s]             cell areas       : b=104.310um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=104.310um^2
[09/09 15:26:25    150s]             cell capacitance : b=0.049pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.049pF
[09/09 15:26:25    150s]             sink capacitance : count=844, total=0.521pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[09/09 15:26:25    150s]             wire capacitance : top=0.000pF, trunk=0.067pF, leaf=0.620pF, total=0.686pF
[09/09 15:26:25    150s]             wire lengths     : top=0.000um, trunk=484.740um, leaf=3879.060um, total=4363.800um
[09/09 15:26:25    150s]             hp wire lengths  : top=0.000um, trunk=290.240um, leaf=1496.450um, total=1786.690um
[09/09 15:26:25    150s]           Clock DAG net violations after 'eGRPC Fixing DRVs':
[09/09 15:26:25    150s]             Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
[09/09 15:26:25    150s]           Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
[09/09 15:26:25    150s]             Trunk : target=0.052ns count=3 avg=0.026ns sd=0.018ns min=0.006ns max=0.039ns {1 <= 0.031ns, 2 <= 0.041ns, 0 <= 0.047ns, 0 <= 0.049ns, 0 <= 0.052ns}
[09/09 15:26:25    150s]             Leaf  : target=0.052ns count=14 avg=0.049ns sd=0.002ns min=0.046ns max=0.052ns {0 <= 0.031ns, 0 <= 0.041ns, 3 <= 0.047ns, 7 <= 0.049ns, 3 <= 0.052ns} {1 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.062ns, 0 <= 0.078ns, 0 > 0.078ns}
[09/09 15:26:25    150s]           Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
[09/09 15:26:25    150s]              Bufs: CLKBUFX16: 13 CLKBUFX12: 3 
[09/09 15:26:25    150s]           Primary reporting skew groups after 'eGRPC Fixing DRVs':
[09/09 15:26:25    150s]             skew_group clk/constrain: insertion delay [min=0.076, max=0.091, avg=0.085, sd=0.003], skew [0.016 vs 0.030], 100% {0.076, 0.091} (wid=0.019 ws=0.014) (gid=0.078 gs=0.009)
[09/09 15:26:25    150s]                 min path sink: gen_pipe[4].Pipe_Yo_reg[10]/CK
[09/09 15:26:25    150s]                 max path sink: gen_pipe[12].Pipe_Xo_reg[1]/CK
[09/09 15:26:25    150s]           Skew group summary after 'eGRPC Fixing DRVs':
[09/09 15:26:25    150s]             skew_group clk/constrain: insertion delay [min=0.076, max=0.091, avg=0.085, sd=0.003], skew [0.016 vs 0.030], 100% {0.076, 0.091} (wid=0.019 ws=0.014) (gid=0.078 gs=0.009)
[09/09 15:26:25    150s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/09 15:26:25    150s]         eGRPC Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:26:25    150s]         
[09/09 15:26:25    150s]         Slew Diagnostics: After DRV fixing
[09/09 15:26:25    150s]         ==================================
[09/09 15:26:25    150s]         
[09/09 15:26:25    150s]         Global Causes:
[09/09 15:26:25    150s]         
[09/09 15:26:25    150s]         -------------------------------------
[09/09 15:26:25    150s]         Cause
[09/09 15:26:25    150s]         -------------------------------------
[09/09 15:26:25    150s]         DRV fixing with buffering is disabled
[09/09 15:26:25    150s]         -------------------------------------
[09/09 15:26:25    150s]         
[09/09 15:26:25    150s]         Top 5 overslews:
[09/09 15:26:25    150s]         
[09/09 15:26:25    150s]         -----------------------------------------------------------------------------
[09/09 15:26:25    150s]         Overslew    Causes                                      Driving Pin
[09/09 15:26:25    150s]         -----------------------------------------------------------------------------
[09/09 15:26:25    150s]         0.000ns     Violation below threshold for DRV sizing    CTS_ccl_a_buf_00050/Y
[09/09 15:26:25    150s]         -----------------------------------------------------------------------------
[09/09 15:26:25    150s]         
[09/09 15:26:25    150s]         Slew diagnostics counts from the 1 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[09/09 15:26:25    150s]         
[09/09 15:26:25    150s]         ------------------------------------------------------
[09/09 15:26:25    150s]         Cause                                       Occurences
[09/09 15:26:25    150s]         ------------------------------------------------------
[09/09 15:26:25    150s]         Violation below threshold for DRV sizing        1
[09/09 15:26:25    150s]         ------------------------------------------------------
[09/09 15:26:25    150s]         
[09/09 15:26:25    150s]         Violation diagnostics counts from the 1 nodes that have violations:
[09/09 15:26:25    150s]         
[09/09 15:26:25    150s]         ------------------------------------------------------
[09/09 15:26:25    150s]         Cause                                       Occurences
[09/09 15:26:25    150s]         ------------------------------------------------------
[09/09 15:26:25    150s]         Violation below threshold for DRV sizing        1
[09/09 15:26:25    150s]         ------------------------------------------------------
[09/09 15:26:25    150s]         
[09/09 15:26:25    150s]         Reconnecting optimized routes...
[09/09 15:26:25    150s]         Reset timing graph...
[09/09 15:26:25    150s] Ignoring AAE DB Resetting ...
[09/09 15:26:25    150s]         Reset timing graph done.
[09/09 15:26:25    150s]         Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:26:25    150s]         Violation analysis...
[09/09 15:26:25    150s]         Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:26:25    150s]         Moving clock insts towards fanout...
[09/09 15:26:25    150s] End AAE Lib Interpolated Model. (MEM=1715.43 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 15:26:25    150s]         Move to sink centre: considered=1, unsuccessful=0, alreadyClose=0, noImprovementFound=1, degradedSlew=0, degradedSkew=0, insufficientImprovement=0, accepted=0
[09/09 15:26:25    150s]         Moving clock insts towards fanout done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:26:25    150s]         Clock instances to consider for cloning: 0
[09/09 15:26:25    150s]         Reset timing graph...
[09/09 15:26:25    150s] Ignoring AAE DB Resetting ...
[09/09 15:26:25    150s]         Reset timing graph done.
[09/09 15:26:25    150s]         Set dirty flag on 0 instances, 0 nets
[09/09 15:26:25    150s] End AAE Lib Interpolated Model. (MEM=1715.43 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 15:26:25    150s]         Clock DAG stats before routing clock trees:
[09/09 15:26:25    150s]           cell counts      : b=16, i=0, icg=0, nicg=0, l=0, total=16
[09/09 15:26:25    150s]           misc counts      : r=1, pp=0
[09/09 15:26:25    150s]           cell areas       : b=104.310um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=104.310um^2
[09/09 15:26:25    150s]           cell capacitance : b=0.049pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.049pF
[09/09 15:26:25    150s]           sink capacitance : count=844, total=0.521pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[09/09 15:26:25    150s]           wire capacitance : top=0.000pF, trunk=0.067pF, leaf=0.620pF, total=0.686pF
[09/09 15:26:25    150s]           wire lengths     : top=0.000um, trunk=484.740um, leaf=3879.060um, total=4363.800um
[09/09 15:26:25    150s]           hp wire lengths  : top=0.000um, trunk=290.240um, leaf=1496.450um, total=1786.690um
[09/09 15:26:25    150s]         Clock DAG net violations before routing clock trees:
[09/09 15:26:25    150s]           Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
[09/09 15:26:25    150s]         Clock DAG primary half-corner transition distribution before routing clock trees:
[09/09 15:26:25    150s]           Trunk : target=0.052ns count=3 avg=0.026ns sd=0.018ns min=0.006ns max=0.039ns {1 <= 0.031ns, 2 <= 0.041ns, 0 <= 0.047ns, 0 <= 0.049ns, 0 <= 0.052ns}
[09/09 15:26:25    150s]           Leaf  : target=0.052ns count=14 avg=0.049ns sd=0.002ns min=0.046ns max=0.052ns {0 <= 0.031ns, 0 <= 0.041ns, 3 <= 0.047ns, 7 <= 0.049ns, 3 <= 0.052ns} {1 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.062ns, 0 <= 0.078ns, 0 > 0.078ns}
[09/09 15:26:25    150s]         Clock DAG library cell distribution before routing clock trees {count}:
[09/09 15:26:25    150s]            Bufs: CLKBUFX16: 13 CLKBUFX12: 3 
[09/09 15:26:25    150s]         Primary reporting skew groups before routing clock trees:
[09/09 15:26:25    150s]           skew_group clk/constrain: insertion delay [min=0.076, max=0.091, avg=0.085, sd=0.003], skew [0.016 vs 0.030], 100% {0.076, 0.091} (wid=0.019 ws=0.014) (gid=0.078 gs=0.009)
[09/09 15:26:25    150s]               min path sink: gen_pipe[4].Pipe_Yo_reg[10]/CK
[09/09 15:26:25    150s]               max path sink: gen_pipe[12].Pipe_Xo_reg[1]/CK
[09/09 15:26:25    150s]         Skew group summary before routing clock trees:
[09/09 15:26:25    150s]           skew_group clk/constrain: insertion delay [min=0.076, max=0.091, avg=0.085, sd=0.003], skew [0.016 vs 0.030], 100% {0.076, 0.091} (wid=0.019 ws=0.014) (gid=0.078 gs=0.009)
[09/09 15:26:25    150s]       eGRPC done.
[09/09 15:26:25    150s]     Calling post conditioning for eGRPC done.
[09/09 15:26:25    150s]   eGR Post Conditioning loop iteration 0 done.
[09/09 15:26:25    150s]   Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
[09/09 15:26:25    150s]   Leaving CCOpt scope - Cleaning up placement interface...
[09/09 15:26:25    150s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1725.0M
[09/09 15:26:25    150s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.013, MEM:1725.0M
[09/09 15:26:25    150s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:26:25    150s]   Leaving CCOpt scope - ClockRefiner...
[09/09 15:26:25    150s]   Assigned high priority to 0 instances.
[09/09 15:26:25    150s]   Performing Single Pass Refine Place.
[09/09 15:26:25    150s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : full DRC checks enabled, Datapath : full DRC checks enabled
[09/09 15:26:25    150s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1715.4M
[09/09 15:26:25    150s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1715.4M
[09/09 15:26:25    150s] z: 2, totalTracks: 1
[09/09 15:26:25    150s] z: 4, totalTracks: 1
[09/09 15:26:25    150s] z: 6, totalTracks: 1
[09/09 15:26:25    150s] z: 8, totalTracks: 1
[09/09 15:26:25    150s] #spOpts: mergeVia=F 
[09/09 15:26:25    150s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1715.4M
[09/09 15:26:25    150s] Info: 16 insts are soft-fixed.
[09/09 15:26:25    150s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[09/09 15:26:25    150s] OPERPROF:       Starting CMU at level 4, MEM:1715.4M
[09/09 15:26:25    150s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1715.4M
[09/09 15:26:25    150s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.013, MEM:1715.4M
[09/09 15:26:25    150s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1715.4MB).
[09/09 15:26:25    150s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.020, REAL:0.018, MEM:1715.4M
[09/09 15:26:25    150s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.020, REAL:0.018, MEM:1715.4M
[09/09 15:26:25    150s] TDRefine: refinePlace mode is spiral
[09/09 15:26:25    150s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.23166.4
[09/09 15:26:25    150s] OPERPROF: Starting RefinePlace at level 1, MEM:1715.4M
[09/09 15:26:25    150s] *** Starting refinePlace (0:02:30 mem=1715.4M) ***
[09/09 15:26:25    150s] Total net bbox length = 8.915e+04 (4.227e+04 4.688e+04) (ext = 6.427e+02)
[09/09 15:26:25    150s] Info: 16 insts are soft-fixed.
[09/09 15:26:25    150s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[09/09 15:26:25    150s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[09/09 15:26:25    150s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1715.4M
[09/09 15:26:25    150s] Starting refinePlace ...
[09/09 15:26:25    150s] One DDP V2 for no tweak run.
[09/09 15:26:25    150s] ** Cut row section cpu time 0:00:00.0.
[09/09 15:26:25    150s]    Spread Effort: high, standalone mode, useDDP on.
[09/09 15:26:25    150s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1715.4MB) @(0:02:30 - 0:02:31).
[09/09 15:26:25    150s] Move report: preRPlace moves 146 insts, mean move: 0.87 um, max move: 3.31 um 
[09/09 15:26:25    150s] 	Max move on inst (gen_pipe[7].Pipe_SUB_TC_OP_2_g1620): (103.80, 42.75) --> (105.40, 44.46)
[09/09 15:26:25    150s] 	Length: 11 sites, height: 1 rows, site name: CoreSite, cell type: NOR2BX4
[09/09 15:26:25    150s] wireLenOptFixPriorityInst 844 inst fixed
[09/09 15:26:25    150s] 
[09/09 15:26:25    150s] Running Spiral with 1 thread in Normal Mode  fetchWidth=25 
[09/09 15:26:25    150s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[09/09 15:26:25    150s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1715.4MB) @(0:02:31 - 0:02:31).
[09/09 15:26:25    150s] Move report: Detail placement moves 146 insts, mean move: 0.87 um, max move: 3.31 um 
[09/09 15:26:25    150s] 	Max move on inst (gen_pipe[7].Pipe_SUB_TC_OP_2_g1620): (103.80, 42.75) --> (105.40, 44.46)
[09/09 15:26:25    150s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1715.4MB
[09/09 15:26:25    150s] Statistics of distance of Instance movement in refine placement:
[09/09 15:26:25    150s]   maximum (X+Y) =         3.31 um
[09/09 15:26:25    150s]   inst (gen_pipe[7].Pipe_SUB_TC_OP_2_g1620) with max move: (103.8, 42.75) -> (105.4, 44.46)
[09/09 15:26:25    150s]   mean    (X+Y) =         0.87 um
[09/09 15:26:25    150s] Summary Report:
[09/09 15:26:25    150s] Instances move: 146 (out of 7644 movable)
[09/09 15:26:25    150s] Instances flipped: 0
[09/09 15:26:25    150s] Mean displacement: 0.87 um
[09/09 15:26:25    150s] Max displacement: 3.31 um (Instance: gen_pipe[7].Pipe_SUB_TC_OP_2_g1620) (103.8, 42.75) -> (105.4, 44.46)
[09/09 15:26:25    150s] 	Length: 11 sites, height: 1 rows, site name: CoreSite, cell type: NOR2BX4
[09/09 15:26:25    150s] Total instances moved : 146
[09/09 15:26:25    150s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.100, REAL:0.102, MEM:1715.4M
[09/09 15:26:25    150s] Total net bbox length = 8.923e+04 (4.233e+04 4.690e+04) (ext = 6.427e+02)
[09/09 15:26:25    150s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1715.4MB
[09/09 15:26:25    150s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1715.4MB) @(0:02:30 - 0:02:31).
[09/09 15:26:25    150s] *** Finished refinePlace (0:02:31 mem=1715.4M) ***
[09/09 15:26:25    150s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.23166.4
[09/09 15:26:25    150s] OPERPROF: Finished RefinePlace at level 1, CPU:0.110, REAL:0.113, MEM:1715.4M
[09/09 15:26:25    150s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1715.4M
[09/09 15:26:25    150s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.009, MEM:1677.4M
[09/09 15:26:25    150s]   ClockRefiner summary
[09/09 15:26:25    150s]   All clock instances: Moved 10, flipped 0 and cell swapped 0 (out of a total of 860).
[09/09 15:26:25    150s]   The largest move was 1 um for gen_pipe[6].Pipe_Yo_reg[5].
[09/09 15:26:25    150s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 16).
[09/09 15:26:25    150s]   Clock sinks: Moved 10, flipped 0 and cell swapped 0 (out of a total of 844).
[09/09 15:26:25    150s]   The largest move was 1 um for gen_pipe[6].Pipe_Yo_reg[5].
[09/09 15:26:25    150s]   Revert refine place priority changes on 0 instances.
[09/09 15:26:25    150s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
[09/09 15:26:25    150s]   CCOpt::Phase::eGRPC done. (took cpu=0:00:00.6 real=0:00:00.6)
[09/09 15:26:25    150s]   CCOpt::Phase::Routing...
[09/09 15:26:25    150s]   Clock implementation routing...
[09/09 15:26:25    150s]     Leaving CCOpt scope - Routing Tools...
[09/09 15:26:25    150s] Net route status summary:
[09/09 15:26:25    150s]   Clock:        17 (unrouted=0, trialRouted=0, noStatus=0, routed=17, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[09/09 15:26:25    150s]   Non-clock:  8567 (unrouted=90, trialRouted=8477, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=90, (crossesIlmBoundary AND tooFewTerms=0)])
[09/09 15:26:25    150s]     Routing using eGR in eGR->NR Step...
[09/09 15:26:25    150s]       Early Global Route - eGR->Nr High Frequency step...
[09/09 15:26:25    150s] (ccopt eGR): There are 17 nets for routing of which 17 have one or more fixed wires.
[09/09 15:26:25    150s] (ccopt eGR): Start to route 17 all nets
[09/09 15:26:25    150s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Started Import and model ( Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Started Create place DB ( Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Started Import place data ( Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Started Read instances and placement ( Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Finished Read instances and placement ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Started Read nets ( Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Finished Read nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Finished Import place data ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Finished Create place DB ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Started Create route DB ( Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       == Non-default Options ==
[09/09 15:26:25    150s] (I)       Clean congestion better                            : true
[09/09 15:26:25    150s] (I)       Estimate vias on DPT layer                         : true
[09/09 15:26:25    150s] (I)       Clean congestion layer assignment rounds           : 3
[09/09 15:26:25    150s] (I)       Layer constraints as soft constraints              : true
[09/09 15:26:25    150s] (I)       Soft top layer                                     : true
[09/09 15:26:25    150s] (I)       Skip prospective layer relax nets                  : true
[09/09 15:26:25    150s] (I)       Better NDR handling                                : true
[09/09 15:26:25    150s] (I)       Improved NDR modeling in LA                        : true
[09/09 15:26:25    150s] (I)       Routing cost fix for NDR handling                  : true
[09/09 15:26:25    150s] (I)       Update initial WL after Phase 1a                   : true
[09/09 15:26:25    150s] (I)       Block tracks for preroutes                         : true
[09/09 15:26:25    150s] (I)       Assign IRoute by net group key                     : true
[09/09 15:26:25    150s] (I)       Block unroutable channels                          : true
[09/09 15:26:25    150s] (I)       Block unroutable channel fix                       : true
[09/09 15:26:25    150s] (I)       Block unroutable channels 3D                       : true
[09/09 15:26:25    150s] (I)       Bound layer relaxed segment wl                     : true
[09/09 15:26:25    150s] (I)       Bound layer relaxed segment wl fix                 : true
[09/09 15:26:25    150s] (I)       Blocked pin reach length threshold                 : 2
[09/09 15:26:25    150s] (I)       Check blockage within NDR space in TA              : true
[09/09 15:26:25    150s] (I)       Skip must join for term with via pillar            : true
[09/09 15:26:25    150s] (I)       Model find APA for IO pin                          : true
[09/09 15:26:25    150s] (I)       On pin location for off pin term                   : true
[09/09 15:26:25    150s] (I)       Handle EOL spacing                                 : true
[09/09 15:26:25    150s] (I)       Merge PG vias by gap                               : true
[09/09 15:26:25    150s] (I)       Maximum routing layer                              : 11
[09/09 15:26:25    150s] (I)       Route selected nets only                           : true
[09/09 15:26:25    150s] (I)       Refine MST                                         : true
[09/09 15:26:25    150s] (I)       Honor PRL                                          : true
[09/09 15:26:25    150s] (I)       Strong congestion aware                            : true
[09/09 15:26:25    150s] (I)       Improved initial location for IRoutes              : true
[09/09 15:26:25    150s] (I)       Multi panel TA                                     : true
[09/09 15:26:25    150s] (I)       Penalize wire overlap                              : true
[09/09 15:26:25    150s] (I)       Expand small instance blockage                     : true
[09/09 15:26:25    150s] (I)       Reduce via in TA                                   : true
[09/09 15:26:25    150s] (I)       SS-aware routing                                   : true
[09/09 15:26:25    150s] (I)       Improve tree edge sharing                          : true
[09/09 15:26:25    150s] (I)       Improve 2D via estimation                          : true
[09/09 15:26:25    150s] (I)       Refine Steiner tree                                : true
[09/09 15:26:25    150s] (I)       Build spine tree                                   : true
[09/09 15:26:25    150s] (I)       Model pass through capacity                        : true
[09/09 15:26:25    150s] (I)       Extend blockages by a half GCell                   : true
[09/09 15:26:25    150s] (I)       Consider pin shapes                                : true
[09/09 15:26:25    150s] (I)       Consider pin shapes for all nodes                  : true
[09/09 15:26:25    150s] (I)       Consider NR APA                                    : true
[09/09 15:26:25    150s] (I)       Consider IO pin shape                              : true
[09/09 15:26:25    150s] (I)       Fix pin connection bug                             : true
[09/09 15:26:25    150s] (I)       Consider layer RC for local wires                  : true
[09/09 15:26:25    150s] (I)       LA-aware pin escape length                         : 2
[09/09 15:26:25    150s] (I)       Connect multiple ports                             : true
[09/09 15:26:25    150s] (I)       Split for must join                                : true
[09/09 15:26:25    150s] (I)       Number of threads                                  : 1
[09/09 15:26:25    150s] (I)       Routing effort level                               : 10000
[09/09 15:26:25    150s] (I)       Special modeling for N7                            : 0
[09/09 15:26:25    150s] (I)       Special modeling for N6                            : 0
[09/09 15:26:25    150s] (I)       Special modeling for N2                            : 0
[09/09 15:26:25    150s] (I)       Special modeling for N3 v9                         : 0
[09/09 15:26:25    150s] (I)       Special modeling for N5 v6                         : 0
[09/09 15:26:25    150s] (I)       Special modeling for N5PPv2                        : 0
[09/09 15:26:25    150s] (I)       Special settings for S3                            : 0
[09/09 15:26:25    150s] (I)       Special settings for S4                            : 0
[09/09 15:26:25    150s] (I)       Special settings for S5 v2                         : 0
[09/09 15:26:25    150s] (I)       Special settings for S7                            : 0
[09/09 15:26:25    150s] (I)       Special settings for S8 v6                         : 0
[09/09 15:26:25    150s] (I)       Prefer layer length threshold                      : 8
[09/09 15:26:25    150s] (I)       Overflow penalty cost                              : 10
[09/09 15:26:25    150s] (I)       A-star cost                                        : 0.300000
[09/09 15:26:25    150s] (I)       Misalignment cost                                  : 10.000000
[09/09 15:26:25    150s] (I)       Threshold for short IRoute                         : 6
[09/09 15:26:25    150s] (I)       Via cost during post routing                       : 1.000000
[09/09 15:26:25    150s] (I)       Layer congestion ratios                            : { { 1.0 } }
[09/09 15:26:25    150s] (I)       Source-to-sink ratio                               : 0.300000
[09/09 15:26:25    150s] (I)       Scenic ratio bound                                 : 3.000000
[09/09 15:26:25    150s] (I)       Segment layer relax scenic ratio                   : 1.250000
[09/09 15:26:25    150s] (I)       Source-sink aware LA ratio                         : 0.500000
[09/09 15:26:25    150s] (I)       PG-aware similar topology routing                  : true
[09/09 15:26:25    150s] (I)       Maze routing via cost fix                          : true
[09/09 15:26:25    150s] (I)       Apply PRL on PG terms                              : true
[09/09 15:26:25    150s] (I)       Apply PRL on obs objects                           : true
[09/09 15:26:25    150s] (I)       Handle range-type spacing rules                    : true
[09/09 15:26:25    150s] (I)       PG gap threshold multiplier                        : 10.000000
[09/09 15:26:25    150s] (I)       Parallel spacing query fix                         : true
[09/09 15:26:25    150s] (I)       Force source to root IR                            : true
[09/09 15:26:25    150s] (I)       Layer Weights                                      : L2:4 L3:2.5
[09/09 15:26:25    150s] (I)       Do not relax to DPT layer                          : true
[09/09 15:26:25    150s] (I)       No DPT in post routing                             : true
[09/09 15:26:25    150s] (I)       Modeling PG via merging fix                        : true
[09/09 15:26:25    150s] (I)       Shield aware TA                                    : true
[09/09 15:26:25    150s] (I)       Strong shield aware TA                             : true
[09/09 15:26:25    150s] (I)       Overflow calculation fix in LA                     : true
[09/09 15:26:25    150s] (I)       Post routing fix                                   : true
[09/09 15:26:25    150s] (I)       Strong post routing                                : true
[09/09 15:26:25    150s] (I)       NDR via pillar fix                                 : true
[09/09 15:26:25    150s] (I)       Violation on path threshold                        : 1
[09/09 15:26:25    150s] (I)       Pass through capacity modeling                     : true
[09/09 15:26:25    150s] (I)       Select the non-relaxed segments in post routing stage : true
[09/09 15:26:25    150s] (I)       Select term pin box for io pin                     : true
[09/09 15:26:25    150s] (I)       Penalize NDR sharing                               : true
[09/09 15:26:25    150s] (I)       Keep fixed segments                                : true
[09/09 15:26:25    150s] (I)       Reorder net groups by key                          : true
[09/09 15:26:25    150s] (I)       Increase net scenic ratio                          : true
[09/09 15:26:25    150s] (I)       Method to set GCell size                           : row
[09/09 15:26:25    150s] (I)       Connect multiple ports and must join fix           : true
[09/09 15:26:25    150s] (I)       Avoid high resistance layers                       : true
[09/09 15:26:25    150s] (I)       Fix unreachable term connection                    : true
[09/09 15:26:25    150s] (I)       Model find APA for IO pin fix                      : true
[09/09 15:26:25    150s] (I)       Avoid connecting non-metal layers                  : true
[09/09 15:26:25    150s] (I)       Use track pitch for NDR                            : true
[09/09 15:26:25    150s] (I)       Top layer relaxation fix                           : true
[09/09 15:26:25    150s] (I)       Counted 611 PG shapes. We will not process PG shapes layer by layer.
[09/09 15:26:25    150s] (I)       Started Import route data (1T) ( Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Use row-based GCell size
[09/09 15:26:25    150s] (I)       Use row-based GCell align
[09/09 15:26:25    150s] (I)       GCell unit size   : 3420
[09/09 15:26:25    150s] (I)       GCell multiplier  : 1
[09/09 15:26:25    150s] (I)       GCell row height  : 3420
[09/09 15:26:25    150s] (I)       Actual row height : 3420
[09/09 15:26:25    150s] (I)       GCell align ref   : 10000 10260
[09/09 15:26:25    150s] [NR-eGR] Track table information for default rule: 
[09/09 15:26:25    150s] [NR-eGR] M1 has no routable track
[09/09 15:26:25    150s] [NR-eGR] M2 has single uniform track structure
[09/09 15:26:25    150s] [NR-eGR] M3 has single uniform track structure
[09/09 15:26:25    150s] [NR-eGR] M4 has single uniform track structure
[09/09 15:26:25    150s] [NR-eGR] M5 has single uniform track structure
[09/09 15:26:25    150s] [NR-eGR] M6 has single uniform track structure
[09/09 15:26:25    150s] [NR-eGR] M7 has single uniform track structure
[09/09 15:26:25    150s] [NR-eGR] M8 has single uniform track structure
[09/09 15:26:25    150s] [NR-eGR] M9 has single uniform track structure
[09/09 15:26:25    150s] [NR-eGR] M10 has single uniform track structure
[09/09 15:26:25    150s] [NR-eGR] M11 has single uniform track structure
[09/09 15:26:25    150s] (I)       ========================== Default via ===========================
[09/09 15:26:25    150s] (I)       +----+------------------+----------------------------------------+
[09/09 15:26:25    150s] (I)       |  Z | Code  Single-Cut | Code  Multi-Cut                        |
[09/09 15:26:25    150s] (I)       +----+------------------+----------------------------------------+
[09/09 15:26:25    150s] (I)       |  1 |    3  M2_M1_VH   |   16  M2_M1_1x2_VV_N                   |
[09/09 15:26:25    150s] (I)       |  2 |   23  M3_M2_HV   |   30  M3_M2_1x2_VH_S                   |
[09/09 15:26:25    150s] (I)       |  3 |   33  M4_M3_VH   |   37  M4_M3_2x1_HV_E                   |
[09/09 15:26:25    150s] (I)       |  4 |   43  M5_M4_HV   |   50  M5_M4_1x2_VH_S                   |
[09/09 15:26:25    150s] (I)       |  5 |   53  M6_M5_VH   |   60  M6_M5_1x2_HV_S                   |
[09/09 15:26:25    150s] (I)       |  6 |   63  M7_M6_HV   |   70  M7_M6_1x2_VH_S                   |
[09/09 15:26:25    150s] (I)       |  7 |   73  M8_M7_VH   |   80  M8_M7_1x2_HV_S                   |
[09/09 15:26:25    150s] (I)       |  8 |   83  M9_M8_HV   |   90  M9_M8_1x2_VH_S                   |
[09/09 15:26:25    150s] (I)       |  9 |   93  M10_M9_VH  |  112  VLMDefaultSetup_M10_M9_2x1_HV_W  |
[09/09 15:26:25    150s] (I)       | 10 |  101  M11_M10_HV |  116  VLMDefaultSetup_M11_M10_2x1_VH_W |
[09/09 15:26:25    150s] (I)       +----+------------------+----------------------------------------+
[09/09 15:26:25    150s] (I)       Started Read blockages ( Layer 2-11 ) ( Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Started Read routing blockages ( Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Started Read instance blockages ( Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Started Read PG blockages ( Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] [NR-eGR] Read 856 PG shapes
[09/09 15:26:25    150s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Started Read boundary cut boxes ( Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] [NR-eGR] #Routing Blockages  : 0
[09/09 15:26:25    150s] [NR-eGR] #Instance Blockages : 0
[09/09 15:26:25    150s] [NR-eGR] #PG Blockages       : 856
[09/09 15:26:25    150s] [NR-eGR] #Halo Blockages     : 0
[09/09 15:26:25    150s] [NR-eGR] #Boundary Blockages : 0
[09/09 15:26:25    150s] (I)       Finished Read blockages ( Layer 2-11 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Started Read blackboxes ( Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Design has 0 blackboxes considered as all layer blockages.
[09/09 15:26:25    150s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Started Read prerouted ( Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[09/09 15:26:25    150s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Started Read unlegalized nets ( Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Started Read nets ( Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] [NR-eGR] Read numTotalNets=8494  numIgnoredNets=8477
[09/09 15:26:25    150s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] [NR-eGR] Connected 0 must-join pins/ports
[09/09 15:26:25    150s] (I)       Started Set up via pillars ( Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       early_global_route_priority property id does not exist.
[09/09 15:26:25    150s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Finished Initialize 3D grid graph ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Model blockages into capacity
[09/09 15:26:25    150s] (I)       Read Num Blocks=1303  Num Prerouted Wires=0  Num CS=0
[09/09 15:26:25    150s] (I)       Started Initialize 3D capacity ( Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Layer 1 (V) : #blockages 68 : #preroutes 0
[09/09 15:26:25    150s] (I)       Layer 2 (H) : #blockages 286 : #preroutes 0
[09/09 15:26:25    150s] (I)       Layer 3 (V) : #blockages 53 : #preroutes 0
[09/09 15:26:25    150s] (I)       Layer 4 (H) : #blockages 280 : #preroutes 0
[09/09 15:26:25    150s] (I)       Layer 5 (V) : #blockages 53 : #preroutes 0
[09/09 15:26:25    150s] (I)       Layer 6 (H) : #blockages 394 : #preroutes 0
[09/09 15:26:25    150s] (I)       Layer 7 (V) : #blockages 169 : #preroutes 0
[09/09 15:26:25    150s] (I)       Layer 8 (H) : #blockages 0 : #preroutes 0
[09/09 15:26:25    150s] (I)       Layer 9 (V) : #blockages 0 : #preroutes 0
[09/09 15:26:25    150s] (I)       Layer 10 (H) : #blockages 0 : #preroutes 0
[09/09 15:26:25    150s] (I)       Finished Initialize 3D capacity ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       -- layer congestion ratio --
[09/09 15:26:25    150s] (I)       Layer 1 : 0.100000
[09/09 15:26:25    150s] (I)       Layer 2 : 0.700000
[09/09 15:26:25    150s] (I)       Layer 3 : 0.700000
[09/09 15:26:25    150s] (I)       Layer 4 : 1.000000
[09/09 15:26:25    150s] (I)       Layer 5 : 1.000000
[09/09 15:26:25    150s] (I)       Layer 6 : 1.000000
[09/09 15:26:25    150s] (I)       Layer 7 : 1.000000
[09/09 15:26:25    150s] (I)       Layer 8 : 1.000000
[09/09 15:26:25    150s] (I)       Layer 9 : 1.000000
[09/09 15:26:25    150s] (I)       Layer 10 : 1.000000
[09/09 15:26:25    150s] (I)       Layer 11 : 1.000000
[09/09 15:26:25    150s] (I)       ----------------------------
[09/09 15:26:25    150s] (I)       Started Move terms for access ( Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Moved 1 terms for better access 
[09/09 15:26:25    150s] (I)       Finished Move terms for access ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Number of ignored nets                =      0
[09/09 15:26:25    150s] (I)       Number of connected nets              =      0
[09/09 15:26:25    150s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[09/09 15:26:25    150s] (I)       Number of clock nets                  =     17.  Ignored: No
[09/09 15:26:25    150s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[09/09 15:26:25    150s] (I)       Number of special nets                =      0.  Ignored: Yes
[09/09 15:26:25    150s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[09/09 15:26:25    150s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[09/09 15:26:25    150s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[09/09 15:26:25    150s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[09/09 15:26:25    150s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[09/09 15:26:25    150s] (I)       Finished Import route data (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Finished Create route DB ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Started Read aux data ( Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Started Others data preparation ( Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] [NR-eGR] There are 17 clock nets ( 17 with NDR ).
[09/09 15:26:25    150s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Started Create route kernel ( Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Ndr track 0 does not exist
[09/09 15:26:25    150s] (I)       Ndr track 0 does not exist
[09/09 15:26:25    150s] (I)       ---------------------Grid Graph Info--------------------
[09/09 15:26:25    150s] (I)       Routing area        : (0, 0) - (417600, 406980)
[09/09 15:26:25    150s] (I)       Core area           : (10000, 10260) - (407600, 396720)
[09/09 15:26:25    150s] (I)       Site width          :   400  (dbu)
[09/09 15:26:25    150s] (I)       Row height          :  3420  (dbu)
[09/09 15:26:25    150s] (I)       GCell row height    :  3420  (dbu)
[09/09 15:26:25    150s] (I)       GCell width         :  3420  (dbu)
[09/09 15:26:25    150s] (I)       GCell height        :  3420  (dbu)
[09/09 15:26:25    150s] (I)       Grid                :   122   119    11
[09/09 15:26:25    150s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[09/09 15:26:25    150s] (I)       Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[09/09 15:26:25    150s] (I)       Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[09/09 15:26:25    150s] (I)       Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[09/09 15:26:25    150s] (I)       Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[09/09 15:26:25    150s] (I)       Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[09/09 15:26:25    150s] (I)       Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[09/09 15:26:25    150s] (I)       First track coord   :     0   200   190   200   190   200   190   200   190  1200  1140
[09/09 15:26:25    150s] (I)       Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[09/09 15:26:25    150s] (I)       Total num of tracks :     0  1044  1071  1044  1071  1044  1071  1044  1071   417   427
[09/09 15:26:25    150s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[09/09 15:26:25    150s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[09/09 15:26:25    150s] (I)       --------------------------------------------------------
[09/09 15:26:25    150s] 
[09/09 15:26:25    150s] [NR-eGR] ============ Routing rule table ============
[09/09 15:26:25    150s] [NR-eGR] Rule id: 0  Rule name: 2w2s  Nets: 17 
[09/09 15:26:25    150s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):3 Max Demand(V):3
[09/09 15:26:25    150s] (I)       Pitch:  L1=240  L2=400  L3=900  L4=1200  L5=900  L6=1200  L7=380  L8=400  L9=380  L10=1000  L11=950
[09/09 15:26:25    150s] (I)       NumUsedTracks:  L1=1  L2=1  L3=3  L4=3  L5=3  L6=3  L7=1  L8=1  L9=1  L10=1  L11=1
[09/09 15:26:25    150s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=3  L4=3  L5=3  L6=3  L7=1  L8=1  L9=1  L10=1  L11=1
[09/09 15:26:25    150s] [NR-eGR] Rule id: 1  Nets: 0 
[09/09 15:26:25    150s] (I)       ID:1  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[09/09 15:26:25    150s] (I)       Pitch:  L1=240  L2=400  L3=380  L4=400  L5=380  L6=400  L7=380  L8=400  L9=380  L10=1000  L11=950
[09/09 15:26:25    150s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[09/09 15:26:25    150s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[09/09 15:26:25    150s] [NR-eGR] ========================================
[09/09 15:26:25    150s] [NR-eGR] 
[09/09 15:26:25    150s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[09/09 15:26:25    150s] (I)       blocked tracks on layer2 : = 1168 / 124236 (0.94%)
[09/09 15:26:25    150s] (I)       blocked tracks on layer3 : = 232 / 130662 (0.18%)
[09/09 15:26:25    150s] (I)       blocked tracks on layer4 : = 1188 / 124236 (0.96%)
[09/09 15:26:25    150s] (I)       blocked tracks on layer5 : = 232 / 130662 (0.18%)
[09/09 15:26:25    150s] (I)       blocked tracks on layer6 : = 1188 / 124236 (0.96%)
[09/09 15:26:25    150s] (I)       blocked tracks on layer7 : = 12936 / 130662 (9.90%)
[09/09 15:26:25    150s] (I)       blocked tracks on layer8 : = 11464 / 124236 (9.23%)
[09/09 15:26:25    150s] (I)       blocked tracks on layer9 : = 0 / 130662 (0.00%)
[09/09 15:26:25    150s] (I)       blocked tracks on layer10 : = 0 / 49623 (0.00%)
[09/09 15:26:25    150s] (I)       blocked tracks on layer11 : = 0 / 52094 (0.00%)
[09/09 15:26:25    150s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Finished Import and model ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Reset routing kernel
[09/09 15:26:25    150s] (I)       Started Global Routing ( Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Started Initialization ( Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       totalPins=877  totalGlobalPin=876 (99.89%)
[09/09 15:26:25    150s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Started Net group 1 ( Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Started Generate topology ( Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Finished Generate topology ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       total 2D Cap : 384644 = (260870 H, 123774 V)
[09/09 15:26:25    150s] [NR-eGR] Layer group 1: route 17 net(s) in layer range [3, 5]
[09/09 15:26:25    150s] (I)       
[09/09 15:26:25    150s] (I)       ============  Phase 1a Route ============
[09/09 15:26:25    150s] (I)       Started Phase 1a ( Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Started Pattern routing (1T) ( Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[09/09 15:26:25    150s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Usage: 2474 = (1289 H, 1185 V) = (0.49% H, 0.96% V) = (2.204e+03um H, 2.026e+03um V)
[09/09 15:26:25    150s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       
[09/09 15:26:25    150s] (I)       ============  Phase 1b Route ============
[09/09 15:26:25    150s] (I)       Started Phase 1b ( Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Started Monotonic routing (1T) ( Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Finished Monotonic routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Usage: 2474 = (1289 H, 1185 V) = (0.49% H, 0.96% V) = (2.204e+03um H, 2.026e+03um V)
[09/09 15:26:25    150s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.230540e+03um
[09/09 15:26:25    150s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       
[09/09 15:26:25    150s] (I)       ============  Phase 1c Route ============
[09/09 15:26:25    150s] (I)       Started Phase 1c ( Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Started Two level routing ( Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Level2 Grid: 25 x 24
[09/09 15:26:25    150s] (I)       Started Two Level Routing ( Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Finished Two level routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Usage: 2474 = (1289 H, 1185 V) = (0.49% H, 0.96% V) = (2.204e+03um H, 2.026e+03um V)
[09/09 15:26:25    150s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       
[09/09 15:26:25    150s] (I)       ============  Phase 1d Route ============
[09/09 15:26:25    150s] (I)       Started Phase 1d ( Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Started Detoured routing ( Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Usage: 2477 = (1291 H, 1186 V) = (0.49% H, 0.96% V) = (2.208e+03um H, 2.028e+03um V)
[09/09 15:26:25    150s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       
[09/09 15:26:25    150s] (I)       ============  Phase 1e Route ============
[09/09 15:26:25    150s] (I)       Started Phase 1e ( Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Started Route legalization ( Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Usage: 2477 = (1291 H, 1186 V) = (0.49% H, 0.96% V) = (2.208e+03um H, 2.028e+03um V)
[09/09 15:26:25    150s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.235670e+03um
[09/09 15:26:25    150s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       
[09/09 15:26:25    150s] (I)       ============  Phase 1f Route ============
[09/09 15:26:25    150s] (I)       Started Phase 1f ( Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Usage: 2477 = (1291 H, 1186 V) = (0.49% H, 0.96% V) = (2.208e+03um H, 2.028e+03um V)
[09/09 15:26:25    150s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       
[09/09 15:26:25    150s] (I)       ============  Phase 1g Route ============
[09/09 15:26:25    150s] (I)       Started Phase 1g ( Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Started Post Routing ( Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Usage: 2454 = (1280 H, 1174 V) = (0.49% H, 0.95% V) = (2.189e+03um H, 2.008e+03um V)
[09/09 15:26:25    150s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       numNets=17  numFullyRipUpNets=5  numPartialRipUpNets=5 routedWL=1678
[09/09 15:26:25    150s] [NR-eGR] Create a new net group with 5 nets and layer range [3, 7]
[09/09 15:26:25    150s] (I)       
[09/09 15:26:25    150s] (I)       ============  Phase 1h Route ============
[09/09 15:26:25    150s] (I)       Started Phase 1h ( Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Started Post Routing ( Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Usage: 2451 = (1278 H, 1173 V) = (0.49% H, 0.95% V) = (2.185e+03um H, 2.006e+03um V)
[09/09 15:26:25    150s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Started Layer assignment (1T) ( Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Finished Layer assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Finished Net group 1 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Started Net group 2 ( Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Started Generate topology ( Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       total 2D Cap : 626348 = (378696 H, 247652 V)
[09/09 15:26:25    150s] [NR-eGR] Layer group 2: route 5 net(s) in layer range [3, 7]
[09/09 15:26:25    150s] (I)       
[09/09 15:26:25    150s] (I)       ============  Phase 1a Route ============
[09/09 15:26:25    150s] (I)       Started Phase 1a ( Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Started Pattern routing (1T) ( Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[09/09 15:26:25    150s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Usage: 3244 = (1708 H, 1536 V) = (0.45% H, 0.62% V) = (2.921e+03um H, 2.627e+03um V)
[09/09 15:26:25    150s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       
[09/09 15:26:25    150s] (I)       ============  Phase 1b Route ============
[09/09 15:26:25    150s] (I)       Started Phase 1b ( Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Started Monotonic routing (1T) ( Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Finished Monotonic routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Usage: 3244 = (1708 H, 1536 V) = (0.45% H, 0.62% V) = (2.921e+03um H, 2.627e+03um V)
[09/09 15:26:25    150s] (I)       Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 5.547240e+03um
[09/09 15:26:25    150s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       
[09/09 15:26:25    150s] (I)       ============  Phase 1c Route ============
[09/09 15:26:25    150s] (I)       Started Phase 1c ( Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Started Two level routing ( Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Level2 Grid: 25 x 24
[09/09 15:26:25    150s] (I)       Started Two Level Routing ( Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Finished Two level routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Usage: 3244 = (1708 H, 1536 V) = (0.45% H, 0.62% V) = (2.921e+03um H, 2.627e+03um V)
[09/09 15:26:25    150s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       
[09/09 15:26:25    150s] (I)       ============  Phase 1d Route ============
[09/09 15:26:25    150s] (I)       Started Phase 1d ( Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Started Detoured routing ( Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Usage: 3247 = (1710 H, 1537 V) = (0.45% H, 0.62% V) = (2.924e+03um H, 2.628e+03um V)
[09/09 15:26:25    150s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       
[09/09 15:26:25    150s] (I)       ============  Phase 1e Route ============
[09/09 15:26:25    150s] (I)       Started Phase 1e ( Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Started Route legalization ( Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Usage: 3247 = (1710 H, 1537 V) = (0.45% H, 0.62% V) = (2.924e+03um H, 2.628e+03um V)
[09/09 15:26:25    150s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 5.552370e+03um
[09/09 15:26:25    150s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       
[09/09 15:26:25    150s] (I)       ============  Phase 1f Route ============
[09/09 15:26:25    150s] (I)       Started Phase 1f ( Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Usage: 3247 = (1710 H, 1537 V) = (0.45% H, 0.62% V) = (2.924e+03um H, 2.628e+03um V)
[09/09 15:26:25    150s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       
[09/09 15:26:25    150s] (I)       ============  Phase 1g Route ============
[09/09 15:26:25    150s] (I)       Started Phase 1g ( Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Started Post Routing ( Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Usage: 3226 = (1699 H, 1527 V) = (0.45% H, 0.62% V) = (2.905e+03um H, 2.611e+03um V)
[09/09 15:26:25    150s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       numNets=5  numFullyRipUpNets=5  numPartialRipUpNets=5 routedWL=0
[09/09 15:26:25    150s] [NR-eGR] Create a new net group with 5 nets and layer range [3, 9]
[09/09 15:26:25    150s] (I)       
[09/09 15:26:25    150s] (I)       ============  Phase 1h Route ============
[09/09 15:26:25    150s] (I)       Started Phase 1h ( Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Started Post Routing ( Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Usage: 3226 = (1699 H, 1527 V) = (0.45% H, 0.62% V) = (2.905e+03um H, 2.611e+03um V)
[09/09 15:26:25    150s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Finished Net group 2 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Started Net group 3 ( Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Started Generate topology ( Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       total 2D Cap : 869882 = (509358 H, 360524 V)
[09/09 15:26:25    150s] [NR-eGR] Layer group 3: route 5 net(s) in layer range [3, 9]
[09/09 15:26:25    150s] (I)       
[09/09 15:26:25    150s] (I)       ============  Phase 1a Route ============
[09/09 15:26:25    150s] (I)       Started Phase 1a ( Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Started Pattern routing (1T) ( Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[09/09 15:26:25    150s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Usage: 4019 = (2129 H, 1890 V) = (0.42% H, 0.52% V) = (3.641e+03um H, 3.232e+03um V)
[09/09 15:26:25    150s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       
[09/09 15:26:25    150s] (I)       ============  Phase 1b Route ============
[09/09 15:26:25    150s] (I)       Started Phase 1b ( Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Started Monotonic routing (1T) ( Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Finished Monotonic routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Usage: 4019 = (2129 H, 1890 V) = (0.42% H, 0.52% V) = (3.641e+03um H, 3.232e+03um V)
[09/09 15:26:25    150s] (I)       Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 6.872490e+03um
[09/09 15:26:25    150s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       
[09/09 15:26:25    150s] (I)       ============  Phase 1c Route ============
[09/09 15:26:25    150s] (I)       Started Phase 1c ( Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Started Two level routing ( Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Level2 Grid: 25 x 24
[09/09 15:26:25    150s] (I)       Started Two Level Routing ( Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Finished Two level routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Usage: 4019 = (2129 H, 1890 V) = (0.42% H, 0.52% V) = (3.641e+03um H, 3.232e+03um V)
[09/09 15:26:25    150s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       
[09/09 15:26:25    150s] (I)       ============  Phase 1d Route ============
[09/09 15:26:25    150s] (I)       Started Phase 1d ( Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Started Detoured routing ( Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Usage: 4022 = (2131 H, 1891 V) = (0.42% H, 0.52% V) = (3.644e+03um H, 3.234e+03um V)
[09/09 15:26:25    150s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       
[09/09 15:26:25    150s] (I)       ============  Phase 1e Route ============
[09/09 15:26:25    150s] (I)       Started Phase 1e ( Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Started Route legalization ( Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Usage: 4022 = (2131 H, 1891 V) = (0.42% H, 0.52% V) = (3.644e+03um H, 3.234e+03um V)
[09/09 15:26:25    150s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 6.877620e+03um
[09/09 15:26:25    150s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       
[09/09 15:26:25    150s] (I)       ============  Phase 1f Route ============
[09/09 15:26:25    150s] (I)       Started Phase 1f ( Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Usage: 4022 = (2131 H, 1891 V) = (0.42% H, 0.52% V) = (3.644e+03um H, 3.234e+03um V)
[09/09 15:26:25    150s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       
[09/09 15:26:25    150s] (I)       ============  Phase 1g Route ============
[09/09 15:26:25    150s] (I)       Started Phase 1g ( Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Started Post Routing ( Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Usage: 4001 = (2120 H, 1881 V) = (0.42% H, 0.52% V) = (3.625e+03um H, 3.217e+03um V)
[09/09 15:26:25    150s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       numNets=5  numFullyRipUpNets=5  numPartialRipUpNets=5 routedWL=0
[09/09 15:26:25    150s] [NR-eGR] Create a new net group with 5 nets and layer range [3, 11]
[09/09 15:26:25    150s] (I)       
[09/09 15:26:25    150s] (I)       ============  Phase 1h Route ============
[09/09 15:26:25    150s] (I)       Started Phase 1h ( Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Started Post Routing ( Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Usage: 4001 = (2120 H, 1881 V) = (0.42% H, 0.52% V) = (3.625e+03um H, 3.217e+03um V)
[09/09 15:26:25    150s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Finished Net group 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Started Net group 4 ( Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Started Generate topology ( Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       total 2D Cap : 971599 = (561452 H, 410147 V)
[09/09 15:26:25    150s] [NR-eGR] Layer group 4: route 5 net(s) in layer range [3, 11]
[09/09 15:26:25    150s] (I)       
[09/09 15:26:25    150s] (I)       ============  Phase 1a Route ============
[09/09 15:26:25    150s] (I)       Started Phase 1a ( Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Started Pattern routing (1T) ( Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Usage: 4794 = (2550 H, 2244 V) = (0.45% H, 0.55% V) = (4.360e+03um H, 3.837e+03um V)
[09/09 15:26:25    150s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       
[09/09 15:26:25    150s] (I)       ============  Phase 1b Route ============
[09/09 15:26:25    150s] (I)       Started Phase 1b ( Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Usage: 4794 = (2550 H, 2244 V) = (0.45% H, 0.55% V) = (4.360e+03um H, 3.837e+03um V)
[09/09 15:26:25    150s] (I)       Overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 8.197740e+03um
[09/09 15:26:25    150s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       
[09/09 15:26:25    150s] (I)       ============  Phase 1c Route ============
[09/09 15:26:25    150s] (I)       Started Phase 1c ( Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Usage: 4794 = (2550 H, 2244 V) = (0.45% H, 0.55% V) = (4.360e+03um H, 3.837e+03um V)
[09/09 15:26:25    150s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       
[09/09 15:26:25    150s] (I)       ============  Phase 1d Route ============
[09/09 15:26:25    150s] (I)       Started Phase 1d ( Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Usage: 4794 = (2550 H, 2244 V) = (0.45% H, 0.55% V) = (4.360e+03um H, 3.837e+03um V)
[09/09 15:26:25    150s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       
[09/09 15:26:25    150s] (I)       ============  Phase 1e Route ============
[09/09 15:26:25    150s] (I)       Started Phase 1e ( Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Started Route legalization ( Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Usage: 4794 = (2550 H, 2244 V) = (0.45% H, 0.55% V) = (4.360e+03um H, 3.837e+03um V)
[09/09 15:26:25    150s] [NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 8.197740e+03um
[09/09 15:26:25    150s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       
[09/09 15:26:25    150s] (I)       ============  Phase 1f Route ============
[09/09 15:26:25    150s] (I)       Started Phase 1f ( Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Usage: 4794 = (2550 H, 2244 V) = (0.45% H, 0.55% V) = (4.360e+03um H, 3.837e+03um V)
[09/09 15:26:25    150s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       
[09/09 15:26:25    150s] (I)       ============  Phase 1g Route ============
[09/09 15:26:25    150s] (I)       Started Phase 1g ( Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Started Post Routing ( Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Usage: 4769 = (2541 H, 2228 V) = (0.45% H, 0.54% V) = (4.345e+03um H, 3.810e+03um V)
[09/09 15:26:25    150s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       numNets=5  numFullyRipUpNets=0  numPartialRipUpNets=3 routedWL=345
[09/09 15:26:25    150s] [NR-eGR] Create a new net group with 3 nets and layer range [2, 11]
[09/09 15:26:25    150s] (I)       
[09/09 15:26:25    150s] (I)       ============  Phase 1h Route ============
[09/09 15:26:25    150s] (I)       Started Phase 1h ( Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Started Post Routing ( Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Usage: 4768 = (2541 H, 2227 V) = (0.45% H, 0.54% V) = (4.345e+03um H, 3.808e+03um V)
[09/09 15:26:25    150s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Started Layer assignment (1T) ( Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Finished Layer assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Finished Net group 4 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Started Net group 5 ( Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Started Generate topology ( Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       total 2D Cap : 1095508 = (561452 H, 534056 V)
[09/09 15:26:25    150s] [NR-eGR] Layer group 5: route 3 net(s) in layer range [2, 11]
[09/09 15:26:25    150s] (I)       
[09/09 15:26:25    150s] (I)       ============  Phase 1a Route ============
[09/09 15:26:25    150s] (I)       Started Phase 1a ( Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Started Pattern routing (1T) ( Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Usage: 5643 = (3016 H, 2627 V) = (0.54% H, 0.49% V) = (5.157e+03um H, 4.492e+03um V)
[09/09 15:26:25    150s] (I)       Started Add via demand to 2D ( Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       
[09/09 15:26:25    150s] (I)       ============  Phase 1b Route ============
[09/09 15:26:25    150s] (I)       Started Phase 1b ( Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Usage: 5643 = (3016 H, 2627 V) = (0.54% H, 0.49% V) = (5.157e+03um H, 4.492e+03um V)
[09/09 15:26:25    150s] (I)       Overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 9.649530e+03um
[09/09 15:26:25    150s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[09/09 15:26:25    150s] (I)       Congestion threshold : each 60.00, sum 90.00
[09/09 15:26:25    150s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       
[09/09 15:26:25    150s] (I)       ============  Phase 1c Route ============
[09/09 15:26:25    150s] (I)       Started Phase 1c ( Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Usage: 5643 = (3016 H, 2627 V) = (0.54% H, 0.49% V) = (5.157e+03um H, 4.492e+03um V)
[09/09 15:26:25    150s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       
[09/09 15:26:25    150s] (I)       ============  Phase 1d Route ============
[09/09 15:26:25    150s] (I)       Started Phase 1d ( Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Usage: 5643 = (3016 H, 2627 V) = (0.54% H, 0.49% V) = (5.157e+03um H, 4.492e+03um V)
[09/09 15:26:25    150s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       
[09/09 15:26:25    150s] (I)       ============  Phase 1e Route ============
[09/09 15:26:25    150s] (I)       Started Phase 1e ( Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Started Route legalization ( Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Usage: 5643 = (3016 H, 2627 V) = (0.54% H, 0.49% V) = (5.157e+03um H, 4.492e+03um V)
[09/09 15:26:25    150s] [NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 9.649530e+03um
[09/09 15:26:25    150s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       
[09/09 15:26:25    150s] (I)       ============  Phase 1f Route ============
[09/09 15:26:25    150s] (I)       Started Phase 1f ( Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Usage: 5643 = (3016 H, 2627 V) = (0.54% H, 0.49% V) = (5.157e+03um H, 4.492e+03um V)
[09/09 15:26:25    150s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       
[09/09 15:26:25    150s] (I)       ============  Phase 1g Route ============
[09/09 15:26:25    150s] (I)       Started Phase 1g ( Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Started Post Routing ( Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Usage: 5642 = (3012 H, 2630 V) = (0.54% H, 0.49% V) = (5.151e+03um H, 4.497e+03um V)
[09/09 15:26:25    150s] (I)       Finished Phase 1g ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       
[09/09 15:26:25    150s] (I)       ============  Phase 1h Route ============
[09/09 15:26:25    150s] (I)       Started Phase 1h ( Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Started Post Routing ( Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Usage: 5642 = (3012 H, 2630 V) = (0.54% H, 0.49% V) = (5.151e+03um H, 4.497e+03um V)
[09/09 15:26:25    150s] (I)       Finished Phase 1h ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Started Layer assignment (1T) ( Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Finished Layer assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Finished Net group 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       
[09/09 15:26:25    150s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[09/09 15:26:25    150s] [NR-eGR]                        OverCon            
[09/09 15:26:25    150s] [NR-eGR]                         #Gcell     %Gcell
[09/09 15:26:25    150s] [NR-eGR]       Layer                (0)    OverCon 
[09/09 15:26:25    150s] [NR-eGR] ----------------------------------------------
[09/09 15:26:25    150s] [NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[09/09 15:26:25    150s] [NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[09/09 15:26:25    150s] [NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[09/09 15:26:25    150s] [NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[09/09 15:26:25    150s] [NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[09/09 15:26:25    150s] [NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[09/09 15:26:25    150s] [NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[09/09 15:26:25    150s] [NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[09/09 15:26:25    150s] [NR-eGR]      M9  (9)         0( 0.00%)   ( 0.00%) 
[09/09 15:26:25    150s] [NR-eGR]     M10 (10)         0( 0.00%)   ( 0.00%) 
[09/09 15:26:25    150s] [NR-eGR]     M11 (11)         0( 0.00%)   ( 0.00%) 
[09/09 15:26:25    150s] [NR-eGR] ----------------------------------------------
[09/09 15:26:25    150s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[09/09 15:26:25    150s] [NR-eGR] 
[09/09 15:26:25    150s] (I)       Finished Global Routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Started Export 3D cong map ( Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       total 2D Cap : 1095861 = (561573 H, 534288 V)
[09/09 15:26:25    150s] (I)       Started Export 2D cong map ( Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[09/09 15:26:25    150s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[09/09 15:26:25    150s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Finished Export 3D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Started Free existing wires ( Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Finished Free existing wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       ============= Track Assignment ============
[09/09 15:26:25    150s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Finished Extract Global 3D Wires ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Started Track Assignment (1T) ( Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Initialize Track Assignment ( max pin layer : 12 )
[09/09 15:26:25    150s] (I)       Current Track Assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Run Multi-thread track assignment
[09/09 15:26:25    150s] (I)       Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Started Export ( Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] [NR-eGR] Started Export DB wires ( Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] [NR-eGR] Started Export all nets ( Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] [NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] [NR-eGR] Started Set wire vias ( Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] [NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] [NR-eGR] --------------------------------------------------------------------------
[09/09 15:26:25    150s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 29282
[09/09 15:26:25    150s] [NR-eGR]     M2  (2V) length: 5.178729e+04um, number of vias: 43837
[09/09 15:26:25    150s] [NR-eGR]     M3  (3H) length: 4.894642e+04um, number of vias: 1542
[09/09 15:26:25    150s] [NR-eGR]     M4  (4V) length: 6.171745e+03um, number of vias: 198
[09/09 15:26:25    150s] [NR-eGR]     M5  (5H) length: 1.703680e+03um, number of vias: 0
[09/09 15:26:25    150s] [NR-eGR]     M6  (6V) length: 0.000000e+00um, number of vias: 0
[09/09 15:26:25    150s] [NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[09/09 15:26:25    150s] [NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[09/09 15:26:25    150s] [NR-eGR]     M9  (9H) length: 0.000000e+00um, number of vias: 0
[09/09 15:26:25    150s] [NR-eGR]    M10 (10V) length: 0.000000e+00um, number of vias: 0
[09/09 15:26:25    150s] [NR-eGR]    M11 (11H) length: 0.000000e+00um, number of vias: 0
[09/09 15:26:25    150s] [NR-eGR] Total length: 1.086091e+05um, number of vias: 74859
[09/09 15:26:25    150s] [NR-eGR] --------------------------------------------------------------------------
[09/09 15:26:25    150s] [NR-eGR] Total eGR-routed clock nets wire length: 4.360805e+03um 
[09/09 15:26:25    150s] [NR-eGR] --------------------------------------------------------------------------
[09/09 15:26:25    150s] [NR-eGR] Report for selected net(s) only.
[09/09 15:26:25    150s] [NR-eGR]     M1  (1H) length: 0.000000e+00um, number of vias: 876
[09/09 15:26:25    150s] [NR-eGR]     M2  (2V) length: 8.665550e+02um, number of vias: 1018
[09/09 15:26:25    150s] [NR-eGR]     M3  (3H) length: 2.049200e+03um, number of vias: 454
[09/09 15:26:25    150s] [NR-eGR]     M4  (4V) length: 1.235850e+03um, number of vias: 19
[09/09 15:26:25    150s] [NR-eGR]     M5  (5H) length: 2.092000e+02um, number of vias: 0
[09/09 15:26:25    150s] [NR-eGR]     M6  (6V) length: 0.000000e+00um, number of vias: 0
[09/09 15:26:25    150s] [NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[09/09 15:26:25    150s] [NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[09/09 15:26:25    150s] [NR-eGR]     M9  (9H) length: 0.000000e+00um, number of vias: 0
[09/09 15:26:25    150s] [NR-eGR]    M10 (10V) length: 0.000000e+00um, number of vias: 0
[09/09 15:26:25    150s] [NR-eGR]    M11 (11H) length: 0.000000e+00um, number of vias: 0
[09/09 15:26:25    150s] [NR-eGR] Total length: 4.360805e+03um, number of vias: 2367
[09/09 15:26:25    150s] [NR-eGR] --------------------------------------------------------------------------
[09/09 15:26:25    150s] [NR-eGR] Total routed clock nets wire length: 4.360805e+03um, number of vias: 2367
[09/09 15:26:25    150s] [NR-eGR] --------------------------------------------------------------------------
[09/09 15:26:25    150s] (I)       Started Update net boxes ( Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Finished Update net boxes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Started Update timing ( Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Finished Export ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Started Postprocess design ( Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] (I)       Finished Postprocess design ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 1677.43 MB )
[09/09 15:26:25    150s]       Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:00.1 real=0:00:00.1)
[09/09 15:26:25    150s]     Routing using eGR in eGR->NR Step done.
[09/09 15:26:25    150s]     Routing using NR in eGR->NR Step...
[09/09 15:26:25    150s] 
[09/09 15:26:25    150s] CCOPT: Preparing to route 17 clock nets with NanoRoute.
[09/09 15:26:25    150s]   0 nets are default rule and 17 are 2w2s.
[09/09 15:26:25    150s]   Preferred NanoRoute mode settings: Current
[09/09 15:26:25    150s] -droutePostRouteSpreadWire auto
[09/09 15:26:25    150s] -droutePostRouteWidenWireRule ""
[09/09 15:26:25    150s] **WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[09/09 15:26:25    150s] #WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
[09/09 15:26:25    150s] #WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
[09/09 15:26:25    150s]       Clock detailed routing...
[09/09 15:26:25    150s]         NanoRoute...
[09/09 15:26:25    150s] % Begin globalDetailRoute (date=09/09 15:26:25, mem=1258.3M)
[09/09 15:26:25    150s] 
[09/09 15:26:25    150s] globalDetailRoute
[09/09 15:26:25    150s] 
[09/09 15:26:25    150s] ### Time Record (globalDetailRoute) is installed.
[09/09 15:26:25    150s] #Start globalDetailRoute on Sat Sep  9 15:26:25 2023
[09/09 15:26:25    150s] #
[09/09 15:26:25    150s] ### Time Record (Pre Callback) is installed.
[09/09 15:26:25    150s] ### Time Record (Pre Callback) is uninstalled.
[09/09 15:26:25    150s] ### Time Record (DB Import) is installed.
[09/09 15:26:25    150s] ### Time Record (Timing Data Generation) is installed.
[09/09 15:26:25    150s] ### Time Record (Timing Data Generation) is uninstalled.
[09/09 15:26:25    150s] ### info: trigger incremental rule import ( 1 new NDR ).
[09/09 15:26:25    150s] ### info: trigger incremental via import ( 53 new vias ).
[09/09 15:26:25    150s] ### info: trigger incremental reloading library data ( #rule = 1 #via = 53 ).
[09/09 15:26:25    150s] #WARNING (NRDB-166) Boundary for CELL_VIEW Cordic,init is not properly defined. Correct the SIZE of the corresponding MACRO in the library.
[09/09 15:26:25    150s] ### Net info: total nets: 8584
[09/09 15:26:25    150s] ### Net info: dirty nets: 0
[09/09 15:26:25    150s] ### Net info: marked as disconnected nets: 0
[09/09 15:26:25    150s] #num needed restored net=0
[09/09 15:26:25    150s] #need_extraction net=0 (total=8584)
[09/09 15:26:25    150s] ### Net info: fully routed nets: 17
[09/09 15:26:25    150s] ### Net info: trivial (< 2 pins) nets: 90
[09/09 15:26:25    150s] ### Net info: unrouted nets: 8477
[09/09 15:26:25    150s] ### Net info: re-extraction nets: 0
[09/09 15:26:25    150s] ### Net info: selected nets: 17
[09/09 15:26:25    150s] ### Net info: ignored nets: 0
[09/09 15:26:25    150s] ### Net info: skip routing nets: 0
[09/09 15:26:25    150s] #WARNING (NRDB-976) The TRACK STEP 0.1900 for preferred direction tracks is smaller than the PITCH 0.2000 for LAYER M3. This will cause routability problems for NanoRoute.
[09/09 15:26:25    150s] #WARNING (NRDB-976) The TRACK STEP 0.1900 for preferred direction tracks is smaller than the PITCH 0.2000 for LAYER M5. This will cause routability problems for NanoRoute.
[09/09 15:26:25    150s] #WARNING (NRDB-976) The TRACK STEP 0.1900 for preferred direction tracks is smaller than the PITCH 0.2000 for LAYER M7. This will cause routability problems for NanoRoute.
[09/09 15:26:25    150s] #WARNING (NRDB-976) The TRACK STEP 0.1900 for preferred direction tracks is smaller than the PITCH 0.3300 for LAYER M9. This will cause routability problems for NanoRoute.
[09/09 15:26:25    150s] #WARNING (NRDB-976) The TRACK STEP 0.4750 for preferred direction tracks is smaller than the PITCH 0.4800 for LAYER M11. This will cause routability problems for NanoRoute.
[09/09 15:26:25    150s] ### import design signature (5): route=667318828 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1998201431 dirty_area=781342191 del_dirty_area=0 cell=1621119143 placement=548232407 pin_access=1 inst_pattern=1 halo=0
[09/09 15:26:25    150s] ### Time Record (DB Import) is uninstalled.
[09/09 15:26:25    150s] #NanoRoute Version 20.14-s095_1 NR210411-1939/20_14-UB
[09/09 15:26:25    150s] #Wire/Via statistics before line assignment ...
[09/09 15:26:25    150s] #Total number of nets with non-default rule or having extra spacing = 17
[09/09 15:26:25    150s] #Total wire length = 4361 um.
[09/09 15:26:25    150s] #Total half perimeter of net bounding box = 1906 um.
[09/09 15:26:25    150s] #Total wire length on LAYER M1 = 0 um.
[09/09 15:26:25    150s] #Total wire length on LAYER M2 = 867 um.
[09/09 15:26:25    150s] #Total wire length on LAYER M3 = 2049 um.
[09/09 15:26:25    150s] #Total wire length on LAYER M4 = 1236 um.
[09/09 15:26:25    150s] #Total wire length on LAYER M5 = 209 um.
[09/09 15:26:25    150s] #Total wire length on LAYER M6 = 0 um.
[09/09 15:26:25    150s] #Total wire length on LAYER M7 = 0 um.
[09/09 15:26:25    150s] #Total wire length on LAYER M8 = 0 um.
[09/09 15:26:25    150s] #Total wire length on LAYER M9 = 0 um.
[09/09 15:26:25    150s] #Total wire length on LAYER M10 = 0 um.
[09/09 15:26:25    150s] #Total wire length on LAYER M11 = 0 um.
[09/09 15:26:25    150s] #Total number of vias = 2367
[09/09 15:26:25    150s] #Up-Via Summary (total 2367):
[09/09 15:26:25    150s] #           
[09/09 15:26:25    150s] #-----------------------
[09/09 15:26:25    150s] # M1                876
[09/09 15:26:25    150s] # M2               1018
[09/09 15:26:25    150s] # M3                454
[09/09 15:26:25    150s] # M4                 19
[09/09 15:26:25    150s] #-----------------------
[09/09 15:26:25    150s] #                  2367 
[09/09 15:26:25    150s] #
[09/09 15:26:25    150s] ### Time Record (Data Preparation) is installed.
[09/09 15:26:25    150s] #Start routing data preparation on Sat Sep  9 15:26:25 2023
[09/09 15:26:25    150s] #
[09/09 15:26:25    150s] #Minimum voltage of a net in the design = 0.000.
[09/09 15:26:25    150s] #Maximum voltage of a net in the design = 1.320.
[09/09 15:26:25    150s] #Voltage range [0.000 - 1.320] has 8582 nets.
[09/09 15:26:25    150s] #Voltage range [1.080 - 1.320] has 1 net.
[09/09 15:26:25    150s] #Voltage range [0.000 - 0.000] has 1 net.
[09/09 15:26:25    150s] ### Time Record (Cell Pin Access) is installed.
[09/09 15:26:25    150s] #Rebuild pin access data for design.
[09/09 15:26:25    150s] #Initial pin access analysis.
[09/09 15:26:32    157s] #Detail pin access analysis.
[09/09 15:26:33    157s] ### Time Record (Cell Pin Access) is uninstalled.
[09/09 15:26:33    158s] # M1           H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[09/09 15:26:33    158s] # M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[09/09 15:26:33    158s] # M3           H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[09/09 15:26:33    158s] # M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[09/09 15:26:33    158s] # M5           H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[09/09 15:26:33    158s] # M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[09/09 15:26:33    158s] # M7           H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[09/09 15:26:33    158s] # M8           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[09/09 15:26:33    158s] # M9           H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[09/09 15:26:33    158s] # M10          V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[09/09 15:26:33    158s] # M11          H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
[09/09 15:26:33    158s] #Monitoring time of adding inner blkg by smac
[09/09 15:26:33    158s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1283.85 (MB), peak = 1317.00 (MB)
[09/09 15:26:33    158s] #Regenerating Ggrids automatically.
[09/09 15:26:33    158s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.19000.
[09/09 15:26:33    158s] #Using automatically generated G-grids.
[09/09 15:26:33    158s] #Done routing data preparation.
[09/09 15:26:33    158s] #cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1303.27 (MB), peak = 1317.00 (MB)
[09/09 15:26:33    158s] ### Time Record (Data Preparation) is uninstalled.
[09/09 15:26:33    158s] #Data initialization: cpu:00:00:08, real:00:00:08, mem:1.3 GB, peak:1.3 GB
[09/09 15:26:33    158s] LayerId::1 widthSet size::4
[09/09 15:26:33    158s] LayerId::2 widthSet size::4
[09/09 15:26:33    158s] LayerId::3 widthSet size::5
[09/09 15:26:33    158s] LayerId::4 widthSet size::5
[09/09 15:26:33    158s] LayerId::5 widthSet size::5
[09/09 15:26:33    158s] LayerId::6 widthSet size::5
[09/09 15:26:33    158s] LayerId::7 widthSet size::5
[09/09 15:26:33    158s] LayerId::8 widthSet size::5
[09/09 15:26:33    158s] LayerId::9 widthSet size::5
[09/09 15:26:33    158s] LayerId::10 widthSet size::4
[09/09 15:26:33    158s] LayerId::11 widthSet size::3
[09/09 15:26:33    158s] Updating RC grid for preRoute extraction ...
[09/09 15:26:33    158s] eee: pegSigSF::1.070000
[09/09 15:26:33    158s] Initializing multi-corner capacitance tables ... 
[09/09 15:26:33    158s] Initializing multi-corner resistance tables ...
[09/09 15:26:33    158s] Creating RPSQ from WeeR and WRes ...
[09/09 15:26:33    158s] Creating RPSQ from WeeR and WRes ...
[09/09 15:26:33    158s] eee: l::1 avDens::0.112792 usedTrk::1461.781021 availTrk::12960.000000 sigTrk::1461.781021
[09/09 15:26:33    158s] eee: l::2 avDens::0.000543 usedTrk::0.185789 availTrk::342.000000 sigTrk::0.185789
[09/09 15:26:33    158s] eee: l::3 avDens::0.001139 usedTrk::0.409912 availTrk::360.000000 sigTrk::0.409912
[09/09 15:26:33    158s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/09 15:26:33    158s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/09 15:26:33    158s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/09 15:26:33    158s] eee: l::7 avDens::0.019826 usedTrk::107.057837 availTrk::5400.000000 sigTrk::107.057837
[09/09 15:26:33    158s] eee: l::8 avDens::0.017700 usedTrk::90.800000 availTrk::5130.000000 sigTrk::90.800000
[09/09 15:26:33    158s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/09 15:26:33    158s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/09 15:26:33    158s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/09 15:26:33    158s] **Info: Trial Route has Max Route Layer 15/11.
[09/09 15:26:33    158s] {RT WORST 0 11 11 {7 0} {10 0} 2}
[09/09 15:26:33    158s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.806300 ; wcR: 0.772700 ; newSi: 0.083500 ; pMod: 83 ; 
[09/09 15:26:33    158s] #Successfully loaded pre-route RC model
[09/09 15:26:33    158s] #Enabled timing driven Line Assignment.
[09/09 15:26:33    158s] ### Time Record (Line Assignment) is installed.
[09/09 15:26:33    158s] #
[09/09 15:26:33    158s] #Begin Line Assignment ...
[09/09 15:26:33    158s] #
[09/09 15:26:33    158s] #Begin build data ...
[09/09 15:26:33    158s] #
[09/09 15:26:33    158s] #Distribution of nets:
[09/09 15:26:33    158s] #       62 ( 0         pin),     28 ( 1         pin),   4401 ( 2         pin),
[09/09 15:26:33    158s] #     1990 ( 3         pin),   1214 ( 4         pin),    346 ( 5         pin),
[09/09 15:26:33    158s] #      167 ( 6         pin),    123 ( 7         pin),     65 ( 8         pin),
[09/09 15:26:33    158s] #       43 ( 9         pin),     74 (10-19      pin),     10 (20-29      pin),
[09/09 15:26:33    158s] #       15 (30-39      pin),     10 (40-49      pin),     13 (50-59      pin),
[09/09 15:26:33    158s] #       12 (60-69      pin),      4 (70-79      pin),      4 (80-89      pin),
[09/09 15:26:33    158s] #        1 (90-99      pin),      1 (100-199    pin),      1 (800-899    pin),
[09/09 15:26:33    158s] #        0 (>=2000     pin).
[09/09 15:26:33    158s] #Total: 8584 nets, 17 fully global routed, 17 clocks,
[09/09 15:26:33    158s] #       17 nets have nondefault rule, 17 nets have layer range,
[09/09 15:26:33    158s] #       17 nets have weight, 17 nets have avoid detour, 17 nets have priority.
[09/09 15:26:33    158s] #
[09/09 15:26:33    158s] #  Rule           #net     #shield    Pref.Layer
[09/09 15:26:33    158s] #-----------------------------------------------
[09/09 15:26:33    158s] #  2w2s             17           0      [ 3,  5]
[09/09 15:26:33    158s] #
[09/09 15:26:33    158s] #Nets in 1 layer range:
[09/09 15:26:33    158s] #   (M3, M5) :       17 ( 0.2%)
[09/09 15:26:33    158s] #
[09/09 15:26:33    158s] #Nets in 1 priority group:
[09/09 15:26:33    158s] #  clock:       17 ( 0.2%)
[09/09 15:26:33    158s] #
[09/09 15:26:33    158s] #17 nets selected.
[09/09 15:26:33    158s] #
[09/09 15:26:33    158s] #End build data: cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.3 GB
[09/09 15:26:33    158s] #
[09/09 15:26:33    158s] #Net length summary:
[09/09 15:26:33    158s] #Layer   H-Len   V-Len         Total       #Up-Via
[09/09 15:26:33    158s] #-------------------------------------------------
[09/09 15:26:33    158s] #  M1        0       0       0(  0%)     876( 25%)
[09/09 15:26:33    158s] #  M2        0     829     829( 19%)    2137( 61%)
[09/09 15:26:33    158s] #  M3     2086       0    2086( 48%)     454( 13%)
[09/09 15:26:33    158s] #  M4        0    1235    1235( 28%)      19(  1%)
[09/09 15:26:33    158s] #  M5      209       0     209(  5%)       0(  0%)
[09/09 15:26:33    158s] #  M6        0       0       0(  0%)       0(  0%)
[09/09 15:26:33    158s] #  M7        0       0       0(  0%)       0(  0%)
[09/09 15:26:33    158s] #  M8        0       0       0(  0%)       0(  0%)
[09/09 15:26:33    158s] #  M9        0       0       0(  0%)       0(  0%)
[09/09 15:26:33    158s] #  M10       0       0       0(  0%)       0(  0%)
[09/09 15:26:33    158s] #  M11       0       0       0(  0%)       0(  0%)
[09/09 15:26:33    158s] #-------------------------------------------------
[09/09 15:26:33    158s] #         2295    2065    4360          3486      
[09/09 15:26:33    158s] #
[09/09 15:26:33    158s] #Net length and overlap summary:
[09/09 15:26:33    158s] #Layer   H-Len   V-Len         Total       #Up-Via      #Overlap    Overlap-Len       Trim-Len
[09/09 15:26:33    158s] #---------------------------------------------------------------------------------------------
[09/09 15:26:33    158s] #  M1        1       0       1(  0%)     876( 37%)       0(  0%)      0(  0.0%)      0(  0.0%)
[09/09 15:26:33    158s] #  M2        0     893     893( 21%)    1097( 47%)       0(  0%)      0(  0.0%)      0(  0.0%)
[09/09 15:26:33    158s] #  M3     2047       0    2047( 47%)     360( 15%)       0(  0%)      0(  0.0%)      0(  0.0%)
[09/09 15:26:33    158s] #  M4        0    1205    1205( 28%)      17(  1%)       0(  0%)      0(  0.0%)      0(  0.0%)
[09/09 15:26:33    158s] #  M5      204       0     204(  5%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
[09/09 15:26:33    158s] #  M6        0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
[09/09 15:26:33    158s] #  M7        0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
[09/09 15:26:33    158s] #  M8        0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
[09/09 15:26:33    158s] #  M9        0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
[09/09 15:26:33    158s] #  M10       0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
[09/09 15:26:33    158s] #  M11       0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
[09/09 15:26:33    158s] #---------------------------------------------------------------------------------------------
[09/09 15:26:33    158s] #         2253    2098    4351          2350             0            0              0        
[09/09 15:26:33    158s] #
[09/09 15:26:33    158s] #Line Assignment statistics:
[09/09 15:26:33    158s] #Cpu time = 00:00:00
[09/09 15:26:33    158s] #Elapsed time = 00:00:00
[09/09 15:26:33    158s] #Increased memory = 1.52 (MB)
[09/09 15:26:33    158s] #Total memory = 1322.06 (MB)
[09/09 15:26:33    158s] #Peak memory = 1322.07 (MB)
[09/09 15:26:33    158s] #End Line Assignment: cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.3 GB
[09/09 15:26:33    158s] #
[09/09 15:26:33    158s] #Begin assignment summary ...
[09/09 15:26:33    158s] #
[09/09 15:26:33    158s] #  Total number of segments             = 585
[09/09 15:26:33    158s] #  Total number of overlap segments     =   0 (  0.0%)
[09/09 15:26:33    158s] #  Total number of assigned segments    = 585 (100.0%)
[09/09 15:26:33    158s] #  Total number of shifted segments     =  17 (  2.9%)
[09/09 15:26:33    158s] #  Average movement of shifted segments =   5.88 tracks
[09/09 15:26:33    158s] #
[09/09 15:26:33    158s] #  Total number of overlaps             =   0
[09/09 15:26:33    158s] #  Total length of overlaps             =   0 um
[09/09 15:26:33    158s] #
[09/09 15:26:33    158s] #End assignment summary.
[09/09 15:26:33    158s] ### Time Record (Line Assignment) is uninstalled.
[09/09 15:26:33    158s] #Wire/Via statistics after line assignment ...
[09/09 15:26:33    158s] #Total number of nets with non-default rule or having extra spacing = 17
[09/09 15:26:33    158s] #Total wire length = 4352 um.
[09/09 15:26:33    158s] #Total half perimeter of net bounding box = 1906 um.
[09/09 15:26:33    158s] #Total wire length on LAYER M1 = 1 um.
[09/09 15:26:33    158s] #Total wire length on LAYER M2 = 893 um.
[09/09 15:26:33    158s] #Total wire length on LAYER M3 = 2047 um.
[09/09 15:26:33    158s] #Total wire length on LAYER M4 = 1206 um.
[09/09 15:26:33    158s] #Total wire length on LAYER M5 = 205 um.
[09/09 15:26:33    158s] #Total wire length on LAYER M6 = 0 um.
[09/09 15:26:33    158s] #Total wire length on LAYER M7 = 0 um.
[09/09 15:26:33    158s] #Total wire length on LAYER M8 = 0 um.
[09/09 15:26:33    158s] #Total wire length on LAYER M9 = 0 um.
[09/09 15:26:33    158s] #Total wire length on LAYER M10 = 0 um.
[09/09 15:26:33    158s] #Total wire length on LAYER M11 = 0 um.
[09/09 15:26:33    158s] #Total number of vias = 2350
[09/09 15:26:33    158s] #Up-Via Summary (total 2350):
[09/09 15:26:33    158s] #           
[09/09 15:26:33    158s] #-----------------------
[09/09 15:26:33    158s] # M1                876
[09/09 15:26:33    158s] # M2               1097
[09/09 15:26:33    158s] # M3                360
[09/09 15:26:33    158s] # M4                 17
[09/09 15:26:33    158s] #-----------------------
[09/09 15:26:33    158s] #                  2350 
[09/09 15:26:33    158s] #
[09/09 15:26:33    158s] #Routing data preparation, pin analysis, line assignment statistics:
[09/09 15:26:33    158s] #Cpu time = 00:00:08
[09/09 15:26:33    158s] #Elapsed time = 00:00:08
[09/09 15:26:33    158s] #Increased memory = 61.81 (MB)
[09/09 15:26:33    158s] #Total memory = 1320.80 (MB)
[09/09 15:26:33    158s] #Peak memory = 1322.07 (MB)
[09/09 15:26:33    158s] #RTESIG:78da95933b4fc330108099f91527b7439128f89c388f8105c1c64b05ba56a171a388c4ae
[09/09 15:26:33    158s] #       6207d47fcfb5b014b5763adafeecbbfbee3c1acfef67c004bfc2786a792e17084f33813c
[09/09 15:26:33    158s] #       469c621ee5d7822fe8e8fd969d8fc6cf2f6f021814d6d6955eb4a65437cbc62c3fc1d56d
[09/09 15:26:33    158s] #       adabdd0e8389751dad2ea1b7aa03ab9ca3d5c5dff5145cd72b987c18d31c2430ca605534
[09/09 15:26:33    158s] #       d6c7087a467098d4daa94a754722c5fbef941b5db4f5124ab52afac6fdc3239e85329302
[09/09 15:26:33    158s] #       8139b3368da936d0182af8bbee02052751020c034c4c56e70f8f77bf99bd2ad7affd3772
[09/09 15:26:33    158s] #       218292a887d15e497e0184c727e1529e86e727e15946ae89270f4af7ede10a91c485c649
[09/09 15:26:33    158s] #       62789e3021556c4779e3251201a57fee30c514d857e46f20a6db9e5b57e8b2e84a6fd074
[09/09 15:26:33    158s] #       9b9b36da9f5a2ee3900ac1310a7f2d8ec90048c821d0809fcc13f270d4d5d90f43e4711d
[09/09 15:26:33    158s] #
[09/09 15:26:33    158s] #Skip comparing routing design signature in db-snapshot flow
[09/09 15:26:33    158s] ### Time Record (Detail Routing) is installed.
[09/09 15:26:33    158s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2660 ( 1.33000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[09/09 15:26:34    159s] #
[09/09 15:26:34    159s] #Start Detail Routing..
[09/09 15:26:34    159s] #start initial detail routing ...
[09/09 15:26:34    159s] ### Design has 19 dirty nets
[09/09 15:26:38    163s] #   number of violations = 0
[09/09 15:26:38    163s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1363.46 (MB), peak = 1392.86 (MB)
[09/09 15:26:38    163s] #Complete Detail Routing.
[09/09 15:26:38    163s] #Total number of nets with non-default rule or having extra spacing = 17
[09/09 15:26:38    163s] #Total wire length = 4509 um.
[09/09 15:26:38    163s] #Total half perimeter of net bounding box = 1906 um.
[09/09 15:26:38    163s] #Total wire length on LAYER M1 = 2 um.
[09/09 15:26:38    163s] #Total wire length on LAYER M2 = 333 um.
[09/09 15:26:38    163s] #Total wire length on LAYER M3 = 2368 um.
[09/09 15:26:38    163s] #Total wire length on LAYER M4 = 1601 um.
[09/09 15:26:38    163s] #Total wire length on LAYER M5 = 204 um.
[09/09 15:26:38    163s] #Total wire length on LAYER M6 = 0 um.
[09/09 15:26:38    163s] #Total wire length on LAYER M7 = 0 um.
[09/09 15:26:38    163s] #Total wire length on LAYER M8 = 0 um.
[09/09 15:26:38    163s] #Total wire length on LAYER M9 = 0 um.
[09/09 15:26:38    163s] #Total wire length on LAYER M10 = 0 um.
[09/09 15:26:38    163s] #Total wire length on LAYER M11 = 0 um.
[09/09 15:26:38    163s] #Total number of vias = 2405
[09/09 15:26:38    163s] #Total number of multi-cut vias = 1 (  0.0%)
[09/09 15:26:38    163s] #Total number of single cut vias = 2404 (100.0%)
[09/09 15:26:38    163s] #Up-Via Summary (total 2405):
[09/09 15:26:38    163s] #                   single-cut          multi-cut      Total
[09/09 15:26:38    163s] #-----------------------------------------------------------
[09/09 15:26:38    163s] # M1               876 ( 99.9%)         1 (  0.1%)        877
[09/09 15:26:38    163s] # M2               853 (100.0%)         0 (  0.0%)        853
[09/09 15:26:38    163s] # M3               658 (100.0%)         0 (  0.0%)        658
[09/09 15:26:38    163s] # M4                17 (100.0%)         0 (  0.0%)         17
[09/09 15:26:38    163s] #-----------------------------------------------------------
[09/09 15:26:38    163s] #                 2404 (100.0%)         1 (  0.0%)       2405 
[09/09 15:26:38    163s] #
[09/09 15:26:38    163s] #Total number of DRC violations = 0
[09/09 15:26:38    163s] ### Time Record (Detail Routing) is uninstalled.
[09/09 15:26:38    163s] #Cpu time = 00:00:05
[09/09 15:26:38    163s] #Elapsed time = 00:00:05
[09/09 15:26:38    163s] #Increased memory = 6.17 (MB)
[09/09 15:26:38    163s] #Total memory = 1326.97 (MB)
[09/09 15:26:38    163s] #Peak memory = 1392.86 (MB)
[09/09 15:26:38    163s] #Skip updating routing design signature in db-snapshot flow
[09/09 15:26:38    163s] #detailRoute Statistics:
[09/09 15:26:38    163s] #Cpu time = 00:00:05
[09/09 15:26:38    163s] #Elapsed time = 00:00:05
[09/09 15:26:38    163s] #Increased memory = 6.18 (MB)
[09/09 15:26:38    163s] #Total memory = 1326.98 (MB)
[09/09 15:26:38    163s] #Peak memory = 1392.86 (MB)
[09/09 15:26:38    163s] ### Time Record (DB Export) is installed.
[09/09 15:26:38    163s] ### export design design signature (10): route=1350466426 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1501125371 dirty_area=0 del_dirty_area=0 cell=1621119143 placement=548232407 pin_access=295849102 inst_pattern=1 halo=1781902887
[09/09 15:26:38    163s] ### Time Record (DB Export) is uninstalled.
[09/09 15:26:38    163s] ### Time Record (Post Callback) is installed.
[09/09 15:26:38    163s] ### Time Record (Post Callback) is uninstalled.
[09/09 15:26:38    163s] #
[09/09 15:26:38    163s] #globalDetailRoute statistics:
[09/09 15:26:38    163s] #Cpu time = 00:00:13
[09/09 15:26:38    163s] #Elapsed time = 00:00:13
[09/09 15:26:38    163s] #Increased memory = 63.61 (MB)
[09/09 15:26:38    163s] #Total memory = 1321.98 (MB)
[09/09 15:26:38    163s] #Peak memory = 1392.86 (MB)
[09/09 15:26:38    163s] #Number of warnings = 6
[09/09 15:26:38    163s] #Total number of warnings = 13
[09/09 15:26:38    163s] #Number of fails = 0
[09/09 15:26:38    163s] #Total number of fails = 0
[09/09 15:26:38    163s] #Complete globalDetailRoute on Sat Sep  9 15:26:38 2023
[09/09 15:26:38    163s] #
[09/09 15:26:38    163s] ### import design signature (11): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=295849102 inst_pattern=1 halo=0
[09/09 15:26:38    163s] ### Time Record (globalDetailRoute) is uninstalled.
[09/09 15:26:38    163s] ### 
[09/09 15:26:38    163s] ###   Scalability Statistics
[09/09 15:26:38    163s] ### 
[09/09 15:26:38    163s] ### --------------------------------+----------------+----------------+----------------+
[09/09 15:26:38    163s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[09/09 15:26:38    163s] ### --------------------------------+----------------+----------------+----------------+
[09/09 15:26:38    163s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[09/09 15:26:38    163s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[09/09 15:26:38    163s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[09/09 15:26:38    163s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[09/09 15:26:38    163s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[09/09 15:26:38    163s] ###   Cell Pin Access               |        00:00:07|        00:00:07|             1.0|
[09/09 15:26:38    163s] ###   Data Preparation              |        00:00:01|        00:00:01|             1.0|
[09/09 15:26:38    163s] ###   Detail Routing                |        00:00:05|        00:00:05|             1.0|
[09/09 15:26:38    163s] ###   Line Assignment               |        00:00:00|        00:00:00|             1.0|
[09/09 15:26:38    163s] ###   Entire Command                |        00:00:13|        00:00:13|             1.0|
[09/09 15:26:38    163s] ### --------------------------------+----------------+----------------+----------------+
[09/09 15:26:38    163s] ### 
[09/09 15:26:38    163s] % End globalDetailRoute (date=09/09 15:26:38, total cpu=0:00:12.6, real=0:00:13.0, peak res=1392.9M, current mem=1319.2M)
[09/09 15:26:38    163s]         NanoRoute done. (took cpu=0:00:12.6 real=0:00:12.6)
[09/09 15:26:38    163s]       Clock detailed routing done.
[09/09 15:26:38    163s] Skipping check of guided vs. routed net lengths.
[09/09 15:26:38    163s] Set FIXED routing status on 17 net(s)
[09/09 15:26:38    163s] Set FIXED placed status on 16 instance(s)
[09/09 15:26:38    163s]       Route Remaining Unrouted Nets...
[09/09 15:26:38    163s] Running earlyGlobalRoute to complete any remaining unrouted nets.
[09/09 15:26:38    163s] **Info: Trial Route has Max Route Layer 15/11.
[09/09 15:26:38    163s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1723.9M
[09/09 15:26:38    163s] All LLGs are deleted
[09/09 15:26:38    163s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1723.9M
[09/09 15:26:38    163s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1723.9M
[09/09 15:26:38    163s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:1723.9M
[09/09 15:26:38    163s] **Info: Trial Route has Max Route Layer 15/11.
[09/09 15:26:38    163s] ### Creating LA Mngr. totSessionCpu=0:02:43 mem=1723.9M
[09/09 15:26:38    163s] ### Creating LA Mngr, finished. totSessionCpu=0:02:43 mem=1723.9M
[09/09 15:26:38    163s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1723.90 MB )
[09/09 15:26:38    163s] (I)       Started Import and model ( Curr Mem: 1723.90 MB )
[09/09 15:26:38    163s] (I)       Started Create place DB ( Curr Mem: 1723.90 MB )
[09/09 15:26:38    163s] (I)       Started Import place data ( Curr Mem: 1723.90 MB )
[09/09 15:26:38    163s] (I)       Started Read instances and placement ( Curr Mem: 1723.90 MB )
[09/09 15:26:38    163s] (I)       Finished Read instances and placement ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1724.96 MB )
[09/09 15:26:38    163s] (I)       Started Read nets ( Curr Mem: 1724.96 MB )
[09/09 15:26:38    163s] (I)       Finished Read nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1726.21 MB )
[09/09 15:26:38    163s] (I)       Finished Import place data ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1726.21 MB )
[09/09 15:26:38    163s] (I)       Finished Create place DB ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1726.21 MB )
[09/09 15:26:38    163s] (I)       Started Create route DB ( Curr Mem: 1726.21 MB )
[09/09 15:26:38    163s] (I)       == Non-default Options ==
[09/09 15:26:38    163s] (I)       Maximum routing layer                              : 11
[09/09 15:26:38    163s] (I)       Number of threads                                  : 1
[09/09 15:26:38    163s] (I)       Method to set GCell size                           : row
[09/09 15:26:38    163s] (I)       Counted 611 PG shapes. We will not process PG shapes layer by layer.
[09/09 15:26:38    163s] (I)       Started Import route data (1T) ( Curr Mem: 1726.21 MB )
[09/09 15:26:38    163s] (I)       Use row-based GCell size
[09/09 15:26:38    163s] (I)       Use row-based GCell align
[09/09 15:26:38    163s] (I)       GCell unit size   : 3420
[09/09 15:26:38    163s] (I)       GCell multiplier  : 1
[09/09 15:26:38    163s] (I)       GCell row height  : 3420
[09/09 15:26:38    163s] (I)       Actual row height : 3420
[09/09 15:26:38    163s] (I)       GCell align ref   : 10000 10260
[09/09 15:26:38    163s] [NR-eGR] Track table information for default rule: 
[09/09 15:26:38    163s] [NR-eGR] M1 has no routable track
[09/09 15:26:38    163s] [NR-eGR] M2 has single uniform track structure
[09/09 15:26:38    163s] [NR-eGR] M3 has single uniform track structure
[09/09 15:26:38    163s] [NR-eGR] M4 has single uniform track structure
[09/09 15:26:38    163s] [NR-eGR] M5 has single uniform track structure
[09/09 15:26:38    163s] [NR-eGR] M6 has single uniform track structure
[09/09 15:26:38    163s] [NR-eGR] M7 has single uniform track structure
[09/09 15:26:38    163s] [NR-eGR] M8 has single uniform track structure
[09/09 15:26:38    163s] [NR-eGR] M9 has single uniform track structure
[09/09 15:26:38    163s] [NR-eGR] M10 has single uniform track structure
[09/09 15:26:38    163s] [NR-eGR] M11 has single uniform track structure
[09/09 15:26:38    163s] (I)       ================== Default via ===================
[09/09 15:26:38    163s] (I)       +----+------------------+------------------------+
[09/09 15:26:38    163s] (I)       |  Z | Code  Single-Cut | Code  Multi-Cut        |
[09/09 15:26:38    163s] (I)       +----+------------------+------------------------+
[09/09 15:26:38    163s] (I)       |  1 |    3  M2_M1_VH   |    7  M2_M1_1x2_HV_N   |
[09/09 15:26:38    163s] (I)       |  2 |   23  M3_M2_HV   |   27  M3_M2_2x1_VH_E   |
[09/09 15:26:38    163s] (I)       |  3 |   33  M4_M3_VH   |   37  M4_M3_2x1_HV_E   |
[09/09 15:26:38    163s] (I)       |  4 |   43  M5_M4_HV   |   47  M5_M4_2x1_VH_E   |
[09/09 15:26:38    163s] (I)       |  5 |   53  M6_M5_VH   |   59  M6_M5_1x2_HV_N   |
[09/09 15:26:38    163s] (I)       |  6 |   63  M7_M6_HV   |   67  M7_M6_2x1_VH_E   |
[09/09 15:26:38    163s] (I)       |  7 |   73  M8_M7_VH   |   79  M8_M7_1x2_HV_N   |
[09/09 15:26:38    163s] (I)       |  8 |   83  M9_M8_HV   |   89  M9_M8_1x2_VH_N   |
[09/09 15:26:38    163s] (I)       |  9 |   93  M10_M9_VH  |   97  M10_M9_1x2_HV_N  |
[09/09 15:26:38    163s] (I)       | 10 |  101  M11_M10_HV |  105  M11_M10_2x1_VH_E |
[09/09 15:26:38    163s] (I)       +----+------------------+------------------------+
[09/09 15:26:38    163s] (I)       Started Read blockages ( Layer 2-11 ) ( Curr Mem: 1726.21 MB )
[09/09 15:26:38    163s] (I)       Started Read routing blockages ( Curr Mem: 1726.21 MB )
[09/09 15:26:38    163s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1726.21 MB )
[09/09 15:26:38    163s] (I)       Started Read instance blockages ( Curr Mem: 1726.21 MB )
[09/09 15:26:38    163s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1726.21 MB )
[09/09 15:26:38    163s] (I)       Started Read PG blockages ( Curr Mem: 1726.21 MB )
[09/09 15:26:38    163s] [NR-eGR] Read 810 PG shapes
[09/09 15:26:38    163s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1726.21 MB )
[09/09 15:26:38    163s] (I)       Started Read boundary cut boxes ( Curr Mem: 1726.21 MB )
[09/09 15:26:38    163s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1726.21 MB )
[09/09 15:26:38    163s] [NR-eGR] #Routing Blockages  : 0
[09/09 15:26:38    163s] [NR-eGR] #Instance Blockages : 0
[09/09 15:26:38    163s] [NR-eGR] #PG Blockages       : 810
[09/09 15:26:38    163s] [NR-eGR] #Halo Blockages     : 0
[09/09 15:26:38    163s] [NR-eGR] #Boundary Blockages : 0
[09/09 15:26:38    163s] (I)       Finished Read blockages ( Layer 2-11 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1726.21 MB )
[09/09 15:26:38    163s] (I)       Started Read blackboxes ( Curr Mem: 1726.21 MB )
[09/09 15:26:38    163s] (I)       Design has 0 blackboxes considered as all layer blockages.
[09/09 15:26:38    163s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1726.21 MB )
[09/09 15:26:38    163s] (I)       Started Read prerouted ( Curr Mem: 1726.21 MB )
[09/09 15:26:38    163s] [NR-eGR] Num Prerouted Nets = 17  Num Prerouted Wires = 2628
[09/09 15:26:38    163s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1726.21 MB )
[09/09 15:26:38    163s] (I)       Started Read unlegalized nets ( Curr Mem: 1726.21 MB )
[09/09 15:26:38    163s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1726.21 MB )
[09/09 15:26:38    163s] (I)       Started Read nets ( Curr Mem: 1726.21 MB )
[09/09 15:26:38    163s] [NR-eGR] Read numTotalNets=8494  numIgnoredNets=17
[09/09 15:26:38    163s] (I)       Finished Read nets ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1728.22 MB )
[09/09 15:26:38    163s] (I)       Started Set up via pillars ( Curr Mem: 1728.22 MB )
[09/09 15:26:38    163s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1728.22 MB )
[09/09 15:26:38    163s] (I)       early_global_route_priority property id does not exist.
[09/09 15:26:38    163s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1728.22 MB )
[09/09 15:26:38    163s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1728.22 MB )
[09/09 15:26:38    163s] (I)       Model blockages into capacity
[09/09 15:26:38    163s] (I)       Read Num Blocks=810  Num Prerouted Wires=2628  Num CS=0
[09/09 15:26:38    163s] (I)       Started Initialize 3D capacity ( Curr Mem: 1728.22 MB )
[09/09 15:26:38    163s] (I)       Layer 1 (V) : #blockages 116 : #preroutes 1100
[09/09 15:26:38    163s] (I)       Layer 2 (H) : #blockages 116 : #preroutes 1276
[09/09 15:26:38    163s] (I)       Layer 3 (V) : #blockages 112 : #preroutes 243
[09/09 15:26:38    163s] (I)       Layer 4 (H) : #blockages 112 : #preroutes 9
[09/09 15:26:38    163s] (I)       Layer 5 (V) : #blockages 112 : #preroutes 0
[09/09 15:26:38    163s] (I)       Layer 6 (H) : #blockages 149 : #preroutes 0
[09/09 15:26:38    163s] (I)       Layer 7 (V) : #blockages 93 : #preroutes 0
[09/09 15:26:38    163s] (I)       Layer 8 (H) : #blockages 0 : #preroutes 0
[09/09 15:26:38    163s] (I)       Layer 9 (V) : #blockages 0 : #preroutes 0
[09/09 15:26:38    163s] (I)       Layer 10 (H) : #blockages 0 : #preroutes 0
[09/09 15:26:38    163s] (I)       Finished Initialize 3D capacity ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1728.22 MB )
[09/09 15:26:38    163s] (I)       -- layer congestion ratio --
[09/09 15:26:38    163s] (I)       Layer 1 : 0.100000
[09/09 15:26:38    163s] (I)       Layer 2 : 0.700000
[09/09 15:26:38    163s] (I)       Layer 3 : 0.700000
[09/09 15:26:38    163s] (I)       Layer 4 : 0.700000
[09/09 15:26:38    163s] (I)       Layer 5 : 0.700000
[09/09 15:26:38    163s] (I)       Layer 6 : 0.700000
[09/09 15:26:38    163s] (I)       Layer 7 : 0.700000
[09/09 15:26:38    163s] (I)       Layer 8 : 0.700000
[09/09 15:26:38    163s] (I)       Layer 9 : 0.700000
[09/09 15:26:38    163s] (I)       Layer 10 : 0.700000
[09/09 15:26:38    163s] (I)       Layer 11 : 0.700000
[09/09 15:26:38    163s] (I)       ----------------------------
[09/09 15:26:38    163s] (I)       Number of ignored nets                =     17
[09/09 15:26:38    163s] (I)       Number of connected nets              =      0
[09/09 15:26:38    163s] (I)       Number of fixed nets                  =     17.  Ignored: Yes
[09/09 15:26:38    163s] (I)       Number of clock nets                  =     17.  Ignored: No
[09/09 15:26:38    163s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[09/09 15:26:38    163s] (I)       Number of special nets                =      0.  Ignored: Yes
[09/09 15:26:38    163s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[09/09 15:26:38    163s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[09/09 15:26:38    163s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[09/09 15:26:38    163s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[09/09 15:26:38    163s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[09/09 15:26:38    163s] (I)       Finished Import route data (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1728.22 MB )
[09/09 15:26:38    163s] (I)       Finished Create route DB ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1728.22 MB )
[09/09 15:26:38    163s] (I)       Started Read aux data ( Curr Mem: 1728.22 MB )
[09/09 15:26:38    163s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1728.22 MB )
[09/09 15:26:38    163s] (I)       Started Others data preparation ( Curr Mem: 1728.22 MB )
[09/09 15:26:38    163s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1728.22 MB )
[09/09 15:26:38    163s] (I)       Started Create route kernel ( Curr Mem: 1728.22 MB )
[09/09 15:26:38    163s] (I)       Ndr track 0 does not exist
[09/09 15:26:38    163s] (I)       Ndr track 0 does not exist
[09/09 15:26:38    163s] (I)       ---------------------Grid Graph Info--------------------
[09/09 15:26:38    163s] (I)       Routing area        : (0, 0) - (417600, 406980)
[09/09 15:26:38    163s] (I)       Core area           : (10000, 10260) - (407600, 396720)
[09/09 15:26:38    163s] (I)       Site width          :   400  (dbu)
[09/09 15:26:38    163s] (I)       Row height          :  3420  (dbu)
[09/09 15:26:38    163s] (I)       GCell row height    :  3420  (dbu)
[09/09 15:26:38    163s] (I)       GCell width         :  3420  (dbu)
[09/09 15:26:38    163s] (I)       GCell height        :  3420  (dbu)
[09/09 15:26:38    163s] (I)       Grid                :   122   119    11
[09/09 15:26:38    163s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[09/09 15:26:38    163s] (I)       Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[09/09 15:26:38    163s] (I)       Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[09/09 15:26:38    163s] (I)       Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[09/09 15:26:38    163s] (I)       Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[09/09 15:26:38    163s] (I)       Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[09/09 15:26:38    163s] (I)       Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[09/09 15:26:38    163s] (I)       First track coord   :     0   200   190   200   190   200   190   200   190  1200  1140
[09/09 15:26:38    163s] (I)       Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[09/09 15:26:38    163s] (I)       Total num of tracks :     0  1044  1071  1044  1071  1044  1071  1044  1071   417   427
[09/09 15:26:38    163s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[09/09 15:26:38    163s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[09/09 15:26:38    163s] (I)       --------------------------------------------------------
[09/09 15:26:38    163s] 
[09/09 15:26:38    163s] [NR-eGR] ============ Routing rule table ============
[09/09 15:26:38    163s] [NR-eGR] Rule id: 0  Rule name: 2w2s  Nets: 0 
[09/09 15:26:38    163s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):3 Max Demand(V):3
[09/09 15:26:38    163s] (I)       Pitch:  L1=240  L2=400  L3=900  L4=1200  L5=900  L6=1200  L7=380  L8=400  L9=380  L10=1000  L11=950
[09/09 15:26:38    163s] (I)       NumUsedTracks:  L1=1  L2=1  L3=3  L4=3  L5=3  L6=3  L7=1  L8=1  L9=1  L10=1  L11=1
[09/09 15:26:38    163s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=3  L4=3  L5=3  L6=3  L7=1  L8=1  L9=1  L10=1  L11=1
[09/09 15:26:38    163s] [NR-eGR] Rule id: 1  Nets: 8477 
[09/09 15:26:38    163s] (I)       ID:1  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[09/09 15:26:38    163s] (I)       Pitch:  L1=240  L2=400  L3=380  L4=400  L5=380  L6=400  L7=380  L8=400  L9=380  L10=1000  L11=950
[09/09 15:26:38    163s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[09/09 15:26:38    163s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[09/09 15:26:38    163s] [NR-eGR] ========================================
[09/09 15:26:38    163s] [NR-eGR] 
[09/09 15:26:38    163s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[09/09 15:26:38    163s] (I)       blocked tracks on layer2 : = 1168 / 124236 (0.94%)
[09/09 15:26:38    163s] (I)       blocked tracks on layer3 : = 232 / 130662 (0.18%)
[09/09 15:26:38    163s] (I)       blocked tracks on layer4 : = 1188 / 124236 (0.96%)
[09/09 15:26:38    163s] (I)       blocked tracks on layer5 : = 232 / 130662 (0.18%)
[09/09 15:26:38    163s] (I)       blocked tracks on layer6 : = 1188 / 124236 (0.96%)
[09/09 15:26:38    163s] (I)       blocked tracks on layer7 : = 12956 / 130662 (9.92%)
[09/09 15:26:38    163s] (I)       blocked tracks on layer8 : = 11500 / 124236 (9.26%)
[09/09 15:26:38    163s] (I)       blocked tracks on layer9 : = 0 / 130662 (0.00%)
[09/09 15:26:38    163s] (I)       blocked tracks on layer10 : = 0 / 49623 (0.00%)
[09/09 15:26:38    163s] (I)       blocked tracks on layer11 : = 0 / 52094 (0.00%)
[09/09 15:26:38    163s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1728.22 MB )
[09/09 15:26:38    163s] (I)       Finished Import and model ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1728.22 MB )
[09/09 15:26:38    163s] (I)       Reset routing kernel
[09/09 15:26:38    163s] (I)       Started Global Routing ( Curr Mem: 1728.22 MB )
[09/09 15:26:38    163s] (I)       Started Initialization ( Curr Mem: 1728.22 MB )
[09/09 15:26:38    163s] (I)       totalPins=28475  totalGlobalPin=27894 (97.96%)
[09/09 15:26:38    163s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1728.22 MB )
[09/09 15:26:38    163s] (I)       Started Net group 1 ( Curr Mem: 1728.22 MB )
[09/09 15:26:38    163s] (I)       Started Generate topology ( Curr Mem: 1728.22 MB )
[09/09 15:26:38    163s] (I)       Finished Generate topology ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1728.22 MB )
[09/09 15:26:38    163s] (I)       total 2D Cap : 1095662 = (561550 H, 534112 V)
[09/09 15:26:38    163s] [NR-eGR] Layer group 1: route 8477 net(s) in layer range [2, 11]
[09/09 15:26:38    163s] (I)       
[09/09 15:26:38    163s] (I)       ============  Phase 1a Route ============
[09/09 15:26:38    163s] (I)       Started Phase 1a ( Curr Mem: 1728.22 MB )
[09/09 15:26:38    163s] (I)       Started Pattern routing (1T) ( Curr Mem: 1728.22 MB )
[09/09 15:26:38    163s] (I)       Finished Pattern routing (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1732.35 MB )
[09/09 15:26:38    163s] (I)       Usage: 57759 = (27474 H, 30285 V) = (4.89% H, 5.67% V) = (4.698e+04um H, 5.179e+04um V)
[09/09 15:26:38    163s] (I)       Started Add via demand to 2D ( Curr Mem: 1732.35 MB )
[09/09 15:26:38    163s] (I)       Finished Add via demand to 2D ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1732.35 MB )
[09/09 15:26:38    163s] (I)       Finished Phase 1a ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1732.35 MB )
[09/09 15:26:38    163s] (I)       
[09/09 15:26:38    163s] (I)       ============  Phase 1b Route ============
[09/09 15:26:38    163s] (I)       Started Phase 1b ( Curr Mem: 1732.35 MB )
[09/09 15:26:38    163s] (I)       Usage: 57759 = (27474 H, 30285 V) = (4.89% H, 5.67% V) = (4.698e+04um H, 5.179e+04um V)
[09/09 15:26:38    163s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.876789e+04um
[09/09 15:26:38    163s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[09/09 15:26:38    163s] (I)       Congestion threshold : each 60.00, sum 90.00
[09/09 15:26:38    163s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1732.35 MB )
[09/09 15:26:38    163s] (I)       
[09/09 15:26:38    163s] (I)       ============  Phase 1c Route ============
[09/09 15:26:38    163s] (I)       Started Phase 1c ( Curr Mem: 1732.35 MB )
[09/09 15:26:38    163s] (I)       Usage: 57759 = (27474 H, 30285 V) = (4.89% H, 5.67% V) = (4.698e+04um H, 5.179e+04um V)
[09/09 15:26:38    163s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1732.35 MB )
[09/09 15:26:38    163s] (I)       
[09/09 15:26:38    163s] (I)       ============  Phase 1d Route ============
[09/09 15:26:38    163s] (I)       Started Phase 1d ( Curr Mem: 1732.35 MB )
[09/09 15:26:38    163s] (I)       Usage: 57759 = (27474 H, 30285 V) = (4.89% H, 5.67% V) = (4.698e+04um H, 5.179e+04um V)
[09/09 15:26:38    163s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1732.35 MB )
[09/09 15:26:38    163s] (I)       
[09/09 15:26:38    163s] (I)       ============  Phase 1e Route ============
[09/09 15:26:38    163s] (I)       Started Phase 1e ( Curr Mem: 1732.35 MB )
[09/09 15:26:38    163s] (I)       Started Route legalization ( Curr Mem: 1732.35 MB )
[09/09 15:26:38    163s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1732.35 MB )
[09/09 15:26:38    163s] (I)       Usage: 57759 = (27474 H, 30285 V) = (4.89% H, 5.67% V) = (4.698e+04um H, 5.179e+04um V)
[09/09 15:26:38    163s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.876789e+04um
[09/09 15:26:38    163s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1732.35 MB )
[09/09 15:26:38    163s] (I)       
[09/09 15:26:38    163s] (I)       ============  Phase 1l Route ============
[09/09 15:26:38    163s] (I)       Started Phase 1l ( Curr Mem: 1732.35 MB )
[09/09 15:26:38    163s] (I)       Started Layer assignment (1T) ( Curr Mem: 1732.35 MB )
[09/09 15:26:38    163s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1732.35 MB )
[09/09 15:26:38    163s] (I)       Finished Layer assignment (1T) ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1732.35 MB )
[09/09 15:26:38    163s] (I)       Finished Phase 1l ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1732.35 MB )
[09/09 15:26:38    163s] (I)       Finished Net group 1 ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1732.35 MB )
[09/09 15:26:38    163s] (I)       Started Clean cong LA ( Curr Mem: 1732.35 MB )
[09/09 15:26:38    163s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1732.35 MB )
[09/09 15:26:38    163s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[09/09 15:26:38    163s] (I)       Layer  2:     122872     36375         0           0      123085    ( 0.00%) 
[09/09 15:26:38    163s] (I)       Layer  3:     129406     31224         0           0      129591    ( 0.00%) 
[09/09 15:26:38    163s] (I)       Layer  4:     122869      5687         0           0      123085    ( 0.00%) 
[09/09 15:26:38    163s] (I)       Layer  5:     129407      1187         0           0      129591    ( 0.00%) 
[09/09 15:26:38    163s] (I)       Layer  6:     122869         0         0           0      123085    ( 0.00%) 
[09/09 15:26:38    163s] (I)       Layer  7:     116808         0         0        8352      121239    ( 6.44%) 
[09/09 15:26:38    163s] (I)       Layer  8:     111838         0         0        7729      115356    ( 6.28%) 
[09/09 15:26:38    163s] (I)       Layer  9:     129591         0         0           0      129591    ( 0.00%) 
[09/09 15:26:38    163s] (I)       Layer 10:      49206         0         0           0       49234    ( 0.00%) 
[09/09 15:26:38    163s] (I)       Layer 11:      51667         0         0           0       51836    ( 0.00%) 
[09/09 15:26:38    163s] (I)       Total:       1086533     74473         0       16081     1095693    ( 1.45%) 
[09/09 15:26:38    163s] (I)       
[09/09 15:26:38    163s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[09/09 15:26:38    163s] [NR-eGR]                        OverCon            
[09/09 15:26:38    163s] [NR-eGR]                         #Gcell     %Gcell
[09/09 15:26:38    163s] [NR-eGR]       Layer                (0)    OverCon 
[09/09 15:26:38    163s] [NR-eGR] ----------------------------------------------
[09/09 15:26:38    163s] [NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[09/09 15:26:38    163s] [NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[09/09 15:26:38    163s] [NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[09/09 15:26:38    163s] [NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[09/09 15:26:38    163s] [NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[09/09 15:26:38    163s] [NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[09/09 15:26:38    163s] [NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[09/09 15:26:38    163s] [NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[09/09 15:26:38    163s] [NR-eGR]      M9  (9)         0( 0.00%)   ( 0.00%) 
[09/09 15:26:38    163s] [NR-eGR]     M10 (10)         0( 0.00%)   ( 0.00%) 
[09/09 15:26:38    163s] [NR-eGR]     M11 (11)         0( 0.00%)   ( 0.00%) 
[09/09 15:26:38    163s] [NR-eGR] ----------------------------------------------
[09/09 15:26:38    163s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[09/09 15:26:38    163s] [NR-eGR] 
[09/09 15:26:38    163s] (I)       Finished Global Routing ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1732.35 MB )
[09/09 15:26:38    163s] (I)       Started Export 3D cong map ( Curr Mem: 1732.35 MB )
[09/09 15:26:38    163s] (I)       total 2D Cap : 1095917 = (561572 H, 534345 V)
[09/09 15:26:38    163s] (I)       Started Export 2D cong map ( Curr Mem: 1732.35 MB )
[09/09 15:26:38    163s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[09/09 15:26:38    163s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[09/09 15:26:38    163s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1732.35 MB )
[09/09 15:26:38    163s] (I)       Finished Export 3D cong map ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1732.35 MB )
[09/09 15:26:38    163s] (I)       Started Free existing wires ( Curr Mem: 1732.35 MB )
[09/09 15:26:38    163s] (I)       Finished Free existing wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1732.35 MB )
[09/09 15:26:38    163s] (I)       ============= Track Assignment ============
[09/09 15:26:38    163s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1732.35 MB )
[09/09 15:26:38    163s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1732.35 MB )
[09/09 15:26:38    163s] (I)       Started Track Assignment (1T) ( Curr Mem: 1732.35 MB )
[09/09 15:26:38    163s] (I)       Initialize Track Assignment ( max pin layer : 12 )
[09/09 15:26:38    163s] (I)       Current Track Assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1732.35 MB )
[09/09 15:26:38    163s] (I)       Run Multi-thread track assignment
[09/09 15:26:38    163s] (I)       Finished Track Assignment (1T) ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1732.35 MB )
[09/09 15:26:38    163s] (I)       Started Export ( Curr Mem: 1732.35 MB )
[09/09 15:26:38    163s] [NR-eGR] Started Export DB wires ( Curr Mem: 1732.35 MB )
[09/09 15:26:38    163s] [NR-eGR] Started Export all nets ( Curr Mem: 1732.35 MB )
[09/09 15:26:38    163s] [NR-eGR] Finished Export all nets ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1732.35 MB )
[09/09 15:26:38    163s] [NR-eGR] Started Set wire vias ( Curr Mem: 1732.35 MB )
[09/09 15:26:38    163s] [NR-eGR] Finished Set wire vias ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1732.35 MB )
[09/09 15:26:38    163s] [NR-eGR] Finished Export DB wires ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 1732.35 MB )
[09/09 15:26:38    163s] [NR-eGR] --------------------------------------------------------------------------
[09/09 15:26:38    163s] [NR-eGR]     M1  (1F) length: 2.350000e+00um, number of vias: 29283
[09/09 15:26:38    163s] [NR-eGR]     M2  (2V) length: 5.148801e+04um, number of vias: 43813
[09/09 15:26:38    163s] [NR-eGR]     M3  (3H) length: 4.938929e+04um, number of vias: 1709
[09/09 15:26:38    163s] [NR-eGR]     M4  (4V) length: 6.383010e+03um, number of vias: 211
[09/09 15:26:38    163s] [NR-eGR]     M5  (5H) length: 1.625560e+03um, number of vias: 0
[09/09 15:26:38    163s] [NR-eGR]     M6  (6V) length: 0.000000e+00um, number of vias: 0
[09/09 15:26:38    163s] [NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[09/09 15:26:38    163s] [NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[09/09 15:26:38    163s] [NR-eGR]     M9  (9H) length: 0.000000e+00um, number of vias: 0
[09/09 15:26:38    163s] [NR-eGR]    M10 (10V) length: 0.000000e+00um, number of vias: 0
[09/09 15:26:38    163s] [NR-eGR]    M11 (11H) length: 0.000000e+00um, number of vias: 0
[09/09 15:26:38    163s] [NR-eGR] Total length: 1.088882e+05um, number of vias: 75016
[09/09 15:26:38    163s] [NR-eGR] --------------------------------------------------------------------------
[09/09 15:26:38    163s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[09/09 15:26:38    163s] [NR-eGR] --------------------------------------------------------------------------
[09/09 15:26:38    163s] (I)       Started Update net boxes ( Curr Mem: 1732.35 MB )
[09/09 15:26:38    163s] (I)       Finished Update net boxes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1732.35 MB )
[09/09 15:26:38    163s] (I)       Started Update timing ( Curr Mem: 1732.35 MB )
[09/09 15:26:38    163s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1732.35 MB )
[09/09 15:26:38    163s] (I)       Finished Export ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1732.35 MB )
[09/09 15:26:38    163s] (I)       Started Postprocess design ( Curr Mem: 1732.35 MB )
[09/09 15:26:38    163s] (I)       Finished Postprocess design ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1732.35 MB )
[09/09 15:26:38    163s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.18 sec, Real: 0.18 sec, Curr Mem: 1732.35 MB )
[09/09 15:26:38    163s]       Route Remaining Unrouted Nets done. (took cpu=0:00:00.2 real=0:00:00.2)
[09/09 15:26:38    163s]     Routing using NR in eGR->NR Step done.
[09/09 15:26:38    163s] Net route status summary:
[09/09 15:26:38    163s]   Clock:        17 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=17, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[09/09 15:26:38    163s]   Non-clock:  8567 (unrouted=90, trialRouted=8477, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=90, (crossesIlmBoundary AND tooFewTerms=0)])
[09/09 15:26:38    163s] 
[09/09 15:26:38    163s] CCOPT: Done with clock implementation routing.
[09/09 15:26:38    163s] 
[09/09 15:26:38    163s]     Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:12.9 real=0:00:12.9)
[09/09 15:26:38    163s]   Clock implementation routing done.
[09/09 15:26:38    163s]   Leaving CCOpt scope - extractRC...
[09/09 15:26:38    163s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[09/09 15:26:38    163s] Extraction called for design 'Cordic' of instances=7644 and nets=8584 using extraction engine 'preRoute' .
[09/09 15:26:38    163s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[09/09 15:26:38    163s] Type 'man IMPEXT-3530' for more detail.
[09/09 15:26:38    163s] PreRoute RC Extraction called for design Cordic.
[09/09 15:26:38    163s] RC Extraction called in multi-corner(2) mode.
[09/09 15:26:38    163s] RCMode: PreRoute
[09/09 15:26:38    163s]       RC Corner Indexes            0       1   
[09/09 15:26:38    163s] Capacitance Scaling Factor   : 1.00000 1.00000 
[09/09 15:26:38    163s] Resistance Scaling Factor    : 1.00000 1.00000 
[09/09 15:26:38    163s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[09/09 15:26:38    163s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[09/09 15:26:38    163s] Shrink Factor                : 0.90000
[09/09 15:26:38    163s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[09/09 15:26:38    163s] Using capacitance table file ...
[09/09 15:26:38    163s] LayerId::1 widthSet size::4
[09/09 15:26:38    163s] LayerId::2 widthSet size::4
[09/09 15:26:38    163s] LayerId::3 widthSet size::5
[09/09 15:26:38    163s] LayerId::4 widthSet size::5
[09/09 15:26:38    163s] LayerId::5 widthSet size::5
[09/09 15:26:38    163s] LayerId::6 widthSet size::5
[09/09 15:26:38    163s] LayerId::7 widthSet size::5
[09/09 15:26:38    163s] LayerId::8 widthSet size::5
[09/09 15:26:38    163s] LayerId::9 widthSet size::5
[09/09 15:26:38    163s] LayerId::10 widthSet size::4
[09/09 15:26:38    163s] LayerId::11 widthSet size::3
[09/09 15:26:38    163s] Updating RC grid for preRoute extraction ...
[09/09 15:26:38    163s] eee: pegSigSF::1.070000
[09/09 15:26:38    163s] Initializing multi-corner capacitance tables ... 
[09/09 15:26:38    163s] Initializing multi-corner resistance tables ...
[09/09 15:26:38    163s] Creating RPSQ from WeeR and WRes ...
[09/09 15:26:38    163s] Creating RPSQ from WeeR and WRes ...
[09/09 15:26:38    163s] eee: l::1 avDens::0.112802 usedTrk::1461.918447 availTrk::12960.000000 sigTrk::1461.918447
[09/09 15:26:38    163s] eee: l::2 avDens::0.245688 usedTrk::3024.904649 availTrk::12312.000000 sigTrk::3024.904649
[09/09 15:26:38    163s] eee: l::3 avDens::0.219880 usedTrk::2909.005872 availTrk::13230.000000 sigTrk::2909.005872
[09/09 15:26:38    163s] eee: l::4 avDens::0.030848 usedTrk::374.524796 availTrk::12141.000000 sigTrk::374.524796
[09/09 15:26:38    163s] eee: l::5 avDens::0.015539 usedTrk::95.096929 availTrk::6120.000000 sigTrk::95.096929
[09/09 15:26:38    163s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/09 15:26:38    163s] eee: l::7 avDens::0.019826 usedTrk::107.057837 availTrk::5400.000000 sigTrk::107.057837
[09/09 15:26:38    163s] eee: l::8 avDens::0.017700 usedTrk::90.800000 availTrk::5130.000000 sigTrk::90.800000
[09/09 15:26:38    163s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/09 15:26:38    163s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/09 15:26:38    163s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/09 15:26:38    163s] **Info: Trial Route has Max Route Layer 15/11.
[09/09 15:26:38    163s] {RT WORST 0 11 11 {7 0} {10 0} 2}
[09/09 15:26:38    163s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.059426 ; aWlH: 0.000000 ; Pmax: 0.806200 ; wcR: 0.772700 ; newSi: 0.083500 ; pMod: 83 ; 
[09/09 15:26:38    163s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1723.348M)
[09/09 15:26:38    163s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[09/09 15:26:38    163s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.2 real=0:00:00.2)
[09/09 15:26:38    163s]   Clock tree timing engine global stage delay update for BEST:setup.late...
[09/09 15:26:38    163s] End AAE Lib Interpolated Model. (MEM=1723.35 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 15:26:38    163s]   Clock tree timing engine global stage delay update for BEST:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:26:38    163s]   Clock DAG stats after routing clock trees:
[09/09 15:26:38    163s]     cell counts      : b=16, i=0, icg=0, nicg=0, l=0, total=16
[09/09 15:26:38    163s]     misc counts      : r=1, pp=0
[09/09 15:26:38    163s]     cell areas       : b=104.310um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=104.310um^2
[09/09 15:26:38    163s]     cell capacitance : b=0.049pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.049pF
[09/09 15:26:38    163s]     sink capacitance : count=844, total=0.521pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[09/09 15:26:38    163s]     wire capacitance : top=0.000pF, trunk=0.068pF, leaf=0.619pF, total=0.687pF
[09/09 15:26:38    163s]     wire lengths     : top=0.000um, trunk=495.015um, leaf=4013.715um, total=4508.730um
[09/09 15:26:38    163s]     hp wire lengths  : top=0.000um, trunk=290.240um, leaf=1496.450um, total=1786.690um
[09/09 15:26:38    163s]   Clock DAG net violations after routing clock trees:
[09/09 15:26:38    163s]     Remaining Transition : {count=2, worst=[0.000ns, 0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
[09/09 15:26:38    163s]   Clock DAG primary half-corner transition distribution after routing clock trees:
[09/09 15:26:38    163s]     Trunk : target=0.052ns count=3 avg=0.026ns sd=0.017ns min=0.006ns max=0.038ns {1 <= 0.031ns, 2 <= 0.041ns, 0 <= 0.047ns, 0 <= 0.049ns, 0 <= 0.052ns}
[09/09 15:26:38    163s]     Leaf  : target=0.052ns count=14 avg=0.048ns sd=0.002ns min=0.045ns max=0.052ns {0 <= 0.031ns, 0 <= 0.041ns, 3 <= 0.047ns, 5 <= 0.049ns, 4 <= 0.052ns} {2 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.062ns, 0 <= 0.078ns, 0 > 0.078ns}
[09/09 15:26:38    163s]   Clock DAG library cell distribution after routing clock trees {count}:
[09/09 15:26:38    163s]      Bufs: CLKBUFX16: 13 CLKBUFX12: 3 
[09/09 15:26:38    163s]   Primary reporting skew groups after routing clock trees:
[09/09 15:26:38    163s]     skew_group clk/constrain: insertion delay [min=0.076, max=0.091, avg=0.085, sd=0.003], skew [0.015 vs 0.030], 100% {0.076, 0.091} (wid=0.018 ws=0.014) (gid=0.079 gs=0.010)
[09/09 15:26:38    163s]         min path sink: gen_pipe[4].Pipe_Yo_reg[10]/CK
[09/09 15:26:38    163s]         max path sink: gen_pipe[12].Pipe_Xo_reg[1]/CK
[09/09 15:26:38    163s]   Skew group summary after routing clock trees:
[09/09 15:26:38    163s]     skew_group clk/constrain: insertion delay [min=0.076, max=0.091, avg=0.085, sd=0.003], skew [0.015 vs 0.030], 100% {0.076, 0.091} (wid=0.018 ws=0.014) (gid=0.079 gs=0.010)
[09/09 15:26:38    163s]   CCOpt::Phase::Routing done. (took cpu=0:00:13.1 real=0:00:13.1)
[09/09 15:26:38    163s]   CCOpt::Phase::PostConditioning...
[09/09 15:26:38    163s]   Post Conditioning - Blocking space for clock sinks to ensure they remain legal.
[09/09 15:26:38    163s]   Leaving CCOpt scope - Initializing placement interface...
[09/09 15:26:38    163s] OPERPROF: Starting DPlace-Init at level 1, MEM:1771.0M
[09/09 15:26:38    163s] z: 2, totalTracks: 1
[09/09 15:26:38    163s] z: 4, totalTracks: 1
[09/09 15:26:38    163s] z: 6, totalTracks: 1
[09/09 15:26:38    163s] z: 8, totalTracks: 1
[09/09 15:26:38    163s] #spOpts: mergeVia=F 
[09/09 15:26:38    163s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1771.0M
[09/09 15:26:38    163s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1771.0M
[09/09 15:26:38    163s] Core basic site is CoreSite
[09/09 15:26:38    163s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[09/09 15:26:38    163s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1771.0M
[09/09 15:26:38    163s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.004, MEM:1779.0M
[09/09 15:26:38    163s] Fast DP-INIT is on for default
[09/09 15:26:38    163s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/09 15:26:38    163s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.016, MEM:1779.0M
[09/09 15:26:38    163s] OPERPROF:     Starting CMU at level 3, MEM:1779.0M
[09/09 15:26:38    163s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1779.0M
[09/09 15:26:38    163s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.021, MEM:1779.0M
[09/09 15:26:38    163s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1779.0MB).
[09/09 15:26:38    163s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.026, MEM:1779.0M
[09/09 15:26:38    163s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:26:38    163s]   Removing CTS place status from clock tree and sinks.
[09/09 15:26:38    163s]   Removed CTS place status from 16 clock cells (out of 18 ) and 0 clock sinks (out of 0 ).
[09/09 15:26:38    163s]   Switching to inst based legalization.
[09/09 15:26:38    163s]   PostConditioning...
[09/09 15:26:38    163s]     PostConditioning active optimizations:
[09/09 15:26:38    163s]      - DRV fixing with initial upsizing, sizing and buffering
[09/09 15:26:38    163s]      - Skew fixing with sizing
[09/09 15:26:38    163s]     
[09/09 15:26:38    163s]     Currently running CTS, using active skew data
[09/09 15:26:38    163s]     Reset bufferability constraints...
[09/09 15:26:38    163s]     Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[09/09 15:26:38    163s]     Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:26:38    163s]     PostConditioning Upsizing To Fix DRVs...
[09/09 15:26:38    163s]       Fixing clock tree DRVs with upsizing: ...20% End AAE Lib Interpolated Model. (MEM=1750.5 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 15:26:38    163s] ...40% ...60% ...80% ...100% 
[09/09 15:26:38    163s]       CCOpt-PostConditioning: considered: 17, tested: 17, violation detected: 2, violation ignored (due to small violation): 0, cannot run: 0, attempted: 2, unsuccessful: 0, sized: 0
[09/09 15:26:38    163s]       
[09/09 15:26:38    163s]       PRO Statistics: Fix DRVs (initial upsizing):
[09/09 15:26:38    163s]       ============================================
[09/09 15:26:38    163s]       
[09/09 15:26:38    163s]       Cell changes by Net Type:
[09/09 15:26:38    163s]       
[09/09 15:26:38    163s]       -------------------------------------------------------------------------------------------------------------------
[09/09 15:26:38    163s]       Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[09/09 15:26:38    163s]       -------------------------------------------------------------------------------------------------------------------
[09/09 15:26:38    163s]       top                0                    0           0            0                    0                  0
[09/09 15:26:38    163s]       trunk              0                    0           0            0                    0                  0
[09/09 15:26:38    163s]       leaf               2 [100.0%]           0           0            0                    0 (0.0%)           2 (100.0%)
[09/09 15:26:38    163s]       -------------------------------------------------------------------------------------------------------------------
[09/09 15:26:38    163s]       Total              2 [100.0%]           0           0            0                    0 (0.0%)           2 (100.0%)
[09/09 15:26:38    163s]       -------------------------------------------------------------------------------------------------------------------
[09/09 15:26:38    163s]       
[09/09 15:26:38    163s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 2, Area change: 0.000um^2 (0.000%)
[09/09 15:26:38    163s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[09/09 15:26:38    163s]       
[09/09 15:26:38    163s]       Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
[09/09 15:26:38    163s]         cell counts      : b=16, i=0, icg=0, nicg=0, l=0, total=16
[09/09 15:26:38    163s]         misc counts      : r=1, pp=0
[09/09 15:26:38    163s]         cell areas       : b=104.310um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=104.310um^2
[09/09 15:26:38    163s]         cell capacitance : b=0.049pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.049pF
[09/09 15:26:38    163s]         sink capacitance : count=844, total=0.521pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[09/09 15:26:38    163s]         wire capacitance : top=0.000pF, trunk=0.068pF, leaf=0.619pF, total=0.687pF
[09/09 15:26:38    163s]         wire lengths     : top=0.000um, trunk=495.015um, leaf=4013.715um, total=4508.730um
[09/09 15:26:38    163s]         hp wire lengths  : top=0.000um, trunk=290.240um, leaf=1496.450um, total=1786.690um
[09/09 15:26:38    163s]       Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs':
[09/09 15:26:38    163s]         Remaining Transition : {count=2, worst=[0.000ns, 0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
[09/09 15:26:38    163s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
[09/09 15:26:38    163s]         Trunk : target=0.052ns count=3 avg=0.026ns sd=0.017ns min=0.006ns max=0.038ns {1 <= 0.031ns, 2 <= 0.041ns, 0 <= 0.047ns, 0 <= 0.049ns, 0 <= 0.052ns}
[09/09 15:26:38    163s]         Leaf  : target=0.052ns count=14 avg=0.048ns sd=0.002ns min=0.045ns max=0.052ns {0 <= 0.031ns, 0 <= 0.041ns, 3 <= 0.047ns, 5 <= 0.049ns, 4 <= 0.052ns} {2 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.062ns, 0 <= 0.078ns, 0 > 0.078ns}
[09/09 15:26:38    163s]       Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
[09/09 15:26:38    163s]          Bufs: CLKBUFX16: 13 CLKBUFX12: 3 
[09/09 15:26:38    163s]       Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
[09/09 15:26:38    163s]         skew_group clk/constrain: insertion delay [min=0.076, max=0.091, avg=0.085, sd=0.003], skew [0.015 vs 0.030], 100% {0.076, 0.091} (wid=0.018 ws=0.014) (gid=0.079 gs=0.010)
[09/09 15:26:38    163s]             min path sink: gen_pipe[4].Pipe_Yo_reg[10]/CK
[09/09 15:26:38    163s]             max path sink: gen_pipe[12].Pipe_Xo_reg[1]/CK
[09/09 15:26:38    163s]       Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
[09/09 15:26:38    163s]         skew_group clk/constrain: insertion delay [min=0.076, max=0.091, avg=0.085, sd=0.003], skew [0.015 vs 0.030], 100% {0.076, 0.091} (wid=0.018 ws=0.014) (gid=0.079 gs=0.010)
[09/09 15:26:38    163s]       Legalizer API calls during this step: 2 succeeded with high effort: 2 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/09 15:26:38    163s]     PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:26:38    163s]     Recomputing CTS skew targets...
[09/09 15:26:38    163s]     Resolving skew group constraints...
[09/09 15:26:38    163s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[09/09 15:26:38    163s]     Resolving skew group constraints done.
[09/09 15:26:38    163s]     Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:26:38    163s]     PostConditioning Fixing DRVs...
[09/09 15:26:38    163s]       Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[09/09 15:26:38    163s]       CCOpt-PostConditioning: considered: 17, tested: 17, violation detected: 2, violation ignored (due to small violation): 0, cannot run: 0, attempted: 2, unsuccessful: 0, sized: 0
[09/09 15:26:38    163s]       
[09/09 15:26:38    163s]       PRO Statistics: Fix DRVs (cell sizing):
[09/09 15:26:38    163s]       =======================================
[09/09 15:26:38    163s]       
[09/09 15:26:38    163s]       Cell changes by Net Type:
[09/09 15:26:38    163s]       
[09/09 15:26:38    163s]       -------------------------------------------------------------------------------------------------------------------
[09/09 15:26:38    163s]       Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[09/09 15:26:38    163s]       -------------------------------------------------------------------------------------------------------------------
[09/09 15:26:38    163s]       top                0                    0           0            0                    0                  0
[09/09 15:26:38    163s]       trunk              0                    0           0            0                    0                  0
[09/09 15:26:38    163s]       leaf               2 [100.0%]           0           0            0                    0 (0.0%)           2 (100.0%)
[09/09 15:26:38    163s]       -------------------------------------------------------------------------------------------------------------------
[09/09 15:26:38    163s]       Total              2 [100.0%]           0           0            0                    0 (0.0%)           2 (100.0%)
[09/09 15:26:38    163s]       -------------------------------------------------------------------------------------------------------------------
[09/09 15:26:38    163s]       
[09/09 15:26:38    163s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 2, Area change: 0.000um^2 (0.000%)
[09/09 15:26:38    163s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[09/09 15:26:38    163s]       
[09/09 15:26:38    163s]       Clock DAG stats after 'PostConditioning Fixing DRVs':
[09/09 15:26:38    163s]         cell counts      : b=16, i=0, icg=0, nicg=0, l=0, total=16
[09/09 15:26:38    163s]         misc counts      : r=1, pp=0
[09/09 15:26:38    163s]         cell areas       : b=104.310um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=104.310um^2
[09/09 15:26:38    163s]         cell capacitance : b=0.049pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.049pF
[09/09 15:26:38    163s]         sink capacitance : count=844, total=0.521pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[09/09 15:26:38    163s]         wire capacitance : top=0.000pF, trunk=0.068pF, leaf=0.619pF, total=0.687pF
[09/09 15:26:38    163s]         wire lengths     : top=0.000um, trunk=495.015um, leaf=4013.715um, total=4508.730um
[09/09 15:26:38    163s]         hp wire lengths  : top=0.000um, trunk=290.240um, leaf=1496.450um, total=1786.690um
[09/09 15:26:38    163s]       Clock DAG net violations after 'PostConditioning Fixing DRVs':
[09/09 15:26:38    163s]         Remaining Transition : {count=2, worst=[0.000ns, 0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
[09/09 15:26:38    163s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
[09/09 15:26:38    163s]         Trunk : target=0.052ns count=3 avg=0.026ns sd=0.017ns min=0.006ns max=0.038ns {1 <= 0.031ns, 2 <= 0.041ns, 0 <= 0.047ns, 0 <= 0.049ns, 0 <= 0.052ns}
[09/09 15:26:38    163s]         Leaf  : target=0.052ns count=14 avg=0.048ns sd=0.002ns min=0.045ns max=0.052ns {0 <= 0.031ns, 0 <= 0.041ns, 3 <= 0.047ns, 5 <= 0.049ns, 4 <= 0.052ns} {2 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.062ns, 0 <= 0.078ns, 0 > 0.078ns}
[09/09 15:26:38    163s]       Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
[09/09 15:26:38    163s]          Bufs: CLKBUFX16: 13 CLKBUFX12: 3 
[09/09 15:26:38    163s]       Primary reporting skew groups after 'PostConditioning Fixing DRVs':
[09/09 15:26:38    163s]         skew_group clk/constrain: insertion delay [min=0.076, max=0.091, avg=0.085, sd=0.003], skew [0.015 vs 0.030], 100% {0.076, 0.091} (wid=0.018 ws=0.014) (gid=0.079 gs=0.010)
[09/09 15:26:38    163s]             min path sink: gen_pipe[4].Pipe_Yo_reg[10]/CK
[09/09 15:26:38    163s]             max path sink: gen_pipe[12].Pipe_Xo_reg[1]/CK
[09/09 15:26:38    163s]       Skew group summary after 'PostConditioning Fixing DRVs':
[09/09 15:26:38    163s]         skew_group clk/constrain: insertion delay [min=0.076, max=0.091, avg=0.085, sd=0.003], skew [0.015 vs 0.030], 100% {0.076, 0.091} (wid=0.018 ws=0.014) (gid=0.079 gs=0.010)
[09/09 15:26:38    163s]       Legalizer API calls during this step: 2 succeeded with high effort: 2 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/09 15:26:38    163s]     PostConditioning Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:26:38    163s]     Buffering to fix DRVs...
[09/09 15:26:38    163s]     Fixing DRVs with route buffering pass 1. Quick buffering: enabled
[09/09 15:26:38    163s]     Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[09/09 15:26:38    163s]     Inserted 0 buffers and inverters.
[09/09 15:26:38    163s]     success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
[09/09 15:26:38    163s]     CCOpt-PostConditioning: nets considered: 17, nets tested: 17, nets violation detected: 2, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 2, nets unsuccessful: 2, buffered: 0
[09/09 15:26:38    163s]     Clock DAG stats PostConditioning after re-buffering DRV fixing:
[09/09 15:26:38    163s]       cell counts      : b=16, i=0, icg=0, nicg=0, l=0, total=16
[09/09 15:26:38    163s]       misc counts      : r=1, pp=0
[09/09 15:26:38    163s]       cell areas       : b=104.310um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=104.310um^2
[09/09 15:26:38    163s]       cell capacitance : b=0.049pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.049pF
[09/09 15:26:38    163s]       sink capacitance : count=844, total=0.521pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[09/09 15:26:38    163s]       wire capacitance : top=0.000pF, trunk=0.068pF, leaf=0.619pF, total=0.687pF
[09/09 15:26:38    163s]       wire lengths     : top=0.000um, trunk=495.015um, leaf=4013.715um, total=4508.730um
[09/09 15:26:38    163s]       hp wire lengths  : top=0.000um, trunk=290.240um, leaf=1496.450um, total=1786.690um
[09/09 15:26:38    163s]     Clock DAG net violations PostConditioning after re-buffering DRV fixing:
[09/09 15:26:38    163s]       Remaining Transition : {count=2, worst=[0.000ns, 0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
[09/09 15:26:38    163s]     Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
[09/09 15:26:38    163s]       Trunk : target=0.052ns count=3 avg=0.026ns sd=0.017ns min=0.006ns max=0.038ns {1 <= 0.031ns, 2 <= 0.041ns, 0 <= 0.047ns, 0 <= 0.049ns, 0 <= 0.052ns}
[09/09 15:26:38    163s]       Leaf  : target=0.052ns count=14 avg=0.048ns sd=0.002ns min=0.045ns max=0.052ns {0 <= 0.031ns, 0 <= 0.041ns, 3 <= 0.047ns, 5 <= 0.049ns, 4 <= 0.052ns} {2 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.062ns, 0 <= 0.078ns, 0 > 0.078ns}
[09/09 15:26:38    163s]     Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
[09/09 15:26:38    163s]        Bufs: CLKBUFX16: 13 CLKBUFX12: 3 
[09/09 15:26:38    163s]     Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
[09/09 15:26:38    163s]       skew_group clk/constrain: insertion delay [min=0.076, max=0.091, avg=0.085, sd=0.003], skew [0.015 vs 0.030], 100% {0.076, 0.091} (wid=0.018 ws=0.014) (gid=0.079 gs=0.010)
[09/09 15:26:38    163s]           min path sink: gen_pipe[4].Pipe_Yo_reg[10]/CK
[09/09 15:26:38    163s]           max path sink: gen_pipe[12].Pipe_Xo_reg[1]/CK
[09/09 15:26:38    163s]     Skew group summary PostConditioning after re-buffering DRV fixing:
[09/09 15:26:38    163s]       skew_group clk/constrain: insertion delay [min=0.076, max=0.091, avg=0.085, sd=0.003], skew [0.015 vs 0.030], 100% {0.076, 0.091} (wid=0.018 ws=0.014) (gid=0.079 gs=0.010)
[09/09 15:26:38    163s]     Buffering to fix DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
[09/09 15:26:38    163s]     
[09/09 15:26:38    163s]     Slew Diagnostics: After DRV fixing
[09/09 15:26:38    163s]     ==================================
[09/09 15:26:38    163s]     
[09/09 15:26:38    163s]     Global Causes:
[09/09 15:26:38    163s]     
[09/09 15:26:38    163s]     -----
[09/09 15:26:38    163s]     Cause
[09/09 15:26:38    163s]     -----
[09/09 15:26:38    163s]       (empty table)
[09/09 15:26:38    163s]     -----
[09/09 15:26:38    163s]     
[09/09 15:26:38    163s]     Top 5 overslews:
[09/09 15:26:38    163s]     
[09/09 15:26:38    163s]     --------------------------------------------------------------------------------
[09/09 15:26:38    163s]     Overslew    Causes                                         Driving Pin
[09/09 15:26:38    163s]     --------------------------------------------------------------------------------
[09/09 15:26:38    163s]     0.000ns     1. Inst already optimally sized (CLKBUFX16)    CTS_ccl_a_buf_00050/Y
[09/09 15:26:38    163s]        -        2. Skew would be damaged                                 -
[09/09 15:26:38    163s]     0.000ns     1. Inst already optimally sized (CLKBUFX16)    CTS_ccl_a_buf_00040/Y
[09/09 15:26:38    163s]        -        2. Skew would be damaged                                 -
[09/09 15:26:38    163s]     --------------------------------------------------------------------------------
[09/09 15:26:38    163s]     
[09/09 15:26:38    163s]     Slew diagnostics counts from the 2 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[09/09 15:26:38    163s]     
[09/09 15:26:38    163s]     ------------------------------------------
[09/09 15:26:38    163s]     Cause                           Occurences
[09/09 15:26:38    163s]     ------------------------------------------
[09/09 15:26:38    163s]     Inst already optimally sized        2
[09/09 15:26:38    163s]     Skew would be damaged               2
[09/09 15:26:38    163s]     ------------------------------------------
[09/09 15:26:38    163s]     
[09/09 15:26:38    163s]     Violation diagnostics counts from the 2 nodes that have violations:
[09/09 15:26:38    163s]     
[09/09 15:26:38    163s]     ------------------------------------------
[09/09 15:26:38    163s]     Cause                           Occurences
[09/09 15:26:38    163s]     ------------------------------------------
[09/09 15:26:38    163s]     Inst already optimally sized        2
[09/09 15:26:38    163s]     Skew would be damaged               2
[09/09 15:26:38    163s]     ------------------------------------------
[09/09 15:26:38    163s]     
[09/09 15:26:38    163s]     PostConditioning Fixing Skew by cell sizing...
[09/09 15:26:38    163s]       Path optimization required 0 stage delay updates 
[09/09 15:26:38    163s]       Resized 0 clock insts to decrease delay.
[09/09 15:26:38    163s]       Fixing short paths with downsize only
[09/09 15:26:38    163s]       Path optimization required 0 stage delay updates 
[09/09 15:26:38    163s]       Resized 0 clock insts to increase delay.
[09/09 15:26:38    163s]       
[09/09 15:26:38    163s]       PRO Statistics: Fix Skew (cell sizing):
[09/09 15:26:38    163s]       =======================================
[09/09 15:26:38    163s]       
[09/09 15:26:38    163s]       Cell changes by Net Type:
[09/09 15:26:38    163s]       
[09/09 15:26:38    163s]       -------------------------------------------------------------------------------------------------
[09/09 15:26:38    163s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[09/09 15:26:38    163s]       -------------------------------------------------------------------------------------------------
[09/09 15:26:38    163s]       top                0            0           0            0                    0                0
[09/09 15:26:38    163s]       trunk              0            0           0            0                    0                0
[09/09 15:26:38    163s]       leaf               0            0           0            0                    0                0
[09/09 15:26:38    163s]       -------------------------------------------------------------------------------------------------
[09/09 15:26:38    163s]       Total              0            0           0            0                    0                0
[09/09 15:26:38    163s]       -------------------------------------------------------------------------------------------------
[09/09 15:26:38    163s]       
[09/09 15:26:38    163s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[09/09 15:26:38    163s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[09/09 15:26:38    163s]       
[09/09 15:26:38    163s]       Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
[09/09 15:26:38    163s]         cell counts      : b=16, i=0, icg=0, nicg=0, l=0, total=16
[09/09 15:26:38    163s]         misc counts      : r=1, pp=0
[09/09 15:26:38    163s]         cell areas       : b=104.310um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=104.310um^2
[09/09 15:26:38    163s]         cell capacitance : b=0.049pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.049pF
[09/09 15:26:38    163s]         sink capacitance : count=844, total=0.521pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[09/09 15:26:38    163s]         wire capacitance : top=0.000pF, trunk=0.068pF, leaf=0.619pF, total=0.687pF
[09/09 15:26:38    163s]         wire lengths     : top=0.000um, trunk=495.015um, leaf=4013.715um, total=4508.730um
[09/09 15:26:38    163s]         hp wire lengths  : top=0.000um, trunk=290.240um, leaf=1496.450um, total=1786.690um
[09/09 15:26:38    163s]       Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing':
[09/09 15:26:38    163s]         Remaining Transition : {count=2, worst=[0.000ns, 0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
[09/09 15:26:38    163s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
[09/09 15:26:38    163s]         Trunk : target=0.052ns count=3 avg=0.026ns sd=0.017ns min=0.006ns max=0.038ns {1 <= 0.031ns, 2 <= 0.041ns, 0 <= 0.047ns, 0 <= 0.049ns, 0 <= 0.052ns}
[09/09 15:26:38    163s]         Leaf  : target=0.052ns count=14 avg=0.048ns sd=0.002ns min=0.045ns max=0.052ns {0 <= 0.031ns, 0 <= 0.041ns, 3 <= 0.047ns, 5 <= 0.049ns, 4 <= 0.052ns} {2 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.062ns, 0 <= 0.078ns, 0 > 0.078ns}
[09/09 15:26:38    163s]       Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
[09/09 15:26:38    163s]          Bufs: CLKBUFX16: 13 CLKBUFX12: 3 
[09/09 15:26:38    163s]       Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
[09/09 15:26:38    163s]         skew_group clk/constrain: insertion delay [min=0.076, max=0.091, avg=0.085, sd=0.003], skew [0.015 vs 0.030], 100% {0.076, 0.091} (wid=0.018 ws=0.014) (gid=0.079 gs=0.010)
[09/09 15:26:38    163s]             min path sink: gen_pipe[4].Pipe_Yo_reg[10]/CK
[09/09 15:26:38    163s]             max path sink: gen_pipe[12].Pipe_Xo_reg[1]/CK
[09/09 15:26:38    163s]       Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
[09/09 15:26:38    163s]         skew_group clk/constrain: insertion delay [min=0.076, max=0.091, avg=0.085, sd=0.003], skew [0.015 vs 0.030], 100% {0.076, 0.091} (wid=0.018 ws=0.014) (gid=0.079 gs=0.010)
[09/09 15:26:38    163s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/09 15:26:38    163s]     PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:26:38    163s]     Reconnecting optimized routes...
[09/09 15:26:38    163s]     Reset timing graph...
[09/09 15:26:38    163s] Ignoring AAE DB Resetting ...
[09/09 15:26:38    163s]     Reset timing graph done.
[09/09 15:26:38    163s]     Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:26:38    163s] Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unnecessary.
[09/09 15:26:38    163s]     Set dirty flag on 0 instances, 0 nets
[09/09 15:26:38    163s]   PostConditioning done.
[09/09 15:26:38    163s] Net route status summary:
[09/09 15:26:38    163s]   Clock:        17 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=17, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[09/09 15:26:38    163s]   Non-clock:  8567 (unrouted=90, trialRouted=8477, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=90, (crossesIlmBoundary AND tooFewTerms=0)])
[09/09 15:26:38    163s]   Update timing and DAG stats after post-conditioning...
[09/09 15:26:38    163s]   Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:26:38    163s]   Clock tree timing engine global stage delay update for BEST:setup.late...
[09/09 15:26:38    163s] End AAE Lib Interpolated Model. (MEM=1772.64 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 15:26:38    163s]   Clock tree timing engine global stage delay update for BEST:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:26:38    163s]   Clock DAG stats after post-conditioning:
[09/09 15:26:38    163s]     cell counts      : b=16, i=0, icg=0, nicg=0, l=0, total=16
[09/09 15:26:38    163s]     misc counts      : r=1, pp=0
[09/09 15:26:38    163s]     cell areas       : b=104.310um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=104.310um^2
[09/09 15:26:38    163s]     cell capacitance : b=0.049pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.049pF
[09/09 15:26:38    163s]     sink capacitance : count=844, total=0.521pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[09/09 15:26:38    163s]     wire capacitance : top=0.000pF, trunk=0.068pF, leaf=0.619pF, total=0.687pF
[09/09 15:26:38    163s]     wire lengths     : top=0.000um, trunk=495.015um, leaf=4013.715um, total=4508.730um
[09/09 15:26:38    163s]     hp wire lengths  : top=0.000um, trunk=290.240um, leaf=1496.450um, total=1786.690um
[09/09 15:26:38    163s]   Clock DAG net violations after post-conditioning:
[09/09 15:26:38    163s]     Remaining Transition : {count=2, worst=[0.000ns, 0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
[09/09 15:26:38    163s]   Clock DAG primary half-corner transition distribution after post-conditioning:
[09/09 15:26:38    163s]     Trunk : target=0.052ns count=3 avg=0.026ns sd=0.017ns min=0.006ns max=0.038ns {1 <= 0.031ns, 2 <= 0.041ns, 0 <= 0.047ns, 0 <= 0.049ns, 0 <= 0.052ns}
[09/09 15:26:38    163s]     Leaf  : target=0.052ns count=14 avg=0.048ns sd=0.002ns min=0.045ns max=0.052ns {0 <= 0.031ns, 0 <= 0.041ns, 3 <= 0.047ns, 5 <= 0.049ns, 4 <= 0.052ns} {2 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.062ns, 0 <= 0.078ns, 0 > 0.078ns}
[09/09 15:26:38    163s]   Clock DAG library cell distribution after post-conditioning {count}:
[09/09 15:26:38    163s]      Bufs: CLKBUFX16: 13 CLKBUFX12: 3 
[09/09 15:26:38    163s]   Primary reporting skew groups after post-conditioning:
[09/09 15:26:38    163s]     skew_group clk/constrain: insertion delay [min=0.076, max=0.091, avg=0.085, sd=0.003], skew [0.015 vs 0.030], 100% {0.076, 0.091} (wid=0.018 ws=0.014) (gid=0.079 gs=0.010)
[09/09 15:26:38    163s]         min path sink: gen_pipe[4].Pipe_Yo_reg[10]/CK
[09/09 15:26:38    163s]         max path sink: gen_pipe[12].Pipe_Xo_reg[1]/CK
[09/09 15:26:38    163s]   Skew group summary after post-conditioning:
[09/09 15:26:38    163s]     skew_group clk/constrain: insertion delay [min=0.076, max=0.091, avg=0.085, sd=0.003], skew [0.015 vs 0.030], 100% {0.076, 0.091} (wid=0.018 ws=0.014) (gid=0.079 gs=0.010)
[09/09 15:26:38    163s]   CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.2 real=0:00:00.2)
[09/09 15:26:38    163s]   Setting CTS place status to fixed for clock tree and sinks.
[09/09 15:26:38    163s]   numClockCells = 18, numClockCellsFixed = 18, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[09/09 15:26:38    163s]   Post-balance tidy up or trial balance steps...
[09/09 15:26:38    163s]   
[09/09 15:26:38    163s]   Clock DAG stats at end of CTS:
[09/09 15:26:38    163s]   ==============================
[09/09 15:26:38    163s]   
[09/09 15:26:38    163s]   -------------------------------------------------------------
[09/09 15:26:38    163s]   Cell type                     Count    Area       Capacitance
[09/09 15:26:38    163s]   -------------------------------------------------------------
[09/09 15:26:38    163s]   Buffers                        16      104.310       0.049
[09/09 15:26:38    163s]   Inverters                       0        0.000       0.000
[09/09 15:26:38    163s]   Integrated Clock Gates          0        0.000       0.000
[09/09 15:26:38    163s]   Non-Integrated Clock Gates      0        0.000       0.000
[09/09 15:26:38    163s]   Clock Logic                     0        0.000       0.000
[09/09 15:26:38    163s]   All                            16      104.310       0.049
[09/09 15:26:38    163s]   -------------------------------------------------------------
[09/09 15:26:38    163s]   
[09/09 15:26:38    163s]   
[09/09 15:26:38    163s]   Clock DAG wire lengths at end of CTS:
[09/09 15:26:38    163s]   =====================================
[09/09 15:26:38    163s]   
[09/09 15:26:38    163s]   --------------------
[09/09 15:26:38    163s]   Type     Wire Length
[09/09 15:26:38    163s]   --------------------
[09/09 15:26:38    163s]   Top          0.000
[09/09 15:26:38    163s]   Trunk      495.015
[09/09 15:26:38    163s]   Leaf      4013.715
[09/09 15:26:38    163s]   Total     4508.730
[09/09 15:26:38    163s]   --------------------
[09/09 15:26:38    163s]   
[09/09 15:26:38    163s]   
[09/09 15:26:38    163s]   Clock DAG hp wire lengths at end of CTS:
[09/09 15:26:38    163s]   ========================================
[09/09 15:26:38    163s]   
[09/09 15:26:38    163s]   -----------------------
[09/09 15:26:38    163s]   Type     hp Wire Length
[09/09 15:26:38    163s]   -----------------------
[09/09 15:26:38    163s]   Top            0.000
[09/09 15:26:38    163s]   Trunk        290.240
[09/09 15:26:38    163s]   Leaf        1496.450
[09/09 15:26:38    163s]   Total       1786.690
[09/09 15:26:38    163s]   -----------------------
[09/09 15:26:38    163s]   
[09/09 15:26:38    163s]   
[09/09 15:26:38    163s]   Clock DAG capacitances at end of CTS:
[09/09 15:26:38    163s]   =====================================
[09/09 15:26:38    163s]   
[09/09 15:26:38    163s]   --------------------------------
[09/09 15:26:38    163s]   Type     Gate     Wire     Total
[09/09 15:26:38    163s]   --------------------------------
[09/09 15:26:38    163s]   Top      0.000    0.000    0.000
[09/09 15:26:38    163s]   Trunk    0.049    0.068    0.117
[09/09 15:26:38    163s]   Leaf     0.521    0.619    1.139
[09/09 15:26:38    163s]   Total    0.570    0.687    1.257
[09/09 15:26:38    163s]   --------------------------------
[09/09 15:26:38    163s]   
[09/09 15:26:38    163s]   
[09/09 15:26:38    163s]   Clock DAG sink capacitances at end of CTS:
[09/09 15:26:38    163s]   ==========================================
[09/09 15:26:38    163s]   
[09/09 15:26:38    163s]   --------------------------------------------------------
[09/09 15:26:38    163s]   Count    Total    Average    Std. Dev.    Min      Max
[09/09 15:26:38    163s]   --------------------------------------------------------
[09/09 15:26:38    163s]    844     0.521     0.001       0.000      0.001    0.001
[09/09 15:26:38    163s]   --------------------------------------------------------
[09/09 15:26:38    163s]   
[09/09 15:26:38    163s]   
[09/09 15:26:38    163s]   Clock DAG net violations at end of CTS:
[09/09 15:26:38    163s]   =======================================
[09/09 15:26:38    163s]   
[09/09 15:26:38    163s]   --------------------------------------------------------------------------------------------
[09/09 15:26:38    163s]   Type                    Units    Count    Average    Std. Dev.    Sum      Top 10 violations
[09/09 15:26:38    163s]   --------------------------------------------------------------------------------------------
[09/09 15:26:38    163s]   Remaining Transition    ns         2       0.000       0.000      0.000    [0.000, 0.000]
[09/09 15:26:38    163s]   --------------------------------------------------------------------------------------------
[09/09 15:26:38    163s]   
[09/09 15:26:38    163s]   
[09/09 15:26:38    163s]   Clock DAG primary half-corner transition distribution at end of CTS:
[09/09 15:26:38    163s]   ====================================================================
[09/09 15:26:38    163s]   
[09/09 15:26:38    163s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[09/09 15:26:38    163s]   Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
[09/09 15:26:38    163s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[09/09 15:26:38    163s]   Trunk       0.052       3       0.026       0.017      0.006    0.038    {1 <= 0.031ns, 2 <= 0.041ns, 0 <= 0.047ns, 0 <= 0.049ns, 0 <= 0.052ns}                                      -
[09/09 15:26:38    163s]   Leaf        0.052      14       0.048       0.002      0.045    0.052    {0 <= 0.031ns, 0 <= 0.041ns, 3 <= 0.047ns, 5 <= 0.049ns, 4 <= 0.052ns}    {2 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.062ns, 0 <= 0.078ns, 0 > 0.078ns}
[09/09 15:26:38    163s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[09/09 15:26:38    163s]   
[09/09 15:26:38    163s]   
[09/09 15:26:38    163s]   Clock DAG library cell distribution at end of CTS:
[09/09 15:26:38    163s]   ==================================================
[09/09 15:26:38    163s]   
[09/09 15:26:38    163s]   ------------------------------------------
[09/09 15:26:38    163s]   Name         Type      Inst     Inst Area 
[09/09 15:26:38    163s]                          Count    (um^2)
[09/09 15:26:38    163s]   ------------------------------------------
[09/09 15:26:38    163s]   CLKBUFX16    buffer     13        88.920
[09/09 15:26:38    163s]   CLKBUFX12    buffer      3        15.390
[09/09 15:26:38    163s]   ------------------------------------------
[09/09 15:26:38    163s]   
[09/09 15:26:38    163s]   
[09/09 15:26:38    163s]   Primary reporting skew groups summary at end of CTS:
[09/09 15:26:38    163s]   ====================================================
[09/09 15:26:38    163s]   
[09/09 15:26:38    163s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[09/09 15:26:38    163s]   Half-corner        Skew Group       Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[09/09 15:26:38    163s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[09/09 15:26:38    163s]   BEST:setup.late    clk/constrain    0.076     0.091     0.015       0.030         0.014           0.007           0.085        0.003     100% {0.076, 0.091}
[09/09 15:26:38    163s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[09/09 15:26:38    163s]   
[09/09 15:26:38    163s]   
[09/09 15:26:38    163s]   Skew group summary at end of CTS:
[09/09 15:26:38    163s]   =================================
[09/09 15:26:38    163s]   
[09/09 15:26:38    163s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[09/09 15:26:38    163s]   Half-corner        Skew Group       Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[09/09 15:26:38    163s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[09/09 15:26:38    163s]   BEST:setup.late    clk/constrain    0.076     0.091     0.015       0.030         0.014           0.007           0.085        0.003     100% {0.076, 0.091}
[09/09 15:26:38    163s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[09/09 15:26:38    163s]   
[09/09 15:26:38    163s]   
[09/09 15:26:38    163s]   Found a total of 51 clock tree pins with a slew violation.
[09/09 15:26:38    163s]   
[09/09 15:26:38    163s]   Slew violation summary across all clock trees - Top 10 violating pins:
[09/09 15:26:38    163s]   ======================================================================
[09/09 15:26:38    163s]   
[09/09 15:26:38    163s]   Target and measured clock slews (in ns):
[09/09 15:26:38    163s]   
[09/09 15:26:38    163s]   ---------------------------------------------------------------------------------------------------------
[09/09 15:26:38    163s]   Half corner      Violation  Slew    Slew      Dont   Ideal  Target         Pin
[09/09 15:26:38    163s]                    amount     target  achieved  touch  net?   source         
[09/09 15:26:38    163s]                                                 net?                         
[09/09 15:26:38    163s]   ---------------------------------------------------------------------------------------------------------
[09/09 15:26:38    163s]   BEST:setup.late    0.000    0.052    0.052    N      N      auto computed  gen_pipe[3].Pipe_Zo_reg[9]/CK
[09/09 15:26:38    163s]   BEST:setup.late    0.000    0.052    0.052    N      N      auto computed  gen_pipe[3].Pipe_Zo_reg[10]/CK
[09/09 15:26:38    163s]   BEST:setup.late    0.000    0.052    0.052    N      N      auto computed  gen_pipe[3].Pipe_Zo_reg[11]/CK
[09/09 15:26:38    163s]   BEST:setup.late    0.000    0.052    0.052    N      N      auto computed  gen_pipe[3].Pipe_Zo_reg[12]/CK
[09/09 15:26:38    163s]   BEST:setup.late    0.000    0.052    0.052    N      N      auto computed  gen_pipe[4].Pipe_Zo_reg[9]/CK
[09/09 15:26:38    163s]   BEST:setup.late    0.000    0.052    0.052    N      N      auto computed  gen_pipe[4].Pipe_Zo_reg[10]/CK
[09/09 15:26:38    163s]   BEST:setup.late    0.000    0.052    0.052    N      N      auto computed  gen_pipe[4].Pipe_Zo_reg[11]/CK
[09/09 15:26:38    163s]   BEST:setup.late    0.000    0.052    0.052    N      N      auto computed  gen_pipe[4].Pipe_Zo_reg[12]/CK
[09/09 15:26:38    163s]   BEST:setup.late    0.000    0.052    0.052    N      N      auto computed  gen_pipe[4].Pipe_Zo_reg[13]/CK
[09/09 15:26:38    163s]   BEST:setup.late    0.000    0.052    0.052    N      N      auto computed  gen_pipe[4].Pipe_Zo_reg[15]/CK
[09/09 15:26:38    163s]   ---------------------------------------------------------------------------------------------------------
[09/09 15:26:38    163s]   
[09/09 15:26:38    163s]   Target sources:
[09/09 15:26:38    163s]   auto extracted - target was extracted from SDC.
[09/09 15:26:38    163s]   auto computed - target was computed when balancing trees.
[09/09 15:26:38    163s]   explicit - target is explicitly set via target_max_trans property.
[09/09 15:26:38    163s]   pin explicit - target is explicitly set for this pin via pin_target_max_trans property.
[09/09 15:26:38    163s]   liberty explicit - target is explicitly set via max_transition from liberty library.
[09/09 15:26:38    163s]   
[09/09 15:26:38    163s]   Found 0 pins on nets marked dont_touch that have slew violations.
[09/09 15:26:38    163s]   Found 0 pins on nets marked dont_touch that do not have slew violations.
[09/09 15:26:38    163s]   Found 0 pins on nets marked ideal_network that have slew violations.
[09/09 15:26:38    163s]   Found 0 pins on nets marked ideal_network that do not have slew violations.
[09/09 15:26:38    163s]   
[09/09 15:26:38    163s]   
[09/09 15:26:38    163s]   Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:26:38    163s] Synthesizing clock trees done.
[09/09 15:26:38    163s] Tidy Up And Update Timing...
[09/09 15:26:38    163s] External - Set all clocks to propagated mode...
[09/09 15:26:38    163s] Innovus updating I/O latencies
[09/09 15:26:39    164s] #################################################################################
[09/09 15:26:39    164s] # Design Stage: PreRoute
[09/09 15:26:39    164s] # Design Name: Cordic
[09/09 15:26:39    164s] # Design Mode: 90nm
[09/09 15:26:39    164s] # Analysis Mode: MMMC Non-OCV 
[09/09 15:26:39    164s] # Parasitics Mode: No SPEF/RCDB 
[09/09 15:26:39    164s] # Signoff Settings: SI Off 
[09/09 15:26:39    164s] #################################################################################
[09/09 15:26:39    164s] Topological Sorting (REAL = 0:00:00.0, MEM = 1800.7M, InitMEM = 1799.5M)
[09/09 15:26:39    164s] Start delay calculation (fullDC) (1 T). (MEM=1800.71)
[09/09 15:26:39    164s] End AAE Lib Interpolated Model. (MEM=1812.32 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 15:26:39    164s] Total number of fetched objects 8522
[09/09 15:26:39    164s] Total number of fetched objects 8522
[09/09 15:26:39    164s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 15:26:39    164s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 15:26:39    164s] End delay calculation. (MEM=1832.53 CPU=0:00:00.1 REAL=0:00:00.0)
[09/09 15:26:39    164s] End delay calculation (fullDC). (MEM=1832.53 CPU=0:00:00.3 REAL=0:00:00.0)
[09/09 15:26:39    164s] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 1832.5M) ***
[09/09 15:26:39    164s] Setting all clocks to propagated mode.
[09/09 15:26:39    164s] External - Set all clocks to propagated mode done. (took cpu=0:00:00.7 real=0:00:00.7)
[09/09 15:26:39    164s] Clock DAG stats after update timingGraph:
[09/09 15:26:39    164s]   cell counts      : b=16, i=0, icg=0, nicg=0, l=0, total=16
[09/09 15:26:39    164s]   misc counts      : r=1, pp=0
[09/09 15:26:39    164s]   cell areas       : b=104.310um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=104.310um^2
[09/09 15:26:39    164s]   cell capacitance : b=0.049pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.049pF
[09/09 15:26:39    164s]   sink capacitance : count=844, total=0.521pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[09/09 15:26:39    164s]   wire capacitance : top=0.000pF, trunk=0.068pF, leaf=0.619pF, total=0.687pF
[09/09 15:26:39    164s]   wire lengths     : top=0.000um, trunk=495.015um, leaf=4013.715um, total=4508.730um
[09/09 15:26:39    164s]   hp wire lengths  : top=0.000um, trunk=290.240um, leaf=1496.450um, total=1786.690um
[09/09 15:26:39    164s] Clock DAG net violations after update timingGraph:
[09/09 15:26:39    164s]   Remaining Transition : {count=2, worst=[0.000ns, 0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
[09/09 15:26:39    164s] Clock DAG primary half-corner transition distribution after update timingGraph:
[09/09 15:26:39    164s]   Trunk : target=0.052ns count=3 avg=0.026ns sd=0.017ns min=0.006ns max=0.038ns {1 <= 0.031ns, 2 <= 0.041ns, 0 <= 0.047ns, 0 <= 0.049ns, 0 <= 0.052ns}
[09/09 15:26:39    164s]   Leaf  : target=0.052ns count=14 avg=0.048ns sd=0.002ns min=0.045ns max=0.052ns {0 <= 0.031ns, 0 <= 0.041ns, 3 <= 0.047ns, 5 <= 0.049ns, 4 <= 0.052ns} {2 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.062ns, 0 <= 0.078ns, 0 > 0.078ns}
[09/09 15:26:39    164s] Clock DAG library cell distribution after update timingGraph {count}:
[09/09 15:26:39    164s]    Bufs: CLKBUFX16: 13 CLKBUFX12: 3 
[09/09 15:26:39    164s] Primary reporting skew groups after update timingGraph:
[09/09 15:26:39    164s]   skew_group clk/constrain: insertion delay [min=0.076, max=0.091, avg=0.085, sd=0.003], skew [0.015 vs 0.030], 100% {0.076, 0.091} (wid=0.018 ws=0.014) (gid=0.079 gs=0.010)
[09/09 15:26:39    164s]       min path sink: gen_pipe[4].Pipe_Yo_reg[10]/CK
[09/09 15:26:39    164s]       max path sink: gen_pipe[12].Pipe_Xo_reg[1]/CK
[09/09 15:26:39    164s] Skew group summary after update timingGraph:
[09/09 15:26:39    164s]   skew_group clk/constrain: insertion delay [min=0.076, max=0.091, avg=0.085, sd=0.003], skew [0.015 vs 0.030], 100% {0.076, 0.091} (wid=0.018 ws=0.014) (gid=0.079 gs=0.010)
[09/09 15:26:39    164s] Logging CTS constraint violations...
[09/09 15:26:39    164s]   Clock tree clk has 2 slew violations.
[09/09 15:26:39    164s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 24 slew violations below cell CTS_ccl_a_buf_00050 (a lib_cell CLKBUFX16) at (151.600,35.910), in power domain auto-default with half corner BEST:setup.late. The worst violation was at the pin gen_pipe[4].Pipe_Zo_reg[15]/CK with a slew time target of 0.052ns. Achieved a slew time of 0.052ns.
[09/09 15:26:39    164s] 
[09/09 15:26:39    164s] Type 'man IMPCCOPT-1007' for more detail.
[09/09 15:26:39    164s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 27 slew violations below cell CTS_ccl_a_buf_00040 (a lib_cell CLKBUFX16) at (113.400,75.240), in power domain auto-default with half corner BEST:setup.late. The worst violation was at the pin gen_pipe[5].Pipe_Yo_reg[11]/CK with a slew time target of 0.052ns. Achieved a slew time of 0.052ns.
[09/09 15:26:39    164s] 
[09/09 15:26:39    164s] Type 'man IMPCCOPT-1007' for more detail.
[09/09 15:26:39    164s] Logging CTS constraint violations done.
[09/09 15:26:39    164s] Tidy Up And Update Timing done. (took cpu=0:00:00.7 real=0:00:00.7)
[09/09 15:26:39    164s] Runtime done. (took cpu=0:00:19.2 real=0:00:19.1)
[09/09 15:26:39    164s] Runtime Report Coverage % = 99.9
[09/09 15:26:39    164s] Runtime Summary
[09/09 15:26:39    164s] ===============
[09/09 15:26:39    164s] Clock Runtime:  (22%) Core CTS           4.26 (Init 0.95, Construction 0.88, Implementation 1.67, eGRPC 0.32, PostConditioning 0.21, Other 0.23)
[09/09 15:26:39    164s] Clock Runtime:  (71%) CTS services      13.59 (RefinePlace 0.34, EarlyGlobalClock 0.18, NanoRoute 12.58, ExtractRC 0.49, TimingAnalysis 0.00)
[09/09 15:26:39    164s] Clock Runtime:   (6%) Other CTS          1.28 (Init 0.22, CongRepair/EGR-DP 0.38, TimingUpdate 0.67, Other 0.00)
[09/09 15:26:39    164s] Clock Runtime: (100%) Total             19.13
[09/09 15:26:39    164s] 
[09/09 15:26:39    164s] 
[09/09 15:26:39    164s] Runtime Summary:
[09/09 15:26:39    164s] ================
[09/09 15:26:39    164s] 
[09/09 15:26:39    164s] ------------------------------------------------------------------------------------------------------------------
[09/09 15:26:39    164s] wall   % time  children  called  name
[09/09 15:26:39    164s] ------------------------------------------------------------------------------------------------------------------
[09/09 15:26:39    164s] 19.14  100.00   19.14      0       
[09/09 15:26:39    164s] 19.14  100.00   19.13      1     Runtime
[09/09 15:26:39    164s]  0.05    0.25    0.05      1     CCOpt::Phase::Initialization
[09/09 15:26:39    164s]  0.05    0.25    0.05      1       Check Prerequisites
[09/09 15:26:39    164s]  0.05    0.25    0.00      1         Leaving CCOpt scope - CheckPlace
[09/09 15:26:39    164s]  1.08    5.63    0.97      1     CCOpt::Phase::PreparingToBalance
[09/09 15:26:39    164s]  0.00    0.00    0.00      1       Leaving CCOpt scope - Initializing power interface
[09/09 15:26:39    164s]  0.18    0.92    0.00      1       Leaving CCOpt scope - optDesignGlobalRouteStep
[09/09 15:26:39    164s]  0.07    0.34    0.05      1       Legalization setup
[09/09 15:26:39    164s]  0.04    0.21    0.00      2         Leaving CCOpt scope - Initializing placement interface
[09/09 15:26:39    164s]  0.01    0.05    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[09/09 15:26:39    164s]  0.72    3.79    0.00      1       Validating CTS configuration
[09/09 15:26:39    164s]  0.00    0.00    0.00      1         Checking module port directions
[09/09 15:26:39    164s]  0.00    0.00    0.00      1         Checking for illegal sizes of clock logic instances
[09/09 15:26:39    164s]  0.05    0.26    0.03      1     Preparing To Balance
[09/09 15:26:39    164s]  0.01    0.05    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[09/09 15:26:39    164s]  0.02    0.10    0.00      1       Leaving CCOpt scope - Initializing placement interface
[09/09 15:26:39    164s]  1.58    8.25    1.58      1     CCOpt::Phase::Construction
[09/09 15:26:39    164s]  1.20    6.26    1.19      1       Stage::Clustering
[09/09 15:26:39    164s]  0.61    3.20    0.59      1         Clustering
[09/09 15:26:39    164s]  0.00    0.00    0.00      1           Initialize for clustering
[09/09 15:26:39    164s]  0.37    1.94    0.02      1           Bottom-up phase
[09/09 15:26:39    164s]  0.02    0.08    0.00      1             Clock tree timing engine global stage delay update for BEST:setup.late
[09/09 15:26:39    164s]  0.22    1.16    0.21      1           Legalizing clock trees
[09/09 15:26:39    164s]  0.16    0.83    0.00      1             Leaving CCOpt scope - ClockRefiner
[09/09 15:26:39    164s]  0.01    0.06    0.00      1             Leaving CCOpt scope - Cleaning up placement interface
[09/09 15:26:39    164s]  0.02    0.11    0.00      1             Leaving CCOpt scope - Initializing placement interface
[09/09 15:26:39    164s]  0.02    0.10    0.00      1             Clock tree timing engine global stage delay update for BEST:setup.late
[09/09 15:26:39    164s]  0.58    3.04    0.56      1         CongRepair After Initial Clustering
[09/09 15:26:39    164s]  0.38    1.96    0.31      1           Leaving CCOpt scope - Early Global Route
[09/09 15:26:39    164s]  0.11    0.59    0.00      1             Early Global Route - eGR only step
[09/09 15:26:39    164s]  0.20    1.04    0.00      1             Congestion Repair
[09/09 15:26:39    164s]  0.16    0.86    0.00      1           Leaving CCOpt scope - extractRC
[09/09 15:26:39    164s]  0.02    0.10    0.00      1           Clock tree timing engine global stage delay update for BEST:setup.late
[09/09 15:26:39    164s]  0.02    0.11    0.02      1       Stage::DRV Fixing
[09/09 15:26:39    164s]  0.01    0.04    0.00      1         Fixing clock tree slew time and max cap violations
[09/09 15:26:39    164s]  0.01    0.07    0.00      1         Fixing clock tree slew time and max cap violations - detailed pass
[09/09 15:26:39    164s]  0.36    1.88    0.36      1       Stage::Insertion Delay Reduction
[09/09 15:26:39    164s]  0.01    0.03    0.00      1         Removing unnecessary root buffering
[09/09 15:26:39    164s]  0.00    0.03    0.00      1         Removing unconstrained drivers
[09/09 15:26:39    164s]  0.01    0.06    0.00      1         Reducing insertion delay 1
[09/09 15:26:39    164s]  0.00    0.03    0.00      1         Removing longest path buffering
[09/09 15:26:39    164s]  0.33    1.73    0.00      1         Reducing insertion delay 2
[09/09 15:26:39    164s]  1.71    8.95    1.71      1     CCOpt::Phase::Implementation
[09/09 15:26:39    164s]  0.15    0.76    0.14      1       Stage::Reducing Power
[09/09 15:26:39    164s]  0.01    0.03    0.00      1         Improving clock tree routing
[09/09 15:26:39    164s]  0.13    0.66    0.00      1         Reducing clock tree power 1
[09/09 15:26:39    164s]  0.00    0.00    0.00      2           Legalizing clock trees
[09/09 15:26:39    164s]  0.01    0.06    0.00      1         Reducing clock tree power 2
[09/09 15:26:39    164s]  0.17    0.88    0.16      1       Stage::Balancing
[09/09 15:26:39    164s]  0.10    0.51    0.09      1         Approximately balancing fragments step
[09/09 15:26:39    164s]  0.03    0.18    0.00      1           Resolve constraints - Approximately balancing fragments
[09/09 15:26:39    164s]  0.01    0.06    0.00      1           Estimate delay to be added in balancing - Approximately balancing fragments
[09/09 15:26:39    164s]  0.01    0.04    0.00      1           Moving gates to improve sub-tree skew
[09/09 15:26:39    164s]  0.03    0.16    0.00      1           Approximately balancing fragments bottom up
[09/09 15:26:39    164s]  0.01    0.04    0.00      1           Approximately balancing fragments, wire and cell delays
[09/09 15:26:39    164s]  0.01    0.06    0.00      1         Improving fragments clock skew
[09/09 15:26:39    164s]  0.03    0.16    0.02      1         Approximately balancing step
[09/09 15:26:39    164s]  0.02    0.09    0.00      1           Resolve constraints - Approximately balancing
[09/09 15:26:39    164s]  0.01    0.04    0.00      1           Approximately balancing, wire and cell delays
[09/09 15:26:39    164s]  0.01    0.03    0.00      1         Fixing clock tree overload
[09/09 15:26:39    164s]  0.01    0.07    0.00      1         Approximately balancing paths
[09/09 15:26:39    164s]  1.34    6.99    1.34      1       Stage::Polishing
[09/09 15:26:39    164s]  0.03    0.15    0.02      1         Merging balancing drivers for power
[09/09 15:26:39    164s]  0.02    0.08    0.00      1           Clock tree timing engine global stage delay update for BEST:setup.late
[09/09 15:26:39    164s]  0.01    0.07    0.00      1         Improving clock skew
[09/09 15:26:39    164s]  0.84    4.37    0.81      1         Moving gates to reduce wire capacitance
[09/09 15:26:39    164s]  0.01    0.05    0.00      2           Artificially removing short and long paths
[09/09 15:26:39    164s]  0.10    0.52    0.00      1           Moving gates to reduce wire capacitance - iteration 1: WireCapReduction
[09/09 15:26:39    164s]  0.00    0.00    0.00      1             Legalizing clock trees
[09/09 15:26:39    164s]  0.35    1.85    0.00      1           Moving gates to reduce wire capacitance - iteration 1: MoveGates
[09/09 15:26:39    164s]  0.00    0.01    0.00      1             Legalizing clock trees
[09/09 15:26:39    164s]  0.08    0.40    0.00      1           Moving gates to reduce wire capacitance - iteration 2: WireCapReduction
[09/09 15:26:39    164s]  0.00    0.01    0.00      1             Legalizing clock trees
[09/09 15:26:39    164s]  0.27    1.43    0.00      1           Moving gates to reduce wire capacitance - iteration 2: MoveGates
[09/09 15:26:39    164s]  0.00    0.01    0.00      1             Legalizing clock trees
[09/09 15:26:39    164s]  0.07    0.39    0.01      1         Reducing clock tree power 3
[09/09 15:26:39    164s]  0.00    0.02    0.00      1           Artificially removing short and long paths
[09/09 15:26:39    164s]  0.00    0.00    0.00      1           Legalizing clock trees
[09/09 15:26:39    164s]  0.01    0.07    0.00      1         Improving insertion delay
[09/09 15:26:39    164s]  0.37    1.93    0.33      1         Wire Opt OverFix
[09/09 15:26:39    164s]  0.33    1.71    0.31      1           Wire Reduction extra effort
[09/09 15:26:39    164s]  0.00    0.02    0.00      1             Artificially removing short and long paths
[09/09 15:26:39    164s]  0.00    0.01    0.00      1             Global shorten wires A0
[09/09 15:26:39    164s]  0.22    1.16    0.00      2             Move For Wirelength - core
[09/09 15:26:39    164s]  0.00    0.00    0.00      1             Global shorten wires A1
[09/09 15:26:39    164s]  0.05    0.27    0.00      1             Global shorten wires B
[09/09 15:26:39    164s]  0.03    0.15    0.00      1             Move For Wirelength - branch
[09/09 15:26:39    164s]  0.01    0.04    0.01      1           Optimizing orientation
[09/09 15:26:39    164s]  0.01    0.04    0.00      1             FlipOpt
[09/09 15:26:39    164s]  0.06    0.32    0.05      1       Stage::Updating netlist
[09/09 15:26:39    164s]  0.01    0.06    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[09/09 15:26:39    164s]  0.04    0.21    0.00      1         Leaving CCOpt scope - ClockRefiner
[09/09 15:26:39    164s]  0.62    3.25    0.57      1     CCOpt::Phase::eGRPC
[09/09 15:26:39    164s]  0.13    0.67    0.11      1       Leaving CCOpt scope - Routing Tools
[09/09 15:26:39    164s]  0.11    0.57    0.00      1         Early Global Route - eGR only step
[09/09 15:26:39    164s]  0.16    0.85    0.00      1       Leaving CCOpt scope - extractRC
[09/09 15:26:39    164s]  0.02    0.11    0.00      1       Leaving CCOpt scope - Initializing placement interface
[09/09 15:26:39    164s]  0.02    0.08    0.02      1       Reset bufferability constraints
[09/09 15:26:39    164s]  0.02    0.08    0.00      1         Clock tree timing engine global stage delay update for BEST:setup.late
[09/09 15:26:39    164s]  0.01    0.08    0.00      1       eGRPC Moving buffers
[09/09 15:26:39    164s]  0.00    0.02    0.00      1         Violation analysis
[09/09 15:26:39    164s]  0.02    0.11    0.00      1       eGRPC Initial Pass of Downsizing Clock Tree cells
[09/09 15:26:39    164s]  0.00    0.01    0.00      1         Artificially removing long paths
[09/09 15:26:39    164s]  0.01    0.07    0.00      1       eGRPC Fixing DRVs
[09/09 15:26:39    164s]  0.00    0.02    0.00      1       Reconnecting optimized routes
[09/09 15:26:39    164s]  0.00    0.01    0.00      1       Violation analysis
[09/09 15:26:39    164s]  0.03    0.15    0.00      1       Moving clock insts towards fanout
[09/09 15:26:39    164s]  0.01    0.07    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[09/09 15:26:39    164s]  0.14    0.74    0.00      1       Leaving CCOpt scope - ClockRefiner
[09/09 15:26:39    164s] 13.12   68.55   13.10      1     CCOpt::Phase::Routing
[09/09 15:26:39    164s] 12.92   67.50   12.88      1       Leaving CCOpt scope - Routing Tools
[09/09 15:26:39    164s]  0.11    0.59    0.00      1         Early Global Route - eGR->Nr High Frequency step
[09/09 15:26:39    164s] 12.58   65.74    0.00      1         NanoRoute
[09/09 15:26:39    164s]  0.18    0.94    0.00      1         Route Remaining Unrouted Nets
[09/09 15:26:39    164s]  0.16    0.86    0.00      1       Leaving CCOpt scope - extractRC
[09/09 15:26:39    164s]  0.02    0.08    0.00      1       Clock tree timing engine global stage delay update for BEST:setup.late
[09/09 15:26:39    164s]  0.21    1.10    0.18      1     CCOpt::Phase::PostConditioning
[09/09 15:26:39    164s]  0.03    0.14    0.00      1       Leaving CCOpt scope - Initializing placement interface
[09/09 15:26:39    164s]  0.00    0.00    0.00      1       Reset bufferability constraints
[09/09 15:26:39    164s]  0.02    0.12    0.00      1       PostConditioning Upsizing To Fix DRVs
[09/09 15:26:39    164s]  0.02    0.10    0.00      1       Recomputing CTS skew targets
[09/09 15:26:39    164s]  0.02    0.10    0.00      1       PostConditioning Fixing DRVs
[09/09 15:26:39    164s]  0.06    0.34    0.00      1       Buffering to fix DRVs
[09/09 15:26:39    164s]  0.01    0.06    0.00      1       PostConditioning Fixing Skew by cell sizing
[09/09 15:26:39    164s]  0.00    0.01    0.00      1       Reconnecting optimized routes
[09/09 15:26:39    164s]  0.00    0.00    0.00      1       Update timing and DAG stats after post-conditioning
[09/09 15:26:39    164s]  0.02    0.09    0.00      1       Clock tree timing engine global stage delay update for BEST:setup.late
[09/09 15:26:39    164s]  0.02    0.09    0.00      1     Post-balance tidy up or trial balance steps
[09/09 15:26:39    164s]  0.69    3.60    0.67      1     Tidy Up And Update Timing
[09/09 15:26:39    164s]  0.67    3.52    0.00      1       External - Set all clocks to propagated mode
[09/09 15:26:39    164s] ------------------------------------------------------------------------------------------------------------------
[09/09 15:26:39    164s] 
[09/09 15:26:39    164s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[09/09 15:26:39    164s] Leaving CCOpt scope - Cleaning up placement interface...
[09/09 15:26:39    164s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1813.4M
[09/09 15:26:39    164s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.011, MEM:1707.4M
[09/09 15:26:39    164s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 15:26:39    164s] Synthesizing clock trees with CCOpt done.
[09/09 15:26:39    164s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[09/09 15:26:39    164s] Type 'man IMPSP-9025' for more detail.
[09/09 15:26:39    164s] Set place::cacheFPlanSiteMark to 0
[09/09 15:26:39    164s] All LLGs are deleted
[09/09 15:26:39    164s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1707.4M
[09/09 15:26:39    164s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1707.4M
[09/09 15:26:39    164s] 
[09/09 15:26:39    164s] *** Summary of all messages that are not suppressed in this session:
[09/09 15:26:39    164s] Severity  ID               Count  Summary                                  
[09/09 15:26:39    164s] WARNING   IMPEXT-3530          3  The process node is not set. Use the com...
[09/09 15:26:39    164s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[09/09 15:26:39    164s] WARNING   IMPCCOPT-1007        2  Did not meet the max transition constrai...
[09/09 15:26:39    164s] WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
[09/09 15:26:39    164s] *** Message Summary: 7 warning(s), 0 error(s)
[09/09 15:26:39    164s] 
[09/09 15:26:39    164s] *** ccopt_design #1 [finish] : cpu/real = 0:00:19.2/0:00:19.2 (1.0), totSession cpu/real = 0:02:44.7/0:11:24.2 (0.2), mem = 1707.4M
[09/09 15:26:39    164s] 
[09/09 15:26:39    164s] =============================================================================================
[09/09 15:26:39    164s]  Final TAT Report for ccopt_design #1                                           20.14-s095_1
[09/09 15:26:39    164s] =============================================================================================
[09/09 15:26:39    164s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/09 15:26:39    164s] ---------------------------------------------------------------------------------------------
[09/09 15:26:39    164s] [ IncrReplace            ]      1   0:00:00.2  (   1.0 % )     0:00:00.2 /  0:00:00.2    1.0
[09/09 15:26:39    164s] [ EarlyGlobalRoute       ]      5   0:00:00.6  (   3.2 % )     0:00:00.6 /  0:00:00.6    1.0
[09/09 15:26:39    164s] [ ExtractRC              ]      3   0:00:00.5  (   2.5 % )     0:00:00.5 /  0:00:00.5    1.0
[09/09 15:26:39    164s] [ FullDelayCalc          ]      1   0:00:00.3  (   1.6 % )     0:00:00.3 /  0:00:00.3    1.0
[09/09 15:26:39    164s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 15:26:39    164s] [ DetailRoute            ]      1   0:00:04.5  (  23.7 % )     0:00:04.5 /  0:00:04.6    1.0
[09/09 15:26:39    164s] [ MISC                   ]          0:00:13.0  (  68.0 % )     0:00:13.0 /  0:00:13.1    1.0
[09/09 15:26:39    164s] ---------------------------------------------------------------------------------------------
[09/09 15:26:39    164s]  ccopt_design #1 TOTAL              0:00:19.2  ( 100.0 % )     0:00:19.2 /  0:00:19.2    1.0
[09/09 15:26:39    164s] ---------------------------------------------------------------------------------------------
[09/09 15:26:39    164s] 
[09/09 15:26:39    164s] #% End ccopt_design (date=09/09 15:26:39, total cpu=0:00:19.2, real=0:00:19.0, peak res=1392.9M, current mem=1307.4M)
[09/09 15:27:31    174s] <CMD> zoomBox -402.70350 -24.85450 376.76550 339.63300
[09/09 15:27:32    174s] <CMD> pan 38.88600 313.42600
[09/09 15:27:33    174s] <CMD> zoomBox -127.76500 -20.29900 350.92800 203.54250
[09/09 15:27:38    176s] <CMD> pan 0.71300 118.51550
[09/09 15:28:19    183s] <CMD> saveDesign clockroute.enc
[09/09 15:28:19    183s] #% Begin save design ... (date=09/09 15:28:19, mem=1307.3M)
[09/09 15:28:19    183s] % Begin Save ccopt configuration ... (date=09/09 15:28:19, mem=1307.3M)
[09/09 15:28:19    183s] % End Save ccopt configuration ... (date=09/09 15:28:19, total cpu=0:00:00.0, real=0:00:00.0, peak res=1308.2M, current mem=1308.2M)
[09/09 15:28:19    183s] % Begin Save netlist data ... (date=09/09 15:28:19, mem=1308.2M)
[09/09 15:28:19    183s] Writing Binary DB to clockroute.enc.dat/Cordic.v.bin in single-threaded mode...
[09/09 15:28:19    184s] % End Save netlist data ... (date=09/09 15:28:19, total cpu=0:00:00.0, real=0:00:00.0, peak res=1308.2M, current mem=1308.2M)
[09/09 15:28:19    184s] Saving symbol-table file ...
[09/09 15:28:19    184s] Saving congestion map file clockroute.enc.dat/Cordic.route.congmap.gz ...
[09/09 15:28:19    184s] % Begin Save AAE data ... (date=09/09 15:28:19, mem=1308.7M)
[09/09 15:28:19    184s] Saving AAE Data ...
[09/09 15:28:19    184s] % End Save AAE data ... (date=09/09 15:28:19, total cpu=0:00:00.0, real=0:00:00.0, peak res=1308.7M, current mem=1308.7M)
[09/09 15:28:19    184s] Saving preference file clockroute.enc.dat/gui.pref.tcl ...
[09/09 15:28:19    184s] Saving mode setting ...
[09/09 15:28:19    184s] Saving global file ...
[09/09 15:28:19    184s] % Begin Save floorplan data ... (date=09/09 15:28:19, mem=1309.1M)
[09/09 15:28:19    184s] Saving floorplan file ...
[09/09 15:28:19    184s] % End Save floorplan data ... (date=09/09 15:28:19, total cpu=0:00:00.0, real=0:00:00.0, peak res=1309.1M, current mem=1309.1M)
[09/09 15:28:19    184s] Saving PG file clockroute.enc.dat/Cordic.pg.gz, version#2, (Created by Innovus v20.14-s095_1 on Sat Sep  9 15:28:19 2023)
[09/09 15:28:19    184s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1707.3M) ***
[09/09 15:28:19    184s] Saving Drc markers ...
[09/09 15:28:19    184s] ... No Drc file written since there is no markers found.
[09/09 15:28:19    184s] % Begin Save placement data ... (date=09/09 15:28:19, mem=1309.1M)
[09/09 15:28:19    184s] ** Saving stdCellPlacement_binary (version# 2) ...
[09/09 15:28:19    184s] Save Adaptive View Pruning View Names to Binary file
[09/09 15:28:19    184s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1710.3M) ***
[09/09 15:28:19    184s] % End Save placement data ... (date=09/09 15:28:19, total cpu=0:00:00.0, real=0:00:00.0, peak res=1309.1M, current mem=1309.1M)
[09/09 15:28:19    184s] % Begin Save routing data ... (date=09/09 15:28:19, mem=1309.1M)
[09/09 15:28:19    184s] Saving route file ...
[09/09 15:28:19    184s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1707.3M) ***
[09/09 15:28:19    184s] % End Save routing data ... (date=09/09 15:28:19, total cpu=0:00:00.0, real=0:00:00.0, peak res=1309.3M, current mem=1309.3M)
[09/09 15:28:19    184s] Saving property file clockroute.enc.dat/Cordic.prop
[09/09 15:28:19    184s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1710.3M) ***
[09/09 15:28:19    184s] #Saving pin access data to file clockroute.enc.dat/Cordic.apa ...
[09/09 15:28:20    184s] #
[09/09 15:28:20    184s] % Begin Save power constraints data ... (date=09/09 15:28:20, mem=1309.3M)
[09/09 15:28:20    184s] % End Save power constraints data ... (date=09/09 15:28:20, total cpu=0:00:00.0, real=0:00:00.0, peak res=1309.3M, current mem=1309.3M)
[09/09 15:28:20    184s] Generated self-contained design clockroute.enc.dat
[09/09 15:28:20    184s] #% End save design ... (date=09/09 15:28:20, total cpu=0:00:01.0, real=0:00:01.0, peak res=1310.4M, current mem=1310.4M)
[09/09 15:28:20    184s] *** Message Summary: 0 warning(s), 0 error(s)
[09/09 15:28:20    184s] 
[09/09 15:28:24    185s] <CMD> zoomBox -178.94500 -21.70400 384.22350 241.63900
[09/09 15:28:25    185s] <CMD> zoomBox -82.94350 1.33650 323.94600 191.60200
[09/09 15:28:26    186s] <CMD> zoomBox -127.05250 -9.25000 351.64100 214.59200
[09/09 15:29:30    198s] <CMD> help *route*
[09/09 15:29:30    198s] Multiple matches found:
[09/09 15:29:30    198s]       addSpecialRoute
[09/09 15:29:30    198s]       checkHierRoute
[09/09 15:29:30    198s]       commit_ccopt_clock_tree_route_attributes
[09/09 15:29:30    198s]       createRouteBlk
[09/09 15:29:30    198s]       create_flexfiller_route_blockage
[09/09 15:29:30    198s]       create_route_type
[09/09 15:29:30    198s]       deleteAllPowerPreroutes
[09/09 15:29:30    198s]       deleteAllSignalPreroutes
[09/09 15:29:30    198s]       deleteIntegRouteConstraint
[09/09 15:29:30    198s]       deleteRouteBlk
[09/09 15:29:30    198s]       delete_route_type
[09/09 15:29:30    198s]       detailRoute
[09/09 15:29:30    198s]       earlyGlobalRoute
[09/09 15:29:30    198s]       ecoRoute
[09/09 15:29:30    198s]       editAddRoute
[09/09 15:29:30    198s]       editCommitRoute
[09/09 15:29:30    198s]       fcroute
[09/09 15:29:30    198s]       flipchip_allow_routed_bump_edit
[09/09 15:29:30    198s]       getIntegRouteConstraint
[09/09 15:29:30    198s]       getNanoRouteMode
[09/09 15:29:30    198s]       getPGPinUseSignalRoute
[09/09 15:29:30    198s]       getRouteMode
[09/09 15:29:30    198s]       getSrouteMode
[09/09 15:29:30    198s]       globalDetailRoute
[09/09 15:29:30    198s]       globalRoute
[09/09 15:29:30    198s]       hier_clock_route
[09/09 15:29:30    198s]       loadSpecialRoute
[09/09 15:29:30    198s]       prepareForEcoRoute
[09/09 15:29:30    198s]       reportPowerRoute
[09/09 15:29:30    198s]       reportRoute
[09/09 15:29:30    198s]       reportRouteTypeConstraints
[09/09 15:29:30    198s]       reportSpecialRoute
[09/09 15:29:30    198s]       report_route
[09/09 15:29:30    198s]       routeAndBufferBusSinkGroup
[09/09 15:29:30    198s]       routeDesign
[09/09 15:29:30    198s]       routePGPinUseSignalRoute
[09/09 15:29:30    198s]       routePointToPoint
[09/09 15:29:30    198s]       route_ccopt_clock_tree_nets
[09/09 15:29:30    198s]       route_fix_signoff_drc
[09/09 15:29:30    198s]       route_opt_design
[09/09 15:29:30    198s]       saveRouteGuide
[09/09 15:29:30    198s]       saveSpecialRoute
[09/09 15:29:30    198s]       selectRouteBlk
[09/09 15:29:30    198s]       setIntegRouteConstraint
[09/09 15:29:30    198s]       setNanoRouteMode
[09/09 15:29:30    198s]       setPGPinUseSignalRoute
[09/09 15:29:30    198s]       setRouteBlkDefaultLayer
[09/09 15:29:30    198s]       setRouteMode
[09/09 15:29:30    198s]       setSelectedRouteBlk
[09/09 15:29:30    198s]       setSpecialRouteType
[09/09 15:29:30    198s]       setSrouteMode
[09/09 15:29:30    198s]       sroute
[09/09 15:29:30    198s]       writeIntegRouteConstraint
[09/09 15:29:30    198s] 
[09/09 15:29:36    199s] **INFO (INTERRUPT): One more Ctrl-C to exit Innovus ...
[09/09 15:29:44    201s] <CMD> detailRoute
[09/09 15:29:44    201s] #% Begin detailRoute (date=09/09 15:29:44, mem=1312.3M)
[09/09 15:29:44    201s] 
[09/09 15:29:44    201s] detailRoute
[09/09 15:29:44    201s] 
[09/09 15:29:44    201s] ### Time Record (detailRoute) is installed.
[09/09 15:29:44    201s] #Start detailRoute on Sat Sep  9 15:29:44 2023
[09/09 15:29:44    201s] #
[09/09 15:29:44    201s] ### Time Record (Pre Callback) is installed.
[09/09 15:29:44    201s] ### Time Record (Pre Callback) is uninstalled.
[09/09 15:29:44    201s] ### Time Record (DB Import) is installed.
[09/09 15:29:44    201s] ### Time Record (Timing Data Generation) is installed.
[09/09 15:29:44    201s] ### Time Record (Timing Data Generation) is uninstalled.
[09/09 15:29:44    201s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[09/09 15:29:44    201s] ### Net info: total nets: 8584
[09/09 15:29:44    201s] ### Net info: dirty nets: 0
[09/09 15:29:44    201s] ### Net info: marked as disconnected nets: 0
[09/09 15:29:44    201s] #num needed restored net=0
[09/09 15:29:44    201s] #need_extraction net=0 (total=8584)
[09/09 15:29:44    201s] ### Net info: fully routed nets: 17
[09/09 15:29:44    201s] ### Net info: trivial (< 2 pins) nets: 90
[09/09 15:29:44    201s] ### Net info: unrouted nets: 8477
[09/09 15:29:44    201s] ### Net info: re-extraction nets: 0
[09/09 15:29:44    201s] ### Net info: ignored nets: 0
[09/09 15:29:44    201s] ### Net info: skip routing nets: 0
[09/09 15:29:44    201s] #WARNING (NRDB-976) The TRACK STEP 0.1900 for preferred direction tracks is smaller than the PITCH 0.2000 for LAYER M3. This will cause routability problems for NanoRoute.
[09/09 15:29:44    201s] #WARNING (NRDB-976) The TRACK STEP 0.1900 for preferred direction tracks is smaller than the PITCH 0.2000 for LAYER M5. This will cause routability problems for NanoRoute.
[09/09 15:29:44    201s] #WARNING (NRDB-976) The TRACK STEP 0.1900 for preferred direction tracks is smaller than the PITCH 0.2000 for LAYER M7. This will cause routability problems for NanoRoute.
[09/09 15:29:44    201s] #WARNING (NRDB-976) The TRACK STEP 0.1900 for preferred direction tracks is smaller than the PITCH 0.3300 for LAYER M9. This will cause routability problems for NanoRoute.
[09/09 15:29:44    201s] #WARNING (NRDB-976) The TRACK STEP 0.4750 for preferred direction tracks is smaller than the PITCH 0.4800 for LAYER M11. This will cause routability problems for NanoRoute.
[09/09 15:29:44    201s] ### import design signature (12): route=726425967 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=946966311 dirty_area=1436035940 del_dirty_area=0 cell=1621119143 placement=548232407 pin_access=295849102 inst_pattern=1 halo=0
[09/09 15:29:44    201s] ### Time Record (DB Import) is uninstalled.
[09/09 15:29:44    201s] #NanoRoute Version 20.14-s095_1 NR210411-1939/20_14-UB
[09/09 15:29:44    201s] #RTESIG:78da95d03d0f8230100660677fc5a5306882da9602e96a74f32ba8aca44a3126500c6d07
[09/09 15:29:44    201s] #       ffbd354e1abf58ef9ebbdcbd9e9fcd5340148f091b69cca39cc02aa50433424684877c42
[09/09 15:29:44    201s] #       71ee5afb29ea7bfe7ab3a3098352545ac2e0d0345500c55589fa7c844296c25606b434e6
[09/09 15:29:44    201s] #       ac4ec3078fc318104130d0a675d500ac96edab611450b658ce1e1bb6d2d8cbf7094ee9f3
[09/09 15:29:44    201s] #       116f8c7b2104d3da3f0f759c75e251d48df32e3c62f1ef07937b6eda085588b670814965
[09/09 15:29:44    201s] #       eb4f3204a41a25bf298a63b7ef63f0bd1b78adab50
[09/09 15:29:44    201s] #
[09/09 15:29:44    201s] ### Time Record (Data Preparation) is installed.
[09/09 15:29:44    201s] #Start routing data preparation on Sat Sep  9 15:29:44 2023
[09/09 15:29:44    201s] #
[09/09 15:29:44    201s] #Minimum voltage of a net in the design = 0.000.
[09/09 15:29:44    201s] #Maximum voltage of a net in the design = 1.320.
[09/09 15:29:44    201s] #Voltage range [0.000 - 1.320] has 8582 nets.
[09/09 15:29:44    201s] #Voltage range [1.080 - 1.320] has 1 net.
[09/09 15:29:44    201s] #Voltage range [0.000 - 0.000] has 1 net.
[09/09 15:29:44    201s] ### Time Record (Cell Pin Access) is installed.
[09/09 15:29:44    201s] #Initial pin access analysis.
[09/09 15:29:44    201s] #Detail pin access analysis.
[09/09 15:29:44    201s] ### Time Record (Cell Pin Access) is uninstalled.
[09/09 15:29:44    201s] # M1           H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[09/09 15:29:44    201s] # M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[09/09 15:29:44    201s] # M3           H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[09/09 15:29:44    201s] # M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[09/09 15:29:44    201s] # M5           H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[09/09 15:29:44    201s] # M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[09/09 15:29:44    201s] # M7           H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[09/09 15:29:44    201s] # M8           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[09/09 15:29:44    201s] # M9           H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[09/09 15:29:44    201s] # M10          V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[09/09 15:29:44    201s] # M11          H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
[09/09 15:29:44    201s] #Monitoring time of adding inner blkg by smac
[09/09 15:29:44    201s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1312.28 (MB), peak = 1392.86 (MB)
[09/09 15:29:44    201s] #Regenerating Ggrids automatically.
[09/09 15:29:44    201s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.19000.
[09/09 15:29:44    201s] #Using automatically generated G-grids.
[09/09 15:29:45    201s] #Done routing data preparation.
[09/09 15:29:45    201s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1325.80 (MB), peak = 1392.86 (MB)
[09/09 15:29:45    201s] ### Time Record (Data Preparation) is uninstalled.
[09/09 15:29:45    201s] ### Time Record (Detail Routing) is installed.
[09/09 15:29:45    201s] #WARNING (NRDR-14) Net ena is not global routed.
[09/09 15:29:45    201s] #WARNING (NRDR-14) Net FE_DBTN13_ena is not global routed.
[09/09 15:29:45    201s] #WARNING (NRDR-14) Net n_1151 is not global routed.
[09/09 15:29:45    201s] #WARNING (NRDR-14) Net n_1115 is not global routed.
[09/09 15:29:45    201s] #WARNING (NRDR-14) Net n_1159 is not global routed.
[09/09 15:29:45    201s] #WARNING (NRDR-14) Net n_1118 is not global routed.
[09/09 15:29:45    201s] #WARNING (NRDR-14) Net n_1164 is not global routed.
[09/09 15:29:45    201s] #WARNING (NRDR-14) Net n_1178 is not global routed.
[09/09 15:29:45    201s] #WARNING (NRDR-14) Net n_1129 is not global routed.
[09/09 15:29:45    201s] #WARNING (NRDR-14) Net n_2062 is not global routed.
[09/09 15:29:45    201s] #WARNING (NRDR-14) Net FE_DBTN1_n_1180 is not global routed.
[09/09 15:29:45    201s] #WARNING (NRDR-14) Net FE_DBTN2_n_1174 is not global routed.
[09/09 15:29:45    201s] #WARNING (NRDR-14) Net gen_pipe\[5\].Pipe_n_5632 is not global routed.
[09/09 15:29:45    201s] #WARNING (NRDR-14) Net gen_pipe\[5\].Pipe_n_5107 is not global routed.
[09/09 15:29:45    201s] #WARNING (NRDR-14) Net n_1133 is not global routed.
[09/09 15:29:45    201s] #WARNING (NRDR-14) Net FE_DBTN10_n_13 is not global routed.
[09/09 15:29:45    201s] #WARNING (NRDR-14) Net n_1183 is not global routed.
[09/09 15:29:45    201s] #WARNING (NRDR-14) Net n_1154 is not global routed.
[09/09 15:29:45    201s] #WARNING (NRDR-14) Net n_1105 is not global routed.
[09/09 15:29:45    201s] #WARNING (NRDR-14) Net FE_DBTN8_n_1106 is not global routed.
[09/09 15:29:45    201s] #WARNING (EMS-27) Message (NRDR-14) has exceeded the current message display limit of 20.
[09/09 15:29:45    201s] #To increase the message display limit, refer to the product command reference manual.
[09/09 15:29:45    201s] #WARNING (NRDR-13) Some nets are not global routed. Detail routing cannot be run.
[09/09 15:29:45    201s] #WARNING (NRDR-16) 16954 nets out of 8494 nets are not global routed. Please run globalRoute or globalDetailRoute on these nets before detailRoute.
[09/09 15:29:45    201s] ### Time Record (Detail Routing) is uninstalled.
[09/09 15:29:45    201s] #Cpu time = 00:00:00
[09/09 15:29:45    201s] #Elapsed time = 00:00:00
[09/09 15:29:45    201s] #Increased memory = 0.14 (MB)
[09/09 15:29:45    201s] #Total memory = 1325.94 (MB)
[09/09 15:29:45    201s] #Peak memory = 1392.86 (MB)
[09/09 15:29:45    201s] ### Time Record (Post Callback) is installed.
[09/09 15:29:45    201s] ### Time Record (Post Callback) is uninstalled.
[09/09 15:29:45    201s] #Cpu time = 00:00:01
[09/09 15:29:45    201s] #Elapsed time = 00:00:01
[09/09 15:29:45    201s] #Increased memory = 1.35 (MB)
[09/09 15:29:45    201s] #Total memory = 1313.64 (MB)
[09/09 15:29:45    201s] #Peak memory = 1392.86 (MB)
[09/09 15:29:45    201s] #WARNING (NRIF-19) Check ERROR messages in log file and correct them if possible.
[09/09 15:29:45    201s] ### import design signature (14): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=295849102 inst_pattern=1 halo=0
[09/09 15:29:45    201s] ### Time Record (detailRoute) is uninstalled.
[09/09 15:29:45    201s] ### 
[09/09 15:29:45    201s] ###   Scalability Statistics
[09/09 15:29:45    201s] ### 
[09/09 15:29:45    201s] ### --------------------------------+----------------+----------------+----------------+
[09/09 15:29:45    201s] ###   detailRoute                   |        cpu time|    elapsed time|     scalability|
[09/09 15:29:45    201s] ### --------------------------------+----------------+----------------+----------------+
[09/09 15:29:45    201s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[09/09 15:29:45    201s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[09/09 15:29:45    201s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[09/09 15:29:45    201s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[09/09 15:29:45    201s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[09/09 15:29:45    201s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[09/09 15:29:45    201s] ###   Detail Routing                |        00:00:00|        00:00:00|             1.0|
[09/09 15:29:45    201s] ###   Entire Command                |        00:00:01|        00:00:01|             1.0|
[09/09 15:29:45    201s] ### --------------------------------+----------------+----------------+----------------+
[09/09 15:29:45    201s] ### 
[09/09 15:29:45    201s] #% End detailRoute (date=09/09 15:29:45, total cpu=0:00:00.7, real=0:00:01.0, peak res=1314.3M, current mem=1314.3M)
[09/09 15:29:45    201s] 
[09/09 15:32:19    231s] <CMD> help earlyGlobalRoute
[09/09 15:32:19    231s] 
[09/09 15:32:19    231s] Description:
[09/09 15:32:19    231s] Run the NR Early Global Router
[09/09 15:32:19    231s] 
[09/09 15:32:19    231s] Usage: earlyGlobalRoute [-help]
[09/09 15:32:19    231s] 
[09/09 15:32:19    231s] -help                                      # Prints out the command usage
[09/09 15:32:19    231s] 
[09/09 15:32:19    231s] 
[09/09 15:32:48    236s] invalid command name "-help"
[09/09 15:32:53    237s] <CMD> earlyGlobalRoute
[09/09 15:32:53    237s] #% Begin earlyGlobalRoute (date=09/09 15:32:53, mem=1314.9M)
[09/09 15:32:53    237s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1726.80 MB )
[09/09 15:32:53    237s] (I)       Started Import and model ( Curr Mem: 1726.80 MB )
[09/09 15:32:53    237s] (I)       Started Create place DB ( Curr Mem: 1726.80 MB )
[09/09 15:32:53    237s] (I)       Started Import place data ( Curr Mem: 1726.80 MB )
[09/09 15:32:53    237s] (I)       Started Read instances and placement ( Curr Mem: 1726.80 MB )
[09/09 15:32:53    237s] (I)       Finished Read instances and placement ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1726.80 MB )
[09/09 15:32:53    237s] (I)       Started Read nets ( Curr Mem: 1726.80 MB )
[09/09 15:32:53    237s] (I)       Finished Read nets ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1726.80 MB )
[09/09 15:32:53    237s] (I)       Finished Import place data ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1726.80 MB )
[09/09 15:32:53    237s] (I)       Finished Create place DB ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1726.80 MB )
[09/09 15:32:53    237s] (I)       Started Create route DB ( Curr Mem: 1726.80 MB )
[09/09 15:32:53    237s] (I)       == Non-default Options ==
[09/09 15:32:53    237s] (I)       Maximum routing layer                              : 11
[09/09 15:32:53    237s] (I)       Number of threads                                  : 1
[09/09 15:32:53    237s] (I)       Method to set GCell size                           : row
[09/09 15:32:53    237s] (I)       Counted 611 PG shapes. We will not process PG shapes layer by layer.
[09/09 15:32:53    237s] (I)       Started Import route data (1T) ( Curr Mem: 1726.80 MB )
[09/09 15:32:53    237s] (I)       Use row-based GCell size
[09/09 15:32:53    237s] (I)       Use row-based GCell align
[09/09 15:32:53    237s] (I)       GCell unit size   : 3420
[09/09 15:32:53    237s] (I)       GCell multiplier  : 1
[09/09 15:32:53    237s] (I)       GCell row height  : 3420
[09/09 15:32:53    237s] (I)       Actual row height : 3420
[09/09 15:32:53    237s] (I)       GCell align ref   : 10000 10260
[09/09 15:32:53    237s] [NR-eGR] Track table information for default rule: 
[09/09 15:32:53    237s] [NR-eGR] M1 has no routable track
[09/09 15:32:53    237s] [NR-eGR] M2 has single uniform track structure
[09/09 15:32:53    237s] [NR-eGR] M3 has single uniform track structure
[09/09 15:32:53    237s] [NR-eGR] M4 has single uniform track structure
[09/09 15:32:53    237s] [NR-eGR] M5 has single uniform track structure
[09/09 15:32:53    237s] [NR-eGR] M6 has single uniform track structure
[09/09 15:32:53    237s] [NR-eGR] M7 has single uniform track structure
[09/09 15:32:53    237s] [NR-eGR] M8 has single uniform track structure
[09/09 15:32:53    237s] [NR-eGR] M9 has single uniform track structure
[09/09 15:32:53    237s] [NR-eGR] M10 has single uniform track structure
[09/09 15:32:53    237s] [NR-eGR] M11 has single uniform track structure
[09/09 15:32:53    237s] (I)       ================== Default via ===================
[09/09 15:32:53    237s] (I)       +----+------------------+------------------------+
[09/09 15:32:53    237s] (I)       |  Z | Code  Single-Cut | Code  Multi-Cut        |
[09/09 15:32:53    237s] (I)       +----+------------------+------------------------+
[09/09 15:32:53    237s] (I)       |  1 |    3  M2_M1_VH   |    7  M2_M1_1x2_HV_N   |
[09/09 15:32:53    237s] (I)       |  2 |   23  M3_M2_HV   |   27  M3_M2_2x1_VH_E   |
[09/09 15:32:53    237s] (I)       |  3 |   33  M4_M3_VH   |   37  M4_M3_2x1_HV_E   |
[09/09 15:32:53    237s] (I)       |  4 |   43  M5_M4_HV   |   47  M5_M4_2x1_VH_E   |
[09/09 15:32:53    237s] (I)       |  5 |   53  M6_M5_VH   |   59  M6_M5_1x2_HV_N   |
[09/09 15:32:53    237s] (I)       |  6 |   63  M7_M6_HV   |   67  M7_M6_2x1_VH_E   |
[09/09 15:32:53    237s] (I)       |  7 |   73  M8_M7_VH   |   79  M8_M7_1x2_HV_N   |
[09/09 15:32:53    237s] (I)       |  8 |   83  M9_M8_HV   |   89  M9_M8_1x2_VH_N   |
[09/09 15:32:53    237s] (I)       |  9 |   93  M10_M9_VH  |   97  M10_M9_1x2_HV_N  |
[09/09 15:32:53    237s] (I)       | 10 |  101  M11_M10_HV |  105  M11_M10_2x1_VH_E |
[09/09 15:32:53    237s] (I)       +----+------------------+------------------------+
[09/09 15:32:53    237s] (I)       Started Read blockages ( Layer 2-11 ) ( Curr Mem: 1726.80 MB )
[09/09 15:32:53    237s] (I)       Started Read routing blockages ( Curr Mem: 1726.80 MB )
[09/09 15:32:53    237s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1726.80 MB )
[09/09 15:32:53    237s] (I)       Started Read instance blockages ( Curr Mem: 1726.80 MB )
[09/09 15:32:53    237s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1726.80 MB )
[09/09 15:32:53    237s] (I)       Started Read PG blockages ( Curr Mem: 1726.80 MB )
[09/09 15:32:53    237s] [NR-eGR] Read 810 PG shapes
[09/09 15:32:53    237s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1726.80 MB )
[09/09 15:32:53    237s] (I)       Started Read boundary cut boxes ( Curr Mem: 1726.80 MB )
[09/09 15:32:53    237s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1726.80 MB )
[09/09 15:32:53    237s] [NR-eGR] #Routing Blockages  : 0
[09/09 15:32:53    237s] [NR-eGR] #Instance Blockages : 0
[09/09 15:32:53    237s] [NR-eGR] #PG Blockages       : 810
[09/09 15:32:53    237s] [NR-eGR] #Halo Blockages     : 0
[09/09 15:32:53    237s] [NR-eGR] #Boundary Blockages : 0
[09/09 15:32:53    237s] (I)       Finished Read blockages ( Layer 2-11 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1726.80 MB )
[09/09 15:32:53    237s] (I)       Started Read blackboxes ( Curr Mem: 1726.80 MB )
[09/09 15:32:53    237s] (I)       Design has 0 blackboxes considered as all layer blockages.
[09/09 15:32:53    237s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1726.80 MB )
[09/09 15:32:53    237s] (I)       Started Read prerouted ( Curr Mem: 1726.80 MB )
[09/09 15:32:53    237s] [NR-eGR] Num Prerouted Nets = 17  Num Prerouted Wires = 2628
[09/09 15:32:53    237s] (I)       Finished Read prerouted ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1726.80 MB )
[09/09 15:32:53    237s] (I)       Started Read unlegalized nets ( Curr Mem: 1726.80 MB )
[09/09 15:32:53    237s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1726.80 MB )
[09/09 15:32:53    237s] (I)       Started Read nets ( Curr Mem: 1726.80 MB )
[09/09 15:32:53    237s] [NR-eGR] Read numTotalNets=8494  numIgnoredNets=17
[09/09 15:32:53    237s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1728.80 MB )
[09/09 15:32:53    237s] (I)       Started Set up via pillars ( Curr Mem: 1728.80 MB )
[09/09 15:32:53    237s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1728.80 MB )
[09/09 15:32:53    237s] (I)       early_global_route_priority property id does not exist.
[09/09 15:32:53    237s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1728.80 MB )
[09/09 15:32:53    237s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1728.80 MB )
[09/09 15:32:53    237s] (I)       Model blockages into capacity
[09/09 15:32:53    237s] (I)       Read Num Blocks=810  Num Prerouted Wires=2628  Num CS=0
[09/09 15:32:53    237s] (I)       Started Initialize 3D capacity ( Curr Mem: 1728.80 MB )
[09/09 15:32:53    237s] (I)       Layer 1 (V) : #blockages 116 : #preroutes 1100
[09/09 15:32:53    237s] (I)       Layer 2 (H) : #blockages 116 : #preroutes 1276
[09/09 15:32:53    237s] (I)       Layer 3 (V) : #blockages 112 : #preroutes 243
[09/09 15:32:53    237s] (I)       Layer 4 (H) : #blockages 112 : #preroutes 9
[09/09 15:32:53    237s] (I)       Layer 5 (V) : #blockages 112 : #preroutes 0
[09/09 15:32:53    237s] (I)       Layer 6 (H) : #blockages 149 : #preroutes 0
[09/09 15:32:53    237s] (I)       Layer 7 (V) : #blockages 93 : #preroutes 0
[09/09 15:32:53    237s] (I)       Layer 8 (H) : #blockages 0 : #preroutes 0
[09/09 15:32:53    237s] (I)       Layer 9 (V) : #blockages 0 : #preroutes 0
[09/09 15:32:53    237s] (I)       Layer 10 (H) : #blockages 0 : #preroutes 0
[09/09 15:32:53    237s] (I)       Finished Initialize 3D capacity ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1728.80 MB )
[09/09 15:32:53    237s] (I)       -- layer congestion ratio --
[09/09 15:32:53    237s] (I)       Layer 1 : 0.100000
[09/09 15:32:53    237s] (I)       Layer 2 : 0.700000
[09/09 15:32:53    237s] (I)       Layer 3 : 0.700000
[09/09 15:32:53    237s] (I)       Layer 4 : 0.700000
[09/09 15:32:53    237s] (I)       Layer 5 : 0.700000
[09/09 15:32:53    237s] (I)       Layer 6 : 0.700000
[09/09 15:32:53    237s] (I)       Layer 7 : 0.700000
[09/09 15:32:53    237s] (I)       Layer 8 : 0.700000
[09/09 15:32:53    237s] (I)       Layer 9 : 0.700000
[09/09 15:32:53    237s] (I)       Layer 10 : 0.700000
[09/09 15:32:53    237s] (I)       Layer 11 : 0.700000
[09/09 15:32:53    237s] (I)       ----------------------------
[09/09 15:32:53    237s] (I)       Number of ignored nets                =     17
[09/09 15:32:53    237s] (I)       Number of connected nets              =      0
[09/09 15:32:53    237s] (I)       Number of fixed nets                  =     17.  Ignored: Yes
[09/09 15:32:53    237s] (I)       Number of clock nets                  =     17.  Ignored: No
[09/09 15:32:53    237s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[09/09 15:32:53    237s] (I)       Number of special nets                =      0.  Ignored: Yes
[09/09 15:32:53    237s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[09/09 15:32:53    237s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[09/09 15:32:53    237s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[09/09 15:32:53    237s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[09/09 15:32:53    237s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[09/09 15:32:53    237s] (I)       Finished Import route data (1T) ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1728.80 MB )
[09/09 15:32:53    237s] (I)       Finished Create route DB ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1728.80 MB )
[09/09 15:32:53    237s] (I)       Started Read aux data ( Curr Mem: 1728.80 MB )
[09/09 15:32:53    237s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1728.80 MB )
[09/09 15:32:53    237s] (I)       Started Others data preparation ( Curr Mem: 1728.80 MB )
[09/09 15:32:53    237s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1728.80 MB )
[09/09 15:32:53    237s] (I)       Started Create route kernel ( Curr Mem: 1728.80 MB )
[09/09 15:32:53    237s] (I)       Ndr track 0 does not exist
[09/09 15:32:53    237s] (I)       Ndr track 0 does not exist
[09/09 15:32:53    237s] (I)       ---------------------Grid Graph Info--------------------
[09/09 15:32:53    237s] (I)       Routing area        : (0, 0) - (417600, 406980)
[09/09 15:32:53    237s] (I)       Core area           : (10000, 10260) - (407600, 396720)
[09/09 15:32:53    237s] (I)       Site width          :   400  (dbu)
[09/09 15:32:53    237s] (I)       Row height          :  3420  (dbu)
[09/09 15:32:53    237s] (I)       GCell row height    :  3420  (dbu)
[09/09 15:32:53    237s] (I)       GCell width         :  3420  (dbu)
[09/09 15:32:53    237s] (I)       GCell height        :  3420  (dbu)
[09/09 15:32:53    237s] (I)       Grid                :   122   119    11
[09/09 15:32:53    237s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[09/09 15:32:53    237s] (I)       Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[09/09 15:32:53    237s] (I)       Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[09/09 15:32:53    237s] (I)       Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[09/09 15:32:53    237s] (I)       Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[09/09 15:32:53    237s] (I)       Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[09/09 15:32:53    237s] (I)       Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[09/09 15:32:53    237s] (I)       First track coord   :     0   200   190   200   190   200   190   200   190  1200  1140
[09/09 15:32:53    237s] (I)       Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[09/09 15:32:53    237s] (I)       Total num of tracks :     0  1044  1071  1044  1071  1044  1071  1044  1071   417   427
[09/09 15:32:53    237s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[09/09 15:32:53    237s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[09/09 15:32:53    237s] (I)       --------------------------------------------------------
[09/09 15:32:53    237s] 
[09/09 15:32:53    237s] [NR-eGR] ============ Routing rule table ============
[09/09 15:32:53    237s] [NR-eGR] Rule id: 0  Rule name: 2w2s  Nets: 0 
[09/09 15:32:53    237s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):3 Max Demand(V):3
[09/09 15:32:53    237s] (I)       Pitch:  L1=240  L2=400  L3=900  L4=1200  L5=900  L6=1200  L7=380  L8=400  L9=380  L10=1000  L11=950
[09/09 15:32:53    237s] (I)       NumUsedTracks:  L1=1  L2=1  L3=3  L4=3  L5=3  L6=3  L7=1  L8=1  L9=1  L10=1  L11=1
[09/09 15:32:53    237s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=3  L4=3  L5=3  L6=3  L7=1  L8=1  L9=1  L10=1  L11=1
[09/09 15:32:53    237s] [NR-eGR] Rule id: 1  Nets: 8477 
[09/09 15:32:53    237s] (I)       ID:1  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[09/09 15:32:53    237s] (I)       Pitch:  L1=240  L2=400  L3=380  L4=400  L5=380  L6=400  L7=380  L8=400  L9=380  L10=1000  L11=950
[09/09 15:32:53    237s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[09/09 15:32:53    237s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1  L11=1
[09/09 15:32:53    237s] [NR-eGR] ========================================
[09/09 15:32:53    237s] [NR-eGR] 
[09/09 15:32:53    237s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[09/09 15:32:53    237s] (I)       blocked tracks on layer2 : = 1168 / 124236 (0.94%)
[09/09 15:32:53    237s] (I)       blocked tracks on layer3 : = 232 / 130662 (0.18%)
[09/09 15:32:53    237s] (I)       blocked tracks on layer4 : = 1188 / 124236 (0.96%)
[09/09 15:32:53    237s] (I)       blocked tracks on layer5 : = 232 / 130662 (0.18%)
[09/09 15:32:53    237s] (I)       blocked tracks on layer6 : = 1188 / 124236 (0.96%)
[09/09 15:32:53    237s] (I)       blocked tracks on layer7 : = 12956 / 130662 (9.92%)
[09/09 15:32:53    237s] (I)       blocked tracks on layer8 : = 11500 / 124236 (9.26%)
[09/09 15:32:53    237s] (I)       blocked tracks on layer9 : = 0 / 130662 (0.00%)
[09/09 15:32:53    237s] (I)       blocked tracks on layer10 : = 0 / 49623 (0.00%)
[09/09 15:32:53    237s] (I)       blocked tracks on layer11 : = 0 / 52094 (0.00%)
[09/09 15:32:53    237s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1728.80 MB )
[09/09 15:32:53    237s] (I)       Finished Import and model ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 1728.80 MB )
[09/09 15:32:53    237s] (I)       Reset routing kernel
[09/09 15:32:53    237s] (I)       Started Global Routing ( Curr Mem: 1728.80 MB )
[09/09 15:32:53    237s] (I)       Started Initialization ( Curr Mem: 1728.80 MB )
[09/09 15:32:53    237s] (I)       totalPins=28475  totalGlobalPin=27894 (97.96%)
[09/09 15:32:53    237s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1728.80 MB )
[09/09 15:32:53    237s] (I)       Started Net group 1 ( Curr Mem: 1728.80 MB )
[09/09 15:32:53    237s] (I)       Started Generate topology ( Curr Mem: 1728.80 MB )
[09/09 15:32:53    237s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1728.80 MB )
[09/09 15:32:53    237s] (I)       total 2D Cap : 1095662 = (561550 H, 534112 V)
[09/09 15:32:53    237s] [NR-eGR] Layer group 1: route 8477 net(s) in layer range [2, 11]
[09/09 15:32:53    237s] (I)       
[09/09 15:32:53    237s] (I)       ============  Phase 1a Route ============
[09/09 15:32:53    237s] (I)       Started Phase 1a ( Curr Mem: 1728.80 MB )
[09/09 15:32:53    237s] (I)       Started Pattern routing (1T) ( Curr Mem: 1728.80 MB )
[09/09 15:32:53    237s] (I)       Finished Pattern routing (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1731.55 MB )
[09/09 15:32:53    237s] (I)       Usage: 57759 = (27474 H, 30285 V) = (4.89% H, 5.67% V) = (4.698e+04um H, 5.179e+04um V)
[09/09 15:32:53    237s] (I)       Started Add via demand to 2D ( Curr Mem: 1731.55 MB )
[09/09 15:32:53    237s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1731.55 MB )
[09/09 15:32:53    237s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1731.55 MB )
[09/09 15:32:53    237s] (I)       
[09/09 15:32:53    237s] (I)       ============  Phase 1b Route ============
[09/09 15:32:53    237s] (I)       Started Phase 1b ( Curr Mem: 1731.55 MB )
[09/09 15:32:53    237s] (I)       Usage: 57759 = (27474 H, 30285 V) = (4.89% H, 5.67% V) = (4.698e+04um H, 5.179e+04um V)
[09/09 15:32:53    237s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.876789e+04um
[09/09 15:32:53    237s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[09/09 15:32:53    237s] (I)       Congestion threshold : each 60.00, sum 90.00
[09/09 15:32:53    237s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1731.55 MB )
[09/09 15:32:53    237s] (I)       
[09/09 15:32:53    237s] (I)       ============  Phase 1c Route ============
[09/09 15:32:53    237s] (I)       Started Phase 1c ( Curr Mem: 1731.55 MB )
[09/09 15:32:53    237s] (I)       Usage: 57759 = (27474 H, 30285 V) = (4.89% H, 5.67% V) = (4.698e+04um H, 5.179e+04um V)
[09/09 15:32:53    237s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1731.55 MB )
[09/09 15:32:53    237s] (I)       
[09/09 15:32:53    237s] (I)       ============  Phase 1d Route ============
[09/09 15:32:53    237s] (I)       Started Phase 1d ( Curr Mem: 1731.55 MB )
[09/09 15:32:53    237s] (I)       Usage: 57759 = (27474 H, 30285 V) = (4.89% H, 5.67% V) = (4.698e+04um H, 5.179e+04um V)
[09/09 15:32:53    237s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1731.55 MB )
[09/09 15:32:53    237s] (I)       
[09/09 15:32:53    237s] (I)       ============  Phase 1e Route ============
[09/09 15:32:53    237s] (I)       Started Phase 1e ( Curr Mem: 1731.55 MB )
[09/09 15:32:53    237s] (I)       Started Route legalization ( Curr Mem: 1731.55 MB )
[09/09 15:32:53    237s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1731.55 MB )
[09/09 15:32:53    237s] (I)       Usage: 57759 = (27474 H, 30285 V) = (4.89% H, 5.67% V) = (4.698e+04um H, 5.179e+04um V)
[09/09 15:32:53    237s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.876789e+04um
[09/09 15:32:53    237s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1731.55 MB )
[09/09 15:32:53    237s] (I)       
[09/09 15:32:53    237s] (I)       ============  Phase 1l Route ============
[09/09 15:32:53    237s] (I)       Started Phase 1l ( Curr Mem: 1731.55 MB )
[09/09 15:32:53    237s] (I)       Started Layer assignment (1T) ( Curr Mem: 1731.55 MB )
[09/09 15:32:53    237s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1731.55 MB )
[09/09 15:32:53    237s] (I)       Finished Layer assignment (1T) ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1731.55 MB )
[09/09 15:32:53    237s] (I)       Finished Phase 1l ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1731.55 MB )
[09/09 15:32:53    237s] (I)       Finished Net group 1 ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1731.55 MB )
[09/09 15:32:53    237s] (I)       Started Clean cong LA ( Curr Mem: 1731.55 MB )
[09/09 15:32:53    237s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1731.55 MB )
[09/09 15:32:53    237s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[09/09 15:32:53    237s] (I)       Layer  2:     122872     36375         0           0      123085    ( 0.00%) 
[09/09 15:32:53    237s] (I)       Layer  3:     129406     31224         0           0      129591    ( 0.00%) 
[09/09 15:32:53    237s] (I)       Layer  4:     122869      5687         0           0      123085    ( 0.00%) 
[09/09 15:32:53    237s] (I)       Layer  5:     129407      1187         0           0      129591    ( 0.00%) 
[09/09 15:32:53    237s] (I)       Layer  6:     122869         0         0           0      123085    ( 0.00%) 
[09/09 15:32:53    237s] (I)       Layer  7:     116808         0         0        8352      121239    ( 6.44%) 
[09/09 15:32:53    237s] (I)       Layer  8:     111838         0         0        7729      115356    ( 6.28%) 
[09/09 15:32:53    237s] (I)       Layer  9:     129591         0         0           0      129591    ( 0.00%) 
[09/09 15:32:53    237s] (I)       Layer 10:      49206         0         0           0       49234    ( 0.00%) 
[09/09 15:32:53    237s] (I)       Layer 11:      51667         0         0           0       51836    ( 0.00%) 
[09/09 15:32:53    237s] (I)       Total:       1086533     74473         0       16081     1095693    ( 1.45%) 
[09/09 15:32:53    237s] (I)       
[09/09 15:32:53    237s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[09/09 15:32:53    237s] [NR-eGR]                        OverCon            
[09/09 15:32:53    237s] [NR-eGR]                         #Gcell     %Gcell
[09/09 15:32:53    237s] [NR-eGR]       Layer                (0)    OverCon 
[09/09 15:32:53    237s] [NR-eGR] ----------------------------------------------
[09/09 15:32:53    237s] [NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[09/09 15:32:53    237s] [NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[09/09 15:32:53    237s] [NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[09/09 15:32:53    237s] [NR-eGR]      M4  (4)         0( 0.00%)   ( 0.00%) 
[09/09 15:32:53    237s] [NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[09/09 15:32:53    237s] [NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[09/09 15:32:53    237s] [NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[09/09 15:32:53    237s] [NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[09/09 15:32:53    237s] [NR-eGR]      M9  (9)         0( 0.00%)   ( 0.00%) 
[09/09 15:32:53    237s] [NR-eGR]     M10 (10)         0( 0.00%)   ( 0.00%) 
[09/09 15:32:53    237s] [NR-eGR]     M11 (11)         0( 0.00%)   ( 0.00%) 
[09/09 15:32:53    237s] [NR-eGR] ----------------------------------------------
[09/09 15:32:53    237s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[09/09 15:32:53    237s] [NR-eGR] 
[09/09 15:32:53    237s] (I)       Finished Global Routing ( CPU: 0.04 sec, Real: 0.05 sec, Curr Mem: 1731.55 MB )
[09/09 15:32:53    237s] (I)       Started Export 3D cong map ( Curr Mem: 1731.55 MB )
[09/09 15:32:53    237s] (I)       total 2D Cap : 1095917 = (561572 H, 534345 V)
[09/09 15:32:53    237s] (I)       Started Export 2D cong map ( Curr Mem: 1731.55 MB )
[09/09 15:32:53    237s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[09/09 15:32:53    237s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[09/09 15:32:53    237s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1731.55 MB )
[09/09 15:32:53    237s] (I)       Finished Export 3D cong map ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1731.55 MB )
[09/09 15:32:53    237s] (I)       Started Free existing wires ( Curr Mem: 1731.55 MB )
[09/09 15:32:53    237s] (I)       Finished Free existing wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1731.55 MB )
[09/09 15:32:53    237s] (I)       ============= Track Assignment ============
[09/09 15:32:53    237s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1731.55 MB )
[09/09 15:32:53    237s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1731.55 MB )
[09/09 15:32:53    237s] (I)       Started Track Assignment (1T) ( Curr Mem: 1731.55 MB )
[09/09 15:32:53    237s] (I)       Initialize Track Assignment ( max pin layer : 12 )
[09/09 15:32:53    237s] (I)       Current Track Assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1731.55 MB )
[09/09 15:32:53    237s] (I)       Run Multi-thread track assignment
[09/09 15:32:53    237s] (I)       Finished Track Assignment (1T) ( CPU: 0.05 sec, Real: 0.06 sec, Curr Mem: 1731.55 MB )
[09/09 15:32:53    237s] (I)       Started Export ( Curr Mem: 1731.55 MB )
[09/09 15:32:53    237s] [NR-eGR] Started Export DB wires ( Curr Mem: 1731.55 MB )
[09/09 15:32:53    237s] [NR-eGR] Started Export all nets ( Curr Mem: 1731.55 MB )
[09/09 15:32:53    237s] [NR-eGR] Finished Export all nets ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 1731.55 MB )
[09/09 15:32:53    237s] [NR-eGR] Started Set wire vias ( Curr Mem: 1731.55 MB )
[09/09 15:32:53    237s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1731.55 MB )
[09/09 15:32:53    237s] [NR-eGR] Finished Export DB wires ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1731.55 MB )
[09/09 15:32:53    237s] [NR-eGR] --------------------------------------------------------------------------
[09/09 15:32:53    237s] [NR-eGR]     M1  (1F) length: 2.350000e+00um, number of vias: 29283
[09/09 15:32:53    237s] [NR-eGR]     M2  (2V) length: 5.148801e+04um, number of vias: 43813
[09/09 15:32:53    237s] [NR-eGR]     M3  (3H) length: 4.938929e+04um, number of vias: 1709
[09/09 15:32:53    237s] [NR-eGR]     M4  (4V) length: 6.383010e+03um, number of vias: 211
[09/09 15:32:53    237s] [NR-eGR]     M5  (5H) length: 1.625560e+03um, number of vias: 0
[09/09 15:32:53    237s] [NR-eGR]     M6  (6V) length: 0.000000e+00um, number of vias: 0
[09/09 15:32:53    237s] [NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[09/09 15:32:53    237s] [NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[09/09 15:32:53    237s] [NR-eGR]     M9  (9H) length: 0.000000e+00um, number of vias: 0
[09/09 15:32:53    237s] [NR-eGR]    M10 (10V) length: 0.000000e+00um, number of vias: 0
[09/09 15:32:53    237s] [NR-eGR]    M11 (11H) length: 0.000000e+00um, number of vias: 0
[09/09 15:32:53    237s] [NR-eGR] Total length: 1.088882e+05um, number of vias: 75016
[09/09 15:32:53    237s] [NR-eGR] --------------------------------------------------------------------------
[09/09 15:32:53    237s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[09/09 15:32:53    237s] [NR-eGR] --------------------------------------------------------------------------
[09/09 15:32:53    237s] (I)       Started Update net boxes ( Curr Mem: 1731.55 MB )
[09/09 15:32:53    237s] (I)       Finished Update net boxes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1731.55 MB )
[09/09 15:32:53    237s] (I)       Started Update timing ( Curr Mem: 1731.55 MB )
[09/09 15:32:53    237s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1731.55 MB )
[09/09 15:32:53    237s] (I)       Finished Export ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1731.55 MB )
[09/09 15:32:53    237s] (I)       Started Postprocess design ( Curr Mem: 1731.55 MB )
[09/09 15:32:53    237s] (I)       Finished Postprocess design ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1731.55 MB )
[09/09 15:32:53    237s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.19 sec, Real: 0.18 sec, Curr Mem: 1731.55 MB )
[09/09 15:32:53    237s] #% End earlyGlobalRoute (date=09/09 15:32:53, total cpu=0:00:00.2, real=0:00:00.0, peak res=1314.9M, current mem=1312.3M)
[09/09 15:35:47    269s] <CMD> verify_drc
[09/09 15:35:47    269s]  *** Starting Verify DRC (MEM: 1732.0) ***
[09/09 15:35:47    269s] 
[09/09 15:35:47    269s]   VERIFY DRC ...... Starting Verification
[09/09 15:35:47    269s]   VERIFY DRC ...... Initializing
[09/09 15:35:47    269s]   VERIFY DRC ...... Deleting Existing Violations
[09/09 15:35:47    269s]   VERIFY DRC ...... Creating Sub-Areas
[09/09 15:35:47    269s]   VERIFY DRC ...... Using new threading
[09/09 15:35:47    269s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 70.080 68.160} 1 of 9
[09/09 15:35:47    269s]   VERIFY DRC ...... Sub-Area : 1 complete 981 Viols.
[09/09 15:35:47    269s]   VERIFY DRC ...... Sub-Area: {70.080 0.000 140.160 68.160} 2 of 9
[09/09 15:35:47    270s] **WARN: (IMPVFG-1103):	VERIFY DRC did not complete: Number of violations exceeds the Error Limit [1000]
[09/09 15:35:47    270s] 
[09/09 15:35:47    270s]   Verification Complete : 1000 Viols.
[09/09 15:35:47    270s] 
[09/09 15:35:47    270s]  Violation Summary By Layer and Type:
[09/09 15:35:47    270s] 
[09/09 15:35:47    270s] 	          Short   CShort      Mar   CutSpc outOfDie   Totals
[09/09 15:35:47    270s] 	M1           80        0        0        0        0       80
[09/09 15:35:47    270s] 	M2          742        0       54        0        1      797
[09/09 15:35:47    270s] 	Via2          0       91        0        1        0       92
[09/09 15:35:47    270s] 	M3           30        0        0        0        0       30
[09/09 15:35:47    270s] 	Via3          0        1        0        0        0        1
[09/09 15:35:47    270s] 	Totals      852       92       54        1        1     1000
[09/09 15:35:47    270s] 
[09/09 15:35:47    270s]  *** End Verify DRC (CPU: 0:00:00.3  ELAPSED TIME: 0.00  MEM: 0.0M) ***
[09/09 15:35:47    270s] 
[09/09 15:36:18    275s] <CMD> help *route*
[09/09 15:36:18    275s] Multiple matches found:
[09/09 15:36:18    275s]       addSpecialRoute
[09/09 15:36:18    275s]       checkHierRoute
[09/09 15:36:18    275s]       commit_ccopt_clock_tree_route_attributes
[09/09 15:36:18    275s]       createRouteBlk
[09/09 15:36:18    275s]       create_flexfiller_route_blockage
[09/09 15:36:18    275s]       create_route_type
[09/09 15:36:18    275s]       deleteAllPowerPreroutes
[09/09 15:36:18    275s]       deleteAllSignalPreroutes
[09/09 15:36:18    275s]       deleteIntegRouteConstraint
[09/09 15:36:18    275s]       deleteRouteBlk
[09/09 15:36:18    275s]       delete_route_type
[09/09 15:36:18    275s]       detailRoute
[09/09 15:36:18    275s]       earlyGlobalRoute
[09/09 15:36:18    275s]       ecoRoute
[09/09 15:36:18    275s]       editAddRoute
[09/09 15:36:18    275s]       editCommitRoute
[09/09 15:36:18    275s]       fcroute
[09/09 15:36:18    275s]       flipchip_allow_routed_bump_edit
[09/09 15:36:18    275s]       getIntegRouteConstraint
[09/09 15:36:18    275s]       getNanoRouteMode
[09/09 15:36:18    275s]       getPGPinUseSignalRoute
[09/09 15:36:18    275s]       getRouteMode
[09/09 15:36:18    275s]       getSrouteMode
[09/09 15:36:18    275s]       globalDetailRoute
[09/09 15:36:18    275s]       globalRoute
[09/09 15:36:18    275s]       hier_clock_route
[09/09 15:36:18    275s]       loadSpecialRoute
[09/09 15:36:18    275s]       prepareForEcoRoute
[09/09 15:36:18    275s]       reportPowerRoute
[09/09 15:36:18    275s]       reportRoute
[09/09 15:36:18    275s]       reportRouteTypeConstraints
[09/09 15:36:18    275s]       reportSpecialRoute
[09/09 15:36:18    275s]       report_route
[09/09 15:36:18    275s]       routeAndBufferBusSinkGroup
[09/09 15:36:18    275s]       routeDesign
[09/09 15:36:18    275s]       routePGPinUseSignalRoute
[09/09 15:36:18    275s]       routePointToPoint
[09/09 15:36:18    275s]       route_ccopt_clock_tree_nets
[09/09 15:36:18    275s]       route_fix_signoff_drc
[09/09 15:36:18    275s]       route_opt_design
[09/09 15:36:18    275s]       saveRouteGuide
[09/09 15:36:18    275s]       saveSpecialRoute
[09/09 15:36:18    275s]       selectRouteBlk
[09/09 15:36:18    275s]       setIntegRouteConstraint
[09/09 15:36:18    275s]       setNanoRouteMode
[09/09 15:36:18    275s]       setPGPinUseSignalRoute
[09/09 15:36:18    275s]       setRouteBlkDefaultLayer
[09/09 15:36:18    275s]       setRouteMode
[09/09 15:36:18    275s]       setSelectedRouteBlk
[09/09 15:36:18    275s]       setSpecialRouteType
[09/09 15:36:18    275s]       setSrouteMode
[09/09 15:36:18    275s]       sroute
[09/09 15:36:18    275s]       writeIntegRouteConstraint
[09/09 15:36:18    275s] 
[09/09 15:36:36    279s] <CMD> ecoRoute
[09/09 15:36:36    279s] ### Time Record (ecoRoute) is installed.
[09/09 15:36:36    279s] **INFO: User settings:
[09/09 15:36:36    279s] setNanoRouteMode -droutePostRouteSpreadWire         1
[09/09 15:36:36    279s] setNanoRouteMode -droutePostRouteWidenWireRule      VLMDefaultSetup
[09/09 15:36:36    279s] setNanoRouteMode -drouteUseMinSpacingForBlockage    auto
[09/09 15:36:36    279s] setNanoRouteMode -extractThirdPartyCompatible       false
[09/09 15:36:36    279s] setNanoRouteMode -routeStrictlyHonorNonDefaultRule  false
[09/09 15:36:36    279s] setNanoRouteMode -timingEngine                      {}
[09/09 15:36:36    279s] 
[09/09 15:36:36    279s] #% Begin globalDetailRoute (date=09/09 15:36:36, mem=1335.6M)
[09/09 15:36:36    279s] 
[09/09 15:36:36    279s] globalDetailRoute
[09/09 15:36:36    279s] 
[09/09 15:36:36    279s] ### Time Record (globalDetailRoute) is installed.
[09/09 15:36:36    279s] #Start globalDetailRoute on Sat Sep  9 15:36:36 2023
[09/09 15:36:36    279s] #
[09/09 15:36:36    279s] ### Time Record (Pre Callback) is installed.
[09/09 15:36:36    279s] ### Time Record (Pre Callback) is uninstalled.
[09/09 15:36:36    279s] ### Time Record (DB Import) is installed.
[09/09 15:36:36    279s] ### Time Record (Timing Data Generation) is installed.
[09/09 15:36:36    279s] ### Time Record (Timing Data Generation) is uninstalled.
[09/09 15:36:37    279s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[09/09 15:36:37    279s] ### Net info: total nets: 8584
[09/09 15:36:37    279s] ### Net info: dirty nets: 0
[09/09 15:36:37    279s] ### Net info: marked as disconnected nets: 0
[09/09 15:36:37    279s] #num needed restored net=0
[09/09 15:36:37    279s] #need_extraction net=0 (total=8584)
[09/09 15:36:37    279s] ### Net info: fully routed nets: 17
[09/09 15:36:37    279s] ### Net info: trivial (< 2 pins) nets: 90
[09/09 15:36:37    279s] ### Net info: unrouted nets: 8477
[09/09 15:36:37    279s] ### Net info: re-extraction nets: 0
[09/09 15:36:37    279s] ### Net info: ignored nets: 0
[09/09 15:36:37    279s] ### Net info: skip routing nets: 0
[09/09 15:36:37    279s] #WARNING (NRDB-976) The TRACK STEP 0.1900 for preferred direction tracks is smaller than the PITCH 0.2000 for LAYER M3. This will cause routability problems for NanoRoute.
[09/09 15:36:37    279s] #WARNING (NRDB-976) The TRACK STEP 0.1900 for preferred direction tracks is smaller than the PITCH 0.2000 for LAYER M5. This will cause routability problems for NanoRoute.
[09/09 15:36:37    279s] #WARNING (NRDB-976) The TRACK STEP 0.1900 for preferred direction tracks is smaller than the PITCH 0.2000 for LAYER M7. This will cause routability problems for NanoRoute.
[09/09 15:36:37    279s] #WARNING (NRDB-976) The TRACK STEP 0.1900 for preferred direction tracks is smaller than the PITCH 0.3300 for LAYER M9. This will cause routability problems for NanoRoute.
[09/09 15:36:37    279s] #WARNING (NRDB-976) The TRACK STEP 0.4750 for preferred direction tracks is smaller than the PITCH 0.4800 for LAYER M11. This will cause routability problems for NanoRoute.
[09/09 15:36:37    279s] #Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 2 insts, 0 nets marked need extraction)
[09/09 15:36:37    279s] ### import design signature (15): route=726425967 flt_obj=0 vio=1012320908 swire=282492057 shield_wire=1 net_attr=2130849712 dirty_area=0 del_dirty_area=0 cell=1621119143 placement=548232407 pin_access=295849102 inst_pattern=1 halo=0
[09/09 15:36:37    279s] ### Time Record (DB Import) is uninstalled.
[09/09 15:36:37    279s] #NanoRoute Version 20.14-s095_1 NR210411-1939/20_14-UB
[09/09 15:36:37    279s] #RTESIG:78da95d23d6fc2301006e0cefd1527c340a5d2da8eedc46bd56efd12b4ac91490c420407
[09/09 15:36:37    279s] #       f963e0dfd7345225aa102ba3e5c7a77bef3c99ae5e1680287e206ceeb0e42581f7052598
[09/09 15:36:37    279s] #       11322732938f1497f1eafb09dd4ea61f9f5f9900a4826f018eadf365a59a66adaa3d8299
[09/09 15:36:37    279s] #       f37667b6f7109cb6e0b4f7f174d73de239781b34ccd66ddbf40b99127952d09cc14635ee
[09/09 15:36:37    279s] #       cfd427a30ebb0a6abd51a1f1ffb8384721c38d0b4601ad5edf9ebb0a4bedc331f122c7dd
[09/09 15:36:37    279s] #       8022f3da1a654fbd4e527ad96c8f895bc82e420f078a9c8de29c8fe3720ca759915a1861
[09/09 15:36:37    279s] #       45911e0267228df2f3a29c57a656b68ea3d7261caec90c90698d4e2891ec5e8a02d06f67
[09/09 15:36:37    279s] #       c35f8262922c46b18801aed6b9f90191c023fe
[09/09 15:36:37    279s] #
[09/09 15:36:37    279s] #Skip comparing routing design signature in db-snapshot flow
[09/09 15:36:37    279s] ### Time Record (Data Preparation) is installed.
[09/09 15:36:37    279s] #RTESIG:78da95d2cd4fc320140070cffe152f6c872dd914288572357af32b53776d58cbcc624717
[09/09 15:36:37    279s] #       3e0efbef65363199e98a3d127eeff13e984cd70f2b4014df10b67458e62581e715259811
[09/09 15:36:37    279s] #       b2243293b71497f1eae30e5d4fa62fafef1907a4826f010eadf365a59a66a3aa2f0433e7
[09/09 15:36:37    279s] #       edce7c2e20386dc169efe369de05e502bc0d1a669bb66dfa854c0991145430d8aac6fd9a
[09/09 15:36:37    279s] #       fa68d47e5741adb72a34fe0fe7a756c870e19c5140ebc7a7fb2ec39bf6e1908810b81b50
[09/09 15:36:37    279s] #       645e5ba3ecb1d7494acf8bed31710bd959d3c30d45ce46f13c1fc7e5184eb322b530c28a
[09/09 15:36:37    279s] #       223d849cf13412a74539af4cad6c1d47af4dd85f921920d31a9d503c59bd28e2aa7f2a1b
[09/09 15:36:37    279s] #       fe1244f2e25f9062927c95621e3bbd98e7ea1b6bf230b2
[09/09 15:36:37    279s] #
[09/09 15:36:37    279s] ### Time Record (Data Preparation) is uninstalled.
[09/09 15:36:37    279s] ### Time Record (Global Routing) is installed.
[09/09 15:36:37    279s] ### Time Record (Global Routing) is uninstalled.
[09/09 15:36:37    279s] #Total number of trivial nets (e.g. < 2 pins) = 90 (skipped).
[09/09 15:36:37    279s] #Total number of routable nets = 8494.
[09/09 15:36:37    279s] #Total number of nets in the design = 8584.
[09/09 15:36:37    279s] #8477 routable nets do not have any wires.
[09/09 15:36:37    279s] #17 routable nets have routed wires.
[09/09 15:36:37    279s] #8477 nets will be global routed.
[09/09 15:36:37    279s] #17 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[09/09 15:36:37    279s] ### Time Record (Data Preparation) is installed.
[09/09 15:36:37    279s] #Start routing data preparation on Sat Sep  9 15:36:37 2023
[09/09 15:36:37    279s] #
[09/09 15:36:37    279s] #Minimum voltage of a net in the design = 0.000.
[09/09 15:36:37    279s] #Maximum voltage of a net in the design = 1.320.
[09/09 15:36:37    279s] #Voltage range [0.000 - 1.320] has 8582 nets.
[09/09 15:36:37    279s] #Voltage range [1.080 - 1.320] has 1 net.
[09/09 15:36:37    279s] #Voltage range [0.000 - 0.000] has 1 net.
[09/09 15:36:37    279s] ### Time Record (Cell Pin Access) is installed.
[09/09 15:36:37    279s] #Initial pin access analysis.
[09/09 15:36:37    279s] #Detail pin access analysis.
[09/09 15:36:37    279s] ### Time Record (Cell Pin Access) is uninstalled.
[09/09 15:36:37    279s] # M1           H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[09/09 15:36:37    279s] # M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[09/09 15:36:37    279s] # M3           H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[09/09 15:36:37    279s] # M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[09/09 15:36:37    279s] # M5           H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[09/09 15:36:37    279s] # M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[09/09 15:36:37    279s] # M7           H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[09/09 15:36:37    279s] # M8           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[09/09 15:36:37    279s] # M9           H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[09/09 15:36:37    279s] # M10          V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[09/09 15:36:37    279s] # M11          H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
[09/09 15:36:37    279s] #Monitoring time of adding inner blkg by smac
[09/09 15:36:37    279s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1327.01 (MB), peak = 1392.86 (MB)
[09/09 15:36:37    279s] #Regenerating Ggrids automatically.
[09/09 15:36:37    279s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.19000.
[09/09 15:36:37    279s] #Using automatically generated G-grids.
[09/09 15:36:37    279s] #Done routing data preparation.
[09/09 15:36:37    279s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1332.22 (MB), peak = 1392.86 (MB)
[09/09 15:36:37    279s] #
[09/09 15:36:37    279s] #Finished routing data preparation on Sat Sep  9 15:36:37 2023
[09/09 15:36:37    279s] #
[09/09 15:36:37    279s] #Cpu time = 00:00:01
[09/09 15:36:37    279s] #Elapsed time = 00:00:01
[09/09 15:36:37    279s] #Increased memory = 9.30 (MB)
[09/09 15:36:37    279s] #Total memory = 1332.26 (MB)
[09/09 15:36:37    279s] #Peak memory = 1392.86 (MB)
[09/09 15:36:37    279s] #
[09/09 15:36:37    279s] ### Time Record (Data Preparation) is uninstalled.
[09/09 15:36:37    279s] ### Time Record (Global Routing) is installed.
[09/09 15:36:37    279s] #
[09/09 15:36:37    279s] #Start global routing on Sat Sep  9 15:36:37 2023
[09/09 15:36:37    279s] #
[09/09 15:36:37    279s] #
[09/09 15:36:37    279s] #Start global routing initialization on Sat Sep  9 15:36:37 2023
[09/09 15:36:37    279s] #
[09/09 15:36:37    279s] #Number of eco nets is 0
[09/09 15:36:37    279s] #
[09/09 15:36:37    279s] #Start global routing data preparation on Sat Sep  9 15:36:37 2023
[09/09 15:36:37    279s] #
[09/09 15:36:37    279s] ### build_merged_routing_blockage_rect_list starts on Sat Sep  9 15:36:37 2023 with memory = 1332.62 (MB), peak = 1392.86 (MB)
[09/09 15:36:37    279s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[09/09 15:36:37    279s] #Start routing resource analysis on Sat Sep  9 15:36:37 2023
[09/09 15:36:37    279s] #
[09/09 15:36:37    279s] ### init_is_bin_blocked starts on Sat Sep  9 15:36:37 2023 with memory = 1332.64 (MB), peak = 1392.86 (MB)
[09/09 15:36:37    279s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[09/09 15:36:37    279s] ### PDHT_Row_Thread::compute_flow_cap starts on Sat Sep  9 15:36:37 2023 with memory = 1334.16 (MB), peak = 1392.86 (MB)
[09/09 15:36:37    279s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[09/09 15:36:37    279s] ### adjust_flow_cap starts on Sat Sep  9 15:36:37 2023 with memory = 1334.43 (MB), peak = 1392.86 (MB)
[09/09 15:36:37    279s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[09/09 15:36:37    279s] ### adjust_partial_route_blockage starts on Sat Sep  9 15:36:37 2023 with memory = 1334.43 (MB), peak = 1392.86 (MB)
[09/09 15:36:37    279s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[09/09 15:36:37    279s] ### set_via_blocked starts on Sat Sep  9 15:36:37 2023 with memory = 1334.43 (MB), peak = 1392.86 (MB)
[09/09 15:36:37    279s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[09/09 15:36:37    279s] ### copy_flow starts on Sat Sep  9 15:36:37 2023 with memory = 1334.43 (MB), peak = 1392.86 (MB)
[09/09 15:36:37    279s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[09/09 15:36:37    279s] #Routing resource analysis is done on Sat Sep  9 15:36:37 2023
[09/09 15:36:37    279s] #
[09/09 15:36:37    279s] ### report_flow_cap starts on Sat Sep  9 15:36:37 2023 with memory = 1334.44 (MB), peak = 1392.86 (MB)
[09/09 15:36:37    279s] #  Resource Analysis:
[09/09 15:36:37    279s] #
[09/09 15:36:37    279s] #               Routing  #Avail      #Track     #Total     %Gcell
[09/09 15:36:37    279s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[09/09 15:36:37    279s] #  --------------------------------------------------------------
[09/09 15:36:37    279s] #  M1             H        1071           0        5183    81.40%
[09/09 15:36:37    279s] #  M2             V        1044           0        5183     0.00%
[09/09 15:36:37    279s] #  M3             H        1071           0        5183     0.00%
[09/09 15:36:37    279s] #  M4             V        1044           0        5183     0.00%
[09/09 15:36:37    279s] #  M5             H        1071           0        5183     0.00%
[09/09 15:36:37    279s] #  M6             V        1044           0        5183     0.00%
[09/09 15:36:37    279s] #  M7             H         965         106        5183     5.48%
[09/09 15:36:37    279s] #  M8             V         946          98        5183     3.99%
[09/09 15:36:37    279s] #  M9             H        1071           0        5183     0.00%
[09/09 15:36:37    279s] #  M10            V         417           0        5183     0.00%
[09/09 15:36:37    279s] #  M11            H         428           0        5183     0.00%
[09/09 15:36:37    279s] #  --------------------------------------------------------------
[09/09 15:36:37    279s] #  Total                  10173       1.74%       57013     8.26%
[09/09 15:36:37    279s] #
[09/09 15:36:37    279s] #
[09/09 15:36:37    279s] #
[09/09 15:36:37    279s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[09/09 15:36:37    279s] ### analyze_m2_tracks starts on Sat Sep  9 15:36:37 2023 with memory = 1334.44 (MB), peak = 1392.86 (MB)
[09/09 15:36:37    279s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[09/09 15:36:37    279s] ### report_initial_resource starts on Sat Sep  9 15:36:37 2023 with memory = 1334.45 (MB), peak = 1392.86 (MB)
[09/09 15:36:37    279s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[09/09 15:36:37    279s] ### mark_pg_pins_accessibility starts on Sat Sep  9 15:36:37 2023 with memory = 1334.45 (MB), peak = 1392.86 (MB)
[09/09 15:36:37    279s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[09/09 15:36:37    279s] ### set_net_region starts on Sat Sep  9 15:36:37 2023 with memory = 1334.45 (MB), peak = 1392.86 (MB)
[09/09 15:36:37    279s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[09/09 15:36:37    279s] #
[09/09 15:36:37    279s] #Global routing data preparation is done on Sat Sep  9 15:36:37 2023
[09/09 15:36:37    279s] #
[09/09 15:36:37    279s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1334.46 (MB), peak = 1392.86 (MB)
[09/09 15:36:37    279s] #
[09/09 15:36:37    279s] ### prepare_level starts on Sat Sep  9 15:36:37 2023 with memory = 1334.46 (MB), peak = 1392.86 (MB)
[09/09 15:36:37    279s] ### init level 1 starts on Sat Sep  9 15:36:37 2023 with memory = 1334.47 (MB), peak = 1392.86 (MB)
[09/09 15:36:37    279s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[09/09 15:36:37    279s] ### Level 1 hgrid = 73 X 71
[09/09 15:36:37    279s] ### init level 2 starts on Sat Sep  9 15:36:37 2023 with memory = 1334.51 (MB), peak = 1392.86 (MB)
[09/09 15:36:37    279s] ### init level 2 cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[09/09 15:36:37    279s] ### Level 2 hgrid = 19 X 18  (large_net only)
[09/09 15:36:37    279s] ### prepare_level_flow starts on Sat Sep  9 15:36:37 2023 with memory = 1334.91 (MB), peak = 1392.86 (MB)
[09/09 15:36:37    279s] ### init_flow_edge starts on Sat Sep  9 15:36:37 2023 with memory = 1334.91 (MB), peak = 1392.86 (MB)
[09/09 15:36:37    279s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[09/09 15:36:37    279s] ### init_flow_edge starts on Sat Sep  9 15:36:37 2023 with memory = 1338.22 (MB), peak = 1392.86 (MB)
[09/09 15:36:37    279s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[09/09 15:36:37    279s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[09/09 15:36:37    279s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[09/09 15:36:37    279s] #
[09/09 15:36:37    279s] #Global routing initialization is done on Sat Sep  9 15:36:37 2023
[09/09 15:36:37    279s] #
[09/09 15:36:37    279s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1338.20 (MB), peak = 1392.86 (MB)
[09/09 15:36:37    279s] #
[09/09 15:36:37    279s] ### routing large nets 
[09/09 15:36:37    279s] #start global routing iteration 1...
[09/09 15:36:37    279s] ### init_flow_edge starts on Sat Sep  9 15:36:37 2023 with memory = 1338.22 (MB), peak = 1392.86 (MB)
[09/09 15:36:37    279s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[09/09 15:36:37    279s] ### routing at level 2 (topmost level) iter 0
[09/09 15:36:37    279s] ### Uniform Hboxes (5x4)
[09/09 15:36:37    279s] ### routing at level 1 iter 0 for 0 hboxes
[09/09 15:36:37    280s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1346.46 (MB), peak = 1392.86 (MB)
[09/09 15:36:37    280s] #
[09/09 15:36:37    280s] #start global routing iteration 2...
[09/09 15:36:37    280s] ### init_flow_edge starts on Sat Sep  9 15:36:37 2023 with memory = 1346.49 (MB), peak = 1392.86 (MB)
[09/09 15:36:37    280s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[09/09 15:36:37    280s] ### cal_flow starts on Sat Sep  9 15:36:37 2023 with memory = 1346.62 (MB), peak = 1392.86 (MB)
[09/09 15:36:37    280s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[09/09 15:36:37    280s] ### routing at level 1 (topmost level) iter 0
[09/09 15:36:38    281s] ### measure_qor starts on Sat Sep  9 15:36:38 2023 with memory = 1366.03 (MB), peak = 1392.86 (MB)
[09/09 15:36:38    281s] ### measure_congestion starts on Sat Sep  9 15:36:38 2023 with memory = 1366.03 (MB), peak = 1392.86 (MB)
[09/09 15:36:38    281s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[09/09 15:36:38    281s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[09/09 15:36:38    281s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1356.76 (MB), peak = 1392.86 (MB)
[09/09 15:36:38    281s] #
[09/09 15:36:38    281s] #start global routing iteration 3...
[09/09 15:36:38    281s] ### routing at level 1 (topmost level) iter 1
[09/09 15:36:39    281s] ### measure_qor starts on Sat Sep  9 15:36:39 2023 with memory = 1364.64 (MB), peak = 1392.86 (MB)
[09/09 15:36:39    281s] ### measure_congestion starts on Sat Sep  9 15:36:39 2023 with memory = 1364.64 (MB), peak = 1392.86 (MB)
[09/09 15:36:39    281s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[09/09 15:36:39    281s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[09/09 15:36:39    281s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1358.58 (MB), peak = 1392.86 (MB)
[09/09 15:36:39    281s] #
[09/09 15:36:39    281s] ### route_end starts on Sat Sep  9 15:36:39 2023 with memory = 1358.59 (MB), peak = 1392.86 (MB)
[09/09 15:36:39    281s] #
[09/09 15:36:39    281s] #Total number of trivial nets (e.g. < 2 pins) = 90 (skipped).
[09/09 15:36:39    281s] #Total number of routable nets = 8494.
[09/09 15:36:39    281s] #Total number of nets in the design = 8584.
[09/09 15:36:39    281s] #
[09/09 15:36:39    281s] #8494 routable nets have routed wires.
[09/09 15:36:39    281s] #17 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[09/09 15:36:39    281s] #
[09/09 15:36:39    281s] #Routed nets constraints summary:
[09/09 15:36:39    281s] #-----------------------------
[09/09 15:36:39    281s] #        Rules   Unconstrained  
[09/09 15:36:39    281s] #-----------------------------
[09/09 15:36:39    281s] #      Default            8477  
[09/09 15:36:39    281s] #         2w2s               0  
[09/09 15:36:39    281s] #-----------------------------
[09/09 15:36:39    281s] #        Total            8477  
[09/09 15:36:39    281s] #-----------------------------
[09/09 15:36:39    281s] #
[09/09 15:36:39    281s] #Routing constraints summary of the whole design:
[09/09 15:36:39    281s] #---------------------------------------------------------
[09/09 15:36:39    281s] #        Rules   Pref Layer   Avoid Detour   Unconstrained  
[09/09 15:36:39    281s] #---------------------------------------------------------
[09/09 15:36:39    281s] #      Default            0              0            8477  
[09/09 15:36:39    281s] #         2w2s           17             17               0  
[09/09 15:36:39    281s] #---------------------------------------------------------
[09/09 15:36:39    281s] #        Total           17             17            8477  
[09/09 15:36:39    281s] #---------------------------------------------------------
[09/09 15:36:39    281s] #
[09/09 15:36:39    281s] ### cal_base_flow starts on Sat Sep  9 15:36:39 2023 with memory = 1358.60 (MB), peak = 1392.86 (MB)
[09/09 15:36:39    281s] ### init_flow_edge starts on Sat Sep  9 15:36:39 2023 with memory = 1358.60 (MB), peak = 1392.86 (MB)
[09/09 15:36:39    281s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[09/09 15:36:39    281s] ### cal_flow starts on Sat Sep  9 15:36:39 2023 with memory = 1358.60 (MB), peak = 1392.86 (MB)
[09/09 15:36:39    281s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[09/09 15:36:39    281s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[09/09 15:36:39    281s] ### report_overcon starts on Sat Sep  9 15:36:39 2023 with memory = 1358.60 (MB), peak = 1392.86 (MB)
[09/09 15:36:39    281s] #
[09/09 15:36:39    281s] #  Congestion Analysis: (blocked Gcells are excluded)
[09/09 15:36:39    281s] #
[09/09 15:36:39    281s] #                 OverCon       OverCon          
[09/09 15:36:39    281s] #                  #Gcell        #Gcell    %Gcell
[09/09 15:36:39    281s] #     Layer           (1)           (2)   OverCon  Flow/Cap
[09/09 15:36:39    281s] #  ------------------------------------------------------------
[09/09 15:36:39    281s] #  M1            0(0.00%)      0(0.00%)   (0.00%)     0.80  
[09/09 15:36:39    281s] #  M2            1(0.02%)      1(0.02%)   (0.04%)     0.46  
[09/09 15:36:39    281s] #  M3            0(0.00%)      0(0.00%)   (0.00%)     0.36  
[09/09 15:36:39    281s] #  M4            0(0.00%)      0(0.00%)   (0.00%)     0.08  
[09/09 15:36:39    281s] #  M5            0(0.00%)      0(0.00%)   (0.00%)     0.01  
[09/09 15:36:39    281s] #  M6            0(0.00%)      0(0.00%)   (0.00%)     0.01  
[09/09 15:36:39    281s] #  M7            0(0.00%)      0(0.00%)   (0.00%)     0.00  
[09/09 15:36:39    281s] #  M8            0(0.00%)      0(0.00%)   (0.00%)     0.00  
[09/09 15:36:39    281s] #  M9            0(0.00%)      0(0.00%)   (0.00%)     0.00  
[09/09 15:36:39    281s] #  M10           0(0.00%)      0(0.00%)   (0.00%)     0.00  
[09/09 15:36:39    281s] #  M11           0(0.00%)      0(0.00%)   (0.00%)     0.00  
[09/09 15:36:39    281s] #  ------------------------------------------------------------
[09/09 15:36:39    281s] #     Total      1(0.00%)      1(0.00%)   (0.00%)
[09/09 15:36:39    281s] #
[09/09 15:36:39    281s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
[09/09 15:36:39    281s] #  Overflow after GR: 0.00% H + 0.00% V
[09/09 15:36:39    281s] #
[09/09 15:36:39    281s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[09/09 15:36:39    281s] ### cal_base_flow starts on Sat Sep  9 15:36:39 2023 with memory = 1358.61 (MB), peak = 1392.86 (MB)
[09/09 15:36:39    281s] ### init_flow_edge starts on Sat Sep  9 15:36:39 2023 with memory = 1358.61 (MB), peak = 1392.86 (MB)
[09/09 15:36:39    281s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[09/09 15:36:39    281s] ### cal_flow starts on Sat Sep  9 15:36:39 2023 with memory = 1358.61 (MB), peak = 1392.86 (MB)
[09/09 15:36:39    281s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[09/09 15:36:39    281s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[09/09 15:36:39    281s] ### export_cong_map starts on Sat Sep  9 15:36:39 2023 with memory = 1358.62 (MB), peak = 1392.86 (MB)
[09/09 15:36:39    281s] ### PDZT_Export::export_cong_map starts on Sat Sep  9 15:36:39 2023 with memory = 1358.62 (MB), peak = 1392.86 (MB)
[09/09 15:36:39    281s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[09/09 15:36:39    281s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[09/09 15:36:39    281s] ### import_cong_map starts on Sat Sep  9 15:36:39 2023 with memory = 1358.62 (MB), peak = 1392.86 (MB)
[09/09 15:36:39    281s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[09/09 15:36:39    281s] ### update starts on Sat Sep  9 15:36:39 2023 with memory = 1358.62 (MB), peak = 1392.86 (MB)
[09/09 15:36:39    281s] #Complete Global Routing.
[09/09 15:36:39    281s] #Total number of nets with non-default rule or having extra spacing = 17
[09/09 15:36:39    281s] #Total wire length = 94783 um.
[09/09 15:36:39    281s] #Total half perimeter of net bounding box = 98240 um.
[09/09 15:36:39    281s] #Total wire length on LAYER M1 = 216 um.
[09/09 15:36:39    281s] #Total wire length on LAYER M2 = 42517 um.
[09/09 15:36:39    281s] #Total wire length on LAYER M3 = 41621 um.
[09/09 15:36:39    281s] #Total wire length on LAYER M4 = 8963 um.
[09/09 15:36:39    281s] #Total wire length on LAYER M5 = 1467 um.
[09/09 15:36:39    281s] #Total wire length on LAYER M6 = 0 um.
[09/09 15:36:39    281s] #Total wire length on LAYER M7 = 0 um.
[09/09 15:36:39    281s] #Total wire length on LAYER M8 = 0 um.
[09/09 15:36:39    281s] #Total wire length on LAYER M9 = 0 um.
[09/09 15:36:39    281s] #Total wire length on LAYER M10 = 0 um.
[09/09 15:36:39    281s] #Total wire length on LAYER M11 = 0 um.
[09/09 15:36:39    281s] #Total number of vias = 46596
[09/09 15:36:39    281s] #Total number of multi-cut vias = 1 (  0.0%)
[09/09 15:36:39    281s] #Total number of single cut vias = 46595 (100.0%)
[09/09 15:36:39    281s] #Up-Via Summary (total 46596):
[09/09 15:36:39    281s] #                   single-cut          multi-cut      Total
[09/09 15:36:39    281s] #-----------------------------------------------------------
[09/09 15:36:39    281s] # M1             28656 (100.0%)         1 (  0.0%)      28657
[09/09 15:36:39    281s] # M2             16097 (100.0%)         0 (  0.0%)      16097
[09/09 15:36:39    281s] # M3              1732 (100.0%)         0 (  0.0%)       1732
[09/09 15:36:39    281s] # M4               110 (100.0%)         0 (  0.0%)        110
[09/09 15:36:39    281s] #-----------------------------------------------------------
[09/09 15:36:39    281s] #                46595 (100.0%)         1 (  0.0%)      46596 
[09/09 15:36:39    281s] #
[09/09 15:36:39    281s] ### update cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[09/09 15:36:39    281s] ### report_overcon starts on Sat Sep  9 15:36:39 2023 with memory = 1358.62 (MB), peak = 1392.86 (MB)
[09/09 15:36:39    281s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[09/09 15:36:39    281s] ### report_overcon starts on Sat Sep  9 15:36:39 2023 with memory = 1358.62 (MB), peak = 1392.86 (MB)
[09/09 15:36:39    281s] #Max overcon = 2 tracks.
[09/09 15:36:39    281s] #Total overcon = 0.00%.
[09/09 15:36:39    281s] #Worst layer Gcell overcon rate = 0.00%.
[09/09 15:36:39    281s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[09/09 15:36:39    281s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[09/09 15:36:39    281s] ### global_route design signature (18): route=1003753465 net_attr=2043104822
[09/09 15:36:39    281s] #
[09/09 15:36:39    281s] #Global routing statistics:
[09/09 15:36:39    281s] #Cpu time = 00:00:02
[09/09 15:36:39    281s] #Elapsed time = 00:00:02
[09/09 15:36:39    281s] #Increased memory = 21.21 (MB)
[09/09 15:36:39    281s] #Total memory = 1353.47 (MB)
[09/09 15:36:39    281s] #Peak memory = 1392.86 (MB)
[09/09 15:36:39    281s] #
[09/09 15:36:39    281s] #Finished global routing on Sat Sep  9 15:36:39 2023
[09/09 15:36:39    281s] #
[09/09 15:36:39    281s] #
[09/09 15:36:39    281s] ### Time Record (Global Routing) is uninstalled.
[09/09 15:36:39    281s] ### Time Record (Data Preparation) is installed.
[09/09 15:36:39    281s] ### Time Record (Data Preparation) is uninstalled.
[09/09 15:36:39    281s] ### track-assign external-init starts on Sat Sep  9 15:36:39 2023 with memory = 1352.21 (MB), peak = 1392.86 (MB)
[09/09 15:36:39    281s] ### Time Record (Track Assignment) is installed.
[09/09 15:36:39    281s] ### Time Record (Track Assignment) is uninstalled.
[09/09 15:36:39    281s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[09/09 15:36:39    281s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1352.22 (MB), peak = 1392.86 (MB)
[09/09 15:36:39    281s] ### track-assign engine-init starts on Sat Sep  9 15:36:39 2023 with memory = 1352.23 (MB), peak = 1392.86 (MB)
[09/09 15:36:39    281s] ### Time Record (Track Assignment) is installed.
[09/09 15:36:39    281s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[09/09 15:36:39    281s] ### track-assign core-engine starts on Sat Sep  9 15:36:39 2023 with memory = 1352.28 (MB), peak = 1392.86 (MB)
[09/09 15:36:39    281s] #Start Track Assignment.
[09/09 15:36:39    282s] #Done with 10563 horizontal wires in 3 hboxes and 12594 vertical wires in 3 hboxes.
[09/09 15:36:40    282s] #Done with 2550 horizontal wires in 3 hboxes and 3470 vertical wires in 3 hboxes.
[09/09 15:36:40    282s] #Complete Track Assignment.
[09/09 15:36:40    282s] #Total number of nets with non-default rule or having extra spacing = 17
[09/09 15:36:40    282s] #Total wire length = 100974 um.
[09/09 15:36:40    282s] #Total half perimeter of net bounding box = 98240 um.
[09/09 15:36:40    282s] #Total wire length on LAYER M1 = 4788 um.
[09/09 15:36:40    282s] #Total wire length on LAYER M2 = 42115 um.
[09/09 15:36:40    282s] #Total wire length on LAYER M3 = 43546 um.
[09/09 15:36:40    282s] #Total wire length on LAYER M4 = 9032 um.
[09/09 15:36:40    282s] #Total wire length on LAYER M5 = 1493 um.
[09/09 15:36:40    282s] #Total wire length on LAYER M6 = 0 um.
[09/09 15:36:40    282s] #Total wire length on LAYER M7 = 0 um.
[09/09 15:36:40    282s] #Total wire length on LAYER M8 = 0 um.
[09/09 15:36:40    282s] #Total wire length on LAYER M9 = 0 um.
[09/09 15:36:40    282s] #Total wire length on LAYER M10 = 0 um.
[09/09 15:36:40    282s] #Total wire length on LAYER M11 = 0 um.
[09/09 15:36:40    282s] #Total number of vias = 46596
[09/09 15:36:40    282s] #Total number of multi-cut vias = 1 (  0.0%)
[09/09 15:36:40    282s] #Total number of single cut vias = 46595 (100.0%)
[09/09 15:36:40    282s] #Up-Via Summary (total 46596):
[09/09 15:36:40    282s] #                   single-cut          multi-cut      Total
[09/09 15:36:40    282s] #-----------------------------------------------------------
[09/09 15:36:40    282s] # M1             28656 (100.0%)         1 (  0.0%)      28657
[09/09 15:36:40    282s] # M2             16097 (100.0%)         0 (  0.0%)      16097
[09/09 15:36:40    282s] # M3              1732 (100.0%)         0 (  0.0%)       1732
[09/09 15:36:40    282s] # M4               110 (100.0%)         0 (  0.0%)        110
[09/09 15:36:40    282s] #-----------------------------------------------------------
[09/09 15:36:40    282s] #                46595 (100.0%)         1 (  0.0%)      46596 
[09/09 15:36:40    282s] #
[09/09 15:36:40    282s] ### track_assign design signature (21): route=1805664687
[09/09 15:36:40    282s] ### track-assign core-engine cpu:00:00:01, real:00:00:01, mem:1.3 GB, peak:1.4 GB
[09/09 15:36:40    282s] ### Time Record (Track Assignment) is uninstalled.
[09/09 15:36:40    282s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1352.58 (MB), peak = 1392.86 (MB)
[09/09 15:36:40    282s] #
[09/09 15:36:40    282s] #number of short segments in preferred routing layers
[09/09 15:36:40    282s] #	
[09/09 15:36:40    282s] #	
[09/09 15:36:40    282s] #
[09/09 15:36:40    282s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[09/09 15:36:40    282s] #Cpu time = 00:00:03
[09/09 15:36:40    282s] #Elapsed time = 00:00:03
[09/09 15:36:40    282s] #Increased memory = 29.89 (MB)
[09/09 15:36:40    282s] #Total memory = 1352.79 (MB)
[09/09 15:36:40    282s] #Peak memory = 1392.86 (MB)
[09/09 15:36:40    282s] ### Time Record (Detail Routing) is installed.
[09/09 15:36:40    282s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2660 ( 1.33000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[09/09 15:36:40    283s] #
[09/09 15:36:40    283s] #Start Detail Routing..
[09/09 15:36:41    283s] #start initial detail routing ...
[09/09 15:36:41    283s] ### Design has 0 dirty nets, 5060 dirty-areas), has valid drcs
[09/09 15:36:57    300s] # ECO: 0.0% of the total area was rechecked for DRC, and 100.0% required routing.
[09/09 15:36:58    300s] #   number of violations = 133
[09/09 15:36:58    300s] #
[09/09 15:36:58    300s] #    By Layer and Type :
[09/09 15:36:58    300s] #	         MetSpc   EOLSpc    Short     Loop   CutSpc   CShort   Totals
[09/09 15:36:58    300s] #	M1           14        2       92        1        1        1      111
[09/09 15:36:58    300s] #	M2            9        3        8        2        0        0       22
[09/09 15:36:58    300s] #	Totals       23        5      100        3        1        1      133
[09/09 15:36:58    300s] #0 out of 7644 instances (0.0%) need to be verified(marked ipoed), dirty area = 0.0%.
[09/09 15:36:58    300s] #0.0% of the total area is being checked for drcs
[09/09 15:36:58    300s] #0.0% of the total area was checked
[09/09 15:36:58    300s] #   number of violations = 133
[09/09 15:36:58    300s] #
[09/09 15:36:58    300s] #    By Layer and Type :
[09/09 15:36:58    300s] #	         MetSpc   EOLSpc    Short     Loop   CutSpc   CShort   Totals
[09/09 15:36:58    300s] #	M1           14        2       92        1        1        1      111
[09/09 15:36:58    300s] #	M2            9        3        8        2        0        0       22
[09/09 15:36:58    300s] #	Totals       23        5      100        3        1        1      133
[09/09 15:36:58    300s] #cpu time = 00:00:17, elapsed time = 00:00:17, memory = 1393.59 (MB), peak = 1440.36 (MB)
[09/09 15:36:58    300s] #start 1st optimization iteration ...
[09/09 15:36:59    302s] #   number of violations = 8
[09/09 15:36:59    302s] #
[09/09 15:36:59    302s] #    By Layer and Type :
[09/09 15:36:59    302s] #	         MetSpc    Short   Totals
[09/09 15:36:59    302s] #	M1            2        3        5
[09/09 15:36:59    302s] #	M2            1        2        3
[09/09 15:36:59    302s] #	Totals        3        5        8
[09/09 15:36:59    302s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1395.30 (MB), peak = 1460.44 (MB)
[09/09 15:36:59    302s] #start 2nd optimization iteration ...
[09/09 15:36:59    302s] #   number of violations = 5
[09/09 15:36:59    302s] #
[09/09 15:36:59    302s] #    By Layer and Type :
[09/09 15:36:59    302s] #	         MetSpc    NSMet    Short   Totals
[09/09 15:36:59    302s] #	M1            0        1        3        4
[09/09 15:36:59    302s] #	M2            1        0        0        1
[09/09 15:36:59    302s] #	Totals        1        1        3        5
[09/09 15:36:59    302s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1395.61 (MB), peak = 1460.44 (MB)
[09/09 15:36:59    302s] #start 3rd optimization iteration ...
[09/09 15:37:00    302s] #   number of violations = 5
[09/09 15:37:00    302s] #
[09/09 15:37:00    302s] #    By Layer and Type :
[09/09 15:37:00    302s] #	         MetSpc    NSMet    Short   Totals
[09/09 15:37:00    302s] #	M1            0        1        3        4
[09/09 15:37:00    302s] #	M2            1        0        0        1
[09/09 15:37:00    302s] #	Totals        1        1        3        5
[09/09 15:37:00    302s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1395.03 (MB), peak = 1460.44 (MB)
[09/09 15:37:00    302s] #start 4th optimization iteration ...
[09/09 15:37:00    302s] #   number of violations = 5
[09/09 15:37:00    302s] #
[09/09 15:37:00    302s] #    By Layer and Type :
[09/09 15:37:00    302s] #	         MetSpc    NSMet    Short   Totals
[09/09 15:37:00    302s] #	M1            1        1        2        4
[09/09 15:37:00    302s] #	M2            1        0        0        1
[09/09 15:37:00    302s] #	Totals        2        1        2        5
[09/09 15:37:00    302s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1395.91 (MB), peak = 1460.44 (MB)
[09/09 15:37:00    302s] #start 5th optimization iteration ...
[09/09 15:37:00    302s] #   number of violations = 5
[09/09 15:37:00    302s] #
[09/09 15:37:00    302s] #    By Layer and Type :
[09/09 15:37:00    302s] #	         MetSpc    Short   Totals
[09/09 15:37:00    302s] #	M1            1        3        4
[09/09 15:37:00    302s] #	M2            1        0        1
[09/09 15:37:00    302s] #	Totals        2        3        5
[09/09 15:37:00    302s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1396.60 (MB), peak = 1460.44 (MB)
[09/09 15:37:00    302s] #start 6th optimization iteration ...
[09/09 15:37:00    303s] #   number of violations = 5
[09/09 15:37:00    303s] #
[09/09 15:37:00    303s] #    By Layer and Type :
[09/09 15:37:00    303s] #	         MetSpc    Short   Totals
[09/09 15:37:00    303s] #	M1            2        2        4
[09/09 15:37:00    303s] #	M2            1        0        1
[09/09 15:37:00    303s] #	Totals        3        2        5
[09/09 15:37:00    303s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1397.68 (MB), peak = 1482.77 (MB)
[09/09 15:37:00    303s] #start 7th optimization iteration ...
[09/09 15:37:01    303s] #   number of violations = 5
[09/09 15:37:01    303s] #
[09/09 15:37:01    303s] #    By Layer and Type :
[09/09 15:37:01    303s] #	         MetSpc    NSMet    Short   Totals
[09/09 15:37:01    303s] #	M1            0        1        3        4
[09/09 15:37:01    303s] #	M2            1        0        0        1
[09/09 15:37:01    303s] #	Totals        1        1        3        5
[09/09 15:37:01    303s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1397.38 (MB), peak = 1482.77 (MB)
[09/09 15:37:01    303s] #start 8th optimization iteration ...
[09/09 15:37:01    303s] #   number of violations = 5
[09/09 15:37:01    303s] #
[09/09 15:37:01    303s] #    By Layer and Type :
[09/09 15:37:01    303s] #	         MetSpc    NSMet    Short   Totals
[09/09 15:37:01    303s] #	M1            0        1        3        4
[09/09 15:37:01    303s] #	M2            1        0        0        1
[09/09 15:37:01    303s] #	Totals        1        1        3        5
[09/09 15:37:01    303s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1397.84 (MB), peak = 1482.77 (MB)
[09/09 15:37:01    303s] #start 9th optimization iteration ...
[09/09 15:37:01    303s] #   number of violations = 5
[09/09 15:37:01    303s] #
[09/09 15:37:01    303s] #    By Layer and Type :
[09/09 15:37:01    303s] #	         MetSpc    Short   Totals
[09/09 15:37:01    303s] #	M1            1        3        4
[09/09 15:37:01    303s] #	M2            1        0        1
[09/09 15:37:01    303s] #	Totals        2        3        5
[09/09 15:37:01    303s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1396.42 (MB), peak = 1482.77 (MB)
[09/09 15:37:01    303s] #start 10th optimization iteration ...
[09/09 15:37:01    303s] #   number of violations = 6
[09/09 15:37:01    303s] #
[09/09 15:37:01    303s] #    By Layer and Type :
[09/09 15:37:01    303s] #	         MetSpc    Short      Mar   Totals
[09/09 15:37:01    303s] #	M1            1        2        0        3
[09/09 15:37:01    303s] #	M2            1        1        1        3
[09/09 15:37:01    303s] #	Totals        2        3        1        6
[09/09 15:37:01    303s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1398.12 (MB), peak = 1482.77 (MB)
[09/09 15:37:01    303s] #start 11th optimization iteration ...
[09/09 15:37:01    304s] #   number of violations = 5
[09/09 15:37:01    304s] #
[09/09 15:37:01    304s] #    By Layer and Type :
[09/09 15:37:01    304s] #	         MetSpc    Short   Totals
[09/09 15:37:01    304s] #	M1            0        2        2
[09/09 15:37:01    304s] #	M2            1        2        3
[09/09 15:37:01    304s] #	Totals        1        4        5
[09/09 15:37:01    304s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1396.68 (MB), peak = 1482.77 (MB)
[09/09 15:37:01    304s] #start 12th optimization iteration ...
[09/09 15:37:02    304s] #   number of violations = 5
[09/09 15:37:02    304s] #
[09/09 15:37:02    304s] #    By Layer and Type :
[09/09 15:37:02    304s] #	         MetSpc    Short   Totals
[09/09 15:37:02    304s] #	M1            1        2        3
[09/09 15:37:02    304s] #	M2            1        1        2
[09/09 15:37:02    304s] #	Totals        2        3        5
[09/09 15:37:02    304s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1397.88 (MB), peak = 1485.72 (MB)
[09/09 15:37:02    304s] #start 13th optimization iteration ...
[09/09 15:37:02    304s] #   number of violations = 5
[09/09 15:37:02    304s] #
[09/09 15:37:02    304s] #    By Layer and Type :
[09/09 15:37:02    304s] #	         MetSpc    Short   Totals
[09/09 15:37:02    304s] #	M1            0        3        3
[09/09 15:37:02    304s] #	M2            1        1        2
[09/09 15:37:02    304s] #	Totals        1        4        5
[09/09 15:37:02    304s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1396.95 (MB), peak = 1489.07 (MB)
[09/09 15:37:02    304s] #start 14th optimization iteration ...
[09/09 15:37:02    304s] #   number of violations = 5
[09/09 15:37:02    304s] #
[09/09 15:37:02    304s] #    By Layer and Type :
[09/09 15:37:02    304s] #	         MetSpc    Short   Totals
[09/09 15:37:02    304s] #	M1            0        3        3
[09/09 15:37:02    304s] #	M2            1        1        2
[09/09 15:37:02    304s] #	Totals        1        4        5
[09/09 15:37:02    304s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1398.03 (MB), peak = 1489.07 (MB)
[09/09 15:37:02    304s] #start 15th optimization iteration ...
[09/09 15:37:02    304s] #   number of violations = 4
[09/09 15:37:02    304s] #
[09/09 15:37:02    304s] #    By Layer and Type :
[09/09 15:37:02    304s] #	         MetSpc    Short      Mar   Totals
[09/09 15:37:02    304s] #	M1            0        1        0        1
[09/09 15:37:02    304s] #	M2            1        1        1        3
[09/09 15:37:02    304s] #	Totals        1        2        1        4
[09/09 15:37:02    304s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1398.38 (MB), peak = 1489.07 (MB)
[09/09 15:37:02    304s] #start 16th optimization iteration ...
[09/09 15:37:02    305s] #   number of violations = 3
[09/09 15:37:02    305s] #
[09/09 15:37:02    305s] #    By Layer and Type :
[09/09 15:37:02    305s] #	         MetSpc    Short   Totals
[09/09 15:37:02    305s] #	M1            0        1        1
[09/09 15:37:02    305s] #	M2            1        1        2
[09/09 15:37:02    305s] #	Totals        1        2        3
[09/09 15:37:02    305s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1395.78 (MB), peak = 1489.07 (MB)
[09/09 15:37:02    305s] #Complete Detail Routing.
[09/09 15:37:02    305s] #Total number of nets with non-default rule or having extra spacing = 17
[09/09 15:37:02    305s] #Total wire length = 102325 um.
[09/09 15:37:02    305s] #Total half perimeter of net bounding box = 98240 um.
[09/09 15:37:02    305s] #Total wire length on LAYER M1 = 1349 um.
[09/09 15:37:02    305s] #Total wire length on LAYER M2 = 46253 um.
[09/09 15:37:02    305s] #Total wire length on LAYER M3 = 43714 um.
[09/09 15:37:02    305s] #Total wire length on LAYER M4 = 9613 um.
[09/09 15:37:02    305s] #Total wire length on LAYER M5 = 1396 um.
[09/09 15:37:02    305s] #Total wire length on LAYER M6 = 0 um.
[09/09 15:37:02    305s] #Total wire length on LAYER M7 = 0 um.
[09/09 15:37:02    305s] #Total wire length on LAYER M8 = 0 um.
[09/09 15:37:02    305s] #Total wire length on LAYER M9 = 0 um.
[09/09 15:37:02    305s] #Total wire length on LAYER M10 = 0 um.
[09/09 15:37:02    305s] #Total wire length on LAYER M11 = 0 um.
[09/09 15:37:02    305s] #Total number of vias = 59172
[09/09 15:37:02    305s] #Total number of multi-cut vias = 1 (  0.0%)
[09/09 15:37:02    305s] #Total number of single cut vias = 59171 (100.0%)
[09/09 15:37:02    305s] #Up-Via Summary (total 59172):
[09/09 15:37:02    305s] #                   single-cut          multi-cut      Total
[09/09 15:37:02    305s] #-----------------------------------------------------------
[09/09 15:37:02    305s] # M1             30231 (100.0%)         1 (  0.0%)      30232
[09/09 15:37:02    305s] # M2             26130 (100.0%)         0 (  0.0%)      26130
[09/09 15:37:02    305s] # M3              2692 (100.0%)         0 (  0.0%)       2692
[09/09 15:37:02    305s] # M4               118 (100.0%)         0 (  0.0%)        118
[09/09 15:37:02    305s] #-----------------------------------------------------------
[09/09 15:37:02    305s] #                59171 (100.0%)         1 (  0.0%)      59172 
[09/09 15:37:02    305s] #
[09/09 15:37:02    305s] #Total number of DRC violations = 3
[09/09 15:37:02    305s] #Total number of violations on LAYER M1 = 1
[09/09 15:37:02    305s] #Total number of violations on LAYER M2 = 2
[09/09 15:37:02    305s] #Total number of violations on LAYER M3 = 0
[09/09 15:37:02    305s] #Total number of violations on LAYER M4 = 0
[09/09 15:37:02    305s] #Total number of violations on LAYER M5 = 0
[09/09 15:37:02    305s] #Total number of violations on LAYER M6 = 0
[09/09 15:37:02    305s] #Total number of violations on LAYER M7 = 0
[09/09 15:37:02    305s] #Total number of violations on LAYER M8 = 0
[09/09 15:37:02    305s] #Total number of violations on LAYER M9 = 0
[09/09 15:37:02    305s] #Total number of violations on LAYER M10 = 0
[09/09 15:37:02    305s] #Total number of violations on LAYER M11 = 0
[09/09 15:37:02    305s] ### Time Record (Detail Routing) is uninstalled.
[09/09 15:37:02    305s] #Cpu time = 00:00:23
[09/09 15:37:02    305s] #Elapsed time = 00:00:23
[09/09 15:37:02    305s] #Increased memory = 6.49 (MB)
[09/09 15:37:02    305s] #Total memory = 1359.29 (MB)
[09/09 15:37:02    305s] #Peak memory = 1489.07 (MB)
[09/09 15:37:02    305s] ### Time Record (Antenna Fixing) is installed.
[09/09 15:37:02    305s] #
[09/09 15:37:02    305s] #start routing for process antenna violation fix ...
[09/09 15:37:03    305s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2660 ( 1.33000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[09/09 15:37:03    305s] #
[09/09 15:37:03    305s] #    By Layer and Type :
[09/09 15:37:03    305s] #	         MetSpc    Short   Totals
[09/09 15:37:03    305s] #	M1            0        1        1
[09/09 15:37:03    305s] #	M2            1        1        2
[09/09 15:37:03    305s] #	Totals        1        2        3
[09/09 15:37:03    305s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1396.17 (MB), peak = 1489.07 (MB)
[09/09 15:37:03    305s] #
[09/09 15:37:03    305s] #Total number of nets with non-default rule or having extra spacing = 17
[09/09 15:37:03    305s] #Total wire length = 102325 um.
[09/09 15:37:03    305s] #Total half perimeter of net bounding box = 98240 um.
[09/09 15:37:03    305s] #Total wire length on LAYER M1 = 1349 um.
[09/09 15:37:03    305s] #Total wire length on LAYER M2 = 46253 um.
[09/09 15:37:03    305s] #Total wire length on LAYER M3 = 43714 um.
[09/09 15:37:03    305s] #Total wire length on LAYER M4 = 9613 um.
[09/09 15:37:03    305s] #Total wire length on LAYER M5 = 1396 um.
[09/09 15:37:03    305s] #Total wire length on LAYER M6 = 0 um.
[09/09 15:37:03    305s] #Total wire length on LAYER M7 = 0 um.
[09/09 15:37:03    305s] #Total wire length on LAYER M8 = 0 um.
[09/09 15:37:03    305s] #Total wire length on LAYER M9 = 0 um.
[09/09 15:37:03    305s] #Total wire length on LAYER M10 = 0 um.
[09/09 15:37:03    305s] #Total wire length on LAYER M11 = 0 um.
[09/09 15:37:03    305s] #Total number of vias = 59172
[09/09 15:37:03    305s] #Total number of multi-cut vias = 1 (  0.0%)
[09/09 15:37:03    305s] #Total number of single cut vias = 59171 (100.0%)
[09/09 15:37:03    305s] #Up-Via Summary (total 59172):
[09/09 15:37:03    305s] #                   single-cut          multi-cut      Total
[09/09 15:37:03    305s] #-----------------------------------------------------------
[09/09 15:37:03    305s] # M1             30231 (100.0%)         1 (  0.0%)      30232
[09/09 15:37:03    305s] # M2             26130 (100.0%)         0 (  0.0%)      26130
[09/09 15:37:03    305s] # M3              2692 (100.0%)         0 (  0.0%)       2692
[09/09 15:37:03    305s] # M4               118 (100.0%)         0 (  0.0%)        118
[09/09 15:37:03    305s] #-----------------------------------------------------------
[09/09 15:37:03    305s] #                59171 (100.0%)         1 (  0.0%)      59172 
[09/09 15:37:03    305s] #
[09/09 15:37:03    305s] #Total number of DRC violations = 3
[09/09 15:37:03    305s] #Total number of process antenna violations = 0
[09/09 15:37:03    305s] #Total number of net violated process antenna rule = 0 ant fix stage
[09/09 15:37:03    305s] #Total number of violations on LAYER M1 = 1
[09/09 15:37:03    305s] #Total number of violations on LAYER M2 = 2
[09/09 15:37:03    305s] #Total number of violations on LAYER M3 = 0
[09/09 15:37:03    305s] #Total number of violations on LAYER M4 = 0
[09/09 15:37:03    305s] #Total number of violations on LAYER M5 = 0
[09/09 15:37:03    305s] #Total number of violations on LAYER M6 = 0
[09/09 15:37:03    305s] #Total number of violations on LAYER M7 = 0
[09/09 15:37:03    305s] #Total number of violations on LAYER M8 = 0
[09/09 15:37:03    305s] #Total number of violations on LAYER M9 = 0
[09/09 15:37:03    305s] #Total number of violations on LAYER M10 = 0
[09/09 15:37:03    305s] #Total number of violations on LAYER M11 = 0
[09/09 15:37:03    305s] #
[09/09 15:37:03    305s] #
[09/09 15:37:03    305s] #Total number of nets with non-default rule or having extra spacing = 17
[09/09 15:37:03    305s] #Total wire length = 102325 um.
[09/09 15:37:03    305s] #Total half perimeter of net bounding box = 98240 um.
[09/09 15:37:03    305s] #Total wire length on LAYER M1 = 1349 um.
[09/09 15:37:03    305s] #Total wire length on LAYER M2 = 46253 um.
[09/09 15:37:03    305s] #Total wire length on LAYER M3 = 43714 um.
[09/09 15:37:03    305s] #Total wire length on LAYER M4 = 9613 um.
[09/09 15:37:03    305s] #Total wire length on LAYER M5 = 1396 um.
[09/09 15:37:03    305s] #Total wire length on LAYER M6 = 0 um.
[09/09 15:37:03    305s] #Total wire length on LAYER M7 = 0 um.
[09/09 15:37:03    305s] #Total wire length on LAYER M8 = 0 um.
[09/09 15:37:03    305s] #Total wire length on LAYER M9 = 0 um.
[09/09 15:37:03    305s] #Total wire length on LAYER M10 = 0 um.
[09/09 15:37:03    305s] #Total wire length on LAYER M11 = 0 um.
[09/09 15:37:03    305s] #Total number of vias = 59172
[09/09 15:37:03    305s] #Total number of multi-cut vias = 1 (  0.0%)
[09/09 15:37:03    305s] #Total number of single cut vias = 59171 (100.0%)
[09/09 15:37:03    305s] #Up-Via Summary (total 59172):
[09/09 15:37:03    305s] #                   single-cut          multi-cut      Total
[09/09 15:37:03    305s] #-----------------------------------------------------------
[09/09 15:37:03    305s] # M1             30231 (100.0%)         1 (  0.0%)      30232
[09/09 15:37:03    305s] # M2             26130 (100.0%)         0 (  0.0%)      26130
[09/09 15:37:03    305s] # M3              2692 (100.0%)         0 (  0.0%)       2692
[09/09 15:37:03    305s] # M4               118 (100.0%)         0 (  0.0%)        118
[09/09 15:37:03    305s] #-----------------------------------------------------------
[09/09 15:37:03    305s] #                59171 (100.0%)         1 (  0.0%)      59172 
[09/09 15:37:03    305s] #
[09/09 15:37:03    305s] #Total number of DRC violations = 3
[09/09 15:37:03    305s] #Total number of process antenna violations = 0
[09/09 15:37:03    305s] #Total number of net violated process antenna rule = 0 ant fix stage
[09/09 15:37:03    305s] #Total number of violations on LAYER M1 = 1
[09/09 15:37:03    305s] #Total number of violations on LAYER M2 = 2
[09/09 15:37:03    305s] #Total number of violations on LAYER M3 = 0
[09/09 15:37:03    305s] #Total number of violations on LAYER M4 = 0
[09/09 15:37:03    305s] #Total number of violations on LAYER M5 = 0
[09/09 15:37:03    305s] #Total number of violations on LAYER M6 = 0
[09/09 15:37:03    305s] #Total number of violations on LAYER M7 = 0
[09/09 15:37:03    305s] #Total number of violations on LAYER M8 = 0
[09/09 15:37:03    305s] #Total number of violations on LAYER M9 = 0
[09/09 15:37:03    305s] #Total number of violations on LAYER M10 = 0
[09/09 15:37:03    305s] #Total number of violations on LAYER M11 = 0
[09/09 15:37:03    305s] #
[09/09 15:37:03    305s] ### Time Record (Antenna Fixing) is uninstalled.
[09/09 15:37:03    305s] #detailRoute Statistics:
[09/09 15:37:03    305s] #Cpu time = 00:00:23
[09/09 15:37:03    305s] #Elapsed time = 00:00:23
[09/09 15:37:03    305s] #Increased memory = 6.54 (MB)
[09/09 15:37:03    305s] #Total memory = 1359.33 (MB)
[09/09 15:37:03    305s] #Peak memory = 1489.07 (MB)
[09/09 15:37:03    305s] #Skip updating routing design signature in db-snapshot flow
[09/09 15:37:03    305s] ### global_detail_route design signature (62): route=1542083324 flt_obj=0 vio=1200251425 shield_wire=1
[09/09 15:37:03    306s] ### Time Record (DB Export) is installed.
[09/09 15:37:03    306s] ### export design design signature (63): route=1542083324 flt_obj=0 vio=1200251425 swire=282492057 shield_wire=1 net_attr=862648146 dirty_area=0 del_dirty_area=0 cell=1621119143 placement=548232407 pin_access=295849102 inst_pattern=1 halo=1781902887
[09/09 15:37:03    306s] ### Time Record (DB Export) is uninstalled.
[09/09 15:37:03    306s] ### Time Record (Post Callback) is installed.
[09/09 15:37:03    306s] ### Time Record (Post Callback) is uninstalled.
[09/09 15:37:03    306s] #
[09/09 15:37:03    306s] #globalDetailRoute statistics:
[09/09 15:37:03    306s] #Cpu time = 00:00:27
[09/09 15:37:03    306s] #Elapsed time = 00:00:27
[09/09 15:37:03    306s] #Increased memory = 0.07 (MB)
[09/09 15:37:03    306s] #Total memory = 1335.70 (MB)
[09/09 15:37:03    306s] #Peak memory = 1489.07 (MB)
[09/09 15:37:03    306s] #Number of warnings = 6
[09/09 15:37:03    306s] #Total number of warnings = 51
[09/09 15:37:03    306s] #Number of fails = 0
[09/09 15:37:03    306s] #Total number of fails = 0
[09/09 15:37:03    306s] #Complete globalDetailRoute on Sat Sep  9 15:37:03 2023
[09/09 15:37:03    306s] #
[09/09 15:37:03    306s] ### import design signature (64): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=295849102 inst_pattern=1 halo=0
[09/09 15:37:03    306s] ### Time Record (globalDetailRoute) is uninstalled.
[09/09 15:37:03    306s] #% End globalDetailRoute (date=09/09 15:37:03, total cpu=0:00:27.0, real=0:00:27.0, peak res=1489.1M, current mem=1332.2M)
[09/09 15:37:03    306s] ### Time Record (ecoRoute) is uninstalled.
[09/09 15:37:03    306s] ### 
[09/09 15:37:03    306s] ###   Scalability Statistics
[09/09 15:37:03    306s] ### 
[09/09 15:37:03    306s] ### --------------------------------+----------------+----------------+----------------+
[09/09 15:37:03    306s] ###   ecoRoute                      |        cpu time|    elapsed time|     scalability|
[09/09 15:37:03    306s] ### --------------------------------+----------------+----------------+----------------+
[09/09 15:37:03    306s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[09/09 15:37:03    306s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[09/09 15:37:03    306s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[09/09 15:37:03    306s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[09/09 15:37:03    306s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[09/09 15:37:03    306s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[09/09 15:37:03    306s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[09/09 15:37:03    306s] ###   Global Routing                |        00:00:02|        00:00:02|             1.0|
[09/09 15:37:03    306s] ###   Track Assignment              |        00:00:01|        00:00:01|             1.0|
[09/09 15:37:03    306s] ###   Detail Routing                |        00:00:23|        00:00:23|             1.0|
[09/09 15:37:03    306s] ###   Antenna Fixing                |        00:00:01|        00:00:01|             1.0|
[09/09 15:37:03    306s] ###   Entire Command                |        00:00:27|        00:00:27|             1.0|
[09/09 15:37:03    306s] ### --------------------------------+----------------+----------------+----------------+
[09/09 15:37:03    306s] ### 
[09/09 15:37:50    314s] <CMD> verify_drc
[09/09 15:37:50    314s]  *** Starting Verify DRC (MEM: 1761.1) ***
[09/09 15:37:50    314s] 
[09/09 15:37:50    314s]   VERIFY DRC ...... Starting Verification
[09/09 15:37:50    314s]   VERIFY DRC ...... Initializing
[09/09 15:37:50    314s]   VERIFY DRC ...... Deleting Existing Violations
[09/09 15:37:50    314s]   VERIFY DRC ...... Creating Sub-Areas
[09/09 15:37:50    314s]   VERIFY DRC ...... Using new threading
[09/09 15:37:50    314s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 70.080 68.160} 1 of 9
[09/09 15:37:50    314s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[09/09 15:37:50    314s]   VERIFY DRC ...... Sub-Area: {70.080 0.000 140.160 68.160} 2 of 9
[09/09 15:37:51    314s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[09/09 15:37:51    314s]   VERIFY DRC ...... Sub-Area: {140.160 0.000 208.800 68.160} 3 of 9
[09/09 15:37:51    314s]   VERIFY DRC ...... Sub-Area : 3 complete 1 Viols.
[09/09 15:37:51    314s]   VERIFY DRC ...... Sub-Area: {0.000 68.160 70.080 136.320} 4 of 9
[09/09 15:37:51    314s]   VERIFY DRC ...... Sub-Area : 4 complete 1 Viols.
[09/09 15:37:51    314s]   VERIFY DRC ...... Sub-Area: {70.080 68.160 140.160 136.320} 5 of 9
[09/09 15:37:51    315s]   VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
[09/09 15:37:51    315s]   VERIFY DRC ...... Sub-Area: {140.160 68.160 208.800 136.320} 6 of 9
[09/09 15:37:51    315s]   VERIFY DRC ...... Sub-Area : 6 complete 1 Viols.
[09/09 15:37:51    315s]   VERIFY DRC ...... Sub-Area: {0.000 136.320 70.080 203.490} 7 of 9
[09/09 15:37:51    315s]   VERIFY DRC ...... Sub-Area : 7 complete 0 Viols.
[09/09 15:37:51    315s]   VERIFY DRC ...... Sub-Area: {70.080 136.320 140.160 203.490} 8 of 9
[09/09 15:37:51    315s]   VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.
[09/09 15:37:51    315s]   VERIFY DRC ...... Sub-Area: {140.160 136.320 208.800 203.490} 9 of 9
[09/09 15:37:52    315s]   VERIFY DRC ...... Sub-Area : 9 complete 0 Viols.
[09/09 15:37:52    315s] 
[09/09 15:37:52    315s]   Verification Complete : 3 Viols.
[09/09 15:37:52    315s] 
[09/09 15:37:52    315s]  Violation Summary By Layer and Type:
[09/09 15:37:52    315s] 
[09/09 15:37:52    315s] 	          Short   MetSpc   Totals
[09/09 15:37:52    315s] 	M1            1        0        1
[09/09 15:37:52    315s] 	M2            1        1        2
[09/09 15:37:52    315s] 	Totals        2        1        3
[09/09 15:37:52    315s] 
[09/09 15:37:52    315s]  *** End Verify DRC (CPU: 0:00:01.2  ELAPSED TIME: 2.00  MEM: 0.0M) ***
[09/09 15:37:52    315s] 
[09/09 15:38:30    322s] <CMD> zoomBox -187.12300 -16.23200 376.04650 247.11150
[09/09 15:38:31    323s] <CMD> zoomBox -338.03650 -37.49200 441.43700 326.99750
[09/09 15:39:23    333s] <CMD> zoomBox 159.36400 75.68550 212.76050 58.27350
[09/09 15:39:26    334s] <CMD> setLayerPreference node_layer -isVisible 0
[09/09 15:39:28    335s] <CMD> setLayerPreference M1 -isVisible 1
[09/09 15:39:30    335s] <CMD> setLayerPreference M2 -isVisible 1
[09/09 15:39:31    335s] <CMD> zoomBox 123.66400 47.73200 225.95550 95.56450
[09/09 15:39:32    336s] <CMD> zoomBox 78.31300 40.26600 244.87750 118.15300
[09/09 15:39:33    336s] <CMD> zoomBox 187.57850 72.14000 190.55500 68.17100
[09/09 15:39:34    336s] <CMD> zoomBox 188.33000 69.20750 188.96850 68.97350
[09/09 15:39:35    337s] <CMD> zoomBox 188.13050 68.86900 189.17000 69.35500
[09/09 15:39:37    337s] <CMD> setLayerPreference Via1 -isVisible 1
[09/09 15:39:39    337s] <CMD> setLayerPreference Via2 -isVisible 1
[09/09 15:39:41    338s] <CMD> setLayerPreference M3 -isVisible 1
[09/09 15:39:42    338s] <CMD> zoomBox 188.60350 69.14700 188.69550 68.99450
[09/09 15:39:43    338s] <CMD> zoomBox 188.26500 68.94500 189.00250 69.29000
[09/09 15:39:43    338s] <CMD> zoomBox 187.90650 68.86500 189.32200 69.52700
[09/09 15:39:53    340s] <CMD> help *route*
[09/09 15:39:53    340s] Multiple matches found:
[09/09 15:39:53    340s]       addSpecialRoute
[09/09 15:39:53    340s]       checkHierRoute
[09/09 15:39:53    340s]       commit_ccopt_clock_tree_route_attributes
[09/09 15:39:53    340s]       createRouteBlk
[09/09 15:39:53    340s]       create_flexfiller_route_blockage
[09/09 15:39:53    340s]       create_route_type
[09/09 15:39:53    340s]       deleteAllPowerPreroutes
[09/09 15:39:53    340s]       deleteAllSignalPreroutes
[09/09 15:39:53    340s]       deleteIntegRouteConstraint
[09/09 15:39:53    340s]       deleteRouteBlk
[09/09 15:39:53    340s]       delete_route_type
[09/09 15:39:53    340s]       detailRoute
[09/09 15:39:53    340s]       earlyGlobalRoute
[09/09 15:39:53    340s]       ecoRoute
[09/09 15:39:53    340s]       editAddRoute
[09/09 15:39:53    340s]       editCommitRoute
[09/09 15:39:53    340s]       fcroute
[09/09 15:39:53    340s]       flipchip_allow_routed_bump_edit
[09/09 15:39:53    340s]       getIntegRouteConstraint
[09/09 15:39:53    340s]       getNanoRouteMode
[09/09 15:39:53    340s]       getPGPinUseSignalRoute
[09/09 15:39:53    340s]       getRouteMode
[09/09 15:39:53    340s]       getSrouteMode
[09/09 15:39:53    340s]       globalDetailRoute
[09/09 15:39:53    340s]       globalRoute
[09/09 15:39:53    340s]       hier_clock_route
[09/09 15:39:53    340s]       loadSpecialRoute
[09/09 15:39:53    340s]       prepareForEcoRoute
[09/09 15:39:53    340s]       reportPowerRoute
[09/09 15:39:53    340s]       reportRoute
[09/09 15:39:53    340s]       reportRouteTypeConstraints
[09/09 15:39:53    340s]       reportSpecialRoute
[09/09 15:39:53    340s]       report_route
[09/09 15:39:53    340s]       routeAndBufferBusSinkGroup
[09/09 15:39:53    340s]       routeDesign
[09/09 15:39:53    340s]       routePGPinUseSignalRoute
[09/09 15:39:53    340s]       routePointToPoint
[09/09 15:39:53    340s]       route_ccopt_clock_tree_nets
[09/09 15:39:53    340s]       route_fix_signoff_drc
[09/09 15:39:53    340s]       route_opt_design
[09/09 15:39:53    340s]       saveRouteGuide
[09/09 15:39:53    340s]       saveSpecialRoute
[09/09 15:39:53    340s]       selectRouteBlk
[09/09 15:39:53    340s]       setIntegRouteConstraint
[09/09 15:39:53    340s]       setNanoRouteMode
[09/09 15:39:53    340s]       setPGPinUseSignalRoute
[09/09 15:39:53    340s]       setRouteBlkDefaultLayer
[09/09 15:39:53    340s]       setRouteMode
[09/09 15:39:53    340s]       setSelectedRouteBlk
[09/09 15:39:53    340s]       setSpecialRouteType
[09/09 15:39:53    340s]       setSrouteMode
[09/09 15:39:53    340s]       sroute
[09/09 15:39:53    340s]       writeIntegRouteConstraint
[09/09 15:39:53    340s] 
[09/09 15:40:14    344s] <CMD> ecoRoute -fix_drc
[09/09 15:40:14    344s] ### Time Record (ecoRoute) is installed.
[09/09 15:40:14    344s] **INFO: User settings:
[09/09 15:40:14    344s] setNanoRouteMode -droutePostRouteSpreadWire         1
[09/09 15:40:14    344s] setNanoRouteMode -droutePostRouteWidenWireRule      VLMDefaultSetup
[09/09 15:40:14    344s] setNanoRouteMode -drouteStartIteration              0
[09/09 15:40:14    344s] setNanoRouteMode -drouteUseMinSpacingForBlockage    auto
[09/09 15:40:14    344s] setNanoRouteMode -extractThirdPartyCompatible       false
[09/09 15:40:14    344s] setNanoRouteMode -routeStrictlyHonorNonDefaultRule  false
[09/09 15:40:14    344s] setNanoRouteMode -timingEngine                      {}
[09/09 15:40:14    344s] 
[09/09 15:40:14    344s] #% Begin detailRoute (date=09/09 15:40:14, mem=1340.3M)
[09/09 15:40:14    344s] 
[09/09 15:40:14    344s] detailRoute -fix_drc
[09/09 15:40:14    344s] 
[09/09 15:40:14    344s] ### Time Record (detailRoute) is installed.
[09/09 15:40:14    344s] #Start detailRoute on Sat Sep  9 15:40:14 2023
[09/09 15:40:14    344s] #
[09/09 15:40:14    344s] ### Time Record (Pre Callback) is installed.
[09/09 15:40:14    344s] ### Time Record (Pre Callback) is uninstalled.
[09/09 15:40:14    344s] ### Time Record (DB Import) is installed.
[09/09 15:40:14    344s] ### Time Record (Timing Data Generation) is installed.
[09/09 15:40:14    344s] ### Time Record (Timing Data Generation) is uninstalled.
[09/09 15:40:14    344s] ### Net info: total nets: 8584
[09/09 15:40:14    344s] ### Net info: dirty nets: 0
[09/09 15:40:14    344s] ### Net info: marked as disconnected nets: 0
[09/09 15:40:14    344s] #num needed restored net=0
[09/09 15:40:14    344s] #need_extraction net=0 (total=8584)
[09/09 15:40:14    344s] ### Net info: fully routed nets: 8494
[09/09 15:40:14    344s] ### Net info: trivial (< 2 pins) nets: 90
[09/09 15:40:14    344s] ### Net info: unrouted nets: 0
[09/09 15:40:14    344s] ### Net info: re-extraction nets: 0
[09/09 15:40:14    344s] ### Net info: ignored nets: 0
[09/09 15:40:14    344s] ### Net info: skip routing nets: 0
[09/09 15:40:14    344s] #WARNING (NRDB-976) The TRACK STEP 0.1900 for preferred direction tracks is smaller than the PITCH 0.2000 for LAYER M3. This will cause routability problems for NanoRoute.
[09/09 15:40:14    344s] #WARNING (NRDB-976) The TRACK STEP 0.1900 for preferred direction tracks is smaller than the PITCH 0.2000 for LAYER M5. This will cause routability problems for NanoRoute.
[09/09 15:40:14    344s] #WARNING (NRDB-976) The TRACK STEP 0.1900 for preferred direction tracks is smaller than the PITCH 0.2000 for LAYER M7. This will cause routability problems for NanoRoute.
[09/09 15:40:14    344s] #WARNING (NRDB-976) The TRACK STEP 0.1900 for preferred direction tracks is smaller than the PITCH 0.3300 for LAYER M9. This will cause routability problems for NanoRoute.
[09/09 15:40:14    344s] #WARNING (NRDB-976) The TRACK STEP 0.4750 for preferred direction tracks is smaller than the PITCH 0.4800 for LAYER M11. This will cause routability problems for NanoRoute.
[09/09 15:40:14    344s] #Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
[09/09 15:40:14    344s] ### import design signature (65): route=677819518 flt_obj=0 vio=1711988738 swire=282492057 shield_wire=1 net_attr=909709344 dirty_area=0 del_dirty_area=0 cell=1621119143 placement=548232407 pin_access=295849102 inst_pattern=1 halo=0
[09/09 15:40:15    344s] ### Time Record (DB Import) is uninstalled.
[09/09 15:40:15    344s] #NanoRoute Version 20.14-s095_1 NR210411-1939/20_14-UB
[09/09 15:40:15    344s] #RTESIG:78da95d2cf4fc320140770cffe152f6c879938050ab45c8ddefc95a9bb36b465cb22a30b
[09/09 15:40:15    344s] #       d0c3fe7b994d4c66ba921e099f47defb3e66f3f5d30a10c577842d3d96bc24f0baa20433
[09/09 15:40:15    344s] #       42964466f29ee2325e7d3da0ebd9fcedfd33138054175a8043eb43592b632a557f2358f8
[09/09 15:40:15    344s] #       e076767b0b9dd70ebc0e219e6efa229e43709d8645d5b66658c894c89382e60c36caf83f
[09/09 15:40:15    344s] #       d31caddaef6a68f4467526fce3e2340a196f5c300a68fdfcf2d8bff0a143774854e4b80f
[09/09 15:40:15    344s] #       28b2a09d55ee38e824a5e7cd0e98b885ec6ce8f18122679338e7d3b89cc26956a4164638
[09/09 15:40:15    344s] #       13e910f2d30e7c50b651ae89a96adbed2fc90c906dad4e28916c2c67c9df460a9e258dc4
[09/09 15:40:15    344s] #       b1a36dad8d292be57533fe77881405a0df40c621c5243903c522e676f19dab1f98e23df9
[09/09 15:40:15    344s] #
[09/09 15:40:15    344s] #WARNING (NRDR-122) Fix drc only. Post-routing optimization cannot be done.
[09/09 15:40:15    344s] #WARNING (NRDB-942) Reset routeExpWithEcoForShielding to false because there is no existing shielding wire.
[09/09 15:40:15    344s] ### Time Record (Data Preparation) is installed.
[09/09 15:40:15    344s] #Start routing data preparation on Sat Sep  9 15:40:15 2023
[09/09 15:40:15    344s] #
[09/09 15:40:15    344s] #Minimum voltage of a net in the design = 0.000.
[09/09 15:40:15    344s] #Maximum voltage of a net in the design = 1.320.
[09/09 15:40:15    344s] #Voltage range [0.000 - 1.320] has 8582 nets.
[09/09 15:40:15    344s] #Voltage range [1.080 - 1.320] has 1 net.
[09/09 15:40:15    344s] #Voltage range [0.000 - 0.000] has 1 net.
[09/09 15:40:15    344s] ### Time Record (Cell Pin Access) is installed.
[09/09 15:40:15    344s] #Initial pin access analysis.
[09/09 15:40:15    344s] #Detail pin access analysis.
[09/09 15:40:15    344s] ### Time Record (Cell Pin Access) is uninstalled.
[09/09 15:40:15    344s] # M1           H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[09/09 15:40:15    344s] # M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[09/09 15:40:15    344s] # M3           H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[09/09 15:40:15    344s] # M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[09/09 15:40:15    344s] # M5           H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[09/09 15:40:15    344s] # M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[09/09 15:40:15    344s] # M7           H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[09/09 15:40:15    344s] # M8           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[09/09 15:40:15    344s] # M9           H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[09/09 15:40:15    344s] # M10          V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[09/09 15:40:15    344s] # M11          H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
[09/09 15:40:15    344s] #Monitoring time of adding inner blkg by smac
[09/09 15:40:15    344s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1334.96 (MB), peak = 1489.07 (MB)
[09/09 15:40:15    344s] #Regenerating Ggrids automatically.
[09/09 15:40:15    344s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.19000.
[09/09 15:40:15    344s] #Using automatically generated G-grids.
[09/09 15:40:15    345s] #Done routing data preparation.
[09/09 15:40:15    345s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1344.27 (MB), peak = 1489.07 (MB)
[09/09 15:40:15    345s] ### Time Record (Data Preparation) is uninstalled.
[09/09 15:40:15    345s] ### Time Record (Detail Routing) is installed.
[09/09 15:40:15    345s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2660 ( 1.33000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[09/09 15:40:16    345s] #
[09/09 15:40:16    345s] #Start Detail Routing..
[09/09 15:40:16    345s] #start initial detail routing ...
[09/09 15:40:16    345s] ### Design has 0 dirty nets, has valid drcs
[09/09 15:40:16    345s] #   number of violations = 6
[09/09 15:40:16    345s] #
[09/09 15:40:16    345s] #    By Layer and Type :
[09/09 15:40:16    345s] #	         MetSpc    Short   Totals
[09/09 15:40:16    345s] #	M1            0        2        2
[09/09 15:40:16    345s] #	M2            2        2        4
[09/09 15:40:16    345s] #	Totals        2        4        6
[09/09 15:40:16    345s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1383.99 (MB), peak = 1489.07 (MB)
[09/09 15:40:16    345s] #start 1st fixing drc iteration ...
[09/09 15:40:16    345s] #   number of violations = 3
[09/09 15:40:16    345s] #
[09/09 15:40:16    345s] #    By Layer and Type :
[09/09 15:40:16    345s] #	         MetSpc    Short   Totals
[09/09 15:40:16    345s] #	M1            0        1        1
[09/09 15:40:16    345s] #	M2            1        1        2
[09/09 15:40:16    345s] #	Totals        1        2        3
[09/09 15:40:16    345s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1387.61 (MB), peak = 1489.07 (MB)
[09/09 15:40:16    345s] #start 2nd fixing drc iteration ...
[09/09 15:40:16    346s] #   number of violations = 3
[09/09 15:40:16    346s] #
[09/09 15:40:16    346s] #    By Layer and Type :
[09/09 15:40:16    346s] #	         MetSpc    Short   Totals
[09/09 15:40:16    346s] #	M1            0        1        1
[09/09 15:40:16    346s] #	M2            1        1        2
[09/09 15:40:16    346s] #	Totals        1        2        3
[09/09 15:40:16    346s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1387.58 (MB), peak = 1489.07 (MB)
[09/09 15:40:16    346s] #start 3rd fixing drc iteration ...
[09/09 15:40:16    346s] #   number of violations = 3
[09/09 15:40:16    346s] #
[09/09 15:40:16    346s] #    By Layer and Type :
[09/09 15:40:16    346s] #	         MetSpc    Short   Totals
[09/09 15:40:16    346s] #	M1            0        2        2
[09/09 15:40:16    346s] #	M2            1        0        1
[09/09 15:40:16    346s] #	Totals        1        2        3
[09/09 15:40:16    346s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1388.36 (MB), peak = 1489.07 (MB)
[09/09 15:40:16    346s] #start 4th fixing drc iteration ...
[09/09 15:40:16    346s] #   number of violations = 3
[09/09 15:40:16    346s] #
[09/09 15:40:16    346s] #    By Layer and Type :
[09/09 15:40:16    346s] #	         MetSpc    Short   Totals
[09/09 15:40:16    346s] #	M1            0        2        2
[09/09 15:40:16    346s] #	M2            1        0        1
[09/09 15:40:16    346s] #	Totals        1        2        3
[09/09 15:40:16    346s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1388.73 (MB), peak = 1489.07 (MB)
[09/09 15:40:16    346s] #start 5th fixing drc iteration ...
[09/09 15:40:17    346s] #   number of violations = 3
[09/09 15:40:17    346s] #
[09/09 15:40:17    346s] #    By Layer and Type :
[09/09 15:40:17    346s] #	         MetSpc    Short   Totals
[09/09 15:40:17    346s] #	M1            0        2        2
[09/09 15:40:17    346s] #	M2            1        0        1
[09/09 15:40:17    346s] #	Totals        1        2        3
[09/09 15:40:17    346s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1389.85 (MB), peak = 1489.07 (MB)
[09/09 15:40:17    346s] #start 6th fixing drc iteration ...
[09/09 15:40:17    346s] #   number of violations = 3
[09/09 15:40:17    346s] #
[09/09 15:40:17    346s] #    By Layer and Type :
[09/09 15:40:17    346s] #	         MetSpc    Short   Totals
[09/09 15:40:17    346s] #	M1            0        2        2
[09/09 15:40:17    346s] #	M2            1        0        1
[09/09 15:40:17    346s] #	Totals        1        2        3
[09/09 15:40:17    346s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1390.15 (MB), peak = 1489.07 (MB)
[09/09 15:40:17    346s] #start 7th fixing drc iteration ...
[09/09 15:40:17    346s] #   number of violations = 3
[09/09 15:40:17    346s] #
[09/09 15:40:17    346s] #    By Layer and Type :
[09/09 15:40:17    346s] #	         MetSpc    Short   Totals
[09/09 15:40:17    346s] #	M1            0        2        2
[09/09 15:40:17    346s] #	M2            1        0        1
[09/09 15:40:17    346s] #	Totals        1        2        3
[09/09 15:40:17    346s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1389.81 (MB), peak = 1489.07 (MB)
[09/09 15:40:17    346s] #start 8th fixing drc iteration ...
[09/09 15:40:17    346s] #   number of violations = 3
[09/09 15:40:17    346s] #
[09/09 15:40:17    346s] #    By Layer and Type :
[09/09 15:40:17    346s] #	         MetSpc    Short   Totals
[09/09 15:40:17    346s] #	M1            0        2        2
[09/09 15:40:17    346s] #	M2            1        0        1
[09/09 15:40:17    346s] #	Totals        1        2        3
[09/09 15:40:17    346s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1389.65 (MB), peak = 1489.07 (MB)
[09/09 15:40:17    346s] #start 9th fixing drc iteration ...
[09/09 15:40:17    347s] #   number of violations = 3
[09/09 15:40:17    347s] #
[09/09 15:40:17    347s] #    By Layer and Type :
[09/09 15:40:17    347s] #	         MetSpc    Short   Totals
[09/09 15:40:17    347s] #	M1            0        2        2
[09/09 15:40:17    347s] #	M2            1        0        1
[09/09 15:40:17    347s] #	Totals        1        2        3
[09/09 15:40:17    347s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1390.36 (MB), peak = 1489.07 (MB)
[09/09 15:40:17    347s] #start 10th fixing drc iteration ...
[09/09 15:40:17    347s] #   number of violations = 3
[09/09 15:40:17    347s] #
[09/09 15:40:17    347s] #    By Layer and Type :
[09/09 15:40:17    347s] #	         MetSpc    Short   Totals
[09/09 15:40:17    347s] #	M1            0        2        2
[09/09 15:40:17    347s] #	M2            1        0        1
[09/09 15:40:17    347s] #	Totals        1        2        3
[09/09 15:40:17    347s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1390.25 (MB), peak = 1489.07 (MB)
[09/09 15:40:17    347s] #start 11th fixing drc iteration ...
[09/09 15:40:17    347s] #   number of violations = 3
[09/09 15:40:17    347s] #
[09/09 15:40:17    347s] #    By Layer and Type :
[09/09 15:40:17    347s] #	         MetSpc    Short   Totals
[09/09 15:40:17    347s] #	M1            0        2        2
[09/09 15:40:17    347s] #	M2            1        0        1
[09/09 15:40:17    347s] #	Totals        1        2        3
[09/09 15:40:17    347s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1391.59 (MB), peak = 1489.07 (MB)
[09/09 15:40:17    347s] #start 12th fixing drc iteration ...
[09/09 15:40:18    347s] #   number of violations = 3
[09/09 15:40:18    347s] #
[09/09 15:40:18    347s] #    By Layer and Type :
[09/09 15:40:18    347s] #	         MetSpc    Short   Totals
[09/09 15:40:18    347s] #	M1            0        2        2
[09/09 15:40:18    347s] #	M2            1        0        1
[09/09 15:40:18    347s] #	Totals        1        2        3
[09/09 15:40:18    347s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1392.64 (MB), peak = 1489.07 (MB)
[09/09 15:40:18    347s] #start 13th fixing drc iteration ...
[09/09 15:40:18    347s] #   number of violations = 3
[09/09 15:40:18    347s] #
[09/09 15:40:18    347s] #    By Layer and Type :
[09/09 15:40:18    347s] #	         MetSpc    Short   Totals
[09/09 15:40:18    347s] #	M1            0        2        2
[09/09 15:40:18    347s] #	M2            1        0        1
[09/09 15:40:18    347s] #	Totals        1        2        3
[09/09 15:40:18    347s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1392.47 (MB), peak = 1489.07 (MB)
[09/09 15:40:18    347s] #start 14th fixing drc iteration ...
[09/09 15:40:18    347s] #   number of violations = 3
[09/09 15:40:18    347s] #
[09/09 15:40:18    347s] #    By Layer and Type :
[09/09 15:40:18    347s] #	         MetSpc    Short   Totals
[09/09 15:40:18    347s] #	M1            0        2        2
[09/09 15:40:18    347s] #	M2            1        0        1
[09/09 15:40:18    347s] #	Totals        1        2        3
[09/09 15:40:18    347s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1392.34 (MB), peak = 1489.07 (MB)
[09/09 15:40:18    347s] #start 15th fixing drc iteration ...
[09/09 15:40:18    347s] #   number of violations = 3
[09/09 15:40:18    347s] #
[09/09 15:40:18    347s] #    By Layer and Type :
[09/09 15:40:18    347s] #	         MetSpc    Short   Totals
[09/09 15:40:18    347s] #	M1            0        2        2
[09/09 15:40:18    347s] #	M2            1        0        1
[09/09 15:40:18    347s] #	Totals        1        2        3
[09/09 15:40:18    347s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1390.82 (MB), peak = 1489.07 (MB)
[09/09 15:40:18    347s] #start 16th fixing drc iteration ...
[09/09 15:40:18    348s] #   number of violations = 3
[09/09 15:40:18    348s] #
[09/09 15:40:18    348s] #    By Layer and Type :
[09/09 15:40:18    348s] #	         MetSpc    Short   Totals
[09/09 15:40:18    348s] #	M1            0        1        1
[09/09 15:40:18    348s] #	M2            1        1        2
[09/09 15:40:18    348s] #	Totals        1        2        3
[09/09 15:40:18    348s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1391.46 (MB), peak = 1489.07 (MB)
[09/09 15:40:18    348s] #Complete Detail Routing.
[09/09 15:40:18    348s] #Total number of nets with non-default rule or having extra spacing = 17
[09/09 15:40:18    348s] #Total wire length = 102326 um.
[09/09 15:40:18    348s] #Total half perimeter of net bounding box = 98240 um.
[09/09 15:40:18    348s] #Total wire length on LAYER M1 = 1349 um.
[09/09 15:40:18    348s] #Total wire length on LAYER M2 = 46251 um.
[09/09 15:40:18    348s] #Total wire length on LAYER M3 = 43713 um.
[09/09 15:40:18    348s] #Total wire length on LAYER M4 = 9616 um.
[09/09 15:40:18    348s] #Total wire length on LAYER M5 = 1396 um.
[09/09 15:40:18    348s] #Total wire length on LAYER M6 = 0 um.
[09/09 15:40:18    348s] #Total wire length on LAYER M7 = 0 um.
[09/09 15:40:18    348s] #Total wire length on LAYER M8 = 0 um.
[09/09 15:40:18    348s] #Total wire length on LAYER M9 = 0 um.
[09/09 15:40:18    348s] #Total wire length on LAYER M10 = 0 um.
[09/09 15:40:18    348s] #Total wire length on LAYER M11 = 0 um.
[09/09 15:40:18    348s] #Total number of vias = 59171
[09/09 15:40:18    348s] #Total number of multi-cut vias = 1 (  0.0%)
[09/09 15:40:18    348s] #Total number of single cut vias = 59170 (100.0%)
[09/09 15:40:18    348s] #Up-Via Summary (total 59171):
[09/09 15:40:18    348s] #                   single-cut          multi-cut      Total
[09/09 15:40:18    348s] #-----------------------------------------------------------
[09/09 15:40:18    348s] # M1             30231 (100.0%)         1 (  0.0%)      30232
[09/09 15:40:18    348s] # M2             26129 (100.0%)         0 (  0.0%)      26129
[09/09 15:40:18    348s] # M3              2692 (100.0%)         0 (  0.0%)       2692
[09/09 15:40:18    348s] # M4               118 (100.0%)         0 (  0.0%)        118
[09/09 15:40:18    348s] #-----------------------------------------------------------
[09/09 15:40:18    348s] #                59170 (100.0%)         1 (  0.0%)      59171 
[09/09 15:40:18    348s] #
[09/09 15:40:18    348s] #Total number of DRC violations = 3
[09/09 15:40:18    348s] #Total number of violations on LAYER M1 = 1
[09/09 15:40:18    348s] #Total number of violations on LAYER M2 = 2
[09/09 15:40:18    348s] #Total number of violations on LAYER M3 = 0
[09/09 15:40:18    348s] #Total number of violations on LAYER M4 = 0
[09/09 15:40:18    348s] #Total number of violations on LAYER M5 = 0
[09/09 15:40:18    348s] #Total number of violations on LAYER M6 = 0
[09/09 15:40:18    348s] #Total number of violations on LAYER M7 = 0
[09/09 15:40:18    348s] #Total number of violations on LAYER M8 = 0
[09/09 15:40:18    348s] #Total number of violations on LAYER M9 = 0
[09/09 15:40:18    348s] #Total number of violations on LAYER M10 = 0
[09/09 15:40:18    348s] #Total number of violations on LAYER M11 = 0
[09/09 15:40:18    348s] ### Time Record (Detail Routing) is uninstalled.
[09/09 15:40:18    348s] #Cpu time = 00:00:04
[09/09 15:40:18    348s] #Elapsed time = 00:00:04
[09/09 15:40:18    348s] #Increased memory = 24.05 (MB)
[09/09 15:40:18    348s] #Total memory = 1354.96 (MB)
[09/09 15:40:18    348s] #Peak memory = 1489.07 (MB)
[09/09 15:40:18    348s] ### detail_route design signature (102): route=481416849 flt_obj=0 vio=1620589778 shield_wire=1
[09/09 15:40:18    348s] ### Time Record (DB Export) is installed.
[09/09 15:40:18    348s] ### export design design signature (103): route=481416849 flt_obj=0 vio=1620589778 swire=282492057 shield_wire=1 net_attr=1497114320 dirty_area=0 del_dirty_area=0 cell=1621119143 placement=548232407 pin_access=295849102 inst_pattern=1 halo=1781902887
[09/09 15:40:18    348s] ### Time Record (DB Export) is uninstalled.
[09/09 15:40:18    348s] ### Time Record (Post Callback) is installed.
[09/09 15:40:18    348s] ### Time Record (Post Callback) is uninstalled.
[09/09 15:40:18    348s] #
[09/09 15:40:18    348s] #detailRoute statistics:
[09/09 15:40:18    348s] #Cpu time = 00:00:04
[09/09 15:40:18    348s] #Elapsed time = 00:00:04
[09/09 15:40:18    348s] #Increased memory = -1.34 (MB)
[09/09 15:40:18    348s] #Total memory = 1339.01 (MB)
[09/09 15:40:18    348s] #Peak memory = 1489.07 (MB)
[09/09 15:40:18    348s] #Number of warnings = 7
[09/09 15:40:18    348s] #Total number of warnings = 58
[09/09 15:40:18    348s] #Number of fails = 0
[09/09 15:40:18    348s] #Total number of fails = 0
[09/09 15:40:18    348s] #Complete detailRoute on Sat Sep  9 15:40:18 2023
[09/09 15:40:18    348s] #
[09/09 15:40:18    348s] ### import design signature (104): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=295849102 inst_pattern=1 halo=0
[09/09 15:40:18    348s] ### Time Record (detailRoute) is uninstalled.
[09/09 15:40:18    348s] #% End detailRoute (date=09/09 15:40:18, total cpu=0:00:03.9, real=0:00:04.0, peak res=1381.0M, current mem=1334.4M)
[09/09 15:40:18    348s] ### Time Record (ecoRoute) is uninstalled.
[09/09 15:40:18    348s] ### 
[09/09 15:40:18    348s] ###   Scalability Statistics
[09/09 15:40:18    348s] ### 
[09/09 15:40:18    348s] ### --------------------------------+----------------+----------------+----------------+
[09/09 15:40:18    348s] ###   ecoRoute                      |        cpu time|    elapsed time|     scalability|
[09/09 15:40:18    348s] ### --------------------------------+----------------+----------------+----------------+
[09/09 15:40:18    348s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[09/09 15:40:18    348s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[09/09 15:40:18    348s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[09/09 15:40:18    348s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[09/09 15:40:18    348s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[09/09 15:40:18    348s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[09/09 15:40:18    348s] ###   Data Preparation              |        00:00:01|        00:00:01|             1.0|
[09/09 15:40:18    348s] ###   Detail Routing                |        00:00:03|        00:00:03|             1.0|
[09/09 15:40:18    348s] ###   Entire Command                |        00:00:04|        00:00:04|             1.0|
[09/09 15:40:18    348s] ### --------------------------------+----------------+----------------+----------------+
[09/09 15:40:18    348s] ### 
[09/09 15:40:22    348s] <CMD> verify_drc
[09/09 15:40:22    348s]  *** Starting Verify DRC (MEM: 1764.7) ***
[09/09 15:40:22    348s] 
[09/09 15:40:22    349s]   VERIFY DRC ...... Starting Verification
[09/09 15:40:22    349s]   VERIFY DRC ...... Initializing
[09/09 15:40:22    349s]   VERIFY DRC ...... Deleting Existing Violations
[09/09 15:40:22    349s]   VERIFY DRC ...... Creating Sub-Areas
[09/09 15:40:22    349s]   VERIFY DRC ...... Using new threading
[09/09 15:40:22    349s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 70.080 68.160} 1 of 9
[09/09 15:40:23    349s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[09/09 15:40:23    349s]   VERIFY DRC ...... Sub-Area: {70.080 0.000 140.160 68.160} 2 of 9
[09/09 15:40:23    349s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[09/09 15:40:23    349s]   VERIFY DRC ...... Sub-Area: {140.160 0.000 208.800 68.160} 3 of 9
[09/09 15:40:23    349s]   VERIFY DRC ...... Sub-Area : 3 complete 1 Viols.
[09/09 15:40:23    349s]   VERIFY DRC ...... Sub-Area: {0.000 68.160 70.080 136.320} 4 of 9
[09/09 15:40:23    349s]   VERIFY DRC ...... Sub-Area : 4 complete 1 Viols.
[09/09 15:40:23    349s]   VERIFY DRC ...... Sub-Area: {70.080 68.160 140.160 136.320} 5 of 9
[09/09 15:40:23    349s]   VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
[09/09 15:40:23    349s]   VERIFY DRC ...... Sub-Area: {140.160 68.160 208.800 136.320} 6 of 9
[09/09 15:40:23    349s]   VERIFY DRC ...... Sub-Area : 6 complete 1 Viols.
[09/09 15:40:23    349s]   VERIFY DRC ...... Sub-Area: {0.000 136.320 70.080 203.490} 7 of 9
[09/09 15:40:23    349s]   VERIFY DRC ...... Sub-Area : 7 complete 0 Viols.
[09/09 15:40:23    349s]   VERIFY DRC ...... Sub-Area: {70.080 136.320 140.160 203.490} 8 of 9
[09/09 15:40:24    350s]   VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.
[09/09 15:40:24    350s]   VERIFY DRC ...... Sub-Area: {140.160 136.320 208.800 203.490} 9 of 9
[09/09 15:40:24    350s]   VERIFY DRC ...... Sub-Area : 9 complete 0 Viols.
[09/09 15:40:24    350s] 
[09/09 15:40:24    350s]   Verification Complete : 3 Viols.
[09/09 15:40:24    350s] 
[09/09 15:40:24    350s]  Violation Summary By Layer and Type:
[09/09 15:40:24    350s] 
[09/09 15:40:24    350s] 	          Short   MetSpc   Totals
[09/09 15:40:24    350s] 	M1            1        0        1
[09/09 15:40:24    350s] 	M2            1        1        2
[09/09 15:40:24    350s] 	Totals        2        1        3
[09/09 15:40:24    350s] 
[09/09 15:40:24    350s]  *** End Verify DRC (CPU: 0:00:01.2  ELAPSED TIME: 2.00  MEM: 0.0M) ***
[09/09 15:40:24    350s] 
[09/09 15:40:28    351s] <CMD> zoomBox 187.76850 68.82550 189.43350 69.60400
[09/09 15:40:29    351s] <CMD> zoomBox 187.42800 68.76350 189.73250 69.84100
[09/09 15:40:30    351s] <CMD> zoomBox 187.61700 68.80400 189.57600 69.72000
[09/09 15:40:30    351s] <CMD> zoomBox 187.91250 68.85200 189.32800 69.51400
[09/09 15:40:30    351s] <CMD> zoomBox 188.20100 68.88800 189.07100 69.29500
[09/09 15:40:31    351s] <CMD> zoomBox 188.37500 68.91200 188.90950 69.16200
[09/09 15:40:32    351s] <CMD> selectMarker 188.6350 69.0250 188.6450 69.1050 1 1 6
[09/09 15:40:32    351s] <CMD> setLayerPreference violation -isVisible 1
[09/09 15:40:32    351s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[09/09 15:40:43    354s] <CMD> zoomBox 200.975 32.97 202.04 34.22
[09/09 15:40:46    354s] <CMD> zoomBox 200.975 32.97 202.04 34.22
[09/09 15:40:47    355s] <CMD> zoomBox 200.89000 33.34450 202.07700 33.89950
[09/09 15:40:48    355s] <CMD> zoomBox 201.18950 33.46150 201.80950 33.75150
[09/09 15:40:48    355s] <CMD> zoomBox 201.06400 33.41250 201.92350 33.81450
[09/09 15:40:55    356s] <CMD> setLayerPreference Via3 -isVisible 1
[09/09 15:40:57    357s] <CMD> setLayerPreference M4 -isVisible 1
[09/09 15:41:00    357s] <CMD> zoomBox 201.19600 33.44200 201.81850 33.73300
[09/09 15:41:00    358s] <CMD> zoomBox 200.97750 33.39250 201.99200 33.86700
[09/09 15:41:01    358s] <CMD> zoomBox 200.62300 33.31400 202.27650 34.08700
[09/09 15:41:01    358s] <CMD> zoomBox 199.78650 33.13000 202.95600 34.61200
[09/09 15:41:02    358s] <CMD> zoomBox 200.04850 33.18750 202.74250 34.44700
[09/09 15:41:02    358s] <CMD> zoomBox 200.75500 33.34250 202.16200 34.00050
[09/09 15:41:03    358s] <CMD> zoomBox 201.05250 33.40750 201.91750 33.81200
[09/09 15:41:16    361s] <CMD> zoomBox 201.18850 33.45150 201.81300 33.74350
[09/09 15:41:18    362s] <CMD> deselectAll
[09/09 15:41:18    362s] <CMD> selectMarker 201.4750 33.4700 201.5400 33.7200 2 1 6
[09/09 15:41:22    362s] <CMD> deleteSelectedFromFPlan
[09/09 15:41:22    363s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[09/09 15:41:23    363s] <CMD> selectMarker 201.4750 33.4700 201.5400 33.7200 2 1 6
[09/09 15:41:24    363s] <CMD> deleteSelectedFromFPlan
[09/09 15:41:24    363s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[09/09 15:41:26    363s] <CMD> selectWire 201.4750 33.4950 201.5550 33.7650 3 n_2091
[09/09 15:41:28    364s] <CMD> zoomBox 201.07750 33.41450 201.94150 33.81850
[09/09 15:41:28    364s] <CMD> deselectAll
[09/09 15:41:28    364s] <CMD> selectWire 201.4600 30.0750 201.5400 35.0950 2 CTS_1
[09/09 15:41:29    364s] <CMD> zoomBox 200.57950 33.14950 202.52850 34.06100
[09/09 15:41:30    364s] <CMD> zoomBox 200.21600 32.99600 202.91500 34.25800
[09/09 15:41:30    364s] <CMD> zoomBox 199.40350 32.78000 203.79950 34.83550
[09/09 15:41:31    365s] <CMD> zoomBox 200.56750 33.17950 202.51900 34.09200
[09/09 15:41:31    365s] <CMD> zoomBox 201.01150 33.33400 202.03050 33.81050
[09/09 15:41:32    365s] <CMD> zoomBox 201.20200 33.40150 201.82850 33.69450
[09/09 15:41:33    365s] <CMD> zoomBox 201.08350 33.35850 201.95150 33.76450
[09/09 15:41:34    365s] <CMD> zoomBox 201.20400 33.40650 201.83100 33.69950
[09/09 15:41:34    365s] <CMD> zoomBox 201.14800 33.38500 201.88600 33.73000
[09/09 15:41:35    365s] <CMD> zoomBox 201.07850 33.34700 201.94700 33.75300
[09/09 15:41:36    366s] <CMD> zoomBox 201.01500 33.30000 202.03700 33.77800
[09/09 15:41:40    366s] <CMD> zoomBox 201.09300 33.34800 201.96150 33.75400
[09/09 15:41:42    367s] <CMD> zoomBox 201.15900 33.38150 201.89750 33.72700
[09/09 15:41:42    367s] <CMD> zoomBox 201.21400 33.40950 201.84250 33.70350
[09/09 15:41:43    367s] <CMD> zoomBox 201.15750 33.38200 201.89700 33.72800
[09/09 15:41:43    367s] <CMD> zoomBox 200.91500 33.26200 202.12050 33.82550
[09/09 15:41:44    367s] <CMD> deselectAll
[09/09 15:41:44    367s] <CMD> selectWire 201.4750 33.4700 201.5550 33.7200 2 n_2091
[09/09 15:41:45    368s] <CMD> deselectAll
[09/09 15:41:45    368s] <CMD> selectWire 201.4750 33.4700 201.5550 33.7200 2 n_2091
[09/09 15:41:47    368s] <CMD> uiSetTool stretchWire
[09/09 15:41:49    369s] <CMD> uiSetTool stretchWire
[09/09 15:41:50    369s] <CMD> deselectAll
[09/09 15:41:50    369s] <CMD> selectWire 200.6600 33.6850 201.5550 33.7650 3 n_2091
[09/09 15:41:51    369s] <CMD> deselectAll
[09/09 15:41:51    369s] <CMD> selectWire 201.4750 33.4700 201.5550 33.7200 2 n_2091
[09/09 15:41:52    369s] <CMD> deleteSelectedFromFPlan
[09/09 15:41:53    370s] <CMD> selectWire 201.4750 33.4950 201.5550 33.7650 3 n_2091
[09/09 15:41:55    370s] <CMD> deleteSelectedFromFPlan
[09/09 15:41:56    370s] <CMD> selectWire 200.6600 33.6850 201.5550 33.7650 3 n_2091
[09/09 15:41:57    370s] <CMD> zoomBox 201.15900 33.43300 201.89950 33.77950
[09/09 15:41:57    371s] <CMD> panPage 0 1
[09/09 15:41:58    371s] <CMD> uiSetTool stretchWire
[09/09 15:42:01    372s] <CMD> editResize -direction x -offset -0.015 -side high -keep_center_line auto
[09/09 15:42:10    374s] <CMD> uiSetTool addVia
[09/09 15:42:13    375s] <CMD> setLayerPreference Poly/Wire -isVisible 1
[09/09 15:42:13    375s] <CMD> setLayerPreference Cont/Cont -isVisible 1
[09/09 15:42:13    375s] <CMD> redraw
[09/09 15:42:13    375s] <CMD> editAddVia 201.5055 33.719
[09/09 15:42:14    375s] <CMD> editAddVia 201.5035 33.6285
[09/09 15:42:22    377s] <CMD> setEditMode -via_cut_layer Via1
[09/09 15:42:22    377s] <CMD> setEditMode -cut_class {}
[09/09 15:42:22    377s] <CMD> setEditMode -via_cell_name 0x0
[09/09 15:42:34    379s] <CMD> setEditMode -via_cut_layer Via2
[09/09 15:42:35    380s] <CMD> setEditMode -via_create_by viacell
[09/09 15:42:38    380s] <CMD> setEditMode -via_create_by parameters
[09/09 15:42:39    380s] <CMD> setEditMode -via_create_by viacell
[09/09 15:42:53    383s] <CMD> setEditMode -via_cell_name M3_M2_VV
[09/09 15:42:57    384s] <CMD> editAddVia 201.4985 33.698
[09/09 15:42:58    384s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[09/09 15:43:02    386s] <CMD> uiSetTool select
[09/09 15:43:02    386s] <CMD> deselectAll
[09/09 15:43:02    386s] <CMD> selectMarker 201.4600 33.6850 201.5400 33.7650 3 1 6
[09/09 15:43:03    386s] <CMD> deselectAll
[09/09 15:43:03    386s] <CMD> selectMarker 201.4600 33.6850 201.5400 33.7650 3 1 6
[09/09 15:43:09    387s] <CMD> zoomBox 200.94150 33.47350 202.14900 34.03800
[09/09 15:43:09    387s] <CMD> zoomBox 200.59250 33.37100 202.55900 34.29050
[09/09 15:43:10    388s] <CMD> zoomBox 199.75150 33.21050 203.52000 34.97250
[09/09 15:43:11    388s] <CMD> zoomBox 200.23400 33.29950 202.95750 34.57300
[09/09 15:43:11    388s] <CMD> zoomBox 199.75100 33.21000 203.52050 34.97250
[09/09 15:43:12    388s] <CMD> zoomBox 198.65800 33.00700 204.79550 35.87700
[09/09 15:43:14    388s] <CMD> zoomBox 200.22800 33.29900 202.95250 34.57300
[09/09 15:43:14    388s] <CMD> zoomBox 200.82750 33.41050 202.24950 34.07550
[09/09 15:43:15    388s] <CMD> zoomBox 200.92550 33.42850 202.13450 33.99400
[09/09 15:43:15    388s] <CMD> zoomBox 201.00850 33.44400 202.03650 33.92450
[09/09 15:43:16    389s] <CMD> zoomBox 201.13950 33.46800 201.88250 33.81550
[09/09 15:43:16    389s] <CMD> zoomBox 201.00800 33.44350 202.03700 33.92450
[09/09 15:43:17    389s] <CMD> zoomBox 200.57400 33.36250 202.54550 34.28450
[09/09 15:43:17    389s] <CMD> zoomBox 200.41350 33.33250 202.73400 34.41750
[09/09 15:43:18    389s] <CMD> zoomBox 199.07450 33.08300 204.30450 35.52850
[09/09 15:43:19    389s] <CMD> zoomBox 200.22500 33.29750 202.95550 34.57450
[09/09 15:43:19    389s] <CMD> zoomBox 200.92700 33.44150 202.14050 34.00900
[09/09 15:43:19    389s] <CMD> zoomBox 201.24000 33.50800 201.77900 33.76000
[09/09 15:43:20    390s] <CMD> zoomBox 201.14350 33.48750 201.89000 33.83650
[09/09 15:43:21    390s] <CMD> zoomBox 201.00950 33.45850 202.04350 33.94200
[09/09 15:43:24    390s] <CMD> undo
[09/09 15:43:24    390s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[09/09 15:43:26    391s] <CMD> uiSetTool stretchWire
[09/09 15:43:27    391s] <CMD> selectWire 200.6600 33.6850 201.5400 33.7650 3 n_2091
[09/09 15:43:39    394s] <CMD> uiSetTool moveWire
[09/09 15:43:43    395s] <CMD> setEditMode -type regular
[09/09 15:43:51    396s] <CMD> setEditMode -status ROUTED -nets n_2091 -layer_horizontal M3 -width_horizontal 0.080 -width_vertical 0.080 -shape None
[09/09 15:43:59    398s] <CMD> setEditMode -layer_vertical M3
[09/09 15:44:04    400s] <CMD> zoomBox 200.72850 33.37200 202.41350 34.16000
[09/09 15:44:10    402s] <CMD> zoomBox 201.02500 33.49550 202.06000 33.97950
[09/09 15:44:10    402s] <CMD> zoomBox 201.15800 33.53850 201.90600 33.88850
[09/09 15:45:07    414s] <CMD> uiSetTool addWire
[09/09 15:45:07    414s] <CMD> setEditMode -status ROUTED -nets n_2091 -layer_horizontal M3 -width_horizontal 0.080 -width_vertical 0.080 -shape None
[09/09 15:45:09    415s] <CMD> setEditMode -spacing_horizontal 0.070
[09/09 15:45:09    415s] <CMD> setEditMode -spacing_vertical 0.070
[09/09 15:45:09    415s] <CMD> setEditMode -spacing 0.060
[09/09 15:45:09    415s] <CMD> editAddRoute 201.5 33.689
[09/09 15:45:13    416s] <CMD> editAddRoute 201.5 33.571
[09/09 15:45:16    417s] <CMD> editAddRoute 201.508 33.688
[09/09 15:45:57    427s] <CMD> uiSetTool addWire
[09/09 15:45:58    427s] <CMD> setEditMode -status ROUTED -nets n_2091 -layer_horizontal M3 -width_horizontal 0.080 -width_vertical 0.080 -shape None
[09/09 15:46:06    429s] <CMD> editAddRoute 201.508 33.69
[09/09 15:46:20    434s] <CMD> editAddRoute 201.487 33.582
[09/09 15:46:20    434s] <CMD> editCommitRoute 201.487 33.582
[09/09 15:46:20    434s] <CMD> setEditMode -status ROUTED -nets n_2091 -layer_horizontal M3 -width_horizontal 0.080 -width_vertical 0.080 -shape None
[09/09 15:46:25    436s] <CMD> editAddRoute 201.651 33.7365
[09/09 15:46:27    437s] <CMD> editAddRoute 201.6 33.7245
[09/09 15:46:33    439s] <CMD> uiSetTool addVia
[09/09 15:46:37    440s] <CMD> editAddVia 201.4995 33.624
[09/09 15:46:37    440s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[09/09 15:46:40    441s] <CMD> uiSetTool select
[09/09 15:46:42    442s] <CMD> deselectAll
[09/09 15:46:42    442s] <CMD> selectMarker 201.4600 33.5800 201.5400 33.6900 3 1 6
[09/09 15:46:43    442s] <CMD> deselectAll
[09/09 15:46:43    442s] <CMD> selectMarker 201.4600 33.5800 201.5400 33.6900 3 1 6
[09/09 15:46:44    442s] <CMD> deselectAll
[09/09 15:46:44    442s] <CMD> selectMarker 201.4600 33.5800 201.5400 33.6900 3 1 6
[09/09 15:46:44    442s] <CMD> deselectAll
[09/09 15:46:44    442s] <CMD> selectMarker 201.4600 33.5800 201.5400 33.6900 3 1 6
[09/09 15:46:45    443s] <CMD> deselectAll
[09/09 15:46:45    443s] <CMD> selectMarker 201.4600 33.5800 201.5400 33.6900 3 1 6
[09/09 15:46:49    444s] <CMD> zoomBox 200.96 33.08 202.04 34.19
[09/09 15:46:49    444s] <CMD> zoomBox 200.96 33.08 202.04 34.19
[09/09 15:46:49    444s] {RT WORST 0 11 11 {7 0} {10 0} 2}
[09/09 15:46:52    444s] <CMD> zoomBox 200.76550 33.30100 202.22400 33.98300
[09/09 15:46:52    444s] <CMD> zoomBox 201.11200 33.44900 201.87450 33.80550
[09/09 15:46:53    445s] <CMD> zoomBox 201.34950 33.54650 201.63750 33.68100
[09/09 15:46:53    445s] <CMD> zoomBox 201.11200 33.44950 201.87800 33.80750
[09/09 15:46:54    445s] <CMD> zoomBox 200.96650 33.39000 202.02700 33.88600
[09/09 15:47:00    446s] <CMD> uiSetTool addVia
[09/09 15:47:01    446s] <CMD> setEditMode -via_cut_layer Via2
[09/09 15:47:01    446s] <CMD> setEditMode -via_type auto
[09/09 15:47:01    446s] <CMD> setEditMode -via_type auto
[09/09 15:47:01    446s] <CMD> setEditMode -via_cell_name 0x0
[09/09 15:47:12    449s] <CMD> setEditMode -via_cell_name M3_M2_VV
[09/09 15:47:21    451s] <CMD> setEditMode -via_cell_name M3_M2_M_SH
[09/09 15:47:23    451s] <CMD> setEditMode -via_cell_name M3_M2_M_NH
[09/09 15:47:29    453s] <CMD> uiSetTool select
[09/09 15:47:30    453s] <CMD> deselectAll
[09/09 15:47:30    453s] <CMD> selectMarker 201.4600 33.5800 201.5400 33.6900 3 1 6
[09/09 15:47:30    453s] <CMD> deleteSelectedFromFPlan
[09/09 15:47:30    453s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[09/09 15:47:31    453s] <CMD> selectMarker 201.4600 33.5600 201.5400 33.6900 3 1 25
[09/09 15:47:31    453s] <CMD> deleteSelectedFromFPlan
[09/09 15:47:31    453s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[09/09 15:47:32    453s] <CMD> selectMarker 201.4600 33.5600 201.5400 33.6900 2 1 25
[09/09 15:47:33    453s] <CMD> deleteSelectedFromFPlan
[09/09 15:47:33    453s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[09/09 15:47:35    454s] <CMD> uiSetTool move
[09/09 15:47:37    455s] <CMD> uiSetTool select
[09/09 15:47:37    455s] <CMD> selectMarker 201.4600 33.5600 201.5400 33.6900 2 1 6
[09/09 15:47:39    455s] <CMD> deleteSelectedFromFPlan
[09/09 15:47:39    455s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[09/09 15:47:40    455s] <CMD> selectVia 201.4600 33.5600 201.5400 33.6900 3 _NULL
[09/09 15:47:40    455s] <CMD> setEditMode -via_create_by Viacell -via_cell_name M3_M2_VV -nets _NULL -status FIXED
[09/09 15:47:40    455s] <CMD> deleteSelectedFromFPlan
[09/09 15:47:41    456s] <CMD> selectWire 201.4600 33.5800 201.5400 33.7650 3 n_2091
[09/09 15:47:41    456s] <CMD> setEditMode -status ROUTED -nets n_2091 -layer_vertical M3 -width_horizontal 0.080 -width_vertical 0.080 -shape None
[09/09 15:47:44    456s] <CMD> uiSetTool addVia
[09/09 15:47:47    457s] <CMD> editAddVia 201.4995 33.645
[09/09 15:47:47    457s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[09/09 15:47:50    458s] <CMD> uiSetTool select
[09/09 15:47:51    458s] <CMD> undo
[09/09 15:47:51    458s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[09/09 15:47:53    459s] <CMD> uiSetTool addVia
[09/09 15:47:54    459s] **WARN: (IMPSYT-8030):	Select a via first.
[09/09 15:47:56    460s] **WARN: (IMPSYT-8030):	Select a via first.
[09/09 15:47:58    460s] <CMD> setEditMode -via_cut_layer Via2
[09/09 15:47:58    460s] <CMD> setEditMode -via_cut_layer Via2
[09/09 15:47:58    460s] <CMD> setEditMode -via_type auto
[09/09 15:47:58    460s] <CMD> setEditMode -via_type auto
[09/09 15:47:58    460s] <CMD> setEditMode -via_type auto
[09/09 15:47:58    460s] <CMD> setEditMode -via_type auto
[09/09 15:47:58    460s] <CMD> setEditMode -via_cell_name 0x0
[09/09 15:48:00    461s] <CMD> setEditMode -via_cell_name M3_M2_VV
[09/09 15:48:01    461s] <CMD> setEditMode -via_cell_name M3_M2_M_SH
[09/09 15:48:02    461s] <CMD> setEditMode -via_cell_name M3_M2_M_NH
[09/09 15:48:08    463s] <CMD> editAddVia 201.4995 33.581
[09/09 15:48:09    463s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[09/09 15:48:14    465s] <CMD> undo
[09/09 15:48:14    465s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[09/09 15:48:17    465s] <CMD> setEditMode -via_cut_layer Via2
[09/09 15:48:17    465s] <CMD> setEditMode -via_cut_layer Via2
[09/09 15:48:17    465s] <CMD> setEditMode -via_cut_layer Via2
[09/09 15:48:17    465s] <CMD> setEditMode -via_type auto
[09/09 15:48:17    465s] <CMD> setEditMode -via_type auto
[09/09 15:48:17    465s] <CMD> setEditMode -via_type auto
[09/09 15:48:17    465s] <CMD> setEditMode -via_type auto
[09/09 15:48:17    465s] <CMD> setEditMode -via_type auto
[09/09 15:48:17    465s] <CMD> setEditMode -via_type auto
[09/09 15:48:17    465s] <CMD> setEditMode -via_cell_name 0x0
[09/09 15:48:19    466s] <CMD> setEditMode -via_cell_name M3_M2_M_NH
[09/09 15:48:21    466s] <CMD> setEditMode -via_cell_name M3_M2_VH
[09/09 15:48:27    468s] <CMD> editAddVia 201.502 33.725
[09/09 15:48:27    468s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[09/09 15:48:29    469s] <CMD> setEditMode -status ROUTED -nets n_2091 -layer_vertical M3 -width_horizontal 0.080 -width_vertical 0.080 -shape None
[09/09 15:48:31    469s] <CMD> uiSetTool select
[09/09 15:48:32    469s] <CMD> deselectAll
[09/09 15:48:32    469s] <CMD> selectWire 201.4600 33.5800 201.5400 33.7650 3 n_2091
[09/09 15:48:32    469s] <CMD> setEditMode -status ROUTED -nets n_2091 -layer_vertical M3 -width_horizontal 0.080 -width_vertical 0.080 -shape None
[09/09 15:48:32    469s] <CMD> zoomBox 201.22100 33.49050 201.77600 33.75000
[09/09 15:48:33    469s] <CMD> deselectAll
[09/09 15:48:33    469s] <CMD> selectWire 201.4600 33.5800 201.5400 33.7650 3 n_2091
[09/09 15:48:33    469s] <CMD> setEditMode -status ROUTED -nets n_2091 -layer_vertical M3 -width_horizontal 0.080 -width_vertical 0.080 -shape None
[09/09 15:48:34    470s] <CMD> deselectAll
[09/09 15:48:34    470s] <CMD> selectWire 201.4600 33.5800 201.5400 33.7650 3 n_2091
[09/09 15:48:34    470s] <CMD> setEditMode -status ROUTED -nets n_2091 -layer_vertical M3 -width_horizontal 0.080 -width_vertical 0.080 -shape None
[09/09 15:48:34    470s] <CMD> zoomBox 201.04200 33.42300 201.94550 33.84550
[09/09 15:48:35    470s] <CMD> deselectAll
[09/09 15:48:35    470s] <CMD> selectWire 201.6600 24.1850 201.7400 33.7650 4 n_2414
[09/09 15:48:35    470s] <CMD> setEditMode -status ROUTED -nets n_2414 -layer_vertical M4 -width_horizontal 0.080 -width_vertical 0.080 -shape None
[09/09 15:48:35    470s] <CMD> deselectAll
[09/09 15:48:35    470s] <CMD> selectMarker 201.4600 33.6850 201.5400 33.7650 3 1 6
[09/09 15:48:37    470s] <CMD> deselectAll
[09/09 15:48:37    470s] <CMD> selectMarker 201.4600 33.6850 201.5400 33.7650 3 1 6
[09/09 15:48:37    470s] <CMD> deleteSelectedFromFPlan
[09/09 15:48:37    470s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[09/09 15:48:38    471s] <CMD> selectMarker 201.4350 33.6850 201.5650 33.7650 3 1 25
[09/09 15:48:38    471s] <CMD> deleteSelectedFromFPlan
[09/09 15:48:38    471s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[09/09 15:48:39    471s] <CMD> selectWire 201.4600 33.5800 201.5400 33.7650 3 n_2091
[09/09 15:48:39    471s] <CMD> setEditMode -status ROUTED -nets n_2091 -layer_vertical M3 -width_horizontal 0.080 -width_vertical 0.080 -shape None
[09/09 15:48:40    471s] <CMD> deleteSelectedFromFPlan
[09/09 15:48:41    471s] <CMD> selectMarker 201.4600 33.6600 201.5400 33.7900 2 1 25
[09/09 15:48:41    471s] <CMD> deselectAll
[09/09 15:48:41    471s] <CMD> selectMarker 201.4600 33.6600 201.5400 33.7900 2 1 25
[09/09 15:48:42    472s] <CMD> zoomBox 201.22000 33.51600 201.77600 33.77600
[09/09 15:48:43    472s] <CMD> panPage 0 1
[09/09 15:48:44    472s] <CMD> panPage 0 -1
[09/09 15:48:44    472s] <CMD> zoomBox 201.11150 33.46100 201.88150 33.82100
[09/09 15:48:45    472s] <CMD> zoomBox 200.84300 33.35250 202.09750 33.93900
[09/09 15:48:45    472s] <CMD> deselectAll
[09/09 15:48:45    472s] <CMD> selectWire 201.4600 30.0750 201.5400 35.0950 2 CTS_1
[09/09 15:48:45    472s] <CMD> setEditMode -status FIXED -nets CTS_1 -layer_vertical M2 -width_horizontal 0.080 -width_vertical 0.080 -shape None -rule 2w2s
[09/09 15:48:46    472s] <CMD> deselectAll
[09/09 15:48:46    472s] <CMD> selectInst g98636
[09/09 15:48:46    473s] <CMD> deselectAll
[09/09 15:48:46    473s] <CMD> selectMarker 201.4600 33.6600 201.5400 33.7900 2 1 25
[09/09 15:48:47    473s] <CMD> deselectAll
[09/09 15:48:47    473s] <CMD> selectMarker 201.4600 33.6600 201.5400 33.7900 2 1 25
[09/09 15:48:48    473s] <CMD> deselectAll
[09/09 15:48:48    473s] <CMD> selectMarker 201.4600 33.6600 201.5400 33.7900 2 1 25
[09/09 15:48:49    473s] <CMD> deselectAll
[09/09 15:48:49    473s] <CMD> selectMarker 201.4600 33.6600 201.5400 33.7900 2 1 25
[09/09 15:48:52    474s] <CMD> verify_drc
[09/09 15:48:52    474s]  *** Starting Verify DRC (MEM: 1784.4) ***
[09/09 15:48:52    474s] 
[09/09 15:48:52    474s]   VERIFY DRC ...... Starting Verification
[09/09 15:48:52    474s]   VERIFY DRC ...... Initializing
[09/09 15:48:52    474s]   VERIFY DRC ...... Deleting Existing Violations
[09/09 15:48:52    474s]   VERIFY DRC ...... Creating Sub-Areas
[09/09 15:48:52    474s]   VERIFY DRC ...... Using new threading
[09/09 15:48:52    474s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 70.080 68.160} 1 of 9
[09/09 15:48:52    474s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[09/09 15:48:52    474s]   VERIFY DRC ...... Sub-Area: {70.080 0.000 140.160 68.160} 2 of 9
[09/09 15:48:52    474s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[09/09 15:48:52    474s]   VERIFY DRC ...... Sub-Area: {140.160 0.000 208.800 68.160} 3 of 9
[09/09 15:48:52    474s]   VERIFY DRC ...... Sub-Area : 3 complete 4 Viols.
[09/09 15:48:52    474s]   VERIFY DRC ...... Sub-Area: {0.000 68.160 70.080 136.320} 4 of 9
[09/09 15:48:52    474s]   VERIFY DRC ...... Sub-Area : 4 complete 1 Viols.
[09/09 15:48:52    474s]   VERIFY DRC ...... Sub-Area: {70.080 68.160 140.160 136.320} 5 of 9
[09/09 15:48:52    475s]   VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
[09/09 15:48:52    475s]   VERIFY DRC ...... Sub-Area: {140.160 68.160 208.800 136.320} 6 of 9
[09/09 15:48:53    475s]   VERIFY DRC ...... Sub-Area : 6 complete 1 Viols.
[09/09 15:48:53    475s]   VERIFY DRC ...... Sub-Area: {0.000 136.320 70.080 203.490} 7 of 9
[09/09 15:48:53    475s]   VERIFY DRC ...... Sub-Area : 7 complete 0 Viols.
[09/09 15:48:53    475s]   VERIFY DRC ...... Sub-Area: {70.080 136.320 140.160 203.490} 8 of 9
[09/09 15:48:53    475s]   VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.
[09/09 15:48:53    475s]   VERIFY DRC ...... Sub-Area: {140.160 136.320 208.800 203.490} 9 of 9
[09/09 15:48:53    475s]   VERIFY DRC ...... Sub-Area : 9 complete 0 Viols.
[09/09 15:48:53    475s] 
[09/09 15:48:53    475s]   Verification Complete : 6 Viols.
[09/09 15:48:53    475s] 
[09/09 15:48:53    475s]  Violation Summary By Layer and Type:
[09/09 15:48:53    475s] 
[09/09 15:48:53    475s] 	          Short      Mar   MetSpc   Totals
[09/09 15:48:53    475s] 	M1            1        0        0        1
[09/09 15:48:53    475s] 	M2            1        1        1        3
[09/09 15:48:53    475s] 	M3            1        1        0        2
[09/09 15:48:53    475s] 	Totals        3        2        1        6
[09/09 15:48:53    475s] 
[09/09 15:48:53    475s]  *** End Verify DRC (CPU: 0:00:01.3  ELAPSED TIME: 1.00  MEM: 0.0M) ***
[09/09 15:48:53    475s] 
[09/09 15:48:53    475s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[09/09 15:49:01    476s] <CMD> zoomBox 201.19150 33.56800 201.74800 33.82800
[09/09 15:49:02    476s] <CMD> zoomBox 201.31100 33.63100 201.65250 33.79050
[09/09 15:49:03    477s] <CMD> selectMarker 201.4350 33.6850 201.5400 33.7650 3 1 6
[09/09 15:49:10    478s] <CMD> zoomBox 200.96 33.16 202.04 34.29
[09/09 15:49:11    479s] <CMD> zoomBox 200.93700 33.45450 202.00950 33.95600
[09/09 15:49:14    479s] <CMD> zoomBox 200.935 33.185 202.065 34.265
[09/09 15:49:15    480s] <CMD> zoomBox 201.10850 33.45750 201.98200 33.86600
[09/09 15:49:16    480s] <CMD> zoomBox 201.31450 33.54050 201.77200 33.75450
[09/09 15:49:17    480s] <CMD> zoomBox 200.96 33.16 202.04 34.29
[09/09 15:49:17    480s] <CMD> zoomBox 200.96 33.16 202.04 34.29
[09/09 15:49:17    480s] <CMD> zoomBox 200.935 33.185 202.065 34.265
[09/09 15:49:17    480s] <CMD> zoomBox 200.935 33.185 202.065 34.265
[09/09 15:49:22    481s] <CMD> zoomBox 59.185 106.25 60.24 107.31
[09/09 15:49:23    481s] <CMD> zoomBox 59.15000 106.43950 60.33350 106.99300
[09/09 15:49:24    481s] <CMD> zoomBox 59.45350 106.62550 59.97950 106.87150
[09/09 15:49:24    482s] <CMD> zoomBox 59.23050 106.48850 60.23900 106.96000
[09/09 15:49:25    482s] <CMD> zoomBox 58.72750 106.34850 60.66050 107.25250
[09/09 15:49:25    482s] <CMD> zoomBox 58.01600 106.19300 61.16450 107.66550
[09/09 15:49:26    482s] <CMD> zoomBox 59.185 106.25 60.24 107.31
[09/09 15:49:27    482s] <CMD> zoomBox 59.03950 106.48500 60.43200 107.13600
[09/09 15:49:27    482s] <CMD> zoomBox 59.31950 106.61500 60.17500 107.01500
[09/09 15:49:28    482s] <CMD> zoomBox 59.44300 106.67250 60.06100 106.96150
[09/09 15:49:28    482s] <CMD> zoomBox 200.935 33.185 202.065 34.265
[09/09 15:49:29    483s] <CMD> zoomBox 200.90550 33.39000 202.11150 33.95400
[09/09 15:49:30    483s] <CMD> zoomBox 199.89300 33.01900 203.09200 34.51500
[09/09 15:49:36    484s] <CMD> zoomBox 200.935 33.185 202.065 34.265
[09/09 15:49:36    484s] <CMD> zoomBox 200.935 33.185 202.065 34.265
[09/09 15:49:38    485s] <CMD> zoomBox 200.99850 33.51000 202.02400 33.98950
[09/09 15:49:39    485s] <CMD> zoomBox 201.14350 33.58200 201.88450 33.92850
[09/09 15:49:45    486s] <CMD> zoomBox 201.30950 33.61850 201.76500 33.83150
[09/09 15:49:46    486s] <CMD> zoomBox 200.99550 33.54700 202.02400 34.02800
[09/09 15:49:48    487s] <CMD> zoomBox 200.64600 33.47150 202.32150 34.25500
[09/09 15:49:49    487s] <CMD> zoomBox 200.07150 33.34750 202.80150 34.62400
[09/09 15:49:50    487s] <CMD> zoomBox 200.48650 33.42750 202.45900 34.35000
[09/09 15:49:51    487s] <CMD> zoomBox 200.78600 33.48550 202.21150 34.15200
[09/09 15:49:53    488s] <CMD> getIoFlowFlag
[09/09 15:50:00    489s] <CMD> zoomBox 201.06550 33.56750 201.94250 33.97750
[09/09 15:50:01    489s] <CMD> zoomBox 201.13250 33.58700 201.87800 33.93550
[09/09 15:50:02    490s] <CMD> zoomBox 201.19100 33.60150 201.82500 33.89800
[09/09 15:50:04    490s] <CMD> zoomBox 201.06000 33.57150 201.93800 33.98200
[09/09 15:50:04    490s] <CMD> zoomBox 200.87850 33.53000 202.09450 34.09850
[09/09 15:50:07    491s] <CMD> zoomBox 201.12000 33.57900 201.86700 33.92850
[09/09 15:50:07    491s] <CMD> zoomBox 200.63400 33.48000 202.32250 34.26950
[09/09 15:50:08    491s] <CMD> zoomBox 199.83650 33.31700 203.07200 34.83000
[09/09 15:50:10    491s] <CMD> zoomBox 200.935 33.185 202.065 34.265
[09/09 15:50:10    491s] <CMD> zoomBox 200.935 33.185 202.065 34.265
[09/09 15:50:13    492s] <CMD> zoomBox 59.185 106.25 60.24 107.31
[09/09 15:50:14    492s] <CMD> zoomBox 59.22450 106.52350 60.23050 106.99400
[09/09 15:50:15    492s] <CMD> zoomBox 59.51150 106.64700 59.95850 106.85600
[09/09 15:50:15    492s] <CMD> zoomBox 59.57250 106.68050 59.89650 106.83200
[09/09 15:50:16    493s] <CMD> zoomBox 59.185 106.25 60.24 107.31
[09/09 15:50:16    493s] <CMD> zoomBox 58.35150 106.17300 61.01850 107.42000
[09/09 15:50:19    493s] <CMD> setLayerPreference node_layer -isVisible 1
[09/09 15:50:19    493s] <CMD> setLayerPreference node_layer -isVisible 0
[09/09 15:50:20    493s] <CMD> setLayerPreference node_layer -isVisible 1
[09/09 15:50:22    494s] <CMD> zoomBox 59.15800 106.56400 60.34150 107.11750
[09/09 15:50:23    494s] <CMD> zoomBox 59.40250 106.67650 60.12950 107.01650
[09/09 15:50:23    494s] <CMD> zoomBox 59.15750 106.56450 60.34150 107.11800
[09/09 15:50:25    495s] <CMD> zoomBox 59.24500 106.59950 60.25150 107.07000
[09/09 15:50:26    495s] <CMD> panPage 0 -1
[09/09 15:50:26    495s] <CMD> zoomBox 59.32050 106.50250 60.17600 106.90250
[09/09 15:50:26    495s] <CMD> panPage 0 1
[09/09 15:50:27    495s] <CMD> panPage 0 1
[09/09 15:50:27    495s] <CMD> panPage 0 -1
[09/09 15:50:28    495s] <CMD> zoomBox 59.24150 106.58950 60.24800 107.06000
[09/09 15:50:28    496s] <CMD> zoomBox 58.91100 106.45150 60.55050 107.21800
[09/09 15:50:29    496s] <CMD> deselectAll
[09/09 15:50:29    496s] <CMD> selectInst g95873
[09/09 15:50:30    496s] <CMD> deselectAll
[09/09 15:50:30    496s] <CMD> selectInst g95873
[09/09 15:50:32    496s] <CMD> deselectAll
[09/09 15:50:32    496s] <CMD> selectInst g95873
[09/09 15:50:34    497s] <CMD> setLayerPreference node_layer -isVisible 0
[09/09 15:50:35    497s] <CMD> setLayerPreference node_layer -isVisible 1
[09/09 15:50:36    497s] <CMD> setLayerPreference node_layer -isVisible 0
[09/09 15:50:37    497s] <CMD> setLayerPreference Cont -isVisible 1
[09/09 15:50:38    498s] <CMD> setLayerPreference M1 -isVisible 1
[09/09 15:50:39    498s] <CMD> setLayerPreference Via1 -isVisible 1
[09/09 15:50:40    498s] <CMD> setLayerPreference M2 -isVisible 1
[09/09 15:50:42    498s] <CMD> setLayerPreference Via2 -isVisible 1
[09/09 15:50:43    499s] <CMD> setLayerPreference M2 -isVisible 0
[09/09 15:50:44    499s] <CMD> setLayerPreference Via2 -isVisible 0
[09/09 15:50:44    499s] <CMD> setLayerPreference Via2 -isVisible 1
[09/09 15:50:45    499s] <CMD> setLayerPreference M2 -isVisible 1
[09/09 15:50:47    499s] <CMD> setLayerPreference M3 -isVisible 1
[09/09 15:50:48    500s] <CMD> setLayerPreference Via3 -isVisible 1
[09/09 15:50:53    501s] <CMD> zoomBox 58.49150 106.33100 60.76100 107.39200
[09/09 15:50:54    501s] <CMD> zoomBox 57.73750 106.20050 60.87900 107.66950
[09/09 15:50:55    501s] <CMD> zoomBox 56.69250 106.01500 61.04100 108.04850
[09/09 15:50:57    502s] <CMD> zoomBox 55.07200 105.74100 61.09100 108.55550
[09/09 15:50:58    502s] <CMD> zoomBox 52.83250 105.36200 61.16300 109.25750
[09/09 15:50:59    502s] <CMD> panPage 1 0
[09/09 15:51:00    502s] <CMD> panPage 1 0
[09/09 15:51:01    502s] <CMD> panPage 1 0
[09/09 15:51:02    503s] <CMD> panPage -1 0
[09/09 15:51:03    503s] <CMD> zoomBox 56.58200 105.15950 66.38300 109.74250
[09/09 15:51:03    503s] <CMD> panPage 1 0
[09/09 15:51:04    503s] <CMD> panPage -1 0
[09/09 15:51:08    504s] <CMD> panPage 1 0
[09/09 15:51:09    504s] <CMD> panPage -1 0
[09/09 15:51:11    505s] <CMD> zoomBox 57.46650 105.47300 64.54850 108.78450
[09/09 15:51:11    505s] <CMD> zoomBox 58.71950 106.22400 61.86300 107.69400
[09/09 15:51:12    505s] <CMD> zoomBox 59.19700 106.51050 60.83850 107.27800
[09/09 15:51:12    505s] <CMD> zoomBox 59.44850 106.66150 60.30600 107.06250
[09/09 15:51:12    505s] <CMD> zoomBox 59.57950 106.74000 60.02850 106.95000
[09/09 15:51:14    505s] <CMD> zoomBox 59.48950 106.68150 60.22200 107.02400
[09/09 15:51:15    506s] <CMD> zoomBox 59.44750 106.65850 60.30950 107.06150
[09/09 15:51:15    506s] <CMD> zoomBox 59.25700 106.55600 60.66250 107.21300
[09/09 15:51:16    506s] <CMD> zoomBox 59.07000 106.46050 61.01550 107.37000
[09/09 15:51:16    506s] <CMD> panPage 1 0
[09/09 15:51:18    506s] <CMD> panPage -1 0
[09/09 15:51:21    507s] <CMD> zoomBox 58.64250 106.32250 61.81200 107.80450
[09/09 15:51:22    507s] <CMD> zoomBox 58.42550 106.27150 62.15450 108.01500
[09/09 15:51:23    507s] <CMD> panPage 0 -1
[09/09 15:51:24    508s] <CMD> panPage 0 -1
[09/09 15:51:24    508s] <CMD> panPage 0 1
[09/09 15:51:24    508s] <CMD> zoomBox 58.79100 105.97000 61.48500 107.22950
[09/09 15:51:25    508s] <CMD> zoomBox 59.15050 106.19350 60.80550 106.96750
[09/09 15:51:25    508s] <CMD> panPage 0 1
[09/09 15:51:28    509s] <CMD> zoomBox 59.24700 106.44650 60.65400 107.10450
[09/09 15:51:29    509s] <CMD> zoomBox 59.15100 106.42600 60.80600 107.20000
[09/09 15:51:29    509s] <CMD> deselectAll
[09/09 15:51:29    509s] <CMD> selectVia 59.6300 106.6150 59.7700 106.7550 3 CTS_11
[09/09 15:51:29    509s] <CMD> setEditMode -via_create_by Viacell -via_cell_name 2w2s_M3_M2_VH -nets CTS_11 -status FIXED
[09/09 15:51:31    509s] <CMD> deselectAll
[09/09 15:51:31    509s] <CMD> selectMarker 59.7100 106.7500 59.7400 106.8100 2 1 2
[09/09 15:51:32    509s] <CMD> deleteSelectedFromFPlan
[09/09 15:51:32    509s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[09/09 15:51:34    510s] <CMD> selectMarker 59.6850 106.7500 59.7400 106.8100 2 1 2
[09/09 15:51:34    510s] <CMD> deleteSelectedFromFPlan
[09/09 15:51:34    510s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[09/09 15:51:35    510s] <CMD> selectVia 59.6300 106.6150 59.7700 106.7550 3 CTS_11
[09/09 15:51:35    510s] <CMD> setEditMode -via_create_by Viacell -via_cell_name 2w2s_M3_M2_VH -nets CTS_11 -status FIXED
[09/09 15:51:36    510s] <CMD> deselectAll
[09/09 15:51:36    510s] <CMD> selectInst g95873
[09/09 15:51:37    511s] <CMD> deselectAll
[09/09 15:51:37    511s] <CMD> selectInst g95873
[09/09 15:51:37    511s] <CMD> deselectAll
[09/09 15:51:37    511s] <CMD> selectWire 59.6600 105.3150 59.7400 106.7250 2 CTS_11
[09/09 15:51:37    511s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_vertical M2 -width_horizontal 0.080 -width_vertical 0.080 -shape None -rule 2w2s
[09/09 15:51:37    511s] <CMD> deleteSelectedFromFPlan
[09/09 15:51:38    511s] <CMD> panPage 0 -1
[09/09 15:51:39    511s] <CMD> zoomBox 58.59800 106.04400 61.76850 107.52650
[09/09 15:51:39    511s] <CMD> zoomBox 58.15500 105.92500 62.54300 107.97700
[09/09 15:51:40    512s] <CMD> undo
[09/09 15:51:40    512s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_vertical M2 -width_horizontal 0.080 -width_vertical 0.080 -shape None -rule 2w2s
[09/09 15:51:40    512s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[09/09 15:51:41    512s] <CMD> panPage 0 -1
[09/09 15:51:41    512s] <CMD> zoomBox 57.56300 104.74450 63.63750 107.58500
[09/09 15:51:42    512s] <CMD> panPage 0 -1
[09/09 15:51:42    512s] <CMD> panPage 0 1
[09/09 15:51:43    512s] <CMD> deselectAll
[09/09 15:51:43    512s] <CMD> selectWire 5.0000 105.9600 203.8000 106.0800 1 VSS
[09/09 15:51:43    512s] <CMD> setEditMode -status ROUTED -nets VSS -layer_horizontal M1 -width_horizontal 0.120 -width_vertical 0.120 -shape FOLLOWPIN
[09/09 15:51:43    512s] <CMD> zoomBox 58.20500 105.21150 62.59450 107.26400
[09/09 15:51:44    512s] <CMD> zoomBox 58.45100 105.39600 62.18200 107.14050
[09/09 15:51:44    513s] <CMD> zoomBox 58.66000 105.55250 61.83150 107.03550
[09/09 15:51:45    513s] <CMD> zoomBox 58.97900 105.82350 61.27050 106.89500
[09/09 15:51:45    513s] <CMD> deselectAll
[09/09 15:51:45    513s] <CMD> selectWire 59.6300 106.6150 60.3700 106.7550 3 CTS_11
[09/09 15:51:45    513s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_horizontal M3 -width_horizontal 0.140 -width_vertical 0.140 -shape None -rule 2w2s
[09/09 15:51:46    513s] <CMD> deleteSelectedFromFPlan
[09/09 15:51:47    513s] <CMD> panPage 0 1
[09/09 15:51:48    514s] <CMD> selectWire 59.6600 105.3150 59.7400 106.7250 2 CTS_11
[09/09 15:51:48    514s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_vertical M2 -width_horizontal 0.080 -width_vertical 0.080 -shape None -rule 2w2s
[09/09 15:51:48    514s] <CMD> panPage 0 -1
[09/09 15:51:50    514s] <CMD> uiSetTool stretchWire
[09/09 15:51:51    514s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_vertical M2 -width_horizontal 0.080 -width_vertical 0.080 -shape None -rule 2w2s
[09/09 15:51:51    514s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_vertical M2 -width_horizontal 0.080 -width_vertical 0.080 -shape None -rule 2w2s
[09/09 15:51:51    514s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_vertical M2 -width_horizontal 0.080 -width_vertical 0.080 -shape None -rule 2w2s
[09/09 15:51:51    514s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_vertical M2 -width_horizontal 0.080 -width_vertical 0.080 -shape None -rule 2w2s
[09/09 15:51:51    514s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_vertical M2 -width_horizontal 0.080 -width_vertical 0.080 -shape None -rule 2w2s
[09/09 15:51:51    514s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_vertical M2 -width_horizontal 0.080 -width_vertical 0.080 -shape None -rule 2w2s
[09/09 15:51:51    514s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_vertical M2 -width_horizontal 0.080 -width_vertical 0.080 -shape None -rule 2w2s
[09/09 15:51:51    514s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_vertical M2 -width_horizontal 0.080 -width_vertical 0.080 -shape None -rule 2w2s
[09/09 15:51:51    514s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_vertical M2 -width_horizontal 0.080 -width_vertical 0.080 -shape None -rule 2w2s
[09/09 15:51:51    514s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_vertical M2 -width_horizontal 0.080 -width_vertical 0.080 -shape None -rule 2w2s
[09/09 15:51:51    514s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_vertical M2 -width_horizontal 0.080 -width_vertical 0.080 -shape None -rule 2w2s
[09/09 15:51:51    514s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_vertical M2 -width_horizontal 0.080 -width_vertical 0.080 -shape None -rule 2w2s
[09/09 15:51:51    514s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_vertical M2 -width_horizontal 0.080 -width_vertical 0.080 -shape None -rule 2w2s
[09/09 15:51:51    514s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_vertical M2 -width_horizontal 0.080 -width_vertical 0.080 -shape None -rule 2w2s
[09/09 15:51:52    514s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_vertical M2 -width_horizontal 0.080 -width_vertical 0.080 -shape None -rule 2w2s
[09/09 15:51:52    514s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_vertical M2 -width_horizontal 0.080 -width_vertical 0.080 -shape None -rule 2w2s
[09/09 15:51:52    514s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_vertical M2 -width_horizontal 0.080 -width_vertical 0.080 -shape None -rule 2w2s
[09/09 15:51:52    514s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_vertical M2 -width_horizontal 0.080 -width_vertical 0.080 -shape None -rule 2w2s
[09/09 15:51:52    514s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_vertical M2 -width_horizontal 0.080 -width_vertical 0.080 -shape None -rule 2w2s
[09/09 15:51:52    514s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_vertical M2 -width_horizontal 0.080 -width_vertical 0.080 -shape None -rule 2w2s
[09/09 15:51:52    515s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_vertical M2 -width_horizontal 0.080 -width_vertical 0.080 -shape None -rule 2w2s
[09/09 15:51:52    515s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_vertical M2 -width_horizontal 0.080 -width_vertical 0.080 -shape None -rule 2w2s
[09/09 15:51:52    515s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_vertical M2 -width_horizontal 0.080 -width_vertical 0.080 -shape None -rule 2w2s
[09/09 15:51:52    515s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_vertical M2 -width_horizontal 0.080 -width_vertical 0.080 -shape None -rule 2w2s
[09/09 15:51:52    515s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_vertical M2 -width_horizontal 0.080 -width_vertical 0.080 -shape None -rule 2w2s
[09/09 15:51:52    515s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_vertical M2 -width_horizontal 0.080 -width_vertical 0.080 -shape None -rule 2w2s
[09/09 15:51:52    515s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_vertical M2 -width_horizontal 0.080 -width_vertical 0.080 -shape None -rule 2w2s
[09/09 15:51:52    515s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_vertical M2 -width_horizontal 0.080 -width_vertical 0.080 -shape None -rule 2w2s
[09/09 15:51:52    515s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_vertical M2 -width_horizontal 0.080 -width_vertical 0.080 -shape None -rule 2w2s
[09/09 15:51:52    515s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_vertical M2 -width_horizontal 0.080 -width_vertical 0.080 -shape None -rule 2w2s
[09/09 15:51:52    515s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_vertical M2 -width_horizontal 0.080 -width_vertical 0.080 -shape None -rule 2w2s
[09/09 15:51:52    515s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_vertical M2 -width_horizontal 0.080 -width_vertical 0.080 -shape None -rule 2w2s
[09/09 15:51:52    515s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_vertical M2 -width_horizontal 0.080 -width_vertical 0.080 -shape None -rule 2w2s
[09/09 15:51:52    515s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_vertical M2 -width_horizontal 0.080 -width_vertical 0.080 -shape None -rule 2w2s
[09/09 15:51:52    515s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_vertical M2 -width_horizontal 0.080 -width_vertical 0.080 -shape None -rule 2w2s
[09/09 15:51:52    515s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_vertical M2 -width_horizontal 0.080 -width_vertical 0.080 -shape None -rule 2w2s
[09/09 15:51:52    515s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_vertical M2 -width_horizontal 0.080 -width_vertical 0.080 -shape None -rule 2w2s
[09/09 15:51:52    515s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_vertical M2 -width_horizontal 0.080 -width_vertical 0.080 -shape None -rule 2w2s
[09/09 15:51:52    515s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_vertical M2 -width_horizontal 0.080 -width_vertical 0.080 -shape None -rule 2w2s
[09/09 15:51:52    515s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_vertical M2 -width_horizontal 0.080 -width_vertical 0.080 -shape None -rule 2w2s
[09/09 15:51:52    515s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_vertical M2 -width_horizontal 0.080 -width_vertical 0.080 -shape None -rule 2w2s
[09/09 15:51:52    515s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_vertical M2 -width_horizontal 0.080 -width_vertical 0.080 -shape None -rule 2w2s
[09/09 15:51:52    515s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_vertical M2 -width_horizontal 0.080 -width_vertical 0.080 -shape None -rule 2w2s
[09/09 15:51:52    515s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_vertical M2 -width_horizontal 0.080 -width_vertical 0.080 -shape None -rule 2w2s
[09/09 15:51:52    515s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_vertical M2 -width_horizontal 0.080 -width_vertical 0.080 -shape None -rule 2w2s
[09/09 15:51:52    515s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_vertical M2 -width_horizontal 0.080 -width_vertical 0.080 -shape None -rule 2w2s
[09/09 15:51:52    515s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_vertical M2 -width_horizontal 0.080 -width_vertical 0.080 -shape None -rule 2w2s
[09/09 15:51:52    515s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_vertical M2 -width_horizontal 0.080 -width_vertical 0.080 -shape None -rule 2w2s
[09/09 15:51:52    515s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_vertical M2 -width_horizontal 0.080 -width_vertical 0.080 -shape None -rule 2w2s
[09/09 15:51:52    515s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_vertical M2 -width_horizontal 0.080 -width_vertical 0.080 -shape None -rule 2w2s
[09/09 15:51:52    515s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_vertical M2 -width_horizontal 0.080 -width_vertical 0.080 -shape None -rule 2w2s
[09/09 15:51:53    515s] <CMD> editResize -direction y -offset -0.155 -side high -keep_center_line auto
[09/09 15:51:53    515s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_vertical M2 -width_horizontal 0.080 -width_vertical 0.080 -shape None -rule 2w2s
[09/09 15:51:55    515s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_vertical M2 -width_horizontal 0.080 -width_vertical 0.080 -shape None -rule 2w2s
[09/09 15:51:55    515s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_vertical M2 -width_horizontal 0.080 -width_vertical 0.080 -shape None -rule 2w2s
[09/09 15:51:55    515s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_vertical M2 -width_horizontal 0.080 -width_vertical 0.080 -shape None -rule 2w2s
[09/09 15:51:55    515s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_vertical M2 -width_horizontal 0.080 -width_vertical 0.080 -shape None -rule 2w2s
[09/09 15:51:55    515s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_vertical M2 -width_horizontal 0.080 -width_vertical 0.080 -shape None -rule 2w2s
[09/09 15:51:55    515s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_vertical M2 -width_horizontal 0.080 -width_vertical 0.080 -shape None -rule 2w2s
[09/09 15:51:55    515s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_vertical M2 -width_horizontal 0.080 -width_vertical 0.080 -shape None -rule 2w2s
[09/09 15:51:55    515s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_vertical M2 -width_horizontal 0.080 -width_vertical 0.080 -shape None -rule 2w2s
[09/09 15:51:55    515s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_vertical M2 -width_horizontal 0.080 -width_vertical 0.080 -shape None -rule 2w2s
[09/09 15:51:55    515s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_vertical M2 -width_horizontal 0.080 -width_vertical 0.080 -shape None -rule 2w2s
[09/09 15:51:55    515s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_vertical M2 -width_horizontal 0.080 -width_vertical 0.080 -shape None -rule 2w2s
[09/09 15:51:55    515s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_vertical M2 -width_horizontal 0.080 -width_vertical 0.080 -shape None -rule 2w2s
[09/09 15:51:55    515s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_vertical M2 -width_horizontal 0.080 -width_vertical 0.080 -shape None -rule 2w2s
[09/09 15:51:55    515s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_vertical M2 -width_horizontal 0.080 -width_vertical 0.080 -shape None -rule 2w2s
[09/09 15:51:55    515s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_vertical M2 -width_horizontal 0.080 -width_vertical 0.080 -shape None -rule 2w2s
[09/09 15:51:55    515s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_vertical M2 -width_horizontal 0.080 -width_vertical 0.080 -shape None -rule 2w2s
[09/09 15:51:55    515s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_vertical M2 -width_horizontal 0.080 -width_vertical 0.080 -shape None -rule 2w2s
[09/09 15:51:55    515s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_vertical M2 -width_horizontal 0.080 -width_vertical 0.080 -shape None -rule 2w2s
[09/09 15:51:55    515s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_vertical M2 -width_horizontal 0.080 -width_vertical 0.080 -shape None -rule 2w2s
[09/09 15:51:55    515s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_vertical M2 -width_horizontal 0.080 -width_vertical 0.080 -shape None -rule 2w2s
[09/09 15:51:55    515s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_vertical M2 -width_horizontal 0.080 -width_vertical 0.080 -shape None -rule 2w2s
[09/09 15:51:55    516s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_vertical M2 -width_horizontal 0.080 -width_vertical 0.080 -shape None -rule 2w2s
[09/09 15:51:55    516s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_vertical M2 -width_horizontal 0.080 -width_vertical 0.080 -shape None -rule 2w2s
[09/09 15:51:55    516s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_vertical M2 -width_horizontal 0.080 -width_vertical 0.080 -shape None -rule 2w2s
[09/09 15:51:55    516s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_vertical M2 -width_horizontal 0.080 -width_vertical 0.080 -shape None -rule 2w2s
[09/09 15:51:55    516s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_vertical M2 -width_horizontal 0.080 -width_vertical 0.080 -shape None -rule 2w2s
[09/09 15:51:55    516s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_vertical M2 -width_horizontal 0.080 -width_vertical 0.080 -shape None -rule 2w2s
[09/09 15:51:55    516s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_vertical M2 -width_horizontal 0.080 -width_vertical 0.080 -shape None -rule 2w2s
[09/09 15:51:55    516s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_vertical M2 -width_horizontal 0.080 -width_vertical 0.080 -shape None -rule 2w2s
[09/09 15:51:55    516s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_vertical M2 -width_horizontal 0.080 -width_vertical 0.080 -shape None -rule 2w2s
[09/09 15:51:55    516s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_vertical M2 -width_horizontal 0.080 -width_vertical 0.080 -shape None -rule 2w2s
[09/09 15:51:55    516s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_vertical M2 -width_horizontal 0.080 -width_vertical 0.080 -shape None -rule 2w2s
[09/09 15:51:55    516s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_vertical M2 -width_horizontal 0.080 -width_vertical 0.080 -shape None -rule 2w2s
[09/09 15:51:56    516s] <CMD> editResize -direction y -offset -0.275 -side high -keep_center_line auto
[09/09 15:51:56    516s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_vertical M2 -width_horizontal 0.080 -width_vertical 0.080 -shape None -rule 2w2s
[09/09 15:51:57    516s] <CMD> zoomBox 58.44700 105.53400 62.17950 107.27950
[09/09 15:51:59    517s] <CMD> uiSetTool addWire
[09/09 15:52:04    517s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_vertical M2 -width_horizontal 0.080 -width_vertical 0.080 -shape None -rule 2w2s
[09/09 15:52:09    518s] <CMD> setEditMode -layer_horizontal M2
[09/09 15:52:13    520s] <CMD> editAddRoute 59.728 106.309
[09/09 15:52:17    521s] <CMD> editAddRoute 59.728 106.262
[09/09 15:52:19    522s] <CMD> editAddRoute 59.8055 106.362
[09/09 15:52:21    523s] <CMD> editAddRoute 59.9335 106.374
[09/09 15:52:29    525s] <CMD> editAddRoute 59.725 106.279
[09/09 15:52:30    526s] <CMD> editAddRoute 60 106.393
[09/09 15:52:34    528s] <CMD> editAddRoute 59.7225 106.226
[09/09 15:52:59    533s] <CMD> editAddRoute 59.703 106.354
[09/09 15:53:00    533s] <CMD> editAddRoute 59.8585 106.351
[09/09 15:53:04    534s] <CMD> editAddRoute 59.836 106.568
[09/09 15:53:07    536s] <CMD> editAddRoute 59.7225 106.284
[09/09 15:53:08    536s] <CMD> editAddRoute 59.711 106.39
[09/09 15:53:09    536s] <CMD> editAddRoute 59.9 106.388
[09/09 15:53:10    537s] <CMD> editAddRoute 59.8805 106.543
[09/09 15:53:10    537s] <CMD> editCommitRoute 59.8805 106.543
[09/09 15:53:10    537s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_vertical M2 -width_horizontal 0.080 -width_vertical 0.080 -shape None -rule 2w2s
[09/09 15:53:12    538s] <CMD> uiSetTool stretchWire
[09/09 15:53:13    538s] <CMD> deselectAll
[09/09 15:53:13    538s] <CMD> selectWire 60.2300 106.6150 65.7700 106.7550 3 CTS_11
[09/09 15:53:13    538s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_horizontal M3 -width_horizontal 0.140 -width_vertical 0.140 -shape None -rule 2w2s
[09/09 15:53:13    538s] <CMD> uiSetTool stretchWire
[09/09 15:53:15    538s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_horizontal M3 -width_horizontal 0.140 -width_vertical 0.140 -shape None -rule 2w2s
[09/09 15:53:15    538s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_horizontal M3 -width_horizontal 0.140 -width_vertical 0.140 -shape None -rule 2w2s
[09/09 15:53:15    539s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_horizontal M3 -width_horizontal 0.140 -width_vertical 0.140 -shape None -rule 2w2s
[09/09 15:53:15    539s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_horizontal M3 -width_horizontal 0.140 -width_vertical 0.140 -shape None -rule 2w2s
[09/09 15:53:15    539s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_horizontal M3 -width_horizontal 0.140 -width_vertical 0.140 -shape None -rule 2w2s
[09/09 15:53:15    539s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_horizontal M3 -width_horizontal 0.140 -width_vertical 0.140 -shape None -rule 2w2s
[09/09 15:53:15    539s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_horizontal M3 -width_horizontal 0.140 -width_vertical 0.140 -shape None -rule 2w2s
[09/09 15:53:15    539s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_horizontal M3 -width_horizontal 0.140 -width_vertical 0.140 -shape None -rule 2w2s
[09/09 15:53:15    539s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_horizontal M3 -width_horizontal 0.140 -width_vertical 0.140 -shape None -rule 2w2s
[09/09 15:53:15    539s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_horizontal M3 -width_horizontal 0.140 -width_vertical 0.140 -shape None -rule 2w2s
[09/09 15:53:15    539s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_horizontal M3 -width_horizontal 0.140 -width_vertical 0.140 -shape None -rule 2w2s
[09/09 15:53:15    539s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_horizontal M3 -width_horizontal 0.140 -width_vertical 0.140 -shape None -rule 2w2s
[09/09 15:53:15    539s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_horizontal M3 -width_horizontal 0.140 -width_vertical 0.140 -shape None -rule 2w2s
[09/09 15:53:15    539s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_horizontal M3 -width_horizontal 0.140 -width_vertical 0.140 -shape None -rule 2w2s
[09/09 15:53:15    539s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_horizontal M3 -width_horizontal 0.140 -width_vertical 0.140 -shape None -rule 2w2s
[09/09 15:53:15    539s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_horizontal M3 -width_horizontal 0.140 -width_vertical 0.140 -shape None -rule 2w2s
[09/09 15:53:15    539s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_horizontal M3 -width_horizontal 0.140 -width_vertical 0.140 -shape None -rule 2w2s
[09/09 15:53:15    539s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_horizontal M3 -width_horizontal 0.140 -width_vertical 0.140 -shape None -rule 2w2s
[09/09 15:53:15    539s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_horizontal M3 -width_horizontal 0.140 -width_vertical 0.140 -shape None -rule 2w2s
[09/09 15:53:16    539s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_horizontal M3 -width_horizontal 0.140 -width_vertical 0.140 -shape None -rule 2w2s
[09/09 15:53:16    539s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_horizontal M3 -width_horizontal 0.140 -width_vertical 0.140 -shape None -rule 2w2s
[09/09 15:53:16    539s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_horizontal M3 -width_horizontal 0.140 -width_vertical 0.140 -shape None -rule 2w2s
[09/09 15:53:16    539s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_horizontal M3 -width_horizontal 0.140 -width_vertical 0.140 -shape None -rule 2w2s
[09/09 15:53:16    539s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_horizontal M3 -width_horizontal 0.140 -width_vertical 0.140 -shape None -rule 2w2s
[09/09 15:53:16    539s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_horizontal M3 -width_horizontal 0.140 -width_vertical 0.140 -shape None -rule 2w2s
[09/09 15:53:16    539s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_horizontal M3 -width_horizontal 0.140 -width_vertical 0.140 -shape None -rule 2w2s
[09/09 15:53:16    539s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_horizontal M3 -width_horizontal 0.140 -width_vertical 0.140 -shape None -rule 2w2s
[09/09 15:53:16    539s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_horizontal M3 -width_horizontal 0.140 -width_vertical 0.140 -shape None -rule 2w2s
[09/09 15:53:16    539s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_horizontal M3 -width_horizontal 0.140 -width_vertical 0.140 -shape None -rule 2w2s
[09/09 15:53:16    539s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_horizontal M3 -width_horizontal 0.140 -width_vertical 0.140 -shape None -rule 2w2s
[09/09 15:53:16    539s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_horizontal M3 -width_horizontal 0.140 -width_vertical 0.140 -shape None -rule 2w2s
[09/09 15:53:16    539s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_horizontal M3 -width_horizontal 0.140 -width_vertical 0.140 -shape None -rule 2w2s
[09/09 15:53:17    539s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_horizontal M3 -width_horizontal 0.140 -width_vertical 0.140 -shape None -rule 2w2s
[09/09 15:53:17    539s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_horizontal M3 -width_horizontal 0.140 -width_vertical 0.140 -shape None -rule 2w2s
[09/09 15:53:17    539s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_horizontal M3 -width_horizontal 0.140 -width_vertical 0.140 -shape None -rule 2w2s
[09/09 15:53:17    539s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_horizontal M3 -width_horizontal 0.140 -width_vertical 0.140 -shape None -rule 2w2s
[09/09 15:53:17    539s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_horizontal M3 -width_horizontal 0.140 -width_vertical 0.140 -shape None -rule 2w2s
[09/09 15:53:18    539s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_horizontal M3 -width_horizontal 0.140 -width_vertical 0.140 -shape None -rule 2w2s
[09/09 15:53:18    539s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_horizontal M3 -width_horizontal 0.140 -width_vertical 0.140 -shape None -rule 2w2s
[09/09 15:53:18    539s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_horizontal M3 -width_horizontal 0.140 -width_vertical 0.140 -shape None -rule 2w2s
[09/09 15:53:18    539s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_horizontal M3 -width_horizontal 0.140 -width_vertical 0.140 -shape None -rule 2w2s
[09/09 15:53:19    540s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_horizontal M3 -width_horizontal 0.140 -width_vertical 0.140 -shape None -rule 2w2s
[09/09 15:53:20    540s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_horizontal M3 -width_horizontal 0.140 -width_vertical 0.140 -shape None -rule 2w2s
[09/09 15:53:20    540s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_horizontal M3 -width_horizontal 0.140 -width_vertical 0.140 -shape None -rule 2w2s
[09/09 15:53:20    540s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_horizontal M3 -width_horizontal 0.140 -width_vertical 0.140 -shape None -rule 2w2s
[09/09 15:53:20    540s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_horizontal M3 -width_horizontal 0.140 -width_vertical 0.140 -shape None -rule 2w2s
[09/09 15:53:20    540s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_horizontal M3 -width_horizontal 0.140 -width_vertical 0.140 -shape None -rule 2w2s
[09/09 15:53:20    540s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_horizontal M3 -width_horizontal 0.140 -width_vertical 0.140 -shape None -rule 2w2s
[09/09 15:53:20    540s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_horizontal M3 -width_horizontal 0.140 -width_vertical 0.140 -shape None -rule 2w2s
[09/09 15:53:20    540s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_horizontal M3 -width_horizontal 0.140 -width_vertical 0.140 -shape None -rule 2w2s
[09/09 15:53:20    540s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_horizontal M3 -width_horizontal 0.140 -width_vertical 0.140 -shape None -rule 2w2s
[09/09 15:53:20    540s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_horizontal M3 -width_horizontal 0.140 -width_vertical 0.140 -shape None -rule 2w2s
[09/09 15:53:20    540s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_horizontal M3 -width_horizontal 0.140 -width_vertical 0.140 -shape None -rule 2w2s
[09/09 15:53:20    540s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_horizontal M3 -width_horizontal 0.140 -width_vertical 0.140 -shape None -rule 2w2s
[09/09 15:53:21    540s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_horizontal M3 -width_horizontal 0.140 -width_vertical 0.140 -shape None -rule 2w2s
[09/09 15:53:21    540s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_horizontal M3 -width_horizontal 0.140 -width_vertical 0.140 -shape None -rule 2w2s
[09/09 15:53:21    540s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_horizontal M3 -width_horizontal 0.140 -width_vertical 0.140 -shape None -rule 2w2s
[09/09 15:53:21    540s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_horizontal M3 -width_horizontal 0.140 -width_vertical 0.140 -shape None -rule 2w2s
[09/09 15:53:21    540s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_horizontal M3 -width_horizontal 0.140 -width_vertical 0.140 -shape None -rule 2w2s
[09/09 15:53:21    540s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_horizontal M3 -width_horizontal 0.140 -width_vertical 0.140 -shape None -rule 2w2s
[09/09 15:53:21    540s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_horizontal M3 -width_horizontal 0.140 -width_vertical 0.140 -shape None -rule 2w2s
[09/09 15:53:21    540s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_horizontal M3 -width_horizontal 0.140 -width_vertical 0.140 -shape None -rule 2w2s
[09/09 15:53:21    540s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_horizontal M3 -width_horizontal 0.140 -width_vertical 0.140 -shape None -rule 2w2s
[09/09 15:53:21    540s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_horizontal M3 -width_horizontal 0.140 -width_vertical 0.140 -shape None -rule 2w2s
[09/09 15:53:21    540s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_horizontal M3 -width_horizontal 0.140 -width_vertical 0.140 -shape None -rule 2w2s
[09/09 15:53:22    540s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_horizontal M3 -width_horizontal 0.140 -width_vertical 0.140 -shape None -rule 2w2s
[09/09 15:53:22    540s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_horizontal M3 -width_horizontal 0.140 -width_vertical 0.140 -shape None -rule 2w2s
[09/09 15:53:22    540s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_horizontal M3 -width_horizontal 0.140 -width_vertical 0.140 -shape None -rule 2w2s
[09/09 15:53:22    540s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_horizontal M3 -width_horizontal 0.140 -width_vertical 0.140 -shape None -rule 2w2s
[09/09 15:53:22    541s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_horizontal M3 -width_horizontal 0.140 -width_vertical 0.140 -shape None -rule 2w2s
[09/09 15:53:22    541s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_horizontal M3 -width_horizontal 0.140 -width_vertical 0.140 -shape None -rule 2w2s
[09/09 15:53:22    541s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_horizontal M3 -width_horizontal 0.140 -width_vertical 0.140 -shape None -rule 2w2s
[09/09 15:53:22    541s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_horizontal M3 -width_horizontal 0.140 -width_vertical 0.140 -shape None -rule 2w2s
[09/09 15:53:23    541s] <CMD> editResize -direction x -offset -0.29 -side low -keep_center_line auto
[09/09 15:53:24    541s] <CMD> selectWire 59.8600 106.2650 59.9400 106.5450 2 CTS_11
[09/09 15:53:24    541s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_vertical M2 -width_horizontal 0.080 -width_vertical 0.080 -shape None -rule 2w2s
[09/09 15:53:25    541s] <CMD> uiSetTool stretchWire
[09/09 15:53:27    542s] <CMD> deleteSelectedFromFPlan
[09/09 15:53:28    542s] <CMD> uiSetTool stretchWire
[09/09 15:53:29    542s] <CMD> selectWire 59.6600 106.2650 59.9400 106.3450 2 CTS_11
[09/09 15:53:29    542s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_horizontal M2 -width_horizontal 0.080 -width_vertical 0.080 -shape None -rule 2w2s
[09/09 15:53:30    543s] <CMD> uiSetTool stretchWire
[09/09 15:53:30    543s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_horizontal M2 -width_horizontal 0.080 -width_vertical 0.080 -shape None -rule 2w2s
[09/09 15:53:30    543s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_horizontal M2 -width_horizontal 0.080 -width_vertical 0.080 -shape None -rule 2w2s
[09/09 15:53:31    543s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_horizontal M2 -width_horizontal 0.080 -width_vertical 0.080 -shape None -rule 2w2s
[09/09 15:53:31    543s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_horizontal M2 -width_horizontal 0.080 -width_vertical 0.080 -shape None -rule 2w2s
[09/09 15:53:31    543s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_horizontal M2 -width_horizontal 0.080 -width_vertical 0.080 -shape None -rule 2w2s
[09/09 15:53:31    543s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_horizontal M2 -width_horizontal 0.080 -width_vertical 0.080 -shape None -rule 2w2s
[09/09 15:53:31    543s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_horizontal M2 -width_horizontal 0.080 -width_vertical 0.080 -shape None -rule 2w2s
[09/09 15:53:31    543s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_horizontal M2 -width_horizontal 0.080 -width_vertical 0.080 -shape None -rule 2w2s
[09/09 15:53:31    543s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_horizontal M2 -width_horizontal 0.080 -width_vertical 0.080 -shape None -rule 2w2s
[09/09 15:53:31    543s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_horizontal M2 -width_horizontal 0.080 -width_vertical 0.080 -shape None -rule 2w2s
[09/09 15:53:31    543s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_horizontal M2 -width_horizontal 0.080 -width_vertical 0.080 -shape None -rule 2w2s
[09/09 15:53:31    543s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_horizontal M2 -width_horizontal 0.080 -width_vertical 0.080 -shape None -rule 2w2s
[09/09 15:53:31    543s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_horizontal M2 -width_horizontal 0.080 -width_vertical 0.080 -shape None -rule 2w2s
[09/09 15:53:31    543s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_horizontal M2 -width_horizontal 0.080 -width_vertical 0.080 -shape None -rule 2w2s
[09/09 15:53:31    543s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_horizontal M2 -width_horizontal 0.080 -width_vertical 0.080 -shape None -rule 2w2s
[09/09 15:53:31    543s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_horizontal M2 -width_horizontal 0.080 -width_vertical 0.080 -shape None -rule 2w2s
[09/09 15:53:31    543s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_horizontal M2 -width_horizontal 0.080 -width_vertical 0.080 -shape None -rule 2w2s
[09/09 15:53:31    543s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_horizontal M2 -width_horizontal 0.080 -width_vertical 0.080 -shape None -rule 2w2s
[09/09 15:53:32    543s] <CMD> editResize -direction x -offset 0.075 -side high -keep_center_line auto
[09/09 15:53:32    543s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_horizontal M2 -width_horizontal 0.080 -width_vertical 0.080 -shape None -rule 2w2s
[09/09 15:53:33    543s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_horizontal M2 -width_horizontal 0.080 -width_vertical 0.080 -shape None -rule 2w2s
[09/09 15:53:34    544s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_horizontal M2 -width_horizontal 0.080 -width_vertical 0.080 -shape None -rule 2w2s
[09/09 15:53:34    544s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_horizontal M2 -width_horizontal 0.080 -width_vertical 0.080 -shape None -rule 2w2s
[09/09 15:53:34    544s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_horizontal M2 -width_horizontal 0.080 -width_vertical 0.080 -shape None -rule 2w2s
[09/09 15:53:35    544s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_horizontal M2 -width_horizontal 0.080 -width_vertical 0.080 -shape None -rule 2w2s
[09/09 15:53:37    544s] <CMD> uiSetTool addWire
[09/09 15:53:39    545s] <CMD> editAddRoute 60 106.332
[09/09 15:53:45    547s] <CMD> editAddRoute 60.039 106.326
[09/09 15:53:50    549s] <CMD> editAddRoute 59.9865 106.707
[09/09 15:53:53    550s] <CMD> editAddRoute 59.989 106.306
[09/09 15:53:59    552s] <CMD> uiSetTool select
[09/09 15:53:59    552s] <CMD> deselectAll
[09/09 15:53:59    552s] <CMD> selectWire 59.6600 106.2650 60.0150 106.3450 2 CTS_11
[09/09 15:53:59    552s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_horizontal M2 -width_horizontal 0.080 -width_vertical 0.080 -shape None -rule 2w2s
[09/09 15:54:00    553s] <CMD> deleteSelectedFromFPlan
[09/09 15:54:02    553s] <CMD> uiSetTool addWire
[09/09 15:54:02    553s] <CMD> editAddRoute 59.7335 106.34
[09/09 15:54:05    554s] <CMD> editAddRoute 59.9555 106.395
[09/09 15:54:09    555s] <CMD> editAddRoute 59.9975 106.746
[09/09 15:54:09    555s] <CMD> editCommitRoute 59.9975 106.746
[09/09 15:54:10    556s] <CMD> zoomBox 59.06400 105.92600 61.35750 106.99850
[09/09 15:54:11    556s] <CMD> uiSetTool select
[09/09 15:54:11    556s] <CMD> selectWire 59.9400 106.6150 60.3700 106.7550 3 CTS_11
[09/09 15:54:11    556s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_horizontal M3 -width_horizontal 0.140 -width_vertical 0.140 -shape None -rule 2w2s
[09/09 15:54:12    556s] <CMD> uiSetTool stretchWire
[09/09 15:54:12    556s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_horizontal M3 -width_horizontal 0.140 -width_vertical 0.140 -shape None -rule 2w2s
[09/09 15:54:13    556s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_horizontal M3 -width_horizontal 0.140 -width_vertical 0.140 -shape None -rule 2w2s
[09/09 15:54:13    557s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_horizontal M3 -width_horizontal 0.140 -width_vertical 0.140 -shape None -rule 2w2s
[09/09 15:54:13    557s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_horizontal M3 -width_horizontal 0.140 -width_vertical 0.140 -shape None -rule 2w2s
[09/09 15:54:13    557s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_horizontal M3 -width_horizontal 0.140 -width_vertical 0.140 -shape None -rule 2w2s
[09/09 15:54:13    557s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_horizontal M3 -width_horizontal 0.140 -width_vertical 0.140 -shape None -rule 2w2s
[09/09 15:54:13    557s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_horizontal M3 -width_horizontal 0.140 -width_vertical 0.140 -shape None -rule 2w2s
[09/09 15:54:13    557s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_horizontal M3 -width_horizontal 0.140 -width_vertical 0.140 -shape None -rule 2w2s
[09/09 15:54:13    557s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_horizontal M3 -width_horizontal 0.140 -width_vertical 0.140 -shape None -rule 2w2s
[09/09 15:54:13    557s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_horizontal M3 -width_horizontal 0.140 -width_vertical 0.140 -shape None -rule 2w2s
[09/09 15:54:13    557s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_horizontal M3 -width_horizontal 0.140 -width_vertical 0.140 -shape None -rule 2w2s
[09/09 15:54:13    557s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_horizontal M3 -width_horizontal 0.140 -width_vertical 0.140 -shape None -rule 2w2s
[09/09 15:54:13    557s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_horizontal M3 -width_horizontal 0.140 -width_vertical 0.140 -shape None -rule 2w2s
[09/09 15:54:13    557s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_horizontal M3 -width_horizontal 0.140 -width_vertical 0.140 -shape None -rule 2w2s
[09/09 15:54:13    557s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_horizontal M3 -width_horizontal 0.140 -width_vertical 0.140 -shape None -rule 2w2s
[09/09 15:54:13    557s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_horizontal M3 -width_horizontal 0.140 -width_vertical 0.140 -shape None -rule 2w2s
[09/09 15:54:13    557s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_horizontal M3 -width_horizontal 0.140 -width_vertical 0.140 -shape None -rule 2w2s
[09/09 15:54:13    557s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_horizontal M3 -width_horizontal 0.140 -width_vertical 0.140 -shape None -rule 2w2s
[09/09 15:54:13    557s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_horizontal M3 -width_horizontal 0.140 -width_vertical 0.140 -shape None -rule 2w2s
[09/09 15:54:13    557s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_horizontal M3 -width_horizontal 0.140 -width_vertical 0.140 -shape None -rule 2w2s
[09/09 15:54:13    557s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_horizontal M3 -width_horizontal 0.140 -width_vertical 0.140 -shape None -rule 2w2s
[09/09 15:54:13    557s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_horizontal M3 -width_horizontal 0.140 -width_vertical 0.140 -shape None -rule 2w2s
[09/09 15:54:13    557s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_horizontal M3 -width_horizontal 0.140 -width_vertical 0.140 -shape None -rule 2w2s
[09/09 15:54:13    557s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_horizontal M3 -width_horizontal 0.140 -width_vertical 0.140 -shape None -rule 2w2s
[09/09 15:54:13    557s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_horizontal M3 -width_horizontal 0.140 -width_vertical 0.140 -shape None -rule 2w2s
[09/09 15:54:13    557s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_horizontal M3 -width_horizontal 0.140 -width_vertical 0.140 -shape None -rule 2w2s
[09/09 15:54:13    557s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_horizontal M3 -width_horizontal 0.140 -width_vertical 0.140 -shape None -rule 2w2s
[09/09 15:54:13    557s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_horizontal M3 -width_horizontal 0.140 -width_vertical 0.140 -shape None -rule 2w2s
[09/09 15:54:13    557s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_horizontal M3 -width_horizontal 0.140 -width_vertical 0.140 -shape None -rule 2w2s
[09/09 15:54:13    557s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_horizontal M3 -width_horizontal 0.140 -width_vertical 0.140 -shape None -rule 2w2s
[09/09 15:54:13    557s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_horizontal M3 -width_horizontal 0.140 -width_vertical 0.140 -shape None -rule 2w2s
[09/09 15:54:13    557s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_horizontal M3 -width_horizontal 0.140 -width_vertical 0.140 -shape None -rule 2w2s
[09/09 15:54:13    557s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_horizontal M3 -width_horizontal 0.140 -width_vertical 0.140 -shape None -rule 2w2s
[09/09 15:54:13    557s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_horizontal M3 -width_horizontal 0.140 -width_vertical 0.140 -shape None -rule 2w2s
[09/09 15:54:13    557s] <CMD> editResize -direction x -offset -0.08 -side low -keep_center_line auto
[09/09 15:54:13    557s] <CMD> setEditMode -status FIXED -nets CTS_11 -layer_horizontal M3 -width_horizontal 0.140 -width_vertical 0.140 -shape None -rule 2w2s
[09/09 15:54:14    557s] <CMD> zoomBox 58.68700 105.70950 61.86200 107.19400
[09/09 15:54:15    557s] <CMD> deselectAll
[09/09 15:54:15    557s] <CMD> selectInst g95873
[09/09 15:54:18    558s] <CMD> verify_drc
[09/09 15:54:18    558s]  *** Starting Verify DRC (MEM: 1827.0) ***
[09/09 15:54:18    558s] 
[09/09 15:54:18    558s]   VERIFY DRC ...... Starting Verification
[09/09 15:54:18    558s]   VERIFY DRC ...... Initializing
[09/09 15:54:18    558s]   VERIFY DRC ...... Deleting Existing Violations
[09/09 15:54:18    558s]   VERIFY DRC ...... Creating Sub-Areas
[09/09 15:54:18    558s]   VERIFY DRC ...... Using new threading
[09/09 15:54:18    558s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 70.080 68.160} 1 of 9
[09/09 15:54:18    558s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[09/09 15:54:18    558s]   VERIFY DRC ...... Sub-Area: {70.080 0.000 140.160 68.160} 2 of 9
[09/09 15:54:18    558s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[09/09 15:54:18    558s]   VERIFY DRC ...... Sub-Area: {140.160 0.000 208.800 68.160} 3 of 9
[09/09 15:54:19    558s]   VERIFY DRC ...... Sub-Area : 3 complete 4 Viols.
[09/09 15:54:19    558s]   VERIFY DRC ...... Sub-Area: {0.000 68.160 70.080 136.320} 4 of 9
[09/09 15:54:19    559s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[09/09 15:54:19    559s]   VERIFY DRC ...... Sub-Area: {70.080 68.160 140.160 136.320} 5 of 9
[09/09 15:54:19    559s]   VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
[09/09 15:54:19    559s]   VERIFY DRC ...... Sub-Area: {140.160 68.160 208.800 136.320} 6 of 9
[09/09 15:54:19    559s]   VERIFY DRC ...... Sub-Area : 6 complete 1 Viols.
[09/09 15:54:19    559s]   VERIFY DRC ...... Sub-Area: {0.000 136.320 70.080 203.490} 7 of 9
[09/09 15:54:19    559s]   VERIFY DRC ...... Sub-Area : 7 complete 0 Viols.
[09/09 15:54:19    559s]   VERIFY DRC ...... Sub-Area: {70.080 136.320 140.160 203.490} 8 of 9
[09/09 15:54:19    559s]   VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.
[09/09 15:54:19    559s]   VERIFY DRC ...... Sub-Area: {140.160 136.320 208.800 203.490} 9 of 9
[09/09 15:54:19    559s]   VERIFY DRC ...... Sub-Area : 9 complete 0 Viols.
[09/09 15:54:19    559s] 
[09/09 15:54:19    559s]   Verification Complete : 5 Viols.
[09/09 15:54:19    559s] 
[09/09 15:54:19    559s]  Violation Summary By Layer and Type:
[09/09 15:54:19    559s] 
[09/09 15:54:19    559s] 	          Short      Mar   Totals
[09/09 15:54:19    559s] 	M1            1        0        1
[09/09 15:54:19    559s] 	M2            1        1        2
[09/09 15:54:19    559s] 	M3            1        1        2
[09/09 15:54:19    559s] 	Totals        3        2        5
[09/09 15:54:19    559s] 
[09/09 15:54:19    559s]  *** End Verify DRC (CPU: 0:00:01.3  ELAPSED TIME: 1.00  MEM: 0.0M) ***
[09/09 15:54:19    559s] 
[09/09 15:54:19    559s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[09/09 15:54:23    560s] <CMD> deselectAll
[09/09 15:54:23    560s] <CMD> selectInst {gen_pipe[10].Pipe_Yo_reg[6]}
[09/09 15:54:24    560s] <CMD> deselectAll
[09/09 15:54:24    560s] <CMD> selectInst g95873
[09/09 15:54:25    560s] <CMD> zoomBox 57.39100 105.21250 63.47600 108.05800
[09/09 15:54:26    560s] <CMD> deselectAll
[09/09 15:54:26    560s] <CMD> selectInst g95873
[09/09 15:54:26    560s] <CMD> zoomBox 58.43600 105.61300 62.17350 107.36050
[09/09 15:54:26    561s] <CMD> zoomBox 58.89700 105.78950 61.59800 107.05250
[09/09 15:54:27    561s] <CMD> zoomBox 59.07750 105.85850 61.37300 106.93200
[09/09 15:54:52    568s] <CMD> zoomBox 58.25100 105.63050 61.98950 107.37850
[09/09 15:54:52    568s] <CMD> zoomBox 57.43550 105.40250 62.61100 107.82250
[09/09 15:54:53    568s] <CMD> zoomBox 58.83750 105.79450 61.53900 107.05750
[09/09 15:54:53    568s] <CMD> zoomBox 59.26150 105.91300 61.21400 106.82600
[09/09 15:54:54    568s] <CMD> zoomBox 58.56500 105.71800 61.74600 107.20550
[09/09 15:54:54    568s] <CMD> zoomBox 59.02750 105.85100 61.32600 106.92600
[09/09 15:54:55    569s] <CMD> zoomBox 59.63900 106.22600 60.83850 106.78700
[09/09 15:54:57    569s] <CMD> zoomBox 59.21500 106.01450 61.16850 106.92800
[09/09 15:54:58    570s] <CMD> zoomBox 58.79500 105.84600 61.49850 107.11000
[09/09 15:54:58    570s] <CMD> zoomBox 57.84300 105.46500 62.24600 107.52400
[09/09 15:54:59    570s] <CMD> zoomBox 56.45950 104.87700 63.63000 108.23000
[09/09 15:55:00    570s] <CMD> zoomBox 53.91250 103.98050 65.58900 109.44050
[09/09 15:55:00    570s] <CMD> zoomBox 57.54650 105.27050 62.72850 107.69350
[09/09 15:55:01    570s] <CMD> zoomBox 58.35050 105.55500 62.09500 107.30600
[09/09 15:55:01    571s] <CMD> zoomBox 55.87000 104.60050 64.30950 108.54700
[09/09 15:55:09    573s] <CMD> zoomBox 54.16600 103.91000 65.84700 109.37200
[09/09 15:55:10    573s] <CMD> deselectAll
[09/09 15:55:10    573s] <CMD> selectInst {gen_pipe[10].Pipe_Xo_reg[11]}
[09/09 15:55:11    573s] <CMD> zoomBox 49.59150 102.82800 68.61200 111.72200
[09/09 15:55:12    574s] <CMD> deselectAll
[09/09 15:55:13    574s] <CMD> zoomBox 45.79450 101.66350 72.12050 113.97400
[09/09 15:55:22    576s] <CMD> zoomBox 200.96 33.16 202.04 34.29
[09/09 15:55:22    576s] <CMD> selectInst g98636
[09/09 15:55:23    576s] <CMD> deselectAll
[09/09 15:55:23    576s] <CMD> selectInst g98636
[09/09 15:55:24    576s] <CMD> zoomBox 200.64650 33.29600 202.39250 34.11250
[09/09 15:55:24    576s] <CMD> zoomBox 201.04000 33.49050 201.95200 33.91700
[09/09 15:55:25    577s] <CMD> zoomBox 200.70500 33.35400 202.19100 34.04900
[09/09 15:55:25    577s] <CMD> zoomBox 199.90450 33.03850 202.75400 34.37100
[09/09 15:55:29    578s] <CMD> setLayerPreference M4 -isVisible 1
[09/09 15:55:29    578s] <CMD> setLayerPreference Via4 -isVisible 1
[09/09 15:55:31    578s] <CMD> deselectAll
[09/09 15:55:31    578s] <CMD> selectInst g98636
[09/09 15:55:32    578s] <CMD> zoomBox 200.54500 33.27450 202.29650 34.09350
[09/09 15:55:33    579s] <CMD> zoomBox 200.94200 33.42300 202.01850 33.92650
[09/09 15:55:34    579s] <CMD> zoomBox 200.54400 33.27150 202.29750 34.09150
[09/09 15:55:35    579s] <CMD> zoomBox 200.14900 33.12100 202.57600 34.25600
[09/09 15:55:35    579s] <CMD> zoomBox 199.58900 32.97850 202.94950 34.55000
[09/09 15:55:36    579s] <CMD> zoomBox 200.35800 33.18550 202.42250 34.15100
[09/09 15:55:36    579s] <CMD> zoomBox 200.91450 33.42050 201.99250 33.92450
[09/09 15:55:41    580s] <CMD> zoomBox 200.935 33.185 202.065 34.265
[09/09 15:55:41    580s] <CMD> deselectAll
[09/09 15:55:41    580s] <CMD> selectInst g98636
[09/09 15:55:47    582s] <CMD> zoomBox 188.135 68.525 189.145 69.605
[09/09 15:55:48    582s] <CMD> zoomBox 186.71850 68.14900 190.47900 69.90750
[09/09 15:55:48    582s] <CMD> zoomBox 187.79900 68.56550 189.46850 69.34600
[09/09 15:55:49    582s] <CMD> zoomBox 188.27950 68.75450 189.02150 69.10150
[09/09 15:55:50    583s] <CMD> zoomBox 188.135 68.525 189.145 69.605
[09/09 15:55:51    583s] <CMD> zoomBox 188.06450 68.79450 189.27000 69.35800
[09/09 15:55:52    583s] <CMD> zoomBox 187.29700 68.47400 190.01400 69.74450
[09/09 15:55:53    583s] <CMD> zoomBox 187.93600 68.73050 189.35450 69.39400
[09/09 15:55:53    584s] <CMD> zoomBox 188.20550 68.84550 189.07700 69.25300
[09/09 15:55:54    584s] <CMD> deselectAll
[09/09 15:55:54    584s] <CMD> selectMarker 188.6350 69.0250 188.6450 69.1050 1 1 6
[09/09 15:55:54    584s] <CMD> zoomBox 188.27000 68.87500 189.01100 69.22150
[09/09 15:55:54    584s] <CMD> deselectAll
[09/09 15:55:54    584s] <CMD> selectMarker 188.6350 69.0250 188.6450 69.1050 1 1 6
[09/09 15:55:55    584s] <CMD> deleteSelectedFromFPlan
[09/09 15:55:55    584s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[09/09 15:55:56    584s] <CMD> selectMarker 188.6350 69.0250 188.6450 69.1050 1 1 6
[09/09 15:55:56    584s] <CMD> deleteSelectedFromFPlan
[09/09 15:55:56    584s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[09/09 15:55:57    584s] <CMD> selectVia 188.6350 69.0000 188.7650 69.1300 2 CTS_2
[09/09 15:55:57    584s] <CMD> setEditMode -via_create_by Viacell -via_cell_name M2_M1_HV -nets CTS_2 -status FIXED
[09/09 15:55:59    585s] <CMD> zoomBox 187.92700 68.71850 189.34750 69.38250
[09/09 15:55:59    585s] <CMD> zoomBox 187.80050 68.66050 189.47150 69.44200
[09/09 15:56:00    585s] <CMD> zoomBox 187.02650 68.30750 190.22950 69.80550
[09/09 15:56:02    586s] <CMD> setLayerPreference Poly -isVisible 1
[09/09 15:56:04    586s] <CMD> setLayerPreference M5 -isVisible 1
[09/09 15:56:05    586s] <CMD> setLayerPreference Via5 -isVisible 1
[09/09 15:56:06    586s] <CMD> setLayerPreference M6 -isVisible 1
[09/09 15:56:07    587s] <CMD> deselectAll
[09/09 15:56:07    587s] <CMD> selectInst {gen_pipe[4].Pipe_Yo_reg[20]}
[09/09 15:56:08    587s] <CMD> zoomBox 185.83250 67.96650 191.05000 70.40650
[09/09 15:56:08    587s] <CMD> zoomBox 183.88850 67.41750 192.38500 71.39050
[09/09 15:56:08    587s] <CMD> deselectAll
[09/09 15:56:08    587s] <CMD> selectInst {gen_pipe[4].Pipe_Yo_reg[20]}
[09/09 15:56:09    587s] <CMD> zoomBox 185.28600 67.81250 191.42500 70.68300
[09/09 15:56:09    587s] <CMD> zoomBox 185.82150 67.96600 191.03950 70.40600
[09/09 15:56:10    587s] <CMD> deselectAll
[09/09 15:56:10    587s] <CMD> selectWire 188.6700 69.0350 188.9000 69.0950 1 CTS_2
[09/09 15:56:10    587s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 15:56:11    588s] <CMD> zoomBox 186.29650 68.09950 190.73200 70.17350
[09/09 15:56:11    588s] <CMD> zoomBox 187.04300 68.30950 190.24800 69.80800
[09/09 15:56:11    588s] <CMD> zoomBox 187.33450 68.39050 190.05900 69.66450
[09/09 15:56:12    588s] <CMD> zoomBox 185.82150 67.96800 191.04250 70.40950
[09/09 15:56:14    588s] <CMD> deselectAll
[09/09 15:56:14    588s] <CMD> selectInst {gen_pipe[4].Pipe_Yo_reg[20]}
[09/09 15:56:15    589s] <CMD> zoomBox 187.00500 68.33500 190.21150 69.83450
[09/09 15:56:15    589s] <CMD> zoomBox 187.73100 68.56050 189.70150 69.48200
[09/09 15:56:16    589s] <CMD> deselectAll
[09/09 15:56:16    589s] <CMD> selectWire 188.6700 69.0350 188.9000 69.0950 1 CTS_2
[09/09 15:56:16    589s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 15:56:17    589s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 15:56:18    589s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 15:56:18    589s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 15:56:18    589s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 15:56:18    589s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 15:56:18    589s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 15:56:18    589s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 15:56:18    589s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 15:56:18    589s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 15:56:18    589s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 15:56:18    589s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 15:56:18    589s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 15:56:18    589s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 15:56:18    589s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 15:56:19    590s] <CMD> zoomBox 188.18800 68.69900 189.39800 69.26500
[09/09 15:56:21    590s] <CMD> uiSetTool select
[09/09 15:56:21    590s] <CMD> deselectAll
[09/09 15:56:21    590s] <CMD> selectWire 188.6700 69.0350 188.9000 69.0950 1 CTS_2
[09/09 15:56:21    590s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 15:56:22    590s] <CMD> deselectAll
[09/09 15:56:22    590s] <CMD> selectWire 188.6700 69.0350 188.9000 69.0950 1 CTS_2
[09/09 15:56:22    590s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 15:56:31    592s] <CMD> uiSetTool move
[09/09 15:56:31    592s] <CMD> deselectAll
[09/09 15:56:31    592s] <CMD> selectVia 188.6350 69.0000 188.7650 69.1300 2 CTS_2
[09/09 15:56:31    592s] <CMD> setEditMode -via_create_by Viacell -via_cell_name M2_M1_HV -nets CTS_2 -status FIXED
[09/09 15:56:34    593s] <CMD> uiSetTool select
[09/09 15:56:34    593s] <CMD> deselectAll
[09/09 15:56:34    593s] <CMD> selectWire 188.6700 69.0350 188.9000 69.0950 1 CTS_2
[09/09 15:56:34    593s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 15:56:36    593s] <CMD> deselectAll
[09/09 15:56:36    593s] <CMD> selectVia 188.6350 69.0000 188.7650 69.1300 2 CTS_2
[09/09 15:56:36    593s] <CMD> setEditMode -via_create_by Viacell -via_cell_name M2_M1_HV -nets CTS_2 -status FIXED
[09/09 15:56:40    594s] <CMD> uiSetTool addVia
[09/09 15:56:45    595s] <CMD> editAddVia 188.701 69.0615
[09/09 15:56:45    595s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[09/09 15:56:47    596s] <CMD> uiSetTool select
[09/09 15:56:48    596s] <CMD> deselectAll
[09/09 15:56:48    596s] <CMD> selectVia 188.6350 69.0000 188.7650 69.1300 2 CTS_2
[09/09 15:56:48    596s] <CMD> setEditMode -via_create_by Viacell -via_cell_name M2_M1_HV -nets CTS_2 -status FIXED
[09/09 15:56:49    596s] <CMD> deleteSelectedFromFPlan
[09/09 15:56:50    596s] <CMD> selectMarker 188.6350 69.0250 188.6450 69.1050 1 1 6
[09/09 15:56:50    597s] <CMD> deleteSelectedFromFPlan
[09/09 15:56:50    597s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[09/09 15:56:52    597s] <CMD_INTERNAL> violationBrowserClose
[09/09 15:56:53    597s] <CMD> selectWire 188.6700 69.0350 188.9000 69.0950 1 CTS_2
[09/09 15:56:53    597s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 15:56:53    597s] <CMD> deselectAll
[09/09 15:56:53    597s] <CMD> selectInst g104839
[09/09 15:56:54    598s] <CMD> zoomBox 187.58350 68.37400 189.90500 69.45950
[09/09 15:56:55    598s] <CMD> zoomBox 187.92350 68.54700 189.60100 69.33150
[09/09 15:56:55    598s] <CMD> zoomBox 188.16900 68.67200 189.38150 69.23900
[09/09 15:56:56    598s] <CMD> zoomBox 187.36550 68.26400 190.09750 69.54150
[09/09 15:56:57    598s] <CMD> zoomBox 187.92500 68.56050 189.60300 69.34500
[09/09 15:56:57    598s] <CMD> deselectAll
[09/09 15:56:57    598s] <CMD> selectWire 188.6700 69.0350 188.9000 69.0950 1 CTS_2
[09/09 15:56:57    598s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 15:56:58    598s] <CMD> deleteSelectedFromFPlan
[09/09 15:57:00    599s] <CMD> undo
[09/09 15:57:00    599s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 15:57:00    599s] <CMD> undo
[09/09 15:57:00    599s] <CMD> setEditMode -via_create_by Viacell -via_cell_name M2_M1_HV -nets CTS_2 -status FIXED
[09/09 15:57:01    599s] <CMD> undo
[09/09 15:57:01    599s] <CMD> setEditMode -via_create_by Viacell -via_cell_name M2_M1_HV -nets CTS_2 -status FIXED
[09/09 15:57:04    600s] <CMD> deselectAll
[09/09 15:57:04    600s] <CMD> selectInst g104839
[09/09 15:57:05    600s] <CMD> zoomBox 187.65050 68.44500 189.97300 69.53100
[09/09 15:57:06    600s] <CMD> zoomBox 186.74350 68.06450 191.19500 70.14600
[09/09 15:57:06    600s] <CMD> zoomBox 187.67300 68.46850 189.99750 69.55550
[09/09 15:57:07    600s] <CMD> zoomBox 188.09550 68.70200 189.52400 69.37000
[09/09 15:57:08    600s] <CMD> zoomBox 188.28200 68.80500 189.31500 69.28800
[09/09 15:57:09    601s] <CMD> zoomBox 187.83500 68.55800 189.81550 69.48400
[09/09 15:57:12    601s] <CMD> verify_drc
[09/09 15:57:12    601s]  *** Starting Verify DRC (MEM: 1828.5) ***
[09/09 15:57:12    601s] 
[09/09 15:57:12    601s]   VERIFY DRC ...... Starting Verification
[09/09 15:57:12    601s]   VERIFY DRC ...... Initializing
[09/09 15:57:12    601s]   VERIFY DRC ...... Deleting Existing Violations
[09/09 15:57:12    601s]   VERIFY DRC ...... Creating Sub-Areas
[09/09 15:57:12    601s]   VERIFY DRC ...... Using new threading
[09/09 15:57:12    601s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 70.080 68.160} 1 of 9
[09/09 15:57:12    601s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[09/09 15:57:12    601s]   VERIFY DRC ...... Sub-Area: {70.080 0.000 140.160 68.160} 2 of 9
[09/09 15:57:12    601s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[09/09 15:57:12    601s]   VERIFY DRC ...... Sub-Area: {140.160 0.000 208.800 68.160} 3 of 9
[09/09 15:57:12    602s]   VERIFY DRC ...... Sub-Area : 3 complete 4 Viols.
[09/09 15:57:12    602s]   VERIFY DRC ...... Sub-Area: {0.000 68.160 70.080 136.320} 4 of 9
[09/09 15:57:12    602s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[09/09 15:57:12    602s]   VERIFY DRC ...... Sub-Area: {70.080 68.160 140.160 136.320} 5 of 9
[09/09 15:57:12    602s]   VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
[09/09 15:57:12    602s]   VERIFY DRC ...... Sub-Area: {140.160 68.160 208.800 136.320} 6 of 9
[09/09 15:57:12    602s]   VERIFY DRC ...... Sub-Area : 6 complete 1 Viols.
[09/09 15:57:12    602s]   VERIFY DRC ...... Sub-Area: {0.000 136.320 70.080 203.490} 7 of 9
[09/09 15:57:13    602s]   VERIFY DRC ...... Sub-Area : 7 complete 0 Viols.
[09/09 15:57:13    602s]   VERIFY DRC ...... Sub-Area: {70.080 136.320 140.160 203.490} 8 of 9
[09/09 15:57:13    602s]   VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.
[09/09 15:57:13    602s]   VERIFY DRC ...... Sub-Area: {140.160 136.320 208.800 203.490} 9 of 9
[09/09 15:57:13    602s]   VERIFY DRC ...... Sub-Area : 9 complete 0 Viols.
[09/09 15:57:13    602s] 
[09/09 15:57:13    602s]   Verification Complete : 5 Viols.
[09/09 15:57:13    602s] 
[09/09 15:57:13    602s]  Violation Summary By Layer and Type:
[09/09 15:57:13    602s] 
[09/09 15:57:13    602s] 	          Short      Mar   Totals
[09/09 15:57:13    602s] 	M1            1        0        1
[09/09 15:57:13    602s] 	M2            1        1        2
[09/09 15:57:13    602s] 	M3            1        1        2
[09/09 15:57:13    602s] 	Totals        3        2        5
[09/09 15:57:13    602s] 
[09/09 15:57:13    602s]  *** End Verify DRC (CPU: 0:00:01.3  ELAPSED TIME: 1.00  MEM: 0.0M) ***
[09/09 15:57:13    602s] 
[09/09 15:57:18    603s] <CMD> zoomBox 188.23000 68.75650 189.26400 69.24000
[09/09 15:57:18    603s] <CMD> zoomBox 188.46000 68.94500 188.92000 69.16000
[09/09 15:57:19    603s] <CMD> deselectAll
[09/09 15:57:19    603s] <CMD> selectInst g104839
[09/09 15:57:20    604s] <CMD> deselectAll
[09/09 15:57:20    604s] <CMD> selectMarker 188.6350 69.0250 188.6450 69.1050 1 1 6
[09/09 15:57:20    604s] <CMD> setLayerPreference violation -isVisible 1
[09/09 15:57:20    604s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[09/09 15:57:21    604s] <CMD> deselectAll
[09/09 15:57:21    604s] <CMD> selectInst g104839
[09/09 15:57:22    604s] <CMD> deselectAll
[09/09 15:57:22    604s] <CMD> selectMarker 188.6350 69.0250 188.6450 69.1050 1 1 6
[09/09 15:57:23    604s] <CMD> deselectAll
[09/09 15:57:23    604s] <CMD> selectInst g104839
[09/09 15:57:24    605s] <CMD> deleteSelectedFromFPlan
[09/09 15:57:26    605s] <CMD> undo
[09/09 15:57:27    605s] <CMD> deselectAll
[09/09 15:57:27    605s] <CMD> selectMarker 188.6350 69.0250 188.6450 69.1050 1 1 6
[09/09 15:57:27    605s] <CMD> deleteSelectedFromFPlan
[09/09 15:57:27    605s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[09/09 15:57:28    606s] <CMD> selectInst g104839
[09/09 15:57:29    606s] <CMD> deselectAll
[09/09 15:57:29    606s] <CMD> selectVia 188.6350 69.0000 188.7650 69.1300 2 CTS_2
[09/09 15:57:29    606s] <CMD> setEditMode -via_create_by Viacell -via_cell_name M2_M1_HV -nets CTS_2 -status FIXED
[09/09 15:57:30    606s] <CMD> deselectAll
[09/09 15:57:30    606s] <CMD> selectInst g104839
[09/09 15:57:31    606s] <CMD> zoomBox 188.40200 68.93300 189.03850 69.23050
[09/09 15:57:31    606s] <CMD> zoomBox 188.27050 68.90550 189.30750 69.39050
[09/09 15:57:32    607s] <CMD> deselectAll
[09/09 15:57:32    607s] <CMD> selectVia 188.6350 69.0000 188.7650 69.1300 2 CTS_2
[09/09 15:57:32    607s] <CMD> setEditMode -via_create_by Viacell -via_cell_name M2_M1_HV -nets CTS_2 -status FIXED
[09/09 15:57:38    608s] <CMD> uiSetTool addVia
[09/09 15:57:42    609s] <CMD> uiSetTool select
[09/09 15:57:43    609s] <CMD> deselectAll
[09/09 15:57:43    609s] <CMD> selectVia 188.6350 69.0000 188.7650 69.1300 2 CTS_2
[09/09 15:57:43    609s] <CMD> setEditMode -via_create_by Viacell -via_cell_name M2_M1_HV -nets CTS_2 -status FIXED
[09/09 15:57:44    609s] <CMD> deleteSelectedFromFPlan
[09/09 15:57:51    611s] <CMD> uiSetTool addVia
[09/09 15:57:53    611s] <CMD> setEditMode -via_cut_layer Via2
[09/09 15:57:53    611s] <CMD> setEditMode -via_cut_layer Via2
[09/09 15:57:53    611s] <CMD> setEditMode -via_cut_layer Via2
[09/09 15:57:53    611s] <CMD> setEditMode -via_cut_layer Via2
[09/09 15:57:53    611s] <CMD> setEditMode -via_type auto
[09/09 15:57:53    611s] <CMD> setEditMode -via_type auto
[09/09 15:57:53    611s] <CMD> setEditMode -via_type auto
[09/09 15:57:53    611s] <CMD> setEditMode -via_type auto
[09/09 15:57:53    611s] <CMD> setEditMode -via_type auto
[09/09 15:57:53    611s] <CMD> setEditMode -via_type auto
[09/09 15:57:53    611s] <CMD> setEditMode -via_type auto
[09/09 15:57:53    611s] <CMD> setEditMode -via_type auto
[09/09 15:57:55    612s] <CMD> zoomBox -0.74250 -0.60150 0.63750 0.42500 viaCellView1_1
[09/09 15:57:58    612s] <CMD> setEditMode -via_cell_name 0x0
[09/09 15:58:01    613s] <CMD> setEditMode -via_cell_name M2_M1_HV
[09/09 15:58:28    619s] <CMD> setEditMode -via_cell_name M2_M1_1x2_HH_N
[09/09 15:58:36    621s] <CMD> setEditMode -via_cell_name 0x0
[09/09 15:58:38    621s] <CMD> setEditMode -via_cell_name M2_M1_1x2_HH_C
[09/09 15:58:39    621s] <CMD> setEditMode -via_cell_name M2_M1_1x2_VV_C
[09/09 15:58:41    622s] <CMD> setEditMode -via_cell_name 0x0
[09/09 15:58:46    623s] <CMD> setEditMode -via_cell_name M2_M1_HH
[09/09 15:58:47    623s] <CMD> setEditMode -via_cell_name M2_M1_VV
[09/09 15:58:48    623s] <CMD> setEditMode -via_cell_name M2_M1_HV
[09/09 15:59:11    628s] <CMD> editAddVia 188.7045 69.0655
[09/09 15:59:11    628s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[09/09 15:59:13    629s] <CMD> uiSetTool select
[09/09 15:59:14    630s] <CMD> selectInst g104839
[09/09 15:59:15    630s] <CMD> deselectAll
[09/09 15:59:15    630s] <CMD> selectMarker 188.6350 69.0250 188.6450 69.1050 1 1 6
[09/09 15:59:16    630s] <CMD> zoomBox 188.43250 68.94600 188.97400 69.19900
[09/09 15:59:17    630s] <CMD> deleteSelectedFromFPlan
[09/09 15:59:17    630s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[09/09 15:59:18    630s] <CMD> selectVia 188.6350 69.0000 188.7650 69.1300 2 CTS_2
[09/09 15:59:18    630s] <CMD> setEditMode -via_create_by Viacell -via_cell_name M2_M1_HV -nets CTS_2 -status FIXED
[09/09 15:59:28    633s] <CMD> deselectAll
[09/09 15:59:28    633s] <CMD> selectWire 188.6700 69.0350 188.9000 69.0950 1 CTS_2
[09/09 15:59:28    633s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 15:59:29    633s] <CMD> deselectAll
[09/09 15:59:29    633s] <CMD> selectInst g104839
[09/09 15:59:29    633s] <CMD> deselectAll
[09/09 15:59:29    633s] <CMD> selectWire 188.6700 69.0350 188.9000 69.0950 1 CTS_2
[09/09 15:59:29    633s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 15:59:41    635s] <CMD> setEditMode -via_cell_name M2_M1_VV
[09/09 15:59:43    636s] <CMD> uiSetTool select
[09/09 15:59:44    636s] <CMD> deselectAll
[09/09 15:59:44    636s] <CMD> selectWire 188.6600 69.0250 188.7400 72.5250 2 CTS_2
[09/09 15:59:44    636s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_vertical M2 -width_horizontal 0.080 -width_vertical 0.080 -shape None -rule 2w2s
[09/09 15:59:45    636s] <CMD> deselectAll
[09/09 15:59:45    636s] <CMD> selectWire 188.6600 67.8850 188.7400 69.1050 2 CTS_2
[09/09 15:59:45    636s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_vertical M2 -width_horizontal 0.080 -width_vertical 0.080 -shape None -rule 2w2s
[09/09 15:59:45    636s] <CMD> deselectAll
[09/09 15:59:45    636s] <CMD> selectVia 188.6350 69.0000 188.7650 69.1300 2 CTS_2
[09/09 15:59:45    636s] <CMD> setEditMode -via_create_by Viacell -via_cell_name M2_M1_HV -nets CTS_2 -status FIXED
[09/09 15:59:46    636s] <CMD> deleteSelectedFromFPlan
[09/09 15:59:48    637s] <CMD> uiSetTool addVia
[09/09 15:59:52    638s] <CMD> setEditMode -via_cell_name M2_M1_VV
[09/09 15:59:58    639s] <CMD> editAddVia 188.7 69.067
[09/09 15:59:58    640s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[09/09 16:00:02    641s] <CMD> uiSetTool select
[09/09 16:00:02    641s] <CMD> selectMarker 188.6450 69.0350 188.6600 69.0950 1 1 2
[09/09 16:00:12    643s] <CMD> verify_drc
[09/09 16:00:12    643s]  *** Starting Verify DRC (MEM: 1835.3) ***
[09/09 16:00:12    643s] 
[09/09 16:00:12    643s]   VERIFY DRC ...... Starting Verification
[09/09 16:00:12    643s]   VERIFY DRC ...... Initializing
[09/09 16:00:12    643s]   VERIFY DRC ...... Deleting Existing Violations
[09/09 16:00:12    643s]   VERIFY DRC ...... Creating Sub-Areas
[09/09 16:00:12    643s]   VERIFY DRC ...... Using new threading
[09/09 16:00:12    643s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 70.080 68.160} 1 of 9
[09/09 16:00:12    643s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[09/09 16:00:12    643s]   VERIFY DRC ...... Sub-Area: {70.080 0.000 140.160 68.160} 2 of 9
[09/09 16:00:12    643s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[09/09 16:00:12    643s]   VERIFY DRC ...... Sub-Area: {140.160 0.000 208.800 68.160} 3 of 9
[09/09 16:00:13    643s]   VERIFY DRC ...... Sub-Area : 3 complete 4 Viols.
[09/09 16:00:13    643s]   VERIFY DRC ...... Sub-Area: {0.000 68.160 70.080 136.320} 4 of 9
[09/09 16:00:13    643s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[09/09 16:00:13    643s]   VERIFY DRC ...... Sub-Area: {70.080 68.160 140.160 136.320} 5 of 9
[09/09 16:00:13    644s]   VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
[09/09 16:00:13    644s]   VERIFY DRC ...... Sub-Area: {140.160 68.160 208.800 136.320} 6 of 9
[09/09 16:00:13    644s]   VERIFY DRC ...... Sub-Area : 6 complete 1 Viols.
[09/09 16:00:13    644s]   VERIFY DRC ...... Sub-Area: {0.000 136.320 70.080 203.490} 7 of 9
[09/09 16:00:13    644s]   VERIFY DRC ...... Sub-Area : 7 complete 0 Viols.
[09/09 16:00:13    644s]   VERIFY DRC ...... Sub-Area: {70.080 136.320 140.160 203.490} 8 of 9
[09/09 16:00:13    644s]   VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.
[09/09 16:00:13    644s]   VERIFY DRC ...... Sub-Area: {140.160 136.320 208.800 203.490} 9 of 9
[09/09 16:00:13    644s]   VERIFY DRC ...... Sub-Area : 9 complete 0 Viols.
[09/09 16:00:13    644s] 
[09/09 16:00:13    644s]   Verification Complete : 5 Viols.
[09/09 16:00:13    644s] 
[09/09 16:00:13    644s]  Violation Summary By Layer and Type:
[09/09 16:00:13    644s] 
[09/09 16:00:13    644s] 	          Short      Mar   MetSpc   Totals
[09/09 16:00:13    644s] 	M1            0        0        1        1
[09/09 16:00:13    644s] 	M2            1        1        0        2
[09/09 16:00:13    644s] 	M3            1        1        0        2
[09/09 16:00:13    644s] 	Totals        2        2        1        5
[09/09 16:00:13    644s] 
[09/09 16:00:13    644s]  *** End Verify DRC (CPU: 0:00:01.3  ELAPSED TIME: 1.00  MEM: 0.0M) ***
[09/09 16:00:13    644s] 
[09/09 16:00:13    644s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[09/09 16:00:24    646s] <CMD> selectWire 188.6700 69.0350 188.9000 69.0950 1 CTS_2
[09/09 16:00:24    646s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:00:26    647s] <CMD> zoomBox 188.11100 68.82850 189.14850 69.31350
[09/09 16:00:27    647s] <CMD> zoomBox 187.49600 68.60500 189.48400 69.53450
[09/09 16:00:28    647s] <CMD> zoomBox 187.85450 68.73200 189.29150 69.40400
[09/09 16:00:29    647s] <CMD> zoomBox 188.30100 68.89000 189.05150 69.24100
[09/09 16:00:30    647s] <CMD> zoomBox 187.68700 68.67250 189.38000 69.46400
[09/09 16:00:31    648s] <CMD> setLayerPreference node_layer -isVisible 1
[09/09 16:00:32    648s] <CMD> zoomBox 186.35950 68.16250 190.17650 69.94750
[09/09 16:00:33    648s] <CMD> zoomBox 184.77800 67.80050 190.99700 70.70850
[09/09 16:00:34    648s] <CMD> zoomBox 187.32650 68.38300 189.67300 69.48000
[09/09 16:00:34    648s] <CMD> zoomBox 188.06350 68.55100 189.29000 69.12450
[09/09 16:00:35    648s] <CMD> zoomBox 188.17700 68.60750 189.21950 69.09500
[09/09 16:00:35    648s] <CMD> zoomBox 188.27350 68.65500 189.15950 69.06950
[09/09 16:00:36    649s] <CMD> panPage 0 1
[09/09 16:00:36    649s] <CMD> deselectAll
[09/09 16:00:36    649s] <CMD> selectWire 188.6700 69.0350 188.9000 69.0950 1 CTS_2
[09/09 16:00:36    649s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:00:38    649s] <CMD> setLayerPreference node_layer -isVisible 0
[09/09 16:00:42    650s] <CMD> setLayerPreference M1 -isVisible 1
[09/09 16:00:42    650s] <CMD> setLayerPreference Via1 -isVisible 1
[09/09 16:00:43    650s] <CMD> setLayerPreference M2 -isVisible 1
[09/09 16:00:43    650s] <CMD> setLayerPreference Via3 -isVisible 1
[09/09 16:00:45    651s] <CMD> zoomBox 187.74650 68.61000 189.44550 69.40450
[09/09 16:00:49    652s] <CMD> deselectAll
[09/09 16:00:49    652s] <CMD> selectInst {gen_pipe[4].Pipe_Yo_reg[20]}
[09/09 16:00:49    652s] <CMD> zoomBox 186.64300 68.29000 189.89900 69.81250
[09/09 16:00:50    652s] <CMD> zoomBox 184.57150 67.85700 190.80950 70.77400
[09/09 16:00:50    652s] <CMD> deselectAll
[09/09 16:00:50    652s] <CMD> selectInst {gen_pipe[4].Pipe_Yo_reg[20]}
[09/09 16:00:51    652s] <CMD> zoomBox 187.45450 68.63150 190.22400 69.92650
[09/09 16:00:52    652s] <CMD> zoomBox 188.73200 68.96950 189.96150 69.54450
[09/09 16:00:53    653s] <CMD> zoomBox 187.10150 68.53000 190.36300 70.05500
[09/09 16:00:54    653s] <CMD> zoomBox 185.45100 68.08550 190.76200 70.56900
[09/09 16:00:55    653s] <CMD> setLayerPreference Via2 -isVisible 1
[09/09 16:00:56    653s] <CMD> setLayerPreference M3 -isVisible 1
[09/09 16:00:59    654s] <CMD> setLayerPreference M4 -isVisible 1
[09/09 16:00:59    654s] <CMD> setLayerPreference Via4 -isVisible 1
[09/09 16:01:01    654s] <CMD> setLayerPreference M5 -isVisible 1
[09/09 16:01:02    655s] <CMD> setLayerPreference Via5 -isVisible 1
[09/09 16:01:03    655s] <CMD> setLayerPreference Poly -isVisible 1
[09/09 16:01:04    655s] <CMD> setLayerPreference Cont -isVisible 1
[09/09 16:01:05    655s] <CMD> zoomBox 187.21600 68.66800 189.57300 69.77000
[09/09 16:01:05    655s] <CMD> zoomBox 187.99600 68.90000 189.04300 69.38950
[09/09 16:01:06    656s] <CMD> zoomBox 188.39250 68.99450 188.78700 69.17900
[09/09 16:01:06    656s] <CMD> zoomBox 188.09150 68.92650 188.98150 69.34250
[09/09 16:01:07    656s] <CMD> panPage 1 0
[09/09 16:01:07    656s] <CMD> panPage 0 -1
[09/09 16:01:08    656s] <CMD> zoomBox 188.26550 68.78000 189.31250 69.26950
[09/09 16:01:08    656s] <CMD> zoomBox 188.03300 68.72400 189.48250 69.40200
[09/09 16:01:08    656s] <CMD> zoomBox 187.29350 68.53350 190.07150 69.83250
[09/09 16:01:09    656s] <CMD> deselectAll
[09/09 16:01:09    656s] <CMD> selectWire 188.6700 69.0350 188.9000 69.0950 1 CTS_2
[09/09 16:01:09    656s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:01:10    657s] <CMD> deselectAll
[09/09 16:01:10    657s] <CMD> selectInst {gen_pipe[4].Pipe_Yo_reg[20]}
[09/09 16:01:11    657s] <CMD> zoomBox 187.50450 68.60950 189.86600 69.71400
[09/09 16:01:13    657s] <CMD> zoomBox 186.07400 68.10600 191.39900 70.59600
[09/09 16:01:13    657s] <CMD> panPage 0 -1
[09/09 16:01:14    658s] <CMD> zoomBox 187.07100 68.03800 190.34150 69.56750
[09/09 16:01:15    658s] <CMD> zoomBox 187.30150 68.16500 190.08150 69.46500
[09/09 16:01:16    658s] <CMD> zoomBox 187.67750 68.39800 189.68650 69.33750
[09/09 16:01:17    658s] <CMD> panPage 0 1
[09/09 16:01:18    658s] <CMD> panPage 0 -1
[09/09 16:01:18    659s] <CMD> panPage 0 1
[09/09 16:01:19    659s] <CMD> deselectAll
[09/09 16:01:19    659s] <CMD> selectWire 188.6700 69.0350 188.9000 69.0950 1 CTS_2
[09/09 16:01:19    659s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:01:28    661s] <CMD> deselectAll
[09/09 16:01:28    661s] <CMD> selectVia 188.6600 69.0000 188.7400 69.1300 2 CTS_2
[09/09 16:01:28    661s] <CMD> setEditMode -via_create_by Viacell -via_cell_name M2_M1_VV -nets CTS_2 -status FIXED
[09/09 16:01:29    661s] <CMD> deleteSelectedFromFPlan
[09/09 16:01:30    661s] <CMD> selectWire 188.6600 67.8850 188.7400 69.1050 2 CTS_2
[09/09 16:01:30    661s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_vertical M2 -width_horizontal 0.080 -width_vertical 0.080 -shape None -rule 2w2s
[09/09 16:01:30    661s] <CMD> deselectAll
[09/09 16:01:30    661s] <CMD> selectMarker 188.6450 69.0000 188.6600 69.1300 1 1 2
[09/09 16:01:31    661s] <CMD> deselectAll
[09/09 16:01:31    661s] <CMD> selectInst {gen_pipe[4].Pipe_Yo_reg[20]}
[09/09 16:01:32    662s] <CMD> deselectAll
[09/09 16:01:32    662s] <CMD> selectMarker 188.6450 69.0000 188.6600 69.1300 1 1 2
[09/09 16:01:33    662s] <CMD> deselectAll
[09/09 16:01:33    662s] <CMD> selectWire 188.6700 69.0350 188.9000 69.0950 1 CTS_2
[09/09 16:01:33    662s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:01:34    662s] <CMD> deleteSelectedFromFPlan
[09/09 16:01:35    662s] <CMD> selectMarker 188.6450 69.0000 188.6600 69.1300 1 1 2
[09/09 16:01:35    662s] <CMD> deleteSelectedFromFPlan
[09/09 16:01:35    662s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[09/09 16:01:35    662s] <CMD> selectInst {gen_pipe[4].Pipe_Yo_reg[20]}
[09/09 16:01:39    663s] <CMD> verify_drc
[09/09 16:01:39    663s]  *** Starting Verify DRC (MEM: 1835.3) ***
[09/09 16:01:39    663s] 
[09/09 16:01:39    663s]   VERIFY DRC ...... Starting Verification
[09/09 16:01:39    663s]   VERIFY DRC ...... Initializing
[09/09 16:01:39    663s]   VERIFY DRC ...... Deleting Existing Violations
[09/09 16:01:39    663s]   VERIFY DRC ...... Creating Sub-Areas
[09/09 16:01:39    663s]   VERIFY DRC ...... Using new threading
[09/09 16:01:39    663s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 70.080 68.160} 1 of 9
[09/09 16:01:39    663s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[09/09 16:01:39    663s]   VERIFY DRC ...... Sub-Area: {70.080 0.000 140.160 68.160} 2 of 9
[09/09 16:01:39    663s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[09/09 16:01:39    663s]   VERIFY DRC ...... Sub-Area: {140.160 0.000 208.800 68.160} 3 of 9
[09/09 16:01:39    663s]   VERIFY DRC ...... Sub-Area : 3 complete 4 Viols.
[09/09 16:01:39    663s]   VERIFY DRC ...... Sub-Area: {0.000 68.160 70.080 136.320} 4 of 9
[09/09 16:01:39    664s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[09/09 16:01:39    664s]   VERIFY DRC ...... Sub-Area: {70.080 68.160 140.160 136.320} 5 of 9
[09/09 16:01:39    664s]   VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
[09/09 16:01:39    664s]   VERIFY DRC ...... Sub-Area: {140.160 68.160 208.800 136.320} 6 of 9
[09/09 16:01:40    664s]   VERIFY DRC ...... Sub-Area : 6 complete 0 Viols.
[09/09 16:01:40    664s]   VERIFY DRC ...... Sub-Area: {0.000 136.320 70.080 203.490} 7 of 9
[09/09 16:01:40    664s]   VERIFY DRC ...... Sub-Area : 7 complete 0 Viols.
[09/09 16:01:40    664s]   VERIFY DRC ...... Sub-Area: {70.080 136.320 140.160 203.490} 8 of 9
[09/09 16:01:40    664s]   VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.
[09/09 16:01:40    664s]   VERIFY DRC ...... Sub-Area: {140.160 136.320 208.800 203.490} 9 of 9
[09/09 16:01:40    664s]   VERIFY DRC ...... Sub-Area : 9 complete 0 Viols.
[09/09 16:01:40    664s] 
[09/09 16:01:40    664s]   Verification Complete : 4 Viols.
[09/09 16:01:40    664s] 
[09/09 16:01:40    664s]  Violation Summary By Layer and Type:
[09/09 16:01:40    664s] 
[09/09 16:01:40    664s] 	          Short      Mar   Totals
[09/09 16:01:40    664s] 	M2            1        1        2
[09/09 16:01:40    664s] 	M3            1        1        2
[09/09 16:01:40    664s] 	Totals        2        2        4
[09/09 16:01:40    664s] 
[09/09 16:01:40    664s]  *** End Verify DRC (CPU: 0:00:01.3  ELAPSED TIME: 1.00  MEM: 0.0M) ***
[09/09 16:01:40    664s] 
[09/09 16:01:40    664s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[09/09 16:01:45    665s] <CMD> zoomBox 187.30800 68.59050 190.08850 69.89050
[09/09 16:01:52    667s] <CMD> undo
[09/09 16:01:53    667s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:01:53    667s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[09/09 16:01:53    667s] <CMD> undo
[09/09 16:01:53    667s] <CMD> setEditMode -via_create_by Viacell -via_cell_name M2_M1_VV -nets CTS_2 -status FIXED
[09/09 16:01:53    667s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[09/09 16:01:54    667s] <CMD> redo
[09/09 16:01:54    667s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:01:54    667s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[09/09 16:01:54    667s] <CMD> gui_select -rect {188.77800 68.92550 188.79650 68.92800}
[09/09 16:01:54    667s] <CMD> deselectAll
[09/09 16:01:55    667s] <CMD> zoomBox 187.76500 68.68250 189.77400 69.62200
[09/09 16:01:56    667s] <CMD> zoomBox 188.21750 68.78150 189.45150 69.35850
[09/09 16:01:59    668s] <CMD> zoomBox 187.59000 68.60950 189.95400 69.71500
[09/09 16:01:59    668s] <CMD> zoomBox 185.78000 67.96950 191.10900 70.46150
[09/09 16:02:00    668s] <CMD> zoomBox 182.99650 67.40500 193.20550 72.17900
[09/09 16:02:00    669s] <CMD> zoomBox 175.70450 65.94550 198.71500 76.70550
[09/09 16:02:01    669s] <CMD> zoomBox 182.21950 67.03800 194.23250 72.65550
[09/09 16:02:02    669s] <CMD> zoomBox 186.18450 67.70850 191.51550 70.20150
[09/09 16:02:02    669s] <CMD> zoomBox 187.64700 67.98550 190.43050 69.28700
[09/09 16:02:03    669s] <CMD> zoomBox 188.07100 68.41000 189.78100 69.20950
[09/09 16:02:04    669s] <CMD> panPage 0 1
[09/09 16:02:06    670s] <CMD> zoomBox 187.74600 68.49100 190.11350 69.59800
[09/09 16:02:06    670s] <CMD> selectWire 188.6700 69.0350 188.9000 69.0950 1 CTS_2
[09/09 16:02:06    670s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:07    670s] <CMD> uiSetTool stretchWire
[09/09 16:02:08    671s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:09    671s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:09    671s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:09    671s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:09    671s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:09    671s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:09    671s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:09    671s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:09    671s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:09    671s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:09    671s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:09    671s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:09    671s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:09    671s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:10    671s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:10    671s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:10    671s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:10    671s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:10    671s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:10    671s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:10    671s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:10    671s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:10    671s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:10    671s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:10    671s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:10    671s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:10    671s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:10    671s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:10    671s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:10    671s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:10    671s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:11    671s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:11    671s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:11    671s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:11    671s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:11    672s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:11    672s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:11    672s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:11    672s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:11    672s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:11    672s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:11    672s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:11    672s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:12    672s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:12    672s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:12    672s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:12    672s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:12    672s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:12    672s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:12    672s] <CMD> editResize -direction x -offset 0.025 -side high -keep_center_line auto
[09/09 16:02:12    672s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:12    672s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[09/09 16:02:12    672s] <CMD> deselectAll
[09/09 16:02:12    672s] <CMD> selectInst {gen_pipe[4].Pipe_Yo_reg[20]}
[09/09 16:02:13    672s] <CMD> deselectAll
[09/09 16:02:13    672s] <CMD> selectInst g104839
[09/09 16:02:14    672s] <CMD> zoomBox 188.17750 68.73050 189.41350 69.30850
[09/09 16:02:15    673s] <CMD> deselectAll
[09/09 16:02:15    673s] <CMD> selectWire 188.6700 69.0350 188.9250 69.0950 1 CTS_2
[09/09 16:02:15    673s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:15    673s] <CMD> deselectAll
[09/09 16:02:15    673s] <CMD> selectWire 188.6700 69.0350 188.9250 69.0950 1 CTS_2
[09/09 16:02:15    673s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:16    673s] <CMD> uiSetTool stretchWire
[09/09 16:02:17    674s] <CMD> uiSetTool select
[09/09 16:02:18    674s] <CMD> deselectAll
[09/09 16:02:18    674s] <CMD> selectMarker 188.6450 69.0350 188.6700 69.0950 1 1 2
[09/09 16:02:18    674s] <CMD> deselectAll
[09/09 16:02:18    674s] <CMD> selectInst {gen_pipe[4].Pipe_Yo_reg[20]}
[09/09 16:02:19    674s] <CMD> deselectAll
[09/09 16:02:19    674s] <CMD> selectMarker 188.6450 69.0350 188.6700 69.0950 1 1 2
[09/09 16:02:20    674s] <CMD> deselectAll
[09/09 16:02:20    674s] <CMD> selectInst {gen_pipe[4].Pipe_Yo_reg[20]}
[09/09 16:02:21    675s] <CMD> deselectAll
[09/09 16:02:21    675s] <CMD> selectMarker 188.6450 69.0350 188.6700 69.0950 1 1 2
[09/09 16:02:23    675s] <CMD> deleteSelectedFromFPlan
[09/09 16:02:23    675s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[09/09 16:02:25    675s] <CMD> selectWire 188.6700 69.0350 188.9250 69.0950 1 CTS_2
[09/09 16:02:25    675s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:25    675s] <CMD> uiSetTool stretchWire
[09/09 16:02:26    676s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:26    676s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:26    676s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:26    676s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:26    676s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:26    676s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:26    676s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:26    676s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:26    676s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:26    676s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:26    676s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:26    676s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:26    676s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:26    676s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:26    676s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:26    676s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:26    676s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:26    676s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:26    676s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:27    676s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:27    676s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:27    676s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:27    676s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:27    676s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:27    676s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:27    676s] <CMD> editResize -direction x -offset -0.005 -side low -keep_center_line auto
[09/09 16:02:27    676s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:28    676s] <CMD> deselectAll
[09/09 16:02:28    676s] <CMD> selectWire 188.6700 69.0350 188.9250 69.0950 1 CTS_2
[09/09 16:02:28    676s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:28    676s] <CMD> zoomBox 188.44550 68.91450 188.99450 69.17100
[09/09 16:02:29    676s] <CMD> zoomBox 188.56400 68.99550 188.80900 69.11000
[09/09 16:02:30    677s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:30    677s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:30    677s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:30    677s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:30    677s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:30    677s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:30    677s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:30    677s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:30    677s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:30    677s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:30    677s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:30    677s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:30    677s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:30    677s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:30    677s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:30    677s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:30    677s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:30    677s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:30    677s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:30    677s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:30    677s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:30    677s] <CMD> editResize -direction x -offset -0.01 -side low -keep_center_line auto
[09/09 16:02:30    677s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:31    677s] <CMD> deselectAll
[09/09 16:02:31    677s] <CMD> selectWire 188.6700 69.0350 188.9250 69.0950 1 CTS_2
[09/09 16:02:31    677s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:32    677s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:32    677s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:32    677s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:32    677s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:32    677s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:32    677s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:32    678s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:32    678s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:32    678s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:32    678s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:32    678s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:32    678s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:32    678s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:32    678s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:32    678s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:32    678s] <CMD> editResize -direction x -offset -0.01 -side low -keep_center_line auto
[09/09 16:02:32    678s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:34    678s] <CMD> setLayerPreference M2 -isVisible 0
[09/09 16:02:36    679s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:36    679s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:36    679s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:36    679s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:36    679s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:36    679s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:36    679s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:36    679s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:36    679s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:36    679s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:36    679s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:36    679s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:36    679s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:36    679s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:36    679s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:36    679s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:36    679s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:36    679s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:36    679s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:36    679s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:36    679s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:36    679s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:36    679s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:36    679s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:36    679s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:36    679s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:36    679s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:36    679s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:36    679s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:36    679s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:36    679s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:36    679s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:36    679s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:36    679s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:36    679s] <CMD> editResize -direction x -offset -0.015 -side low -keep_center_line auto
[09/09 16:02:36    679s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:37    679s] <CMD> zoomBox 188.46750 68.93850 188.93650 69.15800
[09/09 16:02:37    679s] <CMD> zoomBox 188.28200 68.83350 189.18350 69.25500
[09/09 16:02:38    679s] <CMD> deselectAll
[09/09 16:02:38    680s] <CMD> selectWire 188.6700 69.0350 188.9250 69.0950 1 CTS_2
[09/09 16:02:38    680s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:41    680s] <CMD> uiSetTool moveWire
[09/09 16:02:45    681s] <CMD> uiSetTool select
[09/09 16:02:45    681s] <CMD> deselectAll
[09/09 16:02:45    681s] <CMD> selectWire 188.6700 69.0350 188.9250 69.0950 1 CTS_2
[09/09 16:02:45    681s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:46    681s] <CMD> deleteSelectedFromFPlan
[09/09 16:02:48    682s] <CMD> undo
[09/09 16:02:48    682s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:48    682s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[09/09 16:02:49    682s] <CMD> deselectAll
[09/09 16:02:49    682s] <CMD> selectInst g104839
[09/09 16:02:49    682s] <CMD> zoomBox 187.88450 68.69800 189.61200 69.50600
[09/09 16:02:50    682s] <CMD> deselectAll
[09/09 16:02:50    682s] <CMD> selectInst g104839
[09/09 16:02:50    682s] <CMD> deselectAll
[09/09 16:02:50    682s] <CMD> selectWire 188.6700 69.0350 188.9250 69.0950 1 CTS_2
[09/09 16:02:50    682s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:51    683s] <CMD> zoomBox 188.32900 68.89400 189.09650 69.25300
[09/09 16:02:51    683s] <CMD> zoomBox 188.49900 68.96900 188.90000 69.15650
[09/09 16:02:51    683s] <CMD> zoomBox 188.42800 68.93750 188.98300 69.19700
[09/09 16:02:52    683s] <CMD> uiSetTool stretchWire
[09/09 16:02:53    683s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:53    683s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:53    683s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:53    683s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:53    683s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:53    683s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:53    683s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:53    683s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:53    683s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:53    683s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:53    683s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:53    683s] <CMD> editResize -direction x -offset -0.02 -side low -keep_center_line auto
[09/09 16:02:53    683s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:02:56    684s] <CMD> uiSetTool moveWire
[09/09 16:03:02    686s] <CMD> editMove y -0.005
[09/09 16:03:02    686s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:03:02    686s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[09/09 16:03:03    686s] <CMD> zoomBox 188.29050 68.91850 189.05950 69.27800
[09/09 16:03:06    687s] <CMD> setLayerPreference M2 -isVisible 1
[09/09 16:03:07    687s] <CMD> zoomBox 188.50400 68.97700 188.90550 69.16450
[09/09 16:03:08    688s] <CMD> editMove y -0.005
[09/09 16:03:08    688s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:03:08    688s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[09/09 16:03:09    688s] <CMD> editMove y -0.005
[09/09 16:03:09    688s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:03:09    688s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[09/09 16:03:11    689s] <CMD> zoomBox 188.25450 68.91150 189.02450 69.27150
[09/09 16:03:11    689s] <CMD> zoomBox 188.05450 68.85950 189.12000 69.35750
[09/09 16:03:13    689s] <CMD> zoomBox 188.44950 68.95900 188.92300 69.18050
[09/09 16:03:14    690s] <CMD> uiSetTool select
[09/09 16:03:15    690s] <CMD> deselectAll
[09/09 16:03:15    690s] <CMD> selectMarker 188.6450 69.0350 188.6700 69.0950 1 1 2
[09/09 16:03:16    690s] <CMD> deleteSelectedFromFPlan
[09/09 16:03:16    690s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[09/09 16:03:17    690s] <CMD> uiSetTool moveWire
[09/09 16:03:17    690s] <CMD> selectWire 188.6700 69.0350 188.9250 69.0950 1 CTS_2
[09/09 16:03:17    690s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:03:22    692s] <CMD> zoomBox 188.16200 68.86500 189.06900 69.28900
[09/09 16:03:25    693s] <CMD> editMove y -0.005
[09/09 16:03:25    693s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:03:25    693s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[09/09 16:03:26    693s] <CMD> uiSetTool select
[09/09 16:03:27    693s] <CMD> deselectAll
[09/09 16:03:27    693s] <CMD> selectMarker 188.6450 69.0350 188.6700 69.0950 1 1 2
[09/09 16:03:28    693s] <CMD> deleteSelectedFromFPlan
[09/09 16:03:28    693s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[09/09 16:03:29    694s] <CMD> selectWire 188.6700 69.0350 188.9250 69.0950 1 CTS_2
[09/09 16:03:29    694s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:03:30    694s] <CMD> uiSetTool select
[09/09 16:03:31    694s] <CMD> deselectAll
[09/09 16:03:31    694s] <CMD> selectWire 188.6700 69.0350 188.9250 69.0950 1 CTS_2
[09/09 16:03:31    694s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:03:32    694s] <CMD> deleteSelectedFromFPlan
[09/09 16:03:37    695s] <CMD> uiSetTool addWire
[09/09 16:03:44    697s] <CMD> setEditMode -width_vertical 0.080
[09/09 16:03:44    697s] <CMD> editAddRoute 188.668 69.073
[09/09 16:03:47    699s] <CMD> editAddRoute 188.881 69.0765
[09/09 16:03:47    699s] <CMD> editCommitRoute 188.881 69.0765
[09/09 16:03:47    699s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[09/09 16:03:48    699s] <CMD> zoomBox 188.49600 68.97250 188.89900 69.16100
[09/09 16:03:49    699s] <CMD> zoomBox 188.62350 69.01300 188.83500 69.11200
[09/09 16:03:49    700s] <CMD> zoomBox 188.49350 68.97100 188.90000 69.16100
[09/09 16:03:50    700s] <CMD> uiSetTool stretchWire
[09/09 16:03:50    700s] <CMD> zoomBox 188.56650 68.99550 188.86050 69.13300
[09/09 16:03:52    701s] <CMD> selectMarker 188.7050 69.0350 188.8000 69.0950 1 1 25
[09/09 16:03:54    701s] <CMD> deselectAll
[09/09 16:03:54    701s] <CMD> selectMarker 188.7050 69.0350 188.8000 69.0950 1 1 25
[09/09 16:03:54    701s] <CMD> deselectAll
[09/09 16:03:54    701s] <CMD> selectInst {gen_pipe[4].Pipe_Yo_reg[20]}
[09/09 16:03:54    701s] <CMD> uiSetTool select
[09/09 16:03:55    701s] <CMD> deselectAll
[09/09 16:03:55    701s] <CMD> selectMarker 188.7050 69.0350 188.8000 69.0950 1 1 25
[09/09 16:03:55    702s] <CMD> deselectAll
[09/09 16:03:55    702s] <CMD> selectWire 188.6600 69.0250 188.7400 72.5250 2 CTS_2
[09/09 16:03:55    702s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_vertical M2 -width_horizontal 0.080 -width_vertical 0.080 -shape None -rule 2w2s
[09/09 16:03:56    702s] <CMD> deselectAll
[09/09 16:03:56    702s] <CMD> selectMarker 188.7050 69.0350 188.8000 69.0950 1 1 25
[09/09 16:03:57    702s] <CMD> uiSetTool stretchWire
[09/09 16:03:57    702s] <CMD> deselectAll
[09/09 16:03:57    702s] <CMD> selectInst {gen_pipe[4].Pipe_Yo_reg[20]}
[09/09 16:03:58    702s] <CMD> deselectAll
[09/09 16:03:58    702s] <CMD> selectInst {gen_pipe[4].Pipe_Yo_reg[20]}
[09/09 16:03:58    702s] <CMD> zoomBox 188.32650 68.93400 188.89200 69.19850
[09/09 16:03:59    703s] <CMD> zoomBox 188.02300 68.86900 188.94500 69.30000
[09/09 16:04:00    703s] <CMD> deselectAll
[09/09 16:04:00    703s] <CMD> selectMarker 188.7050 69.0350 188.8000 69.0950 1 1 25
[09/09 16:04:01    703s] <CMD> deselectAll
[09/09 16:04:01    703s] <CMD> selectMarker 188.7050 69.0350 188.8000 69.0950 1 1 25
[09/09 16:04:02    703s] <CMD> deselectAll
[09/09 16:04:02    703s] <CMD> selectMarker 188.7050 69.0350 188.8000 69.0950 1 1 25
[09/09 16:04:03    704s] <CMD> zoomBox 188.42950 68.97800 188.83900 69.16950
[09/09 16:04:03    704s] <CMD> zoomBox 188.60850 69.02650 188.79150 69.11200
[09/09 16:04:04    704s] <CMD> deselectAll
[09/09 16:04:04    704s] <CMD> selectMarker 188.7050 69.0350 188.8000 69.0950 1 1 25
[09/09 16:04:05    704s] <CMD> deselectAll
[09/09 16:04:05    704s] <CMD> selectMarker 188.7050 69.0350 188.8000 69.0950 1 1 25
[09/09 16:04:06    705s] <CMD> zoomBox 188.30100 68.94000 188.87500 69.20850
[09/09 16:04:07    705s] <CMD> zoomBox 188.02050 68.85750 188.95650 69.29500
[09/09 16:04:07    705s] <CMD> fit
[09/09 16:04:12    706s] <CMD> zoomBox 188.205 68.535 189.3 69.595
[09/09 16:04:12    706s] <CMD> zoomBox 188.205 68.535 189.3 69.595
[09/09 16:04:12    706s] {RT WORST 0 11 11 {7 0} {10 0} 2}
[09/09 16:04:13    706s] <CMD> zoomBox 188.32300 68.85300 189.17850 69.25300
[09/09 16:04:14    707s] <CMD> zoomBox 188.52700 68.94500 188.97350 69.15400
[09/09 16:04:14    707s] <CMD> zoomBox 188.63150 68.99350 188.86600 69.10300
[09/09 16:04:16    707s] <CMD> zoomBox 188.55850 68.95950 188.94050 69.13800
[09/09 16:04:17    707s] <CMD> undo
[09/09 16:04:17    707s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[09/09 16:04:17    707s] <CMD> undo
[09/09 16:04:17    707s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:04:17    707s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[09/09 16:04:18    708s] <CMD> deselectAll
[09/09 16:04:18    708s] <CMD> selectInst g104839
[09/09 16:04:18    708s] <CMD> deselectAll
[09/09 16:04:18    708s] <CMD> selectInst {gen_pipe[4].Pipe_Yo_reg[20]}
[09/09 16:04:19    708s] <CMD> zoomBox 188.39600 68.91500 189.01850 69.20600
[09/09 16:04:19    708s] <CMD> deselectAll
[09/09 16:04:19    708s] <CMD> selectInst {gen_pipe[4].Pipe_Yo_reg[20]}
[09/09 16:04:20    708s] <CMD> zoomBox 188.30600 68.90100 189.03850 69.24350
[09/09 16:04:20    708s] <CMD> zoomBox 188.19850 68.88300 189.06050 69.28600
[09/09 16:04:21    709s] <CMD> panPage 1 0
[09/09 16:04:23    709s] <CMD> zoomBox 188.57200 68.91750 189.19550 69.20900
[09/09 16:04:23    709s] <CMD> zoomBox 188.51900 68.90150 189.25250 69.24450
[09/09 16:04:24    709s] <CMD> zoomBox 188.55400 68.95150 189.08550 69.20000
[09/09 16:04:25    709s] <CMD> zoomBox 188.56750 68.97100 189.02000 69.18250
[09/09 16:04:25    710s] <CMD> deselectAll
[09/09 16:04:25    710s] <CMD> selectWire 188.6700 69.0350 188.9250 69.0950 1 CTS_2
[09/09 16:04:25    710s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:04:27    710s] <CMD> deselectAll
[09/09 16:04:27    710s] <CMD> selectWire 188.6700 69.0350 188.9250 69.0950 1 CTS_2
[09/09 16:04:27    710s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:04:31    711s] <CMD> zoomBox 188.62500 69.02400 188.82600 69.11800
[09/09 16:04:32    711s] <CMD> zoomBox 188.58300 68.98550 188.96800 69.16550
[09/09 16:04:43    714s] <CMD> zoomBox 188.37800 68.88700 189.24750 69.29350
[09/09 16:04:43    714s] <CMD> zoomBox 187.92100 68.66900 189.88250 69.58600
[09/09 16:04:45    714s] <CMD> zoomBox 186.57150 68.02750 191.77350 70.46000
[09/09 16:04:46    715s] <CMD> zoomBox 183.03350 66.35150 196.82800 72.80200
[09/09 16:04:46    715s] <CMD> zoomBox 167.86450 59.16450 218.49500 82.84000
[09/09 16:04:46    715s] <CMD> zoomBox 112.20150 32.79150 298.01350 119.67900
[09/09 16:04:47    715s] <CMD> zoomBox -48.86950 -44.91400 530.74950 226.12150
[09/09 16:04:50    716s] <CMD> zoomBox 78.74100 15.40550 297.34450 117.62650
[09/09 16:04:51    716s] <CMD> zoomBox 130.60850 42.38950 200.68800 75.15950
[09/09 16:04:52    717s] <CMD> zoomBox 102.32000 36.38300 236.57300 99.16100
[09/09 16:04:53    717s] <CMD> zoomBox 30.75600 22.09550 333.32900 163.58150
[09/09 16:04:53    717s] <CMD> fit
[09/09 16:05:28    724s] <CMD> man route_opt_design
[09/09 16:05:58    725s] <CMD> help *route*
[09/09 16:05:58    725s] Multiple matches found:
[09/09 16:05:58    725s]       addSpecialRoute
[09/09 16:05:58    725s]       checkHierRoute
[09/09 16:05:58    725s]       commit_ccopt_clock_tree_route_attributes
[09/09 16:05:58    725s]       createRouteBlk
[09/09 16:05:58    725s]       create_flexfiller_route_blockage
[09/09 16:05:58    725s]       create_route_type
[09/09 16:05:58    725s]       deleteAllPowerPreroutes
[09/09 16:05:58    725s]       deleteAllSignalPreroutes
[09/09 16:05:58    725s]       deleteIntegRouteConstraint
[09/09 16:05:58    725s]       deleteRouteBlk
[09/09 16:05:58    725s]       delete_route_type
[09/09 16:05:58    725s]       detailRoute
[09/09 16:05:58    725s]       earlyGlobalRoute
[09/09 16:05:58    725s]       ecoRoute
[09/09 16:05:58    725s]       editAddRoute
[09/09 16:05:58    725s]       editCommitRoute
[09/09 16:05:58    725s]       fcroute
[09/09 16:05:58    725s]       flipchip_allow_routed_bump_edit
[09/09 16:05:58    725s]       getIntegRouteConstraint
[09/09 16:05:58    725s]       getNanoRouteMode
[09/09 16:05:58    725s]       getPGPinUseSignalRoute
[09/09 16:05:58    725s]       getRouteMode
[09/09 16:05:58    725s]       getSrouteMode
[09/09 16:05:58    725s]       globalDetailRoute
[09/09 16:05:58    725s]       globalRoute
[09/09 16:05:58    725s]       hier_clock_route
[09/09 16:05:58    725s]       loadSpecialRoute
[09/09 16:05:58    725s]       prepareForEcoRoute
[09/09 16:05:58    725s]       reportPowerRoute
[09/09 16:05:58    725s]       reportRoute
[09/09 16:05:58    725s]       reportRouteTypeConstraints
[09/09 16:05:58    725s]       reportSpecialRoute
[09/09 16:05:58    725s]       report_route
[09/09 16:05:58    725s]       routeAndBufferBusSinkGroup
[09/09 16:05:58    725s]       routeDesign
[09/09 16:05:58    725s]       routePGPinUseSignalRoute
[09/09 16:05:58    725s]       routePointToPoint
[09/09 16:05:58    725s]       route_ccopt_clock_tree_nets
[09/09 16:05:58    725s]       route_fix_signoff_drc
[09/09 16:05:58    725s]       route_opt_design
[09/09 16:05:58    725s]       saveRouteGuide
[09/09 16:05:58    725s]       saveSpecialRoute
[09/09 16:05:58    725s]       selectRouteBlk
[09/09 16:05:58    725s]       setIntegRouteConstraint
[09/09 16:05:58    725s]       setNanoRouteMode
[09/09 16:05:58    725s]       setPGPinUseSignalRoute
[09/09 16:05:58    725s]       setRouteBlkDefaultLayer
[09/09 16:05:58    725s]       setRouteMode
[09/09 16:05:58    725s]       setSelectedRouteBlk
[09/09 16:05:58    725s]       setSpecialRouteType
[09/09 16:05:58    725s]       setSrouteMode
[09/09 16:05:58    725s]       sroute
[09/09 16:05:58    725s]       writeIntegRouteConstraint
[09/09 16:05:58    725s] 
[09/09 16:06:52    735s] <CMD> setNanoRouteMode -routeWithEco
[09/09 16:06:52    735s] 
[09/09 16:06:52    735s] Usage: setNanoRouteMode [-help] [-reset] [-dbAdjustAutoViaWeight {true|false}] [-dbAllowInstanceOverlaps {true|false}] [-dbIgnoreFollowPinShape {true|false}]
[09/09 16:06:52    735s]                         [-dbProcessNode <value>] [-dbRcExtractionCorner <value>] [-dbSkipAnalog {true|false}] [-dbViaWeight <value>] [-drouteAddPassiveFillOnlyOnLayers <value>]
[09/09 16:06:52    735s]                         [-drouteAntennaEcoListFile <value>] [-drouteAutoStop {true|false}] [-drouteCheckMarOnCellPin {true|false}] [-drouteEndIteration <value>]
[09/09 16:06:52    735s]                         [-drouteFixAntenna {true|false}] [-drouteFixAntennaOnSecondaryPgNets {true|false}] [-drouteFixAntennaWithGAFillerMode {true|false}]
[09/09 16:06:52    735s]                         [-drouteMergeAbuttingCut {true|false}] [-drouteMinLengthForWireSpreading <value>] [-drouteMinLengthForWireWidening <value>]
[09/09 16:06:52    735s]                         [-drouteMinSlackForWireOptimization <value>] [-drouteNoTaperInLayers <value>] [-drouteNoTaperOnOutputPin <value>] [-drouteOnGridOnly <value>]
[09/09 16:06:52    735s]                         [-droutePostRouteLithoRepair {true|false}] [-droutePostRouteSpreadWire <value>] [-droutePostRouteSwapVia <value>]
[09/09 16:06:52    735s]                         [-droutePostRouteSwapViaPriority <value>] [-droutePostRouteViaPillarEffort <value>] [-droutePostRouteWidenWire <value>]
[09/09 16:06:52    735s]                         [-droutePostRouteWidenWireRule <value>] [-drouteSearchAndRepair {true|false}] [-drouteShieldWithHighEffort {true|false}] [-drouteSignOffEffort <value>]
[09/09 16:06:52    735s]                         [-drouteUseMultiCutViaEffort <value>] [-envNumberFailLimit <value>] [-envNumberProcessor <value>] [-envNumberWarningLimit <value>]
[09/09 16:06:52    735s]                         [-envThirdPartyData {true|false}] [-hfrouteConstraintGroups <value>] [-hfrouteMatchReportFile <value>] [-hfrouteNumReserveLayers <value>]
[09/09 16:06:52    735s]                         [-hfrouteRemoveFloatingShield {true|false}] [-hfrouteSearchRepair <value>] [-hfrouteShieldTrimLength <value>] [-interposerAllowDiagonalTrunk <value>]
[09/09 16:06:52    735s]                         [-interposerInterlayerShieldingLayers <value>] [-interposerInterlayerShieldingNets <value>] [-interposerInterlayerShieldingOffsets <value>]
[09/09 16:06:52    735s]                         [-interposerInterlayerShieldingWidths <value>] [-interposerReverseDirection <value>] [-interposerShieldingNetRule <value>]
[09/09 16:06:52    735s]                         [-routeAddAntennaInstPrefix <value>] [-routeAllowPinAsFeedthrough {true|TRUE|false|FALSE|none|NONE|output|input|inout}] [-routeAntennaCellName <value>]
[09/09 16:06:52    735s]                         [-routeConcurrentMinimizeViaCountEffort <value>] [-routeConnectToBump {true|false}] [-routeDesignFixClockNets {true|false}]
[09/09 16:06:52    735s]                         [-routeDesignRouteClockNetsFirst {true|false}] [-routeEnableNdrSiLimitLength <value>] [-routeEnforceNdrOnSpecialNetWire <value>]
[09/09 16:06:52    735s]                         [-routeExtraViaEnclosure <value>] [-routeHonorExclusiveRegion {true|false}] [-routeHonorPowerDomain {true|false}]
[09/09 16:06:52    735s]                         [-routeIgnoreAntennaTopCellPin {true|false}] [-routeInsertAntennaDiode {true|false}] [-routeInsertDiodeForClockNets {true|false}]
[09/09 16:06:52    735s]                         [-routeInsertShieldTapCell {true|false}] [-routeRelaxedNdrSpacingToPGNets <value>] [-routeReserveSpaceForMultiCut {true|false}]
[09/09 16:06:52    735s]                         [-routeReverseDirection <value>] [-routeSelectedNetOnly {true|false}] [-routeShieldCrosstieOffset <value>] [-routeShieldTapCellName <value>]
[09/09 16:06:52    735s]                         [-routeStrictlyHonorNonDefaultRule <value>] [-routeStripeLayerRange <value>] [-routeTieNetToShape <value>]
[09/09 16:06:52    735s]                         [-routeTrimPullBackDistanceFromBoundary <value>] [-routeTrunkWithClusterTargetSize <value>] [-routeUnconnectedPorts {true|false}]
[09/09 16:06:52    735s]                         [-routeUseAutoVia <value>] [-routeWithEco {true|false}] [-routeWithLithoDriven {true|false}] [-routeWithSiDriven {true|false}]
[09/09 16:06:52    735s]                         [-routeWithTimingDriven {true|false}] [-routeWithTrimMetal <value>] [-routeWithViaInPin <value>] [-routeWithViaOnlyForMacroCellPin <value>]
[09/09 16:06:52    735s]                         [-routeWithViaOnlyForStandardCellPin <value>]
[09/09 16:06:52    735s] 
[09/09 16:06:52    735s] **ERROR: (IMPTCM-6):	Missing bool value for option "-routeWithEco". The allowed values are {true false}

[09/09 16:06:58    736s] <CMD> setNanoRouteMode -routeWithEco true
[09/09 16:07:07    738s] <CMD> help *route*
[09/09 16:07:07    738s] Multiple matches found:
[09/09 16:07:07    738s]       addSpecialRoute
[09/09 16:07:07    738s]       checkHierRoute
[09/09 16:07:07    738s]       commit_ccopt_clock_tree_route_attributes
[09/09 16:07:07    738s]       createRouteBlk
[09/09 16:07:07    738s]       create_flexfiller_route_blockage
[09/09 16:07:07    738s]       create_route_type
[09/09 16:07:07    738s]       deleteAllPowerPreroutes
[09/09 16:07:07    738s]       deleteAllSignalPreroutes
[09/09 16:07:07    738s]       deleteIntegRouteConstraint
[09/09 16:07:07    738s]       deleteRouteBlk
[09/09 16:07:07    738s]       delete_route_type
[09/09 16:07:07    738s]       detailRoute
[09/09 16:07:07    738s]       earlyGlobalRoute
[09/09 16:07:07    738s]       ecoRoute
[09/09 16:07:07    738s]       editAddRoute
[09/09 16:07:07    738s]       editCommitRoute
[09/09 16:07:07    738s]       fcroute
[09/09 16:07:07    738s]       flipchip_allow_routed_bump_edit
[09/09 16:07:07    738s]       getIntegRouteConstraint
[09/09 16:07:07    738s]       getNanoRouteMode
[09/09 16:07:07    738s]       getPGPinUseSignalRoute
[09/09 16:07:07    738s]       getRouteMode
[09/09 16:07:07    738s]       getSrouteMode
[09/09 16:07:07    738s]       globalDetailRoute
[09/09 16:07:07    738s]       globalRoute
[09/09 16:07:07    738s]       hier_clock_route
[09/09 16:07:07    738s]       loadSpecialRoute
[09/09 16:07:07    738s]       prepareForEcoRoute
[09/09 16:07:07    738s]       reportPowerRoute
[09/09 16:07:07    738s]       reportRoute
[09/09 16:07:07    738s]       reportRouteTypeConstraints
[09/09 16:07:07    738s]       reportSpecialRoute
[09/09 16:07:07    738s]       report_route
[09/09 16:07:07    738s]       routeAndBufferBusSinkGroup
[09/09 16:07:07    738s]       routeDesign
[09/09 16:07:07    738s]       routePGPinUseSignalRoute
[09/09 16:07:07    738s]       routePointToPoint
[09/09 16:07:07    738s]       route_ccopt_clock_tree_nets
[09/09 16:07:07    738s]       route_fix_signoff_drc
[09/09 16:07:07    738s]       route_opt_design
[09/09 16:07:07    738s]       saveRouteGuide
[09/09 16:07:07    738s]       saveSpecialRoute
[09/09 16:07:07    738s]       selectRouteBlk
[09/09 16:07:07    738s]       setIntegRouteConstraint
[09/09 16:07:07    738s]       setNanoRouteMode
[09/09 16:07:07    738s]       setPGPinUseSignalRoute
[09/09 16:07:07    738s]       setRouteBlkDefaultLayer
[09/09 16:07:07    738s]       setRouteMode
[09/09 16:07:07    738s]       setSelectedRouteBlk
[09/09 16:07:07    738s]       setSpecialRouteType
[09/09 16:07:07    738s]       setSrouteMode
[09/09 16:07:07    738s]       sroute
[09/09 16:07:07    738s]       writeIntegRouteConstraint
[09/09 16:07:07    738s] 
[09/09 16:07:16    740s] ### Time Record (routeDesign) is installed.
[09/09 16:07:16    740s] ### Time Record (routeDesign) is uninstalled.
[09/09 16:07:16    740s] ### 
[09/09 16:07:16    740s] ###   Scalability Statistics
[09/09 16:07:16    740s] ### 
[09/09 16:07:16    740s] ### ------------------------+----------------+----------------+----------------+
[09/09 16:07:16    740s] ###   routeDesign           |        cpu time|    elapsed time|     scalability|
[09/09 16:07:16    740s] ### ------------------------+----------------+----------------+----------------+
[09/09 16:07:16    740s] ###   Entire Command        |        00:00:00|        00:00:00|             0.3|
[09/09 16:07:16    740s] ### ------------------------+----------------+----------------+----------------+
[09/09 16:07:16    740s] ### 
[09/09 16:08:12    750s] <CMD> zoomBox 146.99350 62.18100 183.34950 41.15150
[09/09 16:08:14    751s] <CMD> fit
[09/09 16:08:16    751s] <CMD> zoomBox 200.935 33.185 202.065 34.265
[09/09 16:08:17    752s] <CMD> zoomBox 201.45250 33.80950 201.51100 33.67350
[09/09 16:08:18    752s] <CMD> zoomBox 201.24100 33.63550 201.71450 33.85700
[09/09 16:08:18    752s] <CMD> deselectAll
[09/09 16:08:18    752s] <CMD> selectMarker 201.4350 33.6850 201.5400 33.7650 3 1 6
[09/09 16:08:19    752s] <CMD> uiSetTool select
[09/09 16:08:19    752s] <CMD> deselectAll
[09/09 16:08:19    752s] <CMD> selectMarker 201.4350 33.6850 201.5400 33.7650 3 1 6
[09/09 16:08:19    752s] <CMD> uiSetTool select
[09/09 16:08:20    752s] <CMD> deselectAll
[09/09 16:08:20    752s] <CMD> selectMarker 201.4600 33.6600 201.5400 33.7900 2 1 6
[09/09 16:08:20    753s] <CMD> deselectAll
[09/09 16:08:20    753s] <CMD> selectMarker 201.4600 33.6600 201.5400 33.7900 2 1 6
[09/09 16:08:21    753s] <CMD> uiSetTool select
[09/09 16:08:23    753s] <CMD> uiSetTool select
[09/09 16:08:24    753s] <CMD> deselectAll
[09/09 16:08:24    753s] <CMD> selectMarker 201.4600 33.6600 201.5400 33.7900 2 1 6
[09/09 16:08:24    753s] <CMD> uiSetTool select
[09/09 16:08:25    753s] <CMD> deselectAll
[09/09 16:08:25    753s] <CMD> selectMarker 201.4600 33.6600 201.5400 33.7900 2 1 6
[09/09 16:08:25    753s] <CMD> uiSetTool select
[09/09 16:08:25    754s] <CMD> uiSetTool select
[09/09 16:08:25    754s] <CMD> uiSetTool select
[09/09 16:08:27    754s] <CMD> deselectAll
[09/09 16:08:27    754s] <CMD> selectMarker 201.4600 33.6600 201.5400 33.7900 2 1 6
[09/09 16:08:27    754s] <CMD> uiSetTool select
[09/09 16:08:28    754s] <CMD> deselectAll
[09/09 16:08:28    754s] <CMD> selectMarker 201.4350 33.6850 201.5400 33.7650 3 1 6
[09/09 16:08:28    754s] <CMD> uiSetTool select
[09/09 16:08:28    754s] <CMD> deselectAll
[09/09 16:08:28    754s] <CMD> selectMarker 201.4350 33.6850 201.5400 33.7650 3 1 6
[09/09 16:08:29    754s] <CMD> uiSetTool select
[09/09 16:08:29    755s] <CMD> deselectAll
[09/09 16:08:29    755s] <CMD> selectMarker 201.4350 33.6850 201.5400 33.7650 3 1 6
[09/09 16:08:30    755s] <CMD> deselectAll
[09/09 16:08:30    755s] <CMD> selectMarker 201.4600 33.6600 201.5400 33.7900 2 1 6
[09/09 16:08:30    755s] <CMD> uiSetTool select
[09/09 16:08:30    755s] <CMD> zoomBox 201.01050 33.59100 201.91950 34.01600
[09/09 16:08:31    755s] <CMD> deselectAll
[09/09 16:08:31    755s] <CMD> selectMarker 201.4350 33.6850 201.5650 33.7650 3 1 25
[09/09 16:08:31    755s] <CMD> uiSetTool select
[09/09 16:08:32    755s] <CMD> zoomBox 201.15100 33.61600 201.80850 33.92350
[09/09 16:08:32    755s] <CMD> zoomBox 201.29100 33.63650 201.69550 33.82550
[09/09 16:08:32    755s] <CMD> uiSetTool select
[09/09 16:08:33    755s] <CMD> uiSetTool select
[09/09 16:08:33    755s] <CMD> uiSetTool select
[09/09 16:08:33    755s] <CMD> uiSetTool select
[09/09 16:08:35    756s] <CMD> zoomBox 200.96 33.16 202.04 34.29
[09/09 16:08:36    756s] <CMD> zoomBox 200.96 33.16 202.04 34.29
[09/09 16:08:39    757s] <CMD> zoomBox 201.42150 33.79150 201.52600 33.57750
[09/09 16:08:40    757s] <CMD> deselectAll
[09/09 16:08:40    757s] <CMD> selectMarker 201.4600 33.6600 201.5400 33.7900 2 1 6
[09/09 16:08:40    757s] <CMD> deleteSelectedFromFPlan
[09/09 16:08:40    757s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[09/09 16:08:41    757s] <CMD> selectMarker 201.4600 33.6600 201.5400 33.7900 2 1 25
[09/09 16:08:41    757s] <CMD> deleteSelectedFromFPlan
[09/09 16:08:41    757s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[09/09 16:08:41    757s] <CMD> selectVia 201.4350 33.6600 201.5650 33.7900 3 _NULL
[09/09 16:08:41    757s] <CMD> setEditMode -via_create_by Viacell -via_cell_name M3_M2_VH -nets _NULL -status FIXED
[09/09 16:08:41    757s] <CMD> deleteSelectedFromFPlan
[09/09 16:08:42    757s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[09/09 16:08:44    758s] <CMD> undo
[09/09 16:08:44    758s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[09/09 16:08:45    758s] <CMD> selectMarker 201.4350 33.6850 201.5400 33.7650 3 1 6
[09/09 16:08:45    758s] <CMD> deleteSelectedFromFPlan
[09/09 16:08:45    758s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[09/09 16:08:45    758s] <CMD> selectVia 201.4350 33.6600 201.5650 33.7900 3 _NULL
[09/09 16:08:45    758s] <CMD> setEditMode -via_create_by Viacell -via_cell_name M3_M2_VH -nets _NULL -status FIXED
[09/09 16:08:46    758s] <CMD> deselectAll
[09/09 16:08:46    758s] <CMD> selectMarker 201.4350 33.6850 201.5650 33.7650 3 1 25
[09/09 16:08:46    759s] <CMD> gui_select -rect {201.53350 33.70300 201.53750 33.70400}
[09/09 16:08:46    759s] <CMD> deselectAll
[09/09 16:08:47    759s] <CMD> selectInst g98636
[09/09 16:08:47    759s] <CMD> deselectAll
[09/09 16:08:47    759s] <CMD> selectMarker 201.4350 33.6850 201.5650 33.7650 3 1 25
[09/09 16:08:47    759s] <CMD> deleteSelectedFromFPlan
[09/09 16:08:47    759s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[09/09 16:08:49    759s] <CMD> zoomBox 201.29100 33.59500 201.68000 33.77700
[09/09 16:08:49    759s] <CMD> zoomBox 201.18950 33.55600 201.72950 33.80850
[09/09 16:08:50    759s] <CMD> zoomBox 200.85750 33.42800 201.89250 33.91200
[09/09 16:08:51    760s] <CMD> selectVia 201.4350 33.6600 201.5650 33.7900 3 _NULL
[09/09 16:08:51    760s] <CMD> setEditMode -via_create_by Viacell -via_cell_name M3_M2_VH -nets _NULL -status FIXED
[09/09 16:08:52    760s] <CMD> deleteSelectedFromFPlan
[09/09 16:08:53    760s] <CMD> zoomBox 200.45000 33.30350 202.13600 34.09200
[09/09 16:09:01    762s] <CMD> zoomBox 199.99900 33.24150 202.33300 34.33300
[09/09 16:09:03    762s] <CMD> fit
[09/09 16:09:04    762s] <CMD> zoomBox 169.09200 68.95350 189.76500 48.99300
[09/09 16:09:10    763s] <CMD> verify_drc
[09/09 16:09:10    763s]  *** Starting Verify DRC (MEM: 1886.1) ***
[09/09 16:09:10    763s] 
[09/09 16:09:10    763s]   VERIFY DRC ...... Starting Verification
[09/09 16:09:10    763s]   VERIFY DRC ...... Initializing
[09/09 16:09:10    763s]   VERIFY DRC ...... Deleting Existing Violations
[09/09 16:09:10    763s]   VERIFY DRC ...... Creating Sub-Areas
[09/09 16:09:10    763s]   VERIFY DRC ...... Using new threading
[09/09 16:09:10    763s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 70.080 68.160} 1 of 9
[09/09 16:09:10    764s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[09/09 16:09:10    764s]   VERIFY DRC ...... Sub-Area: {70.080 0.000 140.160 68.160} 2 of 9
[09/09 16:09:10    764s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[09/09 16:09:10    764s]   VERIFY DRC ...... Sub-Area: {140.160 0.000 208.800 68.160} 3 of 9
[09/09 16:09:10    764s]   VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
[09/09 16:09:10    764s]   VERIFY DRC ...... Sub-Area: {0.000 68.160 70.080 136.320} 4 of 9
[09/09 16:09:10    764s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[09/09 16:09:10    764s]   VERIFY DRC ...... Sub-Area: {70.080 68.160 140.160 136.320} 5 of 9
[09/09 16:09:10    764s]   VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
[09/09 16:09:10    764s]   VERIFY DRC ...... Sub-Area: {140.160 68.160 208.800 136.320} 6 of 9
[09/09 16:09:10    764s]   VERIFY DRC ...... Sub-Area : 6 complete 1 Viols.
[09/09 16:09:10    764s]   VERIFY DRC ...... Sub-Area: {0.000 136.320 70.080 203.490} 7 of 9
[09/09 16:09:11    764s]   VERIFY DRC ...... Sub-Area : 7 complete 0 Viols.
[09/09 16:09:11    764s]   VERIFY DRC ...... Sub-Area: {70.080 136.320 140.160 203.490} 8 of 9
[09/09 16:09:11    765s]   VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.
[09/09 16:09:11    765s]   VERIFY DRC ...... Sub-Area: {140.160 136.320 208.800 203.490} 9 of 9
[09/09 16:09:11    765s]   VERIFY DRC ...... Sub-Area : 9 complete 0 Viols.
[09/09 16:09:11    765s] 
[09/09 16:09:11    765s]   Verification Complete : 1 Viols.
[09/09 16:09:11    765s] 
[09/09 16:09:11    765s]  Violation Summary By Layer and Type:
[09/09 16:09:11    765s] 
[09/09 16:09:11    765s] 	         MetSpc   Totals
[09/09 16:09:11    765s] 	M1            1        1
[09/09 16:09:11    765s] 	Totals        1        1
[09/09 16:09:11    765s] 
[09/09 16:09:11    765s]  *** End Verify DRC (CPU: 0:00:01.3  ELAPSED TIME: 1.00  MEM: 0.0M) ***
[09/09 16:09:11    765s] 
[09/09 16:09:11    765s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[09/09 16:09:14    765s] <CMD> zoomBox 188.145 68.535 189.17 69.595
[09/09 16:09:15    766s] <CMD> zoomBox 188.57400 69.16650 188.72900 68.97400
[09/09 16:09:15    766s] <CMD> selectWire 188.6700 69.0350 188.9250 69.0950 1 CTS_2
[09/09 16:09:15    766s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_horizontal M1 -width_horizontal 0.060 -width_vertical 0.060 -shape None -rule 2w2s
[09/09 16:09:16    766s] <CMD> zoomBox 188.25250 68.92050 188.92350 69.23450
[09/09 16:09:16    766s] <CMD> zoomBox 187.93900 68.83500 189.03250 69.34650
[09/09 16:09:17    766s] <CMD> deleteSelectedFromFPlan
[09/09 16:09:18    766s] <CMD> selectWire 188.6600 67.8850 188.7400 69.1050 2 CTS_2
[09/09 16:09:18    766s] <CMD> setEditMode -status FIXED -nets CTS_2 -layer_vertical M2 -width_horizontal 0.080 -width_vertical 0.080 -shape None -rule 2w2s
[09/09 16:09:19    766s] <CMD> deselectAll
[09/09 16:09:19    766s] <CMD> selectMarker 188.6450 69.0350 188.6700 69.0950 1 1 2
[09/09 16:09:19    767s] <CMD> deleteSelectedFromFPlan
[09/09 16:09:19    767s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[09/09 16:09:24    767s] <CMD> help *route*
[09/09 16:09:24    767s] Multiple matches found:
[09/09 16:09:24    767s]       addSpecialRoute
[09/09 16:09:24    767s]       checkHierRoute
[09/09 16:09:24    767s]       commit_ccopt_clock_tree_route_attributes
[09/09 16:09:24    767s]       createRouteBlk
[09/09 16:09:24    767s]       create_flexfiller_route_blockage
[09/09 16:09:24    767s]       create_route_type
[09/09 16:09:24    767s]       deleteAllPowerPreroutes
[09/09 16:09:24    767s]       deleteAllSignalPreroutes
[09/09 16:09:24    767s]       deleteIntegRouteConstraint
[09/09 16:09:24    767s]       deleteRouteBlk
[09/09 16:09:24    767s]       delete_route_type
[09/09 16:09:24    767s]       detailRoute
[09/09 16:09:24    767s]       earlyGlobalRoute
[09/09 16:09:24    767s]       ecoRoute
[09/09 16:09:24    767s]       editAddRoute
[09/09 16:09:24    767s]       editCommitRoute
[09/09 16:09:24    767s]       fcroute
[09/09 16:09:24    767s]       flipchip_allow_routed_bump_edit
[09/09 16:09:24    767s]       getIntegRouteConstraint
[09/09 16:09:24    767s]       getNanoRouteMode
[09/09 16:09:24    767s]       getPGPinUseSignalRoute
[09/09 16:09:24    767s]       getRouteMode
[09/09 16:09:24    767s]       getSrouteMode
[09/09 16:09:24    767s]       globalDetailRoute
[09/09 16:09:24    767s]       globalRoute
[09/09 16:09:24    767s]       hier_clock_route
[09/09 16:09:24    767s]       loadSpecialRoute
[09/09 16:09:24    767s]       prepareForEcoRoute
[09/09 16:09:24    767s]       reportPowerRoute
[09/09 16:09:24    767s]       reportRoute
[09/09 16:09:24    767s]       reportRouteTypeConstraints
[09/09 16:09:24    767s]       reportSpecialRoute
[09/09 16:09:24    767s]       report_route
[09/09 16:09:24    767s]       routeAndBufferBusSinkGroup
[09/09 16:09:24    767s]       routeDesign
[09/09 16:09:24    767s]       routePGPinUseSignalRoute
[09/09 16:09:24    767s]       routePointToPoint
[09/09 16:09:24    767s]       route_ccopt_clock_tree_nets
[09/09 16:09:24    767s]       route_fix_signoff_drc
[09/09 16:09:24    767s]       route_opt_design
[09/09 16:09:24    767s]       saveRouteGuide
[09/09 16:09:24    767s]       saveSpecialRoute
[09/09 16:09:24    767s]       selectRouteBlk
[09/09 16:09:24    767s]       setIntegRouteConstraint
[09/09 16:09:24    767s]       setNanoRouteMode
[09/09 16:09:24    767s]       setPGPinUseSignalRoute
[09/09 16:09:24    767s]       setRouteBlkDefaultLayer
[09/09 16:09:24    767s]       setRouteMode
[09/09 16:09:24    767s]       setSelectedRouteBlk
[09/09 16:09:24    767s]       setSpecialRouteType
[09/09 16:09:24    767s]       setSrouteMode
[09/09 16:09:24    767s]       sroute
[09/09 16:09:24    767s]       writeIntegRouteConstraint
[09/09 16:09:24    767s] 
[09/09 16:09:29    768s] <CMD> ecoRoute
[09/09 16:09:29    768s] ### Time Record (ecoRoute) is installed.
[09/09 16:09:29    768s] **INFO: User settings:
[09/09 16:09:29    768s] setNanoRouteMode -droutePostRouteSpreadWire         1
[09/09 16:09:29    768s] setNanoRouteMode -droutePostRouteWidenWireRule      VLMDefaultSetup
[09/09 16:09:29    768s] setNanoRouteMode -drouteStartIteration              0
[09/09 16:09:29    768s] setNanoRouteMode -drouteUseMinSpacingForBlockage    auto
[09/09 16:09:29    768s] setNanoRouteMode -extractThirdPartyCompatible       false
[09/09 16:09:29    768s] setNanoRouteMode -routeStrictlyHonorNonDefaultRule  false
[09/09 16:09:29    768s] setNanoRouteMode -routeWithEco                      true
[09/09 16:09:29    768s] setNanoRouteMode -timingEngine                      {}
[09/09 16:09:29    768s] 
[09/09 16:09:29    768s] #% Begin globalDetailRoute (date=09/09 16:09:29, mem=1394.9M)
[09/09 16:09:29    768s] 
[09/09 16:09:29    768s] globalDetailRoute
[09/09 16:09:29    768s] 
[09/09 16:09:29    768s] ### Time Record (globalDetailRoute) is installed.
[09/09 16:09:29    768s] #Start globalDetailRoute on Sat Sep  9 16:09:29 2023
[09/09 16:09:29    768s] #
[09/09 16:09:29    768s] ### Time Record (Pre Callback) is installed.
[09/09 16:09:29    768s] ### Time Record (Pre Callback) is uninstalled.
[09/09 16:09:29    768s] ### Time Record (DB Import) is installed.
[09/09 16:09:29    768s] ### Time Record (Timing Data Generation) is installed.
[09/09 16:09:29    768s] ### Time Record (Timing Data Generation) is uninstalled.
[09/09 16:09:29    768s] ### Net info: total nets: 8585
[09/09 16:09:29    768s] ### Net info: dirty nets: 3
[09/09 16:09:29    768s] ### Net info: marked as disconnected nets: 0
[09/09 16:09:29    768s] #num needed restored net=0
[09/09 16:09:29    768s] #need_extraction net=0 (total=8585)
[09/09 16:09:29    768s] ### Net info: fully routed nets: 8494
[09/09 16:09:29    768s] ### Net info: trivial (< 2 pins) nets: 91
[09/09 16:09:29    768s] ### Net info: unrouted nets: 0
[09/09 16:09:29    768s] ### Net info: re-extraction nets: 0
[09/09 16:09:29    768s] ### Net info: ignored nets: 0
[09/09 16:09:29    768s] ### Net info: skip routing nets: 0
[09/09 16:09:29    768s] #WARNING (NRDB-976) The TRACK STEP 0.1900 for preferred direction tracks is smaller than the PITCH 0.2000 for LAYER M3. This will cause routability problems for NanoRoute.
[09/09 16:09:29    768s] #WARNING (NRDB-976) The TRACK STEP 0.1900 for preferred direction tracks is smaller than the PITCH 0.2000 for LAYER M5. This will cause routability problems for NanoRoute.
[09/09 16:09:29    768s] #WARNING (NRDB-976) The TRACK STEP 0.1900 for preferred direction tracks is smaller than the PITCH 0.2000 for LAYER M7. This will cause routability problems for NanoRoute.
[09/09 16:09:29    768s] #WARNING (NRDB-976) The TRACK STEP 0.1900 for preferred direction tracks is smaller than the PITCH 0.3300 for LAYER M9. This will cause routability problems for NanoRoute.
[09/09 16:09:29    768s] #WARNING (NRDB-976) The TRACK STEP 0.4750 for preferred direction tracks is smaller than the PITCH 0.4800 for LAYER M11. This will cause routability problems for NanoRoute.
[09/09 16:09:29    768s] #Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 1 inst, 0 nets marked need extraction)
[09/09 16:09:29    768s] ### import design signature (105): route=1003219196 flt_obj=0 vio=1110659043 swire=282492057 shield_wire=1 net_attr=1557664292 dirty_area=0 del_dirty_area=0 cell=1621119143 placement=548232407 pin_access=295849102 inst_pattern=1 halo=0
[09/09 16:09:29    769s] ### Time Record (DB Import) is uninstalled.
[09/09 16:09:29    769s] #NanoRoute Version 20.14-s095_1 NR210411-1939/20_14-UB
[09/09 16:09:29    769s] #RTESIG:78da95d23d6fc2301006e0cefd1527c340a5d2da8eedc46bd56efd12b4ac91490c420407
[09/09 16:09:29    769s] #       f963e0dfd7345225aa102ba3e5c7a77bef3c99ae5e1680287e206ceeb0e42581f7052598
[09/09 16:09:29    769s] #       11322732938f1497f1eafb09dd4ea61f9f5f9900a4826f018eadf365a59a66adaa3d8299
[09/09 16:09:29    769s] #       f37667b6f7109cb6e0b4f7f174d73de239781b34ccd66ddbf40b99127952d09cc14635ee
[09/09 16:09:29    769s] #       cfd427a30ebb0a6abd51a1f1ffb8384721c38d0b4601ad5edf9ebb0a4bedc331f122c7dd
[09/09 16:09:29    769s] #       8022f3da1a654fbd4e527ad96c8f895bc82e420f078a9c8de29c8fe3720ca759915a1861
[09/09 16:09:29    769s] #       45911e0267228df2f3a29c57a656b68ea3d7261caec90c90698d4e2891ec5e8a02d06f67
[09/09 16:09:29    769s] #       c35f8262922c46b18801aed6b9f90191c023fe
[09/09 16:09:29    769s] #
[09/09 16:09:29    769s] #Skip comparing routing design signature in db-snapshot flow
[09/09 16:09:29    769s] ### Time Record (Data Preparation) is installed.
[09/09 16:09:29    769s] #RTESIG:78da95d2cd4fc320140070cffe152f6c872dd914288572357af32b53776d58cbcc624717
[09/09 16:09:29    769s] #       3e0efbef65363199e98a3d127eeff13e984cd70f2b4014df10b67458e62581e715259811
[09/09 16:09:29    769s] #       b2243293b71497f1eae30e5d4fa62fafef1907a4826f010eadf365a59a66a3aa2f0433e7
[09/09 16:09:29    769s] #       edce7c2e20386dc169efe369de05e502bc0d1a669bb66dfa854c0991145430d8aac6fd9a
[09/09 16:09:29    769s] #       fa68d47e5741adb72a34fe0fe7a756c870e19c5140ebc7a7fb2ec39bf6e1908810b81b50
[09/09 16:09:29    769s] #       645e5ba3ecb1d7494acf8bed31710bd959d3c30d45ce46f13c1fc7e5184eb322b530c28a
[09/09 16:09:29    769s] #       223d849cf13412a74539af4cad6c1d47af4dd85f921920d31a9d503c59bd28e2aa7f2a1b
[09/09 16:09:29    769s] #       fe1244f2e25f9062927c95621e3bbd98e7ea1b6bf230b2
[09/09 16:09:29    769s] #
[09/09 16:09:29    769s] ### Time Record (Data Preparation) is uninstalled.
[09/09 16:09:29    769s] ### Time Record (Global Routing) is installed.
[09/09 16:09:29    769s] ### Time Record (Global Routing) is uninstalled.
[09/09 16:09:29    769s] #Total number of trivial nets (e.g. < 2 pins) = 91 (skipped).
[09/09 16:09:29    769s] #Total number of routable nets = 8494.
[09/09 16:09:29    769s] #Total number of nets in the design = 8585.
[09/09 16:09:29    769s] #2 routable nets do not have any wires.
[09/09 16:09:29    769s] #8492 routable nets have routed wires.
[09/09 16:09:29    769s] #2 nets will be global routed.
[09/09 16:09:29    769s] #1 global routed or unrouted (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
[09/09 16:09:29    769s] #16 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[09/09 16:09:29    769s] ### Time Record (Data Preparation) is installed.
[09/09 16:09:29    769s] #Start routing data preparation on Sat Sep  9 16:09:29 2023
[09/09 16:09:29    769s] #
[09/09 16:09:29    769s] #Minimum voltage of a net in the design = 0.000.
[09/09 16:09:29    769s] #Maximum voltage of a net in the design = 1.320.
[09/09 16:09:29    769s] #Voltage range [0.000 - 1.320] has 8583 nets.
[09/09 16:09:29    769s] #Voltage range [1.080 - 1.320] has 1 net.
[09/09 16:09:29    769s] #Voltage range [0.000 - 0.000] has 1 net.
[09/09 16:09:29    769s] ### Time Record (Cell Pin Access) is installed.
[09/09 16:09:29    769s] #Initial pin access analysis.
[09/09 16:09:29    769s] #Detail pin access analysis.
[09/09 16:09:29    769s] ### Time Record (Cell Pin Access) is uninstalled.
[09/09 16:09:29    769s] # M1           H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[09/09 16:09:29    769s] # M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[09/09 16:09:29    769s] # M3           H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[09/09 16:09:29    769s] # M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[09/09 16:09:29    769s] # M5           H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[09/09 16:09:29    769s] # M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[09/09 16:09:29    769s] # M7           H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[09/09 16:09:29    769s] # M8           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[09/09 16:09:29    769s] # M9           H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[09/09 16:09:29    769s] # M10          V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[09/09 16:09:29    769s] # M11          H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
[09/09 16:09:29    769s] #Monitoring time of adding inner blkg by smac
[09/09 16:09:29    769s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1383.96 (MB), peak = 1489.07 (MB)
[09/09 16:09:29    769s] #Regenerating Ggrids automatically.
[09/09 16:09:29    769s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.19000.
[09/09 16:09:29    769s] #Using automatically generated G-grids.
[09/09 16:09:30    769s] #Done routing data preparation.
[09/09 16:09:30    769s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1389.66 (MB), peak = 1489.07 (MB)
[09/09 16:09:30    769s] #
[09/09 16:09:30    769s] #Finished routing data preparation on Sat Sep  9 16:09:30 2023
[09/09 16:09:30    769s] #
[09/09 16:09:30    769s] #Cpu time = 00:00:01
[09/09 16:09:30    769s] #Elapsed time = 00:00:01
[09/09 16:09:30    769s] #Increased memory = 9.70 (MB)
[09/09 16:09:30    769s] #Total memory = 1389.66 (MB)
[09/09 16:09:30    769s] #Peak memory = 1489.07 (MB)
[09/09 16:09:30    769s] #
[09/09 16:09:30    769s] ### Time Record (Data Preparation) is uninstalled.
[09/09 16:09:30    769s] ### Time Record (Global Routing) is installed.
[09/09 16:09:30    769s] #
[09/09 16:09:30    769s] #Start global routing on Sat Sep  9 16:09:30 2023
[09/09 16:09:30    769s] #
[09/09 16:09:30    769s] #
[09/09 16:09:30    769s] #Start global routing initialization on Sat Sep  9 16:09:30 2023
[09/09 16:09:30    769s] #
[09/09 16:09:30    769s] #Number of eco nets is 2
[09/09 16:09:30    769s] #
[09/09 16:09:30    769s] #Start global routing data preparation on Sat Sep  9 16:09:30 2023
[09/09 16:09:30    769s] #
[09/09 16:09:30    769s] ### build_merged_routing_blockage_rect_list starts on Sat Sep  9 16:09:30 2023 with memory = 1390.45 (MB), peak = 1489.07 (MB)
[09/09 16:09:30    769s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[09/09 16:09:30    769s] #Start routing resource analysis on Sat Sep  9 16:09:30 2023
[09/09 16:09:30    769s] #
[09/09 16:09:30    769s] ### init_is_bin_blocked starts on Sat Sep  9 16:09:30 2023 with memory = 1390.45 (MB), peak = 1489.07 (MB)
[09/09 16:09:30    769s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[09/09 16:09:30    769s] ### PDHT_Row_Thread::compute_flow_cap starts on Sat Sep  9 16:09:30 2023 with memory = 1391.73 (MB), peak = 1489.07 (MB)
[09/09 16:09:30    769s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[09/09 16:09:30    769s] ### adjust_flow_cap starts on Sat Sep  9 16:09:30 2023 with memory = 1391.92 (MB), peak = 1489.07 (MB)
[09/09 16:09:30    769s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[09/09 16:09:30    769s] ### adjust_partial_route_blockage starts on Sat Sep  9 16:09:30 2023 with memory = 1391.92 (MB), peak = 1489.07 (MB)
[09/09 16:09:30    769s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[09/09 16:09:30    769s] ### set_via_blocked starts on Sat Sep  9 16:09:30 2023 with memory = 1391.92 (MB), peak = 1489.07 (MB)
[09/09 16:09:30    769s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[09/09 16:09:30    769s] ### copy_flow starts on Sat Sep  9 16:09:30 2023 with memory = 1391.92 (MB), peak = 1489.07 (MB)
[09/09 16:09:30    769s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[09/09 16:09:30    769s] #Routing resource analysis is done on Sat Sep  9 16:09:30 2023
[09/09 16:09:30    769s] #
[09/09 16:09:30    769s] ### report_flow_cap starts on Sat Sep  9 16:09:30 2023 with memory = 1391.92 (MB), peak = 1489.07 (MB)
[09/09 16:09:30    769s] #  Resource Analysis:
[09/09 16:09:30    769s] #
[09/09 16:09:30    769s] #               Routing  #Avail      #Track     #Total     %Gcell
[09/09 16:09:30    769s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[09/09 16:09:30    769s] #  --------------------------------------------------------------
[09/09 16:09:30    769s] #  M1             H        1071           0        5183    81.40%
[09/09 16:09:30    769s] #  M2             V        1044           0        5183     0.00%
[09/09 16:09:30    769s] #  M3             H        1071           0        5183     0.00%
[09/09 16:09:30    769s] #  M4             V        1044           0        5183     0.00%
[09/09 16:09:30    769s] #  M5             H        1071           0        5183     0.00%
[09/09 16:09:30    769s] #  M6             V        1044           0        5183     0.00%
[09/09 16:09:30    769s] #  M7             H         965         106        5183     5.48%
[09/09 16:09:30    769s] #  M8             V         946          98        5183     3.99%
[09/09 16:09:30    769s] #  M9             H        1071           0        5183     0.00%
[09/09 16:09:30    769s] #  M10            V         417           0        5183     0.00%
[09/09 16:09:30    769s] #  M11            H         428           0        5183     0.00%
[09/09 16:09:30    769s] #  --------------------------------------------------------------
[09/09 16:09:30    769s] #  Total                  10173       1.74%       57013     8.26%
[09/09 16:09:30    769s] #
[09/09 16:09:30    769s] #
[09/09 16:09:30    769s] #
[09/09 16:09:30    769s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[09/09 16:09:30    769s] ### analyze_m2_tracks starts on Sat Sep  9 16:09:30 2023 with memory = 1391.92 (MB), peak = 1489.07 (MB)
[09/09 16:09:30    769s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[09/09 16:09:30    769s] ### report_initial_resource starts on Sat Sep  9 16:09:30 2023 with memory = 1391.92 (MB), peak = 1489.07 (MB)
[09/09 16:09:30    769s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[09/09 16:09:30    769s] ### mark_pg_pins_accessibility starts on Sat Sep  9 16:09:30 2023 with memory = 1391.92 (MB), peak = 1489.07 (MB)
[09/09 16:09:30    769s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[09/09 16:09:30    769s] ### set_net_region starts on Sat Sep  9 16:09:30 2023 with memory = 1391.92 (MB), peak = 1489.07 (MB)
[09/09 16:09:30    769s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[09/09 16:09:30    769s] #
[09/09 16:09:30    769s] #Global routing data preparation is done on Sat Sep  9 16:09:30 2023
[09/09 16:09:30    769s] #
[09/09 16:09:30    769s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1391.92 (MB), peak = 1489.07 (MB)
[09/09 16:09:30    769s] #
[09/09 16:09:30    769s] ### prepare_level starts on Sat Sep  9 16:09:30 2023 with memory = 1391.92 (MB), peak = 1489.07 (MB)
[09/09 16:09:30    769s] ### init level 1 starts on Sat Sep  9 16:09:30 2023 with memory = 1391.92 (MB), peak = 1489.07 (MB)
[09/09 16:09:30    769s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[09/09 16:09:30    769s] ### Level 1 hgrid = 73 X 71
[09/09 16:09:30    769s] ### prepare_level_flow starts on Sat Sep  9 16:09:30 2023 with memory = 1391.92 (MB), peak = 1489.07 (MB)
[09/09 16:09:30    769s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[09/09 16:09:30    769s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[09/09 16:09:30    769s] #
[09/09 16:09:30    769s] #Global routing initialization is done on Sat Sep  9 16:09:30 2023
[09/09 16:09:30    769s] #
[09/09 16:09:30    769s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1391.92 (MB), peak = 1489.07 (MB)
[09/09 16:09:30    769s] #
[09/09 16:09:30    769s] #start global routing iteration 1...
[09/09 16:09:30    769s] ### init_flow_edge starts on Sat Sep  9 16:09:30 2023 with memory = 1391.92 (MB), peak = 1489.07 (MB)
[09/09 16:09:30    769s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[09/09 16:09:30    769s] ### routing at level 1 (topmost level) iter 0
[09/09 16:09:30    769s] ### measure_qor starts on Sat Sep  9 16:09:30 2023 with memory = 1395.28 (MB), peak = 1489.07 (MB)
[09/09 16:09:30    769s] ### measure_congestion starts on Sat Sep  9 16:09:30 2023 with memory = 1395.28 (MB), peak = 1489.07 (MB)
[09/09 16:09:30    769s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[09/09 16:09:30    769s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[09/09 16:09:30    769s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1395.25 (MB), peak = 1489.07 (MB)
[09/09 16:09:30    769s] #
[09/09 16:09:30    769s] #start global routing iteration 2...
[09/09 16:09:30    769s] ### routing at level 1 (topmost level) iter 1
[09/09 16:09:30    769s] ### measure_qor starts on Sat Sep  9 16:09:30 2023 with memory = 1395.25 (MB), peak = 1489.07 (MB)
[09/09 16:09:30    769s] ### measure_congestion starts on Sat Sep  9 16:09:30 2023 with memory = 1395.25 (MB), peak = 1489.07 (MB)
[09/09 16:09:30    769s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[09/09 16:09:30    769s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[09/09 16:09:30    769s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1395.25 (MB), peak = 1489.07 (MB)
[09/09 16:09:30    769s] #
[09/09 16:09:30    769s] ### route_end starts on Sat Sep  9 16:09:30 2023 with memory = 1395.25 (MB), peak = 1489.07 (MB)
[09/09 16:09:30    769s] #
[09/09 16:09:30    769s] #Total number of trivial nets (e.g. < 2 pins) = 91 (skipped).
[09/09 16:09:30    769s] #Total number of routable nets = 8494.
[09/09 16:09:30    769s] #Total number of nets in the design = 8585.
[09/09 16:09:30    769s] #
[09/09 16:09:30    769s] #8494 routable nets have routed wires.
[09/09 16:09:30    769s] #1 global routed or unrouted (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
[09/09 16:09:30    769s] #16 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[09/09 16:09:30    769s] #
[09/09 16:09:30    769s] #Routed net constraints summary:
[09/09 16:09:30    769s] #---------------------------------------------------------
[09/09 16:09:30    769s] #        Rules   Pref Layer   Avoid Detour   Unconstrained  
[09/09 16:09:30    769s] #---------------------------------------------------------
[09/09 16:09:30    769s] #      Default            0              0               1  
[09/09 16:09:30    769s] #         2w2s            1              1               0  
[09/09 16:09:30    769s] #---------------------------------------------------------
[09/09 16:09:30    769s] #        Total            1              1               1  
[09/09 16:09:30    769s] #---------------------------------------------------------
[09/09 16:09:30    769s] #
[09/09 16:09:30    769s] #Routing constraints summary of the whole design:
[09/09 16:09:30    769s] #---------------------------------------------------------
[09/09 16:09:30    769s] #        Rules   Pref Layer   Avoid Detour   Unconstrained  
[09/09 16:09:30    769s] #---------------------------------------------------------
[09/09 16:09:30    769s] #      Default            0              0            8477  
[09/09 16:09:30    769s] #         2w2s           17             17               0  
[09/09 16:09:30    769s] #---------------------------------------------------------
[09/09 16:09:30    769s] #        Total           17             17            8477  
[09/09 16:09:30    769s] #---------------------------------------------------------
[09/09 16:09:30    769s] #
[09/09 16:09:30    769s] ### cal_base_flow starts on Sat Sep  9 16:09:30 2023 with memory = 1395.25 (MB), peak = 1489.07 (MB)
[09/09 16:09:30    769s] ### init_flow_edge starts on Sat Sep  9 16:09:30 2023 with memory = 1395.25 (MB), peak = 1489.07 (MB)
[09/09 16:09:30    769s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[09/09 16:09:30    769s] ### cal_flow starts on Sat Sep  9 16:09:30 2023 with memory = 1395.32 (MB), peak = 1489.07 (MB)
[09/09 16:09:30    769s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[09/09 16:09:30    769s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[09/09 16:09:30    769s] ### report_overcon starts on Sat Sep  9 16:09:30 2023 with memory = 1395.32 (MB), peak = 1489.07 (MB)
[09/09 16:09:30    769s] #
[09/09 16:09:30    769s] #  Congestion Analysis: (blocked Gcells are excluded)
[09/09 16:09:30    769s] #
[09/09 16:09:30    769s] #                 OverCon          
[09/09 16:09:30    769s] #                  #Gcell    %Gcell
[09/09 16:09:30    769s] #     Layer           (1)   OverCon  Flow/Cap
[09/09 16:09:30    769s] #  ----------------------------------------------
[09/09 16:09:30    769s] #  M1            0(0.00%)   (0.00%)     0.80  
[09/09 16:09:30    769s] #  M2            0(0.00%)   (0.00%)     0.51  
[09/09 16:09:30    769s] #  M3            0(0.00%)   (0.00%)     0.38  
[09/09 16:09:30    769s] #  M4            0(0.00%)   (0.00%)     0.09  
[09/09 16:09:30    769s] #  M5            0(0.00%)   (0.00%)     0.01  
[09/09 16:09:30    769s] #  M6            0(0.00%)   (0.00%)     0.01  
[09/09 16:09:30    769s] #  M7            0(0.00%)   (0.00%)     0.00  
[09/09 16:09:30    769s] #  M8            0(0.00%)   (0.00%)     0.00  
[09/09 16:09:30    769s] #  M9            0(0.00%)   (0.00%)     0.00  
[09/09 16:09:30    769s] #  M10           0(0.00%)   (0.00%)     0.00  
[09/09 16:09:30    769s] #  M11           0(0.00%)   (0.00%)     0.00  
[09/09 16:09:30    769s] #  ----------------------------------------------
[09/09 16:09:30    769s] #     Total      0(0.00%)   (0.00%)
[09/09 16:09:30    769s] #
[09/09 16:09:30    769s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[09/09 16:09:30    769s] #  Overflow after GR: 0.00% H + 0.00% V
[09/09 16:09:30    769s] #
[09/09 16:09:30    769s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[09/09 16:09:30    769s] ### cal_base_flow starts on Sat Sep  9 16:09:30 2023 with memory = 1395.32 (MB), peak = 1489.07 (MB)
[09/09 16:09:30    769s] ### init_flow_edge starts on Sat Sep  9 16:09:30 2023 with memory = 1395.32 (MB), peak = 1489.07 (MB)
[09/09 16:09:30    769s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[09/09 16:09:30    769s] ### cal_flow starts on Sat Sep  9 16:09:30 2023 with memory = 1395.32 (MB), peak = 1489.07 (MB)
[09/09 16:09:30    769s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[09/09 16:09:30    769s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[09/09 16:09:30    769s] ### export_cong_map starts on Sat Sep  9 16:09:30 2023 with memory = 1395.32 (MB), peak = 1489.07 (MB)
[09/09 16:09:30    769s] ### PDZT_Export::export_cong_map starts on Sat Sep  9 16:09:30 2023 with memory = 1395.32 (MB), peak = 1489.07 (MB)
[09/09 16:09:30    769s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[09/09 16:09:30    769s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[09/09 16:09:30    769s] ### import_cong_map starts on Sat Sep  9 16:09:30 2023 with memory = 1395.32 (MB), peak = 1489.07 (MB)
[09/09 16:09:30    769s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[09/09 16:09:30    769s] ### update starts on Sat Sep  9 16:09:30 2023 with memory = 1395.32 (MB), peak = 1489.07 (MB)
[09/09 16:09:30    769s] #Complete Global Routing.
[09/09 16:09:30    769s] #Total number of nets with non-default rule or having extra spacing = 17
[09/09 16:09:30    769s] #Total wire length = 102324 um.
[09/09 16:09:30    769s] #Total half perimeter of net bounding box = 98240 um.
[09/09 16:09:30    769s] #Total wire length on LAYER M1 = 1349 um.
[09/09 16:09:30    769s] #Total wire length on LAYER M2 = 46251 um.
[09/09 16:09:30    769s] #Total wire length on LAYER M3 = 43712 um.
[09/09 16:09:30    769s] #Total wire length on LAYER M4 = 9616 um.
[09/09 16:09:30    769s] #Total wire length on LAYER M5 = 1396 um.
[09/09 16:09:30    769s] #Total wire length on LAYER M6 = 0 um.
[09/09 16:09:30    769s] #Total wire length on LAYER M7 = 0 um.
[09/09 16:09:30    769s] #Total wire length on LAYER M8 = 0 um.
[09/09 16:09:30    769s] #Total wire length on LAYER M9 = 0 um.
[09/09 16:09:30    769s] #Total wire length on LAYER M10 = 0 um.
[09/09 16:09:30    769s] #Total wire length on LAYER M11 = 0 um.
[09/09 16:09:30    769s] #Total number of vias = 59169
[09/09 16:09:30    769s] #Total number of multi-cut vias = 1 (  0.0%)
[09/09 16:09:30    769s] #Total number of single cut vias = 59168 (100.0%)
[09/09 16:09:30    769s] #Up-Via Summary (total 59169):
[09/09 16:09:30    769s] #                   single-cut          multi-cut      Total
[09/09 16:09:30    769s] #-----------------------------------------------------------
[09/09 16:09:30    769s] # M1             30230 (100.0%)         1 (  0.0%)      30231
[09/09 16:09:30    769s] # M2             26128 (100.0%)         0 (  0.0%)      26128
[09/09 16:09:30    769s] # M3              2692 (100.0%)         0 (  0.0%)       2692
[09/09 16:09:30    769s] # M4               118 (100.0%)         0 (  0.0%)        118
[09/09 16:09:30    769s] #-----------------------------------------------------------
[09/09 16:09:30    769s] #                59168 (100.0%)         1 (  0.0%)      59169 
[09/09 16:09:30    769s] #
[09/09 16:09:30    769s] #Total number of involved priority nets 1
[09/09 16:09:30    769s] #Maximum src to sink distance for priority net 82.5
[09/09 16:09:30    769s] #Average of max src_to_sink distance for priority net 82.5
[09/09 16:09:30    769s] #Average of ave src_to_sink distance for priority net 42.6
[09/09 16:09:30    769s] ### update cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[09/09 16:09:30    769s] ### report_overcon starts on Sat Sep  9 16:09:30 2023 with memory = 1395.75 (MB), peak = 1489.07 (MB)
[09/09 16:09:30    769s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[09/09 16:09:30    769s] ### report_overcon starts on Sat Sep  9 16:09:30 2023 with memory = 1395.75 (MB), peak = 1489.07 (MB)
[09/09 16:09:30    769s] #Max overcon = 0 track.
[09/09 16:09:30    769s] #Total overcon = 0.00%.
[09/09 16:09:30    769s] #Worst layer Gcell overcon rate = 0.00%.
[09/09 16:09:30    769s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[09/09 16:09:30    769s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[09/09 16:09:30    769s] ### global_route design signature (108): route=278465116 net_attr=1362234296
[09/09 16:09:30    769s] #
[09/09 16:09:30    769s] #Global routing statistics:
[09/09 16:09:30    769s] #Cpu time = 00:00:00
[09/09 16:09:30    769s] #Elapsed time = 00:00:00
[09/09 16:09:30    769s] #Increased memory = 5.64 (MB)
[09/09 16:09:30    769s] #Total memory = 1395.29 (MB)
[09/09 16:09:30    769s] #Peak memory = 1489.07 (MB)
[09/09 16:09:30    769s] #
[09/09 16:09:30    769s] #Finished global routing on Sat Sep  9 16:09:30 2023
[09/09 16:09:30    769s] #
[09/09 16:09:30    769s] #
[09/09 16:09:30    769s] ### Time Record (Global Routing) is uninstalled.
[09/09 16:09:30    769s] ### Time Record (Data Preparation) is installed.
[09/09 16:09:30    769s] ### Time Record (Data Preparation) is uninstalled.
[09/09 16:09:30    769s] ### track-assign external-init starts on Sat Sep  9 16:09:30 2023 with memory = 1394.04 (MB), peak = 1489.07 (MB)
[09/09 16:09:30    769s] ### Time Record (Track Assignment) is installed.
[09/09 16:09:30    769s] ### Time Record (Track Assignment) is uninstalled.
[09/09 16:09:30    769s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[09/09 16:09:30    769s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1394.04 (MB), peak = 1489.07 (MB)
[09/09 16:09:30    769s] ### track-assign engine-init starts on Sat Sep  9 16:09:30 2023 with memory = 1394.04 (MB), peak = 1489.07 (MB)
[09/09 16:09:30    769s] ### Time Record (Track Assignment) is installed.
[09/09 16:09:30    769s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[09/09 16:09:30    769s] ### track-assign core-engine starts on Sat Sep  9 16:09:30 2023 with memory = 1394.04 (MB), peak = 1489.07 (MB)
[09/09 16:09:30    769s] #Start Track Assignment.
[09/09 16:09:30    769s] #Done with 0 horizontal wires in 3 hboxes and 0 vertical wires in 3 hboxes.
[09/09 16:09:30    769s] #Done with 0 horizontal wires in 3 hboxes and 0 vertical wires in 3 hboxes.
[09/09 16:09:30    769s] #Complete Track Assignment.
[09/09 16:09:30    769s] #Total number of nets with non-default rule or having extra spacing = 17
[09/09 16:09:30    769s] #Total wire length = 102326 um.
[09/09 16:09:30    769s] #Total half perimeter of net bounding box = 98240 um.
[09/09 16:09:30    769s] #Total wire length on LAYER M1 = 1349 um.
[09/09 16:09:30    769s] #Total wire length on LAYER M2 = 46253 um.
[09/09 16:09:30    769s] #Total wire length on LAYER M3 = 43712 um.
[09/09 16:09:30    769s] #Total wire length on LAYER M4 = 9616 um.
[09/09 16:09:30    769s] #Total wire length on LAYER M5 = 1396 um.
[09/09 16:09:30    769s] #Total wire length on LAYER M6 = 0 um.
[09/09 16:09:30    769s] #Total wire length on LAYER M7 = 0 um.
[09/09 16:09:30    769s] #Total wire length on LAYER M8 = 0 um.
[09/09 16:09:30    769s] #Total wire length on LAYER M9 = 0 um.
[09/09 16:09:30    769s] #Total wire length on LAYER M10 = 0 um.
[09/09 16:09:30    769s] #Total wire length on LAYER M11 = 0 um.
[09/09 16:09:30    769s] #Total number of vias = 59169
[09/09 16:09:30    769s] #Total number of multi-cut vias = 1 (  0.0%)
[09/09 16:09:30    769s] #Total number of single cut vias = 59168 (100.0%)
[09/09 16:09:30    769s] #Up-Via Summary (total 59169):
[09/09 16:09:30    769s] #                   single-cut          multi-cut      Total
[09/09 16:09:30    769s] #-----------------------------------------------------------
[09/09 16:09:30    769s] # M1             30230 (100.0%)         1 (  0.0%)      30231
[09/09 16:09:30    769s] # M2             26128 (100.0%)         0 (  0.0%)      26128
[09/09 16:09:30    769s] # M3              2692 (100.0%)         0 (  0.0%)       2692
[09/09 16:09:30    769s] # M4               118 (100.0%)         0 (  0.0%)        118
[09/09 16:09:30    769s] #-----------------------------------------------------------
[09/09 16:09:30    769s] #                59168 (100.0%)         1 (  0.0%)      59169 
[09/09 16:09:30    769s] #
[09/09 16:09:30    769s] ### track_assign design signature (111): route=2088011431
[09/09 16:09:30    769s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[09/09 16:09:30    769s] ### Time Record (Track Assignment) is uninstalled.
[09/09 16:09:30    770s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1393.82 (MB), peak = 1489.07 (MB)
[09/09 16:09:30    770s] #
[09/09 16:09:30    770s] #number of short segments in preferred routing layers
[09/09 16:09:30    770s] #	
[09/09 16:09:30    770s] #	
[09/09 16:09:30    770s] #
[09/09 16:09:30    770s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[09/09 16:09:30    770s] #Cpu time = 00:00:01
[09/09 16:09:30    770s] #Elapsed time = 00:00:01
[09/09 16:09:30    770s] #Increased memory = 14.14 (MB)
[09/09 16:09:30    770s] #Total memory = 1394.02 (MB)
[09/09 16:09:30    770s] #Peak memory = 1489.07 (MB)
[09/09 16:09:30    770s] ### Time Record (Detail Routing) is installed.
[09/09 16:09:30    770s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2660 ( 1.33000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[09/09 16:09:31    770s] #
[09/09 16:09:31    770s] #Start Detail Routing..
[09/09 16:09:31    770s] #start initial detail routing ...
[09/09 16:09:31    770s] ### Design has 0 dirty nets, 1 dirty-area)
[09/09 16:09:31    770s] # ECO: 0.0% of the total area was rechecked for DRC, and 1.4% required routing.
[09/09 16:09:31    770s] #   number of violations = 1
[09/09 16:09:31    770s] #
[09/09 16:09:31    770s] #    By Layer and Type :
[09/09 16:09:31    770s] #	          Short   Totals
[09/09 16:09:31    770s] #	M1            1        1
[09/09 16:09:31    770s] #	Totals        1        1
[09/09 16:09:31    770s] #0 out of 7644 instances (0.0%) need to be verified(marked ipoed), dirty area = 0.0%.
[09/09 16:09:31    770s] #0.0% of the total area is being checked for drcs
[09/09 16:09:31    770s] #0.0% of the total area was checked
[09/09 16:09:31    770s] #   number of violations = 1
[09/09 16:09:31    770s] #
[09/09 16:09:31    770s] #    By Layer and Type :
[09/09 16:09:31    770s] #	          Short   Totals
[09/09 16:09:31    770s] #	M1            1        1
[09/09 16:09:31    770s] #	Totals        1        1
[09/09 16:09:31    770s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1433.70 (MB), peak = 1489.07 (MB)
[09/09 16:09:31    771s] #start 1st optimization iteration ...
[09/09 16:09:31    771s] #   number of violations = 1
[09/09 16:09:31    771s] #
[09/09 16:09:31    771s] #    By Layer and Type :
[09/09 16:09:31    771s] #	          Short   Totals
[09/09 16:09:31    771s] #	M1            1        1
[09/09 16:09:31    771s] #	Totals        1        1
[09/09 16:09:31    771s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1434.99 (MB), peak = 1489.07 (MB)
[09/09 16:09:31    771s] #start 2nd optimization iteration ...
[09/09 16:09:31    771s] #   number of violations = 1
[09/09 16:09:31    771s] #
[09/09 16:09:31    771s] #    By Layer and Type :
[09/09 16:09:31    771s] #	          Short   Totals
[09/09 16:09:31    771s] #	M1            1        1
[09/09 16:09:31    771s] #	Totals        1        1
[09/09 16:09:31    771s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1435.23 (MB), peak = 1489.07 (MB)
[09/09 16:09:31    771s] #start 3rd optimization iteration ...
[09/09 16:09:31    771s] #   number of violations = 1
[09/09 16:09:31    771s] #
[09/09 16:09:31    771s] #    By Layer and Type :
[09/09 16:09:31    771s] #	          Short   Totals
[09/09 16:09:31    771s] #	M1            1        1
[09/09 16:09:31    771s] #	Totals        1        1
[09/09 16:09:31    771s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1435.46 (MB), peak = 1489.07 (MB)
[09/09 16:09:31    771s] #start 4th optimization iteration ...
[09/09 16:09:31    771s] #   number of violations = 1
[09/09 16:09:31    771s] #
[09/09 16:09:31    771s] #    By Layer and Type :
[09/09 16:09:31    771s] #	          Short   Totals
[09/09 16:09:31    771s] #	M1            1        1
[09/09 16:09:31    771s] #	Totals        1        1
[09/09 16:09:31    771s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1435.74 (MB), peak = 1489.07 (MB)
[09/09 16:09:31    771s] #start 5th optimization iteration ...
[09/09 16:09:32    771s] #   number of violations = 1
[09/09 16:09:32    771s] #
[09/09 16:09:32    771s] #    By Layer and Type :
[09/09 16:09:32    771s] #	          Short   Totals
[09/09 16:09:32    771s] #	M1            1        1
[09/09 16:09:32    771s] #	Totals        1        1
[09/09 16:09:32    771s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1436.64 (MB), peak = 1489.07 (MB)
[09/09 16:09:32    771s] #start 6th optimization iteration ...
[09/09 16:09:32    771s] #   number of violations = 1
[09/09 16:09:32    771s] #
[09/09 16:09:32    771s] #    By Layer and Type :
[09/09 16:09:32    771s] #	          Short   Totals
[09/09 16:09:32    771s] #	M1            1        1
[09/09 16:09:32    771s] #	Totals        1        1
[09/09 16:09:32    771s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1437.26 (MB), peak = 1506.96 (MB)
[09/09 16:09:32    771s] #start 7th optimization iteration ...
[09/09 16:09:32    771s] #   number of violations = 1
[09/09 16:09:32    771s] #
[09/09 16:09:32    771s] #    By Layer and Type :
[09/09 16:09:32    771s] #	          Short   Totals
[09/09 16:09:32    771s] #	M1            1        1
[09/09 16:09:32    771s] #	Totals        1        1
[09/09 16:09:32    771s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1437.63 (MB), peak = 1506.96 (MB)
[09/09 16:09:32    771s] #start 8th optimization iteration ...
[09/09 16:09:32    771s] #   number of violations = 1
[09/09 16:09:32    771s] #
[09/09 16:09:32    771s] #    By Layer and Type :
[09/09 16:09:32    771s] #	          Short   Totals
[09/09 16:09:32    771s] #	M1            1        1
[09/09 16:09:32    771s] #	Totals        1        1
[09/09 16:09:32    771s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1437.46 (MB), peak = 1506.96 (MB)
[09/09 16:09:32    771s] #start 9th optimization iteration ...
[09/09 16:09:32    771s] #   number of violations = 1
[09/09 16:09:32    771s] #
[09/09 16:09:32    771s] #    By Layer and Type :
[09/09 16:09:32    771s] #	          Short   Totals
[09/09 16:09:32    771s] #	M1            1        1
[09/09 16:09:32    771s] #	Totals        1        1
[09/09 16:09:32    771s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1437.15 (MB), peak = 1506.96 (MB)
[09/09 16:09:32    771s] #start 10th optimization iteration ...
[09/09 16:09:32    771s] #   number of violations = 1
[09/09 16:09:32    771s] #
[09/09 16:09:32    771s] #    By Layer and Type :
[09/09 16:09:32    771s] #	          Short   Totals
[09/09 16:09:32    771s] #	M1            1        1
[09/09 16:09:32    771s] #	Totals        1        1
[09/09 16:09:32    771s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1437.12 (MB), peak = 1506.96 (MB)
[09/09 16:09:32    771s] #start 11th optimization iteration ...
[09/09 16:09:32    771s] #   number of violations = 1
[09/09 16:09:32    771s] #
[09/09 16:09:32    771s] #    By Layer and Type :
[09/09 16:09:32    771s] #	          Short   Totals
[09/09 16:09:32    771s] #	M1            1        1
[09/09 16:09:32    771s] #	Totals        1        1
[09/09 16:09:32    771s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1438.44 (MB), peak = 1506.96 (MB)
[09/09 16:09:32    771s] #start 12th optimization iteration ...
[09/09 16:09:32    771s] #   number of violations = 1
[09/09 16:09:32    771s] #
[09/09 16:09:32    771s] #    By Layer and Type :
[09/09 16:09:32    771s] #	          Short   Totals
[09/09 16:09:32    771s] #	M1            1        1
[09/09 16:09:32    771s] #	Totals        1        1
[09/09 16:09:32    771s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1438.09 (MB), peak = 1507.62 (MB)
[09/09 16:09:32    771s] #start 13th optimization iteration ...
[09/09 16:09:32    771s] #   number of violations = 1
[09/09 16:09:32    771s] #
[09/09 16:09:32    771s] #    By Layer and Type :
[09/09 16:09:32    771s] #	          Short   Totals
[09/09 16:09:32    771s] #	M1            1        1
[09/09 16:09:32    771s] #	Totals        1        1
[09/09 16:09:32    771s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1438.11 (MB), peak = 1507.62 (MB)
[09/09 16:09:32    771s] #start 14th optimization iteration ...
[09/09 16:09:32    772s] #   number of violations = 1
[09/09 16:09:32    772s] #
[09/09 16:09:32    772s] #    By Layer and Type :
[09/09 16:09:32    772s] #	          Short   Totals
[09/09 16:09:32    772s] #	M1            1        1
[09/09 16:09:32    772s] #	Totals        1        1
[09/09 16:09:32    772s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1438.12 (MB), peak = 1507.62 (MB)
[09/09 16:09:32    772s] #start 15th optimization iteration ...
[09/09 16:09:32    772s] #   number of violations = 2
[09/09 16:09:32    772s] #
[09/09 16:09:32    772s] #    By Layer and Type :
[09/09 16:09:32    772s] #	          Short      Mar   Totals
[09/09 16:09:32    772s] #	M1            0        0        0
[09/09 16:09:32    772s] #	M2            1        1        2
[09/09 16:09:32    772s] #	Totals        1        1        2
[09/09 16:09:32    772s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1438.27 (MB), peak = 1507.62 (MB)
[09/09 16:09:32    772s] #start 16th optimization iteration ...
[09/09 16:09:32    772s] #   number of violations = 1
[09/09 16:09:32    772s] #
[09/09 16:09:32    772s] #    By Layer and Type :
[09/09 16:09:32    772s] #	          Short   Totals
[09/09 16:09:32    772s] #	M1            0        0
[09/09 16:09:32    772s] #	M2            1        1
[09/09 16:09:32    772s] #	Totals        1        1
[09/09 16:09:32    772s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1438.14 (MB), peak = 1507.62 (MB)
[09/09 16:09:32    772s] #Complete Detail Routing.
[09/09 16:09:32    772s] #Total number of nets with non-default rule or having extra spacing = 17
[09/09 16:09:32    772s] #Total wire length = 102325 um.
[09/09 16:09:32    772s] #Total half perimeter of net bounding box = 98240 um.
[09/09 16:09:32    772s] #Total wire length on LAYER M1 = 1349 um.
[09/09 16:09:32    772s] #Total wire length on LAYER M2 = 46252 um.
[09/09 16:09:32    772s] #Total wire length on LAYER M3 = 43713 um.
[09/09 16:09:32    772s] #Total wire length on LAYER M4 = 9616 um.
[09/09 16:09:32    772s] #Total wire length on LAYER M5 = 1396 um.
[09/09 16:09:32    772s] #Total wire length on LAYER M6 = 0 um.
[09/09 16:09:32    772s] #Total wire length on LAYER M7 = 0 um.
[09/09 16:09:32    772s] #Total wire length on LAYER M8 = 0 um.
[09/09 16:09:32    772s] #Total wire length on LAYER M9 = 0 um.
[09/09 16:09:32    772s] #Total wire length on LAYER M10 = 0 um.
[09/09 16:09:32    772s] #Total wire length on LAYER M11 = 0 um.
[09/09 16:09:32    772s] #Total number of vias = 59171
[09/09 16:09:32    772s] #Total number of multi-cut vias = 1 (  0.0%)
[09/09 16:09:32    772s] #Total number of single cut vias = 59170 (100.0%)
[09/09 16:09:32    772s] #Up-Via Summary (total 59171):
[09/09 16:09:32    772s] #                   single-cut          multi-cut      Total
[09/09 16:09:32    772s] #-----------------------------------------------------------
[09/09 16:09:32    772s] # M1             30231 (100.0%)         1 (  0.0%)      30232
[09/09 16:09:32    772s] # M2             26129 (100.0%)         0 (  0.0%)      26129
[09/09 16:09:32    772s] # M3              2692 (100.0%)         0 (  0.0%)       2692
[09/09 16:09:32    772s] # M4               118 (100.0%)         0 (  0.0%)        118
[09/09 16:09:32    772s] #-----------------------------------------------------------
[09/09 16:09:32    772s] #                59170 (100.0%)         1 (  0.0%)      59171 
[09/09 16:09:32    772s] #
[09/09 16:09:32    772s] #Total number of DRC violations = 1
[09/09 16:09:32    772s] #Total number of violations on LAYER M1 = 0
[09/09 16:09:32    772s] #Total number of violations on LAYER M2 = 1
[09/09 16:09:32    772s] #Total number of violations on LAYER M3 = 0
[09/09 16:09:32    772s] #Total number of violations on LAYER M4 = 0
[09/09 16:09:32    772s] #Total number of violations on LAYER M5 = 0
[09/09 16:09:32    772s] #Total number of violations on LAYER M6 = 0
[09/09 16:09:32    772s] #Total number of violations on LAYER M7 = 0
[09/09 16:09:32    772s] #Total number of violations on LAYER M8 = 0
[09/09 16:09:32    772s] #Total number of violations on LAYER M9 = 0
[09/09 16:09:32    772s] #Total number of violations on LAYER M10 = 0
[09/09 16:09:32    772s] #Total number of violations on LAYER M11 = 0
[09/09 16:09:32    772s] ### Time Record (Detail Routing) is uninstalled.
[09/09 16:09:32    772s] #Cpu time = 00:00:02
[09/09 16:09:32    772s] #Elapsed time = 00:00:02
[09/09 16:09:32    772s] #Increased memory = 7.62 (MB)
[09/09 16:09:32    772s] #Total memory = 1401.64 (MB)
[09/09 16:09:32    772s] #Peak memory = 1507.62 (MB)
[09/09 16:09:32    772s] ### Time Record (Antenna Fixing) is installed.
[09/09 16:09:32    772s] #
[09/09 16:09:32    772s] #start routing for process antenna violation fix ...
[09/09 16:09:32    772s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2660 ( 1.33000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[09/09 16:09:33    772s] #
[09/09 16:09:33    772s] #    By Layer and Type :
[09/09 16:09:33    772s] #	          Short   Totals
[09/09 16:09:33    772s] #	M1            0        0
[09/09 16:09:33    772s] #	M2            1        1
[09/09 16:09:33    772s] #	Totals        1        1
[09/09 16:09:33    772s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1438.14 (MB), peak = 1507.62 (MB)
[09/09 16:09:33    772s] #
[09/09 16:09:33    772s] #Total number of nets with non-default rule or having extra spacing = 17
[09/09 16:09:33    772s] #Total wire length = 102325 um.
[09/09 16:09:33    772s] #Total half perimeter of net bounding box = 98240 um.
[09/09 16:09:33    772s] #Total wire length on LAYER M1 = 1349 um.
[09/09 16:09:33    772s] #Total wire length on LAYER M2 = 46252 um.
[09/09 16:09:33    772s] #Total wire length on LAYER M3 = 43713 um.
[09/09 16:09:33    772s] #Total wire length on LAYER M4 = 9616 um.
[09/09 16:09:33    772s] #Total wire length on LAYER M5 = 1396 um.
[09/09 16:09:33    772s] #Total wire length on LAYER M6 = 0 um.
[09/09 16:09:33    772s] #Total wire length on LAYER M7 = 0 um.
[09/09 16:09:33    772s] #Total wire length on LAYER M8 = 0 um.
[09/09 16:09:33    772s] #Total wire length on LAYER M9 = 0 um.
[09/09 16:09:33    772s] #Total wire length on LAYER M10 = 0 um.
[09/09 16:09:33    772s] #Total wire length on LAYER M11 = 0 um.
[09/09 16:09:33    772s] #Total number of vias = 59171
[09/09 16:09:33    772s] #Total number of multi-cut vias = 1 (  0.0%)
[09/09 16:09:33    772s] #Total number of single cut vias = 59170 (100.0%)
[09/09 16:09:33    772s] #Up-Via Summary (total 59171):
[09/09 16:09:33    772s] #                   single-cut          multi-cut      Total
[09/09 16:09:33    772s] #-----------------------------------------------------------
[09/09 16:09:33    772s] # M1             30231 (100.0%)         1 (  0.0%)      30232
[09/09 16:09:33    772s] # M2             26129 (100.0%)         0 (  0.0%)      26129
[09/09 16:09:33    772s] # M3              2692 (100.0%)         0 (  0.0%)       2692
[09/09 16:09:33    772s] # M4               118 (100.0%)         0 (  0.0%)        118
[09/09 16:09:33    772s] #-----------------------------------------------------------
[09/09 16:09:33    772s] #                59170 (100.0%)         1 (  0.0%)      59171 
[09/09 16:09:33    772s] #
[09/09 16:09:33    772s] #Total number of DRC violations = 1
[09/09 16:09:33    772s] #Total number of process antenna violations = 0
[09/09 16:09:33    772s] #Total number of net violated process antenna rule = 0 ant fix stage
[09/09 16:09:33    772s] #Total number of violations on LAYER M1 = 0
[09/09 16:09:33    772s] #Total number of violations on LAYER M2 = 1
[09/09 16:09:33    772s] #Total number of violations on LAYER M3 = 0
[09/09 16:09:33    772s] #Total number of violations on LAYER M4 = 0
[09/09 16:09:33    772s] #Total number of violations on LAYER M5 = 0
[09/09 16:09:33    772s] #Total number of violations on LAYER M6 = 0
[09/09 16:09:33    772s] #Total number of violations on LAYER M7 = 0
[09/09 16:09:33    772s] #Total number of violations on LAYER M8 = 0
[09/09 16:09:33    772s] #Total number of violations on LAYER M9 = 0
[09/09 16:09:33    772s] #Total number of violations on LAYER M10 = 0
[09/09 16:09:33    772s] #Total number of violations on LAYER M11 = 0
[09/09 16:09:33    772s] #
[09/09 16:09:33    773s] #
[09/09 16:09:33    773s] #Total number of nets with non-default rule or having extra spacing = 17
[09/09 16:09:33    773s] #Total wire length = 102325 um.
[09/09 16:09:33    773s] #Total half perimeter of net bounding box = 98240 um.
[09/09 16:09:33    773s] #Total wire length on LAYER M1 = 1349 um.
[09/09 16:09:33    773s] #Total wire length on LAYER M2 = 46252 um.
[09/09 16:09:33    773s] #Total wire length on LAYER M3 = 43713 um.
[09/09 16:09:33    773s] #Total wire length on LAYER M4 = 9616 um.
[09/09 16:09:33    773s] #Total wire length on LAYER M5 = 1396 um.
[09/09 16:09:33    773s] #Total wire length on LAYER M6 = 0 um.
[09/09 16:09:33    773s] #Total wire length on LAYER M7 = 0 um.
[09/09 16:09:33    773s] #Total wire length on LAYER M8 = 0 um.
[09/09 16:09:33    773s] #Total wire length on LAYER M9 = 0 um.
[09/09 16:09:33    773s] #Total wire length on LAYER M10 = 0 um.
[09/09 16:09:33    773s] #Total wire length on LAYER M11 = 0 um.
[09/09 16:09:33    773s] #Total number of vias = 59171
[09/09 16:09:33    773s] #Total number of multi-cut vias = 1 (  0.0%)
[09/09 16:09:33    773s] #Total number of single cut vias = 59170 (100.0%)
[09/09 16:09:33    773s] #Up-Via Summary (total 59171):
[09/09 16:09:33    773s] #                   single-cut          multi-cut      Total
[09/09 16:09:33    773s] #-----------------------------------------------------------
[09/09 16:09:33    773s] # M1             30231 (100.0%)         1 (  0.0%)      30232
[09/09 16:09:33    773s] # M2             26129 (100.0%)         0 (  0.0%)      26129
[09/09 16:09:33    773s] # M3              2692 (100.0%)         0 (  0.0%)       2692
[09/09 16:09:33    773s] # M4               118 (100.0%)         0 (  0.0%)        118
[09/09 16:09:33    773s] #-----------------------------------------------------------
[09/09 16:09:33    773s] #                59170 (100.0%)         1 (  0.0%)      59171 
[09/09 16:09:33    773s] #
[09/09 16:09:33    773s] #Total number of DRC violations = 1
[09/09 16:09:33    773s] #Total number of process antenna violations = 0
[09/09 16:09:33    773s] #Total number of net violated process antenna rule = 0 ant fix stage
[09/09 16:09:33    773s] #Total number of violations on LAYER M1 = 0
[09/09 16:09:33    773s] #Total number of violations on LAYER M2 = 1
[09/09 16:09:33    773s] #Total number of violations on LAYER M3 = 0
[09/09 16:09:33    773s] #Total number of violations on LAYER M4 = 0
[09/09 16:09:33    773s] #Total number of violations on LAYER M5 = 0
[09/09 16:09:33    773s] #Total number of violations on LAYER M6 = 0
[09/09 16:09:33    773s] #Total number of violations on LAYER M7 = 0
[09/09 16:09:33    773s] #Total number of violations on LAYER M8 = 0
[09/09 16:09:33    773s] #Total number of violations on LAYER M9 = 0
[09/09 16:09:33    773s] #Total number of violations on LAYER M10 = 0
[09/09 16:09:33    773s] #Total number of violations on LAYER M11 = 0
[09/09 16:09:33    773s] #
[09/09 16:09:33    773s] ### Time Record (Antenna Fixing) is uninstalled.
[09/09 16:09:33    773s] #detailRoute Statistics:
[09/09 16:09:33    773s] #Cpu time = 00:00:03
[09/09 16:09:33    773s] #Elapsed time = 00:00:03
[09/09 16:09:33    773s] #Increased memory = 7.62 (MB)
[09/09 16:09:33    773s] #Total memory = 1401.64 (MB)
[09/09 16:09:33    773s] #Peak memory = 1507.62 (MB)
[09/09 16:09:33    773s] #Skip updating routing design signature in db-snapshot flow
[09/09 16:09:33    773s] ### global_detail_route design signature (152): route=1614240207 flt_obj=0 vio=367831641 shield_wire=1
[09/09 16:09:33    773s] ### Time Record (DB Export) is installed.
[09/09 16:09:33    773s] ### export design design signature (153): route=1614240207 flt_obj=0 vio=367831641 swire=282492057 shield_wire=1 net_attr=1853356454 dirty_area=0 del_dirty_area=0 cell=1621119143 placement=548232407 pin_access=295849102 inst_pattern=1 halo=1781902887
[09/09 16:09:33    773s] ### Time Record (DB Export) is uninstalled.
[09/09 16:09:33    773s] ### Time Record (Post Callback) is installed.
[09/09 16:09:33    773s] ### Time Record (Post Callback) is uninstalled.
[09/09 16:09:33    773s] #
[09/09 16:09:33    773s] #globalDetailRoute statistics:
[09/09 16:09:33    773s] #Cpu time = 00:00:04
[09/09 16:09:33    773s] #Elapsed time = 00:00:04
[09/09 16:09:33    773s] #Increased memory = -6.61 (MB)
[09/09 16:09:33    773s] #Total memory = 1388.27 (MB)
[09/09 16:09:33    773s] #Peak memory = 1507.62 (MB)
[09/09 16:09:33    773s] #Number of warnings = 5
[09/09 16:09:33    773s] #Total number of warnings = 63
[09/09 16:09:33    773s] #Number of fails = 0
[09/09 16:09:33    773s] #Total number of fails = 0
[09/09 16:09:33    773s] #Complete globalDetailRoute on Sat Sep  9 16:09:33 2023
[09/09 16:09:33    773s] #
[09/09 16:09:33    773s] ### import design signature (154): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=295849102 inst_pattern=1 halo=0
[09/09 16:09:33    773s] ### Time Record (globalDetailRoute) is uninstalled.
[09/09 16:09:33    773s] #% End globalDetailRoute (date=09/09 16:09:33, total cpu=0:00:04.4, real=0:00:04.0, peak res=1507.6M, current mem=1386.5M)
[09/09 16:09:33    773s] ### Time Record (ecoRoute) is uninstalled.
[09/09 16:09:33    773s] ### 
[09/09 16:09:33    773s] ###   Scalability Statistics
[09/09 16:09:33    773s] ### 
[09/09 16:09:33    773s] ### --------------------------------+----------------+----------------+----------------+
[09/09 16:09:33    773s] ###   ecoRoute                      |        cpu time|    elapsed time|     scalability|
[09/09 16:09:33    773s] ### --------------------------------+----------------+----------------+----------------+
[09/09 16:09:33    773s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[09/09 16:09:33    773s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[09/09 16:09:33    773s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[09/09 16:09:33    773s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[09/09 16:09:33    773s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[09/09 16:09:33    773s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[09/09 16:09:33    773s] ###   Data Preparation              |        00:00:01|        00:00:01|             1.0|
[09/09 16:09:33    773s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[09/09 16:09:33    773s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[09/09 16:09:33    773s] ###   Detail Routing                |        00:00:02|        00:00:02|             1.0|
[09/09 16:09:33    773s] ###   Antenna Fixing                |        00:00:01|        00:00:01|             1.0|
[09/09 16:09:33    773s] ###   Entire Command                |        00:00:04|        00:00:04|             1.0|
[09/09 16:09:33    773s] ### --------------------------------+----------------+----------------+----------------+
[09/09 16:09:33    773s] ### 
[09/09 16:09:52    776s] <CMD> verify_drc
[09/09 16:09:52    776s]  *** Starting Verify DRC (MEM: 1894.4) ***
[09/09 16:09:52    776s] 
[09/09 16:09:52    776s]   VERIFY DRC ...... Starting Verification
[09/09 16:09:52    776s]   VERIFY DRC ...... Initializing
[09/09 16:09:52    776s]   VERIFY DRC ...... Deleting Existing Violations
[09/09 16:09:52    776s]   VERIFY DRC ...... Creating Sub-Areas
[09/09 16:09:52    776s]   VERIFY DRC ...... Using new threading
[09/09 16:09:52    776s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 70.080 68.160} 1 of 9
[09/09 16:09:53    776s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[09/09 16:09:53    776s]   VERIFY DRC ...... Sub-Area: {70.080 0.000 140.160 68.160} 2 of 9
[09/09 16:09:53    777s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[09/09 16:09:53    777s]   VERIFY DRC ...... Sub-Area: {140.160 0.000 208.800 68.160} 3 of 9
[09/09 16:09:53    777s]   VERIFY DRC ...... Sub-Area : 3 complete 1 Viols.
[09/09 16:09:53    777s]   VERIFY DRC ...... Sub-Area: {0.000 68.160 70.080 136.320} 4 of 9
[09/09 16:09:53    777s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[09/09 16:09:53    777s]   VERIFY DRC ...... Sub-Area: {70.080 68.160 140.160 136.320} 5 of 9
[09/09 16:09:53    777s]   VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
[09/09 16:09:53    777s]   VERIFY DRC ...... Sub-Area: {140.160 68.160 208.800 136.320} 6 of 9
[09/09 16:09:53    777s]   VERIFY DRC ...... Sub-Area : 6 complete 0 Viols.
[09/09 16:09:53    777s]   VERIFY DRC ...... Sub-Area: {0.000 136.320 70.080 203.490} 7 of 9
[09/09 16:09:53    777s]   VERIFY DRC ...... Sub-Area : 7 complete 0 Viols.
[09/09 16:09:53    777s]   VERIFY DRC ...... Sub-Area: {70.080 136.320 140.160 203.490} 8 of 9
[09/09 16:09:54    777s]   VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.
[09/09 16:09:54    777s]   VERIFY DRC ...... Sub-Area: {140.160 136.320 208.800 203.490} 9 of 9
[09/09 16:09:54    778s]   VERIFY DRC ...... Sub-Area : 9 complete 0 Viols.
[09/09 16:09:54    778s] 
[09/09 16:09:54    778s]   Verification Complete : 1 Viols.
[09/09 16:09:54    778s] 
[09/09 16:09:54    778s]  Violation Summary By Layer and Type:
[09/09 16:09:54    778s] 
[09/09 16:09:54    778s] 	          Short   Totals
[09/09 16:09:54    778s] 	M2            1        1
[09/09 16:09:54    778s] 	Totals        1        1
[09/09 16:09:54    778s] 
[09/09 16:09:54    778s]  *** End Verify DRC (CPU: 0:00:01.3  ELAPSED TIME: 2.00  MEM: 0.0M) ***
[09/09 16:09:54    778s] 
[09/09 16:09:54    778s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[09/09 16:09:59    778s] <CMD> zoomBox 187.20150 68.58850 189.66850 69.74200
[09/09 16:10:00    779s] <CMD> zoomBox 200.975 32.78 202.04 34.03
[09/09 16:10:01    779s] <CMD> zoomBox 201.39300 33.52050 201.53650 33.40100
[09/09 16:10:02    779s] <CMD> zoomBox 201.19400 33.35500 201.68500 33.58450
[09/09 16:10:02    779s] <CMD> zoomBox 200.92000 33.28000 201.86150 33.72050
[09/09 16:10:03    779s] <CMD> zoomBox 200.46350 33.25950 201.99850 33.97750
[09/09 16:10:03    780s] <CMD> zoomBox 198.99350 33.18700 202.45600 34.80600
[09/09 16:10:04    780s] <CMD> zoomBox 195.83800 32.16200 203.64250 35.81150
[09/09 16:10:05    780s] <CMD> zoomBox 188.72550 29.85200 206.31700 38.07800
[09/09 16:10:06    780s] <CMD> zoomBox 194.57550 30.84850 203.75900 35.14300
[09/09 16:10:06    780s] <CMD> zoomBox 195.58950 31.07300 203.39600 34.72350
[09/09 16:10:07    780s] <CMD> zoomBox 197.99350 31.90500 202.78850 34.14700
[09/09 16:10:08    781s] <CMD> panPage 0 1
[09/09 16:10:08    781s] <CMD> zoomBox 199.76950 32.95900 202.27250 34.12950
[09/09 16:10:09    781s] <CMD> zoomBox 200.97950 33.22050 201.78250 33.59600
[09/09 16:10:09    781s] <CMD> zoomBox 201.28900 33.27800 201.64600 33.44500
[09/09 16:10:10    781s] <CMD> panPage 1 0
[09/09 16:10:10    781s] <CMD> zoomBox 201.28200 33.25050 201.86400 33.52250
[09/09 16:10:10    781s] <CMD> zoomBox 201.15800 33.19600 201.96350 33.57250
[09/09 16:10:11    781s] <CMD> zoomBox 200.98550 33.12100 202.10200 33.64300
[09/09 16:10:12    782s] <CMD> selectWire 201.4750 33.2800 201.5550 33.5300 2 n_2091
[09/09 16:10:12    782s] <CMD> setEditMode -status ROUTED -nets n_2091 -layer_vertical M2 -width_horizontal 0.080 -width_vertical 0.080 -shape None
[09/09 16:10:13    782s] <CMD> deleteSelectedFromFPlan
[09/09 16:10:14    782s] <CMD> selectMarker 201.4750 33.2800 201.5400 33.5300 2 1 6
[09/09 16:10:14    782s] <CMD> deleteSelectedFromFPlan
[09/09 16:10:14    782s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[09/09 16:10:15    782s] <CMD> selectVia 201.4750 33.2800 201.5550 33.4100 2 n_2091
[09/09 16:10:15    782s] <CMD> setEditMode -via_create_by Viacell -via_cell_name M2_M1_VV -nets n_2091 -status ROUTED
[09/09 16:10:15    782s] <CMD> deleteSelectedFromFPlan
[09/09 16:10:16    783s] <CMD> selectMarker 201.4750 33.2800 201.5400 33.5300 2 1 6
[09/09 16:10:16    783s] <CMD> deleteSelectedFromFPlan
[09/09 16:10:16    783s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[09/09 16:10:21    784s] <CMD> selectWire 201.4600 30.0750 201.5400 35.0950 2 CTS_1
[09/09 16:10:21    784s] <CMD> setEditMode -status FIXED -nets CTS_1 -layer_vertical M2 -width_horizontal 0.080 -width_vertical 0.080 -shape None -rule 2w2s
[09/09 16:10:21    784s] <CMD> zoomBox 200.50000 33.00600 202.64050 34.00700
[09/09 16:10:22    784s] <CMD> deleteSelectedFromFPlan
[09/09 16:10:25    785s] <CMD> ecoRoute
[09/09 16:10:25    785s] ### Time Record (ecoRoute) is installed.
[09/09 16:10:25    785s] **INFO: User settings:
[09/09 16:10:25    785s] setNanoRouteMode -droutePostRouteSpreadWire         1
[09/09 16:10:25    785s] setNanoRouteMode -droutePostRouteWidenWireRule      VLMDefaultSetup
[09/09 16:10:25    785s] setNanoRouteMode -drouteStartIteration              0
[09/09 16:10:25    785s] setNanoRouteMode -drouteUseMinSpacingForBlockage    auto
[09/09 16:10:25    785s] setNanoRouteMode -extractThirdPartyCompatible       false
[09/09 16:10:25    785s] setNanoRouteMode -routeStrictlyHonorNonDefaultRule  false
[09/09 16:10:25    785s] setNanoRouteMode -routeWithEco                      true
[09/09 16:10:25    785s] setNanoRouteMode -timingEngine                      {}
[09/09 16:10:25    785s] 
[09/09 16:10:25    785s] #% Begin globalDetailRoute (date=09/09 16:10:25, mem=1392.9M)
[09/09 16:10:25    785s] 
[09/09 16:10:25    785s] globalDetailRoute
[09/09 16:10:25    785s] 
[09/09 16:10:25    785s] ### Time Record (globalDetailRoute) is installed.
[09/09 16:10:25    785s] #Start globalDetailRoute on Sat Sep  9 16:10:25 2023
[09/09 16:10:25    785s] #
[09/09 16:10:25    785s] ### Time Record (Pre Callback) is installed.
[09/09 16:10:25    785s] ### Time Record (Pre Callback) is uninstalled.
[09/09 16:10:25    785s] ### Time Record (DB Import) is installed.
[09/09 16:10:25    785s] ### Time Record (Timing Data Generation) is installed.
[09/09 16:10:25    785s] ### Time Record (Timing Data Generation) is uninstalled.
[09/09 16:10:25    785s] ### Net info: total nets: 8585
[09/09 16:10:25    785s] ### Net info: dirty nets: 2
[09/09 16:10:25    785s] ### Net info: marked as disconnected nets: 0
[09/09 16:10:25    785s] #num needed restored net=0
[09/09 16:10:25    785s] #need_extraction net=0 (total=8585)
[09/09 16:10:25    785s] ### Net info: fully routed nets: 8494
[09/09 16:10:25    785s] ### Net info: trivial (< 2 pins) nets: 91
[09/09 16:10:25    785s] ### Net info: unrouted nets: 0
[09/09 16:10:25    785s] ### Net info: re-extraction nets: 0
[09/09 16:10:25    785s] ### Net info: ignored nets: 0
[09/09 16:10:25    785s] ### Net info: skip routing nets: 0
[09/09 16:10:25    785s] #WARNING (NRDB-976) The TRACK STEP 0.1900 for preferred direction tracks is smaller than the PITCH 0.2000 for LAYER M3. This will cause routability problems for NanoRoute.
[09/09 16:10:25    785s] #WARNING (NRDB-976) The TRACK STEP 0.1900 for preferred direction tracks is smaller than the PITCH 0.2000 for LAYER M5. This will cause routability problems for NanoRoute.
[09/09 16:10:25    785s] #WARNING (NRDB-976) The TRACK STEP 0.1900 for preferred direction tracks is smaller than the PITCH 0.2000 for LAYER M7. This will cause routability problems for NanoRoute.
[09/09 16:10:25    785s] #WARNING (NRDB-976) The TRACK STEP 0.1900 for preferred direction tracks is smaller than the PITCH 0.3300 for LAYER M9. This will cause routability problems for NanoRoute.
[09/09 16:10:25    785s] #WARNING (NRDB-976) The TRACK STEP 0.4750 for preferred direction tracks is smaller than the PITCH 0.4800 for LAYER M11. This will cause routability problems for NanoRoute.
[09/09 16:10:25    785s] #Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
[09/09 16:10:25    785s] ### import design signature (155): route=919845849 flt_obj=0 vio=468487016 swire=282492057 shield_wire=1 net_attr=1564557578 dirty_area=0 del_dirty_area=0 cell=1621119143 placement=548232407 pin_access=295849102 inst_pattern=1 halo=0
[09/09 16:10:25    785s] ### Time Record (DB Import) is uninstalled.
[09/09 16:10:25    785s] #NanoRoute Version 20.14-s095_1 NR210411-1939/20_14-UB
[09/09 16:10:25    785s] #RTESIG:78da95d23d6fc2301006e0cefd1527c340a5d2da8eedc46bd56efd12b4ac91490c420407
[09/09 16:10:25    785s] #       f963e0dfd7345225aa102ba3e5c7a77bef3c99ae5e1680287e206ceeb0e42581f7052598
[09/09 16:10:25    785s] #       11322732938f1497f1eafb09dd4ea61f9f5f9900a4826f018eadf365a59a66adaa3d8299
[09/09 16:10:25    785s] #       f37667b6f7109cb6e0b4f7f174d73de239781b34ccd66ddbf40b99127952d09cc14635ee
[09/09 16:10:25    785s] #       cfd427a30ebb0a6abd51a1f1ffb8384721c38d0b4601ad5edf9ebb0a4bedc331f122c7dd
[09/09 16:10:25    785s] #       8022f3da1a654fbd4e527ad96c8f895bc82e420f078a9c8de29c8fe3720ca759915a1861
[09/09 16:10:25    785s] #       45911e0267228df2f3a29c57a656b68ea3d7261caec90c90698d4e2891ec5e8a02d06f67
[09/09 16:10:25    785s] #       c35f8262922c46b18801aed6b9f90191c023fe
[09/09 16:10:25    785s] #
[09/09 16:10:25    785s] #Skip comparing routing design signature in db-snapshot flow
[09/09 16:10:25    785s] ### Time Record (Data Preparation) is installed.
[09/09 16:10:25    785s] #RTESIG:78da95d2cd4fc320140070cffe152f6c872dd914288572357af32b53776d58cbcc624717
[09/09 16:10:25    785s] #       3e0efbef65363199e98a3d127eeff13e984cd70f2b4014df10b67458e62581e715259811
[09/09 16:10:25    785s] #       b2243293b71497f1eae30e5d4fa62fafef1907a4826f010eadf365a59a66a3aa2f0433e7
[09/09 16:10:25    785s] #       edce7c2e20386dc169efe369de05e502bc0d1a669bb66dfa854c0991145430d8aac6fd9a
[09/09 16:10:25    785s] #       fa68d47e5741adb72a34fe0fe7a756c870e19c5140ebc7a7fb2ec39bf6e1908810b81b50
[09/09 16:10:25    785s] #       645e5ba3ecb1d7494acf8bed31710bd959d3c30d45ce46f13c1fc7e5184eb322b530c28a
[09/09 16:10:25    785s] #       223d849cf13412a74539af4cad6c1d47af4dd85f921920d31a9d503c59bd28e2aa7f2a1b
[09/09 16:10:25    785s] #       fe1244f2e25f9062927c95621e3bbd98e7ea1b6bf230b2
[09/09 16:10:25    785s] #
[09/09 16:10:25    785s] ### Time Record (Data Preparation) is uninstalled.
[09/09 16:10:25    785s] ### Time Record (Global Routing) is installed.
[09/09 16:10:25    785s] ### Time Record (Global Routing) is uninstalled.
[09/09 16:10:25    785s] #Total number of trivial nets (e.g. < 2 pins) = 91 (skipped).
[09/09 16:10:25    785s] #Total number of routable nets = 8494.
[09/09 16:10:25    785s] #Total number of nets in the design = 8585.
[09/09 16:10:25    785s] #2 routable nets do not have any wires.
[09/09 16:10:25    785s] #8492 routable nets have routed wires.
[09/09 16:10:25    785s] #2 nets will be global routed.
[09/09 16:10:25    785s] #1 global routed or unrouted (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
[09/09 16:10:25    785s] #16 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[09/09 16:10:25    785s] ### Time Record (Data Preparation) is installed.
[09/09 16:10:25    785s] #Start routing data preparation on Sat Sep  9 16:10:25 2023
[09/09 16:10:25    785s] #
[09/09 16:10:25    785s] #Minimum voltage of a net in the design = 0.000.
[09/09 16:10:25    785s] #Maximum voltage of a net in the design = 1.320.
[09/09 16:10:25    785s] #Voltage range [0.000 - 1.320] has 8583 nets.
[09/09 16:10:25    785s] #Voltage range [1.080 - 1.320] has 1 net.
[09/09 16:10:25    785s] #Voltage range [0.000 - 0.000] has 1 net.
[09/09 16:10:25    785s] ### Time Record (Cell Pin Access) is installed.
[09/09 16:10:25    785s] #Initial pin access analysis.
[09/09 16:10:25    785s] #Detail pin access analysis.
[09/09 16:10:25    785s] ### Time Record (Cell Pin Access) is uninstalled.
[09/09 16:10:25    785s] # M1           H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[09/09 16:10:25    785s] # M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[09/09 16:10:25    785s] # M3           H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[09/09 16:10:25    785s] # M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[09/09 16:10:25    785s] # M5           H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[09/09 16:10:25    785s] # M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[09/09 16:10:25    785s] # M7           H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[09/09 16:10:25    785s] # M8           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[09/09 16:10:25    785s] # M9           H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[09/09 16:10:25    785s] # M10          V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[09/09 16:10:25    785s] # M11          H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
[09/09 16:10:25    785s] #Monitoring time of adding inner blkg by smac
[09/09 16:10:25    785s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1388.73 (MB), peak = 1507.62 (MB)
[09/09 16:10:25    785s] #Regenerating Ggrids automatically.
[09/09 16:10:25    785s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.19000.
[09/09 16:10:25    785s] #Using automatically generated G-grids.
[09/09 16:10:26    785s] #Done routing data preparation.
[09/09 16:10:26    785s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1394.97 (MB), peak = 1507.62 (MB)
[09/09 16:10:26    785s] #
[09/09 16:10:26    785s] #Finished routing data preparation on Sat Sep  9 16:10:26 2023
[09/09 16:10:26    785s] #
[09/09 16:10:26    785s] #Cpu time = 00:00:01
[09/09 16:10:26    785s] #Elapsed time = 00:00:01
[09/09 16:10:26    785s] #Increased memory = 10.21 (MB)
[09/09 16:10:26    785s] #Total memory = 1394.97 (MB)
[09/09 16:10:26    785s] #Peak memory = 1507.62 (MB)
[09/09 16:10:26    785s] #
[09/09 16:10:26    785s] ### Time Record (Data Preparation) is uninstalled.
[09/09 16:10:26    785s] ### Time Record (Global Routing) is installed.
[09/09 16:10:26    785s] #
[09/09 16:10:26    785s] #Start global routing on Sat Sep  9 16:10:26 2023
[09/09 16:10:26    785s] #
[09/09 16:10:26    785s] #
[09/09 16:10:26    785s] #Start global routing initialization on Sat Sep  9 16:10:26 2023
[09/09 16:10:26    785s] #
[09/09 16:10:26    785s] #Number of eco nets is 2
[09/09 16:10:26    785s] #
[09/09 16:10:26    785s] #Start global routing data preparation on Sat Sep  9 16:10:26 2023
[09/09 16:10:26    785s] #
[09/09 16:10:26    785s] ### build_merged_routing_blockage_rect_list starts on Sat Sep  9 16:10:26 2023 with memory = 1395.77 (MB), peak = 1507.62 (MB)
[09/09 16:10:26    785s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[09/09 16:10:26    785s] #Start routing resource analysis on Sat Sep  9 16:10:26 2023
[09/09 16:10:26    785s] #
[09/09 16:10:26    785s] ### init_is_bin_blocked starts on Sat Sep  9 16:10:26 2023 with memory = 1395.77 (MB), peak = 1507.62 (MB)
[09/09 16:10:26    785s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[09/09 16:10:26    785s] ### PDHT_Row_Thread::compute_flow_cap starts on Sat Sep  9 16:10:26 2023 with memory = 1397.05 (MB), peak = 1507.62 (MB)
[09/09 16:10:26    785s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[09/09 16:10:26    785s] ### adjust_flow_cap starts on Sat Sep  9 16:10:26 2023 with memory = 1397.20 (MB), peak = 1507.62 (MB)
[09/09 16:10:26    785s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[09/09 16:10:26    785s] ### adjust_partial_route_blockage starts on Sat Sep  9 16:10:26 2023 with memory = 1397.20 (MB), peak = 1507.62 (MB)
[09/09 16:10:26    785s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[09/09 16:10:26    785s] ### set_via_blocked starts on Sat Sep  9 16:10:26 2023 with memory = 1397.20 (MB), peak = 1507.62 (MB)
[09/09 16:10:26    785s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[09/09 16:10:26    785s] ### copy_flow starts on Sat Sep  9 16:10:26 2023 with memory = 1397.20 (MB), peak = 1507.62 (MB)
[09/09 16:10:26    785s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[09/09 16:10:26    785s] #Routing resource analysis is done on Sat Sep  9 16:10:26 2023
[09/09 16:10:26    785s] #
[09/09 16:10:26    785s] ### report_flow_cap starts on Sat Sep  9 16:10:26 2023 with memory = 1397.20 (MB), peak = 1507.62 (MB)
[09/09 16:10:26    785s] #  Resource Analysis:
[09/09 16:10:26    785s] #
[09/09 16:10:26    785s] #               Routing  #Avail      #Track     #Total     %Gcell
[09/09 16:10:26    785s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[09/09 16:10:26    785s] #  --------------------------------------------------------------
[09/09 16:10:26    785s] #  M1             H        1071           0        5183    81.40%
[09/09 16:10:26    785s] #  M2             V        1044           0        5183     0.00%
[09/09 16:10:26    785s] #  M3             H        1071           0        5183     0.00%
[09/09 16:10:26    785s] #  M4             V        1044           0        5183     0.00%
[09/09 16:10:26    785s] #  M5             H        1071           0        5183     0.00%
[09/09 16:10:26    785s] #  M6             V        1044           0        5183     0.00%
[09/09 16:10:26    785s] #  M7             H         965         106        5183     5.48%
[09/09 16:10:26    785s] #  M8             V         946          98        5183     3.99%
[09/09 16:10:26    785s] #  M9             H        1071           0        5183     0.00%
[09/09 16:10:26    785s] #  M10            V         417           0        5183     0.00%
[09/09 16:10:26    785s] #  M11            H         428           0        5183     0.00%
[09/09 16:10:26    785s] #  --------------------------------------------------------------
[09/09 16:10:26    785s] #  Total                  10173       1.74%       57013     8.26%
[09/09 16:10:26    785s] #
[09/09 16:10:26    785s] #
[09/09 16:10:26    785s] #
[09/09 16:10:26    785s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[09/09 16:10:26    785s] ### analyze_m2_tracks starts on Sat Sep  9 16:10:26 2023 with memory = 1397.20 (MB), peak = 1507.62 (MB)
[09/09 16:10:26    785s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[09/09 16:10:26    785s] ### report_initial_resource starts on Sat Sep  9 16:10:26 2023 with memory = 1397.20 (MB), peak = 1507.62 (MB)
[09/09 16:10:26    785s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[09/09 16:10:26    785s] ### mark_pg_pins_accessibility starts on Sat Sep  9 16:10:26 2023 with memory = 1397.20 (MB), peak = 1507.62 (MB)
[09/09 16:10:26    785s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[09/09 16:10:26    785s] ### set_net_region starts on Sat Sep  9 16:10:26 2023 with memory = 1397.20 (MB), peak = 1507.62 (MB)
[09/09 16:10:26    785s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[09/09 16:10:26    785s] #
[09/09 16:10:26    785s] #Global routing data preparation is done on Sat Sep  9 16:10:26 2023
[09/09 16:10:26    785s] #
[09/09 16:10:26    785s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1397.20 (MB), peak = 1507.62 (MB)
[09/09 16:10:26    785s] #
[09/09 16:10:26    785s] ### prepare_level starts on Sat Sep  9 16:10:26 2023 with memory = 1397.20 (MB), peak = 1507.62 (MB)
[09/09 16:10:26    785s] ### init level 1 starts on Sat Sep  9 16:10:26 2023 with memory = 1397.20 (MB), peak = 1507.62 (MB)
[09/09 16:10:26    785s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[09/09 16:10:26    785s] ### Level 1 hgrid = 73 X 71
[09/09 16:10:26    785s] ### prepare_level_flow starts on Sat Sep  9 16:10:26 2023 with memory = 1397.20 (MB), peak = 1507.62 (MB)
[09/09 16:10:26    785s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[09/09 16:10:26    785s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[09/09 16:10:26    786s] #
[09/09 16:10:26    786s] #Global routing initialization is done on Sat Sep  9 16:10:26 2023
[09/09 16:10:26    786s] #
[09/09 16:10:26    786s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1397.20 (MB), peak = 1507.62 (MB)
[09/09 16:10:26    786s] #
[09/09 16:10:26    786s] #start global routing iteration 1...
[09/09 16:10:26    786s] ### init_flow_edge starts on Sat Sep  9 16:10:26 2023 with memory = 1397.20 (MB), peak = 1507.62 (MB)
[09/09 16:10:26    786s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[09/09 16:10:26    786s] ### routing at level 1 (topmost level) iter 0
[09/09 16:10:26    786s] ### measure_qor starts on Sat Sep  9 16:10:26 2023 with memory = 1400.63 (MB), peak = 1507.62 (MB)
[09/09 16:10:26    786s] ### measure_congestion starts on Sat Sep  9 16:10:26 2023 with memory = 1400.63 (MB), peak = 1507.62 (MB)
[09/09 16:10:26    786s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[09/09 16:10:26    786s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[09/09 16:10:26    786s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1400.60 (MB), peak = 1507.62 (MB)
[09/09 16:10:26    786s] #
[09/09 16:10:26    786s] #start global routing iteration 2...
[09/09 16:10:26    786s] ### routing at level 1 (topmost level) iter 1
[09/09 16:10:26    786s] ### measure_qor starts on Sat Sep  9 16:10:26 2023 with memory = 1400.60 (MB), peak = 1507.62 (MB)
[09/09 16:10:26    786s] ### measure_congestion starts on Sat Sep  9 16:10:26 2023 with memory = 1400.60 (MB), peak = 1507.62 (MB)
[09/09 16:10:26    786s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[09/09 16:10:26    786s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[09/09 16:10:26    786s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1400.60 (MB), peak = 1507.62 (MB)
[09/09 16:10:26    786s] #
[09/09 16:10:26    786s] ### route_end starts on Sat Sep  9 16:10:26 2023 with memory = 1400.60 (MB), peak = 1507.62 (MB)
[09/09 16:10:26    786s] #
[09/09 16:10:26    786s] #Total number of trivial nets (e.g. < 2 pins) = 91 (skipped).
[09/09 16:10:26    786s] #Total number of routable nets = 8494.
[09/09 16:10:26    786s] #Total number of nets in the design = 8585.
[09/09 16:10:26    786s] #
[09/09 16:10:26    786s] #8494 routable nets have routed wires.
[09/09 16:10:26    786s] #1 global routed or unrouted (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
[09/09 16:10:26    786s] #16 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[09/09 16:10:26    786s] #
[09/09 16:10:26    786s] #Routed net constraints summary:
[09/09 16:10:26    786s] #---------------------------------------------------------
[09/09 16:10:26    786s] #        Rules   Pref Layer   Avoid Detour   Unconstrained  
[09/09 16:10:26    786s] #---------------------------------------------------------
[09/09 16:10:26    786s] #      Default            0              0               1  
[09/09 16:10:26    786s] #         2w2s            1              1               0  
[09/09 16:10:26    786s] #---------------------------------------------------------
[09/09 16:10:26    786s] #        Total            1              1               1  
[09/09 16:10:26    786s] #---------------------------------------------------------
[09/09 16:10:26    786s] #
[09/09 16:10:26    786s] #Routing constraints summary of the whole design:
[09/09 16:10:26    786s] #---------------------------------------------------------
[09/09 16:10:26    786s] #        Rules   Pref Layer   Avoid Detour   Unconstrained  
[09/09 16:10:26    786s] #---------------------------------------------------------
[09/09 16:10:26    786s] #      Default            0              0            8477  
[09/09 16:10:26    786s] #         2w2s           17             17               0  
[09/09 16:10:26    786s] #---------------------------------------------------------
[09/09 16:10:26    786s] #        Total           17             17            8477  
[09/09 16:10:26    786s] #---------------------------------------------------------
[09/09 16:10:26    786s] #
[09/09 16:10:26    786s] ### cal_base_flow starts on Sat Sep  9 16:10:26 2023 with memory = 1400.60 (MB), peak = 1507.62 (MB)
[09/09 16:10:26    786s] ### init_flow_edge starts on Sat Sep  9 16:10:26 2023 with memory = 1400.60 (MB), peak = 1507.62 (MB)
[09/09 16:10:26    786s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[09/09 16:10:26    786s] ### cal_flow starts on Sat Sep  9 16:10:26 2023 with memory = 1400.66 (MB), peak = 1507.62 (MB)
[09/09 16:10:26    786s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[09/09 16:10:26    786s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[09/09 16:10:26    786s] ### report_overcon starts on Sat Sep  9 16:10:26 2023 with memory = 1400.66 (MB), peak = 1507.62 (MB)
[09/09 16:10:26    786s] #
[09/09 16:10:26    786s] #  Congestion Analysis: (blocked Gcells are excluded)
[09/09 16:10:26    786s] #
[09/09 16:10:26    786s] #                 OverCon          
[09/09 16:10:26    786s] #                  #Gcell    %Gcell
[09/09 16:10:26    786s] #     Layer           (1)   OverCon  Flow/Cap
[09/09 16:10:26    786s] #  ----------------------------------------------
[09/09 16:10:26    786s] #  M1            0(0.00%)   (0.00%)     0.80  
[09/09 16:10:26    786s] #  M2            0(0.00%)   (0.00%)     0.51  
[09/09 16:10:26    786s] #  M3            0(0.00%)   (0.00%)     0.38  
[09/09 16:10:26    786s] #  M4            0(0.00%)   (0.00%)     0.09  
[09/09 16:10:26    786s] #  M5            0(0.00%)   (0.00%)     0.01  
[09/09 16:10:26    786s] #  M6            0(0.00%)   (0.00%)     0.01  
[09/09 16:10:26    786s] #  M7            0(0.00%)   (0.00%)     0.00  
[09/09 16:10:26    786s] #  M8            0(0.00%)   (0.00%)     0.00  
[09/09 16:10:26    786s] #  M9            0(0.00%)   (0.00%)     0.00  
[09/09 16:10:26    786s] #  M10           0(0.00%)   (0.00%)     0.00  
[09/09 16:10:26    786s] #  M11           0(0.00%)   (0.00%)     0.00  
[09/09 16:10:26    786s] #  ----------------------------------------------
[09/09 16:10:26    786s] #     Total      0(0.00%)   (0.00%)
[09/09 16:10:26    786s] #
[09/09 16:10:26    786s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[09/09 16:10:26    786s] #  Overflow after GR: 0.00% H + 0.00% V
[09/09 16:10:26    786s] #
[09/09 16:10:26    786s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[09/09 16:10:26    786s] ### cal_base_flow starts on Sat Sep  9 16:10:26 2023 with memory = 1400.66 (MB), peak = 1507.62 (MB)
[09/09 16:10:26    786s] ### init_flow_edge starts on Sat Sep  9 16:10:26 2023 with memory = 1400.66 (MB), peak = 1507.62 (MB)
[09/09 16:10:26    786s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[09/09 16:10:26    786s] ### cal_flow starts on Sat Sep  9 16:10:26 2023 with memory = 1400.66 (MB), peak = 1507.62 (MB)
[09/09 16:10:26    786s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[09/09 16:10:26    786s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[09/09 16:10:26    786s] ### export_cong_map starts on Sat Sep  9 16:10:26 2023 with memory = 1400.66 (MB), peak = 1507.62 (MB)
[09/09 16:10:26    786s] ### PDZT_Export::export_cong_map starts on Sat Sep  9 16:10:26 2023 with memory = 1400.66 (MB), peak = 1507.62 (MB)
[09/09 16:10:26    786s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[09/09 16:10:26    786s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[09/09 16:10:26    786s] ### import_cong_map starts on Sat Sep  9 16:10:26 2023 with memory = 1400.66 (MB), peak = 1507.62 (MB)
[09/09 16:10:26    786s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[09/09 16:10:26    786s] ### update starts on Sat Sep  9 16:10:26 2023 with memory = 1400.66 (MB), peak = 1507.62 (MB)
[09/09 16:10:26    786s] #Complete Global Routing.
[09/09 16:10:26    786s] #Total number of nets with non-default rule or having extra spacing = 17
[09/09 16:10:26    786s] #Total wire length = 102336 um.
[09/09 16:10:26    786s] #Total half perimeter of net bounding box = 98240 um.
[09/09 16:10:26    786s] #Total wire length on LAYER M1 = 1349 um.
[09/09 16:10:26    786s] #Total wire length on LAYER M2 = 46247 um.
[09/09 16:10:26    786s] #Total wire length on LAYER M3 = 43729 um.
[09/09 16:10:26    786s] #Total wire length on LAYER M4 = 9616 um.
[09/09 16:10:26    786s] #Total wire length on LAYER M5 = 1396 um.
[09/09 16:10:26    786s] #Total wire length on LAYER M6 = 0 um.
[09/09 16:10:26    786s] #Total wire length on LAYER M7 = 0 um.
[09/09 16:10:26    786s] #Total wire length on LAYER M8 = 0 um.
[09/09 16:10:26    786s] #Total wire length on LAYER M9 = 0 um.
[09/09 16:10:26    786s] #Total wire length on LAYER M10 = 0 um.
[09/09 16:10:26    786s] #Total wire length on LAYER M11 = 0 um.
[09/09 16:10:26    786s] #Total number of vias = 59169
[09/09 16:10:26    786s] #Total number of multi-cut vias = 1 (  0.0%)
[09/09 16:10:26    786s] #Total number of single cut vias = 59168 (100.0%)
[09/09 16:10:26    786s] #Up-Via Summary (total 59169):
[09/09 16:10:26    786s] #                   single-cut          multi-cut      Total
[09/09 16:10:26    786s] #-----------------------------------------------------------
[09/09 16:10:26    786s] # M1             30230 (100.0%)         1 (  0.0%)      30231
[09/09 16:10:26    786s] # M2             26128 (100.0%)         0 (  0.0%)      26128
[09/09 16:10:26    786s] # M3              2692 (100.0%)         0 (  0.0%)       2692
[09/09 16:10:26    786s] # M4               118 (100.0%)         0 (  0.0%)        118
[09/09 16:10:26    786s] #-----------------------------------------------------------
[09/09 16:10:26    786s] #                59168 (100.0%)         1 (  0.0%)      59169 
[09/09 16:10:26    786s] #
[09/09 16:10:26    786s] #Total number of involved priority nets 1
[09/09 16:10:26    786s] #Maximum src to sink distance for priority net 74.4
[09/09 16:10:26    786s] #Average of max src_to_sink distance for priority net 74.4
[09/09 16:10:26    786s] #Average of ave src_to_sink distance for priority net 41.2
[09/09 16:10:26    786s] ### update cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[09/09 16:10:26    786s] ### report_overcon starts on Sat Sep  9 16:10:26 2023 with memory = 1401.09 (MB), peak = 1507.62 (MB)
[09/09 16:10:26    786s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[09/09 16:10:26    786s] ### report_overcon starts on Sat Sep  9 16:10:26 2023 with memory = 1401.09 (MB), peak = 1507.62 (MB)
[09/09 16:10:26    786s] #Max overcon = 0 track.
[09/09 16:10:26    786s] #Total overcon = 0.00%.
[09/09 16:10:26    786s] #Worst layer Gcell overcon rate = 0.00%.
[09/09 16:10:26    786s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[09/09 16:10:26    786s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[09/09 16:10:26    786s] ### global_route design signature (158): route=1277956349 net_attr=1537909201
[09/09 16:10:26    786s] #
[09/09 16:10:26    786s] #Global routing statistics:
[09/09 16:10:26    786s] #Cpu time = 00:00:00
[09/09 16:10:26    786s] #Elapsed time = 00:00:00
[09/09 16:10:26    786s] #Increased memory = 5.66 (MB)
[09/09 16:10:26    786s] #Total memory = 1400.63 (MB)
[09/09 16:10:26    786s] #Peak memory = 1507.62 (MB)
[09/09 16:10:26    786s] #
[09/09 16:10:26    786s] #Finished global routing on Sat Sep  9 16:10:26 2023
[09/09 16:10:26    786s] #
[09/09 16:10:26    786s] #
[09/09 16:10:26    786s] ### Time Record (Global Routing) is uninstalled.
[09/09 16:10:26    786s] ### Time Record (Data Preparation) is installed.
[09/09 16:10:26    786s] ### Time Record (Data Preparation) is uninstalled.
[09/09 16:10:26    786s] ### track-assign external-init starts on Sat Sep  9 16:10:26 2023 with memory = 1399.38 (MB), peak = 1507.62 (MB)
[09/09 16:10:26    786s] ### Time Record (Track Assignment) is installed.
[09/09 16:10:26    786s] ### Time Record (Track Assignment) is uninstalled.
[09/09 16:10:26    786s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[09/09 16:10:26    786s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1399.38 (MB), peak = 1507.62 (MB)
[09/09 16:10:26    786s] ### track-assign engine-init starts on Sat Sep  9 16:10:26 2023 with memory = 1399.38 (MB), peak = 1507.62 (MB)
[09/09 16:10:26    786s] ### Time Record (Track Assignment) is installed.
[09/09 16:10:26    786s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[09/09 16:10:26    786s] ### track-assign core-engine starts on Sat Sep  9 16:10:26 2023 with memory = 1399.38 (MB), peak = 1507.62 (MB)
[09/09 16:10:26    786s] #Start Track Assignment.
[09/09 16:10:26    786s] #Done with 1 horizontal wires in 3 hboxes and 0 vertical wires in 3 hboxes.
[09/09 16:10:26    786s] #Done with 0 horizontal wires in 3 hboxes and 0 vertical wires in 3 hboxes.
[09/09 16:10:26    786s] #Complete Track Assignment.
[09/09 16:10:26    786s] #Total number of nets with non-default rule or having extra spacing = 17
[09/09 16:10:26    786s] #Total wire length = 102342 um.
[09/09 16:10:26    786s] #Total half perimeter of net bounding box = 98240 um.
[09/09 16:10:26    786s] #Total wire length on LAYER M1 = 1349 um.
[09/09 16:10:26    786s] #Total wire length on LAYER M2 = 46247 um.
[09/09 16:10:26    786s] #Total wire length on LAYER M3 = 43735 um.
[09/09 16:10:26    786s] #Total wire length on LAYER M4 = 9616 um.
[09/09 16:10:26    786s] #Total wire length on LAYER M5 = 1396 um.
[09/09 16:10:26    786s] #Total wire length on LAYER M6 = 0 um.
[09/09 16:10:26    786s] #Total wire length on LAYER M7 = 0 um.
[09/09 16:10:26    786s] #Total wire length on LAYER M8 = 0 um.
[09/09 16:10:26    786s] #Total wire length on LAYER M9 = 0 um.
[09/09 16:10:26    786s] #Total wire length on LAYER M10 = 0 um.
[09/09 16:10:26    786s] #Total wire length on LAYER M11 = 0 um.
[09/09 16:10:26    786s] #Total number of vias = 59169
[09/09 16:10:26    786s] #Total number of multi-cut vias = 1 (  0.0%)
[09/09 16:10:26    786s] #Total number of single cut vias = 59168 (100.0%)
[09/09 16:10:26    786s] #Up-Via Summary (total 59169):
[09/09 16:10:26    786s] #                   single-cut          multi-cut      Total
[09/09 16:10:26    786s] #-----------------------------------------------------------
[09/09 16:10:26    786s] # M1             30230 (100.0%)         1 (  0.0%)      30231
[09/09 16:10:26    786s] # M2             26128 (100.0%)         0 (  0.0%)      26128
[09/09 16:10:26    786s] # M3              2692 (100.0%)         0 (  0.0%)       2692
[09/09 16:10:26    786s] # M4               118 (100.0%)         0 (  0.0%)        118
[09/09 16:10:26    786s] #-----------------------------------------------------------
[09/09 16:10:26    786s] #                59168 (100.0%)         1 (  0.0%)      59169 
[09/09 16:10:26    786s] #
[09/09 16:10:26    786s] ### track_assign design signature (161): route=1247775416
[09/09 16:10:26    786s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB
[09/09 16:10:26    786s] ### Time Record (Track Assignment) is uninstalled.
[09/09 16:10:26    786s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1405.08 (MB), peak = 1507.62 (MB)
[09/09 16:10:26    786s] #
[09/09 16:10:26    786s] #number of short segments in preferred routing layers
[09/09 16:10:26    786s] #	
[09/09 16:10:26    786s] #	
[09/09 16:10:26    786s] #
[09/09 16:10:26    786s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[09/09 16:10:26    786s] #Cpu time = 00:00:01
[09/09 16:10:26    786s] #Elapsed time = 00:00:01
[09/09 16:10:26    786s] #Increased memory = 20.59 (MB)
[09/09 16:10:26    786s] #Total memory = 1405.28 (MB)
[09/09 16:10:26    786s] #Peak memory = 1507.62 (MB)
[09/09 16:10:26    786s] ### Time Record (Detail Routing) is installed.
[09/09 16:10:26    786s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2660 ( 1.33000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[09/09 16:10:27    787s] #
[09/09 16:10:27    787s] #Start Detail Routing..
[09/09 16:10:27    787s] #start initial detail routing ...
[09/09 16:10:27    787s] ### Design has 0 dirty nets, 6 dirty-areas)
[09/09 16:10:27    787s] # ECO: 0.0% of the total area was rechecked for DRC, and 2.1% required routing.
[09/09 16:10:27    787s] #   number of violations = 1
[09/09 16:10:27    787s] #
[09/09 16:10:27    787s] #    By Layer and Type :
[09/09 16:10:27    787s] #	         MetSpc   Totals
[09/09 16:10:27    787s] #	M1            0        0
[09/09 16:10:27    787s] #	M2            0        0
[09/09 16:10:27    787s] #	M3            1        1
[09/09 16:10:27    787s] #	Totals        1        1
[09/09 16:10:27    787s] #0 out of 7644 instances (0.0%) need to be verified(marked ipoed), dirty area = 0.0%.
[09/09 16:10:27    787s] #0.0% of the total area is being checked for drcs
[09/09 16:10:27    787s] #0.0% of the total area was checked
[09/09 16:10:27    787s] #   number of violations = 1
[09/09 16:10:27    787s] #
[09/09 16:10:27    787s] #    By Layer and Type :
[09/09 16:10:27    787s] #	         MetSpc   Totals
[09/09 16:10:27    787s] #	M1            0        0
[09/09 16:10:27    787s] #	M2            0        0
[09/09 16:10:27    787s] #	M3            1        1
[09/09 16:10:27    787s] #	Totals        1        1
[09/09 16:10:27    787s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1445.78 (MB), peak = 1507.62 (MB)
[09/09 16:10:27    787s] #start 1st optimization iteration ...
[09/09 16:10:27    787s] #   number of violations = 0
[09/09 16:10:27    787s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1445.55 (MB), peak = 1507.62 (MB)
[09/09 16:10:27    787s] #Complete Detail Routing.
[09/09 16:10:27    787s] #Total number of nets with non-default rule or having extra spacing = 17
[09/09 16:10:27    787s] #Total wire length = 102339 um.
[09/09 16:10:27    787s] #Total half perimeter of net bounding box = 98240 um.
[09/09 16:10:27    787s] #Total wire length on LAYER M1 = 1349 um.
[09/09 16:10:27    787s] #Total wire length on LAYER M2 = 46247 um.
[09/09 16:10:27    787s] #Total wire length on LAYER M3 = 43732 um.
[09/09 16:10:27    787s] #Total wire length on LAYER M4 = 9616 um.
[09/09 16:10:27    787s] #Total wire length on LAYER M5 = 1396 um.
[09/09 16:10:27    787s] #Total wire length on LAYER M6 = 0 um.
[09/09 16:10:27    787s] #Total wire length on LAYER M7 = 0 um.
[09/09 16:10:27    787s] #Total wire length on LAYER M8 = 0 um.
[09/09 16:10:27    787s] #Total wire length on LAYER M9 = 0 um.
[09/09 16:10:27    787s] #Total wire length on LAYER M10 = 0 um.
[09/09 16:10:27    787s] #Total wire length on LAYER M11 = 0 um.
[09/09 16:10:27    787s] #Total number of vias = 59171
[09/09 16:10:27    787s] #Total number of multi-cut vias = 1 (  0.0%)
[09/09 16:10:27    787s] #Total number of single cut vias = 59170 (100.0%)
[09/09 16:10:27    787s] #Up-Via Summary (total 59171):
[09/09 16:10:27    787s] #                   single-cut          multi-cut      Total
[09/09 16:10:27    787s] #-----------------------------------------------------------
[09/09 16:10:27    787s] # M1             30231 (100.0%)         1 (  0.0%)      30232
[09/09 16:10:27    787s] # M2             26129 (100.0%)         0 (  0.0%)      26129
[09/09 16:10:27    787s] # M3              2692 (100.0%)         0 (  0.0%)       2692
[09/09 16:10:27    787s] # M4               118 (100.0%)         0 (  0.0%)        118
[09/09 16:10:27    787s] #-----------------------------------------------------------
[09/09 16:10:27    787s] #                59170 (100.0%)         1 (  0.0%)      59171 
[09/09 16:10:27    787s] #
[09/09 16:10:27    787s] #Total number of DRC violations = 0
[09/09 16:10:27    787s] ### Time Record (Detail Routing) is uninstalled.
[09/09 16:10:27    787s] #Cpu time = 00:00:01
[09/09 16:10:27    787s] #Elapsed time = 00:00:01
[09/09 16:10:27    787s] #Increased memory = 3.77 (MB)
[09/09 16:10:27    787s] #Total memory = 1409.05 (MB)
[09/09 16:10:27    787s] #Peak memory = 1507.62 (MB)
[09/09 16:10:27    787s] ### Time Record (Antenna Fixing) is installed.
[09/09 16:10:27    787s] #
[09/09 16:10:27    787s] #start routing for process antenna violation fix ...
[09/09 16:10:27    787s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2660 ( 1.33000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[09/09 16:10:28    788s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1445.55 (MB), peak = 1507.62 (MB)
[09/09 16:10:28    788s] #
[09/09 16:10:28    788s] #Total number of nets with non-default rule or having extra spacing = 17
[09/09 16:10:28    788s] #Total wire length = 102339 um.
[09/09 16:10:28    788s] #Total half perimeter of net bounding box = 98240 um.
[09/09 16:10:28    788s] #Total wire length on LAYER M1 = 1349 um.
[09/09 16:10:28    788s] #Total wire length on LAYER M2 = 46247 um.
[09/09 16:10:28    788s] #Total wire length on LAYER M3 = 43732 um.
[09/09 16:10:28    788s] #Total wire length on LAYER M4 = 9616 um.
[09/09 16:10:28    788s] #Total wire length on LAYER M5 = 1396 um.
[09/09 16:10:28    788s] #Total wire length on LAYER M6 = 0 um.
[09/09 16:10:28    788s] #Total wire length on LAYER M7 = 0 um.
[09/09 16:10:28    788s] #Total wire length on LAYER M8 = 0 um.
[09/09 16:10:28    788s] #Total wire length on LAYER M9 = 0 um.
[09/09 16:10:28    788s] #Total wire length on LAYER M10 = 0 um.
[09/09 16:10:28    788s] #Total wire length on LAYER M11 = 0 um.
[09/09 16:10:28    788s] #Total number of vias = 59171
[09/09 16:10:28    788s] #Total number of multi-cut vias = 1 (  0.0%)
[09/09 16:10:28    788s] #Total number of single cut vias = 59170 (100.0%)
[09/09 16:10:28    788s] #Up-Via Summary (total 59171):
[09/09 16:10:28    788s] #                   single-cut          multi-cut      Total
[09/09 16:10:28    788s] #-----------------------------------------------------------
[09/09 16:10:28    788s] # M1             30231 (100.0%)         1 (  0.0%)      30232
[09/09 16:10:28    788s] # M2             26129 (100.0%)         0 (  0.0%)      26129
[09/09 16:10:28    788s] # M3              2692 (100.0%)         0 (  0.0%)       2692
[09/09 16:10:28    788s] # M4               118 (100.0%)         0 (  0.0%)        118
[09/09 16:10:28    788s] #-----------------------------------------------------------
[09/09 16:10:28    788s] #                59170 (100.0%)         1 (  0.0%)      59171 
[09/09 16:10:28    788s] #
[09/09 16:10:28    788s] #Total number of DRC violations = 0
[09/09 16:10:28    788s] #Total number of process antenna violations = 0
[09/09 16:10:28    788s] #Total number of net violated process antenna rule = 0 ant fix stage
[09/09 16:10:28    788s] #
[09/09 16:10:28    788s] #
[09/09 16:10:28    788s] #Total number of nets with non-default rule or having extra spacing = 17
[09/09 16:10:28    788s] #Total wire length = 102339 um.
[09/09 16:10:28    788s] #Total half perimeter of net bounding box = 98240 um.
[09/09 16:10:28    788s] #Total wire length on LAYER M1 = 1349 um.
[09/09 16:10:28    788s] #Total wire length on LAYER M2 = 46247 um.
[09/09 16:10:28    788s] #Total wire length on LAYER M3 = 43732 um.
[09/09 16:10:28    788s] #Total wire length on LAYER M4 = 9616 um.
[09/09 16:10:28    788s] #Total wire length on LAYER M5 = 1396 um.
[09/09 16:10:28    788s] #Total wire length on LAYER M6 = 0 um.
[09/09 16:10:28    788s] #Total wire length on LAYER M7 = 0 um.
[09/09 16:10:28    788s] #Total wire length on LAYER M8 = 0 um.
[09/09 16:10:28    788s] #Total wire length on LAYER M9 = 0 um.
[09/09 16:10:28    788s] #Total wire length on LAYER M10 = 0 um.
[09/09 16:10:28    788s] #Total wire length on LAYER M11 = 0 um.
[09/09 16:10:28    788s] #Total number of vias = 59171
[09/09 16:10:28    788s] #Total number of multi-cut vias = 1 (  0.0%)
[09/09 16:10:28    788s] #Total number of single cut vias = 59170 (100.0%)
[09/09 16:10:28    788s] #Up-Via Summary (total 59171):
[09/09 16:10:28    788s] #                   single-cut          multi-cut      Total
[09/09 16:10:28    788s] #-----------------------------------------------------------
[09/09 16:10:28    788s] # M1             30231 (100.0%)         1 (  0.0%)      30232
[09/09 16:10:28    788s] # M2             26129 (100.0%)         0 (  0.0%)      26129
[09/09 16:10:28    788s] # M3              2692 (100.0%)         0 (  0.0%)       2692
[09/09 16:10:28    788s] # M4               118 (100.0%)         0 (  0.0%)        118
[09/09 16:10:28    788s] #-----------------------------------------------------------
[09/09 16:10:28    788s] #                59170 (100.0%)         1 (  0.0%)      59171 
[09/09 16:10:28    788s] #
[09/09 16:10:28    788s] #Total number of DRC violations = 0
[09/09 16:10:28    788s] #Total number of process antenna violations = 0
[09/09 16:10:28    788s] #Total number of net violated process antenna rule = 0 ant fix stage
[09/09 16:10:28    788s] #
[09/09 16:10:28    788s] ### Time Record (Antenna Fixing) is uninstalled.
[09/09 16:10:28    788s] #detailRoute Statistics:
[09/09 16:10:28    788s] #Cpu time = 00:00:02
[09/09 16:10:28    788s] #Elapsed time = 00:00:02
[09/09 16:10:28    788s] #Increased memory = 3.77 (MB)
[09/09 16:10:28    788s] #Total memory = 1409.05 (MB)
[09/09 16:10:28    788s] #Peak memory = 1507.62 (MB)
[09/09 16:10:28    788s] #Skip updating routing design signature in db-snapshot flow
[09/09 16:10:28    788s] ### global_detail_route design signature (172): route=1783788459 flt_obj=0 vio=1905142130 shield_wire=1
[09/09 16:10:28    788s] ### Time Record (DB Export) is installed.
[09/09 16:10:28    788s] ### export design design signature (173): route=1783788459 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1316233624 dirty_area=0 del_dirty_area=0 cell=1621119143 placement=548232407 pin_access=295849102 inst_pattern=1 halo=1781902887
[09/09 16:10:28    788s] ### Time Record (DB Export) is uninstalled.
[09/09 16:10:28    788s] ### Time Record (Post Callback) is installed.
[09/09 16:10:28    788s] ### Time Record (Post Callback) is uninstalled.
[09/09 16:10:28    788s] #
[09/09 16:10:28    788s] #globalDetailRoute statistics:
[09/09 16:10:28    788s] #Cpu time = 00:00:03
[09/09 16:10:28    788s] #Elapsed time = 00:00:03
[09/09 16:10:28    788s] #Increased memory = 3.46 (MB)
[09/09 16:10:28    788s] #Total memory = 1396.31 (MB)
[09/09 16:10:28    788s] #Peak memory = 1507.62 (MB)
[09/09 16:10:28    788s] #Number of warnings = 5
[09/09 16:10:28    788s] #Total number of warnings = 68
[09/09 16:10:28    788s] #Number of fails = 0
[09/09 16:10:28    788s] #Total number of fails = 0
[09/09 16:10:28    788s] #Complete globalDetailRoute on Sat Sep  9 16:10:28 2023
[09/09 16:10:28    788s] #
[09/09 16:10:28    788s] ### import design signature (174): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=295849102 inst_pattern=1 halo=0
[09/09 16:10:28    788s] ### Time Record (globalDetailRoute) is uninstalled.
[09/09 16:10:28    788s] #% End globalDetailRoute (date=09/09 16:10:28, total cpu=0:00:03.4, real=0:00:03.0, peak res=1395.1M, current mem=1395.1M)
[09/09 16:10:28    788s] ### Time Record (ecoRoute) is uninstalled.
[09/09 16:10:28    788s] ### 
[09/09 16:10:28    788s] ###   Scalability Statistics
[09/09 16:10:28    788s] ### 
[09/09 16:10:28    788s] ### --------------------------------+----------------+----------------+----------------+
[09/09 16:10:28    788s] ###   ecoRoute                      |        cpu time|    elapsed time|     scalability|
[09/09 16:10:28    788s] ### --------------------------------+----------------+----------------+----------------+
[09/09 16:10:28    788s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[09/09 16:10:28    788s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[09/09 16:10:28    788s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[09/09 16:10:28    788s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[09/09 16:10:28    788s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[09/09 16:10:28    788s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[09/09 16:10:28    788s] ###   Data Preparation              |        00:00:01|        00:00:01|             1.0|
[09/09 16:10:28    788s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[09/09 16:10:28    788s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[09/09 16:10:28    788s] ###   Detail Routing                |        00:00:01|        00:00:01|             1.0|
[09/09 16:10:28    788s] ###   Antenna Fixing                |        00:00:01|        00:00:01|             1.0|
[09/09 16:10:28    788s] ###   Entire Command                |        00:00:03|        00:00:03|             1.0|
[09/09 16:10:28    788s] ### --------------------------------+----------------+----------------+----------------+
[09/09 16:10:28    788s] ### 
[09/09 16:10:32    788s] <CMD> verify_drc
[09/09 16:10:32    788s]  *** Starting Verify DRC (MEM: 1899.8) ***
[09/09 16:10:32    788s] 
[09/09 16:10:32    788s]   VERIFY DRC ...... Starting Verification
[09/09 16:10:32    788s]   VERIFY DRC ...... Initializing
[09/09 16:10:32    788s]   VERIFY DRC ...... Deleting Existing Violations
[09/09 16:10:32    788s]   VERIFY DRC ...... Creating Sub-Areas
[09/09 16:10:32    788s]   VERIFY DRC ...... Using new threading
[09/09 16:10:32    788s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 70.080 68.160} 1 of 9
[09/09 16:10:32    789s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[09/09 16:10:32    789s]   VERIFY DRC ...... Sub-Area: {70.080 0.000 140.160 68.160} 2 of 9
[09/09 16:10:32    789s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[09/09 16:10:32    789s]   VERIFY DRC ...... Sub-Area: {140.160 0.000 208.800 68.160} 3 of 9
[09/09 16:10:32    789s]   VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
[09/09 16:10:32    789s]   VERIFY DRC ...... Sub-Area: {0.000 68.160 70.080 136.320} 4 of 9
[09/09 16:10:32    789s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[09/09 16:10:32    789s]   VERIFY DRC ...... Sub-Area: {70.080 68.160 140.160 136.320} 5 of 9
[09/09 16:10:32    789s]   VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
[09/09 16:10:32    789s]   VERIFY DRC ...... Sub-Area: {140.160 68.160 208.800 136.320} 6 of 9
[09/09 16:10:32    789s]   VERIFY DRC ...... Sub-Area : 6 complete 0 Viols.
[09/09 16:10:32    789s]   VERIFY DRC ...... Sub-Area: {0.000 136.320 70.080 203.490} 7 of 9
[09/09 16:10:33    789s]   VERIFY DRC ...... Sub-Area : 7 complete 0 Viols.
[09/09 16:10:33    789s]   VERIFY DRC ...... Sub-Area: {70.080 136.320 140.160 203.490} 8 of 9
[09/09 16:10:33    790s]   VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.
[09/09 16:10:33    790s]   VERIFY DRC ...... Sub-Area: {140.160 136.320 208.800 203.490} 9 of 9
[09/09 16:10:33    790s]   VERIFY DRC ...... Sub-Area : 9 complete 0 Viols.
[09/09 16:10:33    790s] 
[09/09 16:10:33    790s]   Verification Complete : 0 Viols.
[09/09 16:10:33    790s] 
[09/09 16:10:33    790s]  *** End Verify DRC (CPU: 0:00:01.3  ELAPSED TIME: 1.00  MEM: 0.0M) ***
[09/09 16:10:33    790s] 
[09/09 16:10:33    790s] <CMD> violationBrowser -all -no_display_false -displayByLayer
[09/09 16:10:39    791s] <CMD> zoomBox 200.22700 32.99050 202.74550 34.16800
[09/09 16:10:40    791s] <CMD> zoomBox 199.72650 32.83500 203.21250 34.46500
[09/09 16:10:54    794s] <CMD> report_timing
[09/09 16:10:54    794s] #################################################################################
[09/09 16:10:54    794s] # Design Stage: PostRoute
[09/09 16:10:54    794s] # Design Name: Cordic
[09/09 16:10:54    794s] # Design Mode: 90nm
[09/09 16:10:54    794s] # Analysis Mode: MMMC Non-OCV 
[09/09 16:10:54    794s] # Parasitics Mode: No SPEF/RCDB 
[09/09 16:10:54    794s] # Signoff Settings: SI Off 
[09/09 16:10:54    794s] #################################################################################
[09/09 16:10:54    794s] Extraction called for design 'Cordic' of instances=7644 and nets=8585 using extraction engine 'preRoute' .
[09/09 16:10:54    794s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[09/09 16:10:54    794s] Type 'man IMPEXT-3530' for more detail.
[09/09 16:10:54    794s] PreRoute RC Extraction called for design Cordic.
[09/09 16:10:54    794s] RC Extraction called in multi-corner(2) mode.
[09/09 16:10:54    794s] RCMode: PreRoute
[09/09 16:10:54    794s]       RC Corner Indexes            0       1   
[09/09 16:10:54    794s] Capacitance Scaling Factor   : 1.00000 1.00000 
[09/09 16:10:54    794s] Resistance Scaling Factor    : 1.00000 1.00000 
[09/09 16:10:54    794s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[09/09 16:10:54    794s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[09/09 16:10:54    794s] Shrink Factor                : 0.90000
[09/09 16:10:54    794s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[09/09 16:10:54    794s] Using capacitance table file ...
[09/09 16:10:54    794s] LayerId::1 widthSet size::4
[09/09 16:10:54    794s] LayerId::2 widthSet size::4
[09/09 16:10:54    794s] LayerId::3 widthSet size::5
[09/09 16:10:54    794s] LayerId::4 widthSet size::5
[09/09 16:10:54    794s] LayerId::5 widthSet size::5
[09/09 16:10:54    794s] LayerId::6 widthSet size::5
[09/09 16:10:54    794s] LayerId::7 widthSet size::5
[09/09 16:10:54    794s] LayerId::8 widthSet size::5
[09/09 16:10:54    794s] LayerId::9 widthSet size::5
[09/09 16:10:54    794s] LayerId::10 widthSet size::4
[09/09 16:10:54    794s] LayerId::11 widthSet size::3
[09/09 16:10:54    794s] Updating RC grid for preRoute extraction ...
[09/09 16:10:54    794s] eee: pegSigSF::1.070000
[09/09 16:10:54    794s] Initializing multi-corner capacitance tables ... 
[09/09 16:10:54    794s] Initializing multi-corner resistance tables ...
[09/09 16:10:54    794s] Creating RPSQ from WeeR and WRes ...
[09/09 16:10:54    794s] Creating RPSQ from WeeR and WRes ...
[09/09 16:10:55    794s] eee: l::1 avDens::0.118114 usedTrk::1541.390789 availTrk::13050.000000 sigTrk::1541.390789
[09/09 16:10:55    794s] eee: l::2 avDens::0.215275 usedTrk::2724.094707 availTrk::12654.000000 sigTrk::2724.094707
[09/09 16:10:55    794s] eee: l::3 avDens::0.194719 usedTrk::2576.127016 availTrk::13230.000000 sigTrk::2576.127016
[09/09 16:10:55    794s] eee: l::4 avDens::0.045779 usedTrk::563.633744 availTrk::12312.000000 sigTrk::563.633744
[09/09 16:10:55    794s] eee: l::5 avDens::0.020638 usedTrk::81.728158 availTrk::3960.000000 sigTrk::81.728158
[09/09 16:10:55    794s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/09 16:10:55    794s] eee: l::7 avDens::0.019826 usedTrk::107.057837 availTrk::5400.000000 sigTrk::107.057837
[09/09 16:10:55    794s] eee: l::8 avDens::0.017700 usedTrk::90.800000 availTrk::5130.000000 sigTrk::90.800000
[09/09 16:10:55    794s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/09 16:10:55    794s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/09 16:10:55    794s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/09 16:10:55    794s] **Info: Trial Route has Max Route Layer 15/11.
[09/09 16:10:55    794s] {RT WORST 0 11 11 {7 0} {10 0} 2}
[09/09 16:10:55    794s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.293762 ; uaWl: 1.000000 ; uaWlH: 0.092538 ; aWlH: 0.000000 ; Pmax: 0.807700 ; wcR: 0.772700 ; newSi: 0.083500 ; pMod: 83 ; 
[09/09 16:10:55    794s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 1897.824M)
[09/09 16:10:55    794s] Calculate delays in BcWc mode...
[09/09 16:10:55    794s] Topological Sorting (REAL = 0:00:00.0, MEM = 1899.8M, InitMEM = 1899.8M)
[09/09 16:10:55    794s] Start delay calculation (fullDC) (1 T). (MEM=1899.83)
[09/09 16:10:55    794s] End AAE Lib Interpolated Model. (MEM=1911.35 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 16:10:55    795s] Total number of fetched objects 8522
[09/09 16:10:55    795s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 16:10:55    795s] End delay calculation. (MEM=1951.04 CPU=0:00:00.6 REAL=0:00:00.0)
[09/09 16:10:55    795s] End delay calculation (fullDC). (MEM=1951.04 CPU=0:00:00.7 REAL=0:00:00.0)
[09/09 16:10:55    795s] *** CDM Built up (cpu=0:00:01.0  real=0:00:01.0  mem= 1951.0M) ***
[09/09 16:11:53    805s] <CMD> ecoChangeCell -inst {gen_pipe[5].Pipe_g7441} -upsize
[09/09 16:11:53    805s]    _____________________________________________________________
[09/09 16:11:53    805s]   /  Design State
[09/09 16:11:53    805s]  +--------------------------------------------------------------
[09/09 16:11:53    805s]  | unconnected nets:       88
[09/09 16:11:53    805s]  | signal nets: 
[09/09 16:11:53    805s]  |    routed nets:     8477 (100.0% routed)
[09/09 16:11:53    805s]  |     total nets:     8477
[09/09 16:11:53    805s]  | clock nets: 
[09/09 16:11:53    805s]  |    routed nets:       17 (100.0% routed)
[09/09 16:11:53    805s]  |     total nets:       17
[09/09 16:11:53    805s]  +--------------------------------------------------------------
[09/09 16:11:53    805s] #################################################################################
[09/09 16:11:53    805s] # Design Stage: PostRoute
[09/09 16:11:53    805s] # Design Name: Cordic
[09/09 16:11:53    805s] # Design Mode: 90nm
[09/09 16:11:53    805s] # Analysis Mode: MMMC Non-OCV 
[09/09 16:11:53    805s] # Parasitics Mode: No SPEF/RCDB 
[09/09 16:11:53    805s] # Signoff Settings: SI Off 
[09/09 16:11:53    805s] #################################################################################
[09/09 16:11:53    805s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1951.0M
[09/09 16:11:53    805s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1951.0M
[09/09 16:11:53    805s] z: 2, totalTracks: 1
[09/09 16:11:53    805s] z: 4, totalTracks: 1
[09/09 16:11:53    805s] z: 6, totalTracks: 1
[09/09 16:11:53    805s] z: 8, totalTracks: 1
[09/09 16:11:53    805s] #spOpts: mergeVia=F 
[09/09 16:11:53    805s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1951.0M
[09/09 16:11:53    805s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1951.0M
[09/09 16:11:53    805s] Core basic site is CoreSite
[09/09 16:11:53    805s] **Info: (IMPSP-307): Design contains fractional 3 cells.
[09/09 16:11:53    805s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1951.0M
[09/09 16:11:53    805s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.010, REAL:0.003, MEM:1983.0M
[09/09 16:11:53    805s] Fast DP-INIT is on for default
[09/09 16:11:53    805s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/09 16:11:53    805s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.020, REAL:0.016, MEM:1983.0M
[09/09 16:11:53    805s] OPERPROF:       Starting CMU at level 4, MEM:1983.0M
[09/09 16:11:53    805s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1983.0M
[09/09 16:11:53    805s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.019, MEM:1983.0M
[09/09 16:11:53    805s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1983.0MB).
[09/09 16:11:53    805s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.030, REAL:0.029, MEM:1983.0M
[09/09 16:11:53    805s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.040, REAL:0.029, MEM:1983.0M
[09/09 16:11:53    805s] TDRefine: refinePlace mode is spiral
[09/09 16:11:53    805s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.23166.5
[09/09 16:11:53    805s] OPERPROF: Starting RefinePlace at level 1, MEM:1983.0M
[09/09 16:11:53    805s] *** Starting refinePlace (0:13:26 mem=1983.0M) ***
[09/09 16:11:53    805s] Total net bbox length = 8.924e+04 (4.233e+04 4.690e+04) (ext = 6.427e+02)
[09/09 16:11:53    805s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[09/09 16:11:53    805s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1983.0M
[09/09 16:11:53    805s] Starting refinePlace ...
[09/09 16:11:53    805s] One DDP V2 for no tweak run.
[09/09 16:11:53    805s]   Spread Effort: high, standalone mode, useDDP on.
[09/09 16:11:53    805s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1983.0MB) @(0:13:26 - 0:13:26).
[09/09 16:11:53    805s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[09/09 16:11:53    805s] wireLenOptFixPriorityInst 844 inst fixed
[09/09 16:11:53    805s] 
[09/09 16:11:53    805s] Running Spiral with 1 thread in Normal Mode  fetchWidth=25 
[09/09 16:11:53    805s] Move report: legalization moves 2 insts, mean move: 0.50 um, max move: 0.80 um spiral
[09/09 16:11:53    805s] 	Max move on inst (gen_pipe[5].Pipe_g7480): (165.40, 13.68) --> (166.20, 13.68)
[09/09 16:11:53    805s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1983.0MB) @(0:13:26 - 0:13:26).
[09/09 16:11:53    805s] Move report: Detail placement moves 2 insts, mean move: 0.50 um, max move: 0.80 um 
[09/09 16:11:53    805s] 	Max move on inst (gen_pipe[5].Pipe_g7480): (165.40, 13.68) --> (166.20, 13.68)
[09/09 16:11:53    805s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1983.0MB
[09/09 16:11:53    805s] Statistics of distance of Instance movement in refine placement:
[09/09 16:11:53    805s]   maximum (X+Y) =         0.80 um
[09/09 16:11:53    805s]   inst (gen_pipe[5].Pipe_g7480) with max move: (165.4, 13.68) -> (166.2, 13.68)
[09/09 16:11:53    805s]   mean    (X+Y) =         0.50 um
[09/09 16:11:53    805s] Summary Report:
[09/09 16:11:53    805s] Instances move: 2 (out of 7628 movable)
[09/09 16:11:53    805s] Instances flipped: 0
[09/09 16:11:53    805s] Mean displacement: 0.50 um
[09/09 16:11:53    805s] Max displacement: 0.80 um (Instance: gen_pipe[5].Pipe_g7480) (165.4, 13.68) -> (166.2, 13.68)
[09/09 16:11:53    805s] 	Length: 8 sites, height: 1 rows, site name: CoreSite, cell type: MXI2X1
[09/09 16:11:53    805s] Total instances moved : 2
[09/09 16:11:53    805s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.070, REAL:0.071, MEM:1983.0M
[09/09 16:11:53    805s] Total net bbox length = 8.924e+04 (4.233e+04 4.690e+04) (ext = 6.427e+02)
[09/09 16:11:53    805s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1983.0MB
[09/09 16:11:53    805s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1983.0MB) @(0:13:26 - 0:13:26).
[09/09 16:11:53    805s] *** Finished refinePlace (0:13:26 mem=1983.0M) ***
[09/09 16:11:53    805s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.23166.5
[09/09 16:11:53    805s] OPERPROF: Finished RefinePlace at level 1, CPU:0.080, REAL:0.081, MEM:1983.0M
[09/09 16:11:53    805s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1983.0M
[09/09 16:11:53    805s] OPERPROF:   Starting spSiteCleanup(false) at level 2, MEM:1983.0M
[09/09 16:11:53    805s] OPERPROF:   Finished spSiteCleanup(false) at level 2, CPU:0.000, REAL:0.002, MEM:1983.0M
[09/09 16:11:53    805s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.013, MEM:1938.0M
[09/09 16:11:54    805s] Resize gen_pipe[5].Pipe_g7441 (OAI222X1) to OAI222X2.
[09/09 16:11:55    806s] <CMD> report_timing
[09/09 16:13:13    819s] <CMD> report_timing -nworst 50 > time.rpt
[09/09 16:58:28   1376s] <CMD_INTERNAL> violationBrowserClose
[09/09 17:22:34   1594s] <CMD> zoomBox 195.19200 31.13950 204.43650 35.46250
[09/09 17:22:35   1594s] <CMD> setDrawView ameba
[09/09 17:22:36   1594s] <CMD> setDrawView fplan
[09/09 17:22:36   1594s] <CMD> zoomBox 184.65150 26.94950 205.48850 36.69300
[09/09 17:22:37   1594s] <CMD> zoomBox 156.53350 15.33050 211.78350 41.16600
[09/09 17:22:38   1594s] <CMD> setDrawView fplan
[09/09 17:22:39   1594s] <CMD> setDrawView ameba
[09/09 17:22:39   1594s] <CMD> setDrawView place
[09/09 17:22:40   1594s] <CMD> zoomBox 103.65050 -8.99350 228.17100 49.23350
[09/09 17:22:40   1595s] <CMD> zoomBox 44.20700 -36.18150 246.96800 58.63150
[09/09 17:22:41   1595s] <CMD> zoomBox 3.24600 -62.79300 283.88400 68.43600
[09/09 17:22:42   1595s] <CMD> pan -1.46300 27.15850
[09/09 17:22:46   1596s] <CMD> setDrawView place
[09/09 17:22:46   1596s] <CMD> setDrawView place
[09/09 17:22:47   1596s] <CMD> setDrawView ameba
[09/09 17:22:47   1596s] <CMD> setDrawView ameba
[09/09 17:22:48   1596s] <CMD> zoomBox -415.36650 -126.16750 328.73900 221.78350
[09/09 17:22:48   1596s] <CMD> zoomBox -834.17350 -282.82850 377.47800 283.75150
[09/09 17:22:48   1596s] <CMD> zoomBox -314.09200 -88.33800 318.39750 207.42050
[09/09 17:22:49   1596s] <CMD> setDrawView fplan
[09/09 17:22:50   1597s] <CMD> setDrawView fplan
[09/09 17:22:50   1597s] <CMD> setDrawView ameba
[09/09 17:22:51   1597s] <CMD> setDrawView ameba
[09/09 17:22:51   1597s] <CMD> setDrawView place
[09/09 17:22:52   1597s] <CMD> zoomBox -49.58550 14.53850 280.57850 168.92650
[09/09 17:24:33   1606s] <CMD> zoomBox 64.72450 60.83200 267.48800 155.64600
[09/09 17:25:30   1611s] <CMD> zoomBox -32.46400 8.74000 355.96650 190.37400
[09/09 17:25:31   1611s] <CMD> panPage 0 1
[09/09 17:25:35   1612s] <CMD> zoomBox -63.39400 39.49650 393.58300 253.18350
[09/09 17:25:48   1613s] <CMD> setDrawView fplan
[09/09 17:25:49   1613s] <CMD> zoomBox -123.68100 17.09900 413.93900 268.49550
[09/09 17:25:49   1613s] <CMD> zoomBox -194.60700 -9.25100 437.88700 286.50950
[09/09 17:25:51   1613s] <CMD> setDrawView ameba
[09/09 17:25:53   1614s] <CMD> setDrawView place
