Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,29
design__inferred_latch__count,0
design__instance__count,8080
design__instance__area,59181.8
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,6
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,14
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.0004808815137948841
power__switching__total,0.0001712796074571088
power__leakage__total,6.28095904176007e-08
power__total,0.0006522239418700337
clock__skew__worst_hold__corner:nom_tt_025C_1v80,0.535629
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.535629
timing__hold__ws__corner:nom_tt_025C_1v80,0.339852
timing__setup__ws__corner:nom_tt_025C_1v80,1.847393
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0.0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.339852
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,1.847393
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,47
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,14
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,0.990964
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.990964
timing__hold__ws__corner:nom_ss_100C_1v60,0.898088
timing__setup__ws__corner:nom_ss_100C_1v60,-16.194893
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,-892.881165
timing__hold__wns__corner:nom_ss_100C_1v60,0.0
timing__setup__wns__corner:nom_ss_100C_1v60,-16.194893
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.898088
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,71
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,-16.194893
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,71
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,14
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,0.359405
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.359405
timing__hold__ws__corner:nom_ff_n40C_1v95,0.119093
timing__setup__ws__corner:nom_ff_n40C_1v95,9.098338
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0.0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.119093
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,9.098338
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,77
design__max_fanout_violation__count,14
design__max_cap_violation__count,0
clock__skew__worst_hold,0.990964
clock__skew__worst_setup,-1.013311
timing__hold__ws,0.115768
timing__setup__ws,-16.661699
timing__hold__tns,0.0
timing__setup__tns,-922.010254
timing__hold__wns,0.0
timing__setup__wns,-16.661699
timing__hold_vio__count,0
timing__hold_r2r__ws,0.115768
timing__hold_r2r_vio__count,0
timing__setup_vio__count,214
timing__setup_r2r__ws,-16.661699
timing__setup_r2r_vio__count,214
design__die__bbox,0.0 0.0 334.88 225.76
design__core__bbox,2.76 2.72 332.12 223.04
flow__warnings__count,1
flow__errors__count,0
design__io,45
design__die__area,75602.5
design__core__area,72564.6
design__instance__count__stdcell,8080
design__instance__area__stdcell,59181.8
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.815573
design__instance__utilization__stdcell,0.815573
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,140293
design__violations,0
design__instance__count__setup_buffer,46
design__instance__count__hold_buffer,70
antenna__violating__nets,3
antenna__violating__pins,4
route__antenna_violation__count,3
route__net,7062
route__net__special,2
route__drc_errors__iter:1,4352
route__wirelength__iter:1,156160
route__drc_errors__iter:2,2549
route__wirelength__iter:2,154287
route__drc_errors__iter:3,2548
route__wirelength__iter:3,154032
route__drc_errors__iter:4,507
route__wirelength__iter:4,153605
route__drc_errors__iter:5,11
route__wirelength__iter:5,153646
route__drc_errors__iter:6,0
route__wirelength__iter:6,153630
route__drc_errors,0
route__wirelength,153630
route__vias,48756
route__vias__singlecut,48756
route__vias__multicut,0
design__disconnected_pin__count,17
design__critical_disconnected_pin__count,0
route__wirelength__max,491.39
timing__unannotated_net__count__corner:nom_tt_025C_1v80,33
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,33
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,33
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,6
design__max_fanout_violation__count__corner:min_tt_025C_1v80,14
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,0.523303
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.523303
timing__hold__ws__corner:min_tt_025C_1v80,0.33508
timing__setup__ws__corner:min_tt_025C_1v80,2.096302
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0.0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.33508
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,2.096302
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,33
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,38
design__max_fanout_violation__count__corner:min_ss_100C_1v60,14
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,0.970287
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.970287
timing__hold__ws__corner:min_ss_100C_1v60,0.890627
timing__setup__ws__corner:min_ss_100C_1v60,-15.744268
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,-864.944519
timing__hold__wns__corner:min_ss_100C_1v60,0.0
timing__setup__wns__corner:min_ss_100C_1v60,-15.744268
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.890627
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,71
timing__setup_r2r__ws__corner:min_ss_100C_1v60,-15.744268
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,71
timing__unannotated_net__count__corner:min_ss_100C_1v60,33
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,14
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,0.350381
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.350381
timing__hold__ws__corner:min_ff_n40C_1v95,0.115768
timing__setup__ws__corner:min_ff_n40C_1v95,9.26771
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0.0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.115768
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,9.26771
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,33
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,6
design__max_fanout_violation__count__corner:max_tt_025C_1v80,14
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.55145
clock__skew__worst_setup__corner:max_tt_025C_1v80,-0.55145
timing__hold__ws__corner:max_tt_025C_1v80,0.344034
timing__setup__ws__corner:max_tt_025C_1v80,1.5808
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0.0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.344034
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,1.5808
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,33
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,77
design__max_fanout_violation__count__corner:max_ss_100C_1v60,14
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,-1.013311
clock__skew__worst_setup__corner:max_ss_100C_1v60,-1.013311
timing__hold__ws__corner:max_ss_100C_1v60,0.905981
timing__setup__ws__corner:max_ss_100C_1v60,-16.661699
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,-922.010254
timing__hold__wns__corner:max_ss_100C_1v60,0.0
timing__setup__wns__corner:max_ss_100C_1v60,-16.661699
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.905981
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,72
timing__setup_r2r__ws__corner:max_ss_100C_1v60,-16.661699
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,72
timing__unannotated_net__count__corner:max_ss_100C_1v60,33
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,14
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.371387
clock__skew__worst_setup__corner:max_ff_n40C_1v95,-0.371387
timing__hold__ws__corner:max_ff_n40C_1v95,0.122076
timing__setup__ws__corner:max_ff_n40C_1v95,8.91508
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0.0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.122076
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,8.91508
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,33
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,33
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79993
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.8
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.0000662644
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000654642
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.00000260671
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000654642
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.0000023899999999999999871391938299769464038035948760807514190673828125
ir__drop__worst,0.000066299999999999998799744826971647171376389451324939727783203125
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
