/* SPDX-License-Identifier: (GPL-2.0 OR BSD-3-Clause) */
/*
 * Copyright (c) 2020 MediaTek Inc.
 */
//Page TSO1_TEST_1
#define REG_0000_TSO1 (0x000)
	#define TSO1_REG_PRE_HEADER_1_CONFIG_0_0000_7_0 Fld(8, 0, AC_FULLB0)//[7:0]
	#define TSO1_REG_PRE_HEADER_1_CONFIG_0_0000_15_8 Fld(8, 8, AC_FULLB1)//[15:8]
#define REG_0004_TSO1 (0x004)
	#define TSO1_REG_PRE_HEADER_1_CONFIG_1_0004_7_0 Fld(8, 0, AC_FULLB0)//[7:0]
	#define TSO1_REG_PRE_HEADER_1_CONFIG_1_0004_15_8 Fld(8, 8, AC_FULLB1)//[15:8]
#define REG_0008_TSO1 (0x008)
	#define TSO1_REG_PRE_HEADER_1_CONFIG_2_0008 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_000C_TSO1 (0x00C)
	#define TSO1_REG_PRE_HEADER_1_CONFIG_3_000C Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_0010_TSO1 (0x010)
	#define TSO1_REG_PRE_HEADER_2_CONFIG_0_0010_7_0 Fld(8, 0, AC_FULLB0)//[7:0]
	#define TSO1_REG_PRE_HEADER_2_CONFIG_0_0010_15_8 Fld(8, 8, AC_FULLB1)//[15:8]
#define REG_0014_TSO1 (0x014)
	#define TSO1_REG_PRE_HEADER_2_CONFIG_1_0014_7_0 Fld(8, 0, AC_FULLB0)//[7:0]
	#define TSO1_REG_PRE_HEADER_2_CONFIG_1_0014_15_8 Fld(8, 8, AC_FULLB1)//[15:8]
#define REG_0018_TSO1 (0x018)
	#define TSO1_REG_PRE_HEADER_2_CONFIG_2_0018 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_001C_TSO1 (0x01C)
	#define TSO1_REG_PRE_HEADER_2_CONFIG_3_001C Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_0020_TSO1 (0x020)
	#define TSO1_REG_PRE_HEADER_3_CONFIG_0_0020_7_0 Fld(8, 0, AC_FULLB0)//[7:0]
	#define TSO1_REG_PRE_HEADER_3_CONFIG_0_0020_15_8 Fld(8, 8, AC_FULLB1)//[15:8]
#define REG_0024_TSO1 (0x024)
	#define TSO1_REG_PRE_HEADER_3_CONFIG_1_0024_7_0 Fld(8, 0, AC_FULLB0)//[7:0]
	#define TSO1_REG_PRE_HEADER_3_CONFIG_1_0024_15_8 Fld(8, 8, AC_FULLB1)//[15:8]
#define REG_0028_TSO1 (0x028)
	#define TSO1_REG_PRE_HEADER_3_CONFIG_2_0028 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_002C_TSO1 (0x02C)
	#define TSO1_REG_PRE_HEADER_3_CONFIG_3_002C Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_0030_TSO1 (0x030)
	#define TSO1_REG_PRE_HEADER_4_CONFIG_0_0030_7_0 Fld(8, 0, AC_FULLB0)//[7:0]
	#define TSO1_REG_PRE_HEADER_4_CONFIG_0_0030_15_8 Fld(8, 8, AC_FULLB1)//[15:8]
#define REG_0034_TSO1 (0x034)
	#define TSO1_REG_PRE_HEADER_4_CONFIG_1_0034_7_0 Fld(8, 0, AC_FULLB0)//[7:0]
	#define TSO1_REG_PRE_HEADER_4_CONFIG_1_0034_15_8 Fld(8, 8, AC_FULLB1)//[15:8]
#define REG_0038_TSO1 (0x038)
	#define TSO1_REG_PRE_HEADER_4_CONFIG_2_0038 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_003C_TSO1 (0x03C)
	#define TSO1_REG_PRE_HEADER_4_CONFIG_3_003C Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_0040_TSO1 (0x040)
	#define TSO1_REG_PRE_HEADER_5_CONFIG_0_0040_7_0 Fld(8, 0, AC_FULLB0)//[7:0]
	#define TSO1_REG_PRE_HEADER_5_CONFIG_0_0040_15_8 Fld(8, 8, AC_FULLB1)//[15:8]
#define REG_0044_TSO1 (0x044)
	#define TSO1_REG_PRE_HEADER_5_CONFIG_1_0044_7_0 Fld(8, 0, AC_FULLB0)//[7:0]
	#define TSO1_REG_PRE_HEADER_5_CONFIG_1_0044_15_8 Fld(8, 8, AC_FULLB1)//[15:8]
#define REG_0048_TSO1 (0x048)
	#define TSO1_REG_PRE_HEADER_5_CONFIG_2_0048 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_004C_TSO1 (0x04C)
	#define TSO1_REG_PRE_HEADER_5_CONFIG_3_004C Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_0050_TSO1 (0x050)
	#define TSO1_REG_PRE_HEADER_6_CONFIG_0_0050_7_0 Fld(8, 0, AC_FULLB0)//[7:0]
	#define TSO1_REG_PRE_HEADER_6_CONFIG_0_0050_15_8 Fld(8, 8, AC_FULLB1)//[15:8]
#define REG_0054_TSO1 (0x054)
	#define TSO1_REG_PRE_HEADER_6_CONFIG_1_0054_7_0 Fld(8, 0, AC_FULLB0)//[7:0]
	#define TSO1_REG_PRE_HEADER_6_CONFIG_1_0054_15_8 Fld(8, 8, AC_FULLB1)//[15:8]
#define REG_0058_TSO1 (0x058)
	#define TSO1_REG_PRE_HEADER_6_CONFIG_2_0058 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_005C_TSO1 (0x05C)
	#define TSO1_REG_PRE_HEADER_6_CONFIG_3_005C Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_0060_TSO1 (0x060)
	#define TSO1_REG_SVQ1_BASE_0_0060 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_0064_TSO1 (0x064)
	#define TSO1_REG_SVQ1_BASE_1_0064 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_0068_TSO1 (0x068)
	#define TSO1_REG_SVQ1_SIZE_200BYTE_0068 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_006C_TSO1 (0x06C)
	#define TSO1_REG_SVQ1_TX_CONFIG_006C_3_0 Fld(4, 0, AC_MSKB0)//[3:0]
	#define TSO1_REG_SVQ1_TX_CONFIG_006C_7_4 Fld(4, 4, AC_MSKB0)//[7:4]
	#define TSO1_REG_SVQ1_TX_CONFIG_006C_11_8 Fld(4, 8, AC_MSKB1)//[11:8]
	#define TSO1_REG_SVQ1_TX_CONFIG_006C_12 Fld(1, 12, AC_MSKB1)//[12:12]
	#define TSO1_REG_SVQ1_TX_CONFIG_006C_13 Fld(1, 13, AC_MSKB1)//[13:13]
	#define TSO1_REG_SVQ1_TX_CONFIG_006C_14 Fld(1, 14, AC_MSKB1)//[14:14]
	#define TSO1_REG_SVQ1_TX_CONFIG_006C_15 Fld(1, 15, AC_MSKB1)//[15:15]
#define REG_0070_TSO1 (0x070)
	#define TSO1_REG_SVQ2_BASE_0_0070 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_0074_TSO1 (0x074)
	#define TSO1_REG_SVQ2_BASE_1_0074 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_0078_TSO1 (0x078)
	#define TSO1_REG_SVQ2_SIZE_200BYTE_0078 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_007C_TSO1 (0x07C)
	#define TSO1_REG_SVQ2_TX_CONFIG_007C_3_0 Fld(4, 0, AC_MSKB0)//[3:0]
	#define TSO1_REG_SVQ2_TX_CONFIG_007C_7_4 Fld(4, 4, AC_MSKB0)//[7:4]
	#define TSO1_REG_SVQ2_TX_CONFIG_007C_11_8 Fld(4, 8, AC_MSKB1)//[11:8]
	#define TSO1_REG_SVQ2_TX_CONFIG_007C_12 Fld(1, 12, AC_MSKB1)//[12:12]
	#define TSO1_REG_SVQ2_TX_CONFIG_007C_13 Fld(1, 13, AC_MSKB1)//[13:13]
	#define TSO1_REG_SVQ2_TX_CONFIG_007C_14 Fld(1, 14, AC_MSKB1)//[14:14]
	#define TSO1_REG_SVQ2_TX_CONFIG_007C_15 Fld(1, 15, AC_MSKB1)//[15:15]
#define REG_0080_TSO1 (0x080)
	#define TSO1_REG_SVQ3_BASE_0_0080 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_0084_TSO1 (0x084)
	#define TSO1_REG_SVQ3_BASE_1_0084 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_0088_TSO1 (0x088)
	#define TSO1_REG_SVQ3_SIZE_200BYTE_0088 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_008C_TSO1 (0x08C)
	#define TSO1_REG_SVQ3_TX_CONFIG_008C_3_0 Fld(4, 0, AC_MSKB0)//[3:0]
	#define TSO1_REG_SVQ3_TX_CONFIG_008C_7_4 Fld(4, 4, AC_MSKB0)//[7:4]
	#define TSO1_REG_SVQ3_TX_CONFIG_008C_11_8 Fld(4, 8, AC_MSKB1)//[11:8]
	#define TSO1_REG_SVQ3_TX_CONFIG_008C_12 Fld(1, 12, AC_MSKB1)//[12:12]
	#define TSO1_REG_SVQ3_TX_CONFIG_008C_13 Fld(1, 13, AC_MSKB1)//[13:13]
	#define TSO1_REG_SVQ3_TX_CONFIG_008C_14 Fld(1, 14, AC_MSKB1)//[14:14]
	#define TSO1_REG_SVQ3_TX_CONFIG_008C_15 Fld(1, 15, AC_MSKB1)//[15:15]
#define REG_0090_TSO1 (0x090)
	#define TSO1_REG_SVQ4_BASE_0_0090 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_0094_TSO1 (0x094)
	#define TSO1_REG_SVQ4_BASE_1_0094 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_0098_TSO1 (0x098)
	#define TSO1_REG_SVQ4_SIZE_200BYTE_0098 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_009C_TSO1 (0x09C)
	#define TSO1_REG_SVQ4_TX_CONFIG_009C_3_0 Fld(4, 0, AC_MSKB0)//[3:0]
	#define TSO1_REG_SVQ4_TX_CONFIG_009C_7_4 Fld(4, 4, AC_MSKB0)//[7:4]
	#define TSO1_REG_SVQ4_TX_CONFIG_009C_11_8 Fld(4, 8, AC_MSKB1)//[11:8]
	#define TSO1_REG_SVQ4_TX_CONFIG_009C_12 Fld(1, 12, AC_MSKB1)//[12:12]
	#define TSO1_REG_SVQ4_TX_CONFIG_009C_13 Fld(1, 13, AC_MSKB1)//[13:13]
	#define TSO1_REG_SVQ4_TX_CONFIG_009C_14 Fld(1, 14, AC_MSKB1)//[14:14]
	#define TSO1_REG_SVQ4_TX_CONFIG_009C_15 Fld(1, 15, AC_MSKB1)//[15:15]
#define REG_00A0_TSO1 (0x0A0)
	#define TSO1_REG_SVQ5_BASE_0_00A0 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_00A4_TSO1 (0x0A4)
	#define TSO1_REG_SVQ5_BASE_1_00A4 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_00A8_TSO1 (0x0A8)
	#define TSO1_REG_SVQ5_SIZE_200BYTE_00A8 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_00AC_TSO1 (0x0AC)
	#define TSO1_REG_SVQ5_TX_CONFIG_00AC_3_0 Fld(4, 0, AC_MSKB0)//[3:0]
	#define TSO1_REG_SVQ5_TX_CONFIG_00AC_7_4 Fld(4, 4, AC_MSKB0)//[7:4]
	#define TSO1_REG_SVQ5_TX_CONFIG_00AC_11_8 Fld(4, 8, AC_MSKB1)//[11:8]
	#define TSO1_REG_SVQ5_TX_CONFIG_00AC_12 Fld(1, 12, AC_MSKB1)//[12:12]
	#define TSO1_REG_SVQ5_TX_CONFIG_00AC_13 Fld(1, 13, AC_MSKB1)//[13:13]
	#define TSO1_REG_SVQ5_TX_CONFIG_00AC_14 Fld(1, 14, AC_MSKB1)//[14:14]
	#define TSO1_REG_SVQ5_TX_CONFIG_00AC_15 Fld(1, 15, AC_MSKB1)//[15:15]
#define REG_00B0_TSO1 (0x0B0)
	#define TSO1_REG_SVQ6_BASE_0_00B0 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_00B4_TSO1 (0x0B4)
	#define TSO1_REG_SVQ6_BASE_1_00B4 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_00B8_TSO1 (0x0B8)
	#define TSO1_REG_SVQ6_SIZE_200BYTE_00B8 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_00BC_TSO1 (0x0BC)
	#define TSO1_REG_SVQ6_TX_CONFIG_00BC_3_0 Fld(4, 0, AC_MSKB0)//[3:0]
	#define TSO1_REG_SVQ6_TX_CONFIG_00BC_7_4 Fld(4, 4, AC_MSKB0)//[7:4]
	#define TSO1_REG_SVQ6_TX_CONFIG_00BC_11_8 Fld(4, 8, AC_MSKB1)//[11:8]
	#define TSO1_REG_SVQ6_TX_CONFIG_00BC_12 Fld(1, 12, AC_MSKB1)//[12:12]
	#define TSO1_REG_SVQ6_TX_CONFIG_00BC_13 Fld(1, 13, AC_MSKB1)//[13:13]
	#define TSO1_REG_SVQ6_TX_CONFIG_00BC_14 Fld(1, 14, AC_MSKB1)//[14:14]
	#define TSO1_REG_SVQ6_TX_CONFIG_00BC_15 Fld(1, 15, AC_MSKB1)//[15:15]
#define REG_00C0_TSO1 (0x0C0)
	#define TSO1_REG_SVQ_RX_CONFIG_00C0_1_0 Fld(2, 0, AC_MSKB0)//[1:0]
	#define TSO1_REG_SVQ_RX_CONFIG_00C0_4_2 Fld(3, 2, AC_MSKB0)//[4:2]
	#define TSO1_REG_SVQ_RX_CONFIG_00C0_6_5 Fld(2, 5, AC_MSKB0)//[6:5]
	#define TSO1_REG_SVQ_RX_CONFIG_00C0_7 Fld(1, 7, AC_MSKB0)//[7:7]
	#define TSO1_REG_SVQ_RX_CONFIG_00C0_8 Fld(1, 8, AC_MSKB1)//[8:8]
	#define TSO1_REG_SVQ_RX_CONFIG_00C0_9 Fld(1, 9, AC_MSKB1)//[9:9]
	#define TSO1_REG_SVQ_RX_CONFIG_00C0_14_10 Fld(5, 10, AC_MSKB1)//[14:10]
	#define TSO1_REG_SVQ_RX_CONFIG_00C0_15 Fld(1, 15, AC_MSKB1)//[15:15]
#define REG_00C4_TSO1 (0x0C4)
	#define TSO1_REG_SVQ_RX1_PRIORITY_00C4 Fld(6, 0, AC_MSKB0)//[5:0]
	#define TSO1_REG_SVQ_RX2_PRIORITY_00C4 Fld(6, 8, AC_MSKB1)//[13:8]
#define REG_00C8_TSO1 (0x0C8)
	#define TSO1_REG_SVQ_RX3_PRIORITY_00C8 Fld(6, 0, AC_MSKB0)//[5:0]
	#define TSO1_REG_SVQ_RX4_PRIORITY_00C8 Fld(6, 8, AC_MSKB1)//[13:8]
#define REG_00CC_TSO1 (0x0CC)
	#define TSO1_REG_SVQ_RX5_PRIORITY_00CC Fld(6, 0, AC_MSKB0)//[5:0]
	#define TSO1_REG_SVQ_RX6_PRIORITY_00CC Fld(6, 8, AC_MSKB1)//[13:8]
#define REG_00D0_TSO1 (0x0D0)
	#define TSO1_REG_SVQ_STATUS_0_00D0_3_0 Fld(4, 0, AC_MSKB0)//[3:0]
	#define TSO1_REG_SVQ_STATUS_0_00D0_7_4 Fld(4, 4, AC_MSKB0)//[7:4]
	#define TSO1_REG_SVQ_STATUS_0_00D0_11_8 Fld(4, 8, AC_MSKB1)//[11:8]
	#define TSO1_REG_SVQ_STATUS_0_00D0_15_12 Fld(4, 12, AC_MSKB1)//[15:12]
#define REG_00D4_TSO1 (0x0D4)
	#define TSO1_REG_SVQ_STATUS_1_00D4_19_16 Fld(4, 16, AC_MSKB2)//[19:16]
	#define TSO1_REG_SVQ_STATUS_1_00D4_23_20 Fld(4, 20, AC_MSKB2)//[23:20]
	#define TSO1_REG_SVQ_STATUS_1_00D4_29_24 Fld(6, 24, AC_MSKB3)//[29:24]
	#define TSO1_REG_SVQ_STATUS_1_00D4_31_30 Fld(2, 30, AC_MSKB3)//[31:30]
#define REG_00D8_TSO1 (0x0D8)
	#define TSO1_REG_SVQ_STATUS_2_0_00D8_3_0 Fld(4, 0, AC_MSKB0)//[3:0]
	#define TSO1_REG_SVQ_STATUS_2_0_00D8_7_4 Fld(4, 4, AC_MSKB0)//[7:4]
	#define TSO1_REG_SVQ_STATUS_2_0_00D8_11_8 Fld(4, 8, AC_MSKB1)//[11:8]
	#define TSO1_REG_SVQ_STATUS_2_0_00D8_15_12 Fld(4, 12, AC_MSKB1)//[15:12]
#define REG_00DC_TSO1 (0x0DC)
	#define TSO1_REG_SVQ_STATUS_2_1_00DC_19_16 Fld(4, 16, AC_MSKB2)//[19:16]
	#define TSO1_REG_SVQ_STATUS_2_1_00DC_23_20 Fld(4, 20, AC_MSKB2)//[23:20]
	#define TSO1_REG_SVQ_STATUS_2_1_00DC_31_24 Fld(8, 24, AC_FULLB3)//[31:24]
#define REG_00E0_TSO1 (0x0E0)
	#define TSO1_REG_DELTA_0_00E0 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_00E4_TSO1 (0x0E4)
	#define TSO1_REG_DELTA_1_00E4 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_00E8_TSO1 (0x0E8)
	#define TSO1_REG_DELTA_CONFIG_00E8_2_0 Fld(3, 0, AC_MSKB0)//[2:0]
	#define TSO1_REG_DELTA_CONFIG_00E8_3 Fld(1, 3, AC_MSKB0)//[3:3]
	#define TSO1_REG_DELTA_CONFIG_00E8_RESERVED_4 Fld(1, 4, AC_MSKB0)//[4:4]
	#define TSO1_REG_DELTA_CONFIG_00E8_RESERVED_5 Fld(1, 5, AC_MSKB0)//[5:5]
	#define TSO1_REG_DELTA_CONFIG_00E8_RESERVED_6 Fld(1, 6, AC_MSKB0)//[6:6]
	#define TSO1_REG_DELTA_CONFIG_00E8_RESERVED_7 Fld(1, 7, AC_MSKB0)//[7:7]
	#define TSO1_REG_MAX_ID_00E8 Fld(3, 8, AC_MSKB1)//[10:8]
#define REG_0100_TSO1 (0x100)
	#define TSO1_REG_DONGLE_PROTOCOL_ID_1_0100 Fld(8, 0, AC_FULLB0)//[7:0]
	#define TSO1_REG_DONGLE_RFU0_1_0100 Fld(8, 8, AC_FULLB1)//[15:8]
#define REG_0104_TSO1 (0x104)
	#define TSO1_REG_DONGLE_RFU1_1_0104 Fld(8, 0, AC_FULLB0)//[7:0]
	#define TSO1_REG_DONGLE_SID_1_0104 Fld(8, 8, AC_FULLB1)//[15:8]
#define REG_0108_TSO1 (0x108)
	#define TSO1_REG_DONGLE_PROTOCOL_ID_2_0108 Fld(8, 0, AC_FULLB0)//[7:0]
	#define TSO1_REG_DONGLE_RFU0_2_0108 Fld(8, 8, AC_FULLB1)//[15:8]
#define REG_010C_TSO1 (0x10C)
	#define TSO1_REG_DONGLE_RFU1_2_010C Fld(8, 0, AC_FULLB0)//[7:0]
	#define TSO1_REG_DONGLE_SID_2_010C Fld(8, 8, AC_FULLB1)//[15:8]
#define REG_0110_TSO1 (0x110)
	#define TSO1_REG_DONGLE_PROTOCOL_ID_3_0110 Fld(8, 0, AC_FULLB0)//[7:0]
	#define TSO1_REG_DONGLE_RFU0_3_0110 Fld(8, 8, AC_FULLB1)//[15:8]
#define REG_0114_TSO1 (0x114)
	#define TSO1_REG_DONGLE_RFU1_3_0114 Fld(8, 0, AC_FULLB0)//[7:0]
	#define TSO1_REG_DONGLE_SID_3_0114 Fld(8, 8, AC_FULLB1)//[15:8]
#define REG_0118_TSO1 (0x118)
	#define TSO1_REG_DONGLE_PROTOCOL_ID_4_0118 Fld(8, 0, AC_FULLB0)//[7:0]
	#define TSO1_REG_DONGLE_RFU0_4_0118 Fld(8, 8, AC_FULLB1)//[15:8]
#define REG_011C_TSO1 (0x11C)
	#define TSO1_REG_DONGLE_RFU1_4_011C Fld(8, 0, AC_FULLB0)//[7:0]
	#define TSO1_REG_DONGLE_SID_4_011C Fld(8, 8, AC_FULLB1)//[15:8]
#define REG_0120_TSO1 (0x120)
	#define TSO1_REG_DONGLE_PROTOCOL_ID_5_0120 Fld(8, 0, AC_FULLB0)//[7:0]
	#define TSO1_REG_DONGLE_RFU0_5_0120 Fld(8, 8, AC_FULLB1)//[15:8]
#define REG_0124_TSO1 (0x124)
	#define TSO1_REG_DONGLE_RFU1_5_0124 Fld(8, 0, AC_FULLB0)//[7:0]
	#define TSO1_REG_DONGLE_SID_5_0124 Fld(8, 8, AC_FULLB1)//[15:8]
#define REG_0140_TSO1 (0x140)
	#define TSO1_REG_DONGLE_PROTOCOL_ID_6_0140 Fld(8, 0, AC_FULLB0)//[7:0]
	#define TSO1_REG_DONGLE_RFU0_6_0140 Fld(8, 8, AC_FULLB1)//[15:8]
#define REG_0144_TSO1 (0x144)
	#define TSO1_REG_DONGLE_RFU1_6_0144 Fld(8, 0, AC_FULLB0)//[7:0]
	#define TSO1_REG_DONGLE_SID_6_0144 Fld(8, 8, AC_FULLB1)//[15:8]
#define REG_0148_TSO1 (0x148)
	#define TSO1_REG_TSO_MIU_SEL_0148_0 Fld(1, 0, AC_MSKB0)//[0:0]
	#define TSO1_REG_TSO_MIU_SEL_0148_1 Fld(1, 1, AC_MSKB0)//[1:1]
	#define TSO1_REG_TSO_MIU_SEL_0148_2 Fld(1, 2, AC_MSKB0)//[2:2]
	#define TSO1_REG_TSO_MIU_SEL_0148_3 Fld(1, 3, AC_MSKB0)//[3:3]
	#define TSO1_REG_TSO_MIU_SEL_0148_4 Fld(1, 4, AC_MSKB0)//[4:4]
	#define TSO1_REG_TSO_MIU_SEL_0148_5 Fld(1, 5, AC_MSKB0)//[5:5]
	#define TSO1_REG_TSO_MIU_SEL_0148_6 Fld(1, 6, AC_MSKB0)//[6:6]
	#define TSO1_REG_TSO_MIU_SEL_0148_7 Fld(1, 7, AC_MSKB0)//[7:7]
	#define TSO1_REG_TSO_MIU_SEL_0148_8 Fld(1, 8, AC_MSKB1)//[8:8]
	#define TSO1_REG_TSO_MIU_SEL_0148_RESERVED_9 Fld(1, 9, AC_MSKB1)//[9:9]
	#define TSO1_REG_TSO_MIU_SEL_0148_RESERVED_10 Fld(1, 10, AC_MSKB1)//[10:10]
	#define TSO1_REG_TSO_MIU_SEL_0148_RESERVED_11 Fld(1, 11, AC_MSKB1)//[11:11]
	#define TSO1_REG_TSO_MIU_SEL_0148_RESERVED_12 Fld(1, 12, AC_MSKB1)//[12:12]
	#define TSO1_REG_TSO_MIU_SEL_0148_RESERVED_13 Fld(1, 13, AC_MSKB1)//[13:13]
	#define TSO1_REG_TSO_MIU_SEL_0148_RESERVED_14 Fld(1, 14, AC_MSKB1)//[14:14]
	#define TSO1_REG_TSO_MIU_SEL_0148_RESERVED_15 Fld(1, 15, AC_MSKB1)//[15:15]
#define REG_0180_TSO1 (0x180)
	#define TSO1_REG_SVQ1_TX_CONFIG_2_0180_1_0 Fld(2, 0, AC_MSKB0)//[1:0]
	#define TSO1_REG_SVQ1_TX_CONFIG_2_0180_2 Fld(1, 2, AC_MSKB0)//[2:2]
	#define TSO1_REG_SVQ1_TX_CONFIG_2_0180_3 Fld(1, 3, AC_MSKB0)//[3:3]
	#define TSO1_REG_SVQ1_TX_CONFIG_2_0180_4 Fld(1, 4, AC_MSKB0)//[4:4]
	#define TSO1_REG_SVQ1_TX_CONFIG_2_0180_RESERVED_5 Fld(1, 5, AC_MSKB0)//[5:5]
	#define TSO1_REG_SVQ1_TX_CONFIG_2_0180_RESERVED_6 Fld(1, 6, AC_MSKB0)//[6:6]
	#define TSO1_REG_SVQ1_TX_CONFIG_2_0180_RESERVED_7 Fld(1, 7, AC_MSKB0)//[7:7]
	#define TSO1_REG_SVQ1_TX_CONFIG_2_0180_RESERVED_8 Fld(1, 8, AC_MSKB1)//[8:8]
	#define TSO1_REG_SVQ1_TX_CONFIG_2_0180_RESERVED_9 Fld(1, 9, AC_MSKB1)//[9:9]
	#define TSO1_REG_SVQ1_TX_CONFIG_2_0180_RESERVED_10 Fld(1, 10, AC_MSKB1)//[10:10]
	#define TSO1_REG_SVQ1_TX_CONFIG_2_0180_RESERVED_11 Fld(1, 11, AC_MSKB1)//[11:11]
	#define TSO1_REG_SVQ1_TX_CONFIG_2_0180_RESERVED_12 Fld(1, 12, AC_MSKB1)//[12:12]
	#define TSO1_REG_SVQ1_TX_CONFIG_2_0180_RESERVED_13 Fld(1, 13, AC_MSKB1)//[13:13]
	#define TSO1_REG_SVQ1_TX_CONFIG_2_0180_RESERVED_14 Fld(1, 14, AC_MSKB1)//[14:14]
	#define TSO1_REG_SVQ1_TX_CONFIG_2_0180_RESERVED_15 Fld(1, 15, AC_MSKB1)//[15:15]
#define REG_0184_TSO1 (0x184)
	#define TSO1_REG_SVQ2_TX_CONFIG_2_0184_1_0 Fld(2, 0, AC_MSKB0)//[1:0]
	#define TSO1_REG_SVQ2_TX_CONFIG_2_0184_2 Fld(1, 2, AC_MSKB0)//[2:2]
	#define TSO1_REG_SVQ2_TX_CONFIG_2_0184_4 Fld(1, 4, AC_MSKB0)//[4:4]
	#define TSO1_REG_SVQ2_TX_CONFIG_2_0184_RESERVED_3 Fld(1, 3, AC_MSKB0)//[3:3]
	#define TSO1_REG_SVQ2_TX_CONFIG_2_0184_RESERVED_5 Fld(1, 5, AC_MSKB0)//[5:5]
	#define TSO1_REG_SVQ2_TX_CONFIG_2_0184_RESERVED_6 Fld(1, 6, AC_MSKB0)//[6:6]
	#define TSO1_REG_SVQ2_TX_CONFIG_2_0184_RESERVED_7 Fld(1, 7, AC_MSKB0)//[7:7]
	#define TSO1_REG_SVQ2_TX_CONFIG_2_0184_RESERVED_8 Fld(1, 8, AC_MSKB1)//[8:8]
	#define TSO1_REG_SVQ2_TX_CONFIG_2_0184_RESERVED_9 Fld(1, 9, AC_MSKB1)//[9:9]
	#define TSO1_REG_SVQ2_TX_CONFIG_2_0184_RESERVED_10 Fld(1, 10, AC_MSKB1)//[10:10]
	#define TSO1_REG_SVQ2_TX_CONFIG_2_0184_RESERVED_11 Fld(1, 11, AC_MSKB1)//[11:11]
	#define TSO1_REG_SVQ2_TX_CONFIG_2_0184_RESERVED_12 Fld(1, 12, AC_MSKB1)//[12:12]
	#define TSO1_REG_SVQ2_TX_CONFIG_2_0184_RESERVED_13 Fld(1, 13, AC_MSKB1)//[13:13]
	#define TSO1_REG_SVQ2_TX_CONFIG_2_0184_RESERVED_14 Fld(1, 14, AC_MSKB1)//[14:14]
	#define TSO1_REG_SVQ2_TX_CONFIG_2_0184_RESERVED_15 Fld(1, 15, AC_MSKB1)//[15:15]
#define REG_0188_TSO1 (0x188)
	#define TSO1_REG_SVQ3_TX_CONFIG_2_0188_1_0 Fld(2, 0, AC_MSKB0)//[1:0]
	#define TSO1_REG_SVQ3_TX_CONFIG_2_0188_2 Fld(1, 2, AC_MSKB0)//[2:2]
	#define TSO1_REG_SVQ3_TX_CONFIG_2_0188_4 Fld(1, 4, AC_MSKB0)//[4:4]
	#define TSO1_REG_SVQ3_TX_CONFIG_2_0188_RESERVED_3 Fld(1, 3, AC_MSKB0)//[3:3]
	#define TSO1_REG_SVQ3_TX_CONFIG_2_0188_RESERVED_5 Fld(1, 5, AC_MSKB0)//[5:5]
	#define TSO1_REG_SVQ3_TX_CONFIG_2_0188_RESERVED_6 Fld(1, 6, AC_MSKB0)//[6:6]
	#define TSO1_REG_SVQ3_TX_CONFIG_2_0188_RESERVED_7 Fld(1, 7, AC_MSKB0)//[7:7]
	#define TSO1_REG_SVQ3_TX_CONFIG_2_0188_RESERVED_8 Fld(1, 8, AC_MSKB1)//[8:8]
	#define TSO1_REG_SVQ3_TX_CONFIG_2_0188_RESERVED_9 Fld(1, 9, AC_MSKB1)//[9:9]
	#define TSO1_REG_SVQ3_TX_CONFIG_2_0188_RESERVED_10 Fld(1, 10, AC_MSKB1)//[10:10]
	#define TSO1_REG_SVQ3_TX_CONFIG_2_0188_RESERVED_11 Fld(1, 11, AC_MSKB1)//[11:11]
	#define TSO1_REG_SVQ3_TX_CONFIG_2_0188_RESERVED_12 Fld(1, 12, AC_MSKB1)//[12:12]
	#define TSO1_REG_SVQ3_TX_CONFIG_2_0188_RESERVED_13 Fld(1, 13, AC_MSKB1)//[13:13]
	#define TSO1_REG_SVQ3_TX_CONFIG_2_0188_RESERVED_14 Fld(1, 14, AC_MSKB1)//[14:14]
	#define TSO1_REG_SVQ3_TX_CONFIG_2_0188_RESERVED_15 Fld(1, 15, AC_MSKB1)//[15:15]
#define REG_018C_TSO1 (0x18C)
	#define TSO1_REG_SVQ4_TX_CONFIG_2_018C_1_0 Fld(2, 0, AC_MSKB0)//[1:0]
	#define TSO1_REG_SVQ4_TX_CONFIG_2_018C_2 Fld(1, 2, AC_MSKB0)//[2:2]
	#define TSO1_REG_SVQ4_TX_CONFIG_2_018C_4 Fld(1, 4, AC_MSKB0)//[4:4]
	#define TSO1_REG_SVQ4_TX_CONFIG_2_018C_RESERVED_3 Fld(1, 3, AC_MSKB0)//[3:3]
	#define TSO1_REG_SVQ4_TX_CONFIG_2_018C_RESERVED_5 Fld(1, 5, AC_MSKB0)//[5:5]
	#define TSO1_REG_SVQ4_TX_CONFIG_2_018C_RESERVED_6 Fld(1, 6, AC_MSKB0)//[6:6]
	#define TSO1_REG_SVQ4_TX_CONFIG_2_018C_RESERVED_7 Fld(1, 7, AC_MSKB0)//[7:7]
	#define TSO1_REG_SVQ4_TX_CONFIG_2_018C_RESERVED_8 Fld(1, 8, AC_MSKB1)//[8:8]
	#define TSO1_REG_SVQ4_TX_CONFIG_2_018C_RESERVED_9 Fld(1, 9, AC_MSKB1)//[9:9]
	#define TSO1_REG_SVQ4_TX_CONFIG_2_018C_RESERVED_10 Fld(1, 10, AC_MSKB1)//[10:10]
	#define TSO1_REG_SVQ4_TX_CONFIG_2_018C_RESERVED_11 Fld(1, 11, AC_MSKB1)//[11:11]
	#define TSO1_REG_SVQ4_TX_CONFIG_2_018C_RESERVED_12 Fld(1, 12, AC_MSKB1)//[12:12]
	#define TSO1_REG_SVQ4_TX_CONFIG_2_018C_RESERVED_13 Fld(1, 13, AC_MSKB1)//[13:13]
	#define TSO1_REG_SVQ4_TX_CONFIG_2_018C_RESERVED_14 Fld(1, 14, AC_MSKB1)//[14:14]
	#define TSO1_REG_SVQ4_TX_CONFIG_2_018C_RESERVED_15 Fld(1, 15, AC_MSKB1)//[15:15]
#define REG_0190_TSO1 (0x190)
	#define TSO1_REG_SVQ5_TX_CONFIG_2_0190_1_0 Fld(2, 0, AC_MSKB0)//[1:0]
	#define TSO1_REG_SVQ5_TX_CONFIG_2_0190_2 Fld(1, 2, AC_MSKB0)//[2:2]
	#define TSO1_REG_SVQ5_TX_CONFIG_2_0190_4 Fld(1, 4, AC_MSKB0)//[4:4]
	#define TSO1_REG_SVQ5_TX_CONFIG_2_0190_RESERVED_3 Fld(1, 3, AC_MSKB0)//[3:3]
	#define TSO1_REG_SVQ5_TX_CONFIG_2_0190_RESERVED_5 Fld(1, 5, AC_MSKB0)//[5:5]
	#define TSO1_REG_SVQ5_TX_CONFIG_2_0190_RESERVED_6 Fld(1, 6, AC_MSKB0)//[6:6]
	#define TSO1_REG_SVQ5_TX_CONFIG_2_0190_RESERVED_7 Fld(1, 7, AC_MSKB0)//[7:7]
	#define TSO1_REG_SVQ5_TX_CONFIG_2_0190_RESERVED_8 Fld(1, 8, AC_MSKB1)//[8:8]
	#define TSO1_REG_SVQ5_TX_CONFIG_2_0190_RESERVED_9 Fld(1, 9, AC_MSKB1)//[9:9]
	#define TSO1_REG_SVQ5_TX_CONFIG_2_0190_RESERVED_10 Fld(1, 10, AC_MSKB1)//[10:10]
	#define TSO1_REG_SVQ5_TX_CONFIG_2_0190_RESERVED_11 Fld(1, 11, AC_MSKB1)//[11:11]
	#define TSO1_REG_SVQ5_TX_CONFIG_2_0190_RESERVED_12 Fld(1, 12, AC_MSKB1)//[12:12]
	#define TSO1_REG_SVQ5_TX_CONFIG_2_0190_RESERVED_13 Fld(1, 13, AC_MSKB1)//[13:13]
	#define TSO1_REG_SVQ5_TX_CONFIG_2_0190_RESERVED_14 Fld(1, 14, AC_MSKB1)//[14:14]
	#define TSO1_REG_SVQ5_TX_CONFIG_2_0190_RESERVED_15 Fld(1, 15, AC_MSKB1)//[15:15]

//Page TSO1_TEST_2
#define REG_0194_TSO1 (0x194)
	#define TSO1_REG_SVQ6_TX_CONFIG_2_0194_1_0 Fld(2, 0, AC_MSKB0)//[1:0]
	#define TSO1_REG_SVQ6_TX_CONFIG_2_0194_2 Fld(1, 2, AC_MSKB0)//[2:2]
	#define TSO1_REG_SVQ6_TX_CONFIG_2_0194_4 Fld(1, 4, AC_MSKB0)//[4:4]
	#define TSO1_REG_SVQ6_TX_CONFIG_2_0194_RESERVED_3 Fld(1, 3, AC_MSKB0)//[3:3]
	#define TSO1_REG_SVQ6_TX_CONFIG_2_0194_RESERVED_5 Fld(1, 5, AC_MSKB0)//[5:5]
	#define TSO1_REG_SVQ6_TX_CONFIG_2_0194_RESERVED_6 Fld(1, 6, AC_MSKB0)//[6:6]
	#define TSO1_REG_SVQ6_TX_CONFIG_2_0194_RESERVED_7 Fld(1, 7, AC_MSKB0)//[7:7]
	#define TSO1_REG_SVQ6_TX_CONFIG_2_0194_RESERVED_8 Fld(1, 8, AC_MSKB1)//[8:8]
	#define TSO1_REG_SVQ6_TX_CONFIG_2_0194_RESERVED_9 Fld(1, 9, AC_MSKB1)//[9:9]
	#define TSO1_REG_SVQ6_TX_CONFIG_2_0194_RESERVED_10 Fld(1, 10, AC_MSKB1)//[10:10]
	#define TSO1_REG_SVQ6_TX_CONFIG_2_0194_RESERVED_11 Fld(1, 11, AC_MSKB1)//[11:11]
	#define TSO1_REG_SVQ6_TX_CONFIG_2_0194_RESERVED_12 Fld(1, 12, AC_MSKB1)//[12:12]
	#define TSO1_REG_SVQ6_TX_CONFIG_2_0194_RESERVED_13 Fld(1, 13, AC_MSKB1)//[13:13]
	#define TSO1_REG_SVQ6_TX_CONFIG_2_0194_RESERVED_14 Fld(1, 14, AC_MSKB1)//[14:14]
	#define TSO1_REG_SVQ6_TX_CONFIG_2_0194_RESERVED_15 Fld(1, 15, AC_MSKB1)//[15:15]
#define REG_01C0_TSO1 (0x1C0)
	#define TSO1_REG_PKT_TIME_THRES_SEL_01C0 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_01C4_TSO1 (0x1C4)
	#define TSO1_REG_DATA_TRACING_CONFIG_01C4_0 Fld(1, 0, AC_MSKB0)//[0:0]
	#define TSO1_REG_DATA_TRACING_CONFIG_01C4_1 Fld(1, 1, AC_MSKB0)//[1:1]
	#define TSO1_REG_DATA_TRACING_CONFIG_01C4_2 Fld(1, 2, AC_MSKB0)//[2:2]
	#define TSO1_REG_DATA_TRACING_CONFIG_01C4_3 Fld(1, 3, AC_MSKB0)//[3:3]
	#define TSO1_REG_DATA_TRACING_CONFIG_01C4_7_4 Fld(4, 4, AC_MSKB0)//[7:4]
	#define TSO1_REG_DATA_TRACING_CONFIG_01C4_11_8 Fld(4, 8, AC_MSKB1)//[11:8]
	#define TSO1_REG_DATA_TRACING_CONFIG_01C4_RESERVED_12 Fld(1, 12, AC_MSKB1)//[12:12]
	#define TSO1_REG_DATA_TRACING_CONFIG_01C4_RESERVED_13 Fld(1, 13, AC_MSKB1)//[13:13]
	#define TSO1_REG_DATA_TRACING_CONFIG_01C4_RESERVED_14 Fld(1, 14, AC_MSKB1)//[14:14]
	#define TSO1_REG_DATA_TRACING_CONFIG_01C4_RESERVED_15 Fld(1, 15, AC_MSKB1)//[15:15]
#define REG_01C8_TSO1 (0x1C8)
	#define TSO1_REG_AVG_PKT_TIME_0_01C8 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_01CC_TSO1 (0x1CC)
	#define TSO1_REG_AVG_PKT_TIME_1_01CC Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_01D0_TSO1 (0x1D0)
	#define TSO1_REG_MIN_PKT_TIME_0_01D0 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_01D4_TSO1 (0x1D4)
	#define TSO1_REG_MIN_PKT_TIME_1_01D4 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_01D8_TSO1 (0x1D8)
	#define TSO1_REG_MAX_PKT_TIME_0_01D8 Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_01DC_TSO1 (0x1DC)
	#define TSO1_REG_MAX_PKT_TIME_1_01DC Fld(16, 0, AC_FULLW10)//[15:0]
#define REG_01FC_TSO1 (0x1FC)
	#define TSO1_REG_MEM_OFF_DLY_PD_TSO_TOP_01FC Fld(1, 0, AC_MSKB0)//[0:0]
	#define TSO1_REG_MEM_OFF_DLY_ACK_TSO_TOP_01FC Fld(1, 1, AC_MSKB0)//[1:1]

